Simulator report for model
Mon Oct 21 15:24:32 2024
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 50.0 us      ;
; Simulation Netlist Size     ; 556 nodes    ;
; Simulation Coverage         ;      73.46 % ;
; Total Number of Transitions ; 250822       ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C5T144C8  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; model.vwf  ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------------------------------------------------+
; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      73.46 % ;
; Total nodes checked                                 ; 556          ;
; Total output ports checked                          ; 599          ;
; Total output ports with complete 1/0-value coverage ; 440          ;
; Total output ports with no 1/0-value coverage       ; 150          ;
; Total output ports with no 1-value coverage         ; 154          ;
; Total output ports with no 0-value coverage         ; 155          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                        ; Output Port Name                                                                                                    ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; |model|alu:inst1|ALU181:inst|Add3~3                                                                              ; |model|alu:inst1|ALU181:inst|Add3~3                                                                                 ; cout             ;
; |model|alu:inst1|ALU181:inst|Add3~4                                                                              ; |model|alu:inst1|ALU181:inst|Add3~4                                                                                 ; combout          ;
; |model|alu:inst1|ALU181:inst|Add3~4                                                                              ; |model|alu:inst1|ALU181:inst|Add3~5                                                                                 ; cout             ;
; |model|alu:inst1|ALU181:inst|Add3~8                                                                              ; |model|alu:inst1|ALU181:inst|Add3~8                                                                                 ; combout          ;
; |model|alu:inst1|ALU181:inst|Add3~8                                                                              ; |model|alu:inst1|ALU181:inst|Add3~9                                                                                 ; cout             ;
; |model|alu:inst1|ALU181:inst|Add3~10                                                                             ; |model|alu:inst1|ALU181:inst|Add3~10                                                                                ; combout          ;
; |model|alu:inst1|ALU181:inst|Add3~10                                                                             ; |model|alu:inst1|ALU181:inst|Add3~11                                                                                ; cout             ;
; |model|alu:inst1|ALU181:inst|Add3~13                                                                             ; |model|alu:inst1|ALU181:inst|Add3~13                                                                                ; combout          ;
; |model|alu:inst1|ALU181:inst|Add3~13                                                                             ; |model|alu:inst1|ALU181:inst|Add3~14                                                                                ; cout             ;
; |model|alu:inst1|ALU181:inst|Add3~16                                                                             ; |model|alu:inst1|ALU181:inst|Add3~16                                                                                ; combout          ;
; |model|alu:inst1|ALU181:inst|Add3~16                                                                             ; |model|alu:inst1|ALU181:inst|Add3~17                                                                                ; cout             ;
; |model|alu:inst1|ALU181:inst|Add3~19                                                                             ; |model|alu:inst1|ALU181:inst|Add3~19                                                                                ; combout          ;
; |model|alu:inst1|ALU181:inst|Add3~19                                                                             ; |model|alu:inst1|ALU181:inst|Add3~20                                                                                ; cout             ;
; |model|alu:inst1|ALU181:inst|Add3~22                                                                             ; |model|alu:inst1|ALU181:inst|Add3~22                                                                                ; combout          ;
; |model|alu:inst1|ALU181:inst|Add3~22                                                                             ; |model|alu:inst1|ALU181:inst|Add3~23                                                                                ; cout             ;
; |model|alu:inst1|ALU181:inst|Add3~25                                                                             ; |model|alu:inst1|ALU181:inst|Add3~25                                                                                ; combout          ;
; |model|alu:inst1|ALU181:inst|Add3~25                                                                             ; |model|alu:inst1|ALU181:inst|Add3~26                                                                                ; cout             ;
; |model|alu:inst1|ALU181:inst|Add3~28                                                                             ; |model|alu:inst1|ALU181:inst|Add3~28                                                                                ; combout          ;
; |model|alu:inst1|ALU181:inst|Add3~28                                                                             ; |model|alu:inst1|ALU181:inst|Add3~29                                                                                ; cout             ;
; |model|alu:inst1|ALU181:inst|Add3~31                                                                             ; |model|alu:inst1|ALU181:inst|Add3~31                                                                                ; combout          ;
; |model|alu:inst1|ALU181:inst|Add3~31                                                                             ; |model|alu:inst1|ALU181:inst|Add3~32                                                                                ; cout             ;
; |model|alu:inst1|ALU181:inst|Add3~34                                                                             ; |model|alu:inst1|ALU181:inst|Add3~34                                                                                ; combout          ;
; |model|alu:inst1|ALU181:inst|Add3~34                                                                             ; |model|alu:inst1|ALU181:inst|Add3~35                                                                                ; cout             ;
; |model|alu:inst1|ALU181:inst|Add3~37                                                                             ; |model|alu:inst1|ALU181:inst|Add3~37                                                                                ; combout          ;
; |model|alu:inst1|ALU181:inst|Add3~37                                                                             ; |model|alu:inst1|ALU181:inst|Add3~38                                                                                ; cout             ;
; |model|alu:inst1|ALU181:inst|Add3~40                                                                             ; |model|alu:inst1|ALU181:inst|Add3~40                                                                                ; combout          ;
; |model|alu:inst1|ALU181:inst|Add3~40                                                                             ; |model|alu:inst1|ALU181:inst|Add3~41                                                                                ; cout             ;
; |model|alu:inst1|ALU181:inst|Add3~43                                                                             ; |model|alu:inst1|ALU181:inst|Add3~43                                                                                ; combout          ;
; |model|alu:inst1|ALU181:inst|Add3~43                                                                             ; |model|alu:inst1|ALU181:inst|Add3~44                                                                                ; cout             ;
; |model|alu:inst1|ALU181:inst|Add3~46                                                                             ; |model|alu:inst1|ALU181:inst|Add3~46                                                                                ; combout          ;
; |model|alu:inst1|ALU181:inst|Add3~46                                                                             ; |model|alu:inst1|ALU181:inst|Add3~47                                                                                ; cout             ;
; |model|alu:inst1|ALU181:inst|Add3~49                                                                             ; |model|alu:inst1|ALU181:inst|Add3~49                                                                                ; combout          ;
; |model|alu:inst1|ALU181:inst|Add3~49                                                                             ; |model|alu:inst1|ALU181:inst|Add3~50                                                                                ; cout             ;
; |model|alu:inst1|ALU181:inst|Add3~51                                                                             ; |model|alu:inst1|ALU181:inst|Add3~51                                                                                ; combout          ;
; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a12  ; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|q_a[12]           ; portadataout0    ;
; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a12  ; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|q_a[13]           ; portadataout1    ;
; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a12  ; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|q_a[14]           ; portadataout2    ;
; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a12  ; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|q_a[15]           ; portadataout3    ;
; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8   ; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|q_a[8]            ; portadataout0    ;
; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8   ; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|q_a[9]            ; portadataout1    ;
; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8   ; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|q_a[10]           ; portadataout2    ;
; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a8   ; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|q_a[11]           ; portadataout3    ;
; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4   ; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|q_a[4]            ; portadataout0    ;
; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4   ; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|q_a[5]            ; portadataout1    ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_reg_bit1a[3] ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[3]               ; regout           ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_reg_bit1a[2] ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[2]               ; regout           ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_reg_bit1a[1] ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[1]               ; regout           ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_reg_bit1a[0] ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[0]               ; regout           ;
; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0   ; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|q_a[0]            ; portadataout0    ;
; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0   ; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|q_a[1]            ; portadataout1    ;
; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0   ; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|q_a[2]            ; portadataout2    ;
; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a0   ; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|q_a[3]            ; portadataout3    ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita0   ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita0      ; combout          ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita0   ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita1   ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita1      ; combout          ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita1   ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita2   ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita2      ; combout          ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita2   ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita3   ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita3      ; combout          ;
; |model|step:inst4|inst                                                                                           ; |model|step:inst4|inst                                                                                              ; regout           ;
; |model|step:inst4|inst1                                                                                          ; |model|step:inst4|inst1                                                                                             ; regout           ;
; |model|step:inst4|inst2                                                                                          ; |model|step:inst4|inst2                                                                                             ; regout           ;
; |model|step:inst4|inst3                                                                                          ; |model|step:inst4|inst3                                                                                             ; regout           ;
; |model|alu:inst1|ALU181:inst|Equal0~0                                                                            ; |model|alu:inst1|ALU181:inst|Equal0~0                                                                               ; combout          ;
; |model|alu:inst1|ALU181:inst|Equal0~1                                                                            ; |model|alu:inst1|ALU181:inst|Equal0~1                                                                               ; combout          ;
; |model|alu:inst1|ALU181:inst|Equal0~2                                                                            ; |model|alu:inst1|ALU181:inst|Equal0~2                                                                               ; combout          ;
; |model|alu:inst1|ALU181:inst|Equal0~3                                                                            ; |model|alu:inst1|ALU181:inst|Equal0~3                                                                               ; combout          ;
; |model|alu:inst1|ALU181:inst|Equal0~4                                                                            ; |model|alu:inst1|ALU181:inst|Equal0~4                                                                               ; combout          ;
; |model|alu:inst1|ALU181:inst|Equal0~5                                                                            ; |model|alu:inst1|ALU181:inst|Equal0~5                                                                               ; combout          ;
; |model|ctl:inst5|sm:inst2|state.s13                                                                              ; |model|ctl:inst5|sm:inst2|state.s13                                                                                 ; regout           ;
; |model|ctl:inst5|sm:inst2|state.s4                                                                               ; |model|ctl:inst5|sm:inst2|state.s4                                                                                  ; regout           ;
; |model|ctl:inst5|sm:inst2|state.s7                                                                               ; |model|ctl:inst5|sm:inst2|state.s7                                                                                  ; regout           ;
; |model|ctl:inst5|sm:inst2|CTL[23]~1                                                                              ; |model|ctl:inst5|sm:inst2|CTL[23]~1                                                                                 ; combout          ;
; |model|ctl:inst5|sm:inst2|CTL[22]~2                                                                              ; |model|ctl:inst5|sm:inst2|CTL[22]~2                                                                                 ; combout          ;
; |model|ctl:inst5|sm:inst2|CTL[21]~3                                                                              ; |model|ctl:inst5|sm:inst2|CTL[21]~3                                                                                 ; combout          ;
; |model|ctl:inst5|sm:inst2|state.s2                                                                               ; |model|ctl:inst5|sm:inst2|state.s2                                                                                  ; regout           ;
; |model|ctl:inst5|sm:inst2|state.s3                                                                               ; |model|ctl:inst5|sm:inst2|state.s3                                                                                  ; regout           ;
; |model|ctl:inst5|sm:inst2|state.s8                                                                               ; |model|ctl:inst5|sm:inst2|state.s8                                                                                  ; regout           ;
; |model|ctl:inst5|sm:inst2|WideOr5~0                                                                              ; |model|ctl:inst5|sm:inst2|WideOr5~0                                                                                 ; combout          ;
; |model|ctl:inst5|sm:inst2|Selector2~0                                                                            ; |model|ctl:inst5|sm:inst2|Selector2~0                                                                               ; combout          ;
; |model|ctl:inst5|sm:inst2|Selector3~0                                                                            ; |model|ctl:inst5|sm:inst2|Selector3~0                                                                               ; combout          ;
; |model|ctl:inst5|sm:inst2|WideOr5                                                                                ; |model|ctl:inst5|sm:inst2|WideOr5                                                                                   ; combout          ;
; |model|ctl:inst5|sm:inst2|state.s5                                                                               ; |model|ctl:inst5|sm:inst2|state.s5                                                                                  ; regout           ;
; |model|ctl:inst5|sm:inst2|CTL[17]                                                                                ; |model|ctl:inst5|sm:inst2|CTL[17]                                                                                   ; combout          ;
; |model|ctl:inst5|sm:inst2|state.s10                                                                              ; |model|ctl:inst5|sm:inst2|state.s10                                                                                 ; regout           ;
; |model|ctl:inst5|sm:inst2|state.s12                                                                              ; |model|ctl:inst5|sm:inst2|state.s12                                                                                 ; regout           ;
; |model|ctl:inst5|sm:inst2|WideOr6                                                                                ; |model|ctl:inst5|sm:inst2|WideOr6                                                                                   ; combout          ;
; |model|ctl:inst5|sm:inst2|state.s6                                                                               ; |model|ctl:inst5|sm:inst2|state.s6                                                                                  ; regout           ;
; |model|ctl:inst5|sm:inst2|state.s11                                                                              ; |model|ctl:inst5|sm:inst2|state.s11                                                                                 ; regout           ;
; |model|ctl:inst5|sm:inst2|WideOr7~0                                                                              ; |model|ctl:inst5|sm:inst2|WideOr7~0                                                                                 ; combout          ;
; |model|ctl:inst5|sm:inst2|state.s9                                                                               ; |model|ctl:inst5|sm:inst2|state.s9                                                                                  ; regout           ;
; |model|ctl:inst5|sm:inst2|state.s0                                                                               ; |model|ctl:inst5|sm:inst2|state.s0                                                                                  ; regout           ;
; |model|ctl:inst5|sm:inst2|CTL[8]                                                                                 ; |model|ctl:inst5|sm:inst2|CTL[8]                                                                                    ; combout          ;
; |model|ctl:inst5|sm:inst2|state.s1                                                                               ; |model|ctl:inst5|sm:inst2|state.s1                                                                                  ; regout           ;
; |model|ctl:inst5|sm:inst2|CTL[6]                                                                                 ; |model|ctl:inst5|sm:inst2|CTL[6]                                                                                    ; combout          ;
; |model|ctl:inst5|sm:inst2|state.s14                                                                              ; |model|ctl:inst5|sm:inst2|state.s14                                                                                 ; regout           ;
; |model|ctl:inst5|sm:inst2|WideOr0~0                                                                              ; |model|ctl:inst5|sm:inst2|WideOr0~0                                                                                 ; combout          ;
; |model|ctl:inst5|sm:inst2|WideOr10                                                                               ; |model|ctl:inst5|sm:inst2|WideOr10                                                                                  ; combout          ;
; |model|ctl:inst5|sm:inst2|WideOr11~0                                                                             ; |model|ctl:inst5|sm:inst2|WideOr11~0                                                                                ; combout          ;
; |model|ram:inst2|dff1:inst1|q1[4]                                                                                ; |model|ram:inst2|dff1:inst1|q1[4]                                                                                   ; regout           ;
; |model|ram:inst2|dff1:inst1|q1[3]                                                                                ; |model|ram:inst2|dff1:inst1|q1[3]                                                                                   ; regout           ;
; |model|ram:inst2|dff1:inst1|q1[2]                                                                                ; |model|ram:inst2|dff1:inst1|q1[2]                                                                                   ; regout           ;
; |model|ram:inst2|dff1:inst1|q1[1]                                                                                ; |model|ram:inst2|dff1:inst1|q1[1]                                                                                   ; regout           ;
; |model|ram:inst2|dff1:inst1|q1[0]                                                                                ; |model|ram:inst2|dff1:inst1|q1[0]                                                                                   ; regout           ;
; |model|alu:inst1|dff1:inst3|q1[0]                                                                                ; |model|alu:inst1|dff1:inst3|q1[0]                                                                                   ; regout           ;
; |model|alu:inst1|ALU181:inst|Add3~1                                                                              ; |model|alu:inst1|ALU181:inst|Add3~1                                                                                 ; combout          ;
; |model|alu:inst1|dff1:inst1|q1[0]                                                                                ; |model|alu:inst1|dff1:inst1|q1[0]                                                                                   ; regout           ;
; |model|alu:inst1|ALU181:inst|Mux16~0                                                                             ; |model|alu:inst1|ALU181:inst|Mux16~0                                                                                ; combout          ;
; |model|alu:inst1|dff1:inst3|q1[2]                                                                                ; |model|alu:inst1|dff1:inst3|q1[2]                                                                                   ; regout           ;
; |model|alu:inst1|ALU181:inst|Add3~6                                                                              ; |model|alu:inst1|ALU181:inst|Add3~6                                                                                 ; combout          ;
; |model|alu:inst1|dff1:inst1|q1[2]                                                                                ; |model|alu:inst1|dff1:inst1|q1[2]                                                                                   ; regout           ;
; |model|alu:inst1|dff1:inst3|q1[1]                                                                                ; |model|alu:inst1|dff1:inst3|q1[1]                                                                                   ; regout           ;
; |model|alu:inst1|ALU181:inst|Add3~7                                                                              ; |model|alu:inst1|ALU181:inst|Add3~7                                                                                 ; combout          ;
; |model|alu:inst1|dff1:inst1|q1[1]                                                                                ; |model|alu:inst1|dff1:inst1|q1[1]                                                                                   ; regout           ;
; |model|alu:inst1|dff1:inst3|q1[3]                                                                                ; |model|alu:inst1|dff1:inst3|q1[3]                                                                                   ; regout           ;
; |model|alu:inst1|ALU181:inst|Add3~12                                                                             ; |model|alu:inst1|ALU181:inst|Add3~12                                                                                ; combout          ;
; |model|alu:inst1|dff1:inst1|q1[3]                                                                                ; |model|alu:inst1|dff1:inst1|q1[3]                                                                                   ; regout           ;
; |model|alu:inst1|dff1:inst3|q1[4]                                                                                ; |model|alu:inst1|dff1:inst3|q1[4]                                                                                   ; regout           ;
; |model|alu:inst1|ALU181:inst|Add3~15                                                                             ; |model|alu:inst1|ALU181:inst|Add3~15                                                                                ; combout          ;
; |model|alu:inst1|dff1:inst1|q1[4]                                                                                ; |model|alu:inst1|dff1:inst1|q1[4]                                                                                   ; regout           ;
; |model|alu:inst1|dff1:inst3|q1[5]                                                                                ; |model|alu:inst1|dff1:inst3|q1[5]                                                                                   ; regout           ;
; |model|alu:inst1|ALU181:inst|Add3~18                                                                             ; |model|alu:inst1|ALU181:inst|Add3~18                                                                                ; combout          ;
; |model|alu:inst1|dff1:inst1|q1[5]                                                                                ; |model|alu:inst1|dff1:inst1|q1[5]                                                                                   ; regout           ;
; |model|alu:inst1|dff1:inst3|q1[6]                                                                                ; |model|alu:inst1|dff1:inst3|q1[6]                                                                                   ; regout           ;
; |model|alu:inst1|ALU181:inst|Add3~21                                                                             ; |model|alu:inst1|ALU181:inst|Add3~21                                                                                ; combout          ;
; |model|alu:inst1|dff1:inst3|q1[7]                                                                                ; |model|alu:inst1|dff1:inst3|q1[7]                                                                                   ; regout           ;
; |model|alu:inst1|ALU181:inst|Add3~24                                                                             ; |model|alu:inst1|ALU181:inst|Add3~24                                                                                ; combout          ;
; |model|alu:inst1|dff1:inst3|q1[8]                                                                                ; |model|alu:inst1|dff1:inst3|q1[8]                                                                                   ; regout           ;
; |model|alu:inst1|ALU181:inst|Add3~27                                                                             ; |model|alu:inst1|ALU181:inst|Add3~27                                                                                ; combout          ;
; |model|alu:inst1|dff1:inst3|q1[9]                                                                                ; |model|alu:inst1|dff1:inst3|q1[9]                                                                                   ; regout           ;
; |model|alu:inst1|ALU181:inst|Add3~30                                                                             ; |model|alu:inst1|ALU181:inst|Add3~30                                                                                ; combout          ;
; |model|alu:inst1|dff1:inst3|q1[10]                                                                               ; |model|alu:inst1|dff1:inst3|q1[10]                                                                                  ; regout           ;
; |model|alu:inst1|ALU181:inst|Add3~33                                                                             ; |model|alu:inst1|ALU181:inst|Add3~33                                                                                ; combout          ;
; |model|alu:inst1|dff1:inst3|q1[11]                                                                               ; |model|alu:inst1|dff1:inst3|q1[11]                                                                                  ; regout           ;
; |model|alu:inst1|ALU181:inst|Add3~36                                                                             ; |model|alu:inst1|ALU181:inst|Add3~36                                                                                ; combout          ;
; |model|alu:inst1|dff1:inst3|q1[12]                                                                               ; |model|alu:inst1|dff1:inst3|q1[12]                                                                                  ; regout           ;
; |model|alu:inst1|ALU181:inst|Add3~39                                                                             ; |model|alu:inst1|ALU181:inst|Add3~39                                                                                ; combout          ;
; |model|alu:inst1|dff1:inst3|q1[13]                                                                               ; |model|alu:inst1|dff1:inst3|q1[13]                                                                                  ; regout           ;
; |model|alu:inst1|ALU181:inst|Add3~42                                                                             ; |model|alu:inst1|ALU181:inst|Add3~42                                                                                ; combout          ;
; |model|alu:inst1|dff1:inst3|q1[14]                                                                               ; |model|alu:inst1|dff1:inst3|q1[14]                                                                                  ; regout           ;
; |model|alu:inst1|ALU181:inst|Add3~45                                                                             ; |model|alu:inst1|ALU181:inst|Add3~45                                                                                ; combout          ;
; |model|alu:inst1|dff1:inst3|q1[15]                                                                               ; |model|alu:inst1|dff1:inst3|q1[15]                                                                                  ; regout           ;
; |model|alu:inst1|ALU181:inst|Add3~48                                                                             ; |model|alu:inst1|ALU181:inst|Add3~48                                                                                ; combout          ;
; |model|ctl:inst5|ia:inst|Mux3~0                                                                                  ; |model|ctl:inst5|ia:inst|Mux3~0                                                                                     ; combout          ;
; |model|inst9                                                                                                     ; |model|inst9                                                                                                        ; combout          ;
; |model|ctl:inst5|ia:inst|RD[3]~0                                                                                 ; |model|ctl:inst5|ia:inst|RD[3]~0                                                                                    ; combout          ;
; |model|ctl:inst5|sm:inst2|Selector0~0                                                                            ; |model|ctl:inst5|sm:inst2|Selector0~0                                                                               ; combout          ;
; |model|ctl:inst5|sm:inst2|Selector0~1                                                                            ; |model|ctl:inst5|sm:inst2|Selector0~1                                                                               ; combout          ;
; |model|ctl:inst5|sm:inst2|Selector0~2                                                                            ; |model|ctl:inst5|sm:inst2|Selector0~2                                                                               ; combout          ;
; |model|ctl:inst5|sm:inst2|state~21                                                                               ; |model|ctl:inst5|sm:inst2|state~21                                                                                  ; combout          ;
; |model|ctl:inst5|ia:inst|Mux3~1                                                                                  ; |model|ctl:inst5|ia:inst|Mux3~1                                                                                     ; combout          ;
; |model|ctl:inst5|ia:inst|Mux3~2                                                                                  ; |model|ctl:inst5|ia:inst|Mux3~2                                                                                     ; combout          ;
; |model|ctl:inst5|ia:inst|Mux4~0                                                                                  ; |model|ctl:inst5|ia:inst|Mux4~0                                                                                     ; combout          ;
; |model|ctl:inst5|ia:inst|FUNCT3[2]~0                                                                             ; |model|ctl:inst5|ia:inst|FUNCT3[2]~0                                                                                ; combout          ;
; |model|ctl:inst5|sm:inst2|state~22                                                                               ; |model|ctl:inst5|sm:inst2|state~22                                                                                  ; combout          ;
; |model|ctl:inst5|ia:inst|RS2[1]~0                                                                                ; |model|ctl:inst5|ia:inst|RS2[1]~0                                                                                   ; combout          ;
; |model|ctl:inst5|sm:inst2|state~23                                                                               ; |model|ctl:inst5|sm:inst2|state~23                                                                                  ; combout          ;
; |model|ctl:inst5|sm:inst2|state~24                                                                               ; |model|ctl:inst5|sm:inst2|state~24                                                                                  ; combout          ;
; |model|ctl:inst5|sm:inst2|Selector1~0                                                                            ; |model|ctl:inst5|sm:inst2|Selector1~0                                                                               ; combout          ;
; |model|ctl:inst5|sm:inst2|Selector1~1                                                                            ; |model|ctl:inst5|sm:inst2|Selector1~1                                                                               ; combout          ;
; |model|ctl:inst5|sm:inst2|Equal5~1                                                                               ; |model|ctl:inst5|sm:inst2|Equal5~1                                                                                  ; combout          ;
; |model|ctl:inst5|sm:inst2|state~25                                                                               ; |model|ctl:inst5|sm:inst2|state~25                                                                                  ; combout          ;
; |model|ctl:inst5|sm:inst2|state~26                                                                               ; |model|ctl:inst5|sm:inst2|state~26                                                                                  ; combout          ;
; |model|ctl:inst5|sm:inst2|Selector0~3                                                                            ; |model|ctl:inst5|sm:inst2|Selector0~3                                                                               ; combout          ;
; |model|ctl:inst5|sm:inst2|state~27                                                                               ; |model|ctl:inst5|sm:inst2|state~27                                                                                  ; combout          ;
; |model|ctl:inst5|sm:inst2|state~28                                                                               ; |model|ctl:inst5|sm:inst2|state~28                                                                                  ; combout          ;
; |model|ctl:inst5|sm:inst2|state~29                                                                               ; |model|ctl:inst5|sm:inst2|state~29                                                                                  ; combout          ;
; |model|ctl:inst5|sm:inst2|state~30                                                                               ; |model|ctl:inst5|sm:inst2|state~30                                                                                  ; combout          ;
; |model|ctl:inst5|sm:inst2|WideOr0~1                                                                              ; |model|ctl:inst5|sm:inst2|WideOr0~1                                                                                 ; combout          ;
; |model|ctl:inst5|sm:inst2|state~31                                                                               ; |model|ctl:inst5|sm:inst2|state~31                                                                                  ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[15]~48                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[15]~48                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[15]~49                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[15]~49                                       ; combout          ;
; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[15]~0                                     ; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[15]~0                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[15]~50                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[15]~50                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[15]~51                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[15]~51                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[15]~52                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[15]~52                                       ; combout          ;
; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[14]~1                                     ; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[14]~1                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[14]~53                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[14]~53                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[14]~54                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[14]~54                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[14]~55                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[14]~55                                       ; combout          ;
; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[13]~2                                     ; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[13]~2                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[13]~56                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[13]~56                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[13]~57                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[13]~57                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[13]~58                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[13]~58                                       ; combout          ;
; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[12]~3                                     ; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[12]~3                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[12]~59                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[12]~59                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[12]~60                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[12]~60                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[12]~61                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[12]~61                                       ; combout          ;
; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[11]~4                                     ; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[11]~4                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[11]~62                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[11]~62                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[11]~63                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[11]~63                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[11]~64                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[11]~64                                       ; combout          ;
; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[10]~5                                     ; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[10]~5                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[10]~65                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[10]~65                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[10]~66                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[10]~66                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[10]~67                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[10]~67                                       ; combout          ;
; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[9]~6                                      ; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[9]~6                                         ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[9]~68                                     ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[9]~68                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[9]~69                                     ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[9]~69                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[9]~70                                     ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[9]~70                                        ; combout          ;
; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[8]~7                                      ; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[8]~7                                         ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[8]~71                                     ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[8]~71                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[8]~72                                     ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[8]~72                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[8]~73                                     ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[8]~73                                        ; combout          ;
; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~8                                      ; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]~8                                         ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[7]~74                                     ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[7]~74                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[7]~75                                     ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[7]~75                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[7]~76                                     ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[7]~76                                        ; combout          ;
; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[6]~9                                      ; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[6]~9                                         ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[6]~77                                     ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[6]~77                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[6]~78                                     ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[6]~78                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[6]~79                                     ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[6]~79                                        ; combout          ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[5]~21                ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[5]~21                   ; combout          ;
; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[5]~10                                     ; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[5]~10                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[5]~80                                     ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[5]~80                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[5]~81                                     ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[5]~81                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[5]~82                                     ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[5]~82                                        ; combout          ;
; |model|reg:inst|dff1:inst1|q1[4]                                                                                 ; |model|reg:inst|dff1:inst1|q1[4]                                                                                    ; regout           ;
; |model|reg:inst|dff1:inst|q1[4]                                                                                  ; |model|reg:inst|dff1:inst|q1[4]                                                                                     ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[4]~22                ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[4]~22                   ; combout          ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[4]~23                ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[4]~23                   ; combout          ;
; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[4]~11                                     ; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[4]~11                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[4]~83                                     ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[4]~83                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[4]~84                                     ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[4]~84                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[4]~85                                     ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[4]~85                                        ; combout          ;
; |model|reg:inst|dff1:inst1|q1[3]                                                                                 ; |model|reg:inst|dff1:inst1|q1[3]                                                                                    ; regout           ;
; |model|reg:inst|dff1:inst|q1[3]                                                                                  ; |model|reg:inst|dff1:inst|q1[3]                                                                                     ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[3]~24                ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[3]~24                   ; combout          ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[3]~25                ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[3]~25                   ; combout          ;
; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[3]~12                                     ; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[3]~12                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[3]~86                                     ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[3]~86                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[3]~87                                     ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[3]~87                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[3]~88                                     ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[3]~88                                        ; combout          ;
; |model|reg:inst|dff1:inst1|q1[2]                                                                                 ; |model|reg:inst|dff1:inst1|q1[2]                                                                                    ; regout           ;
; |model|reg:inst|dff1:inst|q1[2]                                                                                  ; |model|reg:inst|dff1:inst|q1[2]                                                                                     ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[2]~26                ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[2]~26                   ; combout          ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[2]~27                ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[2]~27                   ; combout          ;
; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2]~13                                     ; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2]~13                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~89                                     ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~89                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~90                                     ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~90                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~91                                     ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~91                                        ; combout          ;
; |model|reg:inst|dff1:inst1|q1[1]                                                                                 ; |model|reg:inst|dff1:inst1|q1[1]                                                                                    ; regout           ;
; |model|reg:inst|dff1:inst|q1[1]                                                                                  ; |model|reg:inst|dff1:inst|q1[1]                                                                                     ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[1]~28                ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[1]~28                   ; combout          ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[1]~29                ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[1]~29                   ; combout          ;
; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[1]~14                                     ; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[1]~14                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[1]~92                                     ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[1]~92                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[1]~93                                     ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[1]~93                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[1]~94                                     ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[1]~94                                        ; combout          ;
; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0]~15                                     ; |model|pc:inst3|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0]~15                                        ; combout          ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[0]~30                ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[0]~30                   ; combout          ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[0]~31                ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[0]~31                   ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[0]~95                                     ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[0]~95                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[0]~96                                     ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[0]~96                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[0]~97                                     ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[0]~97                                        ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[15]~98                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[15]~98                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[14]~99                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[14]~99                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[13]~100                                   ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[13]~100                                      ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[12]~101                                   ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[12]~101                                      ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[11]~102                                   ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[11]~102                                      ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[10]~103                                   ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[10]~103                                      ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[9]~104                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[9]~104                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[8]~105                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[8]~105                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[7]~106                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[7]~106                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[6]~107                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[6]~107                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[5]~108                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[5]~108                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[4]~109                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[4]~109                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[3]~110                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[3]~110                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~111                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~111                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[1]~112                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[1]~112                                       ; combout          ;
; |model|ctl:inst5|inst4                                                                                           ; |model|ctl:inst5|inst4                                                                                              ; combout          ;
; |model|ctl:inst5|ia:inst|FUNCT3[2]~1                                                                             ; |model|ctl:inst5|ia:inst|FUNCT3[2]~1                                                                                ; combout          ;
; |model|ctl:inst5|ia:inst|Mux14~0                                                                                 ; |model|ctl:inst5|ia:inst|Mux14~0                                                                                    ; combout          ;
; |model|ctl:inst5|ia:inst|IMM[15]~0                                                                               ; |model|ctl:inst5|ia:inst|IMM[15]~0                                                                                  ; combout          ;
; |model|ram:inst2|inst2                                                                                           ; |model|ram:inst2|inst2                                                                                              ; combout          ;
; |model|ctl:inst5|ia:inst|Mux13~0                                                                                 ; |model|ctl:inst5|ia:inst|Mux13~0                                                                                    ; combout          ;
; |model|ctl:inst5|ia:inst|Mux12~0                                                                                 ; |model|ctl:inst5|ia:inst|Mux12~0                                                                                    ; combout          ;
; |model|ctl:inst5|ia:inst|Mux11~0                                                                                 ; |model|ctl:inst5|ia:inst|Mux11~0                                                                                    ; combout          ;
; |model|ctl:inst5|ia:inst|Mux10~0                                                                                 ; |model|ctl:inst5|ia:inst|Mux10~0                                                                                    ; combout          ;
; |model|ctl:inst5|ia:inst|Mux9~0                                                                                  ; |model|ctl:inst5|ia:inst|Mux9~0                                                                                     ; combout          ;
; |model|ctl:inst5|ia:inst|Mux8~0                                                                                  ; |model|ctl:inst5|ia:inst|Mux8~0                                                                                     ; combout          ;
; |model|ctl:inst5|ia:inst|Mux7~0                                                                                  ; |model|ctl:inst5|ia:inst|Mux7~0                                                                                     ; combout          ;
; |model|ctl:inst5|ia:inst|Mux6~0                                                                                  ; |model|ctl:inst5|ia:inst|Mux6~0                                                                                     ; combout          ;
; |model|ctl:inst5|ia:inst|Mux5~0                                                                                  ; |model|ctl:inst5|ia:inst|Mux5~0                                                                                     ; combout          ;
; |model|ctl:inst5|ia:inst|Mux5~1                                                                                  ; |model|ctl:inst5|ia:inst|Mux5~1                                                                                     ; combout          ;
; |model|ctl:inst5|ia:inst|Mux0~0                                                                                  ; |model|ctl:inst5|ia:inst|Mux0~0                                                                                     ; combout          ;
; |model|ctl:inst5|ia:inst|Mux0~1                                                                                  ; |model|ctl:inst5|ia:inst|Mux0~1                                                                                     ; combout          ;
; |model|alu:inst1|inst4                                                                                           ; |model|alu:inst1|inst4                                                                                              ; combout          ;
; |model|alu:inst1|inst2                                                                                           ; |model|alu:inst1|inst2                                                                                              ; combout          ;
; |model|reg:inst|inst3                                                                                            ; |model|reg:inst|inst3                                                                                               ; combout          ;
; |model|reg:inst|inst6                                                                                            ; |model|reg:inst|inst6                                                                                               ; combout          ;
; |model|reg:inst|inst2                                                                                            ; |model|reg:inst|inst2                                                                                               ; combout          ;
; |model|pc:inst3|inst1                                                                                            ; |model|pc:inst3|inst1                                                                                               ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[15]~113                                   ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[15]~113                                      ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[14]~114                                   ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[14]~114                                      ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[13]~115                                   ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[13]~115                                      ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[12]~116                                   ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[12]~116                                      ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[11]~117                                   ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[11]~117                                      ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[10]~118                                   ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[10]~118                                      ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[9]~119                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[9]~119                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[8]~120                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[8]~120                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[7]~121                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[7]~121                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[6]~122                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[6]~122                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[5]~123                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[5]~123                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[4]~124                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[4]~124                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[3]~125                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[3]~125                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~126                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[2]~126                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[1]~127                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[1]~127                                       ; combout          ;
; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[0]~128                                    ; |model|reg:inst|lpm_bustri0:inst9|lpm_bustri:lpm_bustri_component|dout[0]~128                                       ; combout          ;
; |model|step:inst4|inst~0                                                                                         ; |model|step:inst4|inst~0                                                                                            ; combout          ;
; |model|step:inst4|inst1~0                                                                                        ; |model|step:inst4|inst1~0                                                                                           ; combout          ;
; |model|ctl:inst5|sm:inst2|state.s1~0                                                                             ; |model|ctl:inst5|sm:inst2|state.s1~0                                                                                ; combout          ;
; |model|alu:inst1|ALU181:inst|F9[0]                                                                               ; |model|alu:inst1|ALU181:inst|F9[0]                                                                                  ; combout          ;
; |model|alu:inst1|ALU181:inst|F9[2]                                                                               ; |model|alu:inst1|ALU181:inst|F9[2]                                                                                  ; combout          ;
; |model|alu:inst1|ALU181:inst|F9[1]                                                                               ; |model|alu:inst1|ALU181:inst|F9[1]                                                                                  ; combout          ;
; |model|alu:inst1|ALU181:inst|F9[3]                                                                               ; |model|alu:inst1|ALU181:inst|F9[3]                                                                                  ; combout          ;
; |model|alu:inst1|ALU181:inst|F9[4]                                                                               ; |model|alu:inst1|ALU181:inst|F9[4]                                                                                  ; combout          ;
; |model|alu:inst1|ALU181:inst|F9[5]                                                                               ; |model|alu:inst1|ALU181:inst|F9[5]                                                                                  ; combout          ;
; |model|alu:inst1|ALU181:inst|F9[6]                                                                               ; |model|alu:inst1|ALU181:inst|F9[6]                                                                                  ; combout          ;
; |model|alu:inst1|ALU181:inst|F9[7]                                                                               ; |model|alu:inst1|ALU181:inst|F9[7]                                                                                  ; combout          ;
; |model|alu:inst1|ALU181:inst|F9[8]                                                                               ; |model|alu:inst1|ALU181:inst|F9[8]                                                                                  ; combout          ;
; |model|alu:inst1|ALU181:inst|F9[9]                                                                               ; |model|alu:inst1|ALU181:inst|F9[9]                                                                                  ; combout          ;
; |model|alu:inst1|ALU181:inst|F9[10]                                                                              ; |model|alu:inst1|ALU181:inst|F9[10]                                                                                 ; combout          ;
; |model|alu:inst1|ALU181:inst|F9[11]                                                                              ; |model|alu:inst1|ALU181:inst|F9[11]                                                                                 ; combout          ;
; |model|alu:inst1|ALU181:inst|F9[12]                                                                              ; |model|alu:inst1|ALU181:inst|F9[12]                                                                                 ; combout          ;
; |model|alu:inst1|ALU181:inst|F9[13]                                                                              ; |model|alu:inst1|ALU181:inst|F9[13]                                                                                 ; combout          ;
; |model|alu:inst1|ALU181:inst|F9[14]                                                                              ; |model|alu:inst1|ALU181:inst|F9[14]                                                                                 ; combout          ;
; |model|alu:inst1|ALU181:inst|F9[15]                                                                              ; |model|alu:inst1|ALU181:inst|F9[15]                                                                                 ; combout          ;
; |model|alu:inst1|ALU181:inst|F9[16]                                                                              ; |model|alu:inst1|ALU181:inst|F9[16]                                                                                 ; combout          ;
; |model|ctl:inst5|ia:inst|RD[3]                                                                                   ; |model|ctl:inst5|ia:inst|RD[3]                                                                                      ; combout          ;
; |model|ctl:inst5|ia:inst|RD[2]                                                                                   ; |model|ctl:inst5|ia:inst|RD[2]                                                                                      ; combout          ;
; |model|ctl:inst5|ia:inst|RD[1]                                                                                   ; |model|ctl:inst5|ia:inst|RD[1]                                                                                      ; combout          ;
; |model|ctl:inst5|ia:inst|RD[0]                                                                                   ; |model|ctl:inst5|ia:inst|RD[0]                                                                                      ; combout          ;
; |model|ctl:inst5|ia:inst|RS1[1]                                                                                  ; |model|ctl:inst5|ia:inst|RS1[1]                                                                                     ; combout          ;
; |model|ctl:inst5|ia:inst|RS2[1]                                                                                  ; |model|ctl:inst5|ia:inst|RS2[1]                                                                                     ; combout          ;
; |model|ctl:inst5|ia:inst|RS1[0]                                                                                  ; |model|ctl:inst5|ia:inst|RS1[0]                                                                                     ; combout          ;
; |model|ctl:inst5|ia:inst|RS2[0]                                                                                  ; |model|ctl:inst5|ia:inst|RS2[0]                                                                                     ; combout          ;
; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[4]                                       ; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[4]                                          ; combout          ;
; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                                       ; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                                          ; combout          ;
; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                                       ; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                                          ; combout          ;
; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                                       ; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                                          ; combout          ;
; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                                       ; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                                          ; combout          ;
; |model|ctl:inst5|ia:inst|FUNCT3[0]                                                                               ; |model|ctl:inst5|ia:inst|FUNCT3[0]                                                                                  ; combout          ;
; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[9]                                       ; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[9]                                          ; combout          ;
; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[11]                                      ; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[11]                                         ; combout          ;
; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[8]                                       ; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[8]                                          ; combout          ;
; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[10]                                      ; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[10]                                         ; combout          ;
; |model|ctl:inst5|ia:inst|IMM[15]                                                                                 ; |model|ctl:inst5|ia:inst|IMM[15]                                                                                    ; combout          ;
; |model|ctl:inst5|ia:inst|IMM[9]                                                                                  ; |model|ctl:inst5|ia:inst|IMM[9]                                                                                     ; combout          ;
; |model|ctl:inst5|ia:inst|IMM[8]                                                                                  ; |model|ctl:inst5|ia:inst|IMM[8]                                                                                     ; combout          ;
; |model|ctl:inst5|ia:inst|IMM[7]                                                                                  ; |model|ctl:inst5|ia:inst|IMM[7]                                                                                     ; combout          ;
; |model|ctl:inst5|ia:inst|IMM[6]                                                                                  ; |model|ctl:inst5|ia:inst|IMM[6]                                                                                     ; combout          ;
; |model|ctl:inst5|ia:inst|IMM[5]                                                                                  ; |model|ctl:inst5|ia:inst|IMM[5]                                                                                     ; combout          ;
; |model|ctl:inst5|ia:inst|IMM[4]                                                                                  ; |model|ctl:inst5|ia:inst|IMM[4]                                                                                     ; combout          ;
; |model|ctl:inst5|ia:inst|IMM[3]                                                                                  ; |model|ctl:inst5|ia:inst|IMM[3]                                                                                     ; combout          ;
; |model|ctl:inst5|ia:inst|IMM[2]                                                                                  ; |model|ctl:inst5|ia:inst|IMM[2]                                                                                     ; combout          ;
; |model|ctl:inst5|ia:inst|IMM[1]                                                                                  ; |model|ctl:inst5|ia:inst|IMM[1]                                                                                     ; combout          ;
; |model|ctl:inst5|ia:inst|IMM[0]                                                                                  ; |model|ctl:inst5|ia:inst|IMM[0]                                                                                     ; combout          ;
; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[5]                                       ; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[5]                                          ; combout          ;
; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[15]                                      ; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[15]                                         ; combout          ;
; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[14]                                      ; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[14]                                         ; combout          ;
; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[13]                                      ; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[13]                                         ; combout          ;
; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[12]                                      ; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[12]                                         ; combout          ;
; |model|BUS[15]                                                                                                   ; |model|BUS[15]                                                                                                      ; padio            ;
; |model|BUS[14]                                                                                                   ; |model|BUS[14]                                                                                                      ; padio            ;
; |model|BUS[13]                                                                                                   ; |model|BUS[13]                                                                                                      ; padio            ;
; |model|BUS[12]                                                                                                   ; |model|BUS[12]                                                                                                      ; padio            ;
; |model|BUS[11]                                                                                                   ; |model|BUS[11]                                                                                                      ; padio            ;
; |model|BUS[10]                                                                                                   ; |model|BUS[10]                                                                                                      ; padio            ;
; |model|BUS[9]                                                                                                    ; |model|BUS[9]                                                                                                       ; padio            ;
; |model|BUS[8]                                                                                                    ; |model|BUS[8]                                                                                                       ; padio            ;
; |model|BUS[7]                                                                                                    ; |model|BUS[7]                                                                                                       ; padio            ;
; |model|BUS[6]                                                                                                    ; |model|BUS[6]                                                                                                       ; padio            ;
; |model|BUS[5]                                                                                                    ; |model|BUS[5]                                                                                                       ; padio            ;
; |model|BUS[4]                                                                                                    ; |model|BUS[4]                                                                                                       ; padio            ;
; |model|BUS[3]                                                                                                    ; |model|BUS[3]                                                                                                       ; padio            ;
; |model|BUS[2]                                                                                                    ; |model|BUS[2]                                                                                                       ; padio            ;
; |model|BUS[1]                                                                                                    ; |model|BUS[1]                                                                                                       ; padio            ;
; |model|BUS[0]                                                                                                    ; |model|BUS[0]                                                                                                       ; padio            ;
; |model|T1                                                                                                        ; |model|T1                                                                                                           ; padio            ;
; |model|T2                                                                                                        ; |model|T2                                                                                                           ; padio            ;
; |model|T3                                                                                                        ; |model|T3                                                                                                           ; padio            ;
; |model|T4                                                                                                        ; |model|T4                                                                                                           ; padio            ;
; |model|FZ                                                                                                        ; |model|FZ                                                                                                           ; padio            ;
; |model|C[23]                                                                                                     ; |model|C[23]                                                                                                        ; padio            ;
; |model|C[22]                                                                                                     ; |model|C[22]                                                                                                        ; padio            ;
; |model|C[21]                                                                                                     ; |model|C[21]                                                                                                        ; padio            ;
; |model|C[20]                                                                                                     ; |model|C[20]                                                                                                        ; padio            ;
; |model|C[19]                                                                                                     ; |model|C[19]                                                                                                        ; padio            ;
; |model|C[18]                                                                                                     ; |model|C[18]                                                                                                        ; padio            ;
; |model|C[17]                                                                                                     ; |model|C[17]                                                                                                        ; padio            ;
; |model|C[16]                                                                                                     ; |model|C[16]                                                                                                        ; padio            ;
; |model|C[15]                                                                                                     ; |model|C[15]                                                                                                        ; padio            ;
; |model|C[14]                                                                                                     ; |model|C[14]                                                                                                        ; padio            ;
; |model|C[13]                                                                                                     ; |model|C[13]                                                                                                        ; padio            ;
; |model|C[12]                                                                                                     ; |model|C[12]                                                                                                        ; padio            ;
; |model|C[9]                                                                                                      ; |model|C[9]                                                                                                         ; padio            ;
; |model|C[8]                                                                                                      ; |model|C[8]                                                                                                         ; padio            ;
; |model|C[7]                                                                                                      ; |model|C[7]                                                                                                         ; padio            ;
; |model|C[6]                                                                                                      ; |model|C[6]                                                                                                         ; padio            ;
; |model|C[5]                                                                                                      ; |model|C[5]                                                                                                         ; padio            ;
; |model|C[4]                                                                                                      ; |model|C[4]                                                                                                         ; padio            ;
; |model|C[2]                                                                                                      ; |model|C[2]                                                                                                         ; padio            ;
; |model|C[1]                                                                                                      ; |model|C[1]                                                                                                         ; padio            ;
; |model|C[0]                                                                                                      ; |model|C[0]                                                                                                         ; padio            ;
; |model|A[4]                                                                                                      ; |model|A[4]                                                                                                         ; padio            ;
; |model|A[3]                                                                                                      ; |model|A[3]                                                                                                         ; padio            ;
; |model|A[2]                                                                                                      ; |model|A[2]                                                                                                         ; padio            ;
; |model|A[1]                                                                                                      ; |model|A[1]                                                                                                         ; padio            ;
; |model|A[0]                                                                                                      ; |model|A[0]                                                                                                         ; padio            ;
; |model|CLK                                                                                                       ; |model|CLK~corein                                                                                                   ; combout          ;
; |model|alu:inst1|inst2~clkctrl                                                                                   ; |model|alu:inst1|inst2~clkctrl                                                                                      ; outclk           ;
; |model|pc:inst3|inst1~clkctrl                                                                                    ; |model|pc:inst3|inst1~clkctrl                                                                                       ; outclk           ;
; |model|alu:inst1|ALU181:inst|Mux16~0clkctrl                                                                      ; |model|alu:inst1|ALU181:inst|Mux16~0clkctrl                                                                         ; outclk           ;
; |model|alu:inst1|inst4~clkctrl                                                                                   ; |model|alu:inst1|inst4~clkctrl                                                                                      ; outclk           ;
; |model|reg:inst|inst6~clkctrl                                                                                    ; |model|reg:inst|inst6~clkctrl                                                                                       ; outclk           ;
; |model|reg:inst|inst3~clkctrl                                                                                    ; |model|reg:inst|inst3~clkctrl                                                                                       ; outclk           ;
; |model|reg:inst|inst2~clkctrl                                                                                    ; |model|reg:inst|inst2~clkctrl                                                                                       ; outclk           ;
; |model|ram:inst2|inst2~clkctrl                                                                                   ; |model|ram:inst2|inst2~clkctrl                                                                                      ; outclk           ;
; |model|reg:inst|dff1:inst|q1[15]~feeder                                                                          ; |model|reg:inst|dff1:inst|q1[15]~feeder                                                                             ; combout          ;
; |model|ram:inst2|dff1:inst1|q1[15]~feeder                                                                        ; |model|ram:inst2|dff1:inst1|q1[15]~feeder                                                                           ; combout          ;
; |model|ram:inst2|dff1:inst1|q1[14]~feeder                                                                        ; |model|ram:inst2|dff1:inst1|q1[14]~feeder                                                                           ; combout          ;
; |model|ram:inst2|dff1:inst1|q1[13]~feeder                                                                        ; |model|ram:inst2|dff1:inst1|q1[13]~feeder                                                                           ; combout          ;
; |model|reg:inst|dff1:inst|q1[12]~feeder                                                                          ; |model|reg:inst|dff1:inst|q1[12]~feeder                                                                             ; combout          ;
; |model|ram:inst2|dff1:inst1|q1[12]~feeder                                                                        ; |model|ram:inst2|dff1:inst1|q1[12]~feeder                                                                           ; combout          ;
; |model|ram:inst2|dff1:inst1|q1[11]~feeder                                                                        ; |model|ram:inst2|dff1:inst1|q1[11]~feeder                                                                           ; combout          ;
; |model|ram:inst2|dff1:inst1|q1[10]~feeder                                                                        ; |model|ram:inst2|dff1:inst1|q1[10]~feeder                                                                           ; combout          ;
; |model|reg:inst|dff1:inst4|q1[9]~feeder                                                                          ; |model|reg:inst|dff1:inst4|q1[9]~feeder                                                                             ; combout          ;
; |model|ram:inst2|dff1:inst1|q1[9]~feeder                                                                         ; |model|ram:inst2|dff1:inst1|q1[9]~feeder                                                                            ; combout          ;
; |model|reg:inst|dff1:inst|q1[8]~feeder                                                                           ; |model|reg:inst|dff1:inst|q1[8]~feeder                                                                              ; combout          ;
; |model|ram:inst2|dff1:inst1|q1[8]~feeder                                                                         ; |model|ram:inst2|dff1:inst1|q1[8]~feeder                                                                            ; combout          ;
; |model|ram:inst2|dff1:inst1|q1[6]~feeder                                                                         ; |model|ram:inst2|dff1:inst1|q1[6]~feeder                                                                            ; combout          ;
; |model|ram:inst2|dff1:inst1|q1[4]~feeder                                                                         ; |model|ram:inst2|dff1:inst1|q1[4]~feeder                                                                            ; combout          ;
; |model|ram:inst2|dff1:inst1|q1[3]~feeder                                                                         ; |model|ram:inst2|dff1:inst1|q1[3]~feeder                                                                            ; combout          ;
; |model|reg:inst|dff1:inst4|q1[3]~feeder                                                                          ; |model|reg:inst|dff1:inst4|q1[3]~feeder                                                                             ; combout          ;
; |model|reg:inst|dff1:inst1|q1[2]~feeder                                                                          ; |model|reg:inst|dff1:inst1|q1[2]~feeder                                                                             ; combout          ;
; |model|ram:inst2|dff1:inst1|q1[2]~feeder                                                                         ; |model|ram:inst2|dff1:inst1|q1[2]~feeder                                                                            ; combout          ;
; |model|ram:inst2|dff1:inst1|q1[1]~feeder                                                                         ; |model|ram:inst2|dff1:inst1|q1[1]~feeder                                                                            ; combout          ;
; |model|ram:inst2|dff1:inst1|q1[0]~feeder                                                                         ; |model|ram:inst2|dff1:inst1|q1[0]~feeder                                                                            ; combout          ;
; |model|reg:inst|dff1:inst|q1[0]~feeder                                                                           ; |model|reg:inst|dff1:inst|q1[0]~feeder                                                                              ; combout          ;
+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                         ; Output Port Name                                                                                                     ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_reg_bit1a[15] ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[15]               ; regout           ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_reg_bit1a[14] ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[14]               ; regout           ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_reg_bit1a[13] ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[13]               ; regout           ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_reg_bit1a[12] ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[12]               ; regout           ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_reg_bit1a[11] ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[11]               ; regout           ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_reg_bit1a[10] ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[10]               ; regout           ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_reg_bit1a[9]  ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[9]                ; regout           ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_reg_bit1a[8]  ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[8]                ; regout           ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_reg_bit1a[7]  ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[7]                ; regout           ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_reg_bit1a[6]  ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[6]                ; regout           ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_reg_bit1a[5]  ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[5]                ; regout           ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_reg_bit1a[4]  ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[4]                ; regout           ;
; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4    ; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|q_a[6]             ; portadataout2    ;
; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4    ; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|q_a[7]             ; portadataout3    ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita3    ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita3~COUT  ; cout             ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita4    ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita4       ; combout          ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita4    ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita4~COUT  ; cout             ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita5    ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita5       ; combout          ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita5    ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita5~COUT  ; cout             ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita6    ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita6       ; combout          ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita6    ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita6~COUT  ; cout             ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita7    ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita7       ; combout          ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita7    ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita7~COUT  ; cout             ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita8    ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita8       ; combout          ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita8    ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita8~COUT  ; cout             ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita9    ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita9       ; combout          ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita9    ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita9~COUT  ; cout             ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita10   ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita10      ; combout          ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita10   ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita10~COUT ; cout             ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita11   ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita11      ; combout          ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita11   ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita11~COUT ; cout             ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita12   ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita12      ; combout          ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita12   ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita12~COUT ; cout             ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita13   ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita13      ; combout          ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita13   ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita13~COUT ; cout             ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita14   ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita14      ; combout          ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita14   ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita14~COUT ; cout             ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita15   ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita15      ; combout          ;
; |model|ctl:inst5|sm:inst2|CTL[24]~0                                                                               ; |model|ctl:inst5|sm:inst2|CTL[24]~0                                                                                  ; combout          ;
; |model|ram:inst2|dff1:inst1|q1[15]                                                                                ; |model|ram:inst2|dff1:inst1|q1[15]                                                                                   ; regout           ;
; |model|ram:inst2|dff1:inst1|q1[14]                                                                                ; |model|ram:inst2|dff1:inst1|q1[14]                                                                                   ; regout           ;
; |model|ram:inst2|dff1:inst1|q1[13]                                                                                ; |model|ram:inst2|dff1:inst1|q1[13]                                                                                   ; regout           ;
; |model|ram:inst2|dff1:inst1|q1[12]                                                                                ; |model|ram:inst2|dff1:inst1|q1[12]                                                                                   ; regout           ;
; |model|ram:inst2|dff1:inst1|q1[11]                                                                                ; |model|ram:inst2|dff1:inst1|q1[11]                                                                                   ; regout           ;
; |model|ram:inst2|dff1:inst1|q1[10]                                                                                ; |model|ram:inst2|dff1:inst1|q1[10]                                                                                   ; regout           ;
; |model|ram:inst2|dff1:inst1|q1[9]                                                                                 ; |model|ram:inst2|dff1:inst1|q1[9]                                                                                    ; regout           ;
; |model|ram:inst2|dff1:inst1|q1[8]                                                                                 ; |model|ram:inst2|dff1:inst1|q1[8]                                                                                    ; regout           ;
; |model|ram:inst2|dff1:inst1|q1[7]                                                                                 ; |model|ram:inst2|dff1:inst1|q1[7]                                                                                    ; regout           ;
; |model|ram:inst2|dff1:inst1|q1[6]                                                                                 ; |model|ram:inst2|dff1:inst1|q1[6]                                                                                    ; regout           ;
; |model|ram:inst2|dff1:inst1|q1[5]                                                                                 ; |model|ram:inst2|dff1:inst1|q1[5]                                                                                    ; regout           ;
; |model|alu:inst1|dff1:inst1|q1[6]                                                                                 ; |model|alu:inst1|dff1:inst1|q1[6]                                                                                    ; regout           ;
; |model|alu:inst1|dff1:inst1|q1[7]                                                                                 ; |model|alu:inst1|dff1:inst1|q1[7]                                                                                    ; regout           ;
; |model|alu:inst1|dff1:inst1|q1[8]                                                                                 ; |model|alu:inst1|dff1:inst1|q1[8]                                                                                    ; regout           ;
; |model|alu:inst1|dff1:inst1|q1[9]                                                                                 ; |model|alu:inst1|dff1:inst1|q1[9]                                                                                    ; regout           ;
; |model|alu:inst1|dff1:inst1|q1[10]                                                                                ; |model|alu:inst1|dff1:inst1|q1[10]                                                                                   ; regout           ;
; |model|alu:inst1|dff1:inst1|q1[11]                                                                                ; |model|alu:inst1|dff1:inst1|q1[11]                                                                                   ; regout           ;
; |model|alu:inst1|dff1:inst1|q1[12]                                                                                ; |model|alu:inst1|dff1:inst1|q1[12]                                                                                   ; regout           ;
; |model|alu:inst1|dff1:inst1|q1[13]                                                                                ; |model|alu:inst1|dff1:inst1|q1[13]                                                                                   ; regout           ;
; |model|alu:inst1|dff1:inst1|q1[14]                                                                                ; |model|alu:inst1|dff1:inst1|q1[14]                                                                                   ; regout           ;
; |model|alu:inst1|dff1:inst1|q1[15]                                                                                ; |model|alu:inst1|dff1:inst1|q1[15]                                                                                   ; regout           ;
; |model|reg:inst|dff1:inst1|q1[15]                                                                                 ; |model|reg:inst|dff1:inst1|q1[15]                                                                                    ; regout           ;
; |model|reg:inst|dff1:inst4|q1[15]                                                                                 ; |model|reg:inst|dff1:inst4|q1[15]                                                                                    ; regout           ;
; |model|reg:inst|dff1:inst|q1[15]                                                                                  ; |model|reg:inst|dff1:inst|q1[15]                                                                                     ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[15]~0                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[15]~0                    ; combout          ;
; |model|reg:inst|dff1:inst5|q1[15]                                                                                 ; |model|reg:inst|dff1:inst5|q1[15]                                                                                    ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[15]~1                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[15]~1                    ; combout          ;
; |model|reg:inst|dff1:inst4|q1[14]                                                                                 ; |model|reg:inst|dff1:inst4|q1[14]                                                                                    ; regout           ;
; |model|reg:inst|dff1:inst1|q1[14]                                                                                 ; |model|reg:inst|dff1:inst1|q1[14]                                                                                    ; regout           ;
; |model|reg:inst|dff1:inst|q1[14]                                                                                  ; |model|reg:inst|dff1:inst|q1[14]                                                                                     ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[14]~2                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[14]~2                    ; combout          ;
; |model|reg:inst|dff1:inst5|q1[14]                                                                                 ; |model|reg:inst|dff1:inst5|q1[14]                                                                                    ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[14]~3                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[14]~3                    ; combout          ;
; |model|reg:inst|dff1:inst1|q1[13]                                                                                 ; |model|reg:inst|dff1:inst1|q1[13]                                                                                    ; regout           ;
; |model|reg:inst|dff1:inst4|q1[13]                                                                                 ; |model|reg:inst|dff1:inst4|q1[13]                                                                                    ; regout           ;
; |model|reg:inst|dff1:inst|q1[13]                                                                                  ; |model|reg:inst|dff1:inst|q1[13]                                                                                     ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[13]~4                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[13]~4                    ; combout          ;
; |model|reg:inst|dff1:inst5|q1[13]                                                                                 ; |model|reg:inst|dff1:inst5|q1[13]                                                                                    ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[13]~5                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[13]~5                    ; combout          ;
; |model|reg:inst|dff1:inst4|q1[12]                                                                                 ; |model|reg:inst|dff1:inst4|q1[12]                                                                                    ; regout           ;
; |model|reg:inst|dff1:inst1|q1[12]                                                                                 ; |model|reg:inst|dff1:inst1|q1[12]                                                                                    ; regout           ;
; |model|reg:inst|dff1:inst|q1[12]                                                                                  ; |model|reg:inst|dff1:inst|q1[12]                                                                                     ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[12]~6                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[12]~6                    ; combout          ;
; |model|reg:inst|dff1:inst5|q1[12]                                                                                 ; |model|reg:inst|dff1:inst5|q1[12]                                                                                    ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[12]~7                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[12]~7                    ; combout          ;
; |model|reg:inst|dff1:inst1|q1[11]                                                                                 ; |model|reg:inst|dff1:inst1|q1[11]                                                                                    ; regout           ;
; |model|reg:inst|dff1:inst4|q1[11]                                                                                 ; |model|reg:inst|dff1:inst4|q1[11]                                                                                    ; regout           ;
; |model|reg:inst|dff1:inst|q1[11]                                                                                  ; |model|reg:inst|dff1:inst|q1[11]                                                                                     ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[11]~8                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[11]~8                    ; combout          ;
; |model|reg:inst|dff1:inst5|q1[11]                                                                                 ; |model|reg:inst|dff1:inst5|q1[11]                                                                                    ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[11]~9                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[11]~9                    ; combout          ;
; |model|reg:inst|dff1:inst4|q1[10]                                                                                 ; |model|reg:inst|dff1:inst4|q1[10]                                                                                    ; regout           ;
; |model|reg:inst|dff1:inst1|q1[10]                                                                                 ; |model|reg:inst|dff1:inst1|q1[10]                                                                                    ; regout           ;
; |model|reg:inst|dff1:inst|q1[10]                                                                                  ; |model|reg:inst|dff1:inst|q1[10]                                                                                     ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[10]~10                ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[10]~10                   ; combout          ;
; |model|reg:inst|dff1:inst5|q1[10]                                                                                 ; |model|reg:inst|dff1:inst5|q1[10]                                                                                    ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[10]~11                ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[10]~11                   ; combout          ;
; |model|reg:inst|dff1:inst1|q1[9]                                                                                  ; |model|reg:inst|dff1:inst1|q1[9]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst4|q1[9]                                                                                  ; |model|reg:inst|dff1:inst4|q1[9]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst|q1[9]                                                                                   ; |model|reg:inst|dff1:inst|q1[9]                                                                                      ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[9]~12                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[9]~12                    ; combout          ;
; |model|reg:inst|dff1:inst5|q1[9]                                                                                  ; |model|reg:inst|dff1:inst5|q1[9]                                                                                     ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[9]~13                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[9]~13                    ; combout          ;
; |model|reg:inst|dff1:inst4|q1[8]                                                                                  ; |model|reg:inst|dff1:inst4|q1[8]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst1|q1[8]                                                                                  ; |model|reg:inst|dff1:inst1|q1[8]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst|q1[8]                                                                                   ; |model|reg:inst|dff1:inst|q1[8]                                                                                      ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[8]~14                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[8]~14                    ; combout          ;
; |model|reg:inst|dff1:inst5|q1[8]                                                                                  ; |model|reg:inst|dff1:inst5|q1[8]                                                                                     ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[8]~15                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[8]~15                    ; combout          ;
; |model|reg:inst|dff1:inst1|q1[7]                                                                                  ; |model|reg:inst|dff1:inst1|q1[7]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst4|q1[7]                                                                                  ; |model|reg:inst|dff1:inst4|q1[7]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst|q1[7]                                                                                   ; |model|reg:inst|dff1:inst|q1[7]                                                                                      ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[7]~16                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[7]~16                    ; combout          ;
; |model|reg:inst|dff1:inst5|q1[7]                                                                                  ; |model|reg:inst|dff1:inst5|q1[7]                                                                                     ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[7]~17                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[7]~17                    ; combout          ;
; |model|reg:inst|dff1:inst4|q1[6]                                                                                  ; |model|reg:inst|dff1:inst4|q1[6]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst1|q1[6]                                                                                  ; |model|reg:inst|dff1:inst1|q1[6]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst|q1[6]                                                                                   ; |model|reg:inst|dff1:inst|q1[6]                                                                                      ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[6]~18                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[6]~18                    ; combout          ;
; |model|reg:inst|dff1:inst5|q1[6]                                                                                  ; |model|reg:inst|dff1:inst5|q1[6]                                                                                     ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[6]~19                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[6]~19                    ; combout          ;
; |model|reg:inst|dff1:inst4|q1[5]                                                                                  ; |model|reg:inst|dff1:inst4|q1[5]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst|q1[5]                                                                                   ; |model|reg:inst|dff1:inst|q1[5]                                                                                      ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[5]~20                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[5]~20                    ; combout          ;
; |model|reg:inst|dff1:inst5|q1[5]                                                                                  ; |model|reg:inst|dff1:inst5|q1[5]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst4|q1[4]                                                                                  ; |model|reg:inst|dff1:inst4|q1[4]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst5|q1[4]                                                                                  ; |model|reg:inst|dff1:inst5|q1[4]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst5|q1[3]                                                                                  ; |model|reg:inst|dff1:inst5|q1[3]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst4|q1[2]                                                                                  ; |model|reg:inst|dff1:inst4|q1[2]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst5|q1[2]                                                                                  ; |model|reg:inst|dff1:inst5|q1[2]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst5|q1[1]                                                                                  ; |model|reg:inst|dff1:inst5|q1[1]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst4|q1[0]                                                                                  ; |model|reg:inst|dff1:inst4|q1[0]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst1|q1[0]                                                                                  ; |model|reg:inst|dff1:inst1|q1[0]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst5|q1[0]                                                                                  ; |model|reg:inst|dff1:inst5|q1[0]                                                                                     ; regout           ;
; |model|reg:inst|inst7                                                                                             ; |model|reg:inst|inst7                                                                                                ; combout          ;
; |model|ctl:inst5|ia:inst|FUNCT3[1]                                                                                ; |model|ctl:inst5|ia:inst|FUNCT3[1]                                                                                   ; combout          ;
; |model|ctl:inst5|ia:inst|FUNCT3[2]                                                                                ; |model|ctl:inst5|ia:inst|FUNCT3[2]                                                                                   ; combout          ;
; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[6]                                        ; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[6]                                           ; combout          ;
; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[7]                                        ; |model|ctl:inst5|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[7]                                           ; combout          ;
; |model|C[24]                                                                                                      ; |model|C[24]                                                                                                         ; padio            ;
; |model|C[11]                                                                                                      ; |model|C[11]                                                                                                         ; padio            ;
; |model|C[10]                                                                                                      ; |model|C[10]                                                                                                         ; padio            ;
; |model|C[3]                                                                                                       ; |model|C[3]                                                                                                          ; padio            ;
; |model|A[15]                                                                                                      ; |model|A[15]                                                                                                         ; padio            ;
; |model|A[14]                                                                                                      ; |model|A[14]                                                                                                         ; padio            ;
; |model|A[13]                                                                                                      ; |model|A[13]                                                                                                         ; padio            ;
; |model|A[12]                                                                                                      ; |model|A[12]                                                                                                         ; padio            ;
; |model|A[11]                                                                                                      ; |model|A[11]                                                                                                         ; padio            ;
; |model|A[10]                                                                                                      ; |model|A[10]                                                                                                         ; padio            ;
; |model|A[9]                                                                                                       ; |model|A[9]                                                                                                          ; padio            ;
; |model|A[8]                                                                                                       ; |model|A[8]                                                                                                          ; padio            ;
; |model|A[7]                                                                                                       ; |model|A[7]                                                                                                          ; padio            ;
; |model|A[6]                                                                                                       ; |model|A[6]                                                                                                          ; padio            ;
; |model|A[5]                                                                                                       ; |model|A[5]                                                                                                          ; padio            ;
; |model|RST                                                                                                        ; |model|RST~corein                                                                                                    ; combout          ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                         ; Output Port Name                                                                                                     ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_reg_bit1a[15] ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[15]               ; regout           ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_reg_bit1a[14] ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[14]               ; regout           ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_reg_bit1a[13] ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[13]               ; regout           ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_reg_bit1a[12] ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[12]               ; regout           ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_reg_bit1a[11] ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[11]               ; regout           ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_reg_bit1a[10] ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[10]               ; regout           ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_reg_bit1a[9]  ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[9]                ; regout           ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_reg_bit1a[8]  ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[8]                ; regout           ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_reg_bit1a[7]  ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[7]                ; regout           ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_reg_bit1a[6]  ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[6]                ; regout           ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_reg_bit1a[5]  ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[5]                ; regout           ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_reg_bit1a[4]  ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|safe_q[4]                ; regout           ;
; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4    ; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|q_a[6]             ; portadataout2    ;
; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|ram_block1a4    ; |model|ram:inst2|lpm_ram_dq1:inst7|altsyncram:altsyncram_component|altsyncram_1bi1:auto_generated|q_a[7]             ; portadataout3    ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita3    ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita3~COUT  ; cout             ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita4    ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita4       ; combout          ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita4    ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita4~COUT  ; cout             ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita5    ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita5       ; combout          ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita5    ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita5~COUT  ; cout             ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita6    ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita6       ; combout          ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita6    ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita6~COUT  ; cout             ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita7    ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita7       ; combout          ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita7    ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita7~COUT  ; cout             ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita8    ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita8       ; combout          ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita8    ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita8~COUT  ; cout             ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita9    ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita9       ; combout          ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita9    ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita9~COUT  ; cout             ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita10   ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita10      ; combout          ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita10   ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita10~COUT ; cout             ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita11   ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita11      ; combout          ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita11   ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita11~COUT ; cout             ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita12   ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita12      ; combout          ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita12   ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita12~COUT ; cout             ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita13   ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita13      ; combout          ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita13   ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita13~COUT ; cout             ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita14   ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita14      ; combout          ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita14   ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita14~COUT ; cout             ;
; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita15   ; |model|pc:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q3j:auto_generated|counter_comb_bita15      ; combout          ;
; |model|ctl:inst5|sm:inst2|CTL[24]~0                                                                               ; |model|ctl:inst5|sm:inst2|CTL[24]~0                                                                                  ; combout          ;
; |model|ram:inst2|dff1:inst1|q1[15]                                                                                ; |model|ram:inst2|dff1:inst1|q1[15]                                                                                   ; regout           ;
; |model|ram:inst2|dff1:inst1|q1[14]                                                                                ; |model|ram:inst2|dff1:inst1|q1[14]                                                                                   ; regout           ;
; |model|ram:inst2|dff1:inst1|q1[13]                                                                                ; |model|ram:inst2|dff1:inst1|q1[13]                                                                                   ; regout           ;
; |model|ram:inst2|dff1:inst1|q1[12]                                                                                ; |model|ram:inst2|dff1:inst1|q1[12]                                                                                   ; regout           ;
; |model|ram:inst2|dff1:inst1|q1[11]                                                                                ; |model|ram:inst2|dff1:inst1|q1[11]                                                                                   ; regout           ;
; |model|ram:inst2|dff1:inst1|q1[10]                                                                                ; |model|ram:inst2|dff1:inst1|q1[10]                                                                                   ; regout           ;
; |model|ram:inst2|dff1:inst1|q1[9]                                                                                 ; |model|ram:inst2|dff1:inst1|q1[9]                                                                                    ; regout           ;
; |model|ram:inst2|dff1:inst1|q1[8]                                                                                 ; |model|ram:inst2|dff1:inst1|q1[8]                                                                                    ; regout           ;
; |model|ram:inst2|dff1:inst1|q1[7]                                                                                 ; |model|ram:inst2|dff1:inst1|q1[7]                                                                                    ; regout           ;
; |model|ram:inst2|dff1:inst1|q1[6]                                                                                 ; |model|ram:inst2|dff1:inst1|q1[6]                                                                                    ; regout           ;
; |model|ram:inst2|dff1:inst1|q1[5]                                                                                 ; |model|ram:inst2|dff1:inst1|q1[5]                                                                                    ; regout           ;
; |model|alu:inst1|dff1:inst1|q1[6]                                                                                 ; |model|alu:inst1|dff1:inst1|q1[6]                                                                                    ; regout           ;
; |model|alu:inst1|dff1:inst1|q1[7]                                                                                 ; |model|alu:inst1|dff1:inst1|q1[7]                                                                                    ; regout           ;
; |model|alu:inst1|dff1:inst1|q1[8]                                                                                 ; |model|alu:inst1|dff1:inst1|q1[8]                                                                                    ; regout           ;
; |model|alu:inst1|dff1:inst1|q1[9]                                                                                 ; |model|alu:inst1|dff1:inst1|q1[9]                                                                                    ; regout           ;
; |model|alu:inst1|dff1:inst1|q1[10]                                                                                ; |model|alu:inst1|dff1:inst1|q1[10]                                                                                   ; regout           ;
; |model|alu:inst1|dff1:inst1|q1[11]                                                                                ; |model|alu:inst1|dff1:inst1|q1[11]                                                                                   ; regout           ;
; |model|alu:inst1|dff1:inst1|q1[12]                                                                                ; |model|alu:inst1|dff1:inst1|q1[12]                                                                                   ; regout           ;
; |model|alu:inst1|dff1:inst1|q1[13]                                                                                ; |model|alu:inst1|dff1:inst1|q1[13]                                                                                   ; regout           ;
; |model|alu:inst1|dff1:inst1|q1[14]                                                                                ; |model|alu:inst1|dff1:inst1|q1[14]                                                                                   ; regout           ;
; |model|alu:inst1|dff1:inst1|q1[15]                                                                                ; |model|alu:inst1|dff1:inst1|q1[15]                                                                                   ; regout           ;
; |model|ctl:inst5|sm:inst2|Equal5~0                                                                                ; |model|ctl:inst5|sm:inst2|Equal5~0                                                                                   ; combout          ;
; |model|reg:inst|dff1:inst1|q1[15]                                                                                 ; |model|reg:inst|dff1:inst1|q1[15]                                                                                    ; regout           ;
; |model|reg:inst|dff1:inst4|q1[15]                                                                                 ; |model|reg:inst|dff1:inst4|q1[15]                                                                                    ; regout           ;
; |model|reg:inst|dff1:inst|q1[15]                                                                                  ; |model|reg:inst|dff1:inst|q1[15]                                                                                     ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[15]~0                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[15]~0                    ; combout          ;
; |model|reg:inst|dff1:inst5|q1[15]                                                                                 ; |model|reg:inst|dff1:inst5|q1[15]                                                                                    ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[15]~1                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[15]~1                    ; combout          ;
; |model|reg:inst|dff1:inst4|q1[14]                                                                                 ; |model|reg:inst|dff1:inst4|q1[14]                                                                                    ; regout           ;
; |model|reg:inst|dff1:inst1|q1[14]                                                                                 ; |model|reg:inst|dff1:inst1|q1[14]                                                                                    ; regout           ;
; |model|reg:inst|dff1:inst|q1[14]                                                                                  ; |model|reg:inst|dff1:inst|q1[14]                                                                                     ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[14]~2                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[14]~2                    ; combout          ;
; |model|reg:inst|dff1:inst5|q1[14]                                                                                 ; |model|reg:inst|dff1:inst5|q1[14]                                                                                    ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[14]~3                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[14]~3                    ; combout          ;
; |model|reg:inst|dff1:inst1|q1[13]                                                                                 ; |model|reg:inst|dff1:inst1|q1[13]                                                                                    ; regout           ;
; |model|reg:inst|dff1:inst4|q1[13]                                                                                 ; |model|reg:inst|dff1:inst4|q1[13]                                                                                    ; regout           ;
; |model|reg:inst|dff1:inst|q1[13]                                                                                  ; |model|reg:inst|dff1:inst|q1[13]                                                                                     ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[13]~4                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[13]~4                    ; combout          ;
; |model|reg:inst|dff1:inst5|q1[13]                                                                                 ; |model|reg:inst|dff1:inst5|q1[13]                                                                                    ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[13]~5                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[13]~5                    ; combout          ;
; |model|reg:inst|dff1:inst4|q1[12]                                                                                 ; |model|reg:inst|dff1:inst4|q1[12]                                                                                    ; regout           ;
; |model|reg:inst|dff1:inst1|q1[12]                                                                                 ; |model|reg:inst|dff1:inst1|q1[12]                                                                                    ; regout           ;
; |model|reg:inst|dff1:inst|q1[12]                                                                                  ; |model|reg:inst|dff1:inst|q1[12]                                                                                     ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[12]~6                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[12]~6                    ; combout          ;
; |model|reg:inst|dff1:inst5|q1[12]                                                                                 ; |model|reg:inst|dff1:inst5|q1[12]                                                                                    ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[12]~7                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[12]~7                    ; combout          ;
; |model|reg:inst|dff1:inst1|q1[11]                                                                                 ; |model|reg:inst|dff1:inst1|q1[11]                                                                                    ; regout           ;
; |model|reg:inst|dff1:inst4|q1[11]                                                                                 ; |model|reg:inst|dff1:inst4|q1[11]                                                                                    ; regout           ;
; |model|reg:inst|dff1:inst|q1[11]                                                                                  ; |model|reg:inst|dff1:inst|q1[11]                                                                                     ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[11]~8                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[11]~8                    ; combout          ;
; |model|reg:inst|dff1:inst5|q1[11]                                                                                 ; |model|reg:inst|dff1:inst5|q1[11]                                                                                    ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[11]~9                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[11]~9                    ; combout          ;
; |model|reg:inst|dff1:inst4|q1[10]                                                                                 ; |model|reg:inst|dff1:inst4|q1[10]                                                                                    ; regout           ;
; |model|reg:inst|dff1:inst1|q1[10]                                                                                 ; |model|reg:inst|dff1:inst1|q1[10]                                                                                    ; regout           ;
; |model|reg:inst|dff1:inst|q1[10]                                                                                  ; |model|reg:inst|dff1:inst|q1[10]                                                                                     ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[10]~10                ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[10]~10                   ; combout          ;
; |model|reg:inst|dff1:inst5|q1[10]                                                                                 ; |model|reg:inst|dff1:inst5|q1[10]                                                                                    ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[10]~11                ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[10]~11                   ; combout          ;
; |model|reg:inst|dff1:inst1|q1[9]                                                                                  ; |model|reg:inst|dff1:inst1|q1[9]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst4|q1[9]                                                                                  ; |model|reg:inst|dff1:inst4|q1[9]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst|q1[9]                                                                                   ; |model|reg:inst|dff1:inst|q1[9]                                                                                      ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[9]~12                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[9]~12                    ; combout          ;
; |model|reg:inst|dff1:inst5|q1[9]                                                                                  ; |model|reg:inst|dff1:inst5|q1[9]                                                                                     ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[9]~13                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[9]~13                    ; combout          ;
; |model|reg:inst|dff1:inst4|q1[8]                                                                                  ; |model|reg:inst|dff1:inst4|q1[8]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst1|q1[8]                                                                                  ; |model|reg:inst|dff1:inst1|q1[8]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst|q1[8]                                                                                   ; |model|reg:inst|dff1:inst|q1[8]                                                                                      ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[8]~14                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[8]~14                    ; combout          ;
; |model|reg:inst|dff1:inst5|q1[8]                                                                                  ; |model|reg:inst|dff1:inst5|q1[8]                                                                                     ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[8]~15                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[8]~15                    ; combout          ;
; |model|reg:inst|dff1:inst1|q1[7]                                                                                  ; |model|reg:inst|dff1:inst1|q1[7]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst4|q1[7]                                                                                  ; |model|reg:inst|dff1:inst4|q1[7]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst|q1[7]                                                                                   ; |model|reg:inst|dff1:inst|q1[7]                                                                                      ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[7]~16                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[7]~16                    ; combout          ;
; |model|reg:inst|dff1:inst5|q1[7]                                                                                  ; |model|reg:inst|dff1:inst5|q1[7]                                                                                     ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[7]~17                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[7]~17                    ; combout          ;
; |model|reg:inst|dff1:inst4|q1[6]                                                                                  ; |model|reg:inst|dff1:inst4|q1[6]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst1|q1[6]                                                                                  ; |model|reg:inst|dff1:inst1|q1[6]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst|q1[6]                                                                                   ; |model|reg:inst|dff1:inst|q1[6]                                                                                      ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[6]~18                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[6]~18                    ; combout          ;
; |model|reg:inst|dff1:inst5|q1[6]                                                                                  ; |model|reg:inst|dff1:inst5|q1[6]                                                                                     ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[6]~19                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[6]~19                    ; combout          ;
; |model|reg:inst|dff1:inst1|q1[5]                                                                                  ; |model|reg:inst|dff1:inst1|q1[5]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst4|q1[5]                                                                                  ; |model|reg:inst|dff1:inst4|q1[5]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst|q1[5]                                                                                   ; |model|reg:inst|dff1:inst|q1[5]                                                                                      ; regout           ;
; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[5]~20                 ; |model|reg:inst|lpm_mux0:inst8|lpm_mux:lpm_mux_component|mux_p4e:auto_generated|result_node[5]~20                    ; combout          ;
; |model|reg:inst|dff1:inst5|q1[5]                                                                                  ; |model|reg:inst|dff1:inst5|q1[5]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst4|q1[4]                                                                                  ; |model|reg:inst|dff1:inst4|q1[4]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst5|q1[4]                                                                                  ; |model|reg:inst|dff1:inst5|q1[4]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst4|q1[3]                                                                                  ; |model|reg:inst|dff1:inst4|q1[3]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst5|q1[3]                                                                                  ; |model|reg:inst|dff1:inst5|q1[3]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst4|q1[2]                                                                                  ; |model|reg:inst|dff1:inst4|q1[2]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst5|q1[2]                                                                                  ; |model|reg:inst|dff1:inst5|q1[2]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst4|q1[1]                                                                                  ; |model|reg:inst|dff1:inst4|q1[1]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst5|q1[1]                                                                                  ; |model|reg:inst|dff1:inst5|q1[1]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst4|q1[0]                                                                                  ; |model|reg:inst|dff1:inst4|q1[0]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst1|q1[0]                                                                                  ; |model|reg:inst|dff1:inst1|q1[0]                                                                                     ; regout           ;
; |model|reg:inst|dff1:inst|q1[0]                                                                                   ; |model|reg:inst|dff1:inst|q1[0]                                                                                      ; regout           ;
; |model|reg:inst|dff1:inst5|q1[0]                                                                                  ; |model|reg:inst|dff1:inst5|q1[0]                                                                                     ; regout           ;
; |model|reg:inst|inst7                                                                                             ; |model|reg:inst|inst7                                                                                                ; combout          ;
; |model|C[24]                                                                                                      ; |model|C[24]                                                                                                         ; padio            ;
; |model|C[11]                                                                                                      ; |model|C[11]                                                                                                         ; padio            ;
; |model|C[10]                                                                                                      ; |model|C[10]                                                                                                         ; padio            ;
; |model|C[3]                                                                                                       ; |model|C[3]                                                                                                          ; padio            ;
; |model|A[15]                                                                                                      ; |model|A[15]                                                                                                         ; padio            ;
; |model|A[14]                                                                                                      ; |model|A[14]                                                                                                         ; padio            ;
; |model|A[13]                                                                                                      ; |model|A[13]                                                                                                         ; padio            ;
; |model|A[12]                                                                                                      ; |model|A[12]                                                                                                         ; padio            ;
; |model|A[11]                                                                                                      ; |model|A[11]                                                                                                         ; padio            ;
; |model|A[10]                                                                                                      ; |model|A[10]                                                                                                         ; padio            ;
; |model|A[9]                                                                                                       ; |model|A[9]                                                                                                          ; padio            ;
; |model|A[8]                                                                                                       ; |model|A[8]                                                                                                          ; padio            ;
; |model|A[7]                                                                                                       ; |model|A[7]                                                                                                          ; padio            ;
; |model|A[6]                                                                                                       ; |model|A[6]                                                                                                          ; padio            ;
; |model|A[5]                                                                                                       ; |model|A[5]                                                                                                          ; padio            ;
; |model|RST                                                                                                        ; |model|RST~corein                                                                                                    ; combout          ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Mon Oct 21 15:24:31 2024
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off model -c model
Info: Using vector source file "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/model.vwf"
Info: Inverted registers were found during simulation
    Info: Register: |model|step:inst4|inst
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      73.46 %
Info: Number of transitions in simulation is 250822
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4322 megabytes
    Info: Processing ended: Mon Oct 21 15:24:32 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


