Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.0.0.24.1

Thu Nov 18 15:12:58 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt ModuloAlarmaTP2_impl_1.twr ModuloAlarmaTP2_impl_1.udb -gui

-----------------------------------------
Design:          MainModule
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock SERCLK_OUT_c
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

Operating conditions:
--------------------
    Temperature: 85
    Core voltage: 1.14 V

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
i1776_4_lut/Z	->	i1_4_lut_adj_40/Z

++++ Loop2
i454_4_lut/B	->	i454_4_lut/Z

++++ Loop3
i456_4_lut/A	->	i456_4_lut/Z

++++ Loop4
keyboard/i472_3_lut/A	->	keyboard/i472_3_lut/Z

++++ Loop5
keyboard/i478_3_lut/A	->	keyboard/i478_3_lut/Z

++++ Loop6
keyboard/i474_3_lut/A	->	keyboard/i474_3_lut/Z

++++ Loop7
keyboard/i476_3_lut/A	->	keyboard/i476_3_lut/Z

++++ Loop8
keyboard/i464_3_lut/A	->	keyboard/i464_3_lut/Z

++++ Loop9
keyboard/i458_3_lut/A	->	keyboard/i458_3_lut/Z

++++ Loop10
keyboard/i462_3_lut/A	->	keyboard/i462_3_lut/Z

++++ Loop11
keyboard/i460_3_lut/A	->	keyboard/i460_3_lut/Z

++++ Loop12
keyboard/i12_4_lut/C	->	keyboard/i12_4_lut/Z

++++ Loop13
keyboard/i466_4_lut/A	->	keyboard/i466_4_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "SERCLK_OUT_c"
=======================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock SERCLK_OUT_c           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From SERCLK_OUT_c                      |             Target |      100000.000 ns |          0.010 MHz 
                                        | Actual (all paths) |      100000.000 ns |          0.010 MHz 
OSCInst1/CLKLF (MPW)                    |   (50% duty cycle) |      100000.000 ns |          0.010 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 94.098%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/serial/j__i19/D                |99971.503 ns 
STATE_OUT/serial/j__i15/D                |99971.503 ns 
STATE_OUT/serial/j__i18/D                |99971.569 ns 
STATE_OUT/serial/j__i6/D                 |99971.569 ns 
STATE_OUT/serial/j__i2/D                 |99971.582 ns 
STATE_OUT/serial/j__i7/D                 |99971.622 ns 
STATE_OUT/serial/j__i3/D                 |99971.648 ns 
STATE_OUT/serial/j__i4/D                 |99971.701 ns 
STATE_OUT/serial/j__i14/D                |99971.887 ns 
STATE_OUT/serial/j__i5/D                 |99971.966 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/serial/temp_data_out_i0_i2/D   |    1.719 ns 
STATE_OUT/j__i26/D                       |    1.719 ns 
STATE_OUT/cont_108__i2/D                 |    1.719 ns 
STATE_OUT/cont_108__i3/D                 |    1.719 ns 
STATE_OUT/j__i15/D                       |    1.719 ns 
STATE_OUT/cont_108__i1/D                 |    1.719 ns 
STATE_OUT/j__i31/D                       |    1.719 ns 
PREV_KEY_i0_i0/D                         |    1.719 ns 
mainTimer/clkCont_i0/D                   |    1.887 ns 
mainTimer/clkCont_i4/D                   |    1.887 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 2 Start Points         |           Type           
-------------------------------------------------------------------
STATE_OUT/serial/status_out/Q           |          No required time
STATE_OUT/serial/status_send/PADDO      |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         2
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 3 End Points          |           Type           
-------------------------------------------------------------------
{Sreg_i0/SR   Sreg_i1/SR}               |           No arrival time
STATE_OUT/serial/temp_data_out_i0_i1/D  |           No arrival time
STATE_OUT/serial/temp_data_out_i0_i0/D  |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         3
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
SENSOR1_IN                              |                     input
SENSOR2_IN                              |                     input
KB_IN[1]                                |                     input
KB_IN[0]                                |                     input
KB_RECV                                 |                     input
RESET_IN                                |                     input
STATUS_SEND                             |                    output
STATUS_OUT                              |                    output
SIREN_OUT                               |                    output
SERCLK_OUT                              |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        15
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 1 Instance(s)          |           Type           
-------------------------------------------------------------------
keyboard/counter_109__i1                |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                         1
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R18C3A)
Path End         : STATE_OUT/serial/j__i19/D  (SLICE_R19C4D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.503 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  58      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R18C3A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R18C3A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1152                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R18C3B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3035                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R18C3B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1154                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R18C3C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3038                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R18C3C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1156                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R18C3D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3041                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R18C3D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1158                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R18C4A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3044                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R18C4A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1160                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R18C4B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3047                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R18C4B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1162                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R18C4C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3050                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R18C4C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1164                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R18C4D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3053                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R18C4D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1166                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R18C5A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3056                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R18C5A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1168                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R18C5B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3059                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R18C5B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1170                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R18C5C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3062                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R18C5C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1172                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R18C5D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3065                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R18C5D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1174                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R18C6A    CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3068                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R18C6A    CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1176                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R18C6B    CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3071                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R18C6B    CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1178                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R18C6C    CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3074                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R18C6C    CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1180                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R18C6D    D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            2.172        22.074  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R19C5A    D1_TO_F1_DELAY       0.450        22.524  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.014  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R19C5B    B1_TO_F1_DELAY       0.450        25.464  1       
STATE_OUT/serial/n55                                      NET DELAY            3.669        29.133  1       
STATE_OUT.serial.i92_4_lut/B->STATE_OUT.serial.i92_4_lut/Z
                                          SLICE_R17C6B    A0_TO_F0_DELAY       0.450        29.583  31      
STATE_OUT/serial/n120                                     NET DELAY            3.748        33.331  31      
i358_2_lut/A->i358_2_lut/Z                SLICE_R19C4D    A1_TO_F1_DELAY       0.477        33.808  1       
STATE_OUT/serial/n477 ( DI1 )                             NET DELAY            0.000        33.808  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  58      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.808  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.503  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R18C3A)
Path End         : STATE_OUT/serial/j__i15/D  (SLICE_R19C4B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.503 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  58      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R18C3A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R18C3A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1152                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R18C3B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3035                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R18C3B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1154                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R18C3C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3038                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R18C3C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1156                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R18C3D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3041                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R18C3D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1158                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R18C4A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3044                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R18C4A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1160                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R18C4B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3047                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R18C4B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1162                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R18C4C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3050                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R18C4C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1164                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R18C4D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3053                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R18C4D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1166                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R18C5A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3056                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R18C5A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1168                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R18C5B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3059                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R18C5B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1170                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R18C5C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3062                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R18C5C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1172                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R18C5D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3065                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R18C5D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1174                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R18C6A    CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3068                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R18C6A    CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1176                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R18C6B    CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3071                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R18C6B    CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1178                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R18C6C    CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3074                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R18C6C    CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1180                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R18C6D    D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            2.172        22.074  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R19C5A    D1_TO_F1_DELAY       0.450        22.524  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.014  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R19C5B    B1_TO_F1_DELAY       0.450        25.464  1       
STATE_OUT/serial/n55                                      NET DELAY            3.669        29.133  1       
STATE_OUT.serial.i92_4_lut/B->STATE_OUT.serial.i92_4_lut/Z
                                          SLICE_R17C6B    A0_TO_F0_DELAY       0.450        29.583  31      
STATE_OUT/serial/n120                                     NET DELAY            3.748        33.331  31      
i362_2_lut/A->i362_2_lut/Z                SLICE_R19C4B    A1_TO_F1_DELAY       0.477        33.808  1       
STATE_OUT/serial/n481 ( DI1 )                             NET DELAY            0.000        33.808  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  58      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.808  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.503  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R18C3A)
Path End         : STATE_OUT/serial/j__i18/D  (SLICE_R19C4D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.2% (route), 41.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.569 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  58      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R18C3A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R18C3A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1152                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R18C3B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3035                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R18C3B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1154                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R18C3C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3038                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R18C3C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1156                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R18C3D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3041                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R18C3D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1158                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R18C4A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3044                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R18C4A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1160                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R18C4B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3047                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R18C4B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1162                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R18C4C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3050                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R18C4C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1164                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R18C4D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3053                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R18C4D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1166                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R18C5A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3056                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R18C5A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1168                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R18C5B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3059                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R18C5B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1170                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R18C5C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3062                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R18C5C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1172                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R18C5D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3065                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R18C5D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1174                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R18C6A    CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3068                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R18C6A    CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1176                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R18C6B    CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3071                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R18C6B    CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1178                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R18C6C    CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3074                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R18C6C    CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1180                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R18C6D    D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            2.172        22.074  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R19C5A    D1_TO_F1_DELAY       0.450        22.524  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.014  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R19C5B    B1_TO_F1_DELAY       0.450        25.464  1       
STATE_OUT/serial/n55                                      NET DELAY            3.669        29.133  1       
STATE_OUT.serial.i92_4_lut/B->STATE_OUT.serial.i92_4_lut/Z
                                          SLICE_R17C6B    A0_TO_F0_DELAY       0.450        29.583  31      
STATE_OUT/serial/n120                                     NET DELAY            3.682        33.265  31      
i359_2_lut/A->i359_2_lut/Z                SLICE_R19C4D    B0_TO_F0_DELAY       0.477        33.742  1       
STATE_OUT/serial/n478 ( DI0 )                             NET DELAY            0.000        33.742  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  58      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.742  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.569  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R18C3A)
Path End         : STATE_OUT/serial/j__i6/D  (SLICE_R19C4C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.2% (route), 41.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.569 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  58      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R18C3A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R18C3A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1152                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R18C3B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3035                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R18C3B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1154                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R18C3C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3038                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R18C3C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1156                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R18C3D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3041                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R18C3D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1158                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R18C4A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3044                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R18C4A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1160                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R18C4B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3047                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R18C4B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1162                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R18C4C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3050                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R18C4C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1164                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R18C4D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3053                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R18C4D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1166                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R18C5A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3056                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R18C5A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1168                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R18C5B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3059                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R18C5B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1170                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R18C5C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3062                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R18C5C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1172                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R18C5D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3065                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R18C5D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1174                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R18C6A    CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3068                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R18C6A    CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1176                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R18C6B    CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3071                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R18C6B    CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1178                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R18C6C    CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3074                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R18C6C    CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1180                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R18C6D    D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            2.172        22.074  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R19C5A    D1_TO_F1_DELAY       0.450        22.524  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.014  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R19C5B    B1_TO_F1_DELAY       0.450        25.464  1       
STATE_OUT/serial/n55                                      NET DELAY            3.669        29.133  1       
STATE_OUT.serial.i92_4_lut/B->STATE_OUT.serial.i92_4_lut/Z
                                          SLICE_R17C6B    A0_TO_F0_DELAY       0.450        29.583  31      
STATE_OUT/serial/n120                                     NET DELAY            3.682        33.265  31      
i371_2_lut/A->i371_2_lut/Z                SLICE_R19C4C    B0_TO_F0_DELAY       0.477        33.742  1       
STATE_OUT/serial/n490 ( DI0 )                             NET DELAY            0.000        33.742  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  58      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.742  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.569  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R18C3A)
Path End         : STATE_OUT/serial/j__i2/D  (SLICE_R19C3B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.1% (route), 41.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.582 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  58      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R18C3A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R18C3A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1152                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R18C3B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3035                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R18C3B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1154                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R18C3C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3038                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R18C3C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1156                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R18C3D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3041                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R18C3D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1158                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R18C4A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3044                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R18C4A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1160                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R18C4B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3047                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R18C4B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1162                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R18C4C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3050                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R18C4C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1164                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R18C4D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3053                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R18C4D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1166                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R18C5A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3056                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R18C5A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1168                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R18C5B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3059                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R18C5B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1170                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R18C5C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3062                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R18C5C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1172                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R18C5D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3065                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R18C5D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1174                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R18C6A    CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3068                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R18C6A    CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1176                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R18C6B    CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3071                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R18C6B    CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1178                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R18C6C    CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3074                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R18C6C    CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1180                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R18C6D    D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            2.172        22.074  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R19C5A    D1_TO_F1_DELAY       0.450        22.524  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.014  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R19C5B    B1_TO_F1_DELAY       0.450        25.464  1       
STATE_OUT/serial/n55                                      NET DELAY            3.669        29.133  1       
STATE_OUT.serial.i92_4_lut/B->STATE_OUT.serial.i92_4_lut/Z
                                          SLICE_R17C6B    A0_TO_F0_DELAY       0.450        29.583  31      
STATE_OUT/serial/n120                                     NET DELAY            3.669        33.252  31      
i375_2_lut/A->i375_2_lut/Z                SLICE_R19C3B    A0_TO_F0_DELAY       0.477        33.729  1       
STATE_OUT/serial/n494 ( DI0 )                             NET DELAY            0.000        33.729  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  58      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.729  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.582  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R18C3A)
Path End         : STATE_OUT/serial/j__i7/D  (SLICE_R19C4C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.1% (route), 41.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.622 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  58      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R18C3A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R18C3A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1152                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R18C3B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3035                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R18C3B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1154                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R18C3C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3038                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R18C3C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1156                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R18C3D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3041                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R18C3D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1158                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R18C4A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3044                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R18C4A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1160                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R18C4B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3047                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R18C4B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1162                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R18C4C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3050                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R18C4C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1164                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R18C4D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3053                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R18C4D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1166                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R18C5A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3056                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R18C5A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1168                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R18C5B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3059                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R18C5B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1170                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R18C5C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3062                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R18C5C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1172                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R18C5D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3065                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R18C5D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1174                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R18C6A    CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3068                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R18C6A    CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1176                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R18C6B    CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3071                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R18C6B    CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1178                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R18C6C    CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3074                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R18C6C    CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1180                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R18C6D    D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            2.172        22.074  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R19C5A    D1_TO_F1_DELAY       0.450        22.524  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.014  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R19C5B    B1_TO_F1_DELAY       0.450        25.464  1       
STATE_OUT/serial/n55                                      NET DELAY            3.669        29.133  1       
STATE_OUT.serial.i92_4_lut/B->STATE_OUT.serial.i92_4_lut/Z
                                          SLICE_R17C6B    A0_TO_F0_DELAY       0.450        29.583  31      
STATE_OUT/serial/n120                                     NET DELAY            3.629        33.212  31      
i370_2_lut/A->i370_2_lut/Z                SLICE_R19C4C    C1_TO_F1_DELAY       0.477        33.689  1       
STATE_OUT/serial/n489 ( DI1 )                             NET DELAY            0.000        33.689  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  58      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.689  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.622  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R18C3A)
Path End         : STATE_OUT/serial/j__i3/D  (SLICE_R19C3B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.1% (route), 41.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.648 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  58      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R18C3A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R18C3A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1152                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R18C3B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3035                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R18C3B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1154                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R18C3C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3038                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R18C3C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1156                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R18C3D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3041                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R18C3D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1158                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R18C4A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3044                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R18C4A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1160                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R18C4B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3047                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R18C4B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1162                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R18C4C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3050                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R18C4C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1164                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R18C4D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3053                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R18C4D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1166                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R18C5A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3056                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R18C5A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1168                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R18C5B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3059                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R18C5B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1170                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R18C5C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3062                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R18C5C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1172                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R18C5D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3065                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R18C5D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1174                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R18C6A    CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3068                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R18C6A    CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1176                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R18C6B    CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3071                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R18C6B    CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1178                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R18C6C    CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3074                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R18C6C    CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1180                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R18C6D    D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            2.172        22.074  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R19C5A    D1_TO_F1_DELAY       0.450        22.524  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.014  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R19C5B    B1_TO_F1_DELAY       0.450        25.464  1       
STATE_OUT/serial/n55                                      NET DELAY            3.669        29.133  1       
STATE_OUT.serial.i92_4_lut/B->STATE_OUT.serial.i92_4_lut/Z
                                          SLICE_R17C6B    A0_TO_F0_DELAY       0.450        29.583  31      
STATE_OUT/serial/n120                                     NET DELAY            3.603        33.186  31      
i374_2_lut/A->i374_2_lut/Z                SLICE_R19C3B    B1_TO_F1_DELAY       0.477        33.663  1       
STATE_OUT/serial/n493 ( DI1 )                             NET DELAY            0.000        33.663  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  58      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.663  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.648  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R18C3A)
Path End         : STATE_OUT/serial/j__i4/D  (SLICE_R19C3D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 58.0% (route), 42.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.701 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  58      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R18C3A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R18C3A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1152                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R18C3B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3035                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R18C3B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1154                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R18C3C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3038                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R18C3C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1156                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R18C3D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3041                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R18C3D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1158                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R18C4A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3044                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R18C4A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1160                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R18C4B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3047                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R18C4B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1162                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R18C4C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3050                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R18C4C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1164                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R18C4D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3053                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R18C4D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1166                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R18C5A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3056                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R18C5A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1168                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R18C5B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3059                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R18C5B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1170                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R18C5C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3062                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R18C5C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1172                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R18C5D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3065                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R18C5D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1174                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R18C6A    CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3068                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R18C6A    CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1176                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R18C6B    CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3071                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R18C6B    CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1178                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R18C6C    CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3074                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R18C6C    CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1180                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R18C6D    D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            2.172        22.074  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R19C5A    D1_TO_F1_DELAY       0.450        22.524  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.014  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R19C5B    B1_TO_F1_DELAY       0.450        25.464  1       
STATE_OUT/serial/n55                                      NET DELAY            3.669        29.133  1       
STATE_OUT.serial.i92_4_lut/B->STATE_OUT.serial.i92_4_lut/Z
                                          SLICE_R17C6B    A0_TO_F0_DELAY       0.450        29.583  31      
STATE_OUT/serial/n120                                     NET DELAY            3.550        33.133  31      
i373_2_lut/A->i373_2_lut/Z                SLICE_R19C3D    C0_TO_F0_DELAY       0.477        33.610  1       
STATE_OUT/serial/n492 ( DI0 )                             NET DELAY            0.000        33.610  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  58      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.610  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.701  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R18C3A)
Path End         : STATE_OUT/serial/j__i14/D  (SLICE_R19C4B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 57.7% (route), 42.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.887 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  58      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R18C3A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R18C3A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1152                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R18C3B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3035                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R18C3B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1154                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R18C3C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3038                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R18C3C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1156                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R18C3D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3041                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R18C3D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1158                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R18C4A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3044                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R18C4A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1160                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R18C4B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3047                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R18C4B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1162                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R18C4C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3050                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R18C4C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1164                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R18C4D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3053                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R18C4D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1166                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R18C5A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3056                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R18C5A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1168                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R18C5B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3059                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R18C5B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1170                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R18C5C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3062                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R18C5C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1172                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R18C5D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3065                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R18C5D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1174                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R18C6A    CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3068                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R18C6A    CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1176                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R18C6B    CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3071                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R18C6B    CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1178                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R18C6C    CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3074                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R18C6C    CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1180                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R18C6D    D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            2.172        22.074  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R19C5A    D1_TO_F1_DELAY       0.450        22.524  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.014  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R19C5B    B1_TO_F1_DELAY       0.450        25.464  1       
STATE_OUT/serial/n55                                      NET DELAY            3.669        29.133  1       
STATE_OUT.serial.i92_4_lut/B->STATE_OUT.serial.i92_4_lut/Z
                                          SLICE_R17C6B    A0_TO_F0_DELAY       0.450        29.583  31      
STATE_OUT/serial/n120                                     NET DELAY            3.364        32.947  31      
i363_2_lut/A->i363_2_lut/Z                SLICE_R19C4B    D0_TO_F0_DELAY       0.477        33.424  1       
STATE_OUT/serial/n482 ( DI0 )                             NET DELAY            0.000        33.424  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  58      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.424  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.887  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/j__i0/Q  (SLICE_R18C3A)
Path End         : STATE_OUT/serial/j__i5/D  (SLICE_R19C3D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 57.6% (route), 42.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.966 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  58      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      5.510         5.510  58      



STATE_OUT/serial/j__i0/CK->STATE_OUT/serial/j__i0/Q
                                          SLICE_R18C3A    CLK_TO_Q1_DELAY      1.391         6.901  2       
STATE_OUT/serial/j[0]                                     NET DELAY            2.079         8.980  2       
STATE_OUT/serial/add_6_add_5_1/B1->STATE_OUT/serial/add_6_add_5_1/CO1
                                          SLICE_R18C3A    B1_TO_COUT1_DELAY    0.358         9.338  2       
STATE_OUT/serial/n1152                                    NET DELAY            0.000         9.338  2       
STATE_OUT/serial/add_6_add_5_3/CI0->STATE_OUT/serial/add_6_add_5_3/CO0
                                          SLICE_R18C3B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
STATE_OUT/serial/n3035                                    NET DELAY            0.000         9.616  2       
STATE_OUT/serial/add_6_add_5_3/CI1->STATE_OUT/serial/add_6_add_5_3/CO1
                                          SLICE_R18C3B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
STATE_OUT/serial/n1154                                    NET DELAY            0.000         9.894  2       
STATE_OUT/serial/add_6_add_5_5/CI0->STATE_OUT/serial/add_6_add_5_5/CO0
                                          SLICE_R18C3C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
STATE_OUT/serial/n3038                                    NET DELAY            0.000        10.172  2       
STATE_OUT/serial/add_6_add_5_5/CI1->STATE_OUT/serial/add_6_add_5_5/CO1
                                          SLICE_R18C3C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
STATE_OUT/serial/n1156                                    NET DELAY            0.000        10.450  2       
STATE_OUT/serial/add_6_add_5_7/CI0->STATE_OUT/serial/add_6_add_5_7/CO0
                                          SLICE_R18C3D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
STATE_OUT/serial/n3041                                    NET DELAY            0.000        10.728  2       
STATE_OUT/serial/add_6_add_5_7/CI1->STATE_OUT/serial/add_6_add_5_7/CO1
                                          SLICE_R18C3D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
STATE_OUT/serial/n1158                                    NET DELAY            0.556        11.562  2       
STATE_OUT/serial/add_6_add_5_9/CI0->STATE_OUT/serial/add_6_add_5_9/CO0
                                          SLICE_R18C4A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
STATE_OUT/serial/n3044                                    NET DELAY            0.000        11.840  2       
STATE_OUT/serial/add_6_add_5_9/CI1->STATE_OUT/serial/add_6_add_5_9/CO1
                                          SLICE_R18C4A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
STATE_OUT/serial/n1160                                    NET DELAY            0.000        12.118  2       
STATE_OUT/serial/add_6_add_5_11/CI0->STATE_OUT/serial/add_6_add_5_11/CO0
                                          SLICE_R18C4B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
STATE_OUT/serial/n3047                                    NET DELAY            0.000        12.396  2       
STATE_OUT/serial/add_6_add_5_11/CI1->STATE_OUT/serial/add_6_add_5_11/CO1
                                          SLICE_R18C4B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
STATE_OUT/serial/n1162                                    NET DELAY            0.000        12.674  2       
STATE_OUT/serial/add_6_add_5_13/CI0->STATE_OUT/serial/add_6_add_5_13/CO0
                                          SLICE_R18C4C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
STATE_OUT/serial/n3050                                    NET DELAY            0.000        12.952  2       
STATE_OUT/serial/add_6_add_5_13/CI1->STATE_OUT/serial/add_6_add_5_13/CO1
                                          SLICE_R18C4C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
STATE_OUT/serial/n1164                                    NET DELAY            0.000        13.230  2       
STATE_OUT/serial/add_6_add_5_15/CI0->STATE_OUT/serial/add_6_add_5_15/CO0
                                          SLICE_R18C4D    CIN0_TO_COUT0_DELAY  0.278        13.508  2       
STATE_OUT/serial/n3053                                    NET DELAY            0.000        13.508  2       
STATE_OUT/serial/add_6_add_5_15/CI1->STATE_OUT/serial/add_6_add_5_15/CO1
                                          SLICE_R18C4D    CIN1_TO_COUT1_DELAY  0.278        13.786  2       
STATE_OUT/serial/n1166                                    NET DELAY            0.556        14.342  2       
STATE_OUT/serial/add_6_add_5_17/CI0->STATE_OUT/serial/add_6_add_5_17/CO0
                                          SLICE_R18C5A    CIN0_TO_COUT0_DELAY  0.278        14.620  2       
STATE_OUT/serial/n3056                                    NET DELAY            0.000        14.620  2       
STATE_OUT/serial/add_6_add_5_17/CI1->STATE_OUT/serial/add_6_add_5_17/CO1
                                          SLICE_R18C5A    CIN1_TO_COUT1_DELAY  0.278        14.898  2       
STATE_OUT/serial/n1168                                    NET DELAY            0.000        14.898  2       
STATE_OUT/serial/add_6_add_5_19/CI0->STATE_OUT/serial/add_6_add_5_19/CO0
                                          SLICE_R18C5B    CIN0_TO_COUT0_DELAY  0.278        15.176  2       
STATE_OUT/serial/n3059                                    NET DELAY            0.000        15.176  2       
STATE_OUT/serial/add_6_add_5_19/CI1->STATE_OUT/serial/add_6_add_5_19/CO1
                                          SLICE_R18C5B    CIN1_TO_COUT1_DELAY  0.278        15.454  2       
STATE_OUT/serial/n1170                                    NET DELAY            0.000        15.454  2       
STATE_OUT/serial/add_6_add_5_21/CI0->STATE_OUT/serial/add_6_add_5_21/CO0
                                          SLICE_R18C5C    CIN0_TO_COUT0_DELAY  0.278        15.732  2       
STATE_OUT/serial/n3062                                    NET DELAY            0.000        15.732  2       
STATE_OUT/serial/add_6_add_5_21/CI1->STATE_OUT/serial/add_6_add_5_21/CO1
                                          SLICE_R18C5C    CIN1_TO_COUT1_DELAY  0.278        16.010  2       
STATE_OUT/serial/n1172                                    NET DELAY            0.000        16.010  2       
STATE_OUT/serial/add_6_add_5_23/CI0->STATE_OUT/serial/add_6_add_5_23/CO0
                                          SLICE_R18C5D    CIN0_TO_COUT0_DELAY  0.278        16.288  2       
STATE_OUT/serial/n3065                                    NET DELAY            0.000        16.288  2       
STATE_OUT/serial/add_6_add_5_23/CI1->STATE_OUT/serial/add_6_add_5_23/CO1
                                          SLICE_R18C5D    CIN1_TO_COUT1_DELAY  0.278        16.566  2       
STATE_OUT/serial/n1174                                    NET DELAY            0.556        17.122  2       
STATE_OUT/serial/add_6_add_5_25/CI0->STATE_OUT/serial/add_6_add_5_25/CO0
                                          SLICE_R18C6A    CIN0_TO_COUT0_DELAY  0.278        17.400  2       
STATE_OUT/serial/n3068                                    NET DELAY            0.000        17.400  2       
STATE_OUT/serial/add_6_add_5_25/CI1->STATE_OUT/serial/add_6_add_5_25/CO1
                                          SLICE_R18C6A    CIN1_TO_COUT1_DELAY  0.278        17.678  2       
STATE_OUT/serial/n1176                                    NET DELAY            0.000        17.678  2       
STATE_OUT/serial/add_6_add_5_27/CI0->STATE_OUT/serial/add_6_add_5_27/CO0
                                          SLICE_R18C6B    CIN0_TO_COUT0_DELAY  0.278        17.956  2       
STATE_OUT/serial/n3071                                    NET DELAY            0.000        17.956  2       
STATE_OUT/serial/add_6_add_5_27/CI1->STATE_OUT/serial/add_6_add_5_27/CO1
                                          SLICE_R18C6B    CIN1_TO_COUT1_DELAY  0.278        18.234  2       
STATE_OUT/serial/n1178                                    NET DELAY            0.000        18.234  2       
STATE_OUT/serial/add_6_add_5_29/CI0->STATE_OUT/serial/add_6_add_5_29/CO0
                                          SLICE_R18C6C    CIN0_TO_COUT0_DELAY  0.278        18.512  2       
STATE_OUT/serial/n3074                                    NET DELAY            0.000        18.512  2       
STATE_OUT/serial/add_6_add_5_29/CI1->STATE_OUT/serial/add_6_add_5_29/CO1
                                          SLICE_R18C6C    CIN1_TO_COUT1_DELAY  0.278        18.790  2       
STATE_OUT/serial/n1180                                    NET DELAY            0.662        19.452  2       
STATE_OUT/serial/add_6_add_5_31/D0->STATE_OUT/serial/add_6_add_5_31/S0
                                          SLICE_R18C6D    D0_TO_F0_DELAY       0.450        19.902  2       
STATE_OUT/serial/n137                                     NET DELAY            2.172        22.074  2       
STATE_OUT/serial/i23_4_lut/A->STATE_OUT/serial/i23_4_lut/Z
                                          SLICE_R19C5A    D1_TO_F1_DELAY       0.450        22.524  1       
STATE_OUT/serial/n52                                      NET DELAY            2.490        25.014  1       
STATE_OUT/serial/i26_4_lut/B->STATE_OUT/serial/i26_4_lut/Z
                                          SLICE_R19C5B    B1_TO_F1_DELAY       0.450        25.464  1       
STATE_OUT/serial/n55                                      NET DELAY            3.669        29.133  1       
STATE_OUT.serial.i92_4_lut/B->STATE_OUT.serial.i92_4_lut/Z
                                          SLICE_R17C6B    A0_TO_F0_DELAY       0.450        29.583  31      
STATE_OUT/serial/n120                                     NET DELAY            3.285        32.868  31      
i372_2_lut/A->i372_2_lut/Z                SLICE_R19C3D    D1_TO_F1_DELAY       0.477        33.345  1       
STATE_OUT/serial/n491 ( DI1 )                             NET DELAY            0.000        33.345  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  58      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      5.510    100005.510  58      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -33.345  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99971.966  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/temp_data_out_i0_i2/Q  (SLICE_R14C15B)
Path End         : STATE_OUT/serial/temp_data_out_i0_i2/D  (SLICE_R14C15B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      



STATE_OUT/serial/temp_data_out_i0_i2/CK->STATE_OUT/serial/temp_data_out_i0_i2/Q
                                          SLICE_R14C15B   CLK_TO_Q1_DELAY  0.768         3.809  2       
STATE_OUT/serial/temp_data_out[2]                         NET DELAY        0.702         4.511  2       
i448_4_lut/A->i448_4_lut/Z                SLICE_R14C15B   D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/serial/n567 ( DI1 )                             NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i26/Q  (SLICE_R15C13D)
Path End         : STATE_OUT/j__i26/D  (SLICE_R15C13D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      



STATE_OUT/j__i26/CK->STATE_OUT/j__i26/Q   SLICE_R15C13D   CLK_TO_Q0_DELAY  0.768         3.809  2       
STATE_OUT/j[26]                                           NET DELAY        0.702         4.511  2       
i416_4_lut_4_lut/C->i416_4_lut_4_lut/Z    SLICE_R15C13D   D0_TO_F0_DELAY   0.249         4.760  1       
STATE_OUT/n535 ( DI0 )                                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_108__i0/Q  (SLICE_R13C7D)
Path End         : STATE_OUT/cont_108__i2/D  (SLICE_R13C7A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      3.041         3.041  59      



STATE_OUT/cont_108__i0/CK->STATE_OUT/cont_108__i0/Q
                                          SLICE_R13C7D    CLK_TO_Q0_DELAY  0.768         3.809  5       
STATE_OUT/cont[0]                                         NET DELAY        0.702         4.511  5       
STATE_OUT/i959_2_lut_3_lut/B->STATE_OUT/i959_2_lut_3_lut/Z
                                          SLICE_R13C7A    D0_TO_F0_DELAY   0.249         4.760  1       
STATE_OUT/n21[2] ( DI0 )                                  NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_108__i3/Q  (SLICE_R13C7A)
Path End         : STATE_OUT/cont_108__i3/D  (SLICE_R13C7A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      



STATE_OUT/cont_108__i3/CK->STATE_OUT/cont_108__i3/Q
                                          SLICE_R13C7A    CLK_TO_Q1_DELAY  0.768         3.809  2       
STATE_OUT/cont[3]                                         NET DELAY        0.702         4.511  2       
STATE_OUT/i966_3_lut_4_lut/D->STATE_OUT/i966_3_lut_4_lut/Z
                                          SLICE_R13C7A    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n21[3] ( DI1 )                                  NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i15/Q  (SLICE_R13C11C)
Path End         : STATE_OUT/j__i15/D  (SLICE_R13C11C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      



STATE_OUT/j__i15/CK->STATE_OUT/j__i15/Q   SLICE_R13C11C   CLK_TO_Q1_DELAY  0.768         3.809  2       
STATE_OUT/j[15]                                           NET DELAY        0.702         4.511  2       
i394_4_lut_4_lut/C->i394_4_lut_4_lut/Z    SLICE_R13C11C   D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n513 ( DI1 )                                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_108__i1/Q  (SLICE_R13C7D)
Path End         : STATE_OUT/cont_108__i1/D  (SLICE_R13C7D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      



STATE_OUT/cont_108__i1/CK->STATE_OUT/cont_108__i1/Q
                                          SLICE_R13C7D    CLK_TO_Q1_DELAY  0.768         3.809  4       
STATE_OUT/cont[1]                                         NET DELAY        0.702         4.511  4       
STATE_OUT/i952_2_lut/A->STATE_OUT/i952_2_lut/Z
                                          SLICE_R13C7D    D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n21[1] ( DI1 )                                  NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/j__i31/Q  (SLICE_R15C14A)
Path End         : STATE_OUT/j__i31/D  (SLICE_R15C14A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      



STATE_OUT/j__i31/CK->STATE_OUT/j__i31/Q   SLICE_R15C14A   CLK_TO_Q1_DELAY  0.768         3.809  2       
STATE_OUT/j[31]                                           NET DELAY        0.702         4.511  2       
i426_4_lut_4_lut/C->i426_4_lut_4_lut/Z    SLICE_R15C14A   D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n545 ( DI1 )                                    NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PREV_KEY_i0_i0/Q  (SLICE_R14C28A)
Path End         : PREV_KEY_i0_i0/D  (SLICE_R14C28A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      



PREV_KEY_i0_i0/CK->PREV_KEY_i0_i0/Q       SLICE_R14C28A   CLK_TO_Q1_DELAY  0.768         3.809  2       
PREV_KEY[0]                                               NET DELAY        0.702         4.511  2       
i330_4_lut/A->i330_4_lut/Z                SLICE_R14C28A   D1_TO_F1_DELAY   0.249         4.760  1       
n449 ( DI1 )                                              NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (SLICE_R12C4A)
Path End         : mainTimer/clkCont_i0/D  (SLICE_R12C4D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      3.041         3.041  59      



mainTimer/state/CK->mainTimer/state/Q     SLICE_R12C4A    CLK_TO_Q1_DELAY  0.768         3.809  25      
mainTimer/timeout_c                                       NET DELAY        0.870         4.679  25      
mainTimer/i603_2_lut/B->mainTimer/i603_2_lut/Z
                                          SLICE_R12C4D    C1_TO_F1_DELAY   0.249         4.928  1       
mainTimer/clkCont_17__N_21[0] ( DI1 )                     NET DELAY        0.000         4.928  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.928  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.887  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (SLICE_R12C4A)
Path End         : mainTimer/clkCont_i4/D  (SLICE_R12C4B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c                                 NET DELAY      3.041         3.041  59      



mainTimer/state/CK->mainTimer/state/Q     SLICE_R12C4A    CLK_TO_Q1_DELAY  0.768         3.809  25      
mainTimer/timeout_c                                       NET DELAY        0.870         4.679  25      
mainTimer/i611_2_lut/B->mainTimer/i611_2_lut/Z
                                          SLICE_R12C4B    C1_TO_F1_DELAY   0.249         4.928  1       
mainTimer/clkCont_17__N_21[4] ( DI1 )                     NET DELAY        0.000         4.928  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  59      
STATE_OUT/serial/SERCLK_OUT_c ( CLK )                         NET DELAY      3.041         3.041  59      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.928  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.887  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

