# compile vhdl design source files
vhdl xil_defaultlib  \
"toplevel_tb_behaviour_cfg_func_synth.vhd" \
"../../../../../Prozessor_V1.srcs/sources_1/new/toplevel_tb.vhd" \

# Do not sort compile order
nosort
