git clone --depth 1 --no-tags https://github.com/dsanchezlo/DivisorVerilogF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362689733
git clone --depth 1 --no-tags https://github.com/Haggs3/SDUP_InvSqrt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360295072
git clone --depth 1 --no-tags https://github.com/lixunwei/self-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360975925
git clone --depth 1 --no-tags https://github.com/tetoblivion/one_trick_three_cpus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360984495
git clone --depth 1 --no-tags https://github.com/prapty/CS-250B-Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360997430
git clone --depth 1 --no-tags https://github.com/Sash-github-account/sci_acc_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362237103
git clone --depth 1 --no-tags https://github.com/vshrotriya/Sorting_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355887544
git clone --depth 1 --no-tags https://github.com/dsanchezlo/4th-Lab.-Digital-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356393453
git clone --depth 1 --no-tags https://github.com/sagnik-r/Computer-Organization-Laboratory-CS39001.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359866070
git clone --depth 1 --no-tags https://github.com/va7deo/demo68k.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359225242
git clone --depth 1 --no-tags https://github.com/electrophile27/router1x3protocal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359706156
git clone --depth 1 --no-tags https://github.com/ICGNYN/MIPSverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359756544
git clone --depth 1 --no-tags https://github.com/khyamling/traceNoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353692527
git clone --depth 1 --no-tags https://github.com/rykovv/custom_router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356203181
git clone --depth 1 --no-tags https://github.com/julioCROS/Simple-processor-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358318547
git clone --depth 1 --no-tags https://github.com/VTorres09/VerilogProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358445517
git clone --depth 1 --no-tags https://github.com/gilmonroy/sist1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358474736
git clone --depth 1 --no-tags https://github.com/Saunsem/ECE483Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355406704
git clone --depth 1 --no-tags https://github.com/yangyangguy/VerilogBasic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356765265
git clone --depth 1 --no-tags https://github.com/gauripuranik/4-1-Mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357110500
git clone --depth 1 --no-tags https://github.com/Soham-Das-2021/Tournament_Branch_Predictor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361639905
git clone --depth 1 --no-tags https://github.com/Soham-Das-2021/Level-1_2-bit_Branch_Predictor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361637859
git clone --depth 1 --no-tags https://github.com/kornalewski9715/Slot-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355012330
git clone --depth 1 --no-tags https://github.com/calin-juganaru/smp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354892899
git clone --depth 1 --no-tags https://github.com/BelfortXP/Radix-4_Booth_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355069181
git clone --depth 1 --no-tags https://github.com/williamtien23/HDL-Carry_Select_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364084658
git clone --depth 1 --no-tags https://github.com/mfkiwl/Spinal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363718241
git clone --depth 1 --no-tags https://github.com/caerus-timing/CANTimingAnalysis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364057178
git clone --depth 1 --no-tags https://github.com/kotyadamohini/complex_vector_multiplier_using_2_obc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363583707
git clone --depth 1 --no-tags https://github.com/kotyadamohini/complex_number_multiplier_with_2_DA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363576698
git clone --depth 1 --no-tags https://github.com/outlandkarasu-sandbox/verilog-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363528195
git clone --depth 1 --no-tags https://github.com/ajithkreddy/MDCLCG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363885513
git clone --depth 1 --no-tags https://github.com/Sachinsolozzo/MSI-Cache-Coherence-Project-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358626900
git clone --depth 1 --no-tags https://github.com/AistoBasBistoC/446-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358424239
git clone --depth 1 --no-tags https://github.com/ntwbvdbl-oe/BattleField.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358540739
git clone --depth 1 --no-tags https://github.com/KiosWong/MMWaveSignalProcess.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358780678
git clone --depth 1 --no-tags https://github.com/Kratlis/FunctionalCircuitry_lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358245060
git clone --depth 1 --no-tags https://github.com/joggyGeorge/FDE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356331216
git clone --depth 1 --no-tags https://github.com/FJAM1309/practice-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357774364
git clone --depth 1 --no-tags https://github.com/FJAM1309/practice-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357774423
git clone --depth 1 --no-tags https://github.com/FJAM1309/practice-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357774717
git clone --depth 1 --no-tags https://github.com/BlandoL/small_v_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357411234
git clone --depth 1 --no-tags https://github.com/ysh86/VerilogTrial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359745539
git clone --depth 1 --no-tags https://github.com/RAPcores/fpga-hal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360359923
git clone --depth 1 --no-tags https://github.com/hujy23/VerilogFileIO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360429043
git clone --depth 1 --no-tags https://github.com/pilarluiz/SINdoku.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355381794
git clone --depth 1 --no-tags https://github.com/dandeto/verilog-whack-a-mole.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355423508
git clone --depth 1 --no-tags https://github.com/russellfriesenhahn/stc0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361022714
git clone --depth 1 --no-tags https://github.com/Smritithakur921/FullAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362517081
git clone --depth 1 --no-tags https://github.com/kkldream/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362535812
git clone --depth 1 --no-tags https://github.com/andres091096/FPGA_FiniteDifference.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361832935
git clone --depth 1 --no-tags https://github.com/Jason-Du/Dic_HW3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361965627
git clone --depth 1 --no-tags https://github.com/lplp9312/ee6470_hw5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361510738
git clone --depth 1 --no-tags https://github.com/JFONLI/logic-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362228799
git clone --depth 1 --no-tags https://github.com/jiotich/tp02-isl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362287688
git clone --depth 1 --no-tags https://github.com/zbreit/UART-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363744251
git clone --depth 1 --no-tags https://github.com/tnb918/Digital-Frequency-Meter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363452465
git clone --depth 1 --no-tags https://github.com/Mikksu/fpag-ft232h-max10-245-fifo-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354866227
git clone --depth 1 --no-tags https://github.com/WilliamDYW/SimplifiedALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355975802
git clone --depth 1 --no-tags https://github.com/skuro96/FPGA_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363971546
git clone --depth 1 --no-tags https://github.com/Craftgy/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359031037
git clone --depth 1 --no-tags https://github.com/mabrains/i2c_updated.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358224671
git clone --depth 1 --no-tags https://github.com/jeffersonlint/EE460MLab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358403730
git clone --depth 1 --no-tags https://github.com/JCME89/SD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358469229
git clone --depth 1 --no-tags https://github.com/plageon/pipeline_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357578960
git clone --depth 1 --no-tags https://github.com/Annihilator3180/CECS-341-Computer-Architect-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357357936
git clone --depth 1 --no-tags https://github.com/monideepbora/cv32e40p_seda.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357471949
git clone --depth 1 --no-tags https://github.com/Ambika14-3/FIR-Low-Pass-Filter-using-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359234415
git clone --depth 1 --no-tags https://github.com/SadequrRahman/risc_v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359574728
git clone --depth 1 --no-tags https://github.com/rishabhpar/316_lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361806695
git clone --depth 1 --no-tags https://github.com/DimitriMD/Proyecto-final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361048438
git clone --depth 1 --no-tags https://github.com/AccLoo0311/hdlbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362761019
git clone --depth 1 --no-tags https://github.com/AJahueyM/LabDigitales10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362944772
git clone --depth 1 --no-tags https://github.com/kmkim036/Baseball-Electronic-Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354010912
git clone --depth 1 --no-tags https://github.com/ASIC-Design/FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358510214
git clone --depth 1 --no-tags https://github.com/MyeongSeop/Digital_Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356295825
git clone --depth 1 --no-tags https://github.com/NSEE/SimuCam_AutoTest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355625057
git clone --depth 1 --no-tags https://github.com/jmziprick/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356704246
git clone --depth 1 --no-tags https://github.com/JoshLaney/HighRadixMSDF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357634188
git clone --depth 1 --no-tags https://github.com/tmontanaUNAL/lab02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359605980
git clone --depth 1 --no-tags https://github.com/rodrigo-zamora/Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359975720
git clone --depth 1 --no-tags https://github.com/Zzz-Syyy/cpu_89.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360432914
git clone --depth 1 --no-tags https://github.com/elmu6301/video_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361239689
git clone --depth 1 --no-tags https://github.com/dsanchezlo/DivisorVerilogF2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362689281
git clone --depth 1 --no-tags https://github.com/shubhi704/RAM-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362432917
git clone --depth 1 --no-tags https://github.com/n1c0201/epic-heat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353629761
git clone --depth 1 --no-tags https://github.com/shadowlamer/fpga_sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355608725
git clone --depth 1 --no-tags https://github.com/Imani-ES/Simple_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354631895
git clone --depth 1 --no-tags https://github.com/batusekerci/IntersectionControllerVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355251643
git clone --depth 1 --no-tags https://github.com/pragya919/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355098067
git clone --depth 1 --no-tags https://github.com/Sebastianzvla/Frecuenciometro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358448909
git clone --depth 1 --no-tags https://github.com/soahnk/MIPS-CPU-ASSY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358641395
git clone --depth 1 --no-tags https://github.com/varun-kr/traffic_light_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358198525
git clone --depth 1 --no-tags https://github.com/nicolasdecapite1/temperature.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357315464
git clone --depth 1 --no-tags https://github.com/SreenivasDheeraj/Verilog-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353444012
