;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 700, 600
	SUB @121, 106
	SPL 700, 600
	DJN -1, @-20
	SUB 0, 0
	SUB 12, @10
	SLT @1, @2
	JMZ 1, <2
	SUB @1, @2
	SPL 271, 10
	DJN <-30, 9
	SPL 0, <753
	ADD 271, 60
	DJN -1, @-20
	SLT 12, @10
	SUB #72, @201
	ADD 30, 9
	DJN -1, @-20
	SUB #-30, 9
	SUB #72, @201
	SPL 0, <753
	SUB -207, <-126
	ADD 271, 64
	JMZ 1, <2
	SUB 0, 0
	JMZ 1, <2
	MOV #72, @221
	JMZ 1, <2
	MOV @-127, 100
	MOV @-127, 100
	ADD 271, 60
	SUB @127, 106
	ADD 271, 64
	ADD 271, 64
	SUB @1, @2
	SUB @127, @106
	SUB @1, @2
	SPL -710, -600
	SUB -207, <-126
	SPL 0, <2
	SUB 270, 60
	DJN <-30, 9
	CMP -207, <-126
	CMP -207, <-126
	CMP -207, <-126
