#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Jan 29 05:03:02 2022
# Process ID: 20256
# Current directory: G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver
# Command line: vivado.exe -log urllc_fifo_receiver_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source urllc_fifo_receiver_wrapper.tcl
# Log file: G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/urllc_fifo_receiver_wrapper.vds
# Journal file: G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver\vivado.jou
#-----------------------------------------------------------
source urllc_fifo_receiver_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1258.656 ; gain = 0.000
WARNING: [Vivado 12-8448] Reference module source file g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/sources_1/bd/urllc_fifo_core/urllc_fifo_core.bd referred in sub-design urllc_fifo_receiver is not added in project.
Command: synth_design -top urllc_fifo_receiver_wrapper -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22348
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1258.656 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_receiver_wrapper' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/hdl/urllc_fifo_receiver_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_receiver' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/synth/urllc_fifo_receiver.v:13]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:1893]
INFO: [Synth 8-6157] synthesizing module 'adc_imp_96FI3C' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_DDCWrapper_0_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_DDCWrapper_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_DDCWrapper_0_0' (1#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_DDCWrapper_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'io_out_update' of module 'urllc_fifo_core_inst_1_DDCWrapper_0_0' is unconnected for instance 'DDCWrapper_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:111]
WARNING: [Synth 8-7071] port 'io_out_readData' of module 'urllc_fifo_core_inst_1_DDCWrapper_0_0' is unconnected for instance 'DDCWrapper_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:111]
WARNING: [Synth 8-7071] port 'io_out_ave' of module 'urllc_fifo_core_inst_1_DDCWrapper_0_0' is unconnected for instance 'DDCWrapper_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:111]
WARNING: [Synth 8-7023] instance 'DDCWrapper_0' of module 'urllc_fifo_core_inst_1_DDCWrapper_0_0' has 8 connections declared, but only 5 given [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:111]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_adc_0_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_adc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_adc_0_0' (2#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_adc_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_count_trigger_0_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_count_trigger_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_count_trigger_0_0' (3#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_count_trigger_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_fifo_read_to_axis_0_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_fifo_read_to_axis_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_fifo_read_to_axis_0_0' (4#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_fifo_read_to_axis_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_mux_reciever_in_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_mux_reciever_in_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_mux_reciever_in_0' (5#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_mux_reciever_in_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_xlconcat_0_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlconcat_0_0/synth/urllc_fifo_core_inst_1_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (6#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_xlconcat_0_0' (7#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlconcat_0_0/synth/urllc_fifo_core_inst_1_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_xlconstant_0_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlconstant_0_0/synth/urllc_fifo_core_inst_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (8#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_xlconstant_0_0' (9#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlconstant_0_0/synth/urllc_fifo_core_inst_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'adc_imp_96FI3C' (10#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'core_imp_1RUC01K' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:156]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_axi_dma_0_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_axi_dma_0_0' (11#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'urllc_fifo_core_inst_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:574]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'urllc_fifo_core_inst_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:574]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'urllc_fifo_core_inst_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:574]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'urllc_fifo_core_inst_1_axi_dma_0_0' has 64 connections declared, but only 61 given [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:574]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_axi_smc_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_axi_smc_0' (12#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_clk_dynamic_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_clk_dynamic_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_clk_dynamic_0' (13#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_clk_dynamic_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_clk_static_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_clk_static_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_clk_static_0' (14#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_clk_static_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_fifo_adc_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_fifo_adc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_fifo_adc_0' (15#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_fifo_adc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'full' of module 'urllc_fifo_core_inst_1_fifo_adc_0' is unconnected for instance 'fifo_adc' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:750]
WARNING: [Synth 8-7071] port 'almost_full' of module 'urllc_fifo_core_inst_1_fifo_adc_0' is unconnected for instance 'fifo_adc' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:750]
WARNING: [Synth 8-7023] instance 'fifo_adc' of module 'urllc_fifo_core_inst_1_fifo_adc_0' has 11 connections declared, but only 9 given [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:750]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_fifo_dac_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_fifo_dac_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_fifo_dac_0' (16#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_fifo_dac_0_stub.v:6]
WARNING: [Synth 8-7071] port 'empty' of module 'urllc_fifo_core_inst_1_fifo_dac_0' is unconnected for instance 'fifo_dac' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:760]
WARNING: [Synth 8-7071] port 'almost_empty' of module 'urllc_fifo_core_inst_1_fifo_dac_0' is unconnected for instance 'fifo_dac' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:760]
WARNING: [Synth 8-7071] port 'data_count' of module 'urllc_fifo_core_inst_1_fifo_dac_0' is unconnected for instance 'fifo_dac' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:760]
WARNING: [Synth 8-7023] instance 'fifo_dac' of module 'urllc_fifo_core_inst_1_fifo_dac_0' has 11 connections declared, but only 8 given [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:760]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:769]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_ila_0_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_ila_0_0' (17#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_processing_system7_0_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_processing_system7_0_0' (18#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ENET0_MDIO_MDC' of module 'urllc_fifo_core_inst_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:779]
WARNING: [Synth 8-7071] port 'ENET0_MDIO_O' of module 'urllc_fifo_core_inst_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:779]
WARNING: [Synth 8-7071] port 'ENET0_MDIO_T' of module 'urllc_fifo_core_inst_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:779]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_BID' of module 'urllc_fifo_core_inst_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:779]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RID' of module 'urllc_fifo_core_inst_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:779]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'urllc_fifo_core_inst_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:779]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'urllc_fifo_core_inst_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:779]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'urllc_fifo_core_inst_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:779]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'urllc_fifo_core_inst_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:779]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_BID' of module 'urllc_fifo_core_inst_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:779]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RID' of module 'urllc_fifo_core_inst_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:779]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RCOUNT' of module 'urllc_fifo_core_inst_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:779]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WCOUNT' of module 'urllc_fifo_core_inst_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:779]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_RACOUNT' of module 'urllc_fifo_core_inst_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:779]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_WACOUNT' of module 'urllc_fifo_core_inst_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:779]
WARNING: [Synth 8-7071] port 'FCLK_CLK0' of module 'urllc_fifo_core_inst_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:779]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'urllc_fifo_core_inst_1_processing_system7_0_0' has 157 connections declared, but only 141 given [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:779]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_ps7_0_axi_periph_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:2209]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1L7CVVD' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:1330]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1L7CVVD' (19#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:1330]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_HQP1PV' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:1462]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_HQP1PV' (20#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:1462]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1LP5UPR' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:1587]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_auto_pc_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_auto_pc_0' (21#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1LP5UPR' (22#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:1587]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_xbar_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_xbar_0' (23#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_wstrb' does not match port width (8) of module 'urllc_fifo_core_inst_1_xbar_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:2724]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'urllc_fifo_core_inst_1_xbar_0' is unconnected for instance 'xbar' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:2706]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'urllc_fifo_core_inst_1_xbar_0' is unconnected for instance 'xbar' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:2706]
WARNING: [Synth 8-7023] instance 'xbar' of module 'urllc_fifo_core_inst_1_xbar_0' has 40 connections declared, but only 38 given [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:2706]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_ps7_0_axi_periph_0' (24#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:2209]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_reset_dynamic_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_reset_dynamic_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_reset_dynamic_0' (25#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_reset_dynamic_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'urllc_fifo_core_inst_1_reset_dynamic_0' is unconnected for instance 'reset_dynamic' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:1001]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'urllc_fifo_core_inst_1_reset_dynamic_0' is unconnected for instance 'reset_dynamic' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:1001]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'urllc_fifo_core_inst_1_reset_dynamic_0' is unconnected for instance 'reset_dynamic' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:1001]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'urllc_fifo_core_inst_1_reset_dynamic_0' is unconnected for instance 'reset_dynamic' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:1001]
WARNING: [Synth 8-7023] instance 'reset_dynamic' of module 'urllc_fifo_core_inst_1_reset_dynamic_0' has 10 connections declared, but only 6 given [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:1001]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_reset_static_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_reset_static_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_reset_static_0' (26#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_reset_static_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'urllc_fifo_core_inst_1_reset_static_0' is unconnected for instance 'reset_static' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:1008]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'urllc_fifo_core_inst_1_reset_static_0' is unconnected for instance 'reset_static' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:1008]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'urllc_fifo_core_inst_1_reset_static_0' is unconnected for instance 'reset_static' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:1008]
WARNING: [Synth 8-7023] instance 'reset_static' of module 'urllc_fifo_core_inst_1_reset_static_0' has 10 connections declared, but only 7 given [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:1008]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_xlconcat_irq_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlconcat_irq_0/synth/urllc_fifo_core_inst_1_xlconcat_irq_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' (26#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_xlconcat_irq_0' (27#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlconcat_irq_0/synth/urllc_fifo_core_inst_1_xlconcat_irq_0.v:60]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'reset_static'. This will prevent further optimization [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:1008]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ps7_0_axi_periph'. This will prevent further optimization [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:921]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:769]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_smc'. This will prevent further optimization [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:636]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_dma_0'. This will prevent further optimization [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:574]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'clk_dynamic'. This will prevent further optimization [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:738]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'reset_dynamic'. This will prevent further optimization [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:1001]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'clk_static'. This will prevent further optimization [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:746]
INFO: [Synth 8-6155] done synthesizing module 'core_imp_1RUC01K' (28#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:156]
INFO: [Synth 8-6157] synthesizing module 'dac_imp_15WD2OL' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:1023]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_DUCWrapper_0_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_DUCWrapper_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_DUCWrapper_0_0' (29#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_DUCWrapper_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'io_out_sync' of module 'urllc_fifo_core_inst_1_DUCWrapper_0_0' is unconnected for instance 'DUCWrapper_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:1099]
WARNING: [Synth 8-7023] instance 'DUCWrapper_0' of module 'urllc_fifo_core_inst_1_DUCWrapper_0_0' has 6 connections declared, but only 5 given [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:1099]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_axis_write_to_fifo_0_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_axis_write_to_fifo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_axis_write_to_fifo_0_0' (30#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_axis_write_to_fifo_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_dac_0_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_dac_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_dac_0_0' (31#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_dac_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_mux_reciever_out_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_mux_reciever_out_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_mux_reciever_out_0' (32#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_mux_reciever_out_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_xlslice_sender_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlslice_sender_0/synth/urllc_fifo_core_inst_1_xlslice_sender_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (33#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_xlslice_sender_0' (34#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlslice_sender_0/synth/urllc_fifo_core_inst_1_xlslice_sender_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'dac_imp_15WD2OL' (35#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:1023]
INFO: [Synth 8-6157] synthesizing module 'debug_ctrl_imp_OB32HL' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:1134]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_axi_gpio_0_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_axi_gpio_0_0' (36#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_xlslice_adc_0_7_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlslice_adc_0_7_0/synth/urllc_fifo_core_inst_1_xlslice_adc_0_7_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (36#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_xlslice_adc_0_7_0' (37#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlslice_adc_0_7_0/synth/urllc_fifo_core_inst_1_xlslice_adc_0_7_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_xlslice_clk_psclk_3_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlslice_clk_psclk_3_0/synth/urllc_fifo_core_inst_1_xlslice_clk_psclk_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (37#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_xlslice_clk_psclk_3_0' (38#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlslice_clk_psclk_3_0/synth/urllc_fifo_core_inst_1_xlslice_clk_psclk_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_xlslice_clk_psen_4_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlslice_clk_psen_4_0/synth/urllc_fifo_core_inst_1_xlslice_clk_psen_4_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' (38#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_xlslice_clk_psen_4_0' (39#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlslice_clk_psen_4_0/synth/urllc_fifo_core_inst_1_xlslice_clk_psen_4_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_xlslice_clk_psincdec_5_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlslice_clk_psincdec_5_0/synth/urllc_fifo_core_inst_1_xlslice_clk_psincdec_5_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' (39#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_xlslice_clk_psincdec_5_0' (40#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlslice_clk_psincdec_5_0/synth/urllc_fifo_core_inst_1_xlslice_clk_psincdec_5_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_xlslice_count_trigger_clear_0_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlslice_count_trigger_clear_0_0/synth/urllc_fifo_core_inst_1_xlslice_count_trigger_clear_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' (40#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_xlslice_count_trigger_clear_0_0' (41#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlslice_count_trigger_clear_0_0/synth/urllc_fifo_core_inst_1_xlslice_count_trigger_clear_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_xlslice_counter_trigger_16_31_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlslice_counter_trigger_16_31_0/synth/urllc_fifo_core_inst_1_xlslice_counter_trigger_16_31_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' (41#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_xlslice_counter_trigger_16_31_0' (42#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlslice_counter_trigger_16_31_0/synth/urllc_fifo_core_inst_1_xlslice_counter_trigger_16_31_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_xlslice_dac_8_15_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlslice_dac_8_15_0/synth/urllc_fifo_core_inst_1_xlslice_dac_8_15_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized6' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized6' (42#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_xlslice_dac_8_15_0' (43#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlslice_dac_8_15_0/synth/urllc_fifo_core_inst_1_xlslice_dac_8_15_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_xlslice_ddc_sync_8_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlslice_ddc_sync_8_0/synth/urllc_fifo_core_inst_1_xlslice_ddc_sync_8_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized7' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized7' (43#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_xlslice_ddc_sync_8_0' (44#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlslice_ddc_sync_8_0/synth/urllc_fifo_core_inst_1_xlslice_ddc_sync_8_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_xlslice_duc_sync_6_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlslice_duc_sync_6_0/synth/urllc_fifo_core_inst_1_xlslice_duc_sync_6_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized8' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized8' (44#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_xlslice_duc_sync_6_0' (45#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlslice_duc_sync_6_0/synth/urllc_fifo_core_inst_1_xlslice_duc_sync_6_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_xlslice_fifo_read_start_2_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlslice_fifo_read_start_2_0/synth/urllc_fifo_core_inst_1_xlslice_fifo_read_start_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized9' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized9' (45#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_xlslice_fifo_read_start_2_0' (46#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlslice_fifo_read_start_2_0/synth/urllc_fifo_core_inst_1_xlslice_fifo_read_start_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_xlslice_fifo_write_start_1_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlslice_fifo_write_start_1_0/synth/urllc_fifo_core_inst_1_xlslice_fifo_write_start_1_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_xlslice_fifo_write_start_1_0' (47#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlslice_fifo_write_start_1_0/synth/urllc_fifo_core_inst_1_xlslice_fifo_write_start_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_xlslice_reciever_in_9_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlslice_reciever_in_9_0/synth/urllc_fifo_core_inst_1_xlslice_reciever_in_9_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized10' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized10' (47#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_xlslice_reciever_in_9_0' (48#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlslice_reciever_in_9_0/synth/urllc_fifo_core_inst_1_xlslice_reciever_in_9_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_xlslice_reciever_out_7_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlslice_reciever_out_7_0/synth/urllc_fifo_core_inst_1_xlslice_reciever_out_7_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized11' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized11' (48#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_xlslice_reciever_out_7_0' (49#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xlslice_reciever_out_7_0/synth/urllc_fifo_core_inst_1_xlslice_reciever_out_7_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'debug_ctrl_imp_OB32HL' (50#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:1134]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:2182]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_ila_0_1' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_ila_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_ila_0_1' (51#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_ila_0_1_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:2185]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_ila_fifo_in_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_ila_fifo_in_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_ila_fifo_in_0' (52#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_ila_fifo_in_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:2196]
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_ila_fifo_out_0' [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_ila_fifo_out_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_ila_fifo_out_0' (53#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/.Xil/Vivado-20256-WIN-544SHHHOI8Q/realtime/urllc_fifo_core_inst_1_ila_fifo_out_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:2182]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_fifo_in'. This will prevent further optimization [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:2185]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'adc'. This will prevent further optimization [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:2035]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dac'. This will prevent further optimization [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:2130]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_fifo_out'. This will prevent further optimization [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:2196]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1' (54#1) [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/synth/urllc_fifo_core_inst_1.v:1893]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_receiver' (55#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/synth/urllc_fifo_receiver.v:13]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_receiver_wrapper' (56#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/hdl/urllc_fifo_receiver_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1274.488 ; gain = 15.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1274.488 ; gain = 15.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1274.488 ; gain = 15.832
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1274.488 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_DDCWrapper_0_0/urllc_fifo_core_inst_1_DDCWrapper_0_0/urllc_fifo_core_inst_0_DDCWrapper_0_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_DDCWrapper_0_0/urllc_fifo_core_inst_1_DDCWrapper_0_0/urllc_fifo_core_inst_0_DDCWrapper_0_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_mux_reciever_in_0/urllc_fifo_core_inst_1_mux_reciever_in_0/urllc_fifo_core_inst_0_mux_reciever_out_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/adc/mux_reciever_in'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_mux_reciever_in_0/urllc_fifo_core_inst_1_mux_reciever_in_0/urllc_fifo_core_inst_0_mux_reciever_out_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/adc/mux_reciever_in'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_count_trigger_0_0/urllc_fifo_core_inst_1_count_trigger_0_0/urllc_fifo_core_inst_0_count_trigger_0_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/adc/count_trigger_0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_count_trigger_0_0/urllc_fifo_core_inst_1_count_trigger_0_0/urllc_fifo_core_inst_0_count_trigger_0_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/adc/count_trigger_0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_fifo_read_to_axis_0_0/urllc_fifo_core_inst_1_fifo_read_to_axis_0_0/urllc_fifo_core_inst_0_fifo_read_to_axis_0_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/adc/fifo_read_to_axis_0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_fifo_read_to_axis_0_0/urllc_fifo_core_inst_1_fifo_read_to_axis_0_0/urllc_fifo_core_inst_0_fifo_read_to_axis_0_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/adc/fifo_read_to_axis_0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_adc_0_0/urllc_fifo_core_inst_1_adc_0_0/urllc_fifo_core_inst_0_adc_0_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_adc_0_0/urllc_fifo_core_inst_1_adc_0_0/urllc_fifo_core_inst_0_adc_0_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/core/processing_system7_0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/core/processing_system7_0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_reset_dynamic_0/urllc_fifo_core_inst_1_reset_dynamic_0/urllc_fifo_core_inst_0_reset_dynamic_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_reset_dynamic_0/urllc_fifo_core_inst_1_reset_dynamic_0/urllc_fifo_core_inst_0_reset_dynamic_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_dma_0_0/urllc_fifo_core_inst_1_axi_dma_0_0/urllc_fifo_core_inst_0_axi_dma_0_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_dma_0_0/urllc_fifo_core_inst_1_axi_dma_0_0/urllc_fifo_core_inst_0_axi_dma_0_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/urllc_fifo_core_inst_1_axi_smc_0/urllc_fifo_core_inst_1_axi_smc_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/urllc_fifo_core_inst_1_axi_smc_0/urllc_fifo_core_inst_1_axi_smc_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_clk_dynamic_0/urllc_fifo_core_inst_1_clk_dynamic_0/urllc_fifo_core_inst_1_clk_dynamic_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_clk_dynamic_0/urllc_fifo_core_inst_1_clk_dynamic_0/urllc_fifo_core_inst_1_clk_dynamic_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_fifo_adc_0/urllc_fifo_core_inst_1_fifo_adc_0/urllc_fifo_core_inst_0_fifo_adc_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_adc'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_fifo_adc_0/urllc_fifo_core_inst_1_fifo_adc_0/urllc_fifo_core_inst_0_fifo_adc_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_adc'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_fifo_dac_0/urllc_fifo_core_inst_1_fifo_dac_0/urllc_fifo_core_inst_0_fifo_dac_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_fifo_dac_0/urllc_fifo_core_inst_1_fifo_dac_0/urllc_fifo_core_inst_0_fifo_dac_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xbar_0/urllc_fifo_core_inst_1_xbar_0/urllc_fifo_core_inst_0_xbar_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_xbar_0/urllc_fifo_core_inst_1_xbar_0/urllc_fifo_core_inst_0_xbar_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/xbar'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_auto_pc_0/urllc_fifo_core_inst_1_auto_pc_0/urllc_fifo_core_inst_0_auto_pc_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_auto_pc_0/urllc_fifo_core_inst_1_auto_pc_0/urllc_fifo_core_inst_0_auto_pc_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_reset_static_0/urllc_fifo_core_inst_1_reset_static_0/urllc_fifo_core_inst_0_reset_dynamic_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_static'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_reset_static_0/urllc_fifo_core_inst_1_reset_static_0/urllc_fifo_core_inst_0_reset_dynamic_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_static'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_ila_0_0/urllc_fifo_core_inst_1_ila_0_0/urllc_fifo_core_inst_0_ila_0_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_ila_0_0/urllc_fifo_core_inst_1_ila_0_0/urllc_fifo_core_inst_0_ila_0_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_clk_static_0/urllc_fifo_core_inst_1_clk_static_0/urllc_fifo_core_inst_1_clk_static_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_clk_static_0/urllc_fifo_core_inst_1_clk_static_0/urllc_fifo_core_inst_1_clk_static_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_mux_reciever_out_0/urllc_fifo_core_inst_1_mux_reciever_out_0/urllc_fifo_core_inst_0_mux_reciever_out_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/dac/mux_reciever_out'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_mux_reciever_out_0/urllc_fifo_core_inst_1_mux_reciever_out_0/urllc_fifo_core_inst_0_mux_reciever_out_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/dac/mux_reciever_out'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axis_write_to_fifo_0_0/urllc_fifo_core_inst_1_axis_write_to_fifo_0_0/urllc_fifo_core_inst_0_axis_write_to_fifo_0_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/dac/axis_write_to_fifo_0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axis_write_to_fifo_0_0/urllc_fifo_core_inst_1_axis_write_to_fifo_0_0/urllc_fifo_core_inst_0_axis_write_to_fifo_0_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/dac/axis_write_to_fifo_0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_dac_0_0/urllc_fifo_core_inst_1_dac_0_0/urllc_fifo_core_inst_0_dac_0_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_dac_0_0/urllc_fifo_core_inst_1_dac_0_0/urllc_fifo_core_inst_0_dac_0_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_DUCWrapper_0_0/urllc_fifo_core_inst_1_DUCWrapper_0_0/urllc_fifo_core_inst_0_DUCWrapper_0_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_DUCWrapper_0_0/urllc_fifo_core_inst_1_DUCWrapper_0_0/urllc_fifo_core_inst_0_DUCWrapper_0_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_gpio_0_0/urllc_fifo_core_inst_1_axi_gpio_0_0/urllc_fifo_core_inst_0_axi_gpio_0_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_gpio_0_0/urllc_fifo_core_inst_1_axi_gpio_0_0/urllc_fifo_core_inst_0_axi_gpio_0_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_ila_0_1/urllc_fifo_core_inst_1_ila_0_1/urllc_fifo_core_inst_0_ila_0_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_ila_0_1/urllc_fifo_core_inst_1_ila_0_1/urllc_fifo_core_inst_0_ila_0_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_ila_fifo_in_0/urllc_fifo_core_inst_1_ila_fifo_in_0/urllc_fifo_core_inst_0_ila_fifo_out_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_ila_fifo_in_0/urllc_fifo_core_inst_1_ila_fifo_in_0/urllc_fifo_core_inst_0_ila_fifo_out_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_ila_fifo_out_0/urllc_fifo_core_inst_1_ila_fifo_out_0/urllc_fifo_core_inst_0_ila_fifo_out_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_ila_fifo_out_0/urllc_fifo_core_inst_1_ila_fifo_out_0/urllc_fifo_core_inst_0_ila_fifo_out_0_in_context.xdc] for cell 'urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out'
Parsing XDC File [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[7]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[6]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[5]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[4]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[3]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[2]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[1]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[0]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[7]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[6]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[5]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[4]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[3]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[2]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[1]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sender_ad[0]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sender_da[7]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'sender_da[6]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'sender_da[5]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sender_da[4]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'sender_da[3]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'sender_da[2]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'sender_da[1]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'sender_da[0]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'sender_da[7]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'sender_da[6]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'sender_da[5]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'sender_da[4]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'sender_da[3]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'sender_da[2]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'sender_da[1]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'sender_da[0]'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:39]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_120M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_120M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_120M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_60M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_60M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_60M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'sender_ad_clk_8M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'sender_ad_clk_8M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'sender_ad_clk_60M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'sender_ad_clk_60M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'sender_serial_out'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'sender_serial_out'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'sender_frame_avaliable'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'sender_frame_avaliable'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'receiver_da_clk_8M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'receiver_da_clk_8M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1_ready'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:145]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1_ready'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel2_ready'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:147]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel2_ready'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:148]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_clk_200M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:150]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_clk_200M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:151]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_clk_200M'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:152]
WARNING: [Vivado 12-584] No ports matched 'receiver_serial_in'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:154]
WARNING: [Vivado 12-584] No ports matched 'receiver_serial_in'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:155]
WARNING: [Vivado 12-584] No ports matched 'receiver_frame_start'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:156]
WARNING: [Vivado 12-584] No ports matched 'receiver_frame_start'. [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc:157]
Finished Parsing XDC File [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/urllc_fifo_receiver_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.srcs/constrs_1/imports/new/urllc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/urllc_fifo_receiver_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/urllc_fifo_receiver_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/dont_touch.xdc]
Finished Parsing XDC File [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1309.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1309.156 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1309.156 ; gain = 50.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1309.156 ; gain = 50.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_1_processing_system7_0_0/urllc_fifo_core_inst_0_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property IO_BUFFER_TYPE = NONE for clk_pl_50M. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_clk_static_0/urllc_fifo_core_inst_1_clk_static_0/urllc_fifo_core_inst_1_clk_static_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_pl_50M. (constraint file  g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_clk_static_0/urllc_fifo_core_inst_1_clk_static_0/urllc_fifo_core_inst_1_clk_static_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/adc/mux_reciever_in. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/adc/count_trigger_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/adc/fifo_read_to_axis_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/adc/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/adc/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/core/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_adc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/core/xlconcat_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_static. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/dac/mux_reciever_out. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/dac/axis_write_to_fifo_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/dac/xlslice_sender. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/xlslice_fifo_write_start_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/xlslice_counter_trigger_16_31. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/xlslice_count_trigger_clear_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/xlslice_dac_8_15. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/xlslice_clk_psen_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/xlslice_clk_psincdec_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/xlslice_clk_psclk_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/xlslice_duc_sync_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/xlslice_reciever_in_9. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/xlslice_reciever_out_7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/xlslice_fifo_read_start_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/xlslice_ddc_sync_8. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/xlslice_adc_0_7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for urllc_fifo_receiver_i. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1309.156 ; gain = 50.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1309.156 ; gain = 50.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1309.156 ; gain = 50.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1358.484 ; gain = 99.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1359.281 ; gain = 100.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1378.406 ; gain = 119.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1384.188 ; gain = 125.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1384.188 ; gain = 125.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1384.188 ; gain = 125.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1384.188 ; gain = 125.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1384.188 ; gain = 125.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1384.188 ; gain = 125.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------------------+----------+
|      |BlackBox name                                 |Instances |
+------+----------------------------------------------+----------+
|1     |urllc_fifo_core_inst_1_DDCWrapper_0_0         |         1|
|2     |urllc_fifo_core_inst_1_adc_0_0                |         1|
|3     |urllc_fifo_core_inst_1_count_trigger_0_0      |         1|
|4     |urllc_fifo_core_inst_1_fifo_read_to_axis_0_0  |         1|
|5     |urllc_fifo_core_inst_1_mux_reciever_in_0      |         1|
|6     |urllc_fifo_core_inst_1_xbar_0                 |         1|
|7     |urllc_fifo_core_inst_1_auto_pc_0              |         1|
|8     |urllc_fifo_core_inst_1_axi_dma_0_0            |         1|
|9     |urllc_fifo_core_inst_1_axi_smc_0              |         1|
|10    |urllc_fifo_core_inst_1_clk_dynamic_0          |         1|
|11    |urllc_fifo_core_inst_1_clk_static_0           |         1|
|12    |urllc_fifo_core_inst_1_fifo_adc_0             |         1|
|13    |urllc_fifo_core_inst_1_fifo_dac_0             |         1|
|14    |urllc_fifo_core_inst_1_ila_0_0                |         1|
|15    |urllc_fifo_core_inst_1_processing_system7_0_0 |         1|
|16    |urllc_fifo_core_inst_1_reset_dynamic_0        |         1|
|17    |urllc_fifo_core_inst_1_reset_static_0         |         1|
|18    |urllc_fifo_core_inst_1_DUCWrapper_0_0         |         1|
|19    |urllc_fifo_core_inst_1_axis_write_to_fifo_0_0 |         1|
|20    |urllc_fifo_core_inst_1_dac_0_0                |         1|
|21    |urllc_fifo_core_inst_1_mux_reciever_out_0     |         1|
|22    |urllc_fifo_core_inst_1_ila_0_1                |         1|
|23    |urllc_fifo_core_inst_1_ila_fifo_in_0          |         1|
|24    |urllc_fifo_core_inst_1_ila_fifo_out_0         |         1|
|25    |urllc_fifo_core_inst_1_axi_gpio_0_0           |         1|
+------+----------------------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------------+------+
|      |Cell                                        |Count |
+------+--------------------------------------------+------+
|1     |urllc_fifo_core_inst_1_DDCWrapper_0         |     1|
|2     |urllc_fifo_core_inst_1_DUCWrapper_0         |     1|
|3     |urllc_fifo_core_inst_1_adc_0                |     1|
|4     |urllc_fifo_core_inst_1_auto_pc              |     1|
|5     |urllc_fifo_core_inst_1_axi_dma_0            |     1|
|6     |urllc_fifo_core_inst_1_axi_gpio_0           |     1|
|7     |urllc_fifo_core_inst_1_axi_smc              |     1|
|8     |urllc_fifo_core_inst_1_axis_write_to_fifo_0 |     1|
|9     |urllc_fifo_core_inst_1_clk_dynamic          |     1|
|10    |urllc_fifo_core_inst_1_clk_static           |     1|
|11    |urllc_fifo_core_inst_1_count_trigger_0      |     1|
|12    |urllc_fifo_core_inst_1_dac_0                |     1|
|13    |urllc_fifo_core_inst_1_fifo_adc             |     1|
|14    |urllc_fifo_core_inst_1_fifo_dac             |     1|
|15    |urllc_fifo_core_inst_1_fifo_read_to_axis_0  |     1|
|16    |urllc_fifo_core_inst_1_ila_0                |     2|
|18    |urllc_fifo_core_inst_1_ila_fifo_in          |     1|
|19    |urllc_fifo_core_inst_1_ila_fifo_out         |     1|
|20    |urllc_fifo_core_inst_1_mux_reciever_in      |     1|
|21    |urllc_fifo_core_inst_1_mux_reciever_out     |     1|
|22    |urllc_fifo_core_inst_1_processing_system7_0 |     1|
|23    |urllc_fifo_core_inst_1_reset_dynamic        |     1|
|24    |urllc_fifo_core_inst_1_reset_static         |     1|
|25    |urllc_fifo_core_inst_1_xbar                 |     1|
|26    |IBUF                                        |     8|
|27    |OBUF                                        |    10|
+------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1384.188 ; gain = 125.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1384.188 ; gain = 90.863
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1384.188 ; gain = 125.531
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1396.227 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1412.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: eb637f70
INFO: [Common 17-83] Releasing license: Synthesis
167 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1412.469 ; gain = 153.812
INFO: [Common 17-1381] The checkpoint 'G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/synth_receiver/urllc_fifo_receiver_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file urllc_fifo_receiver_wrapper_utilization_synth.rpt -pb urllc_fifo_receiver_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 29 05:03:48 2022...
