{"tags": ["Altera", "quartus", "FPGA", "VHDL"], "context": " More than 1 year has passed since last update.\n\n\u306f\u3058\u3081\u306b\nVHDL\u306f\u30dd\u30ea\u30e2\u30fc\u30d5\u30a3\u30ba\u30e0\u306a\u578b\u30b7\u30b9\u30c6\u30e0\u3092\u6301\u3064\u306e\u3067\u540c\u3058\u540d\u524d\u3067\u578b\u306e\u7570\u306a\u308b\u95a2\u6570\u3092\u5b9a\u7fa9\u3059\u308b\u3053\u3068\u304c\u51fa\u6765\u307e\u3059\u3002\n\u3068\u3053\u308d\u304c\u3001Altera \u793e\u306e Quartus \u3067\u4f55\u6545\u304b\u30a8\u30e9\u30fc\u304c\u767a\u751f\u3057\u3066\u3057\u307e\u3044\u307e\u3057\u305f\u3002\u4ed6\u306e\u51e6\u7406\u7cfb(Vivado \u3084 GHDL)\u306f\u3061\u3083\u3093\u3068\u901a\u308a\u307e\u3059\u3002\n\u3069\u3046\u3084\u3089\u3001\u30d1\u30c3\u30b1\u30fc\u30b8\u5185\u306b\u540c\u3058\u540d\u524d\u3067\u5f15\u6570\u6709\u308a\u306e\u95a2\u6570\u3068\u5f15\u6570\u7121\u3057\u306e\u95a2\u6570\u304c\u6df7\u5728\u3057\u3066\u3044\u308b\u3068\u3001\u5f15\u6570\u7121\u3057\u95a2\u6570\u3092\u30d1\u30c3\u30b1\u30fc\u30b8\u540d.\u95a2\u6570\u540d\u3068\u3044\u3046\u5f62\u3067\u547c\u3073\u51fa\u3057\u305f\u3068\u304d\u306b\u3046\u307e\u304f\u898b\u3064\u3051\u3089\u308c\u306a\u3044\u307f\u305f\u3044\u3067\u3059\u3002\n\u3061\u3087\u3063\u3068\u524d\u63d0\u6761\u4ef6\u304c\u30d4\u30f3\u30dd\u30a4\u30f3\u30c8\u3059\u304e\u308b\u306e\u3067\u3059\u304c\u3001\u4f55\u304b\u306e\u53c2\u8003\u306b\u3057\u3066\u304f\u3060\u3055\u3044\u3002\n\n\u30c8\u30e9\u30d6\u30eb\u304c\u767a\u751f\u3057\u305f\u74b0\u5883\n\nAltera \u793e Quartus Prime Verion 15.1.0 Build 185 10/21/2015 SJ Lite Edition \n\n\n\u30c8\u30e9\u30d6\u30eb\u304c\u767a\u751f\u3057\u305f VHDL \u8a18\u8ff0\n\u6b21\u306e\u3088\u3046\u306b\u3001\u30d1\u30c3\u30b1\u30fc\u30b8\u5185\u306b\u540c\u3058\u540d\u524d\u3067\u5f15\u6570\u6709\u308a\u3068\u5f15\u6570\u7121\u3057\u306e\u95a2\u6570\u3092\u5b9a\u7fa9\u3057\u3066\u304a\u304d\u307e\u3059\u3002\n\nsample_code.vhd\nlibrary ieee;\nuse     ieee.std_logic_1164.all;\nuse     ieee.numeric_std.all;\npackage Sample_Code is\n    subtype   Code_Type   is std_logic_vector(3 downto 0);\n    type      Code_Vector is array (integer range <>) of Code_Type;\n    function  New_Code(DATA:std_logic_vector) return Code_Type;\n    function  New_Code(DATA:unsigned        ) return Code_Type;\n    function  New_Code(DATA:integer         ) return Code_Type;\n    function  New_Code                        return Code_Type;\nend Sample_Code;\n\nlibrary ieee;\nuse     ieee.std_logic_1164.all;\nuse     ieee.numeric_std.all;\npackage body Sample_Code is\n    function  New_Code(DATA:std_logic_vector) return Code_Type is begin\n        return DATA(Code_Type'range);\n    end function;\n    function  New_Code(DATA:unsigned        ) return Code_Type is begin\n        return New_Code(std_logic_vector(DATA));\n    end function;\n    function  New_Code(DATA:integer         ) return Code_Type is begin\n        return New_Code(to_unsigned(DATA, 4));\n    end function;\n    function  New_Code                        return Code_Type is begin\n        return New_Code(0);\n    end function;\nend Sample_Code;\n\n\n\u3067\u3001\u30d1\u30c3\u30b1\u30fc\u30b8\u3067\u5b9a\u7fa9\u3057\u305f\u95a2\u6570\u306e\u3046\u3061\u3001\u5f15\u6570\u7121\u3057\u306e\u95a2\u6570\u3092\u30d1\u30c3\u30b1\u30fc\u30b8\u540d.\u95a2\u6570\u540d\u3068\u3044\u3046\u5f62\u3067\u547c\u3073\u51fa\u3057\u307e\u3059\u3002\n\nsample_1_ng.vhd\nlibrary ieee;\nuse     ieee.std_logic_1164.all;\nuse     ieee.numeric_std.all;\nuse     work.Sample_Code;\nentity  Sample is\n    port (O: out Sample_Code.Code_Type);\nend     Sample;\narchitecture RTL of Sample is\nbegin\n    O <= Sample_Code.New_Code;\nend RTL;\n\n\n\n\u30c8\u30e9\u30d6\u30eb\u5185\u5bb9\n\u3059\u308b\u3068\u3001\u4f55\u6545\u304b\u3001\u95a2\u6570\u547c\u3073\u51fa\u3057\u306e\u3068\u3053\u308d\u3067\u30a8\u30e9\u30fc\u304c\u767a\u751f\u3057\u307e\u3059\u3002\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition\n    Info: Processing started: Sat Feb 06 00:10:09 2016\n    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition\n    Info: Processing started: Sat Feb 06 00:10:09 2016\nInfo: Command: quartus_map --read_settings_files=on --write_settings_files=off sample_altera -c sample_altera\nWarning (20028): Parallel compilation is not licensed and has been disabled\nInfo (12021): Found 2 design units, including 1 entities, in source file sample_1_ng.vhd\n    Info (12022): Found design unit 1: Sample-RTL\n    Info (12023): Found entity 1: Sample\n    Info (12022): Found design unit 1: Sample-RTL\n    Info (12023): Found entity 1: Sample\nInfo (12021): Found 2 design units, including 0 entities, in source file sample_code.vhd\n    Info (12022): Found design unit 1: Sample_Code\n    Info (12022): Found design unit 2: Sample_Code-body\n    Info (12022): Found design unit 1: Sample_Code\n    Info (12022): Found design unit 2: Sample_Code-body\nError (10404): VHDL error at sample_1_ng.vhd(10): can't determine object and type associated with indexed name or signature name near text \"New_Code\" -- found 4 possible objects and types\nInfo (10797): VHDL info at sample_code.vhd(7): first match for 'New_Code' found here\nInfo (10797): VHDL info at sample_code.vhd(8): another match for 'New_Code' found here\nInfo (10797): VHDL info at sample_code.vhd(9): another match for 'New_Code' found here\nInfo (10797): VHDL info at sample_code.vhd(10): another match for 'New_Code' found here\nError: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning\n    Error: Peak virtual memory: 855 megabytes\n    Error: Processing ended: Sat Feb 06 00:10:34 2016\n    Error: Elapsed time: 00:00:25\n    Error: Total CPU time (on all processors): 00:01:01\n    Error: Peak virtual memory: 855 megabytes\n    Error: Processing ended: Sat Feb 06 00:10:34 2016\n    Error: Elapsed time: 00:00:25\n    Error: Total CPU time (on all processors): 00:01:01\n\n\n\u89e3\u6c7a\u7b56\uff11\n\u6b21\u306e\u3088\u3046\u306b sample_1_ng.vhd \u3092\u4fee\u6b63\u3059\u308b\u3068\u901a\u308a\u307e\u3059\u3002\u3069\u3046\u3084\u3089\u30d1\u30c3\u30b1\u30fc\u30b8\u540d.\u95a2\u6570\u540d\u3060\u3068\u30c0\u30e1\u3067\u3001\u95a2\u6570\u540d\u3060\u3051\u3060\u3068\u3044\u3044\u307f\u305f\u3044\u3067\u3059\u3002\n\nsample_1_ok_1.vhd\nlibrary ieee;\nuse     ieee.std_logic_1164.all;\nuse     ieee.numeric_std.all;\nuse     work.Sample_Code.all;\nentity  Sample is\n    port (O: out Code_Type);\nend     Sample;\narchitecture RTL of Sample is\nbegin\n    O <= New_Code;\nend RTL;\n\n\n\n\u89e3\u6c7a\u7b562\n\u6b21\u306e\u3088\u3046\u306b\u3057\u3066\u3082\u901a\u308a\u307e\u3059\u3002\u5f15\u6570\u7121\u3057\u3060\u3068\u898b\u3064\u3051\u3089\u308c\u306a\u3044\u3051\u3069\u3001\u5f15\u6570\u3092\u3064\u3051\u308b\u3068\u898b\u3064\u3051\u3089\u308c\u308b\u3088\u3046\u3067\u3059\u3002\n\nsample_1_ok_2.vhd\nlibrary ieee;\nuse     ieee.std_logic_1164.all;\nuse     ieee.numeric_std.all;\nuse     work.Sample_Code;\nentity  Sample is\n    port (O: out Sample_Code.Code_Type);\nend     Sample;\narchitecture RTL of Sample is\nbegin\n    O <= Sample_Code.New_Code(0);\nend RTL;\n\n\n\n\u305d\u306e\u5f8c\u306e\u7d4c\u904e\nAltera Forum \u306b\u3053\u306e\u4ef6\u3092\u5831\u544a\u3057\u307e\u3057\u305f\u3002\nThread: Error (10404) VHDL error occured when function call by<package_name>.<function_name>\n\u3053\u306e\u30a2\u30c9\u30d0\u30a4\u30b9\u306b\u5f93\u3044\u3001Altera \u793e\u306e Service Request \u306b\u5831\u544a\u3057\u307e\u3057\u305f\u3002\n\n\u3055\u3089\u306b\u305d\u306e\u5f8c\nAltera \u793e\u306e Service Request \u306b\u3042\u3052\u305f\u3068\u3053\u308d\u3001\u30d0\u30b0\u3068\u3057\u3066\u5831\u544a\u3055\u308c\u305f\u305d\u3046\u3067\u3059\u3002\n\u4fee\u6b63\u306f 16.1 \u306e\u4e88\u5b9a\u3060\u305d\u3046\u3067\u3059\u3002\n#\u306f\u3058\u3081\u306b\n\nVHDL\u306f\u30dd\u30ea\u30e2\u30fc\u30d5\u30a3\u30ba\u30e0\u306a\u578b\u30b7\u30b9\u30c6\u30e0\u3092\u6301\u3064\u306e\u3067\u540c\u3058\u540d\u524d\u3067\u578b\u306e\u7570\u306a\u308b\u95a2\u6570\u3092\u5b9a\u7fa9\u3059\u308b\u3053\u3068\u304c\u51fa\u6765\u307e\u3059\u3002\n\n\u3068\u3053\u308d\u304c\u3001Altera \u793e\u306e Quartus \u3067\u4f55\u6545\u304b\u30a8\u30e9\u30fc\u304c\u767a\u751f\u3057\u3066\u3057\u307e\u3044\u307e\u3057\u305f\u3002\u4ed6\u306e\u51e6\u7406\u7cfb(Vivado \u3084 GHDL)\u306f\u3061\u3083\u3093\u3068\u901a\u308a\u307e\u3059\u3002\n\u3069\u3046\u3084\u3089\u3001\u30d1\u30c3\u30b1\u30fc\u30b8\u5185\u306b\u540c\u3058\u540d\u524d\u3067\u5f15\u6570\u6709\u308a\u306e\u95a2\u6570\u3068\u5f15\u6570\u7121\u3057\u306e\u95a2\u6570\u304c\u6df7\u5728\u3057\u3066\u3044\u308b\u3068\u3001\u5f15\u6570\u7121\u3057\u95a2\u6570\u3092\u30d1\u30c3\u30b1\u30fc\u30b8\u540d.\u95a2\u6570\u540d\u3068\u3044\u3046\u5f62\u3067\u547c\u3073\u51fa\u3057\u305f\u3068\u304d\u306b\u3046\u307e\u304f\u898b\u3064\u3051\u3089\u308c\u306a\u3044\u307f\u305f\u3044\u3067\u3059\u3002\n\n\u3061\u3087\u3063\u3068\u524d\u63d0\u6761\u4ef6\u304c\u30d4\u30f3\u30dd\u30a4\u30f3\u30c8\u3059\u304e\u308b\u306e\u3067\u3059\u304c\u3001\u4f55\u304b\u306e\u53c2\u8003\u306b\u3057\u3066\u304f\u3060\u3055\u3044\u3002\n\n#\u30c8\u30e9\u30d6\u30eb\u304c\u767a\u751f\u3057\u305f\u74b0\u5883\n\n- Altera \u793e Quartus Prime Verion 15.1.0 Build 185 10/21/2015 SJ Lite Edition \n\n#\u30c8\u30e9\u30d6\u30eb\u304c\u767a\u751f\u3057\u305f VHDL \u8a18\u8ff0\n\n\u6b21\u306e\u3088\u3046\u306b\u3001\u30d1\u30c3\u30b1\u30fc\u30b8\u5185\u306b\u540c\u3058\u540d\u524d\u3067\u5f15\u6570\u6709\u308a\u3068\u5f15\u6570\u7121\u3057\u306e\u95a2\u6570\u3092\u5b9a\u7fa9\u3057\u3066\u304a\u304d\u307e\u3059\u3002\n\n````VHDL:sample_code.vhd\nlibrary ieee;\nuse     ieee.std_logic_1164.all;\nuse     ieee.numeric_std.all;\npackage Sample_Code is\n    subtype   Code_Type   is std_logic_vector(3 downto 0);\n    type      Code_Vector is array (integer range <>) of Code_Type;\n    function  New_Code(DATA:std_logic_vector) return Code_Type;\n    function  New_Code(DATA:unsigned        ) return Code_Type;\n    function  New_Code(DATA:integer         ) return Code_Type;\n    function  New_Code                        return Code_Type;\nend Sample_Code;\n\nlibrary ieee;\nuse     ieee.std_logic_1164.all;\nuse     ieee.numeric_std.all;\npackage body Sample_Code is\n    function  New_Code(DATA:std_logic_vector) return Code_Type is begin\n        return DATA(Code_Type'range);\n    end function;\n    function  New_Code(DATA:unsigned        ) return Code_Type is begin\n        return New_Code(std_logic_vector(DATA));\n    end function;\n    function  New_Code(DATA:integer         ) return Code_Type is begin\n        return New_Code(to_unsigned(DATA, 4));\n    end function;\n    function  New_Code                        return Code_Type is begin\n        return New_Code(0);\n    end function;\nend Sample_Code;\n````\n\n\u3067\u3001\u30d1\u30c3\u30b1\u30fc\u30b8\u3067\u5b9a\u7fa9\u3057\u305f\u95a2\u6570\u306e\u3046\u3061\u3001\u5f15\u6570\u7121\u3057\u306e\u95a2\u6570\u3092\u30d1\u30c3\u30b1\u30fc\u30b8\u540d.\u95a2\u6570\u540d\u3068\u3044\u3046\u5f62\u3067\u547c\u3073\u51fa\u3057\u307e\u3059\u3002\n\n````VHDL:sample_1_ng.vhd\nlibrary ieee;\nuse     ieee.std_logic_1164.all;\nuse     ieee.numeric_std.all;\nuse     work.Sample_Code;\nentity  Sample is\n    port (O: out Sample_Code.Code_Type);\nend     Sample;\narchitecture RTL of Sample is\nbegin\n    O <= Sample_Code.New_Code;\nend RTL;\n````\n\n#\u30c8\u30e9\u30d6\u30eb\u5185\u5bb9\n\n\u3059\u308b\u3068\u3001\u4f55\u6545\u304b\u3001\u95a2\u6570\u547c\u3073\u51fa\u3057\u306e\u3068\u3053\u308d\u3067\u30a8\u30e9\u30fc\u304c\u767a\u751f\u3057\u307e\u3059\u3002\n\n````\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n\tInfo: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition\n\tInfo: Processing started: Sat Feb 06 00:10:09 2016\n\tInfo: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition\n\tInfo: Processing started: Sat Feb 06 00:10:09 2016\nInfo: Command: quartus_map --read_settings_files=on --write_settings_files=off sample_altera -c sample_altera\nWarning (20028): Parallel compilation is not licensed and has been disabled\nInfo (12021): Found 2 design units, including 1 entities, in source file sample_1_ng.vhd\n\tInfo (12022): Found design unit 1: Sample-RTL\n\tInfo (12023): Found entity 1: Sample\n\tInfo (12022): Found design unit 1: Sample-RTL\n\tInfo (12023): Found entity 1: Sample\nInfo (12021): Found 2 design units, including 0 entities, in source file sample_code.vhd\n\tInfo (12022): Found design unit 1: Sample_Code\n\tInfo (12022): Found design unit 2: Sample_Code-body\n\tInfo (12022): Found design unit 1: Sample_Code\n\tInfo (12022): Found design unit 2: Sample_Code-body\nError (10404): VHDL error at sample_1_ng.vhd(10): can't determine object and type associated with indexed name or signature name near text \"New_Code\" -- found 4 possible objects and types\nInfo (10797): VHDL info at sample_code.vhd(7): first match for 'New_Code' found here\nInfo (10797): VHDL info at sample_code.vhd(8): another match for 'New_Code' found here\nInfo (10797): VHDL info at sample_code.vhd(9): another match for 'New_Code' found here\nInfo (10797): VHDL info at sample_code.vhd(10): another match for 'New_Code' found here\nError: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning\n\tError: Peak virtual memory: 855 megabytes\n\tError: Processing ended: Sat Feb 06 00:10:34 2016\n\tError: Elapsed time: 00:00:25\n\tError: Total CPU time (on all processors): 00:01:01\n\tError: Peak virtual memory: 855 megabytes\n\tError: Processing ended: Sat Feb 06 00:10:34 2016\n\tError: Elapsed time: 00:00:25\n\tError: Total CPU time (on all processors): 00:01:01\n````\n\n#\u89e3\u6c7a\u7b56\uff11\n\n\u6b21\u306e\u3088\u3046\u306b sample_1_ng.vhd \u3092\u4fee\u6b63\u3059\u308b\u3068\u901a\u308a\u307e\u3059\u3002\u3069\u3046\u3084\u3089\u30d1\u30c3\u30b1\u30fc\u30b8\u540d.\u95a2\u6570\u540d\u3060\u3068\u30c0\u30e1\u3067\u3001\u95a2\u6570\u540d\u3060\u3051\u3060\u3068\u3044\u3044\u307f\u305f\u3044\u3067\u3059\u3002\n\n````VHDL:sample_1_ok_1.vhd\nlibrary ieee;\nuse     ieee.std_logic_1164.all;\nuse     ieee.numeric_std.all;\nuse     work.Sample_Code.all;\nentity  Sample is\n    port (O: out Code_Type);\nend     Sample;\narchitecture RTL of Sample is\nbegin\n    O <= New_Code;\nend RTL;\n````\n\n#\u89e3\u6c7a\u7b562\n\n\u6b21\u306e\u3088\u3046\u306b\u3057\u3066\u3082\u901a\u308a\u307e\u3059\u3002\u5f15\u6570\u7121\u3057\u3060\u3068\u898b\u3064\u3051\u3089\u308c\u306a\u3044\u3051\u3069\u3001\u5f15\u6570\u3092\u3064\u3051\u308b\u3068\u898b\u3064\u3051\u3089\u308c\u308b\u3088\u3046\u3067\u3059\u3002\n\n````VHDL:sample_1_ok_2.vhd\nlibrary ieee;\nuse     ieee.std_logic_1164.all;\nuse     ieee.numeric_std.all;\nuse     work.Sample_Code;\nentity  Sample is\n    port (O: out Sample_Code.Code_Type);\nend     Sample;\narchitecture RTL of Sample is\nbegin\n    O <= Sample_Code.New_Code(0);\nend RTL;\n````\n\n#\u305d\u306e\u5f8c\u306e\u7d4c\u904e\n\nAltera Forum \u306b\u3053\u306e\u4ef6\u3092\u5831\u544a\u3057\u307e\u3057\u305f\u3002\n\n[Thread: Error (10404) VHDL error occured when function call by\\<package_name\\>.\\<function_name\\>](http://www.alteraforum.com/forum/showthread.php?t=51340)\n\n\u3053\u306e\u30a2\u30c9\u30d0\u30a4\u30b9\u306b\u5f93\u3044\u3001Altera \u793e\u306e Service Request \u306b\u5831\u544a\u3057\u307e\u3057\u305f\u3002\n\n##\u3055\u3089\u306b\u305d\u306e\u5f8c\n\nAltera \u793e\u306e Service Request \u306b\u3042\u3052\u305f\u3068\u3053\u308d\u3001\u30d0\u30b0\u3068\u3057\u3066\u5831\u544a\u3055\u308c\u305f\u305d\u3046\u3067\u3059\u3002\n\u4fee\u6b63\u306f 16.1 \u306e\u4e88\u5b9a\u3060\u305d\u3046\u3067\u3059\u3002\n\n\n\n\n\n\n\n"}