{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 03 16:09:24 2014 " "Info: Processing started: Fri Oct 03 16:09:24 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ControleMotorPasso -c ControleMotorPasso --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ControleMotorPasso -c ControleMotorPasso --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "FPGA_PIN10 " "Info: Assuming node \"FPGA_PIN10\" is an undefined clock" {  } { { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 328 -280 -112 344 "FPGA_PIN10" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPGA_PIN10" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "FPGA_PIN35 " "Info: Assuming node \"FPGA_PIN35\" is an undefined clock" {  } { { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 704 368 536 720 "FPGA_PIN35" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPGA_PIN35" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "FPGA_PIN29 " "Info: Assuming node \"FPGA_PIN29\" is an undefined clock" {  } { { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 440 232 400 456 "FPGA_PIN29" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPGA_PIN29" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "FPGA_PIN38 " "Info: Assuming node \"FPGA_PIN38\" is an undefined clock" {  } { { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 1056 376 544 1072 "FPGA_PIN38" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPGA_PIN38" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "FPGA_PIN34 " "Info: Assuming node \"FPGA_PIN34\" is an undefined clock" {  } { { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 544 352 520 560 "FPGA_PIN34" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPGA_PIN34" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "FPGA_PIN37 " "Info: Assuming node \"FPGA_PIN37\" is an undefined clock" {  } { { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 888 368 536 904 "FPGA_PIN37" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPGA_PIN37" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "408 " "Warning: Found 408 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~8 " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~8\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~7 " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~7\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6 " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~5 " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~5\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~3 " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~3\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~2 " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~2\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~1 " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~1\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~0 " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~0\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~8 " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~8\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~7 " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~7\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6 " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~5 " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~5\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~3 " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~3\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~2 " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~2\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~1 " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~1\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~0 " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~0\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~8 " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~8\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~7 " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~7\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6 " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~5 " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~5\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~3 " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~3\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~2 " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~2\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~1 " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~1\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~0 " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~0\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~8 " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~8\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~7 " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~7\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6 " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~5 " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~5\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~3 " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~3\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~2 " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~2\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~1 " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~1\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~0 " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~0\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~8 " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~8\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~7 " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~7\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6 " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~5 " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~5\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~3 " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~3\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~2 " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~2\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~1 " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~1\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~0 " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~0\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst18 " "Info: Detected ripple clock \"inst18\" as buffer" {  } { { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 584 304 368 664 "inst18" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst25 " "Info: Detected ripple clock \"inst25\" as buffer" {  } { { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 1056 312 376 1136 "inst25" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst15 " "Info: Detected ripple clock \"inst15\" as buffer" {  } { { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 440 152 216 520 "inst15" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst21 " "Info: Detected ripple clock \"inst21\" as buffer" {  } { { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 728 312 376 808 "inst21" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst21" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst33~0 " "Info: Detected gated clock \"inst33~0\" as buffer" {  } { { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst33~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst33~1 " "Info: Detected gated clock \"inst33~1\" as buffer" {  } { { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst33~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst23 " "Info: Detected ripple clock \"inst23\" as buffer" {  } { { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 904 312 376 984 "inst23" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst23" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst33 " "Info: Detected gated clock \"inst33\" as buffer" {  } { { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[29\] " "Info: Detected ripple clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[29\]\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella28~COUTCOUT1_3 " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella28~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 258 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella28~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella28~COUT " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella28~COUT\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 258 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella28~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[28\] " "Info: Detected ripple clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[28\]\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella27~COUTCOUT1_3 " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella27~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 250 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella27~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella27~COUT " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella27~COUT\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 250 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella27~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[27\] " "Info: Detected ripple clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[27\]\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella26~COUTCOUT1_3 " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella26~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 242 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella26~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella26~COUT " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella26~COUT\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 242 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella26~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[26\] " "Info: Detected ripple clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[26\]\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[25\] " "Info: Detected ripple clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[25\]\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella24~COUT " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella24~COUT\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 226 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella24~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[24\] " "Info: Detected ripple clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[24\]\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella23~COUTCOUT1_3 " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella23~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 218 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella23~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella23~COUT " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella23~COUT\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 218 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella23~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[23\] " "Info: Detected ripple clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[23\]\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella22~COUTCOUT1_3 " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella22~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 210 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella22~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[21\] " "Info: Detected ripple clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[21\]\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella22~COUT " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella22~COUT\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 210 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella22~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella21~COUTCOUT1_3 " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella21~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 202 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella21~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella21~COUT " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella21~COUT\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 202 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella21~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[22\] " "Info: Detected ripple clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[22\]\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[20\] " "Info: Detected ripple clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[20\]\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella17~COUTCOUT1_3 " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella17~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 170 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella17~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[17\] " "Info: Detected ripple clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[17\]\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella17~COUT " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella17~COUT\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 170 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella17~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[18\] " "Info: Detected ripple clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[18\]\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella19~COUT " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella19~COUT\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 186 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella19~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella18~COUTCOUT1_3 " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella18~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 178 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella18~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella18~COUT " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella18~COUT\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 178 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella18~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[19\] " "Info: Detected ripple clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[19\]\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella16~COUTCOUT1_3 " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella16~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 162 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella16~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella16~COUT " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella16~COUT\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 162 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella16~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[16\] " "Info: Detected ripple clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[16\]\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[15\] " "Info: Detected ripple clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[15\]\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[13\] " "Info: Detected ripple clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[13\]\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella14~COUT " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella14~COUT\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 146 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella14~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella13~COUTCOUT1_3 " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella13~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 138 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella13~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella13~COUT " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella13~COUT\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 138 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella13~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[14\] " "Info: Detected ripple clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[14\]\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella12~COUTCOUT1_3 " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella12~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 130 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella12~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella12~COUT " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella12~COUT\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 130 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella12~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[12\] " "Info: Detected ripple clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[12\]\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella11~COUTCOUT1_3 " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella11~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 122 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella11~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[10\] " "Info: Detected ripple clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[10\]\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella11~COUT " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella11~COUT\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 122 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella11~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[11\] " "Info: Detected ripple clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[11\]\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella9~COUT " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella9~COUT\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 106 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella9~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella8~COUTCOUT1_3 " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella8~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 98 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella8~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella8~COUT " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella8~COUT\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 98 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella8~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella7~COUTCOUT1_3 " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella7~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 90 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella7~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella7~COUT " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella7~COUT\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 90 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella7~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella6~COUTCOUT1_3 " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella6~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 82 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella6~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella6~COUT " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella6~COUT\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 82 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella6~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella4~COUT " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella4~COUT\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 66 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella4~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella3~COUTCOUT1_3 " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella3~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 58 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella3~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella3~COUT " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella3~COUT\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 58 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella3~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella2~COUTCOUT1_3 " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella2~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 50 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella2~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella2~COUT " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella2~COUT\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 50 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella2~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella1~COUTCOUT1_3 " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella1~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 42 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella1~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella1~COUT " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella1~COUT\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 42 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella1~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[29\] " "Info: Detected ripple clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[29\]\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella28~COUTCOUT1_3 " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella28~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 258 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella28~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella28~COUT " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella28~COUT\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 258 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella28~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[28\] " "Info: Detected ripple clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[28\]\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella27~COUTCOUT1_3 " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella27~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 250 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella27~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella27~COUT " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella27~COUT\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 250 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella27~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[27\] " "Info: Detected ripple clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[27\]\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella26~COUTCOUT1_3 " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella26~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 242 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella26~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella26~COUT " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella26~COUT\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 242 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella26~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[26\] " "Info: Detected ripple clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[26\]\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[25\] " "Info: Detected ripple clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[25\]\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella24~COUT " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella24~COUT\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 226 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella24~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[24\] " "Info: Detected ripple clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[24\]\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella23~COUTCOUT1_3 " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella23~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 218 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella23~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella23~COUT " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella23~COUT\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 218 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella23~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[23\] " "Info: Detected ripple clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[23\]\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[20\] " "Info: Detected ripple clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[20\]\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella22~COUTCOUT1_3 " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella22~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 210 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella22~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[21\] " "Info: Detected ripple clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[21\]\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella22~COUT " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella22~COUT\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 210 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella22~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella21~COUTCOUT1_3 " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella21~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 202 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella21~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella21~COUT " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella21~COUT\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 202 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella21~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[22\] " "Info: Detected ripple clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[22\]\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella19~COUT " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella19~COUT\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 186 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella19~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[19\] " "Info: Detected ripple clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[19\]\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella18~COUTCOUT1_3 " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella18~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 178 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella18~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella18~COUT " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella18~COUT\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 178 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella18~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[18\] " "Info: Detected ripple clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[18\]\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella17~COUTCOUT1_3 " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella17~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 170 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella17~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella17~COUT " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella17~COUT\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 170 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella17~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[17\] " "Info: Detected ripple clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[17\]\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella16~COUTCOUT1_3 " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella16~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 162 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella16~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella16~COUT " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella16~COUT\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 162 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella16~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[16\] " "Info: Detected ripple clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[16\]\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[15\] " "Info: Detected ripple clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[15\]\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella12~COUTCOUT1_3 " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella12~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 130 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella12~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[12\] " "Info: Detected ripple clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[12\]\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella12~COUT " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella12~COUT\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 130 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella12~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[13\] " "Info: Detected ripple clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[13\]\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella14~COUT " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella14~COUT\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 146 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella14~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella13~COUTCOUT1_3 " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella13~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 138 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella13~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella13~COUT " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella13~COUT\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 138 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella13~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[14\] " "Info: Detected ripple clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[14\]\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella11~COUTCOUT1_3 " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella11~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 122 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella11~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella11~COUT " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella11~COUT\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 122 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella11~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[11\] " "Info: Detected ripple clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[11\]\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[10\] " "Info: Detected ripple clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[10\]\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella9~COUT " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella9~COUT\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 106 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella9~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella8~COUTCOUT1_3 " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella8~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 98 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella8~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella8~COUT " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella8~COUT\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 98 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella8~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella7~COUTCOUT1_3 " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella7~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 90 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella7~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella7~COUT " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella7~COUT\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 90 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella7~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella6~COUTCOUT1_3 " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella6~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 82 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella6~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella6~COUT " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella6~COUT\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 82 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella6~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella4~COUT " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella4~COUT\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 66 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella4~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella3~COUTCOUT1_3 " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella3~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 58 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella3~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella3~COUT " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella3~COUT\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 58 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella3~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella2~COUTCOUT1_3 " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella2~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 50 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella2~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella2~COUT " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella2~COUT\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 50 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella2~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella1~COUTCOUT1_3 " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella1~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 42 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella1~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella1~COUT " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella1~COUT\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 42 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella1~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[29\] " "Info: Detected ripple clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[29\]\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella28~COUTCOUT1_3 " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella28~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 258 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella28~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella28~COUT " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella28~COUT\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 258 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella28~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[28\] " "Info: Detected ripple clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[28\]\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella27~COUTCOUT1_3 " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella27~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 250 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella27~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella27~COUT " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella27~COUT\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 250 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella27~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[27\] " "Info: Detected ripple clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[27\]\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella26~COUTCOUT1_3 " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella26~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 242 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella26~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella26~COUT " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella26~COUT\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 242 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella26~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[26\] " "Info: Detected ripple clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[26\]\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[25\] " "Info: Detected ripple clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[25\]\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella24~COUT " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella24~COUT\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 226 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella24~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[24\] " "Info: Detected ripple clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[24\]\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella23~COUTCOUT1_3 " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella23~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 218 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella23~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella23~COUT " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella23~COUT\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 218 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella23~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[23\] " "Info: Detected ripple clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[23\]\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella22~COUTCOUT1_3 " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella22~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 210 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella22~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella22~COUT " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella22~COUT\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 210 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella22~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[22\] " "Info: Detected ripple clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[22\]\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella21~COUTCOUT1_3 " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella21~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 202 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella21~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella21~COUT " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella21~COUT\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 202 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella21~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[21\] " "Info: Detected ripple clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[21\]\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[20\] " "Info: Detected ripple clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[20\]\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella19~COUT " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella19~COUT\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 186 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella19~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[19\] " "Info: Detected ripple clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[19\]\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella16~COUTCOUT1_3 " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella16~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 162 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella16~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[16\] " "Info: Detected ripple clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[16\]\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella18~COUTCOUT1_3 " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella18~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 178 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella18~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella16~COUT " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella16~COUT\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 162 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella16~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[17\] " "Info: Detected ripple clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[17\]\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella18~COUT " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella18~COUT\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 178 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella18~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella17~COUTCOUT1_3 " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella17~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 170 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella17~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella17~COUT " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella17~COUT\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 170 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella17~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[18\] " "Info: Detected ripple clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[18\]\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[15\] " "Info: Detected ripple clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[15\]\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella14~COUT " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella14~COUT\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 146 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella14~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[14\] " "Info: Detected ripple clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[14\]\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella13~COUTCOUT1_3 " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella13~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 138 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella13~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[12\] " "Info: Detected ripple clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[12\]\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella13~COUT " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella13~COUT\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 138 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella13~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella12~COUTCOUT1_3 " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella12~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 130 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella12~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella12~COUT " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella12~COUT\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 130 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella12~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[13\] " "Info: Detected ripple clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[13\]\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella11~COUTCOUT1_3 " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella11~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 122 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella11~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella11~COUT " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella11~COUT\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 122 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella11~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[11\] " "Info: Detected ripple clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[11\]\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[10\] " "Info: Detected ripple clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[10\]\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella9~COUT " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella9~COUT\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 106 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella9~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella8~COUTCOUT1_3 " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella8~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 98 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella8~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella8~COUT " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella8~COUT\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 98 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella8~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella7~COUTCOUT1_3 " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella7~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 90 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella7~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella7~COUT " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella7~COUT\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 90 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella7~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella6~COUTCOUT1_3 " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella6~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 82 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella6~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella6~COUT " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella6~COUT\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 82 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella6~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella4~COUT " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella4~COUT\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 66 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella4~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella3~COUTCOUT1_3 " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella3~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 58 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella3~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella3~COUT " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella3~COUT\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 58 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella3~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella2~COUTCOUT1_3 " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella2~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 50 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella2~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella2~COUT " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella2~COUT\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 50 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella2~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella1~COUTCOUT1_3 " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella1~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 42 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella1~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella1~COUT " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella1~COUT\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 42 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella1~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[29\] " "Info: Detected ripple clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[29\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella28~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella28~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 258 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella28~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella28~COUT " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella28~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 258 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella28~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[28\] " "Info: Detected ripple clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[28\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella27~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella27~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 250 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella27~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella27~COUT " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella27~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 250 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella27~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[27\] " "Info: Detected ripple clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[27\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella26~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella26~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 242 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella26~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella26~COUT " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella26~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 242 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella26~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[24\] " "Info: Detected ripple clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[24\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[26\] " "Info: Detected ripple clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[26\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella24~COUT " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella24~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 226 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella24~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[25\] " "Info: Detected ripple clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[25\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[20\] " "Info: Detected ripple clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[20\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella21~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella21~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 202 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella21~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[21\] " "Info: Detected ripple clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[21\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella23~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella23~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 218 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella23~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella21~COUT " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella21~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 202 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella21~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[22\] " "Info: Detected ripple clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[22\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella23~COUT " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella23~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 218 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella23~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella22~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella22~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 210 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella22~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella22~COUT " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella22~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 210 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella22~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[23\] " "Info: Detected ripple clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[23\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella19~COUT " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella19~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 186 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella19~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[19\] " "Info: Detected ripple clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[19\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella18~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella18~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 178 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella18~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella18~COUT " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella18~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 178 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella18~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[18\] " "Info: Detected ripple clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[18\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella17~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella17~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 170 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella17~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[16\] " "Info: Detected ripple clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[16\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella17~COUT " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella17~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 170 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella17~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella16~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella16~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 162 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella16~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella16~COUT " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella16~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 162 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella16~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[17\] " "Info: Detected ripple clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[17\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[14\] " "Info: Detected ripple clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[14\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella13~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella13~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 138 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella13~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella13~COUT " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella13~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 138 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella13~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[13\] " "Info: Detected ripple clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[13\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella12~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella12~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 130 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella12~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella12~COUT " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella12~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 130 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella12~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[12\] " "Info: Detected ripple clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[12\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella14~COUT " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella14~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 146 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella14~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[15\] " "Info: Detected ripple clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[15\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella11~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella11~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 122 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella11~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella11~COUT " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella11~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 122 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella11~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[11\] " "Info: Detected ripple clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[11\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[10\] " "Info: Detected ripple clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[10\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella9~COUT " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella9~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 106 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella9~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella8~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella8~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 98 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella8~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella8~COUT " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella8~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 98 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella8~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella7~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella7~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 90 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella7~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella7~COUT " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella7~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 90 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella7~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella6~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella6~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 82 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella6~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella6~COUT " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella6~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 82 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella6~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella4~COUT " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella4~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 66 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella4~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella3~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella3~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 58 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella3~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella3~COUT " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella3~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 58 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella3~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella2~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella2~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 50 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella2~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella2~COUT " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella2~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 50 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella2~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella1~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella1~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 42 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella1~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella1~COUT " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella1~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 42 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella1~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[29\] " "Info: Detected ripple clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[29\]\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella28~COUTCOUT1_3 " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella28~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 258 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella28~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella28~COUT " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella28~COUT\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 258 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella28~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[28\] " "Info: Detected ripple clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[28\]\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella27~COUTCOUT1_3 " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella27~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 250 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella27~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella27~COUT " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella27~COUT\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 250 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella27~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[27\] " "Info: Detected ripple clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[27\]\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella26~COUTCOUT1_3 " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella26~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 242 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella26~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella26~COUT " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella26~COUT\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 242 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella26~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[26\] " "Info: Detected ripple clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[26\]\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[25\] " "Info: Detected ripple clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[25\]\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella24~COUT " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella24~COUT\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 226 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella24~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[24\] " "Info: Detected ripple clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[24\]\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella23~COUTCOUT1_3 " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella23~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 218 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella23~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[22\] " "Info: Detected ripple clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[22\]\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella23~COUT " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella23~COUT\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 218 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella23~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella22~COUTCOUT1_3 " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella22~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 210 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella22~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella22~COUT " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella22~COUT\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 210 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella22~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[23\] " "Info: Detected ripple clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[23\]\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella21~COUTCOUT1_3 " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella21~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 202 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella21~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella21~COUT " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella21~COUT\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 202 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella21~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[21\] " "Info: Detected ripple clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[21\]\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[20\] " "Info: Detected ripple clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[20\]\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella19~COUT " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella19~COUT\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 186 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella19~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[19\] " "Info: Detected ripple clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[19\]\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella18~COUTCOUT1_3 " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella18~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 178 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella18~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella18~COUT " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella18~COUT\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 178 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella18~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[18\] " "Info: Detected ripple clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[18\]\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella17~COUTCOUT1_3 " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella17~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 170 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella17~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella17~COUT " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella17~COUT\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 170 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella17~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[17\] " "Info: Detected ripple clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[17\]\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella16~COUTCOUT1_3 " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella16~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 162 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella16~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella16~COUT " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella16~COUT\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 162 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella16~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[16\] " "Info: Detected ripple clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[16\]\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[14\] " "Info: Detected ripple clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[14\]\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella14~COUT " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella14~COUT\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 146 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella14~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[15\] " "Info: Detected ripple clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[15\]\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella13~COUTCOUT1_3 " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella13~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 138 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella13~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella13~COUT " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella13~COUT\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 138 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella13~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[13\] " "Info: Detected ripple clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[13\]\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella12~COUTCOUT1_3 " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella12~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 130 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella12~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella12~COUT " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella12~COUT\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 130 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella12~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[12\] " "Info: Detected ripple clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[12\]\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella11~COUTCOUT1_3 " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella11~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 122 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella11~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella11~COUT " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella11~COUT\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 122 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella11~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[11\] " "Info: Detected ripple clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[11\]\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella8~COUTCOUT1_3 " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella8~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 98 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella8~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella8~COUT " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella8~COUT\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 98 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella8~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella9~COUT " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella9~COUT\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 106 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella9~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[10\] " "Info: Detected ripple clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[10\]\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella7~COUTCOUT1_3 " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella7~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 90 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella7~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella7~COUT " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella7~COUT\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 90 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella7~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella6~COUTCOUT1_3 " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella6~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 82 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella6~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella6~COUT " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella6~COUT\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 82 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella6~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella4~COUT " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella4~COUT\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 66 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella4~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella3~COUTCOUT1_3 " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella3~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 58 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella3~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella3~COUT " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella3~COUT\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 58 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella3~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella2~COUTCOUT1_3 " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella2~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 50 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella2~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella2~COUT " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella2~COUT\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 50 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella2~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella1~COUTCOUT1_3 " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella1~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 42 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella1~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella1~COUT " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella1~COUT\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 42 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella1~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella29~COUT " "Info: Detected gated clock \"divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella29~COUT\" as buffer" {  } { { "db/cntr_lgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_lgj.tdf" 266 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor10:inst22\|lpm_counter:lpm_counter_component\|cntr_lgj:auto_generated\|counter_cella29~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella29~COUT " "Info: Detected gated clock \"divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella29~COUT\" as buffer" {  } { { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 266 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|counter_cella29~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella29~COUT " "Info: Detected gated clock \"divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella29~COUT\" as buffer" {  } { { "db/cntr_5fj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5fj.tdf" 266 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor100:inst24\|lpm_counter:lpm_counter_component\|cntr_5fj:auto_generated\|counter_cella29~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella29~COUT " "Info: Detected gated clock \"divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella29~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_5ij.tdf" 266 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst14\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella29~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella29~COUT " "Info: Detected gated clock \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella29~COUT\" as buffer" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 266 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella29~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "FPGA_PIN10 register divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[13\] register divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[15\] 122.06 MHz 8.193 ns Internal " "Info: Clock \"FPGA_PIN10\" has Internal fmax of 122.06 MHz between source register \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[13\]\" and destination register \"divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[15\]\" (period= 8.193 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.932 ns + Longest register register " "Info: + Longest register to register delay is 7.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[13\] 1 REG LC_X20_Y10_N8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y10_N8; Fanout = 4; REG Node = 'divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[13] } "NODE_NAME" } } { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.581 ns) + CELL(0.590 ns) 2.171 ns divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~3 2 COMB LC_X22_Y9_N2 1 " "Info: 2: + IC(1.581 ns) + CELL(0.590 ns) = 2.171 ns; Loc. = LC_X22_Y9_N2; Fanout = 1; COMB Node = 'divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.171 ns" { divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[13] divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~3 } "NODE_NAME" } } { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.292 ns) 4.021 ns divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~4 3 COMB LC_X20_Y8_N8 1 " "Info: 3: + IC(1.558 ns) + CELL(0.292 ns) = 4.021 ns; Loc. = LC_X20_Y8_N8; Fanout = 1; COMB Node = 'divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~3 divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4 } "NODE_NAME" } } { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.442 ns) 4.877 ns divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\] 4 COMB LC_X20_Y8_N6 1 " "Info: 4: + IC(0.414 ns) + CELL(0.442 ns) = 4.877 ns; Loc. = LC_X20_Y8_N6; Fanout = 1; COMB Node = 'divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4 divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.114 ns) 5.417 ns divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|modulus_trigger 5 COMB LC_X20_Y8_N5 31 " "Info: 5: + IC(0.426 ns) + CELL(0.114 ns) = 5.417 ns; Loc. = LC_X20_Y8_N5; Fanout = 31; COMB Node = 'divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|modulus_trigger'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 288 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(1.225 ns) 7.932 ns divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[15\] 6 REG LC_X20_Y9_N0 4 " "Info: 6: + IC(1.290 ns) + CELL(1.225 ns) = 7.932 ns; Loc. = LC_X20_Y9_N0; Fanout = 4; REG Node = 'divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|modulus_trigger divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.663 ns ( 33.57 % ) " "Info: Total cell delay = 2.663 ns ( 33.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.269 ns ( 66.43 % ) " "Info: Total interconnect delay = 5.269 ns ( 66.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.932 ns" { divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[13] divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~3 divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4 divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|modulus_trigger divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.932 ns" { divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[13] {} divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~3 {} divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4 {} divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] {} divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|modulus_trigger {} divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[15] {} } { 0.000ns 1.581ns 1.558ns 0.414ns 0.426ns 1.290ns } { 0.000ns 0.590ns 0.292ns 0.442ns 0.114ns 1.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FPGA_PIN10 destination 2.782 ns + Shortest register " "Info: + Shortest clock path from clock \"FPGA_PIN10\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns FPGA_PIN10 1 CLK PIN_10 150 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 150; CLK Node = 'FPGA_PIN10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_PIN10 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 328 -280 -112 344 "FPGA_PIN10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[15\] 2 REG LC_X20_Y9_N0 4 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X20_Y9_N0; Fanout = 4; REG Node = 'divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { FPGA_PIN10 divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { FPGA_PIN10 divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { FPGA_PIN10 {} FPGA_PIN10~out0 {} divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[15] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FPGA_PIN10 source 2.782 ns - Longest register " "Info: - Longest clock path from clock \"FPGA_PIN10\" to source register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns FPGA_PIN10 1 CLK PIN_10 150 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 150; CLK Node = 'FPGA_PIN10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_PIN10 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 328 -280 -112 344 "FPGA_PIN10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[13\] 2 REG LC_X20_Y10_N8 4 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X20_Y10_N8; Fanout = 4; REG Node = 'divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { FPGA_PIN10 divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[13] } "NODE_NAME" } } { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { FPGA_PIN10 divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { FPGA_PIN10 {} FPGA_PIN10~out0 {} divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[13] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { FPGA_PIN10 divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { FPGA_PIN10 {} FPGA_PIN10~out0 {} divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[15] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { FPGA_PIN10 divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { FPGA_PIN10 {} FPGA_PIN10~out0 {} divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[13] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.932 ns" { divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[13] divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~3 divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4 divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|modulus_trigger divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.932 ns" { divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[13] {} divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~3 {} divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4 {} divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] {} divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|modulus_trigger {} divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[15] {} } { 0.000ns 1.581ns 1.558ns 0.414ns 0.426ns 1.290ns } { 0.000ns 0.590ns 0.292ns 0.442ns 0.114ns 1.225ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { FPGA_PIN10 divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { FPGA_PIN10 {} FPGA_PIN10~out0 {} divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[15] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { FPGA_PIN10 divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { FPGA_PIN10 {} FPGA_PIN10~out0 {} divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[13] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "FPGA_PIN35 register register 7474:inst\|9 7474:inst\|10 275.03 MHz Internal " "Info: Clock \"FPGA_PIN35\" Internal fmax is restricted to 275.03 MHz between source register \"7474:inst\|9\" and destination register \"7474:inst\|10\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.833 ns + Longest register register " "Info: + Longest register to register delay is 0.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7474:inst\|9 1 REG LC_X26_Y7_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y7_N0; Fanout = 3; REG Node = '7474:inst\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:inst|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.309 ns) 0.833 ns 7474:inst\|10 2 REG LC_X26_Y7_N5 3 " "Info: 2: + IC(0.524 ns) + CELL(0.309 ns) = 0.833 ns; Loc. = LC_X26_Y7_N5; Fanout = 3; REG Node = '7474:inst\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { 7474:inst|9 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 37.09 % ) " "Info: Total cell delay = 0.309 ns ( 37.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.524 ns ( 62.91 % ) " "Info: Total interconnect delay = 0.524 ns ( 62.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { 7474:inst|9 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.833 ns" { 7474:inst|9 {} 7474:inst|10 {} } { 0.000ns 0.524ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FPGA_PIN35 destination 8.953 ns + Shortest register " "Info: + Shortest clock path from clock \"FPGA_PIN35\" to destination register is 8.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns FPGA_PIN35 1 CLK PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'FPGA_PIN35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_PIN35 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 704 368 536 720 "FPGA_PIN35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.671 ns) + CELL(0.114 ns) 3.260 ns inst33~0 2 COMB LC_X21_Y7_N2 1 " "Info: 2: + IC(1.671 ns) + CELL(0.114 ns) = 3.260 ns; Loc. = LC_X21_Y7_N2; Fanout = 1; COMB Node = 'inst33~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { FPGA_PIN35 inst33~0 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.556 ns inst33 3 COMB LC_X21_Y7_N3 2 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 3.556 ns; Loc. = LC_X21_Y7_N3; Fanout = 2; COMB Node = 'inst33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { inst33~0 inst33 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.686 ns) + CELL(0.711 ns) 8.953 ns 7474:inst\|10 4 REG LC_X26_Y7_N5 3 " "Info: 4: + IC(4.686 ns) + CELL(0.711 ns) = 8.953 ns; Loc. = LC_X26_Y7_N5; Fanout = 3; REG Node = '7474:inst\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { inst33 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.414 ns ( 26.96 % ) " "Info: Total cell delay = 2.414 ns ( 26.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.539 ns ( 73.04 % ) " "Info: Total interconnect delay = 6.539 ns ( 73.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.953 ns" { FPGA_PIN35 inst33~0 inst33 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.953 ns" { FPGA_PIN35 {} FPGA_PIN35~out0 {} inst33~0 {} inst33 {} 7474:inst|10 {} } { 0.000ns 0.000ns 1.671ns 0.182ns 4.686ns } { 0.000ns 1.475ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FPGA_PIN35 source 8.953 ns - Longest register " "Info: - Longest clock path from clock \"FPGA_PIN35\" to source register is 8.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns FPGA_PIN35 1 CLK PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'FPGA_PIN35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_PIN35 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 704 368 536 720 "FPGA_PIN35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.671 ns) + CELL(0.114 ns) 3.260 ns inst33~0 2 COMB LC_X21_Y7_N2 1 " "Info: 2: + IC(1.671 ns) + CELL(0.114 ns) = 3.260 ns; Loc. = LC_X21_Y7_N2; Fanout = 1; COMB Node = 'inst33~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { FPGA_PIN35 inst33~0 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.556 ns inst33 3 COMB LC_X21_Y7_N3 2 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 3.556 ns; Loc. = LC_X21_Y7_N3; Fanout = 2; COMB Node = 'inst33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { inst33~0 inst33 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.686 ns) + CELL(0.711 ns) 8.953 ns 7474:inst\|9 4 REG LC_X26_Y7_N0 3 " "Info: 4: + IC(4.686 ns) + CELL(0.711 ns) = 8.953 ns; Loc. = LC_X26_Y7_N0; Fanout = 3; REG Node = '7474:inst\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { inst33 7474:inst|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.414 ns ( 26.96 % ) " "Info: Total cell delay = 2.414 ns ( 26.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.539 ns ( 73.04 % ) " "Info: Total interconnect delay = 6.539 ns ( 73.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.953 ns" { FPGA_PIN35 inst33~0 inst33 7474:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.953 ns" { FPGA_PIN35 {} FPGA_PIN35~out0 {} inst33~0 {} inst33 {} 7474:inst|9 {} } { 0.000ns 0.000ns 1.671ns 0.182ns 4.686ns } { 0.000ns 1.475ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.953 ns" { FPGA_PIN35 inst33~0 inst33 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.953 ns" { FPGA_PIN35 {} FPGA_PIN35~out0 {} inst33~0 {} inst33 {} 7474:inst|10 {} } { 0.000ns 0.000ns 1.671ns 0.182ns 4.686ns } { 0.000ns 1.475ns 0.114ns 0.114ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.953 ns" { FPGA_PIN35 inst33~0 inst33 7474:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.953 ns" { FPGA_PIN35 {} FPGA_PIN35~out0 {} inst33~0 {} inst33 {} 7474:inst|9 {} } { 0.000ns 0.000ns 1.671ns 0.182ns 4.686ns } { 0.000ns 1.475ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { 7474:inst|9 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.833 ns" { 7474:inst|9 {} 7474:inst|10 {} } { 0.000ns 0.524ns } { 0.000ns 0.309ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.953 ns" { FPGA_PIN35 inst33~0 inst33 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.953 ns" { FPGA_PIN35 {} FPGA_PIN35~out0 {} inst33~0 {} inst33 {} 7474:inst|10 {} } { 0.000ns 0.000ns 1.671ns 0.182ns 4.686ns } { 0.000ns 1.475ns 0.114ns 0.114ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.953 ns" { FPGA_PIN35 inst33~0 inst33 7474:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.953 ns" { FPGA_PIN35 {} FPGA_PIN35~out0 {} inst33~0 {} inst33 {} 7474:inst|9 {} } { 0.000ns 0.000ns 1.671ns 0.182ns 4.686ns } { 0.000ns 1.475ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { 7474:inst|10 {} } {  } {  } "" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "FPGA_PIN29 register register 7474:inst\|9 7474:inst\|10 275.03 MHz Internal " "Info: Clock \"FPGA_PIN29\" Internal fmax is restricted to 275.03 MHz between source register \"7474:inst\|9\" and destination register \"7474:inst\|10\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.833 ns + Longest register register " "Info: + Longest register to register delay is 0.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7474:inst\|9 1 REG LC_X26_Y7_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y7_N0; Fanout = 3; REG Node = '7474:inst\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:inst|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.309 ns) 0.833 ns 7474:inst\|10 2 REG LC_X26_Y7_N5 3 " "Info: 2: + IC(0.524 ns) + CELL(0.309 ns) = 0.833 ns; Loc. = LC_X26_Y7_N5; Fanout = 3; REG Node = '7474:inst\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { 7474:inst|9 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 37.09 % ) " "Info: Total cell delay = 0.309 ns ( 37.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.524 ns ( 62.91 % ) " "Info: Total interconnect delay = 0.524 ns ( 62.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { 7474:inst|9 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.833 ns" { 7474:inst|9 {} 7474:inst|10 {} } { 0.000ns 0.524ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FPGA_PIN29 destination 9.491 ns + Shortest register " "Info: + Shortest clock path from clock \"FPGA_PIN29\" to destination register is 9.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns FPGA_PIN29 1 CLK PIN_85 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_85; Fanout = 1; CLK Node = 'FPGA_PIN29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_PIN29 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 440 232 400 456 "FPGA_PIN29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.733 ns) + CELL(0.590 ns) 3.798 ns inst33~0 2 COMB LC_X21_Y7_N2 1 " "Info: 2: + IC(1.733 ns) + CELL(0.590 ns) = 3.798 ns; Loc. = LC_X21_Y7_N2; Fanout = 1; COMB Node = 'inst33~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.323 ns" { FPGA_PIN29 inst33~0 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.094 ns inst33 3 COMB LC_X21_Y7_N3 2 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 4.094 ns; Loc. = LC_X21_Y7_N3; Fanout = 2; COMB Node = 'inst33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { inst33~0 inst33 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.686 ns) + CELL(0.711 ns) 9.491 ns 7474:inst\|10 4 REG LC_X26_Y7_N5 3 " "Info: 4: + IC(4.686 ns) + CELL(0.711 ns) = 9.491 ns; Loc. = LC_X26_Y7_N5; Fanout = 3; REG Node = '7474:inst\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { inst33 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.890 ns ( 30.45 % ) " "Info: Total cell delay = 2.890 ns ( 30.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.601 ns ( 69.55 % ) " "Info: Total interconnect delay = 6.601 ns ( 69.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.491 ns" { FPGA_PIN29 inst33~0 inst33 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.491 ns" { FPGA_PIN29 {} FPGA_PIN29~out0 {} inst33~0 {} inst33 {} 7474:inst|10 {} } { 0.000ns 0.000ns 1.733ns 0.182ns 4.686ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FPGA_PIN29 source 9.491 ns - Longest register " "Info: - Longest clock path from clock \"FPGA_PIN29\" to source register is 9.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns FPGA_PIN29 1 CLK PIN_85 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_85; Fanout = 1; CLK Node = 'FPGA_PIN29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_PIN29 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 440 232 400 456 "FPGA_PIN29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.733 ns) + CELL(0.590 ns) 3.798 ns inst33~0 2 COMB LC_X21_Y7_N2 1 " "Info: 2: + IC(1.733 ns) + CELL(0.590 ns) = 3.798 ns; Loc. = LC_X21_Y7_N2; Fanout = 1; COMB Node = 'inst33~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.323 ns" { FPGA_PIN29 inst33~0 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.094 ns inst33 3 COMB LC_X21_Y7_N3 2 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 4.094 ns; Loc. = LC_X21_Y7_N3; Fanout = 2; COMB Node = 'inst33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { inst33~0 inst33 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.686 ns) + CELL(0.711 ns) 9.491 ns 7474:inst\|9 4 REG LC_X26_Y7_N0 3 " "Info: 4: + IC(4.686 ns) + CELL(0.711 ns) = 9.491 ns; Loc. = LC_X26_Y7_N0; Fanout = 3; REG Node = '7474:inst\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { inst33 7474:inst|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.890 ns ( 30.45 % ) " "Info: Total cell delay = 2.890 ns ( 30.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.601 ns ( 69.55 % ) " "Info: Total interconnect delay = 6.601 ns ( 69.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.491 ns" { FPGA_PIN29 inst33~0 inst33 7474:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.491 ns" { FPGA_PIN29 {} FPGA_PIN29~out0 {} inst33~0 {} inst33 {} 7474:inst|9 {} } { 0.000ns 0.000ns 1.733ns 0.182ns 4.686ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.491 ns" { FPGA_PIN29 inst33~0 inst33 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.491 ns" { FPGA_PIN29 {} FPGA_PIN29~out0 {} inst33~0 {} inst33 {} 7474:inst|10 {} } { 0.000ns 0.000ns 1.733ns 0.182ns 4.686ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.491 ns" { FPGA_PIN29 inst33~0 inst33 7474:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.491 ns" { FPGA_PIN29 {} FPGA_PIN29~out0 {} inst33~0 {} inst33 {} 7474:inst|9 {} } { 0.000ns 0.000ns 1.733ns 0.182ns 4.686ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { 7474:inst|9 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.833 ns" { 7474:inst|9 {} 7474:inst|10 {} } { 0.000ns 0.524ns } { 0.000ns 0.309ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.491 ns" { FPGA_PIN29 inst33~0 inst33 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.491 ns" { FPGA_PIN29 {} FPGA_PIN29~out0 {} inst33~0 {} inst33 {} 7474:inst|10 {} } { 0.000ns 0.000ns 1.733ns 0.182ns 4.686ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.491 ns" { FPGA_PIN29 inst33~0 inst33 7474:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.491 ns" { FPGA_PIN29 {} FPGA_PIN29~out0 {} inst33~0 {} inst33 {} 7474:inst|9 {} } { 0.000ns 0.000ns 1.733ns 0.182ns 4.686ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { 7474:inst|10 {} } {  } {  } "" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "FPGA_PIN38 register register 7474:inst\|9 7474:inst\|10 275.03 MHz Internal " "Info: Clock \"FPGA_PIN38\" Internal fmax is restricted to 275.03 MHz between source register \"7474:inst\|9\" and destination register \"7474:inst\|10\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.833 ns + Longest register register " "Info: + Longest register to register delay is 0.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7474:inst\|9 1 REG LC_X26_Y7_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y7_N0; Fanout = 3; REG Node = '7474:inst\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:inst|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.309 ns) 0.833 ns 7474:inst\|10 2 REG LC_X26_Y7_N5 3 " "Info: 2: + IC(0.524 ns) + CELL(0.309 ns) = 0.833 ns; Loc. = LC_X26_Y7_N5; Fanout = 3; REG Node = '7474:inst\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { 7474:inst|9 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 37.09 % ) " "Info: Total cell delay = 0.309 ns ( 37.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.524 ns ( 62.91 % ) " "Info: Total interconnect delay = 0.524 ns ( 62.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { 7474:inst|9 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.833 ns" { 7474:inst|9 {} 7474:inst|10 {} } { 0.000ns 0.524ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FPGA_PIN38 destination 10.774 ns + Shortest register " "Info: + Shortest clock path from clock \"FPGA_PIN38\" to destination register is 10.774 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns FPGA_PIN38 1 CLK PIN_5 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_5; Fanout = 1; CLK Node = 'FPGA_PIN38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_PIN38 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 1056 376 544 1072 "FPGA_PIN38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.065 ns) + CELL(0.114 ns) 4.648 ns inst33~1 2 COMB LC_X21_Y7_N9 1 " "Info: 2: + IC(3.065 ns) + CELL(0.114 ns) = 4.648 ns; Loc. = LC_X21_Y7_N9; Fanout = 1; COMB Node = 'inst33~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.179 ns" { FPGA_PIN38 inst33~1 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.292 ns) 5.377 ns inst33 3 COMB LC_X21_Y7_N3 2 " "Info: 3: + IC(0.437 ns) + CELL(0.292 ns) = 5.377 ns; Loc. = LC_X21_Y7_N3; Fanout = 2; COMB Node = 'inst33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { inst33~1 inst33 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.686 ns) + CELL(0.711 ns) 10.774 ns 7474:inst\|10 4 REG LC_X26_Y7_N5 3 " "Info: 4: + IC(4.686 ns) + CELL(0.711 ns) = 10.774 ns; Loc. = LC_X26_Y7_N5; Fanout = 3; REG Node = '7474:inst\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { inst33 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.586 ns ( 24.00 % ) " "Info: Total cell delay = 2.586 ns ( 24.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.188 ns ( 76.00 % ) " "Info: Total interconnect delay = 8.188 ns ( 76.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.774 ns" { FPGA_PIN38 inst33~1 inst33 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.774 ns" { FPGA_PIN38 {} FPGA_PIN38~out0 {} inst33~1 {} inst33 {} 7474:inst|10 {} } { 0.000ns 0.000ns 3.065ns 0.437ns 4.686ns } { 0.000ns 1.469ns 0.114ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FPGA_PIN38 source 10.774 ns - Longest register " "Info: - Longest clock path from clock \"FPGA_PIN38\" to source register is 10.774 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns FPGA_PIN38 1 CLK PIN_5 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_5; Fanout = 1; CLK Node = 'FPGA_PIN38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_PIN38 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 1056 376 544 1072 "FPGA_PIN38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.065 ns) + CELL(0.114 ns) 4.648 ns inst33~1 2 COMB LC_X21_Y7_N9 1 " "Info: 2: + IC(3.065 ns) + CELL(0.114 ns) = 4.648 ns; Loc. = LC_X21_Y7_N9; Fanout = 1; COMB Node = 'inst33~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.179 ns" { FPGA_PIN38 inst33~1 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.292 ns) 5.377 ns inst33 3 COMB LC_X21_Y7_N3 2 " "Info: 3: + IC(0.437 ns) + CELL(0.292 ns) = 5.377 ns; Loc. = LC_X21_Y7_N3; Fanout = 2; COMB Node = 'inst33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { inst33~1 inst33 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.686 ns) + CELL(0.711 ns) 10.774 ns 7474:inst\|9 4 REG LC_X26_Y7_N0 3 " "Info: 4: + IC(4.686 ns) + CELL(0.711 ns) = 10.774 ns; Loc. = LC_X26_Y7_N0; Fanout = 3; REG Node = '7474:inst\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { inst33 7474:inst|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.586 ns ( 24.00 % ) " "Info: Total cell delay = 2.586 ns ( 24.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.188 ns ( 76.00 % ) " "Info: Total interconnect delay = 8.188 ns ( 76.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.774 ns" { FPGA_PIN38 inst33~1 inst33 7474:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.774 ns" { FPGA_PIN38 {} FPGA_PIN38~out0 {} inst33~1 {} inst33 {} 7474:inst|9 {} } { 0.000ns 0.000ns 3.065ns 0.437ns 4.686ns } { 0.000ns 1.469ns 0.114ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.774 ns" { FPGA_PIN38 inst33~1 inst33 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.774 ns" { FPGA_PIN38 {} FPGA_PIN38~out0 {} inst33~1 {} inst33 {} 7474:inst|10 {} } { 0.000ns 0.000ns 3.065ns 0.437ns 4.686ns } { 0.000ns 1.469ns 0.114ns 0.292ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.774 ns" { FPGA_PIN38 inst33~1 inst33 7474:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.774 ns" { FPGA_PIN38 {} FPGA_PIN38~out0 {} inst33~1 {} inst33 {} 7474:inst|9 {} } { 0.000ns 0.000ns 3.065ns 0.437ns 4.686ns } { 0.000ns 1.469ns 0.114ns 0.292ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { 7474:inst|9 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.833 ns" { 7474:inst|9 {} 7474:inst|10 {} } { 0.000ns 0.524ns } { 0.000ns 0.309ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.774 ns" { FPGA_PIN38 inst33~1 inst33 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.774 ns" { FPGA_PIN38 {} FPGA_PIN38~out0 {} inst33~1 {} inst33 {} 7474:inst|10 {} } { 0.000ns 0.000ns 3.065ns 0.437ns 4.686ns } { 0.000ns 1.469ns 0.114ns 0.292ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.774 ns" { FPGA_PIN38 inst33~1 inst33 7474:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.774 ns" { FPGA_PIN38 {} FPGA_PIN38~out0 {} inst33~1 {} inst33 {} 7474:inst|9 {} } { 0.000ns 0.000ns 3.065ns 0.437ns 4.686ns } { 0.000ns 1.469ns 0.114ns 0.292ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { 7474:inst|10 {} } {  } {  } "" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "FPGA_PIN34 register register 7474:inst\|9 7474:inst\|10 275.03 MHz Internal " "Info: Clock \"FPGA_PIN34\" Internal fmax is restricted to 275.03 MHz between source register \"7474:inst\|9\" and destination register \"7474:inst\|10\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.833 ns + Longest register register " "Info: + Longest register to register delay is 0.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7474:inst\|9 1 REG LC_X26_Y7_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y7_N0; Fanout = 3; REG Node = '7474:inst\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:inst|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.309 ns) 0.833 ns 7474:inst\|10 2 REG LC_X26_Y7_N5 3 " "Info: 2: + IC(0.524 ns) + CELL(0.309 ns) = 0.833 ns; Loc. = LC_X26_Y7_N5; Fanout = 3; REG Node = '7474:inst\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { 7474:inst|9 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 37.09 % ) " "Info: Total cell delay = 0.309 ns ( 37.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.524 ns ( 62.91 % ) " "Info: Total interconnect delay = 0.524 ns ( 62.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { 7474:inst|9 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.833 ns" { 7474:inst|9 {} 7474:inst|10 {} } { 0.000ns 0.524ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FPGA_PIN34 destination 9.604 ns + Shortest register " "Info: + Shortest clock path from clock \"FPGA_PIN34\" to destination register is 9.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns FPGA_PIN34 1 CLK PIN_42 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_42; Fanout = 1; CLK Node = 'FPGA_PIN34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_PIN34 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 544 352 520 560 "FPGA_PIN34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.292 ns) 3.478 ns inst33~1 2 COMB LC_X21_Y7_N9 1 " "Info: 2: + IC(1.711 ns) + CELL(0.292 ns) = 3.478 ns; Loc. = LC_X21_Y7_N9; Fanout = 1; COMB Node = 'inst33~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { FPGA_PIN34 inst33~1 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.292 ns) 4.207 ns inst33 3 COMB LC_X21_Y7_N3 2 " "Info: 3: + IC(0.437 ns) + CELL(0.292 ns) = 4.207 ns; Loc. = LC_X21_Y7_N3; Fanout = 2; COMB Node = 'inst33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { inst33~1 inst33 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.686 ns) + CELL(0.711 ns) 9.604 ns 7474:inst\|10 4 REG LC_X26_Y7_N5 3 " "Info: 4: + IC(4.686 ns) + CELL(0.711 ns) = 9.604 ns; Loc. = LC_X26_Y7_N5; Fanout = 3; REG Node = '7474:inst\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { inst33 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.770 ns ( 28.84 % ) " "Info: Total cell delay = 2.770 ns ( 28.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.834 ns ( 71.16 % ) " "Info: Total interconnect delay = 6.834 ns ( 71.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.604 ns" { FPGA_PIN34 inst33~1 inst33 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.604 ns" { FPGA_PIN34 {} FPGA_PIN34~out0 {} inst33~1 {} inst33 {} 7474:inst|10 {} } { 0.000ns 0.000ns 1.711ns 0.437ns 4.686ns } { 0.000ns 1.475ns 0.292ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FPGA_PIN34 source 9.604 ns - Longest register " "Info: - Longest clock path from clock \"FPGA_PIN34\" to source register is 9.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns FPGA_PIN34 1 CLK PIN_42 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_42; Fanout = 1; CLK Node = 'FPGA_PIN34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_PIN34 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 544 352 520 560 "FPGA_PIN34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.292 ns) 3.478 ns inst33~1 2 COMB LC_X21_Y7_N9 1 " "Info: 2: + IC(1.711 ns) + CELL(0.292 ns) = 3.478 ns; Loc. = LC_X21_Y7_N9; Fanout = 1; COMB Node = 'inst33~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { FPGA_PIN34 inst33~1 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.292 ns) 4.207 ns inst33 3 COMB LC_X21_Y7_N3 2 " "Info: 3: + IC(0.437 ns) + CELL(0.292 ns) = 4.207 ns; Loc. = LC_X21_Y7_N3; Fanout = 2; COMB Node = 'inst33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { inst33~1 inst33 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.686 ns) + CELL(0.711 ns) 9.604 ns 7474:inst\|9 4 REG LC_X26_Y7_N0 3 " "Info: 4: + IC(4.686 ns) + CELL(0.711 ns) = 9.604 ns; Loc. = LC_X26_Y7_N0; Fanout = 3; REG Node = '7474:inst\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { inst33 7474:inst|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.770 ns ( 28.84 % ) " "Info: Total cell delay = 2.770 ns ( 28.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.834 ns ( 71.16 % ) " "Info: Total interconnect delay = 6.834 ns ( 71.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.604 ns" { FPGA_PIN34 inst33~1 inst33 7474:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.604 ns" { FPGA_PIN34 {} FPGA_PIN34~out0 {} inst33~1 {} inst33 {} 7474:inst|9 {} } { 0.000ns 0.000ns 1.711ns 0.437ns 4.686ns } { 0.000ns 1.475ns 0.292ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.604 ns" { FPGA_PIN34 inst33~1 inst33 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.604 ns" { FPGA_PIN34 {} FPGA_PIN34~out0 {} inst33~1 {} inst33 {} 7474:inst|10 {} } { 0.000ns 0.000ns 1.711ns 0.437ns 4.686ns } { 0.000ns 1.475ns 0.292ns 0.292ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.604 ns" { FPGA_PIN34 inst33~1 inst33 7474:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.604 ns" { FPGA_PIN34 {} FPGA_PIN34~out0 {} inst33~1 {} inst33 {} 7474:inst|9 {} } { 0.000ns 0.000ns 1.711ns 0.437ns 4.686ns } { 0.000ns 1.475ns 0.292ns 0.292ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { 7474:inst|9 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.833 ns" { 7474:inst|9 {} 7474:inst|10 {} } { 0.000ns 0.524ns } { 0.000ns 0.309ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.604 ns" { FPGA_PIN34 inst33~1 inst33 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.604 ns" { FPGA_PIN34 {} FPGA_PIN34~out0 {} inst33~1 {} inst33 {} 7474:inst|10 {} } { 0.000ns 0.000ns 1.711ns 0.437ns 4.686ns } { 0.000ns 1.475ns 0.292ns 0.292ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.604 ns" { FPGA_PIN34 inst33~1 inst33 7474:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.604 ns" { FPGA_PIN34 {} FPGA_PIN34~out0 {} inst33~1 {} inst33 {} 7474:inst|9 {} } { 0.000ns 0.000ns 1.711ns 0.437ns 4.686ns } { 0.000ns 1.475ns 0.292ns 0.292ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { 7474:inst|10 {} } {  } {  } "" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "FPGA_PIN37 register register 7474:inst\|9 7474:inst\|10 275.03 MHz Internal " "Info: Clock \"FPGA_PIN37\" Internal fmax is restricted to 275.03 MHz between source register \"7474:inst\|9\" and destination register \"7474:inst\|10\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.833 ns + Longest register register " "Info: + Longest register to register delay is 0.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7474:inst\|9 1 REG LC_X26_Y7_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y7_N0; Fanout = 3; REG Node = '7474:inst\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:inst|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.309 ns) 0.833 ns 7474:inst\|10 2 REG LC_X26_Y7_N5 3 " "Info: 2: + IC(0.524 ns) + CELL(0.309 ns) = 0.833 ns; Loc. = LC_X26_Y7_N5; Fanout = 3; REG Node = '7474:inst\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { 7474:inst|9 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 37.09 % ) " "Info: Total cell delay = 0.309 ns ( 37.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.524 ns ( 62.91 % ) " "Info: Total interconnect delay = 0.524 ns ( 62.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { 7474:inst|9 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.833 ns" { 7474:inst|9 {} 7474:inst|10 {} } { 0.000ns 0.524ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FPGA_PIN37 destination 9.415 ns + Shortest register " "Info: + Shortest clock path from clock \"FPGA_PIN37\" to destination register is 9.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns FPGA_PIN37 1 CLK PIN_68 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_68; Fanout = 1; CLK Node = 'FPGA_PIN37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_PIN37 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 888 368 536 904 "FPGA_PIN37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.959 ns) + CELL(0.590 ns) 4.018 ns inst33 2 COMB LC_X21_Y7_N3 2 " "Info: 2: + IC(1.959 ns) + CELL(0.590 ns) = 4.018 ns; Loc. = LC_X21_Y7_N3; Fanout = 2; COMB Node = 'inst33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.549 ns" { FPGA_PIN37 inst33 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.686 ns) + CELL(0.711 ns) 9.415 ns 7474:inst\|10 3 REG LC_X26_Y7_N5 3 " "Info: 3: + IC(4.686 ns) + CELL(0.711 ns) = 9.415 ns; Loc. = LC_X26_Y7_N5; Fanout = 3; REG Node = '7474:inst\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { inst33 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.770 ns ( 29.42 % ) " "Info: Total cell delay = 2.770 ns ( 29.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.645 ns ( 70.58 % ) " "Info: Total interconnect delay = 6.645 ns ( 70.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.415 ns" { FPGA_PIN37 inst33 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.415 ns" { FPGA_PIN37 {} FPGA_PIN37~out0 {} inst33 {} 7474:inst|10 {} } { 0.000ns 0.000ns 1.959ns 4.686ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FPGA_PIN37 source 9.415 ns - Longest register " "Info: - Longest clock path from clock \"FPGA_PIN37\" to source register is 9.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns FPGA_PIN37 1 CLK PIN_68 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_68; Fanout = 1; CLK Node = 'FPGA_PIN37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_PIN37 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 888 368 536 904 "FPGA_PIN37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.959 ns) + CELL(0.590 ns) 4.018 ns inst33 2 COMB LC_X21_Y7_N3 2 " "Info: 2: + IC(1.959 ns) + CELL(0.590 ns) = 4.018 ns; Loc. = LC_X21_Y7_N3; Fanout = 2; COMB Node = 'inst33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.549 ns" { FPGA_PIN37 inst33 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.686 ns) + CELL(0.711 ns) 9.415 ns 7474:inst\|9 3 REG LC_X26_Y7_N0 3 " "Info: 3: + IC(4.686 ns) + CELL(0.711 ns) = 9.415 ns; Loc. = LC_X26_Y7_N0; Fanout = 3; REG Node = '7474:inst\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { inst33 7474:inst|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.770 ns ( 29.42 % ) " "Info: Total cell delay = 2.770 ns ( 29.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.645 ns ( 70.58 % ) " "Info: Total interconnect delay = 6.645 ns ( 70.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.415 ns" { FPGA_PIN37 inst33 7474:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.415 ns" { FPGA_PIN37 {} FPGA_PIN37~out0 {} inst33 {} 7474:inst|9 {} } { 0.000ns 0.000ns 1.959ns 4.686ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.415 ns" { FPGA_PIN37 inst33 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.415 ns" { FPGA_PIN37 {} FPGA_PIN37~out0 {} inst33 {} 7474:inst|10 {} } { 0.000ns 0.000ns 1.959ns 4.686ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.415 ns" { FPGA_PIN37 inst33 7474:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.415 ns" { FPGA_PIN37 {} FPGA_PIN37~out0 {} inst33 {} 7474:inst|9 {} } { 0.000ns 0.000ns 1.959ns 4.686ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { 7474:inst|9 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.833 ns" { 7474:inst|9 {} 7474:inst|10 {} } { 0.000ns 0.524ns } { 0.000ns 0.309ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.415 ns" { FPGA_PIN37 inst33 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.415 ns" { FPGA_PIN37 {} FPGA_PIN37~out0 {} inst33 {} 7474:inst|10 {} } { 0.000ns 0.000ns 1.959ns 4.686ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.415 ns" { FPGA_PIN37 inst33 7474:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.415 ns" { FPGA_PIN37 {} FPGA_PIN37~out0 {} inst33 {} 7474:inst|9 {} } { 0.000ns 0.000ns 1.959ns 4.686ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { 7474:inst|10 {} } {  } {  } "" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "FPGA_PIN10 7 " "Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock \"FPGA_PIN10\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "7474:inst\|9 7474:inst\|10 FPGA_PIN10 4.974 ns " "Info: Found hold time violation between source  pin or register \"7474:inst\|9\" and destination pin or register \"7474:inst\|10\" for clock \"FPGA_PIN10\" (Hold time is 4.974 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.016 ns + Largest " "Info: + Largest clock skew is 6.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FPGA_PIN10 destination 19.593 ns + Longest register " "Info: + Longest clock path from clock \"FPGA_PIN10\" to destination register is 19.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns FPGA_PIN10 1 CLK PIN_10 150 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 150; CLK Node = 'FPGA_PIN10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_PIN10 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 328 -280 -112 344 "FPGA_PIN10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.935 ns) 2.967 ns divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[8\] 2 REG LC_X15_Y5_N3 4 " "Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X15_Y5_N3; Fanout = 4; REG Node = 'divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { FPGA_PIN10 divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[8] } "NODE_NAME" } } { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.590 ns) 4.715 ns divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~2 3 COMB LC_X18_Y5_N2 1 " "Info: 3: + IC(1.158 ns) + CELL(0.590 ns) = 4.715 ns; Loc. = LC_X18_Y5_N2; Fanout = 1; COMB Node = 'divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[8] divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.616 ns) + CELL(0.292 ns) 6.623 ns divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~4 4 COMB LC_X15_Y3_N6 1 " "Info: 4: + IC(1.616 ns) + CELL(0.292 ns) = 6.623 ns; Loc. = LC_X15_Y3_N6; Fanout = 1; COMB Node = 'divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2 divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4 } "NODE_NAME" } } { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.114 ns) 7.165 ns divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\] 5 COMB LC_X15_Y3_N8 1 " "Info: 5: + IC(0.428 ns) + CELL(0.114 ns) = 7.165 ns; Loc. = LC_X15_Y3_N8; Fanout = 1; COMB Node = 'divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4 divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.442 ns) 8.028 ns divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|modulus_trigger 6 COMB LC_X15_Y3_N5 31 " "Info: 6: + IC(0.421 ns) + CELL(0.442 ns) = 8.028 ns; Loc. = LC_X15_Y3_N5; Fanout = 31; COMB Node = 'divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|modulus_trigger'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 288 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.330 ns) + CELL(0.935 ns) 11.293 ns inst18 7 REG LC_X23_Y8_N3 2 " "Info: 7: + IC(2.330 ns) + CELL(0.935 ns) = 11.293 ns; Loc. = LC_X23_Y8_N3; Fanout = 2; REG Node = 'inst18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.265 ns" { divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|modulus_trigger inst18 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 584 304 368 664 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.584 ns) + CELL(0.590 ns) 13.467 ns inst33~1 8 COMB LC_X21_Y7_N9 1 " "Info: 8: + IC(1.584 ns) + CELL(0.590 ns) = 13.467 ns; Loc. = LC_X21_Y7_N9; Fanout = 1; COMB Node = 'inst33~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.174 ns" { inst18 inst33~1 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.292 ns) 14.196 ns inst33 9 COMB LC_X21_Y7_N3 2 " "Info: 9: + IC(0.437 ns) + CELL(0.292 ns) = 14.196 ns; Loc. = LC_X21_Y7_N3; Fanout = 2; COMB Node = 'inst33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { inst33~1 inst33 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.686 ns) + CELL(0.711 ns) 19.593 ns 7474:inst\|10 10 REG LC_X26_Y7_N5 3 " "Info: 10: + IC(4.686 ns) + CELL(0.711 ns) = 19.593 ns; Loc. = LC_X26_Y7_N5; Fanout = 3; REG Node = '7474:inst\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { inst33 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.370 ns ( 32.51 % ) " "Info: Total cell delay = 6.370 ns ( 32.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.223 ns ( 67.49 % ) " "Info: Total interconnect delay = 13.223 ns ( 67.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.593 ns" { FPGA_PIN10 divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[8] divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2 divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4 divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|modulus_trigger inst18 inst33~1 inst33 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.593 ns" { FPGA_PIN10 {} FPGA_PIN10~out0 {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[8] {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2 {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4 {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|modulus_trigger {} inst18 {} inst33~1 {} inst33 {} 7474:inst|10 {} } { 0.000ns 0.000ns 0.563ns 1.158ns 1.616ns 0.428ns 0.421ns 2.330ns 1.584ns 0.437ns 4.686ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.292ns 0.114ns 0.442ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FPGA_PIN10 source 13.577 ns - Shortest register " "Info: - Shortest clock path from clock \"FPGA_PIN10\" to source register is 13.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns FPGA_PIN10 1 CLK PIN_10 150 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 150; CLK Node = 'FPGA_PIN10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_PIN10 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 328 -280 -112 344 "FPGA_PIN10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.935 ns) 3.006 ns divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[29\] 2 REG LC_X20_Y8_N4 3 " "Info: 2: + IC(0.602 ns) + CELL(0.935 ns) = 3.006 ns; Loc. = LC_X20_Y8_N4; Fanout = 3; REG Node = 'divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|safe_q\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { FPGA_PIN10 divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[29] } "NODE_NAME" } } { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 289 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.583 ns) 4.108 ns divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella29~COUT 3 COMB LC_X20_Y8_N4 1 " "Info: 3: + IC(0.519 ns) + CELL(0.583 ns) = 4.108 ns; Loc. = LC_X20_Y8_N4; Fanout = 1; COMB Node = 'divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|counter_cella29~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[29] divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella29~COUT } "NODE_NAME" } } { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 266 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 4.729 ns divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|modulus_trigger 4 COMB LC_X20_Y8_N5 31 " "Info: 4: + IC(0.000 ns) + CELL(0.621 ns) = 4.729 ns; Loc. = LC_X20_Y8_N5; Fanout = 31; COMB Node = 'divisor5:inst20\|lpm_counter:lpm_counter_component\|cntr_jgj:auto_generated\|modulus_trigger'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella29~COUT divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_jgj.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_jgj.tdf" 288 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.935 ns) 6.926 ns inst21 5 REG LC_X21_Y7_N5 2 " "Info: 5: + IC(1.262 ns) + CELL(0.935 ns) = 6.926 ns; Loc. = LC_X21_Y7_N5; Fanout = 2; REG Node = 'inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.197 ns" { divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|modulus_trigger inst21 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 728 312 376 808 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.442 ns) 7.884 ns inst33~0 6 COMB LC_X21_Y7_N2 1 " "Info: 6: + IC(0.516 ns) + CELL(0.442 ns) = 7.884 ns; Loc. = LC_X21_Y7_N2; Fanout = 1; COMB Node = 'inst33~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { inst21 inst33~0 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 8.180 ns inst33 7 COMB LC_X21_Y7_N3 2 " "Info: 7: + IC(0.182 ns) + CELL(0.114 ns) = 8.180 ns; Loc. = LC_X21_Y7_N3; Fanout = 2; COMB Node = 'inst33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { inst33~0 inst33 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.686 ns) + CELL(0.711 ns) 13.577 ns 7474:inst\|9 8 REG LC_X26_Y7_N0 3 " "Info: 8: + IC(4.686 ns) + CELL(0.711 ns) = 13.577 ns; Loc. = LC_X26_Y7_N0; Fanout = 3; REG Node = '7474:inst\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { inst33 7474:inst|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.810 ns ( 42.79 % ) " "Info: Total cell delay = 5.810 ns ( 42.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.767 ns ( 57.21 % ) " "Info: Total interconnect delay = 7.767 ns ( 57.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.577 ns" { FPGA_PIN10 divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[29] divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella29~COUT divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|modulus_trigger inst21 inst33~0 inst33 7474:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.577 ns" { FPGA_PIN10 {} FPGA_PIN10~out0 {} divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[29] {} divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella29~COUT {} divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|modulus_trigger {} inst21 {} inst33~0 {} inst33 {} 7474:inst|9 {} } { 0.000ns 0.000ns 0.602ns 0.519ns 0.000ns 1.262ns 0.516ns 0.182ns 4.686ns } { 0.000ns 1.469ns 0.935ns 0.583ns 0.621ns 0.935ns 0.442ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.593 ns" { FPGA_PIN10 divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[8] divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2 divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4 divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|modulus_trigger inst18 inst33~1 inst33 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.593 ns" { FPGA_PIN10 {} FPGA_PIN10~out0 {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[8] {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2 {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4 {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|modulus_trigger {} inst18 {} inst33~1 {} inst33 {} 7474:inst|10 {} } { 0.000ns 0.000ns 0.563ns 1.158ns 1.616ns 0.428ns 0.421ns 2.330ns 1.584ns 0.437ns 4.686ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.292ns 0.114ns 0.442ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.577 ns" { FPGA_PIN10 divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[29] divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella29~COUT divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|modulus_trigger inst21 inst33~0 inst33 7474:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.577 ns" { FPGA_PIN10 {} FPGA_PIN10~out0 {} divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[29] {} divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella29~COUT {} divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|modulus_trigger {} inst21 {} inst33~0 {} inst33 {} 7474:inst|9 {} } { 0.000ns 0.000ns 0.602ns 0.519ns 0.000ns 1.262ns 0.516ns 0.182ns 4.686ns } { 0.000ns 1.469ns 0.935ns 0.583ns 0.621ns 0.935ns 0.442ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.833 ns - Shortest register register " "Info: - Shortest register to register delay is 0.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7474:inst\|9 1 REG LC_X26_Y7_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y7_N0; Fanout = 3; REG Node = '7474:inst\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:inst|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.309 ns) 0.833 ns 7474:inst\|10 2 REG LC_X26_Y7_N5 3 " "Info: 2: + IC(0.524 ns) + CELL(0.309 ns) = 0.833 ns; Loc. = LC_X26_Y7_N5; Fanout = 3; REG Node = '7474:inst\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { 7474:inst|9 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 37.09 % ) " "Info: Total cell delay = 0.309 ns ( 37.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.524 ns ( 62.91 % ) " "Info: Total interconnect delay = 0.524 ns ( 62.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { 7474:inst|9 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.833 ns" { 7474:inst|9 {} 7474:inst|10 {} } { 0.000ns 0.524ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.593 ns" { FPGA_PIN10 divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[8] divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2 divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4 divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|modulus_trigger inst18 inst33~1 inst33 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.593 ns" { FPGA_PIN10 {} FPGA_PIN10~out0 {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[8] {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2 {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4 {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|modulus_trigger {} inst18 {} inst33~1 {} inst33 {} 7474:inst|10 {} } { 0.000ns 0.000ns 0.563ns 1.158ns 1.616ns 0.428ns 0.421ns 2.330ns 1.584ns 0.437ns 4.686ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.292ns 0.114ns 0.442ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.577 ns" { FPGA_PIN10 divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[29] divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella29~COUT divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|modulus_trigger inst21 inst33~0 inst33 7474:inst|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.577 ns" { FPGA_PIN10 {} FPGA_PIN10~out0 {} divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|safe_q[29] {} divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|counter_cella29~COUT {} divisor5:inst20|lpm_counter:lpm_counter_component|cntr_jgj:auto_generated|modulus_trigger {} inst21 {} inst33~0 {} inst33 {} 7474:inst|9 {} } { 0.000ns 0.000ns 0.602ns 0.519ns 0.000ns 1.262ns 0.516ns 0.182ns 4.686ns } { 0.000ns 1.469ns 0.935ns 0.583ns 0.621ns 0.935ns 0.442ns 0.114ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { 7474:inst|9 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.833 ns" { 7474:inst|9 {} 7474:inst|10 {} } { 0.000ns 0.524ns } { 0.000ns 0.309ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "7474:inst\|10 FPGA_PIN41 FPGA_PIN35 -0.574 ns register " "Info: tsu for register \"7474:inst\|10\" (data pin = \"FPGA_PIN41\", clock pin = \"FPGA_PIN35\") is -0.574 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.342 ns + Longest pin register " "Info: + Longest pin to register delay is 8.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns FPGA_PIN41 1 PIN PIN_41 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_41; Fanout = 2; PIN Node = 'FPGA_PIN41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_PIN41 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 336 200 368 352 "FPGA_PIN41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.129 ns) + CELL(0.738 ns) 8.342 ns 7474:inst\|10 2 REG LC_X26_Y7_N5 3 " "Info: 2: + IC(6.129 ns) + CELL(0.738 ns) = 8.342 ns; Loc. = LC_X26_Y7_N5; Fanout = 3; REG Node = '7474:inst\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.867 ns" { FPGA_PIN41 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.213 ns ( 26.53 % ) " "Info: Total cell delay = 2.213 ns ( 26.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.129 ns ( 73.47 % ) " "Info: Total interconnect delay = 6.129 ns ( 73.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.342 ns" { FPGA_PIN41 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.342 ns" { FPGA_PIN41 {} FPGA_PIN41~out0 {} 7474:inst|10 {} } { 0.000ns 0.000ns 6.129ns } { 0.000ns 1.475ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FPGA_PIN35 destination 8.953 ns - Shortest register " "Info: - Shortest clock path from clock \"FPGA_PIN35\" to destination register is 8.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns FPGA_PIN35 1 CLK PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'FPGA_PIN35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_PIN35 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 704 368 536 720 "FPGA_PIN35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.671 ns) + CELL(0.114 ns) 3.260 ns inst33~0 2 COMB LC_X21_Y7_N2 1 " "Info: 2: + IC(1.671 ns) + CELL(0.114 ns) = 3.260 ns; Loc. = LC_X21_Y7_N2; Fanout = 1; COMB Node = 'inst33~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { FPGA_PIN35 inst33~0 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.556 ns inst33 3 COMB LC_X21_Y7_N3 2 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 3.556 ns; Loc. = LC_X21_Y7_N3; Fanout = 2; COMB Node = 'inst33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { inst33~0 inst33 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.686 ns) + CELL(0.711 ns) 8.953 ns 7474:inst\|10 4 REG LC_X26_Y7_N5 3 " "Info: 4: + IC(4.686 ns) + CELL(0.711 ns) = 8.953 ns; Loc. = LC_X26_Y7_N5; Fanout = 3; REG Node = '7474:inst\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { inst33 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.414 ns ( 26.96 % ) " "Info: Total cell delay = 2.414 ns ( 26.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.539 ns ( 73.04 % ) " "Info: Total interconnect delay = 6.539 ns ( 73.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.953 ns" { FPGA_PIN35 inst33~0 inst33 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.953 ns" { FPGA_PIN35 {} FPGA_PIN35~out0 {} inst33~0 {} inst33 {} 7474:inst|10 {} } { 0.000ns 0.000ns 1.671ns 0.182ns 4.686ns } { 0.000ns 1.475ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.342 ns" { FPGA_PIN41 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.342 ns" { FPGA_PIN41 {} FPGA_PIN41~out0 {} 7474:inst|10 {} } { 0.000ns 0.000ns 6.129ns } { 0.000ns 1.475ns 0.738ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.953 ns" { FPGA_PIN35 inst33~0 inst33 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.953 ns" { FPGA_PIN35 {} FPGA_PIN35~out0 {} inst33~0 {} inst33 {} 7474:inst|10 {} } { 0.000ns 0.000ns 1.671ns 0.182ns 4.686ns } { 0.000ns 1.475ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "FPGA_PIN10 Z3_PIN54 7474:inst\|10 23.939 ns register " "Info: tco from clock \"FPGA_PIN10\" to destination pin \"Z3_PIN54\" through register \"7474:inst\|10\" is 23.939 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FPGA_PIN10 source 19.593 ns + Longest register " "Info: + Longest clock path from clock \"FPGA_PIN10\" to source register is 19.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns FPGA_PIN10 1 CLK PIN_10 150 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 150; CLK Node = 'FPGA_PIN10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_PIN10 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 328 -280 -112 344 "FPGA_PIN10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.935 ns) 2.967 ns divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[8\] 2 REG LC_X15_Y5_N3 4 " "Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X15_Y5_N3; Fanout = 4; REG Node = 'divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { FPGA_PIN10 divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[8] } "NODE_NAME" } } { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.590 ns) 4.715 ns divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~2 3 COMB LC_X18_Y5_N2 1 " "Info: 3: + IC(1.158 ns) + CELL(0.590 ns) = 4.715 ns; Loc. = LC_X18_Y5_N2; Fanout = 1; COMB Node = 'divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[8] divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.616 ns) + CELL(0.292 ns) 6.623 ns divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~4 4 COMB LC_X15_Y3_N6 1 " "Info: 4: + IC(1.616 ns) + CELL(0.292 ns) = 6.623 ns; Loc. = LC_X15_Y3_N6; Fanout = 1; COMB Node = 'divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2 divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4 } "NODE_NAME" } } { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.114 ns) 7.165 ns divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\] 5 COMB LC_X15_Y3_N8 1 " "Info: 5: + IC(0.428 ns) + CELL(0.114 ns) = 7.165 ns; Loc. = LC_X15_Y3_N8; Fanout = 1; COMB Node = 'divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4 divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.442 ns) 8.028 ns divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|modulus_trigger 6 COMB LC_X15_Y3_N5 31 " "Info: 6: + IC(0.421 ns) + CELL(0.442 ns) = 8.028 ns; Loc. = LC_X15_Y3_N5; Fanout = 31; COMB Node = 'divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|modulus_trigger'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 288 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.330 ns) + CELL(0.935 ns) 11.293 ns inst18 7 REG LC_X23_Y8_N3 2 " "Info: 7: + IC(2.330 ns) + CELL(0.935 ns) = 11.293 ns; Loc. = LC_X23_Y8_N3; Fanout = 2; REG Node = 'inst18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.265 ns" { divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|modulus_trigger inst18 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 584 304 368 664 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.584 ns) + CELL(0.590 ns) 13.467 ns inst33~1 8 COMB LC_X21_Y7_N9 1 " "Info: 8: + IC(1.584 ns) + CELL(0.590 ns) = 13.467 ns; Loc. = LC_X21_Y7_N9; Fanout = 1; COMB Node = 'inst33~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.174 ns" { inst18 inst33~1 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.292 ns) 14.196 ns inst33 9 COMB LC_X21_Y7_N3 2 " "Info: 9: + IC(0.437 ns) + CELL(0.292 ns) = 14.196 ns; Loc. = LC_X21_Y7_N3; Fanout = 2; COMB Node = 'inst33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { inst33~1 inst33 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.686 ns) + CELL(0.711 ns) 19.593 ns 7474:inst\|10 10 REG LC_X26_Y7_N5 3 " "Info: 10: + IC(4.686 ns) + CELL(0.711 ns) = 19.593 ns; Loc. = LC_X26_Y7_N5; Fanout = 3; REG Node = '7474:inst\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { inst33 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.370 ns ( 32.51 % ) " "Info: Total cell delay = 6.370 ns ( 32.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.223 ns ( 67.49 % ) " "Info: Total interconnect delay = 13.223 ns ( 67.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.593 ns" { FPGA_PIN10 divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[8] divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2 divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4 divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|modulus_trigger inst18 inst33~1 inst33 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.593 ns" { FPGA_PIN10 {} FPGA_PIN10~out0 {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[8] {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2 {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4 {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|modulus_trigger {} inst18 {} inst33~1 {} inst33 {} 7474:inst|10 {} } { 0.000ns 0.000ns 0.563ns 1.158ns 1.616ns 0.428ns 0.421ns 2.330ns 1.584ns 0.437ns 4.686ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.292ns 0.114ns 0.442ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.122 ns + Longest register pin " "Info: + Longest register to pin delay is 4.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7474:inst\|10 1 REG LC_X26_Y7_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y7_N5; Fanout = 3; REG Node = '7474:inst\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.998 ns) + CELL(2.124 ns) 4.122 ns Z3_PIN54 2 PIN PIN_54 0 " "Info: 2: + IC(1.998 ns) + CELL(2.124 ns) = 4.122 ns; Loc. = PIN_54; Fanout = 0; PIN Node = 'Z3_PIN54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.122 ns" { 7474:inst|10 Z3_PIN54 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { -16 728 904 0 "Z3_PIN54" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 51.53 % ) " "Info: Total cell delay = 2.124 ns ( 51.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.998 ns ( 48.47 % ) " "Info: Total interconnect delay = 1.998 ns ( 48.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.122 ns" { 7474:inst|10 Z3_PIN54 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.122 ns" { 7474:inst|10 {} Z3_PIN54 {} } { 0.000ns 1.998ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.593 ns" { FPGA_PIN10 divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[8] divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2 divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4 divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|modulus_trigger inst18 inst33~1 inst33 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.593 ns" { FPGA_PIN10 {} FPGA_PIN10~out0 {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[8] {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2 {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4 {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|modulus_trigger {} inst18 {} inst33~1 {} inst33 {} 7474:inst|10 {} } { 0.000ns 0.000ns 0.563ns 1.158ns 1.616ns 0.428ns 0.421ns 2.330ns 1.584ns 0.437ns 4.686ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.292ns 0.114ns 0.442ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.122 ns" { 7474:inst|10 Z3_PIN54 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.122 ns" { 7474:inst|10 {} Z3_PIN54 {} } { 0.000ns 1.998ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "7474:inst\|10 FPGA_PIN41 FPGA_PIN10 11.266 ns register " "Info: th for register \"7474:inst\|10\" (data pin = \"FPGA_PIN41\", clock pin = \"FPGA_PIN10\") is 11.266 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FPGA_PIN10 destination 19.593 ns + Longest register " "Info: + Longest clock path from clock \"FPGA_PIN10\" to destination register is 19.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns FPGA_PIN10 1 CLK PIN_10 150 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 150; CLK Node = 'FPGA_PIN10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_PIN10 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 328 -280 -112 344 "FPGA_PIN10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.935 ns) 2.967 ns divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[8\] 2 REG LC_X15_Y5_N3 4 " "Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X15_Y5_N3; Fanout = 4; REG Node = 'divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|safe_q\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { FPGA_PIN10 divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[8] } "NODE_NAME" } } { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 289 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.590 ns) 4.715 ns divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~2 3 COMB LC_X18_Y5_N2 1 " "Info: 3: + IC(1.158 ns) + CELL(0.590 ns) = 4.715 ns; Loc. = LC_X18_Y5_N2; Fanout = 1; COMB Node = 'divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[8] divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.616 ns) + CELL(0.292 ns) 6.623 ns divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~4 4 COMB LC_X15_Y3_N6 1 " "Info: 4: + IC(1.616 ns) + CELL(0.292 ns) = 6.623 ns; Loc. = LC_X15_Y3_N6; Fanout = 1; COMB Node = 'divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2 divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4 } "NODE_NAME" } } { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.114 ns) 7.165 ns divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\] 5 COMB LC_X15_Y3_N8 1 " "Info: 5: + IC(0.428 ns) + CELL(0.114 ns) = 7.165 ns; Loc. = LC_X15_Y3_N8; Fanout = 1; COMB Node = 'divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4 divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cmpr_56c.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.442 ns) 8.028 ns divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|modulus_trigger 6 COMB LC_X15_Y3_N5 31 " "Info: 6: + IC(0.421 ns) + CELL(0.442 ns) = 8.028 ns; Loc. = LC_X15_Y3_N5; Fanout = 31; COMB Node = 'divisor2:inst17\|lpm_counter:lpm_counter_component\|cntr_6ij:auto_generated\|modulus_trigger'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_6ij.tdf" "" { Text "C:/Users/Aluno/Desktop/Controle de Motor de Passo/db/cntr_6ij.tdf" 288 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.330 ns) + CELL(0.935 ns) 11.293 ns inst18 7 REG LC_X23_Y8_N3 2 " "Info: 7: + IC(2.330 ns) + CELL(0.935 ns) = 11.293 ns; Loc. = LC_X23_Y8_N3; Fanout = 2; REG Node = 'inst18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.265 ns" { divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|modulus_trigger inst18 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 584 304 368 664 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.584 ns) + CELL(0.590 ns) 13.467 ns inst33~1 8 COMB LC_X21_Y7_N9 1 " "Info: 8: + IC(1.584 ns) + CELL(0.590 ns) = 13.467 ns; Loc. = LC_X21_Y7_N9; Fanout = 1; COMB Node = 'inst33~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.174 ns" { inst18 inst33~1 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.292 ns) 14.196 ns inst33 9 COMB LC_X21_Y7_N3 2 " "Info: 9: + IC(0.437 ns) + CELL(0.292 ns) = 14.196 ns; Loc. = LC_X21_Y7_N3; Fanout = 2; COMB Node = 'inst33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { inst33~1 inst33 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 568 744 848 680 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.686 ns) + CELL(0.711 ns) 19.593 ns 7474:inst\|10 10 REG LC_X26_Y7_N5 3 " "Info: 10: + IC(4.686 ns) + CELL(0.711 ns) = 19.593 ns; Loc. = LC_X26_Y7_N5; Fanout = 3; REG Node = '7474:inst\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { inst33 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.370 ns ( 32.51 % ) " "Info: Total cell delay = 6.370 ns ( 32.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.223 ns ( 67.49 % ) " "Info: Total interconnect delay = 13.223 ns ( 67.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.593 ns" { FPGA_PIN10 divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[8] divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2 divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4 divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|modulus_trigger inst18 inst33~1 inst33 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.593 ns" { FPGA_PIN10 {} FPGA_PIN10~out0 {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[8] {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2 {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4 {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|modulus_trigger {} inst18 {} inst33~1 {} inst33 {} 7474:inst|10 {} } { 0.000ns 0.000ns 0.563ns 1.158ns 1.616ns 0.428ns 0.421ns 2.330ns 1.584ns 0.437ns 4.686ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.292ns 0.114ns 0.442ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.342 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns FPGA_PIN41 1 PIN PIN_41 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_41; Fanout = 2; PIN Node = 'FPGA_PIN41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_PIN41 } "NODE_NAME" } } { "ControleMotorPasso.bdf" "" { Schematic "C:/Users/Aluno/Desktop/Controle de Motor de Passo/ControleMotorPasso.bdf" { { 336 200 368 352 "FPGA_PIN41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.129 ns) + CELL(0.738 ns) 8.342 ns 7474:inst\|10 2 REG LC_X26_Y7_N5 3 " "Info: 2: + IC(6.129 ns) + CELL(0.738 ns) = 8.342 ns; Loc. = LC_X26_Y7_N5; Fanout = 3; REG Node = '7474:inst\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.867 ns" { FPGA_PIN41 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.213 ns ( 26.53 % ) " "Info: Total cell delay = 2.213 ns ( 26.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.129 ns ( 73.47 % ) " "Info: Total interconnect delay = 6.129 ns ( 73.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.342 ns" { FPGA_PIN41 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.342 ns" { FPGA_PIN41 {} FPGA_PIN41~out0 {} 7474:inst|10 {} } { 0.000ns 0.000ns 6.129ns } { 0.000ns 1.475ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.593 ns" { FPGA_PIN10 divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[8] divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2 divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4 divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|modulus_trigger inst18 inst33~1 inst33 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.593 ns" { FPGA_PIN10 {} FPGA_PIN10~out0 {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|safe_q[8] {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~2 {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~4 {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] {} divisor2:inst17|lpm_counter:lpm_counter_component|cntr_6ij:auto_generated|modulus_trigger {} inst18 {} inst33~1 {} inst33 {} 7474:inst|10 {} } { 0.000ns 0.000ns 0.563ns 1.158ns 1.616ns 0.428ns 0.421ns 2.330ns 1.584ns 0.437ns 4.686ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.292ns 0.114ns 0.442ns 0.935ns 0.590ns 0.292ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.342 ns" { FPGA_PIN41 7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.342 ns" { FPGA_PIN41 {} FPGA_PIN41~out0 {} 7474:inst|10 {} } { 0.000ns 0.000ns 6.129ns } { 0.000ns 1.475ns 0.738ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "149 " "Info: Peak virtual memory: 149 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 03 16:09:25 2014 " "Info: Processing ended: Fri Oct 03 16:09:25 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
