// Seed: 442452770
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  assign id_3 = id_2;
endmodule
module module_1 #(
    parameter id_3 = 32'd52
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  output wire id_25;
  output wire id_24;
  inout wire id_23;
  output wire id_22;
  input wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  module_0 modCall_1 (
      id_7,
      id_13,
      id_7,
      id_5,
      id_17
  );
  input wire id_16;
  inout wire id_15;
  inout logic [7:0] id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire _id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_26 = 1'b0;
  assign id_14[1] = -1;
  logic [id_3 : -1 'b0] id_27, id_28, id_29, id_30, id_31, id_32, id_33, id_34, id_35;
endmodule
