Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 21:25:49 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/tiny_tate_bilinear_pairing_submodules/ram/post_route_timing.rpt
| Design       : ram
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
a_addr[5]                      mem_reg_0/ADDRARDADDR[10]      inf           
a_addr[0]                      mem_reg_0/ADDRARDADDR[5]       inf           
a_addr[1]                      mem_reg_0/ADDRARDADDR[6]       inf           
a_addr[2]                      mem_reg_0/ADDRARDADDR[7]       inf           
a_addr[3]                      mem_reg_0/ADDRARDADDR[8]       inf           
a_addr[4]                      mem_reg_0/ADDRARDADDR[9]       inf           
b_addr[5]                      mem_reg_0/ADDRBWRADDR[10]      inf           
b_addr[0]                      mem_reg_0/ADDRBWRADDR[5]       inf           
b_addr[1]                      mem_reg_0/ADDRBWRADDR[6]       inf           
b_addr[2]                      mem_reg_0/ADDRBWRADDR[7]       inf           
b_addr[3]                      mem_reg_0/ADDRBWRADDR[8]       inf           
b_addr[4]                      mem_reg_0/ADDRBWRADDR[9]       inf           
a_din[0]                       mem_reg_0/DIADI[0]             inf           
a_din[10]                      mem_reg_0/DIADI[10]            inf           
a_din[11]                      mem_reg_0/DIADI[11]            inf           
a_din[12]                      mem_reg_0/DIADI[12]            inf           
a_din[13]                      mem_reg_0/DIADI[13]            inf           
a_din[14]                      mem_reg_0/DIADI[14]            inf           
a_din[15]                      mem_reg_0/DIADI[15]            inf           
a_din[16]                      mem_reg_0/DIADI[16]            inf           
a_din[17]                      mem_reg_0/DIADI[17]            inf           
a_din[18]                      mem_reg_0/DIADI[18]            inf           
a_din[19]                      mem_reg_0/DIADI[19]            inf           
a_din[1]                       mem_reg_0/DIADI[1]             inf           
a_din[20]                      mem_reg_0/DIADI[20]            inf           
a_din[21]                      mem_reg_0/DIADI[21]            inf           
a_din[22]                      mem_reg_0/DIADI[22]            inf           
a_din[23]                      mem_reg_0/DIADI[23]            inf           
a_din[24]                      mem_reg_0/DIADI[24]            inf           
a_din[25]                      mem_reg_0/DIADI[25]            inf           
a_din[26]                      mem_reg_0/DIADI[26]            inf           
a_din[27]                      mem_reg_0/DIADI[27]            inf           
a_din[28]                      mem_reg_0/DIADI[28]            inf           
a_din[29]                      mem_reg_0/DIADI[29]            inf           
a_din[2]                       mem_reg_0/DIADI[2]             inf           
a_din[30]                      mem_reg_0/DIADI[30]            inf           
a_din[31]                      mem_reg_0/DIADI[31]            inf           
a_din[3]                       mem_reg_0/DIADI[3]             inf           
a_din[4]                       mem_reg_0/DIADI[4]             inf           
a_din[5]                       mem_reg_0/DIADI[5]             inf           
a_din[6]                       mem_reg_0/DIADI[6]             inf           
a_din[7]                       mem_reg_0/DIADI[7]             inf           
a_din[8]                       mem_reg_0/DIADI[8]             inf           
a_din[9]                       mem_reg_0/DIADI[9]             inf           
b_din[0]                       mem_reg_0/DIBDI[0]             inf           
b_din[10]                      mem_reg_0/DIBDI[10]            inf           
b_din[11]                      mem_reg_0/DIBDI[11]            inf           
b_din[12]                      mem_reg_0/DIBDI[12]            inf           
b_din[13]                      mem_reg_0/DIBDI[13]            inf           
b_din[14]                      mem_reg_0/DIBDI[14]            inf           
b_din[15]                      mem_reg_0/DIBDI[15]            inf           
b_din[16]                      mem_reg_0/DIBDI[16]            inf           
b_din[17]                      mem_reg_0/DIBDI[17]            inf           
b_din[18]                      mem_reg_0/DIBDI[18]            inf           
b_din[19]                      mem_reg_0/DIBDI[19]            inf           
b_din[1]                       mem_reg_0/DIBDI[1]             inf           
b_din[20]                      mem_reg_0/DIBDI[20]            inf           
b_din[21]                      mem_reg_0/DIBDI[21]            inf           
b_din[22]                      mem_reg_0/DIBDI[22]            inf           
b_din[23]                      mem_reg_0/DIBDI[23]            inf           
b_din[24]                      mem_reg_0/DIBDI[24]            inf           
b_din[25]                      mem_reg_0/DIBDI[25]            inf           
b_din[26]                      mem_reg_0/DIBDI[26]            inf           
b_din[27]                      mem_reg_0/DIBDI[27]            inf           
b_din[28]                      mem_reg_0/DIBDI[28]            inf           
b_din[29]                      mem_reg_0/DIBDI[29]            inf           
b_din[2]                       mem_reg_0/DIBDI[2]             inf           
b_din[30]                      mem_reg_0/DIBDI[30]            inf           
b_din[31]                      mem_reg_0/DIBDI[31]            inf           
b_din[3]                       mem_reg_0/DIBDI[3]             inf           
b_din[4]                       mem_reg_0/DIBDI[4]             inf           
b_din[5]                       mem_reg_0/DIBDI[5]             inf           
b_din[6]                       mem_reg_0/DIBDI[6]             inf           
b_din[7]                       mem_reg_0/DIBDI[7]             inf           
b_din[8]                       mem_reg_0/DIBDI[8]             inf           
b_din[9]                       mem_reg_0/DIBDI[9]             inf           
a_din[32]                      mem_reg_0/DIPADIP[0]           inf           
a_din[33]                      mem_reg_0/DIPADIP[1]           inf           
a_din[34]                      mem_reg_0/DIPADIP[2]           inf           
a_din[35]                      mem_reg_0/DIPADIP[3]           inf           
b_din[32]                      mem_reg_0/DIPBDIP[0]           inf           
b_din[33]                      mem_reg_0/DIPBDIP[1]           inf           
b_din[34]                      mem_reg_0/DIPBDIP[2]           inf           
b_din[35]                      mem_reg_0/DIPBDIP[3]           inf           
a_wr                           mem_reg_0/WEA[0]               inf           
a_wr                           mem_reg_0/WEA[1]               inf           
a_wr                           mem_reg_0/WEA[2]               inf           
a_wr                           mem_reg_0/WEA[3]               inf           
b_wr                           mem_reg_0/WEBWE[0]             inf           
b_wr                           mem_reg_0/WEBWE[1]             inf           
b_wr                           mem_reg_0/WEBWE[2]             inf           
b_wr                           mem_reg_0/WEBWE[3]             inf           
a_addr[5]                      mem_reg_1/ADDRARDADDR[10]      inf           
a_addr[0]                      mem_reg_1/ADDRARDADDR[5]       inf           
a_addr[1]                      mem_reg_1/ADDRARDADDR[6]       inf           
a_addr[2]                      mem_reg_1/ADDRARDADDR[7]       inf           
a_addr[3]                      mem_reg_1/ADDRARDADDR[8]       inf           
a_addr[4]                      mem_reg_1/ADDRARDADDR[9]       inf           
b_addr[5]                      mem_reg_1/ADDRBWRADDR[10]      inf           
b_addr[0]                      mem_reg_1/ADDRBWRADDR[5]       inf           



