<module name="USB0_VBP2AHB_WRAP_CONTROLLER_VBP_USB3_CORE_PORT" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="VBP2AHB_WRAP__CONTROLLER_VBP__USB3_CORE_PORT_PORTSC_20" acronym="VBP2AHB_WRAP__CONTROLLER_VBP__USB3_CORE_PORT_PORTSC_20" offset="0x0" width="32" description="Port Status and Control Register Bit Definitions

The PORTSC Register Access fails (Timeout) if the UTMI/ULPI clock is not running or one of the following bits is asserted.
 - PR
 - ORC">
		<bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0.   Programming this field with random data will cause side effect i.e. Register Access will fail [Timeout] if the pipe clock is not running or reset is asserted . Bit Bash register testing is not recommended." range="31" rwaccess="N/A"/> 
		<bitfield id="DR" width="1" begin="30" end="30" resetval="0x0" description="Reset Value  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="30" rwaccess="R"/> 
		<bitfield id="WOE" width="1" begin="27" end="27" resetval="0x0" description="WOE  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="27" rwaccess="R/W"/> 
		<bitfield id="WDE" width="1" begin="26" end="26" resetval="0x0" description="WDE  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="26" rwaccess="R/W"/> 
		<bitfield id="WCE" width="1" begin="25" end="25" resetval="0x0" description="WCE  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="25" rwaccess="R/W"/> 
		<bitfield id="CAS" width="1" begin="24" end="24" resetval="0x0" description="Cold Attach Status  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="24" rwaccess="R"/> 
		<bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="23" rwaccess="N/A"/> 
		<bitfield id="PLC" width="1" begin="22" end="22" resetval="0x0" description="PLC  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="22" rwaccess="R/W1TC"/> 
		<bitfield id="PRC" width="1" begin="21" end="21" resetval="0x0" description="PRC  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0.  Programming this field with random data will cause side effect. Bit Bash register testing is not recommended." range="21" rwaccess="R/W1TC"/> 
		<bitfield id="OCC" width="1" begin="20" end="20" resetval="0x0" description="OCC  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="20" rwaccess="R/W1TC"/> 
		<bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="WRC  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="19" rwaccess="N/A"/> 
		<bitfield id="PEC" width="1" begin="18" end="18" resetval="0x0" description="PEC  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="18" rwaccess="R/W1TC"/> 
		<bitfield id="CSC" width="1" begin="17" end="17" resetval="0x0" description="CSC  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="17" rwaccess="R/W1TC"/> 
		<bitfield id="LWS" width="1" begin="16" end="16" resetval="0x0" description="LWS  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="16" rwaccess="R/W"/> 
		<bitfield id="PIC" width="2" begin="15" end="14" resetval="0x0" description="PIC  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="PORTSPEED" width="4" begin="13" end="10" resetval="0x0" description="PORTSPEED  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="13 - 10" rwaccess="R"/> 
		<bitfield id="PP" width="1" begin="9" end="9" resetval="0x1" description="PP  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="9" rwaccess="R/W"/> 
		<bitfield id="PLS" width="4" begin="8" end="5" resetval="0x5" description="PLS  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="8 - 5" rwaccess="R/W"/> 
		<bitfield id="PR" width="1" begin="4" end="4" resetval="0x0" description="PR set_register_field_attribute DWC_usb3_map/DWC_usb3_block_Host_Cntrl_Port_Reg_Set/PORTSC_20_REGS/PORTSC_20/PR VolatileMemory 1   Programming this field with random data will cause side effect. Bit Bash register testing is not recommended." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="OCA" width="1" begin="3" end="3" resetval="0x0" description="OCA  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="3" rwaccess="R"/> 
		<bitfield id="PED" width="1" begin="1" end="1" resetval="0x0" description="PED  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="CCS" width="1" begin="0" end="0" resetval="0x0" description="CCS  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="0" rwaccess="R"/>
	</register>
	<register id="VBP2AHB_WRAP__CONTROLLER_VBP__USB3_CORE_PORT_PORTPMSC_20" acronym="VBP2AHB_WRAP__CONTROLLER_VBP__USB3_CORE_PORT_PORTPMSC_20" offset="0x4" width="32" description="USB3 Port Power Management Status and Control Register Bit Definitions

This register is in the Aux Power well. It is only reset by platform hardware during a cold reset or in response to a Host Controller Reset (HCRST). 

Programming this field with random data will cause side effect i.e. Register Access will fail (Timeout) if the pipe clock is not running or reset is asserted . Bit Bash register testing is not recommended.">
		<bitfield id="PRTTSTCTRL" width="4" begin="31" end="28" resetval="0x0" description="Port Test Control  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="HLE" width="1" begin="16" end="16" resetval="0x0" description="Port Test Control  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="16" rwaccess="R/W"/> 
		<bitfield id="L1DSLOT" width="8" begin="15" end="8" resetval="0x0" description="L1DSLOT  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="HIRD" width="4" begin="7" end="4" resetval="0x0" description="Host Initiated Resume Duration [HIRD] - RW.   Default = '0'. System software sets this field to indicate to the recipient device how long the xHC will drive resume if it [the xHC] initiates an exit from L1.   The HIRD value is encoded as follows: Value Description 0h 50us. [default] 1h 125us. 2h 200us.  Fh 1.175 ms. The value of 0000b is interpreted as 50us. Each incrementing value up adds 75us. to the previous value.   For example, 0001b is 125us, 0010b is 200us and so on. Based on this rule, the maximum value resume drive time is at encoding value 1111b which represents 1.2ms.   Note that the HIRD field is used by both software and hardware controlled LPM.   Refer to section 4.23.5.1.1 for more information on HIRD use. Refer to Section 4.1 of the USB2 LPM spec for more information on the use of the HIRD field.  " range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="RWE" width="1" begin="3" end="3" resetval="0x0" description="RWE Port Test Control  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="3" rwaccess="R/W"/> 
		<bitfield id="L1S" width="3" begin="2" end="0" resetval="0x0" description="L1 Status [L1S] - RO. Default = 0.   This field is used by software to determine whether an L1-based suspend request [LMP transaction] was successful, specifically:   Value Meaning 0 Invalid - This field is ignored by software.   - 1 Success - Port successfully transitioned to L1 [ACK]   - 2 Not Yet - Device is unable to enter L1 at this time [NYET]   - 3 Not Supported -Device does not support L1 transitions [STALL]   - 4 Timeout/Error -Device failed to respond to the LPM Transaction or an error occurred   - 5-7 Reserved The value of this field is only valid when the port resides in the L0 or L1 state [PLS = '0' or '2'].   Refer to section 4.23.5.1.1 for more information." range="2 - 0" rwaccess="R"/>
	</register>
	<register id="VBP2AHB_WRAP__CONTROLLER_VBP__USB3_CORE_PORT_PORTLI_20" acronym="VBP2AHB_WRAP__CONTROLLER_VBP__USB3_CORE_PORT_PORTLI_20" offset="0x8" width="32" description="Port Link Info Register

Programming this field with random data will cause side effect i.e. Register Access will fail (Timeout) if the pipe clock is not running or reset is asserted . Bit Bash register testing is not recommended.">
		
	</register>
	<register id="VBP2AHB_WRAP__CONTROLLER_VBP__USB3_CORE_PORT_PORTHLPMC_20" acronym="VBP2AHB_WRAP__CONTROLLER_VBP__USB3_CORE_PORT_PORTHLPMC_20" offset="0xC" width="32" description="USB2 Port Hardware LPM Control Register Bit Definitions

For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus (USB) Specification 3.0.">
		<bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="31 - 14" rwaccess="N/A"/> 
		<bitfield id="HIRDD" width="4" begin="13" end="10" resetval="0x0" description="PORTHLPMC_20 HIRDD" range="13 - 10" rwaccess="R/W"/> 
		<bitfield id="L1_TIMEOUT" width="8" begin="9" end="2" resetval="0x0" description="PORTHLPMC_20 L1_TIMEOUT.  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="9 - 2" rwaccess="R/W"/> 
		<bitfield id="HIRDM" width="2" begin="1" end="0" resetval="0x0" description="Host Initiated Resume Duration Mode [HIRDM]   - RWS. Default = 0h.   Indicates which HIRD value must be used.   The following are permissible values:             Value Description               0   Initiate L1 using HIRD only on timeout.   [default]   1   Initiate L1 using HIRDD on timeout.                   If rejected by device, initiate L1 using HIRD.              3-2  Reserved.  " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBP2AHB_WRAP__CONTROLLER_VBP__USB3_CORE_PORT_PORTPMSC_30" acronym="VBP2AHB_WRAP__CONTROLLER_VBP__USB3_CORE_PORT_PORTPMSC_30" offset="0x14" width="32" description="USB3 Port Power Management Status and Control Register Bit Definitions

This register is in the Aux Power well. It is only reset by platform hardware during a cold reset or in response to a Host Controller Reset (HCRST). 

Programming this field with random data will cause side effect i.e. Register Access will fail (Timeout) if the pipe clock is not running or reset is asserted . Bit Bash register testing is not recommended.">
		<bitfield id="FLA" width="1" begin="16" end="16" resetval="0x0" description="FLA  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="16" rwaccess="R/W"/> 
		<bitfield id="U2_TIMEOUT" width="8" begin="15" end="8" resetval="0x0" description="U2_TIMEOUT  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="U1_TIMEOUT" width="8" begin="7" end="0" resetval="0x0" description="U1_TIMEOUT  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBP2AHB_WRAP__CONTROLLER_VBP__USB3_CORE_PORT_PORTLI_30" acronym="VBP2AHB_WRAP__CONTROLLER_VBP__USB3_CORE_PORT_PORTLI_30" offset="0x18" width="32" description="Port Link Info Register

Programming this field with random data will cause side effect i.e. Register Access will fail (Timeout) if the pipe clock is not running or reset is asserted . Bit Bash register testing is not recommended.">
		<bitfield id="LINK_ERROR_COUNT" width="16" begin="15" end="0" resetval="0x0" description="LINK_ERROR_COUNT  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="15 - 0" rwaccess="R"/>
	</register>
	<register id="VBP2AHB_WRAP__CONTROLLER_VBP__USB3_CORE_PORT_PORTHLPMC_30" acronym="VBP2AHB_WRAP__CONTROLLER_VBP__USB3_CORE_PORT_PORTHLPMC_30" offset="0x1C" width="32" description="USB2 Port Hardware LPM Control Register Bit Definitions

For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus (USB) Specification 3.0.">
		<bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="31 - 0" rwaccess="N/A"/>
	</register>
</module>