timestamp 1750150351
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use dp_nmos dp_nmos_5 1 0 6932 0 1 709
use dp_nmos dp_nmos_3 1 0 3476 0 1 709
use dp_nmos dp_nmos_2 1 0 5204 0 1 709
use dp_nmos dp_nmos_1 1 0 1748 0 1 709
use dp_nmos dp_nmos_0 1 0 20 0 1 709
node "m2_8314_136#" 0 0 8314 136 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_6586_136#" 0 0 6586 136 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_4858_136#" 0 0 4858 136 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_3130_136#" 0 0 3130 136 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_1402_136#" 0 0 1402 136 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_6993_530#" 0 0 6993 530 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_5265_530#" 0 0 5265 530 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_3537_530#" 0 0 3537 530 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_1809_530#" 0 0 1809 530 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_6993_650#" 0 0 6993 650 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_5265_650#" 0 0 5265 650 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_3537_650#" 0 0 3537 650 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_1809_650#" 0 0 1809 650 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_8314_956#" 0 0 8314 956 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_6586_956#" 0 0 6586 956 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_4858_956#" 0 0 4858 956 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_3130_956#" 0 0 3130 956 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_1402_956#" 0 0 1402 956 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dp_nmos_5/a_14_n604#" "dp_nmos_2/a_14_n604#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dp_nmos_2/a_14_n604#" "dp_nmos_3/a_14_n604#"
merge "dp_nmos_3/a_14_n604#" "dp_nmos_1/a_14_n604#"
merge "dp_nmos_1/a_14_n604#" "dp_nmos_0/a_14_n604#"
merge "dp_nmos_0/a_14_n604#" "VSUBS"
merge "dp_nmos_5/dp_nmos_4_0/m1_207_705#" "m2_8314_136#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m2_8314_136#" "dp_nmos_2/dp_nmos_4_1/m1_n51_765#"
merge "dp_nmos_2/dp_nmos_4_1/m1_n51_765#" "m2_6586_136#"
merge "m2_6586_136#" "m2_8314_956#"
merge "m2_8314_956#" "dp_nmos_2/dp_nmos_4_0/m1_207_705#"
merge "dp_nmos_2/dp_nmos_4_0/m1_207_705#" "m2_6586_956#"
merge "m2_6586_956#" "dp_nmos_3/dp_nmos_4_1/m1_n51_765#"
merge "dp_nmos_3/dp_nmos_4_1/m1_n51_765#" "m2_4858_136#"
merge "m2_4858_136#" "dp_nmos_1/dp_nmos_4_1/m1_n51_765#"
merge "dp_nmos_1/dp_nmos_4_1/m1_n51_765#" "m2_4858_956#"
merge "m2_4858_956#" "dp_nmos_0/dp_nmos_4_1/m1_n51_765#"
merge "dp_nmos_0/dp_nmos_4_1/m1_n51_765#" "dp_nmos_3/dp_nmos_4_0/m1_207_705#"
merge "dp_nmos_3/dp_nmos_4_0/m1_207_705#" "m2_3130_136#"
merge "m2_3130_136#" "m2_3130_956#"
merge "m2_3130_956#" "dp_nmos_0/dp_nmos_4_0/m1_207_705#"
merge "dp_nmos_0/dp_nmos_4_0/m1_207_705#" "dp_nmos_1/dp_nmos_4_0/m1_207_705#"
merge "dp_nmos_1/dp_nmos_4_0/m1_207_705#" "m2_1402_136#"
merge "m2_1402_136#" "m2_1402_956#"
merge "dp_nmos_2/I_ONA" "dp_nmos_5/I_ONA" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dp_nmos_5/I_ONA" "m2_6993_650#"
merge "dp_nmos_2/dp_nmos_4_1/a_n489_369#" "dp_nmos_2/dp_nmos_4_0/a_n489_369#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dp_nmos_2/dp_nmos_4_0/a_n489_369#" "dp_nmos_5/dp_nmos_4_0/a_n489_369#"
merge "dp_nmos_5/dp_nmos_4_0/a_n489_369#" "dp_nmos_0/dp_nmos_4_0/a_n489_369#"
merge "dp_nmos_0/dp_nmos_4_0/a_n489_369#" "dp_nmos_3/dp_nmos_4_0/a_n489_369#"
merge "dp_nmos_3/dp_nmos_4_0/a_n489_369#" "dp_nmos_1/dp_nmos_4_0/a_n489_369#"
merge "dp_nmos_1/I_ONA" "dp_nmos_3/m1_356_n59#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dp_nmos_3/m1_356_n59#" "m2_3537_650#"
merge "dp_nmos_2/m1_356_n59#" "dp_nmos_3/I_ONA" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dp_nmos_3/I_ONA" "m2_5265_650#"
merge "dp_nmos_0/I_ONA" "dp_nmos_1/m1_356_n59#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dp_nmos_1/m1_356_n59#" "m2_1809_650#"
merge "dp_nmos_2/m1_356_n207#" "dp_nmos_3/I_ONB" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dp_nmos_3/I_ONB" "m2_5265_530#"
merge "dp_nmos_0/I_ONB" "dp_nmos_1/m1_356_n207#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dp_nmos_1/m1_356_n207#" "m2_1809_530#"
merge "dp_nmos_2/I_ONB" "dp_nmos_5/I_ONB" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dp_nmos_5/I_ONB" "m2_6993_530#"
merge "dp_nmos_1/I_ONB" "dp_nmos_3/m1_356_n207#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "dp_nmos_3/m1_356_n207#" "m2_3537_530#"
