// Seed: 1939002552
module module_0 (
    output tri1 id_0,
    output wor  id_1,
    output wor  id_2,
    input  tri1 id_3,
    output wand id_4
);
  assign id_2 = -1'b0;
endmodule
module module_0 #(
    parameter id_11 = 32'd65
) (
    output wand id_0,
    input wire module_1,
    input uwire id_2,
    input wire id_3,
    output supply0 id_4
);
  logic [7:0] id_6, id_7, id_8, id_9, id_10, _id_11, id_12;
  assign id_9[id_11] = id_1 == -1'b0;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_4,
      id_2,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
