/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [10:0] _01_;
  wire [8:0] _02_;
  reg [4:0] celloutsig_0_0z;
  reg [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [32:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_21z;
  wire [8:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire celloutsig_0_82z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = !(celloutsig_0_3z ? celloutsig_0_3z : celloutsig_0_0z[0]);
  assign celloutsig_0_3z = ~celloutsig_0_1z[2];
  assign celloutsig_1_9z = ~celloutsig_1_7z[2];
  assign celloutsig_0_13z = ~celloutsig_0_9z;
  assign celloutsig_0_18z = ~((celloutsig_0_7z | celloutsig_0_7z) & celloutsig_0_5z[1]);
  assign celloutsig_0_2z = ~((celloutsig_0_1z[3] | in_data[91]) & celloutsig_0_0z[3]);
  assign celloutsig_0_6z = ~((in_data[68] | celloutsig_0_4z[2]) & (celloutsig_0_2z | celloutsig_0_1z[2]));
  assign celloutsig_0_81z = ~((celloutsig_0_3z | _00_) & (celloutsig_0_8z | celloutsig_0_26z));
  assign celloutsig_1_8z = ~((celloutsig_1_4z[5] | celloutsig_1_4z[6]) & (in_data[113] | in_data[161]));
  always_ff @(negedge clkin_data[32], negedge clkin_data[0])
    if (!clkin_data[0]) _01_ <= 11'h000;
    else _01_ <= { celloutsig_0_19z[3:2], celloutsig_0_38z, celloutsig_0_34z, celloutsig_0_26z, celloutsig_0_4z };
  reg [8:0] _13_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[0])
    if (!clkin_data[0]) _13_ <= 9'h000;
    else _13_ <= { celloutsig_0_0z, celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_9z, celloutsig_0_14z };
  assign { _02_[8:1], _00_ } = _13_;
  assign celloutsig_1_3z = celloutsig_1_2z[3:1] / { 1'h1, celloutsig_1_2z[2], in_data[96] };
  assign celloutsig_1_17z = { celloutsig_1_6z, celloutsig_1_9z } / { 1'h1, celloutsig_1_4z[4], celloutsig_1_0z };
  assign celloutsig_0_11z = { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_7z } === { celloutsig_0_5z[7], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_14z = { celloutsig_0_5z[2:0], celloutsig_0_0z } || { celloutsig_0_10z[3], celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_5z = { in_data[70:61], celloutsig_0_3z } * { celloutsig_0_4z[3:0], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_10z = { in_data[184:177], celloutsig_1_6z } * { celloutsig_1_3z[0], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_12z = { celloutsig_1_11z[6:0], celloutsig_1_2z } * celloutsig_1_10z[11:1];
  assign celloutsig_0_1z = in_data[11:7] * in_data[92:88];
  assign celloutsig_0_21z = { celloutsig_0_15z[31], celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_7z } * { celloutsig_0_1z[4:1], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_17z };
  assign celloutsig_0_38z = { celloutsig_0_21z[3:2], celloutsig_0_28z, celloutsig_0_0z } !== { celloutsig_0_23z[5:3], celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[119:109] !== { celloutsig_1_0z[2:0], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_4z !== in_data[155:148];
  assign celloutsig_0_12z = celloutsig_0_0z[3:1] !== celloutsig_0_0z[4:2];
  assign celloutsig_0_4z = ~ in_data[84:79];
  assign celloutsig_1_0z = in_data[165:162] | in_data[174:171];
  assign celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_1z } | { celloutsig_1_0z[1:0], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_19z = { celloutsig_0_15z[19:14], celloutsig_0_8z } | { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_14z };
  assign celloutsig_0_25z = celloutsig_0_1z[2] & celloutsig_0_13z;
  assign celloutsig_0_28z = celloutsig_0_15z[31] & celloutsig_0_10z[3];
  assign celloutsig_0_34z = | { celloutsig_0_28z, celloutsig_0_19z[6:2] };
  assign celloutsig_0_7z = | celloutsig_0_0z;
  assign celloutsig_0_82z = | _01_;
  assign celloutsig_0_9z = | celloutsig_0_1z[4:2];
  assign celloutsig_0_16z = | { celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_2z, in_data[61:59], celloutsig_0_0z };
  assign celloutsig_0_17z = | { celloutsig_0_11z, celloutsig_0_1z[2:1], celloutsig_0_0z };
  assign celloutsig_0_26z = | { celloutsig_0_15z[15:7], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_1z[2:1], celloutsig_0_0z };
  assign celloutsig_1_4z = { celloutsig_1_2z[2:1], celloutsig_1_3z, celloutsig_1_3z } >> { celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_17z[3:1], celloutsig_1_3z, celloutsig_1_1z } <<< { celloutsig_1_17z[4:1], celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_12z[8:3], celloutsig_1_9z } <<< celloutsig_1_18z;
  assign celloutsig_0_23z = { celloutsig_0_4z[5:1], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_3z } <<< { celloutsig_0_19z[3], celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_13z };
  assign celloutsig_1_2z = in_data[172:169] >>> celloutsig_1_0z;
  assign celloutsig_1_7z = celloutsig_1_3z >>> in_data[173:171];
  assign celloutsig_1_11z = { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_9z } >>> { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_15z = { in_data[54:48], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_10z } >>> { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_7z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_0z = 5'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_0z = in_data[13:9];
  always_latch
    if (clkin_data[0]) celloutsig_0_10z = 4'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_10z = { in_data[0], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_8z };
  assign _02_[0] = _00_;
  assign { out_data[134:128], out_data[102:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
