
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3.v
# synth_design -part xc7z020clg484-3 -top f3m_mult3 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top f3m_mult3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 245781 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.535 ; gain = 27.895 ; free physical = 246038 ; free virtual = 313837
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'f3m_mult3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3.v:11]
INFO: [Synth 8-6157] synthesizing module 'f3m_mux3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3.v:63]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mux3' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3.v:63]
INFO: [Synth 8-6157] synthesizing module 'f3m_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3.v:76]
INFO: [Synth 8-6157] synthesizing module 'func8' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3.v:133]
INFO: [Synth 8-6157] synthesizing module 'f3_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3.v:723]
INFO: [Synth 8-6155] done synthesizing module 'f3_mult' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3.v:723]
INFO: [Synth 8-6157] synthesizing module 'f3_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3.v:751]
INFO: [Synth 8-6155] done synthesizing module 'f3_add' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3.v:751]
INFO: [Synth 8-6155] done synthesizing module 'func8' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3.v:133]
INFO: [Synth 8-6157] synthesizing module 'f3m_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3.v:766]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3.v:766]
INFO: [Synth 8-6157] synthesizing module 'func7' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3.v:119]
INFO: [Synth 8-6155] done synthesizing module 'func7' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3.v:119]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mult' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3.v:76]
INFO: [Synth 8-6157] synthesizing module 'func6' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3.v:734]
INFO: [Synth 8-6155] done synthesizing module 'func6' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3.v:734]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mult3' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3.v:11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1553.301 ; gain = 79.660 ; free physical = 246028 ; free virtual = 313827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1553.301 ; gain = 79.660 ; free physical = 246030 ; free virtual = 313829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1561.297 ; gain = 87.656 ; free physical = 246029 ; free virtual = 313828
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1598.492 ; gain = 124.852 ; free physical = 245938 ; free virtual = 313738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 7     
	               34 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    194 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module f3m_mult3 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module f3m_mult 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 4     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    194 Bit        Muxes := 2     
Module func6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1909.109 ; gain = 435.469 ; free physical = 246175 ; free virtual = 313988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1909.113 ; gain = 435.473 ; free physical = 246175 ; free virtual = 313975
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1909.113 ; gain = 435.473 ; free physical = 246128 ; free virtual = 313927
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1909.113 ; gain = 435.473 ; free physical = 246181 ; free virtual = 313980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1909.113 ; gain = 435.473 ; free physical = 246182 ; free virtual = 313981
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1909.113 ; gain = 435.473 ; free physical = 246180 ; free virtual = 313979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1909.113 ; gain = 435.473 ; free physical = 246178 ; free virtual = 313978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1909.113 ; gain = 435.473 ; free physical = 246168 ; free virtual = 313968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1909.113 ; gain = 435.473 ; free physical = 246168 ; free virtual = 313967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |    14|
|3     |LUT3 |   378|
|4     |LUT4 |   386|
|5     |LUT6 |   786|
|6     |FDRE |  1401|
|7     |FDSE |     2|
+------+-----+------+

Report Instance Areas: 
+------+------------------+----------+------+
|      |Instance          |Module    |Cells |
+------+------------------+----------+------+
|1     |top               |          |  2968|
|2     |  ins11           |f3m_mult  |  2373|
|3     |    ins1          |func8     |   594|
|4     |    ins2          |f3m_add   |   194|
|5     |      \aa[0].aa   |f3_add    |     2|
|6     |      \aa[10].aa  |f3_add_0  |     2|
|7     |      \aa[11].aa  |f3_add_1  |     2|
|8     |      \aa[12].aa  |f3_add_2  |     2|
|9     |      \aa[13].aa  |f3_add_3  |     2|
|10    |      \aa[14].aa  |f3_add_4  |     2|
|11    |      \aa[15].aa  |f3_add_5  |     2|
|12    |      \aa[16].aa  |f3_add_6  |     2|
|13    |      \aa[17].aa  |f3_add_7  |     2|
|14    |      \aa[18].aa  |f3_add_8  |     2|
|15    |      \aa[19].aa  |f3_add_9  |     2|
|16    |      \aa[1].aa   |f3_add_10 |     2|
|17    |      \aa[20].aa  |f3_add_11 |     2|
|18    |      \aa[21].aa  |f3_add_12 |     2|
|19    |      \aa[22].aa  |f3_add_13 |     2|
|20    |      \aa[23].aa  |f3_add_14 |     2|
|21    |      \aa[24].aa  |f3_add_15 |     2|
|22    |      \aa[25].aa  |f3_add_16 |     2|
|23    |      \aa[26].aa  |f3_add_17 |     2|
|24    |      \aa[27].aa  |f3_add_18 |     2|
|25    |      \aa[28].aa  |f3_add_19 |     2|
|26    |      \aa[29].aa  |f3_add_20 |     2|
|27    |      \aa[2].aa   |f3_add_21 |     2|
|28    |      \aa[30].aa  |f3_add_22 |     2|
|29    |      \aa[31].aa  |f3_add_23 |     2|
|30    |      \aa[32].aa  |f3_add_24 |     2|
|31    |      \aa[33].aa  |f3_add_25 |     2|
|32    |      \aa[34].aa  |f3_add_26 |     2|
|33    |      \aa[35].aa  |f3_add_27 |     2|
|34    |      \aa[36].aa  |f3_add_28 |     2|
|35    |      \aa[37].aa  |f3_add_29 |     2|
|36    |      \aa[38].aa  |f3_add_30 |     2|
|37    |      \aa[39].aa  |f3_add_31 |     2|
|38    |      \aa[3].aa   |f3_add_32 |     2|
|39    |      \aa[40].aa  |f3_add_33 |     2|
|40    |      \aa[41].aa  |f3_add_34 |     2|
|41    |      \aa[42].aa  |f3_add_35 |     2|
|42    |      \aa[43].aa  |f3_add_36 |     2|
|43    |      \aa[44].aa  |f3_add_37 |     2|
|44    |      \aa[45].aa  |f3_add_38 |     2|
|45    |      \aa[46].aa  |f3_add_39 |     2|
|46    |      \aa[47].aa  |f3_add_40 |     2|
|47    |      \aa[48].aa  |f3_add_41 |     2|
|48    |      \aa[49].aa  |f3_add_42 |     2|
|49    |      \aa[4].aa   |f3_add_43 |     2|
|50    |      \aa[50].aa  |f3_add_44 |     2|
|51    |      \aa[51].aa  |f3_add_45 |     2|
|52    |      \aa[52].aa  |f3_add_46 |     2|
|53    |      \aa[53].aa  |f3_add_47 |     2|
|54    |      \aa[54].aa  |f3_add_48 |     2|
|55    |      \aa[55].aa  |f3_add_49 |     2|
|56    |      \aa[56].aa  |f3_add_50 |     2|
|57    |      \aa[57].aa  |f3_add_51 |     2|
|58    |      \aa[58].aa  |f3_add_52 |     2|
|59    |      \aa[59].aa  |f3_add_53 |     2|
|60    |      \aa[5].aa   |f3_add_54 |     2|
|61    |      \aa[60].aa  |f3_add_55 |     2|
|62    |      \aa[61].aa  |f3_add_56 |     2|
|63    |      \aa[62].aa  |f3_add_57 |     2|
|64    |      \aa[63].aa  |f3_add_58 |     2|
|65    |      \aa[64].aa  |f3_add_59 |     2|
|66    |      \aa[65].aa  |f3_add_60 |     2|
|67    |      \aa[66].aa  |f3_add_61 |     2|
|68    |      \aa[67].aa  |f3_add_62 |     2|
|69    |      \aa[68].aa  |f3_add_63 |     2|
|70    |      \aa[69].aa  |f3_add_64 |     2|
|71    |      \aa[6].aa   |f3_add_65 |     2|
|72    |      \aa[70].aa  |f3_add_66 |     2|
|73    |      \aa[71].aa  |f3_add_67 |     2|
|74    |      \aa[72].aa  |f3_add_68 |     2|
|75    |      \aa[73].aa  |f3_add_69 |     2|
|76    |      \aa[74].aa  |f3_add_70 |     2|
|77    |      \aa[75].aa  |f3_add_71 |     2|
|78    |      \aa[76].aa  |f3_add_72 |     2|
|79    |      \aa[77].aa  |f3_add_73 |     2|
|80    |      \aa[78].aa  |f3_add_74 |     2|
|81    |      \aa[79].aa  |f3_add_75 |     2|
|82    |      \aa[7].aa   |f3_add_76 |     2|
|83    |      \aa[80].aa  |f3_add_77 |     2|
|84    |      \aa[81].aa  |f3_add_78 |     2|
|85    |      \aa[82].aa  |f3_add_79 |     2|
|86    |      \aa[83].aa  |f3_add_80 |     2|
|87    |      \aa[84].aa  |f3_add_81 |     2|
|88    |      \aa[85].aa  |f3_add_82 |     2|
|89    |      \aa[86].aa  |f3_add_83 |     2|
|90    |      \aa[87].aa  |f3_add_84 |     2|
|91    |      \aa[88].aa  |f3_add_85 |     2|
|92    |      \aa[89].aa  |f3_add_86 |     2|
|93    |      \aa[8].aa   |f3_add_87 |     2|
|94    |      \aa[90].aa  |f3_add_88 |     2|
|95    |      \aa[91].aa  |f3_add_89 |     2|
|96    |      \aa[92].aa  |f3_add_90 |     2|
|97    |      \aa[93].aa  |f3_add_91 |     2|
|98    |      \aa[94].aa  |f3_add_92 |     2|
|99    |      \aa[95].aa  |f3_add_93 |     2|
|100   |      \aa[96].aa  |f3_add_94 |     2|
|101   |      \aa[9].aa   |f3_add_95 |     2|
|102   |  ins12           |func6     |     4|
+------+------------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1909.113 ; gain = 435.473 ; free physical = 246168 ; free virtual = 313967
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1909.113 ; gain = 435.473 ; free physical = 246171 ; free virtual = 313970
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1909.117 ; gain = 435.473 ; free physical = 246171 ; free virtual = 313970
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1971.285 ; gain = 0.000 ; free physical = 245961 ; free virtual = 313760
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1971.285 ; gain = 497.742 ; free physical = 246033 ; free virtual = 313833
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2427.523 ; gain = 456.238 ; free physical = 245276 ; free virtual = 313078
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2427.523 ; gain = 0.000 ; free physical = 245305 ; free virtual = 313106
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2451.531 ; gain = 0.000 ; free physical = 245233 ; free virtual = 313037
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2563.812 ; gain = 0.004 ; free physical = 246323 ; free virtual = 314123

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 61807ba3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2563.812 ; gain = 0.000 ; free physical = 246321 ; free virtual = 314121

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 61807ba3

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2563.812 ; gain = 0.000 ; free physical = 246198 ; free virtual = 313998
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 61807ba3

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2563.812 ; gain = 0.000 ; free physical = 246205 ; free virtual = 314005
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 61807ba3

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2563.812 ; gain = 0.000 ; free physical = 246204 ; free virtual = 314004
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 61807ba3

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2563.812 ; gain = 0.000 ; free physical = 246203 ; free virtual = 314003
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 61807ba3

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2563.812 ; gain = 0.000 ; free physical = 246196 ; free virtual = 313996
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 61807ba3

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2563.812 ; gain = 0.000 ; free physical = 246192 ; free virtual = 313991
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2563.812 ; gain = 0.000 ; free physical = 246187 ; free virtual = 313987
Ending Logic Optimization Task | Checksum: 61807ba3

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2563.812 ; gain = 0.000 ; free physical = 246184 ; free virtual = 313984

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 61807ba3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2563.812 ; gain = 0.000 ; free physical = 246168 ; free virtual = 313968

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 61807ba3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2563.812 ; gain = 0.000 ; free physical = 246168 ; free virtual = 313968

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2563.812 ; gain = 0.000 ; free physical = 246168 ; free virtual = 313968
Ending Netlist Obfuscation Task | Checksum: 61807ba3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2563.812 ; gain = 0.000 ; free physical = 246168 ; free virtual = 313968
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2563.812 ; gain = 0.004 ; free physical = 246168 ; free virtual = 313968
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 61807ba3
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module f3m_mult3 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2595.797 ; gain = 0.000 ; free physical = 246228 ; free virtual = 314027
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.283 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2595.797 ; gain = 0.000 ; free physical = 246428 ; free virtual = 314227
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2763.961 ; gain = 168.164 ; free physical = 247293 ; free virtual = 315091
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2800.988 ; gain = 37.027 ; free physical = 247366 ; free virtual = 315165
Power optimization passes: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2800.988 ; gain = 205.191 ; free physical = 247366 ; free virtual = 315164

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 247356 ; free virtual = 315155


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design f3m_mult3 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 3 accepted clusters 3

Number of Slice Registers augmented: 0 newly gated: 3 Total: 1403
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/3 RAMS dropped: 0/0 Clusters dropped: 0/3 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 427e9ead

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 247250 ; free virtual = 315048
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 427e9ead
Power optimization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2800.988 ; gain = 237.176 ; free physical = 247304 ; free virtual = 315102
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27326600 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c9ebb593

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 247354 ; free virtual = 315152
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: c9ebb593

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 247352 ; free virtual = 315150
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: c9ebb593

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 247320 ; free virtual = 315118
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: c9ebb593

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 247305 ; free virtual = 315104
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: c9ebb593

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 247312 ; free virtual = 315110

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 247312 ; free virtual = 315110
Ending Netlist Obfuscation Task | Checksum: c9ebb593

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 247311 ; free virtual = 315110
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246830 ; free virtual = 314628
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 30f2f69e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246829 ; free virtual = 314627
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246840 ; free virtual = 314638

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4dcfd380

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246710 ; free virtual = 314509

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 8e6c511f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246736 ; free virtual = 314535

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 8e6c511f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246737 ; free virtual = 314535
Phase 1 Placer Initialization | Checksum: 8e6c511f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246734 ; free virtual = 314533

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: c18ccddc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246734 ; free virtual = 314533

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246637 ; free virtual = 314436

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 7b9a6120

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246644 ; free virtual = 314443
Phase 2 Global Placement | Checksum: 9ab41896

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246637 ; free virtual = 314435

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 9ab41896

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246634 ; free virtual = 314432

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 125a67a45

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246664 ; free virtual = 314465

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c40551e8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246660 ; free virtual = 314462

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 6096ea02

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246659 ; free virtual = 314461

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1513a50ed

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246601 ; free virtual = 314401

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1cf3112f5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246577 ; free virtual = 314377

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 133835192

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246575 ; free virtual = 314375
Phase 3 Detail Placement | Checksum: 133835192

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246572 ; free virtual = 314371

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18d5c7efa

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 18d5c7efa

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246551 ; free virtual = 314351
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.586. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 24f2238b1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246544 ; free virtual = 314343
Phase 4.1 Post Commit Optimization | Checksum: 24f2238b1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246542 ; free virtual = 314341

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24f2238b1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246537 ; free virtual = 314336

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 24f2238b1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246535 ; free virtual = 314335

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246535 ; free virtual = 314334
Phase 4.4 Final Placement Cleanup | Checksum: 1d88a6dbd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246532 ; free virtual = 314332
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d88a6dbd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246530 ; free virtual = 314330
Ending Placer Task | Checksum: e470b23f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246557 ; free virtual = 314356
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246555 ; free virtual = 314355
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246493 ; free virtual = 314295
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246503 ; free virtual = 314305
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 246450 ; free virtual = 314255
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a10aea20 ConstDB: 0 ShapeSum: 4365c81f RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "a0[153]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[153]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[153]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[153]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[153]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[153]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[186]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[186]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[186]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[186]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[186]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[186]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[178]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[178]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[178]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[178]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[178]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[178]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[183]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[183]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[183]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[183]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[183]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[183]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[151]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[151]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[151]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[151]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[151]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[151]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[150]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[150]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[150]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[150]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[150]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[150]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[156]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[156]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[156]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[156]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[156]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[156]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[157]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[157]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[157]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[157]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[157]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[157]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[159]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[159]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[159]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[159]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[159]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[159]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[163]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[163]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[163]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[163]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[163]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[163]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[187]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[187]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[187]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[187]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[187]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[187]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[181]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[181]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[181]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[181]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[181]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[181]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[191]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[191]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[191]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[191]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[191]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[191]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[192]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[192]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[192]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[192]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[192]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[192]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[193]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[193]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[193]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[193]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[193]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[193]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[184]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[184]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[184]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[184]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[184]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[184]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[189]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[189]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[189]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[189]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[189]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[189]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[190]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[190]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[190]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[190]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[190]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[190]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[135]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[135]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[135]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[135]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[135]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[135]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[141]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[141]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[141]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[141]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[141]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[141]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 290b579a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 245009 ; free virtual = 312813
Post Restoration Checksum: NetGraph: 147570ec NumContArr: 1495e6ae Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 290b579a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 245007 ; free virtual = 312811

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 290b579a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 244953 ; free virtual = 312756

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 290b579a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 244951 ; free virtual = 312754
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17164edce

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 244710 ; free virtual = 312513
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.758  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1bf10da58

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 244697 ; free virtual = 312500

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b61f7bc6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 244627 ; free virtual = 312430

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 216
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.659  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a4dc5417

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 244671 ; free virtual = 312474
Phase 4 Rip-up And Reroute | Checksum: 1a4dc5417

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 244672 ; free virtual = 312475

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a4dc5417

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 244670 ; free virtual = 312474

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a4dc5417

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 244670 ; free virtual = 312474
Phase 5 Delay and Skew Optimization | Checksum: 1a4dc5417

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 244677 ; free virtual = 312480

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17e01d91b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 244684 ; free virtual = 312489
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.659  | TNS=0.000  | WHS=0.107  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17e01d91b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 244684 ; free virtual = 312488
Phase 6 Post Hold Fix | Checksum: 17e01d91b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 244683 ; free virtual = 312488

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.209744 %
  Global Horizontal Routing Utilization  = 0.293019 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1414ac28c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 244684 ; free virtual = 312489

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1414ac28c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 244683 ; free virtual = 312488

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e27a0ec9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 244692 ; free virtual = 312495

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.659  | TNS=0.000  | WHS=0.107  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: e27a0ec9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 244691 ; free virtual = 312494
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 244721 ; free virtual = 312525

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 244722 ; free virtual = 312526
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 244723 ; free virtual = 312526
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 244718 ; free virtual = 312522
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2800.988 ; gain = 0.000 ; free physical = 244714 ; free virtual = 312521
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mult3/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2802.012 ; gain = 0.000 ; free physical = 245692 ; free virtual = 313493
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:20:44 2022...
