Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 05:36:34 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_111_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 Delay1No13_instance/Y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.991ns (28.708%)  route 2.461ns (71.292%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns = ( 6.208 - 4.000 ) 
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.711ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.646ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=13142, routed)       1.717     2.668    Delay1No13_instance/clk_IBUF_BUFG
    SLICE_X117Y406       FDCE                                         r  Delay1No13_instance/Y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y406       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.747 r  Delay1No13_instance/Y_reg[8]/Q
                         net (fo=4, routed)           0.520     3.267    Delay1No12_instance/Y_reg[33]_0[8]
    SLICE_X128Y415       LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     3.415 r  Delay1No12_instance/geqOp_carry_i_12/O
                         net (fo=1, routed)           0.014     3.429    Sum13_1_impl_instance/FPAddSubOp_instance/S[4]
    SLICE_X128Y415       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.585 r  Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.611    Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X128Y416       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.626 r  Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.652    Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X128Y417       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.704 r  Sum13_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.270     3.974    Delay1No13_instance/CO[0]
    SLICE_X130Y418       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136     4.110 f  Delay1No13_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.242     4.352    Delay1No12_instance/Y_reg[23]_0[0]
    SLICE_X127Y419       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     4.499 f  Delay1No12_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.224     4.723    Delay1No12_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X126Y419       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037     4.760 r  Delay1No12_instance/shiftedFracY_d1[45]_i_4/O
                         net (fo=31, routed)          0.441     5.201    Delay1No13_instance/Y_reg[23]_0
    SLICE_X127Y412       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     5.324 r  Delay1No13_instance/shiftedFracY_d1[7]_i_2/O
                         net (fo=4, routed)           0.294     5.618    Delay1No12_instance/level2[6]
    SLICE_X126Y413       LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     5.716 r  Delay1No12_instance/shiftedFracY_d1[3]_i_1/O
                         net (fo=2, routed)           0.404     6.120    Sum13_1_impl_instance/FPAddSubOp_instance/level4__0[3]
    SLICE_X127Y414       FDRE                                         r  Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=13142, routed)       1.548     6.208    Sum13_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X127Y414       FDRE                                         r  Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[3]/C
                         clock pessimism              0.406     6.614    
                         clock uncertainty           -0.035     6.579    
    SLICE_X127Y414       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     6.604    Sum13_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          6.604    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                  0.484    




