

================================================================
== Vitis HLS Report for 'sink_from_aie_Pipeline_VITIS_LOOP_78_3'
================================================================
* Date:           Sun Jun 30 17:18:51 2024

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        sink_from_aie
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: versal
* Target device:  xcvc1902-vsvd1760-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.533 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_78_3  |        ?|        ?|         4|          4|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_stream, void @empty_13, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.50ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.50>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_stream" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:80]   --->   Operation 12 'read' 'i_1' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i32 %i_1" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:82]   --->   Operation 13 'trunc' 'trunc_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%icmp_ln82 = icmp_eq  i32 %i_1, i32 4294966062" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:82]   --->   Operation 14 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %if.else, void %VITIS_LOOP_106_4.exitStub" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:82]   --->   Operation 15 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:86]   --->   Operation 16 'specloopname' 'specloopname_ln86' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %i_1, i32 31" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:86]   --->   Operation 17 'bitselect' 'tmp' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %tmp, void %if.then15, void %if.else26" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:86]   --->   Operation 18 'br' 'br_ln86' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.50ns)   --->   "%store_ln92 = store i32 %i_1, i32 %i" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:92]   --->   Operation 19 'store' 'store_ln92' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.50>
ST_1 : Operation 20 [1/1] (0.37ns)   --->   "%switch_ln93 = switch i32 %i_1, void %if.then30, i32 4294966296, void %if.end38, i32 4294966295, void %if.end" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:93]   --->   Operation 20 'switch' 'switch_ln93' <Predicate = (!icmp_ln82 & tmp)> <Delay = 0.37>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%i_2 = xor i32 %i_1, i32 4294967295" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:96]   --->   Operation 21 'xor' 'i_2' <Predicate = (!icmp_ln82 & tmp & i_1 != 4294966296 & i_1 != 4294966295)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.50ns)   --->   "%store_ln97 = store i32 %i_2, i32 %i" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:97]   --->   Operation 22 'store' 'store_ln97' <Predicate = (!icmp_ln82 & tmp & i_1 != 4294966296 & i_1 != 4294966295)> <Delay = 0.50>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln97 = br void %if.end" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:97]   --->   Operation 23 'br' 'br_ln97' <Predicate = (!icmp_ln82 & tmp & i_1 != 4294966296 & i_1 != 4294966295)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln82)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.46>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%j = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_stream" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:88]   --->   Operation 24 'read' 'j' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln82, i8 0" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:89]   --->   Operation 25 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i32 %j" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:89]   --->   Operation 26 'zext' 'zext_ln89' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i32 %j" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:89]   --->   Operation 27 'trunc' 'trunc_ln89' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.82ns)   --->   "%add_ln89_1 = add i16 %tmp_1, i16 %trunc_ln89" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:89]   --->   Operation 28 'add' 'add_ln89_1' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i16 %add_ln89_1" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:89]   --->   Operation 29 'zext' 'zext_ln89_1' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%joint_addr = getelementptr i32 %joint, i64 0, i64 %zext_ln89_1" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:89]   --->   Operation 30 'getelementptr' 'joint_addr' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (0.64ns)   --->   "%joint_load = load i16 %joint_addr" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:89]   --->   Operation 31 'load' 'joint_load' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.64> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%h2_addr = getelementptr i32 %h2, i64 0, i64 %zext_ln89" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:90]   --->   Operation 32 'getelementptr' 'h2_addr' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (0.51ns)   --->   "%h2_load = load i8 %h2_addr" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:90]   --->   Operation 33 'load' 'h2_load' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.51> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_3 = load i32 %i" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:98]   --->   Operation 34 'load' 'i_3' <Predicate = (!icmp_ln82 & tmp & i_1 != 4294966296)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i32 %i_3" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:98]   --->   Operation 35 'zext' 'zext_ln98' <Predicate = (!icmp_ln82 & tmp & i_1 != 4294966296)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%h1_addr = getelementptr i32 %h1, i64 0, i64 %zext_ln98" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:98]   --->   Operation 36 'getelementptr' 'h1_addr' <Predicate = (!icmp_ln82 & tmp & i_1 != 4294966296)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (0.51ns)   --->   "%h1_load = load i8 %h1_addr" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:98]   --->   Operation 37 'load' 'h1_load' <Predicate = (!icmp_ln82 & tmp & i_1 != 4294966296)> <Delay = 0.51> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%input_stream_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_stream" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:89]   --->   Operation 38 'read' 'input_stream_read' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 39 [1/2] (1.05ns)   --->   "%joint_load = load i16 %joint_addr" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:89]   --->   Operation 39 'load' 'joint_load' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 1.05> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 40 [1/2] (0.88ns)   --->   "%h2_load = load i8 %h2_addr" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:90]   --->   Operation 40 'load' 'h2_load' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.88> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%input_stream_read_2 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_stream" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:98]   --->   Operation 41 'read' 'input_stream_read_2' <Predicate = (!icmp_ln82 & tmp & i_1 != 4294966296)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 42 [1/2] (0.88ns)   --->   "%h1_load = load i8 %h1_addr" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:98]   --->   Operation 42 'load' 'h1_load' <Predicate = (!icmp_ln82 & tmp & i_1 != 4294966296)> <Delay = 0.88> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 1.53>
ST_4 : Operation 43 [1/1] (0.89ns)   --->   "%add_ln89 = add i32 %joint_load, i32 %input_stream_read" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:89]   --->   Operation 43 'add' 'add_ln89' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.64ns)   --->   "%store_ln89 = store i32 %add_ln89, i16 %joint_addr" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:89]   --->   Operation 44 'store' 'store_ln89' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.64> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%input_stream_read_1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %input_stream" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:90]   --->   Operation 45 'read' 'input_stream_read_1' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 46 [1/1] (0.89ns)   --->   "%add_ln90 = add i32 %h2_load, i32 %input_stream_read_1" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:90]   --->   Operation 46 'add' 'add_ln90' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.51ns)   --->   "%store_ln90 = store i32 %add_ln90, i8 %h2_addr" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:90]   --->   Operation 47 'store' 'store_ln90' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.51> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln92 = br void %if.end38" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:92]   --->   Operation 48 'br' 'br_ln92' <Predicate = (!icmp_ln82 & !tmp)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.89ns)   --->   "%add_ln98 = add i32 %h1_load, i32 %input_stream_read_2" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:98]   --->   Operation 49 'add' 'add_ln98' <Predicate = (!icmp_ln82 & tmp & i_1 != 4294966296)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.51ns)   --->   "%store_ln98 = store i32 %add_ln98, i8 %h1_addr" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:98]   --->   Operation 50 'store' 'store_ln98' <Predicate = (!icmp_ln82 & tmp & i_1 != 4294966296)> <Delay = 0.51> <CoreInst = "RAM">   --->   Core 87 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln100 = br void %if.end38" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:100]   --->   Operation 51 'br' 'br_ln100' <Predicate = (!icmp_ln82 & tmp & i_1 != 4294966296)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln78 = br void %while.body" [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:78]   --->   Operation 52 'br' 'br_ln78' <Predicate = (!icmp_ln82)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.2ns
The critical path consists of the following:
	axis read operation ('value', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:80) on port 'input_stream' (/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:80) [11]  (0 ns)
	'xor' operation ('i', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:96) [41]  (0.484 ns)
	'store' operation ('store_ln97', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:97) of variable 'i', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:96 on local variable 'i' [42]  (0.501 ns)
	blocking operation 0.219 ns on control path)

 <State 2>: 1.46ns
The critical path consists of the following:
	axis read operation ('j', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:88) on port 'input_stream' (/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:88) [20]  (0 ns)
	'add' operation ('add_ln89_1', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:89) [25]  (0.82 ns)
	'getelementptr' operation ('joint_addr', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:89) [27]  (0 ns)
	'load' operation ('joint_load', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:89) on array 'joint' [28]  (0.64 ns)

 <State 3>: 1.05ns
The critical path consists of the following:
	'load' operation ('joint_load', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:89) on array 'joint' [28]  (1.05 ns)

 <State 4>: 1.53ns
The critical path consists of the following:
	'add' operation ('add_ln89', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:89) [29]  (0.893 ns)
	'store' operation ('store_ln89', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:89) of variable 'add_ln89', /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/data_movers/sink_from_aie.cpp:89 on array 'joint' [30]  (0.64 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
