Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Fri May 12 20:28:26 2017
| Host         : el3ctroarch running 64-bit Arch Linux
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file simulator_timing_summary_routed.rpt -rpx simulator_timing_summary_routed.rpx
| Design       : simulator
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.784        0.000                      0                  314        0.121        0.000                      0                  314        9.500        0.000                       0                   315  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.784        0.000                      0                  314        0.121        0.000                      0                  314        9.500        0.000                       0                   315  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.784ns  (required time - arrival time)
  Source:                 core/registerD4/outbuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/registerCO/outbuffer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.017ns  (logic 5.936ns (45.601%)  route 7.081ns (54.399%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT3=2 LUT4=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 25.009 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.631     5.233    core/registerD4/CLK
    SLICE_X9Y100         FDRE                                         r  core/registerD4/outbuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  core/registerD4/outbuffer_reg[0]/Q
                         net (fo=32, routed)          1.441     7.131    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X6Y99          LUT4 (Prop_lut4_I1_O)        0.124     7.255 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     7.255    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig34_out
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.898 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.990     8.888    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.307     9.195 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     9.195    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_3_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.835 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/O[3]
                         net (fo=2, routed)           1.103    10.938    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[3]
    SLICE_X8Y96          LUT2 (Prop_lut2_I0_O)        0.306    11.244 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    11.244    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_3_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.777 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.777    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.996 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0/O[0]
                         net (fo=2, routed)           0.904    12.900    core/coreConv/noDsp.addr_fabric/bbstub_P[15]_2[8]
    SLICE_X7Y97          LUT3 (Prop_lut3_I0_O)        0.323    13.223 r  core/coreConv/noDsp.addr_fabric/outbuffer[15]_i_23/O
                         net (fo=2, routed)           0.666    13.889    core/coreConv/noDsp.addr_fabric/outbuffer[15]_i_23_n_0
    SLICE_X7Y97          LUT4 (Prop_lut4_I3_O)        0.326    14.215 r  core/coreConv/noDsp.addr_fabric/outbuffer[15]_i_27/O
                         net (fo=1, routed)           0.000    14.215    core/coreConv/noDsp.addr_fabric/outbuffer[15]_i_27_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.765 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.765    core/coreConv/noDsp.addr_fabric/outbuffer_reg[15]_i_11_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.078 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[19]_i_12/O[3]
                         net (fo=2, routed)           1.332    16.409    core/coreConv/noDsp.addr_fabric/outbuffer_reg[19]_i_12_n_4
    SLICE_X7Y103         LUT3 (Prop_lut3_I1_O)        0.332    16.741 r  core/coreConv/noDsp.addr_fabric/outbuffer[19]_i_4/O
                         net (fo=2, routed)           0.645    17.387    core/coreConv/noDsp.addr_fabric/outbuffer[19]_i_4_n_0
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.332    17.719 r  core/coreConv/noDsp.addr_fabric/outbuffer[19]_i_7/O
                         net (fo=1, routed)           0.000    17.719    core/coreConv/noDsp.addr_fabric/outbuffer[19]_i_7_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.251 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.251    core/registerCO/D[19]
    SLICE_X7Y104         FDRE                                         r  core/registerCO/outbuffer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.587    25.009    core/registerCO/CLK
    SLICE_X7Y104         FDRE                                         r  core/registerCO/outbuffer_reg[19]/C
                         clock pessimism              0.259    25.268    
                         clock uncertainty           -0.035    25.233    
    SLICE_X7Y104         FDRE (Setup_fdre_C_D)       -0.198    25.035    core/registerCO/outbuffer_reg[19]
  -------------------------------------------------------------------
                         required time                         25.035    
                         arrival time                         -18.251    
  -------------------------------------------------------------------
                         slack                                  6.784    

Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 core/registerD4/outbuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/registerCO/outbuffer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.032ns  (logic 5.951ns (45.663%)  route 7.081ns (54.337%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT3=2 LUT4=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 25.009 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.631     5.233    core/registerD4/CLK
    SLICE_X9Y100         FDRE                                         r  core/registerD4/outbuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  core/registerD4/outbuffer_reg[0]/Q
                         net (fo=32, routed)          1.441     7.131    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X6Y99          LUT4 (Prop_lut4_I1_O)        0.124     7.255 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     7.255    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig34_out
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.898 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.990     8.888    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.307     9.195 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     9.195    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_3_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.835 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/O[3]
                         net (fo=2, routed)           1.103    10.938    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[3]
    SLICE_X8Y96          LUT2 (Prop_lut2_I0_O)        0.306    11.244 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    11.244    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_3_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.777 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.777    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.996 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0/O[0]
                         net (fo=2, routed)           0.904    12.900    core/coreConv/noDsp.addr_fabric/bbstub_P[15]_2[8]
    SLICE_X7Y97          LUT3 (Prop_lut3_I0_O)        0.323    13.223 r  core/coreConv/noDsp.addr_fabric/outbuffer[15]_i_23/O
                         net (fo=2, routed)           0.666    13.889    core/coreConv/noDsp.addr_fabric/outbuffer[15]_i_23_n_0
    SLICE_X7Y97          LUT4 (Prop_lut4_I3_O)        0.326    14.215 r  core/coreConv/noDsp.addr_fabric/outbuffer[15]_i_27/O
                         net (fo=1, routed)           0.000    14.215    core/coreConv/noDsp.addr_fabric/outbuffer[15]_i_27_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.765 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.765    core/coreConv/noDsp.addr_fabric/outbuffer_reg[15]_i_11_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.078 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[19]_i_12/O[3]
                         net (fo=2, routed)           1.332    16.409    core/coreConv/noDsp.addr_fabric/outbuffer_reg[19]_i_12_n_4
    SLICE_X7Y103         LUT3 (Prop_lut3_I1_O)        0.332    16.741 r  core/coreConv/noDsp.addr_fabric/outbuffer[19]_i_4/O
                         net (fo=2, routed)           0.645    17.387    core/coreConv/noDsp.addr_fabric/outbuffer[19]_i_4_n_0
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.332    17.719 r  core/coreConv/noDsp.addr_fabric/outbuffer[19]_i_7/O
                         net (fo=1, routed)           0.000    17.719    core/coreConv/noDsp.addr_fabric/outbuffer[19]_i_7_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    18.266 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.266    core/registerCO/D[18]
    SLICE_X7Y104         FDRE                                         r  core/registerCO/outbuffer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.587    25.009    core/registerCO/CLK
    SLICE_X7Y104         FDRE                                         r  core/registerCO/outbuffer_reg[18]/C
                         clock pessimism              0.259    25.268    
                         clock uncertainty           -0.035    25.233    
    SLICE_X7Y104         FDRE (Setup_fdre_C_D)        0.062    25.295    core/registerCO/outbuffer_reg[18]
  -------------------------------------------------------------------
                         required time                         25.295    
                         arrival time                         -18.266    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.152ns  (required time - arrival time)
  Source:                 core/registerD4/outbuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/registerCO/outbuffer_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.909ns  (logic 5.828ns (45.146%)  route 7.081ns (54.854%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT3=2 LUT4=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 25.009 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.631     5.233    core/registerD4/CLK
    SLICE_X9Y100         FDRE                                         r  core/registerD4/outbuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  core/registerD4/outbuffer_reg[0]/Q
                         net (fo=32, routed)          1.441     7.131    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X6Y99          LUT4 (Prop_lut4_I1_O)        0.124     7.255 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     7.255    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig34_out
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.898 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.990     8.888    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.307     9.195 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     9.195    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_3_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.835 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/O[3]
                         net (fo=2, routed)           1.103    10.938    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[3]
    SLICE_X8Y96          LUT2 (Prop_lut2_I0_O)        0.306    11.244 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    11.244    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_3_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.777 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    11.777    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.996 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0/O[0]
                         net (fo=2, routed)           0.904    12.900    core/coreConv/noDsp.addr_fabric/bbstub_P[15]_2[8]
    SLICE_X7Y97          LUT3 (Prop_lut3_I0_O)        0.323    13.223 r  core/coreConv/noDsp.addr_fabric/outbuffer[15]_i_23/O
                         net (fo=2, routed)           0.666    13.889    core/coreConv/noDsp.addr_fabric/outbuffer[15]_i_23_n_0
    SLICE_X7Y97          LUT4 (Prop_lut4_I3_O)        0.326    14.215 r  core/coreConv/noDsp.addr_fabric/outbuffer[15]_i_27/O
                         net (fo=1, routed)           0.000    14.215    core/coreConv/noDsp.addr_fabric/outbuffer[15]_i_27_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.765 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.765    core/coreConv/noDsp.addr_fabric/outbuffer_reg[15]_i_11_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.078 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[19]_i_12/O[3]
                         net (fo=2, routed)           1.332    16.409    core/coreConv/noDsp.addr_fabric/outbuffer_reg[19]_i_12_n_4
    SLICE_X7Y103         LUT3 (Prop_lut3_I1_O)        0.332    16.741 r  core/coreConv/noDsp.addr_fabric/outbuffer[19]_i_4/O
                         net (fo=2, routed)           0.645    17.387    core/coreConv/noDsp.addr_fabric/outbuffer[19]_i_4_n_0
    SLICE_X7Y104         LUT4 (Prop_lut4_I3_O)        0.332    17.719 r  core/coreConv/noDsp.addr_fabric/outbuffer[19]_i_7/O
                         net (fo=1, routed)           0.000    17.719    core/coreConv/noDsp.addr_fabric/outbuffer[19]_i_7_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.143 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.143    core/registerCO/D[17]
    SLICE_X7Y104         FDRE                                         r  core/registerCO/outbuffer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.587    25.009    core/registerCO/CLK
    SLICE_X7Y104         FDRE                                         r  core/registerCO/outbuffer_reg[17]/C
                         clock pessimism              0.259    25.268    
                         clock uncertainty           -0.035    25.233    
    SLICE_X7Y104         FDRE (Setup_fdre_C_D)        0.062    25.295    core/registerCO/outbuffer_reg[17]
  -------------------------------------------------------------------
                         required time                         25.295    
                         arrival time                         -18.143    
  -------------------------------------------------------------------
                         slack                                  7.152    

Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 core/registerD4/outbuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/registerCO/outbuffer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.749ns  (logic 5.736ns (44.991%)  route 7.013ns (55.009%))
  Logic Levels:           14  (CARRY4=8 LUT2=2 LUT3=2 LUT4=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 25.009 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.631     5.233    core/registerD4/CLK
    SLICE_X9Y100         FDRE                                         r  core/registerD4/outbuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  core/registerD4/outbuffer_reg[0]/Q
                         net (fo=32, routed)          1.441     7.131    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X6Y99          LUT4 (Prop_lut4_I1_O)        0.124     7.255 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     7.255    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig34_out
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.898 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.990     8.888    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.307     9.195 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     9.195    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_3_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.835 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/O[3]
                         net (fo=2, routed)           1.103    10.938    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[3]
    SLICE_X8Y96          LUT2 (Prop_lut2_I0_O)        0.306    11.244 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    11.244    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_3_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.822 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/O[2]
                         net (fo=2, routed)           0.906    12.728    core/coreConv/noDsp.addr_fabric/bbstub_P[15]_2[6]
    SLICE_X7Y96          LUT3 (Prop_lut3_I0_O)        0.331    13.059 r  core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_21/O
                         net (fo=2, routed)           0.777    13.836    core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_21_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    14.424 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.424    core/coreConv/noDsp.addr_fabric/outbuffer_reg[11]_i_11_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.647 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[15]_i_11/O[0]
                         net (fo=2, routed)           1.327    15.974    core/coreConv/noDsp.addr_fabric/outbuffer_reg[15]_i_11_n_7
    SLICE_X7Y102         LUT3 (Prop_lut3_I1_O)        0.327    16.301 r  core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_4/O
                         net (fo=2, routed)           0.469    16.769    core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_4_n_0
    SLICE_X7Y102         LUT4 (Prop_lut4_I3_O)        0.326    17.095 r  core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_8/O
                         net (fo=1, routed)           0.000    17.095    core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_8_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.645 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.645    core/coreConv/noDsp.addr_fabric/outbuffer_reg[11]_i_1_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.759 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.759    core/coreConv/noDsp.addr_fabric/outbuffer_reg[15]_i_1_n_0
    SLICE_X7Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.982 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.982    core/registerCO/D[16]
    SLICE_X7Y104         FDRE                                         r  core/registerCO/outbuffer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.587    25.009    core/registerCO/CLK
    SLICE_X7Y104         FDRE                                         r  core/registerCO/outbuffer_reg[16]/C
                         clock pessimism              0.259    25.268    
                         clock uncertainty           -0.035    25.233    
    SLICE_X7Y104         FDRE (Setup_fdre_C_D)        0.062    25.295    core/registerCO/outbuffer_reg[16]
  -------------------------------------------------------------------
                         required time                         25.295    
                         arrival time                         -17.982    
  -------------------------------------------------------------------
                         slack                                  7.312    

Slack (MET) :             7.315ns  (required time - arrival time)
  Source:                 core/registerD4/outbuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/registerCO/outbuffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.746ns  (logic 5.733ns (44.978%)  route 7.013ns (55.022%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT3=2 LUT4=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 25.009 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.631     5.233    core/registerD4/CLK
    SLICE_X9Y100         FDRE                                         r  core/registerD4/outbuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  core/registerD4/outbuffer_reg[0]/Q
                         net (fo=32, routed)          1.441     7.131    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X6Y99          LUT4 (Prop_lut4_I1_O)        0.124     7.255 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     7.255    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig34_out
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.898 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.990     8.888    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.307     9.195 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     9.195    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_3_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.835 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/O[3]
                         net (fo=2, routed)           1.103    10.938    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[3]
    SLICE_X8Y96          LUT2 (Prop_lut2_I0_O)        0.306    11.244 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    11.244    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_3_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.822 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/O[2]
                         net (fo=2, routed)           0.906    12.728    core/coreConv/noDsp.addr_fabric/bbstub_P[15]_2[6]
    SLICE_X7Y96          LUT3 (Prop_lut3_I0_O)        0.331    13.059 r  core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_21/O
                         net (fo=2, routed)           0.777    13.836    core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_21_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    14.424 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.424    core/coreConv/noDsp.addr_fabric/outbuffer_reg[11]_i_11_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.647 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[15]_i_11/O[0]
                         net (fo=2, routed)           1.327    15.974    core/coreConv/noDsp.addr_fabric/outbuffer_reg[15]_i_11_n_7
    SLICE_X7Y102         LUT3 (Prop_lut3_I1_O)        0.327    16.301 r  core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_4/O
                         net (fo=2, routed)           0.469    16.769    core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_4_n_0
    SLICE_X7Y102         LUT4 (Prop_lut4_I3_O)        0.326    17.095 r  core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_8/O
                         net (fo=1, routed)           0.000    17.095    core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_8_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.645 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.645    core/coreConv/noDsp.addr_fabric/outbuffer_reg[11]_i_1_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.979 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.979    core/registerCO/D[13]
    SLICE_X7Y103         FDRE                                         r  core/registerCO/outbuffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.587    25.009    core/registerCO/CLK
    SLICE_X7Y103         FDRE                                         r  core/registerCO/outbuffer_reg[13]/C
                         clock pessimism              0.259    25.268    
                         clock uncertainty           -0.035    25.233    
    SLICE_X7Y103         FDRE (Setup_fdre_C_D)        0.062    25.295    core/registerCO/outbuffer_reg[13]
  -------------------------------------------------------------------
                         required time                         25.295    
                         arrival time                         -17.979    
  -------------------------------------------------------------------
                         slack                                  7.315    

Slack (MET) :             7.336ns  (required time - arrival time)
  Source:                 core/registerD4/outbuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/registerCO/outbuffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.725ns  (logic 5.712ns (44.887%)  route 7.013ns (55.113%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT3=2 LUT4=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 25.009 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.631     5.233    core/registerD4/CLK
    SLICE_X9Y100         FDRE                                         r  core/registerD4/outbuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  core/registerD4/outbuffer_reg[0]/Q
                         net (fo=32, routed)          1.441     7.131    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X6Y99          LUT4 (Prop_lut4_I1_O)        0.124     7.255 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     7.255    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig34_out
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.898 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.990     8.888    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.307     9.195 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     9.195    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_3_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.835 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/O[3]
                         net (fo=2, routed)           1.103    10.938    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[3]
    SLICE_X8Y96          LUT2 (Prop_lut2_I0_O)        0.306    11.244 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    11.244    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_3_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.822 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/O[2]
                         net (fo=2, routed)           0.906    12.728    core/coreConv/noDsp.addr_fabric/bbstub_P[15]_2[6]
    SLICE_X7Y96          LUT3 (Prop_lut3_I0_O)        0.331    13.059 r  core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_21/O
                         net (fo=2, routed)           0.777    13.836    core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_21_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    14.424 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.424    core/coreConv/noDsp.addr_fabric/outbuffer_reg[11]_i_11_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.647 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[15]_i_11/O[0]
                         net (fo=2, routed)           1.327    15.974    core/coreConv/noDsp.addr_fabric/outbuffer_reg[15]_i_11_n_7
    SLICE_X7Y102         LUT3 (Prop_lut3_I1_O)        0.327    16.301 r  core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_4/O
                         net (fo=2, routed)           0.469    16.769    core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_4_n_0
    SLICE_X7Y102         LUT4 (Prop_lut4_I3_O)        0.326    17.095 r  core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_8/O
                         net (fo=1, routed)           0.000    17.095    core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_8_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.645 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.645    core/coreConv/noDsp.addr_fabric/outbuffer_reg[11]_i_1_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.958 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.958    core/registerCO/D[15]
    SLICE_X7Y103         FDRE                                         r  core/registerCO/outbuffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.587    25.009    core/registerCO/CLK
    SLICE_X7Y103         FDRE                                         r  core/registerCO/outbuffer_reg[15]/C
                         clock pessimism              0.259    25.268    
                         clock uncertainty           -0.035    25.233    
    SLICE_X7Y103         FDRE (Setup_fdre_C_D)        0.062    25.295    core/registerCO/outbuffer_reg[15]
  -------------------------------------------------------------------
                         required time                         25.295    
                         arrival time                         -17.958    
  -------------------------------------------------------------------
                         slack                                  7.336    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 core/registerD4/outbuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/registerCO/outbuffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.651ns  (logic 5.638ns (44.565%)  route 7.013ns (55.435%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT3=2 LUT4=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 25.009 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.631     5.233    core/registerD4/CLK
    SLICE_X9Y100         FDRE                                         r  core/registerD4/outbuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  core/registerD4/outbuffer_reg[0]/Q
                         net (fo=32, routed)          1.441     7.131    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X6Y99          LUT4 (Prop_lut4_I1_O)        0.124     7.255 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     7.255    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig34_out
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.898 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.990     8.888    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.307     9.195 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     9.195    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_3_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.835 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/O[3]
                         net (fo=2, routed)           1.103    10.938    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[3]
    SLICE_X8Y96          LUT2 (Prop_lut2_I0_O)        0.306    11.244 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    11.244    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_3_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.822 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/O[2]
                         net (fo=2, routed)           0.906    12.728    core/coreConv/noDsp.addr_fabric/bbstub_P[15]_2[6]
    SLICE_X7Y96          LUT3 (Prop_lut3_I0_O)        0.331    13.059 r  core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_21/O
                         net (fo=2, routed)           0.777    13.836    core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_21_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    14.424 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.424    core/coreConv/noDsp.addr_fabric/outbuffer_reg[11]_i_11_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.647 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[15]_i_11/O[0]
                         net (fo=2, routed)           1.327    15.974    core/coreConv/noDsp.addr_fabric/outbuffer_reg[15]_i_11_n_7
    SLICE_X7Y102         LUT3 (Prop_lut3_I1_O)        0.327    16.301 r  core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_4/O
                         net (fo=2, routed)           0.469    16.769    core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_4_n_0
    SLICE_X7Y102         LUT4 (Prop_lut4_I3_O)        0.326    17.095 r  core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_8/O
                         net (fo=1, routed)           0.000    17.095    core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_8_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.645 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.645    core/coreConv/noDsp.addr_fabric/outbuffer_reg[11]_i_1_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.884 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.884    core/registerCO/D[14]
    SLICE_X7Y103         FDRE                                         r  core/registerCO/outbuffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.587    25.009    core/registerCO/CLK
    SLICE_X7Y103         FDRE                                         r  core/registerCO/outbuffer_reg[14]/C
                         clock pessimism              0.259    25.268    
                         clock uncertainty           -0.035    25.233    
    SLICE_X7Y103         FDRE (Setup_fdre_C_D)        0.062    25.295    core/registerCO/outbuffer_reg[14]
  -------------------------------------------------------------------
                         required time                         25.295    
                         arrival time                         -17.884    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 core/registerD4/outbuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/registerCO/outbuffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.635ns  (logic 5.622ns (44.495%)  route 7.013ns (55.505%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT3=2 LUT4=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 25.009 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.631     5.233    core/registerD4/CLK
    SLICE_X9Y100         FDRE                                         r  core/registerD4/outbuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  core/registerD4/outbuffer_reg[0]/Q
                         net (fo=32, routed)          1.441     7.131    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X6Y99          LUT4 (Prop_lut4_I1_O)        0.124     7.255 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     7.255    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig34_out
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.898 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.990     8.888    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.307     9.195 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     9.195    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_3_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.835 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/O[3]
                         net (fo=2, routed)           1.103    10.938    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[3]
    SLICE_X8Y96          LUT2 (Prop_lut2_I0_O)        0.306    11.244 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    11.244    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_3_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.822 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/O[2]
                         net (fo=2, routed)           0.906    12.728    core/coreConv/noDsp.addr_fabric/bbstub_P[15]_2[6]
    SLICE_X7Y96          LUT3 (Prop_lut3_I0_O)        0.331    13.059 r  core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_21/O
                         net (fo=2, routed)           0.777    13.836    core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_21_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    14.424 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.424    core/coreConv/noDsp.addr_fabric/outbuffer_reg[11]_i_11_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.647 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[15]_i_11/O[0]
                         net (fo=2, routed)           1.327    15.974    core/coreConv/noDsp.addr_fabric/outbuffer_reg[15]_i_11_n_7
    SLICE_X7Y102         LUT3 (Prop_lut3_I1_O)        0.327    16.301 r  core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_4/O
                         net (fo=2, routed)           0.469    16.769    core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_4_n_0
    SLICE_X7Y102         LUT4 (Prop_lut4_I3_O)        0.326    17.095 r  core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_8/O
                         net (fo=1, routed)           0.000    17.095    core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_8_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.645 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.645    core/coreConv/noDsp.addr_fabric/outbuffer_reg[11]_i_1_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.868 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.868    core/registerCO/D[12]
    SLICE_X7Y103         FDRE                                         r  core/registerCO/outbuffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.587    25.009    core/registerCO/CLK
    SLICE_X7Y103         FDRE                                         r  core/registerCO/outbuffer_reg[12]/C
                         clock pessimism              0.259    25.268    
                         clock uncertainty           -0.035    25.233    
    SLICE_X7Y103         FDRE (Setup_fdre_C_D)        0.062    25.295    core/registerCO/outbuffer_reg[12]
  -------------------------------------------------------------------
                         required time                         25.295    
                         arrival time                         -17.868    
  -------------------------------------------------------------------
                         slack                                  7.426    

Slack (MET) :             7.560ns  (required time - arrival time)
  Source:                 core/registerD4/outbuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/registerCO/outbuffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.502ns  (logic 5.489ns (43.904%)  route 7.013ns (56.096%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT3=2 LUT4=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 25.010 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.631     5.233    core/registerD4/CLK
    SLICE_X9Y100         FDRE                                         r  core/registerD4/outbuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  core/registerD4/outbuffer_reg[0]/Q
                         net (fo=32, routed)          1.441     7.131    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X6Y99          LUT4 (Prop_lut4_I1_O)        0.124     7.255 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     7.255    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig34_out
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.898 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.990     8.888    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.307     9.195 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     9.195    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_3_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.835 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/O[3]
                         net (fo=2, routed)           1.103    10.938    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[3]
    SLICE_X8Y96          LUT2 (Prop_lut2_I0_O)        0.306    11.244 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    11.244    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_3_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.822 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/O[2]
                         net (fo=2, routed)           0.906    12.728    core/coreConv/noDsp.addr_fabric/bbstub_P[15]_2[6]
    SLICE_X7Y96          LUT3 (Prop_lut3_I0_O)        0.331    13.059 r  core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_21/O
                         net (fo=2, routed)           0.777    13.836    core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_21_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    14.424 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.424    core/coreConv/noDsp.addr_fabric/outbuffer_reg[11]_i_11_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.647 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[15]_i_11/O[0]
                         net (fo=2, routed)           1.327    15.974    core/coreConv/noDsp.addr_fabric/outbuffer_reg[15]_i_11_n_7
    SLICE_X7Y102         LUT3 (Prop_lut3_I1_O)        0.327    16.301 r  core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_4/O
                         net (fo=2, routed)           0.469    16.769    core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_4_n_0
    SLICE_X7Y102         LUT4 (Prop_lut4_I3_O)        0.326    17.095 r  core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_8/O
                         net (fo=1, routed)           0.000    17.095    core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_8_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.735 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.735    core/registerCO/D[11]
    SLICE_X7Y102         FDRE                                         r  core/registerCO/outbuffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.588    25.010    core/registerCO/CLK
    SLICE_X7Y102         FDRE                                         r  core/registerCO/outbuffer_reg[11]/C
                         clock pessimism              0.259    25.269    
                         clock uncertainty           -0.035    25.234    
    SLICE_X7Y102         FDRE (Setup_fdre_C_D)        0.062    25.296    core/registerCO/outbuffer_reg[11]
  -------------------------------------------------------------------
                         required time                         25.296    
                         arrival time                         -17.735    
  -------------------------------------------------------------------
                         slack                                  7.560    

Slack (MET) :             7.620ns  (required time - arrival time)
  Source:                 core/registerD4/outbuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/registerCO/outbuffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.442ns  (logic 5.429ns (43.634%)  route 7.013ns (56.366%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT3=2 LUT4=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 25.010 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.631     5.233    core/registerD4/CLK
    SLICE_X9Y100         FDRE                                         r  core/registerD4/outbuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  core/registerD4/outbuffer_reg[0]/Q
                         net (fo=32, routed)          1.441     7.131    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/A[0]
    SLICE_X6Y99          LUT4 (Prop_lut4_I1_O)        0.124     7.255 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.xorcy0_i_1/O
                         net (fo=1, routed)           0.000     7.255    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig34_out
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.898 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.990     8.888    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X5Y99          LUT2 (Prop_lut2_I0_O)        0.307     9.195 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     9.195    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0_i_3_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.835 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[2]_INST_0/O[3]
                         net (fo=2, routed)           1.103    10.938    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[3]
    SLICE_X8Y96          LUT2 (Prop_lut2_I0_O)        0.306    11.244 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    11.244    core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_3_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.822 r  core/coreConv/noDsp.MULTS[4].mult_in_fabric/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0/O[2]
                         net (fo=2, routed)           0.906    12.728    core/coreConv/noDsp.addr_fabric/bbstub_P[15]_2[6]
    SLICE_X7Y96          LUT3 (Prop_lut3_I0_O)        0.331    13.059 r  core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_21/O
                         net (fo=2, routed)           0.777    13.836    core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_21_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    14.424 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.424    core/coreConv/noDsp.addr_fabric/outbuffer_reg[11]_i_11_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.647 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[15]_i_11/O[0]
                         net (fo=2, routed)           1.327    15.974    core/coreConv/noDsp.addr_fabric/outbuffer_reg[15]_i_11_n_7
    SLICE_X7Y102         LUT3 (Prop_lut3_I1_O)        0.327    16.301 r  core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_4/O
                         net (fo=2, routed)           0.469    16.769    core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_4_n_0
    SLICE_X7Y102         LUT4 (Prop_lut4_I3_O)        0.326    17.095 r  core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_8/O
                         net (fo=1, routed)           0.000    17.095    core/coreConv/noDsp.addr_fabric/outbuffer[11]_i_8_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.675 r  core/coreConv/noDsp.addr_fabric/outbuffer_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.675    core/registerCO/D[10]
    SLICE_X7Y102         FDRE                                         r  core/registerCO/outbuffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.588    25.010    core/registerCO/CLK
    SLICE_X7Y102         FDRE                                         r  core/registerCO/outbuffer_reg[10]/C
                         clock pessimism              0.259    25.269    
                         clock uncertainty           -0.035    25.234    
    SLICE_X7Y102         FDRE (Setup_fdre_C_D)        0.062    25.296    core/registerCO/outbuffer_reg[10]
  -------------------------------------------------------------------
                         required time                         25.296    
                         arrival time                         -17.675    
  -------------------------------------------------------------------
                         slack                                  7.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 D6gen/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            D6gen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.575     1.494    D6gen/CLK
    SLICE_X9Y94          FDRE                                         r  D6gen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  D6gen/count_reg[3]/Q
                         net (fo=3, routed)           0.068     1.704    D6gen/Q[3]
    SLICE_X8Y94          LUT2 (Prop_lut2_I1_O)        0.045     1.749 r  D6gen/count[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.749    D6gen/count[0]_i_1__5_n_0
    SLICE_X8Y94          FDRE                                         r  D6gen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.846     2.011    D6gen/CLK
    SLICE_X8Y94          FDRE                                         r  D6gen/count_reg[0]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.120     1.627    D6gen/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 K4gen/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            K4gen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.226ns (45.282%)  route 0.273ns (54.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.570     1.489    K4gen/CLK
    SLICE_X9Y102         FDRE                                         r  K4gen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDRE (Prop_fdre_C_Q)         0.128     1.617 r  K4gen/count_reg[7]/Q
                         net (fo=2, routed)           0.273     1.891    K4gen/Q[7]
    SLICE_X9Y99          LUT2 (Prop_lut2_I0_O)        0.098     1.989 r  K4gen/count[0]_i_1__12/O
                         net (fo=1, routed)           0.000     1.989    K4gen/count[0]_i_1__12_n_0
    SLICE_X9Y99          FDRE                                         r  K4gen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.847     2.012    K4gen/CLK
    SLICE_X9Y99          FDRE                                         r  K4gen/count_reg[0]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X9Y99          FDRE (Hold_fdre_C_D)         0.092     1.858    K4gen/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 K4gen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/registerK4/outbuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.316%)  route 0.328ns (66.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.576     1.495    K4gen/CLK
    SLICE_X8Y99          FDRE                                         r  K4gen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  K4gen/count_reg[4]/Q
                         net (fo=2, routed)           0.328     1.988    core/registerK4/count_reg[7][4]
    SLICE_X8Y100         FDRE                                         r  core/registerK4/outbuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.841     2.006    core/registerK4/CLK
    SLICE_X8Y100         FDRE                                         r  core/registerK4/outbuffer_reg[4]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.086     1.846    core/registerK4/outbuffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 K6gen/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/registerK6/outbuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.676%)  route 0.099ns (41.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.575     1.494    K6gen/CLK
    SLICE_X9Y96          FDRE                                         r  K6gen/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  K6gen/count_reg[6]/Q
                         net (fo=2, routed)           0.099     1.735    core/registerK6/count_reg[7][6]
    SLICE_X8Y96          FDRE                                         r  core/registerK6/outbuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.846     2.011    core/registerK6/CLK
    SLICE_X8Y96          FDRE                                         r  core/registerK6/outbuffer_reg[6]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.085     1.592    core/registerK6/outbuffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 D4gen/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            D4gen/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.151%)  route 0.101ns (41.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.576     1.495    D4gen/CLK
    SLICE_X9Y99          FDRE                                         r  D4gen/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  D4gen/count_reg[0]/Q
                         net (fo=2, routed)           0.101     1.738    D4gen/Q[0]
    SLICE_X8Y99          FDRE                                         r  D4gen/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.847     2.012    D4gen/CLK
    SLICE_X8Y99          FDRE                                         r  D4gen/count_reg[1]/C
                         clock pessimism             -0.503     1.508    
    SLICE_X8Y99          FDRE (Hold_fdre_C_D)         0.085     1.593    D4gen/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 D4gen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/registerD4/outbuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.713%)  route 0.322ns (66.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.576     1.495    D4gen/CLK
    SLICE_X8Y99          FDRE                                         r  D4gen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  D4gen/count_reg[2]/Q
                         net (fo=2, routed)           0.322     1.982    core/registerD4/count_reg[7][2]
    SLICE_X9Y100         FDRE                                         r  core/registerD4/outbuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.841     2.006    core/registerD4/CLK
    SLICE_X9Y100         FDRE                                         r  core/registerD4/outbuffer_reg[2]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.066     1.826    core/registerD4/outbuffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 K3gen/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/registerK3/outbuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.318%)  route 0.129ns (47.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.603     1.522    K3gen/CLK
    SLICE_X5Y94          FDRE                                         r  K3gen/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  K3gen/count_reg[3]/Q
                         net (fo=3, routed)           0.129     1.792    core/registerK3/count_reg[7][3]
    SLICE_X3Y94          FDRE                                         r  core/registerK3/outbuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.877     2.042    core/registerK3/CLK
    SLICE_X3Y94          FDRE                                         r  core/registerK3/outbuffer_reg[3]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.070     1.632    core/registerK3/outbuffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 D1gen/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/registerD1/outbuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.954%)  route 0.130ns (48.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.598     1.517    D1gen/CLK
    SLICE_X4Y102         FDRE                                         r  D1gen/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  D1gen/count_reg[4]/Q
                         net (fo=2, routed)           0.130     1.789    core/registerD1/count_reg[7][4]
    SLICE_X3Y102         FDRE                                         r  core/registerD1/outbuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.872     2.037    core/registerD1/CLK
    SLICE_X3Y102         FDRE                                         r  core/registerD1/outbuffer_reg[4]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.070     1.627    core/registerD1/outbuffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 D1gen/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/registerD1/outbuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.875%)  route 0.131ns (48.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.598     1.517    D1gen/CLK
    SLICE_X4Y102         FDRE                                         r  D1gen/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  D1gen/count_reg[1]/Q
                         net (fo=2, routed)           0.131     1.789    core/registerD1/count_reg[7][1]
    SLICE_X3Y103         FDRE                                         r  core/registerD1/outbuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.871     2.036    core/registerD1/CLK
    SLICE_X3Y103         FDRE                                         r  core/registerD1/outbuffer_reg[1]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.070     1.626    core/registerD1/outbuffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 D8gen/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            D8gen/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.234%)  route 0.113ns (37.766%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.597     1.516    D8gen/CLK
    SLICE_X4Y106         FDRE                                         r  D8gen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  D8gen/count_reg[7]/Q
                         net (fo=2, routed)           0.113     1.770    D8gen/Q[7]
    SLICE_X6Y106         LUT2 (Prop_lut2_I0_O)        0.045     1.815 r  D8gen/count[0]_i_1__7/O
                         net (fo=1, routed)           0.000     1.815    D8gen/count[0]_i_1__7_n_0
    SLICE_X6Y106         FDRE                                         r  D8gen/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.867     2.033    D8gen/CLK
    SLICE_X6Y106         FDRE                                         r  D8gen/count_reg[0]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y106         FDRE (Hold_fdre_C_D)         0.120     1.652    D8gen/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y102    D0gen/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y102    D0gen/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y102    D0gen/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y102    D0gen/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y103    D0gen/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y104    D0gen/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y104    D0gen/count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y102    D0gen/count_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y102    D1gen/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y103    D0gen/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y104    D0gen/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y104    D0gen/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y105    K8gen/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y105    K8gen/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y105    K8gen/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y105    K8gen/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y106    K8gen/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X9Y92     core/registerD6/outbuffer_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y93     core/registerD6/outbuffer_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y102    D0gen/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y102    D0gen/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y102    D0gen/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y102    D0gen/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y102    D0gen/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y102    D1gen/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y102    D1gen/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y103    D1gen/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y103    D1gen/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y105    K8gen/count_reg[3]/C



