{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1587255822123 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1587255822124 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "max10_uart 10M08SAU169C8G " "Selected device 10M08SAU169C8G for design \"max10_uart\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1587255822133 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1587255822183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1587255822183 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1587255822299 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1587255822314 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1587255822459 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1587255822466 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1587255822466 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAU169C8G " "Device 10M16SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1587255822466 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1587255822466 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587255822477 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587255822477 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ F5 " "Pin ~ALTERA_TDI~ is reserved at location F5" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587255822477 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ F6 " "Pin ~ALTERA_TDO~ is reserved at location F6" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587255822477 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587255822477 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587255822477 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587255822477 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587255822477 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1587255822477 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1587255822478 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1587255822478 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1587255822478 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1587255822478 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1587255822482 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "max10_uart.sdc " "Synopsys Design Constraints File file not found: 'max10_uart.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1587255823321 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1587255823321 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1587255823325 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1587255823325 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1587255823325 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK12M~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) " "Automatically promoted node CLK12M~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587255823349 ""}  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587255823349 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1587255823721 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1587255823722 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1587255823722 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1587255823723 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1587255823724 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1587255823724 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1587255823724 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1587255823725 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1587255823740 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1587255823741 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1587255823741 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN\[0\] " "Node \"AIN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN\[1\] " "Node \"AIN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN\[2\] " "Node \"AIN\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN\[3\] " "Node \"AIN\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN\[4\] " "Node \"AIN\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN\[5\] " "Node \"AIN\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN\[6\] " "Node \"AIN\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[0\] " "Node \"A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[10\] " "Node \"A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[11\] " "Node \"A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[12\] " "Node \"A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[13\] " "Node \"A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[1\] " "Node \"A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[2\] " "Node \"A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[3\] " "Node \"A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[4\] " "Node \"A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[5\] " "Node \"A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[6\] " "Node \"A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[7\] " "Node \"A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[8\] " "Node \"A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[9\] " "Node \"A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BA\[0\] " "Node \"BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BA\[1\] " "Node \"BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CAS " "Node \"CAS\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CKE " "Node \"CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK " "Node \"CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_X " "Node \"CLK_X\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK_X" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CS " "Node \"CS\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQM\[0\] " "Node \"DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQM\[1\] " "Node \"DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[0\] " "Node \"DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[10\] " "Node \"DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[11\] " "Node \"DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[12\] " "Node \"DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[13\] " "Node \"DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[14\] " "Node \"DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[15\] " "Node \"DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[1\] " "Node \"DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[2\] " "Node \"DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[3\] " "Node \"DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[4\] " "Node \"DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[5\] " "Node \"DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[6\] " "Node \"DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[7\] " "Node \"DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[8\] " "Node \"DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[9\] " "Node \"DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_CLK " "Node \"F_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "F_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_DI " "Node \"F_DI\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "F_DI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_DO " "Node \"F_DO\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "F_DO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_S " "Node \"F_S\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "F_S" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_CLK " "Node \"OSC_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OSC_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_DIV " "Node \"OSC_DIV\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OSC_DIV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAS " "Node \"RAS\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RESET " "Node \"RESET\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEN_CS " "Node \"SEN_CS\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEN_INT1 " "Node \"SEN_INT1\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEN_INT2 " "Node \"SEN_INT2\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_INT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEN_SDI " "Node \"SEN_SDI\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEN_SDO " "Node \"SEN_SDO\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEN_SPC " "Node \"SEN_SPC\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_SPC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WE " "Node \"WE\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "WE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587255823764 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1587255823764 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587255823766 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1587255823777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1587255824316 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587255824378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1587255824395 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1587255824819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587255824819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1587255825261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1587255825622 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1587255825622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1587255825853 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1587255825853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587255825855 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1587255826016 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1587255826023 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1587255826275 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1587255826275 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1587255826609 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587255827038 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1587255827126 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "31 MAX 10 " "31 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[1\] 3.3-V LVTTL M3 " "Pin PIO\[1\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[1] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[1\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[2\] 3.3-V LVTTL L3 " "Pin PIO\[2\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[2] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[2\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[3\] 3.3-V LVTTL M2 " "Pin PIO\[3\] uses I/O standard 3.3-V LVTTL at M2" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[3] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[3\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[4\] 3.3-V LVTTL M1 " "Pin PIO\[4\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[4] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[4\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[5\] 3.3-V LVTTL N3 " "Pin PIO\[5\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[5] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[5\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[6\] 3.3-V LVTTL N2 " "Pin PIO\[6\] uses I/O standard 3.3-V LVTTL at N2" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[6] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[6\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[7\] 3.3-V LVTTL K2 " "Pin PIO\[7\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[7] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[7\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[8\] 3.3-V LVTTL K1 " "Pin PIO\[8\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[8] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[8\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS\[2\] 3.3-V LVTTL B5 " "Pin BDBUS\[2\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { BDBUS[2] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS\[2\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS\[3\] 3.3-V LVTTL A6 " "Pin BDBUS\[3\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { BDBUS[3] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS\[3\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS\[4\] 3.3-V LVTTL B6 " "Pin BDBUS\[4\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { BDBUS[4] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS\[4\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS\[5\] 3.3-V LVTTL A7 " "Pin BDBUS\[5\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { BDBUS[5] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS\[5\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[5\] 3.3-V LVTTL J2 " "Pin D\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[5] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[5\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[6\] 3.3-V LVTTL L12 " "Pin D\[6\] uses I/O standard 3.3-V LVTTL at L12" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[6] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[6\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[7\] 3.3-V LVTTL J12 " "Pin D\[7\] uses I/O standard 3.3-V LVTTL at J12" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[7] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[7\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[8\] 3.3-V LVTTL J13 " "Pin D\[8\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[8] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[8\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[9\] 3.3-V LVTTL K11 " "Pin D\[9\] uses I/O standard 3.3-V LVTTL at K11" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[9] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[9\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[10\] 3.3-V LVTTL K12 " "Pin D\[10\] uses I/O standard 3.3-V LVTTL at K12" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[10] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[10\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[11\] 3.3-V LVTTL J10 " "Pin D\[11\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[11] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[11\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[12\] 3.3-V LVTTL H10 " "Pin D\[12\] uses I/O standard 3.3-V LVTTL at H10" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[12] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[12\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[13\] 3.3-V LVTTL H13 " "Pin D\[13\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[13] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[13\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[14\] 3.3-V LVTTL G12 " "Pin D\[14\] uses I/O standard 3.3-V LVTTL at G12" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[14] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[14\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS\[0\] 3.3-V LVTTL A4 " "Pin BDBUS\[0\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { BDBUS[0] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS\[0\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS\[1\] 3.3-V LVTTL B4 " "Pin BDBUS\[1\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { BDBUS[1] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS\[1\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[0\] 3.3-V LVTTL H8 " "Pin D\[0\] uses I/O standard 3.3-V LVTTL at H8" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[0] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[0\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[1\] 3.3-V LVTTL K10 " "Pin D\[1\] uses I/O standard 3.3-V LVTTL at K10" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[1] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[1\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[2\] 3.3-V LVTTL H5 " "Pin D\[2\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[2] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[2\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[3\] 3.3-V LVTTL H4 " "Pin D\[3\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[3] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[3\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[4\] 3.3-V LVTTL J1 " "Pin D\[4\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[4] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[4\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK12M 3.3-V LVTTL H6 " "Pin CLK12M uses I/O standard 3.3-V LVTTL at H6" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { CLK12M } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK12M" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USER_BTN 3.3 V Schmitt Trigger E6 " "Pin USER_BTN uses I/O standard 3.3 V Schmitt Trigger at E6" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { USER_BTN } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USER_BTN" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587255827136 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1587255827136 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "29 " "Following 29 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PIO\[1\] a permanently disabled " "Pin PIO\[1\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[1] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[1\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587255827137 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PIO\[2\] a permanently disabled " "Pin PIO\[2\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[2] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[2\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587255827137 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PIO\[3\] a permanently disabled " "Pin PIO\[3\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[3] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[3\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587255827137 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PIO\[4\] a permanently disabled " "Pin PIO\[4\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[4] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[4\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587255827137 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PIO\[5\] a permanently disabled " "Pin PIO\[5\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[5] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[5\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587255827137 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PIO\[6\] a permanently disabled " "Pin PIO\[6\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[6] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[6\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587255827137 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PIO\[7\] a permanently disabled " "Pin PIO\[7\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[7] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[7\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587255827137 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PIO\[8\] a permanently disabled " "Pin PIO\[8\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[8] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[8\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587255827137 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BDBUS\[2\] a permanently disabled " "Pin BDBUS\[2\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { BDBUS[2] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS\[2\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587255827137 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BDBUS\[3\] a permanently disabled " "Pin BDBUS\[3\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { BDBUS[3] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS\[3\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587255827137 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BDBUS\[4\] a permanently disabled " "Pin BDBUS\[4\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { BDBUS[4] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS\[4\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587255827137 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BDBUS\[5\] a permanently disabled " "Pin BDBUS\[5\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { BDBUS[5] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS\[5\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587255827137 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[5\] a permanently disabled " "Pin D\[5\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[5] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[5\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587255827137 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[6\] a permanently disabled " "Pin D\[6\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[6] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[6\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587255827137 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[7\] a permanently disabled " "Pin D\[7\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[7] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[7\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587255827137 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[8\] a permanently disabled " "Pin D\[8\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[8] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[8\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587255827137 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[9\] a permanently disabled " "Pin D\[9\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[9] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[9\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587255827137 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[10\] a permanently disabled " "Pin D\[10\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[10] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[10\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587255827137 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[11\] a permanently disabled " "Pin D\[11\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[11] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[11\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587255827137 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[12\] a permanently disabled " "Pin D\[12\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[12] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[12\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587255827137 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[13\] a permanently disabled " "Pin D\[13\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[13] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[13\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587255827137 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[14\] a permanently disabled " "Pin D\[14\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[14] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[14\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587255827137 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BDBUS\[0\] a permanently disabled " "Pin BDBUS\[0\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { BDBUS[0] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS\[0\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587255827137 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BDBUS\[1\] a permanently enabled " "Pin BDBUS\[1\] has a permanently enabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { BDBUS[1] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS\[1\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587255827137 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[0\] a permanently enabled " "Pin D\[0\] has a permanently enabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[0] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[0\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587255827137 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[1\] a permanently enabled " "Pin D\[1\] has a permanently enabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[1] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[1\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587255827137 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[2\] a permanently enabled " "Pin D\[2\] has a permanently enabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[2] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[2\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587255827137 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[3\] a permanently enabled " "Pin D\[3\] has a permanently enabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[3] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[3\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587255827137 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[4\] a permanently enabled " "Pin D\[4\] has a permanently enabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[4] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[4\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587255827137 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1587255827137 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1587255827138 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/peca/Projects/max10_uart/output_files/max10_uart.fit.smsg " "Generated suppressed messages file /home/peca/Projects/max10_uart/output_files/max10_uart.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1587255827185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 71 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1579 " "Peak virtual memory: 1579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587255827487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 19 02:23:47 2020 " "Processing ended: Sun Apr 19 02:23:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587255827487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587255827487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587255827487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1587255827487 ""}
