set_max_delay 4.0 -from clk2 -rise_from port1 -fall_through net1 -rise_to pin1 -fall_to clk* -ignore_clock_latency -reset_path
