-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/model_pqt_2x2_w8a16/amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block6.vhd
-- Created: 2025-02-23 13:17:03
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block6
-- Source Path: model_pqt_2x2_w8a16/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 5/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block6 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block6;


ARCHITECTURE rtl OF amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block6 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"03e7", X"fa4e", X"1d4c", X"de9c", X"03b2", X"0225", X"00d3", X"03ed", X"05f1", X"f235", X"f443", X"fc57", X"119e", X"fae4",
                                                        X"df22", X"0356", X"f914", X"fe39", X"f20c", X"0d3f", X"0e1f", X"16ec", X"fda6", X"e8e6", X"04df", X"f7f8", X"044f", X"0345",
                                                        X"1d28", X"0e2c", X"f4b9", X"1712", X"fbcc", X"0dfe", X"fa57", X"fed4", X"17da", X"eb2d", X"e955", X"fcd9", X"0202", X"fc44",
                                                        X"05fb", X"0d84", X"0ace", X"0877", X"1f80", X"f78a", X"fa09", X"03d1", X"f6b5", X"f9a1", X"f84a", X"fdbd", X"0e18", X"10e0",
                                                        X"06bc", X"f697", X"ffb7", X"fc9a", X"01d9", X"f97c", X"07af", X"f552", X"0427", X"f788", X"01b0", X"fcc9", X"fd59", X"2042",
                                                        X"f9aa", X"fbc6", X"0b0c", X"fddf", X"0ff3", X"fbb4", X"f6f8", X"f4e8", X"f7c8", X"fbdf", X"1e05", X"fd0d", X"f7c6", X"08df",
                                                        X"0816", X"fcff", X"08fd", X"fb27", X"ef07", X"fd5e", X"0ae7", X"0d79", X"ff35", X"f969", X"1f5c", X"f42f", X"01d6", X"f703",
                                                        X"f8ec", X"011b", X"f6c4", X"fee7", X"f39f", X"f6c1", X"fc53", X"02a3", X"18ae", X"fec1", X"e666", X"fc14", X"14ae", X"f33d",
                                                        X"f555", X"0b61", X"0806", X"0409", X"fe9c", X"07ca", X"16c5", X"f449", X"f747", X"0ac6", X"fe23", X"ff33", X"fd09", X"f5ee",
                                                        X"19e7", X"fe3a");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"fe3a";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

