# DFT_Verilog_Projects6_ALU_Quartus
# Project 6: ALU Implementation using Quartus Prime

### 🛠️ Description:
This project demonstrates the design and synthesis of an 8-bit ALU (Arithmetic Logic Unit) using **Quartus Prime**.  
It performs basic operations like:
- ADD
- SUB
- AND
- OR
- XOR
- CMP
- NOP
- MUL (using inferred DSP block `lpm_mult`)

### 🧠 Tools Used:
- Quartus Prime Lite Edition 20.1.1
- RTL Viewer

### 📸 RTL Viewer Output:
![RTL Viewer Screenshot](./waveform/RTL_viewer_ALU.png)

### 📁 File Structure:
- `alu.v` – Top-level ALU module
- `waveform/RTL_viewer_ALU.png` – RTL visualization
- Compilation logs and project reports in `output_files/` folder
