{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526720642460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526720642460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 19 17:04:02 2018 " "Processing started: Sat May 19 17:04:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526720642460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526720642460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OV7725_Sdram_VGA_Disp -c OV7725_Sdram_VGA_Disp " "Command: quartus_map --read_settings_files=on --write_settings_files=off OV7725_Sdram_VGA_Disp -c OV7725_Sdram_VGA_Disp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526720642461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1526720642853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/ov7725_sdram_vga_disp/ip_core/dfifo_16x512.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/ov7725_sdram_vga_disp/ip_core/dfifo_16x512.v" { { "Info" "ISGN_ENTITY_NAME" "1 dfifo_16x512 " "Found entity 1: dfifo_16x512" {  } { { "../IP_Core/dfifo_16x512.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/IP_Core/dfifo_16x512.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526720642907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526720642907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/ov7725_sdram_vga_disp/ip_core/clk_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/ov7725_sdram_vga_disp/ip_core/clk_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clk_Pll " "Found entity 1: Clk_Pll" {  } { { "../IP_Core/Clk_Pll.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/IP_Core/Clk_Pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526720642910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526720642910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/ov7725_sdram_vga_disp/src/ov7725_sdram_vga_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/ov7725_sdram_vga_disp/src/ov7725_sdram_vga_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 OV7725_Sdram_VGA_Disp " "Found entity 1: OV7725_Sdram_VGA_Disp" {  } { { "../Src/OV7725_Sdram_VGA_Disp.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/OV7725_Sdram_VGA_Disp.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526720642912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526720642912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/ov7725_sdram_vga_disp/src/vga_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/ov7725_sdram_vga_disp/src/vga_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Drive " "Found entity 1: VGA_Drive" {  } { { "../Src/VGA_Drive.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/VGA_Drive.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526720642917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526720642917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/ov7725_sdram_vga_disp/src/vga_dispaly.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/ov7725_sdram_vga_disp/src/vga_dispaly.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Dispaly " "Found entity 1: VGA_Dispaly" {  } { { "../Src/VGA_Dispaly.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/VGA_Dispaly.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526720642921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526720642921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/ov7725_sdram_vga_disp/src/uart_byte_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/ov7725_sdram_vga_disp/src/uart_byte_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Byte_Rx " "Found entity 1: Uart_Byte_Rx" {  } { { "../Src/Uart_Byte_Rx.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Uart_Byte_Rx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526720642924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526720642924 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Sdram_Write.v(85) " "Verilog HDL information at Sdram_Write.v(85): always construct contains both blocking and non-blocking assignments" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Write.v" 85 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1526720642928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/ov7725_sdram_vga_disp/src/sdram_write.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/ov7725_sdram_vga_disp/src/sdram_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Write " "Found entity 1: Sdram_Write" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Write.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526720642929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526720642929 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sdram_Top.v(152) " "Verilog HDL warning at Sdram_Top.v(152): extended using \"x\" or \"z\"" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Top.v" 152 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1526720642934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/ov7725_sdram_vga_disp/src/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/ov7725_sdram_vga_disp/src/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Top " "Found entity 1: Sdram_Top" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526720642934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526720642934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/ov7725_sdram_vga_disp/src/sdram_refresh.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/ov7725_sdram_vga_disp/src/sdram_refresh.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Refresh " "Found entity 1: Sdram_Refresh" {  } { { "../Src/Sdram_Refresh.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Refresh.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526720642938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526720642938 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Sdram_Read.v(86) " "Verilog HDL information at Sdram_Read.v(86): always construct contains both blocking and non-blocking assignments" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Read.v" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1526720642943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/ov7725_sdram_vga_disp/src/sdram_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/ov7725_sdram_vga_disp/src/sdram_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Read " "Found entity 1: Sdram_Read" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Read.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526720642944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526720642944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/ov7725_sdram_vga_disp/src/sdram_para.v 0 0 " "Found 0 design units, including 0 entities, in source file /quartusii/ov7725_sdram_vga_disp/src/sdram_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526720642946 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "READ ../Src/Sdram_Para.v 28 sdram_model_plus.v(154) " "Verilog HDL macro warning at sdram_model_plus.v(154): overriding existing definition for macro \"READ\", which was defined in \"../Src/Sdram_Para.v\", line 28" {  } { { "../Src/sdram_model_plus.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/sdram_model_plus.v" 154 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1526720642948 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "WRITE ../Src/Sdram_Para.v 29 sdram_model_plus.v(156) " "Verilog HDL macro warning at sdram_model_plus.v(156): overriding existing definition for macro \"WRITE\", which was defined in \"../Src/Sdram_Para.v\", line 29" {  } { { "../Src/sdram_model_plus.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/sdram_model_plus.v" 156 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1526720642948 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "A_REF ../Src/Sdram_Para.v 27 sdram_model_plus.v(159) " "Verilog HDL macro warning at sdram_model_plus.v(159): overriding existing definition for macro \"A_REF\", which was defined in \"../Src/Sdram_Para.v\", line 27" {  } { { "../Src/sdram_model_plus.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/sdram_model_plus.v" 159 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1526720642948 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_model_plus.v(866) " "Verilog HDL warning at sdram_model_plus.v(866): extended using \"x\" or \"z\"" {  } { { "../Src/sdram_model_plus.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/sdram_model_plus.v" 866 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1526720642949 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_model_plus.v(867) " "Verilog HDL warning at sdram_model_plus.v(867): extended using \"x\" or \"z\"" {  } { { "../Src/sdram_model_plus.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/sdram_model_plus.v" 867 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1526720642949 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_model_plus.v(868) " "Verilog HDL warning at sdram_model_plus.v(868): extended using \"x\" or \"z\"" {  } { { "../Src/sdram_model_plus.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/sdram_model_plus.v" 868 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1526720642949 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_model_plus.v(869) " "Verilog HDL warning at sdram_model_plus.v(869): extended using \"x\" or \"z\"" {  } { { "../Src/sdram_model_plus.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/sdram_model_plus.v" 869 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1526720642949 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sdram_model_plus.v(330) " "Verilog HDL information at sdram_model_plus.v(330): always construct contains both blocking and non-blocking assignments" {  } { { "../Src/sdram_model_plus.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/sdram_model_plus.v" 330 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1526720642950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/ov7725_sdram_vga_disp/src/sdram_model_plus.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/ov7725_sdram_vga_disp/src/sdram_model_plus.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_model_plus " "Found entity 1: sdram_model_plus" {  } { { "../Src/sdram_model_plus.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/sdram_model_plus.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526720642950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526720642950 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "A_REF ../Src/Sdram_Para.v 27 Sdram_Para.v(27) " "Verilog HDL macro warning at Sdram_Para.v(27): overriding existing definition for macro \"A_REF\", which was defined in \"../Src/Sdram_Para.v\", line 27" {  } { { "../Src/Sdram_Para.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Para.v" 27 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1526720642955 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "READ ../Src/Sdram_Para.v 28 Sdram_Para.v(28) " "Verilog HDL macro warning at Sdram_Para.v(28): overriding existing definition for macro \"READ\", which was defined in \"../Src/Sdram_Para.v\", line 28" {  } { { "../Src/Sdram_Para.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Para.v" 28 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1526720642956 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "WRITE ../Src/Sdram_Para.v 29 Sdram_Para.v(29) " "Verilog HDL macro warning at Sdram_Para.v(29): overriding existing definition for macro \"WRITE\", which was defined in \"../Src/Sdram_Para.v\", line 29" {  } { { "../Src/Sdram_Para.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Para.v" 29 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1526720642956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/ov7725_sdram_vga_disp/src/sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/ov7725_sdram_vga_disp/src/sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Init " "Found entity 1: Sdram_Init" {  } { { "../Src/Sdram_Init.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Init.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526720642956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526720642956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/ov7725_sdram_vga_disp/src/lcd_para.v 0 0 " "Found 0 design units, including 0 entities, in source file /quartusii/ov7725_sdram_vga_disp/src/lcd_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526720642958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/ov7725_sdram_vga_disp/src/i2c_timing_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/ov7725_sdram_vga_disp/src/i2c_timing_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_timing_ctrl " "Found entity 1: i2c_timing_ctrl" {  } { { "../Src/i2c_timing_ctrl.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/i2c_timing_ctrl.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526720642961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526720642961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/ov7725_sdram_vga_disp/src/i2c_ov7725_rgb565_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/ov7725_sdram_vga_disp/src/i2c_ov7725_rgb565_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_OV7725_RGB565_Config " "Found entity 1: I2C_OV7725_RGB565_Config" {  } { { "../Src/I2C_OV7725_RGB565_Config.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/I2C_OV7725_RGB565_Config.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526720642963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526720642963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/ov7725_sdram_vga_disp/src/cmos_capture_rgb565.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/ov7725_sdram_vga_disp/src/cmos_capture_rgb565.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMOS_Capture_RGB565 " "Found entity 1: CMOS_Capture_RGB565" {  } { { "../Src/CMOS_Capture_RGB565.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/CMOS_Capture_RGB565.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526720642966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526720642966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/ov7725_sdram_vga_disp/src/auto_write_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/ov7725_sdram_vga_disp/src/auto_write_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 Auto_Write_Read " "Found entity 1: Auto_Write_Read" {  } { { "../Src/Auto_Write_Read.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Auto_Write_Read.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526720642967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526720642967 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sdram_init_end OV7725_Sdram_VGA_Disp.v(190) " "Verilog HDL Implicit Net warning at OV7725_Sdram_VGA_Disp.v(190): created implicit net for \"sdram_init_end\"" {  } { { "../Src/OV7725_Sdram_VGA_Disp.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/OV7725_Sdram_VGA_Disp.v" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526720642967 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "data_sign packed sdram_model_plus.v(293) " "Verilog HDL Port Declaration warning at sdram_model_plus.v(293): data type declaration for \"data_sign\" declares packed dimensions but the port declaration declaration does not" {  } { { "../Src/sdram_model_plus.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/sdram_model_plus.v" 293 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1526720642975 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "data_sign sdram_model_plus.v(292) " "HDL info at sdram_model_plus.v(292): see declaration for object \"data_sign\"" {  } { { "../Src/sdram_model_plus.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/sdram_model_plus.v" 292 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526720642975 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OV7725_Sdram_VGA_Disp " "Elaborating entity \"OV7725_Sdram_VGA_Disp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1526720643060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_Pll Clk_Pll:Clk_Pll_inst " "Elaborating entity \"Clk_Pll\" for hierarchy \"Clk_Pll:Clk_Pll_inst\"" {  } { { "../Src/OV7725_Sdram_VGA_Disp.v" "Clk_Pll_inst" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/OV7725_Sdram_VGA_Disp.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Clk_Pll:Clk_Pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\"" {  } { { "../IP_Core/Clk_Pll.v" "altpll_component" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/IP_Core/Clk_Pll.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clk_Pll:Clk_Pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\"" {  } { { "../IP_Core/Clk_Pll.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/IP_Core/Clk_Pll.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526720643127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clk_Pll:Clk_Pll_inst\|altpll:altpll_component " "Instantiated megafunction \"Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 6 " "Parameter \"clk0_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 12 " "Parameter \"clk1_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 24 " "Parameter \"clk2_divide_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 41666 " "Parameter \"inclk0_input_frequency\" = \"41666\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Clk_Pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Clk_Pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643128 ""}  } { { "../IP_Core/Clk_Pll.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/IP_Core/Clk_Pll.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526720643128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clk_Pll_altpll " "Found entity 1: Clk_Pll_altpll" {  } { { "db/clk_pll_altpll.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/clk_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526720643190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526720643190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_Pll_altpll Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated " "Elaborating entity \"Clk_Pll_altpll\" for hierarchy \"Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_timing_ctrl i2c_timing_ctrl:u_i2c_timing_ctrl " "Elaborating entity \"i2c_timing_ctrl\" for hierarchy \"i2c_timing_ctrl:u_i2c_timing_ctrl\"" {  } { { "../Src/OV7725_Sdram_VGA_Disp.v" "u_i2c_timing_ctrl" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/OV7725_Sdram_VGA_Disp.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643195 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_timing_ctrl.v(422) " "Verilog HDL Case Statement information at i2c_timing_ctrl.v(422): all case item expressions in this case statement are onehot" {  } { { "../Src/i2c_timing_ctrl.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/i2c_timing_ctrl.v" 422 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1526720643197 "|OV7725_Sdram_VGA_Disp|i2c_timing_ctrl:u_i2c_timing_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_OV7725_RGB565_Config I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config " "Elaborating entity \"I2C_OV7725_RGB565_Config\" for hierarchy \"I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config\"" {  } { { "../Src/OV7725_Sdram_VGA_Disp.v" "u_I2C_OV7725_RGB565_Config" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/OV7725_Sdram_VGA_Disp.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMOS_Capture_RGB565 CMOS_Capture_RGB565:u_CMOS_Capture_RGB565 " "Elaborating entity \"CMOS_Capture_RGB565\" for hierarchy \"CMOS_Capture_RGB565:u_CMOS_Capture_RGB565\"" {  } { { "../Src/OV7725_Sdram_VGA_Disp.v" "u_CMOS_Capture_RGB565" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/OV7725_Sdram_VGA_Disp.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Top Sdram_Top:Sdram_Top_inst " "Elaborating entity \"Sdram_Top\" for hierarchy \"Sdram_Top:Sdram_Top_inst\"" {  } { { "../Src/OV7725_Sdram_VGA_Disp.v" "Sdram_Top_inst" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/OV7725_Sdram_VGA_Disp.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Init Sdram_Top:Sdram_Top_inst\|Sdram_Init:Sdram_Init_inst " "Elaborating entity \"Sdram_Init\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Sdram_Init:Sdram_Init_inst\"" {  } { { "../Src/Sdram_Top.v" "Sdram_Init_inst" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Top.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Refresh Sdram_Top:Sdram_Top_inst\|Sdram_Refresh:Sdram_Refresh_inst " "Elaborating entity \"Sdram_Refresh\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Sdram_Refresh:Sdram_Refresh_inst\"" {  } { { "../Src/Sdram_Top.v" "Sdram_Refresh_inst" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Top.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643211 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Sdram_Refresh.v(102) " "Verilog HDL Case Statement information at Sdram_Refresh.v(102): all case item expressions in this case statement are onehot" {  } { { "../Src/Sdram_Refresh.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Refresh.v" 102 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1526720643212 "|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Write Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst " "Elaborating entity \"Sdram_Write\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\"" {  } { { "../Src/Sdram_Top.v" "Sdram_Write_inst" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Top.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643214 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state Sdram_Write.v(85) " "Verilog HDL Always Construct warning at Sdram_Write.v(85): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Write.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1526720643216 "|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Sdram_Write.v(136) " "Verilog HDL Case Statement information at Sdram_Write.v(136): all case item expressions in this case statement are onehot" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Write.v" 136 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1526720643216 "|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Sdram_Write.v(167) " "Verilog HDL Case Statement information at Sdram_Write.v(167): all case item expressions in this case statement are onehot" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Write.v" 167 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1526720643216 "|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00111 Sdram_Write.v(88) " "Inferred latch for \"next_state.00111\" at Sdram_Write.v(88)" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Write.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526720643216 "|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00101 Sdram_Write.v(88) " "Inferred latch for \"next_state.00101\" at Sdram_Write.v(88)" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Write.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526720643216 "|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00100 Sdram_Write.v(88) " "Inferred latch for \"next_state.00100\" at Sdram_Write.v(88)" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Write.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526720643216 "|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00010 Sdram_Write.v(88) " "Inferred latch for \"next_state.00010\" at Sdram_Write.v(88)" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Write.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526720643216 "|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00001 Sdram_Write.v(88) " "Inferred latch for \"next_state.00001\" at Sdram_Write.v(88)" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Write.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526720643216 "|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Read Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst " "Elaborating entity \"Sdram_Read\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\"" {  } { { "../Src/Sdram_Top.v" "Sdram_Read_inst" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Top.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643218 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state Sdram_Read.v(86) " "Verilog HDL Always Construct warning at Sdram_Read.v(86): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Read.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1526720643219 "|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Sdram_Read.v(138) " "Verilog HDL Case Statement information at Sdram_Read.v(138): all case item expressions in this case statement are onehot" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Read.v" 138 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1526720643219 "|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Sdram_Read.v(168) " "Verilog HDL Case Statement information at Sdram_Read.v(168): all case item expressions in this case statement are onehot" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Read.v" 168 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1526720643219 "|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00111 Sdram_Read.v(89) " "Inferred latch for \"next_state.00111\" at Sdram_Read.v(89)" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Read.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526720643219 "|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00110 Sdram_Read.v(89) " "Inferred latch for \"next_state.00110\" at Sdram_Read.v(89)" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Read.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526720643219 "|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00100 Sdram_Read.v(89) " "Inferred latch for \"next_state.00100\" at Sdram_Read.v(89)" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Read.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526720643220 "|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00011 Sdram_Read.v(89) " "Inferred latch for \"next_state.00011\" at Sdram_Read.v(89)" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Read.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526720643220 "|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00001 Sdram_Read.v(89) " "Inferred latch for \"next_state.00001\" at Sdram_Read.v(89)" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Read.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526720643220 "|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Auto_Write_Read Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst " "Elaborating entity \"Auto_Write_Read\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\"" {  } { { "../Src/Sdram_Top.v" "Auto_Write_Read_inst" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Top.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643222 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rfifo_wr_en_nedge Auto_Write_Read.v(132) " "Verilog HDL or VHDL warning at Auto_Write_Read.v(132): object \"rfifo_wr_en_nedge\" assigned a value but never read" {  } { { "../Src/Auto_Write_Read.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Auto_Write_Read.v" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1526720643223 "|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dfifo_16x512 Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst " "Elaborating entity \"dfifo_16x512\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\"" {  } { { "../Src/Auto_Write_Read.v" "wfifo_16x512_inst" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Auto_Write_Read.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\"" {  } { { "../IP_Core/dfifo_16x512.v" "dcfifo_component" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/IP_Core/dfifo_16x512.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\"" {  } { { "../IP_Core/dfifo_16x512.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/IP_Core/dfifo_16x512.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526720643308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643309 ""}  } { { "../IP_Core/dfifo_16x512.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/IP_Core/dfifo_16x512.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526720643309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_rof1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_rof1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_rof1 " "Found entity 1: dcfifo_rof1" {  } { { "db/dcfifo_rof1.tdf" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/dcfifo_rof1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526720643366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526720643366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_rof1 Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated " "Elaborating entity \"dcfifo_rof1\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/a_gray2bin_6ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526720643385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526720643385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_rof1.tdf" "rdptr_g_gray2bin" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/dcfifo_rof1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_3p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3p6 " "Found entity 1: a_graycounter_3p6" {  } { { "db/a_graycounter_3p6.tdf" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/a_graycounter_3p6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526720643454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526720643454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3p6 Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|a_graycounter_3p6:rdptr_g1p " "Elaborating entity \"a_graycounter_3p6\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|a_graycounter_3p6:rdptr_g1p\"" {  } { { "db/dcfifo_rof1.tdf" "rdptr_g1p" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/dcfifo_rof1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_v6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_v6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_v6c " "Found entity 1: a_graycounter_v6c" {  } { { "db/a_graycounter_v6c.tdf" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/a_graycounter_v6c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526720643510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526720643510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_v6c Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|a_graycounter_v6c:wrptr_g1p " "Elaborating entity \"a_graycounter_v6c\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|a_graycounter_v6c:wrptr_g1p\"" {  } { { "db/dcfifo_rof1.tdf" "wrptr_g1p" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/dcfifo_rof1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a011 " "Found entity 1: altsyncram_a011" {  } { { "db/altsyncram_a011.tdf" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/altsyncram_a011.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526720643571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526720643571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a011 Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram " "Elaborating entity \"altsyncram_a011\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\"" {  } { { "db/dcfifo_rof1.tdf" "fifo_ram" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/dcfifo_rof1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_909.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_909.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_909 " "Found entity 1: dffpipe_909" {  } { { "db/dffpipe_909.tdf" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/dffpipe_909.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526720643588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526720643588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_909 Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|dffpipe_909:rs_brp " "Elaborating entity \"dffpipe_909\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|dffpipe_909:rs_brp\"" {  } { { "db/dcfifo_rof1.tdf" "rs_brp" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/dcfifo_rof1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_b7d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_b7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_b7d " "Found entity 1: alt_synch_pipe_b7d" {  } { { "db/alt_synch_pipe_b7d.tdf" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/alt_synch_pipe_b7d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526720643606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526720643606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_b7d Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_b7d:rs_dgwp " "Elaborating entity \"alt_synch_pipe_b7d\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_b7d:rs_dgwp\"" {  } { { "db/dcfifo_rof1.tdf" "rs_dgwp" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/dcfifo_rof1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_a09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_a09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_a09 " "Found entity 1: dffpipe_a09" {  } { { "db/dffpipe_a09.tdf" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/dffpipe_a09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526720643622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526720643622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_a09 Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_b7d:rs_dgwp\|dffpipe_a09:dffpipe13 " "Elaborating entity \"dffpipe_a09\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_b7d:rs_dgwp\|dffpipe_a09:dffpipe13\"" {  } { { "db/alt_synch_pipe_b7d.tdf" "dffpipe13" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/alt_synch_pipe_b7d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_c7d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_c7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_c7d " "Found entity 1: alt_synch_pipe_c7d" {  } { { "db/alt_synch_pipe_c7d.tdf" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/alt_synch_pipe_c7d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526720643643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526720643643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_c7d Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_c7d:ws_dgrp " "Elaborating entity \"alt_synch_pipe_c7d\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_c7d:ws_dgrp\"" {  } { { "db/dcfifo_rof1.tdf" "ws_dgrp" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/dcfifo_rof1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b09 " "Found entity 1: dffpipe_b09" {  } { { "db/dffpipe_b09.tdf" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/dffpipe_b09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526720643660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526720643660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b09 Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_c7d:ws_dgrp\|dffpipe_b09:dffpipe16 " "Elaborating entity \"dffpipe_b09\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_c7d:ws_dgrp\|dffpipe_b09:dffpipe16\"" {  } { { "db/alt_synch_pipe_c7d.tdf" "dffpipe16" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/alt_synch_pipe_c7d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/cmpr_n76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526720643717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526720643717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_rof1.tdf" "rdempty_eq_comp" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/dcfifo_rof1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Drive VGA_Drive:VGA_Drive_inst " "Elaborating entity \"VGA_Drive\" for hierarchy \"VGA_Drive:VGA_Drive_inst\"" {  } { { "../Src/OV7725_Sdram_VGA_Disp.v" "VGA_Drive_inst" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/OV7725_Sdram_VGA_Disp.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643807 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA_Drive.v(104) " "Verilog HDL assignment warning at VGA_Drive.v(104): truncated value with size 32 to match size of target (12)" {  } { { "../Src/VGA_Drive.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/VGA_Drive.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526720643808 "|OV7725_Sdram_VGA_Disp|VGA_Drive:VGA_Drive_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA_Drive.v(105) " "Verilog HDL assignment warning at VGA_Drive.v(105): truncated value with size 32 to match size of target (12)" {  } { { "../Src/VGA_Drive.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/VGA_Drive.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526720643808 "|OV7725_Sdram_VGA_Disp|VGA_Drive:VGA_Drive_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Dispaly VGA_Dispaly:VGA_Dispaly_inst " "Elaborating entity \"VGA_Dispaly\" for hierarchy \"VGA_Dispaly:VGA_Dispaly_inst\"" {  } { { "../Src/OV7725_Sdram_VGA_Disp.v" "VGA_Dispaly_inst" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/OV7725_Sdram_VGA_Disp.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526720643810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|next_state.00100_955 " "Latch Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|next_state.00100_955 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|pre_state.00111 " "Ports D and ENA on the latch are fed by the same signal Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|pre_state.00111" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Read.v" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526720644937 ""}  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Read.v" 89 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526720644937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|next_state.00100_969 " "Latch Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|next_state.00100_969 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|pre_state.00111 " "Ports D and ENA on the latch are fed by the same signal Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|pre_state.00111" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Write.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526720644938 ""}  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Write.v" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526720644938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|next_state.00010_980 " "Latch Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|next_state.00010_980 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|pre_state.00111 " "Ports D and ENA on the latch are fed by the same signal Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|pre_state.00111" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Write.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526720644938 ""}  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Write.v" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526720644938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|next_state.00011_966 " "Latch Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|next_state.00011_966 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|pre_state.00111 " "Ports D and ENA on the latch are fed by the same signal Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|pre_state.00111" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Read.v" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526720644938 ""}  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Read.v" 89 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526720644938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|next_state.00001_991 " "Latch Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|next_state.00001_991 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|pre_state.00111 " "Ports D and ENA on the latch are fed by the same signal Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|pre_state.00111" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Write.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526720644938 ""}  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Write.v" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526720644938 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|next_state.00001_977 " "Latch Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|next_state.00001_977 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|pre_state.00111 " "Ports D and ENA on the latch are fed by the same signal Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|pre_state.00111" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Read.v" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1526720644938 ""}  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Read.v" 89 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1526720644938 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Top.v" 159 -1 0 } } { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Read.v" 337 -1 0 } } { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Read.v" 138 -1 0 } } { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Write.v" 136 -1 0 } } { "../Src/Sdram_Refresh.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Refresh.v" 102 -1 0 } } { "../Src/Sdram_Init.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/Sdram_Init.v" 80 -1 0 } } { "../Src/i2c_timing_ctrl.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/i2c_timing_ctrl.v" 159 -1 0 } } { "../Src/i2c_timing_ctrl.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/i2c_timing_ctrl.v" 291 -1 0 } } { "../Src/i2c_timing_ctrl.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/i2c_timing_ctrl.v" 409 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1526720644943 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1526720644944 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "../Src/OV7725_Sdram_VGA_Disp.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/OV7725_Sdram_VGA_Disp.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526720645331 "|OV7725_Sdram_VGA_Disp|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "../Src/OV7725_Sdram_VGA_Disp.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/OV7725_Sdram_VGA_Disp.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526720645331 "|OV7725_Sdram_VGA_Disp|sdram_cs_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1526720645331 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1526720645481 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1526720646706 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/output_files/OV7725_Sdram_VGA_Disp.map.smsg " "Generated suppressed messages file F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/output_files/OV7725_Sdram_VGA_Disp.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1526720646809 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1526720646990 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526720646990 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/clk_pll_altpll.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/db/clk_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../IP_Core/Clk_Pll.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/IP_Core/Clk_Pll.v" 98 0 0 } } { "../Src/OV7725_Sdram_VGA_Disp.v" "" { Text "F:/QuartusII/OV7725_Sdram_VGA_Disp/Src/OV7725_Sdram_VGA_Disp.v" 96 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1526720647044 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1260 " "Implemented 1260 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1526720647124 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1526720647124 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1526720647124 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1155 " "Implemented 1155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1526720647124 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1526720647124 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1526720647124 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1526720647124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "552 " "Peak virtual memory: 552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526720647153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 19 17:04:07 2018 " "Processing ended: Sat May 19 17:04:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526720647153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526720647153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526720647153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526720647153 ""}
