<stg><name>upsamp6</name>


<trans_list>

<trans id="313" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %cona_col = alloca i32 1

]]></Node>
<StgValue><ssdm name="cona_col"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="32">
<![CDATA[
entry:1 %cona_row = alloca i32 1

]]></Node>
<StgValue><ssdm name="cona_row"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="10" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %upsamp6_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %conv6_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="40" op_0_bw="64">
<![CDATA[
entry:5 %upsam_buf6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="upsam_buf6"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:6 %store_ln76 = store i10 0, i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:7 %store_ln76 = store i5 0, i5 %cona_row

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:8 %store_ln76 = store i5 0, i5 %cona_col

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
entry:9 %br_ln76 = br void %for.body9.i

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body9.i:0 %indvar_flatten_load = load i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body9.i:1 %icmp_ln76 = icmp_eq  i10 %indvar_flatten_load, i10 784

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body9.i:2 %add_ln76 = add i10 %indvar_flatten_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body9.i:3 %br_ln76 = br i1 %icmp_ln76, void %for.inc22.loopexit.i, void %_Z9sp_upsampI8ap_fixedILi40ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEEviiiPT_RN3hls6streamIS4_Li0EEES9_.exit

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc22.loopexit.i:0 %cona_col_load = load i5 %cona_col

]]></Node>
<StgValue><ssdm name="cona_col_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc22.loopexit.i:1 %cona_row_load = load i5 %cona_row

]]></Node>
<StgValue><ssdm name="cona_row_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc22.loopexit.i:4 %icmp_ln77 = icmp_eq  i5 %cona_col_load, i5 28

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc22.loopexit.i:5 %select_ln76 = select i1 %icmp_ln77, i5 0, i5 %cona_col_load

]]></Node>
<StgValue><ssdm name="select_ln76"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc22.loopexit.i:6 %add_ln76_1 = add i5 %cona_row_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln76_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc22.loopexit.i:7 %select_ln76_1 = select i1 %icmp_ln77, i5 %add_ln76_1, i5 %cona_row_load

]]></Node>
<StgValue><ssdm name="select_ln76_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="5">
<![CDATA[
for.inc22.loopexit.i:8 %trunc_ln76 = trunc i5 %select_ln76_1

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="5">
<![CDATA[
for.inc22.loopexit.i:9 %trunc_ln77 = trunc i5 %select_ln76

]]></Node>
<StgValue><ssdm name="trunc_ln77"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22.loopexit.i:12 %div15_i_udiv = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %select_ln76, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div15_i_udiv"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.loopexit.i:17 %empty = or i1 %trunc_ln77, i1 %trunc_ln76

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc22.loopexit.i:65 %br_ln80 = br i1 %empty, void %if.then.i.15, void %for.inc.i.14.thread

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="4">
<![CDATA[
for.inc22.loopexit.i:18 %zext_ln84 = zext i4 %div15_i_udiv

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.loopexit.i:19 %upsam_buf_addr = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84

]]></Node>
<StgValue><ssdm name="upsam_buf_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
if.then.i.15:0 %conv6_out_read = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out

]]></Node>
<StgValue><ssdm name="conv6_out_read"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="40" op_1_bw="8">
<![CDATA[
if.then.i.15:1 %store_ln82 = store i40 %conv6_out_read, i8 %upsam_buf_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="40" op_0_bw="8">
<![CDATA[
for.inc.i.14.thread:0 %upsam_buf_load = load i8 %upsam_buf_addr

]]></Node>
<StgValue><ssdm name="upsam_buf_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="4">
<![CDATA[
for.inc22.loopexit.i:13 %div15_i_udiv_cast = zext i4 %div15_i_udiv

]]></Node>
<StgValue><ssdm name="div15_i_udiv_cast"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="4">
<![CDATA[
for.inc22.loopexit.i:16 %div15_i_udiv_cast6 = zext i4 %div15_i_udiv

]]></Node>
<StgValue><ssdm name="div15_i_udiv_cast6"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc22.loopexit.i:20 %add_ln84 = add i5 %div15_i_udiv_cast, i5 14

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="5">
<![CDATA[
for.inc22.loopexit.i:21 %zext_ln84_1 = zext i5 %add_ln84

]]></Node>
<StgValue><ssdm name="zext_ln84_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.loopexit.i:22 %upsam_buf_addr_1 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_1

]]></Node>
<StgValue><ssdm name="upsam_buf_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc22.loopexit.i:23 %add_ln84_1 = add i6 %div15_i_udiv_cast6, i6 28

]]></Node>
<StgValue><ssdm name="add_ln84_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="6">
<![CDATA[
for.inc22.loopexit.i:24 %zext_ln84_2 = zext i6 %add_ln84_1

]]></Node>
<StgValue><ssdm name="zext_ln84_2"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.loopexit.i:25 %upsam_buf_addr_2 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_2

]]></Node>
<StgValue><ssdm name="upsam_buf_addr_2"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="0">
<![CDATA[
if.then.i.15:2 %conv6_out_read_1 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out

]]></Node>
<StgValue><ssdm name="conv6_out_read_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="40" op_1_bw="8">
<![CDATA[
if.then.i.15:3 %store_ln82 = store i40 %conv6_out_read_1, i8 %upsam_buf_addr_1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="40" op_0_bw="8">
<![CDATA[
for.inc.i.14.thread:0 %upsam_buf_load = load i8 %upsam_buf_addr

]]></Node>
<StgValue><ssdm name="upsam_buf_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="40" op_0_bw="8">
<![CDATA[
for.inc.i.14.thread:1 %upsam_buf_load_1 = load i8 %upsam_buf_addr_1

]]></Node>
<StgValue><ssdm name="upsam_buf_load_1"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="40" op_0_bw="8">
<![CDATA[
for.inc.i.14.thread:2 %upsam_buf_load_2 = load i8 %upsam_buf_addr_2

]]></Node>
<StgValue><ssdm name="upsam_buf_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="4">
<![CDATA[
for.inc22.loopexit.i:15 %div15_i_udiv_cast7 = zext i4 %div15_i_udiv

]]></Node>
<StgValue><ssdm name="div15_i_udiv_cast7"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc22.loopexit.i:26 %add_ln84_2 = add i6 %div15_i_udiv_cast6, i6 42

]]></Node>
<StgValue><ssdm name="add_ln84_2"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="6">
<![CDATA[
for.inc22.loopexit.i:27 %zext_ln84_3 = zext i6 %add_ln84_2

]]></Node>
<StgValue><ssdm name="zext_ln84_3"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.loopexit.i:28 %upsam_buf_addr_3 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_3

]]></Node>
<StgValue><ssdm name="upsam_buf_addr_3"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc22.loopexit.i:29 %add_ln84_3 = add i7 %div15_i_udiv_cast7, i7 56

]]></Node>
<StgValue><ssdm name="add_ln84_3"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="7">
<![CDATA[
for.inc22.loopexit.i:30 %zext_ln84_4 = zext i7 %add_ln84_3

]]></Node>
<StgValue><ssdm name="zext_ln84_4"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.loopexit.i:31 %upsam_buf_addr_4 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_4

]]></Node>
<StgValue><ssdm name="upsam_buf_addr_4"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="0">
<![CDATA[
if.then.i.15:4 %conv6_out_read_2 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out

]]></Node>
<StgValue><ssdm name="conv6_out_read_2"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="40" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then.i.15:5 %store_ln82 = store i40 %conv6_out_read_2, i8 %upsam_buf_addr_2

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="40" op_0_bw="8">
<![CDATA[
for.inc.i.14.thread:1 %upsam_buf_load_1 = load i8 %upsam_buf_addr_1

]]></Node>
<StgValue><ssdm name="upsam_buf_load_1"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="40" op_0_bw="8">
<![CDATA[
for.inc.i.14.thread:2 %upsam_buf_load_2 = load i8 %upsam_buf_addr_2

]]></Node>
<StgValue><ssdm name="upsam_buf_load_2"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="40" op_0_bw="8">
<![CDATA[
for.inc.i.14.thread:3 %upsam_buf_load_3 = load i8 %upsam_buf_addr_3

]]></Node>
<StgValue><ssdm name="upsam_buf_load_3"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="40" op_0_bw="8">
<![CDATA[
for.inc.i.14.thread:4 %upsam_buf_load_4 = load i8 %upsam_buf_addr_4

]]></Node>
<StgValue><ssdm name="upsam_buf_load_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="91" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc22.loopexit.i:32 %add_ln84_4 = add i7 %div15_i_udiv_cast7, i7 70

]]></Node>
<StgValue><ssdm name="add_ln84_4"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="7">
<![CDATA[
for.inc22.loopexit.i:33 %zext_ln84_5 = zext i7 %add_ln84_4

]]></Node>
<StgValue><ssdm name="zext_ln84_5"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.loopexit.i:34 %upsam_buf_addr_5 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_5

]]></Node>
<StgValue><ssdm name="upsam_buf_addr_5"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc22.loopexit.i:35 %add_ln84_5 = add i7 %div15_i_udiv_cast7, i7 84

]]></Node>
<StgValue><ssdm name="add_ln84_5"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="7">
<![CDATA[
for.inc22.loopexit.i:36 %zext_ln84_6 = zext i7 %add_ln84_5

]]></Node>
<StgValue><ssdm name="zext_ln84_6"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.loopexit.i:37 %upsam_buf_addr_6 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_6

]]></Node>
<StgValue><ssdm name="upsam_buf_addr_6"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="0">
<![CDATA[
if.then.i.15:6 %conv6_out_read_3 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out

]]></Node>
<StgValue><ssdm name="conv6_out_read_3"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="40" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then.i.15:7 %store_ln82 = store i40 %conv6_out_read_3, i8 %upsam_buf_addr_3

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="40" op_0_bw="8">
<![CDATA[
for.inc.i.14.thread:3 %upsam_buf_load_3 = load i8 %upsam_buf_addr_3

]]></Node>
<StgValue><ssdm name="upsam_buf_load_3"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="40" op_0_bw="8">
<![CDATA[
for.inc.i.14.thread:4 %upsam_buf_load_4 = load i8 %upsam_buf_addr_4

]]></Node>
<StgValue><ssdm name="upsam_buf_load_4"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="40" op_0_bw="8">
<![CDATA[
for.inc.i.14.thread:5 %upsam_buf_load_5 = load i8 %upsam_buf_addr_5

]]></Node>
<StgValue><ssdm name="upsam_buf_load_5"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="40" op_0_bw="8">
<![CDATA[
for.inc.i.14.thread:6 %upsam_buf_load_6 = load i8 %upsam_buf_addr_6

]]></Node>
<StgValue><ssdm name="upsam_buf_load_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="103" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc22.loopexit.i:38 %add_ln84_6 = add i6 %div15_i_udiv_cast6, i6 34

]]></Node>
<StgValue><ssdm name="add_ln84_6"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="6">
<![CDATA[
for.inc22.loopexit.i:39 %sext_ln84 = sext i6 %add_ln84_6

]]></Node>
<StgValue><ssdm name="sext_ln84"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="7">
<![CDATA[
for.inc22.loopexit.i:40 %zext_ln84_7 = zext i7 %sext_ln84

]]></Node>
<StgValue><ssdm name="zext_ln84_7"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.loopexit.i:41 %upsam_buf_addr_7 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_7

]]></Node>
<StgValue><ssdm name="upsam_buf_addr_7"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
for.inc22.loopexit.i:42 %or_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %div15_i_udiv

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="5">
<![CDATA[
for.inc22.loopexit.i:43 %sext_ln84_1 = sext i5 %or_ln

]]></Node>
<StgValue><ssdm name="sext_ln84_1"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="7">
<![CDATA[
for.inc22.loopexit.i:44 %zext_ln84_8 = zext i7 %sext_ln84_1

]]></Node>
<StgValue><ssdm name="zext_ln84_8"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.loopexit.i:45 %upsam_buf_addr_8 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_8

]]></Node>
<StgValue><ssdm name="upsam_buf_addr_8"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="0">
<![CDATA[
if.then.i.15:8 %conv6_out_read_4 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out

]]></Node>
<StgValue><ssdm name="conv6_out_read_4"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="40" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i.15:9 %store_ln82 = store i40 %conv6_out_read_4, i8 %upsam_buf_addr_4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="40" op_0_bw="8">
<![CDATA[
for.inc.i.14.thread:5 %upsam_buf_load_5 = load i8 %upsam_buf_addr_5

]]></Node>
<StgValue><ssdm name="upsam_buf_load_5"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="40" op_0_bw="8">
<![CDATA[
for.inc.i.14.thread:6 %upsam_buf_load_6 = load i8 %upsam_buf_addr_6

]]></Node>
<StgValue><ssdm name="upsam_buf_load_6"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="40" op_0_bw="8">
<![CDATA[
for.inc.i.14.thread:7 %upsam_buf_load_7 = load i8 %upsam_buf_addr_7

]]></Node>
<StgValue><ssdm name="upsam_buf_load_7"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="40" op_0_bw="8">
<![CDATA[
for.inc.i.14.thread:8 %upsam_buf_load_8 = load i8 %upsam_buf_addr_8

]]></Node>
<StgValue><ssdm name="upsam_buf_load_8"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="4">
<![CDATA[
for.inc22.loopexit.i:14 %div15_i_udiv_cast2 = zext i4 %div15_i_udiv

]]></Node>
<StgValue><ssdm name="div15_i_udiv_cast2"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc22.loopexit.i:46 %add_ln84_7 = add i8 %div15_i_udiv_cast2, i8 126

]]></Node>
<StgValue><ssdm name="add_ln84_7"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="8">
<![CDATA[
for.inc22.loopexit.i:47 %zext_ln84_9 = zext i8 %add_ln84_7

]]></Node>
<StgValue><ssdm name="zext_ln84_9"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.loopexit.i:48 %upsam_buf_addr_9 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_9

]]></Node>
<StgValue><ssdm name="upsam_buf_addr_9"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc22.loopexit.i:49 %add_ln84_8 = add i8 %div15_i_udiv_cast2, i8 140

]]></Node>
<StgValue><ssdm name="add_ln84_8"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="8">
<![CDATA[
for.inc22.loopexit.i:50 %zext_ln84_10 = zext i8 %add_ln84_8

]]></Node>
<StgValue><ssdm name="zext_ln84_10"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.loopexit.i:51 %upsam_buf_addr_10 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_10

]]></Node>
<StgValue><ssdm name="upsam_buf_addr_10"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="0">
<![CDATA[
if.then.i.15:10 %conv6_out_read_5 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out

]]></Node>
<StgValue><ssdm name="conv6_out_read_5"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="40" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i.15:11 %store_ln82 = store i40 %conv6_out_read_5, i8 %upsam_buf_addr_5

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="40" op_0_bw="8">
<![CDATA[
for.inc.i.14.thread:7 %upsam_buf_load_7 = load i8 %upsam_buf_addr_7

]]></Node>
<StgValue><ssdm name="upsam_buf_load_7"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="40" op_0_bw="8">
<![CDATA[
for.inc.i.14.thread:8 %upsam_buf_load_8 = load i8 %upsam_buf_addr_8

]]></Node>
<StgValue><ssdm name="upsam_buf_load_8"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="40" op_0_bw="8">
<![CDATA[
for.inc.i.14.thread:9 %upsam_buf_load_9 = load i8 %upsam_buf_addr_9

]]></Node>
<StgValue><ssdm name="upsam_buf_load_9"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="40" op_0_bw="8">
<![CDATA[
for.inc.i.14.thread:10 %upsam_buf_load_10 = load i8 %upsam_buf_addr_10

]]></Node>
<StgValue><ssdm name="upsam_buf_load_10"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="130" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc22.loopexit.i:52 %add_ln84_9 = add i8 %div15_i_udiv_cast2, i8 154

]]></Node>
<StgValue><ssdm name="add_ln84_9"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="8">
<![CDATA[
for.inc22.loopexit.i:53 %zext_ln84_11 = zext i8 %add_ln84_9

]]></Node>
<StgValue><ssdm name="zext_ln84_11"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.loopexit.i:54 %upsam_buf_addr_11 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_11

]]></Node>
<StgValue><ssdm name="upsam_buf_addr_11"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc22.loopexit.i:55 %add_ln84_10 = add i8 %div15_i_udiv_cast2, i8 168

]]></Node>
<StgValue><ssdm name="add_ln84_10"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="8">
<![CDATA[
for.inc22.loopexit.i:56 %zext_ln84_12 = zext i8 %add_ln84_10

]]></Node>
<StgValue><ssdm name="zext_ln84_12"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.loopexit.i:57 %upsam_buf_addr_12 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_12

]]></Node>
<StgValue><ssdm name="upsam_buf_addr_12"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="0">
<![CDATA[
if.then.i.15:12 %conv6_out_read_6 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out

]]></Node>
<StgValue><ssdm name="conv6_out_read_6"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="40" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i.15:13 %store_ln82 = store i40 %conv6_out_read_6, i8 %upsam_buf_addr_6

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="40" op_0_bw="8">
<![CDATA[
for.inc.i.14.thread:9 %upsam_buf_load_9 = load i8 %upsam_buf_addr_9

]]></Node>
<StgValue><ssdm name="upsam_buf_load_9"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="40" op_0_bw="8">
<![CDATA[
for.inc.i.14.thread:10 %upsam_buf_load_10 = load i8 %upsam_buf_addr_10

]]></Node>
<StgValue><ssdm name="upsam_buf_load_10"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="40" op_0_bw="8">
<![CDATA[
for.inc.i.14.thread:11 %upsam_buf_load_11 = load i8 %upsam_buf_addr_11

]]></Node>
<StgValue><ssdm name="upsam_buf_load_11"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="40" op_0_bw="8">
<![CDATA[
for.inc.i.14.thread:12 %upsam_buf_load_12 = load i8 %upsam_buf_addr_12

]]></Node>
<StgValue><ssdm name="upsam_buf_load_12"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc22.loopexit.i:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @UHeight_UWidth_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc22.loopexit.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc22.loopexit.i:10 %specpipeline_ln78 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln78"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc22.loopexit.i:11 %specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln77"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc22.loopexit.i:58 %add_ln84_11 = add i8 %div15_i_udiv_cast2, i8 182

]]></Node>
<StgValue><ssdm name="add_ln84_11"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="8">
<![CDATA[
for.inc22.loopexit.i:59 %zext_ln84_13 = zext i8 %add_ln84_11

]]></Node>
<StgValue><ssdm name="zext_ln84_13"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.loopexit.i:60 %upsam_buf_addr_13 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_13

]]></Node>
<StgValue><ssdm name="upsam_buf_addr_13"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc22.loopexit.i:61 %add_ln84_12 = add i7 %div15_i_udiv_cast7, i7 68

]]></Node>
<StgValue><ssdm name="add_ln84_12"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="7">
<![CDATA[
for.inc22.loopexit.i:62 %sext_ln84_2 = sext i7 %add_ln84_12

]]></Node>
<StgValue><ssdm name="sext_ln84_2"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="8">
<![CDATA[
for.inc22.loopexit.i:63 %zext_ln84_14 = zext i8 %sext_ln84_2

]]></Node>
<StgValue><ssdm name="zext_ln84_14"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.loopexit.i:64 %upsam_buf_addr_14 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_14

]]></Node>
<StgValue><ssdm name="upsam_buf_addr_14"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="0">
<![CDATA[
if.then.i.15:14 %conv6_out_read_7 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out

]]></Node>
<StgValue><ssdm name="conv6_out_read_7"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="40" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then.i.15:15 %store_ln82 = store i40 %conv6_out_read_7, i8 %upsam_buf_addr_7

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="40" op_0_bw="8">
<![CDATA[
for.inc.i.14.thread:11 %upsam_buf_load_11 = load i8 %upsam_buf_addr_11

]]></Node>
<StgValue><ssdm name="upsam_buf_load_11"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="40" op_0_bw="8">
<![CDATA[
for.inc.i.14.thread:12 %upsam_buf_load_12 = load i8 %upsam_buf_addr_12

]]></Node>
<StgValue><ssdm name="upsam_buf_load_12"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="40" op_0_bw="8">
<![CDATA[
for.inc.i.14.thread:13 %upsam_buf_load_13 = load i8 %upsam_buf_addr_13

]]></Node>
<StgValue><ssdm name="upsam_buf_load_13"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="40" op_0_bw="8">
<![CDATA[
for.inc.i.14.thread:14 %upsam_buf_load_14 = load i8 %upsam_buf_addr_14

]]></Node>
<StgValue><ssdm name="upsam_buf_load_14"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="159" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="0">
<![CDATA[
if.then.i.15:16 %conv6_out_read_8 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out

]]></Node>
<StgValue><ssdm name="conv6_out_read_8"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="40" op_1_bw="8">
<![CDATA[
if.then.i.15:17 %store_ln82 = store i40 %conv6_out_read_8, i8 %upsam_buf_addr_8

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="40" op_0_bw="8">
<![CDATA[
for.inc.i.14.thread:13 %upsam_buf_load_13 = load i8 %upsam_buf_addr_13

]]></Node>
<StgValue><ssdm name="upsam_buf_load_13"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="40" op_0_bw="8">
<![CDATA[
for.inc.i.14.thread:14 %upsam_buf_load_14 = load i8 %upsam_buf_addr_14

]]></Node>
<StgValue><ssdm name="upsam_buf_load_14"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.14.thread:15 %br_ln80 = br void %for.inc.i.15

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="164" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="0">
<![CDATA[
if.then.i.15:18 %conv6_out_read_9 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out

]]></Node>
<StgValue><ssdm name="conv6_out_read_9"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="40" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then.i.15:19 %store_ln82 = store i40 %conv6_out_read_9, i8 %upsam_buf_addr_9

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="166" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="0">
<![CDATA[
if.then.i.15:20 %conv6_out_read_10 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out

]]></Node>
<StgValue><ssdm name="conv6_out_read_10"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="40" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then.i.15:21 %store_ln82 = store i40 %conv6_out_read_10, i8 %upsam_buf_addr_10

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="168" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="0">
<![CDATA[
if.then.i.15:22 %conv6_out_read_11 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out

]]></Node>
<StgValue><ssdm name="conv6_out_read_11"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="40" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then.i.15:23 %store_ln82 = store i40 %conv6_out_read_11, i8 %upsam_buf_addr_11

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="170" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="0">
<![CDATA[
if.then.i.15:24 %conv6_out_read_12 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out

]]></Node>
<StgValue><ssdm name="conv6_out_read_12"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="40" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then.i.15:25 %store_ln82 = store i40 %conv6_out_read_12, i8 %upsam_buf_addr_12

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="172" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="0">
<![CDATA[
if.then.i.15:26 %conv6_out_read_13 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out

]]></Node>
<StgValue><ssdm name="conv6_out_read_13"/></StgValue>
</operation>

<operation id="173" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="40" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then.i.15:27 %store_ln82 = store i40 %conv6_out_read_13, i8 %upsam_buf_addr_13

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="174" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="0">
<![CDATA[
if.then.i.15:28 %conv6_out_read_14 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out

]]></Node>
<StgValue><ssdm name="conv6_out_read_14"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="40" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then.i.15:29 %store_ln82 = store i40 %conv6_out_read_14, i8 %upsam_buf_addr_14

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
if.then.i.15:36 %br_ln83 = br void %for.inc.i.15

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i.15:36 %cona_col_1 = add i5 %select_ln76, i5 1

]]></Node>
<StgValue><ssdm name="cona_col_1"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.15:37 %store_ln77 = store i10 %add_ln76, i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.15:38 %store_ln77 = store i5 %select_ln76_1, i5 %cona_row

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.15:39 %store_ln77 = store i5 %cona_col_1, i5 %cona_col

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0">
<![CDATA[
_Z9sp_upsampI8ap_fixedILi40ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEEviiiPT_RN3hls6streamIS4_Li0EEES9_.exit:0 %ret_ln131 = ret

]]></Node>
<StgValue><ssdm name="ret_ln131"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="181" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="0">
<![CDATA[
if.then.i.15:30 %conv6_out_read_15 = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %conv6_out

]]></Node>
<StgValue><ssdm name="conv6_out_read_15"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then.i.15:31 %add_ln82 = add i7 %div15_i_udiv_cast7, i7 82

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="7">
<![CDATA[
if.then.i.15:32 %sext_ln82 = sext i7 %add_ln82

]]></Node>
<StgValue><ssdm name="sext_ln82"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="8">
<![CDATA[
if.then.i.15:33 %zext_ln82 = zext i8 %sext_ln82

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i.15:34 %upsam_buf_addr_15 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="upsam_buf_addr_15"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="40" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then.i.15:35 %store_ln82 = store i40 %conv6_out_read_15, i8 %upsam_buf_addr_15

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.15:7 %arrayidx18_0_0_0_load_i5711152127354353637587101115131 = phi i40 %upsam_buf_load, void %for.inc.i.14.thread, i40 %conv6_out_read, void %if.then.i.15

]]></Node>
<StgValue><ssdm name="arrayidx18_0_0_0_load_i5711152127354353637587101115131"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40">
<![CDATA[
for.inc.i.15:15 %write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i5711152127354353637587101115131

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="189" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.15:8 %arrayidx18_0_0_0_load_i_1810162028344452647488100116130 = phi i40 %upsam_buf_load_1, void %for.inc.i.14.thread, i40 %conv6_out_read_1, void %if.then.i.15

]]></Node>
<StgValue><ssdm name="arrayidx18_0_0_0_load_i_1810162028344452647488100116130"/></StgValue>
</operation>

<operation id="190" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.15:16 %write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_1810162028344452647488100116130

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>

<operation id="191" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i.15:30 %add_ln84_13 = add i7 %div15_i_udiv_cast7, i7 82

]]></Node>
<StgValue><ssdm name="add_ln84_13"/></StgValue>
</operation>

<operation id="192" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="7">
<![CDATA[
for.inc.i.15:31 %sext_ln84_3 = sext i7 %add_ln84_13

]]></Node>
<StgValue><ssdm name="sext_ln84_3"/></StgValue>
</operation>

<operation id="193" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i.15:32 %zext_ln84_15 = zext i8 %sext_ln84_3

]]></Node>
<StgValue><ssdm name="zext_ln84_15"/></StgValue>
</operation>

<operation id="194" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.15:33 %upsam_buf_addr_16 = getelementptr i40 %upsam_buf6, i64 0, i64 %zext_ln84_15

]]></Node>
<StgValue><ssdm name="upsam_buf_addr_16"/></StgValue>
</operation>

<operation id="195" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="40" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc.i.15:34 %upsam_buf_load_15 = load i8 %upsam_buf_addr_16

]]></Node>
<StgValue><ssdm name="upsam_buf_load_15"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="196" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.15:6 %arrayidx18_0_0_0_load_i_212142226364254627686102114132 = phi i40 %upsam_buf_load_2, void %for.inc.i.14.thread, i40 %conv6_out_read_2, void %if.then.i.15

]]></Node>
<StgValue><ssdm name="arrayidx18_0_0_0_load_i_212142226364254627686102114132"/></StgValue>
</operation>

<operation id="197" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.15:17 %write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_212142226364254627686102114132

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>

<operation id="198" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="40" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc.i.15:34 %upsam_buf_load_15 = load i8 %upsam_buf_addr_16

]]></Node>
<StgValue><ssdm name="upsam_buf_load_15"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="199" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.15:9 %arrayidx18_0_0_0_load_i_317192933455165738999117129 = phi i40 %upsam_buf_load_3, void %for.inc.i.14.thread, i40 %conv6_out_read_3, void %if.then.i.15

]]></Node>
<StgValue><ssdm name="arrayidx18_0_0_0_load_i_317192933455165738999117129"/></StgValue>
</operation>

<operation id="200" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.15:18 %write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_317192933455165738999117129

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="201" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.15:5 %arrayidx18_0_0_0_load_i_42325374155617785103113133 = phi i40 %upsam_buf_load_4, void %for.inc.i.14.thread, i40 %conv6_out_read_4, void %if.then.i.15

]]></Node>
<StgValue><ssdm name="arrayidx18_0_0_0_load_i_42325374155617785103113133"/></StgValue>
</operation>

<operation id="202" st_id="21" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.15:19 %write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_42325374155617785103113133

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="203" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.15:10 %arrayidx18_0_0_0_load_i_53032465066729098118128 = phi i40 %upsam_buf_load_5, void %for.inc.i.14.thread, i40 %conv6_out_read_5, void %if.then.i.15

]]></Node>
<StgValue><ssdm name="arrayidx18_0_0_0_load_i_53032465066729098118128"/></StgValue>
</operation>

<operation id="204" st_id="22" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.15:20 %write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_53032465066729098118128

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="205" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.15:4 %arrayidx18_0_0_0_load_i_6384056607884104112134 = phi i40 %upsam_buf_load_6, void %for.inc.i.14.thread, i40 %conv6_out_read_6, void %if.then.i.15

]]></Node>
<StgValue><ssdm name="arrayidx18_0_0_0_load_i_6384056607884104112134"/></StgValue>
</operation>

<operation id="206" st_id="23" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.15:21 %write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_6384056607884104112134

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="207" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.15:11 %arrayidx18_0_0_0_load_i_7474967719197119127 = phi i40 %upsam_buf_load_7, void %for.inc.i.14.thread, i40 %conv6_out_read_7, void %if.then.i.15

]]></Node>
<StgValue><ssdm name="arrayidx18_0_0_0_load_i_7474967719197119127"/></StgValue>
</operation>

<operation id="208" st_id="24" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.15:22 %write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_7474967719197119127

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="209" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.15:3 %arrayidx18_0_0_0_load_i_857597983105111135 = phi i40 %upsam_buf_load_8, void %for.inc.i.14.thread, i40 %conv6_out_read_8, void %if.then.i.15

]]></Node>
<StgValue><ssdm name="arrayidx18_0_0_0_load_i_857597983105111135"/></StgValue>
</operation>

<operation id="210" st_id="25" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.15:23 %write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_857597983105111135

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="211" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.15:12 %arrayidx18_0_0_0_load_i_968709296120126 = phi i40 %upsam_buf_load_9, void %for.inc.i.14.thread, i40 %conv6_out_read_9, void %if.then.i.15

]]></Node>
<StgValue><ssdm name="arrayidx18_0_0_0_load_i_968709296120126"/></StgValue>
</operation>

<operation id="212" st_id="26" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.15:24 %write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_968709296120126

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="213" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.15:2 %arrayidx18_0_0_0_load_i_108082106110136 = phi i40 %upsam_buf_load_10, void %for.inc.i.14.thread, i40 %conv6_out_read_10, void %if.then.i.15

]]></Node>
<StgValue><ssdm name="arrayidx18_0_0_0_load_i_108082106110136"/></StgValue>
</operation>

<operation id="214" st_id="27" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.15:25 %write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_108082106110136

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="215" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.15:13 %arrayidx18_0_0_0_load_i_119395121125 = phi i40 %upsam_buf_load_11, void %for.inc.i.14.thread, i40 %conv6_out_read_11, void %if.then.i.15

]]></Node>
<StgValue><ssdm name="arrayidx18_0_0_0_load_i_119395121125"/></StgValue>
</operation>

<operation id="216" st_id="28" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.15:26 %write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_119395121125

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="217" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.15:1 %arrayidx18_0_0_0_load_i_12107109137 = phi i40 %upsam_buf_load_12, void %for.inc.i.14.thread, i40 %conv6_out_read_12, void %if.then.i.15

]]></Node>
<StgValue><ssdm name="arrayidx18_0_0_0_load_i_12107109137"/></StgValue>
</operation>

<operation id="218" st_id="29" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.15:27 %write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_12107109137

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="219" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.15:14 %arrayidx18_0_0_0_load_i_13122124 = phi i40 %upsam_buf_load_13, void %for.inc.i.14.thread, i40 %conv6_out_read_13, void %if.then.i.15

]]></Node>
<StgValue><ssdm name="arrayidx18_0_0_0_load_i_13122124"/></StgValue>
</operation>

<operation id="220" st_id="30" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.15:28 %write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_13122124

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="221" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.15:0 %arrayidx18_0_0_0_load_i_14138 = phi i40 %upsam_buf_load_14, void %for.inc.i.14.thread, i40 %conv6_out_read_14, void %if.then.i.15

]]></Node>
<StgValue><ssdm name="arrayidx18_0_0_0_load_i_14138"/></StgValue>
</operation>

<operation id="222" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.15:29 %write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %arrayidx18_0_0_0_load_i_14138

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="223" st_id="32" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40" op_3_bw="0">
<![CDATA[
for.inc.i.15:35 %write_ln84 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %upsamp6_out, i40 %upsam_buf_load_15

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>

<operation id="224" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.15:40 %br_ln77 = br void %for.body9.i

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
