v 20060906 1
P 100 8000 400 8000 1 0 0
{
T 300 8050 5 8 1 1 0 6 1
pinnumber=45
T 300 7950 5 8 0 1 0 8 1
pinseq=1
T 450 8000 9 8 1 1 0 0 1
pinlabel=VDD_REG
T 450 8000 5 8 0 1 0 2 1
pintype=pwr
}
P 100 7600 400 7600 1 0 0
{
T 300 7650 5 8 1 1 0 6 1
pinnumber=46
T 300 7550 5 8 0 1 0 8 1
pinseq=2
T 450 7600 9 8 1 1 0 0 1
pinlabel=CTRL_2V5
T 450 7600 5 8 0 1 0 2 1
pintype=out
}
P 100 7200 400 7200 1 0 0
{
T 300 7250 5 8 1 1 0 6 1
pinnumber=47
T 300 7150 5 8 0 1 0 8 1
pinseq=3
T 450 7200 9 8 1 1 0 0 1
pinlabel=CTRL_1V0
T 450 7200 5 8 0 1 0 2 1
pintype=out
}
P 600 100 600 400 1 0 0
{
T 550 300 5 8 1 1 90 6 1
pinnumber=85
T 650 300 5 8 0 1 90 8 1
pinseq=4
T 600 450 9 8 1 1 90 0 1
pinlabel=GND_PAD
T 600 450 5 8 0 1 90 2 1
pintype=pwr
}
P 3100 8000 2800 8000 1 0 0
{
T 2900 8050 5 8 1 1 0 0 1
pinnumber=4
T 2900 7950 5 8 0 1 0 2 1
pinseq=5
T 2750 8000 9 8 1 1 0 6 1
pinlabel=DVDD_IO
T 2750 8000 5 8 0 1 0 8 1
pintype=pwr
}
P 3100 7600 2800 7600 1 0 0
{
T 2900 7650 5 8 1 1 0 0 1
pinnumber=52
T 2900 7550 5 8 0 1 0 2 1
pinseq=6
T 2750 7600 9 8 1 1 0 6 1
pinlabel=DVDD_IO
T 2750 7600 5 8 0 1 0 8 1
pintype=pwr
}
P 3100 7200 2800 7200 1 0 0
{
T 2900 7250 5 8 1 1 0 0 1
pinnumber=58
T 2900 7150 5 8 0 1 0 2 1
pinseq=7
T 2750 7200 9 8 1 1 0 6 1
pinlabel=DVDD_IO
T 2750 7200 5 8 0 1 0 8 1
pintype=pwr
}
P 3100 6800 2800 6800 1 0 0
{
T 2900 6850 5 8 1 1 0 0 1
pinnumber=64
T 2900 6750 5 8 0 1 0 2 1
pinseq=8
T 2750 6800 9 8 1 1 0 6 1
pinlabel=DVDD_IO
T 2750 6800 5 8 0 1 0 8 1
pintype=pwr
}
P 3100 6400 2800 6400 1 0 0
{
T 2900 6450 5 8 1 1 0 0 1
pinnumber=71
T 2900 6350 5 8 0 1 0 2 1
pinseq=9
T 2750 6400 9 8 1 1 0 6 1
pinlabel=DVDD_IO
T 2750 6400 5 8 0 1 0 8 1
pintype=pwr
}
P 3100 6000 2800 6000 1 0 0
{
T 2900 6050 5 8 1 1 0 0 1
pinnumber=76
T 2900 5950 5 8 0 1 0 2 1
pinseq=10
T 2750 6000 9 8 1 1 0 6 1
pinlabel=DVDD_IO
T 2750 6000 5 8 0 1 0 8 1
pintype=pwr
}
P 3100 5600 2800 5600 1 0 0
{
T 2900 5650 5 8 1 1 0 0 1
pinnumber=6
T 2900 5550 5 8 0 1 0 2 1
pinseq=11
T 2750 5600 9 8 1 1 0 6 1
pinlabel=VDD_1V
T 2750 5600 5 8 0 1 0 8 1
pintype=pwr
}
P 3100 5200 2800 5200 1 0 0
{
T 2900 5250 5 8 1 1 0 0 1
pinnumber=19
T 2900 5150 5 8 0 1 0 2 1
pinseq=12
T 2750 5200 9 8 1 1 0 6 1
pinlabel=VDD_1V
T 2750 5200 5 8 0 1 0 8 1
pintype=pwr
}
P 3100 4800 2800 4800 1 0 0
{
T 2900 4850 5 8 1 1 0 0 1
pinnumber=48
T 2900 4750 5 8 0 1 0 2 1
pinseq=13
T 2750 4800 9 8 1 1 0 6 1
pinlabel=VDD_1V
T 2750 4800 5 8 0 1 0 8 1
pintype=pwr
}
P 3100 4400 2800 4400 1 0 0
{
T 2900 4450 5 8 1 1 0 0 1
pinnumber=56
T 2900 4350 5 8 0 1 0 2 1
pinseq=14
T 2750 4400 9 8 1 1 0 6 1
pinlabel=VDD_1V
T 2750 4400 5 8 0 1 0 8 1
pintype=pwr
}
P 3100 4000 2800 4000 1 0 0
{
T 2900 4050 5 8 1 1 0 0 1
pinnumber=63
T 2900 3950 5 8 0 1 0 2 1
pinseq=15
T 2750 4000 9 8 1 1 0 6 1
pinlabel=VDD_1V
T 2750 4000 5 8 0 1 0 8 1
pintype=pwr
}
P 3100 3600 2800 3600 1 0 0
{
T 2900 3650 5 8 1 1 0 0 1
pinnumber=21
T 2900 3550 5 8 0 1 0 2 1
pinseq=16
T 2750 3600 9 8 1 1 0 6 1
pinlabel=AVDDH_2V5
T 2750 3600 5 8 0 1 0 8 1
pintype=pwr
}
P 3100 3200 2800 3200 1 0 0
{
T 2900 3250 5 8 1 1 0 0 1
pinnumber=31
T 2900 3150 5 8 0 1 0 2 1
pinseq=17
T 2750 3200 9 8 1 1 0 6 1
pinlabel=AVDDH_2V5
T 2750 3200 5 8 0 1 0 8 1
pintype=pwr
}
P 3100 2800 2800 2800 1 0 0
{
T 2900 2850 5 8 1 1 0 0 1
pinnumber=20
T 2900 2750 5 8 0 1 0 2 1
pinseq=18
T 2750 2800 9 8 1 1 0 6 1
pinlabel=AVDDL_1V
T 2750 2800 5 8 0 1 0 8 1
pintype=pwr
}
P 3100 2400 2800 2400 1 0 0
{
T 2900 2450 5 8 1 1 0 0 1
pinnumber=27
T 2900 2350 5 8 0 1 0 2 1
pinseq=19
T 2750 2400 9 8 1 1 0 6 1
pinlabel=AVDDL_1V
T 2750 2400 5 8 0 1 0 8 1
pintype=pwr
}
P 3100 2000 2800 2000 1 0 0
{
T 2900 2050 5 8 1 1 0 0 1
pinnumber=30
T 2900 1950 5 8 0 1 0 2 1
pinseq=20
T 2750 2000 9 8 1 1 0 6 1
pinlabel=AVDDL_1V
T 2750 2000 5 8 0 1 0 8 1
pintype=pwr
}
P 3100 1600 2800 1600 1 0 0
{
T 2900 1650 5 8 1 1 0 0 1
pinnumber=33
T 2900 1550 5 8 0 1 0 2 1
pinseq=21
T 2750 1600 9 8 1 1 0 6 1
pinlabel=AVDDL_1V
T 2750 1600 5 8 0 1 0 8 1
pintype=pwr
}
P 3100 1200 2800 1200 1 0 0
{
T 2900 1250 5 8 1 1 0 0 1
pinnumber=36
T 2900 1150 5 8 0 1 0 2 1
pinseq=22
T 2750 1200 9 8 1 1 0 6 1
pinlabel=AVDDL_1V
T 2750 1200 5 8 0 1 0 8 1
pintype=pwr
}
P 3100 800 2800 800 1 0 0
{
T 2900 850 5 8 1 1 0 0 1
pinnumber=39
T 2900 750 5 8 0 1 0 2 1
pinseq=23
T 2750 800 9 8 1 1 0 6 1
pinlabel=AVDDL_1V
T 2750 800 5 8 0 1 0 8 1
pintype=pwr
}
P 1000 100 1000 400 1 0 0
{
T 950 300 5 8 1 1 90 6 1
pinnumber=7
T 1050 300 5 8 0 1 90 8 1
pinseq=24
T 1000 450 9 8 1 1 90 0 1
pinlabel=NC
T 1000 450 5 8 0 1 90 2 1
pintype=in
}
P 1400 100 1400 400 1 0 0
{
T 1350 300 5 8 1 1 90 6 1
pinnumber=8
T 1450 300 5 8 0 1 90 8 1
pinseq=25
T 1400 450 9 8 1 1 90 0 1
pinlabel=NC
T 1400 450 5 8 0 1 90 2 1
pintype=in
}
P 1800 100 1800 400 1 0 0
{
T 1750 300 5 8 1 1 90 6 1
pinnumber=9
T 1850 300 5 8 0 1 90 8 1
pinseq=26
T 1800 450 9 8 1 1 90 0 1
pinlabel=NC
T 1800 450 5 8 0 1 90 2 1
pintype=in
}
P 2200 100 2200 400 1 0 0
{
T 2150 300 5 8 1 1 90 6 1
pinnumber=10
T 2250 300 5 8 0 1 90 8 1
pinseq=27
T 2200 450 9 8 1 1 90 0 1
pinlabel=NC
T 2200 450 5 8 0 1 90 2 1
pintype=in
}
P 2600 100 2600 400 1 0 0
{
T 2550 300 5 8 1 1 90 6 1
pinnumber=11
T 2650 300 5 8 0 1 90 8 1
pinseq=28
T 2600 450 9 8 1 1 90 0 1
pinlabel=NC
T 2600 450 5 8 0 1 90 2 1
pintype=in
}
B 400 400 2400 8000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 2800 8500 8 10 1 1 0 6 1
refdes=U?
T 1400 4300 9 10 1 0 0 0 1
ET1011C2-PWR
T 1400 4500 5 10 0 0 0 0 1
device=ET1011C2
T 1400 4700 5 10 0 0 0 0 1
footprint=MLCC84
T 1400 4900 5 10 0 0 0 0 1
author=mettus
T 1400 5100 5 10 0 0 0 0 1
documentation=NA
T 1400 5300 5 10 0 0 0 0 1
description=LSI TruePHY
T 1400 5500 5 10 0 0 0 0 1
numslots=0
T 1400 5700 5 10 0 0 0 0 1
comment=Part 1 of 7
