{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464971509404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464971509406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 03 11:31:49 2016 " "Processing started: Fri Jun 03 11:31:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464971509406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464971509406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_clase1 -c test_clase1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_clase1 -c test_clase1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464971509406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1464971510482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ejem_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ejem_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ejem_mux " "Found entity 1: ejem_mux" {  } { { "modules/ejem_mux.v" "" { Text "D:/FPGAs/DE0nanoSOC/test_clase1/modules/ejem_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464971535440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464971535440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/contador.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "modules/contador.v" "" { Text "D:/FPGAs/DE0nanoSOC/test_clase1/modules/contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464971535443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464971535443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/syncro.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/syncro.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncro " "Found entity 1: syncro" {  } { { "modules/syncro.v" "" { Text "D:/FPGAs/DE0nanoSOC/test_clase1/modules/syncro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464971535446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464971535446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/div_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/div_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "modules/div_freq.v" "" { Text "D:/FPGAs/DE0nanoSOC/test_clase1/modules/div_freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464971535449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464971535449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/romcita.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/romcita.v" { { "Info" "ISGN_ENTITY_NAME" "1 romcita " "Found entity 1: romcita" {  } { { "modules/romcita.v" "" { Text "D:/FPGAs/DE0nanoSOC/test_clase1/modules/romcita.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464971535452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464971535452 ""}
{ "Warning" "WSGN_SEARCH_FILE" "test_clase1.v 1 1 " "Using design file test_clase1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 test_clase1 " "Found entity 1: test_clase1" {  } { { "test_clase1.v" "" { Text "D:/FPGAs/DE0nanoSOC/test_clase1/test_clase1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464971535530 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1464971535530 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_clase1 " "Elaborating entity \"test_clase1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1464971535531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ejem_mux ejem_mux:multiplexor " "Elaborating entity \"ejem_mux\" for hierarchy \"ejem_mux:multiplexor\"" {  } { { "test_clase1.v" "multiplexor" { Text "D:/FPGAs/DE0nanoSOC/test_clase1/test_clase1.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464971535546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romcita romcita:romcita_inst " "Elaborating entity \"romcita\" for hierarchy \"romcita:romcita_inst\"" {  } { { "test_clase1.v" "romcita_inst" { Text "D:/FPGAs/DE0nanoSOC/test_clase1/test_clase1.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464971535549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq div_freq:div_freq_inst " "Elaborating entity \"div_freq\" for hierarchy \"div_freq:div_freq_inst\"" {  } { { "test_clase1.v" "div_freq_inst" { Text "D:/FPGAs/DE0nanoSOC/test_clase1/test_clase1.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464971535613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:contador_inst " "Elaborating entity \"contador\" for hierarchy \"contador:contador_inst\"" {  } { { "test_clase1.v" "contador_inst" { Text "D:/FPGAs/DE0nanoSOC/test_clase1/test_clase1.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464971535615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncro syncro:syncro_inst " "Elaborating entity \"syncro\" for hierarchy \"syncro:syncro_inst\"" {  } { { "test_clase1.v" "syncro_inst" { Text "D:/FPGAs/DE0nanoSOC/test_clase1/test_clase1.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464971535617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "698 " "Peak virtual memory: 698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464971535734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 03 11:32:15 2016 " "Processing ended: Fri Jun 03 11:32:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464971535734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464971535734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464971535734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464971535734 ""}
