#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x13763a760 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1376620c0 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x137675620 .functor BUFZ 32, L_0x137675580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x137614410_0 .net *"_ivl_0", 31 0, L_0x137675580;  1 drivers
o0x138040040 .functor BUFZ 1, C4<z>; HiZ drive
v0x13766d8b0_0 .net "clk", 0 0, o0x138040040;  0 drivers
o0x138040070 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13766d950_0 .net "data_address", 31 0, o0x138040070;  0 drivers
o0x1380400a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13766d9f0_0 .net "data_read", 0 0, o0x1380400a0;  0 drivers
v0x13766da90_0 .net "data_readdata", 31 0, L_0x137675620;  1 drivers
o0x138040100 .functor BUFZ 1, C4<z>; HiZ drive
v0x13766db80_0 .net "data_write", 0 0, o0x138040100;  0 drivers
o0x138040130 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13766dc20_0 .net "data_writedata", 31 0, o0x138040130;  0 drivers
v0x13766dcd0_0 .var/i "i", 31 0;
v0x13766dd80 .array "ram", 0 65535, 31 0;
E_0x137653cd0 .event posedge, v0x13766d8b0_0;
L_0x137675580 .array/port v0x13766dd80, o0x138040070;
S_0x13765be40 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x13764b080 .param/str "RAM_INIT_FILE" 0 4 7, "\000";
L_0x137675890 .functor BUFZ 32, L_0x1376756f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13766e160_0 .net *"_ivl_0", 31 0, L_0x1376756f0;  1 drivers
v0x13766e220_0 .net *"_ivl_3", 29 0, L_0x1376757b0;  1 drivers
o0x138040340 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13766e2c0_0 .net "instr_address", 31 0, o0x138040340;  0 drivers
v0x13766e360_0 .net "instr_readdata", 31 0, L_0x137675890;  1 drivers
v0x13766e410 .array "memory1", 0 65535, 31 0;
L_0x1376756f0 .array/port v0x13766e410, L_0x1376757b0;
L_0x1376757b0 .part o0x138040340, 0, 30;
S_0x13766df10 .scope begin, "$unm_blk_11" "$unm_blk_11" 4 9, 4 9 0, S_0x13765be40;
 .timescale 0 0;
v0x13766e0d0_0 .var/i "i", 31 0;
S_0x13764c990 .scope module, "sw_tb" "sw_tb" 5 1;
 .timescale 0 0;
v0x137674d40_0 .net "active", 0 0, v0x1376730d0_0;  1 drivers
v0x137674df0_0 .var "clk", 0 0;
v0x137674e80_0 .var "clk_enable", 0 0;
v0x137674f10_0 .net "data_address", 31 0, L_0x137677dc0;  1 drivers
v0x137674fa0_0 .net "data_read", 0 0, L_0x137676a00;  1 drivers
v0x137675070_0 .var "data_readdata", 31 0;
v0x137675100_0 .net "data_write", 0 0, L_0x137676990;  1 drivers
v0x1376751b0_0 .net "data_writedata", 31 0, L_0x137677770;  1 drivers
v0x137675260_0 .net "instr_address", 31 0, L_0x137678c60;  1 drivers
v0x137675390_0 .var "instr_readdata", 31 0;
v0x137675420_0 .net "register_v0", 31 0, L_0x137677700;  1 drivers
v0x1376754f0_0 .var "reset", 0 0;
S_0x13766e520 .scope module, "dut" "mips_cpu_harvard" 5 74, 6 1 0, S_0x13764c990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x137676990 .functor BUFZ 1, L_0x137676520, C4<0>, C4<0>, C4<0>;
L_0x137676a00 .functor BUFZ 1, L_0x137676480, C4<0>, C4<0>, C4<0>;
L_0x1376770f0 .functor BUFZ 1, L_0x137676350, C4<0>, C4<0>, C4<0>;
L_0x137677770 .functor BUFZ 32, L_0x137677610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x137677900 .functor BUFZ 32, L_0x137677360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x137677dc0 .functor BUFZ 32, v0x13766ee80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1376785c0 .functor OR 1, L_0x137678260, L_0x1376784e0, C4<0>, C4<0>;
L_0x137678790 .functor AND 1, L_0x137678860, L_0x137678b40, C4<1>, C4<1>;
L_0x137678c60 .functor BUFZ 32, v0x137670b70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1376722b0_0 .net *"_ivl_11", 4 0, L_0x137676cf0;  1 drivers
v0x137672340_0 .net *"_ivl_13", 4 0, L_0x137676d90;  1 drivers
L_0x138078208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1376723d0_0 .net/2u *"_ivl_26", 15 0, L_0x138078208;  1 drivers
v0x137672460_0 .net *"_ivl_29", 15 0, L_0x1376779b0;  1 drivers
L_0x138078298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1376724f0_0 .net/2u *"_ivl_36", 31 0, L_0x138078298;  1 drivers
v0x1376725a0_0 .net *"_ivl_40", 31 0, L_0x137678110;  1 drivers
L_0x1380782e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137672650_0 .net *"_ivl_43", 25 0, L_0x1380782e0;  1 drivers
L_0x138078328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x137672700_0 .net/2u *"_ivl_44", 31 0, L_0x138078328;  1 drivers
v0x1376727b0_0 .net *"_ivl_46", 0 0, L_0x137678260;  1 drivers
v0x1376728c0_0 .net *"_ivl_48", 31 0, L_0x137678340;  1 drivers
L_0x138078370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137672960_0 .net *"_ivl_51", 25 0, L_0x138078370;  1 drivers
L_0x1380783b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x137672a10_0 .net/2u *"_ivl_52", 31 0, L_0x1380783b8;  1 drivers
v0x137672ac0_0 .net *"_ivl_54", 0 0, L_0x1376784e0;  1 drivers
v0x137672b60_0 .net *"_ivl_58", 31 0, L_0x1376786f0;  1 drivers
L_0x138078400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137672c10_0 .net *"_ivl_61", 25 0, L_0x138078400;  1 drivers
L_0x138078448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137672cc0_0 .net/2u *"_ivl_62", 31 0, L_0x138078448;  1 drivers
v0x137672d70_0 .net *"_ivl_64", 0 0, L_0x137678860;  1 drivers
v0x137672f00_0 .net *"_ivl_67", 5 0, L_0x137678900;  1 drivers
L_0x138078490 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x137672f90_0 .net/2u *"_ivl_68", 5 0, L_0x138078490;  1 drivers
v0x137673030_0 .net *"_ivl_70", 0 0, L_0x137678b40;  1 drivers
v0x1376730d0_0 .var "active", 0 0;
v0x137673170_0 .net "alu_control_out", 3 0, v0x13766f2d0_0;  1 drivers
v0x137673250_0 .net "alu_fcode", 5 0, L_0x137677820;  1 drivers
v0x1376732e0_0 .net "alu_op", 1 0, L_0x1376767f0;  1 drivers
v0x137673370_0 .net "alu_op1", 31 0, L_0x137677900;  1 drivers
v0x137673400_0 .net "alu_op2", 31 0, L_0x137677c40;  1 drivers
v0x137673490_0 .net "alu_out", 31 0, v0x13766ee80_0;  1 drivers
v0x137673540_0 .net "alu_src", 0 0, L_0x137676170;  1 drivers
v0x1376735f0_0 .net "alu_z_flag", 0 0, L_0x137677eb0;  1 drivers
v0x1376736a0_0 .net "branch", 0 0, L_0x1376765d0;  1 drivers
v0x137673750_0 .net "clk", 0 0, v0x137674df0_0;  1 drivers
v0x137673820_0 .net "clk_enable", 0 0, v0x137674e80_0;  1 drivers
v0x1376738b0_0 .net "curr_addr", 31 0, v0x137670b70_0;  1 drivers
v0x137672e20_0 .net "curr_addr_p4", 31 0, L_0x137677fd0;  1 drivers
v0x137673b40_0 .net "data_address", 31 0, L_0x137677dc0;  alias, 1 drivers
v0x137673bd0_0 .net "data_read", 0 0, L_0x137676a00;  alias, 1 drivers
v0x137673c60_0 .net "data_readdata", 31 0, v0x137675070_0;  1 drivers
v0x137673cf0_0 .net "data_write", 0 0, L_0x137676990;  alias, 1 drivers
v0x137673d80_0 .net "data_writedata", 31 0, L_0x137677770;  alias, 1 drivers
v0x137673e10_0 .net "instr_address", 31 0, L_0x137678c60;  alias, 1 drivers
v0x137673ec0_0 .net "instr_opcode", 5 0, L_0x137675960;  1 drivers
v0x137673f80_0 .net "instr_readdata", 31 0, v0x137675390_0;  1 drivers
v0x137674020_0 .net "j_type", 0 0, L_0x1376785c0;  1 drivers
v0x1376740c0_0 .net "jr_type", 0 0, L_0x137678790;  1 drivers
v0x137674160_0 .net "mem_read", 0 0, L_0x137676480;  1 drivers
v0x137674210_0 .net "mem_to_reg", 0 0, L_0x1376762a0;  1 drivers
v0x1376742c0_0 .net "mem_write", 0 0, L_0x137676520;  1 drivers
v0x137674370_0 .var "next_instr_addr", 31 0;
v0x137674420_0 .net "offset", 31 0, L_0x137677ba0;  1 drivers
v0x1376744b0_0 .net "reg_a_read_data", 31 0, L_0x137677360;  1 drivers
v0x137674560_0 .net "reg_a_read_index", 4 0, L_0x137676ab0;  1 drivers
v0x137674610_0 .net "reg_b_read_data", 31 0, L_0x137677610;  1 drivers
v0x1376746c0_0 .net "reg_b_read_index", 4 0, L_0x137676b90;  1 drivers
v0x137674770_0 .net "reg_dst", 0 0, L_0x137676080;  1 drivers
v0x137674820_0 .net "reg_write", 0 0, L_0x137676350;  1 drivers
v0x1376748d0_0 .net "reg_write_data", 31 0, L_0x137676f50;  1 drivers
v0x137674980_0 .net "reg_write_enable", 0 0, L_0x1376770f0;  1 drivers
v0x137674a30_0 .net "reg_write_index", 4 0, L_0x137676e30;  1 drivers
v0x137674ae0_0 .net "register_v0", 31 0, L_0x137677700;  alias, 1 drivers
v0x137674b90_0 .net "reset", 0 0, v0x1376754f0_0;  1 drivers
E_0x13766e860/0 .event edge, v0x137670060_0, v0x13766ef70_0, v0x137672e20_0, v0x137674420_0;
E_0x13766e860/1 .event edge, v0x137674020_0, v0x137673f80_0, v0x1376740c0_0, v0x1376716b0_0;
E_0x13766e860 .event/or E_0x13766e860/0, E_0x13766e860/1;
L_0x137675960 .part v0x137675390_0, 26, 6;
L_0x137676ab0 .part v0x137675390_0, 21, 5;
L_0x137676b90 .part v0x137675390_0, 16, 5;
L_0x137676cf0 .part v0x137675390_0, 11, 5;
L_0x137676d90 .part v0x137675390_0, 16, 5;
L_0x137676e30 .functor MUXZ 5, L_0x137676d90, L_0x137676cf0, L_0x137676080, C4<>;
L_0x137676f50 .functor MUXZ 32, v0x13766ee80_0, v0x137675070_0, L_0x1376762a0, C4<>;
L_0x137677820 .part v0x137675390_0, 0, 6;
L_0x1376779b0 .part v0x137675390_0, 0, 16;
L_0x137677ba0 .concat [ 16 16 0 0], L_0x1376779b0, L_0x138078208;
L_0x137677c40 .functor MUXZ 32, L_0x137677610, L_0x137677ba0, L_0x137676170, C4<>;
L_0x137677fd0 .arith/sum 32, v0x137670b70_0, L_0x138078298;
L_0x137678110 .concat [ 6 26 0 0], L_0x137675960, L_0x1380782e0;
L_0x137678260 .cmp/eq 32, L_0x137678110, L_0x138078328;
L_0x137678340 .concat [ 6 26 0 0], L_0x137675960, L_0x138078370;
L_0x1376784e0 .cmp/eq 32, L_0x137678340, L_0x1380783b8;
L_0x1376786f0 .concat [ 6 26 0 0], L_0x137675960, L_0x138078400;
L_0x137678860 .cmp/eq 32, L_0x1376786f0, L_0x138078448;
L_0x137678900 .part v0x137675390_0, 0, 6;
L_0x137678b40 .cmp/ne 6, L_0x137678900, L_0x138078490;
S_0x13766e8d0 .scope module, "cpu_alu" "alu" 6 112, 7 1 0, S_0x13766e520;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x138078250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13766eba0_0 .net/2u *"_ivl_0", 31 0, L_0x138078250;  1 drivers
v0x13766ec60_0 .net "control", 3 0, v0x13766f2d0_0;  alias, 1 drivers
v0x13766ed10_0 .net "op1", 31 0, L_0x137677900;  alias, 1 drivers
v0x13766edd0_0 .net "op2", 31 0, L_0x137677c40;  alias, 1 drivers
v0x13766ee80_0 .var "result", 31 0;
v0x13766ef70_0 .net "z_flag", 0 0, L_0x137677eb0;  alias, 1 drivers
E_0x13766eb40 .event edge, v0x13766edd0_0, v0x13766ed10_0, v0x13766ec60_0;
L_0x137677eb0 .cmp/eq 32, v0x13766ee80_0, L_0x138078250;
S_0x13766f090 .scope module, "cpu_alu_control" "alu_control" 6 97, 8 1 0, S_0x13766e520;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x13766f2d0_0 .var "alu_control_out", 3 0;
v0x13766f390_0 .net "alu_fcode", 5 0, L_0x137677820;  alias, 1 drivers
v0x13766f430_0 .net "alu_opcode", 1 0, L_0x1376767f0;  alias, 1 drivers
E_0x13766f2a0 .event edge, v0x13766f430_0, v0x13766f390_0;
S_0x13766f540 .scope module, "cpu_control" "control" 6 36, 9 1 0, S_0x13766e520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x137676080 .functor BUFZ 1, L_0x137675bb0, C4<0>, C4<0>, C4<0>;
L_0x137676170 .functor OR 1, L_0x137675cd0, L_0x137675e30, C4<0>, C4<0>;
L_0x1376762a0 .functor BUFZ 1, L_0x137675cd0, C4<0>, C4<0>, C4<0>;
L_0x137676350 .functor OR 1, L_0x137675bb0, L_0x137675cd0, C4<0>, C4<0>;
L_0x137676480 .functor BUFZ 1, L_0x137675cd0, C4<0>, C4<0>, C4<0>;
L_0x137676520 .functor BUFZ 1, L_0x137675e30, C4<0>, C4<0>, C4<0>;
L_0x1376765d0 .functor BUFZ 1, L_0x137675f70, C4<0>, C4<0>, C4<0>;
L_0x137676700 .functor BUFZ 1, L_0x137675bb0, C4<0>, C4<0>, C4<0>;
L_0x137676890 .functor BUFZ 1, L_0x137675f70, C4<0>, C4<0>, C4<0>;
v0x13766f840_0 .net *"_ivl_0", 31 0, L_0x137675a80;  1 drivers
L_0x1380780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x13766f8f0_0 .net/2u *"_ivl_12", 5 0, L_0x1380780e8;  1 drivers
L_0x138078130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x13766f9a0_0 .net/2u *"_ivl_16", 5 0, L_0x138078130;  1 drivers
L_0x138078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13766fa60_0 .net *"_ivl_3", 25 0, L_0x138078010;  1 drivers
v0x13766fb10_0 .net *"_ivl_37", 0 0, L_0x137676700;  1 drivers
L_0x138078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13766fc00_0 .net/2u *"_ivl_4", 31 0, L_0x138078058;  1 drivers
v0x13766fcb0_0 .net *"_ivl_42", 0 0, L_0x137676890;  1 drivers
L_0x1380780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x13766fd60_0 .net/2u *"_ivl_8", 5 0, L_0x1380780a0;  1 drivers
v0x13766fe10_0 .net "alu_op", 1 0, L_0x1376767f0;  alias, 1 drivers
v0x13766ff40_0 .net "alu_src", 0 0, L_0x137676170;  alias, 1 drivers
v0x13766ffd0_0 .net "beq", 0 0, L_0x137675f70;  1 drivers
v0x137670060_0 .net "branch", 0 0, L_0x1376765d0;  alias, 1 drivers
v0x1376700f0_0 .net "instr_opcode", 5 0, L_0x137675960;  alias, 1 drivers
v0x137670180_0 .var "jump", 0 0;
v0x137670210_0 .net "lw", 0 0, L_0x137675cd0;  1 drivers
v0x1376702b0_0 .net "mem_read", 0 0, L_0x137676480;  alias, 1 drivers
v0x137670350_0 .net "mem_to_reg", 0 0, L_0x1376762a0;  alias, 1 drivers
v0x1376704f0_0 .net "mem_write", 0 0, L_0x137676520;  alias, 1 drivers
v0x137670590_0 .net "r_format", 0 0, L_0x137675bb0;  1 drivers
v0x137670630_0 .net "reg_dst", 0 0, L_0x137676080;  alias, 1 drivers
v0x1376706d0_0 .net "reg_write", 0 0, L_0x137676350;  alias, 1 drivers
v0x137670770_0 .net "sw", 0 0, L_0x137675e30;  1 drivers
L_0x137675a80 .concat [ 6 26 0 0], L_0x137675960, L_0x138078010;
L_0x137675bb0 .cmp/eq 32, L_0x137675a80, L_0x138078058;
L_0x137675cd0 .cmp/eq 6, L_0x137675960, L_0x1380780a0;
L_0x137675e30 .cmp/eq 6, L_0x137675960, L_0x1380780e8;
L_0x137675f70 .cmp/eq 6, L_0x137675960, L_0x138078130;
L_0x1376767f0 .concat8 [ 1 1 0 0], L_0x137676890, L_0x137676700;
S_0x137670900 .scope module, "cpu_pc" "pc" 6 150, 10 1 0, S_0x13766e520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x137670ac0_0 .net "clk", 0 0, v0x137674df0_0;  alias, 1 drivers
v0x137670b70_0 .var "curr_addr", 31 0;
v0x137670c20_0 .net "next_addr", 31 0, v0x137674370_0;  1 drivers
v0x137670ce0_0 .net "reset", 0 0, v0x1376754f0_0;  alias, 1 drivers
E_0x137670a70 .event posedge, v0x137670ac0_0;
S_0x137670de0 .scope module, "register" "regfile" 6 69, 11 1 0, S_0x13766e520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x137677360 .functor BUFZ 32, L_0x1376771a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x137677610 .functor BUFZ 32, L_0x137677450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x137671aa0_2 .array/port v0x137671aa0, 2;
L_0x137677700 .functor BUFZ 32, v0x137671aa0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x137671150_0 .net *"_ivl_0", 31 0, L_0x1376771a0;  1 drivers
v0x1376711f0_0 .net *"_ivl_10", 6 0, L_0x1376774f0;  1 drivers
L_0x1380781c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x137671290_0 .net *"_ivl_13", 1 0, L_0x1380781c0;  1 drivers
v0x137671340_0 .net *"_ivl_2", 6 0, L_0x137677240;  1 drivers
L_0x138078178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1376713f0_0 .net *"_ivl_5", 1 0, L_0x138078178;  1 drivers
v0x1376714e0_0 .net *"_ivl_8", 31 0, L_0x137677450;  1 drivers
v0x137671590_0 .net "r_clk", 0 0, v0x137674df0_0;  alias, 1 drivers
v0x137671620_0 .net "r_clk_enable", 0 0, v0x137674e80_0;  alias, 1 drivers
v0x1376716b0_0 .net "read_data1", 31 0, L_0x137677360;  alias, 1 drivers
v0x1376717e0_0 .net "read_data2", 31 0, L_0x137677610;  alias, 1 drivers
v0x137671890_0 .net "read_reg1", 4 0, L_0x137676ab0;  alias, 1 drivers
v0x137671940_0 .net "read_reg2", 4 0, L_0x137676b90;  alias, 1 drivers
v0x1376719f0_0 .net "register_v0", 31 0, L_0x137677700;  alias, 1 drivers
v0x137671aa0 .array "registers", 0 31, 31 0;
v0x137671e40_0 .net "reset", 0 0, v0x1376754f0_0;  alias, 1 drivers
v0x137671ef0_0 .net "write_control", 0 0, L_0x1376770f0;  alias, 1 drivers
v0x137671f80_0 .net "write_data", 31 0, L_0x137676f50;  alias, 1 drivers
v0x137672110_0 .net "write_reg", 4 0, L_0x137676e30;  alias, 1 drivers
L_0x1376771a0 .array/port v0x137671aa0, L_0x137677240;
L_0x137677240 .concat [ 5 2 0 0], L_0x137676ab0, L_0x138078178;
L_0x137677450 .array/port v0x137671aa0, L_0x1376774f0;
L_0x1376774f0 .concat [ 5 2 0 0], L_0x137676b90, L_0x1380781c0;
    .scope S_0x1376620c0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13766dcd0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x13766dcd0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x13766dcd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13766dd80, 0, 4;
    %load/vec4 v0x13766dcd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13766dcd0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x1376620c0;
T_1 ;
    %wait E_0x137653cd0;
    %load/vec4 v0x13766db80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x13766dc20_0;
    %ix/getv 3, v0x13766d950_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13766dd80, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13765be40;
T_2 ;
    %fork t_1, S_0x13766df10;
    %jmp t_0;
    .scope S_0x13766df10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13766e0d0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x13766e0d0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x13766e0d0_0;
    %store/vec4a v0x13766e410, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13766e0d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x13766e0d0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13766e410, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13766e410, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13766e410, 4, 0;
    %end;
    .scope S_0x13765be40;
t_0 %join;
    %end;
    .thread T_2;
    .scope S_0x137670de0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x137671aa0, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x137670de0;
T_4 ;
    %wait E_0x137670a70;
    %load/vec4 v0x137671e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x137671620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x137671ef0_0;
    %load/vec4 v0x137672110_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x137671f80_0;
    %load/vec4 v0x137672110_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137671aa0, 0, 4;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13766f090;
T_5 ;
    %wait E_0x13766f2a0;
    %load/vec4 v0x13766f430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13766f2d0_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x13766f430_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x13766f2d0_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x13766f430_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x13766f390_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13766f2d0_0, 0, 4;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x13766f2d0_0, 0, 4;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13766f2d0_0, 0, 4;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x13766f2d0_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x13766f2d0_0, 0, 4;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x13766e8d0;
T_6 ;
    %wait E_0x13766eb40;
    %load/vec4 v0x13766ec60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13766ee80_0, 0;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x13766ed10_0;
    %load/vec4 v0x13766edd0_0;
    %and;
    %assign/vec4 v0x13766ee80_0, 0;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x13766ed10_0;
    %load/vec4 v0x13766edd0_0;
    %or;
    %assign/vec4 v0x13766ee80_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x13766ed10_0;
    %load/vec4 v0x13766edd0_0;
    %add;
    %assign/vec4 v0x13766ee80_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x13766ed10_0;
    %load/vec4 v0x13766edd0_0;
    %sub;
    %assign/vec4 v0x13766ee80_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x13766ed10_0;
    %load/vec4 v0x13766edd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v0x13766ee80_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x13766ed10_0;
    %load/vec4 v0x13766edd0_0;
    %or;
    %inv;
    %assign/vec4 v0x13766ee80_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x137670900;
T_7 ;
    %wait E_0x137670a70;
    %load/vec4 v0x137670ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x137670b70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x137670c20_0;
    %assign/vec4 v0x137670b70_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13766e520;
T_8 ;
    %wait E_0x13766e860;
    %load/vec4 v0x1376736a0_0;
    %load/vec4 v0x1376735f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x137672e20_0;
    %load/vec4 v0x137674420_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x137674370_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x137674020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x137672e20_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x137673f80_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x137674370_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x1376740c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x1376744b0_0;
    %store/vec4 v0x137674370_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x137672e20_0;
    %store/vec4 v0x137674370_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x13764c990;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137674df0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x137674df0_0;
    %inv;
    %store/vec4 v0x137674df0_0, 0, 1;
    %delay 1, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x13764c990;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1376754f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137674e80_0, 0, 1;
    %wait E_0x137670a70;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1376754f0_0, 0, 1;
    %wait E_0x137670a70;
    %delay 1, 0;
    %pushi/vec4 2349268992, 0, 32;
    %store/vec4 v0x137675390_0, 0, 32;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0x137675070_0, 0, 32;
    %wait E_0x137670a70;
    %delay 1, 0;
    %pushi/vec4 2348941312, 0, 32;
    %store/vec4 v0x137675390_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x137675070_0, 0, 32;
    %wait E_0x137670a70;
    %delay 1, 0;
    %pushi/vec4 2890334308, 0, 32;
    %store/vec4 v0x137675390_0, 0, 32;
    %wait E_0x137670a70;
    %delay 1, 0;
    %vpi_call/w 5 64 "$display", v0x137675420_0 {0 0 0};
    %load/vec4 v0x137675100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 5 66 "$fatal", 32'sb00000000000000000000000000000001, "write signal not active, when it should be" {0 0 0};
T_10.1 ;
    %load/vec4 v0x137674fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 67 "$fatal", 32'sb00000000000000000000000000000001, "read signal active when it should'nt be" {0 0 0};
T_10.3 ;
    %load/vec4 v0x137674f10_0;
    %cmpi/e 110, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 68 "$fatal", 32'sb00000000000000000000000000000001, "expected addres to be written to to be=110, got =%d", v0x137674f10_0 {0 0 0};
T_10.5 ;
    %load/vec4 v0x1376751b0_0;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %jmp T_10.7;
T_10.6 ;
    %vpi_call/w 5 69 "$fatal", 32'sb00000000000000000000000000000001, "expected data being written to be=14, got =%d", v0x1376751b0_0 {0 0 0};
T_10.7 ;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/sw_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
