# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../firBlock.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz_clk_wiz.v" --include "../../../firBlock.srcs/sources_1/ip/clk_12Mhz"
verilog xil_defaultlib  "../../../firBlock.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz.v" --include "../../../firBlock.srcs/sources_1/ip/clk_12Mhz"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
