# Phase 3 Word-Level Stochastic Write Modeling Test Configuration  
# Worst-case pattern - All SET transitions (0→1)
# This demonstrates maximum write latency scenario

-DesignTarget: RAM
-ProcessNode: 90
-Capacity (MB): 16
-WordWidth (bit): 64
-DeviceRoadmap: LOP

-LocalWireType: LocalConservative
-LocalWireRepeaterType: RepeatedNone
-LocalWireUseLowSwing: No

-GlobalWireType: LocalConservative
-GlobalWireRepeaterType: RepeatedNone
-GlobalWireUseLowSwing: No

-Routing: non-H-tree
-InternalSensing: false

-MemoryCellInputFile: sample_PCRAM_stochastic.cell
-Temperature (K): 340
-Optimization: latency
-BufferDesignOptimization: latency

-ForceBank (Total AxB, Active CxD): 8x4, 1x1
-ForceMat (Total AxB, Active CxD): 1x4, 1x4
-ForceMuxSenseAmp: 8
-ForceMuxOutputLev1: 8
-ForceMuxOutputLev2: 1

# NEW: Phase 3 Write Pattern Specification
-WritePatternType: worst_case
-WorstCaseMode: all_set

# Expected Results:
# - All 64 bits transition 0→1 (SET operations)
# - SET transitions use mean 4.2 pulses (slowest)
# - Expected: Maximum write latency scenario
# - Word completion time = MAX(all 64 SET operations)
# - Should be significantly slower than alternating pattern