// This is a ram module
module ram
(
input [7:0] data,
input [5:0] addr,
input we, clk,
output [7:0] q
);
reg [7:0] ram[63:0];
// when we is high, write data to ram at address addr
// assign the ram value at address addr to q
,
 +:
 +:
  +: +b +b +b +b +b +b +b;
 +b +b +b +b +b +b+b+b
	+b+b+b+b+b+b	;
		e+f+b+b+b	
	e+b+b+b+b+b+b+b	;	
	e+b+b+b+b+b+b		
	
	e+b+b+a+h				e+b+b+b
	e+e		
	e+b+tClock+h7
		e+h7e	
	e+b+064hift
	+f+l	+dor	h	rmd\h5d+3EC	
	lc32	'd064endmodule
