// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module qaoa_kernel_applyCost_hls_3_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        state_re_address0,
        state_re_ce0,
        state_re_q0,
        state_re_address1,
        state_re_ce1,
        state_re_we1,
        state_re_d1,
        state_im_address0,
        state_im_ce0,
        state_im_q0,
        d_address0,
        d_ce0,
        d_q0,
        gamma,
        grp_fu_102_p_din0,
        grp_fu_102_p_din1,
        grp_fu_102_p_dout0,
        grp_fu_102_p_ce,
        grp_fu_106_p_din0,
        grp_fu_106_p_din1,
        grp_fu_106_p_dout0,
        grp_fu_106_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 9'd1;
parameter    ap_ST_fsm_pp0_stage1 = 9'd2;
parameter    ap_ST_fsm_pp0_stage2 = 9'd4;
parameter    ap_ST_fsm_pp0_stage3 = 9'd8;
parameter    ap_ST_fsm_pp0_stage4 = 9'd16;
parameter    ap_ST_fsm_pp0_stage5 = 9'd32;
parameter    ap_ST_fsm_pp0_stage6 = 9'd64;
parameter    ap_ST_fsm_pp0_stage7 = 9'd128;
parameter    ap_ST_fsm_pp0_stage8 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] state_re_address0;
output   state_re_ce0;
input  [31:0] state_re_q0;
output  [8:0] state_re_address1;
output   state_re_ce1;
output   state_re_we1;
output  [31:0] state_re_d1;
output  [8:0] state_im_address0;
output   state_im_ce0;
input  [31:0] state_im_q0;
output  [3:0] d_address0;
output   d_ce0;
input  [31:0] d_q0;
input  [31:0] gamma;
output  [31:0] grp_fu_102_p_din0;
output  [21:0] grp_fu_102_p_din1;
input  [51:0] grp_fu_102_p_dout0;
output   grp_fu_102_p_ce;
output  [31:0] grp_fu_106_p_din0;
output  [31:0] grp_fu_106_p_din1;
input  [51:0] grp_fu_106_p_dout0;
output   grp_fu_106_p_ce;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln86_reg_828;
reg    ap_condition_exit_pp0_iter0_stage8;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [6:0] cordic_apfixed_circ_table_arctan_128_address0;
wire   [125:0] cordic_apfixed_circ_table_arctan_128_q0;
wire    ap_block_pp0_stage0_11001;
wire  signed [51:0] sext_ln86_fu_234_p1;
reg  signed [51:0] sext_ln86_reg_823;
wire   [0:0] icmp_ln86_fu_266_p2;
reg   [0:0] icmp_ln86_reg_828_pp0_iter1_reg;
wire   [0:0] icmp_ln61_fu_295_p2;
reg   [0:0] icmp_ln61_reg_832;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln61_reg_832_pp0_iter1_reg;
reg   [0:0] icmp_ln61_reg_832_pp0_iter2_reg;
reg   [0:0] icmp_ln61_reg_832_pp0_iter3_reg;
wire   [5:0] select_ln86_fu_301_p3;
reg   [5:0] select_ln86_reg_838;
reg   [5:0] select_ln86_reg_838_pp0_iter1_reg;
reg   [5:0] select_ln86_reg_838_pp0_iter2_reg;
reg   [5:0] select_ln86_reg_838_pp0_iter3_reg;
wire   [9:0] select_ln86_3_fu_309_p3;
reg   [9:0] select_ln86_3_reg_845;
reg   [9:0] select_ln86_3_reg_845_pp0_iter1_reg;
reg   [9:0] select_ln86_3_reg_845_pp0_iter2_reg;
reg   [9:0] select_ln86_3_reg_845_pp0_iter3_reg;
wire   [0:0] icmp_ln61_1_fu_328_p2;
reg   [0:0] icmp_ln61_1_reg_850;
reg   [0:0] icmp_ln61_1_reg_850_pp0_iter1_reg;
reg   [0:0] icmp_ln61_1_reg_850_pp0_iter2_reg;
reg   [0:0] icmp_ln61_1_reg_850_pp0_iter3_reg;
reg   [0:0] icmp_ln61_1_reg_850_pp0_iter4_reg;
wire   [31:0] grp_costHamiltonian_3_s_fu_209_ap_return;
reg   [31:0] Hs_reg_854;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001_ignoreCallOp112;
wire  signed [51:0] sext_ln88_fu_344_p1;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire   [33:0] select_ln86_2_fu_351_p3;
reg   [33:0] select_ln86_2_reg_864;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
reg   [31:0] ang_reg_870;
wire   [33:0] zext_ln71_fu_368_p1;
reg   [33:0] zext_ln71_reg_877;
wire   [33:0] x_s_fu_371_p2;
reg   [33:0] x_s_reg_882;
wire   [33:0] select_ln86_1_fu_380_p3;
reg   [33:0] select_ln86_1_reg_888;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
wire   [0:0] sign0_fu_387_p2;
reg   [0:0] sign0_reg_894;
wire   [31:0] inabs_fu_397_p3;
reg   [31:0] inabs_reg_899;
wire   [20:0] trunc_ln42_fu_404_p1;
reg   [20:0] trunc_ln42_reg_904;
wire   [33:0] y_s_fu_408_p2;
reg   [33:0] y_s_reg_909;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
wire   [0:0] first_iter_0_fu_417_p2;
reg   [0:0] first_iter_0_reg_920;
reg   [10:0] tmp_reg_925;
reg   [1:0] k_reg_930;
reg   [8:0] this_re_reg_943;
reg   [30:0] tmp_73_reg_959;
reg  signed [31:0] this_re_load_reg_964;
reg   [31:0] this_im_load_reg_969;
wire   [33:0] grp_fu_216_p2;
reg   [33:0] mul_ln42_reg_974;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire   [0:0] icmp_ln225_2_fu_505_p2;
reg   [0:0] icmp_ln225_2_reg_979;
wire    ap_block_pp0_stage3_11001;
wire   [33:0] select_ln61_fu_552_p3;
reg   [33:0] select_ln61_reg_985;
wire   [0:0] d_1_fu_559_p3;
reg   [0:0] d_1_reg_991;
wire   [33:0] x_fu_583_p3;
reg   [33:0] x_reg_996;
wire   [33:0] y_fu_591_p3;
reg   [33:0] y_reg_1001;
wire   [32:0] trunc_ln61_fu_599_p1;
reg   [32:0] trunc_ln61_reg_1006;
wire   [32:0] trunc_ln61_2_fu_603_p1;
reg   [32:0] trunc_ln61_2_reg_1012;
reg   [21:0] outcos_reg_1018;
wire   [21:0] outsin_fu_731_p3;
reg   [21:0] outsin_reg_1023;
wire  signed [51:0] sext_ln65_fu_751_p1;
wire  signed [51:0] sext_ln65_1_fu_755_p1;
reg   [51:0] mul_ln65_reg_1038;
wire  signed [51:0] sext_ln65_2_fu_759_p1;
wire  signed [51:0] sext_ln65_3_fu_763_p1;
reg   [51:0] mul_ln65_1_reg_1053;
wire    grp_costHamiltonian_3_s_fu_209_ap_start;
wire    grp_costHamiltonian_3_s_fu_209_ap_done;
wire    grp_costHamiltonian_3_s_fu_209_ap_idle;
wire    grp_costHamiltonian_3_s_fu_209_ap_ready;
wire   [8:0] grp_costHamiltonian_3_s_fu_209_s;
wire   [3:0] grp_costHamiltonian_3_s_fu_209_d_address0;
wire    grp_costHamiltonian_3_s_fu_209_d_ce0;
reg    grp_costHamiltonian_3_s_fu_209_ap_start_reg;
wire    ap_block_pp0_stage1_ignoreCallOp78;
wire    ap_block_pp0_stage2_ignoreCallOp84;
wire    ap_block_pp0_stage3_ignoreCallOp85;
wire    ap_block_pp0_stage4_ignoreCallOp86;
wire    ap_block_pp0_stage5_ignoreCallOp87;
wire    ap_block_pp0_stage6_ignoreCallOp88;
wire    ap_block_pp0_stage6_ignoreCallOp97;
wire    ap_block_pp0_stage7_ignoreCallOp98;
wire    ap_block_pp0_stage8_ignoreCallOp99;
wire    ap_block_pp0_stage0_ignoreCallOp100;
wire    ap_block_pp0_stage1_ignoreCallOp101;
wire   [63:0] zext_ln61_fu_447_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln86_fu_442_p1;
reg   [33:0] empty_fu_136;
wire   [33:0] z_fu_620_p3;
wire    ap_block_pp0_stage3;
reg   [33:0] empty_61_fu_140;
wire    ap_loop_init;
wire    ap_block_pp0_stage5;
reg   [33:0] empty_62_fu_144;
wire    ap_block_pp0_stage6;
reg   [5:0] n_fu_148;
wire   [5:0] add_ln61_fu_322_p2;
wire    ap_block_pp0_stage1;
reg   [9:0] s_fu_152;
reg   [14:0] indvar_flatten_fu_156;
wire   [14:0] add_ln86_1_fu_272_p2;
reg   [14:0] ap_sig_allocacmp_indvar_flatten_load;
reg    cordic_apfixed_circ_table_arctan_128_ce0_local;
reg    state_re_ce0_local;
reg    state_re_we1_local;
wire    ap_block_pp0_stage8_11001;
wire    ap_block_pp0_stage8;
reg    state_re_ce1_local;
reg    state_im_ce0_local;
wire   [10:0] grp_fu_216_p0;
wire   [32:0] grp_fu_216_p1;
wire   [31:0] grp_fu_221_p0;
wire   [45:0] grp_fu_221_p1;
wire    ap_block_pp0_stage7;
reg  signed [31:0] grp_fu_226_p0;
reg  signed [21:0] grp_fu_226_p1;
wire    ap_block_pp0_stage4;
wire   [9:0] add_ln86_fu_289_p2;
wire   [31:0] sub_ln211_fu_392_p2;
wire   [75:0] grp_fu_221_p2;
wire   [33:0] shl_ln_fu_468_p3;
wire   [33:0] add_ln42_fu_475_p2;
wire   [32:0] r_fu_480_p4;
wire   [33:0] zext_ln42_2_fu_490_p1;
wire   [0:0] icmp_ln225_fu_500_p2;
wire   [33:0] sub_ln228_fu_494_p2;
wire   [31:0] tmp_72_fu_526_p4;
wire   [0:0] or_ln225_fu_510_p2;
wire   [32:0] tmp_s_fu_516_p4;
wire   [32:0] tmp_85_cast_fu_536_p1;
wire   [32:0] empty_63_fu_540_p3;
wire  signed [33:0] sext_ln61_fu_548_p1;
wire   [33:0] add_ln76_fu_567_p2;
wire   [33:0] sub_ln81_fu_575_p2;
wire   [33:0] sub_ln77_fu_571_p2;
wire   [33:0] add_ln82_fu_579_p2;
wire   [33:0] zext_ln73_fu_607_p1;
wire   [33:0] add_ln78_fu_610_p2;
wire   [33:0] sub_ln83_fu_615_p2;
wire   [0:0] icmp_ln248_2_fu_642_p2;
wire   [0:0] icmp_ln248_fu_637_p2;
wire   [0:0] or_ln248_fu_647_p2;
wire   [32:0] sub_ln261_fu_627_p2;
wire   [32:0] outsin_0_in_in_i_fu_660_p7;
wire   [1:0] outsin_0_in_in_i_fu_660_p8;
wire   [32:0] sub_ln254_fu_632_p2;
wire   [32:0] outcos_write_assign_in_in_i_fu_686_p7;
wire   [1:0] outcos_write_assign_in_in_i_fu_686_p8;
wire   [32:0] outcos_write_assign_in_in_i_fu_686_p9;
wire   [32:0] outsin_0_in_in_i_fu_660_p9;
wire   [21:0] trunc_ln7_fu_715_p4;
wire   [21:0] sub_ln266_fu_725_p2;
wire   [51:0] add_ln65_fu_767_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [8:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to4;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [33:0] grp_fu_216_p00;
wire   [75:0] grp_fu_221_p00;
wire  signed [1:0] outsin_0_in_in_i_fu_660_p1;
wire   [1:0] outsin_0_in_in_i_fu_660_p3;
wire   [1:0] outsin_0_in_in_i_fu_660_p5;
wire  signed [1:0] outcos_write_assign_in_in_i_fu_686_p1;
wire   [1:0] outcos_write_assign_in_in_i_fu_686_p3;
wire   [1:0] outcos_write_assign_in_in_i_fu_686_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 grp_costHamiltonian_3_s_fu_209_ap_start_reg = 1'b0;
#0 empty_fu_136 = 34'd0;
#0 empty_61_fu_140 = 34'd0;
#0 empty_62_fu_144 = 34'd0;
#0 n_fu_148 = 6'd0;
#0 s_fu_152 = 10'd0;
#0 indvar_flatten_fu_156 = 15'd0;
#0 ap_done_reg = 1'b0;
end

qaoa_kernel_applyCost_hls_3_s_cordic_apfixed_circ_table_arctan_128_ROM_AUTO_1R #(
    .DataWidth( 126 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
cordic_apfixed_circ_table_arctan_128_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cordic_apfixed_circ_table_arctan_128_address0),
    .ce0(cordic_apfixed_circ_table_arctan_128_ce0_local),
    .q0(cordic_apfixed_circ_table_arctan_128_q0)
);

qaoa_kernel_costHamiltonian_3_s grp_costHamiltonian_3_s_fu_209(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_costHamiltonian_3_s_fu_209_ap_start),
    .ap_done(grp_costHamiltonian_3_s_fu_209_ap_done),
    .ap_idle(grp_costHamiltonian_3_s_fu_209_ap_idle),
    .ap_ready(grp_costHamiltonian_3_s_fu_209_ap_ready),
    .s(grp_costHamiltonian_3_s_fu_209_s),
    .d_address0(grp_costHamiltonian_3_s_fu_209_d_address0),
    .d_ce0(grp_costHamiltonian_3_s_fu_209_d_ce0),
    .d_q0(d_q0),
    .ap_return(grp_costHamiltonian_3_s_fu_209_ap_return)
);

qaoa_kernel_mul_11ns_33ns_34_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 34 ))
mul_11ns_33ns_34_2_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_216_p0),
    .din1(grp_fu_216_p1),
    .ce(1'b1),
    .dout(grp_fu_216_p2)
);

qaoa_kernel_mul_32ns_46ns_76_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 46 ),
    .dout_WIDTH( 76 ))
mul_32ns_46ns_76_3_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_221_p0),
    .din1(grp_fu_221_p1),
    .ce(1'b1),
    .dout(grp_fu_221_p2)
);

(* dissolve_hierarchy = "yes" *) qaoa_kernel_sparsemux_7_2_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 33 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 33 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 33 ),
    .def_WIDTH( 33 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 33 ))
sparsemux_7_2_33_1_1_U13(
    .din0(sub_ln261_fu_627_p2),
    .din1(trunc_ln61_reg_1006),
    .din2(sub_ln261_fu_627_p2),
    .def(outsin_0_in_in_i_fu_660_p7),
    .sel(outsin_0_in_in_i_fu_660_p8),
    .dout(outsin_0_in_in_i_fu_660_p9)
);

(* dissolve_hierarchy = "yes" *) qaoa_kernel_sparsemux_7_2_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 33 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 33 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 33 ),
    .def_WIDTH( 33 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 33 ))
sparsemux_7_2_33_1_1_U14(
    .din0(sub_ln254_fu_632_p2),
    .din1(sub_ln254_fu_632_p2),
    .din2(trunc_ln61_2_reg_1012),
    .def(outcos_write_assign_in_in_i_fu_686_p7),
    .sel(outcos_write_assign_in_in_i_fu_686_p8),
    .dout(outcos_write_assign_in_in_i_fu_686_p9)
);

qaoa_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage8),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage8)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_costHamiltonian_3_s_fu_209_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln86_fu_266_p2 == 1'd0))) begin
            grp_costHamiltonian_3_s_fu_209_ap_start_reg <= 1'b1;
        end else if ((grp_costHamiltonian_3_s_fu_209_ap_ready == 1'b1)) begin
            grp_costHamiltonian_3_s_fu_209_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_61_fu_140 <= 34'd1304065748;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        empty_61_fu_140 <= x_reg_996;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_62_fu_144 <= 34'd0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        empty_62_fu_144 <= y_reg_1001;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln86_fu_266_p2 == 1'd0))) begin
            indvar_flatten_fu_156 <= add_ln86_1_fu_272_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_156 <= 15'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        n_fu_148 <= 6'd0;
    end else if (((icmp_ln86_reg_828 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        n_fu_148 <= add_ln61_fu_322_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        s_fu_152 <= 10'd0;
    end else if (((icmp_ln86_reg_828 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        s_fu_152 <= select_ln86_3_fu_309_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp112) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        Hs_reg_854 <= grp_costHamiltonian_3_s_fu_209_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ang_reg_870 <= {{grp_fu_106_p_dout0[51:20]}};
        select_ln86_2_reg_864 <= select_ln86_2_fu_351_p3;
        x_s_reg_882 <= x_s_fu_371_p2;
        zext_ln71_reg_877[5 : 0] <= zext_ln71_fu_368_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        d_1_reg_991 <= select_ln61_fu_552_p3[32'd33];
        icmp_ln225_2_reg_979 <= icmp_ln225_2_fu_505_p2;
        select_ln61_reg_985 <= select_ln61_fu_552_p3;
        trunc_ln61_2_reg_1012 <= trunc_ln61_2_fu_603_p1;
        trunc_ln61_reg_1006 <= trunc_ln61_fu_599_p1;
        x_reg_996 <= x_fu_583_p3;
        y_reg_1001 <= y_fu_591_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        empty_fu_136 <= z_fu_620_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        first_iter_0_reg_920 <= first_iter_0_fu_417_p2;
        icmp_ln86_reg_828 <= icmp_ln86_fu_266_p2;
        icmp_ln86_reg_828_pp0_iter1_reg <= icmp_ln86_reg_828;
        k_reg_930 <= {{grp_fu_221_p2[66:65]}};
        sext_ln86_reg_823 <= sext_ln86_fu_234_p1;
        this_re_reg_943 <= zext_ln86_fu_442_p1;
        tmp_reg_925 <= {{grp_fu_221_p2[75:65]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln61_1_reg_850 <= icmp_ln61_1_fu_328_p2;
        icmp_ln61_1_reg_850_pp0_iter1_reg <= icmp_ln61_1_reg_850;
        icmp_ln61_1_reg_850_pp0_iter2_reg <= icmp_ln61_1_reg_850_pp0_iter1_reg;
        icmp_ln61_1_reg_850_pp0_iter3_reg <= icmp_ln61_1_reg_850_pp0_iter2_reg;
        icmp_ln61_1_reg_850_pp0_iter4_reg <= icmp_ln61_1_reg_850_pp0_iter3_reg;
        icmp_ln61_reg_832 <= icmp_ln61_fu_295_p2;
        icmp_ln61_reg_832_pp0_iter1_reg <= icmp_ln61_reg_832;
        icmp_ln61_reg_832_pp0_iter2_reg <= icmp_ln61_reg_832_pp0_iter1_reg;
        icmp_ln61_reg_832_pp0_iter3_reg <= icmp_ln61_reg_832_pp0_iter2_reg;
        select_ln86_3_reg_845 <= select_ln86_3_fu_309_p3;
        select_ln86_3_reg_845_pp0_iter1_reg <= select_ln86_3_reg_845;
        select_ln86_3_reg_845_pp0_iter2_reg <= select_ln86_3_reg_845_pp0_iter1_reg;
        select_ln86_3_reg_845_pp0_iter3_reg <= select_ln86_3_reg_845_pp0_iter2_reg;
        select_ln86_reg_838 <= select_ln86_fu_301_p3;
        select_ln86_reg_838_pp0_iter1_reg <= select_ln86_reg_838;
        select_ln86_reg_838_pp0_iter2_reg <= select_ln86_reg_838_pp0_iter1_reg;
        select_ln86_reg_838_pp0_iter3_reg <= select_ln86_reg_838_pp0_iter2_reg;
        this_im_load_reg_969 <= state_im_q0;
        tmp_73_reg_959 <= {{cordic_apfixed_circ_table_arctan_128_q0[125:95]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        inabs_reg_899 <= inabs_fu_397_p3;
        select_ln86_1_reg_888 <= select_ln86_1_fu_380_p3;
        sign0_reg_894 <= sign0_fu_387_p2;
        trunc_ln42_reg_904 <= trunc_ln42_fu_404_p1;
        y_s_reg_909 <= y_s_fu_408_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_ln42_reg_974 <= grp_fu_216_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_ln65_1_reg_1053 <= grp_fu_102_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul_ln65_reg_1038 <= grp_fu_102_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        outcos_reg_1018 <= {{outcos_write_assign_in_in_i_fu_686_p9[32:11]}};
        outsin_reg_1023 <= outsin_fu_731_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        this_re_load_reg_964 <= state_re_q0;
    end
end

always @ (*) begin
    if (((icmp_ln86_reg_828 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        ap_condition_exit_pp0_iter0_stage8 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage8 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to4 = 1'b1;
    end else begin
        ap_idle_pp0_1to4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 15'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_156;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cordic_apfixed_circ_table_arctan_128_ce0_local = 1'b1;
    end else begin
        cordic_apfixed_circ_table_arctan_128_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_226_p0 = sext_ln65_3_fu_763_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_226_p0 = sext_ln65_fu_751_p1;
        end else begin
            grp_fu_226_p0 = 'bx;
        end
    end else begin
        grp_fu_226_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_226_p1 = sext_ln65_2_fu_759_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_226_p1 = sext_ln65_1_fu_755_p1;
        end else begin
            grp_fu_226_p1 = 'bx;
        end
    end else begin
        grp_fu_226_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        state_im_ce0_local = 1'b1;
    end else begin
        state_im_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        state_re_ce0_local = 1'b1;
    end else begin
        state_re_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        state_re_ce1_local = 1'b1;
    end else begin
        state_re_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln61_1_reg_850_pp0_iter4_reg == 1'd1))) begin
        state_re_we1_local = 1'b1;
    end else begin
        state_re_we1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to4 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln42_fu_475_p2 = (shl_ln_fu_468_p3 + mul_ln42_reg_974);

assign add_ln61_fu_322_p2 = (select_ln86_fu_301_p3 + 6'd1);

assign add_ln65_fu_767_p2 = (mul_ln65_reg_1038 + mul_ln65_1_reg_1053);

assign add_ln76_fu_567_p2 = (select_ln86_2_reg_864 + y_s_reg_909);

assign add_ln78_fu_610_p2 = (zext_ln73_fu_607_p1 + select_ln61_reg_985);

assign add_ln82_fu_579_p2 = (x_s_reg_882 + select_ln86_1_reg_888);

assign add_ln86_1_fu_272_p2 = (ap_sig_allocacmp_indvar_flatten_load + 15'd1);

assign add_ln86_fu_289_p2 = (s_fu_152 + 10'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp100 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_ignoreCallOp101 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_ignoreCallOp78 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_ignoreCallOp84 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp112 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_ignoreCallOp85 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_ignoreCallOp86 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_ignoreCallOp87 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_ignoreCallOp88 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_ignoreCallOp97 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_ignoreCallOp98 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_ignoreCallOp99 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage8;

assign ap_ready = ap_ready_sig;

assign cordic_apfixed_circ_table_arctan_128_address0 = zext_ln61_fu_447_p1;

assign d_1_fu_559_p3 = select_ln61_fu_552_p3[32'd33];

assign d_address0 = grp_costHamiltonian_3_s_fu_209_d_address0;

assign d_ce0 = grp_costHamiltonian_3_s_fu_209_d_ce0;

assign empty_63_fu_540_p3 = ((or_ln225_fu_510_p2[0:0] == 1'b1) ? tmp_s_fu_516_p4 : tmp_85_cast_fu_536_p1);

assign first_iter_0_fu_417_p2 = ((select_ln86_reg_838_pp0_iter3_reg == 6'd0) ? 1'b1 : 1'b0);

assign grp_costHamiltonian_3_s_fu_209_ap_start = grp_costHamiltonian_3_s_fu_209_ap_start_reg;

assign grp_costHamiltonian_3_s_fu_209_s = select_ln86_3_fu_309_p3[8:0];

assign grp_fu_102_p_ce = 1'b1;

assign grp_fu_102_p_din0 = grp_fu_226_p0;

assign grp_fu_102_p_din1 = grp_fu_226_p1;

assign grp_fu_106_p_ce = 1'b1;

assign grp_fu_106_p_din0 = sext_ln88_fu_344_p1;

assign grp_fu_106_p_din1 = sext_ln86_reg_823;

assign grp_fu_216_p0 = grp_fu_216_p00;

assign grp_fu_216_p00 = tmp_reg_925;

assign grp_fu_216_p1 = 34'd3686831480;

assign grp_fu_221_p0 = grp_fu_221_p00;

assign grp_fu_221_p00 = inabs_reg_899;

assign grp_fu_221_p1 = 76'd22399066950088;

assign icmp_ln225_2_fu_505_p2 = ((k_reg_930 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln225_fu_500_p2 = ((k_reg_930 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln248_2_fu_642_p2 = ((k_reg_930 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln248_fu_637_p2 = ((k_reg_930 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln61_1_fu_328_p2 = ((add_ln61_fu_322_p2 == 6'd34) ? 1'b1 : 1'b0);

assign icmp_ln61_fu_295_p2 = ((n_fu_148 == 6'd34) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_266_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 15'd17408) ? 1'b1 : 1'b0);

assign inabs_fu_397_p3 = ((sign0_fu_387_p2[0:0] == 1'b1) ? ang_reg_870 : sub_ln211_fu_392_p2);

assign or_ln225_fu_510_p2 = (icmp_ln225_fu_500_p2 | icmp_ln225_2_fu_505_p2);

assign or_ln248_fu_647_p2 = (icmp_ln248_2_fu_642_p2 | icmp_ln225_2_reg_979);

assign outcos_write_assign_in_in_i_fu_686_p7 = 'bx;

assign outcos_write_assign_in_in_i_fu_686_p8 = {{icmp_ln248_fu_637_p2}, {icmp_ln225_2_reg_979}};

assign outsin_0_in_in_i_fu_660_p7 = 'bx;

assign outsin_0_in_in_i_fu_660_p8 = {{icmp_ln248_fu_637_p2}, {or_ln248_fu_647_p2}};

assign outsin_fu_731_p3 = ((sign0_reg_894[0:0] == 1'b1) ? trunc_ln7_fu_715_p4 : sub_ln266_fu_725_p2);

assign r_fu_480_p4 = {{add_ln42_fu_475_p2[33:1]}};

assign select_ln61_fu_552_p3 = ((first_iter_0_reg_920[0:0] == 1'b1) ? sext_ln61_fu_548_p1 : empty_fu_136);

assign select_ln86_1_fu_380_p3 = ((icmp_ln61_reg_832_pp0_iter3_reg[0:0] == 1'b1) ? 34'd0 : empty_62_fu_144);

assign select_ln86_2_fu_351_p3 = ((icmp_ln61_reg_832_pp0_iter3_reg[0:0] == 1'b1) ? 34'd1304065748 : empty_61_fu_140);

assign select_ln86_3_fu_309_p3 = ((icmp_ln61_fu_295_p2[0:0] == 1'b1) ? add_ln86_fu_289_p2 : s_fu_152);

assign select_ln86_fu_301_p3 = ((icmp_ln61_fu_295_p2[0:0] == 1'b1) ? 6'd0 : n_fu_148);

assign sext_ln61_fu_548_p1 = $signed(empty_63_fu_540_p3);

assign sext_ln65_1_fu_755_p1 = $signed(outcos_reg_1018);

assign sext_ln65_2_fu_759_p1 = $signed(outsin_reg_1023);

assign sext_ln65_3_fu_763_p1 = $signed(this_im_load_reg_969);

assign sext_ln65_fu_751_p1 = this_re_load_reg_964;

assign sext_ln86_fu_234_p1 = $signed(gamma);

assign sext_ln88_fu_344_p1 = $signed(Hs_reg_854);

assign shl_ln_fu_468_p3 = {{trunc_ln42_reg_904}, {13'd0}};

assign sign0_fu_387_p2 = (($signed(ang_reg_870) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign state_im_address0 = zext_ln86_fu_442_p1;

assign state_im_ce0 = state_im_ce0_local;

assign state_re_address0 = zext_ln86_fu_442_p1;

assign state_re_address1 = this_re_reg_943;

assign state_re_ce0 = state_re_ce0_local;

assign state_re_ce1 = state_re_ce1_local;

assign state_re_d1 = {{add_ln65_fu_767_p2[51:20]}};

assign state_re_we1 = state_re_we1_local;

assign sub_ln211_fu_392_p2 = (32'd0 - ang_reg_870);

assign sub_ln228_fu_494_p2 = (34'd6746518852 - zext_ln42_2_fu_490_p1);

assign sub_ln254_fu_632_p2 = (33'd0 - trunc_ln61_2_reg_1012);

assign sub_ln261_fu_627_p2 = (33'd0 - trunc_ln61_reg_1006);

assign sub_ln266_fu_725_p2 = (22'd0 - trunc_ln7_fu_715_p4);

assign sub_ln77_fu_571_p2 = (select_ln86_1_reg_888 - x_s_reg_882);

assign sub_ln81_fu_575_p2 = (select_ln86_2_reg_864 - y_s_reg_909);

assign sub_ln83_fu_615_p2 = (select_ln61_reg_985 - zext_ln73_fu_607_p1);

assign tmp_72_fu_526_p4 = {{add_ln42_fu_475_p2[33:2]}};

assign tmp_85_cast_fu_536_p1 = tmp_72_fu_526_p4;

assign tmp_s_fu_516_p4 = {{sub_ln228_fu_494_p2[33:1]}};

assign trunc_ln42_fu_404_p1 = inabs_fu_397_p3[20:0];

assign trunc_ln61_2_fu_603_p1 = x_fu_583_p3[32:0];

assign trunc_ln61_fu_599_p1 = y_fu_591_p3[32:0];

assign trunc_ln7_fu_715_p4 = {{outsin_0_in_in_i_fu_660_p9[32:11]}};

assign x_fu_583_p3 = ((d_1_fu_559_p3[0:0] == 1'b1) ? add_ln76_fu_567_p2 : sub_ln81_fu_575_p2);

assign x_s_fu_371_p2 = $signed(select_ln86_2_fu_351_p3) >>> zext_ln71_fu_368_p1;

assign y_fu_591_p3 = ((d_1_fu_559_p3[0:0] == 1'b1) ? sub_ln77_fu_571_p2 : add_ln82_fu_579_p2);

assign y_s_fu_408_p2 = $signed(select_ln86_1_fu_380_p3) >>> zext_ln71_reg_877;

assign z_fu_620_p3 = ((d_1_reg_991[0:0] == 1'b1) ? add_ln78_fu_610_p2 : sub_ln83_fu_615_p2);

assign zext_ln42_2_fu_490_p1 = r_fu_480_p4;

assign zext_ln61_fu_447_p1 = select_ln86_reg_838_pp0_iter3_reg;

assign zext_ln71_fu_368_p1 = select_ln86_reg_838_pp0_iter3_reg;

assign zext_ln73_fu_607_p1 = tmp_73_reg_959;

assign zext_ln86_fu_442_p1 = select_ln86_3_reg_845_pp0_iter3_reg;

always @ (posedge ap_clk) begin
    zext_ln71_reg_877[33:6] <= 28'b0000000000000000000000000000;
end

endmodule //qaoa_kernel_applyCost_hls_3_s
