// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2.1 (64-bit)
// Version: 2021.2.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ldpcDec_colUpdate15 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        r_address0,
        r_ce0,
        r_we0,
        r_d0,
        r_offset,
        l_address0,
        l_ce0,
        l_q0,
        l_offset,
        u_address0,
        u_ce0,
        u_we0,
        u_d0,
        u_q0,
        u_address1,
        u_ce1,
        u_we1,
        u_d1,
        u_q1,
        a_offset,
        b_offset,
        c_offset,
        d_offset,
        e_offset,
        f_offset,
        g_offset,
        h_offset,
        k_offset,
        m_offset,
        n_offset,
        p_offset,
        q_offset,
        z_offset,
        u_offset
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] r_address0;
output   r_ce0;
output   r_we0;
output  [0:0] r_d0;
input  [2:0] r_offset;
output  [15:0] l_address0;
output   l_ce0;
input  [5:0] l_q0;
input  [2:0] l_offset;
output  [18:0] u_address0;
output   u_ce0;
output   u_we0;
output  [5:0] u_d0;
input  [5:0] u_q0;
output  [18:0] u_address1;
output   u_ce1;
output   u_we1;
output  [5:0] u_d1;
input  [5:0] u_q1;
input  [5:0] a_offset;
input  [5:0] b_offset;
input  [5:0] c_offset;
input  [5:0] d_offset;
input  [6:0] e_offset;
input  [6:0] f_offset;
input  [6:0] g_offset;
input  [6:0] h_offset;
input  [6:0] k_offset;
input  [6:0] m_offset;
input  [6:0] n_offset;
input  [6:0] p_offset;
input  [6:0] q_offset;
input  [6:0] z_offset;
input  [6:0] u_offset;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [17:0] sub_ln637_fu_217_p2;
reg   [17:0] sub_ln637_reg_720;
wire   [17:0] sub_ln636_fu_248_p2;
reg   [17:0] sub_ln636_reg_725;
wire   [17:0] sub_ln635_fu_279_p2;
reg   [17:0] sub_ln635_reg_730;
wire   [17:0] sub_ln634_fu_310_p2;
reg   [17:0] sub_ln634_reg_735;
wire   [17:0] sub_ln633_fu_341_p2;
reg   [17:0] sub_ln633_reg_740;
wire   [17:0] sub_ln632_fu_372_p2;
reg   [17:0] sub_ln632_reg_745;
wire   [17:0] sub_ln631_fu_403_p2;
reg   [17:0] sub_ln631_reg_750;
wire   [17:0] sub_ln630_fu_434_p2;
reg   [17:0] sub_ln630_reg_755;
wire   [17:0] sub_ln629_fu_465_p2;
reg   [17:0] sub_ln629_reg_760;
wire   [17:0] sub_ln628_fu_496_p2;
reg   [17:0] sub_ln628_reg_765;
wire   [17:0] sub_ln627_fu_527_p2;
reg   [17:0] sub_ln627_reg_770;
wire   [16:0] sub_ln626_fu_558_p2;
reg   [16:0] sub_ln626_reg_775;
wire   [16:0] sub_ln625_fu_589_p2;
reg   [16:0] sub_ln625_reg_780;
wire   [16:0] sub_ln624_fu_620_p2;
reg   [16:0] sub_ln624_reg_785;
wire   [16:0] sub_ln623_fu_651_p2;
reg   [16:0] sub_ln623_reg_790;
wire   [13:0] sub_ln232_fu_682_p2;
reg   [13:0] sub_ln232_reg_795;
wire   [13:0] sub_ln663_fu_713_p2;
reg   [13:0] sub_ln663_reg_800;
wire    grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_ap_start;
wire    grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_ap_done;
wire    grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_ap_idle;
wire    grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_ap_ready;
wire   [15:0] grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_r_address0;
wire    grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_r_ce0;
wire    grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_r_we0;
wire   [0:0] grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_r_d0;
wire   [15:0] grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_l_address0;
wire    grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_l_ce0;
wire   [18:0] grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_u_address0;
wire    grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_u_ce0;
wire    grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_u_we0;
wire   [5:0] grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_u_d0;
wire   [18:0] grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_u_address1;
wire    grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_u_ce1;
wire    grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_u_we1;
wire   [5:0] grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_u_d1;
reg    grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_ap_start_reg;
wire    ap_CS_fsm_state2;
wire   [16:0] tmp_fu_193_p3;
wire   [12:0] tmp_s_fu_205_p3;
wire   [17:0] zext_ln637_fu_201_p1;
wire   [17:0] zext_ln637_1_fu_213_p1;
wire   [16:0] tmp_263_fu_224_p3;
wire   [12:0] tmp_264_fu_236_p3;
wire   [17:0] zext_ln636_fu_232_p1;
wire   [17:0] zext_ln636_1_fu_244_p1;
wire   [16:0] tmp_265_fu_255_p3;
wire   [12:0] tmp_266_fu_267_p3;
wire   [17:0] zext_ln635_fu_263_p1;
wire   [17:0] zext_ln635_1_fu_275_p1;
wire   [16:0] tmp_267_fu_286_p3;
wire   [12:0] tmp_268_fu_298_p3;
wire   [17:0] zext_ln634_fu_294_p1;
wire   [17:0] zext_ln634_1_fu_306_p1;
wire   [16:0] tmp_269_fu_317_p3;
wire   [12:0] tmp_270_fu_329_p3;
wire   [17:0] zext_ln633_fu_325_p1;
wire   [17:0] zext_ln633_1_fu_337_p1;
wire   [16:0] tmp_271_fu_348_p3;
wire   [12:0] tmp_272_fu_360_p3;
wire   [17:0] zext_ln632_fu_356_p1;
wire   [17:0] zext_ln632_1_fu_368_p1;
wire   [16:0] tmp_273_fu_379_p3;
wire   [12:0] tmp_274_fu_391_p3;
wire   [17:0] zext_ln631_fu_387_p1;
wire   [17:0] zext_ln631_1_fu_399_p1;
wire   [16:0] tmp_275_fu_410_p3;
wire   [12:0] tmp_276_fu_422_p3;
wire   [17:0] zext_ln630_fu_418_p1;
wire   [17:0] zext_ln630_1_fu_430_p1;
wire   [16:0] tmp_277_fu_441_p3;
wire   [12:0] tmp_278_fu_453_p3;
wire   [17:0] zext_ln629_fu_449_p1;
wire   [17:0] zext_ln629_1_fu_461_p1;
wire   [16:0] tmp_279_fu_472_p3;
wire   [12:0] tmp_280_fu_484_p3;
wire   [17:0] zext_ln628_fu_480_p1;
wire   [17:0] zext_ln628_1_fu_492_p1;
wire   [16:0] tmp_281_fu_503_p3;
wire   [12:0] tmp_282_fu_515_p3;
wire   [17:0] zext_ln627_fu_511_p1;
wire   [17:0] zext_ln627_1_fu_523_p1;
wire   [15:0] tmp_283_fu_534_p3;
wire   [11:0] tmp_284_fu_546_p3;
wire   [16:0] zext_ln626_fu_542_p1;
wire   [16:0] zext_ln626_1_fu_554_p1;
wire   [15:0] tmp_285_fu_565_p3;
wire   [11:0] tmp_286_fu_577_p3;
wire   [16:0] zext_ln625_fu_573_p1;
wire   [16:0] zext_ln625_1_fu_585_p1;
wire   [15:0] tmp_287_fu_596_p3;
wire   [11:0] tmp_288_fu_608_p3;
wire   [16:0] zext_ln624_fu_604_p1;
wire   [16:0] zext_ln624_1_fu_616_p1;
wire   [15:0] tmp_289_fu_627_p3;
wire   [11:0] tmp_290_fu_639_p3;
wire   [16:0] zext_ln623_fu_635_p1;
wire   [16:0] zext_ln623_1_fu_647_p1;
wire   [12:0] tmp_291_fu_658_p3;
wire   [8:0] tmp_292_fu_670_p3;
wire   [13:0] zext_ln232_fu_666_p1;
wire   [13:0] zext_ln232_15_fu_678_p1;
wire   [12:0] tmp_293_fu_689_p3;
wire   [8:0] tmp_294_fu_701_p3;
wire   [13:0] zext_ln663_fu_697_p1;
wire   [13:0] zext_ln663_3_fu_709_p1;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_ap_start_reg = 1'b0;
end

ldpcDec_colUpdate15_Pipeline_VITIS_LOOP_620_1 grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_ap_start),
    .ap_done(grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_ap_done),
    .ap_idle(grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_ap_idle),
    .ap_ready(grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_ap_ready),
    .sub_ln663(sub_ln663_reg_800),
    .r_address0(grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_r_address0),
    .r_ce0(grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_r_ce0),
    .r_we0(grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_r_we0),
    .r_d0(grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_r_d0),
    .sub_ln232(sub_ln232_reg_795),
    .l_address0(grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_l_address0),
    .l_ce0(grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_l_ce0),
    .l_q0(l_q0),
    .sub_ln623(sub_ln623_reg_790),
    .u_address0(grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_u_address0),
    .u_ce0(grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_u_ce0),
    .u_we0(grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_u_we0),
    .u_d0(grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_u_d0),
    .u_q0(u_q0),
    .u_address1(grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_u_address1),
    .u_ce1(grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_u_ce1),
    .u_we1(grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_u_we1),
    .u_d1(grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_u_d1),
    .u_q1(u_q1),
    .sub_ln624(sub_ln624_reg_785),
    .sub_ln625(sub_ln625_reg_780),
    .sub_ln626(sub_ln626_reg_775),
    .sub_ln627(sub_ln627_reg_770),
    .sub_ln628(sub_ln628_reg_765),
    .sub_ln629(sub_ln629_reg_760),
    .sub_ln630(sub_ln630_reg_755),
    .sub_ln631(sub_ln631_reg_750),
    .sub_ln632(sub_ln632_reg_745),
    .sub_ln633(sub_ln633_reg_740),
    .sub_ln634(sub_ln634_reg_735),
    .sub_ln635(sub_ln635_reg_730),
    .sub_ln636(sub_ln636_reg_725),
    .sub_ln637(sub_ln637_reg_720)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_ap_start_reg <= 1'b1;
        end else if ((grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_ap_ready == 1'b1)) begin
            grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        sub_ln232_reg_795[13 : 6] <= sub_ln232_fu_682_p2[13 : 6];
        sub_ln623_reg_790[16 : 6] <= sub_ln623_fu_651_p2[16 : 6];
        sub_ln624_reg_785[16 : 6] <= sub_ln624_fu_620_p2[16 : 6];
        sub_ln625_reg_780[16 : 6] <= sub_ln625_fu_589_p2[16 : 6];
        sub_ln626_reg_775[16 : 6] <= sub_ln626_fu_558_p2[16 : 6];
        sub_ln627_reg_770[17 : 6] <= sub_ln627_fu_527_p2[17 : 6];
        sub_ln628_reg_765[17 : 6] <= sub_ln628_fu_496_p2[17 : 6];
        sub_ln629_reg_760[17 : 6] <= sub_ln629_fu_465_p2[17 : 6];
        sub_ln630_reg_755[17 : 6] <= sub_ln630_fu_434_p2[17 : 6];
        sub_ln631_reg_750[17 : 6] <= sub_ln631_fu_403_p2[17 : 6];
        sub_ln632_reg_745[17 : 6] <= sub_ln632_fu_372_p2[17 : 6];
        sub_ln633_reg_740[17 : 6] <= sub_ln633_fu_341_p2[17 : 6];
        sub_ln634_reg_735[17 : 6] <= sub_ln634_fu_310_p2[17 : 6];
        sub_ln635_reg_730[17 : 6] <= sub_ln635_fu_279_p2[17 : 6];
        sub_ln636_reg_725[17 : 6] <= sub_ln636_fu_248_p2[17 : 6];
        sub_ln637_reg_720[17 : 6] <= sub_ln637_fu_217_p2[17 : 6];
        sub_ln663_reg_800[13 : 6] <= sub_ln663_fu_713_p2[13 : 6];
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_ap_done == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_ap_start = grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_ap_start_reg;

assign l_address0 = grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_l_address0;

assign l_ce0 = grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_l_ce0;

assign r_address0 = grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_r_address0;

assign r_ce0 = grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_r_ce0;

assign r_d0 = grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_r_d0;

assign r_we0 = grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_r_we0;

assign sub_ln232_fu_682_p2 = (zext_ln232_fu_666_p1 - zext_ln232_15_fu_678_p1);

assign sub_ln623_fu_651_p2 = (zext_ln623_fu_635_p1 - zext_ln623_1_fu_647_p1);

assign sub_ln624_fu_620_p2 = (zext_ln624_fu_604_p1 - zext_ln624_1_fu_616_p1);

assign sub_ln625_fu_589_p2 = (zext_ln625_fu_573_p1 - zext_ln625_1_fu_585_p1);

assign sub_ln626_fu_558_p2 = (zext_ln626_fu_542_p1 - zext_ln626_1_fu_554_p1);

assign sub_ln627_fu_527_p2 = (zext_ln627_fu_511_p1 - zext_ln627_1_fu_523_p1);

assign sub_ln628_fu_496_p2 = (zext_ln628_fu_480_p1 - zext_ln628_1_fu_492_p1);

assign sub_ln629_fu_465_p2 = (zext_ln629_fu_449_p1 - zext_ln629_1_fu_461_p1);

assign sub_ln630_fu_434_p2 = (zext_ln630_fu_418_p1 - zext_ln630_1_fu_430_p1);

assign sub_ln631_fu_403_p2 = (zext_ln631_fu_387_p1 - zext_ln631_1_fu_399_p1);

assign sub_ln632_fu_372_p2 = (zext_ln632_fu_356_p1 - zext_ln632_1_fu_368_p1);

assign sub_ln633_fu_341_p2 = (zext_ln633_fu_325_p1 - zext_ln633_1_fu_337_p1);

assign sub_ln634_fu_310_p2 = (zext_ln634_fu_294_p1 - zext_ln634_1_fu_306_p1);

assign sub_ln635_fu_279_p2 = (zext_ln635_fu_263_p1 - zext_ln635_1_fu_275_p1);

assign sub_ln636_fu_248_p2 = (zext_ln636_fu_232_p1 - zext_ln636_1_fu_244_p1);

assign sub_ln637_fu_217_p2 = (zext_ln637_fu_201_p1 - zext_ln637_1_fu_213_p1);

assign sub_ln663_fu_713_p2 = (zext_ln663_fu_697_p1 - zext_ln663_3_fu_709_p1);

assign tmp_263_fu_224_p3 = {{z_offset}, {10'd0}};

assign tmp_264_fu_236_p3 = {{z_offset}, {6'd0}};

assign tmp_265_fu_255_p3 = {{q_offset}, {10'd0}};

assign tmp_266_fu_267_p3 = {{q_offset}, {6'd0}};

assign tmp_267_fu_286_p3 = {{p_offset}, {10'd0}};

assign tmp_268_fu_298_p3 = {{p_offset}, {6'd0}};

assign tmp_269_fu_317_p3 = {{n_offset}, {10'd0}};

assign tmp_270_fu_329_p3 = {{n_offset}, {6'd0}};

assign tmp_271_fu_348_p3 = {{m_offset}, {10'd0}};

assign tmp_272_fu_360_p3 = {{m_offset}, {6'd0}};

assign tmp_273_fu_379_p3 = {{k_offset}, {10'd0}};

assign tmp_274_fu_391_p3 = {{k_offset}, {6'd0}};

assign tmp_275_fu_410_p3 = {{h_offset}, {10'd0}};

assign tmp_276_fu_422_p3 = {{h_offset}, {6'd0}};

assign tmp_277_fu_441_p3 = {{g_offset}, {10'd0}};

assign tmp_278_fu_453_p3 = {{g_offset}, {6'd0}};

assign tmp_279_fu_472_p3 = {{f_offset}, {10'd0}};

assign tmp_280_fu_484_p3 = {{f_offset}, {6'd0}};

assign tmp_281_fu_503_p3 = {{e_offset}, {10'd0}};

assign tmp_282_fu_515_p3 = {{e_offset}, {6'd0}};

assign tmp_283_fu_534_p3 = {{d_offset}, {10'd0}};

assign tmp_284_fu_546_p3 = {{d_offset}, {6'd0}};

assign tmp_285_fu_565_p3 = {{c_offset}, {10'd0}};

assign tmp_286_fu_577_p3 = {{c_offset}, {6'd0}};

assign tmp_287_fu_596_p3 = {{b_offset}, {10'd0}};

assign tmp_288_fu_608_p3 = {{b_offset}, {6'd0}};

assign tmp_289_fu_627_p3 = {{a_offset}, {10'd0}};

assign tmp_290_fu_639_p3 = {{a_offset}, {6'd0}};

assign tmp_291_fu_658_p3 = {{l_offset}, {10'd0}};

assign tmp_292_fu_670_p3 = {{l_offset}, {6'd0}};

assign tmp_293_fu_689_p3 = {{r_offset}, {10'd0}};

assign tmp_294_fu_701_p3 = {{r_offset}, {6'd0}};

assign tmp_fu_193_p3 = {{u_offset}, {10'd0}};

assign tmp_s_fu_205_p3 = {{u_offset}, {6'd0}};

assign u_address0 = grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_u_address0;

assign u_address1 = grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_u_address1;

assign u_ce0 = grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_u_ce0;

assign u_ce1 = grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_u_ce1;

assign u_d0 = grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_u_d0;

assign u_d1 = grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_u_d1;

assign u_we0 = grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_u_we0;

assign u_we1 = grp_colUpdate15_Pipeline_VITIS_LOOP_620_1_fu_166_u_we1;

assign zext_ln232_15_fu_678_p1 = tmp_292_fu_670_p3;

assign zext_ln232_fu_666_p1 = tmp_291_fu_658_p3;

assign zext_ln623_1_fu_647_p1 = tmp_290_fu_639_p3;

assign zext_ln623_fu_635_p1 = tmp_289_fu_627_p3;

assign zext_ln624_1_fu_616_p1 = tmp_288_fu_608_p3;

assign zext_ln624_fu_604_p1 = tmp_287_fu_596_p3;

assign zext_ln625_1_fu_585_p1 = tmp_286_fu_577_p3;

assign zext_ln625_fu_573_p1 = tmp_285_fu_565_p3;

assign zext_ln626_1_fu_554_p1 = tmp_284_fu_546_p3;

assign zext_ln626_fu_542_p1 = tmp_283_fu_534_p3;

assign zext_ln627_1_fu_523_p1 = tmp_282_fu_515_p3;

assign zext_ln627_fu_511_p1 = tmp_281_fu_503_p3;

assign zext_ln628_1_fu_492_p1 = tmp_280_fu_484_p3;

assign zext_ln628_fu_480_p1 = tmp_279_fu_472_p3;

assign zext_ln629_1_fu_461_p1 = tmp_278_fu_453_p3;

assign zext_ln629_fu_449_p1 = tmp_277_fu_441_p3;

assign zext_ln630_1_fu_430_p1 = tmp_276_fu_422_p3;

assign zext_ln630_fu_418_p1 = tmp_275_fu_410_p3;

assign zext_ln631_1_fu_399_p1 = tmp_274_fu_391_p3;

assign zext_ln631_fu_387_p1 = tmp_273_fu_379_p3;

assign zext_ln632_1_fu_368_p1 = tmp_272_fu_360_p3;

assign zext_ln632_fu_356_p1 = tmp_271_fu_348_p3;

assign zext_ln633_1_fu_337_p1 = tmp_270_fu_329_p3;

assign zext_ln633_fu_325_p1 = tmp_269_fu_317_p3;

assign zext_ln634_1_fu_306_p1 = tmp_268_fu_298_p3;

assign zext_ln634_fu_294_p1 = tmp_267_fu_286_p3;

assign zext_ln635_1_fu_275_p1 = tmp_266_fu_267_p3;

assign zext_ln635_fu_263_p1 = tmp_265_fu_255_p3;

assign zext_ln636_1_fu_244_p1 = tmp_264_fu_236_p3;

assign zext_ln636_fu_232_p1 = tmp_263_fu_224_p3;

assign zext_ln637_1_fu_213_p1 = tmp_s_fu_205_p3;

assign zext_ln637_fu_201_p1 = tmp_fu_193_p3;

assign zext_ln663_3_fu_709_p1 = tmp_294_fu_701_p3;

assign zext_ln663_fu_697_p1 = tmp_293_fu_689_p3;

always @ (posedge ap_clk) begin
    sub_ln637_reg_720[5:0] <= 6'b000000;
    sub_ln636_reg_725[5:0] <= 6'b000000;
    sub_ln635_reg_730[5:0] <= 6'b000000;
    sub_ln634_reg_735[5:0] <= 6'b000000;
    sub_ln633_reg_740[5:0] <= 6'b000000;
    sub_ln632_reg_745[5:0] <= 6'b000000;
    sub_ln631_reg_750[5:0] <= 6'b000000;
    sub_ln630_reg_755[5:0] <= 6'b000000;
    sub_ln629_reg_760[5:0] <= 6'b000000;
    sub_ln628_reg_765[5:0] <= 6'b000000;
    sub_ln627_reg_770[5:0] <= 6'b000000;
    sub_ln626_reg_775[5:0] <= 6'b000000;
    sub_ln625_reg_780[5:0] <= 6'b000000;
    sub_ln624_reg_785[5:0] <= 6'b000000;
    sub_ln623_reg_790[5:0] <= 6'b000000;
    sub_ln232_reg_795[5:0] <= 6'b000000;
    sub_ln663_reg_800[5:0] <= 6'b000000;
end

endmodule //ldpcDec_colUpdate15
