// Seed: 1963468915
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    output id_2
);
  assign id_0 = 1;
endmodule
