`default_nettype id_0
module module_1 (
    input [id_0 : 1] id_2,
    id_3,
    output id_4,
    id_5,
    id_6,
    output id_7,
    id_8,
    input [id_2 : id_7[1 'b0]] id_9,
    input logic [id_2 : id_4] id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  always @(posedge 1 or posedge id_14[1]) id_14 <= id_3;
  id_18 id_19 ();
  logic id_20;
  initial begin
    id_11[id_19] <= id_18;
    #1;
  end
endmodule
