

================================================================
== Vitis HLS Report for 'run'
================================================================
* Date:           Fri Sep 23 16:58:00 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  17.021 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       89|     3207|  1.780 us|  64.140 us|   90|  3208|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+---------+---------+----------+-----------+-----+------+----------+
        |                              |                   |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline |
        |           Instance           |       Module      |   min   |   max   |    min   |    max    | min |  max |   Type   |
        +------------------------------+-------------------+---------+---------+----------+-----------+-----+------+----------+
        |grp_runTrainAfterInit_fu_297  |runTrainAfterInit  |       86|     3204|  1.720 us|  64.080 us|   82|  3123|  dataflow|
        +------------------------------+-------------------+---------+---------+----------+-----------+-----+------+----------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_451_2  |      128|      128|         2|          -|          -|    64|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     31|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       96|   33|   81593|  94120|    0|
|Memory           |        0|    -|      72|     32|    0|
|Multiplexer      |        -|    -|       -|    129|    -|
|Register         |        -|    -|     611|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       96|   33|   82276|  94312|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       34|   15|      77|    177|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+-------------------+---------+----+-------+-------+-----+
    |           Instance           |       Module      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +------------------------------+-------------------+---------+----+-------+-------+-----+
    |control_s_axi_U               |control_s_axi      |        0|   0|    396|    484|    0|
    |gmem_m_axi_U                  |gmem_m_axi         |        0|   0|   1087|   1790|    0|
    |grp_runTrainAfterInit_fu_297  |runTrainAfterInit  |       96|  33|  80110|  91846|    0|
    +------------------------------+-------------------+---------+----+-------+-------+-----+
    |Total                         |                   |       96|  33|  81593|  94120|    0|
    +------------------------------+-------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |n_regions_V_U  |n_regions_V_RAM_AUTO_1R1W  |        0|  72|  32|    0|    64|    8|     1|          512|
    +---------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                           |        0|  72|  32|    0|    64|    8|     1|          512|
    +---------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_460_p2                                  |         +|   0|  0|  14|           7|           1|
    |icmp_ln451_fu_454_p2                           |      icmp|   0|  0|  11|           7|           8|
    |ap_block_state1                                |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_runTrainAfterInit_fu_297_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_runTrainAfterInit_fu_297_ap_ready  |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                          |          |   0|  0|  31|          17|          12|
    +-----------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  37|          7|    1|          7|
    |ap_done               |   9|          2|    1|          2|
    |gmem_ARVALID          |   9|          2|    1|          2|
    |gmem_RREADY           |   9|          2|    1|          2|
    |i_fu_254              |   9|          2|    7|         14|
    |n_regions_V_address0  |  14|          3|    6|         18|
    |n_regions_V_ce0       |  14|          3|    1|          3|
    |n_regions_V_d0        |  14|          3|    8|         24|
    |n_regions_V_we0       |  14|          3|    1|          3|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 129|         27|   27|         75|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                       |   6|   0|    6|          0|
    |ap_done_reg                                                                     |   1|   0|    1|          0|
    |ap_rst_n_inv                                                                    |   1|   0|    1|          0|
    |ap_rst_reg_1                                                                    |   1|   0|    1|          0|
    |ap_rst_reg_2                                                                    |   1|   0|    1|          0|
    |ap_sync_reg_grp_runTrainAfterInit_fu_297_ap_done                                |   1|   0|    1|          0|
    |ap_sync_reg_grp_runTrainAfterInit_fu_297_ap_ready                               |   1|   0|    1|          0|
    |fsmstate                                                                        |   1|   0|    1|          0|
    |fsmstate_load_reg_607                                                           |   1|   0|    1|          0|
    |grp_runTrainAfterInit_fu_297_ap_start_reg                                       |   1|   0|    1|          0|
    |i_fu_254                                                                        |   7|   0|    7|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key                 |  32|   0|   32|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_1               |  32|   0|   32|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_2               |  32|   0|   32|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_3               |  32|   0|   32|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_33_copy_fu_246  |  32|   0|   32|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_34_copy_fu_242  |  32|   0|   32|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_35_copy_fu_238  |  32|   0|   32|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_36_copy_fu_234  |  32|   0|   32|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_37_copy_fu_230  |  32|   0|   32|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_38_copy_fu_226  |  32|   0|   32|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_39_copy_fu_222  |  32|   0|   32|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_4               |  32|   0|   32|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_5               |  32|   0|   32|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_6               |  32|   0|   32|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_7               |  32|   0|   32|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_key_copyout_fu_250  |  32|   0|   32|          0|
    |sharedMem_read_reg_549                                                          |  64|   0|   64|          0|
    |trunc_ln3_reg_602                                                               |   6|   0|    6|          0|
    |zext_ln451_reg_618                                                              |   7|   0|   64|         57|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           | 611|   0|  668|         57|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|   18|          s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|   18|          s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_chain|           run|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|           run|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|           run|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  256|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  256|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
|toScheduler_TDATA      |   in|    8|           axis|   toScheduler|       pointer|
|toScheduler_TVALID     |   in|    1|           axis|   toScheduler|       pointer|
|toScheduler_TREADY     |  out|    1|           axis|   toScheduler|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

