{"vcs1":{"timestamp_begin":1726089749.707345655, "rt":1.75, "ut":0.57, "st":0.27}}
{"vcselab":{"timestamp_begin":1726089751.522610297, "rt":0.64, "ut":0.23, "st":0.04}}
{"link":{"timestamp_begin":1726089752.230969276, "rt":0.40, "ut":0.26, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726089749.219775219}
{"VCS_COMP_START_TIME": 1726089749.219775219}
{"VCS_COMP_END_TIME": 1726089753.769439384}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 352732}}
{"stitch_vcselab": {"peak_mem": 225776}}
