# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../IFM_RTL.gen/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" \
"../../../../IFM_RTL.gen/sources_1/ip/cordic_0/sim/cordic_0.vhd" \
"../../../../IFM_RTL.gen/sources_1/ip/cordic_1/sim/cordic_1.vhd" \

# Do not sort compile order
nosort
