

================================================================
== Vivado HLS Report for 'topkernel'
================================================================
* Date:           Wed Jun 24 14:46:59 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        actsofagraph
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----------+-----+-----------+---------+
    |     Latency     |     Interval    | Pipeline|
    | min |    max    | min |    max    |   Type  |
    +-----+-----------+-----+-----------+---------+
    |   15|  302088273|   15|  302088273|   none  |
    +-----+-----------+-----+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%kvdramA_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %kvdramA)"   --->   Operation 15 'read' 'kvdramA_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%kvsetdramA_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %kvsetdramA_V)"   --->   Operation 16 'read' 'kvsetdramA_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kvdramA3 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %kvdramA_read, i32 3, i32 31)"   --->   Operation 17 'partselect' 'kvdramA3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_cast = zext i29 %kvdramA3 to i30"   --->   Operation 18 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kvsetdramA_V1 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %kvsetdramA_V_read, i32 6, i32 31)"   --->   Operation 19 'partselect' 'kvsetdramA_V1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.64ns)   --->   "%add_ln1547 = add i30 32771, %p_cast" [../kernels/enigma.cpp:1547]   --->   Operation 20 'add' 'add_ln1547' <Predicate = true> <Delay = 0.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln1547 = zext i30 %add_ln1547 to i64" [../kernels/enigma.cpp:1547]   --->   Operation 21 'zext' 'zext_ln1547' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i64* %gmem1, i64 %zext_ln1547" [../kernels/enigma.cpp:1547]   --->   Operation 22 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [7/7] (8.75ns)   --->   "%gmem1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr, i32 1)" [../kernels/enigma.cpp:1547]   --->   Operation 23 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 24 [1/1] (0.64ns)   --->   "%add_ln1548 = add i30 32777, %p_cast" [../kernels/enigma.cpp:1548]   --->   Operation 24 'add' 'add_ln1548' <Predicate = true> <Delay = 0.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 25 [6/7] (8.75ns)   --->   "%gmem1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr, i32 1)" [../kernels/enigma.cpp:1547]   --->   Operation 25 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln1548 = zext i30 %add_ln1548 to i64" [../kernels/enigma.cpp:1548]   --->   Operation 26 'zext' 'zext_ln1548' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%gmem1_addr_1 = getelementptr i64* %gmem1, i64 %zext_ln1548" [../kernels/enigma.cpp:1548]   --->   Operation 27 'getelementptr' 'gmem1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [7/7] (8.75ns)   --->   "%gmem1_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_1, i32 1)" [../kernels/enigma.cpp:1548]   --->   Operation 28 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 29 [1/1] (0.64ns)   --->   "%add_ln1550 = add i30 32779, %p_cast" [../kernels/enigma.cpp:1550]   --->   Operation 29 'add' 'add_ln1550' <Predicate = true> <Delay = 0.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 30 [5/7] (8.75ns)   --->   "%gmem1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr, i32 1)" [../kernels/enigma.cpp:1547]   --->   Operation 30 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 31 [6/7] (8.75ns)   --->   "%gmem1_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_1, i32 1)" [../kernels/enigma.cpp:1548]   --->   Operation 31 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1550 = zext i30 %add_ln1550 to i64" [../kernels/enigma.cpp:1550]   --->   Operation 32 'zext' 'zext_ln1550' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%gmem1_addr_2 = getelementptr i64* %gmem1, i64 %zext_ln1550" [../kernels/enigma.cpp:1550]   --->   Operation 33 'getelementptr' 'gmem1_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [7/7] (8.75ns)   --->   "%gmem1_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_2, i32 1)" [../kernels/enigma.cpp:1550]   --->   Operation 34 'readreq' 'gmem1_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 35 [1/1] (0.64ns)   --->   "%add_ln1551 = add i30 32780, %p_cast" [../kernels/enigma.cpp:1551]   --->   Operation 35 'add' 'add_ln1551' <Predicate = true> <Delay = 0.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 36 [4/7] (8.75ns)   --->   "%gmem1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr, i32 1)" [../kernels/enigma.cpp:1547]   --->   Operation 36 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 37 [5/7] (8.75ns)   --->   "%gmem1_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_1, i32 1)" [../kernels/enigma.cpp:1548]   --->   Operation 37 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 38 [6/7] (8.75ns)   --->   "%gmem1_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_2, i32 1)" [../kernels/enigma.cpp:1550]   --->   Operation 38 'readreq' 'gmem1_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1551 = zext i30 %add_ln1551 to i64" [../kernels/enigma.cpp:1551]   --->   Operation 39 'zext' 'zext_ln1551' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%gmem1_addr_3 = getelementptr i64* %gmem1, i64 %zext_ln1551" [../kernels/enigma.cpp:1551]   --->   Operation 40 'getelementptr' 'gmem1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [7/7] (8.75ns)   --->   "%gmem1_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_3, i32 1)" [../kernels/enigma.cpp:1551]   --->   Operation 41 'readreq' 'gmem1_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 42 [3/7] (8.75ns)   --->   "%gmem1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr, i32 1)" [../kernels/enigma.cpp:1547]   --->   Operation 42 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 43 [4/7] (8.75ns)   --->   "%gmem1_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_1, i32 1)" [../kernels/enigma.cpp:1548]   --->   Operation 43 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 44 [5/7] (8.75ns)   --->   "%gmem1_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_2, i32 1)" [../kernels/enigma.cpp:1550]   --->   Operation 44 'readreq' 'gmem1_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 45 [6/7] (8.75ns)   --->   "%gmem1_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_3, i32 1)" [../kernels/enigma.cpp:1551]   --->   Operation 45 'readreq' 'gmem1_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 46 [2/7] (8.75ns)   --->   "%gmem1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr, i32 1)" [../kernels/enigma.cpp:1547]   --->   Operation 46 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 47 [3/7] (8.75ns)   --->   "%gmem1_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_1, i32 1)" [../kernels/enigma.cpp:1548]   --->   Operation 47 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 48 [4/7] (8.75ns)   --->   "%gmem1_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_2, i32 1)" [../kernels/enigma.cpp:1550]   --->   Operation 48 'readreq' 'gmem1_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 49 [5/7] (8.75ns)   --->   "%gmem1_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_3, i32 1)" [../kernels/enigma.cpp:1551]   --->   Operation 49 'readreq' 'gmem1_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 50 [1/7] (8.75ns)   --->   "%gmem1_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr, i32 1)" [../kernels/enigma.cpp:1547]   --->   Operation 50 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 51 [2/7] (8.75ns)   --->   "%gmem1_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_1, i32 1)" [../kernels/enigma.cpp:1548]   --->   Operation 51 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 52 [3/7] (8.75ns)   --->   "%gmem1_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_2, i32 1)" [../kernels/enigma.cpp:1550]   --->   Operation 52 'readreq' 'gmem1_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 53 [4/7] (8.75ns)   --->   "%gmem1_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_3, i32 1)" [../kernels/enigma.cpp:1551]   --->   Operation 53 'readreq' 'gmem1_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 54 [1/1] (8.75ns)   --->   "%gmem1_addr_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem1_addr)" [../kernels/enigma.cpp:1547]   --->   Operation 54 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%globalparams_reducec = trunc i64 %gmem1_addr_read to i32" [../kernels/enigma.cpp:1547]   --->   Operation 55 'trunc' 'globalparams_reducec' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/7] (8.75ns)   --->   "%gmem1_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_1, i32 1)" [../kernels/enigma.cpp:1548]   --->   Operation 56 'readreq' 'gmem1_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 57 [2/7] (8.75ns)   --->   "%gmem1_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_2, i32 1)" [../kernels/enigma.cpp:1550]   --->   Operation 57 'readreq' 'gmem1_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 58 [3/7] (8.75ns)   --->   "%gmem1_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_3, i32 1)" [../kernels/enigma.cpp:1551]   --->   Operation 58 'readreq' 'gmem1_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 59 [1/1] (8.75ns)   --->   "%gmem1_addr_1_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem1_addr_1)" [../kernels/enigma.cpp:1548]   --->   Operation 59 'read' 'gmem1_addr_1_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%globalparams_vbegin = trunc i64 %gmem1_addr_1_read to i32" [../kernels/enigma.cpp:1548]   --->   Operation 60 'trunc' 'globalparams_vbegin' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/7] (8.75ns)   --->   "%gmem1_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_2, i32 1)" [../kernels/enigma.cpp:1550]   --->   Operation 61 'readreq' 'gmem1_load_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 62 [2/7] (8.75ns)   --->   "%gmem1_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_3, i32 1)" [../kernels/enigma.cpp:1551]   --->   Operation 62 'readreq' 'gmem1_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 63 [1/1] (8.75ns)   --->   "%gmem1_addr_2_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem1_addr_2)" [../kernels/enigma.cpp:1550]   --->   Operation 63 'read' 'gmem1_addr_2_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%globalparams_treedep = trunc i64 %gmem1_addr_2_read to i32" [../kernels/enigma.cpp:1550]   --->   Operation 64 'trunc' 'globalparams_treedep' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/7] (8.75ns)   --->   "%gmem1_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem1_addr_3, i32 1)" [../kernels/enigma.cpp:1551]   --->   Operation 65 'readreq' 'gmem1_load_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 66 [1/1] (8.75ns)   --->   "%gmem1_addr_3_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem1_addr_3)" [../kernels/enigma.cpp:1551]   --->   Operation 66 'read' 'gmem1_addr_3_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%globalparams_LLOPnum = trunc i64 %gmem1_addr_3_read to i32" [../kernels/enigma.cpp:1551]   --->   Operation 67 'trunc' 'globalparams_LLOPnum' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.26>
ST_13 : Operation 68 [2/2] (0.26ns)   --->   "call fastcc void @generatepartitions0(i512* %gmem0, i26 %kvsetdramA_V1, i64* %gmem1, i29 %kvdramA3, i32 %globalparams_reducec, i32 %globalparams_treedep, i32 %globalparams_LLOPnum, i32 %globalparams_vbegin)" [../kernels/enigma.cpp:1566]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %gmem1), !map !98"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem0), !map !107"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @topkernel_str) nounwind"   --->   Operation 71 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %gmem0, [6 x i8]* @p_str68, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str69, [6 x i8]* @p_str70, [1 x i8]* @p_str, i32 16, i32 16, i32 64, i32 64, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [../kernels/enigma.cpp:1534]   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %gmem1, [6 x i8]* @p_str68, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str71, [6 x i8]* @p_str70, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [../kernels/enigma.cpp:1535]   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %kvsetdramA_V, [10 x i8]* @p_str72, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str73, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [../kernels/enigma.cpp:1537]   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %kvdramA, [10 x i8]* @p_str72, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str73, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [../kernels/enigma.cpp:1538]   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str72, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str73, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [../kernels/enigma.cpp:1540]   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 77 [1/2] (0.00ns)   --->   "call fastcc void @generatepartitions0(i512* %gmem0, i26 %kvsetdramA_V1, i64* %gmem1, i29 %kvdramA3, i32 %globalparams_reducec, i32 %globalparams_treedep, i32 %globalparams_LLOPnum, i32 %globalparams_vbegin)" [../kernels/enigma.cpp:1566]   --->   Operation 77 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "ret void" [../kernels/enigma.cpp:1570]   --->   Operation 78 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.65ns
The critical path consists of the following:
	s_axi read on port 'kvdramA' [5]  (1 ns)
	'add' operation ('add_ln1547', ../kernels/enigma.cpp:1547) [18]  (0.648 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem1_addr', ../kernels/enigma.cpp:1547) [20]  (0 ns)
	bus request on port 'gmem1' (../kernels/enigma.cpp:1547) [21]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem1' (../kernels/enigma.cpp:1547) [21]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem1' (../kernels/enigma.cpp:1547) [21]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem1' (../kernels/enigma.cpp:1547) [21]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem1' (../kernels/enigma.cpp:1547) [21]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem1' (../kernels/enigma.cpp:1547) [21]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem1' (../kernels/enigma.cpp:1547) [21]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem1' (../kernels/enigma.cpp:1547) [22]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem1' (../kernels/enigma.cpp:1548) [28]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem1' (../kernels/enigma.cpp:1550) [34]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem1' (../kernels/enigma.cpp:1551) [40]  (8.75 ns)

 <State 13>: 0.261ns
The critical path consists of the following:
	'call' operation ('call_ln1566', ../kernels/enigma.cpp:1566) to 'generatepartitions0' [42]  (0.261 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
