TRACE::2021-04-04.12:41:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:41:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:41:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-04.12:41:48::SCWPlatform::Opened new HwDB with name top_s_13
TRACE::2021-04-04.12:41:48::SCWWriter::formatted JSON is {
	"platformName":	"shift_led_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"shift_led_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Projects/shift_led/top_s.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_s.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-04-04.12:41:48::SCWWriter::formatted JSON is {
	"platformName":	"shift_led_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"shift_led_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Projects/shift_led/top_s.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_s.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"shift_led_hw",
	"systems":	[{
			"systemName":	"shift_led_hw",
			"systemDesc":	"shift_led_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"shift_led_hw"
		}]
}
TRACE::2021-04-04.12:41:48::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-04-04.12:41:48::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-04.12:41:48::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-04-04.12:41:48::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-04-04.12:41:48::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:48::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:48::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:48::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:41:48::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:41:48::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:41:48::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:41:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:41:48::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:48::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:48::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:48::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:41:48::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:41:48::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:41:48::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:41:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:41:48::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:48::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:48::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:48::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:41:48::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:41:48::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:41:48::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:41:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:41:48::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-04-04.12:41:48::SCWPlatform::Generating the sources  .
TRACE::2021-04-04.12:41:48::SCWBDomain::Generating boot domain sources.
TRACE::2021-04-04.12:41:48::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-04-04.12:41:48::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:48::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:48::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:48::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:41:48::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:41:48::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:41:48::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:41:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:41:48::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:41:48::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-04.12:41:48::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:41:48::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:41:48::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:41:48::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:41:48::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:41:48::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:41:48::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-04-04.12:41:48::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-04-04.12:41:48::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-04-04.12:41:48::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-04-04.12:41:58::SCWPlatform::Generating sources Done.
TRACE::2021-04-04.12:41:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:41:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:41:59::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:41:59::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:41:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:41:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:41:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2021-04-04.12:41:59::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2021-04-04.12:41:59::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2021-04-04.12:41:59::SCWMssOS::Cleared the swdb table entry
TRACE::2021-04-04.12:41:59::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:41:59::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:41:59::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:41:59::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-04-04.12:41:59::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-04.12:41:59::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:41:59::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:41:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-04.12:41:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-04.12:41:59::SCWMssOS::Commit changes completed.
TRACE::2021-04-04.12:41:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:41:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:41:59::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:41:59::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:41:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:41:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:41:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:41:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:41:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:41:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:41:59::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:41:59::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:41:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:41:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:41:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:41:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:41:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:41:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:41:59::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:41:59::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:41:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:41:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:41:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:41:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:41:59::SCWWriter::formatted JSON is {
	"platformName":	"shift_led_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"shift_led_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Projects/shift_led/top_s.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_s.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"shift_led_hw",
	"systems":	[{
			"systemName":	"shift_led_hw",
			"systemDesc":	"shift_led_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"shift_led_hw",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d0b5c9f203e17cbdf92cd904a5fdc971",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-04.12:41:59::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-04.12:41:59::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-04-04.12:41:59::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-04-04.12:41:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:41:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:41:59::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:41:59::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:41:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:41:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:41:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:41:59::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:41:59::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:41:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:41:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:41:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:41:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:41:59::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:41:59::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:41:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:41:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:41:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:41:59::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:41:59::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:41:59::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:41:59::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:41:59::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:41:59::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:41:59::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-04-04.12:41:59::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-04-04.12:41:59::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-04-04.12:41:59::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-04-04.12:41:59::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-04-04.12:42:01::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-04.12:42:01::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-04.12:42:01::SCWMssOS::Commit changes completed.
TRACE::2021-04-04.12:42:01::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-04.12:42:01::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-04-04.12:42:01::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2021-04-04.12:42:01::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-04-04.12:42:01::SCWMssOS::Cleared the swdb table entry
TRACE::2021-04-04.12:42:01::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-04-04.12:42:01::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:01::SCWMssOS::Commit changes completed.
TRACE::2021-04-04.12:42:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:01::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:01::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:01::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:01::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:01::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:01::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:01::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:01::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:01::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:01::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:01::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:01::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:01::SCWWriter::formatted JSON is {
	"platformName":	"shift_led_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"shift_led_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Projects/shift_led/top_s.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_s.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"shift_led_hw",
	"systems":	[{
			"systemName":	"shift_led_hw",
			"systemDesc":	"shift_led_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"shift_led_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d0b5c9f203e17cbdf92cd904a5fdc971",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d63986859364a699870b093e95ea0301",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-04-04.12:42:01::SCWPlatform::Started generating the artifacts platform shift_led_hw
TRACE::2021-04-04.12:42:01::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-04.12:42:01::SCWPlatform::Started generating the artifacts for system configuration shift_led_hw
LOG::2021-04-04.12:42:01::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-04-04.12:42:01::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-04-04.12:42:01::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-04-04.12:42:01::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-04-04.12:42:01::SCWSystem::Checking the domain standalone_domain
LOG::2021-04-04.12:42:01::SCWSystem::Not a boot domain 
LOG::2021-04-04.12:42:01::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-04-04.12:42:01::SCWDomain::Generating domain artifcats
TRACE::2021-04-04.12:42:01::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-04.12:42:01::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/export/shift_led_hw/sw/shift_led_hw/qemu/
TRACE::2021-04-04.12:42:01::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/export/shift_led_hw/sw/shift_led_hw/standalone_domain/qemu/
TRACE::2021-04-04.12:42:01::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-04.12:42:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:01::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:01::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:01::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-04-04.12:42:01::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:01::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-04.12:42:01::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-04.12:42:01::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-04-04.12:42:01::SCWMssOS::skipping the bsp build ... 
TRACE::2021-04-04.12:42:01::SCWMssOS::Copying to export directory.
TRACE::2021-04-04.12:42:01::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-04.12:42:01::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-04-04.12:42:01::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-04-04.12:42:01::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-04-04.12:42:01::SCWSystem::Completed Processing the sysconfig shift_led_hw
LOG::2021-04-04.12:42:02::SCWPlatform::Completed generating the artifacts for system configuration shift_led_hw
TRACE::2021-04-04.12:42:02::SCWPlatform::Started preparing the platform 
TRACE::2021-04-04.12:42:02::SCWSystem::Writing the bif file for system config shift_led_hw
TRACE::2021-04-04.12:42:02::SCWSystem::dir created 
TRACE::2021-04-04.12:42:02::SCWSystem::Writing the bif 
TRACE::2021-04-04.12:42:02::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-04.12:42:02::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-04.12:42:02::SCWPlatform::Completed generating the platform
TRACE::2021-04-04.12:42:02::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-04.12:42:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-04.12:42:02::SCWMssOS::Commit changes completed.
TRACE::2021-04-04.12:42:02::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-04.12:42:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-04.12:42:02::SCWMssOS::Commit changes completed.
TRACE::2021-04-04.12:42:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:02::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:02::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:02::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:02::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:02::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:02::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:02::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:02::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:02::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:02::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:02::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:02::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:02::SCWWriter::formatted JSON is {
	"platformName":	"shift_led_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"shift_led_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Projects/shift_led/top_s.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_s.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"shift_led_hw",
	"systems":	[{
			"systemName":	"shift_led_hw",
			"systemDesc":	"shift_led_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"shift_led_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d0b5c9f203e17cbdf92cd904a5fdc971",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d63986859364a699870b093e95ea0301",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-04.12:42:02::SCWPlatform::updated the xpfm file.
TRACE::2021-04-04.12:42:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:02::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:02::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:02::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-04.12:42:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-04.12:42:02::SCWMssOS::Commit changes completed.
TRACE::2021-04-04.12:42:02::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-04.12:42:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-04.12:42:02::SCWMssOS::Commit changes completed.
TRACE::2021-04-04.12:42:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:02::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:02::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:02::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:02::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:03::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:03::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:03::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:03::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:03::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:03::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:03::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:03::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWWriter::formatted JSON is {
	"platformName":	"shift_led_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"shift_led_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Projects/shift_led/top_s.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_s.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"shift_led_hw",
	"systems":	[{
			"systemName":	"shift_led_hw",
			"systemDesc":	"shift_led_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"shift_led_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d0b5c9f203e17cbdf92cd904a5fdc971",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d63986859364a699870b093e95ea0301",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-04.12:42:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:03::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:03::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:03::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:03::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:03::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:03::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-04.12:42:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-04.12:42:03::SCWMssOS::Commit changes completed.
TRACE::2021-04-04.12:42:03::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-04.12:42:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-04.12:42:03::SCWMssOS::Commit changes completed.
TRACE::2021-04-04.12:42:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:03::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:03::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:03::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:03::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:03::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:03::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:03::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:03::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:03::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:03::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:03::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:03::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:03::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:03::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:03::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:03::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWWriter::formatted JSON is {
	"platformName":	"shift_led_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"shift_led_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Projects/shift_led/top_s.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_s.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"shift_led_hw",
	"systems":	[{
			"systemName":	"shift_led_hw",
			"systemDesc":	"shift_led_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"shift_led_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d0b5c9f203e17cbdf92cd904a5fdc971",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d63986859364a699870b093e95ea0301",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-04.12:42:03::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-04.12:42:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-04.12:42:04::SCWMssOS::Commit changes completed.
TRACE::2021-04-04.12:42:04::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-04.12:42:04::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-04.12:42:04::SCWMssOS::Commit changes completed.
TRACE::2021-04-04.12:42:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:04::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:04::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:04::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:04::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:04::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:04::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:04::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:04::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:04::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:04::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:04::SCWPlatform::Trying to set the existing hwdb with name top_s_13
TRACE::2021-04-04.12:42:04::SCWPlatform::Opened existing hwdb top_s_13
TRACE::2021-04-04.12:42:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:04::SCWWriter::formatted JSON is {
	"platformName":	"shift_led_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"shift_led_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Projects/shift_led/top_s.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_s.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"shift_led_hw",
	"systems":	[{
			"systemName":	"shift_led_hw",
			"systemDesc":	"shift_led_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"shift_led_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d0b5c9f203e17cbdf92cd904a5fdc971",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d63986859364a699870b093e95ea0301",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-04.12:42:04::SCWPlatform::Clearing the existing platform
TRACE::2021-04-04.12:42:04::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-04.12:42:04::SCWBDomain::clearing the fsbl build
TRACE::2021-04-04.12:42:04::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:04::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:04::SCWSystem::Clearing the domains completed.
TRACE::2021-04-04.12:42:04::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-04.12:42:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:04::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-04.12:42:06::SCWPlatform::Opened new HwDB with name top_s_14
TRACE::2021-04-04.12:42:06::SCWReader::Active system found as  shift_led_hw
TRACE::2021-04-04.12:42:06::SCWReader::Handling sysconfig shift_led_hw
TRACE::2021-04-04.12:42:07::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-04.12:42:07::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-04-04.12:42:07::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-04-04.12:42:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:07::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:42:07::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:07::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:42:07::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:07::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:42:07::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:07::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-04-04.12:42:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:07::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:42:07::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-04.12:42:07::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:07::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:07::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:07::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-04-04.12:42:07::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-04.12:42:07::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:07::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:42:07::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:07::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-04-04.12:42:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:07::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:42:07::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:07::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-04-04.12:42:07::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-04.12:42:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-04.12:42:07::SCWMssOS::Commit changes completed.
TRACE::2021-04-04.12:42:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-04.12:42:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-04.12:42:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:07::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:42:07::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:07::SCWReader::No isolation master present  
TRACE::2021-04-04.12:42:07::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-04.12:42:07::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-04-04.12:42:07::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-04-04.12:42:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:07::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:42:07::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:07::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:42:07::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:07::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:42:07::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:07::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:07::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:07::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:07::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-04-04.12:42:07::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-04.12:42:07::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:07::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-04.12:42:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-04.12:42:07::SCWMssOS::Commit changes completed.
TRACE::2021-04-04.12:42:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-04.12:42:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-04.12:42:07::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:07::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:07::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:07::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:42:07::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:07::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:07::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:07::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:07::SCWReader::No isolation master present  
TRACE::2021-04-04.12:42:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:09::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:42:09::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:42:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:09::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:09::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:09::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:10::SCWMssOS::In reload Mss file.
TRACE::2021-04-04.12:42:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:10::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:42:10::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-04-04.12:42:10::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-04-04.12:42:10::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-04-04.12:42:10::SCWMssOS::Cleared the swdb table entry
TRACE::2021-04-04.12:42:10::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:10::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:10::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:10::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-04-04.12:42:10::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-04.12:42:10::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:10::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:42:10::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:10::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-04-04.12:42:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:10::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:42:10::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:10::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-04-04.12:42:10::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-04.12:42:10::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-04.12:42:10::SCWMssOS::Commit changes completed.
TRACE::2021-04-04.12:42:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:10::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:42:10::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:42:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:10::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:15::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:42:15::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:42:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2021-04-04.12:42:15::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:15::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:15::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:15::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-04-04.12:42:15::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-04.12:42:15::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:18::SCWMssOS::In reload Mss file.
TRACE::2021-04-04.12:42:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:18::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:42:18::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:42:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-04-04.12:42:18::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-04-04.12:42:18::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-04-04.12:42:18::SCWMssOS::Cleared the swdb table entry
TRACE::2021-04-04.12:42:18::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:18::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:18::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:18::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-04-04.12:42:18::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-04.12:42:18::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:18::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:42:18::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:42:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:18::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-04-04.12:42:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:18::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:42:18::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:42:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:18::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-04-04.12:42:18::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-04.12:42:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-04.12:42:18::SCWMssOS::Commit changes completed.
TRACE::2021-04-04.12:42:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:18::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:42:18::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:42:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:18::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:19::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:42:19::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:42:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:19::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:19::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2021-04-04.12:42:19::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:19::SCWMssOS::In reload Mss file.
TRACE::2021-04-04.12:42:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:19::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:42:19::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:42:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

KEYINFO::2021-04-04.12:42:20::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-04-04.12:42:20::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-04-04.12:42:20::SCWMssOS::Cleared the swdb table entry
TRACE::2021-04-04.12:42:20::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:20::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:20::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:20::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-04-04.12:42:20::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-04.12:42:20::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:20::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-04.12:42:20::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-04.12:42:20::SCWMssOS::Commit changes completed.
TRACE::2021-04-04.12:42:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:20::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:42:20::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:42:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-04-04.12:42:20::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:20::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:20::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:42:20::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:42:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-04.12:42:20::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:20::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:20::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:20::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-04-04.12:42:20::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-04.12:42:20::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:26::SCWMssOS::In reload Mss file.
TRACE::2021-04-04.12:42:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:26::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:42:26::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:42:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2021-04-04.12:42:26::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-04-04.12:42:26::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-04-04.12:42:26::SCWMssOS::Cleared the swdb table entry
TRACE::2021-04-04.12:42:26::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:26::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:26::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:26::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-04-04.12:42:26::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-04.12:42:26::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:26::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-04.12:42:26::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-04.12:42:26::SCWMssOS::Commit changes completed.
TRACE::2021-04-04.12:42:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:26::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:42:26::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:42:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2021-04-04.12:42:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:26::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2021-04-04.12:42:29::SCWPlatform::Started generating the artifacts platform shift_led_hw
TRACE::2021-04-04.12:42:29::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-04.12:42:29::SCWPlatform::Started generating the artifacts for system configuration shift_led_hw
LOG::2021-04-04.12:42:29::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-04-04.12:42:29::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-04-04.12:42:29::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-04-04.12:42:29::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-04-04.12:42:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:29::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:42:29::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:42:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-04.12:42:30::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:30::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:30::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:30::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-04-04.12:42:30::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-04.12:42:30::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:42:30::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-04-04.12:42:30::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-04.12:42:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-04-04.12:42:30::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl & make 
TRACE::2021-04-04.12:42:30::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-04-04.12:42:30::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:30::SCWBDomain::l_bsp'

TRACE::2021-04-04.12:42:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-04-04.12:42:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-04-04.12:42:30::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-04-04.12:42:30::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:30::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-04-04.12:42:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:30::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-04-04.12:42:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-04-04.12:42:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-04-04.12:42:30::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-04-04.12:42:30::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:30::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-04-04.12:42:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:30::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-04-04.12:42:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-04-04.12:42:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-04-04.12:42:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-04-04.12:42:30::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:30::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-04-04.12:42:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:30::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-04-04.12:42:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-04-04.12:42:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-04-04.12:42:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-04-04.12:42:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:30::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-04-04.12:42:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:30::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-04-04.12:42:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-04-04.12:42:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-04-04.12:42:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-04-04.12:42:30::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:30::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-04-04.12:42:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:30::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-04-04.12:42:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-04-04.12:42:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-04-04.12:42:30::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-04-04.12:42:30::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:30::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-04-04.12:42:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:30::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-04-04.12:42:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-04-04.12:42:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-04-04.12:42:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-04-04.12:42:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:30::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-04-04.12:42:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:30::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-04-04.12:42:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-04-04.12:42:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-04-04.12:42:30::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-04-04.12:42:30::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:30::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/gpio_v4_6/src'

TRACE::2021-04-04.12:42:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:30::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/gpio_v4_6/src'

TRACE::2021-04-04.12:42:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-04-04.12:42:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-04-04.12:42:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-04-04.12:42:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:30::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-04-04.12:42:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:30::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-04-04.12:42:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-04-04.12:42:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-04-04.12:42:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-04-04.12:42:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:30::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-04-04.12:42:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:30::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-04-04.12:42:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-04-04.12:42:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-04-04.12:42:30::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-04-04.12:42:30::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:30::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-04-04.12:42:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:30::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-04-04.12:42:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-04-04.12:42:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-04-04.12:42:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-04-04.12:42:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:30::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-04-04.12:42:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:31::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-04-04.12:42:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-04-04.12:42:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-04-04.12:42:31::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-04-04.12:42:31::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:31::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-04-04.12:42:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:31::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-04-04.12:42:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-04-04.12:42:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-04-04.12:42:31::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-04-04.12:42:31::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:31::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-04-04.12:42:31::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:31::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-04-04.12:42:31::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:31::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-04-04.12:42:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:31::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-04-04.12:42:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-04-04.12:42:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-04-04.12:42:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-04-04.12:42:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:31::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-04-04.12:42:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:31::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-04-04.12:42:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-04-04.12:42:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-04-04.12:42:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-04-04.12:42:31::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:31::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-04-04.12:42:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:31::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-04-04.12:42:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-04-04.12:42:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-04-04.12:42:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-04-04.12:42:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:31::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-04-04.12:42:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:31::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-04-04.12:42:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-04-04.12:42:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-04-04.12:42:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-04-04.12:42:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:31::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-04-04.12:42:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:31::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-04-04.12:42:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-04-04.12:42:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-04-04.12:42:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-04-04.12:42:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:31::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-04-04.12:42:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:31::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-04-04.12:42:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-04-04.12:42:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-04-04.12:42:31::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-04-04.12:42:31::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:31::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-04-04.12:42:31::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-04-04.12:42:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:31::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-04-04.12:42:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-04-04.12:42:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-04-04.12:42:31::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-04-04.12:42:31::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:31::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-04-04.12:42:31::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-04-04.12:42:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:31::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-04-04.12:42:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-04-04.12:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-04-04.12:42:32::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-04-04.12:42:32::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:32::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-04-04.12:42:32::SCWBDomain::"Compiling ddrps"

TRACE::2021-04-04.12:42:32::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:32::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-04-04.12:42:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-04-04.12:42:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-04-04.12:42:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-04-04.12:42:32::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-04-04.12:42:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:32::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-04-04.12:42:32::SCWBDomain::"Compiling devcfg"

TRACE::2021-04-04.12:42:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:33::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-04-04.12:42:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-04-04.12:42:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-04-04.12:42:33::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-04-04.12:42:33::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:33::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-04-04.12:42:33::SCWBDomain::"Compiling dmaps"

TRACE::2021-04-04.12:42:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:33::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-04-04.12:42:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-04-04.12:42:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-04-04.12:42:34::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-04-04.12:42:34::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:34::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:34::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-04-04.12:42:34::SCWBDomain::"Compiling emacps"

TRACE::2021-04-04.12:42:35::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:35::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-04-04.12:42:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-04-04.12:42:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-04-04.12:42:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-04-04.12:42:35::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-04-04.12:42:35::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:35::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-04-04.12:42:35::SCWBDomain::"Compiling gpiops"

TRACE::2021-04-04.12:42:35::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:35::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-04-04.12:42:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-04-04.12:42:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-04-04.12:42:36::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-04-04.12:42:36::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-04-04.12:42:36::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:36::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/gpio_v4_6/src'

TRACE::2021-04-04.12:42:36::SCWBDomain::"Compiling gpio"

TRACE::2021-04-04.12:42:36::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:36::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/gpio_v4_6/src'

TRACE::2021-04-04.12:42:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-04-04.12:42:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-04-04.12:42:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-04-04.12:42:36::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-04-04.12:42:36::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:36::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-04-04.12:42:36::SCWBDomain::"Compiling qspips"

TRACE::2021-04-04.12:42:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:37::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-04-04.12:42:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-04-04.12:42:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-04-04.12:42:37::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-04-04.12:42:37::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-04-04.12:42:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:37::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-04-04.12:42:37::SCWBDomain::"Compiling scugic"

TRACE::2021-04-04.12:42:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:38::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-04-04.12:42:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-04-04.12:42:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-04-04.12:42:38::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-04-04.12:42:38::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:38::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-04-04.12:42:38::SCWBDomain::"Compiling scutimer"

TRACE::2021-04-04.12:42:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:38::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-04-04.12:42:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-04-04.12:42:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-04-04.12:42:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-04-04.12:42:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-04-04.12:42:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:38::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-04-04.12:42:38::SCWBDomain::"Compiling scuwdt"

TRACE::2021-04-04.12:42:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:39::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-04-04.12:42:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-04-04.12:42:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-04-04.12:42:39::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-04-04.12:42:39::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-04-04.12:42:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:39::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-04-04.12:42:39::SCWBDomain::"Compiling sdps"

TRACE::2021-04-04.12:42:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:40::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-04-04.12:42:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-04-04.12:42:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-04-04.12:42:40::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-04-04.12:42:40::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:40::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-04-04.12:42:40::SCWBDomain::"Compiling standalone"

TRACE::2021-04-04.12:42:43::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:43::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-04-04.12:42:43::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:43::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-04-04.12:42:43::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:43::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-04-04.12:42:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-04-04.12:42:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-04-04.12:42:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-04-04.12:42:43::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-04-04.12:42:43::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:43::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-04-04.12:42:43::SCWBDomain::"Compiling uartps"

TRACE::2021-04-04.12:42:44::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:44::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-04-04.12:42:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-04-04.12:42:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-04-04.12:42:44::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-04-04.12:42:44::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:44::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:44::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-04-04.12:42:44::SCWBDomain::"Compiling usbps"

TRACE::2021-04-04.12:42:45::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:45::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-04-04.12:42:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-04-04.12:42:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-04-04.12:42:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-04-04.12:42:45::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-04-04.12:42:45::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:45::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-04-04.12:42:45::SCWBDomain::"Compiling xadcps"

TRACE::2021-04-04.12:42:46::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:46::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-04-04.12:42:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-04-04.12:42:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-04-04.12:42:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-04-04.12:42:46::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-04-04.12:42:46::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:46::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-04-04.12:42:46::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-04-04.12:42:48::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:48::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-04-04.12:42:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-04-04.12:42:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-04-04.12:42:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-04-04.12:42:48::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-04-04.12:42:48::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsb
TRACE::2021-04-04.12:42:48::SCWBDomain::l_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-04-04.12:42:48::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:48::SCWBDomain::_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-04-04.12:42:48::SCWBDomain::'Finished building libraries'

TRACE::2021-04-04.12:42:48::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl
TRACE::2021-04-04.12:42:48::SCWBDomain::_bsp'

TRACE::2021-04-04.12:42:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-04-04.12:42:48::SCWBDomain::exa9_0/include -I.

TRACE::2021-04-04.12:42:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-04-04.12:42:48::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-04-04.12:42:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-04-04.12:42:48::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-04-04.12:42:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-04-04.12:42:48::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-04-04.12:42:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-04-04.12:42:48::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-04-04.12:42:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-04-04.12:42:48::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-04-04.12:42:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-04-04.12:42:48::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-04-04.12:42:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-04-04.12:42:48::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-04-04.12:42:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-04-04.12:42:49::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-04-04.12:42:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-04-04.12:42:49::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-04-04.12:42:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-04-04.12:42:49::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-04-04.12:42:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-04-04.12:42:49::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-04-04.12:42:49::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2021-04-04.12:42:49::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-04-04.12:42:49::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-04-04.12:42:49::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-section
TRACE::2021-04-04.12:42:49::SCWBDomain::s -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-04-04.12:42:49::SCWSystem::Checking the domain standalone_domain
LOG::2021-04-04.12:42:49::SCWSystem::Not a boot domain 
LOG::2021-04-04.12:42:49::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-04-04.12:42:49::SCWDomain::Generating domain artifcats
TRACE::2021-04-04.12:42:49::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-04.12:42:49::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/export/shift_led_hw/sw/shift_led_hw/qemu/
TRACE::2021-04-04.12:42:49::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/export/shift_led_hw/sw/shift_led_hw/standalone_domain/qemu/
TRACE::2021-04-04.12:42:49::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-04.12:42:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:42:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:42:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:42:49::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:42:49::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:42:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:42:49::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:49::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:42:49::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:49::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:49::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:49::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-04-04.12:42:49::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-04.12:42:49::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:49::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-04-04.12:42:49::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:42:49::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-04.12:42:49::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-04.12:42:49::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-04-04.12:42:49::SCWMssOS::doing bsp build ... 
TRACE::2021-04-04.12:42:49::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-04-04.12:42:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-04-04.12:42:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-04-04.12:42:49::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-04-04.12:42:49::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-04-04.12:42:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-04-04.12:42:49::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-04-04.12:42:49::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-04-04.12:42:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-04-04.12:42:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-04-04.12:42:49::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-04-04.12:42:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-04-04.12:42:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-04-04.12:42:50::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-04-04.12:42:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-04-04.12:42:50::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-04-04.12:42:50::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-04-04.12:42:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-04-04.12:42:50::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-04-04.12:42:50::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-04-04.12:42:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-04-04.12:42:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-04-04.12:42:50::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-04-04.12:42:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-04-04.12:42:50::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-04-04.12:42:50::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-04-04.12:42:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-04-04.12:42:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-04-04.12:42:50::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-04-04.12:42:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-04-04.12:42:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-04-04.12:42:50::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-04-04.12:42:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-04-04.12:42:50::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-04-04.12:42:50::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-04-04.12:42:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-04-04.12:42:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-04-04.12:42:50::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-04-04.12:42:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-04-04.12:42:50::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-04-04.12:42:50::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-04-04.12:42:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-04-04.12:42:50::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-04-04.12:42:50::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-04-04.12:42:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-04-04.12:42:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-04-04.12:42:50::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-04-04.12:42:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-04-04.12:42:50::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-04-04.12:42:50::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-04-04.12:42:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-04-04.12:42:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-04-04.12:42:50::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-04-04.12:42:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-04-04.12:42:51::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-04-04.12:42:51::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:51::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-04-04.12:42:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-04-04.12:42:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-04-04.12:42:51::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-04-04.12:42:51::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:51::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-04-04.12:42:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-04-04.12:42:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-04-04.12:42:51::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-04-04.12:42:51::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:51::SCWMssOS::"Compiling ddrps"

TRACE::2021-04-04.12:42:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-04-04.12:42:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-04-04.12:42:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-04-04.12:42:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-04-04.12:42:51::SCWMssOS::"Compiling devcfg"

TRACE::2021-04-04.12:42:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-04-04.12:42:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-04-04.12:42:52::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-04-04.12:42:52::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:52::SCWMssOS::"Compiling dmaps"

TRACE::2021-04-04.12:42:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-04-04.12:42:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-04-04.12:42:52::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-04-04.12:42:52::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:52::SCWMssOS::"Compiling emacps"

TRACE::2021-04-04.12:42:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-04-04.12:42:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-04-04.12:42:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-04-04.12:42:53::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-04-04.12:42:53::SCWMssOS::"Compiling gpiops"

TRACE::2021-04-04.12:42:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src"

TRACE::2021-04-04.12:42:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-04-04.12:42:54::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-04-04.12:42:54::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-04-04.12:42:54::SCWMssOS::"Compiling gpio"

TRACE::2021-04-04.12:42:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-04-04.12:42:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-04-04.12:42:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-04-04.12:42:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-04-04.12:42:55::SCWMssOS::"Compiling qspips"

TRACE::2021-04-04.12:42:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-04-04.12:42:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-04-04.12:42:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-04-04.12:42:56::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-04-04.12:42:56::SCWMssOS::"Compiling scugic"

TRACE::2021-04-04.12:42:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-04-04.12:42:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-04-04.12:42:57::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-04-04.12:42:57::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:57::SCWMssOS::"Compiling scutimer"

TRACE::2021-04-04.12:42:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-04-04.12:42:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-04-04.12:42:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-04-04.12:42:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-04-04.12:42:57::SCWMssOS::"Compiling scuwdt"

TRACE::2021-04-04.12:42:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-04-04.12:42:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-04-04.12:42:58::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-04-04.12:42:58::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-04-04.12:42:58::SCWMssOS::"Compiling sdps"

TRACE::2021-04-04.12:42:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-04-04.12:42:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-04-04.12:42:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-04-04.12:42:59::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-04-04.12:42:59::SCWMssOS::"Compiling standalone"

TRACE::2021-04-04.12:43:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-04-04.12:43:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-04-04.12:43:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-04-04.12:43:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-04-04.12:43:03::SCWMssOS::"Compiling uartps"

TRACE::2021-04-04.12:43:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-04-04.12:43:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-04-04.12:43:04::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-04-04.12:43:04::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-04-04.12:43:04::SCWMssOS::"Compiling usbps"

TRACE::2021-04-04.12:43:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-04-04.12:43:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-04-04.12:43:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-04-04.12:43:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-04-04.12:43:05::SCWMssOS::"Compiling xadcps"

TRACE::2021-04-04.12:43:05::SCWMssOS::'Finished building libraries'

TRACE::2021-04-04.12:43:05::SCWMssOS::Copying to export directory.
TRACE::2021-04-04.12:43:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-04.12:43:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-04.12:43:06::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-04-04.12:43:06::SCWSystem::Completed Processing the sysconfig shift_led_hw
LOG::2021-04-04.12:43:06::SCWPlatform::Completed generating the artifacts for system configuration shift_led_hw
TRACE::2021-04-04.12:43:06::SCWPlatform::Started preparing the platform 
TRACE::2021-04-04.12:43:06::SCWSystem::Writing the bif file for system config shift_led_hw
TRACE::2021-04-04.12:43:06::SCWSystem::dir created 
TRACE::2021-04-04.12:43:06::SCWSystem::Writing the bif 
TRACE::2021-04-04.12:43:06::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-04.12:43:06::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-04.12:43:06::SCWPlatform::Completed generating the platform
TRACE::2021-04-04.12:43:06::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:43:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-04.12:43:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-04.12:43:06::SCWMssOS::Commit changes completed.
TRACE::2021-04-04.12:43:06::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:43:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-04.12:43:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-04.12:43:06::SCWMssOS::Commit changes completed.
TRACE::2021-04-04.12:43:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:43:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:43:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:43:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:43:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:43:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:43:06::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:43:06::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:43:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:43:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:43:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:43:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.12:43:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:43:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:43:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:43:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:43:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:43:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:43:06::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:43:06::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:43:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:43:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:43:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:43:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:43:06::SCWWriter::formatted JSON is {
	"platformName":	"shift_led_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"shift_led_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Projects/shift_led/top_s.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_s.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"shift_led_hw",
	"systems":	[{
			"systemName":	"shift_led_hw",
			"systemDesc":	"shift_led_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"shift_led_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d0b5c9f203e17cbdf92cd904a5fdc971",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d63986859364a699870b093e95ea0301",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-04.12:43:06::SCWPlatform::updated the xpfm file.
TRACE::2021-04-04.12:43:06::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:43:06::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:43:06::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:43:06::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.12:43:06::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.12:43:06::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.12:43:06::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.12:43:06::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.12:43:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.12:43:06::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.12:43:06::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.12:43:06::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.13:40:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.13:40:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.13:40:12::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.13:40:12::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.13:40:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.13:40:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/tempdsa/top_s.xsa
TRACE::2021-04-04.13:40:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/tempdsa/top_s.xsa
TRACE::2021-04-04.13:40:12::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/tempdsa
TRACE::2021-04-04.13:40:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/tempdsa/top_s.xsa
TRACE::2021-04-04.13:40:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.13:40:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.13:40:14::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-04-04.13:40:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.13:40:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.13:40:14::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.13:40:14::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.13:40:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.13:40:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.13:40:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.13:40:14::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.13:40:14::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.13:40:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.13:40:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.13:40:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.13:40:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.13:40:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/tempdsa/top_s.xsa
TRACE::2021-04-04.13:40:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/tempdsa/top_s.xsa
TRACE::2021-04-04.13:40:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/tempdsa/top_s.xsa
TRACE::2021-04-04.13:40:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/tempdsa
TRACE::2021-04-04.13:40:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/tempdsa/top_s.xsa
TRACE::2021-04-04.13:40:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.13:40:14::SCWPlatform::update - Opened existing hwdb top_s_17
TRACE::2021-04-04.13:40:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.13:40:14::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-04-04.13:40:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.13:40:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.13:40:14::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.13:40:14::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.13:40:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.13:40:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.13:40:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.13:40:14::SCWPlatform::Trying to set the existing hwdb with name top_s_14
TRACE::2021-04-04.13:40:14::SCWPlatform::Opened existing hwdb top_s_14
TRACE::2021-04-04.13:40:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.13:40:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.13:40:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.13:40:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.13:40:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/tempdsa/top_s.xsa
TRACE::2021-04-04.13:40:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/tempdsa/top_s.xsa
TRACE::2021-04-04.13:40:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/tempdsa/top_s.xsa
TRACE::2021-04-04.13:40:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/tempdsa
TRACE::2021-04-04.13:40:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/tempdsa/top_s.xsa
TRACE::2021-04-04.13:40:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.13:40:14::SCWPlatform::update - Opened existing hwdb top_s_17
TRACE::2021-04-04.13:40:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.13:40:14::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.13:40:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-04.13:40:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-04.13:40:14::SCWMssOS::Commit changes completed.
TRACE::2021-04-04.13:40:15::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-04-04.13:40:15::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.13:40:15::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.13:40:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-04.13:40:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-04.13:40:15::SCWMssOS::Commit changes completed.
TRACE::2021-04-04.13:40:15::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-04-04.13:40:15::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.13:40:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.13:40:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.13:40:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-04.13:40:17::SCWPlatform::Opened new HwDB with name top_s_18
TRACE::2021-04-04.13:40:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.13:40:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.13:40:17::SCWPlatform::Trying to set the existing hwdb with name top_s_18
TRACE::2021-04-04.13:40:17::SCWPlatform::Opened existing hwdb top_s_18
TRACE::2021-04-04.13:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.13:40:17::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.13:40:17::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-04.13:40:17::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.13:40:17::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.13:40:17::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.13:40:17::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-04-04.13:40:17::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-04.13:40:17::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.13:40:17::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.13:40:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-04.13:40:17::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-04.13:40:17::SCWMssOS::Commit changes completed.
TRACE::2021-04-04.13:40:17::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.13:40:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-04-04.13:40:17::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.13:40:17::SCWMssOS::Commit changes completed.
TRACE::2021-04-04.13:40:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.13:40:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.13:40:17::SCWPlatform::Trying to set the existing hwdb with name top_s_18
TRACE::2021-04-04.13:40:17::SCWPlatform::Opened existing hwdb top_s_18
TRACE::2021-04-04.13:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.13:40:17::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.13:40:17::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.13:40:17::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.13:40:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.13:40:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.13:40:17::SCWPlatform::Trying to set the existing hwdb with name top_s_18
TRACE::2021-04-04.13:40:17::SCWPlatform::Opened existing hwdb top_s_18
TRACE::2021-04-04.13:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.13:40:17::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.13:40:17::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.13:40:17::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.13:40:17::SCWWriter::formatted JSON is {
	"platformName":	"shift_led_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"shift_led_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Projects/shift_led/top_s.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_s.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"shift_led_hw",
	"systems":	[{
			"systemName":	"shift_led_hw",
			"systemDesc":	"shift_led_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"shift_led_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d0b5c9f203e17cbdf92cd904a5fdc971",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d63986859364a699870b093e95ea0301",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-04.13:40:19::SCWPlatform::Clearing the existing platform
TRACE::2021-04-04.13:40:19::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-04.13:40:19::SCWBDomain::clearing the fsbl build
TRACE::2021-04-04.13:40:19::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.13:40:19::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.13:40:19::SCWSystem::Clearing the domains completed.
TRACE::2021-04-04.13:40:19::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-04.13:40:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:19::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.13:40:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.13:40:19::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.13:40:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.13:40:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-04.13:40:21::SCWPlatform::Opened new HwDB with name top_s_19
TRACE::2021-04-04.13:40:21::SCWReader::Active system found as  shift_led_hw
TRACE::2021-04-04.13:40:21::SCWReader::Handling sysconfig shift_led_hw
TRACE::2021-04-04.13:40:21::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-04.13:40:21::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-04-04.13:40:21::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-04-04.13:40:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.13:40:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.13:40:21::SCWPlatform::Trying to set the existing hwdb with name top_s_19
TRACE::2021-04-04.13:40:21::SCWPlatform::Opened existing hwdb top_s_19
TRACE::2021-04-04.13:40:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.13:40:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.13:40:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.13:40:21::SCWPlatform::Trying to set the existing hwdb with name top_s_19
TRACE::2021-04-04.13:40:21::SCWPlatform::Opened existing hwdb top_s_19
TRACE::2021-04-04.13:40:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.13:40:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.13:40:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.13:40:21::SCWPlatform::Trying to set the existing hwdb with name top_s_19
TRACE::2021-04-04.13:40:21::SCWPlatform::Opened existing hwdb top_s_19
TRACE::2021-04-04.13:40:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.13:40:21::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-04-04.13:40:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.13:40:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.13:40:21::SCWPlatform::Trying to set the existing hwdb with name top_s_19
TRACE::2021-04-04.13:40:21::SCWPlatform::Opened existing hwdb top_s_19
TRACE::2021-04-04.13:40:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.13:40:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.13:40:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-04.13:40:22::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.13:40:22::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.13:40:22::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.13:40:22::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-04-04.13:40:22::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-04.13:40:22::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.13:40:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.13:40:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.13:40:22::SCWPlatform::Trying to set the existing hwdb with name top_s_19
TRACE::2021-04-04.13:40:22::SCWPlatform::Opened existing hwdb top_s_19
TRACE::2021-04-04.13:40:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.13:40:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.13:40:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.13:40:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.13:40:22::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-04-04.13:40:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.13:40:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.13:40:22::SCWPlatform::Trying to set the existing hwdb with name top_s_19
TRACE::2021-04-04.13:40:22::SCWPlatform::Opened existing hwdb top_s_19
TRACE::2021-04-04.13:40:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.13:40:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.13:40:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.13:40:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.13:40:22::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-04-04.13:40:22::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.13:40:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-04.13:40:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-04.13:40:22::SCWMssOS::Commit changes completed.
TRACE::2021-04-04.13:40:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-04.13:40:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-04.13:40:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.13:40:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.13:40:22::SCWPlatform::Trying to set the existing hwdb with name top_s_19
TRACE::2021-04-04.13:40:22::SCWPlatform::Opened existing hwdb top_s_19
TRACE::2021-04-04.13:40:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.13:40:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.13:40:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.13:40:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.13:40:22::SCWReader::No isolation master present  
TRACE::2021-04-04.13:40:22::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-04.13:40:22::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-04-04.13:40:22::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-04-04.13:40:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.13:40:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.13:40:22::SCWPlatform::Trying to set the existing hwdb with name top_s_19
TRACE::2021-04-04.13:40:22::SCWPlatform::Opened existing hwdb top_s_19
TRACE::2021-04-04.13:40:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.13:40:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.13:40:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.13:40:22::SCWPlatform::Trying to set the existing hwdb with name top_s_19
TRACE::2021-04-04.13:40:22::SCWPlatform::Opened existing hwdb top_s_19
TRACE::2021-04-04.13:40:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.13:40:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.13:40:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.13:40:22::SCWPlatform::Trying to set the existing hwdb with name top_s_19
TRACE::2021-04-04.13:40:22::SCWPlatform::Opened existing hwdb top_s_19
TRACE::2021-04-04.13:40:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.13:40:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.13:40:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.13:40:22::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.13:40:22::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.13:40:22::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.13:40:22::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-04-04.13:40:22::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-04.13:40:22::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.13:40:22::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.13:40:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-04.13:40:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-04.13:40:22::SCWMssOS::Commit changes completed.
TRACE::2021-04-04.13:40:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-04.13:40:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-04.13:40:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.13:40:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.13:40:22::SCWPlatform::Trying to set the existing hwdb with name top_s_19
TRACE::2021-04-04.13:40:22::SCWPlatform::Opened existing hwdb top_s_19
TRACE::2021-04-04.13:40:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.13:40:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.13:40:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.13:40:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.13:40:22::SCWReader::No isolation master present  
LOG::2021-04-04.13:40:25::SCWPlatform::Started generating the artifacts platform shift_led_hw
TRACE::2021-04-04.13:40:25::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-04.13:40:25::SCWPlatform::Started generating the artifacts for system configuration shift_led_hw
LOG::2021-04-04.13:40:25::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-04-04.13:40:25::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-04-04.13:40:25::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-04-04.13:40:25::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-04-04.13:40:25::SCWSystem::Checking the domain standalone_domain
LOG::2021-04-04.13:40:25::SCWSystem::Not a boot domain 
LOG::2021-04-04.13:40:25::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-04-04.13:40:25::SCWDomain::Generating domain artifcats
TRACE::2021-04-04.13:40:25::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-04.13:40:25::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/export/shift_led_hw/sw/shift_led_hw/qemu/
TRACE::2021-04-04.13:40:25::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/export/shift_led_hw/sw/shift_led_hw/standalone_domain/qemu/
TRACE::2021-04-04.13:40:25::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-04.13:40:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.13:40:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.13:40:25::SCWPlatform::Trying to set the existing hwdb with name top_s_19
TRACE::2021-04-04.13:40:25::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2021-04-04.13:40:25::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2021-04-04.13:40:25::SCWPlatform::Opened new HwDB with name top_s_20
TRACE::2021-04-04.13:40:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.13:40:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.13:40:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.13:40:25::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-04-04.13:40:25::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.13:40:25::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-04.13:40:25::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-04.13:40:25::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-04-04.13:40:25::SCWMssOS::skipping the bsp build ... 
TRACE::2021-04-04.13:40:25::SCWMssOS::Copying to export directory.
TRACE::2021-04-04.13:40:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-04.13:40:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-04.13:40:25::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-04-04.13:40:25::SCWSystem::Completed Processing the sysconfig shift_led_hw
LOG::2021-04-04.13:40:25::SCWPlatform::Completed generating the artifacts for system configuration shift_led_hw
TRACE::2021-04-04.13:40:25::SCWPlatform::Started preparing the platform 
TRACE::2021-04-04.13:40:25::SCWSystem::Writing the bif file for system config shift_led_hw
TRACE::2021-04-04.13:40:25::SCWSystem::dir created 
TRACE::2021-04-04.13:40:25::SCWSystem::Writing the bif 
TRACE::2021-04-04.13:40:25::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-04.13:40:25::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-04.13:40:25::SCWPlatform::Completed generating the platform
TRACE::2021-04-04.13:40:25::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.13:40:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-04.13:40:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-04.13:40:25::SCWMssOS::Commit changes completed.
TRACE::2021-04-04.13:40:25::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.13:40:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-04.13:40:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-04.13:40:25::SCWMssOS::Commit changes completed.
TRACE::2021-04-04.13:40:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.13:40:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.13:40:25::SCWPlatform::Trying to set the existing hwdb with name top_s_20
TRACE::2021-04-04.13:40:25::SCWPlatform::Opened existing hwdb top_s_20
TRACE::2021-04-04.13:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.13:40:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.13:40:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.13:40:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-04.13:40:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.13:40:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.13:40:26::SCWPlatform::Trying to set the existing hwdb with name top_s_20
TRACE::2021-04-04.13:40:26::SCWPlatform::Opened existing hwdb top_s_20
TRACE::2021-04-04.13:40:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.13:40:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.13:40:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.13:40:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.13:40:26::SCWWriter::formatted JSON is {
	"platformName":	"shift_led_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"shift_led_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Projects/shift_led/top_s.xsa",
	"platIntHandOff":	"<platformDir>/hw/top_s.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"shift_led_hw",
	"systems":	[{
			"systemName":	"shift_led_hw",
			"systemDesc":	"shift_led_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"shift_led_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d0b5c9f203e17cbdf92cd904a5fdc971",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"d63986859364a699870b093e95ea0301",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-04.13:40:26::SCWPlatform::updated the xpfm file.
TRACE::2021-04-04.13:40:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw
TRACE::2021-04-04.13:40:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/hw/top_s.xsa
TRACE::2021-04-04.13:40:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-04-04.13:40:26::SCWPlatform::Trying to set the existing hwdb with name top_s_20
TRACE::2021-04-04.13:40:26::SCWPlatform::Opened existing hwdb top_s_20
TRACE::2021-04-04.13:40:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-04.13:40:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-04-04.13:40:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-04.13:40:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Testing_Dir/Vitis_Test_Software/shift_led_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
