// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module compute_row_operations_compute_row_operations_Pipeline_VITIS_LOOP_37_6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        size_vnode,
        syndrome_cache_reload,
        syndrome_cache_1_reload,
        syndrome_cache_2_reload,
        L_cache_1_address0,
        L_cache_1_ce0,
        L_cache_1_we0,
        L_cache_1_d0,
        L_cache_1_address1,
        L_cache_1_ce1,
        L_cache_1_q1,
        L_cache_2_address0,
        L_cache_2_ce0,
        L_cache_2_we0,
        L_cache_2_d0,
        L_cache_2_address1,
        L_cache_2_ce1,
        L_cache_2_q1,
        L_cache_3_address0,
        L_cache_3_ce0,
        L_cache_3_we0,
        L_cache_3_d0,
        L_cache_3_address1,
        L_cache_3_ce1,
        L_cache_3_q1,
        L_cache_4_address0,
        L_cache_4_ce0,
        L_cache_4_we0,
        L_cache_4_d0,
        L_cache_4_address1,
        L_cache_4_ce1,
        L_cache_4_q1,
        L_cache_5_address0,
        L_cache_5_ce0,
        L_cache_5_we0,
        L_cache_5_d0,
        L_cache_5_address1,
        L_cache_5_ce1,
        L_cache_5_q1,
        L_cache_6_address0,
        L_cache_6_ce0,
        L_cache_6_we0,
        L_cache_6_d0,
        L_cache_6_q0,
        L_cache_6_address1,
        L_cache_6_ce1,
        L_cache_6_we1,
        L_cache_6_d1,
        L_cache_7_address0,
        L_cache_7_ce0,
        L_cache_7_we0,
        L_cache_7_d0,
        L_cache_7_q0,
        L_cache_7_address1,
        L_cache_7_ce1,
        L_cache_7_we1,
        L_cache_7_d1,
        L_cache_8_address0,
        L_cache_8_ce0,
        L_cache_8_we0,
        L_cache_8_d0,
        L_cache_8_q0,
        L_cache_8_address1,
        L_cache_8_ce1,
        L_cache_8_we1,
        L_cache_8_d1,
        L_cache_9_address0,
        L_cache_9_ce0,
        L_cache_9_we0,
        L_cache_9_d0,
        L_cache_9_q0,
        L_cache_9_address1,
        L_cache_9_ce1,
        L_cache_9_we1,
        L_cache_9_d1,
        L_cache_address0,
        L_cache_ce0,
        L_cache_we0,
        L_cache_d0,
        L_cache_address1,
        L_cache_ce1,
        L_cache_q1,
        size_checks,
        non_zero_cache_address0,
        non_zero_cache_ce0,
        non_zero_cache_q0,
        non_zero_cache_1_address0,
        non_zero_cache_1_ce0,
        non_zero_cache_1_q0,
        non_zero_cache_2_address0,
        non_zero_cache_2_ce0,
        non_zero_cache_2_q0,
        non_zero_cache_3_address0,
        non_zero_cache_3_ce0,
        non_zero_cache_3_q0,
        non_zero_cache_4_address0,
        non_zero_cache_4_ce0,
        non_zero_cache_4_q0,
        non_zero_cache_5_address0,
        non_zero_cache_5_ce0,
        non_zero_cache_5_q0,
        non_zero_cache_6_address0,
        non_zero_cache_6_ce0,
        non_zero_cache_6_q0,
        non_zero_cache_7_address0,
        non_zero_cache_7_ce0,
        non_zero_cache_7_q0,
        non_zero_cache_8_address0,
        non_zero_cache_8_ce0,
        non_zero_cache_8_q0,
        non_zero_cache_9_address0,
        non_zero_cache_9_ce0,
        non_zero_cache_9_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] size_vnode;
input  [0:0] syndrome_cache_reload;
input  [0:0] syndrome_cache_1_reload;
input  [0:0] syndrome_cache_2_reload;
output  [1:0] L_cache_1_address0;
output   L_cache_1_ce0;
output   L_cache_1_we0;
output  [31:0] L_cache_1_d0;
output  [1:0] L_cache_1_address1;
output   L_cache_1_ce1;
input  [31:0] L_cache_1_q1;
output  [1:0] L_cache_2_address0;
output   L_cache_2_ce0;
output   L_cache_2_we0;
output  [31:0] L_cache_2_d0;
output  [1:0] L_cache_2_address1;
output   L_cache_2_ce1;
input  [31:0] L_cache_2_q1;
output  [1:0] L_cache_3_address0;
output   L_cache_3_ce0;
output   L_cache_3_we0;
output  [31:0] L_cache_3_d0;
output  [1:0] L_cache_3_address1;
output   L_cache_3_ce1;
input  [31:0] L_cache_3_q1;
output  [1:0] L_cache_4_address0;
output   L_cache_4_ce0;
output   L_cache_4_we0;
output  [31:0] L_cache_4_d0;
output  [1:0] L_cache_4_address1;
output   L_cache_4_ce1;
input  [31:0] L_cache_4_q1;
output  [1:0] L_cache_5_address0;
output   L_cache_5_ce0;
output   L_cache_5_we0;
output  [31:0] L_cache_5_d0;
output  [1:0] L_cache_5_address1;
output   L_cache_5_ce1;
input  [31:0] L_cache_5_q1;
output  [1:0] L_cache_6_address0;
output   L_cache_6_ce0;
output   L_cache_6_we0;
output  [31:0] L_cache_6_d0;
input  [31:0] L_cache_6_q0;
output  [1:0] L_cache_6_address1;
output   L_cache_6_ce1;
output   L_cache_6_we1;
output  [31:0] L_cache_6_d1;
output  [1:0] L_cache_7_address0;
output   L_cache_7_ce0;
output   L_cache_7_we0;
output  [31:0] L_cache_7_d0;
input  [31:0] L_cache_7_q0;
output  [1:0] L_cache_7_address1;
output   L_cache_7_ce1;
output   L_cache_7_we1;
output  [31:0] L_cache_7_d1;
output  [1:0] L_cache_8_address0;
output   L_cache_8_ce0;
output   L_cache_8_we0;
output  [31:0] L_cache_8_d0;
input  [31:0] L_cache_8_q0;
output  [1:0] L_cache_8_address1;
output   L_cache_8_ce1;
output   L_cache_8_we1;
output  [31:0] L_cache_8_d1;
output  [1:0] L_cache_9_address0;
output   L_cache_9_ce0;
output   L_cache_9_we0;
output  [31:0] L_cache_9_d0;
input  [31:0] L_cache_9_q0;
output  [1:0] L_cache_9_address1;
output   L_cache_9_ce1;
output   L_cache_9_we1;
output  [31:0] L_cache_9_d1;
output  [1:0] L_cache_address0;
output   L_cache_ce0;
output   L_cache_we0;
output  [31:0] L_cache_d0;
output  [1:0] L_cache_address1;
output   L_cache_ce1;
input  [31:0] L_cache_q1;
input  [31:0] size_checks;
output  [1:0] non_zero_cache_address0;
output   non_zero_cache_ce0;
input  [0:0] non_zero_cache_q0;
output  [1:0] non_zero_cache_1_address0;
output   non_zero_cache_1_ce0;
input  [0:0] non_zero_cache_1_q0;
output  [1:0] non_zero_cache_2_address0;
output   non_zero_cache_2_ce0;
input  [0:0] non_zero_cache_2_q0;
output  [1:0] non_zero_cache_3_address0;
output   non_zero_cache_3_ce0;
input  [0:0] non_zero_cache_3_q0;
output  [1:0] non_zero_cache_4_address0;
output   non_zero_cache_4_ce0;
input  [0:0] non_zero_cache_4_q0;
output  [1:0] non_zero_cache_5_address0;
output   non_zero_cache_5_ce0;
input  [0:0] non_zero_cache_5_q0;
output  [1:0] non_zero_cache_6_address0;
output   non_zero_cache_6_ce0;
input  [0:0] non_zero_cache_6_q0;
output  [1:0] non_zero_cache_7_address0;
output   non_zero_cache_7_ce0;
input  [0:0] non_zero_cache_7_q0;
output  [1:0] non_zero_cache_8_address0;
output   non_zero_cache_8_ce0;
input  [0:0] non_zero_cache_8_q0;
output  [1:0] non_zero_cache_9_address0;
output   non_zero_cache_9_ce0;
input  [0:0] non_zero_cache_9_q0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln38_reg_3913;
reg   [0:0] icmp_ln37_reg_3887;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [4:0] minpos_0453_reg_595;
reg   [4:0] minpos_0453_reg_595_pp0_iter6_reg;
wire    ap_block_pp0_stage1_11001;
reg   [4:0] minpos_0453_reg_595_pp0_iter7_reg;
reg   [4:0] minpos_0453_reg_595_pp0_iter8_reg;
reg   [4:0] minpos_0453_reg_595_pp0_iter9_reg;
reg   [4:0] minpos_0453_reg_595_pp0_iter10_reg;
reg   [4:0] minpos_0453_reg_595_pp0_iter11_reg;
reg   [4:0] minpos_0453_reg_595_pp0_iter12_reg;
wire   [31:0] grp_fu_773_p2;
reg   [31:0] reg_939;
wire    ap_block_pp0_stage0_11001;
wire   [31:0] grp_fu_777_p2;
reg   [31:0] reg_945;
wire   [31:0] grp_fu_781_p2;
reg   [31:0] reg_951;
wire   [31:0] grp_fu_785_p2;
reg   [31:0] reg_957;
wire   [0:0] cmp61_9_fu_963_p2;
reg   [0:0] cmp61_9_reg_3818;
wire   [0:0] cmp61_8_fu_969_p2;
reg   [0:0] cmp61_8_reg_3823;
wire   [0:0] cmp61_7_fu_975_p2;
reg   [0:0] cmp61_7_reg_3829;
wire   [0:0] cmp61_6_fu_981_p2;
reg   [0:0] cmp61_6_reg_3835;
wire   [0:0] cmp61_5_fu_987_p2;
reg   [0:0] cmp61_5_reg_3841;
wire   [0:0] cmp61_4_fu_993_p2;
reg   [0:0] cmp61_4_reg_3847;
wire   [0:0] cmp61_3_fu_999_p2;
reg   [0:0] cmp61_3_reg_3853;
wire   [0:0] cmp61_2_fu_1005_p2;
reg   [0:0] cmp61_2_reg_3859;
wire   [0:0] cmp61_1_fu_1011_p2;
reg   [0:0] cmp61_1_reg_3865;
wire   [0:0] cmp61_fu_1017_p2;
reg   [0:0] cmp61_reg_3872;
reg   [1:0] i_1_reg_3876;
reg   [1:0] i_1_reg_3876_pp0_iter1_reg;
reg   [1:0] i_1_reg_3876_pp0_iter2_reg;
reg   [1:0] i_1_reg_3876_pp0_iter3_reg;
reg   [1:0] i_1_reg_3876_pp0_iter4_reg;
wire   [0:0] icmp_ln37_fu_1031_p2;
reg   [0:0] icmp_ln37_reg_3887_pp0_iter1_reg;
reg   [0:0] icmp_ln37_reg_3887_pp0_iter2_reg;
reg   [0:0] icmp_ln37_reg_3887_pp0_iter3_reg;
reg   [0:0] icmp_ln37_reg_3887_pp0_iter4_reg;
reg   [0:0] icmp_ln37_reg_3887_pp0_iter5_reg;
wire   [63:0] zext_ln37_fu_1043_p1;
reg   [63:0] zext_ln37_reg_3891;
reg   [63:0] zext_ln37_reg_3891_pp0_iter1_reg;
reg   [63:0] zext_ln37_reg_3891_pp0_iter2_reg;
reg   [63:0] zext_ln37_reg_3891_pp0_iter3_reg;
reg   [63:0] zext_ln37_reg_3891_pp0_iter4_reg;
wire   [0:0] icmp_ln38_fu_1062_p2;
reg   [0:0] icmp_ln38_reg_3913_pp0_iter1_reg;
reg   [0:0] icmp_ln38_reg_3913_pp0_iter2_reg;
reg   [0:0] icmp_ln38_reg_3913_pp0_iter3_reg;
reg   [0:0] icmp_ln38_reg_3913_pp0_iter4_reg;
reg   [0:0] icmp_ln38_reg_3913_pp0_iter5_reg;
reg   [1:0] L_cache_addr_reg_3917;
reg   [1:0] L_cache_addr_reg_3917_pp0_iter1_reg;
reg   [1:0] L_cache_addr_reg_3917_pp0_iter2_reg;
reg   [1:0] L_cache_addr_reg_3917_pp0_iter3_reg;
reg   [1:0] L_cache_addr_reg_3917_pp0_iter4_reg;
reg   [1:0] L_cache_addr_reg_3917_pp0_iter5_reg;
reg   [1:0] L_cache_addr_reg_3917_pp0_iter6_reg;
reg   [1:0] L_cache_addr_reg_3917_pp0_iter7_reg;
reg   [1:0] L_cache_addr_reg_3917_pp0_iter8_reg;
reg   [1:0] L_cache_addr_reg_3917_pp0_iter9_reg;
reg   [1:0] L_cache_addr_reg_3917_pp0_iter10_reg;
reg   [1:0] L_cache_addr_reg_3917_pp0_iter11_reg;
reg   [1:0] L_cache_addr_reg_3917_pp0_iter12_reg;
reg   [1:0] L_cache_addr_reg_3917_pp0_iter13_reg;
reg   [1:0] L_cache_1_addr_reg_3928;
reg   [1:0] L_cache_1_addr_reg_3928_pp0_iter1_reg;
reg   [1:0] L_cache_1_addr_reg_3928_pp0_iter2_reg;
reg   [1:0] L_cache_1_addr_reg_3928_pp0_iter3_reg;
reg   [1:0] L_cache_1_addr_reg_3928_pp0_iter4_reg;
reg   [1:0] L_cache_1_addr_reg_3928_pp0_iter5_reg;
reg   [1:0] L_cache_1_addr_reg_3928_pp0_iter6_reg;
reg   [1:0] L_cache_1_addr_reg_3928_pp0_iter7_reg;
reg   [1:0] L_cache_1_addr_reg_3928_pp0_iter8_reg;
reg   [1:0] L_cache_2_addr_reg_3934;
reg   [1:0] L_cache_2_addr_reg_3934_pp0_iter1_reg;
reg   [1:0] L_cache_2_addr_reg_3934_pp0_iter2_reg;
reg   [1:0] L_cache_2_addr_reg_3934_pp0_iter3_reg;
reg   [1:0] L_cache_2_addr_reg_3934_pp0_iter4_reg;
reg   [1:0] L_cache_2_addr_reg_3934_pp0_iter5_reg;
reg   [1:0] L_cache_2_addr_reg_3934_pp0_iter6_reg;
reg   [1:0] L_cache_2_addr_reg_3934_pp0_iter7_reg;
reg   [1:0] L_cache_2_addr_reg_3934_pp0_iter8_reg;
reg   [1:0] L_cache_3_addr_reg_3940;
reg   [1:0] L_cache_3_addr_reg_3940_pp0_iter1_reg;
reg   [1:0] L_cache_3_addr_reg_3940_pp0_iter2_reg;
reg   [1:0] L_cache_3_addr_reg_3940_pp0_iter3_reg;
reg   [1:0] L_cache_3_addr_reg_3940_pp0_iter4_reg;
reg   [1:0] L_cache_3_addr_reg_3940_pp0_iter5_reg;
reg   [1:0] L_cache_3_addr_reg_3940_pp0_iter6_reg;
reg   [1:0] L_cache_3_addr_reg_3940_pp0_iter7_reg;
reg   [1:0] L_cache_3_addr_reg_3940_pp0_iter8_reg;
reg   [1:0] L_cache_4_addr_reg_3946;
reg   [1:0] L_cache_4_addr_reg_3946_pp0_iter1_reg;
reg   [1:0] L_cache_4_addr_reg_3946_pp0_iter2_reg;
reg   [1:0] L_cache_4_addr_reg_3946_pp0_iter3_reg;
reg   [1:0] L_cache_4_addr_reg_3946_pp0_iter4_reg;
reg   [1:0] L_cache_4_addr_reg_3946_pp0_iter5_reg;
reg   [1:0] L_cache_4_addr_reg_3946_pp0_iter6_reg;
reg   [1:0] L_cache_4_addr_reg_3946_pp0_iter7_reg;
reg   [1:0] L_cache_4_addr_reg_3946_pp0_iter8_reg;
reg   [1:0] L_cache_5_addr_reg_3952;
reg   [1:0] L_cache_5_addr_reg_3952_pp0_iter1_reg;
reg   [1:0] L_cache_5_addr_reg_3952_pp0_iter2_reg;
reg   [1:0] L_cache_5_addr_reg_3952_pp0_iter3_reg;
reg   [1:0] L_cache_5_addr_reg_3952_pp0_iter4_reg;
reg   [1:0] L_cache_5_addr_reg_3952_pp0_iter5_reg;
reg   [1:0] L_cache_5_addr_reg_3952_pp0_iter6_reg;
reg   [1:0] L_cache_5_addr_reg_3952_pp0_iter7_reg;
reg   [1:0] L_cache_5_addr_reg_3952_pp0_iter8_reg;
reg   [1:0] L_cache_6_addr_reg_3958;
reg   [1:0] L_cache_6_addr_reg_3958_pp0_iter1_reg;
reg   [1:0] L_cache_6_addr_reg_3958_pp0_iter2_reg;
reg   [1:0] L_cache_6_addr_reg_3958_pp0_iter3_reg;
reg   [1:0] L_cache_6_addr_reg_3958_pp0_iter4_reg;
reg   [1:0] L_cache_6_addr_reg_3958_pp0_iter5_reg;
reg   [1:0] L_cache_6_addr_reg_3958_pp0_iter6_reg;
reg   [1:0] L_cache_6_addr_reg_3958_pp0_iter7_reg;
reg   [1:0] L_cache_6_addr_reg_3958_pp0_iter8_reg;
reg   [1:0] L_cache_6_addr_reg_3958_pp0_iter9_reg;
reg   [1:0] L_cache_7_addr_reg_3964;
reg   [1:0] L_cache_7_addr_reg_3964_pp0_iter1_reg;
reg   [1:0] L_cache_7_addr_reg_3964_pp0_iter2_reg;
reg   [1:0] L_cache_7_addr_reg_3964_pp0_iter3_reg;
reg   [1:0] L_cache_7_addr_reg_3964_pp0_iter4_reg;
reg   [1:0] L_cache_7_addr_reg_3964_pp0_iter5_reg;
reg   [1:0] L_cache_7_addr_reg_3964_pp0_iter6_reg;
reg   [1:0] L_cache_7_addr_reg_3964_pp0_iter7_reg;
reg   [1:0] L_cache_7_addr_reg_3964_pp0_iter8_reg;
reg   [1:0] L_cache_7_addr_reg_3964_pp0_iter9_reg;
reg   [1:0] L_cache_8_addr_reg_3970;
reg   [1:0] L_cache_8_addr_reg_3970_pp0_iter1_reg;
reg   [1:0] L_cache_8_addr_reg_3970_pp0_iter2_reg;
reg   [1:0] L_cache_8_addr_reg_3970_pp0_iter3_reg;
reg   [1:0] L_cache_8_addr_reg_3970_pp0_iter4_reg;
reg   [1:0] L_cache_8_addr_reg_3970_pp0_iter5_reg;
reg   [1:0] L_cache_8_addr_reg_3970_pp0_iter6_reg;
reg   [1:0] L_cache_8_addr_reg_3970_pp0_iter7_reg;
reg   [1:0] L_cache_8_addr_reg_3970_pp0_iter8_reg;
reg   [1:0] L_cache_8_addr_reg_3970_pp0_iter9_reg;
reg   [1:0] L_cache_9_addr_reg_3976;
reg   [1:0] L_cache_9_addr_reg_3976_pp0_iter1_reg;
reg   [1:0] L_cache_9_addr_reg_3976_pp0_iter2_reg;
reg   [1:0] L_cache_9_addr_reg_3976_pp0_iter3_reg;
reg   [1:0] L_cache_9_addr_reg_3976_pp0_iter4_reg;
reg   [1:0] L_cache_9_addr_reg_3976_pp0_iter5_reg;
reg   [1:0] L_cache_9_addr_reg_3976_pp0_iter6_reg;
reg   [1:0] L_cache_9_addr_reg_3976_pp0_iter7_reg;
reg   [1:0] L_cache_9_addr_reg_3976_pp0_iter8_reg;
reg   [1:0] L_cache_9_addr_reg_3976_pp0_iter9_reg;
wire   [31:0] abs_val_fu_1085_p1;
reg   [31:0] abs_val_reg_3987;
reg   [0:0] non_zero_cache_load_reg_3993;
reg   [0:0] non_zero_cache_load_reg_3993_pp0_iter1_reg;
reg   [0:0] non_zero_cache_load_reg_3993_pp0_iter2_reg;
reg   [0:0] non_zero_cache_load_reg_3993_pp0_iter3_reg;
reg   [0:0] non_zero_cache_load_reg_3993_pp0_iter4_reg;
reg   [0:0] non_zero_cache_load_reg_3993_pp0_iter5_reg;
reg   [0:0] non_zero_cache_load_reg_3993_pp0_iter6_reg;
reg   [0:0] non_zero_cache_load_reg_3993_pp0_iter7_reg;
reg   [0:0] non_zero_cache_load_reg_3993_pp0_iter8_reg;
wire   [0:0] icmp_ln55_fu_1104_p2;
reg   [0:0] icmp_ln55_reg_3998;
wire   [0:0] icmp_ln55_1_fu_1110_p2;
reg   [0:0] icmp_ln55_1_reg_4003;
wire   [31:0] abs_val_10_fu_1128_p1;
reg   [31:0] abs_val_10_reg_4013;
wire   [0:0] or_ln55_1_fu_1159_p2;
reg   [0:0] or_ln55_1_reg_4021;
reg   [31:0] val_2_reg_4027;
reg   [31:0] val_3_reg_4033;
reg   [31:0] val_3_reg_4033_pp0_iter1_reg;
reg   [31:0] val_4_reg_4039;
reg   [31:0] val_4_reg_4039_pp0_iter1_reg;
reg   [31:0] val_5_reg_4045;
reg   [31:0] val_5_reg_4045_pp0_iter1_reg;
reg   [31:0] val_5_reg_4045_pp0_iter2_reg;
reg   [31:0] val_6_reg_4051;
reg   [31:0] val_6_reg_4051_pp0_iter1_reg;
reg   [31:0] val_6_reg_4051_pp0_iter2_reg;
reg   [31:0] val_7_reg_4057;
reg   [31:0] val_7_reg_4057_pp0_iter1_reg;
reg   [31:0] val_7_reg_4057_pp0_iter2_reg;
reg   [31:0] val_7_reg_4057_pp0_iter3_reg;
reg   [31:0] val_8_reg_4063;
reg   [31:0] val_8_reg_4063_pp0_iter1_reg;
reg   [31:0] val_8_reg_4063_pp0_iter2_reg;
reg   [31:0] val_8_reg_4063_pp0_iter3_reg;
reg   [31:0] val_9_reg_4069;
reg   [31:0] val_9_reg_4069_pp0_iter1_reg;
reg   [31:0] val_9_reg_4069_pp0_iter2_reg;
reg   [31:0] val_9_reg_4069_pp0_iter3_reg;
reg   [31:0] val_9_reg_4069_pp0_iter4_reg;
wire   [0:0] and_ln54_fu_1174_p2;
reg   [0:0] and_ln54_reg_4075;
reg   [0:0] and_ln54_reg_4075_pp0_iter2_reg;
reg   [0:0] and_ln54_reg_4075_pp0_iter3_reg;
reg   [0:0] and_ln54_reg_4075_pp0_iter4_reg;
reg   [0:0] and_ln54_reg_4075_pp0_iter5_reg;
reg   [0:0] row_sign_reg_4081;
wire   [31:0] min1_20_fu_1192_p3;
reg   [31:0] min1_20_reg_4089;
reg   [31:0] min1_20_reg_4089_pp0_iter2_reg;
reg   [31:0] min1_20_reg_4089_pp0_iter3_reg;
reg   [31:0] min1_20_reg_4089_pp0_iter4_reg;
reg   [31:0] min1_20_reg_4089_pp0_iter5_reg;
reg   [0:0] sign_minpos_1_reg_4103;
reg   [0:0] sign_minpos_1_reg_4103_pp0_iter2_reg;
reg   [0:0] sign_minpos_1_reg_4103_pp0_iter3_reg;
reg   [0:0] sign_minpos_1_reg_4103_pp0_iter4_reg;
reg   [0:0] sign_minpos_1_reg_4103_pp0_iter5_reg;
wire   [0:0] grp_fu_838_p2;
reg   [0:0] tmp_16_reg_4110;
reg   [0:0] sign_minpos_3_reg_4120;
reg   [0:0] sign_minpos_3_reg_4120_pp0_iter2_reg;
reg   [0:0] sign_minpos_3_reg_4120_pp0_iter3_reg;
reg   [0:0] sign_minpos_3_reg_4120_pp0_iter4_reg;
reg   [0:0] sign_minpos_3_reg_4120_pp0_iter5_reg;
reg   [0:0] sign_minpos_5_reg_4132;
reg   [0:0] sign_minpos_5_reg_4132_pp0_iter2_reg;
reg   [0:0] sign_minpos_5_reg_4132_pp0_iter3_reg;
reg   [0:0] sign_minpos_5_reg_4132_pp0_iter4_reg;
reg   [0:0] sign_minpos_5_reg_4132_pp0_iter5_reg;
reg   [0:0] sign_minpos_7_reg_4144;
reg   [0:0] sign_minpos_7_reg_4144_pp0_iter2_reg;
reg   [0:0] sign_minpos_7_reg_4144_pp0_iter3_reg;
reg   [0:0] sign_minpos_7_reg_4144_pp0_iter4_reg;
reg   [0:0] sign_minpos_7_reg_4144_pp0_iter5_reg;
reg   [0:0] non_zero_cache_1_load_reg_4156;
reg   [0:0] non_zero_cache_1_load_reg_4156_pp0_iter2_reg;
reg   [0:0] non_zero_cache_1_load_reg_4156_pp0_iter3_reg;
reg   [0:0] non_zero_cache_1_load_reg_4156_pp0_iter4_reg;
reg   [0:0] non_zero_cache_1_load_reg_4156_pp0_iter5_reg;
reg   [0:0] non_zero_cache_1_load_reg_4156_pp0_iter6_reg;
reg   [0:0] non_zero_cache_1_load_reg_4156_pp0_iter7_reg;
reg   [0:0] non_zero_cache_1_load_reg_4156_pp0_iter8_reg;
wire   [0:0] and_ln55_3_fu_1305_p2;
reg   [0:0] and_ln55_3_reg_4160;
reg   [0:0] and_ln55_3_reg_4160_pp0_iter2_reg;
reg   [0:0] and_ln55_3_reg_4160_pp0_iter3_reg;
reg   [0:0] and_ln55_3_reg_4160_pp0_iter4_reg;
wire   [31:0] min2_3_fu_1325_p9;
reg   [31:0] min2_3_reg_4167;
reg   [31:0] min2_3_reg_4167_pp0_iter2_reg;
reg   [31:0] min2_3_reg_4167_pp0_iter3_reg;
reg   [31:0] min2_3_reg_4167_pp0_iter4_reg;
wire   [31:0] min2_fu_1345_p3;
reg   [31:0] min2_reg_4176;
reg   [31:0] min2_reg_4176_pp0_iter2_reg;
reg   [31:0] min2_reg_4176_pp0_iter3_reg;
reg   [31:0] min2_reg_4176_pp0_iter4_reg;
wire   [0:0] row_sign_1_fu_1352_p2;
reg   [0:0] row_sign_1_reg_4185;
wire   [31:0] abs_val_11_fu_1367_p1;
reg   [31:0] abs_val_11_reg_4190;
reg   [0:0] non_zero_cache_2_load_reg_4198;
reg   [0:0] non_zero_cache_2_load_reg_4198_pp0_iter2_reg;
reg   [0:0] non_zero_cache_2_load_reg_4198_pp0_iter3_reg;
reg   [0:0] non_zero_cache_2_load_reg_4198_pp0_iter4_reg;
reg   [0:0] non_zero_cache_2_load_reg_4198_pp0_iter5_reg;
reg   [0:0] non_zero_cache_2_load_reg_4198_pp0_iter6_reg;
reg   [0:0] non_zero_cache_2_load_reg_4198_pp0_iter7_reg;
reg   [0:0] non_zero_cache_2_load_reg_4198_pp0_iter8_reg;
wire   [0:0] or_ln55_3_fu_1399_p2;
reg   [0:0] or_ln55_3_reg_4204;
wire   [0:0] row_sign_2_fu_1405_p2;
reg   [0:0] row_sign_2_reg_4210;
reg   [0:0] non_zero_cache_3_load_reg_4215;
reg   [0:0] non_zero_cache_3_load_reg_4215_pp0_iter2_reg;
reg   [0:0] non_zero_cache_3_load_reg_4215_pp0_iter3_reg;
reg   [0:0] non_zero_cache_3_load_reg_4215_pp0_iter4_reg;
reg   [0:0] non_zero_cache_3_load_reg_4215_pp0_iter5_reg;
reg   [0:0] non_zero_cache_3_load_reg_4215_pp0_iter6_reg;
reg   [0:0] non_zero_cache_3_load_reg_4215_pp0_iter7_reg;
wire   [0:0] row_sign_3_fu_1410_p2;
reg   [0:0] row_sign_3_reg_4221;
reg   [0:0] non_zero_cache_4_load_reg_4226;
reg   [0:0] non_zero_cache_4_load_reg_4226_pp0_iter2_reg;
reg   [0:0] non_zero_cache_4_load_reg_4226_pp0_iter3_reg;
reg   [0:0] non_zero_cache_4_load_reg_4226_pp0_iter4_reg;
reg   [0:0] non_zero_cache_4_load_reg_4226_pp0_iter5_reg;
reg   [0:0] non_zero_cache_4_load_reg_4226_pp0_iter6_reg;
reg   [0:0] non_zero_cache_4_load_reg_4226_pp0_iter7_reg;
wire   [0:0] row_sign_4_fu_1415_p2;
reg   [0:0] row_sign_4_reg_4232;
reg   [0:0] non_zero_cache_5_load_reg_4237;
reg   [0:0] non_zero_cache_5_load_reg_4237_pp0_iter2_reg;
reg   [0:0] non_zero_cache_5_load_reg_4237_pp0_iter3_reg;
reg   [0:0] non_zero_cache_5_load_reg_4237_pp0_iter4_reg;
reg   [0:0] non_zero_cache_5_load_reg_4237_pp0_iter5_reg;
reg   [0:0] non_zero_cache_5_load_reg_4237_pp0_iter6_reg;
reg   [0:0] non_zero_cache_5_load_reg_4237_pp0_iter7_reg;
wire   [0:0] sign_minpos_9_fu_1424_p3;
reg   [0:0] sign_minpos_9_reg_4243;
reg   [0:0] sign_minpos_9_reg_4243_pp0_iter2_reg;
reg   [0:0] sign_minpos_9_reg_4243_pp0_iter3_reg;
reg   [0:0] sign_minpos_9_reg_4243_pp0_iter4_reg;
wire   [0:0] row_sign_5_fu_1432_p2;
reg   [0:0] row_sign_5_reg_4249;
wire   [0:0] sign_minpos_11_fu_1442_p3;
reg   [0:0] sign_minpos_11_reg_4254;
reg   [0:0] sign_minpos_11_reg_4254_pp0_iter2_reg;
reg   [0:0] sign_minpos_11_reg_4254_pp0_iter3_reg;
reg   [0:0] sign_minpos_11_reg_4254_pp0_iter4_reg;
wire   [0:0] row_sign_6_fu_1450_p2;
reg   [0:0] row_sign_6_reg_4260;
reg   [0:0] sign_minpos_13_reg_4266;
reg   [0:0] sign_minpos_13_reg_4266_pp0_iter2_reg;
reg   [0:0] sign_minpos_13_reg_4266_pp0_iter3_reg;
reg   [0:0] sign_minpos_13_reg_4266_pp0_iter4_reg;
reg   [0:0] sign_minpos_15_reg_4273;
reg   [0:0] sign_minpos_15_reg_4273_pp0_iter2_reg;
reg   [0:0] sign_minpos_15_reg_4273_pp0_iter3_reg;
reg   [0:0] sign_minpos_15_reg_4273_pp0_iter4_reg;
reg   [0:0] sign_minpos_17_reg_4280;
reg   [0:0] sign_minpos_17_reg_4280_pp0_iter2_reg;
reg   [0:0] sign_minpos_17_reg_4280_pp0_iter3_reg;
reg   [0:0] sign_minpos_17_reg_4280_pp0_iter4_reg;
wire   [0:0] sel_tmp94_demorgan_fu_1492_p2;
reg   [0:0] sel_tmp94_demorgan_reg_4287;
wire   [0:0] sel_tmp100_demorgan_fu_1496_p2;
reg   [0:0] sel_tmp100_demorgan_reg_4292;
wire   [0:0] sel_tmp108_demorgan_fu_1501_p2;
reg   [0:0] sel_tmp108_demorgan_reg_4297;
wire   [0:0] sel_tmp118_demorgan_fu_1506_p2;
reg   [0:0] sel_tmp118_demorgan_reg_4302;
wire   [0:0] sign_minpos_fu_1511_p2;
reg   [0:0] sign_minpos_reg_4308;
reg   [0:0] sign_minpos_reg_4308_pp0_iter3_reg;
reg   [0:0] sign_minpos_reg_4308_pp0_iter4_reg;
reg   [0:0] sign_minpos_reg_4308_pp0_iter5_reg;
wire   [0:0] and_ln55_6_fu_1612_p2;
reg   [0:0] and_ln55_6_reg_4314;
reg   [0:0] and_ln55_6_reg_4314_pp0_iter3_reg;
reg   [0:0] and_ln55_6_reg_4314_pp0_iter4_reg;
reg   [0:0] and_ln55_6_reg_4314_pp0_iter5_reg;
wire   [31:0] min2_7_fu_1631_p9;
reg   [31:0] min2_7_reg_4320;
reg   [31:0] min2_7_reg_4320_pp0_iter3_reg;
reg   [31:0] min2_7_reg_4320_pp0_iter4_reg;
reg   [31:0] min2_7_reg_4320_pp0_iter5_reg;
wire   [31:0] min1_21_fu_1650_p3;
reg   [31:0] min1_21_reg_4329;
reg   [31:0] min1_21_reg_4329_pp0_iter3_reg;
reg   [31:0] min1_21_reg_4329_pp0_iter4_reg;
reg   [31:0] min1_21_reg_4329_pp0_iter5_reg;
wire   [31:0] abs_val_12_fu_1668_p1;
reg   [31:0] abs_val_12_reg_4338;
wire   [0:0] or_ln55_5_fu_1700_p2;
reg   [0:0] or_ln55_5_reg_4346;
wire   [8:0] sel_tmp9_fu_1817_p10;
reg   [8:0] sel_tmp9_reg_4372;
reg   [8:0] sel_tmp9_reg_4372_pp0_iter3_reg;
reg   [8:0] sel_tmp9_reg_4372_pp0_iter4_reg;
reg   [8:0] sel_tmp9_reg_4372_pp0_iter5_reg;
wire   [0:0] row_sign_10_fu_1838_p23;
reg   [0:0] row_sign_10_reg_4380;
reg   [0:0] row_sign_10_reg_4380_pp0_iter3_reg;
reg   [0:0] row_sign_10_reg_4380_pp0_iter4_reg;
wire   [31:0] zext_ln77_fu_1890_p1;
wire   [31:0] zext_ln77_1_fu_1906_p1;
wire   [31:0] zext_ln77_2_fu_1922_p1;
wire   [31:0] zext_ln77_3_fu_1938_p1;
wire   [31:0] zext_ln77_4_fu_1970_p1;
wire   [0:0] and_ln55_9_fu_2104_p2;
reg   [0:0] and_ln55_9_reg_4428;
reg   [0:0] and_ln55_9_reg_4428_pp0_iter3_reg;
reg   [0:0] and_ln55_9_reg_4428_pp0_iter4_reg;
wire   [31:0] min2_11_fu_2123_p9;
reg   [31:0] min2_11_reg_4434;
reg   [31:0] min2_11_reg_4434_pp0_iter3_reg;
reg   [31:0] min2_11_reg_4434_pp0_iter4_reg;
wire   [31:0] min1_22_fu_2142_p3;
reg   [31:0] min1_22_reg_4443;
reg   [31:0] min1_22_reg_4443_pp0_iter3_reg;
reg   [31:0] min1_22_reg_4443_pp0_iter4_reg;
wire   [31:0] abs_val_13_fu_2160_p1;
reg   [31:0] abs_val_13_reg_4452;
wire   [0:0] or_ln55_7_fu_2192_p2;
reg   [0:0] or_ln55_7_reg_4460;
reg   [0:0] non_zero_cache_6_load_reg_4466;
reg   [0:0] non_zero_cache_6_load_reg_4466_pp0_iter3_reg;
reg   [0:0] non_zero_cache_6_load_reg_4466_pp0_iter4_reg;
reg   [0:0] non_zero_cache_6_load_reg_4466_pp0_iter5_reg;
reg   [0:0] non_zero_cache_6_load_reg_4466_pp0_iter6_reg;
reg   [0:0] non_zero_cache_6_load_reg_4466_pp0_iter7_reg;
reg   [0:0] non_zero_cache_6_load_reg_4466_pp0_iter8_reg;
reg   [0:0] non_zero_cache_7_load_reg_4472;
reg   [0:0] non_zero_cache_7_load_reg_4472_pp0_iter3_reg;
reg   [0:0] non_zero_cache_7_load_reg_4472_pp0_iter4_reg;
reg   [0:0] non_zero_cache_7_load_reg_4472_pp0_iter5_reg;
reg   [0:0] non_zero_cache_7_load_reg_4472_pp0_iter6_reg;
reg   [0:0] non_zero_cache_7_load_reg_4472_pp0_iter7_reg;
reg   [0:0] non_zero_cache_7_load_reg_4472_pp0_iter8_reg;
reg   [0:0] non_zero_cache_8_load_reg_4478;
reg   [0:0] non_zero_cache_8_load_reg_4478_pp0_iter3_reg;
reg   [0:0] non_zero_cache_8_load_reg_4478_pp0_iter4_reg;
reg   [0:0] non_zero_cache_8_load_reg_4478_pp0_iter5_reg;
reg   [0:0] non_zero_cache_8_load_reg_4478_pp0_iter6_reg;
reg   [0:0] non_zero_cache_8_load_reg_4478_pp0_iter7_reg;
reg   [0:0] non_zero_cache_8_load_reg_4478_pp0_iter8_reg;
reg   [0:0] non_zero_cache_9_load_reg_4484;
reg   [0:0] non_zero_cache_9_load_reg_4484_pp0_iter3_reg;
reg   [0:0] non_zero_cache_9_load_reg_4484_pp0_iter4_reg;
reg   [0:0] non_zero_cache_9_load_reg_4484_pp0_iter5_reg;
reg   [0:0] non_zero_cache_9_load_reg_4484_pp0_iter6_reg;
reg   [0:0] non_zero_cache_9_load_reg_4484_pp0_iter7_reg;
reg   [0:0] non_zero_cache_9_load_reg_4484_pp0_iter8_reg;
wire   [31:0] zext_ln77_6_fu_2208_p1;
wire   [31:0] zext_ln77_7_fu_2223_p1;
wire   [31:0] zext_ln77_8_fu_2238_p1;
wire   [31:0] zext_ln77_9_fu_2253_p1;
wire   [0:0] and_ln55_12_fu_2355_p2;
reg   [0:0] and_ln55_12_reg_4510;
reg   [0:0] and_ln55_12_reg_4510_pp0_iter4_reg;
reg   [0:0] and_ln55_12_reg_4510_pp0_iter5_reg;
wire   [31:0] min2_15_fu_2374_p9;
reg   [31:0] min2_15_reg_4516;
reg   [31:0] min2_15_reg_4516_pp0_iter4_reg;
reg   [31:0] min2_15_reg_4516_pp0_iter5_reg;
wire   [31:0] min1_23_fu_2393_p3;
reg   [31:0] min1_23_reg_4525;
reg   [31:0] min1_23_reg_4525_pp0_iter4_reg;
reg   [31:0] min1_23_reg_4525_pp0_iter5_reg;
wire   [31:0] abs_val_14_fu_2411_p1;
reg   [31:0] abs_val_14_reg_4534;
wire   [0:0] or_ln55_9_fu_2443_p2;
reg   [0:0] or_ln55_9_reg_4542;
wire   [0:0] and_ln55_15_fu_2546_p2;
reg   [0:0] and_ln55_15_reg_4548;
reg   [0:0] and_ln55_15_reg_4548_pp0_iter4_reg;
wire   [31:0] min2_19_fu_2565_p9;
reg   [31:0] min2_19_reg_4554;
reg   [31:0] min2_19_reg_4554_pp0_iter4_reg;
wire   [31:0] min1_24_fu_2584_p3;
reg   [31:0] min1_24_reg_4563;
reg   [31:0] min1_24_reg_4563_pp0_iter4_reg;
wire   [31:0] abs_val_15_fu_2602_p1;
reg   [31:0] abs_val_15_reg_4572;
wire   [0:0] or_ln55_11_fu_2634_p2;
reg   [0:0] or_ln55_11_reg_4580;
wire   [31:0] grp_fu_795_p1;
reg   [31:0] conv_i2_reg_4586;
wire   [31:0] grp_fu_798_p1;
reg   [31:0] conv_i25_1_reg_4591;
wire   [31:0] grp_fu_801_p1;
reg   [31:0] conv_i25_2_reg_4596;
wire   [31:0] grp_fu_804_p1;
reg   [31:0] conv_i25_3_reg_4601;
wire   [31:0] grp_fu_807_p1;
reg   [31:0] conv_i25_4_reg_4606;
wire   [31:0] grp_fu_810_p1;
reg   [31:0] conv_i25_5_reg_4611;
wire   [0:0] and_ln55_18_fu_2737_p2;
reg   [0:0] and_ln55_18_reg_4616;
reg   [0:0] and_ln55_18_reg_4616_pp0_iter5_reg;
wire   [31:0] min2_23_fu_2756_p9;
reg   [31:0] min2_23_reg_4622;
reg   [31:0] min2_23_reg_4622_pp0_iter5_reg;
wire   [31:0] min1_25_fu_2775_p3;
reg   [31:0] min1_25_reg_4631;
reg   [31:0] min1_25_reg_4631_pp0_iter5_reg;
wire   [31:0] abs_val_16_fu_2793_p1;
reg   [31:0] abs_val_16_reg_4640;
wire   [0:0] or_ln55_13_fu_2825_p2;
reg   [0:0] or_ln55_13_reg_4648;
reg   [31:0] conv_i25_6_reg_4654;
reg   [31:0] conv_i25_7_reg_4659;
reg   [31:0] conv_i25_8_reg_4664;
reg   [31:0] conv_i25_9_reg_4669;
wire   [0:0] and_ln55_21_fu_2928_p2;
reg   [0:0] and_ln55_21_reg_4674;
wire   [31:0] min2_27_fu_2947_p9;
reg   [31:0] min2_27_reg_4680;
wire   [31:0] min1_26_fu_2966_p3;
reg   [31:0] min1_26_reg_4689;
wire   [31:0] abs_val_17_fu_2984_p1;
reg   [31:0] abs_val_17_reg_4698;
wire   [0:0] or_ln55_15_fu_3016_p2;
reg   [0:0] or_ln55_15_reg_4706;
wire   [0:0] and_ln55_24_fu_3119_p2;
reg   [0:0] and_ln55_24_reg_4712;
wire   [31:0] min2_31_fu_3138_p9;
reg   [31:0] min2_31_reg_4718;
wire   [31:0] min1_27_fu_3157_p3;
reg   [31:0] min1_27_reg_4727;
wire   [31:0] abs_val_18_fu_3175_p1;
reg   [31:0] abs_val_18_reg_4736;
wire   [0:0] or_ln55_17_fu_3207_p2;
reg   [0:0] or_ln55_17_reg_4744;
wire   [31:0] grp_fu_743_p2;
reg   [31:0] mul_i_reg_4750;
wire   [31:0] grp_fu_748_p2;
reg   [31:0] mul_i_1_reg_4755;
wire   [31:0] grp_fu_753_p2;
reg   [31:0] mul_i_2_reg_4760;
wire   [31:0] grp_fu_758_p2;
reg   [31:0] mul_i_3_reg_4765;
wire   [31:0] grp_fu_763_p2;
reg   [31:0] mul_i_4_reg_4770;
wire   [31:0] grp_fu_768_p2;
reg   [31:0] mul_i_5_reg_4775;
wire   [0:0] tmp_11_fu_3213_p9;
reg   [0:0] tmp_11_reg_4780;
reg   [1:0] L_cache_1_addr_1_reg_4785;
reg   [1:0] L_cache_1_addr_1_reg_4785_pp0_iter6_reg;
reg   [1:0] L_cache_1_addr_1_reg_4785_pp0_iter7_reg;
reg   [1:0] L_cache_1_addr_1_reg_4785_pp0_iter8_reg;
reg   [1:0] L_cache_1_addr_1_reg_4785_pp0_iter9_reg;
reg   [1:0] L_cache_1_addr_1_reg_4785_pp0_iter10_reg;
reg   [1:0] L_cache_1_addr_1_reg_4785_pp0_iter11_reg;
reg   [1:0] L_cache_1_addr_1_reg_4785_pp0_iter12_reg;
reg   [1:0] L_cache_1_addr_1_reg_4785_pp0_iter13_reg;
reg   [1:0] L_cache_2_addr_1_reg_4790;
reg   [1:0] L_cache_2_addr_1_reg_4790_pp0_iter6_reg;
reg   [1:0] L_cache_2_addr_1_reg_4790_pp0_iter7_reg;
reg   [1:0] L_cache_2_addr_1_reg_4790_pp0_iter8_reg;
reg   [1:0] L_cache_2_addr_1_reg_4790_pp0_iter9_reg;
reg   [1:0] L_cache_2_addr_1_reg_4790_pp0_iter10_reg;
reg   [1:0] L_cache_2_addr_1_reg_4790_pp0_iter11_reg;
reg   [1:0] L_cache_2_addr_1_reg_4790_pp0_iter12_reg;
reg   [1:0] L_cache_2_addr_1_reg_4790_pp0_iter13_reg;
reg   [1:0] L_cache_3_addr_1_reg_4795;
reg   [1:0] L_cache_3_addr_1_reg_4795_pp0_iter6_reg;
reg   [1:0] L_cache_3_addr_1_reg_4795_pp0_iter7_reg;
reg   [1:0] L_cache_3_addr_1_reg_4795_pp0_iter8_reg;
reg   [1:0] L_cache_3_addr_1_reg_4795_pp0_iter9_reg;
reg   [1:0] L_cache_3_addr_1_reg_4795_pp0_iter10_reg;
reg   [1:0] L_cache_3_addr_1_reg_4795_pp0_iter11_reg;
reg   [1:0] L_cache_3_addr_1_reg_4795_pp0_iter12_reg;
reg   [1:0] L_cache_3_addr_1_reg_4795_pp0_iter13_reg;
reg   [1:0] L_cache_4_addr_1_reg_4800;
reg   [1:0] L_cache_4_addr_1_reg_4800_pp0_iter6_reg;
reg   [1:0] L_cache_4_addr_1_reg_4800_pp0_iter7_reg;
reg   [1:0] L_cache_4_addr_1_reg_4800_pp0_iter8_reg;
reg   [1:0] L_cache_4_addr_1_reg_4800_pp0_iter9_reg;
reg   [1:0] L_cache_4_addr_1_reg_4800_pp0_iter10_reg;
reg   [1:0] L_cache_4_addr_1_reg_4800_pp0_iter11_reg;
reg   [1:0] L_cache_4_addr_1_reg_4800_pp0_iter12_reg;
reg   [1:0] L_cache_4_addr_1_reg_4800_pp0_iter13_reg;
reg   [1:0] L_cache_5_addr_1_reg_4805;
reg   [1:0] L_cache_5_addr_1_reg_4805_pp0_iter6_reg;
reg   [1:0] L_cache_5_addr_1_reg_4805_pp0_iter7_reg;
reg   [1:0] L_cache_5_addr_1_reg_4805_pp0_iter8_reg;
reg   [1:0] L_cache_5_addr_1_reg_4805_pp0_iter9_reg;
reg   [1:0] L_cache_5_addr_1_reg_4805_pp0_iter10_reg;
reg   [1:0] L_cache_5_addr_1_reg_4805_pp0_iter11_reg;
reg   [1:0] L_cache_5_addr_1_reg_4805_pp0_iter12_reg;
reg   [1:0] L_cache_5_addr_1_reg_4805_pp0_iter13_reg;
reg   [1:0] L_cache_6_addr_1_reg_4810;
reg   [1:0] L_cache_6_addr_1_reg_4810_pp0_iter6_reg;
reg   [1:0] L_cache_6_addr_1_reg_4810_pp0_iter7_reg;
reg   [1:0] L_cache_6_addr_1_reg_4810_pp0_iter8_reg;
reg   [1:0] L_cache_6_addr_1_reg_4810_pp0_iter9_reg;
reg   [1:0] L_cache_6_addr_1_reg_4810_pp0_iter10_reg;
reg   [1:0] L_cache_6_addr_1_reg_4810_pp0_iter11_reg;
reg   [1:0] L_cache_6_addr_1_reg_4810_pp0_iter12_reg;
reg   [1:0] L_cache_6_addr_1_reg_4810_pp0_iter13_reg;
reg   [1:0] L_cache_7_addr_1_reg_4815;
reg   [1:0] L_cache_7_addr_1_reg_4815_pp0_iter6_reg;
reg   [1:0] L_cache_7_addr_1_reg_4815_pp0_iter7_reg;
reg   [1:0] L_cache_7_addr_1_reg_4815_pp0_iter8_reg;
reg   [1:0] L_cache_7_addr_1_reg_4815_pp0_iter9_reg;
reg   [1:0] L_cache_7_addr_1_reg_4815_pp0_iter10_reg;
reg   [1:0] L_cache_7_addr_1_reg_4815_pp0_iter11_reg;
reg   [1:0] L_cache_7_addr_1_reg_4815_pp0_iter12_reg;
reg   [1:0] L_cache_7_addr_1_reg_4815_pp0_iter13_reg;
reg   [1:0] L_cache_8_addr_1_reg_4820;
reg   [1:0] L_cache_8_addr_1_reg_4820_pp0_iter6_reg;
reg   [1:0] L_cache_8_addr_1_reg_4820_pp0_iter7_reg;
reg   [1:0] L_cache_8_addr_1_reg_4820_pp0_iter8_reg;
reg   [1:0] L_cache_8_addr_1_reg_4820_pp0_iter9_reg;
reg   [1:0] L_cache_8_addr_1_reg_4820_pp0_iter10_reg;
reg   [1:0] L_cache_8_addr_1_reg_4820_pp0_iter11_reg;
reg   [1:0] L_cache_8_addr_1_reg_4820_pp0_iter12_reg;
reg   [1:0] L_cache_8_addr_1_reg_4820_pp0_iter13_reg;
reg   [1:0] L_cache_9_addr_1_reg_4825;
reg   [1:0] L_cache_9_addr_1_reg_4825_pp0_iter6_reg;
reg   [1:0] L_cache_9_addr_1_reg_4825_pp0_iter7_reg;
reg   [1:0] L_cache_9_addr_1_reg_4825_pp0_iter8_reg;
reg   [1:0] L_cache_9_addr_1_reg_4825_pp0_iter9_reg;
reg   [1:0] L_cache_9_addr_1_reg_4825_pp0_iter10_reg;
reg   [1:0] L_cache_9_addr_1_reg_4825_pp0_iter11_reg;
reg   [1:0] L_cache_9_addr_1_reg_4825_pp0_iter12_reg;
reg   [1:0] L_cache_9_addr_1_reg_4825_pp0_iter13_reg;
wire   [31:0] min2_08_ph_fu_3605_p23;
wire   [31:0] min1_19_fu_3644_p23;
reg   [31:0] min1_19_reg_4844;
reg   [31:0] min1_19_reg_4844_pp0_iter6_reg;
reg   [31:0] min1_19_reg_4844_pp0_iter7_reg;
reg   [31:0] mul_i_6_reg_4854;
reg   [31:0] mul_i_7_reg_4859;
reg   [31:0] mul_i_8_reg_4864;
reg   [31:0] mul_i_9_reg_4869;
wire   [0:0] xor_ln85_1_fu_3744_p2;
reg   [0:0] xor_ln85_1_reg_4874;
wire   [31:0] zext_ln85_fu_3774_p1;
wire   [31:0] grp_fu_713_p2;
reg   [31:0] sign_reg_4884;
wire   [31:0] grp_fu_718_p2;
reg   [31:0] sign_1_reg_4889;
wire   [31:0] grp_fu_723_p2;
reg   [31:0] sign_2_reg_4894;
wire   [31:0] grp_fu_728_p2;
reg   [31:0] sign_3_reg_4899;
wire   [31:0] grp_fu_733_p2;
reg   [31:0] sign_4_reg_4904;
wire   [31:0] grp_fu_738_p2;
reg   [31:0] sign_5_reg_4909;
reg   [31:0] sign_6_reg_4914;
reg   [31:0] sign_7_reg_4919;
reg   [31:0] sign_8_reg_4924;
reg   [31:0] sign_9_reg_4929;
reg   [31:0] conv_i_reg_4934;
reg   [31:0] mul_reg_4939;
reg   [31:0] mul_1_reg_4944;
wire   [31:0] grp_fu_789_p2;
reg   [31:0] mul1_reg_4949;
reg   [31:0] sub_reg_4954;
reg   [31:0] mul2_reg_4959;
wire   [4:0] minpos_10_fu_3682_p23;
wire   [4:0] ap_phi_reg_pp0_iter5_minpos_0453_reg_595;
reg    ap_predicate_pred1400_state12;
reg    ap_predicate_pred1445_state12;
reg    ap_predicate_pred1453_state12;
reg    ap_predicate_pred1461_state12;
reg    ap_predicate_pred1469_state12;
reg    ap_predicate_pred1477_state12;
reg    ap_predicate_pred1485_state12;
reg    ap_predicate_pred1493_state12;
reg    ap_predicate_pred1501_state12;
wire   [0:0] ap_phi_reg_pp0_iter4_row_sign_01048_reg_625;
reg   [0:0] ap_phi_reg_pp0_iter5_row_sign_01048_reg_625;
reg    ap_predicate_pred1527_state10;
reg    ap_predicate_pred1534_state10;
reg    ap_predicate_pred1539_state10;
reg    ap_predicate_pred1544_state10;
reg    ap_predicate_pred1549_state10;
reg    ap_predicate_pred1554_state10;
reg    ap_predicate_pred1559_state10;
reg    ap_predicate_pred1564_state10;
reg    ap_predicate_pred1569_state10;
reg   [0:0] ap_phi_mux_sign_minpos_01246_phi_fu_658_p22;
wire   [0:0] sign_minpos_19_fu_3549_p23;
wire   [31:0] ap_phi_reg_pp0_iter5_min2_0850_reg_683;
reg   [31:0] ap_phi_reg_pp0_iter6_min2_0850_reg_683;
reg   [31:0] ap_phi_reg_pp0_iter7_min2_0850_reg_683;
reg   [31:0] ap_phi_reg_pp0_iter8_min2_0850_reg_683;
reg   [31:0] ap_phi_reg_pp0_iter9_min2_0850_reg_683;
reg   [31:0] ap_phi_reg_pp0_iter10_min2_0850_reg_683;
reg   [31:0] ap_phi_reg_pp0_iter11_min2_0850_reg_683;
reg   [31:0] ap_phi_reg_pp0_iter12_min2_0850_reg_683;
wire    ap_block_pp0_stage0;
reg   [1:0] i_fu_198;
wire   [1:0] add_ln37_fu_1037_p2;
wire    ap_loop_init;
reg   [1:0] ap_sig_allocacmp_i_1;
reg    L_cache_ce1_local;
reg    L_cache_we0_local;
reg   [31:0] L_cache_d0_local;
reg    L_cache_ce0_local;
reg   [1:0] L_cache_address0_local;
reg    ap_predicate_pred1661_state28;
wire    ap_block_pp0_stage1;
reg    non_zero_cache_ce0_local;
reg    L_cache_1_ce1_local;
reg    L_cache_1_we0_local;
reg   [31:0] L_cache_1_d0_local;
reg    L_cache_1_ce0_local;
reg   [1:0] L_cache_1_address0_local;
reg    ap_predicate_pred1694_state28;
reg    L_cache_2_ce1_local;
reg    L_cache_2_we0_local;
reg   [31:0] L_cache_2_d0_local;
reg    L_cache_2_ce0_local;
reg   [1:0] L_cache_2_address0_local;
reg    ap_predicate_pred1717_state28;
reg    L_cache_3_ce1_local;
reg    L_cache_3_we0_local;
reg    ap_predicate_pred1730_state19;
reg   [31:0] L_cache_3_d0_local;
reg    L_cache_3_ce0_local;
reg   [1:0] L_cache_3_address0_local;
reg    ap_predicate_pred1742_state28;
reg    L_cache_4_ce1_local;
reg    L_cache_4_we0_local;
reg    ap_predicate_pred1755_state19;
reg   [31:0] L_cache_4_d0_local;
reg    L_cache_4_ce0_local;
reg   [1:0] L_cache_4_address0_local;
reg    ap_predicate_pred1767_state28;
reg    L_cache_5_ce1_local;
reg    L_cache_5_we0_local;
reg    ap_predicate_pred1780_state19;
reg   [31:0] L_cache_5_d0_local;
reg    L_cache_5_ce0_local;
reg   [1:0] L_cache_5_address0_local;
reg    ap_predicate_pred1792_state28;
reg    L_cache_6_ce0_local;
reg   [1:0] L_cache_6_address0_local;
reg    L_cache_6_we1_local;
reg    ap_predicate_pred1805_state20;
reg    L_cache_6_ce1_local;
reg    L_cache_6_we0_local;
reg    ap_predicate_pred1819_state28;
reg    L_cache_7_ce0_local;
reg   [1:0] L_cache_7_address0_local;
reg    L_cache_7_we1_local;
reg    ap_predicate_pred1835_state20;
reg    L_cache_7_ce1_local;
reg    L_cache_7_we0_local;
reg    ap_predicate_pred1848_state28;
reg    L_cache_8_ce0_local;
reg   [1:0] L_cache_8_address0_local;
reg    L_cache_8_we1_local;
reg    ap_predicate_pred1863_state20;
reg    L_cache_8_ce1_local;
reg    L_cache_8_we0_local;
reg    ap_predicate_pred1876_state28;
reg    L_cache_9_ce0_local;
reg   [1:0] L_cache_9_address0_local;
reg    L_cache_9_we1_local;
reg    ap_predicate_pred1891_state20;
reg    L_cache_9_ce1_local;
reg    L_cache_9_we0_local;
reg    ap_predicate_pred1904_state28;
reg    non_zero_cache_1_ce0_local;
reg    non_zero_cache_2_ce0_local;
reg    non_zero_cache_3_ce0_local;
reg    non_zero_cache_4_ce0_local;
reg    non_zero_cache_5_ce0_local;
reg    non_zero_cache_6_ce0_local;
reg    non_zero_cache_7_ce0_local;
reg    non_zero_cache_8_ce0_local;
reg    non_zero_cache_9_ce0_local;
reg   [31:0] grp_fu_713_p1;
reg   [31:0] grp_fu_718_p1;
reg   [31:0] grp_fu_723_p1;
reg   [31:0] grp_fu_728_p1;
reg   [31:0] grp_fu_733_p1;
reg   [31:0] grp_fu_743_p0;
reg   [31:0] grp_fu_748_p0;
reg   [31:0] grp_fu_753_p0;
reg   [31:0] grp_fu_758_p0;
reg   [31:0] grp_fu_763_p0;
reg   [31:0] grp_fu_763_p1;
reg   [31:0] grp_fu_768_p0;
reg   [31:0] grp_fu_768_p1;
reg   [31:0] grp_fu_773_p0;
reg   [31:0] grp_fu_773_p1;
reg   [31:0] grp_fu_777_p0;
reg   [31:0] grp_fu_777_p1;
reg   [31:0] grp_fu_781_p0;
reg   [31:0] grp_fu_781_p1;
reg   [31:0] grp_fu_785_p0;
reg   [31:0] grp_fu_785_p1;
reg   [31:0] grp_fu_789_p0;
reg   [31:0] grp_fu_789_p1;
reg   [31:0] grp_fu_795_p0;
reg   [31:0] grp_fu_798_p0;
reg   [31:0] grp_fu_801_p0;
reg   [31:0] grp_fu_804_p0;
reg   [31:0] grp_fu_807_p0;
wire   [31:0] grp_fu_810_p0;
reg   [31:0] grp_fu_813_p0;
reg   [31:0] grp_fu_817_p0;
reg   [31:0] grp_fu_821_p0;
reg   [31:0] grp_fu_825_p0;
reg   [31:0] grp_fu_829_p0;
reg   [31:0] grp_fu_833_p0;
reg   [31:0] grp_fu_833_p1;
reg   [31:0] grp_fu_838_p0;
reg   [31:0] grp_fu_838_p1;
reg   [31:0] grp_fu_843_p0;
reg   [31:0] grp_fu_843_p1;
reg   [31:0] grp_fu_847_p0;
reg   [31:0] grp_fu_847_p1;
reg   [31:0] grp_fu_851_p0;
reg   [31:0] grp_fu_851_p1;
reg   [31:0] grp_fu_855_p0;
reg   [31:0] grp_fu_855_p1;
reg   [31:0] grp_fu_859_p0;
reg   [31:0] grp_fu_859_p1;
reg   [31:0] grp_fu_863_p0;
reg   [31:0] grp_fu_863_p1;
reg   [31:0] grp_fu_867_p0;
reg   [31:0] grp_fu_867_p1;
wire   [31:0] grp_fu_871_p0;
wire   [0:0] grp_fu_875_p7;
reg   [1:0] grp_fu_875_p8;
wire   [0:0] grp_fu_891_p7;
reg   [1:0] grp_fu_891_p8;
wire   [0:0] grp_fu_907_p7;
reg   [1:0] grp_fu_907_p8;
wire   [0:0] grp_fu_923_p7;
reg   [1:0] grp_fu_923_p8;
wire   [31:0] zext_ln37_1_fu_1058_p1;
wire   [31:0] data_fu_1073_p1;
wire   [30:0] t_fu_1077_p1;
wire   [31:0] zext_ln313_fu_1081_p1;
wire   [7:0] tmp_8_fu_1090_p4;
wire   [22:0] trunc_ln55_fu_1100_p1;
wire   [31:0] data_1_fu_1116_p1;
wire   [30:0] t_1_fu_1120_p1;
wire   [31:0] zext_ln313_1_fu_1124_p1;
wire   [7:0] tmp_13_fu_1133_p4;
wire   [22:0] trunc_ln55_1_fu_1143_p1;
wire   [0:0] icmp_ln55_3_fu_1153_p2;
wire   [0:0] icmp_ln55_2_fu_1147_p2;
wire   [0:0] or_ln55_fu_1165_p2;
wire   [0:0] and_ln55_fu_1169_p2;
wire   [0:0] grp_fu_833_p2;
wire   [63:0] grp_fu_813_p1;
wire   [63:0] bitcast_ln662_fu_1180_p1;
wire   [63:0] grp_fu_817_p1;
wire   [63:0] bitcast_ln662_1_fu_1200_p1;
wire   [63:0] grp_fu_821_p1;
wire   [63:0] bitcast_ln662_2_fu_1212_p1;
wire   [63:0] grp_fu_825_p1;
wire   [63:0] bitcast_ln662_3_fu_1224_p1;
wire   [63:0] grp_fu_829_p1;
wire   [63:0] bitcast_ln662_4_fu_1236_p1;
wire   [31:0] bitcast_ln55_fu_1248_p1;
wire   [7:0] tmp_14_fu_1251_p4;
wire   [22:0] trunc_ln55_2_fu_1261_p1;
wire   [0:0] icmp_ln55_5_fu_1271_p2;
wire   [0:0] icmp_ln55_4_fu_1265_p2;
wire   [0:0] or_ln55_2_fu_1277_p2;
wire   [0:0] and_ln60_fu_1288_p2;
wire   [0:0] and_ln55_2_fu_1299_p2;
wire   [0:0] and_ln55_1_fu_1283_p2;
wire   [0:0] xor_ln54_fu_1311_p2;
wire   [31:0] min2_3_fu_1325_p6;
wire   [31:0] min2_3_fu_1325_p7;
wire   [1:0] min2_3_fu_1325_p8;
wire   [31:0] data_2_fu_1356_p1;
wire   [30:0] t_2_fu_1359_p1;
wire   [31:0] zext_ln313_2_fu_1363_p1;
wire   [7:0] tmp_17_fu_1373_p4;
wire   [22:0] trunc_ln55_3_fu_1383_p1;
wire   [0:0] icmp_ln55_7_fu_1393_p2;
wire   [0:0] icmp_ln55_6_fu_1387_p2;
wire   [63:0] bitcast_ln662_5_fu_1420_p1;
wire   [63:0] bitcast_ln662_6_fu_1438_p1;
wire   [63:0] bitcast_ln662_7_fu_1456_p1;
wire   [63:0] bitcast_ln662_8_fu_1468_p1;
wire   [63:0] bitcast_ln662_9_fu_1480_p1;
wire   [31:0] bitcast_ln55_1_fu_1515_p1;
wire   [7:0] tmp_18_fu_1518_p4;
wire   [22:0] trunc_ln55_4_fu_1528_p1;
wire   [0:0] icmp_ln55_9_fu_1538_p2;
wire   [0:0] icmp_ln55_8_fu_1532_p2;
wire   [31:0] bitcast_ln60_fu_1550_p1;
wire   [7:0] tmp_20_fu_1553_p4;
wire   [22:0] trunc_ln60_fu_1563_p1;
wire   [0:0] icmp_ln60_1_fu_1573_p2;
wire   [0:0] icmp_ln60_fu_1567_p2;
wire   [0:0] or_ln60_fu_1579_p2;
wire   [0:0] and_ln60_1_fu_1585_p2;
wire   [0:0] grp_fu_847_p2;
wire   [0:0] and_ln60_2_fu_1590_p2;
wire   [0:0] grp_fu_843_p2;
wire   [0:0] or_ln55_4_fu_1544_p2;
wire   [0:0] and_ln55_4_fu_1607_p2;
wire   [0:0] and_ln55_5_fu_1602_p2;
wire   [0:0] xor_ln54_1_fu_1618_p2;
wire   [31:0] min2_7_fu_1631_p6;
wire   [31:0] min2_7_fu_1631_p7;
wire   [1:0] min2_7_fu_1631_p8;
wire   [31:0] data_3_fu_1657_p1;
wire   [30:0] t_3_fu_1660_p1;
wire   [31:0] zext_ln313_3_fu_1664_p1;
wire   [7:0] tmp_22_fu_1674_p4;
wire   [22:0] trunc_ln55_5_fu_1684_p1;
wire   [0:0] icmp_ln55_11_fu_1694_p2;
wire   [0:0] icmp_ln55_10_fu_1688_p2;
wire   [0:0] row_sign_7_fu_1706_p2;
wire   [0:0] row_sign_8_fu_1710_p2;
wire   [0:0] sel_tmp90_fu_1720_p2;
wire   [0:0] sel_tmp94_fu_1730_p2;
wire   [0:0] sel_tmp100_fu_1740_p2;
wire   [0:0] sel_tmp108_fu_1750_p2;
wire   [0:0] sel_tmp118_fu_1760_p2;
wire   [0:0] sel_tmp130_demorgan_fu_1770_p2;
wire   [0:0] sel_tmp130_fu_1774_p2;
wire   [0:0] sel_tmp144_demorgan_fu_1785_p2;
wire   [0:0] sel_tmp144_fu_1790_p2;
wire   [0:0] sel_tmp160_demorgan_fu_1801_p2;
wire   [0:0] sel_tmp160_fu_1806_p2;
wire   [0:0] sel_tmp91_fu_1725_p2;
wire   [0:0] sel_tmp95_fu_1735_p2;
wire   [0:0] sel_tmp101_fu_1745_p2;
wire   [0:0] sel_tmp109_fu_1755_p2;
wire   [0:0] sel_tmp119_fu_1765_p2;
wire   [0:0] sel_tmp131_fu_1780_p2;
wire   [0:0] sel_tmp145_fu_1796_p2;
wire   [0:0] sel_tmp161_fu_1812_p2;
wire   [0:0] row_sign_10_fu_1838_p20;
wire   [0:0] row_sign_10_fu_1838_p21;
wire   [8:0] row_sign_10_fu_1838_p22;
wire   [0:0] grp_fu_875_p9;
wire   [0:0] xor_ln77_fu_1879_p2;
wire   [0:0] xor_ln77_1_fu_1884_p2;
wire   [0:0] grp_fu_891_p9;
wire   [0:0] xor_ln77_2_fu_1895_p2;
wire   [0:0] xor_ln77_3_fu_1900_p2;
wire   [0:0] grp_fu_907_p9;
wire   [0:0] xor_ln77_4_fu_1911_p2;
wire   [0:0] xor_ln77_5_fu_1916_p2;
wire   [0:0] grp_fu_923_p9;
wire   [0:0] xor_ln77_6_fu_1927_p2;
wire   [0:0] xor_ln77_7_fu_1932_p2;
wire   [0:0] tmp_4_fu_1943_p7;
wire   [0:0] tmp_4_fu_1943_p9;
wire   [0:0] xor_ln77_8_fu_1959_p2;
wire   [0:0] xor_ln77_9_fu_1964_p2;
wire   [0:0] tmp_5_fu_1975_p7;
wire   [0:0] tmp_5_fu_1975_p9;
wire   [0:0] xor_ln77_10_fu_1991_p2;
wire   [0:0] xor_ln77_11_fu_1996_p2;
wire   [31:0] bitcast_ln55_2_fu_2007_p1;
wire   [7:0] tmp_23_fu_2010_p4;
wire   [22:0] trunc_ln55_6_fu_2020_p1;
wire   [0:0] icmp_ln55_13_fu_2030_p2;
wire   [0:0] icmp_ln55_12_fu_2024_p2;
wire   [31:0] bitcast_ln60_1_fu_2042_p1;
wire   [7:0] tmp_25_fu_2045_p4;
wire   [22:0] trunc_ln60_1_fu_2055_p1;
wire   [0:0] icmp_ln60_3_fu_2065_p2;
wire   [0:0] icmp_ln60_2_fu_2059_p2;
wire   [0:0] or_ln60_1_fu_2071_p2;
wire   [0:0] and_ln60_3_fu_2077_p2;
wire   [0:0] and_ln60_4_fu_2082_p2;
wire   [0:0] or_ln55_6_fu_2036_p2;
wire   [0:0] and_ln55_7_fu_2099_p2;
wire   [0:0] and_ln55_8_fu_2094_p2;
wire   [0:0] xor_ln54_2_fu_2110_p2;
wire   [31:0] min2_11_fu_2123_p6;
wire   [31:0] min2_11_fu_2123_p7;
wire   [1:0] min2_11_fu_2123_p8;
wire   [31:0] data_4_fu_2149_p1;
wire   [30:0] t_4_fu_2152_p1;
wire   [31:0] zext_ln313_4_fu_2156_p1;
wire   [7:0] tmp_27_fu_2166_p4;
wire   [22:0] trunc_ln55_7_fu_2176_p1;
wire   [0:0] icmp_ln55_15_fu_2186_p2;
wire   [0:0] icmp_ln55_14_fu_2180_p2;
wire   [0:0] xor_ln77_12_fu_2198_p2;
wire   [0:0] xor_ln77_13_fu_2203_p2;
wire   [0:0] xor_ln77_14_fu_2213_p2;
wire   [0:0] xor_ln77_15_fu_2218_p2;
wire   [0:0] xor_ln77_16_fu_2228_p2;
wire   [0:0] xor_ln77_17_fu_2233_p2;
wire   [0:0] xor_ln77_18_fu_2243_p2;
wire   [0:0] xor_ln77_19_fu_2248_p2;
wire   [31:0] bitcast_ln55_3_fu_2258_p1;
wire   [7:0] tmp_28_fu_2261_p4;
wire   [22:0] trunc_ln55_8_fu_2271_p1;
wire   [0:0] icmp_ln55_17_fu_2281_p2;
wire   [0:0] icmp_ln55_16_fu_2275_p2;
wire   [31:0] bitcast_ln60_2_fu_2293_p1;
wire   [7:0] tmp_30_fu_2296_p4;
wire   [22:0] trunc_ln60_2_fu_2306_p1;
wire   [0:0] icmp_ln60_5_fu_2316_p2;
wire   [0:0] icmp_ln60_4_fu_2310_p2;
wire   [0:0] or_ln60_2_fu_2322_p2;
wire   [0:0] and_ln60_5_fu_2328_p2;
wire   [0:0] grp_fu_855_p2;
wire   [0:0] and_ln60_6_fu_2333_p2;
wire   [0:0] grp_fu_851_p2;
wire   [0:0] or_ln55_8_fu_2287_p2;
wire   [0:0] and_ln55_10_fu_2350_p2;
wire   [0:0] and_ln55_11_fu_2345_p2;
wire   [0:0] xor_ln54_3_fu_2361_p2;
wire   [31:0] min2_15_fu_2374_p6;
wire   [31:0] min2_15_fu_2374_p7;
wire   [1:0] min2_15_fu_2374_p8;
wire   [31:0] data_5_fu_2400_p1;
wire   [30:0] t_5_fu_2403_p1;
wire   [31:0] zext_ln313_5_fu_2407_p1;
wire   [7:0] tmp_32_fu_2417_p4;
wire   [22:0] trunc_ln55_9_fu_2427_p1;
wire   [0:0] icmp_ln55_19_fu_2437_p2;
wire   [0:0] icmp_ln55_18_fu_2431_p2;
wire   [31:0] bitcast_ln55_4_fu_2449_p1;
wire   [7:0] tmp_33_fu_2452_p4;
wire   [22:0] trunc_ln55_10_fu_2462_p1;
wire   [0:0] icmp_ln55_21_fu_2472_p2;
wire   [0:0] icmp_ln55_20_fu_2466_p2;
wire   [31:0] bitcast_ln60_3_fu_2484_p1;
wire   [7:0] tmp_35_fu_2487_p4;
wire   [22:0] trunc_ln60_3_fu_2497_p1;
wire   [0:0] icmp_ln60_7_fu_2507_p2;
wire   [0:0] icmp_ln60_6_fu_2501_p2;
wire   [0:0] or_ln60_3_fu_2513_p2;
wire   [0:0] and_ln60_7_fu_2519_p2;
wire   [0:0] and_ln60_8_fu_2524_p2;
wire   [0:0] or_ln55_10_fu_2478_p2;
wire   [0:0] and_ln55_13_fu_2541_p2;
wire   [0:0] and_ln55_14_fu_2536_p2;
wire   [0:0] xor_ln54_4_fu_2552_p2;
wire   [31:0] min2_19_fu_2565_p6;
wire   [31:0] min2_19_fu_2565_p7;
wire   [1:0] min2_19_fu_2565_p8;
wire   [31:0] data_6_fu_2591_p1;
wire   [30:0] t_6_fu_2594_p1;
wire   [31:0] zext_ln313_6_fu_2598_p1;
wire   [7:0] tmp_37_fu_2608_p4;
wire   [22:0] trunc_ln55_11_fu_2618_p1;
wire   [0:0] icmp_ln55_23_fu_2628_p2;
wire   [0:0] icmp_ln55_22_fu_2622_p2;
wire   [31:0] bitcast_ln55_5_fu_2640_p1;
wire   [7:0] tmp_38_fu_2643_p4;
wire   [22:0] trunc_ln55_12_fu_2653_p1;
wire   [0:0] icmp_ln55_25_fu_2663_p2;
wire   [0:0] icmp_ln55_24_fu_2657_p2;
wire   [31:0] bitcast_ln60_4_fu_2675_p1;
wire   [7:0] tmp_40_fu_2678_p4;
wire   [22:0] trunc_ln60_4_fu_2688_p1;
wire   [0:0] icmp_ln60_9_fu_2698_p2;
wire   [0:0] icmp_ln60_8_fu_2692_p2;
wire   [0:0] or_ln60_4_fu_2704_p2;
wire   [0:0] and_ln60_9_fu_2710_p2;
wire   [0:0] grp_fu_863_p2;
wire   [0:0] and_ln60_10_fu_2715_p2;
wire   [0:0] grp_fu_859_p2;
wire   [0:0] or_ln55_12_fu_2669_p2;
wire   [0:0] and_ln55_16_fu_2732_p2;
wire   [0:0] and_ln55_17_fu_2727_p2;
wire   [0:0] xor_ln54_5_fu_2743_p2;
wire   [31:0] min2_23_fu_2756_p6;
wire   [31:0] min2_23_fu_2756_p7;
wire   [1:0] min2_23_fu_2756_p8;
wire   [31:0] data_7_fu_2782_p1;
wire   [30:0] t_7_fu_2785_p1;
wire   [31:0] zext_ln313_7_fu_2789_p1;
wire   [7:0] tmp_42_fu_2799_p4;
wire   [22:0] trunc_ln55_13_fu_2809_p1;
wire   [0:0] icmp_ln55_27_fu_2819_p2;
wire   [0:0] icmp_ln55_26_fu_2813_p2;
wire   [31:0] bitcast_ln55_6_fu_2831_p1;
wire   [7:0] tmp_43_fu_2834_p4;
wire   [22:0] trunc_ln55_14_fu_2844_p1;
wire   [0:0] icmp_ln55_29_fu_2854_p2;
wire   [0:0] icmp_ln55_28_fu_2848_p2;
wire   [31:0] bitcast_ln60_5_fu_2866_p1;
wire   [7:0] tmp_45_fu_2869_p4;
wire   [22:0] trunc_ln60_5_fu_2879_p1;
wire   [0:0] icmp_ln60_11_fu_2889_p2;
wire   [0:0] icmp_ln60_10_fu_2883_p2;
wire   [0:0] or_ln60_5_fu_2895_p2;
wire   [0:0] and_ln60_11_fu_2901_p2;
wire   [0:0] and_ln60_12_fu_2906_p2;
wire   [0:0] or_ln55_14_fu_2860_p2;
wire   [0:0] and_ln55_19_fu_2923_p2;
wire   [0:0] and_ln55_20_fu_2918_p2;
wire   [0:0] xor_ln54_6_fu_2934_p2;
wire   [31:0] min2_27_fu_2947_p6;
wire   [31:0] min2_27_fu_2947_p7;
wire   [1:0] min2_27_fu_2947_p8;
wire   [31:0] data_8_fu_2973_p1;
wire   [30:0] t_8_fu_2976_p1;
wire   [31:0] zext_ln313_8_fu_2980_p1;
wire   [7:0] tmp_47_fu_2990_p4;
wire   [22:0] trunc_ln55_15_fu_3000_p1;
wire   [0:0] icmp_ln55_31_fu_3010_p2;
wire   [0:0] icmp_ln55_30_fu_3004_p2;
wire   [31:0] bitcast_ln55_7_fu_3022_p1;
wire   [7:0] tmp_48_fu_3025_p4;
wire   [22:0] trunc_ln55_16_fu_3035_p1;
wire   [0:0] icmp_ln55_33_fu_3045_p2;
wire   [0:0] icmp_ln55_32_fu_3039_p2;
wire   [31:0] bitcast_ln60_6_fu_3057_p1;
wire   [7:0] tmp_50_fu_3060_p4;
wire   [22:0] trunc_ln60_6_fu_3070_p1;
wire   [0:0] icmp_ln60_13_fu_3080_p2;
wire   [0:0] icmp_ln60_12_fu_3074_p2;
wire   [0:0] or_ln60_6_fu_3086_p2;
wire   [0:0] and_ln60_13_fu_3092_p2;
wire   [0:0] grp_fu_871_p2;
wire   [0:0] and_ln60_14_fu_3097_p2;
wire   [0:0] grp_fu_867_p2;
wire   [0:0] or_ln55_16_fu_3051_p2;
wire   [0:0] and_ln55_22_fu_3114_p2;
wire   [0:0] and_ln55_23_fu_3109_p2;
wire   [0:0] xor_ln54_7_fu_3125_p2;
wire   [31:0] min2_31_fu_3138_p6;
wire   [31:0] min2_31_fu_3138_p7;
wire   [1:0] min2_31_fu_3138_p8;
wire   [31:0] data_9_fu_3164_p1;
wire   [30:0] t_9_fu_3167_p1;
wire   [31:0] zext_ln313_9_fu_3171_p1;
wire   [7:0] tmp_52_fu_3181_p4;
wire   [22:0] trunc_ln55_17_fu_3191_p1;
wire   [0:0] icmp_ln55_35_fu_3201_p2;
wire   [0:0] icmp_ln55_34_fu_3195_p2;
wire   [0:0] tmp_11_fu_3213_p7;
wire   [0:0] minpos_fu_3229_p2;
wire   [0:0] empty_fu_3254_p2;
wire   [1:0] sext_ln661_1_fu_3247_p3;
wire  signed [1:0] minpos_1_fu_3259_p3;
wire   [0:0] sign_minpos_2_fu_3242_p3;
wire  signed [2:0] sext_ln661_2_fu_3271_p1;
wire  signed [2:0] minpos_2_fu_3281_p3;
wire   [0:0] sign_minpos_4_fu_3275_p3;
wire  signed [2:0] minpos_3_fu_3298_p3;
wire   [0:0] sign_minpos_6_fu_3292_p3;
wire  signed [3:0] sext_ln661_5_fu_3309_p1;
wire  signed [3:0] minpos_4_fu_3319_p3;
wire   [0:0] sign_minpos_8_fu_3313_p3;
wire  signed [3:0] minpos_5_fu_3336_p3;
wire   [0:0] sign_minpos_10_fu_3330_p3;
wire  signed [3:0] minpos_6_fu_3353_p3;
wire   [0:0] sign_minpos_12_fu_3347_p3;
wire   [3:0] minpos_7_fu_3370_p3;
wire   [0:0] sign_minpos_14_fu_3364_p3;
wire  signed [4:0] sext_ln661_9_fu_3377_p1;
wire   [31:0] bitcast_ln55_8_fu_3394_p1;
wire   [7:0] tmp_53_fu_3397_p4;
wire   [22:0] trunc_ln55_18_fu_3407_p1;
wire   [0:0] icmp_ln55_37_fu_3417_p2;
wire   [0:0] icmp_ln55_36_fu_3411_p2;
wire   [31:0] bitcast_ln60_7_fu_3429_p1;
wire   [7:0] tmp_55_fu_3432_p4;
wire   [22:0] trunc_ln60_7_fu_3442_p1;
wire   [0:0] icmp_ln60_15_fu_3452_p2;
wire   [0:0] icmp_ln60_14_fu_3446_p2;
wire   [0:0] or_ln60_7_fu_3458_p2;
wire   [0:0] and_ln60_15_fu_3464_p2;
wire   [0:0] and_ln60_16_fu_3469_p2;
wire   [0:0] or_ln55_18_fu_3423_p2;
wire   [0:0] and_ln55_25_fu_3486_p2;
wire   [0:0] and_ln55_26_fu_3481_p2;
wire   [0:0] and_ln55_27_fu_3491_p2;
wire   [0:0] sign_minpos_16_fu_3381_p3;
wire   [0:0] xor_ln54_8_fu_3504_p2;
wire   [31:0] min2_35_fu_3517_p6;
wire   [31:0] min2_35_fu_3517_p7;
wire   [1:0] min2_35_fu_3517_p8;
wire   [4:0] minpos_8_fu_3387_p3;
wire   [0:0] sign_minpos_19_fu_3549_p20;
wire   [0:0] sign_minpos_19_fu_3549_p21;
wire   [31:0] min2_35_fu_3517_p9;
wire   [31:0] min2_08_ph_fu_3605_p21;
wire   [31:0] min1_19_fu_3644_p20;
wire   [31:0] min1_19_fu_3644_p21;
wire   [4:0] minpos_10_fu_3682_p2;
wire  signed [4:0] minpos_10_fu_3682_p4;
wire  signed [4:0] minpos_10_fu_3682_p6;
wire  signed [4:0] minpos_10_fu_3682_p8;
wire  signed [4:0] minpos_10_fu_3682_p10;
wire  signed [4:0] minpos_10_fu_3682_p12;
wire  signed [4:0] minpos_10_fu_3682_p14;
wire   [4:0] minpos_10_fu_3682_p20;
wire   [4:0] minpos_10_fu_3682_p21;
wire   [0:0] xor_ln85_fu_3739_p2;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage0_00001;
reg    ap_predicate_pred3559_state11;
reg    ap_predicate_pred3559_state12;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg   [1:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to13;
reg    ap_done_pending_pp0;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_4118;
wire   [1:0] grp_fu_875_p1;
wire   [1:0] grp_fu_875_p3;
wire  signed [1:0] grp_fu_875_p5;
wire   [1:0] grp_fu_891_p1;
wire   [1:0] grp_fu_891_p3;
wire  signed [1:0] grp_fu_891_p5;
wire   [1:0] grp_fu_907_p1;
wire   [1:0] grp_fu_907_p3;
wire  signed [1:0] grp_fu_907_p5;
wire   [1:0] grp_fu_923_p1;
wire   [1:0] grp_fu_923_p3;
wire  signed [1:0] grp_fu_923_p5;
wire  signed [1:0] min2_3_fu_1325_p1;
wire   [1:0] min2_3_fu_1325_p3;
wire   [1:0] min2_3_fu_1325_p5;
wire  signed [1:0] min2_7_fu_1631_p1;
wire   [1:0] min2_7_fu_1631_p3;
wire   [1:0] min2_7_fu_1631_p5;
wire  signed [8:0] row_sign_10_fu_1838_p1;
wire   [8:0] row_sign_10_fu_1838_p3;
wire   [8:0] row_sign_10_fu_1838_p5;
wire   [8:0] row_sign_10_fu_1838_p7;
wire   [8:0] row_sign_10_fu_1838_p9;
wire   [8:0] row_sign_10_fu_1838_p11;
wire   [8:0] row_sign_10_fu_1838_p13;
wire   [8:0] row_sign_10_fu_1838_p15;
wire   [8:0] row_sign_10_fu_1838_p17;
wire   [8:0] row_sign_10_fu_1838_p19;
wire   [1:0] tmp_4_fu_1943_p1;
wire   [1:0] tmp_4_fu_1943_p3;
wire  signed [1:0] tmp_4_fu_1943_p5;
wire   [1:0] tmp_5_fu_1975_p1;
wire   [1:0] tmp_5_fu_1975_p3;
wire  signed [1:0] tmp_5_fu_1975_p5;
wire  signed [1:0] min2_11_fu_2123_p1;
wire   [1:0] min2_11_fu_2123_p3;
wire   [1:0] min2_11_fu_2123_p5;
wire  signed [1:0] min2_15_fu_2374_p1;
wire   [1:0] min2_15_fu_2374_p3;
wire   [1:0] min2_15_fu_2374_p5;
wire  signed [1:0] min2_19_fu_2565_p1;
wire   [1:0] min2_19_fu_2565_p3;
wire   [1:0] min2_19_fu_2565_p5;
wire  signed [1:0] min2_23_fu_2756_p1;
wire   [1:0] min2_23_fu_2756_p3;
wire   [1:0] min2_23_fu_2756_p5;
wire  signed [1:0] min2_27_fu_2947_p1;
wire   [1:0] min2_27_fu_2947_p3;
wire   [1:0] min2_27_fu_2947_p5;
wire  signed [1:0] min2_31_fu_3138_p1;
wire   [1:0] min2_31_fu_3138_p3;
wire   [1:0] min2_31_fu_3138_p5;
wire   [1:0] tmp_11_fu_3213_p1;
wire   [1:0] tmp_11_fu_3213_p3;
wire  signed [1:0] tmp_11_fu_3213_p5;
wire  signed [1:0] min2_35_fu_3517_p1;
wire   [1:0] min2_35_fu_3517_p3;
wire   [1:0] min2_35_fu_3517_p5;
wire  signed [8:0] sign_minpos_19_fu_3549_p1;
wire   [8:0] sign_minpos_19_fu_3549_p3;
wire   [8:0] sign_minpos_19_fu_3549_p5;
wire   [8:0] sign_minpos_19_fu_3549_p7;
wire   [8:0] sign_minpos_19_fu_3549_p9;
wire   [8:0] sign_minpos_19_fu_3549_p11;
wire   [8:0] sign_minpos_19_fu_3549_p13;
wire   [8:0] sign_minpos_19_fu_3549_p15;
wire   [8:0] sign_minpos_19_fu_3549_p17;
wire   [8:0] sign_minpos_19_fu_3549_p19;
wire  signed [8:0] min2_08_ph_fu_3605_p1;
wire   [8:0] min2_08_ph_fu_3605_p3;
wire   [8:0] min2_08_ph_fu_3605_p5;
wire   [8:0] min2_08_ph_fu_3605_p7;
wire   [8:0] min2_08_ph_fu_3605_p9;
wire   [8:0] min2_08_ph_fu_3605_p11;
wire   [8:0] min2_08_ph_fu_3605_p13;
wire   [8:0] min2_08_ph_fu_3605_p15;
wire   [8:0] min2_08_ph_fu_3605_p17;
wire   [8:0] min2_08_ph_fu_3605_p19;
wire  signed [8:0] min1_19_fu_3644_p1;
wire   [8:0] min1_19_fu_3644_p3;
wire   [8:0] min1_19_fu_3644_p5;
wire   [8:0] min1_19_fu_3644_p7;
wire   [8:0] min1_19_fu_3644_p9;
wire   [8:0] min1_19_fu_3644_p11;
wire   [8:0] min1_19_fu_3644_p13;
wire   [8:0] min1_19_fu_3644_p15;
wire   [8:0] min1_19_fu_3644_p17;
wire   [8:0] min1_19_fu_3644_p19;
wire  signed [8:0] minpos_10_fu_3682_p1;
wire   [8:0] minpos_10_fu_3682_p3;
wire   [8:0] minpos_10_fu_3682_p5;
wire   [8:0] minpos_10_fu_3682_p7;
wire   [8:0] minpos_10_fu_3682_p9;
wire   [8:0] minpos_10_fu_3682_p11;
wire   [8:0] minpos_10_fu_3682_p13;
wire   [8:0] minpos_10_fu_3682_p15;
wire   [8:0] minpos_10_fu_3682_p17;
wire   [8:0] minpos_10_fu_3682_p19;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 i_fu_198 = 2'd0;
#0 ap_done_reg = 1'b0;
end

compute_row_operations_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd1065353216),
    .din1(grp_fu_713_p1),
    .ce(1'b1),
    .dout(grp_fu_713_p2)
);

compute_row_operations_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd1065353216),
    .din1(grp_fu_718_p1),
    .ce(1'b1),
    .dout(grp_fu_718_p2)
);

compute_row_operations_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd1065353216),
    .din1(grp_fu_723_p1),
    .ce(1'b1),
    .dout(grp_fu_723_p2)
);

compute_row_operations_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd1065353216),
    .din1(grp_fu_728_p1),
    .ce(1'b1),
    .dout(grp_fu_728_p2)
);

compute_row_operations_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd1065353216),
    .din1(grp_fu_733_p1),
    .ce(1'b1),
    .dout(grp_fu_733_p2)
);

compute_row_operations_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd1065353216),
    .din1(mul_i_5_reg_4775),
    .ce(1'b1),
    .dout(grp_fu_738_p2)
);

compute_row_operations_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_743_p0),
    .din1(32'd1073741824),
    .ce(1'b1),
    .dout(grp_fu_743_p2)
);

compute_row_operations_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_748_p0),
    .din1(32'd1073741824),
    .ce(1'b1),
    .dout(grp_fu_748_p2)
);

compute_row_operations_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_753_p0),
    .din1(32'd1073741824),
    .ce(1'b1),
    .dout(grp_fu_753_p2)
);

compute_row_operations_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_758_p0),
    .din1(32'd1073741824),
    .ce(1'b1),
    .dout(grp_fu_758_p2)
);

compute_row_operations_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_763_p0),
    .din1(grp_fu_763_p1),
    .ce(1'b1),
    .dout(grp_fu_763_p2)
);

compute_row_operations_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_768_p0),
    .din1(grp_fu_768_p1),
    .ce(1'b1),
    .dout(grp_fu_768_p2)
);

compute_row_operations_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_773_p0),
    .din1(grp_fu_773_p1),
    .ce(1'b1),
    .dout(grp_fu_773_p2)
);

compute_row_operations_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_777_p0),
    .din1(grp_fu_777_p1),
    .ce(1'b1),
    .dout(grp_fu_777_p2)
);

compute_row_operations_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_781_p0),
    .din1(grp_fu_781_p1),
    .ce(1'b1),
    .dout(grp_fu_781_p2)
);

compute_row_operations_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_785_p0),
    .din1(grp_fu_785_p1),
    .ce(1'b1),
    .dout(grp_fu_785_p2)
);

compute_row_operations_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_789_p0),
    .din1(grp_fu_789_p1),
    .ce(1'b1),
    .dout(grp_fu_789_p2)
);

compute_row_operations_uitofp_32ns_32_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
uitofp_32ns_32_4_no_dsp_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_795_p0),
    .ce(1'b1),
    .dout(grp_fu_795_p1)
);

compute_row_operations_uitofp_32ns_32_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
uitofp_32ns_32_4_no_dsp_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_798_p0),
    .ce(1'b1),
    .dout(grp_fu_798_p1)
);

compute_row_operations_uitofp_32ns_32_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
uitofp_32ns_32_4_no_dsp_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_801_p0),
    .ce(1'b1),
    .dout(grp_fu_801_p1)
);

compute_row_operations_uitofp_32ns_32_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
uitofp_32ns_32_4_no_dsp_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_804_p0),
    .ce(1'b1),
    .dout(grp_fu_804_p1)
);

compute_row_operations_uitofp_32ns_32_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
uitofp_32ns_32_4_no_dsp_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_807_p0),
    .ce(1'b1),
    .dout(grp_fu_807_p1)
);

compute_row_operations_uitofp_32ns_32_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
uitofp_32ns_32_4_no_dsp_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_810_p0),
    .ce(1'b1),
    .dout(grp_fu_810_p1)
);

compute_row_operations_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_813_p0),
    .ce(1'b1),
    .dout(grp_fu_813_p1)
);

compute_row_operations_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_817_p0),
    .ce(1'b1),
    .dout(grp_fu_817_p1)
);

compute_row_operations_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_821_p0),
    .ce(1'b1),
    .dout(grp_fu_821_p1)
);

compute_row_operations_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_825_p0),
    .ce(1'b1),
    .dout(grp_fu_825_p1)
);

compute_row_operations_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_829_p0),
    .ce(1'b1),
    .dout(grp_fu_829_p1)
);

compute_row_operations_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_833_p0),
    .din1(grp_fu_833_p1),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_833_p2)
);

compute_row_operations_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_838_p0),
    .din1(grp_fu_838_p1),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_838_p2)
);

compute_row_operations_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_843_p0),
    .din1(grp_fu_843_p1),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_843_p2)
);

compute_row_operations_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_847_p0),
    .din1(grp_fu_847_p1),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_847_p2)
);

compute_row_operations_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_851_p0),
    .din1(grp_fu_851_p1),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_851_p2)
);

compute_row_operations_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_855_p0),
    .din1(grp_fu_855_p1),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_855_p2)
);

compute_row_operations_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_859_p0),
    .din1(grp_fu_859_p1),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_859_p2)
);

compute_row_operations_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_863_p0),
    .din1(grp_fu_863_p1),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_863_p2)
);

compute_row_operations_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_867_p0),
    .din1(grp_fu_867_p1),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_867_p2)
);

compute_row_operations_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_871_p0),
    .din1(min2_27_fu_2947_p9),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_871_p2)
);

(* dissolve_hierarchy = "yes" *) compute_row_operations_sparsemux_7_2_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 1 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 1 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 1 ),
    .def_WIDTH( 1 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
sparsemux_7_2_1_1_1_U68(
    .din0(syndrome_cache_reload),
    .din1(syndrome_cache_1_reload),
    .din2(syndrome_cache_2_reload),
    .def(grp_fu_875_p7),
    .sel(grp_fu_875_p8),
    .dout(grp_fu_875_p9)
);

(* dissolve_hierarchy = "yes" *) compute_row_operations_sparsemux_7_2_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 1 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 1 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 1 ),
    .def_WIDTH( 1 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
sparsemux_7_2_1_1_1_U69(
    .din0(syndrome_cache_reload),
    .din1(syndrome_cache_1_reload),
    .din2(syndrome_cache_2_reload),
    .def(grp_fu_891_p7),
    .sel(grp_fu_891_p8),
    .dout(grp_fu_891_p9)
);

(* dissolve_hierarchy = "yes" *) compute_row_operations_sparsemux_7_2_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 1 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 1 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 1 ),
    .def_WIDTH( 1 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
sparsemux_7_2_1_1_1_U70(
    .din0(syndrome_cache_reload),
    .din1(syndrome_cache_1_reload),
    .din2(syndrome_cache_2_reload),
    .def(grp_fu_907_p7),
    .sel(grp_fu_907_p8),
    .dout(grp_fu_907_p9)
);

(* dissolve_hierarchy = "yes" *) compute_row_operations_sparsemux_7_2_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 1 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 1 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 1 ),
    .def_WIDTH( 1 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
sparsemux_7_2_1_1_1_U71(
    .din0(syndrome_cache_reload),
    .din1(syndrome_cache_1_reload),
    .din2(syndrome_cache_2_reload),
    .def(grp_fu_923_p7),
    .sel(grp_fu_923_p8),
    .dout(grp_fu_923_p9)
);

(* dissolve_hierarchy = "yes" *) compute_row_operations_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U72(
    .din0(min1_20_reg_4089),
    .din1(32'd2139095039),
    .din2(min2_3_fu_1325_p6),
    .def(min2_3_fu_1325_p7),
    .sel(min2_3_fu_1325_p8),
    .dout(min2_3_fu_1325_p9)
);

(* dissolve_hierarchy = "yes" *) compute_row_operations_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U73(
    .din0(min2_reg_4176),
    .din1(min2_3_reg_4167),
    .din2(min2_7_fu_1631_p6),
    .def(min2_7_fu_1631_p7),
    .sel(min2_7_fu_1631_p8),
    .dout(min2_7_fu_1631_p9)
);

(* dissolve_hierarchy = "yes" *) compute_row_operations_sparsemux_21_9_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 9'h100 ),
    .din0_WIDTH( 1 ),
    .CASE1( 9'h80 ),
    .din1_WIDTH( 1 ),
    .CASE2( 9'h40 ),
    .din2_WIDTH( 1 ),
    .CASE3( 9'h20 ),
    .din3_WIDTH( 1 ),
    .CASE4( 9'h10 ),
    .din4_WIDTH( 1 ),
    .CASE5( 9'h8 ),
    .din5_WIDTH( 1 ),
    .CASE6( 9'h4 ),
    .din6_WIDTH( 1 ),
    .CASE7( 9'h2 ),
    .din7_WIDTH( 1 ),
    .CASE8( 9'h1 ),
    .din8_WIDTH( 1 ),
    .CASE9( 9'h0 ),
    .din9_WIDTH( 1 ),
    .def_WIDTH( 1 ),
    .sel_WIDTH( 9 ),
    .dout_WIDTH( 1 ))
sparsemux_21_9_1_1_1_U74(
    .din0(row_sign_reg_4081),
    .din1(row_sign_1_reg_4185),
    .din2(row_sign_2_reg_4210),
    .din3(row_sign_3_reg_4221),
    .din4(row_sign_4_reg_4232),
    .din5(row_sign_5_reg_4249),
    .din6(row_sign_6_reg_4260),
    .din7(row_sign_7_fu_1706_p2),
    .din8(row_sign_8_fu_1710_p2),
    .din9(row_sign_10_fu_1838_p20),
    .def(row_sign_10_fu_1838_p21),
    .sel(row_sign_10_fu_1838_p22),
    .dout(row_sign_10_fu_1838_p23)
);

(* dissolve_hierarchy = "yes" *) compute_row_operations_sparsemux_7_2_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 1 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 1 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 1 ),
    .def_WIDTH( 1 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
sparsemux_7_2_1_1_1_U75(
    .din0(syndrome_cache_reload),
    .din1(syndrome_cache_1_reload),
    .din2(syndrome_cache_2_reload),
    .def(tmp_4_fu_1943_p7),
    .sel(i_1_reg_3876_pp0_iter1_reg),
    .dout(tmp_4_fu_1943_p9)
);

(* dissolve_hierarchy = "yes" *) compute_row_operations_sparsemux_7_2_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 1 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 1 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 1 ),
    .def_WIDTH( 1 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
sparsemux_7_2_1_1_1_U76(
    .din0(syndrome_cache_reload),
    .din1(syndrome_cache_1_reload),
    .din2(syndrome_cache_2_reload),
    .def(tmp_5_fu_1975_p7),
    .sel(i_1_reg_3876_pp0_iter1_reg),
    .dout(tmp_5_fu_1975_p9)
);

(* dissolve_hierarchy = "yes" *) compute_row_operations_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U77(
    .din0(min1_21_reg_4329),
    .din1(min2_7_reg_4320),
    .din2(min2_11_fu_2123_p6),
    .def(min2_11_fu_2123_p7),
    .sel(min2_11_fu_2123_p8),
    .dout(min2_11_fu_2123_p9)
);

(* dissolve_hierarchy = "yes" *) compute_row_operations_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U78(
    .din0(min1_22_reg_4443),
    .din1(min2_11_reg_4434),
    .din2(min2_15_fu_2374_p6),
    .def(min2_15_fu_2374_p7),
    .sel(min2_15_fu_2374_p8),
    .dout(min2_15_fu_2374_p9)
);

(* dissolve_hierarchy = "yes" *) compute_row_operations_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U79(
    .din0(min1_23_reg_4525),
    .din1(min2_15_reg_4516),
    .din2(min2_19_fu_2565_p6),
    .def(min2_19_fu_2565_p7),
    .sel(min2_19_fu_2565_p8),
    .dout(min2_19_fu_2565_p9)
);

(* dissolve_hierarchy = "yes" *) compute_row_operations_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U80(
    .din0(min1_24_reg_4563),
    .din1(min2_19_reg_4554),
    .din2(min2_23_fu_2756_p6),
    .def(min2_23_fu_2756_p7),
    .sel(min2_23_fu_2756_p8),
    .dout(min2_23_fu_2756_p9)
);

(* dissolve_hierarchy = "yes" *) compute_row_operations_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U81(
    .din0(min1_25_reg_4631),
    .din1(min2_23_reg_4622),
    .din2(min2_27_fu_2947_p6),
    .def(min2_27_fu_2947_p7),
    .sel(min2_27_fu_2947_p8),
    .dout(min2_27_fu_2947_p9)
);

(* dissolve_hierarchy = "yes" *) compute_row_operations_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U82(
    .din0(min1_26_reg_4689),
    .din1(min2_27_reg_4680),
    .din2(min2_31_fu_3138_p6),
    .def(min2_31_fu_3138_p7),
    .sel(min2_31_fu_3138_p8),
    .dout(min2_31_fu_3138_p9)
);

(* dissolve_hierarchy = "yes" *) compute_row_operations_sparsemux_7_2_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 1 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 1 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 1 ),
    .def_WIDTH( 1 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
sparsemux_7_2_1_1_1_U83(
    .din0(syndrome_cache_reload),
    .din1(syndrome_cache_1_reload),
    .din2(syndrome_cache_2_reload),
    .def(tmp_11_fu_3213_p7),
    .sel(i_1_reg_3876_pp0_iter4_reg),
    .dout(tmp_11_fu_3213_p9)
);

(* dissolve_hierarchy = "yes" *) compute_row_operations_sparsemux_7_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_7_2_32_1_1_U84(
    .din0(min1_27_reg_4727),
    .din1(min2_31_reg_4718),
    .din2(min2_35_fu_3517_p6),
    .def(min2_35_fu_3517_p7),
    .sel(min2_35_fu_3517_p8),
    .dout(min2_35_fu_3517_p9)
);

(* dissolve_hierarchy = "yes" *) compute_row_operations_sparsemux_21_9_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 9'h100 ),
    .din0_WIDTH( 1 ),
    .CASE1( 9'h80 ),
    .din1_WIDTH( 1 ),
    .CASE2( 9'h40 ),
    .din2_WIDTH( 1 ),
    .CASE3( 9'h20 ),
    .din3_WIDTH( 1 ),
    .CASE4( 9'h10 ),
    .din4_WIDTH( 1 ),
    .CASE5( 9'h8 ),
    .din5_WIDTH( 1 ),
    .CASE6( 9'h4 ),
    .din6_WIDTH( 1 ),
    .CASE7( 9'h2 ),
    .din7_WIDTH( 1 ),
    .CASE8( 9'h1 ),
    .din8_WIDTH( 1 ),
    .CASE9( 9'h0 ),
    .din9_WIDTH( 1 ),
    .def_WIDTH( 1 ),
    .sel_WIDTH( 9 ),
    .dout_WIDTH( 1 ))
sparsemux_21_9_1_1_1_U85(
    .din0(sign_minpos_reg_4308_pp0_iter5_reg),
    .din1(sign_minpos_2_fu_3242_p3),
    .din2(sign_minpos_4_fu_3275_p3),
    .din3(sign_minpos_6_fu_3292_p3),
    .din4(sign_minpos_8_fu_3313_p3),
    .din5(sign_minpos_10_fu_3330_p3),
    .din6(sign_minpos_12_fu_3347_p3),
    .din7(sign_minpos_14_fu_3364_p3),
    .din8(sign_minpos_16_fu_3381_p3),
    .din9(sign_minpos_19_fu_3549_p20),
    .def(sign_minpos_19_fu_3549_p21),
    .sel(sel_tmp9_reg_4372_pp0_iter5_reg),
    .dout(sign_minpos_19_fu_3549_p23)
);

(* dissolve_hierarchy = "yes" *) compute_row_operations_sparsemux_21_9_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 9'h100 ),
    .din0_WIDTH( 32 ),
    .CASE1( 9'h80 ),
    .din1_WIDTH( 32 ),
    .CASE2( 9'h40 ),
    .din2_WIDTH( 32 ),
    .CASE3( 9'h20 ),
    .din3_WIDTH( 32 ),
    .CASE4( 9'h10 ),
    .din4_WIDTH( 32 ),
    .CASE5( 9'h8 ),
    .din5_WIDTH( 32 ),
    .CASE6( 9'h4 ),
    .din6_WIDTH( 32 ),
    .CASE7( 9'h2 ),
    .din7_WIDTH( 32 ),
    .CASE8( 9'h1 ),
    .din8_WIDTH( 32 ),
    .CASE9( 9'h0 ),
    .din9_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
sparsemux_21_9_32_1_1_U86(
    .din0(32'd2139095039),
    .din1(min2_3_reg_4167_pp0_iter4_reg),
    .din2(min2_7_reg_4320_pp0_iter5_reg),
    .din3(min2_11_reg_4434_pp0_iter4_reg),
    .din4(min2_15_reg_4516_pp0_iter5_reg),
    .din5(min2_19_reg_4554_pp0_iter4_reg),
    .din6(min2_23_reg_4622_pp0_iter5_reg),
    .din7(min2_27_reg_4680),
    .din8(min2_31_reg_4718),
    .din9(min2_35_fu_3517_p9),
    .def(min2_08_ph_fu_3605_p21),
    .sel(sel_tmp9_reg_4372_pp0_iter5_reg),
    .dout(min2_08_ph_fu_3605_p23)
);

(* dissolve_hierarchy = "yes" *) compute_row_operations_sparsemux_21_9_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 9'h100 ),
    .din0_WIDTH( 32 ),
    .CASE1( 9'h80 ),
    .din1_WIDTH( 32 ),
    .CASE2( 9'h40 ),
    .din2_WIDTH( 32 ),
    .CASE3( 9'h20 ),
    .din3_WIDTH( 32 ),
    .CASE4( 9'h10 ),
    .din4_WIDTH( 32 ),
    .CASE5( 9'h8 ),
    .din5_WIDTH( 32 ),
    .CASE6( 9'h4 ),
    .din6_WIDTH( 32 ),
    .CASE7( 9'h2 ),
    .din7_WIDTH( 32 ),
    .CASE8( 9'h1 ),
    .din8_WIDTH( 32 ),
    .CASE9( 9'h0 ),
    .din9_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
sparsemux_21_9_32_1_1_U87(
    .din0(min1_20_reg_4089_pp0_iter5_reg),
    .din1(min2_reg_4176_pp0_iter4_reg),
    .din2(min1_21_reg_4329_pp0_iter5_reg),
    .din3(min1_22_reg_4443_pp0_iter4_reg),
    .din4(min1_23_reg_4525_pp0_iter5_reg),
    .din5(min1_24_reg_4563_pp0_iter4_reg),
    .din6(min1_25_reg_4631_pp0_iter5_reg),
    .din7(min1_26_reg_4689),
    .din8(min1_27_reg_4727),
    .din9(min1_19_fu_3644_p20),
    .def(min1_19_fu_3644_p21),
    .sel(sel_tmp9_reg_4372_pp0_iter5_reg),
    .dout(min1_19_fu_3644_p23)
);

(* dissolve_hierarchy = "yes" *) compute_row_operations_sparsemux_21_9_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 9'h100 ),
    .din0_WIDTH( 5 ),
    .CASE1( 9'h80 ),
    .din1_WIDTH( 5 ),
    .CASE2( 9'h40 ),
    .din2_WIDTH( 5 ),
    .CASE3( 9'h20 ),
    .din3_WIDTH( 5 ),
    .CASE4( 9'h10 ),
    .din4_WIDTH( 5 ),
    .CASE5( 9'h8 ),
    .din5_WIDTH( 5 ),
    .CASE6( 9'h4 ),
    .din6_WIDTH( 5 ),
    .CASE7( 9'h2 ),
    .din7_WIDTH( 5 ),
    .CASE8( 9'h1 ),
    .din8_WIDTH( 5 ),
    .CASE9( 9'h0 ),
    .din9_WIDTH( 5 ),
    .def_WIDTH( 5 ),
    .sel_WIDTH( 9 ),
    .dout_WIDTH( 5 ))
sparsemux_21_9_5_1_1_U88(
    .din0(minpos_10_fu_3682_p2),
    .din1(minpos_10_fu_3682_p4),
    .din2(minpos_10_fu_3682_p6),
    .din3(minpos_10_fu_3682_p8),
    .din4(minpos_10_fu_3682_p10),
    .din5(minpos_10_fu_3682_p12),
    .din6(minpos_10_fu_3682_p14),
    .din7(sext_ln661_9_fu_3377_p1),
    .din8(minpos_8_fu_3387_p3),
    .din9(minpos_10_fu_3682_p20),
    .def(minpos_10_fu_3682_p21),
    .sel(sel_tmp9_reg_4372_pp0_iter5_reg),
    .dout(minpos_10_fu_3682_p23)
);

compute_row_operations_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln38_reg_3913_pp0_iter4_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter4_reg == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1569_state10 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1564_state10 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1559_state10 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1554_state10 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1549_state10 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) 
    & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1544_state10 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1539_state10 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1534_state10 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1527_state10 == 1'b1)))) begin
        ap_phi_reg_pp0_iter5_row_sign_01048_reg_625 <= row_sign_10_reg_4380_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter5_row_sign_01048_reg_625 <= ap_phi_reg_pp0_iter4_row_sign_01048_reg_625;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln38_reg_3913_pp0_iter5_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter5_reg == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1501_state12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1493_state12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1485_state12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1477_state12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1469_state12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) 
    & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1461_state12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1453_state12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1445_state12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1400_state12 == 1'b1)))) begin
        ap_phi_reg_pp0_iter6_min2_0850_reg_683 <= min2_08_ph_fu_3605_p23;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter6_min2_0850_reg_683 <= ap_phi_reg_pp0_iter5_min2_0850_reg_683;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4118)) begin
            i_fu_198 <= add_ln37_fu_1037_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_198 <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln38_reg_3913_pp0_iter5_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter5_reg == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1501_state12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1493_state12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1485_state12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1477_state12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1469_state12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) 
    & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1461_state12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1453_state12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1445_state12 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1400_state12 == 1'b1)))) begin
        minpos_0453_reg_595 <= minpos_10_fu_3682_p23;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        minpos_0453_reg_595 <= ap_phi_reg_pp0_iter5_minpos_0453_reg_595;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L_cache_1_addr_1_reg_4785 <= zext_ln37_reg_3891_pp0_iter4_reg;
        L_cache_1_addr_1_reg_4785_pp0_iter10_reg <= L_cache_1_addr_1_reg_4785_pp0_iter9_reg;
        L_cache_1_addr_1_reg_4785_pp0_iter11_reg <= L_cache_1_addr_1_reg_4785_pp0_iter10_reg;
        L_cache_1_addr_1_reg_4785_pp0_iter12_reg <= L_cache_1_addr_1_reg_4785_pp0_iter11_reg;
        L_cache_1_addr_1_reg_4785_pp0_iter13_reg <= L_cache_1_addr_1_reg_4785_pp0_iter12_reg;
        L_cache_1_addr_1_reg_4785_pp0_iter6_reg <= L_cache_1_addr_1_reg_4785;
        L_cache_1_addr_1_reg_4785_pp0_iter7_reg <= L_cache_1_addr_1_reg_4785_pp0_iter6_reg;
        L_cache_1_addr_1_reg_4785_pp0_iter8_reg <= L_cache_1_addr_1_reg_4785_pp0_iter7_reg;
        L_cache_1_addr_1_reg_4785_pp0_iter9_reg <= L_cache_1_addr_1_reg_4785_pp0_iter8_reg;
        L_cache_1_addr_reg_3928 <= zext_ln37_fu_1043_p1;
        L_cache_1_addr_reg_3928_pp0_iter1_reg <= L_cache_1_addr_reg_3928;
        L_cache_1_addr_reg_3928_pp0_iter2_reg <= L_cache_1_addr_reg_3928_pp0_iter1_reg;
        L_cache_1_addr_reg_3928_pp0_iter3_reg <= L_cache_1_addr_reg_3928_pp0_iter2_reg;
        L_cache_1_addr_reg_3928_pp0_iter4_reg <= L_cache_1_addr_reg_3928_pp0_iter3_reg;
        L_cache_1_addr_reg_3928_pp0_iter5_reg <= L_cache_1_addr_reg_3928_pp0_iter4_reg;
        L_cache_1_addr_reg_3928_pp0_iter6_reg <= L_cache_1_addr_reg_3928_pp0_iter5_reg;
        L_cache_1_addr_reg_3928_pp0_iter7_reg <= L_cache_1_addr_reg_3928_pp0_iter6_reg;
        L_cache_1_addr_reg_3928_pp0_iter8_reg <= L_cache_1_addr_reg_3928_pp0_iter7_reg;
        L_cache_2_addr_1_reg_4790 <= zext_ln37_reg_3891_pp0_iter4_reg;
        L_cache_2_addr_1_reg_4790_pp0_iter10_reg <= L_cache_2_addr_1_reg_4790_pp0_iter9_reg;
        L_cache_2_addr_1_reg_4790_pp0_iter11_reg <= L_cache_2_addr_1_reg_4790_pp0_iter10_reg;
        L_cache_2_addr_1_reg_4790_pp0_iter12_reg <= L_cache_2_addr_1_reg_4790_pp0_iter11_reg;
        L_cache_2_addr_1_reg_4790_pp0_iter13_reg <= L_cache_2_addr_1_reg_4790_pp0_iter12_reg;
        L_cache_2_addr_1_reg_4790_pp0_iter6_reg <= L_cache_2_addr_1_reg_4790;
        L_cache_2_addr_1_reg_4790_pp0_iter7_reg <= L_cache_2_addr_1_reg_4790_pp0_iter6_reg;
        L_cache_2_addr_1_reg_4790_pp0_iter8_reg <= L_cache_2_addr_1_reg_4790_pp0_iter7_reg;
        L_cache_2_addr_1_reg_4790_pp0_iter9_reg <= L_cache_2_addr_1_reg_4790_pp0_iter8_reg;
        L_cache_2_addr_reg_3934 <= zext_ln37_fu_1043_p1;
        L_cache_2_addr_reg_3934_pp0_iter1_reg <= L_cache_2_addr_reg_3934;
        L_cache_2_addr_reg_3934_pp0_iter2_reg <= L_cache_2_addr_reg_3934_pp0_iter1_reg;
        L_cache_2_addr_reg_3934_pp0_iter3_reg <= L_cache_2_addr_reg_3934_pp0_iter2_reg;
        L_cache_2_addr_reg_3934_pp0_iter4_reg <= L_cache_2_addr_reg_3934_pp0_iter3_reg;
        L_cache_2_addr_reg_3934_pp0_iter5_reg <= L_cache_2_addr_reg_3934_pp0_iter4_reg;
        L_cache_2_addr_reg_3934_pp0_iter6_reg <= L_cache_2_addr_reg_3934_pp0_iter5_reg;
        L_cache_2_addr_reg_3934_pp0_iter7_reg <= L_cache_2_addr_reg_3934_pp0_iter6_reg;
        L_cache_2_addr_reg_3934_pp0_iter8_reg <= L_cache_2_addr_reg_3934_pp0_iter7_reg;
        L_cache_3_addr_1_reg_4795 <= zext_ln37_reg_3891_pp0_iter4_reg;
        L_cache_3_addr_1_reg_4795_pp0_iter10_reg <= L_cache_3_addr_1_reg_4795_pp0_iter9_reg;
        L_cache_3_addr_1_reg_4795_pp0_iter11_reg <= L_cache_3_addr_1_reg_4795_pp0_iter10_reg;
        L_cache_3_addr_1_reg_4795_pp0_iter12_reg <= L_cache_3_addr_1_reg_4795_pp0_iter11_reg;
        L_cache_3_addr_1_reg_4795_pp0_iter13_reg <= L_cache_3_addr_1_reg_4795_pp0_iter12_reg;
        L_cache_3_addr_1_reg_4795_pp0_iter6_reg <= L_cache_3_addr_1_reg_4795;
        L_cache_3_addr_1_reg_4795_pp0_iter7_reg <= L_cache_3_addr_1_reg_4795_pp0_iter6_reg;
        L_cache_3_addr_1_reg_4795_pp0_iter8_reg <= L_cache_3_addr_1_reg_4795_pp0_iter7_reg;
        L_cache_3_addr_1_reg_4795_pp0_iter9_reg <= L_cache_3_addr_1_reg_4795_pp0_iter8_reg;
        L_cache_3_addr_reg_3940 <= zext_ln37_fu_1043_p1;
        L_cache_3_addr_reg_3940_pp0_iter1_reg <= L_cache_3_addr_reg_3940;
        L_cache_3_addr_reg_3940_pp0_iter2_reg <= L_cache_3_addr_reg_3940_pp0_iter1_reg;
        L_cache_3_addr_reg_3940_pp0_iter3_reg <= L_cache_3_addr_reg_3940_pp0_iter2_reg;
        L_cache_3_addr_reg_3940_pp0_iter4_reg <= L_cache_3_addr_reg_3940_pp0_iter3_reg;
        L_cache_3_addr_reg_3940_pp0_iter5_reg <= L_cache_3_addr_reg_3940_pp0_iter4_reg;
        L_cache_3_addr_reg_3940_pp0_iter6_reg <= L_cache_3_addr_reg_3940_pp0_iter5_reg;
        L_cache_3_addr_reg_3940_pp0_iter7_reg <= L_cache_3_addr_reg_3940_pp0_iter6_reg;
        L_cache_3_addr_reg_3940_pp0_iter8_reg <= L_cache_3_addr_reg_3940_pp0_iter7_reg;
        L_cache_4_addr_1_reg_4800 <= zext_ln37_reg_3891_pp0_iter4_reg;
        L_cache_4_addr_1_reg_4800_pp0_iter10_reg <= L_cache_4_addr_1_reg_4800_pp0_iter9_reg;
        L_cache_4_addr_1_reg_4800_pp0_iter11_reg <= L_cache_4_addr_1_reg_4800_pp0_iter10_reg;
        L_cache_4_addr_1_reg_4800_pp0_iter12_reg <= L_cache_4_addr_1_reg_4800_pp0_iter11_reg;
        L_cache_4_addr_1_reg_4800_pp0_iter13_reg <= L_cache_4_addr_1_reg_4800_pp0_iter12_reg;
        L_cache_4_addr_1_reg_4800_pp0_iter6_reg <= L_cache_4_addr_1_reg_4800;
        L_cache_4_addr_1_reg_4800_pp0_iter7_reg <= L_cache_4_addr_1_reg_4800_pp0_iter6_reg;
        L_cache_4_addr_1_reg_4800_pp0_iter8_reg <= L_cache_4_addr_1_reg_4800_pp0_iter7_reg;
        L_cache_4_addr_1_reg_4800_pp0_iter9_reg <= L_cache_4_addr_1_reg_4800_pp0_iter8_reg;
        L_cache_4_addr_reg_3946 <= zext_ln37_fu_1043_p1;
        L_cache_4_addr_reg_3946_pp0_iter1_reg <= L_cache_4_addr_reg_3946;
        L_cache_4_addr_reg_3946_pp0_iter2_reg <= L_cache_4_addr_reg_3946_pp0_iter1_reg;
        L_cache_4_addr_reg_3946_pp0_iter3_reg <= L_cache_4_addr_reg_3946_pp0_iter2_reg;
        L_cache_4_addr_reg_3946_pp0_iter4_reg <= L_cache_4_addr_reg_3946_pp0_iter3_reg;
        L_cache_4_addr_reg_3946_pp0_iter5_reg <= L_cache_4_addr_reg_3946_pp0_iter4_reg;
        L_cache_4_addr_reg_3946_pp0_iter6_reg <= L_cache_4_addr_reg_3946_pp0_iter5_reg;
        L_cache_4_addr_reg_3946_pp0_iter7_reg <= L_cache_4_addr_reg_3946_pp0_iter6_reg;
        L_cache_4_addr_reg_3946_pp0_iter8_reg <= L_cache_4_addr_reg_3946_pp0_iter7_reg;
        L_cache_5_addr_1_reg_4805 <= zext_ln37_reg_3891_pp0_iter4_reg;
        L_cache_5_addr_1_reg_4805_pp0_iter10_reg <= L_cache_5_addr_1_reg_4805_pp0_iter9_reg;
        L_cache_5_addr_1_reg_4805_pp0_iter11_reg <= L_cache_5_addr_1_reg_4805_pp0_iter10_reg;
        L_cache_5_addr_1_reg_4805_pp0_iter12_reg <= L_cache_5_addr_1_reg_4805_pp0_iter11_reg;
        L_cache_5_addr_1_reg_4805_pp0_iter13_reg <= L_cache_5_addr_1_reg_4805_pp0_iter12_reg;
        L_cache_5_addr_1_reg_4805_pp0_iter6_reg <= L_cache_5_addr_1_reg_4805;
        L_cache_5_addr_1_reg_4805_pp0_iter7_reg <= L_cache_5_addr_1_reg_4805_pp0_iter6_reg;
        L_cache_5_addr_1_reg_4805_pp0_iter8_reg <= L_cache_5_addr_1_reg_4805_pp0_iter7_reg;
        L_cache_5_addr_1_reg_4805_pp0_iter9_reg <= L_cache_5_addr_1_reg_4805_pp0_iter8_reg;
        L_cache_5_addr_reg_3952 <= zext_ln37_fu_1043_p1;
        L_cache_5_addr_reg_3952_pp0_iter1_reg <= L_cache_5_addr_reg_3952;
        L_cache_5_addr_reg_3952_pp0_iter2_reg <= L_cache_5_addr_reg_3952_pp0_iter1_reg;
        L_cache_5_addr_reg_3952_pp0_iter3_reg <= L_cache_5_addr_reg_3952_pp0_iter2_reg;
        L_cache_5_addr_reg_3952_pp0_iter4_reg <= L_cache_5_addr_reg_3952_pp0_iter3_reg;
        L_cache_5_addr_reg_3952_pp0_iter5_reg <= L_cache_5_addr_reg_3952_pp0_iter4_reg;
        L_cache_5_addr_reg_3952_pp0_iter6_reg <= L_cache_5_addr_reg_3952_pp0_iter5_reg;
        L_cache_5_addr_reg_3952_pp0_iter7_reg <= L_cache_5_addr_reg_3952_pp0_iter6_reg;
        L_cache_5_addr_reg_3952_pp0_iter8_reg <= L_cache_5_addr_reg_3952_pp0_iter7_reg;
        L_cache_6_addr_1_reg_4810 <= zext_ln37_reg_3891_pp0_iter4_reg;
        L_cache_6_addr_1_reg_4810_pp0_iter10_reg <= L_cache_6_addr_1_reg_4810_pp0_iter9_reg;
        L_cache_6_addr_1_reg_4810_pp0_iter11_reg <= L_cache_6_addr_1_reg_4810_pp0_iter10_reg;
        L_cache_6_addr_1_reg_4810_pp0_iter12_reg <= L_cache_6_addr_1_reg_4810_pp0_iter11_reg;
        L_cache_6_addr_1_reg_4810_pp0_iter13_reg <= L_cache_6_addr_1_reg_4810_pp0_iter12_reg;
        L_cache_6_addr_1_reg_4810_pp0_iter6_reg <= L_cache_6_addr_1_reg_4810;
        L_cache_6_addr_1_reg_4810_pp0_iter7_reg <= L_cache_6_addr_1_reg_4810_pp0_iter6_reg;
        L_cache_6_addr_1_reg_4810_pp0_iter8_reg <= L_cache_6_addr_1_reg_4810_pp0_iter7_reg;
        L_cache_6_addr_1_reg_4810_pp0_iter9_reg <= L_cache_6_addr_1_reg_4810_pp0_iter8_reg;
        L_cache_6_addr_reg_3958 <= zext_ln37_fu_1043_p1;
        L_cache_6_addr_reg_3958_pp0_iter1_reg <= L_cache_6_addr_reg_3958;
        L_cache_6_addr_reg_3958_pp0_iter2_reg <= L_cache_6_addr_reg_3958_pp0_iter1_reg;
        L_cache_6_addr_reg_3958_pp0_iter3_reg <= L_cache_6_addr_reg_3958_pp0_iter2_reg;
        L_cache_6_addr_reg_3958_pp0_iter4_reg <= L_cache_6_addr_reg_3958_pp0_iter3_reg;
        L_cache_6_addr_reg_3958_pp0_iter5_reg <= L_cache_6_addr_reg_3958_pp0_iter4_reg;
        L_cache_6_addr_reg_3958_pp0_iter6_reg <= L_cache_6_addr_reg_3958_pp0_iter5_reg;
        L_cache_6_addr_reg_3958_pp0_iter7_reg <= L_cache_6_addr_reg_3958_pp0_iter6_reg;
        L_cache_6_addr_reg_3958_pp0_iter8_reg <= L_cache_6_addr_reg_3958_pp0_iter7_reg;
        L_cache_6_addr_reg_3958_pp0_iter9_reg <= L_cache_6_addr_reg_3958_pp0_iter8_reg;
        L_cache_7_addr_1_reg_4815 <= zext_ln37_reg_3891_pp0_iter4_reg;
        L_cache_7_addr_1_reg_4815_pp0_iter10_reg <= L_cache_7_addr_1_reg_4815_pp0_iter9_reg;
        L_cache_7_addr_1_reg_4815_pp0_iter11_reg <= L_cache_7_addr_1_reg_4815_pp0_iter10_reg;
        L_cache_7_addr_1_reg_4815_pp0_iter12_reg <= L_cache_7_addr_1_reg_4815_pp0_iter11_reg;
        L_cache_7_addr_1_reg_4815_pp0_iter13_reg <= L_cache_7_addr_1_reg_4815_pp0_iter12_reg;
        L_cache_7_addr_1_reg_4815_pp0_iter6_reg <= L_cache_7_addr_1_reg_4815;
        L_cache_7_addr_1_reg_4815_pp0_iter7_reg <= L_cache_7_addr_1_reg_4815_pp0_iter6_reg;
        L_cache_7_addr_1_reg_4815_pp0_iter8_reg <= L_cache_7_addr_1_reg_4815_pp0_iter7_reg;
        L_cache_7_addr_1_reg_4815_pp0_iter9_reg <= L_cache_7_addr_1_reg_4815_pp0_iter8_reg;
        L_cache_7_addr_reg_3964 <= zext_ln37_fu_1043_p1;
        L_cache_7_addr_reg_3964_pp0_iter1_reg <= L_cache_7_addr_reg_3964;
        L_cache_7_addr_reg_3964_pp0_iter2_reg <= L_cache_7_addr_reg_3964_pp0_iter1_reg;
        L_cache_7_addr_reg_3964_pp0_iter3_reg <= L_cache_7_addr_reg_3964_pp0_iter2_reg;
        L_cache_7_addr_reg_3964_pp0_iter4_reg <= L_cache_7_addr_reg_3964_pp0_iter3_reg;
        L_cache_7_addr_reg_3964_pp0_iter5_reg <= L_cache_7_addr_reg_3964_pp0_iter4_reg;
        L_cache_7_addr_reg_3964_pp0_iter6_reg <= L_cache_7_addr_reg_3964_pp0_iter5_reg;
        L_cache_7_addr_reg_3964_pp0_iter7_reg <= L_cache_7_addr_reg_3964_pp0_iter6_reg;
        L_cache_7_addr_reg_3964_pp0_iter8_reg <= L_cache_7_addr_reg_3964_pp0_iter7_reg;
        L_cache_7_addr_reg_3964_pp0_iter9_reg <= L_cache_7_addr_reg_3964_pp0_iter8_reg;
        L_cache_8_addr_1_reg_4820 <= zext_ln37_reg_3891_pp0_iter4_reg;
        L_cache_8_addr_1_reg_4820_pp0_iter10_reg <= L_cache_8_addr_1_reg_4820_pp0_iter9_reg;
        L_cache_8_addr_1_reg_4820_pp0_iter11_reg <= L_cache_8_addr_1_reg_4820_pp0_iter10_reg;
        L_cache_8_addr_1_reg_4820_pp0_iter12_reg <= L_cache_8_addr_1_reg_4820_pp0_iter11_reg;
        L_cache_8_addr_1_reg_4820_pp0_iter13_reg <= L_cache_8_addr_1_reg_4820_pp0_iter12_reg;
        L_cache_8_addr_1_reg_4820_pp0_iter6_reg <= L_cache_8_addr_1_reg_4820;
        L_cache_8_addr_1_reg_4820_pp0_iter7_reg <= L_cache_8_addr_1_reg_4820_pp0_iter6_reg;
        L_cache_8_addr_1_reg_4820_pp0_iter8_reg <= L_cache_8_addr_1_reg_4820_pp0_iter7_reg;
        L_cache_8_addr_1_reg_4820_pp0_iter9_reg <= L_cache_8_addr_1_reg_4820_pp0_iter8_reg;
        L_cache_8_addr_reg_3970 <= zext_ln37_fu_1043_p1;
        L_cache_8_addr_reg_3970_pp0_iter1_reg <= L_cache_8_addr_reg_3970;
        L_cache_8_addr_reg_3970_pp0_iter2_reg <= L_cache_8_addr_reg_3970_pp0_iter1_reg;
        L_cache_8_addr_reg_3970_pp0_iter3_reg <= L_cache_8_addr_reg_3970_pp0_iter2_reg;
        L_cache_8_addr_reg_3970_pp0_iter4_reg <= L_cache_8_addr_reg_3970_pp0_iter3_reg;
        L_cache_8_addr_reg_3970_pp0_iter5_reg <= L_cache_8_addr_reg_3970_pp0_iter4_reg;
        L_cache_8_addr_reg_3970_pp0_iter6_reg <= L_cache_8_addr_reg_3970_pp0_iter5_reg;
        L_cache_8_addr_reg_3970_pp0_iter7_reg <= L_cache_8_addr_reg_3970_pp0_iter6_reg;
        L_cache_8_addr_reg_3970_pp0_iter8_reg <= L_cache_8_addr_reg_3970_pp0_iter7_reg;
        L_cache_8_addr_reg_3970_pp0_iter9_reg <= L_cache_8_addr_reg_3970_pp0_iter8_reg;
        L_cache_9_addr_1_reg_4825 <= zext_ln37_reg_3891_pp0_iter4_reg;
        L_cache_9_addr_1_reg_4825_pp0_iter10_reg <= L_cache_9_addr_1_reg_4825_pp0_iter9_reg;
        L_cache_9_addr_1_reg_4825_pp0_iter11_reg <= L_cache_9_addr_1_reg_4825_pp0_iter10_reg;
        L_cache_9_addr_1_reg_4825_pp0_iter12_reg <= L_cache_9_addr_1_reg_4825_pp0_iter11_reg;
        L_cache_9_addr_1_reg_4825_pp0_iter13_reg <= L_cache_9_addr_1_reg_4825_pp0_iter12_reg;
        L_cache_9_addr_1_reg_4825_pp0_iter6_reg <= L_cache_9_addr_1_reg_4825;
        L_cache_9_addr_1_reg_4825_pp0_iter7_reg <= L_cache_9_addr_1_reg_4825_pp0_iter6_reg;
        L_cache_9_addr_1_reg_4825_pp0_iter8_reg <= L_cache_9_addr_1_reg_4825_pp0_iter7_reg;
        L_cache_9_addr_1_reg_4825_pp0_iter9_reg <= L_cache_9_addr_1_reg_4825_pp0_iter8_reg;
        L_cache_9_addr_reg_3976 <= zext_ln37_fu_1043_p1;
        L_cache_9_addr_reg_3976_pp0_iter1_reg <= L_cache_9_addr_reg_3976;
        L_cache_9_addr_reg_3976_pp0_iter2_reg <= L_cache_9_addr_reg_3976_pp0_iter1_reg;
        L_cache_9_addr_reg_3976_pp0_iter3_reg <= L_cache_9_addr_reg_3976_pp0_iter2_reg;
        L_cache_9_addr_reg_3976_pp0_iter4_reg <= L_cache_9_addr_reg_3976_pp0_iter3_reg;
        L_cache_9_addr_reg_3976_pp0_iter5_reg <= L_cache_9_addr_reg_3976_pp0_iter4_reg;
        L_cache_9_addr_reg_3976_pp0_iter6_reg <= L_cache_9_addr_reg_3976_pp0_iter5_reg;
        L_cache_9_addr_reg_3976_pp0_iter7_reg <= L_cache_9_addr_reg_3976_pp0_iter6_reg;
        L_cache_9_addr_reg_3976_pp0_iter8_reg <= L_cache_9_addr_reg_3976_pp0_iter7_reg;
        L_cache_9_addr_reg_3976_pp0_iter9_reg <= L_cache_9_addr_reg_3976_pp0_iter8_reg;
        L_cache_addr_reg_3917 <= zext_ln37_fu_1043_p1;
        L_cache_addr_reg_3917_pp0_iter10_reg <= L_cache_addr_reg_3917_pp0_iter9_reg;
        L_cache_addr_reg_3917_pp0_iter11_reg <= L_cache_addr_reg_3917_pp0_iter10_reg;
        L_cache_addr_reg_3917_pp0_iter12_reg <= L_cache_addr_reg_3917_pp0_iter11_reg;
        L_cache_addr_reg_3917_pp0_iter13_reg <= L_cache_addr_reg_3917_pp0_iter12_reg;
        L_cache_addr_reg_3917_pp0_iter1_reg <= L_cache_addr_reg_3917;
        L_cache_addr_reg_3917_pp0_iter2_reg <= L_cache_addr_reg_3917_pp0_iter1_reg;
        L_cache_addr_reg_3917_pp0_iter3_reg <= L_cache_addr_reg_3917_pp0_iter2_reg;
        L_cache_addr_reg_3917_pp0_iter4_reg <= L_cache_addr_reg_3917_pp0_iter3_reg;
        L_cache_addr_reg_3917_pp0_iter5_reg <= L_cache_addr_reg_3917_pp0_iter4_reg;
        L_cache_addr_reg_3917_pp0_iter6_reg <= L_cache_addr_reg_3917_pp0_iter5_reg;
        L_cache_addr_reg_3917_pp0_iter7_reg <= L_cache_addr_reg_3917_pp0_iter6_reg;
        L_cache_addr_reg_3917_pp0_iter8_reg <= L_cache_addr_reg_3917_pp0_iter7_reg;
        L_cache_addr_reg_3917_pp0_iter9_reg <= L_cache_addr_reg_3917_pp0_iter8_reg;
        abs_val_12_reg_4338[30 : 0] <= abs_val_12_fu_1668_p1[30 : 0];
        abs_val_14_reg_4534[30 : 0] <= abs_val_14_fu_2411_p1[30 : 0];
        abs_val_16_reg_4640[30 : 0] <= abs_val_16_fu_2793_p1[30 : 0];
        abs_val_18_reg_4736[30 : 0] <= abs_val_18_fu_3175_p1[30 : 0];
        and_ln54_reg_4075 <= and_ln54_fu_1174_p2;
        and_ln54_reg_4075_pp0_iter2_reg <= and_ln54_reg_4075;
        and_ln54_reg_4075_pp0_iter3_reg <= and_ln54_reg_4075_pp0_iter2_reg;
        and_ln54_reg_4075_pp0_iter4_reg <= and_ln54_reg_4075_pp0_iter3_reg;
        and_ln54_reg_4075_pp0_iter5_reg <= and_ln54_reg_4075_pp0_iter4_reg;
        and_ln55_12_reg_4510 <= and_ln55_12_fu_2355_p2;
        and_ln55_12_reg_4510_pp0_iter4_reg <= and_ln55_12_reg_4510;
        and_ln55_12_reg_4510_pp0_iter5_reg <= and_ln55_12_reg_4510_pp0_iter4_reg;
        and_ln55_18_reg_4616 <= and_ln55_18_fu_2737_p2;
        and_ln55_18_reg_4616_pp0_iter5_reg <= and_ln55_18_reg_4616;
        and_ln55_24_reg_4712 <= and_ln55_24_fu_3119_p2;
        and_ln55_6_reg_4314 <= and_ln55_6_fu_1612_p2;
        and_ln55_6_reg_4314_pp0_iter3_reg <= and_ln55_6_reg_4314;
        and_ln55_6_reg_4314_pp0_iter4_reg <= and_ln55_6_reg_4314_pp0_iter3_reg;
        and_ln55_6_reg_4314_pp0_iter5_reg <= and_ln55_6_reg_4314_pp0_iter4_reg;
        ap_predicate_pred1400_state12 <= ((icmp_ln38_reg_3913_pp0_iter4_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter4_reg == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd0) & (cmp61_4_reg_3847 == 1'd0) & (cmp61_5_reg_3841 == 1'd0) & (cmp61_6_reg_3835 == 1'd0) & (cmp61_7_reg_3829 == 1'd0) & (cmp61_8_reg_3823 == 1'd0) & (cmp61_9_reg_3818 == 1'd0));
        ap_predicate_pred1445_state12 <= ((icmp_ln38_reg_3913_pp0_iter4_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter4_reg == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd1));
        ap_predicate_pred1453_state12 <= ((icmp_ln38_reg_3913_pp0_iter4_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter4_reg == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd1));
        ap_predicate_pred1461_state12 <= ((icmp_ln38_reg_3913_pp0_iter4_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter4_reg == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd0) & (cmp61_4_reg_3847 == 1'd1));
        ap_predicate_pred1469_state12 <= ((icmp_ln38_reg_3913_pp0_iter4_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter4_reg == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd0) & (cmp61_4_reg_3847 == 1'd0) & (cmp61_5_reg_3841 == 1'd1));
        ap_predicate_pred1477_state12 <= ((icmp_ln38_reg_3913_pp0_iter4_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter4_reg == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd0) & (cmp61_4_reg_3847 == 1'd0) & (cmp61_5_reg_3841 == 1'd0) & (cmp61_6_reg_3835 == 1'd1));
        ap_predicate_pred1485_state12 <= ((icmp_ln38_reg_3913_pp0_iter4_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter4_reg == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd0) & (cmp61_4_reg_3847 == 1'd0) & (cmp61_5_reg_3841 == 1'd0) & (cmp61_6_reg_3835 == 1'd0) & (cmp61_7_reg_3829 == 1'd1));
        ap_predicate_pred1493_state12 <= ((icmp_ln38_reg_3913_pp0_iter4_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter4_reg == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd0) & (cmp61_4_reg_3847 == 1'd0) & (cmp61_5_reg_3841 == 1'd0) & (cmp61_6_reg_3835 == 1'd0) & (cmp61_7_reg_3829 == 1'd0) & (cmp61_8_reg_3823 == 1'd1));
        ap_predicate_pred1501_state12 <= ((icmp_ln38_reg_3913_pp0_iter4_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter4_reg == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd0) & (cmp61_4_reg_3847 == 1'd0) & (cmp61_5_reg_3841 == 1'd0) & (cmp61_6_reg_3835 == 1'd0) & (cmp61_7_reg_3829 == 1'd0) & (cmp61_8_reg_3823 == 1'd0) & (cmp61_9_reg_3818 == 1'd1));
        ap_predicate_pred1527_state10 <= ((icmp_ln38_reg_3913_pp0_iter3_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter3_reg == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd0) & (cmp61_4_reg_3847 == 1'd0) & (cmp61_5_reg_3841 == 1'd0) & (cmp61_6_reg_3835 == 1'd0) & (cmp61_7_reg_3829 == 1'd0) & (cmp61_8_reg_3823 == 1'd0) & (cmp61_9_reg_3818 == 1'd0));
        ap_predicate_pred1534_state10 <= ((icmp_ln38_reg_3913_pp0_iter3_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter3_reg == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd1));
        ap_predicate_pred1539_state10 <= ((icmp_ln38_reg_3913_pp0_iter3_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter3_reg == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd1));
        ap_predicate_pred1544_state10 <= ((icmp_ln38_reg_3913_pp0_iter3_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter3_reg == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd0) & (cmp61_4_reg_3847 == 1'd1));
        ap_predicate_pred1549_state10 <= ((icmp_ln38_reg_3913_pp0_iter3_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter3_reg == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd0) & (cmp61_4_reg_3847 == 1'd0) & (cmp61_5_reg_3841 == 1'd1));
        ap_predicate_pred1554_state10 <= ((icmp_ln38_reg_3913_pp0_iter3_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter3_reg == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd0) & (cmp61_4_reg_3847 == 1'd0) & (cmp61_5_reg_3841 == 1'd0) & (cmp61_6_reg_3835 == 1'd1));
        ap_predicate_pred1559_state10 <= ((icmp_ln38_reg_3913_pp0_iter3_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter3_reg == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd0) & (cmp61_4_reg_3847 == 1'd0) & (cmp61_5_reg_3841 == 1'd0) & (cmp61_6_reg_3835 == 1'd0) & (cmp61_7_reg_3829 == 1'd1));
        ap_predicate_pred1564_state10 <= ((icmp_ln38_reg_3913_pp0_iter3_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter3_reg == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd0) & (cmp61_4_reg_3847 == 1'd0) & (cmp61_5_reg_3841 == 1'd0) & (cmp61_6_reg_3835 == 1'd0) & (cmp61_7_reg_3829 == 1'd0) & (cmp61_8_reg_3823 == 1'd1));
        ap_predicate_pred1569_state10 <= ((icmp_ln38_reg_3913_pp0_iter3_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter3_reg == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd0) & (cmp61_4_reg_3847 == 1'd0) & (cmp61_5_reg_3841 == 1'd0) & (cmp61_6_reg_3835 == 1'd0) & (cmp61_7_reg_3829 == 1'd0) & (cmp61_8_reg_3823 == 1'd0) & (cmp61_9_reg_3818 == 1'd1));
        ap_predicate_pred1661_state28 <= (minpos_0453_reg_595_pp0_iter12_reg == 5'd0);
        ap_predicate_pred1694_state28 <= (minpos_0453_reg_595_pp0_iter12_reg == 5'd1);
        ap_predicate_pred1717_state28 <= (minpos_0453_reg_595_pp0_iter12_reg == 5'd2);
        ap_predicate_pred1742_state28 <= (minpos_0453_reg_595_pp0_iter12_reg == 5'd3);
        ap_predicate_pred1767_state28 <= (minpos_0453_reg_595_pp0_iter12_reg == 5'd4);
        ap_predicate_pred1792_state28 <= (minpos_0453_reg_595_pp0_iter12_reg == 5'd5);
        ap_predicate_pred1805_state20 <= ((non_zero_cache_6_load_reg_4466_pp0_iter8_reg == 1'd1) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd0) & (cmp61_4_reg_3847 == 1'd0) & (cmp61_5_reg_3841 == 1'd0) & (cmp61_6_reg_3835 == 1'd0));
        ap_predicate_pred1819_state28 <= (minpos_0453_reg_595_pp0_iter12_reg == 5'd6);
        ap_predicate_pred1835_state20 <= ((cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd0) & (cmp61_4_reg_3847 == 1'd0) & (cmp61_5_reg_3841 == 1'd0) & (cmp61_6_reg_3835 == 1'd0) & (cmp61_7_reg_3829 == 1'd0) & (non_zero_cache_7_load_reg_4472_pp0_iter8_reg == 1'd1));
        ap_predicate_pred1848_state28 <= (minpos_0453_reg_595_pp0_iter12_reg == 5'd7);
        ap_predicate_pred1863_state20 <= ((cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd0) & (cmp61_4_reg_3847 == 1'd0) & (cmp61_5_reg_3841 == 1'd0) & (cmp61_6_reg_3835 == 1'd0) & (cmp61_7_reg_3829 == 1'd0) & (cmp61_8_reg_3823 == 1'd0) & (non_zero_cache_8_load_reg_4478_pp0_iter8_reg == 1'd1));
        ap_predicate_pred1876_state28 <= (minpos_0453_reg_595_pp0_iter12_reg == 5'd8);
        ap_predicate_pred1891_state20 <= ((cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd0) & (cmp61_4_reg_3847 == 1'd0) & (cmp61_5_reg_3841 == 1'd0) & (cmp61_6_reg_3835 == 1'd0) & (cmp61_7_reg_3829 == 1'd0) & (cmp61_8_reg_3823 == 1'd0) & (cmp61_9_reg_3818 == 1'd0) & (non_zero_cache_9_load_reg_4484_pp0_iter8_reg == 1'd1));
        ap_predicate_pred1904_state28 <= (minpos_0453_reg_595_pp0_iter12_reg == 5'd9);
        ap_predicate_pred3559_state12 <= ((sel_tmp9_reg_4372_pp0_iter4_reg == 9'd0) & (icmp_ln38_reg_3913_pp0_iter4_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter4_reg == 1'd0) & (cmp61_reg_3872 == 1'd0));
        cmp61_1_reg_3865 <= cmp61_1_fu_1011_p2;
        cmp61_2_reg_3859 <= cmp61_2_fu_1005_p2;
        cmp61_3_reg_3853 <= cmp61_3_fu_999_p2;
        cmp61_4_reg_3847 <= cmp61_4_fu_993_p2;
        cmp61_5_reg_3841 <= cmp61_5_fu_987_p2;
        cmp61_6_reg_3835 <= cmp61_6_fu_981_p2;
        cmp61_7_reg_3829 <= cmp61_7_fu_975_p2;
        cmp61_8_reg_3823 <= cmp61_8_fu_969_p2;
        cmp61_9_reg_3818 <= cmp61_9_fu_963_p2;
        cmp61_reg_3872 <= cmp61_fu_1017_p2;
        i_1_reg_3876 <= ap_sig_allocacmp_i_1;
        i_1_reg_3876_pp0_iter1_reg <= i_1_reg_3876;
        i_1_reg_3876_pp0_iter2_reg <= i_1_reg_3876_pp0_iter1_reg;
        i_1_reg_3876_pp0_iter3_reg <= i_1_reg_3876_pp0_iter2_reg;
        i_1_reg_3876_pp0_iter4_reg <= i_1_reg_3876_pp0_iter3_reg;
        icmp_ln37_reg_3887 <= icmp_ln37_fu_1031_p2;
        icmp_ln37_reg_3887_pp0_iter1_reg <= icmp_ln37_reg_3887;
        icmp_ln37_reg_3887_pp0_iter2_reg <= icmp_ln37_reg_3887_pp0_iter1_reg;
        icmp_ln37_reg_3887_pp0_iter3_reg <= icmp_ln37_reg_3887_pp0_iter2_reg;
        icmp_ln37_reg_3887_pp0_iter4_reg <= icmp_ln37_reg_3887_pp0_iter3_reg;
        icmp_ln37_reg_3887_pp0_iter5_reg <= icmp_ln37_reg_3887_pp0_iter4_reg;
        icmp_ln38_reg_3913 <= icmp_ln38_fu_1062_p2;
        icmp_ln38_reg_3913_pp0_iter1_reg <= icmp_ln38_reg_3913;
        icmp_ln38_reg_3913_pp0_iter2_reg <= icmp_ln38_reg_3913_pp0_iter1_reg;
        icmp_ln38_reg_3913_pp0_iter3_reg <= icmp_ln38_reg_3913_pp0_iter2_reg;
        icmp_ln38_reg_3913_pp0_iter4_reg <= icmp_ln38_reg_3913_pp0_iter3_reg;
        icmp_ln38_reg_3913_pp0_iter5_reg <= icmp_ln38_reg_3913_pp0_iter4_reg;
        min1_20_reg_4089[30 : 0] <= min1_20_fu_1192_p3[30 : 0];
        min1_20_reg_4089_pp0_iter2_reg[30 : 0] <= min1_20_reg_4089[30 : 0];
        min1_20_reg_4089_pp0_iter3_reg[30 : 0] <= min1_20_reg_4089_pp0_iter2_reg[30 : 0];
        min1_20_reg_4089_pp0_iter4_reg[30 : 0] <= min1_20_reg_4089_pp0_iter3_reg[30 : 0];
        min1_20_reg_4089_pp0_iter5_reg[30 : 0] <= min1_20_reg_4089_pp0_iter4_reg[30 : 0];
        min1_21_reg_4329[30 : 0] <= min1_21_fu_1650_p3[30 : 0];
        min1_21_reg_4329_pp0_iter3_reg[30 : 0] <= min1_21_reg_4329[30 : 0];
        min1_21_reg_4329_pp0_iter4_reg[30 : 0] <= min1_21_reg_4329_pp0_iter3_reg[30 : 0];
        min1_21_reg_4329_pp0_iter5_reg[30 : 0] <= min1_21_reg_4329_pp0_iter4_reg[30 : 0];
        min1_23_reg_4525[30 : 0] <= min1_23_fu_2393_p3[30 : 0];
        min1_23_reg_4525_pp0_iter4_reg[30 : 0] <= min1_23_reg_4525[30 : 0];
        min1_23_reg_4525_pp0_iter5_reg[30 : 0] <= min1_23_reg_4525_pp0_iter4_reg[30 : 0];
        min1_25_reg_4631[30 : 0] <= min1_25_fu_2775_p3[30 : 0];
        min1_25_reg_4631_pp0_iter5_reg[30 : 0] <= min1_25_reg_4631[30 : 0];
        min1_27_reg_4727[30 : 0] <= min1_27_fu_3157_p3[30 : 0];
        min2_15_reg_4516 <= min2_15_fu_2374_p9;
        min2_15_reg_4516_pp0_iter4_reg <= min2_15_reg_4516;
        min2_15_reg_4516_pp0_iter5_reg <= min2_15_reg_4516_pp0_iter4_reg;
        min2_23_reg_4622 <= min2_23_fu_2756_p9;
        min2_23_reg_4622_pp0_iter5_reg <= min2_23_reg_4622;
        min2_31_reg_4718 <= min2_31_fu_3138_p9;
        min2_7_reg_4320 <= min2_7_fu_1631_p9;
        min2_7_reg_4320_pp0_iter3_reg <= min2_7_reg_4320;
        min2_7_reg_4320_pp0_iter4_reg <= min2_7_reg_4320_pp0_iter3_reg;
        min2_7_reg_4320_pp0_iter5_reg <= min2_7_reg_4320_pp0_iter4_reg;
        or_ln55_13_reg_4648 <= or_ln55_13_fu_2825_p2;
        or_ln55_17_reg_4744 <= or_ln55_17_fu_3207_p2;
        or_ln55_5_reg_4346 <= or_ln55_5_fu_1700_p2;
        or_ln55_9_reg_4542 <= or_ln55_9_fu_2443_p2;
        row_sign_10_reg_4380 <= row_sign_10_fu_1838_p23;
        row_sign_10_reg_4380_pp0_iter3_reg <= row_sign_10_reg_4380;
        row_sign_10_reg_4380_pp0_iter4_reg <= row_sign_10_reg_4380_pp0_iter3_reg;
        row_sign_reg_4081 <= bitcast_ln662_fu_1180_p1[32'd63];
        sel_tmp9_reg_4372 <= sel_tmp9_fu_1817_p10;
        sel_tmp9_reg_4372_pp0_iter3_reg <= sel_tmp9_reg_4372;
        sel_tmp9_reg_4372_pp0_iter4_reg <= sel_tmp9_reg_4372_pp0_iter3_reg;
        sel_tmp9_reg_4372_pp0_iter5_reg <= sel_tmp9_reg_4372_pp0_iter4_reg;
        sign_5_reg_4909 <= grp_fu_738_p2;
        sign_minpos_1_reg_4103 <= bitcast_ln662_1_fu_1200_p1[32'd63];
        sign_minpos_1_reg_4103_pp0_iter2_reg <= sign_minpos_1_reg_4103;
        sign_minpos_1_reg_4103_pp0_iter3_reg <= sign_minpos_1_reg_4103_pp0_iter2_reg;
        sign_minpos_1_reg_4103_pp0_iter4_reg <= sign_minpos_1_reg_4103_pp0_iter3_reg;
        sign_minpos_1_reg_4103_pp0_iter5_reg <= sign_minpos_1_reg_4103_pp0_iter4_reg;
        sign_minpos_3_reg_4120 <= bitcast_ln662_2_fu_1212_p1[32'd63];
        sign_minpos_3_reg_4120_pp0_iter2_reg <= sign_minpos_3_reg_4120;
        sign_minpos_3_reg_4120_pp0_iter3_reg <= sign_minpos_3_reg_4120_pp0_iter2_reg;
        sign_minpos_3_reg_4120_pp0_iter4_reg <= sign_minpos_3_reg_4120_pp0_iter3_reg;
        sign_minpos_3_reg_4120_pp0_iter5_reg <= sign_minpos_3_reg_4120_pp0_iter4_reg;
        sign_minpos_5_reg_4132 <= bitcast_ln662_3_fu_1224_p1[32'd63];
        sign_minpos_5_reg_4132_pp0_iter2_reg <= sign_minpos_5_reg_4132;
        sign_minpos_5_reg_4132_pp0_iter3_reg <= sign_minpos_5_reg_4132_pp0_iter2_reg;
        sign_minpos_5_reg_4132_pp0_iter4_reg <= sign_minpos_5_reg_4132_pp0_iter3_reg;
        sign_minpos_5_reg_4132_pp0_iter5_reg <= sign_minpos_5_reg_4132_pp0_iter4_reg;
        sign_minpos_7_reg_4144 <= bitcast_ln662_4_fu_1236_p1[32'd63];
        sign_minpos_7_reg_4144_pp0_iter2_reg <= sign_minpos_7_reg_4144;
        sign_minpos_7_reg_4144_pp0_iter3_reg <= sign_minpos_7_reg_4144_pp0_iter2_reg;
        sign_minpos_7_reg_4144_pp0_iter4_reg <= sign_minpos_7_reg_4144_pp0_iter3_reg;
        sign_minpos_7_reg_4144_pp0_iter5_reg <= sign_minpos_7_reg_4144_pp0_iter4_reg;
        sign_minpos_reg_4308 <= sign_minpos_fu_1511_p2;
        sign_minpos_reg_4308_pp0_iter3_reg <= sign_minpos_reg_4308;
        sign_minpos_reg_4308_pp0_iter4_reg <= sign_minpos_reg_4308_pp0_iter3_reg;
        sign_minpos_reg_4308_pp0_iter5_reg <= sign_minpos_reg_4308_pp0_iter4_reg;
        tmp_11_reg_4780 <= tmp_11_fu_3213_p9;
        zext_ln37_reg_3891[1 : 0] <= zext_ln37_fu_1043_p1[1 : 0];
        zext_ln37_reg_3891_pp0_iter1_reg[1 : 0] <= zext_ln37_reg_3891[1 : 0];
        zext_ln37_reg_3891_pp0_iter2_reg[1 : 0] <= zext_ln37_reg_3891_pp0_iter1_reg[1 : 0];
        zext_ln37_reg_3891_pp0_iter3_reg[1 : 0] <= zext_ln37_reg_3891_pp0_iter2_reg[1 : 0];
        zext_ln37_reg_3891_pp0_iter4_reg[1 : 0] <= zext_ln37_reg_3891_pp0_iter3_reg[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        abs_val_10_reg_4013[30 : 0] <= abs_val_10_fu_1128_p1[30 : 0];
        abs_val_11_reg_4190[30 : 0] <= abs_val_11_fu_1367_p1[30 : 0];
        abs_val_13_reg_4452[30 : 0] <= abs_val_13_fu_2160_p1[30 : 0];
        abs_val_15_reg_4572[30 : 0] <= abs_val_15_fu_2602_p1[30 : 0];
        abs_val_17_reg_4698[30 : 0] <= abs_val_17_fu_2984_p1[30 : 0];
        abs_val_reg_3987[30 : 0] <= abs_val_fu_1085_p1[30 : 0];
        and_ln55_15_reg_4548 <= and_ln55_15_fu_2546_p2;
        and_ln55_15_reg_4548_pp0_iter4_reg <= and_ln55_15_reg_4548;
        and_ln55_21_reg_4674 <= and_ln55_21_fu_2928_p2;
        and_ln55_3_reg_4160 <= and_ln55_3_fu_1305_p2;
        and_ln55_3_reg_4160_pp0_iter2_reg <= and_ln55_3_reg_4160;
        and_ln55_3_reg_4160_pp0_iter3_reg <= and_ln55_3_reg_4160_pp0_iter2_reg;
        and_ln55_3_reg_4160_pp0_iter4_reg <= and_ln55_3_reg_4160_pp0_iter3_reg;
        and_ln55_9_reg_4428 <= and_ln55_9_fu_2104_p2;
        and_ln55_9_reg_4428_pp0_iter3_reg <= and_ln55_9_reg_4428;
        and_ln55_9_reg_4428_pp0_iter4_reg <= and_ln55_9_reg_4428_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        ap_predicate_pred1730_state19 <= ((non_zero_cache_3_load_reg_4215_pp0_iter7_reg == 1'd1) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd0));
        ap_predicate_pred1755_state19 <= ((non_zero_cache_4_load_reg_4226_pp0_iter7_reg == 1'd1) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd0) & (cmp61_4_reg_3847 == 1'd0));
        ap_predicate_pred1780_state19 <= ((non_zero_cache_5_load_reg_4237_pp0_iter7_reg == 1'd1) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd0) & (cmp61_4_reg_3847 == 1'd0) & (cmp61_5_reg_3841 == 1'd0));
        ap_predicate_pred3559_state11 <= ((sel_tmp9_reg_4372_pp0_iter4_reg == 9'd0) & (icmp_ln38_reg_3913_pp0_iter4_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter4_reg == 1'd0) & (cmp61_reg_3872 == 1'd0));
        conv_i25_5_reg_4611 <= grp_fu_810_p1;
        icmp_ln55_1_reg_4003 <= icmp_ln55_1_fu_1110_p2;
        icmp_ln55_reg_3998 <= icmp_ln55_fu_1104_p2;
        min1_19_reg_4844 <= min1_19_fu_3644_p23;
        min1_19_reg_4844_pp0_iter6_reg <= min1_19_reg_4844;
        min1_19_reg_4844_pp0_iter7_reg <= min1_19_reg_4844_pp0_iter6_reg;
        min1_22_reg_4443[30 : 0] <= min1_22_fu_2142_p3[30 : 0];
        min1_22_reg_4443_pp0_iter3_reg[30 : 0] <= min1_22_reg_4443[30 : 0];
        min1_22_reg_4443_pp0_iter4_reg[30 : 0] <= min1_22_reg_4443_pp0_iter3_reg[30 : 0];
        min1_24_reg_4563[30 : 0] <= min1_24_fu_2584_p3[30 : 0];
        min1_24_reg_4563_pp0_iter4_reg[30 : 0] <= min1_24_reg_4563[30 : 0];
        min1_26_reg_4689[30 : 0] <= min1_26_fu_2966_p3[30 : 0];
        min2_11_reg_4434 <= min2_11_fu_2123_p9;
        min2_11_reg_4434_pp0_iter3_reg <= min2_11_reg_4434;
        min2_11_reg_4434_pp0_iter4_reg <= min2_11_reg_4434_pp0_iter3_reg;
        min2_19_reg_4554 <= min2_19_fu_2565_p9;
        min2_19_reg_4554_pp0_iter4_reg <= min2_19_reg_4554;
        min2_27_reg_4680 <= min2_27_fu_2947_p9;
        min2_3_reg_4167 <= min2_3_fu_1325_p9;
        min2_3_reg_4167_pp0_iter2_reg <= min2_3_reg_4167;
        min2_3_reg_4167_pp0_iter3_reg <= min2_3_reg_4167_pp0_iter2_reg;
        min2_3_reg_4167_pp0_iter4_reg <= min2_3_reg_4167_pp0_iter3_reg;
        min2_reg_4176[30 : 0] <= min2_fu_1345_p3[30 : 0];
        min2_reg_4176_pp0_iter2_reg[30 : 0] <= min2_reg_4176[30 : 0];
        min2_reg_4176_pp0_iter3_reg[30 : 0] <= min2_reg_4176_pp0_iter2_reg[30 : 0];
        min2_reg_4176_pp0_iter4_reg[30 : 0] <= min2_reg_4176_pp0_iter3_reg[30 : 0];
        minpos_0453_reg_595_pp0_iter10_reg <= minpos_0453_reg_595_pp0_iter9_reg;
        minpos_0453_reg_595_pp0_iter11_reg <= minpos_0453_reg_595_pp0_iter10_reg;
        minpos_0453_reg_595_pp0_iter12_reg <= minpos_0453_reg_595_pp0_iter11_reg;
        minpos_0453_reg_595_pp0_iter6_reg <= minpos_0453_reg_595;
        minpos_0453_reg_595_pp0_iter7_reg <= minpos_0453_reg_595_pp0_iter6_reg;
        minpos_0453_reg_595_pp0_iter8_reg <= minpos_0453_reg_595_pp0_iter7_reg;
        minpos_0453_reg_595_pp0_iter9_reg <= minpos_0453_reg_595_pp0_iter8_reg;
        non_zero_cache_1_load_reg_4156 <= non_zero_cache_1_q0;
        non_zero_cache_1_load_reg_4156_pp0_iter2_reg <= non_zero_cache_1_load_reg_4156;
        non_zero_cache_1_load_reg_4156_pp0_iter3_reg <= non_zero_cache_1_load_reg_4156_pp0_iter2_reg;
        non_zero_cache_1_load_reg_4156_pp0_iter4_reg <= non_zero_cache_1_load_reg_4156_pp0_iter3_reg;
        non_zero_cache_1_load_reg_4156_pp0_iter5_reg <= non_zero_cache_1_load_reg_4156_pp0_iter4_reg;
        non_zero_cache_1_load_reg_4156_pp0_iter6_reg <= non_zero_cache_1_load_reg_4156_pp0_iter5_reg;
        non_zero_cache_1_load_reg_4156_pp0_iter7_reg <= non_zero_cache_1_load_reg_4156_pp0_iter6_reg;
        non_zero_cache_1_load_reg_4156_pp0_iter8_reg <= non_zero_cache_1_load_reg_4156_pp0_iter7_reg;
        non_zero_cache_2_load_reg_4198 <= non_zero_cache_2_q0;
        non_zero_cache_2_load_reg_4198_pp0_iter2_reg <= non_zero_cache_2_load_reg_4198;
        non_zero_cache_2_load_reg_4198_pp0_iter3_reg <= non_zero_cache_2_load_reg_4198_pp0_iter2_reg;
        non_zero_cache_2_load_reg_4198_pp0_iter4_reg <= non_zero_cache_2_load_reg_4198_pp0_iter3_reg;
        non_zero_cache_2_load_reg_4198_pp0_iter5_reg <= non_zero_cache_2_load_reg_4198_pp0_iter4_reg;
        non_zero_cache_2_load_reg_4198_pp0_iter6_reg <= non_zero_cache_2_load_reg_4198_pp0_iter5_reg;
        non_zero_cache_2_load_reg_4198_pp0_iter7_reg <= non_zero_cache_2_load_reg_4198_pp0_iter6_reg;
        non_zero_cache_2_load_reg_4198_pp0_iter8_reg <= non_zero_cache_2_load_reg_4198_pp0_iter7_reg;
        non_zero_cache_3_load_reg_4215 <= non_zero_cache_3_q0;
        non_zero_cache_3_load_reg_4215_pp0_iter2_reg <= non_zero_cache_3_load_reg_4215;
        non_zero_cache_3_load_reg_4215_pp0_iter3_reg <= non_zero_cache_3_load_reg_4215_pp0_iter2_reg;
        non_zero_cache_3_load_reg_4215_pp0_iter4_reg <= non_zero_cache_3_load_reg_4215_pp0_iter3_reg;
        non_zero_cache_3_load_reg_4215_pp0_iter5_reg <= non_zero_cache_3_load_reg_4215_pp0_iter4_reg;
        non_zero_cache_3_load_reg_4215_pp0_iter6_reg <= non_zero_cache_3_load_reg_4215_pp0_iter5_reg;
        non_zero_cache_3_load_reg_4215_pp0_iter7_reg <= non_zero_cache_3_load_reg_4215_pp0_iter6_reg;
        non_zero_cache_4_load_reg_4226 <= non_zero_cache_4_q0;
        non_zero_cache_4_load_reg_4226_pp0_iter2_reg <= non_zero_cache_4_load_reg_4226;
        non_zero_cache_4_load_reg_4226_pp0_iter3_reg <= non_zero_cache_4_load_reg_4226_pp0_iter2_reg;
        non_zero_cache_4_load_reg_4226_pp0_iter4_reg <= non_zero_cache_4_load_reg_4226_pp0_iter3_reg;
        non_zero_cache_4_load_reg_4226_pp0_iter5_reg <= non_zero_cache_4_load_reg_4226_pp0_iter4_reg;
        non_zero_cache_4_load_reg_4226_pp0_iter6_reg <= non_zero_cache_4_load_reg_4226_pp0_iter5_reg;
        non_zero_cache_4_load_reg_4226_pp0_iter7_reg <= non_zero_cache_4_load_reg_4226_pp0_iter6_reg;
        non_zero_cache_5_load_reg_4237 <= non_zero_cache_5_q0;
        non_zero_cache_5_load_reg_4237_pp0_iter2_reg <= non_zero_cache_5_load_reg_4237;
        non_zero_cache_5_load_reg_4237_pp0_iter3_reg <= non_zero_cache_5_load_reg_4237_pp0_iter2_reg;
        non_zero_cache_5_load_reg_4237_pp0_iter4_reg <= non_zero_cache_5_load_reg_4237_pp0_iter3_reg;
        non_zero_cache_5_load_reg_4237_pp0_iter5_reg <= non_zero_cache_5_load_reg_4237_pp0_iter4_reg;
        non_zero_cache_5_load_reg_4237_pp0_iter6_reg <= non_zero_cache_5_load_reg_4237_pp0_iter5_reg;
        non_zero_cache_5_load_reg_4237_pp0_iter7_reg <= non_zero_cache_5_load_reg_4237_pp0_iter6_reg;
        non_zero_cache_6_load_reg_4466 <= non_zero_cache_6_q0;
        non_zero_cache_6_load_reg_4466_pp0_iter3_reg <= non_zero_cache_6_load_reg_4466;
        non_zero_cache_6_load_reg_4466_pp0_iter4_reg <= non_zero_cache_6_load_reg_4466_pp0_iter3_reg;
        non_zero_cache_6_load_reg_4466_pp0_iter5_reg <= non_zero_cache_6_load_reg_4466_pp0_iter4_reg;
        non_zero_cache_6_load_reg_4466_pp0_iter6_reg <= non_zero_cache_6_load_reg_4466_pp0_iter5_reg;
        non_zero_cache_6_load_reg_4466_pp0_iter7_reg <= non_zero_cache_6_load_reg_4466_pp0_iter6_reg;
        non_zero_cache_6_load_reg_4466_pp0_iter8_reg <= non_zero_cache_6_load_reg_4466_pp0_iter7_reg;
        non_zero_cache_7_load_reg_4472 <= non_zero_cache_7_q0;
        non_zero_cache_7_load_reg_4472_pp0_iter3_reg <= non_zero_cache_7_load_reg_4472;
        non_zero_cache_7_load_reg_4472_pp0_iter4_reg <= non_zero_cache_7_load_reg_4472_pp0_iter3_reg;
        non_zero_cache_7_load_reg_4472_pp0_iter5_reg <= non_zero_cache_7_load_reg_4472_pp0_iter4_reg;
        non_zero_cache_7_load_reg_4472_pp0_iter6_reg <= non_zero_cache_7_load_reg_4472_pp0_iter5_reg;
        non_zero_cache_7_load_reg_4472_pp0_iter7_reg <= non_zero_cache_7_load_reg_4472_pp0_iter6_reg;
        non_zero_cache_7_load_reg_4472_pp0_iter8_reg <= non_zero_cache_7_load_reg_4472_pp0_iter7_reg;
        non_zero_cache_8_load_reg_4478 <= non_zero_cache_8_q0;
        non_zero_cache_8_load_reg_4478_pp0_iter3_reg <= non_zero_cache_8_load_reg_4478;
        non_zero_cache_8_load_reg_4478_pp0_iter4_reg <= non_zero_cache_8_load_reg_4478_pp0_iter3_reg;
        non_zero_cache_8_load_reg_4478_pp0_iter5_reg <= non_zero_cache_8_load_reg_4478_pp0_iter4_reg;
        non_zero_cache_8_load_reg_4478_pp0_iter6_reg <= non_zero_cache_8_load_reg_4478_pp0_iter5_reg;
        non_zero_cache_8_load_reg_4478_pp0_iter7_reg <= non_zero_cache_8_load_reg_4478_pp0_iter6_reg;
        non_zero_cache_8_load_reg_4478_pp0_iter8_reg <= non_zero_cache_8_load_reg_4478_pp0_iter7_reg;
        non_zero_cache_9_load_reg_4484 <= non_zero_cache_9_q0;
        non_zero_cache_9_load_reg_4484_pp0_iter3_reg <= non_zero_cache_9_load_reg_4484;
        non_zero_cache_9_load_reg_4484_pp0_iter4_reg <= non_zero_cache_9_load_reg_4484_pp0_iter3_reg;
        non_zero_cache_9_load_reg_4484_pp0_iter5_reg <= non_zero_cache_9_load_reg_4484_pp0_iter4_reg;
        non_zero_cache_9_load_reg_4484_pp0_iter6_reg <= non_zero_cache_9_load_reg_4484_pp0_iter5_reg;
        non_zero_cache_9_load_reg_4484_pp0_iter7_reg <= non_zero_cache_9_load_reg_4484_pp0_iter6_reg;
        non_zero_cache_9_load_reg_4484_pp0_iter8_reg <= non_zero_cache_9_load_reg_4484_pp0_iter7_reg;
        non_zero_cache_load_reg_3993 <= non_zero_cache_q0;
        non_zero_cache_load_reg_3993_pp0_iter1_reg <= non_zero_cache_load_reg_3993;
        non_zero_cache_load_reg_3993_pp0_iter2_reg <= non_zero_cache_load_reg_3993_pp0_iter1_reg;
        non_zero_cache_load_reg_3993_pp0_iter3_reg <= non_zero_cache_load_reg_3993_pp0_iter2_reg;
        non_zero_cache_load_reg_3993_pp0_iter4_reg <= non_zero_cache_load_reg_3993_pp0_iter3_reg;
        non_zero_cache_load_reg_3993_pp0_iter5_reg <= non_zero_cache_load_reg_3993_pp0_iter4_reg;
        non_zero_cache_load_reg_3993_pp0_iter6_reg <= non_zero_cache_load_reg_3993_pp0_iter5_reg;
        non_zero_cache_load_reg_3993_pp0_iter7_reg <= non_zero_cache_load_reg_3993_pp0_iter6_reg;
        non_zero_cache_load_reg_3993_pp0_iter8_reg <= non_zero_cache_load_reg_3993_pp0_iter7_reg;
        or_ln55_11_reg_4580 <= or_ln55_11_fu_2634_p2;
        or_ln55_15_reg_4706 <= or_ln55_15_fu_3016_p2;
        or_ln55_1_reg_4021 <= or_ln55_1_fu_1159_p2;
        or_ln55_3_reg_4204 <= or_ln55_3_fu_1399_p2;
        or_ln55_7_reg_4460 <= or_ln55_7_fu_2192_p2;
        row_sign_1_reg_4185 <= row_sign_1_fu_1352_p2;
        row_sign_2_reg_4210 <= row_sign_2_fu_1405_p2;
        row_sign_3_reg_4221 <= row_sign_3_fu_1410_p2;
        row_sign_4_reg_4232 <= row_sign_4_fu_1415_p2;
        row_sign_5_reg_4249 <= row_sign_5_fu_1432_p2;
        row_sign_6_reg_4260 <= row_sign_6_fu_1450_p2;
        sel_tmp100_demorgan_reg_4292 <= sel_tmp100_demorgan_fu_1496_p2;
        sel_tmp108_demorgan_reg_4297 <= sel_tmp108_demorgan_fu_1501_p2;
        sel_tmp118_demorgan_reg_4302 <= sel_tmp118_demorgan_fu_1506_p2;
        sel_tmp94_demorgan_reg_4287 <= sel_tmp94_demorgan_fu_1492_p2;
        sign_minpos_11_reg_4254 <= bitcast_ln662_6_fu_1438_p1[32'd63];
        sign_minpos_11_reg_4254_pp0_iter2_reg <= sign_minpos_11_reg_4254;
        sign_minpos_11_reg_4254_pp0_iter3_reg <= sign_minpos_11_reg_4254_pp0_iter2_reg;
        sign_minpos_11_reg_4254_pp0_iter4_reg <= sign_minpos_11_reg_4254_pp0_iter3_reg;
        sign_minpos_13_reg_4266 <= bitcast_ln662_7_fu_1456_p1[32'd63];
        sign_minpos_13_reg_4266_pp0_iter2_reg <= sign_minpos_13_reg_4266;
        sign_minpos_13_reg_4266_pp0_iter3_reg <= sign_minpos_13_reg_4266_pp0_iter2_reg;
        sign_minpos_13_reg_4266_pp0_iter4_reg <= sign_minpos_13_reg_4266_pp0_iter3_reg;
        sign_minpos_15_reg_4273 <= bitcast_ln662_8_fu_1468_p1[32'd63];
        sign_minpos_15_reg_4273_pp0_iter2_reg <= sign_minpos_15_reg_4273;
        sign_minpos_15_reg_4273_pp0_iter3_reg <= sign_minpos_15_reg_4273_pp0_iter2_reg;
        sign_minpos_15_reg_4273_pp0_iter4_reg <= sign_minpos_15_reg_4273_pp0_iter3_reg;
        sign_minpos_17_reg_4280 <= bitcast_ln662_9_fu_1480_p1[32'd63];
        sign_minpos_17_reg_4280_pp0_iter2_reg <= sign_minpos_17_reg_4280;
        sign_minpos_17_reg_4280_pp0_iter3_reg <= sign_minpos_17_reg_4280_pp0_iter2_reg;
        sign_minpos_17_reg_4280_pp0_iter4_reg <= sign_minpos_17_reg_4280_pp0_iter3_reg;
        sign_minpos_9_reg_4243 <= bitcast_ln662_5_fu_1420_p1[32'd63];
        sign_minpos_9_reg_4243_pp0_iter2_reg <= sign_minpos_9_reg_4243;
        sign_minpos_9_reg_4243_pp0_iter3_reg <= sign_minpos_9_reg_4243_pp0_iter2_reg;
        sign_minpos_9_reg_4243_pp0_iter4_reg <= sign_minpos_9_reg_4243_pp0_iter3_reg;
        val_3_reg_4033_pp0_iter1_reg <= val_3_reg_4033;
        val_4_reg_4039_pp0_iter1_reg <= val_4_reg_4039;
        val_5_reg_4045_pp0_iter1_reg <= val_5_reg_4045;
        val_5_reg_4045_pp0_iter2_reg <= val_5_reg_4045_pp0_iter1_reg;
        val_6_reg_4051_pp0_iter1_reg <= val_6_reg_4051;
        val_6_reg_4051_pp0_iter2_reg <= val_6_reg_4051_pp0_iter1_reg;
        val_7_reg_4057_pp0_iter1_reg <= val_7_reg_4057;
        val_7_reg_4057_pp0_iter2_reg <= val_7_reg_4057_pp0_iter1_reg;
        val_7_reg_4057_pp0_iter3_reg <= val_7_reg_4057_pp0_iter2_reg;
        val_8_reg_4063_pp0_iter1_reg <= val_8_reg_4063;
        val_8_reg_4063_pp0_iter2_reg <= val_8_reg_4063_pp0_iter1_reg;
        val_8_reg_4063_pp0_iter3_reg <= val_8_reg_4063_pp0_iter2_reg;
        val_9_reg_4069_pp0_iter1_reg <= val_9_reg_4069;
        val_9_reg_4069_pp0_iter2_reg <= val_9_reg_4069_pp0_iter1_reg;
        val_9_reg_4069_pp0_iter3_reg <= val_9_reg_4069_pp0_iter2_reg;
        val_9_reg_4069_pp0_iter4_reg <= val_9_reg_4069_pp0_iter3_reg;
        xor_ln85_1_reg_4874 <= xor_ln85_1_fu_3744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter10_min2_0850_reg_683 <= ap_phi_reg_pp0_iter9_min2_0850_reg_683;
        mul1_reg_4949 <= grp_fu_789_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter11_min2_0850_reg_683 <= ap_phi_reg_pp0_iter10_min2_0850_reg_683;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter12_min2_0850_reg_683 <= ap_phi_reg_pp0_iter11_min2_0850_reg_683;
        sub_reg_4954 <= grp_fu_733_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter7_min2_0850_reg_683 <= ap_phi_reg_pp0_iter6_min2_0850_reg_683;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter8_min2_0850_reg_683 <= ap_phi_reg_pp0_iter7_min2_0850_reg_683;
        sign_6_reg_4914 <= grp_fu_713_p2;
        sign_7_reg_4919 <= grp_fu_718_p2;
        sign_8_reg_4924 <= grp_fu_723_p2;
        sign_9_reg_4929 <= grp_fu_728_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter9_min2_0850_reg_683 <= ap_phi_reg_pp0_iter8_min2_0850_reg_683;
        mul_1_reg_4944 <= grp_fu_768_p2;
        mul_reg_4939 <= grp_fu_763_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_i25_1_reg_4591 <= grp_fu_798_p1;
        conv_i25_2_reg_4596 <= grp_fu_801_p1;
        conv_i25_3_reg_4601 <= grp_fu_804_p1;
        conv_i25_4_reg_4606 <= grp_fu_807_p1;
        conv_i2_reg_4586 <= grp_fu_795_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_i25_6_reg_4654 <= grp_fu_795_p1;
        conv_i25_7_reg_4659 <= grp_fu_798_p1;
        conv_i25_8_reg_4664 <= grp_fu_801_p1;
        conv_i25_9_reg_4669 <= grp_fu_804_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_i_reg_4934 <= grp_fu_807_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul2_reg_4959 <= grp_fu_789_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_i_1_reg_4755 <= grp_fu_748_p2;
        mul_i_2_reg_4760 <= grp_fu_753_p2;
        mul_i_3_reg_4765 <= grp_fu_758_p2;
        mul_i_4_reg_4770 <= grp_fu_763_p2;
        mul_i_5_reg_4775 <= grp_fu_768_p2;
        mul_i_reg_4750 <= grp_fu_743_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_i_6_reg_4854 <= grp_fu_743_p2;
        mul_i_7_reg_4859 <= grp_fu_748_p2;
        mul_i_8_reg_4864 <= grp_fu_753_p2;
        mul_i_9_reg_4869 <= grp_fu_758_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_939 <= grp_fu_773_p2;
        reg_945 <= grp_fu_777_p2;
        reg_951 <= grp_fu_781_p2;
        reg_957 <= grp_fu_785_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sign_1_reg_4889 <= grp_fu_718_p2;
        sign_2_reg_4894 <= grp_fu_723_p2;
        sign_3_reg_4899 <= grp_fu_728_p2;
        sign_4_reg_4904 <= grp_fu_733_p2;
        sign_reg_4884 <= grp_fu_713_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_16_reg_4110 <= grp_fu_838_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        val_2_reg_4027 <= L_cache_2_q1;
        val_3_reg_4033 <= L_cache_3_q1;
        val_4_reg_4039 <= L_cache_4_q1;
        val_5_reg_4045 <= L_cache_5_q1;
        val_6_reg_4051 <= L_cache_6_q0;
        val_7_reg_4057 <= L_cache_7_q0;
        val_8_reg_4063 <= L_cache_8_q0;
        val_9_reg_4069 <= L_cache_9_q0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        L_cache_1_address0_local = L_cache_1_addr_1_reg_4785_pp0_iter13_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L_cache_1_address0_local = L_cache_1_addr_reg_3928_pp0_iter8_reg;
    end else begin
        L_cache_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        L_cache_1_ce0_local = 1'b1;
    end else begin
        L_cache_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L_cache_1_ce1_local = 1'b1;
    end else begin
        L_cache_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        L_cache_1_d0_local = mul2_reg_4959;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L_cache_1_d0_local = mul_1_reg_4944;
    end else begin
        L_cache_1_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1694_state28 == 1'b1)) | ((non_zero_cache_1_load_reg_4156_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        L_cache_1_we0_local = 1'b1;
    end else begin
        L_cache_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        L_cache_2_address0_local = L_cache_2_addr_1_reg_4790_pp0_iter13_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L_cache_2_address0_local = L_cache_2_addr_reg_3934_pp0_iter8_reg;
    end else begin
        L_cache_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        L_cache_2_ce0_local = 1'b1;
    end else begin
        L_cache_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L_cache_2_ce1_local = 1'b1;
    end else begin
        L_cache_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        L_cache_2_d0_local = mul2_reg_4959;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L_cache_2_d0_local = reg_939;
    end else begin
        L_cache_2_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1717_state28 == 1'b1)) | ((non_zero_cache_2_load_reg_4198_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        L_cache_2_we0_local = 1'b1;
    end else begin
        L_cache_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        L_cache_3_address0_local = L_cache_3_addr_1_reg_4795_pp0_iter13_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L_cache_3_address0_local = L_cache_3_addr_reg_3940_pp0_iter8_reg;
    end else begin
        L_cache_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        L_cache_3_ce0_local = 1'b1;
    end else begin
        L_cache_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L_cache_3_ce1_local = 1'b1;
    end else begin
        L_cache_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        L_cache_3_d0_local = mul2_reg_4959;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L_cache_3_d0_local = reg_945;
    end else begin
        L_cache_3_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_pred1730_state19 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1742_state28 == 1'b1)))) begin
        L_cache_3_we0_local = 1'b1;
    end else begin
        L_cache_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        L_cache_4_address0_local = L_cache_4_addr_1_reg_4800_pp0_iter13_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L_cache_4_address0_local = L_cache_4_addr_reg_3946_pp0_iter8_reg;
    end else begin
        L_cache_4_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        L_cache_4_ce0_local = 1'b1;
    end else begin
        L_cache_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L_cache_4_ce1_local = 1'b1;
    end else begin
        L_cache_4_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        L_cache_4_d0_local = mul2_reg_4959;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L_cache_4_d0_local = reg_951;
    end else begin
        L_cache_4_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_pred1755_state19 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1767_state28 == 1'b1)))) begin
        L_cache_4_we0_local = 1'b1;
    end else begin
        L_cache_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        L_cache_5_address0_local = L_cache_5_addr_1_reg_4805_pp0_iter13_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L_cache_5_address0_local = L_cache_5_addr_reg_3952_pp0_iter8_reg;
    end else begin
        L_cache_5_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        L_cache_5_ce0_local = 1'b1;
    end else begin
        L_cache_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L_cache_5_ce1_local = 1'b1;
    end else begin
        L_cache_5_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        L_cache_5_d0_local = mul2_reg_4959;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L_cache_5_d0_local = reg_957;
    end else begin
        L_cache_5_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_pred1780_state19 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1792_state28 == 1'b1)))) begin
        L_cache_5_we0_local = 1'b1;
    end else begin
        L_cache_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        L_cache_6_address0_local = L_cache_6_addr_1_reg_4810_pp0_iter13_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L_cache_6_address0_local = zext_ln37_fu_1043_p1;
    end else begin
        L_cache_6_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        L_cache_6_ce0_local = 1'b1;
    end else begin
        L_cache_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        L_cache_6_ce1_local = 1'b1;
    end else begin
        L_cache_6_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1819_state28 == 1'b1))) begin
        L_cache_6_we0_local = 1'b1;
    end else begin
        L_cache_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1805_state20 == 1'b1))) begin
        L_cache_6_we1_local = 1'b1;
    end else begin
        L_cache_6_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        L_cache_7_address0_local = L_cache_7_addr_1_reg_4815_pp0_iter13_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L_cache_7_address0_local = zext_ln37_fu_1043_p1;
    end else begin
        L_cache_7_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        L_cache_7_ce0_local = 1'b1;
    end else begin
        L_cache_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        L_cache_7_ce1_local = 1'b1;
    end else begin
        L_cache_7_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1848_state28 == 1'b1))) begin
        L_cache_7_we0_local = 1'b1;
    end else begin
        L_cache_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1835_state20 == 1'b1))) begin
        L_cache_7_we1_local = 1'b1;
    end else begin
        L_cache_7_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        L_cache_8_address0_local = L_cache_8_addr_1_reg_4820_pp0_iter13_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L_cache_8_address0_local = zext_ln37_fu_1043_p1;
    end else begin
        L_cache_8_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        L_cache_8_ce0_local = 1'b1;
    end else begin
        L_cache_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        L_cache_8_ce1_local = 1'b1;
    end else begin
        L_cache_8_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1876_state28 == 1'b1))) begin
        L_cache_8_we0_local = 1'b1;
    end else begin
        L_cache_8_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1863_state20 == 1'b1))) begin
        L_cache_8_we1_local = 1'b1;
    end else begin
        L_cache_8_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        L_cache_9_address0_local = L_cache_9_addr_1_reg_4825_pp0_iter13_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L_cache_9_address0_local = zext_ln37_fu_1043_p1;
    end else begin
        L_cache_9_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        L_cache_9_ce0_local = 1'b1;
    end else begin
        L_cache_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        L_cache_9_ce1_local = 1'b1;
    end else begin
        L_cache_9_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1904_state28 == 1'b1))) begin
        L_cache_9_we0_local = 1'b1;
    end else begin
        L_cache_9_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1891_state20 == 1'b1))) begin
        L_cache_9_we1_local = 1'b1;
    end else begin
        L_cache_9_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        L_cache_address0_local = L_cache_addr_reg_3917_pp0_iter13_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L_cache_address0_local = L_cache_addr_reg_3917_pp0_iter8_reg;
    end else begin
        L_cache_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        L_cache_ce0_local = 1'b1;
    end else begin
        L_cache_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L_cache_ce1_local = 1'b1;
    end else begin
        L_cache_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        L_cache_d0_local = mul2_reg_4959;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L_cache_d0_local = mul_reg_4939;
    end else begin
        L_cache_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (non_zero_cache_load_reg_3993_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (cmp61_reg_3872 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1661_state28 == 1'b1)))) begin
        L_cache_we0_local = 1'b1;
    end else begin
        L_cache_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & ((icmp_ln37_reg_3887 == 1'd1) | (icmp_ln38_reg_3913 == 1'd1)))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready == 1'b0) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to13 = 1'b1;
    end else begin
        ap_idle_pp0_1to13 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln38_reg_3913_pp0_iter5_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter5_reg == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd1)) | ((icmp_ln38_reg_3913_pp0_iter5_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter5_reg == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd1)) | ((icmp_ln38_reg_3913_pp0_iter5_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter5_reg == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd1)) | ((icmp_ln38_reg_3913_pp0_iter5_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter5_reg == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd0) & (cmp61_4_reg_3847 == 1'd1)) | ((icmp_ln38_reg_3913_pp0_iter5_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter5_reg == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd0) & (cmp61_4_reg_3847 == 1'd0) & (cmp61_5_reg_3841 == 1'd1)) 
    | ((icmp_ln38_reg_3913_pp0_iter5_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter5_reg == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd0) & (cmp61_4_reg_3847 == 1'd0) & (cmp61_5_reg_3841 == 1'd0) & (cmp61_6_reg_3835 == 1'd1)) | ((icmp_ln38_reg_3913_pp0_iter5_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter5_reg == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd0) & (cmp61_4_reg_3847 == 1'd0) & (cmp61_5_reg_3841 == 1'd0) & (cmp61_6_reg_3835 == 1'd0) & (cmp61_7_reg_3829 == 1'd1)) | ((icmp_ln38_reg_3913_pp0_iter5_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter5_reg == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd0) & (cmp61_4_reg_3847 == 1'd0) & (cmp61_5_reg_3841 == 1'd0) & (cmp61_6_reg_3835 == 1'd0) & (cmp61_7_reg_3829 == 1'd0) & (cmp61_8_reg_3823 == 1'd1)) | ((icmp_ln38_reg_3913_pp0_iter5_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter5_reg 
    == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd0) & (cmp61_4_reg_3847 == 1'd0) & (cmp61_5_reg_3841 == 1'd0) & (cmp61_6_reg_3835 == 1'd0) & (cmp61_7_reg_3829 == 1'd0) & (cmp61_8_reg_3823 == 1'd0) & (cmp61_9_reg_3818 == 1'd1)) | ((icmp_ln38_reg_3913_pp0_iter5_reg == 1'd0) & (icmp_ln37_reg_3887_pp0_iter5_reg == 1'd0) & (cmp61_reg_3872 == 1'd0) & (cmp61_1_reg_3865 == 1'd0) & (cmp61_2_reg_3859 == 1'd0) & (cmp61_3_reg_3853 == 1'd0) & (cmp61_4_reg_3847 == 1'd0) & (cmp61_5_reg_3841 == 1'd0) & (cmp61_6_reg_3835 == 1'd0) & (cmp61_7_reg_3829 == 1'd0) & (cmp61_8_reg_3823 == 1'd0) & (cmp61_9_reg_3818 == 1'd0)))) begin
        ap_phi_mux_sign_minpos_01246_phi_fu_658_p22 = sign_minpos_19_fu_3549_p23;
    end else begin
        ap_phi_mux_sign_minpos_01246_phi_fu_658_p22 = 1'd0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 2'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_198;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_713_p1 = mul_i_6_reg_4854;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_713_p1 = mul_i_reg_4750;
    end else begin
        grp_fu_713_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_718_p1 = mul_i_7_reg_4859;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_718_p1 = mul_i_1_reg_4755;
    end else begin
        grp_fu_718_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_723_p1 = mul_i_8_reg_4864;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_723_p1 = mul_i_2_reg_4760;
    end else begin
        grp_fu_723_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_728_p1 = mul_i_9_reg_4869;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_728_p1 = mul_i_3_reg_4765;
    end else begin
        grp_fu_728_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_733_p1 = mul1_reg_4949;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_733_p1 = mul_i_4_reg_4770;
    end else begin
        grp_fu_733_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_743_p0 = conv_i25_6_reg_4654;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_743_p0 = conv_i2_reg_4586;
        end else begin
            grp_fu_743_p0 = 'bx;
        end
    end else begin
        grp_fu_743_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_748_p0 = conv_i25_7_reg_4659;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_748_p0 = conv_i25_1_reg_4591;
        end else begin
            grp_fu_748_p0 = 'bx;
        end
    end else begin
        grp_fu_748_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_753_p0 = conv_i25_8_reg_4664;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_753_p0 = conv_i25_2_reg_4596;
        end else begin
            grp_fu_753_p0 = 'bx;
        end
    end else begin
        grp_fu_753_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_758_p0 = conv_i25_9_reg_4669;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_758_p0 = conv_i25_3_reg_4601;
        end else begin
            grp_fu_758_p0 = 'bx;
        end
    end else begin
        grp_fu_758_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_763_p0 = sign_reg_4884;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_763_p0 = conv_i25_4_reg_4606;
    end else begin
        grp_fu_763_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_763_p1 = min1_19_reg_4844_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_763_p1 = 32'd1073741824;
    end else begin
        grp_fu_763_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_768_p0 = sign_1_reg_4889;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_768_p0 = conv_i25_5_reg_4611;
    end else begin
        grp_fu_768_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_768_p1 = min1_19_reg_4844_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_768_p1 = 32'd1073741824;
    end else begin
        grp_fu_768_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_773_p0 = sign_6_reg_4914;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_773_p0 = sign_2_reg_4894;
    end else begin
        grp_fu_773_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_773_p1 = min1_19_reg_4844_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_773_p1 = min1_19_reg_4844_pp0_iter6_reg;
    end else begin
        grp_fu_773_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_777_p0 = sign_7_reg_4919;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_777_p0 = sign_3_reg_4899;
    end else begin
        grp_fu_777_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_777_p1 = min1_19_reg_4844_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_777_p1 = min1_19_reg_4844_pp0_iter6_reg;
    end else begin
        grp_fu_777_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_781_p0 = sign_8_reg_4924;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_781_p0 = sign_4_reg_4904;
    end else begin
        grp_fu_781_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_781_p1 = min1_19_reg_4844_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_781_p1 = min1_19_reg_4844_pp0_iter6_reg;
    end else begin
        grp_fu_781_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_785_p0 = sign_9_reg_4929;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_785_p0 = sign_5_reg_4909;
    end else begin
        grp_fu_785_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_785_p1 = min1_19_reg_4844_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_785_p1 = min1_19_reg_4844_pp0_iter6_reg;
    end else begin
        grp_fu_785_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_789_p0 = sub_reg_4954;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_789_p0 = conv_i_reg_4934;
    end else begin
        grp_fu_789_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_789_p1 = ap_phi_reg_pp0_iter12_min2_0850_reg_683;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_789_p1 = 32'd1073741824;
    end else begin
        grp_fu_789_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_795_p0 = zext_ln77_6_fu_2208_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_795_p0 = zext_ln77_fu_1890_p1;
        end else begin
            grp_fu_795_p0 = 'bx;
        end
    end else begin
        grp_fu_795_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_798_p0 = zext_ln77_7_fu_2223_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_798_p0 = zext_ln77_1_fu_1906_p1;
        end else begin
            grp_fu_798_p0 = 'bx;
        end
    end else begin
        grp_fu_798_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_801_p0 = zext_ln77_8_fu_2238_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_801_p0 = zext_ln77_2_fu_1922_p1;
        end else begin
            grp_fu_801_p0 = 'bx;
        end
    end else begin
        grp_fu_801_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_804_p0 = zext_ln77_9_fu_2253_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_804_p0 = zext_ln77_3_fu_1938_p1;
        end else begin
            grp_fu_804_p0 = 'bx;
        end
    end else begin
        grp_fu_804_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_807_p0 = zext_ln85_fu_3774_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_807_p0 = zext_ln77_4_fu_1970_p1;
    end else begin
        grp_fu_807_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_813_p0 = val_5_reg_4045;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_813_p0 = L_cache_q1;
    end else begin
        grp_fu_813_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_817_p0 = val_6_reg_4051;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_817_p0 = L_cache_1_q1;
    end else begin
        grp_fu_817_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_821_p0 = val_7_reg_4057;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_821_p0 = L_cache_2_q1;
    end else begin
        grp_fu_821_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_825_p0 = val_8_reg_4063;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_825_p0 = L_cache_3_q1;
    end else begin
        grp_fu_825_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_829_p0 = val_9_reg_4069;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_829_p0 = L_cache_4_q1;
    end else begin
        grp_fu_829_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_833_p0 = abs_val_10_reg_4013;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_833_p0 = abs_val_fu_1085_p1;
    end else begin
        grp_fu_833_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_833_p1 = min1_20_fu_1192_p3;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_833_p1 = 32'd2139095039;
    end else begin
        grp_fu_833_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_838_p0 = abs_val_12_fu_1668_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_838_p0 = abs_val_10_fu_1128_p1;
    end else begin
        grp_fu_838_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_838_p1 = min1_21_fu_1650_p3;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_838_p1 = 32'd2139095039;
    end else begin
        grp_fu_838_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_843_p0 = abs_val_12_fu_1668_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_843_p0 = abs_val_11_fu_1367_p1;
    end else begin
        grp_fu_843_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_843_p1 = min2_7_fu_1631_p9;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_843_p1 = min2_fu_1345_p3;
    end else begin
        grp_fu_843_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_847_p0 = abs_val_14_fu_2411_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_847_p0 = abs_val_11_fu_1367_p1;
    end else begin
        grp_fu_847_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_847_p1 = min1_23_fu_2393_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_847_p1 = min2_3_fu_1325_p9;
    end else begin
        grp_fu_847_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_851_p0 = abs_val_14_fu_2411_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_851_p0 = abs_val_13_fu_2160_p1;
    end else begin
        grp_fu_851_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_851_p1 = min2_15_fu_2374_p9;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_851_p1 = min1_22_fu_2142_p3;
    end else begin
        grp_fu_851_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_855_p0 = abs_val_16_fu_2793_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_855_p0 = abs_val_13_fu_2160_p1;
    end else begin
        grp_fu_855_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_855_p1 = min1_25_fu_2775_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_855_p1 = min2_11_fu_2123_p9;
    end else begin
        grp_fu_855_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_859_p0 = abs_val_16_fu_2793_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_859_p0 = abs_val_15_fu_2602_p1;
    end else begin
        grp_fu_859_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_859_p1 = min2_23_fu_2756_p9;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_859_p1 = min1_24_fu_2584_p3;
    end else begin
        grp_fu_859_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_863_p0 = abs_val_18_fu_3175_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_863_p0 = abs_val_15_fu_2602_p1;
    end else begin
        grp_fu_863_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_863_p1 = min1_27_fu_3157_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_863_p1 = min2_19_fu_2565_p9;
    end else begin
        grp_fu_863_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_867_p0 = abs_val_18_fu_3175_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_867_p0 = abs_val_17_fu_2984_p1;
    end else begin
        grp_fu_867_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_867_p1 = min2_31_fu_3138_p9;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_867_p1 = min1_26_fu_2966_p3;
    end else begin
        grp_fu_867_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_875_p8 = i_1_reg_3876_pp0_iter2_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_875_p8 = i_1_reg_3876_pp0_iter1_reg;
        end else begin
            grp_fu_875_p8 = 'bx;
        end
    end else begin
        grp_fu_875_p8 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_891_p8 = i_1_reg_3876_pp0_iter2_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_891_p8 = i_1_reg_3876_pp0_iter1_reg;
        end else begin
            grp_fu_891_p8 = 'bx;
        end
    end else begin
        grp_fu_891_p8 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_907_p8 = i_1_reg_3876_pp0_iter2_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_907_p8 = i_1_reg_3876_pp0_iter1_reg;
        end else begin
            grp_fu_907_p8 = 'bx;
        end
    end else begin
        grp_fu_907_p8 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_923_p8 = i_1_reg_3876_pp0_iter2_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_923_p8 = i_1_reg_3876_pp0_iter1_reg;
        end else begin
            grp_fu_923_p8 = 'bx;
        end
    end else begin
        grp_fu_923_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        non_zero_cache_1_ce0_local = 1'b1;
    end else begin
        non_zero_cache_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        non_zero_cache_2_ce0_local = 1'b1;
    end else begin
        non_zero_cache_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        non_zero_cache_3_ce0_local = 1'b1;
    end else begin
        non_zero_cache_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        non_zero_cache_4_ce0_local = 1'b1;
    end else begin
        non_zero_cache_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        non_zero_cache_5_ce0_local = 1'b1;
    end else begin
        non_zero_cache_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        non_zero_cache_6_ce0_local = 1'b1;
    end else begin
        non_zero_cache_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        non_zero_cache_7_ce0_local = 1'b1;
    end else begin
        non_zero_cache_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        non_zero_cache_8_ce0_local = 1'b1;
    end else begin
        non_zero_cache_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        non_zero_cache_9_ce0_local = 1'b1;
    end else begin
        non_zero_cache_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        non_zero_cache_ce0_local = 1'b1;
    end else begin
        non_zero_cache_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to13 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign L_cache_1_address0 = L_cache_1_address0_local;

assign L_cache_1_address1 = zext_ln37_fu_1043_p1;

assign L_cache_1_ce0 = L_cache_1_ce0_local;

assign L_cache_1_ce1 = L_cache_1_ce1_local;

assign L_cache_1_d0 = L_cache_1_d0_local;

assign L_cache_1_we0 = L_cache_1_we0_local;

assign L_cache_2_address0 = L_cache_2_address0_local;

assign L_cache_2_address1 = zext_ln37_fu_1043_p1;

assign L_cache_2_ce0 = L_cache_2_ce0_local;

assign L_cache_2_ce1 = L_cache_2_ce1_local;

assign L_cache_2_d0 = L_cache_2_d0_local;

assign L_cache_2_we0 = L_cache_2_we0_local;

assign L_cache_3_address0 = L_cache_3_address0_local;

assign L_cache_3_address1 = zext_ln37_fu_1043_p1;

assign L_cache_3_ce0 = L_cache_3_ce0_local;

assign L_cache_3_ce1 = L_cache_3_ce1_local;

assign L_cache_3_d0 = L_cache_3_d0_local;

assign L_cache_3_we0 = L_cache_3_we0_local;

assign L_cache_4_address0 = L_cache_4_address0_local;

assign L_cache_4_address1 = zext_ln37_fu_1043_p1;

assign L_cache_4_ce0 = L_cache_4_ce0_local;

assign L_cache_4_ce1 = L_cache_4_ce1_local;

assign L_cache_4_d0 = L_cache_4_d0_local;

assign L_cache_4_we0 = L_cache_4_we0_local;

assign L_cache_5_address0 = L_cache_5_address0_local;

assign L_cache_5_address1 = zext_ln37_fu_1043_p1;

assign L_cache_5_ce0 = L_cache_5_ce0_local;

assign L_cache_5_ce1 = L_cache_5_ce1_local;

assign L_cache_5_d0 = L_cache_5_d0_local;

assign L_cache_5_we0 = L_cache_5_we0_local;

assign L_cache_6_address0 = L_cache_6_address0_local;

assign L_cache_6_address1 = L_cache_6_addr_reg_3958_pp0_iter9_reg;

assign L_cache_6_ce0 = L_cache_6_ce0_local;

assign L_cache_6_ce1 = L_cache_6_ce1_local;

assign L_cache_6_d0 = mul2_reg_4959;

assign L_cache_6_d1 = reg_939;

assign L_cache_6_we0 = L_cache_6_we0_local;

assign L_cache_6_we1 = L_cache_6_we1_local;

assign L_cache_7_address0 = L_cache_7_address0_local;

assign L_cache_7_address1 = L_cache_7_addr_reg_3964_pp0_iter9_reg;

assign L_cache_7_ce0 = L_cache_7_ce0_local;

assign L_cache_7_ce1 = L_cache_7_ce1_local;

assign L_cache_7_d0 = mul2_reg_4959;

assign L_cache_7_d1 = reg_945;

assign L_cache_7_we0 = L_cache_7_we0_local;

assign L_cache_7_we1 = L_cache_7_we1_local;

assign L_cache_8_address0 = L_cache_8_address0_local;

assign L_cache_8_address1 = L_cache_8_addr_reg_3970_pp0_iter9_reg;

assign L_cache_8_ce0 = L_cache_8_ce0_local;

assign L_cache_8_ce1 = L_cache_8_ce1_local;

assign L_cache_8_d0 = mul2_reg_4959;

assign L_cache_8_d1 = reg_951;

assign L_cache_8_we0 = L_cache_8_we0_local;

assign L_cache_8_we1 = L_cache_8_we1_local;

assign L_cache_9_address0 = L_cache_9_address0_local;

assign L_cache_9_address1 = L_cache_9_addr_reg_3976_pp0_iter9_reg;

assign L_cache_9_ce0 = L_cache_9_ce0_local;

assign L_cache_9_ce1 = L_cache_9_ce1_local;

assign L_cache_9_d0 = mul2_reg_4959;

assign L_cache_9_d1 = reg_957;

assign L_cache_9_we0 = L_cache_9_we0_local;

assign L_cache_9_we1 = L_cache_9_we1_local;

assign L_cache_address0 = L_cache_address0_local;

assign L_cache_address1 = zext_ln37_fu_1043_p1;

assign L_cache_ce0 = L_cache_ce0_local;

assign L_cache_ce1 = L_cache_ce1_local;

assign L_cache_d0 = L_cache_d0_local;

assign L_cache_we0 = L_cache_we0_local;

assign abs_val_10_fu_1128_p1 = zext_ln313_1_fu_1124_p1;

assign abs_val_11_fu_1367_p1 = zext_ln313_2_fu_1363_p1;

assign abs_val_12_fu_1668_p1 = zext_ln313_3_fu_1664_p1;

assign abs_val_13_fu_2160_p1 = zext_ln313_4_fu_2156_p1;

assign abs_val_14_fu_2411_p1 = zext_ln313_5_fu_2407_p1;

assign abs_val_15_fu_2602_p1 = zext_ln313_6_fu_2598_p1;

assign abs_val_16_fu_2793_p1 = zext_ln313_7_fu_2789_p1;

assign abs_val_17_fu_2984_p1 = zext_ln313_8_fu_2980_p1;

assign abs_val_18_fu_3175_p1 = zext_ln313_9_fu_3171_p1;

assign abs_val_fu_1085_p1 = zext_ln313_fu_1081_p1;

assign add_ln37_fu_1037_p2 = (ap_sig_allocacmp_i_1 + 2'd1);

assign and_ln54_fu_1174_p2 = (grp_fu_833_p2 & and_ln55_fu_1169_p2);

assign and_ln55_10_fu_2350_p2 = (or_ln55_8_fu_2287_p2 & or_ln55_7_reg_4460);

assign and_ln55_11_fu_2345_p2 = (non_zero_cache_4_load_reg_4226_pp0_iter2_reg & grp_fu_851_p2);

assign and_ln55_12_fu_2355_p2 = (and_ln55_11_fu_2345_p2 & and_ln55_10_fu_2350_p2);

assign and_ln55_13_fu_2541_p2 = (or_ln55_9_reg_4542 & or_ln55_10_fu_2478_p2);

assign and_ln55_14_fu_2536_p2 = (non_zero_cache_5_load_reg_4237_pp0_iter2_reg & grp_fu_847_p2);

assign and_ln55_15_fu_2546_p2 = (and_ln55_14_fu_2536_p2 & and_ln55_13_fu_2541_p2);

assign and_ln55_16_fu_2732_p2 = (or_ln55_12_fu_2669_p2 & or_ln55_11_reg_4580);

assign and_ln55_17_fu_2727_p2 = (non_zero_cache_6_load_reg_4466_pp0_iter3_reg & grp_fu_859_p2);

assign and_ln55_18_fu_2737_p2 = (and_ln55_17_fu_2727_p2 & and_ln55_16_fu_2732_p2);

assign and_ln55_19_fu_2923_p2 = (or_ln55_14_fu_2860_p2 & or_ln55_13_reg_4648);

assign and_ln55_1_fu_1283_p2 = (or_ln55_2_fu_1277_p2 & or_ln55_1_reg_4021);

assign and_ln55_20_fu_2918_p2 = (non_zero_cache_7_load_reg_4472_pp0_iter3_reg & grp_fu_855_p2);

assign and_ln55_21_fu_2928_p2 = (and_ln55_20_fu_2918_p2 & and_ln55_19_fu_2923_p2);

assign and_ln55_22_fu_3114_p2 = (or_ln55_16_fu_3051_p2 & or_ln55_15_reg_4706);

assign and_ln55_23_fu_3109_p2 = (non_zero_cache_8_load_reg_4478_pp0_iter4_reg & grp_fu_867_p2);

assign and_ln55_24_fu_3119_p2 = (and_ln55_23_fu_3109_p2 & and_ln55_22_fu_3114_p2);

assign and_ln55_25_fu_3486_p2 = (or_ln55_18_fu_3423_p2 & or_ln55_17_reg_4744);

assign and_ln55_26_fu_3481_p2 = (non_zero_cache_9_load_reg_4484_pp0_iter4_reg & grp_fu_863_p2);

assign and_ln55_27_fu_3491_p2 = (and_ln55_26_fu_3481_p2 & and_ln55_25_fu_3486_p2);

assign and_ln55_2_fu_1299_p2 = (non_zero_cache_1_q0 & grp_fu_833_p2);

assign and_ln55_3_fu_1305_p2 = (and_ln55_2_fu_1299_p2 & and_ln55_1_fu_1283_p2);

assign and_ln55_4_fu_1607_p2 = (or_ln55_4_fu_1544_p2 & or_ln55_3_reg_4204);

assign and_ln55_5_fu_1602_p2 = (non_zero_cache_2_load_reg_4198 & grp_fu_843_p2);

assign and_ln55_6_fu_1612_p2 = (and_ln55_5_fu_1602_p2 & and_ln55_4_fu_1607_p2);

assign and_ln55_7_fu_2099_p2 = (or_ln55_6_fu_2036_p2 & or_ln55_5_reg_4346);

assign and_ln55_8_fu_2094_p2 = (non_zero_cache_3_load_reg_4215 & grp_fu_838_p2);

assign and_ln55_9_fu_2104_p2 = (and_ln55_8_fu_2094_p2 & and_ln55_7_fu_2099_p2);

assign and_ln55_fu_1169_p2 = (or_ln55_fu_1165_p2 & non_zero_cache_load_reg_3993);

assign and_ln60_10_fu_2715_p2 = (grp_fu_863_p2 & and_ln60_9_fu_2710_p2);

assign and_ln60_11_fu_2901_p2 = (or_ln60_5_fu_2895_p2 & or_ln55_13_reg_4648);

assign and_ln60_12_fu_2906_p2 = (grp_fu_859_p2 & and_ln60_11_fu_2901_p2);

assign and_ln60_13_fu_3092_p2 = (or_ln60_6_fu_3086_p2 & or_ln55_15_reg_4706);

assign and_ln60_14_fu_3097_p2 = (grp_fu_871_p2 & and_ln60_13_fu_3092_p2);

assign and_ln60_15_fu_3464_p2 = (or_ln60_7_fu_3458_p2 & or_ln55_17_reg_4744);

assign and_ln60_16_fu_3469_p2 = (grp_fu_867_p2 & and_ln60_15_fu_3464_p2);

assign and_ln60_1_fu_1585_p2 = (or_ln60_fu_1579_p2 & or_ln55_3_reg_4204);

assign and_ln60_2_fu_1590_p2 = (grp_fu_847_p2 & and_ln60_1_fu_1585_p2);

assign and_ln60_3_fu_2077_p2 = (or_ln60_1_fu_2071_p2 & or_ln55_5_reg_4346);

assign and_ln60_4_fu_2082_p2 = (grp_fu_843_p2 & and_ln60_3_fu_2077_p2);

assign and_ln60_5_fu_2328_p2 = (or_ln60_2_fu_2322_p2 & or_ln55_7_reg_4460);

assign and_ln60_6_fu_2333_p2 = (grp_fu_855_p2 & and_ln60_5_fu_2328_p2);

assign and_ln60_7_fu_2519_p2 = (or_ln60_3_fu_2513_p2 & or_ln55_9_reg_4542);

assign and_ln60_8_fu_2524_p2 = (grp_fu_851_p2 & and_ln60_7_fu_2519_p2);

assign and_ln60_9_fu_2710_p2 = (or_ln60_4_fu_2704_p2 & or_ln55_11_reg_4580);

assign and_ln60_fu_1288_p2 = (tmp_16_reg_4110 & or_ln55_1_reg_4021);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_4118 = ((icmp_ln38_fu_1062_p2 == 1'd0) & (icmp_ln37_fu_1031_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_phi_reg_pp0_iter4_row_sign_01048_reg_625 = 1'd0;

assign ap_phi_reg_pp0_iter5_min2_0850_reg_683 = 32'd2139095039;

assign ap_phi_reg_pp0_iter5_minpos_0453_reg_595 = 5'd31;

assign ap_ready = ap_ready_sig;

assign bitcast_ln55_1_fu_1515_p1 = min2_reg_4176;

assign bitcast_ln55_2_fu_2007_p1 = min1_21_reg_4329;

assign bitcast_ln55_3_fu_2258_p1 = min1_22_reg_4443;

assign bitcast_ln55_4_fu_2449_p1 = min1_23_reg_4525;

assign bitcast_ln55_5_fu_2640_p1 = min1_24_reg_4563;

assign bitcast_ln55_6_fu_2831_p1 = min1_25_reg_4631;

assign bitcast_ln55_7_fu_3022_p1 = min1_26_reg_4689;

assign bitcast_ln55_8_fu_3394_p1 = min1_27_reg_4727;

assign bitcast_ln55_fu_1248_p1 = min1_20_reg_4089;

assign bitcast_ln60_1_fu_2042_p1 = min2_7_reg_4320;

assign bitcast_ln60_2_fu_2293_p1 = min2_11_reg_4434;

assign bitcast_ln60_3_fu_2484_p1 = min2_15_reg_4516;

assign bitcast_ln60_4_fu_2675_p1 = min2_19_reg_4554;

assign bitcast_ln60_5_fu_2866_p1 = min2_23_reg_4622;

assign bitcast_ln60_6_fu_3057_p1 = min2_27_reg_4680;

assign bitcast_ln60_7_fu_3429_p1 = min2_31_reg_4718;

assign bitcast_ln60_fu_1550_p1 = min2_3_reg_4167;

assign bitcast_ln662_1_fu_1200_p1 = grp_fu_817_p1;

assign bitcast_ln662_2_fu_1212_p1 = grp_fu_821_p1;

assign bitcast_ln662_3_fu_1224_p1 = grp_fu_825_p1;

assign bitcast_ln662_4_fu_1236_p1 = grp_fu_829_p1;

assign bitcast_ln662_5_fu_1420_p1 = grp_fu_813_p1;

assign bitcast_ln662_6_fu_1438_p1 = grp_fu_817_p1;

assign bitcast_ln662_7_fu_1456_p1 = grp_fu_821_p1;

assign bitcast_ln662_8_fu_1468_p1 = grp_fu_825_p1;

assign bitcast_ln662_9_fu_1480_p1 = grp_fu_829_p1;

assign bitcast_ln662_fu_1180_p1 = grp_fu_813_p1;

assign cmp61_1_fu_1011_p2 = ((size_vnode == 32'd1) ? 1'b1 : 1'b0);

assign cmp61_2_fu_1005_p2 = ((size_vnode == 32'd2) ? 1'b1 : 1'b0);

assign cmp61_3_fu_999_p2 = ((size_vnode == 32'd3) ? 1'b1 : 1'b0);

assign cmp61_4_fu_993_p2 = ((size_vnode == 32'd4) ? 1'b1 : 1'b0);

assign cmp61_5_fu_987_p2 = ((size_vnode == 32'd5) ? 1'b1 : 1'b0);

assign cmp61_6_fu_981_p2 = ((size_vnode == 32'd6) ? 1'b1 : 1'b0);

assign cmp61_7_fu_975_p2 = ((size_vnode == 32'd7) ? 1'b1 : 1'b0);

assign cmp61_8_fu_969_p2 = ((size_vnode == 32'd8) ? 1'b1 : 1'b0);

assign cmp61_9_fu_963_p2 = ((size_vnode == 32'd9) ? 1'b1 : 1'b0);

assign cmp61_fu_1017_p2 = ((size_vnode == 32'd0) ? 1'b1 : 1'b0);

assign data_1_fu_1116_p1 = L_cache_1_q1;

assign data_2_fu_1356_p1 = val_2_reg_4027;

assign data_3_fu_1657_p1 = val_3_reg_4033_pp0_iter1_reg;

assign data_4_fu_2149_p1 = val_4_reg_4039_pp0_iter1_reg;

assign data_5_fu_2400_p1 = val_5_reg_4045_pp0_iter2_reg;

assign data_6_fu_2591_p1 = val_6_reg_4051_pp0_iter2_reg;

assign data_7_fu_2782_p1 = val_7_reg_4057_pp0_iter3_reg;

assign data_8_fu_2973_p1 = val_8_reg_4063_pp0_iter3_reg;

assign data_9_fu_3164_p1 = val_9_reg_4069_pp0_iter4_reg;

assign data_fu_1073_p1 = L_cache_q1;

assign empty_fu_3254_p2 = (minpos_fu_3229_p2 | and_ln55_3_reg_4160_pp0_iter4_reg);

assign grp_fu_810_p0 = xor_ln77_11_fu_1996_p2;

assign grp_fu_871_p0 = zext_ln313_8_fu_2980_p1;

assign grp_fu_875_p7 = 'bx;

assign grp_fu_891_p7 = 'bx;

assign grp_fu_907_p7 = 'bx;

assign grp_fu_923_p7 = 'bx;

assign icmp_ln37_fu_1031_p2 = ((ap_sig_allocacmp_i_1 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln38_fu_1062_p2 = ((zext_ln37_1_fu_1058_p1 == size_checks) ? 1'b1 : 1'b0);

assign icmp_ln55_10_fu_1688_p2 = ((tmp_22_fu_1674_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln55_11_fu_1694_p2 = ((trunc_ln55_5_fu_1684_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_12_fu_2024_p2 = ((tmp_23_fu_2010_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln55_13_fu_2030_p2 = ((trunc_ln55_6_fu_2020_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_14_fu_2180_p2 = ((tmp_27_fu_2166_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln55_15_fu_2186_p2 = ((trunc_ln55_7_fu_2176_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_16_fu_2275_p2 = ((tmp_28_fu_2261_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln55_17_fu_2281_p2 = ((trunc_ln55_8_fu_2271_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_18_fu_2431_p2 = ((tmp_32_fu_2417_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln55_19_fu_2437_p2 = ((trunc_ln55_9_fu_2427_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_1_fu_1110_p2 = ((trunc_ln55_fu_1100_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_20_fu_2466_p2 = ((tmp_33_fu_2452_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln55_21_fu_2472_p2 = ((trunc_ln55_10_fu_2462_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_22_fu_2622_p2 = ((tmp_37_fu_2608_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln55_23_fu_2628_p2 = ((trunc_ln55_11_fu_2618_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_24_fu_2657_p2 = ((tmp_38_fu_2643_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln55_25_fu_2663_p2 = ((trunc_ln55_12_fu_2653_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_26_fu_2813_p2 = ((tmp_42_fu_2799_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln55_27_fu_2819_p2 = ((trunc_ln55_13_fu_2809_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_28_fu_2848_p2 = ((tmp_43_fu_2834_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln55_29_fu_2854_p2 = ((trunc_ln55_14_fu_2844_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_2_fu_1147_p2 = ((tmp_13_fu_1133_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln55_30_fu_3004_p2 = ((tmp_47_fu_2990_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln55_31_fu_3010_p2 = ((trunc_ln55_15_fu_3000_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_32_fu_3039_p2 = ((tmp_48_fu_3025_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln55_33_fu_3045_p2 = ((trunc_ln55_16_fu_3035_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_34_fu_3195_p2 = ((tmp_52_fu_3181_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln55_35_fu_3201_p2 = ((trunc_ln55_17_fu_3191_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_36_fu_3411_p2 = ((tmp_53_fu_3397_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln55_37_fu_3417_p2 = ((trunc_ln55_18_fu_3407_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_3_fu_1153_p2 = ((trunc_ln55_1_fu_1143_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_4_fu_1265_p2 = ((tmp_14_fu_1251_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln55_5_fu_1271_p2 = ((trunc_ln55_2_fu_1261_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_6_fu_1387_p2 = ((tmp_17_fu_1373_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln55_7_fu_1393_p2 = ((trunc_ln55_3_fu_1383_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_8_fu_1532_p2 = ((tmp_18_fu_1518_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln55_9_fu_1538_p2 = ((trunc_ln55_4_fu_1528_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_1104_p2 = ((tmp_8_fu_1090_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln60_10_fu_2883_p2 = ((tmp_45_fu_2869_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln60_11_fu_2889_p2 = ((trunc_ln60_5_fu_2879_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln60_12_fu_3074_p2 = ((tmp_50_fu_3060_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln60_13_fu_3080_p2 = ((trunc_ln60_6_fu_3070_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln60_14_fu_3446_p2 = ((tmp_55_fu_3432_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln60_15_fu_3452_p2 = ((trunc_ln60_7_fu_3442_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln60_1_fu_1573_p2 = ((trunc_ln60_fu_1563_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln60_2_fu_2059_p2 = ((tmp_25_fu_2045_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln60_3_fu_2065_p2 = ((trunc_ln60_1_fu_2055_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln60_4_fu_2310_p2 = ((tmp_30_fu_2296_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln60_5_fu_2316_p2 = ((trunc_ln60_2_fu_2306_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln60_6_fu_2501_p2 = ((tmp_35_fu_2487_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln60_7_fu_2507_p2 = ((trunc_ln60_3_fu_2497_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln60_8_fu_2692_p2 = ((tmp_40_fu_2678_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln60_9_fu_2698_p2 = ((trunc_ln60_4_fu_2688_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln60_fu_1567_p2 = ((tmp_20_fu_1553_p4 != 8'd255) ? 1'b1 : 1'b0);

assign min1_19_fu_3644_p20 = ((and_ln55_27_fu_3491_p2[0:0] == 1'b1) ? abs_val_18_reg_4736 : min1_27_reg_4727);

assign min1_19_fu_3644_p21 = 'bx;

assign min1_20_fu_1192_p3 = ((and_ln54_fu_1174_p2[0:0] == 1'b1) ? abs_val_reg_3987 : 32'd2139095039);

assign min1_21_fu_1650_p3 = ((and_ln55_6_fu_1612_p2[0:0] == 1'b1) ? abs_val_11_reg_4190 : min2_reg_4176);

assign min1_22_fu_2142_p3 = ((and_ln55_9_fu_2104_p2[0:0] == 1'b1) ? abs_val_12_reg_4338 : min1_21_reg_4329);

assign min1_23_fu_2393_p3 = ((and_ln55_12_fu_2355_p2[0:0] == 1'b1) ? abs_val_13_reg_4452 : min1_22_reg_4443);

assign min1_24_fu_2584_p3 = ((and_ln55_15_fu_2546_p2[0:0] == 1'b1) ? abs_val_14_reg_4534 : min1_23_reg_4525);

assign min1_25_fu_2775_p3 = ((and_ln55_18_fu_2737_p2[0:0] == 1'b1) ? abs_val_15_reg_4572 : min1_24_reg_4563);

assign min1_26_fu_2966_p3 = ((and_ln55_21_fu_2928_p2[0:0] == 1'b1) ? abs_val_16_reg_4640 : min1_25_reg_4631);

assign min1_27_fu_3157_p3 = ((and_ln55_24_fu_3119_p2[0:0] == 1'b1) ? abs_val_17_reg_4698 : min1_26_reg_4689);

assign min2_08_ph_fu_3605_p21 = 'bx;

assign min2_11_fu_2123_p6 = ((and_ln60_4_fu_2082_p2[0:0] == 1'b1) ? abs_val_12_reg_4338 : min2_7_reg_4320);

assign min2_11_fu_2123_p7 = 'bx;

assign min2_11_fu_2123_p8 = {{and_ln55_9_fu_2104_p2}, {xor_ln54_2_fu_2110_p2}};

assign min2_15_fu_2374_p6 = ((and_ln60_6_fu_2333_p2[0:0] == 1'b1) ? abs_val_13_reg_4452 : min2_11_reg_4434);

assign min2_15_fu_2374_p7 = 'bx;

assign min2_15_fu_2374_p8 = {{and_ln55_12_fu_2355_p2}, {xor_ln54_3_fu_2361_p2}};

assign min2_19_fu_2565_p6 = ((and_ln60_8_fu_2524_p2[0:0] == 1'b1) ? abs_val_14_reg_4534 : min2_15_reg_4516);

assign min2_19_fu_2565_p7 = 'bx;

assign min2_19_fu_2565_p8 = {{and_ln55_15_fu_2546_p2}, {xor_ln54_4_fu_2552_p2}};

assign min2_23_fu_2756_p6 = ((and_ln60_10_fu_2715_p2[0:0] == 1'b1) ? abs_val_15_reg_4572 : min2_19_reg_4554);

assign min2_23_fu_2756_p7 = 'bx;

assign min2_23_fu_2756_p8 = {{and_ln55_18_fu_2737_p2}, {xor_ln54_5_fu_2743_p2}};

assign min2_27_fu_2947_p6 = ((and_ln60_12_fu_2906_p2[0:0] == 1'b1) ? abs_val_16_reg_4640 : min2_23_reg_4622);

assign min2_27_fu_2947_p7 = 'bx;

assign min2_27_fu_2947_p8 = {{and_ln55_21_fu_2928_p2}, {xor_ln54_6_fu_2934_p2}};

assign min2_31_fu_3138_p6 = ((and_ln60_14_fu_3097_p2[0:0] == 1'b1) ? abs_val_17_reg_4698 : min2_27_reg_4680);

assign min2_31_fu_3138_p7 = 'bx;

assign min2_31_fu_3138_p8 = {{and_ln55_24_fu_3119_p2}, {xor_ln54_7_fu_3125_p2}};

assign min2_35_fu_3517_p6 = ((and_ln60_16_fu_3469_p2[0:0] == 1'b1) ? abs_val_18_reg_4736 : min2_31_reg_4718);

assign min2_35_fu_3517_p7 = 'bx;

assign min2_35_fu_3517_p8 = {{and_ln55_27_fu_3491_p2}, {xor_ln54_8_fu_3504_p2}};

assign min2_3_fu_1325_p6 = ((and_ln60_fu_1288_p2[0:0] == 1'b1) ? abs_val_10_reg_4013 : 32'd2139095039);

assign min2_3_fu_1325_p7 = 'bx;

assign min2_3_fu_1325_p8 = {{and_ln55_3_fu_1305_p2}, {xor_ln54_fu_1311_p2}};

assign min2_7_fu_1631_p6 = ((and_ln60_2_fu_1590_p2[0:0] == 1'b1) ? abs_val_11_reg_4190 : min2_3_reg_4167);

assign min2_7_fu_1631_p7 = 'bx;

assign min2_7_fu_1631_p8 = {{and_ln55_6_fu_1612_p2}, {xor_ln54_1_fu_1618_p2}};

assign min2_fu_1345_p3 = ((and_ln55_3_fu_1305_p2[0:0] == 1'b1) ? abs_val_10_reg_4013 : min1_20_reg_4089);

assign minpos_10_fu_3682_p10 = minpos_4_fu_3319_p3;

assign minpos_10_fu_3682_p12 = minpos_5_fu_3336_p3;

assign minpos_10_fu_3682_p14 = minpos_6_fu_3353_p3;

assign minpos_10_fu_3682_p2 = ((minpos_fu_3229_p2[0:0] == 1'b1) ? 5'd31 : 5'd0);

assign minpos_10_fu_3682_p20 = ((and_ln55_27_fu_3491_p2[0:0] == 1'b1) ? 5'd9 : minpos_8_fu_3387_p3);

assign minpos_10_fu_3682_p21 = 'bx;

assign minpos_10_fu_3682_p4 = minpos_1_fu_3259_p3;

assign minpos_10_fu_3682_p6 = minpos_2_fu_3281_p3;

assign minpos_10_fu_3682_p8 = minpos_3_fu_3298_p3;

assign minpos_1_fu_3259_p3 = ((empty_fu_3254_p2[0:0] == 1'b1) ? sext_ln661_1_fu_3247_p3 : 2'd0);

assign minpos_2_fu_3281_p3 = ((and_ln55_6_reg_4314_pp0_iter5_reg[0:0] == 1'b1) ? 3'd2 : sext_ln661_2_fu_3271_p1);

assign minpos_3_fu_3298_p3 = ((and_ln55_9_reg_4428_pp0_iter4_reg[0:0] == 1'b1) ? 3'd3 : minpos_2_fu_3281_p3);

assign minpos_4_fu_3319_p3 = ((and_ln55_12_reg_4510_pp0_iter5_reg[0:0] == 1'b1) ? 4'd4 : sext_ln661_5_fu_3309_p1);

assign minpos_5_fu_3336_p3 = ((and_ln55_15_reg_4548_pp0_iter4_reg[0:0] == 1'b1) ? 4'd5 : minpos_4_fu_3319_p3);

assign minpos_6_fu_3353_p3 = ((and_ln55_18_reg_4616_pp0_iter5_reg[0:0] == 1'b1) ? 4'd6 : minpos_5_fu_3336_p3);

assign minpos_7_fu_3370_p3 = ((and_ln55_21_reg_4674[0:0] == 1'b1) ? 4'd7 : minpos_6_fu_3353_p3);

assign minpos_8_fu_3387_p3 = ((and_ln55_24_reg_4712[0:0] == 1'b1) ? 5'd8 : sext_ln661_9_fu_3377_p1);

assign minpos_fu_3229_p2 = (1'd1 ^ and_ln54_reg_4075_pp0_iter5_reg);

assign non_zero_cache_1_address0 = zext_ln37_reg_3891;

assign non_zero_cache_1_ce0 = non_zero_cache_1_ce0_local;

assign non_zero_cache_2_address0 = zext_ln37_reg_3891;

assign non_zero_cache_2_ce0 = non_zero_cache_2_ce0_local;

assign non_zero_cache_3_address0 = zext_ln37_reg_3891;

assign non_zero_cache_3_ce0 = non_zero_cache_3_ce0_local;

assign non_zero_cache_4_address0 = zext_ln37_reg_3891;

assign non_zero_cache_4_ce0 = non_zero_cache_4_ce0_local;

assign non_zero_cache_5_address0 = zext_ln37_reg_3891;

assign non_zero_cache_5_ce0 = non_zero_cache_5_ce0_local;

assign non_zero_cache_6_address0 = zext_ln37_reg_3891_pp0_iter1_reg;

assign non_zero_cache_6_ce0 = non_zero_cache_6_ce0_local;

assign non_zero_cache_7_address0 = zext_ln37_reg_3891_pp0_iter1_reg;

assign non_zero_cache_7_ce0 = non_zero_cache_7_ce0_local;

assign non_zero_cache_8_address0 = zext_ln37_reg_3891_pp0_iter1_reg;

assign non_zero_cache_8_ce0 = non_zero_cache_8_ce0_local;

assign non_zero_cache_9_address0 = zext_ln37_reg_3891_pp0_iter1_reg;

assign non_zero_cache_9_ce0 = non_zero_cache_9_ce0_local;

assign non_zero_cache_address0 = zext_ln37_fu_1043_p1;

assign non_zero_cache_ce0 = non_zero_cache_ce0_local;

assign or_ln55_10_fu_2478_p2 = (icmp_ln55_21_fu_2472_p2 | icmp_ln55_20_fu_2466_p2);

assign or_ln55_11_fu_2634_p2 = (icmp_ln55_23_fu_2628_p2 | icmp_ln55_22_fu_2622_p2);

assign or_ln55_12_fu_2669_p2 = (icmp_ln55_25_fu_2663_p2 | icmp_ln55_24_fu_2657_p2);

assign or_ln55_13_fu_2825_p2 = (icmp_ln55_27_fu_2819_p2 | icmp_ln55_26_fu_2813_p2);

assign or_ln55_14_fu_2860_p2 = (icmp_ln55_29_fu_2854_p2 | icmp_ln55_28_fu_2848_p2);

assign or_ln55_15_fu_3016_p2 = (icmp_ln55_31_fu_3010_p2 | icmp_ln55_30_fu_3004_p2);

assign or_ln55_16_fu_3051_p2 = (icmp_ln55_33_fu_3045_p2 | icmp_ln55_32_fu_3039_p2);

assign or_ln55_17_fu_3207_p2 = (icmp_ln55_35_fu_3201_p2 | icmp_ln55_34_fu_3195_p2);

assign or_ln55_18_fu_3423_p2 = (icmp_ln55_37_fu_3417_p2 | icmp_ln55_36_fu_3411_p2);

assign or_ln55_1_fu_1159_p2 = (icmp_ln55_3_fu_1153_p2 | icmp_ln55_2_fu_1147_p2);

assign or_ln55_2_fu_1277_p2 = (icmp_ln55_5_fu_1271_p2 | icmp_ln55_4_fu_1265_p2);

assign or_ln55_3_fu_1399_p2 = (icmp_ln55_7_fu_1393_p2 | icmp_ln55_6_fu_1387_p2);

assign or_ln55_4_fu_1544_p2 = (icmp_ln55_9_fu_1538_p2 | icmp_ln55_8_fu_1532_p2);

assign or_ln55_5_fu_1700_p2 = (icmp_ln55_11_fu_1694_p2 | icmp_ln55_10_fu_1688_p2);

assign or_ln55_6_fu_2036_p2 = (icmp_ln55_13_fu_2030_p2 | icmp_ln55_12_fu_2024_p2);

assign or_ln55_7_fu_2192_p2 = (icmp_ln55_15_fu_2186_p2 | icmp_ln55_14_fu_2180_p2);

assign or_ln55_8_fu_2287_p2 = (icmp_ln55_17_fu_2281_p2 | icmp_ln55_16_fu_2275_p2);

assign or_ln55_9_fu_2443_p2 = (icmp_ln55_19_fu_2437_p2 | icmp_ln55_18_fu_2431_p2);

assign or_ln55_fu_1165_p2 = (icmp_ln55_reg_3998 | icmp_ln55_1_reg_4003);

assign or_ln60_1_fu_2071_p2 = (icmp_ln60_3_fu_2065_p2 | icmp_ln60_2_fu_2059_p2);

assign or_ln60_2_fu_2322_p2 = (icmp_ln60_5_fu_2316_p2 | icmp_ln60_4_fu_2310_p2);

assign or_ln60_3_fu_2513_p2 = (icmp_ln60_7_fu_2507_p2 | icmp_ln60_6_fu_2501_p2);

assign or_ln60_4_fu_2704_p2 = (icmp_ln60_9_fu_2698_p2 | icmp_ln60_8_fu_2692_p2);

assign or_ln60_5_fu_2895_p2 = (icmp_ln60_11_fu_2889_p2 | icmp_ln60_10_fu_2883_p2);

assign or_ln60_6_fu_3086_p2 = (icmp_ln60_13_fu_3080_p2 | icmp_ln60_12_fu_3074_p2);

assign or_ln60_7_fu_3458_p2 = (icmp_ln60_15_fu_3452_p2 | icmp_ln60_14_fu_3446_p2);

assign or_ln60_fu_1579_p2 = (icmp_ln60_fu_1567_p2 | icmp_ln60_1_fu_1573_p2);

assign row_sign_10_fu_1838_p20 = (sign_minpos_17_reg_4280 ^ row_sign_8_fu_1710_p2);

assign row_sign_10_fu_1838_p21 = 'bx;

assign row_sign_10_fu_1838_p22 = {{{{{{{{{cmp61_1_reg_3865}, {sel_tmp91_fu_1725_p2}}, {sel_tmp95_fu_1735_p2}}, {sel_tmp101_fu_1745_p2}}, {sel_tmp109_fu_1755_p2}}, {sel_tmp119_fu_1765_p2}}, {sel_tmp131_fu_1780_p2}}, {sel_tmp145_fu_1796_p2}}, {sel_tmp161_fu_1812_p2}};

assign row_sign_1_fu_1352_p2 = (sign_minpos_1_reg_4103 ^ row_sign_reg_4081);

assign row_sign_2_fu_1405_p2 = (sign_minpos_3_reg_4120 ^ row_sign_1_fu_1352_p2);

assign row_sign_3_fu_1410_p2 = (sign_minpos_5_reg_4132 ^ row_sign_2_fu_1405_p2);

assign row_sign_4_fu_1415_p2 = (sign_minpos_7_reg_4144 ^ row_sign_3_fu_1410_p2);

assign row_sign_5_fu_1432_p2 = (sign_minpos_9_fu_1424_p3 ^ row_sign_4_fu_1415_p2);

assign row_sign_6_fu_1450_p2 = (sign_minpos_11_fu_1442_p3 ^ row_sign_5_fu_1432_p2);

assign row_sign_7_fu_1706_p2 = (sign_minpos_13_reg_4266 ^ row_sign_6_reg_4260);

assign row_sign_8_fu_1710_p2 = (sign_minpos_15_reg_4273 ^ row_sign_7_fu_1706_p2);

assign sel_tmp100_demorgan_fu_1496_p2 = (sel_tmp94_demorgan_fu_1492_p2 | cmp61_3_reg_3853);

assign sel_tmp100_fu_1740_p2 = (sel_tmp100_demorgan_reg_4292 ^ 1'd1);

assign sel_tmp101_fu_1745_p2 = (sel_tmp100_fu_1740_p2 & cmp61_4_reg_3847);

assign sel_tmp108_demorgan_fu_1501_p2 = (sel_tmp100_demorgan_fu_1496_p2 | cmp61_4_reg_3847);

assign sel_tmp108_fu_1750_p2 = (sel_tmp108_demorgan_reg_4297 ^ 1'd1);

assign sel_tmp109_fu_1755_p2 = (sel_tmp108_fu_1750_p2 & cmp61_5_reg_3841);

assign sel_tmp118_demorgan_fu_1506_p2 = (sel_tmp108_demorgan_fu_1501_p2 | cmp61_5_reg_3841);

assign sel_tmp118_fu_1760_p2 = (sel_tmp118_demorgan_reg_4302 ^ 1'd1);

assign sel_tmp119_fu_1765_p2 = (sel_tmp118_fu_1760_p2 & cmp61_6_reg_3835);

assign sel_tmp130_demorgan_fu_1770_p2 = (sel_tmp118_demorgan_reg_4302 | cmp61_6_reg_3835);

assign sel_tmp130_fu_1774_p2 = (sel_tmp130_demorgan_fu_1770_p2 ^ 1'd1);

assign sel_tmp131_fu_1780_p2 = (sel_tmp130_fu_1774_p2 & cmp61_7_reg_3829);

assign sel_tmp144_demorgan_fu_1785_p2 = (sel_tmp130_demorgan_fu_1770_p2 | cmp61_7_reg_3829);

assign sel_tmp144_fu_1790_p2 = (sel_tmp144_demorgan_fu_1785_p2 ^ 1'd1);

assign sel_tmp145_fu_1796_p2 = (sel_tmp144_fu_1790_p2 & cmp61_8_reg_3823);

assign sel_tmp160_demorgan_fu_1801_p2 = (sel_tmp144_demorgan_fu_1785_p2 | cmp61_8_reg_3823);

assign sel_tmp160_fu_1806_p2 = (sel_tmp160_demorgan_fu_1801_p2 ^ 1'd1);

assign sel_tmp161_fu_1812_p2 = (sel_tmp160_fu_1806_p2 & cmp61_9_reg_3818);

assign sel_tmp90_fu_1720_p2 = (cmp61_1_reg_3865 ^ 1'd1);

assign sel_tmp91_fu_1725_p2 = (sel_tmp90_fu_1720_p2 & cmp61_2_reg_3859);

assign sel_tmp94_demorgan_fu_1492_p2 = (cmp61_2_reg_3859 | cmp61_1_reg_3865);

assign sel_tmp94_fu_1730_p2 = (sel_tmp94_demorgan_reg_4287 ^ 1'd1);

assign sel_tmp95_fu_1735_p2 = (sel_tmp94_fu_1730_p2 & cmp61_3_reg_3853);

assign sel_tmp9_fu_1817_p10 = {{{{{{{{{cmp61_1_reg_3865}, {sel_tmp91_fu_1725_p2}}, {sel_tmp95_fu_1735_p2}}, {sel_tmp101_fu_1745_p2}}, {sel_tmp109_fu_1755_p2}}, {sel_tmp119_fu_1765_p2}}, {sel_tmp131_fu_1780_p2}}, {sel_tmp145_fu_1796_p2}}, {sel_tmp161_fu_1812_p2}};

assign sext_ln661_1_fu_3247_p3 = ((and_ln55_3_reg_4160_pp0_iter4_reg[0:0] == 1'b1) ? 2'd1 : 2'd3);

assign sext_ln661_2_fu_3271_p1 = minpos_1_fu_3259_p3;

assign sext_ln661_5_fu_3309_p1 = minpos_3_fu_3298_p3;

assign sext_ln661_9_fu_3377_p1 = $signed(minpos_7_fu_3370_p3);

assign sign_minpos_10_fu_3330_p3 = ((and_ln55_15_reg_4548_pp0_iter4_reg[0:0] == 1'b1) ? sign_minpos_9_reg_4243_pp0_iter4_reg : sign_minpos_8_fu_3313_p3);

assign sign_minpos_11_fu_1442_p3 = bitcast_ln662_6_fu_1438_p1[32'd63];

assign sign_minpos_12_fu_3347_p3 = ((and_ln55_18_reg_4616_pp0_iter5_reg[0:0] == 1'b1) ? sign_minpos_11_reg_4254_pp0_iter4_reg : sign_minpos_10_fu_3330_p3);

assign sign_minpos_14_fu_3364_p3 = ((and_ln55_21_reg_4674[0:0] == 1'b1) ? sign_minpos_13_reg_4266_pp0_iter4_reg : sign_minpos_12_fu_3347_p3);

assign sign_minpos_16_fu_3381_p3 = ((and_ln55_24_reg_4712[0:0] == 1'b1) ? sign_minpos_15_reg_4273_pp0_iter4_reg : sign_minpos_14_fu_3364_p3);

assign sign_minpos_19_fu_3549_p20 = ((and_ln55_27_fu_3491_p2[0:0] == 1'b1) ? sign_minpos_17_reg_4280_pp0_iter4_reg : sign_minpos_16_fu_3381_p3);

assign sign_minpos_19_fu_3549_p21 = 'bx;

assign sign_minpos_2_fu_3242_p3 = ((and_ln55_3_reg_4160_pp0_iter4_reg[0:0] == 1'b1) ? sign_minpos_1_reg_4103_pp0_iter5_reg : sign_minpos_reg_4308_pp0_iter5_reg);

assign sign_minpos_4_fu_3275_p3 = ((and_ln55_6_reg_4314_pp0_iter5_reg[0:0] == 1'b1) ? sign_minpos_3_reg_4120_pp0_iter5_reg : sign_minpos_2_fu_3242_p3);

assign sign_minpos_6_fu_3292_p3 = ((and_ln55_9_reg_4428_pp0_iter4_reg[0:0] == 1'b1) ? sign_minpos_5_reg_4132_pp0_iter5_reg : sign_minpos_4_fu_3275_p3);

assign sign_minpos_8_fu_3313_p3 = ((and_ln55_12_reg_4510_pp0_iter5_reg[0:0] == 1'b1) ? sign_minpos_7_reg_4144_pp0_iter5_reg : sign_minpos_6_fu_3292_p3);

assign sign_minpos_9_fu_1424_p3 = bitcast_ln662_5_fu_1420_p1[32'd63];

assign sign_minpos_fu_1511_p2 = (row_sign_reg_4081 & and_ln54_reg_4075);

assign t_1_fu_1120_p1 = data_1_fu_1116_p1[30:0];

assign t_2_fu_1359_p1 = data_2_fu_1356_p1[30:0];

assign t_3_fu_1660_p1 = data_3_fu_1657_p1[30:0];

assign t_4_fu_2152_p1 = data_4_fu_2149_p1[30:0];

assign t_5_fu_2403_p1 = data_5_fu_2400_p1[30:0];

assign t_6_fu_2594_p1 = data_6_fu_2591_p1[30:0];

assign t_7_fu_2785_p1 = data_7_fu_2782_p1[30:0];

assign t_8_fu_2976_p1 = data_8_fu_2973_p1[30:0];

assign t_9_fu_3167_p1 = data_9_fu_3164_p1[30:0];

assign t_fu_1077_p1 = data_fu_1073_p1[30:0];

assign tmp_11_fu_3213_p7 = 'bx;

assign tmp_13_fu_1133_p4 = {{data_1_fu_1116_p1[30:23]}};

assign tmp_14_fu_1251_p4 = {{bitcast_ln55_fu_1248_p1[30:23]}};

assign tmp_17_fu_1373_p4 = {{data_2_fu_1356_p1[30:23]}};

assign tmp_18_fu_1518_p4 = {{bitcast_ln55_1_fu_1515_p1[30:23]}};

assign tmp_20_fu_1553_p4 = {{bitcast_ln60_fu_1550_p1[30:23]}};

assign tmp_22_fu_1674_p4 = {{data_3_fu_1657_p1[30:23]}};

assign tmp_23_fu_2010_p4 = {{bitcast_ln55_2_fu_2007_p1[30:23]}};

assign tmp_25_fu_2045_p4 = {{bitcast_ln60_1_fu_2042_p1[30:23]}};

assign tmp_27_fu_2166_p4 = {{data_4_fu_2149_p1[30:23]}};

assign tmp_28_fu_2261_p4 = {{bitcast_ln55_3_fu_2258_p1[30:23]}};

assign tmp_30_fu_2296_p4 = {{bitcast_ln60_2_fu_2293_p1[30:23]}};

assign tmp_32_fu_2417_p4 = {{data_5_fu_2400_p1[30:23]}};

assign tmp_33_fu_2452_p4 = {{bitcast_ln55_4_fu_2449_p1[30:23]}};

assign tmp_35_fu_2487_p4 = {{bitcast_ln60_3_fu_2484_p1[30:23]}};

assign tmp_37_fu_2608_p4 = {{data_6_fu_2591_p1[30:23]}};

assign tmp_38_fu_2643_p4 = {{bitcast_ln55_5_fu_2640_p1[30:23]}};

assign tmp_40_fu_2678_p4 = {{bitcast_ln60_4_fu_2675_p1[30:23]}};

assign tmp_42_fu_2799_p4 = {{data_7_fu_2782_p1[30:23]}};

assign tmp_43_fu_2834_p4 = {{bitcast_ln55_6_fu_2831_p1[30:23]}};

assign tmp_45_fu_2869_p4 = {{bitcast_ln60_5_fu_2866_p1[30:23]}};

assign tmp_47_fu_2990_p4 = {{data_8_fu_2973_p1[30:23]}};

assign tmp_48_fu_3025_p4 = {{bitcast_ln55_7_fu_3022_p1[30:23]}};

assign tmp_4_fu_1943_p7 = 'bx;

assign tmp_50_fu_3060_p4 = {{bitcast_ln60_6_fu_3057_p1[30:23]}};

assign tmp_52_fu_3181_p4 = {{data_9_fu_3164_p1[30:23]}};

assign tmp_53_fu_3397_p4 = {{bitcast_ln55_8_fu_3394_p1[30:23]}};

assign tmp_55_fu_3432_p4 = {{bitcast_ln60_7_fu_3429_p1[30:23]}};

assign tmp_5_fu_1975_p7 = 'bx;

assign tmp_8_fu_1090_p4 = {{data_fu_1073_p1[30:23]}};

assign trunc_ln55_10_fu_2462_p1 = bitcast_ln55_4_fu_2449_p1[22:0];

assign trunc_ln55_11_fu_2618_p1 = data_6_fu_2591_p1[22:0];

assign trunc_ln55_12_fu_2653_p1 = bitcast_ln55_5_fu_2640_p1[22:0];

assign trunc_ln55_13_fu_2809_p1 = data_7_fu_2782_p1[22:0];

assign trunc_ln55_14_fu_2844_p1 = bitcast_ln55_6_fu_2831_p1[22:0];

assign trunc_ln55_15_fu_3000_p1 = data_8_fu_2973_p1[22:0];

assign trunc_ln55_16_fu_3035_p1 = bitcast_ln55_7_fu_3022_p1[22:0];

assign trunc_ln55_17_fu_3191_p1 = data_9_fu_3164_p1[22:0];

assign trunc_ln55_18_fu_3407_p1 = bitcast_ln55_8_fu_3394_p1[22:0];

assign trunc_ln55_1_fu_1143_p1 = data_1_fu_1116_p1[22:0];

assign trunc_ln55_2_fu_1261_p1 = bitcast_ln55_fu_1248_p1[22:0];

assign trunc_ln55_3_fu_1383_p1 = data_2_fu_1356_p1[22:0];

assign trunc_ln55_4_fu_1528_p1 = bitcast_ln55_1_fu_1515_p1[22:0];

assign trunc_ln55_5_fu_1684_p1 = data_3_fu_1657_p1[22:0];

assign trunc_ln55_6_fu_2020_p1 = bitcast_ln55_2_fu_2007_p1[22:0];

assign trunc_ln55_7_fu_2176_p1 = data_4_fu_2149_p1[22:0];

assign trunc_ln55_8_fu_2271_p1 = bitcast_ln55_3_fu_2258_p1[22:0];

assign trunc_ln55_9_fu_2427_p1 = data_5_fu_2400_p1[22:0];

assign trunc_ln55_fu_1100_p1 = data_fu_1073_p1[22:0];

assign trunc_ln60_1_fu_2055_p1 = bitcast_ln60_1_fu_2042_p1[22:0];

assign trunc_ln60_2_fu_2306_p1 = bitcast_ln60_2_fu_2293_p1[22:0];

assign trunc_ln60_3_fu_2497_p1 = bitcast_ln60_3_fu_2484_p1[22:0];

assign trunc_ln60_4_fu_2688_p1 = bitcast_ln60_4_fu_2675_p1[22:0];

assign trunc_ln60_5_fu_2879_p1 = bitcast_ln60_5_fu_2866_p1[22:0];

assign trunc_ln60_6_fu_3070_p1 = bitcast_ln60_6_fu_3057_p1[22:0];

assign trunc_ln60_7_fu_3442_p1 = bitcast_ln60_7_fu_3429_p1[22:0];

assign trunc_ln60_fu_1563_p1 = bitcast_ln60_fu_1550_p1[22:0];

assign xor_ln54_1_fu_1618_p2 = (non_zero_cache_2_load_reg_4198 ^ 1'd1);

assign xor_ln54_2_fu_2110_p2 = (non_zero_cache_3_load_reg_4215 ^ 1'd1);

assign xor_ln54_3_fu_2361_p2 = (non_zero_cache_4_load_reg_4226_pp0_iter2_reg ^ 1'd1);

assign xor_ln54_4_fu_2552_p2 = (non_zero_cache_5_load_reg_4237_pp0_iter2_reg ^ 1'd1);

assign xor_ln54_5_fu_2743_p2 = (non_zero_cache_6_load_reg_4466_pp0_iter3_reg ^ 1'd1);

assign xor_ln54_6_fu_2934_p2 = (non_zero_cache_7_load_reg_4472_pp0_iter3_reg ^ 1'd1);

assign xor_ln54_7_fu_3125_p2 = (non_zero_cache_8_load_reg_4478_pp0_iter4_reg ^ 1'd1);

assign xor_ln54_8_fu_3504_p2 = (non_zero_cache_9_load_reg_4484_pp0_iter4_reg ^ 1'd1);

assign xor_ln54_fu_1311_p2 = (non_zero_cache_1_q0 ^ 1'd1);

assign xor_ln77_10_fu_1991_p2 = (tmp_5_fu_1975_p9 ^ sign_minpos_9_reg_4243);

assign xor_ln77_11_fu_1996_p2 = (xor_ln77_10_fu_1991_p2 ^ row_sign_10_fu_1838_p23);

assign xor_ln77_12_fu_2198_p2 = (sign_minpos_11_reg_4254 ^ grp_fu_875_p9);

assign xor_ln77_13_fu_2203_p2 = (xor_ln77_12_fu_2198_p2 ^ row_sign_10_reg_4380);

assign xor_ln77_14_fu_2213_p2 = (sign_minpos_13_reg_4266 ^ grp_fu_891_p9);

assign xor_ln77_15_fu_2218_p2 = (xor_ln77_14_fu_2213_p2 ^ row_sign_10_reg_4380);

assign xor_ln77_16_fu_2228_p2 = (sign_minpos_15_reg_4273 ^ grp_fu_907_p9);

assign xor_ln77_17_fu_2233_p2 = (xor_ln77_16_fu_2228_p2 ^ row_sign_10_reg_4380);

assign xor_ln77_18_fu_2243_p2 = (sign_minpos_17_reg_4280 ^ grp_fu_923_p9);

assign xor_ln77_19_fu_2248_p2 = (xor_ln77_18_fu_2243_p2 ^ row_sign_10_reg_4380);

assign xor_ln77_1_fu_1884_p2 = (xor_ln77_fu_1879_p2 ^ row_sign_10_fu_1838_p23);

assign xor_ln77_2_fu_1895_p2 = (sign_minpos_1_reg_4103 ^ grp_fu_891_p9);

assign xor_ln77_3_fu_1900_p2 = (xor_ln77_2_fu_1895_p2 ^ row_sign_10_fu_1838_p23);

assign xor_ln77_4_fu_1911_p2 = (sign_minpos_3_reg_4120 ^ grp_fu_907_p9);

assign xor_ln77_5_fu_1916_p2 = (xor_ln77_4_fu_1911_p2 ^ row_sign_10_fu_1838_p23);

assign xor_ln77_6_fu_1927_p2 = (sign_minpos_5_reg_4132 ^ grp_fu_923_p9);

assign xor_ln77_7_fu_1932_p2 = (xor_ln77_6_fu_1927_p2 ^ row_sign_10_fu_1838_p23);

assign xor_ln77_8_fu_1959_p2 = (tmp_4_fu_1943_p9 ^ sign_minpos_7_reg_4144);

assign xor_ln77_9_fu_1964_p2 = (xor_ln77_8_fu_1959_p2 ^ row_sign_10_fu_1838_p23);

assign xor_ln77_fu_1879_p2 = (row_sign_reg_4081 ^ grp_fu_875_p9);

assign xor_ln85_1_fu_3744_p2 = (xor_ln85_fu_3739_p2 ^ ap_phi_reg_pp0_iter5_row_sign_01048_reg_625);

assign xor_ln85_fu_3739_p2 = (tmp_11_reg_4780 ^ ap_phi_mux_sign_minpos_01246_phi_fu_658_p22);

assign zext_ln313_1_fu_1124_p1 = t_1_fu_1120_p1;

assign zext_ln313_2_fu_1363_p1 = t_2_fu_1359_p1;

assign zext_ln313_3_fu_1664_p1 = t_3_fu_1660_p1;

assign zext_ln313_4_fu_2156_p1 = t_4_fu_2152_p1;

assign zext_ln313_5_fu_2407_p1 = t_5_fu_2403_p1;

assign zext_ln313_6_fu_2598_p1 = t_6_fu_2594_p1;

assign zext_ln313_7_fu_2789_p1 = t_7_fu_2785_p1;

assign zext_ln313_8_fu_2980_p1 = t_8_fu_2976_p1;

assign zext_ln313_9_fu_3171_p1 = t_9_fu_3167_p1;

assign zext_ln313_fu_1081_p1 = t_fu_1077_p1;

assign zext_ln37_1_fu_1058_p1 = ap_sig_allocacmp_i_1;

assign zext_ln37_fu_1043_p1 = ap_sig_allocacmp_i_1;

assign zext_ln77_1_fu_1906_p1 = xor_ln77_3_fu_1900_p2;

assign zext_ln77_2_fu_1922_p1 = xor_ln77_5_fu_1916_p2;

assign zext_ln77_3_fu_1938_p1 = xor_ln77_7_fu_1932_p2;

assign zext_ln77_4_fu_1970_p1 = xor_ln77_9_fu_1964_p2;

assign zext_ln77_6_fu_2208_p1 = xor_ln77_13_fu_2203_p2;

assign zext_ln77_7_fu_2223_p1 = xor_ln77_15_fu_2218_p2;

assign zext_ln77_8_fu_2238_p1 = xor_ln77_17_fu_2233_p2;

assign zext_ln77_9_fu_2253_p1 = xor_ln77_19_fu_2248_p2;

assign zext_ln77_fu_1890_p1 = xor_ln77_1_fu_1884_p2;

assign zext_ln85_fu_3774_p1 = xor_ln85_1_reg_4874;

always @ (posedge ap_clk) begin
    zext_ln37_reg_3891[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    zext_ln37_reg_3891_pp0_iter1_reg[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    zext_ln37_reg_3891_pp0_iter2_reg[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    zext_ln37_reg_3891_pp0_iter3_reg[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    zext_ln37_reg_3891_pp0_iter4_reg[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    abs_val_reg_3987[31] <= 1'b0;
    abs_val_10_reg_4013[31] <= 1'b0;
    min1_20_reg_4089[31] <= 1'b0;
    min1_20_reg_4089_pp0_iter2_reg[31] <= 1'b0;
    min1_20_reg_4089_pp0_iter3_reg[31] <= 1'b0;
    min1_20_reg_4089_pp0_iter4_reg[31] <= 1'b0;
    min1_20_reg_4089_pp0_iter5_reg[31] <= 1'b0;
    min2_reg_4176[31] <= 1'b0;
    min2_reg_4176_pp0_iter2_reg[31] <= 1'b0;
    min2_reg_4176_pp0_iter3_reg[31] <= 1'b0;
    min2_reg_4176_pp0_iter4_reg[31] <= 1'b0;
    abs_val_11_reg_4190[31] <= 1'b0;
    min1_21_reg_4329[31] <= 1'b0;
    min1_21_reg_4329_pp0_iter3_reg[31] <= 1'b0;
    min1_21_reg_4329_pp0_iter4_reg[31] <= 1'b0;
    min1_21_reg_4329_pp0_iter5_reg[31] <= 1'b0;
    abs_val_12_reg_4338[31] <= 1'b0;
    min1_22_reg_4443[31] <= 1'b0;
    min1_22_reg_4443_pp0_iter3_reg[31] <= 1'b0;
    min1_22_reg_4443_pp0_iter4_reg[31] <= 1'b0;
    abs_val_13_reg_4452[31] <= 1'b0;
    min1_23_reg_4525[31] <= 1'b0;
    min1_23_reg_4525_pp0_iter4_reg[31] <= 1'b0;
    min1_23_reg_4525_pp0_iter5_reg[31] <= 1'b0;
    abs_val_14_reg_4534[31] <= 1'b0;
    min1_24_reg_4563[31] <= 1'b0;
    min1_24_reg_4563_pp0_iter4_reg[31] <= 1'b0;
    abs_val_15_reg_4572[31] <= 1'b0;
    min1_25_reg_4631[31] <= 1'b0;
    min1_25_reg_4631_pp0_iter5_reg[31] <= 1'b0;
    abs_val_16_reg_4640[31] <= 1'b0;
    min1_26_reg_4689[31] <= 1'b0;
    abs_val_17_reg_4698[31] <= 1'b0;
    min1_27_reg_4727[31] <= 1'b0;
    abs_val_18_reg_4736[31] <= 1'b0;
end

endmodule //compute_row_operations_compute_row_operations_Pipeline_VITIS_LOOP_37_6
