StarRC extraction run for design: caravel at RC corner max

StarRC command file created:	star_cmd-max.xtcmd

BLOCK: caravel
TCAD_GRD_FILE: /home/passant/caravel-gf180mcu/scripts/gf180mcu-tech/gf180mcu_1p5m_1tm_11k_sp_smim_OPTB_wst.nxtgrd
MAPPING_FILE: /home/passant/caravel-gf180mcu/scripts/gf180mcu-tech/gf180mcu.starxt_map
OPERATING_TEMPERATURE: 125
NETLIST_FORMAT: SPEF
NETLIST_FILE: /home/passant/caravel-gf180mcu/signoff/caravel/StarRC/new_stack_starrc/caravel.max.spef
SUMMARY_FILE: ./star_dir_temp/caravel.max.star_sum
LEF_FILE: /home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/techlef/gf180mcu_fd_sc_mcu7t5v0__max.tlef
LEF_FILE: /home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lef/gf180mcu_fd_sc_mcu7t5v0.lef
LEF_FILE: /home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_fd_io/lef/gf180mcu_fd_io.lef
LEF_FILE: /home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_fd_ip_sram/lef/gf180mcu_fd_ip_sram__sram128x8m8wm1.lef
LEF_FILE: /home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_fd_ip_sram/lef/gf180mcu_fd_ip_sram__sram256x8m8wm1.lef
LEF_FILE: /home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_fd_ip_sram/lef/gf180mcu_fd_ip_sram__sram512x8m8wm1.lef
LEF_FILE: /home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_fd_ip_sram/lef/gf180mcu_fd_ip_sram__sram64x8m8wm1.lef
LEF_FILE: /home/passant/caravel-gf180mcu/macros/simple_por/lef/simple_por.lef
LEF_FILE: /home/passant/caravel-gf180mcu/lef/caravel_motto.lef
LEF_FILE: /home/passant/caravel-gf180mcu/lef/user_id_programming.lef
LEF_FILE: /home/passant/caravel-gf180mcu/lef/gpio_defaults_block_007.lef
LEF_FILE: /home/passant/caravel-gf180mcu/lef/user_project_wrapper_PnR.lef
LEF_FILE: /home/passant/caravel-gf180mcu/lef/gpio_defaults_block.lef
LEF_FILE: /home/passant/caravel-gf180mcu/lef/housekeeping.lef
LEF_FILE: /home/passant/caravel-gf180mcu/lef/caravel_logo.lef
LEF_FILE: /home/passant/caravel-gf180mcu/lef/user_project_wrapper.lef
LEF_FILE: /home/passant/caravel-gf180mcu/lef/caravel_power_routing.lef
LEF_FILE: /home/passant/caravel-gf180mcu/lef/spare_logic_block.lef
LEF_FILE: /home/passant/caravel-gf180mcu/lef/gpio_defaults_block_087.lef
LEF_FILE: /home/passant/caravel-gf180mcu/lef/copyright_block.lef
LEF_FILE: /home/passant/caravel-gf180mcu/lef/caravel_core.lef
LEF_FILE: /home/passant/caravel-gf180mcu/lef/caravel.lef
LEF_FILE: /home/passant/caravel-gf180mcu/lef/open_source.lef
LEF_FILE: /home/passant/caravel-gf180mcu/lef/simple_por.lef
LEF_FILE: /home/passant/caravel-gf180mcu/lef/mprj_io_buffer.lef
LEF_FILE: /home/passant/caravel-gf180mcu/lef/gpio_defaults_block_009.lef
LEF_FILE: /home/passant/caravel-gf180mcu/lef/user_id_textblock.lef
LEF_FILE: /home/passant/caravel-gf180mcu/lef/chip_io.lef
LEF_FILE: /home/passant/caravel_mgmt_soc_gf180mcu/lef/gf180_ram_512x8_wrapper.lef
LEF_FILE: /home/passant/caravel_user_project-gf180mcu/lef/user_proj_example.lef
LEF_FILE: /home/passant/caravel_user_project-gf180mcu/lef/user_project_wrapper.lef
TOP_DEF_FILE: /home/passant/caravel-gf180mcu/def/caravel.def
STAR_DIRECTORY: ./star_dir_temp/caravel.max/
GPD: /home/passant/caravel-gf180mcu/scripts/star_dir_temp/caravel.max.gpd
TRANSLATE_RETAIN_BULK_LAYERS: YES
IGNORE_CAPACITANCE: NONE
TRANSLATE_RETAIN_BULK_LAYERS: YES
NETLIST_PASSIVE_PARAMS: YES
EXTRACTION: RC
EXTRACT_VIA_CAPS: YES
COUPLE_TO_GROUND: NO
COUPLING_ABS_THRESHOLD: 1e-19
REDUCTION: NO_EXTRA_LOOPS

                                  StarRC (TM)

               Version U-2022.12-SP4 for linux64 - May 24, 2023 

                    Copyright (c) 1999 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

ExecName: /tools/snps/starrc/U-2022.12-SP4/linux64_starrc/bin/StarXtract
Version: U-2022.12-SP4
Built on: May 25 2023 00:01:43
Start Time: Tue Oct 17 03:14:43 2023

Host ............ license-server-00

xTractorName: /tools/snps/starrc/U-2022.12-SP4/linux64_starrc/bin/xTractor
Version: U-2022.12-SP4
Built on: May 25 2023 00:01:29

Called as: StarXtract /home/passant/caravel-gf180mcu/scripts/star_cmd-max.xtcmd 
Run Directory: /home/passant/caravel-gf180mcu/scripts
Read unit 2000 from tech LEF file
/home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/techlef/gf180mcu_fd_sc_mcu7t5v0__max.tlef.
Using Units:2000 to translate LEF. (SX-2158)
Read unit 2000 from top DEF file /home/passant/caravel-gf180mcu/def/caravel.def. Using Units:2000 to
translate top DEF. (SX-2158)
WARNING: DEF_MASKSHIFT_CONSISTENCY_CHECK may incur performance penalty in preXtraction. (SX-2105)
WARNING: INPUT_NAMES_ESCAPE_REMOVAL is enabled, please make sure that the net select commands remove
         the escape at the same time. (SX-3860)

Block ........... caravel
Star Directory .. /home/passant/caravel-gf180mcu/scripts/star_dir_temp/caravel.max
WARNING: Running StarRC in single corner mode will result in degraded runtime for design flows where
         multiple corners are used.  For optimal runtime, add the necessary commands to configure
         the Simultaneous Multicorner flow (CORNERS_FILE and SELECTED_CORNERS). (SX-3552)
LEF file ........
 /home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/techlef/gf180mcu_fd_sc_mcu7t5v0__max.tlef

LEF file ........
 /home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lef/gf180mcu_fd_sc_mcu7t5v0.lef

LEF file ........
 /home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_fd_io/lef/gf180mcu_fd_io.lef
LEF file ........
 /home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_fd_ip_sram/lef/gf180mcu_fd_ip_sram__sram128x8m8wm1.lef

LEF file ........
 /home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_fd_ip_sram/lef/gf180mcu_fd_ip_sram__sram256x8m8wm1.lef

LEF file ........
 /home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_fd_ip_sram/lef/gf180mcu_fd_ip_sram__sram512x8m8wm1.lef

LEF file ........
 /home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_fd_ip_sram/lef/gf180mcu_fd_ip_sram__sram64x8m8wm1.lef

LEF file ........ /home/passant/caravel-gf180mcu/macros/simple_por/lef/simple_por.lef
LEF file ........ /home/passant/caravel-gf180mcu/lef/caravel_motto.lef
LEF file ........ /home/passant/caravel-gf180mcu/lef/user_id_programming.lef
LEF file ........ /home/passant/caravel-gf180mcu/lef/gpio_defaults_block_007.lef
LEF file ........ /home/passant/caravel-gf180mcu/lef/user_project_wrapper_PnR.lef
LEF file ........ /home/passant/caravel-gf180mcu/lef/gpio_defaults_block.lef
LEF file ........ /home/passant/caravel-gf180mcu/lef/housekeeping.lef
LEF file ........ /home/passant/caravel-gf180mcu/lef/caravel_logo.lef
LEF file ........ /home/passant/caravel-gf180mcu/lef/user_project_wrapper.lef
LEF file ........ /home/passant/caravel-gf180mcu/lef/caravel_power_routing.lef
LEF file ........ /home/passant/caravel-gf180mcu/lef/spare_logic_block.lef
LEF file ........ /home/passant/caravel-gf180mcu/lef/gpio_defaults_block_087.lef
LEF file ........ /home/passant/caravel-gf180mcu/lef/copyright_block.lef
LEF file ........ /home/passant/caravel-gf180mcu/lef/caravel_core.lef
LEF file ........ /home/passant/caravel-gf180mcu/lef/caravel.lef
LEF file ........ /home/passant/caravel-gf180mcu/lef/open_source.lef
LEF file ........ /home/passant/caravel-gf180mcu/lef/simple_por.lef
LEF file ........ /home/passant/caravel-gf180mcu/lef/mprj_io_buffer.lef
LEF file ........ /home/passant/caravel-gf180mcu/lef/gpio_defaults_block_009.lef
LEF file ........ /home/passant/caravel-gf180mcu/lef/user_id_textblock.lef
LEF file ........ /home/passant/caravel-gf180mcu/lef/chip_io.lef
LEF file ........ /home/passant/caravel_mgmt_soc_gf180mcu/lef/gf180_ram_512x8_wrapper.lef
LEF file ........ /home/passant/caravel_user_project-gf180mcu/lef/user_proj_example.lef
LEF file ........ /home/passant/caravel_user_project-gf180mcu/lef/user_project_wrapper.lef
Top DEF File .... /home/passant/caravel-gf180mcu/def/caravel.def
  Setup         Elp=00:00:03 Cpu=00:00:01 Usr=1.7    Sys=0.0    Mem=464.4 
Done

Map Layers:  Tue Oct 17 03:14:46 2023
WARNING: LEF LAYER 'Pwell' is not defined in mapping file (SX-2086)
WARNING: LEF LAYER 'Nwell' is not defined in mapping file (SX-2086)
WARNING: LEF LAYER 'CON' is not defined in mapping file (SX-2086)
WARNING: LEF LAYER 'PR_bndry' is not defined in mapping file (SX-2086)
WARNING: LAYER 'CON' has no VIA connection (SX-2076)
WARNING: Layer "Poly2" has no connections. (SX-1851)
  Warnings: 6    Errors: 0    (See file summary/layers.sum)
  Layers        Elp=00:00:01 Cpu=00:00:00 Usr=0.3    Sys=0.0    Mem=495.7 
Done

Build HN:  Tue Oct 17 03:14:50 2023
WARNING: Detected the net 'VDD' connected to the P/G port 'VDD' of instance 'chip_core' (cell
         'caravel_core') would take them as power net (SX-2227)
WARNING: Detected the net 'VSS' connected to the P/G port 'VSS' of instance 'chip_core' (cell
         'caravel_core') would take them as power net (SX-2227)
  Warnings: 2    Errors: 0    (See file summary/hn.sum)
  HN            Elp=00:00:00 Cpu=00:00:00 Usr=0.3    Sys=0.0    Mem=499.2 
Done

Process Cells:  Tue Oct 17 03:14:50 2023
  Warnings: 0    Errors: 0
  Cells         Elp=00:00:00 Cpu=00:00:00 Usr=0.1    Sys=0.0    Mem=483.1 
Done

Translate_part1 DB:  Tue Oct 17 03:14:53 2023
  Warnings: 0    Errors: 0
  Translate_part1 Elp=00:00:01 Cpu=00:00:00 Usr=0.3    Sys=0.0    Mem=464.8 
Done

XinCombine:  Tue Oct 17 03:14:56 2023
  Warnings: 0    Errors: 0
  XinCombine    Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=446.9 
Done

PartitionPP:  Tue Oct 17 03:14:59 2023
  Warnings: 0    Errors: 0
  PartitionPP   Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=464.5 
Done

Merge Index Pins:  Tue Oct 17 03:15:03 2023
  Warnings: 0    Errors: 0
  MergeIndexPins Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=464.5 
Done

Merge Index:  Tue Oct 17 03:15:06 2023
  Warnings: 0    Errors: 0
  MergeIndex    Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=464.5 
Done

Merge GPD Instance Pins:  Tue Oct 17 03:15:08 2023
  Warnings: 0    Errors: 0
  MergeGpdInstPins Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=464.5 
Done

GPD XtractSetup:  Tue Oct 17 03:15:11 2023
  Warnings: 0    Errors: 0
  GPD_XtractSetup Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=464.5 
Done

Netlist Setup:  Tue Oct 17 03:15:14 2023
  Warnings: 0    Errors: 0
  NetlistSetup  Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=447.0 
Done

Netlist Assembly Setup:  Tue Oct 17 03:15:17 2023
  Warnings: 0    Errors: 0
  NetlistAssemblySetup Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=446.9 
Done

Clean Directory:  Tue Oct 17 03:15:20 2023
  Warnings: 0    Errors: 0
  CleanDirectory Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=446.9 
Done

GPD NameMap:  Tue Oct 17 03:15:22 2023
  Warnings: 0    Errors: 0
  GPD_NameMap   Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=447.7 
Done

xTract_part1 DB:  Tue Oct 17 03:15:25 2023
Extracting partition 1
Completed   0%  Time=00:00:00  RemainingTime=00:00:00  Mem=1063
Completed   1%  Time=00:00:00  RemainingTime=00:00:00  Mem=1063
Completed   2%  Time=00:00:00  RemainingTime=00:00:00  Mem=1063
Completed   3%  Time=00:00:00  RemainingTime=00:00:00  Mem=1063
Completed   4%  Time=00:00:00  RemainingTime=00:00:00  Mem=1063
Completed   5%  Time=00:00:00  RemainingTime=00:00:00  Mem=1063
Completed  10%  Time=00:00:00  RemainingTime=00:00:00  Mem=1063
Completed  14%  Time=00:00:00  RemainingTime=00:00:00  Mem=1063
Completed  19%  Time=00:00:00  RemainingTime=00:00:00  Mem=1063
Completed  24%  Time=00:00:00  RemainingTime=00:00:00  Mem=1063
Completed  29%  Time=00:00:00  RemainingTime=00:00:00  Mem=1063
Completed  34%  Time=00:00:00  RemainingTime=00:00:00  Mem=1063
Completed  38%  Time=00:00:00  RemainingTime=00:00:00  Mem=1063
Completed  43%  Time=00:00:00  RemainingTime=00:00:00  Mem=1063
Completed  48%  Time=00:00:00  RemainingTime=00:00:00  Mem=1063
Completed  53%  Time=00:00:00  RemainingTime=00:00:00  Mem=1063
Completed  58%  Time=00:00:00  RemainingTime=00:00:00  Mem=1063
Completed  63%  Time=00:00:00  RemainingTime=00:00:00  Mem=1063
Completed  67%  Time=00:00:00  RemainingTime=00:00:00  Mem=1063
Completed  72%  Time=00:00:00  RemainingTime=00:00:00  Mem=1063
Completed  77%  Time=00:00:00  RemainingTime=00:00:00  Mem=1063
Completed  82%  Time=00:00:00  RemainingTime=00:00:00  Mem=1063
Completed  87%  Time=00:00:00  RemainingTime=00:00:00  Mem=1063
Completed  91%  Time=00:00:00  RemainingTime=00:00:00  Mem=1063
Completed  96%  Time=00:00:00  RemainingTime=00:00:00  Mem=1063
Completed 100%  Time=00:00:00  RemainingTime=00:00:00  Mem=1063
Extracted 49 capacitors, 2404 resistors, 2917 nodes
Reduced to 1695 nodes,  (41.8924%)
Reduced to 1238 resistors,  (48.5025%)
  Warnings: 0    Errors: 0
  xTract_part1  Elp=00:00:01 Cpu=00:00:00 Usr=0.6    Sys=0.2    Mem=1063.5
Done

xTract Post Process DB:  Tue Oct 17 03:15:30 2023
  Warnings: 0    Errors: 0
  xTractPP      Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=321.2 
Done

Report Violations:  Tue Oct 17 03:15:32 2023
  Warnings: 0    Errors: 0
  ReportViolations Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=446.9 
Done

Report Opens:  Tue Oct 17 03:15:34 2023
WARNING: found open net(s) in the design. Check opens.sum file. (EX-414)
  Warnings: 1    Errors: 0    (See file summary/report_open.sum)
  ReportOpens   Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=446.9 
Done

GPD Post Process:  Tue Oct 17 03:15:36 2023
  Warnings: 0    Errors: 0
  GPD_PostProcess Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=447.3 
Done

GPD Converter Part 1:  Tue Oct 17 03:15:38 2023
  Warnings: 0    Errors: 0
  GPD_Converter1 Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=316.8 
Done

GPD Converter Part 2:  Tue Oct 17 03:15:40 2023
  Warnings: 0    Errors: 0
  GPD_Converter2 Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=315.4 
Done

GPD Converter Merge:  Tue Oct 17 03:15:42 2023
  Warnings: 0    Errors: 0
  GPD_Converter_merge Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=315.4 
Done
  
Setup                Elp=00:00:03 Cpu=00:00:01 Usr=1.7    Sys=0.0    Mem=464.4 
Layers               Elp=00:00:01 Cpu=00:00:00 Usr=0.3    Sys=0.0    Mem=495.7 
HN                   Elp=00:00:00 Cpu=00:00:00 Usr=0.3    Sys=0.0    Mem=499.2 
Cells                Elp=00:00:00 Cpu=00:00:00 Usr=0.1    Sys=0.0    Mem=483.1 
Translate_part1      Elp=00:00:01 Cpu=00:00:00 Usr=0.3    Sys=0.0    Mem=464.8 
XinCombine           Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=446.9 
PartitionPP          Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=464.5 
MergeIndexPins       Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=464.5 
MergeIndex           Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=464.5 
MergeGpdInstPins     Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=464.5 
GPD_XtractSetup      Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=464.5 
NetlistSetup         Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=447.0 
NetlistAssemblySetup Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=446.9 
CleanDirectory       Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=446.9 
GPD_NameMap          Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=447.7 
xTract_part1         Elp=00:00:01 Cpu=00:00:00 Usr=0.6    Sys=0.2    Mem=1063.5
xTractPP             Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=321.2 
ReportViolations     Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=446.9 
ReportOpens          Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=446.9 
GPD_PostProcess      Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=447.3 
GPD_Converter1       Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=316.8 
GPD_Converter2       Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=315.4 
GPD_Converter_merge  Elp=00:00:00 Cpu=00:00:00 Usr=0.0    Sys=0.0    Mem=315.4 
  
Done          Elp=00:00:06 Cpu=00:00:03 Usr=3.3    Sys=0.2    Mem=1063.5

End Time: Tue Oct 17 03:15:46 2023



RUN-TIME SUMMARY:
----------------------------------------------------------------------------------------------
CPU#   | STAGE SUMMARY                                            |END TIME             |HOST NAME
----------------------------------------------------------------------------------------------
CPU_01 |*Setup                     Elp=00:00:03 Cpu=00:00:01 Mem=464.4  |Oct 17 03:14:46 |license-server-00
CPU_01 |*Layers                    Elp=00:00:02 Cpu=00:00:00 Mem=495.7  |Oct 17 03:14:48 |license-server-00
CPU_01 |*HN                        Elp=00:00:00 Cpu=00:00:00 Mem=499.2  |Oct 17 03:14:50 |license-server-00
CPU_01 |*Cells                     Elp=00:00:01 Cpu=00:00:00 Mem=483.1  |Oct 17 03:14:51 |license-server-00
CPU_01 |*Translate_DP              Elp=00:00:01 Cpu=00:00:00 Mem=464.8  |Oct 17 03:14:54 |license-server-00
CPU_01 |*XinCombine                Elp=00:00:01 Cpu=00:00:00 Mem=446.9  |Oct 17 03:14:57 |license-server-00
CPU_01 |*PartitionPP               Elp=00:00:02 Cpu=00:00:00 Mem=464.5  |Oct 17 03:15:01 |license-server-00
CPU_01 |*MergeIndexPins            Elp=00:00:01 Cpu=00:00:00 Mem=464.5  |Oct 17 03:15:04 |license-server-00
CPU_01 |*MergeIndex                Elp=00:00:00 Cpu=00:00:00 Mem=464.5  |Oct 17 03:15:06 |license-server-00
CPU_01 |*MergeGpdInstPins          Elp=00:00:01 Cpu=00:00:00 Mem=464.5  |Oct 17 03:15:09 |license-server-00
CPU_01 |*GPD_XtractSetup           Elp=00:00:01 Cpu=00:00:00 Mem=464.5  |Oct 17 03:15:12 |license-server-00
CPU_01 |*NetlistSetup              Elp=00:00:01 Cpu=00:00:00 Mem=447    |Oct 17 03:15:15 |license-server-00
CPU_01 |*NetlistAssemblySetup      Elp=00:00:01 Cpu=00:00:00 Mem=446.9  |Oct 17 03:15:18 |license-server-00
CPU_01 |*CleanDirectory            Elp=00:00:00 Cpu=00:00:00 Mem=446.9  |Oct 17 03:15:20 |license-server-00
CPU_01 |*GPD_NameMap               Elp=00:00:01 Cpu=00:00:00 Mem=447.7  |Oct 17 03:15:23 |license-server-00
CPU_01 |*xTract_DP                 Elp=00:00:03 Cpu=00:00:00 Mem=1063.5 |Oct 17 03:15:26 |license-server-00
CPU_01 |*xTractPP                  Elp=00:00:04 Cpu=00:00:00 Mem=321.2  |Oct 17 03:15:30 |license-server-00
CPU_01 |*ReportViolations          Elp=00:00:00 Cpu=00:00:00 Mem=446.9  |Oct 17 03:15:32 |license-server-00
CPU_01 |*ReportOpens               Elp=00:00:00 Cpu=00:00:00 Mem=446.9  |Oct 17 03:15:34 |license-server-00
CPU_01 |*GPD_PostProcess           Elp=00:00:00 Cpu=00:00:00 Mem=447.3  |Oct 17 03:15:36 |license-server-00
CPU_01 |*GPD_Converter_DP          Elp=00:00:02 Cpu=00:00:00 Mem=316.8  |Oct 17 03:15:40 |license-server-00
CPU_01 |*GPD_Converter_merge       Elp=00:00:00 Cpu=00:00:00 Mem=315.4  |Oct 17 03:15:42 |license-server-00
----------------------------------------------------------------------------------------------
Start Time: Tue Oct 17 03:14:43 2023
End Time: Tue Oct 17 03:15:36 2023
----------------------------------------------------------------------------------------------
Overall:         Elp=00:00:53 Cpu= 00:00:03 Peak_Mem(MB)=1063.5
PreXtraction:    Elp=00:00:40 Cpu= 00:00:02 Peak_Mem(MB)=499.2
Xtraction:       Elp=00:00:03 Cpu= 00:00:00 Peak_Mem(MB)=1063.5
PostXtraction:   Elp=00:00:10 Cpu= 00:00:00 Peak_Mem(MB)=447.3
----------------------------------------------------------------------------------------------
Spef Output:     Elp= 00:00:04 Cpu= 00:00:00 Peak_Mem(MB)=316.8
----------------------------------------------------------------------------------------------


NOTE: Simultaneous Multicorner (SMC) is now the default mode for StarRC gate-level extraction.
By running SMC, the overall runtime can be reduced by up to 2x with the same level of accuracy
as single corner extraction. For more information, consult the Simultaneous Multicorner Section
in the StarRC User Guide.

Message Summary:
----------------------------------------------------------------------------------------------
EX-414  (x   1)|Warning      |FOUND OPEN NET(S) IN THE DESIGN. CHECK OPENS.SUM FILE.
SX-1851 (x   1)|Warning      |LAYER "()" HAS NO CONNECTIONS.
SX-2076 (x   1)|Warning      |LAYER '()' HAS NO VIA CONNECTION
SX-2086 (x   4)|Warning      |LEF LAYER '()' IS NOT DEFINED IN MAPPING FILE
SX-2105 (x   1)|Warning      |DEF_MASKSHIFT_CONSISTENCY_CHECK MAY INCUR PERFORMANCE PENALTY IN PREXTRACTION.
SX-2158 (x   2)|Information  |READ UNIT () FROM () FILE (). USING UNITS:() TO TRANSLATE ().
SX-2227 (x   2)|Warning      |DETECTED THE NET '()' CONNECTED TO THE P/G PORT '()' OF INSTANCE '()' (CELL '()') WOULD TAKE THEM AS POWER NET
SX-3552 (x   1)|Warning      |RUNNING STARRC IN SINGLE CORNER MODE WILL RESULT IN DEGRADED RUNTIME FOR DESIGN FLOWS WHERE MULTIPLE CORNERS ARE USED.  FOR OPTIMAL RUNTIME, ADD THE NECESSARY COMMANDS TO CONFIGURE THE SIMULTANEOUS MULTICORNER FLOW (CORNERS_FILE AND SELECTED_CORNERS).
SX-3860 (x   1)|Warning      |INPUT_NAMES_ESCAPE_REMOVAL IS ENABLED, PLEASE MAKE SURE THAT THE NET SELECT COMMANDS REMOVE THE ESCAPE AT THE SAME TIME.

