From ca667a439f86798d1f1bbe1760b35301513a97ed Mon Sep 17 00:00:00 2001
From: Ghennadi Procopciuc <Ghennadi.Procopciuc@nxp.com>
Date: Thu, 26 Nov 2020 15:14:43 +0200
Subject: [PATCH 08/76] Remove S32V344 platforms

Issue: ALB-5849
Signed-off-by: Ghennadi Procopciuc <Ghennadi.Procopciuc@nxp.com>
---
 arch/arm/cpu/armv8/Kconfig                    |   1 -
 arch/arm/cpu/armv8/s32/Kconfig                |   8 -
 arch/arm/cpu/armv8/s32/s32-gen1/soc.c         |   2 -
 arch/arm/include/asm/arch-s32/siul-s32-gen1.h | 172 ------------------
 arch/arm/mach-s32/Kconfig                     |   3 +-
 board/freescale/s32-gen1/Kconfig              |   5 +-
 board/freescale/s32-gen1/MAINTAINERS          |   6 -
 board/freescale/s32-gen1/Makefile             |   3 -
 board/freescale/s32-gen1/common.c             |   4 -
 board/freescale/s32-gen1/s32v344sim.c         | 103 -----------
 configs/s32v344_sim_defconfig                 |  14 --
 include/configs/s32v344.h                     |  18 --
 scripts/config_whitelist.txt                  |   1 -
 13 files changed, 3 insertions(+), 337 deletions(-)
 delete mode 100644 board/freescale/s32-gen1/s32v344sim.c
 delete mode 100644 configs/s32v344_sim_defconfig
 delete mode 100644 include/configs/s32v344.h

diff --git a/arch/arm/cpu/armv8/Kconfig b/arch/arm/cpu/armv8/Kconfig
index d237cc6c04..aa00a05749 100644
--- a/arch/arm/cpu/armv8/Kconfig
+++ b/arch/arm/cpu/armv8/Kconfig
@@ -118,7 +118,6 @@ config PSCI_RESET
 		   !TARGET_S32G274AEVB && \
 		   !TARGET_S32G274ARDB && \
 		   !TARGET_S32R45EVB && \
-		   !TARGET_S32V344EVB && \
 		   !TARGET_TYPE_S32GEN1_EMULATOR && \
 		   !TARGET_TYPE_S32GEN1_SIMULATOR
 	help
diff --git a/arch/arm/cpu/armv8/s32/Kconfig b/arch/arm/cpu/armv8/s32/Kconfig
index 6e9eb5bcb3..2ba31854f9 100644
--- a/arch/arm/cpu/armv8/s32/Kconfig
+++ b/arch/arm/cpu/armv8/s32/Kconfig
@@ -45,14 +45,6 @@ config TARGET_CAMPPS32V2
 	  Enable Camera card V2 target.
 	  Camera card V2 is a developemnt board with 6x S32V.
 
-config TARGET_S32V344EVB
-	bool "Support s32v344evb"
-	select S32_GEN1
-
-config TARGET_S32V344SIM
-	bool "Support s32v344 VDK"
-	select S32_GEN1
-
 config TARGET_S32R45EVB
 	bool "Support s32r45evb"
 	select S32_GEN1
diff --git a/arch/arm/cpu/armv8/s32/s32-gen1/soc.c b/arch/arm/cpu/armv8/s32/s32-gen1/soc.c
index 0d156e4048..05d7e13d5b 100644
--- a/arch/arm/cpu/armv8/s32/s32-gen1/soc.c
+++ b/arch/arm/cpu/armv8/s32/s32-gen1/soc.c
@@ -147,8 +147,6 @@ int print_cpuinfo(void)
 	#endif  /* CONFIG_TARGET_TYPE_S32GEN1_SIMULATOR */
 #elif defined(CONFIG_S32R45)
 	printf("CPU:\tNXP S32R45\n");
-#elif defined(CONFIG_S32V344)
-	printf("CPU:\tNXP S32V344\n");
 #endif
 	printf("Reset cause: %s\n", get_reset_cause());
 
diff --git a/arch/arm/include/asm/arch-s32/siul-s32-gen1.h b/arch/arm/include/asm/arch-s32/siul-s32-gen1.h
index 3a05f07870..511503c849 100644
--- a/arch/arm/include/asm/arch-s32/siul-s32-gen1.h
+++ b/arch/arm/include/asm/arch-s32/siul-s32-gen1.h
@@ -328,108 +328,6 @@
 	 SIUL2_MSCR_S32G_I2C_SCLK)
 #define SIUL2_IMCR_S32G_PAD_CTRL_I2C4_SCLK (SIUL2_MSCR_MUX_MODE_ALT3)
 
-/* S32V344 */
-#define SIUL2_MSCR_S32V_PB_00	16
-#define SIUL2_MSCR_S32V_PB_01	17
-#define SIUL2_MSCR_S32V_PA_06	6
-#define SIUL2_MSCR_S32V_PA_07	7
-#define SIUL2_MSCR_S32V_PA_14	14
-#define SIUL2_MSCR_S32V_PA_15	15
-#define SIUL2_MSCR_S32V_PB_06	22
-#define SIUL2_MSCR_S32V_PB_07	23
-#define SIUL2_MSCR_S32V_PD_11	59
-#define SIUL2_MSCR_S32V_PC_13	45
-#define SIUL2_PB_00_IMCR_S32V_I2C0_SDA	(565 - 512)
-#define SIUL2_PB_01_IMCR_S32V_I2C0_SCLK	(566 - 512)
-#define SIUL2_PA_06_IMCR_S32V_I2C1_SDA	(601 - 512)
-#define SIUL2_PA_07_IMCR_S32V_I2C1_SCLK	(600 - 512)
-#define SIUL2_PA_14_IMCR_S32V_I2C2_SDA	(603 - 512)
-#define SIUL2_PA_15_IMCR_S32V_I2C2_SCLK	(602 - 512)
-#define SIUL2_PB_06_IMCR_S32V_I2C3_SDA	(605 - 512)
-#define SIUL2_PB_07_IMCR_S32V_I2C3_SCLK	(604 - 512)
-#define SIUL2_PD_11_IMCR_S32V_I2C4_SDA	(606 - 512)
-#define SIUL2_PC_13_IMCR_S32V_I2C4_SCLK	(607 - 512)
-
-/* I2C0 - Serial Data Input */
-#define SIUL2_MSCR_S32V_PAD_CTRL_I2C0_SDA \
-	(SIUL2_MSCR_MUX_MODE_ALT1 | \
-	 SIUL2_MSCR_S32_G1_OBE_EN | \
-	 SIUL2_MSCR_S32_G1_IBE_EN | \
-	 SIUL2_MSCR_S32_G1_ODE_EN)
-#define SIUL2_IMCR_S32V_PAD_CTRL_I2C0_SDA (SIUL2_MSCR_MUX_MODE_ALT2)
-
-/* I2C0 - Serial Clock Input */
-#define SIUL2_MSCR_S32V_PAD_CTRL_I2C0_SCLK \
-	(SIUL2_MSCR_MUX_MODE_ALT1 | \
-	 SIUL2_MSCR_S32_G1_OBE_EN | \
-	 SIUL2_MSCR_S32_G1_IBE_EN | \
-	 SIUL2_MSCR_S32_G1_ODE_EN)
-#define SIUL2_IMCR_S32V_PAD_CTRL_I2C0_SCLK (SIUL2_MSCR_MUX_MODE_ALT2)
-
-/* I2C1 - Serial Data Input */
-#define SIUL2_MSCR_S32V_PAD_CTRL_I2C1_SDA \
-	(SIUL2_MSCR_MUX_MODE_ALT2 | \
-	 SIUL2_MSCR_S32_G1_OBE_EN | \
-	 SIUL2_MSCR_S32_G1_IBE_EN | \
-	 SIUL2_MSCR_S32_G1_ODE_EN)
-#define SIUL2_IMCR_S32V_PAD_CTRL_I2C1_SDA (SIUL2_MSCR_MUX_MODE_ALT3)
-
-/* I2C1 - Serial Clock Input */
-#define SIUL2_MSCR_S32V_PAD_CTRL_I2C1_SCLK \
-	(SIUL2_MSCR_MUX_MODE_ALT2 | \
-	 SIUL2_MSCR_S32_G1_OBE_EN | \
-	 SIUL2_MSCR_S32_G1_IBE_EN | \
-	 SIUL2_MSCR_S32_G1_ODE_EN)
-#define SIUL2_IMCR_S32V_PAD_CTRL_I2C1_SCLK (SIUL2_MSCR_MUX_MODE_ALT3)
-
-/* I2C2 - Serial Data Input */
-#define SIUL2_MSCR_S32V_PAD_CTRL_I2C2_SDA \
-	(SIUL2_MSCR_MUX_MODE_ALT1 | \
-	 SIUL2_MSCR_S32_G1_OBE_EN | \
-	 SIUL2_MSCR_S32_G1_IBE_EN | \
-	 SIUL2_MSCR_S32_G1_ODE_EN)
-#define SIUL2_IMCR_S32V_PAD_CTRL_I2C2_SDA (SIUL2_MSCR_MUX_MODE_ALT2)
-
-/* I2C2 - Serial Clock Input */
-#define SIUL2_MSCR_S32V_PAD_CTRL_I2C2_SCLK \
-	(SIUL2_MSCR_MUX_MODE_ALT1 | \
-	 SIUL2_MSCR_S32_G1_OBE_EN | \
-	 SIUL2_MSCR_S32_G1_IBE_EN | \
-	 SIUL2_MSCR_S32_G1_ODE_EN)
-#define SIUL2_IMCR_S32V_PAD_CTRL_I2C2_SCLK (SIUL2_MSCR_MUX_MODE_ALT2)
-
-/* I2C3 - Serial Data Input */
-#define SIUL2_MSCR_S32V_PAD_CTRL_I2C3_SDA \
-	(SIUL2_MSCR_MUX_MODE_ALT1 | \
-	 SIUL2_MSCR_S32_G1_OBE_EN | \
-	 SIUL2_MSCR_S32_G1_IBE_EN | \
-	 SIUL2_MSCR_S32_G1_ODE_EN)
-#define SIUL2_IMCR_S32V_PAD_CTRL_I2C3_SDA (SIUL2_MSCR_MUX_MODE_ALT2)
-
-/* I2C3 - Serial Clock Input */
-#define SIUL2_MSCR_S32V_PAD_CTRL_I2C3_SCLK \
-	(SIUL2_MSCR_MUX_MODE_ALT1 | \
-	 SIUL2_MSCR_S32_G1_OBE_EN | \
-	 SIUL2_MSCR_S32_G1_IBE_EN | \
-	 SIUL2_MSCR_S32_G1_ODE_EN)
-#define SIUL2_IMCR_S32V_PAD_CTRL_I2C3_SCLK (SIUL2_MSCR_MUX_MODE_ALT2)
-
-/* I2C4 - Serial Data Input */
-#define SIUL2_MSCR_S32V_PAD_CTRL_I2C4_SDA \
-	(SIUL2_MSCR_MUX_MODE_ALT2 | \
-	 SIUL2_MSCR_S32_G1_OBE_EN | \
-	 SIUL2_MSCR_S32_G1_IBE_EN | \
-	 SIUL2_MSCR_S32_G1_ODE_EN)
-#define SIUL2_IMCR_S32V_PAD_CTRL_I2C4_SDA (SIUL2_MSCR_MUX_MODE_ALT2)
-
-/* I2C4 - Serial Clock Input */
-#define SIUL2_MSCR_S32V_PAD_CTRL_I2C4_SCLK \
-	(SIUL2_MSCR_MUX_MODE_ALT2 | \
-	 SIUL2_MSCR_S32_G1_OBE_EN | \
-	 SIUL2_MSCR_S32_G1_IBE_EN | \
-	 SIUL2_MSCR_S32_G1_ODE_EN)
-#define SIUL2_IMCR_S32V_PAD_CTRL_I2C4_SCLK (SIUL2_MSCR_MUX_MODE_ALT2)
-
 /* S32G-GEN1 ENET settings */
 /* GMAC0 MDC*/
 #define SIUL2_MSCR_S32_G1_PD12		60
@@ -1077,74 +975,4 @@
 	(SIUL2_MSCR_MUX_MODE_ALT0 | \
 	 SIUL2_MSCR_S32_G1_OBE_EN)
 
-/* S32V344 */
-#define SIUL2_MSCR_S32V_PJ_06	134
-#define SIUL2_MSCR_S32V_PJ_07	135
-#define SIUL2_MSCR_S32V_PJ_08	136
-#define SIUL2_MSCR_S32V_PJ_09	137
-#define SIUL2_MSCR_S32V_PJ_10	138
-
-#define SUIL2_MSCR_S32V_PAD_CTL_SPI0_CS0 \
-	(SIUL2_MSCR_S32_G1_PAD_CTL_SPI_CSx | \
-	 SIUL2_MSCR_MUX_MODE_ALT1)
-
-#define SUIL2_MSCR_S32V_PAD_CTL_SPI0_CS1 \
-	(SIUL2_MSCR_S32_G1_PAD_CTL_SPI_CSx | \
-	 SIUL2_MSCR_MUX_MODE_ALT1)
-
-#define SIUL2_MSCR_S32V_PAD_CTL_SPI0_SCK	(SIUL2_MSCR_S32_G1_OBE_EN | \
-						 SIUL2_MSCR_MUX_MODE_ALT1)
-
-#define SIUL2_MSCR_S32V_PAD_CTL_SPI0_SOUT	(SIUL2_MSCR_S32_G1_OBE_EN | \
-						 SIUL2_MSCR_MUX_MODE_ALT1)
-
-#define SIUL2_MSCR_S32V_PAD_CTL_SPI0_SIN	(SIUL2_MSCR_S32_G1_IBE_EN | \
-						 SIUL2_MSCR_S32_G1_PUE_EN | \
-						 SIUL2_MSCR_S32_G1_PUS_EN)
-
-#define SIUL2_IMCR_S32V_PAD_CTL_SPI0_SIN	(SIUL2_MSCR_MUX_MODE_ALT2)
-#define SIUL2_PJ_07_IMCR_S32V_SPI0_SIN    (562 - 512)
-
-#ifdef CONFIG_FSL_DCU_FB
-
-/* DCU Settings */
-
-#define SIUL2_MSCR_S32V_PH0	105
-#define SIUL2_MSCR_S32V_PH1	106
-#define SIUL2_MSCR_S32V_PH2	107
-#define SIUL2_MSCR_S32V_PH3	108
-#define SIUL2_MSCR_S32V_PH4	109
-#define SIUL2_MSCR_S32V_PH5	110
-#define SIUL2_MSCR_S32V_PH6	111
-#define SIUL2_MSCR_S32V_PH7	112
-#define SIUL2_MSCR_S32V_PH8	113
-#define SIUL2_MSCR_S32V_PH9	114
-#define SIUL2_MSCR_S32V_PH10	115
-#define SIUL2_MSCR_S32V_PH11	116
-#define SIUL2_MSCR_S32V_PH12	117
-#define SIUL2_MSCR_S32V_PH13	118
-#define SIUL2_MSCR_S32V_PH14	119
-#define SIUL2_MSCR_S32V_PH15	120
-#define SIUL2_MSCR_S32V_PI0	121
-#define SIUL2_MSCR_S32V_PI1	122
-#define SIUL2_MSCR_S32V_PI2	123
-#define SIUL2_MSCR_S32V_PI3	124
-#define SIUL2_MSCR_S32V_PI4	125
-#define SIUL2_MSCR_S32V_PI5	126
-#define SIUL2_MSCR_S32V_PI6	127
-#define SIUL2_MSCR_S32V_PI7	128
-#define SIUL2_MSCR_S32V_PI8	129
-#define SIUL2_MSCR_S32V_PI9	130
-#define SIUL2_MSCR_S32V_PI10	131
-#define SIUL2_MSCR_S32V_PI11	132
-#define SIUL2_MSCR_S32V_PI12	133
-
-#define SIUL2_MSCR_S32V_DCU_CFG \
-	(SIUL2_MSCR_S32_G1_SRC_208MHz | \
-	 SIUL2_MSCR_S32_G1_OBE_EN | \
-	 SIUL2_MSCR_S32_G1_IBE_EN | \
-	 SIUL2_MSCR_MUX_MODE_ALT1)
-
-#endif /* CONFIG_FSL_DCU_FB */
-
 #endif /*__ARCH_ARM_MACH_S32G1_SIUL_H__ */
diff --git a/arch/arm/mach-s32/Kconfig b/arch/arm/mach-s32/Kconfig
index b154158933..b413496e67 100644
--- a/arch/arm/mach-s32/Kconfig
+++ b/arch/arm/mach-s32/Kconfig
@@ -7,6 +7,5 @@ config MKIMAGE_T
 		TARGET_MPXS32V234 || TARGET_S32V234CCPB || TARGET_CAMPPS32V2
 	default "s32gen1image" if TARGET_S32G274AEVB || TARGET_S32G274ARDB || \
 		TARGET_S32G274ABLUEBOX3 || TARGET_S32R45EVB || \
-		TARGET_S32V344EVB || TARGET_TYPE_S32GEN1_EMULATOR || \
-		TARGET_TYPE_S32GEN1_SIMULATOR
+		TARGET_TYPE_S32GEN1_EMULATOR || TARGET_TYPE_S32GEN1_SIMULATOR
 	depends on ARCH_S32
diff --git a/board/freescale/s32-gen1/Kconfig b/board/freescale/s32-gen1/Kconfig
index 505003a880..04cb61c3da 100644
--- a/board/freescale/s32-gen1/Kconfig
+++ b/board/freescale/s32-gen1/Kconfig
@@ -8,7 +8,7 @@ config TARGET_TYPE_S32GEN1_EMULATOR
 
 endif
 
-if TARGET_S32V344SIM || TARGET_S32G274ASIM || TARGET_S32R45SIM
+if TARGET_S32G274ASIM || TARGET_S32R45SIM
 
 config TARGET_TYPE_S32GEN1_SIMULATOR
 	bool
@@ -34,7 +34,7 @@ config SYS_MEM_SIZE
 	help
 	  U-boot SRAM size (8 MB for Gen1, 4 MB for older architectures)
 
-if TARGET_S32V344EVB || TARGET_S32G274AEVB || TARGET_S32G274ARDB || \
+if TARGET_S32G274AEVB || TARGET_S32G274ARDB || \
 	TARGET_S32G274ABLUEBOX3 || TARGET_S32R45EVB || \
 	TARGET_TYPE_S32GEN1_EMULATOR || \
 	TARGET_TYPE_S32GEN1_SIMULATOR
@@ -45,7 +45,6 @@ config SYS_BOARD
 
 config SYS_CONFIG_NAME
 	string
-	default "s32v344" if TARGET_S32V344EVB || TARGET_S32V344SIM
 	default "s32g274a" if TARGET_S32G274AEVB || TARGET_S32G274ARDB || \
 			   TARGET_S32G274ASIM || TARGET_S32G274AEMU || \
 			   TARGET_S32G274ABLUEBOX3
diff --git a/board/freescale/s32-gen1/MAINTAINERS b/board/freescale/s32-gen1/MAINTAINERS
index 0e9ba6278f..3d99bd2ab9 100644
--- a/board/freescale/s32-gen1/MAINTAINERS
+++ b/board/freescale/s32-gen1/MAINTAINERS
@@ -5,12 +5,6 @@ F:	board/freescale/s32-gen1/
 F:	arch/arm/cpu/armv8/s32
 F:	arch/arm/include/asm/arch-s32
 
-S32V344 BOARD
-M:	-
-S:	Maintained
-F:	configs/s32v344_defconfig
-F:	include/configs/s32v344.h
-
 S32G274A-EVB BOARD
 M:	-
 S:	Maintained
diff --git a/board/freescale/s32-gen1/Makefile b/board/freescale/s32-gen1/Makefile
index 5d58ae17fc..ed55b233b1 100644
--- a/board/freescale/s32-gen1/Makefile
+++ b/board/freescale/s32-gen1/Makefile
@@ -29,9 +29,6 @@ obj-$(CONFIG_TARGET_S32R45EVB) += s32r45evb.o
 obj-$(CONFIG_TARGET_S32R45SIM) += s32r45sim.o
 obj-$(CONFIG_TARGET_S32R45EMU) += s32r45emu.o
 
-obj-$(CONFIG_TARGET_S32V344EVB) += s32v344sim.o
-obj-$(CONFIG_TARGET_S32V344SIM) += s32v344sim.o
-
 ifdef CONFIG_TARGET_TYPE_S32GEN1_EMULATOR
 obj-$(CONFIG_SYS_FSL_DDRSS) += ddrss_regconf_emu.o ddrss_firmware_emu.o
 else
diff --git a/board/freescale/s32-gen1/common.c b/board/freescale/s32-gen1/common.c
index 391a9874ed..aa7bf97ea7 100644
--- a/board/freescale/s32-gen1/common.c
+++ b/board/freescale/s32-gen1/common.c
@@ -169,10 +169,6 @@ int checkboard(void)
 	puts("Board:\tVDK for NXP S32R45 VP\n");
 #elif defined(CONFIG_TARGET_S32R45EMU)
 	puts("Board:\tZeBu model for NXP S32R45\n");
-#elif defined(CONFIG_TARGET_S32V344EVB)
-	puts("Board:\tNXP S32V344-EVB\n");
-#elif defined(CONFIG_TARGET_S32V344SIM)
-	puts("Board:\tVDK for NXP S32V344 VP\n");
 #else
 	puts("Board:\tNXP S32-gen1-xxxxxxx\n");
 #endif
diff --git a/board/freescale/s32-gen1/s32v344sim.c b/board/freescale/s32-gen1/s32v344sim.c
deleted file mode 100644
index 8f6b289a63..0000000000
--- a/board/freescale/s32-gen1/s32v344sim.c
+++ /dev/null
@@ -1,103 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0-or-later
-/*
- * Copyright 2018-2019 NXP
- */
-
-#include <common.h>
-#include <asm/arch/soc.h>
-
-#include "board_common.h"
-
-void setup_iomux_uart(void) {}
-
-void setup_iomux_sdhc(void) {}
-
-void setup_iomux_i2c(void)
-{
-	/* I2C0 - Serial Data Input */
-	writel(SIUL2_MSCR_S32V_PAD_CTRL_I2C0_SDA,
-	       SIUL2_MSCRn(SIUL2_MSCR_S32V_PB_00));
-	writel(SIUL2_IMCR_S32V_PAD_CTRL_I2C0_SDA,
-	       SIUL2_IMCRn(SIUL2_PB_00_IMCR_S32V_I2C0_SDA));
-
-	/* I2C0 - Serial Clock Input */
-	writel(SIUL2_MSCR_S32V_PAD_CTRL_I2C0_SCLK,
-	       SIUL2_MSCRn(SIUL2_MSCR_S32V_PB_01));
-	writel(SIUL2_IMCR_S32V_PAD_CTRL_I2C0_SCLK,
-	       SIUL2_IMCRn(SIUL2_PB_01_IMCR_S32V_I2C0_SCLK));
-
-	/* I2C1 - Serial Data Input */
-	writel(SIUL2_MSCR_S32V_PAD_CTRL_I2C1_SDA,
-	       SIUL2_MSCRn(SIUL2_MSCR_S32V_PA_06));
-	writel(SIUL2_IMCR_S32V_PAD_CTRL_I2C1_SDA,
-	       SIUL2_IMCRn(SIUL2_PA_06_IMCR_S32V_I2C1_SDA));
-
-	/* I2C1 - Serial Clock Input */
-	writel(SIUL2_MSCR_S32V_PAD_CTRL_I2C1_SCLK,
-	       SIUL2_MSCRn(SIUL2_MSCR_S32V_PA_07));
-	writel(SIUL2_IMCR_S32V_PAD_CTRL_I2C1_SCLK,
-	       SIUL2_IMCRn(SIUL2_PA_07_IMCR_S32V_I2C1_SCLK));
-
-	/* I2C2 - Serial Data Input */
-	writel(SIUL2_MSCR_S32V_PAD_CTRL_I2C2_SDA,
-	       SIUL2_MSCRn(SIUL2_MSCR_S32V_PA_14));
-	writel(SIUL2_IMCR_S32V_PAD_CTRL_I2C2_SDA,
-	       SIUL2_IMCRn(SIUL2_PA_14_IMCR_S32V_I2C2_SDA));
-
-	/* I2C2 - Serial Clock Input */
-	writel(SIUL2_MSCR_S32V_PAD_CTRL_I2C2_SCLK,
-	       SIUL2_MSCRn(SIUL2_MSCR_S32V_PA_15));
-	writel(SIUL2_IMCR_S32V_PAD_CTRL_I2C2_SCLK,
-	       SIUL2_IMCRn(SIUL2_PA_15_IMCR_S32V_I2C2_SCLK));
-
-	/* I2C3 - Serial Data Input */
-	writel(SIUL2_MSCR_S32V_PAD_CTRL_I2C3_SDA,
-	       SIUL2_MSCRn(SIUL2_MSCR_S32V_PB_06));
-	writel(SIUL2_IMCR_S32V_PAD_CTRL_I2C3_SDA,
-	       SIUL2_IMCRn(SIUL2_PB_06_IMCR_S32V_I2C3_SDA));
-
-	/* I2C3 - Serial Clock Input */
-	writel(SIUL2_MSCR_S32V_PAD_CTRL_I2C3_SCLK,
-	       SIUL2_MSCRn(SIUL2_MSCR_S32V_PB_07));
-	writel(SIUL2_IMCR_S32V_PAD_CTRL_I2C3_SCLK,
-	       SIUL2_IMCRn(SIUL2_PB_07_IMCR_S32V_I2C3_SCLK));
-
-	/* I2C4 - Serial Data Input */
-	writel(SIUL2_MSCR_S32V_PAD_CTRL_I2C4_SDA,
-	       SIUL2_MSCRn(SIUL2_MSCR_S32V_PD_11));
-	writel(SIUL2_IMCR_S32V_PAD_CTRL_I2C4_SDA,
-	       SIUL2_IMCRn(SIUL2_PD_11_IMCR_S32V_I2C4_SDA));
-
-	/* I2C4 - Serial Clock Input */
-	writel(SIUL2_MSCR_S32V_PAD_CTRL_I2C4_SCLK,
-	       SIUL2_MSCRn(SIUL2_MSCR_S32V_PC_13));
-	writel(SIUL2_IMCR_S32V_PAD_CTRL_I2C4_SCLK,
-	       SIUL2_IMCRn(SIUL2_PC_13_IMCR_S32V_I2C4_SCLK));
-}
-
-#ifdef CONFIG_FSL_DSPI
-static void setup_iomux_dspi(void)
-{
-	/* Configure Chip Select Pins */
-	/* RGMII_C_SPI_CS SJA1105  */
-	writel(SUIL2_MSCR_S32V_PAD_CTL_SPI0_CS0,
-	       SIUL2_MSCRn(SIUL2_MSCR_S32V_PJ_09));
-	/* PMIC PF8530 CS */
-	writel(SUIL2_MSCR_S32V_PAD_CTL_SPI0_CS1,
-	       SIUL2_MSCRn(SIUL2_MSCR_S32V_PJ_10));
-
-	/* MSCR */
-	writel(SIUL2_MSCR_S32V_PAD_CTL_SPI0_SOUT,
-	       SIUL2_MSCRn(SIUL2_MSCR_S32V_PJ_08));
-
-	writel(SIUL2_MSCR_S32V_PAD_CTL_SPI0_SIN,
-	       SIUL2_MSCRn(SIUL2_MSCR_S32V_PJ_07));
-
-	writel(SIUL2_MSCR_S32V_PAD_CTL_SPI0_SCK,
-	       SIUL2_MSCRn(SIUL2_MSCR_S32V_PJ_06));
-
-	/* IMCR */
-	writel(SIUL2_IMCR_S32V_PAD_CTL_SPI0_SIN,
-	       SIUL2_IMCRn(SIUL2_PJ_07_IMCR_S32V_SPI0_SIN));
-}
-#endif
diff --git a/configs/s32v344_sim_defconfig b/configs/s32v344_sim_defconfig
deleted file mode 100644
index 638612b166..0000000000
--- a/configs/s32v344_sim_defconfig
+++ /dev/null
@@ -1,14 +0,0 @@
-CONFIG_ARM=y
-CONFIG_ARCH_S32=y
-CONFIG_SYS_TEXT_BASE=0x380a0000
-CONFIG_ENV_SIZE=0x2000
-CONFIG_NR_DRAM_BANKS=3
-CONFIG_TARGET_S32V344SIM=y
-CONFIG_S32_LPDDR4=y
-CONFIG_DISTRO_DEFAULTS=y
-CONFIG_FIT=y
-CONFIG_USE_BOOTARGS=y
-CONFIG_ARCH_EARLY_INIT_R=y
-CONFIG_BOARD_EARLY_INIT_F=y
-CONFIG_CMD_MEMTEST=y
-CONFIG_FSL_LINFLEXUART=y
diff --git a/include/configs/s32v344.h b/include/configs/s32v344.h
deleted file mode 100644
index f1e832f7d0..0000000000
--- a/include/configs/s32v344.h
+++ /dev/null
@@ -1,18 +0,0 @@
-/*
- * Copyright 2017-2019 NXP
- *
- * SPDX-License-Identifier:	GPL-2.0+
- */
-
-/*
- * Configuration settings for all the Freescale S32V344 boards.
- */
-
-#ifndef __S32V344_H
-#define __S32V344_H
-
-#define CONFIG_S32V344
-
-#include <configs/s32-gen1.h>
-
-#endif
diff --git a/scripts/config_whitelist.txt b/scripts/config_whitelist.txt
index a2e00a2923..87689734ad 100644
--- a/scripts/config_whitelist.txt
+++ b/scripts/config_whitelist.txt
@@ -1508,7 +1508,6 @@ CONFIG_S32R45
 CONFIG_S32V234
 CONFIG_S32V234_FLASH
 CONFIG_S32V234_USES_FLASH
-CONFIG_S32V344
 CONFIG_S5P
 CONFIG_S5PC100
 CONFIG_S5PC110
-- 
2.17.1

