{"vcs1":{"timestamp_begin":1681678136.542694342, "rt":0.75, "ut":0.20, "st":0.15}}
{"vcselab":{"timestamp_begin":1681678137.323899917, "rt":0.85, "ut":0.21, "st":0.13}}
{"link":{"timestamp_begin":1681678138.203397868, "rt":0.73, "ut":0.06, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681678136.246656346}
{"VCS_COMP_START_TIME": 1681678136.246656346}
{"VCS_COMP_END_TIME": 1681678139.538339869}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222604}}
