//============================================================
// SensorName: TY7868; GC02M1; T8820
// ColourMode: Color; Gray
//============================================================
Versins 1.00_20210511

[Sensor]
SensorName = T8820
SlaveID    = 0x37

//============================================================
// Dothinkey Parameter
//============================================================
Width  = 1616
Height = 1212
MCLK   = 24000 // KHz
AVDD   = 2650  // mV
DOVDD  = 2800  // mV
DVDD   = 1500  // mV

[ParaList]
//============================================================
// FORMAT: 1A1D=0x05; 1A2D=0x06; 2A1D=0x07; 2A2D=0x08; 0A2D=0x0A; 0A1D=0x0C
//============================================================

//====================
// FPGA
//====================
FORMAT 07
// program FPGA_GPIOx as output pin
W 70 C040 FF
// program FPGA_GPIOx default low for ID_SEL
W 70 C041 00
// USB_PCLK_INVERSE, timing measurement enable
W 70 C010 83
// Test pattern: rampping: 0x80, vertical color bar: 0x81, off: 0x00
W 70 C011 00
// MCLK, 24MHz: 0x83, 12MHz: 0x87, 6MHz: 0x8F, 19.2MHz: 0x84
W 70 C01C 83
// VSYNC_INTR, [12] 0: rising, 1:falling, [11:0] interrupt delay line
W 70 C01A 00
W 70 C01B 00
// Reset Chip
W 70 C02D 8E
S 5
W 70 C02D AE

//====================
// STMIPID02
//====================
FORMAT 07
// camera setting
W 14 0002 15 // Clk Unit: 5 = (10^3 / 0.25) / 800
W 14 0004 02
W 14 0005 03 // Enable data lane1.1
W 14 0006 01

// mode control
W 14 0014 40
W 14 0015 40
W 14 0036 20
W 14 0017 2B
W 14 0018 2B
W 14 0019 00

// pixel_width and decompression on/off
W 14 001E 0A
W 14 001F 0A

//====================
// T8820
//====================
FORMAT 05

//==============================
// 0. setting Analog
//==============================
W 37 FD 00
W 37 A5 04
W 37 A3 80
W 37 B3 44
//==============================
// 1. setting clocks
//==============================
W 37 FD 00 //change page to 0x0 reg. space
W 37 06 81 //tcon0_clk
W 37 07 83 //tcon1_clk
W 37 08 80 //isp_clk
//==============================
//  2. setting MIPI_Tx
//==============================
W 37 FD 03 //change page to 0x3 reg. space
W 37 0F 09 //mipi tx, data lane
W 37 14 06 //mipi tx, data lane
W 37 15 10 //mipi tx, data lane
W 37 24 2F //mipi tx enable
// set line number 0x630 = 1584, and with embedded line, line number is 1585, packet length 0x2A0 = 672
W 37 12 BC //mipi tx  line: 1212=0x4BC, 1200=0x4B0, 120=0x7B
W 37 13 04 //mipi tx
W 37 10 E4 //mipi tx  width: 2020=0x7E4, 2000=0x7D0, 200=0xCB
W 37 11 07
W 37 29 2B //mipi tx  RAW8: 0x2A, RAW10: 0x2B
W 37 25 10 //mipi tx  line blanking
W 37 26 00
W 37 27 10 //mipi tx  frame blanking
W 37 28 00
// part b. packet control
W 37 03 50 //mipi tx, clock 
W 37 20 00 //mipi tx, data lane0
W 37 02 21 // bit[0]: data lane0 enable
//==============================
// 3. setting ISP
//==============================
W 37 FD 01 //change page to 0x1 reg. space
W 37 90 00 // disable out_win auto-shift
W 37 91 00 //isp out image y start
W 37 92 00
W 37 93 00 //isp out image x start
W 37 94 00
W 37 95 04 //isp out image height
W 37 96 BC
W 37 97 06 //isp out image width
W 37 98 50
W 37 99 01 //isp out image start position update
W 37 8C 0C //isp function enable
//==============================
// 4. setting TCON
//==============================
W 37 FD 00 //change page to 0x0 reg. space
//W 37 30 A0 //read-out timing: blanking
//W 37 31 01
W 37 30 00 //read-out timing: blanking 30fps
W 37 31 00 // 30fps
W 37 25 04 //active window  vertical size
W 37 24 BC
W 37 1D 0C //dark window vertical size
W 37 11 10 // MONO + master + FSYNC tracking OFF
W 37 14 00 //binning, subsample control
W 37 A3 80 
W 37 B3 44

// timing fix
W 37 34 3F
W 37 35 00
W 37 36 E3
W 37 37 00
W 37 5A 2D
W 37 5B 00
W 37 62 2F
W 37 63 00
W 37 78 35
W 37 79 00
W 37 7A 37
W 37 7B 00
W 37 7E DA
W 37 7F 00

W 37 6A 3B
W 37 6B 00

W 37 6E DE
W 37 6F 00
 
//
//W 37 2A F0 // ? back blanking
//W 37 2B 03 // ? back blanking
W 37 2C F0 // intg_L
W 37 2D 04 // intg_H

W 37 2E 01 // gain

W 37 FD 00 //change page 
//W 37 8D 01 // rst_only
W 37 A0 F3 //dvdd=1.3V 
W 37 A1 F8 //vncp=-0.8V 
//W 37 A1 7F //vncp=0V
W 37 A5 04 //freq default=04 


W 37 FD 01 //change page 
W 37 8C 14 // BLC=off
W 37 92 00 // reg_out_win_L(to show dark row)
W 37 99 01 // reg_out_win update(self clear)


W 37 FD 02 //change page 
W 37 40 04 //rst ramp offset
W 37 41 04 //rst ramp offset
W 37 42 06 //rst ramp offset
W 37 43 0A //rst ramp offset
W 37 44 0B //rst ramp offset
W 37 45 0A //rst ramp offset
W 37 46 0A //rst ramp offset
W 37 47 0A //rst ramp offset

W 37 50 04 //sig ramp offset
W 37 51 04 //sig ramp offset
W 37 52 06 //sig ramp offset
W 37 53 0A //sig ramp offset
W 37 54 0B //sig ramp offset
W 37 55 0A //sig ramp offset
W 37 56 0A //sig ramp offset
W 37 57 0A //sig ramp offset







//W 37 49 00 // ramp offset
//W 37 59 00 //sig ramp offset

W 37 30 07 //<4:0>comp_bias
W 37 31 07 //<4:0>comp_bias
W 37 32 03 //<4:0>comp_bias
W 37 33 03 //<4:0>comp_bias
W 37 34 03 //<4:0>comp_bias
W 37 35 03 //<4:0>comp_bias
W 37 36 03 //<4:0>comp_bias
W 37 37 03 //<4:0>comp_bias



W 37 39 33 //<7:4>comp3_bias <2:0>comp2_bias



W 37 FD 00 //change page 
W 37 12 10 // CMU update(gain table)


W 37 FD 00 //change page 
//W 37 10 01 //trigger ssr_tcon