
cookie.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d5e0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  0800d7c0  0800d7c0  0000e7c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d878  0800d878  0000f060  2**0
                  CONTENTS
  4 .ARM          00000008  0800d878  0800d878  0000e878  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d880  0800d880  0000f060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d880  0800d880  0000e880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d884  0800d884  0000e884  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  0800d888  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003c58  20000060  0800d8e8  0000f060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003cb8  0800d8e8  0000fcb8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002ecd0  00000000  00000000  0000f090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005084  00000000  00000000  0003dd60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002628  00000000  00000000  00042de8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001dbc  00000000  00000000  00045410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000529f  00000000  00000000  000471cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002af5f  00000000  00000000  0004c46b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001491ab  00000000  00000000  000773ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001c0575  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000aa0c  00000000  00000000  001c05b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000080  00000000  00000000  001cafc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000060 	.word	0x20000060
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800d7a8 	.word	0x0800d7a8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000064 	.word	0x20000064
 800021c:	0800d7a8 	.word	0x0800d7a8

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295
 8000230:	f04f 30ff 	movne.w	r0, #4294967295
 8000234:	f000 b96a 	b.w	800050c <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	460c      	mov	r4, r1
 8000258:	2b00      	cmp	r3, #0
 800025a:	d14e      	bne.n	80002fa <__udivmoddi4+0xaa>
 800025c:	4694      	mov	ip, r2
 800025e:	458c      	cmp	ip, r1
 8000260:	4686      	mov	lr, r0
 8000262:	fab2 f282 	clz	r2, r2
 8000266:	d962      	bls.n	800032e <__udivmoddi4+0xde>
 8000268:	b14a      	cbz	r2, 800027e <__udivmoddi4+0x2e>
 800026a:	f1c2 0320 	rsb	r3, r2, #32
 800026e:	4091      	lsls	r1, r2
 8000270:	fa20 f303 	lsr.w	r3, r0, r3
 8000274:	fa0c fc02 	lsl.w	ip, ip, r2
 8000278:	4319      	orrs	r1, r3
 800027a:	fa00 fe02 	lsl.w	lr, r0, r2
 800027e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000282:	fa1f f68c 	uxth.w	r6, ip
 8000286:	fbb1 f4f7 	udiv	r4, r1, r7
 800028a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800028e:	fb07 1114 	mls	r1, r7, r4, r1
 8000292:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000296:	fb04 f106 	mul.w	r1, r4, r6
 800029a:	4299      	cmp	r1, r3
 800029c:	d90a      	bls.n	80002b4 <__udivmoddi4+0x64>
 800029e:	eb1c 0303 	adds.w	r3, ip, r3
 80002a2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002a6:	f080 8112 	bcs.w	80004ce <__udivmoddi4+0x27e>
 80002aa:	4299      	cmp	r1, r3
 80002ac:	f240 810f 	bls.w	80004ce <__udivmoddi4+0x27e>
 80002b0:	3c02      	subs	r4, #2
 80002b2:	4463      	add	r3, ip
 80002b4:	1a59      	subs	r1, r3, r1
 80002b6:	fa1f f38e 	uxth.w	r3, lr
 80002ba:	fbb1 f0f7 	udiv	r0, r1, r7
 80002be:	fb07 1110 	mls	r1, r7, r0, r1
 80002c2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002c6:	fb00 f606 	mul.w	r6, r0, r6
 80002ca:	429e      	cmp	r6, r3
 80002cc:	d90a      	bls.n	80002e4 <__udivmoddi4+0x94>
 80002ce:	eb1c 0303 	adds.w	r3, ip, r3
 80002d2:	f100 31ff 	add.w	r1, r0, #4294967295
 80002d6:	f080 80fc 	bcs.w	80004d2 <__udivmoddi4+0x282>
 80002da:	429e      	cmp	r6, r3
 80002dc:	f240 80f9 	bls.w	80004d2 <__udivmoddi4+0x282>
 80002e0:	4463      	add	r3, ip
 80002e2:	3802      	subs	r0, #2
 80002e4:	1b9b      	subs	r3, r3, r6
 80002e6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002ea:	2100      	movs	r1, #0
 80002ec:	b11d      	cbz	r5, 80002f6 <__udivmoddi4+0xa6>
 80002ee:	40d3      	lsrs	r3, r2
 80002f0:	2200      	movs	r2, #0
 80002f2:	e9c5 3200 	strd	r3, r2, [r5]
 80002f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d905      	bls.n	800030a <__udivmoddi4+0xba>
 80002fe:	b10d      	cbz	r5, 8000304 <__udivmoddi4+0xb4>
 8000300:	e9c5 0100 	strd	r0, r1, [r5]
 8000304:	2100      	movs	r1, #0
 8000306:	4608      	mov	r0, r1
 8000308:	e7f5      	b.n	80002f6 <__udivmoddi4+0xa6>
 800030a:	fab3 f183 	clz	r1, r3
 800030e:	2900      	cmp	r1, #0
 8000310:	d146      	bne.n	80003a0 <__udivmoddi4+0x150>
 8000312:	42a3      	cmp	r3, r4
 8000314:	d302      	bcc.n	800031c <__udivmoddi4+0xcc>
 8000316:	4290      	cmp	r0, r2
 8000318:	f0c0 80f0 	bcc.w	80004fc <__udivmoddi4+0x2ac>
 800031c:	1a86      	subs	r6, r0, r2
 800031e:	eb64 0303 	sbc.w	r3, r4, r3
 8000322:	2001      	movs	r0, #1
 8000324:	2d00      	cmp	r5, #0
 8000326:	d0e6      	beq.n	80002f6 <__udivmoddi4+0xa6>
 8000328:	e9c5 6300 	strd	r6, r3, [r5]
 800032c:	e7e3      	b.n	80002f6 <__udivmoddi4+0xa6>
 800032e:	2a00      	cmp	r2, #0
 8000330:	f040 8090 	bne.w	8000454 <__udivmoddi4+0x204>
 8000334:	eba1 040c 	sub.w	r4, r1, ip
 8000338:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800033c:	fa1f f78c 	uxth.w	r7, ip
 8000340:	2101      	movs	r1, #1
 8000342:	fbb4 f6f8 	udiv	r6, r4, r8
 8000346:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800034a:	fb08 4416 	mls	r4, r8, r6, r4
 800034e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000352:	fb07 f006 	mul.w	r0, r7, r6
 8000356:	4298      	cmp	r0, r3
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0x11c>
 800035a:	eb1c 0303 	adds.w	r3, ip, r3
 800035e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x11a>
 8000364:	4298      	cmp	r0, r3
 8000366:	f200 80cd 	bhi.w	8000504 <__udivmoddi4+0x2b4>
 800036a:	4626      	mov	r6, r4
 800036c:	1a1c      	subs	r4, r3, r0
 800036e:	fa1f f38e 	uxth.w	r3, lr
 8000372:	fbb4 f0f8 	udiv	r0, r4, r8
 8000376:	fb08 4410 	mls	r4, r8, r0, r4
 800037a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800037e:	fb00 f707 	mul.w	r7, r0, r7
 8000382:	429f      	cmp	r7, r3
 8000384:	d908      	bls.n	8000398 <__udivmoddi4+0x148>
 8000386:	eb1c 0303 	adds.w	r3, ip, r3
 800038a:	f100 34ff 	add.w	r4, r0, #4294967295
 800038e:	d202      	bcs.n	8000396 <__udivmoddi4+0x146>
 8000390:	429f      	cmp	r7, r3
 8000392:	f200 80b0 	bhi.w	80004f6 <__udivmoddi4+0x2a6>
 8000396:	4620      	mov	r0, r4
 8000398:	1bdb      	subs	r3, r3, r7
 800039a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800039e:	e7a5      	b.n	80002ec <__udivmoddi4+0x9c>
 80003a0:	f1c1 0620 	rsb	r6, r1, #32
 80003a4:	408b      	lsls	r3, r1
 80003a6:	fa22 f706 	lsr.w	r7, r2, r6
 80003aa:	431f      	orrs	r7, r3
 80003ac:	fa20 fc06 	lsr.w	ip, r0, r6
 80003b0:	fa04 f301 	lsl.w	r3, r4, r1
 80003b4:	ea43 030c 	orr.w	r3, r3, ip
 80003b8:	40f4      	lsrs	r4, r6
 80003ba:	fa00 f801 	lsl.w	r8, r0, r1
 80003be:	0c38      	lsrs	r0, r7, #16
 80003c0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003c4:	fbb4 fef0 	udiv	lr, r4, r0
 80003c8:	fa1f fc87 	uxth.w	ip, r7
 80003cc:	fb00 441e 	mls	r4, r0, lr, r4
 80003d0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003d4:	fb0e f90c 	mul.w	r9, lr, ip
 80003d8:	45a1      	cmp	r9, r4
 80003da:	fa02 f201 	lsl.w	r2, r2, r1
 80003de:	d90a      	bls.n	80003f6 <__udivmoddi4+0x1a6>
 80003e0:	193c      	adds	r4, r7, r4
 80003e2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003e6:	f080 8084 	bcs.w	80004f2 <__udivmoddi4+0x2a2>
 80003ea:	45a1      	cmp	r9, r4
 80003ec:	f240 8081 	bls.w	80004f2 <__udivmoddi4+0x2a2>
 80003f0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003f4:	443c      	add	r4, r7
 80003f6:	eba4 0409 	sub.w	r4, r4, r9
 80003fa:	fa1f f983 	uxth.w	r9, r3
 80003fe:	fbb4 f3f0 	udiv	r3, r4, r0
 8000402:	fb00 4413 	mls	r4, r0, r3, r4
 8000406:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800040a:	fb03 fc0c 	mul.w	ip, r3, ip
 800040e:	45a4      	cmp	ip, r4
 8000410:	d907      	bls.n	8000422 <__udivmoddi4+0x1d2>
 8000412:	193c      	adds	r4, r7, r4
 8000414:	f103 30ff 	add.w	r0, r3, #4294967295
 8000418:	d267      	bcs.n	80004ea <__udivmoddi4+0x29a>
 800041a:	45a4      	cmp	ip, r4
 800041c:	d965      	bls.n	80004ea <__udivmoddi4+0x29a>
 800041e:	3b02      	subs	r3, #2
 8000420:	443c      	add	r4, r7
 8000422:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000426:	fba0 9302 	umull	r9, r3, r0, r2
 800042a:	eba4 040c 	sub.w	r4, r4, ip
 800042e:	429c      	cmp	r4, r3
 8000430:	46ce      	mov	lr, r9
 8000432:	469c      	mov	ip, r3
 8000434:	d351      	bcc.n	80004da <__udivmoddi4+0x28a>
 8000436:	d04e      	beq.n	80004d6 <__udivmoddi4+0x286>
 8000438:	b155      	cbz	r5, 8000450 <__udivmoddi4+0x200>
 800043a:	ebb8 030e 	subs.w	r3, r8, lr
 800043e:	eb64 040c 	sbc.w	r4, r4, ip
 8000442:	fa04 f606 	lsl.w	r6, r4, r6
 8000446:	40cb      	lsrs	r3, r1
 8000448:	431e      	orrs	r6, r3
 800044a:	40cc      	lsrs	r4, r1
 800044c:	e9c5 6400 	strd	r6, r4, [r5]
 8000450:	2100      	movs	r1, #0
 8000452:	e750      	b.n	80002f6 <__udivmoddi4+0xa6>
 8000454:	f1c2 0320 	rsb	r3, r2, #32
 8000458:	fa20 f103 	lsr.w	r1, r0, r3
 800045c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000460:	fa24 f303 	lsr.w	r3, r4, r3
 8000464:	4094      	lsls	r4, r2
 8000466:	430c      	orrs	r4, r1
 8000468:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800046c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000470:	fa1f f78c 	uxth.w	r7, ip
 8000474:	fbb3 f0f8 	udiv	r0, r3, r8
 8000478:	fb08 3110 	mls	r1, r8, r0, r3
 800047c:	0c23      	lsrs	r3, r4, #16
 800047e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000482:	fb00 f107 	mul.w	r1, r0, r7
 8000486:	4299      	cmp	r1, r3
 8000488:	d908      	bls.n	800049c <__udivmoddi4+0x24c>
 800048a:	eb1c 0303 	adds.w	r3, ip, r3
 800048e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000492:	d22c      	bcs.n	80004ee <__udivmoddi4+0x29e>
 8000494:	4299      	cmp	r1, r3
 8000496:	d92a      	bls.n	80004ee <__udivmoddi4+0x29e>
 8000498:	3802      	subs	r0, #2
 800049a:	4463      	add	r3, ip
 800049c:	1a5b      	subs	r3, r3, r1
 800049e:	b2a4      	uxth	r4, r4
 80004a0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004a4:	fb08 3311 	mls	r3, r8, r1, r3
 80004a8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004ac:	fb01 f307 	mul.w	r3, r1, r7
 80004b0:	42a3      	cmp	r3, r4
 80004b2:	d908      	bls.n	80004c6 <__udivmoddi4+0x276>
 80004b4:	eb1c 0404 	adds.w	r4, ip, r4
 80004b8:	f101 36ff 	add.w	r6, r1, #4294967295
 80004bc:	d213      	bcs.n	80004e6 <__udivmoddi4+0x296>
 80004be:	42a3      	cmp	r3, r4
 80004c0:	d911      	bls.n	80004e6 <__udivmoddi4+0x296>
 80004c2:	3902      	subs	r1, #2
 80004c4:	4464      	add	r4, ip
 80004c6:	1ae4      	subs	r4, r4, r3
 80004c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004cc:	e739      	b.n	8000342 <__udivmoddi4+0xf2>
 80004ce:	4604      	mov	r4, r0
 80004d0:	e6f0      	b.n	80002b4 <__udivmoddi4+0x64>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e706      	b.n	80002e4 <__udivmoddi4+0x94>
 80004d6:	45c8      	cmp	r8, r9
 80004d8:	d2ae      	bcs.n	8000438 <__udivmoddi4+0x1e8>
 80004da:	ebb9 0e02 	subs.w	lr, r9, r2
 80004de:	eb63 0c07 	sbc.w	ip, r3, r7
 80004e2:	3801      	subs	r0, #1
 80004e4:	e7a8      	b.n	8000438 <__udivmoddi4+0x1e8>
 80004e6:	4631      	mov	r1, r6
 80004e8:	e7ed      	b.n	80004c6 <__udivmoddi4+0x276>
 80004ea:	4603      	mov	r3, r0
 80004ec:	e799      	b.n	8000422 <__udivmoddi4+0x1d2>
 80004ee:	4630      	mov	r0, r6
 80004f0:	e7d4      	b.n	800049c <__udivmoddi4+0x24c>
 80004f2:	46d6      	mov	lr, sl
 80004f4:	e77f      	b.n	80003f6 <__udivmoddi4+0x1a6>
 80004f6:	4463      	add	r3, ip
 80004f8:	3802      	subs	r0, #2
 80004fa:	e74d      	b.n	8000398 <__udivmoddi4+0x148>
 80004fc:	4606      	mov	r6, r0
 80004fe:	4623      	mov	r3, r4
 8000500:	4608      	mov	r0, r1
 8000502:	e70f      	b.n	8000324 <__udivmoddi4+0xd4>
 8000504:	3e02      	subs	r6, #2
 8000506:	4463      	add	r3, ip
 8000508:	e730      	b.n	800036c <__udivmoddi4+0x11c>
 800050a:	bf00      	nop

0800050c <__aeabi_idiv0>:
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop

08000510 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000514:	f001 fbb5 	bl	8001c82 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000518:	f000 f83a 	bl	8000590 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800051c:	f000 fc7a 	bl	8000e14 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000520:	f000 f884 	bl	800062c <MX_ADC1_Init>
  MX_COMP2_Init();
 8000524:	f000 f8fa 	bl	800071c <MX_COMP2_Init>
  MX_COMP3_Init();
 8000528:	f000 f91e 	bl	8000768 <MX_COMP3_Init>
  MX_COMP4_Init();
 800052c:	f000 f942 	bl	80007b4 <MX_COMP4_Init>
  MX_COMP6_Init();
 8000530:	f000 f966 	bl	8000800 <MX_COMP6_Init>
  MX_DAC1_Init();
 8000534:	f000 f98a 	bl	800084c <MX_DAC1_Init>
  MX_DAC2_Init();
 8000538:	f000 f9c2 	bl	80008c0 <MX_DAC2_Init>
  MX_DAC3_Init();
 800053c:	f000 f9fa 	bl	8000934 <MX_DAC3_Init>
  MX_HRTIM1_Init();
 8000540:	f000 fa3c 	bl	80009bc <MX_HRTIM1_Init>
  MX_USART3_UART_Init();
 8000544:	f000 fbf2 	bl	8000d2c <MX_USART3_UART_Init>
  MX_USB_PCD_Init();
 8000548:	f000 fc3c 	bl	8000dc4 <MX_USB_PCD_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800054c:	f00a fa98 	bl	800aa80 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000550:	4a09      	ldr	r2, [pc, #36]	@ (8000578 <main+0x68>)
 8000552:	2100      	movs	r1, #0
 8000554:	4809      	ldr	r0, [pc, #36]	@ (800057c <main+0x6c>)
 8000556:	f00a fadd 	bl	800ab14 <osThreadNew>
 800055a:	4603      	mov	r3, r0
 800055c:	4a08      	ldr	r2, [pc, #32]	@ (8000580 <main+0x70>)
 800055e:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 8000560:	4a08      	ldr	r2, [pc, #32]	@ (8000584 <main+0x74>)
 8000562:	2100      	movs	r1, #0
 8000564:	4808      	ldr	r0, [pc, #32]	@ (8000588 <main+0x78>)
 8000566:	f00a fad5 	bl	800ab14 <osThreadNew>
 800056a:	4603      	mov	r3, r0
 800056c:	4a07      	ldr	r2, [pc, #28]	@ (800058c <main+0x7c>)
 800056e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000570:	f00a faaa 	bl	800aac8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000574:	bf00      	nop
 8000576:	e7fd      	b.n	8000574 <main+0x64>
 8000578:	0800d7f0 	.word	0x0800d7f0
 800057c:	0800101d 	.word	0x0800101d
 8000580:	20000628 	.word	0x20000628
 8000584:	0800d814 	.word	0x0800d814
 8000588:	08001335 	.word	0x08001335
 800058c:	2000062c 	.word	0x2000062c

08000590 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b094      	sub	sp, #80	@ 0x50
 8000594:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000596:	f107 0318 	add.w	r3, r7, #24
 800059a:	2238      	movs	r2, #56	@ 0x38
 800059c:	2100      	movs	r1, #0
 800059e:	4618      	mov	r0, r3
 80005a0:	f00d f81a 	bl	800d5d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005a4:	1d3b      	adds	r3, r7, #4
 80005a6:	2200      	movs	r2, #0
 80005a8:	601a      	str	r2, [r3, #0]
 80005aa:	605a      	str	r2, [r3, #4]
 80005ac:	609a      	str	r2, [r3, #8]
 80005ae:	60da      	str	r2, [r3, #12]
 80005b0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80005b2:	2000      	movs	r0, #0
 80005b4:	f006 fdac 	bl	8007110 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 80005b8:	2322      	movs	r3, #34	@ 0x22
 80005ba:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005bc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80005c0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005c2:	2340      	movs	r3, #64	@ 0x40
 80005c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80005c6:	2301      	movs	r3, #1
 80005c8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005ca:	2302      	movs	r3, #2
 80005cc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005ce:	2302      	movs	r3, #2
 80005d0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80005d2:	2304      	movs	r3, #4
 80005d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80005d6:	2355      	movs	r3, #85	@ 0x55
 80005d8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 80005da:	2308      	movs	r3, #8
 80005dc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV8;
 80005de:	2308      	movs	r3, #8
 80005e0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80005e2:	2302      	movs	r3, #2
 80005e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005e6:	f107 0318 	add.w	r3, r7, #24
 80005ea:	4618      	mov	r0, r3
 80005ec:	f006 fe44 	bl	8007278 <HAL_RCC_OscConfig>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d001      	beq.n	80005fa <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80005f6:	f000 ff4d 	bl	8001494 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005fa:	230f      	movs	r3, #15
 80005fc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005fe:	2303      	movs	r3, #3
 8000600:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000602:	2300      	movs	r3, #0
 8000604:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000606:	2300      	movs	r3, #0
 8000608:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800060a:	2300      	movs	r3, #0
 800060c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800060e:	1d3b      	adds	r3, r7, #4
 8000610:	2104      	movs	r1, #4
 8000612:	4618      	mov	r0, r3
 8000614:	f007 f942 	bl	800789c <HAL_RCC_ClockConfig>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d001      	beq.n	8000622 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800061e:	f000 ff39 	bl	8001494 <Error_Handler>
  }
}
 8000622:	bf00      	nop
 8000624:	3750      	adds	r7, #80	@ 0x50
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
	...

0800062c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b08c      	sub	sp, #48	@ 0x30
 8000630:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000632:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000636:	2200      	movs	r2, #0
 8000638:	601a      	str	r2, [r3, #0]
 800063a:	605a      	str	r2, [r3, #4]
 800063c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800063e:	1d3b      	adds	r3, r7, #4
 8000640:	2220      	movs	r2, #32
 8000642:	2100      	movs	r1, #0
 8000644:	4618      	mov	r0, r3
 8000646:	f00c ffc7 	bl	800d5d8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800064a:	4b32      	ldr	r3, [pc, #200]	@ (8000714 <MX_ADC1_Init+0xe8>)
 800064c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000650:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000652:	4b30      	ldr	r3, [pc, #192]	@ (8000714 <MX_ADC1_Init+0xe8>)
 8000654:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000658:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800065a:	4b2e      	ldr	r3, [pc, #184]	@ (8000714 <MX_ADC1_Init+0xe8>)
 800065c:	2200      	movs	r2, #0
 800065e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000660:	4b2c      	ldr	r3, [pc, #176]	@ (8000714 <MX_ADC1_Init+0xe8>)
 8000662:	2200      	movs	r2, #0
 8000664:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000666:	4b2b      	ldr	r3, [pc, #172]	@ (8000714 <MX_ADC1_Init+0xe8>)
 8000668:	2200      	movs	r2, #0
 800066a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800066c:	4b29      	ldr	r3, [pc, #164]	@ (8000714 <MX_ADC1_Init+0xe8>)
 800066e:	2200      	movs	r2, #0
 8000670:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000672:	4b28      	ldr	r3, [pc, #160]	@ (8000714 <MX_ADC1_Init+0xe8>)
 8000674:	2204      	movs	r2, #4
 8000676:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000678:	4b26      	ldr	r3, [pc, #152]	@ (8000714 <MX_ADC1_Init+0xe8>)
 800067a:	2200      	movs	r2, #0
 800067c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800067e:	4b25      	ldr	r3, [pc, #148]	@ (8000714 <MX_ADC1_Init+0xe8>)
 8000680:	2200      	movs	r2, #0
 8000682:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000684:	4b23      	ldr	r3, [pc, #140]	@ (8000714 <MX_ADC1_Init+0xe8>)
 8000686:	2201      	movs	r2, #1
 8000688:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800068a:	4b22      	ldr	r3, [pc, #136]	@ (8000714 <MX_ADC1_Init+0xe8>)
 800068c:	2200      	movs	r2, #0
 800068e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000692:	4b20      	ldr	r3, [pc, #128]	@ (8000714 <MX_ADC1_Init+0xe8>)
 8000694:	2200      	movs	r2, #0
 8000696:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000698:	4b1e      	ldr	r3, [pc, #120]	@ (8000714 <MX_ADC1_Init+0xe8>)
 800069a:	2200      	movs	r2, #0
 800069c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800069e:	4b1d      	ldr	r3, [pc, #116]	@ (8000714 <MX_ADC1_Init+0xe8>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80006a6:	4b1b      	ldr	r3, [pc, #108]	@ (8000714 <MX_ADC1_Init+0xe8>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80006ac:	4b19      	ldr	r3, [pc, #100]	@ (8000714 <MX_ADC1_Init+0xe8>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80006b4:	4817      	ldr	r0, [pc, #92]	@ (8000714 <MX_ADC1_Init+0xe8>)
 80006b6:	f001 fd55 	bl	8002164 <HAL_ADC_Init>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d001      	beq.n	80006c4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80006c0:	f000 fee8 	bl	8001494 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80006c4:	2300      	movs	r3, #0
 80006c6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80006c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006cc:	4619      	mov	r1, r3
 80006ce:	4811      	ldr	r0, [pc, #68]	@ (8000714 <MX_ADC1_Init+0xe8>)
 80006d0:	f002 fe1a 	bl	8003308 <HAL_ADCEx_MultiModeConfigChannel>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80006da:	f000 fedb 	bl	8001494 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80006de:	4b0e      	ldr	r3, [pc, #56]	@ (8000718 <MX_ADC1_Init+0xec>)
 80006e0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006e2:	2306      	movs	r3, #6
 80006e4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80006e6:	2300      	movs	r3, #0
 80006e8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80006ea:	237f      	movs	r3, #127	@ 0x7f
 80006ec:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006ee:	2304      	movs	r3, #4
 80006f0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80006f2:	2300      	movs	r3, #0
 80006f4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006f6:	1d3b      	adds	r3, r7, #4
 80006f8:	4619      	mov	r1, r3
 80006fa:	4806      	ldr	r0, [pc, #24]	@ (8000714 <MX_ADC1_Init+0xe8>)
 80006fc:	f002 f96c 	bl	80029d8 <HAL_ADC_ConfigChannel>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d001      	beq.n	800070a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000706:	f000 fec5 	bl	8001494 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800070a:	bf00      	nop
 800070c:	3730      	adds	r7, #48	@ 0x30
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	20000084 	.word	0x20000084
 8000718:	21800100 	.word	0x21800100

0800071c <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 8000720:	4b0f      	ldr	r3, [pc, #60]	@ (8000760 <MX_COMP2_Init+0x44>)
 8000722:	4a10      	ldr	r2, [pc, #64]	@ (8000764 <MX_COMP2_Init+0x48>)
 8000724:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000726:	4b0e      	ldr	r3, [pc, #56]	@ (8000760 <MX_COMP2_Init+0x44>)
 8000728:	2200      	movs	r2, #0
 800072a:	605a      	str	r2, [r3, #4]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 800072c:	4b0c      	ldr	r3, [pc, #48]	@ (8000760 <MX_COMP2_Init+0x44>)
 800072e:	2240      	movs	r2, #64	@ 0x40
 8000730:	609a      	str	r2, [r3, #8]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000732:	4b0b      	ldr	r3, [pc, #44]	@ (8000760 <MX_COMP2_Init+0x44>)
 8000734:	2200      	movs	r2, #0
 8000736:	611a      	str	r2, [r3, #16]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000738:	4b09      	ldr	r3, [pc, #36]	@ (8000760 <MX_COMP2_Init+0x44>)
 800073a:	2200      	movs	r2, #0
 800073c:	60da      	str	r2, [r3, #12]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 800073e:	4b08      	ldr	r3, [pc, #32]	@ (8000760 <MX_COMP2_Init+0x44>)
 8000740:	2200      	movs	r2, #0
 8000742:	615a      	str	r2, [r3, #20]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000744:	4b06      	ldr	r3, [pc, #24]	@ (8000760 <MX_COMP2_Init+0x44>)
 8000746:	2200      	movs	r2, #0
 8000748:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 800074a:	4805      	ldr	r0, [pc, #20]	@ (8000760 <MX_COMP2_Init+0x44>)
 800074c:	f003 f834 	bl	80037b8 <HAL_COMP_Init>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <MX_COMP2_Init+0x3e>
  {
    Error_Handler();
 8000756:	f000 fe9d 	bl	8001494 <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 800075a:	bf00      	nop
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	200000f0 	.word	0x200000f0
 8000764:	40010204 	.word	0x40010204

08000768 <MX_COMP3_Init>:
  * @brief COMP3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP3_Init(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	af00      	add	r7, sp, #0
  /* USER CODE END COMP3_Init 0 */

  /* USER CODE BEGIN COMP3_Init 1 */

  /* USER CODE END COMP3_Init 1 */
  hcomp3.Instance = COMP3;
 800076c:	4b0f      	ldr	r3, [pc, #60]	@ (80007ac <MX_COMP3_Init+0x44>)
 800076e:	4a10      	ldr	r2, [pc, #64]	@ (80007b0 <MX_COMP3_Init+0x48>)
 8000770:	601a      	str	r2, [r3, #0]
  hcomp3.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000772:	4b0e      	ldr	r3, [pc, #56]	@ (80007ac <MX_COMP3_Init+0x44>)
 8000774:	2200      	movs	r2, #0
 8000776:	605a      	str	r2, [r3, #4]
  hcomp3.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH1;
 8000778:	4b0c      	ldr	r3, [pc, #48]	@ (80007ac <MX_COMP3_Init+0x44>)
 800077a:	2240      	movs	r2, #64	@ 0x40
 800077c:	609a      	str	r2, [r3, #8]
  hcomp3.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800077e:	4b0b      	ldr	r3, [pc, #44]	@ (80007ac <MX_COMP3_Init+0x44>)
 8000780:	2200      	movs	r2, #0
 8000782:	611a      	str	r2, [r3, #16]
  hcomp3.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000784:	4b09      	ldr	r3, [pc, #36]	@ (80007ac <MX_COMP3_Init+0x44>)
 8000786:	2200      	movs	r2, #0
 8000788:	60da      	str	r2, [r3, #12]
  hcomp3.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 800078a:	4b08      	ldr	r3, [pc, #32]	@ (80007ac <MX_COMP3_Init+0x44>)
 800078c:	2200      	movs	r2, #0
 800078e:	615a      	str	r2, [r3, #20]
  hcomp3.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000790:	4b06      	ldr	r3, [pc, #24]	@ (80007ac <MX_COMP3_Init+0x44>)
 8000792:	2200      	movs	r2, #0
 8000794:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp3) != HAL_OK)
 8000796:	4805      	ldr	r0, [pc, #20]	@ (80007ac <MX_COMP3_Init+0x44>)
 8000798:	f003 f80e 	bl	80037b8 <HAL_COMP_Init>
 800079c:	4603      	mov	r3, r0
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d001      	beq.n	80007a6 <MX_COMP3_Init+0x3e>
  {
    Error_Handler();
 80007a2:	f000 fe77 	bl	8001494 <Error_Handler>
  }
  /* USER CODE BEGIN COMP3_Init 2 */

  /* USER CODE END COMP3_Init 2 */

}
 80007a6:	bf00      	nop
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	20000114 	.word	0x20000114
 80007b0:	40010208 	.word	0x40010208

080007b4 <MX_COMP4_Init>:
  * @brief COMP4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP4_Init(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
  /* USER CODE END COMP4_Init 0 */

  /* USER CODE BEGIN COMP4_Init 1 */

  /* USER CODE END COMP4_Init 1 */
  hcomp4.Instance = COMP4;
 80007b8:	4b0f      	ldr	r3, [pc, #60]	@ (80007f8 <MX_COMP4_Init+0x44>)
 80007ba:	4a10      	ldr	r2, [pc, #64]	@ (80007fc <MX_COMP4_Init+0x48>)
 80007bc:	601a      	str	r2, [r3, #0]
  hcomp4.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 80007be:	4b0e      	ldr	r3, [pc, #56]	@ (80007f8 <MX_COMP4_Init+0x44>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	605a      	str	r2, [r3, #4]
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH1;
 80007c4:	4b0c      	ldr	r3, [pc, #48]	@ (80007f8 <MX_COMP4_Init+0x44>)
 80007c6:	2250      	movs	r2, #80	@ 0x50
 80007c8:	609a      	str	r2, [r3, #8]
  hcomp4.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80007ca:	4b0b      	ldr	r3, [pc, #44]	@ (80007f8 <MX_COMP4_Init+0x44>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	611a      	str	r2, [r3, #16]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80007d0:	4b09      	ldr	r3, [pc, #36]	@ (80007f8 <MX_COMP4_Init+0x44>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	60da      	str	r2, [r3, #12]
  hcomp4.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80007d6:	4b08      	ldr	r3, [pc, #32]	@ (80007f8 <MX_COMP4_Init+0x44>)
 80007d8:	2200      	movs	r2, #0
 80007da:	615a      	str	r2, [r3, #20]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80007dc:	4b06      	ldr	r3, [pc, #24]	@ (80007f8 <MX_COMP4_Init+0x44>)
 80007de:	2200      	movs	r2, #0
 80007e0:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 80007e2:	4805      	ldr	r0, [pc, #20]	@ (80007f8 <MX_COMP4_Init+0x44>)
 80007e4:	f002 ffe8 	bl	80037b8 <HAL_COMP_Init>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <MX_COMP4_Init+0x3e>
  {
    Error_Handler();
 80007ee:	f000 fe51 	bl	8001494 <Error_Handler>
  }
  /* USER CODE BEGIN COMP4_Init 2 */

  /* USER CODE END COMP4_Init 2 */

}
 80007f2:	bf00      	nop
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	20000138 	.word	0x20000138
 80007fc:	4001020c 	.word	0x4001020c

08000800 <MX_COMP6_Init>:
  * @brief COMP6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP6_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
  /* USER CODE END COMP6_Init 0 */

  /* USER CODE BEGIN COMP6_Init 1 */

  /* USER CODE END COMP6_Init 1 */
  hcomp6.Instance = COMP6;
 8000804:	4b0f      	ldr	r3, [pc, #60]	@ (8000844 <MX_COMP6_Init+0x44>)
 8000806:	4a10      	ldr	r2, [pc, #64]	@ (8000848 <MX_COMP6_Init+0x48>)
 8000808:	601a      	str	r2, [r3, #0]
  hcomp6.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 800080a:	4b0e      	ldr	r3, [pc, #56]	@ (8000844 <MX_COMP6_Init+0x44>)
 800080c:	2200      	movs	r2, #0
 800080e:	605a      	str	r2, [r3, #4]
  hcomp6.Init.InputMinus = COMP_INPUT_MINUS_DAC2_CH1;
 8000810:	4b0c      	ldr	r3, [pc, #48]	@ (8000844 <MX_COMP6_Init+0x44>)
 8000812:	2250      	movs	r2, #80	@ 0x50
 8000814:	609a      	str	r2, [r3, #8]
  hcomp6.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000816:	4b0b      	ldr	r3, [pc, #44]	@ (8000844 <MX_COMP6_Init+0x44>)
 8000818:	2200      	movs	r2, #0
 800081a:	611a      	str	r2, [r3, #16]
  hcomp6.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 800081c:	4b09      	ldr	r3, [pc, #36]	@ (8000844 <MX_COMP6_Init+0x44>)
 800081e:	2200      	movs	r2, #0
 8000820:	60da      	str	r2, [r3, #12]
  hcomp6.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000822:	4b08      	ldr	r3, [pc, #32]	@ (8000844 <MX_COMP6_Init+0x44>)
 8000824:	2200      	movs	r2, #0
 8000826:	615a      	str	r2, [r3, #20]
  hcomp6.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000828:	4b06      	ldr	r3, [pc, #24]	@ (8000844 <MX_COMP6_Init+0x44>)
 800082a:	2200      	movs	r2, #0
 800082c:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp6) != HAL_OK)
 800082e:	4805      	ldr	r0, [pc, #20]	@ (8000844 <MX_COMP6_Init+0x44>)
 8000830:	f002 ffc2 	bl	80037b8 <HAL_COMP_Init>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <MX_COMP6_Init+0x3e>
  {
    Error_Handler();
 800083a:	f000 fe2b 	bl	8001494 <Error_Handler>
  }
  /* USER CODE BEGIN COMP6_Init 2 */

  /* USER CODE END COMP6_Init 2 */

}
 800083e:	bf00      	nop
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	2000015c 	.word	0x2000015c
 8000848:	40010214 	.word	0x40010214

0800084c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b08c      	sub	sp, #48	@ 0x30
 8000850:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000852:	463b      	mov	r3, r7
 8000854:	2230      	movs	r2, #48	@ 0x30
 8000856:	2100      	movs	r1, #0
 8000858:	4618      	mov	r0, r3
 800085a:	f00c febd 	bl	800d5d8 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800085e:	4b16      	ldr	r3, [pc, #88]	@ (80008b8 <MX_DAC1_Init+0x6c>)
 8000860:	4a16      	ldr	r2, [pc, #88]	@ (80008bc <MX_DAC1_Init+0x70>)
 8000862:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000864:	4814      	ldr	r0, [pc, #80]	@ (80008b8 <MX_DAC1_Init+0x6c>)
 8000866:	f003 fa21 	bl	8003cac <HAL_DAC_Init>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000870:	f000 fe10 	bl	8001494 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000874:	2302      	movs	r3, #2
 8000876:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000878:	2300      	movs	r3, #0
 800087a:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800087c:	2300      	movs	r3, #0
 800087e:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000880:	2300      	movs	r3, #0
 8000882:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000884:	2300      	movs	r3, #0
 8000886:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000888:	2300      	movs	r3, #0
 800088a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 800088c:	2302      	movs	r3, #2
 800088e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8000890:	2302      	movs	r3, #2
 8000892:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000894:	2300      	movs	r3, #0
 8000896:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000898:	463b      	mov	r3, r7
 800089a:	2200      	movs	r2, #0
 800089c:	4619      	mov	r1, r3
 800089e:	4806      	ldr	r0, [pc, #24]	@ (80008b8 <MX_DAC1_Init+0x6c>)
 80008a0:	f003 fa26 	bl	8003cf0 <HAL_DAC_ConfigChannel>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d001      	beq.n	80008ae <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 80008aa:	f000 fdf3 	bl	8001494 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80008ae:	bf00      	nop
 80008b0:	3730      	adds	r7, #48	@ 0x30
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	20000180 	.word	0x20000180
 80008bc:	50000800 	.word	0x50000800

080008c0 <MX_DAC2_Init>:
  * @brief DAC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC2_Init(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b08c      	sub	sp, #48	@ 0x30
 80008c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC2_Init 0 */

  /* USER CODE END DAC2_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80008c6:	463b      	mov	r3, r7
 80008c8:	2230      	movs	r2, #48	@ 0x30
 80008ca:	2100      	movs	r1, #0
 80008cc:	4618      	mov	r0, r3
 80008ce:	f00c fe83 	bl	800d5d8 <memset>

  /* USER CODE END DAC2_Init 1 */

  /** DAC Initialization
  */
  hdac2.Instance = DAC2;
 80008d2:	4b16      	ldr	r3, [pc, #88]	@ (800092c <MX_DAC2_Init+0x6c>)
 80008d4:	4a16      	ldr	r2, [pc, #88]	@ (8000930 <MX_DAC2_Init+0x70>)
 80008d6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 80008d8:	4814      	ldr	r0, [pc, #80]	@ (800092c <MX_DAC2_Init+0x6c>)
 80008da:	f003 f9e7 	bl	8003cac <HAL_DAC_Init>
 80008de:	4603      	mov	r3, r0
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d001      	beq.n	80008e8 <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 80008e4:	f000 fdd6 	bl	8001494 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80008e8:	2302      	movs	r3, #2
 80008ea:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80008ec:	2300      	movs	r3, #0
 80008ee:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80008f0:	2300      	movs	r3, #0
 80008f2:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80008f4:	2300      	movs	r3, #0
 80008f6:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80008f8:	2300      	movs	r3, #0
 80008fa:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80008fc:	2300      	movs	r3, #0
 80008fe:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8000900:	2302      	movs	r3, #2
 8000902:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8000904:	2302      	movs	r3, #2
 8000906:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000908:	2300      	movs	r3, #0
 800090a:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800090c:	463b      	mov	r3, r7
 800090e:	2200      	movs	r2, #0
 8000910:	4619      	mov	r1, r3
 8000912:	4806      	ldr	r0, [pc, #24]	@ (800092c <MX_DAC2_Init+0x6c>)
 8000914:	f003 f9ec 	bl	8003cf0 <HAL_DAC_ConfigChannel>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <MX_DAC2_Init+0x62>
  {
    Error_Handler();
 800091e:	f000 fdb9 	bl	8001494 <Error_Handler>
  }
  /* USER CODE BEGIN DAC2_Init 2 */

  /* USER CODE END DAC2_Init 2 */

}
 8000922:	bf00      	nop
 8000924:	3730      	adds	r7, #48	@ 0x30
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	20000194 	.word	0x20000194
 8000930:	50000c00 	.word	0x50000c00

08000934 <MX_DAC3_Init>:
  * @brief DAC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC3_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b08c      	sub	sp, #48	@ 0x30
 8000938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC3_Init 0 */

  /* USER CODE END DAC3_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800093a:	463b      	mov	r3, r7
 800093c:	2230      	movs	r2, #48	@ 0x30
 800093e:	2100      	movs	r1, #0
 8000940:	4618      	mov	r0, r3
 8000942:	f00c fe49 	bl	800d5d8 <memset>

  /* USER CODE END DAC3_Init 1 */

  /** DAC Initialization
  */
  hdac3.Instance = DAC3;
 8000946:	4b1b      	ldr	r3, [pc, #108]	@ (80009b4 <MX_DAC3_Init+0x80>)
 8000948:	4a1b      	ldr	r2, [pc, #108]	@ (80009b8 <MX_DAC3_Init+0x84>)
 800094a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 800094c:	4819      	ldr	r0, [pc, #100]	@ (80009b4 <MX_DAC3_Init+0x80>)
 800094e:	f003 f9ad 	bl	8003cac <HAL_DAC_Init>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <MX_DAC3_Init+0x28>
  {
    Error_Handler();
 8000958:	f000 fd9c 	bl	8001494 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800095c:	2302      	movs	r3, #2
 800095e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000960:	2300      	movs	r3, #0
 8000962:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8000964:	2300      	movs	r3, #0
 8000966:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000968:	2300      	movs	r3, #0
 800096a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800096c:	2300      	movs	r3, #0
 800096e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000970:	2300      	movs	r3, #0
 8000972:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8000974:	2302      	movs	r3, #2
 8000976:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8000978:	2302      	movs	r3, #2
 800097a:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800097c:	2300      	movs	r3, #0
 800097e:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000980:	463b      	mov	r3, r7
 8000982:	2200      	movs	r2, #0
 8000984:	4619      	mov	r1, r3
 8000986:	480b      	ldr	r0, [pc, #44]	@ (80009b4 <MX_DAC3_Init+0x80>)
 8000988:	f003 f9b2 	bl	8003cf0 <HAL_DAC_ConfigChannel>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	d001      	beq.n	8000996 <MX_DAC3_Init+0x62>
  {
    Error_Handler();
 8000992:	f000 fd7f 	bl	8001494 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000996:	463b      	mov	r3, r7
 8000998:	2210      	movs	r2, #16
 800099a:	4619      	mov	r1, r3
 800099c:	4805      	ldr	r0, [pc, #20]	@ (80009b4 <MX_DAC3_Init+0x80>)
 800099e:	f003 f9a7 	bl	8003cf0 <HAL_DAC_ConfigChannel>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <MX_DAC3_Init+0x78>
  {
    Error_Handler();
 80009a8:	f000 fd74 	bl	8001494 <Error_Handler>
  }
  /* USER CODE BEGIN DAC3_Init 2 */

  /* USER CODE END DAC3_Init 2 */

}
 80009ac:	bf00      	nop
 80009ae:	3730      	adds	r7, #48	@ 0x30
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	200001a8 	.word	0x200001a8
 80009b8:	50001000 	.word	0x50001000

080009bc <MX_HRTIM1_Init>:
  * @brief HRTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_HRTIM1_Init(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b0ac      	sub	sp, #176	@ 0xb0
 80009c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN HRTIM1_Init 0 */

  /* USER CODE END HRTIM1_Init 0 */

  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 80009c2:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 80009c6:	2200      	movs	r2, #0
 80009c8:	601a      	str	r2, [r3, #0]
 80009ca:	605a      	str	r2, [r3, #4]
 80009cc:	609a      	str	r2, [r3, #8]
 80009ce:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCtlTypeDef pTimerCtl = {0};
 80009d0:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80009d4:	2200      	movs	r2, #0
 80009d6:	601a      	str	r2, [r3, #0]
 80009d8:	605a      	str	r2, [r3, #4]
 80009da:	609a      	str	r2, [r3, #8]
 80009dc:	60da      	str	r2, [r3, #12]
 80009de:	611a      	str	r2, [r3, #16]
 80009e0:	615a      	str	r2, [r3, #20]
 80009e2:	619a      	str	r2, [r3, #24]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 80009e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009e8:	2260      	movs	r2, #96	@ 0x60
 80009ea:	2100      	movs	r1, #0
 80009ec:	4618      	mov	r0, r3
 80009ee:	f00c fdf3 	bl	800d5d8 <memset>
  HRTIM_OutputCfgTypeDef pOutputCfg = {0};
 80009f2:	1d3b      	adds	r3, r7, #4
 80009f4:	2220      	movs	r2, #32
 80009f6:	2100      	movs	r1, #0
 80009f8:	4618      	mov	r0, r3
 80009fa:	f00c fded 	bl	800d5d8 <memset>

  /* USER CODE BEGIN HRTIM1_Init 1 */

  /* USER CODE END HRTIM1_Init 1 */
  hhrtim1.Instance = HRTIM1;
 80009fe:	4bc3      	ldr	r3, [pc, #780]	@ (8000d0c <MX_HRTIM1_Init+0x350>)
 8000a00:	4ac3      	ldr	r2, [pc, #780]	@ (8000d10 <MX_HRTIM1_Init+0x354>)
 8000a02:	601a      	str	r2, [r3, #0]
  hhrtim1.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 8000a04:	4bc1      	ldr	r3, [pc, #772]	@ (8000d0c <MX_HRTIM1_Init+0x350>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	605a      	str	r2, [r3, #4]
  hhrtim1.Init.SyncOptions = HRTIM_SYNCOPTION_NONE;
 8000a0a:	4bc0      	ldr	r3, [pc, #768]	@ (8000d0c <MX_HRTIM1_Init+0x350>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	609a      	str	r2, [r3, #8]
  if (HAL_HRTIM_Init(&hhrtim1) != HAL_OK)
 8000a10:	48be      	ldr	r0, [pc, #760]	@ (8000d0c <MX_HRTIM1_Init+0x350>)
 8000a12:	f003 fdd7 	bl	80045c4 <HAL_HRTIM_Init>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d001      	beq.n	8000a20 <MX_HRTIM1_Init+0x64>
  {
    Error_Handler();
 8000a1c:	f000 fd3a 	bl	8001494 <Error_Handler>
  }
  if (HAL_HRTIM_DLLCalibrationStart(&hhrtim1, HRTIM_CALIBRATIONRATE_3) != HAL_OK)
 8000a20:	210c      	movs	r1, #12
 8000a22:	48ba      	ldr	r0, [pc, #744]	@ (8000d0c <MX_HRTIM1_Init+0x350>)
 8000a24:	f003 fe9e 	bl	8004764 <HAL_HRTIM_DLLCalibrationStart>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d001      	beq.n	8000a32 <MX_HRTIM1_Init+0x76>
  {
    Error_Handler();
 8000a2e:	f000 fd31 	bl	8001494 <Error_Handler>
  }
  if (HAL_HRTIM_PollForDLLCalibration(&hhrtim1, 10) != HAL_OK)
 8000a32:	210a      	movs	r1, #10
 8000a34:	48b5      	ldr	r0, [pc, #724]	@ (8000d0c <MX_HRTIM1_Init+0x350>)
 8000a36:	f003 feed 	bl	8004814 <HAL_HRTIM_PollForDLLCalibration>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d001      	beq.n	8000a44 <MX_HRTIM1_Init+0x88>
  {
    Error_Handler();
 8000a40:	f000 fd28 	bl	8001494 <Error_Handler>
  }
  pTimeBaseCfg.Period = 0xFFDF;
 8000a44:	f64f 73df 	movw	r3, #65503	@ 0xffdf
 8000a48:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  pTimeBaseCfg.RepetitionCounter = 0x00;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_MUL32;
 8000a52:	2300      	movs	r3, #0
 8000a54:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 8000a58:	2308      	movs	r3, #8
 8000a5a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimeBaseCfg) != HAL_OK)
 8000a5e:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000a62:	461a      	mov	r2, r3
 8000a64:	2100      	movs	r1, #0
 8000a66:	48a9      	ldr	r0, [pc, #676]	@ (8000d0c <MX_HRTIM1_Init+0x350>)
 8000a68:	f003 ff08 	bl	800487c <HAL_HRTIM_TimeBaseConfig>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d001      	beq.n	8000a76 <MX_HRTIM1_Init+0xba>
  {
    Error_Handler();
 8000a72:	f000 fd0f 	bl	8001494 <Error_Handler>
  }
  pTimerCtl.UpDownMode = HRTIM_TIMERUPDOWNMODE_UP;
 8000a76:	2300      	movs	r3, #0
 8000a78:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  pTimerCtl.DualChannelDacEnable = HRTIM_TIMER_DCDE_DISABLED;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCtl) != HAL_OK)
 8000a82:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000a86:	461a      	mov	r2, r3
 8000a88:	2100      	movs	r1, #0
 8000a8a:	48a0      	ldr	r0, [pc, #640]	@ (8000d0c <MX_HRTIM1_Init+0x350>)
 8000a8c:	f003 ffab 	bl	80049e6 <HAL_HRTIM_WaveformTimerControl>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d001      	beq.n	8000a9a <MX_HRTIM1_Init+0xde>
  {
    Error_Handler();
 8000a96:	f000 fcfd 	bl	8001494 <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_NONE;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	627b      	str	r3, [r7, #36]	@ 0x24
  pTimerCfg.DMARequests = HRTIM_TIM_DMA_NONE;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	62bb      	str	r3, [r7, #40]	@ 0x28
  pTimerCfg.DMASrcAddress = 0x0000;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pTimerCfg.DMADstAddress = 0x0000;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	633b      	str	r3, [r7, #48]	@ 0x30
  pTimerCfg.DMASize = 0x1;
 8000aaa:	2301      	movs	r3, #1
 8000aac:	637b      	str	r3, [r7, #52]	@ 0x34
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_DISABLED;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	63bb      	str	r3, [r7, #56]	@ 0x38
  pTimerCfg.InterleavedMode = HRTIM_INTERLEAVED_MODE_DISABLED;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	643b      	str	r3, [r7, #64]	@ 0x40
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 8000aba:	2300      	movs	r3, #0
 8000abc:	647b      	str	r3, [r7, #68]	@ 0x44
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	64bb      	str	r3, [r7, #72]	@ 0x48
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_DISABLED;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	653b      	str	r3, [r7, #80]	@ 0x50
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 8000aca:	2300      	movs	r3, #0
 8000acc:	657b      	str	r3, [r7, #84]	@ 0x54
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	65bb      	str	r3, [r7, #88]	@ 0x58
  pTimerCfg.PushPull = HRTIM_TIMPUSHPULLMODE_DISABLED;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pTimerCfg.FaultEnable = HRTIM_TIMFAULTENABLE_NONE;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	663b      	str	r3, [r7, #96]	@ 0x60
  pTimerCfg.FaultLock = HRTIM_TIMFAULTLOCK_READWRITE;
 8000ada:	2300      	movs	r3, #0
 8000adc:	667b      	str	r3, [r7, #100]	@ 0x64
  pTimerCfg.DeadTimeInsertion = HRTIM_TIMDEADTIMEINSERTION_DISABLED;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	66bb      	str	r3, [r7, #104]	@ 0x68
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  pTimerCfg.UpdateTrigger = HRTIM_TIMUPDATETRIGGER_NONE;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	677b      	str	r3, [r7, #116]	@ 0x74
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_NONE;
 8000aea:	2300      	movs	r3, #0
 8000aec:	67bb      	str	r3, [r7, #120]	@ 0x78
  pTimerCfg.ResetUpdate = HRTIM_TIMUPDATEONRESET_DISABLED;
 8000aee:	2300      	movs	r3, #0
 8000af0:	67fb      	str	r3, [r7, #124]	@ 0x7c
  pTimerCfg.ReSyncUpdate = HRTIM_TIMERESYNC_UPDATE_UNCONDITIONAL;
 8000af2:	2300      	movs	r3, #0
 8000af4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCfg) != HAL_OK)
 8000af8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000afc:	461a      	mov	r2, r3
 8000afe:	2100      	movs	r1, #0
 8000b00:	4882      	ldr	r0, [pc, #520]	@ (8000d0c <MX_HRTIM1_Init+0x350>)
 8000b02:	f003 fee3 	bl	80048cc <HAL_HRTIM_WaveformTimerConfig>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d001      	beq.n	8000b10 <MX_HRTIM1_Init+0x154>
  {
    Error_Handler();
 8000b0c:	f000 fcc2 	bl	8001494 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimerCfg) != HAL_OK)
 8000b10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b14:	461a      	mov	r2, r3
 8000b16:	2102      	movs	r1, #2
 8000b18:	487c      	ldr	r0, [pc, #496]	@ (8000d0c <MX_HRTIM1_Init+0x350>)
 8000b1a:	f003 fed7 	bl	80048cc <HAL_HRTIM_WaveformTimerConfig>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d001      	beq.n	8000b28 <MX_HRTIM1_Init+0x16c>
  {
    Error_Handler();
 8000b24:	f000 fcb6 	bl	8001494 <Error_Handler>
  }
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_D_E_DELAYEDPROTECTION_DISABLED;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimerCfg) != HAL_OK)
 8000b2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b30:	461a      	mov	r2, r3
 8000b32:	2103      	movs	r1, #3
 8000b34:	4875      	ldr	r0, [pc, #468]	@ (8000d0c <MX_HRTIM1_Init+0x350>)
 8000b36:	f003 fec9 	bl	80048cc <HAL_HRTIM_WaveformTimerConfig>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d001      	beq.n	8000b44 <MX_HRTIM1_Init+0x188>
  {
    Error_Handler();
 8000b40:	f000 fca8 	bl	8001494 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimerCfg) != HAL_OK)
 8000b44:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b48:	461a      	mov	r2, r3
 8000b4a:	2104      	movs	r1, #4
 8000b4c:	486f      	ldr	r0, [pc, #444]	@ (8000d0c <MX_HRTIM1_Init+0x350>)
 8000b4e:	f003 febd 	bl	80048cc <HAL_HRTIM_WaveformTimerConfig>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <MX_HRTIM1_Init+0x1a0>
  {
    Error_Handler();
 8000b58:	f000 fc9c 	bl	8001494 <Error_Handler>
  }
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_F_DELAYEDPROTECTION_DISABLED;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pTimerCfg) != HAL_OK)
 8000b60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b64:	461a      	mov	r2, r3
 8000b66:	2105      	movs	r1, #5
 8000b68:	4868      	ldr	r0, [pc, #416]	@ (8000d0c <MX_HRTIM1_Init+0x350>)
 8000b6a:	f003 feaf 	bl	80048cc <HAL_HRTIM_WaveformTimerConfig>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_HRTIM1_Init+0x1bc>
  {
    Error_Handler();
 8000b74:	f000 fc8e 	bl	8001494 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	607b      	str	r3, [r7, #4]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_NONE;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	60bb      	str	r3, [r7, #8]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_NONE;
 8000b80:	2300      	movs	r3, #0
 8000b82:	60fb      	str	r3, [r7, #12]
  pOutputCfg.IdleMode = HRTIM_OUTPUTIDLEMODE_NONE;
 8000b84:	2300      	movs	r3, #0
 8000b86:	613b      	str	r3, [r7, #16]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_INACTIVE;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	617b      	str	r3, [r7, #20]
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_NONE;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	61bb      	str	r3, [r7, #24]
  pOutputCfg.ChopperModeEnable = HRTIM_OUTPUTCHOPPERMODE_DISABLED;
 8000b90:	2300      	movs	r3, #0
 8000b92:	61fb      	str	r3, [r7, #28]
  pOutputCfg.BurstModeEntryDelayed = HRTIM_OUTPUTBURSTMODEENTRY_REGULAR;
 8000b94:	2300      	movs	r3, #0
 8000b96:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA1, &pOutputCfg) != HAL_OK)
 8000b98:	1d3b      	adds	r3, r7, #4
 8000b9a:	2201      	movs	r2, #1
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	485b      	ldr	r0, [pc, #364]	@ (8000d0c <MX_HRTIM1_Init+0x350>)
 8000ba0:	f003 ff54 	bl	8004a4c <HAL_HRTIM_WaveformOutputConfig>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <MX_HRTIM1_Init+0x1f2>
  {
    Error_Handler();
 8000baa:	f000 fc73 	bl	8001494 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC1, &pOutputCfg) != HAL_OK)
 8000bae:	1d3b      	adds	r3, r7, #4
 8000bb0:	2210      	movs	r2, #16
 8000bb2:	2102      	movs	r1, #2
 8000bb4:	4855      	ldr	r0, [pc, #340]	@ (8000d0c <MX_HRTIM1_Init+0x350>)
 8000bb6:	f003 ff49 	bl	8004a4c <HAL_HRTIM_WaveformOutputConfig>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d001      	beq.n	8000bc4 <MX_HRTIM1_Init+0x208>
  {
    Error_Handler();
 8000bc0:	f000 fc68 	bl	8001494 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD1, &pOutputCfg) != HAL_OK)
 8000bc4:	1d3b      	adds	r3, r7, #4
 8000bc6:	2240      	movs	r2, #64	@ 0x40
 8000bc8:	2103      	movs	r1, #3
 8000bca:	4850      	ldr	r0, [pc, #320]	@ (8000d0c <MX_HRTIM1_Init+0x350>)
 8000bcc:	f003 ff3e 	bl	8004a4c <HAL_HRTIM_WaveformOutputConfig>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <MX_HRTIM1_Init+0x21e>
  {
    Error_Handler();
 8000bd6:	f000 fc5d 	bl	8001494 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, HRTIM_OUTPUT_TE1, &pOutputCfg) != HAL_OK)
 8000bda:	1d3b      	adds	r3, r7, #4
 8000bdc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000be0:	2104      	movs	r1, #4
 8000be2:	484a      	ldr	r0, [pc, #296]	@ (8000d0c <MX_HRTIM1_Init+0x350>)
 8000be4:	f003 ff32 	bl	8004a4c <HAL_HRTIM_WaveformOutputConfig>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <MX_HRTIM1_Init+0x236>
  {
    Error_Handler();
 8000bee:	f000 fc51 	bl	8001494 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, HRTIM_OUTPUT_TF1, &pOutputCfg) != HAL_OK)
 8000bf2:	1d3b      	adds	r3, r7, #4
 8000bf4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000bf8:	2105      	movs	r1, #5
 8000bfa:	4844      	ldr	r0, [pc, #272]	@ (8000d0c <MX_HRTIM1_Init+0x350>)
 8000bfc:	f003 ff26 	bl	8004a4c <HAL_HRTIM_WaveformOutputConfig>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d001      	beq.n	8000c0a <MX_HRTIM1_Init+0x24e>
  {
    Error_Handler();
 8000c06:	f000 fc45 	bl	8001494 <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimeBaseCfg) != HAL_OK)
 8000c0a:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000c0e:	461a      	mov	r2, r3
 8000c10:	2102      	movs	r1, #2
 8000c12:	483e      	ldr	r0, [pc, #248]	@ (8000d0c <MX_HRTIM1_Init+0x350>)
 8000c14:	f003 fe32 	bl	800487c <HAL_HRTIM_TimeBaseConfig>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d001      	beq.n	8000c22 <MX_HRTIM1_Init+0x266>
  {
    Error_Handler();
 8000c1e:	f000 fc39 	bl	8001494 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimerCtl) != HAL_OK)
 8000c22:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000c26:	461a      	mov	r2, r3
 8000c28:	2102      	movs	r1, #2
 8000c2a:	4838      	ldr	r0, [pc, #224]	@ (8000d0c <MX_HRTIM1_Init+0x350>)
 8000c2c:	f003 fedb 	bl	80049e6 <HAL_HRTIM_WaveformTimerControl>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d001      	beq.n	8000c3a <MX_HRTIM1_Init+0x27e>
  {
    Error_Handler();
 8000c36:	f000 fc2d 	bl	8001494 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC2, &pOutputCfg) != HAL_OK)
 8000c3a:	1d3b      	adds	r3, r7, #4
 8000c3c:	2220      	movs	r2, #32
 8000c3e:	2102      	movs	r1, #2
 8000c40:	4832      	ldr	r0, [pc, #200]	@ (8000d0c <MX_HRTIM1_Init+0x350>)
 8000c42:	f003 ff03 	bl	8004a4c <HAL_HRTIM_WaveformOutputConfig>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <MX_HRTIM1_Init+0x294>
  {
    Error_Handler();
 8000c4c:	f000 fc22 	bl	8001494 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD2, &pOutputCfg) != HAL_OK)
 8000c50:	1d3b      	adds	r3, r7, #4
 8000c52:	2280      	movs	r2, #128	@ 0x80
 8000c54:	2103      	movs	r1, #3
 8000c56:	482d      	ldr	r0, [pc, #180]	@ (8000d0c <MX_HRTIM1_Init+0x350>)
 8000c58:	f003 fef8 	bl	8004a4c <HAL_HRTIM_WaveformOutputConfig>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d001      	beq.n	8000c66 <MX_HRTIM1_Init+0x2aa>
  {
    Error_Handler();
 8000c62:	f000 fc17 	bl	8001494 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, HRTIM_OUTPUT_TF2, &pOutputCfg) != HAL_OK)
 8000c66:	1d3b      	adds	r3, r7, #4
 8000c68:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000c6c:	2105      	movs	r1, #5
 8000c6e:	4827      	ldr	r0, [pc, #156]	@ (8000d0c <MX_HRTIM1_Init+0x350>)
 8000c70:	f003 feec 	bl	8004a4c <HAL_HRTIM_WaveformOutputConfig>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d001      	beq.n	8000c7e <MX_HRTIM1_Init+0x2c2>
  {
    Error_Handler();
 8000c7a:	f000 fc0b 	bl	8001494 <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimeBaseCfg) != HAL_OK)
 8000c7e:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000c82:	461a      	mov	r2, r3
 8000c84:	2103      	movs	r1, #3
 8000c86:	4821      	ldr	r0, [pc, #132]	@ (8000d0c <MX_HRTIM1_Init+0x350>)
 8000c88:	f003 fdf8 	bl	800487c <HAL_HRTIM_TimeBaseConfig>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <MX_HRTIM1_Init+0x2da>
  {
    Error_Handler();
 8000c92:	f000 fbff 	bl	8001494 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimerCtl) != HAL_OK)
 8000c96:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000c9a:	461a      	mov	r2, r3
 8000c9c:	2103      	movs	r1, #3
 8000c9e:	481b      	ldr	r0, [pc, #108]	@ (8000d0c <MX_HRTIM1_Init+0x350>)
 8000ca0:	f003 fea1 	bl	80049e6 <HAL_HRTIM_WaveformTimerControl>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d001      	beq.n	8000cae <MX_HRTIM1_Init+0x2f2>
  {
    Error_Handler();
 8000caa:	f000 fbf3 	bl	8001494 <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimeBaseCfg) != HAL_OK)
 8000cae:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000cb2:	461a      	mov	r2, r3
 8000cb4:	2104      	movs	r1, #4
 8000cb6:	4815      	ldr	r0, [pc, #84]	@ (8000d0c <MX_HRTIM1_Init+0x350>)
 8000cb8:	f003 fde0 	bl	800487c <HAL_HRTIM_TimeBaseConfig>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d001      	beq.n	8000cc6 <MX_HRTIM1_Init+0x30a>
  {
    Error_Handler();
 8000cc2:	f000 fbe7 	bl	8001494 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimerCtl) != HAL_OK)
 8000cc6:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000cca:	461a      	mov	r2, r3
 8000ccc:	2104      	movs	r1, #4
 8000cce:	480f      	ldr	r0, [pc, #60]	@ (8000d0c <MX_HRTIM1_Init+0x350>)
 8000cd0:	f003 fe89 	bl	80049e6 <HAL_HRTIM_WaveformTimerControl>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d001      	beq.n	8000cde <MX_HRTIM1_Init+0x322>
  {
    Error_Handler();
 8000cda:	f000 fbdb 	bl	8001494 <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pTimeBaseCfg) != HAL_OK)
 8000cde:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000ce2:	461a      	mov	r2, r3
 8000ce4:	2105      	movs	r1, #5
 8000ce6:	4809      	ldr	r0, [pc, #36]	@ (8000d0c <MX_HRTIM1_Init+0x350>)
 8000ce8:	f003 fdc8 	bl	800487c <HAL_HRTIM_TimeBaseConfig>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d001      	beq.n	8000cf6 <MX_HRTIM1_Init+0x33a>
  {
    Error_Handler();
 8000cf2:	f000 fbcf 	bl	8001494 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pTimerCtl) != HAL_OK)
 8000cf6:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000cfa:	461a      	mov	r2, r3
 8000cfc:	2105      	movs	r1, #5
 8000cfe:	4803      	ldr	r0, [pc, #12]	@ (8000d0c <MX_HRTIM1_Init+0x350>)
 8000d00:	f003 fe71 	bl	80049e6 <HAL_HRTIM_WaveformTimerControl>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d006      	beq.n	8000d18 <MX_HRTIM1_Init+0x35c>
 8000d0a:	e003      	b.n	8000d14 <MX_HRTIM1_Init+0x358>
 8000d0c:	200001bc 	.word	0x200001bc
 8000d10:	40016800 	.word	0x40016800
  {
    Error_Handler();
 8000d14:	f000 fbbe 	bl	8001494 <Error_Handler>
  }
  /* USER CODE BEGIN HRTIM1_Init 2 */

  /* USER CODE END HRTIM1_Init 2 */
  HAL_HRTIM_MspPostInit(&hhrtim1);
 8000d18:	4803      	ldr	r0, [pc, #12]	@ (8000d28 <MX_HRTIM1_Init+0x36c>)
 8000d1a:	f000 fd6d 	bl	80017f8 <HAL_HRTIM_MspPostInit>

}
 8000d1e:	bf00      	nop
 8000d20:	37b0      	adds	r7, #176	@ 0xb0
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	200001bc 	.word	0x200001bc

08000d2c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000d30:	4b22      	ldr	r3, [pc, #136]	@ (8000dbc <MX_USART3_UART_Init+0x90>)
 8000d32:	4a23      	ldr	r2, [pc, #140]	@ (8000dc0 <MX_USART3_UART_Init+0x94>)
 8000d34:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000d36:	4b21      	ldr	r3, [pc, #132]	@ (8000dbc <MX_USART3_UART_Init+0x90>)
 8000d38:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d3c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d3e:	4b1f      	ldr	r3, [pc, #124]	@ (8000dbc <MX_USART3_UART_Init+0x90>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d44:	4b1d      	ldr	r3, [pc, #116]	@ (8000dbc <MX_USART3_UART_Init+0x90>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d4a:	4b1c      	ldr	r3, [pc, #112]	@ (8000dbc <MX_USART3_UART_Init+0x90>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000d50:	4b1a      	ldr	r3, [pc, #104]	@ (8000dbc <MX_USART3_UART_Init+0x90>)
 8000d52:	220c      	movs	r2, #12
 8000d54:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d56:	4b19      	ldr	r3, [pc, #100]	@ (8000dbc <MX_USART3_UART_Init+0x90>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d5c:	4b17      	ldr	r3, [pc, #92]	@ (8000dbc <MX_USART3_UART_Init+0x90>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d62:	4b16      	ldr	r3, [pc, #88]	@ (8000dbc <MX_USART3_UART_Init+0x90>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV4;
 8000d68:	4b14      	ldr	r3, [pc, #80]	@ (8000dbc <MX_USART3_UART_Init+0x90>)
 8000d6a:	2202      	movs	r2, #2
 8000d6c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d6e:	4b13      	ldr	r3, [pc, #76]	@ (8000dbc <MX_USART3_UART_Init+0x90>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000d74:	4811      	ldr	r0, [pc, #68]	@ (8000dbc <MX_USART3_UART_Init+0x90>)
 8000d76:	f007 fd79 	bl	800886c <HAL_UART_Init>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d001      	beq.n	8000d84 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000d80:	f000 fb88 	bl	8001494 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d84:	2100      	movs	r1, #0
 8000d86:	480d      	ldr	r0, [pc, #52]	@ (8000dbc <MX_USART3_UART_Init+0x90>)
 8000d88:	f008 fed1 	bl	8009b2e <HAL_UARTEx_SetTxFifoThreshold>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d001      	beq.n	8000d96 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000d92:	f000 fb7f 	bl	8001494 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d96:	2100      	movs	r1, #0
 8000d98:	4808      	ldr	r0, [pc, #32]	@ (8000dbc <MX_USART3_UART_Init+0x90>)
 8000d9a:	f008 ff06 	bl	8009baa <HAL_UARTEx_SetRxFifoThreshold>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000da4:	f000 fb76 	bl	8001494 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000da8:	4804      	ldr	r0, [pc, #16]	@ (8000dbc <MX_USART3_UART_Init+0x90>)
 8000daa:	f008 fe87 	bl	8009abc <HAL_UARTEx_DisableFifoMode>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000db4:	f000 fb6e 	bl	8001494 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000db8:	bf00      	nop
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	200002b8 	.word	0x200002b8
 8000dc0:	40004800 	.word	0x40004800

08000dc4 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8000dc8:	4b10      	ldr	r3, [pc, #64]	@ (8000e0c <MX_USB_PCD_Init+0x48>)
 8000dca:	4a11      	ldr	r2, [pc, #68]	@ (8000e10 <MX_USB_PCD_Init+0x4c>)
 8000dcc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8000dce:	4b0f      	ldr	r3, [pc, #60]	@ (8000e0c <MX_USB_PCD_Init+0x48>)
 8000dd0:	2208      	movs	r2, #8
 8000dd2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000dd4:	4b0d      	ldr	r3, [pc, #52]	@ (8000e0c <MX_USB_PCD_Init+0x48>)
 8000dd6:	2202      	movs	r2, #2
 8000dd8:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000dda:	4b0c      	ldr	r3, [pc, #48]	@ (8000e0c <MX_USB_PCD_Init+0x48>)
 8000ddc:	2202      	movs	r2, #2
 8000dde:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8000de0:	4b0a      	ldr	r3, [pc, #40]	@ (8000e0c <MX_USB_PCD_Init+0x48>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000de6:	4b09      	ldr	r3, [pc, #36]	@ (8000e0c <MX_USB_PCD_Init+0x48>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8000dec:	4b07      	ldr	r3, [pc, #28]	@ (8000e0c <MX_USB_PCD_Init+0x48>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000df2:	4b06      	ldr	r3, [pc, #24]	@ (8000e0c <MX_USB_PCD_Init+0x48>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000df8:	4804      	ldr	r0, [pc, #16]	@ (8000e0c <MX_USB_PCD_Init+0x48>)
 8000dfa:	f004 fe63 	bl	8005ac4 <HAL_PCD_Init>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 8000e04:	f000 fb46 	bl	8001494 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8000e08:	bf00      	nop
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	2000034c 	.word	0x2000034c
 8000e10:	40005c00 	.word	0x40005c00

08000e14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b08a      	sub	sp, #40	@ 0x28
 8000e18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e1a:	f107 0314 	add.w	r3, r7, #20
 8000e1e:	2200      	movs	r2, #0
 8000e20:	601a      	str	r2, [r3, #0]
 8000e22:	605a      	str	r2, [r3, #4]
 8000e24:	609a      	str	r2, [r3, #8]
 8000e26:	60da      	str	r2, [r3, #12]
 8000e28:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e2a:	4b77      	ldr	r3, [pc, #476]	@ (8001008 <MX_GPIO_Init+0x1f4>)
 8000e2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e2e:	4a76      	ldr	r2, [pc, #472]	@ (8001008 <MX_GPIO_Init+0x1f4>)
 8000e30:	f043 0304 	orr.w	r3, r3, #4
 8000e34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e36:	4b74      	ldr	r3, [pc, #464]	@ (8001008 <MX_GPIO_Init+0x1f4>)
 8000e38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e3a:	f003 0304 	and.w	r3, r3, #4
 8000e3e:	613b      	str	r3, [r7, #16]
 8000e40:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e42:	4b71      	ldr	r3, [pc, #452]	@ (8001008 <MX_GPIO_Init+0x1f4>)
 8000e44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e46:	4a70      	ldr	r2, [pc, #448]	@ (8001008 <MX_GPIO_Init+0x1f4>)
 8000e48:	f043 0320 	orr.w	r3, r3, #32
 8000e4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e4e:	4b6e      	ldr	r3, [pc, #440]	@ (8001008 <MX_GPIO_Init+0x1f4>)
 8000e50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e52:	f003 0320 	and.w	r3, r3, #32
 8000e56:	60fb      	str	r3, [r7, #12]
 8000e58:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e5a:	4b6b      	ldr	r3, [pc, #428]	@ (8001008 <MX_GPIO_Init+0x1f4>)
 8000e5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e5e:	4a6a      	ldr	r2, [pc, #424]	@ (8001008 <MX_GPIO_Init+0x1f4>)
 8000e60:	f043 0301 	orr.w	r3, r3, #1
 8000e64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e66:	4b68      	ldr	r3, [pc, #416]	@ (8001008 <MX_GPIO_Init+0x1f4>)
 8000e68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e6a:	f003 0301 	and.w	r3, r3, #1
 8000e6e:	60bb      	str	r3, [r7, #8]
 8000e70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e72:	4b65      	ldr	r3, [pc, #404]	@ (8001008 <MX_GPIO_Init+0x1f4>)
 8000e74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e76:	4a64      	ldr	r2, [pc, #400]	@ (8001008 <MX_GPIO_Init+0x1f4>)
 8000e78:	f043 0302 	orr.w	r3, r3, #2
 8000e7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e7e:	4b62      	ldr	r3, [pc, #392]	@ (8001008 <MX_GPIO_Init+0x1f4>)
 8000e80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e82:	f003 0302 	and.w	r3, r3, #2
 8000e86:	607b      	str	r3, [r7, #4]
 8000e88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e8a:	4b5f      	ldr	r3, [pc, #380]	@ (8001008 <MX_GPIO_Init+0x1f4>)
 8000e8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e8e:	4a5e      	ldr	r2, [pc, #376]	@ (8001008 <MX_GPIO_Init+0x1f4>)
 8000e90:	f043 0308 	orr.w	r3, r3, #8
 8000e94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e96:	4b5c      	ldr	r3, [pc, #368]	@ (8001008 <MX_GPIO_Init+0x1f4>)
 8000e98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e9a:	f003 0308 	and.w	r3, r3, #8
 8000e9e:	603b      	str	r3, [r7, #0]
 8000ea0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BUCKBOOST_LOAD_1_Pin|BUCKBOOST_LOAD_2_Pin|GPIO_PIN_0|GPIO_PIN_1
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	f24d 010b 	movw	r1, #53259	@ 0xd00b
 8000ea8:	4858      	ldr	r0, [pc, #352]	@ (800100c <MX_GPIO_Init+0x1f8>)
 8000eaa:	f003 fb35 	bl	8004518 <HAL_GPIO_WritePin>
                          |BUCKBOOST_USBPD_EN_Pin|USBPD_1A_PROTECT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8000eae:	2200      	movs	r2, #0
 8000eb0:	2103      	movs	r1, #3
 8000eb2:	4857      	ldr	r0, [pc, #348]	@ (8001010 <MX_GPIO_Init+0x1fc>)
 8000eb4:	f003 fb30 	bl	8004518 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|LD2_Pin, GPIO_PIN_RESET);
 8000eb8:	2200      	movs	r2, #0
 8000eba:	f248 0110 	movw	r1, #32784	@ 0x8010
 8000ebe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ec2:	f003 fb29 	bl	8004518 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD5_Pin|GPIO_PIN_7|GPIO_PIN_8
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	f240 31a2 	movw	r1, #930	@ 0x3a2
 8000ecc:	4851      	ldr	r0, [pc, #324]	@ (8001014 <MX_GPIO_Init+0x200>)
 8000ece:	f003 fb23 	bl	8004518 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USBPD_550mA_PROTECT_GPIO_Port, USBPD_550mA_PROTECT_Pin, GPIO_PIN_RESET);
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	2104      	movs	r1, #4
 8000ed6:	4850      	ldr	r0, [pc, #320]	@ (8001018 <MX_GPIO_Init+0x204>)
 8000ed8:	f003 fb1e 	bl	8004518 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : JOYSTICK_SEL_Pin JOYSTICK_LEFT_Pin JOYSTICK_DOWN_Pin */
  GPIO_InitStruct.Pin = JOYSTICK_SEL_Pin|JOYSTICK_LEFT_Pin|JOYSTICK_DOWN_Pin;
 8000edc:	f242 0330 	movw	r3, #8240	@ 0x2030
 8000ee0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ee2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ee6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ee8:	2301      	movs	r3, #1
 8000eea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eec:	f107 0314 	add.w	r3, r7, #20
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	4846      	ldr	r0, [pc, #280]	@ (800100c <MX_GPIO_Init+0x1f8>)
 8000ef4:	f003 f976 	bl	80041e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUCKBOOST_LOAD_1_Pin BUCKBOOST_LOAD_2_Pin PC0 PC1
                           BUCKBOOST_USBPD_EN_Pin USBPD_1A_PROTECT_Pin */
  GPIO_InitStruct.Pin = BUCKBOOST_LOAD_1_Pin|BUCKBOOST_LOAD_2_Pin|GPIO_PIN_0|GPIO_PIN_1
 8000ef8:	f24d 030b 	movw	r3, #53259	@ 0xd00b
 8000efc:	617b      	str	r3, [r7, #20]
                          |BUCKBOOST_USBPD_EN_Pin|USBPD_1A_PROTECT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000efe:	2301      	movs	r3, #1
 8000f00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f02:	2300      	movs	r3, #0
 8000f04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f06:	2300      	movs	r3, #0
 8000f08:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f0a:	f107 0314 	add.w	r3, r7, #20
 8000f0e:	4619      	mov	r1, r3
 8000f10:	483e      	ldr	r0, [pc, #248]	@ (800100c <MX_GPIO_Init+0x1f8>)
 8000f12:	f003 f967 	bl	80041e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000f16:	2303      	movs	r3, #3
 8000f18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f22:	2300      	movs	r3, #0
 8000f24:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000f26:	f107 0314 	add.w	r3, r7, #20
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	4838      	ldr	r0, [pc, #224]	@ (8001010 <MX_GPIO_Init+0x1fc>)
 8000f2e:	f003 f959 	bl	80041e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|LD2_Pin;
 8000f32:	f248 0310 	movw	r3, #32784	@ 0x8010
 8000f36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f40:	2300      	movs	r3, #0
 8000f42:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f44:	f107 0314 	add.w	r3, r7, #20
 8000f48:	4619      	mov	r1, r3
 8000f4a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f4e:	f003 f949 	bl	80041e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD5_Pin PB7 PB8
                           PB9 */
  GPIO_InitStruct.Pin = LD3_Pin|LD5_Pin|GPIO_PIN_7|GPIO_PIN_8
 8000f52:	f240 33a2 	movw	r3, #930	@ 0x3a2
 8000f56:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f60:	2300      	movs	r3, #0
 8000f62:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f64:	f107 0314 	add.w	r3, r7, #20
 8000f68:	4619      	mov	r1, r3
 8000f6a:	482a      	ldr	r0, [pc, #168]	@ (8001014 <MX_GPIO_Init+0x200>)
 8000f6c:	f003 f93a 	bl	80041e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : JOYSTICK_RIGHT_Pin JOYSTICK_UP_Pin */
  GPIO_InitStruct.Pin = JOYSTICK_RIGHT_Pin|JOYSTICK_UP_Pin;
 8000f70:	f240 4304 	movw	r3, #1028	@ 0x404
 8000f74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f76:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000f7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f80:	f107 0314 	add.w	r3, r7, #20
 8000f84:	4619      	mov	r1, r3
 8000f86:	4823      	ldr	r0, [pc, #140]	@ (8001014 <MX_GPIO_Init+0x200>)
 8000f88:	f003 f92c 	bl	80041e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USBPD_550mA_PROTECT_Pin */
  GPIO_InitStruct.Pin = USBPD_550mA_PROTECT_Pin;
 8000f8c:	2304      	movs	r3, #4
 8000f8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f90:	2301      	movs	r3, #1
 8000f92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f94:	2300      	movs	r3, #0
 8000f96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USBPD_550mA_PROTECT_GPIO_Port, &GPIO_InitStruct);
 8000f9c:	f107 0314 	add.w	r3, r7, #20
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	481d      	ldr	r0, [pc, #116]	@ (8001018 <MX_GPIO_Init+0x204>)
 8000fa4:	f003 f91e 	bl	80041e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000fa8:	2310      	movs	r3, #16
 8000faa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fac:	2303      	movs	r3, #3
 8000fae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fb4:	f107 0314 	add.w	r3, r7, #20
 8000fb8:	4619      	mov	r1, r3
 8000fba:	4816      	ldr	r0, [pc, #88]	@ (8001014 <MX_GPIO_Init+0x200>)
 8000fbc:	f003 f912 	bl	80041e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	2105      	movs	r1, #5
 8000fc4:	2008      	movs	r0, #8
 8000fc6:	f002 fe49 	bl	8003c5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000fca:	2008      	movs	r0, #8
 8000fcc:	f002 fe60 	bl	8003c90 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	2105      	movs	r1, #5
 8000fd4:	200a      	movs	r0, #10
 8000fd6:	f002 fe41 	bl	8003c5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000fda:	200a      	movs	r0, #10
 8000fdc:	f002 fe58 	bl	8003c90 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	2105      	movs	r1, #5
 8000fe4:	2017      	movs	r0, #23
 8000fe6:	f002 fe39 	bl	8003c5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000fea:	2017      	movs	r0, #23
 8000fec:	f002 fe50 	bl	8003c90 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	2105      	movs	r1, #5
 8000ff4:	2028      	movs	r0, #40	@ 0x28
 8000ff6:	f002 fe31 	bl	8003c5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000ffa:	2028      	movs	r0, #40	@ 0x28
 8000ffc:	f002 fe48 	bl	8003c90 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001000:	bf00      	nop
 8001002:	3728      	adds	r7, #40	@ 0x28
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	40021000 	.word	0x40021000
 800100c:	48000800 	.word	0x48000800
 8001010:	48001400 	.word	0x48001400
 8001014:	48000400 	.word	0x48000400
 8001018:	48000c00 	.word	0x48000c00

0800101c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  switch (state) {
 8001024:	4b95      	ldr	r3, [pc, #596]	@ (800127c <StartDefaultTask+0x260>)
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	2b00      	cmp	r3, #0
 800102a:	d002      	beq.n	8001032 <StartDefaultTask+0x16>
 800102c:	2b01      	cmp	r3, #1
 800102e:	d007      	beq.n	8001040 <StartDefaultTask+0x24>
 8001030:	e010      	b.n	8001054 <StartDefaultTask+0x38>
	 	  	  	  case 0:
	 	  	  		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8001032:	2200      	movs	r2, #0
 8001034:	2110      	movs	r1, #16
 8001036:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800103a:	f003 fa6d 	bl	8004518 <HAL_GPIO_WritePin>
	 	  	  		  break;
 800103e:	e010      	b.n	8001062 <StartDefaultTask+0x46>
	 	  			case 1:
	 	  				HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
 8001040:	2110      	movs	r1, #16
 8001042:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001046:	f003 fa7f 	bl	8004548 <HAL_GPIO_TogglePin>
	 	  				HAL_Delay(500);
 800104a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800104e:	f000 fe4f 	bl	8001cf0 <HAL_Delay>
	 	  				break;
 8001052:	e006      	b.n	8001062 <StartDefaultTask+0x46>
	 	  			default:
	 	  				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8001054:	2200      	movs	r2, #0
 8001056:	2110      	movs	r1, #16
 8001058:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800105c:	f003 fa5c 	bl	8004518 <HAL_GPIO_WritePin>
	 	  				break;
 8001060:	bf00      	nop
	 	  		}
	  if(moveleft==1 && moveright==0 &&movedown==0&&moveup==0)
 8001062:	4b87      	ldr	r3, [pc, #540]	@ (8001280 <StartDefaultTask+0x264>)
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	2b01      	cmp	r3, #1
 8001068:	d120      	bne.n	80010ac <StartDefaultTask+0x90>
 800106a:	4b86      	ldr	r3, [pc, #536]	@ (8001284 <StartDefaultTask+0x268>)
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d11c      	bne.n	80010ac <StartDefaultTask+0x90>
 8001072:	4b85      	ldr	r3, [pc, #532]	@ (8001288 <StartDefaultTask+0x26c>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d118      	bne.n	80010ac <StartDefaultTask+0x90>
 800107a:	4b84      	ldr	r3, [pc, #528]	@ (800128c <StartDefaultTask+0x270>)
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d114      	bne.n	80010ac <StartDefaultTask+0x90>
	  {
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 1);
 8001082:	2201      	movs	r2, #1
 8001084:	2101      	movs	r1, #1
 8001086:	4882      	ldr	r0, [pc, #520]	@ (8001290 <StartDefaultTask+0x274>)
 8001088:	f003 fa46 	bl	8004518 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 0);
 800108c:	2200      	movs	r2, #0
 800108e:	2102      	movs	r1, #2
 8001090:	487f      	ldr	r0, [pc, #508]	@ (8001290 <StartDefaultTask+0x274>)
 8001092:	f003 fa41 	bl	8004518 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1);
 8001096:	2201      	movs	r2, #1
 8001098:	2101      	movs	r1, #1
 800109a:	487e      	ldr	r0, [pc, #504]	@ (8001294 <StartDefaultTask+0x278>)
 800109c:	f003 fa3c 	bl	8004518 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 1);
 80010a0:	2201      	movs	r2, #1
 80010a2:	2102      	movs	r1, #2
 80010a4:	487b      	ldr	r0, [pc, #492]	@ (8001294 <StartDefaultTask+0x278>)
 80010a6:	f003 fa37 	bl	8004518 <HAL_GPIO_WritePin>
 80010aa:	e01b      	b.n	80010e4 <StartDefaultTask+0xc8>
	  }
	  else if(moveleft==0 && moveright==0)
 80010ac:	4b74      	ldr	r3, [pc, #464]	@ (8001280 <StartDefaultTask+0x264>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d117      	bne.n	80010e4 <StartDefaultTask+0xc8>
 80010b4:	4b73      	ldr	r3, [pc, #460]	@ (8001284 <StartDefaultTask+0x268>)
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d113      	bne.n	80010e4 <StartDefaultTask+0xc8>
	  {
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 1);
 80010bc:	2201      	movs	r2, #1
 80010be:	2101      	movs	r1, #1
 80010c0:	4873      	ldr	r0, [pc, #460]	@ (8001290 <StartDefaultTask+0x274>)
 80010c2:	f003 fa29 	bl	8004518 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 0);
 80010c6:	2200      	movs	r2, #0
 80010c8:	2102      	movs	r1, #2
 80010ca:	4871      	ldr	r0, [pc, #452]	@ (8001290 <StartDefaultTask+0x274>)
 80010cc:	f003 fa24 	bl	8004518 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1);
 80010d0:	2201      	movs	r2, #1
 80010d2:	2101      	movs	r1, #1
 80010d4:	486f      	ldr	r0, [pc, #444]	@ (8001294 <StartDefaultTask+0x278>)
 80010d6:	f003 fa1f 	bl	8004518 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 80010da:	2200      	movs	r2, #0
 80010dc:	2102      	movs	r1, #2
 80010de:	486d      	ldr	r0, [pc, #436]	@ (8001294 <StartDefaultTask+0x278>)
 80010e0:	f003 fa1a 	bl	8004518 <HAL_GPIO_WritePin>
	  }
	  if(moveright==1&&moveleft==0&&movedown==0&&moveup==0)
 80010e4:	4b67      	ldr	r3, [pc, #412]	@ (8001284 <StartDefaultTask+0x268>)
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	2b01      	cmp	r3, #1
 80010ea:	d120      	bne.n	800112e <StartDefaultTask+0x112>
 80010ec:	4b64      	ldr	r3, [pc, #400]	@ (8001280 <StartDefaultTask+0x264>)
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d11c      	bne.n	800112e <StartDefaultTask+0x112>
 80010f4:	4b64      	ldr	r3, [pc, #400]	@ (8001288 <StartDefaultTask+0x26c>)
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d118      	bne.n	800112e <StartDefaultTask+0x112>
 80010fc:	4b63      	ldr	r3, [pc, #396]	@ (800128c <StartDefaultTask+0x270>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d114      	bne.n	800112e <StartDefaultTask+0x112>
	  {
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 0);
 8001104:	2200      	movs	r2, #0
 8001106:	2101      	movs	r1, #1
 8001108:	4861      	ldr	r0, [pc, #388]	@ (8001290 <StartDefaultTask+0x274>)
 800110a:	f003 fa05 	bl	8004518 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 1);
 800110e:	2201      	movs	r2, #1
 8001110:	2102      	movs	r1, #2
 8001112:	485f      	ldr	r0, [pc, #380]	@ (8001290 <StartDefaultTask+0x274>)
 8001114:	f003 fa00 	bl	8004518 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 8001118:	2200      	movs	r2, #0
 800111a:	2101      	movs	r1, #1
 800111c:	485d      	ldr	r0, [pc, #372]	@ (8001294 <StartDefaultTask+0x278>)
 800111e:	f003 f9fb 	bl	8004518 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 1);
 8001122:	2201      	movs	r2, #1
 8001124:	2102      	movs	r1, #2
 8001126:	485b      	ldr	r0, [pc, #364]	@ (8001294 <StartDefaultTask+0x278>)
 8001128:	f003 f9f6 	bl	8004518 <HAL_GPIO_WritePin>
 800112c:	e031      	b.n	8001192 <StartDefaultTask+0x176>
	  }
	  else if(moveright==0&&moveleft==0)
 800112e:	4b55      	ldr	r3, [pc, #340]	@ (8001284 <StartDefaultTask+0x268>)
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d12d      	bne.n	8001192 <StartDefaultTask+0x176>
 8001136:	4b52      	ldr	r3, [pc, #328]	@ (8001280 <StartDefaultTask+0x264>)
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d129      	bne.n	8001192 <StartDefaultTask+0x176>
	  	  {
	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 0);
 800113e:	2200      	movs	r2, #0
 8001140:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001144:	4854      	ldr	r0, [pc, #336]	@ (8001298 <StartDefaultTask+0x27c>)
 8001146:	f003 f9e7 	bl	8004518 <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 0);
 800114a:	2200      	movs	r2, #0
 800114c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001150:	4851      	ldr	r0, [pc, #324]	@ (8001298 <StartDefaultTask+0x27c>)
 8001152:	f003 f9e1 	bl	8004518 <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 8001156:	2200      	movs	r2, #0
 8001158:	2180      	movs	r1, #128	@ 0x80
 800115a:	484f      	ldr	r0, [pc, #316]	@ (8001298 <StartDefaultTask+0x27c>)
 800115c:	f003 f9dc 	bl	8004518 <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 8001160:	2200      	movs	r2, #0
 8001162:	2120      	movs	r1, #32
 8001164:	484c      	ldr	r0, [pc, #304]	@ (8001298 <StartDefaultTask+0x27c>)
 8001166:	f003 f9d7 	bl	8004518 <HAL_GPIO_WritePin>
  		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 0);
 800116a:	2200      	movs	r2, #0
 800116c:	2101      	movs	r1, #1
 800116e:	4848      	ldr	r0, [pc, #288]	@ (8001290 <StartDefaultTask+0x274>)
 8001170:	f003 f9d2 	bl	8004518 <HAL_GPIO_WritePin>
  		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 0);
 8001174:	2200      	movs	r2, #0
 8001176:	2102      	movs	r1, #2
 8001178:	4845      	ldr	r0, [pc, #276]	@ (8001290 <StartDefaultTask+0x274>)
 800117a:	f003 f9cd 	bl	8004518 <HAL_GPIO_WritePin>
  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 800117e:	2200      	movs	r2, #0
 8001180:	2101      	movs	r1, #1
 8001182:	4844      	ldr	r0, [pc, #272]	@ (8001294 <StartDefaultTask+0x278>)
 8001184:	f003 f9c8 	bl	8004518 <HAL_GPIO_WritePin>
  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 8001188:	2200      	movs	r2, #0
 800118a:	2102      	movs	r1, #2
 800118c:	4841      	ldr	r0, [pc, #260]	@ (8001294 <StartDefaultTask+0x278>)
 800118e:	f003 f9c3 	bl	8004518 <HAL_GPIO_WritePin>
	  	  }
	  if(moveup==1 && movedown==0 && moveright==0&&moveleft==0)
 8001192:	4b3e      	ldr	r3, [pc, #248]	@ (800128c <StartDefaultTask+0x270>)
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	2b01      	cmp	r3, #1
 8001198:	d122      	bne.n	80011e0 <StartDefaultTask+0x1c4>
 800119a:	4b3b      	ldr	r3, [pc, #236]	@ (8001288 <StartDefaultTask+0x26c>)
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d11e      	bne.n	80011e0 <StartDefaultTask+0x1c4>
 80011a2:	4b38      	ldr	r3, [pc, #224]	@ (8001284 <StartDefaultTask+0x268>)
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d11a      	bne.n	80011e0 <StartDefaultTask+0x1c4>
 80011aa:	4b35      	ldr	r3, [pc, #212]	@ (8001280 <StartDefaultTask+0x264>)
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d116      	bne.n	80011e0 <StartDefaultTask+0x1c4>
	 	  {
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 1);
 80011b2:	2201      	movs	r2, #1
 80011b4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011b8:	4837      	ldr	r0, [pc, #220]	@ (8001298 <StartDefaultTask+0x27c>)
 80011ba:	f003 f9ad 	bl	8004518 <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 0);
 80011be:	2200      	movs	r2, #0
 80011c0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011c4:	4834      	ldr	r0, [pc, #208]	@ (8001298 <StartDefaultTask+0x27c>)
 80011c6:	f003 f9a7 	bl	8004518 <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 80011ca:	2201      	movs	r2, #1
 80011cc:	2180      	movs	r1, #128	@ 0x80
 80011ce:	4832      	ldr	r0, [pc, #200]	@ (8001298 <StartDefaultTask+0x27c>)
 80011d0:	f003 f9a2 	bl	8004518 <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 80011d4:	2201      	movs	r2, #1
 80011d6:	2120      	movs	r1, #32
 80011d8:	482f      	ldr	r0, [pc, #188]	@ (8001298 <StartDefaultTask+0x27c>)
 80011da:	f003 f99d 	bl	8004518 <HAL_GPIO_WritePin>
 80011de:	e025      	b.n	800122c <StartDefaultTask+0x210>
	 	  }
	 	  else if(moveup==0 && movedown==0&& moveright==0&&moveleft==0)
 80011e0:	4b2a      	ldr	r3, [pc, #168]	@ (800128c <StartDefaultTask+0x270>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d121      	bne.n	800122c <StartDefaultTask+0x210>
 80011e8:	4b27      	ldr	r3, [pc, #156]	@ (8001288 <StartDefaultTask+0x26c>)
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d11d      	bne.n	800122c <StartDefaultTask+0x210>
 80011f0:	4b24      	ldr	r3, [pc, #144]	@ (8001284 <StartDefaultTask+0x268>)
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d119      	bne.n	800122c <StartDefaultTask+0x210>
 80011f8:	4b21      	ldr	r3, [pc, #132]	@ (8001280 <StartDefaultTask+0x264>)
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d115      	bne.n	800122c <StartDefaultTask+0x210>
	 	  {
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 1);
 8001200:	2201      	movs	r2, #1
 8001202:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001206:	4824      	ldr	r0, [pc, #144]	@ (8001298 <StartDefaultTask+0x27c>)
 8001208:	f003 f986 	bl	8004518 <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 0);
 800120c:	2200      	movs	r2, #0
 800120e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001212:	4821      	ldr	r0, [pc, #132]	@ (8001298 <StartDefaultTask+0x27c>)
 8001214:	f003 f980 	bl	8004518 <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 8001218:	2201      	movs	r2, #1
 800121a:	2180      	movs	r1, #128	@ 0x80
 800121c:	481e      	ldr	r0, [pc, #120]	@ (8001298 <StartDefaultTask+0x27c>)
 800121e:	f003 f97b 	bl	8004518 <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 8001222:	2200      	movs	r2, #0
 8001224:	2120      	movs	r1, #32
 8001226:	481c      	ldr	r0, [pc, #112]	@ (8001298 <StartDefaultTask+0x27c>)
 8001228:	f003 f976 	bl	8004518 <HAL_GPIO_WritePin>
	 	  }
	 	  if(movedown==1&&moveup==0 && moveright==0&&moveleft==0)
 800122c:	4b16      	ldr	r3, [pc, #88]	@ (8001288 <StartDefaultTask+0x26c>)
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	2b01      	cmp	r3, #1
 8001232:	d133      	bne.n	800129c <StartDefaultTask+0x280>
 8001234:	4b15      	ldr	r3, [pc, #84]	@ (800128c <StartDefaultTask+0x270>)
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d12f      	bne.n	800129c <StartDefaultTask+0x280>
 800123c:	4b11      	ldr	r3, [pc, #68]	@ (8001284 <StartDefaultTask+0x268>)
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d12b      	bne.n	800129c <StartDefaultTask+0x280>
 8001244:	4b0e      	ldr	r3, [pc, #56]	@ (8001280 <StartDefaultTask+0x264>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d127      	bne.n	800129c <StartDefaultTask+0x280>
	 	  {
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 0);
 800124c:	2200      	movs	r2, #0
 800124e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001252:	4811      	ldr	r0, [pc, #68]	@ (8001298 <StartDefaultTask+0x27c>)
 8001254:	f003 f960 	bl	8004518 <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 1);
 8001258:	2201      	movs	r2, #1
 800125a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800125e:	480e      	ldr	r0, [pc, #56]	@ (8001298 <StartDefaultTask+0x27c>)
 8001260:	f003 f95a 	bl	8004518 <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 8001264:	2200      	movs	r2, #0
 8001266:	2180      	movs	r1, #128	@ 0x80
 8001268:	480b      	ldr	r0, [pc, #44]	@ (8001298 <StartDefaultTask+0x27c>)
 800126a:	f003 f955 	bl	8004518 <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 800126e:	2201      	movs	r2, #1
 8001270:	2120      	movs	r1, #32
 8001272:	4809      	ldr	r0, [pc, #36]	@ (8001298 <StartDefaultTask+0x27c>)
 8001274:	f003 f950 	bl	8004518 <HAL_GPIO_WritePin>
 8001278:	e04a      	b.n	8001310 <StartDefaultTask+0x2f4>
 800127a:	bf00      	nop
 800127c:	2000007c 	.word	0x2000007c
 8001280:	2000007d 	.word	0x2000007d
 8001284:	2000007e 	.word	0x2000007e
 8001288:	20000080 	.word	0x20000080
 800128c:	2000007f 	.word	0x2000007f
 8001290:	48001400 	.word	0x48001400
 8001294:	48000800 	.word	0x48000800
 8001298:	48000400 	.word	0x48000400
	 	  }
	 	  else if(movedown==0&&moveup==0&& moveright==0&&moveleft==0)
 800129c:	4b1e      	ldr	r3, [pc, #120]	@ (8001318 <StartDefaultTask+0x2fc>)
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d135      	bne.n	8001310 <StartDefaultTask+0x2f4>
 80012a4:	4b1d      	ldr	r3, [pc, #116]	@ (800131c <StartDefaultTask+0x300>)
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d131      	bne.n	8001310 <StartDefaultTask+0x2f4>
 80012ac:	4b1c      	ldr	r3, [pc, #112]	@ (8001320 <StartDefaultTask+0x304>)
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d12d      	bne.n	8001310 <StartDefaultTask+0x2f4>
 80012b4:	4b1b      	ldr	r3, [pc, #108]	@ (8001324 <StartDefaultTask+0x308>)
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d129      	bne.n	8001310 <StartDefaultTask+0x2f4>
	 	  	  {
	 	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 0);
 80012bc:	2200      	movs	r2, #0
 80012be:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012c2:	4819      	ldr	r0, [pc, #100]	@ (8001328 <StartDefaultTask+0x30c>)
 80012c4:	f003 f928 	bl	8004518 <HAL_GPIO_WritePin>
	 	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 0);
 80012c8:	2200      	movs	r2, #0
 80012ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012ce:	4816      	ldr	r0, [pc, #88]	@ (8001328 <StartDefaultTask+0x30c>)
 80012d0:	f003 f922 	bl	8004518 <HAL_GPIO_WritePin>
	 	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 80012d4:	2200      	movs	r2, #0
 80012d6:	2180      	movs	r1, #128	@ 0x80
 80012d8:	4813      	ldr	r0, [pc, #76]	@ (8001328 <StartDefaultTask+0x30c>)
 80012da:	f003 f91d 	bl	8004518 <HAL_GPIO_WritePin>
	 	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 80012de:	2200      	movs	r2, #0
 80012e0:	2120      	movs	r1, #32
 80012e2:	4811      	ldr	r0, [pc, #68]	@ (8001328 <StartDefaultTask+0x30c>)
 80012e4:	f003 f918 	bl	8004518 <HAL_GPIO_WritePin>
		  		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 0);
 80012e8:	2200      	movs	r2, #0
 80012ea:	2101      	movs	r1, #1
 80012ec:	480f      	ldr	r0, [pc, #60]	@ (800132c <StartDefaultTask+0x310>)
 80012ee:	f003 f913 	bl	8004518 <HAL_GPIO_WritePin>
		  		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 0);
 80012f2:	2200      	movs	r2, #0
 80012f4:	2102      	movs	r1, #2
 80012f6:	480d      	ldr	r0, [pc, #52]	@ (800132c <StartDefaultTask+0x310>)
 80012f8:	f003 f90e 	bl	8004518 <HAL_GPIO_WritePin>
		  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 80012fc:	2200      	movs	r2, #0
 80012fe:	2101      	movs	r1, #1
 8001300:	480b      	ldr	r0, [pc, #44]	@ (8001330 <StartDefaultTask+0x314>)
 8001302:	f003 f909 	bl	8004518 <HAL_GPIO_WritePin>
		  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 8001306:	2200      	movs	r2, #0
 8001308:	2102      	movs	r1, #2
 800130a:	4809      	ldr	r0, [pc, #36]	@ (8001330 <StartDefaultTask+0x314>)
 800130c:	f003 f904 	bl	8004518 <HAL_GPIO_WritePin>
	 	  	  }
    osDelay(1);
 8001310:	2001      	movs	r0, #1
 8001312:	f009 fc91 	bl	800ac38 <osDelay>
	  switch (state) {
 8001316:	e685      	b.n	8001024 <StartDefaultTask+0x8>
 8001318:	20000080 	.word	0x20000080
 800131c:	2000007f 	.word	0x2000007f
 8001320:	2000007e 	.word	0x2000007e
 8001324:	2000007d 	.word	0x2000007d
 8001328:	48000400 	.word	0x48000400
 800132c:	48001400 	.word	0x48001400
 8001330:	48000800 	.word	0x48000800

08001334 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)==0) {
 800133c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001340:	4844      	ldr	r0, [pc, #272]	@ (8001454 <StartTask02+0x120>)
 8001342:	f003 f8d1 	bl	80044e8 <HAL_GPIO_ReadPin>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d111      	bne.n	8001370 <StartTask02+0x3c>

	  		  HAL_Delay(500);
 800134c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001350:	f000 fcce 	bl	8001cf0 <HAL_Delay>
	  		  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)==0) {
 8001354:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001358:	483e      	ldr	r0, [pc, #248]	@ (8001454 <StartTask02+0x120>)
 800135a:	f003 f8c5 	bl	80044e8 <HAL_GPIO_ReadPin>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d105      	bne.n	8001370 <StartTask02+0x3c>

	  	  	  			  state++;
 8001364:	4b3c      	ldr	r3, [pc, #240]	@ (8001458 <StartTask02+0x124>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	3301      	adds	r3, #1
 800136a:	b2da      	uxtb	r2, r3
 800136c:	4b3a      	ldr	r3, [pc, #232]	@ (8001458 <StartTask02+0x124>)
 800136e:	701a      	strb	r2, [r3, #0]
	  		  }
	  	  	  	  }
	  	  	  	  if(state>1)
 8001370:	4b39      	ldr	r3, [pc, #228]	@ (8001458 <StartTask02+0x124>)
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	2b01      	cmp	r3, #1
 8001376:	d902      	bls.n	800137e <StartTask02+0x4a>
	  	  	  	  {
	  	  	  		  state=0;
 8001378:	4b37      	ldr	r3, [pc, #220]	@ (8001458 <StartTask02+0x124>)
 800137a:	2200      	movs	r2, #0
 800137c:	701a      	strb	r2, [r3, #0]
	  	  	  	  }
	  	  	  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4)==0) {
 800137e:	2110      	movs	r1, #16
 8001380:	4834      	ldr	r0, [pc, #208]	@ (8001454 <StartTask02+0x120>)
 8001382:	f003 f8b1 	bl	80044e8 <HAL_GPIO_ReadPin>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d10e      	bne.n	80013aa <StartTask02+0x76>

	  	  	 	  		  HAL_Delay(500);
 800138c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001390:	f000 fcae 	bl	8001cf0 <HAL_Delay>
	  	  	 	  		  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4)==0) {
 8001394:	2110      	movs	r1, #16
 8001396:	482f      	ldr	r0, [pc, #188]	@ (8001454 <StartTask02+0x120>)
 8001398:	f003 f8a6 	bl	80044e8 <HAL_GPIO_ReadPin>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d106      	bne.n	80013b0 <StartTask02+0x7c>

	  	  	 	  	  	  			  moveleft=1;
 80013a2:	4b2e      	ldr	r3, [pc, #184]	@ (800145c <StartTask02+0x128>)
 80013a4:	2201      	movs	r2, #1
 80013a6:	701a      	strb	r2, [r3, #0]
 80013a8:	e002      	b.n	80013b0 <StartTask02+0x7c>
	  	  	 	  		  }
	  	  	 	  	  	  	  }
	  	  	  	  	  	  	  	  else
	  	  	 	  	  	  	  {
	  	  	  	  	  	  	  		  moveleft=0;
 80013aa:	4b2c      	ldr	r3, [pc, #176]	@ (800145c <StartTask02+0x128>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	701a      	strb	r2, [r3, #0]
	  	  	 	  	  	  	  }
	  	  	 	  	   if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==0) {
 80013b0:	2104      	movs	r1, #4
 80013b2:	482b      	ldr	r0, [pc, #172]	@ (8001460 <StartTask02+0x12c>)
 80013b4:	f003 f898 	bl	80044e8 <HAL_GPIO_ReadPin>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d10e      	bne.n	80013dc <StartTask02+0xa8>

	  	  	 	  	  	  		  HAL_Delay(500);
 80013be:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80013c2:	f000 fc95 	bl	8001cf0 <HAL_Delay>
	  	  	 	  	  	  		  if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==0) {
 80013c6:	2104      	movs	r1, #4
 80013c8:	4825      	ldr	r0, [pc, #148]	@ (8001460 <StartTask02+0x12c>)
 80013ca:	f003 f88d 	bl	80044e8 <HAL_GPIO_ReadPin>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d106      	bne.n	80013e2 <StartTask02+0xae>

	  	  	 	  	  	  	  	  			  moveright=1;
 80013d4:	4b23      	ldr	r3, [pc, #140]	@ (8001464 <StartTask02+0x130>)
 80013d6:	2201      	movs	r2, #1
 80013d8:	701a      	strb	r2, [r3, #0]
 80013da:	e002      	b.n	80013e2 <StartTask02+0xae>
	  	  	 	  	  	  		  }
	  	  	 	  	  	  	  	  	  }
	  	  	 	  	   	   	   	   	  else
	  	  	 	  	  	  	  	  	  {
	  	  	 	  	  	  	  			moveright=0;
 80013dc:	4b21      	ldr	r3, [pc, #132]	@ (8001464 <StartTask02+0x130>)
 80013de:	2200      	movs	r2, #0
 80013e0:	701a      	strb	r2, [r3, #0]
	  	  	 	  	  	  	  	  	  }
	  	  	 	  if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10)==0) {
 80013e2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80013e6:	481e      	ldr	r0, [pc, #120]	@ (8001460 <StartTask02+0x12c>)
 80013e8:	f003 f87e 	bl	80044e8 <HAL_GPIO_ReadPin>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d10f      	bne.n	8001412 <StartTask02+0xde>

	  	  	 		  	  	 	  		  HAL_Delay(500);
 80013f2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80013f6:	f000 fc7b 	bl	8001cf0 <HAL_Delay>
	  	  	 		  	  	 	  		  if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10)==0) {
 80013fa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80013fe:	4818      	ldr	r0, [pc, #96]	@ (8001460 <StartTask02+0x12c>)
 8001400:	f003 f872 	bl	80044e8 <HAL_GPIO_ReadPin>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d106      	bne.n	8001418 <StartTask02+0xe4>

	  	  	 		  	  	 	  	  	  			  moveup=1;
 800140a:	4b17      	ldr	r3, [pc, #92]	@ (8001468 <StartTask02+0x134>)
 800140c:	2201      	movs	r2, #1
 800140e:	701a      	strb	r2, [r3, #0]
 8001410:	e002      	b.n	8001418 <StartTask02+0xe4>
	  	  	 		  	  	 	  		  }
	  	  	 		  	  	 	  	  	  	  }
	  	  	 		  	  	  	  	  	  	  	  else
	  	  	 		  	  	 	  	  	  	  {
	  	  	 		  	  	  	  	  	moveup=0;
 8001412:	4b15      	ldr	r3, [pc, #84]	@ (8001468 <StartTask02+0x134>)
 8001414:	2200      	movs	r2, #0
 8001416:	701a      	strb	r2, [r3, #0]
	  	  	 		  	  	 	  	  	  	  }
	  	  	 		  	  	 	  	   if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5)==0) {
 8001418:	2120      	movs	r1, #32
 800141a:	480e      	ldr	r0, [pc, #56]	@ (8001454 <StartTask02+0x120>)
 800141c:	f003 f864 	bl	80044e8 <HAL_GPIO_ReadPin>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d10e      	bne.n	8001444 <StartTask02+0x110>

	  	  	 		  	  	 	  	  	  		  HAL_Delay(500);
 8001426:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800142a:	f000 fc61 	bl	8001cf0 <HAL_Delay>
	  	  	 		  	  	 	  	  	  		  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5)==0) {
 800142e:	2120      	movs	r1, #32
 8001430:	4808      	ldr	r0, [pc, #32]	@ (8001454 <StartTask02+0x120>)
 8001432:	f003 f859 	bl	80044e8 <HAL_GPIO_ReadPin>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d106      	bne.n	800144a <StartTask02+0x116>

	  	  	 		  	  	 	  	  	  	  	  			  movedown=1;
 800143c:	4b0b      	ldr	r3, [pc, #44]	@ (800146c <StartTask02+0x138>)
 800143e:	2201      	movs	r2, #1
 8001440:	701a      	strb	r2, [r3, #0]
 8001442:	e002      	b.n	800144a <StartTask02+0x116>
	  	  	 		  	  	 	  	  	  		  }
	  	  	 		  	  	 	  	  	  	  	  	  }
	  	  	 		  	  	 	  	   	   	   	   	  else
	  	  	 		  	  	 	  	  	  	  	  	  {
	  	  	 		  	  	 	  	   	   movedown=0;
 8001444:	4b09      	ldr	r3, [pc, #36]	@ (800146c <StartTask02+0x138>)
 8001446:	2200      	movs	r2, #0
 8001448:	701a      	strb	r2, [r3, #0]
	  	  	 		  	  	 	  	  	  	  	  	  }
    osDelay(1);
 800144a:	2001      	movs	r0, #1
 800144c:	f009 fbf4 	bl	800ac38 <osDelay>
	  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)==0) {
 8001450:	e774      	b.n	800133c <StartTask02+0x8>
 8001452:	bf00      	nop
 8001454:	48000800 	.word	0x48000800
 8001458:	2000007c 	.word	0x2000007c
 800145c:	2000007d 	.word	0x2000007d
 8001460:	48000400 	.word	0x48000400
 8001464:	2000007e 	.word	0x2000007e
 8001468:	2000007f 	.word	0x2000007f
 800146c:	20000080 	.word	0x20000080

08001470 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a04      	ldr	r2, [pc, #16]	@ (8001490 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d101      	bne.n	8001486 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001482:	f000 fc17 	bl	8001cb4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001486:	bf00      	nop
 8001488:	3708      	adds	r7, #8
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	40012c00 	.word	0x40012c00

08001494 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001498:	b672      	cpsid	i
}
 800149a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800149c:	bf00      	nop
 800149e:	e7fd      	b.n	800149c <Error_Handler+0x8>

080014a0 <HAL_MspInit>:
void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef *hhrtim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014a6:	4b12      	ldr	r3, [pc, #72]	@ (80014f0 <HAL_MspInit+0x50>)
 80014a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014aa:	4a11      	ldr	r2, [pc, #68]	@ (80014f0 <HAL_MspInit+0x50>)
 80014ac:	f043 0301 	orr.w	r3, r3, #1
 80014b0:	6613      	str	r3, [r2, #96]	@ 0x60
 80014b2:	4b0f      	ldr	r3, [pc, #60]	@ (80014f0 <HAL_MspInit+0x50>)
 80014b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014b6:	f003 0301 	and.w	r3, r3, #1
 80014ba:	607b      	str	r3, [r7, #4]
 80014bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014be:	4b0c      	ldr	r3, [pc, #48]	@ (80014f0 <HAL_MspInit+0x50>)
 80014c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014c2:	4a0b      	ldr	r2, [pc, #44]	@ (80014f0 <HAL_MspInit+0x50>)
 80014c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80014ca:	4b09      	ldr	r3, [pc, #36]	@ (80014f0 <HAL_MspInit+0x50>)
 80014cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014d2:	603b      	str	r3, [r7, #0]
 80014d4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80014d6:	2200      	movs	r2, #0
 80014d8:	210f      	movs	r1, #15
 80014da:	f06f 0001 	mvn.w	r0, #1
 80014de:	f002 fbbd 	bl	8003c5c <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80014e2:	f005 feb9 	bl	8007258 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014e6:	bf00      	nop
 80014e8:	3708      	adds	r7, #8
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	40021000 	.word	0x40021000

080014f4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b0a0      	sub	sp, #128	@ 0x80
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014fc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001500:	2200      	movs	r2, #0
 8001502:	601a      	str	r2, [r3, #0]
 8001504:	605a      	str	r2, [r3, #4]
 8001506:	609a      	str	r2, [r3, #8]
 8001508:	60da      	str	r2, [r3, #12]
 800150a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800150c:	f107 0318 	add.w	r3, r7, #24
 8001510:	2254      	movs	r2, #84	@ 0x54
 8001512:	2100      	movs	r1, #0
 8001514:	4618      	mov	r0, r3
 8001516:	f00c f85f 	bl	800d5d8 <memset>
  if(hadc->Instance==ADC1)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001522:	d154      	bne.n	80015ce <HAL_ADC_MspInit+0xda>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001524:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001528:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800152a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800152e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001530:	f107 0318 	add.w	r3, r7, #24
 8001534:	4618      	mov	r0, r3
 8001536:	f006 fbff 	bl	8007d38 <HAL_RCCEx_PeriphCLKConfig>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d001      	beq.n	8001544 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001540:	f7ff ffa8 	bl	8001494 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001544:	4b24      	ldr	r3, [pc, #144]	@ (80015d8 <HAL_ADC_MspInit+0xe4>)
 8001546:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001548:	4a23      	ldr	r2, [pc, #140]	@ (80015d8 <HAL_ADC_MspInit+0xe4>)
 800154a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800154e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001550:	4b21      	ldr	r3, [pc, #132]	@ (80015d8 <HAL_ADC_MspInit+0xe4>)
 8001552:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001554:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001558:	617b      	str	r3, [r7, #20]
 800155a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800155c:	4b1e      	ldr	r3, [pc, #120]	@ (80015d8 <HAL_ADC_MspInit+0xe4>)
 800155e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001560:	4a1d      	ldr	r2, [pc, #116]	@ (80015d8 <HAL_ADC_MspInit+0xe4>)
 8001562:	f043 0304 	orr.w	r3, r3, #4
 8001566:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001568:	4b1b      	ldr	r3, [pc, #108]	@ (80015d8 <HAL_ADC_MspInit+0xe4>)
 800156a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800156c:	f003 0304 	and.w	r3, r3, #4
 8001570:	613b      	str	r3, [r7, #16]
 8001572:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001574:	4b18      	ldr	r3, [pc, #96]	@ (80015d8 <HAL_ADC_MspInit+0xe4>)
 8001576:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001578:	4a17      	ldr	r2, [pc, #92]	@ (80015d8 <HAL_ADC_MspInit+0xe4>)
 800157a:	f043 0301 	orr.w	r3, r3, #1
 800157e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001580:	4b15      	ldr	r3, [pc, #84]	@ (80015d8 <HAL_ADC_MspInit+0xe4>)
 8001582:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001584:	f003 0301 	and.w	r3, r3, #1
 8001588:	60fb      	str	r3, [r7, #12]
 800158a:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = USBPD_VIN_Pin;
 800158c:	2304      	movs	r3, #4
 800158e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001590:	2303      	movs	r3, #3
 8001592:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001594:	2300      	movs	r3, #0
 8001596:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(USBPD_VIN_GPIO_Port, &GPIO_InitStruct);
 8001598:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800159c:	4619      	mov	r1, r3
 800159e:	480f      	ldr	r0, [pc, #60]	@ (80015dc <HAL_ADC_MspInit+0xe8>)
 80015a0:	f002 fe20 	bl	80041e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCKBOOST_VIN_Pin|BUCKBOOST_I_IN_AVG_Pin|BUCKBOOST_VOUT_Pin;
 80015a4:	230e      	movs	r3, #14
 80015a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015a8:	2303      	movs	r3, #3
 80015aa:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ac:	2300      	movs	r3, #0
 80015ae:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80015b4:	4619      	mov	r1, r3
 80015b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015ba:	f002 fe13 	bl	80041e4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 80015be:	2200      	movs	r2, #0
 80015c0:	2105      	movs	r1, #5
 80015c2:	2012      	movs	r0, #18
 80015c4:	f002 fb4a 	bl	8003c5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80015c8:	2012      	movs	r0, #18
 80015ca:	f002 fb61 	bl	8003c90 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80015ce:	bf00      	nop
 80015d0:	3780      	adds	r7, #128	@ 0x80
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	40021000 	.word	0x40021000
 80015dc:	48000800 	.word	0x48000800

080015e0 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b08c      	sub	sp, #48	@ 0x30
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e8:	f107 031c 	add.w	r3, r7, #28
 80015ec:	2200      	movs	r2, #0
 80015ee:	601a      	str	r2, [r3, #0]
 80015f0:	605a      	str	r2, [r3, #4]
 80015f2:	609a      	str	r2, [r3, #8]
 80015f4:	60da      	str	r2, [r3, #12]
 80015f6:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP2)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a3d      	ldr	r2, [pc, #244]	@ (80016f4 <HAL_COMP_MspInit+0x114>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d119      	bne.n	8001636 <HAL_COMP_MspInit+0x56>
  {
  /* USER CODE BEGIN COMP2_MspInit 0 */

  /* USER CODE END COMP2_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001602:	4b3d      	ldr	r3, [pc, #244]	@ (80016f8 <HAL_COMP_MspInit+0x118>)
 8001604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001606:	4a3c      	ldr	r2, [pc, #240]	@ (80016f8 <HAL_COMP_MspInit+0x118>)
 8001608:	f043 0301 	orr.w	r3, r3, #1
 800160c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800160e:	4b3a      	ldr	r3, [pc, #232]	@ (80016f8 <HAL_COMP_MspInit+0x118>)
 8001610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001612:	f003 0301 	and.w	r3, r3, #1
 8001616:	61bb      	str	r3, [r7, #24]
 8001618:	69bb      	ldr	r3, [r7, #24]
    /**COMP2 GPIO Configuration
    PA7     ------> COMP2_INP
    */
    GPIO_InitStruct.Pin = BUCK_RED_SENSE_Pin;
 800161a:	2380      	movs	r3, #128	@ 0x80
 800161c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800161e:	2303      	movs	r3, #3
 8001620:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001622:	2300      	movs	r3, #0
 8001624:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_RED_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001626:	f107 031c 	add.w	r3, r7, #28
 800162a:	4619      	mov	r1, r3
 800162c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001630:	f002 fdd8 	bl	80041e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP6_MspInit 1 */

  /* USER CODE END COMP6_MspInit 1 */
  }

}
 8001634:	e05a      	b.n	80016ec <HAL_COMP_MspInit+0x10c>
  else if(hcomp->Instance==COMP3)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a30      	ldr	r2, [pc, #192]	@ (80016fc <HAL_COMP_MspInit+0x11c>)
 800163c:	4293      	cmp	r3, r2
 800163e:	d119      	bne.n	8001674 <HAL_COMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001640:	4b2d      	ldr	r3, [pc, #180]	@ (80016f8 <HAL_COMP_MspInit+0x118>)
 8001642:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001644:	4a2c      	ldr	r2, [pc, #176]	@ (80016f8 <HAL_COMP_MspInit+0x118>)
 8001646:	f043 0301 	orr.w	r3, r3, #1
 800164a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800164c:	4b2a      	ldr	r3, [pc, #168]	@ (80016f8 <HAL_COMP_MspInit+0x118>)
 800164e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001650:	f003 0301 	and.w	r3, r3, #1
 8001654:	617b      	str	r3, [r7, #20]
 8001656:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = BUCK_GREEN_SENSE_Pin;
 8001658:	2301      	movs	r3, #1
 800165a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800165c:	2303      	movs	r3, #3
 800165e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001660:	2300      	movs	r3, #0
 8001662:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_GREEN_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001664:	f107 031c 	add.w	r3, r7, #28
 8001668:	4619      	mov	r1, r3
 800166a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800166e:	f002 fdb9 	bl	80041e4 <HAL_GPIO_Init>
}
 8001672:	e03b      	b.n	80016ec <HAL_COMP_MspInit+0x10c>
  else if(hcomp->Instance==COMP4)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a21      	ldr	r2, [pc, #132]	@ (8001700 <HAL_COMP_MspInit+0x120>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d118      	bne.n	80016b0 <HAL_COMP_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800167e:	4b1e      	ldr	r3, [pc, #120]	@ (80016f8 <HAL_COMP_MspInit+0x118>)
 8001680:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001682:	4a1d      	ldr	r2, [pc, #116]	@ (80016f8 <HAL_COMP_MspInit+0x118>)
 8001684:	f043 0302 	orr.w	r3, r3, #2
 8001688:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800168a:	4b1b      	ldr	r3, [pc, #108]	@ (80016f8 <HAL_COMP_MspInit+0x118>)
 800168c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800168e:	f003 0302 	and.w	r3, r3, #2
 8001692:	613b      	str	r3, [r7, #16]
 8001694:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = BUCK_BLUE_SENSE_Pin;
 8001696:	2301      	movs	r3, #1
 8001698:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800169a:	2303      	movs	r3, #3
 800169c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169e:	2300      	movs	r3, #0
 80016a0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_BLUE_SENSE_GPIO_Port, &GPIO_InitStruct);
 80016a2:	f107 031c 	add.w	r3, r7, #28
 80016a6:	4619      	mov	r1, r3
 80016a8:	4816      	ldr	r0, [pc, #88]	@ (8001704 <HAL_COMP_MspInit+0x124>)
 80016aa:	f002 fd9b 	bl	80041e4 <HAL_GPIO_Init>
}
 80016ae:	e01d      	b.n	80016ec <HAL_COMP_MspInit+0x10c>
  else if(hcomp->Instance==COMP6)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4a14      	ldr	r2, [pc, #80]	@ (8001708 <HAL_COMP_MspInit+0x128>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d118      	bne.n	80016ec <HAL_COMP_MspInit+0x10c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016ba:	4b0f      	ldr	r3, [pc, #60]	@ (80016f8 <HAL_COMP_MspInit+0x118>)
 80016bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016be:	4a0e      	ldr	r2, [pc, #56]	@ (80016f8 <HAL_COMP_MspInit+0x118>)
 80016c0:	f043 0302 	orr.w	r3, r3, #2
 80016c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016c6:	4b0c      	ldr	r3, [pc, #48]	@ (80016f8 <HAL_COMP_MspInit+0x118>)
 80016c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ca:	f003 0302 	and.w	r3, r3, #2
 80016ce:	60fb      	str	r3, [r7, #12]
 80016d0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BUCKBOOST_I_IN_SENSE_Pin;
 80016d2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80016d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016d8:	2303      	movs	r3, #3
 80016da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016dc:	2300      	movs	r3, #0
 80016de:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCKBOOST_I_IN_SENSE_GPIO_Port, &GPIO_InitStruct);
 80016e0:	f107 031c 	add.w	r3, r7, #28
 80016e4:	4619      	mov	r1, r3
 80016e6:	4807      	ldr	r0, [pc, #28]	@ (8001704 <HAL_COMP_MspInit+0x124>)
 80016e8:	f002 fd7c 	bl	80041e4 <HAL_GPIO_Init>
}
 80016ec:	bf00      	nop
 80016ee:	3730      	adds	r7, #48	@ 0x30
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	40010204 	.word	0x40010204
 80016f8:	40021000 	.word	0x40021000
 80016fc:	40010208 	.word	0x40010208
 8001700:	4001020c 	.word	0x4001020c
 8001704:	48000400 	.word	0x48000400
 8001708:	40010214 	.word	0x40010214

0800170c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800170c:	b480      	push	{r7}
 800170e:	b087      	sub	sp, #28
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC1)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a1c      	ldr	r2, [pc, #112]	@ (800178c <HAL_DAC_MspInit+0x80>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d10c      	bne.n	8001738 <HAL_DAC_MspInit+0x2c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800171e:	4b1c      	ldr	r3, [pc, #112]	@ (8001790 <HAL_DAC_MspInit+0x84>)
 8001720:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001722:	4a1b      	ldr	r2, [pc, #108]	@ (8001790 <HAL_DAC_MspInit+0x84>)
 8001724:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001728:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800172a:	4b19      	ldr	r3, [pc, #100]	@ (8001790 <HAL_DAC_MspInit+0x84>)
 800172c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800172e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001732:	617b      	str	r3, [r7, #20]
 8001734:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN DAC3_MspInit 1 */

  /* USER CODE END DAC3_MspInit 1 */
  }

}
 8001736:	e022      	b.n	800177e <HAL_DAC_MspInit+0x72>
  else if(hdac->Instance==DAC2)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a15      	ldr	r2, [pc, #84]	@ (8001794 <HAL_DAC_MspInit+0x88>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d10c      	bne.n	800175c <HAL_DAC_MspInit+0x50>
    __HAL_RCC_DAC2_CLK_ENABLE();
 8001742:	4b13      	ldr	r3, [pc, #76]	@ (8001790 <HAL_DAC_MspInit+0x84>)
 8001744:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001746:	4a12      	ldr	r2, [pc, #72]	@ (8001790 <HAL_DAC_MspInit+0x84>)
 8001748:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800174c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800174e:	4b10      	ldr	r3, [pc, #64]	@ (8001790 <HAL_DAC_MspInit+0x84>)
 8001750:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001752:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001756:	613b      	str	r3, [r7, #16]
 8001758:	693b      	ldr	r3, [r7, #16]
}
 800175a:	e010      	b.n	800177e <HAL_DAC_MspInit+0x72>
  else if(hdac->Instance==DAC3)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a0d      	ldr	r2, [pc, #52]	@ (8001798 <HAL_DAC_MspInit+0x8c>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d10b      	bne.n	800177e <HAL_DAC_MspInit+0x72>
    __HAL_RCC_DAC3_CLK_ENABLE();
 8001766:	4b0a      	ldr	r3, [pc, #40]	@ (8001790 <HAL_DAC_MspInit+0x84>)
 8001768:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800176a:	4a09      	ldr	r2, [pc, #36]	@ (8001790 <HAL_DAC_MspInit+0x84>)
 800176c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001770:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001772:	4b07      	ldr	r3, [pc, #28]	@ (8001790 <HAL_DAC_MspInit+0x84>)
 8001774:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001776:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800177a:	60fb      	str	r3, [r7, #12]
 800177c:	68fb      	ldr	r3, [r7, #12]
}
 800177e:	bf00      	nop
 8001780:	371c      	adds	r7, #28
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	50000800 	.word	0x50000800
 8001790:	40021000 	.word	0x40021000
 8001794:	50000c00 	.word	0x50000c00
 8001798:	50001000 	.word	0x50001000

0800179c <HAL_HRTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hhrtim: HRTIM handle pointer
* @retval None
*/
void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hhrtim)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b084      	sub	sp, #16
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  if(hhrtim->Instance==HRTIM1)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a11      	ldr	r2, [pc, #68]	@ (80017f0 <HAL_HRTIM_MspInit+0x54>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d11b      	bne.n	80017e6 <HAL_HRTIM_MspInit+0x4a>
  {
  /* USER CODE BEGIN HRTIM1_MspInit 0 */

  /* USER CODE END HRTIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 80017ae:	4b11      	ldr	r3, [pc, #68]	@ (80017f4 <HAL_HRTIM_MspInit+0x58>)
 80017b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017b2:	4a10      	ldr	r2, [pc, #64]	@ (80017f4 <HAL_HRTIM_MspInit+0x58>)
 80017b4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80017b8:	6613      	str	r3, [r2, #96]	@ 0x60
 80017ba:	4b0e      	ldr	r3, [pc, #56]	@ (80017f4 <HAL_HRTIM_MspInit+0x58>)
 80017bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017be:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80017c2:	60fb      	str	r3, [r7, #12]
 80017c4:	68fb      	ldr	r3, [r7, #12]
    /* HRTIM1 interrupt Init */
    HAL_NVIC_SetPriority(HRTIM1_Master_IRQn, 5, 0);
 80017c6:	2200      	movs	r2, #0
 80017c8:	2105      	movs	r1, #5
 80017ca:	2043      	movs	r0, #67	@ 0x43
 80017cc:	f002 fa46 	bl	8003c5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HRTIM1_Master_IRQn);
 80017d0:	2043      	movs	r0, #67	@ 0x43
 80017d2:	f002 fa5d 	bl	8003c90 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(HRTIM1_TIMF_IRQn, 5, 0);
 80017d6:	2200      	movs	r2, #0
 80017d8:	2105      	movs	r1, #5
 80017da:	204a      	movs	r0, #74	@ 0x4a
 80017dc:	f002 fa3e 	bl	8003c5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HRTIM1_TIMF_IRQn);
 80017e0:	204a      	movs	r0, #74	@ 0x4a
 80017e2:	f002 fa55 	bl	8003c90 <HAL_NVIC_EnableIRQ>

  /* USER CODE END HRTIM1_MspInit 1 */

  }

}
 80017e6:	bf00      	nop
 80017e8:	3710      	adds	r7, #16
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	40016800 	.word	0x40016800
 80017f4:	40021000 	.word	0x40021000

080017f8 <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hhrtim)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b08a      	sub	sp, #40	@ 0x28
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001800:	f107 0314 	add.w	r3, r7, #20
 8001804:	2200      	movs	r2, #0
 8001806:	601a      	str	r2, [r3, #0]
 8001808:	605a      	str	r2, [r3, #4]
 800180a:	609a      	str	r2, [r3, #8]
 800180c:	60da      	str	r2, [r3, #12]
 800180e:	611a      	str	r2, [r3, #16]
  if(hhrtim->Instance==HRTIM1)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a37      	ldr	r2, [pc, #220]	@ (80018f4 <HAL_HRTIM_MspPostInit+0xfc>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d167      	bne.n	80018ea <HAL_HRTIM_MspPostInit+0xf2>
  {
  /* USER CODE BEGIN HRTIM1_MspPostInit 0 */

  /* USER CODE END HRTIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800181a:	4b37      	ldr	r3, [pc, #220]	@ (80018f8 <HAL_HRTIM_MspPostInit+0x100>)
 800181c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800181e:	4a36      	ldr	r2, [pc, #216]	@ (80018f8 <HAL_HRTIM_MspPostInit+0x100>)
 8001820:	f043 0302 	orr.w	r3, r3, #2
 8001824:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001826:	4b34      	ldr	r3, [pc, #208]	@ (80018f8 <HAL_HRTIM_MspPostInit+0x100>)
 8001828:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800182a:	f003 0302 	and.w	r3, r3, #2
 800182e:	613b      	str	r3, [r7, #16]
 8001830:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001832:	4b31      	ldr	r3, [pc, #196]	@ (80018f8 <HAL_HRTIM_MspPostInit+0x100>)
 8001834:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001836:	4a30      	ldr	r2, [pc, #192]	@ (80018f8 <HAL_HRTIM_MspPostInit+0x100>)
 8001838:	f043 0304 	orr.w	r3, r3, #4
 800183c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800183e:	4b2e      	ldr	r3, [pc, #184]	@ (80018f8 <HAL_HRTIM_MspPostInit+0x100>)
 8001840:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001842:	f003 0304 	and.w	r3, r3, #4
 8001846:	60fb      	str	r3, [r7, #12]
 8001848:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800184a:	4b2b      	ldr	r3, [pc, #172]	@ (80018f8 <HAL_HRTIM_MspPostInit+0x100>)
 800184c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800184e:	4a2a      	ldr	r2, [pc, #168]	@ (80018f8 <HAL_HRTIM_MspPostInit+0x100>)
 8001850:	f043 0301 	orr.w	r3, r3, #1
 8001854:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001856:	4b28      	ldr	r3, [pc, #160]	@ (80018f8 <HAL_HRTIM_MspPostInit+0x100>)
 8001858:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800185a:	f003 0301 	and.w	r3, r3, #1
 800185e:	60bb      	str	r3, [r7, #8]
 8001860:	68bb      	ldr	r3, [r7, #8]
    PC6     ------> HRTIM1_CHF1
    PC7     ------> HRTIM1_CHF2
    PC8     ------> HRTIM1_CHE1
    PA8     ------> HRTIM1_CHA1
    */
    GPIO_InitStruct.Pin = BUCKBOOST_P1_DRIVE_Pin|BUCKBOOST_N1_DRIVE_Pin|BUCKBOOST_N2_DRIVE_Pin|BUCKBOOST_P2_DRIVE_Pin;
 8001862:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001866:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001868:	2302      	movs	r3, #2
 800186a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186c:	2300      	movs	r3, #0
 800186e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001870:	2303      	movs	r3, #3
 8001872:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8001874:	230d      	movs	r3, #13
 8001876:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001878:	f107 0314 	add.w	r3, r7, #20
 800187c:	4619      	mov	r1, r3
 800187e:	481f      	ldr	r0, [pc, #124]	@ (80018fc <HAL_HRTIM_MspPostInit+0x104>)
 8001880:	f002 fcb0 	bl	80041e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCK_RED_DRIVE_Pin|RC_TP4_Pin;
 8001884:	23c0      	movs	r3, #192	@ 0xc0
 8001886:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001888:	2302      	movs	r3, #2
 800188a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188c:	2300      	movs	r3, #0
 800188e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001890:	2303      	movs	r3, #3
 8001892:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8001894:	230d      	movs	r3, #13
 8001896:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001898:	f107 0314 	add.w	r3, r7, #20
 800189c:	4619      	mov	r1, r3
 800189e:	4818      	ldr	r0, [pc, #96]	@ (8001900 <HAL_HRTIM_MspPostInit+0x108>)
 80018a0:	f002 fca0 	bl	80041e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCK_GREEN_DRIVE_Pin;
 80018a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018aa:	2302      	movs	r3, #2
 80018ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ae:	2300      	movs	r3, #0
 80018b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018b2:	2303      	movs	r3, #3
 80018b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_HRTIM1;
 80018b6:	2303      	movs	r3, #3
 80018b8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_GREEN_DRIVE_GPIO_Port, &GPIO_InitStruct);
 80018ba:	f107 0314 	add.w	r3, r7, #20
 80018be:	4619      	mov	r1, r3
 80018c0:	480f      	ldr	r0, [pc, #60]	@ (8001900 <HAL_HRTIM_MspPostInit+0x108>)
 80018c2:	f002 fc8f 	bl	80041e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCK_BLUE_DRIVE_Pin;
 80018c6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018cc:	2302      	movs	r3, #2
 80018ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d0:	2300      	movs	r3, #0
 80018d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018d4:	2303      	movs	r3, #3
 80018d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 80018d8:	230d      	movs	r3, #13
 80018da:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_BLUE_DRIVE_GPIO_Port, &GPIO_InitStruct);
 80018dc:	f107 0314 	add.w	r3, r7, #20
 80018e0:	4619      	mov	r1, r3
 80018e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018e6:	f002 fc7d 	bl	80041e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

  /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 80018ea:	bf00      	nop
 80018ec:	3728      	adds	r7, #40	@ 0x28
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	40016800 	.word	0x40016800
 80018f8:	40021000 	.word	0x40021000
 80018fc:	48000400 	.word	0x48000400
 8001900:	48000800 	.word	0x48000800

08001904 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b09e      	sub	sp, #120	@ 0x78
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800190c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	605a      	str	r2, [r3, #4]
 8001916:	609a      	str	r2, [r3, #8]
 8001918:	60da      	str	r2, [r3, #12]
 800191a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800191c:	f107 0310 	add.w	r3, r7, #16
 8001920:	2254      	movs	r2, #84	@ 0x54
 8001922:	2100      	movs	r1, #0
 8001924:	4618      	mov	r0, r3
 8001926:	f00b fe57 	bl	800d5d8 <memset>
  if(huart->Instance==USART3)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a23      	ldr	r2, [pc, #140]	@ (80019bc <HAL_UART_MspInit+0xb8>)
 8001930:	4293      	cmp	r3, r2
 8001932:	d13e      	bne.n	80019b2 <HAL_UART_MspInit+0xae>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001934:	2304      	movs	r3, #4
 8001936:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001938:	2300      	movs	r3, #0
 800193a:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800193c:	f107 0310 	add.w	r3, r7, #16
 8001940:	4618      	mov	r0, r3
 8001942:	f006 f9f9 	bl	8007d38 <HAL_RCCEx_PeriphCLKConfig>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d001      	beq.n	8001950 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800194c:	f7ff fda2 	bl	8001494 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001950:	4b1b      	ldr	r3, [pc, #108]	@ (80019c0 <HAL_UART_MspInit+0xbc>)
 8001952:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001954:	4a1a      	ldr	r2, [pc, #104]	@ (80019c0 <HAL_UART_MspInit+0xbc>)
 8001956:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800195a:	6593      	str	r3, [r2, #88]	@ 0x58
 800195c:	4b18      	ldr	r3, [pc, #96]	@ (80019c0 <HAL_UART_MspInit+0xbc>)
 800195e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001960:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001964:	60fb      	str	r3, [r7, #12]
 8001966:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001968:	4b15      	ldr	r3, [pc, #84]	@ (80019c0 <HAL_UART_MspInit+0xbc>)
 800196a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800196c:	4a14      	ldr	r2, [pc, #80]	@ (80019c0 <HAL_UART_MspInit+0xbc>)
 800196e:	f043 0304 	orr.w	r3, r3, #4
 8001972:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001974:	4b12      	ldr	r3, [pc, #72]	@ (80019c0 <HAL_UART_MspInit+0xbc>)
 8001976:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001978:	f003 0304 	and.w	r3, r3, #4
 800197c:	60bb      	str	r3, [r7, #8]
 800197e:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = USART3_TX_Pin|USART3_RX_Pin;
 8001980:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001984:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001986:	2302      	movs	r3, #2
 8001988:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198a:	2300      	movs	r3, #0
 800198c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800198e:	2301      	movs	r3, #1
 8001990:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001992:	2307      	movs	r3, #7
 8001994:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001996:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800199a:	4619      	mov	r1, r3
 800199c:	4809      	ldr	r0, [pc, #36]	@ (80019c4 <HAL_UART_MspInit+0xc0>)
 800199e:	f002 fc21 	bl	80041e4 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80019a2:	2200      	movs	r2, #0
 80019a4:	2105      	movs	r1, #5
 80019a6:	2027      	movs	r0, #39	@ 0x27
 80019a8:	f002 f958 	bl	8003c5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80019ac:	2027      	movs	r0, #39	@ 0x27
 80019ae:	f002 f96f 	bl	8003c90 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 80019b2:	bf00      	nop
 80019b4:	3778      	adds	r7, #120	@ 0x78
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	40004800 	.word	0x40004800
 80019c0:	40021000 	.word	0x40021000
 80019c4:	48000800 	.word	0x48000800

080019c8 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b098      	sub	sp, #96	@ 0x60
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019d0:	f107 030c 	add.w	r3, r7, #12
 80019d4:	2254      	movs	r2, #84	@ 0x54
 80019d6:	2100      	movs	r1, #0
 80019d8:	4618      	mov	r0, r3
 80019da:	f00b fdfd 	bl	800d5d8 <memset>
  if(hpcd->Instance==USB)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a15      	ldr	r2, [pc, #84]	@ (8001a38 <HAL_PCD_MspInit+0x70>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d122      	bne.n	8001a2e <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80019e8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019ec:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80019ee:	2300      	movs	r3, #0
 80019f0:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019f2:	f107 030c 	add.w	r3, r7, #12
 80019f6:	4618      	mov	r0, r3
 80019f8:	f006 f99e 	bl	8007d38 <HAL_RCCEx_PeriphCLKConfig>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 8001a02:	f7ff fd47 	bl	8001494 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001a06:	4b0d      	ldr	r3, [pc, #52]	@ (8001a3c <HAL_PCD_MspInit+0x74>)
 8001a08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a0a:	4a0c      	ldr	r2, [pc, #48]	@ (8001a3c <HAL_PCD_MspInit+0x74>)
 8001a0c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001a10:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a12:	4b0a      	ldr	r3, [pc, #40]	@ (8001a3c <HAL_PCD_MspInit+0x74>)
 8001a14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a16:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001a1a:	60bb      	str	r3, [r7, #8]
 8001a1c:	68bb      	ldr	r3, [r7, #8]
    /* USB interrupt Init */
    HAL_NVIC_SetPriority(USB_HP_IRQn, 5, 0);
 8001a1e:	2200      	movs	r2, #0
 8001a20:	2105      	movs	r1, #5
 8001a22:	2013      	movs	r0, #19
 8001a24:	f002 f91a 	bl	8003c5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_IRQn);
 8001a28:	2013      	movs	r0, #19
 8001a2a:	f002 f931 	bl	8003c90 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USB_MspInit 1 */

  }

}
 8001a2e:	bf00      	nop
 8001a30:	3760      	adds	r7, #96	@ 0x60
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	40005c00 	.word	0x40005c00
 8001a3c:	40021000 	.word	0x40021000

08001a40 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b08c      	sub	sp, #48	@ 0x30
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001a50:	4b2c      	ldr	r3, [pc, #176]	@ (8001b04 <HAL_InitTick+0xc4>)
 8001a52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a54:	4a2b      	ldr	r2, [pc, #172]	@ (8001b04 <HAL_InitTick+0xc4>)
 8001a56:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001a5a:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a5c:	4b29      	ldr	r3, [pc, #164]	@ (8001b04 <HAL_InitTick+0xc4>)
 8001a5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001a64:	60bb      	str	r3, [r7, #8]
 8001a66:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001a68:	f107 020c 	add.w	r2, r7, #12
 8001a6c:	f107 0310 	add.w	r3, r7, #16
 8001a70:	4611      	mov	r1, r2
 8001a72:	4618      	mov	r0, r3
 8001a74:	f006 f8e8 	bl	8007c48 <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001a78:	f006 f8d0 	bl	8007c1c <HAL_RCC_GetPCLK2Freq>
 8001a7c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001a7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a80:	4a21      	ldr	r2, [pc, #132]	@ (8001b08 <HAL_InitTick+0xc8>)
 8001a82:	fba2 2303 	umull	r2, r3, r2, r3
 8001a86:	0c9b      	lsrs	r3, r3, #18
 8001a88:	3b01      	subs	r3, #1
 8001a8a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001a8c:	4b1f      	ldr	r3, [pc, #124]	@ (8001b0c <HAL_InitTick+0xcc>)
 8001a8e:	4a20      	ldr	r2, [pc, #128]	@ (8001b10 <HAL_InitTick+0xd0>)
 8001a90:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001a92:	4b1e      	ldr	r3, [pc, #120]	@ (8001b0c <HAL_InitTick+0xcc>)
 8001a94:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a98:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001a9a:	4a1c      	ldr	r2, [pc, #112]	@ (8001b0c <HAL_InitTick+0xcc>)
 8001a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a9e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001aa0:	4b1a      	ldr	r3, [pc, #104]	@ (8001b0c <HAL_InitTick+0xcc>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aa6:	4b19      	ldr	r3, [pc, #100]	@ (8001b0c <HAL_InitTick+0xcc>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 8001aac:	4817      	ldr	r0, [pc, #92]	@ (8001b0c <HAL_InitTick+0xcc>)
 8001aae:	f006 fb91 	bl	80081d4 <HAL_TIM_Base_Init>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001ab8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d11b      	bne.n	8001af8 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001ac0:	4812      	ldr	r0, [pc, #72]	@ (8001b0c <HAL_InitTick+0xcc>)
 8001ac2:	f006 fbe9 	bl	8008298 <HAL_TIM_Base_Start_IT>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001acc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d111      	bne.n	8001af8 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001ad4:	2019      	movs	r0, #25
 8001ad6:	f002 f8db 	bl	8003c90 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2b0f      	cmp	r3, #15
 8001ade:	d808      	bhi.n	8001af2 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	6879      	ldr	r1, [r7, #4]
 8001ae4:	2019      	movs	r0, #25
 8001ae6:	f002 f8b9 	bl	8003c5c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001aea:	4a0a      	ldr	r2, [pc, #40]	@ (8001b14 <HAL_InitTick+0xd4>)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6013      	str	r3, [r2, #0]
 8001af0:	e002      	b.n	8001af8 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001af8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	3730      	adds	r7, #48	@ 0x30
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	40021000 	.word	0x40021000
 8001b08:	431bde83 	.word	0x431bde83
 8001b0c:	20000630 	.word	0x20000630
 8001b10:	40012c00 	.word	0x40012c00
 8001b14:	20000004 	.word	0x20000004

08001b18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b1c:	bf00      	nop
 8001b1e:	e7fd      	b.n	8001b1c <NMI_Handler+0x4>

08001b20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b24:	bf00      	nop
 8001b26:	e7fd      	b.n	8001b24 <HardFault_Handler+0x4>

08001b28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b2c:	bf00      	nop
 8001b2e:	e7fd      	b.n	8001b2c <MemManage_Handler+0x4>

08001b30 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b34:	bf00      	nop
 8001b36:	e7fd      	b.n	8001b34 <BusFault_Handler+0x4>

08001b38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b3c:	bf00      	nop
 8001b3e:	e7fd      	b.n	8001b3c <UsageFault_Handler+0x4>

08001b40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b44:	bf00      	nop
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr

08001b4e <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001b4e:	b580      	push	{r7, lr}
 8001b50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_RIGHT_Pin);
 8001b52:	2004      	movs	r0, #4
 8001b54:	f002 fd12 	bl	800457c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001b58:	bf00      	nop
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_LEFT_Pin);
 8001b60:	2010      	movs	r0, #16
 8001b62:	f002 fd0b 	bl	800457c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001b66:	bf00      	nop
 8001b68:	bd80      	pop	{r7, pc}
	...

08001b6c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001b70:	4802      	ldr	r0, [pc, #8]	@ (8001b7c <ADC1_2_IRQHandler+0x10>)
 8001b72:	f000 fcb3 	bl	80024dc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001b76:	bf00      	nop
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	20000084 	.word	0x20000084

08001b80 <USB_HP_IRQHandler>:

/**
  * @brief This function handles USB high priority interrupt remap.
  */
void USB_HP_IRQHandler(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_IRQn 0 */

  /* USER CODE END USB_HP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001b84:	4802      	ldr	r0, [pc, #8]	@ (8001b90 <USB_HP_IRQHandler+0x10>)
 8001b86:	f004 f86b 	bl	8005c60 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_HP_IRQn 1 */

  /* USER CODE END USB_HP_IRQn 1 */
}
 8001b8a:	bf00      	nop
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	2000034c 	.word	0x2000034c

08001b94 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_DOWN_Pin);
 8001b98:	2020      	movs	r0, #32
 8001b9a:	f002 fcef 	bl	800457c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001b9e:	bf00      	nop
 8001ba0:	bd80      	pop	{r7, pc}
	...

08001ba4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001ba8:	4802      	ldr	r0, [pc, #8]	@ (8001bb4 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001baa:	f006 fbed 	bl	8008388 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001bae:	bf00      	nop
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	20000630 	.word	0x20000630

08001bb8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001bbc:	4802      	ldr	r0, [pc, #8]	@ (8001bc8 <USART3_IRQHandler+0x10>)
 8001bbe:	f006 fea5 	bl	800890c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001bc2:	bf00      	nop
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	200002b8 	.word	0x200002b8

08001bcc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_UP_Pin);
 8001bd0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001bd4:	f002 fcd2 	bl	800457c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_SEL_Pin);
 8001bd8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001bdc:	f002 fcce 	bl	800457c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001be0:	bf00      	nop
 8001be2:	bd80      	pop	{r7, pc}

08001be4 <HRTIM1_Master_IRQHandler>:

/**
  * @brief This function handles HRTIM master timer global interrupt.
  */
void HRTIM1_Master_IRQHandler(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HRTIM1_Master_IRQn 0 */

  /* USER CODE END HRTIM1_Master_IRQn 0 */
  HAL_HRTIM_IRQHandler(&hhrtim1,HRTIM_TIMERINDEX_MASTER);
 8001be8:	2106      	movs	r1, #6
 8001bea:	4802      	ldr	r0, [pc, #8]	@ (8001bf4 <HRTIM1_Master_IRQHandler+0x10>)
 8001bec:	f002 ff5f 	bl	8004aae <HAL_HRTIM_IRQHandler>
  /* USER CODE BEGIN HRTIM1_Master_IRQn 1 */

  /* USER CODE END HRTIM1_Master_IRQn 1 */
}
 8001bf0:	bf00      	nop
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	200001bc 	.word	0x200001bc

08001bf8 <HRTIM1_TIMF_IRQHandler>:

/**
  * @brief This function handles HRTIM timer F global interrupt.
  */
void HRTIM1_TIMF_IRQHandler(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HRTIM1_TIMF_IRQn 0 */

  /* USER CODE END HRTIM1_TIMF_IRQn 0 */
  HAL_HRTIM_IRQHandler(&hhrtim1,HRTIM_TIMERINDEX_TIMER_F);
 8001bfc:	2105      	movs	r1, #5
 8001bfe:	4802      	ldr	r0, [pc, #8]	@ (8001c08 <HRTIM1_TIMF_IRQHandler+0x10>)
 8001c00:	f002 ff55 	bl	8004aae <HAL_HRTIM_IRQHandler>
  /* USER CODE BEGIN HRTIM1_TIMF_IRQn 1 */

  /* USER CODE END HRTIM1_TIMF_IRQn 1 */
}
 8001c04:	bf00      	nop
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	200001bc 	.word	0x200001bc

08001c0c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001c10:	4b06      	ldr	r3, [pc, #24]	@ (8001c2c <SystemInit+0x20>)
 8001c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c16:	4a05      	ldr	r2, [pc, #20]	@ (8001c2c <SystemInit+0x20>)
 8001c18:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c1c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c20:	bf00      	nop
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr
 8001c2a:	bf00      	nop
 8001c2c:	e000ed00 	.word	0xe000ed00

08001c30 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001c30:	480d      	ldr	r0, [pc, #52]	@ (8001c68 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001c32:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c34:	f7ff ffea 	bl	8001c0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c38:	480c      	ldr	r0, [pc, #48]	@ (8001c6c <LoopForever+0x6>)
  ldr r1, =_edata
 8001c3a:	490d      	ldr	r1, [pc, #52]	@ (8001c70 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c3c:	4a0d      	ldr	r2, [pc, #52]	@ (8001c74 <LoopForever+0xe>)
  movs r3, #0
 8001c3e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001c40:	e002      	b.n	8001c48 <LoopCopyDataInit>

08001c42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c46:	3304      	adds	r3, #4

08001c48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c4c:	d3f9      	bcc.n	8001c42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c4e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c78 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c50:	4c0a      	ldr	r4, [pc, #40]	@ (8001c7c <LoopForever+0x16>)
  movs r3, #0
 8001c52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c54:	e001      	b.n	8001c5a <LoopFillZerobss>

08001c56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c58:	3204      	adds	r2, #4

08001c5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c5c:	d3fb      	bcc.n	8001c56 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c5e:	f00b fd19 	bl	800d694 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c62:	f7fe fc55 	bl	8000510 <main>

08001c66 <LoopForever>:

LoopForever:
    b LoopForever
 8001c66:	e7fe      	b.n	8001c66 <LoopForever>
  ldr   r0, =_estack
 8001c68:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c70:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001c74:	0800d888 	.word	0x0800d888
  ldr r2, =_sbss
 8001c78:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001c7c:	20003cb8 	.word	0x20003cb8

08001c80 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c80:	e7fe      	b.n	8001c80 <ADC3_IRQHandler>

08001c82 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c82:	b580      	push	{r7, lr}
 8001c84:	b082      	sub	sp, #8
 8001c86:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c8c:	2003      	movs	r0, #3
 8001c8e:	f001 ffda 	bl	8003c46 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c92:	200f      	movs	r0, #15
 8001c94:	f7ff fed4 	bl	8001a40 <HAL_InitTick>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d002      	beq.n	8001ca4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	71fb      	strb	r3, [r7, #7]
 8001ca2:	e001      	b.n	8001ca8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ca4:	f7ff fbfc 	bl	80014a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ca8:	79fb      	ldrb	r3, [r7, #7]

}
 8001caa:	4618      	mov	r0, r3
 8001cac:	3708      	adds	r7, #8
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
	...

08001cb4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cb8:	4b05      	ldr	r3, [pc, #20]	@ (8001cd0 <HAL_IncTick+0x1c>)
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	4b05      	ldr	r3, [pc, #20]	@ (8001cd4 <HAL_IncTick+0x20>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4413      	add	r3, r2
 8001cc2:	4a03      	ldr	r2, [pc, #12]	@ (8001cd0 <HAL_IncTick+0x1c>)
 8001cc4:	6013      	str	r3, [r2, #0]
}
 8001cc6:	bf00      	nop
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr
 8001cd0:	2000067c 	.word	0x2000067c
 8001cd4:	20000008 	.word	0x20000008

08001cd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  return uwTick;
 8001cdc:	4b03      	ldr	r3, [pc, #12]	@ (8001cec <HAL_GetTick+0x14>)
 8001cde:	681b      	ldr	r3, [r3, #0]
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr
 8001cea:	bf00      	nop
 8001cec:	2000067c 	.word	0x2000067c

08001cf0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cf8:	f7ff ffee 	bl	8001cd8 <HAL_GetTick>
 8001cfc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d08:	d004      	beq.n	8001d14 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d0a:	4b09      	ldr	r3, [pc, #36]	@ (8001d30 <HAL_Delay+0x40>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	68fa      	ldr	r2, [r7, #12]
 8001d10:	4413      	add	r3, r2
 8001d12:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d14:	bf00      	nop
 8001d16:	f7ff ffdf 	bl	8001cd8 <HAL_GetTick>
 8001d1a:	4602      	mov	r2, r0
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	1ad3      	subs	r3, r2, r3
 8001d20:	68fa      	ldr	r2, [r7, #12]
 8001d22:	429a      	cmp	r2, r3
 8001d24:	d8f7      	bhi.n	8001d16 <HAL_Delay+0x26>
  {
  }
}
 8001d26:	bf00      	nop
 8001d28:	bf00      	nop
 8001d2a:	3710      	adds	r7, #16
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	20000008 	.word	0x20000008

08001d34 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
 8001d3c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	689b      	ldr	r3, [r3, #8]
 8001d42:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	431a      	orrs	r2, r3
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	609a      	str	r2, [r3, #8]
}
 8001d4e:	bf00      	nop
 8001d50:	370c      	adds	r7, #12
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr

08001d5a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001d5a:	b480      	push	{r7}
 8001d5c:	b083      	sub	sp, #12
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	6078      	str	r0, [r7, #4]
 8001d62:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	431a      	orrs	r2, r3
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	609a      	str	r2, [r3, #8]
}
 8001d74:	bf00      	nop
 8001d76:	370c      	adds	r7, #12
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr

08001d80 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	689b      	ldr	r3, [r3, #8]
 8001d8c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	370c      	adds	r7, #12
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr

08001d9c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b087      	sub	sp, #28
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	60f8      	str	r0, [r7, #12]
 8001da4:	60b9      	str	r1, [r7, #8]
 8001da6:	607a      	str	r2, [r7, #4]
 8001da8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	3360      	adds	r3, #96	@ 0x60
 8001dae:	461a      	mov	r2, r3
 8001db0:	68bb      	ldr	r3, [r7, #8]
 8001db2:	009b      	lsls	r3, r3, #2
 8001db4:	4413      	add	r3, r2
 8001db6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	4b08      	ldr	r3, [pc, #32]	@ (8001de0 <LL_ADC_SetOffset+0x44>)
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	687a      	ldr	r2, [r7, #4]
 8001dc2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001dc6:	683a      	ldr	r2, [r7, #0]
 8001dc8:	430a      	orrs	r2, r1
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001dd4:	bf00      	nop
 8001dd6:	371c      	adds	r7, #28
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr
 8001de0:	03fff000 	.word	0x03fff000

08001de4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b085      	sub	sp, #20
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
 8001dec:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	3360      	adds	r3, #96	@ 0x60
 8001df2:	461a      	mov	r2, r3
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	009b      	lsls	r3, r3, #2
 8001df8:	4413      	add	r3, r2
 8001dfa:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3714      	adds	r7, #20
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr

08001e10 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b087      	sub	sp, #28
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	60f8      	str	r0, [r7, #12]
 8001e18:	60b9      	str	r1, [r7, #8]
 8001e1a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	3360      	adds	r3, #96	@ 0x60
 8001e20:	461a      	mov	r2, r3
 8001e22:	68bb      	ldr	r3, [r7, #8]
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	4413      	add	r3, r2
 8001e28:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	431a      	orrs	r2, r3
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001e3a:	bf00      	nop
 8001e3c:	371c      	adds	r7, #28
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr

08001e46 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001e46:	b480      	push	{r7}
 8001e48:	b087      	sub	sp, #28
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	60f8      	str	r0, [r7, #12]
 8001e4e:	60b9      	str	r1, [r7, #8]
 8001e50:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	3360      	adds	r3, #96	@ 0x60
 8001e56:	461a      	mov	r2, r3
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	009b      	lsls	r3, r3, #2
 8001e5c:	4413      	add	r3, r2
 8001e5e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e60:	697b      	ldr	r3, [r7, #20]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	431a      	orrs	r2, r3
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001e70:	bf00      	nop
 8001e72:	371c      	adds	r7, #28
 8001e74:	46bd      	mov	sp, r7
 8001e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7a:	4770      	bx	lr

08001e7c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b087      	sub	sp, #28
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	60f8      	str	r0, [r7, #12]
 8001e84:	60b9      	str	r1, [r7, #8]
 8001e86:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	3360      	adds	r3, #96	@ 0x60
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	009b      	lsls	r3, r3, #2
 8001e92:	4413      	add	r3, r2
 8001e94:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	431a      	orrs	r2, r3
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001ea6:	bf00      	nop
 8001ea8:	371c      	adds	r7, #28
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb0:	4770      	bx	lr

08001eb2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001eb2:	b480      	push	{r7}
 8001eb4:	b083      	sub	sp, #12
 8001eb6:	af00      	add	r7, sp, #0
 8001eb8:	6078      	str	r0, [r7, #4]
 8001eba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	695b      	ldr	r3, [r3, #20]
 8001ec0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	431a      	orrs	r2, r3
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	615a      	str	r2, [r3, #20]
}
 8001ecc:	bf00      	nop
 8001ece:	370c      	adds	r7, #12
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr

08001ed8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b083      	sub	sp, #12
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	68db      	ldr	r3, [r3, #12]
 8001ee4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d101      	bne.n	8001ef0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001eec:	2301      	movs	r3, #1
 8001eee:	e000      	b.n	8001ef2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001ef0:	2300      	movs	r3, #0
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	370c      	adds	r7, #12
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr

08001efe <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001efe:	b480      	push	{r7}
 8001f00:	b087      	sub	sp, #28
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	60f8      	str	r0, [r7, #12]
 8001f06:	60b9      	str	r1, [r7, #8]
 8001f08:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	3330      	adds	r3, #48	@ 0x30
 8001f0e:	461a      	mov	r2, r3
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	0a1b      	lsrs	r3, r3, #8
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	f003 030c 	and.w	r3, r3, #12
 8001f1a:	4413      	add	r3, r2
 8001f1c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	68bb      	ldr	r3, [r7, #8]
 8001f24:	f003 031f 	and.w	r3, r3, #31
 8001f28:	211f      	movs	r1, #31
 8001f2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f2e:	43db      	mvns	r3, r3
 8001f30:	401a      	ands	r2, r3
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	0e9b      	lsrs	r3, r3, #26
 8001f36:	f003 011f 	and.w	r1, r3, #31
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	f003 031f 	and.w	r3, r3, #31
 8001f40:	fa01 f303 	lsl.w	r3, r1, r3
 8001f44:	431a      	orrs	r2, r3
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001f4a:	bf00      	nop
 8001f4c:	371c      	adds	r7, #28
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr

08001f56 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001f56:	b480      	push	{r7}
 8001f58:	b083      	sub	sp, #12
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f62:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d101      	bne.n	8001f6e <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e000      	b.n	8001f70 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001f6e:	2300      	movs	r3, #0
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	370c      	adds	r7, #12
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr

08001f7c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b087      	sub	sp, #28
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	60f8      	str	r0, [r7, #12]
 8001f84:	60b9      	str	r1, [r7, #8]
 8001f86:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	3314      	adds	r3, #20
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	0e5b      	lsrs	r3, r3, #25
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	f003 0304 	and.w	r3, r3, #4
 8001f98:	4413      	add	r3, r2
 8001f9a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	0d1b      	lsrs	r3, r3, #20
 8001fa4:	f003 031f 	and.w	r3, r3, #31
 8001fa8:	2107      	movs	r1, #7
 8001faa:	fa01 f303 	lsl.w	r3, r1, r3
 8001fae:	43db      	mvns	r3, r3
 8001fb0:	401a      	ands	r2, r3
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	0d1b      	lsrs	r3, r3, #20
 8001fb6:	f003 031f 	and.w	r3, r3, #31
 8001fba:	6879      	ldr	r1, [r7, #4]
 8001fbc:	fa01 f303 	lsl.w	r3, r1, r3
 8001fc0:	431a      	orrs	r2, r3
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001fc6:	bf00      	nop
 8001fc8:	371c      	adds	r7, #28
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr
	...

08001fd4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b085      	sub	sp, #20
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	60f8      	str	r0, [r7, #12]
 8001fdc:	60b9      	str	r1, [r7, #8]
 8001fde:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fec:	43db      	mvns	r3, r3
 8001fee:	401a      	ands	r2, r3
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	f003 0318 	and.w	r3, r3, #24
 8001ff6:	4908      	ldr	r1, [pc, #32]	@ (8002018 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001ff8:	40d9      	lsrs	r1, r3
 8001ffa:	68bb      	ldr	r3, [r7, #8]
 8001ffc:	400b      	ands	r3, r1
 8001ffe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002002:	431a      	orrs	r2, r3
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800200a:	bf00      	nop
 800200c:	3714      	adds	r7, #20
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	0007ffff 	.word	0x0007ffff

0800201c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	f003 031f 	and.w	r3, r3, #31
}
 800202c:	4618      	mov	r0, r3
 800202e:	370c      	adds	r7, #12
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr

08002038 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002038:	b480      	push	{r7}
 800203a:	b083      	sub	sp, #12
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002048:	4618      	mov	r0, r3
 800204a:	370c      	adds	r7, #12
 800204c:	46bd      	mov	sp, r7
 800204e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002052:	4770      	bx	lr

08002054 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002064:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002068:	687a      	ldr	r2, [r7, #4]
 800206a:	6093      	str	r3, [r2, #8]
}
 800206c:	bf00      	nop
 800206e:	370c      	adds	r7, #12
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr

08002078 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	689b      	ldr	r3, [r3, #8]
 8002084:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002088:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800208c:	d101      	bne.n	8002092 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800208e:	2301      	movs	r3, #1
 8002090:	e000      	b.n	8002094 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002092:	2300      	movs	r3, #0
}
 8002094:	4618      	mov	r0, r3
 8002096:	370c      	adds	r7, #12
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr

080020a0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80020b0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80020b4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80020bc:	bf00      	nop
 80020be:	370c      	adds	r7, #12
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr

080020c8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	689b      	ldr	r3, [r3, #8]
 80020d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80020dc:	d101      	bne.n	80020e2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80020de:	2301      	movs	r3, #1
 80020e0:	e000      	b.n	80020e4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80020e2:	2300      	movs	r3, #0
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	370c      	adds	r7, #12
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr

080020f0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	f003 0301 	and.w	r3, r3, #1
 8002100:	2b01      	cmp	r3, #1
 8002102:	d101      	bne.n	8002108 <LL_ADC_IsEnabled+0x18>
 8002104:	2301      	movs	r3, #1
 8002106:	e000      	b.n	800210a <LL_ADC_IsEnabled+0x1a>
 8002108:	2300      	movs	r3, #0
}
 800210a:	4618      	mov	r0, r3
 800210c:	370c      	adds	r7, #12
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr

08002116 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002116:	b480      	push	{r7}
 8002118:	b083      	sub	sp, #12
 800211a:	af00      	add	r7, sp, #0
 800211c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	689b      	ldr	r3, [r3, #8]
 8002122:	f003 0304 	and.w	r3, r3, #4
 8002126:	2b04      	cmp	r3, #4
 8002128:	d101      	bne.n	800212e <LL_ADC_REG_IsConversionOngoing+0x18>
 800212a:	2301      	movs	r3, #1
 800212c:	e000      	b.n	8002130 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800212e:	2300      	movs	r3, #0
}
 8002130:	4618      	mov	r0, r3
 8002132:	370c      	adds	r7, #12
 8002134:	46bd      	mov	sp, r7
 8002136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213a:	4770      	bx	lr

0800213c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800213c:	b480      	push	{r7}
 800213e:	b083      	sub	sp, #12
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	f003 0308 	and.w	r3, r3, #8
 800214c:	2b08      	cmp	r3, #8
 800214e:	d101      	bne.n	8002154 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002150:	2301      	movs	r3, #1
 8002152:	e000      	b.n	8002156 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002154:	2300      	movs	r3, #0
}
 8002156:	4618      	mov	r0, r3
 8002158:	370c      	adds	r7, #12
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr
	...

08002164 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002164:	b590      	push	{r4, r7, lr}
 8002166:	b089      	sub	sp, #36	@ 0x24
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800216c:	2300      	movs	r3, #0
 800216e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002170:	2300      	movs	r3, #0
 8002172:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d101      	bne.n	800217e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	e1a9      	b.n	80024d2 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	695b      	ldr	r3, [r3, #20]
 8002182:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002188:	2b00      	cmp	r3, #0
 800218a:	d109      	bne.n	80021a0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800218c:	6878      	ldr	r0, [r7, #4]
 800218e:	f7ff f9b1 	bl	80014f4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2200      	movs	r2, #0
 8002196:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2200      	movs	r2, #0
 800219c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4618      	mov	r0, r3
 80021a6:	f7ff ff67 	bl	8002078 <LL_ADC_IsDeepPowerDownEnabled>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d004      	beq.n	80021ba <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4618      	mov	r0, r3
 80021b6:	f7ff ff4d 	bl	8002054 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4618      	mov	r0, r3
 80021c0:	f7ff ff82 	bl	80020c8 <LL_ADC_IsInternalRegulatorEnabled>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d115      	bne.n	80021f6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4618      	mov	r0, r3
 80021d0:	f7ff ff66 	bl	80020a0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80021d4:	4b9c      	ldr	r3, [pc, #624]	@ (8002448 <HAL_ADC_Init+0x2e4>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	099b      	lsrs	r3, r3, #6
 80021da:	4a9c      	ldr	r2, [pc, #624]	@ (800244c <HAL_ADC_Init+0x2e8>)
 80021dc:	fba2 2303 	umull	r2, r3, r2, r3
 80021e0:	099b      	lsrs	r3, r3, #6
 80021e2:	3301      	adds	r3, #1
 80021e4:	005b      	lsls	r3, r3, #1
 80021e6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80021e8:	e002      	b.n	80021f0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	3b01      	subs	r3, #1
 80021ee:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d1f9      	bne.n	80021ea <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4618      	mov	r0, r3
 80021fc:	f7ff ff64 	bl	80020c8 <LL_ADC_IsInternalRegulatorEnabled>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d10d      	bne.n	8002222 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800220a:	f043 0210 	orr.w	r2, r3, #16
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002216:	f043 0201 	orr.w	r2, r3, #1
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800221e:	2301      	movs	r3, #1
 8002220:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4618      	mov	r0, r3
 8002228:	f7ff ff75 	bl	8002116 <LL_ADC_REG_IsConversionOngoing>
 800222c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002232:	f003 0310 	and.w	r3, r3, #16
 8002236:	2b00      	cmp	r3, #0
 8002238:	f040 8142 	bne.w	80024c0 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	2b00      	cmp	r3, #0
 8002240:	f040 813e 	bne.w	80024c0 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002248:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800224c:	f043 0202 	orr.w	r2, r3, #2
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4618      	mov	r0, r3
 800225a:	f7ff ff49 	bl	80020f0 <LL_ADC_IsEnabled>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d141      	bne.n	80022e8 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800226c:	d004      	beq.n	8002278 <HAL_ADC_Init+0x114>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a77      	ldr	r2, [pc, #476]	@ (8002450 <HAL_ADC_Init+0x2ec>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d10f      	bne.n	8002298 <HAL_ADC_Init+0x134>
 8002278:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800227c:	f7ff ff38 	bl	80020f0 <LL_ADC_IsEnabled>
 8002280:	4604      	mov	r4, r0
 8002282:	4873      	ldr	r0, [pc, #460]	@ (8002450 <HAL_ADC_Init+0x2ec>)
 8002284:	f7ff ff34 	bl	80020f0 <LL_ADC_IsEnabled>
 8002288:	4603      	mov	r3, r0
 800228a:	4323      	orrs	r3, r4
 800228c:	2b00      	cmp	r3, #0
 800228e:	bf0c      	ite	eq
 8002290:	2301      	moveq	r3, #1
 8002292:	2300      	movne	r3, #0
 8002294:	b2db      	uxtb	r3, r3
 8002296:	e012      	b.n	80022be <HAL_ADC_Init+0x15a>
 8002298:	486e      	ldr	r0, [pc, #440]	@ (8002454 <HAL_ADC_Init+0x2f0>)
 800229a:	f7ff ff29 	bl	80020f0 <LL_ADC_IsEnabled>
 800229e:	4604      	mov	r4, r0
 80022a0:	486d      	ldr	r0, [pc, #436]	@ (8002458 <HAL_ADC_Init+0x2f4>)
 80022a2:	f7ff ff25 	bl	80020f0 <LL_ADC_IsEnabled>
 80022a6:	4603      	mov	r3, r0
 80022a8:	431c      	orrs	r4, r3
 80022aa:	486c      	ldr	r0, [pc, #432]	@ (800245c <HAL_ADC_Init+0x2f8>)
 80022ac:	f7ff ff20 	bl	80020f0 <LL_ADC_IsEnabled>
 80022b0:	4603      	mov	r3, r0
 80022b2:	4323      	orrs	r3, r4
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	bf0c      	ite	eq
 80022b8:	2301      	moveq	r3, #1
 80022ba:	2300      	movne	r3, #0
 80022bc:	b2db      	uxtb	r3, r3
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d012      	beq.n	80022e8 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80022ca:	d004      	beq.n	80022d6 <HAL_ADC_Init+0x172>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a5f      	ldr	r2, [pc, #380]	@ (8002450 <HAL_ADC_Init+0x2ec>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d101      	bne.n	80022da <HAL_ADC_Init+0x176>
 80022d6:	4a62      	ldr	r2, [pc, #392]	@ (8002460 <HAL_ADC_Init+0x2fc>)
 80022d8:	e000      	b.n	80022dc <HAL_ADC_Init+0x178>
 80022da:	4a62      	ldr	r2, [pc, #392]	@ (8002464 <HAL_ADC_Init+0x300>)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	4619      	mov	r1, r3
 80022e2:	4610      	mov	r0, r2
 80022e4:	f7ff fd26 	bl	8001d34 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	7f5b      	ldrb	r3, [r3, #29]
 80022ec:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80022f2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80022f8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80022fe:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002306:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002308:	4313      	orrs	r3, r2
 800230a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002312:	2b01      	cmp	r3, #1
 8002314:	d106      	bne.n	8002324 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800231a:	3b01      	subs	r3, #1
 800231c:	045b      	lsls	r3, r3, #17
 800231e:	69ba      	ldr	r2, [r7, #24]
 8002320:	4313      	orrs	r3, r2
 8002322:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002328:	2b00      	cmp	r3, #0
 800232a:	d009      	beq.n	8002340 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002330:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002338:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800233a:	69ba      	ldr	r2, [r7, #24]
 800233c:	4313      	orrs	r3, r2
 800233e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	68da      	ldr	r2, [r3, #12]
 8002346:	4b48      	ldr	r3, [pc, #288]	@ (8002468 <HAL_ADC_Init+0x304>)
 8002348:	4013      	ands	r3, r2
 800234a:	687a      	ldr	r2, [r7, #4]
 800234c:	6812      	ldr	r2, [r2, #0]
 800234e:	69b9      	ldr	r1, [r7, #24]
 8002350:	430b      	orrs	r3, r1
 8002352:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	691b      	ldr	r3, [r3, #16]
 800235a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	430a      	orrs	r2, r1
 8002368:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4618      	mov	r0, r3
 8002370:	f7ff fee4 	bl	800213c <LL_ADC_INJ_IsConversionOngoing>
 8002374:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d17f      	bne.n	800247c <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d17c      	bne.n	800247c <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002386:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800238e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002390:	4313      	orrs	r3, r2
 8002392:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	68db      	ldr	r3, [r3, #12]
 800239a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800239e:	f023 0302 	bic.w	r3, r3, #2
 80023a2:	687a      	ldr	r2, [r7, #4]
 80023a4:	6812      	ldr	r2, [r2, #0]
 80023a6:	69b9      	ldr	r1, [r7, #24]
 80023a8:	430b      	orrs	r3, r1
 80023aa:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	691b      	ldr	r3, [r3, #16]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d017      	beq.n	80023e4 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	691a      	ldr	r2, [r3, #16]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80023c2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80023cc:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80023d0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80023d4:	687a      	ldr	r2, [r7, #4]
 80023d6:	6911      	ldr	r1, [r2, #16]
 80023d8:	687a      	ldr	r2, [r7, #4]
 80023da:	6812      	ldr	r2, [r2, #0]
 80023dc:	430b      	orrs	r3, r1
 80023de:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80023e2:	e013      	b.n	800240c <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	691a      	ldr	r2, [r3, #16]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80023f2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80023fc:	687a      	ldr	r2, [r7, #4]
 80023fe:	6812      	ldr	r2, [r2, #0]
 8002400:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002404:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002408:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002412:	2b01      	cmp	r3, #1
 8002414:	d12a      	bne.n	800246c <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	691b      	ldr	r3, [r3, #16]
 800241c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002420:	f023 0304 	bic.w	r3, r3, #4
 8002424:	687a      	ldr	r2, [r7, #4]
 8002426:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002428:	687a      	ldr	r2, [r7, #4]
 800242a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800242c:	4311      	orrs	r1, r2
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002432:	4311      	orrs	r1, r2
 8002434:	687a      	ldr	r2, [r7, #4]
 8002436:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002438:	430a      	orrs	r2, r1
 800243a:	431a      	orrs	r2, r3
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f042 0201 	orr.w	r2, r2, #1
 8002444:	611a      	str	r2, [r3, #16]
 8002446:	e019      	b.n	800247c <HAL_ADC_Init+0x318>
 8002448:	20000000 	.word	0x20000000
 800244c:	053e2d63 	.word	0x053e2d63
 8002450:	50000100 	.word	0x50000100
 8002454:	50000400 	.word	0x50000400
 8002458:	50000500 	.word	0x50000500
 800245c:	50000600 	.word	0x50000600
 8002460:	50000300 	.word	0x50000300
 8002464:	50000700 	.word	0x50000700
 8002468:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	691a      	ldr	r2, [r3, #16]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f022 0201 	bic.w	r2, r2, #1
 800247a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	695b      	ldr	r3, [r3, #20]
 8002480:	2b01      	cmp	r3, #1
 8002482:	d10c      	bne.n	800249e <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248a:	f023 010f 	bic.w	r1, r3, #15
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6a1b      	ldr	r3, [r3, #32]
 8002492:	1e5a      	subs	r2, r3, #1
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	430a      	orrs	r2, r1
 800249a:	631a      	str	r2, [r3, #48]	@ 0x30
 800249c:	e007      	b.n	80024ae <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f022 020f 	bic.w	r2, r2, #15
 80024ac:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024b2:	f023 0303 	bic.w	r3, r3, #3
 80024b6:	f043 0201 	orr.w	r2, r3, #1
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	65da      	str	r2, [r3, #92]	@ 0x5c
 80024be:	e007      	b.n	80024d0 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024c4:	f043 0210 	orr.w	r2, r3, #16
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80024cc:	2301      	movs	r3, #1
 80024ce:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80024d0:	7ffb      	ldrb	r3, [r7, #31]
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3724      	adds	r7, #36	@ 0x24
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd90      	pop	{r4, r7, pc}
 80024da:	bf00      	nop

080024dc <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b08a      	sub	sp, #40	@ 0x28
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80024e4:	2300      	movs	r3, #0
 80024e6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002500:	d004      	beq.n	800250c <HAL_ADC_IRQHandler+0x30>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a8e      	ldr	r2, [pc, #568]	@ (8002740 <HAL_ADC_IRQHandler+0x264>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d101      	bne.n	8002510 <HAL_ADC_IRQHandler+0x34>
 800250c:	4b8d      	ldr	r3, [pc, #564]	@ (8002744 <HAL_ADC_IRQHandler+0x268>)
 800250e:	e000      	b.n	8002512 <HAL_ADC_IRQHandler+0x36>
 8002510:	4b8d      	ldr	r3, [pc, #564]	@ (8002748 <HAL_ADC_IRQHandler+0x26c>)
 8002512:	4618      	mov	r0, r3
 8002514:	f7ff fd82 	bl	800201c <LL_ADC_GetMultimode>
 8002518:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800251a:	69fb      	ldr	r3, [r7, #28]
 800251c:	f003 0302 	and.w	r3, r3, #2
 8002520:	2b00      	cmp	r3, #0
 8002522:	d017      	beq.n	8002554 <HAL_ADC_IRQHandler+0x78>
 8002524:	69bb      	ldr	r3, [r7, #24]
 8002526:	f003 0302 	and.w	r3, r3, #2
 800252a:	2b00      	cmp	r3, #0
 800252c:	d012      	beq.n	8002554 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002532:	f003 0310 	and.w	r3, r3, #16
 8002536:	2b00      	cmp	r3, #0
 8002538:	d105      	bne.n	8002546 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800253e:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	f000 fed4 	bl	80032f4 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	2202      	movs	r2, #2
 8002552:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002554:	69fb      	ldr	r3, [r7, #28]
 8002556:	f003 0304 	and.w	r3, r3, #4
 800255a:	2b00      	cmp	r3, #0
 800255c:	d004      	beq.n	8002568 <HAL_ADC_IRQHandler+0x8c>
 800255e:	69bb      	ldr	r3, [r7, #24]
 8002560:	f003 0304 	and.w	r3, r3, #4
 8002564:	2b00      	cmp	r3, #0
 8002566:	d10b      	bne.n	8002580 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002568:	69fb      	ldr	r3, [r7, #28]
 800256a:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800256e:	2b00      	cmp	r3, #0
 8002570:	f000 8094 	beq.w	800269c <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002574:	69bb      	ldr	r3, [r7, #24]
 8002576:	f003 0308 	and.w	r3, r3, #8
 800257a:	2b00      	cmp	r3, #0
 800257c:	f000 808e 	beq.w	800269c <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002584:	f003 0310 	and.w	r3, r3, #16
 8002588:	2b00      	cmp	r3, #0
 800258a:	d105      	bne.n	8002598 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002590:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4618      	mov	r0, r3
 800259e:	f7ff fc9b 	bl	8001ed8 <LL_ADC_REG_IsTriggerSourceSWStart>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d072      	beq.n	800268e <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a64      	ldr	r2, [pc, #400]	@ (8002740 <HAL_ADC_IRQHandler+0x264>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d009      	beq.n	80025c6 <HAL_ADC_IRQHandler+0xea>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a65      	ldr	r2, [pc, #404]	@ (800274c <HAL_ADC_IRQHandler+0x270>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d002      	beq.n	80025c2 <HAL_ADC_IRQHandler+0xe6>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	e003      	b.n	80025ca <HAL_ADC_IRQHandler+0xee>
 80025c2:	4b63      	ldr	r3, [pc, #396]	@ (8002750 <HAL_ADC_IRQHandler+0x274>)
 80025c4:	e001      	b.n	80025ca <HAL_ADC_IRQHandler+0xee>
 80025c6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80025ca:	687a      	ldr	r2, [r7, #4]
 80025cc:	6812      	ldr	r2, [r2, #0]
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d008      	beq.n	80025e4 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d005      	beq.n	80025e4 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	2b05      	cmp	r3, #5
 80025dc:	d002      	beq.n	80025e4 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	2b09      	cmp	r3, #9
 80025e2:	d104      	bne.n	80025ee <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	68db      	ldr	r3, [r3, #12]
 80025ea:	623b      	str	r3, [r7, #32]
 80025ec:	e014      	b.n	8002618 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a53      	ldr	r2, [pc, #332]	@ (8002740 <HAL_ADC_IRQHandler+0x264>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d009      	beq.n	800260c <HAL_ADC_IRQHandler+0x130>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a53      	ldr	r2, [pc, #332]	@ (800274c <HAL_ADC_IRQHandler+0x270>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d002      	beq.n	8002608 <HAL_ADC_IRQHandler+0x12c>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	e003      	b.n	8002610 <HAL_ADC_IRQHandler+0x134>
 8002608:	4b51      	ldr	r3, [pc, #324]	@ (8002750 <HAL_ADC_IRQHandler+0x274>)
 800260a:	e001      	b.n	8002610 <HAL_ADC_IRQHandler+0x134>
 800260c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002610:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	68db      	ldr	r3, [r3, #12]
 8002616:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002618:	6a3b      	ldr	r3, [r7, #32]
 800261a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800261e:	2b00      	cmp	r3, #0
 8002620:	d135      	bne.n	800268e <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f003 0308 	and.w	r3, r3, #8
 800262c:	2b08      	cmp	r3, #8
 800262e:	d12e      	bne.n	800268e <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4618      	mov	r0, r3
 8002636:	f7ff fd6e 	bl	8002116 <LL_ADC_REG_IsConversionOngoing>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d11a      	bne.n	8002676 <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	685a      	ldr	r2, [r3, #4]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f022 020c 	bic.w	r2, r2, #12
 800264e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002654:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002660:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002664:	2b00      	cmp	r3, #0
 8002666:	d112      	bne.n	800268e <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800266c:	f043 0201 	orr.w	r2, r3, #1
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002674:	e00b      	b.n	800268e <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800267a:	f043 0210 	orr.w	r2, r3, #16
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002686:	f043 0201 	orr.w	r2, r3, #1
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f000 f984 	bl	800299c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	220c      	movs	r2, #12
 800269a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800269c:	69fb      	ldr	r3, [r7, #28]
 800269e:	f003 0320 	and.w	r3, r3, #32
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d004      	beq.n	80026b0 <HAL_ADC_IRQHandler+0x1d4>
 80026a6:	69bb      	ldr	r3, [r7, #24]
 80026a8:	f003 0320 	and.w	r3, r3, #32
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d10b      	bne.n	80026c8 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80026b0:	69fb      	ldr	r3, [r7, #28]
 80026b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	f000 80b3 	beq.w	8002822 <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80026bc:	69bb      	ldr	r3, [r7, #24]
 80026be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	f000 80ad 	beq.w	8002822 <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026cc:	f003 0310 	and.w	r3, r3, #16
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d105      	bne.n	80026e0 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026d8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4618      	mov	r0, r3
 80026e6:	f7ff fc36 	bl	8001f56 <LL_ADC_INJ_IsTriggerSourceSWStart>
 80026ea:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4618      	mov	r0, r3
 80026f2:	f7ff fbf1 	bl	8001ed8 <LL_ADC_REG_IsTriggerSourceSWStart>
 80026f6:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a10      	ldr	r2, [pc, #64]	@ (8002740 <HAL_ADC_IRQHandler+0x264>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d009      	beq.n	8002716 <HAL_ADC_IRQHandler+0x23a>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a11      	ldr	r2, [pc, #68]	@ (800274c <HAL_ADC_IRQHandler+0x270>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d002      	beq.n	8002712 <HAL_ADC_IRQHandler+0x236>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	e003      	b.n	800271a <HAL_ADC_IRQHandler+0x23e>
 8002712:	4b0f      	ldr	r3, [pc, #60]	@ (8002750 <HAL_ADC_IRQHandler+0x274>)
 8002714:	e001      	b.n	800271a <HAL_ADC_IRQHandler+0x23e>
 8002716:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800271a:	687a      	ldr	r2, [r7, #4]
 800271c:	6812      	ldr	r2, [r2, #0]
 800271e:	4293      	cmp	r3, r2
 8002720:	d008      	beq.n	8002734 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d005      	beq.n	8002734 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	2b06      	cmp	r3, #6
 800272c:	d002      	beq.n	8002734 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	2b07      	cmp	r3, #7
 8002732:	d10f      	bne.n	8002754 <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	68db      	ldr	r3, [r3, #12]
 800273a:	623b      	str	r3, [r7, #32]
 800273c:	e01f      	b.n	800277e <HAL_ADC_IRQHandler+0x2a2>
 800273e:	bf00      	nop
 8002740:	50000100 	.word	0x50000100
 8002744:	50000300 	.word	0x50000300
 8002748:	50000700 	.word	0x50000700
 800274c:	50000500 	.word	0x50000500
 8002750:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a8b      	ldr	r2, [pc, #556]	@ (8002988 <HAL_ADC_IRQHandler+0x4ac>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d009      	beq.n	8002772 <HAL_ADC_IRQHandler+0x296>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a8a      	ldr	r2, [pc, #552]	@ (800298c <HAL_ADC_IRQHandler+0x4b0>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d002      	beq.n	800276e <HAL_ADC_IRQHandler+0x292>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	e003      	b.n	8002776 <HAL_ADC_IRQHandler+0x29a>
 800276e:	4b88      	ldr	r3, [pc, #544]	@ (8002990 <HAL_ADC_IRQHandler+0x4b4>)
 8002770:	e001      	b.n	8002776 <HAL_ADC_IRQHandler+0x29a>
 8002772:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002776:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d047      	beq.n	8002814 <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002784:	6a3b      	ldr	r3, [r7, #32]
 8002786:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800278a:	2b00      	cmp	r3, #0
 800278c:	d007      	beq.n	800279e <HAL_ADC_IRQHandler+0x2c2>
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d03f      	beq.n	8002814 <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002794:	6a3b      	ldr	r3, [r7, #32]
 8002796:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800279a:	2b00      	cmp	r3, #0
 800279c:	d13a      	bne.n	8002814 <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027a8:	2b40      	cmp	r3, #64	@ 0x40
 80027aa:	d133      	bne.n	8002814 <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80027ac:	6a3b      	ldr	r3, [r7, #32]
 80027ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d12e      	bne.n	8002814 <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4618      	mov	r0, r3
 80027bc:	f7ff fcbe 	bl	800213c <LL_ADC_INJ_IsConversionOngoing>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d11a      	bne.n	80027fc <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	685a      	ldr	r2, [r3, #4]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80027d4:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027da:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d112      	bne.n	8002814 <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027f2:	f043 0201 	orr.w	r2, r3, #1
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80027fa:	e00b      	b.n	8002814 <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002800:	f043 0210 	orr.w	r2, r3, #16
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800280c:	f043 0201 	orr.w	r2, r3, #1
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002814:	6878      	ldr	r0, [r7, #4]
 8002816:	f000 fd45 	bl	80032a4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	2260      	movs	r2, #96	@ 0x60
 8002820:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002828:	2b00      	cmp	r3, #0
 800282a:	d011      	beq.n	8002850 <HAL_ADC_IRQHandler+0x374>
 800282c:	69bb      	ldr	r3, [r7, #24]
 800282e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002832:	2b00      	cmp	r3, #0
 8002834:	d00c      	beq.n	8002850 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800283a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f000 f8b4 	bl	80029b0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	2280      	movs	r2, #128	@ 0x80
 800284e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002850:	69fb      	ldr	r3, [r7, #28]
 8002852:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002856:	2b00      	cmp	r3, #0
 8002858:	d012      	beq.n	8002880 <HAL_ADC_IRQHandler+0x3a4>
 800285a:	69bb      	ldr	r3, [r7, #24]
 800285c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002860:	2b00      	cmp	r3, #0
 8002862:	d00d      	beq.n	8002880 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002868:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	f000 fd2b 	bl	80032cc <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800287e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002880:	69fb      	ldr	r3, [r7, #28]
 8002882:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002886:	2b00      	cmp	r3, #0
 8002888:	d012      	beq.n	80028b0 <HAL_ADC_IRQHandler+0x3d4>
 800288a:	69bb      	ldr	r3, [r7, #24]
 800288c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002890:	2b00      	cmp	r3, #0
 8002892:	d00d      	beq.n	80028b0 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002898:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80028a0:	6878      	ldr	r0, [r7, #4]
 80028a2:	f000 fd1d 	bl	80032e0 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80028ae:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80028b0:	69fb      	ldr	r3, [r7, #28]
 80028b2:	f003 0310 	and.w	r3, r3, #16
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d043      	beq.n	8002942 <HAL_ADC_IRQHandler+0x466>
 80028ba:	69bb      	ldr	r3, [r7, #24]
 80028bc:	f003 0310 	and.w	r3, r3, #16
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d03e      	beq.n	8002942 <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d102      	bne.n	80028d2 <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 80028cc:	2301      	movs	r3, #1
 80028ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80028d0:	e021      	b.n	8002916 <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d015      	beq.n	8002904 <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80028e0:	d004      	beq.n	80028ec <HAL_ADC_IRQHandler+0x410>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a28      	ldr	r2, [pc, #160]	@ (8002988 <HAL_ADC_IRQHandler+0x4ac>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d101      	bne.n	80028f0 <HAL_ADC_IRQHandler+0x414>
 80028ec:	4b29      	ldr	r3, [pc, #164]	@ (8002994 <HAL_ADC_IRQHandler+0x4b8>)
 80028ee:	e000      	b.n	80028f2 <HAL_ADC_IRQHandler+0x416>
 80028f0:	4b29      	ldr	r3, [pc, #164]	@ (8002998 <HAL_ADC_IRQHandler+0x4bc>)
 80028f2:	4618      	mov	r0, r3
 80028f4:	f7ff fba0 	bl	8002038 <LL_ADC_GetMultiDMATransfer>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d00b      	beq.n	8002916 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 80028fe:	2301      	movs	r3, #1
 8002900:	627b      	str	r3, [r7, #36]	@ 0x24
 8002902:	e008      	b.n	8002916 <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	68db      	ldr	r3, [r3, #12]
 800290a:	f003 0301 	and.w	r3, r3, #1
 800290e:	2b00      	cmp	r3, #0
 8002910:	d001      	beq.n	8002916 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8002912:	2301      	movs	r3, #1
 8002914:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002918:	2b01      	cmp	r3, #1
 800291a:	d10e      	bne.n	800293a <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002920:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800292c:	f043 0202 	orr.w	r2, r3, #2
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002934:	6878      	ldr	r0, [r7, #4]
 8002936:	f000 f845 	bl	80029c4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	2210      	movs	r2, #16
 8002940:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002948:	2b00      	cmp	r3, #0
 800294a:	d018      	beq.n	800297e <HAL_ADC_IRQHandler+0x4a2>
 800294c:	69bb      	ldr	r3, [r7, #24]
 800294e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002952:	2b00      	cmp	r3, #0
 8002954:	d013      	beq.n	800297e <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800295a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002966:	f043 0208 	orr.w	r2, r3, #8
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002976:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	f000 fc9d 	bl	80032b8 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800297e:	bf00      	nop
 8002980:	3728      	adds	r7, #40	@ 0x28
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	50000100 	.word	0x50000100
 800298c:	50000500 	.word	0x50000500
 8002990:	50000400 	.word	0x50000400
 8002994:	50000300 	.word	0x50000300
 8002998:	50000700 	.word	0x50000700

0800299c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800299c:	b480      	push	{r7}
 800299e:	b083      	sub	sp, #12
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80029a4:	bf00      	nop
 80029a6:	370c      	adds	r7, #12
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr

080029b0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b083      	sub	sp, #12
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80029b8:	bf00      	nop
 80029ba:	370c      	adds	r7, #12
 80029bc:	46bd      	mov	sp, r7
 80029be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c2:	4770      	bx	lr

080029c4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b083      	sub	sp, #12
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80029cc:	bf00      	nop
 80029ce:	370c      	adds	r7, #12
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr

080029d8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b0b6      	sub	sp, #216	@ 0xd8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
 80029e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029e2:	2300      	movs	r3, #0
 80029e4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80029e8:	2300      	movs	r3, #0
 80029ea:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80029f2:	2b01      	cmp	r3, #1
 80029f4:	d102      	bne.n	80029fc <HAL_ADC_ConfigChannel+0x24>
 80029f6:	2302      	movs	r3, #2
 80029f8:	f000 bc13 	b.w	8003222 <HAL_ADC_ConfigChannel+0x84a>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2201      	movs	r2, #1
 8002a00:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f7ff fb84 	bl	8002116 <LL_ADC_REG_IsConversionOngoing>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	f040 83f3 	bne.w	80031fc <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6818      	ldr	r0, [r3, #0]
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	6859      	ldr	r1, [r3, #4]
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	461a      	mov	r2, r3
 8002a24:	f7ff fa6b 	bl	8001efe <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f7ff fb72 	bl	8002116 <LL_ADC_REG_IsConversionOngoing>
 8002a32:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f7ff fb7e 	bl	800213c <LL_ADC_INJ_IsConversionOngoing>
 8002a40:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002a44:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	f040 81d9 	bne.w	8002e00 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002a4e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	f040 81d4 	bne.w	8002e00 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002a60:	d10f      	bne.n	8002a82 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6818      	ldr	r0, [r3, #0]
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	4619      	mov	r1, r3
 8002a6e:	f7ff fa85 	bl	8001f7c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f7ff fa19 	bl	8001eb2 <LL_ADC_SetSamplingTimeCommonConfig>
 8002a80:	e00e      	b.n	8002aa0 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6818      	ldr	r0, [r3, #0]
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	6819      	ldr	r1, [r3, #0]
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	461a      	mov	r2, r3
 8002a90:	f7ff fa74 	bl	8001f7c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	2100      	movs	r1, #0
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7ff fa09 	bl	8001eb2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	695a      	ldr	r2, [r3, #20]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	68db      	ldr	r3, [r3, #12]
 8002aaa:	08db      	lsrs	r3, r3, #3
 8002aac:	f003 0303 	and.w	r3, r3, #3
 8002ab0:	005b      	lsls	r3, r3, #1
 8002ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	691b      	ldr	r3, [r3, #16]
 8002abe:	2b04      	cmp	r3, #4
 8002ac0:	d022      	beq.n	8002b08 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6818      	ldr	r0, [r3, #0]
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	6919      	ldr	r1, [r3, #16]
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002ad2:	f7ff f963 	bl	8001d9c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6818      	ldr	r0, [r3, #0]
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	6919      	ldr	r1, [r3, #16]
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	699b      	ldr	r3, [r3, #24]
 8002ae2:	461a      	mov	r2, r3
 8002ae4:	f7ff f9af 	bl	8001e46 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6818      	ldr	r0, [r3, #0]
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d102      	bne.n	8002afe <HAL_ADC_ConfigChannel+0x126>
 8002af8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002afc:	e000      	b.n	8002b00 <HAL_ADC_ConfigChannel+0x128>
 8002afe:	2300      	movs	r3, #0
 8002b00:	461a      	mov	r2, r3
 8002b02:	f7ff f9bb 	bl	8001e7c <LL_ADC_SetOffsetSaturation>
 8002b06:	e17b      	b.n	8002e00 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	2100      	movs	r1, #0
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f7ff f968 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 8002b14:	4603      	mov	r3, r0
 8002b16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d10a      	bne.n	8002b34 <HAL_ADC_ConfigChannel+0x15c>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	2100      	movs	r1, #0
 8002b24:	4618      	mov	r0, r3
 8002b26:	f7ff f95d 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	0e9b      	lsrs	r3, r3, #26
 8002b2e:	f003 021f 	and.w	r2, r3, #31
 8002b32:	e01e      	b.n	8002b72 <HAL_ADC_ConfigChannel+0x19a>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2100      	movs	r1, #0
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7ff f952 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 8002b40:	4603      	mov	r3, r0
 8002b42:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b46:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002b4a:	fa93 f3a3 	rbit	r3, r3
 8002b4e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002b52:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002b56:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002b5a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d101      	bne.n	8002b66 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8002b62:	2320      	movs	r3, #32
 8002b64:	e004      	b.n	8002b70 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002b66:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002b6a:	fab3 f383 	clz	r3, r3
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d105      	bne.n	8002b8a <HAL_ADC_ConfigChannel+0x1b2>
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	0e9b      	lsrs	r3, r3, #26
 8002b84:	f003 031f 	and.w	r3, r3, #31
 8002b88:	e018      	b.n	8002bbc <HAL_ADC_ConfigChannel+0x1e4>
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b92:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002b96:	fa93 f3a3 	rbit	r3, r3
 8002b9a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002b9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002ba2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002ba6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d101      	bne.n	8002bb2 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8002bae:	2320      	movs	r3, #32
 8002bb0:	e004      	b.n	8002bbc <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002bb2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002bb6:	fab3 f383 	clz	r3, r3
 8002bba:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	d106      	bne.n	8002bce <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	2100      	movs	r1, #0
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f7ff f921 	bl	8001e10 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2101      	movs	r1, #1
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f7ff f905 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d10a      	bne.n	8002bfa <HAL_ADC_ConfigChannel+0x222>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	2101      	movs	r1, #1
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7ff f8fa 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	0e9b      	lsrs	r3, r3, #26
 8002bf4:	f003 021f 	and.w	r2, r3, #31
 8002bf8:	e01e      	b.n	8002c38 <HAL_ADC_ConfigChannel+0x260>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	2101      	movs	r1, #1
 8002c00:	4618      	mov	r0, r3
 8002c02:	f7ff f8ef 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 8002c06:	4603      	mov	r3, r0
 8002c08:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c0c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002c10:	fa93 f3a3 	rbit	r3, r3
 8002c14:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002c18:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002c1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002c20:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d101      	bne.n	8002c2c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002c28:	2320      	movs	r3, #32
 8002c2a:	e004      	b.n	8002c36 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002c2c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002c30:	fab3 f383 	clz	r3, r3
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d105      	bne.n	8002c50 <HAL_ADC_ConfigChannel+0x278>
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	0e9b      	lsrs	r3, r3, #26
 8002c4a:	f003 031f 	and.w	r3, r3, #31
 8002c4e:	e018      	b.n	8002c82 <HAL_ADC_ConfigChannel+0x2aa>
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c58:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002c5c:	fa93 f3a3 	rbit	r3, r3
 8002c60:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002c64:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c68:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002c6c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d101      	bne.n	8002c78 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002c74:	2320      	movs	r3, #32
 8002c76:	e004      	b.n	8002c82 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002c78:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002c7c:	fab3 f383 	clz	r3, r3
 8002c80:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002c82:	429a      	cmp	r2, r3
 8002c84:	d106      	bne.n	8002c94 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	2101      	movs	r1, #1
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f7ff f8be 	bl	8001e10 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	2102      	movs	r1, #2
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f7ff f8a2 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d10a      	bne.n	8002cc0 <HAL_ADC_ConfigChannel+0x2e8>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	2102      	movs	r1, #2
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f7ff f897 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	0e9b      	lsrs	r3, r3, #26
 8002cba:	f003 021f 	and.w	r2, r3, #31
 8002cbe:	e01e      	b.n	8002cfe <HAL_ADC_ConfigChannel+0x326>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	2102      	movs	r1, #2
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f7ff f88c 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cd2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002cd6:	fa93 f3a3 	rbit	r3, r3
 8002cda:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002cde:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002ce2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002ce6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d101      	bne.n	8002cf2 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8002cee:	2320      	movs	r3, #32
 8002cf0:	e004      	b.n	8002cfc <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8002cf2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002cf6:	fab3 f383 	clz	r3, r3
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d105      	bne.n	8002d16 <HAL_ADC_ConfigChannel+0x33e>
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	0e9b      	lsrs	r3, r3, #26
 8002d10:	f003 031f 	and.w	r3, r3, #31
 8002d14:	e016      	b.n	8002d44 <HAL_ADC_ConfigChannel+0x36c>
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d1e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002d22:	fa93 f3a3 	rbit	r3, r3
 8002d26:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002d28:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002d2a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002d2e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d101      	bne.n	8002d3a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8002d36:	2320      	movs	r3, #32
 8002d38:	e004      	b.n	8002d44 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8002d3a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002d3e:	fab3 f383 	clz	r3, r3
 8002d42:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d106      	bne.n	8002d56 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	2102      	movs	r1, #2
 8002d50:	4618      	mov	r0, r3
 8002d52:	f7ff f85d 	bl	8001e10 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	2103      	movs	r1, #3
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f7ff f841 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 8002d62:	4603      	mov	r3, r0
 8002d64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d10a      	bne.n	8002d82 <HAL_ADC_ConfigChannel+0x3aa>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	2103      	movs	r1, #3
 8002d72:	4618      	mov	r0, r3
 8002d74:	f7ff f836 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	0e9b      	lsrs	r3, r3, #26
 8002d7c:	f003 021f 	and.w	r2, r3, #31
 8002d80:	e017      	b.n	8002db2 <HAL_ADC_ConfigChannel+0x3da>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	2103      	movs	r1, #3
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f7ff f82b 	bl	8001de4 <LL_ADC_GetOffsetChannel>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d92:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002d94:	fa93 f3a3 	rbit	r3, r3
 8002d98:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002d9a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002d9c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002d9e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d101      	bne.n	8002da8 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002da4:	2320      	movs	r3, #32
 8002da6:	e003      	b.n	8002db0 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002da8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002daa:	fab3 f383 	clz	r3, r3
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d105      	bne.n	8002dca <HAL_ADC_ConfigChannel+0x3f2>
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	0e9b      	lsrs	r3, r3, #26
 8002dc4:	f003 031f 	and.w	r3, r3, #31
 8002dc8:	e011      	b.n	8002dee <HAL_ADC_ConfigChannel+0x416>
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dd0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002dd2:	fa93 f3a3 	rbit	r3, r3
 8002dd6:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002dd8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002dda:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002ddc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d101      	bne.n	8002de6 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8002de2:	2320      	movs	r3, #32
 8002de4:	e003      	b.n	8002dee <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8002de6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002de8:	fab3 f383 	clz	r3, r3
 8002dec:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002dee:	429a      	cmp	r2, r3
 8002df0:	d106      	bne.n	8002e00 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	2200      	movs	r2, #0
 8002df8:	2103      	movs	r1, #3
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f7ff f808 	bl	8001e10 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4618      	mov	r0, r3
 8002e06:	f7ff f973 	bl	80020f0 <LL_ADC_IsEnabled>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	f040 813d 	bne.w	800308c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6818      	ldr	r0, [r3, #0]
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	6819      	ldr	r1, [r3, #0]
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	68db      	ldr	r3, [r3, #12]
 8002e1e:	461a      	mov	r2, r3
 8002e20:	f7ff f8d8 	bl	8001fd4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	68db      	ldr	r3, [r3, #12]
 8002e28:	4aa2      	ldr	r2, [pc, #648]	@ (80030b4 <HAL_ADC_ConfigChannel+0x6dc>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	f040 812e 	bne.w	800308c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d10b      	bne.n	8002e58 <HAL_ADC_ConfigChannel+0x480>
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	0e9b      	lsrs	r3, r3, #26
 8002e46:	3301      	adds	r3, #1
 8002e48:	f003 031f 	and.w	r3, r3, #31
 8002e4c:	2b09      	cmp	r3, #9
 8002e4e:	bf94      	ite	ls
 8002e50:	2301      	movls	r3, #1
 8002e52:	2300      	movhi	r3, #0
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	e019      	b.n	8002e8c <HAL_ADC_ConfigChannel+0x4b4>
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e5e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002e60:	fa93 f3a3 	rbit	r3, r3
 8002e64:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002e66:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002e68:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002e6a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d101      	bne.n	8002e74 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002e70:	2320      	movs	r3, #32
 8002e72:	e003      	b.n	8002e7c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002e74:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002e76:	fab3 f383 	clz	r3, r3
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	3301      	adds	r3, #1
 8002e7e:	f003 031f 	and.w	r3, r3, #31
 8002e82:	2b09      	cmp	r3, #9
 8002e84:	bf94      	ite	ls
 8002e86:	2301      	movls	r3, #1
 8002e88:	2300      	movhi	r3, #0
 8002e8a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d079      	beq.n	8002f84 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d107      	bne.n	8002eac <HAL_ADC_ConfigChannel+0x4d4>
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	0e9b      	lsrs	r3, r3, #26
 8002ea2:	3301      	adds	r3, #1
 8002ea4:	069b      	lsls	r3, r3, #26
 8002ea6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002eaa:	e015      	b.n	8002ed8 <HAL_ADC_ConfigChannel+0x500>
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eb2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002eb4:	fa93 f3a3 	rbit	r3, r3
 8002eb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002eba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ebc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002ebe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d101      	bne.n	8002ec8 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8002ec4:	2320      	movs	r3, #32
 8002ec6:	e003      	b.n	8002ed0 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8002ec8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002eca:	fab3 f383 	clz	r3, r3
 8002ece:	b2db      	uxtb	r3, r3
 8002ed0:	3301      	adds	r3, #1
 8002ed2:	069b      	lsls	r3, r3, #26
 8002ed4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d109      	bne.n	8002ef8 <HAL_ADC_ConfigChannel+0x520>
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	0e9b      	lsrs	r3, r3, #26
 8002eea:	3301      	adds	r3, #1
 8002eec:	f003 031f 	and.w	r3, r3, #31
 8002ef0:	2101      	movs	r1, #1
 8002ef2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ef6:	e017      	b.n	8002f28 <HAL_ADC_ConfigChannel+0x550>
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002efe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f00:	fa93 f3a3 	rbit	r3, r3
 8002f04:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002f06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f08:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002f0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d101      	bne.n	8002f14 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8002f10:	2320      	movs	r3, #32
 8002f12:	e003      	b.n	8002f1c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8002f14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f16:	fab3 f383 	clz	r3, r3
 8002f1a:	b2db      	uxtb	r3, r3
 8002f1c:	3301      	adds	r3, #1
 8002f1e:	f003 031f 	and.w	r3, r3, #31
 8002f22:	2101      	movs	r1, #1
 8002f24:	fa01 f303 	lsl.w	r3, r1, r3
 8002f28:	ea42 0103 	orr.w	r1, r2, r3
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d10a      	bne.n	8002f4e <HAL_ADC_ConfigChannel+0x576>
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	0e9b      	lsrs	r3, r3, #26
 8002f3e:	3301      	adds	r3, #1
 8002f40:	f003 021f 	and.w	r2, r3, #31
 8002f44:	4613      	mov	r3, r2
 8002f46:	005b      	lsls	r3, r3, #1
 8002f48:	4413      	add	r3, r2
 8002f4a:	051b      	lsls	r3, r3, #20
 8002f4c:	e018      	b.n	8002f80 <HAL_ADC_ConfigChannel+0x5a8>
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f56:	fa93 f3a3 	rbit	r3, r3
 8002f5a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002f5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002f60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d101      	bne.n	8002f6a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8002f66:	2320      	movs	r3, #32
 8002f68:	e003      	b.n	8002f72 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8002f6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f6c:	fab3 f383 	clz	r3, r3
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	3301      	adds	r3, #1
 8002f74:	f003 021f 	and.w	r2, r3, #31
 8002f78:	4613      	mov	r3, r2
 8002f7a:	005b      	lsls	r3, r3, #1
 8002f7c:	4413      	add	r3, r2
 8002f7e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f80:	430b      	orrs	r3, r1
 8002f82:	e07e      	b.n	8003082 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d107      	bne.n	8002fa0 <HAL_ADC_ConfigChannel+0x5c8>
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	0e9b      	lsrs	r3, r3, #26
 8002f96:	3301      	adds	r3, #1
 8002f98:	069b      	lsls	r3, r3, #26
 8002f9a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002f9e:	e015      	b.n	8002fcc <HAL_ADC_ConfigChannel+0x5f4>
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fa8:	fa93 f3a3 	rbit	r3, r3
 8002fac:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fb0:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002fb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d101      	bne.n	8002fbc <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8002fb8:	2320      	movs	r3, #32
 8002fba:	e003      	b.n	8002fc4 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8002fbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fbe:	fab3 f383 	clz	r3, r3
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	3301      	adds	r3, #1
 8002fc6:	069b      	lsls	r3, r3, #26
 8002fc8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d109      	bne.n	8002fec <HAL_ADC_ConfigChannel+0x614>
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	0e9b      	lsrs	r3, r3, #26
 8002fde:	3301      	adds	r3, #1
 8002fe0:	f003 031f 	and.w	r3, r3, #31
 8002fe4:	2101      	movs	r1, #1
 8002fe6:	fa01 f303 	lsl.w	r3, r1, r3
 8002fea:	e017      	b.n	800301c <HAL_ADC_ConfigChannel+0x644>
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ff2:	6a3b      	ldr	r3, [r7, #32]
 8002ff4:	fa93 f3a3 	rbit	r3, r3
 8002ff8:	61fb      	str	r3, [r7, #28]
  return result;
 8002ffa:	69fb      	ldr	r3, [r7, #28]
 8002ffc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003000:	2b00      	cmp	r3, #0
 8003002:	d101      	bne.n	8003008 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003004:	2320      	movs	r3, #32
 8003006:	e003      	b.n	8003010 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800300a:	fab3 f383 	clz	r3, r3
 800300e:	b2db      	uxtb	r3, r3
 8003010:	3301      	adds	r3, #1
 8003012:	f003 031f 	and.w	r3, r3, #31
 8003016:	2101      	movs	r1, #1
 8003018:	fa01 f303 	lsl.w	r3, r1, r3
 800301c:	ea42 0103 	orr.w	r1, r2, r3
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003028:	2b00      	cmp	r3, #0
 800302a:	d10d      	bne.n	8003048 <HAL_ADC_ConfigChannel+0x670>
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	0e9b      	lsrs	r3, r3, #26
 8003032:	3301      	adds	r3, #1
 8003034:	f003 021f 	and.w	r2, r3, #31
 8003038:	4613      	mov	r3, r2
 800303a:	005b      	lsls	r3, r3, #1
 800303c:	4413      	add	r3, r2
 800303e:	3b1e      	subs	r3, #30
 8003040:	051b      	lsls	r3, r3, #20
 8003042:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003046:	e01b      	b.n	8003080 <HAL_ADC_ConfigChannel+0x6a8>
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	fa93 f3a3 	rbit	r3, r3
 8003054:	613b      	str	r3, [r7, #16]
  return result;
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800305a:	69bb      	ldr	r3, [r7, #24]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d101      	bne.n	8003064 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003060:	2320      	movs	r3, #32
 8003062:	e003      	b.n	800306c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003064:	69bb      	ldr	r3, [r7, #24]
 8003066:	fab3 f383 	clz	r3, r3
 800306a:	b2db      	uxtb	r3, r3
 800306c:	3301      	adds	r3, #1
 800306e:	f003 021f 	and.w	r2, r3, #31
 8003072:	4613      	mov	r3, r2
 8003074:	005b      	lsls	r3, r3, #1
 8003076:	4413      	add	r3, r2
 8003078:	3b1e      	subs	r3, #30
 800307a:	051b      	lsls	r3, r3, #20
 800307c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003080:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003082:	683a      	ldr	r2, [r7, #0]
 8003084:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003086:	4619      	mov	r1, r3
 8003088:	f7fe ff78 	bl	8001f7c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	4b09      	ldr	r3, [pc, #36]	@ (80030b8 <HAL_ADC_ConfigChannel+0x6e0>)
 8003092:	4013      	ands	r3, r2
 8003094:	2b00      	cmp	r3, #0
 8003096:	f000 80be 	beq.w	8003216 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80030a2:	d004      	beq.n	80030ae <HAL_ADC_ConfigChannel+0x6d6>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a04      	ldr	r2, [pc, #16]	@ (80030bc <HAL_ADC_ConfigChannel+0x6e4>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d10a      	bne.n	80030c4 <HAL_ADC_ConfigChannel+0x6ec>
 80030ae:	4b04      	ldr	r3, [pc, #16]	@ (80030c0 <HAL_ADC_ConfigChannel+0x6e8>)
 80030b0:	e009      	b.n	80030c6 <HAL_ADC_ConfigChannel+0x6ee>
 80030b2:	bf00      	nop
 80030b4:	407f0000 	.word	0x407f0000
 80030b8:	80080000 	.word	0x80080000
 80030bc:	50000100 	.word	0x50000100
 80030c0:	50000300 	.word	0x50000300
 80030c4:	4b59      	ldr	r3, [pc, #356]	@ (800322c <HAL_ADC_ConfigChannel+0x854>)
 80030c6:	4618      	mov	r0, r3
 80030c8:	f7fe fe5a 	bl	8001d80 <LL_ADC_GetCommonPathInternalCh>
 80030cc:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a56      	ldr	r2, [pc, #344]	@ (8003230 <HAL_ADC_ConfigChannel+0x858>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d004      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x70c>
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4a55      	ldr	r2, [pc, #340]	@ (8003234 <HAL_ADC_ConfigChannel+0x85c>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d13a      	bne.n	800315a <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80030e4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80030e8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d134      	bne.n	800315a <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80030f8:	d005      	beq.n	8003106 <HAL_ADC_ConfigChannel+0x72e>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a4e      	ldr	r2, [pc, #312]	@ (8003238 <HAL_ADC_ConfigChannel+0x860>)
 8003100:	4293      	cmp	r3, r2
 8003102:	f040 8085 	bne.w	8003210 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800310e:	d004      	beq.n	800311a <HAL_ADC_ConfigChannel+0x742>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a49      	ldr	r2, [pc, #292]	@ (800323c <HAL_ADC_ConfigChannel+0x864>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d101      	bne.n	800311e <HAL_ADC_ConfigChannel+0x746>
 800311a:	4a49      	ldr	r2, [pc, #292]	@ (8003240 <HAL_ADC_ConfigChannel+0x868>)
 800311c:	e000      	b.n	8003120 <HAL_ADC_ConfigChannel+0x748>
 800311e:	4a43      	ldr	r2, [pc, #268]	@ (800322c <HAL_ADC_ConfigChannel+0x854>)
 8003120:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003124:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003128:	4619      	mov	r1, r3
 800312a:	4610      	mov	r0, r2
 800312c:	f7fe fe15 	bl	8001d5a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003130:	4b44      	ldr	r3, [pc, #272]	@ (8003244 <HAL_ADC_ConfigChannel+0x86c>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	099b      	lsrs	r3, r3, #6
 8003136:	4a44      	ldr	r2, [pc, #272]	@ (8003248 <HAL_ADC_ConfigChannel+0x870>)
 8003138:	fba2 2303 	umull	r2, r3, r2, r3
 800313c:	099b      	lsrs	r3, r3, #6
 800313e:	1c5a      	adds	r2, r3, #1
 8003140:	4613      	mov	r3, r2
 8003142:	005b      	lsls	r3, r3, #1
 8003144:	4413      	add	r3, r2
 8003146:	009b      	lsls	r3, r3, #2
 8003148:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800314a:	e002      	b.n	8003152 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	3b01      	subs	r3, #1
 8003150:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d1f9      	bne.n	800314c <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003158:	e05a      	b.n	8003210 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a3b      	ldr	r2, [pc, #236]	@ (800324c <HAL_ADC_ConfigChannel+0x874>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d125      	bne.n	80031b0 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003164:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003168:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800316c:	2b00      	cmp	r3, #0
 800316e:	d11f      	bne.n	80031b0 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a31      	ldr	r2, [pc, #196]	@ (800323c <HAL_ADC_ConfigChannel+0x864>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d104      	bne.n	8003184 <HAL_ADC_ConfigChannel+0x7ac>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a34      	ldr	r2, [pc, #208]	@ (8003250 <HAL_ADC_ConfigChannel+0x878>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d047      	beq.n	8003214 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800318c:	d004      	beq.n	8003198 <HAL_ADC_ConfigChannel+0x7c0>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a2a      	ldr	r2, [pc, #168]	@ (800323c <HAL_ADC_ConfigChannel+0x864>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d101      	bne.n	800319c <HAL_ADC_ConfigChannel+0x7c4>
 8003198:	4a29      	ldr	r2, [pc, #164]	@ (8003240 <HAL_ADC_ConfigChannel+0x868>)
 800319a:	e000      	b.n	800319e <HAL_ADC_ConfigChannel+0x7c6>
 800319c:	4a23      	ldr	r2, [pc, #140]	@ (800322c <HAL_ADC_ConfigChannel+0x854>)
 800319e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80031a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80031a6:	4619      	mov	r1, r3
 80031a8:	4610      	mov	r0, r2
 80031aa:	f7fe fdd6 	bl	8001d5a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80031ae:	e031      	b.n	8003214 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a27      	ldr	r2, [pc, #156]	@ (8003254 <HAL_ADC_ConfigChannel+0x87c>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d12d      	bne.n	8003216 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80031ba:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80031be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d127      	bne.n	8003216 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a1c      	ldr	r2, [pc, #112]	@ (800323c <HAL_ADC_ConfigChannel+0x864>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d022      	beq.n	8003216 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80031d8:	d004      	beq.n	80031e4 <HAL_ADC_ConfigChannel+0x80c>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a17      	ldr	r2, [pc, #92]	@ (800323c <HAL_ADC_ConfigChannel+0x864>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d101      	bne.n	80031e8 <HAL_ADC_ConfigChannel+0x810>
 80031e4:	4a16      	ldr	r2, [pc, #88]	@ (8003240 <HAL_ADC_ConfigChannel+0x868>)
 80031e6:	e000      	b.n	80031ea <HAL_ADC_ConfigChannel+0x812>
 80031e8:	4a10      	ldr	r2, [pc, #64]	@ (800322c <HAL_ADC_ConfigChannel+0x854>)
 80031ea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80031ee:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80031f2:	4619      	mov	r1, r3
 80031f4:	4610      	mov	r0, r2
 80031f6:	f7fe fdb0 	bl	8001d5a <LL_ADC_SetCommonPathInternalCh>
 80031fa:	e00c      	b.n	8003216 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003200:	f043 0220 	orr.w	r2, r3, #32
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003208:	2301      	movs	r3, #1
 800320a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800320e:	e002      	b.n	8003216 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003210:	bf00      	nop
 8003212:	e000      	b.n	8003216 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003214:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2200      	movs	r2, #0
 800321a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800321e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003222:	4618      	mov	r0, r3
 8003224:	37d8      	adds	r7, #216	@ 0xd8
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}
 800322a:	bf00      	nop
 800322c:	50000700 	.word	0x50000700
 8003230:	c3210000 	.word	0xc3210000
 8003234:	90c00010 	.word	0x90c00010
 8003238:	50000600 	.word	0x50000600
 800323c:	50000100 	.word	0x50000100
 8003240:	50000300 	.word	0x50000300
 8003244:	20000000 	.word	0x20000000
 8003248:	053e2d63 	.word	0x053e2d63
 800324c:	c7520000 	.word	0xc7520000
 8003250:	50000500 	.word	0x50000500
 8003254:	cb840000 	.word	0xcb840000

08003258 <LL_ADC_IsEnabled>:
{
 8003258:	b480      	push	{r7}
 800325a:	b083      	sub	sp, #12
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	f003 0301 	and.w	r3, r3, #1
 8003268:	2b01      	cmp	r3, #1
 800326a:	d101      	bne.n	8003270 <LL_ADC_IsEnabled+0x18>
 800326c:	2301      	movs	r3, #1
 800326e:	e000      	b.n	8003272 <LL_ADC_IsEnabled+0x1a>
 8003270:	2300      	movs	r3, #0
}
 8003272:	4618      	mov	r0, r3
 8003274:	370c      	adds	r7, #12
 8003276:	46bd      	mov	sp, r7
 8003278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327c:	4770      	bx	lr

0800327e <LL_ADC_REG_IsConversionOngoing>:
{
 800327e:	b480      	push	{r7}
 8003280:	b083      	sub	sp, #12
 8003282:	af00      	add	r7, sp, #0
 8003284:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	f003 0304 	and.w	r3, r3, #4
 800328e:	2b04      	cmp	r3, #4
 8003290:	d101      	bne.n	8003296 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003292:	2301      	movs	r3, #1
 8003294:	e000      	b.n	8003298 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003296:	2300      	movs	r3, #0
}
 8003298:	4618      	mov	r0, r3
 800329a:	370c      	adds	r7, #12
 800329c:	46bd      	mov	sp, r7
 800329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a2:	4770      	bx	lr

080032a4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80032ac:	bf00      	nop
 80032ae:	370c      	adds	r7, #12
 80032b0:	46bd      	mov	sp, r7
 80032b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b6:	4770      	bx	lr

080032b8 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80032c0:	bf00      	nop
 80032c2:	370c      	adds	r7, #12
 80032c4:	46bd      	mov	sp, r7
 80032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ca:	4770      	bx	lr

080032cc <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b083      	sub	sp, #12
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80032d4:	bf00      	nop
 80032d6:	370c      	adds	r7, #12
 80032d8:	46bd      	mov	sp, r7
 80032da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032de:	4770      	bx	lr

080032e0 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b083      	sub	sp, #12
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80032e8:	bf00      	nop
 80032ea:	370c      	adds	r7, #12
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr

080032f4 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80032f4:	b480      	push	{r7}
 80032f6:	b083      	sub	sp, #12
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80032fc:	bf00      	nop
 80032fe:	370c      	adds	r7, #12
 8003300:	46bd      	mov	sp, r7
 8003302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003306:	4770      	bx	lr

08003308 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003308:	b590      	push	{r4, r7, lr}
 800330a:	b0a1      	sub	sp, #132	@ 0x84
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
 8003310:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003312:	2300      	movs	r3, #0
 8003314:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800331e:	2b01      	cmp	r3, #1
 8003320:	d101      	bne.n	8003326 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003322:	2302      	movs	r3, #2
 8003324:	e0e7      	b.n	80034f6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2201      	movs	r2, #1
 800332a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800332e:	2300      	movs	r3, #0
 8003330:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003332:	2300      	movs	r3, #0
 8003334:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800333e:	d102      	bne.n	8003346 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003340:	4b6f      	ldr	r3, [pc, #444]	@ (8003500 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003342:	60bb      	str	r3, [r7, #8]
 8003344:	e009      	b.n	800335a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a6e      	ldr	r2, [pc, #440]	@ (8003504 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d102      	bne.n	8003356 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8003350:	4b6d      	ldr	r3, [pc, #436]	@ (8003508 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003352:	60bb      	str	r3, [r7, #8]
 8003354:	e001      	b.n	800335a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003356:	2300      	movs	r3, #0
 8003358:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800335a:	68bb      	ldr	r3, [r7, #8]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d10b      	bne.n	8003378 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003364:	f043 0220 	orr.w	r2, r3, #32
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2200      	movs	r2, #0
 8003370:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	e0be      	b.n	80034f6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	4618      	mov	r0, r3
 800337c:	f7ff ff7f 	bl	800327e <LL_ADC_REG_IsConversionOngoing>
 8003380:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4618      	mov	r0, r3
 8003388:	f7ff ff79 	bl	800327e <LL_ADC_REG_IsConversionOngoing>
 800338c:	4603      	mov	r3, r0
 800338e:	2b00      	cmp	r3, #0
 8003390:	f040 80a0 	bne.w	80034d4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003394:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003396:	2b00      	cmp	r3, #0
 8003398:	f040 809c 	bne.w	80034d4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80033a4:	d004      	beq.n	80033b0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a55      	ldr	r2, [pc, #340]	@ (8003500 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d101      	bne.n	80033b4 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80033b0:	4b56      	ldr	r3, [pc, #344]	@ (800350c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80033b2:	e000      	b.n	80033b6 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80033b4:	4b56      	ldr	r3, [pc, #344]	@ (8003510 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80033b6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d04b      	beq.n	8003458 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80033c0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	6859      	ldr	r1, [r3, #4]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80033d2:	035b      	lsls	r3, r3, #13
 80033d4:	430b      	orrs	r3, r1
 80033d6:	431a      	orrs	r2, r3
 80033d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80033da:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80033e4:	d004      	beq.n	80033f0 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a45      	ldr	r2, [pc, #276]	@ (8003500 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d10f      	bne.n	8003410 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80033f0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80033f4:	f7ff ff30 	bl	8003258 <LL_ADC_IsEnabled>
 80033f8:	4604      	mov	r4, r0
 80033fa:	4841      	ldr	r0, [pc, #260]	@ (8003500 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80033fc:	f7ff ff2c 	bl	8003258 <LL_ADC_IsEnabled>
 8003400:	4603      	mov	r3, r0
 8003402:	4323      	orrs	r3, r4
 8003404:	2b00      	cmp	r3, #0
 8003406:	bf0c      	ite	eq
 8003408:	2301      	moveq	r3, #1
 800340a:	2300      	movne	r3, #0
 800340c:	b2db      	uxtb	r3, r3
 800340e:	e012      	b.n	8003436 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003410:	483c      	ldr	r0, [pc, #240]	@ (8003504 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003412:	f7ff ff21 	bl	8003258 <LL_ADC_IsEnabled>
 8003416:	4604      	mov	r4, r0
 8003418:	483b      	ldr	r0, [pc, #236]	@ (8003508 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800341a:	f7ff ff1d 	bl	8003258 <LL_ADC_IsEnabled>
 800341e:	4603      	mov	r3, r0
 8003420:	431c      	orrs	r4, r3
 8003422:	483c      	ldr	r0, [pc, #240]	@ (8003514 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003424:	f7ff ff18 	bl	8003258 <LL_ADC_IsEnabled>
 8003428:	4603      	mov	r3, r0
 800342a:	4323      	orrs	r3, r4
 800342c:	2b00      	cmp	r3, #0
 800342e:	bf0c      	ite	eq
 8003430:	2301      	moveq	r3, #1
 8003432:	2300      	movne	r3, #0
 8003434:	b2db      	uxtb	r3, r3
 8003436:	2b00      	cmp	r3, #0
 8003438:	d056      	beq.n	80034e8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800343a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003442:	f023 030f 	bic.w	r3, r3, #15
 8003446:	683a      	ldr	r2, [r7, #0]
 8003448:	6811      	ldr	r1, [r2, #0]
 800344a:	683a      	ldr	r2, [r7, #0]
 800344c:	6892      	ldr	r2, [r2, #8]
 800344e:	430a      	orrs	r2, r1
 8003450:	431a      	orrs	r2, r3
 8003452:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003454:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003456:	e047      	b.n	80034e8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003458:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003460:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003462:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800346c:	d004      	beq.n	8003478 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a23      	ldr	r2, [pc, #140]	@ (8003500 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d10f      	bne.n	8003498 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003478:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800347c:	f7ff feec 	bl	8003258 <LL_ADC_IsEnabled>
 8003480:	4604      	mov	r4, r0
 8003482:	481f      	ldr	r0, [pc, #124]	@ (8003500 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003484:	f7ff fee8 	bl	8003258 <LL_ADC_IsEnabled>
 8003488:	4603      	mov	r3, r0
 800348a:	4323      	orrs	r3, r4
 800348c:	2b00      	cmp	r3, #0
 800348e:	bf0c      	ite	eq
 8003490:	2301      	moveq	r3, #1
 8003492:	2300      	movne	r3, #0
 8003494:	b2db      	uxtb	r3, r3
 8003496:	e012      	b.n	80034be <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8003498:	481a      	ldr	r0, [pc, #104]	@ (8003504 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800349a:	f7ff fedd 	bl	8003258 <LL_ADC_IsEnabled>
 800349e:	4604      	mov	r4, r0
 80034a0:	4819      	ldr	r0, [pc, #100]	@ (8003508 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80034a2:	f7ff fed9 	bl	8003258 <LL_ADC_IsEnabled>
 80034a6:	4603      	mov	r3, r0
 80034a8:	431c      	orrs	r4, r3
 80034aa:	481a      	ldr	r0, [pc, #104]	@ (8003514 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80034ac:	f7ff fed4 	bl	8003258 <LL_ADC_IsEnabled>
 80034b0:	4603      	mov	r3, r0
 80034b2:	4323      	orrs	r3, r4
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	bf0c      	ite	eq
 80034b8:	2301      	moveq	r3, #1
 80034ba:	2300      	movne	r3, #0
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d012      	beq.n	80034e8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80034c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80034ca:	f023 030f 	bic.w	r3, r3, #15
 80034ce:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80034d0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80034d2:	e009      	b.n	80034e8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034d8:	f043 0220 	orr.w	r2, r3, #32
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80034e6:	e000      	b.n	80034ea <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80034e8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2200      	movs	r2, #0
 80034ee:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80034f2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3784      	adds	r7, #132	@ 0x84
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd90      	pop	{r4, r7, pc}
 80034fe:	bf00      	nop
 8003500:	50000100 	.word	0x50000100
 8003504:	50000400 	.word	0x50000400
 8003508:	50000500 	.word	0x50000500
 800350c:	50000300 	.word	0x50000300
 8003510:	50000700 	.word	0x50000700
 8003514:	50000600 	.word	0x50000600

08003518 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8003518:	b480      	push	{r7}
 800351a:	b083      	sub	sp, #12
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8003520:	4b05      	ldr	r3, [pc, #20]	@ (8003538 <LL_EXTI_EnableIT_0_31+0x20>)
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	4904      	ldr	r1, [pc, #16]	@ (8003538 <LL_EXTI_EnableIT_0_31+0x20>)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	4313      	orrs	r3, r2
 800352a:	600b      	str	r3, [r1, #0]
}
 800352c:	bf00      	nop
 800352e:	370c      	adds	r7, #12
 8003530:	46bd      	mov	sp, r7
 8003532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003536:	4770      	bx	lr
 8003538:	40010400 	.word	0x40010400

0800353c <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 800353c:	b480      	push	{r7}
 800353e:	b083      	sub	sp, #12
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8003544:	4b05      	ldr	r3, [pc, #20]	@ (800355c <LL_EXTI_EnableIT_32_63+0x20>)
 8003546:	6a1a      	ldr	r2, [r3, #32]
 8003548:	4904      	ldr	r1, [pc, #16]	@ (800355c <LL_EXTI_EnableIT_32_63+0x20>)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	4313      	orrs	r3, r2
 800354e:	620b      	str	r3, [r1, #32]
}
 8003550:	bf00      	nop
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr
 800355c:	40010400 	.word	0x40010400

08003560 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8003560:	b480      	push	{r7}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8003568:	4b06      	ldr	r3, [pc, #24]	@ (8003584 <LL_EXTI_DisableIT_0_31+0x24>)
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	43db      	mvns	r3, r3
 8003570:	4904      	ldr	r1, [pc, #16]	@ (8003584 <LL_EXTI_DisableIT_0_31+0x24>)
 8003572:	4013      	ands	r3, r2
 8003574:	600b      	str	r3, [r1, #0]
}
 8003576:	bf00      	nop
 8003578:	370c      	adds	r7, #12
 800357a:	46bd      	mov	sp, r7
 800357c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003580:	4770      	bx	lr
 8003582:	bf00      	nop
 8003584:	40010400 	.word	0x40010400

08003588 <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 8003588:	b480      	push	{r7}
 800358a:	b083      	sub	sp, #12
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8003590:	4b06      	ldr	r3, [pc, #24]	@ (80035ac <LL_EXTI_DisableIT_32_63+0x24>)
 8003592:	6a1a      	ldr	r2, [r3, #32]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	43db      	mvns	r3, r3
 8003598:	4904      	ldr	r1, [pc, #16]	@ (80035ac <LL_EXTI_DisableIT_32_63+0x24>)
 800359a:	4013      	ands	r3, r2
 800359c:	620b      	str	r3, [r1, #32]
}
 800359e:	bf00      	nop
 80035a0:	370c      	adds	r7, #12
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr
 80035aa:	bf00      	nop
 80035ac:	40010400 	.word	0x40010400

080035b0 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b083      	sub	sp, #12
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 80035b8:	4b05      	ldr	r3, [pc, #20]	@ (80035d0 <LL_EXTI_EnableEvent_0_31+0x20>)
 80035ba:	685a      	ldr	r2, [r3, #4]
 80035bc:	4904      	ldr	r1, [pc, #16]	@ (80035d0 <LL_EXTI_EnableEvent_0_31+0x20>)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	4313      	orrs	r3, r2
 80035c2:	604b      	str	r3, [r1, #4]

}
 80035c4:	bf00      	nop
 80035c6:	370c      	adds	r7, #12
 80035c8:	46bd      	mov	sp, r7
 80035ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ce:	4770      	bx	lr
 80035d0:	40010400 	.word	0x40010400

080035d4 <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 80035dc:	4b05      	ldr	r3, [pc, #20]	@ (80035f4 <LL_EXTI_EnableEvent_32_63+0x20>)
 80035de:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80035e0:	4904      	ldr	r1, [pc, #16]	@ (80035f4 <LL_EXTI_EnableEvent_32_63+0x20>)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4313      	orrs	r3, r2
 80035e6:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80035e8:	bf00      	nop
 80035ea:	370c      	adds	r7, #12
 80035ec:	46bd      	mov	sp, r7
 80035ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f2:	4770      	bx	lr
 80035f4:	40010400 	.word	0x40010400

080035f8 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b083      	sub	sp, #12
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8003600:	4b06      	ldr	r3, [pc, #24]	@ (800361c <LL_EXTI_DisableEvent_0_31+0x24>)
 8003602:	685a      	ldr	r2, [r3, #4]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	43db      	mvns	r3, r3
 8003608:	4904      	ldr	r1, [pc, #16]	@ (800361c <LL_EXTI_DisableEvent_0_31+0x24>)
 800360a:	4013      	ands	r3, r2
 800360c:	604b      	str	r3, [r1, #4]
}
 800360e:	bf00      	nop
 8003610:	370c      	adds	r7, #12
 8003612:	46bd      	mov	sp, r7
 8003614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003618:	4770      	bx	lr
 800361a:	bf00      	nop
 800361c:	40010400 	.word	0x40010400

08003620 <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8003628:	4b06      	ldr	r3, [pc, #24]	@ (8003644 <LL_EXTI_DisableEvent_32_63+0x24>)
 800362a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	43db      	mvns	r3, r3
 8003630:	4904      	ldr	r1, [pc, #16]	@ (8003644 <LL_EXTI_DisableEvent_32_63+0x24>)
 8003632:	4013      	ands	r3, r2
 8003634:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8003636:	bf00      	nop
 8003638:	370c      	adds	r7, #12
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr
 8003642:	bf00      	nop
 8003644:	40010400 	.word	0x40010400

08003648 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003648:	b480      	push	{r7}
 800364a:	b083      	sub	sp, #12
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8003650:	4b05      	ldr	r3, [pc, #20]	@ (8003668 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003652:	689a      	ldr	r2, [r3, #8]
 8003654:	4904      	ldr	r1, [pc, #16]	@ (8003668 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	4313      	orrs	r3, r2
 800365a:	608b      	str	r3, [r1, #8]

}
 800365c:	bf00      	nop
 800365e:	370c      	adds	r7, #12
 8003660:	46bd      	mov	sp, r7
 8003662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003666:	4770      	bx	lr
 8003668:	40010400 	.word	0x40010400

0800366c <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8003674:	4b05      	ldr	r3, [pc, #20]	@ (800368c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8003676:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003678:	4904      	ldr	r1, [pc, #16]	@ (800368c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	4313      	orrs	r3, r2
 800367e:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8003680:	bf00      	nop
 8003682:	370c      	adds	r7, #12
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr
 800368c:	40010400 	.word	0x40010400

08003690 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003690:	b480      	push	{r7}
 8003692:	b083      	sub	sp, #12
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8003698:	4b06      	ldr	r3, [pc, #24]	@ (80036b4 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800369a:	689a      	ldr	r2, [r3, #8]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	43db      	mvns	r3, r3
 80036a0:	4904      	ldr	r1, [pc, #16]	@ (80036b4 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80036a2:	4013      	ands	r3, r2
 80036a4:	608b      	str	r3, [r1, #8]

}
 80036a6:	bf00      	nop
 80036a8:	370c      	adds	r7, #12
 80036aa:	46bd      	mov	sp, r7
 80036ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b0:	4770      	bx	lr
 80036b2:	bf00      	nop
 80036b4:	40010400 	.word	0x40010400

080036b8 <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b083      	sub	sp, #12
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 80036c0:	4b06      	ldr	r3, [pc, #24]	@ (80036dc <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80036c2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	43db      	mvns	r3, r3
 80036c8:	4904      	ldr	r1, [pc, #16]	@ (80036dc <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80036ca:	4013      	ands	r3, r2
 80036cc:	628b      	str	r3, [r1, #40]	@ 0x28
}
 80036ce:	bf00      	nop
 80036d0:	370c      	adds	r7, #12
 80036d2:	46bd      	mov	sp, r7
 80036d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d8:	4770      	bx	lr
 80036da:	bf00      	nop
 80036dc:	40010400 	.word	0x40010400

080036e0 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b083      	sub	sp, #12
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 80036e8:	4b05      	ldr	r3, [pc, #20]	@ (8003700 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80036ea:	68da      	ldr	r2, [r3, #12]
 80036ec:	4904      	ldr	r1, [pc, #16]	@ (8003700 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	4313      	orrs	r3, r2
 80036f2:	60cb      	str	r3, [r1, #12]
}
 80036f4:	bf00      	nop
 80036f6:	370c      	adds	r7, #12
 80036f8:	46bd      	mov	sp, r7
 80036fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fe:	4770      	bx	lr
 8003700:	40010400 	.word	0x40010400

08003704 <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8003704:	b480      	push	{r7}
 8003706:	b083      	sub	sp, #12
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 800370c:	4b05      	ldr	r3, [pc, #20]	@ (8003724 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800370e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003710:	4904      	ldr	r1, [pc, #16]	@ (8003724 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	4313      	orrs	r3, r2
 8003716:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8003718:	bf00      	nop
 800371a:	370c      	adds	r7, #12
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr
 8003724:	40010400 	.word	0x40010400

08003728 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003728:	b480      	push	{r7}
 800372a:	b083      	sub	sp, #12
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8003730:	4b06      	ldr	r3, [pc, #24]	@ (800374c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003732:	68da      	ldr	r2, [r3, #12]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	43db      	mvns	r3, r3
 8003738:	4904      	ldr	r1, [pc, #16]	@ (800374c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800373a:	4013      	ands	r3, r2
 800373c:	60cb      	str	r3, [r1, #12]
}
 800373e:	bf00      	nop
 8003740:	370c      	adds	r7, #12
 8003742:	46bd      	mov	sp, r7
 8003744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003748:	4770      	bx	lr
 800374a:	bf00      	nop
 800374c:	40010400 	.word	0x40010400

08003750 <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 8003750:	b480      	push	{r7}
 8003752:	b083      	sub	sp, #12
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8003758:	4b06      	ldr	r3, [pc, #24]	@ (8003774 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800375a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	43db      	mvns	r3, r3
 8003760:	4904      	ldr	r1, [pc, #16]	@ (8003774 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8003762:	4013      	ands	r3, r2
 8003764:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8003766:	bf00      	nop
 8003768:	370c      	adds	r7, #12
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr
 8003772:	bf00      	nop
 8003774:	40010400 	.word	0x40010400

08003778 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8003778:	b480      	push	{r7}
 800377a:	b083      	sub	sp, #12
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8003780:	4a04      	ldr	r2, [pc, #16]	@ (8003794 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6153      	str	r3, [r2, #20]
}
 8003786:	bf00      	nop
 8003788:	370c      	adds	r7, #12
 800378a:	46bd      	mov	sp, r7
 800378c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003790:	4770      	bx	lr
 8003792:	bf00      	nop
 8003794:	40010400 	.word	0x40010400

08003798 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 8003798:	b480      	push	{r7}
 800379a:	b083      	sub	sp, #12
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 80037a0:	4a04      	ldr	r2, [pc, #16]	@ (80037b4 <LL_EXTI_ClearFlag_32_63+0x1c>)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6353      	str	r3, [r2, #52]	@ 0x34
}
 80037a6:	bf00      	nop
 80037a8:	370c      	adds	r7, #12
 80037aa:	46bd      	mov	sp, r7
 80037ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b0:	4770      	bx	lr
 80037b2:	bf00      	nop
 80037b4:	40010400 	.word	0x40010400

080037b8 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b088      	sub	sp, #32
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 80037c0:	2300      	movs	r3, #0
 80037c2:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80037c4:	2300      	movs	r3, #0
 80037c6:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d102      	bne.n	80037d4 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	77fb      	strb	r3, [r7, #31]
 80037d2:	e181      	b.n	8003ad8 <HAL_COMP_Init+0x320>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80037de:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80037e2:	d102      	bne.n	80037ea <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	77fb      	strb	r3, [r7, #31]
 80037e8:	e176      	b.n	8003ad8 <HAL_COMP_Init+0x320>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	7f5b      	ldrb	r3, [r3, #29]
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d108      	bne.n	8003806 <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2200      	movs	r2, #0
 80037f8:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2200      	movs	r2, #0
 80037fe:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8003800:	6878      	ldr	r0, [r7, #4]
 8003802:	f7fd feed 	bl	80015e0 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003810:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	695b      	ldr	r3, [r3, #20]
 8003820:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	68db      	ldr	r3, [r3, #12]
 8003826:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 800382c:	4313      	orrs	r3, r2
 800382e:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	4b90      	ldr	r3, [pc, #576]	@ (8003a78 <HAL_COMP_Init+0x2c0>)
 8003838:	4013      	ands	r3, r2
 800383a:	687a      	ldr	r2, [r7, #4]
 800383c:	6812      	ldr	r2, [r2, #0]
 800383e:	6979      	ldr	r1, [r7, #20]
 8003840:	430b      	orrs	r3, r1
 8003842:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800384e:	2b00      	cmp	r3, #0
 8003850:	d016      	beq.n	8003880 <HAL_COMP_Init+0xc8>
 8003852:	69bb      	ldr	r3, [r7, #24]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d113      	bne.n	8003880 <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003858:	4b88      	ldr	r3, [pc, #544]	@ (8003a7c <HAL_COMP_Init+0x2c4>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	099b      	lsrs	r3, r3, #6
 800385e:	4a88      	ldr	r2, [pc, #544]	@ (8003a80 <HAL_COMP_Init+0x2c8>)
 8003860:	fba2 2303 	umull	r2, r3, r2, r3
 8003864:	099b      	lsrs	r3, r3, #6
 8003866:	1c5a      	adds	r2, r3, #1
 8003868:	4613      	mov	r3, r2
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	4413      	add	r3, r2
 800386e:	009b      	lsls	r3, r3, #2
 8003870:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8003872:	e002      	b.n	800387a <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	3b01      	subs	r3, #1
 8003878:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d1f9      	bne.n	8003874 <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a7f      	ldr	r2, [pc, #508]	@ (8003a84 <HAL_COMP_Init+0x2cc>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d028      	beq.n	80038dc <HAL_COMP_Init+0x124>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a7e      	ldr	r2, [pc, #504]	@ (8003a88 <HAL_COMP_Init+0x2d0>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d020      	beq.n	80038d6 <HAL_COMP_Init+0x11e>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a7c      	ldr	r2, [pc, #496]	@ (8003a8c <HAL_COMP_Init+0x2d4>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d018      	beq.n	80038d0 <HAL_COMP_Init+0x118>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a7b      	ldr	r2, [pc, #492]	@ (8003a90 <HAL_COMP_Init+0x2d8>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d010      	beq.n	80038ca <HAL_COMP_Init+0x112>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a79      	ldr	r2, [pc, #484]	@ (8003a94 <HAL_COMP_Init+0x2dc>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d008      	beq.n	80038c4 <HAL_COMP_Init+0x10c>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a78      	ldr	r2, [pc, #480]	@ (8003a98 <HAL_COMP_Init+0x2e0>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d101      	bne.n	80038c0 <HAL_COMP_Init+0x108>
 80038bc:	2301      	movs	r3, #1
 80038be:	e00f      	b.n	80038e0 <HAL_COMP_Init+0x128>
 80038c0:	2302      	movs	r3, #2
 80038c2:	e00d      	b.n	80038e0 <HAL_COMP_Init+0x128>
 80038c4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80038c8:	e00a      	b.n	80038e0 <HAL_COMP_Init+0x128>
 80038ca:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80038ce:	e007      	b.n	80038e0 <HAL_COMP_Init+0x128>
 80038d0:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80038d4:	e004      	b.n	80038e0 <HAL_COMP_Init+0x128>
 80038d6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80038da:	e001      	b.n	80038e0 <HAL_COMP_Init+0x128>
 80038dc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80038e0:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	699b      	ldr	r3, [r3, #24]
 80038e6:	f003 0303 	and.w	r3, r3, #3
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	f000 80b6 	beq.w	8003a5c <HAL_COMP_Init+0x2a4>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	699b      	ldr	r3, [r3, #24]
 80038f4:	f003 0310 	and.w	r3, r3, #16
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d011      	beq.n	8003920 <HAL_COMP_Init+0x168>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a65      	ldr	r2, [pc, #404]	@ (8003a98 <HAL_COMP_Init+0x2e0>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d004      	beq.n	8003910 <HAL_COMP_Init+0x158>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a64      	ldr	r2, [pc, #400]	@ (8003a9c <HAL_COMP_Init+0x2e4>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d103      	bne.n	8003918 <HAL_COMP_Init+0x160>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 8003910:	6938      	ldr	r0, [r7, #16]
 8003912:	f7ff feab 	bl	800366c <LL_EXTI_EnableRisingTrig_32_63>
 8003916:	e014      	b.n	8003942 <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8003918:	6938      	ldr	r0, [r7, #16]
 800391a:	f7ff fe95 	bl	8003648 <LL_EXTI_EnableRisingTrig_0_31>
 800391e:	e010      	b.n	8003942 <HAL_COMP_Init+0x18a>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a5c      	ldr	r2, [pc, #368]	@ (8003a98 <HAL_COMP_Init+0x2e0>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d004      	beq.n	8003934 <HAL_COMP_Init+0x17c>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a5b      	ldr	r2, [pc, #364]	@ (8003a9c <HAL_COMP_Init+0x2e4>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d103      	bne.n	800393c <HAL_COMP_Init+0x184>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 8003934:	6938      	ldr	r0, [r7, #16]
 8003936:	f7ff febf 	bl	80036b8 <LL_EXTI_DisableRisingTrig_32_63>
 800393a:	e002      	b.n	8003942 <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 800393c:	6938      	ldr	r0, [r7, #16]
 800393e:	f7ff fea7 	bl	8003690 <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	699b      	ldr	r3, [r3, #24]
 8003946:	f003 0320 	and.w	r3, r3, #32
 800394a:	2b00      	cmp	r3, #0
 800394c:	d011      	beq.n	8003972 <HAL_COMP_Init+0x1ba>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a51      	ldr	r2, [pc, #324]	@ (8003a98 <HAL_COMP_Init+0x2e0>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d004      	beq.n	8003962 <HAL_COMP_Init+0x1aa>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a4f      	ldr	r2, [pc, #316]	@ (8003a9c <HAL_COMP_Init+0x2e4>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d103      	bne.n	800396a <HAL_COMP_Init+0x1b2>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 8003962:	6938      	ldr	r0, [r7, #16]
 8003964:	f7ff fece 	bl	8003704 <LL_EXTI_EnableFallingTrig_32_63>
 8003968:	e014      	b.n	8003994 <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 800396a:	6938      	ldr	r0, [r7, #16]
 800396c:	f7ff feb8 	bl	80036e0 <LL_EXTI_EnableFallingTrig_0_31>
 8003970:	e010      	b.n	8003994 <HAL_COMP_Init+0x1dc>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a48      	ldr	r2, [pc, #288]	@ (8003a98 <HAL_COMP_Init+0x2e0>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d004      	beq.n	8003986 <HAL_COMP_Init+0x1ce>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a46      	ldr	r2, [pc, #280]	@ (8003a9c <HAL_COMP_Init+0x2e4>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d103      	bne.n	800398e <HAL_COMP_Init+0x1d6>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 8003986:	6938      	ldr	r0, [r7, #16]
 8003988:	f7ff fee2 	bl	8003750 <LL_EXTI_DisableFallingTrig_32_63>
 800398c:	e002      	b.n	8003994 <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 800398e:	6938      	ldr	r0, [r7, #16]
 8003990:	f7ff feca 	bl	8003728 <LL_EXTI_DisableFallingTrig_0_31>
#endif /* COMP7 */
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a3f      	ldr	r2, [pc, #252]	@ (8003a98 <HAL_COMP_Init+0x2e0>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d004      	beq.n	80039a8 <HAL_COMP_Init+0x1f0>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a3e      	ldr	r2, [pc, #248]	@ (8003a9c <HAL_COMP_Init+0x2e4>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d103      	bne.n	80039b0 <HAL_COMP_Init+0x1f8>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 80039a8:	6938      	ldr	r0, [r7, #16]
 80039aa:	f7ff fef5 	bl	8003798 <LL_EXTI_ClearFlag_32_63>
 80039ae:	e002      	b.n	80039b6 <HAL_COMP_Init+0x1fe>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 80039b0:	6938      	ldr	r0, [r7, #16]
 80039b2:	f7ff fee1 	bl	8003778 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	699b      	ldr	r3, [r3, #24]
 80039ba:	f003 0302 	and.w	r3, r3, #2
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d011      	beq.n	80039e6 <HAL_COMP_Init+0x22e>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a34      	ldr	r2, [pc, #208]	@ (8003a98 <HAL_COMP_Init+0x2e0>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d004      	beq.n	80039d6 <HAL_COMP_Init+0x21e>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a32      	ldr	r2, [pc, #200]	@ (8003a9c <HAL_COMP_Init+0x2e4>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d103      	bne.n	80039de <HAL_COMP_Init+0x226>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 80039d6:	6938      	ldr	r0, [r7, #16]
 80039d8:	f7ff fdfc 	bl	80035d4 <LL_EXTI_EnableEvent_32_63>
 80039dc:	e014      	b.n	8003a08 <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 80039de:	6938      	ldr	r0, [r7, #16]
 80039e0:	f7ff fde6 	bl	80035b0 <LL_EXTI_EnableEvent_0_31>
 80039e4:	e010      	b.n	8003a08 <HAL_COMP_Init+0x250>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a2b      	ldr	r2, [pc, #172]	@ (8003a98 <HAL_COMP_Init+0x2e0>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d004      	beq.n	80039fa <HAL_COMP_Init+0x242>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a29      	ldr	r2, [pc, #164]	@ (8003a9c <HAL_COMP_Init+0x2e4>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d103      	bne.n	8003a02 <HAL_COMP_Init+0x24a>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 80039fa:	6938      	ldr	r0, [r7, #16]
 80039fc:	f7ff fe10 	bl	8003620 <LL_EXTI_DisableEvent_32_63>
 8003a00:	e002      	b.n	8003a08 <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 8003a02:	6938      	ldr	r0, [r7, #16]
 8003a04:	f7ff fdf8 	bl	80035f8 <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	699b      	ldr	r3, [r3, #24]
 8003a0c:	f003 0301 	and.w	r3, r3, #1
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d011      	beq.n	8003a38 <HAL_COMP_Init+0x280>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a1f      	ldr	r2, [pc, #124]	@ (8003a98 <HAL_COMP_Init+0x2e0>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d004      	beq.n	8003a28 <HAL_COMP_Init+0x270>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a1e      	ldr	r2, [pc, #120]	@ (8003a9c <HAL_COMP_Init+0x2e4>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d103      	bne.n	8003a30 <HAL_COMP_Init+0x278>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 8003a28:	6938      	ldr	r0, [r7, #16]
 8003a2a:	f7ff fd87 	bl	800353c <LL_EXTI_EnableIT_32_63>
 8003a2e:	e04b      	b.n	8003ac8 <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 8003a30:	6938      	ldr	r0, [r7, #16]
 8003a32:	f7ff fd71 	bl	8003518 <LL_EXTI_EnableIT_0_31>
 8003a36:	e047      	b.n	8003ac8 <HAL_COMP_Init+0x310>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a16      	ldr	r2, [pc, #88]	@ (8003a98 <HAL_COMP_Init+0x2e0>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d004      	beq.n	8003a4c <HAL_COMP_Init+0x294>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a15      	ldr	r2, [pc, #84]	@ (8003a9c <HAL_COMP_Init+0x2e4>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d103      	bne.n	8003a54 <HAL_COMP_Init+0x29c>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 8003a4c:	6938      	ldr	r0, [r7, #16]
 8003a4e:	f7ff fd9b 	bl	8003588 <LL_EXTI_DisableIT_32_63>
 8003a52:	e039      	b.n	8003ac8 <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 8003a54:	6938      	ldr	r0, [r7, #16]
 8003a56:	f7ff fd83 	bl	8003560 <LL_EXTI_DisableIT_0_31>
 8003a5a:	e035      	b.n	8003ac8 <HAL_COMP_Init+0x310>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a0d      	ldr	r2, [pc, #52]	@ (8003a98 <HAL_COMP_Init+0x2e0>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d004      	beq.n	8003a70 <HAL_COMP_Init+0x2b8>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a0c      	ldr	r2, [pc, #48]	@ (8003a9c <HAL_COMP_Init+0x2e4>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d117      	bne.n	8003aa0 <HAL_COMP_Init+0x2e8>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 8003a70:	6938      	ldr	r0, [r7, #16]
 8003a72:	f7ff fdd5 	bl	8003620 <LL_EXTI_DisableEvent_32_63>
 8003a76:	e016      	b.n	8003aa6 <HAL_COMP_Init+0x2ee>
 8003a78:	ff007e0f 	.word	0xff007e0f
 8003a7c:	20000000 	.word	0x20000000
 8003a80:	053e2d63 	.word	0x053e2d63
 8003a84:	40010200 	.word	0x40010200
 8003a88:	40010204 	.word	0x40010204
 8003a8c:	40010208 	.word	0x40010208
 8003a90:	4001020c 	.word	0x4001020c
 8003a94:	40010210 	.word	0x40010210
 8003a98:	40010214 	.word	0x40010214
 8003a9c:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8003aa0:	6938      	ldr	r0, [r7, #16]
 8003aa2:	f7ff fda9 	bl	80035f8 <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */

      /* Disable EXTI interrupt mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a0e      	ldr	r2, [pc, #56]	@ (8003ae4 <HAL_COMP_Init+0x32c>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d004      	beq.n	8003aba <HAL_COMP_Init+0x302>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a0c      	ldr	r2, [pc, #48]	@ (8003ae8 <HAL_COMP_Init+0x330>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d103      	bne.n	8003ac2 <HAL_COMP_Init+0x30a>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 8003aba:	6938      	ldr	r0, [r7, #16]
 8003abc:	f7ff fd64 	bl	8003588 <LL_EXTI_DisableIT_32_63>
 8003ac0:	e002      	b.n	8003ac8 <HAL_COMP_Init+0x310>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8003ac2:	6938      	ldr	r0, [r7, #16]
 8003ac4:	f7ff fd4c 	bl	8003560 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	7f5b      	ldrb	r3, [r3, #29]
 8003acc:	b2db      	uxtb	r3, r3
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d102      	bne.n	8003ad8 <HAL_COMP_Init+0x320>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 8003ad8:	7ffb      	ldrb	r3, [r7, #31]
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3720      	adds	r7, #32
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}
 8003ae2:	bf00      	nop
 8003ae4:	40010214 	.word	0x40010214
 8003ae8:	40010218 	.word	0x40010218

08003aec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b085      	sub	sp, #20
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	f003 0307 	and.w	r3, r3, #7
 8003afa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003afc:	4b0c      	ldr	r3, [pc, #48]	@ (8003b30 <__NVIC_SetPriorityGrouping+0x44>)
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b02:	68ba      	ldr	r2, [r7, #8]
 8003b04:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003b08:	4013      	ands	r3, r2
 8003b0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b14:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003b18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b1e:	4a04      	ldr	r2, [pc, #16]	@ (8003b30 <__NVIC_SetPriorityGrouping+0x44>)
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	60d3      	str	r3, [r2, #12]
}
 8003b24:	bf00      	nop
 8003b26:	3714      	adds	r7, #20
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2e:	4770      	bx	lr
 8003b30:	e000ed00 	.word	0xe000ed00

08003b34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b34:	b480      	push	{r7}
 8003b36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b38:	4b04      	ldr	r3, [pc, #16]	@ (8003b4c <__NVIC_GetPriorityGrouping+0x18>)
 8003b3a:	68db      	ldr	r3, [r3, #12]
 8003b3c:	0a1b      	lsrs	r3, r3, #8
 8003b3e:	f003 0307 	and.w	r3, r3, #7
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	46bd      	mov	sp, r7
 8003b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4a:	4770      	bx	lr
 8003b4c:	e000ed00 	.word	0xe000ed00

08003b50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b083      	sub	sp, #12
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	4603      	mov	r3, r0
 8003b58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	db0b      	blt.n	8003b7a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b62:	79fb      	ldrb	r3, [r7, #7]
 8003b64:	f003 021f 	and.w	r2, r3, #31
 8003b68:	4907      	ldr	r1, [pc, #28]	@ (8003b88 <__NVIC_EnableIRQ+0x38>)
 8003b6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b6e:	095b      	lsrs	r3, r3, #5
 8003b70:	2001      	movs	r0, #1
 8003b72:	fa00 f202 	lsl.w	r2, r0, r2
 8003b76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003b7a:	bf00      	nop
 8003b7c:	370c      	adds	r7, #12
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b84:	4770      	bx	lr
 8003b86:	bf00      	nop
 8003b88:	e000e100 	.word	0xe000e100

08003b8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b083      	sub	sp, #12
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	4603      	mov	r3, r0
 8003b94:	6039      	str	r1, [r7, #0]
 8003b96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	db0a      	blt.n	8003bb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	b2da      	uxtb	r2, r3
 8003ba4:	490c      	ldr	r1, [pc, #48]	@ (8003bd8 <__NVIC_SetPriority+0x4c>)
 8003ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003baa:	0112      	lsls	r2, r2, #4
 8003bac:	b2d2      	uxtb	r2, r2
 8003bae:	440b      	add	r3, r1
 8003bb0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003bb4:	e00a      	b.n	8003bcc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	b2da      	uxtb	r2, r3
 8003bba:	4908      	ldr	r1, [pc, #32]	@ (8003bdc <__NVIC_SetPriority+0x50>)
 8003bbc:	79fb      	ldrb	r3, [r7, #7]
 8003bbe:	f003 030f 	and.w	r3, r3, #15
 8003bc2:	3b04      	subs	r3, #4
 8003bc4:	0112      	lsls	r2, r2, #4
 8003bc6:	b2d2      	uxtb	r2, r2
 8003bc8:	440b      	add	r3, r1
 8003bca:	761a      	strb	r2, [r3, #24]
}
 8003bcc:	bf00      	nop
 8003bce:	370c      	adds	r7, #12
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd6:	4770      	bx	lr
 8003bd8:	e000e100 	.word	0xe000e100
 8003bdc:	e000ed00 	.word	0xe000ed00

08003be0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003be0:	b480      	push	{r7}
 8003be2:	b089      	sub	sp, #36	@ 0x24
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	60f8      	str	r0, [r7, #12]
 8003be8:	60b9      	str	r1, [r7, #8]
 8003bea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	f003 0307 	and.w	r3, r3, #7
 8003bf2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003bf4:	69fb      	ldr	r3, [r7, #28]
 8003bf6:	f1c3 0307 	rsb	r3, r3, #7
 8003bfa:	2b04      	cmp	r3, #4
 8003bfc:	bf28      	it	cs
 8003bfe:	2304      	movcs	r3, #4
 8003c00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c02:	69fb      	ldr	r3, [r7, #28]
 8003c04:	3304      	adds	r3, #4
 8003c06:	2b06      	cmp	r3, #6
 8003c08:	d902      	bls.n	8003c10 <NVIC_EncodePriority+0x30>
 8003c0a:	69fb      	ldr	r3, [r7, #28]
 8003c0c:	3b03      	subs	r3, #3
 8003c0e:	e000      	b.n	8003c12 <NVIC_EncodePriority+0x32>
 8003c10:	2300      	movs	r3, #0
 8003c12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c14:	f04f 32ff 	mov.w	r2, #4294967295
 8003c18:	69bb      	ldr	r3, [r7, #24]
 8003c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1e:	43da      	mvns	r2, r3
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	401a      	ands	r2, r3
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c28:	f04f 31ff 	mov.w	r1, #4294967295
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	fa01 f303 	lsl.w	r3, r1, r3
 8003c32:	43d9      	mvns	r1, r3
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c38:	4313      	orrs	r3, r2
         );
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3724      	adds	r7, #36	@ 0x24
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c44:	4770      	bx	lr

08003c46 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c46:	b580      	push	{r7, lr}
 8003c48:	b082      	sub	sp, #8
 8003c4a:	af00      	add	r7, sp, #0
 8003c4c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f7ff ff4c 	bl	8003aec <__NVIC_SetPriorityGrouping>
}
 8003c54:	bf00      	nop
 8003c56:	3708      	adds	r7, #8
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}

08003c5c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b086      	sub	sp, #24
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	4603      	mov	r3, r0
 8003c64:	60b9      	str	r1, [r7, #8]
 8003c66:	607a      	str	r2, [r7, #4]
 8003c68:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003c6a:	f7ff ff63 	bl	8003b34 <__NVIC_GetPriorityGrouping>
 8003c6e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c70:	687a      	ldr	r2, [r7, #4]
 8003c72:	68b9      	ldr	r1, [r7, #8]
 8003c74:	6978      	ldr	r0, [r7, #20]
 8003c76:	f7ff ffb3 	bl	8003be0 <NVIC_EncodePriority>
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c80:	4611      	mov	r1, r2
 8003c82:	4618      	mov	r0, r3
 8003c84:	f7ff ff82 	bl	8003b8c <__NVIC_SetPriority>
}
 8003c88:	bf00      	nop
 8003c8a:	3718      	adds	r7, #24
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}

08003c90 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b082      	sub	sp, #8
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	4603      	mov	r3, r0
 8003c98:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f7ff ff56 	bl	8003b50 <__NVIC_EnableIRQ>
}
 8003ca4:	bf00      	nop
 8003ca6:	3708      	adds	r7, #8
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd80      	pop	{r7, pc}

08003cac <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b082      	sub	sp, #8
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d101      	bne.n	8003cbe <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	e014      	b.n	8003ce8 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	791b      	ldrb	r3, [r3, #4]
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d105      	bne.n	8003cd4 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	f7fd fd1c 	bl	800170c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2202      	movs	r2, #2
 8003cd8:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003ce6:	2300      	movs	r3, #0
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	3708      	adds	r7, #8
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}

08003cf0 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b08a      	sub	sp, #40	@ 0x28
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	60f8      	str	r0, [r7, #12]
 8003cf8:	60b9      	str	r1, [r7, #8]
 8003cfa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d002      	beq.n	8003d0c <HAL_DAC_ConfigChannel+0x1c>
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d101      	bne.n	8003d10 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e1a1      	b.n	8004054 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	795b      	ldrb	r3, [r3, #5]
 8003d1a:	2b01      	cmp	r3, #1
 8003d1c:	d101      	bne.n	8003d22 <HAL_DAC_ConfigChannel+0x32>
 8003d1e:	2302      	movs	r3, #2
 8003d20:	e198      	b.n	8004054 <HAL_DAC_ConfigChannel+0x364>
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2201      	movs	r2, #1
 8003d26:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2202      	movs	r2, #2
 8003d2c:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	2b04      	cmp	r3, #4
 8003d34:	d17a      	bne.n	8003e2c <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8003d36:	f7fd ffcf 	bl	8001cd8 <HAL_GetTick>
 8003d3a:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d13d      	bne.n	8003dbe <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003d42:	e018      	b.n	8003d76 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003d44:	f7fd ffc8 	bl	8001cd8 <HAL_GetTick>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	69bb      	ldr	r3, [r7, #24]
 8003d4c:	1ad3      	subs	r3, r2, r3
 8003d4e:	2b01      	cmp	r3, #1
 8003d50:	d911      	bls.n	8003d76 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d58:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d00a      	beq.n	8003d76 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	691b      	ldr	r3, [r3, #16]
 8003d64:	f043 0208 	orr.w	r2, r3, #8
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2203      	movs	r2, #3
 8003d70:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003d72:	2303      	movs	r3, #3
 8003d74:	e16e      	b.n	8004054 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d7c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d1df      	bne.n	8003d44 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	68ba      	ldr	r2, [r7, #8]
 8003d8a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d8c:	641a      	str	r2, [r3, #64]	@ 0x40
 8003d8e:	e020      	b.n	8003dd2 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003d90:	f7fd ffa2 	bl	8001cd8 <HAL_GetTick>
 8003d94:	4602      	mov	r2, r0
 8003d96:	69bb      	ldr	r3, [r7, #24]
 8003d98:	1ad3      	subs	r3, r2, r3
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	d90f      	bls.n	8003dbe <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	da0a      	bge.n	8003dbe <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	691b      	ldr	r3, [r3, #16]
 8003dac:	f043 0208 	orr.w	r2, r3, #8
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2203      	movs	r2, #3
 8003db8:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003dba:	2303      	movs	r3, #3
 8003dbc:	e14a      	b.n	8004054 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	dbe3      	blt.n	8003d90 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	68ba      	ldr	r2, [r7, #8]
 8003dce:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003dd0:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	f003 0310 	and.w	r3, r3, #16
 8003dde:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8003de2:	fa01 f303 	lsl.w	r3, r1, r3
 8003de6:	43db      	mvns	r3, r3
 8003de8:	ea02 0103 	and.w	r1, r2, r3
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	f003 0310 	and.w	r3, r3, #16
 8003df6:	409a      	lsls	r2, r3
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	430a      	orrs	r2, r1
 8003dfe:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	f003 0310 	and.w	r3, r3, #16
 8003e0c:	21ff      	movs	r1, #255	@ 0xff
 8003e0e:	fa01 f303 	lsl.w	r3, r1, r3
 8003e12:	43db      	mvns	r3, r3
 8003e14:	ea02 0103 	and.w	r1, r2, r3
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	f003 0310 	and.w	r3, r3, #16
 8003e22:	409a      	lsls	r2, r3
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	430a      	orrs	r2, r1
 8003e2a:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	69db      	ldr	r3, [r3, #28]
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d11d      	bne.n	8003e70 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e3a:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	f003 0310 	and.w	r3, r3, #16
 8003e42:	221f      	movs	r2, #31
 8003e44:	fa02 f303 	lsl.w	r3, r2, r3
 8003e48:	43db      	mvns	r3, r3
 8003e4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003e50:	68bb      	ldr	r3, [r7, #8]
 8003e52:	6a1b      	ldr	r3, [r3, #32]
 8003e54:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	f003 0310 	and.w	r3, r3, #16
 8003e5c:	697a      	ldr	r2, [r7, #20]
 8003e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e64:	4313      	orrs	r3, r2
 8003e66:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e6e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e76:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	f003 0310 	and.w	r3, r3, #16
 8003e7e:	2207      	movs	r2, #7
 8003e80:	fa02 f303 	lsl.w	r3, r2, r3
 8003e84:	43db      	mvns	r3, r3
 8003e86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e88:	4013      	ands	r3, r2
 8003e8a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	699b      	ldr	r3, [r3, #24]
 8003e90:	2b01      	cmp	r3, #1
 8003e92:	d102      	bne.n	8003e9a <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8003e94:	2300      	movs	r3, #0
 8003e96:	623b      	str	r3, [r7, #32]
 8003e98:	e00f      	b.n	8003eba <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	699b      	ldr	r3, [r3, #24]
 8003e9e:	2b02      	cmp	r3, #2
 8003ea0:	d102      	bne.n	8003ea8 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	623b      	str	r3, [r7, #32]
 8003ea6:	e008      	b.n	8003eba <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	695b      	ldr	r3, [r3, #20]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d102      	bne.n	8003eb6 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	623b      	str	r3, [r7, #32]
 8003eb4:	e001      	b.n	8003eba <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8003eba:	68bb      	ldr	r3, [r7, #8]
 8003ebc:	689a      	ldr	r2, [r3, #8]
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	695b      	ldr	r3, [r3, #20]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	6a3a      	ldr	r2, [r7, #32]
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f003 0310 	and.w	r3, r3, #16
 8003ed0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed8:	43db      	mvns	r3, r3
 8003eda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003edc:	4013      	ands	r3, r2
 8003ede:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	791b      	ldrb	r3, [r3, #4]
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d102      	bne.n	8003eee <HAL_DAC_ConfigChannel+0x1fe>
 8003ee8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003eec:	e000      	b.n	8003ef0 <HAL_DAC_ConfigChannel+0x200>
 8003eee:	2300      	movs	r3, #0
 8003ef0:	697a      	ldr	r2, [r7, #20]
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	f003 0310 	and.w	r3, r3, #16
 8003efc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f00:	fa02 f303 	lsl.w	r3, r2, r3
 8003f04:	43db      	mvns	r3, r3
 8003f06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f08:	4013      	ands	r3, r2
 8003f0a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	795b      	ldrb	r3, [r3, #5]
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	d102      	bne.n	8003f1a <HAL_DAC_ConfigChannel+0x22a>
 8003f14:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003f18:	e000      	b.n	8003f1c <HAL_DAC_ConfigChannel+0x22c>
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	697a      	ldr	r2, [r7, #20]
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8003f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f24:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8003f28:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	2b02      	cmp	r3, #2
 8003f30:	d114      	bne.n	8003f5c <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8003f32:	f003 fe51 	bl	8007bd8 <HAL_RCC_GetHCLKFreq>
 8003f36:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	4a48      	ldr	r2, [pc, #288]	@ (800405c <HAL_DAC_ConfigChannel+0x36c>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d904      	bls.n	8003f4a <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8003f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f46:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f48:	e00f      	b.n	8003f6a <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	4a44      	ldr	r2, [pc, #272]	@ (8004060 <HAL_DAC_ConfigChannel+0x370>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d90a      	bls.n	8003f68 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8003f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f54:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f58:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f5a:	e006      	b.n	8003f6a <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f62:	4313      	orrs	r3, r2
 8003f64:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f66:	e000      	b.n	8003f6a <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8003f68:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	f003 0310 	and.w	r3, r3, #16
 8003f70:	697a      	ldr	r2, [r7, #20]
 8003f72:	fa02 f303 	lsl.w	r3, r2, r3
 8003f76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f82:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	6819      	ldr	r1, [r3, #0]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	f003 0310 	and.w	r3, r3, #16
 8003f90:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003f94:	fa02 f303 	lsl.w	r3, r2, r3
 8003f98:	43da      	mvns	r2, r3
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	400a      	ands	r2, r1
 8003fa0:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	f003 0310 	and.w	r3, r3, #16
 8003fb0:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb8:	43db      	mvns	r3, r3
 8003fba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fbc:	4013      	ands	r3, r2
 8003fbe:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003fc0:	68bb      	ldr	r3, [r7, #8]
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	f003 0310 	and.w	r3, r3, #16
 8003fcc:	697a      	ldr	r2, [r7, #20]
 8003fce:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fde:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	6819      	ldr	r1, [r3, #0]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	f003 0310 	and.w	r3, r3, #16
 8003fec:	22c0      	movs	r2, #192	@ 0xc0
 8003fee:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff2:	43da      	mvns	r2, r3
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	400a      	ands	r2, r1
 8003ffa:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	089b      	lsrs	r3, r3, #2
 8004002:	f003 030f 	and.w	r3, r3, #15
 8004006:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	691b      	ldr	r3, [r3, #16]
 800400c:	089b      	lsrs	r3, r3, #2
 800400e:	021b      	lsls	r3, r3, #8
 8004010:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004014:	697a      	ldr	r2, [r7, #20]
 8004016:	4313      	orrs	r3, r2
 8004018:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	f003 0310 	and.w	r3, r3, #16
 8004026:	f640 710f 	movw	r1, #3855	@ 0xf0f
 800402a:	fa01 f303 	lsl.w	r3, r1, r3
 800402e:	43db      	mvns	r3, r3
 8004030:	ea02 0103 	and.w	r1, r2, r3
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	f003 0310 	and.w	r3, r3, #16
 800403a:	697a      	ldr	r2, [r7, #20]
 800403c:	409a      	lsls	r2, r3
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	430a      	orrs	r2, r1
 8004044:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2201      	movs	r2, #1
 800404a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2200      	movs	r2, #0
 8004050:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8004052:	7ffb      	ldrb	r3, [r7, #31]
}
 8004054:	4618      	mov	r0, r3
 8004056:	3728      	adds	r7, #40	@ 0x28
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}
 800405c:	09896800 	.word	0x09896800
 8004060:	04c4b400 	.word	0x04c4b400

08004064 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004064:	b480      	push	{r7}
 8004066:	b085      	sub	sp, #20
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800406c:	2300      	movs	r3, #0
 800406e:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004076:	b2db      	uxtb	r3, r3
 8004078:	2b02      	cmp	r3, #2
 800407a:	d005      	beq.n	8004088 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2204      	movs	r2, #4
 8004080:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	73fb      	strb	r3, [r7, #15]
 8004086:	e037      	b.n	80040f8 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	681a      	ldr	r2, [r3, #0]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f022 020e 	bic.w	r2, r2, #14
 8004096:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040a2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80040a6:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681a      	ldr	r2, [r3, #0]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f022 0201 	bic.w	r2, r2, #1
 80040b6:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040bc:	f003 021f 	and.w	r2, r3, #31
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c4:	2101      	movs	r1, #1
 80040c6:	fa01 f202 	lsl.w	r2, r1, r2
 80040ca:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040d0:	687a      	ldr	r2, [r7, #4]
 80040d2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80040d4:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d00c      	beq.n	80040f8 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80040ec:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040f2:	687a      	ldr	r2, [r7, #4]
 80040f4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80040f6:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2201      	movs	r2, #1
 80040fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2200      	movs	r2, #0
 8004104:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8004108:	7bfb      	ldrb	r3, [r7, #15]
}
 800410a:	4618      	mov	r0, r3
 800410c:	3714      	adds	r7, #20
 800410e:	46bd      	mov	sp, r7
 8004110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004114:	4770      	bx	lr

08004116 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004116:	b580      	push	{r7, lr}
 8004118:	b084      	sub	sp, #16
 800411a:	af00      	add	r7, sp, #0
 800411c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800411e:	2300      	movs	r3, #0
 8004120:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004128:	b2db      	uxtb	r3, r3
 800412a:	2b02      	cmp	r3, #2
 800412c:	d00d      	beq.n	800414a <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2204      	movs	r2, #4
 8004132:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2201      	movs	r2, #1
 8004138:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2200      	movs	r2, #0
 8004140:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	73fb      	strb	r3, [r7, #15]
 8004148:	e047      	b.n	80041da <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f022 020e 	bic.w	r2, r2, #14
 8004158:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f022 0201 	bic.w	r2, r2, #1
 8004168:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004174:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004178:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800417e:	f003 021f 	and.w	r2, r3, #31
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004186:	2101      	movs	r1, #1
 8004188:	fa01 f202 	lsl.w	r2, r1, r2
 800418c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004192:	687a      	ldr	r2, [r7, #4]
 8004194:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004196:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800419c:	2b00      	cmp	r3, #0
 800419e:	d00c      	beq.n	80041ba <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041a4:	681a      	ldr	r2, [r3, #0]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041aa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80041ae:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80041b8:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2201      	movs	r2, #1
 80041be:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2200      	movs	r2, #0
 80041c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d003      	beq.n	80041da <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	4798      	blx	r3
    }
  }
  return status;
 80041da:	7bfb      	ldrb	r3, [r7, #15]
}
 80041dc:	4618      	mov	r0, r3
 80041de:	3710      	adds	r7, #16
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}

080041e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b087      	sub	sp, #28
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
 80041ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80041ee:	2300      	movs	r3, #0
 80041f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80041f2:	e15a      	b.n	80044aa <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	2101      	movs	r1, #1
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	fa01 f303 	lsl.w	r3, r1, r3
 8004200:	4013      	ands	r3, r2
 8004202:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	2b00      	cmp	r3, #0
 8004208:	f000 814c 	beq.w	80044a4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	f003 0303 	and.w	r3, r3, #3
 8004214:	2b01      	cmp	r3, #1
 8004216:	d005      	beq.n	8004224 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004220:	2b02      	cmp	r3, #2
 8004222:	d130      	bne.n	8004286 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	005b      	lsls	r3, r3, #1
 800422e:	2203      	movs	r2, #3
 8004230:	fa02 f303 	lsl.w	r3, r2, r3
 8004234:	43db      	mvns	r3, r3
 8004236:	693a      	ldr	r2, [r7, #16]
 8004238:	4013      	ands	r3, r2
 800423a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	68da      	ldr	r2, [r3, #12]
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	005b      	lsls	r3, r3, #1
 8004244:	fa02 f303 	lsl.w	r3, r2, r3
 8004248:	693a      	ldr	r2, [r7, #16]
 800424a:	4313      	orrs	r3, r2
 800424c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	693a      	ldr	r2, [r7, #16]
 8004252:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800425a:	2201      	movs	r2, #1
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	fa02 f303 	lsl.w	r3, r2, r3
 8004262:	43db      	mvns	r3, r3
 8004264:	693a      	ldr	r2, [r7, #16]
 8004266:	4013      	ands	r3, r2
 8004268:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	091b      	lsrs	r3, r3, #4
 8004270:	f003 0201 	and.w	r2, r3, #1
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	fa02 f303 	lsl.w	r3, r2, r3
 800427a:	693a      	ldr	r2, [r7, #16]
 800427c:	4313      	orrs	r3, r2
 800427e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	693a      	ldr	r2, [r7, #16]
 8004284:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	f003 0303 	and.w	r3, r3, #3
 800428e:	2b03      	cmp	r3, #3
 8004290:	d017      	beq.n	80042c2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	68db      	ldr	r3, [r3, #12]
 8004296:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	005b      	lsls	r3, r3, #1
 800429c:	2203      	movs	r2, #3
 800429e:	fa02 f303 	lsl.w	r3, r2, r3
 80042a2:	43db      	mvns	r3, r3
 80042a4:	693a      	ldr	r2, [r7, #16]
 80042a6:	4013      	ands	r3, r2
 80042a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	689a      	ldr	r2, [r3, #8]
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	005b      	lsls	r3, r3, #1
 80042b2:	fa02 f303 	lsl.w	r3, r2, r3
 80042b6:	693a      	ldr	r2, [r7, #16]
 80042b8:	4313      	orrs	r3, r2
 80042ba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	693a      	ldr	r2, [r7, #16]
 80042c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	f003 0303 	and.w	r3, r3, #3
 80042ca:	2b02      	cmp	r3, #2
 80042cc:	d123      	bne.n	8004316 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	08da      	lsrs	r2, r3, #3
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	3208      	adds	r2, #8
 80042d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042da:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	f003 0307 	and.w	r3, r3, #7
 80042e2:	009b      	lsls	r3, r3, #2
 80042e4:	220f      	movs	r2, #15
 80042e6:	fa02 f303 	lsl.w	r3, r2, r3
 80042ea:	43db      	mvns	r3, r3
 80042ec:	693a      	ldr	r2, [r7, #16]
 80042ee:	4013      	ands	r3, r2
 80042f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	691a      	ldr	r2, [r3, #16]
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	f003 0307 	and.w	r3, r3, #7
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004302:	693a      	ldr	r2, [r7, #16]
 8004304:	4313      	orrs	r3, r2
 8004306:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	08da      	lsrs	r2, r3, #3
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	3208      	adds	r2, #8
 8004310:	6939      	ldr	r1, [r7, #16]
 8004312:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800431c:	697b      	ldr	r3, [r7, #20]
 800431e:	005b      	lsls	r3, r3, #1
 8004320:	2203      	movs	r2, #3
 8004322:	fa02 f303 	lsl.w	r3, r2, r3
 8004326:	43db      	mvns	r3, r3
 8004328:	693a      	ldr	r2, [r7, #16]
 800432a:	4013      	ands	r3, r2
 800432c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	f003 0203 	and.w	r2, r3, #3
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	005b      	lsls	r3, r3, #1
 800433a:	fa02 f303 	lsl.w	r3, r2, r3
 800433e:	693a      	ldr	r2, [r7, #16]
 8004340:	4313      	orrs	r3, r2
 8004342:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	693a      	ldr	r2, [r7, #16]
 8004348:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004352:	2b00      	cmp	r3, #0
 8004354:	f000 80a6 	beq.w	80044a4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004358:	4b5b      	ldr	r3, [pc, #364]	@ (80044c8 <HAL_GPIO_Init+0x2e4>)
 800435a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800435c:	4a5a      	ldr	r2, [pc, #360]	@ (80044c8 <HAL_GPIO_Init+0x2e4>)
 800435e:	f043 0301 	orr.w	r3, r3, #1
 8004362:	6613      	str	r3, [r2, #96]	@ 0x60
 8004364:	4b58      	ldr	r3, [pc, #352]	@ (80044c8 <HAL_GPIO_Init+0x2e4>)
 8004366:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004368:	f003 0301 	and.w	r3, r3, #1
 800436c:	60bb      	str	r3, [r7, #8]
 800436e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004370:	4a56      	ldr	r2, [pc, #344]	@ (80044cc <HAL_GPIO_Init+0x2e8>)
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	089b      	lsrs	r3, r3, #2
 8004376:	3302      	adds	r3, #2
 8004378:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800437c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	f003 0303 	and.w	r3, r3, #3
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	220f      	movs	r2, #15
 8004388:	fa02 f303 	lsl.w	r3, r2, r3
 800438c:	43db      	mvns	r3, r3
 800438e:	693a      	ldr	r2, [r7, #16]
 8004390:	4013      	ands	r3, r2
 8004392:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800439a:	d01f      	beq.n	80043dc <HAL_GPIO_Init+0x1f8>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	4a4c      	ldr	r2, [pc, #304]	@ (80044d0 <HAL_GPIO_Init+0x2ec>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d019      	beq.n	80043d8 <HAL_GPIO_Init+0x1f4>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	4a4b      	ldr	r2, [pc, #300]	@ (80044d4 <HAL_GPIO_Init+0x2f0>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d013      	beq.n	80043d4 <HAL_GPIO_Init+0x1f0>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	4a4a      	ldr	r2, [pc, #296]	@ (80044d8 <HAL_GPIO_Init+0x2f4>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d00d      	beq.n	80043d0 <HAL_GPIO_Init+0x1ec>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	4a49      	ldr	r2, [pc, #292]	@ (80044dc <HAL_GPIO_Init+0x2f8>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d007      	beq.n	80043cc <HAL_GPIO_Init+0x1e8>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	4a48      	ldr	r2, [pc, #288]	@ (80044e0 <HAL_GPIO_Init+0x2fc>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d101      	bne.n	80043c8 <HAL_GPIO_Init+0x1e4>
 80043c4:	2305      	movs	r3, #5
 80043c6:	e00a      	b.n	80043de <HAL_GPIO_Init+0x1fa>
 80043c8:	2306      	movs	r3, #6
 80043ca:	e008      	b.n	80043de <HAL_GPIO_Init+0x1fa>
 80043cc:	2304      	movs	r3, #4
 80043ce:	e006      	b.n	80043de <HAL_GPIO_Init+0x1fa>
 80043d0:	2303      	movs	r3, #3
 80043d2:	e004      	b.n	80043de <HAL_GPIO_Init+0x1fa>
 80043d4:	2302      	movs	r3, #2
 80043d6:	e002      	b.n	80043de <HAL_GPIO_Init+0x1fa>
 80043d8:	2301      	movs	r3, #1
 80043da:	e000      	b.n	80043de <HAL_GPIO_Init+0x1fa>
 80043dc:	2300      	movs	r3, #0
 80043de:	697a      	ldr	r2, [r7, #20]
 80043e0:	f002 0203 	and.w	r2, r2, #3
 80043e4:	0092      	lsls	r2, r2, #2
 80043e6:	4093      	lsls	r3, r2
 80043e8:	693a      	ldr	r2, [r7, #16]
 80043ea:	4313      	orrs	r3, r2
 80043ec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80043ee:	4937      	ldr	r1, [pc, #220]	@ (80044cc <HAL_GPIO_Init+0x2e8>)
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	089b      	lsrs	r3, r3, #2
 80043f4:	3302      	adds	r3, #2
 80043f6:	693a      	ldr	r2, [r7, #16]
 80043f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80043fc:	4b39      	ldr	r3, [pc, #228]	@ (80044e4 <HAL_GPIO_Init+0x300>)
 80043fe:	689b      	ldr	r3, [r3, #8]
 8004400:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	43db      	mvns	r3, r3
 8004406:	693a      	ldr	r2, [r7, #16]
 8004408:	4013      	ands	r3, r2
 800440a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004414:	2b00      	cmp	r3, #0
 8004416:	d003      	beq.n	8004420 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004418:	693a      	ldr	r2, [r7, #16]
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	4313      	orrs	r3, r2
 800441e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004420:	4a30      	ldr	r2, [pc, #192]	@ (80044e4 <HAL_GPIO_Init+0x300>)
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004426:	4b2f      	ldr	r3, [pc, #188]	@ (80044e4 <HAL_GPIO_Init+0x300>)
 8004428:	68db      	ldr	r3, [r3, #12]
 800442a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	43db      	mvns	r3, r3
 8004430:	693a      	ldr	r2, [r7, #16]
 8004432:	4013      	ands	r3, r2
 8004434:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800443e:	2b00      	cmp	r3, #0
 8004440:	d003      	beq.n	800444a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004442:	693a      	ldr	r2, [r7, #16]
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	4313      	orrs	r3, r2
 8004448:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800444a:	4a26      	ldr	r2, [pc, #152]	@ (80044e4 <HAL_GPIO_Init+0x300>)
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004450:	4b24      	ldr	r3, [pc, #144]	@ (80044e4 <HAL_GPIO_Init+0x300>)
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	43db      	mvns	r3, r3
 800445a:	693a      	ldr	r2, [r7, #16]
 800445c:	4013      	ands	r3, r2
 800445e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004468:	2b00      	cmp	r3, #0
 800446a:	d003      	beq.n	8004474 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800446c:	693a      	ldr	r2, [r7, #16]
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	4313      	orrs	r3, r2
 8004472:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004474:	4a1b      	ldr	r2, [pc, #108]	@ (80044e4 <HAL_GPIO_Init+0x300>)
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800447a:	4b1a      	ldr	r3, [pc, #104]	@ (80044e4 <HAL_GPIO_Init+0x300>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	43db      	mvns	r3, r3
 8004484:	693a      	ldr	r2, [r7, #16]
 8004486:	4013      	ands	r3, r2
 8004488:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004492:	2b00      	cmp	r3, #0
 8004494:	d003      	beq.n	800449e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004496:	693a      	ldr	r2, [r7, #16]
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	4313      	orrs	r3, r2
 800449c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800449e:	4a11      	ldr	r2, [pc, #68]	@ (80044e4 <HAL_GPIO_Init+0x300>)
 80044a0:	693b      	ldr	r3, [r7, #16]
 80044a2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	3301      	adds	r3, #1
 80044a8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	fa22 f303 	lsr.w	r3, r2, r3
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	f47f ae9d 	bne.w	80041f4 <HAL_GPIO_Init+0x10>
  }
}
 80044ba:	bf00      	nop
 80044bc:	bf00      	nop
 80044be:	371c      	adds	r7, #28
 80044c0:	46bd      	mov	sp, r7
 80044c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c6:	4770      	bx	lr
 80044c8:	40021000 	.word	0x40021000
 80044cc:	40010000 	.word	0x40010000
 80044d0:	48000400 	.word	0x48000400
 80044d4:	48000800 	.word	0x48000800
 80044d8:	48000c00 	.word	0x48000c00
 80044dc:	48001000 	.word	0x48001000
 80044e0:	48001400 	.word	0x48001400
 80044e4:	40010400 	.word	0x40010400

080044e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b085      	sub	sp, #20
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
 80044f0:	460b      	mov	r3, r1
 80044f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	691a      	ldr	r2, [r3, #16]
 80044f8:	887b      	ldrh	r3, [r7, #2]
 80044fa:	4013      	ands	r3, r2
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d002      	beq.n	8004506 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004500:	2301      	movs	r3, #1
 8004502:	73fb      	strb	r3, [r7, #15]
 8004504:	e001      	b.n	800450a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004506:	2300      	movs	r3, #0
 8004508:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800450a:	7bfb      	ldrb	r3, [r7, #15]
}
 800450c:	4618      	mov	r0, r3
 800450e:	3714      	adds	r7, #20
 8004510:	46bd      	mov	sp, r7
 8004512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004516:	4770      	bx	lr

08004518 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004518:	b480      	push	{r7}
 800451a:	b083      	sub	sp, #12
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
 8004520:	460b      	mov	r3, r1
 8004522:	807b      	strh	r3, [r7, #2]
 8004524:	4613      	mov	r3, r2
 8004526:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004528:	787b      	ldrb	r3, [r7, #1]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d003      	beq.n	8004536 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800452e:	887a      	ldrh	r2, [r7, #2]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004534:	e002      	b.n	800453c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004536:	887a      	ldrh	r2, [r7, #2]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800453c:	bf00      	nop
 800453e:	370c      	adds	r7, #12
 8004540:	46bd      	mov	sp, r7
 8004542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004546:	4770      	bx	lr

08004548 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004548:	b480      	push	{r7}
 800454a:	b085      	sub	sp, #20
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
 8004550:	460b      	mov	r3, r1
 8004552:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	695b      	ldr	r3, [r3, #20]
 8004558:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800455a:	887a      	ldrh	r2, [r7, #2]
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	4013      	ands	r3, r2
 8004560:	041a      	lsls	r2, r3, #16
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	43d9      	mvns	r1, r3
 8004566:	887b      	ldrh	r3, [r7, #2]
 8004568:	400b      	ands	r3, r1
 800456a:	431a      	orrs	r2, r3
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	619a      	str	r2, [r3, #24]
}
 8004570:	bf00      	nop
 8004572:	3714      	adds	r7, #20
 8004574:	46bd      	mov	sp, r7
 8004576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457a:	4770      	bx	lr

0800457c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b082      	sub	sp, #8
 8004580:	af00      	add	r7, sp, #0
 8004582:	4603      	mov	r3, r0
 8004584:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004586:	4b08      	ldr	r3, [pc, #32]	@ (80045a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004588:	695a      	ldr	r2, [r3, #20]
 800458a:	88fb      	ldrh	r3, [r7, #6]
 800458c:	4013      	ands	r3, r2
 800458e:	2b00      	cmp	r3, #0
 8004590:	d006      	beq.n	80045a0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004592:	4a05      	ldr	r2, [pc, #20]	@ (80045a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004594:	88fb      	ldrh	r3, [r7, #6]
 8004596:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004598:	88fb      	ldrh	r3, [r7, #6]
 800459a:	4618      	mov	r0, r3
 800459c:	f000 f806 	bl	80045ac <HAL_GPIO_EXTI_Callback>
  }
}
 80045a0:	bf00      	nop
 80045a2:	3708      	adds	r7, #8
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}
 80045a8:	40010400 	.word	0x40010400

080045ac <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b083      	sub	sp, #12
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	4603      	mov	r3, r0
 80045b4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80045b6:	bf00      	nop
 80045b8:	370c      	adds	r7, #12
 80045ba:	46bd      	mov	sp, r7
 80045bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c0:	4770      	bx	lr
	...

080045c4 <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef *hhrtim)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b086      	sub	sp, #24
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if (hhrtim == NULL)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d101      	bne.n	80045d6 <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e0be      	b.n	8004754 <HAL_HRTIM_Init+0x190>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2202      	movs	r2, #2
 80045da:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2200      	movs	r2, #0
 80045e2:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2200      	movs	r2, #0
 80045ea:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2200      	movs	r2, #0
 80045f2:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2200      	movs	r2, #0
 80045fa:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2200      	movs	r2, #0
 8004602:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
  hhrtim->hdmaTimerF = (DMA_HandleTypeDef *)NULL;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2200      	movs	r2, #0
 8004612:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	f003 0301 	and.w	r3, r3, #1
 800461e:	2b00      	cmp	r3, #0
 8004620:	d02e      	beq.n	8004680 <HAL_HRTIM_Init+0xbc>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a4d      	ldr	r2, [pc, #308]	@ (800475c <HAL_HRTIM_Init+0x198>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d10b      	bne.n	8004644 <HAL_HRTIM_Init+0x80>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 800462c:	4b4c      	ldr	r3, [pc, #304]	@ (8004760 <HAL_HRTIM_Init+0x19c>)
 800462e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004630:	4a4b      	ldr	r2, [pc, #300]	@ (8004760 <HAL_HRTIM_Init+0x19c>)
 8004632:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004636:	6613      	str	r3, [r2, #96]	@ 0x60
 8004638:	4b49      	ldr	r3, [pc, #292]	@ (8004760 <HAL_HRTIM_Init+0x19c>)
 800463a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800463c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004640:	60fb      	str	r3, [r7, #12]
 8004642:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 800464c:	693b      	ldr	r3, [r7, #16]
 800464e:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004652:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	691b      	ldr	r3, [r3, #16]
 8004658:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800465c:	693a      	ldr	r2, [r7, #16]
 800465e:	4313      	orrs	r3, r2
 8004660:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004668:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	695b      	ldr	r3, [r3, #20]
 800466e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004672:	693a      	ldr	r2, [r7, #16]
 8004674:	4313      	orrs	r3, r2
 8004676:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	693a      	ldr	r2, [r7, #16]
 800467e:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 8004680:	6878      	ldr	r0, [r7, #4]
 8004682:	f7fd f88b 	bl	800179c <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	689b      	ldr	r3, [r3, #8]
 800468a:	f003 0302 	and.w	r3, r3, #2
 800468e:	2b00      	cmp	r3, #0
 8004690:	d012      	beq.n	80046b8 <HAL_HRTIM_Init+0xf4>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046a0:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	68db      	ldr	r3, [r3, #12]
 80046a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046aa:	693a      	ldr	r2, [r7, #16]
 80046ac:	4313      	orrs	r3, r2
 80046ae:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	693a      	ldr	r2, [r7, #16]
 80046b6:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 80046c8:	2300      	movs	r3, #0
 80046ca:	75fb      	strb	r3, [r7, #23]
 80046cc:	e03e      	b.n	800474c <HAL_HRTIM_Init+0x188>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 80046ce:	7dfa      	ldrb	r2, [r7, #23]
 80046d0:	6879      	ldr	r1, [r7, #4]
 80046d2:	4613      	mov	r3, r2
 80046d4:	00db      	lsls	r3, r3, #3
 80046d6:	1a9b      	subs	r3, r3, r2
 80046d8:	009b      	lsls	r3, r3, #2
 80046da:	440b      	add	r3, r1
 80046dc:	3318      	adds	r3, #24
 80046de:	2200      	movs	r2, #0
 80046e0:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 80046e2:	7dfa      	ldrb	r2, [r7, #23]
 80046e4:	6879      	ldr	r1, [r7, #4]
 80046e6:	4613      	mov	r3, r2
 80046e8:	00db      	lsls	r3, r3, #3
 80046ea:	1a9b      	subs	r3, r3, r2
 80046ec:	009b      	lsls	r3, r3, #2
 80046ee:	440b      	add	r3, r1
 80046f0:	331c      	adds	r3, #28
 80046f2:	2200      	movs	r2, #0
 80046f4:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 80046f6:	7dfa      	ldrb	r2, [r7, #23]
 80046f8:	6879      	ldr	r1, [r7, #4]
 80046fa:	4613      	mov	r3, r2
 80046fc:	00db      	lsls	r3, r3, #3
 80046fe:	1a9b      	subs	r3, r3, r2
 8004700:	009b      	lsls	r3, r3, #2
 8004702:	440b      	add	r3, r1
 8004704:	3320      	adds	r3, #32
 8004706:	2200      	movs	r2, #0
 8004708:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 800470a:	7dfa      	ldrb	r2, [r7, #23]
 800470c:	6879      	ldr	r1, [r7, #4]
 800470e:	4613      	mov	r3, r2
 8004710:	00db      	lsls	r3, r3, #3
 8004712:	1a9b      	subs	r3, r3, r2
 8004714:	009b      	lsls	r3, r3, #2
 8004716:	440b      	add	r3, r1
 8004718:	3324      	adds	r3, #36	@ 0x24
 800471a:	2200      	movs	r2, #0
 800471c:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 800471e:	7dfa      	ldrb	r2, [r7, #23]
 8004720:	6879      	ldr	r1, [r7, #4]
 8004722:	4613      	mov	r3, r2
 8004724:	00db      	lsls	r3, r3, #3
 8004726:	1a9b      	subs	r3, r3, r2
 8004728:	009b      	lsls	r3, r3, #2
 800472a:	440b      	add	r3, r1
 800472c:	3328      	adds	r3, #40	@ 0x28
 800472e:	2200      	movs	r2, #0
 8004730:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 8004732:	7dfa      	ldrb	r2, [r7, #23]
 8004734:	6879      	ldr	r1, [r7, #4]
 8004736:	4613      	mov	r3, r2
 8004738:	00db      	lsls	r3, r3, #3
 800473a:	1a9b      	subs	r3, r3, r2
 800473c:	009b      	lsls	r3, r3, #2
 800473e:	440b      	add	r3, r1
 8004740:	3330      	adds	r3, #48	@ 0x30
 8004742:	2200      	movs	r2, #0
 8004744:	601a      	str	r2, [r3, #0]
       timer_idx++)
 8004746:	7dfb      	ldrb	r3, [r7, #23]
 8004748:	3301      	adds	r3, #1
 800474a:	75fb      	strb	r3, [r7, #23]
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
 800474c:	7dfb      	ldrb	r3, [r7, #23]
 800474e:	2b06      	cmp	r3, #6
 8004750:	d9bd      	bls.n	80046ce <HAL_HRTIM_Init+0x10a>
  }

  return HAL_OK;
 8004752:	2300      	movs	r3, #0
}
 8004754:	4618      	mov	r0, r3
 8004756:	3718      	adds	r7, #24
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}
 800475c:	40016800 	.word	0x40016800
 8004760:	40021000 	.word	0x40021000

08004764 <HAL_HRTIM_DLLCalibrationStart>:
  *       within the HAL_HRTIM_PollForDLLCalibration function, just before
  *       exiting the function.
  */
HAL_StatusTypeDef HAL_HRTIM_DLLCalibrationStart(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t CalibrationRate)
{
 8004764:	b480      	push	{r7}
 8004766:	b083      	sub	sp, #12
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
 800476c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_CALIBRATIONRATE(CalibrationRate));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8004774:	2b01      	cmp	r3, #1
 8004776:	d101      	bne.n	800477c <HAL_HRTIM_DLLCalibrationStart+0x18>
 8004778:	2302      	movs	r3, #2
 800477a:	e045      	b.n	8004808 <HAL_HRTIM_DLLCalibrationStart+0xa4>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2201      	movs	r2, #1
 8004780:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2202      	movs	r2, #2
 8004788:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (CalibrationRate == HRTIM_SINGLE_CALIBRATION)
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004792:	d114      	bne.n	80047be <HAL_HRTIM_DLLCalibrationStart+0x5a>
  {
    /* One shot DLL calibration */
    CLEAR_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f022 0202 	bic.w	r2, r2, #2
 80047a4:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f042 0201 	orr.w	r2, r2, #1
 80047b8:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
 80047bc:	e01f      	b.n	80047fe <HAL_HRTIM_DLLCalibrationStart+0x9a>
  }
  else
  {
    /* Periodic DLL calibration */
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f042 0202 	orr.w	r2, r2, #2
 80047ce:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    MODIFY_REG(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALRTE, CalibrationRate);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 80047da:	f023 010c 	bic.w	r1, r3, #12
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	683a      	ldr	r2, [r7, #0]
 80047e4:	430a      	orrs	r2, r1
 80047e6:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f042 0201 	orr.w	r2, r2, #1
 80047fa:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2201      	movs	r2, #1
 8004802:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 8004806:	2300      	movs	r3, #0
}
 8004808:	4618      	mov	r0, r3
 800480a:	370c      	adds	r7, #12
 800480c:	46bd      	mov	sp, r7
 800480e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004812:	4770      	bx	lr

08004814 <HAL_HRTIM_PollForDLLCalibration>:
  * @param  Timeout Timeout duration in millisecond
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_PollForDLLCalibration(HRTIM_HandleTypeDef *hhrtim,
                                                  uint32_t Timeout)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b084      	sub	sp, #16
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
 800481c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  tickstart = HAL_GetTick();
 800481e:	f7fd fa5b 	bl	8001cd8 <HAL_GetTick>
 8004822:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 8004824:	e014      	b.n	8004850 <HAL_HRTIM_PollForDLLCalibration+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800482c:	d010      	beq.n	8004850 <HAL_HRTIM_PollForDLLCalibration+0x3c>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800482e:	f7fd fa53 	bl	8001cd8 <HAL_GetTick>
 8004832:	4602      	mov	r2, r0
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	1ad3      	subs	r3, r2, r3
 8004838:	683a      	ldr	r2, [r7, #0]
 800483a:	429a      	cmp	r2, r3
 800483c:	d302      	bcc.n	8004844 <HAL_HRTIM_PollForDLLCalibration+0x30>
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d105      	bne.n	8004850 <HAL_HRTIM_PollForDLLCalibration+0x3c>
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2207      	movs	r2, #7
 8004848:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
        return HAL_TIMEOUT;
 800484c:	2303      	movs	r3, #3
 800484e:	e011      	b.n	8004874 <HAL_HRTIM_PollForDLLCalibration+0x60>
  while (__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8004858:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800485c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004860:	d1e1      	bne.n	8004826 <HAL_HRTIM_PollForDLLCalibration+0x12>
      }
    }
  }

  /* Set HRTIM State */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2201      	movs	r2, #1
 8004866:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process unlocked */
  __HAL_UNLOCK(hhrtim);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2200      	movs	r2, #0
 800486e:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8004872:	2300      	movs	r3, #0
}
 8004874:	4618      	mov	r0, r3
 8004876:	3710      	adds	r7, #16
 8004878:	46bd      	mov	sp, r7
 800487a:	bd80      	pop	{r7, pc}

0800487c <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b084      	sub	sp, #16
 8004880:	af00      	add	r7, sp, #0
 8004882:	60f8      	str	r0, [r7, #12]
 8004884:	60b9      	str	r1, [r7, #8]
 8004886:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 800488e:	b2db      	uxtb	r3, r3
 8004890:	2b02      	cmp	r3, #2
 8004892:	d101      	bne.n	8004898 <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
    return HAL_BUSY;
 8004894:	2302      	movs	r3, #2
 8004896:	e015      	b.n	80048c4 <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	2202      	movs	r2, #2
 800489c:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	2b06      	cmp	r3, #6
 80048a4:	d104      	bne.n	80048b0 <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 80048a6:	6879      	ldr	r1, [r7, #4]
 80048a8:	68f8      	ldr	r0, [r7, #12]
 80048aa:	f000 fa19 	bl	8004ce0 <HRTIM_MasterBase_Config>
 80048ae:	e004      	b.n	80048ba <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 80048b0:	687a      	ldr	r2, [r7, #4]
 80048b2:	68b9      	ldr	r1, [r7, #8]
 80048b4:	68f8      	ldr	r0, [r7, #12]
 80048b6:	f000 fa42 	bl	8004d3e <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2201      	movs	r2, #1
 80048be:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 80048c2:	2300      	movs	r3, #0
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	3710      	adds	r7, #16
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}

080048cc <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t TimerIdx,
                                                const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b084      	sub	sp, #16
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	60f8      	str	r0, [r7, #12]
 80048d4:	60b9      	str	r1, [r7, #8]
 80048d6:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 80048de:	b2db      	uxtb	r3, r3
 80048e0:	2b02      	cmp	r3, #2
 80048e2:	d101      	bne.n	80048e8 <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
    return HAL_BUSY;
 80048e4:	2302      	movs	r3, #2
 80048e6:	e07a      	b.n	80049de <HAL_HRTIM_WaveformTimerConfig+0x112>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d101      	bne.n	80048f6 <HAL_HRTIM_WaveformTimerConfig+0x2a>
 80048f2:	2302      	movs	r3, #2
 80048f4:	e073      	b.n	80049de <HAL_HRTIM_WaveformTimerConfig+0x112>
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2201      	movs	r2, #1
 80048fa:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2202      	movs	r2, #2
 8004902:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	2b06      	cmp	r3, #6
 800490a:	d104      	bne.n	8004916 <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 800490c:	6879      	ldr	r1, [r7, #4]
 800490e:	68f8      	ldr	r0, [r7, #12]
 8004910:	f000 fa55 	bl	8004dbe <HRTIM_MasterWaveform_Config>
 8004914:	e004      	b.n	8004920 <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));
    assert_param(IS_HRTIM_TIMSYNCUPDATE(pTimerCfg->ReSyncUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 8004916:	687a      	ldr	r2, [r7, #4]
 8004918:	68b9      	ldr	r1, [r7, #8]
 800491a:	68f8      	ldr	r0, [r7, #12]
 800491c:	f000 faec 	bl	8004ef8 <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6819      	ldr	r1, [r3, #0]
 8004924:	68f8      	ldr	r0, [r7, #12]
 8004926:	68ba      	ldr	r2, [r7, #8]
 8004928:	4613      	mov	r3, r2
 800492a:	00db      	lsls	r3, r3, #3
 800492c:	1a9b      	subs	r3, r3, r2
 800492e:	009b      	lsls	r3, r3, #2
 8004930:	4403      	add	r3, r0
 8004932:	3320      	adds	r3, #32
 8004934:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6859      	ldr	r1, [r3, #4]
 800493a:	68f8      	ldr	r0, [r7, #12]
 800493c:	68ba      	ldr	r2, [r7, #8]
 800493e:	4613      	mov	r3, r2
 8004940:	00db      	lsls	r3, r3, #3
 8004942:	1a9b      	subs	r3, r3, r2
 8004944:	009b      	lsls	r3, r3, #2
 8004946:	4403      	add	r3, r0
 8004948:	3324      	adds	r3, #36	@ 0x24
 800494a:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6899      	ldr	r1, [r3, #8]
 8004950:	68f8      	ldr	r0, [r7, #12]
 8004952:	68ba      	ldr	r2, [r7, #8]
 8004954:	4613      	mov	r3, r2
 8004956:	00db      	lsls	r3, r3, #3
 8004958:	1a9b      	subs	r3, r3, r2
 800495a:	009b      	lsls	r3, r3, #2
 800495c:	4403      	add	r3, r0
 800495e:	3328      	adds	r3, #40	@ 0x28
 8004960:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	68d9      	ldr	r1, [r3, #12]
 8004966:	68f8      	ldr	r0, [r7, #12]
 8004968:	68ba      	ldr	r2, [r7, #8]
 800496a:	4613      	mov	r3, r2
 800496c:	00db      	lsls	r3, r3, #3
 800496e:	1a9b      	subs	r3, r3, r2
 8004970:	009b      	lsls	r3, r3, #2
 8004972:	4403      	add	r3, r0
 8004974:	332c      	adds	r3, #44	@ 0x2c
 8004976:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6919      	ldr	r1, [r3, #16]
 800497c:	68f8      	ldr	r0, [r7, #12]
 800497e:	68ba      	ldr	r2, [r7, #8]
 8004980:	4613      	mov	r3, r2
 8004982:	00db      	lsls	r3, r3, #3
 8004984:	1a9b      	subs	r3, r3, r2
 8004986:	009b      	lsls	r3, r3, #2
 8004988:	4403      	add	r3, r0
 800498a:	3330      	adds	r3, #48	@ 0x30
 800498c:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 800498e:	68b9      	ldr	r1, [r7, #8]
 8004990:	68f8      	ldr	r0, [r7, #12]
 8004992:	f000 fd7f 	bl	8005494 <HRTIM_ForceRegistersUpdate>

  /* Configure slave timer update re-synchronization */
  if ((TimerIdx != HRTIM_TIMERINDEX_MASTER)
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	2b06      	cmp	r3, #6
 800499a:	d017      	beq.n	80049cc <HAL_HRTIM_WaveformTimerConfig+0x100>
      && (pTimerCfg->UpdateGating == HRTIM_UPDATEGATING_INDEPENDENT))
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d113      	bne.n	80049cc <HAL_HRTIM_WaveformTimerConfig+0x100>
  {
    MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR,
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681a      	ldr	r2, [r3, #0]
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	3301      	adds	r3, #1
 80049ac:	01db      	lsls	r3, r3, #7
 80049ae:	4413      	add	r3, r2
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049ba:	025b      	lsls	r3, r3, #9
 80049bc:	68f9      	ldr	r1, [r7, #12]
 80049be:	6809      	ldr	r1, [r1, #0]
 80049c0:	431a      	orrs	r2, r3
 80049c2:	68bb      	ldr	r3, [r7, #8]
 80049c4:	3301      	adds	r3, #1
 80049c6:	01db      	lsls	r3, r3, #7
 80049c8:	440b      	add	r3, r1
 80049ca:	601a      	str	r2, [r3, #0]
               HRTIM_TIMCR_RSYNCU_Msk,
               pTimerCfg->ReSyncUpdate << HRTIM_TIMCR_RSYNCU_Pos);
  }

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	2201      	movs	r2, #1
 80049d0:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2200      	movs	r2, #0
 80049d8:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 80049dc:	2300      	movs	r3, #0
}
 80049de:	4618      	mov	r0, r3
 80049e0:	3710      	adds	r7, #16
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}

080049e6 <HAL_HRTIM_WaveformTimerControl>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerControl(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t TimerIdx,
                                                 const HRTIM_TimerCtlTypeDef *pTimerCtl)
{
 80049e6:	b580      	push	{r7, lr}
 80049e8:	b084      	sub	sp, #16
 80049ea:	af00      	add	r7, sp, #0
 80049ec:	60f8      	str	r0, [r7, #12]
 80049ee:	60b9      	str	r1, [r7, #8]
 80049f0:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_TIMERGTCMP1(pTimerCtl->GreaterCMP1));
  assert_param(IS_HRTIM_DUALDAC_RESET(pTimerCtl->DualChannelDacReset));
  assert_param(IS_HRTIM_DUALDAC_STEP(pTimerCtl->DualChannelDacStep));
  assert_param(IS_HRTIM_DUALDAC_ENABLE(pTimerCtl->DualChannelDacEnable));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 80049f8:	b2db      	uxtb	r3, r3
 80049fa:	2b02      	cmp	r3, #2
 80049fc:	d101      	bne.n	8004a02 <HAL_HRTIM_WaveformTimerControl+0x1c>
  {
    return HAL_BUSY;
 80049fe:	2302      	movs	r3, #2
 8004a00:	e020      	b.n	8004a44 <HAL_HRTIM_WaveformTimerControl+0x5e>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8004a08:	2b01      	cmp	r3, #1
 8004a0a:	d101      	bne.n	8004a10 <HAL_HRTIM_WaveformTimerControl+0x2a>
 8004a0c:	2302      	movs	r3, #2
 8004a0e:	e019      	b.n	8004a44 <HAL_HRTIM_WaveformTimerControl+0x5e>
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	2201      	movs	r2, #1
 8004a14:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	2202      	movs	r2, #2
 8004a1c:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure timing unit */
  HRTIM_TimingUnitWaveform_Control(hhrtim, TimerIdx, pTimerCtl);
 8004a20:	687a      	ldr	r2, [r7, #4]
 8004a22:	68b9      	ldr	r1, [r7, #8]
 8004a24:	68f8      	ldr	r0, [r7, #12]
 8004a26:	f000 fbed 	bl	8005204 <HRTIM_TimingUnitWaveform_Control>

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 8004a2a:	68b9      	ldr	r1, [r7, #8]
 8004a2c:	68f8      	ldr	r0, [r7, #12]
 8004a2e:	f000 fd31 	bl	8005494 <HRTIM_ForceRegistersUpdate>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	2201      	movs	r2, #1
 8004a36:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8004a42:	2300      	movs	r3, #0
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3710      	adds	r7, #16
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}

08004a4c <HAL_HRTIM_WaveformOutputConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputConfig(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t TimerIdx,
                                                 uint32_t Output,
                                                 const HRTIM_OutputCfgTypeDef *pOutputCfg)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b084      	sub	sp, #16
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	60f8      	str	r0, [r7, #12]
 8004a54:	60b9      	str	r1, [r7, #8]
 8004a56:	607a      	str	r2, [r7, #4]
 8004a58:	603b      	str	r3, [r7, #0]
  assert_param(IS_HRTIM_OUTPUTIDLEMODE(pOutputCfg->IdleMode));
  assert_param(IS_HRTIM_OUTPUTFAULTLEVEL(pOutputCfg->FaultLevel));
  assert_param(IS_HRTIM_OUTPUTCHOPPERMODE(pOutputCfg->ChopperModeEnable));
  assert_param(IS_HRTIM_OUTPUTBURSTMODEENTRY(pOutputCfg->BurstModeEntryDelayed));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	2b02      	cmp	r3, #2
 8004a64:	d101      	bne.n	8004a6a <HAL_HRTIM_WaveformOutputConfig+0x1e>
  {
    return HAL_BUSY;
 8004a66:	2302      	movs	r3, #2
 8004a68:	e01d      	b.n	8004aa6 <HAL_HRTIM_WaveformOutputConfig+0x5a>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	d101      	bne.n	8004a78 <HAL_HRTIM_WaveformOutputConfig+0x2c>
 8004a74:	2302      	movs	r3, #2
 8004a76:	e016      	b.n	8004aa6 <HAL_HRTIM_WaveformOutputConfig+0x5a>
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	2202      	movs	r2, #2
 8004a84:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure the timer output */
  HRTIM_OutputConfig(hhrtim,
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	687a      	ldr	r2, [r7, #4]
 8004a8c:	68b9      	ldr	r1, [r7, #8]
 8004a8e:	68f8      	ldr	r0, [r7, #12]
 8004a90:	f000 fc18 	bl	80052c4 <HRTIM_OutputConfig>
                     TimerIdx,
                     Output,
                     pOutputCfg);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2201      	movs	r2, #1
 8004a98:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8004aa4:	2300      	movs	r3, #0
}
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	3710      	adds	r7, #16
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}

08004aae <HAL_HRTIM_IRQHandler>:
  *                   This parameter can be any value of HRTIM_Timer_Index
  * @retval None
  */
void HAL_HRTIM_IRQHandler(HRTIM_HandleTypeDef *hhrtim,
                          uint32_t TimerIdx)
{
 8004aae:	b580      	push	{r7, lr}
 8004ab0:	b082      	sub	sp, #8
 8004ab2:	af00      	add	r7, sp, #0
 8004ab4:	6078      	str	r0, [r7, #4]
 8004ab6:	6039      	str	r1, [r7, #0]
  /* HRTIM interrupts handling */
  if (TimerIdx == HRTIM_TIMERINDEX_COMMON)
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	2bff      	cmp	r3, #255	@ 0xff
 8004abc:	d103      	bne.n	8004ac6 <HAL_HRTIM_IRQHandler+0x18>
  {
    HRTIM_HRTIM_ISR(hhrtim);
 8004abe:	6878      	ldr	r0, [r7, #4]
 8004ac0:	f000 fd56 	bl	8005570 <HRTIM_HRTIM_ISR>
  {
    /* Timing unit related interrupts handling */
    HRTIM_Timer_ISR(hhrtim, TimerIdx);
  }

}
 8004ac4:	e00a      	b.n	8004adc <HAL_HRTIM_IRQHandler+0x2e>
  else if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	2b06      	cmp	r3, #6
 8004aca:	d103      	bne.n	8004ad4 <HAL_HRTIM_IRQHandler+0x26>
    HRTIM_Master_ISR(hhrtim);
 8004acc:	6878      	ldr	r0, [r7, #4]
 8004ace:	f000 fddf 	bl	8005690 <HRTIM_Master_ISR>
}
 8004ad2:	e003      	b.n	8004adc <HAL_HRTIM_IRQHandler+0x2e>
    HRTIM_Timer_ISR(hhrtim, TimerIdx);
 8004ad4:	6839      	ldr	r1, [r7, #0]
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f000 fe9f 	bl	800581a <HRTIM_Timer_ISR>
}
 8004adc:	bf00      	nop
 8004ade:	3708      	adds	r7, #8
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}

08004ae4 <HAL_HRTIM_Fault1Callback>:
  * @brief  Callback function invoked when a fault 1 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle  * @retval None
  * @retval None
  */
__weak void HAL_HRTIM_Fault1Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b083      	sub	sp, #12
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault1Callback could be implemented in the user file
   */
}
 8004aec:	bf00      	nop
 8004aee:	370c      	adds	r7, #12
 8004af0:	46bd      	mov	sp, r7
 8004af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af6:	4770      	bx	lr

08004af8 <HAL_HRTIM_Fault2Callback>:
  * @brief  Callback function invoked when a fault 2 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault2Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004af8:	b480      	push	{r7}
 8004afa:	b083      	sub	sp, #12
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault2Callback could be implemented in the user file
   */
}
 8004b00:	bf00      	nop
 8004b02:	370c      	adds	r7, #12
 8004b04:	46bd      	mov	sp, r7
 8004b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0a:	4770      	bx	lr

08004b0c <HAL_HRTIM_Fault3Callback>:
  * @brief  Callback function invoked when a fault 3 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault3Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b083      	sub	sp, #12
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault3Callback could be implemented in the user file
   */
}
 8004b14:	bf00      	nop
 8004b16:	370c      	adds	r7, #12
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1e:	4770      	bx	lr

08004b20 <HAL_HRTIM_Fault4Callback>:
  * @brief  Callback function invoked when a fault 4 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault4Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b083      	sub	sp, #12
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault4Callback could be implemented in the user file
   */
}
 8004b28:	bf00      	nop
 8004b2a:	370c      	adds	r7, #12
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b32:	4770      	bx	lr

08004b34 <HAL_HRTIM_Fault5Callback>:
  * @brief  Callback function invoked when a fault 5 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault5Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b083      	sub	sp, #12
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault5Callback could be implemented in the user file
   */
}
 8004b3c:	bf00      	nop
 8004b3e:	370c      	adds	r7, #12
 8004b40:	46bd      	mov	sp, r7
 8004b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b46:	4770      	bx	lr

08004b48 <HAL_HRTIM_Fault6Callback>:
  * @brief  Callback function invoked when a fault 6 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault6Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b083      	sub	sp, #12
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault6Callback could be implemented in the user file
   */
}
 8004b50:	bf00      	nop
 8004b52:	370c      	adds	r7, #12
 8004b54:	46bd      	mov	sp, r7
 8004b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5a:	4770      	bx	lr

08004b5c <HAL_HRTIM_SystemFaultCallback>:
  * @brief  Callback function invoked when a system fault interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_SystemFaultCallback(HRTIM_HandleTypeDef *hhrtim)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b083      	sub	sp, #12
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_SystemFaultCallback could be implemented in the user file
   */
}
 8004b64:	bf00      	nop
 8004b66:	370c      	adds	r7, #12
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6e:	4770      	bx	lr

08004b70 <HAL_HRTIM_DLLCalibrationReadyCallback>:
  * @brief  Callback function invoked when the DLL calibration is completed
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_DLLCalibrationReadyCallback(HRTIM_HandleTypeDef *hhrtim)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b083      	sub	sp, #12
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_DLLCalibrationCallback could be implemented in the user file
   */
}
 8004b78:	bf00      	nop
 8004b7a:	370c      	adds	r7, #12
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b82:	4770      	bx	lr

08004b84 <HAL_HRTIM_BurstModePeriodCallback>:
  * @brief  Callback function invoked when the end of the burst mode period is reached
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_BurstModePeriodCallback(HRTIM_HandleTypeDef *hhrtim)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b083      	sub	sp, #12
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_BurstModeCallback could be implemented in the user file
   */
}
 8004b8c:	bf00      	nop
 8004b8e:	370c      	adds	r7, #12
 8004b90:	46bd      	mov	sp, r7
 8004b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b96:	4770      	bx	lr

08004b98 <HAL_HRTIM_SynchronizationEventCallback>:
  * @brief  Callback function invoked when a synchronization input event is received
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_SynchronizationEventCallback(HRTIM_HandleTypeDef *hhrtim)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b083      	sub	sp, #12
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_SynchronizationEventCallback could be implemented in the user file
   */
}
 8004ba0:	bf00      	nop
 8004ba2:	370c      	adds	r7, #12
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004baa:	4770      	bx	lr

08004bac <HAL_HRTIM_RegistersUpdateCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_RegistersUpdateCallback(HRTIM_HandleTypeDef *hhrtim,
                                              uint32_t TimerIdx)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b083      	sub	sp, #12
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
 8004bb4:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_RegistersUpdateCallback could be implemented in the user file
   */
}
 8004bb6:	bf00      	nop
 8004bb8:	370c      	adds	r7, #12
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc0:	4770      	bx	lr

08004bc2 <HAL_HRTIM_RepetitionEventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_RepetitionEventCallback(HRTIM_HandleTypeDef *hhrtim,
                                              uint32_t TimerIdx)
{
 8004bc2:	b480      	push	{r7}
 8004bc4:	b083      	sub	sp, #12
 8004bc6:	af00      	add	r7, sp, #0
 8004bc8:	6078      	str	r0, [r7, #4]
 8004bca:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_RepetitionEventCallback could be implemented in the user file
   */
}
 8004bcc:	bf00      	nop
 8004bce:	370c      	adds	r7, #12
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd6:	4770      	bx	lr

08004bd8 <HAL_HRTIM_Compare1EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare1EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b083      	sub	sp, #12
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
 8004be0:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare1EventCallback could be implemented in the user file
   */
}
 8004be2:	bf00      	nop
 8004be4:	370c      	adds	r7, #12
 8004be6:	46bd      	mov	sp, r7
 8004be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bec:	4770      	bx	lr

08004bee <HAL_HRTIM_Compare2EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  */
__weak void HAL_HRTIM_Compare2EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8004bee:	b480      	push	{r7}
 8004bf0:	b083      	sub	sp, #12
 8004bf2:	af00      	add	r7, sp, #0
 8004bf4:	6078      	str	r0, [r7, #4]
 8004bf6:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare2EventCallback could be implemented in the user file
   */
}
 8004bf8:	bf00      	nop
 8004bfa:	370c      	adds	r7, #12
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c02:	4770      	bx	lr

08004c04 <HAL_HRTIM_Compare3EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare3EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8004c04:	b480      	push	{r7}
 8004c06:	b083      	sub	sp, #12
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
 8004c0c:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare3EventCallback could be implemented in the user file
   */
}
 8004c0e:	bf00      	nop
 8004c10:	370c      	adds	r7, #12
 8004c12:	46bd      	mov	sp, r7
 8004c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c18:	4770      	bx	lr

08004c1a <HAL_HRTIM_Compare4EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare4EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8004c1a:	b480      	push	{r7}
 8004c1c:	b083      	sub	sp, #12
 8004c1e:	af00      	add	r7, sp, #0
 8004c20:	6078      	str	r0, [r7, #4]
 8004c22:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare4EventCallback could be implemented in the user file
   */
}
 8004c24:	bf00      	nop
 8004c26:	370c      	adds	r7, #12
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2e:	4770      	bx	lr

08004c30 <HAL_HRTIM_Capture1EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Capture1EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b083      	sub	sp, #12
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
 8004c38:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Capture1EventCallback could be implemented in the user file
   */
}
 8004c3a:	bf00      	nop
 8004c3c:	370c      	adds	r7, #12
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c44:	4770      	bx	lr

08004c46 <HAL_HRTIM_Capture2EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Capture2EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8004c46:	b480      	push	{r7}
 8004c48:	b083      	sub	sp, #12
 8004c4a:	af00      	add	r7, sp, #0
 8004c4c:	6078      	str	r0, [r7, #4]
 8004c4e:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Capture2EventCallback could be implemented in the user file
   */
}
 8004c50:	bf00      	nop
 8004c52:	370c      	adds	r7, #12
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr

08004c5c <HAL_HRTIM_DelayedProtectionCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_DelayedProtectionCallback(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t TimerIdx)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b083      	sub	sp, #12
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
 8004c64:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_DelayedProtectionCallback could be implemented in the user file
   */
}
 8004c66:	bf00      	nop
 8004c68:	370c      	adds	r7, #12
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c70:	4770      	bx	lr

08004c72 <HAL_HRTIM_CounterResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_CounterResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 8004c72:	b480      	push	{r7}
 8004c74:	b083      	sub	sp, #12
 8004c76:	af00      	add	r7, sp, #0
 8004c78:	6078      	str	r0, [r7, #4]
 8004c7a:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_CounterResetCallback could be implemented in the user file
   */
}
 8004c7c:	bf00      	nop
 8004c7e:	370c      	adds	r7, #12
 8004c80:	46bd      	mov	sp, r7
 8004c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c86:	4770      	bx	lr

08004c88 <HAL_HRTIM_Output1SetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output1SetCallback(HRTIM_HandleTypeDef *hhrtim,
                                         uint32_t TimerIdx)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b083      	sub	sp, #12
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
 8004c90:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output1SetCallback could be implemented in the user file
   */
}
 8004c92:	bf00      	nop
 8004c94:	370c      	adds	r7, #12
 8004c96:	46bd      	mov	sp, r7
 8004c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9c:	4770      	bx	lr

08004c9e <HAL_HRTIM_Output1ResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output1ResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 8004c9e:	b480      	push	{r7}
 8004ca0:	b083      	sub	sp, #12
 8004ca2:	af00      	add	r7, sp, #0
 8004ca4:	6078      	str	r0, [r7, #4]
 8004ca6:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output1ResetCallback could be implemented in the user file
   */
}
 8004ca8:	bf00      	nop
 8004caa:	370c      	adds	r7, #12
 8004cac:	46bd      	mov	sp, r7
 8004cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb2:	4770      	bx	lr

08004cb4 <HAL_HRTIM_Output2SetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output2SetCallback(HRTIM_HandleTypeDef *hhrtim,
                                         uint32_t TimerIdx)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b083      	sub	sp, #12
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
 8004cbc:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output2SetCallback could be implemented in the user file
   */
}
 8004cbe:	bf00      	nop
 8004cc0:	370c      	adds	r7, #12
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc8:	4770      	bx	lr

08004cca <HAL_HRTIM_Output2ResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output2ResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 8004cca:	b480      	push	{r7}
 8004ccc:	b083      	sub	sp, #12
 8004cce:	af00      	add	r7, sp, #0
 8004cd0:	6078      	str	r0, [r7, #4]
 8004cd2:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output2ResetCallback could be implemented in the user file
   */
}
 8004cd4:	bf00      	nop
 8004cd6:	370c      	adds	r7, #12
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cde:	4770      	bx	lr

08004ce0 <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                    const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b085      	sub	sp, #20
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
 8004ce8:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	f023 0307 	bic.w	r3, r3, #7
 8004cf8:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	68fa      	ldr	r2, [r7, #12]
 8004d00:	4313      	orrs	r3, r2
 8004d02:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	f023 0318 	bic.w	r3, r3, #24
 8004d0a:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	68db      	ldr	r3, [r3, #12]
 8004d10:	68fa      	ldr	r2, [r7, #12]
 8004d12:	4313      	orrs	r3, r2
 8004d14:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	68fa      	ldr	r2, [r7, #12]
 8004d1c:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	683a      	ldr	r2, [r7, #0]
 8004d24:	6812      	ldr	r2, [r2, #0]
 8004d26:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	683a      	ldr	r2, [r7, #0]
 8004d2e:	6852      	ldr	r2, [r2, #4]
 8004d30:	619a      	str	r2, [r3, #24]
}
 8004d32:	bf00      	nop
 8004d34:	3714      	adds	r7, #20
 8004d36:	46bd      	mov	sp, r7
 8004d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3c:	4770      	bx	lr

08004d3e <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                        uint32_t TimerIdx,
                                        const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8004d3e:	b480      	push	{r7}
 8004d40:	b087      	sub	sp, #28
 8004d42:	af00      	add	r7, sp, #0
 8004d44:	60f8      	str	r0, [r7, #12]
 8004d46:	60b9      	str	r1, [r7, #8]
 8004d48:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681a      	ldr	r2, [r3, #0]
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	3301      	adds	r3, #1
 8004d52:	01db      	lsls	r3, r3, #7
 8004d54:	4413      	add	r3, r2
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	f023 0307 	bic.w	r3, r3, #7
 8004d60:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	697a      	ldr	r2, [r7, #20]
 8004d68:	4313      	orrs	r3, r2
 8004d6a:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	f023 0318 	bic.w	r3, r3, #24
 8004d72:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	68db      	ldr	r3, [r3, #12]
 8004d78:	697a      	ldr	r2, [r7, #20]
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	3301      	adds	r3, #1
 8004d86:	01db      	lsls	r3, r3, #7
 8004d88:	4413      	add	r3, r2
 8004d8a:	697a      	ldr	r2, [r7, #20]
 8004d8c:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	6819      	ldr	r1, [r3, #0]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	01db      	lsls	r3, r3, #7
 8004d9a:	440b      	add	r3, r1
 8004d9c:	3394      	adds	r3, #148	@ 0x94
 8004d9e:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	6819      	ldr	r1, [r3, #0]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	685a      	ldr	r2, [r3, #4]
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	01db      	lsls	r3, r3, #7
 8004dac:	440b      	add	r3, r1
 8004dae:	3398      	adds	r3, #152	@ 0x98
 8004db0:	601a      	str	r2, [r3, #0]
}
 8004db2:	bf00      	nop
 8004db4:	371c      	adds	r7, #28
 8004db6:	46bd      	mov	sp, r7
 8004db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbc:	4770      	bx	lr

08004dbe <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                        const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8004dbe:	b480      	push	{r7}
 8004dc0:	b085      	sub	sp, #20
 8004dc2:	af00      	add	r7, sp, #0
 8004dc4:	6078      	str	r0, [r7, #4]
 8004dc6:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 8004dd8:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	f023 0320 	bic.w	r3, r3, #32
 8004de0:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	695b      	ldr	r3, [r3, #20]
 8004de6:	68fa      	ldr	r2, [r7, #12]
 8004de8:	4313      	orrs	r3, r2
 8004dea:	60fb      	str	r3, [r7, #12]

  /* INTLVD bits are set to 00 */
  hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004df2:	60fb      	str	r3, [r7, #12]
  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED)
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	695b      	ldr	r3, [r3, #20]
 8004df8:	2b20      	cmp	r3, #32
 8004dfa:	d003      	beq.n	8004e04 <HRTIM_MasterWaveform_Config+0x46>
      || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	699b      	ldr	r3, [r3, #24]
 8004e00:	2b02      	cmp	r3, #2
 8004e02:	d108      	bne.n	8004e16 <HRTIM_MasterWaveform_Config+0x58>
  {
    /* INTLVD bits set to 00 */
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004e0a:	60fb      	str	r3, [r7, #12]
    hrtim_mcr |= (HRTIM_MCR_HALF);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	f043 0320 	orr.w	r3, r3, #32
 8004e12:	60fb      	str	r3, [r7, #12]
 8004e14:	e021      	b.n	8004e5a <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	699b      	ldr	r3, [r3, #24]
 8004e1a:	2b03      	cmp	r3, #3
 8004e1c:	d108      	bne.n	8004e30 <HRTIM_MasterWaveform_Config+0x72>
  {
    hrtim_mcr |= (HRTIM_MCR_INTLVD_0);
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004e24:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD_1);
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e2c:	60fb      	str	r3, [r7, #12]
 8004e2e:	e014      	b.n	8004e5a <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	699b      	ldr	r3, [r3, #24]
 8004e34:	2b04      	cmp	r3, #4
 8004e36:	d108      	bne.n	8004e4a <HRTIM_MasterWaveform_Config+0x8c>
  {
    hrtim_mcr |= (HRTIM_MCR_INTLVD_1);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e3e:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD_0);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e46:	60fb      	str	r3, [r7, #12]
 8004e48:	e007      	b.n	8004e5a <HRTIM_MasterWaveform_Config+0x9c>
  }
  else
  {
    hrtim_mcr &= ~(HRTIM_MCR_HALF);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	f023 0320 	bic.w	r3, r3, #32
 8004e50:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004e58:	60fb      	str	r3, [r7, #12]
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004e60:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	69db      	ldr	r3, [r3, #28]
 8004e66:	68fa      	ldr	r2, [r7, #12]
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004e72:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	6a1b      	ldr	r3, [r3, #32]
 8004e78:	68fa      	ldr	r2, [r7, #12]
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004e84:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e8a:	68fa      	ldr	r2, [r7, #12]
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8004e96:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e9c:	68fa      	ldr	r2, [r7, #12]
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8004ea8:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eae:	009b      	lsls	r3, r3, #2
 8004eb0:	68fa      	ldr	r2, [r7, #12]
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004ebc:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ec2:	68fa      	ldr	r2, [r7, #12]
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ece:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ed4:	68ba      	ldr	r2, [r7, #8]
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	68fa      	ldr	r2, [r7, #12]
 8004ee0:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	68ba      	ldr	r2, [r7, #8]
 8004ee8:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8004eec:	bf00      	nop
 8004eee:	3714      	adds	r7, #20
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef6:	4770      	bx	lr

08004ef8 <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b08b      	sub	sp, #44	@ 0x2c
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	60f8      	str	r0, [r7, #12]
 8004f00:	60b9      	str	r1, [r7, #8]
 8004f02:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681a      	ldr	r2, [r3, #0]
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	3301      	adds	r3, #1
 8004f0c:	01db      	lsls	r3, r3, #7
 8004f0e:	4413      	add	r3, r2
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	68fa      	ldr	r2, [r7, #12]
 8004f14:	6811      	ldr	r1, [r2, #0]
 8004f16:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	3301      	adds	r3, #1
 8004f1e:	01db      	lsls	r3, r3, #7
 8004f20:	440b      	add	r3, r1
 8004f22:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681a      	ldr	r2, [r3, #0]
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	3301      	adds	r3, #1
 8004f2c:	01db      	lsls	r3, r3, #7
 8004f2e:	4413      	add	r3, r2
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	01db      	lsls	r3, r3, #7
 8004f3c:	4413      	add	r3, r2
 8004f3e:	33e8      	adds	r3, #232	@ 0xe8
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681a      	ldr	r2, [r3, #0]
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	01db      	lsls	r3, r3, #7
 8004f4c:	4413      	add	r3, r2
 8004f4e:	33e4      	adds	r3, #228	@ 0xe4
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 8004f5c:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 8004f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f60:	f023 0320 	bic.w	r3, r3, #32
 8004f64:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	695b      	ldr	r3, [r3, #20]
 8004f6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	627b      	str	r3, [r7, #36]	@ 0x24

  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	695b      	ldr	r3, [r3, #20]
 8004f74:	2b20      	cmp	r3, #32
 8004f76:	d003      	beq.n	8004f80 <HRTIM_TimingUnitWaveform_Config+0x88>
      || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	699b      	ldr	r3, [r3, #24]
 8004f7c:	2b02      	cmp	r3, #2
 8004f7e:	d108      	bne.n	8004f92 <HRTIM_TimingUnitWaveform_Config+0x9a>
  {
    /* INTLVD bits set to 00 */
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 8004f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f82:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 8004f86:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr |= (HRTIM_TIMCR_HALF);
 8004f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f8a:	f043 0320 	orr.w	r3, r3, #32
 8004f8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f90:	e021      	b.n	8004fd6 <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	699b      	ldr	r3, [r3, #24]
 8004f96:	2b03      	cmp	r3, #3
 8004f98:	d108      	bne.n	8004fac <HRTIM_TimingUnitWaveform_Config+0xb4>
  {
    hrtim_timcr |= (HRTIM_TIMCR_INTLVD_0);
 8004f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004fa0:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_1);
 8004fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004fa8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004faa:	e014      	b.n	8004fd6 <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	699b      	ldr	r3, [r3, #24]
 8004fb0:	2b04      	cmp	r3, #4
 8004fb2:	d108      	bne.n	8004fc6 <HRTIM_TimingUnitWaveform_Config+0xce>
  {
    hrtim_timcr |= (HRTIM_TIMCR_INTLVD_1);
 8004fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fba:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_0);
 8004fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fbe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004fc2:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fc4:	e007      	b.n	8004fd6 <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else
  {
    hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 8004fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc8:	f023 0320 	bic.w	r3, r3, #32
 8004fcc:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 8004fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd0:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 8004fd4:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 8004fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004fdc:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	69db      	ldr	r3, [r3, #28]
 8004fe2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 8004fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fea:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004fee:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6a1b      	ldr	r3, [r3, #32]
 8004ff4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 8004ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ffc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005000:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005006:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005008:	4313      	orrs	r3, r2
 800500a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 800500c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800500e:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8005012:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005018:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800501a:	4313      	orrs	r3, r2
 800501c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 800501e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005020:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005024:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800502a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800502c:	4313      	orrs	r3, r2
 800502e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 8005030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005032:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005036:	627b      	str	r3, [r7, #36]	@ 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800503c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005040:	d103      	bne.n	800504a <HRTIM_TimingUnitWaveform_Config+0x152>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 8005042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005044:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005048:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 800504a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800504c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005050:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005056:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005058:	4313      	orrs	r3, r2
 800505a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 800505c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800505e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005062:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005068:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800506a:	4313      	orrs	r3, r2
 800506c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 800506e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005070:	f023 73fc 	bic.w	r3, r3, #33030144	@ 0x1f80000
 8005074:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005078:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800507e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005080:	4313      	orrs	r3, r2
 8005082:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 8005084:	69bb      	ldr	r3, [r7, #24]
 8005086:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800508a:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005090:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005094:	69ba      	ldr	r2, [r7, #24]
 8005096:	4313      	orrs	r3, r2
 8005098:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 800509a:	69bb      	ldr	r3, [r7, #24]
 800509c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80050a0:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050a6:	69ba      	ldr	r2, [r7, #24]
 80050a8:	4313      	orrs	r3, r2
 80050aa:	61bb      	str	r3, [r7, #24]

  /* Enable/Disable dead time insertion at timer level */
  hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 80050ac:	6a3b      	ldr	r3, [r7, #32]
 80050ae:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80050b2:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050b8:	6a3a      	ldr	r2, [r7, #32]
 80050ba:	4313      	orrs	r3, r2
 80050bc:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if (((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050c2:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 80050c6:	d004      	beq.n	80050d2 <HRTIM_TimingUnitWaveform_Config+0x1da>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050cc:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 80050d0:	d103      	bne.n	80050da <HRTIM_TimingUnitWaveform_Config+0x1e2>
      || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050d6:	2b40      	cmp	r3, #64	@ 0x40
 80050d8:	d108      	bne.n	80050ec <HRTIM_TimingUnitWaveform_Config+0x1f4>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT | HRTIM_OUTR_DLYPRTEN);
 80050da:	6a3b      	ldr	r3, [r7, #32]
 80050dc:	f423 53f0 	bic.w	r3, r3, #7680	@ 0x1e00
 80050e0:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050e6:	6a3a      	ldr	r2, [r7, #32]
 80050e8:	4313      	orrs	r3, r2
 80050ea:	623b      	str	r3, [r7, #32]
  }

  /* Set the BIAR mode : one bit for both outputs */
  hrtim_timoutr &= ~(HRTIM_OUTR_BIAR);
 80050ec:	6a3b      	ldr	r3, [r7, #32]
 80050ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80050f2:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= (pTimerCfg->BalancedIdleAutomaticResume);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050f8:	6a3a      	ldr	r2, [r7, #32]
 80050fa:	4313      	orrs	r3, r2
 80050fc:	623b      	str	r3, [r7, #32]

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005102:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	2b05      	cmp	r3, #5
 8005108:	d850      	bhi.n	80051ac <HRTIM_TimingUnitWaveform_Config+0x2b4>
 800510a:	a201      	add	r2, pc, #4	@ (adr r2, 8005110 <HRTIM_TimingUnitWaveform_Config+0x218>)
 800510c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005110:	08005129 	.word	0x08005129
 8005114:	0800513f 	.word	0x0800513f
 8005118:	08005155 	.word	0x08005155
 800511c:	0800516b 	.word	0x0800516b
 8005120:	08005181 	.word	0x08005181
 8005124:	08005197 	.word	0x08005197
  {
    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 8005128:	69fb      	ldr	r3, [r7, #28]
 800512a:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800512e:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 1U);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005134:	005b      	lsls	r3, r3, #1
 8005136:	69fa      	ldr	r2, [r7, #28]
 8005138:	4313      	orrs	r3, r2
 800513a:	61fb      	str	r3, [r7, #28]
      break;
 800513c:	e037      	b.n	80051ae <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 800513e:	69fb      	ldr	r3, [r7, #28]
 8005140:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005144:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 2U);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800514a:	009b      	lsls	r3, r3, #2
 800514c:	69fa      	ldr	r2, [r7, #28]
 800514e:	4313      	orrs	r3, r2
 8005150:	61fb      	str	r3, [r7, #28]
      break;
 8005152:	e02c      	b.n	80051ae <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 8005154:	69fb      	ldr	r3, [r7, #28]
 8005156:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800515a:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 3U);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005160:	00db      	lsls	r3, r3, #3
 8005162:	69fa      	ldr	r2, [r7, #28]
 8005164:	4313      	orrs	r3, r2
 8005166:	61fb      	str	r3, [r7, #28]
      break;
 8005168:	e021      	b.n	80051ae <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 800516a:	69fb      	ldr	r3, [r7, #28]
 800516c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005170:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 4U);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005176:	011b      	lsls	r3, r3, #4
 8005178:	69fa      	ldr	r2, [r7, #28]
 800517a:	4313      	orrs	r3, r2
 800517c:	61fb      	str	r3, [r7, #28]
      break;
 800517e:	e016      	b.n	80051ae <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 8005180:	69fb      	ldr	r3, [r7, #28]
 8005182:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005186:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 5U);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800518c:	015b      	lsls	r3, r3, #5
 800518e:	69fa      	ldr	r2, [r7, #28]
 8005190:	4313      	orrs	r3, r2
 8005192:	61fb      	str	r3, [r7, #28]
      break;
 8005194:	e00b      	b.n	80051ae <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_F:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TFBM);
 8005196:	69fb      	ldr	r3, [r7, #28]
 8005198:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800519c:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 6U);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051a2:	019b      	lsls	r3, r3, #6
 80051a4:	69fa      	ldr	r2, [r7, #28]
 80051a6:	4313      	orrs	r3, r2
 80051a8:	61fb      	str	r3, [r7, #28]
      break;
 80051aa:	e000      	b.n	80051ae <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    default:
      break;
 80051ac:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	3301      	adds	r3, #1
 80051b6:	01db      	lsls	r3, r3, #7
 80051b8:	4413      	add	r3, r2
 80051ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051bc:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681a      	ldr	r2, [r3, #0]
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	01db      	lsls	r3, r3, #7
 80051c6:	4413      	add	r3, r2
 80051c8:	33e8      	adds	r3, #232	@ 0xe8
 80051ca:	69ba      	ldr	r2, [r7, #24]
 80051cc:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681a      	ldr	r2, [r3, #0]
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	01db      	lsls	r3, r3, #7
 80051d6:	4413      	add	r3, r2
 80051d8:	33e4      	adds	r3, #228	@ 0xe4
 80051da:	6a3a      	ldr	r2, [r7, #32]
 80051dc:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681a      	ldr	r2, [r3, #0]
 80051e2:	68bb      	ldr	r3, [r7, #8]
 80051e4:	01db      	lsls	r3, r3, #7
 80051e6:	4413      	add	r3, r2
 80051e8:	33d4      	adds	r3, #212	@ 0xd4
 80051ea:	697a      	ldr	r2, [r7, #20]
 80051ec:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	69fa      	ldr	r2, [r7, #28]
 80051f4:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 80051f8:	bf00      	nop
 80051fa:	372c      	adds	r7, #44	@ 0x2c
 80051fc:	46bd      	mov	sp, r7
 80051fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005202:	4770      	bx	lr

08005204 <HRTIM_TimingUnitWaveform_Control>:
  * @retval None
  */
static void HRTIM_TimingUnitWaveform_Control(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCtlTypeDef *pTimerCtl)
{
 8005204:	b480      	push	{r7}
 8005206:	b087      	sub	sp, #28
 8005208:	af00      	add	r7, sp, #0
 800520a:	60f8      	str	r0, [r7, #12]
 800520c:	60b9      	str	r1, [r7, #8]
 800520e:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr2;

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr2 = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681a      	ldr	r2, [r3, #0]
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	01db      	lsls	r3, r3, #7
 8005218:	4413      	add	r3, r2
 800521a:	33ec      	adds	r3, #236	@ 0xec
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	617b      	str	r3, [r7, #20]

  /* Set the UpDown counting Mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_UDM);
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	f023 0310 	bic.w	r3, r3, #16
 8005226:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= (pTimerCtl->UpDownMode << HRTIM_TIMCR2_UDM_Pos) ;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	011b      	lsls	r3, r3, #4
 800522e:	697a      	ldr	r2, [r7, #20]
 8005230:	4313      	orrs	r3, r2
 8005232:	617b      	str	r3, [r7, #20]

  /* Set the TrigHalf Mode : requires the counter to be disabled */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_TRGHLF);
 8005234:	697b      	ldr	r3, [r7, #20]
 8005236:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800523a:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->TrigHalf;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	685b      	ldr	r3, [r3, #4]
 8005240:	697a      	ldr	r2, [r7, #20]
 8005242:	4313      	orrs	r3, r2
 8005244:	617b      	str	r3, [r7, #20]

  /* define the compare event operating mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP1);
 8005246:	697b      	ldr	r3, [r7, #20]
 8005248:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800524c:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->GreaterCMP1;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	68db      	ldr	r3, [r3, #12]
 8005252:	697a      	ldr	r2, [r7, #20]
 8005254:	4313      	orrs	r3, r2
 8005256:	617b      	str	r3, [r7, #20]

  /* define the compare event operating mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP3);
 8005258:	697b      	ldr	r3, [r7, #20]
 800525a:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800525e:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->GreaterCMP3;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	697a      	ldr	r2, [r7, #20]
 8005266:	4313      	orrs	r3, r2
 8005268:	617b      	str	r3, [r7, #20]

  if (pTimerCtl->DualChannelDacEnable == HRTIM_TIMER_DCDE_ENABLED)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	699b      	ldr	r3, [r3, #24]
 800526e:	2b01      	cmp	r3, #1
 8005270:	d11a      	bne.n	80052a8 <HRTIM_TimingUnitWaveform_Control+0xa4>
  {
    /* Set the DualChannel DAC Reset trigger : requires DCDE enabled */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDR);
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	f023 0304 	bic.w	r3, r3, #4
 8005278:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacReset;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	691b      	ldr	r3, [r3, #16]
 800527e:	697a      	ldr	r2, [r7, #20]
 8005280:	4313      	orrs	r3, r2
 8005282:	617b      	str	r3, [r7, #20]

    /* Set the DualChannel DAC Step trigger : requires DCDE enabled */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDS);
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	f023 0302 	bic.w	r3, r3, #2
 800528a:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacStep;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	695b      	ldr	r3, [r3, #20]
 8005290:	697a      	ldr	r2, [r7, #20]
 8005292:	4313      	orrs	r3, r2
 8005294:	617b      	str	r3, [r7, #20]

    /* Enable the DualChannel DAC trigger */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDE);
 8005296:	697b      	ldr	r3, [r7, #20]
 8005298:	f023 0301 	bic.w	r3, r3, #1
 800529c:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacEnable;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	699b      	ldr	r3, [r3, #24]
 80052a2:	697a      	ldr	r2, [r7, #20]
 80052a4:	4313      	orrs	r3, r2
 80052a6:	617b      	str	r3, [r7, #20]
  }
  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2  = hrtim_timcr2;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	01db      	lsls	r3, r3, #7
 80052b0:	4413      	add	r3, r2
 80052b2:	33ec      	adds	r3, #236	@ 0xec
 80052b4:	697a      	ldr	r2, [r7, #20]
 80052b6:	601a      	str	r2, [r3, #0]

}
 80052b8:	bf00      	nop
 80052ba:	371c      	adds	r7, #28
 80052bc:	46bd      	mov	sp, r7
 80052be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c2:	4770      	bx	lr

080052c4 <HRTIM_OutputConfig>:
  */
static void  HRTIM_OutputConfig(HRTIM_HandleTypeDef *hhrtim,
                                uint32_t TimerIdx,
                                uint32_t Output,
                                const HRTIM_OutputCfgTypeDef *pOutputCfg)
{
 80052c4:	b480      	push	{r7}
 80052c6:	b089      	sub	sp, #36	@ 0x24
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	60f8      	str	r0, [r7, #12]
 80052cc:	60b9      	str	r1, [r7, #8]
 80052ce:	607a      	str	r2, [r7, #4]
 80052d0:	603b      	str	r3, [r7, #0]
  uint32_t hrtim_outr;
  uint32_t hrtim_dtr;

  uint32_t shift = 0U;
 80052d2:	2300      	movs	r3, #0
 80052d4:	61bb      	str	r3, [r7, #24]

  hrtim_outr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	68bb      	ldr	r3, [r7, #8]
 80052dc:	01db      	lsls	r3, r3, #7
 80052de:	4413      	add	r3, r2
 80052e0:	33e4      	adds	r3, #228	@ 0xe4
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	61fb      	str	r3, [r7, #28]
  hrtim_dtr = hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681a      	ldr	r2, [r3, #0]
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	01db      	lsls	r3, r3, #7
 80052ee:	4413      	add	r3, r2
 80052f0:	33b8      	adds	r3, #184	@ 0xb8
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	617b      	str	r3, [r7, #20]

  switch (Output)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80052fc:	d05d      	beq.n	80053ba <HRTIM_OutputConfig+0xf6>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005304:	d86e      	bhi.n	80053e4 <HRTIM_OutputConfig+0x120>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800530c:	d042      	beq.n	8005394 <HRTIM_OutputConfig+0xd0>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005314:	d866      	bhi.n	80053e4 <HRTIM_OutputConfig+0x120>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800531c:	d04d      	beq.n	80053ba <HRTIM_OutputConfig+0xf6>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005324:	d85e      	bhi.n	80053e4 <HRTIM_OutputConfig+0x120>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800532c:	d032      	beq.n	8005394 <HRTIM_OutputConfig+0xd0>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005334:	d856      	bhi.n	80053e4 <HRTIM_OutputConfig+0x120>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2b80      	cmp	r3, #128	@ 0x80
 800533a:	d03e      	beq.n	80053ba <HRTIM_OutputConfig+0xf6>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2b80      	cmp	r3, #128	@ 0x80
 8005340:	d850      	bhi.n	80053e4 <HRTIM_OutputConfig+0x120>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2b40      	cmp	r3, #64	@ 0x40
 8005346:	d025      	beq.n	8005394 <HRTIM_OutputConfig+0xd0>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2b40      	cmp	r3, #64	@ 0x40
 800534c:	d84a      	bhi.n	80053e4 <HRTIM_OutputConfig+0x120>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2b01      	cmp	r3, #1
 8005352:	d01f      	beq.n	8005394 <HRTIM_OutputConfig+0xd0>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d044      	beq.n	80053e4 <HRTIM_OutputConfig+0x120>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2b20      	cmp	r3, #32
 800535e:	d841      	bhi.n	80053e4 <HRTIM_OutputConfig+0x120>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2b02      	cmp	r3, #2
 8005364:	d33e      	bcc.n	80053e4 <HRTIM_OutputConfig+0x120>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	3b02      	subs	r3, #2
 800536a:	2201      	movs	r2, #1
 800536c:	409a      	lsls	r2, r3
 800536e:	4b48      	ldr	r3, [pc, #288]	@ (8005490 <HRTIM_OutputConfig+0x1cc>)
 8005370:	4013      	ands	r3, r2
 8005372:	2b00      	cmp	r3, #0
 8005374:	bf14      	ite	ne
 8005376:	2301      	movne	r3, #1
 8005378:	2300      	moveq	r3, #0
 800537a:	b2db      	uxtb	r3, r3
 800537c:	2b00      	cmp	r3, #0
 800537e:	d11c      	bne.n	80053ba <HRTIM_OutputConfig+0xf6>
 8005380:	f244 0304 	movw	r3, #16388	@ 0x4004
 8005384:	4013      	ands	r3, r2
 8005386:	2b00      	cmp	r3, #0
 8005388:	bf14      	ite	ne
 800538a:	2301      	movne	r3, #1
 800538c:	2300      	moveq	r3, #0
 800538e:	b2db      	uxtb	r3, r3
 8005390:	2b00      	cmp	r3, #0
 8005392:	d027      	beq.n	80053e4 <HRTIM_OutputConfig+0x120>
    case HRTIM_OUTPUT_TD1:
    case HRTIM_OUTPUT_TE1:
    case HRTIM_OUTPUT_TF1:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R = pOutputCfg->SetSource;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	6819      	ldr	r1, [r3, #0]
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	685a      	ldr	r2, [r3, #4]
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	01db      	lsls	r3, r3, #7
 80053a0:	440b      	add	r3, r1
 80053a2:	33bc      	adds	r3, #188	@ 0xbc
 80053a4:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R = pOutputCfg->ResetSource;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	6819      	ldr	r1, [r3, #0]
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	689a      	ldr	r2, [r3, #8]
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	01db      	lsls	r3, r3, #7
 80053b2:	440b      	add	r3, r1
 80053b4:	33c0      	adds	r3, #192	@ 0xc0
 80053b6:	601a      	str	r2, [r3, #0]
      break;
 80053b8:	e015      	b.n	80053e6 <HRTIM_OutputConfig+0x122>
    case HRTIM_OUTPUT_TD2:
    case HRTIM_OUTPUT_TE2:
    case HRTIM_OUTPUT_TF2:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R = pOutputCfg->SetSource;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	6819      	ldr	r1, [r3, #0]
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	685a      	ldr	r2, [r3, #4]
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	01db      	lsls	r3, r3, #7
 80053c6:	440b      	add	r3, r1
 80053c8:	33c4      	adds	r3, #196	@ 0xc4
 80053ca:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R = pOutputCfg->ResetSource;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	6819      	ldr	r1, [r3, #0]
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	689a      	ldr	r2, [r3, #8]
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	01db      	lsls	r3, r3, #7
 80053d8:	440b      	add	r3, r1
 80053da:	33c8      	adds	r3, #200	@ 0xc8
 80053dc:	601a      	str	r2, [r3, #0]
      shift = 16U;
 80053de:	2310      	movs	r3, #16
 80053e0:	61bb      	str	r3, [r7, #24]
      break;
 80053e2:	e000      	b.n	80053e6 <HRTIM_OutputConfig+0x122>
    }

    default:
      break;
 80053e4:	bf00      	nop
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
                   HRTIM_OUTR_IDLM1 |
                   HRTIM_OUTR_IDLES1 |
                   HRTIM_OUTR_FAULT1 |
                   HRTIM_OUTR_CHP1 |
                   HRTIM_OUTR_DIDL1) << shift);
 80053e6:	22fe      	movs	r2, #254	@ 0xfe
 80053e8:	69bb      	ldr	r3, [r7, #24]
 80053ea:	fa02 f303 	lsl.w	r3, r2, r3
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
 80053ee:	43db      	mvns	r3, r3
 80053f0:	69fa      	ldr	r2, [r7, #28]
 80053f2:	4013      	ands	r3, r2
 80053f4:	61fb      	str	r3, [r7, #28]

  /* Set the polarity */
  hrtim_outr |= (pOutputCfg->Polarity << shift);
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	681a      	ldr	r2, [r3, #0]
 80053fa:	69bb      	ldr	r3, [r7, #24]
 80053fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005400:	69fa      	ldr	r2, [r7, #28]
 8005402:	4313      	orrs	r3, r2
 8005404:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE mode */
  hrtim_outr |= (pOutputCfg->IdleMode << shift);
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	68da      	ldr	r2, [r3, #12]
 800540a:	69bb      	ldr	r3, [r7, #24]
 800540c:	fa02 f303 	lsl.w	r3, r2, r3
 8005410:	69fa      	ldr	r2, [r7, #28]
 8005412:	4313      	orrs	r3, r2
 8005414:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE state */
  hrtim_outr |= (pOutputCfg->IdleLevel << shift);
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	691a      	ldr	r2, [r3, #16]
 800541a:	69bb      	ldr	r3, [r7, #24]
 800541c:	fa02 f303 	lsl.w	r3, r2, r3
 8005420:	69fa      	ldr	r2, [r7, #28]
 8005422:	4313      	orrs	r3, r2
 8005424:	61fb      	str	r3, [r7, #28]

  /* Set the FAULT state */
  hrtim_outr |= (pOutputCfg->FaultLevel << shift);
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	695a      	ldr	r2, [r3, #20]
 800542a:	69bb      	ldr	r3, [r7, #24]
 800542c:	fa02 f303 	lsl.w	r3, r2, r3
 8005430:	69fa      	ldr	r2, [r7, #28]
 8005432:	4313      	orrs	r3, r2
 8005434:	61fb      	str	r3, [r7, #28]

  /* Set the chopper mode */
  hrtim_outr |= (pOutputCfg->ChopperModeEnable << shift);
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	699a      	ldr	r2, [r3, #24]
 800543a:	69bb      	ldr	r3, [r7, #24]
 800543c:	fa02 f303 	lsl.w	r3, r2, r3
 8005440:	69fa      	ldr	r2, [r7, #28]
 8005442:	4313      	orrs	r3, r2
 8005444:	61fb      	str	r3, [r7, #28]
     state during a burst mode operation is allowed only under the following
     conditions:
     - the outputs is active during the burst mode (IDLES=1U)
     - positive deadtimes (SDTR/SDTF set to 0U)
  */
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	691b      	ldr	r3, [r3, #16]
 800544a:	2b08      	cmp	r3, #8
 800544c:	d111      	bne.n	8005472 <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	f403 7300 	and.w	r3, r3, #512	@ 0x200
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8005454:	2b00      	cmp	r3, #0
 8005456:	d10c      	bne.n	8005472 <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTF) == (uint32_t)RESET))
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 800545e:	2b00      	cmp	r3, #0
 8005460:	d107      	bne.n	8005472 <HRTIM_OutputConfig+0x1ae>
  {
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	69da      	ldr	r2, [r3, #28]
 8005466:	69bb      	ldr	r3, [r7, #24]
 8005468:	fa02 f303 	lsl.w	r3, r2, r3
 800546c:	69fa      	ldr	r2, [r7, #28]
 800546e:	4313      	orrs	r3, r2
 8005470:	61fb      	str	r3, [r7, #28]
  }

  /* Update HRTIM register */
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_outr;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681a      	ldr	r2, [r3, #0]
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	01db      	lsls	r3, r3, #7
 800547a:	4413      	add	r3, r2
 800547c:	33e4      	adds	r3, #228	@ 0xe4
 800547e:	69fa      	ldr	r2, [r7, #28]
 8005480:	601a      	str	r2, [r3, #0]
}
 8005482:	bf00      	nop
 8005484:	3724      	adds	r7, #36	@ 0x24
 8005486:	46bd      	mov	sp, r7
 8005488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548c:	4770      	bx	lr
 800548e:	bf00      	nop
 8005490:	40000041 	.word	0x40000041

08005494 <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef *hhrtim,
                                       uint32_t TimerIdx)
{
 8005494:	b480      	push	{r7}
 8005496:	b083      	sub	sp, #12
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
 800549c:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	2b06      	cmp	r3, #6
 80054a2:	d85e      	bhi.n	8005562 <HRTIM_ForceRegistersUpdate+0xce>
 80054a4:	a201      	add	r2, pc, #4	@ (adr r2, 80054ac <HRTIM_ForceRegistersUpdate+0x18>)
 80054a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054aa:	bf00      	nop
 80054ac:	080054df 	.word	0x080054df
 80054b0:	080054f5 	.word	0x080054f5
 80054b4:	0800550b 	.word	0x0800550b
 80054b8:	08005521 	.word	0x08005521
 80054bc:	08005537 	.word	0x08005537
 80054c0:	0800554d 	.word	0x0800554d
 80054c4:	080054c9 	.word	0x080054c9
  {
    case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f042 0201 	orr.w	r2, r2, #1
 80054d8:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80054dc:	e042      	b.n	8005564 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f042 0202 	orr.w	r2, r2, #2
 80054ee:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80054f2:	e037      	b.n	8005564 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f042 0204 	orr.w	r2, r2, #4
 8005504:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005508:	e02c      	b.n	8005564 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f042 0208 	orr.w	r2, r2, #8
 800551a:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800551e:	e021      	b.n	8005564 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f042 0210 	orr.w	r2, r2, #16
 8005530:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005534:	e016      	b.n	8005564 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f042 0220 	orr.w	r2, r2, #32
 8005546:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800554a:	e00b      	b.n	8005564 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_F:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TFSWU;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800555c:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005560:	e000      	b.n	8005564 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    default:
      break;
 8005562:	bf00      	nop
  }
}
 8005564:	bf00      	nop
 8005566:	370c      	adds	r7, #12
 8005568:	46bd      	mov	sp, r7
 800556a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556e:	4770      	bx	lr

08005570 <HRTIM_HRTIM_ISR>:
  * @brief  HRTIM interrupts service routine
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
static void HRTIM_HRTIM_ISR(HRTIM_HandleTypeDef *hhrtim)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b084      	sub	sp, #16
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hhrtim->Instance->sCommonRegs.ISR);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8005580:	60fb      	str	r3, [r7, #12]
  uint32_t ierits   = READ_REG(hhrtim->Instance->sCommonRegs.IER);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f8d3 3390 	ldr.w	r3, [r3, #912]	@ 0x390
 800558a:	60bb      	str	r3, [r7, #8]

  /* Fault 1 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT1) != (uint32_t)RESET)
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	f003 0301 	and.w	r3, r3, #1
 8005592:	2b00      	cmp	r3, #0
 8005594:	d00c      	beq.n	80055b0 <HRTIM_HRTIM_ISR+0x40>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT1) != (uint32_t)RESET)
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	f003 0301 	and.w	r3, r3, #1
 800559c:	2b00      	cmp	r3, #0
 800559e:	d007      	beq.n	80055b0 <HRTIM_HRTIM_ISR+0x40>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT1);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	2201      	movs	r2, #1
 80055a6:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault1Callback(hhrtim);
#else
      HAL_HRTIM_Fault1Callback(hhrtim);
 80055aa:	6878      	ldr	r0, [r7, #4]
 80055ac:	f7ff fa9a 	bl	8004ae4 <HAL_HRTIM_Fault1Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 2 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT2) != (uint32_t)RESET)
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f003 0302 	and.w	r3, r3, #2
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d00c      	beq.n	80055d4 <HRTIM_HRTIM_ISR+0x64>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT2) != (uint32_t)RESET)
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	f003 0302 	and.w	r3, r3, #2
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d007      	beq.n	80055d4 <HRTIM_HRTIM_ISR+0x64>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT2);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	2202      	movs	r2, #2
 80055ca:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault2Callback(hhrtim);
#else
      HAL_HRTIM_Fault2Callback(hhrtim);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f7ff fa92 	bl	8004af8 <HAL_HRTIM_Fault2Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 3 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT3) != (uint32_t)RESET)
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	f003 0304 	and.w	r3, r3, #4
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d00c      	beq.n	80055f8 <HRTIM_HRTIM_ISR+0x88>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT3) != (uint32_t)RESET)
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	f003 0304 	and.w	r3, r3, #4
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d007      	beq.n	80055f8 <HRTIM_HRTIM_ISR+0x88>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT3);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	2204      	movs	r2, #4
 80055ee:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault3Callback(hhrtim);
#else
      HAL_HRTIM_Fault3Callback(hhrtim);
 80055f2:	6878      	ldr	r0, [r7, #4]
 80055f4:	f7ff fa8a 	bl	8004b0c <HAL_HRTIM_Fault3Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 4 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT4) != (uint32_t)RESET)
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	f003 0308 	and.w	r3, r3, #8
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d00c      	beq.n	800561c <HRTIM_HRTIM_ISR+0xac>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT4) != (uint32_t)RESET)
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	f003 0308 	and.w	r3, r3, #8
 8005608:	2b00      	cmp	r3, #0
 800560a:	d007      	beq.n	800561c <HRTIM_HRTIM_ISR+0xac>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT4);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	2208      	movs	r2, #8
 8005612:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault4Callback(hhrtim);
#else
      HAL_HRTIM_Fault4Callback(hhrtim);
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f7ff fa82 	bl	8004b20 <HAL_HRTIM_Fault4Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 5 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT5) != (uint32_t)RESET)
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	f003 0310 	and.w	r3, r3, #16
 8005622:	2b00      	cmp	r3, #0
 8005624:	d00c      	beq.n	8005640 <HRTIM_HRTIM_ISR+0xd0>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT5) != (uint32_t)RESET)
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	f003 0310 	and.w	r3, r3, #16
 800562c:	2b00      	cmp	r3, #0
 800562e:	d007      	beq.n	8005640 <HRTIM_HRTIM_ISR+0xd0>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT5);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	2210      	movs	r2, #16
 8005636:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 5 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault5Callback(hhrtim);
#else
      HAL_HRTIM_Fault5Callback(hhrtim);
 800563a:	6878      	ldr	r0, [r7, #4]
 800563c:	f7ff fa7a 	bl	8004b34 <HAL_HRTIM_Fault5Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 6 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT6) != (uint32_t)RESET)
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005646:	2b00      	cmp	r3, #0
 8005648:	d00c      	beq.n	8005664 <HRTIM_HRTIM_ISR+0xf4>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT6) != (uint32_t)RESET)
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005650:	2b00      	cmp	r3, #0
 8005652:	d007      	beq.n	8005664 <HRTIM_HRTIM_ISR+0xf4>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT6);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	2240      	movs	r2, #64	@ 0x40
 800565a:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 6 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault6Callback(hhrtim);
#else
      HAL_HRTIM_Fault6Callback(hhrtim);
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f7ff fa72 	bl	8004b48 <HAL_HRTIM_Fault6Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* System fault event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_SYSFLT) != (uint32_t)RESET)
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	f003 0320 	and.w	r3, r3, #32
 800566a:	2b00      	cmp	r3, #0
 800566c:	d00c      	beq.n	8005688 <HRTIM_HRTIM_ISR+0x118>
  {
    if ((uint32_t)(ierits & HRTIM_IT_SYSFLT) != (uint32_t)RESET)
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	f003 0320 	and.w	r3, r3, #32
 8005674:	2b00      	cmp	r3, #0
 8005676:	d007      	beq.n	8005688 <HRTIM_HRTIM_ISR+0x118>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_SYSFLT);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	2220      	movs	r2, #32
 800567e:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke System fault event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->SystemFaultCallback(hhrtim);
#else
      HAL_HRTIM_SystemFaultCallback(hhrtim);
 8005682:	6878      	ldr	r0, [r7, #4]
 8005684:	f7ff fa6a 	bl	8004b5c <HAL_HRTIM_SystemFaultCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8005688:	bf00      	nop
 800568a:	3710      	adds	r7, #16
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}

08005690 <HRTIM_Master_ISR>:
  * @brief  Master timer interrupts service routine
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
static void HRTIM_Master_ISR(HRTIM_HandleTypeDef *hhrtim)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b086      	sub	sp, #24
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hhrtim->Instance->sCommonRegs.ISR);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 80056a0:	617b      	str	r3, [r7, #20]
  uint32_t ierits    = READ_REG(hhrtim->Instance->sCommonRegs.IER);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f8d3 3390 	ldr.w	r3, [r3, #912]	@ 0x390
 80056aa:	613b      	str	r3, [r7, #16]
  uint32_t misrflags = READ_REG(hhrtim->Instance->sMasterRegs.MISR);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	60fb      	str	r3, [r7, #12]
  uint32_t mdierits  = READ_REG(hhrtim->Instance->sMasterRegs.MDIER);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	68db      	ldr	r3, [r3, #12]
 80056ba:	60bb      	str	r3, [r7, #8]

  /* DLL calibration ready event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_DLLRDY) != (uint32_t)RESET)
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d015      	beq.n	80056f2 <HRTIM_Master_ISR+0x62>
  {
    if ((uint32_t)(ierits & HRTIM_IT_DLLRDY) != (uint32_t)RESET)
 80056c6:	693b      	ldr	r3, [r7, #16]
 80056c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d010      	beq.n	80056f2 <HRTIM_Master_ISR+0x62>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_DLLRDY);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80056d8:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Set HRTIM State */
      hhrtim->State = HAL_HRTIM_STATE_READY;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2201      	movs	r2, #1
 80056e0:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

      /* Process unlocked */
      __HAL_UNLOCK(hhrtim);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2200      	movs	r2, #0
 80056e8:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

      /* Invoke System fault event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->DLLCalibrationReadyCallback(hhrtim);
#else
      HAL_HRTIM_DLLCalibrationReadyCallback(hhrtim);
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f7ff fa3f 	bl	8004b70 <HAL_HRTIM_DLLCalibrationReadyCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Burst mode period event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_BMPER) != (uint32_t)RESET)
 80056f2:	697b      	ldr	r3, [r7, #20]
 80056f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d00d      	beq.n	8005718 <HRTIM_Master_ISR+0x88>
  {
    if ((uint32_t)(ierits & HRTIM_IT_BMPER) != (uint32_t)RESET)
 80056fc:	693b      	ldr	r3, [r7, #16]
 80056fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005702:	2b00      	cmp	r3, #0
 8005704:	d008      	beq.n	8005718 <HRTIM_Master_ISR+0x88>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_BMPER);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800570e:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Burst mode period event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->BurstModePeriodCallback(hhrtim);
#else
      HAL_HRTIM_BurstModePeriodCallback(hhrtim);
 8005712:	6878      	ldr	r0, [r7, #4]
 8005714:	f7ff fa36 	bl	8004b84 <HAL_HRTIM_BurstModePeriodCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 1 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP1) != (uint32_t)RESET)
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f003 0301 	and.w	r3, r3, #1
 800571e:	2b00      	cmp	r3, #0
 8005720:	d00c      	beq.n	800573c <HRTIM_Master_ISR+0xac>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP1) != (uint32_t)RESET)
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	f003 0301 	and.w	r3, r3, #1
 8005728:	2b00      	cmp	r3, #0
 800572a:	d007      	beq.n	800573c <HRTIM_Master_ISR+0xac>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP1);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	2201      	movs	r2, #1
 8005732:	609a      	str	r2, [r3, #8]

      /* Invoke compare 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare1EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare1EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005734:	2106      	movs	r1, #6
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	f7ff fa4e 	bl	8004bd8 <HAL_HRTIM_Compare1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 2 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP2) != (uint32_t)RESET)
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	f003 0302 	and.w	r3, r3, #2
 8005742:	2b00      	cmp	r3, #0
 8005744:	d00c      	beq.n	8005760 <HRTIM_Master_ISR+0xd0>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP2) != (uint32_t)RESET)
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	f003 0302 	and.w	r3, r3, #2
 800574c:	2b00      	cmp	r3, #0
 800574e:	d007      	beq.n	8005760 <HRTIM_Master_ISR+0xd0>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP2);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	2202      	movs	r2, #2
 8005756:	609a      	str	r2, [r3, #8]

      /* Invoke compare 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare2EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare2EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005758:	2106      	movs	r1, #6
 800575a:	6878      	ldr	r0, [r7, #4]
 800575c:	f7ff fa47 	bl	8004bee <HAL_HRTIM_Compare2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 3 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP3) != (uint32_t)RESET)
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	f003 0304 	and.w	r3, r3, #4
 8005766:	2b00      	cmp	r3, #0
 8005768:	d00c      	beq.n	8005784 <HRTIM_Master_ISR+0xf4>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP3) != (uint32_t)RESET)
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	f003 0304 	and.w	r3, r3, #4
 8005770:	2b00      	cmp	r3, #0
 8005772:	d007      	beq.n	8005784 <HRTIM_Master_ISR+0xf4>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP3);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	2204      	movs	r2, #4
 800577a:	609a      	str	r2, [r3, #8]

      /* Invoke compare 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare3EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare3EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 800577c:	2106      	movs	r1, #6
 800577e:	6878      	ldr	r0, [r7, #4]
 8005780:	f7ff fa40 	bl	8004c04 <HAL_HRTIM_Compare3EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 4 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP4) != (uint32_t)RESET)
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	f003 0308 	and.w	r3, r3, #8
 800578a:	2b00      	cmp	r3, #0
 800578c:	d00c      	beq.n	80057a8 <HRTIM_Master_ISR+0x118>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP4) != (uint32_t)RESET)
 800578e:	68bb      	ldr	r3, [r7, #8]
 8005790:	f003 0308 	and.w	r3, r3, #8
 8005794:	2b00      	cmp	r3, #0
 8005796:	d007      	beq.n	80057a8 <HRTIM_Master_ISR+0x118>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP4);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	2208      	movs	r2, #8
 800579e:	609a      	str	r2, [r3, #8]

      /* Invoke compare 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare4EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare4EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 80057a0:	2106      	movs	r1, #6
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	f7ff fa39 	bl	8004c1a <HAL_HRTIM_Compare4EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer repetition event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MREP) != (uint32_t)RESET)
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	f003 0310 	and.w	r3, r3, #16
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d00c      	beq.n	80057cc <HRTIM_Master_ISR+0x13c>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MREP) != (uint32_t)RESET)
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	f003 0310 	and.w	r3, r3, #16
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d007      	beq.n	80057cc <HRTIM_Master_ISR+0x13c>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MREP);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	2210      	movs	r2, #16
 80057c2:	609a      	str	r2, [r3, #8]

      /* Invoke repetition event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RepetitionEventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_RepetitionEventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 80057c4:	2106      	movs	r1, #6
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f7ff f9fb 	bl	8004bc2 <HAL_HRTIM_RepetitionEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Synchronization input event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_SYNC) != (uint32_t)RESET)
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	f003 0320 	and.w	r3, r3, #32
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d00b      	beq.n	80057ee <HRTIM_Master_ISR+0x15e>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_SYNC) != (uint32_t)RESET)
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	f003 0320 	and.w	r3, r3, #32
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d006      	beq.n	80057ee <HRTIM_Master_ISR+0x15e>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_SYNC);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	2220      	movs	r2, #32
 80057e6:	609a      	str	r2, [r3, #8]

      /* Invoke synchronization event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->SynchronizationEventCallback(hhrtim);
#else
      HAL_HRTIM_SynchronizationEventCallback(hhrtim);
 80057e8:	6878      	ldr	r0, [r7, #4]
 80057ea:	f7ff f9d5 	bl	8004b98 <HAL_HRTIM_SynchronizationEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer registers update event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MUPD) != (uint32_t)RESET)
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d00c      	beq.n	8005812 <HRTIM_Master_ISR+0x182>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MUPD) != (uint32_t)RESET)
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d007      	beq.n	8005812 <HRTIM_Master_ISR+0x182>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MUPD);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	2240      	movs	r2, #64	@ 0x40
 8005808:	609a      	str	r2, [r3, #8]

      /* Invoke registers update event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RegistersUpdateCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_RegistersUpdateCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 800580a:	2106      	movs	r1, #6
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	f7ff f9cd 	bl	8004bac <HAL_HRTIM_RegistersUpdateCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8005812:	bf00      	nop
 8005814:	3718      	adds	r7, #24
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}

0800581a <HRTIM_Timer_ISR>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
static void HRTIM_Timer_ISR(HRTIM_HandleTypeDef *hhrtim,
                            uint32_t TimerIdx)
{
 800581a:	b580      	push	{r7, lr}
 800581c:	b084      	sub	sp, #16
 800581e:	af00      	add	r7, sp, #0
 8005820:	6078      	str	r0, [r7, #4]
 8005822:	6039      	str	r1, [r7, #0]
  uint32_t tisrflags = READ_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxISR);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681a      	ldr	r2, [r3, #0]
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	3301      	adds	r3, #1
 800582c:	01db      	lsls	r3, r3, #7
 800582e:	4413      	add	r3, r2
 8005830:	3304      	adds	r3, #4
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	60fb      	str	r3, [r7, #12]
  uint32_t tdierits  = READ_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxDIER);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681a      	ldr	r2, [r3, #0]
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	01db      	lsls	r3, r3, #7
 800583e:	4413      	add	r3, r2
 8005840:	338c      	adds	r3, #140	@ 0x8c
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	60bb      	str	r3, [r7, #8]

  /* Timer compare 1 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP1) != (uint32_t)RESET)
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	f003 0301 	and.w	r3, r3, #1
 800584c:	2b00      	cmp	r3, #0
 800584e:	d010      	beq.n	8005872 <HRTIM_Timer_ISR+0x58>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP1) != (uint32_t)RESET)
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	f003 0301 	and.w	r3, r3, #1
 8005856:	2b00      	cmp	r3, #0
 8005858:	d00b      	beq.n	8005872 <HRTIM_Timer_ISR+0x58>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP1);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	01db      	lsls	r3, r3, #7
 8005862:	4413      	add	r3, r2
 8005864:	3388      	adds	r3, #136	@ 0x88
 8005866:	2201      	movs	r2, #1
 8005868:	601a      	str	r2, [r3, #0]

      /* Invoke compare 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare1EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare1EventCallback(hhrtim, TimerIdx);
 800586a:	6839      	ldr	r1, [r7, #0]
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	f7ff f9b3 	bl	8004bd8 <HAL_HRTIM_Compare1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 2 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP2) != (uint32_t)RESET)
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	f003 0302 	and.w	r3, r3, #2
 8005878:	2b00      	cmp	r3, #0
 800587a:	d010      	beq.n	800589e <HRTIM_Timer_ISR+0x84>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP2) != (uint32_t)RESET)
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	f003 0302 	and.w	r3, r3, #2
 8005882:	2b00      	cmp	r3, #0
 8005884:	d00b      	beq.n	800589e <HRTIM_Timer_ISR+0x84>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP2);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681a      	ldr	r2, [r3, #0]
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	01db      	lsls	r3, r3, #7
 800588e:	4413      	add	r3, r2
 8005890:	3388      	adds	r3, #136	@ 0x88
 8005892:	2202      	movs	r2, #2
 8005894:	601a      	str	r2, [r3, #0]

      /* Invoke compare 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare2EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare2EventCallback(hhrtim, TimerIdx);
 8005896:	6839      	ldr	r1, [r7, #0]
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f7ff f9a8 	bl	8004bee <HAL_HRTIM_Compare2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 3 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP3) != (uint32_t)RESET)
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	f003 0304 	and.w	r3, r3, #4
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d010      	beq.n	80058ca <HRTIM_Timer_ISR+0xb0>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP3) != (uint32_t)RESET)
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	f003 0304 	and.w	r3, r3, #4
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d00b      	beq.n	80058ca <HRTIM_Timer_ISR+0xb0>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP3);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681a      	ldr	r2, [r3, #0]
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	01db      	lsls	r3, r3, #7
 80058ba:	4413      	add	r3, r2
 80058bc:	3388      	adds	r3, #136	@ 0x88
 80058be:	2204      	movs	r2, #4
 80058c0:	601a      	str	r2, [r3, #0]

      /* Invoke compare 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare3EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare3EventCallback(hhrtim, TimerIdx);
 80058c2:	6839      	ldr	r1, [r7, #0]
 80058c4:	6878      	ldr	r0, [r7, #4]
 80058c6:	f7ff f99d 	bl	8004c04 <HAL_HRTIM_Compare3EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 4 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP4) != (uint32_t)RESET)
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	f003 0308 	and.w	r3, r3, #8
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d010      	beq.n	80058f6 <HRTIM_Timer_ISR+0xdc>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP4) != (uint32_t)RESET)
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	f003 0308 	and.w	r3, r3, #8
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d00b      	beq.n	80058f6 <HRTIM_Timer_ISR+0xdc>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP4);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681a      	ldr	r2, [r3, #0]
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	01db      	lsls	r3, r3, #7
 80058e6:	4413      	add	r3, r2
 80058e8:	3388      	adds	r3, #136	@ 0x88
 80058ea:	2208      	movs	r2, #8
 80058ec:	601a      	str	r2, [r3, #0]

      /* Invoke compare 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare4EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare4EventCallback(hhrtim, TimerIdx);
 80058ee:	6839      	ldr	r1, [r7, #0]
 80058f0:	6878      	ldr	r0, [r7, #4]
 80058f2:	f7ff f992 	bl	8004c1a <HAL_HRTIM_Compare4EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer repetition event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_REP) != (uint32_t)RESET)
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	f003 0310 	and.w	r3, r3, #16
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d010      	beq.n	8005922 <HRTIM_Timer_ISR+0x108>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_REP) != (uint32_t)RESET)
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	f003 0310 	and.w	r3, r3, #16
 8005906:	2b00      	cmp	r3, #0
 8005908:	d00b      	beq.n	8005922 <HRTIM_Timer_ISR+0x108>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_REP);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681a      	ldr	r2, [r3, #0]
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	01db      	lsls	r3, r3, #7
 8005912:	4413      	add	r3, r2
 8005914:	3388      	adds	r3, #136	@ 0x88
 8005916:	2210      	movs	r2, #16
 8005918:	601a      	str	r2, [r3, #0]

      /* Invoke repetition event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RepetitionEventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_RepetitionEventCallback(hhrtim, TimerIdx);
 800591a:	6839      	ldr	r1, [r7, #0]
 800591c:	6878      	ldr	r0, [r7, #4]
 800591e:	f7ff f950 	bl	8004bc2 <HAL_HRTIM_RepetitionEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer registers update event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_UPD) != (uint32_t)RESET)
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005928:	2b00      	cmp	r3, #0
 800592a:	d010      	beq.n	800594e <HRTIM_Timer_ISR+0x134>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_UPD) != (uint32_t)RESET)
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005932:	2b00      	cmp	r3, #0
 8005934:	d00b      	beq.n	800594e <HRTIM_Timer_ISR+0x134>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_UPD);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681a      	ldr	r2, [r3, #0]
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	01db      	lsls	r3, r3, #7
 800593e:	4413      	add	r3, r2
 8005940:	3388      	adds	r3, #136	@ 0x88
 8005942:	2240      	movs	r2, #64	@ 0x40
 8005944:	601a      	str	r2, [r3, #0]

      /* Invoke registers update event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RegistersUpdateCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_RegistersUpdateCallback(hhrtim, TimerIdx);
 8005946:	6839      	ldr	r1, [r7, #0]
 8005948:	6878      	ldr	r0, [r7, #4]
 800594a:	f7ff f92f 	bl	8004bac <HAL_HRTIM_RegistersUpdateCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer capture 1 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CPT1) != (uint32_t)RESET)
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005954:	2b00      	cmp	r3, #0
 8005956:	d010      	beq.n	800597a <HRTIM_Timer_ISR+0x160>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CPT1) != (uint32_t)RESET)
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800595e:	2b00      	cmp	r3, #0
 8005960:	d00b      	beq.n	800597a <HRTIM_Timer_ISR+0x160>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CPT1);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681a      	ldr	r2, [r3, #0]
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	01db      	lsls	r3, r3, #7
 800596a:	4413      	add	r3, r2
 800596c:	3388      	adds	r3, #136	@ 0x88
 800596e:	2280      	movs	r2, #128	@ 0x80
 8005970:	601a      	str	r2, [r3, #0]

      /* Invoke capture 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Capture1EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Capture1EventCallback(hhrtim, TimerIdx);
 8005972:	6839      	ldr	r1, [r7, #0]
 8005974:	6878      	ldr	r0, [r7, #4]
 8005976:	f7ff f95b 	bl	8004c30 <HAL_HRTIM_Capture1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer capture 2 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CPT2) != (uint32_t)RESET)
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005980:	2b00      	cmp	r3, #0
 8005982:	d011      	beq.n	80059a8 <HRTIM_Timer_ISR+0x18e>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CPT2) != (uint32_t)RESET)
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800598a:	2b00      	cmp	r3, #0
 800598c:	d00c      	beq.n	80059a8 <HRTIM_Timer_ISR+0x18e>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CPT2);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681a      	ldr	r2, [r3, #0]
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	01db      	lsls	r3, r3, #7
 8005996:	4413      	add	r3, r2
 8005998:	3388      	adds	r3, #136	@ 0x88
 800599a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800599e:	601a      	str	r2, [r3, #0]

      /* Invoke capture 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Capture2EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Capture2EventCallback(hhrtim, TimerIdx);
 80059a0:	6839      	ldr	r1, [r7, #0]
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	f7ff f94f 	bl	8004c46 <HAL_HRTIM_Capture2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 1 set event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_SET1) != (uint32_t)RESET)
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d011      	beq.n	80059d6 <HRTIM_Timer_ISR+0x1bc>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_SET1) != (uint32_t)RESET)
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d00c      	beq.n	80059d6 <HRTIM_Timer_ISR+0x1bc>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_SET1);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681a      	ldr	r2, [r3, #0]
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	01db      	lsls	r3, r3, #7
 80059c4:	4413      	add	r3, r2
 80059c6:	3388      	adds	r3, #136	@ 0x88
 80059c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80059cc:	601a      	str	r2, [r3, #0]

      /* Invoke output 1 set event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output1SetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output1SetCallback(hhrtim, TimerIdx);
 80059ce:	6839      	ldr	r1, [r7, #0]
 80059d0:	6878      	ldr	r0, [r7, #4]
 80059d2:	f7ff f959 	bl	8004c88 <HAL_HRTIM_Output1SetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 1 reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST1) != (uint32_t)RESET)
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d011      	beq.n	8005a04 <HRTIM_Timer_ISR+0x1ea>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST1) != (uint32_t)RESET)
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d00c      	beq.n	8005a04 <HRTIM_Timer_ISR+0x1ea>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST1);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681a      	ldr	r2, [r3, #0]
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	01db      	lsls	r3, r3, #7
 80059f2:	4413      	add	r3, r2
 80059f4:	3388      	adds	r3, #136	@ 0x88
 80059f6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80059fa:	601a      	str	r2, [r3, #0]

      /* Invoke output 1 reset event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output1ResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output1ResetCallback(hhrtim, TimerIdx);
 80059fc:	6839      	ldr	r1, [r7, #0]
 80059fe:	6878      	ldr	r0, [r7, #4]
 8005a00:	f7ff f94d 	bl	8004c9e <HAL_HRTIM_Output1ResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 2 set event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_SET2) != (uint32_t)RESET)
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d011      	beq.n	8005a32 <HRTIM_Timer_ISR+0x218>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_SET2) != (uint32_t)RESET)
 8005a0e:	68bb      	ldr	r3, [r7, #8]
 8005a10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d00c      	beq.n	8005a32 <HRTIM_Timer_ISR+0x218>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_SET2);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681a      	ldr	r2, [r3, #0]
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	01db      	lsls	r3, r3, #7
 8005a20:	4413      	add	r3, r2
 8005a22:	3388      	adds	r3, #136	@ 0x88
 8005a24:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005a28:	601a      	str	r2, [r3, #0]

      /* Invoke output 2 set event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output2SetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output2SetCallback(hhrtim, TimerIdx);
 8005a2a:	6839      	ldr	r1, [r7, #0]
 8005a2c:	6878      	ldr	r0, [r7, #4]
 8005a2e:	f7ff f941 	bl	8004cb4 <HAL_HRTIM_Output2SetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 2 reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST2) != (uint32_t)RESET)
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d011      	beq.n	8005a60 <HRTIM_Timer_ISR+0x246>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST2) != (uint32_t)RESET)
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d00c      	beq.n	8005a60 <HRTIM_Timer_ISR+0x246>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST2);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681a      	ldr	r2, [r3, #0]
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	01db      	lsls	r3, r3, #7
 8005a4e:	4413      	add	r3, r2
 8005a50:	3388      	adds	r3, #136	@ 0x88
 8005a52:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005a56:	601a      	str	r2, [r3, #0]

      /* Invoke output 2 reset event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output2ResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output2ResetCallback(hhrtim, TimerIdx);
 8005a58:	6839      	ldr	r1, [r7, #0]
 8005a5a:	6878      	ldr	r0, [r7, #4]
 8005a5c:	f7ff f935 	bl	8004cca <HAL_HRTIM_Output2ResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST) != (uint32_t)RESET)
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d011      	beq.n	8005a8e <HRTIM_Timer_ISR+0x274>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST) != (uint32_t)RESET)
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d00c      	beq.n	8005a8e <HRTIM_Timer_ISR+0x274>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681a      	ldr	r2, [r3, #0]
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	01db      	lsls	r3, r3, #7
 8005a7c:	4413      	add	r3, r2
 8005a7e:	3388      	adds	r3, #136	@ 0x88
 8005a80:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005a84:	601a      	str	r2, [r3, #0]

      /* Invoke timer reset callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->CounterResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_CounterResetCallback(hhrtim, TimerIdx);
 8005a86:	6839      	ldr	r1, [r7, #0]
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f7ff f8f2 	bl	8004c72 <HAL_HRTIM_CounterResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Delayed protection event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_DLYPRT) != (uint32_t)RESET)
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d011      	beq.n	8005abc <HRTIM_Timer_ISR+0x2a2>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_DLYPRT) != (uint32_t)RESET)
 8005a98:	68bb      	ldr	r3, [r7, #8]
 8005a9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d00c      	beq.n	8005abc <HRTIM_Timer_ISR+0x2a2>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_DLYPRT);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681a      	ldr	r2, [r3, #0]
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	01db      	lsls	r3, r3, #7
 8005aaa:	4413      	add	r3, r2
 8005aac:	3388      	adds	r3, #136	@ 0x88
 8005aae:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005ab2:	601a      	str	r2, [r3, #0]

      /* Invoke delayed protection callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->DelayedProtectionCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_DelayedProtectionCallback(hhrtim, TimerIdx);
 8005ab4:	6839      	ldr	r1, [r7, #0]
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f7ff f8d0 	bl	8004c5c <HAL_HRTIM_DelayedProtectionCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8005abc:	bf00      	nop
 8005abe:	3710      	adds	r7, #16
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}

08005ac4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b084      	sub	sp, #16
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d101      	bne.n	8005ad6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	e0c0      	b.n	8005c58 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8005adc:	b2db      	uxtb	r3, r3
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d106      	bne.n	8005af0 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005aea:	6878      	ldr	r0, [r7, #4]
 8005aec:	f7fb ff6c 	bl	80019c8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2203      	movs	r2, #3
 8005af4:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4618      	mov	r0, r3
 8005afe:	f004 f8e1 	bl	8009cc4 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b02:	2300      	movs	r3, #0
 8005b04:	73fb      	strb	r3, [r7, #15]
 8005b06:	e03e      	b.n	8005b86 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005b08:	7bfa      	ldrb	r2, [r7, #15]
 8005b0a:	6879      	ldr	r1, [r7, #4]
 8005b0c:	4613      	mov	r3, r2
 8005b0e:	009b      	lsls	r3, r3, #2
 8005b10:	4413      	add	r3, r2
 8005b12:	00db      	lsls	r3, r3, #3
 8005b14:	440b      	add	r3, r1
 8005b16:	3311      	adds	r3, #17
 8005b18:	2201      	movs	r2, #1
 8005b1a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005b1c:	7bfa      	ldrb	r2, [r7, #15]
 8005b1e:	6879      	ldr	r1, [r7, #4]
 8005b20:	4613      	mov	r3, r2
 8005b22:	009b      	lsls	r3, r3, #2
 8005b24:	4413      	add	r3, r2
 8005b26:	00db      	lsls	r3, r3, #3
 8005b28:	440b      	add	r3, r1
 8005b2a:	3310      	adds	r3, #16
 8005b2c:	7bfa      	ldrb	r2, [r7, #15]
 8005b2e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005b30:	7bfa      	ldrb	r2, [r7, #15]
 8005b32:	6879      	ldr	r1, [r7, #4]
 8005b34:	4613      	mov	r3, r2
 8005b36:	009b      	lsls	r3, r3, #2
 8005b38:	4413      	add	r3, r2
 8005b3a:	00db      	lsls	r3, r3, #3
 8005b3c:	440b      	add	r3, r1
 8005b3e:	3313      	adds	r3, #19
 8005b40:	2200      	movs	r2, #0
 8005b42:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005b44:	7bfa      	ldrb	r2, [r7, #15]
 8005b46:	6879      	ldr	r1, [r7, #4]
 8005b48:	4613      	mov	r3, r2
 8005b4a:	009b      	lsls	r3, r3, #2
 8005b4c:	4413      	add	r3, r2
 8005b4e:	00db      	lsls	r3, r3, #3
 8005b50:	440b      	add	r3, r1
 8005b52:	3320      	adds	r3, #32
 8005b54:	2200      	movs	r2, #0
 8005b56:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005b58:	7bfa      	ldrb	r2, [r7, #15]
 8005b5a:	6879      	ldr	r1, [r7, #4]
 8005b5c:	4613      	mov	r3, r2
 8005b5e:	009b      	lsls	r3, r3, #2
 8005b60:	4413      	add	r3, r2
 8005b62:	00db      	lsls	r3, r3, #3
 8005b64:	440b      	add	r3, r1
 8005b66:	3324      	adds	r3, #36	@ 0x24
 8005b68:	2200      	movs	r2, #0
 8005b6a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005b6c:	7bfb      	ldrb	r3, [r7, #15]
 8005b6e:	6879      	ldr	r1, [r7, #4]
 8005b70:	1c5a      	adds	r2, r3, #1
 8005b72:	4613      	mov	r3, r2
 8005b74:	009b      	lsls	r3, r3, #2
 8005b76:	4413      	add	r3, r2
 8005b78:	00db      	lsls	r3, r3, #3
 8005b7a:	440b      	add	r3, r1
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b80:	7bfb      	ldrb	r3, [r7, #15]
 8005b82:	3301      	adds	r3, #1
 8005b84:	73fb      	strb	r3, [r7, #15]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	791b      	ldrb	r3, [r3, #4]
 8005b8a:	7bfa      	ldrb	r2, [r7, #15]
 8005b8c:	429a      	cmp	r2, r3
 8005b8e:	d3bb      	bcc.n	8005b08 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b90:	2300      	movs	r3, #0
 8005b92:	73fb      	strb	r3, [r7, #15]
 8005b94:	e044      	b.n	8005c20 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005b96:	7bfa      	ldrb	r2, [r7, #15]
 8005b98:	6879      	ldr	r1, [r7, #4]
 8005b9a:	4613      	mov	r3, r2
 8005b9c:	009b      	lsls	r3, r3, #2
 8005b9e:	4413      	add	r3, r2
 8005ba0:	00db      	lsls	r3, r3, #3
 8005ba2:	440b      	add	r3, r1
 8005ba4:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8005ba8:	2200      	movs	r2, #0
 8005baa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005bac:	7bfa      	ldrb	r2, [r7, #15]
 8005bae:	6879      	ldr	r1, [r7, #4]
 8005bb0:	4613      	mov	r3, r2
 8005bb2:	009b      	lsls	r3, r3, #2
 8005bb4:	4413      	add	r3, r2
 8005bb6:	00db      	lsls	r3, r3, #3
 8005bb8:	440b      	add	r3, r1
 8005bba:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005bbe:	7bfa      	ldrb	r2, [r7, #15]
 8005bc0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005bc2:	7bfa      	ldrb	r2, [r7, #15]
 8005bc4:	6879      	ldr	r1, [r7, #4]
 8005bc6:	4613      	mov	r3, r2
 8005bc8:	009b      	lsls	r3, r3, #2
 8005bca:	4413      	add	r3, r2
 8005bcc:	00db      	lsls	r3, r3, #3
 8005bce:	440b      	add	r3, r1
 8005bd0:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005bd8:	7bfa      	ldrb	r2, [r7, #15]
 8005bda:	6879      	ldr	r1, [r7, #4]
 8005bdc:	4613      	mov	r3, r2
 8005bde:	009b      	lsls	r3, r3, #2
 8005be0:	4413      	add	r3, r2
 8005be2:	00db      	lsls	r3, r3, #3
 8005be4:	440b      	add	r3, r1
 8005be6:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8005bea:	2200      	movs	r2, #0
 8005bec:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005bee:	7bfa      	ldrb	r2, [r7, #15]
 8005bf0:	6879      	ldr	r1, [r7, #4]
 8005bf2:	4613      	mov	r3, r2
 8005bf4:	009b      	lsls	r3, r3, #2
 8005bf6:	4413      	add	r3, r2
 8005bf8:	00db      	lsls	r3, r3, #3
 8005bfa:	440b      	add	r3, r1
 8005bfc:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8005c00:	2200      	movs	r2, #0
 8005c02:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005c04:	7bfa      	ldrb	r2, [r7, #15]
 8005c06:	6879      	ldr	r1, [r7, #4]
 8005c08:	4613      	mov	r3, r2
 8005c0a:	009b      	lsls	r3, r3, #2
 8005c0c:	4413      	add	r3, r2
 8005c0e:	00db      	lsls	r3, r3, #3
 8005c10:	440b      	add	r3, r1
 8005c12:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8005c16:	2200      	movs	r2, #0
 8005c18:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005c1a:	7bfb      	ldrb	r3, [r7, #15]
 8005c1c:	3301      	adds	r3, #1
 8005c1e:	73fb      	strb	r3, [r7, #15]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	791b      	ldrb	r3, [r3, #4]
 8005c24:	7bfa      	ldrb	r2, [r7, #15]
 8005c26:	429a      	cmp	r2, r3
 8005c28:	d3b5      	bcc.n	8005b96 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6818      	ldr	r0, [r3, #0]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	3304      	adds	r3, #4
 8005c32:	e893 0006 	ldmia.w	r3, {r1, r2}
 8005c36:	f004 f860 	bl	8009cfa <USB_DevInit>

  hpcd->USB_Address = 0U;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	7a9b      	ldrb	r3, [r3, #10]
 8005c4c:	2b01      	cmp	r3, #1
 8005c4e:	d102      	bne.n	8005c56 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005c50:	6878      	ldr	r0, [r7, #4]
 8005c52:	f001 fa26 	bl	80070a2 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8005c56:	2300      	movs	r3, #0
}
 8005c58:	4618      	mov	r0, r3
 8005c5a:	3710      	adds	r7, #16
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	bd80      	pop	{r7, pc}

08005c60 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b084      	sub	sp, #16
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f004 fe25 	bl	800a8bc <USB_ReadInterrupts>
 8005c72:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d003      	beq.n	8005c86 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f000 f983 	bl	8005f8a <PCD_EP_ISR_Handler>

    return;
 8005c84:	e110      	b.n	8005ea8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d013      	beq.n	8005cb8 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005c98:	b29a      	uxth	r2, r3
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ca2:	b292      	uxth	r2, r2
 8005ca4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8005ca8:	6878      	ldr	r0, [r7, #4]
 8005caa:	f000 f92c 	bl	8005f06 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8005cae:	2100      	movs	r1, #0
 8005cb0:	6878      	ldr	r0, [r7, #4]
 8005cb2:	f000 f946 	bl	8005f42 <HAL_PCD_SetAddress>

    return;
 8005cb6:	e0f7      	b.n	8005ea8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d00c      	beq.n	8005cdc <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005cca:	b29a      	uxth	r2, r3
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005cd4:	b292      	uxth	r2, r2
 8005cd6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8005cda:	e0e5      	b.n	8005ea8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d00c      	beq.n	8005d00 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005cee:	b29a      	uxth	r2, r3
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005cf8:	b292      	uxth	r2, r2
 8005cfa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8005cfe:	e0d3      	b.n	8005ea8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d034      	beq.n	8005d74 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005d12:	b29a      	uxth	r2, r3
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f022 0204 	bic.w	r2, r2, #4
 8005d1c:	b292      	uxth	r2, r2
 8005d1e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005d2a:	b29a      	uxth	r2, r3
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f022 0208 	bic.w	r2, r2, #8
 8005d34:	b292      	uxth	r2, r2
 8005d36:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8005d40:	2b01      	cmp	r3, #1
 8005d42:	d107      	bne.n	8005d54 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2200      	movs	r2, #0
 8005d48:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005d4c:	2100      	movs	r1, #0
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	f001 f9d1 	bl	80070f6 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8005d54:	6878      	ldr	r0, [r7, #4]
 8005d56:	f000 f8ea 	bl	8005f2e <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005d62:	b29a      	uxth	r2, r3
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005d6c:	b292      	uxth	r2, r2
 8005d6e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8005d72:	e099      	b.n	8005ea8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d027      	beq.n	8005dce <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005d86:	b29a      	uxth	r2, r3
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f042 0208 	orr.w	r2, r2, #8
 8005d90:	b292      	uxth	r2, r2
 8005d92:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005d9e:	b29a      	uxth	r2, r3
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005da8:	b292      	uxth	r2, r2
 8005daa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005db6:	b29a      	uxth	r2, r3
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f042 0204 	orr.w	r2, r2, #4
 8005dc0:	b292      	uxth	r2, r2
 8005dc2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8005dc6:	6878      	ldr	r0, [r7, #4]
 8005dc8:	f000 f8a7 	bl	8005f1a <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8005dcc:	e06c      	b.n	8005ea8 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d040      	beq.n	8005e5a <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005de0:	b29a      	uxth	r2, r3
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005dea:	b292      	uxth	r2, r2
 8005dec:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d12b      	bne.n	8005e52 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005e02:	b29a      	uxth	r2, r3
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f042 0204 	orr.w	r2, r2, #4
 8005e0c:	b292      	uxth	r2, r2
 8005e0e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005e1a:	b29a      	uxth	r2, r3
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f042 0208 	orr.w	r2, r2, #8
 8005e24:	b292      	uxth	r2, r2
 8005e26:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2201      	movs	r2, #1
 8005e2e:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8005e3a:	b29b      	uxth	r3, r3
 8005e3c:	089b      	lsrs	r3, r3, #2
 8005e3e:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8005e48:	2101      	movs	r1, #1
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f001 f953 	bl	80070f6 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8005e50:	e02a      	b.n	8005ea8 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8005e52:	6878      	ldr	r0, [r7, #4]
 8005e54:	f000 f861 	bl	8005f1a <HAL_PCD_SuspendCallback>
    return;
 8005e58:	e026      	b.n	8005ea8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d00f      	beq.n	8005e84 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005e6c:	b29a      	uxth	r2, r3
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005e76:	b292      	uxth	r2, r2
 8005e78:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8005e7c:	6878      	ldr	r0, [r7, #4]
 8005e7e:	f000 f838 	bl	8005ef2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8005e82:	e011      	b.n	8005ea8 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d00c      	beq.n	8005ea8 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005e96:	b29a      	uxth	r2, r3
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005ea0:	b292      	uxth	r2, r2
 8005ea2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8005ea6:	bf00      	nop
  }
}
 8005ea8:	3710      	adds	r7, #16
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}

08005eae <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8005eae:	b480      	push	{r7}
 8005eb0:	b083      	sub	sp, #12
 8005eb2:	af00      	add	r7, sp, #0
 8005eb4:	6078      	str	r0, [r7, #4]
 8005eb6:	460b      	mov	r3, r1
 8005eb8:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataOutStageCallback could be implemented in the user file
   */
}
 8005eba:	bf00      	nop
 8005ebc:	370c      	adds	r7, #12
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec4:	4770      	bx	lr

08005ec6 <HAL_PCD_DataInStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8005ec6:	b480      	push	{r7}
 8005ec8:	b083      	sub	sp, #12
 8005eca:	af00      	add	r7, sp, #0
 8005ecc:	6078      	str	r0, [r7, #4]
 8005ece:	460b      	mov	r3, r1
 8005ed0:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataInStageCallback could be implemented in the user file
   */
}
 8005ed2:	bf00      	nop
 8005ed4:	370c      	adds	r7, #12
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005edc:	4770      	bx	lr

08005ede <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8005ede:	b480      	push	{r7}
 8005ee0:	b083      	sub	sp, #12
 8005ee2:	af00      	add	r7, sp, #0
 8005ee4:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SetupStageCallback could be implemented in the user file
   */
}
 8005ee6:	bf00      	nop
 8005ee8:	370c      	adds	r7, #12
 8005eea:	46bd      	mov	sp, r7
 8005eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef0:	4770      	bx	lr

08005ef2 <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8005ef2:	b480      	push	{r7}
 8005ef4:	b083      	sub	sp, #12
 8005ef6:	af00      	add	r7, sp, #0
 8005ef8:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 8005efa:	bf00      	nop
 8005efc:	370c      	adds	r7, #12
 8005efe:	46bd      	mov	sp, r7
 8005f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f04:	4770      	bx	lr

08005f06 <HAL_PCD_ResetCallback>:
  * @brief  USB Reset callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 8005f06:	b480      	push	{r7}
 8005f08:	b083      	sub	sp, #12
 8005f0a:	af00      	add	r7, sp, #0
 8005f0c:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResetCallback could be implemented in the user file
   */
}
 8005f0e:	bf00      	nop
 8005f10:	370c      	adds	r7, #12
 8005f12:	46bd      	mov	sp, r7
 8005f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f18:	4770      	bx	lr

08005f1a <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8005f1a:	b480      	push	{r7}
 8005f1c:	b083      	sub	sp, #12
 8005f1e:	af00      	add	r7, sp, #0
 8005f20:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 8005f22:	bf00      	nop
 8005f24:	370c      	adds	r7, #12
 8005f26:	46bd      	mov	sp, r7
 8005f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2c:	4770      	bx	lr

08005f2e <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8005f2e:	b480      	push	{r7}
 8005f30:	b083      	sub	sp, #12
 8005f32:	af00      	add	r7, sp, #0
 8005f34:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 8005f36:	bf00      	nop
 8005f38:	370c      	adds	r7, #12
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f40:	4770      	bx	lr

08005f42 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005f42:	b580      	push	{r7, lr}
 8005f44:	b082      	sub	sp, #8
 8005f46:	af00      	add	r7, sp, #0
 8005f48:	6078      	str	r0, [r7, #4]
 8005f4a:	460b      	mov	r3, r1
 8005f4c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	d101      	bne.n	8005f5c <HAL_PCD_SetAddress+0x1a>
 8005f58:	2302      	movs	r3, #2
 8005f5a:	e012      	b.n	8005f82 <HAL_PCD_SetAddress+0x40>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2201      	movs	r2, #1
 8005f60:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	78fa      	ldrb	r2, [r7, #3]
 8005f68:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	78fa      	ldrb	r2, [r7, #3]
 8005f70:	4611      	mov	r1, r2
 8005f72:	4618      	mov	r0, r3
 8005f74:	f004 fc8e 	bl	800a894 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8005f80:	2300      	movs	r3, #0
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3708      	adds	r7, #8
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}

08005f8a <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8005f8a:	b580      	push	{r7, lr}
 8005f8c:	b092      	sub	sp, #72	@ 0x48
 8005f8e:	af00      	add	r7, sp, #0
 8005f90:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8005f92:	e333      	b.n	80065fc <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005f9c:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8005f9e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005fa0:	b2db      	uxtb	r3, r3
 8005fa2:	f003 030f 	and.w	r3, r3, #15
 8005fa6:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8005faa:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	f040 8108 	bne.w	80061c4 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8005fb4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005fb6:	f003 0310 	and.w	r3, r3, #16
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d14c      	bne.n	8006058 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	881b      	ldrh	r3, [r3, #0]
 8005fc4:	b29b      	uxth	r3, r3
 8005fc6:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8005fca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fce:	813b      	strh	r3, [r7, #8]
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681a      	ldr	r2, [r3, #0]
 8005fd4:	893b      	ldrh	r3, [r7, #8]
 8005fd6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005fda:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005fde:	b29b      	uxth	r3, r3
 8005fe0:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	3310      	adds	r3, #16
 8005fe6:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005ff0:	b29b      	uxth	r3, r3
 8005ff2:	461a      	mov	r2, r3
 8005ff4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ff6:	781b      	ldrb	r3, [r3, #0]
 8005ff8:	00db      	lsls	r3, r3, #3
 8005ffa:	4413      	add	r3, r2
 8005ffc:	687a      	ldr	r2, [r7, #4]
 8005ffe:	6812      	ldr	r2, [r2, #0]
 8006000:	4413      	add	r3, r2
 8006002:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006006:	881b      	ldrh	r3, [r3, #0]
 8006008:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800600c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800600e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8006010:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006012:	695a      	ldr	r2, [r3, #20]
 8006014:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006016:	69db      	ldr	r3, [r3, #28]
 8006018:	441a      	add	r2, r3
 800601a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800601c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800601e:	2100      	movs	r1, #0
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	f7ff ff50 	bl	8005ec6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	7b1b      	ldrb	r3, [r3, #12]
 800602a:	b2db      	uxtb	r3, r3
 800602c:	2b00      	cmp	r3, #0
 800602e:	f000 82e5 	beq.w	80065fc <PCD_EP_ISR_Handler+0x672>
 8006032:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006034:	699b      	ldr	r3, [r3, #24]
 8006036:	2b00      	cmp	r3, #0
 8006038:	f040 82e0 	bne.w	80065fc <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	7b1b      	ldrb	r3, [r3, #12]
 8006040:	b2db      	uxtb	r3, r3
 8006042:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006046:	b2da      	uxtb	r2, r3
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2200      	movs	r2, #0
 8006054:	731a      	strb	r2, [r3, #12]
 8006056:	e2d1      	b.n	80065fc <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800605e:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	881b      	ldrh	r3, [r3, #0]
 8006066:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8006068:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800606a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800606e:	2b00      	cmp	r3, #0
 8006070:	d032      	beq.n	80060d8 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800607a:	b29b      	uxth	r3, r3
 800607c:	461a      	mov	r2, r3
 800607e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006080:	781b      	ldrb	r3, [r3, #0]
 8006082:	00db      	lsls	r3, r3, #3
 8006084:	4413      	add	r3, r2
 8006086:	687a      	ldr	r2, [r7, #4]
 8006088:	6812      	ldr	r2, [r2, #0]
 800608a:	4413      	add	r3, r2
 800608c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006090:	881b      	ldrh	r3, [r3, #0]
 8006092:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006096:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006098:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6818      	ldr	r0, [r3, #0]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 80060a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060a6:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80060a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060aa:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80060ac:	b29b      	uxth	r3, r3
 80060ae:	f004 fc57 	bl	800a960 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	881b      	ldrh	r3, [r3, #0]
 80060b8:	b29a      	uxth	r2, r3
 80060ba:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80060be:	4013      	ands	r3, r2
 80060c0:	817b      	strh	r3, [r7, #10]
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	897a      	ldrh	r2, [r7, #10]
 80060c8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80060cc:	b292      	uxth	r2, r2
 80060ce:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	f7ff ff04 	bl	8005ede <HAL_PCD_SetupStageCallback>
 80060d6:	e291      	b.n	80065fc <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80060d8:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 80060dc:	2b00      	cmp	r3, #0
 80060de:	f280 828d 	bge.w	80065fc <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	881b      	ldrh	r3, [r3, #0]
 80060e8:	b29a      	uxth	r2, r3
 80060ea:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80060ee:	4013      	ands	r3, r2
 80060f0:	81fb      	strh	r3, [r7, #14]
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	89fa      	ldrh	r2, [r7, #14]
 80060f8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80060fc:	b292      	uxth	r2, r2
 80060fe:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006108:	b29b      	uxth	r3, r3
 800610a:	461a      	mov	r2, r3
 800610c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800610e:	781b      	ldrb	r3, [r3, #0]
 8006110:	00db      	lsls	r3, r3, #3
 8006112:	4413      	add	r3, r2
 8006114:	687a      	ldr	r2, [r7, #4]
 8006116:	6812      	ldr	r2, [r2, #0]
 8006118:	4413      	add	r3, r2
 800611a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800611e:	881b      	ldrh	r3, [r3, #0]
 8006120:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006124:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006126:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8006128:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800612a:	69db      	ldr	r3, [r3, #28]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d019      	beq.n	8006164 <PCD_EP_ISR_Handler+0x1da>
 8006130:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006132:	695b      	ldr	r3, [r3, #20]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d015      	beq.n	8006164 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6818      	ldr	r0, [r3, #0]
 800613c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800613e:	6959      	ldr	r1, [r3, #20]
 8006140:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006142:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8006144:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006146:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8006148:	b29b      	uxth	r3, r3
 800614a:	f004 fc09 	bl	800a960 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800614e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006150:	695a      	ldr	r2, [r3, #20]
 8006152:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006154:	69db      	ldr	r3, [r3, #28]
 8006156:	441a      	add	r2, r3
 8006158:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800615a:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800615c:	2100      	movs	r1, #0
 800615e:	6878      	ldr	r0, [r7, #4]
 8006160:	f7ff fea5 	bl	8005eae <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	881b      	ldrh	r3, [r3, #0]
 800616a:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800616c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800616e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006172:	2b00      	cmp	r3, #0
 8006174:	f040 8242 	bne.w	80065fc <PCD_EP_ISR_Handler+0x672>
 8006178:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800617a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800617e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006182:	f000 823b 	beq.w	80065fc <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	881b      	ldrh	r3, [r3, #0]
 800618c:	b29b      	uxth	r3, r3
 800618e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006192:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006196:	81bb      	strh	r3, [r7, #12]
 8006198:	89bb      	ldrh	r3, [r7, #12]
 800619a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800619e:	81bb      	strh	r3, [r7, #12]
 80061a0:	89bb      	ldrh	r3, [r7, #12]
 80061a2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80061a6:	81bb      	strh	r3, [r7, #12]
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681a      	ldr	r2, [r3, #0]
 80061ac:	89bb      	ldrh	r3, [r7, #12]
 80061ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80061b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80061b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80061ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80061be:	b29b      	uxth	r3, r3
 80061c0:	8013      	strh	r3, [r2, #0]
 80061c2:	e21b      	b.n	80065fc <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	461a      	mov	r2, r3
 80061ca:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80061ce:	009b      	lsls	r3, r3, #2
 80061d0:	4413      	add	r3, r2
 80061d2:	881b      	ldrh	r3, [r3, #0]
 80061d4:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80061d6:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 80061da:	2b00      	cmp	r3, #0
 80061dc:	f280 80f1 	bge.w	80063c2 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	461a      	mov	r2, r3
 80061e6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80061ea:	009b      	lsls	r3, r3, #2
 80061ec:	4413      	add	r3, r2
 80061ee:	881b      	ldrh	r3, [r3, #0]
 80061f0:	b29a      	uxth	r2, r3
 80061f2:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80061f6:	4013      	ands	r3, r2
 80061f8:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	461a      	mov	r2, r3
 8006200:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006204:	009b      	lsls	r3, r3, #2
 8006206:	4413      	add	r3, r2
 8006208:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800620a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800620e:	b292      	uxth	r2, r2
 8006210:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8006212:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8006216:	4613      	mov	r3, r2
 8006218:	009b      	lsls	r3, r3, #2
 800621a:	4413      	add	r3, r2
 800621c:	00db      	lsls	r3, r3, #3
 800621e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006222:	687a      	ldr	r2, [r7, #4]
 8006224:	4413      	add	r3, r2
 8006226:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8006228:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800622a:	7b1b      	ldrb	r3, [r3, #12]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d123      	bne.n	8006278 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006238:	b29b      	uxth	r3, r3
 800623a:	461a      	mov	r2, r3
 800623c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800623e:	781b      	ldrb	r3, [r3, #0]
 8006240:	00db      	lsls	r3, r3, #3
 8006242:	4413      	add	r3, r2
 8006244:	687a      	ldr	r2, [r7, #4]
 8006246:	6812      	ldr	r2, [r2, #0]
 8006248:	4413      	add	r3, r2
 800624a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800624e:	881b      	ldrh	r3, [r3, #0]
 8006250:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006254:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8006258:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800625c:	2b00      	cmp	r3, #0
 800625e:	f000 808b 	beq.w	8006378 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6818      	ldr	r0, [r3, #0]
 8006266:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006268:	6959      	ldr	r1, [r3, #20]
 800626a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800626c:	88da      	ldrh	r2, [r3, #6]
 800626e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006272:	f004 fb75 	bl	800a960 <USB_ReadPMA>
 8006276:	e07f      	b.n	8006378 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8006278:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800627a:	78db      	ldrb	r3, [r3, #3]
 800627c:	2b02      	cmp	r3, #2
 800627e:	d109      	bne.n	8006294 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8006280:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006282:	461a      	mov	r2, r3
 8006284:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006286:	6878      	ldr	r0, [r7, #4]
 8006288:	f000 f9c6 	bl	8006618 <HAL_PCD_EP_DB_Receive>
 800628c:	4603      	mov	r3, r0
 800628e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8006292:	e071      	b.n	8006378 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	461a      	mov	r2, r3
 800629a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800629c:	781b      	ldrb	r3, [r3, #0]
 800629e:	009b      	lsls	r3, r3, #2
 80062a0:	4413      	add	r3, r2
 80062a2:	881b      	ldrh	r3, [r3, #0]
 80062a4:	b29b      	uxth	r3, r3
 80062a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80062aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062ae:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	461a      	mov	r2, r3
 80062b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062b8:	781b      	ldrb	r3, [r3, #0]
 80062ba:	009b      	lsls	r3, r3, #2
 80062bc:	441a      	add	r2, r3
 80062be:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80062c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80062c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80062c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80062cc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80062d0:	b29b      	uxth	r3, r3
 80062d2:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	461a      	mov	r2, r3
 80062da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062dc:	781b      	ldrb	r3, [r3, #0]
 80062de:	009b      	lsls	r3, r3, #2
 80062e0:	4413      	add	r3, r2
 80062e2:	881b      	ldrh	r3, [r3, #0]
 80062e4:	b29b      	uxth	r3, r3
 80062e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d022      	beq.n	8006334 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80062f6:	b29b      	uxth	r3, r3
 80062f8:	461a      	mov	r2, r3
 80062fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062fc:	781b      	ldrb	r3, [r3, #0]
 80062fe:	00db      	lsls	r3, r3, #3
 8006300:	4413      	add	r3, r2
 8006302:	687a      	ldr	r2, [r7, #4]
 8006304:	6812      	ldr	r2, [r2, #0]
 8006306:	4413      	add	r3, r2
 8006308:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800630c:	881b      	ldrh	r3, [r3, #0]
 800630e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006312:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8006316:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800631a:	2b00      	cmp	r3, #0
 800631c:	d02c      	beq.n	8006378 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6818      	ldr	r0, [r3, #0]
 8006322:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006324:	6959      	ldr	r1, [r3, #20]
 8006326:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006328:	891a      	ldrh	r2, [r3, #8]
 800632a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800632e:	f004 fb17 	bl	800a960 <USB_ReadPMA>
 8006332:	e021      	b.n	8006378 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800633c:	b29b      	uxth	r3, r3
 800633e:	461a      	mov	r2, r3
 8006340:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006342:	781b      	ldrb	r3, [r3, #0]
 8006344:	00db      	lsls	r3, r3, #3
 8006346:	4413      	add	r3, r2
 8006348:	687a      	ldr	r2, [r7, #4]
 800634a:	6812      	ldr	r2, [r2, #0]
 800634c:	4413      	add	r3, r2
 800634e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006352:	881b      	ldrh	r3, [r3, #0]
 8006354:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006358:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800635c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006360:	2b00      	cmp	r3, #0
 8006362:	d009      	beq.n	8006378 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6818      	ldr	r0, [r3, #0]
 8006368:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800636a:	6959      	ldr	r1, [r3, #20]
 800636c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800636e:	895a      	ldrh	r2, [r3, #10]
 8006370:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006374:	f004 faf4 	bl	800a960 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8006378:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800637a:	69da      	ldr	r2, [r3, #28]
 800637c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006380:	441a      	add	r2, r3
 8006382:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006384:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8006386:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006388:	695a      	ldr	r2, [r3, #20]
 800638a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800638e:	441a      	add	r2, r3
 8006390:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006392:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8006394:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006396:	699b      	ldr	r3, [r3, #24]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d005      	beq.n	80063a8 <PCD_EP_ISR_Handler+0x41e>
 800639c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80063a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063a2:	691b      	ldr	r3, [r3, #16]
 80063a4:	429a      	cmp	r2, r3
 80063a6:	d206      	bcs.n	80063b6 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80063a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063aa:	781b      	ldrb	r3, [r3, #0]
 80063ac:	4619      	mov	r1, r3
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	f7ff fd7d 	bl	8005eae <HAL_PCD_DataOutStageCallback>
 80063b4:	e005      	b.n	80063c2 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80063bc:	4618      	mov	r0, r3
 80063be:	f003 fcba 	bl	8009d36 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80063c2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80063c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	f000 8117 	beq.w	80065fc <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 80063ce:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80063d2:	4613      	mov	r3, r2
 80063d4:	009b      	lsls	r3, r3, #2
 80063d6:	4413      	add	r3, r2
 80063d8:	00db      	lsls	r3, r3, #3
 80063da:	3310      	adds	r3, #16
 80063dc:	687a      	ldr	r2, [r7, #4]
 80063de:	4413      	add	r3, r2
 80063e0:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	461a      	mov	r2, r3
 80063e8:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80063ec:	009b      	lsls	r3, r3, #2
 80063ee:	4413      	add	r3, r2
 80063f0:	881b      	ldrh	r3, [r3, #0]
 80063f2:	b29b      	uxth	r3, r3
 80063f4:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80063f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063fc:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	461a      	mov	r2, r3
 8006404:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006408:	009b      	lsls	r3, r3, #2
 800640a:	441a      	add	r2, r3
 800640c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800640e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006412:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006416:	b29b      	uxth	r3, r3
 8006418:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800641a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800641c:	78db      	ldrb	r3, [r3, #3]
 800641e:	2b01      	cmp	r3, #1
 8006420:	f040 80a1 	bne.w	8006566 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8006424:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006426:	2200      	movs	r2, #0
 8006428:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800642a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800642c:	7b1b      	ldrb	r3, [r3, #12]
 800642e:	2b00      	cmp	r3, #0
 8006430:	f000 8092 	beq.w	8006558 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006434:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006436:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800643a:	2b00      	cmp	r3, #0
 800643c:	d046      	beq.n	80064cc <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800643e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006440:	785b      	ldrb	r3, [r3, #1]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d126      	bne.n	8006494 <PCD_EP_ISR_Handler+0x50a>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	617b      	str	r3, [r7, #20]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006454:	b29b      	uxth	r3, r3
 8006456:	461a      	mov	r2, r3
 8006458:	697b      	ldr	r3, [r7, #20]
 800645a:	4413      	add	r3, r2
 800645c:	617b      	str	r3, [r7, #20]
 800645e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006460:	781b      	ldrb	r3, [r3, #0]
 8006462:	00da      	lsls	r2, r3, #3
 8006464:	697b      	ldr	r3, [r7, #20]
 8006466:	4413      	add	r3, r2
 8006468:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800646c:	613b      	str	r3, [r7, #16]
 800646e:	693b      	ldr	r3, [r7, #16]
 8006470:	881b      	ldrh	r3, [r3, #0]
 8006472:	b29b      	uxth	r3, r3
 8006474:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006478:	b29a      	uxth	r2, r3
 800647a:	693b      	ldr	r3, [r7, #16]
 800647c:	801a      	strh	r2, [r3, #0]
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	881b      	ldrh	r3, [r3, #0]
 8006482:	b29b      	uxth	r3, r3
 8006484:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006488:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800648c:	b29a      	uxth	r2, r3
 800648e:	693b      	ldr	r3, [r7, #16]
 8006490:	801a      	strh	r2, [r3, #0]
 8006492:	e061      	b.n	8006558 <PCD_EP_ISR_Handler+0x5ce>
 8006494:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006496:	785b      	ldrb	r3, [r3, #1]
 8006498:	2b01      	cmp	r3, #1
 800649a:	d15d      	bne.n	8006558 <PCD_EP_ISR_Handler+0x5ce>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	61fb      	str	r3, [r7, #28]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80064aa:	b29b      	uxth	r3, r3
 80064ac:	461a      	mov	r2, r3
 80064ae:	69fb      	ldr	r3, [r7, #28]
 80064b0:	4413      	add	r3, r2
 80064b2:	61fb      	str	r3, [r7, #28]
 80064b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064b6:	781b      	ldrb	r3, [r3, #0]
 80064b8:	00da      	lsls	r2, r3, #3
 80064ba:	69fb      	ldr	r3, [r7, #28]
 80064bc:	4413      	add	r3, r2
 80064be:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80064c2:	61bb      	str	r3, [r7, #24]
 80064c4:	69bb      	ldr	r3, [r7, #24]
 80064c6:	2200      	movs	r2, #0
 80064c8:	801a      	strh	r2, [r3, #0]
 80064ca:	e045      	b.n	8006558 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80064d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064d4:	785b      	ldrb	r3, [r3, #1]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d126      	bne.n	8006528 <PCD_EP_ISR_Handler+0x59e>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	627b      	str	r3, [r7, #36]	@ 0x24
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80064e8:	b29b      	uxth	r3, r3
 80064ea:	461a      	mov	r2, r3
 80064ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ee:	4413      	add	r3, r2
 80064f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80064f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064f4:	781b      	ldrb	r3, [r3, #0]
 80064f6:	00da      	lsls	r2, r3, #3
 80064f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064fa:	4413      	add	r3, r2
 80064fc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006500:	623b      	str	r3, [r7, #32]
 8006502:	6a3b      	ldr	r3, [r7, #32]
 8006504:	881b      	ldrh	r3, [r3, #0]
 8006506:	b29b      	uxth	r3, r3
 8006508:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800650c:	b29a      	uxth	r2, r3
 800650e:	6a3b      	ldr	r3, [r7, #32]
 8006510:	801a      	strh	r2, [r3, #0]
 8006512:	6a3b      	ldr	r3, [r7, #32]
 8006514:	881b      	ldrh	r3, [r3, #0]
 8006516:	b29b      	uxth	r3, r3
 8006518:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800651c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006520:	b29a      	uxth	r2, r3
 8006522:	6a3b      	ldr	r3, [r7, #32]
 8006524:	801a      	strh	r2, [r3, #0]
 8006526:	e017      	b.n	8006558 <PCD_EP_ISR_Handler+0x5ce>
 8006528:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800652a:	785b      	ldrb	r3, [r3, #1]
 800652c:	2b01      	cmp	r3, #1
 800652e:	d113      	bne.n	8006558 <PCD_EP_ISR_Handler+0x5ce>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006538:	b29b      	uxth	r3, r3
 800653a:	461a      	mov	r2, r3
 800653c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800653e:	4413      	add	r3, r2
 8006540:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006542:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006544:	781b      	ldrb	r3, [r3, #0]
 8006546:	00da      	lsls	r2, r3, #3
 8006548:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800654a:	4413      	add	r3, r2
 800654c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006550:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006554:	2200      	movs	r2, #0
 8006556:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006558:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800655a:	781b      	ldrb	r3, [r3, #0]
 800655c:	4619      	mov	r1, r3
 800655e:	6878      	ldr	r0, [r7, #4]
 8006560:	f7ff fcb1 	bl	8005ec6 <HAL_PCD_DataInStageCallback>
 8006564:	e04a      	b.n	80065fc <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8006566:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006568:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800656c:	2b00      	cmp	r3, #0
 800656e:	d13f      	bne.n	80065f0 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006578:	b29b      	uxth	r3, r3
 800657a:	461a      	mov	r2, r3
 800657c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800657e:	781b      	ldrb	r3, [r3, #0]
 8006580:	00db      	lsls	r3, r3, #3
 8006582:	4413      	add	r3, r2
 8006584:	687a      	ldr	r2, [r7, #4]
 8006586:	6812      	ldr	r2, [r2, #0]
 8006588:	4413      	add	r3, r2
 800658a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800658e:	881b      	ldrh	r3, [r3, #0]
 8006590:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006594:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8006596:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006598:	699a      	ldr	r2, [r3, #24]
 800659a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800659c:	429a      	cmp	r2, r3
 800659e:	d906      	bls.n	80065ae <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 80065a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065a2:	699a      	ldr	r2, [r3, #24]
 80065a4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80065a6:	1ad2      	subs	r2, r2, r3
 80065a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065aa:	619a      	str	r2, [r3, #24]
 80065ac:	e002      	b.n	80065b4 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 80065ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065b0:	2200      	movs	r2, #0
 80065b2:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80065b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065b6:	699b      	ldr	r3, [r3, #24]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d106      	bne.n	80065ca <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80065bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065be:	781b      	ldrb	r3, [r3, #0]
 80065c0:	4619      	mov	r1, r3
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	f7ff fc7f 	bl	8005ec6 <HAL_PCD_DataInStageCallback>
 80065c8:	e018      	b.n	80065fc <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80065ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065cc:	695a      	ldr	r2, [r3, #20]
 80065ce:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80065d0:	441a      	add	r2, r3
 80065d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065d4:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80065d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065d8:	69da      	ldr	r2, [r3, #28]
 80065da:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80065dc:	441a      	add	r2, r3
 80065de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065e0:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80065e8:	4618      	mov	r0, r3
 80065ea:	f003 fba4 	bl	8009d36 <USB_EPStartXfer>
 80065ee:	e005      	b.n	80065fc <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80065f0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80065f2:	461a      	mov	r2, r3
 80065f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80065f6:	6878      	ldr	r0, [r7, #4]
 80065f8:	f000 f917 	bl	800682a <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006604:	b29b      	uxth	r3, r3
 8006606:	b21b      	sxth	r3, r3
 8006608:	2b00      	cmp	r3, #0
 800660a:	f6ff acc3 	blt.w	8005f94 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800660e:	2300      	movs	r3, #0
}
 8006610:	4618      	mov	r0, r3
 8006612:	3748      	adds	r7, #72	@ 0x48
 8006614:	46bd      	mov	sp, r7
 8006616:	bd80      	pop	{r7, pc}

08006618 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b088      	sub	sp, #32
 800661c:	af00      	add	r7, sp, #0
 800661e:	60f8      	str	r0, [r7, #12]
 8006620:	60b9      	str	r1, [r7, #8]
 8006622:	4613      	mov	r3, r2
 8006624:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006626:	88fb      	ldrh	r3, [r7, #6]
 8006628:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800662c:	2b00      	cmp	r3, #0
 800662e:	d07c      	beq.n	800672a <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006638:	b29b      	uxth	r3, r3
 800663a:	461a      	mov	r2, r3
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	781b      	ldrb	r3, [r3, #0]
 8006640:	00db      	lsls	r3, r3, #3
 8006642:	4413      	add	r3, r2
 8006644:	68fa      	ldr	r2, [r7, #12]
 8006646:	6812      	ldr	r2, [r2, #0]
 8006648:	4413      	add	r3, r2
 800664a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800664e:	881b      	ldrh	r3, [r3, #0]
 8006650:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006654:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	699a      	ldr	r2, [r3, #24]
 800665a:	8b7b      	ldrh	r3, [r7, #26]
 800665c:	429a      	cmp	r2, r3
 800665e:	d306      	bcc.n	800666e <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	699a      	ldr	r2, [r3, #24]
 8006664:	8b7b      	ldrh	r3, [r7, #26]
 8006666:	1ad2      	subs	r2, r2, r3
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	619a      	str	r2, [r3, #24]
 800666c:	e002      	b.n	8006674 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800666e:	68bb      	ldr	r3, [r7, #8]
 8006670:	2200      	movs	r2, #0
 8006672:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	699b      	ldr	r3, [r3, #24]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d123      	bne.n	80066c4 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	461a      	mov	r2, r3
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	781b      	ldrb	r3, [r3, #0]
 8006686:	009b      	lsls	r3, r3, #2
 8006688:	4413      	add	r3, r2
 800668a:	881b      	ldrh	r3, [r3, #0]
 800668c:	b29b      	uxth	r3, r3
 800668e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006692:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006696:	833b      	strh	r3, [r7, #24]
 8006698:	8b3b      	ldrh	r3, [r7, #24]
 800669a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800669e:	833b      	strh	r3, [r7, #24]
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	461a      	mov	r2, r3
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	781b      	ldrb	r3, [r3, #0]
 80066aa:	009b      	lsls	r3, r3, #2
 80066ac:	441a      	add	r2, r3
 80066ae:	8b3b      	ldrh	r3, [r7, #24]
 80066b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80066b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80066b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80066bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80066c0:	b29b      	uxth	r3, r3
 80066c2:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80066c4:	88fb      	ldrh	r3, [r7, #6]
 80066c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d01f      	beq.n	800670e <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	461a      	mov	r2, r3
 80066d4:	68bb      	ldr	r3, [r7, #8]
 80066d6:	781b      	ldrb	r3, [r3, #0]
 80066d8:	009b      	lsls	r3, r3, #2
 80066da:	4413      	add	r3, r2
 80066dc:	881b      	ldrh	r3, [r3, #0]
 80066de:	b29b      	uxth	r3, r3
 80066e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066e8:	82fb      	strh	r3, [r7, #22]
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	461a      	mov	r2, r3
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	781b      	ldrb	r3, [r3, #0]
 80066f4:	009b      	lsls	r3, r3, #2
 80066f6:	441a      	add	r2, r3
 80066f8:	8afb      	ldrh	r3, [r7, #22]
 80066fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80066fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006702:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006706:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800670a:	b29b      	uxth	r3, r3
 800670c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800670e:	8b7b      	ldrh	r3, [r7, #26]
 8006710:	2b00      	cmp	r3, #0
 8006712:	f000 8085 	beq.w	8006820 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	6818      	ldr	r0, [r3, #0]
 800671a:	68bb      	ldr	r3, [r7, #8]
 800671c:	6959      	ldr	r1, [r3, #20]
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	891a      	ldrh	r2, [r3, #8]
 8006722:	8b7b      	ldrh	r3, [r7, #26]
 8006724:	f004 f91c 	bl	800a960 <USB_ReadPMA>
 8006728:	e07a      	b.n	8006820 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006732:	b29b      	uxth	r3, r3
 8006734:	461a      	mov	r2, r3
 8006736:	68bb      	ldr	r3, [r7, #8]
 8006738:	781b      	ldrb	r3, [r3, #0]
 800673a:	00db      	lsls	r3, r3, #3
 800673c:	4413      	add	r3, r2
 800673e:	68fa      	ldr	r2, [r7, #12]
 8006740:	6812      	ldr	r2, [r2, #0]
 8006742:	4413      	add	r3, r2
 8006744:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006748:	881b      	ldrh	r3, [r3, #0]
 800674a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800674e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006750:	68bb      	ldr	r3, [r7, #8]
 8006752:	699a      	ldr	r2, [r3, #24]
 8006754:	8b7b      	ldrh	r3, [r7, #26]
 8006756:	429a      	cmp	r2, r3
 8006758:	d306      	bcc.n	8006768 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800675a:	68bb      	ldr	r3, [r7, #8]
 800675c:	699a      	ldr	r2, [r3, #24]
 800675e:	8b7b      	ldrh	r3, [r7, #26]
 8006760:	1ad2      	subs	r2, r2, r3
 8006762:	68bb      	ldr	r3, [r7, #8]
 8006764:	619a      	str	r2, [r3, #24]
 8006766:	e002      	b.n	800676e <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	2200      	movs	r2, #0
 800676c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800676e:	68bb      	ldr	r3, [r7, #8]
 8006770:	699b      	ldr	r3, [r3, #24]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d123      	bne.n	80067be <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	461a      	mov	r2, r3
 800677c:	68bb      	ldr	r3, [r7, #8]
 800677e:	781b      	ldrb	r3, [r3, #0]
 8006780:	009b      	lsls	r3, r3, #2
 8006782:	4413      	add	r3, r2
 8006784:	881b      	ldrh	r3, [r3, #0]
 8006786:	b29b      	uxth	r3, r3
 8006788:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800678c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006790:	83fb      	strh	r3, [r7, #30]
 8006792:	8bfb      	ldrh	r3, [r7, #30]
 8006794:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006798:	83fb      	strh	r3, [r7, #30]
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	461a      	mov	r2, r3
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	781b      	ldrb	r3, [r3, #0]
 80067a4:	009b      	lsls	r3, r3, #2
 80067a6:	441a      	add	r2, r3
 80067a8:	8bfb      	ldrh	r3, [r7, #30]
 80067aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80067ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80067b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80067b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80067ba:	b29b      	uxth	r3, r3
 80067bc:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80067be:	88fb      	ldrh	r3, [r7, #6]
 80067c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d11f      	bne.n	8006808 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	461a      	mov	r2, r3
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	781b      	ldrb	r3, [r3, #0]
 80067d2:	009b      	lsls	r3, r3, #2
 80067d4:	4413      	add	r3, r2
 80067d6:	881b      	ldrh	r3, [r3, #0]
 80067d8:	b29b      	uxth	r3, r3
 80067da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80067de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067e2:	83bb      	strh	r3, [r7, #28]
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	461a      	mov	r2, r3
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	781b      	ldrb	r3, [r3, #0]
 80067ee:	009b      	lsls	r3, r3, #2
 80067f0:	441a      	add	r2, r3
 80067f2:	8bbb      	ldrh	r3, [r7, #28]
 80067f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80067f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80067fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006800:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006804:	b29b      	uxth	r3, r3
 8006806:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006808:	8b7b      	ldrh	r3, [r7, #26]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d008      	beq.n	8006820 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	6818      	ldr	r0, [r3, #0]
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	6959      	ldr	r1, [r3, #20]
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	895a      	ldrh	r2, [r3, #10]
 800681a:	8b7b      	ldrh	r3, [r7, #26]
 800681c:	f004 f8a0 	bl	800a960 <USB_ReadPMA>
    }
  }

  return count;
 8006820:	8b7b      	ldrh	r3, [r7, #26]
}
 8006822:	4618      	mov	r0, r3
 8006824:	3720      	adds	r7, #32
 8006826:	46bd      	mov	sp, r7
 8006828:	bd80      	pop	{r7, pc}

0800682a <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800682a:	b580      	push	{r7, lr}
 800682c:	b0a6      	sub	sp, #152	@ 0x98
 800682e:	af00      	add	r7, sp, #0
 8006830:	60f8      	str	r0, [r7, #12]
 8006832:	60b9      	str	r1, [r7, #8]
 8006834:	4613      	mov	r3, r2
 8006836:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006838:	88fb      	ldrh	r3, [r7, #6]
 800683a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800683e:	2b00      	cmp	r3, #0
 8006840:	f000 81f7 	beq.w	8006c32 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800684c:	b29b      	uxth	r3, r3
 800684e:	461a      	mov	r2, r3
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	781b      	ldrb	r3, [r3, #0]
 8006854:	00db      	lsls	r3, r3, #3
 8006856:	4413      	add	r3, r2
 8006858:	68fa      	ldr	r2, [r7, #12]
 800685a:	6812      	ldr	r2, [r2, #0]
 800685c:	4413      	add	r3, r2
 800685e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006862:	881b      	ldrh	r3, [r3, #0]
 8006864:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006868:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	699a      	ldr	r2, [r3, #24]
 8006870:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006874:	429a      	cmp	r2, r3
 8006876:	d907      	bls.n	8006888 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	699a      	ldr	r2, [r3, #24]
 800687c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006880:	1ad2      	subs	r2, r2, r3
 8006882:	68bb      	ldr	r3, [r7, #8]
 8006884:	619a      	str	r2, [r3, #24]
 8006886:	e002      	b.n	800688e <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	2200      	movs	r2, #0
 800688c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800688e:	68bb      	ldr	r3, [r7, #8]
 8006890:	699b      	ldr	r3, [r3, #24]
 8006892:	2b00      	cmp	r3, #0
 8006894:	f040 80e1 	bne.w	8006a5a <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	785b      	ldrb	r3, [r3, #1]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d126      	bne.n	80068ee <HAL_PCD_EP_DB_Transmit+0xc4>
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80068ae:	b29b      	uxth	r3, r3
 80068b0:	461a      	mov	r2, r3
 80068b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068b4:	4413      	add	r3, r2
 80068b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	781b      	ldrb	r3, [r3, #0]
 80068bc:	00da      	lsls	r2, r3, #3
 80068be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068c0:	4413      	add	r3, r2
 80068c2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80068c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80068c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068ca:	881b      	ldrh	r3, [r3, #0]
 80068cc:	b29b      	uxth	r3, r3
 80068ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80068d2:	b29a      	uxth	r2, r3
 80068d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068d6:	801a      	strh	r2, [r3, #0]
 80068d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068da:	881b      	ldrh	r3, [r3, #0]
 80068dc:	b29b      	uxth	r3, r3
 80068de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80068e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80068e6:	b29a      	uxth	r2, r3
 80068e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068ea:	801a      	strh	r2, [r3, #0]
 80068ec:	e01a      	b.n	8006924 <HAL_PCD_EP_DB_Transmit+0xfa>
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	785b      	ldrb	r3, [r3, #1]
 80068f2:	2b01      	cmp	r3, #1
 80068f4:	d116      	bne.n	8006924 <HAL_PCD_EP_DB_Transmit+0xfa>
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006904:	b29b      	uxth	r3, r3
 8006906:	461a      	mov	r2, r3
 8006908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800690a:	4413      	add	r3, r2
 800690c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	781b      	ldrb	r3, [r3, #0]
 8006912:	00da      	lsls	r2, r3, #3
 8006914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006916:	4413      	add	r3, r2
 8006918:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800691c:	637b      	str	r3, [r7, #52]	@ 0x34
 800691e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006920:	2200      	movs	r2, #0
 8006922:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	62bb      	str	r3, [r7, #40]	@ 0x28
 800692a:	68bb      	ldr	r3, [r7, #8]
 800692c:	785b      	ldrb	r3, [r3, #1]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d126      	bne.n	8006980 <HAL_PCD_EP_DB_Transmit+0x156>
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	623b      	str	r3, [r7, #32]
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006940:	b29b      	uxth	r3, r3
 8006942:	461a      	mov	r2, r3
 8006944:	6a3b      	ldr	r3, [r7, #32]
 8006946:	4413      	add	r3, r2
 8006948:	623b      	str	r3, [r7, #32]
 800694a:	68bb      	ldr	r3, [r7, #8]
 800694c:	781b      	ldrb	r3, [r3, #0]
 800694e:	00da      	lsls	r2, r3, #3
 8006950:	6a3b      	ldr	r3, [r7, #32]
 8006952:	4413      	add	r3, r2
 8006954:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006958:	61fb      	str	r3, [r7, #28]
 800695a:	69fb      	ldr	r3, [r7, #28]
 800695c:	881b      	ldrh	r3, [r3, #0]
 800695e:	b29b      	uxth	r3, r3
 8006960:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006964:	b29a      	uxth	r2, r3
 8006966:	69fb      	ldr	r3, [r7, #28]
 8006968:	801a      	strh	r2, [r3, #0]
 800696a:	69fb      	ldr	r3, [r7, #28]
 800696c:	881b      	ldrh	r3, [r3, #0]
 800696e:	b29b      	uxth	r3, r3
 8006970:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006974:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006978:	b29a      	uxth	r2, r3
 800697a:	69fb      	ldr	r3, [r7, #28]
 800697c:	801a      	strh	r2, [r3, #0]
 800697e:	e017      	b.n	80069b0 <HAL_PCD_EP_DB_Transmit+0x186>
 8006980:	68bb      	ldr	r3, [r7, #8]
 8006982:	785b      	ldrb	r3, [r3, #1]
 8006984:	2b01      	cmp	r3, #1
 8006986:	d113      	bne.n	80069b0 <HAL_PCD_EP_DB_Transmit+0x186>
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006990:	b29b      	uxth	r3, r3
 8006992:	461a      	mov	r2, r3
 8006994:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006996:	4413      	add	r3, r2
 8006998:	62bb      	str	r3, [r7, #40]	@ 0x28
 800699a:	68bb      	ldr	r3, [r7, #8]
 800699c:	781b      	ldrb	r3, [r3, #0]
 800699e:	00da      	lsls	r2, r3, #3
 80069a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069a2:	4413      	add	r3, r2
 80069a4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80069a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80069aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ac:	2200      	movs	r2, #0
 80069ae:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	78db      	ldrb	r3, [r3, #3]
 80069b4:	2b02      	cmp	r3, #2
 80069b6:	d123      	bne.n	8006a00 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	461a      	mov	r2, r3
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	781b      	ldrb	r3, [r3, #0]
 80069c2:	009b      	lsls	r3, r3, #2
 80069c4:	4413      	add	r3, r2
 80069c6:	881b      	ldrh	r3, [r3, #0]
 80069c8:	b29b      	uxth	r3, r3
 80069ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069d2:	837b      	strh	r3, [r7, #26]
 80069d4:	8b7b      	ldrh	r3, [r7, #26]
 80069d6:	f083 0320 	eor.w	r3, r3, #32
 80069da:	837b      	strh	r3, [r7, #26]
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	461a      	mov	r2, r3
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	781b      	ldrb	r3, [r3, #0]
 80069e6:	009b      	lsls	r3, r3, #2
 80069e8:	441a      	add	r2, r3
 80069ea:	8b7b      	ldrh	r3, [r7, #26]
 80069ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80069f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80069f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80069f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069fc:	b29b      	uxth	r3, r3
 80069fe:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	781b      	ldrb	r3, [r3, #0]
 8006a04:	4619      	mov	r1, r3
 8006a06:	68f8      	ldr	r0, [r7, #12]
 8006a08:	f7ff fa5d 	bl	8005ec6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006a0c:	88fb      	ldrh	r3, [r7, #6]
 8006a0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d01f      	beq.n	8006a56 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	461a      	mov	r2, r3
 8006a1c:	68bb      	ldr	r3, [r7, #8]
 8006a1e:	781b      	ldrb	r3, [r3, #0]
 8006a20:	009b      	lsls	r3, r3, #2
 8006a22:	4413      	add	r3, r2
 8006a24:	881b      	ldrh	r3, [r3, #0]
 8006a26:	b29b      	uxth	r3, r3
 8006a28:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a30:	833b      	strh	r3, [r7, #24]
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	461a      	mov	r2, r3
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	781b      	ldrb	r3, [r3, #0]
 8006a3c:	009b      	lsls	r3, r3, #2
 8006a3e:	441a      	add	r2, r3
 8006a40:	8b3b      	ldrh	r3, [r7, #24]
 8006a42:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a46:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a4a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006a4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a52:	b29b      	uxth	r3, r3
 8006a54:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8006a56:	2300      	movs	r3, #0
 8006a58:	e31f      	b.n	800709a <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006a5a:	88fb      	ldrh	r3, [r7, #6]
 8006a5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d021      	beq.n	8006aa8 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	461a      	mov	r2, r3
 8006a6a:	68bb      	ldr	r3, [r7, #8]
 8006a6c:	781b      	ldrb	r3, [r3, #0]
 8006a6e:	009b      	lsls	r3, r3, #2
 8006a70:	4413      	add	r3, r2
 8006a72:	881b      	ldrh	r3, [r3, #0]
 8006a74:	b29b      	uxth	r3, r3
 8006a76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a7e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	461a      	mov	r2, r3
 8006a88:	68bb      	ldr	r3, [r7, #8]
 8006a8a:	781b      	ldrb	r3, [r3, #0]
 8006a8c:	009b      	lsls	r3, r3, #2
 8006a8e:	441a      	add	r2, r3
 8006a90:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8006a94:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a98:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a9c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006aa0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006aa4:	b29b      	uxth	r3, r3
 8006aa6:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006aae:	2b01      	cmp	r3, #1
 8006ab0:	f040 82ca 	bne.w	8007048 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	695a      	ldr	r2, [r3, #20]
 8006ab8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006abc:	441a      	add	r2, r3
 8006abe:	68bb      	ldr	r3, [r7, #8]
 8006ac0:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	69da      	ldr	r2, [r3, #28]
 8006ac6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006aca:	441a      	add	r2, r3
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	6a1a      	ldr	r2, [r3, #32]
 8006ad4:	68bb      	ldr	r3, [r7, #8]
 8006ad6:	691b      	ldr	r3, [r3, #16]
 8006ad8:	429a      	cmp	r2, r3
 8006ada:	d309      	bcc.n	8006af0 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	691b      	ldr	r3, [r3, #16]
 8006ae0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	6a1a      	ldr	r2, [r3, #32]
 8006ae6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006ae8:	1ad2      	subs	r2, r2, r3
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	621a      	str	r2, [r3, #32]
 8006aee:	e015      	b.n	8006b1c <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	6a1b      	ldr	r3, [r3, #32]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d107      	bne.n	8006b08 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8006af8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006afc:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8006afe:	68bb      	ldr	r3, [r7, #8]
 8006b00:	2200      	movs	r2, #0
 8006b02:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8006b06:	e009      	b.n	8006b1c <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	6a1b      	ldr	r3, [r3, #32]
 8006b14:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	785b      	ldrb	r3, [r3, #1]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d15f      	bne.n	8006be4 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	643b      	str	r3, [r7, #64]	@ 0x40
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006b32:	b29b      	uxth	r3, r3
 8006b34:	461a      	mov	r2, r3
 8006b36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b38:	4413      	add	r3, r2
 8006b3a:	643b      	str	r3, [r7, #64]	@ 0x40
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	781b      	ldrb	r3, [r3, #0]
 8006b40:	00da      	lsls	r2, r3, #3
 8006b42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b44:	4413      	add	r3, r2
 8006b46:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006b4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b4e:	881b      	ldrh	r3, [r3, #0]
 8006b50:	b29b      	uxth	r3, r3
 8006b52:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006b56:	b29a      	uxth	r2, r3
 8006b58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b5a:	801a      	strh	r2, [r3, #0]
 8006b5c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d10a      	bne.n	8006b78 <HAL_PCD_EP_DB_Transmit+0x34e>
 8006b62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b64:	881b      	ldrh	r3, [r3, #0]
 8006b66:	b29b      	uxth	r3, r3
 8006b68:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b6c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b70:	b29a      	uxth	r2, r3
 8006b72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b74:	801a      	strh	r2, [r3, #0]
 8006b76:	e051      	b.n	8006c1c <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006b78:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006b7a:	2b3e      	cmp	r3, #62	@ 0x3e
 8006b7c:	d816      	bhi.n	8006bac <HAL_PCD_EP_DB_Transmit+0x382>
 8006b7e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006b80:	085b      	lsrs	r3, r3, #1
 8006b82:	653b      	str	r3, [r7, #80]	@ 0x50
 8006b84:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006b86:	f003 0301 	and.w	r3, r3, #1
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d002      	beq.n	8006b94 <HAL_PCD_EP_DB_Transmit+0x36a>
 8006b8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b90:	3301      	adds	r3, #1
 8006b92:	653b      	str	r3, [r7, #80]	@ 0x50
 8006b94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b96:	881b      	ldrh	r3, [r3, #0]
 8006b98:	b29a      	uxth	r2, r3
 8006b9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b9c:	b29b      	uxth	r3, r3
 8006b9e:	029b      	lsls	r3, r3, #10
 8006ba0:	b29b      	uxth	r3, r3
 8006ba2:	4313      	orrs	r3, r2
 8006ba4:	b29a      	uxth	r2, r3
 8006ba6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ba8:	801a      	strh	r2, [r3, #0]
 8006baa:	e037      	b.n	8006c1c <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006bac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006bae:	095b      	lsrs	r3, r3, #5
 8006bb0:	653b      	str	r3, [r7, #80]	@ 0x50
 8006bb2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006bb4:	f003 031f 	and.w	r3, r3, #31
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d102      	bne.n	8006bc2 <HAL_PCD_EP_DB_Transmit+0x398>
 8006bbc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006bbe:	3b01      	subs	r3, #1
 8006bc0:	653b      	str	r3, [r7, #80]	@ 0x50
 8006bc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bc4:	881b      	ldrh	r3, [r3, #0]
 8006bc6:	b29a      	uxth	r2, r3
 8006bc8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006bca:	b29b      	uxth	r3, r3
 8006bcc:	029b      	lsls	r3, r3, #10
 8006bce:	b29b      	uxth	r3, r3
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	b29b      	uxth	r3, r3
 8006bd4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006bd8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006bdc:	b29a      	uxth	r2, r3
 8006bde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006be0:	801a      	strh	r2, [r3, #0]
 8006be2:	e01b      	b.n	8006c1c <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006be4:	68bb      	ldr	r3, [r7, #8]
 8006be6:	785b      	ldrb	r3, [r3, #1]
 8006be8:	2b01      	cmp	r3, #1
 8006bea:	d117      	bne.n	8006c1c <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006bfa:	b29b      	uxth	r3, r3
 8006bfc:	461a      	mov	r2, r3
 8006bfe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c00:	4413      	add	r3, r2
 8006c02:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	781b      	ldrb	r3, [r3, #0]
 8006c08:	00da      	lsls	r2, r3, #3
 8006c0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c0c:	4413      	add	r3, r2
 8006c0e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006c12:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c14:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006c16:	b29a      	uxth	r2, r3
 8006c18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c1a:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	6818      	ldr	r0, [r3, #0]
 8006c20:	68bb      	ldr	r3, [r7, #8]
 8006c22:	6959      	ldr	r1, [r3, #20]
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	891a      	ldrh	r2, [r3, #8]
 8006c28:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006c2a:	b29b      	uxth	r3, r3
 8006c2c:	f003 fe56 	bl	800a8dc <USB_WritePMA>
 8006c30:	e20a      	b.n	8007048 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c3a:	b29b      	uxth	r3, r3
 8006c3c:	461a      	mov	r2, r3
 8006c3e:	68bb      	ldr	r3, [r7, #8]
 8006c40:	781b      	ldrb	r3, [r3, #0]
 8006c42:	00db      	lsls	r3, r3, #3
 8006c44:	4413      	add	r3, r2
 8006c46:	68fa      	ldr	r2, [r7, #12]
 8006c48:	6812      	ldr	r2, [r2, #0]
 8006c4a:	4413      	add	r3, r2
 8006c4c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006c50:	881b      	ldrh	r3, [r3, #0]
 8006c52:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006c56:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	699a      	ldr	r2, [r3, #24]
 8006c5e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006c62:	429a      	cmp	r2, r3
 8006c64:	d307      	bcc.n	8006c76 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	699a      	ldr	r2, [r3, #24]
 8006c6a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006c6e:	1ad2      	subs	r2, r2, r3
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	619a      	str	r2, [r3, #24]
 8006c74:	e002      	b.n	8006c7c <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	2200      	movs	r2, #0
 8006c7a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	699b      	ldr	r3, [r3, #24]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	f040 80f6 	bne.w	8006e72 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006c86:	68bb      	ldr	r3, [r7, #8]
 8006c88:	785b      	ldrb	r3, [r3, #1]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d126      	bne.n	8006cdc <HAL_PCD_EP_DB_Transmit+0x4b2>
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	677b      	str	r3, [r7, #116]	@ 0x74
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c9c:	b29b      	uxth	r3, r3
 8006c9e:	461a      	mov	r2, r3
 8006ca0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006ca2:	4413      	add	r3, r2
 8006ca4:	677b      	str	r3, [r7, #116]	@ 0x74
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	781b      	ldrb	r3, [r3, #0]
 8006caa:	00da      	lsls	r2, r3, #3
 8006cac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006cae:	4413      	add	r3, r2
 8006cb0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006cb4:	673b      	str	r3, [r7, #112]	@ 0x70
 8006cb6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006cb8:	881b      	ldrh	r3, [r3, #0]
 8006cba:	b29b      	uxth	r3, r3
 8006cbc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006cc0:	b29a      	uxth	r2, r3
 8006cc2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006cc4:	801a      	strh	r2, [r3, #0]
 8006cc6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006cc8:	881b      	ldrh	r3, [r3, #0]
 8006cca:	b29b      	uxth	r3, r3
 8006ccc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006cd0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006cd4:	b29a      	uxth	r2, r3
 8006cd6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006cd8:	801a      	strh	r2, [r3, #0]
 8006cda:	e01a      	b.n	8006d12 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	785b      	ldrb	r3, [r3, #1]
 8006ce0:	2b01      	cmp	r3, #1
 8006ce2:	d116      	bne.n	8006d12 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006cf2:	b29b      	uxth	r3, r3
 8006cf4:	461a      	mov	r2, r3
 8006cf6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006cf8:	4413      	add	r3, r2
 8006cfa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	781b      	ldrb	r3, [r3, #0]
 8006d00:	00da      	lsls	r2, r3, #3
 8006d02:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006d04:	4413      	add	r3, r2
 8006d06:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006d0a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006d0c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006d0e:	2200      	movs	r2, #0
 8006d10:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	785b      	ldrb	r3, [r3, #1]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d12f      	bne.n	8006d82 <HAL_PCD_EP_DB_Transmit+0x558>
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d32:	b29b      	uxth	r3, r3
 8006d34:	461a      	mov	r2, r3
 8006d36:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d3a:	4413      	add	r3, r2
 8006d3c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	781b      	ldrb	r3, [r3, #0]
 8006d44:	00da      	lsls	r2, r3, #3
 8006d46:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d4a:	4413      	add	r3, r2
 8006d4c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006d50:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006d54:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006d58:	881b      	ldrh	r3, [r3, #0]
 8006d5a:	b29b      	uxth	r3, r3
 8006d5c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006d60:	b29a      	uxth	r2, r3
 8006d62:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006d66:	801a      	strh	r2, [r3, #0]
 8006d68:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006d6c:	881b      	ldrh	r3, [r3, #0]
 8006d6e:	b29b      	uxth	r3, r3
 8006d70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d78:	b29a      	uxth	r2, r3
 8006d7a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006d7e:	801a      	strh	r2, [r3, #0]
 8006d80:	e01c      	b.n	8006dbc <HAL_PCD_EP_DB_Transmit+0x592>
 8006d82:	68bb      	ldr	r3, [r7, #8]
 8006d84:	785b      	ldrb	r3, [r3, #1]
 8006d86:	2b01      	cmp	r3, #1
 8006d88:	d118      	bne.n	8006dbc <HAL_PCD_EP_DB_Transmit+0x592>
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d92:	b29b      	uxth	r3, r3
 8006d94:	461a      	mov	r2, r3
 8006d96:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006d9a:	4413      	add	r3, r2
 8006d9c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006da0:	68bb      	ldr	r3, [r7, #8]
 8006da2:	781b      	ldrb	r3, [r3, #0]
 8006da4:	00da      	lsls	r2, r3, #3
 8006da6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006daa:	4413      	add	r3, r2
 8006dac:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006db0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006db4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006db8:	2200      	movs	r2, #0
 8006dba:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	78db      	ldrb	r3, [r3, #3]
 8006dc0:	2b02      	cmp	r3, #2
 8006dc2:	d127      	bne.n	8006e14 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	461a      	mov	r2, r3
 8006dca:	68bb      	ldr	r3, [r7, #8]
 8006dcc:	781b      	ldrb	r3, [r3, #0]
 8006dce:	009b      	lsls	r3, r3, #2
 8006dd0:	4413      	add	r3, r2
 8006dd2:	881b      	ldrh	r3, [r3, #0]
 8006dd4:	b29b      	uxth	r3, r3
 8006dd6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006dda:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006dde:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8006de2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006de6:	f083 0320 	eor.w	r3, r3, #32
 8006dea:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	461a      	mov	r2, r3
 8006df4:	68bb      	ldr	r3, [r7, #8]
 8006df6:	781b      	ldrb	r3, [r3, #0]
 8006df8:	009b      	lsls	r3, r3, #2
 8006dfa:	441a      	add	r2, r3
 8006dfc:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006e00:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e04:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e08:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e10:	b29b      	uxth	r3, r3
 8006e12:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	781b      	ldrb	r3, [r3, #0]
 8006e18:	4619      	mov	r1, r3
 8006e1a:	68f8      	ldr	r0, [r7, #12]
 8006e1c:	f7ff f853 	bl	8005ec6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006e20:	88fb      	ldrh	r3, [r7, #6]
 8006e22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d121      	bne.n	8006e6e <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	461a      	mov	r2, r3
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	781b      	ldrb	r3, [r3, #0]
 8006e34:	009b      	lsls	r3, r3, #2
 8006e36:	4413      	add	r3, r2
 8006e38:	881b      	ldrh	r3, [r3, #0]
 8006e3a:	b29b      	uxth	r3, r3
 8006e3c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e44:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	461a      	mov	r2, r3
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	781b      	ldrb	r3, [r3, #0]
 8006e52:	009b      	lsls	r3, r3, #2
 8006e54:	441a      	add	r2, r3
 8006e56:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8006e5a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e5e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e62:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006e66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e6a:	b29b      	uxth	r3, r3
 8006e6c:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8006e6e:	2300      	movs	r3, #0
 8006e70:	e113      	b.n	800709a <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006e72:	88fb      	ldrh	r3, [r7, #6]
 8006e74:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d121      	bne.n	8006ec0 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	461a      	mov	r2, r3
 8006e82:	68bb      	ldr	r3, [r7, #8]
 8006e84:	781b      	ldrb	r3, [r3, #0]
 8006e86:	009b      	lsls	r3, r3, #2
 8006e88:	4413      	add	r3, r2
 8006e8a:	881b      	ldrh	r3, [r3, #0]
 8006e8c:	b29b      	uxth	r3, r3
 8006e8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e96:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	461a      	mov	r2, r3
 8006ea0:	68bb      	ldr	r3, [r7, #8]
 8006ea2:	781b      	ldrb	r3, [r3, #0]
 8006ea4:	009b      	lsls	r3, r3, #2
 8006ea6:	441a      	add	r2, r3
 8006ea8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8006eac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006eb0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006eb4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006eb8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ebc:	b29b      	uxth	r3, r3
 8006ebe:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8006ec0:	68bb      	ldr	r3, [r7, #8]
 8006ec2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006ec6:	2b01      	cmp	r3, #1
 8006ec8:	f040 80be 	bne.w	8007048 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	695a      	ldr	r2, [r3, #20]
 8006ed0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006ed4:	441a      	add	r2, r3
 8006ed6:	68bb      	ldr	r3, [r7, #8]
 8006ed8:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8006eda:	68bb      	ldr	r3, [r7, #8]
 8006edc:	69da      	ldr	r2, [r3, #28]
 8006ede:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006ee2:	441a      	add	r2, r3
 8006ee4:	68bb      	ldr	r3, [r7, #8]
 8006ee6:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	6a1a      	ldr	r2, [r3, #32]
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	691b      	ldr	r3, [r3, #16]
 8006ef0:	429a      	cmp	r2, r3
 8006ef2:	d309      	bcc.n	8006f08 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8006ef4:	68bb      	ldr	r3, [r7, #8]
 8006ef6:	691b      	ldr	r3, [r3, #16]
 8006ef8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8006efa:	68bb      	ldr	r3, [r7, #8]
 8006efc:	6a1a      	ldr	r2, [r3, #32]
 8006efe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006f00:	1ad2      	subs	r2, r2, r3
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	621a      	str	r2, [r3, #32]
 8006f06:	e015      	b.n	8006f34 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	6a1b      	ldr	r3, [r3, #32]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d107      	bne.n	8006f20 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8006f10:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006f14:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	2200      	movs	r2, #0
 8006f1a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8006f1e:	e009      	b.n	8006f34 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8006f20:	68bb      	ldr	r3, [r7, #8]
 8006f22:	6a1b      	ldr	r3, [r3, #32]
 8006f24:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	2200      	movs	r2, #0
 8006f2a:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	2200      	movs	r2, #0
 8006f30:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006f3a:	68bb      	ldr	r3, [r7, #8]
 8006f3c:	785b      	ldrb	r3, [r3, #1]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d15f      	bne.n	8007002 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f50:	b29b      	uxth	r3, r3
 8006f52:	461a      	mov	r2, r3
 8006f54:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006f56:	4413      	add	r3, r2
 8006f58:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	781b      	ldrb	r3, [r3, #0]
 8006f5e:	00da      	lsls	r2, r3, #3
 8006f60:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006f62:	4413      	add	r3, r2
 8006f64:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006f68:	667b      	str	r3, [r7, #100]	@ 0x64
 8006f6a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006f6c:	881b      	ldrh	r3, [r3, #0]
 8006f6e:	b29b      	uxth	r3, r3
 8006f70:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f74:	b29a      	uxth	r2, r3
 8006f76:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006f78:	801a      	strh	r2, [r3, #0]
 8006f7a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d10a      	bne.n	8006f96 <HAL_PCD_EP_DB_Transmit+0x76c>
 8006f80:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006f82:	881b      	ldrh	r3, [r3, #0]
 8006f84:	b29b      	uxth	r3, r3
 8006f86:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f8a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f8e:	b29a      	uxth	r2, r3
 8006f90:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006f92:	801a      	strh	r2, [r3, #0]
 8006f94:	e04e      	b.n	8007034 <HAL_PCD_EP_DB_Transmit+0x80a>
 8006f96:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006f98:	2b3e      	cmp	r3, #62	@ 0x3e
 8006f9a:	d816      	bhi.n	8006fca <HAL_PCD_EP_DB_Transmit+0x7a0>
 8006f9c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006f9e:	085b      	lsrs	r3, r3, #1
 8006fa0:	663b      	str	r3, [r7, #96]	@ 0x60
 8006fa2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006fa4:	f003 0301 	and.w	r3, r3, #1
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d002      	beq.n	8006fb2 <HAL_PCD_EP_DB_Transmit+0x788>
 8006fac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006fae:	3301      	adds	r3, #1
 8006fb0:	663b      	str	r3, [r7, #96]	@ 0x60
 8006fb2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006fb4:	881b      	ldrh	r3, [r3, #0]
 8006fb6:	b29a      	uxth	r2, r3
 8006fb8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006fba:	b29b      	uxth	r3, r3
 8006fbc:	029b      	lsls	r3, r3, #10
 8006fbe:	b29b      	uxth	r3, r3
 8006fc0:	4313      	orrs	r3, r2
 8006fc2:	b29a      	uxth	r2, r3
 8006fc4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006fc6:	801a      	strh	r2, [r3, #0]
 8006fc8:	e034      	b.n	8007034 <HAL_PCD_EP_DB_Transmit+0x80a>
 8006fca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006fcc:	095b      	lsrs	r3, r3, #5
 8006fce:	663b      	str	r3, [r7, #96]	@ 0x60
 8006fd0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006fd2:	f003 031f 	and.w	r3, r3, #31
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d102      	bne.n	8006fe0 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8006fda:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006fdc:	3b01      	subs	r3, #1
 8006fde:	663b      	str	r3, [r7, #96]	@ 0x60
 8006fe0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006fe2:	881b      	ldrh	r3, [r3, #0]
 8006fe4:	b29a      	uxth	r2, r3
 8006fe6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006fe8:	b29b      	uxth	r3, r3
 8006fea:	029b      	lsls	r3, r3, #10
 8006fec:	b29b      	uxth	r3, r3
 8006fee:	4313      	orrs	r3, r2
 8006ff0:	b29b      	uxth	r3, r3
 8006ff2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ff6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ffa:	b29a      	uxth	r2, r3
 8006ffc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ffe:	801a      	strh	r2, [r3, #0]
 8007000:	e018      	b.n	8007034 <HAL_PCD_EP_DB_Transmit+0x80a>
 8007002:	68bb      	ldr	r3, [r7, #8]
 8007004:	785b      	ldrb	r3, [r3, #1]
 8007006:	2b01      	cmp	r3, #1
 8007008:	d114      	bne.n	8007034 <HAL_PCD_EP_DB_Transmit+0x80a>
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007012:	b29b      	uxth	r3, r3
 8007014:	461a      	mov	r2, r3
 8007016:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007018:	4413      	add	r3, r2
 800701a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800701c:	68bb      	ldr	r3, [r7, #8]
 800701e:	781b      	ldrb	r3, [r3, #0]
 8007020:	00da      	lsls	r2, r3, #3
 8007022:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007024:	4413      	add	r3, r2
 8007026:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800702a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800702c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800702e:	b29a      	uxth	r2, r3
 8007030:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007032:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	6818      	ldr	r0, [r3, #0]
 8007038:	68bb      	ldr	r3, [r7, #8]
 800703a:	6959      	ldr	r1, [r3, #20]
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	895a      	ldrh	r2, [r3, #10]
 8007040:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007042:	b29b      	uxth	r3, r3
 8007044:	f003 fc4a 	bl	800a8dc <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	461a      	mov	r2, r3
 800704e:	68bb      	ldr	r3, [r7, #8]
 8007050:	781b      	ldrb	r3, [r3, #0]
 8007052:	009b      	lsls	r3, r3, #2
 8007054:	4413      	add	r3, r2
 8007056:	881b      	ldrh	r3, [r3, #0]
 8007058:	b29b      	uxth	r3, r3
 800705a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800705e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007062:	82fb      	strh	r3, [r7, #22]
 8007064:	8afb      	ldrh	r3, [r7, #22]
 8007066:	f083 0310 	eor.w	r3, r3, #16
 800706a:	82fb      	strh	r3, [r7, #22]
 800706c:	8afb      	ldrh	r3, [r7, #22]
 800706e:	f083 0320 	eor.w	r3, r3, #32
 8007072:	82fb      	strh	r3, [r7, #22]
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	461a      	mov	r2, r3
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	781b      	ldrb	r3, [r3, #0]
 800707e:	009b      	lsls	r3, r3, #2
 8007080:	441a      	add	r2, r3
 8007082:	8afb      	ldrh	r3, [r7, #22]
 8007084:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007088:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800708c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007090:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007094:	b29b      	uxth	r3, r3
 8007096:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8007098:	2300      	movs	r3, #0
}
 800709a:	4618      	mov	r0, r3
 800709c:	3798      	adds	r7, #152	@ 0x98
 800709e:	46bd      	mov	sp, r7
 80070a0:	bd80      	pop	{r7, pc}

080070a2 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80070a2:	b480      	push	{r7}
 80070a4:	b085      	sub	sp, #20
 80070a6:	af00      	add	r7, sp, #0
 80070a8:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2201      	movs	r2, #1
 80070b4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2200      	movs	r2, #0
 80070bc:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80070c6:	b29b      	uxth	r3, r3
 80070c8:	f043 0301 	orr.w	r3, r3, #1
 80070cc:	b29a      	uxth	r2, r3
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80070da:	b29b      	uxth	r3, r3
 80070dc:	f043 0302 	orr.w	r3, r3, #2
 80070e0:	b29a      	uxth	r2, r3
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80070e8:	2300      	movs	r3, #0
}
 80070ea:	4618      	mov	r0, r3
 80070ec:	3714      	adds	r7, #20
 80070ee:	46bd      	mov	sp, r7
 80070f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f4:	4770      	bx	lr

080070f6 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80070f6:	b480      	push	{r7}
 80070f8:	b083      	sub	sp, #12
 80070fa:	af00      	add	r7, sp, #0
 80070fc:	6078      	str	r0, [r7, #4]
 80070fe:	460b      	mov	r3, r1
 8007100:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8007102:	bf00      	nop
 8007104:	370c      	adds	r7, #12
 8007106:	46bd      	mov	sp, r7
 8007108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710c:	4770      	bx	lr
	...

08007110 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007110:	b480      	push	{r7}
 8007112:	b085      	sub	sp, #20
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2b00      	cmp	r3, #0
 800711c:	d141      	bne.n	80071a2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800711e:	4b4b      	ldr	r3, [pc, #300]	@ (800724c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007126:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800712a:	d131      	bne.n	8007190 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800712c:	4b47      	ldr	r3, [pc, #284]	@ (800724c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800712e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007132:	4a46      	ldr	r2, [pc, #280]	@ (800724c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007134:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007138:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800713c:	4b43      	ldr	r3, [pc, #268]	@ (800724c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007144:	4a41      	ldr	r2, [pc, #260]	@ (800724c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007146:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800714a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800714c:	4b40      	ldr	r3, [pc, #256]	@ (8007250 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	2232      	movs	r2, #50	@ 0x32
 8007152:	fb02 f303 	mul.w	r3, r2, r3
 8007156:	4a3f      	ldr	r2, [pc, #252]	@ (8007254 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007158:	fba2 2303 	umull	r2, r3, r2, r3
 800715c:	0c9b      	lsrs	r3, r3, #18
 800715e:	3301      	adds	r3, #1
 8007160:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007162:	e002      	b.n	800716a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	3b01      	subs	r3, #1
 8007168:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800716a:	4b38      	ldr	r3, [pc, #224]	@ (800724c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800716c:	695b      	ldr	r3, [r3, #20]
 800716e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007172:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007176:	d102      	bne.n	800717e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d1f2      	bne.n	8007164 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800717e:	4b33      	ldr	r3, [pc, #204]	@ (800724c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007180:	695b      	ldr	r3, [r3, #20]
 8007182:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007186:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800718a:	d158      	bne.n	800723e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800718c:	2303      	movs	r3, #3
 800718e:	e057      	b.n	8007240 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007190:	4b2e      	ldr	r3, [pc, #184]	@ (800724c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007192:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007196:	4a2d      	ldr	r2, [pc, #180]	@ (800724c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007198:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800719c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80071a0:	e04d      	b.n	800723e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80071a8:	d141      	bne.n	800722e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80071aa:	4b28      	ldr	r3, [pc, #160]	@ (800724c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80071b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071b6:	d131      	bne.n	800721c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80071b8:	4b24      	ldr	r3, [pc, #144]	@ (800724c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80071be:	4a23      	ldr	r2, [pc, #140]	@ (800724c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80071c4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80071c8:	4b20      	ldr	r3, [pc, #128]	@ (800724c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80071d0:	4a1e      	ldr	r2, [pc, #120]	@ (800724c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80071d6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80071d8:	4b1d      	ldr	r3, [pc, #116]	@ (8007250 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	2232      	movs	r2, #50	@ 0x32
 80071de:	fb02 f303 	mul.w	r3, r2, r3
 80071e2:	4a1c      	ldr	r2, [pc, #112]	@ (8007254 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80071e4:	fba2 2303 	umull	r2, r3, r2, r3
 80071e8:	0c9b      	lsrs	r3, r3, #18
 80071ea:	3301      	adds	r3, #1
 80071ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80071ee:	e002      	b.n	80071f6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	3b01      	subs	r3, #1
 80071f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80071f6:	4b15      	ldr	r3, [pc, #84]	@ (800724c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071f8:	695b      	ldr	r3, [r3, #20]
 80071fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80071fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007202:	d102      	bne.n	800720a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d1f2      	bne.n	80071f0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800720a:	4b10      	ldr	r3, [pc, #64]	@ (800724c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800720c:	695b      	ldr	r3, [r3, #20]
 800720e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007212:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007216:	d112      	bne.n	800723e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007218:	2303      	movs	r3, #3
 800721a:	e011      	b.n	8007240 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800721c:	4b0b      	ldr	r3, [pc, #44]	@ (800724c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800721e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007222:	4a0a      	ldr	r2, [pc, #40]	@ (800724c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007224:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007228:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800722c:	e007      	b.n	800723e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800722e:	4b07      	ldr	r3, [pc, #28]	@ (800724c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007236:	4a05      	ldr	r2, [pc, #20]	@ (800724c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007238:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800723c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800723e:	2300      	movs	r3, #0
}
 8007240:	4618      	mov	r0, r3
 8007242:	3714      	adds	r7, #20
 8007244:	46bd      	mov	sp, r7
 8007246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724a:	4770      	bx	lr
 800724c:	40007000 	.word	0x40007000
 8007250:	20000000 	.word	0x20000000
 8007254:	431bde83 	.word	0x431bde83

08007258 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8007258:	b480      	push	{r7}
 800725a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800725c:	4b05      	ldr	r3, [pc, #20]	@ (8007274 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800725e:	689b      	ldr	r3, [r3, #8]
 8007260:	4a04      	ldr	r2, [pc, #16]	@ (8007274 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007262:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007266:	6093      	str	r3, [r2, #8]
}
 8007268:	bf00      	nop
 800726a:	46bd      	mov	sp, r7
 800726c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007270:	4770      	bx	lr
 8007272:	bf00      	nop
 8007274:	40007000 	.word	0x40007000

08007278 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b088      	sub	sp, #32
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d101      	bne.n	800728a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007286:	2301      	movs	r3, #1
 8007288:	e2fe      	b.n	8007888 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f003 0301 	and.w	r3, r3, #1
 8007292:	2b00      	cmp	r3, #0
 8007294:	d075      	beq.n	8007382 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007296:	4b97      	ldr	r3, [pc, #604]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 8007298:	689b      	ldr	r3, [r3, #8]
 800729a:	f003 030c 	and.w	r3, r3, #12
 800729e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80072a0:	4b94      	ldr	r3, [pc, #592]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 80072a2:	68db      	ldr	r3, [r3, #12]
 80072a4:	f003 0303 	and.w	r3, r3, #3
 80072a8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80072aa:	69bb      	ldr	r3, [r7, #24]
 80072ac:	2b0c      	cmp	r3, #12
 80072ae:	d102      	bne.n	80072b6 <HAL_RCC_OscConfig+0x3e>
 80072b0:	697b      	ldr	r3, [r7, #20]
 80072b2:	2b03      	cmp	r3, #3
 80072b4:	d002      	beq.n	80072bc <HAL_RCC_OscConfig+0x44>
 80072b6:	69bb      	ldr	r3, [r7, #24]
 80072b8:	2b08      	cmp	r3, #8
 80072ba:	d10b      	bne.n	80072d4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80072bc:	4b8d      	ldr	r3, [pc, #564]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d05b      	beq.n	8007380 <HAL_RCC_OscConfig+0x108>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	685b      	ldr	r3, [r3, #4]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d157      	bne.n	8007380 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80072d0:	2301      	movs	r3, #1
 80072d2:	e2d9      	b.n	8007888 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	685b      	ldr	r3, [r3, #4]
 80072d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072dc:	d106      	bne.n	80072ec <HAL_RCC_OscConfig+0x74>
 80072de:	4b85      	ldr	r3, [pc, #532]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	4a84      	ldr	r2, [pc, #528]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 80072e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072e8:	6013      	str	r3, [r2, #0]
 80072ea:	e01d      	b.n	8007328 <HAL_RCC_OscConfig+0xb0>
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	685b      	ldr	r3, [r3, #4]
 80072f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80072f4:	d10c      	bne.n	8007310 <HAL_RCC_OscConfig+0x98>
 80072f6:	4b7f      	ldr	r3, [pc, #508]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	4a7e      	ldr	r2, [pc, #504]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 80072fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007300:	6013      	str	r3, [r2, #0]
 8007302:	4b7c      	ldr	r3, [pc, #496]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	4a7b      	ldr	r2, [pc, #492]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 8007308:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800730c:	6013      	str	r3, [r2, #0]
 800730e:	e00b      	b.n	8007328 <HAL_RCC_OscConfig+0xb0>
 8007310:	4b78      	ldr	r3, [pc, #480]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	4a77      	ldr	r2, [pc, #476]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 8007316:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800731a:	6013      	str	r3, [r2, #0]
 800731c:	4b75      	ldr	r3, [pc, #468]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	4a74      	ldr	r2, [pc, #464]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 8007322:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007326:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	685b      	ldr	r3, [r3, #4]
 800732c:	2b00      	cmp	r3, #0
 800732e:	d013      	beq.n	8007358 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007330:	f7fa fcd2 	bl	8001cd8 <HAL_GetTick>
 8007334:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007336:	e008      	b.n	800734a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007338:	f7fa fcce 	bl	8001cd8 <HAL_GetTick>
 800733c:	4602      	mov	r2, r0
 800733e:	693b      	ldr	r3, [r7, #16]
 8007340:	1ad3      	subs	r3, r2, r3
 8007342:	2b64      	cmp	r3, #100	@ 0x64
 8007344:	d901      	bls.n	800734a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007346:	2303      	movs	r3, #3
 8007348:	e29e      	b.n	8007888 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800734a:	4b6a      	ldr	r3, [pc, #424]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007352:	2b00      	cmp	r3, #0
 8007354:	d0f0      	beq.n	8007338 <HAL_RCC_OscConfig+0xc0>
 8007356:	e014      	b.n	8007382 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007358:	f7fa fcbe 	bl	8001cd8 <HAL_GetTick>
 800735c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800735e:	e008      	b.n	8007372 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007360:	f7fa fcba 	bl	8001cd8 <HAL_GetTick>
 8007364:	4602      	mov	r2, r0
 8007366:	693b      	ldr	r3, [r7, #16]
 8007368:	1ad3      	subs	r3, r2, r3
 800736a:	2b64      	cmp	r3, #100	@ 0x64
 800736c:	d901      	bls.n	8007372 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800736e:	2303      	movs	r3, #3
 8007370:	e28a      	b.n	8007888 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007372:	4b60      	ldr	r3, [pc, #384]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800737a:	2b00      	cmp	r3, #0
 800737c:	d1f0      	bne.n	8007360 <HAL_RCC_OscConfig+0xe8>
 800737e:	e000      	b.n	8007382 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007380:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f003 0302 	and.w	r3, r3, #2
 800738a:	2b00      	cmp	r3, #0
 800738c:	d075      	beq.n	800747a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800738e:	4b59      	ldr	r3, [pc, #356]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 8007390:	689b      	ldr	r3, [r3, #8]
 8007392:	f003 030c 	and.w	r3, r3, #12
 8007396:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007398:	4b56      	ldr	r3, [pc, #344]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 800739a:	68db      	ldr	r3, [r3, #12]
 800739c:	f003 0303 	and.w	r3, r3, #3
 80073a0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80073a2:	69bb      	ldr	r3, [r7, #24]
 80073a4:	2b0c      	cmp	r3, #12
 80073a6:	d102      	bne.n	80073ae <HAL_RCC_OscConfig+0x136>
 80073a8:	697b      	ldr	r3, [r7, #20]
 80073aa:	2b02      	cmp	r3, #2
 80073ac:	d002      	beq.n	80073b4 <HAL_RCC_OscConfig+0x13c>
 80073ae:	69bb      	ldr	r3, [r7, #24]
 80073b0:	2b04      	cmp	r3, #4
 80073b2:	d11f      	bne.n	80073f4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80073b4:	4b4f      	ldr	r3, [pc, #316]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d005      	beq.n	80073cc <HAL_RCC_OscConfig+0x154>
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	68db      	ldr	r3, [r3, #12]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d101      	bne.n	80073cc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80073c8:	2301      	movs	r3, #1
 80073ca:	e25d      	b.n	8007888 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073cc:	4b49      	ldr	r3, [pc, #292]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 80073ce:	685b      	ldr	r3, [r3, #4]
 80073d0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	691b      	ldr	r3, [r3, #16]
 80073d8:	061b      	lsls	r3, r3, #24
 80073da:	4946      	ldr	r1, [pc, #280]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 80073dc:	4313      	orrs	r3, r2
 80073de:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80073e0:	4b45      	ldr	r3, [pc, #276]	@ (80074f8 <HAL_RCC_OscConfig+0x280>)
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	4618      	mov	r0, r3
 80073e6:	f7fa fb2b 	bl	8001a40 <HAL_InitTick>
 80073ea:	4603      	mov	r3, r0
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d043      	beq.n	8007478 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80073f0:	2301      	movs	r3, #1
 80073f2:	e249      	b.n	8007888 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	68db      	ldr	r3, [r3, #12]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d023      	beq.n	8007444 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80073fc:	4b3d      	ldr	r3, [pc, #244]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4a3c      	ldr	r2, [pc, #240]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 8007402:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007406:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007408:	f7fa fc66 	bl	8001cd8 <HAL_GetTick>
 800740c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800740e:	e008      	b.n	8007422 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007410:	f7fa fc62 	bl	8001cd8 <HAL_GetTick>
 8007414:	4602      	mov	r2, r0
 8007416:	693b      	ldr	r3, [r7, #16]
 8007418:	1ad3      	subs	r3, r2, r3
 800741a:	2b02      	cmp	r3, #2
 800741c:	d901      	bls.n	8007422 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800741e:	2303      	movs	r3, #3
 8007420:	e232      	b.n	8007888 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007422:	4b34      	ldr	r3, [pc, #208]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800742a:	2b00      	cmp	r3, #0
 800742c:	d0f0      	beq.n	8007410 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800742e:	4b31      	ldr	r3, [pc, #196]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 8007430:	685b      	ldr	r3, [r3, #4]
 8007432:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	691b      	ldr	r3, [r3, #16]
 800743a:	061b      	lsls	r3, r3, #24
 800743c:	492d      	ldr	r1, [pc, #180]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 800743e:	4313      	orrs	r3, r2
 8007440:	604b      	str	r3, [r1, #4]
 8007442:	e01a      	b.n	800747a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007444:	4b2b      	ldr	r3, [pc, #172]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4a2a      	ldr	r2, [pc, #168]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 800744a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800744e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007450:	f7fa fc42 	bl	8001cd8 <HAL_GetTick>
 8007454:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007456:	e008      	b.n	800746a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007458:	f7fa fc3e 	bl	8001cd8 <HAL_GetTick>
 800745c:	4602      	mov	r2, r0
 800745e:	693b      	ldr	r3, [r7, #16]
 8007460:	1ad3      	subs	r3, r2, r3
 8007462:	2b02      	cmp	r3, #2
 8007464:	d901      	bls.n	800746a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8007466:	2303      	movs	r3, #3
 8007468:	e20e      	b.n	8007888 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800746a:	4b22      	ldr	r3, [pc, #136]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007472:	2b00      	cmp	r3, #0
 8007474:	d1f0      	bne.n	8007458 <HAL_RCC_OscConfig+0x1e0>
 8007476:	e000      	b.n	800747a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007478:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f003 0308 	and.w	r3, r3, #8
 8007482:	2b00      	cmp	r3, #0
 8007484:	d041      	beq.n	800750a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	695b      	ldr	r3, [r3, #20]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d01c      	beq.n	80074c8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800748e:	4b19      	ldr	r3, [pc, #100]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 8007490:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007494:	4a17      	ldr	r2, [pc, #92]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 8007496:	f043 0301 	orr.w	r3, r3, #1
 800749a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800749e:	f7fa fc1b 	bl	8001cd8 <HAL_GetTick>
 80074a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80074a4:	e008      	b.n	80074b8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80074a6:	f7fa fc17 	bl	8001cd8 <HAL_GetTick>
 80074aa:	4602      	mov	r2, r0
 80074ac:	693b      	ldr	r3, [r7, #16]
 80074ae:	1ad3      	subs	r3, r2, r3
 80074b0:	2b02      	cmp	r3, #2
 80074b2:	d901      	bls.n	80074b8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80074b4:	2303      	movs	r3, #3
 80074b6:	e1e7      	b.n	8007888 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80074b8:	4b0e      	ldr	r3, [pc, #56]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 80074ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80074be:	f003 0302 	and.w	r3, r3, #2
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d0ef      	beq.n	80074a6 <HAL_RCC_OscConfig+0x22e>
 80074c6:	e020      	b.n	800750a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80074c8:	4b0a      	ldr	r3, [pc, #40]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 80074ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80074ce:	4a09      	ldr	r2, [pc, #36]	@ (80074f4 <HAL_RCC_OscConfig+0x27c>)
 80074d0:	f023 0301 	bic.w	r3, r3, #1
 80074d4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074d8:	f7fa fbfe 	bl	8001cd8 <HAL_GetTick>
 80074dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80074de:	e00d      	b.n	80074fc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80074e0:	f7fa fbfa 	bl	8001cd8 <HAL_GetTick>
 80074e4:	4602      	mov	r2, r0
 80074e6:	693b      	ldr	r3, [r7, #16]
 80074e8:	1ad3      	subs	r3, r2, r3
 80074ea:	2b02      	cmp	r3, #2
 80074ec:	d906      	bls.n	80074fc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80074ee:	2303      	movs	r3, #3
 80074f0:	e1ca      	b.n	8007888 <HAL_RCC_OscConfig+0x610>
 80074f2:	bf00      	nop
 80074f4:	40021000 	.word	0x40021000
 80074f8:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80074fc:	4b8c      	ldr	r3, [pc, #560]	@ (8007730 <HAL_RCC_OscConfig+0x4b8>)
 80074fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007502:	f003 0302 	and.w	r3, r3, #2
 8007506:	2b00      	cmp	r3, #0
 8007508:	d1ea      	bne.n	80074e0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f003 0304 	and.w	r3, r3, #4
 8007512:	2b00      	cmp	r3, #0
 8007514:	f000 80a6 	beq.w	8007664 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007518:	2300      	movs	r3, #0
 800751a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800751c:	4b84      	ldr	r3, [pc, #528]	@ (8007730 <HAL_RCC_OscConfig+0x4b8>)
 800751e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007520:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007524:	2b00      	cmp	r3, #0
 8007526:	d101      	bne.n	800752c <HAL_RCC_OscConfig+0x2b4>
 8007528:	2301      	movs	r3, #1
 800752a:	e000      	b.n	800752e <HAL_RCC_OscConfig+0x2b6>
 800752c:	2300      	movs	r3, #0
 800752e:	2b00      	cmp	r3, #0
 8007530:	d00d      	beq.n	800754e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007532:	4b7f      	ldr	r3, [pc, #508]	@ (8007730 <HAL_RCC_OscConfig+0x4b8>)
 8007534:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007536:	4a7e      	ldr	r2, [pc, #504]	@ (8007730 <HAL_RCC_OscConfig+0x4b8>)
 8007538:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800753c:	6593      	str	r3, [r2, #88]	@ 0x58
 800753e:	4b7c      	ldr	r3, [pc, #496]	@ (8007730 <HAL_RCC_OscConfig+0x4b8>)
 8007540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007542:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007546:	60fb      	str	r3, [r7, #12]
 8007548:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800754a:	2301      	movs	r3, #1
 800754c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800754e:	4b79      	ldr	r3, [pc, #484]	@ (8007734 <HAL_RCC_OscConfig+0x4bc>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007556:	2b00      	cmp	r3, #0
 8007558:	d118      	bne.n	800758c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800755a:	4b76      	ldr	r3, [pc, #472]	@ (8007734 <HAL_RCC_OscConfig+0x4bc>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	4a75      	ldr	r2, [pc, #468]	@ (8007734 <HAL_RCC_OscConfig+0x4bc>)
 8007560:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007564:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007566:	f7fa fbb7 	bl	8001cd8 <HAL_GetTick>
 800756a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800756c:	e008      	b.n	8007580 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800756e:	f7fa fbb3 	bl	8001cd8 <HAL_GetTick>
 8007572:	4602      	mov	r2, r0
 8007574:	693b      	ldr	r3, [r7, #16]
 8007576:	1ad3      	subs	r3, r2, r3
 8007578:	2b02      	cmp	r3, #2
 800757a:	d901      	bls.n	8007580 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800757c:	2303      	movs	r3, #3
 800757e:	e183      	b.n	8007888 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007580:	4b6c      	ldr	r3, [pc, #432]	@ (8007734 <HAL_RCC_OscConfig+0x4bc>)
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007588:	2b00      	cmp	r3, #0
 800758a:	d0f0      	beq.n	800756e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	689b      	ldr	r3, [r3, #8]
 8007590:	2b01      	cmp	r3, #1
 8007592:	d108      	bne.n	80075a6 <HAL_RCC_OscConfig+0x32e>
 8007594:	4b66      	ldr	r3, [pc, #408]	@ (8007730 <HAL_RCC_OscConfig+0x4b8>)
 8007596:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800759a:	4a65      	ldr	r2, [pc, #404]	@ (8007730 <HAL_RCC_OscConfig+0x4b8>)
 800759c:	f043 0301 	orr.w	r3, r3, #1
 80075a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80075a4:	e024      	b.n	80075f0 <HAL_RCC_OscConfig+0x378>
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	689b      	ldr	r3, [r3, #8]
 80075aa:	2b05      	cmp	r3, #5
 80075ac:	d110      	bne.n	80075d0 <HAL_RCC_OscConfig+0x358>
 80075ae:	4b60      	ldr	r3, [pc, #384]	@ (8007730 <HAL_RCC_OscConfig+0x4b8>)
 80075b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075b4:	4a5e      	ldr	r2, [pc, #376]	@ (8007730 <HAL_RCC_OscConfig+0x4b8>)
 80075b6:	f043 0304 	orr.w	r3, r3, #4
 80075ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80075be:	4b5c      	ldr	r3, [pc, #368]	@ (8007730 <HAL_RCC_OscConfig+0x4b8>)
 80075c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075c4:	4a5a      	ldr	r2, [pc, #360]	@ (8007730 <HAL_RCC_OscConfig+0x4b8>)
 80075c6:	f043 0301 	orr.w	r3, r3, #1
 80075ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80075ce:	e00f      	b.n	80075f0 <HAL_RCC_OscConfig+0x378>
 80075d0:	4b57      	ldr	r3, [pc, #348]	@ (8007730 <HAL_RCC_OscConfig+0x4b8>)
 80075d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075d6:	4a56      	ldr	r2, [pc, #344]	@ (8007730 <HAL_RCC_OscConfig+0x4b8>)
 80075d8:	f023 0301 	bic.w	r3, r3, #1
 80075dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80075e0:	4b53      	ldr	r3, [pc, #332]	@ (8007730 <HAL_RCC_OscConfig+0x4b8>)
 80075e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075e6:	4a52      	ldr	r2, [pc, #328]	@ (8007730 <HAL_RCC_OscConfig+0x4b8>)
 80075e8:	f023 0304 	bic.w	r3, r3, #4
 80075ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	689b      	ldr	r3, [r3, #8]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d016      	beq.n	8007626 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075f8:	f7fa fb6e 	bl	8001cd8 <HAL_GetTick>
 80075fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80075fe:	e00a      	b.n	8007616 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007600:	f7fa fb6a 	bl	8001cd8 <HAL_GetTick>
 8007604:	4602      	mov	r2, r0
 8007606:	693b      	ldr	r3, [r7, #16]
 8007608:	1ad3      	subs	r3, r2, r3
 800760a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800760e:	4293      	cmp	r3, r2
 8007610:	d901      	bls.n	8007616 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8007612:	2303      	movs	r3, #3
 8007614:	e138      	b.n	8007888 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007616:	4b46      	ldr	r3, [pc, #280]	@ (8007730 <HAL_RCC_OscConfig+0x4b8>)
 8007618:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800761c:	f003 0302 	and.w	r3, r3, #2
 8007620:	2b00      	cmp	r3, #0
 8007622:	d0ed      	beq.n	8007600 <HAL_RCC_OscConfig+0x388>
 8007624:	e015      	b.n	8007652 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007626:	f7fa fb57 	bl	8001cd8 <HAL_GetTick>
 800762a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800762c:	e00a      	b.n	8007644 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800762e:	f7fa fb53 	bl	8001cd8 <HAL_GetTick>
 8007632:	4602      	mov	r2, r0
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	1ad3      	subs	r3, r2, r3
 8007638:	f241 3288 	movw	r2, #5000	@ 0x1388
 800763c:	4293      	cmp	r3, r2
 800763e:	d901      	bls.n	8007644 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007640:	2303      	movs	r3, #3
 8007642:	e121      	b.n	8007888 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007644:	4b3a      	ldr	r3, [pc, #232]	@ (8007730 <HAL_RCC_OscConfig+0x4b8>)
 8007646:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800764a:	f003 0302 	and.w	r3, r3, #2
 800764e:	2b00      	cmp	r3, #0
 8007650:	d1ed      	bne.n	800762e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007652:	7ffb      	ldrb	r3, [r7, #31]
 8007654:	2b01      	cmp	r3, #1
 8007656:	d105      	bne.n	8007664 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007658:	4b35      	ldr	r3, [pc, #212]	@ (8007730 <HAL_RCC_OscConfig+0x4b8>)
 800765a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800765c:	4a34      	ldr	r2, [pc, #208]	@ (8007730 <HAL_RCC_OscConfig+0x4b8>)
 800765e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007662:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f003 0320 	and.w	r3, r3, #32
 800766c:	2b00      	cmp	r3, #0
 800766e:	d03c      	beq.n	80076ea <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	699b      	ldr	r3, [r3, #24]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d01c      	beq.n	80076b2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007678:	4b2d      	ldr	r3, [pc, #180]	@ (8007730 <HAL_RCC_OscConfig+0x4b8>)
 800767a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800767e:	4a2c      	ldr	r2, [pc, #176]	@ (8007730 <HAL_RCC_OscConfig+0x4b8>)
 8007680:	f043 0301 	orr.w	r3, r3, #1
 8007684:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007688:	f7fa fb26 	bl	8001cd8 <HAL_GetTick>
 800768c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800768e:	e008      	b.n	80076a2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007690:	f7fa fb22 	bl	8001cd8 <HAL_GetTick>
 8007694:	4602      	mov	r2, r0
 8007696:	693b      	ldr	r3, [r7, #16]
 8007698:	1ad3      	subs	r3, r2, r3
 800769a:	2b02      	cmp	r3, #2
 800769c:	d901      	bls.n	80076a2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800769e:	2303      	movs	r3, #3
 80076a0:	e0f2      	b.n	8007888 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80076a2:	4b23      	ldr	r3, [pc, #140]	@ (8007730 <HAL_RCC_OscConfig+0x4b8>)
 80076a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80076a8:	f003 0302 	and.w	r3, r3, #2
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d0ef      	beq.n	8007690 <HAL_RCC_OscConfig+0x418>
 80076b0:	e01b      	b.n	80076ea <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80076b2:	4b1f      	ldr	r3, [pc, #124]	@ (8007730 <HAL_RCC_OscConfig+0x4b8>)
 80076b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80076b8:	4a1d      	ldr	r2, [pc, #116]	@ (8007730 <HAL_RCC_OscConfig+0x4b8>)
 80076ba:	f023 0301 	bic.w	r3, r3, #1
 80076be:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076c2:	f7fa fb09 	bl	8001cd8 <HAL_GetTick>
 80076c6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80076c8:	e008      	b.n	80076dc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80076ca:	f7fa fb05 	bl	8001cd8 <HAL_GetTick>
 80076ce:	4602      	mov	r2, r0
 80076d0:	693b      	ldr	r3, [r7, #16]
 80076d2:	1ad3      	subs	r3, r2, r3
 80076d4:	2b02      	cmp	r3, #2
 80076d6:	d901      	bls.n	80076dc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80076d8:	2303      	movs	r3, #3
 80076da:	e0d5      	b.n	8007888 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80076dc:	4b14      	ldr	r3, [pc, #80]	@ (8007730 <HAL_RCC_OscConfig+0x4b8>)
 80076de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80076e2:	f003 0302 	and.w	r3, r3, #2
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d1ef      	bne.n	80076ca <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	69db      	ldr	r3, [r3, #28]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	f000 80c9 	beq.w	8007886 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80076f4:	4b0e      	ldr	r3, [pc, #56]	@ (8007730 <HAL_RCC_OscConfig+0x4b8>)
 80076f6:	689b      	ldr	r3, [r3, #8]
 80076f8:	f003 030c 	and.w	r3, r3, #12
 80076fc:	2b0c      	cmp	r3, #12
 80076fe:	f000 8083 	beq.w	8007808 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	69db      	ldr	r3, [r3, #28]
 8007706:	2b02      	cmp	r3, #2
 8007708:	d15e      	bne.n	80077c8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800770a:	4b09      	ldr	r3, [pc, #36]	@ (8007730 <HAL_RCC_OscConfig+0x4b8>)
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	4a08      	ldr	r2, [pc, #32]	@ (8007730 <HAL_RCC_OscConfig+0x4b8>)
 8007710:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007714:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007716:	f7fa fadf 	bl	8001cd8 <HAL_GetTick>
 800771a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800771c:	e00c      	b.n	8007738 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800771e:	f7fa fadb 	bl	8001cd8 <HAL_GetTick>
 8007722:	4602      	mov	r2, r0
 8007724:	693b      	ldr	r3, [r7, #16]
 8007726:	1ad3      	subs	r3, r2, r3
 8007728:	2b02      	cmp	r3, #2
 800772a:	d905      	bls.n	8007738 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800772c:	2303      	movs	r3, #3
 800772e:	e0ab      	b.n	8007888 <HAL_RCC_OscConfig+0x610>
 8007730:	40021000 	.word	0x40021000
 8007734:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007738:	4b55      	ldr	r3, [pc, #340]	@ (8007890 <HAL_RCC_OscConfig+0x618>)
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007740:	2b00      	cmp	r3, #0
 8007742:	d1ec      	bne.n	800771e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007744:	4b52      	ldr	r3, [pc, #328]	@ (8007890 <HAL_RCC_OscConfig+0x618>)
 8007746:	68da      	ldr	r2, [r3, #12]
 8007748:	4b52      	ldr	r3, [pc, #328]	@ (8007894 <HAL_RCC_OscConfig+0x61c>)
 800774a:	4013      	ands	r3, r2
 800774c:	687a      	ldr	r2, [r7, #4]
 800774e:	6a11      	ldr	r1, [r2, #32]
 8007750:	687a      	ldr	r2, [r7, #4]
 8007752:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007754:	3a01      	subs	r2, #1
 8007756:	0112      	lsls	r2, r2, #4
 8007758:	4311      	orrs	r1, r2
 800775a:	687a      	ldr	r2, [r7, #4]
 800775c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800775e:	0212      	lsls	r2, r2, #8
 8007760:	4311      	orrs	r1, r2
 8007762:	687a      	ldr	r2, [r7, #4]
 8007764:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007766:	0852      	lsrs	r2, r2, #1
 8007768:	3a01      	subs	r2, #1
 800776a:	0552      	lsls	r2, r2, #21
 800776c:	4311      	orrs	r1, r2
 800776e:	687a      	ldr	r2, [r7, #4]
 8007770:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007772:	0852      	lsrs	r2, r2, #1
 8007774:	3a01      	subs	r2, #1
 8007776:	0652      	lsls	r2, r2, #25
 8007778:	4311      	orrs	r1, r2
 800777a:	687a      	ldr	r2, [r7, #4]
 800777c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800777e:	06d2      	lsls	r2, r2, #27
 8007780:	430a      	orrs	r2, r1
 8007782:	4943      	ldr	r1, [pc, #268]	@ (8007890 <HAL_RCC_OscConfig+0x618>)
 8007784:	4313      	orrs	r3, r2
 8007786:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007788:	4b41      	ldr	r3, [pc, #260]	@ (8007890 <HAL_RCC_OscConfig+0x618>)
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	4a40      	ldr	r2, [pc, #256]	@ (8007890 <HAL_RCC_OscConfig+0x618>)
 800778e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007792:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007794:	4b3e      	ldr	r3, [pc, #248]	@ (8007890 <HAL_RCC_OscConfig+0x618>)
 8007796:	68db      	ldr	r3, [r3, #12]
 8007798:	4a3d      	ldr	r2, [pc, #244]	@ (8007890 <HAL_RCC_OscConfig+0x618>)
 800779a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800779e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077a0:	f7fa fa9a 	bl	8001cd8 <HAL_GetTick>
 80077a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80077a6:	e008      	b.n	80077ba <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80077a8:	f7fa fa96 	bl	8001cd8 <HAL_GetTick>
 80077ac:	4602      	mov	r2, r0
 80077ae:	693b      	ldr	r3, [r7, #16]
 80077b0:	1ad3      	subs	r3, r2, r3
 80077b2:	2b02      	cmp	r3, #2
 80077b4:	d901      	bls.n	80077ba <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80077b6:	2303      	movs	r3, #3
 80077b8:	e066      	b.n	8007888 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80077ba:	4b35      	ldr	r3, [pc, #212]	@ (8007890 <HAL_RCC_OscConfig+0x618>)
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d0f0      	beq.n	80077a8 <HAL_RCC_OscConfig+0x530>
 80077c6:	e05e      	b.n	8007886 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80077c8:	4b31      	ldr	r3, [pc, #196]	@ (8007890 <HAL_RCC_OscConfig+0x618>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	4a30      	ldr	r2, [pc, #192]	@ (8007890 <HAL_RCC_OscConfig+0x618>)
 80077ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80077d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077d4:	f7fa fa80 	bl	8001cd8 <HAL_GetTick>
 80077d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80077da:	e008      	b.n	80077ee <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80077dc:	f7fa fa7c 	bl	8001cd8 <HAL_GetTick>
 80077e0:	4602      	mov	r2, r0
 80077e2:	693b      	ldr	r3, [r7, #16]
 80077e4:	1ad3      	subs	r3, r2, r3
 80077e6:	2b02      	cmp	r3, #2
 80077e8:	d901      	bls.n	80077ee <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80077ea:	2303      	movs	r3, #3
 80077ec:	e04c      	b.n	8007888 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80077ee:	4b28      	ldr	r3, [pc, #160]	@ (8007890 <HAL_RCC_OscConfig+0x618>)
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d1f0      	bne.n	80077dc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80077fa:	4b25      	ldr	r3, [pc, #148]	@ (8007890 <HAL_RCC_OscConfig+0x618>)
 80077fc:	68da      	ldr	r2, [r3, #12]
 80077fe:	4924      	ldr	r1, [pc, #144]	@ (8007890 <HAL_RCC_OscConfig+0x618>)
 8007800:	4b25      	ldr	r3, [pc, #148]	@ (8007898 <HAL_RCC_OscConfig+0x620>)
 8007802:	4013      	ands	r3, r2
 8007804:	60cb      	str	r3, [r1, #12]
 8007806:	e03e      	b.n	8007886 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	69db      	ldr	r3, [r3, #28]
 800780c:	2b01      	cmp	r3, #1
 800780e:	d101      	bne.n	8007814 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8007810:	2301      	movs	r3, #1
 8007812:	e039      	b.n	8007888 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8007814:	4b1e      	ldr	r3, [pc, #120]	@ (8007890 <HAL_RCC_OscConfig+0x618>)
 8007816:	68db      	ldr	r3, [r3, #12]
 8007818:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800781a:	697b      	ldr	r3, [r7, #20]
 800781c:	f003 0203 	and.w	r2, r3, #3
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6a1b      	ldr	r3, [r3, #32]
 8007824:	429a      	cmp	r2, r3
 8007826:	d12c      	bne.n	8007882 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007828:	697b      	ldr	r3, [r7, #20]
 800782a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007832:	3b01      	subs	r3, #1
 8007834:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007836:	429a      	cmp	r2, r3
 8007838:	d123      	bne.n	8007882 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800783a:	697b      	ldr	r3, [r7, #20]
 800783c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007844:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007846:	429a      	cmp	r2, r3
 8007848:	d11b      	bne.n	8007882 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800784a:	697b      	ldr	r3, [r7, #20]
 800784c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007854:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007856:	429a      	cmp	r2, r3
 8007858:	d113      	bne.n	8007882 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800785a:	697b      	ldr	r3, [r7, #20]
 800785c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007864:	085b      	lsrs	r3, r3, #1
 8007866:	3b01      	subs	r3, #1
 8007868:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800786a:	429a      	cmp	r2, r3
 800786c:	d109      	bne.n	8007882 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007878:	085b      	lsrs	r3, r3, #1
 800787a:	3b01      	subs	r3, #1
 800787c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800787e:	429a      	cmp	r2, r3
 8007880:	d001      	beq.n	8007886 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8007882:	2301      	movs	r3, #1
 8007884:	e000      	b.n	8007888 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8007886:	2300      	movs	r3, #0
}
 8007888:	4618      	mov	r0, r3
 800788a:	3720      	adds	r7, #32
 800788c:	46bd      	mov	sp, r7
 800788e:	bd80      	pop	{r7, pc}
 8007890:	40021000 	.word	0x40021000
 8007894:	019f800c 	.word	0x019f800c
 8007898:	feeefffc 	.word	0xfeeefffc

0800789c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800789c:	b580      	push	{r7, lr}
 800789e:	b086      	sub	sp, #24
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
 80078a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80078a6:	2300      	movs	r3, #0
 80078a8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d101      	bne.n	80078b4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80078b0:	2301      	movs	r3, #1
 80078b2:	e11e      	b.n	8007af2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80078b4:	4b91      	ldr	r3, [pc, #580]	@ (8007afc <HAL_RCC_ClockConfig+0x260>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f003 030f 	and.w	r3, r3, #15
 80078bc:	683a      	ldr	r2, [r7, #0]
 80078be:	429a      	cmp	r2, r3
 80078c0:	d910      	bls.n	80078e4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80078c2:	4b8e      	ldr	r3, [pc, #568]	@ (8007afc <HAL_RCC_ClockConfig+0x260>)
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f023 020f 	bic.w	r2, r3, #15
 80078ca:	498c      	ldr	r1, [pc, #560]	@ (8007afc <HAL_RCC_ClockConfig+0x260>)
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	4313      	orrs	r3, r2
 80078d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80078d2:	4b8a      	ldr	r3, [pc, #552]	@ (8007afc <HAL_RCC_ClockConfig+0x260>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f003 030f 	and.w	r3, r3, #15
 80078da:	683a      	ldr	r2, [r7, #0]
 80078dc:	429a      	cmp	r2, r3
 80078de:	d001      	beq.n	80078e4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80078e0:	2301      	movs	r3, #1
 80078e2:	e106      	b.n	8007af2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f003 0301 	and.w	r3, r3, #1
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d073      	beq.n	80079d8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	685b      	ldr	r3, [r3, #4]
 80078f4:	2b03      	cmp	r3, #3
 80078f6:	d129      	bne.n	800794c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80078f8:	4b81      	ldr	r3, [pc, #516]	@ (8007b00 <HAL_RCC_ClockConfig+0x264>)
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007900:	2b00      	cmp	r3, #0
 8007902:	d101      	bne.n	8007908 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8007904:	2301      	movs	r3, #1
 8007906:	e0f4      	b.n	8007af2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8007908:	f000 f9d0 	bl	8007cac <RCC_GetSysClockFreqFromPLLSource>
 800790c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800790e:	693b      	ldr	r3, [r7, #16]
 8007910:	4a7c      	ldr	r2, [pc, #496]	@ (8007b04 <HAL_RCC_ClockConfig+0x268>)
 8007912:	4293      	cmp	r3, r2
 8007914:	d93f      	bls.n	8007996 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007916:	4b7a      	ldr	r3, [pc, #488]	@ (8007b00 <HAL_RCC_ClockConfig+0x264>)
 8007918:	689b      	ldr	r3, [r3, #8]
 800791a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800791e:	2b00      	cmp	r3, #0
 8007920:	d009      	beq.n	8007936 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800792a:	2b00      	cmp	r3, #0
 800792c:	d033      	beq.n	8007996 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007932:	2b00      	cmp	r3, #0
 8007934:	d12f      	bne.n	8007996 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007936:	4b72      	ldr	r3, [pc, #456]	@ (8007b00 <HAL_RCC_ClockConfig+0x264>)
 8007938:	689b      	ldr	r3, [r3, #8]
 800793a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800793e:	4a70      	ldr	r2, [pc, #448]	@ (8007b00 <HAL_RCC_ClockConfig+0x264>)
 8007940:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007944:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007946:	2380      	movs	r3, #128	@ 0x80
 8007948:	617b      	str	r3, [r7, #20]
 800794a:	e024      	b.n	8007996 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	685b      	ldr	r3, [r3, #4]
 8007950:	2b02      	cmp	r3, #2
 8007952:	d107      	bne.n	8007964 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007954:	4b6a      	ldr	r3, [pc, #424]	@ (8007b00 <HAL_RCC_ClockConfig+0x264>)
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800795c:	2b00      	cmp	r3, #0
 800795e:	d109      	bne.n	8007974 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007960:	2301      	movs	r3, #1
 8007962:	e0c6      	b.n	8007af2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007964:	4b66      	ldr	r3, [pc, #408]	@ (8007b00 <HAL_RCC_ClockConfig+0x264>)
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800796c:	2b00      	cmp	r3, #0
 800796e:	d101      	bne.n	8007974 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007970:	2301      	movs	r3, #1
 8007972:	e0be      	b.n	8007af2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007974:	f000 f8ce 	bl	8007b14 <HAL_RCC_GetSysClockFreq>
 8007978:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800797a:	693b      	ldr	r3, [r7, #16]
 800797c:	4a61      	ldr	r2, [pc, #388]	@ (8007b04 <HAL_RCC_ClockConfig+0x268>)
 800797e:	4293      	cmp	r3, r2
 8007980:	d909      	bls.n	8007996 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007982:	4b5f      	ldr	r3, [pc, #380]	@ (8007b00 <HAL_RCC_ClockConfig+0x264>)
 8007984:	689b      	ldr	r3, [r3, #8]
 8007986:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800798a:	4a5d      	ldr	r2, [pc, #372]	@ (8007b00 <HAL_RCC_ClockConfig+0x264>)
 800798c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007990:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007992:	2380      	movs	r3, #128	@ 0x80
 8007994:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007996:	4b5a      	ldr	r3, [pc, #360]	@ (8007b00 <HAL_RCC_ClockConfig+0x264>)
 8007998:	689b      	ldr	r3, [r3, #8]
 800799a:	f023 0203 	bic.w	r2, r3, #3
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	685b      	ldr	r3, [r3, #4]
 80079a2:	4957      	ldr	r1, [pc, #348]	@ (8007b00 <HAL_RCC_ClockConfig+0x264>)
 80079a4:	4313      	orrs	r3, r2
 80079a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80079a8:	f7fa f996 	bl	8001cd8 <HAL_GetTick>
 80079ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80079ae:	e00a      	b.n	80079c6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80079b0:	f7fa f992 	bl	8001cd8 <HAL_GetTick>
 80079b4:	4602      	mov	r2, r0
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	1ad3      	subs	r3, r2, r3
 80079ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80079be:	4293      	cmp	r3, r2
 80079c0:	d901      	bls.n	80079c6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80079c2:	2303      	movs	r3, #3
 80079c4:	e095      	b.n	8007af2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80079c6:	4b4e      	ldr	r3, [pc, #312]	@ (8007b00 <HAL_RCC_ClockConfig+0x264>)
 80079c8:	689b      	ldr	r3, [r3, #8]
 80079ca:	f003 020c 	and.w	r2, r3, #12
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	685b      	ldr	r3, [r3, #4]
 80079d2:	009b      	lsls	r3, r3, #2
 80079d4:	429a      	cmp	r2, r3
 80079d6:	d1eb      	bne.n	80079b0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f003 0302 	and.w	r3, r3, #2
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d023      	beq.n	8007a2c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f003 0304 	and.w	r3, r3, #4
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d005      	beq.n	80079fc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80079f0:	4b43      	ldr	r3, [pc, #268]	@ (8007b00 <HAL_RCC_ClockConfig+0x264>)
 80079f2:	689b      	ldr	r3, [r3, #8]
 80079f4:	4a42      	ldr	r2, [pc, #264]	@ (8007b00 <HAL_RCC_ClockConfig+0x264>)
 80079f6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80079fa:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f003 0308 	and.w	r3, r3, #8
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d007      	beq.n	8007a18 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007a08:	4b3d      	ldr	r3, [pc, #244]	@ (8007b00 <HAL_RCC_ClockConfig+0x264>)
 8007a0a:	689b      	ldr	r3, [r3, #8]
 8007a0c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007a10:	4a3b      	ldr	r2, [pc, #236]	@ (8007b00 <HAL_RCC_ClockConfig+0x264>)
 8007a12:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007a16:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007a18:	4b39      	ldr	r3, [pc, #228]	@ (8007b00 <HAL_RCC_ClockConfig+0x264>)
 8007a1a:	689b      	ldr	r3, [r3, #8]
 8007a1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	689b      	ldr	r3, [r3, #8]
 8007a24:	4936      	ldr	r1, [pc, #216]	@ (8007b00 <HAL_RCC_ClockConfig+0x264>)
 8007a26:	4313      	orrs	r3, r2
 8007a28:	608b      	str	r3, [r1, #8]
 8007a2a:	e008      	b.n	8007a3e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007a2c:	697b      	ldr	r3, [r7, #20]
 8007a2e:	2b80      	cmp	r3, #128	@ 0x80
 8007a30:	d105      	bne.n	8007a3e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007a32:	4b33      	ldr	r3, [pc, #204]	@ (8007b00 <HAL_RCC_ClockConfig+0x264>)
 8007a34:	689b      	ldr	r3, [r3, #8]
 8007a36:	4a32      	ldr	r2, [pc, #200]	@ (8007b00 <HAL_RCC_ClockConfig+0x264>)
 8007a38:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007a3c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007a3e:	4b2f      	ldr	r3, [pc, #188]	@ (8007afc <HAL_RCC_ClockConfig+0x260>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	f003 030f 	and.w	r3, r3, #15
 8007a46:	683a      	ldr	r2, [r7, #0]
 8007a48:	429a      	cmp	r2, r3
 8007a4a:	d21d      	bcs.n	8007a88 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a4c:	4b2b      	ldr	r3, [pc, #172]	@ (8007afc <HAL_RCC_ClockConfig+0x260>)
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	f023 020f 	bic.w	r2, r3, #15
 8007a54:	4929      	ldr	r1, [pc, #164]	@ (8007afc <HAL_RCC_ClockConfig+0x260>)
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	4313      	orrs	r3, r2
 8007a5a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007a5c:	f7fa f93c 	bl	8001cd8 <HAL_GetTick>
 8007a60:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a62:	e00a      	b.n	8007a7a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a64:	f7fa f938 	bl	8001cd8 <HAL_GetTick>
 8007a68:	4602      	mov	r2, r0
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	1ad3      	subs	r3, r2, r3
 8007a6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d901      	bls.n	8007a7a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007a76:	2303      	movs	r3, #3
 8007a78:	e03b      	b.n	8007af2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a7a:	4b20      	ldr	r3, [pc, #128]	@ (8007afc <HAL_RCC_ClockConfig+0x260>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f003 030f 	and.w	r3, r3, #15
 8007a82:	683a      	ldr	r2, [r7, #0]
 8007a84:	429a      	cmp	r2, r3
 8007a86:	d1ed      	bne.n	8007a64 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	f003 0304 	and.w	r3, r3, #4
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d008      	beq.n	8007aa6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007a94:	4b1a      	ldr	r3, [pc, #104]	@ (8007b00 <HAL_RCC_ClockConfig+0x264>)
 8007a96:	689b      	ldr	r3, [r3, #8]
 8007a98:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	68db      	ldr	r3, [r3, #12]
 8007aa0:	4917      	ldr	r1, [pc, #92]	@ (8007b00 <HAL_RCC_ClockConfig+0x264>)
 8007aa2:	4313      	orrs	r3, r2
 8007aa4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f003 0308 	and.w	r3, r3, #8
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d009      	beq.n	8007ac6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007ab2:	4b13      	ldr	r3, [pc, #76]	@ (8007b00 <HAL_RCC_ClockConfig+0x264>)
 8007ab4:	689b      	ldr	r3, [r3, #8]
 8007ab6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	691b      	ldr	r3, [r3, #16]
 8007abe:	00db      	lsls	r3, r3, #3
 8007ac0:	490f      	ldr	r1, [pc, #60]	@ (8007b00 <HAL_RCC_ClockConfig+0x264>)
 8007ac2:	4313      	orrs	r3, r2
 8007ac4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007ac6:	f000 f825 	bl	8007b14 <HAL_RCC_GetSysClockFreq>
 8007aca:	4602      	mov	r2, r0
 8007acc:	4b0c      	ldr	r3, [pc, #48]	@ (8007b00 <HAL_RCC_ClockConfig+0x264>)
 8007ace:	689b      	ldr	r3, [r3, #8]
 8007ad0:	091b      	lsrs	r3, r3, #4
 8007ad2:	f003 030f 	and.w	r3, r3, #15
 8007ad6:	490c      	ldr	r1, [pc, #48]	@ (8007b08 <HAL_RCC_ClockConfig+0x26c>)
 8007ad8:	5ccb      	ldrb	r3, [r1, r3]
 8007ada:	f003 031f 	and.w	r3, r3, #31
 8007ade:	fa22 f303 	lsr.w	r3, r2, r3
 8007ae2:	4a0a      	ldr	r2, [pc, #40]	@ (8007b0c <HAL_RCC_ClockConfig+0x270>)
 8007ae4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007ae6:	4b0a      	ldr	r3, [pc, #40]	@ (8007b10 <HAL_RCC_ClockConfig+0x274>)
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	4618      	mov	r0, r3
 8007aec:	f7f9 ffa8 	bl	8001a40 <HAL_InitTick>
 8007af0:	4603      	mov	r3, r0
}
 8007af2:	4618      	mov	r0, r3
 8007af4:	3718      	adds	r7, #24
 8007af6:	46bd      	mov	sp, r7
 8007af8:	bd80      	pop	{r7, pc}
 8007afa:	bf00      	nop
 8007afc:	40022000 	.word	0x40022000
 8007b00:	40021000 	.word	0x40021000
 8007b04:	04c4b400 	.word	0x04c4b400
 8007b08:	0800d838 	.word	0x0800d838
 8007b0c:	20000000 	.word	0x20000000
 8007b10:	20000004 	.word	0x20000004

08007b14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007b14:	b480      	push	{r7}
 8007b16:	b087      	sub	sp, #28
 8007b18:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007b1a:	4b2c      	ldr	r3, [pc, #176]	@ (8007bcc <HAL_RCC_GetSysClockFreq+0xb8>)
 8007b1c:	689b      	ldr	r3, [r3, #8]
 8007b1e:	f003 030c 	and.w	r3, r3, #12
 8007b22:	2b04      	cmp	r3, #4
 8007b24:	d102      	bne.n	8007b2c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007b26:	4b2a      	ldr	r3, [pc, #168]	@ (8007bd0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007b28:	613b      	str	r3, [r7, #16]
 8007b2a:	e047      	b.n	8007bbc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007b2c:	4b27      	ldr	r3, [pc, #156]	@ (8007bcc <HAL_RCC_GetSysClockFreq+0xb8>)
 8007b2e:	689b      	ldr	r3, [r3, #8]
 8007b30:	f003 030c 	and.w	r3, r3, #12
 8007b34:	2b08      	cmp	r3, #8
 8007b36:	d102      	bne.n	8007b3e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007b38:	4b26      	ldr	r3, [pc, #152]	@ (8007bd4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007b3a:	613b      	str	r3, [r7, #16]
 8007b3c:	e03e      	b.n	8007bbc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007b3e:	4b23      	ldr	r3, [pc, #140]	@ (8007bcc <HAL_RCC_GetSysClockFreq+0xb8>)
 8007b40:	689b      	ldr	r3, [r3, #8]
 8007b42:	f003 030c 	and.w	r3, r3, #12
 8007b46:	2b0c      	cmp	r3, #12
 8007b48:	d136      	bne.n	8007bb8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007b4a:	4b20      	ldr	r3, [pc, #128]	@ (8007bcc <HAL_RCC_GetSysClockFreq+0xb8>)
 8007b4c:	68db      	ldr	r3, [r3, #12]
 8007b4e:	f003 0303 	and.w	r3, r3, #3
 8007b52:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007b54:	4b1d      	ldr	r3, [pc, #116]	@ (8007bcc <HAL_RCC_GetSysClockFreq+0xb8>)
 8007b56:	68db      	ldr	r3, [r3, #12]
 8007b58:	091b      	lsrs	r3, r3, #4
 8007b5a:	f003 030f 	and.w	r3, r3, #15
 8007b5e:	3301      	adds	r3, #1
 8007b60:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	2b03      	cmp	r3, #3
 8007b66:	d10c      	bne.n	8007b82 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007b68:	4a1a      	ldr	r2, [pc, #104]	@ (8007bd4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007b6a:	68bb      	ldr	r3, [r7, #8]
 8007b6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b70:	4a16      	ldr	r2, [pc, #88]	@ (8007bcc <HAL_RCC_GetSysClockFreq+0xb8>)
 8007b72:	68d2      	ldr	r2, [r2, #12]
 8007b74:	0a12      	lsrs	r2, r2, #8
 8007b76:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007b7a:	fb02 f303 	mul.w	r3, r2, r3
 8007b7e:	617b      	str	r3, [r7, #20]
      break;
 8007b80:	e00c      	b.n	8007b9c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007b82:	4a13      	ldr	r2, [pc, #76]	@ (8007bd0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007b84:	68bb      	ldr	r3, [r7, #8]
 8007b86:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b8a:	4a10      	ldr	r2, [pc, #64]	@ (8007bcc <HAL_RCC_GetSysClockFreq+0xb8>)
 8007b8c:	68d2      	ldr	r2, [r2, #12]
 8007b8e:	0a12      	lsrs	r2, r2, #8
 8007b90:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007b94:	fb02 f303 	mul.w	r3, r2, r3
 8007b98:	617b      	str	r3, [r7, #20]
      break;
 8007b9a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8007bcc <HAL_RCC_GetSysClockFreq+0xb8>)
 8007b9e:	68db      	ldr	r3, [r3, #12]
 8007ba0:	0e5b      	lsrs	r3, r3, #25
 8007ba2:	f003 0303 	and.w	r3, r3, #3
 8007ba6:	3301      	adds	r3, #1
 8007ba8:	005b      	lsls	r3, r3, #1
 8007baa:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007bac:	697a      	ldr	r2, [r7, #20]
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bb4:	613b      	str	r3, [r7, #16]
 8007bb6:	e001      	b.n	8007bbc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007bb8:	2300      	movs	r3, #0
 8007bba:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007bbc:	693b      	ldr	r3, [r7, #16]
}
 8007bbe:	4618      	mov	r0, r3
 8007bc0:	371c      	adds	r7, #28
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc8:	4770      	bx	lr
 8007bca:	bf00      	nop
 8007bcc:	40021000 	.word	0x40021000
 8007bd0:	00f42400 	.word	0x00f42400
 8007bd4:	007a1200 	.word	0x007a1200

08007bd8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007bd8:	b480      	push	{r7}
 8007bda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007bdc:	4b03      	ldr	r3, [pc, #12]	@ (8007bec <HAL_RCC_GetHCLKFreq+0x14>)
 8007bde:	681b      	ldr	r3, [r3, #0]
}
 8007be0:	4618      	mov	r0, r3
 8007be2:	46bd      	mov	sp, r7
 8007be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be8:	4770      	bx	lr
 8007bea:	bf00      	nop
 8007bec:	20000000 	.word	0x20000000

08007bf0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007bf4:	f7ff fff0 	bl	8007bd8 <HAL_RCC_GetHCLKFreq>
 8007bf8:	4602      	mov	r2, r0
 8007bfa:	4b06      	ldr	r3, [pc, #24]	@ (8007c14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007bfc:	689b      	ldr	r3, [r3, #8]
 8007bfe:	0a1b      	lsrs	r3, r3, #8
 8007c00:	f003 0307 	and.w	r3, r3, #7
 8007c04:	4904      	ldr	r1, [pc, #16]	@ (8007c18 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007c06:	5ccb      	ldrb	r3, [r1, r3]
 8007c08:	f003 031f 	and.w	r3, r3, #31
 8007c0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c10:	4618      	mov	r0, r3
 8007c12:	bd80      	pop	{r7, pc}
 8007c14:	40021000 	.word	0x40021000
 8007c18:	0800d848 	.word	0x0800d848

08007c1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007c20:	f7ff ffda 	bl	8007bd8 <HAL_RCC_GetHCLKFreq>
 8007c24:	4602      	mov	r2, r0
 8007c26:	4b06      	ldr	r3, [pc, #24]	@ (8007c40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007c28:	689b      	ldr	r3, [r3, #8]
 8007c2a:	0adb      	lsrs	r3, r3, #11
 8007c2c:	f003 0307 	and.w	r3, r3, #7
 8007c30:	4904      	ldr	r1, [pc, #16]	@ (8007c44 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007c32:	5ccb      	ldrb	r3, [r1, r3]
 8007c34:	f003 031f 	and.w	r3, r3, #31
 8007c38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	bd80      	pop	{r7, pc}
 8007c40:	40021000 	.word	0x40021000
 8007c44:	0800d848 	.word	0x0800d848

08007c48 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007c48:	b480      	push	{r7}
 8007c4a:	b083      	sub	sp, #12
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
 8007c50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	220f      	movs	r2, #15
 8007c56:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8007c58:	4b12      	ldr	r3, [pc, #72]	@ (8007ca4 <HAL_RCC_GetClockConfig+0x5c>)
 8007c5a:	689b      	ldr	r3, [r3, #8]
 8007c5c:	f003 0203 	and.w	r2, r3, #3
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8007c64:	4b0f      	ldr	r3, [pc, #60]	@ (8007ca4 <HAL_RCC_GetClockConfig+0x5c>)
 8007c66:	689b      	ldr	r3, [r3, #8]
 8007c68:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8007c70:	4b0c      	ldr	r3, [pc, #48]	@ (8007ca4 <HAL_RCC_GetClockConfig+0x5c>)
 8007c72:	689b      	ldr	r3, [r3, #8]
 8007c74:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8007c7c:	4b09      	ldr	r3, [pc, #36]	@ (8007ca4 <HAL_RCC_GetClockConfig+0x5c>)
 8007c7e:	689b      	ldr	r3, [r3, #8]
 8007c80:	08db      	lsrs	r3, r3, #3
 8007c82:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8007c8a:	4b07      	ldr	r3, [pc, #28]	@ (8007ca8 <HAL_RCC_GetClockConfig+0x60>)
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f003 020f 	and.w	r2, r3, #15
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	601a      	str	r2, [r3, #0]
}
 8007c96:	bf00      	nop
 8007c98:	370c      	adds	r7, #12
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca0:	4770      	bx	lr
 8007ca2:	bf00      	nop
 8007ca4:	40021000 	.word	0x40021000
 8007ca8:	40022000 	.word	0x40022000

08007cac <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007cac:	b480      	push	{r7}
 8007cae:	b087      	sub	sp, #28
 8007cb0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007cb2:	4b1e      	ldr	r3, [pc, #120]	@ (8007d2c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007cb4:	68db      	ldr	r3, [r3, #12]
 8007cb6:	f003 0303 	and.w	r3, r3, #3
 8007cba:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007cbc:	4b1b      	ldr	r3, [pc, #108]	@ (8007d2c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007cbe:	68db      	ldr	r3, [r3, #12]
 8007cc0:	091b      	lsrs	r3, r3, #4
 8007cc2:	f003 030f 	and.w	r3, r3, #15
 8007cc6:	3301      	adds	r3, #1
 8007cc8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007cca:	693b      	ldr	r3, [r7, #16]
 8007ccc:	2b03      	cmp	r3, #3
 8007cce:	d10c      	bne.n	8007cea <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007cd0:	4a17      	ldr	r2, [pc, #92]	@ (8007d30 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cd8:	4a14      	ldr	r2, [pc, #80]	@ (8007d2c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007cda:	68d2      	ldr	r2, [r2, #12]
 8007cdc:	0a12      	lsrs	r2, r2, #8
 8007cde:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007ce2:	fb02 f303 	mul.w	r3, r2, r3
 8007ce6:	617b      	str	r3, [r7, #20]
    break;
 8007ce8:	e00c      	b.n	8007d04 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007cea:	4a12      	ldr	r2, [pc, #72]	@ (8007d34 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cf2:	4a0e      	ldr	r2, [pc, #56]	@ (8007d2c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007cf4:	68d2      	ldr	r2, [r2, #12]
 8007cf6:	0a12      	lsrs	r2, r2, #8
 8007cf8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007cfc:	fb02 f303 	mul.w	r3, r2, r3
 8007d00:	617b      	str	r3, [r7, #20]
    break;
 8007d02:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007d04:	4b09      	ldr	r3, [pc, #36]	@ (8007d2c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007d06:	68db      	ldr	r3, [r3, #12]
 8007d08:	0e5b      	lsrs	r3, r3, #25
 8007d0a:	f003 0303 	and.w	r3, r3, #3
 8007d0e:	3301      	adds	r3, #1
 8007d10:	005b      	lsls	r3, r3, #1
 8007d12:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007d14:	697a      	ldr	r2, [r7, #20]
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d1c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8007d1e:	687b      	ldr	r3, [r7, #4]
}
 8007d20:	4618      	mov	r0, r3
 8007d22:	371c      	adds	r7, #28
 8007d24:	46bd      	mov	sp, r7
 8007d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2a:	4770      	bx	lr
 8007d2c:	40021000 	.word	0x40021000
 8007d30:	007a1200 	.word	0x007a1200
 8007d34:	00f42400 	.word	0x00f42400

08007d38 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b086      	sub	sp, #24
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007d40:	2300      	movs	r3, #0
 8007d42:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007d44:	2300      	movs	r3, #0
 8007d46:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	f000 8098 	beq.w	8007e86 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007d56:	2300      	movs	r3, #0
 8007d58:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007d5a:	4b43      	ldr	r3, [pc, #268]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007d5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d10d      	bne.n	8007d82 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007d66:	4b40      	ldr	r3, [pc, #256]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007d68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d6a:	4a3f      	ldr	r2, [pc, #252]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007d6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007d70:	6593      	str	r3, [r2, #88]	@ 0x58
 8007d72:	4b3d      	ldr	r3, [pc, #244]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007d74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007d7a:	60bb      	str	r3, [r7, #8]
 8007d7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007d7e:	2301      	movs	r3, #1
 8007d80:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007d82:	4b3a      	ldr	r3, [pc, #232]	@ (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	4a39      	ldr	r2, [pc, #228]	@ (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007d88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007d8c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007d8e:	f7f9 ffa3 	bl	8001cd8 <HAL_GetTick>
 8007d92:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007d94:	e009      	b.n	8007daa <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007d96:	f7f9 ff9f 	bl	8001cd8 <HAL_GetTick>
 8007d9a:	4602      	mov	r2, r0
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	1ad3      	subs	r3, r2, r3
 8007da0:	2b02      	cmp	r3, #2
 8007da2:	d902      	bls.n	8007daa <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007da4:	2303      	movs	r3, #3
 8007da6:	74fb      	strb	r3, [r7, #19]
        break;
 8007da8:	e005      	b.n	8007db6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007daa:	4b30      	ldr	r3, [pc, #192]	@ (8007e6c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d0ef      	beq.n	8007d96 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8007db6:	7cfb      	ldrb	r3, [r7, #19]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d159      	bne.n	8007e70 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007dbc:	4b2a      	ldr	r3, [pc, #168]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007dbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007dc2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007dc6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007dc8:	697b      	ldr	r3, [r7, #20]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d01e      	beq.n	8007e0c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007dd2:	697a      	ldr	r2, [r7, #20]
 8007dd4:	429a      	cmp	r2, r3
 8007dd6:	d019      	beq.n	8007e0c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007dd8:	4b23      	ldr	r3, [pc, #140]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007dda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007dde:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007de2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007de4:	4b20      	ldr	r3, [pc, #128]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007de6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007dea:	4a1f      	ldr	r2, [pc, #124]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007dec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007df0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007df4:	4b1c      	ldr	r3, [pc, #112]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007dfa:	4a1b      	ldr	r2, [pc, #108]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007dfc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007e00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007e04:	4a18      	ldr	r2, [pc, #96]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007e06:	697b      	ldr	r3, [r7, #20]
 8007e08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007e0c:	697b      	ldr	r3, [r7, #20]
 8007e0e:	f003 0301 	and.w	r3, r3, #1
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d016      	beq.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e16:	f7f9 ff5f 	bl	8001cd8 <HAL_GetTick>
 8007e1a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007e1c:	e00b      	b.n	8007e36 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e1e:	f7f9 ff5b 	bl	8001cd8 <HAL_GetTick>
 8007e22:	4602      	mov	r2, r0
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	1ad3      	subs	r3, r2, r3
 8007e28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e2c:	4293      	cmp	r3, r2
 8007e2e:	d902      	bls.n	8007e36 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8007e30:	2303      	movs	r3, #3
 8007e32:	74fb      	strb	r3, [r7, #19]
            break;
 8007e34:	e006      	b.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007e36:	4b0c      	ldr	r3, [pc, #48]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007e38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e3c:	f003 0302 	and.w	r3, r3, #2
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d0ec      	beq.n	8007e1e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007e44:	7cfb      	ldrb	r3, [r7, #19]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d10b      	bne.n	8007e62 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007e4a:	4b07      	ldr	r3, [pc, #28]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007e4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e50:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e58:	4903      	ldr	r1, [pc, #12]	@ (8007e68 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007e5a:	4313      	orrs	r3, r2
 8007e5c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007e60:	e008      	b.n	8007e74 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007e62:	7cfb      	ldrb	r3, [r7, #19]
 8007e64:	74bb      	strb	r3, [r7, #18]
 8007e66:	e005      	b.n	8007e74 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007e68:	40021000 	.word	0x40021000
 8007e6c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e70:	7cfb      	ldrb	r3, [r7, #19]
 8007e72:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007e74:	7c7b      	ldrb	r3, [r7, #17]
 8007e76:	2b01      	cmp	r3, #1
 8007e78:	d105      	bne.n	8007e86 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007e7a:	4ba7      	ldr	r3, [pc, #668]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e7e:	4aa6      	ldr	r2, [pc, #664]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e80:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007e84:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	f003 0301 	and.w	r3, r3, #1
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d00a      	beq.n	8007ea8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007e92:	4ba1      	ldr	r3, [pc, #644]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007e94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e98:	f023 0203 	bic.w	r2, r3, #3
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	685b      	ldr	r3, [r3, #4]
 8007ea0:	499d      	ldr	r1, [pc, #628]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ea2:	4313      	orrs	r3, r2
 8007ea4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	f003 0302 	and.w	r3, r3, #2
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d00a      	beq.n	8007eca <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007eb4:	4b98      	ldr	r3, [pc, #608]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007eb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007eba:	f023 020c 	bic.w	r2, r3, #12
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	689b      	ldr	r3, [r3, #8]
 8007ec2:	4995      	ldr	r1, [pc, #596]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ec4:	4313      	orrs	r3, r2
 8007ec6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f003 0304 	and.w	r3, r3, #4
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d00a      	beq.n	8007eec <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007ed6:	4b90      	ldr	r3, [pc, #576]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ed8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007edc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	68db      	ldr	r3, [r3, #12]
 8007ee4:	498c      	ldr	r1, [pc, #560]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ee6:	4313      	orrs	r3, r2
 8007ee8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f003 0308 	and.w	r3, r3, #8
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d00a      	beq.n	8007f0e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007ef8:	4b87      	ldr	r3, [pc, #540]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007efa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007efe:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	691b      	ldr	r3, [r3, #16]
 8007f06:	4984      	ldr	r1, [pc, #528]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f08:	4313      	orrs	r3, r2
 8007f0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f003 0310 	and.w	r3, r3, #16
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d00a      	beq.n	8007f30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007f1a:	4b7f      	ldr	r3, [pc, #508]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f20:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	695b      	ldr	r3, [r3, #20]
 8007f28:	497b      	ldr	r1, [pc, #492]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f2a:	4313      	orrs	r3, r2
 8007f2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f003 0320 	and.w	r3, r3, #32
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d00a      	beq.n	8007f52 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007f3c:	4b76      	ldr	r3, [pc, #472]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f42:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	699b      	ldr	r3, [r3, #24]
 8007f4a:	4973      	ldr	r1, [pc, #460]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f4c:	4313      	orrs	r3, r2
 8007f4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d00a      	beq.n	8007f74 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007f5e:	4b6e      	ldr	r3, [pc, #440]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f64:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	69db      	ldr	r3, [r3, #28]
 8007f6c:	496a      	ldr	r1, [pc, #424]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f6e:	4313      	orrs	r3, r2
 8007f70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d00a      	beq.n	8007f96 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007f80:	4b65      	ldr	r3, [pc, #404]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f86:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6a1b      	ldr	r3, [r3, #32]
 8007f8e:	4962      	ldr	r1, [pc, #392]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007f90:	4313      	orrs	r3, r2
 8007f92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d00a      	beq.n	8007fb8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007fa2:	4b5d      	ldr	r3, [pc, #372]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007fa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007fa8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fb0:	4959      	ldr	r1, [pc, #356]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007fb2:	4313      	orrs	r3, r2
 8007fb4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d00a      	beq.n	8007fda <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007fc4:	4b54      	ldr	r3, [pc, #336]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007fc6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007fca:	f023 0203 	bic.w	r2, r3, #3
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fd2:	4951      	ldr	r1, [pc, #324]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007fd4:	4313      	orrs	r3, r2
 8007fd6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d00a      	beq.n	8007ffc <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007fe6:	4b4c      	ldr	r3, [pc, #304]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007fe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007fec:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ff4:	4948      	ldr	r1, [pc, #288]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ff6:	4313      	orrs	r3, r2
 8007ff8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008004:	2b00      	cmp	r3, #0
 8008006:	d015      	beq.n	8008034 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008008:	4b43      	ldr	r3, [pc, #268]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800800a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800800e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008016:	4940      	ldr	r1, [pc, #256]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008018:	4313      	orrs	r3, r2
 800801a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008022:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008026:	d105      	bne.n	8008034 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008028:	4b3b      	ldr	r3, [pc, #236]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800802a:	68db      	ldr	r3, [r3, #12]
 800802c:	4a3a      	ldr	r2, [pc, #232]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800802e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008032:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800803c:	2b00      	cmp	r3, #0
 800803e:	d015      	beq.n	800806c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008040:	4b35      	ldr	r3, [pc, #212]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008042:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008046:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800804e:	4932      	ldr	r1, [pc, #200]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008050:	4313      	orrs	r3, r2
 8008052:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800805a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800805e:	d105      	bne.n	800806c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008060:	4b2d      	ldr	r3, [pc, #180]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008062:	68db      	ldr	r3, [r3, #12]
 8008064:	4a2c      	ldr	r2, [pc, #176]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008066:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800806a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008074:	2b00      	cmp	r3, #0
 8008076:	d015      	beq.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008078:	4b27      	ldr	r3, [pc, #156]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800807a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800807e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008086:	4924      	ldr	r1, [pc, #144]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008088:	4313      	orrs	r3, r2
 800808a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008092:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008096:	d105      	bne.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008098:	4b1f      	ldr	r3, [pc, #124]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800809a:	68db      	ldr	r3, [r3, #12]
 800809c:	4a1e      	ldr	r2, [pc, #120]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800809e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80080a2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d015      	beq.n	80080dc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80080b0:	4b19      	ldr	r3, [pc, #100]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080b6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080be:	4916      	ldr	r1, [pc, #88]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080c0:	4313      	orrs	r3, r2
 80080c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80080ce:	d105      	bne.n	80080dc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80080d0:	4b11      	ldr	r3, [pc, #68]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080d2:	68db      	ldr	r3, [r3, #12]
 80080d4:	4a10      	ldr	r2, [pc, #64]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80080da:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d019      	beq.n	800811c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80080e8:	4b0b      	ldr	r3, [pc, #44]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080ee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080f6:	4908      	ldr	r1, [pc, #32]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080f8:	4313      	orrs	r3, r2
 80080fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008102:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008106:	d109      	bne.n	800811c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008108:	4b03      	ldr	r3, [pc, #12]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800810a:	68db      	ldr	r3, [r3, #12]
 800810c:	4a02      	ldr	r2, [pc, #8]	@ (8008118 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800810e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008112:	60d3      	str	r3, [r2, #12]
 8008114:	e002      	b.n	800811c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8008116:	bf00      	nop
 8008118:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008124:	2b00      	cmp	r3, #0
 8008126:	d015      	beq.n	8008154 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8008128:	4b29      	ldr	r3, [pc, #164]	@ (80081d0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800812a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800812e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008136:	4926      	ldr	r1, [pc, #152]	@ (80081d0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008138:	4313      	orrs	r3, r2
 800813a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008142:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008146:	d105      	bne.n	8008154 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008148:	4b21      	ldr	r3, [pc, #132]	@ (80081d0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800814a:	68db      	ldr	r3, [r3, #12]
 800814c:	4a20      	ldr	r2, [pc, #128]	@ (80081d0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800814e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008152:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800815c:	2b00      	cmp	r3, #0
 800815e:	d015      	beq.n	800818c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8008160:	4b1b      	ldr	r3, [pc, #108]	@ (80081d0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008162:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008166:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800816e:	4918      	ldr	r1, [pc, #96]	@ (80081d0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008170:	4313      	orrs	r3, r2
 8008172:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800817a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800817e:	d105      	bne.n	800818c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008180:	4b13      	ldr	r3, [pc, #76]	@ (80081d0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008182:	68db      	ldr	r3, [r3, #12]
 8008184:	4a12      	ldr	r2, [pc, #72]	@ (80081d0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008186:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800818a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008194:	2b00      	cmp	r3, #0
 8008196:	d015      	beq.n	80081c4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8008198:	4b0d      	ldr	r3, [pc, #52]	@ (80081d0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800819a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800819e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80081a6:	490a      	ldr	r1, [pc, #40]	@ (80081d0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80081a8:	4313      	orrs	r3, r2
 80081aa:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80081b2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80081b6:	d105      	bne.n	80081c4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80081b8:	4b05      	ldr	r3, [pc, #20]	@ (80081d0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80081ba:	68db      	ldr	r3, [r3, #12]
 80081bc:	4a04      	ldr	r2, [pc, #16]	@ (80081d0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80081be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80081c2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80081c4:	7cbb      	ldrb	r3, [r7, #18]
}
 80081c6:	4618      	mov	r0, r3
 80081c8:	3718      	adds	r7, #24
 80081ca:	46bd      	mov	sp, r7
 80081cc:	bd80      	pop	{r7, pc}
 80081ce:	bf00      	nop
 80081d0:	40021000 	.word	0x40021000

080081d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b082      	sub	sp, #8
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d101      	bne.n	80081e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80081e2:	2301      	movs	r3, #1
 80081e4:	e049      	b.n	800827a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80081ec:	b2db      	uxtb	r3, r3
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d106      	bne.n	8008200 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2200      	movs	r2, #0
 80081f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80081fa:	6878      	ldr	r0, [r7, #4]
 80081fc:	f000 f841 	bl	8008282 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2202      	movs	r2, #2
 8008204:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681a      	ldr	r2, [r3, #0]
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	3304      	adds	r3, #4
 8008210:	4619      	mov	r1, r3
 8008212:	4610      	mov	r0, r2
 8008214:	f000 fa30 	bl	8008678 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2201      	movs	r2, #1
 800821c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2201      	movs	r2, #1
 8008224:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2201      	movs	r2, #1
 800822c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2201      	movs	r2, #1
 8008234:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2201      	movs	r2, #1
 800823c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2201      	movs	r2, #1
 8008244:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2201      	movs	r2, #1
 800824c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2201      	movs	r2, #1
 8008254:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2201      	movs	r2, #1
 800825c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2201      	movs	r2, #1
 8008264:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2201      	movs	r2, #1
 800826c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	2201      	movs	r2, #1
 8008274:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008278:	2300      	movs	r3, #0
}
 800827a:	4618      	mov	r0, r3
 800827c:	3708      	adds	r7, #8
 800827e:	46bd      	mov	sp, r7
 8008280:	bd80      	pop	{r7, pc}

08008282 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8008282:	b480      	push	{r7}
 8008284:	b083      	sub	sp, #12
 8008286:	af00      	add	r7, sp, #0
 8008288:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800828a:	bf00      	nop
 800828c:	370c      	adds	r7, #12
 800828e:	46bd      	mov	sp, r7
 8008290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008294:	4770      	bx	lr
	...

08008298 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008298:	b480      	push	{r7}
 800829a:	b085      	sub	sp, #20
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80082a6:	b2db      	uxtb	r3, r3
 80082a8:	2b01      	cmp	r3, #1
 80082aa:	d001      	beq.n	80082b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80082ac:	2301      	movs	r3, #1
 80082ae:	e054      	b.n	800835a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2202      	movs	r2, #2
 80082b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	68da      	ldr	r2, [r3, #12]
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	f042 0201 	orr.w	r2, r2, #1
 80082c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	4a26      	ldr	r2, [pc, #152]	@ (8008368 <HAL_TIM_Base_Start_IT+0xd0>)
 80082ce:	4293      	cmp	r3, r2
 80082d0:	d022      	beq.n	8008318 <HAL_TIM_Base_Start_IT+0x80>
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80082da:	d01d      	beq.n	8008318 <HAL_TIM_Base_Start_IT+0x80>
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	4a22      	ldr	r2, [pc, #136]	@ (800836c <HAL_TIM_Base_Start_IT+0xd4>)
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d018      	beq.n	8008318 <HAL_TIM_Base_Start_IT+0x80>
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	4a21      	ldr	r2, [pc, #132]	@ (8008370 <HAL_TIM_Base_Start_IT+0xd8>)
 80082ec:	4293      	cmp	r3, r2
 80082ee:	d013      	beq.n	8008318 <HAL_TIM_Base_Start_IT+0x80>
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	4a1f      	ldr	r2, [pc, #124]	@ (8008374 <HAL_TIM_Base_Start_IT+0xdc>)
 80082f6:	4293      	cmp	r3, r2
 80082f8:	d00e      	beq.n	8008318 <HAL_TIM_Base_Start_IT+0x80>
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	4a1e      	ldr	r2, [pc, #120]	@ (8008378 <HAL_TIM_Base_Start_IT+0xe0>)
 8008300:	4293      	cmp	r3, r2
 8008302:	d009      	beq.n	8008318 <HAL_TIM_Base_Start_IT+0x80>
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	4a1c      	ldr	r2, [pc, #112]	@ (800837c <HAL_TIM_Base_Start_IT+0xe4>)
 800830a:	4293      	cmp	r3, r2
 800830c:	d004      	beq.n	8008318 <HAL_TIM_Base_Start_IT+0x80>
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	4a1b      	ldr	r2, [pc, #108]	@ (8008380 <HAL_TIM_Base_Start_IT+0xe8>)
 8008314:	4293      	cmp	r3, r2
 8008316:	d115      	bne.n	8008344 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	689a      	ldr	r2, [r3, #8]
 800831e:	4b19      	ldr	r3, [pc, #100]	@ (8008384 <HAL_TIM_Base_Start_IT+0xec>)
 8008320:	4013      	ands	r3, r2
 8008322:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	2b06      	cmp	r3, #6
 8008328:	d015      	beq.n	8008356 <HAL_TIM_Base_Start_IT+0xbe>
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008330:	d011      	beq.n	8008356 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	681a      	ldr	r2, [r3, #0]
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	f042 0201 	orr.w	r2, r2, #1
 8008340:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008342:	e008      	b.n	8008356 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	681a      	ldr	r2, [r3, #0]
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	f042 0201 	orr.w	r2, r2, #1
 8008352:	601a      	str	r2, [r3, #0]
 8008354:	e000      	b.n	8008358 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008356:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008358:	2300      	movs	r3, #0
}
 800835a:	4618      	mov	r0, r3
 800835c:	3714      	adds	r7, #20
 800835e:	46bd      	mov	sp, r7
 8008360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008364:	4770      	bx	lr
 8008366:	bf00      	nop
 8008368:	40012c00 	.word	0x40012c00
 800836c:	40000400 	.word	0x40000400
 8008370:	40000800 	.word	0x40000800
 8008374:	40000c00 	.word	0x40000c00
 8008378:	40013400 	.word	0x40013400
 800837c:	40014000 	.word	0x40014000
 8008380:	40015000 	.word	0x40015000
 8008384:	00010007 	.word	0x00010007

08008388 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b084      	sub	sp, #16
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	68db      	ldr	r3, [r3, #12]
 8008396:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	691b      	ldr	r3, [r3, #16]
 800839e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80083a0:	68bb      	ldr	r3, [r7, #8]
 80083a2:	f003 0302 	and.w	r3, r3, #2
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d020      	beq.n	80083ec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	f003 0302 	and.w	r3, r3, #2
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d01b      	beq.n	80083ec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	f06f 0202 	mvn.w	r2, #2
 80083bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	2201      	movs	r2, #1
 80083c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	699b      	ldr	r3, [r3, #24]
 80083ca:	f003 0303 	and.w	r3, r3, #3
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d003      	beq.n	80083da <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f000 f931 	bl	800863a <HAL_TIM_IC_CaptureCallback>
 80083d8:	e005      	b.n	80083e6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80083da:	6878      	ldr	r0, [r7, #4]
 80083dc:	f000 f923 	bl	8008626 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80083e0:	6878      	ldr	r0, [r7, #4]
 80083e2:	f000 f934 	bl	800864e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2200      	movs	r2, #0
 80083ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80083ec:	68bb      	ldr	r3, [r7, #8]
 80083ee:	f003 0304 	and.w	r3, r3, #4
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d020      	beq.n	8008438 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	f003 0304 	and.w	r3, r3, #4
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d01b      	beq.n	8008438 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f06f 0204 	mvn.w	r2, #4
 8008408:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	2202      	movs	r2, #2
 800840e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	699b      	ldr	r3, [r3, #24]
 8008416:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800841a:	2b00      	cmp	r3, #0
 800841c:	d003      	beq.n	8008426 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800841e:	6878      	ldr	r0, [r7, #4]
 8008420:	f000 f90b 	bl	800863a <HAL_TIM_IC_CaptureCallback>
 8008424:	e005      	b.n	8008432 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008426:	6878      	ldr	r0, [r7, #4]
 8008428:	f000 f8fd 	bl	8008626 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800842c:	6878      	ldr	r0, [r7, #4]
 800842e:	f000 f90e 	bl	800864e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2200      	movs	r2, #0
 8008436:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008438:	68bb      	ldr	r3, [r7, #8]
 800843a:	f003 0308 	and.w	r3, r3, #8
 800843e:	2b00      	cmp	r3, #0
 8008440:	d020      	beq.n	8008484 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	f003 0308 	and.w	r3, r3, #8
 8008448:	2b00      	cmp	r3, #0
 800844a:	d01b      	beq.n	8008484 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f06f 0208 	mvn.w	r2, #8
 8008454:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2204      	movs	r2, #4
 800845a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	69db      	ldr	r3, [r3, #28]
 8008462:	f003 0303 	and.w	r3, r3, #3
 8008466:	2b00      	cmp	r3, #0
 8008468:	d003      	beq.n	8008472 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	f000 f8e5 	bl	800863a <HAL_TIM_IC_CaptureCallback>
 8008470:	e005      	b.n	800847e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008472:	6878      	ldr	r0, [r7, #4]
 8008474:	f000 f8d7 	bl	8008626 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008478:	6878      	ldr	r0, [r7, #4]
 800847a:	f000 f8e8 	bl	800864e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	2200      	movs	r2, #0
 8008482:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008484:	68bb      	ldr	r3, [r7, #8]
 8008486:	f003 0310 	and.w	r3, r3, #16
 800848a:	2b00      	cmp	r3, #0
 800848c:	d020      	beq.n	80084d0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	f003 0310 	and.w	r3, r3, #16
 8008494:	2b00      	cmp	r3, #0
 8008496:	d01b      	beq.n	80084d0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	f06f 0210 	mvn.w	r2, #16
 80084a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	2208      	movs	r2, #8
 80084a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	69db      	ldr	r3, [r3, #28]
 80084ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d003      	beq.n	80084be <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80084b6:	6878      	ldr	r0, [r7, #4]
 80084b8:	f000 f8bf 	bl	800863a <HAL_TIM_IC_CaptureCallback>
 80084bc:	e005      	b.n	80084ca <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80084be:	6878      	ldr	r0, [r7, #4]
 80084c0:	f000 f8b1 	bl	8008626 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80084c4:	6878      	ldr	r0, [r7, #4]
 80084c6:	f000 f8c2 	bl	800864e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	2200      	movs	r2, #0
 80084ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80084d0:	68bb      	ldr	r3, [r7, #8]
 80084d2:	f003 0301 	and.w	r3, r3, #1
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d00c      	beq.n	80084f4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	f003 0301 	and.w	r3, r3, #1
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d007      	beq.n	80084f4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	f06f 0201 	mvn.w	r2, #1
 80084ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80084ee:	6878      	ldr	r0, [r7, #4]
 80084f0:	f7f8 ffbe 	bl	8001470 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d104      	bne.n	8008508 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008504:	2b00      	cmp	r3, #0
 8008506:	d00c      	beq.n	8008522 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800850e:	2b00      	cmp	r3, #0
 8008510:	d007      	beq.n	8008522 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800851a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800851c:	6878      	ldr	r0, [r7, #4]
 800851e:	f000 f969 	bl	80087f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008522:	68bb      	ldr	r3, [r7, #8]
 8008524:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008528:	2b00      	cmp	r3, #0
 800852a:	d00c      	beq.n	8008546 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008532:	2b00      	cmp	r3, #0
 8008534:	d007      	beq.n	8008546 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800853e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008540:	6878      	ldr	r0, [r7, #4]
 8008542:	f000 f961 	bl	8008808 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008546:	68bb      	ldr	r3, [r7, #8]
 8008548:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800854c:	2b00      	cmp	r3, #0
 800854e:	d00c      	beq.n	800856a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008556:	2b00      	cmp	r3, #0
 8008558:	d007      	beq.n	800856a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008562:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008564:	6878      	ldr	r0, [r7, #4]
 8008566:	f000 f87c 	bl	8008662 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800856a:	68bb      	ldr	r3, [r7, #8]
 800856c:	f003 0320 	and.w	r3, r3, #32
 8008570:	2b00      	cmp	r3, #0
 8008572:	d00c      	beq.n	800858e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	f003 0320 	and.w	r3, r3, #32
 800857a:	2b00      	cmp	r3, #0
 800857c:	d007      	beq.n	800858e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	f06f 0220 	mvn.w	r2, #32
 8008586:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008588:	6878      	ldr	r0, [r7, #4]
 800858a:	f000 f929 	bl	80087e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800858e:	68bb      	ldr	r3, [r7, #8]
 8008590:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008594:	2b00      	cmp	r3, #0
 8008596:	d00c      	beq.n	80085b2 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d007      	beq.n	80085b2 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80085aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80085ac:	6878      	ldr	r0, [r7, #4]
 80085ae:	f000 f935 	bl	800881c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80085b2:	68bb      	ldr	r3, [r7, #8]
 80085b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d00c      	beq.n	80085d6 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d007      	beq.n	80085d6 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80085ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80085d0:	6878      	ldr	r0, [r7, #4]
 80085d2:	f000 f92d 	bl	8008830 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80085d6:	68bb      	ldr	r3, [r7, #8]
 80085d8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d00c      	beq.n	80085fa <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d007      	beq.n	80085fa <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80085f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80085f4:	6878      	ldr	r0, [r7, #4]
 80085f6:	f000 f925 	bl	8008844 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80085fa:	68bb      	ldr	r3, [r7, #8]
 80085fc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008600:	2b00      	cmp	r3, #0
 8008602:	d00c      	beq.n	800861e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800860a:	2b00      	cmp	r3, #0
 800860c:	d007      	beq.n	800861e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8008616:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8008618:	6878      	ldr	r0, [r7, #4]
 800861a:	f000 f91d 	bl	8008858 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800861e:	bf00      	nop
 8008620:	3710      	adds	r7, #16
 8008622:	46bd      	mov	sp, r7
 8008624:	bd80      	pop	{r7, pc}

08008626 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008626:	b480      	push	{r7}
 8008628:	b083      	sub	sp, #12
 800862a:	af00      	add	r7, sp, #0
 800862c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800862e:	bf00      	nop
 8008630:	370c      	adds	r7, #12
 8008632:	46bd      	mov	sp, r7
 8008634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008638:	4770      	bx	lr

0800863a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800863a:	b480      	push	{r7}
 800863c:	b083      	sub	sp, #12
 800863e:	af00      	add	r7, sp, #0
 8008640:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008642:	bf00      	nop
 8008644:	370c      	adds	r7, #12
 8008646:	46bd      	mov	sp, r7
 8008648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864c:	4770      	bx	lr

0800864e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800864e:	b480      	push	{r7}
 8008650:	b083      	sub	sp, #12
 8008652:	af00      	add	r7, sp, #0
 8008654:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008656:	bf00      	nop
 8008658:	370c      	adds	r7, #12
 800865a:	46bd      	mov	sp, r7
 800865c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008660:	4770      	bx	lr

08008662 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008662:	b480      	push	{r7}
 8008664:	b083      	sub	sp, #12
 8008666:	af00      	add	r7, sp, #0
 8008668:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800866a:	bf00      	nop
 800866c:	370c      	adds	r7, #12
 800866e:	46bd      	mov	sp, r7
 8008670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008674:	4770      	bx	lr
	...

08008678 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008678:	b480      	push	{r7}
 800867a:	b085      	sub	sp, #20
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
 8008680:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	4a4c      	ldr	r2, [pc, #304]	@ (80087bc <TIM_Base_SetConfig+0x144>)
 800868c:	4293      	cmp	r3, r2
 800868e:	d017      	beq.n	80086c0 <TIM_Base_SetConfig+0x48>
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008696:	d013      	beq.n	80086c0 <TIM_Base_SetConfig+0x48>
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	4a49      	ldr	r2, [pc, #292]	@ (80087c0 <TIM_Base_SetConfig+0x148>)
 800869c:	4293      	cmp	r3, r2
 800869e:	d00f      	beq.n	80086c0 <TIM_Base_SetConfig+0x48>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	4a48      	ldr	r2, [pc, #288]	@ (80087c4 <TIM_Base_SetConfig+0x14c>)
 80086a4:	4293      	cmp	r3, r2
 80086a6:	d00b      	beq.n	80086c0 <TIM_Base_SetConfig+0x48>
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	4a47      	ldr	r2, [pc, #284]	@ (80087c8 <TIM_Base_SetConfig+0x150>)
 80086ac:	4293      	cmp	r3, r2
 80086ae:	d007      	beq.n	80086c0 <TIM_Base_SetConfig+0x48>
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	4a46      	ldr	r2, [pc, #280]	@ (80087cc <TIM_Base_SetConfig+0x154>)
 80086b4:	4293      	cmp	r3, r2
 80086b6:	d003      	beq.n	80086c0 <TIM_Base_SetConfig+0x48>
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	4a45      	ldr	r2, [pc, #276]	@ (80087d0 <TIM_Base_SetConfig+0x158>)
 80086bc:	4293      	cmp	r3, r2
 80086be:	d108      	bne.n	80086d2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80086c8:	683b      	ldr	r3, [r7, #0]
 80086ca:	685b      	ldr	r3, [r3, #4]
 80086cc:	68fa      	ldr	r2, [r7, #12]
 80086ce:	4313      	orrs	r3, r2
 80086d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	4a39      	ldr	r2, [pc, #228]	@ (80087bc <TIM_Base_SetConfig+0x144>)
 80086d6:	4293      	cmp	r3, r2
 80086d8:	d023      	beq.n	8008722 <TIM_Base_SetConfig+0xaa>
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086e0:	d01f      	beq.n	8008722 <TIM_Base_SetConfig+0xaa>
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	4a36      	ldr	r2, [pc, #216]	@ (80087c0 <TIM_Base_SetConfig+0x148>)
 80086e6:	4293      	cmp	r3, r2
 80086e8:	d01b      	beq.n	8008722 <TIM_Base_SetConfig+0xaa>
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	4a35      	ldr	r2, [pc, #212]	@ (80087c4 <TIM_Base_SetConfig+0x14c>)
 80086ee:	4293      	cmp	r3, r2
 80086f0:	d017      	beq.n	8008722 <TIM_Base_SetConfig+0xaa>
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	4a34      	ldr	r2, [pc, #208]	@ (80087c8 <TIM_Base_SetConfig+0x150>)
 80086f6:	4293      	cmp	r3, r2
 80086f8:	d013      	beq.n	8008722 <TIM_Base_SetConfig+0xaa>
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	4a33      	ldr	r2, [pc, #204]	@ (80087cc <TIM_Base_SetConfig+0x154>)
 80086fe:	4293      	cmp	r3, r2
 8008700:	d00f      	beq.n	8008722 <TIM_Base_SetConfig+0xaa>
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	4a33      	ldr	r2, [pc, #204]	@ (80087d4 <TIM_Base_SetConfig+0x15c>)
 8008706:	4293      	cmp	r3, r2
 8008708:	d00b      	beq.n	8008722 <TIM_Base_SetConfig+0xaa>
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	4a32      	ldr	r2, [pc, #200]	@ (80087d8 <TIM_Base_SetConfig+0x160>)
 800870e:	4293      	cmp	r3, r2
 8008710:	d007      	beq.n	8008722 <TIM_Base_SetConfig+0xaa>
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	4a31      	ldr	r2, [pc, #196]	@ (80087dc <TIM_Base_SetConfig+0x164>)
 8008716:	4293      	cmp	r3, r2
 8008718:	d003      	beq.n	8008722 <TIM_Base_SetConfig+0xaa>
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	4a2c      	ldr	r2, [pc, #176]	@ (80087d0 <TIM_Base_SetConfig+0x158>)
 800871e:	4293      	cmp	r3, r2
 8008720:	d108      	bne.n	8008734 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008728:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	68db      	ldr	r3, [r3, #12]
 800872e:	68fa      	ldr	r2, [r7, #12]
 8008730:	4313      	orrs	r3, r2
 8008732:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	695b      	ldr	r3, [r3, #20]
 800873e:	4313      	orrs	r3, r2
 8008740:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	68fa      	ldr	r2, [r7, #12]
 8008746:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008748:	683b      	ldr	r3, [r7, #0]
 800874a:	689a      	ldr	r2, [r3, #8]
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	681a      	ldr	r2, [r3, #0]
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	4a18      	ldr	r2, [pc, #96]	@ (80087bc <TIM_Base_SetConfig+0x144>)
 800875c:	4293      	cmp	r3, r2
 800875e:	d013      	beq.n	8008788 <TIM_Base_SetConfig+0x110>
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	4a1a      	ldr	r2, [pc, #104]	@ (80087cc <TIM_Base_SetConfig+0x154>)
 8008764:	4293      	cmp	r3, r2
 8008766:	d00f      	beq.n	8008788 <TIM_Base_SetConfig+0x110>
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	4a1a      	ldr	r2, [pc, #104]	@ (80087d4 <TIM_Base_SetConfig+0x15c>)
 800876c:	4293      	cmp	r3, r2
 800876e:	d00b      	beq.n	8008788 <TIM_Base_SetConfig+0x110>
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	4a19      	ldr	r2, [pc, #100]	@ (80087d8 <TIM_Base_SetConfig+0x160>)
 8008774:	4293      	cmp	r3, r2
 8008776:	d007      	beq.n	8008788 <TIM_Base_SetConfig+0x110>
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	4a18      	ldr	r2, [pc, #96]	@ (80087dc <TIM_Base_SetConfig+0x164>)
 800877c:	4293      	cmp	r3, r2
 800877e:	d003      	beq.n	8008788 <TIM_Base_SetConfig+0x110>
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	4a13      	ldr	r2, [pc, #76]	@ (80087d0 <TIM_Base_SetConfig+0x158>)
 8008784:	4293      	cmp	r3, r2
 8008786:	d103      	bne.n	8008790 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008788:	683b      	ldr	r3, [r7, #0]
 800878a:	691a      	ldr	r2, [r3, #16]
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2201      	movs	r2, #1
 8008794:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	691b      	ldr	r3, [r3, #16]
 800879a:	f003 0301 	and.w	r3, r3, #1
 800879e:	2b01      	cmp	r3, #1
 80087a0:	d105      	bne.n	80087ae <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	691b      	ldr	r3, [r3, #16]
 80087a6:	f023 0201 	bic.w	r2, r3, #1
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	611a      	str	r2, [r3, #16]
  }
}
 80087ae:	bf00      	nop
 80087b0:	3714      	adds	r7, #20
 80087b2:	46bd      	mov	sp, r7
 80087b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b8:	4770      	bx	lr
 80087ba:	bf00      	nop
 80087bc:	40012c00 	.word	0x40012c00
 80087c0:	40000400 	.word	0x40000400
 80087c4:	40000800 	.word	0x40000800
 80087c8:	40000c00 	.word	0x40000c00
 80087cc:	40013400 	.word	0x40013400
 80087d0:	40015000 	.word	0x40015000
 80087d4:	40014000 	.word	0x40014000
 80087d8:	40014400 	.word	0x40014400
 80087dc:	40014800 	.word	0x40014800

080087e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80087e0:	b480      	push	{r7}
 80087e2:	b083      	sub	sp, #12
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80087e8:	bf00      	nop
 80087ea:	370c      	adds	r7, #12
 80087ec:	46bd      	mov	sp, r7
 80087ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f2:	4770      	bx	lr

080087f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80087f4:	b480      	push	{r7}
 80087f6:	b083      	sub	sp, #12
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80087fc:	bf00      	nop
 80087fe:	370c      	adds	r7, #12
 8008800:	46bd      	mov	sp, r7
 8008802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008806:	4770      	bx	lr

08008808 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008808:	b480      	push	{r7}
 800880a:	b083      	sub	sp, #12
 800880c:	af00      	add	r7, sp, #0
 800880e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008810:	bf00      	nop
 8008812:	370c      	adds	r7, #12
 8008814:	46bd      	mov	sp, r7
 8008816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881a:	4770      	bx	lr

0800881c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800881c:	b480      	push	{r7}
 800881e:	b083      	sub	sp, #12
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8008824:	bf00      	nop
 8008826:	370c      	adds	r7, #12
 8008828:	46bd      	mov	sp, r7
 800882a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882e:	4770      	bx	lr

08008830 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008830:	b480      	push	{r7}
 8008832:	b083      	sub	sp, #12
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008838:	bf00      	nop
 800883a:	370c      	adds	r7, #12
 800883c:	46bd      	mov	sp, r7
 800883e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008842:	4770      	bx	lr

08008844 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8008844:	b480      	push	{r7}
 8008846:	b083      	sub	sp, #12
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800884c:	bf00      	nop
 800884e:	370c      	adds	r7, #12
 8008850:	46bd      	mov	sp, r7
 8008852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008856:	4770      	bx	lr

08008858 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8008858:	b480      	push	{r7}
 800885a:	b083      	sub	sp, #12
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008860:	bf00      	nop
 8008862:	370c      	adds	r7, #12
 8008864:	46bd      	mov	sp, r7
 8008866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886a:	4770      	bx	lr

0800886c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800886c:	b580      	push	{r7, lr}
 800886e:	b082      	sub	sp, #8
 8008870:	af00      	add	r7, sp, #0
 8008872:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d101      	bne.n	800887e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800887a:	2301      	movs	r3, #1
 800887c:	e042      	b.n	8008904 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008884:	2b00      	cmp	r3, #0
 8008886:	d106      	bne.n	8008896 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2200      	movs	r2, #0
 800888c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008890:	6878      	ldr	r0, [r7, #4]
 8008892:	f7f9 f837 	bl	8001904 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2224      	movs	r2, #36	@ 0x24
 800889a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	681a      	ldr	r2, [r3, #0]
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	f022 0201 	bic.w	r2, r2, #1
 80088ac:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d002      	beq.n	80088bc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80088b6:	6878      	ldr	r0, [r7, #4]
 80088b8:	f000 fe86 	bl	80095c8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80088bc:	6878      	ldr	r0, [r7, #4]
 80088be:	f000 fb87 	bl	8008fd0 <UART_SetConfig>
 80088c2:	4603      	mov	r3, r0
 80088c4:	2b01      	cmp	r3, #1
 80088c6:	d101      	bne.n	80088cc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80088c8:	2301      	movs	r3, #1
 80088ca:	e01b      	b.n	8008904 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	685a      	ldr	r2, [r3, #4]
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80088da:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	689a      	ldr	r2, [r3, #8]
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80088ea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	681a      	ldr	r2, [r3, #0]
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	f042 0201 	orr.w	r2, r2, #1
 80088fa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80088fc:	6878      	ldr	r0, [r7, #4]
 80088fe:	f000 ff05 	bl	800970c <UART_CheckIdleState>
 8008902:	4603      	mov	r3, r0
}
 8008904:	4618      	mov	r0, r3
 8008906:	3708      	adds	r7, #8
 8008908:	46bd      	mov	sp, r7
 800890a:	bd80      	pop	{r7, pc}

0800890c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800890c:	b580      	push	{r7, lr}
 800890e:	b0ba      	sub	sp, #232	@ 0xe8
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	69db      	ldr	r3, [r3, #28]
 800891a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	689b      	ldr	r3, [r3, #8]
 800892e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008932:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008936:	f640 030f 	movw	r3, #2063	@ 0x80f
 800893a:	4013      	ands	r3, r2
 800893c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008940:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008944:	2b00      	cmp	r3, #0
 8008946:	d11b      	bne.n	8008980 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008948:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800894c:	f003 0320 	and.w	r3, r3, #32
 8008950:	2b00      	cmp	r3, #0
 8008952:	d015      	beq.n	8008980 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008954:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008958:	f003 0320 	and.w	r3, r3, #32
 800895c:	2b00      	cmp	r3, #0
 800895e:	d105      	bne.n	800896c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008960:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008964:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008968:	2b00      	cmp	r3, #0
 800896a:	d009      	beq.n	8008980 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008970:	2b00      	cmp	r3, #0
 8008972:	f000 8300 	beq.w	8008f76 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800897a:	6878      	ldr	r0, [r7, #4]
 800897c:	4798      	blx	r3
      }
      return;
 800897e:	e2fa      	b.n	8008f76 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008980:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008984:	2b00      	cmp	r3, #0
 8008986:	f000 8123 	beq.w	8008bd0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800898a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800898e:	4b8d      	ldr	r3, [pc, #564]	@ (8008bc4 <HAL_UART_IRQHandler+0x2b8>)
 8008990:	4013      	ands	r3, r2
 8008992:	2b00      	cmp	r3, #0
 8008994:	d106      	bne.n	80089a4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008996:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800899a:	4b8b      	ldr	r3, [pc, #556]	@ (8008bc8 <HAL_UART_IRQHandler+0x2bc>)
 800899c:	4013      	ands	r3, r2
 800899e:	2b00      	cmp	r3, #0
 80089a0:	f000 8116 	beq.w	8008bd0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80089a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089a8:	f003 0301 	and.w	r3, r3, #1
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d011      	beq.n	80089d4 <HAL_UART_IRQHandler+0xc8>
 80089b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d00b      	beq.n	80089d4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	2201      	movs	r2, #1
 80089c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089ca:	f043 0201 	orr.w	r2, r3, #1
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80089d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089d8:	f003 0302 	and.w	r3, r3, #2
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d011      	beq.n	8008a04 <HAL_UART_IRQHandler+0xf8>
 80089e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80089e4:	f003 0301 	and.w	r3, r3, #1
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d00b      	beq.n	8008a04 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	2202      	movs	r2, #2
 80089f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089fa:	f043 0204 	orr.w	r2, r3, #4
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008a04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a08:	f003 0304 	and.w	r3, r3, #4
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d011      	beq.n	8008a34 <HAL_UART_IRQHandler+0x128>
 8008a10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008a14:	f003 0301 	and.w	r3, r3, #1
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d00b      	beq.n	8008a34 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	2204      	movs	r2, #4
 8008a22:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a2a:	f043 0202 	orr.w	r2, r3, #2
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008a34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a38:	f003 0308 	and.w	r3, r3, #8
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d017      	beq.n	8008a70 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008a40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a44:	f003 0320 	and.w	r3, r3, #32
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d105      	bne.n	8008a58 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008a4c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008a50:	4b5c      	ldr	r3, [pc, #368]	@ (8008bc4 <HAL_UART_IRQHandler+0x2b8>)
 8008a52:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d00b      	beq.n	8008a70 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	2208      	movs	r2, #8
 8008a5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a66:	f043 0208 	orr.w	r2, r3, #8
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008a70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a74:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d012      	beq.n	8008aa2 <HAL_UART_IRQHandler+0x196>
 8008a7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a80:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d00c      	beq.n	8008aa2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008a90:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a98:	f043 0220 	orr.w	r2, r3, #32
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	f000 8266 	beq.w	8008f7a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008aae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ab2:	f003 0320 	and.w	r3, r3, #32
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d013      	beq.n	8008ae2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008aba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008abe:	f003 0320 	and.w	r3, r3, #32
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d105      	bne.n	8008ad2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008ac6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008aca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d007      	beq.n	8008ae2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d003      	beq.n	8008ae2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ade:	6878      	ldr	r0, [r7, #4]
 8008ae0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ae8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	689b      	ldr	r3, [r3, #8]
 8008af2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008af6:	2b40      	cmp	r3, #64	@ 0x40
 8008af8:	d005      	beq.n	8008b06 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008afa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008afe:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d054      	beq.n	8008bb0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008b06:	6878      	ldr	r0, [r7, #4]
 8008b08:	f000 ff17 	bl	800993a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	689b      	ldr	r3, [r3, #8]
 8008b12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b16:	2b40      	cmp	r3, #64	@ 0x40
 8008b18:	d146      	bne.n	8008ba8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	3308      	adds	r3, #8
 8008b20:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b24:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008b28:	e853 3f00 	ldrex	r3, [r3]
 8008b2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008b30:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008b34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008b38:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	3308      	adds	r3, #8
 8008b42:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008b46:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008b4a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b4e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008b52:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008b56:	e841 2300 	strex	r3, r2, [r1]
 8008b5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008b5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d1d9      	bne.n	8008b1a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d017      	beq.n	8008ba0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b76:	4a15      	ldr	r2, [pc, #84]	@ (8008bcc <HAL_UART_IRQHandler+0x2c0>)
 8008b78:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b80:	4618      	mov	r0, r3
 8008b82:	f7fb fac8 	bl	8004116 <HAL_DMA_Abort_IT>
 8008b86:	4603      	mov	r3, r0
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d019      	beq.n	8008bc0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b94:	687a      	ldr	r2, [r7, #4]
 8008b96:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008b9a:	4610      	mov	r0, r2
 8008b9c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b9e:	e00f      	b.n	8008bc0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008ba0:	6878      	ldr	r0, [r7, #4]
 8008ba2:	f000 f9ff 	bl	8008fa4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ba6:	e00b      	b.n	8008bc0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008ba8:	6878      	ldr	r0, [r7, #4]
 8008baa:	f000 f9fb 	bl	8008fa4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bae:	e007      	b.n	8008bc0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008bb0:	6878      	ldr	r0, [r7, #4]
 8008bb2:	f000 f9f7 	bl	8008fa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	2200      	movs	r2, #0
 8008bba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008bbe:	e1dc      	b.n	8008f7a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bc0:	bf00      	nop
    return;
 8008bc2:	e1da      	b.n	8008f7a <HAL_UART_IRQHandler+0x66e>
 8008bc4:	10000001 	.word	0x10000001
 8008bc8:	04000120 	.word	0x04000120
 8008bcc:	08009a07 	.word	0x08009a07

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008bd4:	2b01      	cmp	r3, #1
 8008bd6:	f040 8170 	bne.w	8008eba <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008bda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bde:	f003 0310 	and.w	r3, r3, #16
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	f000 8169 	beq.w	8008eba <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008be8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008bec:	f003 0310 	and.w	r3, r3, #16
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	f000 8162 	beq.w	8008eba <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	2210      	movs	r2, #16
 8008bfc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	689b      	ldr	r3, [r3, #8]
 8008c04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c08:	2b40      	cmp	r3, #64	@ 0x40
 8008c0a:	f040 80d8 	bne.w	8008dbe <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	685b      	ldr	r3, [r3, #4]
 8008c18:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008c1c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	f000 80af 	beq.w	8008d84 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008c2c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008c30:	429a      	cmp	r2, r3
 8008c32:	f080 80a7 	bcs.w	8008d84 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008c3c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	f003 0320 	and.w	r3, r3, #32
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	f040 8087 	bne.w	8008d62 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c5c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008c60:	e853 3f00 	ldrex	r3, [r3]
 8008c64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008c68:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008c6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008c70:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	461a      	mov	r2, r3
 8008c7a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008c7e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008c82:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c86:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008c8a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008c8e:	e841 2300 	strex	r3, r2, [r1]
 8008c92:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008c96:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d1da      	bne.n	8008c54 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	3308      	adds	r3, #8
 8008ca4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ca6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008ca8:	e853 3f00 	ldrex	r3, [r3]
 8008cac:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008cae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008cb0:	f023 0301 	bic.w	r3, r3, #1
 8008cb4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	3308      	adds	r3, #8
 8008cbe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008cc2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008cc6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cc8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008cca:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008cce:	e841 2300 	strex	r3, r2, [r1]
 8008cd2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008cd4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d1e1      	bne.n	8008c9e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	3308      	adds	r3, #8
 8008ce0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ce2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008ce4:	e853 3f00 	ldrex	r3, [r3]
 8008ce8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008cea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008cec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008cf0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	3308      	adds	r3, #8
 8008cfa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008cfe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008d00:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d02:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008d04:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008d06:	e841 2300 	strex	r3, r2, [r1]
 8008d0a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008d0c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d1e3      	bne.n	8008cda <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	2220      	movs	r2, #32
 8008d16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	2200      	movs	r2, #0
 8008d1e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d28:	e853 3f00 	ldrex	r3, [r3]
 8008d2c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008d2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d30:	f023 0310 	bic.w	r3, r3, #16
 8008d34:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	461a      	mov	r2, r3
 8008d3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008d42:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008d44:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d46:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008d48:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008d4a:	e841 2300 	strex	r3, r2, [r1]
 8008d4e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008d50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d1e4      	bne.n	8008d20 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	f7fb f981 	bl	8004064 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	2202      	movs	r2, #2
 8008d66:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008d74:	b29b      	uxth	r3, r3
 8008d76:	1ad3      	subs	r3, r2, r3
 8008d78:	b29b      	uxth	r3, r3
 8008d7a:	4619      	mov	r1, r3
 8008d7c:	6878      	ldr	r0, [r7, #4]
 8008d7e:	f000 f91b 	bl	8008fb8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008d82:	e0fc      	b.n	8008f7e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008d8a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008d8e:	429a      	cmp	r2, r3
 8008d90:	f040 80f5 	bne.w	8008f7e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f003 0320 	and.w	r3, r3, #32
 8008da2:	2b20      	cmp	r3, #32
 8008da4:	f040 80eb 	bne.w	8008f7e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2202      	movs	r2, #2
 8008dac:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008db4:	4619      	mov	r1, r3
 8008db6:	6878      	ldr	r0, [r7, #4]
 8008db8:	f000 f8fe 	bl	8008fb8 <HAL_UARTEx_RxEventCallback>
      return;
 8008dbc:	e0df      	b.n	8008f7e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008dca:	b29b      	uxth	r3, r3
 8008dcc:	1ad3      	subs	r3, r2, r3
 8008dce:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008dd8:	b29b      	uxth	r3, r3
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	f000 80d1 	beq.w	8008f82 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8008de0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	f000 80cc 	beq.w	8008f82 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008df0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008df2:	e853 3f00 	ldrex	r3, [r3]
 8008df6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008df8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008dfa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008dfe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	461a      	mov	r2, r3
 8008e08:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008e0c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008e0e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e10:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008e12:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008e14:	e841 2300 	strex	r3, r2, [r1]
 8008e18:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008e1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d1e4      	bne.n	8008dea <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	3308      	adds	r3, #8
 8008e26:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e2a:	e853 3f00 	ldrex	r3, [r3]
 8008e2e:	623b      	str	r3, [r7, #32]
   return(result);
 8008e30:	6a3b      	ldr	r3, [r7, #32]
 8008e32:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008e36:	f023 0301 	bic.w	r3, r3, #1
 8008e3a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	3308      	adds	r3, #8
 8008e44:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008e48:	633a      	str	r2, [r7, #48]	@ 0x30
 8008e4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e4c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008e4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e50:	e841 2300 	strex	r3, r2, [r1]
 8008e54:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008e56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d1e1      	bne.n	8008e20 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	2220      	movs	r2, #32
 8008e60:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	2200      	movs	r2, #0
 8008e68:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e76:	693b      	ldr	r3, [r7, #16]
 8008e78:	e853 3f00 	ldrex	r3, [r3]
 8008e7c:	60fb      	str	r3, [r7, #12]
   return(result);
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	f023 0310 	bic.w	r3, r3, #16
 8008e84:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	461a      	mov	r2, r3
 8008e8e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008e92:	61fb      	str	r3, [r7, #28]
 8008e94:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e96:	69b9      	ldr	r1, [r7, #24]
 8008e98:	69fa      	ldr	r2, [r7, #28]
 8008e9a:	e841 2300 	strex	r3, r2, [r1]
 8008e9e:	617b      	str	r3, [r7, #20]
   return(result);
 8008ea0:	697b      	ldr	r3, [r7, #20]
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d1e4      	bne.n	8008e70 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	2202      	movs	r2, #2
 8008eaa:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008eac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008eb0:	4619      	mov	r1, r3
 8008eb2:	6878      	ldr	r0, [r7, #4]
 8008eb4:	f000 f880 	bl	8008fb8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008eb8:	e063      	b.n	8008f82 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008eba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ebe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d00e      	beq.n	8008ee4 <HAL_UART_IRQHandler+0x5d8>
 8008ec6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008eca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d008      	beq.n	8008ee4 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008eda:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008edc:	6878      	ldr	r0, [r7, #4]
 8008ede:	f000 fdcf 	bl	8009a80 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008ee2:	e051      	b.n	8008f88 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008ee4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ee8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d014      	beq.n	8008f1a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008ef0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ef4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d105      	bne.n	8008f08 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008efc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008f00:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d008      	beq.n	8008f1a <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d03a      	beq.n	8008f86 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008f14:	6878      	ldr	r0, [r7, #4]
 8008f16:	4798      	blx	r3
    }
    return;
 8008f18:	e035      	b.n	8008f86 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008f1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d009      	beq.n	8008f3a <HAL_UART_IRQHandler+0x62e>
 8008f26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d003      	beq.n	8008f3a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8008f32:	6878      	ldr	r0, [r7, #4]
 8008f34:	f000 fd79 	bl	8009a2a <UART_EndTransmit_IT>
    return;
 8008f38:	e026      	b.n	8008f88 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008f3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f3e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d009      	beq.n	8008f5a <HAL_UART_IRQHandler+0x64e>
 8008f46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f4a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d003      	beq.n	8008f5a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008f52:	6878      	ldr	r0, [r7, #4]
 8008f54:	f000 fda8 	bl	8009aa8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008f58:	e016      	b.n	8008f88 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008f5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f5e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d010      	beq.n	8008f88 <HAL_UART_IRQHandler+0x67c>
 8008f66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	da0c      	bge.n	8008f88 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	f000 fd90 	bl	8009a94 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008f74:	e008      	b.n	8008f88 <HAL_UART_IRQHandler+0x67c>
      return;
 8008f76:	bf00      	nop
 8008f78:	e006      	b.n	8008f88 <HAL_UART_IRQHandler+0x67c>
    return;
 8008f7a:	bf00      	nop
 8008f7c:	e004      	b.n	8008f88 <HAL_UART_IRQHandler+0x67c>
      return;
 8008f7e:	bf00      	nop
 8008f80:	e002      	b.n	8008f88 <HAL_UART_IRQHandler+0x67c>
      return;
 8008f82:	bf00      	nop
 8008f84:	e000      	b.n	8008f88 <HAL_UART_IRQHandler+0x67c>
    return;
 8008f86:	bf00      	nop
  }
}
 8008f88:	37e8      	adds	r7, #232	@ 0xe8
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	bd80      	pop	{r7, pc}
 8008f8e:	bf00      	nop

08008f90 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008f90:	b480      	push	{r7}
 8008f92:	b083      	sub	sp, #12
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008f98:	bf00      	nop
 8008f9a:	370c      	adds	r7, #12
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa2:	4770      	bx	lr

08008fa4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008fa4:	b480      	push	{r7}
 8008fa6:	b083      	sub	sp, #12
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008fac:	bf00      	nop
 8008fae:	370c      	adds	r7, #12
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb6:	4770      	bx	lr

08008fb8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008fb8:	b480      	push	{r7}
 8008fba:	b083      	sub	sp, #12
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
 8008fc0:	460b      	mov	r3, r1
 8008fc2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008fc4:	bf00      	nop
 8008fc6:	370c      	adds	r7, #12
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fce:	4770      	bx	lr

08008fd0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008fd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008fd4:	b08c      	sub	sp, #48	@ 0x30
 8008fd6:	af00      	add	r7, sp, #0
 8008fd8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008fda:	2300      	movs	r3, #0
 8008fdc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008fe0:	697b      	ldr	r3, [r7, #20]
 8008fe2:	689a      	ldr	r2, [r3, #8]
 8008fe4:	697b      	ldr	r3, [r7, #20]
 8008fe6:	691b      	ldr	r3, [r3, #16]
 8008fe8:	431a      	orrs	r2, r3
 8008fea:	697b      	ldr	r3, [r7, #20]
 8008fec:	695b      	ldr	r3, [r3, #20]
 8008fee:	431a      	orrs	r2, r3
 8008ff0:	697b      	ldr	r3, [r7, #20]
 8008ff2:	69db      	ldr	r3, [r3, #28]
 8008ff4:	4313      	orrs	r3, r2
 8008ff6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008ff8:	697b      	ldr	r3, [r7, #20]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	681a      	ldr	r2, [r3, #0]
 8008ffe:	4baa      	ldr	r3, [pc, #680]	@ (80092a8 <UART_SetConfig+0x2d8>)
 8009000:	4013      	ands	r3, r2
 8009002:	697a      	ldr	r2, [r7, #20]
 8009004:	6812      	ldr	r2, [r2, #0]
 8009006:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009008:	430b      	orrs	r3, r1
 800900a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800900c:	697b      	ldr	r3, [r7, #20]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	685b      	ldr	r3, [r3, #4]
 8009012:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009016:	697b      	ldr	r3, [r7, #20]
 8009018:	68da      	ldr	r2, [r3, #12]
 800901a:	697b      	ldr	r3, [r7, #20]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	430a      	orrs	r2, r1
 8009020:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009022:	697b      	ldr	r3, [r7, #20]
 8009024:	699b      	ldr	r3, [r3, #24]
 8009026:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009028:	697b      	ldr	r3, [r7, #20]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	4a9f      	ldr	r2, [pc, #636]	@ (80092ac <UART_SetConfig+0x2dc>)
 800902e:	4293      	cmp	r3, r2
 8009030:	d004      	beq.n	800903c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009032:	697b      	ldr	r3, [r7, #20]
 8009034:	6a1b      	ldr	r3, [r3, #32]
 8009036:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009038:	4313      	orrs	r3, r2
 800903a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800903c:	697b      	ldr	r3, [r7, #20]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	689b      	ldr	r3, [r3, #8]
 8009042:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8009046:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800904a:	697a      	ldr	r2, [r7, #20]
 800904c:	6812      	ldr	r2, [r2, #0]
 800904e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009050:	430b      	orrs	r3, r1
 8009052:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009054:	697b      	ldr	r3, [r7, #20]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800905a:	f023 010f 	bic.w	r1, r3, #15
 800905e:	697b      	ldr	r3, [r7, #20]
 8009060:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009062:	697b      	ldr	r3, [r7, #20]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	430a      	orrs	r2, r1
 8009068:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800906a:	697b      	ldr	r3, [r7, #20]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	4a90      	ldr	r2, [pc, #576]	@ (80092b0 <UART_SetConfig+0x2e0>)
 8009070:	4293      	cmp	r3, r2
 8009072:	d125      	bne.n	80090c0 <UART_SetConfig+0xf0>
 8009074:	4b8f      	ldr	r3, [pc, #572]	@ (80092b4 <UART_SetConfig+0x2e4>)
 8009076:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800907a:	f003 0303 	and.w	r3, r3, #3
 800907e:	2b03      	cmp	r3, #3
 8009080:	d81a      	bhi.n	80090b8 <UART_SetConfig+0xe8>
 8009082:	a201      	add	r2, pc, #4	@ (adr r2, 8009088 <UART_SetConfig+0xb8>)
 8009084:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009088:	08009099 	.word	0x08009099
 800908c:	080090a9 	.word	0x080090a9
 8009090:	080090a1 	.word	0x080090a1
 8009094:	080090b1 	.word	0x080090b1
 8009098:	2301      	movs	r3, #1
 800909a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800909e:	e116      	b.n	80092ce <UART_SetConfig+0x2fe>
 80090a0:	2302      	movs	r3, #2
 80090a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090a6:	e112      	b.n	80092ce <UART_SetConfig+0x2fe>
 80090a8:	2304      	movs	r3, #4
 80090aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090ae:	e10e      	b.n	80092ce <UART_SetConfig+0x2fe>
 80090b0:	2308      	movs	r3, #8
 80090b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090b6:	e10a      	b.n	80092ce <UART_SetConfig+0x2fe>
 80090b8:	2310      	movs	r3, #16
 80090ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090be:	e106      	b.n	80092ce <UART_SetConfig+0x2fe>
 80090c0:	697b      	ldr	r3, [r7, #20]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	4a7c      	ldr	r2, [pc, #496]	@ (80092b8 <UART_SetConfig+0x2e8>)
 80090c6:	4293      	cmp	r3, r2
 80090c8:	d138      	bne.n	800913c <UART_SetConfig+0x16c>
 80090ca:	4b7a      	ldr	r3, [pc, #488]	@ (80092b4 <UART_SetConfig+0x2e4>)
 80090cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090d0:	f003 030c 	and.w	r3, r3, #12
 80090d4:	2b0c      	cmp	r3, #12
 80090d6:	d82d      	bhi.n	8009134 <UART_SetConfig+0x164>
 80090d8:	a201      	add	r2, pc, #4	@ (adr r2, 80090e0 <UART_SetConfig+0x110>)
 80090da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090de:	bf00      	nop
 80090e0:	08009115 	.word	0x08009115
 80090e4:	08009135 	.word	0x08009135
 80090e8:	08009135 	.word	0x08009135
 80090ec:	08009135 	.word	0x08009135
 80090f0:	08009125 	.word	0x08009125
 80090f4:	08009135 	.word	0x08009135
 80090f8:	08009135 	.word	0x08009135
 80090fc:	08009135 	.word	0x08009135
 8009100:	0800911d 	.word	0x0800911d
 8009104:	08009135 	.word	0x08009135
 8009108:	08009135 	.word	0x08009135
 800910c:	08009135 	.word	0x08009135
 8009110:	0800912d 	.word	0x0800912d
 8009114:	2300      	movs	r3, #0
 8009116:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800911a:	e0d8      	b.n	80092ce <UART_SetConfig+0x2fe>
 800911c:	2302      	movs	r3, #2
 800911e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009122:	e0d4      	b.n	80092ce <UART_SetConfig+0x2fe>
 8009124:	2304      	movs	r3, #4
 8009126:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800912a:	e0d0      	b.n	80092ce <UART_SetConfig+0x2fe>
 800912c:	2308      	movs	r3, #8
 800912e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009132:	e0cc      	b.n	80092ce <UART_SetConfig+0x2fe>
 8009134:	2310      	movs	r3, #16
 8009136:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800913a:	e0c8      	b.n	80092ce <UART_SetConfig+0x2fe>
 800913c:	697b      	ldr	r3, [r7, #20]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	4a5e      	ldr	r2, [pc, #376]	@ (80092bc <UART_SetConfig+0x2ec>)
 8009142:	4293      	cmp	r3, r2
 8009144:	d125      	bne.n	8009192 <UART_SetConfig+0x1c2>
 8009146:	4b5b      	ldr	r3, [pc, #364]	@ (80092b4 <UART_SetConfig+0x2e4>)
 8009148:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800914c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009150:	2b30      	cmp	r3, #48	@ 0x30
 8009152:	d016      	beq.n	8009182 <UART_SetConfig+0x1b2>
 8009154:	2b30      	cmp	r3, #48	@ 0x30
 8009156:	d818      	bhi.n	800918a <UART_SetConfig+0x1ba>
 8009158:	2b20      	cmp	r3, #32
 800915a:	d00a      	beq.n	8009172 <UART_SetConfig+0x1a2>
 800915c:	2b20      	cmp	r3, #32
 800915e:	d814      	bhi.n	800918a <UART_SetConfig+0x1ba>
 8009160:	2b00      	cmp	r3, #0
 8009162:	d002      	beq.n	800916a <UART_SetConfig+0x19a>
 8009164:	2b10      	cmp	r3, #16
 8009166:	d008      	beq.n	800917a <UART_SetConfig+0x1aa>
 8009168:	e00f      	b.n	800918a <UART_SetConfig+0x1ba>
 800916a:	2300      	movs	r3, #0
 800916c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009170:	e0ad      	b.n	80092ce <UART_SetConfig+0x2fe>
 8009172:	2302      	movs	r3, #2
 8009174:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009178:	e0a9      	b.n	80092ce <UART_SetConfig+0x2fe>
 800917a:	2304      	movs	r3, #4
 800917c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009180:	e0a5      	b.n	80092ce <UART_SetConfig+0x2fe>
 8009182:	2308      	movs	r3, #8
 8009184:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009188:	e0a1      	b.n	80092ce <UART_SetConfig+0x2fe>
 800918a:	2310      	movs	r3, #16
 800918c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009190:	e09d      	b.n	80092ce <UART_SetConfig+0x2fe>
 8009192:	697b      	ldr	r3, [r7, #20]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	4a4a      	ldr	r2, [pc, #296]	@ (80092c0 <UART_SetConfig+0x2f0>)
 8009198:	4293      	cmp	r3, r2
 800919a:	d125      	bne.n	80091e8 <UART_SetConfig+0x218>
 800919c:	4b45      	ldr	r3, [pc, #276]	@ (80092b4 <UART_SetConfig+0x2e4>)
 800919e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091a2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80091a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80091a8:	d016      	beq.n	80091d8 <UART_SetConfig+0x208>
 80091aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80091ac:	d818      	bhi.n	80091e0 <UART_SetConfig+0x210>
 80091ae:	2b80      	cmp	r3, #128	@ 0x80
 80091b0:	d00a      	beq.n	80091c8 <UART_SetConfig+0x1f8>
 80091b2:	2b80      	cmp	r3, #128	@ 0x80
 80091b4:	d814      	bhi.n	80091e0 <UART_SetConfig+0x210>
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d002      	beq.n	80091c0 <UART_SetConfig+0x1f0>
 80091ba:	2b40      	cmp	r3, #64	@ 0x40
 80091bc:	d008      	beq.n	80091d0 <UART_SetConfig+0x200>
 80091be:	e00f      	b.n	80091e0 <UART_SetConfig+0x210>
 80091c0:	2300      	movs	r3, #0
 80091c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091c6:	e082      	b.n	80092ce <UART_SetConfig+0x2fe>
 80091c8:	2302      	movs	r3, #2
 80091ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091ce:	e07e      	b.n	80092ce <UART_SetConfig+0x2fe>
 80091d0:	2304      	movs	r3, #4
 80091d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091d6:	e07a      	b.n	80092ce <UART_SetConfig+0x2fe>
 80091d8:	2308      	movs	r3, #8
 80091da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091de:	e076      	b.n	80092ce <UART_SetConfig+0x2fe>
 80091e0:	2310      	movs	r3, #16
 80091e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091e6:	e072      	b.n	80092ce <UART_SetConfig+0x2fe>
 80091e8:	697b      	ldr	r3, [r7, #20]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	4a35      	ldr	r2, [pc, #212]	@ (80092c4 <UART_SetConfig+0x2f4>)
 80091ee:	4293      	cmp	r3, r2
 80091f0:	d12a      	bne.n	8009248 <UART_SetConfig+0x278>
 80091f2:	4b30      	ldr	r3, [pc, #192]	@ (80092b4 <UART_SetConfig+0x2e4>)
 80091f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80091fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009200:	d01a      	beq.n	8009238 <UART_SetConfig+0x268>
 8009202:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009206:	d81b      	bhi.n	8009240 <UART_SetConfig+0x270>
 8009208:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800920c:	d00c      	beq.n	8009228 <UART_SetConfig+0x258>
 800920e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009212:	d815      	bhi.n	8009240 <UART_SetConfig+0x270>
 8009214:	2b00      	cmp	r3, #0
 8009216:	d003      	beq.n	8009220 <UART_SetConfig+0x250>
 8009218:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800921c:	d008      	beq.n	8009230 <UART_SetConfig+0x260>
 800921e:	e00f      	b.n	8009240 <UART_SetConfig+0x270>
 8009220:	2300      	movs	r3, #0
 8009222:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009226:	e052      	b.n	80092ce <UART_SetConfig+0x2fe>
 8009228:	2302      	movs	r3, #2
 800922a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800922e:	e04e      	b.n	80092ce <UART_SetConfig+0x2fe>
 8009230:	2304      	movs	r3, #4
 8009232:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009236:	e04a      	b.n	80092ce <UART_SetConfig+0x2fe>
 8009238:	2308      	movs	r3, #8
 800923a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800923e:	e046      	b.n	80092ce <UART_SetConfig+0x2fe>
 8009240:	2310      	movs	r3, #16
 8009242:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009246:	e042      	b.n	80092ce <UART_SetConfig+0x2fe>
 8009248:	697b      	ldr	r3, [r7, #20]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	4a17      	ldr	r2, [pc, #92]	@ (80092ac <UART_SetConfig+0x2dc>)
 800924e:	4293      	cmp	r3, r2
 8009250:	d13a      	bne.n	80092c8 <UART_SetConfig+0x2f8>
 8009252:	4b18      	ldr	r3, [pc, #96]	@ (80092b4 <UART_SetConfig+0x2e4>)
 8009254:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009258:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800925c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009260:	d01a      	beq.n	8009298 <UART_SetConfig+0x2c8>
 8009262:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009266:	d81b      	bhi.n	80092a0 <UART_SetConfig+0x2d0>
 8009268:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800926c:	d00c      	beq.n	8009288 <UART_SetConfig+0x2b8>
 800926e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009272:	d815      	bhi.n	80092a0 <UART_SetConfig+0x2d0>
 8009274:	2b00      	cmp	r3, #0
 8009276:	d003      	beq.n	8009280 <UART_SetConfig+0x2b0>
 8009278:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800927c:	d008      	beq.n	8009290 <UART_SetConfig+0x2c0>
 800927e:	e00f      	b.n	80092a0 <UART_SetConfig+0x2d0>
 8009280:	2300      	movs	r3, #0
 8009282:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009286:	e022      	b.n	80092ce <UART_SetConfig+0x2fe>
 8009288:	2302      	movs	r3, #2
 800928a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800928e:	e01e      	b.n	80092ce <UART_SetConfig+0x2fe>
 8009290:	2304      	movs	r3, #4
 8009292:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009296:	e01a      	b.n	80092ce <UART_SetConfig+0x2fe>
 8009298:	2308      	movs	r3, #8
 800929a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800929e:	e016      	b.n	80092ce <UART_SetConfig+0x2fe>
 80092a0:	2310      	movs	r3, #16
 80092a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80092a6:	e012      	b.n	80092ce <UART_SetConfig+0x2fe>
 80092a8:	cfff69f3 	.word	0xcfff69f3
 80092ac:	40008000 	.word	0x40008000
 80092b0:	40013800 	.word	0x40013800
 80092b4:	40021000 	.word	0x40021000
 80092b8:	40004400 	.word	0x40004400
 80092bc:	40004800 	.word	0x40004800
 80092c0:	40004c00 	.word	0x40004c00
 80092c4:	40005000 	.word	0x40005000
 80092c8:	2310      	movs	r3, #16
 80092ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80092ce:	697b      	ldr	r3, [r7, #20]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	4aae      	ldr	r2, [pc, #696]	@ (800958c <UART_SetConfig+0x5bc>)
 80092d4:	4293      	cmp	r3, r2
 80092d6:	f040 8097 	bne.w	8009408 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80092da:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80092de:	2b08      	cmp	r3, #8
 80092e0:	d823      	bhi.n	800932a <UART_SetConfig+0x35a>
 80092e2:	a201      	add	r2, pc, #4	@ (adr r2, 80092e8 <UART_SetConfig+0x318>)
 80092e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092e8:	0800930d 	.word	0x0800930d
 80092ec:	0800932b 	.word	0x0800932b
 80092f0:	08009315 	.word	0x08009315
 80092f4:	0800932b 	.word	0x0800932b
 80092f8:	0800931b 	.word	0x0800931b
 80092fc:	0800932b 	.word	0x0800932b
 8009300:	0800932b 	.word	0x0800932b
 8009304:	0800932b 	.word	0x0800932b
 8009308:	08009323 	.word	0x08009323
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800930c:	f7fe fc70 	bl	8007bf0 <HAL_RCC_GetPCLK1Freq>
 8009310:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009312:	e010      	b.n	8009336 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009314:	4b9e      	ldr	r3, [pc, #632]	@ (8009590 <UART_SetConfig+0x5c0>)
 8009316:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009318:	e00d      	b.n	8009336 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800931a:	f7fe fbfb 	bl	8007b14 <HAL_RCC_GetSysClockFreq>
 800931e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009320:	e009      	b.n	8009336 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009322:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009326:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009328:	e005      	b.n	8009336 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800932a:	2300      	movs	r3, #0
 800932c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800932e:	2301      	movs	r3, #1
 8009330:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009334:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009338:	2b00      	cmp	r3, #0
 800933a:	f000 8130 	beq.w	800959e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800933e:	697b      	ldr	r3, [r7, #20]
 8009340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009342:	4a94      	ldr	r2, [pc, #592]	@ (8009594 <UART_SetConfig+0x5c4>)
 8009344:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009348:	461a      	mov	r2, r3
 800934a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800934c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009350:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009352:	697b      	ldr	r3, [r7, #20]
 8009354:	685a      	ldr	r2, [r3, #4]
 8009356:	4613      	mov	r3, r2
 8009358:	005b      	lsls	r3, r3, #1
 800935a:	4413      	add	r3, r2
 800935c:	69ba      	ldr	r2, [r7, #24]
 800935e:	429a      	cmp	r2, r3
 8009360:	d305      	bcc.n	800936e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009362:	697b      	ldr	r3, [r7, #20]
 8009364:	685b      	ldr	r3, [r3, #4]
 8009366:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009368:	69ba      	ldr	r2, [r7, #24]
 800936a:	429a      	cmp	r2, r3
 800936c:	d903      	bls.n	8009376 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800936e:	2301      	movs	r3, #1
 8009370:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009374:	e113      	b.n	800959e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009378:	2200      	movs	r2, #0
 800937a:	60bb      	str	r3, [r7, #8]
 800937c:	60fa      	str	r2, [r7, #12]
 800937e:	697b      	ldr	r3, [r7, #20]
 8009380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009382:	4a84      	ldr	r2, [pc, #528]	@ (8009594 <UART_SetConfig+0x5c4>)
 8009384:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009388:	b29b      	uxth	r3, r3
 800938a:	2200      	movs	r2, #0
 800938c:	603b      	str	r3, [r7, #0]
 800938e:	607a      	str	r2, [r7, #4]
 8009390:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009394:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009398:	f7f6 ff42 	bl	8000220 <__aeabi_uldivmod>
 800939c:	4602      	mov	r2, r0
 800939e:	460b      	mov	r3, r1
 80093a0:	4610      	mov	r0, r2
 80093a2:	4619      	mov	r1, r3
 80093a4:	f04f 0200 	mov.w	r2, #0
 80093a8:	f04f 0300 	mov.w	r3, #0
 80093ac:	020b      	lsls	r3, r1, #8
 80093ae:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80093b2:	0202      	lsls	r2, r0, #8
 80093b4:	6979      	ldr	r1, [r7, #20]
 80093b6:	6849      	ldr	r1, [r1, #4]
 80093b8:	0849      	lsrs	r1, r1, #1
 80093ba:	2000      	movs	r0, #0
 80093bc:	460c      	mov	r4, r1
 80093be:	4605      	mov	r5, r0
 80093c0:	eb12 0804 	adds.w	r8, r2, r4
 80093c4:	eb43 0905 	adc.w	r9, r3, r5
 80093c8:	697b      	ldr	r3, [r7, #20]
 80093ca:	685b      	ldr	r3, [r3, #4]
 80093cc:	2200      	movs	r2, #0
 80093ce:	469a      	mov	sl, r3
 80093d0:	4693      	mov	fp, r2
 80093d2:	4652      	mov	r2, sl
 80093d4:	465b      	mov	r3, fp
 80093d6:	4640      	mov	r0, r8
 80093d8:	4649      	mov	r1, r9
 80093da:	f7f6 ff21 	bl	8000220 <__aeabi_uldivmod>
 80093de:	4602      	mov	r2, r0
 80093e0:	460b      	mov	r3, r1
 80093e2:	4613      	mov	r3, r2
 80093e4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80093e6:	6a3b      	ldr	r3, [r7, #32]
 80093e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80093ec:	d308      	bcc.n	8009400 <UART_SetConfig+0x430>
 80093ee:	6a3b      	ldr	r3, [r7, #32]
 80093f0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80093f4:	d204      	bcs.n	8009400 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80093f6:	697b      	ldr	r3, [r7, #20]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	6a3a      	ldr	r2, [r7, #32]
 80093fc:	60da      	str	r2, [r3, #12]
 80093fe:	e0ce      	b.n	800959e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8009400:	2301      	movs	r3, #1
 8009402:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009406:	e0ca      	b.n	800959e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009408:	697b      	ldr	r3, [r7, #20]
 800940a:	69db      	ldr	r3, [r3, #28]
 800940c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009410:	d166      	bne.n	80094e0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8009412:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009416:	2b08      	cmp	r3, #8
 8009418:	d827      	bhi.n	800946a <UART_SetConfig+0x49a>
 800941a:	a201      	add	r2, pc, #4	@ (adr r2, 8009420 <UART_SetConfig+0x450>)
 800941c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009420:	08009445 	.word	0x08009445
 8009424:	0800944d 	.word	0x0800944d
 8009428:	08009455 	.word	0x08009455
 800942c:	0800946b 	.word	0x0800946b
 8009430:	0800945b 	.word	0x0800945b
 8009434:	0800946b 	.word	0x0800946b
 8009438:	0800946b 	.word	0x0800946b
 800943c:	0800946b 	.word	0x0800946b
 8009440:	08009463 	.word	0x08009463
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009444:	f7fe fbd4 	bl	8007bf0 <HAL_RCC_GetPCLK1Freq>
 8009448:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800944a:	e014      	b.n	8009476 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800944c:	f7fe fbe6 	bl	8007c1c <HAL_RCC_GetPCLK2Freq>
 8009450:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009452:	e010      	b.n	8009476 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009454:	4b4e      	ldr	r3, [pc, #312]	@ (8009590 <UART_SetConfig+0x5c0>)
 8009456:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009458:	e00d      	b.n	8009476 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800945a:	f7fe fb5b 	bl	8007b14 <HAL_RCC_GetSysClockFreq>
 800945e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009460:	e009      	b.n	8009476 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009462:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009466:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009468:	e005      	b.n	8009476 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800946a:	2300      	movs	r3, #0
 800946c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800946e:	2301      	movs	r3, #1
 8009470:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009474:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009478:	2b00      	cmp	r3, #0
 800947a:	f000 8090 	beq.w	800959e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800947e:	697b      	ldr	r3, [r7, #20]
 8009480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009482:	4a44      	ldr	r2, [pc, #272]	@ (8009594 <UART_SetConfig+0x5c4>)
 8009484:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009488:	461a      	mov	r2, r3
 800948a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800948c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009490:	005a      	lsls	r2, r3, #1
 8009492:	697b      	ldr	r3, [r7, #20]
 8009494:	685b      	ldr	r3, [r3, #4]
 8009496:	085b      	lsrs	r3, r3, #1
 8009498:	441a      	add	r2, r3
 800949a:	697b      	ldr	r3, [r7, #20]
 800949c:	685b      	ldr	r3, [r3, #4]
 800949e:	fbb2 f3f3 	udiv	r3, r2, r3
 80094a2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80094a4:	6a3b      	ldr	r3, [r7, #32]
 80094a6:	2b0f      	cmp	r3, #15
 80094a8:	d916      	bls.n	80094d8 <UART_SetConfig+0x508>
 80094aa:	6a3b      	ldr	r3, [r7, #32]
 80094ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80094b0:	d212      	bcs.n	80094d8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80094b2:	6a3b      	ldr	r3, [r7, #32]
 80094b4:	b29b      	uxth	r3, r3
 80094b6:	f023 030f 	bic.w	r3, r3, #15
 80094ba:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80094bc:	6a3b      	ldr	r3, [r7, #32]
 80094be:	085b      	lsrs	r3, r3, #1
 80094c0:	b29b      	uxth	r3, r3
 80094c2:	f003 0307 	and.w	r3, r3, #7
 80094c6:	b29a      	uxth	r2, r3
 80094c8:	8bfb      	ldrh	r3, [r7, #30]
 80094ca:	4313      	orrs	r3, r2
 80094cc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80094ce:	697b      	ldr	r3, [r7, #20]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	8bfa      	ldrh	r2, [r7, #30]
 80094d4:	60da      	str	r2, [r3, #12]
 80094d6:	e062      	b.n	800959e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80094d8:	2301      	movs	r3, #1
 80094da:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80094de:	e05e      	b.n	800959e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80094e0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80094e4:	2b08      	cmp	r3, #8
 80094e6:	d828      	bhi.n	800953a <UART_SetConfig+0x56a>
 80094e8:	a201      	add	r2, pc, #4	@ (adr r2, 80094f0 <UART_SetConfig+0x520>)
 80094ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094ee:	bf00      	nop
 80094f0:	08009515 	.word	0x08009515
 80094f4:	0800951d 	.word	0x0800951d
 80094f8:	08009525 	.word	0x08009525
 80094fc:	0800953b 	.word	0x0800953b
 8009500:	0800952b 	.word	0x0800952b
 8009504:	0800953b 	.word	0x0800953b
 8009508:	0800953b 	.word	0x0800953b
 800950c:	0800953b 	.word	0x0800953b
 8009510:	08009533 	.word	0x08009533
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009514:	f7fe fb6c 	bl	8007bf0 <HAL_RCC_GetPCLK1Freq>
 8009518:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800951a:	e014      	b.n	8009546 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800951c:	f7fe fb7e 	bl	8007c1c <HAL_RCC_GetPCLK2Freq>
 8009520:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009522:	e010      	b.n	8009546 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009524:	4b1a      	ldr	r3, [pc, #104]	@ (8009590 <UART_SetConfig+0x5c0>)
 8009526:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009528:	e00d      	b.n	8009546 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800952a:	f7fe faf3 	bl	8007b14 <HAL_RCC_GetSysClockFreq>
 800952e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009530:	e009      	b.n	8009546 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009532:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009536:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009538:	e005      	b.n	8009546 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800953a:	2300      	movs	r3, #0
 800953c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800953e:	2301      	movs	r3, #1
 8009540:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009544:	bf00      	nop
    }

    if (pclk != 0U)
 8009546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009548:	2b00      	cmp	r3, #0
 800954a:	d028      	beq.n	800959e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800954c:	697b      	ldr	r3, [r7, #20]
 800954e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009550:	4a10      	ldr	r2, [pc, #64]	@ (8009594 <UART_SetConfig+0x5c4>)
 8009552:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009556:	461a      	mov	r2, r3
 8009558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800955a:	fbb3 f2f2 	udiv	r2, r3, r2
 800955e:	697b      	ldr	r3, [r7, #20]
 8009560:	685b      	ldr	r3, [r3, #4]
 8009562:	085b      	lsrs	r3, r3, #1
 8009564:	441a      	add	r2, r3
 8009566:	697b      	ldr	r3, [r7, #20]
 8009568:	685b      	ldr	r3, [r3, #4]
 800956a:	fbb2 f3f3 	udiv	r3, r2, r3
 800956e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009570:	6a3b      	ldr	r3, [r7, #32]
 8009572:	2b0f      	cmp	r3, #15
 8009574:	d910      	bls.n	8009598 <UART_SetConfig+0x5c8>
 8009576:	6a3b      	ldr	r3, [r7, #32]
 8009578:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800957c:	d20c      	bcs.n	8009598 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800957e:	6a3b      	ldr	r3, [r7, #32]
 8009580:	b29a      	uxth	r2, r3
 8009582:	697b      	ldr	r3, [r7, #20]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	60da      	str	r2, [r3, #12]
 8009588:	e009      	b.n	800959e <UART_SetConfig+0x5ce>
 800958a:	bf00      	nop
 800958c:	40008000 	.word	0x40008000
 8009590:	00f42400 	.word	0x00f42400
 8009594:	0800d850 	.word	0x0800d850
      }
      else
      {
        ret = HAL_ERROR;
 8009598:	2301      	movs	r3, #1
 800959a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800959e:	697b      	ldr	r3, [r7, #20]
 80095a0:	2201      	movs	r2, #1
 80095a2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80095a6:	697b      	ldr	r3, [r7, #20]
 80095a8:	2201      	movs	r2, #1
 80095aa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80095ae:	697b      	ldr	r3, [r7, #20]
 80095b0:	2200      	movs	r2, #0
 80095b2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80095b4:	697b      	ldr	r3, [r7, #20]
 80095b6:	2200      	movs	r2, #0
 80095b8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80095ba:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80095be:	4618      	mov	r0, r3
 80095c0:	3730      	adds	r7, #48	@ 0x30
 80095c2:	46bd      	mov	sp, r7
 80095c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080095c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80095c8:	b480      	push	{r7}
 80095ca:	b083      	sub	sp, #12
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095d4:	f003 0308 	and.w	r3, r3, #8
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d00a      	beq.n	80095f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	685b      	ldr	r3, [r3, #4]
 80095e2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	430a      	orrs	r2, r1
 80095f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095f6:	f003 0301 	and.w	r3, r3, #1
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d00a      	beq.n	8009614 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	685b      	ldr	r3, [r3, #4]
 8009604:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	430a      	orrs	r2, r1
 8009612:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009618:	f003 0302 	and.w	r3, r3, #2
 800961c:	2b00      	cmp	r3, #0
 800961e:	d00a      	beq.n	8009636 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	685b      	ldr	r3, [r3, #4]
 8009626:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	430a      	orrs	r2, r1
 8009634:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800963a:	f003 0304 	and.w	r3, r3, #4
 800963e:	2b00      	cmp	r3, #0
 8009640:	d00a      	beq.n	8009658 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	685b      	ldr	r3, [r3, #4]
 8009648:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	430a      	orrs	r2, r1
 8009656:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800965c:	f003 0310 	and.w	r3, r3, #16
 8009660:	2b00      	cmp	r3, #0
 8009662:	d00a      	beq.n	800967a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	689b      	ldr	r3, [r3, #8]
 800966a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	430a      	orrs	r2, r1
 8009678:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800967e:	f003 0320 	and.w	r3, r3, #32
 8009682:	2b00      	cmp	r3, #0
 8009684:	d00a      	beq.n	800969c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	689b      	ldr	r3, [r3, #8]
 800968c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	430a      	orrs	r2, r1
 800969a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d01a      	beq.n	80096de <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	685b      	ldr	r3, [r3, #4]
 80096ae:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	430a      	orrs	r2, r1
 80096bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80096c6:	d10a      	bne.n	80096de <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	685b      	ldr	r3, [r3, #4]
 80096ce:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	430a      	orrs	r2, r1
 80096dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d00a      	beq.n	8009700 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	685b      	ldr	r3, [r3, #4]
 80096f0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	430a      	orrs	r2, r1
 80096fe:	605a      	str	r2, [r3, #4]
  }
}
 8009700:	bf00      	nop
 8009702:	370c      	adds	r7, #12
 8009704:	46bd      	mov	sp, r7
 8009706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970a:	4770      	bx	lr

0800970c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800970c:	b580      	push	{r7, lr}
 800970e:	b098      	sub	sp, #96	@ 0x60
 8009710:	af02      	add	r7, sp, #8
 8009712:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	2200      	movs	r2, #0
 8009718:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800971c:	f7f8 fadc 	bl	8001cd8 <HAL_GetTick>
 8009720:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	f003 0308 	and.w	r3, r3, #8
 800972c:	2b08      	cmp	r3, #8
 800972e:	d12f      	bne.n	8009790 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009730:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009734:	9300      	str	r3, [sp, #0]
 8009736:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009738:	2200      	movs	r2, #0
 800973a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800973e:	6878      	ldr	r0, [r7, #4]
 8009740:	f000 f88e 	bl	8009860 <UART_WaitOnFlagUntilTimeout>
 8009744:	4603      	mov	r3, r0
 8009746:	2b00      	cmp	r3, #0
 8009748:	d022      	beq.n	8009790 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009752:	e853 3f00 	ldrex	r3, [r3]
 8009756:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009758:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800975a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800975e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	461a      	mov	r2, r3
 8009766:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009768:	647b      	str	r3, [r7, #68]	@ 0x44
 800976a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800976c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800976e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009770:	e841 2300 	strex	r3, r2, [r1]
 8009774:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009776:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009778:	2b00      	cmp	r3, #0
 800977a:	d1e6      	bne.n	800974a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	2220      	movs	r2, #32
 8009780:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	2200      	movs	r2, #0
 8009788:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800978c:	2303      	movs	r3, #3
 800978e:	e063      	b.n	8009858 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	f003 0304 	and.w	r3, r3, #4
 800979a:	2b04      	cmp	r3, #4
 800979c:	d149      	bne.n	8009832 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800979e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80097a2:	9300      	str	r3, [sp, #0]
 80097a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80097a6:	2200      	movs	r2, #0
 80097a8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80097ac:	6878      	ldr	r0, [r7, #4]
 80097ae:	f000 f857 	bl	8009860 <UART_WaitOnFlagUntilTimeout>
 80097b2:	4603      	mov	r3, r0
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d03c      	beq.n	8009832 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097c0:	e853 3f00 	ldrex	r3, [r3]
 80097c4:	623b      	str	r3, [r7, #32]
   return(result);
 80097c6:	6a3b      	ldr	r3, [r7, #32]
 80097c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80097cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	461a      	mov	r2, r3
 80097d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80097d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80097d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80097dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80097de:	e841 2300 	strex	r3, r2, [r1]
 80097e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80097e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d1e6      	bne.n	80097b8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	3308      	adds	r3, #8
 80097f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097f2:	693b      	ldr	r3, [r7, #16]
 80097f4:	e853 3f00 	ldrex	r3, [r3]
 80097f8:	60fb      	str	r3, [r7, #12]
   return(result);
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	f023 0301 	bic.w	r3, r3, #1
 8009800:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	3308      	adds	r3, #8
 8009808:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800980a:	61fa      	str	r2, [r7, #28]
 800980c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800980e:	69b9      	ldr	r1, [r7, #24]
 8009810:	69fa      	ldr	r2, [r7, #28]
 8009812:	e841 2300 	strex	r3, r2, [r1]
 8009816:	617b      	str	r3, [r7, #20]
   return(result);
 8009818:	697b      	ldr	r3, [r7, #20]
 800981a:	2b00      	cmp	r3, #0
 800981c:	d1e5      	bne.n	80097ea <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	2220      	movs	r2, #32
 8009822:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	2200      	movs	r2, #0
 800982a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800982e:	2303      	movs	r3, #3
 8009830:	e012      	b.n	8009858 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	2220      	movs	r2, #32
 8009836:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	2220      	movs	r2, #32
 800983e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	2200      	movs	r2, #0
 8009846:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	2200      	movs	r2, #0
 800984c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	2200      	movs	r2, #0
 8009852:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009856:	2300      	movs	r3, #0
}
 8009858:	4618      	mov	r0, r3
 800985a:	3758      	adds	r7, #88	@ 0x58
 800985c:	46bd      	mov	sp, r7
 800985e:	bd80      	pop	{r7, pc}

08009860 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009860:	b580      	push	{r7, lr}
 8009862:	b084      	sub	sp, #16
 8009864:	af00      	add	r7, sp, #0
 8009866:	60f8      	str	r0, [r7, #12]
 8009868:	60b9      	str	r1, [r7, #8]
 800986a:	603b      	str	r3, [r7, #0]
 800986c:	4613      	mov	r3, r2
 800986e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009870:	e04f      	b.n	8009912 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009872:	69bb      	ldr	r3, [r7, #24]
 8009874:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009878:	d04b      	beq.n	8009912 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800987a:	f7f8 fa2d 	bl	8001cd8 <HAL_GetTick>
 800987e:	4602      	mov	r2, r0
 8009880:	683b      	ldr	r3, [r7, #0]
 8009882:	1ad3      	subs	r3, r2, r3
 8009884:	69ba      	ldr	r2, [r7, #24]
 8009886:	429a      	cmp	r2, r3
 8009888:	d302      	bcc.n	8009890 <UART_WaitOnFlagUntilTimeout+0x30>
 800988a:	69bb      	ldr	r3, [r7, #24]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d101      	bne.n	8009894 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009890:	2303      	movs	r3, #3
 8009892:	e04e      	b.n	8009932 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	f003 0304 	and.w	r3, r3, #4
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d037      	beq.n	8009912 <UART_WaitOnFlagUntilTimeout+0xb2>
 80098a2:	68bb      	ldr	r3, [r7, #8]
 80098a4:	2b80      	cmp	r3, #128	@ 0x80
 80098a6:	d034      	beq.n	8009912 <UART_WaitOnFlagUntilTimeout+0xb2>
 80098a8:	68bb      	ldr	r3, [r7, #8]
 80098aa:	2b40      	cmp	r3, #64	@ 0x40
 80098ac:	d031      	beq.n	8009912 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	69db      	ldr	r3, [r3, #28]
 80098b4:	f003 0308 	and.w	r3, r3, #8
 80098b8:	2b08      	cmp	r3, #8
 80098ba:	d110      	bne.n	80098de <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	2208      	movs	r2, #8
 80098c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80098c4:	68f8      	ldr	r0, [r7, #12]
 80098c6:	f000 f838 	bl	800993a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	2208      	movs	r2, #8
 80098ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	2200      	movs	r2, #0
 80098d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80098da:	2301      	movs	r3, #1
 80098dc:	e029      	b.n	8009932 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	69db      	ldr	r3, [r3, #28]
 80098e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80098e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80098ec:	d111      	bne.n	8009912 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80098f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80098f8:	68f8      	ldr	r0, [r7, #12]
 80098fa:	f000 f81e 	bl	800993a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	2220      	movs	r2, #32
 8009902:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	2200      	movs	r2, #0
 800990a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800990e:	2303      	movs	r3, #3
 8009910:	e00f      	b.n	8009932 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	69da      	ldr	r2, [r3, #28]
 8009918:	68bb      	ldr	r3, [r7, #8]
 800991a:	4013      	ands	r3, r2
 800991c:	68ba      	ldr	r2, [r7, #8]
 800991e:	429a      	cmp	r2, r3
 8009920:	bf0c      	ite	eq
 8009922:	2301      	moveq	r3, #1
 8009924:	2300      	movne	r3, #0
 8009926:	b2db      	uxtb	r3, r3
 8009928:	461a      	mov	r2, r3
 800992a:	79fb      	ldrb	r3, [r7, #7]
 800992c:	429a      	cmp	r2, r3
 800992e:	d0a0      	beq.n	8009872 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009930:	2300      	movs	r3, #0
}
 8009932:	4618      	mov	r0, r3
 8009934:	3710      	adds	r7, #16
 8009936:	46bd      	mov	sp, r7
 8009938:	bd80      	pop	{r7, pc}

0800993a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800993a:	b480      	push	{r7}
 800993c:	b095      	sub	sp, #84	@ 0x54
 800993e:	af00      	add	r7, sp, #0
 8009940:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009948:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800994a:	e853 3f00 	ldrex	r3, [r3]
 800994e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009952:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009956:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	461a      	mov	r2, r3
 800995e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009960:	643b      	str	r3, [r7, #64]	@ 0x40
 8009962:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009964:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009966:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009968:	e841 2300 	strex	r3, r2, [r1]
 800996c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800996e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009970:	2b00      	cmp	r3, #0
 8009972:	d1e6      	bne.n	8009942 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	3308      	adds	r3, #8
 800997a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800997c:	6a3b      	ldr	r3, [r7, #32]
 800997e:	e853 3f00 	ldrex	r3, [r3]
 8009982:	61fb      	str	r3, [r7, #28]
   return(result);
 8009984:	69fb      	ldr	r3, [r7, #28]
 8009986:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800998a:	f023 0301 	bic.w	r3, r3, #1
 800998e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	3308      	adds	r3, #8
 8009996:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009998:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800999a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800999c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800999e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80099a0:	e841 2300 	strex	r3, r2, [r1]
 80099a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80099a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d1e3      	bne.n	8009974 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80099b0:	2b01      	cmp	r3, #1
 80099b2:	d118      	bne.n	80099e6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	e853 3f00 	ldrex	r3, [r3]
 80099c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80099c2:	68bb      	ldr	r3, [r7, #8]
 80099c4:	f023 0310 	bic.w	r3, r3, #16
 80099c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	461a      	mov	r2, r3
 80099d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80099d2:	61bb      	str	r3, [r7, #24]
 80099d4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099d6:	6979      	ldr	r1, [r7, #20]
 80099d8:	69ba      	ldr	r2, [r7, #24]
 80099da:	e841 2300 	strex	r3, r2, [r1]
 80099de:	613b      	str	r3, [r7, #16]
   return(result);
 80099e0:	693b      	ldr	r3, [r7, #16]
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d1e6      	bne.n	80099b4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	2220      	movs	r2, #32
 80099ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	2200      	movs	r2, #0
 80099f2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	2200      	movs	r2, #0
 80099f8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80099fa:	bf00      	nop
 80099fc:	3754      	adds	r7, #84	@ 0x54
 80099fe:	46bd      	mov	sp, r7
 8009a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a04:	4770      	bx	lr

08009a06 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009a06:	b580      	push	{r7, lr}
 8009a08:	b084      	sub	sp, #16
 8009a0a:	af00      	add	r7, sp, #0
 8009a0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a12:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	2200      	movs	r2, #0
 8009a18:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009a1c:	68f8      	ldr	r0, [r7, #12]
 8009a1e:	f7ff fac1 	bl	8008fa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009a22:	bf00      	nop
 8009a24:	3710      	adds	r7, #16
 8009a26:	46bd      	mov	sp, r7
 8009a28:	bd80      	pop	{r7, pc}

08009a2a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009a2a:	b580      	push	{r7, lr}
 8009a2c:	b088      	sub	sp, #32
 8009a2e:	af00      	add	r7, sp, #0
 8009a30:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	e853 3f00 	ldrex	r3, [r3]
 8009a3e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009a40:	68bb      	ldr	r3, [r7, #8]
 8009a42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009a46:	61fb      	str	r3, [r7, #28]
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	461a      	mov	r2, r3
 8009a4e:	69fb      	ldr	r3, [r7, #28]
 8009a50:	61bb      	str	r3, [r7, #24]
 8009a52:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a54:	6979      	ldr	r1, [r7, #20]
 8009a56:	69ba      	ldr	r2, [r7, #24]
 8009a58:	e841 2300 	strex	r3, r2, [r1]
 8009a5c:	613b      	str	r3, [r7, #16]
   return(result);
 8009a5e:	693b      	ldr	r3, [r7, #16]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d1e6      	bne.n	8009a32 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	2220      	movs	r2, #32
 8009a68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	2200      	movs	r2, #0
 8009a70:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009a72:	6878      	ldr	r0, [r7, #4]
 8009a74:	f7ff fa8c 	bl	8008f90 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009a78:	bf00      	nop
 8009a7a:	3720      	adds	r7, #32
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	bd80      	pop	{r7, pc}

08009a80 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009a80:	b480      	push	{r7}
 8009a82:	b083      	sub	sp, #12
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009a88:	bf00      	nop
 8009a8a:	370c      	adds	r7, #12
 8009a8c:	46bd      	mov	sp, r7
 8009a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a92:	4770      	bx	lr

08009a94 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009a94:	b480      	push	{r7}
 8009a96:	b083      	sub	sp, #12
 8009a98:	af00      	add	r7, sp, #0
 8009a9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009a9c:	bf00      	nop
 8009a9e:	370c      	adds	r7, #12
 8009aa0:	46bd      	mov	sp, r7
 8009aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa6:	4770      	bx	lr

08009aa8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009aa8:	b480      	push	{r7}
 8009aaa:	b083      	sub	sp, #12
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009ab0:	bf00      	nop
 8009ab2:	370c      	adds	r7, #12
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aba:	4770      	bx	lr

08009abc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009abc:	b480      	push	{r7}
 8009abe:	b085      	sub	sp, #20
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009aca:	2b01      	cmp	r3, #1
 8009acc:	d101      	bne.n	8009ad2 <HAL_UARTEx_DisableFifoMode+0x16>
 8009ace:	2302      	movs	r3, #2
 8009ad0:	e027      	b.n	8009b22 <HAL_UARTEx_DisableFifoMode+0x66>
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	2201      	movs	r2, #1
 8009ad6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	2224      	movs	r2, #36	@ 0x24
 8009ade:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	681a      	ldr	r2, [r3, #0]
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	f022 0201 	bic.w	r2, r2, #1
 8009af8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009b00:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	2200      	movs	r2, #0
 8009b06:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	68fa      	ldr	r2, [r7, #12]
 8009b0e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	2220      	movs	r2, #32
 8009b14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009b20:	2300      	movs	r3, #0
}
 8009b22:	4618      	mov	r0, r3
 8009b24:	3714      	adds	r7, #20
 8009b26:	46bd      	mov	sp, r7
 8009b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2c:	4770      	bx	lr

08009b2e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009b2e:	b580      	push	{r7, lr}
 8009b30:	b084      	sub	sp, #16
 8009b32:	af00      	add	r7, sp, #0
 8009b34:	6078      	str	r0, [r7, #4]
 8009b36:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009b3e:	2b01      	cmp	r3, #1
 8009b40:	d101      	bne.n	8009b46 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009b42:	2302      	movs	r3, #2
 8009b44:	e02d      	b.n	8009ba2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	2201      	movs	r2, #1
 8009b4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	2224      	movs	r2, #36	@ 0x24
 8009b52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	681a      	ldr	r2, [r3, #0]
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	f022 0201 	bic.w	r2, r2, #1
 8009b6c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	689b      	ldr	r3, [r3, #8]
 8009b74:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	683a      	ldr	r2, [r7, #0]
 8009b7e:	430a      	orrs	r2, r1
 8009b80:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009b82:	6878      	ldr	r0, [r7, #4]
 8009b84:	f000 f850 	bl	8009c28 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	68fa      	ldr	r2, [r7, #12]
 8009b8e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	2220      	movs	r2, #32
 8009b94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	2200      	movs	r2, #0
 8009b9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009ba0:	2300      	movs	r3, #0
}
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	3710      	adds	r7, #16
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	bd80      	pop	{r7, pc}

08009baa <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009baa:	b580      	push	{r7, lr}
 8009bac:	b084      	sub	sp, #16
 8009bae:	af00      	add	r7, sp, #0
 8009bb0:	6078      	str	r0, [r7, #4]
 8009bb2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009bba:	2b01      	cmp	r3, #1
 8009bbc:	d101      	bne.n	8009bc2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009bbe:	2302      	movs	r3, #2
 8009bc0:	e02d      	b.n	8009c1e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	2201      	movs	r2, #1
 8009bc6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	2224      	movs	r2, #36	@ 0x24
 8009bce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	681a      	ldr	r2, [r3, #0]
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	f022 0201 	bic.w	r2, r2, #1
 8009be8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	689b      	ldr	r3, [r3, #8]
 8009bf0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	683a      	ldr	r2, [r7, #0]
 8009bfa:	430a      	orrs	r2, r1
 8009bfc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009bfe:	6878      	ldr	r0, [r7, #4]
 8009c00:	f000 f812 	bl	8009c28 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	68fa      	ldr	r2, [r7, #12]
 8009c0a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	2220      	movs	r2, #32
 8009c10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	2200      	movs	r2, #0
 8009c18:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009c1c:	2300      	movs	r3, #0
}
 8009c1e:	4618      	mov	r0, r3
 8009c20:	3710      	adds	r7, #16
 8009c22:	46bd      	mov	sp, r7
 8009c24:	bd80      	pop	{r7, pc}
	...

08009c28 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009c28:	b480      	push	{r7}
 8009c2a:	b085      	sub	sp, #20
 8009c2c:	af00      	add	r7, sp, #0
 8009c2e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d108      	bne.n	8009c4a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	2201      	movs	r2, #1
 8009c3c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	2201      	movs	r2, #1
 8009c44:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009c48:	e031      	b.n	8009cae <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009c4a:	2308      	movs	r3, #8
 8009c4c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009c4e:	2308      	movs	r3, #8
 8009c50:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	689b      	ldr	r3, [r3, #8]
 8009c58:	0e5b      	lsrs	r3, r3, #25
 8009c5a:	b2db      	uxtb	r3, r3
 8009c5c:	f003 0307 	and.w	r3, r3, #7
 8009c60:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	689b      	ldr	r3, [r3, #8]
 8009c68:	0f5b      	lsrs	r3, r3, #29
 8009c6a:	b2db      	uxtb	r3, r3
 8009c6c:	f003 0307 	and.w	r3, r3, #7
 8009c70:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009c72:	7bbb      	ldrb	r3, [r7, #14]
 8009c74:	7b3a      	ldrb	r2, [r7, #12]
 8009c76:	4911      	ldr	r1, [pc, #68]	@ (8009cbc <UARTEx_SetNbDataToProcess+0x94>)
 8009c78:	5c8a      	ldrb	r2, [r1, r2]
 8009c7a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009c7e:	7b3a      	ldrb	r2, [r7, #12]
 8009c80:	490f      	ldr	r1, [pc, #60]	@ (8009cc0 <UARTEx_SetNbDataToProcess+0x98>)
 8009c82:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009c84:	fb93 f3f2 	sdiv	r3, r3, r2
 8009c88:	b29a      	uxth	r2, r3
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009c90:	7bfb      	ldrb	r3, [r7, #15]
 8009c92:	7b7a      	ldrb	r2, [r7, #13]
 8009c94:	4909      	ldr	r1, [pc, #36]	@ (8009cbc <UARTEx_SetNbDataToProcess+0x94>)
 8009c96:	5c8a      	ldrb	r2, [r1, r2]
 8009c98:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009c9c:	7b7a      	ldrb	r2, [r7, #13]
 8009c9e:	4908      	ldr	r1, [pc, #32]	@ (8009cc0 <UARTEx_SetNbDataToProcess+0x98>)
 8009ca0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009ca2:	fb93 f3f2 	sdiv	r3, r3, r2
 8009ca6:	b29a      	uxth	r2, r3
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009cae:	bf00      	nop
 8009cb0:	3714      	adds	r7, #20
 8009cb2:	46bd      	mov	sp, r7
 8009cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb8:	4770      	bx	lr
 8009cba:	bf00      	nop
 8009cbc:	0800d868 	.word	0x0800d868
 8009cc0:	0800d870 	.word	0x0800d870

08009cc4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8009cc4:	b480      	push	{r7}
 8009cc6:	b085      	sub	sp, #20
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8009ccc:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8009cd0:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009cd8:	b29a      	uxth	r2, r3
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	b29b      	uxth	r3, r3
 8009cde:	43db      	mvns	r3, r3
 8009ce0:	b29b      	uxth	r3, r3
 8009ce2:	4013      	ands	r3, r2
 8009ce4:	b29a      	uxth	r2, r3
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009cec:	2300      	movs	r3, #0
}
 8009cee:	4618      	mov	r0, r3
 8009cf0:	3714      	adds	r7, #20
 8009cf2:	46bd      	mov	sp, r7
 8009cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf8:	4770      	bx	lr

08009cfa <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8009cfa:	b480      	push	{r7}
 8009cfc:	b085      	sub	sp, #20
 8009cfe:	af00      	add	r7, sp, #0
 8009d00:	60f8      	str	r0, [r7, #12]
 8009d02:	1d3b      	adds	r3, r7, #4
 8009d04:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	2201      	movs	r2, #1
 8009d0c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	2200      	movs	r2, #0
 8009d14:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	2200      	movs	r2, #0
 8009d24:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8009d28:	2300      	movs	r3, #0
}
 8009d2a:	4618      	mov	r0, r3
 8009d2c:	3714      	adds	r7, #20
 8009d2e:	46bd      	mov	sp, r7
 8009d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d34:	4770      	bx	lr

08009d36 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009d36:	b580      	push	{r7, lr}
 8009d38:	b0ac      	sub	sp, #176	@ 0xb0
 8009d3a:	af00      	add	r7, sp, #0
 8009d3c:	6078      	str	r0, [r7, #4]
 8009d3e:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009d40:	683b      	ldr	r3, [r7, #0]
 8009d42:	785b      	ldrb	r3, [r3, #1]
 8009d44:	2b01      	cmp	r3, #1
 8009d46:	f040 84ca 	bne.w	800a6de <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8009d4a:	683b      	ldr	r3, [r7, #0]
 8009d4c:	699a      	ldr	r2, [r3, #24]
 8009d4e:	683b      	ldr	r3, [r7, #0]
 8009d50:	691b      	ldr	r3, [r3, #16]
 8009d52:	429a      	cmp	r2, r3
 8009d54:	d904      	bls.n	8009d60 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8009d56:	683b      	ldr	r3, [r7, #0]
 8009d58:	691b      	ldr	r3, [r3, #16]
 8009d5a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009d5e:	e003      	b.n	8009d68 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8009d60:	683b      	ldr	r3, [r7, #0]
 8009d62:	699b      	ldr	r3, [r3, #24]
 8009d64:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	7b1b      	ldrb	r3, [r3, #12]
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d122      	bne.n	8009db6 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8009d70:	683b      	ldr	r3, [r7, #0]
 8009d72:	6959      	ldr	r1, [r3, #20]
 8009d74:	683b      	ldr	r3, [r7, #0]
 8009d76:	88da      	ldrh	r2, [r3, #6]
 8009d78:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009d7c:	b29b      	uxth	r3, r3
 8009d7e:	6878      	ldr	r0, [r7, #4]
 8009d80:	f000 fdac 	bl	800a8dc <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	613b      	str	r3, [r7, #16]
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009d8e:	b29b      	uxth	r3, r3
 8009d90:	461a      	mov	r2, r3
 8009d92:	693b      	ldr	r3, [r7, #16]
 8009d94:	4413      	add	r3, r2
 8009d96:	613b      	str	r3, [r7, #16]
 8009d98:	683b      	ldr	r3, [r7, #0]
 8009d9a:	781b      	ldrb	r3, [r3, #0]
 8009d9c:	00da      	lsls	r2, r3, #3
 8009d9e:	693b      	ldr	r3, [r7, #16]
 8009da0:	4413      	add	r3, r2
 8009da2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009da6:	60fb      	str	r3, [r7, #12]
 8009da8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009dac:	b29a      	uxth	r2, r3
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	801a      	strh	r2, [r3, #0]
 8009db2:	f000 bc6f 	b.w	800a694 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8009db6:	683b      	ldr	r3, [r7, #0]
 8009db8:	78db      	ldrb	r3, [r3, #3]
 8009dba:	2b02      	cmp	r3, #2
 8009dbc:	f040 831e 	bne.w	800a3fc <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8009dc0:	683b      	ldr	r3, [r7, #0]
 8009dc2:	6a1a      	ldr	r2, [r3, #32]
 8009dc4:	683b      	ldr	r3, [r7, #0]
 8009dc6:	691b      	ldr	r3, [r3, #16]
 8009dc8:	429a      	cmp	r2, r3
 8009dca:	f240 82cf 	bls.w	800a36c <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8009dce:	687a      	ldr	r2, [r7, #4]
 8009dd0:	683b      	ldr	r3, [r7, #0]
 8009dd2:	781b      	ldrb	r3, [r3, #0]
 8009dd4:	009b      	lsls	r3, r3, #2
 8009dd6:	4413      	add	r3, r2
 8009dd8:	881b      	ldrh	r3, [r3, #0]
 8009dda:	b29b      	uxth	r3, r3
 8009ddc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009de0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009de4:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8009de8:	687a      	ldr	r2, [r7, #4]
 8009dea:	683b      	ldr	r3, [r7, #0]
 8009dec:	781b      	ldrb	r3, [r3, #0]
 8009dee:	009b      	lsls	r3, r3, #2
 8009df0:	441a      	add	r2, r3
 8009df2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8009df6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009dfa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009dfe:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8009e02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e06:	b29b      	uxth	r3, r3
 8009e08:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8009e0a:	683b      	ldr	r3, [r7, #0]
 8009e0c:	6a1a      	ldr	r2, [r3, #32]
 8009e0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e12:	1ad2      	subs	r2, r2, r3
 8009e14:	683b      	ldr	r3, [r7, #0]
 8009e16:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8009e18:	687a      	ldr	r2, [r7, #4]
 8009e1a:	683b      	ldr	r3, [r7, #0]
 8009e1c:	781b      	ldrb	r3, [r3, #0]
 8009e1e:	009b      	lsls	r3, r3, #2
 8009e20:	4413      	add	r3, r2
 8009e22:	881b      	ldrh	r3, [r3, #0]
 8009e24:	b29b      	uxth	r3, r3
 8009e26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	f000 814f 	beq.w	800a0ce <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	633b      	str	r3, [r7, #48]	@ 0x30
 8009e34:	683b      	ldr	r3, [r7, #0]
 8009e36:	785b      	ldrb	r3, [r3, #1]
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d16b      	bne.n	8009f14 <USB_EPStartXfer+0x1de>
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009e46:	b29b      	uxth	r3, r3
 8009e48:	461a      	mov	r2, r3
 8009e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e4c:	4413      	add	r3, r2
 8009e4e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009e50:	683b      	ldr	r3, [r7, #0]
 8009e52:	781b      	ldrb	r3, [r3, #0]
 8009e54:	00da      	lsls	r2, r3, #3
 8009e56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e58:	4413      	add	r3, r2
 8009e5a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009e5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e62:	881b      	ldrh	r3, [r3, #0]
 8009e64:	b29b      	uxth	r3, r3
 8009e66:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009e6a:	b29a      	uxth	r2, r3
 8009e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e6e:	801a      	strh	r2, [r3, #0]
 8009e70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d10a      	bne.n	8009e8e <USB_EPStartXfer+0x158>
 8009e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e7a:	881b      	ldrh	r3, [r3, #0]
 8009e7c:	b29b      	uxth	r3, r3
 8009e7e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009e82:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009e86:	b29a      	uxth	r2, r3
 8009e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e8a:	801a      	strh	r2, [r3, #0]
 8009e8c:	e05b      	b.n	8009f46 <USB_EPStartXfer+0x210>
 8009e8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e92:	2b3e      	cmp	r3, #62	@ 0x3e
 8009e94:	d81c      	bhi.n	8009ed0 <USB_EPStartXfer+0x19a>
 8009e96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009e9a:	085b      	lsrs	r3, r3, #1
 8009e9c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009ea0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ea4:	f003 0301 	and.w	r3, r3, #1
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d004      	beq.n	8009eb6 <USB_EPStartXfer+0x180>
 8009eac:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009eb0:	3301      	adds	r3, #1
 8009eb2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eb8:	881b      	ldrh	r3, [r3, #0]
 8009eba:	b29a      	uxth	r2, r3
 8009ebc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009ec0:	b29b      	uxth	r3, r3
 8009ec2:	029b      	lsls	r3, r3, #10
 8009ec4:	b29b      	uxth	r3, r3
 8009ec6:	4313      	orrs	r3, r2
 8009ec8:	b29a      	uxth	r2, r3
 8009eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ecc:	801a      	strh	r2, [r3, #0]
 8009ece:	e03a      	b.n	8009f46 <USB_EPStartXfer+0x210>
 8009ed0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ed4:	095b      	lsrs	r3, r3, #5
 8009ed6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009eda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ede:	f003 031f 	and.w	r3, r3, #31
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d104      	bne.n	8009ef0 <USB_EPStartXfer+0x1ba>
 8009ee6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009eea:	3b01      	subs	r3, #1
 8009eec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ef2:	881b      	ldrh	r3, [r3, #0]
 8009ef4:	b29a      	uxth	r2, r3
 8009ef6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009efa:	b29b      	uxth	r3, r3
 8009efc:	029b      	lsls	r3, r3, #10
 8009efe:	b29b      	uxth	r3, r3
 8009f00:	4313      	orrs	r3, r2
 8009f02:	b29b      	uxth	r3, r3
 8009f04:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009f08:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009f0c:	b29a      	uxth	r2, r3
 8009f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f10:	801a      	strh	r2, [r3, #0]
 8009f12:	e018      	b.n	8009f46 <USB_EPStartXfer+0x210>
 8009f14:	683b      	ldr	r3, [r7, #0]
 8009f16:	785b      	ldrb	r3, [r3, #1]
 8009f18:	2b01      	cmp	r3, #1
 8009f1a:	d114      	bne.n	8009f46 <USB_EPStartXfer+0x210>
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009f22:	b29b      	uxth	r3, r3
 8009f24:	461a      	mov	r2, r3
 8009f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f28:	4413      	add	r3, r2
 8009f2a:	633b      	str	r3, [r7, #48]	@ 0x30
 8009f2c:	683b      	ldr	r3, [r7, #0]
 8009f2e:	781b      	ldrb	r3, [r3, #0]
 8009f30:	00da      	lsls	r2, r3, #3
 8009f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f34:	4413      	add	r3, r2
 8009f36:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009f3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009f3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f40:	b29a      	uxth	r2, r3
 8009f42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f44:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8009f46:	683b      	ldr	r3, [r7, #0]
 8009f48:	895b      	ldrh	r3, [r3, #10]
 8009f4a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009f4e:	683b      	ldr	r3, [r7, #0]
 8009f50:	6959      	ldr	r1, [r3, #20]
 8009f52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f56:	b29b      	uxth	r3, r3
 8009f58:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009f5c:	6878      	ldr	r0, [r7, #4]
 8009f5e:	f000 fcbd 	bl	800a8dc <USB_WritePMA>
            ep->xfer_buff += len;
 8009f62:	683b      	ldr	r3, [r7, #0]
 8009f64:	695a      	ldr	r2, [r3, #20]
 8009f66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f6a:	441a      	add	r2, r3
 8009f6c:	683b      	ldr	r3, [r7, #0]
 8009f6e:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8009f70:	683b      	ldr	r3, [r7, #0]
 8009f72:	6a1a      	ldr	r2, [r3, #32]
 8009f74:	683b      	ldr	r3, [r7, #0]
 8009f76:	691b      	ldr	r3, [r3, #16]
 8009f78:	429a      	cmp	r2, r3
 8009f7a:	d907      	bls.n	8009f8c <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8009f7c:	683b      	ldr	r3, [r7, #0]
 8009f7e:	6a1a      	ldr	r2, [r3, #32]
 8009f80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f84:	1ad2      	subs	r2, r2, r3
 8009f86:	683b      	ldr	r3, [r7, #0]
 8009f88:	621a      	str	r2, [r3, #32]
 8009f8a:	e006      	b.n	8009f9a <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8009f8c:	683b      	ldr	r3, [r7, #0]
 8009f8e:	6a1b      	ldr	r3, [r3, #32]
 8009f90:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8009f94:	683b      	ldr	r3, [r7, #0]
 8009f96:	2200      	movs	r2, #0
 8009f98:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009f9a:	683b      	ldr	r3, [r7, #0]
 8009f9c:	785b      	ldrb	r3, [r3, #1]
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d16b      	bne.n	800a07a <USB_EPStartXfer+0x344>
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	61bb      	str	r3, [r7, #24]
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009fac:	b29b      	uxth	r3, r3
 8009fae:	461a      	mov	r2, r3
 8009fb0:	69bb      	ldr	r3, [r7, #24]
 8009fb2:	4413      	add	r3, r2
 8009fb4:	61bb      	str	r3, [r7, #24]
 8009fb6:	683b      	ldr	r3, [r7, #0]
 8009fb8:	781b      	ldrb	r3, [r3, #0]
 8009fba:	00da      	lsls	r2, r3, #3
 8009fbc:	69bb      	ldr	r3, [r7, #24]
 8009fbe:	4413      	add	r3, r2
 8009fc0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009fc4:	617b      	str	r3, [r7, #20]
 8009fc6:	697b      	ldr	r3, [r7, #20]
 8009fc8:	881b      	ldrh	r3, [r3, #0]
 8009fca:	b29b      	uxth	r3, r3
 8009fcc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009fd0:	b29a      	uxth	r2, r3
 8009fd2:	697b      	ldr	r3, [r7, #20]
 8009fd4:	801a      	strh	r2, [r3, #0]
 8009fd6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d10a      	bne.n	8009ff4 <USB_EPStartXfer+0x2be>
 8009fde:	697b      	ldr	r3, [r7, #20]
 8009fe0:	881b      	ldrh	r3, [r3, #0]
 8009fe2:	b29b      	uxth	r3, r3
 8009fe4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009fe8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009fec:	b29a      	uxth	r2, r3
 8009fee:	697b      	ldr	r3, [r7, #20]
 8009ff0:	801a      	strh	r2, [r3, #0]
 8009ff2:	e05d      	b.n	800a0b0 <USB_EPStartXfer+0x37a>
 8009ff4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009ff8:	2b3e      	cmp	r3, #62	@ 0x3e
 8009ffa:	d81c      	bhi.n	800a036 <USB_EPStartXfer+0x300>
 8009ffc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a000:	085b      	lsrs	r3, r3, #1
 800a002:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a006:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a00a:	f003 0301 	and.w	r3, r3, #1
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d004      	beq.n	800a01c <USB_EPStartXfer+0x2e6>
 800a012:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a016:	3301      	adds	r3, #1
 800a018:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a01c:	697b      	ldr	r3, [r7, #20]
 800a01e:	881b      	ldrh	r3, [r3, #0]
 800a020:	b29a      	uxth	r2, r3
 800a022:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a026:	b29b      	uxth	r3, r3
 800a028:	029b      	lsls	r3, r3, #10
 800a02a:	b29b      	uxth	r3, r3
 800a02c:	4313      	orrs	r3, r2
 800a02e:	b29a      	uxth	r2, r3
 800a030:	697b      	ldr	r3, [r7, #20]
 800a032:	801a      	strh	r2, [r3, #0]
 800a034:	e03c      	b.n	800a0b0 <USB_EPStartXfer+0x37a>
 800a036:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a03a:	095b      	lsrs	r3, r3, #5
 800a03c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a040:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a044:	f003 031f 	and.w	r3, r3, #31
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d104      	bne.n	800a056 <USB_EPStartXfer+0x320>
 800a04c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a050:	3b01      	subs	r3, #1
 800a052:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a056:	697b      	ldr	r3, [r7, #20]
 800a058:	881b      	ldrh	r3, [r3, #0]
 800a05a:	b29a      	uxth	r2, r3
 800a05c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a060:	b29b      	uxth	r3, r3
 800a062:	029b      	lsls	r3, r3, #10
 800a064:	b29b      	uxth	r3, r3
 800a066:	4313      	orrs	r3, r2
 800a068:	b29b      	uxth	r3, r3
 800a06a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a06e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a072:	b29a      	uxth	r2, r3
 800a074:	697b      	ldr	r3, [r7, #20]
 800a076:	801a      	strh	r2, [r3, #0]
 800a078:	e01a      	b.n	800a0b0 <USB_EPStartXfer+0x37a>
 800a07a:	683b      	ldr	r3, [r7, #0]
 800a07c:	785b      	ldrb	r3, [r3, #1]
 800a07e:	2b01      	cmp	r3, #1
 800a080:	d116      	bne.n	800a0b0 <USB_EPStartXfer+0x37a>
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	623b      	str	r3, [r7, #32]
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a08c:	b29b      	uxth	r3, r3
 800a08e:	461a      	mov	r2, r3
 800a090:	6a3b      	ldr	r3, [r7, #32]
 800a092:	4413      	add	r3, r2
 800a094:	623b      	str	r3, [r7, #32]
 800a096:	683b      	ldr	r3, [r7, #0]
 800a098:	781b      	ldrb	r3, [r3, #0]
 800a09a:	00da      	lsls	r2, r3, #3
 800a09c:	6a3b      	ldr	r3, [r7, #32]
 800a09e:	4413      	add	r3, r2
 800a0a0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a0a4:	61fb      	str	r3, [r7, #28]
 800a0a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a0aa:	b29a      	uxth	r2, r3
 800a0ac:	69fb      	ldr	r3, [r7, #28]
 800a0ae:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800a0b0:	683b      	ldr	r3, [r7, #0]
 800a0b2:	891b      	ldrh	r3, [r3, #8]
 800a0b4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a0b8:	683b      	ldr	r3, [r7, #0]
 800a0ba:	6959      	ldr	r1, [r3, #20]
 800a0bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a0c0:	b29b      	uxth	r3, r3
 800a0c2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a0c6:	6878      	ldr	r0, [r7, #4]
 800a0c8:	f000 fc08 	bl	800a8dc <USB_WritePMA>
 800a0cc:	e2e2      	b.n	800a694 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a0ce:	683b      	ldr	r3, [r7, #0]
 800a0d0:	785b      	ldrb	r3, [r3, #1]
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d16b      	bne.n	800a1ae <USB_EPStartXfer+0x478>
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a0e0:	b29b      	uxth	r3, r3
 800a0e2:	461a      	mov	r2, r3
 800a0e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a0e6:	4413      	add	r3, r2
 800a0e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a0ea:	683b      	ldr	r3, [r7, #0]
 800a0ec:	781b      	ldrb	r3, [r3, #0]
 800a0ee:	00da      	lsls	r2, r3, #3
 800a0f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a0f2:	4413      	add	r3, r2
 800a0f4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a0f8:	647b      	str	r3, [r7, #68]	@ 0x44
 800a0fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a0fc:	881b      	ldrh	r3, [r3, #0]
 800a0fe:	b29b      	uxth	r3, r3
 800a100:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a104:	b29a      	uxth	r2, r3
 800a106:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a108:	801a      	strh	r2, [r3, #0]
 800a10a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d10a      	bne.n	800a128 <USB_EPStartXfer+0x3f2>
 800a112:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a114:	881b      	ldrh	r3, [r3, #0]
 800a116:	b29b      	uxth	r3, r3
 800a118:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a11c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a120:	b29a      	uxth	r2, r3
 800a122:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a124:	801a      	strh	r2, [r3, #0]
 800a126:	e05d      	b.n	800a1e4 <USB_EPStartXfer+0x4ae>
 800a128:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a12c:	2b3e      	cmp	r3, #62	@ 0x3e
 800a12e:	d81c      	bhi.n	800a16a <USB_EPStartXfer+0x434>
 800a130:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a134:	085b      	lsrs	r3, r3, #1
 800a136:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a13a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a13e:	f003 0301 	and.w	r3, r3, #1
 800a142:	2b00      	cmp	r3, #0
 800a144:	d004      	beq.n	800a150 <USB_EPStartXfer+0x41a>
 800a146:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a14a:	3301      	adds	r3, #1
 800a14c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a150:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a152:	881b      	ldrh	r3, [r3, #0]
 800a154:	b29a      	uxth	r2, r3
 800a156:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a15a:	b29b      	uxth	r3, r3
 800a15c:	029b      	lsls	r3, r3, #10
 800a15e:	b29b      	uxth	r3, r3
 800a160:	4313      	orrs	r3, r2
 800a162:	b29a      	uxth	r2, r3
 800a164:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a166:	801a      	strh	r2, [r3, #0]
 800a168:	e03c      	b.n	800a1e4 <USB_EPStartXfer+0x4ae>
 800a16a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a16e:	095b      	lsrs	r3, r3, #5
 800a170:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a174:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a178:	f003 031f 	and.w	r3, r3, #31
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d104      	bne.n	800a18a <USB_EPStartXfer+0x454>
 800a180:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a184:	3b01      	subs	r3, #1
 800a186:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a18a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a18c:	881b      	ldrh	r3, [r3, #0]
 800a18e:	b29a      	uxth	r2, r3
 800a190:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a194:	b29b      	uxth	r3, r3
 800a196:	029b      	lsls	r3, r3, #10
 800a198:	b29b      	uxth	r3, r3
 800a19a:	4313      	orrs	r3, r2
 800a19c:	b29b      	uxth	r3, r3
 800a19e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a1a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a1a6:	b29a      	uxth	r2, r3
 800a1a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a1aa:	801a      	strh	r2, [r3, #0]
 800a1ac:	e01a      	b.n	800a1e4 <USB_EPStartXfer+0x4ae>
 800a1ae:	683b      	ldr	r3, [r7, #0]
 800a1b0:	785b      	ldrb	r3, [r3, #1]
 800a1b2:	2b01      	cmp	r3, #1
 800a1b4:	d116      	bne.n	800a1e4 <USB_EPStartXfer+0x4ae>
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	653b      	str	r3, [r7, #80]	@ 0x50
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a1c0:	b29b      	uxth	r3, r3
 800a1c2:	461a      	mov	r2, r3
 800a1c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a1c6:	4413      	add	r3, r2
 800a1c8:	653b      	str	r3, [r7, #80]	@ 0x50
 800a1ca:	683b      	ldr	r3, [r7, #0]
 800a1cc:	781b      	ldrb	r3, [r3, #0]
 800a1ce:	00da      	lsls	r2, r3, #3
 800a1d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a1d2:	4413      	add	r3, r2
 800a1d4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a1d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a1da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a1de:	b29a      	uxth	r2, r3
 800a1e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a1e2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800a1e4:	683b      	ldr	r3, [r7, #0]
 800a1e6:	891b      	ldrh	r3, [r3, #8]
 800a1e8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a1ec:	683b      	ldr	r3, [r7, #0]
 800a1ee:	6959      	ldr	r1, [r3, #20]
 800a1f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a1f4:	b29b      	uxth	r3, r3
 800a1f6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a1fa:	6878      	ldr	r0, [r7, #4]
 800a1fc:	f000 fb6e 	bl	800a8dc <USB_WritePMA>
            ep->xfer_buff += len;
 800a200:	683b      	ldr	r3, [r7, #0]
 800a202:	695a      	ldr	r2, [r3, #20]
 800a204:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a208:	441a      	add	r2, r3
 800a20a:	683b      	ldr	r3, [r7, #0]
 800a20c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800a20e:	683b      	ldr	r3, [r7, #0]
 800a210:	6a1a      	ldr	r2, [r3, #32]
 800a212:	683b      	ldr	r3, [r7, #0]
 800a214:	691b      	ldr	r3, [r3, #16]
 800a216:	429a      	cmp	r2, r3
 800a218:	d907      	bls.n	800a22a <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800a21a:	683b      	ldr	r3, [r7, #0]
 800a21c:	6a1a      	ldr	r2, [r3, #32]
 800a21e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a222:	1ad2      	subs	r2, r2, r3
 800a224:	683b      	ldr	r3, [r7, #0]
 800a226:	621a      	str	r2, [r3, #32]
 800a228:	e006      	b.n	800a238 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800a22a:	683b      	ldr	r3, [r7, #0]
 800a22c:	6a1b      	ldr	r3, [r3, #32]
 800a22e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800a232:	683b      	ldr	r3, [r7, #0]
 800a234:	2200      	movs	r2, #0
 800a236:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	643b      	str	r3, [r7, #64]	@ 0x40
 800a23c:	683b      	ldr	r3, [r7, #0]
 800a23e:	785b      	ldrb	r3, [r3, #1]
 800a240:	2b00      	cmp	r3, #0
 800a242:	d16b      	bne.n	800a31c <USB_EPStartXfer+0x5e6>
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a24e:	b29b      	uxth	r3, r3
 800a250:	461a      	mov	r2, r3
 800a252:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a254:	4413      	add	r3, r2
 800a256:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a258:	683b      	ldr	r3, [r7, #0]
 800a25a:	781b      	ldrb	r3, [r3, #0]
 800a25c:	00da      	lsls	r2, r3, #3
 800a25e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a260:	4413      	add	r3, r2
 800a262:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a266:	637b      	str	r3, [r7, #52]	@ 0x34
 800a268:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a26a:	881b      	ldrh	r3, [r3, #0]
 800a26c:	b29b      	uxth	r3, r3
 800a26e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a272:	b29a      	uxth	r2, r3
 800a274:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a276:	801a      	strh	r2, [r3, #0]
 800a278:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d10a      	bne.n	800a296 <USB_EPStartXfer+0x560>
 800a280:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a282:	881b      	ldrh	r3, [r3, #0]
 800a284:	b29b      	uxth	r3, r3
 800a286:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a28a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a28e:	b29a      	uxth	r2, r3
 800a290:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a292:	801a      	strh	r2, [r3, #0]
 800a294:	e05b      	b.n	800a34e <USB_EPStartXfer+0x618>
 800a296:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a29a:	2b3e      	cmp	r3, #62	@ 0x3e
 800a29c:	d81c      	bhi.n	800a2d8 <USB_EPStartXfer+0x5a2>
 800a29e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a2a2:	085b      	lsrs	r3, r3, #1
 800a2a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a2a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a2ac:	f003 0301 	and.w	r3, r3, #1
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d004      	beq.n	800a2be <USB_EPStartXfer+0x588>
 800a2b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a2b8:	3301      	adds	r3, #1
 800a2ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a2be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2c0:	881b      	ldrh	r3, [r3, #0]
 800a2c2:	b29a      	uxth	r2, r3
 800a2c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a2c8:	b29b      	uxth	r3, r3
 800a2ca:	029b      	lsls	r3, r3, #10
 800a2cc:	b29b      	uxth	r3, r3
 800a2ce:	4313      	orrs	r3, r2
 800a2d0:	b29a      	uxth	r2, r3
 800a2d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2d4:	801a      	strh	r2, [r3, #0]
 800a2d6:	e03a      	b.n	800a34e <USB_EPStartXfer+0x618>
 800a2d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a2dc:	095b      	lsrs	r3, r3, #5
 800a2de:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a2e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a2e6:	f003 031f 	and.w	r3, r3, #31
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d104      	bne.n	800a2f8 <USB_EPStartXfer+0x5c2>
 800a2ee:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a2f2:	3b01      	subs	r3, #1
 800a2f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a2f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2fa:	881b      	ldrh	r3, [r3, #0]
 800a2fc:	b29a      	uxth	r2, r3
 800a2fe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a302:	b29b      	uxth	r3, r3
 800a304:	029b      	lsls	r3, r3, #10
 800a306:	b29b      	uxth	r3, r3
 800a308:	4313      	orrs	r3, r2
 800a30a:	b29b      	uxth	r3, r3
 800a30c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a310:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a314:	b29a      	uxth	r2, r3
 800a316:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a318:	801a      	strh	r2, [r3, #0]
 800a31a:	e018      	b.n	800a34e <USB_EPStartXfer+0x618>
 800a31c:	683b      	ldr	r3, [r7, #0]
 800a31e:	785b      	ldrb	r3, [r3, #1]
 800a320:	2b01      	cmp	r3, #1
 800a322:	d114      	bne.n	800a34e <USB_EPStartXfer+0x618>
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a32a:	b29b      	uxth	r3, r3
 800a32c:	461a      	mov	r2, r3
 800a32e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a330:	4413      	add	r3, r2
 800a332:	643b      	str	r3, [r7, #64]	@ 0x40
 800a334:	683b      	ldr	r3, [r7, #0]
 800a336:	781b      	ldrb	r3, [r3, #0]
 800a338:	00da      	lsls	r2, r3, #3
 800a33a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a33c:	4413      	add	r3, r2
 800a33e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a342:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a344:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a348:	b29a      	uxth	r2, r3
 800a34a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a34c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800a34e:	683b      	ldr	r3, [r7, #0]
 800a350:	895b      	ldrh	r3, [r3, #10]
 800a352:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a356:	683b      	ldr	r3, [r7, #0]
 800a358:	6959      	ldr	r1, [r3, #20]
 800a35a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a35e:	b29b      	uxth	r3, r3
 800a360:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a364:	6878      	ldr	r0, [r7, #4]
 800a366:	f000 fab9 	bl	800a8dc <USB_WritePMA>
 800a36a:	e193      	b.n	800a694 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800a36c:	683b      	ldr	r3, [r7, #0]
 800a36e:	6a1b      	ldr	r3, [r3, #32]
 800a370:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800a374:	687a      	ldr	r2, [r7, #4]
 800a376:	683b      	ldr	r3, [r7, #0]
 800a378:	781b      	ldrb	r3, [r3, #0]
 800a37a:	009b      	lsls	r3, r3, #2
 800a37c:	4413      	add	r3, r2
 800a37e:	881b      	ldrh	r3, [r3, #0]
 800a380:	b29b      	uxth	r3, r3
 800a382:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800a386:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a38a:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800a38e:	687a      	ldr	r2, [r7, #4]
 800a390:	683b      	ldr	r3, [r7, #0]
 800a392:	781b      	ldrb	r3, [r3, #0]
 800a394:	009b      	lsls	r3, r3, #2
 800a396:	441a      	add	r2, r3
 800a398:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800a39c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a3a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a3a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a3a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a3ac:	b29b      	uxth	r3, r3
 800a3ae:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a3ba:	b29b      	uxth	r3, r3
 800a3bc:	461a      	mov	r2, r3
 800a3be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a3c0:	4413      	add	r3, r2
 800a3c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a3c4:	683b      	ldr	r3, [r7, #0]
 800a3c6:	781b      	ldrb	r3, [r3, #0]
 800a3c8:	00da      	lsls	r2, r3, #3
 800a3ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a3cc:	4413      	add	r3, r2
 800a3ce:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a3d2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a3d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a3d8:	b29a      	uxth	r2, r3
 800a3da:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a3dc:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800a3de:	683b      	ldr	r3, [r7, #0]
 800a3e0:	891b      	ldrh	r3, [r3, #8]
 800a3e2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a3e6:	683b      	ldr	r3, [r7, #0]
 800a3e8:	6959      	ldr	r1, [r3, #20]
 800a3ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a3ee:	b29b      	uxth	r3, r3
 800a3f0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a3f4:	6878      	ldr	r0, [r7, #4]
 800a3f6:	f000 fa71 	bl	800a8dc <USB_WritePMA>
 800a3fa:	e14b      	b.n	800a694 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800a3fc:	683b      	ldr	r3, [r7, #0]
 800a3fe:	6a1a      	ldr	r2, [r3, #32]
 800a400:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a404:	1ad2      	subs	r2, r2, r3
 800a406:	683b      	ldr	r3, [r7, #0]
 800a408:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800a40a:	687a      	ldr	r2, [r7, #4]
 800a40c:	683b      	ldr	r3, [r7, #0]
 800a40e:	781b      	ldrb	r3, [r3, #0]
 800a410:	009b      	lsls	r3, r3, #2
 800a412:	4413      	add	r3, r2
 800a414:	881b      	ldrh	r3, [r3, #0]
 800a416:	b29b      	uxth	r3, r3
 800a418:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	f000 809a 	beq.w	800a556 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	673b      	str	r3, [r7, #112]	@ 0x70
 800a426:	683b      	ldr	r3, [r7, #0]
 800a428:	785b      	ldrb	r3, [r3, #1]
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d16b      	bne.n	800a506 <USB_EPStartXfer+0x7d0>
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a438:	b29b      	uxth	r3, r3
 800a43a:	461a      	mov	r2, r3
 800a43c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a43e:	4413      	add	r3, r2
 800a440:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a442:	683b      	ldr	r3, [r7, #0]
 800a444:	781b      	ldrb	r3, [r3, #0]
 800a446:	00da      	lsls	r2, r3, #3
 800a448:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a44a:	4413      	add	r3, r2
 800a44c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a450:	667b      	str	r3, [r7, #100]	@ 0x64
 800a452:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a454:	881b      	ldrh	r3, [r3, #0]
 800a456:	b29b      	uxth	r3, r3
 800a458:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a45c:	b29a      	uxth	r2, r3
 800a45e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a460:	801a      	strh	r2, [r3, #0]
 800a462:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a466:	2b00      	cmp	r3, #0
 800a468:	d10a      	bne.n	800a480 <USB_EPStartXfer+0x74a>
 800a46a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a46c:	881b      	ldrh	r3, [r3, #0]
 800a46e:	b29b      	uxth	r3, r3
 800a470:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a474:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a478:	b29a      	uxth	r2, r3
 800a47a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a47c:	801a      	strh	r2, [r3, #0]
 800a47e:	e05b      	b.n	800a538 <USB_EPStartXfer+0x802>
 800a480:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a484:	2b3e      	cmp	r3, #62	@ 0x3e
 800a486:	d81c      	bhi.n	800a4c2 <USB_EPStartXfer+0x78c>
 800a488:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a48c:	085b      	lsrs	r3, r3, #1
 800a48e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a492:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a496:	f003 0301 	and.w	r3, r3, #1
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d004      	beq.n	800a4a8 <USB_EPStartXfer+0x772>
 800a49e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a4a2:	3301      	adds	r3, #1
 800a4a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a4a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a4aa:	881b      	ldrh	r3, [r3, #0]
 800a4ac:	b29a      	uxth	r2, r3
 800a4ae:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a4b2:	b29b      	uxth	r3, r3
 800a4b4:	029b      	lsls	r3, r3, #10
 800a4b6:	b29b      	uxth	r3, r3
 800a4b8:	4313      	orrs	r3, r2
 800a4ba:	b29a      	uxth	r2, r3
 800a4bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a4be:	801a      	strh	r2, [r3, #0]
 800a4c0:	e03a      	b.n	800a538 <USB_EPStartXfer+0x802>
 800a4c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a4c6:	095b      	lsrs	r3, r3, #5
 800a4c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a4cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a4d0:	f003 031f 	and.w	r3, r3, #31
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d104      	bne.n	800a4e2 <USB_EPStartXfer+0x7ac>
 800a4d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a4dc:	3b01      	subs	r3, #1
 800a4de:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a4e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a4e4:	881b      	ldrh	r3, [r3, #0]
 800a4e6:	b29a      	uxth	r2, r3
 800a4e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a4ec:	b29b      	uxth	r3, r3
 800a4ee:	029b      	lsls	r3, r3, #10
 800a4f0:	b29b      	uxth	r3, r3
 800a4f2:	4313      	orrs	r3, r2
 800a4f4:	b29b      	uxth	r3, r3
 800a4f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a4fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a4fe:	b29a      	uxth	r2, r3
 800a500:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a502:	801a      	strh	r2, [r3, #0]
 800a504:	e018      	b.n	800a538 <USB_EPStartXfer+0x802>
 800a506:	683b      	ldr	r3, [r7, #0]
 800a508:	785b      	ldrb	r3, [r3, #1]
 800a50a:	2b01      	cmp	r3, #1
 800a50c:	d114      	bne.n	800a538 <USB_EPStartXfer+0x802>
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a514:	b29b      	uxth	r3, r3
 800a516:	461a      	mov	r2, r3
 800a518:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a51a:	4413      	add	r3, r2
 800a51c:	673b      	str	r3, [r7, #112]	@ 0x70
 800a51e:	683b      	ldr	r3, [r7, #0]
 800a520:	781b      	ldrb	r3, [r3, #0]
 800a522:	00da      	lsls	r2, r3, #3
 800a524:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a526:	4413      	add	r3, r2
 800a528:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a52c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a52e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a532:	b29a      	uxth	r2, r3
 800a534:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a536:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800a538:	683b      	ldr	r3, [r7, #0]
 800a53a:	895b      	ldrh	r3, [r3, #10]
 800a53c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a540:	683b      	ldr	r3, [r7, #0]
 800a542:	6959      	ldr	r1, [r3, #20]
 800a544:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a548:	b29b      	uxth	r3, r3
 800a54a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a54e:	6878      	ldr	r0, [r7, #4]
 800a550:	f000 f9c4 	bl	800a8dc <USB_WritePMA>
 800a554:	e09e      	b.n	800a694 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a556:	683b      	ldr	r3, [r7, #0]
 800a558:	785b      	ldrb	r3, [r3, #1]
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d16b      	bne.n	800a636 <USB_EPStartXfer+0x900>
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a568:	b29b      	uxth	r3, r3
 800a56a:	461a      	mov	r2, r3
 800a56c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a56e:	4413      	add	r3, r2
 800a570:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a572:	683b      	ldr	r3, [r7, #0]
 800a574:	781b      	ldrb	r3, [r3, #0]
 800a576:	00da      	lsls	r2, r3, #3
 800a578:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a57a:	4413      	add	r3, r2
 800a57c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a580:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a582:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a584:	881b      	ldrh	r3, [r3, #0]
 800a586:	b29b      	uxth	r3, r3
 800a588:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a58c:	b29a      	uxth	r2, r3
 800a58e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a590:	801a      	strh	r2, [r3, #0]
 800a592:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a596:	2b00      	cmp	r3, #0
 800a598:	d10a      	bne.n	800a5b0 <USB_EPStartXfer+0x87a>
 800a59a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a59c:	881b      	ldrh	r3, [r3, #0]
 800a59e:	b29b      	uxth	r3, r3
 800a5a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a5a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a5a8:	b29a      	uxth	r2, r3
 800a5aa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a5ac:	801a      	strh	r2, [r3, #0]
 800a5ae:	e063      	b.n	800a678 <USB_EPStartXfer+0x942>
 800a5b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a5b4:	2b3e      	cmp	r3, #62	@ 0x3e
 800a5b6:	d81c      	bhi.n	800a5f2 <USB_EPStartXfer+0x8bc>
 800a5b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a5bc:	085b      	lsrs	r3, r3, #1
 800a5be:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a5c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a5c6:	f003 0301 	and.w	r3, r3, #1
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d004      	beq.n	800a5d8 <USB_EPStartXfer+0x8a2>
 800a5ce:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a5d2:	3301      	adds	r3, #1
 800a5d4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a5d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a5da:	881b      	ldrh	r3, [r3, #0]
 800a5dc:	b29a      	uxth	r2, r3
 800a5de:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a5e2:	b29b      	uxth	r3, r3
 800a5e4:	029b      	lsls	r3, r3, #10
 800a5e6:	b29b      	uxth	r3, r3
 800a5e8:	4313      	orrs	r3, r2
 800a5ea:	b29a      	uxth	r2, r3
 800a5ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a5ee:	801a      	strh	r2, [r3, #0]
 800a5f0:	e042      	b.n	800a678 <USB_EPStartXfer+0x942>
 800a5f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a5f6:	095b      	lsrs	r3, r3, #5
 800a5f8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a5fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a600:	f003 031f 	and.w	r3, r3, #31
 800a604:	2b00      	cmp	r3, #0
 800a606:	d104      	bne.n	800a612 <USB_EPStartXfer+0x8dc>
 800a608:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a60c:	3b01      	subs	r3, #1
 800a60e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a612:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a614:	881b      	ldrh	r3, [r3, #0]
 800a616:	b29a      	uxth	r2, r3
 800a618:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a61c:	b29b      	uxth	r3, r3
 800a61e:	029b      	lsls	r3, r3, #10
 800a620:	b29b      	uxth	r3, r3
 800a622:	4313      	orrs	r3, r2
 800a624:	b29b      	uxth	r3, r3
 800a626:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a62a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a62e:	b29a      	uxth	r2, r3
 800a630:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a632:	801a      	strh	r2, [r3, #0]
 800a634:	e020      	b.n	800a678 <USB_EPStartXfer+0x942>
 800a636:	683b      	ldr	r3, [r7, #0]
 800a638:	785b      	ldrb	r3, [r3, #1]
 800a63a:	2b01      	cmp	r3, #1
 800a63c:	d11c      	bne.n	800a678 <USB_EPStartXfer+0x942>
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a64a:	b29b      	uxth	r3, r3
 800a64c:	461a      	mov	r2, r3
 800a64e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a652:	4413      	add	r3, r2
 800a654:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a658:	683b      	ldr	r3, [r7, #0]
 800a65a:	781b      	ldrb	r3, [r3, #0]
 800a65c:	00da      	lsls	r2, r3, #3
 800a65e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a662:	4413      	add	r3, r2
 800a664:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a668:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a66c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a670:	b29a      	uxth	r2, r3
 800a672:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a676:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800a678:	683b      	ldr	r3, [r7, #0]
 800a67a:	891b      	ldrh	r3, [r3, #8]
 800a67c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a680:	683b      	ldr	r3, [r7, #0]
 800a682:	6959      	ldr	r1, [r3, #20]
 800a684:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a688:	b29b      	uxth	r3, r3
 800a68a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a68e:	6878      	ldr	r0, [r7, #4]
 800a690:	f000 f924 	bl	800a8dc <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800a694:	687a      	ldr	r2, [r7, #4]
 800a696:	683b      	ldr	r3, [r7, #0]
 800a698:	781b      	ldrb	r3, [r3, #0]
 800a69a:	009b      	lsls	r3, r3, #2
 800a69c:	4413      	add	r3, r2
 800a69e:	881b      	ldrh	r3, [r3, #0]
 800a6a0:	b29b      	uxth	r3, r3
 800a6a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a6a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a6aa:	817b      	strh	r3, [r7, #10]
 800a6ac:	897b      	ldrh	r3, [r7, #10]
 800a6ae:	f083 0310 	eor.w	r3, r3, #16
 800a6b2:	817b      	strh	r3, [r7, #10]
 800a6b4:	897b      	ldrh	r3, [r7, #10]
 800a6b6:	f083 0320 	eor.w	r3, r3, #32
 800a6ba:	817b      	strh	r3, [r7, #10]
 800a6bc:	687a      	ldr	r2, [r7, #4]
 800a6be:	683b      	ldr	r3, [r7, #0]
 800a6c0:	781b      	ldrb	r3, [r3, #0]
 800a6c2:	009b      	lsls	r3, r3, #2
 800a6c4:	441a      	add	r2, r3
 800a6c6:	897b      	ldrh	r3, [r7, #10]
 800a6c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a6cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a6d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a6d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a6d8:	b29b      	uxth	r3, r3
 800a6da:	8013      	strh	r3, [r2, #0]
 800a6dc:	e0d5      	b.n	800a88a <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800a6de:	683b      	ldr	r3, [r7, #0]
 800a6e0:	7b1b      	ldrb	r3, [r3, #12]
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d156      	bne.n	800a794 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800a6e6:	683b      	ldr	r3, [r7, #0]
 800a6e8:	699b      	ldr	r3, [r3, #24]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d122      	bne.n	800a734 <USB_EPStartXfer+0x9fe>
 800a6ee:	683b      	ldr	r3, [r7, #0]
 800a6f0:	78db      	ldrb	r3, [r3, #3]
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d11e      	bne.n	800a734 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800a6f6:	687a      	ldr	r2, [r7, #4]
 800a6f8:	683b      	ldr	r3, [r7, #0]
 800a6fa:	781b      	ldrb	r3, [r3, #0]
 800a6fc:	009b      	lsls	r3, r3, #2
 800a6fe:	4413      	add	r3, r2
 800a700:	881b      	ldrh	r3, [r3, #0]
 800a702:	b29b      	uxth	r3, r3
 800a704:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a708:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a70c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800a710:	687a      	ldr	r2, [r7, #4]
 800a712:	683b      	ldr	r3, [r7, #0]
 800a714:	781b      	ldrb	r3, [r3, #0]
 800a716:	009b      	lsls	r3, r3, #2
 800a718:	441a      	add	r2, r3
 800a71a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800a71e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a722:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a726:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800a72a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a72e:	b29b      	uxth	r3, r3
 800a730:	8013      	strh	r3, [r2, #0]
 800a732:	e01d      	b.n	800a770 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800a734:	687a      	ldr	r2, [r7, #4]
 800a736:	683b      	ldr	r3, [r7, #0]
 800a738:	781b      	ldrb	r3, [r3, #0]
 800a73a:	009b      	lsls	r3, r3, #2
 800a73c:	4413      	add	r3, r2
 800a73e:	881b      	ldrh	r3, [r3, #0]
 800a740:	b29b      	uxth	r3, r3
 800a742:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800a746:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a74a:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800a74e:	687a      	ldr	r2, [r7, #4]
 800a750:	683b      	ldr	r3, [r7, #0]
 800a752:	781b      	ldrb	r3, [r3, #0]
 800a754:	009b      	lsls	r3, r3, #2
 800a756:	441a      	add	r2, r3
 800a758:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800a75c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a760:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a764:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a768:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a76c:	b29b      	uxth	r3, r3
 800a76e:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800a770:	683b      	ldr	r3, [r7, #0]
 800a772:	699a      	ldr	r2, [r3, #24]
 800a774:	683b      	ldr	r3, [r7, #0]
 800a776:	691b      	ldr	r3, [r3, #16]
 800a778:	429a      	cmp	r2, r3
 800a77a:	d907      	bls.n	800a78c <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800a77c:	683b      	ldr	r3, [r7, #0]
 800a77e:	699a      	ldr	r2, [r3, #24]
 800a780:	683b      	ldr	r3, [r7, #0]
 800a782:	691b      	ldr	r3, [r3, #16]
 800a784:	1ad2      	subs	r2, r2, r3
 800a786:	683b      	ldr	r3, [r7, #0]
 800a788:	619a      	str	r2, [r3, #24]
 800a78a:	e054      	b.n	800a836 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	2200      	movs	r2, #0
 800a790:	619a      	str	r2, [r3, #24]
 800a792:	e050      	b.n	800a836 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800a794:	683b      	ldr	r3, [r7, #0]
 800a796:	78db      	ldrb	r3, [r3, #3]
 800a798:	2b02      	cmp	r3, #2
 800a79a:	d142      	bne.n	800a822 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800a79c:	683b      	ldr	r3, [r7, #0]
 800a79e:	69db      	ldr	r3, [r3, #28]
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d048      	beq.n	800a836 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800a7a4:	687a      	ldr	r2, [r7, #4]
 800a7a6:	683b      	ldr	r3, [r7, #0]
 800a7a8:	781b      	ldrb	r3, [r3, #0]
 800a7aa:	009b      	lsls	r3, r3, #2
 800a7ac:	4413      	add	r3, r2
 800a7ae:	881b      	ldrh	r3, [r3, #0]
 800a7b0:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800a7b4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800a7b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d005      	beq.n	800a7cc <USB_EPStartXfer+0xa96>
 800a7c0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800a7c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d10b      	bne.n	800a7e4 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800a7cc:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800a7d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d12e      	bne.n	800a836 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800a7d8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800a7dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d128      	bne.n	800a836 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800a7e4:	687a      	ldr	r2, [r7, #4]
 800a7e6:	683b      	ldr	r3, [r7, #0]
 800a7e8:	781b      	ldrb	r3, [r3, #0]
 800a7ea:	009b      	lsls	r3, r3, #2
 800a7ec:	4413      	add	r3, r2
 800a7ee:	881b      	ldrh	r3, [r3, #0]
 800a7f0:	b29b      	uxth	r3, r3
 800a7f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a7f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a7fa:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800a7fe:	687a      	ldr	r2, [r7, #4]
 800a800:	683b      	ldr	r3, [r7, #0]
 800a802:	781b      	ldrb	r3, [r3, #0]
 800a804:	009b      	lsls	r3, r3, #2
 800a806:	441a      	add	r2, r3
 800a808:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800a80c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a810:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a814:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a818:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a81c:	b29b      	uxth	r3, r3
 800a81e:	8013      	strh	r3, [r2, #0]
 800a820:	e009      	b.n	800a836 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800a822:	683b      	ldr	r3, [r7, #0]
 800a824:	78db      	ldrb	r3, [r3, #3]
 800a826:	2b01      	cmp	r3, #1
 800a828:	d103      	bne.n	800a832 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800a82a:	683b      	ldr	r3, [r7, #0]
 800a82c:	2200      	movs	r2, #0
 800a82e:	619a      	str	r2, [r3, #24]
 800a830:	e001      	b.n	800a836 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800a832:	2301      	movs	r3, #1
 800a834:	e02a      	b.n	800a88c <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a836:	687a      	ldr	r2, [r7, #4]
 800a838:	683b      	ldr	r3, [r7, #0]
 800a83a:	781b      	ldrb	r3, [r3, #0]
 800a83c:	009b      	lsls	r3, r3, #2
 800a83e:	4413      	add	r3, r2
 800a840:	881b      	ldrh	r3, [r3, #0]
 800a842:	b29b      	uxth	r3, r3
 800a844:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a848:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a84c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800a850:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a854:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a858:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800a85c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a860:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a864:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800a868:	687a      	ldr	r2, [r7, #4]
 800a86a:	683b      	ldr	r3, [r7, #0]
 800a86c:	781b      	ldrb	r3, [r3, #0]
 800a86e:	009b      	lsls	r3, r3, #2
 800a870:	441a      	add	r2, r3
 800a872:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a876:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a87a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a87e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a882:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a886:	b29b      	uxth	r3, r3
 800a888:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800a88a:	2300      	movs	r3, #0
}
 800a88c:	4618      	mov	r0, r3
 800a88e:	37b0      	adds	r7, #176	@ 0xb0
 800a890:	46bd      	mov	sp, r7
 800a892:	bd80      	pop	{r7, pc}

0800a894 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800a894:	b480      	push	{r7}
 800a896:	b083      	sub	sp, #12
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
 800a89c:	460b      	mov	r3, r1
 800a89e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800a8a0:	78fb      	ldrb	r3, [r7, #3]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d103      	bne.n	800a8ae <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	2280      	movs	r2, #128	@ 0x80
 800a8aa:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800a8ae:	2300      	movs	r3, #0
}
 800a8b0:	4618      	mov	r0, r3
 800a8b2:	370c      	adds	r7, #12
 800a8b4:	46bd      	mov	sp, r7
 800a8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ba:	4770      	bx	lr

0800a8bc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800a8bc:	b480      	push	{r7}
 800a8be:	b085      	sub	sp, #20
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800a8ca:	b29b      	uxth	r3, r3
 800a8cc:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800a8ce:	68fb      	ldr	r3, [r7, #12]
}
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	3714      	adds	r7, #20
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8da:	4770      	bx	lr

0800a8dc <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a8dc:	b480      	push	{r7}
 800a8de:	b08b      	sub	sp, #44	@ 0x2c
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	60f8      	str	r0, [r7, #12]
 800a8e4:	60b9      	str	r1, [r7, #8]
 800a8e6:	4611      	mov	r1, r2
 800a8e8:	461a      	mov	r2, r3
 800a8ea:	460b      	mov	r3, r1
 800a8ec:	80fb      	strh	r3, [r7, #6]
 800a8ee:	4613      	mov	r3, r2
 800a8f0:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800a8f2:	88bb      	ldrh	r3, [r7, #4]
 800a8f4:	3301      	adds	r3, #1
 800a8f6:	085b      	lsrs	r3, r3, #1
 800a8f8:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a8fe:	68bb      	ldr	r3, [r7, #8]
 800a900:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a902:	88fa      	ldrh	r2, [r7, #6]
 800a904:	697b      	ldr	r3, [r7, #20]
 800a906:	4413      	add	r3, r2
 800a908:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a90c:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800a90e:	69bb      	ldr	r3, [r7, #24]
 800a910:	627b      	str	r3, [r7, #36]	@ 0x24
 800a912:	e01b      	b.n	800a94c <USB_WritePMA+0x70>
  {
    WrVal = pBuf[0];
 800a914:	69fb      	ldr	r3, [r7, #28]
 800a916:	781b      	ldrb	r3, [r3, #0]
 800a918:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800a91a:	69fb      	ldr	r3, [r7, #28]
 800a91c:	3301      	adds	r3, #1
 800a91e:	781b      	ldrb	r3, [r3, #0]
 800a920:	021b      	lsls	r3, r3, #8
 800a922:	b21a      	sxth	r2, r3
 800a924:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a928:	4313      	orrs	r3, r2
 800a92a:	b21b      	sxth	r3, r3
 800a92c:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800a92e:	6a3b      	ldr	r3, [r7, #32]
 800a930:	8a7a      	ldrh	r2, [r7, #18]
 800a932:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800a934:	6a3b      	ldr	r3, [r7, #32]
 800a936:	3302      	adds	r3, #2
 800a938:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800a93a:	69fb      	ldr	r3, [r7, #28]
 800a93c:	3301      	adds	r3, #1
 800a93e:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800a940:	69fb      	ldr	r3, [r7, #28]
 800a942:	3301      	adds	r3, #1
 800a944:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800a946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a948:	3b01      	subs	r3, #1
 800a94a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a94c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d1e0      	bne.n	800a914 <USB_WritePMA+0x38>
  }
}
 800a952:	bf00      	nop
 800a954:	bf00      	nop
 800a956:	372c      	adds	r7, #44	@ 0x2c
 800a958:	46bd      	mov	sp, r7
 800a95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95e:	4770      	bx	lr

0800a960 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a960:	b480      	push	{r7}
 800a962:	b08b      	sub	sp, #44	@ 0x2c
 800a964:	af00      	add	r7, sp, #0
 800a966:	60f8      	str	r0, [r7, #12]
 800a968:	60b9      	str	r1, [r7, #8]
 800a96a:	4611      	mov	r1, r2
 800a96c:	461a      	mov	r2, r3
 800a96e:	460b      	mov	r3, r1
 800a970:	80fb      	strh	r3, [r7, #6]
 800a972:	4613      	mov	r3, r2
 800a974:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800a976:	88bb      	ldrh	r3, [r7, #4]
 800a978:	085b      	lsrs	r3, r3, #1
 800a97a:	b29b      	uxth	r3, r3
 800a97c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a982:	68bb      	ldr	r3, [r7, #8]
 800a984:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a986:	88fa      	ldrh	r2, [r7, #6]
 800a988:	697b      	ldr	r3, [r7, #20]
 800a98a:	4413      	add	r3, r2
 800a98c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a990:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800a992:	69bb      	ldr	r3, [r7, #24]
 800a994:	627b      	str	r3, [r7, #36]	@ 0x24
 800a996:	e018      	b.n	800a9ca <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800a998:	6a3b      	ldr	r3, [r7, #32]
 800a99a:	881b      	ldrh	r3, [r3, #0]
 800a99c:	b29b      	uxth	r3, r3
 800a99e:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800a9a0:	6a3b      	ldr	r3, [r7, #32]
 800a9a2:	3302      	adds	r3, #2
 800a9a4:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800a9a6:	693b      	ldr	r3, [r7, #16]
 800a9a8:	b2da      	uxtb	r2, r3
 800a9aa:	69fb      	ldr	r3, [r7, #28]
 800a9ac:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a9ae:	69fb      	ldr	r3, [r7, #28]
 800a9b0:	3301      	adds	r3, #1
 800a9b2:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800a9b4:	693b      	ldr	r3, [r7, #16]
 800a9b6:	0a1b      	lsrs	r3, r3, #8
 800a9b8:	b2da      	uxtb	r2, r3
 800a9ba:	69fb      	ldr	r3, [r7, #28]
 800a9bc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a9be:	69fb      	ldr	r3, [r7, #28]
 800a9c0:	3301      	adds	r3, #1
 800a9c2:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800a9c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9c6:	3b01      	subs	r3, #1
 800a9c8:	627b      	str	r3, [r7, #36]	@ 0x24
 800a9ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d1e3      	bne.n	800a998 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800a9d0:	88bb      	ldrh	r3, [r7, #4]
 800a9d2:	f003 0301 	and.w	r3, r3, #1
 800a9d6:	b29b      	uxth	r3, r3
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d007      	beq.n	800a9ec <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800a9dc:	6a3b      	ldr	r3, [r7, #32]
 800a9de:	881b      	ldrh	r3, [r3, #0]
 800a9e0:	b29b      	uxth	r3, r3
 800a9e2:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800a9e4:	693b      	ldr	r3, [r7, #16]
 800a9e6:	b2da      	uxtb	r2, r3
 800a9e8:	69fb      	ldr	r3, [r7, #28]
 800a9ea:	701a      	strb	r2, [r3, #0]
  }
}
 800a9ec:	bf00      	nop
 800a9ee:	372c      	adds	r7, #44	@ 0x2c
 800a9f0:	46bd      	mov	sp, r7
 800a9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f6:	4770      	bx	lr

0800a9f8 <__NVIC_SetPriority>:
{
 800a9f8:	b480      	push	{r7}
 800a9fa:	b083      	sub	sp, #12
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	4603      	mov	r3, r0
 800aa00:	6039      	str	r1, [r7, #0]
 800aa02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800aa04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	db0a      	blt.n	800aa22 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800aa0c:	683b      	ldr	r3, [r7, #0]
 800aa0e:	b2da      	uxtb	r2, r3
 800aa10:	490c      	ldr	r1, [pc, #48]	@ (800aa44 <__NVIC_SetPriority+0x4c>)
 800aa12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aa16:	0112      	lsls	r2, r2, #4
 800aa18:	b2d2      	uxtb	r2, r2
 800aa1a:	440b      	add	r3, r1
 800aa1c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800aa20:	e00a      	b.n	800aa38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800aa22:	683b      	ldr	r3, [r7, #0]
 800aa24:	b2da      	uxtb	r2, r3
 800aa26:	4908      	ldr	r1, [pc, #32]	@ (800aa48 <__NVIC_SetPriority+0x50>)
 800aa28:	79fb      	ldrb	r3, [r7, #7]
 800aa2a:	f003 030f 	and.w	r3, r3, #15
 800aa2e:	3b04      	subs	r3, #4
 800aa30:	0112      	lsls	r2, r2, #4
 800aa32:	b2d2      	uxtb	r2, r2
 800aa34:	440b      	add	r3, r1
 800aa36:	761a      	strb	r2, [r3, #24]
}
 800aa38:	bf00      	nop
 800aa3a:	370c      	adds	r7, #12
 800aa3c:	46bd      	mov	sp, r7
 800aa3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa42:	4770      	bx	lr
 800aa44:	e000e100 	.word	0xe000e100
 800aa48:	e000ed00 	.word	0xe000ed00

0800aa4c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800aa4c:	b580      	push	{r7, lr}
 800aa4e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800aa50:	4b05      	ldr	r3, [pc, #20]	@ (800aa68 <SysTick_Handler+0x1c>)
 800aa52:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800aa54:	f001 fd46 	bl	800c4e4 <xTaskGetSchedulerState>
 800aa58:	4603      	mov	r3, r0
 800aa5a:	2b01      	cmp	r3, #1
 800aa5c:	d001      	beq.n	800aa62 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800aa5e:	f002 fb3b 	bl	800d0d8 <xPortSysTickHandler>
  }
}
 800aa62:	bf00      	nop
 800aa64:	bd80      	pop	{r7, pc}
 800aa66:	bf00      	nop
 800aa68:	e000e010 	.word	0xe000e010

0800aa6c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800aa6c:	b580      	push	{r7, lr}
 800aa6e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800aa70:	2100      	movs	r1, #0
 800aa72:	f06f 0004 	mvn.w	r0, #4
 800aa76:	f7ff ffbf 	bl	800a9f8 <__NVIC_SetPriority>
#endif
}
 800aa7a:	bf00      	nop
 800aa7c:	bd80      	pop	{r7, pc}
	...

0800aa80 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800aa80:	b480      	push	{r7}
 800aa82:	b083      	sub	sp, #12
 800aa84:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aa86:	f3ef 8305 	mrs	r3, IPSR
 800aa8a:	603b      	str	r3, [r7, #0]
  return(result);
 800aa8c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d003      	beq.n	800aa9a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800aa92:	f06f 0305 	mvn.w	r3, #5
 800aa96:	607b      	str	r3, [r7, #4]
 800aa98:	e00c      	b.n	800aab4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800aa9a:	4b0a      	ldr	r3, [pc, #40]	@ (800aac4 <osKernelInitialize+0x44>)
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d105      	bne.n	800aaae <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800aaa2:	4b08      	ldr	r3, [pc, #32]	@ (800aac4 <osKernelInitialize+0x44>)
 800aaa4:	2201      	movs	r2, #1
 800aaa6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800aaa8:	2300      	movs	r3, #0
 800aaaa:	607b      	str	r3, [r7, #4]
 800aaac:	e002      	b.n	800aab4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800aaae:	f04f 33ff 	mov.w	r3, #4294967295
 800aab2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800aab4:	687b      	ldr	r3, [r7, #4]
}
 800aab6:	4618      	mov	r0, r3
 800aab8:	370c      	adds	r7, #12
 800aaba:	46bd      	mov	sp, r7
 800aabc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac0:	4770      	bx	lr
 800aac2:	bf00      	nop
 800aac4:	20000680 	.word	0x20000680

0800aac8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800aac8:	b580      	push	{r7, lr}
 800aaca:	b082      	sub	sp, #8
 800aacc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aace:	f3ef 8305 	mrs	r3, IPSR
 800aad2:	603b      	str	r3, [r7, #0]
  return(result);
 800aad4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d003      	beq.n	800aae2 <osKernelStart+0x1a>
    stat = osErrorISR;
 800aada:	f06f 0305 	mvn.w	r3, #5
 800aade:	607b      	str	r3, [r7, #4]
 800aae0:	e010      	b.n	800ab04 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800aae2:	4b0b      	ldr	r3, [pc, #44]	@ (800ab10 <osKernelStart+0x48>)
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	2b01      	cmp	r3, #1
 800aae8:	d109      	bne.n	800aafe <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800aaea:	f7ff ffbf 	bl	800aa6c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800aaee:	4b08      	ldr	r3, [pc, #32]	@ (800ab10 <osKernelStart+0x48>)
 800aaf0:	2202      	movs	r2, #2
 800aaf2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800aaf4:	f001 f892 	bl	800bc1c <vTaskStartScheduler>
      stat = osOK;
 800aaf8:	2300      	movs	r3, #0
 800aafa:	607b      	str	r3, [r7, #4]
 800aafc:	e002      	b.n	800ab04 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800aafe:	f04f 33ff 	mov.w	r3, #4294967295
 800ab02:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ab04:	687b      	ldr	r3, [r7, #4]
}
 800ab06:	4618      	mov	r0, r3
 800ab08:	3708      	adds	r7, #8
 800ab0a:	46bd      	mov	sp, r7
 800ab0c:	bd80      	pop	{r7, pc}
 800ab0e:	bf00      	nop
 800ab10:	20000680 	.word	0x20000680

0800ab14 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800ab14:	b580      	push	{r7, lr}
 800ab16:	b08e      	sub	sp, #56	@ 0x38
 800ab18:	af04      	add	r7, sp, #16
 800ab1a:	60f8      	str	r0, [r7, #12]
 800ab1c:	60b9      	str	r1, [r7, #8]
 800ab1e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800ab20:	2300      	movs	r3, #0
 800ab22:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ab24:	f3ef 8305 	mrs	r3, IPSR
 800ab28:	617b      	str	r3, [r7, #20]
  return(result);
 800ab2a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d17e      	bne.n	800ac2e <osThreadNew+0x11a>
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d07b      	beq.n	800ac2e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800ab36:	2380      	movs	r3, #128	@ 0x80
 800ab38:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800ab3a:	2318      	movs	r3, #24
 800ab3c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800ab3e:	2300      	movs	r3, #0
 800ab40:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800ab42:	f04f 33ff 	mov.w	r3, #4294967295
 800ab46:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d045      	beq.n	800abda <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d002      	beq.n	800ab5c <osThreadNew+0x48>
        name = attr->name;
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	699b      	ldr	r3, [r3, #24]
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d002      	beq.n	800ab6a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	699b      	ldr	r3, [r3, #24]
 800ab68:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800ab6a:	69fb      	ldr	r3, [r7, #28]
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d008      	beq.n	800ab82 <osThreadNew+0x6e>
 800ab70:	69fb      	ldr	r3, [r7, #28]
 800ab72:	2b38      	cmp	r3, #56	@ 0x38
 800ab74:	d805      	bhi.n	800ab82 <osThreadNew+0x6e>
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	685b      	ldr	r3, [r3, #4]
 800ab7a:	f003 0301 	and.w	r3, r3, #1
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d001      	beq.n	800ab86 <osThreadNew+0x72>
        return (NULL);
 800ab82:	2300      	movs	r3, #0
 800ab84:	e054      	b.n	800ac30 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	695b      	ldr	r3, [r3, #20]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d003      	beq.n	800ab96 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	695b      	ldr	r3, [r3, #20]
 800ab92:	089b      	lsrs	r3, r3, #2
 800ab94:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	689b      	ldr	r3, [r3, #8]
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d00e      	beq.n	800abbc <osThreadNew+0xa8>
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	68db      	ldr	r3, [r3, #12]
 800aba2:	2ba7      	cmp	r3, #167	@ 0xa7
 800aba4:	d90a      	bls.n	800abbc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d006      	beq.n	800abbc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	695b      	ldr	r3, [r3, #20]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d002      	beq.n	800abbc <osThreadNew+0xa8>
        mem = 1;
 800abb6:	2301      	movs	r3, #1
 800abb8:	61bb      	str	r3, [r7, #24]
 800abba:	e010      	b.n	800abde <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	689b      	ldr	r3, [r3, #8]
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d10c      	bne.n	800abde <osThreadNew+0xca>
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	68db      	ldr	r3, [r3, #12]
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d108      	bne.n	800abde <osThreadNew+0xca>
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	691b      	ldr	r3, [r3, #16]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d104      	bne.n	800abde <osThreadNew+0xca>
          mem = 0;
 800abd4:	2300      	movs	r3, #0
 800abd6:	61bb      	str	r3, [r7, #24]
 800abd8:	e001      	b.n	800abde <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800abda:	2300      	movs	r3, #0
 800abdc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800abde:	69bb      	ldr	r3, [r7, #24]
 800abe0:	2b01      	cmp	r3, #1
 800abe2:	d110      	bne.n	800ac06 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800abe8:	687a      	ldr	r2, [r7, #4]
 800abea:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800abec:	9202      	str	r2, [sp, #8]
 800abee:	9301      	str	r3, [sp, #4]
 800abf0:	69fb      	ldr	r3, [r7, #28]
 800abf2:	9300      	str	r3, [sp, #0]
 800abf4:	68bb      	ldr	r3, [r7, #8]
 800abf6:	6a3a      	ldr	r2, [r7, #32]
 800abf8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800abfa:	68f8      	ldr	r0, [r7, #12]
 800abfc:	f000 fe1a 	bl	800b834 <xTaskCreateStatic>
 800ac00:	4603      	mov	r3, r0
 800ac02:	613b      	str	r3, [r7, #16]
 800ac04:	e013      	b.n	800ac2e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800ac06:	69bb      	ldr	r3, [r7, #24]
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d110      	bne.n	800ac2e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800ac0c:	6a3b      	ldr	r3, [r7, #32]
 800ac0e:	b29a      	uxth	r2, r3
 800ac10:	f107 0310 	add.w	r3, r7, #16
 800ac14:	9301      	str	r3, [sp, #4]
 800ac16:	69fb      	ldr	r3, [r7, #28]
 800ac18:	9300      	str	r3, [sp, #0]
 800ac1a:	68bb      	ldr	r3, [r7, #8]
 800ac1c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ac1e:	68f8      	ldr	r0, [r7, #12]
 800ac20:	f000 fe68 	bl	800b8f4 <xTaskCreate>
 800ac24:	4603      	mov	r3, r0
 800ac26:	2b01      	cmp	r3, #1
 800ac28:	d001      	beq.n	800ac2e <osThreadNew+0x11a>
            hTask = NULL;
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800ac2e:	693b      	ldr	r3, [r7, #16]
}
 800ac30:	4618      	mov	r0, r3
 800ac32:	3728      	adds	r7, #40	@ 0x28
 800ac34:	46bd      	mov	sp, r7
 800ac36:	bd80      	pop	{r7, pc}

0800ac38 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800ac38:	b580      	push	{r7, lr}
 800ac3a:	b084      	sub	sp, #16
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ac40:	f3ef 8305 	mrs	r3, IPSR
 800ac44:	60bb      	str	r3, [r7, #8]
  return(result);
 800ac46:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d003      	beq.n	800ac54 <osDelay+0x1c>
    stat = osErrorISR;
 800ac4c:	f06f 0305 	mvn.w	r3, #5
 800ac50:	60fb      	str	r3, [r7, #12]
 800ac52:	e007      	b.n	800ac64 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800ac54:	2300      	movs	r3, #0
 800ac56:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d002      	beq.n	800ac64 <osDelay+0x2c>
      vTaskDelay(ticks);
 800ac5e:	6878      	ldr	r0, [r7, #4]
 800ac60:	f000 ffa6 	bl	800bbb0 <vTaskDelay>
    }
  }

  return (stat);
 800ac64:	68fb      	ldr	r3, [r7, #12]
}
 800ac66:	4618      	mov	r0, r3
 800ac68:	3710      	adds	r7, #16
 800ac6a:	46bd      	mov	sp, r7
 800ac6c:	bd80      	pop	{r7, pc}
	...

0800ac70 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800ac70:	b480      	push	{r7}
 800ac72:	b085      	sub	sp, #20
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	60f8      	str	r0, [r7, #12]
 800ac78:	60b9      	str	r1, [r7, #8]
 800ac7a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	4a07      	ldr	r2, [pc, #28]	@ (800ac9c <vApplicationGetIdleTaskMemory+0x2c>)
 800ac80:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800ac82:	68bb      	ldr	r3, [r7, #8]
 800ac84:	4a06      	ldr	r2, [pc, #24]	@ (800aca0 <vApplicationGetIdleTaskMemory+0x30>)
 800ac86:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	2280      	movs	r2, #128	@ 0x80
 800ac8c:	601a      	str	r2, [r3, #0]
}
 800ac8e:	bf00      	nop
 800ac90:	3714      	adds	r7, #20
 800ac92:	46bd      	mov	sp, r7
 800ac94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac98:	4770      	bx	lr
 800ac9a:	bf00      	nop
 800ac9c:	20000684 	.word	0x20000684
 800aca0:	2000072c 	.word	0x2000072c

0800aca4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800aca4:	b480      	push	{r7}
 800aca6:	b085      	sub	sp, #20
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	60f8      	str	r0, [r7, #12]
 800acac:	60b9      	str	r1, [r7, #8]
 800acae:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	4a07      	ldr	r2, [pc, #28]	@ (800acd0 <vApplicationGetTimerTaskMemory+0x2c>)
 800acb4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800acb6:	68bb      	ldr	r3, [r7, #8]
 800acb8:	4a06      	ldr	r2, [pc, #24]	@ (800acd4 <vApplicationGetTimerTaskMemory+0x30>)
 800acba:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800acc2:	601a      	str	r2, [r3, #0]
}
 800acc4:	bf00      	nop
 800acc6:	3714      	adds	r7, #20
 800acc8:	46bd      	mov	sp, r7
 800acca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acce:	4770      	bx	lr
 800acd0:	2000092c 	.word	0x2000092c
 800acd4:	200009d4 	.word	0x200009d4

0800acd8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800acd8:	b480      	push	{r7}
 800acda:	b083      	sub	sp, #12
 800acdc:	af00      	add	r7, sp, #0
 800acde:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	f103 0208 	add.w	r2, r3, #8
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	f04f 32ff 	mov.w	r2, #4294967295
 800acf0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	f103 0208 	add.w	r2, r3, #8
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	f103 0208 	add.w	r2, r3, #8
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	2200      	movs	r2, #0
 800ad0a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800ad0c:	bf00      	nop
 800ad0e:	370c      	adds	r7, #12
 800ad10:	46bd      	mov	sp, r7
 800ad12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad16:	4770      	bx	lr

0800ad18 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ad18:	b480      	push	{r7}
 800ad1a:	b083      	sub	sp, #12
 800ad1c:	af00      	add	r7, sp, #0
 800ad1e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	2200      	movs	r2, #0
 800ad24:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800ad26:	bf00      	nop
 800ad28:	370c      	adds	r7, #12
 800ad2a:	46bd      	mov	sp, r7
 800ad2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad30:	4770      	bx	lr

0800ad32 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ad32:	b480      	push	{r7}
 800ad34:	b085      	sub	sp, #20
 800ad36:	af00      	add	r7, sp, #0
 800ad38:	6078      	str	r0, [r7, #4]
 800ad3a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	685b      	ldr	r3, [r3, #4]
 800ad40:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ad42:	683b      	ldr	r3, [r7, #0]
 800ad44:	68fa      	ldr	r2, [r7, #12]
 800ad46:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	689a      	ldr	r2, [r3, #8]
 800ad4c:	683b      	ldr	r3, [r7, #0]
 800ad4e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	689b      	ldr	r3, [r3, #8]
 800ad54:	683a      	ldr	r2, [r7, #0]
 800ad56:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	683a      	ldr	r2, [r7, #0]
 800ad5c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800ad5e:	683b      	ldr	r3, [r7, #0]
 800ad60:	687a      	ldr	r2, [r7, #4]
 800ad62:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	1c5a      	adds	r2, r3, #1
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	601a      	str	r2, [r3, #0]
}
 800ad6e:	bf00      	nop
 800ad70:	3714      	adds	r7, #20
 800ad72:	46bd      	mov	sp, r7
 800ad74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad78:	4770      	bx	lr

0800ad7a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ad7a:	b480      	push	{r7}
 800ad7c:	b085      	sub	sp, #20
 800ad7e:	af00      	add	r7, sp, #0
 800ad80:	6078      	str	r0, [r7, #4]
 800ad82:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800ad84:	683b      	ldr	r3, [r7, #0]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800ad8a:	68bb      	ldr	r3, [r7, #8]
 800ad8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad90:	d103      	bne.n	800ad9a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	691b      	ldr	r3, [r3, #16]
 800ad96:	60fb      	str	r3, [r7, #12]
 800ad98:	e00c      	b.n	800adb4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	3308      	adds	r3, #8
 800ad9e:	60fb      	str	r3, [r7, #12]
 800ada0:	e002      	b.n	800ada8 <vListInsert+0x2e>
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	685b      	ldr	r3, [r3, #4]
 800ada6:	60fb      	str	r3, [r7, #12]
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	685b      	ldr	r3, [r3, #4]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	68ba      	ldr	r2, [r7, #8]
 800adb0:	429a      	cmp	r2, r3
 800adb2:	d2f6      	bcs.n	800ada2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	685a      	ldr	r2, [r3, #4]
 800adb8:	683b      	ldr	r3, [r7, #0]
 800adba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800adbc:	683b      	ldr	r3, [r7, #0]
 800adbe:	685b      	ldr	r3, [r3, #4]
 800adc0:	683a      	ldr	r2, [r7, #0]
 800adc2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800adc4:	683b      	ldr	r3, [r7, #0]
 800adc6:	68fa      	ldr	r2, [r7, #12]
 800adc8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	683a      	ldr	r2, [r7, #0]
 800adce:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800add0:	683b      	ldr	r3, [r7, #0]
 800add2:	687a      	ldr	r2, [r7, #4]
 800add4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	1c5a      	adds	r2, r3, #1
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	601a      	str	r2, [r3, #0]
}
 800ade0:	bf00      	nop
 800ade2:	3714      	adds	r7, #20
 800ade4:	46bd      	mov	sp, r7
 800ade6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adea:	4770      	bx	lr

0800adec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800adec:	b480      	push	{r7}
 800adee:	b085      	sub	sp, #20
 800adf0:	af00      	add	r7, sp, #0
 800adf2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	691b      	ldr	r3, [r3, #16]
 800adf8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	685b      	ldr	r3, [r3, #4]
 800adfe:	687a      	ldr	r2, [r7, #4]
 800ae00:	6892      	ldr	r2, [r2, #8]
 800ae02:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	689b      	ldr	r3, [r3, #8]
 800ae08:	687a      	ldr	r2, [r7, #4]
 800ae0a:	6852      	ldr	r2, [r2, #4]
 800ae0c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	685b      	ldr	r3, [r3, #4]
 800ae12:	687a      	ldr	r2, [r7, #4]
 800ae14:	429a      	cmp	r2, r3
 800ae16:	d103      	bne.n	800ae20 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	689a      	ldr	r2, [r3, #8]
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	2200      	movs	r2, #0
 800ae24:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	1e5a      	subs	r2, r3, #1
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	681b      	ldr	r3, [r3, #0]
}
 800ae34:	4618      	mov	r0, r3
 800ae36:	3714      	adds	r7, #20
 800ae38:	46bd      	mov	sp, r7
 800ae3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae3e:	4770      	bx	lr

0800ae40 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800ae40:	b580      	push	{r7, lr}
 800ae42:	b084      	sub	sp, #16
 800ae44:	af00      	add	r7, sp, #0
 800ae46:	6078      	str	r0, [r7, #4]
 800ae48:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d10b      	bne.n	800ae6c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800ae54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae58:	f383 8811 	msr	BASEPRI, r3
 800ae5c:	f3bf 8f6f 	isb	sy
 800ae60:	f3bf 8f4f 	dsb	sy
 800ae64:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800ae66:	bf00      	nop
 800ae68:	bf00      	nop
 800ae6a:	e7fd      	b.n	800ae68 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800ae6c:	f002 f8a4 	bl	800cfb8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	681a      	ldr	r2, [r3, #0]
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ae78:	68f9      	ldr	r1, [r7, #12]
 800ae7a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800ae7c:	fb01 f303 	mul.w	r3, r1, r3
 800ae80:	441a      	add	r2, r3
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	2200      	movs	r2, #0
 800ae8a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	681a      	ldr	r2, [r3, #0]
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	681a      	ldr	r2, [r3, #0]
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ae9c:	3b01      	subs	r3, #1
 800ae9e:	68f9      	ldr	r1, [r7, #12]
 800aea0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800aea2:	fb01 f303 	mul.w	r3, r1, r3
 800aea6:	441a      	add	r2, r3
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	22ff      	movs	r2, #255	@ 0xff
 800aeb0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	22ff      	movs	r2, #255	@ 0xff
 800aeb8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800aebc:	683b      	ldr	r3, [r7, #0]
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d114      	bne.n	800aeec <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	691b      	ldr	r3, [r3, #16]
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d01a      	beq.n	800af00 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	3310      	adds	r3, #16
 800aece:	4618      	mov	r0, r3
 800aed0:	f001 f942 	bl	800c158 <xTaskRemoveFromEventList>
 800aed4:	4603      	mov	r3, r0
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d012      	beq.n	800af00 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800aeda:	4b0d      	ldr	r3, [pc, #52]	@ (800af10 <xQueueGenericReset+0xd0>)
 800aedc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aee0:	601a      	str	r2, [r3, #0]
 800aee2:	f3bf 8f4f 	dsb	sy
 800aee6:	f3bf 8f6f 	isb	sy
 800aeea:	e009      	b.n	800af00 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	3310      	adds	r3, #16
 800aef0:	4618      	mov	r0, r3
 800aef2:	f7ff fef1 	bl	800acd8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	3324      	adds	r3, #36	@ 0x24
 800aefa:	4618      	mov	r0, r3
 800aefc:	f7ff feec 	bl	800acd8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800af00:	f002 f88c 	bl	800d01c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800af04:	2301      	movs	r3, #1
}
 800af06:	4618      	mov	r0, r3
 800af08:	3710      	adds	r7, #16
 800af0a:	46bd      	mov	sp, r7
 800af0c:	bd80      	pop	{r7, pc}
 800af0e:	bf00      	nop
 800af10:	e000ed04 	.word	0xe000ed04

0800af14 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800af14:	b580      	push	{r7, lr}
 800af16:	b08e      	sub	sp, #56	@ 0x38
 800af18:	af02      	add	r7, sp, #8
 800af1a:	60f8      	str	r0, [r7, #12]
 800af1c:	60b9      	str	r1, [r7, #8]
 800af1e:	607a      	str	r2, [r7, #4]
 800af20:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	2b00      	cmp	r3, #0
 800af26:	d10b      	bne.n	800af40 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800af28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af2c:	f383 8811 	msr	BASEPRI, r3
 800af30:	f3bf 8f6f 	isb	sy
 800af34:	f3bf 8f4f 	dsb	sy
 800af38:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800af3a:	bf00      	nop
 800af3c:	bf00      	nop
 800af3e:	e7fd      	b.n	800af3c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800af40:	683b      	ldr	r3, [r7, #0]
 800af42:	2b00      	cmp	r3, #0
 800af44:	d10b      	bne.n	800af5e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800af46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af4a:	f383 8811 	msr	BASEPRI, r3
 800af4e:	f3bf 8f6f 	isb	sy
 800af52:	f3bf 8f4f 	dsb	sy
 800af56:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800af58:	bf00      	nop
 800af5a:	bf00      	nop
 800af5c:	e7fd      	b.n	800af5a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	2b00      	cmp	r3, #0
 800af62:	d002      	beq.n	800af6a <xQueueGenericCreateStatic+0x56>
 800af64:	68bb      	ldr	r3, [r7, #8]
 800af66:	2b00      	cmp	r3, #0
 800af68:	d001      	beq.n	800af6e <xQueueGenericCreateStatic+0x5a>
 800af6a:	2301      	movs	r3, #1
 800af6c:	e000      	b.n	800af70 <xQueueGenericCreateStatic+0x5c>
 800af6e:	2300      	movs	r3, #0
 800af70:	2b00      	cmp	r3, #0
 800af72:	d10b      	bne.n	800af8c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800af74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af78:	f383 8811 	msr	BASEPRI, r3
 800af7c:	f3bf 8f6f 	isb	sy
 800af80:	f3bf 8f4f 	dsb	sy
 800af84:	623b      	str	r3, [r7, #32]
}
 800af86:	bf00      	nop
 800af88:	bf00      	nop
 800af8a:	e7fd      	b.n	800af88 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d102      	bne.n	800af98 <xQueueGenericCreateStatic+0x84>
 800af92:	68bb      	ldr	r3, [r7, #8]
 800af94:	2b00      	cmp	r3, #0
 800af96:	d101      	bne.n	800af9c <xQueueGenericCreateStatic+0x88>
 800af98:	2301      	movs	r3, #1
 800af9a:	e000      	b.n	800af9e <xQueueGenericCreateStatic+0x8a>
 800af9c:	2300      	movs	r3, #0
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d10b      	bne.n	800afba <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800afa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afa6:	f383 8811 	msr	BASEPRI, r3
 800afaa:	f3bf 8f6f 	isb	sy
 800afae:	f3bf 8f4f 	dsb	sy
 800afb2:	61fb      	str	r3, [r7, #28]
}
 800afb4:	bf00      	nop
 800afb6:	bf00      	nop
 800afb8:	e7fd      	b.n	800afb6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800afba:	2350      	movs	r3, #80	@ 0x50
 800afbc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800afbe:	697b      	ldr	r3, [r7, #20]
 800afc0:	2b50      	cmp	r3, #80	@ 0x50
 800afc2:	d00b      	beq.n	800afdc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800afc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afc8:	f383 8811 	msr	BASEPRI, r3
 800afcc:	f3bf 8f6f 	isb	sy
 800afd0:	f3bf 8f4f 	dsb	sy
 800afd4:	61bb      	str	r3, [r7, #24]
}
 800afd6:	bf00      	nop
 800afd8:	bf00      	nop
 800afda:	e7fd      	b.n	800afd8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800afdc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800afde:	683b      	ldr	r3, [r7, #0]
 800afe0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800afe2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d00d      	beq.n	800b004 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800afe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afea:	2201      	movs	r2, #1
 800afec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800aff0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800aff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aff6:	9300      	str	r3, [sp, #0]
 800aff8:	4613      	mov	r3, r2
 800affa:	687a      	ldr	r2, [r7, #4]
 800affc:	68b9      	ldr	r1, [r7, #8]
 800affe:	68f8      	ldr	r0, [r7, #12]
 800b000:	f000 f805 	bl	800b00e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800b006:	4618      	mov	r0, r3
 800b008:	3730      	adds	r7, #48	@ 0x30
 800b00a:	46bd      	mov	sp, r7
 800b00c:	bd80      	pop	{r7, pc}

0800b00e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b00e:	b580      	push	{r7, lr}
 800b010:	b084      	sub	sp, #16
 800b012:	af00      	add	r7, sp, #0
 800b014:	60f8      	str	r0, [r7, #12]
 800b016:	60b9      	str	r1, [r7, #8]
 800b018:	607a      	str	r2, [r7, #4]
 800b01a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b01c:	68bb      	ldr	r3, [r7, #8]
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d103      	bne.n	800b02a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b022:	69bb      	ldr	r3, [r7, #24]
 800b024:	69ba      	ldr	r2, [r7, #24]
 800b026:	601a      	str	r2, [r3, #0]
 800b028:	e002      	b.n	800b030 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b02a:	69bb      	ldr	r3, [r7, #24]
 800b02c:	687a      	ldr	r2, [r7, #4]
 800b02e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b030:	69bb      	ldr	r3, [r7, #24]
 800b032:	68fa      	ldr	r2, [r7, #12]
 800b034:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b036:	69bb      	ldr	r3, [r7, #24]
 800b038:	68ba      	ldr	r2, [r7, #8]
 800b03a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b03c:	2101      	movs	r1, #1
 800b03e:	69b8      	ldr	r0, [r7, #24]
 800b040:	f7ff fefe 	bl	800ae40 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b044:	69bb      	ldr	r3, [r7, #24]
 800b046:	78fa      	ldrb	r2, [r7, #3]
 800b048:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b04c:	bf00      	nop
 800b04e:	3710      	adds	r7, #16
 800b050:	46bd      	mov	sp, r7
 800b052:	bd80      	pop	{r7, pc}

0800b054 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b054:	b580      	push	{r7, lr}
 800b056:	b08e      	sub	sp, #56	@ 0x38
 800b058:	af00      	add	r7, sp, #0
 800b05a:	60f8      	str	r0, [r7, #12]
 800b05c:	60b9      	str	r1, [r7, #8]
 800b05e:	607a      	str	r2, [r7, #4]
 800b060:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b062:	2300      	movs	r3, #0
 800b064:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800b06a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d10b      	bne.n	800b088 <xQueueGenericSend+0x34>
	__asm volatile
 800b070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b074:	f383 8811 	msr	BASEPRI, r3
 800b078:	f3bf 8f6f 	isb	sy
 800b07c:	f3bf 8f4f 	dsb	sy
 800b080:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b082:	bf00      	nop
 800b084:	bf00      	nop
 800b086:	e7fd      	b.n	800b084 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b088:	68bb      	ldr	r3, [r7, #8]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d103      	bne.n	800b096 <xQueueGenericSend+0x42>
 800b08e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b092:	2b00      	cmp	r3, #0
 800b094:	d101      	bne.n	800b09a <xQueueGenericSend+0x46>
 800b096:	2301      	movs	r3, #1
 800b098:	e000      	b.n	800b09c <xQueueGenericSend+0x48>
 800b09a:	2300      	movs	r3, #0
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d10b      	bne.n	800b0b8 <xQueueGenericSend+0x64>
	__asm volatile
 800b0a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0a4:	f383 8811 	msr	BASEPRI, r3
 800b0a8:	f3bf 8f6f 	isb	sy
 800b0ac:	f3bf 8f4f 	dsb	sy
 800b0b0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b0b2:	bf00      	nop
 800b0b4:	bf00      	nop
 800b0b6:	e7fd      	b.n	800b0b4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b0b8:	683b      	ldr	r3, [r7, #0]
 800b0ba:	2b02      	cmp	r3, #2
 800b0bc:	d103      	bne.n	800b0c6 <xQueueGenericSend+0x72>
 800b0be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b0c2:	2b01      	cmp	r3, #1
 800b0c4:	d101      	bne.n	800b0ca <xQueueGenericSend+0x76>
 800b0c6:	2301      	movs	r3, #1
 800b0c8:	e000      	b.n	800b0cc <xQueueGenericSend+0x78>
 800b0ca:	2300      	movs	r3, #0
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d10b      	bne.n	800b0e8 <xQueueGenericSend+0x94>
	__asm volatile
 800b0d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0d4:	f383 8811 	msr	BASEPRI, r3
 800b0d8:	f3bf 8f6f 	isb	sy
 800b0dc:	f3bf 8f4f 	dsb	sy
 800b0e0:	623b      	str	r3, [r7, #32]
}
 800b0e2:	bf00      	nop
 800b0e4:	bf00      	nop
 800b0e6:	e7fd      	b.n	800b0e4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b0e8:	f001 f9fc 	bl	800c4e4 <xTaskGetSchedulerState>
 800b0ec:	4603      	mov	r3, r0
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d102      	bne.n	800b0f8 <xQueueGenericSend+0xa4>
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d101      	bne.n	800b0fc <xQueueGenericSend+0xa8>
 800b0f8:	2301      	movs	r3, #1
 800b0fa:	e000      	b.n	800b0fe <xQueueGenericSend+0xaa>
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d10b      	bne.n	800b11a <xQueueGenericSend+0xc6>
	__asm volatile
 800b102:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b106:	f383 8811 	msr	BASEPRI, r3
 800b10a:	f3bf 8f6f 	isb	sy
 800b10e:	f3bf 8f4f 	dsb	sy
 800b112:	61fb      	str	r3, [r7, #28]
}
 800b114:	bf00      	nop
 800b116:	bf00      	nop
 800b118:	e7fd      	b.n	800b116 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b11a:	f001 ff4d 	bl	800cfb8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b11e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b120:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b124:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b126:	429a      	cmp	r2, r3
 800b128:	d302      	bcc.n	800b130 <xQueueGenericSend+0xdc>
 800b12a:	683b      	ldr	r3, [r7, #0]
 800b12c:	2b02      	cmp	r3, #2
 800b12e:	d129      	bne.n	800b184 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b130:	683a      	ldr	r2, [r7, #0]
 800b132:	68b9      	ldr	r1, [r7, #8]
 800b134:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b136:	f000 fa0f 	bl	800b558 <prvCopyDataToQueue>
 800b13a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b13c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b13e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b140:	2b00      	cmp	r3, #0
 800b142:	d010      	beq.n	800b166 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b146:	3324      	adds	r3, #36	@ 0x24
 800b148:	4618      	mov	r0, r3
 800b14a:	f001 f805 	bl	800c158 <xTaskRemoveFromEventList>
 800b14e:	4603      	mov	r3, r0
 800b150:	2b00      	cmp	r3, #0
 800b152:	d013      	beq.n	800b17c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b154:	4b3f      	ldr	r3, [pc, #252]	@ (800b254 <xQueueGenericSend+0x200>)
 800b156:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b15a:	601a      	str	r2, [r3, #0]
 800b15c:	f3bf 8f4f 	dsb	sy
 800b160:	f3bf 8f6f 	isb	sy
 800b164:	e00a      	b.n	800b17c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b166:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d007      	beq.n	800b17c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b16c:	4b39      	ldr	r3, [pc, #228]	@ (800b254 <xQueueGenericSend+0x200>)
 800b16e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b172:	601a      	str	r2, [r3, #0]
 800b174:	f3bf 8f4f 	dsb	sy
 800b178:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b17c:	f001 ff4e 	bl	800d01c <vPortExitCritical>
				return pdPASS;
 800b180:	2301      	movs	r3, #1
 800b182:	e063      	b.n	800b24c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	2b00      	cmp	r3, #0
 800b188:	d103      	bne.n	800b192 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b18a:	f001 ff47 	bl	800d01c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b18e:	2300      	movs	r3, #0
 800b190:	e05c      	b.n	800b24c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b192:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b194:	2b00      	cmp	r3, #0
 800b196:	d106      	bne.n	800b1a6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b198:	f107 0314 	add.w	r3, r7, #20
 800b19c:	4618      	mov	r0, r3
 800b19e:	f001 f83f 	bl	800c220 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b1a2:	2301      	movs	r3, #1
 800b1a4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b1a6:	f001 ff39 	bl	800d01c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b1aa:	f000 fda7 	bl	800bcfc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b1ae:	f001 ff03 	bl	800cfb8 <vPortEnterCritical>
 800b1b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b1b8:	b25b      	sxtb	r3, r3
 800b1ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1be:	d103      	bne.n	800b1c8 <xQueueGenericSend+0x174>
 800b1c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1c2:	2200      	movs	r2, #0
 800b1c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b1c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1ca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b1ce:	b25b      	sxtb	r3, r3
 800b1d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1d4:	d103      	bne.n	800b1de <xQueueGenericSend+0x18a>
 800b1d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1d8:	2200      	movs	r2, #0
 800b1da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b1de:	f001 ff1d 	bl	800d01c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b1e2:	1d3a      	adds	r2, r7, #4
 800b1e4:	f107 0314 	add.w	r3, r7, #20
 800b1e8:	4611      	mov	r1, r2
 800b1ea:	4618      	mov	r0, r3
 800b1ec:	f001 f82e 	bl	800c24c <xTaskCheckForTimeOut>
 800b1f0:	4603      	mov	r3, r0
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d124      	bne.n	800b240 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b1f6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b1f8:	f000 faa6 	bl	800b748 <prvIsQueueFull>
 800b1fc:	4603      	mov	r3, r0
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d018      	beq.n	800b234 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b204:	3310      	adds	r3, #16
 800b206:	687a      	ldr	r2, [r7, #4]
 800b208:	4611      	mov	r1, r2
 800b20a:	4618      	mov	r0, r3
 800b20c:	f000 ff52 	bl	800c0b4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b210:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b212:	f000 fa31 	bl	800b678 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b216:	f000 fd7f 	bl	800bd18 <xTaskResumeAll>
 800b21a:	4603      	mov	r3, r0
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	f47f af7c 	bne.w	800b11a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800b222:	4b0c      	ldr	r3, [pc, #48]	@ (800b254 <xQueueGenericSend+0x200>)
 800b224:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b228:	601a      	str	r2, [r3, #0]
 800b22a:	f3bf 8f4f 	dsb	sy
 800b22e:	f3bf 8f6f 	isb	sy
 800b232:	e772      	b.n	800b11a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b234:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b236:	f000 fa1f 	bl	800b678 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b23a:	f000 fd6d 	bl	800bd18 <xTaskResumeAll>
 800b23e:	e76c      	b.n	800b11a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b240:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b242:	f000 fa19 	bl	800b678 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b246:	f000 fd67 	bl	800bd18 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b24a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b24c:	4618      	mov	r0, r3
 800b24e:	3738      	adds	r7, #56	@ 0x38
 800b250:	46bd      	mov	sp, r7
 800b252:	bd80      	pop	{r7, pc}
 800b254:	e000ed04 	.word	0xe000ed04

0800b258 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b258:	b580      	push	{r7, lr}
 800b25a:	b090      	sub	sp, #64	@ 0x40
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	60f8      	str	r0, [r7, #12]
 800b260:	60b9      	str	r1, [r7, #8]
 800b262:	607a      	str	r2, [r7, #4]
 800b264:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800b26a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d10b      	bne.n	800b288 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800b270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b274:	f383 8811 	msr	BASEPRI, r3
 800b278:	f3bf 8f6f 	isb	sy
 800b27c:	f3bf 8f4f 	dsb	sy
 800b280:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b282:	bf00      	nop
 800b284:	bf00      	nop
 800b286:	e7fd      	b.n	800b284 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b288:	68bb      	ldr	r3, [r7, #8]
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d103      	bne.n	800b296 <xQueueGenericSendFromISR+0x3e>
 800b28e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b292:	2b00      	cmp	r3, #0
 800b294:	d101      	bne.n	800b29a <xQueueGenericSendFromISR+0x42>
 800b296:	2301      	movs	r3, #1
 800b298:	e000      	b.n	800b29c <xQueueGenericSendFromISR+0x44>
 800b29a:	2300      	movs	r3, #0
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d10b      	bne.n	800b2b8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800b2a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2a4:	f383 8811 	msr	BASEPRI, r3
 800b2a8:	f3bf 8f6f 	isb	sy
 800b2ac:	f3bf 8f4f 	dsb	sy
 800b2b0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b2b2:	bf00      	nop
 800b2b4:	bf00      	nop
 800b2b6:	e7fd      	b.n	800b2b4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b2b8:	683b      	ldr	r3, [r7, #0]
 800b2ba:	2b02      	cmp	r3, #2
 800b2bc:	d103      	bne.n	800b2c6 <xQueueGenericSendFromISR+0x6e>
 800b2be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b2c2:	2b01      	cmp	r3, #1
 800b2c4:	d101      	bne.n	800b2ca <xQueueGenericSendFromISR+0x72>
 800b2c6:	2301      	movs	r3, #1
 800b2c8:	e000      	b.n	800b2cc <xQueueGenericSendFromISR+0x74>
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d10b      	bne.n	800b2e8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800b2d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2d4:	f383 8811 	msr	BASEPRI, r3
 800b2d8:	f3bf 8f6f 	isb	sy
 800b2dc:	f3bf 8f4f 	dsb	sy
 800b2e0:	623b      	str	r3, [r7, #32]
}
 800b2e2:	bf00      	nop
 800b2e4:	bf00      	nop
 800b2e6:	e7fd      	b.n	800b2e4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b2e8:	f001 ff46 	bl	800d178 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b2ec:	f3ef 8211 	mrs	r2, BASEPRI
 800b2f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2f4:	f383 8811 	msr	BASEPRI, r3
 800b2f8:	f3bf 8f6f 	isb	sy
 800b2fc:	f3bf 8f4f 	dsb	sy
 800b300:	61fa      	str	r2, [r7, #28]
 800b302:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b304:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b306:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b30a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b30c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b30e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b310:	429a      	cmp	r2, r3
 800b312:	d302      	bcc.n	800b31a <xQueueGenericSendFromISR+0xc2>
 800b314:	683b      	ldr	r3, [r7, #0]
 800b316:	2b02      	cmp	r3, #2
 800b318:	d12f      	bne.n	800b37a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b31a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b31c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b320:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b324:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b326:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b328:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b32a:	683a      	ldr	r2, [r7, #0]
 800b32c:	68b9      	ldr	r1, [r7, #8]
 800b32e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b330:	f000 f912 	bl	800b558 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b334:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800b338:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b33c:	d112      	bne.n	800b364 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b33e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b342:	2b00      	cmp	r3, #0
 800b344:	d016      	beq.n	800b374 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b346:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b348:	3324      	adds	r3, #36	@ 0x24
 800b34a:	4618      	mov	r0, r3
 800b34c:	f000 ff04 	bl	800c158 <xTaskRemoveFromEventList>
 800b350:	4603      	mov	r3, r0
 800b352:	2b00      	cmp	r3, #0
 800b354:	d00e      	beq.n	800b374 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d00b      	beq.n	800b374 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	2201      	movs	r2, #1
 800b360:	601a      	str	r2, [r3, #0]
 800b362:	e007      	b.n	800b374 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b364:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b368:	3301      	adds	r3, #1
 800b36a:	b2db      	uxtb	r3, r3
 800b36c:	b25a      	sxtb	r2, r3
 800b36e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b370:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800b374:	2301      	movs	r3, #1
 800b376:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800b378:	e001      	b.n	800b37e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b37a:	2300      	movs	r3, #0
 800b37c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b37e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b380:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b382:	697b      	ldr	r3, [r7, #20]
 800b384:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b388:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b38a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b38c:	4618      	mov	r0, r3
 800b38e:	3740      	adds	r7, #64	@ 0x40
 800b390:	46bd      	mov	sp, r7
 800b392:	bd80      	pop	{r7, pc}

0800b394 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b394:	b580      	push	{r7, lr}
 800b396:	b08c      	sub	sp, #48	@ 0x30
 800b398:	af00      	add	r7, sp, #0
 800b39a:	60f8      	str	r0, [r7, #12]
 800b39c:	60b9      	str	r1, [r7, #8]
 800b39e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b3a0:	2300      	movs	r3, #0
 800b3a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b3a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d10b      	bne.n	800b3c6 <xQueueReceive+0x32>
	__asm volatile
 800b3ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3b2:	f383 8811 	msr	BASEPRI, r3
 800b3b6:	f3bf 8f6f 	isb	sy
 800b3ba:	f3bf 8f4f 	dsb	sy
 800b3be:	623b      	str	r3, [r7, #32]
}
 800b3c0:	bf00      	nop
 800b3c2:	bf00      	nop
 800b3c4:	e7fd      	b.n	800b3c2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b3c6:	68bb      	ldr	r3, [r7, #8]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d103      	bne.n	800b3d4 <xQueueReceive+0x40>
 800b3cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d101      	bne.n	800b3d8 <xQueueReceive+0x44>
 800b3d4:	2301      	movs	r3, #1
 800b3d6:	e000      	b.n	800b3da <xQueueReceive+0x46>
 800b3d8:	2300      	movs	r3, #0
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d10b      	bne.n	800b3f6 <xQueueReceive+0x62>
	__asm volatile
 800b3de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3e2:	f383 8811 	msr	BASEPRI, r3
 800b3e6:	f3bf 8f6f 	isb	sy
 800b3ea:	f3bf 8f4f 	dsb	sy
 800b3ee:	61fb      	str	r3, [r7, #28]
}
 800b3f0:	bf00      	nop
 800b3f2:	bf00      	nop
 800b3f4:	e7fd      	b.n	800b3f2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b3f6:	f001 f875 	bl	800c4e4 <xTaskGetSchedulerState>
 800b3fa:	4603      	mov	r3, r0
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d102      	bne.n	800b406 <xQueueReceive+0x72>
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	2b00      	cmp	r3, #0
 800b404:	d101      	bne.n	800b40a <xQueueReceive+0x76>
 800b406:	2301      	movs	r3, #1
 800b408:	e000      	b.n	800b40c <xQueueReceive+0x78>
 800b40a:	2300      	movs	r3, #0
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d10b      	bne.n	800b428 <xQueueReceive+0x94>
	__asm volatile
 800b410:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b414:	f383 8811 	msr	BASEPRI, r3
 800b418:	f3bf 8f6f 	isb	sy
 800b41c:	f3bf 8f4f 	dsb	sy
 800b420:	61bb      	str	r3, [r7, #24]
}
 800b422:	bf00      	nop
 800b424:	bf00      	nop
 800b426:	e7fd      	b.n	800b424 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b428:	f001 fdc6 	bl	800cfb8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b42c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b42e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b430:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b434:	2b00      	cmp	r3, #0
 800b436:	d01f      	beq.n	800b478 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b438:	68b9      	ldr	r1, [r7, #8]
 800b43a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b43c:	f000 f8f6 	bl	800b62c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b442:	1e5a      	subs	r2, r3, #1
 800b444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b446:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b44a:	691b      	ldr	r3, [r3, #16]
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d00f      	beq.n	800b470 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b452:	3310      	adds	r3, #16
 800b454:	4618      	mov	r0, r3
 800b456:	f000 fe7f 	bl	800c158 <xTaskRemoveFromEventList>
 800b45a:	4603      	mov	r3, r0
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d007      	beq.n	800b470 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b460:	4b3c      	ldr	r3, [pc, #240]	@ (800b554 <xQueueReceive+0x1c0>)
 800b462:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b466:	601a      	str	r2, [r3, #0]
 800b468:	f3bf 8f4f 	dsb	sy
 800b46c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b470:	f001 fdd4 	bl	800d01c <vPortExitCritical>
				return pdPASS;
 800b474:	2301      	movs	r3, #1
 800b476:	e069      	b.n	800b54c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d103      	bne.n	800b486 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b47e:	f001 fdcd 	bl	800d01c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b482:	2300      	movs	r3, #0
 800b484:	e062      	b.n	800b54c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b486:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d106      	bne.n	800b49a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b48c:	f107 0310 	add.w	r3, r7, #16
 800b490:	4618      	mov	r0, r3
 800b492:	f000 fec5 	bl	800c220 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b496:	2301      	movs	r3, #1
 800b498:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b49a:	f001 fdbf 	bl	800d01c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b49e:	f000 fc2d 	bl	800bcfc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b4a2:	f001 fd89 	bl	800cfb8 <vPortEnterCritical>
 800b4a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b4ac:	b25b      	sxtb	r3, r3
 800b4ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4b2:	d103      	bne.n	800b4bc <xQueueReceive+0x128>
 800b4b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4b6:	2200      	movs	r2, #0
 800b4b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b4bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4be:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b4c2:	b25b      	sxtb	r3, r3
 800b4c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4c8:	d103      	bne.n	800b4d2 <xQueueReceive+0x13e>
 800b4ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4cc:	2200      	movs	r2, #0
 800b4ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b4d2:	f001 fda3 	bl	800d01c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b4d6:	1d3a      	adds	r2, r7, #4
 800b4d8:	f107 0310 	add.w	r3, r7, #16
 800b4dc:	4611      	mov	r1, r2
 800b4de:	4618      	mov	r0, r3
 800b4e0:	f000 feb4 	bl	800c24c <xTaskCheckForTimeOut>
 800b4e4:	4603      	mov	r3, r0
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d123      	bne.n	800b532 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b4ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b4ec:	f000 f916 	bl	800b71c <prvIsQueueEmpty>
 800b4f0:	4603      	mov	r3, r0
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d017      	beq.n	800b526 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b4f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4f8:	3324      	adds	r3, #36	@ 0x24
 800b4fa:	687a      	ldr	r2, [r7, #4]
 800b4fc:	4611      	mov	r1, r2
 800b4fe:	4618      	mov	r0, r3
 800b500:	f000 fdd8 	bl	800c0b4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b504:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b506:	f000 f8b7 	bl	800b678 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b50a:	f000 fc05 	bl	800bd18 <xTaskResumeAll>
 800b50e:	4603      	mov	r3, r0
 800b510:	2b00      	cmp	r3, #0
 800b512:	d189      	bne.n	800b428 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800b514:	4b0f      	ldr	r3, [pc, #60]	@ (800b554 <xQueueReceive+0x1c0>)
 800b516:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b51a:	601a      	str	r2, [r3, #0]
 800b51c:	f3bf 8f4f 	dsb	sy
 800b520:	f3bf 8f6f 	isb	sy
 800b524:	e780      	b.n	800b428 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b526:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b528:	f000 f8a6 	bl	800b678 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b52c:	f000 fbf4 	bl	800bd18 <xTaskResumeAll>
 800b530:	e77a      	b.n	800b428 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b532:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b534:	f000 f8a0 	bl	800b678 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b538:	f000 fbee 	bl	800bd18 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b53c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b53e:	f000 f8ed 	bl	800b71c <prvIsQueueEmpty>
 800b542:	4603      	mov	r3, r0
 800b544:	2b00      	cmp	r3, #0
 800b546:	f43f af6f 	beq.w	800b428 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b54a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b54c:	4618      	mov	r0, r3
 800b54e:	3730      	adds	r7, #48	@ 0x30
 800b550:	46bd      	mov	sp, r7
 800b552:	bd80      	pop	{r7, pc}
 800b554:	e000ed04 	.word	0xe000ed04

0800b558 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b558:	b580      	push	{r7, lr}
 800b55a:	b086      	sub	sp, #24
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	60f8      	str	r0, [r7, #12]
 800b560:	60b9      	str	r1, [r7, #8]
 800b562:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b564:	2300      	movs	r3, #0
 800b566:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b56c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b572:	2b00      	cmp	r3, #0
 800b574:	d10d      	bne.n	800b592 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d14d      	bne.n	800b61a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	689b      	ldr	r3, [r3, #8]
 800b582:	4618      	mov	r0, r3
 800b584:	f000 ffcc 	bl	800c520 <xTaskPriorityDisinherit>
 800b588:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	2200      	movs	r2, #0
 800b58e:	609a      	str	r2, [r3, #8]
 800b590:	e043      	b.n	800b61a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	2b00      	cmp	r3, #0
 800b596:	d119      	bne.n	800b5cc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	6858      	ldr	r0, [r3, #4]
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5a0:	461a      	mov	r2, r3
 800b5a2:	68b9      	ldr	r1, [r7, #8]
 800b5a4:	f002 f89c 	bl	800d6e0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	685a      	ldr	r2, [r3, #4]
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5b0:	441a      	add	r2, r3
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	685a      	ldr	r2, [r3, #4]
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	689b      	ldr	r3, [r3, #8]
 800b5be:	429a      	cmp	r2, r3
 800b5c0:	d32b      	bcc.n	800b61a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	681a      	ldr	r2, [r3, #0]
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	605a      	str	r2, [r3, #4]
 800b5ca:	e026      	b.n	800b61a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	68d8      	ldr	r0, [r3, #12]
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5d4:	461a      	mov	r2, r3
 800b5d6:	68b9      	ldr	r1, [r7, #8]
 800b5d8:	f002 f882 	bl	800d6e0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	68da      	ldr	r2, [r3, #12]
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5e4:	425b      	negs	r3, r3
 800b5e6:	441a      	add	r2, r3
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	68da      	ldr	r2, [r3, #12]
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	429a      	cmp	r2, r3
 800b5f6:	d207      	bcs.n	800b608 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	689a      	ldr	r2, [r3, #8]
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b600:	425b      	negs	r3, r3
 800b602:	441a      	add	r2, r3
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	2b02      	cmp	r3, #2
 800b60c:	d105      	bne.n	800b61a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b60e:	693b      	ldr	r3, [r7, #16]
 800b610:	2b00      	cmp	r3, #0
 800b612:	d002      	beq.n	800b61a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b614:	693b      	ldr	r3, [r7, #16]
 800b616:	3b01      	subs	r3, #1
 800b618:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b61a:	693b      	ldr	r3, [r7, #16]
 800b61c:	1c5a      	adds	r2, r3, #1
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800b622:	697b      	ldr	r3, [r7, #20]
}
 800b624:	4618      	mov	r0, r3
 800b626:	3718      	adds	r7, #24
 800b628:	46bd      	mov	sp, r7
 800b62a:	bd80      	pop	{r7, pc}

0800b62c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b62c:	b580      	push	{r7, lr}
 800b62e:	b082      	sub	sp, #8
 800b630:	af00      	add	r7, sp, #0
 800b632:	6078      	str	r0, [r7, #4]
 800b634:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d018      	beq.n	800b670 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	68da      	ldr	r2, [r3, #12]
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b646:	441a      	add	r2, r3
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	68da      	ldr	r2, [r3, #12]
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	689b      	ldr	r3, [r3, #8]
 800b654:	429a      	cmp	r2, r3
 800b656:	d303      	bcc.n	800b660 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	681a      	ldr	r2, [r3, #0]
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	68d9      	ldr	r1, [r3, #12]
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b668:	461a      	mov	r2, r3
 800b66a:	6838      	ldr	r0, [r7, #0]
 800b66c:	f002 f838 	bl	800d6e0 <memcpy>
	}
}
 800b670:	bf00      	nop
 800b672:	3708      	adds	r7, #8
 800b674:	46bd      	mov	sp, r7
 800b676:	bd80      	pop	{r7, pc}

0800b678 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b678:	b580      	push	{r7, lr}
 800b67a:	b084      	sub	sp, #16
 800b67c:	af00      	add	r7, sp, #0
 800b67e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b680:	f001 fc9a 	bl	800cfb8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b68a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b68c:	e011      	b.n	800b6b2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b692:	2b00      	cmp	r3, #0
 800b694:	d012      	beq.n	800b6bc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	3324      	adds	r3, #36	@ 0x24
 800b69a:	4618      	mov	r0, r3
 800b69c:	f000 fd5c 	bl	800c158 <xTaskRemoveFromEventList>
 800b6a0:	4603      	mov	r3, r0
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d001      	beq.n	800b6aa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b6a6:	f000 fe35 	bl	800c314 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b6aa:	7bfb      	ldrb	r3, [r7, #15]
 800b6ac:	3b01      	subs	r3, #1
 800b6ae:	b2db      	uxtb	r3, r3
 800b6b0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b6b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	dce9      	bgt.n	800b68e <prvUnlockQueue+0x16>
 800b6ba:	e000      	b.n	800b6be <prvUnlockQueue+0x46>
					break;
 800b6bc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	22ff      	movs	r2, #255	@ 0xff
 800b6c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800b6c6:	f001 fca9 	bl	800d01c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b6ca:	f001 fc75 	bl	800cfb8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b6d4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b6d6:	e011      	b.n	800b6fc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	691b      	ldr	r3, [r3, #16]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d012      	beq.n	800b706 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	3310      	adds	r3, #16
 800b6e4:	4618      	mov	r0, r3
 800b6e6:	f000 fd37 	bl	800c158 <xTaskRemoveFromEventList>
 800b6ea:	4603      	mov	r3, r0
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d001      	beq.n	800b6f4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b6f0:	f000 fe10 	bl	800c314 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b6f4:	7bbb      	ldrb	r3, [r7, #14]
 800b6f6:	3b01      	subs	r3, #1
 800b6f8:	b2db      	uxtb	r3, r3
 800b6fa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b6fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b700:	2b00      	cmp	r3, #0
 800b702:	dce9      	bgt.n	800b6d8 <prvUnlockQueue+0x60>
 800b704:	e000      	b.n	800b708 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b706:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	22ff      	movs	r2, #255	@ 0xff
 800b70c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800b710:	f001 fc84 	bl	800d01c <vPortExitCritical>
}
 800b714:	bf00      	nop
 800b716:	3710      	adds	r7, #16
 800b718:	46bd      	mov	sp, r7
 800b71a:	bd80      	pop	{r7, pc}

0800b71c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b71c:	b580      	push	{r7, lr}
 800b71e:	b084      	sub	sp, #16
 800b720:	af00      	add	r7, sp, #0
 800b722:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b724:	f001 fc48 	bl	800cfb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d102      	bne.n	800b736 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b730:	2301      	movs	r3, #1
 800b732:	60fb      	str	r3, [r7, #12]
 800b734:	e001      	b.n	800b73a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b736:	2300      	movs	r3, #0
 800b738:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b73a:	f001 fc6f 	bl	800d01c <vPortExitCritical>

	return xReturn;
 800b73e:	68fb      	ldr	r3, [r7, #12]
}
 800b740:	4618      	mov	r0, r3
 800b742:	3710      	adds	r7, #16
 800b744:	46bd      	mov	sp, r7
 800b746:	bd80      	pop	{r7, pc}

0800b748 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b748:	b580      	push	{r7, lr}
 800b74a:	b084      	sub	sp, #16
 800b74c:	af00      	add	r7, sp, #0
 800b74e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b750:	f001 fc32 	bl	800cfb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b75c:	429a      	cmp	r2, r3
 800b75e:	d102      	bne.n	800b766 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b760:	2301      	movs	r3, #1
 800b762:	60fb      	str	r3, [r7, #12]
 800b764:	e001      	b.n	800b76a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b766:	2300      	movs	r3, #0
 800b768:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b76a:	f001 fc57 	bl	800d01c <vPortExitCritical>

	return xReturn;
 800b76e:	68fb      	ldr	r3, [r7, #12]
}
 800b770:	4618      	mov	r0, r3
 800b772:	3710      	adds	r7, #16
 800b774:	46bd      	mov	sp, r7
 800b776:	bd80      	pop	{r7, pc}

0800b778 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b778:	b480      	push	{r7}
 800b77a:	b085      	sub	sp, #20
 800b77c:	af00      	add	r7, sp, #0
 800b77e:	6078      	str	r0, [r7, #4]
 800b780:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b782:	2300      	movs	r3, #0
 800b784:	60fb      	str	r3, [r7, #12]
 800b786:	e014      	b.n	800b7b2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b788:	4a0f      	ldr	r2, [pc, #60]	@ (800b7c8 <vQueueAddToRegistry+0x50>)
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b790:	2b00      	cmp	r3, #0
 800b792:	d10b      	bne.n	800b7ac <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b794:	490c      	ldr	r1, [pc, #48]	@ (800b7c8 <vQueueAddToRegistry+0x50>)
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	683a      	ldr	r2, [r7, #0]
 800b79a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b79e:	4a0a      	ldr	r2, [pc, #40]	@ (800b7c8 <vQueueAddToRegistry+0x50>)
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	00db      	lsls	r3, r3, #3
 800b7a4:	4413      	add	r3, r2
 800b7a6:	687a      	ldr	r2, [r7, #4]
 800b7a8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b7aa:	e006      	b.n	800b7ba <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	3301      	adds	r3, #1
 800b7b0:	60fb      	str	r3, [r7, #12]
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	2b07      	cmp	r3, #7
 800b7b6:	d9e7      	bls.n	800b788 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b7b8:	bf00      	nop
 800b7ba:	bf00      	nop
 800b7bc:	3714      	adds	r7, #20
 800b7be:	46bd      	mov	sp, r7
 800b7c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c4:	4770      	bx	lr
 800b7c6:	bf00      	nop
 800b7c8:	20000dd4 	.word	0x20000dd4

0800b7cc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b7cc:	b580      	push	{r7, lr}
 800b7ce:	b086      	sub	sp, #24
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	60f8      	str	r0, [r7, #12]
 800b7d4:	60b9      	str	r1, [r7, #8]
 800b7d6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b7dc:	f001 fbec 	bl	800cfb8 <vPortEnterCritical>
 800b7e0:	697b      	ldr	r3, [r7, #20]
 800b7e2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b7e6:	b25b      	sxtb	r3, r3
 800b7e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7ec:	d103      	bne.n	800b7f6 <vQueueWaitForMessageRestricted+0x2a>
 800b7ee:	697b      	ldr	r3, [r7, #20]
 800b7f0:	2200      	movs	r2, #0
 800b7f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b7f6:	697b      	ldr	r3, [r7, #20]
 800b7f8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b7fc:	b25b      	sxtb	r3, r3
 800b7fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b802:	d103      	bne.n	800b80c <vQueueWaitForMessageRestricted+0x40>
 800b804:	697b      	ldr	r3, [r7, #20]
 800b806:	2200      	movs	r2, #0
 800b808:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b80c:	f001 fc06 	bl	800d01c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b810:	697b      	ldr	r3, [r7, #20]
 800b812:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b814:	2b00      	cmp	r3, #0
 800b816:	d106      	bne.n	800b826 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b818:	697b      	ldr	r3, [r7, #20]
 800b81a:	3324      	adds	r3, #36	@ 0x24
 800b81c:	687a      	ldr	r2, [r7, #4]
 800b81e:	68b9      	ldr	r1, [r7, #8]
 800b820:	4618      	mov	r0, r3
 800b822:	f000 fc6d 	bl	800c100 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b826:	6978      	ldr	r0, [r7, #20]
 800b828:	f7ff ff26 	bl	800b678 <prvUnlockQueue>
	}
 800b82c:	bf00      	nop
 800b82e:	3718      	adds	r7, #24
 800b830:	46bd      	mov	sp, r7
 800b832:	bd80      	pop	{r7, pc}

0800b834 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b834:	b580      	push	{r7, lr}
 800b836:	b08e      	sub	sp, #56	@ 0x38
 800b838:	af04      	add	r7, sp, #16
 800b83a:	60f8      	str	r0, [r7, #12]
 800b83c:	60b9      	str	r1, [r7, #8]
 800b83e:	607a      	str	r2, [r7, #4]
 800b840:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b842:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b844:	2b00      	cmp	r3, #0
 800b846:	d10b      	bne.n	800b860 <xTaskCreateStatic+0x2c>
	__asm volatile
 800b848:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b84c:	f383 8811 	msr	BASEPRI, r3
 800b850:	f3bf 8f6f 	isb	sy
 800b854:	f3bf 8f4f 	dsb	sy
 800b858:	623b      	str	r3, [r7, #32]
}
 800b85a:	bf00      	nop
 800b85c:	bf00      	nop
 800b85e:	e7fd      	b.n	800b85c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b860:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b862:	2b00      	cmp	r3, #0
 800b864:	d10b      	bne.n	800b87e <xTaskCreateStatic+0x4a>
	__asm volatile
 800b866:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b86a:	f383 8811 	msr	BASEPRI, r3
 800b86e:	f3bf 8f6f 	isb	sy
 800b872:	f3bf 8f4f 	dsb	sy
 800b876:	61fb      	str	r3, [r7, #28]
}
 800b878:	bf00      	nop
 800b87a:	bf00      	nop
 800b87c:	e7fd      	b.n	800b87a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b87e:	23a8      	movs	r3, #168	@ 0xa8
 800b880:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b882:	693b      	ldr	r3, [r7, #16]
 800b884:	2ba8      	cmp	r3, #168	@ 0xa8
 800b886:	d00b      	beq.n	800b8a0 <xTaskCreateStatic+0x6c>
	__asm volatile
 800b888:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b88c:	f383 8811 	msr	BASEPRI, r3
 800b890:	f3bf 8f6f 	isb	sy
 800b894:	f3bf 8f4f 	dsb	sy
 800b898:	61bb      	str	r3, [r7, #24]
}
 800b89a:	bf00      	nop
 800b89c:	bf00      	nop
 800b89e:	e7fd      	b.n	800b89c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b8a0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b8a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d01e      	beq.n	800b8e6 <xTaskCreateStatic+0xb2>
 800b8a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d01b      	beq.n	800b8e6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b8ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8b0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b8b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8b4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b8b6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b8b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8ba:	2202      	movs	r2, #2
 800b8bc:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b8c0:	2300      	movs	r3, #0
 800b8c2:	9303      	str	r3, [sp, #12]
 800b8c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8c6:	9302      	str	r3, [sp, #8]
 800b8c8:	f107 0314 	add.w	r3, r7, #20
 800b8cc:	9301      	str	r3, [sp, #4]
 800b8ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8d0:	9300      	str	r3, [sp, #0]
 800b8d2:	683b      	ldr	r3, [r7, #0]
 800b8d4:	687a      	ldr	r2, [r7, #4]
 800b8d6:	68b9      	ldr	r1, [r7, #8]
 800b8d8:	68f8      	ldr	r0, [r7, #12]
 800b8da:	f000 f851 	bl	800b980 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b8de:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b8e0:	f000 f8f6 	bl	800bad0 <prvAddNewTaskToReadyList>
 800b8e4:	e001      	b.n	800b8ea <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800b8e6:	2300      	movs	r3, #0
 800b8e8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b8ea:	697b      	ldr	r3, [r7, #20]
	}
 800b8ec:	4618      	mov	r0, r3
 800b8ee:	3728      	adds	r7, #40	@ 0x28
 800b8f0:	46bd      	mov	sp, r7
 800b8f2:	bd80      	pop	{r7, pc}

0800b8f4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b8f4:	b580      	push	{r7, lr}
 800b8f6:	b08c      	sub	sp, #48	@ 0x30
 800b8f8:	af04      	add	r7, sp, #16
 800b8fa:	60f8      	str	r0, [r7, #12]
 800b8fc:	60b9      	str	r1, [r7, #8]
 800b8fe:	603b      	str	r3, [r7, #0]
 800b900:	4613      	mov	r3, r2
 800b902:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b904:	88fb      	ldrh	r3, [r7, #6]
 800b906:	009b      	lsls	r3, r3, #2
 800b908:	4618      	mov	r0, r3
 800b90a:	f001 fc77 	bl	800d1fc <pvPortMalloc>
 800b90e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b910:	697b      	ldr	r3, [r7, #20]
 800b912:	2b00      	cmp	r3, #0
 800b914:	d00e      	beq.n	800b934 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b916:	20a8      	movs	r0, #168	@ 0xa8
 800b918:	f001 fc70 	bl	800d1fc <pvPortMalloc>
 800b91c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b91e:	69fb      	ldr	r3, [r7, #28]
 800b920:	2b00      	cmp	r3, #0
 800b922:	d003      	beq.n	800b92c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b924:	69fb      	ldr	r3, [r7, #28]
 800b926:	697a      	ldr	r2, [r7, #20]
 800b928:	631a      	str	r2, [r3, #48]	@ 0x30
 800b92a:	e005      	b.n	800b938 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b92c:	6978      	ldr	r0, [r7, #20]
 800b92e:	f001 fd33 	bl	800d398 <vPortFree>
 800b932:	e001      	b.n	800b938 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b934:	2300      	movs	r3, #0
 800b936:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b938:	69fb      	ldr	r3, [r7, #28]
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d017      	beq.n	800b96e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b93e:	69fb      	ldr	r3, [r7, #28]
 800b940:	2200      	movs	r2, #0
 800b942:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b946:	88fa      	ldrh	r2, [r7, #6]
 800b948:	2300      	movs	r3, #0
 800b94a:	9303      	str	r3, [sp, #12]
 800b94c:	69fb      	ldr	r3, [r7, #28]
 800b94e:	9302      	str	r3, [sp, #8]
 800b950:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b952:	9301      	str	r3, [sp, #4]
 800b954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b956:	9300      	str	r3, [sp, #0]
 800b958:	683b      	ldr	r3, [r7, #0]
 800b95a:	68b9      	ldr	r1, [r7, #8]
 800b95c:	68f8      	ldr	r0, [r7, #12]
 800b95e:	f000 f80f 	bl	800b980 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b962:	69f8      	ldr	r0, [r7, #28]
 800b964:	f000 f8b4 	bl	800bad0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b968:	2301      	movs	r3, #1
 800b96a:	61bb      	str	r3, [r7, #24]
 800b96c:	e002      	b.n	800b974 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b96e:	f04f 33ff 	mov.w	r3, #4294967295
 800b972:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b974:	69bb      	ldr	r3, [r7, #24]
	}
 800b976:	4618      	mov	r0, r3
 800b978:	3720      	adds	r7, #32
 800b97a:	46bd      	mov	sp, r7
 800b97c:	bd80      	pop	{r7, pc}
	...

0800b980 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b980:	b580      	push	{r7, lr}
 800b982:	b088      	sub	sp, #32
 800b984:	af00      	add	r7, sp, #0
 800b986:	60f8      	str	r0, [r7, #12]
 800b988:	60b9      	str	r1, [r7, #8]
 800b98a:	607a      	str	r2, [r7, #4]
 800b98c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b98e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b990:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	009b      	lsls	r3, r3, #2
 800b996:	461a      	mov	r2, r3
 800b998:	21a5      	movs	r1, #165	@ 0xa5
 800b99a:	f001 fe1d 	bl	800d5d8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b99e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800b9a8:	3b01      	subs	r3, #1
 800b9aa:	009b      	lsls	r3, r3, #2
 800b9ac:	4413      	add	r3, r2
 800b9ae:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b9b0:	69bb      	ldr	r3, [r7, #24]
 800b9b2:	f023 0307 	bic.w	r3, r3, #7
 800b9b6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b9b8:	69bb      	ldr	r3, [r7, #24]
 800b9ba:	f003 0307 	and.w	r3, r3, #7
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d00b      	beq.n	800b9da <prvInitialiseNewTask+0x5a>
	__asm volatile
 800b9c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9c6:	f383 8811 	msr	BASEPRI, r3
 800b9ca:	f3bf 8f6f 	isb	sy
 800b9ce:	f3bf 8f4f 	dsb	sy
 800b9d2:	617b      	str	r3, [r7, #20]
}
 800b9d4:	bf00      	nop
 800b9d6:	bf00      	nop
 800b9d8:	e7fd      	b.n	800b9d6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b9da:	68bb      	ldr	r3, [r7, #8]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d01f      	beq.n	800ba20 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	61fb      	str	r3, [r7, #28]
 800b9e4:	e012      	b.n	800ba0c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b9e6:	68ba      	ldr	r2, [r7, #8]
 800b9e8:	69fb      	ldr	r3, [r7, #28]
 800b9ea:	4413      	add	r3, r2
 800b9ec:	7819      	ldrb	r1, [r3, #0]
 800b9ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b9f0:	69fb      	ldr	r3, [r7, #28]
 800b9f2:	4413      	add	r3, r2
 800b9f4:	3334      	adds	r3, #52	@ 0x34
 800b9f6:	460a      	mov	r2, r1
 800b9f8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b9fa:	68ba      	ldr	r2, [r7, #8]
 800b9fc:	69fb      	ldr	r3, [r7, #28]
 800b9fe:	4413      	add	r3, r2
 800ba00:	781b      	ldrb	r3, [r3, #0]
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d006      	beq.n	800ba14 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ba06:	69fb      	ldr	r3, [r7, #28]
 800ba08:	3301      	adds	r3, #1
 800ba0a:	61fb      	str	r3, [r7, #28]
 800ba0c:	69fb      	ldr	r3, [r7, #28]
 800ba0e:	2b0f      	cmp	r3, #15
 800ba10:	d9e9      	bls.n	800b9e6 <prvInitialiseNewTask+0x66>
 800ba12:	e000      	b.n	800ba16 <prvInitialiseNewTask+0x96>
			{
				break;
 800ba14:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ba16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba18:	2200      	movs	r2, #0
 800ba1a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ba1e:	e003      	b.n	800ba28 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ba20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba22:	2200      	movs	r2, #0
 800ba24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ba28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba2a:	2b37      	cmp	r3, #55	@ 0x37
 800ba2c:	d901      	bls.n	800ba32 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ba2e:	2337      	movs	r3, #55	@ 0x37
 800ba30:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ba32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ba36:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ba38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ba3c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800ba3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba40:	2200      	movs	r2, #0
 800ba42:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ba44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba46:	3304      	adds	r3, #4
 800ba48:	4618      	mov	r0, r3
 800ba4a:	f7ff f965 	bl	800ad18 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ba4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba50:	3318      	adds	r3, #24
 800ba52:	4618      	mov	r0, r3
 800ba54:	f7ff f960 	bl	800ad18 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ba58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ba5c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ba5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba60:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ba64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba66:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ba68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ba6c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ba6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba70:	2200      	movs	r2, #0
 800ba72:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ba76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba78:	2200      	movs	r2, #0
 800ba7a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800ba7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba80:	3354      	adds	r3, #84	@ 0x54
 800ba82:	224c      	movs	r2, #76	@ 0x4c
 800ba84:	2100      	movs	r1, #0
 800ba86:	4618      	mov	r0, r3
 800ba88:	f001 fda6 	bl	800d5d8 <memset>
 800ba8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba8e:	4a0d      	ldr	r2, [pc, #52]	@ (800bac4 <prvInitialiseNewTask+0x144>)
 800ba90:	659a      	str	r2, [r3, #88]	@ 0x58
 800ba92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba94:	4a0c      	ldr	r2, [pc, #48]	@ (800bac8 <prvInitialiseNewTask+0x148>)
 800ba96:	65da      	str	r2, [r3, #92]	@ 0x5c
 800ba98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba9a:	4a0c      	ldr	r2, [pc, #48]	@ (800bacc <prvInitialiseNewTask+0x14c>)
 800ba9c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ba9e:	683a      	ldr	r2, [r7, #0]
 800baa0:	68f9      	ldr	r1, [r7, #12]
 800baa2:	69b8      	ldr	r0, [r7, #24]
 800baa4:	f001 f95a 	bl	800cd5c <pxPortInitialiseStack>
 800baa8:	4602      	mov	r2, r0
 800baaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baac:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800baae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d002      	beq.n	800baba <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800bab4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bab6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bab8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800baba:	bf00      	nop
 800babc:	3720      	adds	r7, #32
 800babe:	46bd      	mov	sp, r7
 800bac0:	bd80      	pop	{r7, pc}
 800bac2:	bf00      	nop
 800bac4:	20003b78 	.word	0x20003b78
 800bac8:	20003be0 	.word	0x20003be0
 800bacc:	20003c48 	.word	0x20003c48

0800bad0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800bad0:	b580      	push	{r7, lr}
 800bad2:	b082      	sub	sp, #8
 800bad4:	af00      	add	r7, sp, #0
 800bad6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800bad8:	f001 fa6e 	bl	800cfb8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800badc:	4b2d      	ldr	r3, [pc, #180]	@ (800bb94 <prvAddNewTaskToReadyList+0xc4>)
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	3301      	adds	r3, #1
 800bae2:	4a2c      	ldr	r2, [pc, #176]	@ (800bb94 <prvAddNewTaskToReadyList+0xc4>)
 800bae4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800bae6:	4b2c      	ldr	r3, [pc, #176]	@ (800bb98 <prvAddNewTaskToReadyList+0xc8>)
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	2b00      	cmp	r3, #0
 800baec:	d109      	bne.n	800bb02 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800baee:	4a2a      	ldr	r2, [pc, #168]	@ (800bb98 <prvAddNewTaskToReadyList+0xc8>)
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800baf4:	4b27      	ldr	r3, [pc, #156]	@ (800bb94 <prvAddNewTaskToReadyList+0xc4>)
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	2b01      	cmp	r3, #1
 800bafa:	d110      	bne.n	800bb1e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800bafc:	f000 fc2e 	bl	800c35c <prvInitialiseTaskLists>
 800bb00:	e00d      	b.n	800bb1e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800bb02:	4b26      	ldr	r3, [pc, #152]	@ (800bb9c <prvAddNewTaskToReadyList+0xcc>)
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d109      	bne.n	800bb1e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800bb0a:	4b23      	ldr	r3, [pc, #140]	@ (800bb98 <prvAddNewTaskToReadyList+0xc8>)
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb14:	429a      	cmp	r2, r3
 800bb16:	d802      	bhi.n	800bb1e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800bb18:	4a1f      	ldr	r2, [pc, #124]	@ (800bb98 <prvAddNewTaskToReadyList+0xc8>)
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800bb1e:	4b20      	ldr	r3, [pc, #128]	@ (800bba0 <prvAddNewTaskToReadyList+0xd0>)
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	3301      	adds	r3, #1
 800bb24:	4a1e      	ldr	r2, [pc, #120]	@ (800bba0 <prvAddNewTaskToReadyList+0xd0>)
 800bb26:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800bb28:	4b1d      	ldr	r3, [pc, #116]	@ (800bba0 <prvAddNewTaskToReadyList+0xd0>)
 800bb2a:	681a      	ldr	r2, [r3, #0]
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb34:	4b1b      	ldr	r3, [pc, #108]	@ (800bba4 <prvAddNewTaskToReadyList+0xd4>)
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	429a      	cmp	r2, r3
 800bb3a:	d903      	bls.n	800bb44 <prvAddNewTaskToReadyList+0x74>
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb40:	4a18      	ldr	r2, [pc, #96]	@ (800bba4 <prvAddNewTaskToReadyList+0xd4>)
 800bb42:	6013      	str	r3, [r2, #0]
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb48:	4613      	mov	r3, r2
 800bb4a:	009b      	lsls	r3, r3, #2
 800bb4c:	4413      	add	r3, r2
 800bb4e:	009b      	lsls	r3, r3, #2
 800bb50:	4a15      	ldr	r2, [pc, #84]	@ (800bba8 <prvAddNewTaskToReadyList+0xd8>)
 800bb52:	441a      	add	r2, r3
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	3304      	adds	r3, #4
 800bb58:	4619      	mov	r1, r3
 800bb5a:	4610      	mov	r0, r2
 800bb5c:	f7ff f8e9 	bl	800ad32 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800bb60:	f001 fa5c 	bl	800d01c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800bb64:	4b0d      	ldr	r3, [pc, #52]	@ (800bb9c <prvAddNewTaskToReadyList+0xcc>)
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d00e      	beq.n	800bb8a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800bb6c:	4b0a      	ldr	r3, [pc, #40]	@ (800bb98 <prvAddNewTaskToReadyList+0xc8>)
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb76:	429a      	cmp	r2, r3
 800bb78:	d207      	bcs.n	800bb8a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800bb7a:	4b0c      	ldr	r3, [pc, #48]	@ (800bbac <prvAddNewTaskToReadyList+0xdc>)
 800bb7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bb80:	601a      	str	r2, [r3, #0]
 800bb82:	f3bf 8f4f 	dsb	sy
 800bb86:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bb8a:	bf00      	nop
 800bb8c:	3708      	adds	r7, #8
 800bb8e:	46bd      	mov	sp, r7
 800bb90:	bd80      	pop	{r7, pc}
 800bb92:	bf00      	nop
 800bb94:	200012e8 	.word	0x200012e8
 800bb98:	20000e14 	.word	0x20000e14
 800bb9c:	200012f4 	.word	0x200012f4
 800bba0:	20001304 	.word	0x20001304
 800bba4:	200012f0 	.word	0x200012f0
 800bba8:	20000e18 	.word	0x20000e18
 800bbac:	e000ed04 	.word	0xe000ed04

0800bbb0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800bbb0:	b580      	push	{r7, lr}
 800bbb2:	b084      	sub	sp, #16
 800bbb4:	af00      	add	r7, sp, #0
 800bbb6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800bbb8:	2300      	movs	r3, #0
 800bbba:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d018      	beq.n	800bbf4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800bbc2:	4b14      	ldr	r3, [pc, #80]	@ (800bc14 <vTaskDelay+0x64>)
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d00b      	beq.n	800bbe2 <vTaskDelay+0x32>
	__asm volatile
 800bbca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbce:	f383 8811 	msr	BASEPRI, r3
 800bbd2:	f3bf 8f6f 	isb	sy
 800bbd6:	f3bf 8f4f 	dsb	sy
 800bbda:	60bb      	str	r3, [r7, #8]
}
 800bbdc:	bf00      	nop
 800bbde:	bf00      	nop
 800bbe0:	e7fd      	b.n	800bbde <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800bbe2:	f000 f88b 	bl	800bcfc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800bbe6:	2100      	movs	r1, #0
 800bbe8:	6878      	ldr	r0, [r7, #4]
 800bbea:	f000 fd09 	bl	800c600 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800bbee:	f000 f893 	bl	800bd18 <xTaskResumeAll>
 800bbf2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d107      	bne.n	800bc0a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800bbfa:	4b07      	ldr	r3, [pc, #28]	@ (800bc18 <vTaskDelay+0x68>)
 800bbfc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bc00:	601a      	str	r2, [r3, #0]
 800bc02:	f3bf 8f4f 	dsb	sy
 800bc06:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bc0a:	bf00      	nop
 800bc0c:	3710      	adds	r7, #16
 800bc0e:	46bd      	mov	sp, r7
 800bc10:	bd80      	pop	{r7, pc}
 800bc12:	bf00      	nop
 800bc14:	20001310 	.word	0x20001310
 800bc18:	e000ed04 	.word	0xe000ed04

0800bc1c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800bc1c:	b580      	push	{r7, lr}
 800bc1e:	b08a      	sub	sp, #40	@ 0x28
 800bc20:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800bc22:	2300      	movs	r3, #0
 800bc24:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800bc26:	2300      	movs	r3, #0
 800bc28:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800bc2a:	463a      	mov	r2, r7
 800bc2c:	1d39      	adds	r1, r7, #4
 800bc2e:	f107 0308 	add.w	r3, r7, #8
 800bc32:	4618      	mov	r0, r3
 800bc34:	f7ff f81c 	bl	800ac70 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800bc38:	6839      	ldr	r1, [r7, #0]
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	68ba      	ldr	r2, [r7, #8]
 800bc3e:	9202      	str	r2, [sp, #8]
 800bc40:	9301      	str	r3, [sp, #4]
 800bc42:	2300      	movs	r3, #0
 800bc44:	9300      	str	r3, [sp, #0]
 800bc46:	2300      	movs	r3, #0
 800bc48:	460a      	mov	r2, r1
 800bc4a:	4924      	ldr	r1, [pc, #144]	@ (800bcdc <vTaskStartScheduler+0xc0>)
 800bc4c:	4824      	ldr	r0, [pc, #144]	@ (800bce0 <vTaskStartScheduler+0xc4>)
 800bc4e:	f7ff fdf1 	bl	800b834 <xTaskCreateStatic>
 800bc52:	4603      	mov	r3, r0
 800bc54:	4a23      	ldr	r2, [pc, #140]	@ (800bce4 <vTaskStartScheduler+0xc8>)
 800bc56:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800bc58:	4b22      	ldr	r3, [pc, #136]	@ (800bce4 <vTaskStartScheduler+0xc8>)
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d002      	beq.n	800bc66 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800bc60:	2301      	movs	r3, #1
 800bc62:	617b      	str	r3, [r7, #20]
 800bc64:	e001      	b.n	800bc6a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800bc66:	2300      	movs	r3, #0
 800bc68:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800bc6a:	697b      	ldr	r3, [r7, #20]
 800bc6c:	2b01      	cmp	r3, #1
 800bc6e:	d102      	bne.n	800bc76 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800bc70:	f000 fd1a 	bl	800c6a8 <xTimerCreateTimerTask>
 800bc74:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800bc76:	697b      	ldr	r3, [r7, #20]
 800bc78:	2b01      	cmp	r3, #1
 800bc7a:	d11b      	bne.n	800bcb4 <vTaskStartScheduler+0x98>
	__asm volatile
 800bc7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc80:	f383 8811 	msr	BASEPRI, r3
 800bc84:	f3bf 8f6f 	isb	sy
 800bc88:	f3bf 8f4f 	dsb	sy
 800bc8c:	613b      	str	r3, [r7, #16]
}
 800bc8e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800bc90:	4b15      	ldr	r3, [pc, #84]	@ (800bce8 <vTaskStartScheduler+0xcc>)
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	3354      	adds	r3, #84	@ 0x54
 800bc96:	4a15      	ldr	r2, [pc, #84]	@ (800bcec <vTaskStartScheduler+0xd0>)
 800bc98:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800bc9a:	4b15      	ldr	r3, [pc, #84]	@ (800bcf0 <vTaskStartScheduler+0xd4>)
 800bc9c:	f04f 32ff 	mov.w	r2, #4294967295
 800bca0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800bca2:	4b14      	ldr	r3, [pc, #80]	@ (800bcf4 <vTaskStartScheduler+0xd8>)
 800bca4:	2201      	movs	r2, #1
 800bca6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800bca8:	4b13      	ldr	r3, [pc, #76]	@ (800bcf8 <vTaskStartScheduler+0xdc>)
 800bcaa:	2200      	movs	r2, #0
 800bcac:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800bcae:	f001 f8df 	bl	800ce70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800bcb2:	e00f      	b.n	800bcd4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800bcb4:	697b      	ldr	r3, [r7, #20]
 800bcb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcba:	d10b      	bne.n	800bcd4 <vTaskStartScheduler+0xb8>
	__asm volatile
 800bcbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcc0:	f383 8811 	msr	BASEPRI, r3
 800bcc4:	f3bf 8f6f 	isb	sy
 800bcc8:	f3bf 8f4f 	dsb	sy
 800bccc:	60fb      	str	r3, [r7, #12]
}
 800bcce:	bf00      	nop
 800bcd0:	bf00      	nop
 800bcd2:	e7fd      	b.n	800bcd0 <vTaskStartScheduler+0xb4>
}
 800bcd4:	bf00      	nop
 800bcd6:	3718      	adds	r7, #24
 800bcd8:	46bd      	mov	sp, r7
 800bcda:	bd80      	pop	{r7, pc}
 800bcdc:	0800d7d8 	.word	0x0800d7d8
 800bce0:	0800c32d 	.word	0x0800c32d
 800bce4:	2000130c 	.word	0x2000130c
 800bce8:	20000e14 	.word	0x20000e14
 800bcec:	20000010 	.word	0x20000010
 800bcf0:	20001308 	.word	0x20001308
 800bcf4:	200012f4 	.word	0x200012f4
 800bcf8:	200012ec 	.word	0x200012ec

0800bcfc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800bcfc:	b480      	push	{r7}
 800bcfe:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800bd00:	4b04      	ldr	r3, [pc, #16]	@ (800bd14 <vTaskSuspendAll+0x18>)
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	3301      	adds	r3, #1
 800bd06:	4a03      	ldr	r2, [pc, #12]	@ (800bd14 <vTaskSuspendAll+0x18>)
 800bd08:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800bd0a:	bf00      	nop
 800bd0c:	46bd      	mov	sp, r7
 800bd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd12:	4770      	bx	lr
 800bd14:	20001310 	.word	0x20001310

0800bd18 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800bd18:	b580      	push	{r7, lr}
 800bd1a:	b084      	sub	sp, #16
 800bd1c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800bd1e:	2300      	movs	r3, #0
 800bd20:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800bd22:	2300      	movs	r3, #0
 800bd24:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800bd26:	4b42      	ldr	r3, [pc, #264]	@ (800be30 <xTaskResumeAll+0x118>)
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d10b      	bne.n	800bd46 <xTaskResumeAll+0x2e>
	__asm volatile
 800bd2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd32:	f383 8811 	msr	BASEPRI, r3
 800bd36:	f3bf 8f6f 	isb	sy
 800bd3a:	f3bf 8f4f 	dsb	sy
 800bd3e:	603b      	str	r3, [r7, #0]
}
 800bd40:	bf00      	nop
 800bd42:	bf00      	nop
 800bd44:	e7fd      	b.n	800bd42 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800bd46:	f001 f937 	bl	800cfb8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800bd4a:	4b39      	ldr	r3, [pc, #228]	@ (800be30 <xTaskResumeAll+0x118>)
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	3b01      	subs	r3, #1
 800bd50:	4a37      	ldr	r2, [pc, #220]	@ (800be30 <xTaskResumeAll+0x118>)
 800bd52:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bd54:	4b36      	ldr	r3, [pc, #216]	@ (800be30 <xTaskResumeAll+0x118>)
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d162      	bne.n	800be22 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800bd5c:	4b35      	ldr	r3, [pc, #212]	@ (800be34 <xTaskResumeAll+0x11c>)
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d05e      	beq.n	800be22 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bd64:	e02f      	b.n	800bdc6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd66:	4b34      	ldr	r3, [pc, #208]	@ (800be38 <xTaskResumeAll+0x120>)
 800bd68:	68db      	ldr	r3, [r3, #12]
 800bd6a:	68db      	ldr	r3, [r3, #12]
 800bd6c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	3318      	adds	r3, #24
 800bd72:	4618      	mov	r0, r3
 800bd74:	f7ff f83a 	bl	800adec <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	3304      	adds	r3, #4
 800bd7c:	4618      	mov	r0, r3
 800bd7e:	f7ff f835 	bl	800adec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd86:	4b2d      	ldr	r3, [pc, #180]	@ (800be3c <xTaskResumeAll+0x124>)
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	429a      	cmp	r2, r3
 800bd8c:	d903      	bls.n	800bd96 <xTaskResumeAll+0x7e>
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd92:	4a2a      	ldr	r2, [pc, #168]	@ (800be3c <xTaskResumeAll+0x124>)
 800bd94:	6013      	str	r3, [r2, #0]
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd9a:	4613      	mov	r3, r2
 800bd9c:	009b      	lsls	r3, r3, #2
 800bd9e:	4413      	add	r3, r2
 800bda0:	009b      	lsls	r3, r3, #2
 800bda2:	4a27      	ldr	r2, [pc, #156]	@ (800be40 <xTaskResumeAll+0x128>)
 800bda4:	441a      	add	r2, r3
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	3304      	adds	r3, #4
 800bdaa:	4619      	mov	r1, r3
 800bdac:	4610      	mov	r0, r2
 800bdae:	f7fe ffc0 	bl	800ad32 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bdb6:	4b23      	ldr	r3, [pc, #140]	@ (800be44 <xTaskResumeAll+0x12c>)
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdbc:	429a      	cmp	r2, r3
 800bdbe:	d302      	bcc.n	800bdc6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800bdc0:	4b21      	ldr	r3, [pc, #132]	@ (800be48 <xTaskResumeAll+0x130>)
 800bdc2:	2201      	movs	r2, #1
 800bdc4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bdc6:	4b1c      	ldr	r3, [pc, #112]	@ (800be38 <xTaskResumeAll+0x120>)
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d1cb      	bne.n	800bd66 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d001      	beq.n	800bdd8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800bdd4:	f000 fb66 	bl	800c4a4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800bdd8:	4b1c      	ldr	r3, [pc, #112]	@ (800be4c <xTaskResumeAll+0x134>)
 800bdda:	681b      	ldr	r3, [r3, #0]
 800bddc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d010      	beq.n	800be06 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800bde4:	f000 f846 	bl	800be74 <xTaskIncrementTick>
 800bde8:	4603      	mov	r3, r0
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d002      	beq.n	800bdf4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800bdee:	4b16      	ldr	r3, [pc, #88]	@ (800be48 <xTaskResumeAll+0x130>)
 800bdf0:	2201      	movs	r2, #1
 800bdf2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	3b01      	subs	r3, #1
 800bdf8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d1f1      	bne.n	800bde4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800be00:	4b12      	ldr	r3, [pc, #72]	@ (800be4c <xTaskResumeAll+0x134>)
 800be02:	2200      	movs	r2, #0
 800be04:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800be06:	4b10      	ldr	r3, [pc, #64]	@ (800be48 <xTaskResumeAll+0x130>)
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d009      	beq.n	800be22 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800be0e:	2301      	movs	r3, #1
 800be10:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800be12:	4b0f      	ldr	r3, [pc, #60]	@ (800be50 <xTaskResumeAll+0x138>)
 800be14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800be18:	601a      	str	r2, [r3, #0]
 800be1a:	f3bf 8f4f 	dsb	sy
 800be1e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800be22:	f001 f8fb 	bl	800d01c <vPortExitCritical>

	return xAlreadyYielded;
 800be26:	68bb      	ldr	r3, [r7, #8]
}
 800be28:	4618      	mov	r0, r3
 800be2a:	3710      	adds	r7, #16
 800be2c:	46bd      	mov	sp, r7
 800be2e:	bd80      	pop	{r7, pc}
 800be30:	20001310 	.word	0x20001310
 800be34:	200012e8 	.word	0x200012e8
 800be38:	200012a8 	.word	0x200012a8
 800be3c:	200012f0 	.word	0x200012f0
 800be40:	20000e18 	.word	0x20000e18
 800be44:	20000e14 	.word	0x20000e14
 800be48:	200012fc 	.word	0x200012fc
 800be4c:	200012f8 	.word	0x200012f8
 800be50:	e000ed04 	.word	0xe000ed04

0800be54 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800be54:	b480      	push	{r7}
 800be56:	b083      	sub	sp, #12
 800be58:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800be5a:	4b05      	ldr	r3, [pc, #20]	@ (800be70 <xTaskGetTickCount+0x1c>)
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800be60:	687b      	ldr	r3, [r7, #4]
}
 800be62:	4618      	mov	r0, r3
 800be64:	370c      	adds	r7, #12
 800be66:	46bd      	mov	sp, r7
 800be68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be6c:	4770      	bx	lr
 800be6e:	bf00      	nop
 800be70:	200012ec 	.word	0x200012ec

0800be74 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800be74:	b580      	push	{r7, lr}
 800be76:	b086      	sub	sp, #24
 800be78:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800be7a:	2300      	movs	r3, #0
 800be7c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800be7e:	4b4f      	ldr	r3, [pc, #316]	@ (800bfbc <xTaskIncrementTick+0x148>)
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	2b00      	cmp	r3, #0
 800be84:	f040 8090 	bne.w	800bfa8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800be88:	4b4d      	ldr	r3, [pc, #308]	@ (800bfc0 <xTaskIncrementTick+0x14c>)
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	3301      	adds	r3, #1
 800be8e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800be90:	4a4b      	ldr	r2, [pc, #300]	@ (800bfc0 <xTaskIncrementTick+0x14c>)
 800be92:	693b      	ldr	r3, [r7, #16]
 800be94:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800be96:	693b      	ldr	r3, [r7, #16]
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d121      	bne.n	800bee0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800be9c:	4b49      	ldr	r3, [pc, #292]	@ (800bfc4 <xTaskIncrementTick+0x150>)
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d00b      	beq.n	800bebe <xTaskIncrementTick+0x4a>
	__asm volatile
 800bea6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800beaa:	f383 8811 	msr	BASEPRI, r3
 800beae:	f3bf 8f6f 	isb	sy
 800beb2:	f3bf 8f4f 	dsb	sy
 800beb6:	603b      	str	r3, [r7, #0]
}
 800beb8:	bf00      	nop
 800beba:	bf00      	nop
 800bebc:	e7fd      	b.n	800beba <xTaskIncrementTick+0x46>
 800bebe:	4b41      	ldr	r3, [pc, #260]	@ (800bfc4 <xTaskIncrementTick+0x150>)
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	60fb      	str	r3, [r7, #12]
 800bec4:	4b40      	ldr	r3, [pc, #256]	@ (800bfc8 <xTaskIncrementTick+0x154>)
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	4a3e      	ldr	r2, [pc, #248]	@ (800bfc4 <xTaskIncrementTick+0x150>)
 800beca:	6013      	str	r3, [r2, #0]
 800becc:	4a3e      	ldr	r2, [pc, #248]	@ (800bfc8 <xTaskIncrementTick+0x154>)
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	6013      	str	r3, [r2, #0]
 800bed2:	4b3e      	ldr	r3, [pc, #248]	@ (800bfcc <xTaskIncrementTick+0x158>)
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	3301      	adds	r3, #1
 800bed8:	4a3c      	ldr	r2, [pc, #240]	@ (800bfcc <xTaskIncrementTick+0x158>)
 800beda:	6013      	str	r3, [r2, #0]
 800bedc:	f000 fae2 	bl	800c4a4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800bee0:	4b3b      	ldr	r3, [pc, #236]	@ (800bfd0 <xTaskIncrementTick+0x15c>)
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	693a      	ldr	r2, [r7, #16]
 800bee6:	429a      	cmp	r2, r3
 800bee8:	d349      	bcc.n	800bf7e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800beea:	4b36      	ldr	r3, [pc, #216]	@ (800bfc4 <xTaskIncrementTick+0x150>)
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d104      	bne.n	800befe <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bef4:	4b36      	ldr	r3, [pc, #216]	@ (800bfd0 <xTaskIncrementTick+0x15c>)
 800bef6:	f04f 32ff 	mov.w	r2, #4294967295
 800befa:	601a      	str	r2, [r3, #0]
					break;
 800befc:	e03f      	b.n	800bf7e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800befe:	4b31      	ldr	r3, [pc, #196]	@ (800bfc4 <xTaskIncrementTick+0x150>)
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	68db      	ldr	r3, [r3, #12]
 800bf04:	68db      	ldr	r3, [r3, #12]
 800bf06:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800bf08:	68bb      	ldr	r3, [r7, #8]
 800bf0a:	685b      	ldr	r3, [r3, #4]
 800bf0c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800bf0e:	693a      	ldr	r2, [r7, #16]
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	429a      	cmp	r2, r3
 800bf14:	d203      	bcs.n	800bf1e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800bf16:	4a2e      	ldr	r2, [pc, #184]	@ (800bfd0 <xTaskIncrementTick+0x15c>)
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800bf1c:	e02f      	b.n	800bf7e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bf1e:	68bb      	ldr	r3, [r7, #8]
 800bf20:	3304      	adds	r3, #4
 800bf22:	4618      	mov	r0, r3
 800bf24:	f7fe ff62 	bl	800adec <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800bf28:	68bb      	ldr	r3, [r7, #8]
 800bf2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d004      	beq.n	800bf3a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bf30:	68bb      	ldr	r3, [r7, #8]
 800bf32:	3318      	adds	r3, #24
 800bf34:	4618      	mov	r0, r3
 800bf36:	f7fe ff59 	bl	800adec <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800bf3a:	68bb      	ldr	r3, [r7, #8]
 800bf3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf3e:	4b25      	ldr	r3, [pc, #148]	@ (800bfd4 <xTaskIncrementTick+0x160>)
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	429a      	cmp	r2, r3
 800bf44:	d903      	bls.n	800bf4e <xTaskIncrementTick+0xda>
 800bf46:	68bb      	ldr	r3, [r7, #8]
 800bf48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf4a:	4a22      	ldr	r2, [pc, #136]	@ (800bfd4 <xTaskIncrementTick+0x160>)
 800bf4c:	6013      	str	r3, [r2, #0]
 800bf4e:	68bb      	ldr	r3, [r7, #8]
 800bf50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf52:	4613      	mov	r3, r2
 800bf54:	009b      	lsls	r3, r3, #2
 800bf56:	4413      	add	r3, r2
 800bf58:	009b      	lsls	r3, r3, #2
 800bf5a:	4a1f      	ldr	r2, [pc, #124]	@ (800bfd8 <xTaskIncrementTick+0x164>)
 800bf5c:	441a      	add	r2, r3
 800bf5e:	68bb      	ldr	r3, [r7, #8]
 800bf60:	3304      	adds	r3, #4
 800bf62:	4619      	mov	r1, r3
 800bf64:	4610      	mov	r0, r2
 800bf66:	f7fe fee4 	bl	800ad32 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bf6a:	68bb      	ldr	r3, [r7, #8]
 800bf6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf6e:	4b1b      	ldr	r3, [pc, #108]	@ (800bfdc <xTaskIncrementTick+0x168>)
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf74:	429a      	cmp	r2, r3
 800bf76:	d3b8      	bcc.n	800beea <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800bf78:	2301      	movs	r3, #1
 800bf7a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bf7c:	e7b5      	b.n	800beea <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800bf7e:	4b17      	ldr	r3, [pc, #92]	@ (800bfdc <xTaskIncrementTick+0x168>)
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf84:	4914      	ldr	r1, [pc, #80]	@ (800bfd8 <xTaskIncrementTick+0x164>)
 800bf86:	4613      	mov	r3, r2
 800bf88:	009b      	lsls	r3, r3, #2
 800bf8a:	4413      	add	r3, r2
 800bf8c:	009b      	lsls	r3, r3, #2
 800bf8e:	440b      	add	r3, r1
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	2b01      	cmp	r3, #1
 800bf94:	d901      	bls.n	800bf9a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800bf96:	2301      	movs	r3, #1
 800bf98:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800bf9a:	4b11      	ldr	r3, [pc, #68]	@ (800bfe0 <xTaskIncrementTick+0x16c>)
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d007      	beq.n	800bfb2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800bfa2:	2301      	movs	r3, #1
 800bfa4:	617b      	str	r3, [r7, #20]
 800bfa6:	e004      	b.n	800bfb2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800bfa8:	4b0e      	ldr	r3, [pc, #56]	@ (800bfe4 <xTaskIncrementTick+0x170>)
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	3301      	adds	r3, #1
 800bfae:	4a0d      	ldr	r2, [pc, #52]	@ (800bfe4 <xTaskIncrementTick+0x170>)
 800bfb0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800bfb2:	697b      	ldr	r3, [r7, #20]
}
 800bfb4:	4618      	mov	r0, r3
 800bfb6:	3718      	adds	r7, #24
 800bfb8:	46bd      	mov	sp, r7
 800bfba:	bd80      	pop	{r7, pc}
 800bfbc:	20001310 	.word	0x20001310
 800bfc0:	200012ec 	.word	0x200012ec
 800bfc4:	200012a0 	.word	0x200012a0
 800bfc8:	200012a4 	.word	0x200012a4
 800bfcc:	20001300 	.word	0x20001300
 800bfd0:	20001308 	.word	0x20001308
 800bfd4:	200012f0 	.word	0x200012f0
 800bfd8:	20000e18 	.word	0x20000e18
 800bfdc:	20000e14 	.word	0x20000e14
 800bfe0:	200012fc 	.word	0x200012fc
 800bfe4:	200012f8 	.word	0x200012f8

0800bfe8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800bfe8:	b480      	push	{r7}
 800bfea:	b085      	sub	sp, #20
 800bfec:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800bfee:	4b2b      	ldr	r3, [pc, #172]	@ (800c09c <vTaskSwitchContext+0xb4>)
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d003      	beq.n	800bffe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800bff6:	4b2a      	ldr	r3, [pc, #168]	@ (800c0a0 <vTaskSwitchContext+0xb8>)
 800bff8:	2201      	movs	r2, #1
 800bffa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800bffc:	e047      	b.n	800c08e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800bffe:	4b28      	ldr	r3, [pc, #160]	@ (800c0a0 <vTaskSwitchContext+0xb8>)
 800c000:	2200      	movs	r2, #0
 800c002:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c004:	4b27      	ldr	r3, [pc, #156]	@ (800c0a4 <vTaskSwitchContext+0xbc>)
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	60fb      	str	r3, [r7, #12]
 800c00a:	e011      	b.n	800c030 <vTaskSwitchContext+0x48>
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d10b      	bne.n	800c02a <vTaskSwitchContext+0x42>
	__asm volatile
 800c012:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c016:	f383 8811 	msr	BASEPRI, r3
 800c01a:	f3bf 8f6f 	isb	sy
 800c01e:	f3bf 8f4f 	dsb	sy
 800c022:	607b      	str	r3, [r7, #4]
}
 800c024:	bf00      	nop
 800c026:	bf00      	nop
 800c028:	e7fd      	b.n	800c026 <vTaskSwitchContext+0x3e>
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	3b01      	subs	r3, #1
 800c02e:	60fb      	str	r3, [r7, #12]
 800c030:	491d      	ldr	r1, [pc, #116]	@ (800c0a8 <vTaskSwitchContext+0xc0>)
 800c032:	68fa      	ldr	r2, [r7, #12]
 800c034:	4613      	mov	r3, r2
 800c036:	009b      	lsls	r3, r3, #2
 800c038:	4413      	add	r3, r2
 800c03a:	009b      	lsls	r3, r3, #2
 800c03c:	440b      	add	r3, r1
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	2b00      	cmp	r3, #0
 800c042:	d0e3      	beq.n	800c00c <vTaskSwitchContext+0x24>
 800c044:	68fa      	ldr	r2, [r7, #12]
 800c046:	4613      	mov	r3, r2
 800c048:	009b      	lsls	r3, r3, #2
 800c04a:	4413      	add	r3, r2
 800c04c:	009b      	lsls	r3, r3, #2
 800c04e:	4a16      	ldr	r2, [pc, #88]	@ (800c0a8 <vTaskSwitchContext+0xc0>)
 800c050:	4413      	add	r3, r2
 800c052:	60bb      	str	r3, [r7, #8]
 800c054:	68bb      	ldr	r3, [r7, #8]
 800c056:	685b      	ldr	r3, [r3, #4]
 800c058:	685a      	ldr	r2, [r3, #4]
 800c05a:	68bb      	ldr	r3, [r7, #8]
 800c05c:	605a      	str	r2, [r3, #4]
 800c05e:	68bb      	ldr	r3, [r7, #8]
 800c060:	685a      	ldr	r2, [r3, #4]
 800c062:	68bb      	ldr	r3, [r7, #8]
 800c064:	3308      	adds	r3, #8
 800c066:	429a      	cmp	r2, r3
 800c068:	d104      	bne.n	800c074 <vTaskSwitchContext+0x8c>
 800c06a:	68bb      	ldr	r3, [r7, #8]
 800c06c:	685b      	ldr	r3, [r3, #4]
 800c06e:	685a      	ldr	r2, [r3, #4]
 800c070:	68bb      	ldr	r3, [r7, #8]
 800c072:	605a      	str	r2, [r3, #4]
 800c074:	68bb      	ldr	r3, [r7, #8]
 800c076:	685b      	ldr	r3, [r3, #4]
 800c078:	68db      	ldr	r3, [r3, #12]
 800c07a:	4a0c      	ldr	r2, [pc, #48]	@ (800c0ac <vTaskSwitchContext+0xc4>)
 800c07c:	6013      	str	r3, [r2, #0]
 800c07e:	4a09      	ldr	r2, [pc, #36]	@ (800c0a4 <vTaskSwitchContext+0xbc>)
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c084:	4b09      	ldr	r3, [pc, #36]	@ (800c0ac <vTaskSwitchContext+0xc4>)
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	3354      	adds	r3, #84	@ 0x54
 800c08a:	4a09      	ldr	r2, [pc, #36]	@ (800c0b0 <vTaskSwitchContext+0xc8>)
 800c08c:	6013      	str	r3, [r2, #0]
}
 800c08e:	bf00      	nop
 800c090:	3714      	adds	r7, #20
 800c092:	46bd      	mov	sp, r7
 800c094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c098:	4770      	bx	lr
 800c09a:	bf00      	nop
 800c09c:	20001310 	.word	0x20001310
 800c0a0:	200012fc 	.word	0x200012fc
 800c0a4:	200012f0 	.word	0x200012f0
 800c0a8:	20000e18 	.word	0x20000e18
 800c0ac:	20000e14 	.word	0x20000e14
 800c0b0:	20000010 	.word	0x20000010

0800c0b4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c0b4:	b580      	push	{r7, lr}
 800c0b6:	b084      	sub	sp, #16
 800c0b8:	af00      	add	r7, sp, #0
 800c0ba:	6078      	str	r0, [r7, #4]
 800c0bc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d10b      	bne.n	800c0dc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800c0c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0c8:	f383 8811 	msr	BASEPRI, r3
 800c0cc:	f3bf 8f6f 	isb	sy
 800c0d0:	f3bf 8f4f 	dsb	sy
 800c0d4:	60fb      	str	r3, [r7, #12]
}
 800c0d6:	bf00      	nop
 800c0d8:	bf00      	nop
 800c0da:	e7fd      	b.n	800c0d8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c0dc:	4b07      	ldr	r3, [pc, #28]	@ (800c0fc <vTaskPlaceOnEventList+0x48>)
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	3318      	adds	r3, #24
 800c0e2:	4619      	mov	r1, r3
 800c0e4:	6878      	ldr	r0, [r7, #4]
 800c0e6:	f7fe fe48 	bl	800ad7a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c0ea:	2101      	movs	r1, #1
 800c0ec:	6838      	ldr	r0, [r7, #0]
 800c0ee:	f000 fa87 	bl	800c600 <prvAddCurrentTaskToDelayedList>
}
 800c0f2:	bf00      	nop
 800c0f4:	3710      	adds	r7, #16
 800c0f6:	46bd      	mov	sp, r7
 800c0f8:	bd80      	pop	{r7, pc}
 800c0fa:	bf00      	nop
 800c0fc:	20000e14 	.word	0x20000e14

0800c100 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c100:	b580      	push	{r7, lr}
 800c102:	b086      	sub	sp, #24
 800c104:	af00      	add	r7, sp, #0
 800c106:	60f8      	str	r0, [r7, #12]
 800c108:	60b9      	str	r1, [r7, #8]
 800c10a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d10b      	bne.n	800c12a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800c112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c116:	f383 8811 	msr	BASEPRI, r3
 800c11a:	f3bf 8f6f 	isb	sy
 800c11e:	f3bf 8f4f 	dsb	sy
 800c122:	617b      	str	r3, [r7, #20]
}
 800c124:	bf00      	nop
 800c126:	bf00      	nop
 800c128:	e7fd      	b.n	800c126 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c12a:	4b0a      	ldr	r3, [pc, #40]	@ (800c154 <vTaskPlaceOnEventListRestricted+0x54>)
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	3318      	adds	r3, #24
 800c130:	4619      	mov	r1, r3
 800c132:	68f8      	ldr	r0, [r7, #12]
 800c134:	f7fe fdfd 	bl	800ad32 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d002      	beq.n	800c144 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800c13e:	f04f 33ff 	mov.w	r3, #4294967295
 800c142:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c144:	6879      	ldr	r1, [r7, #4]
 800c146:	68b8      	ldr	r0, [r7, #8]
 800c148:	f000 fa5a 	bl	800c600 <prvAddCurrentTaskToDelayedList>
	}
 800c14c:	bf00      	nop
 800c14e:	3718      	adds	r7, #24
 800c150:	46bd      	mov	sp, r7
 800c152:	bd80      	pop	{r7, pc}
 800c154:	20000e14 	.word	0x20000e14

0800c158 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c158:	b580      	push	{r7, lr}
 800c15a:	b086      	sub	sp, #24
 800c15c:	af00      	add	r7, sp, #0
 800c15e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	68db      	ldr	r3, [r3, #12]
 800c164:	68db      	ldr	r3, [r3, #12]
 800c166:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c168:	693b      	ldr	r3, [r7, #16]
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d10b      	bne.n	800c186 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800c16e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c172:	f383 8811 	msr	BASEPRI, r3
 800c176:	f3bf 8f6f 	isb	sy
 800c17a:	f3bf 8f4f 	dsb	sy
 800c17e:	60fb      	str	r3, [r7, #12]
}
 800c180:	bf00      	nop
 800c182:	bf00      	nop
 800c184:	e7fd      	b.n	800c182 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c186:	693b      	ldr	r3, [r7, #16]
 800c188:	3318      	adds	r3, #24
 800c18a:	4618      	mov	r0, r3
 800c18c:	f7fe fe2e 	bl	800adec <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c190:	4b1d      	ldr	r3, [pc, #116]	@ (800c208 <xTaskRemoveFromEventList+0xb0>)
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	2b00      	cmp	r3, #0
 800c196:	d11d      	bne.n	800c1d4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c198:	693b      	ldr	r3, [r7, #16]
 800c19a:	3304      	adds	r3, #4
 800c19c:	4618      	mov	r0, r3
 800c19e:	f7fe fe25 	bl	800adec <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c1a2:	693b      	ldr	r3, [r7, #16]
 800c1a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c1a6:	4b19      	ldr	r3, [pc, #100]	@ (800c20c <xTaskRemoveFromEventList+0xb4>)
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	429a      	cmp	r2, r3
 800c1ac:	d903      	bls.n	800c1b6 <xTaskRemoveFromEventList+0x5e>
 800c1ae:	693b      	ldr	r3, [r7, #16]
 800c1b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c1b2:	4a16      	ldr	r2, [pc, #88]	@ (800c20c <xTaskRemoveFromEventList+0xb4>)
 800c1b4:	6013      	str	r3, [r2, #0]
 800c1b6:	693b      	ldr	r3, [r7, #16]
 800c1b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c1ba:	4613      	mov	r3, r2
 800c1bc:	009b      	lsls	r3, r3, #2
 800c1be:	4413      	add	r3, r2
 800c1c0:	009b      	lsls	r3, r3, #2
 800c1c2:	4a13      	ldr	r2, [pc, #76]	@ (800c210 <xTaskRemoveFromEventList+0xb8>)
 800c1c4:	441a      	add	r2, r3
 800c1c6:	693b      	ldr	r3, [r7, #16]
 800c1c8:	3304      	adds	r3, #4
 800c1ca:	4619      	mov	r1, r3
 800c1cc:	4610      	mov	r0, r2
 800c1ce:	f7fe fdb0 	bl	800ad32 <vListInsertEnd>
 800c1d2:	e005      	b.n	800c1e0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c1d4:	693b      	ldr	r3, [r7, #16]
 800c1d6:	3318      	adds	r3, #24
 800c1d8:	4619      	mov	r1, r3
 800c1da:	480e      	ldr	r0, [pc, #56]	@ (800c214 <xTaskRemoveFromEventList+0xbc>)
 800c1dc:	f7fe fda9 	bl	800ad32 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c1e0:	693b      	ldr	r3, [r7, #16]
 800c1e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c1e4:	4b0c      	ldr	r3, [pc, #48]	@ (800c218 <xTaskRemoveFromEventList+0xc0>)
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c1ea:	429a      	cmp	r2, r3
 800c1ec:	d905      	bls.n	800c1fa <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c1ee:	2301      	movs	r3, #1
 800c1f0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c1f2:	4b0a      	ldr	r3, [pc, #40]	@ (800c21c <xTaskRemoveFromEventList+0xc4>)
 800c1f4:	2201      	movs	r2, #1
 800c1f6:	601a      	str	r2, [r3, #0]
 800c1f8:	e001      	b.n	800c1fe <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800c1fa:	2300      	movs	r3, #0
 800c1fc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c1fe:	697b      	ldr	r3, [r7, #20]
}
 800c200:	4618      	mov	r0, r3
 800c202:	3718      	adds	r7, #24
 800c204:	46bd      	mov	sp, r7
 800c206:	bd80      	pop	{r7, pc}
 800c208:	20001310 	.word	0x20001310
 800c20c:	200012f0 	.word	0x200012f0
 800c210:	20000e18 	.word	0x20000e18
 800c214:	200012a8 	.word	0x200012a8
 800c218:	20000e14 	.word	0x20000e14
 800c21c:	200012fc 	.word	0x200012fc

0800c220 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c220:	b480      	push	{r7}
 800c222:	b083      	sub	sp, #12
 800c224:	af00      	add	r7, sp, #0
 800c226:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c228:	4b06      	ldr	r3, [pc, #24]	@ (800c244 <vTaskInternalSetTimeOutState+0x24>)
 800c22a:	681a      	ldr	r2, [r3, #0]
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c230:	4b05      	ldr	r3, [pc, #20]	@ (800c248 <vTaskInternalSetTimeOutState+0x28>)
 800c232:	681a      	ldr	r2, [r3, #0]
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	605a      	str	r2, [r3, #4]
}
 800c238:	bf00      	nop
 800c23a:	370c      	adds	r7, #12
 800c23c:	46bd      	mov	sp, r7
 800c23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c242:	4770      	bx	lr
 800c244:	20001300 	.word	0x20001300
 800c248:	200012ec 	.word	0x200012ec

0800c24c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c24c:	b580      	push	{r7, lr}
 800c24e:	b088      	sub	sp, #32
 800c250:	af00      	add	r7, sp, #0
 800c252:	6078      	str	r0, [r7, #4]
 800c254:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d10b      	bne.n	800c274 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800c25c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c260:	f383 8811 	msr	BASEPRI, r3
 800c264:	f3bf 8f6f 	isb	sy
 800c268:	f3bf 8f4f 	dsb	sy
 800c26c:	613b      	str	r3, [r7, #16]
}
 800c26e:	bf00      	nop
 800c270:	bf00      	nop
 800c272:	e7fd      	b.n	800c270 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c274:	683b      	ldr	r3, [r7, #0]
 800c276:	2b00      	cmp	r3, #0
 800c278:	d10b      	bne.n	800c292 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800c27a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c27e:	f383 8811 	msr	BASEPRI, r3
 800c282:	f3bf 8f6f 	isb	sy
 800c286:	f3bf 8f4f 	dsb	sy
 800c28a:	60fb      	str	r3, [r7, #12]
}
 800c28c:	bf00      	nop
 800c28e:	bf00      	nop
 800c290:	e7fd      	b.n	800c28e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800c292:	f000 fe91 	bl	800cfb8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c296:	4b1d      	ldr	r3, [pc, #116]	@ (800c30c <xTaskCheckForTimeOut+0xc0>)
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	685b      	ldr	r3, [r3, #4]
 800c2a0:	69ba      	ldr	r2, [r7, #24]
 800c2a2:	1ad3      	subs	r3, r2, r3
 800c2a4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c2a6:	683b      	ldr	r3, [r7, #0]
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2ae:	d102      	bne.n	800c2b6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c2b0:	2300      	movs	r3, #0
 800c2b2:	61fb      	str	r3, [r7, #28]
 800c2b4:	e023      	b.n	800c2fe <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	681a      	ldr	r2, [r3, #0]
 800c2ba:	4b15      	ldr	r3, [pc, #84]	@ (800c310 <xTaskCheckForTimeOut+0xc4>)
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	429a      	cmp	r2, r3
 800c2c0:	d007      	beq.n	800c2d2 <xTaskCheckForTimeOut+0x86>
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	685b      	ldr	r3, [r3, #4]
 800c2c6:	69ba      	ldr	r2, [r7, #24]
 800c2c8:	429a      	cmp	r2, r3
 800c2ca:	d302      	bcc.n	800c2d2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c2cc:	2301      	movs	r3, #1
 800c2ce:	61fb      	str	r3, [r7, #28]
 800c2d0:	e015      	b.n	800c2fe <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c2d2:	683b      	ldr	r3, [r7, #0]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	697a      	ldr	r2, [r7, #20]
 800c2d8:	429a      	cmp	r2, r3
 800c2da:	d20b      	bcs.n	800c2f4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c2dc:	683b      	ldr	r3, [r7, #0]
 800c2de:	681a      	ldr	r2, [r3, #0]
 800c2e0:	697b      	ldr	r3, [r7, #20]
 800c2e2:	1ad2      	subs	r2, r2, r3
 800c2e4:	683b      	ldr	r3, [r7, #0]
 800c2e6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c2e8:	6878      	ldr	r0, [r7, #4]
 800c2ea:	f7ff ff99 	bl	800c220 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c2ee:	2300      	movs	r3, #0
 800c2f0:	61fb      	str	r3, [r7, #28]
 800c2f2:	e004      	b.n	800c2fe <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800c2f4:	683b      	ldr	r3, [r7, #0]
 800c2f6:	2200      	movs	r2, #0
 800c2f8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c2fa:	2301      	movs	r3, #1
 800c2fc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c2fe:	f000 fe8d 	bl	800d01c <vPortExitCritical>

	return xReturn;
 800c302:	69fb      	ldr	r3, [r7, #28]
}
 800c304:	4618      	mov	r0, r3
 800c306:	3720      	adds	r7, #32
 800c308:	46bd      	mov	sp, r7
 800c30a:	bd80      	pop	{r7, pc}
 800c30c:	200012ec 	.word	0x200012ec
 800c310:	20001300 	.word	0x20001300

0800c314 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c314:	b480      	push	{r7}
 800c316:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c318:	4b03      	ldr	r3, [pc, #12]	@ (800c328 <vTaskMissedYield+0x14>)
 800c31a:	2201      	movs	r2, #1
 800c31c:	601a      	str	r2, [r3, #0]
}
 800c31e:	bf00      	nop
 800c320:	46bd      	mov	sp, r7
 800c322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c326:	4770      	bx	lr
 800c328:	200012fc 	.word	0x200012fc

0800c32c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c32c:	b580      	push	{r7, lr}
 800c32e:	b082      	sub	sp, #8
 800c330:	af00      	add	r7, sp, #0
 800c332:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c334:	f000 f852 	bl	800c3dc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c338:	4b06      	ldr	r3, [pc, #24]	@ (800c354 <prvIdleTask+0x28>)
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	2b01      	cmp	r3, #1
 800c33e:	d9f9      	bls.n	800c334 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c340:	4b05      	ldr	r3, [pc, #20]	@ (800c358 <prvIdleTask+0x2c>)
 800c342:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c346:	601a      	str	r2, [r3, #0]
 800c348:	f3bf 8f4f 	dsb	sy
 800c34c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c350:	e7f0      	b.n	800c334 <prvIdleTask+0x8>
 800c352:	bf00      	nop
 800c354:	20000e18 	.word	0x20000e18
 800c358:	e000ed04 	.word	0xe000ed04

0800c35c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c35c:	b580      	push	{r7, lr}
 800c35e:	b082      	sub	sp, #8
 800c360:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c362:	2300      	movs	r3, #0
 800c364:	607b      	str	r3, [r7, #4]
 800c366:	e00c      	b.n	800c382 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c368:	687a      	ldr	r2, [r7, #4]
 800c36a:	4613      	mov	r3, r2
 800c36c:	009b      	lsls	r3, r3, #2
 800c36e:	4413      	add	r3, r2
 800c370:	009b      	lsls	r3, r3, #2
 800c372:	4a12      	ldr	r2, [pc, #72]	@ (800c3bc <prvInitialiseTaskLists+0x60>)
 800c374:	4413      	add	r3, r2
 800c376:	4618      	mov	r0, r3
 800c378:	f7fe fcae 	bl	800acd8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	3301      	adds	r3, #1
 800c380:	607b      	str	r3, [r7, #4]
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	2b37      	cmp	r3, #55	@ 0x37
 800c386:	d9ef      	bls.n	800c368 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c388:	480d      	ldr	r0, [pc, #52]	@ (800c3c0 <prvInitialiseTaskLists+0x64>)
 800c38a:	f7fe fca5 	bl	800acd8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c38e:	480d      	ldr	r0, [pc, #52]	@ (800c3c4 <prvInitialiseTaskLists+0x68>)
 800c390:	f7fe fca2 	bl	800acd8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c394:	480c      	ldr	r0, [pc, #48]	@ (800c3c8 <prvInitialiseTaskLists+0x6c>)
 800c396:	f7fe fc9f 	bl	800acd8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c39a:	480c      	ldr	r0, [pc, #48]	@ (800c3cc <prvInitialiseTaskLists+0x70>)
 800c39c:	f7fe fc9c 	bl	800acd8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c3a0:	480b      	ldr	r0, [pc, #44]	@ (800c3d0 <prvInitialiseTaskLists+0x74>)
 800c3a2:	f7fe fc99 	bl	800acd8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c3a6:	4b0b      	ldr	r3, [pc, #44]	@ (800c3d4 <prvInitialiseTaskLists+0x78>)
 800c3a8:	4a05      	ldr	r2, [pc, #20]	@ (800c3c0 <prvInitialiseTaskLists+0x64>)
 800c3aa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c3ac:	4b0a      	ldr	r3, [pc, #40]	@ (800c3d8 <prvInitialiseTaskLists+0x7c>)
 800c3ae:	4a05      	ldr	r2, [pc, #20]	@ (800c3c4 <prvInitialiseTaskLists+0x68>)
 800c3b0:	601a      	str	r2, [r3, #0]
}
 800c3b2:	bf00      	nop
 800c3b4:	3708      	adds	r7, #8
 800c3b6:	46bd      	mov	sp, r7
 800c3b8:	bd80      	pop	{r7, pc}
 800c3ba:	bf00      	nop
 800c3bc:	20000e18 	.word	0x20000e18
 800c3c0:	20001278 	.word	0x20001278
 800c3c4:	2000128c 	.word	0x2000128c
 800c3c8:	200012a8 	.word	0x200012a8
 800c3cc:	200012bc 	.word	0x200012bc
 800c3d0:	200012d4 	.word	0x200012d4
 800c3d4:	200012a0 	.word	0x200012a0
 800c3d8:	200012a4 	.word	0x200012a4

0800c3dc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c3dc:	b580      	push	{r7, lr}
 800c3de:	b082      	sub	sp, #8
 800c3e0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c3e2:	e019      	b.n	800c418 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c3e4:	f000 fde8 	bl	800cfb8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c3e8:	4b10      	ldr	r3, [pc, #64]	@ (800c42c <prvCheckTasksWaitingTermination+0x50>)
 800c3ea:	68db      	ldr	r3, [r3, #12]
 800c3ec:	68db      	ldr	r3, [r3, #12]
 800c3ee:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	3304      	adds	r3, #4
 800c3f4:	4618      	mov	r0, r3
 800c3f6:	f7fe fcf9 	bl	800adec <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c3fa:	4b0d      	ldr	r3, [pc, #52]	@ (800c430 <prvCheckTasksWaitingTermination+0x54>)
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	3b01      	subs	r3, #1
 800c400:	4a0b      	ldr	r2, [pc, #44]	@ (800c430 <prvCheckTasksWaitingTermination+0x54>)
 800c402:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c404:	4b0b      	ldr	r3, [pc, #44]	@ (800c434 <prvCheckTasksWaitingTermination+0x58>)
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	3b01      	subs	r3, #1
 800c40a:	4a0a      	ldr	r2, [pc, #40]	@ (800c434 <prvCheckTasksWaitingTermination+0x58>)
 800c40c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c40e:	f000 fe05 	bl	800d01c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c412:	6878      	ldr	r0, [r7, #4]
 800c414:	f000 f810 	bl	800c438 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c418:	4b06      	ldr	r3, [pc, #24]	@ (800c434 <prvCheckTasksWaitingTermination+0x58>)
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d1e1      	bne.n	800c3e4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c420:	bf00      	nop
 800c422:	bf00      	nop
 800c424:	3708      	adds	r7, #8
 800c426:	46bd      	mov	sp, r7
 800c428:	bd80      	pop	{r7, pc}
 800c42a:	bf00      	nop
 800c42c:	200012bc 	.word	0x200012bc
 800c430:	200012e8 	.word	0x200012e8
 800c434:	200012d0 	.word	0x200012d0

0800c438 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c438:	b580      	push	{r7, lr}
 800c43a:	b084      	sub	sp, #16
 800c43c:	af00      	add	r7, sp, #0
 800c43e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	3354      	adds	r3, #84	@ 0x54
 800c444:	4618      	mov	r0, r3
 800c446:	f001 f8cf 	bl	800d5e8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c450:	2b00      	cmp	r3, #0
 800c452:	d108      	bne.n	800c466 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c458:	4618      	mov	r0, r3
 800c45a:	f000 ff9d 	bl	800d398 <vPortFree>
				vPortFree( pxTCB );
 800c45e:	6878      	ldr	r0, [r7, #4]
 800c460:	f000 ff9a 	bl	800d398 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c464:	e019      	b.n	800c49a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c46c:	2b01      	cmp	r3, #1
 800c46e:	d103      	bne.n	800c478 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800c470:	6878      	ldr	r0, [r7, #4]
 800c472:	f000 ff91 	bl	800d398 <vPortFree>
	}
 800c476:	e010      	b.n	800c49a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c47e:	2b02      	cmp	r3, #2
 800c480:	d00b      	beq.n	800c49a <prvDeleteTCB+0x62>
	__asm volatile
 800c482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c486:	f383 8811 	msr	BASEPRI, r3
 800c48a:	f3bf 8f6f 	isb	sy
 800c48e:	f3bf 8f4f 	dsb	sy
 800c492:	60fb      	str	r3, [r7, #12]
}
 800c494:	bf00      	nop
 800c496:	bf00      	nop
 800c498:	e7fd      	b.n	800c496 <prvDeleteTCB+0x5e>
	}
 800c49a:	bf00      	nop
 800c49c:	3710      	adds	r7, #16
 800c49e:	46bd      	mov	sp, r7
 800c4a0:	bd80      	pop	{r7, pc}
	...

0800c4a4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c4a4:	b480      	push	{r7}
 800c4a6:	b083      	sub	sp, #12
 800c4a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c4aa:	4b0c      	ldr	r3, [pc, #48]	@ (800c4dc <prvResetNextTaskUnblockTime+0x38>)
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d104      	bne.n	800c4be <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c4b4:	4b0a      	ldr	r3, [pc, #40]	@ (800c4e0 <prvResetNextTaskUnblockTime+0x3c>)
 800c4b6:	f04f 32ff 	mov.w	r2, #4294967295
 800c4ba:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c4bc:	e008      	b.n	800c4d0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c4be:	4b07      	ldr	r3, [pc, #28]	@ (800c4dc <prvResetNextTaskUnblockTime+0x38>)
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	68db      	ldr	r3, [r3, #12]
 800c4c4:	68db      	ldr	r3, [r3, #12]
 800c4c6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	685b      	ldr	r3, [r3, #4]
 800c4cc:	4a04      	ldr	r2, [pc, #16]	@ (800c4e0 <prvResetNextTaskUnblockTime+0x3c>)
 800c4ce:	6013      	str	r3, [r2, #0]
}
 800c4d0:	bf00      	nop
 800c4d2:	370c      	adds	r7, #12
 800c4d4:	46bd      	mov	sp, r7
 800c4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4da:	4770      	bx	lr
 800c4dc:	200012a0 	.word	0x200012a0
 800c4e0:	20001308 	.word	0x20001308

0800c4e4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c4e4:	b480      	push	{r7}
 800c4e6:	b083      	sub	sp, #12
 800c4e8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c4ea:	4b0b      	ldr	r3, [pc, #44]	@ (800c518 <xTaskGetSchedulerState+0x34>)
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d102      	bne.n	800c4f8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c4f2:	2301      	movs	r3, #1
 800c4f4:	607b      	str	r3, [r7, #4]
 800c4f6:	e008      	b.n	800c50a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c4f8:	4b08      	ldr	r3, [pc, #32]	@ (800c51c <xTaskGetSchedulerState+0x38>)
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d102      	bne.n	800c506 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c500:	2302      	movs	r3, #2
 800c502:	607b      	str	r3, [r7, #4]
 800c504:	e001      	b.n	800c50a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c506:	2300      	movs	r3, #0
 800c508:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c50a:	687b      	ldr	r3, [r7, #4]
	}
 800c50c:	4618      	mov	r0, r3
 800c50e:	370c      	adds	r7, #12
 800c510:	46bd      	mov	sp, r7
 800c512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c516:	4770      	bx	lr
 800c518:	200012f4 	.word	0x200012f4
 800c51c:	20001310 	.word	0x20001310

0800c520 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c520:	b580      	push	{r7, lr}
 800c522:	b086      	sub	sp, #24
 800c524:	af00      	add	r7, sp, #0
 800c526:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c52c:	2300      	movs	r3, #0
 800c52e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	2b00      	cmp	r3, #0
 800c534:	d058      	beq.n	800c5e8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c536:	4b2f      	ldr	r3, [pc, #188]	@ (800c5f4 <xTaskPriorityDisinherit+0xd4>)
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	693a      	ldr	r2, [r7, #16]
 800c53c:	429a      	cmp	r2, r3
 800c53e:	d00b      	beq.n	800c558 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800c540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c544:	f383 8811 	msr	BASEPRI, r3
 800c548:	f3bf 8f6f 	isb	sy
 800c54c:	f3bf 8f4f 	dsb	sy
 800c550:	60fb      	str	r3, [r7, #12]
}
 800c552:	bf00      	nop
 800c554:	bf00      	nop
 800c556:	e7fd      	b.n	800c554 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c558:	693b      	ldr	r3, [r7, #16]
 800c55a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d10b      	bne.n	800c578 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800c560:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c564:	f383 8811 	msr	BASEPRI, r3
 800c568:	f3bf 8f6f 	isb	sy
 800c56c:	f3bf 8f4f 	dsb	sy
 800c570:	60bb      	str	r3, [r7, #8]
}
 800c572:	bf00      	nop
 800c574:	bf00      	nop
 800c576:	e7fd      	b.n	800c574 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800c578:	693b      	ldr	r3, [r7, #16]
 800c57a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c57c:	1e5a      	subs	r2, r3, #1
 800c57e:	693b      	ldr	r3, [r7, #16]
 800c580:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c582:	693b      	ldr	r3, [r7, #16]
 800c584:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c586:	693b      	ldr	r3, [r7, #16]
 800c588:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c58a:	429a      	cmp	r2, r3
 800c58c:	d02c      	beq.n	800c5e8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c58e:	693b      	ldr	r3, [r7, #16]
 800c590:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c592:	2b00      	cmp	r3, #0
 800c594:	d128      	bne.n	800c5e8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c596:	693b      	ldr	r3, [r7, #16]
 800c598:	3304      	adds	r3, #4
 800c59a:	4618      	mov	r0, r3
 800c59c:	f7fe fc26 	bl	800adec <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c5a0:	693b      	ldr	r3, [r7, #16]
 800c5a2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c5a4:	693b      	ldr	r3, [r7, #16]
 800c5a6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c5a8:	693b      	ldr	r3, [r7, #16]
 800c5aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5ac:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c5b0:	693b      	ldr	r3, [r7, #16]
 800c5b2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c5b4:	693b      	ldr	r3, [r7, #16]
 800c5b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c5b8:	4b0f      	ldr	r3, [pc, #60]	@ (800c5f8 <xTaskPriorityDisinherit+0xd8>)
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	429a      	cmp	r2, r3
 800c5be:	d903      	bls.n	800c5c8 <xTaskPriorityDisinherit+0xa8>
 800c5c0:	693b      	ldr	r3, [r7, #16]
 800c5c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5c4:	4a0c      	ldr	r2, [pc, #48]	@ (800c5f8 <xTaskPriorityDisinherit+0xd8>)
 800c5c6:	6013      	str	r3, [r2, #0]
 800c5c8:	693b      	ldr	r3, [r7, #16]
 800c5ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c5cc:	4613      	mov	r3, r2
 800c5ce:	009b      	lsls	r3, r3, #2
 800c5d0:	4413      	add	r3, r2
 800c5d2:	009b      	lsls	r3, r3, #2
 800c5d4:	4a09      	ldr	r2, [pc, #36]	@ (800c5fc <xTaskPriorityDisinherit+0xdc>)
 800c5d6:	441a      	add	r2, r3
 800c5d8:	693b      	ldr	r3, [r7, #16]
 800c5da:	3304      	adds	r3, #4
 800c5dc:	4619      	mov	r1, r3
 800c5de:	4610      	mov	r0, r2
 800c5e0:	f7fe fba7 	bl	800ad32 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c5e4:	2301      	movs	r3, #1
 800c5e6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c5e8:	697b      	ldr	r3, [r7, #20]
	}
 800c5ea:	4618      	mov	r0, r3
 800c5ec:	3718      	adds	r7, #24
 800c5ee:	46bd      	mov	sp, r7
 800c5f0:	bd80      	pop	{r7, pc}
 800c5f2:	bf00      	nop
 800c5f4:	20000e14 	.word	0x20000e14
 800c5f8:	200012f0 	.word	0x200012f0
 800c5fc:	20000e18 	.word	0x20000e18

0800c600 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c600:	b580      	push	{r7, lr}
 800c602:	b084      	sub	sp, #16
 800c604:	af00      	add	r7, sp, #0
 800c606:	6078      	str	r0, [r7, #4]
 800c608:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c60a:	4b21      	ldr	r3, [pc, #132]	@ (800c690 <prvAddCurrentTaskToDelayedList+0x90>)
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c610:	4b20      	ldr	r3, [pc, #128]	@ (800c694 <prvAddCurrentTaskToDelayedList+0x94>)
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	3304      	adds	r3, #4
 800c616:	4618      	mov	r0, r3
 800c618:	f7fe fbe8 	bl	800adec <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c622:	d10a      	bne.n	800c63a <prvAddCurrentTaskToDelayedList+0x3a>
 800c624:	683b      	ldr	r3, [r7, #0]
 800c626:	2b00      	cmp	r3, #0
 800c628:	d007      	beq.n	800c63a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c62a:	4b1a      	ldr	r3, [pc, #104]	@ (800c694 <prvAddCurrentTaskToDelayedList+0x94>)
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	3304      	adds	r3, #4
 800c630:	4619      	mov	r1, r3
 800c632:	4819      	ldr	r0, [pc, #100]	@ (800c698 <prvAddCurrentTaskToDelayedList+0x98>)
 800c634:	f7fe fb7d 	bl	800ad32 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c638:	e026      	b.n	800c688 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c63a:	68fa      	ldr	r2, [r7, #12]
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	4413      	add	r3, r2
 800c640:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c642:	4b14      	ldr	r3, [pc, #80]	@ (800c694 <prvAddCurrentTaskToDelayedList+0x94>)
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	68ba      	ldr	r2, [r7, #8]
 800c648:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c64a:	68ba      	ldr	r2, [r7, #8]
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	429a      	cmp	r2, r3
 800c650:	d209      	bcs.n	800c666 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c652:	4b12      	ldr	r3, [pc, #72]	@ (800c69c <prvAddCurrentTaskToDelayedList+0x9c>)
 800c654:	681a      	ldr	r2, [r3, #0]
 800c656:	4b0f      	ldr	r3, [pc, #60]	@ (800c694 <prvAddCurrentTaskToDelayedList+0x94>)
 800c658:	681b      	ldr	r3, [r3, #0]
 800c65a:	3304      	adds	r3, #4
 800c65c:	4619      	mov	r1, r3
 800c65e:	4610      	mov	r0, r2
 800c660:	f7fe fb8b 	bl	800ad7a <vListInsert>
}
 800c664:	e010      	b.n	800c688 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c666:	4b0e      	ldr	r3, [pc, #56]	@ (800c6a0 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c668:	681a      	ldr	r2, [r3, #0]
 800c66a:	4b0a      	ldr	r3, [pc, #40]	@ (800c694 <prvAddCurrentTaskToDelayedList+0x94>)
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	3304      	adds	r3, #4
 800c670:	4619      	mov	r1, r3
 800c672:	4610      	mov	r0, r2
 800c674:	f7fe fb81 	bl	800ad7a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c678:	4b0a      	ldr	r3, [pc, #40]	@ (800c6a4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	68ba      	ldr	r2, [r7, #8]
 800c67e:	429a      	cmp	r2, r3
 800c680:	d202      	bcs.n	800c688 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c682:	4a08      	ldr	r2, [pc, #32]	@ (800c6a4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c684:	68bb      	ldr	r3, [r7, #8]
 800c686:	6013      	str	r3, [r2, #0]
}
 800c688:	bf00      	nop
 800c68a:	3710      	adds	r7, #16
 800c68c:	46bd      	mov	sp, r7
 800c68e:	bd80      	pop	{r7, pc}
 800c690:	200012ec 	.word	0x200012ec
 800c694:	20000e14 	.word	0x20000e14
 800c698:	200012d4 	.word	0x200012d4
 800c69c:	200012a4 	.word	0x200012a4
 800c6a0:	200012a0 	.word	0x200012a0
 800c6a4:	20001308 	.word	0x20001308

0800c6a8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c6a8:	b580      	push	{r7, lr}
 800c6aa:	b08a      	sub	sp, #40	@ 0x28
 800c6ac:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c6ae:	2300      	movs	r3, #0
 800c6b0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c6b2:	f000 fb13 	bl	800ccdc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c6b6:	4b1d      	ldr	r3, [pc, #116]	@ (800c72c <xTimerCreateTimerTask+0x84>)
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	d021      	beq.n	800c702 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c6be:	2300      	movs	r3, #0
 800c6c0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c6c2:	2300      	movs	r3, #0
 800c6c4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c6c6:	1d3a      	adds	r2, r7, #4
 800c6c8:	f107 0108 	add.w	r1, r7, #8
 800c6cc:	f107 030c 	add.w	r3, r7, #12
 800c6d0:	4618      	mov	r0, r3
 800c6d2:	f7fe fae7 	bl	800aca4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c6d6:	6879      	ldr	r1, [r7, #4]
 800c6d8:	68bb      	ldr	r3, [r7, #8]
 800c6da:	68fa      	ldr	r2, [r7, #12]
 800c6dc:	9202      	str	r2, [sp, #8]
 800c6de:	9301      	str	r3, [sp, #4]
 800c6e0:	2302      	movs	r3, #2
 800c6e2:	9300      	str	r3, [sp, #0]
 800c6e4:	2300      	movs	r3, #0
 800c6e6:	460a      	mov	r2, r1
 800c6e8:	4911      	ldr	r1, [pc, #68]	@ (800c730 <xTimerCreateTimerTask+0x88>)
 800c6ea:	4812      	ldr	r0, [pc, #72]	@ (800c734 <xTimerCreateTimerTask+0x8c>)
 800c6ec:	f7ff f8a2 	bl	800b834 <xTaskCreateStatic>
 800c6f0:	4603      	mov	r3, r0
 800c6f2:	4a11      	ldr	r2, [pc, #68]	@ (800c738 <xTimerCreateTimerTask+0x90>)
 800c6f4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c6f6:	4b10      	ldr	r3, [pc, #64]	@ (800c738 <xTimerCreateTimerTask+0x90>)
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d001      	beq.n	800c702 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c6fe:	2301      	movs	r3, #1
 800c700:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c702:	697b      	ldr	r3, [r7, #20]
 800c704:	2b00      	cmp	r3, #0
 800c706:	d10b      	bne.n	800c720 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800c708:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c70c:	f383 8811 	msr	BASEPRI, r3
 800c710:	f3bf 8f6f 	isb	sy
 800c714:	f3bf 8f4f 	dsb	sy
 800c718:	613b      	str	r3, [r7, #16]
}
 800c71a:	bf00      	nop
 800c71c:	bf00      	nop
 800c71e:	e7fd      	b.n	800c71c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c720:	697b      	ldr	r3, [r7, #20]
}
 800c722:	4618      	mov	r0, r3
 800c724:	3718      	adds	r7, #24
 800c726:	46bd      	mov	sp, r7
 800c728:	bd80      	pop	{r7, pc}
 800c72a:	bf00      	nop
 800c72c:	20001344 	.word	0x20001344
 800c730:	0800d7e0 	.word	0x0800d7e0
 800c734:	0800c875 	.word	0x0800c875
 800c738:	20001348 	.word	0x20001348

0800c73c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c73c:	b580      	push	{r7, lr}
 800c73e:	b08a      	sub	sp, #40	@ 0x28
 800c740:	af00      	add	r7, sp, #0
 800c742:	60f8      	str	r0, [r7, #12]
 800c744:	60b9      	str	r1, [r7, #8]
 800c746:	607a      	str	r2, [r7, #4]
 800c748:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c74a:	2300      	movs	r3, #0
 800c74c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c74e:	68fb      	ldr	r3, [r7, #12]
 800c750:	2b00      	cmp	r3, #0
 800c752:	d10b      	bne.n	800c76c <xTimerGenericCommand+0x30>
	__asm volatile
 800c754:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c758:	f383 8811 	msr	BASEPRI, r3
 800c75c:	f3bf 8f6f 	isb	sy
 800c760:	f3bf 8f4f 	dsb	sy
 800c764:	623b      	str	r3, [r7, #32]
}
 800c766:	bf00      	nop
 800c768:	bf00      	nop
 800c76a:	e7fd      	b.n	800c768 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c76c:	4b19      	ldr	r3, [pc, #100]	@ (800c7d4 <xTimerGenericCommand+0x98>)
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	2b00      	cmp	r3, #0
 800c772:	d02a      	beq.n	800c7ca <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c774:	68bb      	ldr	r3, [r7, #8]
 800c776:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c77c:	68fb      	ldr	r3, [r7, #12]
 800c77e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c780:	68bb      	ldr	r3, [r7, #8]
 800c782:	2b05      	cmp	r3, #5
 800c784:	dc18      	bgt.n	800c7b8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c786:	f7ff fead 	bl	800c4e4 <xTaskGetSchedulerState>
 800c78a:	4603      	mov	r3, r0
 800c78c:	2b02      	cmp	r3, #2
 800c78e:	d109      	bne.n	800c7a4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c790:	4b10      	ldr	r3, [pc, #64]	@ (800c7d4 <xTimerGenericCommand+0x98>)
 800c792:	6818      	ldr	r0, [r3, #0]
 800c794:	f107 0110 	add.w	r1, r7, #16
 800c798:	2300      	movs	r3, #0
 800c79a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c79c:	f7fe fc5a 	bl	800b054 <xQueueGenericSend>
 800c7a0:	6278      	str	r0, [r7, #36]	@ 0x24
 800c7a2:	e012      	b.n	800c7ca <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c7a4:	4b0b      	ldr	r3, [pc, #44]	@ (800c7d4 <xTimerGenericCommand+0x98>)
 800c7a6:	6818      	ldr	r0, [r3, #0]
 800c7a8:	f107 0110 	add.w	r1, r7, #16
 800c7ac:	2300      	movs	r3, #0
 800c7ae:	2200      	movs	r2, #0
 800c7b0:	f7fe fc50 	bl	800b054 <xQueueGenericSend>
 800c7b4:	6278      	str	r0, [r7, #36]	@ 0x24
 800c7b6:	e008      	b.n	800c7ca <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c7b8:	4b06      	ldr	r3, [pc, #24]	@ (800c7d4 <xTimerGenericCommand+0x98>)
 800c7ba:	6818      	ldr	r0, [r3, #0]
 800c7bc:	f107 0110 	add.w	r1, r7, #16
 800c7c0:	2300      	movs	r3, #0
 800c7c2:	683a      	ldr	r2, [r7, #0]
 800c7c4:	f7fe fd48 	bl	800b258 <xQueueGenericSendFromISR>
 800c7c8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c7ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c7cc:	4618      	mov	r0, r3
 800c7ce:	3728      	adds	r7, #40	@ 0x28
 800c7d0:	46bd      	mov	sp, r7
 800c7d2:	bd80      	pop	{r7, pc}
 800c7d4:	20001344 	.word	0x20001344

0800c7d8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c7d8:	b580      	push	{r7, lr}
 800c7da:	b088      	sub	sp, #32
 800c7dc:	af02      	add	r7, sp, #8
 800c7de:	6078      	str	r0, [r7, #4]
 800c7e0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c7e2:	4b23      	ldr	r3, [pc, #140]	@ (800c870 <prvProcessExpiredTimer+0x98>)
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	68db      	ldr	r3, [r3, #12]
 800c7e8:	68db      	ldr	r3, [r3, #12]
 800c7ea:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c7ec:	697b      	ldr	r3, [r7, #20]
 800c7ee:	3304      	adds	r3, #4
 800c7f0:	4618      	mov	r0, r3
 800c7f2:	f7fe fafb 	bl	800adec <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c7f6:	697b      	ldr	r3, [r7, #20]
 800c7f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c7fc:	f003 0304 	and.w	r3, r3, #4
 800c800:	2b00      	cmp	r3, #0
 800c802:	d023      	beq.n	800c84c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c804:	697b      	ldr	r3, [r7, #20]
 800c806:	699a      	ldr	r2, [r3, #24]
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	18d1      	adds	r1, r2, r3
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	683a      	ldr	r2, [r7, #0]
 800c810:	6978      	ldr	r0, [r7, #20]
 800c812:	f000 f8d5 	bl	800c9c0 <prvInsertTimerInActiveList>
 800c816:	4603      	mov	r3, r0
 800c818:	2b00      	cmp	r3, #0
 800c81a:	d020      	beq.n	800c85e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c81c:	2300      	movs	r3, #0
 800c81e:	9300      	str	r3, [sp, #0]
 800c820:	2300      	movs	r3, #0
 800c822:	687a      	ldr	r2, [r7, #4]
 800c824:	2100      	movs	r1, #0
 800c826:	6978      	ldr	r0, [r7, #20]
 800c828:	f7ff ff88 	bl	800c73c <xTimerGenericCommand>
 800c82c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c82e:	693b      	ldr	r3, [r7, #16]
 800c830:	2b00      	cmp	r3, #0
 800c832:	d114      	bne.n	800c85e <prvProcessExpiredTimer+0x86>
	__asm volatile
 800c834:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c838:	f383 8811 	msr	BASEPRI, r3
 800c83c:	f3bf 8f6f 	isb	sy
 800c840:	f3bf 8f4f 	dsb	sy
 800c844:	60fb      	str	r3, [r7, #12]
}
 800c846:	bf00      	nop
 800c848:	bf00      	nop
 800c84a:	e7fd      	b.n	800c848 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c84c:	697b      	ldr	r3, [r7, #20]
 800c84e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c852:	f023 0301 	bic.w	r3, r3, #1
 800c856:	b2da      	uxtb	r2, r3
 800c858:	697b      	ldr	r3, [r7, #20]
 800c85a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c85e:	697b      	ldr	r3, [r7, #20]
 800c860:	6a1b      	ldr	r3, [r3, #32]
 800c862:	6978      	ldr	r0, [r7, #20]
 800c864:	4798      	blx	r3
}
 800c866:	bf00      	nop
 800c868:	3718      	adds	r7, #24
 800c86a:	46bd      	mov	sp, r7
 800c86c:	bd80      	pop	{r7, pc}
 800c86e:	bf00      	nop
 800c870:	2000133c 	.word	0x2000133c

0800c874 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c874:	b580      	push	{r7, lr}
 800c876:	b084      	sub	sp, #16
 800c878:	af00      	add	r7, sp, #0
 800c87a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c87c:	f107 0308 	add.w	r3, r7, #8
 800c880:	4618      	mov	r0, r3
 800c882:	f000 f859 	bl	800c938 <prvGetNextExpireTime>
 800c886:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c888:	68bb      	ldr	r3, [r7, #8]
 800c88a:	4619      	mov	r1, r3
 800c88c:	68f8      	ldr	r0, [r7, #12]
 800c88e:	f000 f805 	bl	800c89c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c892:	f000 f8d7 	bl	800ca44 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c896:	bf00      	nop
 800c898:	e7f0      	b.n	800c87c <prvTimerTask+0x8>
	...

0800c89c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c89c:	b580      	push	{r7, lr}
 800c89e:	b084      	sub	sp, #16
 800c8a0:	af00      	add	r7, sp, #0
 800c8a2:	6078      	str	r0, [r7, #4]
 800c8a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c8a6:	f7ff fa29 	bl	800bcfc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c8aa:	f107 0308 	add.w	r3, r7, #8
 800c8ae:	4618      	mov	r0, r3
 800c8b0:	f000 f866 	bl	800c980 <prvSampleTimeNow>
 800c8b4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c8b6:	68bb      	ldr	r3, [r7, #8]
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d130      	bne.n	800c91e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c8bc:	683b      	ldr	r3, [r7, #0]
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d10a      	bne.n	800c8d8 <prvProcessTimerOrBlockTask+0x3c>
 800c8c2:	687a      	ldr	r2, [r7, #4]
 800c8c4:	68fb      	ldr	r3, [r7, #12]
 800c8c6:	429a      	cmp	r2, r3
 800c8c8:	d806      	bhi.n	800c8d8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c8ca:	f7ff fa25 	bl	800bd18 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c8ce:	68f9      	ldr	r1, [r7, #12]
 800c8d0:	6878      	ldr	r0, [r7, #4]
 800c8d2:	f7ff ff81 	bl	800c7d8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c8d6:	e024      	b.n	800c922 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c8d8:	683b      	ldr	r3, [r7, #0]
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d008      	beq.n	800c8f0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c8de:	4b13      	ldr	r3, [pc, #76]	@ (800c92c <prvProcessTimerOrBlockTask+0x90>)
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d101      	bne.n	800c8ec <prvProcessTimerOrBlockTask+0x50>
 800c8e8:	2301      	movs	r3, #1
 800c8ea:	e000      	b.n	800c8ee <prvProcessTimerOrBlockTask+0x52>
 800c8ec:	2300      	movs	r3, #0
 800c8ee:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c8f0:	4b0f      	ldr	r3, [pc, #60]	@ (800c930 <prvProcessTimerOrBlockTask+0x94>)
 800c8f2:	6818      	ldr	r0, [r3, #0]
 800c8f4:	687a      	ldr	r2, [r7, #4]
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	1ad3      	subs	r3, r2, r3
 800c8fa:	683a      	ldr	r2, [r7, #0]
 800c8fc:	4619      	mov	r1, r3
 800c8fe:	f7fe ff65 	bl	800b7cc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c902:	f7ff fa09 	bl	800bd18 <xTaskResumeAll>
 800c906:	4603      	mov	r3, r0
 800c908:	2b00      	cmp	r3, #0
 800c90a:	d10a      	bne.n	800c922 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c90c:	4b09      	ldr	r3, [pc, #36]	@ (800c934 <prvProcessTimerOrBlockTask+0x98>)
 800c90e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c912:	601a      	str	r2, [r3, #0]
 800c914:	f3bf 8f4f 	dsb	sy
 800c918:	f3bf 8f6f 	isb	sy
}
 800c91c:	e001      	b.n	800c922 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c91e:	f7ff f9fb 	bl	800bd18 <xTaskResumeAll>
}
 800c922:	bf00      	nop
 800c924:	3710      	adds	r7, #16
 800c926:	46bd      	mov	sp, r7
 800c928:	bd80      	pop	{r7, pc}
 800c92a:	bf00      	nop
 800c92c:	20001340 	.word	0x20001340
 800c930:	20001344 	.word	0x20001344
 800c934:	e000ed04 	.word	0xe000ed04

0800c938 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c938:	b480      	push	{r7}
 800c93a:	b085      	sub	sp, #20
 800c93c:	af00      	add	r7, sp, #0
 800c93e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c940:	4b0e      	ldr	r3, [pc, #56]	@ (800c97c <prvGetNextExpireTime+0x44>)
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	2b00      	cmp	r3, #0
 800c948:	d101      	bne.n	800c94e <prvGetNextExpireTime+0x16>
 800c94a:	2201      	movs	r2, #1
 800c94c:	e000      	b.n	800c950 <prvGetNextExpireTime+0x18>
 800c94e:	2200      	movs	r2, #0
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d105      	bne.n	800c968 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c95c:	4b07      	ldr	r3, [pc, #28]	@ (800c97c <prvGetNextExpireTime+0x44>)
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	68db      	ldr	r3, [r3, #12]
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	60fb      	str	r3, [r7, #12]
 800c966:	e001      	b.n	800c96c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c968:	2300      	movs	r3, #0
 800c96a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c96c:	68fb      	ldr	r3, [r7, #12]
}
 800c96e:	4618      	mov	r0, r3
 800c970:	3714      	adds	r7, #20
 800c972:	46bd      	mov	sp, r7
 800c974:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c978:	4770      	bx	lr
 800c97a:	bf00      	nop
 800c97c:	2000133c 	.word	0x2000133c

0800c980 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c980:	b580      	push	{r7, lr}
 800c982:	b084      	sub	sp, #16
 800c984:	af00      	add	r7, sp, #0
 800c986:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c988:	f7ff fa64 	bl	800be54 <xTaskGetTickCount>
 800c98c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c98e:	4b0b      	ldr	r3, [pc, #44]	@ (800c9bc <prvSampleTimeNow+0x3c>)
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	68fa      	ldr	r2, [r7, #12]
 800c994:	429a      	cmp	r2, r3
 800c996:	d205      	bcs.n	800c9a4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c998:	f000 f93a 	bl	800cc10 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	2201      	movs	r2, #1
 800c9a0:	601a      	str	r2, [r3, #0]
 800c9a2:	e002      	b.n	800c9aa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	2200      	movs	r2, #0
 800c9a8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c9aa:	4a04      	ldr	r2, [pc, #16]	@ (800c9bc <prvSampleTimeNow+0x3c>)
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c9b0:	68fb      	ldr	r3, [r7, #12]
}
 800c9b2:	4618      	mov	r0, r3
 800c9b4:	3710      	adds	r7, #16
 800c9b6:	46bd      	mov	sp, r7
 800c9b8:	bd80      	pop	{r7, pc}
 800c9ba:	bf00      	nop
 800c9bc:	2000134c 	.word	0x2000134c

0800c9c0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c9c0:	b580      	push	{r7, lr}
 800c9c2:	b086      	sub	sp, #24
 800c9c4:	af00      	add	r7, sp, #0
 800c9c6:	60f8      	str	r0, [r7, #12]
 800c9c8:	60b9      	str	r1, [r7, #8]
 800c9ca:	607a      	str	r2, [r7, #4]
 800c9cc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c9ce:	2300      	movs	r3, #0
 800c9d0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	68ba      	ldr	r2, [r7, #8]
 800c9d6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c9d8:	68fb      	ldr	r3, [r7, #12]
 800c9da:	68fa      	ldr	r2, [r7, #12]
 800c9dc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c9de:	68ba      	ldr	r2, [r7, #8]
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	429a      	cmp	r2, r3
 800c9e4:	d812      	bhi.n	800ca0c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c9e6:	687a      	ldr	r2, [r7, #4]
 800c9e8:	683b      	ldr	r3, [r7, #0]
 800c9ea:	1ad2      	subs	r2, r2, r3
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	699b      	ldr	r3, [r3, #24]
 800c9f0:	429a      	cmp	r2, r3
 800c9f2:	d302      	bcc.n	800c9fa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c9f4:	2301      	movs	r3, #1
 800c9f6:	617b      	str	r3, [r7, #20]
 800c9f8:	e01b      	b.n	800ca32 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c9fa:	4b10      	ldr	r3, [pc, #64]	@ (800ca3c <prvInsertTimerInActiveList+0x7c>)
 800c9fc:	681a      	ldr	r2, [r3, #0]
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	3304      	adds	r3, #4
 800ca02:	4619      	mov	r1, r3
 800ca04:	4610      	mov	r0, r2
 800ca06:	f7fe f9b8 	bl	800ad7a <vListInsert>
 800ca0a:	e012      	b.n	800ca32 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ca0c:	687a      	ldr	r2, [r7, #4]
 800ca0e:	683b      	ldr	r3, [r7, #0]
 800ca10:	429a      	cmp	r2, r3
 800ca12:	d206      	bcs.n	800ca22 <prvInsertTimerInActiveList+0x62>
 800ca14:	68ba      	ldr	r2, [r7, #8]
 800ca16:	683b      	ldr	r3, [r7, #0]
 800ca18:	429a      	cmp	r2, r3
 800ca1a:	d302      	bcc.n	800ca22 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ca1c:	2301      	movs	r3, #1
 800ca1e:	617b      	str	r3, [r7, #20]
 800ca20:	e007      	b.n	800ca32 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ca22:	4b07      	ldr	r3, [pc, #28]	@ (800ca40 <prvInsertTimerInActiveList+0x80>)
 800ca24:	681a      	ldr	r2, [r3, #0]
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	3304      	adds	r3, #4
 800ca2a:	4619      	mov	r1, r3
 800ca2c:	4610      	mov	r0, r2
 800ca2e:	f7fe f9a4 	bl	800ad7a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ca32:	697b      	ldr	r3, [r7, #20]
}
 800ca34:	4618      	mov	r0, r3
 800ca36:	3718      	adds	r7, #24
 800ca38:	46bd      	mov	sp, r7
 800ca3a:	bd80      	pop	{r7, pc}
 800ca3c:	20001340 	.word	0x20001340
 800ca40:	2000133c 	.word	0x2000133c

0800ca44 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ca44:	b580      	push	{r7, lr}
 800ca46:	b08e      	sub	sp, #56	@ 0x38
 800ca48:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ca4a:	e0ce      	b.n	800cbea <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	da19      	bge.n	800ca86 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ca52:	1d3b      	adds	r3, r7, #4
 800ca54:	3304      	adds	r3, #4
 800ca56:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ca58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	d10b      	bne.n	800ca76 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800ca5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca62:	f383 8811 	msr	BASEPRI, r3
 800ca66:	f3bf 8f6f 	isb	sy
 800ca6a:	f3bf 8f4f 	dsb	sy
 800ca6e:	61fb      	str	r3, [r7, #28]
}
 800ca70:	bf00      	nop
 800ca72:	bf00      	nop
 800ca74:	e7fd      	b.n	800ca72 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ca76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ca7c:	6850      	ldr	r0, [r2, #4]
 800ca7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ca80:	6892      	ldr	r2, [r2, #8]
 800ca82:	4611      	mov	r1, r2
 800ca84:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	f2c0 80ae 	blt.w	800cbea <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ca92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca94:	695b      	ldr	r3, [r3, #20]
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d004      	beq.n	800caa4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ca9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca9c:	3304      	adds	r3, #4
 800ca9e:	4618      	mov	r0, r3
 800caa0:	f7fe f9a4 	bl	800adec <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800caa4:	463b      	mov	r3, r7
 800caa6:	4618      	mov	r0, r3
 800caa8:	f7ff ff6a 	bl	800c980 <prvSampleTimeNow>
 800caac:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	2b09      	cmp	r3, #9
 800cab2:	f200 8097 	bhi.w	800cbe4 <prvProcessReceivedCommands+0x1a0>
 800cab6:	a201      	add	r2, pc, #4	@ (adr r2, 800cabc <prvProcessReceivedCommands+0x78>)
 800cab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cabc:	0800cae5 	.word	0x0800cae5
 800cac0:	0800cae5 	.word	0x0800cae5
 800cac4:	0800cae5 	.word	0x0800cae5
 800cac8:	0800cb5b 	.word	0x0800cb5b
 800cacc:	0800cb6f 	.word	0x0800cb6f
 800cad0:	0800cbbb 	.word	0x0800cbbb
 800cad4:	0800cae5 	.word	0x0800cae5
 800cad8:	0800cae5 	.word	0x0800cae5
 800cadc:	0800cb5b 	.word	0x0800cb5b
 800cae0:	0800cb6f 	.word	0x0800cb6f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cae6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800caea:	f043 0301 	orr.w	r3, r3, #1
 800caee:	b2da      	uxtb	r2, r3
 800caf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800caf2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800caf6:	68ba      	ldr	r2, [r7, #8]
 800caf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cafa:	699b      	ldr	r3, [r3, #24]
 800cafc:	18d1      	adds	r1, r2, r3
 800cafe:	68bb      	ldr	r3, [r7, #8]
 800cb00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cb02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cb04:	f7ff ff5c 	bl	800c9c0 <prvInsertTimerInActiveList>
 800cb08:	4603      	mov	r3, r0
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d06c      	beq.n	800cbe8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cb0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb10:	6a1b      	ldr	r3, [r3, #32]
 800cb12:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cb14:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cb16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cb1c:	f003 0304 	and.w	r3, r3, #4
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d061      	beq.n	800cbe8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800cb24:	68ba      	ldr	r2, [r7, #8]
 800cb26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb28:	699b      	ldr	r3, [r3, #24]
 800cb2a:	441a      	add	r2, r3
 800cb2c:	2300      	movs	r3, #0
 800cb2e:	9300      	str	r3, [sp, #0]
 800cb30:	2300      	movs	r3, #0
 800cb32:	2100      	movs	r1, #0
 800cb34:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cb36:	f7ff fe01 	bl	800c73c <xTimerGenericCommand>
 800cb3a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800cb3c:	6a3b      	ldr	r3, [r7, #32]
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d152      	bne.n	800cbe8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800cb42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb46:	f383 8811 	msr	BASEPRI, r3
 800cb4a:	f3bf 8f6f 	isb	sy
 800cb4e:	f3bf 8f4f 	dsb	sy
 800cb52:	61bb      	str	r3, [r7, #24]
}
 800cb54:	bf00      	nop
 800cb56:	bf00      	nop
 800cb58:	e7fd      	b.n	800cb56 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cb5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb5c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cb60:	f023 0301 	bic.w	r3, r3, #1
 800cb64:	b2da      	uxtb	r2, r3
 800cb66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb68:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800cb6c:	e03d      	b.n	800cbea <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cb6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cb74:	f043 0301 	orr.w	r3, r3, #1
 800cb78:	b2da      	uxtb	r2, r3
 800cb7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb7c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800cb80:	68ba      	ldr	r2, [r7, #8]
 800cb82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb84:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800cb86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb88:	699b      	ldr	r3, [r3, #24]
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d10b      	bne.n	800cba6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800cb8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb92:	f383 8811 	msr	BASEPRI, r3
 800cb96:	f3bf 8f6f 	isb	sy
 800cb9a:	f3bf 8f4f 	dsb	sy
 800cb9e:	617b      	str	r3, [r7, #20]
}
 800cba0:	bf00      	nop
 800cba2:	bf00      	nop
 800cba4:	e7fd      	b.n	800cba2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800cba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cba8:	699a      	ldr	r2, [r3, #24]
 800cbaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbac:	18d1      	adds	r1, r2, r3
 800cbae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cbb2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cbb4:	f7ff ff04 	bl	800c9c0 <prvInsertTimerInActiveList>
					break;
 800cbb8:	e017      	b.n	800cbea <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800cbba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbbc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cbc0:	f003 0302 	and.w	r3, r3, #2
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d103      	bne.n	800cbd0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800cbc8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cbca:	f000 fbe5 	bl	800d398 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800cbce:	e00c      	b.n	800cbea <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cbd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbd2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cbd6:	f023 0301 	bic.w	r3, r3, #1
 800cbda:	b2da      	uxtb	r2, r3
 800cbdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbde:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800cbe2:	e002      	b.n	800cbea <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800cbe4:	bf00      	nop
 800cbe6:	e000      	b.n	800cbea <prvProcessReceivedCommands+0x1a6>
					break;
 800cbe8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cbea:	4b08      	ldr	r3, [pc, #32]	@ (800cc0c <prvProcessReceivedCommands+0x1c8>)
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	1d39      	adds	r1, r7, #4
 800cbf0:	2200      	movs	r2, #0
 800cbf2:	4618      	mov	r0, r3
 800cbf4:	f7fe fbce 	bl	800b394 <xQueueReceive>
 800cbf8:	4603      	mov	r3, r0
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	f47f af26 	bne.w	800ca4c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800cc00:	bf00      	nop
 800cc02:	bf00      	nop
 800cc04:	3730      	adds	r7, #48	@ 0x30
 800cc06:	46bd      	mov	sp, r7
 800cc08:	bd80      	pop	{r7, pc}
 800cc0a:	bf00      	nop
 800cc0c:	20001344 	.word	0x20001344

0800cc10 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800cc10:	b580      	push	{r7, lr}
 800cc12:	b088      	sub	sp, #32
 800cc14:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cc16:	e049      	b.n	800ccac <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cc18:	4b2e      	ldr	r3, [pc, #184]	@ (800ccd4 <prvSwitchTimerLists+0xc4>)
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	68db      	ldr	r3, [r3, #12]
 800cc1e:	681b      	ldr	r3, [r3, #0]
 800cc20:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cc22:	4b2c      	ldr	r3, [pc, #176]	@ (800ccd4 <prvSwitchTimerLists+0xc4>)
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	68db      	ldr	r3, [r3, #12]
 800cc28:	68db      	ldr	r3, [r3, #12]
 800cc2a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	3304      	adds	r3, #4
 800cc30:	4618      	mov	r0, r3
 800cc32:	f7fe f8db 	bl	800adec <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	6a1b      	ldr	r3, [r3, #32]
 800cc3a:	68f8      	ldr	r0, [r7, #12]
 800cc3c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cc44:	f003 0304 	and.w	r3, r3, #4
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d02f      	beq.n	800ccac <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	699b      	ldr	r3, [r3, #24]
 800cc50:	693a      	ldr	r2, [r7, #16]
 800cc52:	4413      	add	r3, r2
 800cc54:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800cc56:	68ba      	ldr	r2, [r7, #8]
 800cc58:	693b      	ldr	r3, [r7, #16]
 800cc5a:	429a      	cmp	r2, r3
 800cc5c:	d90e      	bls.n	800cc7c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	68ba      	ldr	r2, [r7, #8]
 800cc62:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cc64:	68fb      	ldr	r3, [r7, #12]
 800cc66:	68fa      	ldr	r2, [r7, #12]
 800cc68:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cc6a:	4b1a      	ldr	r3, [pc, #104]	@ (800ccd4 <prvSwitchTimerLists+0xc4>)
 800cc6c:	681a      	ldr	r2, [r3, #0]
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	3304      	adds	r3, #4
 800cc72:	4619      	mov	r1, r3
 800cc74:	4610      	mov	r0, r2
 800cc76:	f7fe f880 	bl	800ad7a <vListInsert>
 800cc7a:	e017      	b.n	800ccac <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cc7c:	2300      	movs	r3, #0
 800cc7e:	9300      	str	r3, [sp, #0]
 800cc80:	2300      	movs	r3, #0
 800cc82:	693a      	ldr	r2, [r7, #16]
 800cc84:	2100      	movs	r1, #0
 800cc86:	68f8      	ldr	r0, [r7, #12]
 800cc88:	f7ff fd58 	bl	800c73c <xTimerGenericCommand>
 800cc8c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d10b      	bne.n	800ccac <prvSwitchTimerLists+0x9c>
	__asm volatile
 800cc94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc98:	f383 8811 	msr	BASEPRI, r3
 800cc9c:	f3bf 8f6f 	isb	sy
 800cca0:	f3bf 8f4f 	dsb	sy
 800cca4:	603b      	str	r3, [r7, #0]
}
 800cca6:	bf00      	nop
 800cca8:	bf00      	nop
 800ccaa:	e7fd      	b.n	800cca8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ccac:	4b09      	ldr	r3, [pc, #36]	@ (800ccd4 <prvSwitchTimerLists+0xc4>)
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	2b00      	cmp	r3, #0
 800ccb4:	d1b0      	bne.n	800cc18 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ccb6:	4b07      	ldr	r3, [pc, #28]	@ (800ccd4 <prvSwitchTimerLists+0xc4>)
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ccbc:	4b06      	ldr	r3, [pc, #24]	@ (800ccd8 <prvSwitchTimerLists+0xc8>)
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	4a04      	ldr	r2, [pc, #16]	@ (800ccd4 <prvSwitchTimerLists+0xc4>)
 800ccc2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ccc4:	4a04      	ldr	r2, [pc, #16]	@ (800ccd8 <prvSwitchTimerLists+0xc8>)
 800ccc6:	697b      	ldr	r3, [r7, #20]
 800ccc8:	6013      	str	r3, [r2, #0]
}
 800ccca:	bf00      	nop
 800cccc:	3718      	adds	r7, #24
 800ccce:	46bd      	mov	sp, r7
 800ccd0:	bd80      	pop	{r7, pc}
 800ccd2:	bf00      	nop
 800ccd4:	2000133c 	.word	0x2000133c
 800ccd8:	20001340 	.word	0x20001340

0800ccdc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ccdc:	b580      	push	{r7, lr}
 800ccde:	b082      	sub	sp, #8
 800cce0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800cce2:	f000 f969 	bl	800cfb8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800cce6:	4b15      	ldr	r3, [pc, #84]	@ (800cd3c <prvCheckForValidListAndQueue+0x60>)
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d120      	bne.n	800cd30 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ccee:	4814      	ldr	r0, [pc, #80]	@ (800cd40 <prvCheckForValidListAndQueue+0x64>)
 800ccf0:	f7fd fff2 	bl	800acd8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ccf4:	4813      	ldr	r0, [pc, #76]	@ (800cd44 <prvCheckForValidListAndQueue+0x68>)
 800ccf6:	f7fd ffef 	bl	800acd8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ccfa:	4b13      	ldr	r3, [pc, #76]	@ (800cd48 <prvCheckForValidListAndQueue+0x6c>)
 800ccfc:	4a10      	ldr	r2, [pc, #64]	@ (800cd40 <prvCheckForValidListAndQueue+0x64>)
 800ccfe:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800cd00:	4b12      	ldr	r3, [pc, #72]	@ (800cd4c <prvCheckForValidListAndQueue+0x70>)
 800cd02:	4a10      	ldr	r2, [pc, #64]	@ (800cd44 <prvCheckForValidListAndQueue+0x68>)
 800cd04:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800cd06:	2300      	movs	r3, #0
 800cd08:	9300      	str	r3, [sp, #0]
 800cd0a:	4b11      	ldr	r3, [pc, #68]	@ (800cd50 <prvCheckForValidListAndQueue+0x74>)
 800cd0c:	4a11      	ldr	r2, [pc, #68]	@ (800cd54 <prvCheckForValidListAndQueue+0x78>)
 800cd0e:	2110      	movs	r1, #16
 800cd10:	200a      	movs	r0, #10
 800cd12:	f7fe f8ff 	bl	800af14 <xQueueGenericCreateStatic>
 800cd16:	4603      	mov	r3, r0
 800cd18:	4a08      	ldr	r2, [pc, #32]	@ (800cd3c <prvCheckForValidListAndQueue+0x60>)
 800cd1a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800cd1c:	4b07      	ldr	r3, [pc, #28]	@ (800cd3c <prvCheckForValidListAndQueue+0x60>)
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d005      	beq.n	800cd30 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800cd24:	4b05      	ldr	r3, [pc, #20]	@ (800cd3c <prvCheckForValidListAndQueue+0x60>)
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	490b      	ldr	r1, [pc, #44]	@ (800cd58 <prvCheckForValidListAndQueue+0x7c>)
 800cd2a:	4618      	mov	r0, r3
 800cd2c:	f7fe fd24 	bl	800b778 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cd30:	f000 f974 	bl	800d01c <vPortExitCritical>
}
 800cd34:	bf00      	nop
 800cd36:	46bd      	mov	sp, r7
 800cd38:	bd80      	pop	{r7, pc}
 800cd3a:	bf00      	nop
 800cd3c:	20001344 	.word	0x20001344
 800cd40:	20001314 	.word	0x20001314
 800cd44:	20001328 	.word	0x20001328
 800cd48:	2000133c 	.word	0x2000133c
 800cd4c:	20001340 	.word	0x20001340
 800cd50:	200013f0 	.word	0x200013f0
 800cd54:	20001350 	.word	0x20001350
 800cd58:	0800d7e8 	.word	0x0800d7e8

0800cd5c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cd5c:	b480      	push	{r7}
 800cd5e:	b085      	sub	sp, #20
 800cd60:	af00      	add	r7, sp, #0
 800cd62:	60f8      	str	r0, [r7, #12]
 800cd64:	60b9      	str	r1, [r7, #8]
 800cd66:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	3b04      	subs	r3, #4
 800cd6c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800cd74:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cd76:	68fb      	ldr	r3, [r7, #12]
 800cd78:	3b04      	subs	r3, #4
 800cd7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cd7c:	68bb      	ldr	r3, [r7, #8]
 800cd7e:	f023 0201 	bic.w	r2, r3, #1
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	3b04      	subs	r3, #4
 800cd8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cd8c:	4a0c      	ldr	r2, [pc, #48]	@ (800cdc0 <pxPortInitialiseStack+0x64>)
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	3b14      	subs	r3, #20
 800cd96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800cd98:	687a      	ldr	r2, [r7, #4]
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	3b04      	subs	r3, #4
 800cda2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	f06f 0202 	mvn.w	r2, #2
 800cdaa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	3b20      	subs	r3, #32
 800cdb0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cdb2:	68fb      	ldr	r3, [r7, #12]
}
 800cdb4:	4618      	mov	r0, r3
 800cdb6:	3714      	adds	r7, #20
 800cdb8:	46bd      	mov	sp, r7
 800cdba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdbe:	4770      	bx	lr
 800cdc0:	0800cdc5 	.word	0x0800cdc5

0800cdc4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800cdc4:	b480      	push	{r7}
 800cdc6:	b085      	sub	sp, #20
 800cdc8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800cdca:	2300      	movs	r3, #0
 800cdcc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800cdce:	4b13      	ldr	r3, [pc, #76]	@ (800ce1c <prvTaskExitError+0x58>)
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdd6:	d00b      	beq.n	800cdf0 <prvTaskExitError+0x2c>
	__asm volatile
 800cdd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cddc:	f383 8811 	msr	BASEPRI, r3
 800cde0:	f3bf 8f6f 	isb	sy
 800cde4:	f3bf 8f4f 	dsb	sy
 800cde8:	60fb      	str	r3, [r7, #12]
}
 800cdea:	bf00      	nop
 800cdec:	bf00      	nop
 800cdee:	e7fd      	b.n	800cdec <prvTaskExitError+0x28>
	__asm volatile
 800cdf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdf4:	f383 8811 	msr	BASEPRI, r3
 800cdf8:	f3bf 8f6f 	isb	sy
 800cdfc:	f3bf 8f4f 	dsb	sy
 800ce00:	60bb      	str	r3, [r7, #8]
}
 800ce02:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ce04:	bf00      	nop
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d0fc      	beq.n	800ce06 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ce0c:	bf00      	nop
 800ce0e:	bf00      	nop
 800ce10:	3714      	adds	r7, #20
 800ce12:	46bd      	mov	sp, r7
 800ce14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce18:	4770      	bx	lr
 800ce1a:	bf00      	nop
 800ce1c:	2000000c 	.word	0x2000000c

0800ce20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ce20:	4b07      	ldr	r3, [pc, #28]	@ (800ce40 <pxCurrentTCBConst2>)
 800ce22:	6819      	ldr	r1, [r3, #0]
 800ce24:	6808      	ldr	r0, [r1, #0]
 800ce26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce2a:	f380 8809 	msr	PSP, r0
 800ce2e:	f3bf 8f6f 	isb	sy
 800ce32:	f04f 0000 	mov.w	r0, #0
 800ce36:	f380 8811 	msr	BASEPRI, r0
 800ce3a:	4770      	bx	lr
 800ce3c:	f3af 8000 	nop.w

0800ce40 <pxCurrentTCBConst2>:
 800ce40:	20000e14 	.word	0x20000e14
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ce44:	bf00      	nop
 800ce46:	bf00      	nop

0800ce48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ce48:	4808      	ldr	r0, [pc, #32]	@ (800ce6c <prvPortStartFirstTask+0x24>)
 800ce4a:	6800      	ldr	r0, [r0, #0]
 800ce4c:	6800      	ldr	r0, [r0, #0]
 800ce4e:	f380 8808 	msr	MSP, r0
 800ce52:	f04f 0000 	mov.w	r0, #0
 800ce56:	f380 8814 	msr	CONTROL, r0
 800ce5a:	b662      	cpsie	i
 800ce5c:	b661      	cpsie	f
 800ce5e:	f3bf 8f4f 	dsb	sy
 800ce62:	f3bf 8f6f 	isb	sy
 800ce66:	df00      	svc	0
 800ce68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ce6a:	bf00      	nop
 800ce6c:	e000ed08 	.word	0xe000ed08

0800ce70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ce70:	b580      	push	{r7, lr}
 800ce72:	b086      	sub	sp, #24
 800ce74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ce76:	4b47      	ldr	r3, [pc, #284]	@ (800cf94 <xPortStartScheduler+0x124>)
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	4a47      	ldr	r2, [pc, #284]	@ (800cf98 <xPortStartScheduler+0x128>)
 800ce7c:	4293      	cmp	r3, r2
 800ce7e:	d10b      	bne.n	800ce98 <xPortStartScheduler+0x28>
	__asm volatile
 800ce80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce84:	f383 8811 	msr	BASEPRI, r3
 800ce88:	f3bf 8f6f 	isb	sy
 800ce8c:	f3bf 8f4f 	dsb	sy
 800ce90:	613b      	str	r3, [r7, #16]
}
 800ce92:	bf00      	nop
 800ce94:	bf00      	nop
 800ce96:	e7fd      	b.n	800ce94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ce98:	4b3e      	ldr	r3, [pc, #248]	@ (800cf94 <xPortStartScheduler+0x124>)
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	4a3f      	ldr	r2, [pc, #252]	@ (800cf9c <xPortStartScheduler+0x12c>)
 800ce9e:	4293      	cmp	r3, r2
 800cea0:	d10b      	bne.n	800ceba <xPortStartScheduler+0x4a>
	__asm volatile
 800cea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cea6:	f383 8811 	msr	BASEPRI, r3
 800ceaa:	f3bf 8f6f 	isb	sy
 800ceae:	f3bf 8f4f 	dsb	sy
 800ceb2:	60fb      	str	r3, [r7, #12]
}
 800ceb4:	bf00      	nop
 800ceb6:	bf00      	nop
 800ceb8:	e7fd      	b.n	800ceb6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ceba:	4b39      	ldr	r3, [pc, #228]	@ (800cfa0 <xPortStartScheduler+0x130>)
 800cebc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800cebe:	697b      	ldr	r3, [r7, #20]
 800cec0:	781b      	ldrb	r3, [r3, #0]
 800cec2:	b2db      	uxtb	r3, r3
 800cec4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cec6:	697b      	ldr	r3, [r7, #20]
 800cec8:	22ff      	movs	r2, #255	@ 0xff
 800ceca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cecc:	697b      	ldr	r3, [r7, #20]
 800cece:	781b      	ldrb	r3, [r3, #0]
 800ced0:	b2db      	uxtb	r3, r3
 800ced2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ced4:	78fb      	ldrb	r3, [r7, #3]
 800ced6:	b2db      	uxtb	r3, r3
 800ced8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800cedc:	b2da      	uxtb	r2, r3
 800cede:	4b31      	ldr	r3, [pc, #196]	@ (800cfa4 <xPortStartScheduler+0x134>)
 800cee0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800cee2:	4b31      	ldr	r3, [pc, #196]	@ (800cfa8 <xPortStartScheduler+0x138>)
 800cee4:	2207      	movs	r2, #7
 800cee6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cee8:	e009      	b.n	800cefe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800ceea:	4b2f      	ldr	r3, [pc, #188]	@ (800cfa8 <xPortStartScheduler+0x138>)
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	3b01      	subs	r3, #1
 800cef0:	4a2d      	ldr	r2, [pc, #180]	@ (800cfa8 <xPortStartScheduler+0x138>)
 800cef2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800cef4:	78fb      	ldrb	r3, [r7, #3]
 800cef6:	b2db      	uxtb	r3, r3
 800cef8:	005b      	lsls	r3, r3, #1
 800cefa:	b2db      	uxtb	r3, r3
 800cefc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cefe:	78fb      	ldrb	r3, [r7, #3]
 800cf00:	b2db      	uxtb	r3, r3
 800cf02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cf06:	2b80      	cmp	r3, #128	@ 0x80
 800cf08:	d0ef      	beq.n	800ceea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800cf0a:	4b27      	ldr	r3, [pc, #156]	@ (800cfa8 <xPortStartScheduler+0x138>)
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	f1c3 0307 	rsb	r3, r3, #7
 800cf12:	2b04      	cmp	r3, #4
 800cf14:	d00b      	beq.n	800cf2e <xPortStartScheduler+0xbe>
	__asm volatile
 800cf16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf1a:	f383 8811 	msr	BASEPRI, r3
 800cf1e:	f3bf 8f6f 	isb	sy
 800cf22:	f3bf 8f4f 	dsb	sy
 800cf26:	60bb      	str	r3, [r7, #8]
}
 800cf28:	bf00      	nop
 800cf2a:	bf00      	nop
 800cf2c:	e7fd      	b.n	800cf2a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cf2e:	4b1e      	ldr	r3, [pc, #120]	@ (800cfa8 <xPortStartScheduler+0x138>)
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	021b      	lsls	r3, r3, #8
 800cf34:	4a1c      	ldr	r2, [pc, #112]	@ (800cfa8 <xPortStartScheduler+0x138>)
 800cf36:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cf38:	4b1b      	ldr	r3, [pc, #108]	@ (800cfa8 <xPortStartScheduler+0x138>)
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800cf40:	4a19      	ldr	r2, [pc, #100]	@ (800cfa8 <xPortStartScheduler+0x138>)
 800cf42:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	b2da      	uxtb	r2, r3
 800cf48:	697b      	ldr	r3, [r7, #20]
 800cf4a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800cf4c:	4b17      	ldr	r3, [pc, #92]	@ (800cfac <xPortStartScheduler+0x13c>)
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	4a16      	ldr	r2, [pc, #88]	@ (800cfac <xPortStartScheduler+0x13c>)
 800cf52:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800cf56:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cf58:	4b14      	ldr	r3, [pc, #80]	@ (800cfac <xPortStartScheduler+0x13c>)
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	4a13      	ldr	r2, [pc, #76]	@ (800cfac <xPortStartScheduler+0x13c>)
 800cf5e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800cf62:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800cf64:	f000 f8da 	bl	800d11c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800cf68:	4b11      	ldr	r3, [pc, #68]	@ (800cfb0 <xPortStartScheduler+0x140>)
 800cf6a:	2200      	movs	r2, #0
 800cf6c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800cf6e:	f000 f8f9 	bl	800d164 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800cf72:	4b10      	ldr	r3, [pc, #64]	@ (800cfb4 <xPortStartScheduler+0x144>)
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	4a0f      	ldr	r2, [pc, #60]	@ (800cfb4 <xPortStartScheduler+0x144>)
 800cf78:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800cf7c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800cf7e:	f7ff ff63 	bl	800ce48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800cf82:	f7ff f831 	bl	800bfe8 <vTaskSwitchContext>
	prvTaskExitError();
 800cf86:	f7ff ff1d 	bl	800cdc4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800cf8a:	2300      	movs	r3, #0
}
 800cf8c:	4618      	mov	r0, r3
 800cf8e:	3718      	adds	r7, #24
 800cf90:	46bd      	mov	sp, r7
 800cf92:	bd80      	pop	{r7, pc}
 800cf94:	e000ed00 	.word	0xe000ed00
 800cf98:	410fc271 	.word	0x410fc271
 800cf9c:	410fc270 	.word	0x410fc270
 800cfa0:	e000e400 	.word	0xe000e400
 800cfa4:	20001440 	.word	0x20001440
 800cfa8:	20001444 	.word	0x20001444
 800cfac:	e000ed20 	.word	0xe000ed20
 800cfb0:	2000000c 	.word	0x2000000c
 800cfb4:	e000ef34 	.word	0xe000ef34

0800cfb8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800cfb8:	b480      	push	{r7}
 800cfba:	b083      	sub	sp, #12
 800cfbc:	af00      	add	r7, sp, #0
	__asm volatile
 800cfbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfc2:	f383 8811 	msr	BASEPRI, r3
 800cfc6:	f3bf 8f6f 	isb	sy
 800cfca:	f3bf 8f4f 	dsb	sy
 800cfce:	607b      	str	r3, [r7, #4]
}
 800cfd0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800cfd2:	4b10      	ldr	r3, [pc, #64]	@ (800d014 <vPortEnterCritical+0x5c>)
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	3301      	adds	r3, #1
 800cfd8:	4a0e      	ldr	r2, [pc, #56]	@ (800d014 <vPortEnterCritical+0x5c>)
 800cfda:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800cfdc:	4b0d      	ldr	r3, [pc, #52]	@ (800d014 <vPortEnterCritical+0x5c>)
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	2b01      	cmp	r3, #1
 800cfe2:	d110      	bne.n	800d006 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800cfe4:	4b0c      	ldr	r3, [pc, #48]	@ (800d018 <vPortEnterCritical+0x60>)
 800cfe6:	681b      	ldr	r3, [r3, #0]
 800cfe8:	b2db      	uxtb	r3, r3
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d00b      	beq.n	800d006 <vPortEnterCritical+0x4e>
	__asm volatile
 800cfee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cff2:	f383 8811 	msr	BASEPRI, r3
 800cff6:	f3bf 8f6f 	isb	sy
 800cffa:	f3bf 8f4f 	dsb	sy
 800cffe:	603b      	str	r3, [r7, #0]
}
 800d000:	bf00      	nop
 800d002:	bf00      	nop
 800d004:	e7fd      	b.n	800d002 <vPortEnterCritical+0x4a>
	}
}
 800d006:	bf00      	nop
 800d008:	370c      	adds	r7, #12
 800d00a:	46bd      	mov	sp, r7
 800d00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d010:	4770      	bx	lr
 800d012:	bf00      	nop
 800d014:	2000000c 	.word	0x2000000c
 800d018:	e000ed04 	.word	0xe000ed04

0800d01c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d01c:	b480      	push	{r7}
 800d01e:	b083      	sub	sp, #12
 800d020:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d022:	4b12      	ldr	r3, [pc, #72]	@ (800d06c <vPortExitCritical+0x50>)
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	2b00      	cmp	r3, #0
 800d028:	d10b      	bne.n	800d042 <vPortExitCritical+0x26>
	__asm volatile
 800d02a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d02e:	f383 8811 	msr	BASEPRI, r3
 800d032:	f3bf 8f6f 	isb	sy
 800d036:	f3bf 8f4f 	dsb	sy
 800d03a:	607b      	str	r3, [r7, #4]
}
 800d03c:	bf00      	nop
 800d03e:	bf00      	nop
 800d040:	e7fd      	b.n	800d03e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d042:	4b0a      	ldr	r3, [pc, #40]	@ (800d06c <vPortExitCritical+0x50>)
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	3b01      	subs	r3, #1
 800d048:	4a08      	ldr	r2, [pc, #32]	@ (800d06c <vPortExitCritical+0x50>)
 800d04a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d04c:	4b07      	ldr	r3, [pc, #28]	@ (800d06c <vPortExitCritical+0x50>)
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	2b00      	cmp	r3, #0
 800d052:	d105      	bne.n	800d060 <vPortExitCritical+0x44>
 800d054:	2300      	movs	r3, #0
 800d056:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d058:	683b      	ldr	r3, [r7, #0]
 800d05a:	f383 8811 	msr	BASEPRI, r3
}
 800d05e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d060:	bf00      	nop
 800d062:	370c      	adds	r7, #12
 800d064:	46bd      	mov	sp, r7
 800d066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d06a:	4770      	bx	lr
 800d06c:	2000000c 	.word	0x2000000c

0800d070 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d070:	f3ef 8009 	mrs	r0, PSP
 800d074:	f3bf 8f6f 	isb	sy
 800d078:	4b15      	ldr	r3, [pc, #84]	@ (800d0d0 <pxCurrentTCBConst>)
 800d07a:	681a      	ldr	r2, [r3, #0]
 800d07c:	f01e 0f10 	tst.w	lr, #16
 800d080:	bf08      	it	eq
 800d082:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d086:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d08a:	6010      	str	r0, [r2, #0]
 800d08c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d090:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800d094:	f380 8811 	msr	BASEPRI, r0
 800d098:	f3bf 8f4f 	dsb	sy
 800d09c:	f3bf 8f6f 	isb	sy
 800d0a0:	f7fe ffa2 	bl	800bfe8 <vTaskSwitchContext>
 800d0a4:	f04f 0000 	mov.w	r0, #0
 800d0a8:	f380 8811 	msr	BASEPRI, r0
 800d0ac:	bc09      	pop	{r0, r3}
 800d0ae:	6819      	ldr	r1, [r3, #0]
 800d0b0:	6808      	ldr	r0, [r1, #0]
 800d0b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0b6:	f01e 0f10 	tst.w	lr, #16
 800d0ba:	bf08      	it	eq
 800d0bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d0c0:	f380 8809 	msr	PSP, r0
 800d0c4:	f3bf 8f6f 	isb	sy
 800d0c8:	4770      	bx	lr
 800d0ca:	bf00      	nop
 800d0cc:	f3af 8000 	nop.w

0800d0d0 <pxCurrentTCBConst>:
 800d0d0:	20000e14 	.word	0x20000e14
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d0d4:	bf00      	nop
 800d0d6:	bf00      	nop

0800d0d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d0d8:	b580      	push	{r7, lr}
 800d0da:	b082      	sub	sp, #8
 800d0dc:	af00      	add	r7, sp, #0
	__asm volatile
 800d0de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0e2:	f383 8811 	msr	BASEPRI, r3
 800d0e6:	f3bf 8f6f 	isb	sy
 800d0ea:	f3bf 8f4f 	dsb	sy
 800d0ee:	607b      	str	r3, [r7, #4]
}
 800d0f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d0f2:	f7fe febf 	bl	800be74 <xTaskIncrementTick>
 800d0f6:	4603      	mov	r3, r0
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d003      	beq.n	800d104 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d0fc:	4b06      	ldr	r3, [pc, #24]	@ (800d118 <xPortSysTickHandler+0x40>)
 800d0fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d102:	601a      	str	r2, [r3, #0]
 800d104:	2300      	movs	r3, #0
 800d106:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d108:	683b      	ldr	r3, [r7, #0]
 800d10a:	f383 8811 	msr	BASEPRI, r3
}
 800d10e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d110:	bf00      	nop
 800d112:	3708      	adds	r7, #8
 800d114:	46bd      	mov	sp, r7
 800d116:	bd80      	pop	{r7, pc}
 800d118:	e000ed04 	.word	0xe000ed04

0800d11c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d11c:	b480      	push	{r7}
 800d11e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d120:	4b0b      	ldr	r3, [pc, #44]	@ (800d150 <vPortSetupTimerInterrupt+0x34>)
 800d122:	2200      	movs	r2, #0
 800d124:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d126:	4b0b      	ldr	r3, [pc, #44]	@ (800d154 <vPortSetupTimerInterrupt+0x38>)
 800d128:	2200      	movs	r2, #0
 800d12a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d12c:	4b0a      	ldr	r3, [pc, #40]	@ (800d158 <vPortSetupTimerInterrupt+0x3c>)
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	4a0a      	ldr	r2, [pc, #40]	@ (800d15c <vPortSetupTimerInterrupt+0x40>)
 800d132:	fba2 2303 	umull	r2, r3, r2, r3
 800d136:	099b      	lsrs	r3, r3, #6
 800d138:	4a09      	ldr	r2, [pc, #36]	@ (800d160 <vPortSetupTimerInterrupt+0x44>)
 800d13a:	3b01      	subs	r3, #1
 800d13c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d13e:	4b04      	ldr	r3, [pc, #16]	@ (800d150 <vPortSetupTimerInterrupt+0x34>)
 800d140:	2207      	movs	r2, #7
 800d142:	601a      	str	r2, [r3, #0]
}
 800d144:	bf00      	nop
 800d146:	46bd      	mov	sp, r7
 800d148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d14c:	4770      	bx	lr
 800d14e:	bf00      	nop
 800d150:	e000e010 	.word	0xe000e010
 800d154:	e000e018 	.word	0xe000e018
 800d158:	20000000 	.word	0x20000000
 800d15c:	10624dd3 	.word	0x10624dd3
 800d160:	e000e014 	.word	0xe000e014

0800d164 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d164:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800d174 <vPortEnableVFP+0x10>
 800d168:	6801      	ldr	r1, [r0, #0]
 800d16a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800d16e:	6001      	str	r1, [r0, #0]
 800d170:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d172:	bf00      	nop
 800d174:	e000ed88 	.word	0xe000ed88

0800d178 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d178:	b480      	push	{r7}
 800d17a:	b085      	sub	sp, #20
 800d17c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d17e:	f3ef 8305 	mrs	r3, IPSR
 800d182:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	2b0f      	cmp	r3, #15
 800d188:	d915      	bls.n	800d1b6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d18a:	4a18      	ldr	r2, [pc, #96]	@ (800d1ec <vPortValidateInterruptPriority+0x74>)
 800d18c:	68fb      	ldr	r3, [r7, #12]
 800d18e:	4413      	add	r3, r2
 800d190:	781b      	ldrb	r3, [r3, #0]
 800d192:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d194:	4b16      	ldr	r3, [pc, #88]	@ (800d1f0 <vPortValidateInterruptPriority+0x78>)
 800d196:	781b      	ldrb	r3, [r3, #0]
 800d198:	7afa      	ldrb	r2, [r7, #11]
 800d19a:	429a      	cmp	r2, r3
 800d19c:	d20b      	bcs.n	800d1b6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800d19e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1a2:	f383 8811 	msr	BASEPRI, r3
 800d1a6:	f3bf 8f6f 	isb	sy
 800d1aa:	f3bf 8f4f 	dsb	sy
 800d1ae:	607b      	str	r3, [r7, #4]
}
 800d1b0:	bf00      	nop
 800d1b2:	bf00      	nop
 800d1b4:	e7fd      	b.n	800d1b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d1b6:	4b0f      	ldr	r3, [pc, #60]	@ (800d1f4 <vPortValidateInterruptPriority+0x7c>)
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800d1be:	4b0e      	ldr	r3, [pc, #56]	@ (800d1f8 <vPortValidateInterruptPriority+0x80>)
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	429a      	cmp	r2, r3
 800d1c4:	d90b      	bls.n	800d1de <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800d1c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1ca:	f383 8811 	msr	BASEPRI, r3
 800d1ce:	f3bf 8f6f 	isb	sy
 800d1d2:	f3bf 8f4f 	dsb	sy
 800d1d6:	603b      	str	r3, [r7, #0]
}
 800d1d8:	bf00      	nop
 800d1da:	bf00      	nop
 800d1dc:	e7fd      	b.n	800d1da <vPortValidateInterruptPriority+0x62>
	}
 800d1de:	bf00      	nop
 800d1e0:	3714      	adds	r7, #20
 800d1e2:	46bd      	mov	sp, r7
 800d1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e8:	4770      	bx	lr
 800d1ea:	bf00      	nop
 800d1ec:	e000e3f0 	.word	0xe000e3f0
 800d1f0:	20001440 	.word	0x20001440
 800d1f4:	e000ed0c 	.word	0xe000ed0c
 800d1f8:	20001444 	.word	0x20001444

0800d1fc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d1fc:	b580      	push	{r7, lr}
 800d1fe:	b08a      	sub	sp, #40	@ 0x28
 800d200:	af00      	add	r7, sp, #0
 800d202:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d204:	2300      	movs	r3, #0
 800d206:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d208:	f7fe fd78 	bl	800bcfc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d20c:	4b5c      	ldr	r3, [pc, #368]	@ (800d380 <pvPortMalloc+0x184>)
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	2b00      	cmp	r3, #0
 800d212:	d101      	bne.n	800d218 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d214:	f000 f924 	bl	800d460 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d218:	4b5a      	ldr	r3, [pc, #360]	@ (800d384 <pvPortMalloc+0x188>)
 800d21a:	681a      	ldr	r2, [r3, #0]
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	4013      	ands	r3, r2
 800d220:	2b00      	cmp	r3, #0
 800d222:	f040 8095 	bne.w	800d350 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	2b00      	cmp	r3, #0
 800d22a:	d01e      	beq.n	800d26a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800d22c:	2208      	movs	r2, #8
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	4413      	add	r3, r2
 800d232:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	f003 0307 	and.w	r3, r3, #7
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d015      	beq.n	800d26a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	f023 0307 	bic.w	r3, r3, #7
 800d244:	3308      	adds	r3, #8
 800d246:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	f003 0307 	and.w	r3, r3, #7
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d00b      	beq.n	800d26a <pvPortMalloc+0x6e>
	__asm volatile
 800d252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d256:	f383 8811 	msr	BASEPRI, r3
 800d25a:	f3bf 8f6f 	isb	sy
 800d25e:	f3bf 8f4f 	dsb	sy
 800d262:	617b      	str	r3, [r7, #20]
}
 800d264:	bf00      	nop
 800d266:	bf00      	nop
 800d268:	e7fd      	b.n	800d266 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d06f      	beq.n	800d350 <pvPortMalloc+0x154>
 800d270:	4b45      	ldr	r3, [pc, #276]	@ (800d388 <pvPortMalloc+0x18c>)
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	687a      	ldr	r2, [r7, #4]
 800d276:	429a      	cmp	r2, r3
 800d278:	d86a      	bhi.n	800d350 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d27a:	4b44      	ldr	r3, [pc, #272]	@ (800d38c <pvPortMalloc+0x190>)
 800d27c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d27e:	4b43      	ldr	r3, [pc, #268]	@ (800d38c <pvPortMalloc+0x190>)
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d284:	e004      	b.n	800d290 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800d286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d288:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d28a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d28c:	681b      	ldr	r3, [r3, #0]
 800d28e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d292:	685b      	ldr	r3, [r3, #4]
 800d294:	687a      	ldr	r2, [r7, #4]
 800d296:	429a      	cmp	r2, r3
 800d298:	d903      	bls.n	800d2a2 <pvPortMalloc+0xa6>
 800d29a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d29c:	681b      	ldr	r3, [r3, #0]
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d1f1      	bne.n	800d286 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d2a2:	4b37      	ldr	r3, [pc, #220]	@ (800d380 <pvPortMalloc+0x184>)
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d2a8:	429a      	cmp	r2, r3
 800d2aa:	d051      	beq.n	800d350 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d2ac:	6a3b      	ldr	r3, [r7, #32]
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	2208      	movs	r2, #8
 800d2b2:	4413      	add	r3, r2
 800d2b4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d2b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2b8:	681a      	ldr	r2, [r3, #0]
 800d2ba:	6a3b      	ldr	r3, [r7, #32]
 800d2bc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d2be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2c0:	685a      	ldr	r2, [r3, #4]
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	1ad2      	subs	r2, r2, r3
 800d2c6:	2308      	movs	r3, #8
 800d2c8:	005b      	lsls	r3, r3, #1
 800d2ca:	429a      	cmp	r2, r3
 800d2cc:	d920      	bls.n	800d310 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d2ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	4413      	add	r3, r2
 800d2d4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d2d6:	69bb      	ldr	r3, [r7, #24]
 800d2d8:	f003 0307 	and.w	r3, r3, #7
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d00b      	beq.n	800d2f8 <pvPortMalloc+0xfc>
	__asm volatile
 800d2e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2e4:	f383 8811 	msr	BASEPRI, r3
 800d2e8:	f3bf 8f6f 	isb	sy
 800d2ec:	f3bf 8f4f 	dsb	sy
 800d2f0:	613b      	str	r3, [r7, #16]
}
 800d2f2:	bf00      	nop
 800d2f4:	bf00      	nop
 800d2f6:	e7fd      	b.n	800d2f4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d2f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2fa:	685a      	ldr	r2, [r3, #4]
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	1ad2      	subs	r2, r2, r3
 800d300:	69bb      	ldr	r3, [r7, #24]
 800d302:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d306:	687a      	ldr	r2, [r7, #4]
 800d308:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d30a:	69b8      	ldr	r0, [r7, #24]
 800d30c:	f000 f90a 	bl	800d524 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d310:	4b1d      	ldr	r3, [pc, #116]	@ (800d388 <pvPortMalloc+0x18c>)
 800d312:	681a      	ldr	r2, [r3, #0]
 800d314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d316:	685b      	ldr	r3, [r3, #4]
 800d318:	1ad3      	subs	r3, r2, r3
 800d31a:	4a1b      	ldr	r2, [pc, #108]	@ (800d388 <pvPortMalloc+0x18c>)
 800d31c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d31e:	4b1a      	ldr	r3, [pc, #104]	@ (800d388 <pvPortMalloc+0x18c>)
 800d320:	681a      	ldr	r2, [r3, #0]
 800d322:	4b1b      	ldr	r3, [pc, #108]	@ (800d390 <pvPortMalloc+0x194>)
 800d324:	681b      	ldr	r3, [r3, #0]
 800d326:	429a      	cmp	r2, r3
 800d328:	d203      	bcs.n	800d332 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d32a:	4b17      	ldr	r3, [pc, #92]	@ (800d388 <pvPortMalloc+0x18c>)
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	4a18      	ldr	r2, [pc, #96]	@ (800d390 <pvPortMalloc+0x194>)
 800d330:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d334:	685a      	ldr	r2, [r3, #4]
 800d336:	4b13      	ldr	r3, [pc, #76]	@ (800d384 <pvPortMalloc+0x188>)
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	431a      	orrs	r2, r3
 800d33c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d33e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d342:	2200      	movs	r2, #0
 800d344:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d346:	4b13      	ldr	r3, [pc, #76]	@ (800d394 <pvPortMalloc+0x198>)
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	3301      	adds	r3, #1
 800d34c:	4a11      	ldr	r2, [pc, #68]	@ (800d394 <pvPortMalloc+0x198>)
 800d34e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d350:	f7fe fce2 	bl	800bd18 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d354:	69fb      	ldr	r3, [r7, #28]
 800d356:	f003 0307 	and.w	r3, r3, #7
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	d00b      	beq.n	800d376 <pvPortMalloc+0x17a>
	__asm volatile
 800d35e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d362:	f383 8811 	msr	BASEPRI, r3
 800d366:	f3bf 8f6f 	isb	sy
 800d36a:	f3bf 8f4f 	dsb	sy
 800d36e:	60fb      	str	r3, [r7, #12]
}
 800d370:	bf00      	nop
 800d372:	bf00      	nop
 800d374:	e7fd      	b.n	800d372 <pvPortMalloc+0x176>
	return pvReturn;
 800d376:	69fb      	ldr	r3, [r7, #28]
}
 800d378:	4618      	mov	r0, r3
 800d37a:	3728      	adds	r7, #40	@ 0x28
 800d37c:	46bd      	mov	sp, r7
 800d37e:	bd80      	pop	{r7, pc}
 800d380:	20003b60 	.word	0x20003b60
 800d384:	20003b74 	.word	0x20003b74
 800d388:	20003b64 	.word	0x20003b64
 800d38c:	20003b58 	.word	0x20003b58
 800d390:	20003b68 	.word	0x20003b68
 800d394:	20003b6c 	.word	0x20003b6c

0800d398 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d398:	b580      	push	{r7, lr}
 800d39a:	b086      	sub	sp, #24
 800d39c:	af00      	add	r7, sp, #0
 800d39e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	d04f      	beq.n	800d44a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d3aa:	2308      	movs	r3, #8
 800d3ac:	425b      	negs	r3, r3
 800d3ae:	697a      	ldr	r2, [r7, #20]
 800d3b0:	4413      	add	r3, r2
 800d3b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d3b4:	697b      	ldr	r3, [r7, #20]
 800d3b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d3b8:	693b      	ldr	r3, [r7, #16]
 800d3ba:	685a      	ldr	r2, [r3, #4]
 800d3bc:	4b25      	ldr	r3, [pc, #148]	@ (800d454 <vPortFree+0xbc>)
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	4013      	ands	r3, r2
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d10b      	bne.n	800d3de <vPortFree+0x46>
	__asm volatile
 800d3c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3ca:	f383 8811 	msr	BASEPRI, r3
 800d3ce:	f3bf 8f6f 	isb	sy
 800d3d2:	f3bf 8f4f 	dsb	sy
 800d3d6:	60fb      	str	r3, [r7, #12]
}
 800d3d8:	bf00      	nop
 800d3da:	bf00      	nop
 800d3dc:	e7fd      	b.n	800d3da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d3de:	693b      	ldr	r3, [r7, #16]
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	d00b      	beq.n	800d3fe <vPortFree+0x66>
	__asm volatile
 800d3e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3ea:	f383 8811 	msr	BASEPRI, r3
 800d3ee:	f3bf 8f6f 	isb	sy
 800d3f2:	f3bf 8f4f 	dsb	sy
 800d3f6:	60bb      	str	r3, [r7, #8]
}
 800d3f8:	bf00      	nop
 800d3fa:	bf00      	nop
 800d3fc:	e7fd      	b.n	800d3fa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d3fe:	693b      	ldr	r3, [r7, #16]
 800d400:	685a      	ldr	r2, [r3, #4]
 800d402:	4b14      	ldr	r3, [pc, #80]	@ (800d454 <vPortFree+0xbc>)
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	4013      	ands	r3, r2
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d01e      	beq.n	800d44a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d40c:	693b      	ldr	r3, [r7, #16]
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	2b00      	cmp	r3, #0
 800d412:	d11a      	bne.n	800d44a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d414:	693b      	ldr	r3, [r7, #16]
 800d416:	685a      	ldr	r2, [r3, #4]
 800d418:	4b0e      	ldr	r3, [pc, #56]	@ (800d454 <vPortFree+0xbc>)
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	43db      	mvns	r3, r3
 800d41e:	401a      	ands	r2, r3
 800d420:	693b      	ldr	r3, [r7, #16]
 800d422:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d424:	f7fe fc6a 	bl	800bcfc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d428:	693b      	ldr	r3, [r7, #16]
 800d42a:	685a      	ldr	r2, [r3, #4]
 800d42c:	4b0a      	ldr	r3, [pc, #40]	@ (800d458 <vPortFree+0xc0>)
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	4413      	add	r3, r2
 800d432:	4a09      	ldr	r2, [pc, #36]	@ (800d458 <vPortFree+0xc0>)
 800d434:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d436:	6938      	ldr	r0, [r7, #16]
 800d438:	f000 f874 	bl	800d524 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d43c:	4b07      	ldr	r3, [pc, #28]	@ (800d45c <vPortFree+0xc4>)
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	3301      	adds	r3, #1
 800d442:	4a06      	ldr	r2, [pc, #24]	@ (800d45c <vPortFree+0xc4>)
 800d444:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d446:	f7fe fc67 	bl	800bd18 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d44a:	bf00      	nop
 800d44c:	3718      	adds	r7, #24
 800d44e:	46bd      	mov	sp, r7
 800d450:	bd80      	pop	{r7, pc}
 800d452:	bf00      	nop
 800d454:	20003b74 	.word	0x20003b74
 800d458:	20003b64 	.word	0x20003b64
 800d45c:	20003b70 	.word	0x20003b70

0800d460 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d460:	b480      	push	{r7}
 800d462:	b085      	sub	sp, #20
 800d464:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d466:	f242 7310 	movw	r3, #10000	@ 0x2710
 800d46a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d46c:	4b27      	ldr	r3, [pc, #156]	@ (800d50c <prvHeapInit+0xac>)
 800d46e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	f003 0307 	and.w	r3, r3, #7
 800d476:	2b00      	cmp	r3, #0
 800d478:	d00c      	beq.n	800d494 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	3307      	adds	r3, #7
 800d47e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	f023 0307 	bic.w	r3, r3, #7
 800d486:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d488:	68ba      	ldr	r2, [r7, #8]
 800d48a:	68fb      	ldr	r3, [r7, #12]
 800d48c:	1ad3      	subs	r3, r2, r3
 800d48e:	4a1f      	ldr	r2, [pc, #124]	@ (800d50c <prvHeapInit+0xac>)
 800d490:	4413      	add	r3, r2
 800d492:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d498:	4a1d      	ldr	r2, [pc, #116]	@ (800d510 <prvHeapInit+0xb0>)
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d49e:	4b1c      	ldr	r3, [pc, #112]	@ (800d510 <prvHeapInit+0xb0>)
 800d4a0:	2200      	movs	r2, #0
 800d4a2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	68ba      	ldr	r2, [r7, #8]
 800d4a8:	4413      	add	r3, r2
 800d4aa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d4ac:	2208      	movs	r2, #8
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	1a9b      	subs	r3, r3, r2
 800d4b2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	f023 0307 	bic.w	r3, r3, #7
 800d4ba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	4a15      	ldr	r2, [pc, #84]	@ (800d514 <prvHeapInit+0xb4>)
 800d4c0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d4c2:	4b14      	ldr	r3, [pc, #80]	@ (800d514 <prvHeapInit+0xb4>)
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	2200      	movs	r2, #0
 800d4c8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d4ca:	4b12      	ldr	r3, [pc, #72]	@ (800d514 <prvHeapInit+0xb4>)
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	2200      	movs	r2, #0
 800d4d0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d4d6:	683b      	ldr	r3, [r7, #0]
 800d4d8:	68fa      	ldr	r2, [r7, #12]
 800d4da:	1ad2      	subs	r2, r2, r3
 800d4dc:	683b      	ldr	r3, [r7, #0]
 800d4de:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d4e0:	4b0c      	ldr	r3, [pc, #48]	@ (800d514 <prvHeapInit+0xb4>)
 800d4e2:	681a      	ldr	r2, [r3, #0]
 800d4e4:	683b      	ldr	r3, [r7, #0]
 800d4e6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d4e8:	683b      	ldr	r3, [r7, #0]
 800d4ea:	685b      	ldr	r3, [r3, #4]
 800d4ec:	4a0a      	ldr	r2, [pc, #40]	@ (800d518 <prvHeapInit+0xb8>)
 800d4ee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d4f0:	683b      	ldr	r3, [r7, #0]
 800d4f2:	685b      	ldr	r3, [r3, #4]
 800d4f4:	4a09      	ldr	r2, [pc, #36]	@ (800d51c <prvHeapInit+0xbc>)
 800d4f6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d4f8:	4b09      	ldr	r3, [pc, #36]	@ (800d520 <prvHeapInit+0xc0>)
 800d4fa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800d4fe:	601a      	str	r2, [r3, #0]
}
 800d500:	bf00      	nop
 800d502:	3714      	adds	r7, #20
 800d504:	46bd      	mov	sp, r7
 800d506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d50a:	4770      	bx	lr
 800d50c:	20001448 	.word	0x20001448
 800d510:	20003b58 	.word	0x20003b58
 800d514:	20003b60 	.word	0x20003b60
 800d518:	20003b68 	.word	0x20003b68
 800d51c:	20003b64 	.word	0x20003b64
 800d520:	20003b74 	.word	0x20003b74

0800d524 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d524:	b480      	push	{r7}
 800d526:	b085      	sub	sp, #20
 800d528:	af00      	add	r7, sp, #0
 800d52a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d52c:	4b28      	ldr	r3, [pc, #160]	@ (800d5d0 <prvInsertBlockIntoFreeList+0xac>)
 800d52e:	60fb      	str	r3, [r7, #12]
 800d530:	e002      	b.n	800d538 <prvInsertBlockIntoFreeList+0x14>
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	60fb      	str	r3, [r7, #12]
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	681b      	ldr	r3, [r3, #0]
 800d53c:	687a      	ldr	r2, [r7, #4]
 800d53e:	429a      	cmp	r2, r3
 800d540:	d8f7      	bhi.n	800d532 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	685b      	ldr	r3, [r3, #4]
 800d54a:	68ba      	ldr	r2, [r7, #8]
 800d54c:	4413      	add	r3, r2
 800d54e:	687a      	ldr	r2, [r7, #4]
 800d550:	429a      	cmp	r2, r3
 800d552:	d108      	bne.n	800d566 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d554:	68fb      	ldr	r3, [r7, #12]
 800d556:	685a      	ldr	r2, [r3, #4]
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	685b      	ldr	r3, [r3, #4]
 800d55c:	441a      	add	r2, r3
 800d55e:	68fb      	ldr	r3, [r7, #12]
 800d560:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d562:	68fb      	ldr	r3, [r7, #12]
 800d564:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	685b      	ldr	r3, [r3, #4]
 800d56e:	68ba      	ldr	r2, [r7, #8]
 800d570:	441a      	add	r2, r3
 800d572:	68fb      	ldr	r3, [r7, #12]
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	429a      	cmp	r2, r3
 800d578:	d118      	bne.n	800d5ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d57a:	68fb      	ldr	r3, [r7, #12]
 800d57c:	681a      	ldr	r2, [r3, #0]
 800d57e:	4b15      	ldr	r3, [pc, #84]	@ (800d5d4 <prvInsertBlockIntoFreeList+0xb0>)
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	429a      	cmp	r2, r3
 800d584:	d00d      	beq.n	800d5a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	685a      	ldr	r2, [r3, #4]
 800d58a:	68fb      	ldr	r3, [r7, #12]
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	685b      	ldr	r3, [r3, #4]
 800d590:	441a      	add	r2, r3
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d596:	68fb      	ldr	r3, [r7, #12]
 800d598:	681b      	ldr	r3, [r3, #0]
 800d59a:	681a      	ldr	r2, [r3, #0]
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	601a      	str	r2, [r3, #0]
 800d5a0:	e008      	b.n	800d5b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d5a2:	4b0c      	ldr	r3, [pc, #48]	@ (800d5d4 <prvInsertBlockIntoFreeList+0xb0>)
 800d5a4:	681a      	ldr	r2, [r3, #0]
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	601a      	str	r2, [r3, #0]
 800d5aa:	e003      	b.n	800d5b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d5ac:	68fb      	ldr	r3, [r7, #12]
 800d5ae:	681a      	ldr	r2, [r3, #0]
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d5b4:	68fa      	ldr	r2, [r7, #12]
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	429a      	cmp	r2, r3
 800d5ba:	d002      	beq.n	800d5c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	687a      	ldr	r2, [r7, #4]
 800d5c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d5c2:	bf00      	nop
 800d5c4:	3714      	adds	r7, #20
 800d5c6:	46bd      	mov	sp, r7
 800d5c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5cc:	4770      	bx	lr
 800d5ce:	bf00      	nop
 800d5d0:	20003b58 	.word	0x20003b58
 800d5d4:	20003b60 	.word	0x20003b60

0800d5d8 <memset>:
 800d5d8:	4402      	add	r2, r0
 800d5da:	4603      	mov	r3, r0
 800d5dc:	4293      	cmp	r3, r2
 800d5de:	d100      	bne.n	800d5e2 <memset+0xa>
 800d5e0:	4770      	bx	lr
 800d5e2:	f803 1b01 	strb.w	r1, [r3], #1
 800d5e6:	e7f9      	b.n	800d5dc <memset+0x4>

0800d5e8 <_reclaim_reent>:
 800d5e8:	4b29      	ldr	r3, [pc, #164]	@ (800d690 <_reclaim_reent+0xa8>)
 800d5ea:	681b      	ldr	r3, [r3, #0]
 800d5ec:	4283      	cmp	r3, r0
 800d5ee:	b570      	push	{r4, r5, r6, lr}
 800d5f0:	4604      	mov	r4, r0
 800d5f2:	d04b      	beq.n	800d68c <_reclaim_reent+0xa4>
 800d5f4:	69c3      	ldr	r3, [r0, #28]
 800d5f6:	b1ab      	cbz	r3, 800d624 <_reclaim_reent+0x3c>
 800d5f8:	68db      	ldr	r3, [r3, #12]
 800d5fa:	b16b      	cbz	r3, 800d618 <_reclaim_reent+0x30>
 800d5fc:	2500      	movs	r5, #0
 800d5fe:	69e3      	ldr	r3, [r4, #28]
 800d600:	68db      	ldr	r3, [r3, #12]
 800d602:	5959      	ldr	r1, [r3, r5]
 800d604:	2900      	cmp	r1, #0
 800d606:	d13b      	bne.n	800d680 <_reclaim_reent+0x98>
 800d608:	3504      	adds	r5, #4
 800d60a:	2d80      	cmp	r5, #128	@ 0x80
 800d60c:	d1f7      	bne.n	800d5fe <_reclaim_reent+0x16>
 800d60e:	69e3      	ldr	r3, [r4, #28]
 800d610:	4620      	mov	r0, r4
 800d612:	68d9      	ldr	r1, [r3, #12]
 800d614:	f000 f872 	bl	800d6fc <_free_r>
 800d618:	69e3      	ldr	r3, [r4, #28]
 800d61a:	6819      	ldr	r1, [r3, #0]
 800d61c:	b111      	cbz	r1, 800d624 <_reclaim_reent+0x3c>
 800d61e:	4620      	mov	r0, r4
 800d620:	f000 f86c 	bl	800d6fc <_free_r>
 800d624:	6961      	ldr	r1, [r4, #20]
 800d626:	b111      	cbz	r1, 800d62e <_reclaim_reent+0x46>
 800d628:	4620      	mov	r0, r4
 800d62a:	f000 f867 	bl	800d6fc <_free_r>
 800d62e:	69e1      	ldr	r1, [r4, #28]
 800d630:	b111      	cbz	r1, 800d638 <_reclaim_reent+0x50>
 800d632:	4620      	mov	r0, r4
 800d634:	f000 f862 	bl	800d6fc <_free_r>
 800d638:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800d63a:	b111      	cbz	r1, 800d642 <_reclaim_reent+0x5a>
 800d63c:	4620      	mov	r0, r4
 800d63e:	f000 f85d 	bl	800d6fc <_free_r>
 800d642:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d644:	b111      	cbz	r1, 800d64c <_reclaim_reent+0x64>
 800d646:	4620      	mov	r0, r4
 800d648:	f000 f858 	bl	800d6fc <_free_r>
 800d64c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800d64e:	b111      	cbz	r1, 800d656 <_reclaim_reent+0x6e>
 800d650:	4620      	mov	r0, r4
 800d652:	f000 f853 	bl	800d6fc <_free_r>
 800d656:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800d658:	b111      	cbz	r1, 800d660 <_reclaim_reent+0x78>
 800d65a:	4620      	mov	r0, r4
 800d65c:	f000 f84e 	bl	800d6fc <_free_r>
 800d660:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800d662:	b111      	cbz	r1, 800d66a <_reclaim_reent+0x82>
 800d664:	4620      	mov	r0, r4
 800d666:	f000 f849 	bl	800d6fc <_free_r>
 800d66a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800d66c:	b111      	cbz	r1, 800d674 <_reclaim_reent+0x8c>
 800d66e:	4620      	mov	r0, r4
 800d670:	f000 f844 	bl	800d6fc <_free_r>
 800d674:	6a23      	ldr	r3, [r4, #32]
 800d676:	b14b      	cbz	r3, 800d68c <_reclaim_reent+0xa4>
 800d678:	4620      	mov	r0, r4
 800d67a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d67e:	4718      	bx	r3
 800d680:	680e      	ldr	r6, [r1, #0]
 800d682:	4620      	mov	r0, r4
 800d684:	f000 f83a 	bl	800d6fc <_free_r>
 800d688:	4631      	mov	r1, r6
 800d68a:	e7bb      	b.n	800d604 <_reclaim_reent+0x1c>
 800d68c:	bd70      	pop	{r4, r5, r6, pc}
 800d68e:	bf00      	nop
 800d690:	20000010 	.word	0x20000010

0800d694 <__libc_init_array>:
 800d694:	b570      	push	{r4, r5, r6, lr}
 800d696:	4d0d      	ldr	r5, [pc, #52]	@ (800d6cc <__libc_init_array+0x38>)
 800d698:	4c0d      	ldr	r4, [pc, #52]	@ (800d6d0 <__libc_init_array+0x3c>)
 800d69a:	1b64      	subs	r4, r4, r5
 800d69c:	10a4      	asrs	r4, r4, #2
 800d69e:	2600      	movs	r6, #0
 800d6a0:	42a6      	cmp	r6, r4
 800d6a2:	d109      	bne.n	800d6b8 <__libc_init_array+0x24>
 800d6a4:	4d0b      	ldr	r5, [pc, #44]	@ (800d6d4 <__libc_init_array+0x40>)
 800d6a6:	4c0c      	ldr	r4, [pc, #48]	@ (800d6d8 <__libc_init_array+0x44>)
 800d6a8:	f000 f87e 	bl	800d7a8 <_init>
 800d6ac:	1b64      	subs	r4, r4, r5
 800d6ae:	10a4      	asrs	r4, r4, #2
 800d6b0:	2600      	movs	r6, #0
 800d6b2:	42a6      	cmp	r6, r4
 800d6b4:	d105      	bne.n	800d6c2 <__libc_init_array+0x2e>
 800d6b6:	bd70      	pop	{r4, r5, r6, pc}
 800d6b8:	f855 3b04 	ldr.w	r3, [r5], #4
 800d6bc:	4798      	blx	r3
 800d6be:	3601      	adds	r6, #1
 800d6c0:	e7ee      	b.n	800d6a0 <__libc_init_array+0xc>
 800d6c2:	f855 3b04 	ldr.w	r3, [r5], #4
 800d6c6:	4798      	blx	r3
 800d6c8:	3601      	adds	r6, #1
 800d6ca:	e7f2      	b.n	800d6b2 <__libc_init_array+0x1e>
 800d6cc:	0800d880 	.word	0x0800d880
 800d6d0:	0800d880 	.word	0x0800d880
 800d6d4:	0800d880 	.word	0x0800d880
 800d6d8:	0800d884 	.word	0x0800d884

0800d6dc <__retarget_lock_acquire_recursive>:
 800d6dc:	4770      	bx	lr

0800d6de <__retarget_lock_release_recursive>:
 800d6de:	4770      	bx	lr

0800d6e0 <memcpy>:
 800d6e0:	440a      	add	r2, r1
 800d6e2:	4291      	cmp	r1, r2
 800d6e4:	f100 33ff 	add.w	r3, r0, #4294967295
 800d6e8:	d100      	bne.n	800d6ec <memcpy+0xc>
 800d6ea:	4770      	bx	lr
 800d6ec:	b510      	push	{r4, lr}
 800d6ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d6f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d6f6:	4291      	cmp	r1, r2
 800d6f8:	d1f9      	bne.n	800d6ee <memcpy+0xe>
 800d6fa:	bd10      	pop	{r4, pc}

0800d6fc <_free_r>:
 800d6fc:	b538      	push	{r3, r4, r5, lr}
 800d6fe:	4605      	mov	r5, r0
 800d700:	2900      	cmp	r1, #0
 800d702:	d041      	beq.n	800d788 <_free_r+0x8c>
 800d704:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d708:	1f0c      	subs	r4, r1, #4
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	bfb8      	it	lt
 800d70e:	18e4      	addlt	r4, r4, r3
 800d710:	f000 f83e 	bl	800d790 <__malloc_lock>
 800d714:	4a1d      	ldr	r2, [pc, #116]	@ (800d78c <_free_r+0x90>)
 800d716:	6813      	ldr	r3, [r2, #0]
 800d718:	b933      	cbnz	r3, 800d728 <_free_r+0x2c>
 800d71a:	6063      	str	r3, [r4, #4]
 800d71c:	6014      	str	r4, [r2, #0]
 800d71e:	4628      	mov	r0, r5
 800d720:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d724:	f000 b83a 	b.w	800d79c <__malloc_unlock>
 800d728:	42a3      	cmp	r3, r4
 800d72a:	d908      	bls.n	800d73e <_free_r+0x42>
 800d72c:	6820      	ldr	r0, [r4, #0]
 800d72e:	1821      	adds	r1, r4, r0
 800d730:	428b      	cmp	r3, r1
 800d732:	bf01      	itttt	eq
 800d734:	6819      	ldreq	r1, [r3, #0]
 800d736:	685b      	ldreq	r3, [r3, #4]
 800d738:	1809      	addeq	r1, r1, r0
 800d73a:	6021      	streq	r1, [r4, #0]
 800d73c:	e7ed      	b.n	800d71a <_free_r+0x1e>
 800d73e:	461a      	mov	r2, r3
 800d740:	685b      	ldr	r3, [r3, #4]
 800d742:	b10b      	cbz	r3, 800d748 <_free_r+0x4c>
 800d744:	42a3      	cmp	r3, r4
 800d746:	d9fa      	bls.n	800d73e <_free_r+0x42>
 800d748:	6811      	ldr	r1, [r2, #0]
 800d74a:	1850      	adds	r0, r2, r1
 800d74c:	42a0      	cmp	r0, r4
 800d74e:	d10b      	bne.n	800d768 <_free_r+0x6c>
 800d750:	6820      	ldr	r0, [r4, #0]
 800d752:	4401      	add	r1, r0
 800d754:	1850      	adds	r0, r2, r1
 800d756:	4283      	cmp	r3, r0
 800d758:	6011      	str	r1, [r2, #0]
 800d75a:	d1e0      	bne.n	800d71e <_free_r+0x22>
 800d75c:	6818      	ldr	r0, [r3, #0]
 800d75e:	685b      	ldr	r3, [r3, #4]
 800d760:	6053      	str	r3, [r2, #4]
 800d762:	4408      	add	r0, r1
 800d764:	6010      	str	r0, [r2, #0]
 800d766:	e7da      	b.n	800d71e <_free_r+0x22>
 800d768:	d902      	bls.n	800d770 <_free_r+0x74>
 800d76a:	230c      	movs	r3, #12
 800d76c:	602b      	str	r3, [r5, #0]
 800d76e:	e7d6      	b.n	800d71e <_free_r+0x22>
 800d770:	6820      	ldr	r0, [r4, #0]
 800d772:	1821      	adds	r1, r4, r0
 800d774:	428b      	cmp	r3, r1
 800d776:	bf04      	itt	eq
 800d778:	6819      	ldreq	r1, [r3, #0]
 800d77a:	685b      	ldreq	r3, [r3, #4]
 800d77c:	6063      	str	r3, [r4, #4]
 800d77e:	bf04      	itt	eq
 800d780:	1809      	addeq	r1, r1, r0
 800d782:	6021      	streq	r1, [r4, #0]
 800d784:	6054      	str	r4, [r2, #4]
 800d786:	e7ca      	b.n	800d71e <_free_r+0x22>
 800d788:	bd38      	pop	{r3, r4, r5, pc}
 800d78a:	bf00      	nop
 800d78c:	20003cb4 	.word	0x20003cb4

0800d790 <__malloc_lock>:
 800d790:	4801      	ldr	r0, [pc, #4]	@ (800d798 <__malloc_lock+0x8>)
 800d792:	f7ff bfa3 	b.w	800d6dc <__retarget_lock_acquire_recursive>
 800d796:	bf00      	nop
 800d798:	20003cb0 	.word	0x20003cb0

0800d79c <__malloc_unlock>:
 800d79c:	4801      	ldr	r0, [pc, #4]	@ (800d7a4 <__malloc_unlock+0x8>)
 800d79e:	f7ff bf9e 	b.w	800d6de <__retarget_lock_release_recursive>
 800d7a2:	bf00      	nop
 800d7a4:	20003cb0 	.word	0x20003cb0

0800d7a8 <_init>:
 800d7a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7aa:	bf00      	nop
 800d7ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d7ae:	bc08      	pop	{r3}
 800d7b0:	469e      	mov	lr, r3
 800d7b2:	4770      	bx	lr

0800d7b4 <_fini>:
 800d7b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7b6:	bf00      	nop
 800d7b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d7ba:	bc08      	pop	{r3}
 800d7bc:	469e      	mov	lr, r3
 800d7be:	4770      	bx	lr
