<!DOCTYPE html>
<html lang="zh-CN">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>三态门和多路器实验 :: RISC-V CPU设计实验教程</title>
    <meta name="generator" content="Antora 3.1.3">
    <link rel="stylesheet" href="../../../_/css/site.css">
  </head>
  <body class="article">
<header class="header">
  <nav class="navbar">
    <div class="navbar-brand">
      <a class="navbar-item" href="../../..">RISC-V CPU设计实验教程</a>
      <button class="navbar-burger" aria-controls="topbar-nav" aria-expanded="false" aria-label="Toggle main menu">
        <span></span>
        <span></span>
        <span></span>
      </button>
    </div>
    <div id="topbar-nav" class="navbar-menu">
      <div class="navbar-end">
        <a class="navbar-item" href="http://welab.ujs.edu.cn/new" target="_blank">Home</a>

        <div class="navbar-item">
          <span class="control">
            <a class="button is-primary" href="https://gitee.com/fpga-lab/jurv-open" target="_blank">openJURV</a>
          </span>
        </div>
      </div>
    </div>
  </nav>
</header>
<div class="body">
<div class="nav-container" data-component="jurv" data-version="v2.0">
  <aside class="nav">
    <div class="panels">
<div class="nav-panel-menu is-active" data-panel="menu">
  <nav class="nav-menu">
    <button class="nav-menu-toggle" aria-label="Toggle expand/collapse all" style="display: none"></button>
    <h3 class="title"><a href="../index.html">RISC-V CPU设计实验教程</a></h3>
<ul class="nav-list">
  <li class="nav-item" data-depth="0">
<ul class="nav-list">
  <li class="nav-item" data-depth="1">
    <button class="nav-item-toggle"></button>
    <a class="nav-link" href="../index.html">前言</a>
<ul class="nav-list">
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../brief-of-parts.html">实验内容的组织</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../video-links.html">教学视频资源</a>
  </li>
</ul>
  </li>
</ul>
  </li>
  <li class="nav-item" data-depth="0">
    <button class="nav-item-toggle"></button>
    <span class="nav-text">实验工具和环境</span>
<ul class="nav-list">
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../L02-lab-tools.html">实验工具和环境概述</a>
  </li>
  <li class="nav-item" data-depth="1">
    <button class="nav-item-toggle"></button>
    <span class="nav-text">实验前的准备工作</span>
<ul class="nav-list">
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../L0-install-software.html">安装软件</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../L0-download-resource.html">下载实验材料</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../L0-mooc-video.html">登录慕课平台</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../L0-welab-login.html">登录远程实验平台</a>
  </li>
</ul>
  </li>
  <li class="nav-item" data-depth="1">
    <button class="nav-item-toggle"></button>
    <span class="nav-text">设计工具</span>
<ul class="nav-list">
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../L01-guide.html">Quartus FPGA设计流程</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../L01c-quartus-revision.html">线上线下混合模式的工程设置</a>
  </li>
</ul>
  </li>
  <li class="nav-item" data-depth="1">
    <button class="nav-item-toggle"></button>
    <span class="nav-text">验证环境</span>
<ul class="nav-list">
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../L02-guide-remote.html">远程实验验证流程</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../L02-guide-local-welab.html">本地实验验证流程-WeLab版</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../L02-guide-local-julab.html">本地实验验证流程-JULAB版</a>
  </li>
</ul>
  </li>
</ul>
  </li>
  <li class="nav-item" data-depth="0">
<ul class="nav-list">
  <li class="nav-item" data-depth="1">
    <button class="nav-item-toggle"></button>
    <span class="nav-text">Verilog与逻辑电路实验</span>
<ul class="nav-list">
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="sv1-introduction.html">Verilog HDL概述</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="sv2-grammar.html">Verilog HDL语法概要</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="sv3-1-combinational.html">用assign持续赋值语句描述组合逻辑</a>
  </li>
  <li class="nav-item is-current-page" data-depth="2">
    <a class="nav-link" href="L11-tristate_mux.html">三态门和多路器实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="sv3-2-combinational.html">用always过程语句描述组合逻辑</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="sv5-hierarchical.html">层次化和参数化设计</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="L12-decoder.html">译码器实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="sv4-sequential.html">时序逻辑的Verilog HDL描述</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="L13-register_file.html">寄存器堆实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="L14-shift_led.html">流水灯与移位寄存器实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="L15-counter_divider.html">计数器与分频器实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="sv6-control.html">顺序控制逻辑的Verilog HDL描述</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="L16-led_pattern_controller.html">彩灯控制器实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="L17-stream_cipher.html">流密码器实验</a>
  </li>
</ul>
  </li>
</ul>
  </li>
  <li class="nav-item" data-depth="0">
<ul class="nav-list">
  <li class="nav-item" data-depth="1">
    <button class="nav-item-toggle"></button>
    <span class="nav-text">计算机组成实验</span>
<ul class="nav-list">
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../ca-docs/L21-add_sub_operation.html">加减运算电路实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../ca-docs/L22-arithmetic_logic_unit.html">算术逻辑单元实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../ca-docs/L23-single_cycle_datapath.html">单周期数据通路实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../ca-docs/L24-memory.html">存储器实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../ca-docs/L25-hardwire_controller.html">硬布线控制实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../ca-docs/L26-riscv_assembly.html">RISC-V汇编语言实验</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../ca-docs/L27-riscv_micro_architecture.html">RISC-V微架构实验</a>
  </li>
</ul>
  </li>
</ul>
  </li>
  <li class="nav-item" data-depth="0">
<ul class="nav-list">
  <li class="nav-item" data-depth="1">
    <button class="nav-item-toggle"></button>
    <span class="nav-text">RISC-V CPU设计实验</span>
<ul class="nav-list">
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../rv-docs/RV01-guide.html">实现ADDI指令</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../rv-docs/RV15-guide.html">实现整数运算指令</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../rv-docs/RV17-guide.html">实现访存指令和简单IO</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../rv-docs/RV23-guide.html">实现分支指令</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../rv-docs/RV23PL-guide.html">初步实现流水线</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../rv-docs/RV27-guide.html">支持27条指令</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../rv-docs/RV27PL1-guide.html">解决流水线数据冲突</a>
  </li>
  <li class="nav-item" data-depth="2">
    <a class="nav-link" href="../rv-docs/RV27PL2-guide.html">解决流水线控制冲突</a>
  </li>
</ul>
  </li>
</ul>
  </li>
</ul>
  </nav>
</div>
<div class="nav-panel-explore" data-panel="explore">
  <div class="context">
    <span class="title">RISC-V CPU设计实验教程</span>
    <span class="version">2023秋</span>
  </div>
  <ul class="components">
    <li class="component">
      <div class="title"><a href="../../../teach/index.html">FPGA实验云 ● 教师指南</a></div>
    </li>
    <li class="component is-current">
      <div class="title"><a href="../index.html">RISC-V CPU设计实验教程</a></div>
      <ul class="versions">
        <li class="version is-current is-latest">
          <a href="../index.html">2023秋</a>
        </li>
        <li class="version">
          <a href="../../v1.0/index.html">2023春</a>
        </li>
      </ul>
    </li>
  </ul>
</div>
    </div>
  </aside>
</div>
<main class="article">
<div class="toolbar" role="navigation">
<button class="nav-toggle"></button>
  <a href="../index.html" class="home-link"></a>
<nav class="breadcrumbs" aria-label="breadcrumbs">
  <ul>
    <li><a href="../index.html">RISC-V CPU设计实验教程</a></li>
    <li>Verilog与逻辑电路实验</li>
    <li><a href="L11-tristate_mux.html">三态门和多路器实验</a></li>
  </ul>
</nav>
<div class="page-versions">
  <button class="version-menu-toggle" title="Show other versions of page">2023秋</button>
  <div class="version-menu">
    <a class="version is-current" href="L11-tristate_mux.html">2023秋</a>
    <a class="version" href="../../v1.0/sv-docs/L11-tristate_mux.html">2023春</a>
  </div>
</div>
</div>
  <div class="content">
<aside class="toc sidebar" data-title="页内目录" data-levels="2">
  <div class="toc-menu"></div>
</aside>
<article class="doc">
<h1 class="page">三态门和多路器实验</h1>
<div class="sect1">
<h2 id="_实验目的"><a class="anchor" href="#_实验目的"></a>实验目的</h2>
<div class="sectionbody">
<div class="olist arabic">
<ol class="arabic">
<li>
<p>掌握三态门和多路器的特性，理解它们的共同点和不同点。</p>
</li>
<li>
<p>掌握用HDL描述三态门和多路器的方法。</p>
</li>
</ol>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_参考设计三态门"><a class="anchor" href="#_参考设计三态门"></a>参考设计：三态门</h2>
<div class="sectionbody">
<div class="paragraph">
<p>实验原理图如<a href="#fig-1">图 1</a>。</p>
</div>
<div id="fig-1" class="imageblock">
<div class="content">
<img src="_images/lab-image1.png" alt="image" width="350" height="203">
</div>
<div class="title">图 1. 三态门的虚拟面板</div>
</div>
<div class="paragraph">
<p><a href="#exa-11-1">例 1</a>给出了<a href="#fig-1">图 1</a>电路的Verilog设计。VirtualBoard模块的端口在实验环境的代码框架中已经介绍过，在以后的示例代码中，为节省篇幅，将不再重复端口声明部分。
模块的主体代码分为三个部分。第一部分将输入端口替换为一些内部信号，这些内部信号的命名与<a href="#fig-1">图 1</a>原理图中的符号对应，目的是使代码更易读。第二部分是逻辑设计，这里用条件表达式描述了三态逻辑，输出信号的名称也是采用了与原理图一致的符号，在第三部分将这些输出信号赋给LED指示灯的输出端口。</p>
</div>
<div id="exa-11-1" class="exampleblock">
<div class="title">例 1. 三态门的设计代码</div>
<div class="content">
<div class="listingblock">
<div class="content">
<pre class="highlightjs highlight"><code class="language-verilog hljs" data-lang="verilog">`default_nettype none 
module VirtualBoard (
    input  wire   CLOCK,      // 10 MHz Input Clock 
    input  wire  [19:0] PB,   // 20 Push Buttons, logical 1 when pressed
    input  wire  [35:0] S,    // 36 Switches
    output logic [35:0] L,    // 36 LEDs, drive logical 1 to light up
    output logic  [7:0] SD7,  // 8 common anode Seven-segment Display
    output logic  [7:0] SD6,
    output logic  [7:0] SD5,
    output logic  [7:0] SD4,
    output logic  [7:0] SD3,
    output logic  [7:0] SD2,
    output logic  [7:0] SD1,
    output logic  [7:0] SD0
); 

/****** Replace input ports with internal signals *******/
wire [2:0] data0  = S[2:0];
wire [2:0] data1  = S[5:3];
wire [2:0] data2  = S[8:6];
wire       oe0    = S[9];
wire       oe1    = S[10];
wire       oe2    = S[11];

/************* The logic of this experiment *************/
wire [2:0] out;
assign out = oe0 ? data0 : 3'bzzz;
assign out = oe1 ? data1 : 3'bzzz;
assign out = oe2 ? data2 : 3'bzzz;

/***** Internal signals assignment to output ports ******/
assign L[2:0]   = out;

endmodule</code></pre>
</div>
</div>
</div>
</div>
<div class="admonitionblock tip">
<table>
<tr>
<td class="icon">
<i class="fa icon-tip" title="提示"></i>
</td>
<td class="content">
<a href="#exa-11-1">例 1</a>及本书所有参考设计的代码可从开源项目托管网站下载，下载方法见<a href="../L0-download-resource.html" class="xref page">下载实验材料</a>。
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>读懂代码后用实验系统验证，通过验证理解三态门的特性和正确用法。考虑以下问题，并通过实验找出答案。</p>
</div>
<div class="paragraph">
<p>（1）如果有2个或2个以上的三态门同时打开，会有什么问题？</p>
</div>
<div class="paragraph">
<p>（2）三态门全都关闭时，总线上的状态应该是什么？实际显示又是什么？如何理解这个现象？</p>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_实验任务1二选一多路器"><a class="anchor" href="#_实验任务1二选一多路器"></a>实验任务1：二选一多路器</h2>
<div class="sectionbody">
<div class="paragraph">
<p>用两个二选一多路器代替三态门实现类似的功能，如<a href="#fig-2">图 2</a>。
具体要求如下。</p>
</div>
<div id="fig-2" class="imageblock">
<div class="content">
<img src="_images/lab-image2.png" alt="image" width="339" height="201">
</div>
<div class="title">图 2. 二选一多路器的虚拟面板</div>
</div>
<div class="paragraph">
<p>（1）用持续赋值语句和条件表达式描述二选一多路器，按照<a href="#fig-2">图 2</a>连接两个二选一多路器。</p>
</div>
<div class="paragraph">
<p>（2）为便于机器考核，要求DATA0、DATA1、DATA2和OUT所用的虚拟元件序号与<a href="#exa-11-1">例 1</a>相同，SEL0用OE0的开关，SEL1用OE1的开关。</p>
</div>
<div class="paragraph">
<p>（3）在实验系统验证设计的正确性；并分析与三态门的结果有什么异同。思考什么情况可以用多路器的方案代替三态门。</p>
</div>
<div class="admonitionblock caution">
<table>
<tr>
<td class="icon">
<i class="fa icon-caution" title="注意"></i>
</td>
<td class="content">
多级条件表达式或嵌套if-else语句描述的串行电路理论上会产生累加的电路时延，所以通常不提倡<a href="#fig-2">图 2</a>所示的级联设计。三路以上的多路选择器应采用case语句描述。
</td>
</tr>
</table>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_实验任务2与或门实现数据选择器"><a class="anchor" href="#_实验任务2与或门实现数据选择器"></a>实验任务2：与或门实现数据选择器</h2>
<div class="sectionbody">
<div class="paragraph">
<p>如果从电路结构的角度看，上面的二选一多路器是由与门、或门或反相器构成，如<a href="#fig-3">图 3</a>所示。</p>
</div>
<div id="fig-3" class="imageblock">
<div class="content">
<img src="_images/lab-image3.png" alt="插图：二选一多路器" width="153" height="97">
</div>
<div class="title">图 3. 二选一多路器的电路结构</div>
</div>
<div class="paragraph">
<p>如果将反相器去掉，增加一个选择信号，也可以实现数据选择的功能，如<a href="#fig-4">图 4</a>。常规的多路器总会选择某一路输出，也只能选择其中一路输出；<a href="#fig-4">图 4</a>数据选择器的特殊之处在于可以任何一路都不选择，也可以多路同时影响输出。</p>
</div>
<div id="fig-4" class="imageblock">
<div class="content">
<img src="_images/lab-image4.png" alt="插图：与或门选择器" width="160" height="97">
</div>
<div class="title">图 4. 与或门实现的二选一数据选择器</div>
</div>
<div class="paragraph">
<p>用类似的与或结构，可以增加输入通道的数量。实验任务的虚拟面板如<a href="#fig-5">图 5</a>所示，具体要求如下。</p>
</div>
<div id="fig-5" class="imageblock">
<div class="content">
<img src="_images/lab-image5.png" alt="image" width="335" height="165">
</div>
<div class="title">图 5. 与或门数据选择器的虚拟面板</div>
</div>
<div class="paragraph">
<p>（1）按照虚拟面板图中的电路结构用与或表达式描述3选1多路选择器。</p>
</div>
<div class="paragraph">
<p>图中“扩展”表示将1位的 <code>oe</code> 信号复制为3位，然后再和3位的 <code>data</code> 进行按位逻辑与运算。在Verilog中可以用并接、复制运算符描述“扩展”，如 <code>{3{oe0}}</code>。</p>
</div>
<div class="admonitionblock tip">
<table>
<tr>
<td class="icon">
<i class="fa icon-tip" title="提示"></i>
</td>
<td class="content">
尽管与或逻辑很简单，却有很多应用场合。在后面的实验中也会多次用到，应熟练掌握。
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>（2）为便于机器考核，输入输出所用的端口应与<a href="#exa-11-1">例 1</a>相同。</p>
</div>
<div class="paragraph">
<p>（2）用实验系统验证。
通过验证体会电路特性与前面两种方案的不同。</p>
</div>
<div class="sidebarblock text-center">
<div class="content">
<div class="title">许可 | License</div>
<div class="paragraph">
<p><a href="https://creativecommons.org/licenses/by-nc-sa/4.0/deed.zh">CC BY-NC-SA：署名-非商业性使用-相同方式共享 4.0 国际许可协议</a></p>
</div>
<div class="paragraph">
<p>作者：
肖铁军 &lt;<a href="mailto:xiaotiejun@foxmail.com.cn">xiaotiejun@foxmail.com.cn</a>&gt;</p>
</div>
</div>
</div>
</div>
</div>
</article>
  </div>
</main>
</div>
<footer class="footer">
  <p>This page was built using the Antora default UI.</p>
  <p>The source code for this UI is licensed under the terms of the MPL-2.0 license.</p>
</footer>
<script id="site-script" src="../../../_/js/site.js" data-ui-root-path="../../../_"></script>
<script async src="../../../_/js/vendor/highlight.js"></script>
  </body>
</html>
