# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do And_v1_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
