# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do mac_operator_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/mac_operator/mac_reg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:32:56 on May 15,2021
# vcom -reportprogress 300 -93 -work work D:/mac_operator/mac_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity mac_reg
# -- Compiling architecture SYN of mac_reg
# End time: 13:32:56 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/mac_operator/mac_operand.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:32:56 on May 15,2021
# vcom -reportprogress 300 -93 -work work D:/mac_operator/mac_operand.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mac_operand
# -- Compiling architecture rtl of mac_operand
# End time: 13:32:57 on May 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/mac_operator/mac_asp.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:32:57 on May 15,2021
# vcom -reportprogress 300 -93 -work work D:/mac_operator/mac_asp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mac_asp
# -- Compiling architecture rtl of mac_asp
# End time: 13:32:57 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work D:/mac_operator/simulation/modelsim/mac_asp.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:05 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/simulation/modelsim/mac_asp.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mac_asp_vhd_tst
# -- Compiling architecture mac_asp_arch of mac_asp_vhd_tst
# End time: 13:33:05 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:09 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mac_asp
# -- Compiling architecture rtl of mac_asp
# End time: 13:33:09 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:09 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mac_operand
# -- Compiling architecture rtl of mac_operand
# End time: 13:33:09 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:09 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity mac_reg
# -- Compiling architecture SYN of mac_reg
# End time: 13:33:09 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mac_asp_vhd_tst
# vsim work.mac_asp_vhd_tst 
# Start time: 13:33:18 on May 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mac_asp_vhd_tst(mac_asp_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mac_asp(rtl)
# Loading altera_mf.altera_mf_components
# Loading work.mac_reg(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading ieee.numeric_std(body)
# Loading work.mac_operand(rtl)
add wave -position insertpoint  \
sim:/mac_asp_vhd_tst/clk \
sim:/mac_asp_vhd_tst/final_index \
sim:/mac_asp_vhd_tst/initial_index \
sim:/mac_asp_vhd_tst/mac_val
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mac_asp_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mac_asp_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mac_asp_vhd_tst/i1
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 13:35:06 on May 15,2021, Elapsed time: 0:01:48
# Errors: 0, Warnings: 3
vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:38:12 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mac_asp
# -- Compiling architecture rtl of mac_asp
# End time: 13:38:12 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:38:12 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mac_operand
# -- Compiling architecture rtl of mac_operand
# End time: 13:38:12 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:38:12 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity mac_reg
# -- Compiling architecture SYN of mac_reg
# End time: 13:38:12 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:38:13 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mac_asp
# -- Compiling architecture rtl of mac_asp
# End time: 13:38:13 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:38:13 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mac_operand
# -- Compiling architecture rtl of mac_operand
# End time: 13:38:14 on May 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:38:14 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity mac_reg
# -- Compiling architecture SYN of mac_reg
# End time: 13:38:14 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/simulation/modelsim/mac_asp.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:38:17 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/simulation/modelsim/mac_asp.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mac_asp_vhd_tst
# -- Compiling architecture mac_asp_arch of mac_asp_vhd_tst
# End time: 13:38:17 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mac_asp_vhd_tst
# vsim work.mac_asp_vhd_tst 
# Start time: 13:38:23 on May 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mac_asp_vhd_tst(mac_asp_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mac_asp(rtl)
# Loading altera_mf.altera_mf_components
# Loading work.mac_reg(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading ieee.numeric_std(body)
# Loading work.mac_operand(rtl)
add wave -position insertpoint  \
sim:/mac_asp_vhd_tst/clk \
sim:/mac_asp_vhd_tst/final_index \
sim:/mac_asp_vhd_tst/initial_index \
sim:/mac_asp_vhd_tst/mac_val
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mac_asp_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mac_asp_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mac_asp_vhd_tst/i1
run
restart -f
add wave -position insertpoint  \
sim:/mac_asp_vhd_tst/i1/clk \
sim:/mac_asp_vhd_tst/i1/initial_index \
sim:/mac_asp_vhd_tst/i1/final_index \
sim:/mac_asp_vhd_tst/i1/mac_val \
sim:/mac_asp_vhd_tst/i1/index_val \
sim:/mac_asp_vhd_tst/i1/out_a \
sim:/mac_asp_vhd_tst/i1/out_b \
sim:/mac_asp_vhd_tst/i1/mac_val_temp
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mac_asp_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mac_asp_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mac_asp_vhd_tst/i1
quit -sim
# End time: 13:45:20 on May 15,2021, Elapsed time: 0:06:57
# Errors: 0, Warnings: 6
vcom -reportprogress 300 -work work D:/mac_operator/simulation/modelsim/mac_asp.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:45:22 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/simulation/modelsim/mac_asp.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mac_asp_vhd_tst
# -- Compiling architecture mac_asp_arch of mac_asp_vhd_tst
# End time: 13:45:23 on May 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/simulation/modelsim/mac_asp.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:45:24 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/simulation/modelsim/mac_asp.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mac_asp_vhd_tst
# -- Compiling architecture mac_asp_arch of mac_asp_vhd_tst
# End time: 13:45:24 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:45:28 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mac_asp
# -- Compiling architecture rtl of mac_asp
# End time: 13:45:28 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:45:28 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mac_operand
# -- Compiling architecture rtl of mac_operand
# End time: 13:45:28 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:45:28 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity mac_reg
# -- Compiling architecture SYN of mac_reg
# End time: 13:45:28 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mac_asp_vhd_tst
# vsim work.mac_asp_vhd_tst 
# Start time: 13:45:32 on May 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mac_asp_vhd_tst(mac_asp_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mac_asp(rtl)
# Loading altera_mf.altera_mf_components
# Loading work.mac_reg(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading ieee.numeric_std(body)
# Loading work.mac_operand(rtl)
add wave -position insertpoint  \
sim:/mac_asp_vhd_tst/i1/clk \
sim:/mac_asp_vhd_tst/i1/initial_index \
sim:/mac_asp_vhd_tst/i1/final_index \
sim:/mac_asp_vhd_tst/i1/mac_val \
sim:/mac_asp_vhd_tst/i1/index_val \
sim:/mac_asp_vhd_tst/i1/out_a \
sim:/mac_asp_vhd_tst/i1/out_b \
sim:/mac_asp_vhd_tst/i1/mac_val_temp
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mac_asp_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mac_asp_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mac_asp_vhd_tst/i1
quit -sim
# End time: 13:49:39 on May 15,2021, Elapsed time: 0:04:07
# Errors: 0, Warnings: 3
vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:01 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mac_asp
# -- Compiling architecture rtl of mac_asp
# End time: 13:50:01 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:01 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mac_operand
# -- Compiling architecture rtl of mac_operand
# End time: 13:50:01 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:01 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity mac_reg
# -- Compiling architecture SYN of mac_reg
# End time: 13:50:01 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/simulation/modelsim/mac_asp.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:06 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/simulation/modelsim/mac_asp.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mac_asp_vhd_tst
# -- Compiling architecture mac_asp_arch of mac_asp_vhd_tst
# End time: 13:50:06 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mac_asp_vhd_tst
# vsim work.mac_asp_vhd_tst 
# Start time: 13:50:13 on May 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mac_asp_vhd_tst(mac_asp_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mac_asp(rtl)
# Loading altera_mf.altera_mf_components
# Loading work.mac_reg(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading ieee.numeric_std(body)
# Loading work.mac_operand(rtl)
add wave -position insertpoint  \
sim:/mac_asp_vhd_tst/i1/clk \
sim:/mac_asp_vhd_tst/i1/initial_index \
sim:/mac_asp_vhd_tst/i1/final_index \
sim:/mac_asp_vhd_tst/i1/mac_val \
sim:/mac_asp_vhd_tst/i1/index_val \
sim:/mac_asp_vhd_tst/i1/out_a \
sim:/mac_asp_vhd_tst/i1/out_b \
sim:/mac_asp_vhd_tst/i1/mac_val_temp
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /mac_asp_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /mac_asp_vhd_tst/i1/reg_a/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 2  Instance: /mac_asp_vhd_tst/i1/reg_a/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /mac_asp_vhd_tst/i1/reg_a/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 2  Instance: /mac_asp_vhd_tst/i1/reg_a/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /mac_asp_vhd_tst/i1/reg_a/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 2  Instance: /mac_asp_vhd_tst/i1/reg_a/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /mac_asp_vhd_tst/i1/reg_b/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 2  Instance: /mac_asp_vhd_tst/i1/reg_b/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /mac_asp_vhd_tst/i1/reg_b/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 2  Instance: /mac_asp_vhd_tst/i1/reg_b/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /mac_asp_vhd_tst/i1/reg_b/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 2  Instance: /mac_asp_vhd_tst/i1/reg_b/altsyncram_component
quit -sim
# End time: 13:54:55 on May 15,2021, Elapsed time: 0:04:42
# Errors: 0, Warnings: 13
vcom -reportprogress 300 -work work D:/mac_operator/simulation/modelsim/mac_asp.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:54:59 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/simulation/modelsim/mac_asp.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mac_asp_vhd_tst
# -- Compiling architecture mac_asp_arch of mac_asp_vhd_tst
# End time: 13:55:00 on May 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:03 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mac_asp
# -- Compiling architecture rtl of mac_asp
# ** Warning: D:/mac_operator/mac_asp.vhd(38): (vcom-1013) Initial value of "index_val" depends on value of signal "initial_index".
# End time: 13:55:04 on May 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:04 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mac_operand
# -- Compiling architecture rtl of mac_operand
# End time: 13:55:04 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:04 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity mac_reg
# -- Compiling architecture SYN of mac_reg
# End time: 13:55:04 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:05 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mac_asp
# -- Compiling architecture rtl of mac_asp
# ** Warning: D:/mac_operator/mac_asp.vhd(38): (vcom-1013) Initial value of "index_val" depends on value of signal "initial_index".
# End time: 13:55:05 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:05 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mac_operand
# -- Compiling architecture rtl of mac_operand
# End time: 13:55:05 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:05 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity mac_reg
# -- Compiling architecture SYN of mac_reg
# End time: 13:55:05 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:36 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mac_asp
# -- Compiling architecture rtl of mac_asp
# ** Warning: D:/mac_operator/mac_asp.vhd(38): (vcom-1013) Initial value of "index_val" depends on value of signal "initial_index".
# End time: 13:55:37 on May 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:37 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mac_operand
# -- Compiling architecture rtl of mac_operand
# End time: 13:55:37 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:37 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity mac_reg
# -- Compiling architecture SYN of mac_reg
# End time: 13:55:37 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mac_asp_vhd_tst
# vsim work.mac_asp_vhd_tst 
# Start time: 13:55:41 on May 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mac_asp_vhd_tst(mac_asp_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mac_asp(rtl)
# Loading altera_mf.altera_mf_components
# Loading work.mac_reg(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading ieee.numeric_std(body)
# Loading work.mac_operand(rtl)
add wave -position insertpoint  \
sim:/mac_asp_vhd_tst/i1/clk \
sim:/mac_asp_vhd_tst/i1/initial_index \
sim:/mac_asp_vhd_tst/i1/final_index \
sim:/mac_asp_vhd_tst/i1/mac_val \
sim:/mac_asp_vhd_tst/i1/index_val \
sim:/mac_asp_vhd_tst/i1/out_a \
sim:/mac_asp_vhd_tst/i1/out_b \
sim:/mac_asp_vhd_tst/i1/mac_val_temp
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /mac_asp_vhd_tst/i1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /mac_asp_vhd_tst/i1/reg_a/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 2  Instance: /mac_asp_vhd_tst/i1/reg_a/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /mac_asp_vhd_tst/i1/reg_a/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 2  Instance: /mac_asp_vhd_tst/i1/reg_a/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /mac_asp_vhd_tst/i1/reg_a/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 2  Instance: /mac_asp_vhd_tst/i1/reg_a/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /mac_asp_vhd_tst/i1/reg_b/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 2  Instance: /mac_asp_vhd_tst/i1/reg_b/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /mac_asp_vhd_tst/i1/reg_b/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 2  Instance: /mac_asp_vhd_tst/i1/reg_b/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 2  Instance: /mac_asp_vhd_tst/i1/reg_b/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 10 ns  Iteration: 2  Instance: /mac_asp_vhd_tst/i1/reg_b/altsyncram_component
quit -sim
# End time: 13:56:24 on May 15,2021, Elapsed time: 0:00:43
# Errors: 0, Warnings: 13
vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:56:31 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mac_asp
# -- Compiling architecture rtl of mac_asp
# ** Error (suppressible): D:/mac_operator/mac_asp.vhd(38): (vcom-1272) Length of expected is 9; length of actual is 8.
# ** Error: D:/mac_operator/mac_asp.vhd(64): VHDL Compiler exiting
# End time: 13:56:31 on May 15,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:56:31 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mac_operand
# -- Compiling architecture rtl of mac_operand
# End time: 13:56:32 on May 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:56:32 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity mac_reg
# -- Compiling architecture SYN of mac_reg
# End time: 13:56:32 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:56:33 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mac_asp
# -- Compiling architecture rtl of mac_asp
# ** Error (suppressible): D:/mac_operator/mac_asp.vhd(38): (vcom-1272) Length of expected is 9; length of actual is 8.
# ** Error: D:/mac_operator/mac_asp.vhd(64): VHDL Compiler exiting
# End time: 13:56:33 on May 15,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:56:33 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mac_operand
# -- Compiling architecture rtl of mac_operand
# End time: 13:56:33 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:56:33 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity mac_reg
# -- Compiling architecture SYN of mac_reg
# End time: 13:56:33 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:56:46 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mac_asp
# -- Compiling architecture rtl of mac_asp
# End time: 13:56:46 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:56:46 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mac_operand
# -- Compiling architecture rtl of mac_operand
# End time: 13:56:46 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:56:46 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity mac_reg
# -- Compiling architecture SYN of mac_reg
# End time: 13:56:46 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:56:47 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mac_asp
# -- Compiling architecture rtl of mac_asp
# End time: 13:56:47 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:56:47 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mac_operand
# -- Compiling architecture rtl of mac_operand
# End time: 13:56:48 on May 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:56:48 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity mac_reg
# -- Compiling architecture SYN of mac_reg
# End time: 13:56:48 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/simulation/modelsim/mac_asp.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:56:52 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/simulation/modelsim/mac_asp.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mac_asp_vhd_tst
# -- Compiling architecture mac_asp_arch of mac_asp_vhd_tst
# End time: 13:56:52 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mac_asp_vhd_tst
# vsim work.mac_asp_vhd_tst 
# Start time: 13:56:56 on May 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mac_asp_vhd_tst(mac_asp_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mac_asp(rtl)
# Loading altera_mf.altera_mf_components
# Loading work.mac_reg(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading ieee.numeric_std(body)
# Loading work.mac_operand(rtl)
add wave -position insertpoint  \
sim:/mac_asp_vhd_tst/i1/clk \
sim:/mac_asp_vhd_tst/i1/initial_index \
sim:/mac_asp_vhd_tst/i1/final_index \
sim:/mac_asp_vhd_tst/i1/mac_val \
sim:/mac_asp_vhd_tst/i1/index_val \
sim:/mac_asp_vhd_tst/i1/out_a \
sim:/mac_asp_vhd_tst/i1/out_b \
sim:/mac_asp_vhd_tst/i1/mac_val_temp
run
quit -sim
# End time: 13:59:01 on May 15,2021, Elapsed time: 0:02:05
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/simulation/modelsim/mac_asp.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:08 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/simulation/modelsim/mac_asp.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mac_asp_vhd_tst
# -- Compiling architecture mac_asp_arch of mac_asp_vhd_tst
# End time: 13:59:08 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:12 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mac_asp
# ** Error: D:/mac_operator/mac_asp.vhd(11): (vcom-1136) Unknown identifier "to_unsigned".
# ** Error: D:/mac_operator/mac_asp.vhd(13): VHDL Compiler exiting
# End time: 13:59:12 on May 15,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:12 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mac_operand
# -- Compiling architecture rtl of mac_operand
# End time: 13:59:12 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:12 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity mac_reg
# -- Compiling architecture SYN of mac_reg
# End time: 13:59:12 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:13 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mac_asp
# ** Error: D:/mac_operator/mac_asp.vhd(11): (vcom-1136) Unknown identifier "to_unsigned".
# ** Error: D:/mac_operator/mac_asp.vhd(13): VHDL Compiler exiting
# End time: 13:59:13 on May 15,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:14 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mac_operand
# -- Compiling architecture rtl of mac_operand
# End time: 13:59:14 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:14 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity mac_reg
# -- Compiling architecture SYN of mac_reg
# End time: 13:59:14 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:40 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mac_asp
# -- Compiling architecture rtl of mac_asp
# End time: 13:59:40 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:40 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mac_operand
# -- Compiling architecture rtl of mac_operand
# End time: 13:59:40 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:40 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity mac_reg
# -- Compiling architecture SYN of mac_reg
# End time: 13:59:41 on May 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:42 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mac_asp
# -- Compiling architecture rtl of mac_asp
# End time: 13:59:42 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:42 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mac_operand
# -- Compiling architecture rtl of mac_operand
# End time: 13:59:42 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:42 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity mac_reg
# -- Compiling architecture SYN of mac_reg
# End time: 13:59:42 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:43 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mac_asp
# -- Compiling architecture rtl of mac_asp
# End time: 13:59:43 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:43 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mac_operand
# -- Compiling architecture rtl of mac_operand
# End time: 13:59:43 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:43 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity mac_reg
# -- Compiling architecture SYN of mac_reg
# End time: 13:59:44 on May 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/simulation/modelsim/mac_asp.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:48 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/simulation/modelsim/mac_asp.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mac_asp_vhd_tst
# -- Compiling architecture mac_asp_arch of mac_asp_vhd_tst
# End time: 13:59:48 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mac_asp_vhd_tst
# vsim work.mac_asp_vhd_tst 
# Start time: 13:59:52 on May 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mac_asp_vhd_tst(mac_asp_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.mac_asp(rtl)
# Loading altera_mf.altera_mf_components
# Loading work.mac_reg(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.mac_operand(rtl)
add wave -position insertpoint  \
sim:/mac_asp_vhd_tst/i1/clk \
sim:/mac_asp_vhd_tst/i1/initial_index \
sim:/mac_asp_vhd_tst/i1/final_index \
sim:/mac_asp_vhd_tst/i1/mac_val \
sim:/mac_asp_vhd_tst/i1/index_val \
sim:/mac_asp_vhd_tst/i1/out_a \
sim:/mac_asp_vhd_tst/i1/out_b \
sim:/mac_asp_vhd_tst/i1/mac_val_temp
run
quit -sim
# End time: 14:05:56 on May 15,2021, Elapsed time: 0:06:04
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/simulation/modelsim/mac_asp.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:05:58 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/simulation/modelsim/mac_asp.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mac_asp_vhd_tst
# -- Compiling architecture mac_asp_arch of mac_asp_vhd_tst
# End time: 14:05:58 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:06:02 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mac_asp
# -- Compiling architecture rtl of mac_asp
# End time: 14:06:02 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:06:02 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mac_operand
# -- Compiling architecture rtl of mac_operand
# End time: 14:06:02 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:06:02 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity mac_reg
# -- Compiling architecture SYN of mac_reg
# End time: 14:06:02 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_reg_2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:06:02 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_reg_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity mac_reg_2
# -- Compiling architecture SYN of mac_reg_2
# End time: 14:06:02 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/simulation/modelsim/mac_asp.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:06:07 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/simulation/modelsim/mac_asp.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mac_asp_vhd_tst
# -- Compiling architecture mac_asp_arch of mac_asp_vhd_tst
# End time: 14:06:07 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mac_asp_vhd_tst
# vsim work.mac_asp_vhd_tst 
# Start time: 14:06:11 on May 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mac_asp_vhd_tst(mac_asp_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.mac_asp(rtl)
# Loading altera_mf.altera_mf_components
# Loading work.mac_reg(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.mac_reg_2(syn)
# Loading work.mac_operand(rtl)
add wave -position insertpoint  \
sim:/mac_asp_vhd_tst/i1/clk \
sim:/mac_asp_vhd_tst/i1/initial_index \
sim:/mac_asp_vhd_tst/i1/final_index \
sim:/mac_asp_vhd_tst/i1/mac_val \
sim:/mac_asp_vhd_tst/i1/index_val \
sim:/mac_asp_vhd_tst/i1/out_a \
sim:/mac_asp_vhd_tst/i1/out_b \
sim:/mac_asp_vhd_tst/i1/mac_val_temp
run
# ** Warning: (vsim-7) Failed to open VHDL file "mac_reg_2.mif" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /mac_asp_vhd_tst/i1/reg_b/altsyncram_component
# ** Fatal: (vsim-7) Failed to open VHDL file "mac_reg_2.mif" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Process: /mac_asp_vhd_tst/i1/reg_b/altsyncram_component/MEMORY File: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd
# Fatal error in Process MEMORY at C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd line 40291
# 
# HDL call sequence:
# Stopped at C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 40291 Subprogram read_my_memory
# called from  C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 41910 Process MEMORY
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 40291 Subprogram read_my_memory
# called from  C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 41910 Process MEMORY
# 
quit -sim
# End time: 14:06:45 on May 15,2021, Elapsed time: 0:00:34
# Errors: 3, Warnings: 1
# Load canceled
vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:12 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mac_asp
# -- Compiling architecture rtl of mac_asp
# End time: 14:10:12 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:12 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mac_operand
# -- Compiling architecture rtl of mac_operand
# End time: 14:10:13 on May 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:13 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity mac_reg
# -- Compiling architecture SYN of mac_reg
# End time: 14:10:13 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_reg_2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:13 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_reg_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity mac_reg_2
# -- Compiling architecture SYN of mac_reg_2
# End time: 14:10:13 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:14 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mac_asp
# -- Compiling architecture rtl of mac_asp
# End time: 14:10:14 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:14 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mac_operand
# -- Compiling architecture rtl of mac_operand
# End time: 14:10:14 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:14 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity mac_reg
# -- Compiling architecture SYN of mac_reg
# End time: 14:10:14 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_reg_2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:15 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_reg_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity mac_reg_2
# -- Compiling architecture SYN of mac_reg_2
# End time: 14:10:15 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/simulation/modelsim/mac_asp.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:19 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/simulation/modelsim/mac_asp.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mac_asp_vhd_tst
# -- Compiling architecture mac_asp_arch of mac_asp_vhd_tst
# End time: 14:10:19 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mac_asp_vhd_tst
# vsim work.mac_asp_vhd_tst 
# Start time: 14:10:24 on May 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mac_asp_vhd_tst(mac_asp_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.mac_asp(rtl)
# Loading altera_mf.altera_mf_components
# Loading work.mac_reg(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.mac_reg_2(syn)
# Loading work.mac_operand(rtl)
add wave -position insertpoint  \
sim:/mac_asp_vhd_tst/i1/clk \
sim:/mac_asp_vhd_tst/i1/initial_index \
sim:/mac_asp_vhd_tst/i1/final_index \
sim:/mac_asp_vhd_tst/i1/mac_val \
sim:/mac_asp_vhd_tst/i1/index_val \
sim:/mac_asp_vhd_tst/i1/out_a \
sim:/mac_asp_vhd_tst/i1/out_b \
sim:/mac_asp_vhd_tst/i1/mac_val_temp
run
# ** Warning: (vsim-7) Failed to open VHDL file "mac_reg_2.mif" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /mac_asp_vhd_tst/i1/reg_b/altsyncram_component
# ** Fatal: (vsim-7) Failed to open VHDL file "mac_reg_2.mif" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Process: /mac_asp_vhd_tst/i1/reg_b/altsyncram_component/MEMORY File: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd
# Fatal error in Process MEMORY at C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd line 40291
# 
# HDL call sequence:
# Stopped at C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 40291 Subprogram read_my_memory
# called from  C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 41910 Process MEMORY
# 
quit -sim
# End time: 14:13:09 on May 15,2021, Elapsed time: 0:02:45
# Errors: 2, Warnings: 1
vcom -reportprogress 300 -work work D:/mac_operator/simulation/modelsim/mac_asp.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:11 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/simulation/modelsim/mac_asp.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mac_asp_vhd_tst
# -- Compiling architecture mac_asp_arch of mac_asp_vhd_tst
# End time: 14:13:12 on May 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:16 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_asp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mac_asp
# -- Compiling architecture rtl of mac_asp
# End time: 14:13:16 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:16 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_operand.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity mac_operand
# -- Compiling architecture rtl of mac_operand
# End time: 14:13:16 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:16 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity mac_reg
# -- Compiling architecture SYN of mac_reg
# End time: 14:13:17 on May 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work D:/mac_operator/mac_reg_2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:17 on May 15,2021
# vcom -reportprogress 300 -work work D:/mac_operator/mac_reg_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity mac_reg_2
# -- Compiling architecture SYN of mac_reg_2
# End time: 14:13:17 on May 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mac_asp_vhd_tst
# vsim work.mac_asp_vhd_tst 
# Start time: 14:13:20 on May 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mac_asp_vhd_tst(mac_asp_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.mac_asp(rtl)
# Loading altera_mf.altera_mf_components
# Loading work.mac_reg(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.mac_reg_2(syn)
# Loading work.mac_operand(rtl)
add wave -position insertpoint  \
sim:/mac_asp_vhd_tst/i1/clk \
sim:/mac_asp_vhd_tst/i1/initial_index \
sim:/mac_asp_vhd_tst/i1/final_index \
sim:/mac_asp_vhd_tst/i1/mac_val \
sim:/mac_asp_vhd_tst/i1/index_val \
sim:/mac_asp_vhd_tst/i1/out_a \
sim:/mac_asp_vhd_tst/i1/out_b \
sim:/mac_asp_vhd_tst/i1/mac_val_temp
run
run
# End time: 14:15:02 on May 15,2021, Elapsed time: 0:01:42
# Errors: 0, Warnings: 0
