This filter is based on the one from FPGA4student. https://www.fpga4student.com/2017/01/a-low-pass-fir-filter-in-vhdl.html

The testbench is modified with a 125MHZ sampling frequency. It should be correct.

Put the input txt file under the project folder and the work folder under it.

Both the input and output can be checked in modelsim but the output seemed unfiltered, needs double check.