Loading plugins phase: Elapsed time ==> 0s.440ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Grast\OneDrive - Aarhus universitet\4. Semester\PRJ\TargetCtrlApp\TargetCtrlApp.cydsn\TargetCtrlApp.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Grast\OneDrive - Aarhus universitet\4. Semester\PRJ\TargetCtrlApp\TargetCtrlApp.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0032: warning: Clock Warning: (timer_clock_2's accuracy range '12 MHz +/- 1%, (11.88 MHz - 12.12 MHz)' is not within the specified tolerance range '10 MHz +/- 5%, (9.5 MHz - 10.5 MHz)'.).
 * C:\Users\Grast\OneDrive - Aarhus universitet\4. Semester\PRJ\TargetCtrlApp\TargetCtrlApp.cydsn\TargetCtrlApp.cydwr (timer_clock_2)
 * C:\Users\Grast\OneDrive - Aarhus universitet\4. Semester\PRJ\TargetCtrlApp\TargetCtrlApp.cydsn\TopDesign\TopDesign.cysch (Instance:timer_clock_2)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.998ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.140ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  TargetCtrlApp.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Grast\OneDrive - Aarhus universitet\4. Semester\PRJ\TargetCtrlApp\TargetCtrlApp.cydsn\TargetCtrlApp.cyprj -dcpsoc3 TargetCtrlApp.v -verilog
======================================================================

======================================================================
Compiling:  TargetCtrlApp.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Grast\OneDrive - Aarhus universitet\4. Semester\PRJ\TargetCtrlApp\TargetCtrlApp.cydsn\TargetCtrlApp.cyprj -dcpsoc3 TargetCtrlApp.v -verilog
======================================================================

======================================================================
Compiling:  TargetCtrlApp.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Grast\OneDrive - Aarhus universitet\4. Semester\PRJ\TargetCtrlApp\TargetCtrlApp.cydsn\TargetCtrlApp.cyprj -dcpsoc3 -verilog TargetCtrlApp.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue May 28 14:08:58 2019


======================================================================
Compiling:  TargetCtrlApp.v
Program  :   vpp
Options  :    -yv2 -q10 TargetCtrlApp.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue May 28 14:08:58 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'TargetCtrlApp.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  TargetCtrlApp.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Grast\OneDrive - Aarhus universitet\4. Semester\PRJ\TargetCtrlApp\TargetCtrlApp.cydsn\TargetCtrlApp.cyprj -dcpsoc3 -verilog TargetCtrlApp.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue May 28 14:09:01 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Grast\OneDrive - Aarhus universitet\4. Semester\PRJ\TargetCtrlApp\TargetCtrlApp.cydsn\codegentemp\TargetCtrlApp.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Grast\OneDrive - Aarhus universitet\4. Semester\PRJ\TargetCtrlApp\TargetCtrlApp.cydsn\codegentemp\TargetCtrlApp.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  TargetCtrlApp.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Grast\OneDrive - Aarhus universitet\4. Semester\PRJ\TargetCtrlApp\TargetCtrlApp.cydsn\TargetCtrlApp.cyprj -dcpsoc3 -verilog TargetCtrlApp.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue May 28 14:09:04 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Grast\OneDrive - Aarhus universitet\4. Semester\PRJ\TargetCtrlApp\TargetCtrlApp.cydsn\codegentemp\TargetCtrlApp.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Grast\OneDrive - Aarhus universitet\4. Semester\PRJ\TargetCtrlApp\TargetCtrlApp.cydsn\codegentemp\TargetCtrlApp.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Timer_Sonar:Net_260\
	Net_185
	Net_190
	\Timer_Sonar:Net_53\
	\Timer_Sonar:TimerUDB:ctrl_ten\
	\Timer_Sonar:TimerUDB:ctrl_cmode_0\
	\Timer_Sonar:TimerUDB:ctrl_tmode_1\
	\Timer_Sonar:TimerUDB:ctrl_tmode_0\
	\Timer_Sonar:TimerUDB:ctrl_ic_1\
	\Timer_Sonar:TimerUDB:ctrl_ic_0\
	Net_189
	\Timer_Sonar:TimerUDB:zeros_3\
	\Timer_Sonar:Net_102\
	\Timer_Sonar:Net_266\
	\UART_Sonar:BUART:reset_sr\
	Net_58
	\UART_Sonar:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_Sonar:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_Sonar:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_Sonar:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_53
	\UART_Sonar:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_Sonar:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_Sonar:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_Sonar:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_Sonar:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_Sonar:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_Sonar:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_Sonar:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_Sonar:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_Sonar:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_Sonar:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_Sonar:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_Sonar:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_Sonar:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_Sonar:BUART:sRX:MODULE_5:lt\
	\UART_Sonar:BUART:sRX:MODULE_5:eq\
	\UART_Sonar:BUART:sRX:MODULE_5:gt\
	\UART_Sonar:BUART:sRX:MODULE_5:gte\
	\UART_Sonar:BUART:sRX:MODULE_5:lte\
	\PWM_Motor_Control:PWMUDB:km_run\
	\PWM_Motor_Control:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Motor_Control:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Motor_Control:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Motor_Control:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Motor_Control:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Motor_Control:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Motor_Control:PWMUDB:capt_rising\
	\PWM_Motor_Control:PWMUDB:capt_falling\
	\PWM_Motor_Control:PWMUDB:trig_rise\
	\PWM_Motor_Control:PWMUDB:trig_fall\
	\PWM_Motor_Control:PWMUDB:sc_kill\
	\PWM_Motor_Control:PWMUDB:min_kill\
	\PWM_Motor_Control:PWMUDB:km_tc\
	\PWM_Motor_Control:PWMUDB:db_tc\
	\PWM_Motor_Control:PWMUDB:dith_sel\
	\PWM_Motor_Control:PWMUDB:compare2\
	\PWM_Motor_Control:Net_101\
	Net_184
	Net_170
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_31\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_30\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_29\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_28\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_27\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_26\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_25\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_24\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_23\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_22\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_21\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_20\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_19\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_18\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_17\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_16\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_15\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_14\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_13\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_12\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_11\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_10\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_9\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_8\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_7\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_6\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_5\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_4\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_3\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_2\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_1\
	\PWM_Motor_Control:PWMUDB:MODULE_6:b_0\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_171
	Net_168
	\PWM_Motor_Control:Net_113\
	\PWM_Motor_Control:Net_107\
	\PWM_Motor_Control:Net_114\
	\PWM_TimeOut:PWMUDB:km_run\
	\PWM_TimeOut:PWMUDB:ctrl_cmpmode2_2\
	\PWM_TimeOut:PWMUDB:ctrl_cmpmode2_1\
	\PWM_TimeOut:PWMUDB:ctrl_cmpmode2_0\
	\PWM_TimeOut:PWMUDB:ctrl_cmpmode1_2\
	\PWM_TimeOut:PWMUDB:ctrl_cmpmode1_1\
	\PWM_TimeOut:PWMUDB:ctrl_cmpmode1_0\
	\PWM_TimeOut:PWMUDB:capt_rising\
	\PWM_TimeOut:PWMUDB:capt_falling\
	\PWM_TimeOut:PWMUDB:trig_rise\
	\PWM_TimeOut:PWMUDB:trig_fall\
	\PWM_TimeOut:PWMUDB:sc_kill\
	\PWM_TimeOut:PWMUDB:min_kill\
	\PWM_TimeOut:PWMUDB:km_tc\
	\PWM_TimeOut:PWMUDB:db_tc\
	\PWM_TimeOut:PWMUDB:dith_sel\
	\PWM_TimeOut:PWMUDB:compare2\
	\PWM_TimeOut:Net_101\
	Net_314
	Net_315
	\PWM_TimeOut:PWMUDB:MODULE_7:b_31\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_30\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_29\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_28\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_27\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_26\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_25\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_24\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_23\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_22\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_21\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_20\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_19\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_18\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_17\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_16\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_15\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_14\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_13\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_12\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_11\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_10\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_9\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_8\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_7\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_6\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_5\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_4\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_3\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_2\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_1\
	\PWM_TimeOut:PWMUDB:MODULE_7:b_0\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_316
	Net_313
	\PWM_TimeOut:Net_113\
	\PWM_TimeOut:Net_107\
	\PWM_TimeOut:Net_114\
	\ADC_DelSig:Net_268\
	\ADC_DelSig:Net_270\
	Net_422

    Synthesized names
	\PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_2\
	\PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_2\

Deleted 311 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to Net_5
Aliasing \Timer_Sonar:TimerUDB:ctrl_cmode_1\ to Net_5
Aliasing \Timer_Sonar:TimerUDB:trigger_enable\ to one
Aliasing \Timer_Sonar:TimerUDB:status_6\ to Net_5
Aliasing \Timer_Sonar:TimerUDB:status_5\ to Net_5
Aliasing \Timer_Sonar:TimerUDB:status_4\ to Net_5
Aliasing \Timer_Sonar:TimerUDB:status_0\ to \Timer_Sonar:TimerUDB:tc_i\
Aliasing tmpOE__Pin_Sonar_Trig_net_0 to one
Aliasing \UART_Sonar:BUART:tx_hd_send_break\ to Net_5
Aliasing \UART_Sonar:BUART:HalfDuplexSend\ to Net_5
Aliasing \UART_Sonar:BUART:FinalParityType_1\ to Net_5
Aliasing \UART_Sonar:BUART:FinalParityType_0\ to Net_5
Aliasing \UART_Sonar:BUART:FinalAddrMode_2\ to Net_5
Aliasing \UART_Sonar:BUART:FinalAddrMode_1\ to Net_5
Aliasing \UART_Sonar:BUART:FinalAddrMode_0\ to Net_5
Aliasing \UART_Sonar:BUART:tx_ctrl_mark\ to Net_5
Aliasing \UART_Sonar:BUART:tx_status_6\ to Net_5
Aliasing \UART_Sonar:BUART:tx_status_5\ to Net_5
Aliasing \UART_Sonar:BUART:tx_status_4\ to Net_5
Aliasing \UART_Sonar:BUART:rx_count7_bit8_wire\ to Net_5
Aliasing \UART_Sonar:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_Sonar:BUART:sRX:s23Poll:MODIN2_1\ to \UART_Sonar:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_Sonar:BUART:sRX:s23Poll:MODIN2_0\ to \UART_Sonar:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_Sonar:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to Net_5
Aliasing \UART_Sonar:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing \UART_Sonar:BUART:sRX:s23Poll:MODIN3_1\ to \UART_Sonar:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_Sonar:BUART:sRX:s23Poll:MODIN3_0\ to \UART_Sonar:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_Sonar:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \UART_Sonar:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to Net_5
Aliasing \UART_Sonar:BUART:rx_status_1\ to Net_5
Aliasing \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:newa_6\ to Net_5
Aliasing \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:newa_5\ to Net_5
Aliasing \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:newa_4\ to Net_5
Aliasing \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:newb_6\ to Net_5
Aliasing \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:newb_5\ to Net_5
Aliasing \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:newb_4\ to Net_5
Aliasing \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:newb_3\ to Net_5
Aliasing \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:newb_0\ to Net_5
Aliasing \UART_Sonar:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx1_net_0 to one
Aliasing tmpOE__Tx1_net_0 to one
Aliasing tmpOE__Pin_Sonar_Echo_net_0 to one
Aliasing tmpOE__Pin_Motor_Backwards_net_0 to one
Aliasing tmpOE__Pin_Motor_Control_net_0 to one
Aliasing tmpOE__Pin_Motor_Forward_net_0 to one
Aliasing \PWM_Motor_Control:PWMUDB:hwCapture\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:trig_out\ to one
Aliasing Net_166 to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:runmode_enable\\S\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:ltch_kill_reg\\R\ to \PWM_Motor_Control:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motor_Control:PWMUDB:ltch_kill_reg\\S\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:min_kill_reg\\R\ to \PWM_Motor_Control:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motor_Control:PWMUDB:min_kill_reg\\S\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:final_kill\ to one
Aliasing \PWM_Motor_Control:PWMUDB:dith_count_1\\R\ to \PWM_Motor_Control:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motor_Control:PWMUDB:dith_count_1\\S\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:dith_count_0\\R\ to \PWM_Motor_Control:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motor_Control:PWMUDB:dith_count_0\\S\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:status_6\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:status_4\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:cmp2\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:cmp1_status_reg\\R\ to \PWM_Motor_Control:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motor_Control:PWMUDB:cmp1_status_reg\\S\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:cmp2_status_reg\\R\ to \PWM_Motor_Control:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motor_Control:PWMUDB:cmp2_status_reg\\S\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:final_kill_reg\\R\ to \PWM_Motor_Control:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motor_Control:PWMUDB:final_kill_reg\\S\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:cs_addr_0\ to \PWM_Motor_Control:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motor_Control:PWMUDB:pwm1_i\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:pwm2_i\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_23\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_22\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_21\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_20\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_19\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_18\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_17\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_16\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_15\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_14\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_13\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_12\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_11\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_10\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_9\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_8\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_7\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_6\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_5\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_4\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_3\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_2\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing Net_12 to Net_5
Aliasing \PWM_TimeOut:PWMUDB:hwCapture\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:trig_out\ to one
Aliasing \PWM_TimeOut:PWMUDB:runmode_enable\\S\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:ltch_kill_reg\\R\ to \PWM_TimeOut:PWMUDB:runmode_enable\\R\
Aliasing \PWM_TimeOut:PWMUDB:ltch_kill_reg\\S\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:min_kill_reg\\R\ to \PWM_TimeOut:PWMUDB:runmode_enable\\R\
Aliasing \PWM_TimeOut:PWMUDB:min_kill_reg\\S\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:final_kill\ to one
Aliasing \PWM_TimeOut:PWMUDB:dith_count_1\\R\ to \PWM_TimeOut:PWMUDB:runmode_enable\\R\
Aliasing \PWM_TimeOut:PWMUDB:dith_count_1\\S\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:dith_count_0\\R\ to \PWM_TimeOut:PWMUDB:runmode_enable\\R\
Aliasing \PWM_TimeOut:PWMUDB:dith_count_0\\S\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:status_6\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:status_4\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:cmp2\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:cmp1_status_reg\\R\ to \PWM_TimeOut:PWMUDB:runmode_enable\\R\
Aliasing \PWM_TimeOut:PWMUDB:cmp1_status_reg\\S\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:cmp2_status_reg\\R\ to \PWM_TimeOut:PWMUDB:runmode_enable\\R\
Aliasing \PWM_TimeOut:PWMUDB:cmp2_status_reg\\S\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:final_kill_reg\\R\ to \PWM_TimeOut:PWMUDB:runmode_enable\\R\
Aliasing \PWM_TimeOut:PWMUDB:final_kill_reg\\S\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:cs_addr_0\ to \PWM_TimeOut:PWMUDB:runmode_enable\\R\
Aliasing \PWM_TimeOut:PWMUDB:pwm1_i\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:pwm2_i\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_23\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_22\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_21\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_20\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_19\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_18\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_17\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_16\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_15\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_14\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_13\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_12\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_11\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_10\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_9\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_8\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_7\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_6\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_5\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_4\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_3\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_2\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \ADC_DelSig:Net_482\ to Net_5
Aliasing \ADC_DelSig:Net_252\ to Net_5
Aliasing \ADC_DelSig:soc\ to one
Aliasing tmpOE__Pin_ADC_2_net_0 to one
Aliasing tmpOE__Pin_ADC_1_net_0 to one
Aliasing Net_394 to Net_5
Aliasing \Timer_GameCounter:Net_260\ to Net_5
Aliasing \Timer_GameCounter:Net_102\ to one
Aliasing tmpOE__Pin_StartGame_net_0 to one
Aliasing \Timer_Sonar:TimerUDB:capture_last\\D\ to Net_5
Aliasing \Timer_Sonar:TimerUDB:hwEnable_reg\\D\ to \Timer_Sonar:TimerUDB:run_mode\
Aliasing \Timer_Sonar:TimerUDB:capture_out_reg_i\\D\ to \Timer_Sonar:TimerUDB:capt_fifo_load_int\
Aliasing \UART_Sonar:BUART:reset_reg\\D\ to Net_5
Aliasing \UART_Sonar:BUART:rx_break_status\\D\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_Motor_Control:PWMUDB:prevCapture\\D\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:trig_last\\D\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_Motor_Control:PWMUDB:prevCompare1\\D\ to \PWM_Motor_Control:PWMUDB:pwm_temp\
Aliasing \PWM_Motor_Control:PWMUDB:tc_i_reg\\D\ to \PWM_Motor_Control:PWMUDB:status_2\
Aliasing \PWM_TimeOut:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_TimeOut:PWMUDB:prevCapture\\D\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:trig_last\\D\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_TimeOut:PWMUDB:prevCompare1\\D\ to \PWM_TimeOut:PWMUDB:pwm_temp\
Aliasing \PWM_TimeOut:PWMUDB:tc_i_reg\\D\ to \PWM_TimeOut:PWMUDB:status_2\
Removing Lhs of wire zero[14] = Net_5[2]
Removing Lhs of wire \Timer_Sonar:TimerUDB:ctrl_enable\[23] = \Timer_Sonar:TimerUDB:control_7\[15]
Removing Lhs of wire \Timer_Sonar:TimerUDB:ctrl_cmode_1\[25] = Net_5[2]
Removing Rhs of wire \Timer_Sonar:TimerUDB:timer_enable\[34] = \Timer_Sonar:TimerUDB:runmode_enable\[46]
Removing Rhs of wire \Timer_Sonar:TimerUDB:run_mode\[35] = \Timer_Sonar:TimerUDB:hwEnable\[36]
Removing Lhs of wire \Timer_Sonar:TimerUDB:run_mode\[35] = \Timer_Sonar:TimerUDB:control_7\[15]
Removing Lhs of wire \Timer_Sonar:TimerUDB:trigger_enable\[38] = one[9]
Removing Lhs of wire \Timer_Sonar:TimerUDB:tc_i\[40] = \Timer_Sonar:TimerUDB:status_tc\[37]
Removing Lhs of wire \Timer_Sonar:TimerUDB:capt_fifo_load_int\[45] = \Timer_Sonar:TimerUDB:capt_fifo_load\[33]
Removing Lhs of wire \Timer_Sonar:TimerUDB:status_6\[48] = Net_5[2]
Removing Lhs of wire \Timer_Sonar:TimerUDB:status_5\[49] = Net_5[2]
Removing Lhs of wire \Timer_Sonar:TimerUDB:status_4\[50] = Net_5[2]
Removing Lhs of wire \Timer_Sonar:TimerUDB:status_0\[51] = \Timer_Sonar:TimerUDB:status_tc\[37]
Removing Lhs of wire \Timer_Sonar:TimerUDB:status_1\[52] = \Timer_Sonar:TimerUDB:capt_fifo_load\[33]
Removing Rhs of wire \Timer_Sonar:TimerUDB:status_2\[53] = \Timer_Sonar:TimerUDB:fifo_full\[54]
Removing Rhs of wire \Timer_Sonar:TimerUDB:status_3\[55] = \Timer_Sonar:TimerUDB:fifo_nempty\[56]
Removing Lhs of wire \Timer_Sonar:TimerUDB:cs_addr_2\[58] = Net_5[2]
Removing Lhs of wire \Timer_Sonar:TimerUDB:cs_addr_1\[59] = \Timer_Sonar:TimerUDB:trig_reg\[47]
Removing Lhs of wire \Timer_Sonar:TimerUDB:cs_addr_0\[60] = \Timer_Sonar:TimerUDB:per_zero\[39]
Removing Lhs of wire tmpOE__Pin_Sonar_Trig_net_0[191] = one[9]
Removing Lhs of wire \UART_Sonar:Net_61\[198] = \UART_Sonar:Net_9\[197]
Removing Lhs of wire \UART_Sonar:BUART:tx_hd_send_break\[202] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:HalfDuplexSend\[203] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:FinalParityType_1\[204] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:FinalParityType_0\[205] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:FinalAddrMode_2\[206] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:FinalAddrMode_1\[207] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:FinalAddrMode_0\[208] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:tx_ctrl_mark\[209] = Net_5[2]
Removing Rhs of wire Net_59[216] = \UART_Sonar:BUART:rx_interrupt_out\[217]
Removing Rhs of wire \UART_Sonar:BUART:tx_bitclk_enable_pre\[221] = \UART_Sonar:BUART:tx_bitclk_dp\[257]
Removing Lhs of wire \UART_Sonar:BUART:tx_counter_tc\[267] = \UART_Sonar:BUART:tx_counter_dp\[258]
Removing Lhs of wire \UART_Sonar:BUART:tx_status_6\[268] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:tx_status_5\[269] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:tx_status_4\[270] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:tx_status_1\[272] = \UART_Sonar:BUART:tx_fifo_empty\[235]
Removing Lhs of wire \UART_Sonar:BUART:tx_status_3\[274] = \UART_Sonar:BUART:tx_fifo_notfull\[234]
Removing Lhs of wire \UART_Sonar:BUART:rx_count7_bit8_wire\[334] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[342] = \UART_Sonar:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[353]
Removing Lhs of wire \UART_Sonar:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[344] = \UART_Sonar:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[354]
Removing Lhs of wire \UART_Sonar:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[345] = \UART_Sonar:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[370]
Removing Lhs of wire \UART_Sonar:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[346] = \UART_Sonar:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[384]
Removing Lhs of wire \UART_Sonar:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[347] = \UART_Sonar:BUART:sRX:s23Poll:MODIN1_1\[348]
Removing Lhs of wire \UART_Sonar:BUART:sRX:s23Poll:MODIN1_1\[348] = \UART_Sonar:BUART:pollcount_1\[340]
Removing Lhs of wire \UART_Sonar:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[349] = \UART_Sonar:BUART:sRX:s23Poll:MODIN1_0\[350]
Removing Lhs of wire \UART_Sonar:BUART:sRX:s23Poll:MODIN1_0\[350] = \UART_Sonar:BUART:pollcount_0\[343]
Removing Lhs of wire \UART_Sonar:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[356] = one[9]
Removing Lhs of wire \UART_Sonar:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[357] = one[9]
Removing Lhs of wire \UART_Sonar:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[358] = \UART_Sonar:BUART:pollcount_1\[340]
Removing Lhs of wire \UART_Sonar:BUART:sRX:s23Poll:MODIN2_1\[359] = \UART_Sonar:BUART:pollcount_1\[340]
Removing Lhs of wire \UART_Sonar:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[360] = \UART_Sonar:BUART:pollcount_0\[343]
Removing Lhs of wire \UART_Sonar:BUART:sRX:s23Poll:MODIN2_0\[361] = \UART_Sonar:BUART:pollcount_0\[343]
Removing Lhs of wire \UART_Sonar:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[362] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[363] = one[9]
Removing Lhs of wire \UART_Sonar:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[364] = \UART_Sonar:BUART:pollcount_1\[340]
Removing Lhs of wire \UART_Sonar:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[365] = \UART_Sonar:BUART:pollcount_0\[343]
Removing Lhs of wire \UART_Sonar:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[366] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[367] = one[9]
Removing Lhs of wire \UART_Sonar:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[372] = \UART_Sonar:BUART:pollcount_1\[340]
Removing Lhs of wire \UART_Sonar:BUART:sRX:s23Poll:MODIN3_1\[373] = \UART_Sonar:BUART:pollcount_1\[340]
Removing Lhs of wire \UART_Sonar:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[374] = \UART_Sonar:BUART:pollcount_0\[343]
Removing Lhs of wire \UART_Sonar:BUART:sRX:s23Poll:MODIN3_0\[375] = \UART_Sonar:BUART:pollcount_0\[343]
Removing Lhs of wire \UART_Sonar:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[376] = one[9]
Removing Lhs of wire \UART_Sonar:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[377] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[378] = \UART_Sonar:BUART:pollcount_1\[340]
Removing Lhs of wire \UART_Sonar:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[379] = \UART_Sonar:BUART:pollcount_0\[343]
Removing Lhs of wire \UART_Sonar:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[380] = one[9]
Removing Lhs of wire \UART_Sonar:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[381] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:rx_status_1\[388] = Net_5[2]
Removing Rhs of wire \UART_Sonar:BUART:rx_status_2\[389] = \UART_Sonar:BUART:rx_parity_error_status\[390]
Removing Rhs of wire \UART_Sonar:BUART:rx_status_3\[391] = \UART_Sonar:BUART:rx_stop_bit_error\[392]
Removing Lhs of wire \UART_Sonar:BUART:sRX:cmp_vv_vv_MODGEN_4\[402] = \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:lta_0\[451]
Removing Lhs of wire \UART_Sonar:BUART:sRX:cmp_vv_vv_MODGEN_5\[406] = \UART_Sonar:BUART:sRX:MODULE_5:g1:a0:xneq\[473]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:newa_6\[407] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:newa_5\[408] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:newa_4\[409] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:newa_3\[410] = \UART_Sonar:BUART:sRX:MODIN4_6\[411]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODIN4_6\[411] = \UART_Sonar:BUART:rx_count_6\[329]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:newa_2\[412] = \UART_Sonar:BUART:sRX:MODIN4_5\[413]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODIN4_5\[413] = \UART_Sonar:BUART:rx_count_5\[330]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:newa_1\[414] = \UART_Sonar:BUART:sRX:MODIN4_4\[415]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODIN4_4\[415] = \UART_Sonar:BUART:rx_count_4\[331]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:newa_0\[416] = \UART_Sonar:BUART:sRX:MODIN4_3\[417]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODIN4_3\[417] = \UART_Sonar:BUART:rx_count_3\[332]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:newb_6\[418] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:newb_5\[419] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:newb_4\[420] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:newb_3\[421] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:newb_2\[422] = one[9]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:newb_1\[423] = one[9]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:newb_0\[424] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:dataa_6\[425] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:dataa_5\[426] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:dataa_4\[427] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:dataa_3\[428] = \UART_Sonar:BUART:rx_count_6\[329]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:dataa_2\[429] = \UART_Sonar:BUART:rx_count_5\[330]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:dataa_1\[430] = \UART_Sonar:BUART:rx_count_4\[331]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:dataa_0\[431] = \UART_Sonar:BUART:rx_count_3\[332]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:datab_6\[432] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:datab_5\[433] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:datab_4\[434] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:datab_3\[435] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:datab_2\[436] = one[9]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:datab_1\[437] = one[9]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_4:g2:a0:datab_0\[438] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_5:g1:a0:newa_0\[453] = \UART_Sonar:BUART:rx_postpoll\[288]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_5:g1:a0:newb_0\[454] = \UART_Sonar:BUART:rx_parity_bit\[405]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_5:g1:a0:dataa_0\[455] = \UART_Sonar:BUART:rx_postpoll\[288]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_5:g1:a0:datab_0\[456] = \UART_Sonar:BUART:rx_parity_bit\[405]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[457] = \UART_Sonar:BUART:rx_postpoll\[288]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[458] = \UART_Sonar:BUART:rx_parity_bit\[405]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[460] = one[9]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[461] = \UART_Sonar:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[459]
Removing Lhs of wire \UART_Sonar:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[462] = \UART_Sonar:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[459]
Removing Lhs of wire tmpOE__Rx1_net_0[484] = one[9]
Removing Lhs of wire tmpOE__Tx1_net_0[489] = one[9]
Removing Lhs of wire tmpOE__Pin_Sonar_Echo_net_0[496] = one[9]
Removing Lhs of wire tmpOE__Pin_Motor_Backwards_net_0[502] = one[9]
Removing Lhs of wire tmpOE__Pin_Motor_Control_net_0[508] = one[9]
Removing Rhs of wire Net_169[509] = \PWM_Motor_Control:Net_96\[693]
Removing Rhs of wire Net_169[509] = \PWM_Motor_Control:PWMUDB:pwm_i_reg\[685]
Removing Lhs of wire tmpOE__Pin_Motor_Forward_net_0[515] = one[9]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:ctrl_enable\[534] = \PWM_Motor_Control:PWMUDB:control_7\[526]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:hwCapture\[544] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:hwEnable\[545] = \PWM_Motor_Control:PWMUDB:control_7\[526]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:trig_out\[549] = one[9]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:runmode_enable\\R\[551] = Net_5[2]
Removing Lhs of wire Net_166[552] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:runmode_enable\\S\[553] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:final_enable\[554] = \PWM_Motor_Control:PWMUDB:runmode_enable\[550]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:ltch_kill_reg\\R\[558] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:ltch_kill_reg\\S\[559] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:min_kill_reg\\R\[560] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:min_kill_reg\\S\[561] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:final_kill\[564] = one[9]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_1\[568] = \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_1\[855]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:add_vi_vv_MODGEN_6_0\[570] = \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_0\[856]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:dith_count_1\\R\[571] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:dith_count_1\\S\[572] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:dith_count_0\\R\[573] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:dith_count_0\\S\[574] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:status_6\[577] = Net_5[2]
Removing Rhs of wire \PWM_Motor_Control:PWMUDB:status_5\[578] = \PWM_Motor_Control:PWMUDB:final_kill_reg\[592]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:status_4\[579] = Net_5[2]
Removing Rhs of wire \PWM_Motor_Control:PWMUDB:status_3\[580] = \PWM_Motor_Control:PWMUDB:fifo_full\[599]
Removing Rhs of wire \PWM_Motor_Control:PWMUDB:status_1\[582] = \PWM_Motor_Control:PWMUDB:cmp2_status_reg\[591]
Removing Rhs of wire \PWM_Motor_Control:PWMUDB:status_0\[583] = \PWM_Motor_Control:PWMUDB:cmp1_status_reg\[590]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:cmp2_status\[588] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:cmp2\[589] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:cmp1_status_reg\\R\[593] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:cmp1_status_reg\\S\[594] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:cmp2_status_reg\\R\[595] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:cmp2_status_reg\\S\[596] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:final_kill_reg\\R\[597] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:final_kill_reg\\S\[598] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:cs_addr_2\[600] = \PWM_Motor_Control:PWMUDB:tc_i\[556]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:cs_addr_1\[601] = \PWM_Motor_Control:PWMUDB:runmode_enable\[550]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:cs_addr_0\[602] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:compare1\[683] = \PWM_Motor_Control:PWMUDB:cmp1_less\[654]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:pwm1_i\[688] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:pwm2_i\[690] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:pwm_temp\[696] = \PWM_Motor_Control:PWMUDB:cmp1\[586]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_23\[737] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_22\[738] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_21\[739] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_20\[740] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_19\[741] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_18\[742] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_17\[743] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_16\[744] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_15\[745] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_14\[746] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_13\[747] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_12\[748] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_11\[749] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_10\[750] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_9\[751] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_8\[752] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_7\[753] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_6\[754] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_5\[755] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_4\[756] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_3\[757] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_2\[758] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_1\[759] = \PWM_Motor_Control:PWMUDB:MODIN5_1\[760]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODIN5_1\[760] = \PWM_Motor_Control:PWMUDB:dith_count_1\[567]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:a_0\[761] = \PWM_Motor_Control:PWMUDB:MODIN5_0\[762]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODIN5_0\[762] = \PWM_Motor_Control:PWMUDB:dith_count_0\[569]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[894] = one[9]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[895] = one[9]
Removing Lhs of wire Net_12[901] = Net_5[2]
Removing Rhs of wire Net_193[903] = \PWM_TimeOut:Net_96\[1077]
Removing Rhs of wire Net_193[903] = \PWM_TimeOut:PWMUDB:pwm_i_reg\[1069]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:ctrl_enable\[919] = \PWM_TimeOut:PWMUDB:control_7\[911]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:hwCapture\[929] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:hwEnable\[930] = \PWM_TimeOut:PWMUDB:control_7\[911]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:trig_out\[934] = one[9]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:runmode_enable\\R\[936] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:runmode_enable\\S\[937] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:final_enable\[938] = \PWM_TimeOut:PWMUDB:runmode_enable\[935]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:ltch_kill_reg\\R\[942] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:ltch_kill_reg\\S\[943] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:min_kill_reg\\R\[944] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:min_kill_reg\\S\[945] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:final_kill\[948] = one[9]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_1\[952] = \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_1\[1239]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:add_vi_vv_MODGEN_7_0\[954] = \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_0\[1240]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:dith_count_1\\R\[955] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:dith_count_1\\S\[956] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:dith_count_0\\R\[957] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:dith_count_0\\S\[958] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:status_6\[961] = Net_5[2]
Removing Rhs of wire \PWM_TimeOut:PWMUDB:status_5\[962] = \PWM_TimeOut:PWMUDB:final_kill_reg\[976]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:status_4\[963] = Net_5[2]
Removing Rhs of wire \PWM_TimeOut:PWMUDB:status_3\[964] = \PWM_TimeOut:PWMUDB:fifo_full\[983]
Removing Rhs of wire \PWM_TimeOut:PWMUDB:status_1\[966] = \PWM_TimeOut:PWMUDB:cmp2_status_reg\[975]
Removing Rhs of wire \PWM_TimeOut:PWMUDB:status_0\[967] = \PWM_TimeOut:PWMUDB:cmp1_status_reg\[974]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:cmp2_status\[972] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:cmp2\[973] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:cmp1_status_reg\\R\[977] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:cmp1_status_reg\\S\[978] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:cmp2_status_reg\\R\[979] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:cmp2_status_reg\\S\[980] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:final_kill_reg\\R\[981] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:final_kill_reg\\S\[982] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:cs_addr_2\[984] = \PWM_TimeOut:PWMUDB:tc_i\[940]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:cs_addr_1\[985] = \PWM_TimeOut:PWMUDB:runmode_enable\[935]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:cs_addr_0\[986] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:compare1\[1067] = \PWM_TimeOut:PWMUDB:cmp1_less\[1038]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:pwm1_i\[1072] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:pwm2_i\[1074] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:pwm_temp\[1080] = \PWM_TimeOut:PWMUDB:cmp1\[970]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_23\[1121] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_22\[1122] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_21\[1123] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_20\[1124] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_19\[1125] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_18\[1126] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_17\[1127] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_16\[1128] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_15\[1129] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_14\[1130] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_13\[1131] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_12\[1132] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_11\[1133] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_10\[1134] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_9\[1135] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_8\[1136] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_7\[1137] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_6\[1138] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_5\[1139] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_4\[1140] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_3\[1141] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_2\[1142] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_1\[1143] = \PWM_TimeOut:PWMUDB:MODIN6_1\[1144]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODIN6_1\[1144] = \PWM_TimeOut:PWMUDB:dith_count_1\[951]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:a_0\[1145] = \PWM_TimeOut:PWMUDB:MODIN6_0\[1146]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODIN6_0\[1146] = \PWM_TimeOut:PWMUDB:dith_count_0\[953]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1278] = one[9]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1279] = one[9]
Removing Rhs of wire \ADC_DelSig:Net_488\[1294] = \ADC_DelSig:Net_250\[1331]
Removing Lhs of wire \ADC_DelSig:Net_481\[1297] = Net_5[2]
Removing Lhs of wire \ADC_DelSig:Net_482\[1298] = Net_5[2]
Removing Lhs of wire \ADC_DelSig:Net_252\[1333] = Net_5[2]
Removing Lhs of wire \ADC_DelSig:soc\[1335] = one[9]
Removing Lhs of wire tmpOE__Pin_ADC_2_net_0[1339] = one[9]
Removing Lhs of wire tmpOE__Pin_ADC_1_net_0[1345] = one[9]
Removing Lhs of wire Net_394[1350] = Net_5[2]
Removing Lhs of wire \Timer_GameCounter:Net_260\[1353] = Net_5[2]
Removing Lhs of wire \Timer_GameCounter:Net_266\[1354] = one[9]
Removing Rhs of wire Net_418[1359] = \Timer_GameCounter:Net_51\[1355]
Removing Lhs of wire \Timer_GameCounter:Net_102\[1360] = one[9]
Removing Lhs of wire tmpOE__Pin_StartGame_net_0[1362] = one[9]
Removing Lhs of wire \Timer_Sonar:TimerUDB:capture_last\\D\[1369] = Net_5[2]
Removing Lhs of wire \Timer_Sonar:TimerUDB:tc_reg_i\\D\[1370] = \Timer_Sonar:TimerUDB:status_tc\[37]
Removing Lhs of wire \Timer_Sonar:TimerUDB:hwEnable_reg\\D\[1371] = \Timer_Sonar:TimerUDB:control_7\[15]
Removing Lhs of wire \Timer_Sonar:TimerUDB:capture_out_reg_i\\D\[1372] = \Timer_Sonar:TimerUDB:capt_fifo_load\[33]
Removing Lhs of wire \UART_Sonar:BUART:reset_reg\\D\[1373] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:rx_bitclk\\D\[1388] = \UART_Sonar:BUART:rx_bitclk_pre\[323]
Removing Lhs of wire \UART_Sonar:BUART:rx_parity_error_pre\\D\[1397] = \UART_Sonar:BUART:rx_parity_error_pre\[400]
Removing Lhs of wire \UART_Sonar:BUART:rx_break_status\\D\[1398] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:min_kill_reg\\D\[1402] = one[9]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:prevCapture\\D\[1403] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:trig_last\\D\[1404] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:ltch_kill_reg\\D\[1407] = one[9]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:prevCompare1\\D\[1410] = \PWM_Motor_Control:PWMUDB:cmp1\[586]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:cmp1_status_reg\\D\[1411] = \PWM_Motor_Control:PWMUDB:cmp1_status\[587]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:cmp2_status_reg\\D\[1412] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:pwm_i_reg\\D\[1414] = \PWM_Motor_Control:PWMUDB:pwm_i\[686]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:pwm1_i_reg\\D\[1415] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:pwm2_i_reg\\D\[1416] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:tc_i_reg\\D\[1417] = \PWM_Motor_Control:PWMUDB:status_2\[581]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:min_kill_reg\\D\[1418] = one[9]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:prevCapture\\D\[1419] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:trig_last\\D\[1420] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:ltch_kill_reg\\D\[1423] = one[9]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:prevCompare1\\D\[1426] = \PWM_TimeOut:PWMUDB:cmp1\[970]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:cmp1_status_reg\\D\[1427] = \PWM_TimeOut:PWMUDB:cmp1_status\[971]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:cmp2_status_reg\\D\[1428] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:pwm_i_reg\\D\[1430] = \PWM_TimeOut:PWMUDB:pwm_i\[1070]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:pwm1_i_reg\\D\[1431] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:pwm2_i_reg\\D\[1432] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:tc_i_reg\\D\[1433] = \PWM_TimeOut:PWMUDB:status_2\[965]

------------------------------------------------------
Aliased 0 equations, 303 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_5' (cost = 0):
Net_5 <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\Timer_Sonar:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_Sonar:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_Sonar:TimerUDB:timer_enable\' (cost = 0):
\Timer_Sonar:TimerUDB:timer_enable\ <= (\Timer_Sonar:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\UART_Sonar:BUART:rx_addressmatch\' (cost = 0):
\UART_Sonar:BUART:rx_addressmatch\ <= (\UART_Sonar:BUART:rx_addressmatch2\
	OR \UART_Sonar:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_Sonar:BUART:rx_bitclk_pre\' (cost = 1):
\UART_Sonar:BUART:rx_bitclk_pre\ <= ((not \UART_Sonar:BUART:rx_count_2\ and not \UART_Sonar:BUART:rx_count_1\ and not \UART_Sonar:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Sonar:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_Sonar:BUART:rx_bitclk_pre16x\ <= ((not \UART_Sonar:BUART:rx_count_2\ and \UART_Sonar:BUART:rx_count_1\ and \UART_Sonar:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Sonar:BUART:rx_poll_bit1\' (cost = 1):
\UART_Sonar:BUART:rx_poll_bit1\ <= ((not \UART_Sonar:BUART:rx_count_2\ and not \UART_Sonar:BUART:rx_count_1\ and \UART_Sonar:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Sonar:BUART:rx_poll_bit2\' (cost = 1):
\UART_Sonar:BUART:rx_poll_bit2\ <= ((not \UART_Sonar:BUART:rx_count_2\ and not \UART_Sonar:BUART:rx_count_1\ and not \UART_Sonar:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Sonar:BUART:pollingrange\' (cost = 4):
\UART_Sonar:BUART:pollingrange\ <= ((not \UART_Sonar:BUART:rx_count_2\ and not \UART_Sonar:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_Sonar:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_Sonar:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_Sonar:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_Sonar:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_Sonar:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_Sonar:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_Sonar:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_Sonar:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Sonar:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_Sonar:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_Sonar:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Sonar:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_Sonar:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_Sonar:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Sonar:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_Sonar:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Sonar:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_Sonar:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Sonar:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_Sonar:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Sonar:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_Sonar:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Sonar:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_Sonar:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Sonar:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_Sonar:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Sonar:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_Sonar:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Sonar:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_Sonar:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Sonar:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_Sonar:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_Sonar:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Sonar:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_Sonar:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_Sonar:BUART:rx_count_6\ and not \UART_Sonar:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_Sonar:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_Sonar:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_Sonar:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Sonar:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_Sonar:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_Sonar:BUART:rx_count_6\ and not \UART_Sonar:BUART:rx_count_4\)
	OR (not \UART_Sonar:BUART:rx_count_6\ and not \UART_Sonar:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_Sonar:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_Sonar:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_Sonar:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Sonar:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_Sonar:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_Sonar:BUART:rx_count_6\ and not \UART_Sonar:BUART:rx_count_4\)
	OR (not \UART_Sonar:BUART:rx_count_6\ and not \UART_Sonar:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_Motor_Control:PWMUDB:cmp1\' (cost = 0):
\PWM_Motor_Control:PWMUDB:cmp1\ <= (\PWM_Motor_Control:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Motor_Control:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM_Motor_Control:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Motor_Control:PWMUDB:dith_count_1\ and \PWM_Motor_Control:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_TimeOut:PWMUDB:cmp1\' (cost = 0):
\PWM_TimeOut:PWMUDB:cmp1\ <= (\PWM_TimeOut:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_TimeOut:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_TimeOut:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_TimeOut:PWMUDB:dith_count_1\ and \PWM_TimeOut:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_Sonar:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_Sonar:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_Sonar:BUART:pollcount_1\ and not \UART_Sonar:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_Sonar:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_Sonar:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_Sonar:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Sonar:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_Sonar:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_Sonar:BUART:pollcount_0\ and \UART_Sonar:BUART:pollcount_1\)
	OR (not \UART_Sonar:BUART:pollcount_1\ and \UART_Sonar:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM_Motor_Control:PWMUDB:dith_count_0\ and \PWM_Motor_Control:PWMUDB:dith_count_1\)
	OR (not \PWM_Motor_Control:PWMUDB:dith_count_1\ and \PWM_Motor_Control:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_TimeOut:PWMUDB:dith_count_0\ and \PWM_TimeOut:PWMUDB:dith_count_1\)
	OR (not \PWM_TimeOut:PWMUDB:dith_count_1\ and \PWM_TimeOut:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_Sonar:BUART:rx_postpoll\' (cost = 72):
\UART_Sonar:BUART:rx_postpoll\ <= (\UART_Sonar:BUART:pollcount_1\
	OR (Net_57 and \UART_Sonar:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_Sonar:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_Sonar:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_Sonar:BUART:pollcount_1\ and not Net_57 and not \UART_Sonar:BUART:rx_parity_bit\)
	OR (not \UART_Sonar:BUART:pollcount_1\ and not \UART_Sonar:BUART:pollcount_0\ and not \UART_Sonar:BUART:rx_parity_bit\)
	OR (\UART_Sonar:BUART:pollcount_1\ and \UART_Sonar:BUART:rx_parity_bit\)
	OR (Net_57 and \UART_Sonar:BUART:pollcount_0\ and \UART_Sonar:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_Sonar:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_Sonar:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_Sonar:BUART:pollcount_1\ and not Net_57 and not \UART_Sonar:BUART:rx_parity_bit\)
	OR (not \UART_Sonar:BUART:pollcount_1\ and not \UART_Sonar:BUART:pollcount_0\ and not \UART_Sonar:BUART:rx_parity_bit\)
	OR (\UART_Sonar:BUART:pollcount_1\ and \UART_Sonar:BUART:rx_parity_bit\)
	OR (Net_57 and \UART_Sonar:BUART:pollcount_0\ and \UART_Sonar:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 83 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer_Sonar:TimerUDB:capt_fifo_load\ to Net_5
Aliasing \UART_Sonar:BUART:rx_status_0\ to Net_5
Aliasing \UART_Sonar:BUART:rx_status_6\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:final_capture\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:final_capture\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_5
Aliasing \UART_Sonar:BUART:rx_markspace_status\\D\ to Net_5
Aliasing \UART_Sonar:BUART:rx_parity_error_status\\D\ to Net_5
Aliasing \UART_Sonar:BUART:rx_addr_match_status\\D\ to Net_5
Aliasing \PWM_Motor_Control:PWMUDB:final_kill_reg\\D\ to Net_5
Aliasing \PWM_TimeOut:PWMUDB:final_kill_reg\\D\ to Net_5
Removing Lhs of wire \Timer_Sonar:TimerUDB:capt_fifo_load\[33] = Net_5[2]
Removing Lhs of wire \Timer_Sonar:TimerUDB:trig_reg\[47] = \Timer_Sonar:TimerUDB:control_7\[15]
Removing Rhs of wire \UART_Sonar:BUART:rx_bitclk_enable\[287] = \UART_Sonar:BUART:rx_bitclk\[335]
Removing Lhs of wire \UART_Sonar:BUART:rx_status_0\[386] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:rx_status_6\[395] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:final_capture\[604] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[865] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[875] = Net_5[2]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[885] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:final_capture\[988] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1249] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1259] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1269] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:tx_ctrl_mark_last\\D\[1380] = \UART_Sonar:BUART:tx_ctrl_mark_last\[278]
Removing Lhs of wire \UART_Sonar:BUART:rx_markspace_status\\D\[1392] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:rx_parity_error_status\\D\[1393] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:rx_addr_match_status\\D\[1395] = Net_5[2]
Removing Lhs of wire \UART_Sonar:BUART:rx_markspace_pre\\D\[1396] = \UART_Sonar:BUART:rx_markspace_pre\[399]
Removing Lhs of wire \UART_Sonar:BUART:rx_parity_bit\\D\[1401] = \UART_Sonar:BUART:rx_parity_bit\[405]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:runmode_enable\\D\[1405] = \PWM_Motor_Control:PWMUDB:control_7\[526]
Removing Lhs of wire \PWM_Motor_Control:PWMUDB:final_kill_reg\\D\[1413] = Net_5[2]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:runmode_enable\\D\[1421] = \PWM_TimeOut:PWMUDB:control_7\[911]
Removing Lhs of wire \PWM_TimeOut:PWMUDB:final_kill_reg\\D\[1429] = Net_5[2]

------------------------------------------------------
Aliased 0 equations, 23 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_Sonar:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_Sonar:BUART:rx_parity_bit\ and Net_57 and \UART_Sonar:BUART:pollcount_0\)
	OR (not \UART_Sonar:BUART:pollcount_1\ and not \UART_Sonar:BUART:pollcount_0\ and \UART_Sonar:BUART:rx_parity_bit\)
	OR (not \UART_Sonar:BUART:pollcount_1\ and not Net_57 and \UART_Sonar:BUART:rx_parity_bit\)
	OR (not \UART_Sonar:BUART:rx_parity_bit\ and \UART_Sonar:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Grast\OneDrive - Aarhus universitet\4. Semester\PRJ\TargetCtrlApp\TargetCtrlApp.cydsn\TargetCtrlApp.cyprj" -dcpsoc3 TargetCtrlApp.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 9s.143ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Tuesday, 28 May 2019 14:09:06
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Grast\OneDrive - Aarhus universitet\4. Semester\PRJ\TargetCtrlApp\TargetCtrlApp.cydsn\TargetCtrlApp.cyprj -d CY8C5888LTI-LP097 TargetCtrlApp.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.082ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_5
    Removed wire end \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_5
    Removed wire end \PWM_Motor_Control:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_5
    Removed wire end \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_5
    Removed wire end \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_5
    Removed wire end \PWM_TimeOut:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_5
    Converted constant MacroCell: \Timer_Sonar:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_Sonar:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \UART_Sonar:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_Sonar:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Sonar:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_Sonar:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Sonar:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor_Control:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor_Control:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor_Control:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor_Control:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor_Control:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor_Control:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_TimeOut:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_TimeOut:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_TimeOut:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_TimeOut:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_TimeOut:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_TimeOut:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_DelSig_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig:Net_93\
    Digital Clock 1: Automatic-assigning  clock 'timer_clock_2'. Fanout=1, Signal=Net_251
    Analog  Clock 0: Automatic-assigning  clock 'ADC_DelSig_theACLK'. Fanout=1, Signal=\ADC_DelSig:Net_488\
    Digital Clock 2: Automatic-assigning  clock 'UART_Sonar_IntClock'. Fanout=1, Signal=\UART_Sonar:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'timer_clock_1'. Fanout=1, Signal=Net_421
    Digital Clock 4: Automatic-assigning  clock 'timer_clock_3'. Fanout=1, Signal=Net_312
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Timer_Sonar:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Sonar:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \UART_Sonar:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_Sonar_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_Sonar_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Motor_Control:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_2, EnableOut: Constant 1
    UDB Clk/Enable \PWM_TimeOut:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_3, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: Pin_ADC_1(0), Pin_ADC_2(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_Sonar:BUART:rx_parity_bit\, Duplicate of \UART_Sonar:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Sonar:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Sonar:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_Sonar:BUART:rx_address_detected\, Duplicate of \UART_Sonar:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Sonar:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Sonar:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_Sonar:BUART:rx_parity_error_pre\, Duplicate of \UART_Sonar:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Sonar:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Sonar:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_Sonar:BUART:rx_markspace_pre\, Duplicate of \UART_Sonar:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Sonar:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Sonar:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_Sonar:BUART:rx_state_1\, Duplicate of \UART_Sonar:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Sonar:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Sonar:BUART:rx_state_1\ (fanout=8)

    Removing \UART_Sonar:BUART:tx_parity_bit\, Duplicate of \UART_Sonar:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Sonar:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Sonar:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_Sonar:BUART:tx_mark\, Duplicate of \UART_Sonar:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Sonar:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Sonar:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_Sonar_Trig(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Sonar_Trig(0)__PA ,
            pad => Pin_Sonar_Trig(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx1(0)__PA ,
            fb => Net_57 ,
            pad => Rx1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx1(0)__PA ,
            pin_input => Net_52 ,
            pad => Tx1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Sonar_Echo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Sonar_Echo(0)__PA ,
            pad => Pin_Sonar_Echo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Motor_Backwards(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Motor_Backwards(0)__PA ,
            pad => Pin_Motor_Backwards(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Motor_Control(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Motor_Control(0)__PA ,
            pin_input => Net_169 ,
            pad => Pin_Motor_Control(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Motor_Forward(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Motor_Forward(0)__PA ,
            pad => Pin_Motor_Forward(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_ADC_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_ADC_2(0)__PA ,
            analog_term => Net_345 ,
            pad => Pin_ADC_2(0)_PAD );

    Pin : Name = Pin_ADC_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_ADC_1(0)__PA ,
            analog_term => Net_48 ,
            pad => Pin_ADC_1(0)_PAD );

    Pin : Name = Pin_StartGame(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_StartGame(0)__PA ,
            pad => Pin_StartGame(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Timer_Sonar:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Sonar:TimerUDB:control_7\ * 
              \Timer_Sonar:TimerUDB:per_zero\
        );
        Output = \Timer_Sonar:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_52, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Sonar:BUART:txn\
        );
        Output = Net_52 (fanout=1)

    MacroCell: Name=\UART_Sonar:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Sonar:BUART:tx_state_1\ * !\UART_Sonar:BUART:tx_state_0\ * 
              \UART_Sonar:BUART:tx_bitclk_enable_pre\
            + !\UART_Sonar:BUART:tx_state_1\ * !\UART_Sonar:BUART:tx_state_0\ * 
              !\UART_Sonar:BUART:tx_state_2\
        );
        Output = \UART_Sonar:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_Sonar:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Sonar:BUART:tx_state_1\ * !\UART_Sonar:BUART:tx_state_0\ * 
              \UART_Sonar:BUART:tx_bitclk_enable_pre\ * 
              \UART_Sonar:BUART:tx_fifo_empty\ * 
              \UART_Sonar:BUART:tx_state_2\
        );
        Output = \UART_Sonar:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_Sonar:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Sonar:BUART:tx_fifo_notfull\
        );
        Output = \UART_Sonar:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_Sonar:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              !\UART_Sonar:BUART:rx_state_0\ * !\UART_Sonar:BUART:rx_state_3\ * 
              !\UART_Sonar:BUART:rx_state_2\
        );
        Output = \UART_Sonar:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_Sonar:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_Sonar:BUART:pollcount_1\
            + Net_57 * \UART_Sonar:BUART:pollcount_0\
        );
        Output = \UART_Sonar:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_Sonar:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Sonar:BUART:rx_load_fifo\ * 
              \UART_Sonar:BUART:rx_fifofull\
        );
        Output = \UART_Sonar:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_Sonar:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Sonar:BUART:rx_fifonotempty\ * 
              \UART_Sonar:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Sonar:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM_Motor_Control:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor_Control:PWMUDB:runmode_enable\ * 
              \PWM_Motor_Control:PWMUDB:tc_i\
        );
        Output = \PWM_Motor_Control:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_TimeOut:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_TimeOut:PWMUDB:runmode_enable\ * \PWM_TimeOut:PWMUDB:tc_i\
        );
        Output = \PWM_TimeOut:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\UART_Sonar:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Sonar:BUART:txn\ * \UART_Sonar:BUART:tx_state_1\ * 
              !\UART_Sonar:BUART:tx_bitclk\
            + \UART_Sonar:BUART:txn\ * \UART_Sonar:BUART:tx_state_2\
            + !\UART_Sonar:BUART:tx_state_1\ * \UART_Sonar:BUART:tx_state_0\ * 
              !\UART_Sonar:BUART:tx_shift_out\ * 
              !\UART_Sonar:BUART:tx_state_2\
            + !\UART_Sonar:BUART:tx_state_1\ * \UART_Sonar:BUART:tx_state_0\ * 
              !\UART_Sonar:BUART:tx_state_2\ * !\UART_Sonar:BUART:tx_bitclk\
            + \UART_Sonar:BUART:tx_state_1\ * !\UART_Sonar:BUART:tx_state_0\ * 
              !\UART_Sonar:BUART:tx_shift_out\ * 
              !\UART_Sonar:BUART:tx_state_2\ * 
              !\UART_Sonar:BUART:tx_counter_dp\ * 
              \UART_Sonar:BUART:tx_bitclk\
        );
        Output = \UART_Sonar:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_Sonar:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Sonar:BUART:tx_state_1\ * \UART_Sonar:BUART:tx_state_0\ * 
              \UART_Sonar:BUART:tx_bitclk_enable_pre\ * 
              \UART_Sonar:BUART:tx_state_2\
            + \UART_Sonar:BUART:tx_state_1\ * !\UART_Sonar:BUART:tx_state_2\ * 
              \UART_Sonar:BUART:tx_counter_dp\ * \UART_Sonar:BUART:tx_bitclk\
            + \UART_Sonar:BUART:tx_state_0\ * !\UART_Sonar:BUART:tx_state_2\ * 
              \UART_Sonar:BUART:tx_bitclk\
        );
        Output = \UART_Sonar:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_Sonar:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Sonar:BUART:tx_state_1\ * !\UART_Sonar:BUART:tx_state_0\ * 
              \UART_Sonar:BUART:tx_bitclk_enable_pre\ * 
              !\UART_Sonar:BUART:tx_fifo_empty\
            + !\UART_Sonar:BUART:tx_state_1\ * !\UART_Sonar:BUART:tx_state_0\ * 
              !\UART_Sonar:BUART:tx_fifo_empty\ * 
              !\UART_Sonar:BUART:tx_state_2\
            + \UART_Sonar:BUART:tx_state_1\ * \UART_Sonar:BUART:tx_state_0\ * 
              \UART_Sonar:BUART:tx_bitclk_enable_pre\ * 
              \UART_Sonar:BUART:tx_fifo_empty\ * 
              \UART_Sonar:BUART:tx_state_2\
            + \UART_Sonar:BUART:tx_state_0\ * !\UART_Sonar:BUART:tx_state_2\ * 
              \UART_Sonar:BUART:tx_bitclk\
        );
        Output = \UART_Sonar:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_Sonar:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Sonar:BUART:tx_state_1\ * !\UART_Sonar:BUART:tx_state_0\ * 
              \UART_Sonar:BUART:tx_bitclk_enable_pre\ * 
              \UART_Sonar:BUART:tx_state_2\
            + \UART_Sonar:BUART:tx_state_1\ * \UART_Sonar:BUART:tx_state_0\ * 
              \UART_Sonar:BUART:tx_bitclk_enable_pre\ * 
              \UART_Sonar:BUART:tx_state_2\
            + \UART_Sonar:BUART:tx_state_1\ * \UART_Sonar:BUART:tx_state_0\ * 
              !\UART_Sonar:BUART:tx_state_2\ * \UART_Sonar:BUART:tx_bitclk\
            + \UART_Sonar:BUART:tx_state_1\ * !\UART_Sonar:BUART:tx_state_2\ * 
              \UART_Sonar:BUART:tx_counter_dp\ * \UART_Sonar:BUART:tx_bitclk\
        );
        Output = \UART_Sonar:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_Sonar:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Sonar:BUART:tx_state_1\ * !\UART_Sonar:BUART:tx_state_0\ * 
              \UART_Sonar:BUART:tx_state_2\
            + !\UART_Sonar:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_Sonar:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_Sonar:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Sonar:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_Sonar:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              !\UART_Sonar:BUART:rx_state_0\ * 
              \UART_Sonar:BUART:rx_bitclk_enable\ * 
              !\UART_Sonar:BUART:rx_state_3\ * \UART_Sonar:BUART:rx_state_2\ * 
              !\UART_Sonar:BUART:pollcount_1\ * !Net_57
            + !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              !\UART_Sonar:BUART:rx_state_0\ * 
              \UART_Sonar:BUART:rx_bitclk_enable\ * 
              !\UART_Sonar:BUART:rx_state_3\ * \UART_Sonar:BUART:rx_state_2\ * 
              !\UART_Sonar:BUART:pollcount_1\ * 
              !\UART_Sonar:BUART:pollcount_0\
            + !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              \UART_Sonar:BUART:rx_state_0\ * !\UART_Sonar:BUART:rx_state_3\ * 
              !\UART_Sonar:BUART:rx_state_2\ * !\UART_Sonar:BUART:rx_count_6\ * 
              !\UART_Sonar:BUART:rx_count_5\
            + !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              \UART_Sonar:BUART:rx_state_0\ * !\UART_Sonar:BUART:rx_state_3\ * 
              !\UART_Sonar:BUART:rx_state_2\ * !\UART_Sonar:BUART:rx_count_6\ * 
              !\UART_Sonar:BUART:rx_count_4\
        );
        Output = \UART_Sonar:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_Sonar:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              !\UART_Sonar:BUART:rx_state_0\ * 
              \UART_Sonar:BUART:rx_bitclk_enable\ * 
              \UART_Sonar:BUART:rx_state_3\ * !\UART_Sonar:BUART:rx_state_2\
            + !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              \UART_Sonar:BUART:rx_state_0\ * !\UART_Sonar:BUART:rx_state_3\ * 
              !\UART_Sonar:BUART:rx_state_2\ * !\UART_Sonar:BUART:rx_count_6\ * 
              !\UART_Sonar:BUART:rx_count_5\
            + !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              \UART_Sonar:BUART:rx_state_0\ * !\UART_Sonar:BUART:rx_state_3\ * 
              !\UART_Sonar:BUART:rx_state_2\ * !\UART_Sonar:BUART:rx_count_6\ * 
              !\UART_Sonar:BUART:rx_count_4\
        );
        Output = \UART_Sonar:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_Sonar:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              !\UART_Sonar:BUART:rx_state_0\ * 
              \UART_Sonar:BUART:rx_bitclk_enable\ * 
              \UART_Sonar:BUART:rx_state_3\ * \UART_Sonar:BUART:rx_state_2\
            + !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              \UART_Sonar:BUART:rx_state_0\ * !\UART_Sonar:BUART:rx_state_3\ * 
              !\UART_Sonar:BUART:rx_state_2\ * !\UART_Sonar:BUART:rx_count_6\ * 
              !\UART_Sonar:BUART:rx_count_5\
            + !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              \UART_Sonar:BUART:rx_state_0\ * !\UART_Sonar:BUART:rx_state_3\ * 
              !\UART_Sonar:BUART:rx_state_2\ * !\UART_Sonar:BUART:rx_count_6\ * 
              !\UART_Sonar:BUART:rx_count_4\
        );
        Output = \UART_Sonar:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_Sonar:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              !\UART_Sonar:BUART:rx_state_0\ * 
              \UART_Sonar:BUART:rx_bitclk_enable\ * 
              \UART_Sonar:BUART:rx_state_3\
            + !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              !\UART_Sonar:BUART:rx_state_0\ * 
              \UART_Sonar:BUART:rx_bitclk_enable\ * 
              \UART_Sonar:BUART:rx_state_2\
            + !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              !\UART_Sonar:BUART:rx_state_0\ * !\UART_Sonar:BUART:rx_state_3\ * 
              !\UART_Sonar:BUART:rx_state_2\ * !Net_57 * 
              \UART_Sonar:BUART:rx_last\
            + !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              \UART_Sonar:BUART:rx_state_0\ * !\UART_Sonar:BUART:rx_state_3\ * 
              !\UART_Sonar:BUART:rx_state_2\ * !\UART_Sonar:BUART:rx_count_6\ * 
              !\UART_Sonar:BUART:rx_count_5\
            + !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              \UART_Sonar:BUART:rx_state_0\ * !\UART_Sonar:BUART:rx_state_3\ * 
              !\UART_Sonar:BUART:rx_state_2\ * !\UART_Sonar:BUART:rx_count_6\ * 
              !\UART_Sonar:BUART:rx_count_4\
        );
        Output = \UART_Sonar:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_Sonar:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Sonar:BUART:rx_count_2\ * !\UART_Sonar:BUART:rx_count_1\ * 
              !\UART_Sonar:BUART:rx_count_0\
        );
        Output = \UART_Sonar:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_Sonar:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              !\UART_Sonar:BUART:rx_state_0\ * \UART_Sonar:BUART:rx_state_3\ * 
              \UART_Sonar:BUART:rx_state_2\
        );
        Output = \UART_Sonar:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_Sonar:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Sonar:BUART:rx_count_2\ * !\UART_Sonar:BUART:rx_count_1\ * 
              !\UART_Sonar:BUART:pollcount_1\ * Net_57 * 
              \UART_Sonar:BUART:pollcount_0\
            + !\UART_Sonar:BUART:rx_count_2\ * !\UART_Sonar:BUART:rx_count_1\ * 
              \UART_Sonar:BUART:pollcount_1\ * !Net_57
            + !\UART_Sonar:BUART:rx_count_2\ * !\UART_Sonar:BUART:rx_count_1\ * 
              \UART_Sonar:BUART:pollcount_1\ * 
              !\UART_Sonar:BUART:pollcount_0\
        );
        Output = \UART_Sonar:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_Sonar:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Sonar:BUART:rx_count_2\ * !\UART_Sonar:BUART:rx_count_1\ * 
              !Net_57 * \UART_Sonar:BUART:pollcount_0\
            + !\UART_Sonar:BUART:rx_count_2\ * !\UART_Sonar:BUART:rx_count_1\ * 
              Net_57 * !\UART_Sonar:BUART:pollcount_0\
        );
        Output = \UART_Sonar:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_Sonar:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              !\UART_Sonar:BUART:rx_state_0\ * 
              \UART_Sonar:BUART:rx_bitclk_enable\ * 
              \UART_Sonar:BUART:rx_state_3\ * \UART_Sonar:BUART:rx_state_2\ * 
              !\UART_Sonar:BUART:pollcount_1\ * !Net_57
            + !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              !\UART_Sonar:BUART:rx_state_0\ * 
              \UART_Sonar:BUART:rx_bitclk_enable\ * 
              \UART_Sonar:BUART:rx_state_3\ * \UART_Sonar:BUART:rx_state_2\ * 
              !\UART_Sonar:BUART:pollcount_1\ * 
              !\UART_Sonar:BUART:pollcount_0\
        );
        Output = \UART_Sonar:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_Sonar:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_57
        );
        Output = \UART_Sonar:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_Motor_Control:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_251) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor_Control:PWMUDB:control_7\
        );
        Output = \PWM_Motor_Control:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_Motor_Control:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_251) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor_Control:PWMUDB:cmp1_less\
        );
        Output = \PWM_Motor_Control:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Motor_Control:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_251) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Motor_Control:PWMUDB:prevCompare1\ * 
              \PWM_Motor_Control:PWMUDB:cmp1_less\
        );
        Output = \PWM_Motor_Control:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_169, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_251) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor_Control:PWMUDB:runmode_enable\ * 
              \PWM_Motor_Control:PWMUDB:cmp1_less\
        );
        Output = Net_169 (fanout=1)

    MacroCell: Name=\PWM_TimeOut:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_312) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_TimeOut:PWMUDB:control_7\
        );
        Output = \PWM_TimeOut:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_TimeOut:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_312) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_TimeOut:PWMUDB:cmp1_less\
        );
        Output = \PWM_TimeOut:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_TimeOut:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_312) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_TimeOut:PWMUDB:prevCompare1\ * 
              \PWM_TimeOut:PWMUDB:cmp1_less\
        );
        Output = \PWM_TimeOut:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_193, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_312) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_TimeOut:PWMUDB:runmode_enable\ * 
              \PWM_TimeOut:PWMUDB:cmp1_less\
        );
        Output = Net_193 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Timer_Sonar:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_Sonar:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Sonar:TimerUDB:per_zero\ ,
            chain_out => \Timer_Sonar:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_Sonar:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer_Sonar:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_Sonar:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Sonar:TimerUDB:per_zero\ ,
            chain_in => \Timer_Sonar:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Timer_Sonar:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Sonar:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Timer_Sonar:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Timer_Sonar:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_Sonar:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Sonar:TimerUDB:per_zero\ ,
            z0_comb => \Timer_Sonar:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_Sonar:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_Sonar:TimerUDB:status_2\ ,
            chain_in => \Timer_Sonar:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Sonar:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\UART_Sonar:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_Sonar:Net_9\ ,
            cs_addr_2 => \UART_Sonar:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_Sonar:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_Sonar:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_Sonar:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_Sonar:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_Sonar:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Sonar:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_Sonar:Net_9\ ,
            cs_addr_0 => \UART_Sonar:BUART:counter_load_not\ ,
            ce0_reg => \UART_Sonar:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_Sonar:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Sonar:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_Sonar:Net_9\ ,
            cs_addr_2 => \UART_Sonar:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_Sonar:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_Sonar:BUART:rx_bitclk_enable\ ,
            route_si => \UART_Sonar:BUART:rx_postpoll\ ,
            f0_load => \UART_Sonar:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_Sonar:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_Sonar:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_Motor_Control:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_251 ,
            cs_addr_2 => \PWM_Motor_Control:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Motor_Control:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Motor_Control:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Motor_Control:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Motor_Control:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_251 ,
            cs_addr_2 => \PWM_Motor_Control:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Motor_Control:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Motor_Control:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Motor_Control:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Motor_Control:PWMUDB:status_3\ ,
            chain_in => \PWM_Motor_Control:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Motor_Control:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_TimeOut:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_312 ,
            cs_addr_2 => \PWM_TimeOut:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_TimeOut:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_TimeOut:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_TimeOut:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_TimeOut:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_312 ,
            cs_addr_2 => \PWM_TimeOut:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_TimeOut:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_TimeOut:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_TimeOut:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_TimeOut:PWMUDB:status_3\ ,
            chain_in => \PWM_TimeOut:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_TimeOut:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Timer_Sonar:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Timer_Sonar:TimerUDB:status_3\ ,
            status_2 => \Timer_Sonar:TimerUDB:status_2\ ,
            status_0 => \Timer_Sonar:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Sonar:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_Sonar:Net_9\ ,
            status_3 => \UART_Sonar:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_Sonar:BUART:tx_status_2\ ,
            status_1 => \UART_Sonar:BUART:tx_fifo_empty\ ,
            status_0 => \UART_Sonar:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Sonar:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_Sonar:Net_9\ ,
            status_5 => \UART_Sonar:BUART:rx_status_5\ ,
            status_4 => \UART_Sonar:BUART:rx_status_4\ ,
            status_3 => \UART_Sonar:BUART:rx_status_3\ ,
            interrupt => Net_59 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Motor_Control:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_251 ,
            status_3 => \PWM_Motor_Control:PWMUDB:status_3\ ,
            status_2 => \PWM_Motor_Control:PWMUDB:status_2\ ,
            status_0 => \PWM_Motor_Control:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_TimeOut:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_312 ,
            status_3 => \PWM_TimeOut:PWMUDB:status_3\ ,
            status_2 => \PWM_TimeOut:PWMUDB:status_2\ ,
            status_0 => \PWM_TimeOut:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer_Sonar:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Timer_Sonar:TimerUDB:control_7\ ,
            control_6 => \Timer_Sonar:TimerUDB:control_6\ ,
            control_5 => \Timer_Sonar:TimerUDB:control_5\ ,
            control_4 => \Timer_Sonar:TimerUDB:control_4\ ,
            control_3 => \Timer_Sonar:TimerUDB:control_3\ ,
            control_2 => \Timer_Sonar:TimerUDB:control_2\ ,
            control_1 => \Timer_Sonar:TimerUDB:control_1\ ,
            control_0 => \Timer_Sonar:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Motor_Control:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_251 ,
            control_7 => \PWM_Motor_Control:PWMUDB:control_7\ ,
            control_6 => \PWM_Motor_Control:PWMUDB:control_6\ ,
            control_5 => \PWM_Motor_Control:PWMUDB:control_5\ ,
            control_4 => \PWM_Motor_Control:PWMUDB:control_4\ ,
            control_3 => \PWM_Motor_Control:PWMUDB:control_3\ ,
            control_2 => \PWM_Motor_Control:PWMUDB:control_2\ ,
            control_1 => \PWM_Motor_Control:PWMUDB:control_1\ ,
            control_0 => \PWM_Motor_Control:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_TimeOut:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_312 ,
            control_7 => \PWM_TimeOut:PWMUDB:control_7\ ,
            control_6 => \PWM_TimeOut:PWMUDB:control_6\ ,
            control_5 => \PWM_TimeOut:PWMUDB:control_5\ ,
            control_4 => \PWM_TimeOut:PWMUDB:control_4\ ,
            control_3 => \PWM_TimeOut:PWMUDB:control_3\ ,
            control_2 => \PWM_TimeOut:PWMUDB:control_2\ ,
            control_1 => \PWM_TimeOut:PWMUDB:control_1\ ,
            control_0 => \PWM_TimeOut:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_Sonar:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_Sonar:Net_9\ ,
            load => \UART_Sonar:BUART:rx_counter_load\ ,
            count_6 => \UART_Sonar:BUART:rx_count_6\ ,
            count_5 => \UART_Sonar:BUART:rx_count_5\ ,
            count_4 => \UART_Sonar:BUART:rx_count_4\ ,
            count_3 => \UART_Sonar:BUART:rx_count_3\ ,
            count_2 => \UART_Sonar:BUART:rx_count_2\ ,
            count_1 => \UART_Sonar:BUART:rx_count_1\ ,
            count_0 => \UART_Sonar:BUART:rx_count_0\ ,
            tc => \UART_Sonar:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_uart_rx
        PORT MAP (
            interrupt => Net_59 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_newPosition
        PORT MAP (
            interrupt => Net_193 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_DelSig:IRQ\
        PORT MAP (
            interrupt => Net_347 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_stopGame
        PORT MAP (
            interrupt => Net_418 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   13 :   35 :   48 : 27.08 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   36 :  156 :  192 : 18.75 %
  Unique P-terms              :   55 :  329 :  384 : 14.32 %
  Total P-terms               :   64 :      :      :        
  Datapath Cells              :   10 :   14 :   24 : 41.67 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    5 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.330ms
Tech Mapping phase: Elapsed time ==> 0s.476ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(2)][IoId=(3)] : Pin_Motor_Backwards(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Pin_Motor_Control(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Pin_Motor_Forward(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Pin_Sonar_Echo(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Pin_Sonar_Trig(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Pin_StartGame(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx1(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Pin_ADC_1(0)
IO_2@[IOP=(3)][IoId=(2)] : Pin_ADC_2(0)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig:DSM\
Log: apr.M0058: The analog placement iterative improvement is 25% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 49% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 90% done. (App=cydsfit)
Analog Placement Results:
IO_3@[IOP=(2)][IoId=(3)] : Pin_Motor_Backwards(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Pin_Motor_Control(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Pin_Motor_Forward(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Pin_Sonar_Echo(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Pin_Sonar_Trig(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Pin_StartGame(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Pin_ADC_1(0)
IO_7@[IOP=(0)][IoId=(7)] : Pin_ADC_2(0)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig:DSM\

Analog Placement phase: Elapsed time ==> 2s.622ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_48 {
    dsm_0_vplus
    agl6_x_dsm_0_vplus
    agl6
    agl6_x_p0_2
    p0_2
  }
  Net: Net_345 {
    dsm_0_vminus
    agl5_x_dsm_0_vminus
    agl5
    agl5_x_p0_1
    p0_1
  }
  Net: \ADC_DelSig:Net_249\ {
  }
  Net: \ADC_DelSig:Net_257\ {
  }
  Net: \ADC_DelSig:Net_109\ {
  }
  Net: \ADC_DelSig:Net_34\ {
  }
}
Map of item to net {
  dsm_0_vplus                                      -> Net_48
  agl6_x_dsm_0_vplus                               -> Net_48
  agl6                                             -> Net_48
  agl6_x_p0_2                                      -> Net_48
  p0_2                                             -> Net_48
  dsm_0_vminus                                     -> Net_345
  agl5_x_dsm_0_vminus                              -> Net_345
  agl5                                             -> Net_345
  agl5_x_p0_1                                      -> Net_345
  p0_1                                             -> Net_345
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.479ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   13 :   35 :   48 :  27.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.92
                   Pterms :            4.62
               Macrocells :            2.77
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.099ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :       4.58 :       3.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Sonar:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              !\UART_Sonar:BUART:rx_state_0\ * 
              \UART_Sonar:BUART:rx_bitclk_enable\ * 
              !\UART_Sonar:BUART:rx_state_3\ * \UART_Sonar:BUART:rx_state_2\ * 
              !\UART_Sonar:BUART:pollcount_1\ * !Net_57
            + !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              !\UART_Sonar:BUART:rx_state_0\ * 
              \UART_Sonar:BUART:rx_bitclk_enable\ * 
              !\UART_Sonar:BUART:rx_state_3\ * \UART_Sonar:BUART:rx_state_2\ * 
              !\UART_Sonar:BUART:pollcount_1\ * 
              !\UART_Sonar:BUART:pollcount_0\
            + !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              \UART_Sonar:BUART:rx_state_0\ * !\UART_Sonar:BUART:rx_state_3\ * 
              !\UART_Sonar:BUART:rx_state_2\ * !\UART_Sonar:BUART:rx_count_6\ * 
              !\UART_Sonar:BUART:rx_count_5\
            + !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              \UART_Sonar:BUART:rx_state_0\ * !\UART_Sonar:BUART:rx_state_3\ * 
              !\UART_Sonar:BUART:rx_state_2\ * !\UART_Sonar:BUART:rx_count_6\ * 
              !\UART_Sonar:BUART:rx_count_4\
        );
        Output = \UART_Sonar:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Sonar:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_57
        );
        Output = \UART_Sonar:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Sonar:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              !\UART_Sonar:BUART:rx_state_0\ * 
              \UART_Sonar:BUART:rx_bitclk_enable\ * 
              \UART_Sonar:BUART:rx_state_3\ * \UART_Sonar:BUART:rx_state_2\
            + !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              \UART_Sonar:BUART:rx_state_0\ * !\UART_Sonar:BUART:rx_state_3\ * 
              !\UART_Sonar:BUART:rx_state_2\ * !\UART_Sonar:BUART:rx_count_6\ * 
              !\UART_Sonar:BUART:rx_count_5\
            + !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              \UART_Sonar:BUART:rx_state_0\ * !\UART_Sonar:BUART:rx_state_3\ * 
              !\UART_Sonar:BUART:rx_state_2\ * !\UART_Sonar:BUART:rx_count_6\ * 
              !\UART_Sonar:BUART:rx_count_4\
        );
        Output = \UART_Sonar:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Sonar:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_Sonar:BUART:pollcount_1\
            + Net_57 * \UART_Sonar:BUART:pollcount_0\
        );
        Output = \UART_Sonar:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Sonar:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              !\UART_Sonar:BUART:rx_state_0\ * 
              \UART_Sonar:BUART:rx_bitclk_enable\ * 
              \UART_Sonar:BUART:rx_state_3\
            + !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              !\UART_Sonar:BUART:rx_state_0\ * 
              \UART_Sonar:BUART:rx_bitclk_enable\ * 
              \UART_Sonar:BUART:rx_state_2\
            + !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              !\UART_Sonar:BUART:rx_state_0\ * !\UART_Sonar:BUART:rx_state_3\ * 
              !\UART_Sonar:BUART:rx_state_2\ * !Net_57 * 
              \UART_Sonar:BUART:rx_last\
            + !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              \UART_Sonar:BUART:rx_state_0\ * !\UART_Sonar:BUART:rx_state_3\ * 
              !\UART_Sonar:BUART:rx_state_2\ * !\UART_Sonar:BUART:rx_count_6\ * 
              !\UART_Sonar:BUART:rx_count_5\
            + !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              \UART_Sonar:BUART:rx_state_0\ * !\UART_Sonar:BUART:rx_state_3\ * 
              !\UART_Sonar:BUART:rx_state_2\ * !\UART_Sonar:BUART:rx_count_6\ * 
              !\UART_Sonar:BUART:rx_count_4\
        );
        Output = \UART_Sonar:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Sonar:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              !\UART_Sonar:BUART:rx_state_0\ * 
              \UART_Sonar:BUART:rx_bitclk_enable\ * 
              \UART_Sonar:BUART:rx_state_3\ * !\UART_Sonar:BUART:rx_state_2\
            + !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              \UART_Sonar:BUART:rx_state_0\ * !\UART_Sonar:BUART:rx_state_3\ * 
              !\UART_Sonar:BUART:rx_state_2\ * !\UART_Sonar:BUART:rx_count_6\ * 
              !\UART_Sonar:BUART:rx_count_5\
            + !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              \UART_Sonar:BUART:rx_state_0\ * !\UART_Sonar:BUART:rx_state_3\ * 
              !\UART_Sonar:BUART:rx_state_2\ * !\UART_Sonar:BUART:rx_count_6\ * 
              !\UART_Sonar:BUART:rx_count_4\
        );
        Output = \UART_Sonar:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Sonar:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              !\UART_Sonar:BUART:rx_state_0\ * 
              \UART_Sonar:BUART:rx_bitclk_enable\ * 
              \UART_Sonar:BUART:rx_state_3\ * \UART_Sonar:BUART:rx_state_2\ * 
              !\UART_Sonar:BUART:pollcount_1\ * !Net_57
            + !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              !\UART_Sonar:BUART:rx_state_0\ * 
              \UART_Sonar:BUART:rx_bitclk_enable\ * 
              \UART_Sonar:BUART:rx_state_3\ * \UART_Sonar:BUART:rx_state_2\ * 
              !\UART_Sonar:BUART:pollcount_1\ * 
              !\UART_Sonar:BUART:pollcount_0\
        );
        Output = \UART_Sonar:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_Sonar:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_Sonar:Net_9\ ,
        cs_addr_2 => \UART_Sonar:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_Sonar:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_Sonar:BUART:rx_bitclk_enable\ ,
        route_si => \UART_Sonar:BUART:rx_postpoll\ ,
        f0_load => \UART_Sonar:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_Sonar:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_Sonar:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_Sonar:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_Sonar:Net_9\ ,
        load => \UART_Sonar:BUART:rx_counter_load\ ,
        count_6 => \UART_Sonar:BUART:rx_count_6\ ,
        count_5 => \UART_Sonar:BUART:rx_count_5\ ,
        count_4 => \UART_Sonar:BUART:rx_count_4\ ,
        count_3 => \UART_Sonar:BUART:rx_count_3\ ,
        count_2 => \UART_Sonar:BUART:rx_count_2\ ,
        count_1 => \UART_Sonar:BUART:rx_count_1\ ,
        count_0 => \UART_Sonar:BUART:rx_count_0\ ,
        tc => \UART_Sonar:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Sonar:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Sonar:BUART:tx_state_1\ * !\UART_Sonar:BUART:tx_state_0\ * 
              \UART_Sonar:BUART:tx_bitclk_enable_pre\ * 
              \UART_Sonar:BUART:tx_state_2\
            + \UART_Sonar:BUART:tx_state_1\ * \UART_Sonar:BUART:tx_state_0\ * 
              \UART_Sonar:BUART:tx_bitclk_enable_pre\ * 
              \UART_Sonar:BUART:tx_state_2\
            + \UART_Sonar:BUART:tx_state_1\ * \UART_Sonar:BUART:tx_state_0\ * 
              !\UART_Sonar:BUART:tx_state_2\ * \UART_Sonar:BUART:tx_bitclk\
            + \UART_Sonar:BUART:tx_state_1\ * !\UART_Sonar:BUART:tx_state_2\ * 
              \UART_Sonar:BUART:tx_counter_dp\ * \UART_Sonar:BUART:tx_bitclk\
        );
        Output = \UART_Sonar:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Sonar:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Sonar:BUART:tx_state_1\ * !\UART_Sonar:BUART:tx_state_0\ * 
              \UART_Sonar:BUART:tx_bitclk_enable_pre\
            + !\UART_Sonar:BUART:tx_state_1\ * !\UART_Sonar:BUART:tx_state_0\ * 
              !\UART_Sonar:BUART:tx_state_2\
        );
        Output = \UART_Sonar:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Sonar:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Sonar:BUART:rx_count_2\ * !\UART_Sonar:BUART:rx_count_1\ * 
              !Net_57 * \UART_Sonar:BUART:pollcount_0\
            + !\UART_Sonar:BUART:rx_count_2\ * !\UART_Sonar:BUART:rx_count_1\ * 
              Net_57 * !\UART_Sonar:BUART:pollcount_0\
        );
        Output = \UART_Sonar:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_Sonar:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Sonar:BUART:rx_count_2\ * !\UART_Sonar:BUART:rx_count_1\ * 
              !\UART_Sonar:BUART:pollcount_1\ * Net_57 * 
              \UART_Sonar:BUART:pollcount_0\
            + !\UART_Sonar:BUART:rx_count_2\ * !\UART_Sonar:BUART:rx_count_1\ * 
              \UART_Sonar:BUART:pollcount_1\ * !Net_57
            + !\UART_Sonar:BUART:rx_count_2\ * !\UART_Sonar:BUART:rx_count_1\ * 
              \UART_Sonar:BUART:pollcount_1\ * 
              !\UART_Sonar:BUART:pollcount_0\
        );
        Output = \UART_Sonar:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Sonar:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Sonar:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Sonar:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Sonar:BUART:rx_count_2\ * !\UART_Sonar:BUART:rx_count_1\ * 
              !\UART_Sonar:BUART:rx_count_0\
        );
        Output = \UART_Sonar:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_52, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Sonar:BUART:txn\
        );
        Output = Net_52 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_Sonar:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_Sonar:Net_9\ ,
        cs_addr_0 => \UART_Sonar:BUART:counter_load_not\ ,
        ce0_reg => \UART_Sonar:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_Sonar:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Motor_Control:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_251) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor_Control:PWMUDB:control_7\
        );
        Output = \PWM_Motor_Control:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Motor_Control:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor_Control:PWMUDB:runmode_enable\ * 
              \PWM_Motor_Control:PWMUDB:tc_i\
        );
        Output = \PWM_Motor_Control:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_169, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_251) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor_Control:PWMUDB:runmode_enable\ * 
              \PWM_Motor_Control:PWMUDB:cmp1_less\
        );
        Output = Net_169 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Motor_Control:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_251) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor_Control:PWMUDB:cmp1_less\
        );
        Output = \PWM_Motor_Control:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Motor_Control:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_251) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Motor_Control:PWMUDB:prevCompare1\ * 
              \PWM_Motor_Control:PWMUDB:cmp1_less\
        );
        Output = \PWM_Motor_Control:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Motor_Control:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_251 ,
        cs_addr_2 => \PWM_Motor_Control:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Motor_Control:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Motor_Control:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Motor_Control:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Motor_Control:PWMUDB:status_3\ ,
        chain_in => \PWM_Motor_Control:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Motor_Control:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_Motor_Control:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_251 ,
        status_3 => \PWM_Motor_Control:PWMUDB:status_3\ ,
        status_2 => \PWM_Motor_Control:PWMUDB:status_2\ ,
        status_0 => \PWM_Motor_Control:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Motor_Control:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_251 ,
        control_7 => \PWM_Motor_Control:PWMUDB:control_7\ ,
        control_6 => \PWM_Motor_Control:PWMUDB:control_6\ ,
        control_5 => \PWM_Motor_Control:PWMUDB:control_5\ ,
        control_4 => \PWM_Motor_Control:PWMUDB:control_4\ ,
        control_3 => \PWM_Motor_Control:PWMUDB:control_3\ ,
        control_2 => \PWM_Motor_Control:PWMUDB:control_2\ ,
        control_1 => \PWM_Motor_Control:PWMUDB:control_1\ ,
        control_0 => \PWM_Motor_Control:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_Sonar:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              !\UART_Sonar:BUART:rx_state_0\ * \UART_Sonar:BUART:rx_state_3\ * 
              \UART_Sonar:BUART:rx_state_2\
        );
        Output = \UART_Sonar:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Sonar:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Sonar:BUART:rx_fifonotempty\ * 
              \UART_Sonar:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Sonar:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Sonar:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Sonar:BUART:rx_load_fifo\ * 
              \UART_Sonar:BUART:rx_fifofull\
        );
        Output = \UART_Sonar:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Sonar:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Sonar:BUART:tx_ctrl_mark_last\ * 
              !\UART_Sonar:BUART:rx_state_0\ * !\UART_Sonar:BUART:rx_state_3\ * 
              !\UART_Sonar:BUART:rx_state_2\
        );
        Output = \UART_Sonar:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_Sonar:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_Sonar:Net_9\ ,
        status_5 => \UART_Sonar:BUART:rx_status_5\ ,
        status_4 => \UART_Sonar:BUART:rx_status_4\ ,
        status_3 => \UART_Sonar:BUART:rx_status_3\ ,
        interrupt => Net_59 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Sonar:BUART:txn\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Sonar:BUART:txn\ * \UART_Sonar:BUART:tx_state_1\ * 
              !\UART_Sonar:BUART:tx_bitclk\
            + \UART_Sonar:BUART:txn\ * \UART_Sonar:BUART:tx_state_2\
            + !\UART_Sonar:BUART:tx_state_1\ * \UART_Sonar:BUART:tx_state_0\ * 
              !\UART_Sonar:BUART:tx_shift_out\ * 
              !\UART_Sonar:BUART:tx_state_2\
            + !\UART_Sonar:BUART:tx_state_1\ * \UART_Sonar:BUART:tx_state_0\ * 
              !\UART_Sonar:BUART:tx_state_2\ * !\UART_Sonar:BUART:tx_bitclk\
            + \UART_Sonar:BUART:tx_state_1\ * !\UART_Sonar:BUART:tx_state_0\ * 
              !\UART_Sonar:BUART:tx_shift_out\ * 
              !\UART_Sonar:BUART:tx_state_2\ * 
              !\UART_Sonar:BUART:tx_counter_dp\ * 
              \UART_Sonar:BUART:tx_bitclk\
        );
        Output = \UART_Sonar:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Sonar:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Sonar:BUART:tx_state_1\ * \UART_Sonar:BUART:tx_state_0\ * 
              \UART_Sonar:BUART:tx_bitclk_enable_pre\ * 
              \UART_Sonar:BUART:tx_state_2\
            + \UART_Sonar:BUART:tx_state_1\ * !\UART_Sonar:BUART:tx_state_2\ * 
              \UART_Sonar:BUART:tx_counter_dp\ * \UART_Sonar:BUART:tx_bitclk\
            + \UART_Sonar:BUART:tx_state_0\ * !\UART_Sonar:BUART:tx_state_2\ * 
              \UART_Sonar:BUART:tx_bitclk\
        );
        Output = \UART_Sonar:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Sonar:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Sonar:BUART:tx_state_1\ * !\UART_Sonar:BUART:tx_state_0\ * 
              \UART_Sonar:BUART:tx_bitclk_enable_pre\ * 
              !\UART_Sonar:BUART:tx_fifo_empty\
            + !\UART_Sonar:BUART:tx_state_1\ * !\UART_Sonar:BUART:tx_state_0\ * 
              !\UART_Sonar:BUART:tx_fifo_empty\ * 
              !\UART_Sonar:BUART:tx_state_2\
            + \UART_Sonar:BUART:tx_state_1\ * \UART_Sonar:BUART:tx_state_0\ * 
              \UART_Sonar:BUART:tx_bitclk_enable_pre\ * 
              \UART_Sonar:BUART:tx_fifo_empty\ * 
              \UART_Sonar:BUART:tx_state_2\
            + \UART_Sonar:BUART:tx_state_0\ * !\UART_Sonar:BUART:tx_state_2\ * 
              \UART_Sonar:BUART:tx_bitclk\
        );
        Output = \UART_Sonar:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Sonar:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Sonar:BUART:tx_fifo_notfull\
        );
        Output = \UART_Sonar:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Sonar:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Sonar:BUART:tx_state_1\ * !\UART_Sonar:BUART:tx_state_0\ * 
              \UART_Sonar:BUART:tx_bitclk_enable_pre\ * 
              \UART_Sonar:BUART:tx_fifo_empty\ * 
              \UART_Sonar:BUART:tx_state_2\
        );
        Output = \UART_Sonar:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Sonar:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Sonar:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Sonar:BUART:tx_state_1\ * !\UART_Sonar:BUART:tx_state_0\ * 
              \UART_Sonar:BUART:tx_state_2\
            + !\UART_Sonar:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_Sonar:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_Sonar:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_Sonar:Net_9\ ,
        cs_addr_2 => \UART_Sonar:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_Sonar:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_Sonar:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_Sonar:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_Sonar:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_Sonar:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_Sonar:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_Sonar:Net_9\ ,
        status_3 => \UART_Sonar:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_Sonar:BUART:tx_status_2\ ,
        status_1 => \UART_Sonar:BUART:tx_fifo_empty\ ,
        status_0 => \UART_Sonar:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
datapathcell: Name =\PWM_Motor_Control:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_251 ,
        cs_addr_2 => \PWM_Motor_Control:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Motor_Control:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Motor_Control:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Motor_Control:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
datapathcell: Name =\Timer_Sonar:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_Sonar:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Sonar:TimerUDB:per_zero\ ,
        chain_out => \Timer_Sonar:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_Sonar:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_TimeOut:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_312) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_TimeOut:PWMUDB:control_7\
        );
        Output = \PWM_TimeOut:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_TimeOut:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_TimeOut:PWMUDB:runmode_enable\ * \PWM_TimeOut:PWMUDB:tc_i\
        );
        Output = \PWM_TimeOut:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_193, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_312) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_TimeOut:PWMUDB:runmode_enable\ * 
              \PWM_TimeOut:PWMUDB:cmp1_less\
        );
        Output = Net_193 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_TimeOut:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_312) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_TimeOut:PWMUDB:cmp1_less\
        );
        Output = \PWM_TimeOut:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_TimeOut:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_312) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_TimeOut:PWMUDB:prevCompare1\ * 
              \PWM_TimeOut:PWMUDB:cmp1_less\
        );
        Output = \PWM_TimeOut:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_TimeOut:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_312 ,
        cs_addr_2 => \PWM_TimeOut:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_TimeOut:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_TimeOut:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_TimeOut:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_TimeOut:PWMUDB:status_3\ ,
        chain_in => \PWM_TimeOut:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_TimeOut:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_TimeOut:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_312 ,
        status_3 => \PWM_TimeOut:PWMUDB:status_3\ ,
        status_2 => \PWM_TimeOut:PWMUDB:status_2\ ,
        status_0 => \PWM_TimeOut:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_TimeOut:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_312 ,
        control_7 => \PWM_TimeOut:PWMUDB:control_7\ ,
        control_6 => \PWM_TimeOut:PWMUDB:control_6\ ,
        control_5 => \PWM_TimeOut:PWMUDB:control_5\ ,
        control_4 => \PWM_TimeOut:PWMUDB:control_4\ ,
        control_3 => \PWM_TimeOut:PWMUDB:control_3\ ,
        control_2 => \PWM_TimeOut:PWMUDB:control_2\ ,
        control_1 => \PWM_TimeOut:PWMUDB:control_1\ ,
        control_0 => \PWM_TimeOut:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
datapathcell: Name =\Timer_Sonar:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_Sonar:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Sonar:TimerUDB:per_zero\ ,
        chain_in => \Timer_Sonar:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Timer_Sonar:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Sonar:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Timer_Sonar:TimerUDB:sT24:timerdp:u2\

controlcell: Name =\Timer_Sonar:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Timer_Sonar:TimerUDB:control_7\ ,
        control_6 => \Timer_Sonar:TimerUDB:control_6\ ,
        control_5 => \Timer_Sonar:TimerUDB:control_5\ ,
        control_4 => \Timer_Sonar:TimerUDB:control_4\ ,
        control_3 => \Timer_Sonar:TimerUDB:control_3\ ,
        control_2 => \Timer_Sonar:TimerUDB:control_2\ ,
        control_1 => \Timer_Sonar:TimerUDB:control_1\ ,
        control_0 => \Timer_Sonar:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_Sonar:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Sonar:TimerUDB:control_7\ * 
              \Timer_Sonar:TimerUDB:per_zero\
        );
        Output = \Timer_Sonar:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Sonar:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_Sonar:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Sonar:TimerUDB:per_zero\ ,
        z0_comb => \Timer_Sonar:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_Sonar:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_Sonar:TimerUDB:status_2\ ,
        chain_in => \Timer_Sonar:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Sonar:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\Timer_Sonar:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Timer_Sonar:TimerUDB:status_3\ ,
        status_2 => \Timer_Sonar:TimerUDB:status_2\ ,
        status_0 => \Timer_Sonar:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
datapathcell: Name =\PWM_TimeOut:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_312 ,
        cs_addr_2 => \PWM_TimeOut:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_TimeOut:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_TimeOut:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_TimeOut:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_newPosition
        PORT MAP (
            interrupt => Net_193 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_stopGame
        PORT MAP (
            interrupt => Net_418 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_uart_rx
        PORT MAP (
            interrupt => Net_59 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig:IRQ\
        PORT MAP (
            interrupt => Net_347 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_StartGame(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_StartGame(0)__PA ,
        pad => Pin_StartGame(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_ADC_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_ADC_2(0)__PA ,
        analog_term => Net_345 ,
        pad => Pin_ADC_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_ADC_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_ADC_1(0)__PA ,
        analog_term => Net_48 ,
        pad => Pin_ADC_1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = Pin_Sonar_Trig(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Sonar_Trig(0)__PA ,
        pad => Pin_Sonar_Trig(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_Sonar_Echo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Sonar_Echo(0)__PA ,
        pad => Pin_Sonar_Echo(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=3]: 
Pin : Name = Pin_Motor_Backwards(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Motor_Backwards(0)__PA ,
        pad => Pin_Motor_Backwards(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_Motor_Forward(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Motor_Forward(0)__PA ,
        pad => Pin_Motor_Forward(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_Motor_Control(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Motor_Control(0)__PA ,
        pin_input => Net_169 ,
        pad => Pin_Motor_Control(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx1(0)__PA ,
        fb => Net_57 ,
        pad => Rx1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx1(0)__PA ,
        pin_input => Net_52 ,
        pad => Tx1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC_DelSig:Net_93\ ,
            dclk_0 => \ADC_DelSig:Net_93_local\ ,
            dclk_glb_1 => Net_251 ,
            dclk_1 => Net_251_local ,
            aclk_glb_0 => \ADC_DelSig:Net_488\ ,
            aclk_0 => \ADC_DelSig:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC_DelSig:Net_488_adig\ ,
            clk_a_dig_0 => \ADC_DelSig:Net_488_adig_local\ ,
            dclk_glb_2 => \UART_Sonar:Net_9\ ,
            dclk_2 => \UART_Sonar:Net_9_local\ ,
            dclk_glb_3 => Net_421 ,
            dclk_3 => Net_421_local ,
            dclk_glb_4 => Net_312 ,
            dclk_4 => Net_312_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_DelSig:DSM\
        PORT MAP (
            aclock => \ADC_DelSig:Net_488\ ,
            vplus => Net_48 ,
            vminus => Net_345 ,
            reset_dec => \ADC_DelSig:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig:Net_93_local\ ,
            ext_pin_1 => \ADC_DelSig:Net_249\ ,
            ext_pin_2 => \ADC_DelSig:Net_257\ ,
            ext_vssa => \ADC_DelSig:Net_109\ ,
            qtz_ref => \ADC_DelSig:Net_34\ ,
            dec_clock => \ADC_DelSig:aclock\ ,
            mod_dat_3 => \ADC_DelSig:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig:Net_245_7\ ,
            dout_udb_6 => \ADC_DelSig:Net_245_6\ ,
            dout_udb_5 => \ADC_DelSig:Net_245_5\ ,
            dout_udb_4 => \ADC_DelSig:Net_245_4\ ,
            dout_udb_3 => \ADC_DelSig:Net_245_3\ ,
            dout_udb_2 => \ADC_DelSig:Net_245_2\ ,
            dout_udb_1 => \ADC_DelSig:Net_245_1\ ,
            dout_udb_0 => \ADC_DelSig:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_DelSig:DEC\
        PORT MAP (
            aclock => \ADC_DelSig:aclock\ ,
            mod_dat_3 => \ADC_DelSig:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig:mod_reset\ ,
            interrupt => Net_347 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer_GameCounter:TimerHW\
        PORT MAP (
            clock => Net_421 ,
            enable => __ONE__ ,
            tc => Net_418 ,
            cmp => \Timer_GameCounter:Net_261\ ,
            irq => \Timer_GameCounter:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+----------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |       Pin_StartGame(0) | 
     |   1 |       |      NONE |      HI_Z_ANALOG |           Pin_ADC_2(0) | Analog(Net_345)
     |   2 |       |      NONE |      HI_Z_ANALOG |           Pin_ADC_1(0) | Analog(Net_48)
-----+-----+-------+-----------+------------------+------------------------+----------------
   1 |   6 |     * |      NONE |         CMOS_OUT |      Pin_Sonar_Trig(0) | 
     |   7 |     * |      NONE |     HI_Z_DIGITAL |      Pin_Sonar_Echo(0) | 
-----+-----+-------+-----------+------------------+------------------------+----------------
   2 |   3 |     * |      NONE |         CMOS_OUT | Pin_Motor_Backwards(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |   Pin_Motor_Forward(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |   Pin_Motor_Control(0) | In(Net_169)
-----+-----+-------+-----------+------------------+------------------------+----------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |                 Rx1(0) | FB(Net_57)
     |   7 |     * |      NONE |         CMOS_OUT |                 Tx1(0) | In(Net_52)
--------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.195ms
Digital Placement phase: Elapsed time ==> 3s.954ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "TargetCtrlApp_r.vh2" --pcf-path "TargetCtrlApp.pco" --des-name "TargetCtrlApp" --dsf-path "TargetCtrlApp.dsf" --sdc-path "TargetCtrlApp.sdc" --lib-path "TargetCtrlApp_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.257ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.455ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.072ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in TargetCtrlApp_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.564ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.706ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 14s.771ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 14s.776ms
API generation phase: Elapsed time ==> 7s.441ms
Dependency generation phase: Elapsed time ==> 0s.240ms
Cleanup phase: Elapsed time ==> 0s.004ms
