
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.112364                       # Number of seconds simulated
sim_ticks                                112364297916                       # Number of ticks simulated
final_tick                               642002015226                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 141796                       # Simulator instruction rate (inst/s)
host_op_rate                                   186199                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7560350                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903868                       # Number of bytes of host memory used
host_seconds                                 14862.31                       # Real time elapsed on the host
sim_insts                                  2107410584                       # Number of instructions simulated
sim_ops                                    2767353287                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data     12004352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      5474176                       # Number of bytes read from this memory
system.physmem.bytes_read::total             17481856                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1366656                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1366656                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        93784                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        42767                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                136577                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10677                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10677                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12531                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    106834219                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17087                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     48718108                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               155581945                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12531                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17087                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29618                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12162725                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12162725                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12162725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12531                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    106834219                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17087                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     48718108                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              167744669                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               269458749                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21392255                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17419393                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1914133                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8743030                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8123712                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2234400                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86872                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193478549                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120426758                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21392255                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10358112                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25452063                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5715517                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      18086196                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11834473                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1912231                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    240787902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.604818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.962404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       215335839     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2723286      1.13%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2136816      0.89%     91.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2306481      0.96%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1954093      0.81%     93.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1102670      0.46%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          754164      0.31%     93.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1934674      0.80%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12539879      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    240787902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.079390                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.446921                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191162490                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     20440563                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25312058                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108216                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3764571                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3648050                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6523                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145361483                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51663                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3764571                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191421322                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       16558716                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2723777                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25163063                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1156441                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145136412                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         5784                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        422523                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       567917                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        45114                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203078955                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676441186                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676441186                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34628249                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33261                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17181                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3626659                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13968468                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7847290                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       291973                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1715694                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144623521                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33258                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137344186                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        79541                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20145249                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41205927                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1098                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    240787902                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.570395                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.278116                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    182787687     75.91%     75.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24482754     10.17%     86.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12360068      5.13%     91.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7984653      3.32%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6575770      2.73%     97.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2580732      1.07%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3185930      1.32%     99.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       777447      0.32%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52861      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    240787902                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961141     75.39%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        144663     11.35%     86.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169020     13.26%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113868493     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2014230      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13641582      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7803801      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137344186                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.509704                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1274824                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009282                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    516830639                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164802735                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133532931                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138619010                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       149360                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1816868                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          708                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       137724                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          558                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3764571                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       15729558                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       305500                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144656779                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          468                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13968468                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7847290                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17178                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        236483                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12565                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          708                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1143752                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1064149                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2207901                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134760217                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13509412                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2583969                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21312337                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19229960                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7802925                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.500114                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133534509                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133532931                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79336375                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213619893                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.495560                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371390                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22201851                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1937353                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    237023331                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.516685                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.367882                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    187270341     79.01%     79.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23310112      9.83%     88.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10815852      4.56%     93.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4812876      2.03%     95.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3652034      1.54%     96.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1547159      0.65%     97.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1539049      0.65%     98.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1099570      0.46%     98.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2976338      1.26%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    237023331                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2976338                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           378715207                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293101072                       # The number of ROB writes
system.switch_cpus0.timesIdled                2869166                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               28670847                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.694587                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.694587                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.371114                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.371114                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609308737                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183995780                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138057602                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               269458749                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19638819                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17440167                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1687877                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10294022                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10046992                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1246852                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        48654                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    211525024                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             111152984                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19638819                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11293844                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22472347                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5184048                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3059218                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12933804                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1681323                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    240543887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.520679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.769854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       218071540     90.66%     90.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1018935      0.42%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1893261      0.79%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1642587      0.68%     92.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3331626      1.39%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         4016695      1.67%     95.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          962229      0.40%     96.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          526606      0.22%     96.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         9080408      3.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    240543887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.072882                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.412505                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       209601999                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4997446                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22439233                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22429                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3482779                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1922365                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4519                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     125179622                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1321                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3482779                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       209872039                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2877056                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1227539                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22185599                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       898867                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     125036970                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          140                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         83460                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       605586                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    165118797                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    565390325                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    565390325                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    136416683                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        28702104                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        17242                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8642                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2606967                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21749148                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3857211                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        70663                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       866823                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         124570761                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        17242                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        118326616                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        75736                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18901511                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     39363161                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           42                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    240543887                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.491913                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.174733                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    189856863     78.93%     78.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21295175      8.85%     87.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10905229      4.53%     92.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6242787      2.60%     94.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6965351      2.90%     97.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3487822      1.45%     99.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1404706      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       323760      0.13%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        62194      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    240543887                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         218771     47.67%     47.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     47.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     47.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     47.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     47.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     47.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     47.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     47.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     47.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     47.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     47.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     47.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     47.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     47.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     47.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     47.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     47.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     47.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     47.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     47.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     47.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     47.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     47.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     47.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     47.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     47.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     47.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     47.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        170499     37.15%     84.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        69640     15.18%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     92908867     78.52%     78.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       937494      0.79%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8600      0.01%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20634579     17.44%     96.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3837076      3.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     118326616                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.439127                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             458910                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003878                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    477731765                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    143489803                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    115603559                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     118785526                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       210658                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3648288                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          261                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          289                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       103813                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3482779                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2115723                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        71708                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    124588003                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5929                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21749148                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3857211                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8642                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         34136                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          700                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          289                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       760208                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1018643                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1778851                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    117284787                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20377882                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1041829                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24214924                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18125794                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3837042                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.435261                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             115633932                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            115603559                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         66105106                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        152661127                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.429021                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.433019                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92899563                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    104698953                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19893457                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        17200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1692009                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    237061108                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.441654                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.291418                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    197829643     83.45%     83.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14879781      6.28%     89.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11603310      4.89%     94.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2293448      0.97%     95.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2902728      1.22%     96.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       986461      0.42%     97.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4204426      1.77%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       928053      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1433258      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    237061108                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92899563                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     104698953                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21854255                       # Number of memory references committed
system.switch_cpus1.commit.loads             18100857                       # Number of loads committed
system.switch_cpus1.commit.membars               8600                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16512377                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         91083052                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1324806                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1433258                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           360220260                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          252667658                       # The number of ROB writes
system.switch_cpus1.timesIdled                5618775                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               28914862                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92899563                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            104698953                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92899563                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.900538                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.900538                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.344764                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.344764                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       543090612                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      150825682                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      132374781                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         17200                       # number of misc regfile writes
system.l20.replacements                         96620                       # number of replacements
system.l20.tagsinuse                              256                       # Cycle average of tags in use
system.l20.total_refs                            9025                       # Total number of references to valid blocks.
system.l20.sampled_refs                         96876                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.093160                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.151463                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.033244                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   247.435914                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.379379                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.031842                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000130                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.966547                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.001482                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3788                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3788                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8038                       # number of Writeback hits
system.l20.Writeback_hits::total                 8038                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3788                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3788                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3788                       # number of overall hits
system.l20.overall_hits::total                   3788                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        93784                       # number of ReadReq misses
system.l20.ReadReq_misses::total                93795                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        93784                       # number of demand (read+write) misses
system.l20.demand_misses::total                 93795                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        93784                       # number of overall misses
system.l20.overall_misses::total                93795                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1975510                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  19730934125                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    19732909635                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1975510                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  19730934125                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     19732909635                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1975510                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  19730934125                       # number of overall miss cycles
system.l20.overall_miss_latency::total    19732909635                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97572                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97583                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8038                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8038                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97572                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97583                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97572                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97583                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.961177                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.961182                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.961177                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.961182                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.961177                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.961182                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 179591.818182                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 210386.996982                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 210383.385415                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 179591.818182                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 210386.996982                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 210383.385415                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 179591.818182                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 210386.996982                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 210383.385415                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                7088                       # number of writebacks
system.l20.writebacks::total                     7088                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        93784                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           93795                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        93784                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            93795                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        93784                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           93795                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1315441                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  14109125469                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  14110440910                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1315441                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  14109125469                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  14110440910                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1315441                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  14109125469                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  14110440910                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.961177                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.961182                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.961177                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.961182                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.961177                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.961182                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 119585.545455                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 150442.777755                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 150439.158910                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 119585.545455                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 150442.777755                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 150439.158910                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 119585.545455                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 150442.777755                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 150439.158910                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         43267                       # number of replacements
system.l21.tagsinuse                              256                       # Cycle average of tags in use
system.l21.total_refs                            8410                       # Total number of references to valid blocks.
system.l21.sampled_refs                         43523                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.193231                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            3.662136                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.069910                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   251.615644                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.652310                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.014305                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000273                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.982874                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.002548                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         4606                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4606                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            4254                       # number of Writeback hits
system.l21.Writeback_hits::total                 4254                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         4606                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4606                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         4606                       # number of overall hits
system.l21.overall_hits::total                   4606                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        42767                       # number of ReadReq misses
system.l21.ReadReq_misses::total                42782                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        42767                       # number of demand (read+write) misses
system.l21.demand_misses::total                 42782                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        42767                       # number of overall misses
system.l21.overall_misses::total                42782                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2743285                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   8756836973                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     8759580258                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2743285                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   8756836973                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      8759580258                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2743285                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   8756836973                       # number of overall miss cycles
system.l21.overall_miss_latency::total     8759580258                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        47373                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              47388                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         4254                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             4254                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        47373                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               47388                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        47373                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              47388                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.902772                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.902802                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.902772                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.902802                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.902772                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.902802                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 182885.666667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 204756.867982                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 204749.199617                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 182885.666667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 204756.867982                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 204749.199617                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 182885.666667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 204756.867982                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 204749.199617                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3589                       # number of writebacks
system.l21.writebacks::total                     3589                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        42767                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           42782                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        42767                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            42782                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        42767                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           42782                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1839543                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   6183008270                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   6184847813                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1839543                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   6183008270                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   6184847813                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1839543                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   6183008270                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   6184847813                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.902772                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.902802                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.902772                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.902802                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.902772                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.902802                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 122636.200000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 144574.280871                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 144566.589056                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 122636.200000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 144574.280871                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 144566.589056                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 122636.200000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 144574.280871                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 144566.589056                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               547.957702                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011842112                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   548                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846427.211679                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.957702                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017560                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.878137                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11834462                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11834462                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11834462                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11834462                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11834462                       # number of overall hits
system.cpu0.icache.overall_hits::total       11834462                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2182310                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2182310                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2182310                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2182310                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2182310                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2182310                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11834473                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11834473                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11834473                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11834473                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11834473                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11834473                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 198391.818182                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 198391.818182                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 198391.818182                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 198391.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 198391.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 198391.818182                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2066810                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2066810                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2066810                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2066810                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2066810                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2066810                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 187891.818182                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 187891.818182                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 187891.818182                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 187891.818182                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 187891.818182                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 187891.818182                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97572                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190990054                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97828                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1952.304596                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.616407                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.383593                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916470                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083530                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10405384                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10405384                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677232                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677232                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16865                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16865                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18082616                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18082616                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18082616                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18082616                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402646                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402646                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           80                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402726                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402726                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402726                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402726                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  85825203718                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  85825203718                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9691121                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9691121                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  85834894839                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  85834894839                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  85834894839                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  85834894839                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10808030                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10808030                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16865                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16865                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18485342                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18485342                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18485342                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18485342                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037254                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037254                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021786                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021786                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021786                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021786                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 213153.002186                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 213153.002186                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 121139.012500                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 121139.012500                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 213134.723954                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 213134.723954                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 213134.723954                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 213134.723954                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8038                       # number of writebacks
system.cpu0.dcache.writebacks::total             8038                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       305074                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       305074                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       305154                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       305154                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       305154                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       305154                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97572                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97572                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97572                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97572                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97572                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97572                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  20760024210                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  20760024210                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  20760024210                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  20760024210                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  20760024210                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  20760024210                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009028                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009028                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005278                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005278                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005278                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005278                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 212766.205571                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 212766.205571                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 212766.205571                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 212766.205571                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 212766.205571                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 212766.205571                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993571                       # Cycle average of tags in use
system.cpu1.icache.total_refs               927476920                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1711212.029520                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993571                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024028                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868579                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12933786                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12933786                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12933786                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12933786                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12933786                       # number of overall hits
system.cpu1.icache.overall_hits::total       12933786                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3444149                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3444149                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3444149                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3444149                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3444149                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3444149                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12933804                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12933804                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12933804                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12933804                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12933804                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12933804                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 191341.611111                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 191341.611111                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 191341.611111                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 191341.611111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 191341.611111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 191341.611111                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2867785                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2867785                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2867785                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2867785                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2867785                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2867785                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 191185.666667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 191185.666667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 191185.666667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 191185.666667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 191185.666667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 191185.666667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47373                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               228661980                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47629                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4800.898192                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   210.110471                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    45.889529                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.820744                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.179256                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18579818                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18579818                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3736149                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3736149                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8645                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8645                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8600                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8600                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22315967                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22315967                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22315967                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22315967                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       193520                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       193520                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       193520                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        193520                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       193520                       # number of overall misses
system.cpu1.dcache.overall_misses::total       193520                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  36294049278                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  36294049278                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  36294049278                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  36294049278                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  36294049278                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  36294049278                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18773338                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18773338                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3736149                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3736149                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8600                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8600                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22509487                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22509487                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22509487                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22509487                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010308                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010308                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008597                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008597                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008597                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008597                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 187546.761461                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 187546.761461                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 187546.761461                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 187546.761461                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 187546.761461                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 187546.761461                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         4254                       # number of writebacks
system.cpu1.dcache.writebacks::total             4254                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       146147                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       146147                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       146147                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       146147                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       146147                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       146147                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47373                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47373                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47373                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47373                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47373                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47373                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9410112624                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9410112624                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9410112624                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9410112624                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9410112624                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9410112624                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002523                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002523                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002105                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002105                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002105                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002105                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 198638.731429                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 198638.731429                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 198638.731429                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 198638.731429                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 198638.731429                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 198638.731429                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
