0.7
2020.2
May 22 2024
19:03:11
//psf/Home/Documents/Projects/FPGA-BNN-Project/bnn_inference_on_fpga/bnn_inference_on_fpga.sim/sim_1/impl/func/xsim/bnn_top_tb_func_impl.v,1748355481,verilog,,//psf/Home/Documents/Projects/FPGA-BNN-Project/bnn_inference_on_fpga/bnn_inference_on_fpga.srcs/sim_1/new/bnn_top_tb.v,,bnn_inference;bnn_top;dense_kernel_rom_dualport;dense_kernel_rom_dualport_0;dense_kernel_rom_dualport_1;dense_kernel_rom_dualport_10;dense_kernel_rom_dualport_11;dense_kernel_rom_dualport_12;dense_kernel_rom_dualport_13;dense_kernel_rom_dualport_14;dense_kernel_rom_dualport_15;dense_kernel_rom_dualport_16;dense_kernel_rom_dualport_17;dense_kernel_rom_dualport_18;dense_kernel_rom_dualport_19;dense_kernel_rom_dualport_2;dense_kernel_rom_dualport_20;dense_kernel_rom_dualport_21;dense_kernel_rom_dualport_22;dense_kernel_rom_dualport_23;dense_kernel_rom_dualport_24;dense_kernel_rom_dualport_25;dense_kernel_rom_dualport_26;dense_kernel_rom_dualport_27;dense_kernel_rom_dualport_28;dense_kernel_rom_dualport_29;dense_kernel_rom_dualport_3;dense_kernel_rom_dualport_30;dense_kernel_rom_dualport_4;dense_kernel_rom_dualport_5;dense_kernel_rom_dualport_6;dense_kernel_rom_dualport_7;dense_kernel_rom_dualport_8;dense_kernel_rom_dualport_9;glbl;seven_segment_decoder,,,,,,,,
//psf/Home/Documents/Projects/FPGA-BNN-Project/bnn_inference_on_fpga/bnn_inference_on_fpga.srcs/sim_1/new/bnn_top_tb.v,1748353208,verilog,,,,bnn_top_tb,,,,,,,,
