$date
	Wed Feb 26 16:01:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 32 ! inst [31:0] $end
$var parameter 32 " WIDTH $end
$var reg 32 # readAddr [31:0] $end
$scope module im $end
$var wire 32 $ readAddr [31:0] $end
$var wire 32 % inst [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 "
$end
#0
$dumpvars
b10011000001000011000000001010 %
b0 $
b0 #
b10011000001000011000000001010 !
$end
#10000
b10011000000011100000111111111 !
b10011000000011100000111111111 %
b100 #
b100 $
#20000
b100011001000001000000100000000 !
b100011001000001000000100000000 %
b1000 #
b1000 $
#30000
b110011000001000000000000000000 !
b110011000001000000000000000000 %
b1100 #
b1100 $
#40000
b10010011000000100000000000000000 !
b10010011000000100000000000000000 %
b10000 #
b10000 $
#50000
b10011101000110111001000000000 !
b10011101000110111001000000000 %
b10100 #
b10100 $
#60000
b1100011000001100000001100000000 !
b1100011000001100000001100000000 %
b11000 #
b11000 $
#70000
