
LAB_7_MICRO_SD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ce0  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000054c  08007ea4  08007ea4  00008ea4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080083f0  080083f0  0000a024  2**0
                  CONTENTS
  4 .ARM          00000008  080083f0  080083f0  000093f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080083f8  080083f8  0000a024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080083f8  080083f8  000093f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080083fc  080083fc  000093fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000024  20000000  08008400  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002498  20000024  08008424  0000a024  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200024bc  08008424  0000a4bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a024  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f417  00000000  00000000  0000a054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002806  00000000  00000000  0001946b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d40  00000000  00000000  0001bc78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a31  00000000  00000000  0001c9b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023006  00000000  00000000  0001d3e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013a7c  00000000  00000000  000403ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cbe5c  00000000  00000000  00053e6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011fcc7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000035a8  00000000  00000000  0011fd0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  001232b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000024 	.word	0x20000024
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08007e8c 	.word	0x08007e8c

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000028 	.word	0x20000028
 8000200:	08007e8c 	.word	0x08007e8c

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr

08000214 <__aeabi_uldivmod>:
 8000214:	b953      	cbnz	r3, 800022c <__aeabi_uldivmod+0x18>
 8000216:	b94a      	cbnz	r2, 800022c <__aeabi_uldivmod+0x18>
 8000218:	2900      	cmp	r1, #0
 800021a:	bf08      	it	eq
 800021c:	2800      	cmpeq	r0, #0
 800021e:	bf1c      	itt	ne
 8000220:	f04f 31ff 	movne.w	r1, #4294967295
 8000224:	f04f 30ff 	movne.w	r0, #4294967295
 8000228:	f000 b96a 	b.w	8000500 <__aeabi_idiv0>
 800022c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000230:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000234:	f000 f806 	bl	8000244 <__udivmoddi4>
 8000238:	f8dd e004 	ldr.w	lr, [sp, #4]
 800023c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000240:	b004      	add	sp, #16
 8000242:	4770      	bx	lr

08000244 <__udivmoddi4>:
 8000244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000248:	9d08      	ldr	r5, [sp, #32]
 800024a:	460c      	mov	r4, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14e      	bne.n	80002ee <__udivmoddi4+0xaa>
 8000250:	4694      	mov	ip, r2
 8000252:	458c      	cmp	ip, r1
 8000254:	4686      	mov	lr, r0
 8000256:	fab2 f282 	clz	r2, r2
 800025a:	d962      	bls.n	8000322 <__udivmoddi4+0xde>
 800025c:	b14a      	cbz	r2, 8000272 <__udivmoddi4+0x2e>
 800025e:	f1c2 0320 	rsb	r3, r2, #32
 8000262:	4091      	lsls	r1, r2
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	fa0c fc02 	lsl.w	ip, ip, r2
 800026c:	4319      	orrs	r1, r3
 800026e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000272:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000276:	fa1f f68c 	uxth.w	r6, ip
 800027a:	fbb1 f4f7 	udiv	r4, r1, r7
 800027e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000282:	fb07 1114 	mls	r1, r7, r4, r1
 8000286:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028a:	fb04 f106 	mul.w	r1, r4, r6
 800028e:	4299      	cmp	r1, r3
 8000290:	d90a      	bls.n	80002a8 <__udivmoddi4+0x64>
 8000292:	eb1c 0303 	adds.w	r3, ip, r3
 8000296:	f104 30ff 	add.w	r0, r4, #4294967295
 800029a:	f080 8112 	bcs.w	80004c2 <__udivmoddi4+0x27e>
 800029e:	4299      	cmp	r1, r3
 80002a0:	f240 810f 	bls.w	80004c2 <__udivmoddi4+0x27e>
 80002a4:	3c02      	subs	r4, #2
 80002a6:	4463      	add	r3, ip
 80002a8:	1a59      	subs	r1, r3, r1
 80002aa:	fa1f f38e 	uxth.w	r3, lr
 80002ae:	fbb1 f0f7 	udiv	r0, r1, r7
 80002b2:	fb07 1110 	mls	r1, r7, r0, r1
 80002b6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002ba:	fb00 f606 	mul.w	r6, r0, r6
 80002be:	429e      	cmp	r6, r3
 80002c0:	d90a      	bls.n	80002d8 <__udivmoddi4+0x94>
 80002c2:	eb1c 0303 	adds.w	r3, ip, r3
 80002c6:	f100 31ff 	add.w	r1, r0, #4294967295
 80002ca:	f080 80fc 	bcs.w	80004c6 <__udivmoddi4+0x282>
 80002ce:	429e      	cmp	r6, r3
 80002d0:	f240 80f9 	bls.w	80004c6 <__udivmoddi4+0x282>
 80002d4:	4463      	add	r3, ip
 80002d6:	3802      	subs	r0, #2
 80002d8:	1b9b      	subs	r3, r3, r6
 80002da:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002de:	2100      	movs	r1, #0
 80002e0:	b11d      	cbz	r5, 80002ea <__udivmoddi4+0xa6>
 80002e2:	40d3      	lsrs	r3, r2
 80002e4:	2200      	movs	r2, #0
 80002e6:	e9c5 3200 	strd	r3, r2, [r5]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d905      	bls.n	80002fe <__udivmoddi4+0xba>
 80002f2:	b10d      	cbz	r5, 80002f8 <__udivmoddi4+0xb4>
 80002f4:	e9c5 0100 	strd	r0, r1, [r5]
 80002f8:	2100      	movs	r1, #0
 80002fa:	4608      	mov	r0, r1
 80002fc:	e7f5      	b.n	80002ea <__udivmoddi4+0xa6>
 80002fe:	fab3 f183 	clz	r1, r3
 8000302:	2900      	cmp	r1, #0
 8000304:	d146      	bne.n	8000394 <__udivmoddi4+0x150>
 8000306:	42a3      	cmp	r3, r4
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xcc>
 800030a:	4290      	cmp	r0, r2
 800030c:	f0c0 80f0 	bcc.w	80004f0 <__udivmoddi4+0x2ac>
 8000310:	1a86      	subs	r6, r0, r2
 8000312:	eb64 0303 	sbc.w	r3, r4, r3
 8000316:	2001      	movs	r0, #1
 8000318:	2d00      	cmp	r5, #0
 800031a:	d0e6      	beq.n	80002ea <__udivmoddi4+0xa6>
 800031c:	e9c5 6300 	strd	r6, r3, [r5]
 8000320:	e7e3      	b.n	80002ea <__udivmoddi4+0xa6>
 8000322:	2a00      	cmp	r2, #0
 8000324:	f040 8090 	bne.w	8000448 <__udivmoddi4+0x204>
 8000328:	eba1 040c 	sub.w	r4, r1, ip
 800032c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000330:	fa1f f78c 	uxth.w	r7, ip
 8000334:	2101      	movs	r1, #1
 8000336:	fbb4 f6f8 	udiv	r6, r4, r8
 800033a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800033e:	fb08 4416 	mls	r4, r8, r6, r4
 8000342:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000346:	fb07 f006 	mul.w	r0, r7, r6
 800034a:	4298      	cmp	r0, r3
 800034c:	d908      	bls.n	8000360 <__udivmoddi4+0x11c>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f106 34ff 	add.w	r4, r6, #4294967295
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x11a>
 8000358:	4298      	cmp	r0, r3
 800035a:	f200 80cd 	bhi.w	80004f8 <__udivmoddi4+0x2b4>
 800035e:	4626      	mov	r6, r4
 8000360:	1a1c      	subs	r4, r3, r0
 8000362:	fa1f f38e 	uxth.w	r3, lr
 8000366:	fbb4 f0f8 	udiv	r0, r4, r8
 800036a:	fb08 4410 	mls	r4, r8, r0, r4
 800036e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000372:	fb00 f707 	mul.w	r7, r0, r7
 8000376:	429f      	cmp	r7, r3
 8000378:	d908      	bls.n	800038c <__udivmoddi4+0x148>
 800037a:	eb1c 0303 	adds.w	r3, ip, r3
 800037e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x146>
 8000384:	429f      	cmp	r7, r3
 8000386:	f200 80b0 	bhi.w	80004ea <__udivmoddi4+0x2a6>
 800038a:	4620      	mov	r0, r4
 800038c:	1bdb      	subs	r3, r3, r7
 800038e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0x9c>
 8000394:	f1c1 0620 	rsb	r6, r1, #32
 8000398:	408b      	lsls	r3, r1
 800039a:	fa22 f706 	lsr.w	r7, r2, r6
 800039e:	431f      	orrs	r7, r3
 80003a0:	fa20 fc06 	lsr.w	ip, r0, r6
 80003a4:	fa04 f301 	lsl.w	r3, r4, r1
 80003a8:	ea43 030c 	orr.w	r3, r3, ip
 80003ac:	40f4      	lsrs	r4, r6
 80003ae:	fa00 f801 	lsl.w	r8, r0, r1
 80003b2:	0c38      	lsrs	r0, r7, #16
 80003b4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003b8:	fbb4 fef0 	udiv	lr, r4, r0
 80003bc:	fa1f fc87 	uxth.w	ip, r7
 80003c0:	fb00 441e 	mls	r4, r0, lr, r4
 80003c4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003c8:	fb0e f90c 	mul.w	r9, lr, ip
 80003cc:	45a1      	cmp	r9, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	d90a      	bls.n	80003ea <__udivmoddi4+0x1a6>
 80003d4:	193c      	adds	r4, r7, r4
 80003d6:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003da:	f080 8084 	bcs.w	80004e6 <__udivmoddi4+0x2a2>
 80003de:	45a1      	cmp	r9, r4
 80003e0:	f240 8081 	bls.w	80004e6 <__udivmoddi4+0x2a2>
 80003e4:	f1ae 0e02 	sub.w	lr, lr, #2
 80003e8:	443c      	add	r4, r7
 80003ea:	eba4 0409 	sub.w	r4, r4, r9
 80003ee:	fa1f f983 	uxth.w	r9, r3
 80003f2:	fbb4 f3f0 	udiv	r3, r4, r0
 80003f6:	fb00 4413 	mls	r4, r0, r3, r4
 80003fa:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003fe:	fb03 fc0c 	mul.w	ip, r3, ip
 8000402:	45a4      	cmp	ip, r4
 8000404:	d907      	bls.n	8000416 <__udivmoddi4+0x1d2>
 8000406:	193c      	adds	r4, r7, r4
 8000408:	f103 30ff 	add.w	r0, r3, #4294967295
 800040c:	d267      	bcs.n	80004de <__udivmoddi4+0x29a>
 800040e:	45a4      	cmp	ip, r4
 8000410:	d965      	bls.n	80004de <__udivmoddi4+0x29a>
 8000412:	3b02      	subs	r3, #2
 8000414:	443c      	add	r4, r7
 8000416:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800041a:	fba0 9302 	umull	r9, r3, r0, r2
 800041e:	eba4 040c 	sub.w	r4, r4, ip
 8000422:	429c      	cmp	r4, r3
 8000424:	46ce      	mov	lr, r9
 8000426:	469c      	mov	ip, r3
 8000428:	d351      	bcc.n	80004ce <__udivmoddi4+0x28a>
 800042a:	d04e      	beq.n	80004ca <__udivmoddi4+0x286>
 800042c:	b155      	cbz	r5, 8000444 <__udivmoddi4+0x200>
 800042e:	ebb8 030e 	subs.w	r3, r8, lr
 8000432:	eb64 040c 	sbc.w	r4, r4, ip
 8000436:	fa04 f606 	lsl.w	r6, r4, r6
 800043a:	40cb      	lsrs	r3, r1
 800043c:	431e      	orrs	r6, r3
 800043e:	40cc      	lsrs	r4, r1
 8000440:	e9c5 6400 	strd	r6, r4, [r5]
 8000444:	2100      	movs	r1, #0
 8000446:	e750      	b.n	80002ea <__udivmoddi4+0xa6>
 8000448:	f1c2 0320 	rsb	r3, r2, #32
 800044c:	fa20 f103 	lsr.w	r1, r0, r3
 8000450:	fa0c fc02 	lsl.w	ip, ip, r2
 8000454:	fa24 f303 	lsr.w	r3, r4, r3
 8000458:	4094      	lsls	r4, r2
 800045a:	430c      	orrs	r4, r1
 800045c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000460:	fa00 fe02 	lsl.w	lr, r0, r2
 8000464:	fa1f f78c 	uxth.w	r7, ip
 8000468:	fbb3 f0f8 	udiv	r0, r3, r8
 800046c:	fb08 3110 	mls	r1, r8, r0, r3
 8000470:	0c23      	lsrs	r3, r4, #16
 8000472:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000476:	fb00 f107 	mul.w	r1, r0, r7
 800047a:	4299      	cmp	r1, r3
 800047c:	d908      	bls.n	8000490 <__udivmoddi4+0x24c>
 800047e:	eb1c 0303 	adds.w	r3, ip, r3
 8000482:	f100 36ff 	add.w	r6, r0, #4294967295
 8000486:	d22c      	bcs.n	80004e2 <__udivmoddi4+0x29e>
 8000488:	4299      	cmp	r1, r3
 800048a:	d92a      	bls.n	80004e2 <__udivmoddi4+0x29e>
 800048c:	3802      	subs	r0, #2
 800048e:	4463      	add	r3, ip
 8000490:	1a5b      	subs	r3, r3, r1
 8000492:	b2a4      	uxth	r4, r4
 8000494:	fbb3 f1f8 	udiv	r1, r3, r8
 8000498:	fb08 3311 	mls	r3, r8, r1, r3
 800049c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004a0:	fb01 f307 	mul.w	r3, r1, r7
 80004a4:	42a3      	cmp	r3, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x276>
 80004a8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ac:	f101 36ff 	add.w	r6, r1, #4294967295
 80004b0:	d213      	bcs.n	80004da <__udivmoddi4+0x296>
 80004b2:	42a3      	cmp	r3, r4
 80004b4:	d911      	bls.n	80004da <__udivmoddi4+0x296>
 80004b6:	3902      	subs	r1, #2
 80004b8:	4464      	add	r4, ip
 80004ba:	1ae4      	subs	r4, r4, r3
 80004bc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004c0:	e739      	b.n	8000336 <__udivmoddi4+0xf2>
 80004c2:	4604      	mov	r4, r0
 80004c4:	e6f0      	b.n	80002a8 <__udivmoddi4+0x64>
 80004c6:	4608      	mov	r0, r1
 80004c8:	e706      	b.n	80002d8 <__udivmoddi4+0x94>
 80004ca:	45c8      	cmp	r8, r9
 80004cc:	d2ae      	bcs.n	800042c <__udivmoddi4+0x1e8>
 80004ce:	ebb9 0e02 	subs.w	lr, r9, r2
 80004d2:	eb63 0c07 	sbc.w	ip, r3, r7
 80004d6:	3801      	subs	r0, #1
 80004d8:	e7a8      	b.n	800042c <__udivmoddi4+0x1e8>
 80004da:	4631      	mov	r1, r6
 80004dc:	e7ed      	b.n	80004ba <__udivmoddi4+0x276>
 80004de:	4603      	mov	r3, r0
 80004e0:	e799      	b.n	8000416 <__udivmoddi4+0x1d2>
 80004e2:	4630      	mov	r0, r6
 80004e4:	e7d4      	b.n	8000490 <__udivmoddi4+0x24c>
 80004e6:	46d6      	mov	lr, sl
 80004e8:	e77f      	b.n	80003ea <__udivmoddi4+0x1a6>
 80004ea:	4463      	add	r3, ip
 80004ec:	3802      	subs	r0, #2
 80004ee:	e74d      	b.n	800038c <__udivmoddi4+0x148>
 80004f0:	4606      	mov	r6, r0
 80004f2:	4623      	mov	r3, r4
 80004f4:	4608      	mov	r0, r1
 80004f6:	e70f      	b.n	8000318 <__udivmoddi4+0xd4>
 80004f8:	3e02      	subs	r6, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	e730      	b.n	8000360 <__udivmoddi4+0x11c>
 80004fe:	bf00      	nop

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8000508:	2200      	movs	r2, #0
 800050a:	2140      	movs	r1, #64	@ 0x40
 800050c:	4803      	ldr	r0, [pc, #12]	@ (800051c <SELECT+0x18>)
 800050e:	f002 f847 	bl	80025a0 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000512:	2001      	movs	r0, #1
 8000514:	f001 f96c 	bl	80017f0 <HAL_Delay>
}
 8000518:	bf00      	nop
 800051a:	bd80      	pop	{r7, pc}
 800051c:	40020400 	.word	0x40020400

08000520 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8000524:	2201      	movs	r2, #1
 8000526:	2140      	movs	r1, #64	@ 0x40
 8000528:	4803      	ldr	r0, [pc, #12]	@ (8000538 <DESELECT+0x18>)
 800052a:	f002 f839 	bl	80025a0 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800052e:	2001      	movs	r0, #1
 8000530:	f001 f95e 	bl	80017f0 <HAL_Delay>
}
 8000534:	bf00      	nop
 8000536:	bd80      	pop	{r7, pc}
 8000538:	40020400 	.word	0x40020400

0800053c <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b082      	sub	sp, #8
 8000540:	af00      	add	r7, sp, #0
 8000542:	4603      	mov	r3, r0
 8000544:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000546:	bf00      	nop
 8000548:	4b08      	ldr	r3, [pc, #32]	@ (800056c <SPI_TxByte+0x30>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	689b      	ldr	r3, [r3, #8]
 800054e:	f003 0302 	and.w	r3, r3, #2
 8000552:	2b02      	cmp	r3, #2
 8000554:	d1f8      	bne.n	8000548 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8000556:	1df9      	adds	r1, r7, #7
 8000558:	2364      	movs	r3, #100	@ 0x64
 800055a:	2201      	movs	r2, #1
 800055c:	4803      	ldr	r0, [pc, #12]	@ (800056c <SPI_TxByte+0x30>)
 800055e:	f002 fe24 	bl	80031aa <HAL_SPI_Transmit>
}
 8000562:	bf00      	nop
 8000564:	3708      	adds	r7, #8
 8000566:	46bd      	mov	sp, r7
 8000568:	bd80      	pop	{r7, pc}
 800056a:	bf00      	nop
 800056c:	20000048 	.word	0x20000048

08000570 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
 8000578:	460b      	mov	r3, r1
 800057a:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800057c:	bf00      	nop
 800057e:	4b08      	ldr	r3, [pc, #32]	@ (80005a0 <SPI_TxBuffer+0x30>)
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	689b      	ldr	r3, [r3, #8]
 8000584:	f003 0302 	and.w	r3, r3, #2
 8000588:	2b02      	cmp	r3, #2
 800058a:	d1f8      	bne.n	800057e <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 800058c:	887a      	ldrh	r2, [r7, #2]
 800058e:	2364      	movs	r3, #100	@ 0x64
 8000590:	6879      	ldr	r1, [r7, #4]
 8000592:	4803      	ldr	r0, [pc, #12]	@ (80005a0 <SPI_TxBuffer+0x30>)
 8000594:	f002 fe09 	bl	80031aa <HAL_SPI_Transmit>
}
 8000598:	bf00      	nop
 800059a:	3708      	adds	r7, #8
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	20000048 	.word	0x20000048

080005a4 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b084      	sub	sp, #16
 80005a8:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 80005aa:	23ff      	movs	r3, #255	@ 0xff
 80005ac:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80005ae:	bf00      	nop
 80005b0:	4b09      	ldr	r3, [pc, #36]	@ (80005d8 <SPI_RxByte+0x34>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	689b      	ldr	r3, [r3, #8]
 80005b6:	f003 0302 	and.w	r3, r3, #2
 80005ba:	2b02      	cmp	r3, #2
 80005bc:	d1f8      	bne.n	80005b0 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 80005be:	1dba      	adds	r2, r7, #6
 80005c0:	1df9      	adds	r1, r7, #7
 80005c2:	2364      	movs	r3, #100	@ 0x64
 80005c4:	9300      	str	r3, [sp, #0]
 80005c6:	2301      	movs	r3, #1
 80005c8:	4803      	ldr	r0, [pc, #12]	@ (80005d8 <SPI_RxByte+0x34>)
 80005ca:	f002 ff32 	bl	8003432 <HAL_SPI_TransmitReceive>

	return data;
 80005ce:	79bb      	ldrb	r3, [r7, #6]
}
 80005d0:	4618      	mov	r0, r3
 80005d2:	3708      	adds	r7, #8
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	20000048 	.word	0x20000048

080005dc <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 80005e4:	f7ff ffde 	bl	80005a4 <SPI_RxByte>
 80005e8:	4603      	mov	r3, r0
 80005ea:	461a      	mov	r2, r3
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	701a      	strb	r2, [r3, #0]
}
 80005f0:	bf00      	nop
 80005f2:	3708      	adds	r7, #8
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}

080005f8 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 80005fe:	4b0a      	ldr	r3, [pc, #40]	@ (8000628 <SD_ReadyWait+0x30>)
 8000600:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000604:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 8000606:	f7ff ffcd 	bl	80005a4 <SPI_RxByte>
 800060a:	4603      	mov	r3, r0
 800060c:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 800060e:	79fb      	ldrb	r3, [r7, #7]
 8000610:	2bff      	cmp	r3, #255	@ 0xff
 8000612:	d003      	beq.n	800061c <SD_ReadyWait+0x24>
 8000614:	4b04      	ldr	r3, [pc, #16]	@ (8000628 <SD_ReadyWait+0x30>)
 8000616:	881b      	ldrh	r3, [r3, #0]
 8000618:	2b00      	cmp	r3, #0
 800061a:	d1f4      	bne.n	8000606 <SD_ReadyWait+0xe>

	return res;
 800061c:	79fb      	ldrb	r3, [r7, #7]
}
 800061e:	4618      	mov	r0, r3
 8000620:	3708      	adds	r7, #8
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	20000042 	.word	0x20000042

0800062c <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b084      	sub	sp, #16
 8000630:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 8000632:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 8000636:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 8000638:	f7ff ff72 	bl	8000520 <DESELECT>
	for(int i = 0; i < 10; i++)
 800063c:	2300      	movs	r3, #0
 800063e:	60bb      	str	r3, [r7, #8]
 8000640:	e005      	b.n	800064e <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 8000642:	20ff      	movs	r0, #255	@ 0xff
 8000644:	f7ff ff7a 	bl	800053c <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 8000648:	68bb      	ldr	r3, [r7, #8]
 800064a:	3301      	adds	r3, #1
 800064c:	60bb      	str	r3, [r7, #8]
 800064e:	68bb      	ldr	r3, [r7, #8]
 8000650:	2b09      	cmp	r3, #9
 8000652:	ddf6      	ble.n	8000642 <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 8000654:	f7ff ff56 	bl	8000504 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 8000658:	2340      	movs	r3, #64	@ 0x40
 800065a:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 800065c:	2300      	movs	r3, #0
 800065e:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 8000660:	2300      	movs	r3, #0
 8000662:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 8000664:	2300      	movs	r3, #0
 8000666:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 8000668:	2300      	movs	r3, #0
 800066a:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 800066c:	2395      	movs	r3, #149	@ 0x95
 800066e:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 8000670:	463b      	mov	r3, r7
 8000672:	2106      	movs	r1, #6
 8000674:	4618      	mov	r0, r3
 8000676:	f7ff ff7b 	bl	8000570 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 800067a:	e002      	b.n	8000682 <SD_PowerOn+0x56>
	{
		cnt--;
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	3b01      	subs	r3, #1
 8000680:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 8000682:	f7ff ff8f 	bl	80005a4 <SPI_RxByte>
 8000686:	4603      	mov	r3, r0
 8000688:	2b01      	cmp	r3, #1
 800068a:	d002      	beq.n	8000692 <SD_PowerOn+0x66>
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	2b00      	cmp	r3, #0
 8000690:	d1f4      	bne.n	800067c <SD_PowerOn+0x50>
	}

	DESELECT();
 8000692:	f7ff ff45 	bl	8000520 <DESELECT>
	SPI_TxByte(0XFF);
 8000696:	20ff      	movs	r0, #255	@ 0xff
 8000698:	f7ff ff50 	bl	800053c <SPI_TxByte>

	PowerFlag = 1;
 800069c:	4b03      	ldr	r3, [pc, #12]	@ (80006ac <SD_PowerOn+0x80>)
 800069e:	2201      	movs	r2, #1
 80006a0:	701a      	strb	r2, [r3, #0]
}
 80006a2:	bf00      	nop
 80006a4:	3710      	adds	r7, #16
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	20000045 	.word	0x20000045

080006b0 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 80006b0:	b480      	push	{r7}
 80006b2:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 80006b4:	4b03      	ldr	r3, [pc, #12]	@ (80006c4 <SD_PowerOff+0x14>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	701a      	strb	r2, [r3, #0]
}
 80006ba:	bf00      	nop
 80006bc:	46bd      	mov	sp, r7
 80006be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c2:	4770      	bx	lr
 80006c4:	20000045 	.word	0x20000045

080006c8 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void) 
{
 80006c8:	b480      	push	{r7}
 80006ca:	af00      	add	r7, sp, #0
	return PowerFlag;
 80006cc:	4b03      	ldr	r3, [pc, #12]	@ (80006dc <SD_CheckPower+0x14>)
 80006ce:	781b      	ldrb	r3, [r3, #0]
}
 80006d0:	4618      	mov	r0, r3
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	20000045 	.word	0x20000045

080006e0 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b084      	sub	sp, #16
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
 80006e8:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 80006ea:	4b13      	ldr	r3, [pc, #76]	@ (8000738 <SD_RxDataBlock+0x58>)
 80006ec:	22c8      	movs	r2, #200	@ 0xc8
 80006ee:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 80006f0:	f7ff ff58 	bl	80005a4 <SPI_RxByte>
 80006f4:	4603      	mov	r3, r0
 80006f6:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 80006f8:	7bfb      	ldrb	r3, [r7, #15]
 80006fa:	2bff      	cmp	r3, #255	@ 0xff
 80006fc:	d103      	bne.n	8000706 <SD_RxDataBlock+0x26>
 80006fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000738 <SD_RxDataBlock+0x58>)
 8000700:	881b      	ldrh	r3, [r3, #0]
 8000702:	2b00      	cmp	r3, #0
 8000704:	d1f4      	bne.n	80006f0 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 8000706:	7bfb      	ldrb	r3, [r7, #15]
 8000708:	2bfe      	cmp	r3, #254	@ 0xfe
 800070a:	d001      	beq.n	8000710 <SD_RxDataBlock+0x30>
 800070c:	2300      	movs	r3, #0
 800070e:	e00f      	b.n	8000730 <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	1c5a      	adds	r2, r3, #1
 8000714:	607a      	str	r2, [r7, #4]
 8000716:	4618      	mov	r0, r3
 8000718:	f7ff ff60 	bl	80005dc <SPI_RxBytePtr>
	} while(len--);
 800071c:	683b      	ldr	r3, [r7, #0]
 800071e:	1e5a      	subs	r2, r3, #1
 8000720:	603a      	str	r2, [r7, #0]
 8000722:	2b00      	cmp	r3, #0
 8000724:	d1f4      	bne.n	8000710 <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 8000726:	f7ff ff3d 	bl	80005a4 <SPI_RxByte>
	SPI_RxByte();
 800072a:	f7ff ff3b 	bl	80005a4 <SPI_RxByte>

	return TRUE;
 800072e:	2301      	movs	r3, #1
}
 8000730:	4618      	mov	r0, r3
 8000732:	3710      	adds	r7, #16
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}
 8000738:	20000040 	.word	0x20000040

0800073c <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b084      	sub	sp, #16
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	460b      	mov	r3, r1
 8000746:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 8000748:	2300      	movs	r3, #0
 800074a:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 800074c:	f7ff ff54 	bl	80005f8 <SD_ReadyWait>
 8000750:	4603      	mov	r3, r0
 8000752:	2bff      	cmp	r3, #255	@ 0xff
 8000754:	d001      	beq.n	800075a <SD_TxDataBlock+0x1e>
 8000756:	2300      	movs	r3, #0
 8000758:	e02f      	b.n	80007ba <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 800075a:	78fb      	ldrb	r3, [r7, #3]
 800075c:	4618      	mov	r0, r3
 800075e:	f7ff feed 	bl	800053c <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 8000762:	78fb      	ldrb	r3, [r7, #3]
 8000764:	2bfd      	cmp	r3, #253	@ 0xfd
 8000766:	d020      	beq.n	80007aa <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 8000768:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800076c:	6878      	ldr	r0, [r7, #4]
 800076e:	f7ff feff 	bl	8000570 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 8000772:	f7ff ff17 	bl	80005a4 <SPI_RxByte>
		SPI_RxByte();
 8000776:	f7ff ff15 	bl	80005a4 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 800077a:	e00b      	b.n	8000794 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 800077c:	f7ff ff12 	bl	80005a4 <SPI_RxByte>
 8000780:	4603      	mov	r3, r0
 8000782:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 8000784:	7bfb      	ldrb	r3, [r7, #15]
 8000786:	f003 031f 	and.w	r3, r3, #31
 800078a:	2b05      	cmp	r3, #5
 800078c:	d006      	beq.n	800079c <SD_TxDataBlock+0x60>
			i++;
 800078e:	7bbb      	ldrb	r3, [r7, #14]
 8000790:	3301      	adds	r3, #1
 8000792:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 8000794:	7bbb      	ldrb	r3, [r7, #14]
 8000796:	2b40      	cmp	r3, #64	@ 0x40
 8000798:	d9f0      	bls.n	800077c <SD_TxDataBlock+0x40>
 800079a:	e000      	b.n	800079e <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 800079c:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 800079e:	bf00      	nop
 80007a0:	f7ff ff00 	bl	80005a4 <SPI_RxByte>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d0fa      	beq.n	80007a0 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 80007aa:	7bfb      	ldrb	r3, [r7, #15]
 80007ac:	f003 031f 	and.w	r3, r3, #31
 80007b0:	2b05      	cmp	r3, #5
 80007b2:	d101      	bne.n	80007b8 <SD_TxDataBlock+0x7c>
 80007b4:	2301      	movs	r3, #1
 80007b6:	e000      	b.n	80007ba <SD_TxDataBlock+0x7e>

	return FALSE;
 80007b8:	2300      	movs	r3, #0
}
 80007ba:	4618      	mov	r0, r3
 80007bc:	3710      	adds	r7, #16
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}

080007c2 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 80007c2:	b580      	push	{r7, lr}
 80007c4:	b084      	sub	sp, #16
 80007c6:	af00      	add	r7, sp, #0
 80007c8:	4603      	mov	r3, r0
 80007ca:	6039      	str	r1, [r7, #0]
 80007cc:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 80007ce:	f7ff ff13 	bl	80005f8 <SD_ReadyWait>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2bff      	cmp	r3, #255	@ 0xff
 80007d6:	d001      	beq.n	80007dc <SD_SendCmd+0x1a>
 80007d8:	23ff      	movs	r3, #255	@ 0xff
 80007da:	e042      	b.n	8000862 <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 80007dc:	79fb      	ldrb	r3, [r7, #7]
 80007de:	4618      	mov	r0, r3
 80007e0:	f7ff feac 	bl	800053c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 80007e4:	683b      	ldr	r3, [r7, #0]
 80007e6:	0e1b      	lsrs	r3, r3, #24
 80007e8:	b2db      	uxtb	r3, r3
 80007ea:	4618      	mov	r0, r3
 80007ec:	f7ff fea6 	bl	800053c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 80007f0:	683b      	ldr	r3, [r7, #0]
 80007f2:	0c1b      	lsrs	r3, r3, #16
 80007f4:	b2db      	uxtb	r3, r3
 80007f6:	4618      	mov	r0, r3
 80007f8:	f7ff fea0 	bl	800053c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 80007fc:	683b      	ldr	r3, [r7, #0]
 80007fe:	0a1b      	lsrs	r3, r3, #8
 8000800:	b2db      	uxtb	r3, r3
 8000802:	4618      	mov	r0, r3
 8000804:	f7ff fe9a 	bl	800053c <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 8000808:	683b      	ldr	r3, [r7, #0]
 800080a:	b2db      	uxtb	r3, r3
 800080c:	4618      	mov	r0, r3
 800080e:	f7ff fe95 	bl	800053c <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 8000812:	79fb      	ldrb	r3, [r7, #7]
 8000814:	2b40      	cmp	r3, #64	@ 0x40
 8000816:	d102      	bne.n	800081e <SD_SendCmd+0x5c>
 8000818:	2395      	movs	r3, #149	@ 0x95
 800081a:	73fb      	strb	r3, [r7, #15]
 800081c:	e007      	b.n	800082e <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 800081e:	79fb      	ldrb	r3, [r7, #7]
 8000820:	2b48      	cmp	r3, #72	@ 0x48
 8000822:	d102      	bne.n	800082a <SD_SendCmd+0x68>
 8000824:	2387      	movs	r3, #135	@ 0x87
 8000826:	73fb      	strb	r3, [r7, #15]
 8000828:	e001      	b.n	800082e <SD_SendCmd+0x6c>
	else crc = 1;
 800082a:	2301      	movs	r3, #1
 800082c:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 800082e:	7bfb      	ldrb	r3, [r7, #15]
 8000830:	4618      	mov	r0, r3
 8000832:	f7ff fe83 	bl	800053c <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 8000836:	79fb      	ldrb	r3, [r7, #7]
 8000838:	2b4c      	cmp	r3, #76	@ 0x4c
 800083a:	d101      	bne.n	8000840 <SD_SendCmd+0x7e>
 800083c:	f7ff feb2 	bl	80005a4 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 8000840:	230a      	movs	r3, #10
 8000842:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 8000844:	f7ff feae 	bl	80005a4 <SPI_RxByte>
 8000848:	4603      	mov	r3, r0
 800084a:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 800084c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000850:	2b00      	cmp	r3, #0
 8000852:	da05      	bge.n	8000860 <SD_SendCmd+0x9e>
 8000854:	7bbb      	ldrb	r3, [r7, #14]
 8000856:	3b01      	subs	r3, #1
 8000858:	73bb      	strb	r3, [r7, #14]
 800085a:	7bbb      	ldrb	r3, [r7, #14]
 800085c:	2b00      	cmp	r3, #0
 800085e:	d1f1      	bne.n	8000844 <SD_SendCmd+0x82>

	return res;
 8000860:	7b7b      	ldrb	r3, [r7, #13]
}
 8000862:	4618      	mov	r0, r3
 8000864:	3710      	adds	r7, #16
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
	...

0800086c <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 800086c:	b590      	push	{r4, r7, lr}
 800086e:	b085      	sub	sp, #20
 8000870:	af00      	add	r7, sp, #0
 8000872:	4603      	mov	r3, r0
 8000874:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 8000876:	79fb      	ldrb	r3, [r7, #7]
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <SD_disk_initialize+0x14>
 800087c:	2301      	movs	r3, #1
 800087e:	e0d1      	b.n	8000a24 <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 8000880:	4b6a      	ldr	r3, [pc, #424]	@ (8000a2c <SD_disk_initialize+0x1c0>)
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	b2db      	uxtb	r3, r3
 8000886:	f003 0302 	and.w	r3, r3, #2
 800088a:	2b00      	cmp	r3, #0
 800088c:	d003      	beq.n	8000896 <SD_disk_initialize+0x2a>
 800088e:	4b67      	ldr	r3, [pc, #412]	@ (8000a2c <SD_disk_initialize+0x1c0>)
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	b2db      	uxtb	r3, r3
 8000894:	e0c6      	b.n	8000a24 <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 8000896:	f7ff fec9 	bl	800062c <SD_PowerOn>

	/* slave select */
	SELECT();
 800089a:	f7ff fe33 	bl	8000504 <SELECT>

	/* check disk type */
	type = 0;
 800089e:	2300      	movs	r3, #0
 80008a0:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 80008a2:	2100      	movs	r1, #0
 80008a4:	2040      	movs	r0, #64	@ 0x40
 80008a6:	f7ff ff8c 	bl	80007c2 <SD_SendCmd>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b01      	cmp	r3, #1
 80008ae:	f040 80a1 	bne.w	80009f4 <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 80008b2:	4b5f      	ldr	r3, [pc, #380]	@ (8000a30 <SD_disk_initialize+0x1c4>)
 80008b4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80008b8:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 80008ba:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 80008be:	2048      	movs	r0, #72	@ 0x48
 80008c0:	f7ff ff7f 	bl	80007c2 <SD_SendCmd>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b01      	cmp	r3, #1
 80008c8:	d155      	bne.n	8000976 <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 80008ca:	2300      	movs	r3, #0
 80008cc:	73fb      	strb	r3, [r7, #15]
 80008ce:	e00c      	b.n	80008ea <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 80008d0:	7bfc      	ldrb	r4, [r7, #15]
 80008d2:	f7ff fe67 	bl	80005a4 <SPI_RxByte>
 80008d6:	4603      	mov	r3, r0
 80008d8:	461a      	mov	r2, r3
 80008da:	f104 0310 	add.w	r3, r4, #16
 80008de:	443b      	add	r3, r7
 80008e0:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 80008e4:	7bfb      	ldrb	r3, [r7, #15]
 80008e6:	3301      	adds	r3, #1
 80008e8:	73fb      	strb	r3, [r7, #15]
 80008ea:	7bfb      	ldrb	r3, [r7, #15]
 80008ec:	2b03      	cmp	r3, #3
 80008ee:	d9ef      	bls.n	80008d0 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 80008f0:	7abb      	ldrb	r3, [r7, #10]
 80008f2:	2b01      	cmp	r3, #1
 80008f4:	d17e      	bne.n	80009f4 <SD_disk_initialize+0x188>
 80008f6:	7afb      	ldrb	r3, [r7, #11]
 80008f8:	2baa      	cmp	r3, #170	@ 0xaa
 80008fa:	d17b      	bne.n	80009f4 <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80008fc:	2100      	movs	r1, #0
 80008fe:	2077      	movs	r0, #119	@ 0x77
 8000900:	f7ff ff5f 	bl	80007c2 <SD_SendCmd>
 8000904:	4603      	mov	r3, r0
 8000906:	2b01      	cmp	r3, #1
 8000908:	d807      	bhi.n	800091a <SD_disk_initialize+0xae>
 800090a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800090e:	2069      	movs	r0, #105	@ 0x69
 8000910:	f7ff ff57 	bl	80007c2 <SD_SendCmd>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d004      	beq.n	8000924 <SD_disk_initialize+0xb8>
				} while (Timer1);
 800091a:	4b45      	ldr	r3, [pc, #276]	@ (8000a30 <SD_disk_initialize+0x1c4>)
 800091c:	881b      	ldrh	r3, [r3, #0]
 800091e:	2b00      	cmp	r3, #0
 8000920:	d1ec      	bne.n	80008fc <SD_disk_initialize+0x90>
 8000922:	e000      	b.n	8000926 <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000924:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8000926:	4b42      	ldr	r3, [pc, #264]	@ (8000a30 <SD_disk_initialize+0x1c4>)
 8000928:	881b      	ldrh	r3, [r3, #0]
 800092a:	2b00      	cmp	r3, #0
 800092c:	d062      	beq.n	80009f4 <SD_disk_initialize+0x188>
 800092e:	2100      	movs	r1, #0
 8000930:	207a      	movs	r0, #122	@ 0x7a
 8000932:	f7ff ff46 	bl	80007c2 <SD_SendCmd>
 8000936:	4603      	mov	r3, r0
 8000938:	2b00      	cmp	r3, #0
 800093a:	d15b      	bne.n	80009f4 <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 800093c:	2300      	movs	r3, #0
 800093e:	73fb      	strb	r3, [r7, #15]
 8000940:	e00c      	b.n	800095c <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 8000942:	7bfc      	ldrb	r4, [r7, #15]
 8000944:	f7ff fe2e 	bl	80005a4 <SPI_RxByte>
 8000948:	4603      	mov	r3, r0
 800094a:	461a      	mov	r2, r3
 800094c:	f104 0310 	add.w	r3, r4, #16
 8000950:	443b      	add	r3, r7
 8000952:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 8000956:	7bfb      	ldrb	r3, [r7, #15]
 8000958:	3301      	adds	r3, #1
 800095a:	73fb      	strb	r3, [r7, #15]
 800095c:	7bfb      	ldrb	r3, [r7, #15]
 800095e:	2b03      	cmp	r3, #3
 8000960:	d9ef      	bls.n	8000942 <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 8000962:	7a3b      	ldrb	r3, [r7, #8]
 8000964:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <SD_disk_initialize+0x104>
 800096c:	230c      	movs	r3, #12
 800096e:	e000      	b.n	8000972 <SD_disk_initialize+0x106>
 8000970:	2304      	movs	r3, #4
 8000972:	73bb      	strb	r3, [r7, #14]
 8000974:	e03e      	b.n	80009f4 <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8000976:	2100      	movs	r1, #0
 8000978:	2077      	movs	r0, #119	@ 0x77
 800097a:	f7ff ff22 	bl	80007c2 <SD_SendCmd>
 800097e:	4603      	mov	r3, r0
 8000980:	2b01      	cmp	r3, #1
 8000982:	d808      	bhi.n	8000996 <SD_disk_initialize+0x12a>
 8000984:	2100      	movs	r1, #0
 8000986:	2069      	movs	r0, #105	@ 0x69
 8000988:	f7ff ff1b 	bl	80007c2 <SD_SendCmd>
 800098c:	4603      	mov	r3, r0
 800098e:	2b01      	cmp	r3, #1
 8000990:	d801      	bhi.n	8000996 <SD_disk_initialize+0x12a>
 8000992:	2302      	movs	r3, #2
 8000994:	e000      	b.n	8000998 <SD_disk_initialize+0x12c>
 8000996:	2301      	movs	r3, #1
 8000998:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 800099a:	7bbb      	ldrb	r3, [r7, #14]
 800099c:	2b02      	cmp	r3, #2
 800099e:	d10e      	bne.n	80009be <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 80009a0:	2100      	movs	r1, #0
 80009a2:	2077      	movs	r0, #119	@ 0x77
 80009a4:	f7ff ff0d 	bl	80007c2 <SD_SendCmd>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2b01      	cmp	r3, #1
 80009ac:	d80e      	bhi.n	80009cc <SD_disk_initialize+0x160>
 80009ae:	2100      	movs	r1, #0
 80009b0:	2069      	movs	r0, #105	@ 0x69
 80009b2:	f7ff ff06 	bl	80007c2 <SD_SendCmd>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d107      	bne.n	80009cc <SD_disk_initialize+0x160>
 80009bc:	e00c      	b.n	80009d8 <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 80009be:	2100      	movs	r1, #0
 80009c0:	2041      	movs	r0, #65	@ 0x41
 80009c2:	f7ff fefe 	bl	80007c2 <SD_SendCmd>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d004      	beq.n	80009d6 <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 80009cc:	4b18      	ldr	r3, [pc, #96]	@ (8000a30 <SD_disk_initialize+0x1c4>)
 80009ce:	881b      	ldrh	r3, [r3, #0]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d1e2      	bne.n	800099a <SD_disk_initialize+0x12e>
 80009d4:	e000      	b.n	80009d8 <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 80009d6:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 80009d8:	4b15      	ldr	r3, [pc, #84]	@ (8000a30 <SD_disk_initialize+0x1c4>)
 80009da:	881b      	ldrh	r3, [r3, #0]
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d007      	beq.n	80009f0 <SD_disk_initialize+0x184>
 80009e0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80009e4:	2050      	movs	r0, #80	@ 0x50
 80009e6:	f7ff feec 	bl	80007c2 <SD_SendCmd>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d001      	beq.n	80009f4 <SD_disk_initialize+0x188>
 80009f0:	2300      	movs	r3, #0
 80009f2:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 80009f4:	4a0f      	ldr	r2, [pc, #60]	@ (8000a34 <SD_disk_initialize+0x1c8>)
 80009f6:	7bbb      	ldrb	r3, [r7, #14]
 80009f8:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 80009fa:	f7ff fd91 	bl	8000520 <DESELECT>
	SPI_RxByte();
 80009fe:	f7ff fdd1 	bl	80005a4 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 8000a02:	7bbb      	ldrb	r3, [r7, #14]
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d008      	beq.n	8000a1a <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 8000a08:	4b08      	ldr	r3, [pc, #32]	@ (8000a2c <SD_disk_initialize+0x1c0>)
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	b2db      	uxtb	r3, r3
 8000a0e:	f023 0301 	bic.w	r3, r3, #1
 8000a12:	b2da      	uxtb	r2, r3
 8000a14:	4b05      	ldr	r3, [pc, #20]	@ (8000a2c <SD_disk_initialize+0x1c0>)
 8000a16:	701a      	strb	r2, [r3, #0]
 8000a18:	e001      	b.n	8000a1e <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 8000a1a:	f7ff fe49 	bl	80006b0 <SD_PowerOff>
	}

	return Stat;
 8000a1e:	4b03      	ldr	r3, [pc, #12]	@ (8000a2c <SD_disk_initialize+0x1c0>)
 8000a20:	781b      	ldrb	r3, [r3, #0]
 8000a22:	b2db      	uxtb	r3, r3
}
 8000a24:	4618      	mov	r0, r3
 8000a26:	3714      	adds	r7, #20
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd90      	pop	{r4, r7, pc}
 8000a2c:	20000000 	.word	0x20000000
 8000a30:	20000040 	.word	0x20000040
 8000a34:	20000044 	.word	0x20000044

08000a38 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 8000a38:	b480      	push	{r7}
 8000a3a:	b083      	sub	sp, #12
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	4603      	mov	r3, r0
 8000a40:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 8000a42:	79fb      	ldrb	r3, [r7, #7]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <SD_disk_status+0x14>
 8000a48:	2301      	movs	r3, #1
 8000a4a:	e002      	b.n	8000a52 <SD_disk_status+0x1a>
	return Stat;
 8000a4c:	4b04      	ldr	r3, [pc, #16]	@ (8000a60 <SD_disk_status+0x28>)
 8000a4e:	781b      	ldrb	r3, [r3, #0]
 8000a50:	b2db      	uxtb	r3, r3
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	370c      	adds	r7, #12
 8000a56:	46bd      	mov	sp, r7
 8000a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop
 8000a60:	20000000 	.word	0x20000000

08000a64 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b084      	sub	sp, #16
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	60b9      	str	r1, [r7, #8]
 8000a6c:	607a      	str	r2, [r7, #4]
 8000a6e:	603b      	str	r3, [r7, #0]
 8000a70:	4603      	mov	r3, r0
 8000a72:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000a74:	7bfb      	ldrb	r3, [r7, #15]
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d102      	bne.n	8000a80 <SD_disk_read+0x1c>
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d101      	bne.n	8000a84 <SD_disk_read+0x20>
 8000a80:	2304      	movs	r3, #4
 8000a82:	e051      	b.n	8000b28 <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000a84:	4b2a      	ldr	r3, [pc, #168]	@ (8000b30 <SD_disk_read+0xcc>)
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	b2db      	uxtb	r3, r3
 8000a8a:	f003 0301 	and.w	r3, r3, #1
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d001      	beq.n	8000a96 <SD_disk_read+0x32>
 8000a92:	2303      	movs	r3, #3
 8000a94:	e048      	b.n	8000b28 <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000a96:	4b27      	ldr	r3, [pc, #156]	@ (8000b34 <SD_disk_read+0xd0>)
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	f003 0304 	and.w	r3, r3, #4
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d102      	bne.n	8000aa8 <SD_disk_read+0x44>
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	025b      	lsls	r3, r3, #9
 8000aa6:	607b      	str	r3, [r7, #4]

	SELECT();
 8000aa8:	f7ff fd2c 	bl	8000504 <SELECT>

	if (count == 1)
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	2b01      	cmp	r3, #1
 8000ab0:	d111      	bne.n	8000ad6 <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8000ab2:	6879      	ldr	r1, [r7, #4]
 8000ab4:	2051      	movs	r0, #81	@ 0x51
 8000ab6:	f7ff fe84 	bl	80007c2 <SD_SendCmd>
 8000aba:	4603      	mov	r3, r0
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d129      	bne.n	8000b14 <SD_disk_read+0xb0>
 8000ac0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ac4:	68b8      	ldr	r0, [r7, #8]
 8000ac6:	f7ff fe0b 	bl	80006e0 <SD_RxDataBlock>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d021      	beq.n	8000b14 <SD_disk_read+0xb0>
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	603b      	str	r3, [r7, #0]
 8000ad4:	e01e      	b.n	8000b14 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8000ad6:	6879      	ldr	r1, [r7, #4]
 8000ad8:	2052      	movs	r0, #82	@ 0x52
 8000ada:	f7ff fe72 	bl	80007c2 <SD_SendCmd>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d117      	bne.n	8000b14 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8000ae4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ae8:	68b8      	ldr	r0, [r7, #8]
 8000aea:	f7ff fdf9 	bl	80006e0 <SD_RxDataBlock>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d00a      	beq.n	8000b0a <SD_disk_read+0xa6>
				buff += 512;
 8000af4:	68bb      	ldr	r3, [r7, #8]
 8000af6:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000afa:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	3b01      	subs	r3, #1
 8000b00:	603b      	str	r3, [r7, #0]
 8000b02:	683b      	ldr	r3, [r7, #0]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d1ed      	bne.n	8000ae4 <SD_disk_read+0x80>
 8000b08:	e000      	b.n	8000b0c <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 8000b0a:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8000b0c:	2100      	movs	r1, #0
 8000b0e:	204c      	movs	r0, #76	@ 0x4c
 8000b10:	f7ff fe57 	bl	80007c2 <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8000b14:	f7ff fd04 	bl	8000520 <DESELECT>
	SPI_RxByte();
 8000b18:	f7ff fd44 	bl	80005a4 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	bf14      	ite	ne
 8000b22:	2301      	movne	r3, #1
 8000b24:	2300      	moveq	r3, #0
 8000b26:	b2db      	uxtb	r3, r3
}
 8000b28:	4618      	mov	r0, r3
 8000b2a:	3710      	adds	r7, #16
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	20000000 	.word	0x20000000
 8000b34:	20000044 	.word	0x20000044

08000b38 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b084      	sub	sp, #16
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	60b9      	str	r1, [r7, #8]
 8000b40:	607a      	str	r2, [r7, #4]
 8000b42:	603b      	str	r3, [r7, #0]
 8000b44:	4603      	mov	r3, r0
 8000b46:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000b48:	7bfb      	ldrb	r3, [r7, #15]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d102      	bne.n	8000b54 <SD_disk_write+0x1c>
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d101      	bne.n	8000b58 <SD_disk_write+0x20>
 8000b54:	2304      	movs	r3, #4
 8000b56:	e06b      	b.n	8000c30 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000b58:	4b37      	ldr	r3, [pc, #220]	@ (8000c38 <SD_disk_write+0x100>)
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	b2db      	uxtb	r3, r3
 8000b5e:	f003 0301 	and.w	r3, r3, #1
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <SD_disk_write+0x32>
 8000b66:	2303      	movs	r3, #3
 8000b68:	e062      	b.n	8000c30 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8000b6a:	4b33      	ldr	r3, [pc, #204]	@ (8000c38 <SD_disk_write+0x100>)
 8000b6c:	781b      	ldrb	r3, [r3, #0]
 8000b6e:	b2db      	uxtb	r3, r3
 8000b70:	f003 0304 	and.w	r3, r3, #4
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <SD_disk_write+0x44>
 8000b78:	2302      	movs	r3, #2
 8000b7a:	e059      	b.n	8000c30 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000b7c:	4b2f      	ldr	r3, [pc, #188]	@ (8000c3c <SD_disk_write+0x104>)
 8000b7e:	781b      	ldrb	r3, [r3, #0]
 8000b80:	f003 0304 	and.w	r3, r3, #4
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d102      	bne.n	8000b8e <SD_disk_write+0x56>
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	025b      	lsls	r3, r3, #9
 8000b8c:	607b      	str	r3, [r7, #4]

	SELECT();
 8000b8e:	f7ff fcb9 	bl	8000504 <SELECT>

	if (count == 1)
 8000b92:	683b      	ldr	r3, [r7, #0]
 8000b94:	2b01      	cmp	r3, #1
 8000b96:	d110      	bne.n	8000bba <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8000b98:	6879      	ldr	r1, [r7, #4]
 8000b9a:	2058      	movs	r0, #88	@ 0x58
 8000b9c:	f7ff fe11 	bl	80007c2 <SD_SendCmd>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d13a      	bne.n	8000c1c <SD_disk_write+0xe4>
 8000ba6:	21fe      	movs	r1, #254	@ 0xfe
 8000ba8:	68b8      	ldr	r0, [r7, #8]
 8000baa:	f7ff fdc7 	bl	800073c <SD_TxDataBlock>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d033      	beq.n	8000c1c <SD_disk_write+0xe4>
			count = 0;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	603b      	str	r3, [r7, #0]
 8000bb8:	e030      	b.n	8000c1c <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 8000bba:	4b20      	ldr	r3, [pc, #128]	@ (8000c3c <SD_disk_write+0x104>)
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	f003 0302 	and.w	r3, r3, #2
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d007      	beq.n	8000bd6 <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8000bc6:	2100      	movs	r1, #0
 8000bc8:	2077      	movs	r0, #119	@ 0x77
 8000bca:	f7ff fdfa 	bl	80007c2 <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8000bce:	6839      	ldr	r1, [r7, #0]
 8000bd0:	2057      	movs	r0, #87	@ 0x57
 8000bd2:	f7ff fdf6 	bl	80007c2 <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8000bd6:	6879      	ldr	r1, [r7, #4]
 8000bd8:	2059      	movs	r0, #89	@ 0x59
 8000bda:	f7ff fdf2 	bl	80007c2 <SD_SendCmd>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d11b      	bne.n	8000c1c <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000be4:	21fc      	movs	r1, #252	@ 0xfc
 8000be6:	68b8      	ldr	r0, [r7, #8]
 8000be8:	f7ff fda8 	bl	800073c <SD_TxDataBlock>
 8000bec:	4603      	mov	r3, r0
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d00a      	beq.n	8000c08 <SD_disk_write+0xd0>
				buff += 512;
 8000bf2:	68bb      	ldr	r3, [r7, #8]
 8000bf4:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000bf8:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	3b01      	subs	r3, #1
 8000bfe:	603b      	str	r3, [r7, #0]
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d1ee      	bne.n	8000be4 <SD_disk_write+0xac>
 8000c06:	e000      	b.n	8000c0a <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000c08:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 8000c0a:	21fd      	movs	r1, #253	@ 0xfd
 8000c0c:	2000      	movs	r0, #0
 8000c0e:	f7ff fd95 	bl	800073c <SD_TxDataBlock>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d101      	bne.n	8000c1c <SD_disk_write+0xe4>
			{
				count = 1;
 8000c18:	2301      	movs	r3, #1
 8000c1a:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8000c1c:	f7ff fc80 	bl	8000520 <DESELECT>
	SPI_RxByte();
 8000c20:	f7ff fcc0 	bl	80005a4 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	bf14      	ite	ne
 8000c2a:	2301      	movne	r3, #1
 8000c2c:	2300      	moveq	r3, #0
 8000c2e:	b2db      	uxtb	r3, r3
}
 8000c30:	4618      	mov	r0, r3
 8000c32:	3710      	adds	r7, #16
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	20000000 	.word	0x20000000
 8000c3c:	20000044 	.word	0x20000044

08000c40 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 8000c40:	b590      	push	{r4, r7, lr}
 8000c42:	b08b      	sub	sp, #44	@ 0x2c
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	4603      	mov	r3, r0
 8000c48:	603a      	str	r2, [r7, #0]
 8000c4a:	71fb      	strb	r3, [r7, #7]
 8000c4c:	460b      	mov	r3, r1
 8000c4e:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 8000c50:	683b      	ldr	r3, [r7, #0]
 8000c52:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 8000c54:	79fb      	ldrb	r3, [r7, #7]
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <SD_disk_ioctl+0x1e>
 8000c5a:	2304      	movs	r3, #4
 8000c5c:	e113      	b.n	8000e86 <SD_disk_ioctl+0x246>
	res = RES_ERROR;
 8000c5e:	2301      	movs	r3, #1
 8000c60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (ctrl == CTRL_POWER)
 8000c64:	79bb      	ldrb	r3, [r7, #6]
 8000c66:	2b05      	cmp	r3, #5
 8000c68:	d124      	bne.n	8000cb4 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 8000c6a:	6a3b      	ldr	r3, [r7, #32]
 8000c6c:	781b      	ldrb	r3, [r3, #0]
 8000c6e:	2b02      	cmp	r3, #2
 8000c70:	d012      	beq.n	8000c98 <SD_disk_ioctl+0x58>
 8000c72:	2b02      	cmp	r3, #2
 8000c74:	dc1a      	bgt.n	8000cac <SD_disk_ioctl+0x6c>
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d002      	beq.n	8000c80 <SD_disk_ioctl+0x40>
 8000c7a:	2b01      	cmp	r3, #1
 8000c7c:	d006      	beq.n	8000c8c <SD_disk_ioctl+0x4c>
 8000c7e:	e015      	b.n	8000cac <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8000c80:	f7ff fd16 	bl	80006b0 <SD_PowerOff>
			res = RES_OK;
 8000c84:	2300      	movs	r3, #0
 8000c86:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000c8a:	e0fa      	b.n	8000e82 <SD_disk_ioctl+0x242>
		case 1:
			SD_PowerOn();		/* Power On */
 8000c8c:	f7ff fcce 	bl	800062c <SD_PowerOn>
			res = RES_OK;
 8000c90:	2300      	movs	r3, #0
 8000c92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000c96:	e0f4      	b.n	8000e82 <SD_disk_ioctl+0x242>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8000c98:	6a3b      	ldr	r3, [r7, #32]
 8000c9a:	1c5c      	adds	r4, r3, #1
 8000c9c:	f7ff fd14 	bl	80006c8 <SD_CheckPower>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000caa:	e0ea      	b.n	8000e82 <SD_disk_ioctl+0x242>
		default:
			res = RES_PARERR;
 8000cac:	2304      	movs	r3, #4
 8000cae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000cb2:	e0e6      	b.n	8000e82 <SD_disk_ioctl+0x242>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000cb4:	4b76      	ldr	r3, [pc, #472]	@ (8000e90 <SD_disk_ioctl+0x250>)
 8000cb6:	781b      	ldrb	r3, [r3, #0]
 8000cb8:	b2db      	uxtb	r3, r3
 8000cba:	f003 0301 	and.w	r3, r3, #1
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d001      	beq.n	8000cc6 <SD_disk_ioctl+0x86>
 8000cc2:	2303      	movs	r3, #3
 8000cc4:	e0df      	b.n	8000e86 <SD_disk_ioctl+0x246>

		SELECT();
 8000cc6:	f7ff fc1d 	bl	8000504 <SELECT>

		switch (ctrl)
 8000cca:	79bb      	ldrb	r3, [r7, #6]
 8000ccc:	2b0d      	cmp	r3, #13
 8000cce:	f200 80c9 	bhi.w	8000e64 <SD_disk_ioctl+0x224>
 8000cd2:	a201      	add	r2, pc, #4	@ (adr r2, 8000cd8 <SD_disk_ioctl+0x98>)
 8000cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cd8:	08000dcf 	.word	0x08000dcf
 8000cdc:	08000d11 	.word	0x08000d11
 8000ce0:	08000dbf 	.word	0x08000dbf
 8000ce4:	08000e65 	.word	0x08000e65
 8000ce8:	08000e65 	.word	0x08000e65
 8000cec:	08000e65 	.word	0x08000e65
 8000cf0:	08000e65 	.word	0x08000e65
 8000cf4:	08000e65 	.word	0x08000e65
 8000cf8:	08000e65 	.word	0x08000e65
 8000cfc:	08000e65 	.word	0x08000e65
 8000d00:	08000e65 	.word	0x08000e65
 8000d04:	08000de1 	.word	0x08000de1
 8000d08:	08000e05 	.word	0x08000e05
 8000d0c:	08000e29 	.word	0x08000e29
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8000d10:	2100      	movs	r1, #0
 8000d12:	2049      	movs	r0, #73	@ 0x49
 8000d14:	f7ff fd55 	bl	80007c2 <SD_SendCmd>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	f040 80a6 	bne.w	8000e6c <SD_disk_ioctl+0x22c>
 8000d20:	f107 030c 	add.w	r3, r7, #12
 8000d24:	2110      	movs	r1, #16
 8000d26:	4618      	mov	r0, r3
 8000d28:	f7ff fcda 	bl	80006e0 <SD_RxDataBlock>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f000 809c 	beq.w	8000e6c <SD_disk_ioctl+0x22c>
			{
				if ((csd[0] >> 6) == 1)
 8000d34:	7b3b      	ldrb	r3, [r7, #12]
 8000d36:	099b      	lsrs	r3, r3, #6
 8000d38:	b2db      	uxtb	r3, r3
 8000d3a:	2b01      	cmp	r3, #1
 8000d3c:	d10d      	bne.n	8000d5a <SD_disk_ioctl+0x11a>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8000d3e:	7d7b      	ldrb	r3, [r7, #21]
 8000d40:	461a      	mov	r2, r3
 8000d42:	7d3b      	ldrb	r3, [r7, #20]
 8000d44:	021b      	lsls	r3, r3, #8
 8000d46:	b29b      	uxth	r3, r3
 8000d48:	4413      	add	r3, r2
 8000d4a:	b29b      	uxth	r3, r3
 8000d4c:	3301      	adds	r3, #1
 8000d4e:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 8000d50:	8bfb      	ldrh	r3, [r7, #30]
 8000d52:	029a      	lsls	r2, r3, #10
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	601a      	str	r2, [r3, #0]
 8000d58:	e02d      	b.n	8000db6 <SD_disk_ioctl+0x176>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8000d5a:	7c7b      	ldrb	r3, [r7, #17]
 8000d5c:	f003 030f 	and.w	r3, r3, #15
 8000d60:	b2da      	uxtb	r2, r3
 8000d62:	7dbb      	ldrb	r3, [r7, #22]
 8000d64:	09db      	lsrs	r3, r3, #7
 8000d66:	b2db      	uxtb	r3, r3
 8000d68:	4413      	add	r3, r2
 8000d6a:	b2da      	uxtb	r2, r3
 8000d6c:	7d7b      	ldrb	r3, [r7, #21]
 8000d6e:	005b      	lsls	r3, r3, #1
 8000d70:	b2db      	uxtb	r3, r3
 8000d72:	f003 0306 	and.w	r3, r3, #6
 8000d76:	b2db      	uxtb	r3, r3
 8000d78:	4413      	add	r3, r2
 8000d7a:	b2db      	uxtb	r3, r3
 8000d7c:	3302      	adds	r3, #2
 8000d7e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8000d82:	7d3b      	ldrb	r3, [r7, #20]
 8000d84:	099b      	lsrs	r3, r3, #6
 8000d86:	b2db      	uxtb	r3, r3
 8000d88:	461a      	mov	r2, r3
 8000d8a:	7cfb      	ldrb	r3, [r7, #19]
 8000d8c:	009b      	lsls	r3, r3, #2
 8000d8e:	b29b      	uxth	r3, r3
 8000d90:	4413      	add	r3, r2
 8000d92:	b29a      	uxth	r2, r3
 8000d94:	7cbb      	ldrb	r3, [r7, #18]
 8000d96:	029b      	lsls	r3, r3, #10
 8000d98:	b29b      	uxth	r3, r3
 8000d9a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000d9e:	b29b      	uxth	r3, r3
 8000da0:	4413      	add	r3, r2
 8000da2:	b29b      	uxth	r3, r3
 8000da4:	3301      	adds	r3, #1
 8000da6:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8000da8:	8bfa      	ldrh	r2, [r7, #30]
 8000daa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000dae:	3b09      	subs	r3, #9
 8000db0:	409a      	lsls	r2, r3
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8000db6:	2300      	movs	r3, #0
 8000db8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			}
			break;
 8000dbc:	e056      	b.n	8000e6c <SD_disk_ioctl+0x22c>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000dc4:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000dcc:	e055      	b.n	8000e7a <SD_disk_ioctl+0x23a>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8000dce:	f7ff fc13 	bl	80005f8 <SD_ReadyWait>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2bff      	cmp	r3, #255	@ 0xff
 8000dd6:	d14b      	bne.n	8000e70 <SD_disk_ioctl+0x230>
 8000dd8:	2300      	movs	r3, #0
 8000dda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000dde:	e047      	b.n	8000e70 <SD_disk_ioctl+0x230>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000de0:	2100      	movs	r1, #0
 8000de2:	2049      	movs	r0, #73	@ 0x49
 8000de4:	f7ff fced 	bl	80007c2 <SD_SendCmd>
 8000de8:	4603      	mov	r3, r0
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d142      	bne.n	8000e74 <SD_disk_ioctl+0x234>
 8000dee:	2110      	movs	r1, #16
 8000df0:	6a38      	ldr	r0, [r7, #32]
 8000df2:	f7ff fc75 	bl	80006e0 <SD_RxDataBlock>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d03b      	beq.n	8000e74 <SD_disk_ioctl+0x234>
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000e02:	e037      	b.n	8000e74 <SD_disk_ioctl+0x234>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000e04:	2100      	movs	r1, #0
 8000e06:	204a      	movs	r0, #74	@ 0x4a
 8000e08:	f7ff fcdb 	bl	80007c2 <SD_SendCmd>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d132      	bne.n	8000e78 <SD_disk_ioctl+0x238>
 8000e12:	2110      	movs	r1, #16
 8000e14:	6a38      	ldr	r0, [r7, #32]
 8000e16:	f7ff fc63 	bl	80006e0 <SD_RxDataBlock>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d02b      	beq.n	8000e78 <SD_disk_ioctl+0x238>
 8000e20:	2300      	movs	r3, #0
 8000e22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8000e26:	e027      	b.n	8000e78 <SD_disk_ioctl+0x238>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 8000e28:	2100      	movs	r1, #0
 8000e2a:	207a      	movs	r0, #122	@ 0x7a
 8000e2c:	f7ff fcc9 	bl	80007c2 <SD_SendCmd>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d116      	bne.n	8000e64 <SD_disk_ioctl+0x224>
			{
				for (n = 0; n < 4; n++)
 8000e36:	2300      	movs	r3, #0
 8000e38:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000e3c:	e00b      	b.n	8000e56 <SD_disk_ioctl+0x216>
				{
					*ptr++ = SPI_RxByte();
 8000e3e:	6a3c      	ldr	r4, [r7, #32]
 8000e40:	1c63      	adds	r3, r4, #1
 8000e42:	623b      	str	r3, [r7, #32]
 8000e44:	f7ff fbae 	bl	80005a4 <SPI_RxByte>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8000e4c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000e50:	3301      	adds	r3, #1
 8000e52:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000e56:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000e5a:	2b03      	cmp	r3, #3
 8000e5c:	d9ef      	bls.n	8000e3e <SD_disk_ioctl+0x1fe>
				}
				res = RES_OK;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			}
		default:
			res = RES_PARERR;
 8000e64:	2304      	movs	r3, #4
 8000e66:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000e6a:	e006      	b.n	8000e7a <SD_disk_ioctl+0x23a>
			break;
 8000e6c:	bf00      	nop
 8000e6e:	e004      	b.n	8000e7a <SD_disk_ioctl+0x23a>
			break;
 8000e70:	bf00      	nop
 8000e72:	e002      	b.n	8000e7a <SD_disk_ioctl+0x23a>
			break;
 8000e74:	bf00      	nop
 8000e76:	e000      	b.n	8000e7a <SD_disk_ioctl+0x23a>
			break;
 8000e78:	bf00      	nop
		}

		DESELECT();
 8000e7a:	f7ff fb51 	bl	8000520 <DESELECT>
		SPI_RxByte();
 8000e7e:	f7ff fb91 	bl	80005a4 <SPI_RxByte>
	}

	return res;
 8000e82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	372c      	adds	r7, #44	@ 0x2c
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd90      	pop	{r4, r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	20000000 	.word	0x20000000

08000e94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e98:	f000 fc38 	bl	800170c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e9c:	f000 f83c 	bl	8000f18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ea0:	f000 f922 	bl	80010e8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000ea4:	f000 f8f8 	bl	8001098 <MX_DMA_Init>
  MX_SPI1_Init();
 8000ea8:	f000 f896 	bl	8000fd8 <MX_SPI1_Init>
  MX_FATFS_Init();
 8000eac:	f004 f804 	bl	8004eb8 <MX_FATFS_Init>
  MX_USART2_UART_Init();
 8000eb0:	f000 f8c8 	bl	8001044 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  // Iniciar la recepción por DMA
  HAL_UART_Receive_DMA(&huart2, &rxData, 1);
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	4912      	ldr	r1, [pc, #72]	@ (8000f00 <main+0x6c>)
 8000eb8:	4812      	ldr	r0, [pc, #72]	@ (8000f04 <main+0x70>)
 8000eba:	f002 fe8b 	bl	8003bd4 <HAL_UART_Receive_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (A == 1) {
 8000ebe:	4b12      	ldr	r3, [pc, #72]	@ (8000f08 <main+0x74>)
 8000ec0:	781b      	ldrb	r3, [r3, #0]
 8000ec2:	2b01      	cmp	r3, #1
 8000ec4:	d106      	bne.n	8000ed4 <main+0x40>
	      read_and_send_file("Link.txt");
 8000ec6:	4811      	ldr	r0, [pc, #68]	@ (8000f0c <main+0x78>)
 8000ec8:	f000 f9f6 	bl	80012b8 <read_and_send_file>
	      A = 0;
 8000ecc:	4b0e      	ldr	r3, [pc, #56]	@ (8000f08 <main+0x74>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	701a      	strb	r2, [r3, #0]
 8000ed2:	e7f4      	b.n	8000ebe <main+0x2a>
	  } else if (A == 2) {
 8000ed4:	4b0c      	ldr	r3, [pc, #48]	@ (8000f08 <main+0x74>)
 8000ed6:	781b      	ldrb	r3, [r3, #0]
 8000ed8:	2b02      	cmp	r3, #2
 8000eda:	d106      	bne.n	8000eea <main+0x56>
	      read_and_send_file("Chin.txt");
 8000edc:	480c      	ldr	r0, [pc, #48]	@ (8000f10 <main+0x7c>)
 8000ede:	f000 f9eb 	bl	80012b8 <read_and_send_file>
	      A = 0;
 8000ee2:	4b09      	ldr	r3, [pc, #36]	@ (8000f08 <main+0x74>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	701a      	strb	r2, [r3, #0]
 8000ee8:	e7e9      	b.n	8000ebe <main+0x2a>
	  } else if (A == 3) {
 8000eea:	4b07      	ldr	r3, [pc, #28]	@ (8000f08 <main+0x74>)
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	2b03      	cmp	r3, #3
 8000ef0:	d1e5      	bne.n	8000ebe <main+0x2a>
	      read_and_send_file("Pica.txt");
 8000ef2:	4808      	ldr	r0, [pc, #32]	@ (8000f14 <main+0x80>)
 8000ef4:	f000 f9e0 	bl	80012b8 <read_and_send_file>
	      A = 0;
 8000ef8:	4b03      	ldr	r3, [pc, #12]	@ (8000f08 <main+0x74>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	701a      	strb	r2, [r3, #0]
	  if (A == 1) {
 8000efe:	e7de      	b.n	8000ebe <main+0x2a>
 8000f00:	20002278 	.word	0x20002278
 8000f04:	200000a0 	.word	0x200000a0
 8000f08:	20002279 	.word	0x20002279
 8000f0c:	08007ea4 	.word	0x08007ea4
 8000f10:	08007eb0 	.word	0x08007eb0
 8000f14:	08007ebc 	.word	0x08007ebc

08000f18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b094      	sub	sp, #80	@ 0x50
 8000f1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f1e:	f107 031c 	add.w	r3, r7, #28
 8000f22:	2234      	movs	r2, #52	@ 0x34
 8000f24:	2100      	movs	r1, #0
 8000f26:	4618      	mov	r0, r3
 8000f28:	f006 ff84 	bl	8007e34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f2c:	f107 0308 	add.w	r3, r7, #8
 8000f30:	2200      	movs	r2, #0
 8000f32:	601a      	str	r2, [r3, #0]
 8000f34:	605a      	str	r2, [r3, #4]
 8000f36:	609a      	str	r2, [r3, #8]
 8000f38:	60da      	str	r2, [r3, #12]
 8000f3a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	607b      	str	r3, [r7, #4]
 8000f40:	4b23      	ldr	r3, [pc, #140]	@ (8000fd0 <SystemClock_Config+0xb8>)
 8000f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f44:	4a22      	ldr	r2, [pc, #136]	@ (8000fd0 <SystemClock_Config+0xb8>)
 8000f46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f4a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f4c:	4b20      	ldr	r3, [pc, #128]	@ (8000fd0 <SystemClock_Config+0xb8>)
 8000f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f54:	607b      	str	r3, [r7, #4]
 8000f56:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000f58:	2300      	movs	r3, #0
 8000f5a:	603b      	str	r3, [r7, #0]
 8000f5c:	4b1d      	ldr	r3, [pc, #116]	@ (8000fd4 <SystemClock_Config+0xbc>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000f64:	4a1b      	ldr	r2, [pc, #108]	@ (8000fd4 <SystemClock_Config+0xbc>)
 8000f66:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f6a:	6013      	str	r3, [r2, #0]
 8000f6c:	4b19      	ldr	r3, [pc, #100]	@ (8000fd4 <SystemClock_Config+0xbc>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000f74:	603b      	str	r3, [r7, #0]
 8000f76:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f78:	2302      	movs	r3, #2
 8000f7a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f80:	2310      	movs	r3, #16
 8000f82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f84:	2300      	movs	r3, #0
 8000f86:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f88:	f107 031c 	add.w	r3, r7, #28
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f001 fde5 	bl	8002b5c <HAL_RCC_OscConfig>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d001      	beq.n	8000f9c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000f98:	f000 f9ea 	bl	8001370 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f9c:	230f      	movs	r3, #15
 8000f9e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fac:	2300      	movs	r3, #0
 8000fae:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000fb0:	f107 0308 	add.w	r3, r7, #8
 8000fb4:	2100      	movs	r1, #0
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f001 fb0c 	bl	80025d4 <HAL_RCC_ClockConfig>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d001      	beq.n	8000fc6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000fc2:	f000 f9d5 	bl	8001370 <Error_Handler>
  }
}
 8000fc6:	bf00      	nop
 8000fc8:	3750      	adds	r7, #80	@ 0x50
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	40023800 	.word	0x40023800
 8000fd4:	40007000 	.word	0x40007000

08000fd8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000fdc:	4b17      	ldr	r3, [pc, #92]	@ (800103c <MX_SPI1_Init+0x64>)
 8000fde:	4a18      	ldr	r2, [pc, #96]	@ (8001040 <MX_SPI1_Init+0x68>)
 8000fe0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000fe2:	4b16      	ldr	r3, [pc, #88]	@ (800103c <MX_SPI1_Init+0x64>)
 8000fe4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000fe8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000fea:	4b14      	ldr	r3, [pc, #80]	@ (800103c <MX_SPI1_Init+0x64>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ff0:	4b12      	ldr	r3, [pc, #72]	@ (800103c <MX_SPI1_Init+0x64>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ff6:	4b11      	ldr	r3, [pc, #68]	@ (800103c <MX_SPI1_Init+0x64>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ffc:	4b0f      	ldr	r3, [pc, #60]	@ (800103c <MX_SPI1_Init+0x64>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001002:	4b0e      	ldr	r3, [pc, #56]	@ (800103c <MX_SPI1_Init+0x64>)
 8001004:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001008:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800100a:	4b0c      	ldr	r3, [pc, #48]	@ (800103c <MX_SPI1_Init+0x64>)
 800100c:	2210      	movs	r2, #16
 800100e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001010:	4b0a      	ldr	r3, [pc, #40]	@ (800103c <MX_SPI1_Init+0x64>)
 8001012:	2200      	movs	r2, #0
 8001014:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001016:	4b09      	ldr	r3, [pc, #36]	@ (800103c <MX_SPI1_Init+0x64>)
 8001018:	2200      	movs	r2, #0
 800101a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800101c:	4b07      	ldr	r3, [pc, #28]	@ (800103c <MX_SPI1_Init+0x64>)
 800101e:	2200      	movs	r2, #0
 8001020:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001022:	4b06      	ldr	r3, [pc, #24]	@ (800103c <MX_SPI1_Init+0x64>)
 8001024:	220a      	movs	r2, #10
 8001026:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001028:	4804      	ldr	r0, [pc, #16]	@ (800103c <MX_SPI1_Init+0x64>)
 800102a:	f002 f835 	bl	8003098 <HAL_SPI_Init>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001034:	f000 f99c 	bl	8001370 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001038:	bf00      	nop
 800103a:	bd80      	pop	{r7, pc}
 800103c:	20000048 	.word	0x20000048
 8001040:	40013000 	.word	0x40013000

08001044 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001048:	4b11      	ldr	r3, [pc, #68]	@ (8001090 <MX_USART2_UART_Init+0x4c>)
 800104a:	4a12      	ldr	r2, [pc, #72]	@ (8001094 <MX_USART2_UART_Init+0x50>)
 800104c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800104e:	4b10      	ldr	r3, [pc, #64]	@ (8001090 <MX_USART2_UART_Init+0x4c>)
 8001050:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001054:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001056:	4b0e      	ldr	r3, [pc, #56]	@ (8001090 <MX_USART2_UART_Init+0x4c>)
 8001058:	2200      	movs	r2, #0
 800105a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800105c:	4b0c      	ldr	r3, [pc, #48]	@ (8001090 <MX_USART2_UART_Init+0x4c>)
 800105e:	2200      	movs	r2, #0
 8001060:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001062:	4b0b      	ldr	r3, [pc, #44]	@ (8001090 <MX_USART2_UART_Init+0x4c>)
 8001064:	2200      	movs	r2, #0
 8001066:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001068:	4b09      	ldr	r3, [pc, #36]	@ (8001090 <MX_USART2_UART_Init+0x4c>)
 800106a:	220c      	movs	r2, #12
 800106c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800106e:	4b08      	ldr	r3, [pc, #32]	@ (8001090 <MX_USART2_UART_Init+0x4c>)
 8001070:	2200      	movs	r2, #0
 8001072:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001074:	4b06      	ldr	r3, [pc, #24]	@ (8001090 <MX_USART2_UART_Init+0x4c>)
 8001076:	2200      	movs	r2, #0
 8001078:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800107a:	4805      	ldr	r0, [pc, #20]	@ (8001090 <MX_USART2_UART_Init+0x4c>)
 800107c:	f002 fc5e 	bl	800393c <HAL_UART_Init>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001086:	f000 f973 	bl	8001370 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800108a:	bf00      	nop
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	200000a0 	.word	0x200000a0
 8001094:	40004400 	.word	0x40004400

08001098 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800109e:	2300      	movs	r3, #0
 80010a0:	607b      	str	r3, [r7, #4]
 80010a2:	4b10      	ldr	r3, [pc, #64]	@ (80010e4 <MX_DMA_Init+0x4c>)
 80010a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a6:	4a0f      	ldr	r2, [pc, #60]	@ (80010e4 <MX_DMA_Init+0x4c>)
 80010a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80010ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ae:	4b0d      	ldr	r3, [pc, #52]	@ (80010e4 <MX_DMA_Init+0x4c>)
 80010b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010b6:	607b      	str	r3, [r7, #4]
 80010b8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80010ba:	2200      	movs	r2, #0
 80010bc:	2100      	movs	r1, #0
 80010be:	2010      	movs	r0, #16
 80010c0:	f000 fc95 	bl	80019ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80010c4:	2010      	movs	r0, #16
 80010c6:	f000 fcae 	bl	8001a26 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80010ca:	2200      	movs	r2, #0
 80010cc:	2100      	movs	r1, #0
 80010ce:	2011      	movs	r0, #17
 80010d0:	f000 fc8d 	bl	80019ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80010d4:	2011      	movs	r0, #17
 80010d6:	f000 fca6 	bl	8001a26 <HAL_NVIC_EnableIRQ>

}
 80010da:	bf00      	nop
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	40023800 	.word	0x40023800

080010e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b088      	sub	sp, #32
 80010ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ee:	f107 030c 	add.w	r3, r7, #12
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	605a      	str	r2, [r3, #4]
 80010f8:	609a      	str	r2, [r3, #8]
 80010fa:	60da      	str	r2, [r3, #12]
 80010fc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010fe:	2300      	movs	r3, #0
 8001100:	60bb      	str	r3, [r7, #8]
 8001102:	4b1f      	ldr	r3, [pc, #124]	@ (8001180 <MX_GPIO_Init+0x98>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001106:	4a1e      	ldr	r2, [pc, #120]	@ (8001180 <MX_GPIO_Init+0x98>)
 8001108:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800110c:	6313      	str	r3, [r2, #48]	@ 0x30
 800110e:	4b1c      	ldr	r3, [pc, #112]	@ (8001180 <MX_GPIO_Init+0x98>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001112:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001116:	60bb      	str	r3, [r7, #8]
 8001118:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800111a:	2300      	movs	r3, #0
 800111c:	607b      	str	r3, [r7, #4]
 800111e:	4b18      	ldr	r3, [pc, #96]	@ (8001180 <MX_GPIO_Init+0x98>)
 8001120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001122:	4a17      	ldr	r2, [pc, #92]	@ (8001180 <MX_GPIO_Init+0x98>)
 8001124:	f043 0301 	orr.w	r3, r3, #1
 8001128:	6313      	str	r3, [r2, #48]	@ 0x30
 800112a:	4b15      	ldr	r3, [pc, #84]	@ (8001180 <MX_GPIO_Init+0x98>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800112e:	f003 0301 	and.w	r3, r3, #1
 8001132:	607b      	str	r3, [r7, #4]
 8001134:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001136:	2300      	movs	r3, #0
 8001138:	603b      	str	r3, [r7, #0]
 800113a:	4b11      	ldr	r3, [pc, #68]	@ (8001180 <MX_GPIO_Init+0x98>)
 800113c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113e:	4a10      	ldr	r2, [pc, #64]	@ (8001180 <MX_GPIO_Init+0x98>)
 8001140:	f043 0302 	orr.w	r3, r3, #2
 8001144:	6313      	str	r3, [r2, #48]	@ 0x30
 8001146:	4b0e      	ldr	r3, [pc, #56]	@ (8001180 <MX_GPIO_Init+0x98>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114a:	f003 0302 	and.w	r3, r3, #2
 800114e:	603b      	str	r3, [r7, #0]
 8001150:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_SS_GPIO_Port, SD_SS_Pin, GPIO_PIN_SET);
 8001152:	2201      	movs	r2, #1
 8001154:	2140      	movs	r1, #64	@ 0x40
 8001156:	480b      	ldr	r0, [pc, #44]	@ (8001184 <MX_GPIO_Init+0x9c>)
 8001158:	f001 fa22 	bl	80025a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SD_SS_Pin */
  GPIO_InitStruct.Pin = SD_SS_Pin;
 800115c:	2340      	movs	r3, #64	@ 0x40
 800115e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001160:	2301      	movs	r3, #1
 8001162:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001164:	2300      	movs	r3, #0
 8001166:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001168:	2301      	movs	r3, #1
 800116a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SD_SS_GPIO_Port, &GPIO_InitStruct);
 800116c:	f107 030c 	add.w	r3, r7, #12
 8001170:	4619      	mov	r1, r3
 8001172:	4804      	ldr	r0, [pc, #16]	@ (8001184 <MX_GPIO_Init+0x9c>)
 8001174:	f001 f880 	bl	8002278 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001178:	bf00      	nop
 800117a:	3720      	adds	r7, #32
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	40023800 	.word	0x40023800
 8001184:	40020400 	.word	0x40020400

08001188 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
// DMA UART
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001188:	b590      	push	{r4, r7, lr}
 800118a:	b083      	sub	sp, #12
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	4a35      	ldr	r2, [pc, #212]	@ (800126c <HAL_UART_RxCpltCallback+0xe4>)
 8001196:	4293      	cmp	r3, r2
 8001198:	d163      	bne.n	8001262 <HAL_UART_RxCpltCallback+0xda>
    {
        if (rxData == '1')
 800119a:	4b35      	ldr	r3, [pc, #212]	@ (8001270 <HAL_UART_RxCpltCallback+0xe8>)
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	2b31      	cmp	r3, #49	@ 0x31
 80011a0:	d11b      	bne.n	80011da <HAL_UART_RxCpltCallback+0x52>
        {
        	strcpy((char *)txData, "Recibido 1\n");
 80011a2:	4b34      	ldr	r3, [pc, #208]	@ (8001274 <HAL_UART_RxCpltCallback+0xec>)
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	461a      	mov	r2, r3
 80011a8:	4b33      	ldr	r3, [pc, #204]	@ (8001278 <HAL_UART_RxCpltCallback+0xf0>)
 80011aa:	4614      	mov	r4, r2
 80011ac:	cb07      	ldmia	r3!, {r0, r1, r2}
 80011ae:	6020      	str	r0, [r4, #0]
 80011b0:	6061      	str	r1, [r4, #4]
 80011b2:	60a2      	str	r2, [r4, #8]
        	HAL_UART_Transmit_DMA(&huart2, (uint8_t *)txData, strlen((char *)txData));
 80011b4:	4b2f      	ldr	r3, [pc, #188]	@ (8001274 <HAL_UART_RxCpltCallback+0xec>)
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	461c      	mov	r4, r3
 80011ba:	4b2e      	ldr	r3, [pc, #184]	@ (8001274 <HAL_UART_RxCpltCallback+0xec>)
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	4618      	mov	r0, r3
 80011c0:	f7ff f820 	bl	8000204 <strlen>
 80011c4:	4603      	mov	r3, r0
 80011c6:	b29b      	uxth	r3, r3
 80011c8:	461a      	mov	r2, r3
 80011ca:	4621      	mov	r1, r4
 80011cc:	482b      	ldr	r0, [pc, #172]	@ (800127c <HAL_UART_RxCpltCallback+0xf4>)
 80011ce:	f002 fc91 	bl	8003af4 <HAL_UART_Transmit_DMA>
            A = 1;
 80011d2:	4b2b      	ldr	r3, [pc, #172]	@ (8001280 <HAL_UART_RxCpltCallback+0xf8>)
 80011d4:	2201      	movs	r2, #1
 80011d6:	701a      	strb	r2, [r3, #0]
 80011d8:	e03e      	b.n	8001258 <HAL_UART_RxCpltCallback+0xd0>
        }
        else if (rxData == '2')
 80011da:	4b25      	ldr	r3, [pc, #148]	@ (8001270 <HAL_UART_RxCpltCallback+0xe8>)
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	2b32      	cmp	r3, #50	@ 0x32
 80011e0:	d11b      	bne.n	800121a <HAL_UART_RxCpltCallback+0x92>
        {
        	strcpy((char *)txData, "Recibido 2\n");
 80011e2:	4b24      	ldr	r3, [pc, #144]	@ (8001274 <HAL_UART_RxCpltCallback+0xec>)
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	461a      	mov	r2, r3
 80011e8:	4b26      	ldr	r3, [pc, #152]	@ (8001284 <HAL_UART_RxCpltCallback+0xfc>)
 80011ea:	4614      	mov	r4, r2
 80011ec:	cb07      	ldmia	r3!, {r0, r1, r2}
 80011ee:	6020      	str	r0, [r4, #0]
 80011f0:	6061      	str	r1, [r4, #4]
 80011f2:	60a2      	str	r2, [r4, #8]
        	HAL_UART_Transmit_DMA(&huart2, (uint8_t *)txData, strlen((char *)txData));
 80011f4:	4b1f      	ldr	r3, [pc, #124]	@ (8001274 <HAL_UART_RxCpltCallback+0xec>)
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	461c      	mov	r4, r3
 80011fa:	4b1e      	ldr	r3, [pc, #120]	@ (8001274 <HAL_UART_RxCpltCallback+0xec>)
 80011fc:	781b      	ldrb	r3, [r3, #0]
 80011fe:	4618      	mov	r0, r3
 8001200:	f7ff f800 	bl	8000204 <strlen>
 8001204:	4603      	mov	r3, r0
 8001206:	b29b      	uxth	r3, r3
 8001208:	461a      	mov	r2, r3
 800120a:	4621      	mov	r1, r4
 800120c:	481b      	ldr	r0, [pc, #108]	@ (800127c <HAL_UART_RxCpltCallback+0xf4>)
 800120e:	f002 fc71 	bl	8003af4 <HAL_UART_Transmit_DMA>
            A = 2;
 8001212:	4b1b      	ldr	r3, [pc, #108]	@ (8001280 <HAL_UART_RxCpltCallback+0xf8>)
 8001214:	2202      	movs	r2, #2
 8001216:	701a      	strb	r2, [r3, #0]
 8001218:	e01e      	b.n	8001258 <HAL_UART_RxCpltCallback+0xd0>
        }
        else if (rxData == '3')
 800121a:	4b15      	ldr	r3, [pc, #84]	@ (8001270 <HAL_UART_RxCpltCallback+0xe8>)
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	2b33      	cmp	r3, #51	@ 0x33
 8001220:	d11a      	bne.n	8001258 <HAL_UART_RxCpltCallback+0xd0>
        {
        	strcpy((char *)txData, "Recibido 3\n");
 8001222:	4b14      	ldr	r3, [pc, #80]	@ (8001274 <HAL_UART_RxCpltCallback+0xec>)
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	461a      	mov	r2, r3
 8001228:	4b17      	ldr	r3, [pc, #92]	@ (8001288 <HAL_UART_RxCpltCallback+0x100>)
 800122a:	4614      	mov	r4, r2
 800122c:	cb07      	ldmia	r3!, {r0, r1, r2}
 800122e:	6020      	str	r0, [r4, #0]
 8001230:	6061      	str	r1, [r4, #4]
 8001232:	60a2      	str	r2, [r4, #8]
        	HAL_UART_Transmit_DMA(&huart2, (uint8_t *)txData, strlen((char *)txData));
 8001234:	4b0f      	ldr	r3, [pc, #60]	@ (8001274 <HAL_UART_RxCpltCallback+0xec>)
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	461c      	mov	r4, r3
 800123a:	4b0e      	ldr	r3, [pc, #56]	@ (8001274 <HAL_UART_RxCpltCallback+0xec>)
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	4618      	mov	r0, r3
 8001240:	f7fe ffe0 	bl	8000204 <strlen>
 8001244:	4603      	mov	r3, r0
 8001246:	b29b      	uxth	r3, r3
 8001248:	461a      	mov	r2, r3
 800124a:	4621      	mov	r1, r4
 800124c:	480b      	ldr	r0, [pc, #44]	@ (800127c <HAL_UART_RxCpltCallback+0xf4>)
 800124e:	f002 fc51 	bl	8003af4 <HAL_UART_Transmit_DMA>
            A = 3;
 8001252:	4b0b      	ldr	r3, [pc, #44]	@ (8001280 <HAL_UART_RxCpltCallback+0xf8>)
 8001254:	2203      	movs	r2, #3
 8001256:	701a      	strb	r2, [r3, #0]
        }

        // Reiniciar la recepción de un nuevo dato
        HAL_UART_Receive_DMA(&huart2, &rxData, 1);
 8001258:	2201      	movs	r2, #1
 800125a:	4905      	ldr	r1, [pc, #20]	@ (8001270 <HAL_UART_RxCpltCallback+0xe8>)
 800125c:	4807      	ldr	r0, [pc, #28]	@ (800127c <HAL_UART_RxCpltCallback+0xf4>)
 800125e:	f002 fcb9 	bl	8003bd4 <HAL_UART_Receive_DMA>
    }
}
 8001262:	bf00      	nop
 8001264:	370c      	adds	r7, #12
 8001266:	46bd      	mov	sp, r7
 8001268:	bd90      	pop	{r4, r7, pc}
 800126a:	bf00      	nop
 800126c:	40004400 	.word	0x40004400
 8001270:	20002278 	.word	0x20002278
 8001274:	20000001 	.word	0x20000001
 8001278:	08007ec8 	.word	0x08007ec8
 800127c:	200000a0 	.word	0x200000a0
 8001280:	20002279 	.word	0x20002279
 8001284:	08007ed4 	.word	0x08007ed4
 8001288:	08007ee0 	.word	0x08007ee0

0800128c <transmit_uart>:

void transmit_uart(char *data)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)data, strlen(data), HAL_MAX_DELAY);
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	f7fe ffb5 	bl	8000204 <strlen>
 800129a:	4603      	mov	r3, r0
 800129c:	b29a      	uxth	r2, r3
 800129e:	f04f 33ff 	mov.w	r3, #4294967295
 80012a2:	6879      	ldr	r1, [r7, #4]
 80012a4:	4803      	ldr	r0, [pc, #12]	@ (80012b4 <transmit_uart+0x28>)
 80012a6:	f002 fb99 	bl	80039dc <HAL_UART_Transmit>
}
 80012aa:	bf00      	nop
 80012ac:	3708      	adds	r7, #8
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	200000a0 	.word	0x200000a0

080012b8 <read_and_send_file>:

void read_and_send_file(char *filename)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
    fres = f_mount(&fs, "", 1);
 80012c0:	2201      	movs	r2, #1
 80012c2:	4923      	ldr	r1, [pc, #140]	@ (8001350 <read_and_send_file+0x98>)
 80012c4:	4823      	ldr	r0, [pc, #140]	@ (8001354 <read_and_send_file+0x9c>)
 80012c6:	f006 f83f 	bl	8007348 <f_mount>
 80012ca:	4603      	mov	r3, r0
 80012cc:	461a      	mov	r2, r3
 80012ce:	4b22      	ldr	r3, [pc, #136]	@ (8001358 <read_and_send_file+0xa0>)
 80012d0:	701a      	strb	r2, [r3, #0]
    if (fres != FR_OK)
 80012d2:	4b21      	ldr	r3, [pc, #132]	@ (8001358 <read_and_send_file+0xa0>)
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d003      	beq.n	80012e2 <read_and_send_file+0x2a>
    {
        transmit_uart("Error al montar la tarjeta SD\n");
 80012da:	4820      	ldr	r0, [pc, #128]	@ (800135c <read_and_send_file+0xa4>)
 80012dc:	f7ff ffd6 	bl	800128c <transmit_uart>
        return;
 80012e0:	e033      	b.n	800134a <read_and_send_file+0x92>
    }

    fres = f_open(&fil, filename, FA_READ);
 80012e2:	2201      	movs	r2, #1
 80012e4:	6879      	ldr	r1, [r7, #4]
 80012e6:	481e      	ldr	r0, [pc, #120]	@ (8001360 <read_and_send_file+0xa8>)
 80012e8:	f006 f874 	bl	80073d4 <f_open>
 80012ec:	4603      	mov	r3, r0
 80012ee:	461a      	mov	r2, r3
 80012f0:	4b19      	ldr	r3, [pc, #100]	@ (8001358 <read_and_send_file+0xa0>)
 80012f2:	701a      	strb	r2, [r3, #0]
    if (fres != FR_OK)
 80012f4:	4b18      	ldr	r3, [pc, #96]	@ (8001358 <read_and_send_file+0xa0>)
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d00b      	beq.n	8001314 <read_and_send_file+0x5c>
    {
        transmit_uart("Error al abrir el archivo\n");
 80012fc:	4819      	ldr	r0, [pc, #100]	@ (8001364 <read_and_send_file+0xac>)
 80012fe:	f7ff ffc5 	bl	800128c <transmit_uart>
        f_mount(NULL, "", 1);
 8001302:	2201      	movs	r2, #1
 8001304:	4912      	ldr	r1, [pc, #72]	@ (8001350 <read_and_send_file+0x98>)
 8001306:	2000      	movs	r0, #0
 8001308:	f006 f81e 	bl	8007348 <f_mount>
        return;
 800130c:	e01d      	b.n	800134a <read_and_send_file+0x92>
    }

    while (f_gets(buffer, sizeof(buffer), &fil))
    {
    	transmit_uart(buffer);
 800130e:	4816      	ldr	r0, [pc, #88]	@ (8001368 <read_and_send_file+0xb0>)
 8001310:	f7ff ffbc 	bl	800128c <transmit_uart>
    while (f_gets(buffer, sizeof(buffer), &fil))
 8001314:	4a12      	ldr	r2, [pc, #72]	@ (8001360 <read_and_send_file+0xa8>)
 8001316:	2164      	movs	r1, #100	@ 0x64
 8001318:	4813      	ldr	r0, [pc, #76]	@ (8001368 <read_and_send_file+0xb0>)
 800131a:	f006 fc2a 	bl	8007b72 <f_gets>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d1f4      	bne.n	800130e <read_and_send_file+0x56>
    }

    fres = f_close(&fil);
 8001324:	480e      	ldr	r0, [pc, #56]	@ (8001360 <read_and_send_file+0xa8>)
 8001326:	f006 fbfa 	bl	8007b1e <f_close>
 800132a:	4603      	mov	r3, r0
 800132c:	461a      	mov	r2, r3
 800132e:	4b0a      	ldr	r3, [pc, #40]	@ (8001358 <read_and_send_file+0xa0>)
 8001330:	701a      	strb	r2, [r3, #0]
    if (fres != FR_OK)
 8001332:	4b09      	ldr	r3, [pc, #36]	@ (8001358 <read_and_send_file+0xa0>)
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d002      	beq.n	8001340 <read_and_send_file+0x88>
    {
        transmit_uart("Error al cerrar el archivo\n");
 800133a:	480c      	ldr	r0, [pc, #48]	@ (800136c <read_and_send_file+0xb4>)
 800133c:	f7ff ffa6 	bl	800128c <transmit_uart>
    }

    f_mount(NULL, "", 1);
 8001340:	2201      	movs	r2, #1
 8001342:	4903      	ldr	r1, [pc, #12]	@ (8001350 <read_and_send_file+0x98>)
 8001344:	2000      	movs	r0, #0
 8001346:	f005 ffff 	bl	8007348 <f_mount>
}
 800134a:	3708      	adds	r7, #8
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	08007eec 	.word	0x08007eec
 8001354:	200001a8 	.word	0x200001a8
 8001358:	20002210 	.word	0x20002210
 800135c:	08007ef0 	.word	0x08007ef0
 8001360:	200011e0 	.word	0x200011e0
 8001364:	08007f10 	.word	0x08007f10
 8001368:	20002214 	.word	0x20002214
 800136c:	08007f2c 	.word	0x08007f2c

08001370 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001374:	b672      	cpsid	i
}
 8001376:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001378:	bf00      	nop
 800137a:	e7fd      	b.n	8001378 <Error_Handler+0x8>

0800137c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001382:	2300      	movs	r3, #0
 8001384:	607b      	str	r3, [r7, #4]
 8001386:	4b10      	ldr	r3, [pc, #64]	@ (80013c8 <HAL_MspInit+0x4c>)
 8001388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800138a:	4a0f      	ldr	r2, [pc, #60]	@ (80013c8 <HAL_MspInit+0x4c>)
 800138c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001390:	6453      	str	r3, [r2, #68]	@ 0x44
 8001392:	4b0d      	ldr	r3, [pc, #52]	@ (80013c8 <HAL_MspInit+0x4c>)
 8001394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001396:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800139a:	607b      	str	r3, [r7, #4]
 800139c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800139e:	2300      	movs	r3, #0
 80013a0:	603b      	str	r3, [r7, #0]
 80013a2:	4b09      	ldr	r3, [pc, #36]	@ (80013c8 <HAL_MspInit+0x4c>)
 80013a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013a6:	4a08      	ldr	r2, [pc, #32]	@ (80013c8 <HAL_MspInit+0x4c>)
 80013a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80013ae:	4b06      	ldr	r3, [pc, #24]	@ (80013c8 <HAL_MspInit+0x4c>)
 80013b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013b6:	603b      	str	r3, [r7, #0]
 80013b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013ba:	bf00      	nop
 80013bc:	370c      	adds	r7, #12
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
 80013c6:	bf00      	nop
 80013c8:	40023800 	.word	0x40023800

080013cc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b08a      	sub	sp, #40	@ 0x28
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d4:	f107 0314 	add.w	r3, r7, #20
 80013d8:	2200      	movs	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
 80013dc:	605a      	str	r2, [r3, #4]
 80013de:	609a      	str	r2, [r3, #8]
 80013e0:	60da      	str	r2, [r3, #12]
 80013e2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a19      	ldr	r2, [pc, #100]	@ (8001450 <HAL_SPI_MspInit+0x84>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d12b      	bne.n	8001446 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80013ee:	2300      	movs	r3, #0
 80013f0:	613b      	str	r3, [r7, #16]
 80013f2:	4b18      	ldr	r3, [pc, #96]	@ (8001454 <HAL_SPI_MspInit+0x88>)
 80013f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013f6:	4a17      	ldr	r2, [pc, #92]	@ (8001454 <HAL_SPI_MspInit+0x88>)
 80013f8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80013fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80013fe:	4b15      	ldr	r3, [pc, #84]	@ (8001454 <HAL_SPI_MspInit+0x88>)
 8001400:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001402:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001406:	613b      	str	r3, [r7, #16]
 8001408:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800140a:	2300      	movs	r3, #0
 800140c:	60fb      	str	r3, [r7, #12]
 800140e:	4b11      	ldr	r3, [pc, #68]	@ (8001454 <HAL_SPI_MspInit+0x88>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001412:	4a10      	ldr	r2, [pc, #64]	@ (8001454 <HAL_SPI_MspInit+0x88>)
 8001414:	f043 0301 	orr.w	r3, r3, #1
 8001418:	6313      	str	r3, [r2, #48]	@ 0x30
 800141a:	4b0e      	ldr	r3, [pc, #56]	@ (8001454 <HAL_SPI_MspInit+0x88>)
 800141c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141e:	f003 0301 	and.w	r3, r3, #1
 8001422:	60fb      	str	r3, [r7, #12]
 8001424:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SD_SCK_Pin|SD_MSO_Pin|SD_MOSI_Pin;
 8001426:	23e0      	movs	r3, #224	@ 0xe0
 8001428:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800142a:	2302      	movs	r3, #2
 800142c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142e:	2300      	movs	r3, #0
 8001430:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001432:	2303      	movs	r3, #3
 8001434:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001436:	2305      	movs	r3, #5
 8001438:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800143a:	f107 0314 	add.w	r3, r7, #20
 800143e:	4619      	mov	r1, r3
 8001440:	4805      	ldr	r0, [pc, #20]	@ (8001458 <HAL_SPI_MspInit+0x8c>)
 8001442:	f000 ff19 	bl	8002278 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001446:	bf00      	nop
 8001448:	3728      	adds	r7, #40	@ 0x28
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	40013000 	.word	0x40013000
 8001454:	40023800 	.word	0x40023800
 8001458:	40020000 	.word	0x40020000

0800145c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b08a      	sub	sp, #40	@ 0x28
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001464:	f107 0314 	add.w	r3, r7, #20
 8001468:	2200      	movs	r2, #0
 800146a:	601a      	str	r2, [r3, #0]
 800146c:	605a      	str	r2, [r3, #4]
 800146e:	609a      	str	r2, [r3, #8]
 8001470:	60da      	str	r2, [r3, #12]
 8001472:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a4b      	ldr	r2, [pc, #300]	@ (80015a8 <HAL_UART_MspInit+0x14c>)
 800147a:	4293      	cmp	r3, r2
 800147c:	f040 8090 	bne.w	80015a0 <HAL_UART_MspInit+0x144>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001480:	2300      	movs	r3, #0
 8001482:	613b      	str	r3, [r7, #16]
 8001484:	4b49      	ldr	r3, [pc, #292]	@ (80015ac <HAL_UART_MspInit+0x150>)
 8001486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001488:	4a48      	ldr	r2, [pc, #288]	@ (80015ac <HAL_UART_MspInit+0x150>)
 800148a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800148e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001490:	4b46      	ldr	r3, [pc, #280]	@ (80015ac <HAL_UART_MspInit+0x150>)
 8001492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001494:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001498:	613b      	str	r3, [r7, #16]
 800149a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800149c:	2300      	movs	r3, #0
 800149e:	60fb      	str	r3, [r7, #12]
 80014a0:	4b42      	ldr	r3, [pc, #264]	@ (80015ac <HAL_UART_MspInit+0x150>)
 80014a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a4:	4a41      	ldr	r2, [pc, #260]	@ (80015ac <HAL_UART_MspInit+0x150>)
 80014a6:	f043 0301 	orr.w	r3, r3, #1
 80014aa:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ac:	4b3f      	ldr	r3, [pc, #252]	@ (80015ac <HAL_UART_MspInit+0x150>)
 80014ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b0:	f003 0301 	and.w	r3, r3, #1
 80014b4:	60fb      	str	r3, [r7, #12]
 80014b6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80014b8:	230c      	movs	r3, #12
 80014ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014bc:	2302      	movs	r3, #2
 80014be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c0:	2300      	movs	r3, #0
 80014c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014c4:	2303      	movs	r3, #3
 80014c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014c8:	2307      	movs	r3, #7
 80014ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014cc:	f107 0314 	add.w	r3, r7, #20
 80014d0:	4619      	mov	r1, r3
 80014d2:	4837      	ldr	r0, [pc, #220]	@ (80015b0 <HAL_UART_MspInit+0x154>)
 80014d4:	f000 fed0 	bl	8002278 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80014d8:	4b36      	ldr	r3, [pc, #216]	@ (80015b4 <HAL_UART_MspInit+0x158>)
 80014da:	4a37      	ldr	r2, [pc, #220]	@ (80015b8 <HAL_UART_MspInit+0x15c>)
 80014dc:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80014de:	4b35      	ldr	r3, [pc, #212]	@ (80015b4 <HAL_UART_MspInit+0x158>)
 80014e0:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80014e4:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80014e6:	4b33      	ldr	r3, [pc, #204]	@ (80015b4 <HAL_UART_MspInit+0x158>)
 80014e8:	2240      	movs	r2, #64	@ 0x40
 80014ea:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014ec:	4b31      	ldr	r3, [pc, #196]	@ (80015b4 <HAL_UART_MspInit+0x158>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80014f2:	4b30      	ldr	r3, [pc, #192]	@ (80015b4 <HAL_UART_MspInit+0x158>)
 80014f4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80014f8:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014fa:	4b2e      	ldr	r3, [pc, #184]	@ (80015b4 <HAL_UART_MspInit+0x158>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001500:	4b2c      	ldr	r3, [pc, #176]	@ (80015b4 <HAL_UART_MspInit+0x158>)
 8001502:	2200      	movs	r2, #0
 8001504:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001506:	4b2b      	ldr	r3, [pc, #172]	@ (80015b4 <HAL_UART_MspInit+0x158>)
 8001508:	2200      	movs	r2, #0
 800150a:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800150c:	4b29      	ldr	r3, [pc, #164]	@ (80015b4 <HAL_UART_MspInit+0x158>)
 800150e:	2200      	movs	r2, #0
 8001510:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001512:	4b28      	ldr	r3, [pc, #160]	@ (80015b4 <HAL_UART_MspInit+0x158>)
 8001514:	2200      	movs	r2, #0
 8001516:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001518:	4826      	ldr	r0, [pc, #152]	@ (80015b4 <HAL_UART_MspInit+0x158>)
 800151a:	f000 faab 	bl	8001a74 <HAL_DMA_Init>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001524:	f7ff ff24 	bl	8001370 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	4a22      	ldr	r2, [pc, #136]	@ (80015b4 <HAL_UART_MspInit+0x158>)
 800152c:	639a      	str	r2, [r3, #56]	@ 0x38
 800152e:	4a21      	ldr	r2, [pc, #132]	@ (80015b4 <HAL_UART_MspInit+0x158>)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001534:	4b21      	ldr	r3, [pc, #132]	@ (80015bc <HAL_UART_MspInit+0x160>)
 8001536:	4a22      	ldr	r2, [pc, #136]	@ (80015c0 <HAL_UART_MspInit+0x164>)
 8001538:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800153a:	4b20      	ldr	r3, [pc, #128]	@ (80015bc <HAL_UART_MspInit+0x160>)
 800153c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001540:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001542:	4b1e      	ldr	r3, [pc, #120]	@ (80015bc <HAL_UART_MspInit+0x160>)
 8001544:	2200      	movs	r2, #0
 8001546:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001548:	4b1c      	ldr	r3, [pc, #112]	@ (80015bc <HAL_UART_MspInit+0x160>)
 800154a:	2200      	movs	r2, #0
 800154c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800154e:	4b1b      	ldr	r3, [pc, #108]	@ (80015bc <HAL_UART_MspInit+0x160>)
 8001550:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001554:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001556:	4b19      	ldr	r3, [pc, #100]	@ (80015bc <HAL_UART_MspInit+0x160>)
 8001558:	2200      	movs	r2, #0
 800155a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800155c:	4b17      	ldr	r3, [pc, #92]	@ (80015bc <HAL_UART_MspInit+0x160>)
 800155e:	2200      	movs	r2, #0
 8001560:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001562:	4b16      	ldr	r3, [pc, #88]	@ (80015bc <HAL_UART_MspInit+0x160>)
 8001564:	2200      	movs	r2, #0
 8001566:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001568:	4b14      	ldr	r3, [pc, #80]	@ (80015bc <HAL_UART_MspInit+0x160>)
 800156a:	2200      	movs	r2, #0
 800156c:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800156e:	4b13      	ldr	r3, [pc, #76]	@ (80015bc <HAL_UART_MspInit+0x160>)
 8001570:	2200      	movs	r2, #0
 8001572:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001574:	4811      	ldr	r0, [pc, #68]	@ (80015bc <HAL_UART_MspInit+0x160>)
 8001576:	f000 fa7d 	bl	8001a74 <HAL_DMA_Init>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 8001580:	f7ff fef6 	bl	8001370 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	4a0d      	ldr	r2, [pc, #52]	@ (80015bc <HAL_UART_MspInit+0x160>)
 8001588:	63da      	str	r2, [r3, #60]	@ 0x3c
 800158a:	4a0c      	ldr	r2, [pc, #48]	@ (80015bc <HAL_UART_MspInit+0x160>)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001590:	2200      	movs	r2, #0
 8001592:	2100      	movs	r1, #0
 8001594:	2026      	movs	r0, #38	@ 0x26
 8001596:	f000 fa2a 	bl	80019ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800159a:	2026      	movs	r0, #38	@ 0x26
 800159c:	f000 fa43 	bl	8001a26 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80015a0:	bf00      	nop
 80015a2:	3728      	adds	r7, #40	@ 0x28
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	40004400 	.word	0x40004400
 80015ac:	40023800 	.word	0x40023800
 80015b0:	40020000 	.word	0x40020000
 80015b4:	200000e8 	.word	0x200000e8
 80015b8:	400260a0 	.word	0x400260a0
 80015bc:	20000148 	.word	0x20000148
 80015c0:	40026088 	.word	0x40026088

080015c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015c8:	bf00      	nop
 80015ca:	e7fd      	b.n	80015c8 <NMI_Handler+0x4>

080015cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015d0:	bf00      	nop
 80015d2:	e7fd      	b.n	80015d0 <HardFault_Handler+0x4>

080015d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015d8:	bf00      	nop
 80015da:	e7fd      	b.n	80015d8 <MemManage_Handler+0x4>

080015dc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015e0:	bf00      	nop
 80015e2:	e7fd      	b.n	80015e0 <BusFault_Handler+0x4>

080015e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015e8:	bf00      	nop
 80015ea:	e7fd      	b.n	80015e8 <UsageFault_Handler+0x4>

080015ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015f0:	bf00      	nop
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr

080015fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015fa:	b480      	push	{r7}
 80015fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015fe:	bf00      	nop
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr

08001608 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800160c:	bf00      	nop
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr
	...

08001618 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  if(Timer1>0){
 800161c:	4b0c      	ldr	r3, [pc, #48]	@ (8001650 <SysTick_Handler+0x38>)
 800161e:	881b      	ldrh	r3, [r3, #0]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d005      	beq.n	8001630 <SysTick_Handler+0x18>
  Timer1--;
 8001624:	4b0a      	ldr	r3, [pc, #40]	@ (8001650 <SysTick_Handler+0x38>)
 8001626:	881b      	ldrh	r3, [r3, #0]
 8001628:	3b01      	subs	r3, #1
 800162a:	b29a      	uxth	r2, r3
 800162c:	4b08      	ldr	r3, [pc, #32]	@ (8001650 <SysTick_Handler+0x38>)
 800162e:	801a      	strh	r2, [r3, #0]
  }
  if(Timer2>0){
 8001630:	4b08      	ldr	r3, [pc, #32]	@ (8001654 <SysTick_Handler+0x3c>)
 8001632:	881b      	ldrh	r3, [r3, #0]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d005      	beq.n	8001644 <SysTick_Handler+0x2c>
  Timer2--;
 8001638:	4b06      	ldr	r3, [pc, #24]	@ (8001654 <SysTick_Handler+0x3c>)
 800163a:	881b      	ldrh	r3, [r3, #0]
 800163c:	3b01      	subs	r3, #1
 800163e:	b29a      	uxth	r2, r3
 8001640:	4b04      	ldr	r3, [pc, #16]	@ (8001654 <SysTick_Handler+0x3c>)
 8001642:	801a      	strh	r2, [r3, #0]
  }

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001644:	f000 f8b4 	bl	80017b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 8001648:	f000 fa07 	bl	8001a5a <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 800164c:	bf00      	nop
 800164e:	bd80      	pop	{r7, pc}
 8001650:	20000040 	.word	0x20000040
 8001654:	20000042 	.word	0x20000042

08001658 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800165c:	4802      	ldr	r0, [pc, #8]	@ (8001668 <DMA1_Stream5_IRQHandler+0x10>)
 800165e:	f000 fba1 	bl	8001da4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001662:	bf00      	nop
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	20000148 	.word	0x20000148

0800166c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001670:	4802      	ldr	r0, [pc, #8]	@ (800167c <DMA1_Stream6_IRQHandler+0x10>)
 8001672:	f000 fb97 	bl	8001da4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001676:	bf00      	nop
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	200000e8 	.word	0x200000e8

08001680 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001684:	4802      	ldr	r0, [pc, #8]	@ (8001690 <USART2_IRQHandler+0x10>)
 8001686:	f002 facb 	bl	8003c20 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800168a:	bf00      	nop
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	200000a0 	.word	0x200000a0

08001694 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001698:	4b06      	ldr	r3, [pc, #24]	@ (80016b4 <SystemInit+0x20>)
 800169a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800169e:	4a05      	ldr	r2, [pc, #20]	@ (80016b4 <SystemInit+0x20>)
 80016a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80016a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016a8:	bf00      	nop
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr
 80016b2:	bf00      	nop
 80016b4:	e000ed00 	.word	0xe000ed00

080016b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80016b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80016f0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80016bc:	f7ff ffea 	bl	8001694 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80016c0:	480c      	ldr	r0, [pc, #48]	@ (80016f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80016c2:	490d      	ldr	r1, [pc, #52]	@ (80016f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80016c4:	4a0d      	ldr	r2, [pc, #52]	@ (80016fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80016c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016c8:	e002      	b.n	80016d0 <LoopCopyDataInit>

080016ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016ce:	3304      	adds	r3, #4

080016d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016d4:	d3f9      	bcc.n	80016ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001700 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80016d8:	4c0a      	ldr	r4, [pc, #40]	@ (8001704 <LoopFillZerobss+0x22>)
  movs r3, #0
 80016da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016dc:	e001      	b.n	80016e2 <LoopFillZerobss>

080016de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016e0:	3204      	adds	r2, #4

080016e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016e4:	d3fb      	bcc.n	80016de <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80016e6:	f006 fbad 	bl	8007e44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016ea:	f7ff fbd3 	bl	8000e94 <main>
  bx  lr    
 80016ee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80016f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80016f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016f8:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 80016fc:	08008400 	.word	0x08008400
  ldr r2, =_sbss
 8001700:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 8001704:	200024bc 	.word	0x200024bc

08001708 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001708:	e7fe      	b.n	8001708 <ADC_IRQHandler>
	...

0800170c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001710:	4b0e      	ldr	r3, [pc, #56]	@ (800174c <HAL_Init+0x40>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4a0d      	ldr	r2, [pc, #52]	@ (800174c <HAL_Init+0x40>)
 8001716:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800171a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800171c:	4b0b      	ldr	r3, [pc, #44]	@ (800174c <HAL_Init+0x40>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a0a      	ldr	r2, [pc, #40]	@ (800174c <HAL_Init+0x40>)
 8001722:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001726:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001728:	4b08      	ldr	r3, [pc, #32]	@ (800174c <HAL_Init+0x40>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a07      	ldr	r2, [pc, #28]	@ (800174c <HAL_Init+0x40>)
 800172e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001732:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001734:	2003      	movs	r0, #3
 8001736:	f000 f94f 	bl	80019d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800173a:	200f      	movs	r0, #15
 800173c:	f000 f808 	bl	8001750 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001740:	f7ff fe1c 	bl	800137c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001744:	2300      	movs	r3, #0
}
 8001746:	4618      	mov	r0, r3
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	40023c00 	.word	0x40023c00

08001750 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001758:	4b12      	ldr	r3, [pc, #72]	@ (80017a4 <HAL_InitTick+0x54>)
 800175a:	681a      	ldr	r2, [r3, #0]
 800175c:	4b12      	ldr	r3, [pc, #72]	@ (80017a8 <HAL_InitTick+0x58>)
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	4619      	mov	r1, r3
 8001762:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001766:	fbb3 f3f1 	udiv	r3, r3, r1
 800176a:	fbb2 f3f3 	udiv	r3, r2, r3
 800176e:	4618      	mov	r0, r3
 8001770:	f000 f967 	bl	8001a42 <HAL_SYSTICK_Config>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e00e      	b.n	800179c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2b0f      	cmp	r3, #15
 8001782:	d80a      	bhi.n	800179a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001784:	2200      	movs	r2, #0
 8001786:	6879      	ldr	r1, [r7, #4]
 8001788:	f04f 30ff 	mov.w	r0, #4294967295
 800178c:	f000 f92f 	bl	80019ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001790:	4a06      	ldr	r2, [pc, #24]	@ (80017ac <HAL_InitTick+0x5c>)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001796:	2300      	movs	r3, #0
 8001798:	e000      	b.n	800179c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800179a:	2301      	movs	r3, #1
}
 800179c:	4618      	mov	r0, r3
 800179e:	3708      	adds	r7, #8
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	20000004 	.word	0x20000004
 80017a8:	2000000c 	.word	0x2000000c
 80017ac:	20000008 	.word	0x20000008

080017b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017b4:	4b06      	ldr	r3, [pc, #24]	@ (80017d0 <HAL_IncTick+0x20>)
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	461a      	mov	r2, r3
 80017ba:	4b06      	ldr	r3, [pc, #24]	@ (80017d4 <HAL_IncTick+0x24>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4413      	add	r3, r2
 80017c0:	4a04      	ldr	r2, [pc, #16]	@ (80017d4 <HAL_IncTick+0x24>)
 80017c2:	6013      	str	r3, [r2, #0]
}
 80017c4:	bf00      	nop
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	2000000c 	.word	0x2000000c
 80017d4:	2000227c 	.word	0x2000227c

080017d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
  return uwTick;
 80017dc:	4b03      	ldr	r3, [pc, #12]	@ (80017ec <HAL_GetTick+0x14>)
 80017de:	681b      	ldr	r3, [r3, #0]
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	2000227c 	.word	0x2000227c

080017f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b084      	sub	sp, #16
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017f8:	f7ff ffee 	bl	80017d8 <HAL_GetTick>
 80017fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001808:	d005      	beq.n	8001816 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800180a:	4b0a      	ldr	r3, [pc, #40]	@ (8001834 <HAL_Delay+0x44>)
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	461a      	mov	r2, r3
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	4413      	add	r3, r2
 8001814:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001816:	bf00      	nop
 8001818:	f7ff ffde 	bl	80017d8 <HAL_GetTick>
 800181c:	4602      	mov	r2, r0
 800181e:	68bb      	ldr	r3, [r7, #8]
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	68fa      	ldr	r2, [r7, #12]
 8001824:	429a      	cmp	r2, r3
 8001826:	d8f7      	bhi.n	8001818 <HAL_Delay+0x28>
  {
  }
}
 8001828:	bf00      	nop
 800182a:	bf00      	nop
 800182c:	3710      	adds	r7, #16
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	2000000c 	.word	0x2000000c

08001838 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001838:	b480      	push	{r7}
 800183a:	b085      	sub	sp, #20
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	f003 0307 	and.w	r3, r3, #7
 8001846:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001848:	4b0c      	ldr	r3, [pc, #48]	@ (800187c <__NVIC_SetPriorityGrouping+0x44>)
 800184a:	68db      	ldr	r3, [r3, #12]
 800184c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800184e:	68ba      	ldr	r2, [r7, #8]
 8001850:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001854:	4013      	ands	r3, r2
 8001856:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001860:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001864:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001868:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800186a:	4a04      	ldr	r2, [pc, #16]	@ (800187c <__NVIC_SetPriorityGrouping+0x44>)
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	60d3      	str	r3, [r2, #12]
}
 8001870:	bf00      	nop
 8001872:	3714      	adds	r7, #20
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr
 800187c:	e000ed00 	.word	0xe000ed00

08001880 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001884:	4b04      	ldr	r3, [pc, #16]	@ (8001898 <__NVIC_GetPriorityGrouping+0x18>)
 8001886:	68db      	ldr	r3, [r3, #12]
 8001888:	0a1b      	lsrs	r3, r3, #8
 800188a:	f003 0307 	and.w	r3, r3, #7
}
 800188e:	4618      	mov	r0, r3
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr
 8001898:	e000ed00 	.word	0xe000ed00

0800189c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800189c:	b480      	push	{r7}
 800189e:	b083      	sub	sp, #12
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	4603      	mov	r3, r0
 80018a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	db0b      	blt.n	80018c6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018ae:	79fb      	ldrb	r3, [r7, #7]
 80018b0:	f003 021f 	and.w	r2, r3, #31
 80018b4:	4907      	ldr	r1, [pc, #28]	@ (80018d4 <__NVIC_EnableIRQ+0x38>)
 80018b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ba:	095b      	lsrs	r3, r3, #5
 80018bc:	2001      	movs	r0, #1
 80018be:	fa00 f202 	lsl.w	r2, r0, r2
 80018c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018c6:	bf00      	nop
 80018c8:	370c      	adds	r7, #12
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop
 80018d4:	e000e100 	.word	0xe000e100

080018d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018d8:	b480      	push	{r7}
 80018da:	b083      	sub	sp, #12
 80018dc:	af00      	add	r7, sp, #0
 80018de:	4603      	mov	r3, r0
 80018e0:	6039      	str	r1, [r7, #0]
 80018e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	db0a      	blt.n	8001902 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	b2da      	uxtb	r2, r3
 80018f0:	490c      	ldr	r1, [pc, #48]	@ (8001924 <__NVIC_SetPriority+0x4c>)
 80018f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018f6:	0112      	lsls	r2, r2, #4
 80018f8:	b2d2      	uxtb	r2, r2
 80018fa:	440b      	add	r3, r1
 80018fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001900:	e00a      	b.n	8001918 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	b2da      	uxtb	r2, r3
 8001906:	4908      	ldr	r1, [pc, #32]	@ (8001928 <__NVIC_SetPriority+0x50>)
 8001908:	79fb      	ldrb	r3, [r7, #7]
 800190a:	f003 030f 	and.w	r3, r3, #15
 800190e:	3b04      	subs	r3, #4
 8001910:	0112      	lsls	r2, r2, #4
 8001912:	b2d2      	uxtb	r2, r2
 8001914:	440b      	add	r3, r1
 8001916:	761a      	strb	r2, [r3, #24]
}
 8001918:	bf00      	nop
 800191a:	370c      	adds	r7, #12
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr
 8001924:	e000e100 	.word	0xe000e100
 8001928:	e000ed00 	.word	0xe000ed00

0800192c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800192c:	b480      	push	{r7}
 800192e:	b089      	sub	sp, #36	@ 0x24
 8001930:	af00      	add	r7, sp, #0
 8001932:	60f8      	str	r0, [r7, #12]
 8001934:	60b9      	str	r1, [r7, #8]
 8001936:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	f003 0307 	and.w	r3, r3, #7
 800193e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001940:	69fb      	ldr	r3, [r7, #28]
 8001942:	f1c3 0307 	rsb	r3, r3, #7
 8001946:	2b04      	cmp	r3, #4
 8001948:	bf28      	it	cs
 800194a:	2304      	movcs	r3, #4
 800194c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800194e:	69fb      	ldr	r3, [r7, #28]
 8001950:	3304      	adds	r3, #4
 8001952:	2b06      	cmp	r3, #6
 8001954:	d902      	bls.n	800195c <NVIC_EncodePriority+0x30>
 8001956:	69fb      	ldr	r3, [r7, #28]
 8001958:	3b03      	subs	r3, #3
 800195a:	e000      	b.n	800195e <NVIC_EncodePriority+0x32>
 800195c:	2300      	movs	r3, #0
 800195e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001960:	f04f 32ff 	mov.w	r2, #4294967295
 8001964:	69bb      	ldr	r3, [r7, #24]
 8001966:	fa02 f303 	lsl.w	r3, r2, r3
 800196a:	43da      	mvns	r2, r3
 800196c:	68bb      	ldr	r3, [r7, #8]
 800196e:	401a      	ands	r2, r3
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001974:	f04f 31ff 	mov.w	r1, #4294967295
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	fa01 f303 	lsl.w	r3, r1, r3
 800197e:	43d9      	mvns	r1, r3
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001984:	4313      	orrs	r3, r2
         );
}
 8001986:	4618      	mov	r0, r3
 8001988:	3724      	adds	r7, #36	@ 0x24
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr
	...

08001994 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	3b01      	subs	r3, #1
 80019a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80019a4:	d301      	bcc.n	80019aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019a6:	2301      	movs	r3, #1
 80019a8:	e00f      	b.n	80019ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019aa:	4a0a      	ldr	r2, [pc, #40]	@ (80019d4 <SysTick_Config+0x40>)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	3b01      	subs	r3, #1
 80019b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019b2:	210f      	movs	r1, #15
 80019b4:	f04f 30ff 	mov.w	r0, #4294967295
 80019b8:	f7ff ff8e 	bl	80018d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019bc:	4b05      	ldr	r3, [pc, #20]	@ (80019d4 <SysTick_Config+0x40>)
 80019be:	2200      	movs	r2, #0
 80019c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019c2:	4b04      	ldr	r3, [pc, #16]	@ (80019d4 <SysTick_Config+0x40>)
 80019c4:	2207      	movs	r2, #7
 80019c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019c8:	2300      	movs	r3, #0
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3708      	adds	r7, #8
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	e000e010 	.word	0xe000e010

080019d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019e0:	6878      	ldr	r0, [r7, #4]
 80019e2:	f7ff ff29 	bl	8001838 <__NVIC_SetPriorityGrouping>
}
 80019e6:	bf00      	nop
 80019e8:	3708      	adds	r7, #8
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}

080019ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019ee:	b580      	push	{r7, lr}
 80019f0:	b086      	sub	sp, #24
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	4603      	mov	r3, r0
 80019f6:	60b9      	str	r1, [r7, #8]
 80019f8:	607a      	str	r2, [r7, #4]
 80019fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019fc:	2300      	movs	r3, #0
 80019fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a00:	f7ff ff3e 	bl	8001880 <__NVIC_GetPriorityGrouping>
 8001a04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a06:	687a      	ldr	r2, [r7, #4]
 8001a08:	68b9      	ldr	r1, [r7, #8]
 8001a0a:	6978      	ldr	r0, [r7, #20]
 8001a0c:	f7ff ff8e 	bl	800192c <NVIC_EncodePriority>
 8001a10:	4602      	mov	r2, r0
 8001a12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a16:	4611      	mov	r1, r2
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f7ff ff5d 	bl	80018d8 <__NVIC_SetPriority>
}
 8001a1e:	bf00      	nop
 8001a20:	3718      	adds	r7, #24
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}

08001a26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a26:	b580      	push	{r7, lr}
 8001a28:	b082      	sub	sp, #8
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a34:	4618      	mov	r0, r3
 8001a36:	f7ff ff31 	bl	800189c <__NVIC_EnableIRQ>
}
 8001a3a:	bf00      	nop
 8001a3c:	3708      	adds	r7, #8
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}

08001a42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a42:	b580      	push	{r7, lr}
 8001a44:	b082      	sub	sp, #8
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a4a:	6878      	ldr	r0, [r7, #4]
 8001a4c:	f7ff ffa2 	bl	8001994 <SysTick_Config>
 8001a50:	4603      	mov	r3, r0
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	3708      	adds	r7, #8
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}

08001a5a <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001a5a:	b580      	push	{r7, lr}
 8001a5c:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001a5e:	f000 f802 	bl	8001a66 <HAL_SYSTICK_Callback>
}
 8001a62:	bf00      	nop
 8001a64:	bd80      	pop	{r7, pc}

08001a66 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001a66:	b480      	push	{r7}
 8001a68:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8001a6a:	bf00      	nop
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr

08001a74 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b086      	sub	sp, #24
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001a80:	f7ff feaa 	bl	80017d8 <HAL_GetTick>
 8001a84:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d101      	bne.n	8001a90 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	e099      	b.n	8001bc4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2202      	movs	r2, #2
 8001a94:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	681a      	ldr	r2, [r3, #0]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f022 0201 	bic.w	r2, r2, #1
 8001aae:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ab0:	e00f      	b.n	8001ad2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001ab2:	f7ff fe91 	bl	80017d8 <HAL_GetTick>
 8001ab6:	4602      	mov	r2, r0
 8001ab8:	693b      	ldr	r3, [r7, #16]
 8001aba:	1ad3      	subs	r3, r2, r3
 8001abc:	2b05      	cmp	r3, #5
 8001abe:	d908      	bls.n	8001ad2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2220      	movs	r2, #32
 8001ac4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2203      	movs	r2, #3
 8001aca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	e078      	b.n	8001bc4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f003 0301 	and.w	r3, r3, #1
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d1e8      	bne.n	8001ab2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001ae8:	697a      	ldr	r2, [r7, #20]
 8001aea:	4b38      	ldr	r3, [pc, #224]	@ (8001bcc <HAL_DMA_Init+0x158>)
 8001aec:	4013      	ands	r3, r2
 8001aee:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	685a      	ldr	r2, [r3, #4]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001afe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	691b      	ldr	r3, [r3, #16]
 8001b04:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	699b      	ldr	r3, [r3, #24]
 8001b10:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b16:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6a1b      	ldr	r3, [r3, #32]
 8001b1c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b1e:	697a      	ldr	r2, [r7, #20]
 8001b20:	4313      	orrs	r3, r2
 8001b22:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b28:	2b04      	cmp	r3, #4
 8001b2a:	d107      	bne.n	8001b3c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b34:	4313      	orrs	r3, r2
 8001b36:	697a      	ldr	r2, [r7, #20]
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	697a      	ldr	r2, [r7, #20]
 8001b42:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	695b      	ldr	r3, [r3, #20]
 8001b4a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	f023 0307 	bic.w	r3, r3, #7
 8001b52:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b58:	697a      	ldr	r2, [r7, #20]
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b62:	2b04      	cmp	r3, #4
 8001b64:	d117      	bne.n	8001b96 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b6a:	697a      	ldr	r2, [r7, #20]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d00e      	beq.n	8001b96 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001b78:	6878      	ldr	r0, [r7, #4]
 8001b7a:	f000 fb01 	bl	8002180 <DMA_CheckFifoParam>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d008      	beq.n	8001b96 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2240      	movs	r2, #64	@ 0x40
 8001b88:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001b92:	2301      	movs	r3, #1
 8001b94:	e016      	b.n	8001bc4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	697a      	ldr	r2, [r7, #20]
 8001b9c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001b9e:	6878      	ldr	r0, [r7, #4]
 8001ba0:	f000 fab8 	bl	8002114 <DMA_CalcBaseAndBitshift>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bac:	223f      	movs	r2, #63	@ 0x3f
 8001bae:	409a      	lsls	r2, r3
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001bc2:	2300      	movs	r3, #0
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3718      	adds	r7, #24
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	f010803f 	.word	0xf010803f

08001bd0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b086      	sub	sp, #24
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	60f8      	str	r0, [r7, #12]
 8001bd8:	60b9      	str	r1, [r7, #8]
 8001bda:	607a      	str	r2, [r7, #4]
 8001bdc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001bde:	2300      	movs	r3, #0
 8001be0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001be6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001bee:	2b01      	cmp	r3, #1
 8001bf0:	d101      	bne.n	8001bf6 <HAL_DMA_Start_IT+0x26>
 8001bf2:	2302      	movs	r3, #2
 8001bf4:	e040      	b.n	8001c78 <HAL_DMA_Start_IT+0xa8>
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	2b01      	cmp	r3, #1
 8001c08:	d12f      	bne.n	8001c6a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	2202      	movs	r2, #2
 8001c0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	2200      	movs	r2, #0
 8001c16:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	687a      	ldr	r2, [r7, #4]
 8001c1c:	68b9      	ldr	r1, [r7, #8]
 8001c1e:	68f8      	ldr	r0, [r7, #12]
 8001c20:	f000 fa4a 	bl	80020b8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c28:	223f      	movs	r2, #63	@ 0x3f
 8001c2a:	409a      	lsls	r2, r3
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f042 0216 	orr.w	r2, r2, #22
 8001c3e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d007      	beq.n	8001c58 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f042 0208 	orr.w	r2, r2, #8
 8001c56:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f042 0201 	orr.w	r2, r2, #1
 8001c66:	601a      	str	r2, [r3, #0]
 8001c68:	e005      	b.n	8001c76 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001c72:	2302      	movs	r3, #2
 8001c74:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001c76:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3718      	adds	r7, #24
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c8c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001c8e:	f7ff fda3 	bl	80017d8 <HAL_GetTick>
 8001c92:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c9a:	b2db      	uxtb	r3, r3
 8001c9c:	2b02      	cmp	r3, #2
 8001c9e:	d008      	beq.n	8001cb2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2280      	movs	r2, #128	@ 0x80
 8001ca4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2200      	movs	r2, #0
 8001caa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	e052      	b.n	8001d58 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f022 0216 	bic.w	r2, r2, #22
 8001cc0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	695a      	ldr	r2, [r3, #20]
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001cd0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d103      	bne.n	8001ce2 <HAL_DMA_Abort+0x62>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d007      	beq.n	8001cf2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f022 0208 	bic.w	r2, r2, #8
 8001cf0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f022 0201 	bic.w	r2, r2, #1
 8001d00:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d02:	e013      	b.n	8001d2c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d04:	f7ff fd68 	bl	80017d8 <HAL_GetTick>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	68bb      	ldr	r3, [r7, #8]
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	2b05      	cmp	r3, #5
 8001d10:	d90c      	bls.n	8001d2c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2220      	movs	r2, #32
 8001d16:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2203      	movs	r2, #3
 8001d1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2200      	movs	r2, #0
 8001d24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001d28:	2303      	movs	r3, #3
 8001d2a:	e015      	b.n	8001d58 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f003 0301 	and.w	r3, r3, #1
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d1e4      	bne.n	8001d04 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d3e:	223f      	movs	r2, #63	@ 0x3f
 8001d40:	409a      	lsls	r2, r3
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2201      	movs	r2, #1
 8001d4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2200      	movs	r2, #0
 8001d52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001d56:	2300      	movs	r3, #0
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3710      	adds	r7, #16
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}

08001d60 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	2b02      	cmp	r3, #2
 8001d72:	d004      	beq.n	8001d7e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2280      	movs	r2, #128	@ 0x80
 8001d78:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e00c      	b.n	8001d98 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2205      	movs	r2, #5
 8001d82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f022 0201 	bic.w	r2, r2, #1
 8001d94:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001d96:	2300      	movs	r3, #0
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	370c      	adds	r7, #12
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr

08001da4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b086      	sub	sp, #24
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001dac:	2300      	movs	r3, #0
 8001dae:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001db0:	4b8e      	ldr	r3, [pc, #568]	@ (8001fec <HAL_DMA_IRQHandler+0x248>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a8e      	ldr	r2, [pc, #568]	@ (8001ff0 <HAL_DMA_IRQHandler+0x24c>)
 8001db6:	fba2 2303 	umull	r2, r3, r2, r3
 8001dba:	0a9b      	lsrs	r3, r3, #10
 8001dbc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dc2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dce:	2208      	movs	r2, #8
 8001dd0:	409a      	lsls	r2, r3
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d01a      	beq.n	8001e10 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f003 0304 	and.w	r3, r3, #4
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d013      	beq.n	8001e10 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f022 0204 	bic.w	r2, r2, #4
 8001df6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dfc:	2208      	movs	r2, #8
 8001dfe:	409a      	lsls	r2, r3
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e08:	f043 0201 	orr.w	r2, r3, #1
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e14:	2201      	movs	r2, #1
 8001e16:	409a      	lsls	r2, r3
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d012      	beq.n	8001e46 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	695b      	ldr	r3, [r3, #20]
 8001e26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d00b      	beq.n	8001e46 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e32:	2201      	movs	r2, #1
 8001e34:	409a      	lsls	r2, r3
 8001e36:	693b      	ldr	r3, [r7, #16]
 8001e38:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e3e:	f043 0202 	orr.w	r2, r3, #2
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e4a:	2204      	movs	r2, #4
 8001e4c:	409a      	lsls	r2, r3
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	4013      	ands	r3, r2
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d012      	beq.n	8001e7c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f003 0302 	and.w	r3, r3, #2
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d00b      	beq.n	8001e7c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e68:	2204      	movs	r2, #4
 8001e6a:	409a      	lsls	r2, r3
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e74:	f043 0204 	orr.w	r2, r3, #4
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e80:	2210      	movs	r2, #16
 8001e82:	409a      	lsls	r2, r3
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	4013      	ands	r3, r2
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d043      	beq.n	8001f14 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f003 0308 	and.w	r3, r3, #8
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d03c      	beq.n	8001f14 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e9e:	2210      	movs	r2, #16
 8001ea0:	409a      	lsls	r2, r3
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d018      	beq.n	8001ee6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d108      	bne.n	8001ed4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d024      	beq.n	8001f14 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	4798      	blx	r3
 8001ed2:	e01f      	b.n	8001f14 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d01b      	beq.n	8001f14 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ee0:	6878      	ldr	r0, [r7, #4]
 8001ee2:	4798      	blx	r3
 8001ee4:	e016      	b.n	8001f14 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d107      	bne.n	8001f04 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f022 0208 	bic.w	r2, r2, #8
 8001f02:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d003      	beq.n	8001f14 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f10:	6878      	ldr	r0, [r7, #4]
 8001f12:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f18:	2220      	movs	r2, #32
 8001f1a:	409a      	lsls	r2, r3
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	4013      	ands	r3, r2
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	f000 808f 	beq.w	8002044 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f003 0310 	and.w	r3, r3, #16
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	f000 8087 	beq.w	8002044 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f3a:	2220      	movs	r2, #32
 8001f3c:	409a      	lsls	r2, r3
 8001f3e:	693b      	ldr	r3, [r7, #16]
 8001f40:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f48:	b2db      	uxtb	r3, r3
 8001f4a:	2b05      	cmp	r3, #5
 8001f4c:	d136      	bne.n	8001fbc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f022 0216 	bic.w	r2, r2, #22
 8001f5c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	695a      	ldr	r2, [r3, #20]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001f6c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d103      	bne.n	8001f7e <HAL_DMA_IRQHandler+0x1da>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d007      	beq.n	8001f8e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	681a      	ldr	r2, [r3, #0]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f022 0208 	bic.w	r2, r2, #8
 8001f8c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f92:	223f      	movs	r2, #63	@ 0x3f
 8001f94:	409a      	lsls	r2, r3
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d07e      	beq.n	80020b0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	4798      	blx	r3
        }
        return;
 8001fba:	e079      	b.n	80020b0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d01d      	beq.n	8002006 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d10d      	bne.n	8001ff4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d031      	beq.n	8002044 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	4798      	blx	r3
 8001fe8:	e02c      	b.n	8002044 <HAL_DMA_IRQHandler+0x2a0>
 8001fea:	bf00      	nop
 8001fec:	20000004 	.word	0x20000004
 8001ff0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d023      	beq.n	8002044 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002000:	6878      	ldr	r0, [r7, #4]
 8002002:	4798      	blx	r3
 8002004:	e01e      	b.n	8002044 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002010:	2b00      	cmp	r3, #0
 8002012:	d10f      	bne.n	8002034 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f022 0210 	bic.w	r2, r2, #16
 8002022:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2201      	movs	r2, #1
 8002028:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2200      	movs	r2, #0
 8002030:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002038:	2b00      	cmp	r3, #0
 800203a:	d003      	beq.n	8002044 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002040:	6878      	ldr	r0, [r7, #4]
 8002042:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002048:	2b00      	cmp	r3, #0
 800204a:	d032      	beq.n	80020b2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002050:	f003 0301 	and.w	r3, r3, #1
 8002054:	2b00      	cmp	r3, #0
 8002056:	d022      	beq.n	800209e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2205      	movs	r2, #5
 800205c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f022 0201 	bic.w	r2, r2, #1
 800206e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002070:	68bb      	ldr	r3, [r7, #8]
 8002072:	3301      	adds	r3, #1
 8002074:	60bb      	str	r3, [r7, #8]
 8002076:	697a      	ldr	r2, [r7, #20]
 8002078:	429a      	cmp	r2, r3
 800207a:	d307      	bcc.n	800208c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0301 	and.w	r3, r3, #1
 8002086:	2b00      	cmp	r3, #0
 8002088:	d1f2      	bne.n	8002070 <HAL_DMA_IRQHandler+0x2cc>
 800208a:	e000      	b.n	800208e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800208c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2201      	movs	r2, #1
 8002092:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2200      	movs	r2, #0
 800209a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d005      	beq.n	80020b2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	4798      	blx	r3
 80020ae:	e000      	b.n	80020b2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80020b0:	bf00      	nop
    }
  }
}
 80020b2:	3718      	adds	r7, #24
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}

080020b8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b085      	sub	sp, #20
 80020bc:	af00      	add	r7, sp, #0
 80020be:	60f8      	str	r0, [r7, #12]
 80020c0:	60b9      	str	r1, [r7, #8]
 80020c2:	607a      	str	r2, [r7, #4]
 80020c4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80020d4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	683a      	ldr	r2, [r7, #0]
 80020dc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	2b40      	cmp	r3, #64	@ 0x40
 80020e4:	d108      	bne.n	80020f8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	687a      	ldr	r2, [r7, #4]
 80020ec:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	68ba      	ldr	r2, [r7, #8]
 80020f4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80020f6:	e007      	b.n	8002108 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	68ba      	ldr	r2, [r7, #8]
 80020fe:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	687a      	ldr	r2, [r7, #4]
 8002106:	60da      	str	r2, [r3, #12]
}
 8002108:	bf00      	nop
 800210a:	3714      	adds	r7, #20
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr

08002114 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002114:	b480      	push	{r7}
 8002116:	b085      	sub	sp, #20
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	b2db      	uxtb	r3, r3
 8002122:	3b10      	subs	r3, #16
 8002124:	4a14      	ldr	r2, [pc, #80]	@ (8002178 <DMA_CalcBaseAndBitshift+0x64>)
 8002126:	fba2 2303 	umull	r2, r3, r2, r3
 800212a:	091b      	lsrs	r3, r3, #4
 800212c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800212e:	4a13      	ldr	r2, [pc, #76]	@ (800217c <DMA_CalcBaseAndBitshift+0x68>)
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	4413      	add	r3, r2
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	461a      	mov	r2, r3
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	2b03      	cmp	r3, #3
 8002140:	d909      	bls.n	8002156 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800214a:	f023 0303 	bic.w	r3, r3, #3
 800214e:	1d1a      	adds	r2, r3, #4
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	659a      	str	r2, [r3, #88]	@ 0x58
 8002154:	e007      	b.n	8002166 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800215e:	f023 0303 	bic.w	r3, r3, #3
 8002162:	687a      	ldr	r2, [r7, #4]
 8002164:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800216a:	4618      	mov	r0, r3
 800216c:	3714      	adds	r7, #20
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr
 8002176:	bf00      	nop
 8002178:	aaaaaaab 	.word	0xaaaaaaab
 800217c:	08007fa8 	.word	0x08007fa8

08002180 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002180:	b480      	push	{r7}
 8002182:	b085      	sub	sp, #20
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002188:	2300      	movs	r3, #0
 800218a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002190:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	699b      	ldr	r3, [r3, #24]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d11f      	bne.n	80021da <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	2b03      	cmp	r3, #3
 800219e:	d856      	bhi.n	800224e <DMA_CheckFifoParam+0xce>
 80021a0:	a201      	add	r2, pc, #4	@ (adr r2, 80021a8 <DMA_CheckFifoParam+0x28>)
 80021a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021a6:	bf00      	nop
 80021a8:	080021b9 	.word	0x080021b9
 80021ac:	080021cb 	.word	0x080021cb
 80021b0:	080021b9 	.word	0x080021b9
 80021b4:	0800224f 	.word	0x0800224f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d046      	beq.n	8002252 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80021c4:	2301      	movs	r3, #1
 80021c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80021c8:	e043      	b.n	8002252 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021ce:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80021d2:	d140      	bne.n	8002256 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80021d4:	2301      	movs	r3, #1
 80021d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80021d8:	e03d      	b.n	8002256 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	699b      	ldr	r3, [r3, #24]
 80021de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80021e2:	d121      	bne.n	8002228 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	2b03      	cmp	r3, #3
 80021e8:	d837      	bhi.n	800225a <DMA_CheckFifoParam+0xda>
 80021ea:	a201      	add	r2, pc, #4	@ (adr r2, 80021f0 <DMA_CheckFifoParam+0x70>)
 80021ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021f0:	08002201 	.word	0x08002201
 80021f4:	08002207 	.word	0x08002207
 80021f8:	08002201 	.word	0x08002201
 80021fc:	08002219 	.word	0x08002219
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002200:	2301      	movs	r3, #1
 8002202:	73fb      	strb	r3, [r7, #15]
      break;
 8002204:	e030      	b.n	8002268 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800220a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800220e:	2b00      	cmp	r3, #0
 8002210:	d025      	beq.n	800225e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002216:	e022      	b.n	800225e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800221c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002220:	d11f      	bne.n	8002262 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002226:	e01c      	b.n	8002262 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	2b02      	cmp	r3, #2
 800222c:	d903      	bls.n	8002236 <DMA_CheckFifoParam+0xb6>
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	2b03      	cmp	r3, #3
 8002232:	d003      	beq.n	800223c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002234:	e018      	b.n	8002268 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	73fb      	strb	r3, [r7, #15]
      break;
 800223a:	e015      	b.n	8002268 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002240:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002244:	2b00      	cmp	r3, #0
 8002246:	d00e      	beq.n	8002266 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002248:	2301      	movs	r3, #1
 800224a:	73fb      	strb	r3, [r7, #15]
      break;
 800224c:	e00b      	b.n	8002266 <DMA_CheckFifoParam+0xe6>
      break;
 800224e:	bf00      	nop
 8002250:	e00a      	b.n	8002268 <DMA_CheckFifoParam+0xe8>
      break;
 8002252:	bf00      	nop
 8002254:	e008      	b.n	8002268 <DMA_CheckFifoParam+0xe8>
      break;
 8002256:	bf00      	nop
 8002258:	e006      	b.n	8002268 <DMA_CheckFifoParam+0xe8>
      break;
 800225a:	bf00      	nop
 800225c:	e004      	b.n	8002268 <DMA_CheckFifoParam+0xe8>
      break;
 800225e:	bf00      	nop
 8002260:	e002      	b.n	8002268 <DMA_CheckFifoParam+0xe8>
      break;   
 8002262:	bf00      	nop
 8002264:	e000      	b.n	8002268 <DMA_CheckFifoParam+0xe8>
      break;
 8002266:	bf00      	nop
    }
  } 
  
  return status; 
 8002268:	7bfb      	ldrb	r3, [r7, #15]
}
 800226a:	4618      	mov	r0, r3
 800226c:	3714      	adds	r7, #20
 800226e:	46bd      	mov	sp, r7
 8002270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002274:	4770      	bx	lr
 8002276:	bf00      	nop

08002278 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002278:	b480      	push	{r7}
 800227a:	b089      	sub	sp, #36	@ 0x24
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
 8002280:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002282:	2300      	movs	r3, #0
 8002284:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002286:	2300      	movs	r3, #0
 8002288:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800228a:	2300      	movs	r3, #0
 800228c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800228e:	2300      	movs	r3, #0
 8002290:	61fb      	str	r3, [r7, #28]
 8002292:	e165      	b.n	8002560 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002294:	2201      	movs	r2, #1
 8002296:	69fb      	ldr	r3, [r7, #28]
 8002298:	fa02 f303 	lsl.w	r3, r2, r3
 800229c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	697a      	ldr	r2, [r7, #20]
 80022a4:	4013      	ands	r3, r2
 80022a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80022a8:	693a      	ldr	r2, [r7, #16]
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	429a      	cmp	r2, r3
 80022ae:	f040 8154 	bne.w	800255a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f003 0303 	and.w	r3, r3, #3
 80022ba:	2b01      	cmp	r3, #1
 80022bc:	d005      	beq.n	80022ca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022c6:	2b02      	cmp	r3, #2
 80022c8:	d130      	bne.n	800232c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022d0:	69fb      	ldr	r3, [r7, #28]
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	2203      	movs	r2, #3
 80022d6:	fa02 f303 	lsl.w	r3, r2, r3
 80022da:	43db      	mvns	r3, r3
 80022dc:	69ba      	ldr	r2, [r7, #24]
 80022de:	4013      	ands	r3, r2
 80022e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	68da      	ldr	r2, [r3, #12]
 80022e6:	69fb      	ldr	r3, [r7, #28]
 80022e8:	005b      	lsls	r3, r3, #1
 80022ea:	fa02 f303 	lsl.w	r3, r2, r3
 80022ee:	69ba      	ldr	r2, [r7, #24]
 80022f0:	4313      	orrs	r3, r2
 80022f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	69ba      	ldr	r2, [r7, #24]
 80022f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002300:	2201      	movs	r2, #1
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	fa02 f303 	lsl.w	r3, r2, r3
 8002308:	43db      	mvns	r3, r3
 800230a:	69ba      	ldr	r2, [r7, #24]
 800230c:	4013      	ands	r3, r2
 800230e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	091b      	lsrs	r3, r3, #4
 8002316:	f003 0201 	and.w	r2, r3, #1
 800231a:	69fb      	ldr	r3, [r7, #28]
 800231c:	fa02 f303 	lsl.w	r3, r2, r3
 8002320:	69ba      	ldr	r2, [r7, #24]
 8002322:	4313      	orrs	r3, r2
 8002324:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	69ba      	ldr	r2, [r7, #24]
 800232a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	f003 0303 	and.w	r3, r3, #3
 8002334:	2b03      	cmp	r3, #3
 8002336:	d017      	beq.n	8002368 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	005b      	lsls	r3, r3, #1
 8002342:	2203      	movs	r2, #3
 8002344:	fa02 f303 	lsl.w	r3, r2, r3
 8002348:	43db      	mvns	r3, r3
 800234a:	69ba      	ldr	r2, [r7, #24]
 800234c:	4013      	ands	r3, r2
 800234e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	689a      	ldr	r2, [r3, #8]
 8002354:	69fb      	ldr	r3, [r7, #28]
 8002356:	005b      	lsls	r3, r3, #1
 8002358:	fa02 f303 	lsl.w	r3, r2, r3
 800235c:	69ba      	ldr	r2, [r7, #24]
 800235e:	4313      	orrs	r3, r2
 8002360:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	69ba      	ldr	r2, [r7, #24]
 8002366:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	f003 0303 	and.w	r3, r3, #3
 8002370:	2b02      	cmp	r3, #2
 8002372:	d123      	bne.n	80023bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002374:	69fb      	ldr	r3, [r7, #28]
 8002376:	08da      	lsrs	r2, r3, #3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	3208      	adds	r2, #8
 800237c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002380:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	f003 0307 	and.w	r3, r3, #7
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	220f      	movs	r2, #15
 800238c:	fa02 f303 	lsl.w	r3, r2, r3
 8002390:	43db      	mvns	r3, r3
 8002392:	69ba      	ldr	r2, [r7, #24]
 8002394:	4013      	ands	r3, r2
 8002396:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	691a      	ldr	r2, [r3, #16]
 800239c:	69fb      	ldr	r3, [r7, #28]
 800239e:	f003 0307 	and.w	r3, r3, #7
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	fa02 f303 	lsl.w	r3, r2, r3
 80023a8:	69ba      	ldr	r2, [r7, #24]
 80023aa:	4313      	orrs	r3, r2
 80023ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023ae:	69fb      	ldr	r3, [r7, #28]
 80023b0:	08da      	lsrs	r2, r3, #3
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	3208      	adds	r2, #8
 80023b6:	69b9      	ldr	r1, [r7, #24]
 80023b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	005b      	lsls	r3, r3, #1
 80023c6:	2203      	movs	r2, #3
 80023c8:	fa02 f303 	lsl.w	r3, r2, r3
 80023cc:	43db      	mvns	r3, r3
 80023ce:	69ba      	ldr	r2, [r7, #24]
 80023d0:	4013      	ands	r3, r2
 80023d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	f003 0203 	and.w	r2, r3, #3
 80023dc:	69fb      	ldr	r3, [r7, #28]
 80023de:	005b      	lsls	r3, r3, #1
 80023e0:	fa02 f303 	lsl.w	r3, r2, r3
 80023e4:	69ba      	ldr	r2, [r7, #24]
 80023e6:	4313      	orrs	r3, r2
 80023e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	69ba      	ldr	r2, [r7, #24]
 80023ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	f000 80ae 	beq.w	800255a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023fe:	2300      	movs	r3, #0
 8002400:	60fb      	str	r3, [r7, #12]
 8002402:	4b5d      	ldr	r3, [pc, #372]	@ (8002578 <HAL_GPIO_Init+0x300>)
 8002404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002406:	4a5c      	ldr	r2, [pc, #368]	@ (8002578 <HAL_GPIO_Init+0x300>)
 8002408:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800240c:	6453      	str	r3, [r2, #68]	@ 0x44
 800240e:	4b5a      	ldr	r3, [pc, #360]	@ (8002578 <HAL_GPIO_Init+0x300>)
 8002410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002412:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002416:	60fb      	str	r3, [r7, #12]
 8002418:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800241a:	4a58      	ldr	r2, [pc, #352]	@ (800257c <HAL_GPIO_Init+0x304>)
 800241c:	69fb      	ldr	r3, [r7, #28]
 800241e:	089b      	lsrs	r3, r3, #2
 8002420:	3302      	adds	r3, #2
 8002422:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002426:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002428:	69fb      	ldr	r3, [r7, #28]
 800242a:	f003 0303 	and.w	r3, r3, #3
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	220f      	movs	r2, #15
 8002432:	fa02 f303 	lsl.w	r3, r2, r3
 8002436:	43db      	mvns	r3, r3
 8002438:	69ba      	ldr	r2, [r7, #24]
 800243a:	4013      	ands	r3, r2
 800243c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4a4f      	ldr	r2, [pc, #316]	@ (8002580 <HAL_GPIO_Init+0x308>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d025      	beq.n	8002492 <HAL_GPIO_Init+0x21a>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4a4e      	ldr	r2, [pc, #312]	@ (8002584 <HAL_GPIO_Init+0x30c>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d01f      	beq.n	800248e <HAL_GPIO_Init+0x216>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	4a4d      	ldr	r2, [pc, #308]	@ (8002588 <HAL_GPIO_Init+0x310>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d019      	beq.n	800248a <HAL_GPIO_Init+0x212>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	4a4c      	ldr	r2, [pc, #304]	@ (800258c <HAL_GPIO_Init+0x314>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d013      	beq.n	8002486 <HAL_GPIO_Init+0x20e>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	4a4b      	ldr	r2, [pc, #300]	@ (8002590 <HAL_GPIO_Init+0x318>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d00d      	beq.n	8002482 <HAL_GPIO_Init+0x20a>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	4a4a      	ldr	r2, [pc, #296]	@ (8002594 <HAL_GPIO_Init+0x31c>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d007      	beq.n	800247e <HAL_GPIO_Init+0x206>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	4a49      	ldr	r2, [pc, #292]	@ (8002598 <HAL_GPIO_Init+0x320>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d101      	bne.n	800247a <HAL_GPIO_Init+0x202>
 8002476:	2306      	movs	r3, #6
 8002478:	e00c      	b.n	8002494 <HAL_GPIO_Init+0x21c>
 800247a:	2307      	movs	r3, #7
 800247c:	e00a      	b.n	8002494 <HAL_GPIO_Init+0x21c>
 800247e:	2305      	movs	r3, #5
 8002480:	e008      	b.n	8002494 <HAL_GPIO_Init+0x21c>
 8002482:	2304      	movs	r3, #4
 8002484:	e006      	b.n	8002494 <HAL_GPIO_Init+0x21c>
 8002486:	2303      	movs	r3, #3
 8002488:	e004      	b.n	8002494 <HAL_GPIO_Init+0x21c>
 800248a:	2302      	movs	r3, #2
 800248c:	e002      	b.n	8002494 <HAL_GPIO_Init+0x21c>
 800248e:	2301      	movs	r3, #1
 8002490:	e000      	b.n	8002494 <HAL_GPIO_Init+0x21c>
 8002492:	2300      	movs	r3, #0
 8002494:	69fa      	ldr	r2, [r7, #28]
 8002496:	f002 0203 	and.w	r2, r2, #3
 800249a:	0092      	lsls	r2, r2, #2
 800249c:	4093      	lsls	r3, r2
 800249e:	69ba      	ldr	r2, [r7, #24]
 80024a0:	4313      	orrs	r3, r2
 80024a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80024a4:	4935      	ldr	r1, [pc, #212]	@ (800257c <HAL_GPIO_Init+0x304>)
 80024a6:	69fb      	ldr	r3, [r7, #28]
 80024a8:	089b      	lsrs	r3, r3, #2
 80024aa:	3302      	adds	r3, #2
 80024ac:	69ba      	ldr	r2, [r7, #24]
 80024ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024b2:	4b3a      	ldr	r3, [pc, #232]	@ (800259c <HAL_GPIO_Init+0x324>)
 80024b4:	689b      	ldr	r3, [r3, #8]
 80024b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024b8:	693b      	ldr	r3, [r7, #16]
 80024ba:	43db      	mvns	r3, r3
 80024bc:	69ba      	ldr	r2, [r7, #24]
 80024be:	4013      	ands	r3, r2
 80024c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d003      	beq.n	80024d6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80024ce:	69ba      	ldr	r2, [r7, #24]
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	4313      	orrs	r3, r2
 80024d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80024d6:	4a31      	ldr	r2, [pc, #196]	@ (800259c <HAL_GPIO_Init+0x324>)
 80024d8:	69bb      	ldr	r3, [r7, #24]
 80024da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024dc:	4b2f      	ldr	r3, [pc, #188]	@ (800259c <HAL_GPIO_Init+0x324>)
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024e2:	693b      	ldr	r3, [r7, #16]
 80024e4:	43db      	mvns	r3, r3
 80024e6:	69ba      	ldr	r2, [r7, #24]
 80024e8:	4013      	ands	r3, r2
 80024ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d003      	beq.n	8002500 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80024f8:	69ba      	ldr	r2, [r7, #24]
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	4313      	orrs	r3, r2
 80024fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002500:	4a26      	ldr	r2, [pc, #152]	@ (800259c <HAL_GPIO_Init+0x324>)
 8002502:	69bb      	ldr	r3, [r7, #24]
 8002504:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002506:	4b25      	ldr	r3, [pc, #148]	@ (800259c <HAL_GPIO_Init+0x324>)
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	43db      	mvns	r3, r3
 8002510:	69ba      	ldr	r2, [r7, #24]
 8002512:	4013      	ands	r3, r2
 8002514:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800251e:	2b00      	cmp	r3, #0
 8002520:	d003      	beq.n	800252a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002522:	69ba      	ldr	r2, [r7, #24]
 8002524:	693b      	ldr	r3, [r7, #16]
 8002526:	4313      	orrs	r3, r2
 8002528:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800252a:	4a1c      	ldr	r2, [pc, #112]	@ (800259c <HAL_GPIO_Init+0x324>)
 800252c:	69bb      	ldr	r3, [r7, #24]
 800252e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002530:	4b1a      	ldr	r3, [pc, #104]	@ (800259c <HAL_GPIO_Init+0x324>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	43db      	mvns	r3, r3
 800253a:	69ba      	ldr	r2, [r7, #24]
 800253c:	4013      	ands	r3, r2
 800253e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002548:	2b00      	cmp	r3, #0
 800254a:	d003      	beq.n	8002554 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800254c:	69ba      	ldr	r2, [r7, #24]
 800254e:	693b      	ldr	r3, [r7, #16]
 8002550:	4313      	orrs	r3, r2
 8002552:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002554:	4a11      	ldr	r2, [pc, #68]	@ (800259c <HAL_GPIO_Init+0x324>)
 8002556:	69bb      	ldr	r3, [r7, #24]
 8002558:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800255a:	69fb      	ldr	r3, [r7, #28]
 800255c:	3301      	adds	r3, #1
 800255e:	61fb      	str	r3, [r7, #28]
 8002560:	69fb      	ldr	r3, [r7, #28]
 8002562:	2b0f      	cmp	r3, #15
 8002564:	f67f ae96 	bls.w	8002294 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002568:	bf00      	nop
 800256a:	bf00      	nop
 800256c:	3724      	adds	r7, #36	@ 0x24
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr
 8002576:	bf00      	nop
 8002578:	40023800 	.word	0x40023800
 800257c:	40013800 	.word	0x40013800
 8002580:	40020000 	.word	0x40020000
 8002584:	40020400 	.word	0x40020400
 8002588:	40020800 	.word	0x40020800
 800258c:	40020c00 	.word	0x40020c00
 8002590:	40021000 	.word	0x40021000
 8002594:	40021400 	.word	0x40021400
 8002598:	40021800 	.word	0x40021800
 800259c:	40013c00 	.word	0x40013c00

080025a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	460b      	mov	r3, r1
 80025aa:	807b      	strh	r3, [r7, #2]
 80025ac:	4613      	mov	r3, r2
 80025ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025b0:	787b      	ldrb	r3, [r7, #1]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d003      	beq.n	80025be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025b6:	887a      	ldrh	r2, [r7, #2]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80025bc:	e003      	b.n	80025c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80025be:	887b      	ldrh	r3, [r7, #2]
 80025c0:	041a      	lsls	r2, r3, #16
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	619a      	str	r2, [r3, #24]
}
 80025c6:	bf00      	nop
 80025c8:	370c      	adds	r7, #12
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr
	...

080025d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
 80025dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d101      	bne.n	80025e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025e4:	2301      	movs	r3, #1
 80025e6:	e0cc      	b.n	8002782 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80025e8:	4b68      	ldr	r3, [pc, #416]	@ (800278c <HAL_RCC_ClockConfig+0x1b8>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f003 030f 	and.w	r3, r3, #15
 80025f0:	683a      	ldr	r2, [r7, #0]
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d90c      	bls.n	8002610 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025f6:	4b65      	ldr	r3, [pc, #404]	@ (800278c <HAL_RCC_ClockConfig+0x1b8>)
 80025f8:	683a      	ldr	r2, [r7, #0]
 80025fa:	b2d2      	uxtb	r2, r2
 80025fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025fe:	4b63      	ldr	r3, [pc, #396]	@ (800278c <HAL_RCC_ClockConfig+0x1b8>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 030f 	and.w	r3, r3, #15
 8002606:	683a      	ldr	r2, [r7, #0]
 8002608:	429a      	cmp	r2, r3
 800260a:	d001      	beq.n	8002610 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	e0b8      	b.n	8002782 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f003 0302 	and.w	r3, r3, #2
 8002618:	2b00      	cmp	r3, #0
 800261a:	d020      	beq.n	800265e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f003 0304 	and.w	r3, r3, #4
 8002624:	2b00      	cmp	r3, #0
 8002626:	d005      	beq.n	8002634 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002628:	4b59      	ldr	r3, [pc, #356]	@ (8002790 <HAL_RCC_ClockConfig+0x1bc>)
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	4a58      	ldr	r2, [pc, #352]	@ (8002790 <HAL_RCC_ClockConfig+0x1bc>)
 800262e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002632:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f003 0308 	and.w	r3, r3, #8
 800263c:	2b00      	cmp	r3, #0
 800263e:	d005      	beq.n	800264c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002640:	4b53      	ldr	r3, [pc, #332]	@ (8002790 <HAL_RCC_ClockConfig+0x1bc>)
 8002642:	689b      	ldr	r3, [r3, #8]
 8002644:	4a52      	ldr	r2, [pc, #328]	@ (8002790 <HAL_RCC_ClockConfig+0x1bc>)
 8002646:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800264a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800264c:	4b50      	ldr	r3, [pc, #320]	@ (8002790 <HAL_RCC_ClockConfig+0x1bc>)
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	494d      	ldr	r1, [pc, #308]	@ (8002790 <HAL_RCC_ClockConfig+0x1bc>)
 800265a:	4313      	orrs	r3, r2
 800265c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 0301 	and.w	r3, r3, #1
 8002666:	2b00      	cmp	r3, #0
 8002668:	d044      	beq.n	80026f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	2b01      	cmp	r3, #1
 8002670:	d107      	bne.n	8002682 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002672:	4b47      	ldr	r3, [pc, #284]	@ (8002790 <HAL_RCC_ClockConfig+0x1bc>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800267a:	2b00      	cmp	r3, #0
 800267c:	d119      	bne.n	80026b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	e07f      	b.n	8002782 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	2b02      	cmp	r3, #2
 8002688:	d003      	beq.n	8002692 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800268e:	2b03      	cmp	r3, #3
 8002690:	d107      	bne.n	80026a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002692:	4b3f      	ldr	r3, [pc, #252]	@ (8002790 <HAL_RCC_ClockConfig+0x1bc>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800269a:	2b00      	cmp	r3, #0
 800269c:	d109      	bne.n	80026b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	e06f      	b.n	8002782 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026a2:	4b3b      	ldr	r3, [pc, #236]	@ (8002790 <HAL_RCC_ClockConfig+0x1bc>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 0302 	and.w	r3, r3, #2
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d101      	bne.n	80026b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	e067      	b.n	8002782 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026b2:	4b37      	ldr	r3, [pc, #220]	@ (8002790 <HAL_RCC_ClockConfig+0x1bc>)
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	f023 0203 	bic.w	r2, r3, #3
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	4934      	ldr	r1, [pc, #208]	@ (8002790 <HAL_RCC_ClockConfig+0x1bc>)
 80026c0:	4313      	orrs	r3, r2
 80026c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026c4:	f7ff f888 	bl	80017d8 <HAL_GetTick>
 80026c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026ca:	e00a      	b.n	80026e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026cc:	f7ff f884 	bl	80017d8 <HAL_GetTick>
 80026d0:	4602      	mov	r2, r0
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	1ad3      	subs	r3, r2, r3
 80026d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026da:	4293      	cmp	r3, r2
 80026dc:	d901      	bls.n	80026e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	e04f      	b.n	8002782 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026e2:	4b2b      	ldr	r3, [pc, #172]	@ (8002790 <HAL_RCC_ClockConfig+0x1bc>)
 80026e4:	689b      	ldr	r3, [r3, #8]
 80026e6:	f003 020c 	and.w	r2, r3, #12
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d1eb      	bne.n	80026cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80026f4:	4b25      	ldr	r3, [pc, #148]	@ (800278c <HAL_RCC_ClockConfig+0x1b8>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f003 030f 	and.w	r3, r3, #15
 80026fc:	683a      	ldr	r2, [r7, #0]
 80026fe:	429a      	cmp	r2, r3
 8002700:	d20c      	bcs.n	800271c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002702:	4b22      	ldr	r3, [pc, #136]	@ (800278c <HAL_RCC_ClockConfig+0x1b8>)
 8002704:	683a      	ldr	r2, [r7, #0]
 8002706:	b2d2      	uxtb	r2, r2
 8002708:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800270a:	4b20      	ldr	r3, [pc, #128]	@ (800278c <HAL_RCC_ClockConfig+0x1b8>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f003 030f 	and.w	r3, r3, #15
 8002712:	683a      	ldr	r2, [r7, #0]
 8002714:	429a      	cmp	r2, r3
 8002716:	d001      	beq.n	800271c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	e032      	b.n	8002782 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 0304 	and.w	r3, r3, #4
 8002724:	2b00      	cmp	r3, #0
 8002726:	d008      	beq.n	800273a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002728:	4b19      	ldr	r3, [pc, #100]	@ (8002790 <HAL_RCC_ClockConfig+0x1bc>)
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	4916      	ldr	r1, [pc, #88]	@ (8002790 <HAL_RCC_ClockConfig+0x1bc>)
 8002736:	4313      	orrs	r3, r2
 8002738:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f003 0308 	and.w	r3, r3, #8
 8002742:	2b00      	cmp	r3, #0
 8002744:	d009      	beq.n	800275a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002746:	4b12      	ldr	r3, [pc, #72]	@ (8002790 <HAL_RCC_ClockConfig+0x1bc>)
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	691b      	ldr	r3, [r3, #16]
 8002752:	00db      	lsls	r3, r3, #3
 8002754:	490e      	ldr	r1, [pc, #56]	@ (8002790 <HAL_RCC_ClockConfig+0x1bc>)
 8002756:	4313      	orrs	r3, r2
 8002758:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800275a:	f000 f855 	bl	8002808 <HAL_RCC_GetSysClockFreq>
 800275e:	4602      	mov	r2, r0
 8002760:	4b0b      	ldr	r3, [pc, #44]	@ (8002790 <HAL_RCC_ClockConfig+0x1bc>)
 8002762:	689b      	ldr	r3, [r3, #8]
 8002764:	091b      	lsrs	r3, r3, #4
 8002766:	f003 030f 	and.w	r3, r3, #15
 800276a:	490a      	ldr	r1, [pc, #40]	@ (8002794 <HAL_RCC_ClockConfig+0x1c0>)
 800276c:	5ccb      	ldrb	r3, [r1, r3]
 800276e:	fa22 f303 	lsr.w	r3, r2, r3
 8002772:	4a09      	ldr	r2, [pc, #36]	@ (8002798 <HAL_RCC_ClockConfig+0x1c4>)
 8002774:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002776:	4b09      	ldr	r3, [pc, #36]	@ (800279c <HAL_RCC_ClockConfig+0x1c8>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4618      	mov	r0, r3
 800277c:	f7fe ffe8 	bl	8001750 <HAL_InitTick>

  return HAL_OK;
 8002780:	2300      	movs	r3, #0
}
 8002782:	4618      	mov	r0, r3
 8002784:	3710      	adds	r7, #16
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	40023c00 	.word	0x40023c00
 8002790:	40023800 	.word	0x40023800
 8002794:	08007f90 	.word	0x08007f90
 8002798:	20000004 	.word	0x20000004
 800279c:	20000008 	.word	0x20000008

080027a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027a0:	b480      	push	{r7}
 80027a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027a4:	4b03      	ldr	r3, [pc, #12]	@ (80027b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80027a6:	681b      	ldr	r3, [r3, #0]
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop
 80027b4:	20000004 	.word	0x20000004

080027b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80027bc:	f7ff fff0 	bl	80027a0 <HAL_RCC_GetHCLKFreq>
 80027c0:	4602      	mov	r2, r0
 80027c2:	4b05      	ldr	r3, [pc, #20]	@ (80027d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	0a9b      	lsrs	r3, r3, #10
 80027c8:	f003 0307 	and.w	r3, r3, #7
 80027cc:	4903      	ldr	r1, [pc, #12]	@ (80027dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80027ce:	5ccb      	ldrb	r3, [r1, r3]
 80027d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	40023800 	.word	0x40023800
 80027dc:	08007fa0 	.word	0x08007fa0

080027e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80027e4:	f7ff ffdc 	bl	80027a0 <HAL_RCC_GetHCLKFreq>
 80027e8:	4602      	mov	r2, r0
 80027ea:	4b05      	ldr	r3, [pc, #20]	@ (8002800 <HAL_RCC_GetPCLK2Freq+0x20>)
 80027ec:	689b      	ldr	r3, [r3, #8]
 80027ee:	0b5b      	lsrs	r3, r3, #13
 80027f0:	f003 0307 	and.w	r3, r3, #7
 80027f4:	4903      	ldr	r1, [pc, #12]	@ (8002804 <HAL_RCC_GetPCLK2Freq+0x24>)
 80027f6:	5ccb      	ldrb	r3, [r1, r3]
 80027f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	40023800 	.word	0x40023800
 8002804:	08007fa0 	.word	0x08007fa0

08002808 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002808:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800280c:	b0a6      	sub	sp, #152	@ 0x98
 800280e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002810:	2300      	movs	r3, #0
 8002812:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8002816:	2300      	movs	r3, #0
 8002818:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 800281c:	2300      	movs	r3, #0
 800281e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8002822:	2300      	movs	r3, #0
 8002824:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8002828:	2300      	movs	r3, #0
 800282a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800282e:	4bc8      	ldr	r3, [pc, #800]	@ (8002b50 <HAL_RCC_GetSysClockFreq+0x348>)
 8002830:	689b      	ldr	r3, [r3, #8]
 8002832:	f003 030c 	and.w	r3, r3, #12
 8002836:	2b0c      	cmp	r3, #12
 8002838:	f200 817e 	bhi.w	8002b38 <HAL_RCC_GetSysClockFreq+0x330>
 800283c:	a201      	add	r2, pc, #4	@ (adr r2, 8002844 <HAL_RCC_GetSysClockFreq+0x3c>)
 800283e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002842:	bf00      	nop
 8002844:	08002879 	.word	0x08002879
 8002848:	08002b39 	.word	0x08002b39
 800284c:	08002b39 	.word	0x08002b39
 8002850:	08002b39 	.word	0x08002b39
 8002854:	08002881 	.word	0x08002881
 8002858:	08002b39 	.word	0x08002b39
 800285c:	08002b39 	.word	0x08002b39
 8002860:	08002b39 	.word	0x08002b39
 8002864:	08002889 	.word	0x08002889
 8002868:	08002b39 	.word	0x08002b39
 800286c:	08002b39 	.word	0x08002b39
 8002870:	08002b39 	.word	0x08002b39
 8002874:	080029f3 	.word	0x080029f3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002878:	4bb6      	ldr	r3, [pc, #728]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x34c>)
 800287a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800287e:	e15f      	b.n	8002b40 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002880:	4bb5      	ldr	r3, [pc, #724]	@ (8002b58 <HAL_RCC_GetSysClockFreq+0x350>)
 8002882:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002886:	e15b      	b.n	8002b40 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002888:	4bb1      	ldr	r3, [pc, #708]	@ (8002b50 <HAL_RCC_GetSysClockFreq+0x348>)
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002890:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002894:	4bae      	ldr	r3, [pc, #696]	@ (8002b50 <HAL_RCC_GetSysClockFreq+0x348>)
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800289c:	2b00      	cmp	r3, #0
 800289e:	d031      	beq.n	8002904 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028a0:	4bab      	ldr	r3, [pc, #684]	@ (8002b50 <HAL_RCC_GetSysClockFreq+0x348>)
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	099b      	lsrs	r3, r3, #6
 80028a6:	2200      	movs	r2, #0
 80028a8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80028aa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80028ac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80028ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028b2:	663b      	str	r3, [r7, #96]	@ 0x60
 80028b4:	2300      	movs	r3, #0
 80028b6:	667b      	str	r3, [r7, #100]	@ 0x64
 80028b8:	4ba7      	ldr	r3, [pc, #668]	@ (8002b58 <HAL_RCC_GetSysClockFreq+0x350>)
 80028ba:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80028be:	462a      	mov	r2, r5
 80028c0:	fb03 f202 	mul.w	r2, r3, r2
 80028c4:	2300      	movs	r3, #0
 80028c6:	4621      	mov	r1, r4
 80028c8:	fb01 f303 	mul.w	r3, r1, r3
 80028cc:	4413      	add	r3, r2
 80028ce:	4aa2      	ldr	r2, [pc, #648]	@ (8002b58 <HAL_RCC_GetSysClockFreq+0x350>)
 80028d0:	4621      	mov	r1, r4
 80028d2:	fba1 1202 	umull	r1, r2, r1, r2
 80028d6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80028d8:	460a      	mov	r2, r1
 80028da:	67ba      	str	r2, [r7, #120]	@ 0x78
 80028dc:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80028de:	4413      	add	r3, r2
 80028e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80028e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80028e6:	2200      	movs	r2, #0
 80028e8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80028ea:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80028ec:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80028f0:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80028f4:	f7fd fc8e 	bl	8000214 <__aeabi_uldivmod>
 80028f8:	4602      	mov	r2, r0
 80028fa:	460b      	mov	r3, r1
 80028fc:	4613      	mov	r3, r2
 80028fe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002902:	e064      	b.n	80029ce <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002904:	4b92      	ldr	r3, [pc, #584]	@ (8002b50 <HAL_RCC_GetSysClockFreq+0x348>)
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	099b      	lsrs	r3, r3, #6
 800290a:	2200      	movs	r2, #0
 800290c:	653b      	str	r3, [r7, #80]	@ 0x50
 800290e:	657a      	str	r2, [r7, #84]	@ 0x54
 8002910:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002912:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002916:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002918:	2300      	movs	r3, #0
 800291a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800291c:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8002920:	4622      	mov	r2, r4
 8002922:	462b      	mov	r3, r5
 8002924:	f04f 0000 	mov.w	r0, #0
 8002928:	f04f 0100 	mov.w	r1, #0
 800292c:	0159      	lsls	r1, r3, #5
 800292e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002932:	0150      	lsls	r0, r2, #5
 8002934:	4602      	mov	r2, r0
 8002936:	460b      	mov	r3, r1
 8002938:	4621      	mov	r1, r4
 800293a:	1a51      	subs	r1, r2, r1
 800293c:	6139      	str	r1, [r7, #16]
 800293e:	4629      	mov	r1, r5
 8002940:	eb63 0301 	sbc.w	r3, r3, r1
 8002944:	617b      	str	r3, [r7, #20]
 8002946:	f04f 0200 	mov.w	r2, #0
 800294a:	f04f 0300 	mov.w	r3, #0
 800294e:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002952:	4659      	mov	r1, fp
 8002954:	018b      	lsls	r3, r1, #6
 8002956:	4651      	mov	r1, sl
 8002958:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800295c:	4651      	mov	r1, sl
 800295e:	018a      	lsls	r2, r1, #6
 8002960:	4651      	mov	r1, sl
 8002962:	ebb2 0801 	subs.w	r8, r2, r1
 8002966:	4659      	mov	r1, fp
 8002968:	eb63 0901 	sbc.w	r9, r3, r1
 800296c:	f04f 0200 	mov.w	r2, #0
 8002970:	f04f 0300 	mov.w	r3, #0
 8002974:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002978:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800297c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002980:	4690      	mov	r8, r2
 8002982:	4699      	mov	r9, r3
 8002984:	4623      	mov	r3, r4
 8002986:	eb18 0303 	adds.w	r3, r8, r3
 800298a:	60bb      	str	r3, [r7, #8]
 800298c:	462b      	mov	r3, r5
 800298e:	eb49 0303 	adc.w	r3, r9, r3
 8002992:	60fb      	str	r3, [r7, #12]
 8002994:	f04f 0200 	mov.w	r2, #0
 8002998:	f04f 0300 	mov.w	r3, #0
 800299c:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80029a0:	4629      	mov	r1, r5
 80029a2:	028b      	lsls	r3, r1, #10
 80029a4:	4621      	mov	r1, r4
 80029a6:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80029aa:	4621      	mov	r1, r4
 80029ac:	028a      	lsls	r2, r1, #10
 80029ae:	4610      	mov	r0, r2
 80029b0:	4619      	mov	r1, r3
 80029b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80029b6:	2200      	movs	r2, #0
 80029b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80029ba:	647a      	str	r2, [r7, #68]	@ 0x44
 80029bc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80029c0:	f7fd fc28 	bl	8000214 <__aeabi_uldivmod>
 80029c4:	4602      	mov	r2, r0
 80029c6:	460b      	mov	r3, r1
 80029c8:	4613      	mov	r3, r2
 80029ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80029ce:	4b60      	ldr	r3, [pc, #384]	@ (8002b50 <HAL_RCC_GetSysClockFreq+0x348>)
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	0c1b      	lsrs	r3, r3, #16
 80029d4:	f003 0303 	and.w	r3, r3, #3
 80029d8:	3301      	adds	r3, #1
 80029da:	005b      	lsls	r3, r3, #1
 80029dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 80029e0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80029e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80029e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80029ec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80029f0:	e0a6      	b.n	8002b40 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80029f2:	4b57      	ldr	r3, [pc, #348]	@ (8002b50 <HAL_RCC_GetSysClockFreq+0x348>)
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80029fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80029fe:	4b54      	ldr	r3, [pc, #336]	@ (8002b50 <HAL_RCC_GetSysClockFreq+0x348>)
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d02a      	beq.n	8002a60 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a0a:	4b51      	ldr	r3, [pc, #324]	@ (8002b50 <HAL_RCC_GetSysClockFreq+0x348>)
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	099b      	lsrs	r3, r3, #6
 8002a10:	2200      	movs	r2, #0
 8002a12:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002a14:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002a16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a18:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002a1c:	2100      	movs	r1, #0
 8002a1e:	4b4e      	ldr	r3, [pc, #312]	@ (8002b58 <HAL_RCC_GetSysClockFreq+0x350>)
 8002a20:	fb03 f201 	mul.w	r2, r3, r1
 8002a24:	2300      	movs	r3, #0
 8002a26:	fb00 f303 	mul.w	r3, r0, r3
 8002a2a:	4413      	add	r3, r2
 8002a2c:	4a4a      	ldr	r2, [pc, #296]	@ (8002b58 <HAL_RCC_GetSysClockFreq+0x350>)
 8002a2e:	fba0 1202 	umull	r1, r2, r0, r2
 8002a32:	677a      	str	r2, [r7, #116]	@ 0x74
 8002a34:	460a      	mov	r2, r1
 8002a36:	673a      	str	r2, [r7, #112]	@ 0x70
 8002a38:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002a3a:	4413      	add	r3, r2
 8002a3c:	677b      	str	r3, [r7, #116]	@ 0x74
 8002a3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002a42:	2200      	movs	r2, #0
 8002a44:	633b      	str	r3, [r7, #48]	@ 0x30
 8002a46:	637a      	str	r2, [r7, #52]	@ 0x34
 8002a48:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002a4c:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002a50:	f7fd fbe0 	bl	8000214 <__aeabi_uldivmod>
 8002a54:	4602      	mov	r2, r0
 8002a56:	460b      	mov	r3, r1
 8002a58:	4613      	mov	r3, r2
 8002a5a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002a5e:	e05b      	b.n	8002b18 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a60:	4b3b      	ldr	r3, [pc, #236]	@ (8002b50 <HAL_RCC_GetSysClockFreq+0x348>)
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	099b      	lsrs	r3, r3, #6
 8002a66:	2200      	movs	r2, #0
 8002a68:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002a6a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002a6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a72:	623b      	str	r3, [r7, #32]
 8002a74:	2300      	movs	r3, #0
 8002a76:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a78:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002a7c:	4642      	mov	r2, r8
 8002a7e:	464b      	mov	r3, r9
 8002a80:	f04f 0000 	mov.w	r0, #0
 8002a84:	f04f 0100 	mov.w	r1, #0
 8002a88:	0159      	lsls	r1, r3, #5
 8002a8a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a8e:	0150      	lsls	r0, r2, #5
 8002a90:	4602      	mov	r2, r0
 8002a92:	460b      	mov	r3, r1
 8002a94:	4641      	mov	r1, r8
 8002a96:	ebb2 0a01 	subs.w	sl, r2, r1
 8002a9a:	4649      	mov	r1, r9
 8002a9c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002aa0:	f04f 0200 	mov.w	r2, #0
 8002aa4:	f04f 0300 	mov.w	r3, #0
 8002aa8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002aac:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002ab0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002ab4:	ebb2 040a 	subs.w	r4, r2, sl
 8002ab8:	eb63 050b 	sbc.w	r5, r3, fp
 8002abc:	f04f 0200 	mov.w	r2, #0
 8002ac0:	f04f 0300 	mov.w	r3, #0
 8002ac4:	00eb      	lsls	r3, r5, #3
 8002ac6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002aca:	00e2      	lsls	r2, r4, #3
 8002acc:	4614      	mov	r4, r2
 8002ace:	461d      	mov	r5, r3
 8002ad0:	4643      	mov	r3, r8
 8002ad2:	18e3      	adds	r3, r4, r3
 8002ad4:	603b      	str	r3, [r7, #0]
 8002ad6:	464b      	mov	r3, r9
 8002ad8:	eb45 0303 	adc.w	r3, r5, r3
 8002adc:	607b      	str	r3, [r7, #4]
 8002ade:	f04f 0200 	mov.w	r2, #0
 8002ae2:	f04f 0300 	mov.w	r3, #0
 8002ae6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002aea:	4629      	mov	r1, r5
 8002aec:	028b      	lsls	r3, r1, #10
 8002aee:	4621      	mov	r1, r4
 8002af0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002af4:	4621      	mov	r1, r4
 8002af6:	028a      	lsls	r2, r1, #10
 8002af8:	4610      	mov	r0, r2
 8002afa:	4619      	mov	r1, r3
 8002afc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b00:	2200      	movs	r2, #0
 8002b02:	61bb      	str	r3, [r7, #24]
 8002b04:	61fa      	str	r2, [r7, #28]
 8002b06:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b0a:	f7fd fb83 	bl	8000214 <__aeabi_uldivmod>
 8002b0e:	4602      	mov	r2, r0
 8002b10:	460b      	mov	r3, r1
 8002b12:	4613      	mov	r3, r2
 8002b14:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002b18:	4b0d      	ldr	r3, [pc, #52]	@ (8002b50 <HAL_RCC_GetSysClockFreq+0x348>)
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	0f1b      	lsrs	r3, r3, #28
 8002b1e:	f003 0307 	and.w	r3, r3, #7
 8002b22:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8002b26:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002b2a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002b2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b32:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002b36:	e003      	b.n	8002b40 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002b38:	4b06      	ldr	r3, [pc, #24]	@ (8002b54 <HAL_RCC_GetSysClockFreq+0x34c>)
 8002b3a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002b3e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b40:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	3798      	adds	r7, #152	@ 0x98
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b4e:	bf00      	nop
 8002b50:	40023800 	.word	0x40023800
 8002b54:	00f42400 	.word	0x00f42400
 8002b58:	017d7840 	.word	0x017d7840

08002b5c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b086      	sub	sp, #24
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d101      	bne.n	8002b6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e28d      	b.n	800308a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f003 0301 	and.w	r3, r3, #1
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	f000 8083 	beq.w	8002c82 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002b7c:	4b94      	ldr	r3, [pc, #592]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	f003 030c 	and.w	r3, r3, #12
 8002b84:	2b04      	cmp	r3, #4
 8002b86:	d019      	beq.n	8002bbc <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002b88:	4b91      	ldr	r3, [pc, #580]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	f003 030c 	and.w	r3, r3, #12
        || \
 8002b90:	2b08      	cmp	r3, #8
 8002b92:	d106      	bne.n	8002ba2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002b94:	4b8e      	ldr	r3, [pc, #568]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b9c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ba0:	d00c      	beq.n	8002bbc <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ba2:	4b8b      	ldr	r3, [pc, #556]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002baa:	2b0c      	cmp	r3, #12
 8002bac:	d112      	bne.n	8002bd4 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002bae:	4b88      	ldr	r3, [pc, #544]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002bb6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002bba:	d10b      	bne.n	8002bd4 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bbc:	4b84      	ldr	r3, [pc, #528]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d05b      	beq.n	8002c80 <HAL_RCC_OscConfig+0x124>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d157      	bne.n	8002c80 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e25a      	b.n	800308a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bdc:	d106      	bne.n	8002bec <HAL_RCC_OscConfig+0x90>
 8002bde:	4b7c      	ldr	r3, [pc, #496]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a7b      	ldr	r2, [pc, #492]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002be4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002be8:	6013      	str	r3, [r2, #0]
 8002bea:	e01d      	b.n	8002c28 <HAL_RCC_OscConfig+0xcc>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002bf4:	d10c      	bne.n	8002c10 <HAL_RCC_OscConfig+0xb4>
 8002bf6:	4b76      	ldr	r3, [pc, #472]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a75      	ldr	r2, [pc, #468]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002bfc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c00:	6013      	str	r3, [r2, #0]
 8002c02:	4b73      	ldr	r3, [pc, #460]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4a72      	ldr	r2, [pc, #456]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002c08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c0c:	6013      	str	r3, [r2, #0]
 8002c0e:	e00b      	b.n	8002c28 <HAL_RCC_OscConfig+0xcc>
 8002c10:	4b6f      	ldr	r3, [pc, #444]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a6e      	ldr	r2, [pc, #440]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002c16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c1a:	6013      	str	r3, [r2, #0]
 8002c1c:	4b6c      	ldr	r3, [pc, #432]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a6b      	ldr	r2, [pc, #428]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002c22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c26:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d013      	beq.n	8002c58 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c30:	f7fe fdd2 	bl	80017d8 <HAL_GetTick>
 8002c34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c36:	e008      	b.n	8002c4a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c38:	f7fe fdce 	bl	80017d8 <HAL_GetTick>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	693b      	ldr	r3, [r7, #16]
 8002c40:	1ad3      	subs	r3, r2, r3
 8002c42:	2b64      	cmp	r3, #100	@ 0x64
 8002c44:	d901      	bls.n	8002c4a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002c46:	2303      	movs	r3, #3
 8002c48:	e21f      	b.n	800308a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c4a:	4b61      	ldr	r3, [pc, #388]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d0f0      	beq.n	8002c38 <HAL_RCC_OscConfig+0xdc>
 8002c56:	e014      	b.n	8002c82 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c58:	f7fe fdbe 	bl	80017d8 <HAL_GetTick>
 8002c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c5e:	e008      	b.n	8002c72 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c60:	f7fe fdba 	bl	80017d8 <HAL_GetTick>
 8002c64:	4602      	mov	r2, r0
 8002c66:	693b      	ldr	r3, [r7, #16]
 8002c68:	1ad3      	subs	r3, r2, r3
 8002c6a:	2b64      	cmp	r3, #100	@ 0x64
 8002c6c:	d901      	bls.n	8002c72 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e20b      	b.n	800308a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c72:	4b57      	ldr	r3, [pc, #348]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d1f0      	bne.n	8002c60 <HAL_RCC_OscConfig+0x104>
 8002c7e:	e000      	b.n	8002c82 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f003 0302 	and.w	r3, r3, #2
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d06f      	beq.n	8002d6e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002c8e:	4b50      	ldr	r3, [pc, #320]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	f003 030c 	and.w	r3, r3, #12
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d017      	beq.n	8002cca <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002c9a:	4b4d      	ldr	r3, [pc, #308]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	f003 030c 	and.w	r3, r3, #12
        || \
 8002ca2:	2b08      	cmp	r3, #8
 8002ca4:	d105      	bne.n	8002cb2 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002ca6:	4b4a      	ldr	r3, [pc, #296]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d00b      	beq.n	8002cca <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002cb2:	4b47      	ldr	r3, [pc, #284]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002cba:	2b0c      	cmp	r3, #12
 8002cbc:	d11c      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002cbe:	4b44      	ldr	r3, [pc, #272]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d116      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cca:	4b41      	ldr	r3, [pc, #260]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0302 	and.w	r3, r3, #2
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d005      	beq.n	8002ce2 <HAL_RCC_OscConfig+0x186>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	68db      	ldr	r3, [r3, #12]
 8002cda:	2b01      	cmp	r3, #1
 8002cdc:	d001      	beq.n	8002ce2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e1d3      	b.n	800308a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ce2:	4b3b      	ldr	r3, [pc, #236]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	691b      	ldr	r3, [r3, #16]
 8002cee:	00db      	lsls	r3, r3, #3
 8002cf0:	4937      	ldr	r1, [pc, #220]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cf6:	e03a      	b.n	8002d6e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d020      	beq.n	8002d42 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d00:	4b34      	ldr	r3, [pc, #208]	@ (8002dd4 <HAL_RCC_OscConfig+0x278>)
 8002d02:	2201      	movs	r2, #1
 8002d04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d06:	f7fe fd67 	bl	80017d8 <HAL_GetTick>
 8002d0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d0c:	e008      	b.n	8002d20 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d0e:	f7fe fd63 	bl	80017d8 <HAL_GetTick>
 8002d12:	4602      	mov	r2, r0
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	1ad3      	subs	r3, r2, r3
 8002d18:	2b02      	cmp	r3, #2
 8002d1a:	d901      	bls.n	8002d20 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002d1c:	2303      	movs	r3, #3
 8002d1e:	e1b4      	b.n	800308a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d20:	4b2b      	ldr	r3, [pc, #172]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f003 0302 	and.w	r3, r3, #2
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d0f0      	beq.n	8002d0e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d2c:	4b28      	ldr	r3, [pc, #160]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	691b      	ldr	r3, [r3, #16]
 8002d38:	00db      	lsls	r3, r3, #3
 8002d3a:	4925      	ldr	r1, [pc, #148]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	600b      	str	r3, [r1, #0]
 8002d40:	e015      	b.n	8002d6e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d42:	4b24      	ldr	r3, [pc, #144]	@ (8002dd4 <HAL_RCC_OscConfig+0x278>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d48:	f7fe fd46 	bl	80017d8 <HAL_GetTick>
 8002d4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d4e:	e008      	b.n	8002d62 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d50:	f7fe fd42 	bl	80017d8 <HAL_GetTick>
 8002d54:	4602      	mov	r2, r0
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	1ad3      	subs	r3, r2, r3
 8002d5a:	2b02      	cmp	r3, #2
 8002d5c:	d901      	bls.n	8002d62 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002d5e:	2303      	movs	r3, #3
 8002d60:	e193      	b.n	800308a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d62:	4b1b      	ldr	r3, [pc, #108]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f003 0302 	and.w	r3, r3, #2
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d1f0      	bne.n	8002d50 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 0308 	and.w	r3, r3, #8
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d036      	beq.n	8002de8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	695b      	ldr	r3, [r3, #20]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d016      	beq.n	8002db0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d82:	4b15      	ldr	r3, [pc, #84]	@ (8002dd8 <HAL_RCC_OscConfig+0x27c>)
 8002d84:	2201      	movs	r2, #1
 8002d86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d88:	f7fe fd26 	bl	80017d8 <HAL_GetTick>
 8002d8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d8e:	e008      	b.n	8002da2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d90:	f7fe fd22 	bl	80017d8 <HAL_GetTick>
 8002d94:	4602      	mov	r2, r0
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	1ad3      	subs	r3, r2, r3
 8002d9a:	2b02      	cmp	r3, #2
 8002d9c:	d901      	bls.n	8002da2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002d9e:	2303      	movs	r3, #3
 8002da0:	e173      	b.n	800308a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002da2:	4b0b      	ldr	r3, [pc, #44]	@ (8002dd0 <HAL_RCC_OscConfig+0x274>)
 8002da4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002da6:	f003 0302 	and.w	r3, r3, #2
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d0f0      	beq.n	8002d90 <HAL_RCC_OscConfig+0x234>
 8002dae:	e01b      	b.n	8002de8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002db0:	4b09      	ldr	r3, [pc, #36]	@ (8002dd8 <HAL_RCC_OscConfig+0x27c>)
 8002db2:	2200      	movs	r2, #0
 8002db4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002db6:	f7fe fd0f 	bl	80017d8 <HAL_GetTick>
 8002dba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002dbc:	e00e      	b.n	8002ddc <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dbe:	f7fe fd0b 	bl	80017d8 <HAL_GetTick>
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	1ad3      	subs	r3, r2, r3
 8002dc8:	2b02      	cmp	r3, #2
 8002dca:	d907      	bls.n	8002ddc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002dcc:	2303      	movs	r3, #3
 8002dce:	e15c      	b.n	800308a <HAL_RCC_OscConfig+0x52e>
 8002dd0:	40023800 	.word	0x40023800
 8002dd4:	42470000 	.word	0x42470000
 8002dd8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ddc:	4b8a      	ldr	r3, [pc, #552]	@ (8003008 <HAL_RCC_OscConfig+0x4ac>)
 8002dde:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002de0:	f003 0302 	and.w	r3, r3, #2
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d1ea      	bne.n	8002dbe <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f003 0304 	and.w	r3, r3, #4
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	f000 8097 	beq.w	8002f24 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002df6:	2300      	movs	r3, #0
 8002df8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002dfa:	4b83      	ldr	r3, [pc, #524]	@ (8003008 <HAL_RCC_OscConfig+0x4ac>)
 8002dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d10f      	bne.n	8002e26 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e06:	2300      	movs	r3, #0
 8002e08:	60bb      	str	r3, [r7, #8]
 8002e0a:	4b7f      	ldr	r3, [pc, #508]	@ (8003008 <HAL_RCC_OscConfig+0x4ac>)
 8002e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e0e:	4a7e      	ldr	r2, [pc, #504]	@ (8003008 <HAL_RCC_OscConfig+0x4ac>)
 8002e10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e14:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e16:	4b7c      	ldr	r3, [pc, #496]	@ (8003008 <HAL_RCC_OscConfig+0x4ac>)
 8002e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e1e:	60bb      	str	r3, [r7, #8]
 8002e20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e22:	2301      	movs	r3, #1
 8002e24:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e26:	4b79      	ldr	r3, [pc, #484]	@ (800300c <HAL_RCC_OscConfig+0x4b0>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d118      	bne.n	8002e64 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e32:	4b76      	ldr	r3, [pc, #472]	@ (800300c <HAL_RCC_OscConfig+0x4b0>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4a75      	ldr	r2, [pc, #468]	@ (800300c <HAL_RCC_OscConfig+0x4b0>)
 8002e38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e3e:	f7fe fccb 	bl	80017d8 <HAL_GetTick>
 8002e42:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e44:	e008      	b.n	8002e58 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e46:	f7fe fcc7 	bl	80017d8 <HAL_GetTick>
 8002e4a:	4602      	mov	r2, r0
 8002e4c:	693b      	ldr	r3, [r7, #16]
 8002e4e:	1ad3      	subs	r3, r2, r3
 8002e50:	2b02      	cmp	r3, #2
 8002e52:	d901      	bls.n	8002e58 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002e54:	2303      	movs	r3, #3
 8002e56:	e118      	b.n	800308a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e58:	4b6c      	ldr	r3, [pc, #432]	@ (800300c <HAL_RCC_OscConfig+0x4b0>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d0f0      	beq.n	8002e46 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d106      	bne.n	8002e7a <HAL_RCC_OscConfig+0x31e>
 8002e6c:	4b66      	ldr	r3, [pc, #408]	@ (8003008 <HAL_RCC_OscConfig+0x4ac>)
 8002e6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e70:	4a65      	ldr	r2, [pc, #404]	@ (8003008 <HAL_RCC_OscConfig+0x4ac>)
 8002e72:	f043 0301 	orr.w	r3, r3, #1
 8002e76:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e78:	e01c      	b.n	8002eb4 <HAL_RCC_OscConfig+0x358>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	2b05      	cmp	r3, #5
 8002e80:	d10c      	bne.n	8002e9c <HAL_RCC_OscConfig+0x340>
 8002e82:	4b61      	ldr	r3, [pc, #388]	@ (8003008 <HAL_RCC_OscConfig+0x4ac>)
 8002e84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e86:	4a60      	ldr	r2, [pc, #384]	@ (8003008 <HAL_RCC_OscConfig+0x4ac>)
 8002e88:	f043 0304 	orr.w	r3, r3, #4
 8002e8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e8e:	4b5e      	ldr	r3, [pc, #376]	@ (8003008 <HAL_RCC_OscConfig+0x4ac>)
 8002e90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e92:	4a5d      	ldr	r2, [pc, #372]	@ (8003008 <HAL_RCC_OscConfig+0x4ac>)
 8002e94:	f043 0301 	orr.w	r3, r3, #1
 8002e98:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e9a:	e00b      	b.n	8002eb4 <HAL_RCC_OscConfig+0x358>
 8002e9c:	4b5a      	ldr	r3, [pc, #360]	@ (8003008 <HAL_RCC_OscConfig+0x4ac>)
 8002e9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ea0:	4a59      	ldr	r2, [pc, #356]	@ (8003008 <HAL_RCC_OscConfig+0x4ac>)
 8002ea2:	f023 0301 	bic.w	r3, r3, #1
 8002ea6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ea8:	4b57      	ldr	r3, [pc, #348]	@ (8003008 <HAL_RCC_OscConfig+0x4ac>)
 8002eaa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002eac:	4a56      	ldr	r2, [pc, #344]	@ (8003008 <HAL_RCC_OscConfig+0x4ac>)
 8002eae:	f023 0304 	bic.w	r3, r3, #4
 8002eb2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d015      	beq.n	8002ee8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ebc:	f7fe fc8c 	bl	80017d8 <HAL_GetTick>
 8002ec0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ec2:	e00a      	b.n	8002eda <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ec4:	f7fe fc88 	bl	80017d8 <HAL_GetTick>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	1ad3      	subs	r3, r2, r3
 8002ece:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d901      	bls.n	8002eda <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002ed6:	2303      	movs	r3, #3
 8002ed8:	e0d7      	b.n	800308a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002eda:	4b4b      	ldr	r3, [pc, #300]	@ (8003008 <HAL_RCC_OscConfig+0x4ac>)
 8002edc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ede:	f003 0302 	and.w	r3, r3, #2
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d0ee      	beq.n	8002ec4 <HAL_RCC_OscConfig+0x368>
 8002ee6:	e014      	b.n	8002f12 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ee8:	f7fe fc76 	bl	80017d8 <HAL_GetTick>
 8002eec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002eee:	e00a      	b.n	8002f06 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ef0:	f7fe fc72 	bl	80017d8 <HAL_GetTick>
 8002ef4:	4602      	mov	r2, r0
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	1ad3      	subs	r3, r2, r3
 8002efa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d901      	bls.n	8002f06 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002f02:	2303      	movs	r3, #3
 8002f04:	e0c1      	b.n	800308a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f06:	4b40      	ldr	r3, [pc, #256]	@ (8003008 <HAL_RCC_OscConfig+0x4ac>)
 8002f08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f0a:	f003 0302 	and.w	r3, r3, #2
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d1ee      	bne.n	8002ef0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002f12:	7dfb      	ldrb	r3, [r7, #23]
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d105      	bne.n	8002f24 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f18:	4b3b      	ldr	r3, [pc, #236]	@ (8003008 <HAL_RCC_OscConfig+0x4ac>)
 8002f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f1c:	4a3a      	ldr	r2, [pc, #232]	@ (8003008 <HAL_RCC_OscConfig+0x4ac>)
 8002f1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f22:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	699b      	ldr	r3, [r3, #24]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	f000 80ad 	beq.w	8003088 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002f2e:	4b36      	ldr	r3, [pc, #216]	@ (8003008 <HAL_RCC_OscConfig+0x4ac>)
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	f003 030c 	and.w	r3, r3, #12
 8002f36:	2b08      	cmp	r3, #8
 8002f38:	d060      	beq.n	8002ffc <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	699b      	ldr	r3, [r3, #24]
 8002f3e:	2b02      	cmp	r3, #2
 8002f40:	d145      	bne.n	8002fce <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f42:	4b33      	ldr	r3, [pc, #204]	@ (8003010 <HAL_RCC_OscConfig+0x4b4>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f48:	f7fe fc46 	bl	80017d8 <HAL_GetTick>
 8002f4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f4e:	e008      	b.n	8002f62 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f50:	f7fe fc42 	bl	80017d8 <HAL_GetTick>
 8002f54:	4602      	mov	r2, r0
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	2b02      	cmp	r3, #2
 8002f5c:	d901      	bls.n	8002f62 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	e093      	b.n	800308a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f62:	4b29      	ldr	r3, [pc, #164]	@ (8003008 <HAL_RCC_OscConfig+0x4ac>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d1f0      	bne.n	8002f50 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	69da      	ldr	r2, [r3, #28]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6a1b      	ldr	r3, [r3, #32]
 8002f76:	431a      	orrs	r2, r3
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f7c:	019b      	lsls	r3, r3, #6
 8002f7e:	431a      	orrs	r2, r3
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f84:	085b      	lsrs	r3, r3, #1
 8002f86:	3b01      	subs	r3, #1
 8002f88:	041b      	lsls	r3, r3, #16
 8002f8a:	431a      	orrs	r2, r3
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f90:	061b      	lsls	r3, r3, #24
 8002f92:	431a      	orrs	r2, r3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f98:	071b      	lsls	r3, r3, #28
 8002f9a:	491b      	ldr	r1, [pc, #108]	@ (8003008 <HAL_RCC_OscConfig+0x4ac>)
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002fa0:	4b1b      	ldr	r3, [pc, #108]	@ (8003010 <HAL_RCC_OscConfig+0x4b4>)
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fa6:	f7fe fc17 	bl	80017d8 <HAL_GetTick>
 8002faa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fac:	e008      	b.n	8002fc0 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fae:	f7fe fc13 	bl	80017d8 <HAL_GetTick>
 8002fb2:	4602      	mov	r2, r0
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	1ad3      	subs	r3, r2, r3
 8002fb8:	2b02      	cmp	r3, #2
 8002fba:	d901      	bls.n	8002fc0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002fbc:	2303      	movs	r3, #3
 8002fbe:	e064      	b.n	800308a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fc0:	4b11      	ldr	r3, [pc, #68]	@ (8003008 <HAL_RCC_OscConfig+0x4ac>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d0f0      	beq.n	8002fae <HAL_RCC_OscConfig+0x452>
 8002fcc:	e05c      	b.n	8003088 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fce:	4b10      	ldr	r3, [pc, #64]	@ (8003010 <HAL_RCC_OscConfig+0x4b4>)
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fd4:	f7fe fc00 	bl	80017d8 <HAL_GetTick>
 8002fd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fda:	e008      	b.n	8002fee <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fdc:	f7fe fbfc 	bl	80017d8 <HAL_GetTick>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	693b      	ldr	r3, [r7, #16]
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	2b02      	cmp	r3, #2
 8002fe8:	d901      	bls.n	8002fee <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002fea:	2303      	movs	r3, #3
 8002fec:	e04d      	b.n	800308a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fee:	4b06      	ldr	r3, [pc, #24]	@ (8003008 <HAL_RCC_OscConfig+0x4ac>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d1f0      	bne.n	8002fdc <HAL_RCC_OscConfig+0x480>
 8002ffa:	e045      	b.n	8003088 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	699b      	ldr	r3, [r3, #24]
 8003000:	2b01      	cmp	r3, #1
 8003002:	d107      	bne.n	8003014 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	e040      	b.n	800308a <HAL_RCC_OscConfig+0x52e>
 8003008:	40023800 	.word	0x40023800
 800300c:	40007000 	.word	0x40007000
 8003010:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003014:	4b1f      	ldr	r3, [pc, #124]	@ (8003094 <HAL_RCC_OscConfig+0x538>)
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	699b      	ldr	r3, [r3, #24]
 800301e:	2b01      	cmp	r3, #1
 8003020:	d030      	beq.n	8003084 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800302c:	429a      	cmp	r2, r3
 800302e:	d129      	bne.n	8003084 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800303a:	429a      	cmp	r2, r3
 800303c:	d122      	bne.n	8003084 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800303e:	68fa      	ldr	r2, [r7, #12]
 8003040:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003044:	4013      	ands	r3, r2
 8003046:	687a      	ldr	r2, [r7, #4]
 8003048:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800304a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800304c:	4293      	cmp	r3, r2
 800304e:	d119      	bne.n	8003084 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800305a:	085b      	lsrs	r3, r3, #1
 800305c:	3b01      	subs	r3, #1
 800305e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003060:	429a      	cmp	r2, r3
 8003062:	d10f      	bne.n	8003084 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800306e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003070:	429a      	cmp	r2, r3
 8003072:	d107      	bne.n	8003084 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800307e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003080:	429a      	cmp	r2, r3
 8003082:	d001      	beq.n	8003088 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	e000      	b.n	800308a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003088:	2300      	movs	r3, #0
}
 800308a:	4618      	mov	r0, r3
 800308c:	3718      	adds	r7, #24
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	40023800 	.word	0x40023800

08003098 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b082      	sub	sp, #8
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d101      	bne.n	80030aa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e07b      	b.n	80031a2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d108      	bne.n	80030c4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80030ba:	d009      	beq.n	80030d0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2200      	movs	r2, #0
 80030c0:	61da      	str	r2, [r3, #28]
 80030c2:	e005      	b.n	80030d0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2200      	movs	r2, #0
 80030c8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2200      	movs	r2, #0
 80030ce:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2200      	movs	r2, #0
 80030d4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d106      	bne.n	80030f0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2200      	movs	r2, #0
 80030e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f7fe f96e 	bl	80013cc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2202      	movs	r2, #2
 80030f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003106:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003118:	431a      	orrs	r2, r3
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	68db      	ldr	r3, [r3, #12]
 800311e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003122:	431a      	orrs	r2, r3
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	691b      	ldr	r3, [r3, #16]
 8003128:	f003 0302 	and.w	r3, r3, #2
 800312c:	431a      	orrs	r2, r3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	695b      	ldr	r3, [r3, #20]
 8003132:	f003 0301 	and.w	r3, r3, #1
 8003136:	431a      	orrs	r2, r3
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	699b      	ldr	r3, [r3, #24]
 800313c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003140:	431a      	orrs	r2, r3
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	69db      	ldr	r3, [r3, #28]
 8003146:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800314a:	431a      	orrs	r2, r3
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6a1b      	ldr	r3, [r3, #32]
 8003150:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003154:	ea42 0103 	orr.w	r1, r2, r3
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800315c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	430a      	orrs	r2, r1
 8003166:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	699b      	ldr	r3, [r3, #24]
 800316c:	0c1b      	lsrs	r3, r3, #16
 800316e:	f003 0104 	and.w	r1, r3, #4
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003176:	f003 0210 	and.w	r2, r3, #16
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	430a      	orrs	r2, r1
 8003180:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	69da      	ldr	r2, [r3, #28]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003190:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2200      	movs	r2, #0
 8003196:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2201      	movs	r2, #1
 800319c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80031a0:	2300      	movs	r3, #0
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3708      	adds	r7, #8
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}

080031aa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031aa:	b580      	push	{r7, lr}
 80031ac:	b088      	sub	sp, #32
 80031ae:	af00      	add	r7, sp, #0
 80031b0:	60f8      	str	r0, [r7, #12]
 80031b2:	60b9      	str	r1, [r7, #8]
 80031b4:	603b      	str	r3, [r7, #0]
 80031b6:	4613      	mov	r3, r2
 80031b8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80031ba:	f7fe fb0d 	bl	80017d8 <HAL_GetTick>
 80031be:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80031c0:	88fb      	ldrh	r3, [r7, #6]
 80031c2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80031ca:	b2db      	uxtb	r3, r3
 80031cc:	2b01      	cmp	r3, #1
 80031ce:	d001      	beq.n	80031d4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80031d0:	2302      	movs	r3, #2
 80031d2:	e12a      	b.n	800342a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d002      	beq.n	80031e0 <HAL_SPI_Transmit+0x36>
 80031da:	88fb      	ldrh	r3, [r7, #6]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d101      	bne.n	80031e4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80031e0:	2301      	movs	r3, #1
 80031e2:	e122      	b.n	800342a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80031ea:	2b01      	cmp	r3, #1
 80031ec:	d101      	bne.n	80031f2 <HAL_SPI_Transmit+0x48>
 80031ee:	2302      	movs	r3, #2
 80031f0:	e11b      	b.n	800342a <HAL_SPI_Transmit+0x280>
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2201      	movs	r2, #1
 80031f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2203      	movs	r2, #3
 80031fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2200      	movs	r2, #0
 8003206:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	68ba      	ldr	r2, [r7, #8]
 800320c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	88fa      	ldrh	r2, [r7, #6]
 8003212:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	88fa      	ldrh	r2, [r7, #6]
 8003218:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2200      	movs	r2, #0
 800321e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	2200      	movs	r2, #0
 8003224:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2200      	movs	r2, #0
 800322a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	2200      	movs	r2, #0
 8003230:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2200      	movs	r2, #0
 8003236:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003240:	d10f      	bne.n	8003262 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003250:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003260:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800326c:	2b40      	cmp	r3, #64	@ 0x40
 800326e:	d007      	beq.n	8003280 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800327e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003288:	d152      	bne.n	8003330 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d002      	beq.n	8003298 <HAL_SPI_Transmit+0xee>
 8003292:	8b7b      	ldrh	r3, [r7, #26]
 8003294:	2b01      	cmp	r3, #1
 8003296:	d145      	bne.n	8003324 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800329c:	881a      	ldrh	r2, [r3, #0]
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032a8:	1c9a      	adds	r2, r3, #2
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80032b2:	b29b      	uxth	r3, r3
 80032b4:	3b01      	subs	r3, #1
 80032b6:	b29a      	uxth	r2, r3
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80032bc:	e032      	b.n	8003324 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	f003 0302 	and.w	r3, r3, #2
 80032c8:	2b02      	cmp	r3, #2
 80032ca:	d112      	bne.n	80032f2 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032d0:	881a      	ldrh	r2, [r3, #0]
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032dc:	1c9a      	adds	r2, r3, #2
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80032e6:	b29b      	uxth	r3, r3
 80032e8:	3b01      	subs	r3, #1
 80032ea:	b29a      	uxth	r2, r3
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	86da      	strh	r2, [r3, #54]	@ 0x36
 80032f0:	e018      	b.n	8003324 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80032f2:	f7fe fa71 	bl	80017d8 <HAL_GetTick>
 80032f6:	4602      	mov	r2, r0
 80032f8:	69fb      	ldr	r3, [r7, #28]
 80032fa:	1ad3      	subs	r3, r2, r3
 80032fc:	683a      	ldr	r2, [r7, #0]
 80032fe:	429a      	cmp	r2, r3
 8003300:	d803      	bhi.n	800330a <HAL_SPI_Transmit+0x160>
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003308:	d102      	bne.n	8003310 <HAL_SPI_Transmit+0x166>
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d109      	bne.n	8003324 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2201      	movs	r2, #1
 8003314:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2200      	movs	r2, #0
 800331c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003320:	2303      	movs	r3, #3
 8003322:	e082      	b.n	800342a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003328:	b29b      	uxth	r3, r3
 800332a:	2b00      	cmp	r3, #0
 800332c:	d1c7      	bne.n	80032be <HAL_SPI_Transmit+0x114>
 800332e:	e053      	b.n	80033d8 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d002      	beq.n	800333e <HAL_SPI_Transmit+0x194>
 8003338:	8b7b      	ldrh	r3, [r7, #26]
 800333a:	2b01      	cmp	r3, #1
 800333c:	d147      	bne.n	80033ce <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	330c      	adds	r3, #12
 8003348:	7812      	ldrb	r2, [r2, #0]
 800334a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003350:	1c5a      	adds	r2, r3, #1
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800335a:	b29b      	uxth	r3, r3
 800335c:	3b01      	subs	r3, #1
 800335e:	b29a      	uxth	r2, r3
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003364:	e033      	b.n	80033ce <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	f003 0302 	and.w	r3, r3, #2
 8003370:	2b02      	cmp	r3, #2
 8003372:	d113      	bne.n	800339c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	330c      	adds	r3, #12
 800337e:	7812      	ldrb	r2, [r2, #0]
 8003380:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003386:	1c5a      	adds	r2, r3, #1
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003390:	b29b      	uxth	r3, r3
 8003392:	3b01      	subs	r3, #1
 8003394:	b29a      	uxth	r2, r3
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	86da      	strh	r2, [r3, #54]	@ 0x36
 800339a:	e018      	b.n	80033ce <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800339c:	f7fe fa1c 	bl	80017d8 <HAL_GetTick>
 80033a0:	4602      	mov	r2, r0
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	1ad3      	subs	r3, r2, r3
 80033a6:	683a      	ldr	r2, [r7, #0]
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d803      	bhi.n	80033b4 <HAL_SPI_Transmit+0x20a>
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033b2:	d102      	bne.n	80033ba <HAL_SPI_Transmit+0x210>
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d109      	bne.n	80033ce <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2201      	movs	r2, #1
 80033be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2200      	movs	r2, #0
 80033c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80033ca:	2303      	movs	r3, #3
 80033cc:	e02d      	b.n	800342a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d1c6      	bne.n	8003366 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80033d8:	69fa      	ldr	r2, [r7, #28]
 80033da:	6839      	ldr	r1, [r7, #0]
 80033dc:	68f8      	ldr	r0, [r7, #12]
 80033de:	f000 fa59 	bl	8003894 <SPI_EndRxTxTransaction>
 80033e2:	4603      	mov	r3, r0
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d002      	beq.n	80033ee <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2220      	movs	r2, #32
 80033ec:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	689b      	ldr	r3, [r3, #8]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d10a      	bne.n	800340c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80033f6:	2300      	movs	r3, #0
 80033f8:	617b      	str	r3, [r7, #20]
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	68db      	ldr	r3, [r3, #12]
 8003400:	617b      	str	r3, [r7, #20]
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	617b      	str	r3, [r7, #20]
 800340a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	2201      	movs	r2, #1
 8003410:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2200      	movs	r2, #0
 8003418:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003420:	2b00      	cmp	r3, #0
 8003422:	d001      	beq.n	8003428 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	e000      	b.n	800342a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003428:	2300      	movs	r3, #0
  }
}
 800342a:	4618      	mov	r0, r3
 800342c:	3720      	adds	r7, #32
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}

08003432 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003432:	b580      	push	{r7, lr}
 8003434:	b08a      	sub	sp, #40	@ 0x28
 8003436:	af00      	add	r7, sp, #0
 8003438:	60f8      	str	r0, [r7, #12]
 800343a:	60b9      	str	r1, [r7, #8]
 800343c:	607a      	str	r2, [r7, #4]
 800343e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003440:	2301      	movs	r3, #1
 8003442:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003444:	f7fe f9c8 	bl	80017d8 <HAL_GetTick>
 8003448:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003450:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003458:	887b      	ldrh	r3, [r7, #2]
 800345a:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800345c:	7ffb      	ldrb	r3, [r7, #31]
 800345e:	2b01      	cmp	r3, #1
 8003460:	d00c      	beq.n	800347c <HAL_SPI_TransmitReceive+0x4a>
 8003462:	69bb      	ldr	r3, [r7, #24]
 8003464:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003468:	d106      	bne.n	8003478 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d102      	bne.n	8003478 <HAL_SPI_TransmitReceive+0x46>
 8003472:	7ffb      	ldrb	r3, [r7, #31]
 8003474:	2b04      	cmp	r3, #4
 8003476:	d001      	beq.n	800347c <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8003478:	2302      	movs	r3, #2
 800347a:	e17f      	b.n	800377c <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d005      	beq.n	800348e <HAL_SPI_TransmitReceive+0x5c>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d002      	beq.n	800348e <HAL_SPI_TransmitReceive+0x5c>
 8003488:	887b      	ldrh	r3, [r7, #2]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d101      	bne.n	8003492 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e174      	b.n	800377c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003498:	2b01      	cmp	r3, #1
 800349a:	d101      	bne.n	80034a0 <HAL_SPI_TransmitReceive+0x6e>
 800349c:	2302      	movs	r3, #2
 800349e:	e16d      	b.n	800377c <HAL_SPI_TransmitReceive+0x34a>
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2201      	movs	r2, #1
 80034a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80034ae:	b2db      	uxtb	r3, r3
 80034b0:	2b04      	cmp	r3, #4
 80034b2:	d003      	beq.n	80034bc <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2205      	movs	r2, #5
 80034b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2200      	movs	r2, #0
 80034c0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	687a      	ldr	r2, [r7, #4]
 80034c6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	887a      	ldrh	r2, [r7, #2]
 80034cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	887a      	ldrh	r2, [r7, #2]
 80034d2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	68ba      	ldr	r2, [r7, #8]
 80034d8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	887a      	ldrh	r2, [r7, #2]
 80034de:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	887a      	ldrh	r2, [r7, #2]
 80034e4:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2200      	movs	r2, #0
 80034ea:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	2200      	movs	r2, #0
 80034f0:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034fc:	2b40      	cmp	r3, #64	@ 0x40
 80034fe:	d007      	beq.n	8003510 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800350e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	68db      	ldr	r3, [r3, #12]
 8003514:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003518:	d17e      	bne.n	8003618 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d002      	beq.n	8003528 <HAL_SPI_TransmitReceive+0xf6>
 8003522:	8afb      	ldrh	r3, [r7, #22]
 8003524:	2b01      	cmp	r3, #1
 8003526:	d16c      	bne.n	8003602 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800352c:	881a      	ldrh	r2, [r3, #0]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003538:	1c9a      	adds	r2, r3, #2
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003542:	b29b      	uxth	r3, r3
 8003544:	3b01      	subs	r3, #1
 8003546:	b29a      	uxth	r2, r3
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800354c:	e059      	b.n	8003602 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	f003 0302 	and.w	r3, r3, #2
 8003558:	2b02      	cmp	r3, #2
 800355a:	d11b      	bne.n	8003594 <HAL_SPI_TransmitReceive+0x162>
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003560:	b29b      	uxth	r3, r3
 8003562:	2b00      	cmp	r3, #0
 8003564:	d016      	beq.n	8003594 <HAL_SPI_TransmitReceive+0x162>
 8003566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003568:	2b01      	cmp	r3, #1
 800356a:	d113      	bne.n	8003594 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003570:	881a      	ldrh	r2, [r3, #0]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800357c:	1c9a      	adds	r2, r3, #2
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003586:	b29b      	uxth	r3, r3
 8003588:	3b01      	subs	r3, #1
 800358a:	b29a      	uxth	r2, r3
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003590:	2300      	movs	r3, #0
 8003592:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	f003 0301 	and.w	r3, r3, #1
 800359e:	2b01      	cmp	r3, #1
 80035a0:	d119      	bne.n	80035d6 <HAL_SPI_TransmitReceive+0x1a4>
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035a6:	b29b      	uxth	r3, r3
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d014      	beq.n	80035d6 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	68da      	ldr	r2, [r3, #12]
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035b6:	b292      	uxth	r2, r2
 80035b8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035be:	1c9a      	adds	r2, r3, #2
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035c8:	b29b      	uxth	r3, r3
 80035ca:	3b01      	subs	r3, #1
 80035cc:	b29a      	uxth	r2, r3
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80035d2:	2301      	movs	r3, #1
 80035d4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80035d6:	f7fe f8ff 	bl	80017d8 <HAL_GetTick>
 80035da:	4602      	mov	r2, r0
 80035dc:	6a3b      	ldr	r3, [r7, #32]
 80035de:	1ad3      	subs	r3, r2, r3
 80035e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80035e2:	429a      	cmp	r2, r3
 80035e4:	d80d      	bhi.n	8003602 <HAL_SPI_TransmitReceive+0x1d0>
 80035e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035ec:	d009      	beq.n	8003602 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2201      	movs	r2, #1
 80035f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2200      	movs	r2, #0
 80035fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80035fe:	2303      	movs	r3, #3
 8003600:	e0bc      	b.n	800377c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003606:	b29b      	uxth	r3, r3
 8003608:	2b00      	cmp	r3, #0
 800360a:	d1a0      	bne.n	800354e <HAL_SPI_TransmitReceive+0x11c>
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003610:	b29b      	uxth	r3, r3
 8003612:	2b00      	cmp	r3, #0
 8003614:	d19b      	bne.n	800354e <HAL_SPI_TransmitReceive+0x11c>
 8003616:	e082      	b.n	800371e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d002      	beq.n	8003626 <HAL_SPI_TransmitReceive+0x1f4>
 8003620:	8afb      	ldrh	r3, [r7, #22]
 8003622:	2b01      	cmp	r3, #1
 8003624:	d171      	bne.n	800370a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	330c      	adds	r3, #12
 8003630:	7812      	ldrb	r2, [r2, #0]
 8003632:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003638:	1c5a      	adds	r2, r3, #1
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003642:	b29b      	uxth	r3, r3
 8003644:	3b01      	subs	r3, #1
 8003646:	b29a      	uxth	r2, r3
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800364c:	e05d      	b.n	800370a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	f003 0302 	and.w	r3, r3, #2
 8003658:	2b02      	cmp	r3, #2
 800365a:	d11c      	bne.n	8003696 <HAL_SPI_TransmitReceive+0x264>
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003660:	b29b      	uxth	r3, r3
 8003662:	2b00      	cmp	r3, #0
 8003664:	d017      	beq.n	8003696 <HAL_SPI_TransmitReceive+0x264>
 8003666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003668:	2b01      	cmp	r3, #1
 800366a:	d114      	bne.n	8003696 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	330c      	adds	r3, #12
 8003676:	7812      	ldrb	r2, [r2, #0]
 8003678:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800367e:	1c5a      	adds	r2, r3, #1
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003688:	b29b      	uxth	r3, r3
 800368a:	3b01      	subs	r3, #1
 800368c:	b29a      	uxth	r2, r3
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003692:	2300      	movs	r3, #0
 8003694:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	f003 0301 	and.w	r3, r3, #1
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d119      	bne.n	80036d8 <HAL_SPI_TransmitReceive+0x2a6>
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036a8:	b29b      	uxth	r3, r3
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d014      	beq.n	80036d8 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	68da      	ldr	r2, [r3, #12]
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036b8:	b2d2      	uxtb	r2, r2
 80036ba:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036c0:	1c5a      	adds	r2, r3, #1
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036ca:	b29b      	uxth	r3, r3
 80036cc:	3b01      	subs	r3, #1
 80036ce:	b29a      	uxth	r2, r3
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80036d4:	2301      	movs	r3, #1
 80036d6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80036d8:	f7fe f87e 	bl	80017d8 <HAL_GetTick>
 80036dc:	4602      	mov	r2, r0
 80036de:	6a3b      	ldr	r3, [r7, #32]
 80036e0:	1ad3      	subs	r3, r2, r3
 80036e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80036e4:	429a      	cmp	r2, r3
 80036e6:	d803      	bhi.n	80036f0 <HAL_SPI_TransmitReceive+0x2be>
 80036e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036ee:	d102      	bne.n	80036f6 <HAL_SPI_TransmitReceive+0x2c4>
 80036f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d109      	bne.n	800370a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2201      	movs	r2, #1
 80036fa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2200      	movs	r2, #0
 8003702:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e038      	b.n	800377c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800370e:	b29b      	uxth	r3, r3
 8003710:	2b00      	cmp	r3, #0
 8003712:	d19c      	bne.n	800364e <HAL_SPI_TransmitReceive+0x21c>
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003718:	b29b      	uxth	r3, r3
 800371a:	2b00      	cmp	r3, #0
 800371c:	d197      	bne.n	800364e <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800371e:	6a3a      	ldr	r2, [r7, #32]
 8003720:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003722:	68f8      	ldr	r0, [r7, #12]
 8003724:	f000 f8b6 	bl	8003894 <SPI_EndRxTxTransaction>
 8003728:	4603      	mov	r3, r0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d008      	beq.n	8003740 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	2220      	movs	r2, #32
 8003732:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	2200      	movs	r2, #0
 8003738:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800373c:	2301      	movs	r3, #1
 800373e:	e01d      	b.n	800377c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d10a      	bne.n	800375e <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003748:	2300      	movs	r3, #0
 800374a:	613b      	str	r3, [r7, #16]
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	68db      	ldr	r3, [r3, #12]
 8003752:	613b      	str	r3, [r7, #16]
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	613b      	str	r3, [r7, #16]
 800375c:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2201      	movs	r2, #1
 8003762:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2200      	movs	r2, #0
 800376a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003772:	2b00      	cmp	r3, #0
 8003774:	d001      	beq.n	800377a <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e000      	b.n	800377c <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800377a:	2300      	movs	r3, #0
  }
}
 800377c:	4618      	mov	r0, r3
 800377e:	3728      	adds	r7, #40	@ 0x28
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}

08003784 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b088      	sub	sp, #32
 8003788:	af00      	add	r7, sp, #0
 800378a:	60f8      	str	r0, [r7, #12]
 800378c:	60b9      	str	r1, [r7, #8]
 800378e:	603b      	str	r3, [r7, #0]
 8003790:	4613      	mov	r3, r2
 8003792:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003794:	f7fe f820 	bl	80017d8 <HAL_GetTick>
 8003798:	4602      	mov	r2, r0
 800379a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800379c:	1a9b      	subs	r3, r3, r2
 800379e:	683a      	ldr	r2, [r7, #0]
 80037a0:	4413      	add	r3, r2
 80037a2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80037a4:	f7fe f818 	bl	80017d8 <HAL_GetTick>
 80037a8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80037aa:	4b39      	ldr	r3, [pc, #228]	@ (8003890 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	015b      	lsls	r3, r3, #5
 80037b0:	0d1b      	lsrs	r3, r3, #20
 80037b2:	69fa      	ldr	r2, [r7, #28]
 80037b4:	fb02 f303 	mul.w	r3, r2, r3
 80037b8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80037ba:	e054      	b.n	8003866 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037c2:	d050      	beq.n	8003866 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80037c4:	f7fe f808 	bl	80017d8 <HAL_GetTick>
 80037c8:	4602      	mov	r2, r0
 80037ca:	69bb      	ldr	r3, [r7, #24]
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	69fa      	ldr	r2, [r7, #28]
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d902      	bls.n	80037da <SPI_WaitFlagStateUntilTimeout+0x56>
 80037d4:	69fb      	ldr	r3, [r7, #28]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d13d      	bne.n	8003856 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	685a      	ldr	r2, [r3, #4]
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80037e8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80037f2:	d111      	bne.n	8003818 <SPI_WaitFlagStateUntilTimeout+0x94>
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037fc:	d004      	beq.n	8003808 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003806:	d107      	bne.n	8003818 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003816:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800381c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003820:	d10f      	bne.n	8003842 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003830:	601a      	str	r2, [r3, #0]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003840:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	2201      	movs	r2, #1
 8003846:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2200      	movs	r2, #0
 800384e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003852:	2303      	movs	r3, #3
 8003854:	e017      	b.n	8003886 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d101      	bne.n	8003860 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800385c:	2300      	movs	r3, #0
 800385e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	3b01      	subs	r3, #1
 8003864:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	689a      	ldr	r2, [r3, #8]
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	4013      	ands	r3, r2
 8003870:	68ba      	ldr	r2, [r7, #8]
 8003872:	429a      	cmp	r2, r3
 8003874:	bf0c      	ite	eq
 8003876:	2301      	moveq	r3, #1
 8003878:	2300      	movne	r3, #0
 800387a:	b2db      	uxtb	r3, r3
 800387c:	461a      	mov	r2, r3
 800387e:	79fb      	ldrb	r3, [r7, #7]
 8003880:	429a      	cmp	r2, r3
 8003882:	d19b      	bne.n	80037bc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003884:	2300      	movs	r3, #0
}
 8003886:	4618      	mov	r0, r3
 8003888:	3720      	adds	r7, #32
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
 800388e:	bf00      	nop
 8003890:	20000004 	.word	0x20000004

08003894 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b088      	sub	sp, #32
 8003898:	af02      	add	r7, sp, #8
 800389a:	60f8      	str	r0, [r7, #12]
 800389c:	60b9      	str	r1, [r7, #8]
 800389e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	9300      	str	r3, [sp, #0]
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	2201      	movs	r2, #1
 80038a8:	2102      	movs	r1, #2
 80038aa:	68f8      	ldr	r0, [r7, #12]
 80038ac:	f7ff ff6a 	bl	8003784 <SPI_WaitFlagStateUntilTimeout>
 80038b0:	4603      	mov	r3, r0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d007      	beq.n	80038c6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038ba:	f043 0220 	orr.w	r2, r3, #32
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80038c2:	2303      	movs	r3, #3
 80038c4:	e032      	b.n	800392c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80038c6:	4b1b      	ldr	r3, [pc, #108]	@ (8003934 <SPI_EndRxTxTransaction+0xa0>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a1b      	ldr	r2, [pc, #108]	@ (8003938 <SPI_EndRxTxTransaction+0xa4>)
 80038cc:	fba2 2303 	umull	r2, r3, r2, r3
 80038d0:	0d5b      	lsrs	r3, r3, #21
 80038d2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80038d6:	fb02 f303 	mul.w	r3, r2, r3
 80038da:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80038e4:	d112      	bne.n	800390c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	9300      	str	r3, [sp, #0]
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	2200      	movs	r2, #0
 80038ee:	2180      	movs	r1, #128	@ 0x80
 80038f0:	68f8      	ldr	r0, [r7, #12]
 80038f2:	f7ff ff47 	bl	8003784 <SPI_WaitFlagStateUntilTimeout>
 80038f6:	4603      	mov	r3, r0
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d016      	beq.n	800392a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003900:	f043 0220 	orr.w	r2, r3, #32
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003908:	2303      	movs	r3, #3
 800390a:	e00f      	b.n	800392c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d00a      	beq.n	8003928 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	3b01      	subs	r3, #1
 8003916:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003922:	2b80      	cmp	r3, #128	@ 0x80
 8003924:	d0f2      	beq.n	800390c <SPI_EndRxTxTransaction+0x78>
 8003926:	e000      	b.n	800392a <SPI_EndRxTxTransaction+0x96>
        break;
 8003928:	bf00      	nop
  }

  return HAL_OK;
 800392a:	2300      	movs	r3, #0
}
 800392c:	4618      	mov	r0, r3
 800392e:	3718      	adds	r7, #24
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}
 8003934:	20000004 	.word	0x20000004
 8003938:	165e9f81 	.word	0x165e9f81

0800393c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b082      	sub	sp, #8
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d101      	bne.n	800394e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e042      	b.n	80039d4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003954:	b2db      	uxtb	r3, r3
 8003956:	2b00      	cmp	r3, #0
 8003958:	d106      	bne.n	8003968 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2200      	movs	r2, #0
 800395e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003962:	6878      	ldr	r0, [r7, #4]
 8003964:	f7fd fd7a 	bl	800145c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2224      	movs	r2, #36	@ 0x24
 800396c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	68da      	ldr	r2, [r3, #12]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800397e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003980:	6878      	ldr	r0, [r7, #4]
 8003982:	f001 f825 	bl	80049d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	691a      	ldr	r2, [r3, #16]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003994:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	695a      	ldr	r2, [r3, #20]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80039a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	68da      	ldr	r2, [r3, #12]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80039b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2200      	movs	r2, #0
 80039ba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2220      	movs	r2, #32
 80039c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2220      	movs	r2, #32
 80039c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2200      	movs	r2, #0
 80039d0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80039d2:	2300      	movs	r3, #0
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	3708      	adds	r7, #8
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}

080039dc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b08a      	sub	sp, #40	@ 0x28
 80039e0:	af02      	add	r7, sp, #8
 80039e2:	60f8      	str	r0, [r7, #12]
 80039e4:	60b9      	str	r1, [r7, #8]
 80039e6:	603b      	str	r3, [r7, #0]
 80039e8:	4613      	mov	r3, r2
 80039ea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80039ec:	2300      	movs	r3, #0
 80039ee:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039f6:	b2db      	uxtb	r3, r3
 80039f8:	2b20      	cmp	r3, #32
 80039fa:	d175      	bne.n	8003ae8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80039fc:	68bb      	ldr	r3, [r7, #8]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d002      	beq.n	8003a08 <HAL_UART_Transmit+0x2c>
 8003a02:	88fb      	ldrh	r3, [r7, #6]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d101      	bne.n	8003a0c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	e06e      	b.n	8003aea <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2221      	movs	r2, #33	@ 0x21
 8003a16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a1a:	f7fd fedd 	bl	80017d8 <HAL_GetTick>
 8003a1e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	88fa      	ldrh	r2, [r7, #6]
 8003a24:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	88fa      	ldrh	r2, [r7, #6]
 8003a2a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a34:	d108      	bne.n	8003a48 <HAL_UART_Transmit+0x6c>
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	691b      	ldr	r3, [r3, #16]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d104      	bne.n	8003a48 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	61bb      	str	r3, [r7, #24]
 8003a46:	e003      	b.n	8003a50 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003a50:	e02e      	b.n	8003ab0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	9300      	str	r3, [sp, #0]
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	2180      	movs	r1, #128	@ 0x80
 8003a5c:	68f8      	ldr	r0, [r7, #12]
 8003a5e:	f000 fcfe 	bl	800445e <UART_WaitOnFlagUntilTimeout>
 8003a62:	4603      	mov	r3, r0
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d005      	beq.n	8003a74 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2220      	movs	r2, #32
 8003a6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003a70:	2303      	movs	r3, #3
 8003a72:	e03a      	b.n	8003aea <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003a74:	69fb      	ldr	r3, [r7, #28]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d10b      	bne.n	8003a92 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a7a:	69bb      	ldr	r3, [r7, #24]
 8003a7c:	881b      	ldrh	r3, [r3, #0]
 8003a7e:	461a      	mov	r2, r3
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a88:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003a8a:	69bb      	ldr	r3, [r7, #24]
 8003a8c:	3302      	adds	r3, #2
 8003a8e:	61bb      	str	r3, [r7, #24]
 8003a90:	e007      	b.n	8003aa2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	781a      	ldrb	r2, [r3, #0]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003a9c:	69fb      	ldr	r3, [r7, #28]
 8003a9e:	3301      	adds	r3, #1
 8003aa0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003aa6:	b29b      	uxth	r3, r3
 8003aa8:	3b01      	subs	r3, #1
 8003aaa:	b29a      	uxth	r2, r3
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003ab4:	b29b      	uxth	r3, r3
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d1cb      	bne.n	8003a52 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	9300      	str	r3, [sp, #0]
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	2140      	movs	r1, #64	@ 0x40
 8003ac4:	68f8      	ldr	r0, [r7, #12]
 8003ac6:	f000 fcca 	bl	800445e <UART_WaitOnFlagUntilTimeout>
 8003aca:	4603      	mov	r3, r0
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d005      	beq.n	8003adc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2220      	movs	r2, #32
 8003ad4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003ad8:	2303      	movs	r3, #3
 8003ada:	e006      	b.n	8003aea <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	2220      	movs	r2, #32
 8003ae0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	e000      	b.n	8003aea <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003ae8:	2302      	movs	r3, #2
  }
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3720      	adds	r7, #32
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
	...

08003af4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b08c      	sub	sp, #48	@ 0x30
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	60f8      	str	r0, [r7, #12]
 8003afc:	60b9      	str	r1, [r7, #8]
 8003afe:	4613      	mov	r3, r2
 8003b00:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	2b20      	cmp	r3, #32
 8003b0c:	d156      	bne.n	8003bbc <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d002      	beq.n	8003b1a <HAL_UART_Transmit_DMA+0x26>
 8003b14:	88fb      	ldrh	r3, [r7, #6]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d101      	bne.n	8003b1e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e04f      	b.n	8003bbe <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8003b1e:	68ba      	ldr	r2, [r7, #8]
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	88fa      	ldrh	r2, [r7, #6]
 8003b28:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	88fa      	ldrh	r2, [r7, #6]
 8003b2e:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2200      	movs	r2, #0
 8003b34:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2221      	movs	r2, #33	@ 0x21
 8003b3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b42:	4a21      	ldr	r2, [pc, #132]	@ (8003bc8 <HAL_UART_Transmit_DMA+0xd4>)
 8003b44:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b4a:	4a20      	ldr	r2, [pc, #128]	@ (8003bcc <HAL_UART_Transmit_DMA+0xd8>)
 8003b4c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b52:	4a1f      	ldr	r2, [pc, #124]	@ (8003bd0 <HAL_UART_Transmit_DMA+0xdc>)
 8003b54:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8003b5e:	f107 0308 	add.w	r3, r7, #8
 8003b62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b6a:	6819      	ldr	r1, [r3, #0]
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	3304      	adds	r3, #4
 8003b72:	461a      	mov	r2, r3
 8003b74:	88fb      	ldrh	r3, [r7, #6]
 8003b76:	f7fe f82b 	bl	8001bd0 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003b82:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	3314      	adds	r3, #20
 8003b8a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b8c:	69bb      	ldr	r3, [r7, #24]
 8003b8e:	e853 3f00 	ldrex	r3, [r3]
 8003b92:	617b      	str	r3, [r7, #20]
   return(result);
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b9a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	3314      	adds	r3, #20
 8003ba2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003ba4:	627a      	str	r2, [r7, #36]	@ 0x24
 8003ba6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ba8:	6a39      	ldr	r1, [r7, #32]
 8003baa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bac:	e841 2300 	strex	r3, r2, [r1]
 8003bb0:	61fb      	str	r3, [r7, #28]
   return(result);
 8003bb2:	69fb      	ldr	r3, [r7, #28]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d1e5      	bne.n	8003b84 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	e000      	b.n	8003bbe <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8003bbc:	2302      	movs	r3, #2
  }
}
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	3730      	adds	r7, #48	@ 0x30
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	080041ad 	.word	0x080041ad
 8003bcc:	08004247 	.word	0x08004247
 8003bd0:	080043cb 	.word	0x080043cb

08003bd4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b084      	sub	sp, #16
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	60f8      	str	r0, [r7, #12]
 8003bdc:	60b9      	str	r1, [r7, #8]
 8003bde:	4613      	mov	r3, r2
 8003be0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003be8:	b2db      	uxtb	r3, r3
 8003bea:	2b20      	cmp	r3, #32
 8003bec:	d112      	bne.n	8003c14 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d002      	beq.n	8003bfa <HAL_UART_Receive_DMA+0x26>
 8003bf4:	88fb      	ldrh	r3, [r7, #6]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d101      	bne.n	8003bfe <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e00b      	b.n	8003c16 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	2200      	movs	r2, #0
 8003c02:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003c04:	88fb      	ldrh	r3, [r7, #6]
 8003c06:	461a      	mov	r2, r3
 8003c08:	68b9      	ldr	r1, [r7, #8]
 8003c0a:	68f8      	ldr	r0, [r7, #12]
 8003c0c:	f000 fc80 	bl	8004510 <UART_Start_Receive_DMA>
 8003c10:	4603      	mov	r3, r0
 8003c12:	e000      	b.n	8003c16 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003c14:	2302      	movs	r3, #2
  }
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3710      	adds	r7, #16
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}
	...

08003c20 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b0ba      	sub	sp, #232	@ 0xe8
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	68db      	ldr	r3, [r3, #12]
 8003c38:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	695b      	ldr	r3, [r3, #20]
 8003c42:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003c46:	2300      	movs	r3, #0
 8003c48:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003c52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c56:	f003 030f 	and.w	r3, r3, #15
 8003c5a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003c5e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d10f      	bne.n	8003c86 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003c66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c6a:	f003 0320 	and.w	r3, r3, #32
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d009      	beq.n	8003c86 <HAL_UART_IRQHandler+0x66>
 8003c72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c76:	f003 0320 	and.w	r3, r3, #32
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d003      	beq.n	8003c86 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003c7e:	6878      	ldr	r0, [r7, #4]
 8003c80:	f000 fde7 	bl	8004852 <UART_Receive_IT>
      return;
 8003c84:	e25b      	b.n	800413e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003c86:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	f000 80de 	beq.w	8003e4c <HAL_UART_IRQHandler+0x22c>
 8003c90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003c94:	f003 0301 	and.w	r3, r3, #1
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d106      	bne.n	8003caa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003c9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ca0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	f000 80d1 	beq.w	8003e4c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003caa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cae:	f003 0301 	and.w	r3, r3, #1
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d00b      	beq.n	8003cce <HAL_UART_IRQHandler+0xae>
 8003cb6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003cba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d005      	beq.n	8003cce <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cc6:	f043 0201 	orr.w	r2, r3, #1
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003cce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cd2:	f003 0304 	and.w	r3, r3, #4
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d00b      	beq.n	8003cf2 <HAL_UART_IRQHandler+0xd2>
 8003cda:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003cde:	f003 0301 	and.w	r3, r3, #1
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d005      	beq.n	8003cf2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cea:	f043 0202 	orr.w	r2, r3, #2
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003cf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cf6:	f003 0302 	and.w	r3, r3, #2
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d00b      	beq.n	8003d16 <HAL_UART_IRQHandler+0xf6>
 8003cfe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003d02:	f003 0301 	and.w	r3, r3, #1
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d005      	beq.n	8003d16 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d0e:	f043 0204 	orr.w	r2, r3, #4
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003d16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d1a:	f003 0308 	and.w	r3, r3, #8
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d011      	beq.n	8003d46 <HAL_UART_IRQHandler+0x126>
 8003d22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d26:	f003 0320 	and.w	r3, r3, #32
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d105      	bne.n	8003d3a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003d2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003d32:	f003 0301 	and.w	r3, r3, #1
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d005      	beq.n	8003d46 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d3e:	f043 0208 	orr.w	r2, r3, #8
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	f000 81f2 	beq.w	8004134 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003d50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d54:	f003 0320 	and.w	r3, r3, #32
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d008      	beq.n	8003d6e <HAL_UART_IRQHandler+0x14e>
 8003d5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d60:	f003 0320 	and.w	r3, r3, #32
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d002      	beq.n	8003d6e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003d68:	6878      	ldr	r0, [r7, #4]
 8003d6a:	f000 fd72 	bl	8004852 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	695b      	ldr	r3, [r3, #20]
 8003d74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d78:	2b40      	cmp	r3, #64	@ 0x40
 8003d7a:	bf0c      	ite	eq
 8003d7c:	2301      	moveq	r3, #1
 8003d7e:	2300      	movne	r3, #0
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d8a:	f003 0308 	and.w	r3, r3, #8
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d103      	bne.n	8003d9a <HAL_UART_IRQHandler+0x17a>
 8003d92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d04f      	beq.n	8003e3a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	f000 fc7a 	bl	8004694 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	695b      	ldr	r3, [r3, #20]
 8003da6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003daa:	2b40      	cmp	r3, #64	@ 0x40
 8003dac:	d141      	bne.n	8003e32 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	3314      	adds	r3, #20
 8003db4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003db8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003dbc:	e853 3f00 	ldrex	r3, [r3]
 8003dc0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003dc4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003dc8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003dcc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	3314      	adds	r3, #20
 8003dd6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003dda:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003dde:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003de2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003de6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003dea:	e841 2300 	strex	r3, r2, [r1]
 8003dee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003df2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d1d9      	bne.n	8003dae <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d013      	beq.n	8003e2a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e06:	4a7e      	ldr	r2, [pc, #504]	@ (8004000 <HAL_UART_IRQHandler+0x3e0>)
 8003e08:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f7fd ffa6 	bl	8001d60 <HAL_DMA_Abort_IT>
 8003e14:	4603      	mov	r3, r0
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d016      	beq.n	8003e48 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e20:	687a      	ldr	r2, [r7, #4]
 8003e22:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003e24:	4610      	mov	r0, r2
 8003e26:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e28:	e00e      	b.n	8003e48 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003e2a:	6878      	ldr	r0, [r7, #4]
 8003e2c:	f000 f9a8 	bl	8004180 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e30:	e00a      	b.n	8003e48 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003e32:	6878      	ldr	r0, [r7, #4]
 8003e34:	f000 f9a4 	bl	8004180 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e38:	e006      	b.n	8003e48 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003e3a:	6878      	ldr	r0, [r7, #4]
 8003e3c:	f000 f9a0 	bl	8004180 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2200      	movs	r2, #0
 8003e44:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003e46:	e175      	b.n	8004134 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e48:	bf00      	nop
    return;
 8003e4a:	e173      	b.n	8004134 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	f040 814f 	bne.w	80040f4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003e56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e5a:	f003 0310 	and.w	r3, r3, #16
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	f000 8148 	beq.w	80040f4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003e64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e68:	f003 0310 	and.w	r3, r3, #16
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	f000 8141 	beq.w	80040f4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003e72:	2300      	movs	r3, #0
 8003e74:	60bb      	str	r3, [r7, #8]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	60bb      	str	r3, [r7, #8]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	60bb      	str	r3, [r7, #8]
 8003e86:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	695b      	ldr	r3, [r3, #20]
 8003e8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e92:	2b40      	cmp	r3, #64	@ 0x40
 8003e94:	f040 80b6 	bne.w	8004004 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003ea4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	f000 8145 	beq.w	8004138 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003eb2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	f080 813e 	bcs.w	8004138 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003ec2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ec8:	69db      	ldr	r3, [r3, #28]
 8003eca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ece:	f000 8088 	beq.w	8003fe2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	330c      	adds	r3, #12
 8003ed8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003edc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003ee0:	e853 3f00 	ldrex	r3, [r3]
 8003ee4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003ee8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003eec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003ef0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	330c      	adds	r3, #12
 8003efa:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003efe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003f02:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f06:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003f0a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003f0e:	e841 2300 	strex	r3, r2, [r1]
 8003f12:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003f16:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d1d9      	bne.n	8003ed2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	3314      	adds	r3, #20
 8003f24:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f26:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003f28:	e853 3f00 	ldrex	r3, [r3]
 8003f2c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003f2e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003f30:	f023 0301 	bic.w	r3, r3, #1
 8003f34:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	3314      	adds	r3, #20
 8003f3e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003f42:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003f46:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f48:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003f4a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003f4e:	e841 2300 	strex	r3, r2, [r1]
 8003f52:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003f54:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d1e1      	bne.n	8003f1e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	3314      	adds	r3, #20
 8003f60:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f62:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003f64:	e853 3f00 	ldrex	r3, [r3]
 8003f68:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003f6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003f6c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003f70:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	3314      	adds	r3, #20
 8003f7a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003f7e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003f80:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f82:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003f84:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003f86:	e841 2300 	strex	r3, r2, [r1]
 8003f8a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003f8c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d1e3      	bne.n	8003f5a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2220      	movs	r2, #32
 8003f96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	330c      	adds	r3, #12
 8003fa6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fa8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003faa:	e853 3f00 	ldrex	r3, [r3]
 8003fae:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003fb0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003fb2:	f023 0310 	bic.w	r3, r3, #16
 8003fb6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	330c      	adds	r3, #12
 8003fc0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003fc4:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003fc6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fc8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003fca:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003fcc:	e841 2300 	strex	r3, r2, [r1]
 8003fd0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003fd2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d1e3      	bne.n	8003fa0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fdc:	4618      	mov	r0, r3
 8003fde:	f7fd fe4f 	bl	8001c80 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2202      	movs	r2, #2
 8003fe6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	1ad3      	subs	r3, r2, r3
 8003ff4:	b29b      	uxth	r3, r3
 8003ff6:	4619      	mov	r1, r3
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	f000 f8cb 	bl	8004194 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003ffe:	e09b      	b.n	8004138 <HAL_UART_IRQHandler+0x518>
 8004000:	0800475b 	.word	0x0800475b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800400c:	b29b      	uxth	r3, r3
 800400e:	1ad3      	subs	r3, r2, r3
 8004010:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004018:	b29b      	uxth	r3, r3
 800401a:	2b00      	cmp	r3, #0
 800401c:	f000 808e 	beq.w	800413c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004020:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004024:	2b00      	cmp	r3, #0
 8004026:	f000 8089 	beq.w	800413c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	330c      	adds	r3, #12
 8004030:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004032:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004034:	e853 3f00 	ldrex	r3, [r3]
 8004038:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800403a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800403c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004040:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	330c      	adds	r3, #12
 800404a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800404e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004050:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004052:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004054:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004056:	e841 2300 	strex	r3, r2, [r1]
 800405a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800405c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800405e:	2b00      	cmp	r3, #0
 8004060:	d1e3      	bne.n	800402a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	3314      	adds	r3, #20
 8004068:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800406a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800406c:	e853 3f00 	ldrex	r3, [r3]
 8004070:	623b      	str	r3, [r7, #32]
   return(result);
 8004072:	6a3b      	ldr	r3, [r7, #32]
 8004074:	f023 0301 	bic.w	r3, r3, #1
 8004078:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	3314      	adds	r3, #20
 8004082:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004086:	633a      	str	r2, [r7, #48]	@ 0x30
 8004088:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800408a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800408c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800408e:	e841 2300 	strex	r3, r2, [r1]
 8004092:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004096:	2b00      	cmp	r3, #0
 8004098:	d1e3      	bne.n	8004062 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2220      	movs	r2, #32
 800409e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2200      	movs	r2, #0
 80040a6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	330c      	adds	r3, #12
 80040ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	e853 3f00 	ldrex	r3, [r3]
 80040b6:	60fb      	str	r3, [r7, #12]
   return(result);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	f023 0310 	bic.w	r3, r3, #16
 80040be:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	330c      	adds	r3, #12
 80040c8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80040cc:	61fa      	str	r2, [r7, #28]
 80040ce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040d0:	69b9      	ldr	r1, [r7, #24]
 80040d2:	69fa      	ldr	r2, [r7, #28]
 80040d4:	e841 2300 	strex	r3, r2, [r1]
 80040d8:	617b      	str	r3, [r7, #20]
   return(result);
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d1e3      	bne.n	80040a8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2202      	movs	r2, #2
 80040e4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80040e6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80040ea:	4619      	mov	r1, r3
 80040ec:	6878      	ldr	r0, [r7, #4]
 80040ee:	f000 f851 	bl	8004194 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80040f2:	e023      	b.n	800413c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80040f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d009      	beq.n	8004114 <HAL_UART_IRQHandler+0x4f4>
 8004100:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004104:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004108:	2b00      	cmp	r3, #0
 800410a:	d003      	beq.n	8004114 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800410c:	6878      	ldr	r0, [r7, #4]
 800410e:	f000 fb38 	bl	8004782 <UART_Transmit_IT>
    return;
 8004112:	e014      	b.n	800413e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004114:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004118:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800411c:	2b00      	cmp	r3, #0
 800411e:	d00e      	beq.n	800413e <HAL_UART_IRQHandler+0x51e>
 8004120:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004124:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004128:	2b00      	cmp	r3, #0
 800412a:	d008      	beq.n	800413e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800412c:	6878      	ldr	r0, [r7, #4]
 800412e:	f000 fb78 	bl	8004822 <UART_EndTransmit_IT>
    return;
 8004132:	e004      	b.n	800413e <HAL_UART_IRQHandler+0x51e>
    return;
 8004134:	bf00      	nop
 8004136:	e002      	b.n	800413e <HAL_UART_IRQHandler+0x51e>
      return;
 8004138:	bf00      	nop
 800413a:	e000      	b.n	800413e <HAL_UART_IRQHandler+0x51e>
      return;
 800413c:	bf00      	nop
  }
}
 800413e:	37e8      	adds	r7, #232	@ 0xe8
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}

08004144 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004144:	b480      	push	{r7}
 8004146:	b083      	sub	sp, #12
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800414c:	bf00      	nop
 800414e:	370c      	adds	r7, #12
 8004150:	46bd      	mov	sp, r7
 8004152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004156:	4770      	bx	lr

08004158 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004158:	b480      	push	{r7}
 800415a:	b083      	sub	sp, #12
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004160:	bf00      	nop
 8004162:	370c      	adds	r7, #12
 8004164:	46bd      	mov	sp, r7
 8004166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416a:	4770      	bx	lr

0800416c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800416c:	b480      	push	{r7}
 800416e:	b083      	sub	sp, #12
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004174:	bf00      	nop
 8004176:	370c      	adds	r7, #12
 8004178:	46bd      	mov	sp, r7
 800417a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417e:	4770      	bx	lr

08004180 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004180:	b480      	push	{r7}
 8004182:	b083      	sub	sp, #12
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004188:	bf00      	nop
 800418a:	370c      	adds	r7, #12
 800418c:	46bd      	mov	sp, r7
 800418e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004192:	4770      	bx	lr

08004194 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004194:	b480      	push	{r7}
 8004196:	b083      	sub	sp, #12
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
 800419c:	460b      	mov	r3, r1
 800419e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80041a0:	bf00      	nop
 80041a2:	370c      	adds	r7, #12
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr

080041ac <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b090      	sub	sp, #64	@ 0x40
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d137      	bne.n	8004238 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80041c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041ca:	2200      	movs	r2, #0
 80041cc:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80041ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	3314      	adds	r3, #20
 80041d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041d8:	e853 3f00 	ldrex	r3, [r3]
 80041dc:	623b      	str	r3, [r7, #32]
   return(result);
 80041de:	6a3b      	ldr	r3, [r7, #32]
 80041e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80041e4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80041e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	3314      	adds	r3, #20
 80041ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80041ee:	633a      	str	r2, [r7, #48]	@ 0x30
 80041f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80041f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80041f6:	e841 2300 	strex	r3, r2, [r1]
 80041fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80041fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d1e5      	bne.n	80041ce <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004202:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	330c      	adds	r3, #12
 8004208:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	e853 3f00 	ldrex	r3, [r3]
 8004210:	60fb      	str	r3, [r7, #12]
   return(result);
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004218:	637b      	str	r3, [r7, #52]	@ 0x34
 800421a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	330c      	adds	r3, #12
 8004220:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004222:	61fa      	str	r2, [r7, #28]
 8004224:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004226:	69b9      	ldr	r1, [r7, #24]
 8004228:	69fa      	ldr	r2, [r7, #28]
 800422a:	e841 2300 	strex	r3, r2, [r1]
 800422e:	617b      	str	r3, [r7, #20]
   return(result);
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d1e5      	bne.n	8004202 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004236:	e002      	b.n	800423e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8004238:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800423a:	f7ff ff83 	bl	8004144 <HAL_UART_TxCpltCallback>
}
 800423e:	bf00      	nop
 8004240:	3740      	adds	r7, #64	@ 0x40
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}

08004246 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004246:	b580      	push	{r7, lr}
 8004248:	b084      	sub	sp, #16
 800424a:	af00      	add	r7, sp, #0
 800424c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004252:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004254:	68f8      	ldr	r0, [r7, #12]
 8004256:	f7ff ff7f 	bl	8004158 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800425a:	bf00      	nop
 800425c:	3710      	adds	r7, #16
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}

08004262 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004262:	b580      	push	{r7, lr}
 8004264:	b09c      	sub	sp, #112	@ 0x70
 8004266:	af00      	add	r7, sp, #0
 8004268:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800426e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800427a:	2b00      	cmp	r3, #0
 800427c:	d172      	bne.n	8004364 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800427e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004280:	2200      	movs	r2, #0
 8004282:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004284:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	330c      	adds	r3, #12
 800428a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800428c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800428e:	e853 3f00 	ldrex	r3, [r3]
 8004292:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004294:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004296:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800429a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800429c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	330c      	adds	r3, #12
 80042a2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80042a4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80042a6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042a8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80042aa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80042ac:	e841 2300 	strex	r3, r2, [r1]
 80042b0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80042b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d1e5      	bne.n	8004284 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	3314      	adds	r3, #20
 80042be:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042c2:	e853 3f00 	ldrex	r3, [r3]
 80042c6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80042c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042ca:	f023 0301 	bic.w	r3, r3, #1
 80042ce:	667b      	str	r3, [r7, #100]	@ 0x64
 80042d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	3314      	adds	r3, #20
 80042d6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80042d8:	647a      	str	r2, [r7, #68]	@ 0x44
 80042da:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80042de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80042e0:	e841 2300 	strex	r3, r2, [r1]
 80042e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80042e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d1e5      	bne.n	80042b8 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	3314      	adds	r3, #20
 80042f2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042f6:	e853 3f00 	ldrex	r3, [r3]
 80042fa:	623b      	str	r3, [r7, #32]
   return(result);
 80042fc:	6a3b      	ldr	r3, [r7, #32]
 80042fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004302:	663b      	str	r3, [r7, #96]	@ 0x60
 8004304:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	3314      	adds	r3, #20
 800430a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800430c:	633a      	str	r2, [r7, #48]	@ 0x30
 800430e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004310:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004312:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004314:	e841 2300 	strex	r3, r2, [r1]
 8004318:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800431a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800431c:	2b00      	cmp	r3, #0
 800431e:	d1e5      	bne.n	80042ec <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004320:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004322:	2220      	movs	r2, #32
 8004324:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004328:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800432a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800432c:	2b01      	cmp	r3, #1
 800432e:	d119      	bne.n	8004364 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004330:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	330c      	adds	r3, #12
 8004336:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004338:	693b      	ldr	r3, [r7, #16]
 800433a:	e853 3f00 	ldrex	r3, [r3]
 800433e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	f023 0310 	bic.w	r3, r3, #16
 8004346:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004348:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	330c      	adds	r3, #12
 800434e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004350:	61fa      	str	r2, [r7, #28]
 8004352:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004354:	69b9      	ldr	r1, [r7, #24]
 8004356:	69fa      	ldr	r2, [r7, #28]
 8004358:	e841 2300 	strex	r3, r2, [r1]
 800435c:	617b      	str	r3, [r7, #20]
   return(result);
 800435e:	697b      	ldr	r3, [r7, #20]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d1e5      	bne.n	8004330 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004364:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004366:	2200      	movs	r2, #0
 8004368:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800436a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800436c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800436e:	2b01      	cmp	r3, #1
 8004370:	d106      	bne.n	8004380 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004372:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004374:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004376:	4619      	mov	r1, r3
 8004378:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800437a:	f7ff ff0b 	bl	8004194 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800437e:	e002      	b.n	8004386 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8004380:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004382:	f7fc ff01 	bl	8001188 <HAL_UART_RxCpltCallback>
}
 8004386:	bf00      	nop
 8004388:	3770      	adds	r7, #112	@ 0x70
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}

0800438e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800438e:	b580      	push	{r7, lr}
 8004390:	b084      	sub	sp, #16
 8004392:	af00      	add	r7, sp, #0
 8004394:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800439a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2201      	movs	r2, #1
 80043a0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d108      	bne.n	80043bc <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80043ae:	085b      	lsrs	r3, r3, #1
 80043b0:	b29b      	uxth	r3, r3
 80043b2:	4619      	mov	r1, r3
 80043b4:	68f8      	ldr	r0, [r7, #12]
 80043b6:	f7ff feed 	bl	8004194 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80043ba:	e002      	b.n	80043c2 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80043bc:	68f8      	ldr	r0, [r7, #12]
 80043be:	f7ff fed5 	bl	800416c <HAL_UART_RxHalfCpltCallback>
}
 80043c2:	bf00      	nop
 80043c4:	3710      	adds	r7, #16
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}

080043ca <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80043ca:	b580      	push	{r7, lr}
 80043cc:	b084      	sub	sp, #16
 80043ce:	af00      	add	r7, sp, #0
 80043d0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80043d2:	2300      	movs	r3, #0
 80043d4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043da:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	695b      	ldr	r3, [r3, #20]
 80043e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043e6:	2b80      	cmp	r3, #128	@ 0x80
 80043e8:	bf0c      	ite	eq
 80043ea:	2301      	moveq	r3, #1
 80043ec:	2300      	movne	r3, #0
 80043ee:	b2db      	uxtb	r3, r3
 80043f0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043f8:	b2db      	uxtb	r3, r3
 80043fa:	2b21      	cmp	r3, #33	@ 0x21
 80043fc:	d108      	bne.n	8004410 <UART_DMAError+0x46>
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d005      	beq.n	8004410 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	2200      	movs	r2, #0
 8004408:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800440a:	68b8      	ldr	r0, [r7, #8]
 800440c:	f000 f91a 	bl	8004644 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	695b      	ldr	r3, [r3, #20]
 8004416:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800441a:	2b40      	cmp	r3, #64	@ 0x40
 800441c:	bf0c      	ite	eq
 800441e:	2301      	moveq	r3, #1
 8004420:	2300      	movne	r3, #0
 8004422:	b2db      	uxtb	r3, r3
 8004424:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800442c:	b2db      	uxtb	r3, r3
 800442e:	2b22      	cmp	r3, #34	@ 0x22
 8004430:	d108      	bne.n	8004444 <UART_DMAError+0x7a>
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d005      	beq.n	8004444 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	2200      	movs	r2, #0
 800443c:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800443e:	68b8      	ldr	r0, [r7, #8]
 8004440:	f000 f928 	bl	8004694 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004448:	f043 0210 	orr.w	r2, r3, #16
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004450:	68b8      	ldr	r0, [r7, #8]
 8004452:	f7ff fe95 	bl	8004180 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004456:	bf00      	nop
 8004458:	3710      	adds	r7, #16
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}

0800445e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800445e:	b580      	push	{r7, lr}
 8004460:	b086      	sub	sp, #24
 8004462:	af00      	add	r7, sp, #0
 8004464:	60f8      	str	r0, [r7, #12]
 8004466:	60b9      	str	r1, [r7, #8]
 8004468:	603b      	str	r3, [r7, #0]
 800446a:	4613      	mov	r3, r2
 800446c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800446e:	e03b      	b.n	80044e8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004470:	6a3b      	ldr	r3, [r7, #32]
 8004472:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004476:	d037      	beq.n	80044e8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004478:	f7fd f9ae 	bl	80017d8 <HAL_GetTick>
 800447c:	4602      	mov	r2, r0
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	1ad3      	subs	r3, r2, r3
 8004482:	6a3a      	ldr	r2, [r7, #32]
 8004484:	429a      	cmp	r2, r3
 8004486:	d302      	bcc.n	800448e <UART_WaitOnFlagUntilTimeout+0x30>
 8004488:	6a3b      	ldr	r3, [r7, #32]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d101      	bne.n	8004492 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800448e:	2303      	movs	r3, #3
 8004490:	e03a      	b.n	8004508 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	68db      	ldr	r3, [r3, #12]
 8004498:	f003 0304 	and.w	r3, r3, #4
 800449c:	2b00      	cmp	r3, #0
 800449e:	d023      	beq.n	80044e8 <UART_WaitOnFlagUntilTimeout+0x8a>
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	2b80      	cmp	r3, #128	@ 0x80
 80044a4:	d020      	beq.n	80044e8 <UART_WaitOnFlagUntilTimeout+0x8a>
 80044a6:	68bb      	ldr	r3, [r7, #8]
 80044a8:	2b40      	cmp	r3, #64	@ 0x40
 80044aa:	d01d      	beq.n	80044e8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f003 0308 	and.w	r3, r3, #8
 80044b6:	2b08      	cmp	r3, #8
 80044b8:	d116      	bne.n	80044e8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80044ba:	2300      	movs	r3, #0
 80044bc:	617b      	str	r3, [r7, #20]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	617b      	str	r3, [r7, #20]
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	617b      	str	r3, [r7, #20]
 80044ce:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80044d0:	68f8      	ldr	r0, [r7, #12]
 80044d2:	f000 f8df 	bl	8004694 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2208      	movs	r2, #8
 80044da:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2200      	movs	r2, #0
 80044e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80044e4:	2301      	movs	r3, #1
 80044e6:	e00f      	b.n	8004508 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	681a      	ldr	r2, [r3, #0]
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	4013      	ands	r3, r2
 80044f2:	68ba      	ldr	r2, [r7, #8]
 80044f4:	429a      	cmp	r2, r3
 80044f6:	bf0c      	ite	eq
 80044f8:	2301      	moveq	r3, #1
 80044fa:	2300      	movne	r3, #0
 80044fc:	b2db      	uxtb	r3, r3
 80044fe:	461a      	mov	r2, r3
 8004500:	79fb      	ldrb	r3, [r7, #7]
 8004502:	429a      	cmp	r2, r3
 8004504:	d0b4      	beq.n	8004470 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004506:	2300      	movs	r3, #0
}
 8004508:	4618      	mov	r0, r3
 800450a:	3718      	adds	r7, #24
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}

08004510 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b098      	sub	sp, #96	@ 0x60
 8004514:	af00      	add	r7, sp, #0
 8004516:	60f8      	str	r0, [r7, #12]
 8004518:	60b9      	str	r1, [r7, #8]
 800451a:	4613      	mov	r3, r2
 800451c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800451e:	68ba      	ldr	r2, [r7, #8]
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	88fa      	ldrh	r2, [r7, #6]
 8004528:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2200      	movs	r2, #0
 800452e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2222      	movs	r2, #34	@ 0x22
 8004534:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800453c:	4a3e      	ldr	r2, [pc, #248]	@ (8004638 <UART_Start_Receive_DMA+0x128>)
 800453e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004544:	4a3d      	ldr	r2, [pc, #244]	@ (800463c <UART_Start_Receive_DMA+0x12c>)
 8004546:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800454c:	4a3c      	ldr	r2, [pc, #240]	@ (8004640 <UART_Start_Receive_DMA+0x130>)
 800454e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004554:	2200      	movs	r2, #0
 8004556:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004558:	f107 0308 	add.w	r3, r7, #8
 800455c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	3304      	adds	r3, #4
 8004568:	4619      	mov	r1, r3
 800456a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800456c:	681a      	ldr	r2, [r3, #0]
 800456e:	88fb      	ldrh	r3, [r7, #6]
 8004570:	f7fd fb2e 	bl	8001bd0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004574:	2300      	movs	r3, #0
 8004576:	613b      	str	r3, [r7, #16]
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	613b      	str	r3, [r7, #16]
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	613b      	str	r3, [r7, #16]
 8004588:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	691b      	ldr	r3, [r3, #16]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d019      	beq.n	80045c6 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	330c      	adds	r3, #12
 8004598:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800459a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800459c:	e853 3f00 	ldrex	r3, [r3]
 80045a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80045a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045a8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	330c      	adds	r3, #12
 80045b0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80045b2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80045b4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045b6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80045b8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80045ba:	e841 2300 	strex	r3, r2, [r1]
 80045be:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80045c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d1e5      	bne.n	8004592 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	3314      	adds	r3, #20
 80045cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045d0:	e853 3f00 	ldrex	r3, [r3]
 80045d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80045d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045d8:	f043 0301 	orr.w	r3, r3, #1
 80045dc:	657b      	str	r3, [r7, #84]	@ 0x54
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	3314      	adds	r3, #20
 80045e4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80045e6:	63ba      	str	r2, [r7, #56]	@ 0x38
 80045e8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045ea:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80045ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80045ee:	e841 2300 	strex	r3, r2, [r1]
 80045f2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80045f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d1e5      	bne.n	80045c6 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	3314      	adds	r3, #20
 8004600:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004602:	69bb      	ldr	r3, [r7, #24]
 8004604:	e853 3f00 	ldrex	r3, [r3]
 8004608:	617b      	str	r3, [r7, #20]
   return(result);
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004610:	653b      	str	r3, [r7, #80]	@ 0x50
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	3314      	adds	r3, #20
 8004618:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800461a:	627a      	str	r2, [r7, #36]	@ 0x24
 800461c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800461e:	6a39      	ldr	r1, [r7, #32]
 8004620:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004622:	e841 2300 	strex	r3, r2, [r1]
 8004626:	61fb      	str	r3, [r7, #28]
   return(result);
 8004628:	69fb      	ldr	r3, [r7, #28]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d1e5      	bne.n	80045fa <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800462e:	2300      	movs	r3, #0
}
 8004630:	4618      	mov	r0, r3
 8004632:	3760      	adds	r7, #96	@ 0x60
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}
 8004638:	08004263 	.word	0x08004263
 800463c:	0800438f 	.word	0x0800438f
 8004640:	080043cb 	.word	0x080043cb

08004644 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004644:	b480      	push	{r7}
 8004646:	b089      	sub	sp, #36	@ 0x24
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	330c      	adds	r3, #12
 8004652:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	e853 3f00 	ldrex	r3, [r3]
 800465a:	60bb      	str	r3, [r7, #8]
   return(result);
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004662:	61fb      	str	r3, [r7, #28]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	330c      	adds	r3, #12
 800466a:	69fa      	ldr	r2, [r7, #28]
 800466c:	61ba      	str	r2, [r7, #24]
 800466e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004670:	6979      	ldr	r1, [r7, #20]
 8004672:	69ba      	ldr	r2, [r7, #24]
 8004674:	e841 2300 	strex	r3, r2, [r1]
 8004678:	613b      	str	r3, [r7, #16]
   return(result);
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d1e5      	bne.n	800464c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2220      	movs	r2, #32
 8004684:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8004688:	bf00      	nop
 800468a:	3724      	adds	r7, #36	@ 0x24
 800468c:	46bd      	mov	sp, r7
 800468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004692:	4770      	bx	lr

08004694 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004694:	b480      	push	{r7}
 8004696:	b095      	sub	sp, #84	@ 0x54
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	330c      	adds	r3, #12
 80046a2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046a6:	e853 3f00 	ldrex	r3, [r3]
 80046aa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80046ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80046b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	330c      	adds	r3, #12
 80046ba:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80046bc:	643a      	str	r2, [r7, #64]	@ 0x40
 80046be:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046c0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80046c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80046c4:	e841 2300 	strex	r3, r2, [r1]
 80046c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80046ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d1e5      	bne.n	800469c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	3314      	adds	r3, #20
 80046d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046d8:	6a3b      	ldr	r3, [r7, #32]
 80046da:	e853 3f00 	ldrex	r3, [r3]
 80046de:	61fb      	str	r3, [r7, #28]
   return(result);
 80046e0:	69fb      	ldr	r3, [r7, #28]
 80046e2:	f023 0301 	bic.w	r3, r3, #1
 80046e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	3314      	adds	r3, #20
 80046ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80046f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80046f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80046f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046f8:	e841 2300 	strex	r3, r2, [r1]
 80046fc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80046fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004700:	2b00      	cmp	r3, #0
 8004702:	d1e5      	bne.n	80046d0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004708:	2b01      	cmp	r3, #1
 800470a:	d119      	bne.n	8004740 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	330c      	adds	r3, #12
 8004712:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	e853 3f00 	ldrex	r3, [r3]
 800471a:	60bb      	str	r3, [r7, #8]
   return(result);
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	f023 0310 	bic.w	r3, r3, #16
 8004722:	647b      	str	r3, [r7, #68]	@ 0x44
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	330c      	adds	r3, #12
 800472a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800472c:	61ba      	str	r2, [r7, #24]
 800472e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004730:	6979      	ldr	r1, [r7, #20]
 8004732:	69ba      	ldr	r2, [r7, #24]
 8004734:	e841 2300 	strex	r3, r2, [r1]
 8004738:	613b      	str	r3, [r7, #16]
   return(result);
 800473a:	693b      	ldr	r3, [r7, #16]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d1e5      	bne.n	800470c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2220      	movs	r2, #32
 8004744:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2200      	movs	r2, #0
 800474c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800474e:	bf00      	nop
 8004750:	3754      	adds	r7, #84	@ 0x54
 8004752:	46bd      	mov	sp, r7
 8004754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004758:	4770      	bx	lr

0800475a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800475a:	b580      	push	{r7, lr}
 800475c:	b084      	sub	sp, #16
 800475e:	af00      	add	r7, sp, #0
 8004760:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004766:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2200      	movs	r2, #0
 800476c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	2200      	movs	r2, #0
 8004772:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004774:	68f8      	ldr	r0, [r7, #12]
 8004776:	f7ff fd03 	bl	8004180 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800477a:	bf00      	nop
 800477c:	3710      	adds	r7, #16
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}

08004782 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004782:	b480      	push	{r7}
 8004784:	b085      	sub	sp, #20
 8004786:	af00      	add	r7, sp, #0
 8004788:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004790:	b2db      	uxtb	r3, r3
 8004792:	2b21      	cmp	r3, #33	@ 0x21
 8004794:	d13e      	bne.n	8004814 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800479e:	d114      	bne.n	80047ca <UART_Transmit_IT+0x48>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	691b      	ldr	r3, [r3, #16]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d110      	bne.n	80047ca <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6a1b      	ldr	r3, [r3, #32]
 80047ac:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	881b      	ldrh	r3, [r3, #0]
 80047b2:	461a      	mov	r2, r3
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80047bc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6a1b      	ldr	r3, [r3, #32]
 80047c2:	1c9a      	adds	r2, r3, #2
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	621a      	str	r2, [r3, #32]
 80047c8:	e008      	b.n	80047dc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6a1b      	ldr	r3, [r3, #32]
 80047ce:	1c59      	adds	r1, r3, #1
 80047d0:	687a      	ldr	r2, [r7, #4]
 80047d2:	6211      	str	r1, [r2, #32]
 80047d4:	781a      	ldrb	r2, [r3, #0]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80047e0:	b29b      	uxth	r3, r3
 80047e2:	3b01      	subs	r3, #1
 80047e4:	b29b      	uxth	r3, r3
 80047e6:	687a      	ldr	r2, [r7, #4]
 80047e8:	4619      	mov	r1, r3
 80047ea:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d10f      	bne.n	8004810 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	68da      	ldr	r2, [r3, #12]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80047fe:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	68da      	ldr	r2, [r3, #12]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800480e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004810:	2300      	movs	r3, #0
 8004812:	e000      	b.n	8004816 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004814:	2302      	movs	r3, #2
  }
}
 8004816:	4618      	mov	r0, r3
 8004818:	3714      	adds	r7, #20
 800481a:	46bd      	mov	sp, r7
 800481c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004820:	4770      	bx	lr

08004822 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004822:	b580      	push	{r7, lr}
 8004824:	b082      	sub	sp, #8
 8004826:	af00      	add	r7, sp, #0
 8004828:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	68da      	ldr	r2, [r3, #12]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004838:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2220      	movs	r2, #32
 800483e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	f7ff fc7e 	bl	8004144 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004848:	2300      	movs	r3, #0
}
 800484a:	4618      	mov	r0, r3
 800484c:	3708      	adds	r7, #8
 800484e:	46bd      	mov	sp, r7
 8004850:	bd80      	pop	{r7, pc}

08004852 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004852:	b580      	push	{r7, lr}
 8004854:	b08c      	sub	sp, #48	@ 0x30
 8004856:	af00      	add	r7, sp, #0
 8004858:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004860:	b2db      	uxtb	r3, r3
 8004862:	2b22      	cmp	r3, #34	@ 0x22
 8004864:	f040 80ae 	bne.w	80049c4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004870:	d117      	bne.n	80048a2 <UART_Receive_IT+0x50>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	691b      	ldr	r3, [r3, #16]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d113      	bne.n	80048a2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800487a:	2300      	movs	r3, #0
 800487c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004882:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	b29b      	uxth	r3, r3
 800488c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004890:	b29a      	uxth	r2, r3
 8004892:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004894:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800489a:	1c9a      	adds	r2, r3, #2
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	629a      	str	r2, [r3, #40]	@ 0x28
 80048a0:	e026      	b.n	80048f0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80048a8:	2300      	movs	r3, #0
 80048aa:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	689b      	ldr	r3, [r3, #8]
 80048b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048b4:	d007      	beq.n	80048c6 <UART_Receive_IT+0x74>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d10a      	bne.n	80048d4 <UART_Receive_IT+0x82>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	691b      	ldr	r3, [r3, #16]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d106      	bne.n	80048d4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	b2da      	uxtb	r2, r3
 80048ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048d0:	701a      	strb	r2, [r3, #0]
 80048d2:	e008      	b.n	80048e6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	b2db      	uxtb	r3, r3
 80048dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80048e0:	b2da      	uxtb	r2, r3
 80048e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048e4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048ea:	1c5a      	adds	r2, r3, #1
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80048f4:	b29b      	uxth	r3, r3
 80048f6:	3b01      	subs	r3, #1
 80048f8:	b29b      	uxth	r3, r3
 80048fa:	687a      	ldr	r2, [r7, #4]
 80048fc:	4619      	mov	r1, r3
 80048fe:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004900:	2b00      	cmp	r3, #0
 8004902:	d15d      	bne.n	80049c0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	68da      	ldr	r2, [r3, #12]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f022 0220 	bic.w	r2, r2, #32
 8004912:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	68da      	ldr	r2, [r3, #12]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004922:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	695a      	ldr	r2, [r3, #20]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f022 0201 	bic.w	r2, r2, #1
 8004932:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2220      	movs	r2, #32
 8004938:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2200      	movs	r2, #0
 8004940:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004946:	2b01      	cmp	r3, #1
 8004948:	d135      	bne.n	80049b6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2200      	movs	r2, #0
 800494e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	330c      	adds	r3, #12
 8004956:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	e853 3f00 	ldrex	r3, [r3]
 800495e:	613b      	str	r3, [r7, #16]
   return(result);
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	f023 0310 	bic.w	r3, r3, #16
 8004966:	627b      	str	r3, [r7, #36]	@ 0x24
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	330c      	adds	r3, #12
 800496e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004970:	623a      	str	r2, [r7, #32]
 8004972:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004974:	69f9      	ldr	r1, [r7, #28]
 8004976:	6a3a      	ldr	r2, [r7, #32]
 8004978:	e841 2300 	strex	r3, r2, [r1]
 800497c:	61bb      	str	r3, [r7, #24]
   return(result);
 800497e:	69bb      	ldr	r3, [r7, #24]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d1e5      	bne.n	8004950 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f003 0310 	and.w	r3, r3, #16
 800498e:	2b10      	cmp	r3, #16
 8004990:	d10a      	bne.n	80049a8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004992:	2300      	movs	r3, #0
 8004994:	60fb      	str	r3, [r7, #12]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	60fb      	str	r3, [r7, #12]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	60fb      	str	r3, [r7, #12]
 80049a6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80049ac:	4619      	mov	r1, r3
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	f7ff fbf0 	bl	8004194 <HAL_UARTEx_RxEventCallback>
 80049b4:	e002      	b.n	80049bc <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80049b6:	6878      	ldr	r0, [r7, #4]
 80049b8:	f7fc fbe6 	bl	8001188 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80049bc:	2300      	movs	r3, #0
 80049be:	e002      	b.n	80049c6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80049c0:	2300      	movs	r3, #0
 80049c2:	e000      	b.n	80049c6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80049c4:	2302      	movs	r3, #2
  }
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	3730      	adds	r7, #48	@ 0x30
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}
	...

080049d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049d4:	b0c0      	sub	sp, #256	@ 0x100
 80049d6:	af00      	add	r7, sp, #0
 80049d8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80049dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	691b      	ldr	r3, [r3, #16]
 80049e4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80049e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049ec:	68d9      	ldr	r1, [r3, #12]
 80049ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049f2:	681a      	ldr	r2, [r3, #0]
 80049f4:	ea40 0301 	orr.w	r3, r0, r1
 80049f8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80049fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049fe:	689a      	ldr	r2, [r3, #8]
 8004a00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a04:	691b      	ldr	r3, [r3, #16]
 8004a06:	431a      	orrs	r2, r3
 8004a08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a0c:	695b      	ldr	r3, [r3, #20]
 8004a0e:	431a      	orrs	r2, r3
 8004a10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a14:	69db      	ldr	r3, [r3, #28]
 8004a16:	4313      	orrs	r3, r2
 8004a18:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004a1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	68db      	ldr	r3, [r3, #12]
 8004a24:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004a28:	f021 010c 	bic.w	r1, r1, #12
 8004a2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a30:	681a      	ldr	r2, [r3, #0]
 8004a32:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004a36:	430b      	orrs	r3, r1
 8004a38:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004a3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	695b      	ldr	r3, [r3, #20]
 8004a42:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004a46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a4a:	6999      	ldr	r1, [r3, #24]
 8004a4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a50:	681a      	ldr	r2, [r3, #0]
 8004a52:	ea40 0301 	orr.w	r3, r0, r1
 8004a56:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004a58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a5c:	681a      	ldr	r2, [r3, #0]
 8004a5e:	4b8f      	ldr	r3, [pc, #572]	@ (8004c9c <UART_SetConfig+0x2cc>)
 8004a60:	429a      	cmp	r2, r3
 8004a62:	d005      	beq.n	8004a70 <UART_SetConfig+0xa0>
 8004a64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a68:	681a      	ldr	r2, [r3, #0]
 8004a6a:	4b8d      	ldr	r3, [pc, #564]	@ (8004ca0 <UART_SetConfig+0x2d0>)
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	d104      	bne.n	8004a7a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004a70:	f7fd feb6 	bl	80027e0 <HAL_RCC_GetPCLK2Freq>
 8004a74:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004a78:	e003      	b.n	8004a82 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004a7a:	f7fd fe9d 	bl	80027b8 <HAL_RCC_GetPCLK1Freq>
 8004a7e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a86:	69db      	ldr	r3, [r3, #28]
 8004a88:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a8c:	f040 810c 	bne.w	8004ca8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004a90:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a94:	2200      	movs	r2, #0
 8004a96:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004a9a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004a9e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004aa2:	4622      	mov	r2, r4
 8004aa4:	462b      	mov	r3, r5
 8004aa6:	1891      	adds	r1, r2, r2
 8004aa8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004aaa:	415b      	adcs	r3, r3
 8004aac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004aae:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004ab2:	4621      	mov	r1, r4
 8004ab4:	eb12 0801 	adds.w	r8, r2, r1
 8004ab8:	4629      	mov	r1, r5
 8004aba:	eb43 0901 	adc.w	r9, r3, r1
 8004abe:	f04f 0200 	mov.w	r2, #0
 8004ac2:	f04f 0300 	mov.w	r3, #0
 8004ac6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004aca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004ace:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004ad2:	4690      	mov	r8, r2
 8004ad4:	4699      	mov	r9, r3
 8004ad6:	4623      	mov	r3, r4
 8004ad8:	eb18 0303 	adds.w	r3, r8, r3
 8004adc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004ae0:	462b      	mov	r3, r5
 8004ae2:	eb49 0303 	adc.w	r3, r9, r3
 8004ae6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004aea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	2200      	movs	r2, #0
 8004af2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004af6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004afa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004afe:	460b      	mov	r3, r1
 8004b00:	18db      	adds	r3, r3, r3
 8004b02:	653b      	str	r3, [r7, #80]	@ 0x50
 8004b04:	4613      	mov	r3, r2
 8004b06:	eb42 0303 	adc.w	r3, r2, r3
 8004b0a:	657b      	str	r3, [r7, #84]	@ 0x54
 8004b0c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004b10:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004b14:	f7fb fb7e 	bl	8000214 <__aeabi_uldivmod>
 8004b18:	4602      	mov	r2, r0
 8004b1a:	460b      	mov	r3, r1
 8004b1c:	4b61      	ldr	r3, [pc, #388]	@ (8004ca4 <UART_SetConfig+0x2d4>)
 8004b1e:	fba3 2302 	umull	r2, r3, r3, r2
 8004b22:	095b      	lsrs	r3, r3, #5
 8004b24:	011c      	lsls	r4, r3, #4
 8004b26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004b30:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004b34:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004b38:	4642      	mov	r2, r8
 8004b3a:	464b      	mov	r3, r9
 8004b3c:	1891      	adds	r1, r2, r2
 8004b3e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004b40:	415b      	adcs	r3, r3
 8004b42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b44:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004b48:	4641      	mov	r1, r8
 8004b4a:	eb12 0a01 	adds.w	sl, r2, r1
 8004b4e:	4649      	mov	r1, r9
 8004b50:	eb43 0b01 	adc.w	fp, r3, r1
 8004b54:	f04f 0200 	mov.w	r2, #0
 8004b58:	f04f 0300 	mov.w	r3, #0
 8004b5c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004b60:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004b64:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004b68:	4692      	mov	sl, r2
 8004b6a:	469b      	mov	fp, r3
 8004b6c:	4643      	mov	r3, r8
 8004b6e:	eb1a 0303 	adds.w	r3, sl, r3
 8004b72:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004b76:	464b      	mov	r3, r9
 8004b78:	eb4b 0303 	adc.w	r3, fp, r3
 8004b7c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004b80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	2200      	movs	r2, #0
 8004b88:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004b8c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004b90:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004b94:	460b      	mov	r3, r1
 8004b96:	18db      	adds	r3, r3, r3
 8004b98:	643b      	str	r3, [r7, #64]	@ 0x40
 8004b9a:	4613      	mov	r3, r2
 8004b9c:	eb42 0303 	adc.w	r3, r2, r3
 8004ba0:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ba2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004ba6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004baa:	f7fb fb33 	bl	8000214 <__aeabi_uldivmod>
 8004bae:	4602      	mov	r2, r0
 8004bb0:	460b      	mov	r3, r1
 8004bb2:	4611      	mov	r1, r2
 8004bb4:	4b3b      	ldr	r3, [pc, #236]	@ (8004ca4 <UART_SetConfig+0x2d4>)
 8004bb6:	fba3 2301 	umull	r2, r3, r3, r1
 8004bba:	095b      	lsrs	r3, r3, #5
 8004bbc:	2264      	movs	r2, #100	@ 0x64
 8004bbe:	fb02 f303 	mul.w	r3, r2, r3
 8004bc2:	1acb      	subs	r3, r1, r3
 8004bc4:	00db      	lsls	r3, r3, #3
 8004bc6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004bca:	4b36      	ldr	r3, [pc, #216]	@ (8004ca4 <UART_SetConfig+0x2d4>)
 8004bcc:	fba3 2302 	umull	r2, r3, r3, r2
 8004bd0:	095b      	lsrs	r3, r3, #5
 8004bd2:	005b      	lsls	r3, r3, #1
 8004bd4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004bd8:	441c      	add	r4, r3
 8004bda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004bde:	2200      	movs	r2, #0
 8004be0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004be4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004be8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004bec:	4642      	mov	r2, r8
 8004bee:	464b      	mov	r3, r9
 8004bf0:	1891      	adds	r1, r2, r2
 8004bf2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004bf4:	415b      	adcs	r3, r3
 8004bf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004bf8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004bfc:	4641      	mov	r1, r8
 8004bfe:	1851      	adds	r1, r2, r1
 8004c00:	6339      	str	r1, [r7, #48]	@ 0x30
 8004c02:	4649      	mov	r1, r9
 8004c04:	414b      	adcs	r3, r1
 8004c06:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c08:	f04f 0200 	mov.w	r2, #0
 8004c0c:	f04f 0300 	mov.w	r3, #0
 8004c10:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004c14:	4659      	mov	r1, fp
 8004c16:	00cb      	lsls	r3, r1, #3
 8004c18:	4651      	mov	r1, sl
 8004c1a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c1e:	4651      	mov	r1, sl
 8004c20:	00ca      	lsls	r2, r1, #3
 8004c22:	4610      	mov	r0, r2
 8004c24:	4619      	mov	r1, r3
 8004c26:	4603      	mov	r3, r0
 8004c28:	4642      	mov	r2, r8
 8004c2a:	189b      	adds	r3, r3, r2
 8004c2c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004c30:	464b      	mov	r3, r9
 8004c32:	460a      	mov	r2, r1
 8004c34:	eb42 0303 	adc.w	r3, r2, r3
 8004c38:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004c48:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004c4c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004c50:	460b      	mov	r3, r1
 8004c52:	18db      	adds	r3, r3, r3
 8004c54:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c56:	4613      	mov	r3, r2
 8004c58:	eb42 0303 	adc.w	r3, r2, r3
 8004c5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c5e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004c62:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004c66:	f7fb fad5 	bl	8000214 <__aeabi_uldivmod>
 8004c6a:	4602      	mov	r2, r0
 8004c6c:	460b      	mov	r3, r1
 8004c6e:	4b0d      	ldr	r3, [pc, #52]	@ (8004ca4 <UART_SetConfig+0x2d4>)
 8004c70:	fba3 1302 	umull	r1, r3, r3, r2
 8004c74:	095b      	lsrs	r3, r3, #5
 8004c76:	2164      	movs	r1, #100	@ 0x64
 8004c78:	fb01 f303 	mul.w	r3, r1, r3
 8004c7c:	1ad3      	subs	r3, r2, r3
 8004c7e:	00db      	lsls	r3, r3, #3
 8004c80:	3332      	adds	r3, #50	@ 0x32
 8004c82:	4a08      	ldr	r2, [pc, #32]	@ (8004ca4 <UART_SetConfig+0x2d4>)
 8004c84:	fba2 2303 	umull	r2, r3, r2, r3
 8004c88:	095b      	lsrs	r3, r3, #5
 8004c8a:	f003 0207 	and.w	r2, r3, #7
 8004c8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4422      	add	r2, r4
 8004c96:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004c98:	e106      	b.n	8004ea8 <UART_SetConfig+0x4d8>
 8004c9a:	bf00      	nop
 8004c9c:	40011000 	.word	0x40011000
 8004ca0:	40011400 	.word	0x40011400
 8004ca4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004ca8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004cac:	2200      	movs	r2, #0
 8004cae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004cb2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004cb6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004cba:	4642      	mov	r2, r8
 8004cbc:	464b      	mov	r3, r9
 8004cbe:	1891      	adds	r1, r2, r2
 8004cc0:	6239      	str	r1, [r7, #32]
 8004cc2:	415b      	adcs	r3, r3
 8004cc4:	627b      	str	r3, [r7, #36]	@ 0x24
 8004cc6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004cca:	4641      	mov	r1, r8
 8004ccc:	1854      	adds	r4, r2, r1
 8004cce:	4649      	mov	r1, r9
 8004cd0:	eb43 0501 	adc.w	r5, r3, r1
 8004cd4:	f04f 0200 	mov.w	r2, #0
 8004cd8:	f04f 0300 	mov.w	r3, #0
 8004cdc:	00eb      	lsls	r3, r5, #3
 8004cde:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004ce2:	00e2      	lsls	r2, r4, #3
 8004ce4:	4614      	mov	r4, r2
 8004ce6:	461d      	mov	r5, r3
 8004ce8:	4643      	mov	r3, r8
 8004cea:	18e3      	adds	r3, r4, r3
 8004cec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004cf0:	464b      	mov	r3, r9
 8004cf2:	eb45 0303 	adc.w	r3, r5, r3
 8004cf6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004cfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	2200      	movs	r2, #0
 8004d02:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004d06:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004d0a:	f04f 0200 	mov.w	r2, #0
 8004d0e:	f04f 0300 	mov.w	r3, #0
 8004d12:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004d16:	4629      	mov	r1, r5
 8004d18:	008b      	lsls	r3, r1, #2
 8004d1a:	4621      	mov	r1, r4
 8004d1c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d20:	4621      	mov	r1, r4
 8004d22:	008a      	lsls	r2, r1, #2
 8004d24:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004d28:	f7fb fa74 	bl	8000214 <__aeabi_uldivmod>
 8004d2c:	4602      	mov	r2, r0
 8004d2e:	460b      	mov	r3, r1
 8004d30:	4b60      	ldr	r3, [pc, #384]	@ (8004eb4 <UART_SetConfig+0x4e4>)
 8004d32:	fba3 2302 	umull	r2, r3, r3, r2
 8004d36:	095b      	lsrs	r3, r3, #5
 8004d38:	011c      	lsls	r4, r3, #4
 8004d3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d3e:	2200      	movs	r2, #0
 8004d40:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004d44:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004d48:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004d4c:	4642      	mov	r2, r8
 8004d4e:	464b      	mov	r3, r9
 8004d50:	1891      	adds	r1, r2, r2
 8004d52:	61b9      	str	r1, [r7, #24]
 8004d54:	415b      	adcs	r3, r3
 8004d56:	61fb      	str	r3, [r7, #28]
 8004d58:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d5c:	4641      	mov	r1, r8
 8004d5e:	1851      	adds	r1, r2, r1
 8004d60:	6139      	str	r1, [r7, #16]
 8004d62:	4649      	mov	r1, r9
 8004d64:	414b      	adcs	r3, r1
 8004d66:	617b      	str	r3, [r7, #20]
 8004d68:	f04f 0200 	mov.w	r2, #0
 8004d6c:	f04f 0300 	mov.w	r3, #0
 8004d70:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004d74:	4659      	mov	r1, fp
 8004d76:	00cb      	lsls	r3, r1, #3
 8004d78:	4651      	mov	r1, sl
 8004d7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d7e:	4651      	mov	r1, sl
 8004d80:	00ca      	lsls	r2, r1, #3
 8004d82:	4610      	mov	r0, r2
 8004d84:	4619      	mov	r1, r3
 8004d86:	4603      	mov	r3, r0
 8004d88:	4642      	mov	r2, r8
 8004d8a:	189b      	adds	r3, r3, r2
 8004d8c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004d90:	464b      	mov	r3, r9
 8004d92:	460a      	mov	r2, r1
 8004d94:	eb42 0303 	adc.w	r3, r2, r3
 8004d98:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004d9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	2200      	movs	r2, #0
 8004da4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004da6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004da8:	f04f 0200 	mov.w	r2, #0
 8004dac:	f04f 0300 	mov.w	r3, #0
 8004db0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004db4:	4649      	mov	r1, r9
 8004db6:	008b      	lsls	r3, r1, #2
 8004db8:	4641      	mov	r1, r8
 8004dba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004dbe:	4641      	mov	r1, r8
 8004dc0:	008a      	lsls	r2, r1, #2
 8004dc2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004dc6:	f7fb fa25 	bl	8000214 <__aeabi_uldivmod>
 8004dca:	4602      	mov	r2, r0
 8004dcc:	460b      	mov	r3, r1
 8004dce:	4611      	mov	r1, r2
 8004dd0:	4b38      	ldr	r3, [pc, #224]	@ (8004eb4 <UART_SetConfig+0x4e4>)
 8004dd2:	fba3 2301 	umull	r2, r3, r3, r1
 8004dd6:	095b      	lsrs	r3, r3, #5
 8004dd8:	2264      	movs	r2, #100	@ 0x64
 8004dda:	fb02 f303 	mul.w	r3, r2, r3
 8004dde:	1acb      	subs	r3, r1, r3
 8004de0:	011b      	lsls	r3, r3, #4
 8004de2:	3332      	adds	r3, #50	@ 0x32
 8004de4:	4a33      	ldr	r2, [pc, #204]	@ (8004eb4 <UART_SetConfig+0x4e4>)
 8004de6:	fba2 2303 	umull	r2, r3, r2, r3
 8004dea:	095b      	lsrs	r3, r3, #5
 8004dec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004df0:	441c      	add	r4, r3
 8004df2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004df6:	2200      	movs	r2, #0
 8004df8:	673b      	str	r3, [r7, #112]	@ 0x70
 8004dfa:	677a      	str	r2, [r7, #116]	@ 0x74
 8004dfc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004e00:	4642      	mov	r2, r8
 8004e02:	464b      	mov	r3, r9
 8004e04:	1891      	adds	r1, r2, r2
 8004e06:	60b9      	str	r1, [r7, #8]
 8004e08:	415b      	adcs	r3, r3
 8004e0a:	60fb      	str	r3, [r7, #12]
 8004e0c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004e10:	4641      	mov	r1, r8
 8004e12:	1851      	adds	r1, r2, r1
 8004e14:	6039      	str	r1, [r7, #0]
 8004e16:	4649      	mov	r1, r9
 8004e18:	414b      	adcs	r3, r1
 8004e1a:	607b      	str	r3, [r7, #4]
 8004e1c:	f04f 0200 	mov.w	r2, #0
 8004e20:	f04f 0300 	mov.w	r3, #0
 8004e24:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004e28:	4659      	mov	r1, fp
 8004e2a:	00cb      	lsls	r3, r1, #3
 8004e2c:	4651      	mov	r1, sl
 8004e2e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e32:	4651      	mov	r1, sl
 8004e34:	00ca      	lsls	r2, r1, #3
 8004e36:	4610      	mov	r0, r2
 8004e38:	4619      	mov	r1, r3
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	4642      	mov	r2, r8
 8004e3e:	189b      	adds	r3, r3, r2
 8004e40:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004e42:	464b      	mov	r3, r9
 8004e44:	460a      	mov	r2, r1
 8004e46:	eb42 0303 	adc.w	r3, r2, r3
 8004e4a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004e4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	2200      	movs	r2, #0
 8004e54:	663b      	str	r3, [r7, #96]	@ 0x60
 8004e56:	667a      	str	r2, [r7, #100]	@ 0x64
 8004e58:	f04f 0200 	mov.w	r2, #0
 8004e5c:	f04f 0300 	mov.w	r3, #0
 8004e60:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004e64:	4649      	mov	r1, r9
 8004e66:	008b      	lsls	r3, r1, #2
 8004e68:	4641      	mov	r1, r8
 8004e6a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e6e:	4641      	mov	r1, r8
 8004e70:	008a      	lsls	r2, r1, #2
 8004e72:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004e76:	f7fb f9cd 	bl	8000214 <__aeabi_uldivmod>
 8004e7a:	4602      	mov	r2, r0
 8004e7c:	460b      	mov	r3, r1
 8004e7e:	4b0d      	ldr	r3, [pc, #52]	@ (8004eb4 <UART_SetConfig+0x4e4>)
 8004e80:	fba3 1302 	umull	r1, r3, r3, r2
 8004e84:	095b      	lsrs	r3, r3, #5
 8004e86:	2164      	movs	r1, #100	@ 0x64
 8004e88:	fb01 f303 	mul.w	r3, r1, r3
 8004e8c:	1ad3      	subs	r3, r2, r3
 8004e8e:	011b      	lsls	r3, r3, #4
 8004e90:	3332      	adds	r3, #50	@ 0x32
 8004e92:	4a08      	ldr	r2, [pc, #32]	@ (8004eb4 <UART_SetConfig+0x4e4>)
 8004e94:	fba2 2303 	umull	r2, r3, r2, r3
 8004e98:	095b      	lsrs	r3, r3, #5
 8004e9a:	f003 020f 	and.w	r2, r3, #15
 8004e9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4422      	add	r2, r4
 8004ea6:	609a      	str	r2, [r3, #8]
}
 8004ea8:	bf00      	nop
 8004eaa:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004eb4:	51eb851f 	.word	0x51eb851f

08004eb8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8004ebc:	4904      	ldr	r1, [pc, #16]	@ (8004ed0 <MX_FATFS_Init+0x18>)
 8004ebe:	4805      	ldr	r0, [pc, #20]	@ (8004ed4 <MX_FATFS_Init+0x1c>)
 8004ec0:	f002 fee2 	bl	8007c88 <FATFS_LinkDriver>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	461a      	mov	r2, r3
 8004ec8:	4b03      	ldr	r3, [pc, #12]	@ (8004ed8 <MX_FATFS_Init+0x20>)
 8004eca:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8004ecc:	bf00      	nop
 8004ece:	bd80      	pop	{r7, pc}
 8004ed0:	20002284 	.word	0x20002284
 8004ed4:	20000010 	.word	0x20000010
 8004ed8:	20002280 	.word	0x20002280

08004edc <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8004edc:	b480      	push	{r7}
 8004ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8004ee0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eea:	4770      	bx	lr

08004eec <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b082      	sub	sp, #8
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    //Stat = STA_NOINIT;
    //return Stat;
    SD_disk_initialize (pdrv);
 8004ef6:	79fb      	ldrb	r3, [r7, #7]
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f7fb fcb7 	bl	800086c <SD_disk_initialize>
  /* USER CODE END INIT */
}
 8004efe:	bf00      	nop
 8004f00:	4618      	mov	r0, r3
 8004f02:	3708      	adds	r7, #8
 8004f04:	46bd      	mov	sp, r7
 8004f06:	bd80      	pop	{r7, pc}

08004f08 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b082      	sub	sp, #8
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	4603      	mov	r3, r0
 8004f10:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    //Stat = STA_NOINIT;
    //return Stat;
	SD_disk_status (pdrv);
 8004f12:	79fb      	ldrb	r3, [r7, #7]
 8004f14:	4618      	mov	r0, r3
 8004f16:	f7fb fd8f 	bl	8000a38 <SD_disk_status>
  /* USER CODE END STATUS */
}
 8004f1a:	bf00      	nop
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	3708      	adds	r7, #8
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}

08004f24 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b084      	sub	sp, #16
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	60b9      	str	r1, [r7, #8]
 8004f2c:	607a      	str	r2, [r7, #4]
 8004f2e:	603b      	str	r3, [r7, #0]
 8004f30:	4603      	mov	r3, r0
 8004f32:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    //return RES_OK;
	SD_disk_read (pdrv,buff,sector,count);
 8004f34:	7bf8      	ldrb	r0, [r7, #15]
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	687a      	ldr	r2, [r7, #4]
 8004f3a:	68b9      	ldr	r1, [r7, #8]
 8004f3c:	f7fb fd92 	bl	8000a64 <SD_disk_read>
  /* USER CODE END READ */
}
 8004f40:	bf00      	nop
 8004f42:	4618      	mov	r0, r3
 8004f44:	3710      	adds	r7, #16
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}

08004f4a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8004f4a:	b580      	push	{r7, lr}
 8004f4c:	b084      	sub	sp, #16
 8004f4e:	af00      	add	r7, sp, #0
 8004f50:	60b9      	str	r1, [r7, #8]
 8004f52:	607a      	str	r2, [r7, #4]
 8004f54:	603b      	str	r3, [r7, #0]
 8004f56:	4603      	mov	r3, r0
 8004f58:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
   // return RES_OK;
	SD_disk_write (pdrv,buff,sector,count);
 8004f5a:	7bf8      	ldrb	r0, [r7, #15]
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	687a      	ldr	r2, [r7, #4]
 8004f60:	68b9      	ldr	r1, [r7, #8]
 8004f62:	f7fb fde9 	bl	8000b38 <SD_disk_write>
  /* USER CODE END WRITE */
}
 8004f66:	bf00      	nop
 8004f68:	4618      	mov	r0, r3
 8004f6a:	3710      	adds	r7, #16
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bd80      	pop	{r7, pc}

08004f70 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b082      	sub	sp, #8
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	4603      	mov	r3, r0
 8004f78:	603a      	str	r2, [r7, #0]
 8004f7a:	71fb      	strb	r3, [r7, #7]
 8004f7c:	460b      	mov	r3, r1
 8004f7e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
  //  DRESULT res = RES_ERROR;
  //  return res;
	SD_disk_ioctl (pdrv,cmd,buff);
 8004f80:	79fb      	ldrb	r3, [r7, #7]
 8004f82:	79b9      	ldrb	r1, [r7, #6]
 8004f84:	683a      	ldr	r2, [r7, #0]
 8004f86:	4618      	mov	r0, r3
 8004f88:	f7fb fe5a 	bl	8000c40 <SD_disk_ioctl>
  /* USER CODE END IOCTL */
}
 8004f8c:	bf00      	nop
 8004f8e:	4618      	mov	r0, r3
 8004f90:	3708      	adds	r7, #8
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}
	...

08004f98 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b084      	sub	sp, #16
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8004fa2:	79fb      	ldrb	r3, [r7, #7]
 8004fa4:	4a08      	ldr	r2, [pc, #32]	@ (8004fc8 <disk_status+0x30>)
 8004fa6:	009b      	lsls	r3, r3, #2
 8004fa8:	4413      	add	r3, r2
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	79fa      	ldrb	r2, [r7, #7]
 8004fb0:	4905      	ldr	r1, [pc, #20]	@ (8004fc8 <disk_status+0x30>)
 8004fb2:	440a      	add	r2, r1
 8004fb4:	7a12      	ldrb	r2, [r2, #8]
 8004fb6:	4610      	mov	r0, r2
 8004fb8:	4798      	blx	r3
 8004fba:	4603      	mov	r3, r0
 8004fbc:	73fb      	strb	r3, [r7, #15]
  return stat;
 8004fbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	3710      	adds	r7, #16
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}
 8004fc8:	200024b0 	.word	0x200024b0

08004fcc <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b084      	sub	sp, #16
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8004fda:	79fb      	ldrb	r3, [r7, #7]
 8004fdc:	4a0e      	ldr	r2, [pc, #56]	@ (8005018 <disk_initialize+0x4c>)
 8004fde:	5cd3      	ldrb	r3, [r2, r3]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d114      	bne.n	800500e <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8004fe4:	79fb      	ldrb	r3, [r7, #7]
 8004fe6:	4a0c      	ldr	r2, [pc, #48]	@ (8005018 <disk_initialize+0x4c>)
 8004fe8:	009b      	lsls	r3, r3, #2
 8004fea:	4413      	add	r3, r2
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	79fa      	ldrb	r2, [r7, #7]
 8004ff2:	4909      	ldr	r1, [pc, #36]	@ (8005018 <disk_initialize+0x4c>)
 8004ff4:	440a      	add	r2, r1
 8004ff6:	7a12      	ldrb	r2, [r2, #8]
 8004ff8:	4610      	mov	r0, r2
 8004ffa:	4798      	blx	r3
 8004ffc:	4603      	mov	r3, r0
 8004ffe:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 8005000:	7bfb      	ldrb	r3, [r7, #15]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d103      	bne.n	800500e <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 8005006:	79fb      	ldrb	r3, [r7, #7]
 8005008:	4a03      	ldr	r2, [pc, #12]	@ (8005018 <disk_initialize+0x4c>)
 800500a:	2101      	movs	r1, #1
 800500c:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800500e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005010:	4618      	mov	r0, r3
 8005012:	3710      	adds	r7, #16
 8005014:	46bd      	mov	sp, r7
 8005016:	bd80      	pop	{r7, pc}
 8005018:	200024b0 	.word	0x200024b0

0800501c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800501c:	b590      	push	{r4, r7, lr}
 800501e:	b087      	sub	sp, #28
 8005020:	af00      	add	r7, sp, #0
 8005022:	60b9      	str	r1, [r7, #8]
 8005024:	607a      	str	r2, [r7, #4]
 8005026:	603b      	str	r3, [r7, #0]
 8005028:	4603      	mov	r3, r0
 800502a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800502c:	7bfb      	ldrb	r3, [r7, #15]
 800502e:	4a0a      	ldr	r2, [pc, #40]	@ (8005058 <disk_read+0x3c>)
 8005030:	009b      	lsls	r3, r3, #2
 8005032:	4413      	add	r3, r2
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	689c      	ldr	r4, [r3, #8]
 8005038:	7bfb      	ldrb	r3, [r7, #15]
 800503a:	4a07      	ldr	r2, [pc, #28]	@ (8005058 <disk_read+0x3c>)
 800503c:	4413      	add	r3, r2
 800503e:	7a18      	ldrb	r0, [r3, #8]
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	687a      	ldr	r2, [r7, #4]
 8005044:	68b9      	ldr	r1, [r7, #8]
 8005046:	47a0      	blx	r4
 8005048:	4603      	mov	r3, r0
 800504a:	75fb      	strb	r3, [r7, #23]
  return res;
 800504c:	7dfb      	ldrb	r3, [r7, #23]
}
 800504e:	4618      	mov	r0, r3
 8005050:	371c      	adds	r7, #28
 8005052:	46bd      	mov	sp, r7
 8005054:	bd90      	pop	{r4, r7, pc}
 8005056:	bf00      	nop
 8005058:	200024b0 	.word	0x200024b0

0800505c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800505c:	b590      	push	{r4, r7, lr}
 800505e:	b087      	sub	sp, #28
 8005060:	af00      	add	r7, sp, #0
 8005062:	60b9      	str	r1, [r7, #8]
 8005064:	607a      	str	r2, [r7, #4]
 8005066:	603b      	str	r3, [r7, #0]
 8005068:	4603      	mov	r3, r0
 800506a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800506c:	7bfb      	ldrb	r3, [r7, #15]
 800506e:	4a0a      	ldr	r2, [pc, #40]	@ (8005098 <disk_write+0x3c>)
 8005070:	009b      	lsls	r3, r3, #2
 8005072:	4413      	add	r3, r2
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	68dc      	ldr	r4, [r3, #12]
 8005078:	7bfb      	ldrb	r3, [r7, #15]
 800507a:	4a07      	ldr	r2, [pc, #28]	@ (8005098 <disk_write+0x3c>)
 800507c:	4413      	add	r3, r2
 800507e:	7a18      	ldrb	r0, [r3, #8]
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	687a      	ldr	r2, [r7, #4]
 8005084:	68b9      	ldr	r1, [r7, #8]
 8005086:	47a0      	blx	r4
 8005088:	4603      	mov	r3, r0
 800508a:	75fb      	strb	r3, [r7, #23]
  return res;
 800508c:	7dfb      	ldrb	r3, [r7, #23]
}
 800508e:	4618      	mov	r0, r3
 8005090:	371c      	adds	r7, #28
 8005092:	46bd      	mov	sp, r7
 8005094:	bd90      	pop	{r4, r7, pc}
 8005096:	bf00      	nop
 8005098:	200024b0 	.word	0x200024b0

0800509c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b084      	sub	sp, #16
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	4603      	mov	r3, r0
 80050a4:	603a      	str	r2, [r7, #0]
 80050a6:	71fb      	strb	r3, [r7, #7]
 80050a8:	460b      	mov	r3, r1
 80050aa:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80050ac:	79fb      	ldrb	r3, [r7, #7]
 80050ae:	4a09      	ldr	r2, [pc, #36]	@ (80050d4 <disk_ioctl+0x38>)
 80050b0:	009b      	lsls	r3, r3, #2
 80050b2:	4413      	add	r3, r2
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	691b      	ldr	r3, [r3, #16]
 80050b8:	79fa      	ldrb	r2, [r7, #7]
 80050ba:	4906      	ldr	r1, [pc, #24]	@ (80050d4 <disk_ioctl+0x38>)
 80050bc:	440a      	add	r2, r1
 80050be:	7a10      	ldrb	r0, [r2, #8]
 80050c0:	79b9      	ldrb	r1, [r7, #6]
 80050c2:	683a      	ldr	r2, [r7, #0]
 80050c4:	4798      	blx	r3
 80050c6:	4603      	mov	r3, r0
 80050c8:	73fb      	strb	r3, [r7, #15]
  return res;
 80050ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	3710      	adds	r7, #16
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}
 80050d4:	200024b0 	.word	0x200024b0

080050d8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80050d8:	b480      	push	{r7}
 80050da:	b085      	sub	sp, #20
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	3301      	adds	r3, #1
 80050e4:	781b      	ldrb	r3, [r3, #0]
 80050e6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80050e8:	89fb      	ldrh	r3, [r7, #14]
 80050ea:	021b      	lsls	r3, r3, #8
 80050ec:	b21a      	sxth	r2, r3
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	781b      	ldrb	r3, [r3, #0]
 80050f2:	b21b      	sxth	r3, r3
 80050f4:	4313      	orrs	r3, r2
 80050f6:	b21b      	sxth	r3, r3
 80050f8:	81fb      	strh	r3, [r7, #14]
	return rv;
 80050fa:	89fb      	ldrh	r3, [r7, #14]
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	3714      	adds	r7, #20
 8005100:	46bd      	mov	sp, r7
 8005102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005106:	4770      	bx	lr

08005108 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8005108:	b480      	push	{r7}
 800510a:	b085      	sub	sp, #20
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	3303      	adds	r3, #3
 8005114:	781b      	ldrb	r3, [r3, #0]
 8005116:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	021b      	lsls	r3, r3, #8
 800511c:	687a      	ldr	r2, [r7, #4]
 800511e:	3202      	adds	r2, #2
 8005120:	7812      	ldrb	r2, [r2, #0]
 8005122:	4313      	orrs	r3, r2
 8005124:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	021b      	lsls	r3, r3, #8
 800512a:	687a      	ldr	r2, [r7, #4]
 800512c:	3201      	adds	r2, #1
 800512e:	7812      	ldrb	r2, [r2, #0]
 8005130:	4313      	orrs	r3, r2
 8005132:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	021b      	lsls	r3, r3, #8
 8005138:	687a      	ldr	r2, [r7, #4]
 800513a:	7812      	ldrb	r2, [r2, #0]
 800513c:	4313      	orrs	r3, r2
 800513e:	60fb      	str	r3, [r7, #12]
	return rv;
 8005140:	68fb      	ldr	r3, [r7, #12]
}
 8005142:	4618      	mov	r0, r3
 8005144:	3714      	adds	r7, #20
 8005146:	46bd      	mov	sp, r7
 8005148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514c:	4770      	bx	lr

0800514e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800514e:	b480      	push	{r7}
 8005150:	b083      	sub	sp, #12
 8005152:	af00      	add	r7, sp, #0
 8005154:	6078      	str	r0, [r7, #4]
 8005156:	460b      	mov	r3, r1
 8005158:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	1c5a      	adds	r2, r3, #1
 800515e:	607a      	str	r2, [r7, #4]
 8005160:	887a      	ldrh	r2, [r7, #2]
 8005162:	b2d2      	uxtb	r2, r2
 8005164:	701a      	strb	r2, [r3, #0]
 8005166:	887b      	ldrh	r3, [r7, #2]
 8005168:	0a1b      	lsrs	r3, r3, #8
 800516a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	1c5a      	adds	r2, r3, #1
 8005170:	607a      	str	r2, [r7, #4]
 8005172:	887a      	ldrh	r2, [r7, #2]
 8005174:	b2d2      	uxtb	r2, r2
 8005176:	701a      	strb	r2, [r3, #0]
}
 8005178:	bf00      	nop
 800517a:	370c      	adds	r7, #12
 800517c:	46bd      	mov	sp, r7
 800517e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005182:	4770      	bx	lr

08005184 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8005184:	b480      	push	{r7}
 8005186:	b083      	sub	sp, #12
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
 800518c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	1c5a      	adds	r2, r3, #1
 8005192:	607a      	str	r2, [r7, #4]
 8005194:	683a      	ldr	r2, [r7, #0]
 8005196:	b2d2      	uxtb	r2, r2
 8005198:	701a      	strb	r2, [r3, #0]
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	0a1b      	lsrs	r3, r3, #8
 800519e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	1c5a      	adds	r2, r3, #1
 80051a4:	607a      	str	r2, [r7, #4]
 80051a6:	683a      	ldr	r2, [r7, #0]
 80051a8:	b2d2      	uxtb	r2, r2
 80051aa:	701a      	strb	r2, [r3, #0]
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	0a1b      	lsrs	r3, r3, #8
 80051b0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	1c5a      	adds	r2, r3, #1
 80051b6:	607a      	str	r2, [r7, #4]
 80051b8:	683a      	ldr	r2, [r7, #0]
 80051ba:	b2d2      	uxtb	r2, r2
 80051bc:	701a      	strb	r2, [r3, #0]
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	0a1b      	lsrs	r3, r3, #8
 80051c2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	1c5a      	adds	r2, r3, #1
 80051c8:	607a      	str	r2, [r7, #4]
 80051ca:	683a      	ldr	r2, [r7, #0]
 80051cc:	b2d2      	uxtb	r2, r2
 80051ce:	701a      	strb	r2, [r3, #0]
}
 80051d0:	bf00      	nop
 80051d2:	370c      	adds	r7, #12
 80051d4:	46bd      	mov	sp, r7
 80051d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051da:	4770      	bx	lr

080051dc <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80051dc:	b480      	push	{r7}
 80051de:	b087      	sub	sp, #28
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	60f8      	str	r0, [r7, #12]
 80051e4:	60b9      	str	r1, [r7, #8]
 80051e6:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d00d      	beq.n	8005212 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80051f6:	693a      	ldr	r2, [r7, #16]
 80051f8:	1c53      	adds	r3, r2, #1
 80051fa:	613b      	str	r3, [r7, #16]
 80051fc:	697b      	ldr	r3, [r7, #20]
 80051fe:	1c59      	adds	r1, r3, #1
 8005200:	6179      	str	r1, [r7, #20]
 8005202:	7812      	ldrb	r2, [r2, #0]
 8005204:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	3b01      	subs	r3, #1
 800520a:	607b      	str	r3, [r7, #4]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d1f1      	bne.n	80051f6 <mem_cpy+0x1a>
	}
}
 8005212:	bf00      	nop
 8005214:	371c      	adds	r7, #28
 8005216:	46bd      	mov	sp, r7
 8005218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521c:	4770      	bx	lr

0800521e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800521e:	b480      	push	{r7}
 8005220:	b087      	sub	sp, #28
 8005222:	af00      	add	r7, sp, #0
 8005224:	60f8      	str	r0, [r7, #12]
 8005226:	60b9      	str	r1, [r7, #8]
 8005228:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	1c5a      	adds	r2, r3, #1
 8005232:	617a      	str	r2, [r7, #20]
 8005234:	68ba      	ldr	r2, [r7, #8]
 8005236:	b2d2      	uxtb	r2, r2
 8005238:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	3b01      	subs	r3, #1
 800523e:	607b      	str	r3, [r7, #4]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d1f3      	bne.n	800522e <mem_set+0x10>
}
 8005246:	bf00      	nop
 8005248:	bf00      	nop
 800524a:	371c      	adds	r7, #28
 800524c:	46bd      	mov	sp, r7
 800524e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005252:	4770      	bx	lr

08005254 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8005254:	b480      	push	{r7}
 8005256:	b089      	sub	sp, #36	@ 0x24
 8005258:	af00      	add	r7, sp, #0
 800525a:	60f8      	str	r0, [r7, #12]
 800525c:	60b9      	str	r1, [r7, #8]
 800525e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	61fb      	str	r3, [r7, #28]
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8005268:	2300      	movs	r3, #0
 800526a:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800526c:	69fb      	ldr	r3, [r7, #28]
 800526e:	1c5a      	adds	r2, r3, #1
 8005270:	61fa      	str	r2, [r7, #28]
 8005272:	781b      	ldrb	r3, [r3, #0]
 8005274:	4619      	mov	r1, r3
 8005276:	69bb      	ldr	r3, [r7, #24]
 8005278:	1c5a      	adds	r2, r3, #1
 800527a:	61ba      	str	r2, [r7, #24]
 800527c:	781b      	ldrb	r3, [r3, #0]
 800527e:	1acb      	subs	r3, r1, r3
 8005280:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	3b01      	subs	r3, #1
 8005286:	607b      	str	r3, [r7, #4]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d002      	beq.n	8005294 <mem_cmp+0x40>
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d0eb      	beq.n	800526c <mem_cmp+0x18>

	return r;
 8005294:	697b      	ldr	r3, [r7, #20]
}
 8005296:	4618      	mov	r0, r3
 8005298:	3724      	adds	r7, #36	@ 0x24
 800529a:	46bd      	mov	sp, r7
 800529c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a0:	4770      	bx	lr

080052a2 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80052a2:	b480      	push	{r7}
 80052a4:	b083      	sub	sp, #12
 80052a6:	af00      	add	r7, sp, #0
 80052a8:	6078      	str	r0, [r7, #4]
 80052aa:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80052ac:	e002      	b.n	80052b4 <chk_chr+0x12>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	3301      	adds	r3, #1
 80052b2:	607b      	str	r3, [r7, #4]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	781b      	ldrb	r3, [r3, #0]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d005      	beq.n	80052c8 <chk_chr+0x26>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	781b      	ldrb	r3, [r3, #0]
 80052c0:	461a      	mov	r2, r3
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d1f2      	bne.n	80052ae <chk_chr+0xc>
	return *str;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	781b      	ldrb	r3, [r3, #0]
}
 80052cc:	4618      	mov	r0, r3
 80052ce:	370c      	adds	r7, #12
 80052d0:	46bd      	mov	sp, r7
 80052d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d6:	4770      	bx	lr

080052d8 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80052d8:	b480      	push	{r7}
 80052da:	b085      	sub	sp, #20
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
 80052e0:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80052e2:	2300      	movs	r3, #0
 80052e4:	60bb      	str	r3, [r7, #8]
 80052e6:	68bb      	ldr	r3, [r7, #8]
 80052e8:	60fb      	str	r3, [r7, #12]
 80052ea:	e029      	b.n	8005340 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80052ec:	4a27      	ldr	r2, [pc, #156]	@ (800538c <chk_lock+0xb4>)
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	011b      	lsls	r3, r3, #4
 80052f2:	4413      	add	r3, r2
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d01d      	beq.n	8005336 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80052fa:	4a24      	ldr	r2, [pc, #144]	@ (800538c <chk_lock+0xb4>)
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	011b      	lsls	r3, r3, #4
 8005300:	4413      	add	r3, r2
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	429a      	cmp	r2, r3
 800530a:	d116      	bne.n	800533a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800530c:	4a1f      	ldr	r2, [pc, #124]	@ (800538c <chk_lock+0xb4>)
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	011b      	lsls	r3, r3, #4
 8005312:	4413      	add	r3, r2
 8005314:	3304      	adds	r3, #4
 8005316:	681a      	ldr	r2, [r3, #0]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800531c:	429a      	cmp	r2, r3
 800531e:	d10c      	bne.n	800533a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005320:	4a1a      	ldr	r2, [pc, #104]	@ (800538c <chk_lock+0xb4>)
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	011b      	lsls	r3, r3, #4
 8005326:	4413      	add	r3, r2
 8005328:	3308      	adds	r3, #8
 800532a:	681a      	ldr	r2, [r3, #0]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8005330:	429a      	cmp	r2, r3
 8005332:	d102      	bne.n	800533a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005334:	e007      	b.n	8005346 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8005336:	2301      	movs	r3, #1
 8005338:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	3301      	adds	r3, #1
 800533e:	60fb      	str	r3, [r7, #12]
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2b01      	cmp	r3, #1
 8005344:	d9d2      	bls.n	80052ec <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2b02      	cmp	r3, #2
 800534a:	d109      	bne.n	8005360 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d102      	bne.n	8005358 <chk_lock+0x80>
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	2b02      	cmp	r3, #2
 8005356:	d101      	bne.n	800535c <chk_lock+0x84>
 8005358:	2300      	movs	r3, #0
 800535a:	e010      	b.n	800537e <chk_lock+0xa6>
 800535c:	2312      	movs	r3, #18
 800535e:	e00e      	b.n	800537e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d108      	bne.n	8005378 <chk_lock+0xa0>
 8005366:	4a09      	ldr	r2, [pc, #36]	@ (800538c <chk_lock+0xb4>)
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	011b      	lsls	r3, r3, #4
 800536c:	4413      	add	r3, r2
 800536e:	330c      	adds	r3, #12
 8005370:	881b      	ldrh	r3, [r3, #0]
 8005372:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005376:	d101      	bne.n	800537c <chk_lock+0xa4>
 8005378:	2310      	movs	r3, #16
 800537a:	e000      	b.n	800537e <chk_lock+0xa6>
 800537c:	2300      	movs	r3, #0
}
 800537e:	4618      	mov	r0, r3
 8005380:	3714      	adds	r7, #20
 8005382:	46bd      	mov	sp, r7
 8005384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005388:	4770      	bx	lr
 800538a:	bf00      	nop
 800538c:	20002290 	.word	0x20002290

08005390 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8005390:	b480      	push	{r7}
 8005392:	b083      	sub	sp, #12
 8005394:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005396:	2300      	movs	r3, #0
 8005398:	607b      	str	r3, [r7, #4]
 800539a:	e002      	b.n	80053a2 <enq_lock+0x12>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	3301      	adds	r3, #1
 80053a0:	607b      	str	r3, [r7, #4]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	d806      	bhi.n	80053b6 <enq_lock+0x26>
 80053a8:	4a09      	ldr	r2, [pc, #36]	@ (80053d0 <enq_lock+0x40>)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	011b      	lsls	r3, r3, #4
 80053ae:	4413      	add	r3, r2
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d1f2      	bne.n	800539c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2b02      	cmp	r3, #2
 80053ba:	bf14      	ite	ne
 80053bc:	2301      	movne	r3, #1
 80053be:	2300      	moveq	r3, #0
 80053c0:	b2db      	uxtb	r3, r3
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	370c      	adds	r7, #12
 80053c6:	46bd      	mov	sp, r7
 80053c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053cc:	4770      	bx	lr
 80053ce:	bf00      	nop
 80053d0:	20002290 	.word	0x20002290

080053d4 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b085      	sub	sp, #20
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
 80053dc:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80053de:	2300      	movs	r3, #0
 80053e0:	60fb      	str	r3, [r7, #12]
 80053e2:	e01f      	b.n	8005424 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80053e4:	4a41      	ldr	r2, [pc, #260]	@ (80054ec <inc_lock+0x118>)
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	011b      	lsls	r3, r3, #4
 80053ea:	4413      	add	r3, r2
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	429a      	cmp	r2, r3
 80053f4:	d113      	bne.n	800541e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80053f6:	4a3d      	ldr	r2, [pc, #244]	@ (80054ec <inc_lock+0x118>)
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	011b      	lsls	r3, r3, #4
 80053fc:	4413      	add	r3, r2
 80053fe:	3304      	adds	r3, #4
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8005406:	429a      	cmp	r2, r3
 8005408:	d109      	bne.n	800541e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800540a:	4a38      	ldr	r2, [pc, #224]	@ (80054ec <inc_lock+0x118>)
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	011b      	lsls	r3, r3, #4
 8005410:	4413      	add	r3, r2
 8005412:	3308      	adds	r3, #8
 8005414:	681a      	ldr	r2, [r3, #0]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800541a:	429a      	cmp	r2, r3
 800541c:	d006      	beq.n	800542c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	3301      	adds	r3, #1
 8005422:	60fb      	str	r3, [r7, #12]
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2b01      	cmp	r3, #1
 8005428:	d9dc      	bls.n	80053e4 <inc_lock+0x10>
 800542a:	e000      	b.n	800542e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800542c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	2b02      	cmp	r3, #2
 8005432:	d132      	bne.n	800549a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005434:	2300      	movs	r3, #0
 8005436:	60fb      	str	r3, [r7, #12]
 8005438:	e002      	b.n	8005440 <inc_lock+0x6c>
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	3301      	adds	r3, #1
 800543e:	60fb      	str	r3, [r7, #12]
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2b01      	cmp	r3, #1
 8005444:	d806      	bhi.n	8005454 <inc_lock+0x80>
 8005446:	4a29      	ldr	r2, [pc, #164]	@ (80054ec <inc_lock+0x118>)
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	011b      	lsls	r3, r3, #4
 800544c:	4413      	add	r3, r2
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d1f2      	bne.n	800543a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2b02      	cmp	r3, #2
 8005458:	d101      	bne.n	800545e <inc_lock+0x8a>
 800545a:	2300      	movs	r3, #0
 800545c:	e040      	b.n	80054e0 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681a      	ldr	r2, [r3, #0]
 8005462:	4922      	ldr	r1, [pc, #136]	@ (80054ec <inc_lock+0x118>)
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	011b      	lsls	r3, r3, #4
 8005468:	440b      	add	r3, r1
 800546a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	689a      	ldr	r2, [r3, #8]
 8005470:	491e      	ldr	r1, [pc, #120]	@ (80054ec <inc_lock+0x118>)
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	011b      	lsls	r3, r3, #4
 8005476:	440b      	add	r3, r1
 8005478:	3304      	adds	r3, #4
 800547a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	695a      	ldr	r2, [r3, #20]
 8005480:	491a      	ldr	r1, [pc, #104]	@ (80054ec <inc_lock+0x118>)
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	011b      	lsls	r3, r3, #4
 8005486:	440b      	add	r3, r1
 8005488:	3308      	adds	r3, #8
 800548a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800548c:	4a17      	ldr	r2, [pc, #92]	@ (80054ec <inc_lock+0x118>)
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	011b      	lsls	r3, r3, #4
 8005492:	4413      	add	r3, r2
 8005494:	330c      	adds	r3, #12
 8005496:	2200      	movs	r2, #0
 8005498:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d009      	beq.n	80054b4 <inc_lock+0xe0>
 80054a0:	4a12      	ldr	r2, [pc, #72]	@ (80054ec <inc_lock+0x118>)
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	011b      	lsls	r3, r3, #4
 80054a6:	4413      	add	r3, r2
 80054a8:	330c      	adds	r3, #12
 80054aa:	881b      	ldrh	r3, [r3, #0]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d001      	beq.n	80054b4 <inc_lock+0xe0>
 80054b0:	2300      	movs	r3, #0
 80054b2:	e015      	b.n	80054e0 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d108      	bne.n	80054cc <inc_lock+0xf8>
 80054ba:	4a0c      	ldr	r2, [pc, #48]	@ (80054ec <inc_lock+0x118>)
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	011b      	lsls	r3, r3, #4
 80054c0:	4413      	add	r3, r2
 80054c2:	330c      	adds	r3, #12
 80054c4:	881b      	ldrh	r3, [r3, #0]
 80054c6:	3301      	adds	r3, #1
 80054c8:	b29a      	uxth	r2, r3
 80054ca:	e001      	b.n	80054d0 <inc_lock+0xfc>
 80054cc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80054d0:	4906      	ldr	r1, [pc, #24]	@ (80054ec <inc_lock+0x118>)
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	011b      	lsls	r3, r3, #4
 80054d6:	440b      	add	r3, r1
 80054d8:	330c      	adds	r3, #12
 80054da:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	3301      	adds	r3, #1
}
 80054e0:	4618      	mov	r0, r3
 80054e2:	3714      	adds	r7, #20
 80054e4:	46bd      	mov	sp, r7
 80054e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ea:	4770      	bx	lr
 80054ec:	20002290 	.word	0x20002290

080054f0 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80054f0:	b480      	push	{r7}
 80054f2:	b085      	sub	sp, #20
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	3b01      	subs	r3, #1
 80054fc:	607b      	str	r3, [r7, #4]
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2b01      	cmp	r3, #1
 8005502:	d825      	bhi.n	8005550 <dec_lock+0x60>
		n = Files[i].ctr;
 8005504:	4a17      	ldr	r2, [pc, #92]	@ (8005564 <dec_lock+0x74>)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	011b      	lsls	r3, r3, #4
 800550a:	4413      	add	r3, r2
 800550c:	330c      	adds	r3, #12
 800550e:	881b      	ldrh	r3, [r3, #0]
 8005510:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8005512:	89fb      	ldrh	r3, [r7, #14]
 8005514:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005518:	d101      	bne.n	800551e <dec_lock+0x2e>
 800551a:	2300      	movs	r3, #0
 800551c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800551e:	89fb      	ldrh	r3, [r7, #14]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d002      	beq.n	800552a <dec_lock+0x3a>
 8005524:	89fb      	ldrh	r3, [r7, #14]
 8005526:	3b01      	subs	r3, #1
 8005528:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800552a:	4a0e      	ldr	r2, [pc, #56]	@ (8005564 <dec_lock+0x74>)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	011b      	lsls	r3, r3, #4
 8005530:	4413      	add	r3, r2
 8005532:	330c      	adds	r3, #12
 8005534:	89fa      	ldrh	r2, [r7, #14]
 8005536:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8005538:	89fb      	ldrh	r3, [r7, #14]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d105      	bne.n	800554a <dec_lock+0x5a>
 800553e:	4a09      	ldr	r2, [pc, #36]	@ (8005564 <dec_lock+0x74>)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	011b      	lsls	r3, r3, #4
 8005544:	4413      	add	r3, r2
 8005546:	2200      	movs	r2, #0
 8005548:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800554a:	2300      	movs	r3, #0
 800554c:	737b      	strb	r3, [r7, #13]
 800554e:	e001      	b.n	8005554 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8005550:	2302      	movs	r3, #2
 8005552:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8005554:	7b7b      	ldrb	r3, [r7, #13]
}
 8005556:	4618      	mov	r0, r3
 8005558:	3714      	adds	r7, #20
 800555a:	46bd      	mov	sp, r7
 800555c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005560:	4770      	bx	lr
 8005562:	bf00      	nop
 8005564:	20002290 	.word	0x20002290

08005568 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8005568:	b480      	push	{r7}
 800556a:	b085      	sub	sp, #20
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8005570:	2300      	movs	r3, #0
 8005572:	60fb      	str	r3, [r7, #12]
 8005574:	e010      	b.n	8005598 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8005576:	4a0d      	ldr	r2, [pc, #52]	@ (80055ac <clear_lock+0x44>)
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	011b      	lsls	r3, r3, #4
 800557c:	4413      	add	r3, r2
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	687a      	ldr	r2, [r7, #4]
 8005582:	429a      	cmp	r2, r3
 8005584:	d105      	bne.n	8005592 <clear_lock+0x2a>
 8005586:	4a09      	ldr	r2, [pc, #36]	@ (80055ac <clear_lock+0x44>)
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	011b      	lsls	r3, r3, #4
 800558c:	4413      	add	r3, r2
 800558e:	2200      	movs	r2, #0
 8005590:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	3301      	adds	r3, #1
 8005596:	60fb      	str	r3, [r7, #12]
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	2b01      	cmp	r3, #1
 800559c:	d9eb      	bls.n	8005576 <clear_lock+0xe>
	}
}
 800559e:	bf00      	nop
 80055a0:	bf00      	nop
 80055a2:	3714      	adds	r7, #20
 80055a4:	46bd      	mov	sp, r7
 80055a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055aa:	4770      	bx	lr
 80055ac:	20002290 	.word	0x20002290

080055b0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b086      	sub	sp, #24
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80055b8:	2300      	movs	r3, #0
 80055ba:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	78db      	ldrb	r3, [r3, #3]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d034      	beq.n	800562e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055c8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	7858      	ldrb	r0, [r3, #1]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80055d4:	2301      	movs	r3, #1
 80055d6:	697a      	ldr	r2, [r7, #20]
 80055d8:	f7ff fd40 	bl	800505c <disk_write>
 80055dc:	4603      	mov	r3, r0
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d002      	beq.n	80055e8 <sync_window+0x38>
			res = FR_DISK_ERR;
 80055e2:	2301      	movs	r3, #1
 80055e4:	73fb      	strb	r3, [r7, #15]
 80055e6:	e022      	b.n	800562e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2200      	movs	r2, #0
 80055ec:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055f2:	697a      	ldr	r2, [r7, #20]
 80055f4:	1ad2      	subs	r2, r2, r3
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6a1b      	ldr	r3, [r3, #32]
 80055fa:	429a      	cmp	r2, r3
 80055fc:	d217      	bcs.n	800562e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	789b      	ldrb	r3, [r3, #2]
 8005602:	613b      	str	r3, [r7, #16]
 8005604:	e010      	b.n	8005628 <sync_window+0x78>
					wsect += fs->fsize;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6a1b      	ldr	r3, [r3, #32]
 800560a:	697a      	ldr	r2, [r7, #20]
 800560c:	4413      	add	r3, r2
 800560e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	7858      	ldrb	r0, [r3, #1]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800561a:	2301      	movs	r3, #1
 800561c:	697a      	ldr	r2, [r7, #20]
 800561e:	f7ff fd1d 	bl	800505c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	3b01      	subs	r3, #1
 8005626:	613b      	str	r3, [r7, #16]
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	2b01      	cmp	r3, #1
 800562c:	d8eb      	bhi.n	8005606 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800562e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005630:	4618      	mov	r0, r3
 8005632:	3718      	adds	r7, #24
 8005634:	46bd      	mov	sp, r7
 8005636:	bd80      	pop	{r7, pc}

08005638 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b084      	sub	sp, #16
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
 8005640:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8005642:	2300      	movs	r3, #0
 8005644:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800564a:	683a      	ldr	r2, [r7, #0]
 800564c:	429a      	cmp	r2, r3
 800564e:	d01b      	beq.n	8005688 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8005650:	6878      	ldr	r0, [r7, #4]
 8005652:	f7ff ffad 	bl	80055b0 <sync_window>
 8005656:	4603      	mov	r3, r0
 8005658:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800565a:	7bfb      	ldrb	r3, [r7, #15]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d113      	bne.n	8005688 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	7858      	ldrb	r0, [r3, #1]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800566a:	2301      	movs	r3, #1
 800566c:	683a      	ldr	r2, [r7, #0]
 800566e:	f7ff fcd5 	bl	800501c <disk_read>
 8005672:	4603      	mov	r3, r0
 8005674:	2b00      	cmp	r3, #0
 8005676:	d004      	beq.n	8005682 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8005678:	f04f 33ff 	mov.w	r3, #4294967295
 800567c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800567e:	2301      	movs	r3, #1
 8005680:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	683a      	ldr	r2, [r7, #0]
 8005686:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 8005688:	7bfb      	ldrb	r3, [r7, #15]
}
 800568a:	4618      	mov	r0, r3
 800568c:	3710      	adds	r7, #16
 800568e:	46bd      	mov	sp, r7
 8005690:	bd80      	pop	{r7, pc}
	...

08005694 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b084      	sub	sp, #16
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800569c:	6878      	ldr	r0, [r7, #4]
 800569e:	f7ff ff87 	bl	80055b0 <sync_window>
 80056a2:	4603      	mov	r3, r0
 80056a4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80056a6:	7bfb      	ldrb	r3, [r7, #15]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d159      	bne.n	8005760 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	781b      	ldrb	r3, [r3, #0]
 80056b0:	2b03      	cmp	r3, #3
 80056b2:	d149      	bne.n	8005748 <sync_fs+0xb4>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	791b      	ldrb	r3, [r3, #4]
 80056b8:	2b01      	cmp	r3, #1
 80056ba:	d145      	bne.n	8005748 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	899b      	ldrh	r3, [r3, #12]
 80056c6:	461a      	mov	r2, r3
 80056c8:	2100      	movs	r1, #0
 80056ca:	f7ff fda8 	bl	800521e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	3338      	adds	r3, #56	@ 0x38
 80056d2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80056d6:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 80056da:	4618      	mov	r0, r3
 80056dc:	f7ff fd37 	bl	800514e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	3338      	adds	r3, #56	@ 0x38
 80056e4:	4921      	ldr	r1, [pc, #132]	@ (800576c <sync_fs+0xd8>)
 80056e6:	4618      	mov	r0, r3
 80056e8:	f7ff fd4c 	bl	8005184 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	3338      	adds	r3, #56	@ 0x38
 80056f0:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80056f4:	491e      	ldr	r1, [pc, #120]	@ (8005770 <sync_fs+0xdc>)
 80056f6:	4618      	mov	r0, r3
 80056f8:	f7ff fd44 	bl	8005184 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	3338      	adds	r3, #56	@ 0x38
 8005700:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	699b      	ldr	r3, [r3, #24]
 8005708:	4619      	mov	r1, r3
 800570a:	4610      	mov	r0, r2
 800570c:	f7ff fd3a 	bl	8005184 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	3338      	adds	r3, #56	@ 0x38
 8005714:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	695b      	ldr	r3, [r3, #20]
 800571c:	4619      	mov	r1, r3
 800571e:	4610      	mov	r0, r2
 8005720:	f7ff fd30 	bl	8005184 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005728:	1c5a      	adds	r2, r3, #1
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	7858      	ldrb	r0, [r3, #1]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800573c:	2301      	movs	r3, #1
 800573e:	f7ff fc8d 	bl	800505c <disk_write>
			fs->fsi_flag = 0;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2200      	movs	r2, #0
 8005746:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	785b      	ldrb	r3, [r3, #1]
 800574c:	2200      	movs	r2, #0
 800574e:	2100      	movs	r1, #0
 8005750:	4618      	mov	r0, r3
 8005752:	f7ff fca3 	bl	800509c <disk_ioctl>
 8005756:	4603      	mov	r3, r0
 8005758:	2b00      	cmp	r3, #0
 800575a:	d001      	beq.n	8005760 <sync_fs+0xcc>
 800575c:	2301      	movs	r3, #1
 800575e:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8005760:	7bfb      	ldrb	r3, [r7, #15]
}
 8005762:	4618      	mov	r0, r3
 8005764:	3710      	adds	r7, #16
 8005766:	46bd      	mov	sp, r7
 8005768:	bd80      	pop	{r7, pc}
 800576a:	bf00      	nop
 800576c:	41615252 	.word	0x41615252
 8005770:	61417272 	.word	0x61417272

08005774 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8005774:	b480      	push	{r7}
 8005776:	b083      	sub	sp, #12
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
 800577c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	3b02      	subs	r3, #2
 8005782:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	69db      	ldr	r3, [r3, #28]
 8005788:	3b02      	subs	r3, #2
 800578a:	683a      	ldr	r2, [r7, #0]
 800578c:	429a      	cmp	r2, r3
 800578e:	d301      	bcc.n	8005794 <clust2sect+0x20>
 8005790:	2300      	movs	r3, #0
 8005792:	e008      	b.n	80057a6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	895b      	ldrh	r3, [r3, #10]
 8005798:	461a      	mov	r2, r3
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	fb03 f202 	mul.w	r2, r3, r2
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057a4:	4413      	add	r3, r2
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	370c      	adds	r7, #12
 80057aa:	46bd      	mov	sp, r7
 80057ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b0:	4770      	bx	lr

080057b2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80057b2:	b580      	push	{r7, lr}
 80057b4:	b086      	sub	sp, #24
 80057b6:	af00      	add	r7, sp, #0
 80057b8:	6078      	str	r0, [r7, #4]
 80057ba:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	d904      	bls.n	80057d2 <get_fat+0x20>
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	69db      	ldr	r3, [r3, #28]
 80057cc:	683a      	ldr	r2, [r7, #0]
 80057ce:	429a      	cmp	r2, r3
 80057d0:	d302      	bcc.n	80057d8 <get_fat+0x26>
		val = 1;	/* Internal error */
 80057d2:	2301      	movs	r3, #1
 80057d4:	617b      	str	r3, [r7, #20]
 80057d6:	e0ba      	b.n	800594e <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80057d8:	f04f 33ff 	mov.w	r3, #4294967295
 80057dc:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	781b      	ldrb	r3, [r3, #0]
 80057e2:	2b03      	cmp	r3, #3
 80057e4:	f000 8082 	beq.w	80058ec <get_fat+0x13a>
 80057e8:	2b03      	cmp	r3, #3
 80057ea:	f300 80a6 	bgt.w	800593a <get_fat+0x188>
 80057ee:	2b01      	cmp	r3, #1
 80057f0:	d002      	beq.n	80057f8 <get_fat+0x46>
 80057f2:	2b02      	cmp	r3, #2
 80057f4:	d055      	beq.n	80058a2 <get_fat+0xf0>
 80057f6:	e0a0      	b.n	800593a <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	60fb      	str	r3, [r7, #12]
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	085b      	lsrs	r3, r3, #1
 8005800:	68fa      	ldr	r2, [r7, #12]
 8005802:	4413      	add	r3, r2
 8005804:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005806:	693b      	ldr	r3, [r7, #16]
 8005808:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800580a:	693b      	ldr	r3, [r7, #16]
 800580c:	899b      	ldrh	r3, [r3, #12]
 800580e:	4619      	mov	r1, r3
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	fbb3 f3f1 	udiv	r3, r3, r1
 8005816:	4413      	add	r3, r2
 8005818:	4619      	mov	r1, r3
 800581a:	6938      	ldr	r0, [r7, #16]
 800581c:	f7ff ff0c 	bl	8005638 <move_window>
 8005820:	4603      	mov	r3, r0
 8005822:	2b00      	cmp	r3, #0
 8005824:	f040 808c 	bne.w	8005940 <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	1c5a      	adds	r2, r3, #1
 800582c:	60fa      	str	r2, [r7, #12]
 800582e:	693a      	ldr	r2, [r7, #16]
 8005830:	8992      	ldrh	r2, [r2, #12]
 8005832:	fbb3 f1f2 	udiv	r1, r3, r2
 8005836:	fb01 f202 	mul.w	r2, r1, r2
 800583a:	1a9b      	subs	r3, r3, r2
 800583c:	693a      	ldr	r2, [r7, #16]
 800583e:	4413      	add	r3, r2
 8005840:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005844:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800584a:	693b      	ldr	r3, [r7, #16]
 800584c:	899b      	ldrh	r3, [r3, #12]
 800584e:	4619      	mov	r1, r3
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	fbb3 f3f1 	udiv	r3, r3, r1
 8005856:	4413      	add	r3, r2
 8005858:	4619      	mov	r1, r3
 800585a:	6938      	ldr	r0, [r7, #16]
 800585c:	f7ff feec 	bl	8005638 <move_window>
 8005860:	4603      	mov	r3, r0
 8005862:	2b00      	cmp	r3, #0
 8005864:	d16e      	bne.n	8005944 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 8005866:	693b      	ldr	r3, [r7, #16]
 8005868:	899b      	ldrh	r3, [r3, #12]
 800586a:	461a      	mov	r2, r3
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	fbb3 f1f2 	udiv	r1, r3, r2
 8005872:	fb01 f202 	mul.w	r2, r1, r2
 8005876:	1a9b      	subs	r3, r3, r2
 8005878:	693a      	ldr	r2, [r7, #16]
 800587a:	4413      	add	r3, r2
 800587c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005880:	021b      	lsls	r3, r3, #8
 8005882:	68ba      	ldr	r2, [r7, #8]
 8005884:	4313      	orrs	r3, r2
 8005886:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	f003 0301 	and.w	r3, r3, #1
 800588e:	2b00      	cmp	r3, #0
 8005890:	d002      	beq.n	8005898 <get_fat+0xe6>
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	091b      	lsrs	r3, r3, #4
 8005896:	e002      	b.n	800589e <get_fat+0xec>
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800589e:	617b      	str	r3, [r7, #20]
			break;
 80058a0:	e055      	b.n	800594e <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80058a6:	693b      	ldr	r3, [r7, #16]
 80058a8:	899b      	ldrh	r3, [r3, #12]
 80058aa:	085b      	lsrs	r3, r3, #1
 80058ac:	b29b      	uxth	r3, r3
 80058ae:	4619      	mov	r1, r3
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80058b6:	4413      	add	r3, r2
 80058b8:	4619      	mov	r1, r3
 80058ba:	6938      	ldr	r0, [r7, #16]
 80058bc:	f7ff febc 	bl	8005638 <move_window>
 80058c0:	4603      	mov	r3, r0
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d140      	bne.n	8005948 <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80058c6:	693b      	ldr	r3, [r7, #16]
 80058c8:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	005b      	lsls	r3, r3, #1
 80058d0:	693a      	ldr	r2, [r7, #16]
 80058d2:	8992      	ldrh	r2, [r2, #12]
 80058d4:	fbb3 f0f2 	udiv	r0, r3, r2
 80058d8:	fb00 f202 	mul.w	r2, r0, r2
 80058dc:	1a9b      	subs	r3, r3, r2
 80058de:	440b      	add	r3, r1
 80058e0:	4618      	mov	r0, r3
 80058e2:	f7ff fbf9 	bl	80050d8 <ld_word>
 80058e6:	4603      	mov	r3, r0
 80058e8:	617b      	str	r3, [r7, #20]
			break;
 80058ea:	e030      	b.n	800594e <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80058ec:	693b      	ldr	r3, [r7, #16]
 80058ee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	899b      	ldrh	r3, [r3, #12]
 80058f4:	089b      	lsrs	r3, r3, #2
 80058f6:	b29b      	uxth	r3, r3
 80058f8:	4619      	mov	r1, r3
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	fbb3 f3f1 	udiv	r3, r3, r1
 8005900:	4413      	add	r3, r2
 8005902:	4619      	mov	r1, r3
 8005904:	6938      	ldr	r0, [r7, #16]
 8005906:	f7ff fe97 	bl	8005638 <move_window>
 800590a:	4603      	mov	r3, r0
 800590c:	2b00      	cmp	r3, #0
 800590e:	d11d      	bne.n	800594c <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8005910:	693b      	ldr	r3, [r7, #16]
 8005912:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	009b      	lsls	r3, r3, #2
 800591a:	693a      	ldr	r2, [r7, #16]
 800591c:	8992      	ldrh	r2, [r2, #12]
 800591e:	fbb3 f0f2 	udiv	r0, r3, r2
 8005922:	fb00 f202 	mul.w	r2, r0, r2
 8005926:	1a9b      	subs	r3, r3, r2
 8005928:	440b      	add	r3, r1
 800592a:	4618      	mov	r0, r3
 800592c:	f7ff fbec 	bl	8005108 <ld_dword>
 8005930:	4603      	mov	r3, r0
 8005932:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005936:	617b      	str	r3, [r7, #20]
			break;
 8005938:	e009      	b.n	800594e <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800593a:	2301      	movs	r3, #1
 800593c:	617b      	str	r3, [r7, #20]
 800593e:	e006      	b.n	800594e <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005940:	bf00      	nop
 8005942:	e004      	b.n	800594e <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005944:	bf00      	nop
 8005946:	e002      	b.n	800594e <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005948:	bf00      	nop
 800594a:	e000      	b.n	800594e <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800594c:	bf00      	nop
		}
	}

	return val;
 800594e:	697b      	ldr	r3, [r7, #20]
}
 8005950:	4618      	mov	r0, r3
 8005952:	3718      	adds	r7, #24
 8005954:	46bd      	mov	sp, r7
 8005956:	bd80      	pop	{r7, pc}

08005958 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8005958:	b590      	push	{r4, r7, lr}
 800595a:	b089      	sub	sp, #36	@ 0x24
 800595c:	af00      	add	r7, sp, #0
 800595e:	60f8      	str	r0, [r7, #12]
 8005960:	60b9      	str	r1, [r7, #8]
 8005962:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8005964:	2302      	movs	r3, #2
 8005966:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	2b01      	cmp	r3, #1
 800596c:	f240 8109 	bls.w	8005b82 <put_fat+0x22a>
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	69db      	ldr	r3, [r3, #28]
 8005974:	68ba      	ldr	r2, [r7, #8]
 8005976:	429a      	cmp	r2, r3
 8005978:	f080 8103 	bcs.w	8005b82 <put_fat+0x22a>
		switch (fs->fs_type) {
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	781b      	ldrb	r3, [r3, #0]
 8005980:	2b03      	cmp	r3, #3
 8005982:	f000 80b6 	beq.w	8005af2 <put_fat+0x19a>
 8005986:	2b03      	cmp	r3, #3
 8005988:	f300 80fb 	bgt.w	8005b82 <put_fat+0x22a>
 800598c:	2b01      	cmp	r3, #1
 800598e:	d003      	beq.n	8005998 <put_fat+0x40>
 8005990:	2b02      	cmp	r3, #2
 8005992:	f000 8083 	beq.w	8005a9c <put_fat+0x144>
 8005996:	e0f4      	b.n	8005b82 <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	61bb      	str	r3, [r7, #24]
 800599c:	69bb      	ldr	r3, [r7, #24]
 800599e:	085b      	lsrs	r3, r3, #1
 80059a0:	69ba      	ldr	r2, [r7, #24]
 80059a2:	4413      	add	r3, r2
 80059a4:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	899b      	ldrh	r3, [r3, #12]
 80059ae:	4619      	mov	r1, r3
 80059b0:	69bb      	ldr	r3, [r7, #24]
 80059b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80059b6:	4413      	add	r3, r2
 80059b8:	4619      	mov	r1, r3
 80059ba:	68f8      	ldr	r0, [r7, #12]
 80059bc:	f7ff fe3c 	bl	8005638 <move_window>
 80059c0:	4603      	mov	r3, r0
 80059c2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80059c4:	7ffb      	ldrb	r3, [r7, #31]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	f040 80d4 	bne.w	8005b74 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80059d2:	69bb      	ldr	r3, [r7, #24]
 80059d4:	1c5a      	adds	r2, r3, #1
 80059d6:	61ba      	str	r2, [r7, #24]
 80059d8:	68fa      	ldr	r2, [r7, #12]
 80059da:	8992      	ldrh	r2, [r2, #12]
 80059dc:	fbb3 f0f2 	udiv	r0, r3, r2
 80059e0:	fb00 f202 	mul.w	r2, r0, r2
 80059e4:	1a9b      	subs	r3, r3, r2
 80059e6:	440b      	add	r3, r1
 80059e8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	f003 0301 	and.w	r3, r3, #1
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d00d      	beq.n	8005a10 <put_fat+0xb8>
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	781b      	ldrb	r3, [r3, #0]
 80059f8:	b25b      	sxtb	r3, r3
 80059fa:	f003 030f 	and.w	r3, r3, #15
 80059fe:	b25a      	sxtb	r2, r3
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	b2db      	uxtb	r3, r3
 8005a04:	011b      	lsls	r3, r3, #4
 8005a06:	b25b      	sxtb	r3, r3
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	b25b      	sxtb	r3, r3
 8005a0c:	b2db      	uxtb	r3, r3
 8005a0e:	e001      	b.n	8005a14 <put_fat+0xbc>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	b2db      	uxtb	r3, r3
 8005a14:	697a      	ldr	r2, [r7, #20]
 8005a16:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	899b      	ldrh	r3, [r3, #12]
 8005a26:	4619      	mov	r1, r3
 8005a28:	69bb      	ldr	r3, [r7, #24]
 8005a2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8005a2e:	4413      	add	r3, r2
 8005a30:	4619      	mov	r1, r3
 8005a32:	68f8      	ldr	r0, [r7, #12]
 8005a34:	f7ff fe00 	bl	8005638 <move_window>
 8005a38:	4603      	mov	r3, r0
 8005a3a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005a3c:	7ffb      	ldrb	r3, [r7, #31]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	f040 809a 	bne.w	8005b78 <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	899b      	ldrh	r3, [r3, #12]
 8005a4e:	461a      	mov	r2, r3
 8005a50:	69bb      	ldr	r3, [r7, #24]
 8005a52:	fbb3 f0f2 	udiv	r0, r3, r2
 8005a56:	fb00 f202 	mul.w	r2, r0, r2
 8005a5a:	1a9b      	subs	r3, r3, r2
 8005a5c:	440b      	add	r3, r1
 8005a5e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	f003 0301 	and.w	r3, r3, #1
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d003      	beq.n	8005a72 <put_fat+0x11a>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	091b      	lsrs	r3, r3, #4
 8005a6e:	b2db      	uxtb	r3, r3
 8005a70:	e00e      	b.n	8005a90 <put_fat+0x138>
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	781b      	ldrb	r3, [r3, #0]
 8005a76:	b25b      	sxtb	r3, r3
 8005a78:	f023 030f 	bic.w	r3, r3, #15
 8005a7c:	b25a      	sxtb	r2, r3
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	0a1b      	lsrs	r3, r3, #8
 8005a82:	b25b      	sxtb	r3, r3
 8005a84:	f003 030f 	and.w	r3, r3, #15
 8005a88:	b25b      	sxtb	r3, r3
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	b25b      	sxtb	r3, r3
 8005a8e:	b2db      	uxtb	r3, r3
 8005a90:	697a      	ldr	r2, [r7, #20]
 8005a92:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2201      	movs	r2, #1
 8005a98:	70da      	strb	r2, [r3, #3]
			break;
 8005a9a:	e072      	b.n	8005b82 <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	899b      	ldrh	r3, [r3, #12]
 8005aa4:	085b      	lsrs	r3, r3, #1
 8005aa6:	b29b      	uxth	r3, r3
 8005aa8:	4619      	mov	r1, r3
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	fbb3 f3f1 	udiv	r3, r3, r1
 8005ab0:	4413      	add	r3, r2
 8005ab2:	4619      	mov	r1, r3
 8005ab4:	68f8      	ldr	r0, [r7, #12]
 8005ab6:	f7ff fdbf 	bl	8005638 <move_window>
 8005aba:	4603      	mov	r3, r0
 8005abc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005abe:	7ffb      	ldrb	r3, [r7, #31]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d15b      	bne.n	8005b7c <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005aca:	68bb      	ldr	r3, [r7, #8]
 8005acc:	005b      	lsls	r3, r3, #1
 8005ace:	68fa      	ldr	r2, [r7, #12]
 8005ad0:	8992      	ldrh	r2, [r2, #12]
 8005ad2:	fbb3 f0f2 	udiv	r0, r3, r2
 8005ad6:	fb00 f202 	mul.w	r2, r0, r2
 8005ada:	1a9b      	subs	r3, r3, r2
 8005adc:	440b      	add	r3, r1
 8005ade:	687a      	ldr	r2, [r7, #4]
 8005ae0:	b292      	uxth	r2, r2
 8005ae2:	4611      	mov	r1, r2
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	f7ff fb32 	bl	800514e <st_word>
			fs->wflag = 1;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2201      	movs	r2, #1
 8005aee:	70da      	strb	r2, [r3, #3]
			break;
 8005af0:	e047      	b.n	8005b82 <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	899b      	ldrh	r3, [r3, #12]
 8005afa:	089b      	lsrs	r3, r3, #2
 8005afc:	b29b      	uxth	r3, r3
 8005afe:	4619      	mov	r1, r3
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	fbb3 f3f1 	udiv	r3, r3, r1
 8005b06:	4413      	add	r3, r2
 8005b08:	4619      	mov	r1, r3
 8005b0a:	68f8      	ldr	r0, [r7, #12]
 8005b0c:	f7ff fd94 	bl	8005638 <move_window>
 8005b10:	4603      	mov	r3, r0
 8005b12:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005b14:	7ffb      	ldrb	r3, [r7, #31]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d132      	bne.n	8005b80 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	009b      	lsls	r3, r3, #2
 8005b2a:	68fa      	ldr	r2, [r7, #12]
 8005b2c:	8992      	ldrh	r2, [r2, #12]
 8005b2e:	fbb3 f0f2 	udiv	r0, r3, r2
 8005b32:	fb00 f202 	mul.w	r2, r0, r2
 8005b36:	1a9b      	subs	r3, r3, r2
 8005b38:	440b      	add	r3, r1
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	f7ff fae4 	bl	8005108 <ld_dword>
 8005b40:	4603      	mov	r3, r0
 8005b42:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8005b46:	4323      	orrs	r3, r4
 8005b48:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	009b      	lsls	r3, r3, #2
 8005b54:	68fa      	ldr	r2, [r7, #12]
 8005b56:	8992      	ldrh	r2, [r2, #12]
 8005b58:	fbb3 f0f2 	udiv	r0, r3, r2
 8005b5c:	fb00 f202 	mul.w	r2, r0, r2
 8005b60:	1a9b      	subs	r3, r3, r2
 8005b62:	440b      	add	r3, r1
 8005b64:	6879      	ldr	r1, [r7, #4]
 8005b66:	4618      	mov	r0, r3
 8005b68:	f7ff fb0c 	bl	8005184 <st_dword>
			fs->wflag = 1;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2201      	movs	r2, #1
 8005b70:	70da      	strb	r2, [r3, #3]
			break;
 8005b72:	e006      	b.n	8005b82 <put_fat+0x22a>
			if (res != FR_OK) break;
 8005b74:	bf00      	nop
 8005b76:	e004      	b.n	8005b82 <put_fat+0x22a>
			if (res != FR_OK) break;
 8005b78:	bf00      	nop
 8005b7a:	e002      	b.n	8005b82 <put_fat+0x22a>
			if (res != FR_OK) break;
 8005b7c:	bf00      	nop
 8005b7e:	e000      	b.n	8005b82 <put_fat+0x22a>
			if (res != FR_OK) break;
 8005b80:	bf00      	nop
		}
	}
	return res;
 8005b82:	7ffb      	ldrb	r3, [r7, #31]
}
 8005b84:	4618      	mov	r0, r3
 8005b86:	3724      	adds	r7, #36	@ 0x24
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	bd90      	pop	{r4, r7, pc}

08005b8c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b088      	sub	sp, #32
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	60f8      	str	r0, [r7, #12]
 8005b94:	60b9      	str	r1, [r7, #8]
 8005b96:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8005b98:	2300      	movs	r3, #0
 8005b9a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	d904      	bls.n	8005bb2 <remove_chain+0x26>
 8005ba8:	69bb      	ldr	r3, [r7, #24]
 8005baa:	69db      	ldr	r3, [r3, #28]
 8005bac:	68ba      	ldr	r2, [r7, #8]
 8005bae:	429a      	cmp	r2, r3
 8005bb0:	d301      	bcc.n	8005bb6 <remove_chain+0x2a>
 8005bb2:	2302      	movs	r3, #2
 8005bb4:	e04b      	b.n	8005c4e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d00c      	beq.n	8005bd6 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8005bbc:	f04f 32ff 	mov.w	r2, #4294967295
 8005bc0:	6879      	ldr	r1, [r7, #4]
 8005bc2:	69b8      	ldr	r0, [r7, #24]
 8005bc4:	f7ff fec8 	bl	8005958 <put_fat>
 8005bc8:	4603      	mov	r3, r0
 8005bca:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8005bcc:	7ffb      	ldrb	r3, [r7, #31]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d001      	beq.n	8005bd6 <remove_chain+0x4a>
 8005bd2:	7ffb      	ldrb	r3, [r7, #31]
 8005bd4:	e03b      	b.n	8005c4e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8005bd6:	68b9      	ldr	r1, [r7, #8]
 8005bd8:	68f8      	ldr	r0, [r7, #12]
 8005bda:	f7ff fdea 	bl	80057b2 <get_fat>
 8005bde:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8005be0:	697b      	ldr	r3, [r7, #20]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d031      	beq.n	8005c4a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	2b01      	cmp	r3, #1
 8005bea:	d101      	bne.n	8005bf0 <remove_chain+0x64>
 8005bec:	2302      	movs	r3, #2
 8005bee:	e02e      	b.n	8005c4e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bf6:	d101      	bne.n	8005bfc <remove_chain+0x70>
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	e028      	b.n	8005c4e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	68b9      	ldr	r1, [r7, #8]
 8005c00:	69b8      	ldr	r0, [r7, #24]
 8005c02:	f7ff fea9 	bl	8005958 <put_fat>
 8005c06:	4603      	mov	r3, r0
 8005c08:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8005c0a:	7ffb      	ldrb	r3, [r7, #31]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d001      	beq.n	8005c14 <remove_chain+0x88>
 8005c10:	7ffb      	ldrb	r3, [r7, #31]
 8005c12:	e01c      	b.n	8005c4e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8005c14:	69bb      	ldr	r3, [r7, #24]
 8005c16:	699a      	ldr	r2, [r3, #24]
 8005c18:	69bb      	ldr	r3, [r7, #24]
 8005c1a:	69db      	ldr	r3, [r3, #28]
 8005c1c:	3b02      	subs	r3, #2
 8005c1e:	429a      	cmp	r2, r3
 8005c20:	d20b      	bcs.n	8005c3a <remove_chain+0xae>
			fs->free_clst++;
 8005c22:	69bb      	ldr	r3, [r7, #24]
 8005c24:	699b      	ldr	r3, [r3, #24]
 8005c26:	1c5a      	adds	r2, r3, #1
 8005c28:	69bb      	ldr	r3, [r7, #24]
 8005c2a:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8005c2c:	69bb      	ldr	r3, [r7, #24]
 8005c2e:	791b      	ldrb	r3, [r3, #4]
 8005c30:	f043 0301 	orr.w	r3, r3, #1
 8005c34:	b2da      	uxtb	r2, r3
 8005c36:	69bb      	ldr	r3, [r7, #24]
 8005c38:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8005c3a:	697b      	ldr	r3, [r7, #20]
 8005c3c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8005c3e:	69bb      	ldr	r3, [r7, #24]
 8005c40:	69db      	ldr	r3, [r3, #28]
 8005c42:	68ba      	ldr	r2, [r7, #8]
 8005c44:	429a      	cmp	r2, r3
 8005c46:	d3c6      	bcc.n	8005bd6 <remove_chain+0x4a>
 8005c48:	e000      	b.n	8005c4c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8005c4a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8005c4c:	2300      	movs	r3, #0
}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	3720      	adds	r7, #32
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}

08005c56 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8005c56:	b580      	push	{r7, lr}
 8005c58:	b088      	sub	sp, #32
 8005c5a:	af00      	add	r7, sp, #0
 8005c5c:	6078      	str	r0, [r7, #4]
 8005c5e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d10d      	bne.n	8005c88 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8005c6c:	693b      	ldr	r3, [r7, #16]
 8005c6e:	695b      	ldr	r3, [r3, #20]
 8005c70:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8005c72:	69bb      	ldr	r3, [r7, #24]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d004      	beq.n	8005c82 <create_chain+0x2c>
 8005c78:	693b      	ldr	r3, [r7, #16]
 8005c7a:	69db      	ldr	r3, [r3, #28]
 8005c7c:	69ba      	ldr	r2, [r7, #24]
 8005c7e:	429a      	cmp	r2, r3
 8005c80:	d31b      	bcc.n	8005cba <create_chain+0x64>
 8005c82:	2301      	movs	r3, #1
 8005c84:	61bb      	str	r3, [r7, #24]
 8005c86:	e018      	b.n	8005cba <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8005c88:	6839      	ldr	r1, [r7, #0]
 8005c8a:	6878      	ldr	r0, [r7, #4]
 8005c8c:	f7ff fd91 	bl	80057b2 <get_fat>
 8005c90:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	2b01      	cmp	r3, #1
 8005c96:	d801      	bhi.n	8005c9c <create_chain+0x46>
 8005c98:	2301      	movs	r3, #1
 8005c9a:	e070      	b.n	8005d7e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ca2:	d101      	bne.n	8005ca8 <create_chain+0x52>
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	e06a      	b.n	8005d7e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8005ca8:	693b      	ldr	r3, [r7, #16]
 8005caa:	69db      	ldr	r3, [r3, #28]
 8005cac:	68fa      	ldr	r2, [r7, #12]
 8005cae:	429a      	cmp	r2, r3
 8005cb0:	d201      	bcs.n	8005cb6 <create_chain+0x60>
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	e063      	b.n	8005d7e <create_chain+0x128>
		scl = clst;
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8005cba:	69bb      	ldr	r3, [r7, #24]
 8005cbc:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8005cbe:	69fb      	ldr	r3, [r7, #28]
 8005cc0:	3301      	adds	r3, #1
 8005cc2:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8005cc4:	693b      	ldr	r3, [r7, #16]
 8005cc6:	69db      	ldr	r3, [r3, #28]
 8005cc8:	69fa      	ldr	r2, [r7, #28]
 8005cca:	429a      	cmp	r2, r3
 8005ccc:	d307      	bcc.n	8005cde <create_chain+0x88>
				ncl = 2;
 8005cce:	2302      	movs	r3, #2
 8005cd0:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8005cd2:	69fa      	ldr	r2, [r7, #28]
 8005cd4:	69bb      	ldr	r3, [r7, #24]
 8005cd6:	429a      	cmp	r2, r3
 8005cd8:	d901      	bls.n	8005cde <create_chain+0x88>
 8005cda:	2300      	movs	r3, #0
 8005cdc:	e04f      	b.n	8005d7e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8005cde:	69f9      	ldr	r1, [r7, #28]
 8005ce0:	6878      	ldr	r0, [r7, #4]
 8005ce2:	f7ff fd66 	bl	80057b2 <get_fat>
 8005ce6:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d00e      	beq.n	8005d0c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2b01      	cmp	r3, #1
 8005cf2:	d003      	beq.n	8005cfc <create_chain+0xa6>
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cfa:	d101      	bne.n	8005d00 <create_chain+0xaa>
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	e03e      	b.n	8005d7e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8005d00:	69fa      	ldr	r2, [r7, #28]
 8005d02:	69bb      	ldr	r3, [r7, #24]
 8005d04:	429a      	cmp	r2, r3
 8005d06:	d1da      	bne.n	8005cbe <create_chain+0x68>
 8005d08:	2300      	movs	r3, #0
 8005d0a:	e038      	b.n	8005d7e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8005d0c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8005d0e:	f04f 32ff 	mov.w	r2, #4294967295
 8005d12:	69f9      	ldr	r1, [r7, #28]
 8005d14:	6938      	ldr	r0, [r7, #16]
 8005d16:	f7ff fe1f 	bl	8005958 <put_fat>
 8005d1a:	4603      	mov	r3, r0
 8005d1c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8005d1e:	7dfb      	ldrb	r3, [r7, #23]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d109      	bne.n	8005d38 <create_chain+0xe2>
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d006      	beq.n	8005d38 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8005d2a:	69fa      	ldr	r2, [r7, #28]
 8005d2c:	6839      	ldr	r1, [r7, #0]
 8005d2e:	6938      	ldr	r0, [r7, #16]
 8005d30:	f7ff fe12 	bl	8005958 <put_fat>
 8005d34:	4603      	mov	r3, r0
 8005d36:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8005d38:	7dfb      	ldrb	r3, [r7, #23]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d116      	bne.n	8005d6c <create_chain+0x116>
		fs->last_clst = ncl;
 8005d3e:	693b      	ldr	r3, [r7, #16]
 8005d40:	69fa      	ldr	r2, [r7, #28]
 8005d42:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8005d44:	693b      	ldr	r3, [r7, #16]
 8005d46:	699a      	ldr	r2, [r3, #24]
 8005d48:	693b      	ldr	r3, [r7, #16]
 8005d4a:	69db      	ldr	r3, [r3, #28]
 8005d4c:	3b02      	subs	r3, #2
 8005d4e:	429a      	cmp	r2, r3
 8005d50:	d804      	bhi.n	8005d5c <create_chain+0x106>
 8005d52:	693b      	ldr	r3, [r7, #16]
 8005d54:	699b      	ldr	r3, [r3, #24]
 8005d56:	1e5a      	subs	r2, r3, #1
 8005d58:	693b      	ldr	r3, [r7, #16]
 8005d5a:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8005d5c:	693b      	ldr	r3, [r7, #16]
 8005d5e:	791b      	ldrb	r3, [r3, #4]
 8005d60:	f043 0301 	orr.w	r3, r3, #1
 8005d64:	b2da      	uxtb	r2, r3
 8005d66:	693b      	ldr	r3, [r7, #16]
 8005d68:	711a      	strb	r2, [r3, #4]
 8005d6a:	e007      	b.n	8005d7c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8005d6c:	7dfb      	ldrb	r3, [r7, #23]
 8005d6e:	2b01      	cmp	r3, #1
 8005d70:	d102      	bne.n	8005d78 <create_chain+0x122>
 8005d72:	f04f 33ff 	mov.w	r3, #4294967295
 8005d76:	e000      	b.n	8005d7a <create_chain+0x124>
 8005d78:	2301      	movs	r3, #1
 8005d7a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8005d7c:	69fb      	ldr	r3, [r7, #28]
}
 8005d7e:	4618      	mov	r0, r3
 8005d80:	3720      	adds	r7, #32
 8005d82:	46bd      	mov	sp, r7
 8005d84:	bd80      	pop	{r7, pc}

08005d86 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8005d86:	b480      	push	{r7}
 8005d88:	b087      	sub	sp, #28
 8005d8a:	af00      	add	r7, sp, #0
 8005d8c:	6078      	str	r0, [r7, #4]
 8005d8e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d9a:	3304      	adds	r3, #4
 8005d9c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	899b      	ldrh	r3, [r3, #12]
 8005da2:	461a      	mov	r2, r3
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	fbb3 f3f2 	udiv	r3, r3, r2
 8005daa:	68fa      	ldr	r2, [r7, #12]
 8005dac:	8952      	ldrh	r2, [r2, #10]
 8005dae:	fbb3 f3f2 	udiv	r3, r3, r2
 8005db2:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8005db4:	693b      	ldr	r3, [r7, #16]
 8005db6:	1d1a      	adds	r2, r3, #4
 8005db8:	613a      	str	r2, [r7, #16]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8005dbe:	68bb      	ldr	r3, [r7, #8]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d101      	bne.n	8005dc8 <clmt_clust+0x42>
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	e010      	b.n	8005dea <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8005dc8:	697a      	ldr	r2, [r7, #20]
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	429a      	cmp	r2, r3
 8005dce:	d307      	bcc.n	8005de0 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8005dd0:	697a      	ldr	r2, [r7, #20]
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	1ad3      	subs	r3, r2, r3
 8005dd6:	617b      	str	r3, [r7, #20]
 8005dd8:	693b      	ldr	r3, [r7, #16]
 8005dda:	3304      	adds	r3, #4
 8005ddc:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8005dde:	e7e9      	b.n	8005db4 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8005de0:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8005de2:	693b      	ldr	r3, [r7, #16]
 8005de4:	681a      	ldr	r2, [r3, #0]
 8005de6:	697b      	ldr	r3, [r7, #20]
 8005de8:	4413      	add	r3, r2
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	371c      	adds	r7, #28
 8005dee:	46bd      	mov	sp, r7
 8005df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df4:	4770      	bx	lr

08005df6 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8005df6:	b580      	push	{r7, lr}
 8005df8:	b086      	sub	sp, #24
 8005dfa:	af00      	add	r7, sp, #0
 8005dfc:	6078      	str	r0, [r7, #4]
 8005dfe:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005e0c:	d204      	bcs.n	8005e18 <dir_sdi+0x22>
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	f003 031f 	and.w	r3, r3, #31
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d001      	beq.n	8005e1c <dir_sdi+0x26>
		return FR_INT_ERR;
 8005e18:	2302      	movs	r3, #2
 8005e1a:	e071      	b.n	8005f00 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	683a      	ldr	r2, [r7, #0]
 8005e20:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	689b      	ldr	r3, [r3, #8]
 8005e26:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8005e28:	697b      	ldr	r3, [r7, #20]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d106      	bne.n	8005e3c <dir_sdi+0x46>
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	781b      	ldrb	r3, [r3, #0]
 8005e32:	2b02      	cmp	r3, #2
 8005e34:	d902      	bls.n	8005e3c <dir_sdi+0x46>
		clst = fs->dirbase;
 8005e36:	693b      	ldr	r3, [r7, #16]
 8005e38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e3a:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8005e3c:	697b      	ldr	r3, [r7, #20]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d10c      	bne.n	8005e5c <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	095b      	lsrs	r3, r3, #5
 8005e46:	693a      	ldr	r2, [r7, #16]
 8005e48:	8912      	ldrh	r2, [r2, #8]
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d301      	bcc.n	8005e52 <dir_sdi+0x5c>
 8005e4e:	2302      	movs	r3, #2
 8005e50:	e056      	b.n	8005f00 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8005e52:	693b      	ldr	r3, [r7, #16]
 8005e54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	61da      	str	r2, [r3, #28]
 8005e5a:	e02d      	b.n	8005eb8 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8005e5c:	693b      	ldr	r3, [r7, #16]
 8005e5e:	895b      	ldrh	r3, [r3, #10]
 8005e60:	461a      	mov	r2, r3
 8005e62:	693b      	ldr	r3, [r7, #16]
 8005e64:	899b      	ldrh	r3, [r3, #12]
 8005e66:	fb02 f303 	mul.w	r3, r2, r3
 8005e6a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005e6c:	e019      	b.n	8005ea2 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6979      	ldr	r1, [r7, #20]
 8005e72:	4618      	mov	r0, r3
 8005e74:	f7ff fc9d 	bl	80057b2 <get_fat>
 8005e78:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005e7a:	697b      	ldr	r3, [r7, #20]
 8005e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e80:	d101      	bne.n	8005e86 <dir_sdi+0x90>
 8005e82:	2301      	movs	r3, #1
 8005e84:	e03c      	b.n	8005f00 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	2b01      	cmp	r3, #1
 8005e8a:	d904      	bls.n	8005e96 <dir_sdi+0xa0>
 8005e8c:	693b      	ldr	r3, [r7, #16]
 8005e8e:	69db      	ldr	r3, [r3, #28]
 8005e90:	697a      	ldr	r2, [r7, #20]
 8005e92:	429a      	cmp	r2, r3
 8005e94:	d301      	bcc.n	8005e9a <dir_sdi+0xa4>
 8005e96:	2302      	movs	r3, #2
 8005e98:	e032      	b.n	8005f00 <dir_sdi+0x10a>
			ofs -= csz;
 8005e9a:	683a      	ldr	r2, [r7, #0]
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	1ad3      	subs	r3, r2, r3
 8005ea0:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005ea2:	683a      	ldr	r2, [r7, #0]
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	429a      	cmp	r2, r3
 8005ea8:	d2e1      	bcs.n	8005e6e <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8005eaa:	6979      	ldr	r1, [r7, #20]
 8005eac:	6938      	ldr	r0, [r7, #16]
 8005eae:	f7ff fc61 	bl	8005774 <clust2sect>
 8005eb2:	4602      	mov	r2, r0
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	697a      	ldr	r2, [r7, #20]
 8005ebc:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	69db      	ldr	r3, [r3, #28]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d101      	bne.n	8005eca <dir_sdi+0xd4>
 8005ec6:	2302      	movs	r3, #2
 8005ec8:	e01a      	b.n	8005f00 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	69da      	ldr	r2, [r3, #28]
 8005ece:	693b      	ldr	r3, [r7, #16]
 8005ed0:	899b      	ldrh	r3, [r3, #12]
 8005ed2:	4619      	mov	r1, r3
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	fbb3 f3f1 	udiv	r3, r3, r1
 8005eda:	441a      	add	r2, r3
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8005ee0:	693b      	ldr	r3, [r7, #16]
 8005ee2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	899b      	ldrh	r3, [r3, #12]
 8005eea:	461a      	mov	r2, r3
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	fbb3 f0f2 	udiv	r0, r3, r2
 8005ef2:	fb00 f202 	mul.w	r2, r0, r2
 8005ef6:	1a9b      	subs	r3, r3, r2
 8005ef8:	18ca      	adds	r2, r1, r3
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8005efe:	2300      	movs	r3, #0
}
 8005f00:	4618      	mov	r0, r3
 8005f02:	3718      	adds	r7, #24
 8005f04:	46bd      	mov	sp, r7
 8005f06:	bd80      	pop	{r7, pc}

08005f08 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b086      	sub	sp, #24
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
 8005f10:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	695b      	ldr	r3, [r3, #20]
 8005f1c:	3320      	adds	r3, #32
 8005f1e:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	69db      	ldr	r3, [r3, #28]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d003      	beq.n	8005f30 <dir_next+0x28>
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005f2e:	d301      	bcc.n	8005f34 <dir_next+0x2c>
 8005f30:	2304      	movs	r3, #4
 8005f32:	e0bb      	b.n	80060ac <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	899b      	ldrh	r3, [r3, #12]
 8005f38:	461a      	mov	r2, r3
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	fbb3 f1f2 	udiv	r1, r3, r2
 8005f40:	fb01 f202 	mul.w	r2, r1, r2
 8005f44:	1a9b      	subs	r3, r3, r2
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	f040 809d 	bne.w	8006086 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	69db      	ldr	r3, [r3, #28]
 8005f50:	1c5a      	adds	r2, r3, #1
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	699b      	ldr	r3, [r3, #24]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d10b      	bne.n	8005f76 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	095b      	lsrs	r3, r3, #5
 8005f62:	68fa      	ldr	r2, [r7, #12]
 8005f64:	8912      	ldrh	r2, [r2, #8]
 8005f66:	4293      	cmp	r3, r2
 8005f68:	f0c0 808d 	bcc.w	8006086 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	61da      	str	r2, [r3, #28]
 8005f72:	2304      	movs	r3, #4
 8005f74:	e09a      	b.n	80060ac <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	899b      	ldrh	r3, [r3, #12]
 8005f7a:	461a      	mov	r2, r3
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	fbb3 f3f2 	udiv	r3, r3, r2
 8005f82:	68fa      	ldr	r2, [r7, #12]
 8005f84:	8952      	ldrh	r2, [r2, #10]
 8005f86:	3a01      	subs	r2, #1
 8005f88:	4013      	ands	r3, r2
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d17b      	bne.n	8006086 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8005f8e:	687a      	ldr	r2, [r7, #4]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	699b      	ldr	r3, [r3, #24]
 8005f94:	4619      	mov	r1, r3
 8005f96:	4610      	mov	r0, r2
 8005f98:	f7ff fc0b 	bl	80057b2 <get_fat>
 8005f9c:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8005f9e:	697b      	ldr	r3, [r7, #20]
 8005fa0:	2b01      	cmp	r3, #1
 8005fa2:	d801      	bhi.n	8005fa8 <dir_next+0xa0>
 8005fa4:	2302      	movs	r3, #2
 8005fa6:	e081      	b.n	80060ac <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8005fa8:	697b      	ldr	r3, [r7, #20]
 8005faa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fae:	d101      	bne.n	8005fb4 <dir_next+0xac>
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	e07b      	b.n	80060ac <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	69db      	ldr	r3, [r3, #28]
 8005fb8:	697a      	ldr	r2, [r7, #20]
 8005fba:	429a      	cmp	r2, r3
 8005fbc:	d359      	bcc.n	8006072 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d104      	bne.n	8005fce <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	61da      	str	r2, [r3, #28]
 8005fca:	2304      	movs	r3, #4
 8005fcc:	e06e      	b.n	80060ac <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8005fce:	687a      	ldr	r2, [r7, #4]
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	699b      	ldr	r3, [r3, #24]
 8005fd4:	4619      	mov	r1, r3
 8005fd6:	4610      	mov	r0, r2
 8005fd8:	f7ff fe3d 	bl	8005c56 <create_chain>
 8005fdc:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d101      	bne.n	8005fe8 <dir_next+0xe0>
 8005fe4:	2307      	movs	r3, #7
 8005fe6:	e061      	b.n	80060ac <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8005fe8:	697b      	ldr	r3, [r7, #20]
 8005fea:	2b01      	cmp	r3, #1
 8005fec:	d101      	bne.n	8005ff2 <dir_next+0xea>
 8005fee:	2302      	movs	r3, #2
 8005ff0:	e05c      	b.n	80060ac <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005ff2:	697b      	ldr	r3, [r7, #20]
 8005ff4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ff8:	d101      	bne.n	8005ffe <dir_next+0xf6>
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	e056      	b.n	80060ac <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8005ffe:	68f8      	ldr	r0, [r7, #12]
 8006000:	f7ff fad6 	bl	80055b0 <sync_window>
 8006004:	4603      	mov	r3, r0
 8006006:	2b00      	cmp	r3, #0
 8006008:	d001      	beq.n	800600e <dir_next+0x106>
 800600a:	2301      	movs	r3, #1
 800600c:	e04e      	b.n	80060ac <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	899b      	ldrh	r3, [r3, #12]
 8006018:	461a      	mov	r2, r3
 800601a:	2100      	movs	r1, #0
 800601c:	f7ff f8ff 	bl	800521e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8006020:	2300      	movs	r3, #0
 8006022:	613b      	str	r3, [r7, #16]
 8006024:	6979      	ldr	r1, [r7, #20]
 8006026:	68f8      	ldr	r0, [r7, #12]
 8006028:	f7ff fba4 	bl	8005774 <clust2sect>
 800602c:	4602      	mov	r2, r0
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	635a      	str	r2, [r3, #52]	@ 0x34
 8006032:	e012      	b.n	800605a <dir_next+0x152>
						fs->wflag = 1;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	2201      	movs	r2, #1
 8006038:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800603a:	68f8      	ldr	r0, [r7, #12]
 800603c:	f7ff fab8 	bl	80055b0 <sync_window>
 8006040:	4603      	mov	r3, r0
 8006042:	2b00      	cmp	r3, #0
 8006044:	d001      	beq.n	800604a <dir_next+0x142>
 8006046:	2301      	movs	r3, #1
 8006048:	e030      	b.n	80060ac <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800604a:	693b      	ldr	r3, [r7, #16]
 800604c:	3301      	adds	r3, #1
 800604e:	613b      	str	r3, [r7, #16]
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006054:	1c5a      	adds	r2, r3, #1
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	635a      	str	r2, [r3, #52]	@ 0x34
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	895b      	ldrh	r3, [r3, #10]
 800605e:	461a      	mov	r2, r3
 8006060:	693b      	ldr	r3, [r7, #16]
 8006062:	4293      	cmp	r3, r2
 8006064:	d3e6      	bcc.n	8006034 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800606a:	693b      	ldr	r3, [r7, #16]
 800606c:	1ad2      	subs	r2, r2, r3
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	697a      	ldr	r2, [r7, #20]
 8006076:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8006078:	6979      	ldr	r1, [r7, #20]
 800607a:	68f8      	ldr	r0, [r7, #12]
 800607c:	f7ff fb7a 	bl	8005774 <clust2sect>
 8006080:	4602      	mov	r2, r0
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	68ba      	ldr	r2, [r7, #8]
 800608a:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	899b      	ldrh	r3, [r3, #12]
 8006096:	461a      	mov	r2, r3
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	fbb3 f0f2 	udiv	r0, r3, r2
 800609e:	fb00 f202 	mul.w	r2, r0, r2
 80060a2:	1a9b      	subs	r3, r3, r2
 80060a4:	18ca      	adds	r2, r1, r3
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80060aa:	2300      	movs	r3, #0
}
 80060ac:	4618      	mov	r0, r3
 80060ae:	3718      	adds	r7, #24
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd80      	pop	{r7, pc}

080060b4 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b086      	sub	sp, #24
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
 80060bc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80060c4:	2100      	movs	r1, #0
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f7ff fe95 	bl	8005df6 <dir_sdi>
 80060cc:	4603      	mov	r3, r0
 80060ce:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80060d0:	7dfb      	ldrb	r3, [r7, #23]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d12b      	bne.n	800612e <dir_alloc+0x7a>
		n = 0;
 80060d6:	2300      	movs	r3, #0
 80060d8:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	69db      	ldr	r3, [r3, #28]
 80060de:	4619      	mov	r1, r3
 80060e0:	68f8      	ldr	r0, [r7, #12]
 80060e2:	f7ff faa9 	bl	8005638 <move_window>
 80060e6:	4603      	mov	r3, r0
 80060e8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80060ea:	7dfb      	ldrb	r3, [r7, #23]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d11d      	bne.n	800612c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6a1b      	ldr	r3, [r3, #32]
 80060f4:	781b      	ldrb	r3, [r3, #0]
 80060f6:	2be5      	cmp	r3, #229	@ 0xe5
 80060f8:	d004      	beq.n	8006104 <dir_alloc+0x50>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6a1b      	ldr	r3, [r3, #32]
 80060fe:	781b      	ldrb	r3, [r3, #0]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d107      	bne.n	8006114 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	3301      	adds	r3, #1
 8006108:	613b      	str	r3, [r7, #16]
 800610a:	693a      	ldr	r2, [r7, #16]
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	429a      	cmp	r2, r3
 8006110:	d102      	bne.n	8006118 <dir_alloc+0x64>
 8006112:	e00c      	b.n	800612e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8006114:	2300      	movs	r3, #0
 8006116:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8006118:	2101      	movs	r1, #1
 800611a:	6878      	ldr	r0, [r7, #4]
 800611c:	f7ff fef4 	bl	8005f08 <dir_next>
 8006120:	4603      	mov	r3, r0
 8006122:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8006124:	7dfb      	ldrb	r3, [r7, #23]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d0d7      	beq.n	80060da <dir_alloc+0x26>
 800612a:	e000      	b.n	800612e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800612c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800612e:	7dfb      	ldrb	r3, [r7, #23]
 8006130:	2b04      	cmp	r3, #4
 8006132:	d101      	bne.n	8006138 <dir_alloc+0x84>
 8006134:	2307      	movs	r3, #7
 8006136:	75fb      	strb	r3, [r7, #23]
	return res;
 8006138:	7dfb      	ldrb	r3, [r7, #23]
}
 800613a:	4618      	mov	r0, r3
 800613c:	3718      	adds	r7, #24
 800613e:	46bd      	mov	sp, r7
 8006140:	bd80      	pop	{r7, pc}

08006142 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8006142:	b580      	push	{r7, lr}
 8006144:	b084      	sub	sp, #16
 8006146:	af00      	add	r7, sp, #0
 8006148:	6078      	str	r0, [r7, #4]
 800614a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	331a      	adds	r3, #26
 8006150:	4618      	mov	r0, r3
 8006152:	f7fe ffc1 	bl	80050d8 <ld_word>
 8006156:	4603      	mov	r3, r0
 8006158:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	781b      	ldrb	r3, [r3, #0]
 800615e:	2b03      	cmp	r3, #3
 8006160:	d109      	bne.n	8006176 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	3314      	adds	r3, #20
 8006166:	4618      	mov	r0, r3
 8006168:	f7fe ffb6 	bl	80050d8 <ld_word>
 800616c:	4603      	mov	r3, r0
 800616e:	041b      	lsls	r3, r3, #16
 8006170:	68fa      	ldr	r2, [r7, #12]
 8006172:	4313      	orrs	r3, r2
 8006174:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8006176:	68fb      	ldr	r3, [r7, #12]
}
 8006178:	4618      	mov	r0, r3
 800617a:	3710      	adds	r7, #16
 800617c:	46bd      	mov	sp, r7
 800617e:	bd80      	pop	{r7, pc}

08006180 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b084      	sub	sp, #16
 8006184:	af00      	add	r7, sp, #0
 8006186:	60f8      	str	r0, [r7, #12]
 8006188:	60b9      	str	r1, [r7, #8]
 800618a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800618c:	68bb      	ldr	r3, [r7, #8]
 800618e:	331a      	adds	r3, #26
 8006190:	687a      	ldr	r2, [r7, #4]
 8006192:	b292      	uxth	r2, r2
 8006194:	4611      	mov	r1, r2
 8006196:	4618      	mov	r0, r3
 8006198:	f7fe ffd9 	bl	800514e <st_word>
	if (fs->fs_type == FS_FAT32) {
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	781b      	ldrb	r3, [r3, #0]
 80061a0:	2b03      	cmp	r3, #3
 80061a2:	d109      	bne.n	80061b8 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	f103 0214 	add.w	r2, r3, #20
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	0c1b      	lsrs	r3, r3, #16
 80061ae:	b29b      	uxth	r3, r3
 80061b0:	4619      	mov	r1, r3
 80061b2:	4610      	mov	r0, r2
 80061b4:	f7fe ffcb 	bl	800514e <st_word>
	}
}
 80061b8:	bf00      	nop
 80061ba:	3710      	adds	r7, #16
 80061bc:	46bd      	mov	sp, r7
 80061be:	bd80      	pop	{r7, pc}

080061c0 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 80061c0:	b590      	push	{r4, r7, lr}
 80061c2:	b087      	sub	sp, #28
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
 80061c8:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	331a      	adds	r3, #26
 80061ce:	4618      	mov	r0, r3
 80061d0:	f7fe ff82 	bl	80050d8 <ld_word>
 80061d4:	4603      	mov	r3, r0
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d001      	beq.n	80061de <cmp_lfn+0x1e>
 80061da:	2300      	movs	r3, #0
 80061dc:	e059      	b.n	8006292 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	781b      	ldrb	r3, [r3, #0]
 80061e2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80061e6:	1e5a      	subs	r2, r3, #1
 80061e8:	4613      	mov	r3, r2
 80061ea:	005b      	lsls	r3, r3, #1
 80061ec:	4413      	add	r3, r2
 80061ee:	009b      	lsls	r3, r3, #2
 80061f0:	4413      	add	r3, r2
 80061f2:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80061f4:	2301      	movs	r3, #1
 80061f6:	81fb      	strh	r3, [r7, #14]
 80061f8:	2300      	movs	r3, #0
 80061fa:	613b      	str	r3, [r7, #16]
 80061fc:	e033      	b.n	8006266 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80061fe:	4a27      	ldr	r2, [pc, #156]	@ (800629c <cmp_lfn+0xdc>)
 8006200:	693b      	ldr	r3, [r7, #16]
 8006202:	4413      	add	r3, r2
 8006204:	781b      	ldrb	r3, [r3, #0]
 8006206:	461a      	mov	r2, r3
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	4413      	add	r3, r2
 800620c:	4618      	mov	r0, r3
 800620e:	f7fe ff63 	bl	80050d8 <ld_word>
 8006212:	4603      	mov	r3, r0
 8006214:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8006216:	89fb      	ldrh	r3, [r7, #14]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d01a      	beq.n	8006252 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800621c:	697b      	ldr	r3, [r7, #20]
 800621e:	2bfe      	cmp	r3, #254	@ 0xfe
 8006220:	d812      	bhi.n	8006248 <cmp_lfn+0x88>
 8006222:	89bb      	ldrh	r3, [r7, #12]
 8006224:	4618      	mov	r0, r3
 8006226:	f001 fd7b 	bl	8007d20 <ff_wtoupper>
 800622a:	4603      	mov	r3, r0
 800622c:	461c      	mov	r4, r3
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	1c5a      	adds	r2, r3, #1
 8006232:	617a      	str	r2, [r7, #20]
 8006234:	005b      	lsls	r3, r3, #1
 8006236:	687a      	ldr	r2, [r7, #4]
 8006238:	4413      	add	r3, r2
 800623a:	881b      	ldrh	r3, [r3, #0]
 800623c:	4618      	mov	r0, r3
 800623e:	f001 fd6f 	bl	8007d20 <ff_wtoupper>
 8006242:	4603      	mov	r3, r0
 8006244:	429c      	cmp	r4, r3
 8006246:	d001      	beq.n	800624c <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8006248:	2300      	movs	r3, #0
 800624a:	e022      	b.n	8006292 <cmp_lfn+0xd2>
			}
			wc = uc;
 800624c:	89bb      	ldrh	r3, [r7, #12]
 800624e:	81fb      	strh	r3, [r7, #14]
 8006250:	e006      	b.n	8006260 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8006252:	89bb      	ldrh	r3, [r7, #12]
 8006254:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006258:	4293      	cmp	r3, r2
 800625a:	d001      	beq.n	8006260 <cmp_lfn+0xa0>
 800625c:	2300      	movs	r3, #0
 800625e:	e018      	b.n	8006292 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	3301      	adds	r3, #1
 8006264:	613b      	str	r3, [r7, #16]
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	2b0c      	cmp	r3, #12
 800626a:	d9c8      	bls.n	80061fe <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	781b      	ldrb	r3, [r3, #0]
 8006270:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006274:	2b00      	cmp	r3, #0
 8006276:	d00b      	beq.n	8006290 <cmp_lfn+0xd0>
 8006278:	89fb      	ldrh	r3, [r7, #14]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d008      	beq.n	8006290 <cmp_lfn+0xd0>
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	005b      	lsls	r3, r3, #1
 8006282:	687a      	ldr	r2, [r7, #4]
 8006284:	4413      	add	r3, r2
 8006286:	881b      	ldrh	r3, [r3, #0]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d001      	beq.n	8006290 <cmp_lfn+0xd0>
 800628c:	2300      	movs	r3, #0
 800628e:	e000      	b.n	8006292 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8006290:	2301      	movs	r3, #1
}
 8006292:	4618      	mov	r0, r3
 8006294:	371c      	adds	r7, #28
 8006296:	46bd      	mov	sp, r7
 8006298:	bd90      	pop	{r4, r7, pc}
 800629a:	bf00      	nop
 800629c:	08008030 	.word	0x08008030

080062a0 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b088      	sub	sp, #32
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	60f8      	str	r0, [r7, #12]
 80062a8:	60b9      	str	r1, [r7, #8]
 80062aa:	4611      	mov	r1, r2
 80062ac:	461a      	mov	r2, r3
 80062ae:	460b      	mov	r3, r1
 80062b0:	71fb      	strb	r3, [r7, #7]
 80062b2:	4613      	mov	r3, r2
 80062b4:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 80062b6:	68bb      	ldr	r3, [r7, #8]
 80062b8:	330d      	adds	r3, #13
 80062ba:	79ba      	ldrb	r2, [r7, #6]
 80062bc:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80062be:	68bb      	ldr	r3, [r7, #8]
 80062c0:	330b      	adds	r3, #11
 80062c2:	220f      	movs	r2, #15
 80062c4:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	330c      	adds	r3, #12
 80062ca:	2200      	movs	r2, #0
 80062cc:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	331a      	adds	r3, #26
 80062d2:	2100      	movs	r1, #0
 80062d4:	4618      	mov	r0, r3
 80062d6:	f7fe ff3a 	bl	800514e <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80062da:	79fb      	ldrb	r3, [r7, #7]
 80062dc:	1e5a      	subs	r2, r3, #1
 80062de:	4613      	mov	r3, r2
 80062e0:	005b      	lsls	r3, r3, #1
 80062e2:	4413      	add	r3, r2
 80062e4:	009b      	lsls	r3, r3, #2
 80062e6:	4413      	add	r3, r2
 80062e8:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 80062ea:	2300      	movs	r3, #0
 80062ec:	82fb      	strh	r3, [r7, #22]
 80062ee:	2300      	movs	r3, #0
 80062f0:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 80062f2:	8afb      	ldrh	r3, [r7, #22]
 80062f4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80062f8:	4293      	cmp	r3, r2
 80062fa:	d007      	beq.n	800630c <put_lfn+0x6c>
 80062fc:	69fb      	ldr	r3, [r7, #28]
 80062fe:	1c5a      	adds	r2, r3, #1
 8006300:	61fa      	str	r2, [r7, #28]
 8006302:	005b      	lsls	r3, r3, #1
 8006304:	68fa      	ldr	r2, [r7, #12]
 8006306:	4413      	add	r3, r2
 8006308:	881b      	ldrh	r3, [r3, #0]
 800630a:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800630c:	4a17      	ldr	r2, [pc, #92]	@ (800636c <put_lfn+0xcc>)
 800630e:	69bb      	ldr	r3, [r7, #24]
 8006310:	4413      	add	r3, r2
 8006312:	781b      	ldrb	r3, [r3, #0]
 8006314:	461a      	mov	r2, r3
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	4413      	add	r3, r2
 800631a:	8afa      	ldrh	r2, [r7, #22]
 800631c:	4611      	mov	r1, r2
 800631e:	4618      	mov	r0, r3
 8006320:	f7fe ff15 	bl	800514e <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8006324:	8afb      	ldrh	r3, [r7, #22]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d102      	bne.n	8006330 <put_lfn+0x90>
 800632a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800632e:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8006330:	69bb      	ldr	r3, [r7, #24]
 8006332:	3301      	adds	r3, #1
 8006334:	61bb      	str	r3, [r7, #24]
 8006336:	69bb      	ldr	r3, [r7, #24]
 8006338:	2b0c      	cmp	r3, #12
 800633a:	d9da      	bls.n	80062f2 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800633c:	8afb      	ldrh	r3, [r7, #22]
 800633e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006342:	4293      	cmp	r3, r2
 8006344:	d006      	beq.n	8006354 <put_lfn+0xb4>
 8006346:	69fb      	ldr	r3, [r7, #28]
 8006348:	005b      	lsls	r3, r3, #1
 800634a:	68fa      	ldr	r2, [r7, #12]
 800634c:	4413      	add	r3, r2
 800634e:	881b      	ldrh	r3, [r3, #0]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d103      	bne.n	800635c <put_lfn+0xbc>
 8006354:	79fb      	ldrb	r3, [r7, #7]
 8006356:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800635a:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	79fa      	ldrb	r2, [r7, #7]
 8006360:	701a      	strb	r2, [r3, #0]
}
 8006362:	bf00      	nop
 8006364:	3720      	adds	r7, #32
 8006366:	46bd      	mov	sp, r7
 8006368:	bd80      	pop	{r7, pc}
 800636a:	bf00      	nop
 800636c:	08008030 	.word	0x08008030

08006370 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b08c      	sub	sp, #48	@ 0x30
 8006374:	af00      	add	r7, sp, #0
 8006376:	60f8      	str	r0, [r7, #12]
 8006378:	60b9      	str	r1, [r7, #8]
 800637a:	607a      	str	r2, [r7, #4]
 800637c:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800637e:	220b      	movs	r2, #11
 8006380:	68b9      	ldr	r1, [r7, #8]
 8006382:	68f8      	ldr	r0, [r7, #12]
 8006384:	f7fe ff2a 	bl	80051dc <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	2b05      	cmp	r3, #5
 800638c:	d92b      	bls.n	80063e6 <gen_numname+0x76>
		sr = seq;
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8006392:	e022      	b.n	80063da <gen_numname+0x6a>
			wc = *lfn++;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	1c9a      	adds	r2, r3, #2
 8006398:	607a      	str	r2, [r7, #4]
 800639a:	881b      	ldrh	r3, [r3, #0]
 800639c:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 800639e:	2300      	movs	r3, #0
 80063a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80063a2:	e017      	b.n	80063d4 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 80063a4:	69fb      	ldr	r3, [r7, #28]
 80063a6:	005a      	lsls	r2, r3, #1
 80063a8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80063aa:	f003 0301 	and.w	r3, r3, #1
 80063ae:	4413      	add	r3, r2
 80063b0:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 80063b2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80063b4:	085b      	lsrs	r3, r3, #1
 80063b6:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 80063b8:	69fb      	ldr	r3, [r7, #28]
 80063ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d005      	beq.n	80063ce <gen_numname+0x5e>
 80063c2:	69fb      	ldr	r3, [r7, #28]
 80063c4:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 80063c8:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 80063cc:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 80063ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063d0:	3301      	adds	r3, #1
 80063d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80063d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063d6:	2b0f      	cmp	r3, #15
 80063d8:	d9e4      	bls.n	80063a4 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	881b      	ldrh	r3, [r3, #0]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d1d8      	bne.n	8006394 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 80063e2:	69fb      	ldr	r3, [r7, #28]
 80063e4:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 80063e6:	2307      	movs	r3, #7
 80063e8:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	b2db      	uxtb	r3, r3
 80063ee:	f003 030f 	and.w	r3, r3, #15
 80063f2:	b2db      	uxtb	r3, r3
 80063f4:	3330      	adds	r3, #48	@ 0x30
 80063f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 80063fa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80063fe:	2b39      	cmp	r3, #57	@ 0x39
 8006400:	d904      	bls.n	800640c <gen_numname+0x9c>
 8006402:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006406:	3307      	adds	r3, #7
 8006408:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 800640c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800640e:	1e5a      	subs	r2, r3, #1
 8006410:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006412:	3330      	adds	r3, #48	@ 0x30
 8006414:	443b      	add	r3, r7
 8006416:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800641a:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	091b      	lsrs	r3, r3, #4
 8006422:	603b      	str	r3, [r7, #0]
	} while (seq);
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d1df      	bne.n	80063ea <gen_numname+0x7a>
	ns[i] = '~';
 800642a:	f107 0214 	add.w	r2, r7, #20
 800642e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006430:	4413      	add	r3, r2
 8006432:	227e      	movs	r2, #126	@ 0x7e
 8006434:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8006436:	2300      	movs	r3, #0
 8006438:	627b      	str	r3, [r7, #36]	@ 0x24
 800643a:	e002      	b.n	8006442 <gen_numname+0xd2>
 800643c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800643e:	3301      	adds	r3, #1
 8006440:	627b      	str	r3, [r7, #36]	@ 0x24
 8006442:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006446:	429a      	cmp	r2, r3
 8006448:	d205      	bcs.n	8006456 <gen_numname+0xe6>
 800644a:	68fa      	ldr	r2, [r7, #12]
 800644c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800644e:	4413      	add	r3, r2
 8006450:	781b      	ldrb	r3, [r3, #0]
 8006452:	2b20      	cmp	r3, #32
 8006454:	d1f2      	bne.n	800643c <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8006456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006458:	2b07      	cmp	r3, #7
 800645a:	d807      	bhi.n	800646c <gen_numname+0xfc>
 800645c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800645e:	1c5a      	adds	r2, r3, #1
 8006460:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006462:	3330      	adds	r3, #48	@ 0x30
 8006464:	443b      	add	r3, r7
 8006466:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800646a:	e000      	b.n	800646e <gen_numname+0xfe>
 800646c:	2120      	movs	r1, #32
 800646e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006470:	1c5a      	adds	r2, r3, #1
 8006472:	627a      	str	r2, [r7, #36]	@ 0x24
 8006474:	68fa      	ldr	r2, [r7, #12]
 8006476:	4413      	add	r3, r2
 8006478:	460a      	mov	r2, r1
 800647a:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800647c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800647e:	2b07      	cmp	r3, #7
 8006480:	d9e9      	bls.n	8006456 <gen_numname+0xe6>
}
 8006482:	bf00      	nop
 8006484:	bf00      	nop
 8006486:	3730      	adds	r7, #48	@ 0x30
 8006488:	46bd      	mov	sp, r7
 800648a:	bd80      	pop	{r7, pc}

0800648c <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800648c:	b480      	push	{r7}
 800648e:	b085      	sub	sp, #20
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8006494:	2300      	movs	r3, #0
 8006496:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8006498:	230b      	movs	r3, #11
 800649a:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800649c:	7bfb      	ldrb	r3, [r7, #15]
 800649e:	b2da      	uxtb	r2, r3
 80064a0:	0852      	lsrs	r2, r2, #1
 80064a2:	01db      	lsls	r3, r3, #7
 80064a4:	4313      	orrs	r3, r2
 80064a6:	b2da      	uxtb	r2, r3
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	1c59      	adds	r1, r3, #1
 80064ac:	6079      	str	r1, [r7, #4]
 80064ae:	781b      	ldrb	r3, [r3, #0]
 80064b0:	4413      	add	r3, r2
 80064b2:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	3b01      	subs	r3, #1
 80064b8:	60bb      	str	r3, [r7, #8]
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d1ed      	bne.n	800649c <sum_sfn+0x10>
	return sum;
 80064c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80064c2:	4618      	mov	r0, r3
 80064c4:	3714      	adds	r7, #20
 80064c6:	46bd      	mov	sp, r7
 80064c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064cc:	4770      	bx	lr

080064ce <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80064ce:	b580      	push	{r7, lr}
 80064d0:	b086      	sub	sp, #24
 80064d2:	af00      	add	r7, sp, #0
 80064d4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80064dc:	2100      	movs	r1, #0
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f7ff fc89 	bl	8005df6 <dir_sdi>
 80064e4:	4603      	mov	r3, r0
 80064e6:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80064e8:	7dfb      	ldrb	r3, [r7, #23]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d001      	beq.n	80064f2 <dir_find+0x24>
 80064ee:	7dfb      	ldrb	r3, [r7, #23]
 80064f0:	e0a9      	b.n	8006646 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80064f2:	23ff      	movs	r3, #255	@ 0xff
 80064f4:	753b      	strb	r3, [r7, #20]
 80064f6:	7d3b      	ldrb	r3, [r7, #20]
 80064f8:	757b      	strb	r3, [r7, #21]
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	f04f 32ff 	mov.w	r2, #4294967295
 8006500:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	69db      	ldr	r3, [r3, #28]
 8006506:	4619      	mov	r1, r3
 8006508:	6938      	ldr	r0, [r7, #16]
 800650a:	f7ff f895 	bl	8005638 <move_window>
 800650e:	4603      	mov	r3, r0
 8006510:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8006512:	7dfb      	ldrb	r3, [r7, #23]
 8006514:	2b00      	cmp	r3, #0
 8006516:	f040 8090 	bne.w	800663a <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6a1b      	ldr	r3, [r3, #32]
 800651e:	781b      	ldrb	r3, [r3, #0]
 8006520:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8006522:	7dbb      	ldrb	r3, [r7, #22]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d102      	bne.n	800652e <dir_find+0x60>
 8006528:	2304      	movs	r3, #4
 800652a:	75fb      	strb	r3, [r7, #23]
 800652c:	e08a      	b.n	8006644 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6a1b      	ldr	r3, [r3, #32]
 8006532:	330b      	adds	r3, #11
 8006534:	781b      	ldrb	r3, [r3, #0]
 8006536:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800653a:	73fb      	strb	r3, [r7, #15]
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	7bfa      	ldrb	r2, [r7, #15]
 8006540:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8006542:	7dbb      	ldrb	r3, [r7, #22]
 8006544:	2be5      	cmp	r3, #229	@ 0xe5
 8006546:	d007      	beq.n	8006558 <dir_find+0x8a>
 8006548:	7bfb      	ldrb	r3, [r7, #15]
 800654a:	f003 0308 	and.w	r3, r3, #8
 800654e:	2b00      	cmp	r3, #0
 8006550:	d009      	beq.n	8006566 <dir_find+0x98>
 8006552:	7bfb      	ldrb	r3, [r7, #15]
 8006554:	2b0f      	cmp	r3, #15
 8006556:	d006      	beq.n	8006566 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8006558:	23ff      	movs	r3, #255	@ 0xff
 800655a:	757b      	strb	r3, [r7, #21]
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	f04f 32ff 	mov.w	r2, #4294967295
 8006562:	631a      	str	r2, [r3, #48]	@ 0x30
 8006564:	e05e      	b.n	8006624 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8006566:	7bfb      	ldrb	r3, [r7, #15]
 8006568:	2b0f      	cmp	r3, #15
 800656a:	d136      	bne.n	80065da <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006572:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006576:	2b00      	cmp	r3, #0
 8006578:	d154      	bne.n	8006624 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800657a:	7dbb      	ldrb	r3, [r7, #22]
 800657c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006580:	2b00      	cmp	r3, #0
 8006582:	d00d      	beq.n	80065a0 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6a1b      	ldr	r3, [r3, #32]
 8006588:	7b5b      	ldrb	r3, [r3, #13]
 800658a:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800658c:	7dbb      	ldrb	r3, [r7, #22]
 800658e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006592:	75bb      	strb	r3, [r7, #22]
 8006594:	7dbb      	ldrb	r3, [r7, #22]
 8006596:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	695a      	ldr	r2, [r3, #20]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 80065a0:	7dba      	ldrb	r2, [r7, #22]
 80065a2:	7d7b      	ldrb	r3, [r7, #21]
 80065a4:	429a      	cmp	r2, r3
 80065a6:	d115      	bne.n	80065d4 <dir_find+0x106>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6a1b      	ldr	r3, [r3, #32]
 80065ac:	330d      	adds	r3, #13
 80065ae:	781b      	ldrb	r3, [r3, #0]
 80065b0:	7d3a      	ldrb	r2, [r7, #20]
 80065b2:	429a      	cmp	r2, r3
 80065b4:	d10e      	bne.n	80065d4 <dir_find+0x106>
 80065b6:	693b      	ldr	r3, [r7, #16]
 80065b8:	691a      	ldr	r2, [r3, #16]
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6a1b      	ldr	r3, [r3, #32]
 80065be:	4619      	mov	r1, r3
 80065c0:	4610      	mov	r0, r2
 80065c2:	f7ff fdfd 	bl	80061c0 <cmp_lfn>
 80065c6:	4603      	mov	r3, r0
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d003      	beq.n	80065d4 <dir_find+0x106>
 80065cc:	7d7b      	ldrb	r3, [r7, #21]
 80065ce:	3b01      	subs	r3, #1
 80065d0:	b2db      	uxtb	r3, r3
 80065d2:	e000      	b.n	80065d6 <dir_find+0x108>
 80065d4:	23ff      	movs	r3, #255	@ 0xff
 80065d6:	757b      	strb	r3, [r7, #21]
 80065d8:	e024      	b.n	8006624 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80065da:	7d7b      	ldrb	r3, [r7, #21]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d109      	bne.n	80065f4 <dir_find+0x126>
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6a1b      	ldr	r3, [r3, #32]
 80065e4:	4618      	mov	r0, r3
 80065e6:	f7ff ff51 	bl	800648c <sum_sfn>
 80065ea:	4603      	mov	r3, r0
 80065ec:	461a      	mov	r2, r3
 80065ee:	7d3b      	ldrb	r3, [r7, #20]
 80065f0:	4293      	cmp	r3, r2
 80065f2:	d024      	beq.n	800663e <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80065fa:	f003 0301 	and.w	r3, r3, #1
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d10a      	bne.n	8006618 <dir_find+0x14a>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6a18      	ldr	r0, [r3, #32]
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	3324      	adds	r3, #36	@ 0x24
 800660a:	220b      	movs	r2, #11
 800660c:	4619      	mov	r1, r3
 800660e:	f7fe fe21 	bl	8005254 <mem_cmp>
 8006612:	4603      	mov	r3, r0
 8006614:	2b00      	cmp	r3, #0
 8006616:	d014      	beq.n	8006642 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8006618:	23ff      	movs	r3, #255	@ 0xff
 800661a:	757b      	strb	r3, [r7, #21]
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	f04f 32ff 	mov.w	r2, #4294967295
 8006622:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8006624:	2100      	movs	r1, #0
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	f7ff fc6e 	bl	8005f08 <dir_next>
 800662c:	4603      	mov	r3, r0
 800662e:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8006630:	7dfb      	ldrb	r3, [r7, #23]
 8006632:	2b00      	cmp	r3, #0
 8006634:	f43f af65 	beq.w	8006502 <dir_find+0x34>
 8006638:	e004      	b.n	8006644 <dir_find+0x176>
		if (res != FR_OK) break;
 800663a:	bf00      	nop
 800663c:	e002      	b.n	8006644 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800663e:	bf00      	nop
 8006640:	e000      	b.n	8006644 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8006642:	bf00      	nop

	return res;
 8006644:	7dfb      	ldrb	r3, [r7, #23]
}
 8006646:	4618      	mov	r0, r3
 8006648:	3718      	adds	r7, #24
 800664a:	46bd      	mov	sp, r7
 800664c:	bd80      	pop	{r7, pc}
	...

08006650 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b08c      	sub	sp, #48	@ 0x30
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006664:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006668:	2b00      	cmp	r3, #0
 800666a:	d001      	beq.n	8006670 <dir_register+0x20>
 800666c:	2306      	movs	r3, #6
 800666e:	e0e0      	b.n	8006832 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8006670:	2300      	movs	r3, #0
 8006672:	627b      	str	r3, [r7, #36]	@ 0x24
 8006674:	e002      	b.n	800667c <dir_register+0x2c>
 8006676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006678:	3301      	adds	r3, #1
 800667a:	627b      	str	r3, [r7, #36]	@ 0x24
 800667c:	69fb      	ldr	r3, [r7, #28]
 800667e:	691a      	ldr	r2, [r3, #16]
 8006680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006682:	005b      	lsls	r3, r3, #1
 8006684:	4413      	add	r3, r2
 8006686:	881b      	ldrh	r3, [r3, #0]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d1f4      	bne.n	8006676 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 8006692:	f107 030c 	add.w	r3, r7, #12
 8006696:	220c      	movs	r2, #12
 8006698:	4618      	mov	r0, r3
 800669a:	f7fe fd9f 	bl	80051dc <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800669e:	7dfb      	ldrb	r3, [r7, #23]
 80066a0:	f003 0301 	and.w	r3, r3, #1
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d032      	beq.n	800670e <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2240      	movs	r2, #64	@ 0x40
 80066ac:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 80066b0:	2301      	movs	r3, #1
 80066b2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80066b4:	e016      	b.n	80066e4 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 80066bc:	69fb      	ldr	r3, [r7, #28]
 80066be:	691a      	ldr	r2, [r3, #16]
 80066c0:	f107 010c 	add.w	r1, r7, #12
 80066c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066c6:	f7ff fe53 	bl	8006370 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	f7ff feff 	bl	80064ce <dir_find>
 80066d0:	4603      	mov	r3, r0
 80066d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 80066d6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d106      	bne.n	80066ec <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 80066de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066e0:	3301      	adds	r3, #1
 80066e2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80066e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066e6:	2b63      	cmp	r3, #99	@ 0x63
 80066e8:	d9e5      	bls.n	80066b6 <dir_register+0x66>
 80066ea:	e000      	b.n	80066ee <dir_register+0x9e>
			if (res != FR_OK) break;
 80066ec:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 80066ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066f0:	2b64      	cmp	r3, #100	@ 0x64
 80066f2:	d101      	bne.n	80066f8 <dir_register+0xa8>
 80066f4:	2307      	movs	r3, #7
 80066f6:	e09c      	b.n	8006832 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 80066f8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80066fc:	2b04      	cmp	r3, #4
 80066fe:	d002      	beq.n	8006706 <dir_register+0xb6>
 8006700:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006704:	e095      	b.n	8006832 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8006706:	7dfa      	ldrb	r2, [r7, #23]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800670e:	7dfb      	ldrb	r3, [r7, #23]
 8006710:	f003 0302 	and.w	r3, r3, #2
 8006714:	2b00      	cmp	r3, #0
 8006716:	d007      	beq.n	8006728 <dir_register+0xd8>
 8006718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800671a:	330c      	adds	r3, #12
 800671c:	4a47      	ldr	r2, [pc, #284]	@ (800683c <dir_register+0x1ec>)
 800671e:	fba2 2303 	umull	r2, r3, r2, r3
 8006722:	089b      	lsrs	r3, r3, #2
 8006724:	3301      	adds	r3, #1
 8006726:	e000      	b.n	800672a <dir_register+0xda>
 8006728:	2301      	movs	r3, #1
 800672a:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800672c:	6a39      	ldr	r1, [r7, #32]
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f7ff fcc0 	bl	80060b4 <dir_alloc>
 8006734:	4603      	mov	r3, r0
 8006736:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800673a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800673e:	2b00      	cmp	r3, #0
 8006740:	d148      	bne.n	80067d4 <dir_register+0x184>
 8006742:	6a3b      	ldr	r3, [r7, #32]
 8006744:	3b01      	subs	r3, #1
 8006746:	623b      	str	r3, [r7, #32]
 8006748:	6a3b      	ldr	r3, [r7, #32]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d042      	beq.n	80067d4 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	695a      	ldr	r2, [r3, #20]
 8006752:	6a3b      	ldr	r3, [r7, #32]
 8006754:	015b      	lsls	r3, r3, #5
 8006756:	1ad3      	subs	r3, r2, r3
 8006758:	4619      	mov	r1, r3
 800675a:	6878      	ldr	r0, [r7, #4]
 800675c:	f7ff fb4b 	bl	8005df6 <dir_sdi>
 8006760:	4603      	mov	r3, r0
 8006762:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8006766:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800676a:	2b00      	cmp	r3, #0
 800676c:	d132      	bne.n	80067d4 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	3324      	adds	r3, #36	@ 0x24
 8006772:	4618      	mov	r0, r3
 8006774:	f7ff fe8a 	bl	800648c <sum_sfn>
 8006778:	4603      	mov	r3, r0
 800677a:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	69db      	ldr	r3, [r3, #28]
 8006780:	4619      	mov	r1, r3
 8006782:	69f8      	ldr	r0, [r7, #28]
 8006784:	f7fe ff58 	bl	8005638 <move_window>
 8006788:	4603      	mov	r3, r0
 800678a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 800678e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006792:	2b00      	cmp	r3, #0
 8006794:	d11d      	bne.n	80067d2 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8006796:	69fb      	ldr	r3, [r7, #28]
 8006798:	6918      	ldr	r0, [r3, #16]
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6a19      	ldr	r1, [r3, #32]
 800679e:	6a3b      	ldr	r3, [r7, #32]
 80067a0:	b2da      	uxtb	r2, r3
 80067a2:	7efb      	ldrb	r3, [r7, #27]
 80067a4:	f7ff fd7c 	bl	80062a0 <put_lfn>
				fs->wflag = 1;
 80067a8:	69fb      	ldr	r3, [r7, #28]
 80067aa:	2201      	movs	r2, #1
 80067ac:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 80067ae:	2100      	movs	r1, #0
 80067b0:	6878      	ldr	r0, [r7, #4]
 80067b2:	f7ff fba9 	bl	8005f08 <dir_next>
 80067b6:	4603      	mov	r3, r0
 80067b8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 80067bc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d107      	bne.n	80067d4 <dir_register+0x184>
 80067c4:	6a3b      	ldr	r3, [r7, #32]
 80067c6:	3b01      	subs	r3, #1
 80067c8:	623b      	str	r3, [r7, #32]
 80067ca:	6a3b      	ldr	r3, [r7, #32]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d1d5      	bne.n	800677c <dir_register+0x12c>
 80067d0:	e000      	b.n	80067d4 <dir_register+0x184>
				if (res != FR_OK) break;
 80067d2:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80067d4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d128      	bne.n	800682e <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	69db      	ldr	r3, [r3, #28]
 80067e0:	4619      	mov	r1, r3
 80067e2:	69f8      	ldr	r0, [r7, #28]
 80067e4:	f7fe ff28 	bl	8005638 <move_window>
 80067e8:	4603      	mov	r3, r0
 80067ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 80067ee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d11b      	bne.n	800682e <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6a1b      	ldr	r3, [r3, #32]
 80067fa:	2220      	movs	r2, #32
 80067fc:	2100      	movs	r1, #0
 80067fe:	4618      	mov	r0, r3
 8006800:	f7fe fd0d 	bl	800521e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6a18      	ldr	r0, [r3, #32]
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	3324      	adds	r3, #36	@ 0x24
 800680c:	220b      	movs	r2, #11
 800680e:	4619      	mov	r1, r3
 8006810:	f7fe fce4 	bl	80051dc <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6a1b      	ldr	r3, [r3, #32]
 800681e:	330c      	adds	r3, #12
 8006820:	f002 0218 	and.w	r2, r2, #24
 8006824:	b2d2      	uxtb	r2, r2
 8006826:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8006828:	69fb      	ldr	r3, [r7, #28]
 800682a:	2201      	movs	r2, #1
 800682c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800682e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8006832:	4618      	mov	r0, r3
 8006834:	3730      	adds	r7, #48	@ 0x30
 8006836:	46bd      	mov	sp, r7
 8006838:	bd80      	pop	{r7, pc}
 800683a:	bf00      	nop
 800683c:	4ec4ec4f 	.word	0x4ec4ec4f

08006840 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b08a      	sub	sp, #40	@ 0x28
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
 8006848:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	613b      	str	r3, [r7, #16]
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	691b      	ldr	r3, [r3, #16]
 8006856:	60fb      	str	r3, [r7, #12]
 8006858:	2300      	movs	r3, #0
 800685a:	617b      	str	r3, [r7, #20]
 800685c:	697b      	ldr	r3, [r7, #20]
 800685e:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8006860:	69bb      	ldr	r3, [r7, #24]
 8006862:	1c5a      	adds	r2, r3, #1
 8006864:	61ba      	str	r2, [r7, #24]
 8006866:	693a      	ldr	r2, [r7, #16]
 8006868:	4413      	add	r3, r2
 800686a:	781b      	ldrb	r3, [r3, #0]
 800686c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800686e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006870:	2b1f      	cmp	r3, #31
 8006872:	d940      	bls.n	80068f6 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8006874:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006876:	2b2f      	cmp	r3, #47	@ 0x2f
 8006878:	d006      	beq.n	8006888 <create_name+0x48>
 800687a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800687c:	2b5c      	cmp	r3, #92	@ 0x5c
 800687e:	d110      	bne.n	80068a2 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8006880:	e002      	b.n	8006888 <create_name+0x48>
 8006882:	69bb      	ldr	r3, [r7, #24]
 8006884:	3301      	adds	r3, #1
 8006886:	61bb      	str	r3, [r7, #24]
 8006888:	693a      	ldr	r2, [r7, #16]
 800688a:	69bb      	ldr	r3, [r7, #24]
 800688c:	4413      	add	r3, r2
 800688e:	781b      	ldrb	r3, [r3, #0]
 8006890:	2b2f      	cmp	r3, #47	@ 0x2f
 8006892:	d0f6      	beq.n	8006882 <create_name+0x42>
 8006894:	693a      	ldr	r2, [r7, #16]
 8006896:	69bb      	ldr	r3, [r7, #24]
 8006898:	4413      	add	r3, r2
 800689a:	781b      	ldrb	r3, [r3, #0]
 800689c:	2b5c      	cmp	r3, #92	@ 0x5c
 800689e:	d0f0      	beq.n	8006882 <create_name+0x42>
			break;
 80068a0:	e02a      	b.n	80068f8 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 80068a2:	697b      	ldr	r3, [r7, #20]
 80068a4:	2bfe      	cmp	r3, #254	@ 0xfe
 80068a6:	d901      	bls.n	80068ac <create_name+0x6c>
 80068a8:	2306      	movs	r3, #6
 80068aa:	e17d      	b.n	8006ba8 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 80068ac:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80068ae:	b2db      	uxtb	r3, r3
 80068b0:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 80068b2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80068b4:	2101      	movs	r1, #1
 80068b6:	4618      	mov	r0, r3
 80068b8:	f001 f9f6 	bl	8007ca8 <ff_convert>
 80068bc:	4603      	mov	r3, r0
 80068be:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80068c0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d101      	bne.n	80068ca <create_name+0x8a>
 80068c6:	2306      	movs	r3, #6
 80068c8:	e16e      	b.n	8006ba8 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 80068ca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80068cc:	2b7f      	cmp	r3, #127	@ 0x7f
 80068ce:	d809      	bhi.n	80068e4 <create_name+0xa4>
 80068d0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80068d2:	4619      	mov	r1, r3
 80068d4:	488d      	ldr	r0, [pc, #564]	@ (8006b0c <create_name+0x2cc>)
 80068d6:	f7fe fce4 	bl	80052a2 <chk_chr>
 80068da:	4603      	mov	r3, r0
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d001      	beq.n	80068e4 <create_name+0xa4>
 80068e0:	2306      	movs	r3, #6
 80068e2:	e161      	b.n	8006ba8 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 80068e4:	697b      	ldr	r3, [r7, #20]
 80068e6:	1c5a      	adds	r2, r3, #1
 80068e8:	617a      	str	r2, [r7, #20]
 80068ea:	005b      	lsls	r3, r3, #1
 80068ec:	68fa      	ldr	r2, [r7, #12]
 80068ee:	4413      	add	r3, r2
 80068f0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80068f2:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 80068f4:	e7b4      	b.n	8006860 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 80068f6:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 80068f8:	693a      	ldr	r2, [r7, #16]
 80068fa:	69bb      	ldr	r3, [r7, #24]
 80068fc:	441a      	add	r2, r3
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8006902:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006904:	2b1f      	cmp	r3, #31
 8006906:	d801      	bhi.n	800690c <create_name+0xcc>
 8006908:	2304      	movs	r3, #4
 800690a:	e000      	b.n	800690e <create_name+0xce>
 800690c:	2300      	movs	r3, #0
 800690e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8006912:	e011      	b.n	8006938 <create_name+0xf8>
		w = lfn[di - 1];
 8006914:	697b      	ldr	r3, [r7, #20]
 8006916:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800691a:	3b01      	subs	r3, #1
 800691c:	005b      	lsls	r3, r3, #1
 800691e:	68fa      	ldr	r2, [r7, #12]
 8006920:	4413      	add	r3, r2
 8006922:	881b      	ldrh	r3, [r3, #0]
 8006924:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 8006926:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006928:	2b20      	cmp	r3, #32
 800692a:	d002      	beq.n	8006932 <create_name+0xf2>
 800692c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800692e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006930:	d106      	bne.n	8006940 <create_name+0x100>
		di--;
 8006932:	697b      	ldr	r3, [r7, #20]
 8006934:	3b01      	subs	r3, #1
 8006936:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8006938:	697b      	ldr	r3, [r7, #20]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d1ea      	bne.n	8006914 <create_name+0xd4>
 800693e:	e000      	b.n	8006942 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8006940:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	005b      	lsls	r3, r3, #1
 8006946:	68fa      	ldr	r2, [r7, #12]
 8006948:	4413      	add	r3, r2
 800694a:	2200      	movs	r2, #0
 800694c:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800694e:	697b      	ldr	r3, [r7, #20]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d101      	bne.n	8006958 <create_name+0x118>
 8006954:	2306      	movs	r3, #6
 8006956:	e127      	b.n	8006ba8 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	3324      	adds	r3, #36	@ 0x24
 800695c:	220b      	movs	r2, #11
 800695e:	2120      	movs	r1, #32
 8006960:	4618      	mov	r0, r3
 8006962:	f7fe fc5c 	bl	800521e <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8006966:	2300      	movs	r3, #0
 8006968:	61bb      	str	r3, [r7, #24]
 800696a:	e002      	b.n	8006972 <create_name+0x132>
 800696c:	69bb      	ldr	r3, [r7, #24]
 800696e:	3301      	adds	r3, #1
 8006970:	61bb      	str	r3, [r7, #24]
 8006972:	69bb      	ldr	r3, [r7, #24]
 8006974:	005b      	lsls	r3, r3, #1
 8006976:	68fa      	ldr	r2, [r7, #12]
 8006978:	4413      	add	r3, r2
 800697a:	881b      	ldrh	r3, [r3, #0]
 800697c:	2b20      	cmp	r3, #32
 800697e:	d0f5      	beq.n	800696c <create_name+0x12c>
 8006980:	69bb      	ldr	r3, [r7, #24]
 8006982:	005b      	lsls	r3, r3, #1
 8006984:	68fa      	ldr	r2, [r7, #12]
 8006986:	4413      	add	r3, r2
 8006988:	881b      	ldrh	r3, [r3, #0]
 800698a:	2b2e      	cmp	r3, #46	@ 0x2e
 800698c:	d0ee      	beq.n	800696c <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800698e:	69bb      	ldr	r3, [r7, #24]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d009      	beq.n	80069a8 <create_name+0x168>
 8006994:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006998:	f043 0303 	orr.w	r3, r3, #3
 800699c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 80069a0:	e002      	b.n	80069a8 <create_name+0x168>
 80069a2:	697b      	ldr	r3, [r7, #20]
 80069a4:	3b01      	subs	r3, #1
 80069a6:	617b      	str	r3, [r7, #20]
 80069a8:	697b      	ldr	r3, [r7, #20]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d009      	beq.n	80069c2 <create_name+0x182>
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80069b4:	3b01      	subs	r3, #1
 80069b6:	005b      	lsls	r3, r3, #1
 80069b8:	68fa      	ldr	r2, [r7, #12]
 80069ba:	4413      	add	r3, r2
 80069bc:	881b      	ldrh	r3, [r3, #0]
 80069be:	2b2e      	cmp	r3, #46	@ 0x2e
 80069c0:	d1ef      	bne.n	80069a2 <create_name+0x162>

	i = b = 0; ni = 8;
 80069c2:	2300      	movs	r3, #0
 80069c4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80069c8:	2300      	movs	r3, #0
 80069ca:	623b      	str	r3, [r7, #32]
 80069cc:	2308      	movs	r3, #8
 80069ce:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 80069d0:	69bb      	ldr	r3, [r7, #24]
 80069d2:	1c5a      	adds	r2, r3, #1
 80069d4:	61ba      	str	r2, [r7, #24]
 80069d6:	005b      	lsls	r3, r3, #1
 80069d8:	68fa      	ldr	r2, [r7, #12]
 80069da:	4413      	add	r3, r2
 80069dc:	881b      	ldrh	r3, [r3, #0]
 80069de:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 80069e0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	f000 8090 	beq.w	8006b08 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 80069e8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80069ea:	2b20      	cmp	r3, #32
 80069ec:	d006      	beq.n	80069fc <create_name+0x1bc>
 80069ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80069f0:	2b2e      	cmp	r3, #46	@ 0x2e
 80069f2:	d10a      	bne.n	8006a0a <create_name+0x1ca>
 80069f4:	69ba      	ldr	r2, [r7, #24]
 80069f6:	697b      	ldr	r3, [r7, #20]
 80069f8:	429a      	cmp	r2, r3
 80069fa:	d006      	beq.n	8006a0a <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 80069fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006a00:	f043 0303 	orr.w	r3, r3, #3
 8006a04:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006a08:	e07d      	b.n	8006b06 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8006a0a:	6a3a      	ldr	r2, [r7, #32]
 8006a0c:	69fb      	ldr	r3, [r7, #28]
 8006a0e:	429a      	cmp	r2, r3
 8006a10:	d203      	bcs.n	8006a1a <create_name+0x1da>
 8006a12:	69ba      	ldr	r2, [r7, #24]
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	429a      	cmp	r2, r3
 8006a18:	d123      	bne.n	8006a62 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8006a1a:	69fb      	ldr	r3, [r7, #28]
 8006a1c:	2b0b      	cmp	r3, #11
 8006a1e:	d106      	bne.n	8006a2e <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8006a20:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006a24:	f043 0303 	orr.w	r3, r3, #3
 8006a28:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006a2c:	e075      	b.n	8006b1a <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8006a2e:	69ba      	ldr	r2, [r7, #24]
 8006a30:	697b      	ldr	r3, [r7, #20]
 8006a32:	429a      	cmp	r2, r3
 8006a34:	d005      	beq.n	8006a42 <create_name+0x202>
 8006a36:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006a3a:	f043 0303 	orr.w	r3, r3, #3
 8006a3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 8006a42:	69ba      	ldr	r2, [r7, #24]
 8006a44:	697b      	ldr	r3, [r7, #20]
 8006a46:	429a      	cmp	r2, r3
 8006a48:	d866      	bhi.n	8006b18 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	61bb      	str	r3, [r7, #24]
 8006a4e:	2308      	movs	r3, #8
 8006a50:	623b      	str	r3, [r7, #32]
 8006a52:	230b      	movs	r3, #11
 8006a54:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8006a56:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006a5a:	009b      	lsls	r3, r3, #2
 8006a5c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006a60:	e051      	b.n	8006b06 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8006a62:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006a64:	2b7f      	cmp	r3, #127	@ 0x7f
 8006a66:	d914      	bls.n	8006a92 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8006a68:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006a6a:	2100      	movs	r1, #0
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	f001 f91b 	bl	8007ca8 <ff_convert>
 8006a72:	4603      	mov	r3, r0
 8006a74:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8006a76:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d004      	beq.n	8006a86 <create_name+0x246>
 8006a7c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006a7e:	3b80      	subs	r3, #128	@ 0x80
 8006a80:	4a23      	ldr	r2, [pc, #140]	@ (8006b10 <create_name+0x2d0>)
 8006a82:	5cd3      	ldrb	r3, [r2, r3]
 8006a84:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8006a86:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006a8a:	f043 0302 	orr.w	r3, r3, #2
 8006a8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8006a92:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d007      	beq.n	8006aa8 <create_name+0x268>
 8006a98:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006a9a:	4619      	mov	r1, r3
 8006a9c:	481d      	ldr	r0, [pc, #116]	@ (8006b14 <create_name+0x2d4>)
 8006a9e:	f7fe fc00 	bl	80052a2 <chk_chr>
 8006aa2:	4603      	mov	r3, r0
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d008      	beq.n	8006aba <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8006aa8:	235f      	movs	r3, #95	@ 0x5f
 8006aaa:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8006aac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006ab0:	f043 0303 	orr.w	r3, r3, #3
 8006ab4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006ab8:	e01b      	b.n	8006af2 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8006aba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006abc:	2b40      	cmp	r3, #64	@ 0x40
 8006abe:	d909      	bls.n	8006ad4 <create_name+0x294>
 8006ac0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006ac2:	2b5a      	cmp	r3, #90	@ 0x5a
 8006ac4:	d806      	bhi.n	8006ad4 <create_name+0x294>
					b |= 2;
 8006ac6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006aca:	f043 0302 	orr.w	r3, r3, #2
 8006ace:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006ad2:	e00e      	b.n	8006af2 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8006ad4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006ad6:	2b60      	cmp	r3, #96	@ 0x60
 8006ad8:	d90b      	bls.n	8006af2 <create_name+0x2b2>
 8006ada:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006adc:	2b7a      	cmp	r3, #122	@ 0x7a
 8006ade:	d808      	bhi.n	8006af2 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8006ae0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006ae4:	f043 0301 	orr.w	r3, r3, #1
 8006ae8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006aec:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006aee:	3b20      	subs	r3, #32
 8006af0:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8006af2:	6a3b      	ldr	r3, [r7, #32]
 8006af4:	1c5a      	adds	r2, r3, #1
 8006af6:	623a      	str	r2, [r7, #32]
 8006af8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006afa:	b2d1      	uxtb	r1, r2
 8006afc:	687a      	ldr	r2, [r7, #4]
 8006afe:	4413      	add	r3, r2
 8006b00:	460a      	mov	r2, r1
 8006b02:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 8006b06:	e763      	b.n	80069d0 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8006b08:	bf00      	nop
 8006b0a:	e006      	b.n	8006b1a <create_name+0x2da>
 8006b0c:	08007f48 	.word	0x08007f48
 8006b10:	08007fb0 	.word	0x08007fb0
 8006b14:	08007f54 	.word	0x08007f54
			if (si > di) break;			/* No extension */
 8006b18:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006b20:	2be5      	cmp	r3, #229	@ 0xe5
 8006b22:	d103      	bne.n	8006b2c <create_name+0x2ec>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2205      	movs	r2, #5
 8006b28:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8006b2c:	69fb      	ldr	r3, [r7, #28]
 8006b2e:	2b08      	cmp	r3, #8
 8006b30:	d104      	bne.n	8006b3c <create_name+0x2fc>
 8006b32:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006b36:	009b      	lsls	r3, r3, #2
 8006b38:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8006b3c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006b40:	f003 030c 	and.w	r3, r3, #12
 8006b44:	2b0c      	cmp	r3, #12
 8006b46:	d005      	beq.n	8006b54 <create_name+0x314>
 8006b48:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006b4c:	f003 0303 	and.w	r3, r3, #3
 8006b50:	2b03      	cmp	r3, #3
 8006b52:	d105      	bne.n	8006b60 <create_name+0x320>
 8006b54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006b58:	f043 0302 	orr.w	r3, r3, #2
 8006b5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8006b60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006b64:	f003 0302 	and.w	r3, r3, #2
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d117      	bne.n	8006b9c <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8006b6c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006b70:	f003 0303 	and.w	r3, r3, #3
 8006b74:	2b01      	cmp	r3, #1
 8006b76:	d105      	bne.n	8006b84 <create_name+0x344>
 8006b78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006b7c:	f043 0310 	orr.w	r3, r3, #16
 8006b80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8006b84:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006b88:	f003 030c 	and.w	r3, r3, #12
 8006b8c:	2b04      	cmp	r3, #4
 8006b8e:	d105      	bne.n	8006b9c <create_name+0x35c>
 8006b90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006b94:	f043 0308 	orr.w	r3, r3, #8
 8006b98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8006ba2:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 8006ba6:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8006ba8:	4618      	mov	r0, r3
 8006baa:	3728      	adds	r7, #40	@ 0x28
 8006bac:	46bd      	mov	sp, r7
 8006bae:	bd80      	pop	{r7, pc}

08006bb0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b086      	sub	sp, #24
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
 8006bb8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8006bbe:	693b      	ldr	r3, [r7, #16]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8006bc4:	e002      	b.n	8006bcc <follow_path+0x1c>
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	3301      	adds	r3, #1
 8006bca:	603b      	str	r3, [r7, #0]
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	781b      	ldrb	r3, [r3, #0]
 8006bd0:	2b2f      	cmp	r3, #47	@ 0x2f
 8006bd2:	d0f8      	beq.n	8006bc6 <follow_path+0x16>
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	781b      	ldrb	r3, [r3, #0]
 8006bd8:	2b5c      	cmp	r3, #92	@ 0x5c
 8006bda:	d0f4      	beq.n	8006bc6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8006bdc:	693b      	ldr	r3, [r7, #16]
 8006bde:	2200      	movs	r2, #0
 8006be0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	781b      	ldrb	r3, [r3, #0]
 8006be6:	2b1f      	cmp	r3, #31
 8006be8:	d80a      	bhi.n	8006c00 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2280      	movs	r2, #128	@ 0x80
 8006bee:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8006bf2:	2100      	movs	r1, #0
 8006bf4:	6878      	ldr	r0, [r7, #4]
 8006bf6:	f7ff f8fe 	bl	8005df6 <dir_sdi>
 8006bfa:	4603      	mov	r3, r0
 8006bfc:	75fb      	strb	r3, [r7, #23]
 8006bfe:	e048      	b.n	8006c92 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006c00:	463b      	mov	r3, r7
 8006c02:	4619      	mov	r1, r3
 8006c04:	6878      	ldr	r0, [r7, #4]
 8006c06:	f7ff fe1b 	bl	8006840 <create_name>
 8006c0a:	4603      	mov	r3, r0
 8006c0c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8006c0e:	7dfb      	ldrb	r3, [r7, #23]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d139      	bne.n	8006c88 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8006c14:	6878      	ldr	r0, [r7, #4]
 8006c16:	f7ff fc5a 	bl	80064ce <dir_find>
 8006c1a:	4603      	mov	r3, r0
 8006c1c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006c24:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8006c26:	7dfb      	ldrb	r3, [r7, #23]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d00a      	beq.n	8006c42 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8006c2c:	7dfb      	ldrb	r3, [r7, #23]
 8006c2e:	2b04      	cmp	r3, #4
 8006c30:	d12c      	bne.n	8006c8c <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8006c32:	7afb      	ldrb	r3, [r7, #11]
 8006c34:	f003 0304 	and.w	r3, r3, #4
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d127      	bne.n	8006c8c <follow_path+0xdc>
 8006c3c:	2305      	movs	r3, #5
 8006c3e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8006c40:	e024      	b.n	8006c8c <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006c42:	7afb      	ldrb	r3, [r7, #11]
 8006c44:	f003 0304 	and.w	r3, r3, #4
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d121      	bne.n	8006c90 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8006c4c:	693b      	ldr	r3, [r7, #16]
 8006c4e:	799b      	ldrb	r3, [r3, #6]
 8006c50:	f003 0310 	and.w	r3, r3, #16
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d102      	bne.n	8006c5e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8006c58:	2305      	movs	r3, #5
 8006c5a:	75fb      	strb	r3, [r7, #23]
 8006c5c:	e019      	b.n	8006c92 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	695b      	ldr	r3, [r3, #20]
 8006c68:	68fa      	ldr	r2, [r7, #12]
 8006c6a:	8992      	ldrh	r2, [r2, #12]
 8006c6c:	fbb3 f0f2 	udiv	r0, r3, r2
 8006c70:	fb00 f202 	mul.w	r2, r0, r2
 8006c74:	1a9b      	subs	r3, r3, r2
 8006c76:	440b      	add	r3, r1
 8006c78:	4619      	mov	r1, r3
 8006c7a:	68f8      	ldr	r0, [r7, #12]
 8006c7c:	f7ff fa61 	bl	8006142 <ld_clust>
 8006c80:	4602      	mov	r2, r0
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006c86:	e7bb      	b.n	8006c00 <follow_path+0x50>
			if (res != FR_OK) break;
 8006c88:	bf00      	nop
 8006c8a:	e002      	b.n	8006c92 <follow_path+0xe2>
				break;
 8006c8c:	bf00      	nop
 8006c8e:	e000      	b.n	8006c92 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006c90:	bf00      	nop
			}
		}
	}

	return res;
 8006c92:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c94:	4618      	mov	r0, r3
 8006c96:	3718      	adds	r7, #24
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	bd80      	pop	{r7, pc}

08006c9c <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b087      	sub	sp, #28
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8006ca4:	f04f 33ff 	mov.w	r3, #4294967295
 8006ca8:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d031      	beq.n	8006d16 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	617b      	str	r3, [r7, #20]
 8006cb8:	e002      	b.n	8006cc0 <get_ldnumber+0x24>
 8006cba:	697b      	ldr	r3, [r7, #20]
 8006cbc:	3301      	adds	r3, #1
 8006cbe:	617b      	str	r3, [r7, #20]
 8006cc0:	697b      	ldr	r3, [r7, #20]
 8006cc2:	781b      	ldrb	r3, [r3, #0]
 8006cc4:	2b1f      	cmp	r3, #31
 8006cc6:	d903      	bls.n	8006cd0 <get_ldnumber+0x34>
 8006cc8:	697b      	ldr	r3, [r7, #20]
 8006cca:	781b      	ldrb	r3, [r3, #0]
 8006ccc:	2b3a      	cmp	r3, #58	@ 0x3a
 8006cce:	d1f4      	bne.n	8006cba <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8006cd0:	697b      	ldr	r3, [r7, #20]
 8006cd2:	781b      	ldrb	r3, [r3, #0]
 8006cd4:	2b3a      	cmp	r3, #58	@ 0x3a
 8006cd6:	d11c      	bne.n	8006d12 <get_ldnumber+0x76>
			tp = *path;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	1c5a      	adds	r2, r3, #1
 8006ce2:	60fa      	str	r2, [r7, #12]
 8006ce4:	781b      	ldrb	r3, [r3, #0]
 8006ce6:	3b30      	subs	r3, #48	@ 0x30
 8006ce8:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	2b09      	cmp	r3, #9
 8006cee:	d80e      	bhi.n	8006d0e <get_ldnumber+0x72>
 8006cf0:	68fa      	ldr	r2, [r7, #12]
 8006cf2:	697b      	ldr	r3, [r7, #20]
 8006cf4:	429a      	cmp	r2, r3
 8006cf6:	d10a      	bne.n	8006d0e <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d107      	bne.n	8006d0e <get_ldnumber+0x72>
					vol = (int)i;
 8006cfe:	68bb      	ldr	r3, [r7, #8]
 8006d00:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8006d02:	697b      	ldr	r3, [r7, #20]
 8006d04:	3301      	adds	r3, #1
 8006d06:	617b      	str	r3, [r7, #20]
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	697a      	ldr	r2, [r7, #20]
 8006d0c:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8006d0e:	693b      	ldr	r3, [r7, #16]
 8006d10:	e002      	b.n	8006d18 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8006d12:	2300      	movs	r3, #0
 8006d14:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8006d16:	693b      	ldr	r3, [r7, #16]
}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	371c      	adds	r7, #28
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d22:	4770      	bx	lr

08006d24 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b082      	sub	sp, #8
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
 8006d2c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2200      	movs	r2, #0
 8006d32:	70da      	strb	r2, [r3, #3]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	f04f 32ff 	mov.w	r2, #4294967295
 8006d3a:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8006d3c:	6839      	ldr	r1, [r7, #0]
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f7fe fc7a 	bl	8005638 <move_window>
 8006d44:	4603      	mov	r3, r0
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d001      	beq.n	8006d4e <check_fs+0x2a>
 8006d4a:	2304      	movs	r3, #4
 8006d4c:	e038      	b.n	8006dc0 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	3338      	adds	r3, #56	@ 0x38
 8006d52:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8006d56:	4618      	mov	r0, r3
 8006d58:	f7fe f9be 	bl	80050d8 <ld_word>
 8006d5c:	4603      	mov	r3, r0
 8006d5e:	461a      	mov	r2, r3
 8006d60:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8006d64:	429a      	cmp	r2, r3
 8006d66:	d001      	beq.n	8006d6c <check_fs+0x48>
 8006d68:	2303      	movs	r3, #3
 8006d6a:	e029      	b.n	8006dc0 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006d72:	2be9      	cmp	r3, #233	@ 0xe9
 8006d74:	d009      	beq.n	8006d8a <check_fs+0x66>
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006d7c:	2beb      	cmp	r3, #235	@ 0xeb
 8006d7e:	d11e      	bne.n	8006dbe <check_fs+0x9a>
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006d86:	2b90      	cmp	r3, #144	@ 0x90
 8006d88:	d119      	bne.n	8006dbe <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	3338      	adds	r3, #56	@ 0x38
 8006d8e:	3336      	adds	r3, #54	@ 0x36
 8006d90:	4618      	mov	r0, r3
 8006d92:	f7fe f9b9 	bl	8005108 <ld_dword>
 8006d96:	4603      	mov	r3, r0
 8006d98:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006d9c:	4a0a      	ldr	r2, [pc, #40]	@ (8006dc8 <check_fs+0xa4>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d101      	bne.n	8006da6 <check_fs+0x82>
 8006da2:	2300      	movs	r3, #0
 8006da4:	e00c      	b.n	8006dc0 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	3338      	adds	r3, #56	@ 0x38
 8006daa:	3352      	adds	r3, #82	@ 0x52
 8006dac:	4618      	mov	r0, r3
 8006dae:	f7fe f9ab 	bl	8005108 <ld_dword>
 8006db2:	4603      	mov	r3, r0
 8006db4:	4a05      	ldr	r2, [pc, #20]	@ (8006dcc <check_fs+0xa8>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d101      	bne.n	8006dbe <check_fs+0x9a>
 8006dba:	2300      	movs	r3, #0
 8006dbc:	e000      	b.n	8006dc0 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8006dbe:	2302      	movs	r3, #2
}
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	3708      	adds	r7, #8
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	bd80      	pop	{r7, pc}
 8006dc8:	00544146 	.word	0x00544146
 8006dcc:	33544146 	.word	0x33544146

08006dd0 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b096      	sub	sp, #88	@ 0x58
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	60f8      	str	r0, [r7, #12]
 8006dd8:	60b9      	str	r1, [r7, #8]
 8006dda:	4613      	mov	r3, r2
 8006ddc:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8006dde:	68bb      	ldr	r3, [r7, #8]
 8006de0:	2200      	movs	r2, #0
 8006de2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8006de4:	68f8      	ldr	r0, [r7, #12]
 8006de6:	f7ff ff59 	bl	8006c9c <get_ldnumber>
 8006dea:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8006dec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	da01      	bge.n	8006df6 <find_volume+0x26>
 8006df2:	230b      	movs	r3, #11
 8006df4:	e265      	b.n	80072c2 <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8006df6:	4a9f      	ldr	r2, [pc, #636]	@ (8007074 <find_volume+0x2a4>)
 8006df8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006dfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dfe:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8006e00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d101      	bne.n	8006e0a <find_volume+0x3a>
 8006e06:	230c      	movs	r3, #12
 8006e08:	e25b      	b.n	80072c2 <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8006e0a:	68bb      	ldr	r3, [r7, #8]
 8006e0c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006e0e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8006e10:	79fb      	ldrb	r3, [r7, #7]
 8006e12:	f023 0301 	bic.w	r3, r3, #1
 8006e16:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8006e18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e1a:	781b      	ldrb	r3, [r3, #0]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d01a      	beq.n	8006e56 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8006e20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e22:	785b      	ldrb	r3, [r3, #1]
 8006e24:	4618      	mov	r0, r3
 8006e26:	f7fe f8b7 	bl	8004f98 <disk_status>
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8006e30:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006e34:	f003 0301 	and.w	r3, r3, #1
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d10c      	bne.n	8006e56 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8006e3c:	79fb      	ldrb	r3, [r7, #7]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d007      	beq.n	8006e52 <find_volume+0x82>
 8006e42:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006e46:	f003 0304 	and.w	r3, r3, #4
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d001      	beq.n	8006e52 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8006e4e:	230a      	movs	r3, #10
 8006e50:	e237      	b.n	80072c2 <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 8006e52:	2300      	movs	r3, #0
 8006e54:	e235      	b.n	80072c2 <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8006e56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e58:	2200      	movs	r2, #0
 8006e5a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8006e5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e5e:	b2da      	uxtb	r2, r3
 8006e60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e62:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8006e64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e66:	785b      	ldrb	r3, [r3, #1]
 8006e68:	4618      	mov	r0, r3
 8006e6a:	f7fe f8af 	bl	8004fcc <disk_initialize>
 8006e6e:	4603      	mov	r3, r0
 8006e70:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8006e74:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006e78:	f003 0301 	and.w	r3, r3, #1
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d001      	beq.n	8006e84 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8006e80:	2303      	movs	r3, #3
 8006e82:	e21e      	b.n	80072c2 <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8006e84:	79fb      	ldrb	r3, [r7, #7]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d007      	beq.n	8006e9a <find_volume+0xca>
 8006e8a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006e8e:	f003 0304 	and.w	r3, r3, #4
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d001      	beq.n	8006e9a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8006e96:	230a      	movs	r3, #10
 8006e98:	e213      	b.n	80072c2 <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8006e9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e9c:	7858      	ldrb	r0, [r3, #1]
 8006e9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ea0:	330c      	adds	r3, #12
 8006ea2:	461a      	mov	r2, r3
 8006ea4:	2102      	movs	r1, #2
 8006ea6:	f7fe f8f9 	bl	800509c <disk_ioctl>
 8006eaa:	4603      	mov	r3, r0
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d001      	beq.n	8006eb4 <find_volume+0xe4>
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	e206      	b.n	80072c2 <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8006eb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006eb6:	899b      	ldrh	r3, [r3, #12]
 8006eb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ebc:	d80d      	bhi.n	8006eda <find_volume+0x10a>
 8006ebe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ec0:	899b      	ldrh	r3, [r3, #12]
 8006ec2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ec6:	d308      	bcc.n	8006eda <find_volume+0x10a>
 8006ec8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006eca:	899b      	ldrh	r3, [r3, #12]
 8006ecc:	461a      	mov	r2, r3
 8006ece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ed0:	899b      	ldrh	r3, [r3, #12]
 8006ed2:	3b01      	subs	r3, #1
 8006ed4:	4013      	ands	r3, r2
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d001      	beq.n	8006ede <find_volume+0x10e>
 8006eda:	2301      	movs	r3, #1
 8006edc:	e1f1      	b.n	80072c2 <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8006ede:	2300      	movs	r3, #0
 8006ee0:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8006ee2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006ee4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006ee6:	f7ff ff1d 	bl	8006d24 <check_fs>
 8006eea:	4603      	mov	r3, r0
 8006eec:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8006ef0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006ef4:	2b02      	cmp	r3, #2
 8006ef6:	d149      	bne.n	8006f8c <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006ef8:	2300      	movs	r3, #0
 8006efa:	643b      	str	r3, [r7, #64]	@ 0x40
 8006efc:	e01e      	b.n	8006f3c <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8006efe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f00:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8006f04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f06:	011b      	lsls	r3, r3, #4
 8006f08:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8006f0c:	4413      	add	r3, r2
 8006f0e:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8006f10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f12:	3304      	adds	r3, #4
 8006f14:	781b      	ldrb	r3, [r3, #0]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d006      	beq.n	8006f28 <find_volume+0x158>
 8006f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f1c:	3308      	adds	r3, #8
 8006f1e:	4618      	mov	r0, r3
 8006f20:	f7fe f8f2 	bl	8005108 <ld_dword>
 8006f24:	4602      	mov	r2, r0
 8006f26:	e000      	b.n	8006f2a <find_volume+0x15a>
 8006f28:	2200      	movs	r2, #0
 8006f2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f2c:	009b      	lsls	r3, r3, #2
 8006f2e:	3358      	adds	r3, #88	@ 0x58
 8006f30:	443b      	add	r3, r7
 8006f32:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006f36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f38:	3301      	adds	r3, #1
 8006f3a:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f3e:	2b03      	cmp	r3, #3
 8006f40:	d9dd      	bls.n	8006efe <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8006f42:	2300      	movs	r3, #0
 8006f44:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8006f46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d002      	beq.n	8006f52 <find_volume+0x182>
 8006f4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f4e:	3b01      	subs	r3, #1
 8006f50:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8006f52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f54:	009b      	lsls	r3, r3, #2
 8006f56:	3358      	adds	r3, #88	@ 0x58
 8006f58:	443b      	add	r3, r7
 8006f5a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8006f5e:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8006f60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d005      	beq.n	8006f72 <find_volume+0x1a2>
 8006f66:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006f68:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006f6a:	f7ff fedb 	bl	8006d24 <check_fs>
 8006f6e:	4603      	mov	r3, r0
 8006f70:	e000      	b.n	8006f74 <find_volume+0x1a4>
 8006f72:	2303      	movs	r3, #3
 8006f74:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8006f78:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006f7c:	2b01      	cmp	r3, #1
 8006f7e:	d905      	bls.n	8006f8c <find_volume+0x1bc>
 8006f80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f82:	3301      	adds	r3, #1
 8006f84:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f88:	2b03      	cmp	r3, #3
 8006f8a:	d9e2      	bls.n	8006f52 <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8006f8c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006f90:	2b04      	cmp	r3, #4
 8006f92:	d101      	bne.n	8006f98 <find_volume+0x1c8>
 8006f94:	2301      	movs	r3, #1
 8006f96:	e194      	b.n	80072c2 <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8006f98:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006f9c:	2b01      	cmp	r3, #1
 8006f9e:	d901      	bls.n	8006fa4 <find_volume+0x1d4>
 8006fa0:	230d      	movs	r3, #13
 8006fa2:	e18e      	b.n	80072c2 <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8006fa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fa6:	3338      	adds	r3, #56	@ 0x38
 8006fa8:	330b      	adds	r3, #11
 8006faa:	4618      	mov	r0, r3
 8006fac:	f7fe f894 	bl	80050d8 <ld_word>
 8006fb0:	4603      	mov	r3, r0
 8006fb2:	461a      	mov	r2, r3
 8006fb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fb6:	899b      	ldrh	r3, [r3, #12]
 8006fb8:	429a      	cmp	r2, r3
 8006fba:	d001      	beq.n	8006fc0 <find_volume+0x1f0>
 8006fbc:	230d      	movs	r3, #13
 8006fbe:	e180      	b.n	80072c2 <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8006fc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fc2:	3338      	adds	r3, #56	@ 0x38
 8006fc4:	3316      	adds	r3, #22
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	f7fe f886 	bl	80050d8 <ld_word>
 8006fcc:	4603      	mov	r3, r0
 8006fce:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8006fd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d106      	bne.n	8006fe4 <find_volume+0x214>
 8006fd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fd8:	3338      	adds	r3, #56	@ 0x38
 8006fda:	3324      	adds	r3, #36	@ 0x24
 8006fdc:	4618      	mov	r0, r3
 8006fde:	f7fe f893 	bl	8005108 <ld_dword>
 8006fe2:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8006fe4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fe6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006fe8:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8006fea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fec:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 8006ff0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ff2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8006ff4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ff6:	789b      	ldrb	r3, [r3, #2]
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	d005      	beq.n	8007008 <find_volume+0x238>
 8006ffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ffe:	789b      	ldrb	r3, [r3, #2]
 8007000:	2b02      	cmp	r3, #2
 8007002:	d001      	beq.n	8007008 <find_volume+0x238>
 8007004:	230d      	movs	r3, #13
 8007006:	e15c      	b.n	80072c2 <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8007008:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800700a:	789b      	ldrb	r3, [r3, #2]
 800700c:	461a      	mov	r2, r3
 800700e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007010:	fb02 f303 	mul.w	r3, r2, r3
 8007014:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8007016:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007018:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800701c:	461a      	mov	r2, r3
 800701e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007020:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8007022:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007024:	895b      	ldrh	r3, [r3, #10]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d008      	beq.n	800703c <find_volume+0x26c>
 800702a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800702c:	895b      	ldrh	r3, [r3, #10]
 800702e:	461a      	mov	r2, r3
 8007030:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007032:	895b      	ldrh	r3, [r3, #10]
 8007034:	3b01      	subs	r3, #1
 8007036:	4013      	ands	r3, r2
 8007038:	2b00      	cmp	r3, #0
 800703a:	d001      	beq.n	8007040 <find_volume+0x270>
 800703c:	230d      	movs	r3, #13
 800703e:	e140      	b.n	80072c2 <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8007040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007042:	3338      	adds	r3, #56	@ 0x38
 8007044:	3311      	adds	r3, #17
 8007046:	4618      	mov	r0, r3
 8007048:	f7fe f846 	bl	80050d8 <ld_word>
 800704c:	4603      	mov	r3, r0
 800704e:	461a      	mov	r2, r3
 8007050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007052:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8007054:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007056:	891b      	ldrh	r3, [r3, #8]
 8007058:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800705a:	8992      	ldrh	r2, [r2, #12]
 800705c:	0952      	lsrs	r2, r2, #5
 800705e:	b292      	uxth	r2, r2
 8007060:	fbb3 f1f2 	udiv	r1, r3, r2
 8007064:	fb01 f202 	mul.w	r2, r1, r2
 8007068:	1a9b      	subs	r3, r3, r2
 800706a:	b29b      	uxth	r3, r3
 800706c:	2b00      	cmp	r3, #0
 800706e:	d003      	beq.n	8007078 <find_volume+0x2a8>
 8007070:	230d      	movs	r3, #13
 8007072:	e126      	b.n	80072c2 <find_volume+0x4f2>
 8007074:	20002288 	.word	0x20002288

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8007078:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800707a:	3338      	adds	r3, #56	@ 0x38
 800707c:	3313      	adds	r3, #19
 800707e:	4618      	mov	r0, r3
 8007080:	f7fe f82a 	bl	80050d8 <ld_word>
 8007084:	4603      	mov	r3, r0
 8007086:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8007088:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800708a:	2b00      	cmp	r3, #0
 800708c:	d106      	bne.n	800709c <find_volume+0x2cc>
 800708e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007090:	3338      	adds	r3, #56	@ 0x38
 8007092:	3320      	adds	r3, #32
 8007094:	4618      	mov	r0, r3
 8007096:	f7fe f837 	bl	8005108 <ld_dword>
 800709a:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800709c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800709e:	3338      	adds	r3, #56	@ 0x38
 80070a0:	330e      	adds	r3, #14
 80070a2:	4618      	mov	r0, r3
 80070a4:	f7fe f818 	bl	80050d8 <ld_word>
 80070a8:	4603      	mov	r3, r0
 80070aa:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80070ac:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d101      	bne.n	80070b6 <find_volume+0x2e6>
 80070b2:	230d      	movs	r3, #13
 80070b4:	e105      	b.n	80072c2 <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80070b6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80070b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80070ba:	4413      	add	r3, r2
 80070bc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80070be:	8911      	ldrh	r1, [r2, #8]
 80070c0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80070c2:	8992      	ldrh	r2, [r2, #12]
 80070c4:	0952      	lsrs	r2, r2, #5
 80070c6:	b292      	uxth	r2, r2
 80070c8:	fbb1 f2f2 	udiv	r2, r1, r2
 80070cc:	b292      	uxth	r2, r2
 80070ce:	4413      	add	r3, r2
 80070d0:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80070d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80070d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070d6:	429a      	cmp	r2, r3
 80070d8:	d201      	bcs.n	80070de <find_volume+0x30e>
 80070da:	230d      	movs	r3, #13
 80070dc:	e0f1      	b.n	80072c2 <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80070de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80070e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070e2:	1ad3      	subs	r3, r2, r3
 80070e4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80070e6:	8952      	ldrh	r2, [r2, #10]
 80070e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80070ec:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80070ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d101      	bne.n	80070f8 <find_volume+0x328>
 80070f4:	230d      	movs	r3, #13
 80070f6:	e0e4      	b.n	80072c2 <find_volume+0x4f2>
		fmt = FS_FAT32;
 80070f8:	2303      	movs	r3, #3
 80070fa:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80070fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007100:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8007104:	4293      	cmp	r3, r2
 8007106:	d802      	bhi.n	800710e <find_volume+0x33e>
 8007108:	2302      	movs	r3, #2
 800710a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800710e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007110:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8007114:	4293      	cmp	r3, r2
 8007116:	d802      	bhi.n	800711e <find_volume+0x34e>
 8007118:	2301      	movs	r3, #1
 800711a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800711e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007120:	1c9a      	adds	r2, r3, #2
 8007122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007124:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8007126:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007128:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800712a:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800712c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800712e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007130:	441a      	add	r2, r3
 8007132:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007134:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8007136:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800713a:	441a      	add	r2, r3
 800713c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800713e:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 8007140:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007144:	2b03      	cmp	r3, #3
 8007146:	d11e      	bne.n	8007186 <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8007148:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800714a:	3338      	adds	r3, #56	@ 0x38
 800714c:	332a      	adds	r3, #42	@ 0x2a
 800714e:	4618      	mov	r0, r3
 8007150:	f7fd ffc2 	bl	80050d8 <ld_word>
 8007154:	4603      	mov	r3, r0
 8007156:	2b00      	cmp	r3, #0
 8007158:	d001      	beq.n	800715e <find_volume+0x38e>
 800715a:	230d      	movs	r3, #13
 800715c:	e0b1      	b.n	80072c2 <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800715e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007160:	891b      	ldrh	r3, [r3, #8]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d001      	beq.n	800716a <find_volume+0x39a>
 8007166:	230d      	movs	r3, #13
 8007168:	e0ab      	b.n	80072c2 <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800716a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800716c:	3338      	adds	r3, #56	@ 0x38
 800716e:	332c      	adds	r3, #44	@ 0x2c
 8007170:	4618      	mov	r0, r3
 8007172:	f7fd ffc9 	bl	8005108 <ld_dword>
 8007176:	4602      	mov	r2, r0
 8007178:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800717a:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800717c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800717e:	69db      	ldr	r3, [r3, #28]
 8007180:	009b      	lsls	r3, r3, #2
 8007182:	647b      	str	r3, [r7, #68]	@ 0x44
 8007184:	e01f      	b.n	80071c6 <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8007186:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007188:	891b      	ldrh	r3, [r3, #8]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d101      	bne.n	8007192 <find_volume+0x3c2>
 800718e:	230d      	movs	r3, #13
 8007190:	e097      	b.n	80072c2 <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8007192:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007194:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007196:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007198:	441a      	add	r2, r3
 800719a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800719c:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800719e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80071a2:	2b02      	cmp	r3, #2
 80071a4:	d103      	bne.n	80071ae <find_volume+0x3de>
 80071a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071a8:	69db      	ldr	r3, [r3, #28]
 80071aa:	005b      	lsls	r3, r3, #1
 80071ac:	e00a      	b.n	80071c4 <find_volume+0x3f4>
 80071ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071b0:	69da      	ldr	r2, [r3, #28]
 80071b2:	4613      	mov	r3, r2
 80071b4:	005b      	lsls	r3, r3, #1
 80071b6:	4413      	add	r3, r2
 80071b8:	085a      	lsrs	r2, r3, #1
 80071ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071bc:	69db      	ldr	r3, [r3, #28]
 80071be:	f003 0301 	and.w	r3, r3, #1
 80071c2:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80071c4:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80071c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071c8:	6a1a      	ldr	r2, [r3, #32]
 80071ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071cc:	899b      	ldrh	r3, [r3, #12]
 80071ce:	4619      	mov	r1, r3
 80071d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80071d2:	440b      	add	r3, r1
 80071d4:	3b01      	subs	r3, #1
 80071d6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80071d8:	8989      	ldrh	r1, [r1, #12]
 80071da:	fbb3 f3f1 	udiv	r3, r3, r1
 80071de:	429a      	cmp	r2, r3
 80071e0:	d201      	bcs.n	80071e6 <find_volume+0x416>
 80071e2:	230d      	movs	r3, #13
 80071e4:	e06d      	b.n	80072c2 <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80071e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071e8:	f04f 32ff 	mov.w	r2, #4294967295
 80071ec:	619a      	str	r2, [r3, #24]
 80071ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071f0:	699a      	ldr	r2, [r3, #24]
 80071f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071f4:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 80071f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071f8:	2280      	movs	r2, #128	@ 0x80
 80071fa:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80071fc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007200:	2b03      	cmp	r3, #3
 8007202:	d149      	bne.n	8007298 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8007204:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007206:	3338      	adds	r3, #56	@ 0x38
 8007208:	3330      	adds	r3, #48	@ 0x30
 800720a:	4618      	mov	r0, r3
 800720c:	f7fd ff64 	bl	80050d8 <ld_word>
 8007210:	4603      	mov	r3, r0
 8007212:	2b01      	cmp	r3, #1
 8007214:	d140      	bne.n	8007298 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 8007216:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007218:	3301      	adds	r3, #1
 800721a:	4619      	mov	r1, r3
 800721c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800721e:	f7fe fa0b 	bl	8005638 <move_window>
 8007222:	4603      	mov	r3, r0
 8007224:	2b00      	cmp	r3, #0
 8007226:	d137      	bne.n	8007298 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 8007228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800722a:	2200      	movs	r2, #0
 800722c:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800722e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007230:	3338      	adds	r3, #56	@ 0x38
 8007232:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8007236:	4618      	mov	r0, r3
 8007238:	f7fd ff4e 	bl	80050d8 <ld_word>
 800723c:	4603      	mov	r3, r0
 800723e:	461a      	mov	r2, r3
 8007240:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8007244:	429a      	cmp	r2, r3
 8007246:	d127      	bne.n	8007298 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8007248:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800724a:	3338      	adds	r3, #56	@ 0x38
 800724c:	4618      	mov	r0, r3
 800724e:	f7fd ff5b 	bl	8005108 <ld_dword>
 8007252:	4603      	mov	r3, r0
 8007254:	4a1d      	ldr	r2, [pc, #116]	@ (80072cc <find_volume+0x4fc>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d11e      	bne.n	8007298 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800725a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800725c:	3338      	adds	r3, #56	@ 0x38
 800725e:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8007262:	4618      	mov	r0, r3
 8007264:	f7fd ff50 	bl	8005108 <ld_dword>
 8007268:	4603      	mov	r3, r0
 800726a:	4a19      	ldr	r2, [pc, #100]	@ (80072d0 <find_volume+0x500>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d113      	bne.n	8007298 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8007270:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007272:	3338      	adds	r3, #56	@ 0x38
 8007274:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8007278:	4618      	mov	r0, r3
 800727a:	f7fd ff45 	bl	8005108 <ld_dword>
 800727e:	4602      	mov	r2, r0
 8007280:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007282:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8007284:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007286:	3338      	adds	r3, #56	@ 0x38
 8007288:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800728c:	4618      	mov	r0, r3
 800728e:	f7fd ff3b 	bl	8005108 <ld_dword>
 8007292:	4602      	mov	r2, r0
 8007294:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007296:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8007298:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800729a:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800729e:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80072a0:	4b0c      	ldr	r3, [pc, #48]	@ (80072d4 <find_volume+0x504>)
 80072a2:	881b      	ldrh	r3, [r3, #0]
 80072a4:	3301      	adds	r3, #1
 80072a6:	b29a      	uxth	r2, r3
 80072a8:	4b0a      	ldr	r3, [pc, #40]	@ (80072d4 <find_volume+0x504>)
 80072aa:	801a      	strh	r2, [r3, #0]
 80072ac:	4b09      	ldr	r3, [pc, #36]	@ (80072d4 <find_volume+0x504>)
 80072ae:	881a      	ldrh	r2, [r3, #0]
 80072b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072b2:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 80072b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072b6:	4a08      	ldr	r2, [pc, #32]	@ (80072d8 <find_volume+0x508>)
 80072b8:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80072ba:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80072bc:	f7fe f954 	bl	8005568 <clear_lock>
#endif
	return FR_OK;
 80072c0:	2300      	movs	r3, #0
}
 80072c2:	4618      	mov	r0, r3
 80072c4:	3758      	adds	r7, #88	@ 0x58
 80072c6:	46bd      	mov	sp, r7
 80072c8:	bd80      	pop	{r7, pc}
 80072ca:	bf00      	nop
 80072cc:	41615252 	.word	0x41615252
 80072d0:	61417272 	.word	0x61417272
 80072d4:	2000228c 	.word	0x2000228c
 80072d8:	200022b0 	.word	0x200022b0

080072dc <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b084      	sub	sp, #16
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
 80072e4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80072e6:	2309      	movs	r3, #9
 80072e8:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d01c      	beq.n	800732a <validate+0x4e>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d018      	beq.n	800732a <validate+0x4e>
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	781b      	ldrb	r3, [r3, #0]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d013      	beq.n	800732a <validate+0x4e>
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	889a      	ldrh	r2, [r3, #4]
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	88db      	ldrh	r3, [r3, #6]
 800730c:	429a      	cmp	r2, r3
 800730e:	d10c      	bne.n	800732a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	785b      	ldrb	r3, [r3, #1]
 8007316:	4618      	mov	r0, r3
 8007318:	f7fd fe3e 	bl	8004f98 <disk_status>
 800731c:	4603      	mov	r3, r0
 800731e:	f003 0301 	and.w	r3, r3, #1
 8007322:	2b00      	cmp	r3, #0
 8007324:	d101      	bne.n	800732a <validate+0x4e>
			res = FR_OK;
 8007326:	2300      	movs	r3, #0
 8007328:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800732a:	7bfb      	ldrb	r3, [r7, #15]
 800732c:	2b00      	cmp	r3, #0
 800732e:	d102      	bne.n	8007336 <validate+0x5a>
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	e000      	b.n	8007338 <validate+0x5c>
 8007336:	2300      	movs	r3, #0
 8007338:	683a      	ldr	r2, [r7, #0]
 800733a:	6013      	str	r3, [r2, #0]
	return res;
 800733c:	7bfb      	ldrb	r3, [r7, #15]
}
 800733e:	4618      	mov	r0, r3
 8007340:	3710      	adds	r7, #16
 8007342:	46bd      	mov	sp, r7
 8007344:	bd80      	pop	{r7, pc}
	...

08007348 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b088      	sub	sp, #32
 800734c:	af00      	add	r7, sp, #0
 800734e:	60f8      	str	r0, [r7, #12]
 8007350:	60b9      	str	r1, [r7, #8]
 8007352:	4613      	mov	r3, r2
 8007354:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800735a:	f107 0310 	add.w	r3, r7, #16
 800735e:	4618      	mov	r0, r3
 8007360:	f7ff fc9c 	bl	8006c9c <get_ldnumber>
 8007364:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8007366:	69fb      	ldr	r3, [r7, #28]
 8007368:	2b00      	cmp	r3, #0
 800736a:	da01      	bge.n	8007370 <f_mount+0x28>
 800736c:	230b      	movs	r3, #11
 800736e:	e02b      	b.n	80073c8 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8007370:	4a17      	ldr	r2, [pc, #92]	@ (80073d0 <f_mount+0x88>)
 8007372:	69fb      	ldr	r3, [r7, #28]
 8007374:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007378:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800737a:	69bb      	ldr	r3, [r7, #24]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d005      	beq.n	800738c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8007380:	69b8      	ldr	r0, [r7, #24]
 8007382:	f7fe f8f1 	bl	8005568 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8007386:	69bb      	ldr	r3, [r7, #24]
 8007388:	2200      	movs	r2, #0
 800738a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d002      	beq.n	8007398 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	2200      	movs	r2, #0
 8007396:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8007398:	68fa      	ldr	r2, [r7, #12]
 800739a:	490d      	ldr	r1, [pc, #52]	@ (80073d0 <f_mount+0x88>)
 800739c:	69fb      	ldr	r3, [r7, #28]
 800739e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d002      	beq.n	80073ae <f_mount+0x66>
 80073a8:	79fb      	ldrb	r3, [r7, #7]
 80073aa:	2b01      	cmp	r3, #1
 80073ac:	d001      	beq.n	80073b2 <f_mount+0x6a>
 80073ae:	2300      	movs	r3, #0
 80073b0:	e00a      	b.n	80073c8 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80073b2:	f107 010c 	add.w	r1, r7, #12
 80073b6:	f107 0308 	add.w	r3, r7, #8
 80073ba:	2200      	movs	r2, #0
 80073bc:	4618      	mov	r0, r3
 80073be:	f7ff fd07 	bl	8006dd0 <find_volume>
 80073c2:	4603      	mov	r3, r0
 80073c4:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80073c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80073c8:	4618      	mov	r0, r3
 80073ca:	3720      	adds	r7, #32
 80073cc:	46bd      	mov	sp, r7
 80073ce:	bd80      	pop	{r7, pc}
 80073d0:	20002288 	.word	0x20002288

080073d4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b09a      	sub	sp, #104	@ 0x68
 80073d8:	af00      	add	r7, sp, #0
 80073da:	60f8      	str	r0, [r7, #12]
 80073dc:	60b9      	str	r1, [r7, #8]
 80073de:	4613      	mov	r3, r2
 80073e0:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d101      	bne.n	80073ec <f_open+0x18>
 80073e8:	2309      	movs	r3, #9
 80073ea:	e1b7      	b.n	800775c <f_open+0x388>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80073ec:	79fb      	ldrb	r3, [r7, #7]
 80073ee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80073f2:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80073f4:	79fa      	ldrb	r2, [r7, #7]
 80073f6:	f107 0114 	add.w	r1, r7, #20
 80073fa:	f107 0308 	add.w	r3, r7, #8
 80073fe:	4618      	mov	r0, r3
 8007400:	f7ff fce6 	bl	8006dd0 <find_volume>
 8007404:	4603      	mov	r3, r0
 8007406:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 800740a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800740e:	2b00      	cmp	r3, #0
 8007410:	f040 819b 	bne.w	800774a <f_open+0x376>
		dj.obj.fs = fs;
 8007414:	697b      	ldr	r3, [r7, #20]
 8007416:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8007418:	68ba      	ldr	r2, [r7, #8]
 800741a:	f107 0318 	add.w	r3, r7, #24
 800741e:	4611      	mov	r1, r2
 8007420:	4618      	mov	r0, r3
 8007422:	f7ff fbc5 	bl	8006bb0 <follow_path>
 8007426:	4603      	mov	r3, r0
 8007428:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800742c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007430:	2b00      	cmp	r3, #0
 8007432:	d118      	bne.n	8007466 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8007434:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8007438:	b25b      	sxtb	r3, r3
 800743a:	2b00      	cmp	r3, #0
 800743c:	da03      	bge.n	8007446 <f_open+0x72>
				res = FR_INVALID_NAME;
 800743e:	2306      	movs	r3, #6
 8007440:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8007444:	e00f      	b.n	8007466 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007446:	79fb      	ldrb	r3, [r7, #7]
 8007448:	2b01      	cmp	r3, #1
 800744a:	bf8c      	ite	hi
 800744c:	2301      	movhi	r3, #1
 800744e:	2300      	movls	r3, #0
 8007450:	b2db      	uxtb	r3, r3
 8007452:	461a      	mov	r2, r3
 8007454:	f107 0318 	add.w	r3, r7, #24
 8007458:	4611      	mov	r1, r2
 800745a:	4618      	mov	r0, r3
 800745c:	f7fd ff3c 	bl	80052d8 <chk_lock>
 8007460:	4603      	mov	r3, r0
 8007462:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8007466:	79fb      	ldrb	r3, [r7, #7]
 8007468:	f003 031c 	and.w	r3, r3, #28
 800746c:	2b00      	cmp	r3, #0
 800746e:	d07f      	beq.n	8007570 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8007470:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007474:	2b00      	cmp	r3, #0
 8007476:	d017      	beq.n	80074a8 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8007478:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800747c:	2b04      	cmp	r3, #4
 800747e:	d10e      	bne.n	800749e <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8007480:	f7fd ff86 	bl	8005390 <enq_lock>
 8007484:	4603      	mov	r3, r0
 8007486:	2b00      	cmp	r3, #0
 8007488:	d006      	beq.n	8007498 <f_open+0xc4>
 800748a:	f107 0318 	add.w	r3, r7, #24
 800748e:	4618      	mov	r0, r3
 8007490:	f7ff f8de 	bl	8006650 <dir_register>
 8007494:	4603      	mov	r3, r0
 8007496:	e000      	b.n	800749a <f_open+0xc6>
 8007498:	2312      	movs	r3, #18
 800749a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800749e:	79fb      	ldrb	r3, [r7, #7]
 80074a0:	f043 0308 	orr.w	r3, r3, #8
 80074a4:	71fb      	strb	r3, [r7, #7]
 80074a6:	e010      	b.n	80074ca <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80074a8:	7fbb      	ldrb	r3, [r7, #30]
 80074aa:	f003 0311 	and.w	r3, r3, #17
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d003      	beq.n	80074ba <f_open+0xe6>
					res = FR_DENIED;
 80074b2:	2307      	movs	r3, #7
 80074b4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80074b8:	e007      	b.n	80074ca <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80074ba:	79fb      	ldrb	r3, [r7, #7]
 80074bc:	f003 0304 	and.w	r3, r3, #4
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d002      	beq.n	80074ca <f_open+0xf6>
 80074c4:	2308      	movs	r3, #8
 80074c6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80074ca:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d168      	bne.n	80075a4 <f_open+0x1d0>
 80074d2:	79fb      	ldrb	r3, [r7, #7]
 80074d4:	f003 0308 	and.w	r3, r3, #8
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d063      	beq.n	80075a4 <f_open+0x1d0>
				dw = GET_FATTIME();
 80074dc:	f7fd fcfe 	bl	8004edc <get_fattime>
 80074e0:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80074e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074e4:	330e      	adds	r3, #14
 80074e6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80074e8:	4618      	mov	r0, r3
 80074ea:	f7fd fe4b 	bl	8005184 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80074ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074f0:	3316      	adds	r3, #22
 80074f2:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80074f4:	4618      	mov	r0, r3
 80074f6:	f7fd fe45 	bl	8005184 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80074fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074fc:	330b      	adds	r3, #11
 80074fe:	2220      	movs	r2, #32
 8007500:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8007502:	697b      	ldr	r3, [r7, #20]
 8007504:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007506:	4611      	mov	r1, r2
 8007508:	4618      	mov	r0, r3
 800750a:	f7fe fe1a 	bl	8006142 <ld_clust>
 800750e:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8007510:	697b      	ldr	r3, [r7, #20]
 8007512:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007514:	2200      	movs	r2, #0
 8007516:	4618      	mov	r0, r3
 8007518:	f7fe fe32 	bl	8006180 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800751c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800751e:	331c      	adds	r3, #28
 8007520:	2100      	movs	r1, #0
 8007522:	4618      	mov	r0, r3
 8007524:	f7fd fe2e 	bl	8005184 <st_dword>
					fs->wflag = 1;
 8007528:	697b      	ldr	r3, [r7, #20]
 800752a:	2201      	movs	r2, #1
 800752c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800752e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007530:	2b00      	cmp	r3, #0
 8007532:	d037      	beq.n	80075a4 <f_open+0x1d0>
						dw = fs->winsect;
 8007534:	697b      	ldr	r3, [r7, #20]
 8007536:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007538:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800753a:	f107 0318 	add.w	r3, r7, #24
 800753e:	2200      	movs	r2, #0
 8007540:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007542:	4618      	mov	r0, r3
 8007544:	f7fe fb22 	bl	8005b8c <remove_chain>
 8007548:	4603      	mov	r3, r0
 800754a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 800754e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007552:	2b00      	cmp	r3, #0
 8007554:	d126      	bne.n	80075a4 <f_open+0x1d0>
							res = move_window(fs, dw);
 8007556:	697b      	ldr	r3, [r7, #20]
 8007558:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800755a:	4618      	mov	r0, r3
 800755c:	f7fe f86c 	bl	8005638 <move_window>
 8007560:	4603      	mov	r3, r0
 8007562:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8007566:	697b      	ldr	r3, [r7, #20]
 8007568:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800756a:	3a01      	subs	r2, #1
 800756c:	615a      	str	r2, [r3, #20]
 800756e:	e019      	b.n	80075a4 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8007570:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007574:	2b00      	cmp	r3, #0
 8007576:	d115      	bne.n	80075a4 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8007578:	7fbb      	ldrb	r3, [r7, #30]
 800757a:	f003 0310 	and.w	r3, r3, #16
 800757e:	2b00      	cmp	r3, #0
 8007580:	d003      	beq.n	800758a <f_open+0x1b6>
					res = FR_NO_FILE;
 8007582:	2304      	movs	r3, #4
 8007584:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8007588:	e00c      	b.n	80075a4 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800758a:	79fb      	ldrb	r3, [r7, #7]
 800758c:	f003 0302 	and.w	r3, r3, #2
 8007590:	2b00      	cmp	r3, #0
 8007592:	d007      	beq.n	80075a4 <f_open+0x1d0>
 8007594:	7fbb      	ldrb	r3, [r7, #30]
 8007596:	f003 0301 	and.w	r3, r3, #1
 800759a:	2b00      	cmp	r3, #0
 800759c:	d002      	beq.n	80075a4 <f_open+0x1d0>
						res = FR_DENIED;
 800759e:	2307      	movs	r3, #7
 80075a0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 80075a4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d126      	bne.n	80075fa <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80075ac:	79fb      	ldrb	r3, [r7, #7]
 80075ae:	f003 0308 	and.w	r3, r3, #8
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d003      	beq.n	80075be <f_open+0x1ea>
				mode |= FA_MODIFIED;
 80075b6:	79fb      	ldrb	r3, [r7, #7]
 80075b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075bc:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80075be:	697b      	ldr	r3, [r7, #20]
 80075c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 80075c6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80075cc:	79fb      	ldrb	r3, [r7, #7]
 80075ce:	2b01      	cmp	r3, #1
 80075d0:	bf8c      	ite	hi
 80075d2:	2301      	movhi	r3, #1
 80075d4:	2300      	movls	r3, #0
 80075d6:	b2db      	uxtb	r3, r3
 80075d8:	461a      	mov	r2, r3
 80075da:	f107 0318 	add.w	r3, r7, #24
 80075de:	4611      	mov	r1, r2
 80075e0:	4618      	mov	r0, r3
 80075e2:	f7fd fef7 	bl	80053d4 <inc_lock>
 80075e6:	4602      	mov	r2, r0
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	691b      	ldr	r3, [r3, #16]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d102      	bne.n	80075fa <f_open+0x226>
 80075f4:	2302      	movs	r3, #2
 80075f6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 80075fa:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80075fe:	2b00      	cmp	r3, #0
 8007600:	f040 80a3 	bne.w	800774a <f_open+0x376>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8007604:	697b      	ldr	r3, [r7, #20]
 8007606:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007608:	4611      	mov	r1, r2
 800760a:	4618      	mov	r0, r3
 800760c:	f7fe fd99 	bl	8006142 <ld_clust>
 8007610:	4602      	mov	r2, r0
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8007616:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007618:	331c      	adds	r3, #28
 800761a:	4618      	mov	r0, r3
 800761c:	f7fd fd74 	bl	8005108 <ld_dword>
 8007620:	4602      	mov	r2, r0
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	2200      	movs	r2, #0
 800762a:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800762c:	697a      	ldr	r2, [r7, #20]
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8007632:	697b      	ldr	r3, [r7, #20]
 8007634:	88da      	ldrh	r2, [r3, #6]
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	79fa      	ldrb	r2, [r7, #7]
 800763e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	2200      	movs	r2, #0
 8007644:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	2200      	movs	r2, #0
 800764a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	2200      	movs	r2, #0
 8007650:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	3330      	adds	r3, #48	@ 0x30
 8007656:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800765a:	2100      	movs	r1, #0
 800765c:	4618      	mov	r0, r3
 800765e:	f7fd fdde 	bl	800521e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8007662:	79fb      	ldrb	r3, [r7, #7]
 8007664:	f003 0320 	and.w	r3, r3, #32
 8007668:	2b00      	cmp	r3, #0
 800766a:	d06e      	beq.n	800774a <f_open+0x376>
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	68db      	ldr	r3, [r3, #12]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d06a      	beq.n	800774a <f_open+0x376>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	68da      	ldr	r2, [r3, #12]
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800767c:	697b      	ldr	r3, [r7, #20]
 800767e:	895b      	ldrh	r3, [r3, #10]
 8007680:	461a      	mov	r2, r3
 8007682:	697b      	ldr	r3, [r7, #20]
 8007684:	899b      	ldrh	r3, [r3, #12]
 8007686:	fb02 f303 	mul.w	r3, r2, r3
 800768a:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	689b      	ldr	r3, [r3, #8]
 8007690:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	68db      	ldr	r3, [r3, #12]
 8007696:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007698:	e016      	b.n	80076c8 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800769e:	4618      	mov	r0, r3
 80076a0:	f7fe f887 	bl	80057b2 <get_fat>
 80076a4:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 80076a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80076a8:	2b01      	cmp	r3, #1
 80076aa:	d802      	bhi.n	80076b2 <f_open+0x2de>
 80076ac:	2302      	movs	r3, #2
 80076ae:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80076b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80076b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076b8:	d102      	bne.n	80076c0 <f_open+0x2ec>
 80076ba:	2301      	movs	r3, #1
 80076bc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80076c0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80076c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80076c4:	1ad3      	subs	r3, r2, r3
 80076c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80076c8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d103      	bne.n	80076d8 <f_open+0x304>
 80076d0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80076d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80076d4:	429a      	cmp	r2, r3
 80076d6:	d8e0      	bhi.n	800769a <f_open+0x2c6>
				}
				fp->clust = clst;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80076dc:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80076de:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d131      	bne.n	800774a <f_open+0x376>
 80076e6:	697b      	ldr	r3, [r7, #20]
 80076e8:	899b      	ldrh	r3, [r3, #12]
 80076ea:	461a      	mov	r2, r3
 80076ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80076ee:	fbb3 f1f2 	udiv	r1, r3, r2
 80076f2:	fb01 f202 	mul.w	r2, r1, r2
 80076f6:	1a9b      	subs	r3, r3, r2
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d026      	beq.n	800774a <f_open+0x376>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80076fc:	697b      	ldr	r3, [r7, #20]
 80076fe:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8007700:	4618      	mov	r0, r3
 8007702:	f7fe f837 	bl	8005774 <clust2sect>
 8007706:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8007708:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800770a:	2b00      	cmp	r3, #0
 800770c:	d103      	bne.n	8007716 <f_open+0x342>
						res = FR_INT_ERR;
 800770e:	2302      	movs	r3, #2
 8007710:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8007714:	e019      	b.n	800774a <f_open+0x376>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8007716:	697b      	ldr	r3, [r7, #20]
 8007718:	899b      	ldrh	r3, [r3, #12]
 800771a:	461a      	mov	r2, r3
 800771c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800771e:	fbb3 f2f2 	udiv	r2, r3, r2
 8007722:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007724:	441a      	add	r2, r3
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800772a:	697b      	ldr	r3, [r7, #20]
 800772c:	7858      	ldrb	r0, [r3, #1]
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	6a1a      	ldr	r2, [r3, #32]
 8007738:	2301      	movs	r3, #1
 800773a:	f7fd fc6f 	bl	800501c <disk_read>
 800773e:	4603      	mov	r3, r0
 8007740:	2b00      	cmp	r3, #0
 8007742:	d002      	beq.n	800774a <f_open+0x376>
 8007744:	2301      	movs	r3, #1
 8007746:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800774a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800774e:	2b00      	cmp	r3, #0
 8007750:	d002      	beq.n	8007758 <f_open+0x384>
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	2200      	movs	r2, #0
 8007756:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8007758:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800775c:	4618      	mov	r0, r3
 800775e:	3768      	adds	r7, #104	@ 0x68
 8007760:	46bd      	mov	sp, r7
 8007762:	bd80      	pop	{r7, pc}

08007764 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b08e      	sub	sp, #56	@ 0x38
 8007768:	af00      	add	r7, sp, #0
 800776a:	60f8      	str	r0, [r7, #12]
 800776c:	60b9      	str	r1, [r7, #8]
 800776e:	607a      	str	r2, [r7, #4]
 8007770:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8007772:	68bb      	ldr	r3, [r7, #8]
 8007774:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	2200      	movs	r2, #0
 800777a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	f107 0214 	add.w	r2, r7, #20
 8007782:	4611      	mov	r1, r2
 8007784:	4618      	mov	r0, r3
 8007786:	f7ff fda9 	bl	80072dc <validate>
 800778a:	4603      	mov	r3, r0
 800778c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8007790:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007794:	2b00      	cmp	r3, #0
 8007796:	d107      	bne.n	80077a8 <f_read+0x44>
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	7d5b      	ldrb	r3, [r3, #21]
 800779c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80077a0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d002      	beq.n	80077ae <f_read+0x4a>
 80077a8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80077ac:	e135      	b.n	8007a1a <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	7d1b      	ldrb	r3, [r3, #20]
 80077b2:	f003 0301 	and.w	r3, r3, #1
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d101      	bne.n	80077be <f_read+0x5a>
 80077ba:	2307      	movs	r3, #7
 80077bc:	e12d      	b.n	8007a1a <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	68da      	ldr	r2, [r3, #12]
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	699b      	ldr	r3, [r3, #24]
 80077c6:	1ad3      	subs	r3, r2, r3
 80077c8:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80077ca:	687a      	ldr	r2, [r7, #4]
 80077cc:	6a3b      	ldr	r3, [r7, #32]
 80077ce:	429a      	cmp	r2, r3
 80077d0:	f240 811e 	bls.w	8007a10 <f_read+0x2ac>
 80077d4:	6a3b      	ldr	r3, [r7, #32]
 80077d6:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80077d8:	e11a      	b.n	8007a10 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	699b      	ldr	r3, [r3, #24]
 80077de:	697a      	ldr	r2, [r7, #20]
 80077e0:	8992      	ldrh	r2, [r2, #12]
 80077e2:	fbb3 f1f2 	udiv	r1, r3, r2
 80077e6:	fb01 f202 	mul.w	r2, r1, r2
 80077ea:	1a9b      	subs	r3, r3, r2
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	f040 80d5 	bne.w	800799c <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	699b      	ldr	r3, [r3, #24]
 80077f6:	697a      	ldr	r2, [r7, #20]
 80077f8:	8992      	ldrh	r2, [r2, #12]
 80077fa:	fbb3 f3f2 	udiv	r3, r3, r2
 80077fe:	697a      	ldr	r2, [r7, #20]
 8007800:	8952      	ldrh	r2, [r2, #10]
 8007802:	3a01      	subs	r2, #1
 8007804:	4013      	ands	r3, r2
 8007806:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8007808:	69fb      	ldr	r3, [r7, #28]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d12f      	bne.n	800786e <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	699b      	ldr	r3, [r3, #24]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d103      	bne.n	800781e <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	689b      	ldr	r3, [r3, #8]
 800781a:	633b      	str	r3, [r7, #48]	@ 0x30
 800781c:	e013      	b.n	8007846 <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007822:	2b00      	cmp	r3, #0
 8007824:	d007      	beq.n	8007836 <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	699b      	ldr	r3, [r3, #24]
 800782a:	4619      	mov	r1, r3
 800782c:	68f8      	ldr	r0, [r7, #12]
 800782e:	f7fe faaa 	bl	8005d86 <clmt_clust>
 8007832:	6338      	str	r0, [r7, #48]	@ 0x30
 8007834:	e007      	b.n	8007846 <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8007836:	68fa      	ldr	r2, [r7, #12]
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	69db      	ldr	r3, [r3, #28]
 800783c:	4619      	mov	r1, r3
 800783e:	4610      	mov	r0, r2
 8007840:	f7fd ffb7 	bl	80057b2 <get_fat>
 8007844:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8007846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007848:	2b01      	cmp	r3, #1
 800784a:	d804      	bhi.n	8007856 <f_read+0xf2>
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	2202      	movs	r2, #2
 8007850:	755a      	strb	r2, [r3, #21]
 8007852:	2302      	movs	r3, #2
 8007854:	e0e1      	b.n	8007a1a <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8007856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007858:	f1b3 3fff 	cmp.w	r3, #4294967295
 800785c:	d104      	bne.n	8007868 <f_read+0x104>
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	2201      	movs	r2, #1
 8007862:	755a      	strb	r2, [r3, #21]
 8007864:	2301      	movs	r3, #1
 8007866:	e0d8      	b.n	8007a1a <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800786c:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800786e:	697a      	ldr	r2, [r7, #20]
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	69db      	ldr	r3, [r3, #28]
 8007874:	4619      	mov	r1, r3
 8007876:	4610      	mov	r0, r2
 8007878:	f7fd ff7c 	bl	8005774 <clust2sect>
 800787c:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800787e:	69bb      	ldr	r3, [r7, #24]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d104      	bne.n	800788e <f_read+0x12a>
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	2202      	movs	r2, #2
 8007888:	755a      	strb	r2, [r3, #21]
 800788a:	2302      	movs	r3, #2
 800788c:	e0c5      	b.n	8007a1a <f_read+0x2b6>
			sect += csect;
 800788e:	69ba      	ldr	r2, [r7, #24]
 8007890:	69fb      	ldr	r3, [r7, #28]
 8007892:	4413      	add	r3, r2
 8007894:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8007896:	697b      	ldr	r3, [r7, #20]
 8007898:	899b      	ldrh	r3, [r3, #12]
 800789a:	461a      	mov	r2, r3
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	fbb3 f3f2 	udiv	r3, r3, r2
 80078a2:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 80078a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d041      	beq.n	800792e <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80078aa:	69fa      	ldr	r2, [r7, #28]
 80078ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078ae:	4413      	add	r3, r2
 80078b0:	697a      	ldr	r2, [r7, #20]
 80078b2:	8952      	ldrh	r2, [r2, #10]
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d905      	bls.n	80078c4 <f_read+0x160>
					cc = fs->csize - csect;
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	895b      	ldrh	r3, [r3, #10]
 80078bc:	461a      	mov	r2, r3
 80078be:	69fb      	ldr	r3, [r7, #28]
 80078c0:	1ad3      	subs	r3, r2, r3
 80078c2:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80078c4:	697b      	ldr	r3, [r7, #20]
 80078c6:	7858      	ldrb	r0, [r3, #1]
 80078c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078ca:	69ba      	ldr	r2, [r7, #24]
 80078cc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80078ce:	f7fd fba5 	bl	800501c <disk_read>
 80078d2:	4603      	mov	r3, r0
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d004      	beq.n	80078e2 <f_read+0x17e>
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	2201      	movs	r2, #1
 80078dc:	755a      	strb	r2, [r3, #21]
 80078de:	2301      	movs	r3, #1
 80078e0:	e09b      	b.n	8007a1a <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	7d1b      	ldrb	r3, [r3, #20]
 80078e6:	b25b      	sxtb	r3, r3
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	da18      	bge.n	800791e <f_read+0x1ba>
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	6a1a      	ldr	r2, [r3, #32]
 80078f0:	69bb      	ldr	r3, [r7, #24]
 80078f2:	1ad3      	subs	r3, r2, r3
 80078f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80078f6:	429a      	cmp	r2, r3
 80078f8:	d911      	bls.n	800791e <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	6a1a      	ldr	r2, [r3, #32]
 80078fe:	69bb      	ldr	r3, [r7, #24]
 8007900:	1ad3      	subs	r3, r2, r3
 8007902:	697a      	ldr	r2, [r7, #20]
 8007904:	8992      	ldrh	r2, [r2, #12]
 8007906:	fb02 f303 	mul.w	r3, r2, r3
 800790a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800790c:	18d0      	adds	r0, r2, r3
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007914:	697b      	ldr	r3, [r7, #20]
 8007916:	899b      	ldrh	r3, [r3, #12]
 8007918:	461a      	mov	r2, r3
 800791a:	f7fd fc5f 	bl	80051dc <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800791e:	697b      	ldr	r3, [r7, #20]
 8007920:	899b      	ldrh	r3, [r3, #12]
 8007922:	461a      	mov	r2, r3
 8007924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007926:	fb02 f303 	mul.w	r3, r2, r3
 800792a:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800792c:	e05c      	b.n	80079e8 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	6a1b      	ldr	r3, [r3, #32]
 8007932:	69ba      	ldr	r2, [r7, #24]
 8007934:	429a      	cmp	r2, r3
 8007936:	d02e      	beq.n	8007996 <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	7d1b      	ldrb	r3, [r3, #20]
 800793c:	b25b      	sxtb	r3, r3
 800793e:	2b00      	cmp	r3, #0
 8007940:	da18      	bge.n	8007974 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007942:	697b      	ldr	r3, [r7, #20]
 8007944:	7858      	ldrb	r0, [r3, #1]
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	6a1a      	ldr	r2, [r3, #32]
 8007950:	2301      	movs	r3, #1
 8007952:	f7fd fb83 	bl	800505c <disk_write>
 8007956:	4603      	mov	r3, r0
 8007958:	2b00      	cmp	r3, #0
 800795a:	d004      	beq.n	8007966 <f_read+0x202>
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	2201      	movs	r2, #1
 8007960:	755a      	strb	r2, [r3, #21]
 8007962:	2301      	movs	r3, #1
 8007964:	e059      	b.n	8007a1a <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	7d1b      	ldrb	r3, [r3, #20]
 800796a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800796e:	b2da      	uxtb	r2, r3
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8007974:	697b      	ldr	r3, [r7, #20]
 8007976:	7858      	ldrb	r0, [r3, #1]
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800797e:	2301      	movs	r3, #1
 8007980:	69ba      	ldr	r2, [r7, #24]
 8007982:	f7fd fb4b 	bl	800501c <disk_read>
 8007986:	4603      	mov	r3, r0
 8007988:	2b00      	cmp	r3, #0
 800798a:	d004      	beq.n	8007996 <f_read+0x232>
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	2201      	movs	r2, #1
 8007990:	755a      	strb	r2, [r3, #21]
 8007992:	2301      	movs	r3, #1
 8007994:	e041      	b.n	8007a1a <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	69ba      	ldr	r2, [r7, #24]
 800799a:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800799c:	697b      	ldr	r3, [r7, #20]
 800799e:	899b      	ldrh	r3, [r3, #12]
 80079a0:	4618      	mov	r0, r3
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	699b      	ldr	r3, [r3, #24]
 80079a6:	697a      	ldr	r2, [r7, #20]
 80079a8:	8992      	ldrh	r2, [r2, #12]
 80079aa:	fbb3 f1f2 	udiv	r1, r3, r2
 80079ae:	fb01 f202 	mul.w	r2, r1, r2
 80079b2:	1a9b      	subs	r3, r3, r2
 80079b4:	1ac3      	subs	r3, r0, r3
 80079b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 80079b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	429a      	cmp	r2, r3
 80079be:	d901      	bls.n	80079c4 <f_read+0x260>
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	699b      	ldr	r3, [r3, #24]
 80079ce:	697a      	ldr	r2, [r7, #20]
 80079d0:	8992      	ldrh	r2, [r2, #12]
 80079d2:	fbb3 f0f2 	udiv	r0, r3, r2
 80079d6:	fb00 f202 	mul.w	r2, r0, r2
 80079da:	1a9b      	subs	r3, r3, r2
 80079dc:	440b      	add	r3, r1
 80079de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80079e0:	4619      	mov	r1, r3
 80079e2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80079e4:	f7fd fbfa 	bl	80051dc <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80079e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079ec:	4413      	add	r3, r2
 80079ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	699a      	ldr	r2, [r3, #24]
 80079f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079f6:	441a      	add	r2, r3
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	619a      	str	r2, [r3, #24]
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	681a      	ldr	r2, [r3, #0]
 8007a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a02:	441a      	add	r2, r3
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	601a      	str	r2, [r3, #0]
 8007a08:	687a      	ldr	r2, [r7, #4]
 8007a0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a0c:	1ad3      	subs	r3, r2, r3
 8007a0e:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	f47f aee1 	bne.w	80077da <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8007a18:	2300      	movs	r3, #0
}
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	3738      	adds	r7, #56	@ 0x38
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	bd80      	pop	{r7, pc}

08007a22 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8007a22:	b580      	push	{r7, lr}
 8007a24:	b086      	sub	sp, #24
 8007a26:	af00      	add	r7, sp, #0
 8007a28:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	f107 0208 	add.w	r2, r7, #8
 8007a30:	4611      	mov	r1, r2
 8007a32:	4618      	mov	r0, r3
 8007a34:	f7ff fc52 	bl	80072dc <validate>
 8007a38:	4603      	mov	r3, r0
 8007a3a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007a3c:	7dfb      	ldrb	r3, [r7, #23]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d168      	bne.n	8007b14 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	7d1b      	ldrb	r3, [r3, #20]
 8007a46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d062      	beq.n	8007b14 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	7d1b      	ldrb	r3, [r3, #20]
 8007a52:	b25b      	sxtb	r3, r3
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	da15      	bge.n	8007a84 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8007a58:	68bb      	ldr	r3, [r7, #8]
 8007a5a:	7858      	ldrb	r0, [r3, #1]
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6a1a      	ldr	r2, [r3, #32]
 8007a66:	2301      	movs	r3, #1
 8007a68:	f7fd faf8 	bl	800505c <disk_write>
 8007a6c:	4603      	mov	r3, r0
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d001      	beq.n	8007a76 <f_sync+0x54>
 8007a72:	2301      	movs	r3, #1
 8007a74:	e04f      	b.n	8007b16 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	7d1b      	ldrb	r3, [r3, #20]
 8007a7a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a7e:	b2da      	uxtb	r2, r3
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8007a84:	f7fd fa2a 	bl	8004edc <get_fattime>
 8007a88:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8007a8a:	68ba      	ldr	r2, [r7, #8]
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a90:	4619      	mov	r1, r3
 8007a92:	4610      	mov	r0, r2
 8007a94:	f7fd fdd0 	bl	8005638 <move_window>
 8007a98:	4603      	mov	r3, r0
 8007a9a:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8007a9c:	7dfb      	ldrb	r3, [r7, #23]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d138      	bne.n	8007b14 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007aa6:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	330b      	adds	r3, #11
 8007aac:	781a      	ldrb	r2, [r3, #0]
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	330b      	adds	r3, #11
 8007ab2:	f042 0220 	orr.w	r2, r2, #32
 8007ab6:	b2d2      	uxtb	r2, r2
 8007ab8:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	6818      	ldr	r0, [r3, #0]
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	689b      	ldr	r3, [r3, #8]
 8007ac2:	461a      	mov	r2, r3
 8007ac4:	68f9      	ldr	r1, [r7, #12]
 8007ac6:	f7fe fb5b 	bl	8006180 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	f103 021c 	add.w	r2, r3, #28
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	68db      	ldr	r3, [r3, #12]
 8007ad4:	4619      	mov	r1, r3
 8007ad6:	4610      	mov	r0, r2
 8007ad8:	f7fd fb54 	bl	8005184 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	3316      	adds	r3, #22
 8007ae0:	6939      	ldr	r1, [r7, #16]
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	f7fd fb4e 	bl	8005184 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	3312      	adds	r3, #18
 8007aec:	2100      	movs	r1, #0
 8007aee:	4618      	mov	r0, r3
 8007af0:	f7fd fb2d 	bl	800514e <st_word>
					fs->wflag = 1;
 8007af4:	68bb      	ldr	r3, [r7, #8]
 8007af6:	2201      	movs	r2, #1
 8007af8:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8007afa:	68bb      	ldr	r3, [r7, #8]
 8007afc:	4618      	mov	r0, r3
 8007afe:	f7fd fdc9 	bl	8005694 <sync_fs>
 8007b02:	4603      	mov	r3, r0
 8007b04:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	7d1b      	ldrb	r3, [r3, #20]
 8007b0a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b0e:	b2da      	uxtb	r2, r3
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8007b14:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b16:	4618      	mov	r0, r3
 8007b18:	3718      	adds	r7, #24
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	bd80      	pop	{r7, pc}

08007b1e <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8007b1e:	b580      	push	{r7, lr}
 8007b20:	b084      	sub	sp, #16
 8007b22:	af00      	add	r7, sp, #0
 8007b24:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8007b26:	6878      	ldr	r0, [r7, #4]
 8007b28:	f7ff ff7b 	bl	8007a22 <f_sync>
 8007b2c:	4603      	mov	r3, r0
 8007b2e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8007b30:	7bfb      	ldrb	r3, [r7, #15]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d118      	bne.n	8007b68 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	f107 0208 	add.w	r2, r7, #8
 8007b3c:	4611      	mov	r1, r2
 8007b3e:	4618      	mov	r0, r3
 8007b40:	f7ff fbcc 	bl	80072dc <validate>
 8007b44:	4603      	mov	r3, r0
 8007b46:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8007b48:	7bfb      	ldrb	r3, [r7, #15]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d10c      	bne.n	8007b68 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	691b      	ldr	r3, [r3, #16]
 8007b52:	4618      	mov	r0, r3
 8007b54:	f7fd fccc 	bl	80054f0 <dec_lock>
 8007b58:	4603      	mov	r3, r0
 8007b5a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8007b5c:	7bfb      	ldrb	r3, [r7, #15]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d102      	bne.n	8007b68 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2200      	movs	r2, #0
 8007b66:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8007b68:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	3710      	adds	r7, #16
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	bd80      	pop	{r7, pc}

08007b72 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 8007b72:	b580      	push	{r7, lr}
 8007b74:	b088      	sub	sp, #32
 8007b76:	af00      	add	r7, sp, #0
 8007b78:	60f8      	str	r0, [r7, #12]
 8007b7a:	60b9      	str	r1, [r7, #8]
 8007b7c:	607a      	str	r2, [r7, #4]
	int n = 0;
 8007b7e:	2300      	movs	r3, #0
 8007b80:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8007b86:	e01c      	b.n	8007bc2 <f_gets+0x50>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 8007b88:	f107 0310 	add.w	r3, r7, #16
 8007b8c:	f107 0114 	add.w	r1, r7, #20
 8007b90:	2201      	movs	r2, #1
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	f7ff fde6 	bl	8007764 <f_read>
		if (rc != 1) break;
 8007b98:	693b      	ldr	r3, [r7, #16]
 8007b9a:	2b01      	cmp	r3, #1
 8007b9c:	d117      	bne.n	8007bce <f_gets+0x5c>
		c = s[0];
 8007b9e:	7d3b      	ldrb	r3, [r7, #20]
 8007ba0:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8007ba2:	7dfb      	ldrb	r3, [r7, #23]
 8007ba4:	2b0d      	cmp	r3, #13
 8007ba6:	d00b      	beq.n	8007bc0 <f_gets+0x4e>
		*p++ = c;
 8007ba8:	69bb      	ldr	r3, [r7, #24]
 8007baa:	1c5a      	adds	r2, r3, #1
 8007bac:	61ba      	str	r2, [r7, #24]
 8007bae:	7dfa      	ldrb	r2, [r7, #23]
 8007bb0:	701a      	strb	r2, [r3, #0]
		n++;
 8007bb2:	69fb      	ldr	r3, [r7, #28]
 8007bb4:	3301      	adds	r3, #1
 8007bb6:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 8007bb8:	7dfb      	ldrb	r3, [r7, #23]
 8007bba:	2b0a      	cmp	r3, #10
 8007bbc:	d009      	beq.n	8007bd2 <f_gets+0x60>
 8007bbe:	e000      	b.n	8007bc2 <f_gets+0x50>
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8007bc0:	bf00      	nop
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8007bc2:	68bb      	ldr	r3, [r7, #8]
 8007bc4:	3b01      	subs	r3, #1
 8007bc6:	69fa      	ldr	r2, [r7, #28]
 8007bc8:	429a      	cmp	r2, r3
 8007bca:	dbdd      	blt.n	8007b88 <f_gets+0x16>
 8007bcc:	e002      	b.n	8007bd4 <f_gets+0x62>
		if (rc != 1) break;
 8007bce:	bf00      	nop
 8007bd0:	e000      	b.n	8007bd4 <f_gets+0x62>
		if (c == '\n') break;		/* Break on EOL */
 8007bd2:	bf00      	nop
	}
	*p = 0;
 8007bd4:	69bb      	ldr	r3, [r7, #24]
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 8007bda:	69fb      	ldr	r3, [r7, #28]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d001      	beq.n	8007be4 <f_gets+0x72>
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	e000      	b.n	8007be6 <f_gets+0x74>
 8007be4:	2300      	movs	r3, #0
}
 8007be6:	4618      	mov	r0, r3
 8007be8:	3720      	adds	r7, #32
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bd80      	pop	{r7, pc}
	...

08007bf0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007bf0:	b480      	push	{r7}
 8007bf2:	b087      	sub	sp, #28
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	60f8      	str	r0, [r7, #12]
 8007bf8:	60b9      	str	r1, [r7, #8]
 8007bfa:	4613      	mov	r3, r2
 8007bfc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8007bfe:	2301      	movs	r3, #1
 8007c00:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8007c02:	2300      	movs	r3, #0
 8007c04:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8007c06:	4b1f      	ldr	r3, [pc, #124]	@ (8007c84 <FATFS_LinkDriverEx+0x94>)
 8007c08:	7a5b      	ldrb	r3, [r3, #9]
 8007c0a:	b2db      	uxtb	r3, r3
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d131      	bne.n	8007c74 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8007c10:	4b1c      	ldr	r3, [pc, #112]	@ (8007c84 <FATFS_LinkDriverEx+0x94>)
 8007c12:	7a5b      	ldrb	r3, [r3, #9]
 8007c14:	b2db      	uxtb	r3, r3
 8007c16:	461a      	mov	r2, r3
 8007c18:	4b1a      	ldr	r3, [pc, #104]	@ (8007c84 <FATFS_LinkDriverEx+0x94>)
 8007c1a:	2100      	movs	r1, #0
 8007c1c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8007c1e:	4b19      	ldr	r3, [pc, #100]	@ (8007c84 <FATFS_LinkDriverEx+0x94>)
 8007c20:	7a5b      	ldrb	r3, [r3, #9]
 8007c22:	b2db      	uxtb	r3, r3
 8007c24:	4a17      	ldr	r2, [pc, #92]	@ (8007c84 <FATFS_LinkDriverEx+0x94>)
 8007c26:	009b      	lsls	r3, r3, #2
 8007c28:	4413      	add	r3, r2
 8007c2a:	68fa      	ldr	r2, [r7, #12]
 8007c2c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8007c2e:	4b15      	ldr	r3, [pc, #84]	@ (8007c84 <FATFS_LinkDriverEx+0x94>)
 8007c30:	7a5b      	ldrb	r3, [r3, #9]
 8007c32:	b2db      	uxtb	r3, r3
 8007c34:	461a      	mov	r2, r3
 8007c36:	4b13      	ldr	r3, [pc, #76]	@ (8007c84 <FATFS_LinkDriverEx+0x94>)
 8007c38:	4413      	add	r3, r2
 8007c3a:	79fa      	ldrb	r2, [r7, #7]
 8007c3c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8007c3e:	4b11      	ldr	r3, [pc, #68]	@ (8007c84 <FATFS_LinkDriverEx+0x94>)
 8007c40:	7a5b      	ldrb	r3, [r3, #9]
 8007c42:	b2db      	uxtb	r3, r3
 8007c44:	1c5a      	adds	r2, r3, #1
 8007c46:	b2d1      	uxtb	r1, r2
 8007c48:	4a0e      	ldr	r2, [pc, #56]	@ (8007c84 <FATFS_LinkDriverEx+0x94>)
 8007c4a:	7251      	strb	r1, [r2, #9]
 8007c4c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8007c4e:	7dbb      	ldrb	r3, [r7, #22]
 8007c50:	3330      	adds	r3, #48	@ 0x30
 8007c52:	b2da      	uxtb	r2, r3
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8007c58:	68bb      	ldr	r3, [r7, #8]
 8007c5a:	3301      	adds	r3, #1
 8007c5c:	223a      	movs	r2, #58	@ 0x3a
 8007c5e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8007c60:	68bb      	ldr	r3, [r7, #8]
 8007c62:	3302      	adds	r3, #2
 8007c64:	222f      	movs	r2, #47	@ 0x2f
 8007c66:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	3303      	adds	r3, #3
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8007c70:	2300      	movs	r3, #0
 8007c72:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8007c74:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c76:	4618      	mov	r0, r3
 8007c78:	371c      	adds	r7, #28
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c80:	4770      	bx	lr
 8007c82:	bf00      	nop
 8007c84:	200024b0 	.word	0x200024b0

08007c88 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b082      	sub	sp, #8
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
 8007c90:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8007c92:	2200      	movs	r2, #0
 8007c94:	6839      	ldr	r1, [r7, #0]
 8007c96:	6878      	ldr	r0, [r7, #4]
 8007c98:	f7ff ffaa 	bl	8007bf0 <FATFS_LinkDriverEx>
 8007c9c:	4603      	mov	r3, r0
}
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	3708      	adds	r7, #8
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	bd80      	pop	{r7, pc}
	...

08007ca8 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8007ca8:	b480      	push	{r7}
 8007caa:	b085      	sub	sp, #20
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	4603      	mov	r3, r0
 8007cb0:	6039      	str	r1, [r7, #0]
 8007cb2:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8007cb4:	88fb      	ldrh	r3, [r7, #6]
 8007cb6:	2b7f      	cmp	r3, #127	@ 0x7f
 8007cb8:	d802      	bhi.n	8007cc0 <ff_convert+0x18>
		c = chr;
 8007cba:	88fb      	ldrh	r3, [r7, #6]
 8007cbc:	81fb      	strh	r3, [r7, #14]
 8007cbe:	e025      	b.n	8007d0c <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d00b      	beq.n	8007cde <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8007cc6:	88fb      	ldrh	r3, [r7, #6]
 8007cc8:	2bff      	cmp	r3, #255	@ 0xff
 8007cca:	d805      	bhi.n	8007cd8 <ff_convert+0x30>
 8007ccc:	88fb      	ldrh	r3, [r7, #6]
 8007cce:	3b80      	subs	r3, #128	@ 0x80
 8007cd0:	4a12      	ldr	r2, [pc, #72]	@ (8007d1c <ff_convert+0x74>)
 8007cd2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007cd6:	e000      	b.n	8007cda <ff_convert+0x32>
 8007cd8:	2300      	movs	r3, #0
 8007cda:	81fb      	strh	r3, [r7, #14]
 8007cdc:	e016      	b.n	8007d0c <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8007cde:	2300      	movs	r3, #0
 8007ce0:	81fb      	strh	r3, [r7, #14]
 8007ce2:	e009      	b.n	8007cf8 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8007ce4:	89fb      	ldrh	r3, [r7, #14]
 8007ce6:	4a0d      	ldr	r2, [pc, #52]	@ (8007d1c <ff_convert+0x74>)
 8007ce8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007cec:	88fa      	ldrh	r2, [r7, #6]
 8007cee:	429a      	cmp	r2, r3
 8007cf0:	d006      	beq.n	8007d00 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8007cf2:	89fb      	ldrh	r3, [r7, #14]
 8007cf4:	3301      	adds	r3, #1
 8007cf6:	81fb      	strh	r3, [r7, #14]
 8007cf8:	89fb      	ldrh	r3, [r7, #14]
 8007cfa:	2b7f      	cmp	r3, #127	@ 0x7f
 8007cfc:	d9f2      	bls.n	8007ce4 <ff_convert+0x3c>
 8007cfe:	e000      	b.n	8007d02 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8007d00:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8007d02:	89fb      	ldrh	r3, [r7, #14]
 8007d04:	3380      	adds	r3, #128	@ 0x80
 8007d06:	b29b      	uxth	r3, r3
 8007d08:	b2db      	uxtb	r3, r3
 8007d0a:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8007d0c:	89fb      	ldrh	r3, [r7, #14]
}
 8007d0e:	4618      	mov	r0, r3
 8007d10:	3714      	adds	r7, #20
 8007d12:	46bd      	mov	sp, r7
 8007d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d18:	4770      	bx	lr
 8007d1a:	bf00      	nop
 8007d1c:	08008040 	.word	0x08008040

08007d20 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8007d20:	b480      	push	{r7}
 8007d22:	b087      	sub	sp, #28
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	4603      	mov	r3, r0
 8007d28:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8007d2a:	88fb      	ldrh	r3, [r7, #6]
 8007d2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d30:	d201      	bcs.n	8007d36 <ff_wtoupper+0x16>
 8007d32:	4b3e      	ldr	r3, [pc, #248]	@ (8007e2c <ff_wtoupper+0x10c>)
 8007d34:	e000      	b.n	8007d38 <ff_wtoupper+0x18>
 8007d36:	4b3e      	ldr	r3, [pc, #248]	@ (8007e30 <ff_wtoupper+0x110>)
 8007d38:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8007d3a:	697b      	ldr	r3, [r7, #20]
 8007d3c:	1c9a      	adds	r2, r3, #2
 8007d3e:	617a      	str	r2, [r7, #20]
 8007d40:	881b      	ldrh	r3, [r3, #0]
 8007d42:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8007d44:	8a7b      	ldrh	r3, [r7, #18]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d068      	beq.n	8007e1c <ff_wtoupper+0xfc>
 8007d4a:	88fa      	ldrh	r2, [r7, #6]
 8007d4c:	8a7b      	ldrh	r3, [r7, #18]
 8007d4e:	429a      	cmp	r2, r3
 8007d50:	d364      	bcc.n	8007e1c <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8007d52:	697b      	ldr	r3, [r7, #20]
 8007d54:	1c9a      	adds	r2, r3, #2
 8007d56:	617a      	str	r2, [r7, #20]
 8007d58:	881b      	ldrh	r3, [r3, #0]
 8007d5a:	823b      	strh	r3, [r7, #16]
 8007d5c:	8a3b      	ldrh	r3, [r7, #16]
 8007d5e:	0a1b      	lsrs	r3, r3, #8
 8007d60:	81fb      	strh	r3, [r7, #14]
 8007d62:	8a3b      	ldrh	r3, [r7, #16]
 8007d64:	b2db      	uxtb	r3, r3
 8007d66:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8007d68:	88fa      	ldrh	r2, [r7, #6]
 8007d6a:	8a79      	ldrh	r1, [r7, #18]
 8007d6c:	8a3b      	ldrh	r3, [r7, #16]
 8007d6e:	440b      	add	r3, r1
 8007d70:	429a      	cmp	r2, r3
 8007d72:	da49      	bge.n	8007e08 <ff_wtoupper+0xe8>
			switch (cmd) {
 8007d74:	89fb      	ldrh	r3, [r7, #14]
 8007d76:	2b08      	cmp	r3, #8
 8007d78:	d84f      	bhi.n	8007e1a <ff_wtoupper+0xfa>
 8007d7a:	a201      	add	r2, pc, #4	@ (adr r2, 8007d80 <ff_wtoupper+0x60>)
 8007d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d80:	08007da5 	.word	0x08007da5
 8007d84:	08007db7 	.word	0x08007db7
 8007d88:	08007dcd 	.word	0x08007dcd
 8007d8c:	08007dd5 	.word	0x08007dd5
 8007d90:	08007ddd 	.word	0x08007ddd
 8007d94:	08007de5 	.word	0x08007de5
 8007d98:	08007ded 	.word	0x08007ded
 8007d9c:	08007df5 	.word	0x08007df5
 8007da0:	08007dfd 	.word	0x08007dfd
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8007da4:	88fa      	ldrh	r2, [r7, #6]
 8007da6:	8a7b      	ldrh	r3, [r7, #18]
 8007da8:	1ad3      	subs	r3, r2, r3
 8007daa:	005b      	lsls	r3, r3, #1
 8007dac:	697a      	ldr	r2, [r7, #20]
 8007dae:	4413      	add	r3, r2
 8007db0:	881b      	ldrh	r3, [r3, #0]
 8007db2:	80fb      	strh	r3, [r7, #6]
 8007db4:	e027      	b.n	8007e06 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8007db6:	88fa      	ldrh	r2, [r7, #6]
 8007db8:	8a7b      	ldrh	r3, [r7, #18]
 8007dba:	1ad3      	subs	r3, r2, r3
 8007dbc:	b29b      	uxth	r3, r3
 8007dbe:	f003 0301 	and.w	r3, r3, #1
 8007dc2:	b29b      	uxth	r3, r3
 8007dc4:	88fa      	ldrh	r2, [r7, #6]
 8007dc6:	1ad3      	subs	r3, r2, r3
 8007dc8:	80fb      	strh	r3, [r7, #6]
 8007dca:	e01c      	b.n	8007e06 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8007dcc:	88fb      	ldrh	r3, [r7, #6]
 8007dce:	3b10      	subs	r3, #16
 8007dd0:	80fb      	strh	r3, [r7, #6]
 8007dd2:	e018      	b.n	8007e06 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8007dd4:	88fb      	ldrh	r3, [r7, #6]
 8007dd6:	3b20      	subs	r3, #32
 8007dd8:	80fb      	strh	r3, [r7, #6]
 8007dda:	e014      	b.n	8007e06 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8007ddc:	88fb      	ldrh	r3, [r7, #6]
 8007dde:	3b30      	subs	r3, #48	@ 0x30
 8007de0:	80fb      	strh	r3, [r7, #6]
 8007de2:	e010      	b.n	8007e06 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8007de4:	88fb      	ldrh	r3, [r7, #6]
 8007de6:	3b1a      	subs	r3, #26
 8007de8:	80fb      	strh	r3, [r7, #6]
 8007dea:	e00c      	b.n	8007e06 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8007dec:	88fb      	ldrh	r3, [r7, #6]
 8007dee:	3308      	adds	r3, #8
 8007df0:	80fb      	strh	r3, [r7, #6]
 8007df2:	e008      	b.n	8007e06 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8007df4:	88fb      	ldrh	r3, [r7, #6]
 8007df6:	3b50      	subs	r3, #80	@ 0x50
 8007df8:	80fb      	strh	r3, [r7, #6]
 8007dfa:	e004      	b.n	8007e06 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8007dfc:	88fb      	ldrh	r3, [r7, #6]
 8007dfe:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 8007e02:	80fb      	strh	r3, [r7, #6]
 8007e04:	bf00      	nop
			}
			break;
 8007e06:	e008      	b.n	8007e1a <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8007e08:	89fb      	ldrh	r3, [r7, #14]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d195      	bne.n	8007d3a <ff_wtoupper+0x1a>
 8007e0e:	8a3b      	ldrh	r3, [r7, #16]
 8007e10:	005b      	lsls	r3, r3, #1
 8007e12:	697a      	ldr	r2, [r7, #20]
 8007e14:	4413      	add	r3, r2
 8007e16:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8007e18:	e78f      	b.n	8007d3a <ff_wtoupper+0x1a>
			break;
 8007e1a:	bf00      	nop
	}

	return chr;
 8007e1c:	88fb      	ldrh	r3, [r7, #6]
}
 8007e1e:	4618      	mov	r0, r3
 8007e20:	371c      	adds	r7, #28
 8007e22:	46bd      	mov	sp, r7
 8007e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e28:	4770      	bx	lr
 8007e2a:	bf00      	nop
 8007e2c:	08008140 	.word	0x08008140
 8007e30:	08008334 	.word	0x08008334

08007e34 <memset>:
 8007e34:	4402      	add	r2, r0
 8007e36:	4603      	mov	r3, r0
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	d100      	bne.n	8007e3e <memset+0xa>
 8007e3c:	4770      	bx	lr
 8007e3e:	f803 1b01 	strb.w	r1, [r3], #1
 8007e42:	e7f9      	b.n	8007e38 <memset+0x4>

08007e44 <__libc_init_array>:
 8007e44:	b570      	push	{r4, r5, r6, lr}
 8007e46:	4d0d      	ldr	r5, [pc, #52]	@ (8007e7c <__libc_init_array+0x38>)
 8007e48:	4c0d      	ldr	r4, [pc, #52]	@ (8007e80 <__libc_init_array+0x3c>)
 8007e4a:	1b64      	subs	r4, r4, r5
 8007e4c:	10a4      	asrs	r4, r4, #2
 8007e4e:	2600      	movs	r6, #0
 8007e50:	42a6      	cmp	r6, r4
 8007e52:	d109      	bne.n	8007e68 <__libc_init_array+0x24>
 8007e54:	4d0b      	ldr	r5, [pc, #44]	@ (8007e84 <__libc_init_array+0x40>)
 8007e56:	4c0c      	ldr	r4, [pc, #48]	@ (8007e88 <__libc_init_array+0x44>)
 8007e58:	f000 f818 	bl	8007e8c <_init>
 8007e5c:	1b64      	subs	r4, r4, r5
 8007e5e:	10a4      	asrs	r4, r4, #2
 8007e60:	2600      	movs	r6, #0
 8007e62:	42a6      	cmp	r6, r4
 8007e64:	d105      	bne.n	8007e72 <__libc_init_array+0x2e>
 8007e66:	bd70      	pop	{r4, r5, r6, pc}
 8007e68:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e6c:	4798      	blx	r3
 8007e6e:	3601      	adds	r6, #1
 8007e70:	e7ee      	b.n	8007e50 <__libc_init_array+0xc>
 8007e72:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e76:	4798      	blx	r3
 8007e78:	3601      	adds	r6, #1
 8007e7a:	e7f2      	b.n	8007e62 <__libc_init_array+0x1e>
 8007e7c:	080083f8 	.word	0x080083f8
 8007e80:	080083f8 	.word	0x080083f8
 8007e84:	080083f8 	.word	0x080083f8
 8007e88:	080083fc 	.word	0x080083fc

08007e8c <_init>:
 8007e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e8e:	bf00      	nop
 8007e90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e92:	bc08      	pop	{r3}
 8007e94:	469e      	mov	lr, r3
 8007e96:	4770      	bx	lr

08007e98 <_fini>:
 8007e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e9a:	bf00      	nop
 8007e9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e9e:	bc08      	pop	{r3}
 8007ea0:	469e      	mov	lr, r3
 8007ea2:	4770      	bx	lr
