library ieee;
use ieee.std_logic_1164.all;

entity OR_2 is

	port ( a,b : in bit;
			c : out bit);
			
end entity;

architecture o_2 of OR_2 is
begin
		c<= a and b;
end o_2;
