HelpInfo,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/48||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/50||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/52||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/54||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/56||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/58||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/60||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/62||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/64||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/66||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/68||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(70);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/70||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(72);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/72||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(74);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/74||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(76);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/76||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(78);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/78||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(80);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/80||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(82);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/82||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/84||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/86||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/88||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/90||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/92||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/94||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/96||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/98||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/100||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/102||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/104||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/106||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/108||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/110||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/112||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/114||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/116||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/118||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/120||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/122||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/124||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/126||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/128||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/130||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/132||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/134||polarfire_syn_comps.v(4067);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4067
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/136||polarfire_syn_comps.v(4098);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4098
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/138||polarfire_syn_comps.v(4144);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4144
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/140||polarfire_syn_comps.v(4255);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4255
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/142||polarfire_syn_comps.v(4439);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4439
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/144||polarfire_syn_comps.v(4480);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4480
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/146||polarfire_syn_comps.v(4506);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4506
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/148||polarfire_syn_comps.v(4523);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4523
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/150||polarfire_syn_comps.v(4600);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4600
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/152||polarfire_syn_comps.v(5364);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5364
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/154||polarfire_syn_comps.v(6174);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6174
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/156||polarfire_syn_comps.v(6283);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/158||polarfire_syn_comps.v(6321);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6321
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/160||polarfire_syn_comps.v(6394);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6394
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/162||polarfire_syn_comps.v(7283);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/164||polarfire_syn_comps.v(8340);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8340
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/166||polarfire_syn_comps.v(9299);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9299
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/168||polarfire_syn_comps.v(10035);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10035
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/170||polarfire_syn_comps.v(10750);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10750
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/172||polarfire_syn_comps.v(10784);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10784
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/174||polarfire_syn_comps.v(10820);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/176||polarfire_syn_comps.v(10867);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10867
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/178||polarfire_syn_comps.v(10901);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10901
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/180||polarfire_syn_comps.v(11767);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11767
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/182||polarfire_syn_comps.v(12810);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12810
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/184||polarfire_syn_comps.v(12822);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12822
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/186||polarfire_syn_comps.v(12833);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12833
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/188||polarfire_syn_comps.v(12846);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12846
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||mydesign.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/207||MSS_syn_comps.v(798);liberoaction://cross_probe/hdl/file/'<project>\component\MSS_syn_comps.v'/linenumber/798
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||mydesign.srr(306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/306||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG184||@W:Removing wire almostemptyi_fwft, as it has the load but no drivers.||mydesign.srr(307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/307||corefifo_async.v(208);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/208
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||mydesign.srr(308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/308||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||mydesign.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/309||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||mydesign.srr(310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/310||corefifo_async.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/217
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||mydesign.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/311||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||mydesign.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/313||corefifo_async.v(562);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/562
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||mydesign.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/314||corefifo_async.v(547);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/547
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.empty_r_fwft. Make sure that there are no unused intermediate registers.||mydesign.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/315||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.aempty_r_fwft. Make sure that there are no unused intermediate registers.||mydesign.srr(316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/316||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rptr_fwft[6:0]. Make sure that there are no unused intermediate registers.||mydesign.srr(317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/317||corefifo_async.v(701);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/701
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rptr_gray_fwft[6:0]. Make sure that there are no unused intermediate registers.||mydesign.srr(318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/318||corefifo_async.v(701);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/701
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||mydesign.srr(319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/319||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||mydesign.srr(320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/320||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||mydesign.srr(321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/321||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register empty_reg. Make sure that there are no unused intermediate registers.||mydesign.srr(322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/322||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||mydesign.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/323||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d2. Make sure that there are no unused intermediate registers.||mydesign.srr(324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/324||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register rptr_bin_sync2_fwft[6:0]. Make sure that there are no unused intermediate registers.||mydesign.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/325||corefifo_async.v(572);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/572
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||mydesign.srr(326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/326||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.dvld_r assign 0, register removed by optimization.||mydesign.srr(327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/327||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CG360||@W:Removing wire EMPTY2, as there is no assignment to it.||mydesign.srr(329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/329||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||mydesign.srr(330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/330||COREFIFO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/216
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||mydesign.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/331||COREFIFO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||mydesign.srr(332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/332||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||mydesign.srr(333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/333||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||mydesign.srr(334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/334||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||mydesign.srr(335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/335||COREFIFO.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/228
Implementation;Synthesis||CG184||@W:Removing wire RDATA_int, as it has the load but no drivers.||mydesign.srr(336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/336||COREFIFO.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/241
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||mydesign.srr(337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/337||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||mydesign.srr(338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/338||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||mydesign.srr(339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/339||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||mydesign.srr(340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/340||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||mydesign.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/341||COREFIFO.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/249
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||mydesign.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/342||COREFIFO.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/250
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||mydesign.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/343||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG360||@W:Removing wire A_SB_CORRECT, as there is no assignment to it.||mydesign.srr(344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/344||COREFIFO.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/256
Implementation;Synthesis||CG360||@W:Removing wire A_DB_DETECT, as there is no assignment to it.||mydesign.srr(345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/345||COREFIFO.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/257
Implementation;Synthesis||CG360||@W:Removing wire B_SB_CORRECT, as there is no assignment to it.||mydesign.srr(346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/346||COREFIFO.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/258
Implementation;Synthesis||CG360||@W:Removing wire B_DB_DETECT, as there is no assignment to it.||mydesign.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/347||COREFIFO.v(259);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/259
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||mydesign.srr(348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/348||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||mydesign.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/349||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||mydesign.srr(350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/350||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||mydesign.srr(351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/351||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||mydesign.srr(352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/352||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||mydesign.srr(353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/353||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[19:0]. Make sure that there are no unused intermediate registers.||mydesign.srr(355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/355||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||mydesign.srr(356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/356||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||mydesign.srr(357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/357||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||mydesign.srr(358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/358||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||mydesign.srr(359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/359||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||mydesign.srr(360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/360||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||mydesign.srr(361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/361||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[19:0]. Make sure that there are no unused intermediate registers.||mydesign.srr(362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/362||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[19:0]. Make sure that there are no unused intermediate registers.||mydesign.srr(363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/363||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[19:0]. Make sure that there are no unused intermediate registers.||mydesign.srr(364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/364||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register fwft_Q_r[19:0]. Make sure that there are no unused intermediate registers.||mydesign.srr(365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/365||COREFIFO.v(1068);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1068
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r[19:0]. Make sure that there are no unused intermediate registers.||mydesign.srr(366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/366||COREFIFO.v(1055);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1055
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||mydesign.srr(367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/367||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||mydesign.srr(368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/368||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||mydesign.srr(369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/369||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||mydesign.srr(370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/370||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||mydesign.srr(371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/371||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||mydesign.srr(382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/382||PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(39);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v'/linenumber/39
Implementation;Synthesis||CL177||@W:Sharing sequential element genblk10.full_r and merging genblk10.wrcnt_r. Add a syn_preserve attribute to the element to prevent sharing.||mydesign.srr(435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/435||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL159||@N: Input re_top is unused.||mydesign.srr(436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/436||corefifo_async.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/121
Implementation;Synthesis||CL159||@N: Input CLK is unused.||mydesign.srr(443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/443||COREFIFO.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/171
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||mydesign.srr(444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/444||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||mydesign.srr(560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/560||null;null
Implementation;Synthesis||MF474||@N: No compile point is identified in Automatic Compile Point mode||mydesign.srr(561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/561||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance re_pulse_d1 (in view: work.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||mydesign.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/592||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance RE_d1 (in view: work.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||mydesign.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/593||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN362||@N: Removing sequential instance re_set (in view: work.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||mydesign.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/594||corefifo.v(1040);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1040
Implementation;Synthesis||BN362||@N: Removing sequential instance REN_d1 (in view: work.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||mydesign.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/595||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||FP130||@N: Promoting Net REF_CLK_0 on CLKINT  I_1 ||mydesign.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/596||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=308 on top level netlist mydesign ||mydesign.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/597||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock mydesign|REF_CLK_0 which controls 54 sequential elements including COREFIFO_C0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Wr_corefifo_NstagesSync.shift_mem_reg\[1\][6:0]. This clock has no specified timing constraint which may adversely impact design performance. ||mydesign.srr(627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/627||corefifo_nstagessync.v(71);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v'/linenumber/71
Implementation;Synthesis||MT530||@W:Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 70 sequential elements including COREFIFO_C0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.Rd_corefifo_NstagesSync.shift_mem_reg\[1\][6:0]. This clock has no specified timing constraint which may adversely impact design performance. ||mydesign.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/628||corefifo_nstagessync.v(71);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v'/linenumber/71
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||mydesign.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/630||null;null
Implementation;Synthesis||MO231||@N: Found counter in view:work.mydesign(verilog) instance counter_0.data_out[19:0] ||mydesign.srr(696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/696||counter.v(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\counter.v'/linenumber/29
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z2(verilog) instance genblk10\.wptr[6:0] ||mydesign.srr(697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/697||corefifo_async.v(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/668
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z2(verilog) instance genblk10\.rptr[6:0] ||mydesign.srr(698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/698||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z2(verilog) instance genblk10\.memraddr_r[5:0] ||mydesign.srr(699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/699||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z2(verilog) instance genblk10\.memwaddr_r[5:0] ||mydesign.srr(700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/700||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C0_0.COREFIFO_C0_0.genblk16\.U_corefifo_async.genblk10\.underflow_r (in view: work.mydesign(verilog)) because it does not drive other instances.||mydesign.srr(704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/704||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||mydesign.srr(762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/762||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||mydesign.srr(763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/763||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock mydesign|REF_CLK_0 with period 10.00ns. Please declare a user-defined clock on port REF_CLK_0.||mydesign.srr(773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/773||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_0.||mydesign.srr(774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\mydesign.srr'/linenumber/774||null;null
