ncverilog \
../03_GATESIM/TESTBED.v \
../02_SYN/Netlist/conv_syn.v \
/home/raid7_1/userd/d06001/faraday_U18/CBDK/Verilog/fsa0m_a_generic_core_21.lib.src \
+access+r +define+GATE+VCD

