<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1012" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1012{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_1012{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_1012{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1012{left:95px;bottom:1088px;}
#t5_1012{left:121px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t6_1012{left:121px;bottom:1061px;}
#t7_1012{left:147px;bottom:1063px;letter-spacing:-0.25px;word-spacing:-0.07px;}
#t8_1012{left:147px;bottom:1039px;}
#t9_1012{left:173px;bottom:1039px;letter-spacing:-0.17px;word-spacing:1.36px;}
#ta_1012{left:173px;bottom:1022px;letter-spacing:-0.22px;}
#tb_1012{left:147px;bottom:998px;}
#tc_1012{left:173px;bottom:998px;letter-spacing:-0.17px;word-spacing:0.06px;}
#td_1012{left:121px;bottom:971px;}
#te_1012{left:147px;bottom:973px;letter-spacing:-0.12px;word-spacing:-0.42px;}
#tf_1012{left:121px;bottom:947px;}
#tg_1012{left:147px;bottom:949px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#th_1012{left:121px;bottom:922px;}
#ti_1012{left:147px;bottom:924px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_1012{left:121px;bottom:898px;}
#tk_1012{left:147px;bottom:900px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tl_1012{left:147px;bottom:875px;}
#tm_1012{left:173px;bottom:875px;letter-spacing:-0.14px;word-spacing:0.03px;}
#tn_1012{left:147px;bottom:851px;}
#to_1012{left:173px;bottom:851px;letter-spacing:-0.14px;word-spacing:0.04px;}
#tp_1012{left:121px;bottom:824px;}
#tq_1012{left:147px;bottom:826px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_1012{left:121px;bottom:800px;}
#ts_1012{left:147px;bottom:802px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tt_1012{left:95px;bottom:778px;}
#tu_1012{left:121px;bottom:778px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tv_1012{left:121px;bottom:751px;}
#tw_1012{left:147px;bottom:753px;letter-spacing:-0.23px;word-spacing:-0.34px;}
#tx_1012{left:121px;bottom:727px;}
#ty_1012{left:147px;bottom:729px;letter-spacing:-0.12px;word-spacing:-0.42px;}
#tz_1012{left:121px;bottom:702px;}
#t10_1012{left:147px;bottom:704px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#t11_1012{left:121px;bottom:678px;}
#t12_1012{left:147px;bottom:680px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t13_1012{left:121px;bottom:653px;}
#t14_1012{left:147px;bottom:655px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t15_1012{left:147px;bottom:631px;}
#t16_1012{left:173px;bottom:631px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t17_1012{left:147px;bottom:606px;}
#t18_1012{left:173px;bottom:606px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t19_1012{left:121px;bottom:580px;}
#t1a_1012{left:147px;bottom:582px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1b_1012{left:69px;bottom:539px;letter-spacing:-0.1px;}
#t1c_1012{left:154px;bottom:539px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1d_1012{left:69px;bottom:515px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1e_1012{left:69px;bottom:488px;}
#t1f_1012{left:95px;bottom:492px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1g_1012{left:69px;bottom:465px;}
#t1h_1012{left:95px;bottom:469px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#t1i_1012{left:69px;bottom:426px;letter-spacing:-0.1px;}
#t1j_1012{left:154px;bottom:426px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1k_1012{left:69px;bottom:402px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1l_1012{left:69px;bottom:385px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t1m_1012{left:69px;bottom:359px;}
#t1n_1012{left:95px;bottom:362px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1o_1012{left:95px;bottom:338px;}
#t1p_1012{left:121px;bottom:338px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1q_1012{left:121px;bottom:321px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1r_1012{left:95px;bottom:296px;}
#t1s_1012{left:121px;bottom:296px;letter-spacing:-0.13px;word-spacing:-1.25px;}
#t1t_1012{left:310px;bottom:296px;letter-spacing:-0.15px;word-spacing:-1.2px;}
#t1u_1012{left:510px;bottom:296px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#t1v_1012{left:121px;bottom:279px;letter-spacing:-0.13px;word-spacing:-0.55px;}
#t1w_1012{left:606px;bottom:286px;}
#t1x_1012{left:617px;bottom:279px;letter-spacing:-0.13px;word-spacing:-0.57px;}
#t1y_1012{left:121px;bottom:263px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1z_1012{left:121px;bottom:246px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t20_1012{left:69px;bottom:220px;}
#t21_1012{left:95px;bottom:223px;letter-spacing:-0.19px;}
#t22_1012{left:95px;bottom:199px;}
#t23_1012{left:121px;bottom:199px;letter-spacing:-0.14px;word-spacing:-0.38px;}
#t24_1012{left:121px;bottom:182px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t25_1012{left:69px;bottom:133px;letter-spacing:-0.14px;}
#t26_1012{left:91px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.4px;}
#t27_1012{left:91px;bottom:116px;letter-spacing:-0.11px;word-spacing:0.01px;}

.s1_1012{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1012{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1012{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1012{font-size:18px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_1012{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1012{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_1012{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s8_1012{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1012" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1012Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1012" style="-webkit-user-select: none;"><object width="935" height="1210" data="1012/1012.svg" type="image/svg+xml" id="pdf1012" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1012" class="t s1_1012">27-12 </span><span id="t2_1012" class="t s1_1012">Vol. 3C </span>
<span id="t3_1012" class="t s2_1012">VM ENTRIES </span>
<span id="t4_1012" class="t s3_1012">— </span><span id="t5_1012" class="t s3_1012">TR. The different sub-fields are considered separately: </span>
<span id="t6_1012" class="t s4_1012">• </span><span id="t7_1012" class="t s3_1012">Bits 3:0 (Type). </span>
<span id="t8_1012" class="t s3_1012">— </span><span id="t9_1012" class="t s3_1012">If the guest will not be IA-32e mode, the Type must be 3 (16-bit busy TSS) or 11 (32-bit busy </span>
<span id="ta_1012" class="t s3_1012">TSS). </span>
<span id="tb_1012" class="t s3_1012">— </span><span id="tc_1012" class="t s3_1012">If the guest will be IA-32e mode, the Type must be 11 (64-bit busy TSS). </span>
<span id="td_1012" class="t s4_1012">• </span><span id="te_1012" class="t s3_1012">Bit 4 (S). S must be 0. </span>
<span id="tf_1012" class="t s4_1012">• </span><span id="tg_1012" class="t s3_1012">Bit 7 (P). P must be 1. </span>
<span id="th_1012" class="t s4_1012">• </span><span id="ti_1012" class="t s3_1012">Bits 11:8 (reserved). These bits must all be 0. </span>
<span id="tj_1012" class="t s4_1012">• </span><span id="tk_1012" class="t s3_1012">Bit 15 (G). </span>
<span id="tl_1012" class="t s3_1012">— </span><span id="tm_1012" class="t s3_1012">If any bit in the limit field in the range 11:0 is 0, G must be 0. </span>
<span id="tn_1012" class="t s3_1012">— </span><span id="to_1012" class="t s3_1012">If any bit in the limit field in the range 31:20 is 1, G must be 1. </span>
<span id="tp_1012" class="t s4_1012">• </span><span id="tq_1012" class="t s3_1012">Bit 16 (Unusable). The unusable bit must be 0. </span>
<span id="tr_1012" class="t s4_1012">• </span><span id="ts_1012" class="t s3_1012">Bits 31:17 (reserved). These bits must all be 0. </span>
<span id="tt_1012" class="t s3_1012">— </span><span id="tu_1012" class="t s3_1012">LDTR. The following checks on the different sub-fields apply only if LDTR is usable: </span>
<span id="tv_1012" class="t s4_1012">• </span><span id="tw_1012" class="t s3_1012">Bits 3:0 (Type). The Type must be 2 (LDT). </span>
<span id="tx_1012" class="t s4_1012">• </span><span id="ty_1012" class="t s3_1012">Bit 4 (S). S must be 0. </span>
<span id="tz_1012" class="t s4_1012">• </span><span id="t10_1012" class="t s3_1012">Bit 7 (P). P must be 1. </span>
<span id="t11_1012" class="t s4_1012">• </span><span id="t12_1012" class="t s3_1012">Bits 11:8 (reserved). These bits must all be 0. </span>
<span id="t13_1012" class="t s4_1012">• </span><span id="t14_1012" class="t s3_1012">Bit 15 (G). </span>
<span id="t15_1012" class="t s3_1012">— </span><span id="t16_1012" class="t s3_1012">If any bit in the limit field in the range 11:0 is 0, G must be 0. </span>
<span id="t17_1012" class="t s3_1012">— </span><span id="t18_1012" class="t s3_1012">If any bit in the limit field in the range 31:20 is 1, G must be 1. </span>
<span id="t19_1012" class="t s4_1012">• </span><span id="t1a_1012" class="t s3_1012">Bits 31:17 (reserved). These bits must all be 0. </span>
<span id="t1b_1012" class="t s5_1012">27.3.1.3 </span><span id="t1c_1012" class="t s5_1012">Checks on Guest Descriptor-Table Registers </span>
<span id="t1d_1012" class="t s3_1012">The following checks are performed on the fields for GDTR and IDTR: </span>
<span id="t1e_1012" class="t s6_1012">• </span><span id="t1f_1012" class="t s3_1012">On processors that support Intel 64 architecture, the base-address fields must contain canonical addresses. </span>
<span id="t1g_1012" class="t s6_1012">• </span><span id="t1h_1012" class="t s3_1012">Bits 31:16 of each limit field must be 0. </span>
<span id="t1i_1012" class="t s5_1012">27.3.1.4 </span><span id="t1j_1012" class="t s5_1012">Checks on Guest RIP, RFLAGS, and SSP </span>
<span id="t1k_1012" class="t s3_1012">The following checks are performed on fields in the guest-state area corresponding to RIP, RFLAGS, and SSP </span>
<span id="t1l_1012" class="t s3_1012">(shadow-stack pointer): </span>
<span id="t1m_1012" class="t s6_1012">• </span><span id="t1n_1012" class="t s3_1012">RIP. The following checks are performed on processors that support Intel 64 architecture: </span>
<span id="t1o_1012" class="t s3_1012">— </span><span id="t1p_1012" class="t s3_1012">Bits 63:32 must be 0 if the “IA-32e mode guest” VM-entry control is 0 or if the L bit (bit 13) in the access- </span>
<span id="t1q_1012" class="t s3_1012">rights field for CS is 0. </span>
<span id="t1r_1012" class="t s3_1012">— </span><span id="t1s_1012" class="t s3_1012">If the processor supports N </span><span id="t1t_1012" class="t s3_1012">&lt; 64 linear-address bits, bits </span><span id="t1u_1012" class="t s3_1012">63:N must be identical if the “IA-32e mode guest” </span>
<span id="t1v_1012" class="t s3_1012">VM-entry control is 1 and the L bit in the access-rights field for CS is 1. </span>
<span id="t1w_1012" class="t s7_1012">1 </span>
<span id="t1x_1012" class="t s3_1012">(No check applies if the processor </span>
<span id="t1y_1012" class="t s3_1012">supports 64 linear-address bits.) The guest RIP value is not required to be canonical; the value of bit N-1 </span>
<span id="t1z_1012" class="t s3_1012">may differ from that of bit N. </span>
<span id="t20_1012" class="t s6_1012">• </span><span id="t21_1012" class="t s3_1012">RFLAGS. </span>
<span id="t22_1012" class="t s3_1012">— </span><span id="t23_1012" class="t s3_1012">Reserved bits 63:22 (bits 31:22 on processors that do not support Intel 64 architecture), bit 15, bit 5 and </span>
<span id="t24_1012" class="t s3_1012">bit 3 must be 0 in the field, and reserved bit 1 must be 1. </span>
<span id="t25_1012" class="t s8_1012">1. </span><span id="t26_1012" class="t s8_1012">Software can determine the number N by executing CPUID with 80000008H in EAX. The number of linear-address bits supported is </span>
<span id="t27_1012" class="t s8_1012">returned in bits 15:8 of EAX. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
