{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Full Version " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 18:52:43 2013 " "Info: Processing started: Tue May 14 18:52:43 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ladder_fpga -c ladder_fpga " "Info: Command: quartus_sta ladder_fpga -c ladder_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_8jh1 " "Info (332165): Entity dcfifo_8jh1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe10\|dffe11a*  " "Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_c8i1 " "Info (332165): Entity dcfifo_c8i1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe8\|dffe9a*  " "Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe5\|dffe6a*  " "Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_gih1 " "Info (332165): Entity dcfifo_gih1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe10\|dffe11a*  " "Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "ladder_fpga.scf " "Info (332104): Reading SDC File: 'ladder_fpga.scf'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ladder_fpga.scf 9 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component cell " "Warning (332174): Ignored filter at ladder_fpga.scf(9): comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component could not be matched with a cell" {  } { { "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.scf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.scf" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ladder_fpga.scf 9 Argument <targets> is a collection that is not of port, pin, reg, kpr or net type " "Warning (332049): Ignored create_clock at ladder_fpga.scf(9): Argument <targets> is a collection that is not of port, pin, reg, kpr or net type" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 25.000 -waveform \{0.000 12.500\} -name \{switchover\} \[get_cells \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\}\]  " "Info (332050): create_clock -period 25.000 -waveform \{0.000 12.500\} -name \{switchover\} \[get_cells \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\}\] " {  } { { "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.scf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.scf" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1}  } { { "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.scf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.scf" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info (332110): Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]\} -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info (332110): create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]\} -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info (332110): create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]\} -multiply_by 2 -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "Info (332110): create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]\} -multiply_by 2 -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "Info (332110): create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]\} -divide_by 10 -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info (332110): create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]\} -divide_by 10 -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info (332110): create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]\} -divide_by 40 -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "Info (332110): create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]\} -divide_by 40 -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "Info (332110): create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ladder_fpga.scf 25 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[1\] clock " "Warning (332174): Ignored filter at ladder_fpga.scf(25): comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[1\] could not be matched with a clock" {  } { { "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.scf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.scf" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning:  Could not identify clock: comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[1\]" {  } {  } 0 0 "Warning:  Could not identify clock: comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[1\]" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ladder_fpga.scf 37 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[0\] clock " "Warning (332174): Ignored filter at ladder_fpga.scf(37): comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[0\] could not be matched with a clock" {  } { { "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.scf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.scf" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning:  Could not identify clock: comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[0\]" {  } {  } 0 0 "Warning:  Could not identify clock: comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[0\]" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ladder_fpga.scf 102 0 clock " "Warning (332174): Ignored filter at ladder_fpga.scf(102): 0 could not be matched with a clock" {  } { { "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.scf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.scf" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ladder_fpga.scf 102 switchover clock " "Warning (332174): Ignored filter at ladder_fpga.scf(102): switchover could not be matched with a clock" {  } { { "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.scf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.scf" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Rise) sc_tck (Rise) setup and hold " "Critical Warning (332169): From sc_tck (Rise) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Fall) sc_tck (Rise) setup and hold " "Critical Warning (332169): From sc_tck (Fall) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) sc_tck (Rise) setup and hold " "Critical Warning (332169): From ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Fall) sc_tck (Rise) setup and hold " "Critical Warning (332169): From ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Fall) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) sc_tck (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "dr_cell_a_10_d_e_0\|scan_out_derived_clock (Rise) sc_tck (Rise) setup and hold " "Critical Warning (332169): From dr_cell_a_10_d_e_0\|scan_out_derived_clock (Rise) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "dr_cell_a_10_d_e_0\|scan_out_derived_clock (Fall) sc_tck (Rise) setup and hold " "Critical Warning (332169): From dr_cell_a_10_d_e_0\|scan_out_derived_clock (Fall) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "dr_cell_a_9_d_e_0\|scan_out_derived_clock (Rise) sc_tck (Rise) setup and hold " "Critical Warning (332169): From dr_cell_a_9_d_e_0\|scan_out_derived_clock (Rise) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "dr_cell_a_9_d_e_0\|scan_out_derived_clock (Fall) sc_tck (Rise) setup and hold " "Critical Warning (332169): From dr_cell_a_9_d_e_0\|scan_out_derived_clock (Fall) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Rise) sc_tck (Fall) setup and hold " "Critical Warning (332169): From sc_tck (Rise) to sc_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Fall) sc_tck (Fall) setup and hold " "Critical Warning (332169): From sc_tck (Fall) to sc_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "updateIR (Rise) sc_tck (Fall) setup and hold " "Critical Warning (332169): From updateIR (Rise) to sc_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "updateIR (Fall) sc_tck (Fall) setup and hold " "Critical Warning (332169): From updateIR (Fall) to sc_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "tap_control\|sc_updateDR_0x09_derived_clock (Rise) sc_tck (Fall) setup and hold " "Critical Warning (332169): From tap_control\|sc_updateDR_0x09_derived_clock (Rise) to sc_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "tap_control\|sc_updateDR_0x09_derived_clock (Fall) sc_tck (Fall) setup and hold " "Critical Warning (332169): From tap_control\|sc_updateDR_0x09_derived_clock (Fall) to sc_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Rise) updateIR (Rise) setup and hold " "Critical Warning (332169): From sc_tck (Rise) to updateIR (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Rise) updateIR (Fall) setup and hold " "Critical Warning (332169): From sc_tck (Rise) to updateIR (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|holdin_echelle (Rise) ladder_fpga\|holdin_echelle (Rise) setup and hold " "Critical Warning (332169): From ladder_fpga\|holdin_echelle (Rise) to ladder_fpga\|holdin_echelle (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|testin_echelle (Rise) ladder_fpga\|testin_echelle (Rise) setup and hold " "Critical Warning (332169): From ladder_fpga\|testin_echelle (Rise) to ladder_fpga\|testin_echelle (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Fall) ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) setup and hold " "Critical Warning (332169): From sc_tck (Fall) to ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From sc_tck (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|holdin_echelle (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From ladder_fpga\|holdin_echelle (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|holdin_echelle (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From ladder_fpga\|holdin_echelle (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|testin_echelle (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From ladder_fpga\|testin_echelle (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|testin_echelle (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From ladder_fpga\|testin_echelle (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) setup and hold " "Critical Warning (332169): From sc_tck (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From sc_tck (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|holdin_echelle (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From ladder_fpga\|holdin_echelle (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|holdin_echelle (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From ladder_fpga\|holdin_echelle (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "temperature (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From temperature (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "temperature (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From temperature (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) setup and hold " "Critical Warning (332169): From ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.285 " "Info (332146): Worst-case setup slack is 0.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1  " "Info (332119):     0.285         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.258         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1  " "Info (332119):     2.258         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.278         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):     2.278         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.980         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info (332119):     2.980         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.965         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1  " "Info (332119):    18.965         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.064         0.000 sc_tck  " "Info (332119):    44.064         0.000 sc_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.953         0.000 ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock  " "Info (332119):    47.953         0.000 ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  120.731         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info (332119):   120.731         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  496.978         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1  " "Info (332119):   496.978         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  496.998         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info (332119):   496.998         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  997.972         0.000 ladder_fpga\|testin_echelle  " "Info (332119):   997.972         0.000 ladder_fpga\|testin_echelle " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  997.990         0.000 ladder_fpga\|holdin_echelle  " "Info (332119):   997.990         0.000 ladder_fpga\|holdin_echelle " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.009 " "Info (332146): Worst-case hold slack is 0.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.009         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info (332119):     0.009         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):     0.010         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info (332119):     0.011         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info (332119):     0.011         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1  " "Info (332119):     0.029         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1  " "Info (332119):     0.030         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1  " "Info (332119):     0.031         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1  " "Info (332119):     0.031         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170         0.000 sc_tck  " "Info (332119):     0.170         0.000 sc_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413         0.000 ladder_fpga\|holdin_echelle  " "Info (332119):     0.413         0.000 ladder_fpga\|holdin_echelle " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.560         0.000 ladder_fpga\|testin_echelle  " "Info (332119):     0.560         0.000 ladder_fpga\|testin_echelle " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   50.559         0.000 ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock  " "Info (332119):    50.559         0.000 ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.301 " "Info (332146): Worst-case recovery slack is 4.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.301         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1  " "Info (332119):     4.301         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.321         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info (332119):     4.321         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.198         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1  " "Info (332119):    10.198         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.218         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):    10.218         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.612         0.000 sc_tck  " "Info (332119):    47.612         0.000 sc_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  123.098         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1  " "Info (332119):   123.098         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  123.118         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info (332119):   123.118         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.288 " "Info (332146): Worst-case removal slack is 1.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.288         0.000 sc_tck  " "Info (332119):     1.288         0.000 sc_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.082         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info (332119):     7.082         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.102         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1  " "Info (332119):     7.102         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.345         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):    13.345         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.365         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1  " "Info (332119):    13.365         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  125.809         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info (332119):   125.809         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  125.829         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1  " "Info (332119):   125.829         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.985 " "Info (332146): Worst-case minimum pulse width slack is 5.985" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.985         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info (332119):     5.985         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.985         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1  " "Info (332119):     5.985         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.229         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):    12.229         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.229         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1  " "Info (332119):    12.229         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.324         0.000 clock40mhz_fpga  " "Info (332119):    12.324         0.000 clock40mhz_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.324         0.000 clock40mhz_xtal  " "Info (332119):    12.324         0.000 clock40mhz_xtal " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.635         0.000 sc_tck  " "Info (332119):    49.635         0.000 sc_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.768         0.000 ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock  " "Info (332119):    49.768         0.000 ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000         0.000 temperature  " "Info (332119):    96.000         0.000 temperature " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  124.756         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info (332119):   124.756         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  124.756         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1  " "Info (332119):   124.756         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.610         0.000 ladder_fpga\|holdin_echelle  " "Info (332119):   499.610         0.000 ladder_fpga\|holdin_echelle " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.687         0.000 ladder_fpga\|testin_echelle  " "Info (332119):   499.687         0.000 ladder_fpga\|testin_echelle " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.729         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info (332119):   499.729         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.729         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1  " "Info (332119):   499.729         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 41 synchronizer chains. " "Info (332114): Report Metastability: Found 41 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 41 " "Info (332114): Number of Synchronizer Chains Found: 41" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Info (332114): Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 10.072 ns " "Info (332114): Worst Case Available Settling Time: 10.072 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info (332114): " {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5 " "Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.285 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.285" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.285  " "Info (332115): Path #1: Setup slack is 0.285 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG\|dr_cell_2_1:a_7_d_e\|data_out " "Info (332115): From Node    : dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG\|dr_cell_2_1:a_7_d_e\|data_out" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_fifo21_input\[11\] " "Info (332115): To Node      : ladder_fpga_fifo21_input\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sc_tck (INVERTED) " "Info (332115): Launch Clock : sc_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "Info (332115):     50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.588      2.588  F        clock network delay " "Info (332115):     52.588      2.588  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.787      0.199     uTco  dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG\|dr_cell_2_1:a_7_d_e\|data_out " "Info (332115):     52.787      0.199     uTco  dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG\|dr_cell_2_1:a_7_d_e\|data_out" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_1:a_7_d_e|data_out } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 11726 18 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.787      0.000 FF  CELL  COMP_LADDER_FPGA_SC_CONFIG\|a_7_d_e\|data_out_Z\|q " "Info (332115):     52.787      0.000 FF  CELL  COMP_LADDER_FPGA_SC_CONFIG\|a_7_d_e\|data_out_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_1:a_7_d_e|data_out } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 11726 18 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.153      0.366 FF    IC  data_serial_m_x_7_\|dataa " "Info (332115):     53.153      0.366 FF    IC  data_serial_m_x_7_\|dataa" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_serial_m_x_7_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45274 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.520      0.367 FF  CELL  data_serial_m_x_7_\|combout " "Info (332115):     53.520      0.367 FF  CELL  data_serial_m_x_7_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_serial_m_x[7] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34300 29 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.984      1.464 FF    IC  ladder_fpga_fifo21_input_11_1_11_\|datac " "Info (332115):     54.984      1.464 FF    IC  ladder_fpga_fifo21_input_11_1_11_\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_fifo21_input_11_1_11_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 43419 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    55.226      0.242 FF  CELL  ladder_fpga_fifo21_input_11_1_11_\|combout " "Info (332115):     55.226      0.242 FF  CELL  ladder_fpga_fifo21_input_11_1_11_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_fifo21_input_11_1[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34394 43 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    55.464      0.238 FF    IC  ladder_fpga_fifo21_input_11_3_11_\|datab " "Info (332115):     55.464      0.238 FF    IC  ladder_fpga_fifo21_input_11_3_11_\|datab" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_fifo21_input_11_3_11_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 44264 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    55.813      0.349 FF  CELL  ladder_fpga_fifo21_input_11_3_11_\|combout " "Info (332115):     55.813      0.349 FF  CELL  ladder_fpga_fifo21_input_11_3_11_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_fifo21_input_11_3[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34346 43 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    55.813      0.000 FF    IC  ladder_fpga_fifo21_input_11_\|d " "Info (332115):     55.813      0.000 FF    IC  ladder_fpga_fifo21_input_11_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_fifo21_input_11_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 37821 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    55.904      0.091 FF  CELL  ladder_fpga_fifo21_input\[11\] " "Info (332115):     55.904      0.091 FF  CELL  ladder_fpga_fifo21_input\[11\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_fifo21_input[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34317 38 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.250     56.250           latch edge time " "Info (332115):     56.250     56.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.174     -0.076  F        clock network delay " "Info (332115):     56.174     -0.076  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.189      0.015     uTsu  ladder_fpga_fifo21_input\[11\] " "Info (332115):     56.189      0.015     uTsu  ladder_fpga_fifo21_input\[11\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_fifo21_input[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34317 38 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    55.904 " "Info (332115): Data Arrival Time  :    55.904" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    56.189 " "Info (332115): Data Required Time :    56.189" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.285  " "Info (332115): Slack              :     0.285 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.258 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.258" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.258  " "Info (332115): Path #1: Setup slack is 2.258 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_event_controller_state_ip\[4\] " "Info (332115): From Node    : ladder_fpga_event_controller_state_ip\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_mux_statusout\[13\] " "Info (332115): To Node      : ladder_fpga_mux_statusout\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "Info (332115):      6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.584      0.334  F        clock network delay " "Info (332115):      6.584      0.334  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.783      0.199     uTco  ladder_fpga_event_controller_state_ip\[4\] " "Info (332115):      6.783      0.199     uTco  ladder_fpga_event_controller_state_ip\[4\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[4] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.783      0.000 FF  CELL  ladder_fpga_event_controller_state_4_\|q " "Info (332115):      6.783      0.000 FF  CELL  ladder_fpga_event_controller_state_4_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[4] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.285      1.502 FF    IC  ladder_fpga_mux_statusin_3_2_x_13_\|datad " "Info (332115):      8.285      1.502 FF    IC  ladder_fpga_mux_statusin_3_2_x_13_\|datad" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusin_3_2_x_13_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45434 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.395      0.110 FF  CELL  ladder_fpga_mux_statusin_3_2_x_13_\|combout " "Info (332115):      8.395      0.110 FF  CELL  ladder_fpga_mux_statusin_3_2_x_13_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusin_3_2_x[13] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34389 45 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.592      0.197 FF    IC  ladder_fpga_mux_statusin_3_3_13_\|datad " "Info (332115):      8.592      0.197 FF    IC  ladder_fpga_mux_statusin_3_3_13_\|datad" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusin_3_3_13_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 41665 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.702      0.110 FF  CELL  ladder_fpga_mux_statusin_3_3_13_\|combout " "Info (332115):      8.702      0.110 FF  CELL  ladder_fpga_mux_statusin_3_3_13_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusin_3_3[13] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34347 42 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.835      1.133 FF    IC  ladder_fpga_mux_statusout_13_\|asdata " "Info (332115):      9.835      1.133 FF    IC  ladder_fpga_mux_statusout_13_\|asdata" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusout_13_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 37359 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.174      0.339 FF  CELL  ladder_fpga_mux_statusout\[13\] " "Info (332115):     10.174      0.339 FF  CELL  ladder_fpga_mux_statusout\[13\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusout[13] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34331 39 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info (332115):     12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.417     -0.083  F        clock network delay " "Info (332115):     12.417     -0.083  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.432      0.015     uTsu  ladder_fpga_mux_statusout\[13\] " "Info (332115):     12.432      0.015     uTsu  ladder_fpga_mux_statusout\[13\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusout[13] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34331 39 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.174 " "Info (332115): Data Arrival Time  :    10.174" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.432 " "Info (332115): Data Required Time :    12.432" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.258  " "Info (332115): Slack              :     2.258 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.278 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.278" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.278  " "Info (332115): Path #1: Setup slack is 2.278 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_event_controller_state_ip\[4\] " "Info (332115): From Node    : ladder_fpga_event_controller_state_ip\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_mux_statusout\[13\] " "Info (332115): To Node      : ladder_fpga_mux_statusout\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "Info (332115):      6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.574      0.324  F        clock network delay " "Info (332115):      6.574      0.324  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.773      0.199     uTco  ladder_fpga_event_controller_state_ip\[4\] " "Info (332115):      6.773      0.199     uTco  ladder_fpga_event_controller_state_ip\[4\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[4] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.773      0.000 FF  CELL  ladder_fpga_event_controller_state_4_\|q " "Info (332115):      6.773      0.000 FF  CELL  ladder_fpga_event_controller_state_4_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[4] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.275      1.502 FF    IC  ladder_fpga_mux_statusin_3_2_x_13_\|datad " "Info (332115):      8.275      1.502 FF    IC  ladder_fpga_mux_statusin_3_2_x_13_\|datad" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusin_3_2_x_13_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45434 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.385      0.110 FF  CELL  ladder_fpga_mux_statusin_3_2_x_13_\|combout " "Info (332115):      8.385      0.110 FF  CELL  ladder_fpga_mux_statusin_3_2_x_13_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusin_3_2_x[13] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34389 45 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.582      0.197 FF    IC  ladder_fpga_mux_statusin_3_3_13_\|datad " "Info (332115):      8.582      0.197 FF    IC  ladder_fpga_mux_statusin_3_3_13_\|datad" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusin_3_3_13_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 41665 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.692      0.110 FF  CELL  ladder_fpga_mux_statusin_3_3_13_\|combout " "Info (332115):      8.692      0.110 FF  CELL  ladder_fpga_mux_statusin_3_3_13_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusin_3_3[13] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34347 42 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.825      1.133 FF    IC  ladder_fpga_mux_statusout_13_\|asdata " "Info (332115):      9.825      1.133 FF    IC  ladder_fpga_mux_statusout_13_\|asdata" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusout_13_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 37359 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.164      0.339 FF  CELL  ladder_fpga_mux_statusout\[13\] " "Info (332115):     10.164      0.339 FF  CELL  ladder_fpga_mux_statusout\[13\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusout[13] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34331 39 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info (332115):     12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.427     -0.073  F        clock network delay " "Info (332115):     12.427     -0.073  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.442      0.015     uTsu  ladder_fpga_mux_statusout\[13\] " "Info (332115):     12.442      0.015     uTsu  ladder_fpga_mux_statusout\[13\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusout[13] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34331 39 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.164 " "Info (332115): Data Arrival Time  :    10.164" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.442 " "Info (332115): Data Required Time :    12.442" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.278  " "Info (332115): Slack              :     2.278 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.980 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.980" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.980  " "Info (332115): Path #1: Setup slack is 2.980 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_event_controller_state_ip\[0\] " "Info (332115): From Node    : ladder_fpga_event_controller_state_ip\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_nbr_rclk_echelle\[4\] " "Info (332115): To Node      : ladder_fpga_nbr_rclk_echelle\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "Info (332115):      6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.574      0.324  F        clock network delay " "Info (332115):      6.574      0.324  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.773      0.199     uTco  ladder_fpga_event_controller_state_ip\[0\] " "Info (332115):      6.773      0.199     uTco  ladder_fpga_event_controller_state_ip\[0\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[0] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.773      0.000 FF  CELL  ladder_fpga_event_controller_state_0_\|q " "Info (332115):      6.773      0.000 FF  CELL  ladder_fpga_event_controller_state_0_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[0] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.117      0.344 FF    IC  proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\|datab " "Info (332115):      7.117      0.344 FF    IC  proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\|datab" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 44617 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.498      0.381 FR  CELL  proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\|combout " "Info (332115):      7.498      0.381 FR  CELL  proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35060 83 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.150      0.652 RR    IC  proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_4_i_0\|dataa " "Info (332115):      8.150      0.652 RR    IC  proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_4_i_0\|dataa" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_4_i_0 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 40179 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.518      0.368 RF  CELL  proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_4_i_0\|combout " "Info (332115):      8.518      0.368 RF  CELL  proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_4_i_0\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_4_i_0 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34773 80 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.130      0.612 FF    IC  ladder_fpga_nbr_rclk_echelle_4_\|asdata " "Info (332115):      9.130      0.612 FF    IC  ladder_fpga_nbr_rclk_echelle_4_\|asdata" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_rclk_echelle_4_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35665 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.469      0.339 FF  CELL  ladder_fpga_nbr_rclk_echelle\[4\] " "Info (332115):      9.469      0.339 FF  CELL  ladder_fpga_nbr_rclk_echelle\[4\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_rclk_echelle[4] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34322 42 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info (332115):     12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.434     -0.066  R        clock network delay " "Info (332115):     12.434     -0.066  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.449      0.015     uTsu  ladder_fpga_nbr_rclk_echelle\[4\] " "Info (332115):     12.449      0.015     uTsu  ladder_fpga_nbr_rclk_echelle\[4\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_rclk_echelle[4] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34322 42 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.469 " "Info (332115): Data Arrival Time  :     9.469" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.449 " "Info (332115): Data Required Time :    12.449" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.980  " "Info (332115): Slack              :     2.980 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 18.965 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 18.965" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 18.965  " "Info (332115): Path #1: Setup slack is 18.965 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\[5\] " "Info (332115): From Node    : proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : level_shifter_dac_sdiz " "Info (332115): To Node      : level_shifter_dac_sdiz" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock " "Info (332115): Launch Clock : ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           launch edge time " "Info (332115):    100.000    100.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.510      2.510  R        clock network delay " "Info (332115):    102.510      2.510  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.709      0.199     uTco  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\[5\] " "Info (332115):    102.709      0.199     uTco  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\[5\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i[5] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34362 76 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.709      0.000 FF  CELL  proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_i_5_\|q " "Info (332115):    102.709      0.000 FF  CELL  proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_i_5_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i[5] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34362 76 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   103.178      0.469 FF    IC  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5_a\|dataa " "Info (332115):    103.178      0.469 FF    IC  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5_a\|dataa" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5_a } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 40931 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   103.464      0.286 FF  CELL  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5_a\|combout " "Info (332115):    103.464      0.286 FF  CELL  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5_a\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5_a } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35077 72 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   103.709      0.245 FF    IC  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5\|dataa " "Info (332115):    103.709      0.245 FF    IC  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5\|dataa" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 40941 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   104.080      0.371 FR  CELL  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5\|combout " "Info (332115):    104.080      0.371 FR  CELL  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34987 70 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   104.621      0.541 RR    IC  level_shifter_dac_sdi_RNO_2\|datad " "Info (332115):    104.621      0.541 RR    IC  level_shifter_dac_sdi_RNO_2\|datad" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdi_RNO_2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 43899 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   104.741      0.120 RF  CELL  level_shifter_dac_sdi_RNO_2\|combout " "Info (332115):    104.741      0.120 RF  CELL  level_shifter_dac_sdi_RNO_2\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4_a } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35080 82 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   104.979      0.238 FF    IC  level_shifter_dac_sdi_RNO_0\|datab " "Info (332115):    104.979      0.238 FF    IC  level_shifter_dac_sdi_RNO_0\|datab" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdi_RNO_0 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 43908 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   105.328      0.349 FF  CELL  level_shifter_dac_sdi_RNO_0\|combout " "Info (332115):    105.328      0.349 FF  CELL  level_shifter_dac_sdi_RNO_0\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34985 80 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   105.567      0.239 FF    IC  level_shifter_dac_sdi_RNO\|datab " "Info (332115):    105.567      0.239 FF    IC  level_shifter_dac_sdi_RNO\|datab" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdi_RNO } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 44737 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   105.878      0.311 FF  CELL  level_shifter_dac_sdi_RNO\|combout " "Info (332115):    105.878      0.311 FF  CELL  level_shifter_dac_sdi_RNO\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34754 77 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   105.878      0.000 FF    IC  level_shifter_dac_sdi_Z\|d " "Info (332115):    105.878      0.000 FF    IC  level_shifter_dac_sdi_Z\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdi_Z } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 38507 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   105.969      0.091 FF  CELL  level_shifter_dac_sdiz " "Info (332115):    105.969      0.091 FF  CELL  level_shifter_dac_sdiz" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdiz } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35102 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.000    125.000           latch edge time " "Info (332115):    125.000    125.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   124.919     -0.081  F        clock network delay " "Info (332115):    124.919     -0.081  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   124.934      0.015     uTsu  level_shifter_dac_sdiz " "Info (332115):    124.934      0.015     uTsu  level_shifter_dac_sdiz" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdiz } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35102 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   105.969 " "Info (332115): Data Arrival Time  :   105.969" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   124.934 " "Info (332115): Data Required Time :   124.934" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    18.965  " "Info (332115): Slack              :    18.965 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 44.064 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 44.064" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sc_tck\}\] " "Info (332115): -to_clock \[get_clocks \{sc_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 44.064  " "Info (332115): Path #1: Setup slack is 44.064 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : tap_control:COMP_ladder_fpga_SC_TAP_CONTROL\|etat_present\[8\] " "Info (332115): From Node    : tap_control:COMP_ladder_fpga_SC_TAP_CONTROL\|etat_present\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n " "Info (332115): To Node      : gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sc_tck " "Info (332115): Launch Clock : sc_tck" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sc_tck (INVERTED) " "Info (332115): Latch Clock  : sc_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.416      2.416  R        clock network delay " "Info (332115):      2.416      2.416  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.615      0.199     uTco  tap_control:COMP_ladder_fpga_SC_TAP_CONTROL\|etat_present\[8\] " "Info (332115):      2.615      0.199     uTco  tap_control:COMP_ladder_fpga_SC_TAP_CONTROL\|etat_present\[8\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tap_control:COMP_ladder_fpga_SC_TAP_CONTROL|etat_present[8] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 305 26 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.615      0.000 FF  CELL  COMP_ladder_fpga_SC_TAP_CONTROL\|etat_present_8_\|q " "Info (332115):      2.615      0.000 FF  CELL  COMP_ladder_fpga_SC_TAP_CONTROL\|etat_present_8_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tap_control:COMP_ladder_fpga_SC_TAP_CONTROL|etat_present[8] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 305 26 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.839      1.224 FF    IC  COMP_ladder_fpga_SC_TAP_CONTROL\|sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV\|dataa " "Info (332115):      3.839      1.224 FF    IC  COMP_ladder_fpga_SC_TAP_CONTROL\|sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV\|dataa" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tap_control:COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 1044 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.186      0.347 FF  CELL  COMP_ladder_fpga_SC_TAP_CONTROL\|sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV\|combout " "Info (332115):      4.186      0.347 FF  CELL  COMP_ladder_fpga_SC_TAP_CONTROL\|sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tap_control:COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 333 31 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.778      0.592 FF    IC  COMP_ladder_fpga_SC_TAP_CONTROL\|sc_updateDR_0x09_derived_clock_RNIU6D61\|datab " "Info (332115):      4.778      0.592 FF    IC  COMP_ladder_fpga_SC_TAP_CONTROL\|sc_updateDR_0x09_derived_clock_RNIU6D61\|datab" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tap_control:COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_derived_clock_RNIU6D61 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 1212 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.114      0.336 FR  CELL  COMP_ladder_fpga_SC_TAP_CONTROL\|sc_updateDR_0x09_derived_clock_RNIU6D61\|combout " "Info (332115):      5.114      0.336 FR  CELL  COMP_ladder_fpga_SC_TAP_CONTROL\|sc_updateDR_0x09_derived_clock_RNIU6D61\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tap_control:COMP_ladder_fpga_SC_TAP_CONTROL|G_710 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 261 15 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.560      1.446 RR    IC  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|pilotage_n_RNO\|datad " "Info (332115):      6.560      1.446 RR    IC  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|pilotage_n_RNO\|datad" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n|pilotage_n_RNO } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25812 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.690      0.130 RR  CELL  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|pilotage_n_RNO\|combout " "Info (332115):      6.690      0.130 RR  CELL  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|pilotage_n_RNO\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n|pilotage_n_cnv } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25785 22 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.862      1.172 RR    IC  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|pilotage_n_Z\|ena " "Info (332115):      7.862      1.172 RR    IC  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|pilotage_n_Z\|ena" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n|pilotage_n_Z } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25804 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.472      0.610 RR  CELL  gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n " "Info (332115):      8.472      0.610 RR  CELL  gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n|pilotage_n } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25777 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "Info (332115):     50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.499      2.499  F        clock network delay " "Info (332115):     52.499      2.499  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.521      0.022           clock pessimism " "Info (332115):     52.521      0.022           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.536      0.015     uTsu  gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n " "Info (332115):     52.536      0.015     uTsu  gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n|pilotage_n } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25777 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.472 " "Info (332115): Data Arrival Time  :     8.472" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.536 " "Info (332115): Data Required Time :    52.536" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    44.064  " "Info (332115): Slack              :    44.064 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 47.953 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 47.953" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock\}\] " "Info (332115): -to_clock \[get_clocks \{ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 47.953  " "Info (332115): Path #1: Setup slack is 47.953 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|dr_cell_1_6:a_15_d_e\|data_out " "Info (332115): From Node    : dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|dr_cell_1_6:a_15_d_e\|data_out" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\[7\] " "Info (332115): To Node      : proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sc_tck (INVERTED) " "Info (332115): Launch Clock : sc_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock " "Info (332115): Latch Clock  : ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "Info (332115):     50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.593      2.593  F        clock network delay " "Info (332115):     52.593      2.593  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.792      0.199     uTco  dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|dr_cell_1_6:a_15_d_e\|data_out " "Info (332115):     52.792      0.199     uTco  dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|dr_cell_1_6:a_15_d_e\|data_out" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_6:a_15_d_e|data_out } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 13941 18 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.792      0.000 FF  CELL  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_15_d_e\|data_out_Z\|q " "Info (332115):     52.792      0.000 FF  CELL  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_15_d_e\|data_out_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_6:a_15_d_e|data_out } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 13941 18 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.045      1.253 FF    IC  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_15_d_e\|data_out_RNIIGVJ\|datab " "Info (332115):     54.045      1.253 FF    IC  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_15_d_e\|data_out_RNIIGVJ\|datab" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_6:a_15_d_e|data_out_RNIIGVJ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 14011 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.381      0.336 FR  CELL  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_15_d_e\|data_out_RNIIGVJ\|combout " "Info (332115):     54.381      0.336 FR  CELL  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_15_d_e\|data_out_RNIIGVJ\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_6:a_15_d_e|data_out_4 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 13932 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.381      0.000 RR    IC  proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_i_7_\|d " "Info (332115):     54.381      0.000 RR    IC  proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_i_7_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_i_7_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36869 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.455      0.074 RR  CELL  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\[7\] " "Info (332115):     54.455      0.074 RR  CELL  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\[7\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i[7] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34362 76 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "Info (332115):    100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.393      2.393  R        clock network delay " "Info (332115):    102.393      2.393  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.408      0.015     uTsu  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\[7\] " "Info (332115):    102.408      0.015     uTsu  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\[7\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i[7] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34362 76 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    54.455 " "Info (332115): Data Arrival Time  :    54.455" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   102.408 " "Info (332115): Data Required Time :   102.408" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    47.953  " "Info (332115): Slack              :    47.953 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 120.731 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 120.731" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 120.731  " "Info (332115): Path #1: Setup slack is 120.731 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : level_shifter_dac_load_indice_i_0\[0\] " "Info (332115): From Node    : level_shifter_dac_load_indice_i_0\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : level_shifter_dac_sdiz " "Info (332115): To Node      : level_shifter_dac_sdiz" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.312      0.312  R        clock network delay " "Info (332115):      0.312      0.312  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.511      0.199     uTco  level_shifter_dac_load_indice_i_0\[0\] " "Info (332115):      0.511      0.199     uTco  level_shifter_dac_load_indice_i_0\[0\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_load_indice_i_0[0] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34357 46 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.511      0.000 FF  CELL  level_shifter_dac_load_indice_i_0_0_\|q " "Info (332115):      0.511      0.000 FF  CELL  level_shifter_dac_load_indice_i_0_0_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_load_indice_i_0[0] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34357 46 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.266      0.755 FF    IC  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9_a\|dataa " "Info (332115):      1.266      0.755 FF    IC  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9_a\|dataa" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9_a } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 40951 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.637      0.371 FR  CELL  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9_a\|combout " "Info (332115):      1.637      0.371 FR  CELL  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9_a\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_9_a } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35078 72 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.018      0.381 RR    IC  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9\|dataa " "Info (332115):      2.018      0.381 RR    IC  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9\|dataa" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 40961 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.384      0.366 RF  CELL  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9\|combout " "Info (332115):      2.384      0.366 RF  CELL  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_9 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34989 70 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.958      0.574 FF    IC  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_13\|datad " "Info (332115):      2.958      0.574 FF    IC  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_13\|datad" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_13 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 42819 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.068      0.110 FF  CELL  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_13\|combout " "Info (332115):      3.068      0.110 FF  CELL  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_13\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_13 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34983 71 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.305      0.237 FF    IC  level_shifter_dac_sdi_RNO_1\|datab " "Info (332115):      3.305      0.237 FF    IC  level_shifter_dac_sdi_RNO_1\|datab" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdi_RNO_1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 43890 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.674      0.369 FF  CELL  level_shifter_dac_sdi_RNO_1\|combout " "Info (332115):      3.674      0.369 FF  CELL  level_shifter_dac_sdi_RNO_1\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4_0 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34982 82 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.881      0.207 FF    IC  level_shifter_dac_sdi_RNO\|datac " "Info (332115):      3.881      0.207 FF    IC  level_shifter_dac_sdi_RNO\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdi_RNO } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 44737 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.122      0.241 FF  CELL  level_shifter_dac_sdi_RNO\|combout " "Info (332115):      4.122      0.241 FF  CELL  level_shifter_dac_sdi_RNO\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34754 77 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.122      0.000 FF    IC  level_shifter_dac_sdi_Z\|d " "Info (332115):      4.122      0.000 FF    IC  level_shifter_dac_sdi_Z\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdi_Z } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 38507 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.213      0.091 FF  CELL  level_shifter_dac_sdiz " "Info (332115):      4.213      0.091 FF  CELL  level_shifter_dac_sdiz" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdiz } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35102 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.000    125.000           latch edge time " "Info (332115):    125.000    125.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   124.929     -0.071  F        clock network delay " "Info (332115):    124.929     -0.071  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   124.944      0.015     uTsu  level_shifter_dac_sdiz " "Info (332115):    124.944      0.015     uTsu  level_shifter_dac_sdiz" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdiz } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35102 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.213 " "Info (332115): Data Arrival Time  :     4.213" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   124.944 " "Info (332115): Data Required Time :   124.944" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   120.731  " "Info (332115): Slack              :   120.731 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 496.978 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 496.978" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 496.978  " "Info (332115): Path #1: Setup slack is 496.978 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : usb_read_n_in_i " "Info (332115): From Node    : usb_read_n_in_i" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2 " "Info (332115): To Node      : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.000    500.000           launch edge time " "Info (332115):    500.000    500.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.337      0.337  F        clock network delay " "Info (332115):    500.337      0.337  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.536      0.199     uTco  usb_read_n_in_i " "Info (332115):    500.536      0.199     uTco  usb_read_n_in_i" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_read_n_in_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34850 23 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.536      0.000 FF  CELL  usb_read_n_in_i_Z\|q " "Info (332115):    500.536      0.000 FF  CELL  usb_read_n_in_i_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_read_n_in_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34850 23 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.604      1.068 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|_~0\|dataa " "Info (332115):    501.604      1.068 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|_~0\|dataa" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|_~0 } "NODE_NAME" } } { "db/dcfifo_gih1.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/dcfifo_gih1.tdf" 51 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.951      0.347 FF  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|_~0\|combout " "Info (332115):    501.951      0.347 FF  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|_~0\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|_~0 } "NODE_NAME" } } { "db/dcfifo_gih1.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/dcfifo_gih1.tdf" 51 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   502.153      0.202 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2~0\|datad " "Info (332115):    502.153      0.202 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2~0\|datad" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a2~0 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   502.282      0.129 FR  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2~0\|combout " "Info (332115):    502.282      0.129 FR  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2~0\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a2~0 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   502.624      0.342 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2\|asdata " "Info (332115):    502.624      0.342 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2\|asdata" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a2 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   502.966      0.342 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2 " "Info (332115):    502.966      0.342 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a2 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1000.000   1000.000           latch edge time " "Info (332115):   1000.000   1000.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   999.929     -0.071  R        clock network delay " "Info (332115):    999.929     -0.071  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   999.944      0.015     uTsu  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2 " "Info (332115):    999.944      0.015     uTsu  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a2 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   502.966 " "Info (332115): Data Arrival Time  :   502.966" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   999.944 " "Info (332115): Data Required Time :   999.944" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   496.978  " "Info (332115): Slack              :   496.978 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 496.998 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 496.998" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 496.998  " "Info (332115): Path #1: Setup slack is 496.998 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : usb_read_n_in_i " "Info (332115): From Node    : usb_read_n_in_i" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2 " "Info (332115): To Node      : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.000    500.000           launch edge time " "Info (332115):    500.000    500.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.327      0.327  F        clock network delay " "Info (332115):    500.327      0.327  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.526      0.199     uTco  usb_read_n_in_i " "Info (332115):    500.526      0.199     uTco  usb_read_n_in_i" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_read_n_in_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34850 23 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.526      0.000 FF  CELL  usb_read_n_in_i_Z\|q " "Info (332115):    500.526      0.000 FF  CELL  usb_read_n_in_i_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_read_n_in_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34850 23 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.594      1.068 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|_~0\|dataa " "Info (332115):    501.594      1.068 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|_~0\|dataa" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|_~0 } "NODE_NAME" } } { "db/dcfifo_gih1.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/dcfifo_gih1.tdf" 51 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.941      0.347 FF  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|_~0\|combout " "Info (332115):    501.941      0.347 FF  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|_~0\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|_~0 } "NODE_NAME" } } { "db/dcfifo_gih1.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/dcfifo_gih1.tdf" 51 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   502.143      0.202 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2~0\|datad " "Info (332115):    502.143      0.202 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2~0\|datad" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a2~0 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   502.272      0.129 FR  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2~0\|combout " "Info (332115):    502.272      0.129 FR  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2~0\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a2~0 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   502.614      0.342 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2\|asdata " "Info (332115):    502.614      0.342 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2\|asdata" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a2 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   502.956      0.342 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2 " "Info (332115):    502.956      0.342 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a2 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1000.000   1000.000           latch edge time " "Info (332115):   1000.000   1000.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   999.939     -0.061  R        clock network delay " "Info (332115):    999.939     -0.061  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   999.954      0.015     uTsu  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2 " "Info (332115):    999.954      0.015     uTsu  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a2 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   502.956 " "Info (332115): Data Arrival Time  :   502.956" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   999.954 " "Info (332115): Data Required Time :   999.954" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   496.998  " "Info (332115): Slack              :   496.998 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 997.972 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 997.972" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ladder_fpga\|testin_echelle\}\] " "Info (332115): -to_clock \[get_clocks \{ladder_fpga\|testin_echelle\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 997.972  " "Info (332115): Path #1: Setup slack is 997.972 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_nbr_test\[1\] " "Info (332115): From Node    : ladder_fpga_nbr_test\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_nbr_test\[10\] " "Info (332115): To Node      : ladder_fpga_nbr_test\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : ladder_fpga\|testin_echelle " "Info (332115): Launch Clock : ladder_fpga\|testin_echelle" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ladder_fpga\|testin_echelle " "Info (332115): Latch Clock  : ladder_fpga\|testin_echelle" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.337      2.337  R        clock network delay " "Info (332115):      2.337      2.337  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.536      0.199     uTco  ladder_fpga_nbr_test\[1\] " "Info (332115):      2.536      0.199     uTco  ladder_fpga_nbr_test\[1\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test[1] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34338 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.536      0.000 FF  CELL  ladder_fpga_nbr_test_1_\|q " "Info (332115):      2.536      0.000 FF  CELL  ladder_fpga_nbr_test_1_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test[1] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34338 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.879      0.343 FF    IC  ladder_fpga_nbr_test_c1\|datab " "Info (332115):      2.879      0.343 FF    IC  ladder_fpga_nbr_test_c1\|datab" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39151 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.325      0.446 FR  CELL  ladder_fpga_nbr_test_c1\|cout " "Info (332115):      3.325      0.446 FR  CELL  ladder_fpga_nbr_test_c1\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c1_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34637 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.325      0.000 RR    IC  ladder_fpga_nbr_test_c2\|cin " "Info (332115):      3.325      0.000 RR    IC  ladder_fpga_nbr_test_c2\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39163 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.383      0.058 RF  CELL  ladder_fpga_nbr_test_c2\|cout " "Info (332115):      3.383      0.058 RF  CELL  ladder_fpga_nbr_test_c2\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c2_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34639 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.383      0.000 FF    IC  ladder_fpga_nbr_test_c3\|cin " "Info (332115):      3.383      0.000 FF    IC  ladder_fpga_nbr_test_c3\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c3 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39175 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.441      0.058 FR  CELL  ladder_fpga_nbr_test_c3\|cout " "Info (332115):      3.441      0.058 FR  CELL  ladder_fpga_nbr_test_c3\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c3_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34641 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.441      0.000 RR    IC  ladder_fpga_nbr_test_c4\|cin " "Info (332115):      3.441      0.000 RR    IC  ladder_fpga_nbr_test_c4\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c4 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39187 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.499      0.058 RF  CELL  ladder_fpga_nbr_test_c4\|cout " "Info (332115):      3.499      0.058 RF  CELL  ladder_fpga_nbr_test_c4\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c4_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34643 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.499      0.000 FF    IC  ladder_fpga_nbr_test_c5\|cin " "Info (332115):      3.499      0.000 FF    IC  ladder_fpga_nbr_test_c5\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c5 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39199 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.557      0.058 FR  CELL  ladder_fpga_nbr_test_c5\|cout " "Info (332115):      3.557      0.058 FR  CELL  ladder_fpga_nbr_test_c5\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c5_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34645 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.557      0.000 RR    IC  ladder_fpga_nbr_test_c6\|cin " "Info (332115):      3.557      0.000 RR    IC  ladder_fpga_nbr_test_c6\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c6 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39211 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.615      0.058 RF  CELL  ladder_fpga_nbr_test_c6\|cout " "Info (332115):      3.615      0.058 RF  CELL  ladder_fpga_nbr_test_c6\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c6_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34647 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.615      0.000 FF    IC  ladder_fpga_nbr_test_c7\|cin " "Info (332115):      3.615      0.000 FF    IC  ladder_fpga_nbr_test_c7\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c7 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39223 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.673      0.058 FR  CELL  ladder_fpga_nbr_test_c7\|cout " "Info (332115):      3.673      0.058 FR  CELL  ladder_fpga_nbr_test_c7\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c7_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34649 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.673      0.000 RR    IC  ladder_fpga_nbr_test_c8\|cin " "Info (332115):      3.673      0.000 RR    IC  ladder_fpga_nbr_test_c8\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c8 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39235 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.731      0.058 RF  CELL  ladder_fpga_nbr_test_c8\|cout " "Info (332115):      3.731      0.058 RF  CELL  ladder_fpga_nbr_test_c8\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c8_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34651 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.731      0.000 FF    IC  ladder_fpga_nbr_test_c9\|cin " "Info (332115):      3.731      0.000 FF    IC  ladder_fpga_nbr_test_c9\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c9 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39247 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.789      0.058 FR  CELL  ladder_fpga_nbr_test_c9\|cout " "Info (332115):      3.789      0.058 FR  CELL  ladder_fpga_nbr_test_c9\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c9_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34653 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.789      0.000 RR    IC  ladder_fpga_nbr_test_c10\|cin " "Info (332115):      3.789      0.000 RR    IC  ladder_fpga_nbr_test_c10\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c10 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39259 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.244      0.455 RR  CELL  ladder_fpga_nbr_test_c10\|combout " "Info (332115):      4.244      0.455 RR  CELL  ladder_fpga_nbr_test_c10\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c10_combout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34654 40 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.244      0.000 RR    IC  ladder_fpga_nbr_test_10_\|d " "Info (332115):      4.244      0.000 RR    IC  ladder_fpga_nbr_test_10_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_10_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35483 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.318      0.074 RR  CELL  ladder_fpga_nbr_test\[10\] " "Info (332115):      4.318      0.074 RR  CELL  ladder_fpga_nbr_test\[10\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test[10] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34338 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1000.000   1000.000           latch edge time " "Info (332115):   1000.000   1000.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1002.253      2.253  R        clock network delay " "Info (332115):   1002.253      2.253  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1002.275      0.022           clock pessimism " "Info (332115):   1002.275      0.022           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1002.290      0.015     uTsu  ladder_fpga_nbr_test\[10\] " "Info (332115):   1002.290      0.015     uTsu  ladder_fpga_nbr_test\[10\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test[10] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34338 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.318 " "Info (332115): Data Arrival Time  :     4.318" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :  1002.290 " "Info (332115): Data Required Time :  1002.290" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   997.972  " "Info (332115): Slack              :   997.972 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 997.990 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 997.990" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ladder_fpga\|holdin_echelle\}\] " "Info (332115): -to_clock \[get_clocks \{ladder_fpga\|holdin_echelle\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 997.990  " "Info (332115): Path #1: Setup slack is 997.990 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_nbr_hold\[1\] " "Info (332115): From Node    : ladder_fpga_nbr_hold\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_nbr_hold\[10\] " "Info (332115): To Node      : ladder_fpga_nbr_hold\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : ladder_fpga\|holdin_echelle " "Info (332115): Launch Clock : ladder_fpga\|holdin_echelle" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ladder_fpga\|holdin_echelle " "Info (332115): Latch Clock  : ladder_fpga\|holdin_echelle" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.685      2.685  R        clock network delay " "Info (332115):      2.685      2.685  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.884      0.199     uTco  ladder_fpga_nbr_hold\[1\] " "Info (332115):      2.884      0.199     uTco  ladder_fpga_nbr_hold\[1\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold[1] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34337 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.884      0.000 FF  CELL  ladder_fpga_nbr_hold_1_\|q " "Info (332115):      2.884      0.000 FF  CELL  ladder_fpga_nbr_hold_1_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold[1] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34337 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.229      0.345 FF    IC  ladder_fpga_nbr_hold_c1\|datab " "Info (332115):      3.229      0.345 FF    IC  ladder_fpga_nbr_hold_c1\|datab" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39009 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.675      0.446 FR  CELL  ladder_fpga_nbr_hold_c1\|cout " "Info (332115):      3.675      0.446 FR  CELL  ladder_fpga_nbr_hold_c1\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c1_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34614 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.675      0.000 RR    IC  ladder_fpga_nbr_hold_c2\|cin " "Info (332115):      3.675      0.000 RR    IC  ladder_fpga_nbr_hold_c2\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39021 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.733      0.058 RF  CELL  ladder_fpga_nbr_hold_c2\|cout " "Info (332115):      3.733      0.058 RF  CELL  ladder_fpga_nbr_hold_c2\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c2_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34616 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.733      0.000 FF    IC  ladder_fpga_nbr_hold_c3\|cin " "Info (332115):      3.733      0.000 FF    IC  ladder_fpga_nbr_hold_c3\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c3 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39033 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.791      0.058 FR  CELL  ladder_fpga_nbr_hold_c3\|cout " "Info (332115):      3.791      0.058 FR  CELL  ladder_fpga_nbr_hold_c3\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c3_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34618 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.791      0.000 RR    IC  ladder_fpga_nbr_hold_c4\|cin " "Info (332115):      3.791      0.000 RR    IC  ladder_fpga_nbr_hold_c4\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c4 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39045 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.849      0.058 RF  CELL  ladder_fpga_nbr_hold_c4\|cout " "Info (332115):      3.849      0.058 RF  CELL  ladder_fpga_nbr_hold_c4\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c4_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34620 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.849      0.000 FF    IC  ladder_fpga_nbr_hold_c5\|cin " "Info (332115):      3.849      0.000 FF    IC  ladder_fpga_nbr_hold_c5\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c5 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39057 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.907      0.058 FR  CELL  ladder_fpga_nbr_hold_c5\|cout " "Info (332115):      3.907      0.058 FR  CELL  ladder_fpga_nbr_hold_c5\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c5_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34622 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.907      0.000 RR    IC  ladder_fpga_nbr_hold_c6\|cin " "Info (332115):      3.907      0.000 RR    IC  ladder_fpga_nbr_hold_c6\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c6 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39069 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.965      0.058 RF  CELL  ladder_fpga_nbr_hold_c6\|cout " "Info (332115):      3.965      0.058 RF  CELL  ladder_fpga_nbr_hold_c6\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c6_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34624 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.965      0.000 FF    IC  ladder_fpga_nbr_hold_c7\|cin " "Info (332115):      3.965      0.000 FF    IC  ladder_fpga_nbr_hold_c7\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c7 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39081 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.023      0.058 FR  CELL  ladder_fpga_nbr_hold_c7\|cout " "Info (332115):      4.023      0.058 FR  CELL  ladder_fpga_nbr_hold_c7\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c7_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34626 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.023      0.000 RR    IC  ladder_fpga_nbr_hold_c8\|cin " "Info (332115):      4.023      0.000 RR    IC  ladder_fpga_nbr_hold_c8\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c8 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39093 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.081      0.058 RF  CELL  ladder_fpga_nbr_hold_c8\|cout " "Info (332115):      4.081      0.058 RF  CELL  ladder_fpga_nbr_hold_c8\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c8_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34628 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.081      0.000 FF    IC  ladder_fpga_nbr_hold_c9\|cin " "Info (332115):      4.081      0.000 FF    IC  ladder_fpga_nbr_hold_c9\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c9 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39105 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.139      0.058 FR  CELL  ladder_fpga_nbr_hold_c9\|cout " "Info (332115):      4.139      0.058 FR  CELL  ladder_fpga_nbr_hold_c9\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c9_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34630 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.139      0.000 RR    IC  ladder_fpga_nbr_hold_c10\|cin " "Info (332115):      4.139      0.000 RR    IC  ladder_fpga_nbr_hold_c10\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c10 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39117 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.594      0.455 RR  CELL  ladder_fpga_nbr_hold_c10\|combout " "Info (332115):      4.594      0.455 RR  CELL  ladder_fpga_nbr_hold_c10\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c10_combout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34631 40 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.594      0.000 RR    IC  ladder_fpga_nbr_hold_10_\|d " "Info (332115):      4.594      0.000 RR    IC  ladder_fpga_nbr_hold_10_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_10_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35315 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.668      0.074 RR  CELL  ladder_fpga_nbr_hold\[10\] " "Info (332115):      4.668      0.074 RR  CELL  ladder_fpga_nbr_hold\[10\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold[10] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34337 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1000.000   1000.000           latch edge time " "Info (332115):   1000.000   1000.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1002.581      2.581  R        clock network delay " "Info (332115):   1002.581      2.581  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1002.643      0.062           clock pessimism " "Info (332115):   1002.643      0.062           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1002.658      0.015     uTsu  ladder_fpga_nbr_hold\[10\] " "Info (332115):   1002.658      0.015     uTsu  ladder_fpga_nbr_hold\[10\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold[10] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34337 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.668 " "Info (332115): Data Arrival Time  :     4.668" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :  1002.658 " "Info (332115): Data Required Time :  1002.658" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   997.990  " "Info (332115): Slack              :   997.990 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.009 " "Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.009" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.009  " "Info (332115): Path #1: Hold slack is 0.009 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_data_packer_temp\[0\] " "Info (332115): From Node    : ladder_fpga_data_packer_temp\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_data_packer_temp\[0\] " "Info (332115): To Node      : ladder_fpga_data_packer_temp\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "Info (332115):      6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.174     -0.076  F        clock network delay " "Info (332115):      6.174     -0.076  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.373      0.199     uTco  ladder_fpga_data_packer_temp\[0\] " "Info (332115):      6.373      0.199     uTco  ladder_fpga_data_packer_temp\[0\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_data_packer_temp[0] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34341 42 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.373      0.000 RR  CELL  ladder_fpga_data_packer_temp_0_\|q " "Info (332115):      6.373      0.000 RR  CELL  ladder_fpga_data_packer_temp_0_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_data_packer_temp[0] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34341 42 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.373      0.000 RR    IC  ladder_fpga_data_packer_temp_RNO_0_\|datac " "Info (332115):      6.373      0.000 RR    IC  ladder_fpga_data_packer_temp_RNO_0_\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_data_packer_temp_RNO_0_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 43309 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.692      0.319 RR  CELL  ladder_fpga_data_packer_temp_RNO_0_\|combout " "Info (332115):      6.692      0.319 RR  CELL  ladder_fpga_data_packer_temp_RNO_0_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_data_packer_temp_1_0_0__m3 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34810 46 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.692      0.000 RR    IC  ladder_fpga_data_packer_temp_0_\|d " "Info (332115):      6.692      0.000 RR    IC  ladder_fpga_data_packer_temp_0_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_data_packer_temp_0_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 38339 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.751      0.059 RR  CELL  ladder_fpga_data_packer_temp\[0\] " "Info (332115):      6.751      0.059 RR  CELL  ladder_fpga_data_packer_temp\[0\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_data_packer_temp[0] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34341 42 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "Info (332115):      6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.585      0.335  F        clock network delay " "Info (332115):      6.585      0.335  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.742      0.157      uTh  ladder_fpga_data_packer_temp\[0\] " "Info (332115):      6.742      0.157      uTh  ladder_fpga_data_packer_temp\[0\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_data_packer_temp[0] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34341 42 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.751 " "Info (332115): Data Arrival Time  :     6.751" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.742 " "Info (332115): Data Required Time :     6.742" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.009  " "Info (332115): Slack              :     0.009 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.010 " "Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.010" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.010  " "Info (332115): Path #1: Hold slack is 0.010 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : acquire_state_ip\[9\] " "Info (332115): From Node    : acquire_state_ip\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : acquire_state_ip\[9\] " "Info (332115): To Node      : acquire_state_ip\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info (332115):     12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.439     -0.061  F        clock network delay " "Info (332115):     12.439     -0.061  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.638      0.199     uTco  acquire_state_ip\[9\] " "Info (332115):     12.638      0.199     uTco  acquire_state_ip\[9\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[9] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.638      0.000 RR  CELL  acquire_state_9_\|q " "Info (332115):     12.638      0.000 RR  CELL  acquire_state_9_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[9] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.638      0.000 RR    IC  acquire_state_RNO_9_\|datac " "Info (332115):     12.638      0.000 RR    IC  acquire_state_RNO_9_\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_RNO_9_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 43057 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.957      0.319 RR  CELL  acquire_state_RNO_9_\|combout " "Info (332115):     12.957      0.319 RR  CELL  acquire_state_RNO_9_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N_1094_i_0_g0_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34800 23 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.957      0.000 RR    IC  acquire_state_9_\|d " "Info (332115):     12.957      0.000 RR    IC  acquire_state_9_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_9_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36547 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.016      0.059 RR  CELL  acquire_state_ip\[9\] " "Info (332115):     13.016      0.059 RR  CELL  acquire_state_ip\[9\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[9] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info (332115):     12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.849      0.349  F        clock network delay " "Info (332115):     12.849      0.349  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.006      0.157      uTh  acquire_state_ip\[9\] " "Info (332115):     13.006      0.157      uTh  acquire_state_ip\[9\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[9] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.016 " "Info (332115): Data Arrival Time  :    13.016" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.006 " "Info (332115): Data Required Time :    13.006" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.010  " "Info (332115): Slack              :     0.010 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.011 " "Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.011" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.011  " "Info (332115): Path #1: Hold slack is 0.011 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mesure_temperature:comp_mesure_temperature\|state\[8\] " "Info (332115): From Node    : mesure_temperature:comp_mesure_temperature\|state\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mesure_temperature:comp_mesure_temperature\|state\[8\] " "Info (332115): To Node      : mesure_temperature:comp_mesure_temperature\|state\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.088     -0.088  R        clock network delay " "Info (332115):     -0.088     -0.088  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.111      0.199     uTco  mesure_temperature:comp_mesure_temperature\|state\[8\] " "Info (332115):      0.111      0.199     uTco  mesure_temperature:comp_mesure_temperature\|state\[8\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|state[8] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31685 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.111      0.000 RR  CELL  comp_mesure_temperature\|state_8_\|q " "Info (332115):      0.111      0.000 RR  CELL  comp_mesure_temperature\|state_8_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|state[8] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31685 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.111      0.000 RR    IC  comp_mesure_temperature\|state_RNO_8_\|datac " "Info (332115):      0.111      0.000 RR    IC  comp_mesure_temperature\|state_RNO_8_\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|state_RNO_8_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34027 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.430      0.319 RR  CELL  comp_mesure_temperature\|state_RNO_8_\|combout " "Info (332115):      0.430      0.319 RR  CELL  comp_mesure_temperature\|state_RNO_8_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|N_425_i_0_g0 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31731 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.430      0.000 RR    IC  comp_mesure_temperature\|state_8_\|d " "Info (332115):      0.430      0.000 RR    IC  comp_mesure_temperature\|state_8_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|state_8_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 32211 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.489      0.059 RR  CELL  mesure_temperature:comp_mesure_temperature\|state\[8\] " "Info (332115):      0.489      0.059 RR  CELL  mesure_temperature:comp_mesure_temperature\|state\[8\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|state[8] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31685 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.321      0.321  R        clock network delay " "Info (332115):      0.321      0.321  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.478      0.157      uTh  mesure_temperature:comp_mesure_temperature\|state\[8\] " "Info (332115):      0.478      0.157      uTh  mesure_temperature:comp_mesure_temperature\|state\[8\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|state[8] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31685 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.489 " "Info (332115): Data Arrival Time  :     0.489" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.478 " "Info (332115): Data Required Time :     0.478" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.011  " "Info (332115): Slack              :     0.011 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.011 " "Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.011" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.011  " "Info (332115): Path #1: Hold slack is 0.011 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115): From Node    : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115): To Node      : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.070     -0.070  R        clock network delay " "Info (332115):     -0.070     -0.070  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.129      0.199     uTco  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115):      0.129      0.199     uTco  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.129      0.000 RR  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|q " "Info (332115):      0.129      0.000 RR  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.129      0.000 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|datac " "Info (332115):      0.129      0.000 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1~0 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.448      0.319 RR  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|combout " "Info (332115):      0.448      0.319 RR  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1~0 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.448      0.000 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|d " "Info (332115):      0.448      0.000 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.507      0.059 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115):      0.507      0.059 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.339      0.339  R        clock network delay " "Info (332115):      0.339      0.339  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.496      0.157      uTh  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115):      0.496      0.157      uTh  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.507 " "Info (332115): Data Arrival Time  :     0.507" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.496 " "Info (332115): Data Required Time :     0.496" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.011  " "Info (332115): Slack              :     0.011 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.029 " "Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.029" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.029  " "Info (332115): Path #1: Hold slack is 0.029 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_data_packer_temp\[0\] " "Info (332115): From Node    : ladder_fpga_data_packer_temp\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_data_packer_temp\[0\] " "Info (332115): To Node      : ladder_fpga_data_packer_temp\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "Info (332115):      6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.184     -0.066  F        clock network delay " "Info (332115):      6.184     -0.066  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.383      0.199     uTco  ladder_fpga_data_packer_temp\[0\] " "Info (332115):      6.383      0.199     uTco  ladder_fpga_data_packer_temp\[0\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_data_packer_temp[0] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34341 42 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.383      0.000 RR  CELL  ladder_fpga_data_packer_temp_0_\|q " "Info (332115):      6.383      0.000 RR  CELL  ladder_fpga_data_packer_temp_0_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_data_packer_temp[0] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34341 42 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.383      0.000 RR    IC  ladder_fpga_data_packer_temp_RNO_0_\|datac " "Info (332115):      6.383      0.000 RR    IC  ladder_fpga_data_packer_temp_RNO_0_\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_data_packer_temp_RNO_0_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 43309 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.702      0.319 RR  CELL  ladder_fpga_data_packer_temp_RNO_0_\|combout " "Info (332115):      6.702      0.319 RR  CELL  ladder_fpga_data_packer_temp_RNO_0_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_data_packer_temp_1_0_0__m3 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34810 46 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.702      0.000 RR    IC  ladder_fpga_data_packer_temp_0_\|d " "Info (332115):      6.702      0.000 RR    IC  ladder_fpga_data_packer_temp_0_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_data_packer_temp_0_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 38339 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.761      0.059 RR  CELL  ladder_fpga_data_packer_temp\[0\] " "Info (332115):      6.761      0.059 RR  CELL  ladder_fpga_data_packer_temp\[0\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_data_packer_temp[0] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34341 42 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "Info (332115):      6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.575      0.325  F        clock network delay " "Info (332115):      6.575      0.325  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.732      0.157      uTh  ladder_fpga_data_packer_temp\[0\] " "Info (332115):      6.732      0.157      uTh  ladder_fpga_data_packer_temp\[0\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_data_packer_temp[0] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34341 42 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.761 " "Info (332115): Data Arrival Time  :     6.761" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.732 " "Info (332115): Data Required Time :     6.732" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.029  " "Info (332115): Slack              :     0.029 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.030 " "Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.030" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.030  " "Info (332115): Path #1: Hold slack is 0.030 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : acquire_state_ip\[9\] " "Info (332115): From Node    : acquire_state_ip\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : acquire_state_ip\[9\] " "Info (332115): To Node      : acquire_state_ip\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info (332115):     12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.449     -0.051  F        clock network delay " "Info (332115):     12.449     -0.051  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.648      0.199     uTco  acquire_state_ip\[9\] " "Info (332115):     12.648      0.199     uTco  acquire_state_ip\[9\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[9] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.648      0.000 RR  CELL  acquire_state_9_\|q " "Info (332115):     12.648      0.000 RR  CELL  acquire_state_9_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[9] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.648      0.000 RR    IC  acquire_state_RNO_9_\|datac " "Info (332115):     12.648      0.000 RR    IC  acquire_state_RNO_9_\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_RNO_9_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 43057 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.967      0.319 RR  CELL  acquire_state_RNO_9_\|combout " "Info (332115):     12.967      0.319 RR  CELL  acquire_state_RNO_9_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N_1094_i_0_g0_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34800 23 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.967      0.000 RR    IC  acquire_state_9_\|d " "Info (332115):     12.967      0.000 RR    IC  acquire_state_9_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_9_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36547 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.026      0.059 RR  CELL  acquire_state_ip\[9\] " "Info (332115):     13.026      0.059 RR  CELL  acquire_state_ip\[9\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[9] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info (332115):     12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.839      0.339  F        clock network delay " "Info (332115):     12.839      0.339  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.996      0.157      uTh  acquire_state_ip\[9\] " "Info (332115):     12.996      0.157      uTh  acquire_state_ip\[9\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[9] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.026 " "Info (332115): Data Arrival Time  :    13.026" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.996 " "Info (332115): Data Required Time :    12.996" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.030  " "Info (332115): Slack              :     0.030 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.031 " "Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.031" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.031  " "Info (332115): Path #1: Hold slack is 0.031 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mesure_temperature:comp_mesure_temperature\|state\[8\] " "Info (332115): From Node    : mesure_temperature:comp_mesure_temperature\|state\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mesure_temperature:comp_mesure_temperature\|state\[8\] " "Info (332115): To Node      : mesure_temperature:comp_mesure_temperature\|state\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.078     -0.078  R        clock network delay " "Info (332115):     -0.078     -0.078  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.121      0.199     uTco  mesure_temperature:comp_mesure_temperature\|state\[8\] " "Info (332115):      0.121      0.199     uTco  mesure_temperature:comp_mesure_temperature\|state\[8\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|state[8] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31685 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.121      0.000 RR  CELL  comp_mesure_temperature\|state_8_\|q " "Info (332115):      0.121      0.000 RR  CELL  comp_mesure_temperature\|state_8_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|state[8] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31685 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.121      0.000 RR    IC  comp_mesure_temperature\|state_RNO_8_\|datac " "Info (332115):      0.121      0.000 RR    IC  comp_mesure_temperature\|state_RNO_8_\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|state_RNO_8_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34027 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.440      0.319 RR  CELL  comp_mesure_temperature\|state_RNO_8_\|combout " "Info (332115):      0.440      0.319 RR  CELL  comp_mesure_temperature\|state_RNO_8_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|N_425_i_0_g0 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31731 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.440      0.000 RR    IC  comp_mesure_temperature\|state_8_\|d " "Info (332115):      0.440      0.000 RR    IC  comp_mesure_temperature\|state_8_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|state_8_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 32211 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.499      0.059 RR  CELL  mesure_temperature:comp_mesure_temperature\|state\[8\] " "Info (332115):      0.499      0.059 RR  CELL  mesure_temperature:comp_mesure_temperature\|state\[8\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|state[8] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31685 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.311      0.311  R        clock network delay " "Info (332115):      0.311      0.311  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.468      0.157      uTh  mesure_temperature:comp_mesure_temperature\|state\[8\] " "Info (332115):      0.468      0.157      uTh  mesure_temperature:comp_mesure_temperature\|state\[8\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|state[8] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31685 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.499 " "Info (332115): Data Arrival Time  :     0.499" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.468 " "Info (332115): Data Required Time :     0.468" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.031  " "Info (332115): Slack              :     0.031 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.031 " "Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.031" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.031  " "Info (332115): Path #1: Hold slack is 0.031 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115): From Node    : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115): To Node      : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.060     -0.060  R        clock network delay " "Info (332115):     -0.060     -0.060  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.139      0.199     uTco  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115):      0.139      0.199     uTco  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.139      0.000 RR  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|q " "Info (332115):      0.139      0.000 RR  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.139      0.000 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|datac " "Info (332115):      0.139      0.000 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1~0 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.458      0.319 RR  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|combout " "Info (332115):      0.458      0.319 RR  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1~0 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.458      0.000 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|d " "Info (332115):      0.458      0.000 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.517      0.059 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115):      0.517      0.059 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.329      0.329  R        clock network delay " "Info (332115):      0.329      0.329  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.486      0.157      uTh  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115):      0.486      0.157      uTh  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.517 " "Info (332115): Data Arrival Time  :     0.517" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.486 " "Info (332115): Data Required Time :     0.486" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.031  " "Info (332115): Slack              :     0.031 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.170 " "Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.170" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sc_tck\}\] " "Info (332115): -to_clock \[get_clocks \{sc_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.170  " "Info (332115): Path #1: Hold slack is 0.170 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mesure_temperature:comp_mesure_temperature\|temperature1_7 " "Info (332115): From Node    : mesure_temperature:comp_mesure_temperature\|temperature1_7" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE\|dr_cell_4_109:a_19_d_e\|ff1 " "Info (332115): To Node      : dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE\|dr_cell_4_109:a_19_d_e\|ff1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sc_tck " "Info (332115): Latch Clock  : sc_tck" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.088     -0.088  R        clock network delay " "Info (332115):     -0.088     -0.088  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.111      0.199     uTco  mesure_temperature:comp_mesure_temperature\|temperature1_7 " "Info (332115):      0.111      0.199     uTco  mesure_temperature:comp_mesure_temperature\|temperature1_7" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_7 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31599 24 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.111      0.000 RR  CELL  comp_mesure_temperature\|temperature1_7_\|q " "Info (332115):      0.111      0.000 RR  CELL  comp_mesure_temperature\|temperature1_7_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_7 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31599 24 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.425      2.314 RR    IC  COMP_ladder_fpga_SC_TEMPERATURE\|a_19_d_e\|ff1_Z\|asdata " "Info (332115):      2.425      2.314 RR    IC  COMP_ladder_fpga_SC_TEMPERATURE\|a_19_d_e\|ff1_Z\|asdata" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_109:a_19_d_e|ff1_Z } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 21892 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.753      0.328 RR  CELL  dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE\|dr_cell_4_109:a_19_d_e\|ff1 " "Info (332115):      2.753      0.328 RR  CELL  dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE\|dr_cell_4_109:a_19_d_e\|ff1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_109:a_19_d_e|ff1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 21869 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.426      2.426  R        clock network delay " "Info (332115):      2.426      2.426  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.583      0.157      uTh  dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE\|dr_cell_4_109:a_19_d_e\|ff1 " "Info (332115):      2.583      0.157      uTh  dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE\|dr_cell_4_109:a_19_d_e\|ff1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_109:a_19_d_e|ff1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 21869 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.753 " "Info (332115): Data Arrival Time  :     2.753" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.583 " "Info (332115): Data Required Time :     2.583" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.170  " "Info (332115): Slack              :     0.170 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.413 " "Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.413" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ladder_fpga\|holdin_echelle\}\] " "Info (332115): -to_clock \[get_clocks \{ladder_fpga\|holdin_echelle\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.413  " "Info (332115): Path #1: Hold slack is 0.413 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_nbr_hold\[11\] " "Info (332115): From Node    : ladder_fpga_nbr_hold\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_nbr_hold\[11\] " "Info (332115): To Node      : ladder_fpga_nbr_hold\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : ladder_fpga\|holdin_echelle " "Info (332115): Launch Clock : ladder_fpga\|holdin_echelle" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ladder_fpga\|holdin_echelle " "Info (332115): Latch Clock  : ladder_fpga\|holdin_echelle" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.581      2.581  R        clock network delay " "Info (332115):      2.581      2.581  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.780      0.199     uTco  ladder_fpga_nbr_hold\[11\] " "Info (332115):      2.780      0.199     uTco  ladder_fpga_nbr_hold\[11\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34337 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.780      0.000 RR  CELL  ladder_fpga_nbr_hold_11_\|q " "Info (332115):      2.780      0.000 RR  CELL  ladder_fpga_nbr_hold_11_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34337 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.008      0.228 RR    IC  ladder_fpga_nbr_hold_c11\|datad " "Info (332115):      3.008      0.228 RR    IC  ladder_fpga_nbr_hold_c11\|datad" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c11 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39128 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.123      0.115 RF  CELL  ladder_fpga_nbr_hold_c11\|combout " "Info (332115):      3.123      0.115 RF  CELL  ladder_fpga_nbr_hold_c11\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c11_combout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34633 40 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.123      0.000 FF    IC  ladder_fpga_nbr_hold_11_\|d " "Info (332115):      3.123      0.000 FF    IC  ladder_fpga_nbr_hold_11_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_11_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35329 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.189      0.066 FF  CELL  ladder_fpga_nbr_hold\[11\] " "Info (332115):      3.189      0.066 FF  CELL  ladder_fpga_nbr_hold\[11\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34337 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.685      2.685  R        clock network delay " "Info (332115):      2.685      2.685  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.619     -0.066           clock pessimism " "Info (332115):      2.619     -0.066           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.776      0.157      uTh  ladder_fpga_nbr_hold\[11\] " "Info (332115):      2.776      0.157      uTh  ladder_fpga_nbr_hold\[11\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34337 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.189 " "Info (332115): Data Arrival Time  :     3.189" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.776 " "Info (332115): Data Required Time :     2.776" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.413  " "Info (332115): Slack              :     0.413 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.560 " "Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.560" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ladder_fpga\|testin_echelle\}\] " "Info (332115): -to_clock \[get_clocks \{ladder_fpga\|testin_echelle\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.560  " "Info (332115): Path #1: Hold slack is 0.560 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_nbr_test\[11\] " "Info (332115): From Node    : ladder_fpga_nbr_test\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_nbr_test\[11\] " "Info (332115): To Node      : ladder_fpga_nbr_test\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : ladder_fpga\|testin_echelle " "Info (332115): Launch Clock : ladder_fpga\|testin_echelle" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ladder_fpga\|testin_echelle " "Info (332115): Latch Clock  : ladder_fpga\|testin_echelle" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.253      2.253  R        clock network delay " "Info (332115):      2.253      2.253  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.452      0.199     uTco  ladder_fpga_nbr_test\[11\] " "Info (332115):      2.452      0.199     uTco  ladder_fpga_nbr_test\[11\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34338 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.452      0.000 RR  CELL  ladder_fpga_nbr_test_11_\|q " "Info (332115):      2.452      0.000 RR  CELL  ladder_fpga_nbr_test_11_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34338 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.697      0.245 RR    IC  ladder_fpga_nbr_test_c11\|dataa " "Info (332115):      2.697      0.245 RR    IC  ladder_fpga_nbr_test_c11\|dataa" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c11 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39270 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.973      0.276 RR  CELL  ladder_fpga_nbr_test_c11\|combout " "Info (332115):      2.973      0.276 RR  CELL  ladder_fpga_nbr_test_c11\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c11_combout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34656 40 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.973      0.000 RR    IC  ladder_fpga_nbr_test_11_\|d " "Info (332115):      2.973      0.000 RR    IC  ladder_fpga_nbr_test_11_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_11_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35497 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.032      0.059 RR  CELL  ladder_fpga_nbr_test\[11\] " "Info (332115):      3.032      0.059 RR  CELL  ladder_fpga_nbr_test\[11\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34338 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.337      2.337  R        clock network delay " "Info (332115):      2.337      2.337  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.315     -0.022           clock pessimism " "Info (332115):      2.315     -0.022           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.472      0.157      uTh  ladder_fpga_nbr_test\[11\] " "Info (332115):      2.472      0.157      uTh  ladder_fpga_nbr_test\[11\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34338 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.032 " "Info (332115): Data Arrival Time  :     3.032" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.472 " "Info (332115): Data Required Time :     2.472" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.560  " "Info (332115): Slack              :     0.560 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 50.559 " "Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 50.559" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock\}\] " "Info (332115): -to_clock \[get_clocks \{ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 50.559  " "Info (332115): Path #1: Hold slack is 50.559 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|dr_cell_1_10:a_4_d_e\|data_out " "Info (332115): From Node    : dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|dr_cell_1_10:a_4_d_e\|data_out" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\[6\] " "Info (332115): To Node      : proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sc_tck (INVERTED) " "Info (332115): Launch Clock : sc_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock " "Info (332115): Latch Clock  : ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "Info (332115):     50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.509      2.509  F        clock network delay " "Info (332115):     52.509      2.509  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.708      0.199     uTco  dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|dr_cell_1_10:a_4_d_e\|data_out " "Info (332115):     52.708      0.199     uTco  dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|dr_cell_1_10:a_4_d_e\|data_out" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_10:a_4_d_e|data_out } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 14343 18 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.708      0.000 RR  CELL  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_4_d_e\|data_out_Z\|q " "Info (332115):     52.708      0.000 RR  CELL  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_4_d_e\|data_out_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_10:a_4_d_e|data_out } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 14343 18 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.938      0.230 RR    IC  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_4_d_e\|data_out_RNIE1CC\|datac " "Info (332115):     52.938      0.230 RR    IC  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_4_d_e\|data_out_RNIE1CC\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_10:a_4_d_e|data_out_RNIE1CC } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 14413 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.160      0.222 RF  CELL  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_4_d_e\|data_out_RNIE1CC\|combout " "Info (332115):     53.160      0.222 RF  CELL  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_4_d_e\|data_out_RNIE1CC\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_10:a_4_d_e|data_out_4 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 14334 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.160      0.000 FF    IC  proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_i_6_\|d " "Info (332115):     53.160      0.000 FF    IC  proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_i_6_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_i_6_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36743 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.226      0.066 FF  CELL  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\[6\] " "Info (332115):     53.226      0.066 FF  CELL  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34361 76 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.510      2.510  R        clock network delay " "Info (332115):      2.510      2.510  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.667      0.157      uTh  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\[6\] " "Info (332115):      2.667      0.157      uTh  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34361 76 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    53.226 " "Info (332115): Data Arrival Time  :    53.226" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.667 " "Info (332115): Data Required Time :     2.667" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    50.559  " "Info (332115): Slack              :    50.559 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.301 " "Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.301" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info (332115): -recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.301  " "Info (332115): Path #1: Recovery slack is 4.301 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_event_controller_state_illegalpipe2 " "Info (332115): From Node    : ladder_fpga_event_controller_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_event_controller_state_ip\[3\] " "Info (332115): To Node      : ladder_fpga_event_controller_state_ip\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.333      0.333  R        clock network delay " "Info (332115):      0.333      0.333  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.532      0.199     uTco  ladder_fpga_event_controller_state_illegalpipe2 " "Info (332115):      0.532      0.199     uTco  ladder_fpga_event_controller_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34598 55 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.532      0.000 RR  CELL  ladder_fpga_event_controller_state_illegalpipe2_Z\|q " "Info (332115):      0.532      0.000 RR  CELL  ladder_fpga_event_controller_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34598 55 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.532      0.000 RR    IC  ladder_fpga_event_controller_state_294_i_a2_i_x\|datac " "Info (332115):      0.532      0.000 RR    IC  ladder_fpga_event_controller_state_294_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_294_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45484 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.901      0.369 RF  CELL  ladder_fpga_event_controller_state_294_i_a2_i_x\|combout " "Info (332115):      0.901      0.369 RF  CELL  ladder_fpga_event_controller_state_294_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_294_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35095 57 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.151      0.250 FF    IC  ladder_fpga_event_controller_state_3_\|clrn " "Info (332115):      1.151      0.250 FF    IC  ladder_fpga_event_controller_state_3_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_3_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36351 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.888      0.737 FF  CELL  ladder_fpga_event_controller_state_ip\[3\] " "Info (332115):      1.888      0.737 FF  CELL  ladder_fpga_event_controller_state_ip\[3\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "Info (332115):      6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.174     -0.076  F        clock network delay " "Info (332115):      6.174     -0.076  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.189      0.015     uTsu  ladder_fpga_event_controller_state_ip\[3\] " "Info (332115):      6.189      0.015     uTsu  ladder_fpga_event_controller_state_ip\[3\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.888 " "Info (332115): Data Arrival Time  :     1.888" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.189 " "Info (332115): Data Required Time :     6.189" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.301  " "Info (332115): Slack              :     4.301 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.321 " "Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.321" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info (332115): -recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.321  " "Info (332115): Path #1: Recovery slack is 4.321 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_event_controller_state_illegalpipe2 " "Info (332115): From Node    : ladder_fpga_event_controller_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_event_controller_state_ip\[3\] " "Info (332115): To Node      : ladder_fpga_event_controller_state_ip\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.323      0.323  R        clock network delay " "Info (332115):      0.323      0.323  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.522      0.199     uTco  ladder_fpga_event_controller_state_illegalpipe2 " "Info (332115):      0.522      0.199     uTco  ladder_fpga_event_controller_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34598 55 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.522      0.000 RR  CELL  ladder_fpga_event_controller_state_illegalpipe2_Z\|q " "Info (332115):      0.522      0.000 RR  CELL  ladder_fpga_event_controller_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34598 55 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.522      0.000 RR    IC  ladder_fpga_event_controller_state_294_i_a2_i_x\|datac " "Info (332115):      0.522      0.000 RR    IC  ladder_fpga_event_controller_state_294_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_294_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45484 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.891      0.369 RF  CELL  ladder_fpga_event_controller_state_294_i_a2_i_x\|combout " "Info (332115):      0.891      0.369 RF  CELL  ladder_fpga_event_controller_state_294_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_294_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35095 57 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.141      0.250 FF    IC  ladder_fpga_event_controller_state_3_\|clrn " "Info (332115):      1.141      0.250 FF    IC  ladder_fpga_event_controller_state_3_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_3_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36351 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.878      0.737 FF  CELL  ladder_fpga_event_controller_state_ip\[3\] " "Info (332115):      1.878      0.737 FF  CELL  ladder_fpga_event_controller_state_ip\[3\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "Info (332115):      6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.184     -0.066  F        clock network delay " "Info (332115):      6.184     -0.066  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.199      0.015     uTsu  ladder_fpga_event_controller_state_ip\[3\] " "Info (332115):      6.199      0.015     uTsu  ladder_fpga_event_controller_state_ip\[3\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.878 " "Info (332115): Data Arrival Time  :     1.878" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.199 " "Info (332115): Data Required Time :     6.199" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.321  " "Info (332115): Slack              :     4.321 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.198 " "Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.198" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info (332115): -recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.198  " "Info (332115): Path #1: Recovery slack is 10.198 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : acquire_state_illegalpipe2 " "Info (332115): From Node    : acquire_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : acquire_state_ip\[10\] " "Info (332115): To Node      : acquire_state_ip\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.341      0.341  R        clock network delay " "Info (332115):      0.341      0.341  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.540      0.199     uTco  acquire_state_illegalpipe2 " "Info (332115):      0.540      0.199     uTco  acquire_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34587 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.540      0.000 RR  CELL  acquire_state_illegalpipe2_Z\|q " "Info (332115):      0.540      0.000 RR  CELL  acquire_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34587 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.540      0.000 RR    IC  acquire_state_48_i_a2_i_x\|datac " "Info (332115):      0.540      0.000 RR    IC  acquire_state_48_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_48_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45494 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.909      0.369 RF  CELL  acquire_state_48_i_a2_i_x\|combout " "Info (332115):      0.909      0.369 RF  CELL  acquire_state_48_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_48_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35094 35 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.519      0.610 FF    IC  acquire_state_10_\|clrn " "Info (332115):      1.519      0.610 FF    IC  acquire_state_10_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_10_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36561 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.256      0.737 FF  CELL  acquire_state_ip\[10\] " "Info (332115):      2.256      0.737 FF  CELL  acquire_state_ip\[10\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[10] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info (332115):     12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.439     -0.061  F        clock network delay " "Info (332115):     12.439     -0.061  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.454      0.015     uTsu  acquire_state_ip\[10\] " "Info (332115):     12.454      0.015     uTsu  acquire_state_ip\[10\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[10] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.256 " "Info (332115): Data Arrival Time  :     2.256" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.454 " "Info (332115): Data Required Time :    12.454" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.198  " "Info (332115): Slack              :    10.198 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.218 " "Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.218" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info (332115): -recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.218  " "Info (332115): Path #1: Recovery slack is 10.218 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : acquire_state_illegalpipe2 " "Info (332115): From Node    : acquire_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : acquire_state_ip\[10\] " "Info (332115): To Node      : acquire_state_ip\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.331      0.331  R        clock network delay " "Info (332115):      0.331      0.331  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.530      0.199     uTco  acquire_state_illegalpipe2 " "Info (332115):      0.530      0.199     uTco  acquire_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34587 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.530      0.000 RR  CELL  acquire_state_illegalpipe2_Z\|q " "Info (332115):      0.530      0.000 RR  CELL  acquire_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34587 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.530      0.000 RR    IC  acquire_state_48_i_a2_i_x\|datac " "Info (332115):      0.530      0.000 RR    IC  acquire_state_48_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_48_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45494 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.899      0.369 RF  CELL  acquire_state_48_i_a2_i_x\|combout " "Info (332115):      0.899      0.369 RF  CELL  acquire_state_48_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_48_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35094 35 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.509      0.610 FF    IC  acquire_state_10_\|clrn " "Info (332115):      1.509      0.610 FF    IC  acquire_state_10_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_10_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36561 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.246      0.737 FF  CELL  acquire_state_ip\[10\] " "Info (332115):      2.246      0.737 FF  CELL  acquire_state_ip\[10\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[10] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info (332115):     12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.449     -0.051  F        clock network delay " "Info (332115):     12.449     -0.051  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.464      0.015     uTsu  acquire_state_ip\[10\] " "Info (332115):     12.464      0.015     uTsu  acquire_state_ip\[10\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[10] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.246 " "Info (332115): Data Arrival Time  :     2.246" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.464 " "Info (332115): Data Required Time :    12.464" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.218  " "Info (332115): Slack              :    10.218 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.612 " "Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.612" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sc_tck\}\] " "Info (332115): -to_clock \[get_clocks \{sc_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info (332115): -recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 47.612  " "Info (332115): Path #1: Recovery slack is 47.612 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : gestion_hybrides_v4:comp_gestion_hybrides_v4\|filtre_latchup:control_latchup\|enable_latchup_n_4 " "Info (332115): From Node    : gestion_hybrides_v4:comp_gestion_hybrides_v4\|filtre_latchup:control_latchup\|enable_latchup_n_4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n " "Info (332115): To Node      : gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sc_tck " "Info (332115): Launch Clock : sc_tck" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sc_tck (INVERTED) " "Info (332115): Latch Clock  : sc_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.428      2.428  R        clock network delay " "Info (332115):      2.428      2.428  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.627      0.199     uTco  gestion_hybrides_v4:comp_gestion_hybrides_v4\|filtre_latchup:control_latchup\|enable_latchup_n_4 " "Info (332115):      2.627      0.199     uTco  gestion_hybrides_v4:comp_gestion_hybrides_v4\|filtre_latchup:control_latchup\|enable_latchup_n_4" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|filtre_latchup:control_latchup|enable_latchup_n_4 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25208 28 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.627      0.000 RR  CELL  comp_gestion_hybrides_v4\|control_latchup\|enable_latchup_n_4_\|q " "Info (332115):      2.627      0.000 RR  CELL  comp_gestion_hybrides_v4\|control_latchup\|enable_latchup_n_4_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|filtre_latchup:control_latchup|enable_latchup_n_4 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25208 28 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.627      0.000 RR    IC  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|LatchupouExtinction_x\|datac " "Info (332115):      2.627      0.000 RR    IC  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|LatchupouExtinction_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n|LatchupouExtinction_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25822 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.996      0.369 RF  CELL  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|LatchupouExtinction_x\|combout " "Info (332115):      2.996      0.369 RF  CELL  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|LatchupouExtinction_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n|LatchupouExtinction_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25784 31 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.172      1.176 FF    IC  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|pilotage_n_Z\|clrn " "Info (332115):      4.172      1.176 FF    IC  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|pilotage_n_Z\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n|pilotage_n_Z } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25804 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.909      0.737 FF  CELL  gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n " "Info (332115):      4.909      0.737 FF  CELL  gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n|pilotage_n } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25777 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "Info (332115):     50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.499      2.499  F        clock network delay " "Info (332115):     52.499      2.499  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.506      0.007           clock pessimism " "Info (332115):     52.506      0.007           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.521      0.015     uTsu  gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n " "Info (332115):     52.521      0.015     uTsu  gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n|pilotage_n } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25777 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.909 " "Info (332115): Data Arrival Time  :     4.909" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.521 " "Info (332115): Data Required Time :    52.521" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    47.612  " "Info (332115): Slack              :    47.612 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 123.098 " "Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 123.098" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info (332115): -recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 123.098  " "Info (332115): Path #1: Recovery slack is 123.098 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_level_shifter_dac_state_illegalpipe2 " "Info (332115): From Node    : ladder_fpga_level_shifter_dac_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115): To Node      : ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.000    125.000           launch edge time " "Info (332115):    125.000    125.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.328      0.328  F        clock network delay " "Info (332115):    125.328      0.328  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.527      0.199     uTco  ladder_fpga_level_shifter_dac_state_illegalpipe2 " "Info (332115):    125.527      0.199     uTco  ladder_fpga_level_shifter_dac_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34609 56 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.527      0.000 RR  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|q " "Info (332115):    125.527      0.000 RR  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34609 56 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.527      0.000 RR    IC  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|datac " "Info (332115):    125.527      0.000 RR    IC  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_329_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45474 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.896      0.369 RF  CELL  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|combout " "Info (332115):    125.896      0.369 RF  CELL  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35096 58 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   126.094      0.198 FF    IC  ladder_fpga_level_shifter_dac_state_i_0_6_\|clrn " "Info (332115):    126.094      0.198 FF    IC  ladder_fpga_level_shifter_dac_state_i_0_6_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0_6_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36267 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   126.831      0.737 FF  CELL  ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115):    126.831      0.737 FF  CELL  ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34358 52 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           latch edge time " "Info (332115):    250.000    250.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   249.914     -0.086  R        clock network delay " "Info (332115):    249.914     -0.086  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   249.929      0.015     uTsu  ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115):    249.929      0.015     uTsu  ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34358 52 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   126.831 " "Info (332115): Data Arrival Time  :   126.831" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   249.929 " "Info (332115): Data Required Time :   249.929" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   123.098  " "Info (332115): Slack              :   123.098 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 123.118 " "Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 123.118" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info (332115): -recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 123.118  " "Info (332115): Path #1: Recovery slack is 123.118 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_level_shifter_dac_state_illegalpipe2 " "Info (332115): From Node    : ladder_fpga_level_shifter_dac_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115): To Node      : ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.000    125.000           launch edge time " "Info (332115):    125.000    125.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.318      0.318  F        clock network delay " "Info (332115):    125.318      0.318  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.517      0.199     uTco  ladder_fpga_level_shifter_dac_state_illegalpipe2 " "Info (332115):    125.517      0.199     uTco  ladder_fpga_level_shifter_dac_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34609 56 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.517      0.000 RR  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|q " "Info (332115):    125.517      0.000 RR  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34609 56 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.517      0.000 RR    IC  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|datac " "Info (332115):    125.517      0.000 RR    IC  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_329_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45474 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.886      0.369 RF  CELL  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|combout " "Info (332115):    125.886      0.369 RF  CELL  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35096 58 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   126.084      0.198 FF    IC  ladder_fpga_level_shifter_dac_state_i_0_6_\|clrn " "Info (332115):    126.084      0.198 FF    IC  ladder_fpga_level_shifter_dac_state_i_0_6_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0_6_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36267 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   126.821      0.737 FF  CELL  ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115):    126.821      0.737 FF  CELL  ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34358 52 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           latch edge time " "Info (332115):    250.000    250.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   249.924     -0.076  R        clock network delay " "Info (332115):    249.924     -0.076  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   249.939      0.015     uTsu  ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115):    249.939      0.015     uTsu  ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34358 52 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   126.821 " "Info (332115): Data Arrival Time  :   126.821" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   249.939 " "Info (332115): Data Required Time :   249.939" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   123.118  " "Info (332115): Slack              :   123.118 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.288 " "Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.288" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sc_tck\}\] " "Info (332115): -to_clock \[get_clocks \{sc_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info (332115): -removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.288  " "Info (332115): Path #1: Removal slack is 1.288 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : tap_control:COMP_ladder_fpga_SC_TAP_CONTROL\|reset_bar " "Info (332115): From Node    : tap_control:COMP_ladder_fpga_SC_TAP_CONTROL\|reset_bar" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ir_5_bits:COM_LADDER_SC_INSTRUC_REG\|ir_cell_2:a_0_d_e\|data_out_1 " "Info (332115): To Node      : ir_5_bits:COM_LADDER_SC_INSTRUC_REG\|ir_cell_2:a_0_d_e\|data_out_1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sc_tck (INVERTED) " "Info (332115): Launch Clock : sc_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sc_tck (INVERTED) " "Info (332115): Latch Clock  : sc_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "Info (332115):     50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.494      2.494  F        clock network delay " "Info (332115):     52.494      2.494  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.693      0.199     uTco  tap_control:COMP_ladder_fpga_SC_TAP_CONTROL\|reset_bar " "Info (332115):     52.693      0.199     uTco  tap_control:COMP_ladder_fpga_SC_TAP_CONTROL\|reset_bar" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tap_control:COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 276 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.693      0.000 RR  CELL  COMP_ladder_fpga_SC_TAP_CONTROL\|reset_bar_Z\|q " "Info (332115):     52.693      0.000 RR  CELL  COMP_ladder_fpga_SC_TAP_CONTROL\|reset_bar_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tap_control:COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 276 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.329      0.636 RR    IC  COM_LADDER_SC_INSTRUC_REG\|a_0_d_e\|data_out_1_Z\|clrn " "Info (332115):     53.329      0.636 RR    IC  COM_LADDER_SC_INSTRUC_REG\|a_0_d_e\|data_out_1_Z\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_5_bits:COM_LADDER_SC_INSTRUC_REG|ir_cell_2:a_0_d_e|data_out_1_Z } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 1765 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.003      0.674 RR  CELL  ir_5_bits:COM_LADDER_SC_INSTRUC_REG\|ir_cell_2:a_0_d_e\|data_out_1 " "Info (332115):     54.003      0.674 RR  CELL  ir_5_bits:COM_LADDER_SC_INSTRUC_REG\|ir_cell_2:a_0_d_e\|data_out_1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_5_bits:COM_LADDER_SC_INSTRUC_REG|ir_cell_2:a_0_d_e|data_out_1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 1733 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "Info (332115):     50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.580      2.580  F        clock network delay " "Info (332115):     52.580      2.580  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.558     -0.022           clock pessimism " "Info (332115):     52.558     -0.022           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.715      0.157      uTh  ir_5_bits:COM_LADDER_SC_INSTRUC_REG\|ir_cell_2:a_0_d_e\|data_out_1 " "Info (332115):     52.715      0.157      uTh  ir_5_bits:COM_LADDER_SC_INSTRUC_REG\|ir_cell_2:a_0_d_e\|data_out_1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_5_bits:COM_LADDER_SC_INSTRUC_REG|ir_cell_2:a_0_d_e|data_out_1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 1733 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    54.003 " "Info (332115): Data Arrival Time  :    54.003" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.715 " "Info (332115): Data Required Time :    52.715" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.288  " "Info (332115): Slack              :     1.288 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 7.082 " "Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 7.082" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info (332115): -removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 7.082  " "Info (332115): Path #1: Removal slack is 7.082 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_event_controller_state_illegalpipe2 " "Info (332115): From Node    : ladder_fpga_event_controller_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_event_controller_state_ip\[3\] " "Info (332115): To Node      : ladder_fpga_event_controller_state_ip\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info (332115):     12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.424     -0.076  R        clock network delay " "Info (332115):     12.424     -0.076  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.623      0.199     uTco  ladder_fpga_event_controller_state_illegalpipe2 " "Info (332115):     12.623      0.199     uTco  ladder_fpga_event_controller_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34598 55 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.623      0.000 FF  CELL  ladder_fpga_event_controller_state_illegalpipe2_Z\|q " "Info (332115):     12.623      0.000 FF  CELL  ladder_fpga_event_controller_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34598 55 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.623      0.000 FF    IC  ladder_fpga_event_controller_state_294_i_a2_i_x\|datac " "Info (332115):     12.623      0.000 FF    IC  ladder_fpga_event_controller_state_294_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_294_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45484 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.945      0.322 FR  CELL  ladder_fpga_event_controller_state_294_i_a2_i_x\|combout " "Info (332115):     12.945      0.322 FR  CELL  ladder_fpga_event_controller_state_294_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_294_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35095 57 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.149      0.204 RR    IC  ladder_fpga_event_controller_state_3_\|clrn " "Info (332115):     13.149      0.204 RR    IC  ladder_fpga_event_controller_state_3_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_3_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36351 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.823      0.674 RR  CELL  ladder_fpga_event_controller_state_ip\[3\] " "Info (332115):     13.823      0.674 RR  CELL  ladder_fpga_event_controller_state_ip\[3\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "Info (332115):      6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.584      0.334  F        clock network delay " "Info (332115):      6.584      0.334  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.741      0.157      uTh  ladder_fpga_event_controller_state_ip\[3\] " "Info (332115):      6.741      0.157      uTh  ladder_fpga_event_controller_state_ip\[3\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.823 " "Info (332115): Data Arrival Time  :    13.823" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.741 " "Info (332115): Data Required Time :     6.741" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.082  " "Info (332115): Slack              :     7.082 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 7.102 " "Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 7.102" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info (332115): -removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 7.102  " "Info (332115): Path #1: Removal slack is 7.102 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_event_controller_state_illegalpipe2 " "Info (332115): From Node    : ladder_fpga_event_controller_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_event_controller_state_ip\[3\] " "Info (332115): To Node      : ladder_fpga_event_controller_state_ip\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info (332115):     12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.434     -0.066  R        clock network delay " "Info (332115):     12.434     -0.066  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.633      0.199     uTco  ladder_fpga_event_controller_state_illegalpipe2 " "Info (332115):     12.633      0.199     uTco  ladder_fpga_event_controller_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34598 55 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.633      0.000 FF  CELL  ladder_fpga_event_controller_state_illegalpipe2_Z\|q " "Info (332115):     12.633      0.000 FF  CELL  ladder_fpga_event_controller_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34598 55 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.633      0.000 FF    IC  ladder_fpga_event_controller_state_294_i_a2_i_x\|datac " "Info (332115):     12.633      0.000 FF    IC  ladder_fpga_event_controller_state_294_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_294_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45484 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.955      0.322 FR  CELL  ladder_fpga_event_controller_state_294_i_a2_i_x\|combout " "Info (332115):     12.955      0.322 FR  CELL  ladder_fpga_event_controller_state_294_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_294_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35095 57 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.159      0.204 RR    IC  ladder_fpga_event_controller_state_3_\|clrn " "Info (332115):     13.159      0.204 RR    IC  ladder_fpga_event_controller_state_3_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_3_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36351 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.833      0.674 RR  CELL  ladder_fpga_event_controller_state_ip\[3\] " "Info (332115):     13.833      0.674 RR  CELL  ladder_fpga_event_controller_state_ip\[3\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "Info (332115):      6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.574      0.324  F        clock network delay " "Info (332115):      6.574      0.324  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.731      0.157      uTh  ladder_fpga_event_controller_state_ip\[3\] " "Info (332115):      6.731      0.157      uTh  ladder_fpga_event_controller_state_ip\[3\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.833 " "Info (332115): Data Arrival Time  :    13.833" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.731 " "Info (332115): Data Required Time :     6.731" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.102  " "Info (332115): Slack              :     7.102 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.345 " "Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.345" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info (332115): -removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 13.345  " "Info (332115): Path #1: Removal slack is 13.345 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : acquire_state_illegalpipe2 " "Info (332115): From Node    : acquire_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : acquire_state_ip\[9\] " "Info (332115): To Node      : acquire_state_ip\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "Info (332115):     25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.931     -0.069  R        clock network delay " "Info (332115):     24.931     -0.069  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.130      0.199     uTco  acquire_state_illegalpipe2 " "Info (332115):     25.130      0.199     uTco  acquire_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34587 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.130      0.000 FF  CELL  acquire_state_illegalpipe2_Z\|q " "Info (332115):     25.130      0.000 FF  CELL  acquire_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34587 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.130      0.000 FF    IC  acquire_state_48_i_a2_i_x\|datac " "Info (332115):     25.130      0.000 FF    IC  acquire_state_48_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_48_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45494 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.452      0.322 FR  CELL  acquire_state_48_i_a2_i_x\|combout " "Info (332115):     25.452      0.322 FR  CELL  acquire_state_48_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_48_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35094 35 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.677      0.225 RR    IC  acquire_state_9_\|clrn " "Info (332115):     25.677      0.225 RR    IC  acquire_state_9_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_9_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36547 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.351      0.674 RR  CELL  acquire_state_ip\[9\] " "Info (332115):     26.351      0.674 RR  CELL  acquire_state_ip\[9\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[9] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info (332115):     12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.849      0.349  F        clock network delay " "Info (332115):     12.849      0.349  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.006      0.157      uTh  acquire_state_ip\[9\] " "Info (332115):     13.006      0.157      uTh  acquire_state_ip\[9\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[9] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.351 " "Info (332115): Data Arrival Time  :    26.351" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.006 " "Info (332115): Data Required Time :    13.006" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.345  " "Info (332115): Slack              :    13.345 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.365 " "Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.365" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info (332115): -removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 13.365  " "Info (332115): Path #1: Removal slack is 13.365 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : acquire_state_illegalpipe2 " "Info (332115): From Node    : acquire_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : acquire_state_ip\[9\] " "Info (332115): To Node      : acquire_state_ip\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "Info (332115):     25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.941     -0.059  R        clock network delay " "Info (332115):     24.941     -0.059  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.140      0.199     uTco  acquire_state_illegalpipe2 " "Info (332115):     25.140      0.199     uTco  acquire_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34587 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.140      0.000 FF  CELL  acquire_state_illegalpipe2_Z\|q " "Info (332115):     25.140      0.000 FF  CELL  acquire_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34587 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.140      0.000 FF    IC  acquire_state_48_i_a2_i_x\|datac " "Info (332115):     25.140      0.000 FF    IC  acquire_state_48_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_48_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45494 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.462      0.322 FR  CELL  acquire_state_48_i_a2_i_x\|combout " "Info (332115):     25.462      0.322 FR  CELL  acquire_state_48_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_48_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35094 35 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.687      0.225 RR    IC  acquire_state_9_\|clrn " "Info (332115):     25.687      0.225 RR    IC  acquire_state_9_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_9_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36547 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.361      0.674 RR  CELL  acquire_state_ip\[9\] " "Info (332115):     26.361      0.674 RR  CELL  acquire_state_ip\[9\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[9] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info (332115):     12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.839      0.339  F        clock network delay " "Info (332115):     12.839      0.339  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.996      0.157      uTh  acquire_state_ip\[9\] " "Info (332115):     12.996      0.157      uTh  acquire_state_ip\[9\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[9] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.361 " "Info (332115): Data Arrival Time  :    26.361" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.996 " "Info (332115): Data Required Time :    12.996" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.365  " "Info (332115): Slack              :    13.365 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 125.809 " "Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 125.809" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info (332115): -removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 125.809  " "Info (332115): Path #1: Removal slack is 125.809 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_level_shifter_dac_state_illegalpipe2 " "Info (332115): From Node    : ladder_fpga_level_shifter_dac_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115): To Node      : ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.000    125.000           launch edge time " "Info (332115):    125.000    125.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   124.919     -0.081  F        clock network delay " "Info (332115):    124.919     -0.081  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.118      0.199     uTco  ladder_fpga_level_shifter_dac_state_illegalpipe2 " "Info (332115):    125.118      0.199     uTco  ladder_fpga_level_shifter_dac_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34609 56 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.118      0.000 FF  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|q " "Info (332115):    125.118      0.000 FF  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34609 56 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.118      0.000 FF    IC  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|datac " "Info (332115):    125.118      0.000 FF    IC  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_329_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45474 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.440      0.322 FR  CELL  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|combout " "Info (332115):    125.440      0.322 FR  CELL  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35096 58 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.614      0.174 RR    IC  ladder_fpga_level_shifter_dac_state_i_0_6_\|clrn " "Info (332115):    125.614      0.174 RR    IC  ladder_fpga_level_shifter_dac_state_i_0_6_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0_6_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36267 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   126.288      0.674 RR  CELL  ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115):    126.288      0.674 RR  CELL  ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34358 52 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.322      0.322  R        clock network delay " "Info (332115):      0.322      0.322  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.479      0.157      uTh  ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115):      0.479      0.157      uTh  ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34358 52 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   126.288 " "Info (332115): Data Arrival Time  :   126.288" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.479 " "Info (332115): Data Required Time :     0.479" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   125.809  " "Info (332115): Slack              :   125.809 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 125.829 " "Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 125.829" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info (332115): -removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 125.829  " "Info (332115): Path #1: Removal slack is 125.829 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_level_shifter_dac_state_illegalpipe2 " "Info (332115): From Node    : ladder_fpga_level_shifter_dac_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115): To Node      : ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.000    125.000           launch edge time " "Info (332115):    125.000    125.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   124.929     -0.071  F        clock network delay " "Info (332115):    124.929     -0.071  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.128      0.199     uTco  ladder_fpga_level_shifter_dac_state_illegalpipe2 " "Info (332115):    125.128      0.199     uTco  ladder_fpga_level_shifter_dac_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34609 56 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.128      0.000 FF  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|q " "Info (332115):    125.128      0.000 FF  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34609 56 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.128      0.000 FF    IC  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|datac " "Info (332115):    125.128      0.000 FF    IC  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_329_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45474 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.450      0.322 FR  CELL  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|combout " "Info (332115):    125.450      0.322 FR  CELL  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35096 58 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.624      0.174 RR    IC  ladder_fpga_level_shifter_dac_state_i_0_6_\|clrn " "Info (332115):    125.624      0.174 RR    IC  ladder_fpga_level_shifter_dac_state_i_0_6_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0_6_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36267 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   126.298      0.674 RR  CELL  ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115):    126.298      0.674 RR  CELL  ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34358 52 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.312      0.312  R        clock network delay " "Info (332115):      0.312      0.312  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.469      0.157      uTh  ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115):      0.469      0.157      uTh  ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34358 52 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   126.298 " "Info (332115): Data Arrival Time  :   126.298" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.469 " "Info (332115): Data Required Time :     0.469" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   125.829  " "Info (332115): Slack              :   125.829 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 5.985 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 5.985" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\] " "Info (332113): Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 5.985  " "Info (332113): Path #1: slack is 5.985 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113): Node             : mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info (332113): Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      6.250           launch edge time " "Info (332113):      6.250      6.250           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           source latency " "Info (332113):      6.250      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           clock40mhz_fpga " "Info (332113):      6.250      0.000           clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000 RR    IC  clock40mhz_fpga~input\|i " "Info (332113):      6.250      0.000 RR    IC  clock40mhz_fpga~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.025      0.775 RR  CELL  clock40mhz_fpga~input\|o " "Info (332113):      7.025      0.775 RR  CELL  clock40mhz_fpga~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.906      1.881 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Info (332113):      8.906      1.881 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.234     -5.672 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):      3.234     -5.672 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.234      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info (332113):      3.234      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.081      1.847 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "Info (332113):      5.081      1.847 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.081      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "Info (332113):      5.081      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.060      0.979 FF    IC  comp_mega_func_fifo21x32_cycloneIII\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):      6.060      0.979 FF    IC  comp_mega_func_fifo21x32_cycloneIII\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.934      0.874 FF  CELL  mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):      6.934      0.874 FF  CELL  mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info (332113):     12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info (332113):     12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           clock40mhz_fpga " "Info (332113):     12.500      0.000           clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 RR    IC  clock40mhz_fpga~input\|i " "Info (332113):     12.500      0.000 RR    IC  clock40mhz_fpga~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.275      0.775 RR  CELL  clock40mhz_fpga~input\|o " "Info (332113):     13.275      0.775 RR  CELL  clock40mhz_fpga~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.081      1.806 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Info (332113):     15.081      1.806 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.236     -5.845 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):      9.236     -5.845 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.236      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info (332113):      9.236      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.021      1.785 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "Info (332113):     11.021      1.785 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.021      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "Info (332113):     11.021      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.954      0.933 RR    IC  comp_mega_func_fifo21x32_cycloneIII\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):     11.954      0.933 RR    IC  comp_mega_func_fifo21x32_cycloneIII\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.752      0.798 RR  CELL  mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):     12.752      0.798 RR  CELL  mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.149      0.397           clock pessimism " "Info (332113):     13.149      0.397           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Info (332113): Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     6.215 " "Info (332113): Actual Width     :     6.215" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     5.985 " "Info (332113): Slack            :     5.985" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 5.985 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 5.985" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\] " "Info (332113): Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 5.985  " "Info (332113): Path #1: slack is 5.985 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113): Node             : mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 " "Info (332113): Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      6.250           launch edge time " "Info (332113):      6.250      6.250           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           source latency " "Info (332113):      6.250      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           clock40mhz_xtal " "Info (332113):      6.250      0.000           clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000 RR    IC  clock40mhz_xtal~input\|i " "Info (332113):      6.250      0.000 RR    IC  clock40mhz_xtal~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.015      0.765 RR  CELL  clock40mhz_xtal~input\|o " "Info (332113):      7.015      0.765 RR  CELL  clock40mhz_xtal~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.896      1.881 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Info (332113):      8.896      1.881 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.224     -5.672 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):      3.224     -5.672 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.224      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info (332113):      3.224      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.071      1.847 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "Info (332113):      5.071      1.847 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.071      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "Info (332113):      5.071      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.050      0.979 FF    IC  comp_mega_func_fifo21x32_cycloneIII\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):      6.050      0.979 FF    IC  comp_mega_func_fifo21x32_cycloneIII\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.924      0.874 FF  CELL  mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):      6.924      0.874 FF  CELL  mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info (332113):     12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info (332113):     12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           clock40mhz_xtal " "Info (332113):     12.500      0.000           clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 RR    IC  clock40mhz_xtal~input\|i " "Info (332113):     12.500      0.000 RR    IC  clock40mhz_xtal~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.265      0.765 RR  CELL  clock40mhz_xtal~input\|o " "Info (332113):     13.265      0.765 RR  CELL  clock40mhz_xtal~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.071      1.806 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Info (332113):     15.071      1.806 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.226     -5.845 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):      9.226     -5.845 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.226      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info (332113):      9.226      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.011      1.785 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "Info (332113):     11.011      1.785 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.011      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "Info (332113):     11.011      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.944      0.933 RR    IC  comp_mega_func_fifo21x32_cycloneIII\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):     11.944      0.933 RR    IC  comp_mega_func_fifo21x32_cycloneIII\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.742      0.798 RR  CELL  mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):     12.742      0.798 RR  CELL  mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.139      0.397           clock pessimism " "Info (332113):     13.139      0.397           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Info (332113): Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     6.215 " "Info (332113): Actual Width     :     6.215" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     5.985 " "Info (332113): Slack            :     5.985" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.229 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.229" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\] " "Info (332113): Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.229  " "Info (332113): Path #1: slack is 12.229 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113): Node             : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113): Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info (332113):     12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info (332113):     12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           clock40mhz_fpga " "Info (332113):     12.500      0.000           clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 RR    IC  clock40mhz_fpga~input\|i " "Info (332113):     12.500      0.000 RR    IC  clock40mhz_fpga~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.275      0.775 RR  CELL  clock40mhz_fpga~input\|o " "Info (332113):     13.275      0.775 RR  CELL  clock40mhz_fpga~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.156      1.881 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Info (332113):     15.156      1.881 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.484     -5.672 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):      9.484     -5.672 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.484      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113):      9.484      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.329      1.845 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "Info (332113):     11.329      1.845 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.329      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "Info (332113):     11.329      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.324      0.995 FF    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):     12.324      0.995 FF    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.198      0.874 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):     13.198      0.874 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "Info (332113):     25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "Info (332113):     25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           clock40mhz_fpga " "Info (332113):     25.000      0.000           clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR    IC  clock40mhz_fpga~input\|i " "Info (332113):     25.000      0.000 RR    IC  clock40mhz_fpga~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.775      0.775 RR  CELL  clock40mhz_fpga~input\|o " "Info (332113):     25.775      0.775 RR  CELL  clock40mhz_fpga~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.581      1.806 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Info (332113):     27.581      1.806 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.736     -5.845 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):     21.736     -5.845 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.736      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113):     21.736      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.519      1.783 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "Info (332113):     23.519      1.783 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.519      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "Info (332113):     23.519      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.461      0.942 RR    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):     24.461      0.942 RR    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.259      0.798 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):     25.259      0.798 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.657      0.398           clock pessimism " "Info (332113):     25.657      0.398           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Info (332113): Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.459 " "Info (332113): Actual Width     :    12.459" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.229 " "Info (332113): Slack            :    12.229" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.229 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.229" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\] " "Info (332113): Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.229  " "Info (332113): Path #1: slack is 12.229 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113): Node             : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 " "Info (332113): Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info (332113):     12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info (332113):     12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           clock40mhz_xtal " "Info (332113):     12.500      0.000           clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 RR    IC  clock40mhz_xtal~input\|i " "Info (332113):     12.500      0.000 RR    IC  clock40mhz_xtal~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.265      0.765 RR  CELL  clock40mhz_xtal~input\|o " "Info (332113):     13.265      0.765 RR  CELL  clock40mhz_xtal~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.146      1.881 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Info (332113):     15.146      1.881 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.474     -5.672 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):      9.474     -5.672 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.474      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113):      9.474      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.319      1.845 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "Info (332113):     11.319      1.845 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.319      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "Info (332113):     11.319      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.314      0.995 FF    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):     12.314      0.995 FF    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.188      0.874 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):     13.188      0.874 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "Info (332113):     25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "Info (332113):     25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           clock40mhz_xtal " "Info (332113):     25.000      0.000           clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR    IC  clock40mhz_xtal~input\|i " "Info (332113):     25.000      0.000 RR    IC  clock40mhz_xtal~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.765      0.765 RR  CELL  clock40mhz_xtal~input\|o " "Info (332113):     25.765      0.765 RR  CELL  clock40mhz_xtal~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.571      1.806 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Info (332113):     27.571      1.806 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.726     -5.845 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):     21.726     -5.845 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.726      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113):     21.726      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.509      1.783 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "Info (332113):     23.509      1.783 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.509      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "Info (332113):     23.509      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.451      0.942 RR    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):     24.451      0.942 RR    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.249      0.798 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):     25.249      0.798 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.647      0.398           clock pessimism " "Info (332113):     25.647      0.398           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Info (332113): Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.459 " "Info (332113): Actual Width     :    12.459" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.229 " "Info (332113): Slack            :    12.229" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.324 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.324" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{clock40mhz_fpga\}\] " "Info (332113): Targets: \[get_clocks \{clock40mhz_fpga\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.324  " "Info (332113): Path #1: slack is 12.324 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113): Node             : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : clock40mhz_fpga " "Info (332113): Clock            : clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info (332113):     12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info (332113):     12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           clock40mhz_fpga " "Info (332113):     12.500      0.000           clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF    IC  clock40mhz_fpga~input\|i " "Info (332113):     12.500      0.000 FF    IC  clock40mhz_fpga~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.436      0.936 FF  CELL  clock40mhz_fpga~input\|o " "Info (332113):     13.436      0.936 FF  CELL  clock40mhz_fpga~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.296      1.860 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Info (332113):     15.296      1.860 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.657     -5.639 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):      9.657     -5.639 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.657      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113):      9.657      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "Info (332113):     25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "Info (332113):     25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           clock40mhz_fpga " "Info (332113):     25.000      0.000           clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR    IC  clock40mhz_fpga~input\|i " "Info (332113):     25.000      0.000 RR    IC  clock40mhz_fpga~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.775      0.775 RR  CELL  clock40mhz_fpga~input\|o " "Info (332113):     25.775      0.775 RR  CELL  clock40mhz_fpga~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.581      1.806 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Info (332113):     27.581      1.806 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.736     -5.845 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):     21.736     -5.845 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.736      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113):     21.736      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.981      0.245           clock pessimism " "Info (332113):     21.981      0.245           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Info (332113): Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.324 " "Info (332113): Actual Width     :    12.324" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.324 " "Info (332113): Slack            :    12.324" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.324 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.324" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{clock40mhz_xtal\}\] " "Info (332113): Targets: \[get_clocks \{clock40mhz_xtal\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.324  " "Info (332113): Path #1: slack is 12.324 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113): Node             : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : clock40mhz_xtal " "Info (332113): Clock            : clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info (332113):     12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info (332113):     12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           clock40mhz_xtal " "Info (332113):     12.500      0.000           clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF    IC  clock40mhz_xtal~input\|i " "Info (332113):     12.500      0.000 FF    IC  clock40mhz_xtal~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.426      0.926 FF  CELL  clock40mhz_xtal~input\|o " "Info (332113):     13.426      0.926 FF  CELL  clock40mhz_xtal~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.286      1.860 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Info (332113):     15.286      1.860 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.647     -5.639 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):      9.647     -5.639 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.647      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113):      9.647      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "Info (332113):     25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "Info (332113):     25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           clock40mhz_xtal " "Info (332113):     25.000      0.000           clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR    IC  clock40mhz_xtal~input\|i " "Info (332113):     25.000      0.000 RR    IC  clock40mhz_xtal~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.765      0.765 RR  CELL  clock40mhz_xtal~input\|o " "Info (332113):     25.765      0.765 RR  CELL  clock40mhz_xtal~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.571      1.806 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Info (332113):     27.571      1.806 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.726     -5.845 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):     21.726     -5.845 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.726      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113):     21.726      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.971      0.245           clock pessimism " "Info (332113):     21.971      0.245           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Info (332113): Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.324 " "Info (332113): Actual Width     :    12.324" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.324 " "Info (332113): Slack            :    12.324" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.635 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.635" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{sc_tck\}\] " "Info (332113): Targets: \[get_clocks \{sc_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.635  " "Info (332113): Path #1: slack is 49.635 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG\|dr_cell_4_71:a_4_d_e\|scan_out_0 " "Info (332113): Node             : dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG\|dr_cell_4_71:a_4_d_e\|scan_out_0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : sc_tck (INVERTED) " "Info (332113): Clock            : sc_tck (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info (332113): Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "Info (332113):     50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "Info (332113):     50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           ladder_fpga_sc_tck " "Info (332113):     50.000      0.000           ladder_fpga_sc_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000 FF    IC  ladder_fpga_sc_tck_in\|i " "Info (332113):     50.000      0.000 FF    IC  ladder_fpga_sc_tck_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.946      0.946 FF  CELL  ladder_fpga_sc_tck_in\|o " "Info (332113):     50.946      0.946 FF  CELL  ladder_fpga_sc_tck_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.091      0.145 FF    IC  ladder_fpga_sc_tck_c~clkctrl\|inclk\[0\] " "Info (332113):     51.091      0.145 FF    IC  ladder_fpga_sc_tck_c~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.091      0.000 FF  CELL  ladder_fpga_sc_tck_c~clkctrl\|outclk " "Info (332113):     51.091      0.000 FF  CELL  ladder_fpga_sc_tck_c~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.050      0.959 FF    IC  COMP_ladder_fpga_SC_DEBUG_REG\|a_4_d_e\|scan_out_Z\|clk " "Info (332113):     52.050      0.959 FF    IC  COMP_ladder_fpga_SC_DEBUG_REG\|a_4_d_e\|scan_out_Z\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.575      0.525 FR  CELL  dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG\|dr_cell_4_71:a_4_d_e\|scan_out_0 " "Info (332113):     52.575      0.525 FR  CELL  dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG\|dr_cell_4_71:a_4_d_e\|scan_out_0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "Info (332113):    100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "Info (332113):    100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           ladder_fpga_sc_tck " "Info (332113):    100.000      0.000           ladder_fpga_sc_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000 RR    IC  ladder_fpga_sc_tck_in\|i " "Info (332113):    100.000      0.000 RR    IC  ladder_fpga_sc_tck_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.785      0.785 RR  CELL  ladder_fpga_sc_tck_in\|o " "Info (332113):    100.785      0.785 RR  CELL  ladder_fpga_sc_tck_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.941      0.156 RR    IC  ladder_fpga_sc_tck_c~clkctrl\|inclk\[0\] " "Info (332113):    100.941      0.156 RR    IC  ladder_fpga_sc_tck_c~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.941      0.000 RR  CELL  ladder_fpga_sc_tck_c~clkctrl\|outclk " "Info (332113):    100.941      0.000 RR  CELL  ladder_fpga_sc_tck_c~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.851      0.910 RR    IC  COMP_ladder_fpga_SC_DEBUG_REG\|a_4_d_e\|scan_out_Z\|clk " "Info (332113):    101.851      0.910 RR    IC  COMP_ladder_fpga_SC_DEBUG_REG\|a_4_d_e\|scan_out_Z\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.343      0.492 RF  CELL  dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG\|dr_cell_4_71:a_4_d_e\|scan_out_0 " "Info (332113):    102.343      0.492 RF  CELL  dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG\|dr_cell_4_71:a_4_d_e\|scan_out_0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.426      0.083           clock pessimism " "Info (332113):    102.426      0.083           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Info (332113): Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    49.851 " "Info (332113): Actual Width     :    49.851" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.635 " "Info (332113): Slack            :    49.635" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.768 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.768" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e....\] " "Info (332113): Targets: \[get_clocks \{ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e....\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.768  " "Info (332113): Path #1: slack is 49.768 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\[11\] " "Info (332113): Node             : proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\[11\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock " "Info (332113): Clock            : ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "Info (332113):     50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "Info (332113):     50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|data_out_Z\|q " "Info (332113):     50.000      0.000           COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|data_out_Z\|q" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.102      1.102 FF    IC  COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|level_shifter_dac_load~clkctrl\|inclk\[0\] " "Info (332113):     51.102      1.102 FF    IC  COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|level_shifter_dac_load~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.102      0.000 FF  CELL  COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|level_shifter_dac_load~clkctrl\|outclk " "Info (332113):     51.102      0.000 FF  CELL  COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|level_shifter_dac_load~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.061      0.959 FF    IC  proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_11_\|clk " "Info (332113):     52.061      0.959 FF    IC  proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_11_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.558      0.497 FF  CELL  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\[11\] " "Info (332113):     52.558      0.497 FF  CELL  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\[11\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "Info (332113):    100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "Info (332113):    100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|data_out_Z\|q " "Info (332113):    100.000      0.000           COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|data_out_Z\|q" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.998      0.998 RR    IC  COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|level_shifter_dac_load~clkctrl\|inclk\[0\] " "Info (332113):    100.998      0.998 RR    IC  COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|level_shifter_dac_load~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.998      0.000 RR  CELL  COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|level_shifter_dac_load~clkctrl\|outclk " "Info (332113):    100.998      0.000 RR  CELL  COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|level_shifter_dac_load~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.912      0.914 RR    IC  proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_11_\|clk " "Info (332113):    101.912      0.914 RR    IC  proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_11_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.393      0.481 RR  CELL  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\[11\] " "Info (332113):    102.393      0.481 RR  CELL  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\[11\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.510      0.117           clock pessimism " "Info (332113):    102.510      0.117           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.184 " "Info (332113): Required Width   :     0.184" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    49.952 " "Info (332113): Actual Width     :    49.952" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.768 " "Info (332113): Slack            :    49.768" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 96.000 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 96.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{temperature\}\] " "Info (332113): Targets: \[get_clocks \{temperature\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 96.000  " "Info (332113): Path #1: slack is 96.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : temperature " "Info (332113): Node             : temperature" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : temperature " "Info (332113): Clock            : temperature" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Info (332113): Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     4.000 " "Info (332113): Required Width   :     4.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   100.000 " "Info (332113): Actual Width     :   100.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    96.000 " "Info (332113): Slack            :    96.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 124.756 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 124.756" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\] " "Info (332113): Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 124.756  " "Info (332113): Path #1: slack is 124.756 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : mesure_temperature:comp_mesure_temperature\|temperature0_10 " "Info (332113): Node             : mesure_temperature:comp_mesure_temperature\|temperature0_10" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info (332113): Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info (332113): Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "Info (332113):      0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "Info (332113):      0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           clock40mhz_fpga " "Info (332113):      0.000      0.000           clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  clock40mhz_fpga~input\|i " "Info (332113):      0.000      0.000 RR    IC  clock40mhz_fpga~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.775      0.775 RR  CELL  clock40mhz_fpga~input\|o " "Info (332113):      0.775      0.775 RR  CELL  clock40mhz_fpga~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.656      1.881 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Info (332113):      2.656      1.881 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -3.016     -5.672 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):     -3.016     -5.672 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -3.016      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info (332113):     -3.016      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.159      1.857 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\] " "Info (332113):     -1.159      1.857 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.159      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk " "Info (332113):     -1.159      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.196      0.963 RR    IC  comp_mesure_temperature\|temperature0_10_\|clk " "Info (332113):     -0.196      0.963 RR    IC  comp_mesure_temperature\|temperature0_10_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.323      0.519 RR  CELL  mesure_temperature:comp_mesure_temperature\|temperature0_10 " "Info (332113):      0.323      0.519 RR  CELL  mesure_temperature:comp_mesure_temperature\|temperature0_10" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.000    125.000           launch edge time " "Info (332113):    125.000    125.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.000      0.000           source latency " "Info (332113):    125.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.000      0.000           clock40mhz_fpga " "Info (332113):    125.000      0.000           clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.000      0.000 RR    IC  clock40mhz_fpga~input\|i " "Info (332113):    125.000      0.000 RR    IC  clock40mhz_fpga~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.775      0.775 RR  CELL  clock40mhz_fpga~input\|o " "Info (332113):    125.775      0.775 RR  CELL  clock40mhz_fpga~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   127.581      1.806 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Info (332113):    127.581      1.806 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   121.736     -5.845 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):    121.736     -5.845 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   121.736      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info (332113):    121.736      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   123.508      1.772 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\] " "Info (332113):    123.508      1.772 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   123.508      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk " "Info (332113):    123.508      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   124.440      0.932 FF    IC  comp_mesure_temperature\|temperature0_10_\|clk " "Info (332113):    124.440      0.932 FF    IC  comp_mesure_temperature\|temperature0_10_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   124.897      0.457 FF  CELL  mesure_temperature:comp_mesure_temperature\|temperature0_10 " "Info (332113):    124.897      0.457 FF  CELL  mesure_temperature:comp_mesure_temperature\|temperature0_10" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.295      0.398           clock pessimism " "Info (332113):    125.295      0.398           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Info (332113): Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   124.972 " "Info (332113): Actual Width     :   124.972" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   124.756 " "Info (332113): Slack            :   124.756" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 124.756 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 124.756" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\] " "Info (332113): Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 124.756  " "Info (332113): Path #1: slack is 124.756 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : mesure_temperature:comp_mesure_temperature\|temperature0_10 " "Info (332113): Node             : mesure_temperature:comp_mesure_temperature\|temperature0_10" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " "Info (332113): Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info (332113): Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "Info (332113):      0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "Info (332113):      0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           clock40mhz_xtal " "Info (332113):      0.000      0.000           clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  clock40mhz_xtal~input\|i " "Info (332113):      0.000      0.000 RR    IC  clock40mhz_xtal~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.765      0.765 RR  CELL  clock40mhz_xtal~input\|o " "Info (332113):      0.765      0.765 RR  CELL  clock40mhz_xtal~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.646      1.881 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Info (332113):      2.646      1.881 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -3.026     -5.672 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):     -3.026     -5.672 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -3.026      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info (332113):     -3.026      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.169      1.857 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\] " "Info (332113):     -1.169      1.857 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.169      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk " "Info (332113):     -1.169      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.206      0.963 RR    IC  comp_mesure_temperature\|temperature0_10_\|clk " "Info (332113):     -0.206      0.963 RR    IC  comp_mesure_temperature\|temperature0_10_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.313      0.519 RR  CELL  mesure_temperature:comp_mesure_temperature\|temperature0_10 " "Info (332113):      0.313      0.519 RR  CELL  mesure_temperature:comp_mesure_temperature\|temperature0_10" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.000    125.000           launch edge time " "Info (332113):    125.000    125.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.000      0.000           source latency " "Info (332113):    125.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.000      0.000           clock40mhz_xtal " "Info (332113):    125.000      0.000           clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.000      0.000 RR    IC  clock40mhz_xtal~input\|i " "Info (332113):    125.000      0.000 RR    IC  clock40mhz_xtal~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.765      0.765 RR  CELL  clock40mhz_xtal~input\|o " "Info (332113):    125.765      0.765 RR  CELL  clock40mhz_xtal~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   127.571      1.806 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Info (332113):    127.571      1.806 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   121.726     -5.845 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):    121.726     -5.845 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   121.726      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info (332113):    121.726      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   123.498      1.772 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\] " "Info (332113):    123.498      1.772 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   123.498      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk " "Info (332113):    123.498      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   124.430      0.932 FF    IC  comp_mesure_temperature\|temperature0_10_\|clk " "Info (332113):    124.430      0.932 FF    IC  comp_mesure_temperature\|temperature0_10_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   124.887      0.457 FF  CELL  mesure_temperature:comp_mesure_temperature\|temperature0_10 " "Info (332113):    124.887      0.457 FF  CELL  mesure_temperature:comp_mesure_temperature\|temperature0_10" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.285      0.398           clock pessimism " "Info (332113):    125.285      0.398           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Info (332113): Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   124.972 " "Info (332113): Actual Width     :   124.972" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   124.756 " "Info (332113): Slack            :   124.756" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 499.610 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 499.610" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{ladder_fpga\|holdin_echelle\}\] " "Info (332113): Targets: \[get_clocks \{ladder_fpga\|holdin_echelle\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 499.610  " "Info (332113): Path #1: slack is 499.610 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ladder_fpga_nbr_hold\[0\] " "Info (332113): Node             : ladder_fpga_nbr_hold\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : ladder_fpga\|holdin_echelle " "Info (332113): Clock            : ladder_fpga\|holdin_echelle" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000    500.000           launch edge time " "Info (332113):    500.000    500.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           source latency " "Info (332113):    500.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           holdin_echelle " "Info (332113):    500.000      0.000           holdin_echelle" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000 FF    IC  holdin_echelle_in\|i " "Info (332113):    500.000      0.000 FF    IC  holdin_echelle_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.862      0.862 FF  CELL  holdin_echelle_in\|o " "Info (332113):    500.862      0.862 FF  CELL  holdin_echelle_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   502.394      1.532 FF    IC  ladder_fpga_nbr_hold_0_\|clk " "Info (332113):    502.394      1.532 FF    IC  ladder_fpga_nbr_hold_0_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   502.891      0.497 FF  CELL  ladder_fpga_nbr_hold\[0\] " "Info (332113):    502.891      0.497 FF  CELL  ladder_fpga_nbr_hold\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000   1000.000           launch edge time " "Info (332113):   1000.000   1000.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000           source latency " "Info (332113):   1000.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000           holdin_echelle " "Info (332113):   1000.000      0.000           holdin_echelle" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000 RR    IC  holdin_echelle_in\|i " "Info (332113):   1000.000      0.000 RR    IC  holdin_echelle_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.699      0.699 RR  CELL  holdin_echelle_in\|o " "Info (332113):   1000.699      0.699 RR  CELL  holdin_echelle_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1002.100      1.401 RR    IC  ladder_fpga_nbr_hold_0_\|clk " "Info (332113):   1002.100      1.401 RR    IC  ladder_fpga_nbr_hold_0_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1002.581      0.481 RR  CELL  ladder_fpga_nbr_hold\[0\] " "Info (332113):   1002.581      0.481 RR  CELL  ladder_fpga_nbr_hold\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1002.685      0.104           clock pessimism " "Info (332113):   1002.685      0.104           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.184 " "Info (332113): Required Width   :     0.184" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   499.794 " "Info (332113): Actual Width     :   499.794" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   499.610 " "Info (332113): Slack            :   499.610" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 499.687 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 499.687" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{ladder_fpga\|testin_echelle\}\] " "Info (332113): Targets: \[get_clocks \{ladder_fpga\|testin_echelle\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 499.687  " "Info (332113): Path #1: slack is 499.687 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ladder_fpga_nbr_test\[0\] " "Info (332113): Node             : ladder_fpga_nbr_test\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : ladder_fpga\|testin_echelle " "Info (332113): Clock            : ladder_fpga\|testin_echelle" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000    500.000           launch edge time " "Info (332113):    500.000    500.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           source latency " "Info (332113):    500.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           testin_echelle " "Info (332113):    500.000      0.000           testin_echelle" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000 FF    IC  testin_echelle_in\|i " "Info (332113):    500.000      0.000 FF    IC  testin_echelle_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.862      0.862 FF  CELL  testin_echelle_in\|o " "Info (332113):    500.862      0.862 FF  CELL  testin_echelle_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   501.007      0.145 FF    IC  testin_echelle_c~clkctrl\|inclk\[0\] " "Info (332113):    501.007      0.145 FF    IC  testin_echelle_c~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   501.007      0.000 FF  CELL  testin_echelle_c~clkctrl\|outclk " "Info (332113):    501.007      0.000 FF  CELL  testin_echelle_c~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   501.969      0.962 FF    IC  ladder_fpga_nbr_test_0_\|clk " "Info (332113):    501.969      0.962 FF    IC  ladder_fpga_nbr_test_0_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   502.466      0.497 FF  CELL  ladder_fpga_nbr_test\[0\] " "Info (332113):    502.466      0.497 FF  CELL  ladder_fpga_nbr_test\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000   1000.000           launch edge time " "Info (332113):   1000.000   1000.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000           source latency " "Info (332113):   1000.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000           testin_echelle " "Info (332113):   1000.000      0.000           testin_echelle" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000 RR    IC  testin_echelle_in\|i " "Info (332113):   1000.000      0.000 RR    IC  testin_echelle_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.699      0.699 RR  CELL  testin_echelle_in\|o " "Info (332113):   1000.699      0.699 RR  CELL  testin_echelle_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.855      0.156 RR    IC  testin_echelle_c~clkctrl\|inclk\[0\] " "Info (332113):   1000.855      0.156 RR    IC  testin_echelle_c~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.855      0.000 RR  CELL  testin_echelle_c~clkctrl\|outclk " "Info (332113):   1000.855      0.000 RR  CELL  testin_echelle_c~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1001.772      0.917 RR    IC  ladder_fpga_nbr_test_0_\|clk " "Info (332113):   1001.772      0.917 RR    IC  ladder_fpga_nbr_test_0_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1002.253      0.481 RR  CELL  ladder_fpga_nbr_test\[0\] " "Info (332113):   1002.253      0.481 RR  CELL  ladder_fpga_nbr_test\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1002.337      0.084           clock pessimism " "Info (332113):   1002.337      0.084           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.184 " "Info (332113): Required Width   :     0.184" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   499.871 " "Info (332113): Actual Width     :   499.871" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   499.687 " "Info (332113): Slack            :   499.687" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 499.729 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 499.729" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\] " "Info (332113): Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 499.729  " "Info (332113): Path #1: slack is 499.729 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113): Node             : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info (332113): Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000    500.000           launch edge time " "Info (332113):    500.000    500.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           source latency " "Info (332113):    500.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           clock40mhz_fpga " "Info (332113):    500.000      0.000           clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000 RR    IC  clock40mhz_fpga~input\|i " "Info (332113):    500.000      0.000 RR    IC  clock40mhz_fpga~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.775      0.775 RR  CELL  clock40mhz_fpga~input\|o " "Info (332113):    500.775      0.775 RR  CELL  clock40mhz_fpga~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   502.656      1.881 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Info (332113):    502.656      1.881 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   496.984     -5.672 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):    496.984     -5.672 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   496.984      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info (332113):    496.984      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   498.831      1.847 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|inclk\[0\] " "Info (332113):    498.831      1.847 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   498.831      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|outclk " "Info (332113):    498.831      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   499.824      0.993 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):    499.824      0.993 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.698      0.874 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):    500.698      0.874 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000   1000.000           launch edge time " "Info (332113):   1000.000   1000.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000           source latency " "Info (332113):   1000.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000           clock40mhz_fpga " "Info (332113):   1000.000      0.000           clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000 RR    IC  clock40mhz_fpga~input\|i " "Info (332113):   1000.000      0.000 RR    IC  clock40mhz_fpga~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.775      0.775 RR  CELL  clock40mhz_fpga~input\|o " "Info (332113):   1000.775      0.775 RR  CELL  clock40mhz_fpga~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1002.581      1.806 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Info (332113):   1002.581      1.806 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   996.736     -5.845 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):    996.736     -5.845 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   996.736      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info (332113):    996.736      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   998.521      1.785 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|inclk\[0\] " "Info (332113):    998.521      1.785 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   998.521      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|outclk " "Info (332113):    998.521      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   999.461      0.940 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):    999.461      0.940 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.259      0.798 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):   1000.259      0.798 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.657      0.398           clock pessimism " "Info (332113):   1000.657      0.398           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Info (332113): Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   499.959 " "Info (332113): Actual Width     :   499.959" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   499.729 " "Info (332113): Slack            :   499.729" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 499.729 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 499.729" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\] " "Info (332113): Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 499.729  " "Info (332113): Path #1: slack is 499.729 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113): Node             : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 " "Info (332113): Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000    500.000           launch edge time " "Info (332113):    500.000    500.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           source latency " "Info (332113):    500.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           clock40mhz_xtal " "Info (332113):    500.000      0.000           clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000 RR    IC  clock40mhz_xtal~input\|i " "Info (332113):    500.000      0.000 RR    IC  clock40mhz_xtal~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.765      0.765 RR  CELL  clock40mhz_xtal~input\|o " "Info (332113):    500.765      0.765 RR  CELL  clock40mhz_xtal~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   502.646      1.881 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Info (332113):    502.646      1.881 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   496.974     -5.672 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):    496.974     -5.672 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   496.974      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info (332113):    496.974      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   498.821      1.847 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|inclk\[0\] " "Info (332113):    498.821      1.847 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   498.821      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|outclk " "Info (332113):    498.821      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   499.814      0.993 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):    499.814      0.993 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.688      0.874 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):    500.688      0.874 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000   1000.000           launch edge time " "Info (332113):   1000.000   1000.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000           source latency " "Info (332113):   1000.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000           clock40mhz_xtal " "Info (332113):   1000.000      0.000           clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000 RR    IC  clock40mhz_xtal~input\|i " "Info (332113):   1000.000      0.000 RR    IC  clock40mhz_xtal~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.765      0.765 RR  CELL  clock40mhz_xtal~input\|o " "Info (332113):   1000.765      0.765 RR  CELL  clock40mhz_xtal~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1002.571      1.806 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Info (332113):   1002.571      1.806 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   996.726     -5.845 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):    996.726     -5.845 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   996.726      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info (332113):    996.726      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   998.511      1.785 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|inclk\[0\] " "Info (332113):    998.511      1.785 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   998.511      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|outclk " "Info (332113):    998.511      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   999.451      0.940 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):    999.451      0.940 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.249      0.798 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):   1000.249      0.798 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.647      0.398           clock pessimism " "Info (332113):   1000.647      0.398           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Info (332113): Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   499.959 " "Info (332113): Actual Width     :   499.959" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   499.729 " "Info (332113): Slack            :   499.729" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Rise) sc_tck (Rise) setup and hold " "Critical Warning (332169): From sc_tck (Rise) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Fall) sc_tck (Rise) setup and hold " "Critical Warning (332169): From sc_tck (Fall) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) sc_tck (Rise) setup and hold " "Critical Warning (332169): From ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Fall) sc_tck (Rise) setup and hold " "Critical Warning (332169): From ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Fall) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) sc_tck (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "dr_cell_a_10_d_e_0\|scan_out_derived_clock (Rise) sc_tck (Rise) setup and hold " "Critical Warning (332169): From dr_cell_a_10_d_e_0\|scan_out_derived_clock (Rise) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "dr_cell_a_10_d_e_0\|scan_out_derived_clock (Fall) sc_tck (Rise) setup and hold " "Critical Warning (332169): From dr_cell_a_10_d_e_0\|scan_out_derived_clock (Fall) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "dr_cell_a_9_d_e_0\|scan_out_derived_clock (Rise) sc_tck (Rise) setup and hold " "Critical Warning (332169): From dr_cell_a_9_d_e_0\|scan_out_derived_clock (Rise) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "dr_cell_a_9_d_e_0\|scan_out_derived_clock (Fall) sc_tck (Rise) setup and hold " "Critical Warning (332169): From dr_cell_a_9_d_e_0\|scan_out_derived_clock (Fall) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Rise) sc_tck (Fall) setup and hold " "Critical Warning (332169): From sc_tck (Rise) to sc_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Fall) sc_tck (Fall) setup and hold " "Critical Warning (332169): From sc_tck (Fall) to sc_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "updateIR (Rise) sc_tck (Fall) setup and hold " "Critical Warning (332169): From updateIR (Rise) to sc_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "updateIR (Fall) sc_tck (Fall) setup and hold " "Critical Warning (332169): From updateIR (Fall) to sc_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "tap_control\|sc_updateDR_0x09_derived_clock (Rise) sc_tck (Fall) setup and hold " "Critical Warning (332169): From tap_control\|sc_updateDR_0x09_derived_clock (Rise) to sc_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "tap_control\|sc_updateDR_0x09_derived_clock (Fall) sc_tck (Fall) setup and hold " "Critical Warning (332169): From tap_control\|sc_updateDR_0x09_derived_clock (Fall) to sc_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Rise) updateIR (Rise) setup and hold " "Critical Warning (332169): From sc_tck (Rise) to updateIR (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Rise) updateIR (Fall) setup and hold " "Critical Warning (332169): From sc_tck (Rise) to updateIR (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|holdin_echelle (Rise) ladder_fpga\|holdin_echelle (Rise) setup and hold " "Critical Warning (332169): From ladder_fpga\|holdin_echelle (Rise) to ladder_fpga\|holdin_echelle (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|testin_echelle (Rise) ladder_fpga\|testin_echelle (Rise) setup and hold " "Critical Warning (332169): From ladder_fpga\|testin_echelle (Rise) to ladder_fpga\|testin_echelle (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Fall) ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) setup and hold " "Critical Warning (332169): From sc_tck (Fall) to ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From sc_tck (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|holdin_echelle (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From ladder_fpga\|holdin_echelle (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|holdin_echelle (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From ladder_fpga\|holdin_echelle (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|testin_echelle (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From ladder_fpga\|testin_echelle (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|testin_echelle (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From ladder_fpga\|testin_echelle (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) setup and hold " "Critical Warning (332169): From sc_tck (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From sc_tck (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|holdin_echelle (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From ladder_fpga\|holdin_echelle (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|holdin_echelle (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From ladder_fpga\|holdin_echelle (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "temperature (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From temperature (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "temperature (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From temperature (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) setup and hold " "Critical Warning (332169): From ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.915 " "Info (332146): Worst-case setup slack is 0.915" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.915         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1  " "Info (332119):     0.915         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.658         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1  " "Info (332119):     2.658         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.678         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):     2.678         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.318         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info (332119):     3.318         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.691         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1  " "Info (332119):    19.691         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.615         0.000 sc_tck  " "Info (332119):    44.615         0.000 sc_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.107         0.000 ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock  " "Info (332119):    48.107         0.000 ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  121.185         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info (332119):   121.185         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  497.319         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1  " "Info (332119):   497.319         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  497.339         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info (332119):   497.339         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  998.213         0.000 ladder_fpga\|testin_echelle  " "Info (332119):   998.213         0.000 ladder_fpga\|testin_echelle " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  998.228         0.000 ladder_fpga\|holdin_echelle  " "Info (332119):   998.228         0.000 ladder_fpga\|holdin_echelle " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.002 " "Info (332146): Worst-case hold slack is 0.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.002         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info (332119):     0.002         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.003         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):     0.003         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.003         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info (332119):     0.003         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info (332119):     0.004         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1  " "Info (332119):     0.022         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1  " "Info (332119):     0.023         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1  " "Info (332119):     0.023         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1  " "Info (332119):     0.024         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255         0.000 sc_tck  " "Info (332119):     0.255         0.000 sc_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367         0.000 ladder_fpga\|holdin_echelle  " "Info (332119):     0.367         0.000 ladder_fpga\|holdin_echelle " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502         0.000 ladder_fpga\|testin_echelle  " "Info (332119):     0.502         0.000 ladder_fpga\|testin_echelle " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   50.573         0.000 ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock  " "Info (332119):    50.573         0.000 ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.508 " "Info (332146): Worst-case recovery slack is 4.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.508         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1  " "Info (332119):     4.508         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.528         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info (332119):     4.528         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.417         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1  " "Info (332119):    10.417         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.437         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):    10.437         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.875         0.000 sc_tck  " "Info (332119):    47.875         0.000 sc_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  123.322         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1  " "Info (332119):   123.322         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  123.342         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info (332119):   123.342         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.176 " "Info (332146): Worst-case removal slack is 1.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.176         0.000 sc_tck  " "Info (332119):     1.176         0.000 sc_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.011         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info (332119):     7.011         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.031         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1  " "Info (332119):     7.031         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.280         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):    13.280         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.300         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1  " "Info (332119):    13.300         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  125.717         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info (332119):   125.717         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  125.737         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1  " "Info (332119):   125.737         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.992 " "Info (332146): Worst-case minimum pulse width slack is 5.992" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.992         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info (332119):     5.992         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.992         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1  " "Info (332119):     5.992         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.242         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):    12.242         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.242         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1  " "Info (332119):    12.242         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.284         0.000 clock40mhz_fpga  " "Info (332119):    12.284         0.000 clock40mhz_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.284         0.000 clock40mhz_xtal  " "Info (332119):    12.284         0.000 clock40mhz_xtal " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.638         0.000 sc_tck  " "Info (332119):    49.638         0.000 sc_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.798         0.000 ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock  " "Info (332119):    49.798         0.000 ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000         0.000 temperature  " "Info (332119):    96.000         0.000 temperature " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  124.750         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info (332119):   124.750         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  124.750         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1  " "Info (332119):   124.750         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.635         0.000 ladder_fpga\|holdin_echelle  " "Info (332119):   499.635         0.000 ladder_fpga\|holdin_echelle " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.682         0.000 ladder_fpga\|testin_echelle  " "Info (332119):   499.682         0.000 ladder_fpga\|testin_echelle " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.741         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info (332119):   499.741         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.741         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1  " "Info (332119):   499.741         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 41 synchronizer chains. " "Info (332114): Report Metastability: Found 41 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 41 " "Info (332114): Number of Synchronizer Chains Found: 41" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Info (332114): Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 10.253 ns " "Info (332114): Worst Case Available Settling Time: 10.253 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info (332114): " {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5 " "Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.915 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.915" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.915  " "Info (332115): Path #1: Setup slack is 0.915 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG\|dr_cell_2_1:a_7_d_e\|data_out " "Info (332115): From Node    : dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG\|dr_cell_2_1:a_7_d_e\|data_out" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_fifo21_input\[11\] " "Info (332115): To Node      : ladder_fpga_fifo21_input\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sc_tck (INVERTED) " "Info (332115): Launch Clock : sc_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "Info (332115):     50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.395      2.395  F        clock network delay " "Info (332115):     52.395      2.395  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.575      0.180     uTco  dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG\|dr_cell_2_1:a_7_d_e\|data_out " "Info (332115):     52.575      0.180     uTco  dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG\|dr_cell_2_1:a_7_d_e\|data_out" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_1:a_7_d_e|data_out } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 11726 18 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.575      0.000 FF  CELL  COMP_LADDER_FPGA_SC_CONFIG\|a_7_d_e\|data_out_Z\|q " "Info (332115):     52.575      0.000 FF  CELL  COMP_LADDER_FPGA_SC_CONFIG\|a_7_d_e\|data_out_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_1:a_7_d_e|data_out } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 11726 18 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.901      0.326 FF    IC  data_serial_m_x_7_\|dataa " "Info (332115):     52.901      0.326 FF    IC  data_serial_m_x_7_\|dataa" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_serial_m_x_7_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45274 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.224      0.323 FF  CELL  data_serial_m_x_7_\|combout " "Info (332115):     53.224      0.323 FF  CELL  data_serial_m_x_7_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_serial_m_x[7] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34300 29 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.564      1.340 FF    IC  ladder_fpga_fifo21_input_11_1_11_\|datac " "Info (332115):     54.564      1.340 FF    IC  ladder_fpga_fifo21_input_11_1_11_\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_fifo21_input_11_1_11_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 43419 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.780      0.216 FF  CELL  ladder_fpga_fifo21_input_11_1_11_\|combout " "Info (332115):     54.780      0.216 FF  CELL  ladder_fpga_fifo21_input_11_1_11_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_fifo21_input_11_1[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34394 43 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.996      0.216 FF    IC  ladder_fpga_fifo21_input_11_3_11_\|datab " "Info (332115):     54.996      0.216 FF    IC  ladder_fpga_fifo21_input_11_3_11_\|datab" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_fifo21_input_11_3_11_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 44264 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    55.303      0.307 FF  CELL  ladder_fpga_fifo21_input_11_3_11_\|combout " "Info (332115):     55.303      0.307 FF  CELL  ladder_fpga_fifo21_input_11_3_11_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_fifo21_input_11_3[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34346 43 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    55.303      0.000 FF    IC  ladder_fpga_fifo21_input_11_\|d " "Info (332115):     55.303      0.000 FF    IC  ladder_fpga_fifo21_input_11_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_fifo21_input_11_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 37821 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    55.381      0.078 FF  CELL  ladder_fpga_fifo21_input\[11\] " "Info (332115):     55.381      0.078 FF  CELL  ladder_fpga_fifo21_input\[11\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_fifo21_input[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34317 38 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.250     56.250           latch edge time " "Info (332115):     56.250     56.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.281      0.031  F        clock network delay " "Info (332115):     56.281      0.031  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.296      0.015     uTsu  ladder_fpga_fifo21_input\[11\] " "Info (332115):     56.296      0.015     uTsu  ladder_fpga_fifo21_input\[11\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_fifo21_input[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34317 38 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    55.381 " "Info (332115): Data Arrival Time  :    55.381" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    56.296 " "Info (332115): Data Required Time :    56.296" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.915  " "Info (332115): Slack              :     0.915 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.658 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.658" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.658  " "Info (332115): Path #1: Setup slack is 2.658 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_event_controller_state_ip\[4\] " "Info (332115): From Node    : ladder_fpga_event_controller_state_ip\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_mux_statusout\[13\] " "Info (332115): To Node      : ladder_fpga_mux_statusout\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "Info (332115):      6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.647      0.397  F        clock network delay " "Info (332115):      6.647      0.397  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.827      0.180     uTco  ladder_fpga_event_controller_state_ip\[4\] " "Info (332115):      6.827      0.180     uTco  ladder_fpga_event_controller_state_ip\[4\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[4] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.827      0.000 RR  CELL  ladder_fpga_event_controller_state_4_\|q " "Info (332115):      6.827      0.000 RR  CELL  ladder_fpga_event_controller_state_4_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[4] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.134      1.307 RR    IC  ladder_fpga_mux_statusin_3_2_x_13_\|datad " "Info (332115):      8.134      1.307 RR    IC  ladder_fpga_mux_statusin_3_2_x_13_\|datad" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusin_3_2_x_13_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45434 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.253      0.119 RR  CELL  ladder_fpga_mux_statusin_3_2_x_13_\|combout " "Info (332115):      8.253      0.119 RR  CELL  ladder_fpga_mux_statusin_3_2_x_13_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusin_3_2_x[13] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34389 45 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.410      0.157 RR    IC  ladder_fpga_mux_statusin_3_3_13_\|datad " "Info (332115):      8.410      0.157 RR    IC  ladder_fpga_mux_statusin_3_3_13_\|datad" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusin_3_3_13_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 41665 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.529      0.119 RR  CELL  ladder_fpga_mux_statusin_3_3_13_\|combout " "Info (332115):      8.529      0.119 RR  CELL  ladder_fpga_mux_statusin_3_3_13_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusin_3_3[13] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34347 42 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.573      1.044 RR    IC  ladder_fpga_mux_statusout_13_\|asdata " "Info (332115):      9.573      1.044 RR    IC  ladder_fpga_mux_statusout_13_\|asdata" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusout_13_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 37359 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.882      0.309 RR  CELL  ladder_fpga_mux_statusout\[13\] " "Info (332115):      9.882      0.309 RR  CELL  ladder_fpga_mux_statusout\[13\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusout[13] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34331 39 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info (332115):     12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.525      0.025  F        clock network delay " "Info (332115):     12.525      0.025  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.540      0.015     uTsu  ladder_fpga_mux_statusout\[13\] " "Info (332115):     12.540      0.015     uTsu  ladder_fpga_mux_statusout\[13\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusout[13] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34331 39 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.882 " "Info (332115): Data Arrival Time  :     9.882" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.540 " "Info (332115): Data Required Time :    12.540" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.658  " "Info (332115): Slack              :     2.658 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.678 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.678" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.678  " "Info (332115): Path #1: Setup slack is 2.678 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_event_controller_state_ip\[4\] " "Info (332115): From Node    : ladder_fpga_event_controller_state_ip\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_mux_statusout\[13\] " "Info (332115): To Node      : ladder_fpga_mux_statusout\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "Info (332115):      6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.637      0.387  F        clock network delay " "Info (332115):      6.637      0.387  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.817      0.180     uTco  ladder_fpga_event_controller_state_ip\[4\] " "Info (332115):      6.817      0.180     uTco  ladder_fpga_event_controller_state_ip\[4\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[4] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.817      0.000 RR  CELL  ladder_fpga_event_controller_state_4_\|q " "Info (332115):      6.817      0.000 RR  CELL  ladder_fpga_event_controller_state_4_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[4] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.124      1.307 RR    IC  ladder_fpga_mux_statusin_3_2_x_13_\|datad " "Info (332115):      8.124      1.307 RR    IC  ladder_fpga_mux_statusin_3_2_x_13_\|datad" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusin_3_2_x_13_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45434 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.243      0.119 RR  CELL  ladder_fpga_mux_statusin_3_2_x_13_\|combout " "Info (332115):      8.243      0.119 RR  CELL  ladder_fpga_mux_statusin_3_2_x_13_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusin_3_2_x[13] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34389 45 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.400      0.157 RR    IC  ladder_fpga_mux_statusin_3_3_13_\|datad " "Info (332115):      8.400      0.157 RR    IC  ladder_fpga_mux_statusin_3_3_13_\|datad" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusin_3_3_13_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 41665 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.519      0.119 RR  CELL  ladder_fpga_mux_statusin_3_3_13_\|combout " "Info (332115):      8.519      0.119 RR  CELL  ladder_fpga_mux_statusin_3_3_13_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusin_3_3[13] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34347 42 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.563      1.044 RR    IC  ladder_fpga_mux_statusout_13_\|asdata " "Info (332115):      9.563      1.044 RR    IC  ladder_fpga_mux_statusout_13_\|asdata" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusout_13_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 37359 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.872      0.309 RR  CELL  ladder_fpga_mux_statusout\[13\] " "Info (332115):      9.872      0.309 RR  CELL  ladder_fpga_mux_statusout\[13\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusout[13] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34331 39 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info (332115):     12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.535      0.035  F        clock network delay " "Info (332115):     12.535      0.035  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.550      0.015     uTsu  ladder_fpga_mux_statusout\[13\] " "Info (332115):     12.550      0.015     uTsu  ladder_fpga_mux_statusout\[13\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusout[13] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34331 39 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.872 " "Info (332115): Data Arrival Time  :     9.872" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.550 " "Info (332115): Data Required Time :    12.550" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.678  " "Info (332115): Slack              :     2.678 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.318 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.318" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.318  " "Info (332115): Path #1: Setup slack is 3.318 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_event_controller_state_ip\[0\] " "Info (332115): From Node    : ladder_fpga_event_controller_state_ip\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_nbr_rclk_echelle\[4\] " "Info (332115): To Node      : ladder_fpga_nbr_rclk_echelle\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "Info (332115):      6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.637      0.387  F        clock network delay " "Info (332115):      6.637      0.387  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.817      0.180     uTco  ladder_fpga_event_controller_state_ip\[0\] " "Info (332115):      6.817      0.180     uTco  ladder_fpga_event_controller_state_ip\[0\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[0] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.817      0.000 FF  CELL  ladder_fpga_event_controller_state_0_\|q " "Info (332115):      6.817      0.000 FF  CELL  ladder_fpga_event_controller_state_0_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[0] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.125      0.308 FF    IC  proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\|datab " "Info (332115):      7.125      0.308 FF    IC  proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\|datab" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 44617 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.461      0.336 FR  CELL  proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\|combout " "Info (332115):      7.461      0.336 FR  CELL  proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35060 83 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.068      0.607 RR    IC  proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_4_i_0\|dataa " "Info (332115):      8.068      0.607 RR    IC  proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_4_i_0\|dataa" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_4_i_0 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 40179 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.395      0.327 RF  CELL  proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_4_i_0\|combout " "Info (332115):      8.395      0.327 RF  CELL  proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_4_i_0\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_4_i_0 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34773 80 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.947      0.552 FF    IC  ladder_fpga_nbr_rclk_echelle_4_\|asdata " "Info (332115):      8.947      0.552 FF    IC  ladder_fpga_nbr_rclk_echelle_4_\|asdata" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_rclk_echelle_4_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35665 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.251      0.304 FF  CELL  ladder_fpga_nbr_rclk_echelle\[4\] " "Info (332115):      9.251      0.304 FF  CELL  ladder_fpga_nbr_rclk_echelle\[4\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_rclk_echelle[4] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34322 42 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info (332115):     12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.554      0.054  R        clock network delay " "Info (332115):     12.554      0.054  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.569      0.015     uTsu  ladder_fpga_nbr_rclk_echelle\[4\] " "Info (332115):     12.569      0.015     uTsu  ladder_fpga_nbr_rclk_echelle\[4\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_rclk_echelle[4] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34322 42 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.251 " "Info (332115): Data Arrival Time  :     9.251" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.569 " "Info (332115): Data Required Time :    12.569" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.318  " "Info (332115): Slack              :     3.318 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 19.691 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 19.691" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 19.691  " "Info (332115): Path #1: Setup slack is 19.691 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\[5\] " "Info (332115): From Node    : proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : level_shifter_dac_sdiz " "Info (332115): To Node      : level_shifter_dac_sdiz" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock " "Info (332115): Launch Clock : ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           launch edge time " "Info (332115):    100.000    100.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.251      2.251  R        clock network delay " "Info (332115):    102.251      2.251  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.431      0.180     uTco  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\[5\] " "Info (332115):    102.431      0.180     uTco  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\[5\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i[5] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34362 76 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.431      0.000 FF  CELL  proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_i_5_\|q " "Info (332115):    102.431      0.000 FF  CELL  proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_i_5_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i[5] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34362 76 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.847      0.416 FF    IC  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5_a\|dataa " "Info (332115):    102.847      0.416 FF    IC  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5_a\|dataa" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5_a } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 40931 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   103.097      0.250 FF  CELL  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5_a\|combout " "Info (332115):    103.097      0.250 FF  CELL  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5_a\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5_a } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35077 72 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   103.318      0.221 FF    IC  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5\|dataa " "Info (332115):    103.318      0.221 FF    IC  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5\|dataa" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 40941 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   103.647      0.329 FR  CELL  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5\|combout " "Info (332115):    103.647      0.329 FR  CELL  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34987 70 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   104.158      0.511 RR    IC  level_shifter_dac_sdi_RNO_2\|datad " "Info (332115):    104.158      0.511 RR    IC  level_shifter_dac_sdi_RNO_2\|datad" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdi_RNO_2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 43899 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   104.264      0.106 RF  CELL  level_shifter_dac_sdi_RNO_2\|combout " "Info (332115):    104.264      0.106 RF  CELL  level_shifter_dac_sdi_RNO_2\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4_a } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35080 82 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   104.479      0.215 FF    IC  level_shifter_dac_sdi_RNO_0\|datab " "Info (332115):    104.479      0.215 FF    IC  level_shifter_dac_sdi_RNO_0\|datab" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdi_RNO_0 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 43908 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   104.786      0.307 FF  CELL  level_shifter_dac_sdi_RNO_0\|combout " "Info (332115):    104.786      0.307 FF  CELL  level_shifter_dac_sdi_RNO_0\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34985 80 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   105.002      0.216 FF    IC  level_shifter_dac_sdi_RNO\|datab " "Info (332115):    105.002      0.216 FF    IC  level_shifter_dac_sdi_RNO\|datab" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdi_RNO } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 44737 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   105.273      0.271 FF  CELL  level_shifter_dac_sdi_RNO\|combout " "Info (332115):    105.273      0.271 FF  CELL  level_shifter_dac_sdi_RNO\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34754 77 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   105.273      0.000 FF    IC  level_shifter_dac_sdi_Z\|d " "Info (332115):    105.273      0.000 FF    IC  level_shifter_dac_sdi_Z\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdi_Z } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 38507 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   105.351      0.078 FF  CELL  level_shifter_dac_sdiz " "Info (332115):    105.351      0.078 FF  CELL  level_shifter_dac_sdiz" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdiz } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35102 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.000    125.000           latch edge time " "Info (332115):    125.000    125.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.027      0.027  F        clock network delay " "Info (332115):    125.027      0.027  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.042      0.015     uTsu  level_shifter_dac_sdiz " "Info (332115):    125.042      0.015     uTsu  level_shifter_dac_sdiz" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdiz } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35102 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   105.351 " "Info (332115): Data Arrival Time  :   105.351" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   125.042 " "Info (332115): Data Required Time :   125.042" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    19.691  " "Info (332115): Slack              :    19.691 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 44.615 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 44.615" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sc_tck\}\] " "Info (332115): -to_clock \[get_clocks \{sc_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 44.615  " "Info (332115): Path #1: Setup slack is 44.615 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : tap_control:COMP_ladder_fpga_SC_TAP_CONTROL\|etat_present\[8\] " "Info (332115): From Node    : tap_control:COMP_ladder_fpga_SC_TAP_CONTROL\|etat_present\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n " "Info (332115): To Node      : gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sc_tck " "Info (332115): Launch Clock : sc_tck" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sc_tck (INVERTED) " "Info (332115): Latch Clock  : sc_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.226      2.226  R        clock network delay " "Info (332115):      2.226      2.226  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.406      0.180     uTco  tap_control:COMP_ladder_fpga_SC_TAP_CONTROL\|etat_present\[8\] " "Info (332115):      2.406      0.180     uTco  tap_control:COMP_ladder_fpga_SC_TAP_CONTROL\|etat_present\[8\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tap_control:COMP_ladder_fpga_SC_TAP_CONTROL|etat_present[8] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 305 26 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.406      0.000 FF  CELL  COMP_ladder_fpga_SC_TAP_CONTROL\|etat_present_8_\|q " "Info (332115):      2.406      0.000 FF  CELL  COMP_ladder_fpga_SC_TAP_CONTROL\|etat_present_8_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tap_control:COMP_ladder_fpga_SC_TAP_CONTROL|etat_present[8] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 305 26 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.513      1.107 FF    IC  COMP_ladder_fpga_SC_TAP_CONTROL\|sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV\|dataa " "Info (332115):      3.513      1.107 FF    IC  COMP_ladder_fpga_SC_TAP_CONTROL\|sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV\|dataa" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tap_control:COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 1044 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.819      0.306 FF  CELL  COMP_ladder_fpga_SC_TAP_CONTROL\|sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV\|combout " "Info (332115):      3.819      0.306 FF  CELL  COMP_ladder_fpga_SC_TAP_CONTROL\|sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tap_control:COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 333 31 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.345      0.526 FF    IC  COMP_ladder_fpga_SC_TAP_CONTROL\|sc_updateDR_0x09_derived_clock_RNIU6D61\|datab " "Info (332115):      4.345      0.526 FF    IC  COMP_ladder_fpga_SC_TAP_CONTROL\|sc_updateDR_0x09_derived_clock_RNIU6D61\|datab" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tap_control:COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_derived_clock_RNIU6D61 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 1212 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.640      0.295 FR  CELL  COMP_ladder_fpga_SC_TAP_CONTROL\|sc_updateDR_0x09_derived_clock_RNIU6D61\|combout " "Info (332115):      4.640      0.295 FR  CELL  COMP_ladder_fpga_SC_TAP_CONTROL\|sc_updateDR_0x09_derived_clock_RNIU6D61\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tap_control:COMP_ladder_fpga_SC_TAP_CONTROL|G_710 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 261 15 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.982      1.342 RR    IC  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|pilotage_n_RNO\|datad " "Info (332115):      5.982      1.342 RR    IC  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|pilotage_n_RNO\|datad" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n|pilotage_n_RNO } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25812 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.101      0.119 RR  CELL  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|pilotage_n_RNO\|combout " "Info (332115):      6.101      0.119 RR  CELL  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|pilotage_n_RNO\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n|pilotage_n_cnv } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25785 22 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.183      1.082 RR    IC  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|pilotage_n_Z\|ena " "Info (332115):      7.183      1.082 RR    IC  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|pilotage_n_Z\|ena" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n|pilotage_n_Z } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25804 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.736      0.553 RR  CELL  gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n " "Info (332115):      7.736      0.553 RR  CELL  gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n|pilotage_n } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25777 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "Info (332115):     50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.318      2.318  F        clock network delay " "Info (332115):     52.318      2.318  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.336      0.018           clock pessimism " "Info (332115):     52.336      0.018           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.351      0.015     uTsu  gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n " "Info (332115):     52.351      0.015     uTsu  gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n|pilotage_n } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25777 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.736 " "Info (332115): Data Arrival Time  :     7.736" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.351 " "Info (332115): Data Required Time :    52.351" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    44.615  " "Info (332115): Slack              :    44.615 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 48.107 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 48.107" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock\}\] " "Info (332115): -to_clock \[get_clocks \{ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 48.107  " "Info (332115): Path #1: Setup slack is 48.107 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|dr_cell_1_6:a_15_d_e\|data_out " "Info (332115): From Node    : dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|dr_cell_1_6:a_15_d_e\|data_out" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\[7\] " "Info (332115): To Node      : proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sc_tck (INVERTED) " "Info (332115): Launch Clock : sc_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock " "Info (332115): Latch Clock  : ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "Info (332115):     50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.400      2.400  F        clock network delay " "Info (332115):     52.400      2.400  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.580      0.180     uTco  dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|dr_cell_1_6:a_15_d_e\|data_out " "Info (332115):     52.580      0.180     uTco  dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|dr_cell_1_6:a_15_d_e\|data_out" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_6:a_15_d_e|data_out } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 13941 18 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.580      0.000 FF  CELL  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_15_d_e\|data_out_Z\|q " "Info (332115):     52.580      0.000 FF  CELL  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_15_d_e\|data_out_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_6:a_15_d_e|data_out } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 13941 18 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.691      1.111 FF    IC  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_15_d_e\|data_out_RNIIGVJ\|datab " "Info (332115):     53.691      1.111 FF    IC  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_15_d_e\|data_out_RNIIGVJ\|datab" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_6:a_15_d_e|data_out_RNIIGVJ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 14011 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.986      0.295 FR  CELL  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_15_d_e\|data_out_RNIIGVJ\|combout " "Info (332115):     53.986      0.295 FR  CELL  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_15_d_e\|data_out_RNIIGVJ\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_6:a_15_d_e|data_out_4 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 13932 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.986      0.000 RR    IC  proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_i_7_\|d " "Info (332115):     53.986      0.000 RR    IC  proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_i_7_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_i_7_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36869 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.053      0.067 RR  CELL  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\[7\] " "Info (332115):     54.053      0.067 RR  CELL  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\[7\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i[7] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34362 76 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "Info (332115):    100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.145      2.145  R        clock network delay " "Info (332115):    102.145      2.145  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.160      0.015     uTsu  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\[7\] " "Info (332115):    102.160      0.015     uTsu  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\[7\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i[7] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34362 76 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    54.053 " "Info (332115): Data Arrival Time  :    54.053" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   102.160 " "Info (332115): Data Required Time :   102.160" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    48.107  " "Info (332115): Slack              :    48.107 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 121.185 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 121.185" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 121.185  " "Info (332115): Path #1: Setup slack is 121.185 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : level_shifter_dac_load_indice_i_0\[0\] " "Info (332115): From Node    : level_shifter_dac_load_indice_i_0\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : level_shifter_dac_sdiz " "Info (332115): To Node      : level_shifter_dac_sdiz" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.388      0.388  R        clock network delay " "Info (332115):      0.388      0.388  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.568      0.180     uTco  level_shifter_dac_load_indice_i_0\[0\] " "Info (332115):      0.568      0.180     uTco  level_shifter_dac_load_indice_i_0\[0\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_load_indice_i_0[0] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34357 46 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.568      0.000 FF  CELL  level_shifter_dac_load_indice_i_0_0_\|q " "Info (332115):      0.568      0.000 FF  CELL  level_shifter_dac_load_indice_i_0_0_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_load_indice_i_0[0] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34357 46 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.224      0.656 FF    IC  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9_a\|dataa " "Info (332115):      1.224      0.656 FF    IC  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9_a\|dataa" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9_a } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 40951 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.553      0.329 FR  CELL  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9_a\|combout " "Info (332115):      1.553      0.329 FR  CELL  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9_a\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_9_a } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35078 72 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.908      0.355 RR    IC  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9\|dataa " "Info (332115):      1.908      0.355 RR    IC  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9\|dataa" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 40961 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.234      0.326 RF  CELL  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9\|combout " "Info (332115):      2.234      0.326 RF  CELL  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_9 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34989 70 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.753      0.519 FF    IC  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_13\|datad " "Info (332115):      2.753      0.519 FF    IC  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_13\|datad" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_13 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 42819 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.848      0.095 FF  CELL  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_13\|combout " "Info (332115):      2.848      0.095 FF  CELL  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_13\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_13 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34983 71 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.062      0.214 FF    IC  level_shifter_dac_sdi_RNO_1\|datab " "Info (332115):      3.062      0.214 FF    IC  level_shifter_dac_sdi_RNO_1\|datab" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdi_RNO_1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 43890 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.386      0.324 FF  CELL  level_shifter_dac_sdi_RNO_1\|combout " "Info (332115):      3.386      0.324 FF  CELL  level_shifter_dac_sdi_RNO_1\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4_0 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34982 82 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.574      0.188 FF    IC  level_shifter_dac_sdi_RNO\|datac " "Info (332115):      3.574      0.188 FF    IC  level_shifter_dac_sdi_RNO\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdi_RNO } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 44737 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.789      0.215 FF  CELL  level_shifter_dac_sdi_RNO\|combout " "Info (332115):      3.789      0.215 FF  CELL  level_shifter_dac_sdi_RNO\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34754 77 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.789      0.000 FF    IC  level_shifter_dac_sdi_Z\|d " "Info (332115):      3.789      0.000 FF    IC  level_shifter_dac_sdi_Z\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdi_Z } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 38507 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.867      0.078 FF  CELL  level_shifter_dac_sdiz " "Info (332115):      3.867      0.078 FF  CELL  level_shifter_dac_sdiz" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdiz } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35102 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.000    125.000           latch edge time " "Info (332115):    125.000    125.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.037      0.037  F        clock network delay " "Info (332115):    125.037      0.037  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.052      0.015     uTsu  level_shifter_dac_sdiz " "Info (332115):    125.052      0.015     uTsu  level_shifter_dac_sdiz" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdiz } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35102 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.867 " "Info (332115): Data Arrival Time  :     3.867" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   125.052 " "Info (332115): Data Required Time :   125.052" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   121.185  " "Info (332115): Slack              :   121.185 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 497.319 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 497.319" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 497.319  " "Info (332115): Path #1: Setup slack is 497.319 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : usb_read_n_in_i " "Info (332115): From Node    : usb_read_n_in_i" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2 " "Info (332115): To Node      : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.000    500.000           launch edge time " "Info (332115):    500.000    500.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.396      0.396  F        clock network delay " "Info (332115):    500.396      0.396  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.576      0.180     uTco  usb_read_n_in_i " "Info (332115):    500.576      0.180     uTco  usb_read_n_in_i" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_read_n_in_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34850 23 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.576      0.000 FF  CELL  usb_read_n_in_i_Z\|q " "Info (332115):    500.576      0.000 FF  CELL  usb_read_n_in_i_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_read_n_in_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34850 23 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.517      0.941 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|_~0\|dataa " "Info (332115):    501.517      0.941 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|_~0\|dataa" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|_~0 } "NODE_NAME" } } { "db/dcfifo_gih1.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/dcfifo_gih1.tdf" 51 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.823      0.306 FF  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|_~0\|combout " "Info (332115):    501.823      0.306 FF  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|_~0\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|_~0 } "NODE_NAME" } } { "db/dcfifo_gih1.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/dcfifo_gih1.tdf" 51 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   502.006      0.183 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2~0\|datad " "Info (332115):    502.006      0.183 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2~0\|datad" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a2~0 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   502.122      0.116 FR  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2~0\|combout " "Info (332115):    502.122      0.116 FR  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2~0\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a2~0 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   502.437      0.315 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2\|asdata " "Info (332115):    502.437      0.315 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2\|asdata" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a2 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   502.746      0.309 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2 " "Info (332115):    502.746      0.309 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a2 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1000.000   1000.000           latch edge time " "Info (332115):   1000.000   1000.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1000.050      0.050  R        clock network delay " "Info (332115):   1000.050      0.050  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1000.065      0.015     uTsu  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2 " "Info (332115):   1000.065      0.015     uTsu  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a2 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   502.746 " "Info (332115): Data Arrival Time  :   502.746" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :  1000.065 " "Info (332115): Data Required Time :  1000.065" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   497.319  " "Info (332115): Slack              :   497.319 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 497.339 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 497.339" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 497.339  " "Info (332115): Path #1: Setup slack is 497.339 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : usb_read_n_in_i " "Info (332115): From Node    : usb_read_n_in_i" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2 " "Info (332115): To Node      : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.000    500.000           launch edge time " "Info (332115):    500.000    500.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.386      0.386  F        clock network delay " "Info (332115):    500.386      0.386  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.566      0.180     uTco  usb_read_n_in_i " "Info (332115):    500.566      0.180     uTco  usb_read_n_in_i" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_read_n_in_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34850 23 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.566      0.000 FF  CELL  usb_read_n_in_i_Z\|q " "Info (332115):    500.566      0.000 FF  CELL  usb_read_n_in_i_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_read_n_in_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34850 23 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.507      0.941 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|_~0\|dataa " "Info (332115):    501.507      0.941 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|_~0\|dataa" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|_~0 } "NODE_NAME" } } { "db/dcfifo_gih1.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/dcfifo_gih1.tdf" 51 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.813      0.306 FF  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|_~0\|combout " "Info (332115):    501.813      0.306 FF  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|_~0\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|_~0 } "NODE_NAME" } } { "db/dcfifo_gih1.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/dcfifo_gih1.tdf" 51 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.996      0.183 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2~0\|datad " "Info (332115):    501.996      0.183 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2~0\|datad" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a2~0 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   502.112      0.116 FR  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2~0\|combout " "Info (332115):    502.112      0.116 FR  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2~0\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a2~0 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   502.427      0.315 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2\|asdata " "Info (332115):    502.427      0.315 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2\|asdata" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a2 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   502.736      0.309 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2 " "Info (332115):    502.736      0.309 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a2 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1000.000   1000.000           latch edge time " "Info (332115):   1000.000   1000.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1000.060      0.060  R        clock network delay " "Info (332115):   1000.060      0.060  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1000.075      0.015     uTsu  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2 " "Info (332115):   1000.075      0.015     uTsu  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a2 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   502.736 " "Info (332115): Data Arrival Time  :   502.736" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :  1000.075 " "Info (332115): Data Required Time :  1000.075" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   497.339  " "Info (332115): Slack              :   497.339 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 998.213 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 998.213" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ladder_fpga\|testin_echelle\}\] " "Info (332115): -to_clock \[get_clocks \{ladder_fpga\|testin_echelle\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 998.213  " "Info (332115): Path #1: Setup slack is 998.213 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_nbr_test\[1\] " "Info (332115): From Node    : ladder_fpga_nbr_test\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_nbr_test\[10\] " "Info (332115): To Node      : ladder_fpga_nbr_test\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : ladder_fpga\|testin_echelle " "Info (332115): Launch Clock : ladder_fpga\|testin_echelle" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ladder_fpga\|testin_echelle " "Info (332115): Latch Clock  : ladder_fpga\|testin_echelle" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.148      2.148  R        clock network delay " "Info (332115):      2.148      2.148  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.328      0.180     uTco  ladder_fpga_nbr_test\[1\] " "Info (332115):      2.328      0.180     uTco  ladder_fpga_nbr_test\[1\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test[1] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34338 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.328      0.000 FF  CELL  ladder_fpga_nbr_test_1_\|q " "Info (332115):      2.328      0.000 FF  CELL  ladder_fpga_nbr_test_1_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test[1] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34338 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.635      0.307 FF    IC  ladder_fpga_nbr_test_c1\|datab " "Info (332115):      2.635      0.307 FF    IC  ladder_fpga_nbr_test_c1\|datab" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39151 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.020      0.385 FR  CELL  ladder_fpga_nbr_test_c1\|cout " "Info (332115):      3.020      0.385 FR  CELL  ladder_fpga_nbr_test_c1\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c1_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34637 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.020      0.000 RR    IC  ladder_fpga_nbr_test_c2\|cin " "Info (332115):      3.020      0.000 RR    IC  ladder_fpga_nbr_test_c2\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39163 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.070      0.050 RF  CELL  ladder_fpga_nbr_test_c2\|cout " "Info (332115):      3.070      0.050 RF  CELL  ladder_fpga_nbr_test_c2\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c2_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34639 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.070      0.000 FF    IC  ladder_fpga_nbr_test_c3\|cin " "Info (332115):      3.070      0.000 FF    IC  ladder_fpga_nbr_test_c3\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c3 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39175 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.120      0.050 FR  CELL  ladder_fpga_nbr_test_c3\|cout " "Info (332115):      3.120      0.050 FR  CELL  ladder_fpga_nbr_test_c3\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c3_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34641 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.120      0.000 RR    IC  ladder_fpga_nbr_test_c4\|cin " "Info (332115):      3.120      0.000 RR    IC  ladder_fpga_nbr_test_c4\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c4 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39187 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.170      0.050 RF  CELL  ladder_fpga_nbr_test_c4\|cout " "Info (332115):      3.170      0.050 RF  CELL  ladder_fpga_nbr_test_c4\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c4_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34643 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.170      0.000 FF    IC  ladder_fpga_nbr_test_c5\|cin " "Info (332115):      3.170      0.000 FF    IC  ladder_fpga_nbr_test_c5\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c5 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39199 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.220      0.050 FR  CELL  ladder_fpga_nbr_test_c5\|cout " "Info (332115):      3.220      0.050 FR  CELL  ladder_fpga_nbr_test_c5\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c5_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34645 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.220      0.000 RR    IC  ladder_fpga_nbr_test_c6\|cin " "Info (332115):      3.220      0.000 RR    IC  ladder_fpga_nbr_test_c6\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c6 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39211 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.270      0.050 RF  CELL  ladder_fpga_nbr_test_c6\|cout " "Info (332115):      3.270      0.050 RF  CELL  ladder_fpga_nbr_test_c6\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c6_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34647 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.270      0.000 FF    IC  ladder_fpga_nbr_test_c7\|cin " "Info (332115):      3.270      0.000 FF    IC  ladder_fpga_nbr_test_c7\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c7 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39223 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.320      0.050 FR  CELL  ladder_fpga_nbr_test_c7\|cout " "Info (332115):      3.320      0.050 FR  CELL  ladder_fpga_nbr_test_c7\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c7_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34649 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.320      0.000 RR    IC  ladder_fpga_nbr_test_c8\|cin " "Info (332115):      3.320      0.000 RR    IC  ladder_fpga_nbr_test_c8\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c8 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39235 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.370      0.050 RF  CELL  ladder_fpga_nbr_test_c8\|cout " "Info (332115):      3.370      0.050 RF  CELL  ladder_fpga_nbr_test_c8\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c8_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34651 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.370      0.000 FF    IC  ladder_fpga_nbr_test_c9\|cin " "Info (332115):      3.370      0.000 FF    IC  ladder_fpga_nbr_test_c9\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c9 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39247 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.420      0.050 FR  CELL  ladder_fpga_nbr_test_c9\|cout " "Info (332115):      3.420      0.050 FR  CELL  ladder_fpga_nbr_test_c9\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c9_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34653 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.420      0.000 RR    IC  ladder_fpga_nbr_test_c10\|cin " "Info (332115):      3.420      0.000 RR    IC  ladder_fpga_nbr_test_c10\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c10 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39259 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.828      0.408 RR  CELL  ladder_fpga_nbr_test_c10\|combout " "Info (332115):      3.828      0.408 RR  CELL  ladder_fpga_nbr_test_c10\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c10_combout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34654 40 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.828      0.000 RR    IC  ladder_fpga_nbr_test_10_\|d " "Info (332115):      3.828      0.000 RR    IC  ladder_fpga_nbr_test_10_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_10_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35483 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.895      0.067 RR  CELL  ladder_fpga_nbr_test\[10\] " "Info (332115):      3.895      0.067 RR  CELL  ladder_fpga_nbr_test\[10\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test[10] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34338 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1000.000   1000.000           latch edge time " "Info (332115):   1000.000   1000.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1002.074      2.074  R        clock network delay " "Info (332115):   1002.074      2.074  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1002.093      0.019           clock pessimism " "Info (332115):   1002.093      0.019           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1002.108      0.015     uTsu  ladder_fpga_nbr_test\[10\] " "Info (332115):   1002.108      0.015     uTsu  ladder_fpga_nbr_test\[10\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test[10] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34338 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.895 " "Info (332115): Data Arrival Time  :     3.895" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :  1002.108 " "Info (332115): Data Required Time :  1002.108" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   998.213  " "Info (332115): Slack              :   998.213 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 998.228 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 998.228" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ladder_fpga\|holdin_echelle\}\] " "Info (332115): -to_clock \[get_clocks \{ladder_fpga\|holdin_echelle\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 998.228  " "Info (332115): Path #1: Setup slack is 998.228 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_nbr_hold\[1\] " "Info (332115): From Node    : ladder_fpga_nbr_hold\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_nbr_hold\[10\] " "Info (332115): To Node      : ladder_fpga_nbr_hold\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : ladder_fpga\|holdin_echelle " "Info (332115): Launch Clock : ladder_fpga\|holdin_echelle" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ladder_fpga\|holdin_echelle " "Info (332115): Latch Clock  : ladder_fpga\|holdin_echelle" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.518      2.518  R        clock network delay " "Info (332115):      2.518      2.518  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.698      0.180     uTco  ladder_fpga_nbr_hold\[1\] " "Info (332115):      2.698      0.180     uTco  ladder_fpga_nbr_hold\[1\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold[1] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34337 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.698      0.000 FF  CELL  ladder_fpga_nbr_hold_1_\|q " "Info (332115):      2.698      0.000 FF  CELL  ladder_fpga_nbr_hold_1_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold[1] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34337 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.006      0.308 FF    IC  ladder_fpga_nbr_hold_c1\|datab " "Info (332115):      3.006      0.308 FF    IC  ladder_fpga_nbr_hold_c1\|datab" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39009 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.391      0.385 FR  CELL  ladder_fpga_nbr_hold_c1\|cout " "Info (332115):      3.391      0.385 FR  CELL  ladder_fpga_nbr_hold_c1\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c1_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34614 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.391      0.000 RR    IC  ladder_fpga_nbr_hold_c2\|cin " "Info (332115):      3.391      0.000 RR    IC  ladder_fpga_nbr_hold_c2\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39021 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.441      0.050 RF  CELL  ladder_fpga_nbr_hold_c2\|cout " "Info (332115):      3.441      0.050 RF  CELL  ladder_fpga_nbr_hold_c2\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c2_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34616 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.441      0.000 FF    IC  ladder_fpga_nbr_hold_c3\|cin " "Info (332115):      3.441      0.000 FF    IC  ladder_fpga_nbr_hold_c3\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c3 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39033 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.491      0.050 FR  CELL  ladder_fpga_nbr_hold_c3\|cout " "Info (332115):      3.491      0.050 FR  CELL  ladder_fpga_nbr_hold_c3\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c3_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34618 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.491      0.000 RR    IC  ladder_fpga_nbr_hold_c4\|cin " "Info (332115):      3.491      0.000 RR    IC  ladder_fpga_nbr_hold_c4\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c4 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39045 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.541      0.050 RF  CELL  ladder_fpga_nbr_hold_c4\|cout " "Info (332115):      3.541      0.050 RF  CELL  ladder_fpga_nbr_hold_c4\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c4_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34620 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.541      0.000 FF    IC  ladder_fpga_nbr_hold_c5\|cin " "Info (332115):      3.541      0.000 FF    IC  ladder_fpga_nbr_hold_c5\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c5 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39057 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.591      0.050 FR  CELL  ladder_fpga_nbr_hold_c5\|cout " "Info (332115):      3.591      0.050 FR  CELL  ladder_fpga_nbr_hold_c5\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c5_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34622 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.591      0.000 RR    IC  ladder_fpga_nbr_hold_c6\|cin " "Info (332115):      3.591      0.000 RR    IC  ladder_fpga_nbr_hold_c6\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c6 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39069 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.641      0.050 RF  CELL  ladder_fpga_nbr_hold_c6\|cout " "Info (332115):      3.641      0.050 RF  CELL  ladder_fpga_nbr_hold_c6\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c6_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34624 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.641      0.000 FF    IC  ladder_fpga_nbr_hold_c7\|cin " "Info (332115):      3.641      0.000 FF    IC  ladder_fpga_nbr_hold_c7\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c7 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39081 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.691      0.050 FR  CELL  ladder_fpga_nbr_hold_c7\|cout " "Info (332115):      3.691      0.050 FR  CELL  ladder_fpga_nbr_hold_c7\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c7_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34626 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.691      0.000 RR    IC  ladder_fpga_nbr_hold_c8\|cin " "Info (332115):      3.691      0.000 RR    IC  ladder_fpga_nbr_hold_c8\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c8 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39093 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.741      0.050 RF  CELL  ladder_fpga_nbr_hold_c8\|cout " "Info (332115):      3.741      0.050 RF  CELL  ladder_fpga_nbr_hold_c8\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c8_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34628 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.741      0.000 FF    IC  ladder_fpga_nbr_hold_c9\|cin " "Info (332115):      3.741      0.000 FF    IC  ladder_fpga_nbr_hold_c9\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c9 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39105 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.791      0.050 FR  CELL  ladder_fpga_nbr_hold_c9\|cout " "Info (332115):      3.791      0.050 FR  CELL  ladder_fpga_nbr_hold_c9\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c9_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34630 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.791      0.000 RR    IC  ladder_fpga_nbr_hold_c10\|cin " "Info (332115):      3.791      0.000 RR    IC  ladder_fpga_nbr_hold_c10\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c10 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39117 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.199      0.408 RR  CELL  ladder_fpga_nbr_hold_c10\|combout " "Info (332115):      4.199      0.408 RR  CELL  ladder_fpga_nbr_hold_c10\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c10_combout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34631 40 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.199      0.000 RR    IC  ladder_fpga_nbr_hold_10_\|d " "Info (332115):      4.199      0.000 RR    IC  ladder_fpga_nbr_hold_10_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_10_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35315 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.266      0.067 RR  CELL  ladder_fpga_nbr_hold\[10\] " "Info (332115):      4.266      0.067 RR  CELL  ladder_fpga_nbr_hold\[10\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold[10] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34337 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1000.000   1000.000           latch edge time " "Info (332115):   1000.000   1000.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1002.424      2.424  R        clock network delay " "Info (332115):   1002.424      2.424  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1002.479      0.055           clock pessimism " "Info (332115):   1002.479      0.055           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1002.494      0.015     uTsu  ladder_fpga_nbr_hold\[10\] " "Info (332115):   1002.494      0.015     uTsu  ladder_fpga_nbr_hold\[10\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold[10] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34337 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.266 " "Info (332115): Data Arrival Time  :     4.266" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :  1002.494 " "Info (332115): Data Required Time :  1002.494" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   998.228  " "Info (332115): Slack              :   998.228 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.002 " "Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.002" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.002  " "Info (332115): Path #1: Hold slack is 0.002 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115): From Node    : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115): To Node      : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.051      0.051  R        clock network delay " "Info (332115):      0.051      0.051  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.231      0.180     uTco  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115):      0.231      0.180     uTco  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.231      0.000 FF  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|q " "Info (332115):      0.231      0.000 FF  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.231      0.000 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|datac " "Info (332115):      0.231      0.000 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1~0 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.505      0.274 FF  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|combout " "Info (332115):      0.505      0.274 FF  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1~0 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.505      0.000 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|d " "Info (332115):      0.505      0.000 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.562      0.057 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115):      0.562      0.057 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.416      0.416  R        clock network delay " "Info (332115):      0.416      0.416  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.560      0.144      uTh  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115):      0.560      0.144      uTh  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.562 " "Info (332115): Data Arrival Time  :     0.562" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.560 " "Info (332115): Data Required Time :     0.560" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.002  " "Info (332115): Slack              :     0.002 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.003 " "Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.003" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.003  " "Info (332115): Path #1: Hold slack is 0.003 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115): From Node    : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115): To Node      : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.050      0.050  R        clock network delay " "Info (332115):      0.050      0.050  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.230      0.180     uTco  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115):      0.230      0.180     uTco  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.230      0.000 FF  CELL  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|q " "Info (332115):      0.230      0.000 FF  CELL  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.230      0.000 FF    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|datac " "Info (332115):      0.230      0.000 FF    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1~0 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.504      0.274 FF  CELL  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|combout " "Info (332115):      0.504      0.274 FF  CELL  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1~0 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.504      0.000 FF    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|d " "Info (332115):      0.504      0.000 FF    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.561      0.057 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115):      0.561      0.057 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.414      0.414  R        clock network delay " "Info (332115):      0.414      0.414  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.558      0.144      uTh  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115):      0.558      0.144      uTh  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.561 " "Info (332115): Data Arrival Time  :     0.561" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.558 " "Info (332115): Data Required Time :     0.558" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.003  " "Info (332115): Slack              :     0.003 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.003 " "Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.003" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.003  " "Info (332115): Path #1: Hold slack is 0.003 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : tokenin_pulse_duration\[3\] " "Info (332115): From Node    : tokenin_pulse_duration\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : tokenin_pulse_duration\[3\] " "Info (332115): To Node      : tokenin_pulse_duration\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.033      0.033  R        clock network delay " "Info (332115):      0.033      0.033  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.213      0.180     uTco  tokenin_pulse_duration\[3\] " "Info (332115):      0.213      0.180     uTco  tokenin_pulse_duration\[3\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tokenin_pulse_duration[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34334 35 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.213      0.000 FF  CELL  tokenin_pulse_duration_3_\|q " "Info (332115):      0.213      0.000 FF  CELL  tokenin_pulse_duration_3_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tokenin_pulse_duration[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34334 35 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.213      0.000 FF    IC  tokenin_pulse_duration_RNO_3_\|datac " "Info (332115):      0.213      0.000 FF    IC  tokenin_pulse_duration_RNO_3_\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tokenin_pulse_duration_RNO_3_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 44165 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.487      0.274 FF  CELL  tokenin_pulse_duration_RNO_3_\|combout " "Info (332115):      0.487      0.274 FF  CELL  tokenin_pulse_duration_RNO_3_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N_2919_i_0_g0 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34784 21 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.487      0.000 FF    IC  tokenin_pulse_duration_3_\|d " "Info (332115):      0.487      0.000 FF    IC  tokenin_pulse_duration_3_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tokenin_pulse_duration_3_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36029 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.544      0.057 FF  CELL  tokenin_pulse_duration\[3\] " "Info (332115):      0.544      0.057 FF  CELL  tokenin_pulse_duration\[3\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tokenin_pulse_duration[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34334 35 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.397      0.397  R        clock network delay " "Info (332115):      0.397      0.397  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.541      0.144      uTh  tokenin_pulse_duration\[3\] " "Info (332115):      0.541      0.144      uTh  tokenin_pulse_duration\[3\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tokenin_pulse_duration[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34334 35 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.544 " "Info (332115): Data Arrival Time  :     0.544" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.541 " "Info (332115): Data Required Time :     0.541" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.003  " "Info (332115): Slack              :     0.003 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.004 " "Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.004" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.004  " "Info (332115): Path #1: Hold slack is 0.004 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mesure_temperature:comp_mesure_temperature\|temperature1_1 " "Info (332115): From Node    : mesure_temperature:comp_mesure_temperature\|temperature1_1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mesure_temperature:comp_mesure_temperature\|temperature1_1 " "Info (332115): To Node      : mesure_temperature:comp_mesure_temperature\|temperature1_1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.034      0.034  R        clock network delay " "Info (332115):      0.034      0.034  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.214      0.180     uTco  mesure_temperature:comp_mesure_temperature\|temperature1_1 " "Info (332115):      0.214      0.180     uTco  mesure_temperature:comp_mesure_temperature\|temperature1_1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31593 24 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.214      0.000 FF  CELL  comp_mesure_temperature\|temperature1_1_\|q " "Info (332115):      0.214      0.000 FF  CELL  comp_mesure_temperature\|temperature1_1_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31593 24 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.214      0.000 FF    IC  comp_mesure_temperature\|temperature1_RNO_1_\|datac " "Info (332115):      0.214      0.000 FF    IC  comp_mesure_temperature\|temperature1_RNO_1_\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_RNO_1_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 33388 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.488      0.274 FF  CELL  comp_mesure_temperature\|temperature1_RNO_1_\|combout " "Info (332115):      0.488      0.274 FF  CELL  comp_mesure_temperature\|temperature1_RNO_1_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_1_0_1__g3 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31775 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.488      0.000 FF    IC  comp_mesure_temperature\|temperature1_1_\|d " "Info (332115):      0.488      0.000 FF    IC  comp_mesure_temperature\|temperature1_1_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_1_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 32757 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.545      0.057 FF  CELL  mesure_temperature:comp_mesure_temperature\|temperature1_1 " "Info (332115):      0.545      0.057 FF  CELL  mesure_temperature:comp_mesure_temperature\|temperature1_1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31593 24 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.397      0.397  R        clock network delay " "Info (332115):      0.397      0.397  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.541      0.144      uTh  mesure_temperature:comp_mesure_temperature\|temperature1_1 " "Info (332115):      0.541      0.144      uTh  mesure_temperature:comp_mesure_temperature\|temperature1_1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31593 24 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.545 " "Info (332115): Data Arrival Time  :     0.545" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.541 " "Info (332115): Data Required Time :     0.541" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.004  " "Info (332115): Slack              :     0.004 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.022 " "Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.022" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.022  " "Info (332115): Path #1: Hold slack is 0.022 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115): From Node    : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115): To Node      : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.061      0.061  R        clock network delay " "Info (332115):      0.061      0.061  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.241      0.180     uTco  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115):      0.241      0.180     uTco  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.241      0.000 FF  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|q " "Info (332115):      0.241      0.000 FF  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.241      0.000 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|datac " "Info (332115):      0.241      0.000 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1~0 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.515      0.274 FF  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|combout " "Info (332115):      0.515      0.274 FF  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1~0 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.515      0.000 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|d " "Info (332115):      0.515      0.000 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.572      0.057 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115):      0.572      0.057 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.406      0.406  R        clock network delay " "Info (332115):      0.406      0.406  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.550      0.144      uTh  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115):      0.550      0.144      uTh  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.572 " "Info (332115): Data Arrival Time  :     0.572" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.550 " "Info (332115): Data Required Time :     0.550" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.022  " "Info (332115): Slack              :     0.022 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.023 " "Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.023" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.023  " "Info (332115): Path #1: Hold slack is 0.023 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115): From Node    : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115): To Node      : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.060      0.060  R        clock network delay " "Info (332115):      0.060      0.060  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.240      0.180     uTco  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115):      0.240      0.180     uTco  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.240      0.000 FF  CELL  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|q " "Info (332115):      0.240      0.000 FF  CELL  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.240      0.000 FF    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|datac " "Info (332115):      0.240      0.000 FF    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1~0 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.514      0.274 FF  CELL  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|combout " "Info (332115):      0.514      0.274 FF  CELL  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1~0 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.514      0.000 FF    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|d " "Info (332115):      0.514      0.000 FF    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.571      0.057 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115):      0.571      0.057 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.404      0.404  R        clock network delay " "Info (332115):      0.404      0.404  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.548      0.144      uTh  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115):      0.548      0.144      uTh  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.571 " "Info (332115): Data Arrival Time  :     0.571" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.548 " "Info (332115): Data Required Time :     0.548" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.023  " "Info (332115): Slack              :     0.023 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.023 " "Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.023" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.023  " "Info (332115): Path #1: Hold slack is 0.023 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : tokenin_pulse_duration\[3\] " "Info (332115): From Node    : tokenin_pulse_duration\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : tokenin_pulse_duration\[3\] " "Info (332115): To Node      : tokenin_pulse_duration\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.043      0.043  R        clock network delay " "Info (332115):      0.043      0.043  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.223      0.180     uTco  tokenin_pulse_duration\[3\] " "Info (332115):      0.223      0.180     uTco  tokenin_pulse_duration\[3\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tokenin_pulse_duration[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34334 35 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.223      0.000 FF  CELL  tokenin_pulse_duration_3_\|q " "Info (332115):      0.223      0.000 FF  CELL  tokenin_pulse_duration_3_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tokenin_pulse_duration[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34334 35 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.223      0.000 FF    IC  tokenin_pulse_duration_RNO_3_\|datac " "Info (332115):      0.223      0.000 FF    IC  tokenin_pulse_duration_RNO_3_\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tokenin_pulse_duration_RNO_3_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 44165 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.497      0.274 FF  CELL  tokenin_pulse_duration_RNO_3_\|combout " "Info (332115):      0.497      0.274 FF  CELL  tokenin_pulse_duration_RNO_3_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N_2919_i_0_g0 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34784 21 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.497      0.000 FF    IC  tokenin_pulse_duration_3_\|d " "Info (332115):      0.497      0.000 FF    IC  tokenin_pulse_duration_3_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tokenin_pulse_duration_3_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36029 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.554      0.057 FF  CELL  tokenin_pulse_duration\[3\] " "Info (332115):      0.554      0.057 FF  CELL  tokenin_pulse_duration\[3\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tokenin_pulse_duration[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34334 35 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.387      0.387  R        clock network delay " "Info (332115):      0.387      0.387  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.531      0.144      uTh  tokenin_pulse_duration\[3\] " "Info (332115):      0.531      0.144      uTh  tokenin_pulse_duration\[3\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tokenin_pulse_duration[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34334 35 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.554 " "Info (332115): Data Arrival Time  :     0.554" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.531 " "Info (332115): Data Required Time :     0.531" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.023  " "Info (332115): Slack              :     0.023 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.024 " "Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.024" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.024  " "Info (332115): Path #1: Hold slack is 0.024 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mesure_temperature:comp_mesure_temperature\|temperature1_1 " "Info (332115): From Node    : mesure_temperature:comp_mesure_temperature\|temperature1_1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mesure_temperature:comp_mesure_temperature\|temperature1_1 " "Info (332115): To Node      : mesure_temperature:comp_mesure_temperature\|temperature1_1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.044      0.044  R        clock network delay " "Info (332115):      0.044      0.044  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.224      0.180     uTco  mesure_temperature:comp_mesure_temperature\|temperature1_1 " "Info (332115):      0.224      0.180     uTco  mesure_temperature:comp_mesure_temperature\|temperature1_1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31593 24 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.224      0.000 FF  CELL  comp_mesure_temperature\|temperature1_1_\|q " "Info (332115):      0.224      0.000 FF  CELL  comp_mesure_temperature\|temperature1_1_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31593 24 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.224      0.000 FF    IC  comp_mesure_temperature\|temperature1_RNO_1_\|datac " "Info (332115):      0.224      0.000 FF    IC  comp_mesure_temperature\|temperature1_RNO_1_\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_RNO_1_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 33388 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.498      0.274 FF  CELL  comp_mesure_temperature\|temperature1_RNO_1_\|combout " "Info (332115):      0.498      0.274 FF  CELL  comp_mesure_temperature\|temperature1_RNO_1_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_1_0_1__g3 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31775 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.498      0.000 FF    IC  comp_mesure_temperature\|temperature1_1_\|d " "Info (332115):      0.498      0.000 FF    IC  comp_mesure_temperature\|temperature1_1_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_1_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 32757 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.555      0.057 FF  CELL  mesure_temperature:comp_mesure_temperature\|temperature1_1 " "Info (332115):      0.555      0.057 FF  CELL  mesure_temperature:comp_mesure_temperature\|temperature1_1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31593 24 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.387      0.387  R        clock network delay " "Info (332115):      0.387      0.387  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.531      0.144      uTh  mesure_temperature:comp_mesure_temperature\|temperature1_1 " "Info (332115):      0.531      0.144      uTh  mesure_temperature:comp_mesure_temperature\|temperature1_1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31593 24 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.555 " "Info (332115): Data Arrival Time  :     0.555" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.531 " "Info (332115): Data Required Time :     0.531" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.024  " "Info (332115): Slack              :     0.024 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.255 " "Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.255" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sc_tck\}\] " "Info (332115): -to_clock \[get_clocks \{sc_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.255  " "Info (332115): Path #1: Hold slack is 0.255 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mesure_temperature:comp_mesure_temperature\|temperature1_7 " "Info (332115): From Node    : mesure_temperature:comp_mesure_temperature\|temperature1_7" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE\|dr_cell_4_109:a_19_d_e\|ff1 " "Info (332115): To Node      : dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE\|dr_cell_4_109:a_19_d_e\|ff1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sc_tck " "Info (332115): Latch Clock  : sc_tck" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.034      0.034  R        clock network delay " "Info (332115):      0.034      0.034  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.214      0.180     uTco  mesure_temperature:comp_mesure_temperature\|temperature1_7 " "Info (332115):      0.214      0.180     uTco  mesure_temperature:comp_mesure_temperature\|temperature1_7" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_7 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31599 24 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.214      0.000 FF  CELL  comp_mesure_temperature\|temperature1_7_\|q " "Info (332115):      0.214      0.000 FF  CELL  comp_mesure_temperature\|temperature1_7_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_7 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31599 24 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.342      2.128 FF    IC  COMP_ladder_fpga_SC_TEMPERATURE\|a_19_d_e\|ff1_Z\|asdata " "Info (332115):      2.342      2.128 FF    IC  COMP_ladder_fpga_SC_TEMPERATURE\|a_19_d_e\|ff1_Z\|asdata" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_109:a_19_d_e|ff1_Z } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 21892 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.633      0.291 FF  CELL  dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE\|dr_cell_4_109:a_19_d_e\|ff1 " "Info (332115):      2.633      0.291 FF  CELL  dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE\|dr_cell_4_109:a_19_d_e\|ff1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_109:a_19_d_e|ff1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 21869 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.234      2.234  R        clock network delay " "Info (332115):      2.234      2.234  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.378      0.144      uTh  dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE\|dr_cell_4_109:a_19_d_e\|ff1 " "Info (332115):      2.378      0.144      uTh  dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE\|dr_cell_4_109:a_19_d_e\|ff1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_109:a_19_d_e|ff1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 21869 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.633 " "Info (332115): Data Arrival Time  :     2.633" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.378 " "Info (332115): Data Required Time :     2.378" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.255  " "Info (332115): Slack              :     0.255 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.367 " "Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.367" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ladder_fpga\|holdin_echelle\}\] " "Info (332115): -to_clock \[get_clocks \{ladder_fpga\|holdin_echelle\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.367  " "Info (332115): Path #1: Hold slack is 0.367 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_nbr_hold\[11\] " "Info (332115): From Node    : ladder_fpga_nbr_hold\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_nbr_hold\[11\] " "Info (332115): To Node      : ladder_fpga_nbr_hold\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : ladder_fpga\|holdin_echelle " "Info (332115): Launch Clock : ladder_fpga\|holdin_echelle" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ladder_fpga\|holdin_echelle " "Info (332115): Latch Clock  : ladder_fpga\|holdin_echelle" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.424      2.424  R        clock network delay " "Info (332115):      2.424      2.424  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.604      0.180     uTco  ladder_fpga_nbr_hold\[11\] " "Info (332115):      2.604      0.180     uTco  ladder_fpga_nbr_hold\[11\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34337 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.604      0.000 RR  CELL  ladder_fpga_nbr_hold_11_\|q " "Info (332115):      2.604      0.000 RR  CELL  ladder_fpga_nbr_hold_11_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34337 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.811      0.207 RR    IC  ladder_fpga_nbr_hold_c11\|datad " "Info (332115):      2.811      0.207 RR    IC  ladder_fpga_nbr_hold_c11\|datad" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c11 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39128 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.912      0.101 RF  CELL  ladder_fpga_nbr_hold_c11\|combout " "Info (332115):      2.912      0.101 RF  CELL  ladder_fpga_nbr_hold_c11\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c11_combout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34633 40 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.912      0.000 FF    IC  ladder_fpga_nbr_hold_11_\|d " "Info (332115):      2.912      0.000 FF    IC  ladder_fpga_nbr_hold_11_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_11_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35329 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.969      0.057 FF  CELL  ladder_fpga_nbr_hold\[11\] " "Info (332115):      2.969      0.057 FF  CELL  ladder_fpga_nbr_hold\[11\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34337 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.518      2.518  R        clock network delay " "Info (332115):      2.518      2.518  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.458     -0.060           clock pessimism " "Info (332115):      2.458     -0.060           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.602      0.144      uTh  ladder_fpga_nbr_hold\[11\] " "Info (332115):      2.602      0.144      uTh  ladder_fpga_nbr_hold\[11\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34337 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.969 " "Info (332115): Data Arrival Time  :     2.969" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.602 " "Info (332115): Data Required Time :     2.602" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.367  " "Info (332115): Slack              :     0.367 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.502 " "Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.502" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ladder_fpga\|testin_echelle\}\] " "Info (332115): -to_clock \[get_clocks \{ladder_fpga\|testin_echelle\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.502  " "Info (332115): Path #1: Hold slack is 0.502 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_nbr_test\[11\] " "Info (332115): From Node    : ladder_fpga_nbr_test\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_nbr_test\[11\] " "Info (332115): To Node      : ladder_fpga_nbr_test\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : ladder_fpga\|testin_echelle " "Info (332115): Launch Clock : ladder_fpga\|testin_echelle" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ladder_fpga\|testin_echelle " "Info (332115): Latch Clock  : ladder_fpga\|testin_echelle" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.074      2.074  R        clock network delay " "Info (332115):      2.074      2.074  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.254      0.180     uTco  ladder_fpga_nbr_test\[11\] " "Info (332115):      2.254      0.180     uTco  ladder_fpga_nbr_test\[11\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34338 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.254      0.000 RR  CELL  ladder_fpga_nbr_test_11_\|q " "Info (332115):      2.254      0.000 RR  CELL  ladder_fpga_nbr_test_11_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34338 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.476      0.222 RR    IC  ladder_fpga_nbr_test_c11\|dataa " "Info (332115):      2.476      0.222 RR    IC  ladder_fpga_nbr_test_c11\|dataa" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c11 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39270 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.722      0.246 RR  CELL  ladder_fpga_nbr_test_c11\|combout " "Info (332115):      2.722      0.246 RR  CELL  ladder_fpga_nbr_test_c11\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c11_combout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34656 40 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.722      0.000 RR    IC  ladder_fpga_nbr_test_11_\|d " "Info (332115):      2.722      0.000 RR    IC  ladder_fpga_nbr_test_11_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_11_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35497 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.775      0.053 RR  CELL  ladder_fpga_nbr_test\[11\] " "Info (332115):      2.775      0.053 RR  CELL  ladder_fpga_nbr_test\[11\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34338 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.148      2.148  R        clock network delay " "Info (332115):      2.148      2.148  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.129     -0.019           clock pessimism " "Info (332115):      2.129     -0.019           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.273      0.144      uTh  ladder_fpga_nbr_test\[11\] " "Info (332115):      2.273      0.144      uTh  ladder_fpga_nbr_test\[11\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34338 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.775 " "Info (332115): Data Arrival Time  :     2.775" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.273 " "Info (332115): Data Required Time :     2.273" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.502  " "Info (332115): Slack              :     0.502 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 50.573 " "Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 50.573" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock\}\] " "Info (332115): -to_clock \[get_clocks \{ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 50.573  " "Info (332115): Path #1: Hold slack is 50.573 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|dr_cell_1_10:a_4_d_e\|data_out " "Info (332115): From Node    : dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|dr_cell_1_10:a_4_d_e\|data_out" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\[6\] " "Info (332115): To Node      : proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sc_tck (INVERTED) " "Info (332115): Launch Clock : sc_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock " "Info (332115): Latch Clock  : ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "Info (332115):     50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.327      2.327  F        clock network delay " "Info (332115):     52.327      2.327  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.507      0.180     uTco  dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|dr_cell_1_10:a_4_d_e\|data_out " "Info (332115):     52.507      0.180     uTco  dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|dr_cell_1_10:a_4_d_e\|data_out" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_10:a_4_d_e|data_out } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 14343 18 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.507      0.000 RR  CELL  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_4_d_e\|data_out_Z\|q " "Info (332115):     52.507      0.000 RR  CELL  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_4_d_e\|data_out_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_10:a_4_d_e|data_out } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 14343 18 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.715      0.208 RR    IC  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_4_d_e\|data_out_RNIE1CC\|datac " "Info (332115):     52.715      0.208 RR    IC  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_4_d_e\|data_out_RNIE1CC\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_10:a_4_d_e|data_out_RNIE1CC } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 14413 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.911      0.196 RF  CELL  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_4_d_e\|data_out_RNIE1CC\|combout " "Info (332115):     52.911      0.196 RF  CELL  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_4_d_e\|data_out_RNIE1CC\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_10:a_4_d_e|data_out_4 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 14334 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.911      0.000 FF    IC  proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_i_6_\|d " "Info (332115):     52.911      0.000 FF    IC  proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_i_6_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_i_6_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36743 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.968      0.057 FF  CELL  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\[6\] " "Info (332115):     52.968      0.057 FF  CELL  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34361 76 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.251      2.251  R        clock network delay " "Info (332115):      2.251      2.251  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.395      0.144      uTh  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\[6\] " "Info (332115):      2.395      0.144      uTh  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34361 76 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    52.968 " "Info (332115): Data Arrival Time  :    52.968" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.395 " "Info (332115): Data Required Time :     2.395" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    50.573  " "Info (332115): Slack              :    50.573 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.508 " "Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.508" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info (332115): -recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.508  " "Info (332115): Path #1: Recovery slack is 4.508 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_event_controller_state_illegalpipe2 " "Info (332115): From Node    : ladder_fpga_event_controller_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_event_controller_state_ip\[3\] " "Info (332115): To Node      : ladder_fpga_event_controller_state_ip\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.407      0.407  R        clock network delay " "Info (332115):      0.407      0.407  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.587      0.180     uTco  ladder_fpga_event_controller_state_illegalpipe2 " "Info (332115):      0.587      0.180     uTco  ladder_fpga_event_controller_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34598 55 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.587      0.000 RR  CELL  ladder_fpga_event_controller_state_illegalpipe2_Z\|q " "Info (332115):      0.587      0.000 RR  CELL  ladder_fpga_event_controller_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34598 55 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.587      0.000 RR    IC  ladder_fpga_event_controller_state_294_i_a2_i_x\|datac " "Info (332115):      0.587      0.000 RR    IC  ladder_fpga_event_controller_state_294_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_294_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45484 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.912      0.325 RF  CELL  ladder_fpga_event_controller_state_294_i_a2_i_x\|combout " "Info (332115):      0.912      0.325 RF  CELL  ladder_fpga_event_controller_state_294_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_294_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35095 57 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.138      0.226 FF    IC  ladder_fpga_event_controller_state_3_\|clrn " "Info (332115):      1.138      0.226 FF    IC  ladder_fpga_event_controller_state_3_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_3_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36351 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.790      0.652 FF  CELL  ladder_fpga_event_controller_state_ip\[3\] " "Info (332115):      1.790      0.652 FF  CELL  ladder_fpga_event_controller_state_ip\[3\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "Info (332115):      6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.283      0.033  F        clock network delay " "Info (332115):      6.283      0.033  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.298      0.015     uTsu  ladder_fpga_event_controller_state_ip\[3\] " "Info (332115):      6.298      0.015     uTsu  ladder_fpga_event_controller_state_ip\[3\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.790 " "Info (332115): Data Arrival Time  :     1.790" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.298 " "Info (332115): Data Required Time :     6.298" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.508  " "Info (332115): Slack              :     4.508 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.528 " "Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.528" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info (332115): -recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.528  " "Info (332115): Path #1: Recovery slack is 4.528 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_event_controller_state_illegalpipe2 " "Info (332115): From Node    : ladder_fpga_event_controller_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_event_controller_state_ip\[3\] " "Info (332115): To Node      : ladder_fpga_event_controller_state_ip\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.397      0.397  R        clock network delay " "Info (332115):      0.397      0.397  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.577      0.180     uTco  ladder_fpga_event_controller_state_illegalpipe2 " "Info (332115):      0.577      0.180     uTco  ladder_fpga_event_controller_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34598 55 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.577      0.000 RR  CELL  ladder_fpga_event_controller_state_illegalpipe2_Z\|q " "Info (332115):      0.577      0.000 RR  CELL  ladder_fpga_event_controller_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34598 55 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.577      0.000 RR    IC  ladder_fpga_event_controller_state_294_i_a2_i_x\|datac " "Info (332115):      0.577      0.000 RR    IC  ladder_fpga_event_controller_state_294_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_294_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45484 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.902      0.325 RF  CELL  ladder_fpga_event_controller_state_294_i_a2_i_x\|combout " "Info (332115):      0.902      0.325 RF  CELL  ladder_fpga_event_controller_state_294_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_294_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35095 57 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.128      0.226 FF    IC  ladder_fpga_event_controller_state_3_\|clrn " "Info (332115):      1.128      0.226 FF    IC  ladder_fpga_event_controller_state_3_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_3_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36351 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.780      0.652 FF  CELL  ladder_fpga_event_controller_state_ip\[3\] " "Info (332115):      1.780      0.652 FF  CELL  ladder_fpga_event_controller_state_ip\[3\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "Info (332115):      6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.293      0.043  F        clock network delay " "Info (332115):      6.293      0.043  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.308      0.015     uTsu  ladder_fpga_event_controller_state_ip\[3\] " "Info (332115):      6.308      0.015     uTsu  ladder_fpga_event_controller_state_ip\[3\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.780 " "Info (332115): Data Arrival Time  :     1.780" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.308 " "Info (332115): Data Required Time :     6.308" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.528  " "Info (332115): Slack              :     4.528 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.417 " "Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.417" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info (332115): -recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.417  " "Info (332115): Path #1: Recovery slack is 10.417 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : acquire_state_illegalpipe2 " "Info (332115): From Node    : acquire_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : acquire_state_ip\[10\] " "Info (332115): To Node      : acquire_state_ip\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.416      0.416  R        clock network delay " "Info (332115):      0.416      0.416  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.596      0.180     uTco  acquire_state_illegalpipe2 " "Info (332115):      0.596      0.180     uTco  acquire_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34587 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.596      0.000 FF  CELL  acquire_state_illegalpipe2_Z\|q " "Info (332115):      0.596      0.000 FF  CELL  acquire_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34587 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.596      0.000 FF    IC  acquire_state_48_i_a2_i_x\|datac " "Info (332115):      0.596      0.000 FF    IC  acquire_state_48_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_48_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45494 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.908      0.312 FR  CELL  acquire_state_48_i_a2_i_x\|combout " "Info (332115):      0.908      0.312 FR  CELL  acquire_state_48_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_48_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35094 35 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.465      0.557 RR    IC  acquire_state_10_\|clrn " "Info (332115):      1.465      0.557 RR    IC  acquire_state_10_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_10_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36561 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.141      0.676 RR  CELL  acquire_state_ip\[10\] " "Info (332115):      2.141      0.676 RR  CELL  acquire_state_ip\[10\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[10] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info (332115):     12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.543      0.043  F        clock network delay " "Info (332115):     12.543      0.043  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.558      0.015     uTsu  acquire_state_ip\[10\] " "Info (332115):     12.558      0.015     uTsu  acquire_state_ip\[10\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[10] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.141 " "Info (332115): Data Arrival Time  :     2.141" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.558 " "Info (332115): Data Required Time :    12.558" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.417  " "Info (332115): Slack              :    10.417 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.437 " "Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.437" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info (332115): -recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.437  " "Info (332115): Path #1: Recovery slack is 10.437 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : acquire_state_illegalpipe2 " "Info (332115): From Node    : acquire_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : acquire_state_ip\[10\] " "Info (332115): To Node      : acquire_state_ip\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.406      0.406  R        clock network delay " "Info (332115):      0.406      0.406  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.586      0.180     uTco  acquire_state_illegalpipe2 " "Info (332115):      0.586      0.180     uTco  acquire_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34587 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.586      0.000 FF  CELL  acquire_state_illegalpipe2_Z\|q " "Info (332115):      0.586      0.000 FF  CELL  acquire_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34587 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.586      0.000 FF    IC  acquire_state_48_i_a2_i_x\|datac " "Info (332115):      0.586      0.000 FF    IC  acquire_state_48_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_48_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45494 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.898      0.312 FR  CELL  acquire_state_48_i_a2_i_x\|combout " "Info (332115):      0.898      0.312 FR  CELL  acquire_state_48_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_48_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35094 35 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.455      0.557 RR    IC  acquire_state_10_\|clrn " "Info (332115):      1.455      0.557 RR    IC  acquire_state_10_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_10_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36561 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.131      0.676 RR  CELL  acquire_state_ip\[10\] " "Info (332115):      2.131      0.676 RR  CELL  acquire_state_ip\[10\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[10] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info (332115):     12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.553      0.053  F        clock network delay " "Info (332115):     12.553      0.053  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.568      0.015     uTsu  acquire_state_ip\[10\] " "Info (332115):     12.568      0.015     uTsu  acquire_state_ip\[10\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[10] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.131 " "Info (332115): Data Arrival Time  :     2.131" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.568 " "Info (332115): Data Required Time :    12.568" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.437  " "Info (332115): Slack              :    10.437 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.875 " "Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.875" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sc_tck\}\] " "Info (332115): -to_clock \[get_clocks \{sc_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info (332115): -recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 47.875  " "Info (332115): Path #1: Recovery slack is 47.875 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : gestion_hybrides_v4:comp_gestion_hybrides_v4\|filtre_latchup:control_latchup\|enable_latchup_n_4 " "Info (332115): From Node    : gestion_hybrides_v4:comp_gestion_hybrides_v4\|filtre_latchup:control_latchup\|enable_latchup_n_4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n " "Info (332115): To Node      : gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sc_tck " "Info (332115): Launch Clock : sc_tck" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sc_tck (INVERTED) " "Info (332115): Latch Clock  : sc_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.235      2.235  R        clock network delay " "Info (332115):      2.235      2.235  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.415      0.180     uTco  gestion_hybrides_v4:comp_gestion_hybrides_v4\|filtre_latchup:control_latchup\|enable_latchup_n_4 " "Info (332115):      2.415      0.180     uTco  gestion_hybrides_v4:comp_gestion_hybrides_v4\|filtre_latchup:control_latchup\|enable_latchup_n_4" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|filtre_latchup:control_latchup|enable_latchup_n_4 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25208 28 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.415      0.000 FF  CELL  comp_gestion_hybrides_v4\|control_latchup\|enable_latchup_n_4_\|q " "Info (332115):      2.415      0.000 FF  CELL  comp_gestion_hybrides_v4\|control_latchup\|enable_latchup_n_4_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|filtre_latchup:control_latchup|enable_latchup_n_4 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25208 28 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.415      0.000 FF    IC  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|LatchupouExtinction_x\|datac " "Info (332115):      2.415      0.000 FF    IC  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|LatchupouExtinction_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n|LatchupouExtinction_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25822 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.727      0.312 FR  CELL  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|LatchupouExtinction_x\|combout " "Info (332115):      2.727      0.312 FR  CELL  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|LatchupouExtinction_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n|LatchupouExtinction_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25784 31 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.787      1.060 RR    IC  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|pilotage_n_Z\|clrn " "Info (332115):      3.787      1.060 RR    IC  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|pilotage_n_Z\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n|pilotage_n_Z } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25804 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.463      0.676 RR  CELL  gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n " "Info (332115):      4.463      0.676 RR  CELL  gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n|pilotage_n } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25777 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "Info (332115):     50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.318      2.318  F        clock network delay " "Info (332115):     52.318      2.318  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.323      0.005           clock pessimism " "Info (332115):     52.323      0.005           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.338      0.015     uTsu  gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n " "Info (332115):     52.338      0.015     uTsu  gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n|pilotage_n } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25777 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.463 " "Info (332115): Data Arrival Time  :     4.463" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.338 " "Info (332115): Data Required Time :    52.338" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    47.875  " "Info (332115): Slack              :    47.875 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 123.322 " "Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 123.322" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info (332115): -recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 123.322  " "Info (332115): Path #1: Recovery slack is 123.322 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_level_shifter_dac_state_illegalpipe2 " "Info (332115): From Node    : ladder_fpga_level_shifter_dac_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115): To Node      : ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.000    125.000           launch edge time " "Info (332115):    125.000    125.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.391      0.391  F        clock network delay " "Info (332115):    125.391      0.391  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.571      0.180     uTco  ladder_fpga_level_shifter_dac_state_illegalpipe2 " "Info (332115):    125.571      0.180     uTco  ladder_fpga_level_shifter_dac_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34609 56 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.571      0.000 RR  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|q " "Info (332115):    125.571      0.000 RR  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34609 56 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.571      0.000 RR    IC  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|datac " "Info (332115):    125.571      0.000 RR    IC  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_329_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45474 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.896      0.325 RF  CELL  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|combout " "Info (332115):    125.896      0.325 RF  CELL  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35096 58 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   126.076      0.180 FF    IC  ladder_fpga_level_shifter_dac_state_i_0_6_\|clrn " "Info (332115):    126.076      0.180 FF    IC  ladder_fpga_level_shifter_dac_state_i_0_6_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0_6_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36267 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   126.728      0.652 FF  CELL  ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115):    126.728      0.652 FF  CELL  ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34358 52 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           latch edge time " "Info (332115):    250.000    250.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.035      0.035  R        clock network delay " "Info (332115):    250.035      0.035  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.050      0.015     uTsu  ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115):    250.050      0.015     uTsu  ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34358 52 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   126.728 " "Info (332115): Data Arrival Time  :   126.728" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   250.050 " "Info (332115): Data Required Time :   250.050" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   123.322  " "Info (332115): Slack              :   123.322 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 123.342 " "Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 123.342" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info (332115): -recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 123.342  " "Info (332115): Path #1: Recovery slack is 123.342 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_level_shifter_dac_state_illegalpipe2 " "Info (332115): From Node    : ladder_fpga_level_shifter_dac_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115): To Node      : ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.000    125.000           launch edge time " "Info (332115):    125.000    125.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.381      0.381  F        clock network delay " "Info (332115):    125.381      0.381  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.561      0.180     uTco  ladder_fpga_level_shifter_dac_state_illegalpipe2 " "Info (332115):    125.561      0.180     uTco  ladder_fpga_level_shifter_dac_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34609 56 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.561      0.000 RR  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|q " "Info (332115):    125.561      0.000 RR  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34609 56 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.561      0.000 RR    IC  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|datac " "Info (332115):    125.561      0.000 RR    IC  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_329_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45474 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.886      0.325 RF  CELL  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|combout " "Info (332115):    125.886      0.325 RF  CELL  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35096 58 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   126.066      0.180 FF    IC  ladder_fpga_level_shifter_dac_state_i_0_6_\|clrn " "Info (332115):    126.066      0.180 FF    IC  ladder_fpga_level_shifter_dac_state_i_0_6_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0_6_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36267 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   126.718      0.652 FF  CELL  ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115):    126.718      0.652 FF  CELL  ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34358 52 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           latch edge time " "Info (332115):    250.000    250.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.045      0.045  R        clock network delay " "Info (332115):    250.045      0.045  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.060      0.015     uTsu  ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115):    250.060      0.015     uTsu  ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34358 52 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   126.718 " "Info (332115): Data Arrival Time  :   126.718" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   250.060 " "Info (332115): Data Required Time :   250.060" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   123.342  " "Info (332115): Slack              :   123.342 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.176 " "Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.176" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sc_tck\}\] " "Info (332115): -to_clock \[get_clocks \{sc_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info (332115): -removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.176  " "Info (332115): Path #1: Removal slack is 1.176 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : tap_control:COMP_ladder_fpga_SC_TAP_CONTROL\|reset_bar " "Info (332115): From Node    : tap_control:COMP_ladder_fpga_SC_TAP_CONTROL\|reset_bar" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ir_5_bits:COM_LADDER_SC_INSTRUC_REG\|ir_cell_2:a_0_d_e\|data_out_1 " "Info (332115): To Node      : ir_5_bits:COM_LADDER_SC_INSTRUC_REG\|ir_cell_2:a_0_d_e\|data_out_1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sc_tck (INVERTED) " "Info (332115): Launch Clock : sc_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sc_tck (INVERTED) " "Info (332115): Latch Clock  : sc_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "Info (332115):     50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.311      2.311  F        clock network delay " "Info (332115):     52.311      2.311  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.491      0.180     uTco  tap_control:COMP_ladder_fpga_SC_TAP_CONTROL\|reset_bar " "Info (332115):     52.491      0.180     uTco  tap_control:COMP_ladder_fpga_SC_TAP_CONTROL\|reset_bar" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tap_control:COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 276 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.491      0.000 RR  CELL  COMP_ladder_fpga_SC_TAP_CONTROL\|reset_bar_Z\|q " "Info (332115):     52.491      0.000 RR  CELL  COMP_ladder_fpga_SC_TAP_CONTROL\|reset_bar_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tap_control:COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 276 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.082      0.591 RR    IC  COM_LADDER_SC_INSTRUC_REG\|a_0_d_e\|data_out_1_Z\|clrn " "Info (332115):     53.082      0.591 RR    IC  COM_LADDER_SC_INSTRUC_REG\|a_0_d_e\|data_out_1_Z\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_5_bits:COM_LADDER_SC_INSTRUC_REG|ir_cell_2:a_0_d_e|data_out_1_Z } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 1765 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.689      0.607 RR  CELL  ir_5_bits:COM_LADDER_SC_INSTRUC_REG\|ir_cell_2:a_0_d_e\|data_out_1 " "Info (332115):     53.689      0.607 RR  CELL  ir_5_bits:COM_LADDER_SC_INSTRUC_REG\|ir_cell_2:a_0_d_e\|data_out_1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_5_bits:COM_LADDER_SC_INSTRUC_REG|ir_cell_2:a_0_d_e|data_out_1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 1733 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "Info (332115):     50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.387      2.387  F        clock network delay " "Info (332115):     52.387      2.387  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.369     -0.018           clock pessimism " "Info (332115):     52.369     -0.018           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.513      0.144      uTh  ir_5_bits:COM_LADDER_SC_INSTRUC_REG\|ir_cell_2:a_0_d_e\|data_out_1 " "Info (332115):     52.513      0.144      uTh  ir_5_bits:COM_LADDER_SC_INSTRUC_REG\|ir_cell_2:a_0_d_e\|data_out_1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_5_bits:COM_LADDER_SC_INSTRUC_REG|ir_cell_2:a_0_d_e|data_out_1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 1733 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    53.689 " "Info (332115): Data Arrival Time  :    53.689" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.513 " "Info (332115): Data Required Time :    52.513" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.176  " "Info (332115): Slack              :     1.176 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 7.011 " "Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 7.011" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info (332115): -removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 7.011  " "Info (332115): Path #1: Removal slack is 7.011 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_event_controller_state_illegalpipe2 " "Info (332115): From Node    : ladder_fpga_event_controller_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_event_controller_state_ip\[3\] " "Info (332115): To Node      : ladder_fpga_event_controller_state_ip\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info (332115):     12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.543      0.043  R        clock network delay " "Info (332115):     12.543      0.043  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.723      0.180     uTco  ladder_fpga_event_controller_state_illegalpipe2 " "Info (332115):     12.723      0.180     uTco  ladder_fpga_event_controller_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34598 55 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.723      0.000 FF  CELL  ladder_fpga_event_controller_state_illegalpipe2_Z\|q " "Info (332115):     12.723      0.000 FF  CELL  ladder_fpga_event_controller_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34598 55 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.723      0.000 FF    IC  ladder_fpga_event_controller_state_294_i_a2_i_x\|datac " "Info (332115):     12.723      0.000 FF    IC  ladder_fpga_event_controller_state_294_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_294_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45484 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.009      0.286 FR  CELL  ladder_fpga_event_controller_state_294_i_a2_i_x\|combout " "Info (332115):     13.009      0.286 FR  CELL  ladder_fpga_event_controller_state_294_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_294_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35095 57 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.195      0.186 RR    IC  ladder_fpga_event_controller_state_3_\|clrn " "Info (332115):     13.195      0.186 RR    IC  ladder_fpga_event_controller_state_3_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_3_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36351 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.802      0.607 RR  CELL  ladder_fpga_event_controller_state_ip\[3\] " "Info (332115):     13.802      0.607 RR  CELL  ladder_fpga_event_controller_state_ip\[3\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "Info (332115):      6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.647      0.397  F        clock network delay " "Info (332115):      6.647      0.397  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.791      0.144      uTh  ladder_fpga_event_controller_state_ip\[3\] " "Info (332115):      6.791      0.144      uTh  ladder_fpga_event_controller_state_ip\[3\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.802 " "Info (332115): Data Arrival Time  :    13.802" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.791 " "Info (332115): Data Required Time :     6.791" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.011  " "Info (332115): Slack              :     7.011 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 7.031 " "Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 7.031" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info (332115): -removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 7.031  " "Info (332115): Path #1: Removal slack is 7.031 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_event_controller_state_illegalpipe2 " "Info (332115): From Node    : ladder_fpga_event_controller_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_event_controller_state_ip\[3\] " "Info (332115): To Node      : ladder_fpga_event_controller_state_ip\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info (332115):     12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.553      0.053  R        clock network delay " "Info (332115):     12.553      0.053  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.733      0.180     uTco  ladder_fpga_event_controller_state_illegalpipe2 " "Info (332115):     12.733      0.180     uTco  ladder_fpga_event_controller_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34598 55 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.733      0.000 FF  CELL  ladder_fpga_event_controller_state_illegalpipe2_Z\|q " "Info (332115):     12.733      0.000 FF  CELL  ladder_fpga_event_controller_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34598 55 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.733      0.000 FF    IC  ladder_fpga_event_controller_state_294_i_a2_i_x\|datac " "Info (332115):     12.733      0.000 FF    IC  ladder_fpga_event_controller_state_294_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_294_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45484 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.019      0.286 FR  CELL  ladder_fpga_event_controller_state_294_i_a2_i_x\|combout " "Info (332115):     13.019      0.286 FR  CELL  ladder_fpga_event_controller_state_294_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_294_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35095 57 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.205      0.186 RR    IC  ladder_fpga_event_controller_state_3_\|clrn " "Info (332115):     13.205      0.186 RR    IC  ladder_fpga_event_controller_state_3_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_3_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36351 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.812      0.607 RR  CELL  ladder_fpga_event_controller_state_ip\[3\] " "Info (332115):     13.812      0.607 RR  CELL  ladder_fpga_event_controller_state_ip\[3\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "Info (332115):      6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.637      0.387  F        clock network delay " "Info (332115):      6.637      0.387  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.781      0.144      uTh  ladder_fpga_event_controller_state_ip\[3\] " "Info (332115):      6.781      0.144      uTh  ladder_fpga_event_controller_state_ip\[3\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.812 " "Info (332115): Data Arrival Time  :    13.812" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.781 " "Info (332115): Data Required Time :     6.781" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.031  " "Info (332115): Slack              :     7.031 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.280 " "Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.280" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info (332115): -removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 13.280  " "Info (332115): Path #1: Removal slack is 13.280 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : acquire_state_illegalpipe2 " "Info (332115): From Node    : acquire_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : acquire_state_ip\[9\] " "Info (332115): To Node      : acquire_state_ip\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "Info (332115):     25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.053      0.053  R        clock network delay " "Info (332115):     25.053      0.053  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.233      0.180     uTco  acquire_state_illegalpipe2 " "Info (332115):     25.233      0.180     uTco  acquire_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34587 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.233      0.000 FF  CELL  acquire_state_illegalpipe2_Z\|q " "Info (332115):     25.233      0.000 FF  CELL  acquire_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34587 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.233      0.000 FF    IC  acquire_state_48_i_a2_i_x\|datac " "Info (332115):     25.233      0.000 FF    IC  acquire_state_48_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_48_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45494 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.519      0.286 FR  CELL  acquire_state_48_i_a2_i_x\|combout " "Info (332115):     25.519      0.286 FR  CELL  acquire_state_48_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_48_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35094 35 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.724      0.205 RR    IC  acquire_state_9_\|clrn " "Info (332115):     25.724      0.205 RR    IC  acquire_state_9_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_9_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36547 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.331      0.607 RR  CELL  acquire_state_ip\[9\] " "Info (332115):     26.331      0.607 RR  CELL  acquire_state_ip\[9\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[9] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info (332115):     12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.907      0.407  F        clock network delay " "Info (332115):     12.907      0.407  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.051      0.144      uTh  acquire_state_ip\[9\] " "Info (332115):     13.051      0.144      uTh  acquire_state_ip\[9\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[9] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.331 " "Info (332115): Data Arrival Time  :    26.331" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.051 " "Info (332115): Data Required Time :    13.051" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.280  " "Info (332115): Slack              :    13.280 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.300 " "Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.300" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info (332115): -removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 13.300  " "Info (332115): Path #1: Removal slack is 13.300 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : acquire_state_illegalpipe2 " "Info (332115): From Node    : acquire_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : acquire_state_ip\[9\] " "Info (332115): To Node      : acquire_state_ip\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "Info (332115):     25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.063      0.063  R        clock network delay " "Info (332115):     25.063      0.063  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.243      0.180     uTco  acquire_state_illegalpipe2 " "Info (332115):     25.243      0.180     uTco  acquire_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34587 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.243      0.000 FF  CELL  acquire_state_illegalpipe2_Z\|q " "Info (332115):     25.243      0.000 FF  CELL  acquire_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34587 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.243      0.000 FF    IC  acquire_state_48_i_a2_i_x\|datac " "Info (332115):     25.243      0.000 FF    IC  acquire_state_48_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_48_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45494 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.529      0.286 FR  CELL  acquire_state_48_i_a2_i_x\|combout " "Info (332115):     25.529      0.286 FR  CELL  acquire_state_48_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_48_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35094 35 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.734      0.205 RR    IC  acquire_state_9_\|clrn " "Info (332115):     25.734      0.205 RR    IC  acquire_state_9_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_9_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36547 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.341      0.607 RR  CELL  acquire_state_ip\[9\] " "Info (332115):     26.341      0.607 RR  CELL  acquire_state_ip\[9\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[9] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info (332115):     12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.897      0.397  F        clock network delay " "Info (332115):     12.897      0.397  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.041      0.144      uTh  acquire_state_ip\[9\] " "Info (332115):     13.041      0.144      uTh  acquire_state_ip\[9\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[9] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.341 " "Info (332115): Data Arrival Time  :    26.341" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.041 " "Info (332115): Data Required Time :    13.041" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.300  " "Info (332115): Slack              :    13.300 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 125.717 " "Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 125.717" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info (332115): -removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 125.717  " "Info (332115): Path #1: Removal slack is 125.717 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_level_shifter_dac_state_illegalpipe2 " "Info (332115): From Node    : ladder_fpga_level_shifter_dac_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115): To Node      : ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.000    125.000           launch edge time " "Info (332115):    125.000    125.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.028      0.028  F        clock network delay " "Info (332115):    125.028      0.028  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.208      0.180     uTco  ladder_fpga_level_shifter_dac_state_illegalpipe2 " "Info (332115):    125.208      0.180     uTco  ladder_fpga_level_shifter_dac_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34609 56 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.208      0.000 FF  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|q " "Info (332115):    125.208      0.000 FF  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34609 56 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.208      0.000 FF    IC  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|datac " "Info (332115):    125.208      0.000 FF    IC  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_329_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45474 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.494      0.286 FR  CELL  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|combout " "Info (332115):    125.494      0.286 FR  CELL  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35096 58 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.652      0.158 RR    IC  ladder_fpga_level_shifter_dac_state_i_0_6_\|clrn " "Info (332115):    125.652      0.158 RR    IC  ladder_fpga_level_shifter_dac_state_i_0_6_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0_6_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36267 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   126.259      0.607 RR  CELL  ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115):    126.259      0.607 RR  CELL  ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34358 52 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.398      0.398  R        clock network delay " "Info (332115):      0.398      0.398  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.542      0.144      uTh  ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115):      0.542      0.144      uTh  ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34358 52 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   126.259 " "Info (332115): Data Arrival Time  :   126.259" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.542 " "Info (332115): Data Required Time :     0.542" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   125.717  " "Info (332115): Slack              :   125.717 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 125.737 " "Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 125.737" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info (332115): -removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 125.737  " "Info (332115): Path #1: Removal slack is 125.737 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_level_shifter_dac_state_illegalpipe2 " "Info (332115): From Node    : ladder_fpga_level_shifter_dac_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115): To Node      : ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.000    125.000           launch edge time " "Info (332115):    125.000    125.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.038      0.038  F        clock network delay " "Info (332115):    125.038      0.038  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.218      0.180     uTco  ladder_fpga_level_shifter_dac_state_illegalpipe2 " "Info (332115):    125.218      0.180     uTco  ladder_fpga_level_shifter_dac_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34609 56 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.218      0.000 FF  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|q " "Info (332115):    125.218      0.000 FF  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34609 56 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.218      0.000 FF    IC  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|datac " "Info (332115):    125.218      0.000 FF    IC  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_329_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45474 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.504      0.286 FR  CELL  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|combout " "Info (332115):    125.504      0.286 FR  CELL  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35096 58 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.662      0.158 RR    IC  ladder_fpga_level_shifter_dac_state_i_0_6_\|clrn " "Info (332115):    125.662      0.158 RR    IC  ladder_fpga_level_shifter_dac_state_i_0_6_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0_6_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36267 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   126.269      0.607 RR  CELL  ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115):    126.269      0.607 RR  CELL  ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34358 52 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.388      0.388  R        clock network delay " "Info (332115):      0.388      0.388  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.532      0.144      uTh  ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115):      0.532      0.144      uTh  ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34358 52 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   126.269 " "Info (332115): Data Arrival Time  :   126.269" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.532 " "Info (332115): Data Required Time :     0.532" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   125.737  " "Info (332115): Slack              :   125.737 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 5.992 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 5.992" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\] " "Info (332113): Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 5.992  " "Info (332113): Path #1: slack is 5.992 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113): Node             : mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info (332113): Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      6.250           launch edge time " "Info (332113):      6.250      6.250           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           source latency " "Info (332113):      6.250      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           clock40mhz_fpga " "Info (332113):      6.250      0.000           clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000 RR    IC  clock40mhz_fpga~input\|i " "Info (332113):      6.250      0.000 RR    IC  clock40mhz_fpga~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.025      0.775 RR  CELL  clock40mhz_fpga~input\|o " "Info (332113):      7.025      0.775 RR  CELL  clock40mhz_fpga~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.713      1.688 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Info (332113):      8.713      1.688 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.675     -5.038 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):      3.675     -5.038 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.675      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info (332113):      3.675      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.320      1.645 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "Info (332113):      5.320      1.645 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.320      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "Info (332113):      5.320      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.178      0.858 FF    IC  comp_mega_func_fifo21x32_cycloneIII\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):      6.178      0.858 FF    IC  comp_mega_func_fifo21x32_cycloneIII\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.965      0.787 FF  CELL  mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):      6.965      0.787 FF  CELL  mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info (332113):     12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info (332113):     12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           clock40mhz_fpga " "Info (332113):     12.500      0.000           clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 RR    IC  clock40mhz_fpga~input\|i " "Info (332113):     12.500      0.000 RR    IC  clock40mhz_fpga~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.275      0.775 RR  CELL  clock40mhz_fpga~input\|o " "Info (332113):     13.275      0.775 RR  CELL  clock40mhz_fpga~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.895      1.620 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Info (332113):     14.895      1.620 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.706     -5.189 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):      9.706     -5.189 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.706      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info (332113):      9.706      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.300      1.594 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "Info (332113):     11.300      1.594 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.300      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "Info (332113):     11.300      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.118      0.818 RR    IC  comp_mega_func_fifo21x32_cycloneIII\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):     12.118      0.818 RR    IC  comp_mega_func_fifo21x32_cycloneIII\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.831      0.713 RR  CELL  mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):     12.831      0.713 RR  CELL  mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.187      0.356           clock pessimism " "Info (332113):     13.187      0.356           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Info (332113): Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     6.222 " "Info (332113): Actual Width     :     6.222" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     5.992 " "Info (332113): Slack            :     5.992" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 5.992 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 5.992" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\] " "Info (332113): Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 5.992  " "Info (332113): Path #1: slack is 5.992 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113): Node             : mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 " "Info (332113): Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      6.250           launch edge time " "Info (332113):      6.250      6.250           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           source latency " "Info (332113):      6.250      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           clock40mhz_xtal " "Info (332113):      6.250      0.000           clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000 RR    IC  clock40mhz_xtal~input\|i " "Info (332113):      6.250      0.000 RR    IC  clock40mhz_xtal~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.015      0.765 RR  CELL  clock40mhz_xtal~input\|o " "Info (332113):      7.015      0.765 RR  CELL  clock40mhz_xtal~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.703      1.688 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Info (332113):      8.703      1.688 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.665     -5.038 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):      3.665     -5.038 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.665      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info (332113):      3.665      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.310      1.645 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "Info (332113):      5.310      1.645 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.310      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "Info (332113):      5.310      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.168      0.858 FF    IC  comp_mega_func_fifo21x32_cycloneIII\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):      6.168      0.858 FF    IC  comp_mega_func_fifo21x32_cycloneIII\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.955      0.787 FF  CELL  mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):      6.955      0.787 FF  CELL  mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info (332113):     12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info (332113):     12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           clock40mhz_xtal " "Info (332113):     12.500      0.000           clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 RR    IC  clock40mhz_xtal~input\|i " "Info (332113):     12.500      0.000 RR    IC  clock40mhz_xtal~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.265      0.765 RR  CELL  clock40mhz_xtal~input\|o " "Info (332113):     13.265      0.765 RR  CELL  clock40mhz_xtal~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.885      1.620 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Info (332113):     14.885      1.620 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.696     -5.189 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):      9.696     -5.189 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.696      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info (332113):      9.696      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.290      1.594 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "Info (332113):     11.290      1.594 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.290      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "Info (332113):     11.290      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.108      0.818 RR    IC  comp_mega_func_fifo21x32_cycloneIII\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):     12.108      0.818 RR    IC  comp_mega_func_fifo21x32_cycloneIII\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.821      0.713 RR  CELL  mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):     12.821      0.713 RR  CELL  mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.177      0.356           clock pessimism " "Info (332113):     13.177      0.356           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Info (332113): Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     6.222 " "Info (332113): Actual Width     :     6.222" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     5.992 " "Info (332113): Slack            :     5.992" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.242 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.242" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\] " "Info (332113): Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.242  " "Info (332113): Path #1: slack is 12.242 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113): Node             : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113): Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info (332113):     12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info (332113):     12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           clock40mhz_fpga " "Info (332113):     12.500      0.000           clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 RR    IC  clock40mhz_fpga~input\|i " "Info (332113):     12.500      0.000 RR    IC  clock40mhz_fpga~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.275      0.775 RR  CELL  clock40mhz_fpga~input\|o " "Info (332113):     13.275      0.775 RR  CELL  clock40mhz_fpga~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.963      1.688 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Info (332113):     14.963      1.688 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.925     -5.038 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):      9.925     -5.038 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.925      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113):      9.925      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.568      1.643 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "Info (332113):     11.568      1.643 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.568      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "Info (332113):     11.568      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.438      0.870 FF    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):     12.438      0.870 FF    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.225      0.787 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):     13.225      0.787 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "Info (332113):     25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "Info (332113):     25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           clock40mhz_fpga " "Info (332113):     25.000      0.000           clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR    IC  clock40mhz_fpga~input\|i " "Info (332113):     25.000      0.000 RR    IC  clock40mhz_fpga~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.775      0.775 RR  CELL  clock40mhz_fpga~input\|o " "Info (332113):     25.775      0.775 RR  CELL  clock40mhz_fpga~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.395      1.620 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Info (332113):     27.395      1.620 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.206     -5.189 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):     22.206     -5.189 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.206      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113):     22.206      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.799      1.593 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "Info (332113):     23.799      1.593 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.799      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "Info (332113):     23.799      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.627      0.828 RR    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):     24.627      0.828 RR    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.340      0.713 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):     25.340      0.713 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.697      0.357           clock pessimism " "Info (332113):     25.697      0.357           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Info (332113): Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.472 " "Info (332113): Actual Width     :    12.472" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.242 " "Info (332113): Slack            :    12.242" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.242 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.242" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\] " "Info (332113): Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.242  " "Info (332113): Path #1: slack is 12.242 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113): Node             : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 " "Info (332113): Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info (332113):     12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info (332113):     12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           clock40mhz_xtal " "Info (332113):     12.500      0.000           clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 RR    IC  clock40mhz_xtal~input\|i " "Info (332113):     12.500      0.000 RR    IC  clock40mhz_xtal~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.265      0.765 RR  CELL  clock40mhz_xtal~input\|o " "Info (332113):     13.265      0.765 RR  CELL  clock40mhz_xtal~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.953      1.688 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Info (332113):     14.953      1.688 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.915     -5.038 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):      9.915     -5.038 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.915      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113):      9.915      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.558      1.643 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "Info (332113):     11.558      1.643 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.558      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "Info (332113):     11.558      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.428      0.870 FF    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):     12.428      0.870 FF    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.215      0.787 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):     13.215      0.787 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "Info (332113):     25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "Info (332113):     25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           clock40mhz_xtal " "Info (332113):     25.000      0.000           clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR    IC  clock40mhz_xtal~input\|i " "Info (332113):     25.000      0.000 RR    IC  clock40mhz_xtal~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.765      0.765 RR  CELL  clock40mhz_xtal~input\|o " "Info (332113):     25.765      0.765 RR  CELL  clock40mhz_xtal~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.385      1.620 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Info (332113):     27.385      1.620 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.196     -5.189 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):     22.196     -5.189 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.196      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113):     22.196      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.789      1.593 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "Info (332113):     23.789      1.593 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.789      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "Info (332113):     23.789      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.617      0.828 RR    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):     24.617      0.828 RR    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.330      0.713 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):     25.330      0.713 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.687      0.357           clock pessimism " "Info (332113):     25.687      0.357           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Info (332113): Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.472 " "Info (332113): Actual Width     :    12.472" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.242 " "Info (332113): Slack            :    12.242" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.284 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.284" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{clock40mhz_fpga\}\] " "Info (332113): Targets: \[get_clocks \{clock40mhz_fpga\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.284  " "Info (332113): Path #1: slack is 12.284 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113): Node             : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : clock40mhz_fpga " "Info (332113): Clock            : clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info (332113):     12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info (332113):     12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           clock40mhz_fpga " "Info (332113):     12.500      0.000           clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF    IC  clock40mhz_fpga~input\|i " "Info (332113):     12.500      0.000 FF    IC  clock40mhz_fpga~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.436      0.936 FF  CELL  clock40mhz_fpga~input\|o " "Info (332113):     13.436      0.936 FF  CELL  clock40mhz_fpga~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.103      1.667 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Info (332113):     15.103      1.667 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.138     -4.965 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):     10.138     -4.965 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.138      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113):     10.138      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "Info (332113):     25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "Info (332113):     25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           clock40mhz_fpga " "Info (332113):     25.000      0.000           clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR    IC  clock40mhz_fpga~input\|i " "Info (332113):     25.000      0.000 RR    IC  clock40mhz_fpga~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.775      0.775 RR  CELL  clock40mhz_fpga~input\|o " "Info (332113):     25.775      0.775 RR  CELL  clock40mhz_fpga~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.395      1.620 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Info (332113):     27.395      1.620 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.206     -5.189 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):     22.206     -5.189 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.206      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113):     22.206      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.422      0.216           clock pessimism " "Info (332113):     22.422      0.216           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Info (332113): Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.284 " "Info (332113): Actual Width     :    12.284" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.284 " "Info (332113): Slack            :    12.284" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.284 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.284" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{clock40mhz_xtal\}\] " "Info (332113): Targets: \[get_clocks \{clock40mhz_xtal\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.284  " "Info (332113): Path #1: slack is 12.284 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113): Node             : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : clock40mhz_xtal " "Info (332113): Clock            : clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info (332113):     12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info (332113):     12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           clock40mhz_xtal " "Info (332113):     12.500      0.000           clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF    IC  clock40mhz_xtal~input\|i " "Info (332113):     12.500      0.000 FF    IC  clock40mhz_xtal~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.426      0.926 FF  CELL  clock40mhz_xtal~input\|o " "Info (332113):     13.426      0.926 FF  CELL  clock40mhz_xtal~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.093      1.667 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Info (332113):     15.093      1.667 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.128     -4.965 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):     10.128     -4.965 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.128      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113):     10.128      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "Info (332113):     25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "Info (332113):     25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           clock40mhz_xtal " "Info (332113):     25.000      0.000           clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR    IC  clock40mhz_xtal~input\|i " "Info (332113):     25.000      0.000 RR    IC  clock40mhz_xtal~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.765      0.765 RR  CELL  clock40mhz_xtal~input\|o " "Info (332113):     25.765      0.765 RR  CELL  clock40mhz_xtal~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.385      1.620 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Info (332113):     27.385      1.620 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.196     -5.189 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):     22.196     -5.189 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.196      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113):     22.196      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.412      0.216           clock pessimism " "Info (332113):     22.412      0.216           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Info (332113): Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.284 " "Info (332113): Actual Width     :    12.284" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.284 " "Info (332113): Slack            :    12.284" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.638 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.638" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{sc_tck\}\] " "Info (332113): Targets: \[get_clocks \{sc_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.638  " "Info (332113): Path #1: slack is 49.638 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : dr_cell_4:COMP_ladder_fpga_SC_BYPASS_REG\|scan_out " "Info (332113): Node             : dr_cell_4:COMP_ladder_fpga_SC_BYPASS_REG\|scan_out" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : sc_tck (INVERTED) " "Info (332113): Clock            : sc_tck (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info (332113): Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "Info (332113):     50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "Info (332113):     50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           ladder_fpga_sc_tck " "Info (332113):     50.000      0.000           ladder_fpga_sc_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000 FF    IC  ladder_fpga_sc_tck_in\|i " "Info (332113):     50.000      0.000 FF    IC  ladder_fpga_sc_tck_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.946      0.946 FF  CELL  ladder_fpga_sc_tck_in\|o " "Info (332113):     50.946      0.946 FF  CELL  ladder_fpga_sc_tck_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.076      0.130 FF    IC  ladder_fpga_sc_tck_c~clkctrl\|inclk\[0\] " "Info (332113):     51.076      0.130 FF    IC  ladder_fpga_sc_tck_c~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.076      0.000 FF  CELL  ladder_fpga_sc_tck_c~clkctrl\|outclk " "Info (332113):     51.076      0.000 FF  CELL  ladder_fpga_sc_tck_c~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.926      0.850 FF    IC  COMP_ladder_fpga_SC_BYPASS_REG\|scan_out_Z\|clk " "Info (332113):     51.926      0.850 FF    IC  COMP_ladder_fpga_SC_BYPASS_REG\|scan_out_Z\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.395      0.469 FR  CELL  dr_cell_4:COMP_ladder_fpga_SC_BYPASS_REG\|scan_out " "Info (332113):     52.395      0.469 FR  CELL  dr_cell_4:COMP_ladder_fpga_SC_BYPASS_REG\|scan_out" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "Info (332113):    100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "Info (332113):    100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           ladder_fpga_sc_tck " "Info (332113):    100.000      0.000           ladder_fpga_sc_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000 RR    IC  ladder_fpga_sc_tck_in\|i " "Info (332113):    100.000      0.000 RR    IC  ladder_fpga_sc_tck_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.785      0.785 RR  CELL  ladder_fpga_sc_tck_in\|o " "Info (332113):    100.785      0.785 RR  CELL  ladder_fpga_sc_tck_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.919      0.134 RR    IC  ladder_fpga_sc_tck_c~clkctrl\|inclk\[0\] " "Info (332113):    100.919      0.134 RR    IC  ladder_fpga_sc_tck_c~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.919      0.000 RR  CELL  ladder_fpga_sc_tck_c~clkctrl\|outclk " "Info (332113):    100.919      0.000 RR  CELL  ladder_fpga_sc_tck_c~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.727      0.808 RR    IC  COMP_ladder_fpga_SC_BYPASS_REG\|scan_out_Z\|clk " "Info (332113):    101.727      0.808 RR    IC  COMP_ladder_fpga_SC_BYPASS_REG\|scan_out_Z\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.176      0.449 RF  CELL  dr_cell_4:COMP_ladder_fpga_SC_BYPASS_REG\|scan_out " "Info (332113):    102.176      0.449 RF  CELL  dr_cell_4:COMP_ladder_fpga_SC_BYPASS_REG\|scan_out" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.249      0.073           clock pessimism " "Info (332113):    102.249      0.073           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Info (332113): Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    49.854 " "Info (332113): Actual Width     :    49.854" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.638 " "Info (332113): Slack            :    49.638" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.798 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.798" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e....\] " "Info (332113): Targets: \[get_clocks \{ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e....\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.798  " "Info (332113): Path #1: slack is 49.798 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\[11\] " "Info (332113): Node             : proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\[11\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock " "Info (332113): Clock            : ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "Info (332113):     50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "Info (332113):     50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|data_out_Z\|q " "Info (332113):     50.000      0.000           COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|data_out_Z\|q" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.982      0.982 FF    IC  COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|level_shifter_dac_load~clkctrl\|inclk\[0\] " "Info (332113):     50.982      0.982 FF    IC  COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|level_shifter_dac_load~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.982      0.000 FF  CELL  COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|level_shifter_dac_load~clkctrl\|outclk " "Info (332113):     50.982      0.000 FF  CELL  COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|level_shifter_dac_load~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.823      0.841 FF    IC  proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_11_\|clk " "Info (332113):     51.823      0.841 FF    IC  proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_11_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.269      0.446 FF  CELL  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\[11\] " "Info (332113):     52.269      0.446 FF  CELL  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\[11\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "Info (332113):    100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "Info (332113):    100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|data_out_Z\|q " "Info (332113):    100.000      0.000           COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|data_out_Z\|q" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.908      0.908 RR    IC  COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|level_shifter_dac_load~clkctrl\|inclk\[0\] " "Info (332113):    100.908      0.908 RR    IC  COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|level_shifter_dac_load~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.908      0.000 RR  CELL  COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|level_shifter_dac_load~clkctrl\|outclk " "Info (332113):    100.908      0.000 RR  CELL  COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|level_shifter_dac_load~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.710      0.802 RR    IC  proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_11_\|clk " "Info (332113):    101.710      0.802 RR    IC  proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_11_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.146      0.436 RR  CELL  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\[11\] " "Info (332113):    102.146      0.436 RR  CELL  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\[11\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.251      0.105           clock pessimism " "Info (332113):    102.251      0.105           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.184 " "Info (332113): Required Width   :     0.184" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    49.982 " "Info (332113): Actual Width     :    49.982" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.798 " "Info (332113): Slack            :    49.798" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 96.000 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 96.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{temperature\}\] " "Info (332113): Targets: \[get_clocks \{temperature\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 96.000  " "Info (332113): Path #1: slack is 96.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : temperature " "Info (332113): Node             : temperature" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : temperature " "Info (332113): Clock            : temperature" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Info (332113): Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     4.000 " "Info (332113): Required Width   :     4.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   100.000 " "Info (332113): Actual Width     :   100.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    96.000 " "Info (332113): Slack            :    96.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 124.750 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 124.750" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\] " "Info (332113): Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 124.750  " "Info (332113): Path #1: slack is 124.750 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : mesure_temperature:comp_mesure_temperature\|state\[0\] " "Info (332113): Node             : mesure_temperature:comp_mesure_temperature\|state\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info (332113): Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info (332113): Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "Info (332113):      0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "Info (332113):      0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           clock40mhz_fpga " "Info (332113):      0.000      0.000           clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  clock40mhz_fpga~input\|i " "Info (332113):      0.000      0.000 RR    IC  clock40mhz_fpga~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.775      0.775 RR  CELL  clock40mhz_fpga~input\|o " "Info (332113):      0.775      0.775 RR  CELL  clock40mhz_fpga~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.463      1.688 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Info (332113):      2.463      1.688 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.575     -5.038 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):     -2.575     -5.038 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.575      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info (332113):     -2.575      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.916      1.659 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\] " "Info (332113):     -0.916      1.659 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.916      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk " "Info (332113):     -0.916      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.072      0.844 RR    IC  comp_mesure_temperature\|state_0_\|clk " "Info (332113):     -0.072      0.844 RR    IC  comp_mesure_temperature\|state_0_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.398      0.470 RR  CELL  mesure_temperature:comp_mesure_temperature\|state\[0\] " "Info (332113):      0.398      0.470 RR  CELL  mesure_temperature:comp_mesure_temperature\|state\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.000    125.000           launch edge time " "Info (332113):    125.000    125.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.000      0.000           source latency " "Info (332113):    125.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.000      0.000           clock40mhz_fpga " "Info (332113):    125.000      0.000           clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.000      0.000 RR    IC  clock40mhz_fpga~input\|i " "Info (332113):    125.000      0.000 RR    IC  clock40mhz_fpga~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.775      0.775 RR  CELL  clock40mhz_fpga~input\|o " "Info (332113):    125.775      0.775 RR  CELL  clock40mhz_fpga~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   127.395      1.620 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Info (332113):    127.395      1.620 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   122.206     -5.189 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):    122.206     -5.189 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   122.206      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info (332113):    122.206      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   123.783      1.577 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\] " "Info (332113):    123.783      1.577 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   123.783      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk " "Info (332113):    123.783      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   124.600      0.817 FF    IC  comp_mesure_temperature\|state_0_\|clk " "Info (332113):    124.600      0.817 FF    IC  comp_mesure_temperature\|state_0_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.012      0.412 FF  CELL  mesure_temperature:comp_mesure_temperature\|state\[0\] " "Info (332113):    125.012      0.412 FF  CELL  mesure_temperature:comp_mesure_temperature\|state\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.364      0.352           clock pessimism " "Info (332113):    125.364      0.352           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Info (332113): Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   124.966 " "Info (332113): Actual Width     :   124.966" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   124.750 " "Info (332113): Slack            :   124.750" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 124.750 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 124.750" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\] " "Info (332113): Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 124.750  " "Info (332113): Path #1: slack is 124.750 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : mesure_temperature:comp_mesure_temperature\|state\[0\] " "Info (332113): Node             : mesure_temperature:comp_mesure_temperature\|state\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " "Info (332113): Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info (332113): Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "Info (332113):      0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "Info (332113):      0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           clock40mhz_xtal " "Info (332113):      0.000      0.000           clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  clock40mhz_xtal~input\|i " "Info (332113):      0.000      0.000 RR    IC  clock40mhz_xtal~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.765      0.765 RR  CELL  clock40mhz_xtal~input\|o " "Info (332113):      0.765      0.765 RR  CELL  clock40mhz_xtal~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.453      1.688 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Info (332113):      2.453      1.688 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.585     -5.038 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):     -2.585     -5.038 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.585      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info (332113):     -2.585      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.926      1.659 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\] " "Info (332113):     -0.926      1.659 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.926      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk " "Info (332113):     -0.926      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.082      0.844 RR    IC  comp_mesure_temperature\|state_0_\|clk " "Info (332113):     -0.082      0.844 RR    IC  comp_mesure_temperature\|state_0_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.388      0.470 RR  CELL  mesure_temperature:comp_mesure_temperature\|state\[0\] " "Info (332113):      0.388      0.470 RR  CELL  mesure_temperature:comp_mesure_temperature\|state\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.000    125.000           launch edge time " "Info (332113):    125.000    125.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.000      0.000           source latency " "Info (332113):    125.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.000      0.000           clock40mhz_xtal " "Info (332113):    125.000      0.000           clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.000      0.000 RR    IC  clock40mhz_xtal~input\|i " "Info (332113):    125.000      0.000 RR    IC  clock40mhz_xtal~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.765      0.765 RR  CELL  clock40mhz_xtal~input\|o " "Info (332113):    125.765      0.765 RR  CELL  clock40mhz_xtal~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   127.385      1.620 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Info (332113):    127.385      1.620 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   122.196     -5.189 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):    122.196     -5.189 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   122.196      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info (332113):    122.196      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   123.773      1.577 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\] " "Info (332113):    123.773      1.577 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   123.773      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk " "Info (332113):    123.773      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   124.590      0.817 FF    IC  comp_mesure_temperature\|state_0_\|clk " "Info (332113):    124.590      0.817 FF    IC  comp_mesure_temperature\|state_0_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.002      0.412 FF  CELL  mesure_temperature:comp_mesure_temperature\|state\[0\] " "Info (332113):    125.002      0.412 FF  CELL  mesure_temperature:comp_mesure_temperature\|state\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.354      0.352           clock pessimism " "Info (332113):    125.354      0.352           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Info (332113): Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   124.966 " "Info (332113): Actual Width     :   124.966" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   124.750 " "Info (332113): Slack            :   124.750" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 499.635 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 499.635" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{ladder_fpga\|holdin_echelle\}\] " "Info (332113): Targets: \[get_clocks \{ladder_fpga\|holdin_echelle\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 499.635  " "Info (332113): Path #1: slack is 499.635 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ladder_fpga_nbr_hold\[0\] " "Info (332113): Node             : ladder_fpga_nbr_hold\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : ladder_fpga\|holdin_echelle " "Info (332113): Clock            : ladder_fpga\|holdin_echelle" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000    500.000           launch edge time " "Info (332113):    500.000    500.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           source latency " "Info (332113):    500.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           holdin_echelle " "Info (332113):    500.000      0.000           holdin_echelle" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000 FF    IC  holdin_echelle_in\|i " "Info (332113):    500.000      0.000 FF    IC  holdin_echelle_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.862      0.862 FF  CELL  holdin_echelle_in\|o " "Info (332113):    500.862      0.862 FF  CELL  holdin_echelle_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   502.253      1.391 FF    IC  ladder_fpga_nbr_hold_0_\|clk " "Info (332113):    502.253      1.391 FF    IC  ladder_fpga_nbr_hold_0_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   502.699      0.446 FF  CELL  ladder_fpga_nbr_hold\[0\] " "Info (332113):    502.699      0.446 FF  CELL  ladder_fpga_nbr_hold\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000   1000.000           launch edge time " "Info (332113):   1000.000   1000.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000           source latency " "Info (332113):   1000.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000           holdin_echelle " "Info (332113):   1000.000      0.000           holdin_echelle" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000 RR    IC  holdin_echelle_in\|i " "Info (332113):   1000.000      0.000 RR    IC  holdin_echelle_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.699      0.699 RR  CELL  holdin_echelle_in\|o " "Info (332113):   1000.699      0.699 RR  CELL  holdin_echelle_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1001.988      1.289 RR    IC  ladder_fpga_nbr_hold_0_\|clk " "Info (332113):   1001.988      1.289 RR    IC  ladder_fpga_nbr_hold_0_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1002.424      0.436 RR  CELL  ladder_fpga_nbr_hold\[0\] " "Info (332113):   1002.424      0.436 RR  CELL  ladder_fpga_nbr_hold\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1002.518      0.094           clock pessimism " "Info (332113):   1002.518      0.094           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.184 " "Info (332113): Required Width   :     0.184" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   499.819 " "Info (332113): Actual Width     :   499.819" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   499.635 " "Info (332113): Slack            :   499.635" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 499.682 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 499.682" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{ladder_fpga\|testin_echelle\}\] " "Info (332113): Targets: \[get_clocks \{ladder_fpga\|testin_echelle\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 499.682  " "Info (332113): Path #1: slack is 499.682 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ladder_fpga_nbr_test\[0\] " "Info (332113): Node             : ladder_fpga_nbr_test\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : ladder_fpga\|testin_echelle " "Info (332113): Clock            : ladder_fpga\|testin_echelle" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000    500.000           launch edge time " "Info (332113):    500.000    500.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           source latency " "Info (332113):    500.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           testin_echelle " "Info (332113):    500.000      0.000           testin_echelle" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000 FF    IC  testin_echelle_in\|i " "Info (332113):    500.000      0.000 FF    IC  testin_echelle_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.862      0.862 FF  CELL  testin_echelle_in\|o " "Info (332113):    500.862      0.862 FF  CELL  testin_echelle_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.992      0.130 FF    IC  testin_echelle_c~clkctrl\|inclk\[0\] " "Info (332113):    500.992      0.130 FF    IC  testin_echelle_c~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.992      0.000 FF  CELL  testin_echelle_c~clkctrl\|outclk " "Info (332113):    500.992      0.000 FF  CELL  testin_echelle_c~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   501.835      0.843 FF    IC  ladder_fpga_nbr_test_0_\|clk " "Info (332113):    501.835      0.843 FF    IC  ladder_fpga_nbr_test_0_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   502.281      0.446 FF  CELL  ladder_fpga_nbr_test\[0\] " "Info (332113):    502.281      0.446 FF  CELL  ladder_fpga_nbr_test\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000   1000.000           launch edge time " "Info (332113):   1000.000   1000.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000           source latency " "Info (332113):   1000.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000           testin_echelle " "Info (332113):   1000.000      0.000           testin_echelle" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000 RR    IC  testin_echelle_in\|i " "Info (332113):   1000.000      0.000 RR    IC  testin_echelle_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.699      0.699 RR  CELL  testin_echelle_in\|o " "Info (332113):   1000.699      0.699 RR  CELL  testin_echelle_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.833      0.134 RR    IC  testin_echelle_c~clkctrl\|inclk\[0\] " "Info (332113):   1000.833      0.134 RR    IC  testin_echelle_c~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.833      0.000 RR  CELL  testin_echelle_c~clkctrl\|outclk " "Info (332113):   1000.833      0.000 RR  CELL  testin_echelle_c~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1001.638      0.805 RR    IC  ladder_fpga_nbr_test_0_\|clk " "Info (332113):   1001.638      0.805 RR    IC  ladder_fpga_nbr_test_0_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1002.074      0.436 RR  CELL  ladder_fpga_nbr_test\[0\] " "Info (332113):   1002.074      0.436 RR  CELL  ladder_fpga_nbr_test\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1002.147      0.073           clock pessimism " "Info (332113):   1002.147      0.073           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.184 " "Info (332113): Required Width   :     0.184" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   499.866 " "Info (332113): Actual Width     :   499.866" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   499.682 " "Info (332113): Slack            :   499.682" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 499.741 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 499.741" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\] " "Info (332113): Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 499.741  " "Info (332113): Path #1: slack is 499.741 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113): Node             : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info (332113): Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000    500.000           launch edge time " "Info (332113):    500.000    500.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           source latency " "Info (332113):    500.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           clock40mhz_fpga " "Info (332113):    500.000      0.000           clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000 RR    IC  clock40mhz_fpga~input\|i " "Info (332113):    500.000      0.000 RR    IC  clock40mhz_fpga~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.775      0.775 RR  CELL  clock40mhz_fpga~input\|o " "Info (332113):    500.775      0.775 RR  CELL  clock40mhz_fpga~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   502.463      1.688 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Info (332113):    502.463      1.688 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   497.425     -5.038 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):    497.425     -5.038 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   497.425      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info (332113):    497.425      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   499.070      1.645 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|inclk\[0\] " "Info (332113):    499.070      1.645 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   499.070      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|outclk " "Info (332113):    499.070      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   499.939      0.869 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):    499.939      0.869 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.726      0.787 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):    500.726      0.787 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000   1000.000           launch edge time " "Info (332113):   1000.000   1000.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000           source latency " "Info (332113):   1000.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000           clock40mhz_fpga " "Info (332113):   1000.000      0.000           clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000 RR    IC  clock40mhz_fpga~input\|i " "Info (332113):   1000.000      0.000 RR    IC  clock40mhz_fpga~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.775      0.775 RR  CELL  clock40mhz_fpga~input\|o " "Info (332113):   1000.775      0.775 RR  CELL  clock40mhz_fpga~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1002.395      1.620 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Info (332113):   1002.395      1.620 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   997.206     -5.189 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):    997.206     -5.189 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   997.206      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info (332113):    997.206      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   998.800      1.594 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|inclk\[0\] " "Info (332113):    998.800      1.594 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   998.800      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|outclk " "Info (332113):    998.800      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   999.627      0.827 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):    999.627      0.827 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.340      0.713 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):   1000.340      0.713 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.697      0.357           clock pessimism " "Info (332113):   1000.697      0.357           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Info (332113): Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   499.971 " "Info (332113): Actual Width     :   499.971" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   499.741 " "Info (332113): Slack            :   499.741" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 499.741 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 499.741" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\] " "Info (332113): Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 499.741  " "Info (332113): Path #1: slack is 499.741 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113): Node             : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 " "Info (332113): Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000    500.000           launch edge time " "Info (332113):    500.000    500.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           source latency " "Info (332113):    500.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           clock40mhz_xtal " "Info (332113):    500.000      0.000           clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000 RR    IC  clock40mhz_xtal~input\|i " "Info (332113):    500.000      0.000 RR    IC  clock40mhz_xtal~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.765      0.765 RR  CELL  clock40mhz_xtal~input\|o " "Info (332113):    500.765      0.765 RR  CELL  clock40mhz_xtal~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   502.453      1.688 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Info (332113):    502.453      1.688 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   497.415     -5.038 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):    497.415     -5.038 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   497.415      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info (332113):    497.415      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   499.060      1.645 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|inclk\[0\] " "Info (332113):    499.060      1.645 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   499.060      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|outclk " "Info (332113):    499.060      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   499.929      0.869 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):    499.929      0.869 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.716      0.787 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):    500.716      0.787 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000   1000.000           launch edge time " "Info (332113):   1000.000   1000.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000           source latency " "Info (332113):   1000.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000           clock40mhz_xtal " "Info (332113):   1000.000      0.000           clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000 RR    IC  clock40mhz_xtal~input\|i " "Info (332113):   1000.000      0.000 RR    IC  clock40mhz_xtal~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.765      0.765 RR  CELL  clock40mhz_xtal~input\|o " "Info (332113):   1000.765      0.765 RR  CELL  clock40mhz_xtal~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1002.385      1.620 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Info (332113):   1002.385      1.620 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   997.196     -5.189 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):    997.196     -5.189 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   997.196      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info (332113):    997.196      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   998.790      1.594 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|inclk\[0\] " "Info (332113):    998.790      1.594 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   998.790      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|outclk " "Info (332113):    998.790      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   999.617      0.827 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):    999.617      0.827 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.330      0.713 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):   1000.330      0.713 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.687      0.357           clock pessimism " "Info (332113):   1000.687      0.357           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Info (332113): Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   499.971 " "Info (332113): Actual Width     :   499.971" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   499.741 " "Info (332113): Slack            :   499.741" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Rise) sc_tck (Rise) setup and hold " "Critical Warning (332169): From sc_tck (Rise) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Fall) sc_tck (Rise) setup and hold " "Critical Warning (332169): From sc_tck (Fall) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) sc_tck (Rise) setup and hold " "Critical Warning (332169): From ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Fall) sc_tck (Rise) setup and hold " "Critical Warning (332169): From ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Fall) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) sc_tck (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "dr_cell_a_10_d_e_0\|scan_out_derived_clock (Rise) sc_tck (Rise) setup and hold " "Critical Warning (332169): From dr_cell_a_10_d_e_0\|scan_out_derived_clock (Rise) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "dr_cell_a_10_d_e_0\|scan_out_derived_clock (Fall) sc_tck (Rise) setup and hold " "Critical Warning (332169): From dr_cell_a_10_d_e_0\|scan_out_derived_clock (Fall) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "dr_cell_a_9_d_e_0\|scan_out_derived_clock (Rise) sc_tck (Rise) setup and hold " "Critical Warning (332169): From dr_cell_a_9_d_e_0\|scan_out_derived_clock (Rise) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "dr_cell_a_9_d_e_0\|scan_out_derived_clock (Fall) sc_tck (Rise) setup and hold " "Critical Warning (332169): From dr_cell_a_9_d_e_0\|scan_out_derived_clock (Fall) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Rise) sc_tck (Fall) setup and hold " "Critical Warning (332169): From sc_tck (Rise) to sc_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Fall) sc_tck (Fall) setup and hold " "Critical Warning (332169): From sc_tck (Fall) to sc_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "updateIR (Rise) sc_tck (Fall) setup and hold " "Critical Warning (332169): From updateIR (Rise) to sc_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "updateIR (Fall) sc_tck (Fall) setup and hold " "Critical Warning (332169): From updateIR (Fall) to sc_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "tap_control\|sc_updateDR_0x09_derived_clock (Rise) sc_tck (Fall) setup and hold " "Critical Warning (332169): From tap_control\|sc_updateDR_0x09_derived_clock (Rise) to sc_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "tap_control\|sc_updateDR_0x09_derived_clock (Fall) sc_tck (Fall) setup and hold " "Critical Warning (332169): From tap_control\|sc_updateDR_0x09_derived_clock (Fall) to sc_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Rise) updateIR (Rise) setup and hold " "Critical Warning (332169): From sc_tck (Rise) to updateIR (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Rise) updateIR (Fall) setup and hold " "Critical Warning (332169): From sc_tck (Rise) to updateIR (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|holdin_echelle (Rise) ladder_fpga\|holdin_echelle (Rise) setup and hold " "Critical Warning (332169): From ladder_fpga\|holdin_echelle (Rise) to ladder_fpga\|holdin_echelle (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|testin_echelle (Rise) ladder_fpga\|testin_echelle (Rise) setup and hold " "Critical Warning (332169): From ladder_fpga\|testin_echelle (Rise) to ladder_fpga\|testin_echelle (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Fall) ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) setup and hold " "Critical Warning (332169): From sc_tck (Fall) to ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From sc_tck (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|holdin_echelle (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From ladder_fpga\|holdin_echelle (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|holdin_echelle (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From ladder_fpga\|holdin_echelle (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|testin_echelle (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From ladder_fpga\|testin_echelle (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|testin_echelle (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From ladder_fpga\|testin_echelle (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) setup and hold " "Critical Warning (332169): From sc_tck (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From sc_tck (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|holdin_echelle (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From ladder_fpga\|holdin_echelle (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|holdin_echelle (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From ladder_fpga\|holdin_echelle (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "temperature (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From temperature (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "temperature (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From temperature (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) setup and hold " "Critical Warning (332169): From ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.469 " "Info (332146): Worst-case setup slack is 2.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.469         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1  " "Info (332119):     2.469         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.855         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1  " "Info (332119):     3.855         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.875         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):     3.875         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.400         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info (332119):     4.400         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.563         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1  " "Info (332119):    21.563         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.904         0.000 sc_tck  " "Info (332119):    46.904         0.000 sc_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.505         0.000 ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock  " "Info (332119):    48.505         0.000 ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  122.608         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info (332119):   122.608         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  498.248         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1  " "Info (332119):   498.248         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  498.268         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info (332119):   498.268         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  998.861         0.000 ladder_fpga\|testin_echelle  " "Info (332119):   998.861         0.000 ladder_fpga\|testin_echelle " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  998.870         0.000 ladder_fpga\|holdin_echelle  " "Info (332119):   998.870         0.000 ladder_fpga\|holdin_echelle " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.031 " "Info (332146): Worst-case hold slack is -0.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.031        -1.585 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):    -0.031        -1.585 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.031        -0.983 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info (332119):    -0.031        -0.983 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.028        -1.064 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info (332119):    -0.028        -1.064 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.028        -0.517 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info (332119):    -0.028        -0.517 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011        -0.485 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1  " "Info (332119):    -0.011        -0.485 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011        -0.303 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1  " "Info (332119):    -0.011        -0.303 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.008        -0.284 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1  " "Info (332119):    -0.008        -0.284 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.008        -0.137 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1  " "Info (332119):    -0.008        -0.137 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.012         0.000 sc_tck  " "Info (332119):     0.012         0.000 sc_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218         0.000 ladder_fpga\|holdin_echelle  " "Info (332119):     0.218         0.000 ladder_fpga\|holdin_echelle " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300         0.000 ladder_fpga\|testin_echelle  " "Info (332119):     0.300         0.000 ladder_fpga\|testin_echelle " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   50.607         0.000 ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock  " "Info (332119):    50.607         0.000 ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.151 " "Info (332146): Worst-case recovery slack is 5.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.151         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1  " "Info (332119):     5.151         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.171         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info (332119):     5.171         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.191         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1  " "Info (332119):    11.191         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.211         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):    11.211         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.896         0.000 sc_tck  " "Info (332119):    48.896         0.000 sc_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  123.887         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1  " "Info (332119):   123.887         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  123.907         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info (332119):   123.907         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.699 " "Info (332146): Worst-case removal slack is 0.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699         0.000 sc_tck  " "Info (332119):     0.699         0.000 sc_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.657         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info (332119):     6.657         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.677         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1  " "Info (332119):     6.677         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.916         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):    12.916         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.936         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1  " "Info (332119):    12.936         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  125.436         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info (332119):   125.436         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  125.456         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1  " "Info (332119):   125.456         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.998 " "Info (332146): Worst-case minimum pulse width slack is 5.998" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.998         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info (332119):     5.998         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.998         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1  " "Info (332119):     5.998         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.084         0.000 clock40mhz_fpga  " "Info (332119):    12.084         0.000 clock40mhz_fpga " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.084         0.000 clock40mhz_xtal  " "Info (332119):    12.084         0.000 clock40mhz_xtal " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.246         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info (332119):    12.246         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.246         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1  " "Info (332119):    12.246         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.399         0.000 sc_tck  " "Info (332119):    49.399         0.000 sc_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.744         0.000 ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock  " "Info (332119):    49.744         0.000 ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000         0.000 temperature  " "Info (332119):    96.000         0.000 temperature " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  124.767         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "Info (332119):   124.767         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  124.767         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1  " "Info (332119):   124.767         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.314         0.000 ladder_fpga\|holdin_echelle  " "Info (332119):   499.314         0.000 ladder_fpga\|holdin_echelle " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.444         0.000 ladder_fpga\|testin_echelle  " "Info (332119):   499.444         0.000 ladder_fpga\|testin_echelle " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.746         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "Info (332119):   499.746         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.746         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1  " "Info (332119):   499.746         0.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 41 synchronizer chains. " "Info (332114): Report Metastability: Found 41 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 41 " "Info (332114): Number of Synchronizer Chains Found: 41" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Info (332114): Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.138 ns " "Info (332114): Worst Case Available Settling Time: 11.138 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info (332114): " {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5 " "Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.469 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.469" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.469  " "Info (332115): Path #1: Setup slack is 2.469 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG\|dr_cell_2_1:a_7_d_e\|data_out " "Info (332115): From Node    : dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG\|dr_cell_2_1:a_7_d_e\|data_out" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_fifo21_input\[11\] " "Info (332115): To Node      : ladder_fpga_fifo21_input\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sc_tck (INVERTED) " "Info (332115): Launch Clock : sc_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "Info (332115):     50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.811      1.811  F        clock network delay " "Info (332115):     51.811      1.811  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.916      0.105     uTco  dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG\|dr_cell_2_1:a_7_d_e\|data_out " "Info (332115):     51.916      0.105     uTco  dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG\|dr_cell_2_1:a_7_d_e\|data_out" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_1:a_7_d_e|data_out } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 11726 18 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.916      0.000 FF  CELL  COMP_LADDER_FPGA_SC_CONFIG\|a_7_d_e\|data_out_Z\|q " "Info (332115):     51.916      0.000 FF  CELL  COMP_LADDER_FPGA_SC_CONFIG\|a_7_d_e\|data_out_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_1:a_7_d_e|data_out } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 11726 18 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.120      0.204 FF    IC  data_serial_m_x_7_\|dataa " "Info (332115):     52.120      0.204 FF    IC  data_serial_m_x_7_\|dataa" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_serial_m_x_7_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45274 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.324      0.204 FF  CELL  data_serial_m_x_7_\|combout " "Info (332115):     52.324      0.204 FF  CELL  data_serial_m_x_7_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_serial_m_x[7] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34300 29 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.224      0.900 FF    IC  ladder_fpga_fifo21_input_11_1_11_\|datac " "Info (332115):     53.224      0.900 FF    IC  ladder_fpga_fifo21_input_11_1_11_\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_fifo21_input_11_1_11_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 43419 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.357      0.133 FF  CELL  ladder_fpga_fifo21_input_11_1_11_\|combout " "Info (332115):     53.357      0.133 FF  CELL  ladder_fpga_fifo21_input_11_1_11_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_fifo21_input_11_1[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34394 43 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.489      0.132 FF    IC  ladder_fpga_fifo21_input_11_3_11_\|datab " "Info (332115):     53.489      0.132 FF    IC  ladder_fpga_fifo21_input_11_3_11_\|datab" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_fifo21_input_11_3_11_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 44264 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.681      0.192 FF  CELL  ladder_fpga_fifo21_input_11_3_11_\|combout " "Info (332115):     53.681      0.192 FF  CELL  ladder_fpga_fifo21_input_11_3_11_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_fifo21_input_11_3[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34346 43 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.681      0.000 FF    IC  ladder_fpga_fifo21_input_11_\|d " "Info (332115):     53.681      0.000 FF    IC  ladder_fpga_fifo21_input_11_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_fifo21_input_11_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 37821 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.731      0.050 FF  CELL  ladder_fpga_fifo21_input\[11\] " "Info (332115):     53.731      0.050 FF  CELL  ladder_fpga_fifo21_input\[11\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_fifo21_input[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34317 38 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.250     56.250           latch edge time " "Info (332115):     56.250     56.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.193     -0.057  F        clock network delay " "Info (332115):     56.193     -0.057  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.200      0.007     uTsu  ladder_fpga_fifo21_input\[11\] " "Info (332115):     56.200      0.007     uTsu  ladder_fpga_fifo21_input\[11\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_fifo21_input[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34317 38 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    53.731 " "Info (332115): Data Arrival Time  :    53.731" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    56.200 " "Info (332115): Data Required Time :    56.200" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.469  " "Info (332115): Slack              :     2.469 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.855 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.855" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.855  " "Info (332115): Path #1: Setup slack is 3.855 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_event_controller_state_ip\[4\] " "Info (332115): From Node    : ladder_fpga_event_controller_state_ip\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_mux_statusout\[13\] " "Info (332115): To Node      : ladder_fpga_mux_statusout\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "Info (332115):      6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.447      0.197  F        clock network delay " "Info (332115):      6.447      0.197  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.552      0.105     uTco  ladder_fpga_event_controller_state_ip\[4\] " "Info (332115):      6.552      0.105     uTco  ladder_fpga_event_controller_state_ip\[4\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[4] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.552      0.000 FF  CELL  ladder_fpga_event_controller_state_4_\|q " "Info (332115):      6.552      0.000 FF  CELL  ladder_fpga_event_controller_state_4_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[4] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.482      0.930 FF    IC  ladder_fpga_mux_statusin_3_2_x_13_\|datad " "Info (332115):      7.482      0.930 FF    IC  ladder_fpga_mux_statusin_3_2_x_13_\|datad" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusin_3_2_x_13_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45434 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.545      0.063 FF  CELL  ladder_fpga_mux_statusin_3_2_x_13_\|combout " "Info (332115):      7.545      0.063 FF  CELL  ladder_fpga_mux_statusin_3_2_x_13_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusin_3_2_x[13] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34389 45 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.651      0.106 FF    IC  ladder_fpga_mux_statusin_3_3_13_\|datad " "Info (332115):      7.651      0.106 FF    IC  ladder_fpga_mux_statusin_3_3_13_\|datad" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusin_3_3_13_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 41665 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.714      0.063 FF  CELL  ladder_fpga_mux_statusin_3_3_13_\|combout " "Info (332115):      7.714      0.063 FF  CELL  ladder_fpga_mux_statusin_3_3_13_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusin_3_3[13] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34347 42 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.416      0.702 FF    IC  ladder_fpga_mux_statusout_13_\|asdata " "Info (332115):      8.416      0.702 FF    IC  ladder_fpga_mux_statusout_13_\|asdata" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusout_13_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 37359 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.591      0.175 FF  CELL  ladder_fpga_mux_statusout\[13\] " "Info (332115):      8.591      0.175 FF  CELL  ladder_fpga_mux_statusout\[13\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusout[13] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34331 39 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info (332115):     12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.439     -0.061  F        clock network delay " "Info (332115):     12.439     -0.061  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.446      0.007     uTsu  ladder_fpga_mux_statusout\[13\] " "Info (332115):     12.446      0.007     uTsu  ladder_fpga_mux_statusout\[13\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusout[13] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34331 39 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.591 " "Info (332115): Data Arrival Time  :     8.591" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.446 " "Info (332115): Data Required Time :    12.446" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.855  " "Info (332115): Slack              :     3.855 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.875 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.875" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.875  " "Info (332115): Path #1: Setup slack is 3.875 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_event_controller_state_ip\[4\] " "Info (332115): From Node    : ladder_fpga_event_controller_state_ip\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_mux_statusout\[13\] " "Info (332115): To Node      : ladder_fpga_mux_statusout\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "Info (332115):      6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.437      0.187  F        clock network delay " "Info (332115):      6.437      0.187  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.542      0.105     uTco  ladder_fpga_event_controller_state_ip\[4\] " "Info (332115):      6.542      0.105     uTco  ladder_fpga_event_controller_state_ip\[4\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[4] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.542      0.000 FF  CELL  ladder_fpga_event_controller_state_4_\|q " "Info (332115):      6.542      0.000 FF  CELL  ladder_fpga_event_controller_state_4_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[4] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.472      0.930 FF    IC  ladder_fpga_mux_statusin_3_2_x_13_\|datad " "Info (332115):      7.472      0.930 FF    IC  ladder_fpga_mux_statusin_3_2_x_13_\|datad" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusin_3_2_x_13_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45434 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.535      0.063 FF  CELL  ladder_fpga_mux_statusin_3_2_x_13_\|combout " "Info (332115):      7.535      0.063 FF  CELL  ladder_fpga_mux_statusin_3_2_x_13_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusin_3_2_x[13] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34389 45 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.641      0.106 FF    IC  ladder_fpga_mux_statusin_3_3_13_\|datad " "Info (332115):      7.641      0.106 FF    IC  ladder_fpga_mux_statusin_3_3_13_\|datad" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusin_3_3_13_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 41665 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.704      0.063 FF  CELL  ladder_fpga_mux_statusin_3_3_13_\|combout " "Info (332115):      7.704      0.063 FF  CELL  ladder_fpga_mux_statusin_3_3_13_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusin_3_3[13] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34347 42 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.406      0.702 FF    IC  ladder_fpga_mux_statusout_13_\|asdata " "Info (332115):      8.406      0.702 FF    IC  ladder_fpga_mux_statusout_13_\|asdata" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusout_13_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 37359 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.581      0.175 FF  CELL  ladder_fpga_mux_statusout\[13\] " "Info (332115):      8.581      0.175 FF  CELL  ladder_fpga_mux_statusout\[13\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusout[13] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34331 39 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info (332115):     12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.449     -0.051  F        clock network delay " "Info (332115):     12.449     -0.051  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.456      0.007     uTsu  ladder_fpga_mux_statusout\[13\] " "Info (332115):     12.456      0.007     uTsu  ladder_fpga_mux_statusout\[13\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusout[13] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34331 39 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.581 " "Info (332115): Data Arrival Time  :     8.581" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.456 " "Info (332115): Data Required Time :    12.456" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.875  " "Info (332115): Slack              :     3.875 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.400 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.400" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.400  " "Info (332115): Path #1: Setup slack is 4.400 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_event_controller_state_ip\[0\] " "Info (332115): From Node    : ladder_fpga_event_controller_state_ip\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_nbr_rclk_echelle\[6\] " "Info (332115): To Node      : ladder_fpga_nbr_rclk_echelle\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "Info (332115):      6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.437      0.187  F        clock network delay " "Info (332115):      6.437      0.187  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.542      0.105     uTco  ladder_fpga_event_controller_state_ip\[0\] " "Info (332115):      6.542      0.105     uTco  ladder_fpga_event_controller_state_ip\[0\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[0] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.542      0.000 FF  CELL  ladder_fpga_event_controller_state_0_\|q " "Info (332115):      6.542      0.000 FF  CELL  ladder_fpga_event_controller_state_0_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[0] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.731      0.189 FF    IC  proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\|datab " "Info (332115):      6.731      0.189 FF    IC  proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\|datab" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 44617 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.950      0.219 FR  CELL  proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\|combout " "Info (332115):      6.950      0.219 FR  CELL  proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_0_i_0_o3 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35060 83 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.287      0.337 RR    IC  proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_6_i_0\|datac " "Info (332115):      7.287      0.337 RR    IC  proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_6_i_0\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_6_i_0 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 40189 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.412      0.125 RF  CELL  proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_6_i_0\|combout " "Info (332115):      7.412      0.125 RF  CELL  proc_ladder_fpga_nbr_rclk_echelle_ladder_fpga_nbr_rclk_echelle_5_6_i_0\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_nbr_rclk_echelle.ladder_fpga_nbr_rclk_echelle_5_6_i_0 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34774 80 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.866      0.454 FF    IC  ladder_fpga_nbr_rclk_echelle_6_\|asdata " "Info (332115):      7.866      0.454 FF    IC  ladder_fpga_nbr_rclk_echelle_6_\|asdata" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_rclk_echelle_6_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35693 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.041      0.175 FF  CELL  ladder_fpga_nbr_rclk_echelle\[6\] " "Info (332115):      8.041      0.175 FF  CELL  ladder_fpga_nbr_rclk_echelle\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_rclk_echelle[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34322 42 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info (332115):     12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.434     -0.066  R        clock network delay " "Info (332115):     12.434     -0.066  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.441      0.007     uTsu  ladder_fpga_nbr_rclk_echelle\[6\] " "Info (332115):     12.441      0.007     uTsu  ladder_fpga_nbr_rclk_echelle\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_rclk_echelle[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34322 42 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.041 " "Info (332115): Data Arrival Time  :     8.041" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.441 " "Info (332115): Data Required Time :    12.441" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.400  " "Info (332115): Slack              :     4.400 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 21.563 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 21.563" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 21.563  " "Info (332115): Path #1: Setup slack is 21.563 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\[5\] " "Info (332115): From Node    : proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : level_shifter_dac_sdiz " "Info (332115): To Node      : level_shifter_dac_sdiz" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock " "Info (332115): Launch Clock : ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           launch edge time " "Info (332115):    100.000    100.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.460      1.460  R        clock network delay " "Info (332115):    101.460      1.460  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.565      0.105     uTco  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\[5\] " "Info (332115):    101.565      0.105     uTco  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\[5\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i[5] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34362 76 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.565      0.000 FF  CELL  proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_i_5_\|q " "Info (332115):    101.565      0.000 FF  CELL  proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_i_5_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i[5] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34362 76 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.831      0.266 FF    IC  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5_a\|dataa " "Info (332115):    101.831      0.266 FF    IC  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5_a\|dataa" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5_a } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 40931 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.990      0.159 FF  CELL  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5_a\|combout " "Info (332115):    101.990      0.159 FF  CELL  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5_a\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5_a } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35077 72 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.125      0.135 FF    IC  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5\|dataa " "Info (332115):    102.125      0.135 FF    IC  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5\|dataa" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 40941 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.318      0.193 FF  CELL  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5\|combout " "Info (332115):    102.318      0.193 FF  CELL  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_2_5\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_2_5 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34987 70 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.646      0.328 FF    IC  level_shifter_dac_sdi_RNO_2\|datad " "Info (332115):    102.646      0.328 FF    IC  level_shifter_dac_sdi_RNO_2\|datad" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdi_RNO_2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 43899 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.718      0.072 FR  CELL  level_shifter_dac_sdi_RNO_2\|combout " "Info (332115):    102.718      0.072 FR  CELL  level_shifter_dac_sdi_RNO_2\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4_a } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35080 82 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.822      0.104 RR    IC  level_shifter_dac_sdi_RNO_0\|datab " "Info (332115):    102.822      0.104 RR    IC  level_shifter_dac_sdi_RNO_0\|datab" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdi_RNO_0 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 43908 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   103.027      0.205 RF  CELL  level_shifter_dac_sdi_RNO_0\|combout " "Info (332115):    103.027      0.205 RF  CELL  level_shifter_dac_sdi_RNO_0\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34985 80 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   103.159      0.132 FF    IC  level_shifter_dac_sdi_RNO\|datab " "Info (332115):    103.159      0.132 FF    IC  level_shifter_dac_sdi_RNO\|datab" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdi_RNO } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 44737 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   103.335      0.176 FF  CELL  level_shifter_dac_sdi_RNO\|combout " "Info (332115):    103.335      0.176 FF  CELL  level_shifter_dac_sdi_RNO\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34754 77 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   103.335      0.000 FF    IC  level_shifter_dac_sdi_Z\|d " "Info (332115):    103.335      0.000 FF    IC  level_shifter_dac_sdi_Z\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdi_Z } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 38507 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   103.385      0.050 FF  CELL  level_shifter_dac_sdiz " "Info (332115):    103.385      0.050 FF  CELL  level_shifter_dac_sdiz" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdiz } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35102 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.000    125.000           latch edge time " "Info (332115):    125.000    125.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   124.941     -0.059  F        clock network delay " "Info (332115):    124.941     -0.059  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   124.948      0.007     uTsu  level_shifter_dac_sdiz " "Info (332115):    124.948      0.007     uTsu  level_shifter_dac_sdiz" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdiz } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35102 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   103.385 " "Info (332115): Data Arrival Time  :   103.385" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   124.948 " "Info (332115): Data Required Time :   124.948" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    21.563  " "Info (332115): Slack              :    21.563 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 46.904 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 46.904" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sc_tck\}\] " "Info (332115): -to_clock \[get_clocks \{sc_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 46.904  " "Info (332115): Path #1: Setup slack is 46.904 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : tap_control:COMP_ladder_fpga_SC_TAP_CONTROL\|etat_present\[8\] " "Info (332115): From Node    : tap_control:COMP_ladder_fpga_SC_TAP_CONTROL\|etat_present\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n " "Info (332115): To Node      : gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sc_tck " "Info (332115): Launch Clock : sc_tck" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sc_tck (INVERTED) " "Info (332115): Latch Clock  : sc_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.411      1.411  R        clock network delay " "Info (332115):      1.411      1.411  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.516      0.105     uTco  tap_control:COMP_ladder_fpga_SC_TAP_CONTROL\|etat_present\[8\] " "Info (332115):      1.516      0.105     uTco  tap_control:COMP_ladder_fpga_SC_TAP_CONTROL\|etat_present\[8\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tap_control:COMP_ladder_fpga_SC_TAP_CONTROL|etat_present[8] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 305 26 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.516      0.000 RR  CELL  COMP_ladder_fpga_SC_TAP_CONTROL\|etat_present_8_\|q " "Info (332115):      1.516      0.000 RR  CELL  COMP_ladder_fpga_SC_TAP_CONTROL\|etat_present_8_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tap_control:COMP_ladder_fpga_SC_TAP_CONTROL|etat_present[8] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 305 26 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.161      0.645 RR    IC  COMP_ladder_fpga_SC_TAP_CONTROL\|sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV\|dataa " "Info (332115):      2.161      0.645 RR    IC  COMP_ladder_fpga_SC_TAP_CONTROL\|sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV\|dataa" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tap_control:COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 1044 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.349      0.188 RR  CELL  COMP_ladder_fpga_SC_TAP_CONTROL\|sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV\|combout " "Info (332115):      2.349      0.188 RR  CELL  COMP_ladder_fpga_SC_TAP_CONTROL\|sc_updateDR_bypass_0_sqmuxa_i_a2_0_RNI5OSV\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tap_control:COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_0_0_g0 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 333 31 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.643      0.294 RR    IC  COMP_ladder_fpga_SC_TAP_CONTROL\|sc_updateDR_0x09_derived_clock_RNIU6D61\|datab " "Info (332115):      2.643      0.294 RR    IC  COMP_ladder_fpga_SC_TAP_CONTROL\|sc_updateDR_0x09_derived_clock_RNIU6D61\|datab" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tap_control:COMP_ladder_fpga_SC_TAP_CONTROL|sc_updateDR_0x09_derived_clock_RNIU6D61 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 1212 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.824      0.181 RF  CELL  COMP_ladder_fpga_SC_TAP_CONTROL\|sc_updateDR_0x09_derived_clock_RNIU6D61\|combout " "Info (332115):      2.824      0.181 RF  CELL  COMP_ladder_fpga_SC_TAP_CONTROL\|sc_updateDR_0x09_derived_clock_RNIU6D61\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tap_control:COMP_ladder_fpga_SC_TAP_CONTROL|G_710 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 261 15 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.754      0.930 FF    IC  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|pilotage_n_RNO\|datad " "Info (332115):      3.754      0.930 FF    IC  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|pilotage_n_RNO\|datad" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n|pilotage_n_RNO } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25812 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.817      0.063 FF  CELL  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|pilotage_n_RNO\|combout " "Info (332115):      3.817      0.063 FF  CELL  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|pilotage_n_RNO\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n|pilotage_n_cnv } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25785 22 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.551      0.734 FF    IC  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|pilotage_n_Z\|ena " "Info (332115):      4.551      0.734 FF    IC  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|pilotage_n_Z\|ena" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n|pilotage_n_Z } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25804 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.874      0.323 FF  CELL  gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n " "Info (332115):      4.874      0.323 FF  CELL  gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n|pilotage_n } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25777 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "Info (332115):     50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.758      1.758  F        clock network delay " "Info (332115):     51.758      1.758  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.771      0.013           clock pessimism " "Info (332115):     51.771      0.013           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.778      0.007     uTsu  gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n " "Info (332115):     51.778      0.007     uTsu  gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n|pilotage_n } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25777 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.874 " "Info (332115): Data Arrival Time  :     4.874" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.778 " "Info (332115): Data Required Time :    51.778" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    46.904  " "Info (332115): Slack              :    46.904 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 48.505 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 48.505" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock\}\] " "Info (332115): -to_clock \[get_clocks \{ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 48.505  " "Info (332115): Path #1: Setup slack is 48.505 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|dr_cell_1_6:a_15_d_e\|data_out " "Info (332115): From Node    : dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|dr_cell_1_6:a_15_d_e\|data_out" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\[7\] " "Info (332115): To Node      : proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sc_tck (INVERTED) " "Info (332115): Launch Clock : sc_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock " "Info (332115): Latch Clock  : ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "Info (332115):     50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.816      1.816  F        clock network delay " "Info (332115):     51.816      1.816  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.921      0.105     uTco  dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|dr_cell_1_6:a_15_d_e\|data_out " "Info (332115):     51.921      0.105     uTco  dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|dr_cell_1_6:a_15_d_e\|data_out" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_6:a_15_d_e|data_out } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 13941 18 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.921      0.000 FF  CELL  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_15_d_e\|data_out_Z\|q " "Info (332115):     51.921      0.000 FF  CELL  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_15_d_e\|data_out_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_6:a_15_d_e|data_out } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 13941 18 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.665      0.744 FF    IC  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_15_d_e\|data_out_RNIIGVJ\|datab " "Info (332115):     52.665      0.744 FF    IC  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_15_d_e\|data_out_RNIIGVJ\|datab" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_6:a_15_d_e|data_out_RNIIGVJ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 14011 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.857      0.192 FR  CELL  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_15_d_e\|data_out_RNIIGVJ\|combout " "Info (332115):     52.857      0.192 FR  CELL  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_15_d_e\|data_out_RNIIGVJ\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_6:a_15_d_e|data_out_4 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 13932 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.857      0.000 RR    IC  proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_i_7_\|d " "Info (332115):     52.857      0.000 RR    IC  proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_i_7_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_b_i_7_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36869 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.894      0.037 RR  CELL  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\[7\] " "Info (332115):     52.894      0.037 RR  CELL  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\[7\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i[7] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34362 76 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "Info (332115):    100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.392      1.392  R        clock network delay " "Info (332115):    101.392      1.392  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.399      0.007     uTsu  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\[7\] " "Info (332115):    101.399      0.007     uTsu  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i\[7\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_b_i[7] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34362 76 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    52.894 " "Info (332115): Data Arrival Time  :    52.894" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   101.399 " "Info (332115): Data Required Time :   101.399" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    48.505  " "Info (332115): Slack              :    48.505 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 122.608 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 122.608" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 122.608  " "Info (332115): Path #1: Setup slack is 122.608 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : level_shifter_dac_load_indice_i_0\[0\] " "Info (332115): From Node    : level_shifter_dac_load_indice_i_0\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : level_shifter_dac_sdiz " "Info (332115): To Node      : level_shifter_dac_sdiz" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.159      0.159  R        clock network delay " "Info (332115):      0.159      0.159  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.264      0.105     uTco  level_shifter_dac_load_indice_i_0\[0\] " "Info (332115):      0.264      0.105     uTco  level_shifter_dac_load_indice_i_0\[0\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_load_indice_i_0[0] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34357 46 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.264      0.000 FF  CELL  level_shifter_dac_load_indice_i_0_0_\|q " "Info (332115):      0.264      0.000 FF  CELL  level_shifter_dac_load_indice_i_0_0_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_load_indice_i_0[0] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34357 46 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.708      0.444 FF    IC  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9_a\|dataa " "Info (332115):      0.708      0.444 FF    IC  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9_a\|dataa" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9_a } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 40951 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.921      0.213 FR  CELL  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9_a\|combout " "Info (332115):      0.921      0.213 FR  CELL  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9_a\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_9_a } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35078 72 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.122      0.201 RR    IC  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9\|dataa " "Info (332115):      1.122      0.201 RR    IC  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9\|dataa" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 40961 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.318      0.196 RF  CELL  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9\|combout " "Info (332115):      1.318      0.196 RF  CELL  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_9\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_9 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34989 70 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.656      0.338 FF    IC  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_13\|datad " "Info (332115):      1.656      0.338 FF    IC  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_13\|datad" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_13 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 42819 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.719      0.063 FF  CELL  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_13\|combout " "Info (332115):      1.719      0.063 FF  CELL  proc_ladder_fpga_level_shifter_sdi_level_shifter_dac_sdi_1_13\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_1_13 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34983 71 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.849      0.130 FF    IC  level_shifter_dac_sdi_RNO_1\|datab " "Info (332115):      1.849      0.130 FF    IC  level_shifter_dac_sdi_RNO_1\|datab" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdi_RNO_1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 43890 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.056      0.207 FF  CELL  level_shifter_dac_sdi_RNO_1\|combout " "Info (332115):      2.056      0.207 FF  CELL  level_shifter_dac_sdi_RNO_1\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i_m4_0 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34982 82 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.167      0.111 FF    IC  level_shifter_dac_sdi_RNO\|datac " "Info (332115):      2.167      0.111 FF    IC  level_shifter_dac_sdi_RNO\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdi_RNO } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 44737 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.300      0.133 FF  CELL  level_shifter_dac_sdi_RNO\|combout " "Info (332115):      2.300      0.133 FF  CELL  level_shifter_dac_sdi_RNO\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_sdi.level_shifter_dac_sdi_3_u_0_g0_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34754 77 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.300      0.000 FF    IC  level_shifter_dac_sdi_Z\|d " "Info (332115):      2.300      0.000 FF    IC  level_shifter_dac_sdi_Z\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdi_Z } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 38507 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.350      0.050 FF  CELL  level_shifter_dac_sdiz " "Info (332115):      2.350      0.050 FF  CELL  level_shifter_dac_sdiz" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdiz } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35102 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.000    125.000           latch edge time " "Info (332115):    125.000    125.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   124.951     -0.049  F        clock network delay " "Info (332115):    124.951     -0.049  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   124.958      0.007     uTsu  level_shifter_dac_sdiz " "Info (332115):    124.958      0.007     uTsu  level_shifter_dac_sdiz" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { level_shifter_dac_sdiz } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35102 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.350 " "Info (332115): Data Arrival Time  :     2.350" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   124.958 " "Info (332115): Data Required Time :   124.958" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   122.608  " "Info (332115): Slack              :   122.608 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 498.248 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 498.248" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 498.248  " "Info (332115): Path #1: Setup slack is 498.248 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : usb_read_n_in_i " "Info (332115): From Node    : usb_read_n_in_i" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2 " "Info (332115): To Node      : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.000    500.000           launch edge time " "Info (332115):    500.000    500.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.196      0.196  F        clock network delay " "Info (332115):    500.196      0.196  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.301      0.105     uTco  usb_read_n_in_i " "Info (332115):    500.301      0.105     uTco  usb_read_n_in_i" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_read_n_in_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34850 23 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.301      0.000 FF  CELL  usb_read_n_in_i_Z\|q " "Info (332115):    500.301      0.000 FF  CELL  usb_read_n_in_i_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_read_n_in_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34850 23 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.939      0.638 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|_~0\|dataa " "Info (332115):    500.939      0.638 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|_~0\|dataa" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|_~0 } "NODE_NAME" } } { "db/dcfifo_gih1.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/dcfifo_gih1.tdf" 51 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.132      0.193 FF  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|_~0\|combout " "Info (332115):    501.132      0.193 FF  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|_~0\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|_~0 } "NODE_NAME" } } { "db/dcfifo_gih1.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/dcfifo_gih1.tdf" 51 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.243      0.111 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2~0\|datad " "Info (332115):    501.243      0.111 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2~0\|datad" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a2~0 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.306      0.063 FF  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2~0\|combout " "Info (332115):    501.306      0.063 FF  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2~0\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a2~0 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.511      0.205 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2\|asdata " "Info (332115):    501.511      0.205 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2\|asdata" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a2 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.686      0.175 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2 " "Info (332115):    501.686      0.175 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a2 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1000.000   1000.000           latch edge time " "Info (332115):   1000.000   1000.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   999.927     -0.073  R        clock network delay " "Info (332115):    999.927     -0.073  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   999.934      0.007     uTsu  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2 " "Info (332115):    999.934      0.007     uTsu  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a2 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   501.686 " "Info (332115): Data Arrival Time  :   501.686" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   999.934 " "Info (332115): Data Required Time :   999.934" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   498.248  " "Info (332115): Slack              :   498.248 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 498.268 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 498.268" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 498.268  " "Info (332115): Path #1: Setup slack is 498.268 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : usb_read_n_in_i " "Info (332115): From Node    : usb_read_n_in_i" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2 " "Info (332115): To Node      : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.000    500.000           launch edge time " "Info (332115):    500.000    500.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.186      0.186  F        clock network delay " "Info (332115):    500.186      0.186  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.291      0.105     uTco  usb_read_n_in_i " "Info (332115):    500.291      0.105     uTco  usb_read_n_in_i" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_read_n_in_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34850 23 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.291      0.000 FF  CELL  usb_read_n_in_i_Z\|q " "Info (332115):    500.291      0.000 FF  CELL  usb_read_n_in_i_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_read_n_in_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34850 23 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.929      0.638 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|_~0\|dataa " "Info (332115):    500.929      0.638 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|_~0\|dataa" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|_~0 } "NODE_NAME" } } { "db/dcfifo_gih1.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/dcfifo_gih1.tdf" 51 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.122      0.193 FF  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|_~0\|combout " "Info (332115):    501.122      0.193 FF  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|_~0\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|_~0 } "NODE_NAME" } } { "db/dcfifo_gih1.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/dcfifo_gih1.tdf" 51 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.233      0.111 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2~0\|datad " "Info (332115):    501.233      0.111 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2~0\|datad" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a2~0 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.296      0.063 FF  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2~0\|combout " "Info (332115):    501.296      0.063 FF  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2~0\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a2~0 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.501      0.205 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2\|asdata " "Info (332115):    501.501      0.205 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a2\|asdata" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a2 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.676      0.175 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2 " "Info (332115):    501.676      0.175 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a2 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1000.000   1000.000           latch edge time " "Info (332115):   1000.000   1000.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   999.937     -0.063  R        clock network delay " "Info (332115):    999.937     -0.063  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   999.944      0.007     uTsu  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2 " "Info (332115):    999.944      0.007     uTsu  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a2 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   501.676 " "Info (332115): Data Arrival Time  :   501.676" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   999.944 " "Info (332115): Data Required Time :   999.944" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   498.268  " "Info (332115): Slack              :   498.268 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 998.861 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 998.861" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ladder_fpga\|testin_echelle\}\] " "Info (332115): -to_clock \[get_clocks \{ladder_fpga\|testin_echelle\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 998.861  " "Info (332115): Path #1: Setup slack is 998.861 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_nbr_test\[1\] " "Info (332115): From Node    : ladder_fpga_nbr_test\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_nbr_test\[11\] " "Info (332115): To Node      : ladder_fpga_nbr_test\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : ladder_fpga\|testin_echelle " "Info (332115): Launch Clock : ladder_fpga\|testin_echelle" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ladder_fpga\|testin_echelle " "Info (332115): Latch Clock  : ladder_fpga\|testin_echelle" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.346      1.346  R        clock network delay " "Info (332115):      1.346      1.346  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.451      0.105     uTco  ladder_fpga_nbr_test\[1\] " "Info (332115):      1.451      0.105     uTco  ladder_fpga_nbr_test\[1\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test[1] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34338 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.451      0.000 FF  CELL  ladder_fpga_nbr_test_1_\|q " "Info (332115):      1.451      0.000 FF  CELL  ladder_fpga_nbr_test_1_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test[1] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34338 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.640      0.189 FF    IC  ladder_fpga_nbr_test_c1\|datab " "Info (332115):      1.640      0.189 FF    IC  ladder_fpga_nbr_test_c1\|datab" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39151 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.897      0.257 FR  CELL  ladder_fpga_nbr_test_c1\|cout " "Info (332115):      1.897      0.257 FR  CELL  ladder_fpga_nbr_test_c1\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c1_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34637 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.897      0.000 RR    IC  ladder_fpga_nbr_test_c2\|cin " "Info (332115):      1.897      0.000 RR    IC  ladder_fpga_nbr_test_c2\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39163 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.931      0.034 RF  CELL  ladder_fpga_nbr_test_c2\|cout " "Info (332115):      1.931      0.034 RF  CELL  ladder_fpga_nbr_test_c2\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c2_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34639 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.931      0.000 FF    IC  ladder_fpga_nbr_test_c3\|cin " "Info (332115):      1.931      0.000 FF    IC  ladder_fpga_nbr_test_c3\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c3 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39175 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.965      0.034 FR  CELL  ladder_fpga_nbr_test_c3\|cout " "Info (332115):      1.965      0.034 FR  CELL  ladder_fpga_nbr_test_c3\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c3_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34641 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.965      0.000 RR    IC  ladder_fpga_nbr_test_c4\|cin " "Info (332115):      1.965      0.000 RR    IC  ladder_fpga_nbr_test_c4\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c4 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39187 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.999      0.034 RF  CELL  ladder_fpga_nbr_test_c4\|cout " "Info (332115):      1.999      0.034 RF  CELL  ladder_fpga_nbr_test_c4\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c4_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34643 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.999      0.000 FF    IC  ladder_fpga_nbr_test_c5\|cin " "Info (332115):      1.999      0.000 FF    IC  ladder_fpga_nbr_test_c5\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c5 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39199 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.033      0.034 FR  CELL  ladder_fpga_nbr_test_c5\|cout " "Info (332115):      2.033      0.034 FR  CELL  ladder_fpga_nbr_test_c5\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c5_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34645 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.033      0.000 RR    IC  ladder_fpga_nbr_test_c6\|cin " "Info (332115):      2.033      0.000 RR    IC  ladder_fpga_nbr_test_c6\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c6 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39211 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.067      0.034 RF  CELL  ladder_fpga_nbr_test_c6\|cout " "Info (332115):      2.067      0.034 RF  CELL  ladder_fpga_nbr_test_c6\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c6_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34647 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.067      0.000 FF    IC  ladder_fpga_nbr_test_c7\|cin " "Info (332115):      2.067      0.000 FF    IC  ladder_fpga_nbr_test_c7\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c7 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39223 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.101      0.034 FR  CELL  ladder_fpga_nbr_test_c7\|cout " "Info (332115):      2.101      0.034 FR  CELL  ladder_fpga_nbr_test_c7\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c7_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34649 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.101      0.000 RR    IC  ladder_fpga_nbr_test_c8\|cin " "Info (332115):      2.101      0.000 RR    IC  ladder_fpga_nbr_test_c8\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c8 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39235 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.135      0.034 RF  CELL  ladder_fpga_nbr_test_c8\|cout " "Info (332115):      2.135      0.034 RF  CELL  ladder_fpga_nbr_test_c8\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c8_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34651 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.135      0.000 FF    IC  ladder_fpga_nbr_test_c9\|cin " "Info (332115):      2.135      0.000 FF    IC  ladder_fpga_nbr_test_c9\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c9 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39247 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.169      0.034 FR  CELL  ladder_fpga_nbr_test_c9\|cout " "Info (332115):      2.169      0.034 FR  CELL  ladder_fpga_nbr_test_c9\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c9_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34653 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.169      0.000 RR    IC  ladder_fpga_nbr_test_c10\|cin " "Info (332115):      2.169      0.000 RR    IC  ladder_fpga_nbr_test_c10\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c10 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39259 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.203      0.034 RF  CELL  ladder_fpga_nbr_test_c10\|cout " "Info (332115):      2.203      0.034 RF  CELL  ladder_fpga_nbr_test_c10\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c10_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34655 37 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.203      0.000 FF    IC  ladder_fpga_nbr_test_c11\|cin " "Info (332115):      2.203      0.000 FF    IC  ladder_fpga_nbr_test_c11\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c11 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39270 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.407      0.204 FF  CELL  ladder_fpga_nbr_test_c11\|combout " "Info (332115):      2.407      0.204 FF  CELL  ladder_fpga_nbr_test_c11\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c11_combout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34656 40 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.407      0.000 FF    IC  ladder_fpga_nbr_test_11_\|d " "Info (332115):      2.407      0.000 FF    IC  ladder_fpga_nbr_test_11_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_11_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35497 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.457      0.050 FF  CELL  ladder_fpga_nbr_test\[11\] " "Info (332115):      2.457      0.050 FF  CELL  ladder_fpga_nbr_test\[11\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34338 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1000.000   1000.000           latch edge time " "Info (332115):   1000.000   1000.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1001.297      1.297  R        clock network delay " "Info (332115):   1001.297      1.297  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1001.311      0.014           clock pessimism " "Info (332115):   1001.311      0.014           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1001.318      0.007     uTsu  ladder_fpga_nbr_test\[11\] " "Info (332115):   1001.318      0.007     uTsu  ladder_fpga_nbr_test\[11\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34338 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.457 " "Info (332115): Data Arrival Time  :     2.457" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :  1001.318 " "Info (332115): Data Required Time :  1001.318" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   998.861  " "Info (332115): Slack              :   998.861 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 998.870 " "Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 998.870" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ladder_fpga\|holdin_echelle\}\] " "Info (332115): -to_clock \[get_clocks \{ladder_fpga\|holdin_echelle\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info (332115): -setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 998.870  " "Info (332115): Path #1: Setup slack is 998.870 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_nbr_hold\[1\] " "Info (332115): From Node    : ladder_fpga_nbr_hold\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_nbr_hold\[11\] " "Info (332115): To Node      : ladder_fpga_nbr_hold\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : ladder_fpga\|holdin_echelle " "Info (332115): Launch Clock : ladder_fpga\|holdin_echelle" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ladder_fpga\|holdin_echelle " "Info (332115): Latch Clock  : ladder_fpga\|holdin_echelle" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.520      1.520  R        clock network delay " "Info (332115):      1.520      1.520  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.625      0.105     uTco  ladder_fpga_nbr_hold\[1\] " "Info (332115):      1.625      0.105     uTco  ladder_fpga_nbr_hold\[1\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold[1] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34337 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.625      0.000 FF  CELL  ladder_fpga_nbr_hold_1_\|q " "Info (332115):      1.625      0.000 FF  CELL  ladder_fpga_nbr_hold_1_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold[1] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34337 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.814      0.189 FF    IC  ladder_fpga_nbr_hold_c1\|datab " "Info (332115):      1.814      0.189 FF    IC  ladder_fpga_nbr_hold_c1\|datab" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39009 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.071      0.257 FR  CELL  ladder_fpga_nbr_hold_c1\|cout " "Info (332115):      2.071      0.257 FR  CELL  ladder_fpga_nbr_hold_c1\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c1_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34614 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.071      0.000 RR    IC  ladder_fpga_nbr_hold_c2\|cin " "Info (332115):      2.071      0.000 RR    IC  ladder_fpga_nbr_hold_c2\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39021 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.105      0.034 RF  CELL  ladder_fpga_nbr_hold_c2\|cout " "Info (332115):      2.105      0.034 RF  CELL  ladder_fpga_nbr_hold_c2\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c2_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34616 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.105      0.000 FF    IC  ladder_fpga_nbr_hold_c3\|cin " "Info (332115):      2.105      0.000 FF    IC  ladder_fpga_nbr_hold_c3\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c3 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39033 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.139      0.034 FR  CELL  ladder_fpga_nbr_hold_c3\|cout " "Info (332115):      2.139      0.034 FR  CELL  ladder_fpga_nbr_hold_c3\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c3_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34618 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.139      0.000 RR    IC  ladder_fpga_nbr_hold_c4\|cin " "Info (332115):      2.139      0.000 RR    IC  ladder_fpga_nbr_hold_c4\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c4 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39045 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.173      0.034 RF  CELL  ladder_fpga_nbr_hold_c4\|cout " "Info (332115):      2.173      0.034 RF  CELL  ladder_fpga_nbr_hold_c4\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c4_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34620 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.173      0.000 FF    IC  ladder_fpga_nbr_hold_c5\|cin " "Info (332115):      2.173      0.000 FF    IC  ladder_fpga_nbr_hold_c5\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c5 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39057 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.207      0.034 FR  CELL  ladder_fpga_nbr_hold_c5\|cout " "Info (332115):      2.207      0.034 FR  CELL  ladder_fpga_nbr_hold_c5\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c5_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34622 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.207      0.000 RR    IC  ladder_fpga_nbr_hold_c6\|cin " "Info (332115):      2.207      0.000 RR    IC  ladder_fpga_nbr_hold_c6\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c6 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39069 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.241      0.034 RF  CELL  ladder_fpga_nbr_hold_c6\|cout " "Info (332115):      2.241      0.034 RF  CELL  ladder_fpga_nbr_hold_c6\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c6_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34624 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.241      0.000 FF    IC  ladder_fpga_nbr_hold_c7\|cin " "Info (332115):      2.241      0.000 FF    IC  ladder_fpga_nbr_hold_c7\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c7 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39081 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.275      0.034 FR  CELL  ladder_fpga_nbr_hold_c7\|cout " "Info (332115):      2.275      0.034 FR  CELL  ladder_fpga_nbr_hold_c7\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c7_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34626 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.275      0.000 RR    IC  ladder_fpga_nbr_hold_c8\|cin " "Info (332115):      2.275      0.000 RR    IC  ladder_fpga_nbr_hold_c8\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c8 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39093 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.309      0.034 RF  CELL  ladder_fpga_nbr_hold_c8\|cout " "Info (332115):      2.309      0.034 RF  CELL  ladder_fpga_nbr_hold_c8\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c8_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34628 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.309      0.000 FF    IC  ladder_fpga_nbr_hold_c9\|cin " "Info (332115):      2.309      0.000 FF    IC  ladder_fpga_nbr_hold_c9\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c9 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39105 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.343      0.034 FR  CELL  ladder_fpga_nbr_hold_c9\|cout " "Info (332115):      2.343      0.034 FR  CELL  ladder_fpga_nbr_hold_c9\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c9_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34630 36 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.343      0.000 RR    IC  ladder_fpga_nbr_hold_c10\|cin " "Info (332115):      2.343      0.000 RR    IC  ladder_fpga_nbr_hold_c10\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c10 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39117 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.377      0.034 RF  CELL  ladder_fpga_nbr_hold_c10\|cout " "Info (332115):      2.377      0.034 RF  CELL  ladder_fpga_nbr_hold_c10\|cout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c10_cout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34632 37 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.377      0.000 FF    IC  ladder_fpga_nbr_hold_c11\|cin " "Info (332115):      2.377      0.000 FF    IC  ladder_fpga_nbr_hold_c11\|cin" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c11 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39128 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.581      0.204 FF  CELL  ladder_fpga_nbr_hold_c11\|combout " "Info (332115):      2.581      0.204 FF  CELL  ladder_fpga_nbr_hold_c11\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c11_combout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34633 40 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.581      0.000 FF    IC  ladder_fpga_nbr_hold_11_\|d " "Info (332115):      2.581      0.000 FF    IC  ladder_fpga_nbr_hold_11_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_11_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35329 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.631      0.050 FF  CELL  ladder_fpga_nbr_hold\[11\] " "Info (332115):      2.631      0.050 FF  CELL  ladder_fpga_nbr_hold\[11\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34337 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1000.000   1000.000           latch edge time " "Info (332115):   1000.000   1000.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1001.459      1.459  R        clock network delay " "Info (332115):   1001.459      1.459  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1001.494      0.035           clock pessimism " "Info (332115):   1001.494      0.035           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "  1001.501      0.007     uTsu  ladder_fpga_nbr_hold\[11\] " "Info (332115):   1001.501      0.007     uTsu  ladder_fpga_nbr_hold\[11\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34337 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.631 " "Info (332115): Data Arrival Time  :     2.631" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :  1001.501 " "Info (332115): Data Required Time :  1001.501" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   998.870  " "Info (332115): Slack              :   998.870 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.031 " "Info (332115): Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.031" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is -0.031 (VIOLATED) " "Info (332115): Path #1: Hold slack is -0.031 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : n_bytes\[1\] " "Info (332115): From Node    : n_bytes\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : n_bytes\[1\] " "Info (332115): To Node      : n_bytes\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info (332115):     12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.452     -0.048  F        clock network delay " "Info (332115):     12.452     -0.048  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.557      0.105     uTco  n_bytes\[1\] " "Info (332115):     12.557      0.105     uTco  n_bytes\[1\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_bytes[1] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34325 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.557      0.000 RR  CELL  n_bytes_1_\|q " "Info (332115):     12.557      0.000 RR  CELL  n_bytes_1_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_bytes[1] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34325 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.557      0.000 RR    IC  n_bytes_RNO_1_\|datac " "Info (332115):     12.557      0.000 RR    IC  n_bytes_RNO_1_\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_bytes_RNO_1_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 43825 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.728      0.171 RR  CELL  n_bytes_RNO_1_\|combout " "Info (332115):     12.728      0.171 RR  CELL  n_bytes_RNO_1_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_bytes_0_0_1__g3 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34843 25 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.728      0.000 RR    IC  n_bytes_1_\|d " "Info (332115):     12.728      0.000 RR    IC  n_bytes_1_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_bytes_1_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 37989 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.759      0.031 RR  CELL  n_bytes\[1\] " "Info (332115):     12.759      0.031 RR  CELL  n_bytes\[1\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_bytes[1] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34325 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info (332115):     12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.706      0.206  F        clock network delay " "Info (332115):     12.706      0.206  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.790      0.084      uTh  n_bytes\[1\] " "Info (332115):     12.790      0.084      uTh  n_bytes\[1\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_bytes[1] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34325 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.759 " "Info (332115): Data Arrival Time  :    12.759" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.790 " "Info (332115): Data Required Time :    12.790" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.031 (VIOLATED) " "Info (332115): Slack              :    -0.031 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.031 " "Info (332115): Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.031" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is -0.031 (VIOLATED) " "Info (332115): Path #1: Hold slack is -0.031 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_data_packer_temp\[5\] " "Info (332115): From Node    : ladder_fpga_data_packer_temp\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_data_packer_temp\[5\] " "Info (332115): To Node      : ladder_fpga_data_packer_temp\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "Info (332115):      6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.192     -0.058  F        clock network delay " "Info (332115):      6.192     -0.058  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.297      0.105     uTco  ladder_fpga_data_packer_temp\[5\] " "Info (332115):      6.297      0.105     uTco  ladder_fpga_data_packer_temp\[5\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_data_packer_temp[5] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34341 42 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.297      0.000 RR  CELL  ladder_fpga_data_packer_temp_5_\|q " "Info (332115):      6.297      0.000 RR  CELL  ladder_fpga_data_packer_temp_5_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_data_packer_temp[5] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34341 42 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.297      0.000 RR    IC  ladder_fpga_data_packer_temp_RNO_5_\|datac " "Info (332115):      6.297      0.000 RR    IC  ladder_fpga_data_packer_temp_RNO_5_\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_data_packer_temp_RNO_5_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 43264 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.468      0.171 RR  CELL  ladder_fpga_data_packer_temp_RNO_5_\|combout " "Info (332115):      6.468      0.171 RR  CELL  ladder_fpga_data_packer_temp_RNO_5_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_data_packer_temp_1_0_5__m3 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34815 46 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.468      0.000 RR    IC  ladder_fpga_data_packer_temp_5_\|d " "Info (332115):      6.468      0.000 RR    IC  ladder_fpga_data_packer_temp_5_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_data_packer_temp_5_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 38269 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.499      0.031 RR  CELL  ladder_fpga_data_packer_temp\[5\] " "Info (332115):      6.499      0.031 RR  CELL  ladder_fpga_data_packer_temp\[5\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_data_packer_temp[5] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34341 42 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "Info (332115):      6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.446      0.196  F        clock network delay " "Info (332115):      6.446      0.196  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.530      0.084      uTh  ladder_fpga_data_packer_temp\[5\] " "Info (332115):      6.530      0.084      uTh  ladder_fpga_data_packer_temp\[5\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_data_packer_temp[5] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34341 42 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.499 " "Info (332115): Data Arrival Time  :     6.499" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.530 " "Info (332115): Data Required Time :     6.530" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.031 (VIOLATED) " "Info (332115): Slack              :    -0.031 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.028 " "Info (332115): Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.028" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is -0.028 (VIOLATED) " "Info (332115): Path #1: Hold slack is -0.028 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mesure_temperature:comp_mesure_temperature\|temperature1_1 " "Info (332115): From Node    : mesure_temperature:comp_mesure_temperature\|temperature1_1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mesure_temperature:comp_mesure_temperature\|temperature1_1 " "Info (332115): To Node      : mesure_temperature:comp_mesure_temperature\|temperature1_1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.083     -0.083  R        clock network delay " "Info (332115):     -0.083     -0.083  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.022      0.105     uTco  mesure_temperature:comp_mesure_temperature\|temperature1_1 " "Info (332115):      0.022      0.105     uTco  mesure_temperature:comp_mesure_temperature\|temperature1_1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31593 24 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.022      0.000 RR  CELL  comp_mesure_temperature\|temperature1_1_\|q " "Info (332115):      0.022      0.000 RR  CELL  comp_mesure_temperature\|temperature1_1_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31593 24 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.022      0.000 RR    IC  comp_mesure_temperature\|temperature1_RNO_1_\|datac " "Info (332115):      0.022      0.000 RR    IC  comp_mesure_temperature\|temperature1_RNO_1_\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_RNO_1_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 33388 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.193      0.171 RR  CELL  comp_mesure_temperature\|temperature1_RNO_1_\|combout " "Info (332115):      0.193      0.171 RR  CELL  comp_mesure_temperature\|temperature1_RNO_1_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_1_0_1__g3 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31775 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.193      0.000 RR    IC  comp_mesure_temperature\|temperature1_1_\|d " "Info (332115):      0.193      0.000 RR    IC  comp_mesure_temperature\|temperature1_1_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_1_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 32757 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.224      0.031 RR  CELL  mesure_temperature:comp_mesure_temperature\|temperature1_1 " "Info (332115):      0.224      0.031 RR  CELL  mesure_temperature:comp_mesure_temperature\|temperature1_1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31593 24 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.168      0.168  R        clock network delay " "Info (332115):      0.168      0.168  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.252      0.084      uTh  mesure_temperature:comp_mesure_temperature\|temperature1_1 " "Info (332115):      0.252      0.084      uTh  mesure_temperature:comp_mesure_temperature\|temperature1_1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31593 24 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.224 " "Info (332115): Data Arrival Time  :     0.224" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.252 " "Info (332115): Data Required Time :     0.252" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.028 (VIOLATED) " "Info (332115): Slack              :    -0.028 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.028 " "Info (332115): Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.028" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is -0.028 (VIOLATED) " "Info (332115): Path #1: Hold slack is -0.028 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115): From Node    : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115): To Node      : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.073     -0.073  R        clock network delay " "Info (332115):     -0.073     -0.073  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.032      0.105     uTco  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115):      0.032      0.105     uTco  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.032      0.000 RR  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|q " "Info (332115):      0.032      0.000 RR  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.032      0.000 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|datac " "Info (332115):      0.032      0.000 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1~0 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.203      0.171 RR  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|combout " "Info (332115):      0.203      0.171 RR  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1~0 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.203      0.000 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|d " "Info (332115):      0.203      0.000 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.234      0.031 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115):      0.234      0.031 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.178      0.178  R        clock network delay " "Info (332115):      0.178      0.178  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.262      0.084      uTh  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115):      0.262      0.084      uTh  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.234 " "Info (332115): Data Arrival Time  :     0.234" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.262 " "Info (332115): Data Required Time :     0.262" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.028 (VIOLATED) " "Info (332115): Slack              :    -0.028 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.011 " "Info (332115): Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.011" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is -0.011 (VIOLATED) " "Info (332115): Path #1: Hold slack is -0.011 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : n_bytes\[1\] " "Info (332115): From Node    : n_bytes\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : n_bytes\[1\] " "Info (332115): To Node      : n_bytes\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info (332115):     12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.462     -0.038  F        clock network delay " "Info (332115):     12.462     -0.038  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.567      0.105     uTco  n_bytes\[1\] " "Info (332115):     12.567      0.105     uTco  n_bytes\[1\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_bytes[1] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34325 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.567      0.000 RR  CELL  n_bytes_1_\|q " "Info (332115):     12.567      0.000 RR  CELL  n_bytes_1_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_bytes[1] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34325 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.567      0.000 RR    IC  n_bytes_RNO_1_\|datac " "Info (332115):     12.567      0.000 RR    IC  n_bytes_RNO_1_\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_bytes_RNO_1_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 43825 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.738      0.171 RR  CELL  n_bytes_RNO_1_\|combout " "Info (332115):     12.738      0.171 RR  CELL  n_bytes_RNO_1_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_bytes_0_0_1__g3 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34843 25 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.738      0.000 RR    IC  n_bytes_1_\|d " "Info (332115):     12.738      0.000 RR    IC  n_bytes_1_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_bytes_1_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 37989 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.769      0.031 RR  CELL  n_bytes\[1\] " "Info (332115):     12.769      0.031 RR  CELL  n_bytes\[1\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_bytes[1] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34325 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info (332115):     12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.696      0.196  F        clock network delay " "Info (332115):     12.696      0.196  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.780      0.084      uTh  n_bytes\[1\] " "Info (332115):     12.780      0.084      uTh  n_bytes\[1\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { n_bytes[1] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34325 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.769 " "Info (332115): Data Arrival Time  :    12.769" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.780 " "Info (332115): Data Required Time :    12.780" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.011 (VIOLATED) " "Info (332115): Slack              :    -0.011 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.011 " "Info (332115): Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.011" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is -0.011 (VIOLATED) " "Info (332115): Path #1: Hold slack is -0.011 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_data_packer_temp\[5\] " "Info (332115): From Node    : ladder_fpga_data_packer_temp\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_data_packer_temp\[5\] " "Info (332115): To Node      : ladder_fpga_data_packer_temp\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "Info (332115):      6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.202     -0.048  F        clock network delay " "Info (332115):      6.202     -0.048  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.307      0.105     uTco  ladder_fpga_data_packer_temp\[5\] " "Info (332115):      6.307      0.105     uTco  ladder_fpga_data_packer_temp\[5\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_data_packer_temp[5] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34341 42 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.307      0.000 RR  CELL  ladder_fpga_data_packer_temp_5_\|q " "Info (332115):      6.307      0.000 RR  CELL  ladder_fpga_data_packer_temp_5_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_data_packer_temp[5] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34341 42 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.307      0.000 RR    IC  ladder_fpga_data_packer_temp_RNO_5_\|datac " "Info (332115):      6.307      0.000 RR    IC  ladder_fpga_data_packer_temp_RNO_5_\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_data_packer_temp_RNO_5_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 43264 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.478      0.171 RR  CELL  ladder_fpga_data_packer_temp_RNO_5_\|combout " "Info (332115):      6.478      0.171 RR  CELL  ladder_fpga_data_packer_temp_RNO_5_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_data_packer_temp_1_0_5__m3 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34815 46 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.478      0.000 RR    IC  ladder_fpga_data_packer_temp_5_\|d " "Info (332115):      6.478      0.000 RR    IC  ladder_fpga_data_packer_temp_5_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_data_packer_temp_5_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 38269 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.509      0.031 RR  CELL  ladder_fpga_data_packer_temp\[5\] " "Info (332115):      6.509      0.031 RR  CELL  ladder_fpga_data_packer_temp\[5\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_data_packer_temp[5] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34341 42 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "Info (332115):      6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.436      0.186  F        clock network delay " "Info (332115):      6.436      0.186  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.520      0.084      uTh  ladder_fpga_data_packer_temp\[5\] " "Info (332115):      6.520      0.084      uTh  ladder_fpga_data_packer_temp\[5\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_data_packer_temp[5] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34341 42 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.509 " "Info (332115): Data Arrival Time  :     6.509" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.520 " "Info (332115): Data Required Time :     6.520" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.011 (VIOLATED) " "Info (332115): Slack              :    -0.011 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.008 " "Info (332115): Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.008" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is -0.008 (VIOLATED) " "Info (332115): Path #1: Hold slack is -0.008 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mesure_temperature:comp_mesure_temperature\|temperature1_1 " "Info (332115): From Node    : mesure_temperature:comp_mesure_temperature\|temperature1_1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mesure_temperature:comp_mesure_temperature\|temperature1_1 " "Info (332115): To Node      : mesure_temperature:comp_mesure_temperature\|temperature1_1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.073     -0.073  R        clock network delay " "Info (332115):     -0.073     -0.073  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.032      0.105     uTco  mesure_temperature:comp_mesure_temperature\|temperature1_1 " "Info (332115):      0.032      0.105     uTco  mesure_temperature:comp_mesure_temperature\|temperature1_1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31593 24 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.032      0.000 RR  CELL  comp_mesure_temperature\|temperature1_1_\|q " "Info (332115):      0.032      0.000 RR  CELL  comp_mesure_temperature\|temperature1_1_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31593 24 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.032      0.000 RR    IC  comp_mesure_temperature\|temperature1_RNO_1_\|datac " "Info (332115):      0.032      0.000 RR    IC  comp_mesure_temperature\|temperature1_RNO_1_\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_RNO_1_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 33388 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.203      0.171 RR  CELL  comp_mesure_temperature\|temperature1_RNO_1_\|combout " "Info (332115):      0.203      0.171 RR  CELL  comp_mesure_temperature\|temperature1_RNO_1_\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_1_0_1__g3 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31775 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.203      0.000 RR    IC  comp_mesure_temperature\|temperature1_1_\|d " "Info (332115):      0.203      0.000 RR    IC  comp_mesure_temperature\|temperature1_1_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_1_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 32757 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.234      0.031 RR  CELL  mesure_temperature:comp_mesure_temperature\|temperature1_1 " "Info (332115):      0.234      0.031 RR  CELL  mesure_temperature:comp_mesure_temperature\|temperature1_1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31593 24 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.158      0.158  R        clock network delay " "Info (332115):      0.158      0.158  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.242      0.084      uTh  mesure_temperature:comp_mesure_temperature\|temperature1_1 " "Info (332115):      0.242      0.084      uTh  mesure_temperature:comp_mesure_temperature\|temperature1_1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature1_1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31593 24 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.234 " "Info (332115): Data Arrival Time  :     0.234" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.242 " "Info (332115): Data Required Time :     0.242" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.008 (VIOLATED) " "Info (332115): Slack              :    -0.008 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.008 " "Info (332115): Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.008" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is -0.008 (VIOLATED) " "Info (332115): Path #1: Hold slack is -0.008 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115): From Node    : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115): To Node      : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.063     -0.063  R        clock network delay " "Info (332115):     -0.063     -0.063  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.042      0.105     uTco  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115):      0.042      0.105     uTco  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.042      0.000 RR  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|q " "Info (332115):      0.042      0.000 RR  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.042      0.000 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|datac " "Info (332115):      0.042      0.000 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1~0 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.213      0.171 RR  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|combout " "Info (332115):      0.213      0.171 RR  CELL  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1~0\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1~0 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.213      0.000 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|d " "Info (332115):      0.213      0.000 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|wrptr_g1p\|counter6a1\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.244      0.031 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115):      0.244      0.031 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.168      0.168  R        clock network delay " "Info (332115):      0.168      0.168  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.252      0.084      uTh  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1 " "Info (332115):      0.252      0.084      uTh  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|a_graycounter_gic:wrptr_g1p\|counter6a1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p|counter6a1 } "NODE_NAME" } } { "db/a_graycounter_gic.tdf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/a_graycounter_gic.tdf" 36 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.244 " "Info (332115): Data Arrival Time  :     0.244" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.252 " "Info (332115): Data Required Time :     0.252" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.008 (VIOLATED) " "Info (332115): Slack              :    -0.008 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.012 " "Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.012" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sc_tck\}\] " "Info (332115): -to_clock \[get_clocks \{sc_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.012  " "Info (332115): Path #1: Hold slack is 0.012 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mesure_temperature:comp_mesure_temperature\|temperature0_3 " "Info (332115): From Node    : mesure_temperature:comp_mesure_temperature\|temperature0_3" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE\|dr_cell_4_133:a_3_d_e\|ff1 " "Info (332115): To Node      : dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE\|dr_cell_4_133:a_3_d_e\|ff1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sc_tck " "Info (332115): Latch Clock  : sc_tck" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.083     -0.083  R        clock network delay " "Info (332115):     -0.083     -0.083  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.022      0.105     uTco  mesure_temperature:comp_mesure_temperature\|temperature0_3 " "Info (332115):      0.022      0.105     uTco  mesure_temperature:comp_mesure_temperature\|temperature0_3" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature0_3 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31583 24 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.022      0.000 RR  CELL  comp_mesure_temperature\|temperature0_3_\|q " "Info (332115):      0.022      0.000 RR  CELL  comp_mesure_temperature\|temperature0_3_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mesure_temperature:comp_mesure_temperature|temperature0_3 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 31583 24 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.344      1.322 RR    IC  COMP_ladder_fpga_SC_TEMPERATURE\|a_3_d_e\|ff1_Z\|asdata " "Info (332115):      1.344      1.322 RR    IC  COMP_ladder_fpga_SC_TEMPERATURE\|a_3_d_e\|ff1_Z\|asdata" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_133:a_3_d_e|ff1_Z } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 23548 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.514      0.170 RR  CELL  dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE\|dr_cell_4_133:a_3_d_e\|ff1 " "Info (332115):      1.514      0.170 RR  CELL  dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE\|dr_cell_4_133:a_3_d_e\|ff1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_133:a_3_d_e|ff1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 23525 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.418      1.418  R        clock network delay " "Info (332115):      1.418      1.418  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.502      0.084      uTh  dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE\|dr_cell_4_133:a_3_d_e\|ff1 " "Info (332115):      1.502      0.084      uTh  dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE\|dr_cell_4_133:a_3_d_e\|ff1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_133:a_3_d_e|ff1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 23525 11 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.514 " "Info (332115): Data Arrival Time  :     1.514" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.502 " "Info (332115): Data Required Time :     1.502" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.012  " "Info (332115): Slack              :     0.012 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.218 " "Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.218" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ladder_fpga\|holdin_echelle\}\] " "Info (332115): -to_clock \[get_clocks \{ladder_fpga\|holdin_echelle\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.218  " "Info (332115): Path #1: Hold slack is 0.218 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_nbr_hold\[11\] " "Info (332115): From Node    : ladder_fpga_nbr_hold\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_nbr_hold\[11\] " "Info (332115): To Node      : ladder_fpga_nbr_hold\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : ladder_fpga\|holdin_echelle " "Info (332115): Launch Clock : ladder_fpga\|holdin_echelle" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ladder_fpga\|holdin_echelle " "Info (332115): Latch Clock  : ladder_fpga\|holdin_echelle" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.459      1.459  R        clock network delay " "Info (332115):      1.459      1.459  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.564      0.105     uTco  ladder_fpga_nbr_hold\[11\] " "Info (332115):      1.564      0.105     uTco  ladder_fpga_nbr_hold\[11\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34337 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.564      0.000 RR  CELL  ladder_fpga_nbr_hold_11_\|q " "Info (332115):      1.564      0.000 RR  CELL  ladder_fpga_nbr_hold_11_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34337 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.687      0.123 RR    IC  ladder_fpga_nbr_hold_c11\|datad " "Info (332115):      1.687      0.123 RR    IC  ladder_fpga_nbr_hold_c11\|datad" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c11 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39128 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.752      0.065 RR  CELL  ladder_fpga_nbr_hold_c11\|combout " "Info (332115):      1.752      0.065 RR  CELL  ladder_fpga_nbr_hold_c11\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_c11_combout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34633 40 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.752      0.000 RR    IC  ladder_fpga_nbr_hold_11_\|d " "Info (332115):      1.752      0.000 RR    IC  ladder_fpga_nbr_hold_11_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold_11_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35329 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.783      0.031 RR  CELL  ladder_fpga_nbr_hold\[11\] " "Info (332115):      1.783      0.031 RR  CELL  ladder_fpga_nbr_hold\[11\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34337 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.520      1.520  R        clock network delay " "Info (332115):      1.520      1.520  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.481     -0.039           clock pessimism " "Info (332115):      1.481     -0.039           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.565      0.084      uTh  ladder_fpga_nbr_hold\[11\] " "Info (332115):      1.565      0.084      uTh  ladder_fpga_nbr_hold\[11\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_hold[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34337 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.783 " "Info (332115): Data Arrival Time  :     1.783" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.565 " "Info (332115): Data Required Time :     1.565" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.218  " "Info (332115): Slack              :     0.218 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.300 " "Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.300" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ladder_fpga\|testin_echelle\}\] " "Info (332115): -to_clock \[get_clocks \{ladder_fpga\|testin_echelle\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.300  " "Info (332115): Path #1: Hold slack is 0.300 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_nbr_test\[11\] " "Info (332115): From Node    : ladder_fpga_nbr_test\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_nbr_test\[11\] " "Info (332115): To Node      : ladder_fpga_nbr_test\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : ladder_fpga\|testin_echelle " "Info (332115): Launch Clock : ladder_fpga\|testin_echelle" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ladder_fpga\|testin_echelle " "Info (332115): Latch Clock  : ladder_fpga\|testin_echelle" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.297      1.297  R        clock network delay " "Info (332115):      1.297      1.297  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.402      0.105     uTco  ladder_fpga_nbr_test\[11\] " "Info (332115):      1.402      0.105     uTco  ladder_fpga_nbr_test\[11\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34338 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.402      0.000 RR  CELL  ladder_fpga_nbr_test_11_\|q " "Info (332115):      1.402      0.000 RR  CELL  ladder_fpga_nbr_test_11_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34338 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.533      0.131 RR    IC  ladder_fpga_nbr_test_c11\|dataa " "Info (332115):      1.533      0.131 RR    IC  ladder_fpga_nbr_test_c11\|dataa" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c11 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39270 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.685      0.152 RR  CELL  ladder_fpga_nbr_test_c11\|combout " "Info (332115):      1.685      0.152 RR  CELL  ladder_fpga_nbr_test_c11\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_c11_combout } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34656 40 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.685      0.000 RR    IC  ladder_fpga_nbr_test_11_\|d " "Info (332115):      1.685      0.000 RR    IC  ladder_fpga_nbr_test_11_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test_11_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35497 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.716      0.031 RR  CELL  ladder_fpga_nbr_test\[11\] " "Info (332115):      1.716      0.031 RR  CELL  ladder_fpga_nbr_test\[11\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34338 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.346      1.346  R        clock network delay " "Info (332115):      1.346      1.346  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.332     -0.014           clock pessimism " "Info (332115):      1.332     -0.014           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.416      0.084      uTh  ladder_fpga_nbr_test\[11\] " "Info (332115):      1.416      0.084      uTh  ladder_fpga_nbr_test\[11\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_nbr_test[11] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34338 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.716 " "Info (332115): Data Arrival Time  :     1.716" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.416 " "Info (332115): Data Required Time :     1.416" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.300  " "Info (332115): Slack              :     0.300 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 50.607 " "Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 50.607" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock\}\] " "Info (332115): -to_clock \[get_clocks \{ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info (332115): -hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 50.607  " "Info (332115): Path #1: Hold slack is 50.607 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|dr_cell_1_10:a_4_d_e\|data_out " "Info (332115): From Node    : dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|dr_cell_1_10:a_4_d_e\|data_out" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\[6\] " "Info (332115): To Node      : proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sc_tck (INVERTED) " "Info (332115): Launch Clock : sc_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock " "Info (332115): Latch Clock  : ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "Info (332115):     50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.765      1.765  F        clock network delay " "Info (332115):     51.765      1.765  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.870      0.105     uTco  dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|dr_cell_1_10:a_4_d_e\|data_out " "Info (332115):     51.870      0.105     uTco  dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|dr_cell_1_10:a_4_d_e\|data_out" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_10:a_4_d_e|data_out } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 14343 18 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.870      0.000 RR  CELL  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_4_d_e\|data_out_Z\|q " "Info (332115):     51.870      0.000 RR  CELL  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_4_d_e\|data_out_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_10:a_4_d_e|data_out } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 14343 18 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.995      0.125 RR    IC  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_4_d_e\|data_out_RNIE1CC\|datac " "Info (332115):     51.995      0.125 RR    IC  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_4_d_e\|data_out_RNIE1CC\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_10:a_4_d_e|data_out_RNIE1CC } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 14413 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.115      0.120 RF  CELL  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_4_d_e\|data_out_RNIE1CC\|combout " "Info (332115):     52.115      0.120 RF  CELL  COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC\|a_4_d_e\|data_out_RNIE1CC\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_10:a_4_d_e|data_out_4 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 14334 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.115      0.000 FF    IC  proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_i_6_\|d " "Info (332115):     52.115      0.000 FF    IC  proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_i_6_\|d" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_i_6_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36743 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.151      0.036 FF  CELL  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\[6\] " "Info (332115):     52.151      0.036 FF  CELL  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34361 76 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.460      1.460  R        clock network delay " "Info (332115):      1.460      1.460  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.544      0.084      uTh  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\[6\] " "Info (332115):      1.544      0.084      uTh  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a_i[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34361 76 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    52.151 " "Info (332115): Data Arrival Time  :    52.151" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.544 " "Info (332115): Data Required Time :     1.544" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    50.607  " "Info (332115): Slack              :    50.607 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.151 " "Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.151" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info (332115): -recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 5.151  " "Info (332115): Path #1: Recovery slack is 5.151 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_event_controller_state_illegalpipe2 " "Info (332115): From Node    : ladder_fpga_event_controller_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_event_controller_state_ip\[3\] " "Info (332115): To Node      : ladder_fpga_event_controller_state_ip\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.174      0.174  R        clock network delay " "Info (332115):      0.174      0.174  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.279      0.105     uTco  ladder_fpga_event_controller_state_illegalpipe2 " "Info (332115):      0.279      0.105     uTco  ladder_fpga_event_controller_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34598 55 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.279      0.000 RR  CELL  ladder_fpga_event_controller_state_illegalpipe2_Z\|q " "Info (332115):      0.279      0.000 RR  CELL  ladder_fpga_event_controller_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34598 55 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.279      0.000 RR    IC  ladder_fpga_event_controller_state_294_i_a2_i_x\|datac " "Info (332115):      0.279      0.000 RR    IC  ladder_fpga_event_controller_state_294_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_294_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45484 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.483      0.204 RF  CELL  ladder_fpga_event_controller_state_294_i_a2_i_x\|combout " "Info (332115):      0.483      0.204 RF  CELL  ladder_fpga_event_controller_state_294_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_294_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35095 57 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.622      0.139 FF    IC  ladder_fpga_event_controller_state_3_\|clrn " "Info (332115):      0.622      0.139 FF    IC  ladder_fpga_event_controller_state_3_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_3_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36351 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.050      0.428 FF  CELL  ladder_fpga_event_controller_state_ip\[3\] " "Info (332115):      1.050      0.428 FF  CELL  ladder_fpga_event_controller_state_ip\[3\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "Info (332115):      6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.194     -0.056  F        clock network delay " "Info (332115):      6.194     -0.056  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.201      0.007     uTsu  ladder_fpga_event_controller_state_ip\[3\] " "Info (332115):      6.201      0.007     uTsu  ladder_fpga_event_controller_state_ip\[3\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.050 " "Info (332115): Data Arrival Time  :     1.050" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.201 " "Info (332115): Data Required Time :     6.201" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.151  " "Info (332115): Slack              :     5.151 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.171 " "Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.171" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info (332115): -recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 5.171  " "Info (332115): Path #1: Recovery slack is 5.171 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_event_controller_state_illegalpipe2 " "Info (332115): From Node    : ladder_fpga_event_controller_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_event_controller_state_ip\[3\] " "Info (332115): To Node      : ladder_fpga_event_controller_state_ip\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.164      0.164  R        clock network delay " "Info (332115):      0.164      0.164  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.269      0.105     uTco  ladder_fpga_event_controller_state_illegalpipe2 " "Info (332115):      0.269      0.105     uTco  ladder_fpga_event_controller_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34598 55 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.269      0.000 RR  CELL  ladder_fpga_event_controller_state_illegalpipe2_Z\|q " "Info (332115):      0.269      0.000 RR  CELL  ladder_fpga_event_controller_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34598 55 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.269      0.000 RR    IC  ladder_fpga_event_controller_state_294_i_a2_i_x\|datac " "Info (332115):      0.269      0.000 RR    IC  ladder_fpga_event_controller_state_294_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_294_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45484 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.473      0.204 RF  CELL  ladder_fpga_event_controller_state_294_i_a2_i_x\|combout " "Info (332115):      0.473      0.204 RF  CELL  ladder_fpga_event_controller_state_294_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_294_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35095 57 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.612      0.139 FF    IC  ladder_fpga_event_controller_state_3_\|clrn " "Info (332115):      0.612      0.139 FF    IC  ladder_fpga_event_controller_state_3_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_3_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36351 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.040      0.428 FF  CELL  ladder_fpga_event_controller_state_ip\[3\] " "Info (332115):      1.040      0.428 FF  CELL  ladder_fpga_event_controller_state_ip\[3\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "Info (332115):      6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.204     -0.046  F        clock network delay " "Info (332115):      6.204     -0.046  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.211      0.007     uTsu  ladder_fpga_event_controller_state_ip\[3\] " "Info (332115):      6.211      0.007     uTsu  ladder_fpga_event_controller_state_ip\[3\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.040 " "Info (332115): Data Arrival Time  :     1.040" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.211 " "Info (332115): Data Required Time :     6.211" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.171  " "Info (332115): Slack              :     5.171 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.191 " "Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.191" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info (332115): -recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 11.191  " "Info (332115): Path #1: Recovery slack is 11.191 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : acquire_state_illegalpipe2 " "Info (332115): From Node    : acquire_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : acquire_state_ip\[10\] " "Info (332115): To Node      : acquire_state_ip\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.180      0.180  R        clock network delay " "Info (332115):      0.180      0.180  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.285      0.105     uTco  acquire_state_illegalpipe2 " "Info (332115):      0.285      0.105     uTco  acquire_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34587 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.285      0.000 RR  CELL  acquire_state_illegalpipe2_Z\|q " "Info (332115):      0.285      0.000 RR  CELL  acquire_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34587 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.285      0.000 RR    IC  acquire_state_48_i_a2_i_x\|datac " "Info (332115):      0.285      0.000 RR    IC  acquire_state_48_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_48_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45494 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.489      0.204 RF  CELL  acquire_state_48_i_a2_i_x\|combout " "Info (332115):      0.489      0.204 RF  CELL  acquire_state_48_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_48_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35094 35 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.840      0.351 FF    IC  acquire_state_10_\|clrn " "Info (332115):      0.840      0.351 FF    IC  acquire_state_10_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_10_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36561 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.268      0.428 FF  CELL  acquire_state_ip\[10\] " "Info (332115):      1.268      0.428 FF  CELL  acquire_state_ip\[10\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[10] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info (332115):     12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.452     -0.048  F        clock network delay " "Info (332115):     12.452     -0.048  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.459      0.007     uTsu  acquire_state_ip\[10\] " "Info (332115):     12.459      0.007     uTsu  acquire_state_ip\[10\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[10] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.268 " "Info (332115): Data Arrival Time  :     1.268" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.459 " "Info (332115): Data Required Time :    12.459" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.191  " "Info (332115): Slack              :    11.191 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.211 " "Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.211" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info (332115): -recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 11.211  " "Info (332115): Path #1: Recovery slack is 11.211 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : acquire_state_illegalpipe2 " "Info (332115): From Node    : acquire_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : acquire_state_ip\[10\] " "Info (332115): To Node      : acquire_state_ip\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.170      0.170  R        clock network delay " "Info (332115):      0.170      0.170  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.275      0.105     uTco  acquire_state_illegalpipe2 " "Info (332115):      0.275      0.105     uTco  acquire_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34587 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.275      0.000 RR  CELL  acquire_state_illegalpipe2_Z\|q " "Info (332115):      0.275      0.000 RR  CELL  acquire_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34587 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.275      0.000 RR    IC  acquire_state_48_i_a2_i_x\|datac " "Info (332115):      0.275      0.000 RR    IC  acquire_state_48_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_48_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45494 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.479      0.204 RF  CELL  acquire_state_48_i_a2_i_x\|combout " "Info (332115):      0.479      0.204 RF  CELL  acquire_state_48_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_48_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35094 35 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.830      0.351 FF    IC  acquire_state_10_\|clrn " "Info (332115):      0.830      0.351 FF    IC  acquire_state_10_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_10_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36561 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.258      0.428 FF  CELL  acquire_state_ip\[10\] " "Info (332115):      1.258      0.428 FF  CELL  acquire_state_ip\[10\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[10] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info (332115):     12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.462     -0.038  F        clock network delay " "Info (332115):     12.462     -0.038  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.469      0.007     uTsu  acquire_state_ip\[10\] " "Info (332115):     12.469      0.007     uTsu  acquire_state_ip\[10\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[10] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.258 " "Info (332115): Data Arrival Time  :     1.258" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.469 " "Info (332115): Data Required Time :    12.469" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.211  " "Info (332115): Slack              :    11.211 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.896 " "Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.896" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sc_tck\}\] " "Info (332115): -to_clock \[get_clocks \{sc_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info (332115): -recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 48.896  " "Info (332115): Path #1: Recovery slack is 48.896 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : gestion_hybrides_v4:comp_gestion_hybrides_v4\|filtre_latchup:control_latchup\|enable_latchup_n_4 " "Info (332115): From Node    : gestion_hybrides_v4:comp_gestion_hybrides_v4\|filtre_latchup:control_latchup\|enable_latchup_n_4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n " "Info (332115): To Node      : gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sc_tck " "Info (332115): Launch Clock : sc_tck" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sc_tck (INVERTED) " "Info (332115): Latch Clock  : sc_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info (332115):      0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.419      1.419  R        clock network delay " "Info (332115):      1.419      1.419  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.524      0.105     uTco  gestion_hybrides_v4:comp_gestion_hybrides_v4\|filtre_latchup:control_latchup\|enable_latchup_n_4 " "Info (332115):      1.524      0.105     uTco  gestion_hybrides_v4:comp_gestion_hybrides_v4\|filtre_latchup:control_latchup\|enable_latchup_n_4" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|filtre_latchup:control_latchup|enable_latchup_n_4 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25208 28 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.524      0.000 RR  CELL  comp_gestion_hybrides_v4\|control_latchup\|enable_latchup_n_4_\|q " "Info (332115):      1.524      0.000 RR  CELL  comp_gestion_hybrides_v4\|control_latchup\|enable_latchup_n_4_\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|filtre_latchup:control_latchup|enable_latchup_n_4 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25208 28 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.524      0.000 RR    IC  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|LatchupouExtinction_x\|datac " "Info (332115):      1.524      0.000 RR    IC  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|LatchupouExtinction_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n|LatchupouExtinction_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25822 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.728      0.204 RF  CELL  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|LatchupouExtinction_x\|combout " "Info (332115):      1.728      0.204 RF  CELL  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|LatchupouExtinction_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n|LatchupouExtinction_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25784 31 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.444      0.716 FF    IC  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|pilotage_n_Z\|clrn " "Info (332115):      2.444      0.716 FF    IC  comp_gestion_hybrides_v4\|control_alim\|gen_4_latch_n\|pilotage_n_Z\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n|pilotage_n_Z } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25804 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.872      0.428 FF  CELL  gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n " "Info (332115):      2.872      0.428 FF  CELL  gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n|pilotage_n } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25777 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "Info (332115):     50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.758      1.758  F        clock network delay " "Info (332115):     51.758      1.758  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.761      0.003           clock pessimism " "Info (332115):     51.761      0.003           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.768      0.007     uTsu  gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n " "Info (332115):     51.768      0.007     uTsu  gestion_hybrides_v4:comp_gestion_hybrides_v4\|memoire_latchup_general:control_alim\|memoire_latchup_4:gen_4_latch_n\|pilotage_n" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n|pilotage_n } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 25777 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.872 " "Info (332115): Data Arrival Time  :     2.872" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.768 " "Info (332115): Data Required Time :    51.768" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    48.896  " "Info (332115): Slack              :    48.896 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 123.887 " "Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 123.887" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info (332115): -recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 123.887  " "Info (332115): Path #1: Recovery slack is 123.887 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_level_shifter_dac_state_illegalpipe2 " "Info (332115): From Node    : ladder_fpga_level_shifter_dac_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115): To Node      : ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.000    125.000           launch edge time " "Info (332115):    125.000    125.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.194      0.194  F        clock network delay " "Info (332115):    125.194      0.194  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.299      0.105     uTco  ladder_fpga_level_shifter_dac_state_illegalpipe2 " "Info (332115):    125.299      0.105     uTco  ladder_fpga_level_shifter_dac_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34609 56 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.299      0.000 RR  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|q " "Info (332115):    125.299      0.000 RR  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34609 56 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.299      0.000 RR    IC  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|datac " "Info (332115):    125.299      0.000 RR    IC  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_329_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45474 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.503      0.204 RF  CELL  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|combout " "Info (332115):    125.503      0.204 RF  CELL  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35096 58 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.610      0.107 FF    IC  ladder_fpga_level_shifter_dac_state_i_0_6_\|clrn " "Info (332115):    125.610      0.107 FF    IC  ladder_fpga_level_shifter_dac_state_i_0_6_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0_6_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36267 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   126.038      0.428 FF  CELL  ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115):    126.038      0.428 FF  CELL  ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34358 52 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           latch edge time " "Info (332115):    250.000    250.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   249.918     -0.082  R        clock network delay " "Info (332115):    249.918     -0.082  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   249.925      0.007     uTsu  ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115):    249.925      0.007     uTsu  ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34358 52 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   126.038 " "Info (332115): Data Arrival Time  :   126.038" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   249.925 " "Info (332115): Data Required Time :   249.925" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   123.887  " "Info (332115): Slack              :   123.887 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 123.907 " "Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 123.907" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info (332115): -recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 123.907  " "Info (332115): Path #1: Recovery slack is 123.907 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_level_shifter_dac_state_illegalpipe2 " "Info (332115): From Node    : ladder_fpga_level_shifter_dac_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115): To Node      : ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.000    125.000           launch edge time " "Info (332115):    125.000    125.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.184      0.184  F        clock network delay " "Info (332115):    125.184      0.184  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.289      0.105     uTco  ladder_fpga_level_shifter_dac_state_illegalpipe2 " "Info (332115):    125.289      0.105     uTco  ladder_fpga_level_shifter_dac_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34609 56 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.289      0.000 RR  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|q " "Info (332115):    125.289      0.000 RR  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34609 56 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.289      0.000 RR    IC  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|datac " "Info (332115):    125.289      0.000 RR    IC  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_329_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45474 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.493      0.204 RF  CELL  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|combout " "Info (332115):    125.493      0.204 RF  CELL  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35096 58 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.600      0.107 FF    IC  ladder_fpga_level_shifter_dac_state_i_0_6_\|clrn " "Info (332115):    125.600      0.107 FF    IC  ladder_fpga_level_shifter_dac_state_i_0_6_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0_6_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36267 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   126.028      0.428 FF  CELL  ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115):    126.028      0.428 FF  CELL  ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34358 52 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           latch edge time " "Info (332115):    250.000    250.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   249.928     -0.072  R        clock network delay " "Info (332115):    249.928     -0.072  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   249.935      0.007     uTsu  ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115):    249.935      0.007     uTsu  ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34358 52 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   126.028 " "Info (332115): Data Arrival Time  :   126.028" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   249.935 " "Info (332115): Data Required Time :   249.935" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   123.907  " "Info (332115): Slack              :   123.907 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.699 " "Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.699" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sc_tck\}\] " "Info (332115): -to_clock \[get_clocks \{sc_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info (332115): -removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.699  " "Info (332115): Path #1: Removal slack is 0.699 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : tap_control:COMP_ladder_fpga_SC_TAP_CONTROL\|reset_bar " "Info (332115): From Node    : tap_control:COMP_ladder_fpga_SC_TAP_CONTROL\|reset_bar" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ir_5_bits:COM_LADDER_SC_INSTRUC_REG\|ir_cell_2:a_0_d_e\|data_out_1 " "Info (332115): To Node      : ir_5_bits:COM_LADDER_SC_INSTRUC_REG\|ir_cell_2:a_0_d_e\|data_out_1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sc_tck (INVERTED) " "Info (332115): Launch Clock : sc_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sc_tck (INVERTED) " "Info (332115): Latch Clock  : sc_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "Info (332115):     50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.753      1.753  F        clock network delay " "Info (332115):     51.753      1.753  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.858      0.105     uTco  tap_control:COMP_ladder_fpga_SC_TAP_CONTROL\|reset_bar " "Info (332115):     51.858      0.105     uTco  tap_control:COMP_ladder_fpga_SC_TAP_CONTROL\|reset_bar" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tap_control:COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 276 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.858      0.000 RR  CELL  COMP_ladder_fpga_SC_TAP_CONTROL\|reset_bar_Z\|q " "Info (332115):     51.858      0.000 RR  CELL  COMP_ladder_fpga_SC_TAP_CONTROL\|reset_bar_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tap_control:COMP_ladder_fpga_SC_TAP_CONTROL|reset_bar } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 276 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.203      0.345 RR    IC  COM_LADDER_SC_INSTRUC_REG\|a_0_d_e\|data_out_1_Z\|clrn " "Info (332115):     52.203      0.345 RR    IC  COM_LADDER_SC_INSTRUC_REG\|a_0_d_e\|data_out_1_Z\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_5_bits:COM_LADDER_SC_INSTRUC_REG|ir_cell_2:a_0_d_e|data_out_1_Z } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 1765 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.577      0.374 RR  CELL  ir_5_bits:COM_LADDER_SC_INSTRUC_REG\|ir_cell_2:a_0_d_e\|data_out_1 " "Info (332115):     52.577      0.374 RR  CELL  ir_5_bits:COM_LADDER_SC_INSTRUC_REG\|ir_cell_2:a_0_d_e\|data_out_1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_5_bits:COM_LADDER_SC_INSTRUC_REG|ir_cell_2:a_0_d_e|data_out_1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 1733 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "Info (332115):     50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.807      1.807  F        clock network delay " "Info (332115):     51.807      1.807  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.794     -0.013           clock pessimism " "Info (332115):     51.794     -0.013           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.878      0.084      uTh  ir_5_bits:COM_LADDER_SC_INSTRUC_REG\|ir_cell_2:a_0_d_e\|data_out_1 " "Info (332115):     51.878      0.084      uTh  ir_5_bits:COM_LADDER_SC_INSTRUC_REG\|ir_cell_2:a_0_d_e\|data_out_1" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir_5_bits:COM_LADDER_SC_INSTRUC_REG|ir_cell_2:a_0_d_e|data_out_1 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 1733 20 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    52.577 " "Info (332115): Data Arrival Time  :    52.577" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.878 " "Info (332115): Data Required Time :    51.878" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.699  " "Info (332115): Slack              :     0.699 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 6.657 " "Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 6.657" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info (332115): -removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 6.657  " "Info (332115): Path #1: Removal slack is 6.657 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_event_controller_state_illegalpipe2 " "Info (332115): From Node    : ladder_fpga_event_controller_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_event_controller_state_ip\[3\] " "Info (332115): To Node      : ladder_fpga_event_controller_state_ip\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info (332115):     12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.424     -0.076  R        clock network delay " "Info (332115):     12.424     -0.076  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.529      0.105     uTco  ladder_fpga_event_controller_state_illegalpipe2 " "Info (332115):     12.529      0.105     uTco  ladder_fpga_event_controller_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34598 55 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.529      0.000 FF  CELL  ladder_fpga_event_controller_state_illegalpipe2_Z\|q " "Info (332115):     12.529      0.000 FF  CELL  ladder_fpga_event_controller_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34598 55 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.529      0.000 FF    IC  ladder_fpga_event_controller_state_294_i_a2_i_x\|datac " "Info (332115):     12.529      0.000 FF    IC  ladder_fpga_event_controller_state_294_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_294_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45484 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.707      0.178 FR  CELL  ladder_fpga_event_controller_state_294_i_a2_i_x\|combout " "Info (332115):     12.707      0.178 FR  CELL  ladder_fpga_event_controller_state_294_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_294_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35095 57 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.814      0.107 RR    IC  ladder_fpga_event_controller_state_3_\|clrn " "Info (332115):     12.814      0.107 RR    IC  ladder_fpga_event_controller_state_3_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_3_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36351 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.188      0.374 RR  CELL  ladder_fpga_event_controller_state_ip\[3\] " "Info (332115):     13.188      0.374 RR  CELL  ladder_fpga_event_controller_state_ip\[3\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "Info (332115):      6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.447      0.197  F        clock network delay " "Info (332115):      6.447      0.197  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.531      0.084      uTh  ladder_fpga_event_controller_state_ip\[3\] " "Info (332115):      6.531      0.084      uTh  ladder_fpga_event_controller_state_ip\[3\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.188 " "Info (332115): Data Arrival Time  :    13.188" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.531 " "Info (332115): Data Required Time :     6.531" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.657  " "Info (332115): Slack              :     6.657 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 6.677 " "Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 6.677" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info (332115): -removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 6.677  " "Info (332115): Path #1: Removal slack is 6.677 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_event_controller_state_illegalpipe2 " "Info (332115): From Node    : ladder_fpga_event_controller_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_event_controller_state_ip\[3\] " "Info (332115): To Node      : ladder_fpga_event_controller_state_ip\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info (332115):     12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.434     -0.066  R        clock network delay " "Info (332115):     12.434     -0.066  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.539      0.105     uTco  ladder_fpga_event_controller_state_illegalpipe2 " "Info (332115):     12.539      0.105     uTco  ladder_fpga_event_controller_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34598 55 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.539      0.000 FF  CELL  ladder_fpga_event_controller_state_illegalpipe2_Z\|q " "Info (332115):     12.539      0.000 FF  CELL  ladder_fpga_event_controller_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34598 55 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.539      0.000 FF    IC  ladder_fpga_event_controller_state_294_i_a2_i_x\|datac " "Info (332115):     12.539      0.000 FF    IC  ladder_fpga_event_controller_state_294_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_294_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45484 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.717      0.178 FR  CELL  ladder_fpga_event_controller_state_294_i_a2_i_x\|combout " "Info (332115):     12.717      0.178 FR  CELL  ladder_fpga_event_controller_state_294_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_294_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35095 57 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.824      0.107 RR    IC  ladder_fpga_event_controller_state_3_\|clrn " "Info (332115):     12.824      0.107 RR    IC  ladder_fpga_event_controller_state_3_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_3_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36351 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.198      0.374 RR  CELL  ladder_fpga_event_controller_state_ip\[3\] " "Info (332115):     13.198      0.374 RR  CELL  ladder_fpga_event_controller_state_ip\[3\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "Info (332115):      6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.437      0.187  F        clock network delay " "Info (332115):      6.437      0.187  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.521      0.084      uTh  ladder_fpga_event_controller_state_ip\[3\] " "Info (332115):      6.521      0.084      uTh  ladder_fpga_event_controller_state_ip\[3\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_ip[3] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34299 50 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.198 " "Info (332115): Data Arrival Time  :    13.198" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.521 " "Info (332115): Data Required Time :     6.521" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.677  " "Info (332115): Slack              :     6.677 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.916 " "Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.916" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info (332115): -removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 12.916  " "Info (332115): Path #1: Removal slack is 12.916 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : acquire_state_illegalpipe2 " "Info (332115): From Node    : acquire_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : acquire_state_ip\[9\] " "Info (332115): To Node      : acquire_state_ip\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "Info (332115):     25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.929     -0.071  R        clock network delay " "Info (332115):     24.929     -0.071  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.034      0.105     uTco  acquire_state_illegalpipe2 " "Info (332115):     25.034      0.105     uTco  acquire_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34587 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.034      0.000 FF  CELL  acquire_state_illegalpipe2_Z\|q " "Info (332115):     25.034      0.000 FF  CELL  acquire_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34587 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.034      0.000 FF    IC  acquire_state_48_i_a2_i_x\|datac " "Info (332115):     25.034      0.000 FF    IC  acquire_state_48_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_48_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45494 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.212      0.178 FR  CELL  acquire_state_48_i_a2_i_x\|combout " "Info (332115):     25.212      0.178 FR  CELL  acquire_state_48_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_48_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35094 35 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.331      0.119 RR    IC  acquire_state_9_\|clrn " "Info (332115):     25.331      0.119 RR    IC  acquire_state_9_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_9_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36547 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.705      0.374 RR  CELL  acquire_state_ip\[9\] " "Info (332115):     25.705      0.374 RR  CELL  acquire_state_ip\[9\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[9] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info (332115):     12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.705      0.205  F        clock network delay " "Info (332115):     12.705      0.205  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.789      0.084      uTh  acquire_state_ip\[9\] " "Info (332115):     12.789      0.084      uTh  acquire_state_ip\[9\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[9] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.705 " "Info (332115): Data Arrival Time  :    25.705" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.789 " "Info (332115): Data Required Time :    12.789" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.916  " "Info (332115): Slack              :    12.916 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.936 " "Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.936" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info (332115): -removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 12.936  " "Info (332115): Path #1: Removal slack is 12.936 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : acquire_state_illegalpipe2 " "Info (332115): From Node    : acquire_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : acquire_state_ip\[9\] " "Info (332115): To Node      : acquire_state_ip\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (INVERTED) " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "Info (332115):     25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.939     -0.061  R        clock network delay " "Info (332115):     24.939     -0.061  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.044      0.105     uTco  acquire_state_illegalpipe2 " "Info (332115):     25.044      0.105     uTco  acquire_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34587 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.044      0.000 FF  CELL  acquire_state_illegalpipe2_Z\|q " "Info (332115):     25.044      0.000 FF  CELL  acquire_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34587 34 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.044      0.000 FF    IC  acquire_state_48_i_a2_i_x\|datac " "Info (332115):     25.044      0.000 FF    IC  acquire_state_48_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_48_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45494 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.222      0.178 FR  CELL  acquire_state_48_i_a2_i_x\|combout " "Info (332115):     25.222      0.178 FR  CELL  acquire_state_48_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_48_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35094 35 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.341      0.119 RR    IC  acquire_state_9_\|clrn " "Info (332115):     25.341      0.119 RR    IC  acquire_state_9_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_9_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36547 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.715      0.374 RR  CELL  acquire_state_ip\[9\] " "Info (332115):     25.715      0.374 RR  CELL  acquire_state_ip\[9\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[9] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info (332115):     12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.695      0.195  F        clock network delay " "Info (332115):     12.695      0.195  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.779      0.084      uTh  acquire_state_ip\[9\] " "Info (332115):     12.779      0.084      uTh  acquire_state_ip\[9\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_ip[9] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34327 30 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.715 " "Info (332115): Data Arrival Time  :    25.715" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.779 " "Info (332115): Data Required Time :    12.779" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.936  " "Info (332115): Slack              :    12.936 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 125.436 " "Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 125.436" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info (332115): -removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 125.436  " "Info (332115): Path #1: Removal slack is 125.436 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_level_shifter_dac_state_illegalpipe2 " "Info (332115): From Node    : ladder_fpga_level_shifter_dac_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115): To Node      : ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.000    125.000           launch edge time " "Info (332115):    125.000    125.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   124.941     -0.059  F        clock network delay " "Info (332115):    124.941     -0.059  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.046      0.105     uTco  ladder_fpga_level_shifter_dac_state_illegalpipe2 " "Info (332115):    125.046      0.105     uTco  ladder_fpga_level_shifter_dac_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34609 56 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.046      0.000 FF  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|q " "Info (332115):    125.046      0.000 FF  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34609 56 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.046      0.000 FF    IC  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|datac " "Info (332115):    125.046      0.000 FF    IC  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_329_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45474 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.224      0.178 FR  CELL  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|combout " "Info (332115):    125.224      0.178 FR  CELL  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35096 58 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.315      0.091 RR    IC  ladder_fpga_level_shifter_dac_state_i_0_6_\|clrn " "Info (332115):    125.315      0.091 RR    IC  ladder_fpga_level_shifter_dac_state_i_0_6_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0_6_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36267 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.689      0.374 RR  CELL  ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115):    125.689      0.374 RR  CELL  ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34358 52 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.169      0.169  R        clock network delay " "Info (332115):      0.169      0.169  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.253      0.084      uTh  ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115):      0.253      0.084      uTh  ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34358 52 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   125.689 " "Info (332115): Data Arrival Time  :   125.689" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.253 " "Info (332115): Data Required Time :     0.253" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   125.436  " "Info (332115): Slack              :   125.436 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 125.456 " "Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 125.456" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1\}\] " "Info (332115): -to_clock \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info (332115): -removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info (332115): -stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 125.456  " "Info (332115): Path #1: Removal slack is 125.456 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ladder_fpga_level_shifter_dac_state_illegalpipe2 " "Info (332115): From Node    : ladder_fpga_level_shifter_dac_state_illegalpipe2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115): To Node      : ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (INVERTED) " "Info (332115): Launch Clock : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " "Info (332115): Latch Clock  : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info (332115): Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.000    125.000           launch edge time " "Info (332115):    125.000    125.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   124.951     -0.049  F        clock network delay " "Info (332115):    124.951     -0.049  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.056      0.105     uTco  ladder_fpga_level_shifter_dac_state_illegalpipe2 " "Info (332115):    125.056      0.105     uTco  ladder_fpga_level_shifter_dac_state_illegalpipe2" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34609 56 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.056      0.000 FF  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|q " "Info (332115):    125.056      0.000 FF  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|q" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_illegalpipe2 } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34609 56 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.056      0.000 FF    IC  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|datac " "Info (332115):    125.056      0.000 FF    IC  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|datac" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_329_i_a2_i_x } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45474 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.234      0.178 FR  CELL  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|combout " "Info (332115):    125.234      0.178 FR  CELL  ladder_fpga_level_shifter_dac_state_329_i_a2_i_x\|combout" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 35096 58 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.325      0.091 RR    IC  ladder_fpga_level_shifter_dac_state_i_0_6_\|clrn " "Info (332115):    125.325      0.091 RR    IC  ladder_fpga_level_shifter_dac_state_i_0_6_\|clrn" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0_6_ } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 36267 3 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   125.699      0.374 RR  CELL  ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115):    125.699      0.374 RR  CELL  ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34358 52 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info (332115): Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332115): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info (332115): ==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info (332115):      0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.159      0.159  R        clock network delay " "Info (332115):      0.159      0.159  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.243      0.084      uTh  ladder_fpga_level_shifter_dac_state_i_0\[6\] " "Info (332115):      0.243      0.084      uTh  ladder_fpga_level_shifter_dac_state_i_0\[6\]" {  } { { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_i_0[6] } "NODE_NAME" } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34358 52 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   125.699 " "Info (332115): Data Arrival Time  :   125.699" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.243 " "Info (332115): Data Required Time :     0.243" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   125.456  " "Info (332115): Slack              :   125.456 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info (332115): ===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info (332115): " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 5.998 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 5.998" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\] " "Info (332113): Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 5.998  " "Info (332113): Path #1: slack is 5.998 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113): Node             : mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info (332113): Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      6.250           launch edge time " "Info (332113):      6.250      6.250           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           source latency " "Info (332113):      6.250      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           clock40mhz_fpga " "Info (332113):      6.250      0.000           clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000 RR    IC  clock40mhz_fpga~input\|i " "Info (332113):      6.250      0.000 RR    IC  clock40mhz_fpga~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.681      0.431 RR  CELL  clock40mhz_fpga~input\|o " "Info (332113):      6.681      0.431 RR  CELL  clock40mhz_fpga~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.809      1.128 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Info (332113):      7.809      1.128 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.418     -3.391 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):      4.418     -3.391 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.418      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info (332113):      4.418      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.534      1.116 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "Info (332113):      5.534      1.116 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.534      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "Info (332113):      5.534      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.139      0.605 FF    IC  comp_mega_func_fifo21x32_cycloneIII\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):      6.139      0.605 FF    IC  comp_mega_func_fifo21x32_cycloneIII\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.627      0.488 FF  CELL  mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):      6.627      0.488 FF  CELL  mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info (332113):     12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info (332113):     12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           clock40mhz_fpga " "Info (332113):     12.500      0.000           clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 RR    IC  clock40mhz_fpga~input\|i " "Info (332113):     12.500      0.000 RR    IC  clock40mhz_fpga~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.931      0.431 RR  CELL  clock40mhz_fpga~input\|o " "Info (332113):     12.931      0.431 RR  CELL  clock40mhz_fpga~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.014      1.083 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Info (332113):     14.014      1.083 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.518     -3.496 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):     10.518     -3.496 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.518      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info (332113):     10.518      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.590      1.072 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "Info (332113):     11.590      1.072 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.590      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "Info (332113):     11.590      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.161      0.571 RR    IC  comp_mega_func_fifo21x32_cycloneIII\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):     12.161      0.571 RR    IC  comp_mega_func_fifo21x32_cycloneIII\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.609      0.448 RR  CELL  mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):     12.609      0.448 RR  CELL  mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.855      0.246           clock pessimism " "Info (332113):     12.855      0.246           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Info (332113): Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     6.228 " "Info (332113): Actual Width     :     6.228" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     5.998 " "Info (332113): Slack            :     5.998" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 5.998 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 5.998" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\] " "Info (332113): Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 5.998  " "Info (332113): Path #1: slack is 5.998 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113): Node             : mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 " "Info (332113): Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      6.250           launch edge time " "Info (332113):      6.250      6.250           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           source latency " "Info (332113):      6.250      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           clock40mhz_xtal " "Info (332113):      6.250      0.000           clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000 RR    IC  clock40mhz_xtal~input\|i " "Info (332113):      6.250      0.000 RR    IC  clock40mhz_xtal~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.671      0.421 RR  CELL  clock40mhz_xtal~input\|o " "Info (332113):      6.671      0.421 RR  CELL  clock40mhz_xtal~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.799      1.128 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Info (332113):      7.799      1.128 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.408     -3.391 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):      4.408     -3.391 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.408      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info (332113):      4.408      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.524      1.116 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "Info (332113):      5.524      1.116 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.524      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "Info (332113):      5.524      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.129      0.605 FF    IC  comp_mega_func_fifo21x32_cycloneIII\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):      6.129      0.605 FF    IC  comp_mega_func_fifo21x32_cycloneIII\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.617      0.488 FF  CELL  mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):      6.617      0.488 FF  CELL  mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info (332113):     12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info (332113):     12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           clock40mhz_xtal " "Info (332113):     12.500      0.000           clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 RR    IC  clock40mhz_xtal~input\|i " "Info (332113):     12.500      0.000 RR    IC  clock40mhz_xtal~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.921      0.421 RR  CELL  clock40mhz_xtal~input\|o " "Info (332113):     12.921      0.421 RR  CELL  clock40mhz_xtal~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.004      1.083 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Info (332113):     14.004      1.083 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.508     -3.496 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):     10.508     -3.496 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.508      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info (332113):     10.508      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.580      1.072 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "Info (332113):     11.580      1.072 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.580      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "Info (332113):     11.580      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.151      0.571 RR    IC  comp_mega_func_fifo21x32_cycloneIII\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):     12.151      0.571 RR    IC  comp_mega_func_fifo21x32_cycloneIII\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.599      0.448 RR  CELL  mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):     12.599      0.448 RR  CELL  mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII\|dcfifo:dcfifo_component\|dcfifo_8jh1:auto_generated\|altsyncram_5i31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.845      0.246           clock pessimism " "Info (332113):     12.845      0.246           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Info (332113): Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     6.228 " "Info (332113): Actual Width     :     6.228" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     5.998 " "Info (332113): Slack            :     5.998" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.084 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.084" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{clock40mhz_fpga\}\] " "Info (332113): Targets: \[get_clocks \{clock40mhz_fpga\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.084  " "Info (332113): Path #1: slack is 12.084 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113): Node             : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : clock40mhz_fpga " "Info (332113): Clock            : clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info (332113):     12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info (332113):     12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           clock40mhz_fpga " "Info (332113):     12.500      0.000           clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF    IC  clock40mhz_fpga~input\|i " "Info (332113):     12.500      0.000 FF    IC  clock40mhz_fpga~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.313      0.813 FF  CELL  clock40mhz_fpga~input\|o " "Info (332113):     13.313      0.813 FF  CELL  clock40mhz_fpga~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.432      1.119 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Info (332113):     14.432      1.119 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.082     -3.350 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):     11.082     -3.350 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.082      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113):     11.082      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "Info (332113):     25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "Info (332113):     25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           clock40mhz_fpga " "Info (332113):     25.000      0.000           clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR    IC  clock40mhz_fpga~input\|i " "Info (332113):     25.000      0.000 RR    IC  clock40mhz_fpga~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.431      0.431 RR  CELL  clock40mhz_fpga~input\|o " "Info (332113):     25.431      0.431 RR  CELL  clock40mhz_fpga~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.514      1.083 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Info (332113):     26.514      1.083 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.018     -3.496 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):     23.018     -3.496 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.018      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113):     23.018      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.166      0.148           clock pessimism " "Info (332113):     23.166      0.148           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Info (332113): Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.084 " "Info (332113): Actual Width     :    12.084" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.084 " "Info (332113): Slack            :    12.084" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.084 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.084" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{clock40mhz_xtal\}\] " "Info (332113): Targets: \[get_clocks \{clock40mhz_xtal\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.084  " "Info (332113): Path #1: slack is 12.084 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113): Node             : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : clock40mhz_xtal " "Info (332113): Clock            : clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info (332113):     12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info (332113):     12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           clock40mhz_xtal " "Info (332113):     12.500      0.000           clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF    IC  clock40mhz_xtal~input\|i " "Info (332113):     12.500      0.000 FF    IC  clock40mhz_xtal~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.303      0.803 FF  CELL  clock40mhz_xtal~input\|o " "Info (332113):     13.303      0.803 FF  CELL  clock40mhz_xtal~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.422      1.119 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Info (332113):     14.422      1.119 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.072     -3.350 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):     11.072     -3.350 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.072      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113):     11.072      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "Info (332113):     25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "Info (332113):     25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           clock40mhz_xtal " "Info (332113):     25.000      0.000           clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR    IC  clock40mhz_xtal~input\|i " "Info (332113):     25.000      0.000 RR    IC  clock40mhz_xtal~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.421      0.421 RR  CELL  clock40mhz_xtal~input\|o " "Info (332113):     25.421      0.421 RR  CELL  clock40mhz_xtal~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.504      1.083 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Info (332113):     26.504      1.083 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.008     -3.496 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):     23.008     -3.496 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.008      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113):     23.008      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.156      0.148           clock pessimism " "Info (332113):     23.156      0.148           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Info (332113): Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.084 " "Info (332113): Actual Width     :    12.084" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.084 " "Info (332113): Slack            :    12.084" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.246 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.246" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\] " "Info (332113): Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.246  " "Info (332113): Path #1: slack is 12.246 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113): Node             : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113): Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info (332113):     12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info (332113):     12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           clock40mhz_fpga " "Info (332113):     12.500      0.000           clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 RR    IC  clock40mhz_fpga~input\|i " "Info (332113):     12.500      0.000 RR    IC  clock40mhz_fpga~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.931      0.431 RR  CELL  clock40mhz_fpga~input\|o " "Info (332113):     12.931      0.431 RR  CELL  clock40mhz_fpga~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.059      1.128 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Info (332113):     14.059      1.128 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.668     -3.391 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):     10.668     -3.391 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.668      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113):     10.668      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.783      1.115 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "Info (332113):     11.783      1.115 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.783      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "Info (332113):     11.783      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.396      0.613 FF    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):     12.396      0.613 FF    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.884      0.488 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):     12.884      0.488 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "Info (332113):     25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "Info (332113):     25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           clock40mhz_fpga " "Info (332113):     25.000      0.000           clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR    IC  clock40mhz_fpga~input\|i " "Info (332113):     25.000      0.000 RR    IC  clock40mhz_fpga~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.431      0.431 RR  CELL  clock40mhz_fpga~input\|o " "Info (332113):     25.431      0.431 RR  CELL  clock40mhz_fpga~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.514      1.083 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Info (332113):     26.514      1.083 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.018     -3.496 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):     23.018     -3.496 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.018      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113):     23.018      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.089      1.071 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "Info (332113):     24.089      1.071 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.089      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "Info (332113):     24.089      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.667      0.578 RR    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):     24.667      0.578 RR    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.115      0.448 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):     25.115      0.448 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.360      0.245           clock pessimism " "Info (332113):     25.360      0.245           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Info (332113): Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.476 " "Info (332113): Actual Width     :    12.476" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.246 " "Info (332113): Slack            :    12.246" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.246 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.246" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\] " "Info (332113): Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.246  " "Info (332113): Path #1: slack is 12.246 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113): Node             : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 " "Info (332113): Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info (332113):     12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info (332113):     12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           clock40mhz_xtal " "Info (332113):     12.500      0.000           clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 RR    IC  clock40mhz_xtal~input\|i " "Info (332113):     12.500      0.000 RR    IC  clock40mhz_xtal~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.921      0.421 RR  CELL  clock40mhz_xtal~input\|o " "Info (332113):     12.921      0.421 RR  CELL  clock40mhz_xtal~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.049      1.128 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Info (332113):     14.049      1.128 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.658     -3.391 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):     10.658     -3.391 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.658      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113):     10.658      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.773      1.115 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "Info (332113):     11.773      1.115 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.773      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "Info (332113):     11.773      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.386      0.613 FF    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):     12.386      0.613 FF    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.874      0.488 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):     12.874      0.488 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "Info (332113):     25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "Info (332113):     25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           clock40mhz_xtal " "Info (332113):     25.000      0.000           clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR    IC  clock40mhz_xtal~input\|i " "Info (332113):     25.000      0.000 RR    IC  clock40mhz_xtal~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.421      0.421 RR  CELL  clock40mhz_xtal~input\|o " "Info (332113):     25.421      0.421 RR  CELL  clock40mhz_xtal~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.504      1.083 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Info (332113):     26.504      1.083 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.008     -3.496 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):     23.008     -3.496 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.008      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332113):     23.008      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.079      1.071 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "Info (332113):     24.079      1.071 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.079      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "Info (332113):     24.079      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.657      0.578 RR    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):     24.657      0.578 RR    IC  comp_mega_func_fifo8_to_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.105      0.448 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):     25.105      0.448 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb\|dcfifo:dcfifo_component\|dcfifo_gih1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.350      0.245           clock pessimism " "Info (332113):     25.350      0.245           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Info (332113): Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.476 " "Info (332113): Actual Width     :    12.476" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.246 " "Info (332113): Slack            :    12.246" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.399 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.399" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{sc_tck\}\] " "Info (332113): Targets: \[get_clocks \{sc_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.399  " "Info (332113): Path #1: slack is 49.399 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : dr_cell_4:COMP_ladder_fpga_SC_BYPASS_REG\|scan_out " "Info (332113): Node             : dr_cell_4:COMP_ladder_fpga_SC_BYPASS_REG\|scan_out" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : sc_tck (INVERTED) " "Info (332113): Clock            : sc_tck (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info (332113): Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "Info (332113):     50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "Info (332113):     50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           ladder_fpga_sc_tck " "Info (332113):     50.000      0.000           ladder_fpga_sc_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000 FF    IC  ladder_fpga_sc_tck_in\|i " "Info (332113):     50.000      0.000 FF    IC  ladder_fpga_sc_tck_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.823      0.823 FF  CELL  ladder_fpga_sc_tck_in\|o " "Info (332113):     50.823      0.823 FF  CELL  ladder_fpga_sc_tck_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.905      0.082 FF    IC  ladder_fpga_sc_tck_c~clkctrl\|inclk\[0\] " "Info (332113):     50.905      0.082 FF    IC  ladder_fpga_sc_tck_c~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.905      0.000 FF  CELL  ladder_fpga_sc_tck_c~clkctrl\|outclk " "Info (332113):     50.905      0.000 FF  CELL  ladder_fpga_sc_tck_c~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.503      0.598 FF    IC  COMP_ladder_fpga_SC_BYPASS_REG\|scan_out_Z\|clk " "Info (332113):     51.503      0.598 FF    IC  COMP_ladder_fpga_SC_BYPASS_REG\|scan_out_Z\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.812      0.309 FR  CELL  dr_cell_4:COMP_ladder_fpga_SC_BYPASS_REG\|scan_out " "Info (332113):     51.812      0.309 FR  CELL  dr_cell_4:COMP_ladder_fpga_SC_BYPASS_REG\|scan_out" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "Info (332113):    100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "Info (332113):    100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           ladder_fpga_sc_tck " "Info (332113):    100.000      0.000           ladder_fpga_sc_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000 RR    IC  ladder_fpga_sc_tck_in\|i " "Info (332113):    100.000      0.000 RR    IC  ladder_fpga_sc_tck_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.441      0.441 RR  CELL  ladder_fpga_sc_tck_in\|o " "Info (332113):    100.441      0.441 RR  CELL  ladder_fpga_sc_tck_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.534      0.093 RR    IC  ladder_fpga_sc_tck_c~clkctrl\|inclk\[0\] " "Info (332113):    100.534      0.093 RR    IC  ladder_fpga_sc_tck_c~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.534      0.000 RR  CELL  ladder_fpga_sc_tck_c~clkctrl\|outclk " "Info (332113):    100.534      0.000 RR  CELL  ladder_fpga_sc_tck_c~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.097      0.563 RR    IC  COMP_ladder_fpga_SC_BYPASS_REG\|scan_out_Z\|clk " "Info (332113):    101.097      0.563 RR    IC  COMP_ladder_fpga_SC_BYPASS_REG\|scan_out_Z\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.376      0.279 RF  CELL  dr_cell_4:COMP_ladder_fpga_SC_BYPASS_REG\|scan_out " "Info (332113):    101.376      0.279 RF  CELL  dr_cell_4:COMP_ladder_fpga_SC_BYPASS_REG\|scan_out" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.427      0.051           clock pessimism " "Info (332113):    101.427      0.051           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Info (332113): Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    49.615 " "Info (332113): Actual Width     :    49.615" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.399 " "Info (332113): Slack            :    49.399" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.744 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.744" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e....\] " "Info (332113): Targets: \[get_clocks \{ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e....\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.744  " "Info (332113): Path #1: slack is 49.744 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\[11\] " "Info (332113): Node             : proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\[11\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock " "Info (332113): Clock            : ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "Info (332113):     50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "Info (332113):     50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|data_out_Z\|q " "Info (332113):     50.000      0.000           COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|data_out_Z\|q" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.650      0.650 FF    IC  COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|level_shifter_dac_load~clkctrl\|inclk\[0\] " "Info (332113):     50.650      0.650 FF    IC  COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|level_shifter_dac_load~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.650      0.000 FF  CELL  COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|level_shifter_dac_load~clkctrl\|outclk " "Info (332113):     50.650      0.000 FF  CELL  COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|level_shifter_dac_load~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.241      0.591 FF    IC  proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_11_\|clk " "Info (332113):     51.241      0.591 FF    IC  proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_11_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.532      0.291 FF  CELL  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\[11\] " "Info (332113):     51.532      0.291 FF  CELL  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\[11\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "Info (332113):    100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "Info (332113):    100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|data_out_Z\|q " "Info (332113):    100.000      0.000           COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|data_out_Z\|q" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.559      0.559 RR    IC  COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|level_shifter_dac_load~clkctrl\|inclk\[0\] " "Info (332113):    100.559      0.559 RR    IC  COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|level_shifter_dac_load~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.559      0.000 RR  CELL  COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|level_shifter_dac_load~clkctrl\|outclk " "Info (332113):    100.559      0.000 RR  CELL  COMP_LADDER_FPGA_SC_CONFIG\|a_6_d_e\|level_shifter_dac_load~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.119      0.560 RR    IC  proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_11_\|clk " "Info (332113):    101.119      0.560 RR    IC  proc_ladder_fpga_level_shifter_dac_val_level_shifter_dac_a_11_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.392      0.273 RR  CELL  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\[11\] " "Info (332113):    101.392      0.273 RR  CELL  proc_ladder_fpga_level_shifter_dac_val.level_shifter_dac_a\[11\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.460      0.068           clock pessimism " "Info (332113):    101.460      0.068           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.184 " "Info (332113): Required Width   :     0.184" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    49.928 " "Info (332113): Actual Width     :    49.928" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.744 " "Info (332113): Slack            :    49.744" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 96.000 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 96.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{temperature\}\] " "Info (332113): Targets: \[get_clocks \{temperature\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 96.000  " "Info (332113): Path #1: slack is 96.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : temperature " "Info (332113): Node             : temperature" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : temperature " "Info (332113): Clock            : temperature" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Info (332113): Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     4.000 " "Info (332113): Required Width   :     4.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   100.000 " "Info (332113): Actual Width     :   100.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    96.000 " "Info (332113): Slack            :    96.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 124.767 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 124.767" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\] " "Info (332113): Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 124.767  " "Info (332113): Path #1: slack is 124.767 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ladder_fpga_level_shifter_dac_state_illegalpipe2 " "Info (332113): Node             : ladder_fpga_level_shifter_dac_state_illegalpipe2" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (INVERTED) " "Info (332113): Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info (332113): Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.000    125.000           launch edge time " "Info (332113):    125.000    125.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.000      0.000           source latency " "Info (332113):    125.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.000      0.000           clock40mhz_fpga " "Info (332113):    125.000      0.000           clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.000      0.000 RR    IC  clock40mhz_fpga~input\|i " "Info (332113):    125.000      0.000 RR    IC  clock40mhz_fpga~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.431      0.431 RR  CELL  clock40mhz_fpga~input\|o " "Info (332113):    125.431      0.431 RR  CELL  clock40mhz_fpga~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   126.559      1.128 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Info (332113):    126.559      1.128 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   123.168     -3.391 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):    123.168     -3.391 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   123.168      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info (332113):    123.168      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   124.283      1.115 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\] " "Info (332113):    124.283      1.115 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   124.283      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk " "Info (332113):    124.283      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   124.885      0.602 FF    IC  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|clk " "Info (332113):    124.885      0.602 FF    IC  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.194      0.309 FR  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2 " "Info (332113):    125.194      0.309 FR  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000    250.000           launch edge time " "Info (332113):    250.000    250.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           source latency " "Info (332113):    250.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           clock40mhz_fpga " "Info (332113):    250.000      0.000           clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000 RR    IC  clock40mhz_fpga~input\|i " "Info (332113):    250.000      0.000 RR    IC  clock40mhz_fpga~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.431      0.431 RR  CELL  clock40mhz_fpga~input\|o " "Info (332113):    250.431      0.431 RR  CELL  clock40mhz_fpga~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.514      1.083 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Info (332113):    251.514      1.083 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   248.018     -3.496 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):    248.018     -3.496 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   248.018      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info (332113):    248.018      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.089      1.071 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\] " "Info (332113):    249.089      1.071 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.089      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk " "Info (332113):    249.089      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.655      0.566 RR    IC  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|clk " "Info (332113):    249.655      0.566 RR    IC  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.934      0.279 RF  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2 " "Info (332113):    249.934      0.279 RF  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.177      0.243           clock pessimism " "Info (332113):    250.177      0.243           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Info (332113): Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   124.983 " "Info (332113): Actual Width     :   124.983" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   124.767 " "Info (332113): Slack            :   124.767" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 124.767 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 124.767" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\] " "Info (332113): Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 124.767  " "Info (332113): Path #1: slack is 124.767 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ladder_fpga_level_shifter_dac_state_illegalpipe2 " "Info (332113): Node             : ladder_fpga_level_shifter_dac_state_illegalpipe2" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (INVERTED) " "Info (332113): Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info (332113): Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.000    125.000           launch edge time " "Info (332113):    125.000    125.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.000      0.000           source latency " "Info (332113):    125.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.000      0.000           clock40mhz_xtal " "Info (332113):    125.000      0.000           clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.000      0.000 RR    IC  clock40mhz_xtal~input\|i " "Info (332113):    125.000      0.000 RR    IC  clock40mhz_xtal~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.421      0.421 RR  CELL  clock40mhz_xtal~input\|o " "Info (332113):    125.421      0.421 RR  CELL  clock40mhz_xtal~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   126.549      1.128 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Info (332113):    126.549      1.128 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   123.158     -3.391 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):    123.158     -3.391 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   123.158      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info (332113):    123.158      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   124.273      1.115 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\] " "Info (332113):    124.273      1.115 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   124.273      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk " "Info (332113):    124.273      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   124.875      0.602 FF    IC  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|clk " "Info (332113):    124.875      0.602 FF    IC  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   125.184      0.309 FR  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2 " "Info (332113):    125.184      0.309 FR  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000    250.000           launch edge time " "Info (332113):    250.000    250.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           source latency " "Info (332113):    250.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           clock40mhz_xtal " "Info (332113):    250.000      0.000           clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000 RR    IC  clock40mhz_xtal~input\|i " "Info (332113):    250.000      0.000 RR    IC  clock40mhz_xtal~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.421      0.421 RR  CELL  clock40mhz_xtal~input\|o " "Info (332113):    250.421      0.421 RR  CELL  clock40mhz_xtal~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.504      1.083 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Info (332113):    251.504      1.083 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   248.008     -3.496 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):    248.008     -3.496 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   248.008      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info (332113):    248.008      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.079      1.071 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\] " "Info (332113):    249.079      1.071 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.079      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk " "Info (332113):    249.079      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.645      0.566 RR    IC  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|clk " "Info (332113):    249.645      0.566 RR    IC  ladder_fpga_level_shifter_dac_state_illegalpipe2_Z\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.924      0.279 RF  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2 " "Info (332113):    249.924      0.279 RF  CELL  ladder_fpga_level_shifter_dac_state_illegalpipe2" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.167      0.243           clock pessimism " "Info (332113):    250.167      0.243           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Info (332113): Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   124.983 " "Info (332113): Actual Width     :   124.983" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   124.767 " "Info (332113): Slack            :   124.767" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 499.314 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 499.314" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{ladder_fpga\|holdin_echelle\}\] " "Info (332113): Targets: \[get_clocks \{ladder_fpga\|holdin_echelle\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 499.314  " "Info (332113): Path #1: slack is 499.314 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ladder_fpga_nbr_hold\[0\] " "Info (332113): Node             : ladder_fpga_nbr_hold\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : ladder_fpga\|holdin_echelle " "Info (332113): Clock            : ladder_fpga\|holdin_echelle" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000    500.000           launch edge time " "Info (332113):    500.000    500.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           source latency " "Info (332113):    500.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           holdin_echelle " "Info (332113):    500.000      0.000           holdin_echelle" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000 FF    IC  holdin_echelle_in\|i " "Info (332113):    500.000      0.000 FF    IC  holdin_echelle_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.754      0.754 FF  CELL  holdin_echelle_in\|o " "Info (332113):    500.754      0.754 FF  CELL  holdin_echelle_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   501.731      0.977 FF    IC  ladder_fpga_nbr_hold_0_\|clk " "Info (332113):    501.731      0.977 FF    IC  ladder_fpga_nbr_hold_0_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   502.022      0.291 FF  CELL  ladder_fpga_nbr_hold\[0\] " "Info (332113):    502.022      0.291 FF  CELL  ladder_fpga_nbr_hold\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000   1000.000           launch edge time " "Info (332113):   1000.000   1000.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000           source latency " "Info (332113):   1000.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000           holdin_echelle " "Info (332113):   1000.000      0.000           holdin_echelle" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000 RR    IC  holdin_echelle_in\|i " "Info (332113):   1000.000      0.000 RR    IC  holdin_echelle_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.372      0.372 RR  CELL  holdin_echelle_in\|o " "Info (332113):   1000.372      0.372 RR  CELL  holdin_echelle_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1001.186      0.814 RR    IC  ladder_fpga_nbr_hold_0_\|clk " "Info (332113):   1001.186      0.814 RR    IC  ladder_fpga_nbr_hold_0_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1001.459      0.273 RR  CELL  ladder_fpga_nbr_hold\[0\] " "Info (332113):   1001.459      0.273 RR  CELL  ladder_fpga_nbr_hold\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1001.520      0.061           clock pessimism " "Info (332113):   1001.520      0.061           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.184 " "Info (332113): Required Width   :     0.184" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   499.498 " "Info (332113): Actual Width     :   499.498" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   499.314 " "Info (332113): Slack            :   499.314" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 499.444 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 499.444" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{ladder_fpga\|testin_echelle\}\] " "Info (332113): Targets: \[get_clocks \{ladder_fpga\|testin_echelle\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 499.444  " "Info (332113): Path #1: slack is 499.444 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ladder_fpga_nbr_test\[0\] " "Info (332113): Node             : ladder_fpga_nbr_test\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : ladder_fpga\|testin_echelle " "Info (332113): Clock            : ladder_fpga\|testin_echelle" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000    500.000           launch edge time " "Info (332113):    500.000    500.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           source latency " "Info (332113):    500.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           testin_echelle " "Info (332113):    500.000      0.000           testin_echelle" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000 FF    IC  testin_echelle_in\|i " "Info (332113):    500.000      0.000 FF    IC  testin_echelle_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.754      0.754 FF  CELL  testin_echelle_in\|o " "Info (332113):    500.754      0.754 FF  CELL  testin_echelle_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.836      0.082 FF    IC  testin_echelle_c~clkctrl\|inclk\[0\] " "Info (332113):    500.836      0.082 FF    IC  testin_echelle_c~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.836      0.000 FF  CELL  testin_echelle_c~clkctrl\|outclk " "Info (332113):    500.836      0.000 FF  CELL  testin_echelle_c~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   501.427      0.591 FF    IC  ladder_fpga_nbr_test_0_\|clk " "Info (332113):    501.427      0.591 FF    IC  ladder_fpga_nbr_test_0_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   501.718      0.291 FF  CELL  ladder_fpga_nbr_test\[0\] " "Info (332113):    501.718      0.291 FF  CELL  ladder_fpga_nbr_test\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000   1000.000           launch edge time " "Info (332113):   1000.000   1000.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000           source latency " "Info (332113):   1000.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000           testin_echelle " "Info (332113):   1000.000      0.000           testin_echelle" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000 RR    IC  testin_echelle_in\|i " "Info (332113):   1000.000      0.000 RR    IC  testin_echelle_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.372      0.372 RR  CELL  testin_echelle_in\|o " "Info (332113):   1000.372      0.372 RR  CELL  testin_echelle_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.465      0.093 RR    IC  testin_echelle_c~clkctrl\|inclk\[0\] " "Info (332113):   1000.465      0.093 RR    IC  testin_echelle_c~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.465      0.000 RR  CELL  testin_echelle_c~clkctrl\|outclk " "Info (332113):   1000.465      0.000 RR  CELL  testin_echelle_c~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1001.024      0.559 RR    IC  ladder_fpga_nbr_test_0_\|clk " "Info (332113):   1001.024      0.559 RR    IC  ladder_fpga_nbr_test_0_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1001.297      0.273 RR  CELL  ladder_fpga_nbr_test\[0\] " "Info (332113):   1001.297      0.273 RR  CELL  ladder_fpga_nbr_test\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1001.346      0.049           clock pessimism " "Info (332113):   1001.346      0.049           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.184 " "Info (332113): Required Width   :     0.184" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   499.628 " "Info (332113): Actual Width     :   499.628" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   499.444 " "Info (332113): Slack            :   499.444" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 499.746 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 499.746" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\] " "Info (332113): Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 499.746  " "Info (332113): Path #1: slack is 499.746 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113): Node             : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info (332113): Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000    500.000           launch edge time " "Info (332113):    500.000    500.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           source latency " "Info (332113):    500.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           clock40mhz_fpga " "Info (332113):    500.000      0.000           clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000 RR    IC  clock40mhz_fpga~input\|i " "Info (332113):    500.000      0.000 RR    IC  clock40mhz_fpga~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.431      0.431 RR  CELL  clock40mhz_fpga~input\|o " "Info (332113):    500.431      0.431 RR  CELL  clock40mhz_fpga~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   501.559      1.128 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Info (332113):    501.559      1.128 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   498.168     -3.391 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):    498.168     -3.391 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   498.168      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info (332113):    498.168      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   499.284      1.116 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|inclk\[0\] " "Info (332113):    499.284      1.116 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   499.284      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|outclk " "Info (332113):    499.284      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   499.896      0.612 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):    499.896      0.612 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.384      0.488 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):    500.384      0.488 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000   1000.000           launch edge time " "Info (332113):   1000.000   1000.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000           source latency " "Info (332113):   1000.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000           clock40mhz_fpga " "Info (332113):   1000.000      0.000           clock40mhz_fpga" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000 RR    IC  clock40mhz_fpga~input\|i " "Info (332113):   1000.000      0.000 RR    IC  clock40mhz_fpga~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.431      0.431 RR  CELL  clock40mhz_fpga~input\|o " "Info (332113):   1000.431      0.431 RR  CELL  clock40mhz_fpga~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1001.514      1.083 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Info (332113):   1001.514      1.083 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   998.018     -3.496 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):    998.018     -3.496 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   998.018      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info (332113):    998.018      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   999.090      1.072 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|inclk\[0\] " "Info (332113):    999.090      1.072 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   999.090      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|outclk " "Info (332113):    999.090      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   999.666      0.576 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):    999.666      0.576 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.114      0.448 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):   1000.114      0.448 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.360      0.246           clock pessimism " "Info (332113):   1000.360      0.246           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Info (332113): Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   499.976 " "Info (332113): Actual Width     :   499.976" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   499.746 " "Info (332113): Slack            :   499.746" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 499.746 " "Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 499.746" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\] " "Info (332113): Targets: \[get_clocks \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|...\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info (332113): -nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info (332113): -detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 499.746  " "Info (332113): Path #1: slack is 499.746 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113): Node             : mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 " "Info (332113): Clock            : comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Info (332113): Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info (332113): Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000    500.000           launch edge time " "Info (332113):    500.000    500.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           source latency " "Info (332113):    500.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000           clock40mhz_xtal " "Info (332113):    500.000      0.000           clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.000      0.000 RR    IC  clock40mhz_xtal~input\|i " "Info (332113):    500.000      0.000 RR    IC  clock40mhz_xtal~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.421      0.421 RR  CELL  clock40mhz_xtal~input\|o " "Info (332113):    500.421      0.421 RR  CELL  clock40mhz_xtal~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   501.549      1.128 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Info (332113):    501.549      1.128 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   498.158     -3.391 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):    498.158     -3.391 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   498.158      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info (332113):    498.158      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   499.274      1.116 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|inclk\[0\] " "Info (332113):    499.274      1.116 FF    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   499.274      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|outclk " "Info (332113):    499.274      0.000 FF  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   499.886      0.612 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):    499.886      0.612 FF    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   500.374      0.488 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):    500.374      0.488 FF  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info (332113): Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info (332113): Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info (332113): ==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000   1000.000           launch edge time " "Info (332113):   1000.000   1000.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000           source latency " "Info (332113):   1000.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000           clock40mhz_xtal " "Info (332113):   1000.000      0.000           clock40mhz_xtal" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.000      0.000 RR    IC  clock40mhz_xtal~input\|i " "Info (332113):   1000.000      0.000 RR    IC  clock40mhz_xtal~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.421      0.421 RR  CELL  clock40mhz_xtal~input\|o " "Info (332113):   1000.421      0.421 RR  CELL  clock40mhz_xtal~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1001.504      1.083 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\] " "Info (332113):   1001.504      1.083 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   998.008     -3.496 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout " "Info (332113):    998.008     -3.496 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   998.008      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info (332113):    998.008      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   999.080      1.072 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|inclk\[0\] " "Info (332113):    999.080      1.072 RR    IC  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   999.080      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|outclk " "Info (332113):    999.080      0.000 RR  CELL  comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|wire_pll1_clk\[3\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   999.656      0.576 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0 " "Info (332113):    999.656      0.576 RR    IC  comp_mega_func_fifo8_from_usb\|dcfifo_component\|auto_generated\|fifo_ram\|ram_block9a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.104      0.448 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0 " "Info (332113):   1000.104      0.448 RR  CELL  mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb\|dcfifo:dcfifo_component\|dcfifo_c8i1:auto_generated\|altsyncram_lf31:fifo_ram\|ram_block9a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "  1000.350      0.246           clock pessimism " "Info (332113):   1000.350      0.246           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Info (332113): Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   499.976 " "Info (332113): Actual Width     :   499.976" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   499.746 " "Info (332113): Slack            :   499.746" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info (332113): ===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info (332113): " {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 378 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 378 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Info: Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 18:53:34 2013 " "Info: Processing ended: Tue May 14 18:53:34 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Info: Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Info: Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
