// Seed: 1540144161
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_12;
  assign id_11 = 1;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    output tri0 id_2,
    output supply0 id_3,
    output tri0 id_4,
    input wire id_5,
    input wire id_6,
    input wire id_7,
    output tri1 id_8,
    output wor id_9
);
  wire id_11;
  module_0(
      id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11
  );
endmodule
