--
--	Conversion of FC_Impresion.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Aug 08 12:12:40 2018
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \RS232:Net_9\ : bit;
SIGNAL Net_83 : bit;
SIGNAL \RS232:Net_61\ : bit;
SIGNAL one : bit;
SIGNAL \RS232:BUART:clock_op\ : bit;
SIGNAL \RS232:BUART:reset_reg\ : bit;
SIGNAL \RS232:BUART:tx_hd_send_break\ : bit;
SIGNAL \RS232:BUART:HalfDuplexSend\ : bit;
SIGNAL \RS232:BUART:FinalParityType_1\ : bit;
SIGNAL \RS232:BUART:FinalParityType_0\ : bit;
SIGNAL \RS232:BUART:FinalAddrMode_2\ : bit;
SIGNAL \RS232:BUART:FinalAddrMode_1\ : bit;
SIGNAL \RS232:BUART:FinalAddrMode_0\ : bit;
SIGNAL \RS232:BUART:tx_ctrl_mark\ : bit;
SIGNAL \RS232:BUART:reset_sr\ : bit;
SIGNAL \RS232:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_47 : bit;
SIGNAL \RS232:BUART:txn\ : bit;
SIGNAL Net_82 : bit;
SIGNAL \RS232:BUART:tx_interrupt_out\ : bit;
SIGNAL \RS232:BUART:rx_interrupt_out\ : bit;
SIGNAL \RS232:BUART:tx_state_1\ : bit;
SIGNAL \RS232:BUART:tx_state_0\ : bit;
SIGNAL \RS232:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL zero : bit;
SIGNAL \RS232:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \RS232:BUART:tx_shift_out\ : bit;
SIGNAL \RS232:BUART:tx_fifo_notfull\ : bit;
SIGNAL \RS232:BUART:tx_fifo_empty\ : bit;
SIGNAL \RS232:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:counter_load_not\ : bit;
SIGNAL \RS232:BUART:tx_state_2\ : bit;
SIGNAL \RS232:BUART:tx_bitclk_dp\ : bit;
SIGNAL \RS232:BUART:tx_counter_dp\ : bit;
SIGNAL \RS232:BUART:sc_out_7\ : bit;
SIGNAL \RS232:BUART:sc_out_6\ : bit;
SIGNAL \RS232:BUART:sc_out_5\ : bit;
SIGNAL \RS232:BUART:sc_out_4\ : bit;
SIGNAL \RS232:BUART:sc_out_3\ : bit;
SIGNAL \RS232:BUART:sc_out_2\ : bit;
SIGNAL \RS232:BUART:sc_out_1\ : bit;
SIGNAL \RS232:BUART:sc_out_0\ : bit;
SIGNAL \RS232:BUART:tx_counter_tc\ : bit;
SIGNAL \RS232:BUART:tx_status_6\ : bit;
SIGNAL \RS232:BUART:tx_status_5\ : bit;
SIGNAL \RS232:BUART:tx_status_4\ : bit;
SIGNAL \RS232:BUART:tx_status_0\ : bit;
SIGNAL \RS232:BUART:tx_status_1\ : bit;
SIGNAL \RS232:BUART:tx_status_2\ : bit;
SIGNAL \RS232:BUART:tx_status_3\ : bit;
SIGNAL Net_79 : bit;
SIGNAL \RS232:BUART:tx_bitclk\ : bit;
SIGNAL \RS232:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \RS232:BUART:tx_mark\ : bit;
SIGNAL \RS232:BUART:tx_parity_bit\ : bit;
SIGNAL \RS232:BUART:rx_addressmatch\ : bit;
SIGNAL \RS232:BUART:rx_addressmatch1\ : bit;
SIGNAL \RS232:BUART:rx_addressmatch2\ : bit;
SIGNAL \RS232:BUART:rx_state_1\ : bit;
SIGNAL \RS232:BUART:rx_state_0\ : bit;
SIGNAL \RS232:BUART:rx_bitclk_enable\ : bit;
SIGNAL \RS232:BUART:rx_postpoll\ : bit;
SIGNAL \RS232:BUART:rx_load_fifo\ : bit;
SIGNAL \RS232:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \RS232:BUART:hd_shift_out\ : bit;
SIGNAL \RS232:BUART:rx_fifonotempty\ : bit;
SIGNAL \RS232:BUART:rx_fifofull\ : bit;
SIGNAL \RS232:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \RS232:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \RS232:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RS232:BUART:rx_counter_load\ : bit;
SIGNAL \RS232:BUART:rx_state_3\ : bit;
SIGNAL \RS232:BUART:rx_state_2\ : bit;
SIGNAL \RS232:BUART:rx_bitclk_pre\ : bit;
SIGNAL \RS232:BUART:rx_count_2\ : bit;
SIGNAL \RS232:BUART:rx_count_1\ : bit;
SIGNAL \RS232:BUART:rx_count_0\ : bit;
SIGNAL \RS232:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \RS232:BUART:rx_count_6\ : bit;
SIGNAL \RS232:BUART:rx_count_5\ : bit;
SIGNAL \RS232:BUART:rx_count_4\ : bit;
SIGNAL \RS232:BUART:rx_count_3\ : bit;
SIGNAL \RS232:BUART:rx_count7_tc\ : bit;
SIGNAL \RS232:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \RS232:BUART:rx_bitclk\ : bit;
SIGNAL \RS232:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \RS232:BUART:rx_poll_bit1\ : bit;
SIGNAL \RS232:BUART:rx_poll_bit2\ : bit;
SIGNAL \RS232:BUART:pollingrange\ : bit;
SIGNAL \RS232:BUART:pollcount_1\ : bit;
SIGNAL Net_7 : bit;
SIGNAL add_vv_vv_MODGEN_1_1 : bit;
SIGNAL \RS232:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_1_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL MODIN1_1 : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL MODIN1_0 : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \RS232:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \RS232:BUART:rx_status_0\ : bit;
SIGNAL \RS232:BUART:rx_markspace_status\ : bit;
SIGNAL \RS232:BUART:rx_status_1\ : bit;
SIGNAL \RS232:BUART:rx_status_2\ : bit;
SIGNAL \RS232:BUART:rx_parity_error_status\ : bit;
SIGNAL \RS232:BUART:rx_status_3\ : bit;
SIGNAL \RS232:BUART:rx_stop_bit_error\ : bit;
SIGNAL \RS232:BUART:rx_status_4\ : bit;
SIGNAL \RS232:BUART:rx_status_5\ : bit;
SIGNAL \RS232:BUART:rx_status_6\ : bit;
SIGNAL \RS232:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_78 : bit;
SIGNAL \RS232:BUART:rx_markspace_pre\ : bit;
SIGNAL \RS232:BUART:rx_parity_error_pre\ : bit;
SIGNAL \RS232:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL \RS232:BUART:rx_address_detected\ : bit;
SIGNAL \RS232:BUART:rx_last\ : bit;
SIGNAL \RS232:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL MODIN4_6 : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL MODIN4_5 : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL MODIN4_4 : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL MODIN4_3 : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \RS232:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \RS232:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \RS232:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_RS232_net_0 : bit;
SIGNAL tmpIO_0__Rx_RS232_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_RS232_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_RS232_net_0 : bit;
SIGNAL tmpOE__Tx_RS232_net_0 : bit;
SIGNAL tmpFB_0__Tx_RS232_net_0 : bit;
SIGNAL tmpIO_0__Tx_RS232_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_RS232_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_RS232_net_0 : bit;
SIGNAL \RFID:Net_9\ : bit;
SIGNAL \RFID:Net_61\ : bit;
SIGNAL \RFID:BUART:clock_op\ : bit;
SIGNAL \RFID:BUART:reset_reg\ : bit;
SIGNAL \RFID:BUART:tx_hd_send_break\ : bit;
SIGNAL \RFID:BUART:HalfDuplexSend\ : bit;
SIGNAL \RFID:BUART:FinalParityType_1\ : bit;
SIGNAL \RFID:BUART:FinalParityType_0\ : bit;
SIGNAL \RFID:BUART:FinalAddrMode_2\ : bit;
SIGNAL \RFID:BUART:FinalAddrMode_1\ : bit;
SIGNAL \RFID:BUART:FinalAddrMode_0\ : bit;
SIGNAL \RFID:BUART:tx_ctrl_mark\ : bit;
SIGNAL \RFID:BUART:reset_sr\ : bit;
SIGNAL \RFID:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_89 : bit;
SIGNAL \RFID:BUART:txn\ : bit;
SIGNAL Net_95 : bit;
SIGNAL \RFID:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_96 : bit;
SIGNAL \RFID:BUART:rx_interrupt_out\ : bit;
SIGNAL \RFID:BUART:tx_state_1\ : bit;
SIGNAL \RFID:BUART:tx_state_0\ : bit;
SIGNAL \RFID:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \RFID:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \RFID:BUART:tx_shift_out\ : bit;
SIGNAL \RFID:BUART:tx_fifo_notfull\ : bit;
SIGNAL \RFID:BUART:tx_fifo_empty\ : bit;
SIGNAL \RFID:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:counter_load_not\ : bit;
SIGNAL \RFID:BUART:tx_state_2\ : bit;
SIGNAL \RFID:BUART:tx_bitclk_dp\ : bit;
SIGNAL \RFID:BUART:tx_counter_dp\ : bit;
SIGNAL \RFID:BUART:sc_out_7\ : bit;
SIGNAL \RFID:BUART:sc_out_6\ : bit;
SIGNAL \RFID:BUART:sc_out_5\ : bit;
SIGNAL \RFID:BUART:sc_out_4\ : bit;
SIGNAL \RFID:BUART:sc_out_3\ : bit;
SIGNAL \RFID:BUART:sc_out_2\ : bit;
SIGNAL \RFID:BUART:sc_out_1\ : bit;
SIGNAL \RFID:BUART:sc_out_0\ : bit;
SIGNAL \RFID:BUART:tx_counter_tc\ : bit;
SIGNAL \RFID:BUART:tx_status_6\ : bit;
SIGNAL \RFID:BUART:tx_status_5\ : bit;
SIGNAL \RFID:BUART:tx_status_4\ : bit;
SIGNAL \RFID:BUART:tx_status_0\ : bit;
SIGNAL \RFID:BUART:tx_status_1\ : bit;
SIGNAL \RFID:BUART:tx_status_2\ : bit;
SIGNAL \RFID:BUART:tx_status_3\ : bit;
SIGNAL Net_91 : bit;
SIGNAL \RFID:BUART:tx_bitclk\ : bit;
SIGNAL \RFID:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \RFID:BUART:tx_mark\ : bit;
SIGNAL \RFID:BUART:tx_parity_bit\ : bit;
SIGNAL \RFID:BUART:rx_addressmatch\ : bit;
SIGNAL \RFID:BUART:rx_addressmatch1\ : bit;
SIGNAL \RFID:BUART:rx_addressmatch2\ : bit;
SIGNAL \RFID:BUART:rx_state_1\ : bit;
SIGNAL \RFID:BUART:rx_state_0\ : bit;
SIGNAL \RFID:BUART:rx_bitclk_enable\ : bit;
SIGNAL \RFID:BUART:rx_postpoll\ : bit;
SIGNAL \RFID:BUART:rx_load_fifo\ : bit;
SIGNAL \RFID:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \RFID:BUART:hd_shift_out\ : bit;
SIGNAL \RFID:BUART:rx_fifonotempty\ : bit;
SIGNAL \RFID:BUART:rx_fifofull\ : bit;
SIGNAL \RFID:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \RFID:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \RFID:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RFID:BUART:rx_counter_load\ : bit;
SIGNAL \RFID:BUART:rx_state_3\ : bit;
SIGNAL \RFID:BUART:rx_state_2\ : bit;
SIGNAL \RFID:BUART:rx_bitclk_pre\ : bit;
SIGNAL \RFID:BUART:rx_count_2\ : bit;
SIGNAL \RFID:BUART:rx_count_1\ : bit;
SIGNAL \RFID:BUART:rx_count_0\ : bit;
SIGNAL \RFID:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \RFID:BUART:rx_count_6\ : bit;
SIGNAL \RFID:BUART:rx_count_5\ : bit;
SIGNAL \RFID:BUART:rx_count_4\ : bit;
SIGNAL \RFID:BUART:rx_count_3\ : bit;
SIGNAL \RFID:BUART:rx_count7_tc\ : bit;
SIGNAL \RFID:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \RFID:BUART:rx_bitclk\ : bit;
SIGNAL \RFID:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \RFID:BUART:rx_poll_bit1\ : bit;
SIGNAL \RFID:BUART:rx_poll_bit2\ : bit;
SIGNAL \RFID:BUART:pollingrange\ : bit;
SIGNAL \RFID:BUART:pollcount_1\ : bit;
SIGNAL Net_94 : bit;
SIGNAL add_vv_vv_MODGEN_6_1 : bit;
SIGNAL \RFID:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_6_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_7 : bit;
SIGNAL cmp_vv_vv_MODGEN_8 : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL MODIN5_1 : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL MODIN5_0 : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\ : bit;
SIGNAL MODIN6_1 : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\ : bit;
SIGNAL MODIN6_0 : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\ : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\ : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\ : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\ : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\ : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\ : bit;
SIGNAL MODIN7_1 : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\ : bit;
SIGNAL MODIN7_0 : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\ : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\ : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\ : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\ : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ : bit;
SIGNAL \RFID:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\ : bit;
SIGNAL \RFID:BUART:rx_status_0\ : bit;
SIGNAL \RFID:BUART:rx_markspace_status\ : bit;
SIGNAL \RFID:BUART:rx_status_1\ : bit;
SIGNAL \RFID:BUART:rx_status_2\ : bit;
SIGNAL \RFID:BUART:rx_parity_error_status\ : bit;
SIGNAL \RFID:BUART:rx_status_3\ : bit;
SIGNAL \RFID:BUART:rx_stop_bit_error\ : bit;
SIGNAL \RFID:BUART:rx_status_4\ : bit;
SIGNAL \RFID:BUART:rx_status_5\ : bit;
SIGNAL \RFID:BUART:rx_status_6\ : bit;
SIGNAL \RFID:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_90 : bit;
SIGNAL \RFID:BUART:rx_markspace_pre\ : bit;
SIGNAL \RFID:BUART:rx_parity_error_pre\ : bit;
SIGNAL \RFID:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_9 : bit;
SIGNAL \RFID:BUART:rx_address_detected\ : bit;
SIGNAL \RFID:BUART:rx_last\ : bit;
SIGNAL \RFID:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_10 : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:newa_6\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:newa_5\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:newa_4\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:newa_3\ : bit;
SIGNAL MODIN8_6 : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:newa_2\ : bit;
SIGNAL MODIN8_5 : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:newa_1\ : bit;
SIGNAL MODIN8_4 : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:newa_0\ : bit;
SIGNAL MODIN8_3 : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:newb_6\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:newb_5\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:newb_4\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:newb_3\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:newb_2\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:newb_1\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:newb_0\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:dataa_6\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:dataa_5\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:dataa_4\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:dataa_3\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:dataa_2\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:dataa_1\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:dataa_0\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:datab_6\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:datab_5\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:datab_4\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:datab_3\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:datab_2\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:datab_1\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:datab_0\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:lta_6\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:gta_6\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:lta_5\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:gta_5\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:lta_4\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:gta_4\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:lta_3\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:gta_3\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:lta_2\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:gta_2\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:lta_1\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:gta_1\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:lta_0\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_9:g2:a0:gta_0\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_10:g1:a0:newa_0\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_10:g1:a0:newb_0\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_10:g1:a0:dataa_0\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_10:g1:a0:datab_0\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_10:g1:a0:xeq\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_10:g1:a0:xneq\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_10:g1:a0:xlt\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_10:g1:a0:xlte\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_10:g1:a0:xgt\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_10:g1:a0:xgte\ : bit;
SIGNAL \RFID:BUART:sRX:MODULE_10:lt\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sRX:MODULE_10:lt\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sRX:MODULE_10:eq\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sRX:MODULE_10:eq\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sRX:MODULE_10:gt\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sRX:MODULE_10:gt\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sRX:MODULE_10:gte\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sRX:MODULE_10:gte\:SIGNAL IS 2;
SIGNAL \RFID:BUART:sRX:MODULE_10:lte\ : bit;
ATTRIBUTE port_state_att of \RFID:BUART:sRX:MODULE_10:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_RFID_net_0 : bit;
SIGNAL tmpIO_0__Rx_RFID_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_RFID_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_RFID_net_0 : bit;
SIGNAL tmpOE__Tx_RFID_net_0 : bit;
SIGNAL tmpFB_0__Tx_RFID_net_0 : bit;
SIGNAL tmpIO_0__Tx_RFID_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_RFID_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_RFID_net_0 : bit;
SIGNAL \PSOC:Net_9\ : bit;
SIGNAL \PSOC:Net_61\ : bit;
SIGNAL \PSOC:BUART:clock_op\ : bit;
SIGNAL \PSOC:BUART:reset_reg\ : bit;
SIGNAL \PSOC:BUART:tx_hd_send_break\ : bit;
SIGNAL \PSOC:BUART:HalfDuplexSend\ : bit;
SIGNAL \PSOC:BUART:FinalParityType_1\ : bit;
SIGNAL \PSOC:BUART:FinalParityType_0\ : bit;
SIGNAL \PSOC:BUART:FinalAddrMode_2\ : bit;
SIGNAL \PSOC:BUART:FinalAddrMode_1\ : bit;
SIGNAL \PSOC:BUART:FinalAddrMode_0\ : bit;
SIGNAL \PSOC:BUART:tx_ctrl_mark\ : bit;
SIGNAL \PSOC:BUART:reset_sr\ : bit;
SIGNAL \PSOC:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_102 : bit;
SIGNAL \PSOC:BUART:txn\ : bit;
SIGNAL Net_108 : bit;
SIGNAL \PSOC:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_109 : bit;
SIGNAL \PSOC:BUART:rx_interrupt_out\ : bit;
SIGNAL \PSOC:BUART:tx_state_1\ : bit;
SIGNAL \PSOC:BUART:tx_state_0\ : bit;
SIGNAL \PSOC:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \PSOC:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:tx_shift_out\ : bit;
SIGNAL \PSOC:BUART:tx_fifo_notfull\ : bit;
SIGNAL \PSOC:BUART:tx_fifo_empty\ : bit;
SIGNAL \PSOC:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:counter_load_not\ : bit;
SIGNAL \PSOC:BUART:tx_state_2\ : bit;
SIGNAL \PSOC:BUART:tx_bitclk_dp\ : bit;
SIGNAL \PSOC:BUART:tx_counter_dp\ : bit;
SIGNAL \PSOC:BUART:sc_out_7\ : bit;
SIGNAL \PSOC:BUART:sc_out_6\ : bit;
SIGNAL \PSOC:BUART:sc_out_5\ : bit;
SIGNAL \PSOC:BUART:sc_out_4\ : bit;
SIGNAL \PSOC:BUART:sc_out_3\ : bit;
SIGNAL \PSOC:BUART:sc_out_2\ : bit;
SIGNAL \PSOC:BUART:sc_out_1\ : bit;
SIGNAL \PSOC:BUART:sc_out_0\ : bit;
SIGNAL \PSOC:BUART:tx_counter_tc\ : bit;
SIGNAL \PSOC:BUART:tx_status_6\ : bit;
SIGNAL \PSOC:BUART:tx_status_5\ : bit;
SIGNAL \PSOC:BUART:tx_status_4\ : bit;
SIGNAL \PSOC:BUART:tx_status_0\ : bit;
SIGNAL \PSOC:BUART:tx_status_1\ : bit;
SIGNAL \PSOC:BUART:tx_status_2\ : bit;
SIGNAL \PSOC:BUART:tx_status_3\ : bit;
SIGNAL Net_104 : bit;
SIGNAL \PSOC:BUART:tx_bitclk\ : bit;
SIGNAL \PSOC:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \PSOC:BUART:tx_mark\ : bit;
SIGNAL \PSOC:BUART:tx_parity_bit\ : bit;
SIGNAL \PSOC:BUART:rx_addressmatch\ : bit;
SIGNAL \PSOC:BUART:rx_addressmatch1\ : bit;
SIGNAL \PSOC:BUART:rx_addressmatch2\ : bit;
SIGNAL \PSOC:BUART:rx_state_1\ : bit;
SIGNAL \PSOC:BUART:rx_state_0\ : bit;
SIGNAL \PSOC:BUART:rx_bitclk_enable\ : bit;
SIGNAL \PSOC:BUART:rx_postpoll\ : bit;
SIGNAL \PSOC:BUART:rx_load_fifo\ : bit;
SIGNAL \PSOC:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:hd_shift_out\ : bit;
SIGNAL \PSOC:BUART:rx_fifonotempty\ : bit;
SIGNAL \PSOC:BUART:rx_fifofull\ : bit;
SIGNAL \PSOC:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \PSOC:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \PSOC:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:rx_counter_load\ : bit;
SIGNAL \PSOC:BUART:rx_state_3\ : bit;
SIGNAL \PSOC:BUART:rx_state_2\ : bit;
SIGNAL \PSOC:BUART:rx_bitclk_pre\ : bit;
SIGNAL \PSOC:BUART:rx_count_2\ : bit;
SIGNAL \PSOC:BUART:rx_count_1\ : bit;
SIGNAL \PSOC:BUART:rx_count_0\ : bit;
SIGNAL \PSOC:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \PSOC:BUART:rx_count_6\ : bit;
SIGNAL \PSOC:BUART:rx_count_5\ : bit;
SIGNAL \PSOC:BUART:rx_count_4\ : bit;
SIGNAL \PSOC:BUART:rx_count_3\ : bit;
SIGNAL \PSOC:BUART:rx_count7_tc\ : bit;
SIGNAL \PSOC:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \PSOC:BUART:rx_bitclk\ : bit;
SIGNAL \PSOC:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \PSOC:BUART:rx_poll_bit1\ : bit;
SIGNAL \PSOC:BUART:rx_poll_bit2\ : bit;
SIGNAL \PSOC:BUART:pollingrange\ : bit;
SIGNAL \PSOC:BUART:pollcount_1\ : bit;
SIGNAL Net_107 : bit;
SIGNAL add_vv_vv_MODGEN_11_1 : bit;
SIGNAL \PSOC:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_11_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_12 : bit;
SIGNAL cmp_vv_vv_MODGEN_13 : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\ : bit;
SIGNAL MODIN9_1 : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\ : bit;
SIGNAL MODIN9_0 : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\ : bit;
SIGNAL MODIN10_1 : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\ : bit;
SIGNAL MODIN10_0 : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\ : bit;
SIGNAL MODIN11_1 : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\ : bit;
SIGNAL MODIN11_0 : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\ : bit;
SIGNAL \PSOC:BUART:rx_status_0\ : bit;
SIGNAL \PSOC:BUART:rx_markspace_status\ : bit;
SIGNAL \PSOC:BUART:rx_status_1\ : bit;
SIGNAL \PSOC:BUART:rx_status_2\ : bit;
SIGNAL \PSOC:BUART:rx_parity_error_status\ : bit;
SIGNAL \PSOC:BUART:rx_status_3\ : bit;
SIGNAL \PSOC:BUART:rx_stop_bit_error\ : bit;
SIGNAL \PSOC:BUART:rx_status_4\ : bit;
SIGNAL \PSOC:BUART:rx_status_5\ : bit;
SIGNAL \PSOC:BUART:rx_status_6\ : bit;
SIGNAL \PSOC:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_103 : bit;
SIGNAL \PSOC:BUART:rx_markspace_pre\ : bit;
SIGNAL \PSOC:BUART:rx_parity_error_pre\ : bit;
SIGNAL \PSOC:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_14 : bit;
SIGNAL \PSOC:BUART:rx_address_detected\ : bit;
SIGNAL \PSOC:BUART:rx_last\ : bit;
SIGNAL \PSOC:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_15 : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:newa_6\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:newa_5\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:newa_4\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:newa_3\ : bit;
SIGNAL MODIN12_6 : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:newa_2\ : bit;
SIGNAL MODIN12_5 : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:newa_1\ : bit;
SIGNAL MODIN12_4 : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:newa_0\ : bit;
SIGNAL MODIN12_3 : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:newb_6\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:newb_5\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:newb_4\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:newb_3\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:newb_2\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:newb_1\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:newb_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:dataa_6\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:dataa_5\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:dataa_4\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:dataa_3\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:dataa_2\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:dataa_1\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:dataa_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:datab_6\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:datab_5\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:datab_4\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:datab_3\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:datab_2\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:datab_1\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:datab_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:lta_6\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:gta_6\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:lta_5\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:gta_5\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:lta_4\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:gta_4\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:lta_3\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:gta_3\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:lta_2\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:gta_2\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:lta_1\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:gta_1\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:lta_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_14:g2:a0:gta_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_15:g1:a0:newa_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_15:g1:a0:newb_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_15:g1:a0:dataa_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_15:g1:a0:datab_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_15:g1:a0:xeq\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_15:g1:a0:xneq\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_15:g1:a0:xlt\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_15:g1:a0:xlte\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_15:g1:a0:xgt\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_15:g1:a0:xgte\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_15:lt\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:MODULE_15:lt\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:MODULE_15:eq\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:MODULE_15:eq\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:MODULE_15:gt\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:MODULE_15:gt\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:MODULE_15:gte\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:MODULE_15:gte\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:MODULE_15:lte\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:MODULE_15:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_PSOC_net_0 : bit;
SIGNAL tmpIO_0__Rx_PSOC_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_PSOC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_PSOC_net_0 : bit;
SIGNAL tmpOE__Tx_PSOC_net_0 : bit;
SIGNAL tmpFB_0__Tx_PSOC_net_0 : bit;
SIGNAL tmpIO_0__Tx_PSOC_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_PSOC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_PSOC_net_0 : bit;
SIGNAL \Bluetooth:Net_9\ : bit;
SIGNAL Net_122 : bit;
SIGNAL \Bluetooth:Net_61\ : bit;
SIGNAL \Bluetooth:BUART:clock_op\ : bit;
SIGNAL \Bluetooth:BUART:reset_reg\ : bit;
SIGNAL \Bluetooth:BUART:tx_hd_send_break\ : bit;
SIGNAL \Bluetooth:BUART:HalfDuplexSend\ : bit;
SIGNAL \Bluetooth:BUART:FinalParityType_1\ : bit;
SIGNAL \Bluetooth:BUART:FinalParityType_0\ : bit;
SIGNAL \Bluetooth:BUART:FinalAddrMode_2\ : bit;
SIGNAL \Bluetooth:BUART:FinalAddrMode_1\ : bit;
SIGNAL \Bluetooth:BUART:FinalAddrMode_0\ : bit;
SIGNAL \Bluetooth:BUART:tx_ctrl_mark\ : bit;
SIGNAL \Bluetooth:BUART:reset_sr\ : bit;
SIGNAL \Bluetooth:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_115 : bit;
SIGNAL \Bluetooth:BUART:txn\ : bit;
SIGNAL Net_121 : bit;
SIGNAL \Bluetooth:BUART:tx_interrupt_out\ : bit;
SIGNAL \Bluetooth:BUART:rx_interrupt_out\ : bit;
SIGNAL \Bluetooth:BUART:tx_state_1\ : bit;
SIGNAL \Bluetooth:BUART:tx_state_0\ : bit;
SIGNAL \Bluetooth:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \Bluetooth:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:tx_shift_out\ : bit;
SIGNAL \Bluetooth:BUART:tx_fifo_notfull\ : bit;
SIGNAL \Bluetooth:BUART:tx_fifo_empty\ : bit;
SIGNAL \Bluetooth:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:counter_load_not\ : bit;
SIGNAL \Bluetooth:BUART:tx_state_2\ : bit;
SIGNAL \Bluetooth:BUART:tx_bitclk_dp\ : bit;
SIGNAL \Bluetooth:BUART:tx_counter_dp\ : bit;
SIGNAL \Bluetooth:BUART:sc_out_7\ : bit;
SIGNAL \Bluetooth:BUART:sc_out_6\ : bit;
SIGNAL \Bluetooth:BUART:sc_out_5\ : bit;
SIGNAL \Bluetooth:BUART:sc_out_4\ : bit;
SIGNAL \Bluetooth:BUART:sc_out_3\ : bit;
SIGNAL \Bluetooth:BUART:sc_out_2\ : bit;
SIGNAL \Bluetooth:BUART:sc_out_1\ : bit;
SIGNAL \Bluetooth:BUART:sc_out_0\ : bit;
SIGNAL \Bluetooth:BUART:tx_counter_tc\ : bit;
SIGNAL \Bluetooth:BUART:tx_status_6\ : bit;
SIGNAL \Bluetooth:BUART:tx_status_5\ : bit;
SIGNAL \Bluetooth:BUART:tx_status_4\ : bit;
SIGNAL \Bluetooth:BUART:tx_status_0\ : bit;
SIGNAL \Bluetooth:BUART:tx_status_1\ : bit;
SIGNAL \Bluetooth:BUART:tx_status_2\ : bit;
SIGNAL \Bluetooth:BUART:tx_status_3\ : bit;
SIGNAL Net_117 : bit;
SIGNAL \Bluetooth:BUART:tx_bitclk\ : bit;
SIGNAL \Bluetooth:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \Bluetooth:BUART:tx_mark\ : bit;
SIGNAL \Bluetooth:BUART:tx_parity_bit\ : bit;
SIGNAL \Bluetooth:BUART:rx_addressmatch\ : bit;
SIGNAL \Bluetooth:BUART:rx_addressmatch1\ : bit;
SIGNAL \Bluetooth:BUART:rx_addressmatch2\ : bit;
SIGNAL \Bluetooth:BUART:rx_state_1\ : bit;
SIGNAL \Bluetooth:BUART:rx_state_0\ : bit;
SIGNAL \Bluetooth:BUART:rx_bitclk_enable\ : bit;
SIGNAL \Bluetooth:BUART:rx_postpoll\ : bit;
SIGNAL \Bluetooth:BUART:rx_load_fifo\ : bit;
SIGNAL \Bluetooth:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:hd_shift_out\ : bit;
SIGNAL \Bluetooth:BUART:rx_fifonotempty\ : bit;
SIGNAL \Bluetooth:BUART:rx_fifofull\ : bit;
SIGNAL \Bluetooth:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \Bluetooth:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \Bluetooth:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:rx_counter_load\ : bit;
SIGNAL \Bluetooth:BUART:rx_state_3\ : bit;
SIGNAL \Bluetooth:BUART:rx_state_2\ : bit;
SIGNAL \Bluetooth:BUART:rx_bitclk_pre\ : bit;
SIGNAL \Bluetooth:BUART:rx_count_2\ : bit;
SIGNAL \Bluetooth:BUART:rx_count_1\ : bit;
SIGNAL \Bluetooth:BUART:rx_count_0\ : bit;
SIGNAL \Bluetooth:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \Bluetooth:BUART:rx_count_6\ : bit;
SIGNAL \Bluetooth:BUART:rx_count_5\ : bit;
SIGNAL \Bluetooth:BUART:rx_count_4\ : bit;
SIGNAL \Bluetooth:BUART:rx_count_3\ : bit;
SIGNAL \Bluetooth:BUART:rx_count7_tc\ : bit;
SIGNAL \Bluetooth:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \Bluetooth:BUART:rx_bitclk\ : bit;
SIGNAL \Bluetooth:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \Bluetooth:BUART:rx_poll_bit1\ : bit;
SIGNAL \Bluetooth:BUART:rx_poll_bit2\ : bit;
SIGNAL \Bluetooth:BUART:pollingrange\ : bit;
SIGNAL \Bluetooth:BUART:pollcount_1\ : bit;
SIGNAL Net_120 : bit;
SIGNAL add_vv_vv_MODGEN_16_1 : bit;
SIGNAL \Bluetooth:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_16_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_17 : bit;
SIGNAL cmp_vv_vv_MODGEN_18 : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_1\ : bit;
SIGNAL MODIN13_1 : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_0\ : bit;
SIGNAL MODIN13_0 : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_1\ : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\ : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_1\ : bit;
SIGNAL MODIN14_1 : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_0\ : bit;
SIGNAL MODIN14_0 : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\ : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_1\ : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_1\ : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\ : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\ : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_1\ : bit;
SIGNAL MODIN15_1 : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_0\ : bit;
SIGNAL MODIN15_0 : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\ : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_1\ : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_1\ : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\ : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\ : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_0\ : bit;
SIGNAL \Bluetooth:BUART:rx_status_0\ : bit;
SIGNAL \Bluetooth:BUART:rx_markspace_status\ : bit;
SIGNAL \Bluetooth:BUART:rx_status_1\ : bit;
SIGNAL \Bluetooth:BUART:rx_status_2\ : bit;
SIGNAL \Bluetooth:BUART:rx_parity_error_status\ : bit;
SIGNAL \Bluetooth:BUART:rx_status_3\ : bit;
SIGNAL \Bluetooth:BUART:rx_stop_bit_error\ : bit;
SIGNAL \Bluetooth:BUART:rx_status_4\ : bit;
SIGNAL \Bluetooth:BUART:rx_status_5\ : bit;
SIGNAL \Bluetooth:BUART:rx_status_6\ : bit;
SIGNAL \Bluetooth:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_116 : bit;
SIGNAL \Bluetooth:BUART:rx_markspace_pre\ : bit;
SIGNAL \Bluetooth:BUART:rx_parity_error_pre\ : bit;
SIGNAL \Bluetooth:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_19 : bit;
SIGNAL \Bluetooth:BUART:rx_address_detected\ : bit;
SIGNAL \Bluetooth:BUART:rx_last\ : bit;
SIGNAL \Bluetooth:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_20 : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:newa_6\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:newa_5\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:newa_4\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:newa_3\ : bit;
SIGNAL MODIN16_6 : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:newa_2\ : bit;
SIGNAL MODIN16_5 : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:newa_1\ : bit;
SIGNAL MODIN16_4 : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:newa_0\ : bit;
SIGNAL MODIN16_3 : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:newb_6\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:newb_5\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:newb_4\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:newb_3\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:newb_2\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:newb_1\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:newb_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:dataa_6\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:dataa_5\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:dataa_4\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:dataa_3\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:dataa_2\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:dataa_1\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:dataa_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:datab_6\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:datab_5\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:datab_4\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:datab_3\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:datab_2\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:datab_1\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:datab_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:lta_6\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:gta_6\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:lta_5\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:gta_5\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:lta_4\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:gta_4\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:lta_3\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:gta_3\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:lta_2\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:gta_2\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:lta_1\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:gta_1\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:lta_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_19:g2:a0:gta_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_20:g1:a0:newa_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_20:g1:a0:newb_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_20:g1:a0:dataa_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_20:g1:a0:datab_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_20:g1:a0:xeq\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_20:g1:a0:xneq\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_20:g1:a0:xlt\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_20:g1:a0:xlte\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_20:g1:a0:xgt\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_20:g1:a0:xgte\ : bit;
SIGNAL \Bluetooth:BUART:sRX:MODULE_20:lt\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sRX:MODULE_20:lt\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sRX:MODULE_20:eq\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sRX:MODULE_20:eq\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sRX:MODULE_20:gt\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sRX:MODULE_20:gt\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sRX:MODULE_20:gte\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sRX:MODULE_20:gte\:SIGNAL IS 2;
SIGNAL \Bluetooth:BUART:sRX:MODULE_20:lte\ : bit;
ATTRIBUTE port_state_att of \Bluetooth:BUART:sRX:MODULE_20:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_Blue_net_0 : bit;
SIGNAL tmpIO_0__Rx_Blue_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_Blue_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_Blue_net_0 : bit;
SIGNAL tmpOE__Tx_Blue_net_0 : bit;
SIGNAL tmpFB_0__Tx_Blue_net_0 : bit;
SIGNAL tmpIO_0__Tx_Blue_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_Blue_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_Blue_net_0 : bit;
SIGNAL \Surtidor:Net_9\ : bit;
SIGNAL Net_135 : bit;
SIGNAL \Surtidor:Net_61\ : bit;
SIGNAL \Surtidor:BUART:clock_op\ : bit;
SIGNAL \Surtidor:BUART:reset_reg\ : bit;
SIGNAL \Surtidor:BUART:tx_hd_send_break\ : bit;
SIGNAL \Surtidor:BUART:HalfDuplexSend\ : bit;
SIGNAL \Surtidor:BUART:FinalParityType_1\ : bit;
SIGNAL \Surtidor:BUART:FinalParityType_0\ : bit;
SIGNAL \Surtidor:BUART:FinalAddrMode_2\ : bit;
SIGNAL \Surtidor:BUART:FinalAddrMode_1\ : bit;
SIGNAL \Surtidor:BUART:FinalAddrMode_0\ : bit;
SIGNAL \Surtidor:BUART:tx_ctrl_mark\ : bit;
SIGNAL \Surtidor:BUART:reset_sr\ : bit;
SIGNAL \Surtidor:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_128 : bit;
SIGNAL \Surtidor:BUART:txn\ : bit;
SIGNAL Net_134 : bit;
SIGNAL \Surtidor:BUART:tx_interrupt_out\ : bit;
SIGNAL \Surtidor:BUART:rx_interrupt_out\ : bit;
SIGNAL \Surtidor:BUART:tx_state_1\ : bit;
SIGNAL \Surtidor:BUART:tx_state_0\ : bit;
SIGNAL \Surtidor:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \Surtidor:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:tx_shift_out\ : bit;
SIGNAL \Surtidor:BUART:tx_fifo_notfull\ : bit;
SIGNAL \Surtidor:BUART:tx_fifo_empty\ : bit;
SIGNAL \Surtidor:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:counter_load_not\ : bit;
SIGNAL \Surtidor:BUART:tx_state_2\ : bit;
SIGNAL \Surtidor:BUART:tx_bitclk_dp\ : bit;
SIGNAL \Surtidor:BUART:tx_counter_dp\ : bit;
SIGNAL \Surtidor:BUART:sc_out_7\ : bit;
SIGNAL \Surtidor:BUART:sc_out_6\ : bit;
SIGNAL \Surtidor:BUART:sc_out_5\ : bit;
SIGNAL \Surtidor:BUART:sc_out_4\ : bit;
SIGNAL \Surtidor:BUART:sc_out_3\ : bit;
SIGNAL \Surtidor:BUART:sc_out_2\ : bit;
SIGNAL \Surtidor:BUART:sc_out_1\ : bit;
SIGNAL \Surtidor:BUART:sc_out_0\ : bit;
SIGNAL \Surtidor:BUART:tx_counter_tc\ : bit;
SIGNAL \Surtidor:BUART:tx_status_6\ : bit;
SIGNAL \Surtidor:BUART:tx_status_5\ : bit;
SIGNAL \Surtidor:BUART:tx_status_4\ : bit;
SIGNAL \Surtidor:BUART:tx_status_0\ : bit;
SIGNAL \Surtidor:BUART:tx_status_1\ : bit;
SIGNAL \Surtidor:BUART:tx_status_2\ : bit;
SIGNAL \Surtidor:BUART:tx_status_3\ : bit;
SIGNAL Net_130 : bit;
SIGNAL \Surtidor:BUART:tx_bitclk\ : bit;
SIGNAL \Surtidor:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \Surtidor:BUART:tx_mark\ : bit;
SIGNAL \Surtidor:BUART:tx_parity_bit\ : bit;
SIGNAL \Surtidor:BUART:rx_addressmatch\ : bit;
SIGNAL \Surtidor:BUART:rx_addressmatch1\ : bit;
SIGNAL \Surtidor:BUART:rx_addressmatch2\ : bit;
SIGNAL \Surtidor:BUART:rx_state_1\ : bit;
SIGNAL \Surtidor:BUART:rx_state_0\ : bit;
SIGNAL \Surtidor:BUART:rx_bitclk_enable\ : bit;
SIGNAL \Surtidor:BUART:rx_postpoll\ : bit;
SIGNAL \Surtidor:BUART:rx_load_fifo\ : bit;
SIGNAL \Surtidor:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:hd_shift_out\ : bit;
SIGNAL \Surtidor:BUART:rx_fifonotempty\ : bit;
SIGNAL \Surtidor:BUART:rx_fifofull\ : bit;
SIGNAL \Surtidor:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \Surtidor:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \Surtidor:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:rx_counter_load\ : bit;
SIGNAL \Surtidor:BUART:rx_state_3\ : bit;
SIGNAL \Surtidor:BUART:rx_state_2\ : bit;
SIGNAL \Surtidor:BUART:rx_bitclk_pre\ : bit;
SIGNAL \Surtidor:BUART:rx_count_2\ : bit;
SIGNAL \Surtidor:BUART:rx_count_1\ : bit;
SIGNAL \Surtidor:BUART:rx_count_0\ : bit;
SIGNAL \Surtidor:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \Surtidor:BUART:rx_count_6\ : bit;
SIGNAL \Surtidor:BUART:rx_count_5\ : bit;
SIGNAL \Surtidor:BUART:rx_count_4\ : bit;
SIGNAL \Surtidor:BUART:rx_count_3\ : bit;
SIGNAL \Surtidor:BUART:rx_count7_tc\ : bit;
SIGNAL \Surtidor:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \Surtidor:BUART:rx_bitclk\ : bit;
SIGNAL \Surtidor:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \Surtidor:BUART:rx_poll_bit1\ : bit;
SIGNAL \Surtidor:BUART:rx_poll_bit2\ : bit;
SIGNAL \Surtidor:BUART:pollingrange\ : bit;
SIGNAL \Surtidor:BUART:pollcount_1\ : bit;
SIGNAL Net_133 : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:add_vv_vv_MODGEN_21_1\ : bit;
SIGNAL \Surtidor:BUART:pollcount_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:add_vv_vv_MODGEN_21_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_22\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_23\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODIN17_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODIN17_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODIN18_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODIN18_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODIN19_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODIN19_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_0\ : bit;
SIGNAL \Surtidor:BUART:rx_status_0\ : bit;
SIGNAL \Surtidor:BUART:rx_markspace_status\ : bit;
SIGNAL \Surtidor:BUART:rx_status_1\ : bit;
SIGNAL \Surtidor:BUART:rx_status_2\ : bit;
SIGNAL \Surtidor:BUART:rx_parity_error_status\ : bit;
SIGNAL \Surtidor:BUART:rx_status_3\ : bit;
SIGNAL \Surtidor:BUART:rx_stop_bit_error\ : bit;
SIGNAL \Surtidor:BUART:rx_status_4\ : bit;
SIGNAL \Surtidor:BUART:rx_status_5\ : bit;
SIGNAL \Surtidor:BUART:rx_status_6\ : bit;
SIGNAL \Surtidor:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_129 : bit;
SIGNAL \Surtidor:BUART:rx_markspace_pre\ : bit;
SIGNAL \Surtidor:BUART:rx_parity_error_pre\ : bit;
SIGNAL \Surtidor:BUART:rx_break_status\ : bit;
SIGNAL \Surtidor:BUART:sRX:cmp_vv_vv_MODGEN_24\ : bit;
SIGNAL \Surtidor:BUART:rx_address_detected\ : bit;
SIGNAL \Surtidor:BUART:rx_last\ : bit;
SIGNAL \Surtidor:BUART:rx_parity_bit\ : bit;
SIGNAL \Surtidor:BUART:sRX:cmp_vv_vv_MODGEN_25\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:newa_6\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:newa_5\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:newa_4\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:newa_3\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODIN20_6\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:newa_2\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODIN20_5\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:newa_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODIN20_4\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:newa_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODIN20_3\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:newb_6\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:newb_5\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:newb_4\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:newb_3\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:newb_2\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:newb_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:newb_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:dataa_6\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:dataa_5\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:dataa_4\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:dataa_3\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:dataa_2\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:dataa_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:dataa_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:datab_6\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:datab_5\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:datab_4\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:datab_3\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:datab_2\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:datab_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:datab_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:lta_6\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:gta_6\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:lta_5\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:gta_5\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:lta_4\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:gta_4\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:lta_3\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:gta_3\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:lta_2\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:gta_2\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:lta_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:gta_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:lta_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_24:g2:a0:gta_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_25:g1:a0:newa_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_25:g1:a0:newb_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_25:g1:a0:dataa_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_25:g1:a0:datab_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_25:g1:a0:xeq\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_25:g1:a0:xneq\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_25:g1:a0:xlt\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_25:g1:a0:xlte\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_25:g1:a0:xgt\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_25:g1:a0:xgte\ : bit;
SIGNAL \Surtidor:BUART:sRX:MODULE_25:lt\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:MODULE_25:lt\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:MODULE_25:eq\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:MODULE_25:eq\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:MODULE_25:gt\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:MODULE_25:gt\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:MODULE_25:gte\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:MODULE_25:gte\:SIGNAL IS 2;
SIGNAL \Surtidor:BUART:sRX:MODULE_25:lte\ : bit;
ATTRIBUTE port_state_att of \Surtidor:BUART:sRX:MODULE_25:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_Surt_net_0 : bit;
SIGNAL tmpIO_0__Rx_Surt_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_Surt_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_Surt_net_0 : bit;
SIGNAL tmpOE__Tx_Surt_net_0 : bit;
SIGNAL tmpFB_0__Tx_Surt_net_0 : bit;
SIGNAL tmpIO_0__Tx_Surt_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_Surt_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_Surt_net_0 : bit;
SIGNAL tmpOE__Select1_RFID_net_0 : bit;
SIGNAL tmpFB_0__Select1_RFID_net_0 : bit;
SIGNAL tmpIO_0__Select1_RFID_net_0 : bit;
TERMINAL tmpSIOVREF__Select1_RFID_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Select1_RFID_net_0 : bit;
SIGNAL tmpOE__Enable_RFid_net_0 : bit;
SIGNAL tmpFB_0__Enable_RFid_net_0 : bit;
SIGNAL tmpIO_0__Enable_RFid_net_0 : bit;
TERMINAL tmpSIOVREF__Enable_RFid_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Enable_RFid_net_0 : bit;
SIGNAL \I2C_1:sda_x_wire\ : bit;
SIGNAL \I2C_1:Net_643_1\ : bit;
SIGNAL \I2C_1:Net_697\ : bit;
SIGNAL \I2C_1:bus_clk\ : bit;
SIGNAL \I2C_1:Net_1109_0\ : bit;
SIGNAL \I2C_1:Net_1109_1\ : bit;
SIGNAL \I2C_1:Net_643_0\ : bit;
SIGNAL \I2C_1:Net_643_2\ : bit;
SIGNAL \I2C_1:scl_x_wire\ : bit;
SIGNAL \I2C_1:Net_969\ : bit;
SIGNAL \I2C_1:Net_968\ : bit;
SIGNAL \I2C_1:udb_clk\ : bit;
SIGNAL Net_351 : bit;
SIGNAL \I2C_1:Net_973\ : bit;
SIGNAL Net_352 : bit;
SIGNAL \I2C_1:Net_974\ : bit;
SIGNAL \I2C_1:scl_yfb\ : bit;
SIGNAL \I2C_1:sda_yfb\ : bit;
SIGNAL \I2C_1:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL Net_348 : bit;
SIGNAL \I2C_1:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL Net_347 : bit;
SIGNAL \I2C_1:timeout_clk\ : bit;
SIGNAL Net_357 : bit;
SIGNAL \I2C_1:Net_975\ : bit;
SIGNAL Net_355 : bit;
SIGNAL Net_356 : bit;
SIGNAL tmpOE__SCL_1_net_0 : bit;
SIGNAL tmpFB_0__SCL_1_net_0 : bit;
TERMINAL tmpSIOVREF__SCL_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCL_1_net_0 : bit;
SIGNAL tmpOE__SDA_1_net_0 : bit;
SIGNAL tmpFB_0__SDA_1_net_0 : bit;
TERMINAL tmpSIOVREF__SDA_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDA_1_net_0 : bit;
SIGNAL tmpOE__Select1_RS232_net_0 : bit;
SIGNAL tmpFB_0__Select1_RS232_net_0 : bit;
SIGNAL tmpIO_0__Select1_RS232_net_0 : bit;
TERMINAL tmpSIOVREF__Select1_RS232_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Select1_RS232_net_0 : bit;
SIGNAL tmpOE__Select0_RFID_net_0 : bit;
SIGNAL tmpFB_0__Select0_RFID_net_0 : bit;
SIGNAL tmpIO_0__Select0_RFID_net_0 : bit;
TERMINAL tmpSIOVREF__Select0_RFID_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Select0_RFID_net_0 : bit;
SIGNAL tmpOE__Select0_RS232_net_0 : bit;
SIGNAL tmpFB_0__Select0_RS232_net_0 : bit;
SIGNAL tmpIO_0__Select0_RS232_net_0 : bit;
TERMINAL tmpSIOVREF__Select0_RS232_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Select0_RS232_net_0 : bit;
SIGNAL tmpOE__Botones_net_1 : bit;
SIGNAL tmpOE__Botones_net_0 : bit;
SIGNAL tmpFB_1__Botones_net_1 : bit;
SIGNAL tmpFB_1__Botones_net_0 : bit;
SIGNAL tmpIO_1__Botones_net_1 : bit;
SIGNAL tmpIO_1__Botones_net_0 : bit;
TERMINAL tmpSIOVREF__Botones_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Botones_net_0 : bit;
SIGNAL tmpOE__Psoc_status_net_1 : bit;
SIGNAL tmpOE__Psoc_status_net_0 : bit;
SIGNAL tmpFB_1__Psoc_status_net_1 : bit;
SIGNAL tmpFB_1__Psoc_status_net_0 : bit;
SIGNAL tmpIO_1__Psoc_status_net_1 : bit;
SIGNAL tmpIO_1__Psoc_status_net_0 : bit;
TERMINAL tmpSIOVREF__Psoc_status_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Psoc_status_net_0 : bit;
SIGNAL tmpOE__IB2_net_0 : bit;
SIGNAL tmpFB_0__IB2_net_0 : bit;
SIGNAL Net_345 : bit;
TERMINAL tmpSIOVREF__IB2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IB2_net_0 : bit;
SIGNAL tmpOE__IB1_net_0 : bit;
SIGNAL tmpFB_0__IB1_net_0 : bit;
SIGNAL Net_346 : bit;
TERMINAL tmpSIOVREF__IB1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IB1_net_0 : bit;
SIGNAL Net_372 : bit;
SIGNAL tmpOE__Led_net_0 : bit;
SIGNAL tmpFB_0__Led_net_0 : bit;
SIGNAL tmpIO_0__Led_net_0 : bit;
TERMINAL tmpSIOVREF__Led_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Led_net_0 : bit;
SIGNAL \USBUART:Net_1010\ : bit;
SIGNAL \USBUART:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBUART:Net_597\ : bit;
SIGNAL \USBUART:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBUART:Net_1000\ : bit;
SIGNAL \USBUART:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_375 : bit;
SIGNAL \USBUART:Net_1889\ : bit;
SIGNAL \USBUART:Net_1876\ : bit;
SIGNAL \USBUART:ep_int_8\ : bit;
SIGNAL \USBUART:ep_int_7\ : bit;
SIGNAL \USBUART:ep_int_6\ : bit;
SIGNAL \USBUART:ep_int_5\ : bit;
SIGNAL \USBUART:ep_int_4\ : bit;
SIGNAL \USBUART:ep_int_3\ : bit;
SIGNAL \USBUART:ep_int_2\ : bit;
SIGNAL \USBUART:ep_int_1\ : bit;
SIGNAL \USBUART:ep_int_0\ : bit;
SIGNAL \USBUART:Net_95\ : bit;
SIGNAL \USBUART:dma_request_7\ : bit;
SIGNAL \USBUART:dma_request_6\ : bit;
SIGNAL \USBUART:dma_request_5\ : bit;
SIGNAL \USBUART:dma_request_4\ : bit;
SIGNAL \USBUART:dma_request_3\ : bit;
SIGNAL \USBUART:dma_request_2\ : bit;
SIGNAL \USBUART:dma_request_1\ : bit;
SIGNAL \USBUART:dma_request_0\ : bit;
SIGNAL \USBUART:dma_terminate\ : bit;
SIGNAL \USBUART:dma_complete_0\ : bit;
SIGNAL \USBUART:Net_1922\ : bit;
SIGNAL \USBUART:dma_complete_1\ : bit;
SIGNAL \USBUART:Net_1921\ : bit;
SIGNAL \USBUART:dma_complete_2\ : bit;
SIGNAL \USBUART:Net_1920\ : bit;
SIGNAL \USBUART:dma_complete_3\ : bit;
SIGNAL \USBUART:Net_1919\ : bit;
SIGNAL \USBUART:dma_complete_4\ : bit;
SIGNAL \USBUART:Net_1918\ : bit;
SIGNAL \USBUART:dma_complete_5\ : bit;
SIGNAL \USBUART:Net_1917\ : bit;
SIGNAL \USBUART:dma_complete_6\ : bit;
SIGNAL \USBUART:Net_1916\ : bit;
SIGNAL \USBUART:dma_complete_7\ : bit;
SIGNAL \USBUART:Net_1915\ : bit;
SIGNAL \RS232:BUART:reset_reg\\D\ : bit;
SIGNAL \RS232:BUART:txn\\D\ : bit;
SIGNAL \RS232:BUART:tx_state_1\\D\ : bit;
SIGNAL \RS232:BUART:tx_state_0\\D\ : bit;
SIGNAL \RS232:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_79D : bit;
SIGNAL \RS232:BUART:tx_bitclk\\D\ : bit;
SIGNAL \RS232:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \RS232:BUART:tx_mark\\D\ : bit;
SIGNAL \RS232:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \RS232:BUART:rx_state_1\\D\ : bit;
SIGNAL \RS232:BUART:rx_state_0\\D\ : bit;
SIGNAL \RS232:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \RS232:BUART:rx_state_3\\D\ : bit;
SIGNAL \RS232:BUART:rx_state_2\\D\ : bit;
SIGNAL \RS232:BUART:rx_bitclk\\D\ : bit;
SIGNAL \RS232:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \RS232:BUART:pollcount_1\\D\ : bit;
SIGNAL \RS232:BUART:pollcount_0\\D\ : bit;
SIGNAL \RS232:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \RS232:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \RS232:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \RS232:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \RS232:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \RS232:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \RS232:BUART:rx_break_status\\D\ : bit;
SIGNAL \RS232:BUART:rx_address_detected\\D\ : bit;
SIGNAL \RS232:BUART:rx_last\\D\ : bit;
SIGNAL \RS232:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \RFID:BUART:reset_reg\\D\ : bit;
SIGNAL \RFID:BUART:txn\\D\ : bit;
SIGNAL \RFID:BUART:tx_state_1\\D\ : bit;
SIGNAL \RFID:BUART:tx_state_0\\D\ : bit;
SIGNAL \RFID:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_91D : bit;
SIGNAL \RFID:BUART:tx_bitclk\\D\ : bit;
SIGNAL \RFID:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \RFID:BUART:tx_mark\\D\ : bit;
SIGNAL \RFID:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \RFID:BUART:rx_state_1\\D\ : bit;
SIGNAL \RFID:BUART:rx_state_0\\D\ : bit;
SIGNAL \RFID:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \RFID:BUART:rx_state_3\\D\ : bit;
SIGNAL \RFID:BUART:rx_state_2\\D\ : bit;
SIGNAL \RFID:BUART:rx_bitclk\\D\ : bit;
SIGNAL \RFID:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \RFID:BUART:pollcount_1\\D\ : bit;
SIGNAL \RFID:BUART:pollcount_0\\D\ : bit;
SIGNAL \RFID:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \RFID:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \RFID:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \RFID:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \RFID:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \RFID:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \RFID:BUART:rx_break_status\\D\ : bit;
SIGNAL \RFID:BUART:rx_address_detected\\D\ : bit;
SIGNAL \RFID:BUART:rx_last\\D\ : bit;
SIGNAL \RFID:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \PSOC:BUART:reset_reg\\D\ : bit;
SIGNAL \PSOC:BUART:txn\\D\ : bit;
SIGNAL \PSOC:BUART:tx_state_1\\D\ : bit;
SIGNAL \PSOC:BUART:tx_state_0\\D\ : bit;
SIGNAL \PSOC:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_104D : bit;
SIGNAL \PSOC:BUART:tx_bitclk\\D\ : bit;
SIGNAL \PSOC:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \PSOC:BUART:tx_mark\\D\ : bit;
SIGNAL \PSOC:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \PSOC:BUART:rx_state_1\\D\ : bit;
SIGNAL \PSOC:BUART:rx_state_0\\D\ : bit;
SIGNAL \PSOC:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \PSOC:BUART:rx_state_3\\D\ : bit;
SIGNAL \PSOC:BUART:rx_state_2\\D\ : bit;
SIGNAL \PSOC:BUART:rx_bitclk\\D\ : bit;
SIGNAL \PSOC:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \PSOC:BUART:pollcount_1\\D\ : bit;
SIGNAL \PSOC:BUART:pollcount_0\\D\ : bit;
SIGNAL \PSOC:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \PSOC:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \PSOC:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \PSOC:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \PSOC:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \PSOC:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \PSOC:BUART:rx_break_status\\D\ : bit;
SIGNAL \PSOC:BUART:rx_address_detected\\D\ : bit;
SIGNAL \PSOC:BUART:rx_last\\D\ : bit;
SIGNAL \PSOC:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \Bluetooth:BUART:reset_reg\\D\ : bit;
SIGNAL \Bluetooth:BUART:txn\\D\ : bit;
SIGNAL \Bluetooth:BUART:tx_state_1\\D\ : bit;
SIGNAL \Bluetooth:BUART:tx_state_0\\D\ : bit;
SIGNAL \Bluetooth:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_117D : bit;
SIGNAL \Bluetooth:BUART:tx_bitclk\\D\ : bit;
SIGNAL \Bluetooth:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \Bluetooth:BUART:tx_mark\\D\ : bit;
SIGNAL \Bluetooth:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \Bluetooth:BUART:rx_state_1\\D\ : bit;
SIGNAL \Bluetooth:BUART:rx_state_0\\D\ : bit;
SIGNAL \Bluetooth:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \Bluetooth:BUART:rx_state_3\\D\ : bit;
SIGNAL \Bluetooth:BUART:rx_state_2\\D\ : bit;
SIGNAL \Bluetooth:BUART:rx_bitclk\\D\ : bit;
SIGNAL \Bluetooth:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \Bluetooth:BUART:pollcount_1\\D\ : bit;
SIGNAL \Bluetooth:BUART:pollcount_0\\D\ : bit;
SIGNAL \Bluetooth:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \Bluetooth:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \Bluetooth:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \Bluetooth:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \Bluetooth:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \Bluetooth:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \Bluetooth:BUART:rx_break_status\\D\ : bit;
SIGNAL \Bluetooth:BUART:rx_address_detected\\D\ : bit;
SIGNAL \Bluetooth:BUART:rx_last\\D\ : bit;
SIGNAL \Bluetooth:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \Surtidor:BUART:reset_reg\\D\ : bit;
SIGNAL \Surtidor:BUART:txn\\D\ : bit;
SIGNAL \Surtidor:BUART:tx_state_1\\D\ : bit;
SIGNAL \Surtidor:BUART:tx_state_0\\D\ : bit;
SIGNAL \Surtidor:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_130D : bit;
SIGNAL \Surtidor:BUART:tx_bitclk\\D\ : bit;
SIGNAL \Surtidor:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \Surtidor:BUART:tx_mark\\D\ : bit;
SIGNAL \Surtidor:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_state_1\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_state_0\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_state_3\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_state_2\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_bitclk\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \Surtidor:BUART:pollcount_1\\D\ : bit;
SIGNAL \Surtidor:BUART:pollcount_0\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_break_status\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_address_detected\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_last\\D\ : bit;
SIGNAL \Surtidor:BUART:rx_parity_bit\\D\ : bit;
BEGIN

one <=  ('1') ;

Net_47 <= (not \RS232:BUART:txn\);

zero <=  ('0') ;

\RS232:BUART:counter_load_not\ <= ((not \RS232:BUART:tx_bitclk_enable_pre\ and \RS232:BUART:tx_state_2\)
	OR \RS232:BUART:tx_state_0\
	OR \RS232:BUART:tx_state_1\);

\RS232:BUART:tx_status_0\ <= ((not \RS232:BUART:tx_state_1\ and not \RS232:BUART:tx_state_0\ and \RS232:BUART:tx_bitclk_enable_pre\ and \RS232:BUART:tx_fifo_empty\ and \RS232:BUART:tx_state_2\));

\RS232:BUART:tx_status_2\ <= (not \RS232:BUART:tx_fifo_notfull\);

Net_79D <= ((not \RS232:BUART:reset_reg\ and \RS232:BUART:tx_state_2\)
	OR (not \RS232:BUART:reset_reg\ and \RS232:BUART:tx_state_0\)
	OR (not \RS232:BUART:reset_reg\ and \RS232:BUART:tx_state_1\));

\RS232:BUART:tx_bitclk\\D\ <= ((not \RS232:BUART:tx_state_2\ and \RS232:BUART:tx_bitclk_enable_pre\)
	OR (\RS232:BUART:tx_state_0\ and \RS232:BUART:tx_bitclk_enable_pre\)
	OR (\RS232:BUART:tx_state_1\ and \RS232:BUART:tx_bitclk_enable_pre\));

\RS232:BUART:tx_mark\\D\ <= ((not \RS232:BUART:reset_reg\ and \RS232:BUART:tx_mark\));

\RS232:BUART:tx_state_2\\D\ <= ((not \RS232:BUART:reset_reg\ and not \RS232:BUART:tx_state_2\ and \RS232:BUART:tx_state_1\ and \RS232:BUART:tx_counter_dp\ and \RS232:BUART:tx_bitclk\)
	OR (not \RS232:BUART:reset_reg\ and not \RS232:BUART:tx_state_2\ and \RS232:BUART:tx_state_1\ and \RS232:BUART:tx_state_0\ and \RS232:BUART:tx_bitclk\)
	OR (not \RS232:BUART:reset_reg\ and not \RS232:BUART:tx_state_1\ and \RS232:BUART:tx_state_0\ and \RS232:BUART:tx_state_2\)
	OR (not \RS232:BUART:reset_reg\ and not \RS232:BUART:tx_state_0\ and \RS232:BUART:tx_state_1\ and \RS232:BUART:tx_state_2\)
	OR (not \RS232:BUART:reset_reg\ and not \RS232:BUART:tx_bitclk_enable_pre\ and \RS232:BUART:tx_state_2\));

\RS232:BUART:tx_state_1\\D\ <= ((not \RS232:BUART:reset_reg\ and not \RS232:BUART:tx_state_1\ and not \RS232:BUART:tx_state_2\ and \RS232:BUART:tx_state_0\ and \RS232:BUART:tx_bitclk\)
	OR (not \RS232:BUART:reset_reg\ and not \RS232:BUART:tx_state_2\ and not \RS232:BUART:tx_bitclk\ and \RS232:BUART:tx_state_1\)
	OR (not \RS232:BUART:reset_reg\ and not \RS232:BUART:tx_bitclk_enable_pre\ and \RS232:BUART:tx_state_1\ and \RS232:BUART:tx_state_2\)
	OR (not \RS232:BUART:reset_reg\ and not \RS232:BUART:tx_state_0\ and not \RS232:BUART:tx_counter_dp\ and \RS232:BUART:tx_state_1\)
	OR (not \RS232:BUART:reset_reg\ and not \RS232:BUART:tx_state_0\ and \RS232:BUART:tx_state_1\ and \RS232:BUART:tx_state_2\));

\RS232:BUART:tx_state_0\\D\ <= ((not \RS232:BUART:reset_reg\ and not \RS232:BUART:tx_state_1\ and not \RS232:BUART:tx_fifo_empty\ and \RS232:BUART:tx_bitclk_enable_pre\ and \RS232:BUART:tx_state_2\)
	OR (not \RS232:BUART:reset_reg\ and not \RS232:BUART:tx_state_1\ and not \RS232:BUART:tx_state_0\ and not \RS232:BUART:tx_fifo_empty\ and not \RS232:BUART:tx_state_2\)
	OR (not \RS232:BUART:reset_reg\ and not \RS232:BUART:tx_bitclk_enable_pre\ and \RS232:BUART:tx_state_0\ and \RS232:BUART:tx_state_2\)
	OR (not \RS232:BUART:reset_reg\ and not \RS232:BUART:tx_state_2\ and not \RS232:BUART:tx_bitclk\ and \RS232:BUART:tx_state_0\)
	OR (not \RS232:BUART:reset_reg\ and not \RS232:BUART:tx_fifo_empty\ and \RS232:BUART:tx_state_0\ and \RS232:BUART:tx_state_2\)
	OR (not \RS232:BUART:reset_reg\ and not \RS232:BUART:tx_state_1\ and \RS232:BUART:tx_state_0\ and \RS232:BUART:tx_state_2\));

\RS232:BUART:txn\\D\ <= ((not \RS232:BUART:reset_reg\ and not \RS232:BUART:tx_state_0\ and not \RS232:BUART:tx_shift_out\ and not \RS232:BUART:tx_state_2\ and not \RS232:BUART:tx_counter_dp\ and \RS232:BUART:tx_state_1\ and \RS232:BUART:tx_bitclk\)
	OR (not \RS232:BUART:reset_reg\ and not \RS232:BUART:tx_state_1\ and not \RS232:BUART:tx_state_2\ and not \RS232:BUART:tx_bitclk\ and \RS232:BUART:tx_state_0\)
	OR (not \RS232:BUART:reset_reg\ and not \RS232:BUART:tx_state_1\ and not \RS232:BUART:tx_shift_out\ and not \RS232:BUART:tx_state_2\ and \RS232:BUART:tx_state_0\)
	OR (not \RS232:BUART:reset_reg\ and not \RS232:BUART:tx_bitclk\ and \RS232:BUART:txn\ and \RS232:BUART:tx_state_1\)
	OR (not \RS232:BUART:reset_reg\ and \RS232:BUART:txn\ and \RS232:BUART:tx_state_2\));

\RS232:BUART:tx_parity_bit\\D\ <= ((not \RS232:BUART:tx_state_0\ and \RS232:BUART:txn\ and \RS232:BUART:tx_parity_bit\)
	OR (not \RS232:BUART:tx_state_1\ and not \RS232:BUART:tx_state_0\ and \RS232:BUART:tx_parity_bit\)
	OR \RS232:BUART:tx_parity_bit\);

\RS232:BUART:rx_counter_load\ <= ((not \RS232:BUART:rx_state_1\ and not \RS232:BUART:rx_state_0\ and not \RS232:BUART:rx_state_3\ and not \RS232:BUART:rx_state_2\));

\RS232:BUART:rx_bitclk_pre\ <= ((not \RS232:BUART:rx_count_2\ and not \RS232:BUART:rx_count_1\ and not \RS232:BUART:rx_count_0\));

\RS232:BUART:rx_state_stop1_reg\\D\ <= (not \RS232:BUART:rx_state_2\
	OR not \RS232:BUART:rx_state_3\
	OR \RS232:BUART:rx_state_0\
	OR \RS232:BUART:rx_state_1\);

\RS232:BUART:pollcount_1\\D\ <= ((not \RS232:BUART:reset_reg\ and not \RS232:BUART:rx_count_2\ and not \RS232:BUART:rx_count_1\ and not MODIN1_1 and Net_7 and MODIN1_0)
	OR (not \RS232:BUART:reset_reg\ and not \RS232:BUART:rx_count_2\ and not \RS232:BUART:rx_count_1\ and not MODIN1_0 and MODIN1_1)
	OR (not \RS232:BUART:reset_reg\ and not \RS232:BUART:rx_count_2\ and not \RS232:BUART:rx_count_1\ and not Net_7 and MODIN1_1));

\RS232:BUART:pollcount_0\\D\ <= ((not \RS232:BUART:reset_reg\ and not \RS232:BUART:rx_count_2\ and not \RS232:BUART:rx_count_1\ and not MODIN1_0 and Net_7)
	OR (not \RS232:BUART:reset_reg\ and not \RS232:BUART:rx_count_2\ and not \RS232:BUART:rx_count_1\ and not Net_7 and MODIN1_0));

\RS232:BUART:rx_postpoll\ <= ((Net_7 and MODIN1_0)
	OR MODIN1_1);

\RS232:BUART:rx_status_4\ <= ((\RS232:BUART:rx_load_fifo\ and \RS232:BUART:rx_fifofull\));

\RS232:BUART:rx_status_5\ <= ((\RS232:BUART:rx_fifonotempty\ and \RS232:BUART:rx_state_stop1_reg\));

\RS232:BUART:rx_stop_bit_error\\D\ <= ((not \RS232:BUART:reset_reg\ and not \RS232:BUART:rx_state_1\ and not \RS232:BUART:rx_state_0\ and not MODIN1_1 and not MODIN1_0 and \RS232:BUART:rx_bitclk_enable\ and \RS232:BUART:rx_state_3\ and \RS232:BUART:rx_state_2\)
	OR (not \RS232:BUART:reset_reg\ and not \RS232:BUART:rx_state_1\ and not \RS232:BUART:rx_state_0\ and not Net_7 and not MODIN1_1 and \RS232:BUART:rx_bitclk_enable\ and \RS232:BUART:rx_state_3\ and \RS232:BUART:rx_state_2\));

\RS232:BUART:rx_load_fifo\\D\ <= ((not \RS232:BUART:reset_reg\ and not \RS232:BUART:rx_state_1\ and not \RS232:BUART:rx_state_0\ and not \RS232:BUART:rx_state_2\ and \RS232:BUART:rx_bitclk_enable\ and \RS232:BUART:rx_state_3\)
	OR (not \RS232:BUART:reset_reg\ and not \RS232:BUART:rx_state_1\ and not \RS232:BUART:rx_state_3\ and not \RS232:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \RS232:BUART:rx_state_0\)
	OR (not \RS232:BUART:reset_reg\ and not \RS232:BUART:rx_state_1\ and not \RS232:BUART:rx_state_3\ and not \RS232:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \RS232:BUART:rx_state_0\));

\RS232:BUART:rx_state_3\\D\ <= ((not \RS232:BUART:reset_reg\ and not \RS232:BUART:rx_state_1\ and not \RS232:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \RS232:BUART:rx_state_0\)
	OR (not \RS232:BUART:reset_reg\ and not \RS232:BUART:rx_state_1\ and not \RS232:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \RS232:BUART:rx_state_0\)
	OR (not \RS232:BUART:reset_reg\ and not \RS232:BUART:rx_bitclk_enable\ and \RS232:BUART:rx_state_3\)
	OR (not \RS232:BUART:reset_reg\ and \RS232:BUART:rx_state_1\ and \RS232:BUART:rx_state_3\)
	OR (not \RS232:BUART:reset_reg\ and not \RS232:BUART:rx_state_2\ and \RS232:BUART:rx_state_3\)
	OR (not \RS232:BUART:reset_reg\ and \RS232:BUART:rx_state_0\ and \RS232:BUART:rx_state_3\));

\RS232:BUART:rx_state_2\\D\ <= ((not \RS232:BUART:reset_reg\ and not \RS232:BUART:rx_state_1\ and not \RS232:BUART:rx_state_0\ and not \RS232:BUART:rx_state_3\ and not \RS232:BUART:rx_state_2\ and not Net_7 and \RS232:BUART:rx_last\)
	OR (not \RS232:BUART:reset_reg\ and not \RS232:BUART:rx_state_1\ and not \RS232:BUART:rx_state_0\ and not \RS232:BUART:rx_state_2\ and \RS232:BUART:rx_bitclk_enable\ and \RS232:BUART:rx_state_3\)
	OR (not \RS232:BUART:reset_reg\ and not \RS232:BUART:rx_state_1\ and not \RS232:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_4 and \RS232:BUART:rx_state_0\)
	OR (not \RS232:BUART:reset_reg\ and not \RS232:BUART:rx_state_1\ and not \RS232:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_5 and \RS232:BUART:rx_state_0\)
	OR (not \RS232:BUART:reset_reg\ and not \RS232:BUART:rx_bitclk_enable\ and \RS232:BUART:rx_state_2\)
	OR (not \RS232:BUART:reset_reg\ and \RS232:BUART:rx_state_1\ and \RS232:BUART:rx_state_2\)
	OR (not \RS232:BUART:reset_reg\ and \RS232:BUART:rx_state_0\ and \RS232:BUART:rx_state_2\));

\RS232:BUART:rx_state_1\\D\ <= ((not \RS232:BUART:reset_reg\ and \RS232:BUART:rx_state_1\));

\RS232:BUART:rx_state_0\\D\ <= ((not \RS232:BUART:reset_reg\ and not \RS232:BUART:rx_state_1\ and not \RS232:BUART:rx_state_3\ and not MODIN1_1 and not MODIN1_0 and \RS232:BUART:rx_bitclk_enable\ and \RS232:BUART:rx_state_2\)
	OR (not \RS232:BUART:reset_reg\ and not \RS232:BUART:rx_state_1\ and not \RS232:BUART:rx_state_3\ and not Net_7 and not MODIN1_1 and \RS232:BUART:rx_bitclk_enable\ and \RS232:BUART:rx_state_2\)
	OR (not \RS232:BUART:reset_reg\ and \RS232:BUART:rx_state_0\ and MODIN4_5 and MODIN4_4)
	OR (not \RS232:BUART:reset_reg\ and \RS232:BUART:rx_state_0\ and MODIN4_6)
	OR (not \RS232:BUART:reset_reg\ and \RS232:BUART:rx_state_0\ and \RS232:BUART:rx_state_3\)
	OR (not \RS232:BUART:reset_reg\ and \RS232:BUART:rx_state_1\ and \RS232:BUART:rx_state_0\)
	OR (not \RS232:BUART:reset_reg\ and \RS232:BUART:rx_state_0\ and \RS232:BUART:rx_state_2\));

\RS232:BUART:rx_last\\D\ <= ((not \RS232:BUART:reset_reg\ and Net_7));

\RS232:BUART:rx_address_detected\\D\ <= ((not \RS232:BUART:reset_reg\ and \RS232:BUART:rx_address_detected\));

Net_89 <= (not \RFID:BUART:txn\);

\RFID:BUART:counter_load_not\ <= ((not \RFID:BUART:tx_bitclk_enable_pre\ and \RFID:BUART:tx_state_2\)
	OR \RFID:BUART:tx_state_0\
	OR \RFID:BUART:tx_state_1\);

\RFID:BUART:tx_status_0\ <= ((not \RFID:BUART:tx_state_1\ and not \RFID:BUART:tx_state_0\ and \RFID:BUART:tx_bitclk_enable_pre\ and \RFID:BUART:tx_fifo_empty\ and \RFID:BUART:tx_state_2\));

\RFID:BUART:tx_status_2\ <= (not \RFID:BUART:tx_fifo_notfull\);

Net_91D <= ((not \RFID:BUART:reset_reg\ and \RFID:BUART:tx_state_2\)
	OR (not \RFID:BUART:reset_reg\ and \RFID:BUART:tx_state_0\)
	OR (not \RFID:BUART:reset_reg\ and \RFID:BUART:tx_state_1\));

\RFID:BUART:tx_bitclk\\D\ <= ((not \RFID:BUART:tx_state_2\ and \RFID:BUART:tx_bitclk_enable_pre\)
	OR (\RFID:BUART:tx_state_0\ and \RFID:BUART:tx_bitclk_enable_pre\)
	OR (\RFID:BUART:tx_state_1\ and \RFID:BUART:tx_bitclk_enable_pre\));

\RFID:BUART:tx_mark\\D\ <= ((not \RFID:BUART:reset_reg\ and \RFID:BUART:tx_mark\));

\RFID:BUART:tx_state_2\\D\ <= ((not \RFID:BUART:reset_reg\ and not \RFID:BUART:tx_state_2\ and \RFID:BUART:tx_state_1\ and \RFID:BUART:tx_counter_dp\ and \RFID:BUART:tx_bitclk\)
	OR (not \RFID:BUART:reset_reg\ and not \RFID:BUART:tx_state_2\ and \RFID:BUART:tx_state_1\ and \RFID:BUART:tx_state_0\ and \RFID:BUART:tx_bitclk\)
	OR (not \RFID:BUART:reset_reg\ and not \RFID:BUART:tx_state_1\ and \RFID:BUART:tx_state_0\ and \RFID:BUART:tx_state_2\)
	OR (not \RFID:BUART:reset_reg\ and not \RFID:BUART:tx_state_0\ and \RFID:BUART:tx_state_1\ and \RFID:BUART:tx_state_2\)
	OR (not \RFID:BUART:reset_reg\ and not \RFID:BUART:tx_bitclk_enable_pre\ and \RFID:BUART:tx_state_2\));

\RFID:BUART:tx_state_1\\D\ <= ((not \RFID:BUART:reset_reg\ and not \RFID:BUART:tx_state_1\ and not \RFID:BUART:tx_state_2\ and \RFID:BUART:tx_state_0\ and \RFID:BUART:tx_bitclk\)
	OR (not \RFID:BUART:reset_reg\ and not \RFID:BUART:tx_state_2\ and not \RFID:BUART:tx_bitclk\ and \RFID:BUART:tx_state_1\)
	OR (not \RFID:BUART:reset_reg\ and not \RFID:BUART:tx_bitclk_enable_pre\ and \RFID:BUART:tx_state_1\ and \RFID:BUART:tx_state_2\)
	OR (not \RFID:BUART:reset_reg\ and not \RFID:BUART:tx_state_0\ and not \RFID:BUART:tx_counter_dp\ and \RFID:BUART:tx_state_1\)
	OR (not \RFID:BUART:reset_reg\ and not \RFID:BUART:tx_state_0\ and \RFID:BUART:tx_state_1\ and \RFID:BUART:tx_state_2\));

\RFID:BUART:tx_state_0\\D\ <= ((not \RFID:BUART:reset_reg\ and not \RFID:BUART:tx_state_1\ and not \RFID:BUART:tx_fifo_empty\ and \RFID:BUART:tx_bitclk_enable_pre\ and \RFID:BUART:tx_state_2\)
	OR (not \RFID:BUART:reset_reg\ and not \RFID:BUART:tx_state_1\ and not \RFID:BUART:tx_state_0\ and not \RFID:BUART:tx_fifo_empty\ and not \RFID:BUART:tx_state_2\)
	OR (not \RFID:BUART:reset_reg\ and not \RFID:BUART:tx_bitclk_enable_pre\ and \RFID:BUART:tx_state_0\ and \RFID:BUART:tx_state_2\)
	OR (not \RFID:BUART:reset_reg\ and not \RFID:BUART:tx_state_2\ and not \RFID:BUART:tx_bitclk\ and \RFID:BUART:tx_state_0\)
	OR (not \RFID:BUART:reset_reg\ and not \RFID:BUART:tx_fifo_empty\ and \RFID:BUART:tx_state_0\ and \RFID:BUART:tx_state_2\)
	OR (not \RFID:BUART:reset_reg\ and not \RFID:BUART:tx_state_1\ and \RFID:BUART:tx_state_0\ and \RFID:BUART:tx_state_2\));

\RFID:BUART:txn\\D\ <= ((not \RFID:BUART:reset_reg\ and not \RFID:BUART:tx_state_0\ and not \RFID:BUART:tx_shift_out\ and not \RFID:BUART:tx_state_2\ and not \RFID:BUART:tx_counter_dp\ and \RFID:BUART:tx_state_1\ and \RFID:BUART:tx_bitclk\)
	OR (not \RFID:BUART:reset_reg\ and not \RFID:BUART:tx_state_1\ and not \RFID:BUART:tx_state_2\ and not \RFID:BUART:tx_bitclk\ and \RFID:BUART:tx_state_0\)
	OR (not \RFID:BUART:reset_reg\ and not \RFID:BUART:tx_state_1\ and not \RFID:BUART:tx_shift_out\ and not \RFID:BUART:tx_state_2\ and \RFID:BUART:tx_state_0\)
	OR (not \RFID:BUART:reset_reg\ and not \RFID:BUART:tx_bitclk\ and \RFID:BUART:txn\ and \RFID:BUART:tx_state_1\)
	OR (not \RFID:BUART:reset_reg\ and \RFID:BUART:txn\ and \RFID:BUART:tx_state_2\));

\RFID:BUART:tx_parity_bit\\D\ <= ((not \RFID:BUART:tx_state_0\ and \RFID:BUART:txn\ and \RFID:BUART:tx_parity_bit\)
	OR (not \RFID:BUART:tx_state_1\ and not \RFID:BUART:tx_state_0\ and \RFID:BUART:tx_parity_bit\)
	OR \RFID:BUART:tx_parity_bit\);

\RFID:BUART:rx_counter_load\ <= ((not \RFID:BUART:rx_state_1\ and not \RFID:BUART:rx_state_0\ and not \RFID:BUART:rx_state_3\ and not \RFID:BUART:rx_state_2\));

\RFID:BUART:rx_bitclk_pre\ <= ((not \RFID:BUART:rx_count_2\ and not \RFID:BUART:rx_count_1\ and not \RFID:BUART:rx_count_0\));

\RFID:BUART:rx_state_stop1_reg\\D\ <= (not \RFID:BUART:rx_state_2\
	OR not \RFID:BUART:rx_state_3\
	OR \RFID:BUART:rx_state_0\
	OR \RFID:BUART:rx_state_1\);

\RFID:BUART:pollcount_1\\D\ <= ((not \RFID:BUART:reset_reg\ and not \RFID:BUART:rx_count_2\ and not \RFID:BUART:rx_count_1\ and not MODIN5_1 and Net_94 and MODIN5_0)
	OR (not \RFID:BUART:reset_reg\ and not \RFID:BUART:rx_count_2\ and not \RFID:BUART:rx_count_1\ and not MODIN5_0 and MODIN5_1)
	OR (not \RFID:BUART:reset_reg\ and not \RFID:BUART:rx_count_2\ and not \RFID:BUART:rx_count_1\ and not Net_94 and MODIN5_1));

\RFID:BUART:pollcount_0\\D\ <= ((not \RFID:BUART:reset_reg\ and not \RFID:BUART:rx_count_2\ and not \RFID:BUART:rx_count_1\ and not MODIN5_0 and Net_94)
	OR (not \RFID:BUART:reset_reg\ and not \RFID:BUART:rx_count_2\ and not \RFID:BUART:rx_count_1\ and not Net_94 and MODIN5_0));

\RFID:BUART:rx_postpoll\ <= ((Net_94 and MODIN5_0)
	OR MODIN5_1);

\RFID:BUART:rx_status_4\ <= ((\RFID:BUART:rx_load_fifo\ and \RFID:BUART:rx_fifofull\));

\RFID:BUART:rx_status_5\ <= ((\RFID:BUART:rx_fifonotempty\ and \RFID:BUART:rx_state_stop1_reg\));

\RFID:BUART:rx_stop_bit_error\\D\ <= ((not \RFID:BUART:reset_reg\ and not \RFID:BUART:rx_state_1\ and not \RFID:BUART:rx_state_0\ and not MODIN5_1 and not MODIN5_0 and \RFID:BUART:rx_bitclk_enable\ and \RFID:BUART:rx_state_3\ and \RFID:BUART:rx_state_2\)
	OR (not \RFID:BUART:reset_reg\ and not \RFID:BUART:rx_state_1\ and not \RFID:BUART:rx_state_0\ and not Net_94 and not MODIN5_1 and \RFID:BUART:rx_bitclk_enable\ and \RFID:BUART:rx_state_3\ and \RFID:BUART:rx_state_2\));

\RFID:BUART:rx_load_fifo\\D\ <= ((not \RFID:BUART:reset_reg\ and not \RFID:BUART:rx_state_1\ and not \RFID:BUART:rx_state_0\ and not \RFID:BUART:rx_state_2\ and \RFID:BUART:rx_bitclk_enable\ and \RFID:BUART:rx_state_3\)
	OR (not \RFID:BUART:reset_reg\ and not \RFID:BUART:rx_state_1\ and not \RFID:BUART:rx_state_3\ and not \RFID:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_4 and \RFID:BUART:rx_state_0\)
	OR (not \RFID:BUART:reset_reg\ and not \RFID:BUART:rx_state_1\ and not \RFID:BUART:rx_state_3\ and not \RFID:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_5 and \RFID:BUART:rx_state_0\));

\RFID:BUART:rx_state_3\\D\ <= ((not \RFID:BUART:reset_reg\ and not \RFID:BUART:rx_state_1\ and not \RFID:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_4 and \RFID:BUART:rx_state_0\)
	OR (not \RFID:BUART:reset_reg\ and not \RFID:BUART:rx_state_1\ and not \RFID:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_5 and \RFID:BUART:rx_state_0\)
	OR (not \RFID:BUART:reset_reg\ and not \RFID:BUART:rx_bitclk_enable\ and \RFID:BUART:rx_state_3\)
	OR (not \RFID:BUART:reset_reg\ and \RFID:BUART:rx_state_1\ and \RFID:BUART:rx_state_3\)
	OR (not \RFID:BUART:reset_reg\ and not \RFID:BUART:rx_state_2\ and \RFID:BUART:rx_state_3\)
	OR (not \RFID:BUART:reset_reg\ and \RFID:BUART:rx_state_0\ and \RFID:BUART:rx_state_3\));

\RFID:BUART:rx_state_2\\D\ <= ((not \RFID:BUART:reset_reg\ and not \RFID:BUART:rx_state_1\ and not \RFID:BUART:rx_state_0\ and not \RFID:BUART:rx_state_3\ and not \RFID:BUART:rx_state_2\ and not Net_94 and \RFID:BUART:rx_last\)
	OR (not \RFID:BUART:reset_reg\ and not \RFID:BUART:rx_state_1\ and not \RFID:BUART:rx_state_0\ and not \RFID:BUART:rx_state_2\ and \RFID:BUART:rx_bitclk_enable\ and \RFID:BUART:rx_state_3\)
	OR (not \RFID:BUART:reset_reg\ and not \RFID:BUART:rx_state_1\ and not \RFID:BUART:rx_state_3\ and not MODIN8_6 and not MODIN8_4 and \RFID:BUART:rx_state_0\)
	OR (not \RFID:BUART:reset_reg\ and not \RFID:BUART:rx_state_1\ and not \RFID:BUART:rx_state_3\ and not MODIN8_6 and not MODIN8_5 and \RFID:BUART:rx_state_0\)
	OR (not \RFID:BUART:reset_reg\ and not \RFID:BUART:rx_bitclk_enable\ and \RFID:BUART:rx_state_2\)
	OR (not \RFID:BUART:reset_reg\ and \RFID:BUART:rx_state_1\ and \RFID:BUART:rx_state_2\)
	OR (not \RFID:BUART:reset_reg\ and \RFID:BUART:rx_state_0\ and \RFID:BUART:rx_state_2\));

\RFID:BUART:rx_state_1\\D\ <= ((not \RFID:BUART:reset_reg\ and \RFID:BUART:rx_state_1\));

\RFID:BUART:rx_state_0\\D\ <= ((not \RFID:BUART:reset_reg\ and not \RFID:BUART:rx_state_1\ and not \RFID:BUART:rx_state_3\ and not MODIN5_1 and not MODIN5_0 and \RFID:BUART:rx_bitclk_enable\ and \RFID:BUART:rx_state_2\)
	OR (not \RFID:BUART:reset_reg\ and not \RFID:BUART:rx_state_1\ and not \RFID:BUART:rx_state_3\ and not Net_94 and not MODIN5_1 and \RFID:BUART:rx_bitclk_enable\ and \RFID:BUART:rx_state_2\)
	OR (not \RFID:BUART:reset_reg\ and \RFID:BUART:rx_state_0\ and MODIN8_5 and MODIN8_4)
	OR (not \RFID:BUART:reset_reg\ and \RFID:BUART:rx_state_0\ and MODIN8_6)
	OR (not \RFID:BUART:reset_reg\ and \RFID:BUART:rx_state_0\ and \RFID:BUART:rx_state_3\)
	OR (not \RFID:BUART:reset_reg\ and \RFID:BUART:rx_state_1\ and \RFID:BUART:rx_state_0\)
	OR (not \RFID:BUART:reset_reg\ and \RFID:BUART:rx_state_0\ and \RFID:BUART:rx_state_2\));

\RFID:BUART:rx_last\\D\ <= ((not \RFID:BUART:reset_reg\ and Net_94));

\RFID:BUART:rx_address_detected\\D\ <= ((not \RFID:BUART:reset_reg\ and \RFID:BUART:rx_address_detected\));

Net_102 <= (not \PSOC:BUART:txn\);

\PSOC:BUART:counter_load_not\ <= ((not \PSOC:BUART:tx_bitclk_enable_pre\ and \PSOC:BUART:tx_state_2\)
	OR \PSOC:BUART:tx_state_0\
	OR \PSOC:BUART:tx_state_1\);

\PSOC:BUART:tx_status_0\ <= ((not \PSOC:BUART:tx_state_1\ and not \PSOC:BUART:tx_state_0\ and \PSOC:BUART:tx_bitclk_enable_pre\ and \PSOC:BUART:tx_fifo_empty\ and \PSOC:BUART:tx_state_2\));

\PSOC:BUART:tx_status_2\ <= (not \PSOC:BUART:tx_fifo_notfull\);

Net_104D <= ((not \PSOC:BUART:reset_reg\ and \PSOC:BUART:tx_state_2\)
	OR (not \PSOC:BUART:reset_reg\ and \PSOC:BUART:tx_state_0\)
	OR (not \PSOC:BUART:reset_reg\ and \PSOC:BUART:tx_state_1\));

\PSOC:BUART:tx_bitclk\\D\ <= ((not \PSOC:BUART:tx_state_2\ and \PSOC:BUART:tx_bitclk_enable_pre\)
	OR (\PSOC:BUART:tx_state_0\ and \PSOC:BUART:tx_bitclk_enable_pre\)
	OR (\PSOC:BUART:tx_state_1\ and \PSOC:BUART:tx_bitclk_enable_pre\));

\PSOC:BUART:tx_mark\\D\ <= ((not \PSOC:BUART:reset_reg\ and \PSOC:BUART:tx_mark\));

\PSOC:BUART:tx_state_2\\D\ <= ((not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_state_2\ and \PSOC:BUART:tx_state_1\ and \PSOC:BUART:tx_counter_dp\ and \PSOC:BUART:tx_bitclk\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_state_2\ and \PSOC:BUART:tx_state_1\ and \PSOC:BUART:tx_state_0\ and \PSOC:BUART:tx_bitclk\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_state_1\ and \PSOC:BUART:tx_state_0\ and \PSOC:BUART:tx_state_2\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_state_0\ and \PSOC:BUART:tx_state_1\ and \PSOC:BUART:tx_state_2\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_bitclk_enable_pre\ and \PSOC:BUART:tx_state_2\));

\PSOC:BUART:tx_state_1\\D\ <= ((not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_state_1\ and not \PSOC:BUART:tx_state_2\ and \PSOC:BUART:tx_state_0\ and \PSOC:BUART:tx_bitclk\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_state_2\ and not \PSOC:BUART:tx_bitclk\ and \PSOC:BUART:tx_state_1\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_bitclk_enable_pre\ and \PSOC:BUART:tx_state_1\ and \PSOC:BUART:tx_state_2\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_state_0\ and not \PSOC:BUART:tx_counter_dp\ and \PSOC:BUART:tx_state_1\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_state_0\ and \PSOC:BUART:tx_state_1\ and \PSOC:BUART:tx_state_2\));

\PSOC:BUART:tx_state_0\\D\ <= ((not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_state_1\ and not \PSOC:BUART:tx_fifo_empty\ and \PSOC:BUART:tx_bitclk_enable_pre\ and \PSOC:BUART:tx_state_2\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_state_1\ and not \PSOC:BUART:tx_state_0\ and not \PSOC:BUART:tx_fifo_empty\ and not \PSOC:BUART:tx_state_2\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_bitclk_enable_pre\ and \PSOC:BUART:tx_state_0\ and \PSOC:BUART:tx_state_2\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_state_2\ and not \PSOC:BUART:tx_bitclk\ and \PSOC:BUART:tx_state_0\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_fifo_empty\ and \PSOC:BUART:tx_state_0\ and \PSOC:BUART:tx_state_2\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_state_1\ and \PSOC:BUART:tx_state_0\ and \PSOC:BUART:tx_state_2\));

\PSOC:BUART:txn\\D\ <= ((not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_state_0\ and not \PSOC:BUART:tx_shift_out\ and not \PSOC:BUART:tx_state_2\ and not \PSOC:BUART:tx_counter_dp\ and \PSOC:BUART:tx_state_1\ and \PSOC:BUART:tx_bitclk\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_state_1\ and not \PSOC:BUART:tx_state_2\ and not \PSOC:BUART:tx_bitclk\ and \PSOC:BUART:tx_state_0\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_state_1\ and not \PSOC:BUART:tx_shift_out\ and not \PSOC:BUART:tx_state_2\ and \PSOC:BUART:tx_state_0\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_bitclk\ and \PSOC:BUART:txn\ and \PSOC:BUART:tx_state_1\)
	OR (not \PSOC:BUART:reset_reg\ and \PSOC:BUART:txn\ and \PSOC:BUART:tx_state_2\));

\PSOC:BUART:tx_parity_bit\\D\ <= ((not \PSOC:BUART:tx_state_0\ and \PSOC:BUART:txn\ and \PSOC:BUART:tx_parity_bit\)
	OR (not \PSOC:BUART:tx_state_1\ and not \PSOC:BUART:tx_state_0\ and \PSOC:BUART:tx_parity_bit\)
	OR \PSOC:BUART:tx_parity_bit\);

\PSOC:BUART:rx_counter_load\ <= ((not \PSOC:BUART:rx_state_1\ and not \PSOC:BUART:rx_state_0\ and not \PSOC:BUART:rx_state_3\ and not \PSOC:BUART:rx_state_2\));

\PSOC:BUART:rx_bitclk_pre\ <= ((not \PSOC:BUART:rx_count_2\ and not \PSOC:BUART:rx_count_1\ and not \PSOC:BUART:rx_count_0\));

\PSOC:BUART:rx_state_stop1_reg\\D\ <= (not \PSOC:BUART:rx_state_2\
	OR not \PSOC:BUART:rx_state_3\
	OR \PSOC:BUART:rx_state_0\
	OR \PSOC:BUART:rx_state_1\);

\PSOC:BUART:pollcount_1\\D\ <= ((not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_count_2\ and not \PSOC:BUART:rx_count_1\ and not MODIN9_1 and Net_107 and MODIN9_0)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_count_2\ and not \PSOC:BUART:rx_count_1\ and not MODIN9_0 and MODIN9_1)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_count_2\ and not \PSOC:BUART:rx_count_1\ and not Net_107 and MODIN9_1));

\PSOC:BUART:pollcount_0\\D\ <= ((not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_count_2\ and not \PSOC:BUART:rx_count_1\ and not MODIN9_0 and Net_107)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_count_2\ and not \PSOC:BUART:rx_count_1\ and not Net_107 and MODIN9_0));

\PSOC:BUART:rx_postpoll\ <= ((Net_107 and MODIN9_0)
	OR MODIN9_1);

\PSOC:BUART:rx_status_4\ <= ((\PSOC:BUART:rx_load_fifo\ and \PSOC:BUART:rx_fifofull\));

\PSOC:BUART:rx_status_5\ <= ((\PSOC:BUART:rx_fifonotempty\ and \PSOC:BUART:rx_state_stop1_reg\));

\PSOC:BUART:rx_stop_bit_error\\D\ <= ((not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_state_1\ and not \PSOC:BUART:rx_state_0\ and not MODIN9_1 and not MODIN9_0 and \PSOC:BUART:rx_bitclk_enable\ and \PSOC:BUART:rx_state_3\ and \PSOC:BUART:rx_state_2\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_state_1\ and not \PSOC:BUART:rx_state_0\ and not Net_107 and not MODIN9_1 and \PSOC:BUART:rx_bitclk_enable\ and \PSOC:BUART:rx_state_3\ and \PSOC:BUART:rx_state_2\));

\PSOC:BUART:rx_load_fifo\\D\ <= ((not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_state_1\ and not \PSOC:BUART:rx_state_0\ and not \PSOC:BUART:rx_state_2\ and \PSOC:BUART:rx_bitclk_enable\ and \PSOC:BUART:rx_state_3\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_state_1\ and not \PSOC:BUART:rx_state_3\ and not \PSOC:BUART:rx_state_2\ and not MODIN12_6 and not MODIN12_4 and \PSOC:BUART:rx_state_0\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_state_1\ and not \PSOC:BUART:rx_state_3\ and not \PSOC:BUART:rx_state_2\ and not MODIN12_6 and not MODIN12_5 and \PSOC:BUART:rx_state_0\));

\PSOC:BUART:rx_state_3\\D\ <= ((not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_state_1\ and not \PSOC:BUART:rx_state_2\ and not MODIN12_6 and not MODIN12_4 and \PSOC:BUART:rx_state_0\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_state_1\ and not \PSOC:BUART:rx_state_2\ and not MODIN12_6 and not MODIN12_5 and \PSOC:BUART:rx_state_0\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_bitclk_enable\ and \PSOC:BUART:rx_state_3\)
	OR (not \PSOC:BUART:reset_reg\ and \PSOC:BUART:rx_state_1\ and \PSOC:BUART:rx_state_3\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_state_2\ and \PSOC:BUART:rx_state_3\)
	OR (not \PSOC:BUART:reset_reg\ and \PSOC:BUART:rx_state_0\ and \PSOC:BUART:rx_state_3\));

\PSOC:BUART:rx_state_2\\D\ <= ((not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_state_1\ and not \PSOC:BUART:rx_state_0\ and not \PSOC:BUART:rx_state_3\ and not \PSOC:BUART:rx_state_2\ and not Net_107 and \PSOC:BUART:rx_last\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_state_1\ and not \PSOC:BUART:rx_state_0\ and not \PSOC:BUART:rx_state_2\ and \PSOC:BUART:rx_bitclk_enable\ and \PSOC:BUART:rx_state_3\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_state_1\ and not \PSOC:BUART:rx_state_3\ and not MODIN12_6 and not MODIN12_4 and \PSOC:BUART:rx_state_0\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_state_1\ and not \PSOC:BUART:rx_state_3\ and not MODIN12_6 and not MODIN12_5 and \PSOC:BUART:rx_state_0\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_bitclk_enable\ and \PSOC:BUART:rx_state_2\)
	OR (not \PSOC:BUART:reset_reg\ and \PSOC:BUART:rx_state_1\ and \PSOC:BUART:rx_state_2\)
	OR (not \PSOC:BUART:reset_reg\ and \PSOC:BUART:rx_state_0\ and \PSOC:BUART:rx_state_2\));

\PSOC:BUART:rx_state_1\\D\ <= ((not \PSOC:BUART:reset_reg\ and \PSOC:BUART:rx_state_1\));

\PSOC:BUART:rx_state_0\\D\ <= ((not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_state_1\ and not \PSOC:BUART:rx_state_3\ and not MODIN9_1 and not MODIN9_0 and \PSOC:BUART:rx_bitclk_enable\ and \PSOC:BUART:rx_state_2\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_state_1\ and not \PSOC:BUART:rx_state_3\ and not Net_107 and not MODIN9_1 and \PSOC:BUART:rx_bitclk_enable\ and \PSOC:BUART:rx_state_2\)
	OR (not \PSOC:BUART:reset_reg\ and \PSOC:BUART:rx_state_0\ and MODIN12_5 and MODIN12_4)
	OR (not \PSOC:BUART:reset_reg\ and \PSOC:BUART:rx_state_0\ and MODIN12_6)
	OR (not \PSOC:BUART:reset_reg\ and \PSOC:BUART:rx_state_0\ and \PSOC:BUART:rx_state_3\)
	OR (not \PSOC:BUART:reset_reg\ and \PSOC:BUART:rx_state_1\ and \PSOC:BUART:rx_state_0\)
	OR (not \PSOC:BUART:reset_reg\ and \PSOC:BUART:rx_state_0\ and \PSOC:BUART:rx_state_2\));

\PSOC:BUART:rx_last\\D\ <= ((not \PSOC:BUART:reset_reg\ and Net_107));

\PSOC:BUART:rx_address_detected\\D\ <= ((not \PSOC:BUART:reset_reg\ and \PSOC:BUART:rx_address_detected\));

Net_115 <= (not \Bluetooth:BUART:txn\);

\Bluetooth:BUART:counter_load_not\ <= ((not \Bluetooth:BUART:tx_bitclk_enable_pre\ and \Bluetooth:BUART:tx_state_2\)
	OR \Bluetooth:BUART:tx_state_0\
	OR \Bluetooth:BUART:tx_state_1\);

\Bluetooth:BUART:tx_status_0\ <= ((not \Bluetooth:BUART:tx_state_1\ and not \Bluetooth:BUART:tx_state_0\ and \Bluetooth:BUART:tx_bitclk_enable_pre\ and \Bluetooth:BUART:tx_fifo_empty\ and \Bluetooth:BUART:tx_state_2\));

\Bluetooth:BUART:tx_status_2\ <= (not \Bluetooth:BUART:tx_fifo_notfull\);

\Bluetooth:BUART:tx_bitclk\\D\ <= ((not \Bluetooth:BUART:tx_state_2\ and \Bluetooth:BUART:tx_bitclk_enable_pre\)
	OR (\Bluetooth:BUART:tx_state_0\ and \Bluetooth:BUART:tx_bitclk_enable_pre\)
	OR (\Bluetooth:BUART:tx_state_1\ and \Bluetooth:BUART:tx_bitclk_enable_pre\));

\Bluetooth:BUART:tx_mark\\D\ <= ((not \Bluetooth:BUART:reset_reg\ and \Bluetooth:BUART:tx_mark\));

\Bluetooth:BUART:tx_state_2\\D\ <= ((not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:tx_state_2\ and \Bluetooth:BUART:tx_state_1\ and \Bluetooth:BUART:tx_counter_dp\ and \Bluetooth:BUART:tx_bitclk\)
	OR (not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:tx_state_2\ and \Bluetooth:BUART:tx_state_1\ and \Bluetooth:BUART:tx_state_0\ and \Bluetooth:BUART:tx_bitclk\)
	OR (not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:tx_state_1\ and \Bluetooth:BUART:tx_state_0\ and \Bluetooth:BUART:tx_state_2\)
	OR (not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:tx_state_0\ and \Bluetooth:BUART:tx_state_1\ and \Bluetooth:BUART:tx_state_2\)
	OR (not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:tx_bitclk_enable_pre\ and \Bluetooth:BUART:tx_state_2\));

\Bluetooth:BUART:tx_state_1\\D\ <= ((not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:tx_state_1\ and not \Bluetooth:BUART:tx_state_2\ and \Bluetooth:BUART:tx_state_0\ and \Bluetooth:BUART:tx_bitclk\)
	OR (not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:tx_state_2\ and not \Bluetooth:BUART:tx_bitclk\ and \Bluetooth:BUART:tx_state_1\)
	OR (not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:tx_bitclk_enable_pre\ and \Bluetooth:BUART:tx_state_1\ and \Bluetooth:BUART:tx_state_2\)
	OR (not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:tx_state_0\ and not \Bluetooth:BUART:tx_counter_dp\ and \Bluetooth:BUART:tx_state_1\)
	OR (not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:tx_state_0\ and \Bluetooth:BUART:tx_state_1\ and \Bluetooth:BUART:tx_state_2\));

\Bluetooth:BUART:tx_state_0\\D\ <= ((not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:tx_state_1\ and not \Bluetooth:BUART:tx_fifo_empty\ and \Bluetooth:BUART:tx_bitclk_enable_pre\ and \Bluetooth:BUART:tx_state_2\)
	OR (not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:tx_state_1\ and not \Bluetooth:BUART:tx_state_0\ and not \Bluetooth:BUART:tx_fifo_empty\ and not \Bluetooth:BUART:tx_state_2\)
	OR (not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:tx_bitclk_enable_pre\ and \Bluetooth:BUART:tx_state_0\ and \Bluetooth:BUART:tx_state_2\)
	OR (not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:tx_state_2\ and not \Bluetooth:BUART:tx_bitclk\ and \Bluetooth:BUART:tx_state_0\)
	OR (not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:tx_fifo_empty\ and \Bluetooth:BUART:tx_state_0\ and \Bluetooth:BUART:tx_state_2\)
	OR (not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:tx_state_1\ and \Bluetooth:BUART:tx_state_0\ and \Bluetooth:BUART:tx_state_2\));

\Bluetooth:BUART:txn\\D\ <= ((not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:tx_state_0\ and not \Bluetooth:BUART:tx_shift_out\ and not \Bluetooth:BUART:tx_state_2\ and not \Bluetooth:BUART:tx_counter_dp\ and \Bluetooth:BUART:tx_state_1\ and \Bluetooth:BUART:tx_bitclk\)
	OR (not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:tx_state_1\ and not \Bluetooth:BUART:tx_state_2\ and not \Bluetooth:BUART:tx_bitclk\ and \Bluetooth:BUART:tx_state_0\)
	OR (not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:tx_state_1\ and not \Bluetooth:BUART:tx_shift_out\ and not \Bluetooth:BUART:tx_state_2\ and \Bluetooth:BUART:tx_state_0\)
	OR (not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:tx_bitclk\ and \Bluetooth:BUART:txn\ and \Bluetooth:BUART:tx_state_1\)
	OR (not \Bluetooth:BUART:reset_reg\ and \Bluetooth:BUART:txn\ and \Bluetooth:BUART:tx_state_2\));

\Bluetooth:BUART:tx_parity_bit\\D\ <= ((not \Bluetooth:BUART:tx_state_0\ and \Bluetooth:BUART:txn\ and \Bluetooth:BUART:tx_parity_bit\)
	OR (not \Bluetooth:BUART:tx_state_1\ and not \Bluetooth:BUART:tx_state_0\ and \Bluetooth:BUART:tx_parity_bit\)
	OR \Bluetooth:BUART:tx_parity_bit\);

\Bluetooth:BUART:rx_counter_load\ <= ((not \Bluetooth:BUART:rx_state_1\ and not \Bluetooth:BUART:rx_state_0\ and not \Bluetooth:BUART:rx_state_3\ and not \Bluetooth:BUART:rx_state_2\));

\Bluetooth:BUART:rx_bitclk_pre\ <= ((not \Bluetooth:BUART:rx_count_2\ and not \Bluetooth:BUART:rx_count_1\ and not \Bluetooth:BUART:rx_count_0\));

\Bluetooth:BUART:rx_state_stop1_reg\\D\ <= (not \Bluetooth:BUART:rx_state_2\
	OR not \Bluetooth:BUART:rx_state_3\
	OR \Bluetooth:BUART:rx_state_0\
	OR \Bluetooth:BUART:rx_state_1\);

\Bluetooth:BUART:pollcount_1\\D\ <= ((not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:rx_count_2\ and not \Bluetooth:BUART:rx_count_1\ and not MODIN13_1 and Net_120 and MODIN13_0)
	OR (not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:rx_count_2\ and not \Bluetooth:BUART:rx_count_1\ and not MODIN13_0 and MODIN13_1)
	OR (not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:rx_count_2\ and not \Bluetooth:BUART:rx_count_1\ and not Net_120 and MODIN13_1));

\Bluetooth:BUART:pollcount_0\\D\ <= ((not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:rx_count_2\ and not \Bluetooth:BUART:rx_count_1\ and not MODIN13_0 and Net_120)
	OR (not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:rx_count_2\ and not \Bluetooth:BUART:rx_count_1\ and not Net_120 and MODIN13_0));

\Bluetooth:BUART:rx_postpoll\ <= ((Net_120 and MODIN13_0)
	OR MODIN13_1);

\Bluetooth:BUART:rx_status_4\ <= ((\Bluetooth:BUART:rx_load_fifo\ and \Bluetooth:BUART:rx_fifofull\));

\Bluetooth:BUART:rx_status_5\ <= ((\Bluetooth:BUART:rx_fifonotempty\ and \Bluetooth:BUART:rx_state_stop1_reg\));

\Bluetooth:BUART:rx_stop_bit_error\\D\ <= ((not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:rx_state_1\ and not \Bluetooth:BUART:rx_state_0\ and not MODIN13_1 and not MODIN13_0 and \Bluetooth:BUART:rx_bitclk_enable\ and \Bluetooth:BUART:rx_state_3\ and \Bluetooth:BUART:rx_state_2\)
	OR (not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:rx_state_1\ and not \Bluetooth:BUART:rx_state_0\ and not Net_120 and not MODIN13_1 and \Bluetooth:BUART:rx_bitclk_enable\ and \Bluetooth:BUART:rx_state_3\ and \Bluetooth:BUART:rx_state_2\));

\Bluetooth:BUART:rx_load_fifo\\D\ <= ((not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:rx_state_1\ and not \Bluetooth:BUART:rx_state_0\ and not \Bluetooth:BUART:rx_state_2\ and \Bluetooth:BUART:rx_bitclk_enable\ and \Bluetooth:BUART:rx_state_3\)
	OR (not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:rx_state_1\ and not \Bluetooth:BUART:rx_state_3\ and not \Bluetooth:BUART:rx_state_2\ and not MODIN16_6 and not MODIN16_4 and \Bluetooth:BUART:rx_state_0\)
	OR (not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:rx_state_1\ and not \Bluetooth:BUART:rx_state_3\ and not \Bluetooth:BUART:rx_state_2\ and not MODIN16_6 and not MODIN16_5 and \Bluetooth:BUART:rx_state_0\));

\Bluetooth:BUART:rx_state_3\\D\ <= ((not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:rx_state_1\ and not \Bluetooth:BUART:rx_state_2\ and not MODIN16_6 and not MODIN16_4 and \Bluetooth:BUART:rx_state_0\)
	OR (not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:rx_state_1\ and not \Bluetooth:BUART:rx_state_2\ and not MODIN16_6 and not MODIN16_5 and \Bluetooth:BUART:rx_state_0\)
	OR (not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:rx_bitclk_enable\ and \Bluetooth:BUART:rx_state_3\)
	OR (not \Bluetooth:BUART:reset_reg\ and \Bluetooth:BUART:rx_state_1\ and \Bluetooth:BUART:rx_state_3\)
	OR (not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:rx_state_2\ and \Bluetooth:BUART:rx_state_3\)
	OR (not \Bluetooth:BUART:reset_reg\ and \Bluetooth:BUART:rx_state_0\ and \Bluetooth:BUART:rx_state_3\));

\Bluetooth:BUART:rx_state_2\\D\ <= ((not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:rx_state_1\ and not \Bluetooth:BUART:rx_state_0\ and not \Bluetooth:BUART:rx_state_3\ and not \Bluetooth:BUART:rx_state_2\ and not Net_120 and \Bluetooth:BUART:rx_last\)
	OR (not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:rx_state_1\ and not \Bluetooth:BUART:rx_state_0\ and not \Bluetooth:BUART:rx_state_2\ and \Bluetooth:BUART:rx_bitclk_enable\ and \Bluetooth:BUART:rx_state_3\)
	OR (not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:rx_state_1\ and not \Bluetooth:BUART:rx_state_3\ and not MODIN16_6 and not MODIN16_4 and \Bluetooth:BUART:rx_state_0\)
	OR (not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:rx_state_1\ and not \Bluetooth:BUART:rx_state_3\ and not MODIN16_6 and not MODIN16_5 and \Bluetooth:BUART:rx_state_0\)
	OR (not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:rx_bitclk_enable\ and \Bluetooth:BUART:rx_state_2\)
	OR (not \Bluetooth:BUART:reset_reg\ and \Bluetooth:BUART:rx_state_1\ and \Bluetooth:BUART:rx_state_2\)
	OR (not \Bluetooth:BUART:reset_reg\ and \Bluetooth:BUART:rx_state_0\ and \Bluetooth:BUART:rx_state_2\));

\Bluetooth:BUART:rx_state_1\\D\ <= ((not \Bluetooth:BUART:reset_reg\ and \Bluetooth:BUART:rx_state_1\));

\Bluetooth:BUART:rx_state_0\\D\ <= ((not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:rx_state_1\ and not \Bluetooth:BUART:rx_state_3\ and not MODIN13_1 and not MODIN13_0 and \Bluetooth:BUART:rx_bitclk_enable\ and \Bluetooth:BUART:rx_state_2\)
	OR (not \Bluetooth:BUART:reset_reg\ and not \Bluetooth:BUART:rx_state_1\ and not \Bluetooth:BUART:rx_state_3\ and not Net_120 and not MODIN13_1 and \Bluetooth:BUART:rx_bitclk_enable\ and \Bluetooth:BUART:rx_state_2\)
	OR (not \Bluetooth:BUART:reset_reg\ and \Bluetooth:BUART:rx_state_0\ and MODIN16_5 and MODIN16_4)
	OR (not \Bluetooth:BUART:reset_reg\ and \Bluetooth:BUART:rx_state_0\ and MODIN16_6)
	OR (not \Bluetooth:BUART:reset_reg\ and \Bluetooth:BUART:rx_state_0\ and \Bluetooth:BUART:rx_state_3\)
	OR (not \Bluetooth:BUART:reset_reg\ and \Bluetooth:BUART:rx_state_1\ and \Bluetooth:BUART:rx_state_0\)
	OR (not \Bluetooth:BUART:reset_reg\ and \Bluetooth:BUART:rx_state_0\ and \Bluetooth:BUART:rx_state_2\));

\Bluetooth:BUART:rx_last\\D\ <= ((not \Bluetooth:BUART:reset_reg\ and Net_120));

\Bluetooth:BUART:rx_address_detected\\D\ <= ((not \Bluetooth:BUART:reset_reg\ and \Bluetooth:BUART:rx_address_detected\));

Net_128 <= (not \Surtidor:BUART:txn\);

\Surtidor:BUART:counter_load_not\ <= ((not \Surtidor:BUART:tx_bitclk_enable_pre\ and \Surtidor:BUART:tx_state_2\)
	OR \Surtidor:BUART:tx_state_0\
	OR \Surtidor:BUART:tx_state_1\);

\Surtidor:BUART:tx_status_0\ <= ((not \Surtidor:BUART:tx_state_1\ and not \Surtidor:BUART:tx_state_0\ and \Surtidor:BUART:tx_bitclk_enable_pre\ and \Surtidor:BUART:tx_fifo_empty\ and \Surtidor:BUART:tx_state_2\));

\Surtidor:BUART:tx_status_2\ <= (not \Surtidor:BUART:tx_fifo_notfull\);

\Surtidor:BUART:tx_bitclk\\D\ <= ((not \Surtidor:BUART:tx_state_2\ and \Surtidor:BUART:tx_bitclk_enable_pre\)
	OR (\Surtidor:BUART:tx_state_0\ and \Surtidor:BUART:tx_bitclk_enable_pre\)
	OR (\Surtidor:BUART:tx_state_1\ and \Surtidor:BUART:tx_bitclk_enable_pre\));

\Surtidor:BUART:tx_mark\\D\ <= ((not \Surtidor:BUART:reset_reg\ and \Surtidor:BUART:tx_mark\));

\Surtidor:BUART:tx_state_2\\D\ <= ((not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_state_2\ and \Surtidor:BUART:tx_state_1\ and \Surtidor:BUART:tx_counter_dp\ and \Surtidor:BUART:tx_bitclk\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_state_2\ and \Surtidor:BUART:tx_state_1\ and \Surtidor:BUART:tx_state_0\ and \Surtidor:BUART:tx_bitclk\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_state_1\ and \Surtidor:BUART:tx_state_0\ and \Surtidor:BUART:tx_state_2\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_state_0\ and \Surtidor:BUART:tx_state_1\ and \Surtidor:BUART:tx_state_2\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_bitclk_enable_pre\ and \Surtidor:BUART:tx_state_2\));

\Surtidor:BUART:tx_state_1\\D\ <= ((not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_state_1\ and not \Surtidor:BUART:tx_state_2\ and \Surtidor:BUART:tx_state_0\ and \Surtidor:BUART:tx_bitclk\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_state_2\ and not \Surtidor:BUART:tx_bitclk\ and \Surtidor:BUART:tx_state_1\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_bitclk_enable_pre\ and \Surtidor:BUART:tx_state_1\ and \Surtidor:BUART:tx_state_2\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_state_0\ and not \Surtidor:BUART:tx_counter_dp\ and \Surtidor:BUART:tx_state_1\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_state_0\ and \Surtidor:BUART:tx_state_1\ and \Surtidor:BUART:tx_state_2\));

\Surtidor:BUART:tx_state_0\\D\ <= ((not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_state_1\ and not \Surtidor:BUART:tx_fifo_empty\ and \Surtidor:BUART:tx_bitclk_enable_pre\ and \Surtidor:BUART:tx_state_2\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_state_1\ and not \Surtidor:BUART:tx_state_0\ and not \Surtidor:BUART:tx_fifo_empty\ and not \Surtidor:BUART:tx_state_2\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_bitclk_enable_pre\ and \Surtidor:BUART:tx_state_0\ and \Surtidor:BUART:tx_state_2\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_state_2\ and not \Surtidor:BUART:tx_bitclk\ and \Surtidor:BUART:tx_state_0\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_fifo_empty\ and \Surtidor:BUART:tx_state_0\ and \Surtidor:BUART:tx_state_2\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_state_1\ and \Surtidor:BUART:tx_state_0\ and \Surtidor:BUART:tx_state_2\));

\Surtidor:BUART:txn\\D\ <= ((not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_state_0\ and not \Surtidor:BUART:tx_shift_out\ and not \Surtidor:BUART:tx_state_2\ and not \Surtidor:BUART:tx_counter_dp\ and \Surtidor:BUART:tx_state_1\ and \Surtidor:BUART:tx_bitclk\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_state_1\ and not \Surtidor:BUART:tx_state_2\ and not \Surtidor:BUART:tx_bitclk\ and \Surtidor:BUART:tx_state_0\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_state_1\ and not \Surtidor:BUART:tx_shift_out\ and not \Surtidor:BUART:tx_state_2\ and \Surtidor:BUART:tx_state_0\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:tx_bitclk\ and \Surtidor:BUART:txn\ and \Surtidor:BUART:tx_state_1\)
	OR (not \Surtidor:BUART:reset_reg\ and \Surtidor:BUART:txn\ and \Surtidor:BUART:tx_state_2\));

\Surtidor:BUART:tx_parity_bit\\D\ <= ((not \Surtidor:BUART:tx_state_0\ and \Surtidor:BUART:txn\ and \Surtidor:BUART:tx_parity_bit\)
	OR (not \Surtidor:BUART:tx_state_1\ and not \Surtidor:BUART:tx_state_0\ and \Surtidor:BUART:tx_parity_bit\)
	OR \Surtidor:BUART:tx_parity_bit\);

\Surtidor:BUART:rx_counter_load\ <= ((not \Surtidor:BUART:rx_state_1\ and not \Surtidor:BUART:rx_state_0\ and not \Surtidor:BUART:rx_state_3\ and not \Surtidor:BUART:rx_state_2\));

\Surtidor:BUART:rx_bitclk_pre\ <= ((not \Surtidor:BUART:rx_count_2\ and not \Surtidor:BUART:rx_count_1\ and not \Surtidor:BUART:rx_count_0\));

\Surtidor:BUART:rx_state_stop1_reg\\D\ <= (not \Surtidor:BUART:rx_state_2\
	OR not \Surtidor:BUART:rx_state_3\
	OR \Surtidor:BUART:rx_state_0\
	OR \Surtidor:BUART:rx_state_1\);

\Surtidor:BUART:pollcount_1\\D\ <= ((not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_count_2\ and not \Surtidor:BUART:rx_count_1\ and not \Surtidor:BUART:pollcount_1\ and Net_133 and \Surtidor:BUART:pollcount_0\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_count_2\ and not \Surtidor:BUART:rx_count_1\ and not \Surtidor:BUART:pollcount_0\ and \Surtidor:BUART:pollcount_1\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_count_2\ and not \Surtidor:BUART:rx_count_1\ and not Net_133 and \Surtidor:BUART:pollcount_1\));

\Surtidor:BUART:pollcount_0\\D\ <= ((not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_count_2\ and not \Surtidor:BUART:rx_count_1\ and not \Surtidor:BUART:pollcount_0\ and Net_133)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_count_2\ and not \Surtidor:BUART:rx_count_1\ and not Net_133 and \Surtidor:BUART:pollcount_0\));

\Surtidor:BUART:rx_postpoll\ <= ((Net_133 and \Surtidor:BUART:pollcount_0\)
	OR \Surtidor:BUART:pollcount_1\);

\Surtidor:BUART:rx_status_4\ <= ((\Surtidor:BUART:rx_load_fifo\ and \Surtidor:BUART:rx_fifofull\));

\Surtidor:BUART:rx_status_5\ <= ((\Surtidor:BUART:rx_fifonotempty\ and \Surtidor:BUART:rx_state_stop1_reg\));

\Surtidor:BUART:rx_stop_bit_error\\D\ <= ((not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_state_1\ and not \Surtidor:BUART:rx_state_0\ and not \Surtidor:BUART:pollcount_1\ and not \Surtidor:BUART:pollcount_0\ and \Surtidor:BUART:rx_bitclk_enable\ and \Surtidor:BUART:rx_state_3\ and \Surtidor:BUART:rx_state_2\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_state_1\ and not \Surtidor:BUART:rx_state_0\ and not \Surtidor:BUART:pollcount_1\ and not Net_133 and \Surtidor:BUART:rx_bitclk_enable\ and \Surtidor:BUART:rx_state_3\ and \Surtidor:BUART:rx_state_2\));

\Surtidor:BUART:rx_load_fifo\\D\ <= ((not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_state_1\ and not \Surtidor:BUART:rx_state_0\ and not \Surtidor:BUART:rx_state_2\ and \Surtidor:BUART:rx_bitclk_enable\ and \Surtidor:BUART:rx_state_3\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_state_1\ and not \Surtidor:BUART:rx_state_3\ and not \Surtidor:BUART:rx_state_2\ and not \Surtidor:BUART:rx_count_6\ and not \Surtidor:BUART:rx_count_4\ and \Surtidor:BUART:rx_state_0\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_state_1\ and not \Surtidor:BUART:rx_state_3\ and not \Surtidor:BUART:rx_state_2\ and not \Surtidor:BUART:rx_count_6\ and not \Surtidor:BUART:rx_count_5\ and \Surtidor:BUART:rx_state_0\));

\Surtidor:BUART:rx_state_3\\D\ <= ((not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_state_1\ and not \Surtidor:BUART:rx_state_2\ and not \Surtidor:BUART:rx_count_6\ and not \Surtidor:BUART:rx_count_4\ and \Surtidor:BUART:rx_state_0\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_state_1\ and not \Surtidor:BUART:rx_state_2\ and not \Surtidor:BUART:rx_count_6\ and not \Surtidor:BUART:rx_count_5\ and \Surtidor:BUART:rx_state_0\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_bitclk_enable\ and \Surtidor:BUART:rx_state_3\)
	OR (not \Surtidor:BUART:reset_reg\ and \Surtidor:BUART:rx_state_1\ and \Surtidor:BUART:rx_state_3\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_state_2\ and \Surtidor:BUART:rx_state_3\)
	OR (not \Surtidor:BUART:reset_reg\ and \Surtidor:BUART:rx_state_0\ and \Surtidor:BUART:rx_state_3\));

\Surtidor:BUART:rx_state_2\\D\ <= ((not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_state_1\ and not \Surtidor:BUART:rx_state_0\ and not \Surtidor:BUART:rx_state_3\ and not \Surtidor:BUART:rx_state_2\ and not Net_133 and \Surtidor:BUART:rx_last\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_state_1\ and not \Surtidor:BUART:rx_state_0\ and not \Surtidor:BUART:rx_state_2\ and \Surtidor:BUART:rx_bitclk_enable\ and \Surtidor:BUART:rx_state_3\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_state_1\ and not \Surtidor:BUART:rx_state_3\ and not \Surtidor:BUART:rx_count_6\ and not \Surtidor:BUART:rx_count_4\ and \Surtidor:BUART:rx_state_0\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_state_1\ and not \Surtidor:BUART:rx_state_3\ and not \Surtidor:BUART:rx_count_6\ and not \Surtidor:BUART:rx_count_5\ and \Surtidor:BUART:rx_state_0\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_bitclk_enable\ and \Surtidor:BUART:rx_state_2\)
	OR (not \Surtidor:BUART:reset_reg\ and \Surtidor:BUART:rx_state_1\ and \Surtidor:BUART:rx_state_2\)
	OR (not \Surtidor:BUART:reset_reg\ and \Surtidor:BUART:rx_state_0\ and \Surtidor:BUART:rx_state_2\));

\Surtidor:BUART:rx_state_1\\D\ <= ((not \Surtidor:BUART:reset_reg\ and \Surtidor:BUART:rx_state_1\));

\Surtidor:BUART:rx_state_0\\D\ <= ((not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_state_1\ and not \Surtidor:BUART:rx_state_3\ and not \Surtidor:BUART:pollcount_1\ and not \Surtidor:BUART:pollcount_0\ and \Surtidor:BUART:rx_bitclk_enable\ and \Surtidor:BUART:rx_state_2\)
	OR (not \Surtidor:BUART:reset_reg\ and not \Surtidor:BUART:rx_state_1\ and not \Surtidor:BUART:rx_state_3\ and not \Surtidor:BUART:pollcount_1\ and not Net_133 and \Surtidor:BUART:rx_bitclk_enable\ and \Surtidor:BUART:rx_state_2\)
	OR (not \Surtidor:BUART:reset_reg\ and \Surtidor:BUART:rx_state_0\ and \Surtidor:BUART:rx_count_5\ and \Surtidor:BUART:rx_count_4\)
	OR (not \Surtidor:BUART:reset_reg\ and \Surtidor:BUART:rx_state_0\ and \Surtidor:BUART:rx_count_6\)
	OR (not \Surtidor:BUART:reset_reg\ and \Surtidor:BUART:rx_state_0\ and \Surtidor:BUART:rx_state_3\)
	OR (not \Surtidor:BUART:reset_reg\ and \Surtidor:BUART:rx_state_1\ and \Surtidor:BUART:rx_state_0\)
	OR (not \Surtidor:BUART:reset_reg\ and \Surtidor:BUART:rx_state_0\ and \Surtidor:BUART:rx_state_2\));

\Surtidor:BUART:rx_last\\D\ <= ((not \Surtidor:BUART:reset_reg\ and Net_133));

\Surtidor:BUART:rx_address_detected\\D\ <= ((not \Surtidor:BUART:reset_reg\ and \Surtidor:BUART:rx_address_detected\));

\RS232:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\RS232:Net_9\,
		dig_domain_out=>open);
\RS232:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_83);
\RS232:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\RS232:Net_9\,
		enable=>one,
		clock_out=>\RS232:BUART:clock_op\);
\RS232:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\RS232:BUART:reset_reg\,
		clk=>\RS232:BUART:clock_op\,
		cs_addr=>(\RS232:BUART:tx_state_1\, \RS232:BUART:tx_state_0\, \RS232:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\RS232:BUART:tx_shift_out\,
		f0_bus_stat=>\RS232:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\RS232:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RS232:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\RS232:BUART:reset_reg\,
		clk=>\RS232:BUART:clock_op\,
		cs_addr=>(zero, zero, \RS232:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\RS232:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\RS232:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\RS232:BUART:sc_out_7\, \RS232:BUART:sc_out_6\, \RS232:BUART:sc_out_5\, \RS232:BUART:sc_out_4\,
			\RS232:BUART:sc_out_3\, \RS232:BUART:sc_out_2\, \RS232:BUART:sc_out_1\, \RS232:BUART:sc_out_0\));
\RS232:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\RS232:BUART:reset_reg\,
		clock=>\RS232:BUART:clock_op\,
		status=>(zero, zero, zero, \RS232:BUART:tx_fifo_notfull\,
			\RS232:BUART:tx_status_2\, \RS232:BUART:tx_fifo_empty\, \RS232:BUART:tx_status_0\),
		interrupt=>\RS232:BUART:tx_interrupt_out\);
\RS232:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\RS232:BUART:reset_reg\,
		clk=>\RS232:BUART:clock_op\,
		cs_addr=>(\RS232:BUART:rx_state_1\, \RS232:BUART:rx_state_0\, \RS232:BUART:rx_bitclk_enable\),
		route_si=>\RS232:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\RS232:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\RS232:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\RS232:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\RS232:BUART:hd_shift_out\,
		f0_bus_stat=>\RS232:BUART:rx_fifonotempty\,
		f0_blk_stat=>\RS232:BUART:rx_fifofull\,
		f1_bus_stat=>\RS232:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\RS232:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RS232:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\RS232:BUART:clock_op\,
		reset=>\RS232:BUART:reset_reg\,
		load=>\RS232:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN4_6, MODIN4_5, MODIN4_4, MODIN4_3,
			\RS232:BUART:rx_count_2\, \RS232:BUART:rx_count_1\, \RS232:BUART:rx_count_0\),
		tc=>\RS232:BUART:rx_count7_tc\);
\RS232:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\RS232:BUART:reset_reg\,
		clock=>\RS232:BUART:clock_op\,
		status=>(zero, \RS232:BUART:rx_status_5\, \RS232:BUART:rx_status_4\, \RS232:BUART:rx_status_3\,
			\RS232:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_83);
Rx_RS232:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_7,
		analog=>(open),
		io=>(tmpIO_0__Rx_RS232_net_0),
		siovref=>(tmpSIOVREF__Rx_RS232_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_RS232_net_0);
Tx_RS232:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_47,
		fb=>(tmpFB_0__Tx_RS232_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_RS232_net_0),
		siovref=>(tmpSIOVREF__Tx_RS232_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_RS232_net_0);
\RFID:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d0768b7c-1062-4606-96f6-862b5cf4e622/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\RFID:Net_9\,
		dig_domain_out=>open);
\RFID:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\RFID:Net_9\,
		enable=>one,
		clock_out=>\RFID:BUART:clock_op\);
\RFID:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\RFID:BUART:reset_reg\,
		clk=>\RFID:BUART:clock_op\,
		cs_addr=>(\RFID:BUART:tx_state_1\, \RFID:BUART:tx_state_0\, \RFID:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\RFID:BUART:tx_shift_out\,
		f0_bus_stat=>\RFID:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\RFID:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RFID:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\RFID:BUART:reset_reg\,
		clk=>\RFID:BUART:clock_op\,
		cs_addr=>(zero, zero, \RFID:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\RFID:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\RFID:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\RFID:BUART:sc_out_7\, \RFID:BUART:sc_out_6\, \RFID:BUART:sc_out_5\, \RFID:BUART:sc_out_4\,
			\RFID:BUART:sc_out_3\, \RFID:BUART:sc_out_2\, \RFID:BUART:sc_out_1\, \RFID:BUART:sc_out_0\));
\RFID:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\RFID:BUART:reset_reg\,
		clock=>\RFID:BUART:clock_op\,
		status=>(zero, zero, zero, \RFID:BUART:tx_fifo_notfull\,
			\RFID:BUART:tx_status_2\, \RFID:BUART:tx_fifo_empty\, \RFID:BUART:tx_status_0\),
		interrupt=>\RFID:BUART:tx_interrupt_out\);
\RFID:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\RFID:BUART:reset_reg\,
		clk=>\RFID:BUART:clock_op\,
		cs_addr=>(\RFID:BUART:rx_state_1\, \RFID:BUART:rx_state_0\, \RFID:BUART:rx_bitclk_enable\),
		route_si=>\RFID:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\RFID:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\RFID:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\RFID:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\RFID:BUART:hd_shift_out\,
		f0_bus_stat=>\RFID:BUART:rx_fifonotempty\,
		f0_blk_stat=>\RFID:BUART:rx_fifofull\,
		f1_bus_stat=>\RFID:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\RFID:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RFID:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\RFID:BUART:clock_op\,
		reset=>\RFID:BUART:reset_reg\,
		load=>\RFID:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN8_6, MODIN8_5, MODIN8_4, MODIN8_3,
			\RFID:BUART:rx_count_2\, \RFID:BUART:rx_count_1\, \RFID:BUART:rx_count_0\),
		tc=>\RFID:BUART:rx_count7_tc\);
\RFID:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\RFID:BUART:reset_reg\,
		clock=>\RFID:BUART:clock_op\,
		status=>(zero, \RFID:BUART:rx_status_5\, \RFID:BUART:rx_status_4\, \RFID:BUART:rx_status_3\,
			\RFID:BUART:rx_status_2\, zero, zero),
		interrupt=>\RFID:BUART:rx_interrupt_out\);
Rx_RFID:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e41a3771-79ad-4caf-b208-8a450f7e0e96",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_94,
		analog=>(open),
		io=>(tmpIO_0__Rx_RFID_net_0),
		siovref=>(tmpSIOVREF__Rx_RFID_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_RFID_net_0);
Tx_RFID:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"101b821f-92d3-44ae-9ffc-d36bddd3461b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_89,
		fb=>(tmpFB_0__Tx_RFID_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_RFID_net_0),
		siovref=>(tmpSIOVREF__Tx_RFID_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_RFID_net_0);
\PSOC:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"283550f8-6819-45b9-b01f-1ec386fd23ea/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\PSOC:Net_9\,
		dig_domain_out=>open);
\PSOC:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\PSOC:Net_9\,
		enable=>one,
		clock_out=>\PSOC:BUART:clock_op\);
\PSOC:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\PSOC:BUART:reset_reg\,
		clk=>\PSOC:BUART:clock_op\,
		cs_addr=>(\PSOC:BUART:tx_state_1\, \PSOC:BUART:tx_state_0\, \PSOC:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\PSOC:BUART:tx_shift_out\,
		f0_bus_stat=>\PSOC:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\PSOC:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\PSOC:BUART:reset_reg\,
		clk=>\PSOC:BUART:clock_op\,
		cs_addr=>(zero, zero, \PSOC:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\PSOC:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\PSOC:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\PSOC:BUART:sc_out_7\, \PSOC:BUART:sc_out_6\, \PSOC:BUART:sc_out_5\, \PSOC:BUART:sc_out_4\,
			\PSOC:BUART:sc_out_3\, \PSOC:BUART:sc_out_2\, \PSOC:BUART:sc_out_1\, \PSOC:BUART:sc_out_0\));
\PSOC:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\PSOC:BUART:reset_reg\,
		clock=>\PSOC:BUART:clock_op\,
		status=>(zero, zero, zero, \PSOC:BUART:tx_fifo_notfull\,
			\PSOC:BUART:tx_status_2\, \PSOC:BUART:tx_fifo_empty\, \PSOC:BUART:tx_status_0\),
		interrupt=>\PSOC:BUART:tx_interrupt_out\);
\PSOC:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\PSOC:BUART:reset_reg\,
		clk=>\PSOC:BUART:clock_op\,
		cs_addr=>(\PSOC:BUART:rx_state_1\, \PSOC:BUART:rx_state_0\, \PSOC:BUART:rx_bitclk_enable\),
		route_si=>\PSOC:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\PSOC:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PSOC:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\PSOC:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\PSOC:BUART:hd_shift_out\,
		f0_bus_stat=>\PSOC:BUART:rx_fifonotempty\,
		f0_blk_stat=>\PSOC:BUART:rx_fifofull\,
		f1_bus_stat=>\PSOC:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\PSOC:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PSOC:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\PSOC:BUART:clock_op\,
		reset=>\PSOC:BUART:reset_reg\,
		load=>\PSOC:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN12_6, MODIN12_5, MODIN12_4, MODIN12_3,
			\PSOC:BUART:rx_count_2\, \PSOC:BUART:rx_count_1\, \PSOC:BUART:rx_count_0\),
		tc=>\PSOC:BUART:rx_count7_tc\);
\PSOC:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\PSOC:BUART:reset_reg\,
		clock=>\PSOC:BUART:clock_op\,
		status=>(zero, \PSOC:BUART:rx_status_5\, \PSOC:BUART:rx_status_4\, \PSOC:BUART:rx_status_3\,
			\PSOC:BUART:rx_status_2\, zero, zero),
		interrupt=>\PSOC:BUART:rx_interrupt_out\);
Rx_PSOC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fe79113d-be72-4313-bc2c-802291e81e16",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_107,
		analog=>(open),
		io=>(tmpIO_0__Rx_PSOC_net_0),
		siovref=>(tmpSIOVREF__Rx_PSOC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_PSOC_net_0);
Tx_PSOC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1b224573-4080-491b-a02c-9bcdbab8b784",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_102,
		fb=>(tmpFB_0__Tx_PSOC_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_PSOC_net_0),
		siovref=>(tmpSIOVREF__Tx_PSOC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_PSOC_net_0);
\Bluetooth:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"0f9363e1-ee6d-47d2-a35e-09ddcd22002a/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\Bluetooth:Net_9\,
		dig_domain_out=>open);
\Bluetooth:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_122);
\Bluetooth:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\Bluetooth:Net_9\,
		enable=>one,
		clock_out=>\Bluetooth:BUART:clock_op\);
\Bluetooth:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Bluetooth:BUART:reset_reg\,
		clk=>\Bluetooth:BUART:clock_op\,
		cs_addr=>(\Bluetooth:BUART:tx_state_1\, \Bluetooth:BUART:tx_state_0\, \Bluetooth:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Bluetooth:BUART:tx_shift_out\,
		f0_bus_stat=>\Bluetooth:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\Bluetooth:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Bluetooth:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Bluetooth:BUART:reset_reg\,
		clk=>\Bluetooth:BUART:clock_op\,
		cs_addr=>(zero, zero, \Bluetooth:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\Bluetooth:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\Bluetooth:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\Bluetooth:BUART:sc_out_7\, \Bluetooth:BUART:sc_out_6\, \Bluetooth:BUART:sc_out_5\, \Bluetooth:BUART:sc_out_4\,
			\Bluetooth:BUART:sc_out_3\, \Bluetooth:BUART:sc_out_2\, \Bluetooth:BUART:sc_out_1\, \Bluetooth:BUART:sc_out_0\));
\Bluetooth:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Bluetooth:BUART:reset_reg\,
		clock=>\Bluetooth:BUART:clock_op\,
		status=>(zero, zero, zero, \Bluetooth:BUART:tx_fifo_notfull\,
			\Bluetooth:BUART:tx_status_2\, \Bluetooth:BUART:tx_fifo_empty\, \Bluetooth:BUART:tx_status_0\),
		interrupt=>\Bluetooth:BUART:tx_interrupt_out\);
\Bluetooth:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Bluetooth:BUART:reset_reg\,
		clk=>\Bluetooth:BUART:clock_op\,
		cs_addr=>(\Bluetooth:BUART:rx_state_1\, \Bluetooth:BUART:rx_state_0\, \Bluetooth:BUART:rx_bitclk_enable\),
		route_si=>\Bluetooth:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\Bluetooth:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Bluetooth:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\Bluetooth:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Bluetooth:BUART:hd_shift_out\,
		f0_bus_stat=>\Bluetooth:BUART:rx_fifonotempty\,
		f0_blk_stat=>\Bluetooth:BUART:rx_fifofull\,
		f1_bus_stat=>\Bluetooth:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\Bluetooth:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Bluetooth:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\Bluetooth:BUART:clock_op\,
		reset=>\Bluetooth:BUART:reset_reg\,
		load=>\Bluetooth:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN16_6, MODIN16_5, MODIN16_4, MODIN16_3,
			\Bluetooth:BUART:rx_count_2\, \Bluetooth:BUART:rx_count_1\, \Bluetooth:BUART:rx_count_0\),
		tc=>\Bluetooth:BUART:rx_count7_tc\);
\Bluetooth:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Bluetooth:BUART:reset_reg\,
		clock=>\Bluetooth:BUART:clock_op\,
		status=>(zero, \Bluetooth:BUART:rx_status_5\, \Bluetooth:BUART:rx_status_4\, \Bluetooth:BUART:rx_status_3\,
			\Bluetooth:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_122);
Rx_Blue:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"354530a4-c985-4b47-b5ed-c80054612bdd",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_120,
		analog=>(open),
		io=>(tmpIO_0__Rx_Blue_net_0),
		siovref=>(tmpSIOVREF__Rx_Blue_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_Blue_net_0);
Tx_Blue:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8e28cdc5-fb91-47ad-a494-3ff1981c8008",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_115,
		fb=>(tmpFB_0__Tx_Blue_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_Blue_net_0),
		siovref=>(tmpSIOVREF__Tx_Blue_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_Blue_net_0);
\Surtidor:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6df92de9-fbe7-48c7-89e7-65f8c2d500fb/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"26041666666.6667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\Surtidor:Net_9\,
		dig_domain_out=>open);
\Surtidor:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_135);
\Surtidor:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\Surtidor:Net_9\,
		enable=>one,
		clock_out=>\Surtidor:BUART:clock_op\);
\Surtidor:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Surtidor:BUART:reset_reg\,
		clk=>\Surtidor:BUART:clock_op\,
		cs_addr=>(\Surtidor:BUART:tx_state_1\, \Surtidor:BUART:tx_state_0\, \Surtidor:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Surtidor:BUART:tx_shift_out\,
		f0_bus_stat=>\Surtidor:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\Surtidor:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Surtidor:BUART:reset_reg\,
		clk=>\Surtidor:BUART:clock_op\,
		cs_addr=>(zero, zero, \Surtidor:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\Surtidor:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\Surtidor:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\Surtidor:BUART:sc_out_7\, \Surtidor:BUART:sc_out_6\, \Surtidor:BUART:sc_out_5\, \Surtidor:BUART:sc_out_4\,
			\Surtidor:BUART:sc_out_3\, \Surtidor:BUART:sc_out_2\, \Surtidor:BUART:sc_out_1\, \Surtidor:BUART:sc_out_0\));
\Surtidor:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Surtidor:BUART:reset_reg\,
		clock=>\Surtidor:BUART:clock_op\,
		status=>(zero, zero, zero, \Surtidor:BUART:tx_fifo_notfull\,
			\Surtidor:BUART:tx_status_2\, \Surtidor:BUART:tx_fifo_empty\, \Surtidor:BUART:tx_status_0\),
		interrupt=>\Surtidor:BUART:tx_interrupt_out\);
\Surtidor:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\Surtidor:BUART:reset_reg\,
		clk=>\Surtidor:BUART:clock_op\,
		cs_addr=>(\Surtidor:BUART:rx_state_1\, \Surtidor:BUART:rx_state_0\, \Surtidor:BUART:rx_bitclk_enable\),
		route_si=>\Surtidor:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\Surtidor:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Surtidor:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\Surtidor:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\Surtidor:BUART:hd_shift_out\,
		f0_bus_stat=>\Surtidor:BUART:rx_fifonotempty\,
		f0_blk_stat=>\Surtidor:BUART:rx_fifofull\,
		f1_bus_stat=>\Surtidor:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\Surtidor:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Surtidor:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\Surtidor:BUART:clock_op\,
		reset=>\Surtidor:BUART:reset_reg\,
		load=>\Surtidor:BUART:rx_counter_load\,
		enable=>one,
		count=>(\Surtidor:BUART:rx_count_6\, \Surtidor:BUART:rx_count_5\, \Surtidor:BUART:rx_count_4\, \Surtidor:BUART:rx_count_3\,
			\Surtidor:BUART:rx_count_2\, \Surtidor:BUART:rx_count_1\, \Surtidor:BUART:rx_count_0\),
		tc=>\Surtidor:BUART:rx_count7_tc\);
\Surtidor:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Surtidor:BUART:reset_reg\,
		clock=>\Surtidor:BUART:clock_op\,
		status=>(zero, \Surtidor:BUART:rx_status_5\, \Surtidor:BUART:rx_status_4\, \Surtidor:BUART:rx_status_3\,
			\Surtidor:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_135);
Rx_Surt:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c727e592-00fb-44ef-95fd-7cd86c611fb8",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_133,
		analog=>(open),
		io=>(tmpIO_0__Rx_Surt_net_0),
		siovref=>(tmpSIOVREF__Rx_Surt_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_Surt_net_0);
Tx_Surt:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e460c365-2ae6-4689-8b60-6540d166f1a7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_128,
		fb=>(tmpFB_0__Tx_Surt_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_Surt_net_0),
		siovref=>(tmpSIOVREF__Tx_Surt_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_Surt_net_0);
Select1_RFID:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ba717816-e935-4e30-8c9a-045aa73f19ee",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Select1_RFID_net_0),
		analog=>(open),
		io=>(tmpIO_0__Select1_RFID_net_0),
		siovref=>(tmpSIOVREF__Select1_RFID_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Select1_RFID_net_0);
Enable_RFid:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"30f3ae93-bede-4ca9-8027-55a066a69c20",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Enable_RFid_net_0),
		analog=>(open),
		io=>(tmpIO_0__Enable_RFid_net_0),
		siovref=>(tmpSIOVREF__Enable_RFid_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Enable_RFid_net_0);
\I2C_1:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>\I2C_1:Net_697\);
\I2C_1:I2C_FF\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>\I2C_1:bus_clk\,
		scl_in=>\I2C_1:Net_1109_0\,
		sda_in=>\I2C_1:Net_1109_1\,
		scl_out=>\I2C_1:Net_643_0\,
		sda_out=>\I2C_1:sda_x_wire\,
		interrupt=>\I2C_1:Net_697\);
\I2C_1:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6f2d57bd-b6d0-4115-93da-ded3485bf4ed/5ece924d-20ba-480e-9102-bc082dcdd926",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\I2C_1:bus_clk\,
		dig_domain_out=>open);
\I2C_1:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2C_1:Net_643_0\,
		oe=>one,
		y=>Net_348,
		yfb=>\I2C_1:Net_1109_0\);
\I2C_1:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2C_1:sda_x_wire\,
		oe=>one,
		y=>Net_347,
		yfb=>\I2C_1:Net_1109_1\);
SCL_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02f2cf2c-2c7a-49df-9246-7a3435c21be3",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SCL_1_net_0),
		analog=>(open),
		io=>Net_348,
		siovref=>(tmpSIOVREF__SCL_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCL_1_net_0);
SDA_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SDA_1_net_0),
		analog=>(open),
		io=>Net_347,
		siovref=>(tmpSIOVREF__SDA_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDA_1_net_0);
Select1_RS232:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9d1731f0-f13d-47a0-8da1-de17a109e2b6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Select1_RS232_net_0),
		analog=>(open),
		io=>(tmpIO_0__Select1_RS232_net_0),
		siovref=>(tmpSIOVREF__Select1_RS232_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Select1_RS232_net_0);
Select0_RFID:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b475d6d9-5050-46cd-8c46-d6909517dcce",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Select0_RFID_net_0),
		analog=>(open),
		io=>(tmpIO_0__Select0_RFID_net_0),
		siovref=>(tmpSIOVREF__Select0_RFID_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Select0_RFID_net_0);
Select0_RS232:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Select0_RS232_net_0),
		analog=>(open),
		io=>(tmpIO_0__Select0_RS232_net_0),
		siovref=>(tmpSIOVREF__Select0_RS232_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Select0_RS232_net_0);
Botones:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"011011",
		ibuf_enabled=>"11",
		init_dr_st=>"11",
		input_sync=>"11",
		input_clk_en=>'0',
		input_sync_mode=>"00",
		intr_mode=>"0000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"00",
		output_sync=>"00",
		output_clk_en=>'0',
		output_mode=>"00",
		output_reset=>'0',
		output_clock_mode=>"00",
		oe_sync=>"00",
		oe_conn=>"00",
		oe_reset=>'0',
		pin_aliases=>",",
		pin_mode=>"II",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11",
		sio_ibuf=>"00000000",
		sio_info=>"0000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"0000",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00",
		ovt_slew_control=>"0000",
		ovt_hyst_trim=>"00",
		input_buffer_sel=>"0000")
	PORT MAP(oe=>(one, one),
		y=>(zero, zero),
		fb=>(tmpFB_1__Botones_net_1, tmpFB_1__Botones_net_0),
		analog=>(open, open),
		io=>(tmpIO_1__Botones_net_1, tmpIO_1__Botones_net_0),
		siovref=>(tmpSIOVREF__Botones_net_0),
		annotation=>(open, open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Botones_net_0);
Psoc_status:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6e63a25a-5695-40a6-b2b0-1e61c633804c",
		drive_mode=>"110110",
		ibuf_enabled=>"11",
		init_dr_st=>"00",
		input_sync=>"11",
		input_clk_en=>'0',
		input_sync_mode=>"00",
		intr_mode=>"0000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"00",
		output_sync=>"00",
		output_clk_en=>'0',
		output_mode=>"00",
		output_reset=>'0',
		output_clock_mode=>"00",
		oe_sync=>"00",
		oe_conn=>"00",
		oe_reset=>'0',
		pin_aliases=>",",
		pin_mode=>"OO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11",
		sio_ibuf=>"00000000",
		sio_info=>"0000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"1010",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00",
		ovt_slew_control=>"0000",
		ovt_hyst_trim=>"00",
		input_buffer_sel=>"0000")
	PORT MAP(oe=>(one, one),
		y=>(zero, zero),
		fb=>(tmpFB_1__Psoc_status_net_1, tmpFB_1__Psoc_status_net_0),
		analog=>(open, open),
		io=>(tmpIO_1__Psoc_status_net_1, tmpIO_1__Psoc_status_net_0),
		siovref=>(tmpSIOVREF__Psoc_status_net_0),
		annotation=>(open, open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Psoc_status_net_0);
IB2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1fd7681c-b098-49ea-b29a-da646f94a558",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__IB2_net_0),
		analog=>(open),
		io=>Net_345,
		siovref=>(tmpSIOVREF__IB2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IB2_net_0);
IB1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"264be2d3-9481-494b-8d9c-c1905a45e9cc",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__IB1_net_0),
		analog=>(open),
		io=>Net_346,
		siovref=>(tmpSIOVREF__IB1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IB1_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c4fa9c98-e802-4420-b0c9-931bfc496d7b",
		source_clock_id=>"",
		divisor=>0,
		period=>"21739130434.7826",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_372,
		dig_domain_out=>open);
Led:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a204b19a-4b5d-4611-ba37-cfe8b9f633c9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Led_net_0),
		analog=>(open),
		io=>(tmpIO_0__Led_net_0),
		siovref=>(tmpSIOVREF__Led_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Led_net_0);
\USBUART:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1010\);
\USBUART:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2b269b96-47a4-4e9a-937e-76d4080bb211/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dm_net_0\),
		analog=>\USBUART:Net_597\,
		io=>(\USBUART:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBUART:tmpINTERRUPT_0__Dm_net_0\);
\USBUART:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dp_net_0\),
		analog=>\USBUART:Net_1000\,
		io=>(\USBUART:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\USBUART:Net_1010\);
\USBUART:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART:Net_1000\,
		dm=>\USBUART:Net_597\,
		sof_int=>Net_375,
		arb_int=>\USBUART:Net_1889\,
		usb_int=>\USBUART:Net_1876\,
		ept_int=>(\USBUART:ep_int_8\, \USBUART:ep_int_7\, \USBUART:ep_int_6\, \USBUART:ep_int_5\,
			\USBUART:ep_int_4\, \USBUART:ep_int_3\, \USBUART:ep_int_2\, \USBUART:ep_int_1\,
			\USBUART:ep_int_0\),
		ord_int=>\USBUART:Net_95\,
		dma_req=>(\USBUART:dma_request_7\, \USBUART:dma_request_6\, \USBUART:dma_request_5\, \USBUART:dma_request_4\,
			\USBUART:dma_request_3\, \USBUART:dma_request_2\, \USBUART:dma_request_1\, \USBUART:dma_request_0\),
		dma_termin=>\USBUART:dma_terminate\);
\USBUART:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_3\);
\USBUART:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_2\);
\USBUART:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_1\);
\USBUART:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_0\);
\USBUART:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1876\);
\USBUART:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1889\);
\USBUART:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_375);
\RS232:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RS232:BUART:clock_op\,
		q=>\RS232:BUART:reset_reg\);
\RS232:BUART:txn\:cy_dff
	PORT MAP(d=>\RS232:BUART:txn\\D\,
		clk=>\RS232:BUART:clock_op\,
		q=>\RS232:BUART:txn\);
\RS232:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\RS232:BUART:tx_state_1\\D\,
		clk=>\RS232:BUART:clock_op\,
		q=>\RS232:BUART:tx_state_1\);
\RS232:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\RS232:BUART:tx_state_0\\D\,
		clk=>\RS232:BUART:clock_op\,
		q=>\RS232:BUART:tx_state_0\);
\RS232:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\RS232:BUART:tx_state_2\\D\,
		clk=>\RS232:BUART:clock_op\,
		q=>\RS232:BUART:tx_state_2\);
Net_79:cy_dff
	PORT MAP(d=>Net_79D,
		clk=>\RS232:BUART:clock_op\,
		q=>Net_79);
\RS232:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\RS232:BUART:tx_bitclk\\D\,
		clk=>\RS232:BUART:clock_op\,
		q=>\RS232:BUART:tx_bitclk\);
\RS232:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\RS232:BUART:tx_ctrl_mark_last\,
		clk=>\RS232:BUART:clock_op\,
		q=>\RS232:BUART:tx_ctrl_mark_last\);
\RS232:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\RS232:BUART:tx_mark\\D\,
		clk=>\RS232:BUART:clock_op\,
		q=>\RS232:BUART:tx_mark\);
\RS232:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\RS232:BUART:tx_parity_bit\\D\,
		clk=>\RS232:BUART:clock_op\,
		q=>\RS232:BUART:tx_parity_bit\);
\RS232:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\RS232:BUART:rx_state_1\\D\,
		clk=>\RS232:BUART:clock_op\,
		q=>\RS232:BUART:rx_state_1\);
\RS232:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\RS232:BUART:rx_state_0\\D\,
		clk=>\RS232:BUART:clock_op\,
		q=>\RS232:BUART:rx_state_0\);
\RS232:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\RS232:BUART:rx_load_fifo\\D\,
		clk=>\RS232:BUART:clock_op\,
		q=>\RS232:BUART:rx_load_fifo\);
\RS232:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\RS232:BUART:rx_state_3\\D\,
		clk=>\RS232:BUART:clock_op\,
		q=>\RS232:BUART:rx_state_3\);
\RS232:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\RS232:BUART:rx_state_2\\D\,
		clk=>\RS232:BUART:clock_op\,
		q=>\RS232:BUART:rx_state_2\);
\RS232:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\RS232:BUART:rx_bitclk_pre\,
		clk=>\RS232:BUART:clock_op\,
		q=>\RS232:BUART:rx_bitclk_enable\);
\RS232:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\RS232:BUART:rx_state_stop1_reg\\D\,
		clk=>\RS232:BUART:clock_op\,
		q=>\RS232:BUART:rx_state_stop1_reg\);
\RS232:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\RS232:BUART:pollcount_1\\D\,
		clk=>\RS232:BUART:clock_op\,
		q=>MODIN1_1);
\RS232:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\RS232:BUART:pollcount_0\\D\,
		clk=>\RS232:BUART:clock_op\,
		q=>MODIN1_0);
\RS232:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RS232:BUART:clock_op\,
		q=>\RS232:BUART:rx_markspace_status\);
\RS232:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RS232:BUART:clock_op\,
		q=>\RS232:BUART:rx_status_2\);
\RS232:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\RS232:BUART:rx_stop_bit_error\\D\,
		clk=>\RS232:BUART:clock_op\,
		q=>\RS232:BUART:rx_status_3\);
\RS232:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RS232:BUART:clock_op\,
		q=>\RS232:BUART:rx_addr_match_status\);
\RS232:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\RS232:BUART:rx_markspace_pre\,
		clk=>\RS232:BUART:clock_op\,
		q=>\RS232:BUART:rx_markspace_pre\);
\RS232:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\RS232:BUART:rx_parity_error_pre\,
		clk=>\RS232:BUART:clock_op\,
		q=>\RS232:BUART:rx_parity_error_pre\);
\RS232:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RS232:BUART:clock_op\,
		q=>\RS232:BUART:rx_break_status\);
\RS232:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\RS232:BUART:rx_address_detected\\D\,
		clk=>\RS232:BUART:clock_op\,
		q=>\RS232:BUART:rx_address_detected\);
\RS232:BUART:rx_last\:cy_dff
	PORT MAP(d=>\RS232:BUART:rx_last\\D\,
		clk=>\RS232:BUART:clock_op\,
		q=>\RS232:BUART:rx_last\);
\RS232:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\RS232:BUART:rx_parity_bit\,
		clk=>\RS232:BUART:clock_op\,
		q=>\RS232:BUART:rx_parity_bit\);
\RFID:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RFID:BUART:clock_op\,
		q=>\RFID:BUART:reset_reg\);
\RFID:BUART:txn\:cy_dff
	PORT MAP(d=>\RFID:BUART:txn\\D\,
		clk=>\RFID:BUART:clock_op\,
		q=>\RFID:BUART:txn\);
\RFID:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\RFID:BUART:tx_state_1\\D\,
		clk=>\RFID:BUART:clock_op\,
		q=>\RFID:BUART:tx_state_1\);
\RFID:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\RFID:BUART:tx_state_0\\D\,
		clk=>\RFID:BUART:clock_op\,
		q=>\RFID:BUART:tx_state_0\);
\RFID:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\RFID:BUART:tx_state_2\\D\,
		clk=>\RFID:BUART:clock_op\,
		q=>\RFID:BUART:tx_state_2\);
Net_91:cy_dff
	PORT MAP(d=>Net_91D,
		clk=>\RFID:BUART:clock_op\,
		q=>Net_91);
\RFID:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\RFID:BUART:tx_bitclk\\D\,
		clk=>\RFID:BUART:clock_op\,
		q=>\RFID:BUART:tx_bitclk\);
\RFID:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\RFID:BUART:tx_ctrl_mark_last\,
		clk=>\RFID:BUART:clock_op\,
		q=>\RFID:BUART:tx_ctrl_mark_last\);
\RFID:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\RFID:BUART:tx_mark\\D\,
		clk=>\RFID:BUART:clock_op\,
		q=>\RFID:BUART:tx_mark\);
\RFID:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\RFID:BUART:tx_parity_bit\\D\,
		clk=>\RFID:BUART:clock_op\,
		q=>\RFID:BUART:tx_parity_bit\);
\RFID:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\RFID:BUART:rx_state_1\\D\,
		clk=>\RFID:BUART:clock_op\,
		q=>\RFID:BUART:rx_state_1\);
\RFID:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\RFID:BUART:rx_state_0\\D\,
		clk=>\RFID:BUART:clock_op\,
		q=>\RFID:BUART:rx_state_0\);
\RFID:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\RFID:BUART:rx_load_fifo\\D\,
		clk=>\RFID:BUART:clock_op\,
		q=>\RFID:BUART:rx_load_fifo\);
\RFID:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\RFID:BUART:rx_state_3\\D\,
		clk=>\RFID:BUART:clock_op\,
		q=>\RFID:BUART:rx_state_3\);
\RFID:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\RFID:BUART:rx_state_2\\D\,
		clk=>\RFID:BUART:clock_op\,
		q=>\RFID:BUART:rx_state_2\);
\RFID:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\RFID:BUART:rx_bitclk_pre\,
		clk=>\RFID:BUART:clock_op\,
		q=>\RFID:BUART:rx_bitclk_enable\);
\RFID:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\RFID:BUART:rx_state_stop1_reg\\D\,
		clk=>\RFID:BUART:clock_op\,
		q=>\RFID:BUART:rx_state_stop1_reg\);
\RFID:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\RFID:BUART:pollcount_1\\D\,
		clk=>\RFID:BUART:clock_op\,
		q=>MODIN5_1);
\RFID:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\RFID:BUART:pollcount_0\\D\,
		clk=>\RFID:BUART:clock_op\,
		q=>MODIN5_0);
\RFID:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RFID:BUART:clock_op\,
		q=>\RFID:BUART:rx_markspace_status\);
\RFID:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RFID:BUART:clock_op\,
		q=>\RFID:BUART:rx_status_2\);
\RFID:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\RFID:BUART:rx_stop_bit_error\\D\,
		clk=>\RFID:BUART:clock_op\,
		q=>\RFID:BUART:rx_status_3\);
\RFID:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RFID:BUART:clock_op\,
		q=>\RFID:BUART:rx_addr_match_status\);
\RFID:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\RFID:BUART:rx_markspace_pre\,
		clk=>\RFID:BUART:clock_op\,
		q=>\RFID:BUART:rx_markspace_pre\);
\RFID:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\RFID:BUART:rx_parity_error_pre\,
		clk=>\RFID:BUART:clock_op\,
		q=>\RFID:BUART:rx_parity_error_pre\);
\RFID:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RFID:BUART:clock_op\,
		q=>\RFID:BUART:rx_break_status\);
\RFID:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\RFID:BUART:rx_address_detected\\D\,
		clk=>\RFID:BUART:clock_op\,
		q=>\RFID:BUART:rx_address_detected\);
\RFID:BUART:rx_last\:cy_dff
	PORT MAP(d=>\RFID:BUART:rx_last\\D\,
		clk=>\RFID:BUART:clock_op\,
		q=>\RFID:BUART:rx_last\);
\RFID:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\RFID:BUART:rx_parity_bit\,
		clk=>\RFID:BUART:clock_op\,
		q=>\RFID:BUART:rx_parity_bit\);
\PSOC:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:reset_reg\);
\PSOC:BUART:txn\:cy_dff
	PORT MAP(d=>\PSOC:BUART:txn\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:txn\);
\PSOC:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\PSOC:BUART:tx_state_1\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:tx_state_1\);
\PSOC:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\PSOC:BUART:tx_state_0\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:tx_state_0\);
\PSOC:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\PSOC:BUART:tx_state_2\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:tx_state_2\);
Net_104:cy_dff
	PORT MAP(d=>Net_104D,
		clk=>\PSOC:BUART:clock_op\,
		q=>Net_104);
\PSOC:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\PSOC:BUART:tx_bitclk\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:tx_bitclk\);
\PSOC:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\PSOC:BUART:tx_ctrl_mark_last\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:tx_ctrl_mark_last\);
\PSOC:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\PSOC:BUART:tx_mark\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:tx_mark\);
\PSOC:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\PSOC:BUART:tx_parity_bit\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:tx_parity_bit\);
\PSOC:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\PSOC:BUART:rx_state_1\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_state_1\);
\PSOC:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\PSOC:BUART:rx_state_0\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_state_0\);
\PSOC:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\PSOC:BUART:rx_load_fifo\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_load_fifo\);
\PSOC:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\PSOC:BUART:rx_state_3\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_state_3\);
\PSOC:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\PSOC:BUART:rx_state_2\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_state_2\);
\PSOC:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\PSOC:BUART:rx_bitclk_pre\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_bitclk_enable\);
\PSOC:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\PSOC:BUART:rx_state_stop1_reg\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_state_stop1_reg\);
\PSOC:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\PSOC:BUART:pollcount_1\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>MODIN9_1);
\PSOC:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\PSOC:BUART:pollcount_0\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>MODIN9_0);
\PSOC:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_markspace_status\);
\PSOC:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_status_2\);
\PSOC:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\PSOC:BUART:rx_stop_bit_error\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_status_3\);
\PSOC:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_addr_match_status\);
\PSOC:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\PSOC:BUART:rx_markspace_pre\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_markspace_pre\);
\PSOC:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\PSOC:BUART:rx_parity_error_pre\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_parity_error_pre\);
\PSOC:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_break_status\);
\PSOC:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\PSOC:BUART:rx_address_detected\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_address_detected\);
\PSOC:BUART:rx_last\:cy_dff
	PORT MAP(d=>\PSOC:BUART:rx_last\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_last\);
\PSOC:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\PSOC:BUART:rx_parity_bit\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_parity_bit\);
\Bluetooth:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Bluetooth:BUART:clock_op\,
		q=>\Bluetooth:BUART:reset_reg\);
\Bluetooth:BUART:txn\:cy_dff
	PORT MAP(d=>\Bluetooth:BUART:txn\\D\,
		clk=>\Bluetooth:BUART:clock_op\,
		q=>\Bluetooth:BUART:txn\);
\Bluetooth:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\Bluetooth:BUART:tx_state_1\\D\,
		clk=>\Bluetooth:BUART:clock_op\,
		q=>\Bluetooth:BUART:tx_state_1\);
\Bluetooth:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\Bluetooth:BUART:tx_state_0\\D\,
		clk=>\Bluetooth:BUART:clock_op\,
		q=>\Bluetooth:BUART:tx_state_0\);
\Bluetooth:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\Bluetooth:BUART:tx_state_2\\D\,
		clk=>\Bluetooth:BUART:clock_op\,
		q=>\Bluetooth:BUART:tx_state_2\);
Net_117:cy_dff
	PORT MAP(d=>zero,
		clk=>\Bluetooth:BUART:clock_op\,
		q=>Net_117);
\Bluetooth:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\Bluetooth:BUART:tx_bitclk\\D\,
		clk=>\Bluetooth:BUART:clock_op\,
		q=>\Bluetooth:BUART:tx_bitclk\);
\Bluetooth:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\Bluetooth:BUART:tx_ctrl_mark_last\,
		clk=>\Bluetooth:BUART:clock_op\,
		q=>\Bluetooth:BUART:tx_ctrl_mark_last\);
\Bluetooth:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\Bluetooth:BUART:tx_mark\\D\,
		clk=>\Bluetooth:BUART:clock_op\,
		q=>\Bluetooth:BUART:tx_mark\);
\Bluetooth:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\Bluetooth:BUART:tx_parity_bit\\D\,
		clk=>\Bluetooth:BUART:clock_op\,
		q=>\Bluetooth:BUART:tx_parity_bit\);
\Bluetooth:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\Bluetooth:BUART:rx_state_1\\D\,
		clk=>\Bluetooth:BUART:clock_op\,
		q=>\Bluetooth:BUART:rx_state_1\);
\Bluetooth:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\Bluetooth:BUART:rx_state_0\\D\,
		clk=>\Bluetooth:BUART:clock_op\,
		q=>\Bluetooth:BUART:rx_state_0\);
\Bluetooth:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\Bluetooth:BUART:rx_load_fifo\\D\,
		clk=>\Bluetooth:BUART:clock_op\,
		q=>\Bluetooth:BUART:rx_load_fifo\);
\Bluetooth:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\Bluetooth:BUART:rx_state_3\\D\,
		clk=>\Bluetooth:BUART:clock_op\,
		q=>\Bluetooth:BUART:rx_state_3\);
\Bluetooth:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\Bluetooth:BUART:rx_state_2\\D\,
		clk=>\Bluetooth:BUART:clock_op\,
		q=>\Bluetooth:BUART:rx_state_2\);
\Bluetooth:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\Bluetooth:BUART:rx_bitclk_pre\,
		clk=>\Bluetooth:BUART:clock_op\,
		q=>\Bluetooth:BUART:rx_bitclk_enable\);
\Bluetooth:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\Bluetooth:BUART:rx_state_stop1_reg\\D\,
		clk=>\Bluetooth:BUART:clock_op\,
		q=>\Bluetooth:BUART:rx_state_stop1_reg\);
\Bluetooth:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\Bluetooth:BUART:pollcount_1\\D\,
		clk=>\Bluetooth:BUART:clock_op\,
		q=>MODIN13_1);
\Bluetooth:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\Bluetooth:BUART:pollcount_0\\D\,
		clk=>\Bluetooth:BUART:clock_op\,
		q=>MODIN13_0);
\Bluetooth:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Bluetooth:BUART:clock_op\,
		q=>\Bluetooth:BUART:rx_markspace_status\);
\Bluetooth:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Bluetooth:BUART:clock_op\,
		q=>\Bluetooth:BUART:rx_status_2\);
\Bluetooth:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\Bluetooth:BUART:rx_stop_bit_error\\D\,
		clk=>\Bluetooth:BUART:clock_op\,
		q=>\Bluetooth:BUART:rx_status_3\);
\Bluetooth:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Bluetooth:BUART:clock_op\,
		q=>\Bluetooth:BUART:rx_addr_match_status\);
\Bluetooth:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\Bluetooth:BUART:rx_markspace_pre\,
		clk=>\Bluetooth:BUART:clock_op\,
		q=>\Bluetooth:BUART:rx_markspace_pre\);
\Bluetooth:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\Bluetooth:BUART:rx_parity_error_pre\,
		clk=>\Bluetooth:BUART:clock_op\,
		q=>\Bluetooth:BUART:rx_parity_error_pre\);
\Bluetooth:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Bluetooth:BUART:clock_op\,
		q=>\Bluetooth:BUART:rx_break_status\);
\Bluetooth:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\Bluetooth:BUART:rx_address_detected\\D\,
		clk=>\Bluetooth:BUART:clock_op\,
		q=>\Bluetooth:BUART:rx_address_detected\);
\Bluetooth:BUART:rx_last\:cy_dff
	PORT MAP(d=>\Bluetooth:BUART:rx_last\\D\,
		clk=>\Bluetooth:BUART:clock_op\,
		q=>\Bluetooth:BUART:rx_last\);
\Bluetooth:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\Bluetooth:BUART:rx_parity_bit\,
		clk=>\Bluetooth:BUART:clock_op\,
		q=>\Bluetooth:BUART:rx_parity_bit\);
\Surtidor:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:reset_reg\);
\Surtidor:BUART:txn\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:txn\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:txn\);
\Surtidor:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:tx_state_1\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:tx_state_1\);
\Surtidor:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:tx_state_0\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:tx_state_0\);
\Surtidor:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:tx_state_2\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:tx_state_2\);
Net_130:cy_dff
	PORT MAP(d=>zero,
		clk=>\Surtidor:BUART:clock_op\,
		q=>Net_130);
\Surtidor:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:tx_bitclk\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:tx_bitclk\);
\Surtidor:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:tx_ctrl_mark_last\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:tx_ctrl_mark_last\);
\Surtidor:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:tx_mark\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:tx_mark\);
\Surtidor:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:tx_parity_bit\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:tx_parity_bit\);
\Surtidor:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:rx_state_1\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_state_1\);
\Surtidor:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:rx_state_0\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_state_0\);
\Surtidor:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:rx_load_fifo\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_load_fifo\);
\Surtidor:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:rx_state_3\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_state_3\);
\Surtidor:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:rx_state_2\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_state_2\);
\Surtidor:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:rx_bitclk_pre\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_bitclk_enable\);
\Surtidor:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:rx_state_stop1_reg\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_state_stop1_reg\);
\Surtidor:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:pollcount_1\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:pollcount_1\);
\Surtidor:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:pollcount_0\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:pollcount_0\);
\Surtidor:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_markspace_status\);
\Surtidor:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_status_2\);
\Surtidor:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:rx_stop_bit_error\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_status_3\);
\Surtidor:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_addr_match_status\);
\Surtidor:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:rx_markspace_pre\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_markspace_pre\);
\Surtidor:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:rx_parity_error_pre\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_parity_error_pre\);
\Surtidor:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_break_status\);
\Surtidor:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:rx_address_detected\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_address_detected\);
\Surtidor:BUART:rx_last\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:rx_last\\D\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_last\);
\Surtidor:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\Surtidor:BUART:rx_parity_bit\,
		clk=>\Surtidor:BUART:clock_op\,
		q=>\Surtidor:BUART:rx_parity_bit\);

END R_T_L;
