// Seed: 560217075
module module_0;
  logic id_1;
  assign id_1 = ((id_1));
  logic id_2;
  ;
  assign id_1 = -1'b0 - 1;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input uwire id_2,
    output wand id_3,
    output logic id_4
    , id_14,
    output supply1 id_5,
    input supply1 id_6,
    input tri0 id_7,
    output logic id_8,
    input wor id_9,
    input tri1 id_10,
    input uwire id_11,
    input uwire id_12
);
  always_latch @(posedge id_6) begin : LABEL_0
    id_4 = -1;
    id_8 = id_2;
  end
  wire id_15, id_16;
  module_0 modCall_1 ();
  wire id_17;
endmodule
