-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity log_75_21_s_log_ag8j_rom is 
    generic(
             DWIDTH     : integer := 50; 
             AWIDTH     : integer := 6; 
             MEM_SIZE    : integer := 64
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of log_75_21_s_log_ag8j_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "00000000000000000000000000000000000000000000000000", 
    1 => "00000100000000000000000000000011111111110000000000", 
    2 => "00001000000000000000000000001111111111100000000000", 
    3 => "00001100000000000000000000100011111111010000000010", 
    4 => "00010000000000000000000000111111111111000000000101", 
    5 => "00010100000000000000000001100011111110110000001010", 
    6 => "00011000000000000000000010001111111110100000010001", 
    7 => "00011100000000000000000011000011111110010000011100", 
    8 => "00100000000000000000000011111111111110000000101010", 
    9 => "00100100000000000000000101000011111101110000111100", 
    10 => "00101000000000000000000110001111111101100001010011", 
    11 => "00101100000000000000000111100011111101010001101110", 
    12 => "00110000000000000000001000111111111101000010001111", 
    13 => "00110100000000000000001010100011111100110010110111", 
    14 => "00111000000000000000001100001111111100100011100100", 
    15 => "00111100000000000000001110000011111100010100011001", 
    16 => "01000000000000000000001111111111111100000101010101", 
    17 => "01000100000000000000010010000011111011110110011001", 
    18 => "01001000000000000000010100001111111011100111100101", 
    19 => "01001100000000000000010110100011111011011000111011", 
    20 => "01010000000000000000011000111111111011001010011010", 
    21 => "01010100000000000000011011100011111010111100000011", 
    22 => "01011000000000000000011110001111111010101101110111", 
    23 => "01011100000000000000100001000011111010011111110101", 
    24 => "01100000000000000000100011111111111010010001111111", 
    25 => "01100100000000000000100111000011111010000100010110", 
    26 => "01101000000000000000101010001111111001110110111000", 
    27 => "01101100000000000000101101100011111001101001101000", 
    28 => "01110000000000000000110000111111111001011100100101", 
    29 => "01110100000000000000110100100011111001001111110000", 
    30 => "01111000000000000000111000001111111001000011001001", 
    31 => "01111100000000000000111100000011111000110110110010", 
    32 => "10000000000000000000111111111111111000101010101010", 
    33 => "10000100000000000001000100000011111000011110110010", 
    34 => "10001000000000000001001000001111111000010011001011", 
    35 => "10001100000000000001001100100011111000000111110100", 
    36 => "10010000000000000001010000111111110111111100101111", 
    37 => "10010100000000000001010101100011110111110001111100", 
    38 => "10011000000000000001011010001111110111100111011100", 
    39 => "10011100000000000001011111000011110111011101001111", 
    40 => "10100000000000000001100011111111110111010011010101", 
    41 => "10100100000000000001101001000011110111001001101111", 
    42 => "10101000000000000001101110001111110111000000011101", 
    43 => "10101100000000000001110011100011110110110111100001", 
    44 => "10110000000000000001111000111111110110101110111010", 
    45 => "10110100000000000001111110100011110110100110101001", 
    46 => "10111000000000000010000100001111110110011110101111", 
    47 => "10111100000000000010001010000011110110010111001011", 
    48 => "11000000000000000010001111111111110110001111111111", 
    49 => "11000100000000000010010110000011110110001001001011", 
    50 => "11001000000000000010011100001111110110000010110000", 
    51 => "11001100000000000010100010100011110101111100101101", 
    52 => "11010000000000000010101000111111110101110111000101", 
    53 => "11010100000000000010101111100011110101110001110110", 
    54 => "11011000000000000010110110001111110101101101000001", 
    55 => "11011100000000000010111101000011110101101000101000", 
    56 => "11100000000000000011000011111111110101100100101010", 
    57 => "11100100000000000011001011000011110101100001001000", 
    58 => "11101000000000000011010010001111110101011110000011", 
    59 => "11101100000000000011011001100011110101011011011010", 
    60 => "11110000000000000011100000111111110101011001001111", 
    61 => "11110100000000000011101000100011110101010111100010", 
    62 => "11111000000000000011110000001111110101010110010100", 
    63 => "11111100000000000011111000000011110101010101100100" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity log_75_21_s_log_ag8j is
    generic (
        DataWidth : INTEGER := 50;
        AddressRange : INTEGER := 64;
        AddressWidth : INTEGER := 6);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of log_75_21_s_log_ag8j is
    component log_75_21_s_log_ag8j_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    log_75_21_s_log_ag8j_rom_U :  component log_75_21_s_log_ag8j_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


