{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 14 06:47:34 2016 " "Info: Processing started: Thu Apr 14 06:47:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seven_Segment -c seven_Segment --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off seven_Segment -c seven_Segment --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_Segment.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file seven_Segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_Segment " "Info: Found entity 1: seven_Segment" {  } { { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "inputs unpacked seven_Segment.v(5) " "Critical Warning (10226): Verilog HDL Port Declaration warning at seven_Segment.v(5): port declaration for \"inputs\" declares unpacked dimensions but the data type declaration does not" {  } { { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 5 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "inputs seven_Segment.v(2) " "Info (10151): Verilog HDL Declaration information at seven_Segment.v(2): \"inputs\" is declared here" {  } { { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 2 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "inputs packed seven_Segment.v(5) " "Warning (10227): Verilog HDL Port Declaration warning at seven_Segment.v(5): data type declaration for \"inputs\" declares packed dimensions but the port declaration declaration does not" {  } { { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "outputs unpacked seven_Segment.v(6) " "Critical Warning (10226): Verilog HDL Port Declaration warning at seven_Segment.v(6): port declaration for \"outputs\" declares unpacked dimensions but the data type declaration does not" {  } { { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 6 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "outputs seven_Segment.v(3) " "Info (10151): Verilog HDL Declaration information at seven_Segment.v(3): \"outputs\" is declared here" {  } { { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 3 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "outputs packed seven_Segment.v(6) " "Warning (10227): Verilog HDL Port Declaration warning at seven_Segment.v(6): data type declaration for \"outputs\" declares packed dimensions but the port declaration declaration does not" {  } { { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "seven_Segment " "Info: Elaborating entity \"seven_Segment\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 4 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 14 06:47:34 2016 " "Info: Processing ended: Thu Apr 14 06:47:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
