// Seed: 1572708614
module module_0 (
    input  wand  module_0
    , id_4,
    output uwire id_1,
    input  wor   id_2
);
  uwire id_5 = 1;
  module_2 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    input wor id_2,
    output uwire id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input wand id_7,
    input wire id_8,
    input tri1 id_9,
    input supply1 id_10
);
  assign id_3 = id_5;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_7
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
endmodule
