# Reading pref.tcl
# do i281_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog {D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_FullAdder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:53:13 on Oct 20,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog" D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_FullAdder.v 
# -- Compiling module _FullAdder
# 
# Top level modules:
# 	_FullAdder
# End time: 20:53:13 on Oct 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog {D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_6BitAdder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:53:13 on Oct 20,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog" D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_6BitAdder.v 
# -- Compiling module _6BitAdder
# 
# Top level modules:
# 	_6BitAdder
# End time: 20:53:13 on Oct 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work._6BitAdder
# vsim work._6BitAdder 
# Start time: 20:53:27 on Oct 20,2020
# Loading work._6BitAdder
# Loading work._FullAdder
# End time: 20:57:20 on Oct 20,2020, Elapsed time: 0:03:53
# Errors: 0, Warnings: 0
