

================================================================
== Vitis HLS Report for 'right_rotate_with_load'
================================================================
* Date:           Thu Apr 15 20:23:14 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        right_rotate_with_load
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.653 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       53|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|       18|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       18|       53|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |or_ln3_fu_97_p2       |        or|   0|  0|   2|           1|           1|
    |data_out              |    select|   0|  0|  17|           1|          17|
    |select_ln3_fu_103_p3  |    select|   0|  0|  17|           1|          17|
    |select_ln8_fu_67_p3   |    select|   0|  0|  17|           1|          17|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  53|           4|          52|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   1|   0|    1|          0|
    |rotate_register_V  |  17|   0|   17|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  18|   0|   18|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------+-----+-----+------------+------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  right_rotate_with_load|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  right_rotate_with_load|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  right_rotate_with_load|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  right_rotate_with_load|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  right_rotate_with_load|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  right_rotate_with_load|  return value|
|data_in          |   in|   17|     ap_none|                 data_in|        scalar|
|load             |   in|    1|     ap_none|                    load|        scalar|
|rotate           |   in|    1|     ap_none|                  rotate|        scalar|
|data_out         |  out|   17|      ap_vld|                data_out|       pointer|
|data_out_ap_vld  |  out|    1|      ap_vld|                data_out|       pointer|
+-----------------+-----+-----+------------+------------------------+--------------+

