# UART Transmitter
Systemverilog implementation of a UART transmitter. Includes button support to test the transmitter module. Built for use on my Arty S7 FPGA.
