 SIM ?= icarus
TOPLEVEL_LANG ?= verilog
VERILOG_SOURCES += $(PWD)/../verilog/wb_interface.v
TOPLEVEL = wb_interface
MODULE = testbench
include $(shell cocotb-config --makefiles)/Makefile.sim
