<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck24-ubva530-2LV-c</Part>
        <TopModelName>srcnn</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.558</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>354566118</Best-caseLatency>
            <Average-caseLatency>354580126</Average-caseLatency>
            <Worst-caseLatency>354591261</Worst-caseLatency>
            <Best-caseRealTimeLatency>3.546 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>3.546 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>3.546 sec</Worst-caseRealTimeLatency>
            <Interval-min>354566119</Interval-min>
            <Interval-max>354591262</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>343</BRAM_18K>
            <DSP>39</DSP>
            <FF>26626</FF>
            <LUT>66646</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWVALID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWREADY</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWADDR</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWLEN</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWSIZE</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWBURST</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWLOCK</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWCACHE</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWPROT</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWQOS</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWREGION</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWUSER</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_WVALID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_WREADY</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_WDATA</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_WSTRB</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_WLAST</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_WID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_WUSER</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARVALID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARREADY</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARADDR</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARLEN</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARSIZE</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARBURST</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARLOCK</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARCACHE</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARPROT</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARQOS</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARREGION</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARUSER</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_RVALID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_RREADY</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_RDATA</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_RLAST</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_RID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_RUSER</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_RRESP</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_BVALID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_BREADY</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_BRESP</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_BID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_BUSER</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWVALID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWREADY</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWADDR</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWLEN</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWSIZE</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWBURST</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWLOCK</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWCACHE</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWPROT</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWQOS</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWREGION</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWUSER</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_WVALID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_WREADY</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_WDATA</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_WSTRB</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_WLAST</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_WID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_WUSER</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARVALID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARREADY</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARADDR</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARLEN</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARSIZE</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARBURST</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARLOCK</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARCACHE</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARPROT</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARQOS</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARREGION</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARUSER</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_RVALID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_RREADY</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_RDATA</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_RLAST</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_RID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_RUSER</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_RRESP</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_BVALID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_BREADY</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_BRESP</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_BID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_BUSER</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWVALID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWREADY</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWADDR</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWLEN</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWSIZE</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWBURST</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWLOCK</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWCACHE</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWPROT</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWQOS</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWREGION</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWUSER</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_WVALID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_WREADY</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_WDATA</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_WSTRB</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_WLAST</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_WID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_WUSER</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARVALID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARREADY</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARADDR</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARLEN</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARSIZE</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARBURST</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARLOCK</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARCACHE</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARPROT</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARQOS</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARREGION</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARUSER</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_RVALID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_RREADY</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_RDATA</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_RLAST</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_RID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_RUSER</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_RRESP</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_BVALID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_BREADY</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_BRESP</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_BID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_BUSER</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWVALID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWREADY</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWADDR</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWLEN</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWSIZE</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWBURST</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWLOCK</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWCACHE</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWPROT</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWQOS</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWREGION</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWUSER</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_WVALID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_WREADY</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_WDATA</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_WSTRB</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_WLAST</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_WID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_WUSER</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARVALID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARREADY</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARADDR</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARLEN</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARSIZE</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARBURST</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARLOCK</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARCACHE</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARPROT</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARQOS</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARREGION</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARUSER</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_RVALID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_RREADY</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_RDATA</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_RLAST</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_RID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_RUSER</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_RRESP</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_BVALID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_BREADY</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_BRESP</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_BID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_BUSER</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWVALID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWREADY</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWADDR</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWLEN</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWSIZE</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWBURST</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWLOCK</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWCACHE</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWPROT</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWQOS</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWREGION</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWUSER</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_WVALID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_WREADY</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_WDATA</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_WSTRB</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_WLAST</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_WID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_WUSER</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARVALID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARREADY</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARADDR</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARLEN</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARSIZE</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARBURST</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARLOCK</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARCACHE</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARPROT</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARQOS</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARREGION</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARUSER</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_RVALID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_RREADY</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_RDATA</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_RLAST</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_RID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_RUSER</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_RRESP</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_BVALID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_BREADY</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_BRESP</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_BID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_BUSER</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWVALID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWREADY</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWADDR</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWLEN</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWSIZE</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWBURST</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWLOCK</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWCACHE</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWPROT</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWQOS</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWREGION</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWUSER</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_WVALID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_WREADY</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_WDATA</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_WSTRB</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_WLAST</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_WID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_WUSER</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARVALID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARREADY</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARADDR</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARLEN</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARSIZE</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARBURST</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARLOCK</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARCACHE</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARPROT</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARQOS</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARREGION</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARUSER</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_RVALID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_RREADY</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_RDATA</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_RLAST</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_RID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_RUSER</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_RRESP</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_BVALID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_BREADY</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_BRESP</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_BID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_BUSER</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWVALID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWREADY</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWADDR</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWLEN</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWSIZE</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWBURST</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWLOCK</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWCACHE</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWPROT</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWQOS</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWREGION</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWUSER</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_WVALID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_WREADY</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_WDATA</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_WSTRB</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_WLAST</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_WID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_WUSER</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARVALID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARREADY</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARADDR</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARLEN</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARSIZE</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARBURST</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARLOCK</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARCACHE</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARPROT</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARQOS</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARREGION</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARUSER</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_RVALID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_RREADY</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_RDATA</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_RLAST</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_RID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_RUSER</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_RRESP</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_BVALID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_BREADY</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_BRESP</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_BID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_BUSER</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_address0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_ce0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_q0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_address0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_ce0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_q0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv3_biases</name>
            <Object>conv3_biases</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>srcnn</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_conv1_fu_186</InstName>
                    <ModuleName>conv1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>186</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_conv1_Pipeline_OUT_ROW_COL_fu_566</InstName>
                            <ModuleName>conv1_Pipeline_OUT_ROW_COL</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>566</ID>
                            <BindInstances>mul_4ns_6ns_9_1_1_U27 mul_3ns_8ns_10_1_1_U28 empty_224_fu_9282_p2 empty_225_fu_7778_p2 empty_226_fu_7808_p2 empty_227_fu_7904_p2 empty_228_fu_8067_p2 empty_229_fu_8212_p2 empty_230_fu_8430_p2 empty_231_fu_8714_p2 empty_232_fu_8998_p2 empty_233_fu_7820_p2 empty_234_fu_7856_p2 empty_235_fu_7916_p2 empty_236_fu_8079_p2 empty_237_fu_8286_p2 empty_238_fu_8500_p2 empty_239_fu_8726_p2 empty_240_fu_9010_p2 empty_241_fu_9294_p2 empty_242_fu_7868_p2 empty_243_fu_7980_p2 empty_244_fu_8142_p2 empty_245_fu_8298_p2 empty_246_fu_8512_p2 empty_247_fu_8788_p2 empty_248_fu_9072_p2 empty_249_fu_9356_p2 empty_250_fu_9566_p2 empty_251_fu_7992_p2 empty_252_fu_8154_p2 empty_253_fu_8356_p2 empty_254_fu_8574_p2 empty_255_fu_8800_p2 empty_256_fu_9084_p2 empty_257_fu_9368_p2 empty_258_fu_9636_p2 empty_259_fu_9846_p2 empty_260_fu_8224_p2 empty_261_fu_8368_p2 empty_262_fu_8586_p2 empty_263_fu_8858_p2 empty_264_fu_9142_p2 empty_265_fu_9426_p2 empty_266_fu_9648_p2 empty_267_fu_9858_p2 empty_268_fu_10073_p2 empty_269_fu_8442_p2 empty_270_fu_8644_p2 empty_271_fu_8870_p2 empty_272_fu_9154_p2 empty_273_fu_9438_p2 empty_274_fu_9706_p2 empty_275_fu_9916_p2 empty_276_fu_10085_p2 empty_277_fu_10213_p2 empty_278_fu_8656_p2 empty_279_fu_8928_p2 empty_280_fu_9212_p2 empty_281_fu_9496_p2 empty_282_fu_9718_p2 empty_283_fu_9928_p2 empty_284_fu_10143_p2 empty_285_fu_10283_p2 empty_286_fu_10353_p2 empty_287_fu_8940_p2 empty_288_fu_9224_p2 empty_289_fu_9508_p2 empty_290_fu_9776_p2 empty_291_fu_9986_p2 empty_292_fu_10155_p2 empty_293_fu_10295_p2 empty_294_fu_10423_p2 empty_295_fu_10493_p2 empty_296_fu_9578_p2 empty_297_fu_9788_p2 empty_298_fu_9998_p2 empty_299_fu_10225_p2 empty_300_fu_10365_p2 empty_301_fu_10435_p2 empty_302_fu_10505_p2 empty_303_fu_10567_p2 indvars_iv_next112_fu_7195_p2 empty_304_fu_7332_p2 empty_305_fu_7338_p2 empty_306_fu_7478_p2 empty_307_fu_7483_p2 empty_308_fu_7606_p2 empty_309_fu_7611_p2 empty_310_fu_7616_p2 add_ln38_26_fu_6993_p2 add_ln38_fu_7002_p2 mul_4ns_6ns_9_1_1_U30 mul_3ns_8ns_10_1_1_U31 empty_314_fu_7796_p2 empty_315_fu_7832_p2 empty_316_fu_7928_p2 empty_317_fu_8091_p2 empty_318_fu_8236_p2 empty_319_fu_8454_p2 empty_320_fu_8738_p2 empty_321_fu_9022_p2 empty_322_fu_7844_p2 empty_323_fu_7880_p2 empty_324_fu_7940_p2 empty_325_fu_8103_p2 empty_326_fu_8310_p2 empty_327_fu_8524_p2 empty_328_fu_8750_p2 empty_329_fu_9034_p2 empty_330_fu_9306_p2 empty_331_fu_7892_p2 empty_332_fu_8004_p2 empty_333_fu_8166_p2 empty_334_fu_8322_p2 empty_335_fu_8536_p2 empty_336_fu_8812_p2 empty_337_fu_9096_p2 empty_338_fu_9380_p2 empty_339_fu_9590_p2 empty_340_fu_8016_p2 empty_341_fu_8178_p2 empty_342_fu_8380_p2 empty_343_fu_8598_p2 empty_344_fu_8824_p2 empty_345_fu_9108_p2 empty_346_fu_9392_p2 empty_347_fu_9660_p2 empty_348_fu_9870_p2 empty_349_fu_8248_p2 empty_350_fu_8392_p2 empty_351_fu_8610_p2 empty_352_fu_8882_p2 empty_353_fu_9166_p2 empty_354_fu_9450_p2 empty_355_fu_9672_p2 empty_356_fu_9882_p2 empty_357_fu_10097_p2 empty_358_fu_8466_p2 empty_359_fu_8668_p2 empty_360_fu_8894_p2 empty_361_fu_9178_p2 empty_362_fu_9462_p2 empty_363_fu_9730_p2 empty_364_fu_9940_p2 empty_365_fu_10109_p2 empty_366_fu_10237_p2 empty_367_fu_8680_p2 empty_368_fu_8952_p2 empty_369_fu_9236_p2 empty_370_fu_9520_p2 empty_371_fu_9742_p2 empty_372_fu_9952_p2 empty_373_fu_10167_p2 empty_374_fu_10307_p2 empty_375_fu_10377_p2 empty_376_fu_8964_p2 empty_377_fu_9248_p2 empty_378_fu_9532_p2 empty_379_fu_9800_p2 empty_380_fu_10010_p2 empty_381_fu_10179_p2 empty_382_fu_10319_p2 empty_383_fu_10447_p2 empty_384_fu_10517_p2 empty_385_fu_9318_p2 empty_386_fu_9602_p2 empty_387_fu_9812_p2 empty_388_fu_10022_p2 empty_389_fu_10249_p2 empty_390_fu_10389_p2 empty_391_fu_10459_p2 empty_392_fu_10529_p2 empty_393_fu_10579_p2 indvars_iv_next112_dup_fu_7110_p2 mul_4ns_8ns_11_1_1_U34 indvars_iv_next112_mid1_fu_7216_p2 mul_4ns_8ns_11_1_1_U35 p_mid1_fu_7361_p2 mul_5ns_8ns_11_1_1_U42 p_mid18_fu_7384_p2 mul_5ns_8ns_11_1_1_U43 p_mid110_fu_7502_p2 mul_5ns_8ns_11_1_1_U49 p_mid112_fu_7524_p2 mul_5ns_8ns_11_1_1_U50 p_mid114_fu_7642_p2 mul_5ns_8ns_11_1_1_U55 p_mid116_fu_7664_p2 mul_5ns_8ns_11_1_1_U56 p_mid118_fu_7686_p2 mul_5ns_8ns_11_1_1_U59 add_ln55_fu_7956_p2 add_ln55_54_fu_7968_p2 add_ln55_55_fu_8115_p2 add_ln55_56_fu_8190_p2 add_ln55_57_fu_8334_p2 add_ln55_58_fu_8548_p2 add_ln55_59_fu_8762_p2 add_ln55_60_fu_8976_p2 add_ln55_61_fu_9260_p2 mul_8ns_10ns_17_1_1_U36 add_ln53_fu_7260_p2 add_ln55_62_fu_8043_p2 add_ln55_63_fu_8055_p2 add_ln55_64_fu_8201_p2 add_ln55_65_fu_8345_p2 add_ln55_66_fu_8478_p2 add_ln55_67_fu_8692_p2 add_ln55_68_fu_8987_p2 add_ln55_69_fu_9271_p2 add_ln55_70_fu_9544_p2 mul_8ns_10ns_17_1_1_U38 grp_fu_7297_p0 add_ln55_71_fu_8130_p2 add_ln55_72_fu_8260_p2 add_ln55_73_fu_8489_p2 add_ln55_74_fu_8703_p2 add_ln55_75_fu_8906_p2 add_ln55_76_fu_9190_p2 add_ln55_77_fu_9555_p2 add_ln55_78_fu_9824_p2 add_ln55_79_fu_10034_p2 mul_9ns_11ns_19_1_1_U44 grp_fu_7309_p0 add_ln55_80_fu_8274_p2 add_ln55_81_fu_8404_p2 add_ln55_82_fu_8622_p2 add_ln55_83_fu_8917_p2 add_ln55_84_fu_9201_p2 add_ln55_85_fu_9474_p2 add_ln55_86_fu_9754_p2 add_ln55_87_fu_10045_p2 add_ln55_88_fu_10261_p2 mul_9ns_11ns_19_1_1_U45 grp_fu_7450_p0 add_ln55_89_fu_8418_p2 add_ln55_90_fu_8633_p2 add_ln55_91_fu_8836_p2 add_ln55_92_fu_9120_p2 add_ln55_93_fu_9485_p2 add_ln55_94_fu_9765_p2 add_ln55_95_fu_9964_p2 add_ln55_96_fu_10272_p2 add_ln55_97_fu_10471_p2 mul_9ns_11ns_19_1_1_U51 grp_fu_7461_p0 add_ln55_98_fu_8562_p2 add_ln55_99_fu_8847_p2 add_ln55_100_fu_9131_p2 add_ln55_101_fu_9404_p2 add_ln55_102_fu_9684_p2 add_ln55_103_fu_9975_p2 add_ln55_104_fu_10191_p2 add_ln55_105_fu_10401_p2 add_ln55_106_fu_10591_p2 mul_9ns_11ns_19_1_1_U52 grp_fu_7472_p0 add_ln55_107_fu_8776_p2 add_ln55_108_fu_9046_p2 add_ln55_109_fu_9415_p2 add_ln55_110_fu_9695_p2 add_ln55_111_fu_9894_p2 add_ln55_112_fu_10202_p2 add_ln55_113_fu_10412_p2 add_ln55_114_fu_10541_p2 add_ln55_115_fu_10608_p2 mul_9ns_11ns_19_1_1_U57 grp_fu_7589_p0 add_ln55_116_fu_9060_p2 add_ln55_117_fu_9330_p2 add_ln55_118_fu_9614_p2 add_ln55_119_fu_9905_p2 add_ln55_120_fu_10121_p2 add_ln55_121_fu_10331_p2 add_ln55_122_fu_10552_p2 add_ln55_123_fu_10619_p2 add_ln55_124_fu_10630_p2 mul_9ns_11ns_19_1_1_U58 grp_fu_7600_p0 add_ln55_125_fu_9344_p2 add_ln55_126_fu_9625_p2 add_ln55_127_fu_9835_p2 add_ln55_128_fu_10132_p2 add_ln55_129_fu_10342_p2 add_ln55_130_fu_10482_p2 add_ln55_131_fu_10563_p2 add_ln55_132_fu_10634_p2 add_ln55_133_fu_10638_p2 mul_9ns_11ns_19_1_1_U60 add_ln41_fu_10056_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv1_Pipeline_CLEAR_BH_BW_fu_586</InstName>
                            <ModuleName>conv1_Pipeline_CLEAR_BH_BW</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>586</ID>
                            <BindInstances>add_ln71_3_fu_147_p2 add_ln71_fu_162_p2 add_ln72_fu_230_p2 add_ln74_fu_294_p2 add_ln72_1_fu_300_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv1_Pipeline_RELU_fu_594</InstName>
                            <ModuleName>conv1_Pipeline_RELU</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>594</ID>
                            <BindInstances>add_ln138_fu_149_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv1_Pipeline_3_fu_604</InstName>
                            <ModuleName>conv1_Pipeline_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>604</ID>
                            <BindInstances>empty_fu_132_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln88_1_fu_658_p2 add_ln88_fu_674_p2 add_ln92_fu_680_p2 add_ln92_2_fu_690_p2 sub_ln94_fu_759_p2 add_ln94_fu_769_p2 add_ln95_fu_794_p2 add_ln98_fu_861_p2 grp_fu_873_p0 add_ln101_1_fu_883_p2 empty_397_fu_904_p2 arrayidx36612_sum_i_fu_910_p2 empty_400_fu_953_p2 mul_9ns_11ns_19_1_1_U98 empty_402_fu_988_p2 add_ln33_1_fu_1004_p2 add_ln115_1_fu_1024_p2 add_ln115_fu_1036_p2 empty_404_fu_1074_p2 empty_406_fu_1085_p2 add_ln117_fu_1097_p2 empty_407_fu_1127_p2 empty_408_fu_1138_p2 add_ln115_2_fu_1103_p2 add_ln134_fu_1160_p2 sub_ln135_fu_1236_p2 empty_410_fu_1170_p2 mul_6ns_19ns_24_1_1_U99 add_ln135_fu_1262_p2 add_ln135_1_fu_1272_p2 add_ln33_fu_1214_p2 add_ln29_fu_1014_p2 p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_U p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_U conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2_fu_220</InstName>
                    <ModuleName>conv2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>220</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_302</InstName>
                            <ModuleName>conv2_Pipeline_LOAD_INPUT_BH_L</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>302</ID>
                            <BindInstances>add_ln75_3_fu_230_p2 add_ln75_fu_245_p2 empty_207_fu_295_p2 mul_7ns_19ns_25_1_1_U118 add_ln76_fu_357_p2 empty_208_fu_395_p2 empty_205_fu_456_p2 add_ln76_1_fu_462_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_312</InstName>
                            <ModuleName>conv2_Pipeline_LOAD_WEIGHTS_L</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>312</ID>
                            <BindInstances>add_ln89_1_fu_128_p2 add_ln89_fu_151_p2 empty_204_fu_200_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_OUT_ROW_COL_fu_321</InstName>
                            <ModuleName>conv2_Pipeline_OUT_ROW_COL</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>321</ID>
                            <BindInstances>add_ln40_1_fu_235_p2 add_ln40_fu_253_p2 sub_ln46_fu_297_p2 add_ln41_fu_351_p2 sub_ln46_1_fu_395_p2 add_ln43_fu_458_p2 add_ln46_fu_500_p2 add_ln46_1_fu_528_p2 add_ln44_fu_581_p2 add_ln43_1_fu_587_p2 add_ln41_1_fu_601_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_RELU_fu_331</InstName>
                            <ModuleName>conv2_Pipeline_RELU</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>331</ID>
                            <BindInstances>add_ln108_fu_98_p2 add_ln111_fu_108_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_5_fu_339</InstName>
                            <ModuleName>conv2_Pipeline_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>339</ID>
                            <BindInstances>empty_fu_109_p2 empty_214_fu_119_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_RELU4_fu_349</InstName>
                            <ModuleName>conv2_Pipeline_RELU4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>349</ID>
                            <BindInstances>add_ln108_fu_98_p2 add_ln111_fu_108_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_7_fu_357</InstName>
                            <ModuleName>conv2_Pipeline_7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>357</ID>
                            <BindInstances>empty_fu_109_p2 empty_212_fu_119_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_BW_fu_367</InstName>
                            <ModuleName>conv2_Pipeline_BW</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>367</ID>
                            <BindInstances>add_ln61_fu_72_p2 add_ln63_fu_82_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_BW5_fu_375</InstName>
                            <ModuleName>conv2_Pipeline_BW5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>375</ID>
                            <BindInstances>add_ln61_fu_72_p2 add_ln63_1_fu_82_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_BW6_fu_382</InstName>
                            <ModuleName>conv2_Pipeline_BW6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>382</ID>
                            <BindInstances>add_ln61_fu_72_p2 add_ln63_fu_82_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_ln76_fu_447_p2 add_ln36_1_fu_463_p2 add_ln104_fu_489_p2 sub_ln111_fu_544_p2 empty_216_fu_499_p2 mul_5ns_19ns_23_1_1_U156 add_ln108_fu_523_p2 add_ln111_fu_568_p2 sub_ln111_1_fu_589_p2 add_ln108_1_fu_604_p2 sub_ln108_fu_633_p2 add_ln108_2_fu_643_p2 add_ln108_3_fu_668_p2 sub_ln108_1_fu_697_p2 add_ln108_4_fu_707_p2 add_ln111_1_fu_725_p2 sub_ln111_2_fu_746_p2 add_ln105_fu_767_p2 add_ln58_1_fu_783_p2 add_ln58_fu_795_p2 add_ln63_fu_807_p2 add_ln63_1_fu_814_p2 add_ln36_fu_801_p2 add_ln32_fu_469_p2 input_fm_buffer_U weight_buffer_U output_fm_buffer_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv3_fu_241</InstName>
                    <ModuleName>conv3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>241</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_input_buffer_c3_fu_205</InstName>
                            <ModuleName>load_input_buffer_c3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>205</ID>
                            <BindInstances>add_ln86_1_fu_2530_p2 add_ln86_fu_2542_p2 add_ln98_2_fu_2796_p2 empty_fu_2824_p2 empty_54_fu_2834_p2 empty_55_fu_2849_p2 empty_56_fu_2864_p2 empty_57_fu_2879_p2 empty_58_fu_2894_p2 empty_59_fu_2909_p2 empty_60_fu_2924_p2 empty_61_fu_2939_p2 empty_62_fu_2954_p2 empty_63_fu_2969_p2 empty_64_fu_2984_p2 empty_65_fu_2999_p2 empty_66_fu_3014_p2 empty_67_fu_3029_p2 empty_68_fu_3044_p2 empty_69_fu_3059_p2 empty_70_fu_3074_p2 empty_71_fu_3089_p2 empty_72_fu_3104_p2 empty_73_fu_3119_p2 empty_74_fu_3134_p2 empty_75_fu_3149_p2 empty_76_fu_3164_p2 empty_77_fu_3179_p2 empty_78_fu_3194_p2 empty_79_fu_3209_p2 empty_80_fu_3224_p2 empty_81_fu_3239_p2 empty_82_fu_3254_p2 empty_83_fu_3269_p2 empty_84_fu_3284_p2 empty_85_fu_3299_p2 empty_86_fu_3314_p2 empty_87_fu_3329_p2 empty_88_fu_3344_p2 empty_89_fu_3359_p2 empty_90_fu_3374_p2 empty_91_fu_3389_p2 empty_92_fu_3404_p2 empty_93_fu_3419_p2 empty_94_fu_3434_p2 empty_95_fu_3449_p2 empty_96_fu_3464_p2 empty_97_fu_3479_p2 empty_98_fu_3494_p2 empty_99_fu_3509_p2 empty_100_fu_3524_p2 empty_101_fu_3539_p2 empty_102_fu_3554_p2 empty_103_fu_3569_p2 empty_104_fu_3584_p2 empty_105_fu_3599_p2 empty_106_fu_3614_p2 empty_107_fu_3629_p2 empty_108_fu_3644_p2 empty_109_fu_3659_p2 empty_110_fu_3674_p2 empty_111_fu_3689_p2 empty_112_fu_3704_p2 empty_113_fu_3719_p2 empty_114_fu_3734_p2 empty_115_fu_3749_p2 empty_116_fu_3764_p2 empty_117_fu_3779_p2 empty_118_fu_3794_p2 empty_119_fu_3809_p2 empty_120_fu_3824_p2 empty_121_fu_3839_p2 empty_122_fu_3854_p2 empty_123_fu_3869_p2 empty_124_fu_3884_p2 empty_125_fu_3899_p2 empty_126_fu_3914_p2 empty_127_fu_3929_p2 empty_128_fu_3944_p2 empty_129_fu_3959_p2 empty_130_fu_3974_p2 empty_131_fu_3989_p2 empty_132_fu_4004_p2 empty_133_fu_4019_p2 empty_134_fu_4034_p2 empty_135_fu_4049_p2 empty_136_fu_4064_p2 empty_137_fu_4079_p2 empty_138_fu_4094_p2 empty_139_fu_4109_p2 empty_140_fu_4124_p2 empty_141_fu_4139_p2 empty_142_fu_4154_p2 empty_143_fu_4169_p2 empty_144_fu_4184_p2 empty_145_fu_4199_p2 empty_146_fu_4214_p2 empty_147_fu_4229_p2 empty_148_fu_4244_p2 empty_149_fu_4259_p2 empty_150_fu_4274_p2 empty_151_fu_4289_p2 empty_152_fu_4304_p2 empty_153_fu_4319_p2 empty_154_fu_4334_p2 empty_155_fu_4349_p2 empty_156_fu_4364_p2 empty_157_fu_4379_p2 empty_158_fu_4394_p2 empty_159_fu_4409_p2 empty_160_fu_4424_p2 empty_161_fu_4439_p2 empty_162_fu_4454_p2 empty_163_fu_4469_p2 empty_164_fu_4484_p2 empty_165_fu_4499_p2 empty_166_fu_4514_p2 empty_167_fu_4529_p2 empty_168_fu_4544_p2 empty_169_fu_4559_p2 empty_170_fu_4574_p2 empty_171_fu_4589_p2 empty_172_fu_4604_p2 empty_173_fu_4619_p2 empty_174_fu_4634_p2 empty_175_fu_4649_p2 empty_176_fu_4664_p2 empty_177_fu_4679_p2 empty_178_fu_4694_p2 empty_179_fu_4709_p2 empty_180_fu_4724_p2 add_ln90_fu_2578_p2 add_ln90_1_fu_2588_p2 add_ln56_1_fu_2608_p2 add_ln56_fu_2618_p2 mul_6ns_19ns_24_1_1_U171 sub_ln92_fu_2684_p2 add_ln87_fu_2726_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_217</InstName>
                            <ModuleName>conv3_Pipeline_WEIGHTI_WEIGHTK_L</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>217</ID>
                            <BindInstances>add_ln118_1_fu_156_p2 add_ln118_fu_185_p2 add_ln119_fu_253_p2 empty_187_fu_332_p2 add_ln119_1_fu_338_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_IN_ROW_COL_fu_226</InstName>
                            <ModuleName>conv3_Pipeline_IN_ROW_COL</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>226</ID>
                            <BindInstances>indvars_iv_next158_fu_2163_p2 empty_fu_2382_p2 empty_188_fu_2603_p2 empty_189_fu_2608_p2 add_ln38_25_fu_1670_p2 add_ln38_fu_1682_p2 add_ln55_5_fu_1726_p2 mul_6ns_6ns_11_1_1_U199 add_ln38_1_fu_1751_p2 add_ln38_2_fu_2013_p2 add_ln38_3_fu_2295_p2 add_ln38_4_fu_2503_p2 add_ln38_5_fu_2023_p2 add_ln38_6_fu_2168_p2 add_ln38_7_fu_2305_p2 add_ln38_8_fu_2513_p2 add_ln38_9_fu_2614_p2 add_ln38_10_fu_2178_p2 add_ln38_11_fu_2387_p2 add_ln38_12_fu_2560_p2 add_ln38_13_fu_2776_p2 add_ln38_14_fu_2816_p2 add_ln38_15_fu_2397_p2 add_ln38_16_fu_2570_p2 add_ln38_17_fu_2786_p2 add_ln38_18_fu_2856_p2 add_ln38_19_fu_2896_p2 add_ln38_20_fu_2624_p2 add_ln38_21_fu_2826_p2 add_ln38_22_fu_2866_p2 add_ln38_23_fu_2906_p2 add_ln38_24_fu_2916_p2 indvars_iv_next158_dup_fu_1780_p2 add_ln55_6_fu_1812_p2 add_ln55_7_fu_1842_p2 indvars_iv_next158_mid1_fu_2195_p2 add_ln55_8_fu_2211_p2 add_ln55_9_fu_2240_p2 p_mid1_fu_2414_p2 add_ln55_10_fu_2430_p2 add_ln55_11_fu_2459_p2 add_ln55_12_fu_2667_p2 add_ln55_13_fu_2696_p2 p_mid123_fu_2702_p2 add_ln55_14_fu_2719_p2 add_ln55_15_fu_2748_p2 add_ln42_fu_1862_p2 add_ln55_16_fu_1880_p2 add_ln55_17_fu_2246_p2 add_ln55_18_fu_2465_p2 add_ln55_19_fu_2754_p2 add_ln55_20_fu_2836_p2 add_ln53_fu_1900_p2 add_ln55_fu_3082_p2 add_ln55_21_fu_1920_p2 add_ln55_22_fu_1938_p2 add_ln55_23_fu_2257_p2 add_ln55_24_fu_2523_p2 add_ln55_25_fu_2765_p2 add_ln55_26_fu_2876_p2 add_ln53_1_fu_2039_p2 add_ln55_1_fu_2044_p2 add_ln55_2_fu_3100_p2 add_ln55_27_fu_2084_p2 add_ln55_28_fu_2315_p2 add_ln55_29_fu_2533_p2 add_ln55_30_fu_2796_p2 add_ln55_31_fu_2886_p2 mul_9ns_11ns_19_1_1_U201 add_ln55_3_fu_2113_p2 add_ln55_4_fu_1956_p2 add_ln55_32_fu_2124_p2 add_ln55_33_fu_2141_p2 add_ln55_34_fu_2476_p2 add_ln55_35_fu_2580_p2 add_ln55_36_fu_2846_p2 add_ln55_37_fu_2921_p2 mul_9ns_11ns_19_1_1_U204 add_ln53_2_fu_2325_p2 add_ln55_38_fu_2336_p2 add_ln55_39_fu_2353_p2 add_ln55_40_fu_2590_p2 add_ln55_41_fu_2806_p2 add_ln55_42_fu_2931_p2 add_ln55_43_fu_3005_p2 mul_9ns_11ns_19_1_1_U205 fadd_32ns_32ns_32_4_full_dsp_1_U183 fadd_32ns_32ns_32_4_full_dsp_1_U184 fmul_32ns_32ns_32_3_max_dsp_1_U187 fadd_32ns_32ns_32_4_full_dsp_1_U183 fadd_32ns_32ns_32_4_full_dsp_1_U184 fadd_32ns_32ns_32_4_full_dsp_1_U183 fadd_32ns_32ns_32_4_full_dsp_1_U184 fmul_32ns_32ns_32_3_max_dsp_1_U187 fmul_32ns_32ns_32_3_max_dsp_1_U187 fmul_32ns_32ns_32_3_max_dsp_1_U187 grp_fu_1968_p0 add_ln55_44_fu_2949_p2 add_ln55_45_fu_2960_p2 add_ln55_46_fu_2971_p2 add_ln55_47_fu_3015_p2 add_ln55_48_fu_3019_p2 mul_9ns_11ns_19_1_1_U206 fmul_32ns_32ns_32_3_max_dsp_1_U188 fmul_32ns_32ns_32_3_max_dsp_1_U187 fmul_32ns_32ns_32_3_max_dsp_1_U187 fmul_32ns_32ns_32_3_max_dsp_1_U187 fmul_32ns_32ns_32_3_max_dsp_1_U188 fmul_32ns_32ns_32_3_max_dsp_1_U188 fadd_32ns_32ns_32_4_full_dsp_1_U183 fmul_32ns_32ns_32_3_max_dsp_1_U187 fmul_32ns_32ns_32_3_max_dsp_1_U187 fmul_32ns_32ns_32_3_max_dsp_1_U187 fmul_32ns_32ns_32_3_max_dsp_1_U188 fmul_32ns_32ns_32_3_max_dsp_1_U187 grp_fu_2157_p0 add_ln55_49_fu_2985_p2 add_ln55_50_fu_3023_p2 add_ln55_51_fu_3033_p2 add_ln55_52_fu_3037_p2 add_ln55_53_fu_3041_p2 mul_9ns_11ns_19_1_1_U207 fmul_32ns_32ns_32_3_max_dsp_1_U188 fmul_32ns_32ns_32_3_max_dsp_1_U188 fmul_32ns_32ns_32_3_max_dsp_1_U187 fmul_32ns_32ns_32_3_max_dsp_1_U188 fmul_32ns_32ns_32_3_max_dsp_1_U188 fadd_32ns_32ns_32_4_full_dsp_1_U183 fmul_32ns_32ns_32_3_max_dsp_1_U187 fmul_32ns_32ns_32_3_max_dsp_1_U188 fadd_32ns_32ns_32_4_full_dsp_1_U183 fmul_32ns_32ns_32_3_max_dsp_1_U188 fadd_32ns_32ns_32_4_full_dsp_1_U183 fmul_32ns_32ns_32_3_max_dsp_1_U188 fadd_32ns_32ns_32_4_full_dsp_1_U183 fadd_32ns_32ns_32_4_full_dsp_1_U183 fmul_32ns_32ns_32_3_max_dsp_1_U188 fadd_32ns_32ns_32_4_full_dsp_1_U183 fmul_32ns_32ns_32_3_max_dsp_1_U187 fadd_32ns_32ns_32_4_full_dsp_1_U183 fmul_32ns_32ns_32_3_max_dsp_1_U187 fadd_32ns_32ns_32_4_full_dsp_1_U183 fmul_32ns_32ns_32_3_max_dsp_1_U188 fmul_32ns_32ns_32_3_max_dsp_1_U187 fmul_32ns_32ns_32_3_max_dsp_1_U187 fadd_32ns_32ns_32_4_full_dsp_1_U184 fmul_32ns_32ns_32_3_max_dsp_1_U187 fadd_32ns_32ns_32_4_full_dsp_1_U183 fadd_32ns_32ns_32_4_full_dsp_1_U184 fmul_32ns_32ns_32_3_max_dsp_1_U188 fadd_32ns_32ns_32_4_full_dsp_1_U183 fmul_32ns_32ns_32_3_max_dsp_1_U188 fadd_32ns_32ns_32_4_full_dsp_1_U183 fmul_32ns_32ns_32_3_max_dsp_1_U188 fadd_32ns_32ns_32_4_full_dsp_1_U184 fmul_32ns_32ns_32_3_max_dsp_1_U188 fadd_32ns_32ns_32_4_full_dsp_1_U183 fmul_32ns_32ns_32_3_max_dsp_1_U187 fmul_32ns_32ns_32_3_max_dsp_1_U188 fadd_32ns_32ns_32_4_full_dsp_1_U184 fadd_32ns_32ns_32_4_full_dsp_1_U184 fadd_32ns_32ns_32_4_full_dsp_1_U184 fadd_32ns_32ns_32_4_full_dsp_1_U184 fadd_32ns_32ns_32_4_full_dsp_1_U184 fadd_32ns_32ns_32_4_full_dsp_1_U184 fadd_32ns_32ns_32_4_full_dsp_1_U184 fadd_32ns_32ns_32_4_full_dsp_1_U183 fadd_32ns_32ns_32_4_full_dsp_1_U183 fadd_32ns_32ns_32_4_full_dsp_1_U183 fadd_32ns_32ns_32_4_full_dsp_1_U184 add_ln40_fu_1974_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_RELU_fu_240</InstName>
                            <ModuleName>conv3_Pipeline_RELU</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>240</ID>
                            <BindInstances>add_ln138_fu_131_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_4_fu_251</InstName>
                            <ModuleName>conv3_Pipeline_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>251</ID>
                            <BindInstances>empty_fu_132_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_RELU1_fu_264</InstName>
                            <ModuleName>conv3_Pipeline_RELU1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>264</ID>
                            <BindInstances>add_ln138_fu_131_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_6_fu_274</InstName>
                            <ModuleName>conv3_Pipeline_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>274</ID>
                            <BindInstances>empty_fu_132_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_CLEARW_fu_286</InstName>
                            <ModuleName>conv3_Pipeline_CLEARW</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>286</ID>
                            <BindInstances>add_ln73_fu_94_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_CLEARW2_fu_296</InstName>
                            <ModuleName>conv3_Pipeline_CLEARW2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>296</ID>
                            <BindInstances>add_ln73_fu_94_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_CLEARW3_fu_305</InstName>
                            <ModuleName>conv3_Pipeline_CLEARW3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>305</ID>
                            <BindInstances>add_ln73_fu_94_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln138_fu_361_p2 sub_ln138_fu_390_p2 add_ln138_1_fu_400_p2 add_ln138_2_fu_425_p2 sub_ln138_1_fu_454_p2 add_ln138_3_fu_464_p2 add_ln135_fu_493_p2 add_ln71_fu_515_p2 add_ln71_1_fu_522_p2 add_ln71_2_fu_534_p2 add_ln31_fu_540_p2 conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_U conv3_float_255_255_float_32_5_5_float_float_255_255_i_U weight_buffer_0_U conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_U conv3_float_255_255_float_32_5_5_float_float_255_255_o_U</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>conv1_Pipeline_OUT_ROW_COL</Name>
            <Loops>
                <OUT_ROW_COL/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.360</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1254651</Best-caseLatency>
                    <Average-caseLatency>1254651</Average-caseLatency>
                    <Worst-caseLatency>1254651</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.547 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.547 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.547 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1254651</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUT_ROW_COL>
                        <Name>OUT_ROW_COL</Name>
                        <Slack>7.30</Slack>
                        <TripCount>30600</TripCount>
                        <Latency>1254649</Latency>
                        <AbsoluteTimeLatency>12.546 ms</AbsoluteTimeLatency>
                        <PipelineII>41</PipelineII>
                        <PipelineDepth>89</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </OUT_ROW_COL>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>7</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>6012</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>11989</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U27" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="mul_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_8ns_10_1_1_U28" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_224_fu_9282_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_225_fu_7778_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_226_fu_7808_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_227_fu_7904_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_228_fu_8067_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_229_fu_8212_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_230_fu_8430_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_231_fu_8714_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_232_fu_8998_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_233_fu_7820_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_234_fu_7856_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_235_fu_7916_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_236_fu_8079_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_237_fu_8286_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_238_fu_8500_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_239_fu_8726_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_240_fu_9010_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_241_fu_9294_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_242_fu_7868_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_243_fu_7980_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_244_fu_8142_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_245_fu_8298_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_246_fu_8512_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_247_fu_8788_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_248_fu_9072_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_249_fu_9356_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_250_fu_9566_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_251_fu_7992_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_252_fu_8154_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_253_fu_8356_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_254_fu_8574_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_255_fu_8800_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_256_fu_9084_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_257_fu_9368_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_258_fu_9636_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_259_fu_9846_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_260_fu_8224_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_261_fu_8368_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_262_fu_8586_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_263_fu_8858_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_264_fu_9142_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_265_fu_9426_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_266_fu_9648_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_267_fu_9858_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_268_fu_10073_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_269_fu_8442_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_270_fu_8644_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_271_fu_8870_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_272_fu_9154_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_273_fu_9438_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_274_fu_9706_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_275_fu_9916_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_276_fu_10085_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_277_fu_10213_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_278_fu_8656_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_279_fu_8928_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_280_fu_9212_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_281_fu_9496_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_282_fu_9718_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_283_fu_9928_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_284_fu_10143_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_285_fu_10283_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_286_fu_10353_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_287_fu_8940_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_288_fu_9224_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_289_fu_9508_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_290_fu_9776_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_291_fu_9986_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_292_fu_10155_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_293_fu_10295_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_294_fu_10423_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_295_fu_10493_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_296_fu_9578_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_297_fu_9788_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_298_fu_9998_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_299_fu_10225_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_300_fu_10365_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_301_fu_10435_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_302_fu_10505_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_303_fu_10567_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next112_fu_7195_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_304_fu_7332_p2" SOURCE="src/conv1.cpp:41" URAM="0" VARIABLE="empty_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_305_fu_7338_p2" SOURCE="src/conv1.cpp:41" URAM="0" VARIABLE="empty_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_306_fu_7478_p2" SOURCE="src/conv1.cpp:41" URAM="0" VARIABLE="empty_306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_307_fu_7483_p2" SOURCE="src/conv1.cpp:41" URAM="0" VARIABLE="empty_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_308_fu_7606_p2" SOURCE="src/conv1.cpp:41" URAM="0" VARIABLE="empty_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_309_fu_7611_p2" SOURCE="src/conv1.cpp:41" URAM="0" VARIABLE="empty_309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_310_fu_7616_p2" SOURCE="src/conv1.cpp:41" URAM="0" VARIABLE="empty_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_26_fu_6993_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="add_ln38_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_7002_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U30" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="mul_ln38_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_8ns_10_1_1_U31" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_314_fu_7796_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_315_fu_7832_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_316_fu_7928_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_317_fu_8091_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_318_fu_8236_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_319_fu_8454_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_320_fu_8738_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_321_fu_9022_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_322_fu_7844_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_323_fu_7880_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_324_fu_7940_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_325_fu_8103_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_326_fu_8310_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_327_fu_8524_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_328_fu_8750_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_329_fu_9034_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_330_fu_9306_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_331_fu_7892_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_332_fu_8004_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_333_fu_8166_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_334_fu_8322_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_335_fu_8536_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_336_fu_8812_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_337_fu_9096_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_338_fu_9380_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_339_fu_9590_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_340_fu_8016_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_341_fu_8178_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_342_fu_8380_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_343_fu_8598_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_344_fu_8824_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_345_fu_9108_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_346_fu_9392_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_347_fu_9660_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_348_fu_9870_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_349_fu_8248_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_350_fu_8392_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_351_fu_8610_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_352_fu_8882_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_353_fu_9166_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_354_fu_9450_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_355_fu_9672_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_356_fu_9882_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_357_fu_10097_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_358_fu_8466_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_359_fu_8668_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_360_fu_8894_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_360"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_361_fu_9178_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_362_fu_9462_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_363_fu_9730_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_364_fu_9940_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_365_fu_10109_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_366_fu_10237_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_367_fu_8680_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_368_fu_8952_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_369_fu_9236_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_370_fu_9520_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_371_fu_9742_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_372_fu_9952_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_373_fu_10167_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_374_fu_10307_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_375_fu_10377_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_375"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_376_fu_8964_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_377_fu_9248_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_378_fu_9532_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_379_fu_9800_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_380_fu_10010_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_381_fu_10179_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_382_fu_10319_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_383_fu_10447_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_383"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_384_fu_10517_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_384"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_385_fu_9318_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_386_fu_9602_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_386"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_387_fu_9812_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_388_fu_10022_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_389_fu_10249_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_390_fu_10389_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_390"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_391_fu_10459_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_392_fu_10529_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_392"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_393_fu_10579_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next112_dup_fu_7110_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="indvars_iv_next112_dup"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_8ns_11_1_1_U34" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="mul_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next112_mid1_fu_7216_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="indvars_iv_next112_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_8ns_11_1_1_U35" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="mul_ln55_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_7361_p2" SOURCE="src/conv1.cpp:41" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_8ns_11_1_1_U42" SOURCE="src/conv1.cpp:41" URAM="0" VARIABLE="mul_ln55_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="p_mid18_fu_7384_p2" SOURCE="src/conv1.cpp:41" URAM="0" VARIABLE="p_mid18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_8ns_11_1_1_U43" SOURCE="src/conv1.cpp:41" URAM="0" VARIABLE="mul_ln55_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="p_mid110_fu_7502_p2" SOURCE="src/conv1.cpp:41" URAM="0" VARIABLE="p_mid110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_8ns_11_1_1_U49" SOURCE="src/conv1.cpp:41" URAM="0" VARIABLE="mul_ln55_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="p_mid112_fu_7524_p2" SOURCE="src/conv1.cpp:41" URAM="0" VARIABLE="p_mid112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_8ns_11_1_1_U50" SOURCE="src/conv1.cpp:41" URAM="0" VARIABLE="mul_ln55_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="p_mid114_fu_7642_p2" SOURCE="src/conv1.cpp:41" URAM="0" VARIABLE="p_mid114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_8ns_11_1_1_U55" SOURCE="src/conv1.cpp:41" URAM="0" VARIABLE="mul_ln55_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="p_mid116_fu_7664_p2" SOURCE="src/conv1.cpp:41" URAM="0" VARIABLE="p_mid116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_8ns_11_1_1_U56" SOURCE="src/conv1.cpp:41" URAM="0" VARIABLE="mul_ln55_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="p_mid118_fu_7686_p2" SOURCE="src/conv1.cpp:41" URAM="0" VARIABLE="p_mid118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_8ns_11_1_1_U59" SOURCE="src/conv1.cpp:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_7956_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_54_fu_7968_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_55_fu_8115_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_56_fu_8190_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_57_fu_8334_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_58_fu_8548_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_59_fu_8762_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_60_fu_8976_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_61_fu_9260_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U36" SOURCE="src/conv1.cpp:42" URAM="0" VARIABLE="mul_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_7260_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_62_fu_8043_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_63_fu_8055_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_64_fu_8201_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_65_fu_8345_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_66_fu_8478_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_67_fu_8692_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_68_fu_8987_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_69_fu_9271_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_70_fu_9544_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U38" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="mul_ln55_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7297_p0" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_71_fu_8130_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_72_fu_8260_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_73_fu_8489_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_74_fu_8703_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_75_fu_8906_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_76_fu_9190_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_77_fu_9555_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_78_fu_9824_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_79_fu_10034_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U44" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="mul_ln55_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7309_p0" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_80_fu_8274_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_81_fu_8404_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_82_fu_8622_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_83_fu_8917_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_84_fu_9201_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_85_fu_9474_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_86_fu_9754_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_87_fu_10045_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_88_fu_10261_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U45" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="mul_ln55_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7450_p0" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_89_fu_8418_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_90_fu_8633_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_91_fu_8836_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_92_fu_9120_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_93_fu_9485_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_94_fu_9765_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_95_fu_9964_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_96_fu_10272_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_97_fu_10471_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U51" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="mul_ln55_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7461_p0" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_98_fu_8562_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_99_fu_8847_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_100_fu_9131_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_101_fu_9404_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_102_fu_9684_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_103_fu_9975_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_104_fu_10191_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_105_fu_10401_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_106_fu_10591_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U52" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="mul_ln55_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7472_p0" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_107_fu_8776_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_108_fu_9046_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_109_fu_9415_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_110_fu_9695_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_111_fu_9894_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_112_fu_10202_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_113_fu_10412_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_114_fu_10541_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_115_fu_10608_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U57" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="mul_ln55_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7589_p0" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_116_fu_9060_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_117_fu_9330_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_118_fu_9614_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_119_fu_9905_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_120_fu_10121_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_121_fu_10331_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_122_fu_10552_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_123_fu_10619_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_124_fu_10630_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U58" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="mul_ln55_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7600_p0" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_125_fu_9344_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_126_fu_9625_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_127_fu_9835_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_128_fu_10132_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_129_fu_10342_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_130_fu_10482_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_131_fu_10563_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_132_fu_10634_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_133_fu_10638_p2" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="add_ln55_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U60" SOURCE="src/conv1.cpp:55" URAM="0" VARIABLE="mul_ln55_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_10056_p2" SOURCE="src/conv1.cpp:41" URAM="0" VARIABLE="add_ln41"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1_Pipeline_RELU</Name>
            <Loops>
                <RELU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.437</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>517</Best-caseLatency>
                    <Average-caseLatency>517</Average-caseLatency>
                    <Worst-caseLatency>517</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>517</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RELU>
                        <Name>RELU</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>515</Latency>
                        <AbsoluteTimeLatency>5.150 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </RELU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>313</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_149_p2" SOURCE="src/conv1.cpp:138" URAM="0" VARIABLE="add_ln138"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1_Pipeline_3</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>47</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_132_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1_Pipeline_CLEAR_BH_BW</Name>
            <Loops>
                <CLEAR_BH_BW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.530</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>30602</Best-caseLatency>
                    <Average-caseLatency>30602</Average-caseLatency>
                    <Worst-caseLatency>30602</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.306 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.306 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.306 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>30602</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CLEAR_BH_BW>
                        <Name>CLEAR_BH_BW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>30600</TripCount>
                        <Latency>30600</Latency>
                        <AbsoluteTimeLatency>0.306 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </CLEAR_BH_BW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>46</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>270</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR_BH_BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_3_fu_147_p2" SOURCE="src/conv1.cpp:71" URAM="0" VARIABLE="add_ln71_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR_BH_BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_162_p2" SOURCE="src/conv1.cpp:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR_BH_BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_230_p2" SOURCE="src/conv1.cpp:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR_BH_BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_294_p2" SOURCE="src/conv1.cpp:74" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR_BH_BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_1_fu_300_p2" SOURCE="src/conv1.cpp:72" URAM="0" VARIABLE="add_ln72_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1</Name>
            <Loops>
                <TILE_ROW>
                    <BH>
                        <PAD/>
                        <BH.2/>
                    </BH>
                    <TILE_OUT>
                        <LOAD_WEIGHTS>
                            <K>
                                <K.1/>
                            </K>
                        </LOAD_WEIGHTS>
                        <EXPORT>
                            <BH/>
                        </EXPORT>
                    </TILE_OUT>
                </TILE_ROW>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.360</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>189137904</Best-caseLatency>
                    <Average-caseLatency>189137904</Average-caseLatency>
                    <Worst-caseLatency>189137904</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.891 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.891 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.891 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>189137904</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TILE_ROW>
                        <Name>TILE_ROW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>17</TripCount>
                        <Latency>189137903</Latency>
                        <AbsoluteTimeLatency>1.891 sec</AbsoluteTimeLatency>
                        <IterationLatency>11125759</IterationLatency>
                        <PipelineDepth>11125759</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <BH>
                            <Name>BH</Name>
                            <Slack>7.30</Slack>
                            <TripCount>23</TripCount>
                            <Latency>77924</Latency>
                            <AbsoluteTimeLatency>0.779 ms</AbsoluteTimeLatency>
                            <IterationLatency>3388</IterationLatency>
                            <PipelineDepth>3388</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <PAD>
                                <Name>PAD</Name>
                                <Slack>7.30</Slack>
                                <TripCount>4</TripCount>
                                <Latency>52</Latency>
                                <AbsoluteTimeLatency>0.520 us</AbsoluteTimeLatency>
                                <IterationLatency>13</IterationLatency>
                                <PipelineDepth>13</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </PAD>
                            <BH.2>
                                <Name>BH.2</Name>
                                <Slack>7.30</Slack>
                                <TripCount>255</TripCount>
                                <Latency>3315</Latency>
                                <AbsoluteTimeLatency>33.150 us</AbsoluteTimeLatency>
                                <IterationLatency>13</IterationLatency>
                                <PipelineDepth>13</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </BH.2>
                        </BH>
                        <TILE_OUT>
                            <Name>TILE_OUT</Name>
                            <Slack>7.30</Slack>
                            <TripCount>8</TripCount>
                            <Latency>11047824</Latency>
                            <AbsoluteTimeLatency>0.110 sec</AbsoluteTimeLatency>
                            <IterationLatency>1380978</IterationLatency>
                            <PipelineDepth>1380978</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_conv1_Pipeline_OUT_ROW_COL_fu_566</Instance>
                                <Instance>grp_conv1_Pipeline_CLEAR_BH_BW_fu_586</Instance>
                            </InstanceList>
                            <LOAD_WEIGHTS>
                                <Name>LOAD_WEIGHTS</Name>
                                <Slack>7.30</Slack>
                                <TripCount>8</TripCount>
                                <Latency>2176</Latency>
                                <AbsoluteTimeLatency>21.760 us</AbsoluteTimeLatency>
                                <IterationLatency>272</IterationLatency>
                                <PipelineDepth>272</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <K>
                                    <Name>K</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>9</TripCount>
                                    <Latency>270</Latency>
                                    <AbsoluteTimeLatency>2.700 us</AbsoluteTimeLatency>
                                    <IterationLatency>30</IterationLatency>
                                    <PipelineDepth>30</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <K.1>
                                        <Name>K.1</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>9</TripCount>
                                        <Latency>28</Latency>
                                        <AbsoluteTimeLatency>0.280 us</AbsoluteTimeLatency>
                                        <IterationLatency>3</IterationLatency>
                                        <PipelineDepth>3</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                    </K.1>
                                </K>
                            </LOAD_WEIGHTS>
                            <EXPORT>
                                <Name>EXPORT</Name>
                                <Slack>7.30</Slack>
                                <TripCount>8</TripCount>
                                <Latency>93544</Latency>
                                <AbsoluteTimeLatency>0.935 ms</AbsoluteTimeLatency>
                                <IterationLatency>11693</IterationLatency>
                                <PipelineDepth>11693</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <BH>
                                    <Name>BH</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>15</TripCount>
                                    <Latency>11685</Latency>
                                    <AbsoluteTimeLatency>0.117 ms</AbsoluteTimeLatency>
                                    <IterationLatency>779</IterationLatency>
                                    <PipelineDepth>779</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList>
                                        <Instance>grp_conv1_Pipeline_RELU_fu_594</Instance>
                                        <Instance>grp_conv1_Pipeline_3_fu_604</Instance>
                                    </InstanceList>
                                </BH>
                            </EXPORT>
                        </TILE_OUT>
                    </TILE_ROW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>72</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>16</UTIL_BRAM>
                    <DSP>9</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>7623</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>15300</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>21</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_1_fu_658_p2" SOURCE="src/conv1.cpp:88" URAM="0" VARIABLE="add_ln88_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_674_p2" SOURCE="src/conv1.cpp:88" URAM="0" VARIABLE="add_ln88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_680_p2" SOURCE="src/conv1.cpp:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_2_fu_690_p2" SOURCE="src/conv1.cpp:92" URAM="0" VARIABLE="add_ln92_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln94_fu_759_p2" SOURCE="src/conv1.cpp:94" URAM="0" VARIABLE="sub_ln94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_769_p2" SOURCE="src/conv1.cpp:94" URAM="0" VARIABLE="add_ln94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_794_p2" SOURCE="src/conv1.cpp:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_861_p2" SOURCE="src/conv1.cpp:98" URAM="0" VARIABLE="add_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PAD" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_873_p0" SOURCE="src/conv1.cpp:101" URAM="0" VARIABLE="add_ln101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_1_fu_883_p2" SOURCE="src/conv1.cpp:101" URAM="0" VARIABLE="add_ln101_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH.2" OPTYPE="add" PRAGMA="" RTLNAME="empty_397_fu_904_p2" SOURCE="" URAM="0" VARIABLE="empty_397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH.2" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx36612_sum_i_fu_910_p2" SOURCE="" URAM="0" VARIABLE="arrayidx36612_sum_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH.2" OPTYPE="add" PRAGMA="" RTLNAME="empty_400_fu_953_p2" SOURCE="src/conv1.cpp:88" URAM="0" VARIABLE="empty_400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="BH.2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U98" SOURCE="" URAM="0" VARIABLE="mul330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW" OPTYPE="sub" PRAGMA="" RTLNAME="empty_402_fu_988_p2" SOURCE="src/conv1.cpp:29" URAM="0" VARIABLE="empty_402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_OUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_1_fu_1004_p2" SOURCE="src/conv1.cpp:33" URAM="0" VARIABLE="add_ln33_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_WEIGHTS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_1_fu_1024_p2" SOURCE="src/conv1.cpp:115" URAM="0" VARIABLE="add_ln115_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_WEIGHTS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_1036_p2" SOURCE="src/conv1.cpp:115" URAM="0" VARIABLE="add_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="K" OPTYPE="add" PRAGMA="" RTLNAME="empty_404_fu_1074_p2" SOURCE="src/conv1.cpp:115" URAM="0" VARIABLE="empty_404"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="K" OPTYPE="add" PRAGMA="" RTLNAME="empty_406_fu_1085_p2" SOURCE="src/conv1.cpp:115" URAM="0" VARIABLE="empty_406"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="K" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_1097_p2" SOURCE="src/conv1.cpp:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="K.1" OPTYPE="add" PRAGMA="" RTLNAME="empty_407_fu_1127_p2" SOURCE="src/conv1.cpp:115" URAM="0" VARIABLE="empty_407"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="K.1" OPTYPE="add" PRAGMA="" RTLNAME="empty_408_fu_1138_p2" SOURCE="" URAM="0" VARIABLE="empty_408"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_WEIGHTS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_2_fu_1103_p2" SOURCE="src/conv1.cpp:115" URAM="0" VARIABLE="add_ln115_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_fu_1160_p2" SOURCE="src/conv1.cpp:134" URAM="0" VARIABLE="add_ln134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln135_fu_1236_p2" SOURCE="src/conv1.cpp:135" URAM="0" VARIABLE="sub_ln135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="empty_410_fu_1170_p2" SOURCE="src/conv1.cpp:134" URAM="0" VARIABLE="empty_410"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="EXPORT" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_19ns_24_1_1_U99" SOURCE="src/conv1.cpp:134" URAM="0" VARIABLE="empty_411"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_fu_1262_p2" SOURCE="src/conv1.cpp:135" URAM="0" VARIABLE="add_ln135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_1_fu_1272_p2" SOURCE="src/conv1.cpp:135" URAM="0" VARIABLE="add_ln135_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_OUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_1214_p2" SOURCE="src/conv1.cpp:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_1014_p2" SOURCE="src/conv1.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_U" SOURCE="src/conv1.cpp:24" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_U" SOURCE="src/conv1.cpp:24" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0_U" SOURCE="src/conv1.cpp:24" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="30" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/>
                <BindNode BINDTYPE="storage" BRAM="30" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_LOAD_INPUT_BH_L</Name>
            <Loops>
                <LOAD_INPUT_BH_L/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>48971</Best-caseLatency>
                    <Average-caseLatency>48971</Average-caseLatency>
                    <Worst-caseLatency>48971</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.490 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.490 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.490 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>48971</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOAD_INPUT_BH_L>
                        <Name>LOAD_INPUT_BH_L</Name>
                        <Slack>7.30</Slack>
                        <TripCount>48960</TripCount>
                        <Latency>48969</Latency>
                        <AbsoluteTimeLatency>0.490 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOAD_INPUT_BH_L>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>372</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>570</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_3_fu_230_p2" SOURCE="src/conv2.cpp:75" URAM="0" VARIABLE="add_ln75_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_245_p2" SOURCE="src/conv2.cpp:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH_L" OPTYPE="sub" PRAGMA="" RTLNAME="empty_207_fu_295_p2" SOURCE="src/conv2.cpp:75" URAM="0" VARIABLE="empty_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="LOAD_INPUT_BH_L" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_19ns_25_1_1_U118" SOURCE="src/conv2.cpp:75" URAM="0" VARIABLE="mul_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_357_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH_L" OPTYPE="add" PRAGMA="" RTLNAME="empty_208_fu_395_p2" SOURCE="src/conv2.cpp:75" URAM="0" VARIABLE="empty_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH_L" OPTYPE="add" PRAGMA="" RTLNAME="empty_205_fu_456_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="empty_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_462_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="add_ln76_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_LOAD_WEIGHTS_L</Name>
            <Loops>
                <LOAD_WEIGHTS_L/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>259</Best-caseLatency>
                    <Average-caseLatency>259</Average-caseLatency>
                    <Worst-caseLatency>259</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.590 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.590 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>259</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOAD_WEIGHTS_L>
                        <Name>LOAD_WEIGHTS_L</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>2.570 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOAD_WEIGHTS_L>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>57</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>151</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_WEIGHTS_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_1_fu_128_p2" SOURCE="src/conv2.cpp:89" URAM="0" VARIABLE="add_ln89_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_WEIGHTS_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_151_p2" SOURCE="src/conv2.cpp:89" URAM="0" VARIABLE="add_ln89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_WEIGHTS_L" OPTYPE="add" PRAGMA="" RTLNAME="empty_204_fu_200_p2" SOURCE="src/conv2.cpp:89" URAM="0" VARIABLE="empty_204"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_OUT_ROW_COL</Name>
            <Loops>
                <OUT_ROW_COL/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>195850</Best-caseLatency>
                    <Average-caseLatency>195850</Average-caseLatency>
                    <Worst-caseLatency>195850</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.958 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.958 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.958 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>195850</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUT_ROW_COL>
                        <Name>OUT_ROW_COL</Name>
                        <Slack>7.30</Slack>
                        <TripCount>195840</TripCount>
                        <Latency>195848</Latency>
                        <AbsoluteTimeLatency>1.958 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </OUT_ROW_COL>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>397</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>568</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_1_fu_235_p2" SOURCE="src/conv2.cpp:40" URAM="0" VARIABLE="add_ln40_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_253_p2" SOURCE="src/conv2.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln46_fu_297_p2" SOURCE="src/conv2.cpp:46" URAM="0" VARIABLE="sub_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_351_p2" SOURCE="src/conv2.cpp:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln46_1_fu_395_p2" SOURCE="src/conv2.cpp:46" URAM="0" VARIABLE="sub_ln46_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_458_p2" SOURCE="src/conv2.cpp:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_500_p2" SOURCE="src/conv2.cpp:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_1_fu_528_p2" SOURCE="src/conv2.cpp:46" URAM="0" VARIABLE="add_ln46_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_581_p2" SOURCE="src/conv2.cpp:44" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_1_fu_587_p2" SOURCE="src/conv2.cpp:43" URAM="0" VARIABLE="add_ln43_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_601_p2" SOURCE="src/conv2.cpp:41" URAM="0" VARIABLE="add_ln41_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_RELU</Name>
            <Loops>
                <RELU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.437</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>517</Best-caseLatency>
                    <Average-caseLatency>517</Average-caseLatency>
                    <Worst-caseLatency>517</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>517</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RELU>
                        <Name>RELU</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>515</Latency>
                        <AbsoluteTimeLatency>5.150 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </RELU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>237</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_98_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_108_p2" SOURCE="src/conv2.cpp:111" URAM="0" VARIABLE="add_ln111"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_5</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>46</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>98</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_109_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_214_fu_119_p2" SOURCE="" URAM="0" VARIABLE="empty_214"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_RELU4</Name>
            <Loops>
                <RELU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.437</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>517</Best-caseLatency>
                    <Average-caseLatency>517</Average-caseLatency>
                    <Worst-caseLatency>517</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>517</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RELU>
                        <Name>RELU</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>515</Latency>
                        <AbsoluteTimeLatency>5.150 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </RELU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>237</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_98_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_108_p2" SOURCE="src/conv2.cpp:111" URAM="0" VARIABLE="add_ln111"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_7</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>46</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>98</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_109_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_212_fu_119_p2" SOURCE="" URAM="0" VARIABLE="empty_212"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_BW</Name>
            <Loops>
                <BW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.046</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <BW>
                        <Name>BW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </BW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_72_p2" SOURCE="src/conv2.cpp:61" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_82_p2" SOURCE="src/conv2.cpp:63" URAM="0" VARIABLE="add_ln63"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_BW5</Name>
            <Loops>
                <BW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.046</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <BW>
                        <Name>BW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </BW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_72_p2" SOURCE="src/conv2.cpp:61" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_1_fu_82_p2" SOURCE="src/conv2.cpp:63" URAM="0" VARIABLE="add_ln63_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_BW6</Name>
            <Loops>
                <BW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.046</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <BW>
                        <Name>BW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </BW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_72_p2" SOURCE="src/conv2.cpp:61" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_82_p2" SOURCE="src/conv2.cpp:63" URAM="0" VARIABLE="add_ln63"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2</Name>
            <Loops>
                <TILE_ROW>
                    <TILE_OUT>
                        <EXPORT>
                            <BH/>
                        </EXPORT>
                        <CLEAR/>
                    </TILE_OUT>
                </TILE_ROW>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>148167666</Best-caseLatency>
                    <Average-caseLatency>148181266</Average-caseLatency>
                    <Worst-caseLatency>148192146</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.482 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.482 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.482 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>148167666 ~ 148192146</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TILE_ROW>
                        <Name>TILE_ROW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>85</TripCount>
                        <Latency>148167665 ~ 148192145</Latency>
                        <AbsoluteTimeLatency>1.482 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>1743149</min>
                                <max>1743437</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>1743149 ~ 1743437</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_302</Instance>
                        </InstanceList>
                        <TILE_OUT>
                            <Name>TILE_OUT</Name>
                            <Slack>7.30</Slack>
                            <TripCount>8</TripCount>
                            <Latency>1694168 ~ 1694456</Latency>
                            <AbsoluteTimeLatency>16.942 ms ~ 16.945 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>211771</min>
                                    <max>211807</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>211771 ~ 211807</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_312</Instance>
                                <Instance>grp_conv2_Pipeline_OUT_ROW_COL_fu_321</Instance>
                            </InstanceList>
                            <EXPORT>
                                <Name>EXPORT</Name>
                                <Slack>7.30</Slack>
                                <TripCount>4</TripCount>
                                <Latency>12548 ~ 12584</Latency>
                                <AbsoluteTimeLatency>0.125 ms ~ 0.126 ms</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>3137</min>
                                        <max>3146</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>3137 ~ 3146</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <BH>
                                    <Name>BH</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>2</TripCount>
                                    <Latency>3134 ~ 3142</Latency>
                                    <AbsoluteTimeLatency>31.340 us ~ 31.420 us</AbsoluteTimeLatency>
                                    <IterationLatency>1567</IterationLatency>
                                    <PipelineDepth>1567</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList>
                                        <Instance>grp_conv2_Pipeline_RELU_fu_331</Instance>
                                        <Instance>grp_conv2_Pipeline_5_fu_339</Instance>
                                        <Instance>grp_conv2_Pipeline_RELU4_fu_349</Instance>
                                        <Instance>grp_conv2_Pipeline_7_fu_357</Instance>
                                    </InstanceList>
                                </BH>
                            </EXPORT>
                            <CLEAR>
                                <Name>CLEAR</Name>
                                <Slack>7.30</Slack>
                                <TripCount>4</TripCount>
                                <Latency>3108</Latency>
                                <AbsoluteTimeLatency>31.080 us</AbsoluteTimeLatency>
                                <IterationLatency>777</IterationLatency>
                                <PipelineDepth>777</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_conv2_Pipeline_BW_fu_367</Instance>
                                    <Instance>grp_conv2_Pipeline_BW5_fu_375</Instance>
                                    <Instance>grp_conv2_Pipeline_BW6_fu_382</Instance>
                                </InstanceList>
                            </CLEAR>
                        </TILE_OUT>
                    </TILE_ROW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>9</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1938</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>28373</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>40</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln76_fu_447_p2" SOURCE="src/conv2.cpp:76" URAM="0" VARIABLE="sub_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_OUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_1_fu_463_p2" SOURCE="src/conv2.cpp:36" URAM="0" VARIABLE="add_ln36_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_489_p2" SOURCE="src/conv2.cpp:104" URAM="0" VARIABLE="add_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln111_fu_544_p2" SOURCE="src/conv2.cpp:111" URAM="0" VARIABLE="sub_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="empty_216_fu_499_p2" SOURCE="src/conv2.cpp:104" URAM="0" VARIABLE="empty_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="EXPORT" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_19ns_23_1_1_U156" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="mul_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_523_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_568_p2" SOURCE="src/conv2.cpp:111" URAM="0" VARIABLE="add_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln111_1_fu_589_p2" SOURCE="src/conv2.cpp:111" URAM="0" VARIABLE="sub_ln111_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_1_fu_604_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="add_ln108_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln108_fu_633_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="sub_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_2_fu_643_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="add_ln108_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_3_fu_668_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="add_ln108_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln108_1_fu_697_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="sub_ln108_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_4_fu_707_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="add_ln108_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_1_fu_725_p2" SOURCE="src/conv2.cpp:111" URAM="0" VARIABLE="add_ln111_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln111_2_fu_746_p2" SOURCE="src/conv2.cpp:111" URAM="0" VARIABLE="sub_ln111_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_767_p2" SOURCE="src/conv2.cpp:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_1_fu_783_p2" SOURCE="src/conv2.cpp:58" URAM="0" VARIABLE="add_ln58_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_795_p2" SOURCE="src/conv2.cpp:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_807_p2" SOURCE="src/conv2.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_1_fu_814_p2" SOURCE="src/conv2.cpp:63" URAM="0" VARIABLE="add_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_OUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_801_p2" SOURCE="src/conv2.cpp:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_469_p2" SOURCE="src/conv2.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="input_fm_buffer_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="input_fm_buffer"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_buffer_U" SOURCE="" URAM="0" VARIABLE="weight_buffer"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="output_fm_buffer_U" SOURCE="" URAM="0" VARIABLE="output_fm_buffer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_input_buffer_c3</Name>
            <Loops>
                <LOADI_LOADH/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>73739</Best-caseLatency>
                    <Average-caseLatency>73739</Average-caseLatency>
                    <Worst-caseLatency>73739</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.737 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.737 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.737 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>73739</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOADI_LOADH>
                        <Name>LOADI_LOADH</Name>
                        <Slack>7.30</Slack>
                        <TripCount>288</TripCount>
                        <Latency>73737</Latency>
                        <AbsoluteTimeLatency>0.737 ms</AbsoluteTimeLatency>
                        <PipelineII>256</PipelineII>
                        <PipelineDepth>266</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOADI_LOADH>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2399</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>7189</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>10</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_1_fu_2530_p2" SOURCE="src/conv3.cpp:86" URAM="0" VARIABLE="add_ln86_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_2542_p2" SOURCE="src/conv3.cpp:86" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_2_fu_2796_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="add_ln98_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_2824_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_54_fu_2834_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_55_fu_2849_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_56_fu_2864_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_57_fu_2879_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_58_fu_2894_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_59_fu_2909_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_60_fu_2924_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_61_fu_2939_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_62_fu_2954_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_63_fu_2969_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_64_fu_2984_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_65_fu_2999_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_66_fu_3014_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_67_fu_3029_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_68_fu_3044_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_69_fu_3059_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_70_fu_3074_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_71_fu_3089_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_72_fu_3104_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_73_fu_3119_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_74_fu_3134_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_75_fu_3149_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_76_fu_3164_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_77_fu_3179_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_78_fu_3194_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_79_fu_3209_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_80_fu_3224_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_81_fu_3239_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_82_fu_3254_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_83_fu_3269_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_84_fu_3284_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_85_fu_3299_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_86_fu_3314_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_87_fu_3329_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_88_fu_3344_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_89_fu_3359_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_90_fu_3374_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_91_fu_3389_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_92_fu_3404_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_93_fu_3419_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_94_fu_3434_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_95_fu_3449_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_96_fu_3464_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_97_fu_3479_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_98_fu_3494_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_99_fu_3509_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_100_fu_3524_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_101_fu_3539_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_102_fu_3554_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_103_fu_3569_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_104_fu_3584_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_105_fu_3599_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_106_fu_3614_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_107_fu_3629_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_108_fu_3644_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_109_fu_3659_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_110_fu_3674_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_111_fu_3689_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_112_fu_3704_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_113_fu_3719_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_114_fu_3734_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_115_fu_3749_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_116_fu_3764_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_117_fu_3779_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_118_fu_3794_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_119_fu_3809_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_120_fu_3824_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_121_fu_3839_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_122_fu_3854_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_123_fu_3869_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_124_fu_3884_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_125_fu_3899_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_126_fu_3914_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_127_fu_3929_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_128_fu_3944_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_129_fu_3959_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_130_fu_3974_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_131_fu_3989_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_132_fu_4004_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_133_fu_4019_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_134_fu_4034_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_135_fu_4049_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_136_fu_4064_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_137_fu_4079_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_138_fu_4094_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_139_fu_4109_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_140_fu_4124_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_141_fu_4139_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_142_fu_4154_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_143_fu_4169_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_144_fu_4184_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_145_fu_4199_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_146_fu_4214_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_147_fu_4229_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_148_fu_4244_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_149_fu_4259_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_150_fu_4274_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_151_fu_4289_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_152_fu_4304_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_153_fu_4319_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_154_fu_4334_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_155_fu_4349_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_156_fu_4364_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_157_fu_4379_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_158_fu_4394_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_159_fu_4409_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_160_fu_4424_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_161_fu_4439_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_162_fu_4454_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_163_fu_4469_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_164_fu_4484_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_165_fu_4499_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_166_fu_4514_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_167_fu_4529_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_168_fu_4544_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_169_fu_4559_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_170_fu_4574_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_171_fu_4589_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_172_fu_4604_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_173_fu_4619_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_174_fu_4634_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_175_fu_4649_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_176_fu_4664_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_177_fu_4679_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_178_fu_4694_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_179_fu_4709_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_180_fu_4724_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_2578_p2" SOURCE="src/conv3.cpp:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_1_fu_2588_p2" SOURCE="src/conv3.cpp:90" URAM="0" VARIABLE="add_ln90_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_1_fu_2608_p2" SOURCE="src/srcnn.cpp:56" URAM="0" VARIABLE="add_ln56_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_2618_p2" SOURCE="src/srcnn.cpp:56" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_19ns_24_1_1_U171" SOURCE="src/conv3.cpp:92" URAM="0" VARIABLE="mul_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln92_fu_2684_p2" SOURCE="src/conv3.cpp:92" URAM="0" VARIABLE="sub_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_2726_p2" SOURCE="src/conv3.cpp:87" URAM="0" VARIABLE="add_ln87"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_WEIGHTI_WEIGHTK_L</Name>
            <Loops>
                <WEIGHTI_WEIGHTK_L/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>803</Best-caseLatency>
                    <Average-caseLatency>803</Average-caseLatency>
                    <Worst-caseLatency>803</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>803</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WEIGHTI_WEIGHTK_L>
                        <Name>WEIGHTI_WEIGHTK_L</Name>
                        <Slack>7.30</Slack>
                        <TripCount>800</TripCount>
                        <Latency>801</Latency>
                        <AbsoluteTimeLatency>8.010 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WEIGHTI_WEIGHTK_L>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>66</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>289</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHTI_WEIGHTK_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_1_fu_156_p2" SOURCE="src/conv3.cpp:118" URAM="0" VARIABLE="add_ln118_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHTI_WEIGHTK_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_185_p2" SOURCE="src/conv3.cpp:118" URAM="0" VARIABLE="add_ln118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHTI_WEIGHTK_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_253_p2" SOURCE="src/conv3.cpp:119" URAM="0" VARIABLE="add_ln119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHTI_WEIGHTK_L" OPTYPE="add" PRAGMA="" RTLNAME="empty_187_fu_332_p2" SOURCE="src/conv3.cpp:119" URAM="0" VARIABLE="empty_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHTI_WEIGHTK_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_1_fu_338_p2" SOURCE="src/conv3.cpp:119" URAM="0" VARIABLE="add_ln119_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_IN_ROW_COL</Name>
            <Loops>
                <IN_ROW_COL/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258433</Best-caseLatency>
                    <Average-caseLatency>258433</Average-caseLatency>
                    <Worst-caseLatency>258433</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.584 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.584 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.584 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258433</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <IN_ROW_COL>
                        <Name>IN_ROW_COL</Name>
                        <Slack>7.30</Slack>
                        <TripCount>13600</TripCount>
                        <Latency>258431</Latency>
                        <AbsoluteTimeLatency>2.584 ms</AbsoluteTimeLatency>
                        <PipelineII>19</PipelineII>
                        <PipelineDepth>51</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </IN_ROW_COL>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>15</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>5665</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>5414</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next158_fu_2163_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_2382_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_188_fu_2603_p2" SOURCE="" URAM="0" VARIABLE="empty_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_189_fu_2608_p2" SOURCE="src/conv3.cpp:40" URAM="0" VARIABLE="empty_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_25_fu_1670_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_1682_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_5_fu_1726_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_6ns_11_1_1_U199" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="mul_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_1_fu_1751_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_2_fu_2013_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_3_fu_2295_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_4_fu_2503_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_5_fu_2023_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_6_fu_2168_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_7_fu_2305_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_8_fu_2513_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_9_fu_2614_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_10_fu_2178_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_11_fu_2387_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_12_fu_2560_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_13_fu_2776_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_14_fu_2816_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_15_fu_2397_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_16_fu_2570_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_17_fu_2786_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_18_fu_2856_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_19_fu_2896_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_20_fu_2624_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_21_fu_2826_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_22_fu_2866_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_23_fu_2906_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_24_fu_2916_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next158_dup_fu_1780_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="indvars_iv_next158_dup"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_6_fu_1812_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_7_fu_1842_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next158_mid1_fu_2195_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="indvars_iv_next158_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_8_fu_2211_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_9_fu_2240_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_2414_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_10_fu_2430_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_11_fu_2459_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_12_fu_2667_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_13_fu_2696_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="p_mid123_fu_2702_p2" SOURCE="src/conv3.cpp:40" URAM="0" VARIABLE="p_mid123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_14_fu_2719_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_15_fu_2748_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_1862_p2" SOURCE="src/conv3.cpp:42" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_16_fu_1880_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_17_fu_2246_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_18_fu_2465_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_19_fu_2754_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_20_fu_2836_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_1900_p2" SOURCE="src/conv3.cpp:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_3082_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_21_fu_1920_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_22_fu_1938_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_23_fu_2257_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_24_fu_2523_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_25_fu_2765_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_26_fu_2876_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_1_fu_2039_p2" SOURCE="src/conv3.cpp:53" URAM="0" VARIABLE="add_ln53_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_1_fu_2044_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_2_fu_3100_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_27_fu_2084_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_28_fu_2315_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_29_fu_2533_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_30_fu_2796_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_31_fu_2886_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U201" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_3_fu_2113_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_4_fu_1956_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_32_fu_2124_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_33_fu_2141_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_34_fu_2476_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_35_fu_2580_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_36_fu_2846_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_37_fu_2921_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U204" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_2_fu_2325_p2" SOURCE="src/conv3.cpp:53" URAM="0" VARIABLE="add_ln53_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_38_fu_2336_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_39_fu_2353_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_40_fu_2590_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_41_fu_2806_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_42_fu_2931_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_43_fu_3005_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U205" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U183" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add53_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U184" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add53_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U187" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U183" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="tmp_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U184" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add53_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U183" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="tmp_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U184" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add53_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U187" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U187" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U187" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1968_p0" SOURCE="src/conv3.cpp:53" URAM="0" VARIABLE="add_ln53_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_44_fu_2949_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_45_fu_2960_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_46_fu_2971_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_47_fu_3015_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_48_fu_3019_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U206" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U188" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U187" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U187" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_1_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U187" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_1_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U188" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U188" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_1_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U183" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="tmp_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U187" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U187" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_1_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U187" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U188" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U187" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_2157_p0" SOURCE="src/conv3.cpp:53" URAM="0" VARIABLE="add_ln53_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_49_fu_2985_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_50_fu_3023_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_51_fu_3033_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_52_fu_3037_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_53_fu_3041_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U207" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U188" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U188" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_2_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U187" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_2_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U188" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U188" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_2_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U183" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="tmp_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U187" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_2_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U188" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U183" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="tmp_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U188" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_2_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U183" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="tmp_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U188" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U183" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="tmp_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U183" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="tmp_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U188" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_2_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U183" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="tmp_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U187" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U183" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="tmp_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U187" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_1_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U183" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="tmp_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U188" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_2_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U187" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_2_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U187" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_1_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U184" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="tmp_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U187" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_2_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U183" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="tmp_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U184" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="tmp_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U188" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_2_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U183" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="tmp_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U188" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U183" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="tmp_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U188" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_2_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U184" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="tmp_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U188" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_2_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U183" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="tmp_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U187" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_2_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="IN_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U188" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_2_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U184" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="tmp_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U184" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add53_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U184" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add53_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U184" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add53_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U184" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add53_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U184" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add53_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U184" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add53_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U183" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add53_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U183" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add53_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U183" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add53_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="IN_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U184" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add53_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_1974_p2" SOURCE="src/conv3.cpp:40" URAM="0" VARIABLE="add_ln40"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_RELU</Name>
            <Loops>
                <RELU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.437</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>517</Best-caseLatency>
                    <Average-caseLatency>517</Average-caseLatency>
                    <Worst-caseLatency>517</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>517</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RELU>
                        <Name>RELU</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>515</Latency>
                        <AbsoluteTimeLatency>5.150 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </RELU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>297</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_131_p2" SOURCE="src/conv3.cpp:138" URAM="0" VARIABLE="add_ln138"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_4</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>47</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_132_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_RELU1</Name>
            <Loops>
                <RELU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.437</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>517</Best-caseLatency>
                    <Average-caseLatency>517</Average-caseLatency>
                    <Worst-caseLatency>517</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>517</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RELU>
                        <Name>RELU</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>515</Latency>
                        <AbsoluteTimeLatency>5.150 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </RELU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>297</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_131_p2" SOURCE="src/conv3.cpp:138" URAM="0" VARIABLE="add_ln138"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_6</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>47</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_132_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_CLEARW</Name>
            <Loops>
                <CLEARW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.002</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CLEARW>
                        <Name>CLEARW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </CLEARW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEARW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_94_p2" SOURCE="src/conv3.cpp:73" URAM="0" VARIABLE="add_ln73"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_CLEARW2</Name>
            <Loops>
                <CLEARW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.002</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CLEARW>
                        <Name>CLEARW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </CLEARW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEARW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_94_p2" SOURCE="src/conv3.cpp:73" URAM="0" VARIABLE="add_ln73"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_CLEARW3</Name>
            <Loops>
                <CLEARW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.002</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CLEARW>
                        <Name>CLEARW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </CLEARW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEARW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_94_p2" SOURCE="src/conv3.cpp:73" URAM="0" VARIABLE="add_ln73"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3</Name>
            <Loops>
                <TILE_ROW>
                    <EXPORTH/>
                    <CLEARH/>
                </TILE_ROW>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17260543</Best-caseLatency>
                    <Average-caseLatency>17260951</Average-caseLatency>
                    <Worst-caseLatency>17261206</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.173 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.173 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.173 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17260543 ~ 17261206</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TILE_ROW>
                        <Name>TILE_ROW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>51</TripCount>
                        <Latency>17260542 ~ 17261205</Latency>
                        <AbsoluteTimeLatency>0.173 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>338442</min>
                                <max>338455</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>338442 ~ 338455</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_load_input_buffer_c3_fu_205</Instance>
                            <Instance>grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_217</Instance>
                            <Instance>grp_conv3_Pipeline_IN_ROW_COL_fu_226</Instance>
                        </InstanceList>
                        <EXPORTH>
                            <Name>EXPORTH</Name>
                            <Slack>7.30</Slack>
                            <TripCount>3</TripCount>
                            <Latency>4701 ~ 4709</Latency>
                            <AbsoluteTimeLatency>47.010 us ~ 47.090 us</AbsoluteTimeLatency>
                            <IterationLatency>1567</IterationLatency>
                            <PipelineDepth>1567</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_conv3_Pipeline_RELU_fu_240</Instance>
                                <Instance>grp_conv3_Pipeline_4_fu_251</Instance>
                                <Instance>grp_conv3_Pipeline_RELU1_fu_264</Instance>
                                <Instance>grp_conv3_Pipeline_6_fu_274</Instance>
                            </InstanceList>
                        </EXPORTH>
                        <CLEARH>
                            <Name>CLEARH</Name>
                            <Slack>7.30</Slack>
                            <TripCount>2</TripCount>
                            <Latency>1554 ~ 1557</Latency>
                            <AbsoluteTimeLatency>15.540 us ~ 15.570 us</AbsoluteTimeLatency>
                            <IterationLatency>777</IterationLatency>
                            <PipelineDepth>777</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_conv3_Pipeline_CLEARW_fu_286</Instance>
                                <Instance>grp_conv3_Pipeline_CLEARW2_fu_296</Instance>
                                <Instance>grp_conv3_Pipeline_CLEARW3_fu_305</Instance>
                            </InstanceList>
                        </CLEARH>
                    </TILE_ROW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>150</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>34</UTIL_BRAM>
                    <DSP>16</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>9247</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>15645</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>22</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_361_p2" SOURCE="src/conv3.cpp:138" URAM="0" VARIABLE="add_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORTH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_fu_390_p2" SOURCE="src/conv3.cpp:138" URAM="0" VARIABLE="sub_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_1_fu_400_p2" SOURCE="src/conv3.cpp:138" URAM="0" VARIABLE="add_ln138_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_2_fu_425_p2" SOURCE="src/conv3.cpp:138" URAM="0" VARIABLE="add_ln138_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORTH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_1_fu_454_p2" SOURCE="src/conv3.cpp:138" URAM="0" VARIABLE="sub_ln138_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_3_fu_464_p2" SOURCE="src/conv3.cpp:138" URAM="0" VARIABLE="add_ln138_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_fu_493_p2" SOURCE="src/conv3.cpp:135" URAM="0" VARIABLE="add_ln135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEARH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_515_p2" SOURCE="src/conv3.cpp:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEARH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_1_fu_522_p2" SOURCE="src/conv3.cpp:71" URAM="0" VARIABLE="add_ln71_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEARH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_2_fu_534_p2" SOURCE="src/conv3.cpp:71" URAM="0" VARIABLE="add_ln71_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_540_p2" SOURCE="src/conv3.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="storage" BRAM="72" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_U" SOURCE="" URAM="0" VARIABLE="conv3_float_255_255_float_32_5_5_float_float_255_255_i_1"/>
                <BindNode BINDTYPE="storage" BRAM="72" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv3_float_255_255_float_32_5_5_float_float_255_255_i_U" SOURCE="" URAM="0" VARIABLE="conv3_float_255_255_float_32_5_5_float_float_255_255_i"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="weight_buffer_0_U" SOURCE="" URAM="0" VARIABLE="weight_buffer_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_U" SOURCE="" URAM="0" VARIABLE="conv3_float_255_255_float_32_5_5_float_float_255_255_o_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv3_float_255_255_float_32_5_5_float_float_255_255_o_U" SOURCE="" URAM="0" VARIABLE="conv3_float_255_255_float_32_5_5_float_float_255_255_o"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>354566118</Best-caseLatency>
                    <Average-caseLatency>354580126</Average-caseLatency>
                    <Worst-caseLatency>354591261</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.546 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.546 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.546 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>354566119 ~ 354591262</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>343</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>79</UTIL_BRAM>
                    <DSP>39</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>26626</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>18</UTIL_FF>
                    <LUT>66646</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>94</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_ftmap" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_i1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_weights" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_w1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_biases" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv1_biases_address0" name="conv1_biases_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv1_biases_ce0" name="conv1_biases_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv1_biases_q0" name="conv1_biases_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_output_ftmap" index="3" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_i2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_output_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_output_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_weights" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_w2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_biases" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv2_biases_address0" name="conv2_biases_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv2_biases_ce0" name="conv2_biases_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv2_biases_q0" name="conv2_biases_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_output_ftmap" index="6" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_i3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_output_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_output_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_weights" index="7" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_w3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv3_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv3_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_biases" index="8" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv3_biases" name="conv3_biases" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_ftmap" index="9" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_o" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="output_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="output_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="input_ftmap_1" access="W" description="Data signal of input_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_ftmap" access="W" description="Bit 31 to 0 of input_ftmap"/>
                    </fields>
                </register>
                <register offset="0x14" name="input_ftmap_2" access="W" description="Data signal of input_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_ftmap" access="W" description="Bit 63 to 32 of input_ftmap"/>
                    </fields>
                </register>
                <register offset="0x1c" name="conv1_weights_1" access="W" description="Data signal of conv1_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_weights" access="W" description="Bit 31 to 0 of conv1_weights"/>
                    </fields>
                </register>
                <register offset="0x20" name="conv1_weights_2" access="W" description="Data signal of conv1_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_weights" access="W" description="Bit 63 to 32 of conv1_weights"/>
                    </fields>
                </register>
                <register offset="0x28" name="conv1_output_ftmap_1" access="W" description="Data signal of conv1_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_output_ftmap" access="W" description="Bit 31 to 0 of conv1_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x2c" name="conv1_output_ftmap_2" access="W" description="Data signal of conv1_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_output_ftmap" access="W" description="Bit 63 to 32 of conv1_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x34" name="conv2_weights_1" access="W" description="Data signal of conv2_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_weights" access="W" description="Bit 31 to 0 of conv2_weights"/>
                    </fields>
                </register>
                <register offset="0x38" name="conv2_weights_2" access="W" description="Data signal of conv2_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_weights" access="W" description="Bit 63 to 32 of conv2_weights"/>
                    </fields>
                </register>
                <register offset="0x40" name="conv2_output_ftmap_1" access="W" description="Data signal of conv2_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_output_ftmap" access="W" description="Bit 31 to 0 of conv2_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x44" name="conv2_output_ftmap_2" access="W" description="Data signal of conv2_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_output_ftmap" access="W" description="Bit 63 to 32 of conv2_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x4c" name="conv3_weights_1" access="W" description="Data signal of conv3_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_weights" access="W" description="Bit 31 to 0 of conv3_weights"/>
                    </fields>
                </register>
                <register offset="0x50" name="conv3_weights_2" access="W" description="Data signal of conv3_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_weights" access="W" description="Bit 63 to 32 of conv3_weights"/>
                    </fields>
                </register>
                <register offset="0x58" name="output_ftmap_1" access="W" description="Data signal of output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_ftmap" access="W" description="Bit 31 to 0 of output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x5c" name="output_ftmap_2" access="W" description="Data signal of output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_ftmap" access="W" description="Bit 63 to 32 of output_ftmap"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="conv1_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="conv1_output_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="conv2_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="conv2_output_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="conv3_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="output_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_i1:m_axi_w1:m_axi_i2:m_axi_w2:m_axi_i3:m_axi_w3:m_axi_o</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_i1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_i1_" paramPrefix="C_M_AXI_I1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_i1_ARADDR</port>
                <port>m_axi_i1_ARBURST</port>
                <port>m_axi_i1_ARCACHE</port>
                <port>m_axi_i1_ARID</port>
                <port>m_axi_i1_ARLEN</port>
                <port>m_axi_i1_ARLOCK</port>
                <port>m_axi_i1_ARPROT</port>
                <port>m_axi_i1_ARQOS</port>
                <port>m_axi_i1_ARREADY</port>
                <port>m_axi_i1_ARREGION</port>
                <port>m_axi_i1_ARSIZE</port>
                <port>m_axi_i1_ARUSER</port>
                <port>m_axi_i1_ARVALID</port>
                <port>m_axi_i1_AWADDR</port>
                <port>m_axi_i1_AWBURST</port>
                <port>m_axi_i1_AWCACHE</port>
                <port>m_axi_i1_AWID</port>
                <port>m_axi_i1_AWLEN</port>
                <port>m_axi_i1_AWLOCK</port>
                <port>m_axi_i1_AWPROT</port>
                <port>m_axi_i1_AWQOS</port>
                <port>m_axi_i1_AWREADY</port>
                <port>m_axi_i1_AWREGION</port>
                <port>m_axi_i1_AWSIZE</port>
                <port>m_axi_i1_AWUSER</port>
                <port>m_axi_i1_AWVALID</port>
                <port>m_axi_i1_BID</port>
                <port>m_axi_i1_BREADY</port>
                <port>m_axi_i1_BRESP</port>
                <port>m_axi_i1_BUSER</port>
                <port>m_axi_i1_BVALID</port>
                <port>m_axi_i1_RDATA</port>
                <port>m_axi_i1_RID</port>
                <port>m_axi_i1_RLAST</port>
                <port>m_axi_i1_RREADY</port>
                <port>m_axi_i1_RRESP</port>
                <port>m_axi_i1_RUSER</port>
                <port>m_axi_i1_RVALID</port>
                <port>m_axi_i1_WDATA</port>
                <port>m_axi_i1_WID</port>
                <port>m_axi_i1_WLAST</port>
                <port>m_axi_i1_WREADY</port>
                <port>m_axi_i1_WSTRB</port>
                <port>m_axi_i1_WUSER</port>
                <port>m_axi_i1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" argName="input_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="input_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_w1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_w1_" paramPrefix="C_M_AXI_W1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_w1_ARADDR</port>
                <port>m_axi_w1_ARBURST</port>
                <port>m_axi_w1_ARCACHE</port>
                <port>m_axi_w1_ARID</port>
                <port>m_axi_w1_ARLEN</port>
                <port>m_axi_w1_ARLOCK</port>
                <port>m_axi_w1_ARPROT</port>
                <port>m_axi_w1_ARQOS</port>
                <port>m_axi_w1_ARREADY</port>
                <port>m_axi_w1_ARREGION</port>
                <port>m_axi_w1_ARSIZE</port>
                <port>m_axi_w1_ARUSER</port>
                <port>m_axi_w1_ARVALID</port>
                <port>m_axi_w1_AWADDR</port>
                <port>m_axi_w1_AWBURST</port>
                <port>m_axi_w1_AWCACHE</port>
                <port>m_axi_w1_AWID</port>
                <port>m_axi_w1_AWLEN</port>
                <port>m_axi_w1_AWLOCK</port>
                <port>m_axi_w1_AWPROT</port>
                <port>m_axi_w1_AWQOS</port>
                <port>m_axi_w1_AWREADY</port>
                <port>m_axi_w1_AWREGION</port>
                <port>m_axi_w1_AWSIZE</port>
                <port>m_axi_w1_AWUSER</port>
                <port>m_axi_w1_AWVALID</port>
                <port>m_axi_w1_BID</port>
                <port>m_axi_w1_BREADY</port>
                <port>m_axi_w1_BRESP</port>
                <port>m_axi_w1_BUSER</port>
                <port>m_axi_w1_BVALID</port>
                <port>m_axi_w1_RDATA</port>
                <port>m_axi_w1_RID</port>
                <port>m_axi_w1_RLAST</port>
                <port>m_axi_w1_RREADY</port>
                <port>m_axi_w1_RRESP</port>
                <port>m_axi_w1_RUSER</port>
                <port>m_axi_w1_RVALID</port>
                <port>m_axi_w1_WDATA</port>
                <port>m_axi_w1_WID</port>
                <port>m_axi_w1_WLAST</port>
                <port>m_axi_w1_WREADY</port>
                <port>m_axi_w1_WSTRB</port>
                <port>m_axi_w1_WUSER</port>
                <port>m_axi_w1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" argName="conv1_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv1_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_i2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_i2_" paramPrefix="C_M_AXI_I2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_i2_ARADDR</port>
                <port>m_axi_i2_ARBURST</port>
                <port>m_axi_i2_ARCACHE</port>
                <port>m_axi_i2_ARID</port>
                <port>m_axi_i2_ARLEN</port>
                <port>m_axi_i2_ARLOCK</port>
                <port>m_axi_i2_ARPROT</port>
                <port>m_axi_i2_ARQOS</port>
                <port>m_axi_i2_ARREADY</port>
                <port>m_axi_i2_ARREGION</port>
                <port>m_axi_i2_ARSIZE</port>
                <port>m_axi_i2_ARUSER</port>
                <port>m_axi_i2_ARVALID</port>
                <port>m_axi_i2_AWADDR</port>
                <port>m_axi_i2_AWBURST</port>
                <port>m_axi_i2_AWCACHE</port>
                <port>m_axi_i2_AWID</port>
                <port>m_axi_i2_AWLEN</port>
                <port>m_axi_i2_AWLOCK</port>
                <port>m_axi_i2_AWPROT</port>
                <port>m_axi_i2_AWQOS</port>
                <port>m_axi_i2_AWREADY</port>
                <port>m_axi_i2_AWREGION</port>
                <port>m_axi_i2_AWSIZE</port>
                <port>m_axi_i2_AWUSER</port>
                <port>m_axi_i2_AWVALID</port>
                <port>m_axi_i2_BID</port>
                <port>m_axi_i2_BREADY</port>
                <port>m_axi_i2_BRESP</port>
                <port>m_axi_i2_BUSER</port>
                <port>m_axi_i2_BVALID</port>
                <port>m_axi_i2_RDATA</port>
                <port>m_axi_i2_RID</port>
                <port>m_axi_i2_RLAST</port>
                <port>m_axi_i2_RREADY</port>
                <port>m_axi_i2_RRESP</port>
                <port>m_axi_i2_RUSER</port>
                <port>m_axi_i2_RVALID</port>
                <port>m_axi_i2_WDATA</port>
                <port>m_axi_i2_WID</port>
                <port>m_axi_i2_WLAST</port>
                <port>m_axi_i2_WREADY</port>
                <port>m_axi_i2_WSTRB</port>
                <port>m_axi_i2_WUSER</port>
                <port>m_axi_i2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" argName="conv1_output_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv1_output_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_w2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_w2_" paramPrefix="C_M_AXI_W2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_w2_ARADDR</port>
                <port>m_axi_w2_ARBURST</port>
                <port>m_axi_w2_ARCACHE</port>
                <port>m_axi_w2_ARID</port>
                <port>m_axi_w2_ARLEN</port>
                <port>m_axi_w2_ARLOCK</port>
                <port>m_axi_w2_ARPROT</port>
                <port>m_axi_w2_ARQOS</port>
                <port>m_axi_w2_ARREADY</port>
                <port>m_axi_w2_ARREGION</port>
                <port>m_axi_w2_ARSIZE</port>
                <port>m_axi_w2_ARUSER</port>
                <port>m_axi_w2_ARVALID</port>
                <port>m_axi_w2_AWADDR</port>
                <port>m_axi_w2_AWBURST</port>
                <port>m_axi_w2_AWCACHE</port>
                <port>m_axi_w2_AWID</port>
                <port>m_axi_w2_AWLEN</port>
                <port>m_axi_w2_AWLOCK</port>
                <port>m_axi_w2_AWPROT</port>
                <port>m_axi_w2_AWQOS</port>
                <port>m_axi_w2_AWREADY</port>
                <port>m_axi_w2_AWREGION</port>
                <port>m_axi_w2_AWSIZE</port>
                <port>m_axi_w2_AWUSER</port>
                <port>m_axi_w2_AWVALID</port>
                <port>m_axi_w2_BID</port>
                <port>m_axi_w2_BREADY</port>
                <port>m_axi_w2_BRESP</port>
                <port>m_axi_w2_BUSER</port>
                <port>m_axi_w2_BVALID</port>
                <port>m_axi_w2_RDATA</port>
                <port>m_axi_w2_RID</port>
                <port>m_axi_w2_RLAST</port>
                <port>m_axi_w2_RREADY</port>
                <port>m_axi_w2_RRESP</port>
                <port>m_axi_w2_RUSER</port>
                <port>m_axi_w2_RVALID</port>
                <port>m_axi_w2_WDATA</port>
                <port>m_axi_w2_WID</port>
                <port>m_axi_w2_WLAST</port>
                <port>m_axi_w2_WREADY</port>
                <port>m_axi_w2_WSTRB</port>
                <port>m_axi_w2_WUSER</port>
                <port>m_axi_w2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" argName="conv2_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv2_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_i3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_i3_" paramPrefix="C_M_AXI_I3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_i3_ARADDR</port>
                <port>m_axi_i3_ARBURST</port>
                <port>m_axi_i3_ARCACHE</port>
                <port>m_axi_i3_ARID</port>
                <port>m_axi_i3_ARLEN</port>
                <port>m_axi_i3_ARLOCK</port>
                <port>m_axi_i3_ARPROT</port>
                <port>m_axi_i3_ARQOS</port>
                <port>m_axi_i3_ARREADY</port>
                <port>m_axi_i3_ARREGION</port>
                <port>m_axi_i3_ARSIZE</port>
                <port>m_axi_i3_ARUSER</port>
                <port>m_axi_i3_ARVALID</port>
                <port>m_axi_i3_AWADDR</port>
                <port>m_axi_i3_AWBURST</port>
                <port>m_axi_i3_AWCACHE</port>
                <port>m_axi_i3_AWID</port>
                <port>m_axi_i3_AWLEN</port>
                <port>m_axi_i3_AWLOCK</port>
                <port>m_axi_i3_AWPROT</port>
                <port>m_axi_i3_AWQOS</port>
                <port>m_axi_i3_AWREADY</port>
                <port>m_axi_i3_AWREGION</port>
                <port>m_axi_i3_AWSIZE</port>
                <port>m_axi_i3_AWUSER</port>
                <port>m_axi_i3_AWVALID</port>
                <port>m_axi_i3_BID</port>
                <port>m_axi_i3_BREADY</port>
                <port>m_axi_i3_BRESP</port>
                <port>m_axi_i3_BUSER</port>
                <port>m_axi_i3_BVALID</port>
                <port>m_axi_i3_RDATA</port>
                <port>m_axi_i3_RID</port>
                <port>m_axi_i3_RLAST</port>
                <port>m_axi_i3_RREADY</port>
                <port>m_axi_i3_RRESP</port>
                <port>m_axi_i3_RUSER</port>
                <port>m_axi_i3_RVALID</port>
                <port>m_axi_i3_WDATA</port>
                <port>m_axi_i3_WID</port>
                <port>m_axi_i3_WLAST</port>
                <port>m_axi_i3_WREADY</port>
                <port>m_axi_i3_WSTRB</port>
                <port>m_axi_i3_WUSER</port>
                <port>m_axi_i3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" argName="conv2_output_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv2_output_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_w3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_w3_" paramPrefix="C_M_AXI_W3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_w3_ARADDR</port>
                <port>m_axi_w3_ARBURST</port>
                <port>m_axi_w3_ARCACHE</port>
                <port>m_axi_w3_ARID</port>
                <port>m_axi_w3_ARLEN</port>
                <port>m_axi_w3_ARLOCK</port>
                <port>m_axi_w3_ARPROT</port>
                <port>m_axi_w3_ARQOS</port>
                <port>m_axi_w3_ARREADY</port>
                <port>m_axi_w3_ARREGION</port>
                <port>m_axi_w3_ARSIZE</port>
                <port>m_axi_w3_ARUSER</port>
                <port>m_axi_w3_ARVALID</port>
                <port>m_axi_w3_AWADDR</port>
                <port>m_axi_w3_AWBURST</port>
                <port>m_axi_w3_AWCACHE</port>
                <port>m_axi_w3_AWID</port>
                <port>m_axi_w3_AWLEN</port>
                <port>m_axi_w3_AWLOCK</port>
                <port>m_axi_w3_AWPROT</port>
                <port>m_axi_w3_AWQOS</port>
                <port>m_axi_w3_AWREADY</port>
                <port>m_axi_w3_AWREGION</port>
                <port>m_axi_w3_AWSIZE</port>
                <port>m_axi_w3_AWUSER</port>
                <port>m_axi_w3_AWVALID</port>
                <port>m_axi_w3_BID</port>
                <port>m_axi_w3_BREADY</port>
                <port>m_axi_w3_BRESP</port>
                <port>m_axi_w3_BUSER</port>
                <port>m_axi_w3_BVALID</port>
                <port>m_axi_w3_RDATA</port>
                <port>m_axi_w3_RID</port>
                <port>m_axi_w3_RLAST</port>
                <port>m_axi_w3_RREADY</port>
                <port>m_axi_w3_RRESP</port>
                <port>m_axi_w3_RUSER</port>
                <port>m_axi_w3_RVALID</port>
                <port>m_axi_w3_WDATA</port>
                <port>m_axi_w3_WID</port>
                <port>m_axi_w3_WLAST</port>
                <port>m_axi_w3_WREADY</port>
                <port>m_axi_w3_WSTRB</port>
                <port>m_axi_w3_WUSER</port>
                <port>m_axi_w3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" argName="conv3_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv3_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_o" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_o_" paramPrefix="C_M_AXI_O_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_o_ARADDR</port>
                <port>m_axi_o_ARBURST</port>
                <port>m_axi_o_ARCACHE</port>
                <port>m_axi_o_ARID</port>
                <port>m_axi_o_ARLEN</port>
                <port>m_axi_o_ARLOCK</port>
                <port>m_axi_o_ARPROT</port>
                <port>m_axi_o_ARQOS</port>
                <port>m_axi_o_ARREADY</port>
                <port>m_axi_o_ARREGION</port>
                <port>m_axi_o_ARSIZE</port>
                <port>m_axi_o_ARUSER</port>
                <port>m_axi_o_ARVALID</port>
                <port>m_axi_o_AWADDR</port>
                <port>m_axi_o_AWBURST</port>
                <port>m_axi_o_AWCACHE</port>
                <port>m_axi_o_AWID</port>
                <port>m_axi_o_AWLEN</port>
                <port>m_axi_o_AWLOCK</port>
                <port>m_axi_o_AWPROT</port>
                <port>m_axi_o_AWQOS</port>
                <port>m_axi_o_AWREADY</port>
                <port>m_axi_o_AWREGION</port>
                <port>m_axi_o_AWSIZE</port>
                <port>m_axi_o_AWUSER</port>
                <port>m_axi_o_AWVALID</port>
                <port>m_axi_o_BID</port>
                <port>m_axi_o_BREADY</port>
                <port>m_axi_o_BRESP</port>
                <port>m_axi_o_BUSER</port>
                <port>m_axi_o_BVALID</port>
                <port>m_axi_o_RDATA</port>
                <port>m_axi_o_RID</port>
                <port>m_axi_o_RLAST</port>
                <port>m_axi_o_RREADY</port>
                <port>m_axi_o_RRESP</port>
                <port>m_axi_o_RUSER</port>
                <port>m_axi_o_RVALID</port>
                <port>m_axi_o_WDATA</port>
                <port>m_axi_o_WID</port>
                <port>m_axi_o_WLAST</port>
                <port>m_axi_o_WREADY</port>
                <port>m_axi_o_WSTRB</port>
                <port>m_axi_o_WUSER</port>
                <port>m_axi_o_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" argName="output_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="output_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_biases_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="conv1_biases_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_biases_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_biases_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv1_biases_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_biases_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_biases_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="conv2_biases_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_biases_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_biases_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv2_biases_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_biases_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv3_biases" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv3_biases">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv3_biases</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="conv3_biases"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_i1">32 -&gt; 32, 64, 0, slave, 0, 512, 256, 256, 16, 16, BRAM=16</column>
                    <column name="m_axi_i2">32 -&gt; 32, 64, 0, slave, 0, 512, 256, 256, 16, 16, BRAM=16</column>
                    <column name="m_axi_i3">32 -&gt; 32, 64, 0, slave, 0, 512, 256, 256, 16, 16, BRAM=16</column>
                    <column name="m_axi_o">32 -&gt; 32, 64, 0, slave, 0, 512, 256, 256, 16, 16, BRAM=16</column>
                    <column name="m_axi_w1">32 -&gt; 32, 64, 0, slave, 0, 512, 256, 256, 16, 16, BRAM=16</column>
                    <column name="m_axi_w2">32 -&gt; 32, 64, 0, slave, 0, 512, 256, 256, 16, 16, BRAM=16</column>
                    <column name="m_axi_w3">32 -&gt; 32, 64, 0, slave, 0, 512, 256, 256, 16, 16, BRAM=16</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">input_ftmap_1, 0x10, 32, W, Data signal of input_ftmap, </column>
                    <column name="s_axi_control">input_ftmap_2, 0x14, 32, W, Data signal of input_ftmap, </column>
                    <column name="s_axi_control">conv1_weights_1, 0x1c, 32, W, Data signal of conv1_weights, </column>
                    <column name="s_axi_control">conv1_weights_2, 0x20, 32, W, Data signal of conv1_weights, </column>
                    <column name="s_axi_control">conv1_output_ftmap_1, 0x28, 32, W, Data signal of conv1_output_ftmap, </column>
                    <column name="s_axi_control">conv1_output_ftmap_2, 0x2c, 32, W, Data signal of conv1_output_ftmap, </column>
                    <column name="s_axi_control">conv2_weights_1, 0x34, 32, W, Data signal of conv2_weights, </column>
                    <column name="s_axi_control">conv2_weights_2, 0x38, 32, W, Data signal of conv2_weights, </column>
                    <column name="s_axi_control">conv2_output_ftmap_1, 0x40, 32, W, Data signal of conv2_output_ftmap, </column>
                    <column name="s_axi_control">conv2_output_ftmap_2, 0x44, 32, W, Data signal of conv2_output_ftmap, </column>
                    <column name="s_axi_control">conv3_weights_1, 0x4c, 32, W, Data signal of conv3_weights, </column>
                    <column name="s_axi_control">conv3_weights_2, 0x50, 32, W, Data signal of conv3_weights, </column>
                    <column name="s_axi_control">output_ftmap_1, 0x58, 32, W, Data signal of output_ftmap, </column>
                    <column name="s_axi_control">output_ftmap_2, 0x5c, 32, W, Data signal of output_ftmap, </column>
                </table>
            </item>
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="conv1_biases_address0">out, 6</column>
                    <column name="conv1_biases_q0">in, 32</column>
                    <column name="conv2_biases_address0">out, 5</column>
                    <column name="conv2_biases_q0">in, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="conv3_biases">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_ftmap">in, float*</column>
                    <column name="conv1_weights">in, float*</column>
                    <column name="conv1_biases">in, float*</column>
                    <column name="conv1_output_ftmap">inout, float*</column>
                    <column name="conv2_weights">in, float*</column>
                    <column name="conv2_biases">in, float*</column>
                    <column name="conv2_output_ftmap">inout, float*</column>
                    <column name="conv3_weights">in, float*</column>
                    <column name="conv3_biases">in, float*</column>
                    <column name="output_ftmap">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input_ftmap">m_axi_i1, interface, , </column>
                    <column name="input_ftmap">s_axi_control, register, offset, name=input_ftmap_1 offset=0x10 range=32</column>
                    <column name="input_ftmap">s_axi_control, register, offset, name=input_ftmap_2 offset=0x14 range=32</column>
                    <column name="conv1_weights">m_axi_w1, interface, , </column>
                    <column name="conv1_weights">s_axi_control, register, offset, name=conv1_weights_1 offset=0x1c range=32</column>
                    <column name="conv1_weights">s_axi_control, register, offset, name=conv1_weights_2 offset=0x20 range=32</column>
                    <column name="conv1_biases">conv1_biases_address0, port, offset, </column>
                    <column name="conv1_biases">conv1_biases_ce0, port, , </column>
                    <column name="conv1_biases">conv1_biases_q0, port, , </column>
                    <column name="conv1_output_ftmap">m_axi_i2, interface, , </column>
                    <column name="conv1_output_ftmap">s_axi_control, register, offset, name=conv1_output_ftmap_1 offset=0x28 range=32</column>
                    <column name="conv1_output_ftmap">s_axi_control, register, offset, name=conv1_output_ftmap_2 offset=0x2c range=32</column>
                    <column name="conv2_weights">m_axi_w2, interface, , </column>
                    <column name="conv2_weights">s_axi_control, register, offset, name=conv2_weights_1 offset=0x34 range=32</column>
                    <column name="conv2_weights">s_axi_control, register, offset, name=conv2_weights_2 offset=0x38 range=32</column>
                    <column name="conv2_biases">conv2_biases_address0, port, offset, </column>
                    <column name="conv2_biases">conv2_biases_ce0, port, , </column>
                    <column name="conv2_biases">conv2_biases_q0, port, , </column>
                    <column name="conv2_output_ftmap">m_axi_i3, interface, , </column>
                    <column name="conv2_output_ftmap">s_axi_control, register, offset, name=conv2_output_ftmap_1 offset=0x40 range=32</column>
                    <column name="conv2_output_ftmap">s_axi_control, register, offset, name=conv2_output_ftmap_2 offset=0x44 range=32</column>
                    <column name="conv3_weights">m_axi_w3, interface, , </column>
                    <column name="conv3_weights">s_axi_control, register, offset, name=conv3_weights_1 offset=0x4c range=32</column>
                    <column name="conv3_weights">s_axi_control, register, offset, name=conv3_weights_2 offset=0x50 range=32</column>
                    <column name="conv3_biases">conv3_biases, port, , </column>
                    <column name="output_ftmap">m_axi_o, interface, , </column>
                    <column name="output_ftmap">s_axi_control, register, offset, name=output_ftmap_1 offset=0x58 range=32</column>
                    <column name="output_ftmap">s_axi_control, register, offset, name=output_ftmap_2 offset=0x5c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_i1">read, 255, 32, anonymous, src/conv1.cpp:105:3</column>
                    <column name="m_axi_i2">write, 3825, 32, BH, src/conv1.cpp:135:6</column>
                    <column name="m_axi_i2">read, 765, 32, BH, src/conv2.cpp:76:6</column>
                    <column name="m_axi_i3">write, 255, 32, anonymous, src/conv2.cpp:118:3</column>
                    <column name="m_axi_i3">read, 255, 32, , </column>
                    <column name="m_axi_o">write, 255, 32, anonymous, src/conv3.cpp:148:3</column>
                    <column name="m_axi_w1">read, 5184, 32, TILE_OUT, src/conv1.cpp:33:13</column>
                    <column name="m_axi_w2">read, 2048, 32, TILE_OUT, src/conv2.cpp:36:13</column>
                    <column name="m_axi_w3">read, 800, 32, WEIGHTI, src/conv3.cpp:118:11</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_i1">input_ftmap, src/conv1.cpp:94:18, read, Fail, , BH, src/conv1.cpp:88:6, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_i1">input_ftmap, src/conv1.cpp:95:19, read, Fail, , BH, src/conv1.cpp:88:6, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_i1">input_ftmap, src/conv1.cpp:105:3, read, Widen Fail, , anonymous, src/conv1.cpp:105:3, 214-307, Could not widen since type float size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_i1">input_ftmap, src/conv1.cpp:105:3, read, Fail, , BH, src/conv1.cpp:88:6, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_i1">input_ftmap, src/conv1.cpp:105:3, read, Inferred, 255, anonymous, src/conv1.cpp:105:3, , </column>
                    <column name="m_axi_i2">input_ftmap, src/conv1.cpp:105:3, read, Widen Fail, , anonymous, src/conv2.cpp:78:3, 214-307, Could not widen since type float size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_i2">input_ftmap, src/conv1.cpp:105:3, read, Fail, , LOAD_INPUT, src/conv2.cpp:75:14, 214-230, Stride is incompatible</column>
                    <column name="m_axi_i2">input_ftmap, src/conv1.cpp:105:3, read, Inferred, 765, BH, src/conv2.cpp:76:6, , </column>
                    <column name="m_axi_i2">output_ftmap, src/conv1.cpp:135:6, write, Widen Fail, , anonymous, src/conv1.cpp:148:3, 214-307, Could not widen since type float size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_i2">output_ftmap, src/conv1.cpp:135:6, write, Fail, , EXPORT, src/conv1.cpp:134:10, 214-230, Stride is incompatible</column>
                    <column name="m_axi_i2">output_ftmap, src/conv1.cpp:135:6, write, Inferred, 3825, BH, src/conv1.cpp:135:6, , </column>
                    <column name="m_axi_i3">output_ftmap, src/conv2.cpp:118:3, write, Widen Fail, , anonymous, src/conv2.cpp:118:3, 214-307, Could not widen since type float size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_i3">output_ftmap, src/conv2.cpp:118:3, write, Inferred, 255, anonymous, src/conv2.cpp:118:3, , </column>
                    <column name="m_axi_i3">input_ftmap, src/conv3.cpp:92:18, read, Widen Fail, , , , 214-307, Could not widen since type float size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_i3">input_ftmap, src/conv3.cpp:92:18, read, Fail, , LOADH, src/conv3.cpp:87:9, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_i3">input_ftmap, src/conv3.cpp:92:18, read, Inferred, 255, LOADH, src/conv3.cpp:87:9, , </column>
                    <column name="m_axi_i3">input_ftmap, src/conv3.cpp:93:19, read, Widen Fail, , , , 214-307, Could not widen since type float size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_i3">input_ftmap, src/conv3.cpp:93:19, read, Fail, , LOADH, src/conv3.cpp:87:9, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_i3">input_ftmap, src/conv3.cpp:93:19, read, Inferred, 255, LOADH, src/conv3.cpp:87:9, , </column>
                    <column name="m_axi_o">output_ftmap, src/conv1.cpp:105:3, write, Widen Fail, , anonymous, src/conv3.cpp:148:3, 214-307, Could not widen since type float size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_o">output_ftmap, src/conv1.cpp:105:3, write, Inferred, 255, anonymous, src/conv3.cpp:148:3, , </column>
                    <column name="m_axi_o">output_ftmap, src/conv3.cpp:148:3, write, Widen Fail, , anonymous, src/conv3.cpp:148:3, 214-307, Could not widen since type float size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_o">output_ftmap, src/conv3.cpp:148:3, write, Inferred, 255, anonymous, src/conv3.cpp:148:3, , </column>
                    <column name="m_axi_w1">conv1_weights, src/conv1.cpp:33:13, read, Widen Fail, , anonymous, src/conv1.cpp:121:2, 214-307, Could not widen since type float size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_w1">conv1_weights, src/conv1.cpp:33:13, read, Fail, , TILE_ROW, src/conv1.cpp:29:12, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_w1">conv1_weights, src/conv1.cpp:33:13, read, Inferred, 5184, TILE_OUT, src/conv1.cpp:33:13, , </column>
                    <column name="m_axi_w2">conv2_weights, src/conv2.cpp:36:13, read, Widen Fail, , anonymous, src/conv2.cpp:91:3, 214-307, Could not widen since type float size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_w2">conv2_weights, src/conv2.cpp:36:13, read, Fail, , TILE_ROW, src/conv2.cpp:32:12, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_w2">conv2_weights, src/conv2.cpp:36:13, read, Inferred, 2048, TILE_OUT, src/conv2.cpp:36:13, , </column>
                    <column name="m_axi_w3">conv3_weights, src/conv3.cpp:118:11, read, Widen Fail, , anonymous, src/conv3.cpp:121:3, 214-307, Could not widen since type float size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_w3">conv3_weights, src/conv3.cpp:118:11, read, Fail, , TILE_ROW, src/conv3.cpp:31:12, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_w3">conv3_weights, src/conv3.cpp:118:11, read, Inferred, 800, WEIGHTI, src/conv3.cpp:118:11, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="array_partition" location="src/conv1.cpp:16" status="valid" parentFunction="conv1" variable="output_fm_buffer" isDirective="0" options="variable=output_fm_buffer dim=3 type=block factor=2"/>
        <Pragma type="array_partition" location="src/conv1.cpp:17" status="valid" parentFunction="conv1" variable="output_fm_buffer" isDirective="0" options="variable=output_fm_buffer dim=3 type=block factor=2"/>
        <Pragma type="array_partition" location="src/conv1.cpp:20" status="valid" parentFunction="conv1" variable="input_fm_buffer" isDirective="0" options="variable=input_fm_buffer type=block factor=2"/>
        <Pragma type="array_partition" location="src/conv1.cpp:21" status="valid" parentFunction="conv1" variable="input_fm_buffer" isDirective="0" options="variable=input_fm_buffer dim=3 type=block factor=3"/>
        <Pragma type="bind_storage" location="src/conv1.cpp:24" status="valid" parentFunction="conv1" variable="weight_buffer" isDirective="0" options="variable=weight_buffer type=RAM_2P impl=LUTRAM"/>
        <Pragma type="array_partition" location="src/conv1.cpp:25" status="valid" parentFunction="conv1" variable="weight_buffer" isDirective="0" options="variable=weight_buffer dim=1 type=cyclic factor=3"/>
        <Pragma type="array_partition" location="src/conv1.cpp:26" status="valid" parentFunction="conv1" variable="weight_buffer" isDirective="0" options="variable=weight_buffer dim=2 type=cyclic factor=3"/>
        <Pragma type="pipeline" location="src/conv1.cpp:44" status="valid" parentFunction="conv1" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/conv1.cpp:89" status="valid" parentFunction="load_input_buffer_c1" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="src/conv1.cpp:118" status="valid" parentFunction="load_weight_buffer_c1" variable="" isDirective="0" options="OFF"/>
        <Pragma type="bind_storage" location="src/conv2.cpp:21" status="valid" parentFunction="conv2" variable="input_fm_buffer" isDirective="0" options="variable=input_fm_buffer type=RAM_2P impl=LUTRAM"/>
        <Pragma type="unroll" location="src/conv2.cpp:60" status="valid" parentFunction="clear_buffer_c2" variable="" isDirective="0" options="factor=3"/>
        <Pragma type="unroll" location="src/conv2.cpp:106" status="valid" parentFunction="export_output_buffer_c2" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="pipeline" location="src/conv2.cpp:109" status="valid" parentFunction="export_output_buffer_c2" variable="" isDirective="0" options="II=2"/>
        <Pragma type="array_partition" location="src/conv3.cpp:19" status="valid" parentFunction="conv3" variable="output_fm_buffer" isDirective="0" options="variable=output_fm_buffer dim=3 type=block factor=2"/>
        <Pragma type="array_partition" location="src/conv3.cpp:23" status="valid" parentFunction="conv3" variable="input_fm_buffer" isDirective="0" options="variable=input_fm_buffer dim=3 type=block factor=2"/>
        <Pragma type="unroll" location="src/conv3.cpp:43" status="valid" parentFunction="conv3" variable="" isDirective="0" options="factor=3"/>
        <Pragma type="pipeline" location="src/conv3.cpp:44" status="valid" parentFunction="conv3" variable="" isDirective="0" options="II=19"/>
        <Pragma type="unroll" location="src/conv3.cpp:50" status="valid" parentFunction="conv3" variable="" isDirective="0" options="factor=5"/>
        <Pragma type="unroll" location="src/conv3.cpp:72" status="valid" parentFunction="clear_buffer_c3" variable="" isDirective="0" options="factor=3"/>
        <Pragma type="pipeline" location="src/conv3.cpp:88" status="valid" parentFunction="load_input_buffer_c3" variable="" isDirective="0" options="II=256"/>
        <Pragma type="unroll" location="src/conv3.cpp:136" status="valid" parentFunction="export_output_buffer_c3" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="pipeline" location="src/conv3.cpp:139" status="valid" parentFunction="export_output_buffer_c3" variable="" isDirective="0" options="II=2"/>
        <Pragma type="interface" location="src/srcnn.cpp:24" status="valid" parentFunction="srcnn" variable="input_ftmap" isDirective="0" options="m_axi port=input_ftmap offset=slave depth=512 bundle=i1 max_read_burst_length=256 max_write_burst_length=256 max_widen_bitwidth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:25" status="valid" parentFunction="srcnn" variable="conv1_weights" isDirective="0" options="m_axi port=conv1_weights offset=slave depth=512 bundle=w1 max_read_burst_length=256 max_write_burst_length=256 max_widen_bitwidth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:26" status="valid" parentFunction="srcnn" variable="conv1_output_ftmap" isDirective="0" options="m_axi port=conv1_output_ftmap offset=slave depth=512 bundle=i2 max_read_burst_length=256 max_write_burst_length=256 max_widen_bitwidth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:27" status="valid" parentFunction="srcnn" variable="conv2_weights" isDirective="0" options="m_axi port=conv2_weights offset=slave depth=512 bundle=w2 max_read_burst_length=256 max_write_burst_length=256 max_widen_bitwidth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:28" status="valid" parentFunction="srcnn" variable="conv2_output_ftmap" isDirective="0" options="m_axi port=conv2_output_ftmap offset=slave depth=512 bundle=i3 max_read_burst_length=256 max_write_burst_length=256 max_widen_bitwidth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:29" status="valid" parentFunction="srcnn" variable="conv3_weights" isDirective="0" options="m_axi port=conv3_weights offset=slave depth=512 bundle=w3 max_read_burst_length=256 max_write_burst_length=256 max_widen_bitwidth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:30" status="valid" parentFunction="srcnn" variable="output_ftmap" isDirective="0" options="m_axi port=output_ftmap offset=slave depth=512 bundle=o max_read_burst_length=256 max_write_burst_length=256 max_widen_bitwidth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:31" status="valid" parentFunction="srcnn" variable="return" isDirective="0" options="s_axilite port=return"/>
    </PragmaReport>
</profile>

