Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:12:34 MDT 2014
| Date             : Wed Nov 19 20:21:18 2014
| Host             : a8 running 64-bit Ubuntu 14.04.1 LTS
| Command          : report_power -file rocketchip_wrapper_power_routed.rpt -pb rocketchip_wrapper_power_summary_routed.pb
| Design           : rocketchip_wrapper
| Device           : xc7z045ffg900-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 2.255  |
| Dynamic (W)              | 1.984  |
| Device Static (W)        | 0.271  |
| Total Off-Chip Power (W) | 0.121  |
| Effective TJA (C/W)      | 1.8    |
| Max Ambient (C)          | 81.0   |
| Junction Temperature (C) | 29.0   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.073 |       12 |       --- |             --- |
| Slice Logic              |     0.046 |    74561 |       --- |             --- |
|   LUT as Logic           |     0.044 |    34957 |    218600 |           15.99 |
|   Register               |     0.001 |    26671 |    437200 |            6.10 |
|   LUT as Distributed RAM |    <0.001 |     1534 |     70400 |            2.17 |
|   CARRY4                 |    <0.001 |      905 |     54650 |            1.65 |
|   F7/F8 Muxes            |    <0.001 |     1846 |    218600 |            0.84 |
|   LUT as Shift Register  |    <0.001 |      310 |     70400 |            0.44 |
|   Others                 |     0.000 |     1427 |       --- |             --- |
| Signals                  |     0.057 |    59369 |       --- |             --- |
| Block RAM                |     0.033 |       48 |       545 |            8.80 |
| MMCM                     |     0.202 |        2 |         8 |           25.00 |
| DSPs                     |     0.001 |       15 |       900 |            1.66 |
| I/O                      |     0.004 |       11 |       362 |            3.03 |
| GTX                      |     0.222 |        1 |        16 |            6.25 |
| PS7                      |     1.346 |        1 |       --- |             --- |
| Static Power             |     0.271 |          |           |                 |
| Total                    |     2.255 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.280 |       0.220 |      0.060 |
| Vccaux    |       1.800 |     0.167 |       0.113 |      0.054 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.111 |       0.103 |      0.008 |
| MGTAVtt   |       1.200 |     0.101 |       0.091 |      0.010 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.409 |       0.391 |      0.018 |
| Vccpaux   |       1.800 |     0.067 |       0.057 |      0.010 |
| Vccpll    |       1.800 |     0.116 |       0.113 |      0.003 |
| Vcco_ddr  |       1.500 |     0.511 |       0.509 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Medium     | More than 25% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Medium     |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                            | Domain                                                                                                   | Constraint (ns) |
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------+
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE                                                          | dbg_hub/inst/bscan_inst/UPDATE                                                                           |            60.0 |
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK                                                            | dbg_hub/inst/bscan_inst/DRCK                                                                             |            30.0 |
| host_clk_i                                                                                                       | host_clk_i                                                                                               |            20.0 |
| gclk_fbout                                                                                                       | gclk_fbout                                                                                               |             5.0 |
| gtrefclk                                                                                                         | sfp_125_clk_p                                                                                            |             8.0 |
| clk_200                                                                                                          | clk_200_p                                                                                                |             5.0 |
| clkout1                                                                                                          | core_wrapper/inst/core_clocking_i/clkout1                                                                |            16.0 |
| clkout0                                                                                                          | core_wrapper/inst/core_clocking_i/clkout0                                                                |             8.0 |
| clkfbout                                                                                                         | core_wrapper/inst/core_clocking_i/clkfbout                                                               |            16.0 |
| core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK | core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/txoutclk |            16.0 |
+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------+-----------+
| Name                                                             | Power (W) |
+------------------------------------------------------------------+-----------+
| rocketchip_wrapper                                               |     1.984 |
|   core_wrapper                                                   |     0.345 |
|     inst                                                         |     0.345 |
|       core_clocking_i                                            |     0.106 |
|       core_gt_common_i                                           |    <0.001 |
|       core_resets_i                                              |    <0.001 |
|       pcs_pma_block_i                                            |     0.238 |
|         gig_ethernet_pcs_pma_0_core                              |     0.004 |
|           gpcs_pma_inst                                          |     0.004 |
|             HAS_AUTO_NEG.AUTO_NEGOTIATION                        |     0.001 |
|             HAS_MANAGEMENT.MDIO                                  |    <0.001 |
|               MDIO_INTERFACE_1                                   |    <0.001 |
|               SYNC_MDC                                           |    <0.001 |
|               SYNC_MDIO_IN                                       |    <0.001 |
|             RECEIVER                                             |    <0.001 |
|             SYNCHRONISATION                                      |    <0.001 |
|             SYNC_SIGNAL_DETECT                                   |    <0.001 |
|             TRANSMITTER                                          |    <0.001 |
|         sync_block_reset_done                                    |    <0.001 |
|         transceiver_inst                                         |     0.234 |
|           gtwizard_inst                                          |     0.232 |
|             inst                                                 |     0.232 |
|               gt0_rxresetfsm_i                                   |     0.005 |
|                 sync_RXRESETDONE                                 |    <0.001 |
|                 sync_cplllock                                    |    <0.001 |
|                 sync_data_valid                                  |    <0.001 |
|                 sync_mmcm_lock_reclocked                         |    <0.001 |
|                 sync_run_phase_alignment_int                     |    <0.001 |
|                 sync_rx_fsm_reset_done_int                       |    <0.001 |
|                 sync_time_out_wait_bypass                        |    <0.001 |
|               gt0_txresetfsm_i                                   |     0.004 |
|                 sync_TXRESETDONE                                 |    <0.001 |
|                 sync_cplllock                                    |    <0.001 |
|                 sync_mmcm_lock_reclocked                         |    <0.001 |
|                 sync_run_phase_alignment_int                     |    <0.001 |
|                 sync_time_out_wait_bypass                        |    <0.001 |
|                 sync_tx_fsm_reset_done_int                       |    <0.001 |
|               gtwizard_i                                         |     0.222 |
|                 gt0_GTWIZARD_i                                   |     0.222 |
|               sync_block_gtrxreset                               |    <0.001 |
|           reclock_encommaalign                                   |    <0.001 |
|           reclock_rxreset                                        |    <0.001 |
|           reclock_txreset                                        |    <0.001 |
|           sync_block_data_valid                                  |    <0.001 |
|   dbg_hub                                                        |     0.003 |
|     inst                                                         |     0.003 |
|       UUT_MASTER                                                 |     0.003 |
|         U_ICON_INTERFACE                                         |     0.002 |
|           U_CMD1                                                 |    <0.001 |
|           U_CMD2                                                 |    <0.001 |
|           U_CMD3                                                 |    <0.001 |
|           U_CMD4                                                 |    <0.001 |
|           U_CMD5                                                 |    <0.001 |
|           U_CMD6_RD                                              |    <0.001 |
|             U_RD_FIFO                                            |    <0.001 |
|               SUBCORE_FIFO.xsdb_rdfifo_inst                      |    <0.001 |
|                 inst_fifo_gen                                    |    <0.001 |
|                   gconvfifo.rf                                   |    <0.001 |
|                     grf.rf                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                 |    <0.001 |
|                         gsync_stage[1].rd_stg_inst               |    <0.001 |
|                         gsync_stage[1].wr_stg_inst               |    <0.001 |
|                         gsync_stage[2].rd_stg_inst               |    <0.001 |
|                         gsync_stage[2].wr_stg_inst               |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                         gr1.rfwft                                |    <0.001 |
|                         gras.rsts                                |    <0.001 |
|                         rpntr                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                         gwas.wsts                                |    <0.001 |
|                         wpntr                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                      |    <0.001 |
|                         gdm.dm                                   |    <0.001 |
|                           RAM_reg_0_15_0_5                       |    <0.001 |
|                           RAM_reg_0_15_12_15                     |    <0.001 |
|                           RAM_reg_0_15_6_11                      |    <0.001 |
|                       rstblk                                     |    <0.001 |
|           U_CMD6_WR                                              |    <0.001 |
|             U_WR_FIFO                                            |    <0.001 |
|               SUBCORE_FIFO.xsdb_wrfifo_inst                      |    <0.001 |
|                 inst_fifo_gen                                    |    <0.001 |
|                   gconvfifo.rf                                   |    <0.001 |
|                     grf.rf                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                 |    <0.001 |
|                         gsync_stage[1].rd_stg_inst               |    <0.001 |
|                         gsync_stage[1].wr_stg_inst               |    <0.001 |
|                         gsync_stage[2].rd_stg_inst               |    <0.001 |
|                         gsync_stage[2].wr_stg_inst               |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                         gras.rsts                                |    <0.001 |
|                         rpntr                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                         gwas.wsts                                |    <0.001 |
|                         wpntr                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                      |    <0.001 |
|                         gdm.dm                                   |    <0.001 |
|                           RAM_reg_0_15_0_5                       |    <0.001 |
|                           RAM_reg_0_15_12_15                     |    <0.001 |
|                           RAM_reg_0_15_6_11                      |    <0.001 |
|                       rstblk                                     |    <0.001 |
|           U_CMD7_CTL                                             |    <0.001 |
|           U_CMD7_STAT                                            |    <0.001 |
|           U_STATIC_STATUS                                        |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                           |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                    |    <0.001 |
|           U_CLR_ERROR_FLAG                                       |    <0.001 |
|           U_RD_ABORT_FLAG                                        |    <0.001 |
|           U_RD_REQ_FLAG                                          |    <0.001 |
|           U_TIMER                                                |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                            |    <0.001 |
|       U_ICON                                                     |    <0.001 |
|         U_CMD                                                    |    <0.001 |
|         U_STAT                                                   |    <0.001 |
|         U_SYNC                                                   |    <0.001 |
|       bscan_inst                                                 |    <0.001 |
|   host_in_fifo                                                   |    <0.001 |
|     data_reg_0_31_0_5                                            |    <0.001 |
|     data_reg_0_31_12_17                                          |    <0.001 |
|     data_reg_0_31_18_23                                          |    <0.001 |
|     data_reg_0_31_24_29                                          |    <0.001 |
|     data_reg_0_31_30_31                                          |    <0.001 |
|     data_reg_0_31_6_11                                           |    <0.001 |
|   host_out_fifo                                                  |    <0.001 |
|     data_reg_0_31_0_5                                            |    <0.001 |
|     data_reg_0_31_12_17                                          |    <0.001 |
|     data_reg_0_31_18_23                                          |    <0.001 |
|     data_reg_0_31_24_29                                          |    <0.001 |
|     data_reg_0_31_30_31                                          |    <0.001 |
|     data_reg_0_31_6_11                                           |    <0.001 |
|   main_ila                                                       |     0.008 |
|     inst                                                         |     0.008 |
|       ila_core_inst                                              |     0.008 |
|         ila_trace_memory_inst                                    |     0.002 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory               |     0.002 |
|             inst_blk_mem_gen                                     |     0.002 |
|               gnativebmg.native_blk_mem_gen                      |     0.002 |
|                 valid.cstr                                       |     0.002 |
|                   has_mux_b.B                                    |    <0.001 |
|                   ramloop[0].ram.r                               |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[10].ram.r                              |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[11].ram.r                              |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[12].ram.r                              |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[13].ram.r                              |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[14].ram.r                              |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[15].ram.r                              |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[16].ram.r                              |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[17].ram.r                              |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[18].ram.r                              |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[19].ram.r                              |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[1].ram.r                               |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[20].ram.r                              |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[21].ram.r                              |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[22].ram.r                              |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[23].ram.r                              |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[24].ram.r                              |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[25].ram.r                              |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[26].ram.r                              |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[27].ram.r                              |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[2].ram.r                               |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[3].ram.r                               |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[4].ram.r                               |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[5].ram.r                               |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[6].ram.r                               |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[7].ram.r                               |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[8].ram.r                               |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|                   ramloop[9].ram.r                               |    <0.001 |
|                     prim_noinit.ram                              |    <0.001 |
|         u_ila_cap_ctrl                                           |    <0.001 |
|           U_CDONE                                                |    <0.001 |
|           U_NS0                                                  |    <0.001 |
|           U_NS1                                                  |    <0.001 |
|           u_cap_addrgen                                          |    <0.001 |
|             U_CMPRESET                                           |    <0.001 |
|             u_cap_sample_counter                                 |    <0.001 |
|               U_SCE                                              |    <0.001 |
|               U_SCMPCE                                           |    <0.001 |
|               U_SCRST                                            |    <0.001 |
|               u_scnt_cmp                                         |    <0.001 |
|                 allx_typeA_match_detection.cs_allx_typeA_inst    |    <0.001 |
|                   DUT                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE |    <0.001 |
|                       u_srlA                                     |    <0.001 |
|                       u_srlB                                     |    <0.001 |
|                       u_srlC                                     |    <0.001 |
|                       u_srlD                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE |    <0.001 |
|                       u_srlA                                     |    <0.001 |
|                       u_srlB                                     |    <0.001 |
|                       u_srlC                                     |    <0.001 |
|                       u_srlD                                     |    <0.001 |
|             u_cap_window_counter                                 |    <0.001 |
|               U_WCE                                              |    <0.001 |
|               U_WHCMPCE                                          |    <0.001 |
|               U_WLCMPCE                                          |    <0.001 |
|               u_wcnt_hcmp                                        |    <0.001 |
|                 allx_typeA_match_detection.cs_allx_typeA_inst    |    <0.001 |
|                   DUT                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE |    <0.001 |
|                       u_srlA                                     |    <0.001 |
|                       u_srlB                                     |    <0.001 |
|                       u_srlC                                     |    <0.001 |
|                       u_srlD                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE |    <0.001 |
|                       u_srlA                                     |    <0.001 |
|                       u_srlB                                     |    <0.001 |
|                       u_srlC                                     |    <0.001 |
|                       u_srlD                                     |    <0.001 |
|               u_wcnt_lcmp                                        |    <0.001 |
|                 allx_typeA_match_detection.cs_allx_typeA_inst    |    <0.001 |
|                   DUT                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE |    <0.001 |
|                       u_srlA                                     |    <0.001 |
|                       u_srlB                                     |    <0.001 |
|                       u_srlC                                     |    <0.001 |
|                       u_srlD                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE |    <0.001 |
|                       u_srlA                                     |    <0.001 |
|                       u_srlB                                     |    <0.001 |
|                       u_srlC                                     |    <0.001 |
|                       u_srlD                                     |    <0.001 |
|         u_ila_regs                                               |     0.004 |
|           MU_SRL[0].mu_srl_reg                                   |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                  |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                  |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                  |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                  |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                  |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                  |    <0.001 |
|           MU_SRL[16].mu_srl_reg                                  |    <0.001 |
|           MU_SRL[17].mu_srl_reg                                  |    <0.001 |
|           MU_SRL[18].mu_srl_reg                                  |    <0.001 |
|           MU_SRL[19].mu_srl_reg                                  |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                   |    <0.001 |
|           MU_SRL[20].mu_srl_reg                                  |    <0.001 |
|           MU_SRL[21].mu_srl_reg                                  |    <0.001 |
|           MU_SRL[22].mu_srl_reg                                  |    <0.001 |
|           MU_SRL[23].mu_srl_reg                                  |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                   |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                   |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                   |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                   |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                   |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                   |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                   |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                   |    <0.001 |
|           MU_STATUS[0].mu_width_reg                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[10].mu_tpid_reg                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[11].mu_tpid_reg                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[11].mu_width_reg                             |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[13].mu_tpid_reg                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[14].mu_tpid_reg                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[15].mu_tpid_reg                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[16].mu_tpid_reg                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[17].mu_tpid_reg                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[18].mu_tpid_reg                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[19].mu_tpid_reg                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[20].mu_tpid_reg                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[21].mu_tpid_reg                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[22].mu_tpid_reg                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[23].mu_tpid_reg                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[2].mu_tpid_reg                               |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[3].mu_tpid_reg                               |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[4].mu_tpid_reg                               |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[5].mu_tpid_reg                               |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[6].mu_tpid_reg                               |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[7].mu_tpid_reg                               |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[8].mu_width_reg                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           MU_STATUS[9].mu_tpid_reg                               |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                   |    <0.001 |
|           U_XSDB_SLAVE                                           |    <0.001 |
|           reg_0                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_1                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_10                                                 |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_11                                                 |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_13                                                 |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_14                                                 |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_15                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_16                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_17                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_18                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_19                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_1a                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_2                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_3                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_4                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_6                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_7                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_8                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_80                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_81                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_82                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_83                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_84                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_85                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_88d                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_88f                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_9                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_a                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_b                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_c                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_d                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_e                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_f                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|           reg_srl_fff                                            |    <0.001 |
|           reg_stream_ffd                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                   |    <0.001 |
|           reg_stream_ffe                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                 |    <0.001 |
|         u_ila_reset_ctrl                                         |    <0.001 |
|           arm_detection_inst                                     |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst             |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst            |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst            |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst           |    <0.001 |
|           halt_detection_inst                                    |    <0.001 |
|         u_trig                                                   |     0.001 |
|           U_TM                                                   |    <0.001 |
|             G_NMU[0].U_M                                         |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[10].U_M                                        |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[11].U_M                                        |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[12].U_M                                        |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[13].U_M                                        |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[14].U_M                                        |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[15].U_M                                        |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[16].U_M                                        |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[17].U_M                                        |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[18].U_M                                        |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[19].U_M                                        |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[1].U_M                                         |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[20].U_M                                        |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[21].U_M                                        |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[22].U_M                                        |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[23].U_M                                        |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[2].U_M                                         |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[3].U_M                                         |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[4].U_M                                         |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[5].U_M                                         |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[6].U_M                                         |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[7].U_M                                         |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[8].U_M                                         |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|             G_NMU[9].U_M                                         |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst      |    <0.001 |
|                 DUT                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE   |    <0.001 |
|                     u_srlA                                       |    <0.001 |
|                     u_srlB                                       |    <0.001 |
|                     u_srlC                                       |    <0.001 |
|                     u_srlD                                       |    <0.001 |
|           genblk1[0].U_TC                                        |    <0.001 |
|             allx_typeA_match_detection.cs_allx_typeA_inst        |    <0.001 |
|               DUT                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE     |    <0.001 |
|                   u_srlA                                         |    <0.001 |
|                   u_srlB                                         |    <0.001 |
|                   u_srlC                                         |    <0.001 |
|                   u_srlD                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE     |    <0.001 |
|                   u_srlA                                         |    <0.001 |
|                   u_srlB                                         |    <0.001 |
|                   u_srlC                                         |    <0.001 |
|                   u_srlD                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE     |    <0.001 |
|                   u_srlA                                         |    <0.001 |
|                   u_srlB                                         |    <0.001 |
|                   u_srlC                                         |    <0.001 |
|                   u_srlD                                         |    <0.001 |
|         xsdb_memory_read_inst                                    |    <0.001 |
|   system_i                                                       |     1.348 |
|     axi_interconnect_0                                           |     0.000 |
|       s00_couplers                                               |     0.000 |
|         auto_pc                                                  |     0.000 |
|     axi_interconnect_1                                           |     0.001 |
|       s00_couplers                                               |     0.001 |
|         auto_pc                                                  |     0.001 |
|           inst                                                   |     0.001 |
|             gen_axi4_axi3.axi3_conv_inst                         |     0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                          |    <0.001 |
|                   inst                                           |    <0.001 |
|                     fifo_gen_inst                                |    <0.001 |
|                       inst_fifo_gen                              |    <0.001 |
|                         gconvfifo.rf                             |    <0.001 |
|                           grf.rf                                 |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd             |    <0.001 |
|                               gr1.rfwft                          |    <0.001 |
|                               grss.rsts                          |    <0.001 |
|                               rpntr                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr             |    <0.001 |
|                               gwss.wsts                          |    <0.001 |
|                               wpntr                              |    <0.001 |
|                             rstblk                               |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst              |    <0.001 |
|               USE_WRITE.write_addr_inst                          |    <0.001 |
|                 USE_BURSTS.cmd_queue                             |    <0.001 |
|                   inst                                           |    <0.001 |
|                     fifo_gen_inst                                |    <0.001 |
|                       inst_fifo_gen                              |    <0.001 |
|                         gconvfifo.rf                             |    <0.001 |
|                           grf.rf                                 |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd             |    <0.001 |
|                               gr1.rfwft                          |    <0.001 |
|                               grss.rsts                          |    <0.001 |
|                               rpntr                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr             |    <0.001 |
|                               gwss.wsts                          |    <0.001 |
|                               wpntr                              |    <0.001 |
|                             gntv_or_sync_fifo.mem                |    <0.001 |
|                               gdm.dm                             |    <0.001 |
|                                 RAM_reg_0_31_0_5                 |    <0.001 |
|                                 RAM_reg_0_31_6_9                 |    <0.001 |
|                             rstblk                               |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                        |    <0.001 |
|                   inst                                           |    <0.001 |
|                     fifo_gen_inst                                |    <0.001 |
|                       inst_fifo_gen                              |    <0.001 |
|                         gconvfifo.rf                             |    <0.001 |
|                           grf.rf                                 |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd             |    <0.001 |
|                               gr1.rfwft                          |    <0.001 |
|                               grss.rsts                          |    <0.001 |
|                               rpntr                              |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr             |    <0.001 |
|                               gwss.wsts                          |    <0.001 |
|                               wpntr                              |    <0.001 |
|                             gntv_or_sync_fifo.mem                |    <0.001 |
|                               gdm.dm                             |    <0.001 |
|                                 RAM_reg_0_31_0_4                 |    <0.001 |
|                             rstblk                               |    <0.001 |
|               USE_WRITE.write_data_inst                          |    <0.001 |
|     proc_sys_reset_0                                             |    <0.001 |
|       U0                                                         |    <0.001 |
|         EXT_LPF                                                  |    <0.001 |
|         SEQ                                                      |    <0.001 |
|           SEQ_COUNTER                                            |    <0.001 |
|     processing_system7_0                                         |     1.347 |
|       inst                                                       |     1.347 |
|   temac0                                                         |     0.025 |
|     rx_mac_reset_gen                                             |    <0.001 |
|     trimac_sup_block                                             |     0.020 |
|       tri_mode_ethernet_mac_i                                    |     0.020 |
|         inst                                                     |     0.020 |
|           axi4_lite_ipif                                         |    <0.001 |
|             axi_lite_top                                         |    <0.001 |
|               I_SLAVE_ATTACHMENT                                 |    <0.001 |
|                 DATA_PHASE_WDT.I_DPTO_COUNTER                    |    <0.001 |
|                 I_DECODER                                        |    <0.001 |
|           tri_mode_ethernet_mac_0_core                           |     0.019 |
|             addr_filter_top                                      |    <0.001 |
|               address_filter_inst                                |    <0.001 |
|                 addr_regs.unicast_address_compare                |    <0.001 |
|                   byte_wide_ram[0].header_compare_dist_ram       |    <0.001 |
|                   byte_wide_ram[0].header_field_dist_ram         |    <0.001 |
|                   byte_wide_ram[1].header_compare_dist_ram       |    <0.001 |
|                   byte_wide_ram[1].header_field_dist_ram         |    <0.001 |
|                   byte_wide_ram[2].header_compare_dist_ram       |    <0.001 |
|                   byte_wide_ram[2].header_field_dist_ram         |    <0.001 |
|                   byte_wide_ram[3].header_compare_dist_ram       |    <0.001 |
|                   byte_wide_ram[3].header_field_dist_ram         |    <0.001 |
|                   byte_wide_ram[4].header_compare_dist_ram       |    <0.001 |
|                   byte_wide_ram[4].header_field_dist_ram         |    <0.001 |
|                   byte_wide_ram[5].header_compare_dist_ram       |    <0.001 |
|                   byte_wide_ram[5].header_field_dist_ram         |    <0.001 |
|                   byte_wide_ram[6].header_compare_dist_ram       |    <0.001 |
|                   byte_wide_ram[6].header_field_dist_ram         |    <0.001 |
|                   byte_wide_ram[7].header_compare_dist_ram       |    <0.001 |
|                   byte_wide_ram[7].header_field_dist_ram         |    <0.001 |
|                 byte_wide_ram[0].header_field_dist_ram           |    <0.001 |
|                 byte_wide_ram[1].header_field_dist_ram           |    <0.001 |
|                 byte_wide_ram[2].header_field_dist_ram           |    <0.001 |
|                 byte_wide_ram[3].header_field_dist_ram           |    <0.001 |
|                 byte_wide_ram[4].header_field_dist_ram           |    <0.001 |
|                 byte_wide_ram[5].header_field_dist_ram           |    <0.001 |
|                 byte_wide_ram[6].header_field_dist_ram           |    <0.001 |
|                 byte_wide_ram[7].header_field_dist_ram           |    <0.001 |
|                 resync_promiscuous_mode                          |    <0.001 |
|                 sync_update                                      |    <0.001 |
|             flow                                                 |     0.003 |
|               pfc_tx                                             |    <0.001 |
|               rx                                                 |    <0.001 |
|               rx_pause                                           |    <0.001 |
|               sync_rx_duplex                                     |    <0.001 |
|               sync_rx_enable                                     |    <0.001 |
|               sync_tx_duplex                                     |    <0.001 |
|               sync_tx_enable                                     |    <0.001 |
|               tx                                                 |     0.001 |
|               tx_pause                                           |    <0.001 |
|                 sync_good_rx                                     |    <0.001 |
|             intc_control.intc                                    |    <0.001 |
|               gen_sync[0].sync_request                           |    <0.001 |
|             ipic_mux_inst                                        |    <0.001 |
|             man_block.managen                                    |    <0.001 |
|               conf                                               |    <0.001 |
|               phy                                                |    <0.001 |
|             man_reset.sync_mgmt_reset_host_i                     |    <0.001 |
|             rx_axi_shim                                          |    <0.001 |
|             rxgen                                                |     0.002 |
|               FCS_CHECK                                          |    <0.001 |
|               FRAME_CHECKER                                      |    <0.001 |
|               FRAME_DECODER                                      |    <0.001 |
|               RX_SM                                              |    <0.001 |
|             stats_block.statistics_counters                      |     0.008 |
|               fast_statistic_control[0].fast_statistics          |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               fast_statistic_control[1].fast_statistics          |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               fast_statistic_control[2].fast_statistics          |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               fast_statistic_control[3].fast_statistics          |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               frame_size_bin_control1[10].frame_size_stats1      |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               frame_size_bin_control1[4].frame_size_stats1       |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               frame_size_bin_control1[5].frame_size_stats1       |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               frame_size_bin_control1[6].frame_size_stats1       |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               frame_size_bin_control1[7].frame_size_stats1       |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               frame_size_bin_control1[8].frame_size_stats1       |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               frame_size_bin_control1[9].frame_size_stats1       |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               frame_size_bin_control2[11].frame_size_stats2      |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               frame_size_bin_control2[12].frame_size_stats2      |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               frame_size_bin_control2[13].frame_size_stats2      |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               frame_size_bin_control2[14].frame_size_stats2      |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               frame_size_bin_control2[15].frame_size_stats2      |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               frame_size_bin_control2[16].frame_size_stats2      |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               frame_size_bin_control2[17].frame_size_stats2      |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               gen_distributed_mem[0].RAM64X1D_inst               |    <0.001 |
|               gen_distributed_mem[10].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[11].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[12].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[13].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[14].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[15].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[16].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[17].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[18].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[19].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[1].RAM64X1D_inst               |    <0.001 |
|               gen_distributed_mem[20].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[21].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[22].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[23].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[24].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[25].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[26].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[27].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[28].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[29].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[2].RAM64X1D_inst               |    <0.001 |
|               gen_distributed_mem[30].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[31].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[32].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[33].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[34].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[35].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[36].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[37].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[38].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[39].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[3].RAM64X1D_inst               |    <0.001 |
|               gen_distributed_mem[40].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[41].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[42].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[43].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[44].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[45].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[46].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[47].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[48].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[49].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[4].RAM64X1D_inst               |    <0.001 |
|               gen_distributed_mem[50].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[51].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[52].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[53].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[54].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[55].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[56].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[57].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[58].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[59].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[5].RAM64X1D_inst               |    <0.001 |
|               gen_distributed_mem[60].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[61].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[62].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[63].RAM64X1D_inst              |    <0.001 |
|               gen_distributed_mem[6].RAM64X1D_inst               |    <0.001 |
|               gen_distributed_mem[7].RAM64X1D_inst               |    <0.001 |
|               gen_distributed_mem[8].RAM64X1D_inst               |    <0.001 |
|               gen_distributed_mem[9].RAM64X1D_inst               |    <0.001 |
|               gen_distributed_parity[0].RAM64X1D_inst            |    <0.001 |
|               gen_distributed_parity[1].RAM64X1D_inst            |    <0.001 |
|               gen_distributed_parity[2].RAM64X1D_inst            |    <0.001 |
|               gen_distributed_parity[3].RAM64X1D_inst            |    <0.001 |
|               gen_distributed_parity[4].RAM64X1D_inst            |    <0.001 |
|               gen_distributed_parity[5].RAM64X1D_inst            |    <0.001 |
|               gen_distributed_parity[6].RAM64X1D_inst            |    <0.001 |
|               gen_distributed_parity[7].RAM64X1D_inst            |    <0.001 |
|               general_statisic_control[18].general_statisics     |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               general_statisic_control[19].general_statisics     |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               general_statisic_control[20].general_statisics     |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               general_statisic_control[21].general_statisics     |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               general_statisic_control[22].general_statisics     |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               general_statisic_control[23].general_statisics     |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               general_statisic_control[24].general_statisics     |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               general_statisic_control[25].general_statisics     |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               general_statisic_control[26].general_statisics     |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               general_statisic_control[27].general_statisics     |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               general_statisic_control[28].general_statisics     |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               general_statisic_control[29].general_statisics     |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               general_statisic_control[30].general_statisics     |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               general_statisic_control[31].general_statisics     |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               general_statisic_control[32].general_statisics     |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               general_statisic_control[33].general_statisics     |    <0.001 |
|                 sync_inc_vector                                  |    <0.001 |
|               rx_byte_counter                                    |    <0.001 |
|                 SYNC_STATS_RESET                                 |    <0.001 |
|                 accum_gray_resync[0].sync_accum_gray_i           |    <0.001 |
|                 accum_gray_resync[1].sync_accum_gray_i           |    <0.001 |
|                 accum_gray_resync[2].sync_accum_gray_i           |    <0.001 |
|                 accum_gray_resync[3].sync_accum_gray_i           |    <0.001 |
|                 accum_gray_resync[4].sync_accum_gray_i           |    <0.001 |
|                 accum_gray_resync[5].sync_accum_gray_i           |    <0.001 |
|                 accum_gray_resync[6].sync_accum_gray_i           |    <0.001 |
|                 accum_gray_resync[7].sync_accum_gray_i           |    <0.001 |
|               rx_fragment_counter                                |    <0.001 |
|                 accum_gray_resync[0].sync_accum_gray_i           |    <0.001 |
|                 accum_gray_resync[1].sync_accum_gray_i           |    <0.001 |
|                 accum_gray_resync[2].sync_accum_gray_i           |    <0.001 |
|                 accum_gray_resync[3].sync_accum_gray_i           |    <0.001 |
|                 accum_gray_resync[4].sync_accum_gray_i           |    <0.001 |
|                 accum_gray_resync[5].sync_accum_gray_i           |    <0.001 |
|                 accum_gray_resync[6].sync_accum_gray_i           |    <0.001 |
|                 accum_gray_resync[7].sync_accum_gray_i           |    <0.001 |
|               rx_undersized_counter                              |    <0.001 |
|                 accum_gray_resync[0].sync_accum_gray_i           |    <0.001 |
|                 accum_gray_resync[1].sync_accum_gray_i           |    <0.001 |
|                 accum_gray_resync[2].sync_accum_gray_i           |    <0.001 |
|                 accum_gray_resync[3].sync_accum_gray_i           |    <0.001 |
|                 accum_gray_resync[4].sync_accum_gray_i           |    <0.001 |
|                 accum_gray_resync[5].sync_accum_gray_i           |    <0.001 |
|                 accum_gray_resync[6].sync_accum_gray_i           |    <0.001 |
|                 accum_gray_resync[7].sync_accum_gray_i           |    <0.001 |
|               sync_request                                       |    <0.001 |
|               sync_response                                      |    <0.001 |
|               tx_byte_counter                                    |    <0.001 |
|                 SYNC_STATS_RESET                                 |    <0.001 |
|                 accum_gray_resync[0].sync_accum_gray_i           |    <0.001 |
|                 accum_gray_resync[1].sync_accum_gray_i           |    <0.001 |
|                 accum_gray_resync[2].sync_accum_gray_i           |    <0.001 |
|                 accum_gray_resync[3].sync_accum_gray_i           |    <0.001 |
|                 accum_gray_resync[4].sync_accum_gray_i           |    <0.001 |
|                 accum_gray_resync[5].sync_accum_gray_i           |    <0.001 |
|                 accum_gray_resync[6].sync_accum_gray_i           |    <0.001 |
|                 accum_gray_resync[7].sync_accum_gray_i           |    <0.001 |
|             sync_rx_reset_i                                      |    <0.001 |
|             sync_stats_reset                                     |    <0.001 |
|             sync_tx_reset_i                                      |    <0.001 |
|             tx_axi_intf.tx_axi_shim                              |    <0.001 |
|             txgen                                                |     0.004 |
|               TX_SM1                                             |     0.003 |
|                 CRCGEN                                           |     0.002 |
|           vector_decode_inst                                     |    <0.001 |
|     tx_mac_reset_gen                                             |    <0.001 |
|     user_side_FIFO                                               |     0.005 |
|       rx_fifo_i                                                  |     0.001 |
|         resync_wr_store_frame_tog                                |    <0.001 |
|         rx_ramgen_i                                              |    <0.001 |
|         sync_rd_addr_tog                                         |    <0.001 |
|       tx_fifo_i                                                  |     0.004 |
|         resync_fif_valid_tog                                     |    <0.001 |
|         resync_rd_tran_frame_tog                                 |    <0.001 |
|         resync_rd_txfer_tog                                      |    <0.001 |
|         resync_wr_frame_in_fifo                                  |    <0.001 |
|         resync_wr_frames_in_fifo                                 |    <0.001 |
|         tx_ramgen_i                                              |     0.002 |
|   top                                                            |     0.151 |
|     Queue_0                                                      |    <0.001 |
|       ram_reg_0_1_0_5                                            |    <0.001 |
|       ram_reg_0_1_12_17                                          |    <0.001 |
|       ram_reg_0_1_18_23                                          |    <0.001 |
|       ram_reg_0_1_24_29                                          |    <0.001 |
|       ram_reg_0_1_30_35                                          |    <0.001 |
|       ram_reg_0_1_36_41                                          |    <0.001 |
|       ram_reg_0_1_42_47                                          |    <0.001 |
|       ram_reg_0_1_48_53                                          |    <0.001 |
|       ram_reg_0_1_54_59                                          |    <0.001 |
|       ram_reg_0_1_60_65                                          |    <0.001 |
|       ram_reg_0_1_66_69                                          |    <0.001 |
|       ram_reg_0_1_6_11                                           |    <0.001 |
|     Queue_1                                                      |    <0.001 |
|       ram_reg_0_1_0_5                                            |    <0.001 |
|       ram_reg_0_1_12_17                                          |    <0.001 |
|       ram_reg_0_1_18_23                                          |    <0.001 |
|       ram_reg_0_1_24_29                                          |    <0.001 |
|       ram_reg_0_1_30_35                                          |    <0.001 |
|       ram_reg_0_1_36_41                                          |    <0.001 |
|       ram_reg_0_1_42_47                                          |    <0.001 |
|       ram_reg_0_1_48_53                                          |    <0.001 |
|       ram_reg_0_1_54_59                                          |    <0.001 |
|       ram_reg_0_1_60_63                                          |    <0.001 |
|       ram_reg_0_1_6_11                                           |    <0.001 |
|     Queue_2                                                      |    <0.001 |
|       ram_reg_0_1_0_0                                            |    <0.001 |
|     Queue_3                                                      |    <0.001 |
|     RocketTile                                                   |     0.101 |
|       core                                                       |     0.046 |
|         FPU                                                      |     0.031 |
|           dfma                                                   |     0.010 |
|           fpiu                                                   |     0.005 |
|           fpmu                                                   |    <0.001 |
|           ifpu                                                   |     0.005 |
|           sfma                                                   |     0.001 |
|         ctrl                                                     |    <0.001 |
|         dpath                                                    |     0.013 |
|           T18_reg_r1_0_31_0_5                                    |    <0.001 |
|           T18_reg_r1_0_31_12_17                                  |    <0.001 |
|           T18_reg_r1_0_31_18_23                                  |    <0.001 |
|           T18_reg_r1_0_31_24_29                                  |    <0.001 |
|           T18_reg_r1_0_31_30_35                                  |    <0.001 |
|           T18_reg_r1_0_31_36_41                                  |    <0.001 |
|           T18_reg_r1_0_31_42_47                                  |    <0.001 |
|           T18_reg_r1_0_31_48_53                                  |    <0.001 |
|           T18_reg_r1_0_31_54_59                                  |    <0.001 |
|           T18_reg_r1_0_31_60_63                                  |    <0.001 |
|           T18_reg_r1_0_31_6_11                                   |    <0.001 |
|           T18_reg_r2_0_31_0_5                                    |    <0.001 |
|           T18_reg_r2_0_31_12_17                                  |    <0.001 |
|           T18_reg_r2_0_31_18_23                                  |    <0.001 |
|           T18_reg_r2_0_31_24_29                                  |    <0.001 |
|           T18_reg_r2_0_31_30_35                                  |    <0.001 |
|           T18_reg_r2_0_31_36_41                                  |    <0.001 |
|           T18_reg_r2_0_31_42_47                                  |    <0.001 |
|           T18_reg_r2_0_31_48_53                                  |    <0.001 |
|           T18_reg_r2_0_31_54_59                                  |    <0.001 |
|           T18_reg_r2_0_31_60_63                                  |    <0.001 |
|           T18_reg_r2_0_31_6_11                                   |    <0.001 |
|           div                                                    |     0.009 |
|           pcr                                                    |     0.002 |
|             temac_manage                                         |    <0.001 |
|             temac_receive                                        |    <0.001 |
|             temac_transmit                                       |    <0.001 |
|       dcArb                                                      |    <0.001 |
|       dcache                                                     |     0.035 |
|         FlowThroughSerializer_0                                  |     0.003 |
|         data                                                     |     0.016 |
|           T33                                                    |     0.005 |
|           T6                                                     |     0.003 |
|           T64                                                    |     0.003 |
|           T91                                                    |     0.004 |
|         dtlb                                                     |     0.001 |
|           tag_cam                                                |    <0.001 |
|         meta                                                     |     0.007 |
|           tag_arr                                                |     0.007 |
|         mshrs                                                    |     0.003 |
|           MSHR_0                                                 |     0.001 |
|             ackq                                                 |    <0.001 |
|             rpq                                                  |    <0.001 |
|               ram_reg_0_15_0_5                                   |    <0.001 |
|               ram_reg_0_15_126_130                               |    <0.001 |
|               ram_reg_0_15_12_17                                 |    <0.001 |
|               ram_reg_0_15_6_11                                  |    <0.001 |
|               ram_reg_0_15_78_83                                 |    <0.001 |
|               ram_reg_0_15_84_89                                 |    <0.001 |
|           MSHR_1                                                 |     0.001 |
|             ackq                                                 |    <0.001 |
|             rpq                                                  |    <0.001 |
|               ram_reg_0_15_0_5                                   |    <0.001 |
|               ram_reg_0_15_126_130                               |    <0.001 |
|               ram_reg_0_15_12_17                                 |    <0.001 |
|               ram_reg_0_15_6_11                                  |    <0.001 |
|               ram_reg_0_15_78_83                                 |    <0.001 |
|               ram_reg_0_15_84_89                                 |    <0.001 |
|         prober                                                   |    <0.001 |
|         wb                                                       |     0.002 |
|       icache                                                     |     0.019 |
|         btb                                                      |     0.006 |
|           T21_reg_0_127_0_0                                      |    <0.001 |
|           T21_reg_0_127_1_1                                      |    <0.001 |
|         icache                                                   |     0.010 |
|           FlowThroughSerializer_1                                |     0.003 |
|           T157                                                   |     0.002 |
|           T174                                                   |     0.003 |
|           ack_q                                                  |    <0.001 |
|           tag_array                                              |     0.002 |
|         tlb                                                      |     0.001 |
|           tag_cam                                                |    <0.001 |
|       memArb                                                     |    <0.001 |
|         RRArbiter_0                                              |    <0.001 |
|         RRArbiter_1                                              |    <0.001 |
|       ptw                                                        |    <0.001 |
|         arb                                                      |    <0.001 |
|     uncore                                                       |     0.049 |
|       Queue_10                                                   |    <0.001 |
|         ram_reg_0_1_0_5                                          |    <0.001 |
|         ram_reg_0_1_546_549                                      |    <0.001 |
|       Queue_11                                                   |    <0.001 |
|         ram_reg_0_1_0_5                                          |    <0.001 |
|       Queue_12                                                   |    <0.001 |
|       Queue_13                                                   |    <0.001 |
|       Queue_4                                                    |     0.001 |
|         ram_reg_0_1_12_17                                        |    <0.001 |
|         ram_reg_0_1_138_143                                      |    <0.001 |
|         ram_reg_0_1_528_533                                      |    <0.001 |
|         ram_reg_0_1_534_539                                      |    <0.001 |
|         ram_reg_0_1_540_545                                      |    <0.001 |
|         ram_reg_0_1_546_551                                      |    <0.001 |
|         ram_reg_0_1_552_557                                      |    <0.001 |
|       Queue_5                                                    |     0.005 |
|         ram_reg_0_1_0_5                                          |    <0.001 |
|         ram_reg_0_1_102_107                                      |    <0.001 |
|         ram_reg_0_1_108_113                                      |    <0.001 |
|         ram_reg_0_1_114_119                                      |    <0.001 |
|         ram_reg_0_1_120_125                                      |    <0.001 |
|         ram_reg_0_1_126_131                                      |    <0.001 |
|         ram_reg_0_1_12_17                                        |    <0.001 |
|         ram_reg_0_1_132_137                                      |    <0.001 |
|         ram_reg_0_1_138_143                                      |    <0.001 |
|         ram_reg_0_1_144_149                                      |    <0.001 |
|         ram_reg_0_1_150_155                                      |    <0.001 |
|         ram_reg_0_1_156_161                                      |    <0.001 |
|         ram_reg_0_1_162_167                                      |    <0.001 |
|         ram_reg_0_1_168_173                                      |    <0.001 |
|         ram_reg_0_1_174_179                                      |    <0.001 |
|         ram_reg_0_1_180_185                                      |    <0.001 |
|         ram_reg_0_1_186_191                                      |    <0.001 |
|         ram_reg_0_1_18_23                                        |    <0.001 |
|         ram_reg_0_1_192_197                                      |    <0.001 |
|         ram_reg_0_1_198_203                                      |    <0.001 |
|         ram_reg_0_1_204_209                                      |    <0.001 |
|         ram_reg_0_1_210_215                                      |    <0.001 |
|         ram_reg_0_1_216_221                                      |    <0.001 |
|         ram_reg_0_1_222_227                                      |    <0.001 |
|         ram_reg_0_1_228_233                                      |    <0.001 |
|         ram_reg_0_1_234_239                                      |    <0.001 |
|         ram_reg_0_1_240_245                                      |    <0.001 |
|         ram_reg_0_1_246_251                                      |    <0.001 |
|         ram_reg_0_1_24_29                                        |    <0.001 |
|         ram_reg_0_1_252_257                                      |    <0.001 |
|         ram_reg_0_1_258_263                                      |    <0.001 |
|         ram_reg_0_1_264_269                                      |    <0.001 |
|         ram_reg_0_1_270_275                                      |    <0.001 |
|         ram_reg_0_1_276_281                                      |    <0.001 |
|         ram_reg_0_1_282_287                                      |    <0.001 |
|         ram_reg_0_1_288_293                                      |    <0.001 |
|         ram_reg_0_1_294_299                                      |    <0.001 |
|         ram_reg_0_1_300_305                                      |    <0.001 |
|         ram_reg_0_1_306_311                                      |    <0.001 |
|         ram_reg_0_1_30_35                                        |    <0.001 |
|         ram_reg_0_1_312_317                                      |    <0.001 |
|         ram_reg_0_1_318_323                                      |    <0.001 |
|         ram_reg_0_1_324_329                                      |    <0.001 |
|         ram_reg_0_1_330_335                                      |    <0.001 |
|         ram_reg_0_1_336_341                                      |    <0.001 |
|         ram_reg_0_1_342_347                                      |    <0.001 |
|         ram_reg_0_1_348_353                                      |    <0.001 |
|         ram_reg_0_1_354_359                                      |    <0.001 |
|         ram_reg_0_1_360_365                                      |    <0.001 |
|         ram_reg_0_1_366_371                                      |    <0.001 |
|         ram_reg_0_1_36_41                                        |    <0.001 |
|         ram_reg_0_1_372_377                                      |    <0.001 |
|         ram_reg_0_1_378_383                                      |    <0.001 |
|         ram_reg_0_1_384_389                                      |    <0.001 |
|         ram_reg_0_1_390_395                                      |    <0.001 |
|         ram_reg_0_1_396_401                                      |    <0.001 |
|         ram_reg_0_1_402_407                                      |    <0.001 |
|         ram_reg_0_1_408_413                                      |    <0.001 |
|         ram_reg_0_1_414_419                                      |    <0.001 |
|         ram_reg_0_1_420_425                                      |    <0.001 |
|         ram_reg_0_1_426_431                                      |    <0.001 |
|         ram_reg_0_1_42_47                                        |    <0.001 |
|         ram_reg_0_1_432_437                                      |    <0.001 |
|         ram_reg_0_1_438_443                                      |    <0.001 |
|         ram_reg_0_1_444_449                                      |    <0.001 |
|         ram_reg_0_1_450_455                                      |    <0.001 |
|         ram_reg_0_1_456_461                                      |    <0.001 |
|         ram_reg_0_1_462_467                                      |    <0.001 |
|         ram_reg_0_1_468_473                                      |    <0.001 |
|         ram_reg_0_1_474_479                                      |    <0.001 |
|         ram_reg_0_1_480_485                                      |    <0.001 |
|         ram_reg_0_1_486_491                                      |    <0.001 |
|         ram_reg_0_1_48_53                                        |    <0.001 |
|         ram_reg_0_1_492_497                                      |    <0.001 |
|         ram_reg_0_1_498_503                                      |    <0.001 |
|         ram_reg_0_1_504_509                                      |    <0.001 |
|         ram_reg_0_1_510_515                                      |    <0.001 |
|         ram_reg_0_1_516_521                                      |    <0.001 |
|         ram_reg_0_1_522_527                                      |    <0.001 |
|         ram_reg_0_1_528_533                                      |    <0.001 |
|         ram_reg_0_1_534_539                                      |    <0.001 |
|         ram_reg_0_1_540_545                                      |    <0.001 |
|         ram_reg_0_1_546_549                                      |    <0.001 |
|         ram_reg_0_1_54_59                                        |    <0.001 |
|         ram_reg_0_1_60_65                                        |    <0.001 |
|         ram_reg_0_1_66_71                                        |    <0.001 |
|         ram_reg_0_1_6_11                                         |    <0.001 |
|         ram_reg_0_1_72_77                                        |    <0.001 |
|         ram_reg_0_1_78_83                                        |    <0.001 |
|         ram_reg_0_1_84_89                                        |    <0.001 |
|         ram_reg_0_1_90_95                                        |    <0.001 |
|         ram_reg_0_1_96_101                                       |    <0.001 |
|       Queue_6                                                    |    <0.001 |
|         ram_reg_0_1_0_5                                          |    <0.001 |
|       Queue_7                                                    |     0.001 |
|       Queue_8                                                    |    <0.001 |
|         ram_reg_0_1_0_5                                          |    <0.001 |
|         ram_reg_0_1_12_17                                        |    <0.001 |
|         ram_reg_0_1_18_23                                        |    <0.001 |
|         ram_reg_0_1_24_29                                        |    <0.001 |
|         ram_reg_0_1_30_34                                        |    <0.001 |
|         ram_reg_0_1_6_11                                         |    <0.001 |
|       Queue_9                                                    |     0.001 |
|         ram_reg_0_1_102_107                                      |    <0.001 |
|         ram_reg_0_1_108_113                                      |    <0.001 |
|         ram_reg_0_1_114_119                                      |    <0.001 |
|         ram_reg_0_1_120_125                                      |    <0.001 |
|         ram_reg_0_1_126_131                                      |    <0.001 |
|         ram_reg_0_1_12_17                                        |    <0.001 |
|         ram_reg_0_1_132_137                                      |    <0.001 |
|         ram_reg_0_1_138_143                                      |    <0.001 |
|         ram_reg_0_1_144_149                                      |    <0.001 |
|         ram_reg_0_1_150_155                                      |    <0.001 |
|         ram_reg_0_1_156_161                                      |    <0.001 |
|         ram_reg_0_1_162_167                                      |    <0.001 |
|         ram_reg_0_1_168_173                                      |    <0.001 |
|         ram_reg_0_1_174_179                                      |    <0.001 |
|         ram_reg_0_1_180_185                                      |    <0.001 |
|         ram_reg_0_1_186_191                                      |    <0.001 |
|         ram_reg_0_1_18_23                                        |    <0.001 |
|         ram_reg_0_1_192_197                                      |    <0.001 |
|         ram_reg_0_1_198_203                                      |    <0.001 |
|         ram_reg_0_1_204_209                                      |    <0.001 |
|         ram_reg_0_1_210_215                                      |    <0.001 |
|         ram_reg_0_1_216_221                                      |    <0.001 |
|         ram_reg_0_1_222_227                                      |    <0.001 |
|         ram_reg_0_1_228_233                                      |    <0.001 |
|         ram_reg_0_1_234_239                                      |    <0.001 |
|         ram_reg_0_1_240_245                                      |    <0.001 |
|         ram_reg_0_1_246_251                                      |    <0.001 |
|         ram_reg_0_1_24_29                                        |    <0.001 |
|         ram_reg_0_1_252_257                                      |    <0.001 |
|         ram_reg_0_1_258_263                                      |    <0.001 |
|         ram_reg_0_1_264_269                                      |    <0.001 |
|         ram_reg_0_1_270_275                                      |    <0.001 |
|         ram_reg_0_1_276_281                                      |    <0.001 |
|         ram_reg_0_1_282_287                                      |    <0.001 |
|         ram_reg_0_1_288_293                                      |    <0.001 |
|         ram_reg_0_1_294_299                                      |    <0.001 |
|         ram_reg_0_1_300_305                                      |    <0.001 |
|         ram_reg_0_1_306_311                                      |    <0.001 |
|         ram_reg_0_1_30_35                                        |    <0.001 |
|         ram_reg_0_1_312_317                                      |    <0.001 |
|         ram_reg_0_1_318_323                                      |    <0.001 |
|         ram_reg_0_1_324_329                                      |    <0.001 |
|         ram_reg_0_1_330_335                                      |    <0.001 |
|         ram_reg_0_1_336_341                                      |    <0.001 |
|         ram_reg_0_1_342_347                                      |    <0.001 |
|         ram_reg_0_1_348_353                                      |    <0.001 |
|         ram_reg_0_1_354_359                                      |    <0.001 |
|         ram_reg_0_1_360_365                                      |    <0.001 |
|         ram_reg_0_1_366_371                                      |    <0.001 |
|         ram_reg_0_1_36_41                                        |    <0.001 |
|         ram_reg_0_1_372_377                                      |    <0.001 |
|         ram_reg_0_1_378_383                                      |    <0.001 |
|         ram_reg_0_1_384_389                                      |    <0.001 |
|         ram_reg_0_1_390_395                                      |    <0.001 |
|         ram_reg_0_1_396_401                                      |    <0.001 |
|         ram_reg_0_1_402_407                                      |    <0.001 |
|         ram_reg_0_1_408_413                                      |    <0.001 |
|         ram_reg_0_1_414_419                                      |    <0.001 |
|         ram_reg_0_1_420_425                                      |    <0.001 |
|         ram_reg_0_1_426_431                                      |    <0.001 |
|         ram_reg_0_1_42_47                                        |    <0.001 |
|         ram_reg_0_1_432_437                                      |    <0.001 |
|         ram_reg_0_1_438_443                                      |    <0.001 |
|         ram_reg_0_1_444_449                                      |    <0.001 |
|         ram_reg_0_1_450_455                                      |    <0.001 |
|         ram_reg_0_1_456_461                                      |    <0.001 |
|         ram_reg_0_1_462_467                                      |    <0.001 |
|         ram_reg_0_1_468_473                                      |    <0.001 |
|         ram_reg_0_1_474_479                                      |    <0.001 |
|         ram_reg_0_1_480_485                                      |    <0.001 |
|         ram_reg_0_1_486_491                                      |    <0.001 |
|         ram_reg_0_1_48_53                                        |    <0.001 |
|         ram_reg_0_1_492_497                                      |    <0.001 |
|         ram_reg_0_1_498_503                                      |    <0.001 |
|         ram_reg_0_1_504_509                                      |    <0.001 |
|         ram_reg_0_1_510_515                                      |    <0.001 |
|         ram_reg_0_1_516_521                                      |    <0.001 |
|         ram_reg_0_1_522_527                                      |    <0.001 |
|         ram_reg_0_1_528_533                                      |    <0.001 |
|         ram_reg_0_1_534_539                                      |    <0.001 |
|         ram_reg_0_1_540_545                                      |    <0.001 |
|         ram_reg_0_1_546_551                                      |    <0.001 |
|         ram_reg_0_1_54_59                                        |    <0.001 |
|         ram_reg_0_1_552_557                                      |    <0.001 |
|         ram_reg_0_1_558_559                                      |    <0.001 |
|         ram_reg_0_1_60_65                                        |    <0.001 |
|         ram_reg_0_1_66_71                                        |    <0.001 |
|         ram_reg_0_1_72_77                                        |    <0.001 |
|         ram_reg_0_1_78_83                                        |    <0.001 |
|         ram_reg_0_1_84_89                                        |    <0.001 |
|         ram_reg_0_1_90_95                                        |    <0.001 |
|         ram_reg_0_1_96_101                                       |    <0.001 |
|       htif                                                       |     0.002 |
|         acq_q                                                    |    <0.001 |
|       outmemsys                                                  |     0.037 |
|         L2CoherenceAgent                                         |     0.022 |
|           AcquireTracker_0                                       |     0.003 |
|           AcquireTracker_1                                       |     0.002 |
|           AcquireTracker_2                                       |     0.003 |
|           AcquireTracker_3                                       |     0.001 |
|           AcquireTracker_4                                       |     0.001 |
|           AcquireTracker_5                                       |     0.002 |
|           AcquireTracker_6                                       |     0.002 |
|           VoluntaryReleaseTracker                                |     0.001 |
|           outer_arb                                              |     0.006 |
|             RRArbiter_2                                          |     0.006 |
|         conv                                                     |     0.015 |
|           Queue_14                                               |    <0.001 |
|             ram_reg_0_1_0_5                                      |    <0.001 |
|             ram_reg_0_1_12_17                                    |    <0.001 |
|             ram_reg_0_1_18_23                                    |    <0.001 |
|             ram_reg_0_1_24_29                                    |    <0.001 |
|             ram_reg_0_1_6_11                                     |    <0.001 |
|           Queue_15                                               |    <0.001 |
|             ram_reg_0_3_0_5                                      |    <0.001 |
|             ram_reg_0_3_102_107                                  |    <0.001 |
|             ram_reg_0_3_108_113                                  |    <0.001 |
|             ram_reg_0_3_114_119                                  |    <0.001 |
|             ram_reg_0_3_120_125                                  |    <0.001 |
|             ram_reg_0_3_126_127                                  |    <0.001 |
|             ram_reg_0_3_12_17                                    |    <0.001 |
|             ram_reg_0_3_18_23                                    |    <0.001 |
|             ram_reg_0_3_24_29                                    |    <0.001 |
|             ram_reg_0_3_30_35                                    |    <0.001 |
|             ram_reg_0_3_36_41                                    |    <0.001 |
|             ram_reg_0_3_42_47                                    |    <0.001 |
|             ram_reg_0_3_48_53                                    |    <0.001 |
|             ram_reg_0_3_54_59                                    |    <0.001 |
|             ram_reg_0_3_60_65                                    |    <0.001 |
|             ram_reg_0_3_66_71                                    |    <0.001 |
|             ram_reg_0_3_6_11                                     |    <0.001 |
|             ram_reg_0_3_72_77                                    |    <0.001 |
|             ram_reg_0_3_78_83                                    |    <0.001 |
|             ram_reg_0_3_84_89                                    |    <0.001 |
|             ram_reg_0_3_90_95                                    |    <0.001 |
|             ram_reg_0_3_96_101                                   |    <0.001 |
|           a                                                      |     0.009 |
|             mem_cmd_q                                            |    <0.001 |
|               ram_reg_0_1_0_5                                    |    <0.001 |
|               ram_reg_0_1_12_17                                  |    <0.001 |
|               ram_reg_0_1_18_23                                  |    <0.001 |
|               ram_reg_0_1_24_29                                  |    <0.001 |
|               ram_reg_0_1_6_11                                   |    <0.001 |
|             mem_data_q                                           |     0.001 |
|               ram_reg_0_1_0_5                                    |    <0.001 |
|               ram_reg_0_1_102_107                                |    <0.001 |
|               ram_reg_0_1_108_113                                |    <0.001 |
|               ram_reg_0_1_114_119                                |    <0.001 |
|               ram_reg_0_1_120_125                                |    <0.001 |
|               ram_reg_0_1_126_127                                |    <0.001 |
|               ram_reg_0_1_12_17                                  |    <0.001 |
|               ram_reg_0_1_18_23                                  |    <0.001 |
|               ram_reg_0_1_24_29                                  |    <0.001 |
|               ram_reg_0_1_30_35                                  |    <0.001 |
|               ram_reg_0_1_36_41                                  |    <0.001 |
|               ram_reg_0_1_42_47                                  |    <0.001 |
|               ram_reg_0_1_48_53                                  |    <0.001 |
|               ram_reg_0_1_54_59                                  |    <0.001 |
|               ram_reg_0_1_60_65                                  |    <0.001 |
|               ram_reg_0_1_66_71                                  |    <0.001 |
|               ram_reg_0_1_6_11                                   |    <0.001 |
|               ram_reg_0_1_72_77                                  |    <0.001 |
|               ram_reg_0_1_78_83                                  |    <0.001 |
|               ram_reg_0_1_84_89                                  |    <0.001 |
|               ram_reg_0_1_90_95                                  |    <0.001 |
|               ram_reg_0_1_96_101                                 |    <0.001 |
|           b                                                      |     0.005 |
|             resp_dataq                                           |     0.005 |
|               Queue_16                                           |    <0.001 |
|               fq                                                 |     0.005 |
|                 ram                                              |     0.004 |
|         net                                                      |    <0.001 |
|           ackNet                                                 |    <0.001 |
|             LockingRRArbiter_12                                  |    <0.001 |
|           acqNet                                                 |    <0.001 |
|             LockingRRArbiter_0                                   |    <0.001 |
+------------------------------------------------------------------+-----------+


