Fitter Status : Successful - Sat May 25 16:38:38 2019
Quartus II Version : 9.0 Build 132 02/25/2009 SJ Full Version
Revision Name : Tx
Top-level Entity Name : Tx
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : 12 %
    Combinational ALUTs : 221 / 12,480 ( 2 % )
    Dedicated logic registers : 1,528 / 12,480 ( 12 % )
Total registers : 1528
Total pins : 22 / 343 ( 6 % )
Total virtual pins : 0
Total block memory bits : 128 / 419,328 ( < 1 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
