// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1652\sampleModel1652_3_sub\Mysubsystem_12.v
// Created: 2024-08-13 09:06:38
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_12
// Source Path: sampleModel1652_3_sub/Subsystem/Mysubsystem_12
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_12
          (clk,
           reset,
           enb,
           In1,
           Out1);


  input   clk;
  input   reset;
  input   enb;
  input   [7:0] In1;  // uint8
  output  [7:0] Out1;  // uint8


  wire [7:0] cfblk143_out1;  // uint8
  wire [7:0] cfblk53_out1;  // uint8
  wire [7:0] cfblk111_const_val_1;  // uint8
  wire [7:0] cfblk111_out1;  // uint8


  cfblk143 u_cfblk143 (.clk(clk),
                       .reset(reset),
                       .enb(enb),
                       .y(cfblk143_out1)  // uint8
                       );

  assign cfblk53_out1 = In1 + cfblk143_out1;



  assign cfblk111_const_val_1 = 8'b00000000;



  assign cfblk111_out1 = cfblk53_out1 + cfblk111_const_val_1;



  assign Out1 = cfblk111_out1;

endmodule  // Mysubsystem_12

