14:53:06 INFO  : Registering command handlers for SDK TCF services
14:55:02 INFO  : Registering command handlers for SDK TCF services
14:55:02 INFO  : Launching XSCT server: xsct -n -interactive /users/students/r0822930/Projects/DDP/sw_project/project_sw/temp_xsdb_launch_script.tcl
14:55:04 INFO  : XSCT server has started successfully.
14:55:04 INFO  : Successfully done setting XSCT server connection channel  
14:55:05 INFO  : Successfully done setting SDK workspace  
14:56:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:56:39 INFO  : 'fpga -state' command is executed.
14:56:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:56:42 INFO  : 'jtag frequency' command is executed.
14:56:42 INFO  : Sourcing of '/users/students/r0822930/Projects/DDP/sw_project/project_sw/hw_platform/ps7_init.tcl' is done.
14:56:42 INFO  : Context for 'APU' is selected.
14:56:42 INFO  : Hardware design information is loaded from '/users/students/r0822930/Projects/DDP/sw_project/project_sw/hw_platform/system.hdf'.
14:56:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:42 INFO  : Context for 'APU' is selected.
14:56:42 INFO  : 'stop' command is executed.
14:56:42 INFO  : 'ps7_init' command is executed.
14:56:42 INFO  : 'ps7_post_config' command is executed.
14:56:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:56:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:42 INFO  : The application '/users/students/r0822930/Projects/DDP/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /users/students/r0822930/Projects/DDP/sw_project/project_sw/hw_platform/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /users/students/r0822930/Projects/DDP/sw_project/project_sw/hw_platform/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /users/students/r0822930/Projects/DDP/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:42 INFO  : Memory regions updated for context APU
14:56:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:42 INFO  : 'con' command is executed.
14:56:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:56:42 INFO  : Launch script is exported to file '/users/students/r0822930/Projects/DDP/sw_project/project_sw/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_sw_design.elf_on_local.tcl'
14:57:21 INFO  : Disconnected from the channel tcfchan#1.
14:57:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:57:22 INFO  : 'jtag frequency' command is executed.
14:57:22 INFO  : Sourcing of '/users/students/r0822930/Projects/DDP/sw_project/project_sw/hw_platform/ps7_init.tcl' is done.
14:57:22 INFO  : Context for 'APU' is selected.
14:57:22 INFO  : System reset is completed.
14:57:25 INFO  : 'after 3000' command is executed.
14:57:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:57:27 INFO  : FPGA configured successfully with bitstream "/users/students/r0822930/Projects/DDP/sw_project/project_sw/hw_platform/rsa_project_wrapper.bit"
14:57:27 INFO  : Context for 'APU' is selected.
14:57:29 INFO  : Hardware design information is loaded from '/users/students/r0822930/Projects/DDP/sw_project/project_sw/hw_platform/system.hdf'.
14:57:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:29 INFO  : Context for 'APU' is selected.
14:57:29 INFO  : 'ps7_init' command is executed.
14:57:29 INFO  : 'ps7_post_config' command is executed.
14:57:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:29 INFO  : The application '/users/students/r0822930/Projects/DDP/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /users/students/r0822930/Projects/DDP/sw_project/project_sw/hw_platform/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /users/students/r0822930/Projects/DDP/sw_project/project_sw/hw_platform/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /users/students/r0822930/Projects/DDP/sw_project/project_sw/hw_platform/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /users/students/r0822930/Projects/DDP/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:29 INFO  : Memory regions updated for context APU
14:57:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:29 INFO  : 'con' command is executed.
14:57:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:57:29 INFO  : Launch script is exported to file '/users/students/r0822930/Projects/DDP/sw_project/project_sw/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_sw_design.elf_on_local.tcl'
15:10:53 INFO  : Disconnected from the channel tcfchan#2.
15:10:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:10:54 INFO  : 'jtag frequency' command is executed.
15:10:54 INFO  : Sourcing of '/users/students/r0822930/Projects/DDP/sw_project/project_sw/hw_platform/ps7_init.tcl' is done.
15:10:54 INFO  : Context for 'APU' is selected.
15:10:54 INFO  : System reset is completed.
15:10:57 INFO  : 'after 3000' command is executed.
15:10:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:11:00 INFO  : FPGA configured successfully with bitstream "/users/students/r0822930/Projects/DDP/sw_project/project_sw/hw_platform/rsa_project_wrapper.bit"
15:11:00 INFO  : Context for 'APU' is selected.
15:11:01 INFO  : Hardware design information is loaded from '/users/students/r0822930/Projects/DDP/sw_project/project_sw/hw_platform/system.hdf'.
15:11:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:01 INFO  : Context for 'APU' is selected.
15:11:01 INFO  : 'ps7_init' command is executed.
15:11:01 INFO  : 'ps7_post_config' command is executed.
15:11:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:01 INFO  : The application '/users/students/r0822930/Projects/DDP/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /users/students/r0822930/Projects/DDP/sw_project/project_sw/hw_platform/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /users/students/r0822930/Projects/DDP/sw_project/project_sw/hw_platform/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /users/students/r0822930/Projects/DDP/sw_project/project_sw/hw_platform/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /users/students/r0822930/Projects/DDP/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:01 INFO  : Memory regions updated for context APU
15:11:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:01 INFO  : 'con' command is executed.
15:11:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:11:01 INFO  : Launch script is exported to file '/users/students/r0822930/Projects/DDP/sw_project/project_sw/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_sw_design.elf_on_local.tcl'
15:18:08 INFO  : Disconnected from the channel tcfchan#3.
15:18:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:18:09 INFO  : 'jtag frequency' command is executed.
15:18:09 INFO  : Sourcing of '/users/students/r0822930/Projects/DDP/sw_project/project_sw/hw_platform/ps7_init.tcl' is done.
15:18:09 INFO  : Context for 'APU' is selected.
15:18:09 INFO  : System reset is completed.
15:18:12 INFO  : 'after 3000' command is executed.
15:18:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:18:14 INFO  : FPGA configured successfully with bitstream "/users/students/r0822930/Projects/DDP/sw_project/project_sw/hw_platform/rsa_project_wrapper.bit"
15:18:15 INFO  : Context for 'APU' is selected.
15:18:16 INFO  : Hardware design information is loaded from '/users/students/r0822930/Projects/DDP/sw_project/project_sw/hw_platform/system.hdf'.
15:18:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:16 INFO  : Context for 'APU' is selected.
15:18:16 INFO  : 'ps7_init' command is executed.
15:18:16 INFO  : 'ps7_post_config' command is executed.
15:18:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:16 INFO  : The application '/users/students/r0822930/Projects/DDP/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /users/students/r0822930/Projects/DDP/sw_project/project_sw/hw_platform/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /users/students/r0822930/Projects/DDP/sw_project/project_sw/hw_platform/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /users/students/r0822930/Projects/DDP/sw_project/project_sw/hw_platform/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /users/students/r0822930/Projects/DDP/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:16 INFO  : Memory regions updated for context APU
15:18:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:16 INFO  : 'con' command is executed.
15:18:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:18:16 INFO  : Launch script is exported to file '/users/students/r0822930/Projects/DDP/sw_project/project_sw/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_sw_design.elf_on_local.tcl'
15:18:27 INFO  : Disconnected from the channel tcfchan#4.
15:18:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:18:28 INFO  : 'jtag frequency' command is executed.
15:18:28 INFO  : Sourcing of '/users/students/r0822930/Projects/DDP/sw_project/project_sw/hw_platform/ps7_init.tcl' is done.
15:18:28 INFO  : Context for 'APU' is selected.
15:18:28 INFO  : System reset is completed.
15:18:31 INFO  : 'after 3000' command is executed.
15:18:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:18:33 INFO  : FPGA configured successfully with bitstream "/users/students/r0822930/Projects/DDP/sw_project/project_sw/hw_platform/rsa_project_wrapper.bit"
15:18:33 INFO  : Context for 'APU' is selected.
15:18:35 INFO  : Hardware design information is loaded from '/users/students/r0822930/Projects/DDP/sw_project/project_sw/hw_platform/system.hdf'.
15:18:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:35 INFO  : Context for 'APU' is selected.
15:18:35 INFO  : 'ps7_init' command is executed.
15:18:35 INFO  : 'ps7_post_config' command is executed.
15:18:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:35 INFO  : The application '/users/students/r0822930/Projects/DDP/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /users/students/r0822930/Projects/DDP/sw_project/project_sw/hw_platform/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /users/students/r0822930/Projects/DDP/sw_project/project_sw/hw_platform/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /users/students/r0822930/Projects/DDP/sw_project/project_sw/hw_platform/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /users/students/r0822930/Projects/DDP/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:35 INFO  : Memory regions updated for context APU
15:18:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:35 INFO  : 'con' command is executed.
15:18:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:18:35 INFO  : Launch script is exported to file '/users/students/r0822930/Projects/DDP/sw_project/project_sw/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_sw_design.elf_on_local.tcl'
