--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 248 paths analyzed, 43 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.499ns.
--------------------------------------------------------------------------------
Slack:                  5.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.492ns (Levels of Logic = 2)
  Clock Path Skew:      0.028ns (0.859 - 0.831)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y130.CMUX   Tshcko                0.592   count<5>
                                                       count_2
    SLICE_X15Y131.D1     net (fanout=2)        0.832   count<2>
    SLICE_X15Y131.D      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o<15>
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X29Y132.B4     net (fanout=7)        0.738   GND_1_o_GND_1_o_equal_3_o<15>
    SLICE_X29Y132.B      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o
                                                       GND_1_o_GND_1_o_equal_3_o<15>3
    OLOGIC_X0Y146.OCE    net (fanout=2)        1.578   GND_1_o_GND_1_o_equal_3_o
    OLOGIC_X0Y146.CLK    Tooceck               0.504   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.492ns (1.344ns logic, 3.148ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  5.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.363ns (Levels of Logic = 2)
  Clock Path Skew:      0.028ns (0.859 - 0.831)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y130.BQ     Tcko                  0.456   count<5>
                                                       count_0
    SLICE_X15Y131.D3     net (fanout=2)        0.839   count<0>
    SLICE_X15Y131.D      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o<15>
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X29Y132.B4     net (fanout=7)        0.738   GND_1_o_GND_1_o_equal_3_o<15>
    SLICE_X29Y132.B      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o
                                                       GND_1_o_GND_1_o_equal_3_o<15>3
    OLOGIC_X0Y146.OCE    net (fanout=2)        1.578   GND_1_o_GND_1_o_equal_3_o
    OLOGIC_X0Y146.CLK    Tooceck               0.504   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.363ns (1.208ns logic, 3.155ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  5.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_5 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.335ns (Levels of Logic = 2)
  Clock Path Skew:      0.028ns (0.859 - 0.831)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_5 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y130.DQ     Tcko                  0.456   count<5>
                                                       count_5
    SLICE_X15Y131.D2     net (fanout=2)        0.811   count<5>
    SLICE_X15Y131.D      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o<15>
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X29Y132.B4     net (fanout=7)        0.738   GND_1_o_GND_1_o_equal_3_o<15>
    SLICE_X29Y132.B      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o
                                                       GND_1_o_GND_1_o_equal_3_o<15>3
    OLOGIC_X0Y146.OCE    net (fanout=2)        1.578   GND_1_o_GND_1_o_equal_3_o
    OLOGIC_X0Y146.CLK    Tooceck               0.504   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.335ns (1.208ns logic, 3.127ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  5.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.110ns (Levels of Logic = 2)
  Clock Path Skew:      0.028ns (0.859 - 0.831)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_3 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y130.CQ     Tcko                  0.456   count<5>
                                                       count_3
    SLICE_X15Y131.D4     net (fanout=2)        0.586   count<3>
    SLICE_X15Y131.D      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o<15>
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X29Y132.B4     net (fanout=7)        0.738   GND_1_o_GND_1_o_equal_3_o<15>
    SLICE_X29Y132.B      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o
                                                       GND_1_o_GND_1_o_equal_3_o<15>3
    OLOGIC_X0Y146.OCE    net (fanout=2)        1.578   GND_1_o_GND_1_o_equal_3_o
    OLOGIC_X0Y146.CLK    Tooceck               0.504   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.110ns (1.208ns logic, 2.902ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  5.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.082ns (Levels of Logic = 2)
  Clock Path Skew:      0.028ns (0.859 - 0.831)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y130.BMUX   Tshcko                0.591   count<5>
                                                       count_1
    SLICE_X15Y131.D5     net (fanout=2)        0.423   count<1>
    SLICE_X15Y131.D      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o<15>
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X29Y132.B4     net (fanout=7)        0.738   GND_1_o_GND_1_o_equal_3_o<15>
    SLICE_X29Y132.B      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o
                                                       GND_1_o_GND_1_o_equal_3_o<15>3
    OLOGIC_X0Y146.OCE    net (fanout=2)        1.578   GND_1_o_GND_1_o_equal_3_o
    OLOGIC_X0Y146.CLK    Tooceck               0.504   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.082ns (1.343ns logic, 2.739ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  6.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.977ns (Levels of Logic = 2)
  Clock Path Skew:      0.028ns (0.859 - 0.831)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_4 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y130.DMUX   Tshcko                0.594   count<5>
                                                       count_4
    SLICE_X15Y131.D6     net (fanout=2)        0.315   count<4>
    SLICE_X15Y131.D      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o<15>
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X29Y132.B4     net (fanout=7)        0.738   GND_1_o_GND_1_o_equal_3_o<15>
    SLICE_X29Y132.B      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o
                                                       GND_1_o_GND_1_o_equal_3_o<15>3
    OLOGIC_X0Y146.OCE    net (fanout=2)        1.578   GND_1_o_GND_1_o_equal_3_o
    OLOGIC_X0Y146.CLK    Tooceck               0.504   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.977ns (1.346ns logic, 2.631ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  6.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          clkout (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.959ns (Levels of Logic = 2)
  Clock Path Skew:      0.050ns (0.881 - 0.831)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y130.CMUX   Tshcko                0.592   count<5>
                                                       count_2
    SLICE_X15Y131.D1     net (fanout=2)        0.832   count<2>
    SLICE_X15Y131.D      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o<15>
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X29Y132.B4     net (fanout=7)        0.738   GND_1_o_GND_1_o_equal_3_o<15>
    SLICE_X29Y132.B      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o
                                                       GND_1_o_GND_1_o_equal_3_o<15>3
    SLICE_X1Y145.CE      net (fanout=2)        1.344   GND_1_o_GND_1_o_equal_3_o
    SLICE_X1Y145.CLK     Tceck                 0.205   clkout_OBUF
                                                       clkout
    -------------------------------------------------  ---------------------------
    Total                                      3.959ns (1.045ns logic, 2.914ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  6.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_8 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.910ns (Levels of Logic = 2)
  Clock Path Skew:      0.028ns (0.859 - 0.831)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_8 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y133.AQ     Tcko                  0.456   count<11>
                                                       count_8
    SLICE_X29Y132.A3     net (fanout=2)        0.837   count<8>
    SLICE_X29Y132.A      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o
                                                       GND_1_o_GND_1_o_equal_3_o<15>2
    SLICE_X29Y132.B5     net (fanout=7)        0.287   GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X29Y132.B      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o
                                                       GND_1_o_GND_1_o_equal_3_o<15>3
    OLOGIC_X0Y146.OCE    net (fanout=2)        1.578   GND_1_o_GND_1_o_equal_3_o
    OLOGIC_X0Y146.CLK    Tooceck               0.504   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.910ns (1.208ns logic, 2.702ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  6.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_7 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.893ns (Levels of Logic = 2)
  Clock Path Skew:      0.031ns (0.859 - 0.828)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_7 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y131.DQ     Tcko                  0.456   count<7>
                                                       count_7
    SLICE_X29Y132.A1     net (fanout=2)        0.820   count<7>
    SLICE_X29Y132.A      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o
                                                       GND_1_o_GND_1_o_equal_3_o<15>2
    SLICE_X29Y132.B5     net (fanout=7)        0.287   GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X29Y132.B      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o
                                                       GND_1_o_GND_1_o_equal_3_o<15>3
    OLOGIC_X0Y146.OCE    net (fanout=2)        1.578   GND_1_o_GND_1_o_equal_3_o
    OLOGIC_X0Y146.CLK    Tooceck               0.504   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.893ns (1.208ns logic, 2.685ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  6.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_9 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.881ns (Levels of Logic = 2)
  Clock Path Skew:      0.028ns (0.859 - 0.831)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_9 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y133.BQ     Tcko                  0.456   count<11>
                                                       count_9
    SLICE_X29Y132.A2     net (fanout=2)        0.808   count<9>
    SLICE_X29Y132.A      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o
                                                       GND_1_o_GND_1_o_equal_3_o<15>2
    SLICE_X29Y132.B5     net (fanout=7)        0.287   GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X29Y132.B      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o
                                                       GND_1_o_GND_1_o_equal_3_o<15>3
    OLOGIC_X0Y146.OCE    net (fanout=2)        1.578   GND_1_o_GND_1_o_equal_3_o
    OLOGIC_X0Y146.CLK    Tooceck               0.504   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.881ns (1.208ns logic, 2.673ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  6.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.822ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y130.BMUX   Tshcko                0.591   count<5>
                                                       count_1
    SLICE_X28Y130.B1     net (fanout=2)        0.840   count<1>
    SLICE_X28Y130.COUT   Topcyb                0.674   Mcount_count_cy<3>
                                                       Mcount_count_lut<1>_INV_0
                                                       Mcount_count_cy<3>
    SLICE_X28Y131.CIN    net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X28Y131.BMUX   Tcinb                 0.513   count<7>
                                                       Mcount_count_cy<7>
    SLICE_X15Y130.D2     net (fanout=1)        1.112   Result<5>
    SLICE_X15Y130.CLK    Tas                   0.092   count<5>
                                                       Mcount_count_eqn_51
                                                       count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.822ns (1.870ns logic, 1.952ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack:                  6.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_11 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.810ns (Levels of Logic = 2)
  Clock Path Skew:      0.028ns (0.859 - 0.831)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_11 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y133.CQ     Tcko                  0.456   count<11>
                                                       count_11
    SLICE_X29Y132.A4     net (fanout=2)        0.737   count<11>
    SLICE_X29Y132.A      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o
                                                       GND_1_o_GND_1_o_equal_3_o<15>2
    SLICE_X29Y132.B5     net (fanout=7)        0.287   GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X29Y132.B      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o
                                                       GND_1_o_GND_1_o_equal_3_o<15>3
    OLOGIC_X0Y146.OCE    net (fanout=2)        1.578   GND_1_o_GND_1_o_equal_3_o
    OLOGIC_X0Y146.CLK    Tooceck               0.504   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.810ns (1.208ns logic, 2.602ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  6.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          clkout (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.830ns (Levels of Logic = 2)
  Clock Path Skew:      0.050ns (0.881 - 0.831)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y130.BQ     Tcko                  0.456   count<5>
                                                       count_0
    SLICE_X15Y131.D3     net (fanout=2)        0.839   count<0>
    SLICE_X15Y131.D      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o<15>
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X29Y132.B4     net (fanout=7)        0.738   GND_1_o_GND_1_o_equal_3_o<15>
    SLICE_X29Y132.B      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o
                                                       GND_1_o_GND_1_o_equal_3_o<15>3
    SLICE_X1Y145.CE      net (fanout=2)        1.344   GND_1_o_GND_1_o_equal_3_o
    SLICE_X1Y145.CLK     Tceck                 0.205   clkout_OBUF
                                                       clkout
    -------------------------------------------------  ---------------------------
    Total                                      3.830ns (0.909ns logic, 2.921ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  6.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_5 (FF)
  Destination:          clkout (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.802ns (Levels of Logic = 2)
  Clock Path Skew:      0.050ns (0.881 - 0.831)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_5 to clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y130.DQ     Tcko                  0.456   count<5>
                                                       count_5
    SLICE_X15Y131.D2     net (fanout=2)        0.811   count<5>
    SLICE_X15Y131.D      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o<15>
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X29Y132.B4     net (fanout=7)        0.738   GND_1_o_GND_1_o_equal_3_o<15>
    SLICE_X29Y132.B      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o
                                                       GND_1_o_GND_1_o_equal_3_o<15>3
    SLICE_X1Y145.CE      net (fanout=2)        1.344   GND_1_o_GND_1_o_equal_3_o
    SLICE_X1Y145.CLK     Tceck                 0.205   clkout_OBUF
                                                       clkout
    -------------------------------------------------  ---------------------------
    Total                                      3.802ns (0.909ns logic, 2.893ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  6.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.678ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y130.CMUX   Tshcko                0.592   count<5>
                                                       count_2
    SLICE_X28Y130.C1     net (fanout=2)        0.847   count<2>
    SLICE_X28Y130.COUT   Topcyc                0.522   Mcount_count_cy<3>
                                                       Mcount_count_lut<2>_INV_0
                                                       Mcount_count_cy<3>
    SLICE_X28Y131.CIN    net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X28Y131.BMUX   Tcinb                 0.513   count<7>
                                                       Mcount_count_cy<7>
    SLICE_X15Y130.D2     net (fanout=1)        1.112   Result<5>
    SLICE_X15Y130.CLK    Tas                   0.092   count<5>
                                                       Mcount_count_eqn_51
                                                       count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.678ns (1.719ns logic, 1.959ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  6.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.623ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.790 - 0.831)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y130.BMUX   Tshcko                0.591   count<5>
                                                       count_1
    SLICE_X28Y130.B1     net (fanout=2)        0.840   count<1>
    SLICE_X28Y130.COUT   Topcyb                0.674   Mcount_count_cy<3>
                                                       Mcount_count_lut<1>_INV_0
                                                       Mcount_count_cy<3>
    SLICE_X28Y131.CIN    net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X28Y131.COUT   Tbyp                  0.114   count<7>
                                                       Mcount_count_cy<7>
    SLICE_X28Y132.CIN    net (fanout=1)        0.000   Mcount_count_cy<7>
    SLICE_X28Y132.DMUX   Tcind                 0.495   Result<11>
                                                       Mcount_count_xor<11>
    SLICE_X28Y133.C1     net (fanout=1)        0.816   Result<11>
    SLICE_X28Y133.CLK    Tas                   0.093   count<11>
                                                       Mcount_count_eqn_111
                                                       count_11
    -------------------------------------------------  ---------------------------
    Total                                      3.623ns (1.967ns logic, 1.656ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack:                  6.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.656ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y130.BQ     Tcko                  0.456   count<5>
                                                       count_0
    SLICE_X28Y130.A2     net (fanout=2)        0.827   count<0>
    SLICE_X28Y130.COUT   Topcya                0.656   Mcount_count_cy<3>
                                                       count<0>_rt
                                                       Mcount_count_cy<3>
    SLICE_X28Y131.CIN    net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X28Y131.BMUX   Tcinb                 0.513   count<7>
                                                       Mcount_count_cy<7>
    SLICE_X15Y130.D2     net (fanout=1)        1.112   Result<5>
    SLICE_X15Y130.CLK    Tas                   0.092   count<5>
                                                       Mcount_count_eqn_51
                                                       count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.656ns (1.717ns logic, 1.939ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack:                  6.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.610ns (Levels of Logic = 2)
  Clock Path Skew:      -0.044ns (0.787 - 0.831)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y130.CMUX   Tshcko                0.592   count<5>
                                                       count_2
    SLICE_X15Y131.D1     net (fanout=2)        0.832   count<2>
    SLICE_X15Y131.D      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o<15>
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X29Y132.B4     net (fanout=7)        0.738   GND_1_o_GND_1_o_equal_3_o<15>
    SLICE_X29Y132.BMUX   Tilo                  0.358   GND_1_o_GND_1_o_equal_3_o
                                                       GND_1_o_GND_1_o_equal_3_o_01
    SLICE_X28Y131.SR     net (fanout=1)        0.537   GND_1_o_GND_1_o_equal_3_o_0
    SLICE_X28Y131.CLK    Tsrck                 0.429   count<7>
                                                       count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.610ns (1.503ns logic, 2.107ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  6.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_10 (FF)
  Destination:          clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.624ns (Levels of Logic = 2)
  Clock Path Skew:      0.028ns (0.859 - 0.831)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_10 to clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y133.CMUX   Tshcko                0.592   count<11>
                                                       count_10
    SLICE_X29Y132.A5     net (fanout=2)        0.415   count<10>
    SLICE_X29Y132.A      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o
                                                       GND_1_o_GND_1_o_equal_3_o<15>2
    SLICE_X29Y132.B5     net (fanout=7)        0.287   GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X29Y132.B      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o
                                                       GND_1_o_GND_1_o_equal_3_o<15>3
    OLOGIC_X0Y146.OCE    net (fanout=2)        1.578   GND_1_o_GND_1_o_equal_3_o
    OLOGIC_X0Y146.CLK    Tooceck               0.504   clkout_1
                                                       clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.624ns (1.344ns logic, 2.280ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  6.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.511ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.790 - 0.831)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y130.BMUX   Tshcko                0.591   count<5>
                                                       count_1
    SLICE_X28Y130.B1     net (fanout=2)        0.840   count<1>
    SLICE_X28Y130.COUT   Topcyb                0.674   Mcount_count_cy<3>
                                                       Mcount_count_lut<1>_INV_0
                                                       Mcount_count_cy<3>
    SLICE_X28Y131.CIN    net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X28Y131.COUT   Tbyp                  0.114   count<7>
                                                       Mcount_count_cy<7>
    SLICE_X28Y132.CIN    net (fanout=1)        0.000   Mcount_count_cy<7>
    SLICE_X28Y132.AMUX   Tcina                 0.397   Result<11>
                                                       Mcount_count_xor<11>
    SLICE_X28Y133.A2     net (fanout=1)        0.800   Result<8>
    SLICE_X28Y133.CLK    Tas                   0.095   count<11>
                                                       Mcount_count_eqn_81
                                                       count_8
    -------------------------------------------------  ---------------------------
    Total                                      3.511ns (1.871ns logic, 1.640ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack:                  6.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          clkout (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.577ns (Levels of Logic = 2)
  Clock Path Skew:      0.050ns (0.881 - 0.831)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_3 to clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y130.CQ     Tcko                  0.456   count<5>
                                                       count_3
    SLICE_X15Y131.D4     net (fanout=2)        0.586   count<3>
    SLICE_X15Y131.D      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o<15>
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X29Y132.B4     net (fanout=7)        0.738   GND_1_o_GND_1_o_equal_3_o<15>
    SLICE_X29Y132.B      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o
                                                       GND_1_o_GND_1_o_equal_3_o<15>3
    SLICE_X1Y145.CE      net (fanout=2)        1.344   GND_1_o_GND_1_o_equal_3_o
    SLICE_X1Y145.CLK     Tceck                 0.205   clkout_OBUF
                                                       clkout
    -------------------------------------------------  ---------------------------
    Total                                      3.577ns (0.909ns logic, 2.668ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  6.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.481ns (Levels of Logic = 2)
  Clock Path Skew:      -0.044ns (0.787 - 0.831)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y130.BQ     Tcko                  0.456   count<5>
                                                       count_0
    SLICE_X15Y131.D3     net (fanout=2)        0.839   count<0>
    SLICE_X15Y131.D      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o<15>
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X29Y132.B4     net (fanout=7)        0.738   GND_1_o_GND_1_o_equal_3_o<15>
    SLICE_X29Y132.BMUX   Tilo                  0.358   GND_1_o_GND_1_o_equal_3_o
                                                       GND_1_o_GND_1_o_equal_3_o_01
    SLICE_X28Y131.SR     net (fanout=1)        0.537   GND_1_o_GND_1_o_equal_3_o_0
    SLICE_X28Y131.CLK    Tsrck                 0.429   count<7>
                                                       count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.481ns (1.367ns logic, 2.114ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  6.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.522ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_3 to count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y130.CQ     Tcko                  0.456   count<5>
                                                       count_3
    SLICE_X28Y130.D2     net (fanout=2)        0.824   count<3>
    SLICE_X28Y130.COUT   Topcyd                0.525   Mcount_count_cy<3>
                                                       Mcount_count_lut<3>_INV_0
                                                       Mcount_count_cy<3>
    SLICE_X28Y131.CIN    net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X28Y131.BMUX   Tcinb                 0.513   count<7>
                                                       Mcount_count_cy<7>
    SLICE_X15Y130.D2     net (fanout=1)        1.112   Result<5>
    SLICE_X15Y130.CLK    Tas                   0.092   count<5>
                                                       Mcount_count_eqn_51
                                                       count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.522ns (1.586ns logic, 1.936ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack:                  6.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.479ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.790 - 0.831)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_2 to count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y130.CMUX   Tshcko                0.592   count<5>
                                                       count_2
    SLICE_X28Y130.C1     net (fanout=2)        0.847   count<2>
    SLICE_X28Y130.COUT   Topcyc                0.522   Mcount_count_cy<3>
                                                       Mcount_count_lut<2>_INV_0
                                                       Mcount_count_cy<3>
    SLICE_X28Y131.CIN    net (fanout=1)        0.000   Mcount_count_cy<3>
    SLICE_X28Y131.COUT   Tbyp                  0.114   count<7>
                                                       Mcount_count_cy<7>
    SLICE_X28Y132.CIN    net (fanout=1)        0.000   Mcount_count_cy<7>
    SLICE_X28Y132.DMUX   Tcind                 0.495   Result<11>
                                                       Mcount_count_xor<11>
    SLICE_X28Y133.C1     net (fanout=1)        0.816   Result<11>
    SLICE_X28Y133.CLK    Tas                   0.093   count<11>
                                                       Mcount_count_eqn_111
                                                       count_11
    -------------------------------------------------  ---------------------------
    Total                                      3.479ns (1.816ns logic, 1.663ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack:                  6.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_1 (FF)
  Destination:          clkout (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.549ns (Levels of Logic = 2)
  Clock Path Skew:      0.050ns (0.881 - 0.831)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_1 to clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y130.BMUX   Tshcko                0.591   count<5>
                                                       count_1
    SLICE_X15Y131.D5     net (fanout=2)        0.423   count<1>
    SLICE_X15Y131.D      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o<15>
                                                       GND_1_o_GND_1_o_equal_3_o<15>1
    SLICE_X29Y132.B4     net (fanout=7)        0.738   GND_1_o_GND_1_o_equal_3_o<15>
    SLICE_X29Y132.B      Tilo                  0.124   GND_1_o_GND_1_o_equal_3_o
                                                       GND_1_o_GND_1_o_equal_3_o<15>3
    SLICE_X1Y145.CE      net (fanout=2)        1.344   GND_1_o_GND_1_o_equal_3_o
    SLICE_X1Y145.CLK     Tceck                 0.205   clkout_OBUF
                                                       clkout
    -------------------------------------------------  ---------------------------
    Total                                      3.549ns (1.044ns logic, 2.505ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: led_OBUF/CLK
  Logical resource: led/CK
  Location pin: OLOGIC_X1Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: clkout_1/CLK
  Logical resource: clkout_1/CK
  Location pin: OLOGIC_X0Y146.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: clkout_1/SR
  Logical resource: clkout_1/SR
  Location pin: OLOGIC_X0Y146.SR
  Clock network: reset_inv
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<7>/CLK
  Logical resource: count_7/CK
  Location pin: SLICE_X28Y131.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: count<7>/CLK
  Logical resource: count_7/CK
  Location pin: SLICE_X28Y131.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: count<7>/CLK
  Logical resource: count_7/CK
  Location pin: SLICE_X28Y131.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: clkout_OBUF/CLK
  Logical resource: clkout/CK
  Location pin: SLICE_X1Y145.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: clkout_OBUF/CLK
  Logical resource: clkout/CK
  Location pin: SLICE_X1Y145.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: clkout_OBUF/CLK
  Logical resource: clkout/CK
  Location pin: SLICE_X1Y145.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<5>/CLK
  Logical resource: count_1/CK
  Location pin: SLICE_X15Y130.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: count<5>/CLK
  Logical resource: count_1/CK
  Location pin: SLICE_X15Y130.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: count<5>/CLK
  Logical resource: count_1/CK
  Location pin: SLICE_X15Y130.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: count<5>/SR
  Logical resource: count_1/SR
  Location pin: SLICE_X15Y130.SR
  Clock network: reset_inv
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<5>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X15Y130.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: count<5>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X15Y130.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: count<5>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X15Y130.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<5>/CLK
  Logical resource: count_2/CK
  Location pin: SLICE_X15Y130.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: count<5>/CLK
  Logical resource: count_2/CK
  Location pin: SLICE_X15Y130.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: count<5>/CLK
  Logical resource: count_2/CK
  Location pin: SLICE_X15Y130.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: count<5>/SR
  Logical resource: count_2/SR
  Location pin: SLICE_X15Y130.SR
  Clock network: reset_inv
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<5>/CLK
  Logical resource: count_3/CK
  Location pin: SLICE_X15Y130.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: count<5>/CLK
  Logical resource: count_3/CK
  Location pin: SLICE_X15Y130.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: count<5>/CLK
  Logical resource: count_3/CK
  Location pin: SLICE_X15Y130.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<5>/CLK
  Logical resource: count_4/CK
  Location pin: SLICE_X15Y130.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.499|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 248 paths, 0 nets, and 62 connections

Design statistics:
   Minimum period:   4.499ns{1}   (Maximum frequency: 222.272MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov  2 19:10:53 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 773 MB



