vhdl xil_defaultlib "ip/xil_defaultlib/coshsinh_cordic_ap_dadddsub_3_full_dsp_64.vhd"
vhdl xil_defaultlib "ip/xil_defaultlib/coshsinh_cordic_ap_dadd_3_full_dsp_64.vhd"
vhdl xil_defaultlib "ip/xil_defaultlib/coshsinh_cordic_ap_dcmp_0_no_dsp_64.vhd"
vhdl xil_defaultlib "ip/xil_defaultlib/coshsinh_cordic_ap_dmul_4_max_dsp_64.vhd"
verilog xil_defaultlib "coshsinh_cordic.autotb.v"
verilog xil_defaultlib "coshsinh_cordic.v"
verilog xil_defaultlib "coshsinh_cordic_angles_neg.v"
verilog xil_defaultlib "coshsinh_cordic_angles_pos.v"
verilog xil_defaultlib "coshsinh_cordic_dadddsub_64ns_64ns_64_5_full_dsp.v"
verilog xil_defaultlib "coshsinh_cordic_dadd_64ns_64ns_64_5_full_dsp.v"
verilog xil_defaultlib "coshsinh_cordic_dcmp_64ns_64ns_1_1.v"
verilog xil_defaultlib "coshsinh_cordic_dmul_64ns_64ns_64_6_max_dsp.v"

