// Seed: 1034406817
module module_0 (
    output tri1 id_0,
    input wire id_1,
    output supply1 id_2,
    output supply1 id_3,
    output tri id_4,
    output tri1 id_5,
    output uwire id_6,
    input tri1 id_7,
    output uwire id_8,
    input supply0 id_9,
    output tri id_10,
    output tri id_11,
    output tri0 id_12,
    output supply1 id_13,
    output wor id_14,
    output supply1 id_15,
    input wire id_16,
    input wire id_17,
    output tri id_18,
    input wire id_19,
    output wand id_20,
    output tri0 id_21,
    output wor id_22,
    input supply1 id_23,
    input supply0 id_24,
    input supply0 id_25,
    output uwire id_26,
    output tri id_27,
    output wand id_28,
    input wire id_29,
    output uwire id_30,
    input tri1 id_31,
    output tri id_32,
    output wand id_33,
    input tri0 id_34,
    output supply1 id_35
    , id_45, id_46,
    output wor id_36,
    output tri id_37,
    output supply1 id_38,
    input uwire id_39,
    output tri0 id_40,
    input wand id_41,
    output tri0 id_42,
    input wire id_43
);
  id_47(
      .id_0(1), .id_1(id_7), .id_2(1)
  );
  assign id_28 = id_29;
  wire id_48;
  initial
    @(posedge 1) begin
      $display;
    end
  wire id_49;
  id_50(
      .id_0(1)
  );
  wire id_51;
  assign id_3 = id_41;
  if (1'b0) begin
    wire id_52, id_53;
  end else id_54(.id_0(id_42), .id_1(1'b0), .id_2(id_45));
  assign id_5 = {1{1}} & 1;
  wire id_55;
  wire id_56;
  wire id_57;
  wire id_58;
  wire id_59;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri  id_1,
    input  tri0 id_2,
    input  tri1 id_3,
    output wire id_4,
    output wor  id_5
    , id_7
);
  wire id_8;
  assign id_4 = ~id_3;
  module_0(
      id_5,
      id_2,
      id_5,
      id_0,
      id_0,
      id_4,
      id_5,
      id_2,
      id_0,
      id_3,
      id_0,
      id_5,
      id_5,
      id_0,
      id_4,
      id_5,
      id_3,
      id_3,
      id_5,
      id_3,
      id_4,
      id_0,
      id_4,
      id_1,
      id_3,
      id_2,
      id_4,
      id_4,
      id_0,
      id_2,
      id_5,
      id_3,
      id_4,
      id_4,
      id_1,
      id_0,
      id_5,
      id_4,
      id_5,
      id_3,
      id_5,
      id_1,
      id_5,
      id_2
  );
  assign id_0 = id_2;
endmodule
