
2526_TP_Synthese_Autoradio_Hugo_Nelven.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ab84  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000608  0800ad18  0800ad18  0000bd18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b320  0800b320  0000d53c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b320  0800b320  0000c320  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b328  0800b328  0000d53c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b328  0800b328  0000c328  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b32c  0800b32c  0000c32c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000053c  20000000  0800b330  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000115c  2000053c  0800b86c  0000d53c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001698  0800b86c  0000d698  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d53c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013f24  00000000  00000000  0000d56c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036a1  00000000  00000000  00021490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001118  00000000  00000000  00024b38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cfa  00000000  00000000  00025c50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028f78  00000000  00000000  0002694a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014baf  00000000  00000000  0004f8c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f2b48  00000000  00000000  00064471  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00156fb9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a88  00000000  00000000  00156ffc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0015ca84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000053c 	.word	0x2000053c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800acfc 	.word	0x0800acfc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000540 	.word	0x20000540
 80001cc:	0800acfc 	.word	0x0800acfc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	60f8      	str	r0, [r7, #12]
 8001028:	60b9      	str	r1, [r7, #8]
 800102a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	4a07      	ldr	r2, [pc, #28]	@ (800104c <vApplicationGetIdleTaskMemory+0x2c>)
 8001030:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001032:	68bb      	ldr	r3, [r7, #8]
 8001034:	4a06      	ldr	r2, [pc, #24]	@ (8001050 <vApplicationGetIdleTaskMemory+0x30>)
 8001036:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2280      	movs	r2, #128	@ 0x80
 800103c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800103e:	bf00      	nop
 8001040:	3714      	adds	r7, #20
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop
 800104c:	2000055c 	.word	0x2000055c
 8001050:	200005b0 	.word	0x200005b0

08001054 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001054:	b5b0      	push	{r4, r5, r7, lr}
 8001056:	b088      	sub	sp, #32
 8001058:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800105a:	4b0a      	ldr	r3, [pc, #40]	@ (8001084 <MX_FREERTOS_Init+0x30>)
 800105c:	1d3c      	adds	r4, r7, #4
 800105e:	461d      	mov	r5, r3
 8001060:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001062:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001064:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001068:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800106c:	1d3b      	adds	r3, r7, #4
 800106e:	2100      	movs	r1, #0
 8001070:	4618      	mov	r0, r3
 8001072:	f003 fcdd 	bl	8004a30 <osThreadCreate>
 8001076:	4603      	mov	r3, r0
 8001078:	4a03      	ldr	r2, [pc, #12]	@ (8001088 <MX_FREERTOS_Init+0x34>)
 800107a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 800107c:	bf00      	nop
 800107e:	3720      	adds	r7, #32
 8001080:	46bd      	mov	sp, r7
 8001082:	bdb0      	pop	{r4, r5, r7, pc}
 8001084:	0800ad24 	.word	0x0800ad24
 8001088:	20000558 	.word	0x20000558

0800108c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001094:	2001      	movs	r0, #1
 8001096:	f003 fd17 	bl	8004ac8 <osDelay>
 800109a:	e7fb      	b.n	8001094 <StartDefaultTask+0x8>

0800109c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b08a      	sub	sp, #40	@ 0x28
 80010a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a2:	f107 0314 	add.w	r3, r7, #20
 80010a6:	2200      	movs	r2, #0
 80010a8:	601a      	str	r2, [r3, #0]
 80010aa:	605a      	str	r2, [r3, #4]
 80010ac:	609a      	str	r2, [r3, #8]
 80010ae:	60da      	str	r2, [r3, #12]
 80010b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010b2:	4b2b      	ldr	r3, [pc, #172]	@ (8001160 <MX_GPIO_Init+0xc4>)
 80010b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010b6:	4a2a      	ldr	r2, [pc, #168]	@ (8001160 <MX_GPIO_Init+0xc4>)
 80010b8:	f043 0304 	orr.w	r3, r3, #4
 80010bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010be:	4b28      	ldr	r3, [pc, #160]	@ (8001160 <MX_GPIO_Init+0xc4>)
 80010c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010c2:	f003 0304 	and.w	r3, r3, #4
 80010c6:	613b      	str	r3, [r7, #16]
 80010c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010ca:	4b25      	ldr	r3, [pc, #148]	@ (8001160 <MX_GPIO_Init+0xc4>)
 80010cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ce:	4a24      	ldr	r2, [pc, #144]	@ (8001160 <MX_GPIO_Init+0xc4>)
 80010d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010d6:	4b22      	ldr	r3, [pc, #136]	@ (8001160 <MX_GPIO_Init+0xc4>)
 80010d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010de:	60fb      	str	r3, [r7, #12]
 80010e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010e2:	4b1f      	ldr	r3, [pc, #124]	@ (8001160 <MX_GPIO_Init+0xc4>)
 80010e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010e6:	4a1e      	ldr	r2, [pc, #120]	@ (8001160 <MX_GPIO_Init+0xc4>)
 80010e8:	f043 0301 	orr.w	r3, r3, #1
 80010ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001160 <MX_GPIO_Init+0xc4>)
 80010f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010f2:	f003 0301 	and.w	r3, r3, #1
 80010f6:	60bb      	str	r3, [r7, #8]
 80010f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010fa:	4b19      	ldr	r3, [pc, #100]	@ (8001160 <MX_GPIO_Init+0xc4>)
 80010fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010fe:	4a18      	ldr	r2, [pc, #96]	@ (8001160 <MX_GPIO_Init+0xc4>)
 8001100:	f043 0302 	orr.w	r3, r3, #2
 8001104:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001106:	4b16      	ldr	r3, [pc, #88]	@ (8001160 <MX_GPIO_Init+0xc4>)
 8001108:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800110a:	f003 0302 	and.w	r3, r3, #2
 800110e:	607b      	str	r3, [r7, #4]
 8001110:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001112:	2200      	movs	r2, #0
 8001114:	2120      	movs	r1, #32
 8001116:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800111a:	f000 ff35 	bl	8001f88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800111e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001122:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001124:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001128:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112a:	2300      	movs	r3, #0
 800112c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800112e:	f107 0314 	add.w	r3, r7, #20
 8001132:	4619      	mov	r1, r3
 8001134:	480b      	ldr	r0, [pc, #44]	@ (8001164 <MX_GPIO_Init+0xc8>)
 8001136:	f000 fd7d 	bl	8001c34 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800113a:	2320      	movs	r3, #32
 800113c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800113e:	2301      	movs	r3, #1
 8001140:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001142:	2300      	movs	r3, #0
 8001144:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001146:	2300      	movs	r3, #0
 8001148:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800114a:	f107 0314 	add.w	r3, r7, #20
 800114e:	4619      	mov	r1, r3
 8001150:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001154:	f000 fd6e 	bl	8001c34 <HAL_GPIO_Init>

}
 8001158:	bf00      	nop
 800115a:	3728      	adds	r7, #40	@ 0x28
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	40021000 	.word	0x40021000
 8001164:	48000800 	.word	0x48000800

08001168 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
 8001170:	1d39      	adds	r1, r7, #4
 8001172:	f04f 33ff 	mov.w	r3, #4294967295
 8001176:	2201      	movs	r2, #1
 8001178:	4803      	ldr	r0, [pc, #12]	@ (8001188 <__io_putchar+0x20>)
 800117a:	f002 faa5 	bl	80036c8 <HAL_UART_Transmit>
	return chr;
 800117e:	687b      	ldr	r3, [r7, #4]
}
 8001180:	4618      	mov	r0, r3
 8001182:	3708      	adds	r7, #8
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	200007b4 	.word	0x200007b4

0800118c <drv_uart_receive>:

uint8_t drv_uart_receive(char * pData, uint16_t size)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
 8001194:	460b      	mov	r3, r1
 8001196:	807b      	strh	r3, [r7, #2]
	HAL_UART_Receive(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 8001198:	887a      	ldrh	r2, [r7, #2]
 800119a:	f04f 33ff 	mov.w	r3, #4294967295
 800119e:	6879      	ldr	r1, [r7, #4]
 80011a0:	4803      	ldr	r0, [pc, #12]	@ (80011b0 <drv_uart_receive+0x24>)
 80011a2:	f002 fb1a 	bl	80037da <HAL_UART_Receive>
	return 0;
 80011a6:	2300      	movs	r3, #0
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	3708      	adds	r7, #8
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	200007b4 	.word	0x200007b4

080011b4 <drv_uart_transmit>:

uint8_t drv_uart_transmit(char * pData, uint16_t size)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
 80011bc:	460b      	mov	r3, r1
 80011be:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 80011c0:	887a      	ldrh	r2, [r7, #2]
 80011c2:	f04f 33ff 	mov.w	r3, #4294967295
 80011c6:	6879      	ldr	r1, [r7, #4]
 80011c8:	4803      	ldr	r0, [pc, #12]	@ (80011d8 <drv_uart_transmit+0x24>)
 80011ca:	f002 fa7d 	bl	80036c8 <HAL_UART_Transmit>
	return 0;
 80011ce:	2300      	movs	r3, #0
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	3708      	adds	r7, #8
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	200007b4 	.word	0x200007b4

080011dc <fonction>:
				.drv_shell_receive = drv_uart_receive
		}
};

int fonction(h_shell_t * h_shell, int argc, char ** argv)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b086      	sub	sp, #24
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	60f8      	str	r0, [r7, #12]
 80011e4:	60b9      	str	r1, [r7, #8]
 80011e6:	607a      	str	r2, [r7, #4]
	printf("Je suis une fonction bidon\r\n");
 80011e8:	480f      	ldr	r0, [pc, #60]	@ (8001228 <fonction+0x4c>)
 80011ea:	f006 f983 	bl	80074f4 <puts>

	printf("argc = %d\r\n", argc);
 80011ee:	68b9      	ldr	r1, [r7, #8]
 80011f0:	480e      	ldr	r0, [pc, #56]	@ (800122c <fonction+0x50>)
 80011f2:	f006 f917 	bl	8007424 <iprintf>

	for (int i = 0 ; i < argc ; i++)
 80011f6:	2300      	movs	r3, #0
 80011f8:	617b      	str	r3, [r7, #20]
 80011fa:	e00c      	b.n	8001216 <fonction+0x3a>
	{
		printf("argv[%d] = %s\r\n", i, argv[i]);
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	687a      	ldr	r2, [r7, #4]
 8001202:	4413      	add	r3, r2
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	461a      	mov	r2, r3
 8001208:	6979      	ldr	r1, [r7, #20]
 800120a:	4809      	ldr	r0, [pc, #36]	@ (8001230 <fonction+0x54>)
 800120c:	f006 f90a 	bl	8007424 <iprintf>
	for (int i = 0 ; i < argc ; i++)
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	3301      	adds	r3, #1
 8001214:	617b      	str	r3, [r7, #20]
 8001216:	697a      	ldr	r2, [r7, #20]
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	429a      	cmp	r2, r3
 800121c:	dbee      	blt.n	80011fc <fonction+0x20>
	}

	return 0;
 800121e:	2300      	movs	r3, #0
}
 8001220:	4618      	mov	r0, r3
 8001222:	3718      	adds	r7, #24
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	0800ad40 	.word	0x0800ad40
 800122c:	0800ad5c 	.word	0x0800ad5c
 8001230:	0800ad68 	.word	0x0800ad68

08001234 <addition>:

int addition(h_shell_t * h_shell, int argc, char ** argv)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b088      	sub	sp, #32
 8001238:	af00      	add	r7, sp, #0
 800123a:	60f8      	str	r0, [r7, #12]
 800123c:	60b9      	str	r1, [r7, #8]
 800123e:	607a      	str	r2, [r7, #4]
	if (argc != 3)
 8001240:	68bb      	ldr	r3, [r7, #8]
 8001242:	2b03      	cmp	r3, #3
 8001244:	d005      	beq.n	8001252 <addition+0x1e>
	{
		printf("Error: expected two arguments\r\n");
 8001246:	4811      	ldr	r0, [pc, #68]	@ (800128c <addition+0x58>)
 8001248:	f006 f954 	bl	80074f4 <puts>
		return -1;
 800124c:	f04f 33ff 	mov.w	r3, #4294967295
 8001250:	e018      	b.n	8001284 <addition+0x50>
	}

	int a = atoi(argv[1]);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	3304      	adds	r3, #4
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4618      	mov	r0, r3
 800125a:	f005 f933 	bl	80064c4 <atoi>
 800125e:	61f8      	str	r0, [r7, #28]
	int b = atoi(argv[2]);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	3308      	adds	r3, #8
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4618      	mov	r0, r3
 8001268:	f005 f92c 	bl	80064c4 <atoi>
 800126c:	61b8      	str	r0, [r7, #24]
	int c = a + b;
 800126e:	69fa      	ldr	r2, [r7, #28]
 8001270:	69bb      	ldr	r3, [r7, #24]
 8001272:	4413      	add	r3, r2
 8001274:	617b      	str	r3, [r7, #20]

	printf("%d + %d = %d\r\n", a, b, c);
 8001276:	697b      	ldr	r3, [r7, #20]
 8001278:	69ba      	ldr	r2, [r7, #24]
 800127a:	69f9      	ldr	r1, [r7, #28]
 800127c:	4804      	ldr	r0, [pc, #16]	@ (8001290 <addition+0x5c>)
 800127e:	f006 f8d1 	bl	8007424 <iprintf>

	return 0;
 8001282:	2300      	movs	r3, #0
}
 8001284:	4618      	mov	r0, r3
 8001286:	3720      	adds	r7, #32
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	0800ad78 	.word	0x0800ad78
 8001290:	0800ad98 	.word	0x0800ad98

08001294 <task_shell>:

void task_shell(void * unused)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
	shell_init(&h_shell);
 800129c:	480a      	ldr	r0, [pc, #40]	@ (80012c8 <task_shell+0x34>)
 800129e:	f004 ffb1 	bl	8006204 <shell_init>
	shell_add(&h_shell, 'f', fonction, "Une fonction inutile");
 80012a2:	4b0a      	ldr	r3, [pc, #40]	@ (80012cc <task_shell+0x38>)
 80012a4:	4a0a      	ldr	r2, [pc, #40]	@ (80012d0 <task_shell+0x3c>)
 80012a6:	2166      	movs	r1, #102	@ 0x66
 80012a8:	4807      	ldr	r0, [pc, #28]	@ (80012c8 <task_shell+0x34>)
 80012aa:	f004 ffdf 	bl	800626c <shell_add>
	shell_add(&h_shell, 'a', addition, "Ma super addition");
 80012ae:	4b09      	ldr	r3, [pc, #36]	@ (80012d4 <task_shell+0x40>)
 80012b0:	4a09      	ldr	r2, [pc, #36]	@ (80012d8 <task_shell+0x44>)
 80012b2:	2161      	movs	r1, #97	@ 0x61
 80012b4:	4804      	ldr	r0, [pc, #16]	@ (80012c8 <task_shell+0x34>)
 80012b6:	f004 ffd9 	bl	800626c <shell_add>
	shell_run(&h_shell);
 80012ba:	4803      	ldr	r0, [pc, #12]	@ (80012c8 <task_shell+0x34>)
 80012bc:	f005 f880 	bl	80063c0 <shell_run>

	// Une tche ne doit *JAMAIS* retourner
	// Ici elle ne retourne pas parce qu'il y a une boucle infinie dans shell_run();
}
 80012c0:	bf00      	nop
 80012c2:	3708      	adds	r7, #8
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	20000000 	.word	0x20000000
 80012cc:	0800ada8 	.word	0x0800ada8
 80012d0:	080011dd 	.word	0x080011dd
 80012d4:	0800adc0 	.word	0x0800adc0
 80012d8:	08001235 	.word	0x08001235

080012dc <task_led>:
		shell_uart_rx_callback(&h_shell);
	}
}

void task_led(void * unused)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
	for (;;)
	{
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80012e4:	2120      	movs	r1, #32
 80012e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012ea:	f000 fe65 	bl	8001fb8 <HAL_GPIO_TogglePin>
		vTaskDelay(250);
 80012ee:	20fa      	movs	r0, #250	@ 0xfa
 80012f0:	f003 ff0e 	bl	8005110 <vTaskDelay>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80012f4:	bf00      	nop
 80012f6:	e7f5      	b.n	80012e4 <task_led+0x8>

080012f8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80012fe:	f000 fa8d 	bl	800181c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001302:	f000 f843 	bl	800138c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001306:	f7ff fec9 	bl	800109c <MX_GPIO_Init>
	MX_USART2_UART_Init();
 800130a:	f000 f9c9 	bl	80016a0 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */
	printf("==== Autoradio Hugo Nelven Start ====\r\n");
 800130e:	4818      	ldr	r0, [pc, #96]	@ (8001370 <main+0x78>)
 8001310:	f006 f8f0 	bl	80074f4 <puts>
	if (xTaskCreate(task_shell, "Shell", 512, NULL, 1, NULL) != pdPASS)
 8001314:	2300      	movs	r3, #0
 8001316:	9301      	str	r3, [sp, #4]
 8001318:	2301      	movs	r3, #1
 800131a:	9300      	str	r3, [sp, #0]
 800131c:	2300      	movs	r3, #0
 800131e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001322:	4914      	ldr	r1, [pc, #80]	@ (8001374 <main+0x7c>)
 8001324:	4814      	ldr	r0, [pc, #80]	@ (8001378 <main+0x80>)
 8001326:	f003 fdbb 	bl	8004ea0 <xTaskCreate>
 800132a:	4603      	mov	r3, r0
 800132c:	2b01      	cmp	r3, #1
 800132e:	d004      	beq.n	800133a <main+0x42>
	{
		printf("Error creating task Shell\r\n");
 8001330:	4812      	ldr	r0, [pc, #72]	@ (800137c <main+0x84>)
 8001332:	f006 f8df 	bl	80074f4 <puts>
		Error_Handler();
 8001336:	f000 f87a 	bl	800142e <Error_Handler>
	}

	if (xTaskCreate(task_led, "LED", 128, NULL, 2, NULL) != pdPASS)
 800133a:	2300      	movs	r3, #0
 800133c:	9301      	str	r3, [sp, #4]
 800133e:	2302      	movs	r3, #2
 8001340:	9300      	str	r3, [sp, #0]
 8001342:	2300      	movs	r3, #0
 8001344:	2280      	movs	r2, #128	@ 0x80
 8001346:	490e      	ldr	r1, [pc, #56]	@ (8001380 <main+0x88>)
 8001348:	480e      	ldr	r0, [pc, #56]	@ (8001384 <main+0x8c>)
 800134a:	f003 fda9 	bl	8004ea0 <xTaskCreate>
 800134e:	4603      	mov	r3, r0
 8001350:	2b01      	cmp	r3, #1
 8001352:	d004      	beq.n	800135e <main+0x66>
	{
		printf("Error creating task LED\r\n");
 8001354:	480c      	ldr	r0, [pc, #48]	@ (8001388 <main+0x90>)
 8001356:	f006 f8cd 	bl	80074f4 <puts>
		Error_Handler();
 800135a:	f000 f868 	bl	800142e <Error_Handler>
	}

	vTaskStartScheduler();
 800135e:	f003 ff0d 	bl	800517c <vTaskStartScheduler>
	/* USER CODE END 2 */

	/* Call init function for freertos objects (in cmsis_os2.c) */
	MX_FREERTOS_Init();
 8001362:	f7ff fe77 	bl	8001054 <MX_FREERTOS_Init>

	/* Start scheduler */
	osKernelStart();
 8001366:	f003 fb5c 	bl	8004a22 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 800136a:	bf00      	nop
 800136c:	e7fd      	b.n	800136a <main+0x72>
 800136e:	bf00      	nop
 8001370:	0800add4 	.word	0x0800add4
 8001374:	0800adfc 	.word	0x0800adfc
 8001378:	08001295 	.word	0x08001295
 800137c:	0800ae04 	.word	0x0800ae04
 8001380:	0800ae20 	.word	0x0800ae20
 8001384:	080012dd 	.word	0x080012dd
 8001388:	0800ae24 	.word	0x0800ae24

0800138c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b096      	sub	sp, #88	@ 0x58
 8001390:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001392:	f107 0314 	add.w	r3, r7, #20
 8001396:	2244      	movs	r2, #68	@ 0x44
 8001398:	2100      	movs	r1, #0
 800139a:	4618      	mov	r0, r3
 800139c:	f006 f9e2 	bl	8007764 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013a0:	463b      	mov	r3, r7
 80013a2:	2200      	movs	r2, #0
 80013a4:	601a      	str	r2, [r3, #0]
 80013a6:	605a      	str	r2, [r3, #4]
 80013a8:	609a      	str	r2, [r3, #8]
 80013aa:	60da      	str	r2, [r3, #12]
 80013ac:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80013ae:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80013b2:	f000 fe29 	bl	8002008 <HAL_PWREx_ControlVoltageScaling>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <SystemClock_Config+0x34>
	{
		Error_Handler();
 80013bc:	f000 f837 	bl	800142e <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013c0:	2302      	movs	r3, #2
 80013c2:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013c8:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013ca:	2310      	movs	r3, #16
 80013cc:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013ce:	2302      	movs	r3, #2
 80013d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013d2:	2302      	movs	r3, #2
 80013d4:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 80013d6:	2301      	movs	r3, #1
 80013d8:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 10;
 80013da:	230a      	movs	r3, #10
 80013dc:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80013de:	2307      	movs	r3, #7
 80013e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80013e2:	2302      	movs	r3, #2
 80013e4:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80013e6:	2302      	movs	r3, #2
 80013e8:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013ea:	f107 0314 	add.w	r3, r7, #20
 80013ee:	4618      	mov	r0, r3
 80013f0:	f000 fe60 	bl	80020b4 <HAL_RCC_OscConfig>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d001      	beq.n	80013fe <SystemClock_Config+0x72>
	{
		Error_Handler();
 80013fa:	f000 f818 	bl	800142e <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013fe:	230f      	movs	r3, #15
 8001400:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001402:	2303      	movs	r3, #3
 8001404:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001406:	2300      	movs	r3, #0
 8001408:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800140a:	2300      	movs	r3, #0
 800140c:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800140e:	2300      	movs	r3, #0
 8001410:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001412:	463b      	mov	r3, r7
 8001414:	2104      	movs	r1, #4
 8001416:	4618      	mov	r0, r3
 8001418:	f001 fa28 	bl	800286c <HAL_RCC_ClockConfig>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <SystemClock_Config+0x9a>
	{
		Error_Handler();
 8001422:	f000 f804 	bl	800142e <Error_Handler>
	}
}
 8001426:	bf00      	nop
 8001428:	3758      	adds	r7, #88	@ 0x58
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}

0800142e <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800142e:	b480      	push	{r7}
 8001430:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001432:	b672      	cpsid	i
}
 8001434:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001436:	bf00      	nop
 8001438:	e7fd      	b.n	8001436 <Error_Handler+0x8>
	...

0800143c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001442:	4b11      	ldr	r3, [pc, #68]	@ (8001488 <HAL_MspInit+0x4c>)
 8001444:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001446:	4a10      	ldr	r2, [pc, #64]	@ (8001488 <HAL_MspInit+0x4c>)
 8001448:	f043 0301 	orr.w	r3, r3, #1
 800144c:	6613      	str	r3, [r2, #96]	@ 0x60
 800144e:	4b0e      	ldr	r3, [pc, #56]	@ (8001488 <HAL_MspInit+0x4c>)
 8001450:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001452:	f003 0301 	and.w	r3, r3, #1
 8001456:	607b      	str	r3, [r7, #4]
 8001458:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800145a:	4b0b      	ldr	r3, [pc, #44]	@ (8001488 <HAL_MspInit+0x4c>)
 800145c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800145e:	4a0a      	ldr	r2, [pc, #40]	@ (8001488 <HAL_MspInit+0x4c>)
 8001460:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001464:	6593      	str	r3, [r2, #88]	@ 0x58
 8001466:	4b08      	ldr	r3, [pc, #32]	@ (8001488 <HAL_MspInit+0x4c>)
 8001468:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800146a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800146e:	603b      	str	r3, [r7, #0]
 8001470:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001472:	2200      	movs	r2, #0
 8001474:	210f      	movs	r1, #15
 8001476:	f06f 0001 	mvn.w	r0, #1
 800147a:	f000 fb26 	bl	8001aca <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800147e:	bf00      	nop
 8001480:	3708      	adds	r7, #8
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	40021000 	.word	0x40021000

0800148c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001490:	bf00      	nop
 8001492:	e7fd      	b.n	8001490 <NMI_Handler+0x4>

08001494 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001498:	bf00      	nop
 800149a:	e7fd      	b.n	8001498 <HardFault_Handler+0x4>

0800149c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014a0:	bf00      	nop
 80014a2:	e7fd      	b.n	80014a0 <MemManage_Handler+0x4>

080014a4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014a8:	bf00      	nop
 80014aa:	e7fd      	b.n	80014a8 <BusFault_Handler+0x4>

080014ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014b0:	bf00      	nop
 80014b2:	e7fd      	b.n	80014b0 <UsageFault_Handler+0x4>

080014b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014b8:	bf00      	nop
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr

080014c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014c2:	b580      	push	{r7, lr}
 80014c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014c6:	f000 fa05 	bl	80018d4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80014ca:	f004 f9b5 	bl	8005838 <xTaskGetSchedulerState>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b01      	cmp	r3, #1
 80014d2:	d001      	beq.n	80014d8 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80014d4:	f004 fbf8 	bl	8005cc8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014d8:	bf00      	nop
 80014da:	bd80      	pop	{r7, pc}

080014dc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80014e0:	4802      	ldr	r0, [pc, #8]	@ (80014ec <USART2_IRQHandler+0x10>)
 80014e2:	f002 fa43 	bl	800396c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80014e6:	bf00      	nop
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	200007b4 	.word	0x200007b4

080014f0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  return 1;
 80014f4:	2301      	movs	r3, #1
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr

08001500 <_kill>:

int _kill(int pid, int sig)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
 8001508:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800150a:	f006 f97d 	bl	8007808 <__errno>
 800150e:	4603      	mov	r3, r0
 8001510:	2216      	movs	r2, #22
 8001512:	601a      	str	r2, [r3, #0]
  return -1;
 8001514:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001518:	4618      	mov	r0, r3
 800151a:	3708      	adds	r7, #8
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}

08001520 <_exit>:

void _exit (int status)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001528:	f04f 31ff 	mov.w	r1, #4294967295
 800152c:	6878      	ldr	r0, [r7, #4]
 800152e:	f7ff ffe7 	bl	8001500 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001532:	bf00      	nop
 8001534:	e7fd      	b.n	8001532 <_exit+0x12>

08001536 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001536:	b580      	push	{r7, lr}
 8001538:	b086      	sub	sp, #24
 800153a:	af00      	add	r7, sp, #0
 800153c:	60f8      	str	r0, [r7, #12]
 800153e:	60b9      	str	r1, [r7, #8]
 8001540:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001542:	2300      	movs	r3, #0
 8001544:	617b      	str	r3, [r7, #20]
 8001546:	e00a      	b.n	800155e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001548:	f3af 8000 	nop.w
 800154c:	4601      	mov	r1, r0
 800154e:	68bb      	ldr	r3, [r7, #8]
 8001550:	1c5a      	adds	r2, r3, #1
 8001552:	60ba      	str	r2, [r7, #8]
 8001554:	b2ca      	uxtb	r2, r1
 8001556:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001558:	697b      	ldr	r3, [r7, #20]
 800155a:	3301      	adds	r3, #1
 800155c:	617b      	str	r3, [r7, #20]
 800155e:	697a      	ldr	r2, [r7, #20]
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	429a      	cmp	r2, r3
 8001564:	dbf0      	blt.n	8001548 <_read+0x12>
  }

  return len;
 8001566:	687b      	ldr	r3, [r7, #4]
}
 8001568:	4618      	mov	r0, r3
 800156a:	3718      	adds	r7, #24
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}

08001570 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b086      	sub	sp, #24
 8001574:	af00      	add	r7, sp, #0
 8001576:	60f8      	str	r0, [r7, #12]
 8001578:	60b9      	str	r1, [r7, #8]
 800157a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800157c:	2300      	movs	r3, #0
 800157e:	617b      	str	r3, [r7, #20]
 8001580:	e009      	b.n	8001596 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001582:	68bb      	ldr	r3, [r7, #8]
 8001584:	1c5a      	adds	r2, r3, #1
 8001586:	60ba      	str	r2, [r7, #8]
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	4618      	mov	r0, r3
 800158c:	f7ff fdec 	bl	8001168 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001590:	697b      	ldr	r3, [r7, #20]
 8001592:	3301      	adds	r3, #1
 8001594:	617b      	str	r3, [r7, #20]
 8001596:	697a      	ldr	r2, [r7, #20]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	429a      	cmp	r2, r3
 800159c:	dbf1      	blt.n	8001582 <_write+0x12>
  }
  return len;
 800159e:	687b      	ldr	r3, [r7, #4]
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	3718      	adds	r7, #24
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}

080015a8 <_close>:

int _close(int file)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b083      	sub	sp, #12
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80015b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	370c      	adds	r7, #12
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr

080015c0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b083      	sub	sp, #12
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015d0:	605a      	str	r2, [r3, #4]
  return 0;
 80015d2:	2300      	movs	r3, #0
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	370c      	adds	r7, #12
 80015d8:	46bd      	mov	sp, r7
 80015da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015de:	4770      	bx	lr

080015e0 <_isatty>:

int _isatty(int file)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b083      	sub	sp, #12
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015e8:	2301      	movs	r3, #1
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	370c      	adds	r7, #12
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr

080015f6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015f6:	b480      	push	{r7}
 80015f8:	b085      	sub	sp, #20
 80015fa:	af00      	add	r7, sp, #0
 80015fc:	60f8      	str	r0, [r7, #12]
 80015fe:	60b9      	str	r1, [r7, #8]
 8001600:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001602:	2300      	movs	r3, #0
}
 8001604:	4618      	mov	r0, r3
 8001606:	3714      	adds	r7, #20
 8001608:	46bd      	mov	sp, r7
 800160a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160e:	4770      	bx	lr

08001610 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b086      	sub	sp, #24
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001618:	4a14      	ldr	r2, [pc, #80]	@ (800166c <_sbrk+0x5c>)
 800161a:	4b15      	ldr	r3, [pc, #84]	@ (8001670 <_sbrk+0x60>)
 800161c:	1ad3      	subs	r3, r2, r3
 800161e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001624:	4b13      	ldr	r3, [pc, #76]	@ (8001674 <_sbrk+0x64>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d102      	bne.n	8001632 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800162c:	4b11      	ldr	r3, [pc, #68]	@ (8001674 <_sbrk+0x64>)
 800162e:	4a12      	ldr	r2, [pc, #72]	@ (8001678 <_sbrk+0x68>)
 8001630:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001632:	4b10      	ldr	r3, [pc, #64]	@ (8001674 <_sbrk+0x64>)
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	4413      	add	r3, r2
 800163a:	693a      	ldr	r2, [r7, #16]
 800163c:	429a      	cmp	r2, r3
 800163e:	d207      	bcs.n	8001650 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001640:	f006 f8e2 	bl	8007808 <__errno>
 8001644:	4603      	mov	r3, r0
 8001646:	220c      	movs	r2, #12
 8001648:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800164a:	f04f 33ff 	mov.w	r3, #4294967295
 800164e:	e009      	b.n	8001664 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001650:	4b08      	ldr	r3, [pc, #32]	@ (8001674 <_sbrk+0x64>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001656:	4b07      	ldr	r3, [pc, #28]	@ (8001674 <_sbrk+0x64>)
 8001658:	681a      	ldr	r2, [r3, #0]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	4413      	add	r3, r2
 800165e:	4a05      	ldr	r2, [pc, #20]	@ (8001674 <_sbrk+0x64>)
 8001660:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001662:	68fb      	ldr	r3, [r7, #12]
}
 8001664:	4618      	mov	r0, r3
 8001666:	3718      	adds	r7, #24
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	20018000 	.word	0x20018000
 8001670:	00000400 	.word	0x00000400
 8001674:	200007b0 	.word	0x200007b0
 8001678:	20001698 	.word	0x20001698

0800167c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001680:	4b06      	ldr	r3, [pc, #24]	@ (800169c <SystemInit+0x20>)
 8001682:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001686:	4a05      	ldr	r2, [pc, #20]	@ (800169c <SystemInit+0x20>)
 8001688:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800168c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001690:	bf00      	nop
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	e000ed00 	.word	0xe000ed00

080016a0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80016a4:	4b14      	ldr	r3, [pc, #80]	@ (80016f8 <MX_USART2_UART_Init+0x58>)
 80016a6:	4a15      	ldr	r2, [pc, #84]	@ (80016fc <MX_USART2_UART_Init+0x5c>)
 80016a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80016aa:	4b13      	ldr	r3, [pc, #76]	@ (80016f8 <MX_USART2_UART_Init+0x58>)
 80016ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016b2:	4b11      	ldr	r3, [pc, #68]	@ (80016f8 <MX_USART2_UART_Init+0x58>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016b8:	4b0f      	ldr	r3, [pc, #60]	@ (80016f8 <MX_USART2_UART_Init+0x58>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016be:	4b0e      	ldr	r3, [pc, #56]	@ (80016f8 <MX_USART2_UART_Init+0x58>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016c4:	4b0c      	ldr	r3, [pc, #48]	@ (80016f8 <MX_USART2_UART_Init+0x58>)
 80016c6:	220c      	movs	r2, #12
 80016c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016ca:	4b0b      	ldr	r3, [pc, #44]	@ (80016f8 <MX_USART2_UART_Init+0x58>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016d0:	4b09      	ldr	r3, [pc, #36]	@ (80016f8 <MX_USART2_UART_Init+0x58>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016d6:	4b08      	ldr	r3, [pc, #32]	@ (80016f8 <MX_USART2_UART_Init+0x58>)
 80016d8:	2200      	movs	r2, #0
 80016da:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016dc:	4b06      	ldr	r3, [pc, #24]	@ (80016f8 <MX_USART2_UART_Init+0x58>)
 80016de:	2200      	movs	r2, #0
 80016e0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016e2:	4805      	ldr	r0, [pc, #20]	@ (80016f8 <MX_USART2_UART_Init+0x58>)
 80016e4:	f001 ffa2 	bl	800362c <HAL_UART_Init>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d001      	beq.n	80016f2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80016ee:	f7ff fe9e 	bl	800142e <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80016f2:	bf00      	nop
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	200007b4 	.word	0x200007b4
 80016fc:	40004400 	.word	0x40004400

08001700 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b0ac      	sub	sp, #176	@ 0xb0
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001708:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]
 8001710:	605a      	str	r2, [r3, #4]
 8001712:	609a      	str	r2, [r3, #8]
 8001714:	60da      	str	r2, [r3, #12]
 8001716:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001718:	f107 0314 	add.w	r3, r7, #20
 800171c:	2288      	movs	r2, #136	@ 0x88
 800171e:	2100      	movs	r1, #0
 8001720:	4618      	mov	r0, r3
 8001722:	f006 f81f 	bl	8007764 <memset>
  if(uartHandle->Instance==USART2)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a25      	ldr	r2, [pc, #148]	@ (80017c0 <HAL_UART_MspInit+0xc0>)
 800172c:	4293      	cmp	r3, r2
 800172e:	d143      	bne.n	80017b8 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001730:	2302      	movs	r3, #2
 8001732:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001734:	2300      	movs	r3, #0
 8001736:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001738:	f107 0314 	add.w	r3, r7, #20
 800173c:	4618      	mov	r0, r3
 800173e:	f001 fab9 	bl	8002cb4 <HAL_RCCEx_PeriphCLKConfig>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001748:	f7ff fe71 	bl	800142e <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800174c:	4b1d      	ldr	r3, [pc, #116]	@ (80017c4 <HAL_UART_MspInit+0xc4>)
 800174e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001750:	4a1c      	ldr	r2, [pc, #112]	@ (80017c4 <HAL_UART_MspInit+0xc4>)
 8001752:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001756:	6593      	str	r3, [r2, #88]	@ 0x58
 8001758:	4b1a      	ldr	r3, [pc, #104]	@ (80017c4 <HAL_UART_MspInit+0xc4>)
 800175a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800175c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001760:	613b      	str	r3, [r7, #16]
 8001762:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001764:	4b17      	ldr	r3, [pc, #92]	@ (80017c4 <HAL_UART_MspInit+0xc4>)
 8001766:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001768:	4a16      	ldr	r2, [pc, #88]	@ (80017c4 <HAL_UART_MspInit+0xc4>)
 800176a:	f043 0301 	orr.w	r3, r3, #1
 800176e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001770:	4b14      	ldr	r3, [pc, #80]	@ (80017c4 <HAL_UART_MspInit+0xc4>)
 8001772:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001774:	f003 0301 	and.w	r3, r3, #1
 8001778:	60fb      	str	r3, [r7, #12]
 800177a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800177c:	230c      	movs	r3, #12
 800177e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001782:	2302      	movs	r3, #2
 8001784:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001788:	2300      	movs	r3, #0
 800178a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800178e:	2303      	movs	r3, #3
 8001790:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001794:	2307      	movs	r3, #7
 8001796:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800179a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800179e:	4619      	mov	r1, r3
 80017a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017a4:	f000 fa46 	bl	8001c34 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80017a8:	2200      	movs	r2, #0
 80017aa:	2105      	movs	r1, #5
 80017ac:	2026      	movs	r0, #38	@ 0x26
 80017ae:	f000 f98c 	bl	8001aca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80017b2:	2026      	movs	r0, #38	@ 0x26
 80017b4:	f000 f9a5 	bl	8001b02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80017b8:	bf00      	nop
 80017ba:	37b0      	adds	r7, #176	@ 0xb0
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	40004400 	.word	0x40004400
 80017c4:	40021000 	.word	0x40021000

080017c8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80017c8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001800 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80017cc:	f7ff ff56 	bl	800167c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017d0:	480c      	ldr	r0, [pc, #48]	@ (8001804 <LoopForever+0x6>)
  ldr r1, =_edata
 80017d2:	490d      	ldr	r1, [pc, #52]	@ (8001808 <LoopForever+0xa>)
  ldr r2, =_sidata
 80017d4:	4a0d      	ldr	r2, [pc, #52]	@ (800180c <LoopForever+0xe>)
  movs r3, #0
 80017d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017d8:	e002      	b.n	80017e0 <LoopCopyDataInit>

080017da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017de:	3304      	adds	r3, #4

080017e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017e4:	d3f9      	bcc.n	80017da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001810 <LoopForever+0x12>)
  ldr r4, =_ebss
 80017e8:	4c0a      	ldr	r4, [pc, #40]	@ (8001814 <LoopForever+0x16>)
  movs r3, #0
 80017ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017ec:	e001      	b.n	80017f2 <LoopFillZerobss>

080017ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017f0:	3204      	adds	r2, #4

080017f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017f4:	d3fb      	bcc.n	80017ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017f6:	f006 f80d 	bl	8007814 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80017fa:	f7ff fd7d 	bl	80012f8 <main>

080017fe <LoopForever>:

LoopForever:
    b LoopForever
 80017fe:	e7fe      	b.n	80017fe <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001800:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001804:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001808:	2000053c 	.word	0x2000053c
  ldr r2, =_sidata
 800180c:	0800b330 	.word	0x0800b330
  ldr r2, =_sbss
 8001810:	2000053c 	.word	0x2000053c
  ldr r4, =_ebss
 8001814:	20001698 	.word	0x20001698

08001818 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001818:	e7fe      	b.n	8001818 <ADC1_2_IRQHandler>
	...

0800181c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001822:	2300      	movs	r3, #0
 8001824:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001826:	4b0c      	ldr	r3, [pc, #48]	@ (8001858 <HAL_Init+0x3c>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4a0b      	ldr	r2, [pc, #44]	@ (8001858 <HAL_Init+0x3c>)
 800182c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001830:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001832:	2003      	movs	r0, #3
 8001834:	f000 f93e 	bl	8001ab4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001838:	200f      	movs	r0, #15
 800183a:	f000 f80f 	bl	800185c <HAL_InitTick>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d002      	beq.n	800184a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001844:	2301      	movs	r3, #1
 8001846:	71fb      	strb	r3, [r7, #7]
 8001848:	e001      	b.n	800184e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800184a:	f7ff fdf7 	bl	800143c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800184e:	79fb      	ldrb	r3, [r7, #7]
}
 8001850:	4618      	mov	r0, r3
 8001852:	3708      	adds	r7, #8
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	40022000 	.word	0x40022000

0800185c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b084      	sub	sp, #16
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001864:	2300      	movs	r3, #0
 8001866:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001868:	4b17      	ldr	r3, [pc, #92]	@ (80018c8 <HAL_InitTick+0x6c>)
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d023      	beq.n	80018b8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001870:	4b16      	ldr	r3, [pc, #88]	@ (80018cc <HAL_InitTick+0x70>)
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	4b14      	ldr	r3, [pc, #80]	@ (80018c8 <HAL_InitTick+0x6c>)
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	4619      	mov	r1, r3
 800187a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800187e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001882:	fbb2 f3f3 	udiv	r3, r2, r3
 8001886:	4618      	mov	r0, r3
 8001888:	f000 f949 	bl	8001b1e <HAL_SYSTICK_Config>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d10f      	bne.n	80018b2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2b0f      	cmp	r3, #15
 8001896:	d809      	bhi.n	80018ac <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001898:	2200      	movs	r2, #0
 800189a:	6879      	ldr	r1, [r7, #4]
 800189c:	f04f 30ff 	mov.w	r0, #4294967295
 80018a0:	f000 f913 	bl	8001aca <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80018a4:	4a0a      	ldr	r2, [pc, #40]	@ (80018d0 <HAL_InitTick+0x74>)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6013      	str	r3, [r2, #0]
 80018aa:	e007      	b.n	80018bc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80018ac:	2301      	movs	r3, #1
 80018ae:	73fb      	strb	r3, [r7, #15]
 80018b0:	e004      	b.n	80018bc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	73fb      	strb	r3, [r7, #15]
 80018b6:	e001      	b.n	80018bc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80018b8:	2301      	movs	r3, #1
 80018ba:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80018bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3710      	adds	r7, #16
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	2000036c 	.word	0x2000036c
 80018cc:	20000364 	.word	0x20000364
 80018d0:	20000368 	.word	0x20000368

080018d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80018d8:	4b06      	ldr	r3, [pc, #24]	@ (80018f4 <HAL_IncTick+0x20>)
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	461a      	mov	r2, r3
 80018de:	4b06      	ldr	r3, [pc, #24]	@ (80018f8 <HAL_IncTick+0x24>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4413      	add	r3, r2
 80018e4:	4a04      	ldr	r2, [pc, #16]	@ (80018f8 <HAL_IncTick+0x24>)
 80018e6:	6013      	str	r3, [r2, #0]
}
 80018e8:	bf00      	nop
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr
 80018f2:	bf00      	nop
 80018f4:	2000036c 	.word	0x2000036c
 80018f8:	2000083c 	.word	0x2000083c

080018fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001900:	4b03      	ldr	r3, [pc, #12]	@ (8001910 <HAL_GetTick+0x14>)
 8001902:	681b      	ldr	r3, [r3, #0]
}
 8001904:	4618      	mov	r0, r3
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	2000083c 	.word	0x2000083c

08001914 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001914:	b480      	push	{r7}
 8001916:	b085      	sub	sp, #20
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f003 0307 	and.w	r3, r3, #7
 8001922:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001924:	4b0c      	ldr	r3, [pc, #48]	@ (8001958 <__NVIC_SetPriorityGrouping+0x44>)
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800192a:	68ba      	ldr	r2, [r7, #8]
 800192c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001930:	4013      	ands	r3, r2
 8001932:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001938:	68bb      	ldr	r3, [r7, #8]
 800193a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800193c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001940:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001944:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001946:	4a04      	ldr	r2, [pc, #16]	@ (8001958 <__NVIC_SetPriorityGrouping+0x44>)
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	60d3      	str	r3, [r2, #12]
}
 800194c:	bf00      	nop
 800194e:	3714      	adds	r7, #20
 8001950:	46bd      	mov	sp, r7
 8001952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001956:	4770      	bx	lr
 8001958:	e000ed00 	.word	0xe000ed00

0800195c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001960:	4b04      	ldr	r3, [pc, #16]	@ (8001974 <__NVIC_GetPriorityGrouping+0x18>)
 8001962:	68db      	ldr	r3, [r3, #12]
 8001964:	0a1b      	lsrs	r3, r3, #8
 8001966:	f003 0307 	and.w	r3, r3, #7
}
 800196a:	4618      	mov	r0, r3
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr
 8001974:	e000ed00 	.word	0xe000ed00

08001978 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	4603      	mov	r3, r0
 8001980:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001986:	2b00      	cmp	r3, #0
 8001988:	db0b      	blt.n	80019a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800198a:	79fb      	ldrb	r3, [r7, #7]
 800198c:	f003 021f 	and.w	r2, r3, #31
 8001990:	4907      	ldr	r1, [pc, #28]	@ (80019b0 <__NVIC_EnableIRQ+0x38>)
 8001992:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001996:	095b      	lsrs	r3, r3, #5
 8001998:	2001      	movs	r0, #1
 800199a:	fa00 f202 	lsl.w	r2, r0, r2
 800199e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019a2:	bf00      	nop
 80019a4:	370c      	adds	r7, #12
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	e000e100 	.word	0xe000e100

080019b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	4603      	mov	r3, r0
 80019bc:	6039      	str	r1, [r7, #0]
 80019be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	db0a      	blt.n	80019de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	b2da      	uxtb	r2, r3
 80019cc:	490c      	ldr	r1, [pc, #48]	@ (8001a00 <__NVIC_SetPriority+0x4c>)
 80019ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d2:	0112      	lsls	r2, r2, #4
 80019d4:	b2d2      	uxtb	r2, r2
 80019d6:	440b      	add	r3, r1
 80019d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019dc:	e00a      	b.n	80019f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	b2da      	uxtb	r2, r3
 80019e2:	4908      	ldr	r1, [pc, #32]	@ (8001a04 <__NVIC_SetPriority+0x50>)
 80019e4:	79fb      	ldrb	r3, [r7, #7]
 80019e6:	f003 030f 	and.w	r3, r3, #15
 80019ea:	3b04      	subs	r3, #4
 80019ec:	0112      	lsls	r2, r2, #4
 80019ee:	b2d2      	uxtb	r2, r2
 80019f0:	440b      	add	r3, r1
 80019f2:	761a      	strb	r2, [r3, #24]
}
 80019f4:	bf00      	nop
 80019f6:	370c      	adds	r7, #12
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr
 8001a00:	e000e100 	.word	0xe000e100
 8001a04:	e000ed00 	.word	0xe000ed00

08001a08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b089      	sub	sp, #36	@ 0x24
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	60f8      	str	r0, [r7, #12]
 8001a10:	60b9      	str	r1, [r7, #8]
 8001a12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	f003 0307 	and.w	r3, r3, #7
 8001a1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a1c:	69fb      	ldr	r3, [r7, #28]
 8001a1e:	f1c3 0307 	rsb	r3, r3, #7
 8001a22:	2b04      	cmp	r3, #4
 8001a24:	bf28      	it	cs
 8001a26:	2304      	movcs	r3, #4
 8001a28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a2a:	69fb      	ldr	r3, [r7, #28]
 8001a2c:	3304      	adds	r3, #4
 8001a2e:	2b06      	cmp	r3, #6
 8001a30:	d902      	bls.n	8001a38 <NVIC_EncodePriority+0x30>
 8001a32:	69fb      	ldr	r3, [r7, #28]
 8001a34:	3b03      	subs	r3, #3
 8001a36:	e000      	b.n	8001a3a <NVIC_EncodePriority+0x32>
 8001a38:	2300      	movs	r3, #0
 8001a3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a3c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a40:	69bb      	ldr	r3, [r7, #24]
 8001a42:	fa02 f303 	lsl.w	r3, r2, r3
 8001a46:	43da      	mvns	r2, r3
 8001a48:	68bb      	ldr	r3, [r7, #8]
 8001a4a:	401a      	ands	r2, r3
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a50:	f04f 31ff 	mov.w	r1, #4294967295
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	fa01 f303 	lsl.w	r3, r1, r3
 8001a5a:	43d9      	mvns	r1, r3
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a60:	4313      	orrs	r3, r2
         );
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	3724      	adds	r7, #36	@ 0x24
 8001a66:	46bd      	mov	sp, r7
 8001a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6c:	4770      	bx	lr
	...

08001a70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	3b01      	subs	r3, #1
 8001a7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a80:	d301      	bcc.n	8001a86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a82:	2301      	movs	r3, #1
 8001a84:	e00f      	b.n	8001aa6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a86:	4a0a      	ldr	r2, [pc, #40]	@ (8001ab0 <SysTick_Config+0x40>)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	3b01      	subs	r3, #1
 8001a8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a8e:	210f      	movs	r1, #15
 8001a90:	f04f 30ff 	mov.w	r0, #4294967295
 8001a94:	f7ff ff8e 	bl	80019b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a98:	4b05      	ldr	r3, [pc, #20]	@ (8001ab0 <SysTick_Config+0x40>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a9e:	4b04      	ldr	r3, [pc, #16]	@ (8001ab0 <SysTick_Config+0x40>)
 8001aa0:	2207      	movs	r2, #7
 8001aa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001aa4:	2300      	movs	r3, #0
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3708      	adds	r7, #8
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	e000e010 	.word	0xe000e010

08001ab4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001abc:	6878      	ldr	r0, [r7, #4]
 8001abe:	f7ff ff29 	bl	8001914 <__NVIC_SetPriorityGrouping>
}
 8001ac2:	bf00      	nop
 8001ac4:	3708      	adds	r7, #8
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}

08001aca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001aca:	b580      	push	{r7, lr}
 8001acc:	b086      	sub	sp, #24
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	60b9      	str	r1, [r7, #8]
 8001ad4:	607a      	str	r2, [r7, #4]
 8001ad6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001adc:	f7ff ff3e 	bl	800195c <__NVIC_GetPriorityGrouping>
 8001ae0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ae2:	687a      	ldr	r2, [r7, #4]
 8001ae4:	68b9      	ldr	r1, [r7, #8]
 8001ae6:	6978      	ldr	r0, [r7, #20]
 8001ae8:	f7ff ff8e 	bl	8001a08 <NVIC_EncodePriority>
 8001aec:	4602      	mov	r2, r0
 8001aee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001af2:	4611      	mov	r1, r2
 8001af4:	4618      	mov	r0, r3
 8001af6:	f7ff ff5d 	bl	80019b4 <__NVIC_SetPriority>
}
 8001afa:	bf00      	nop
 8001afc:	3718      	adds	r7, #24
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}

08001b02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b02:	b580      	push	{r7, lr}
 8001b04:	b082      	sub	sp, #8
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	4603      	mov	r3, r0
 8001b0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b10:	4618      	mov	r0, r3
 8001b12:	f7ff ff31 	bl	8001978 <__NVIC_EnableIRQ>
}
 8001b16:	bf00      	nop
 8001b18:	3708      	adds	r7, #8
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}

08001b1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b1e:	b580      	push	{r7, lr}
 8001b20:	b082      	sub	sp, #8
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b26:	6878      	ldr	r0, [r7, #4]
 8001b28:	f7ff ffa2 	bl	8001a70 <SysTick_Config>
 8001b2c:	4603      	mov	r3, r0
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3708      	adds	r7, #8
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}

08001b36 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001b36:	b480      	push	{r7}
 8001b38:	b085      	sub	sp, #20
 8001b3a:	af00      	add	r7, sp, #0
 8001b3c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001b48:	b2db      	uxtb	r3, r3
 8001b4a:	2b02      	cmp	r3, #2
 8001b4c:	d008      	beq.n	8001b60 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2204      	movs	r2, #4
 8001b52:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2200      	movs	r2, #0
 8001b58:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	e022      	b.n	8001ba6 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f022 020e 	bic.w	r2, r2, #14
 8001b6e:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f022 0201 	bic.w	r2, r2, #1
 8001b7e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b84:	f003 021c 	and.w	r2, r3, #28
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b8c:	2101      	movs	r1, #1
 8001b8e:	fa01 f202 	lsl.w	r2, r1, r2
 8001b92:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2201      	movs	r2, #1
 8001b98:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001ba4:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	3714      	adds	r7, #20
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr

08001bb2 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001bb2:	b580      	push	{r7, lr}
 8001bb4:	b084      	sub	sp, #16
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001bc4:	b2db      	uxtb	r3, r3
 8001bc6:	2b02      	cmp	r3, #2
 8001bc8:	d005      	beq.n	8001bd6 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2204      	movs	r2, #4
 8001bce:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	73fb      	strb	r3, [r7, #15]
 8001bd4:	e029      	b.n	8001c2a <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f022 020e 	bic.w	r2, r2, #14
 8001be4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f022 0201 	bic.w	r2, r2, #1
 8001bf4:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bfa:	f003 021c 	and.w	r2, r3, #28
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c02:	2101      	movs	r1, #1
 8001c04:	fa01 f202 	lsl.w	r2, r1, r2
 8001c08:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2200      	movs	r2, #0
 8001c16:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d003      	beq.n	8001c2a <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c26:	6878      	ldr	r0, [r7, #4]
 8001c28:	4798      	blx	r3
    }
  }
  return status;
 8001c2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	3710      	adds	r7, #16
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}

08001c34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b087      	sub	sp, #28
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
 8001c3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c42:	e17f      	b.n	8001f44 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	2101      	movs	r1, #1
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c50:	4013      	ands	r3, r2
 8001c52:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	f000 8171 	beq.w	8001f3e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	f003 0303 	and.w	r3, r3, #3
 8001c64:	2b01      	cmp	r3, #1
 8001c66:	d005      	beq.n	8001c74 <HAL_GPIO_Init+0x40>
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	f003 0303 	and.w	r3, r3, #3
 8001c70:	2b02      	cmp	r3, #2
 8001c72:	d130      	bne.n	8001cd6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	689b      	ldr	r3, [r3, #8]
 8001c78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	005b      	lsls	r3, r3, #1
 8001c7e:	2203      	movs	r2, #3
 8001c80:	fa02 f303 	lsl.w	r3, r2, r3
 8001c84:	43db      	mvns	r3, r3
 8001c86:	693a      	ldr	r2, [r7, #16]
 8001c88:	4013      	ands	r3, r2
 8001c8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	68da      	ldr	r2, [r3, #12]
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	005b      	lsls	r3, r3, #1
 8001c94:	fa02 f303 	lsl.w	r3, r2, r3
 8001c98:	693a      	ldr	r2, [r7, #16]
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	693a      	ldr	r2, [r7, #16]
 8001ca2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001caa:	2201      	movs	r2, #1
 8001cac:	697b      	ldr	r3, [r7, #20]
 8001cae:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb2:	43db      	mvns	r3, r3
 8001cb4:	693a      	ldr	r2, [r7, #16]
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	091b      	lsrs	r3, r3, #4
 8001cc0:	f003 0201 	and.w	r2, r3, #1
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cca:	693a      	ldr	r2, [r7, #16]
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	693a      	ldr	r2, [r7, #16]
 8001cd4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	f003 0303 	and.w	r3, r3, #3
 8001cde:	2b03      	cmp	r3, #3
 8001ce0:	d118      	bne.n	8001d14 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ce6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001ce8:	2201      	movs	r2, #1
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf0:	43db      	mvns	r3, r3
 8001cf2:	693a      	ldr	r2, [r7, #16]
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	08db      	lsrs	r3, r3, #3
 8001cfe:	f003 0201 	and.w	r2, r3, #1
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	fa02 f303 	lsl.w	r3, r2, r3
 8001d08:	693a      	ldr	r2, [r7, #16]
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	693a      	ldr	r2, [r7, #16]
 8001d12:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	f003 0303 	and.w	r3, r3, #3
 8001d1c:	2b03      	cmp	r3, #3
 8001d1e:	d017      	beq.n	8001d50 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	68db      	ldr	r3, [r3, #12]
 8001d24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	005b      	lsls	r3, r3, #1
 8001d2a:	2203      	movs	r2, #3
 8001d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d30:	43db      	mvns	r3, r3
 8001d32:	693a      	ldr	r2, [r7, #16]
 8001d34:	4013      	ands	r3, r2
 8001d36:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	689a      	ldr	r2, [r3, #8]
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	005b      	lsls	r3, r3, #1
 8001d40:	fa02 f303 	lsl.w	r3, r2, r3
 8001d44:	693a      	ldr	r2, [r7, #16]
 8001d46:	4313      	orrs	r3, r2
 8001d48:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	693a      	ldr	r2, [r7, #16]
 8001d4e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f003 0303 	and.w	r3, r3, #3
 8001d58:	2b02      	cmp	r3, #2
 8001d5a:	d123      	bne.n	8001da4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	08da      	lsrs	r2, r3, #3
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	3208      	adds	r2, #8
 8001d64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d68:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	f003 0307 	and.w	r3, r3, #7
 8001d70:	009b      	lsls	r3, r3, #2
 8001d72:	220f      	movs	r2, #15
 8001d74:	fa02 f303 	lsl.w	r3, r2, r3
 8001d78:	43db      	mvns	r3, r3
 8001d7a:	693a      	ldr	r2, [r7, #16]
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	691a      	ldr	r2, [r3, #16]
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	f003 0307 	and.w	r3, r3, #7
 8001d8a:	009b      	lsls	r3, r3, #2
 8001d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d90:	693a      	ldr	r2, [r7, #16]
 8001d92:	4313      	orrs	r3, r2
 8001d94:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	08da      	lsrs	r2, r3, #3
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	3208      	adds	r2, #8
 8001d9e:	6939      	ldr	r1, [r7, #16]
 8001da0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	005b      	lsls	r3, r3, #1
 8001dae:	2203      	movs	r2, #3
 8001db0:	fa02 f303 	lsl.w	r3, r2, r3
 8001db4:	43db      	mvns	r3, r3
 8001db6:	693a      	ldr	r2, [r7, #16]
 8001db8:	4013      	ands	r3, r2
 8001dba:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f003 0203 	and.w	r2, r3, #3
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	005b      	lsls	r3, r3, #1
 8001dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dcc:	693a      	ldr	r2, [r7, #16]
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	693a      	ldr	r2, [r7, #16]
 8001dd6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	f000 80ac 	beq.w	8001f3e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001de6:	4b5f      	ldr	r3, [pc, #380]	@ (8001f64 <HAL_GPIO_Init+0x330>)
 8001de8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dea:	4a5e      	ldr	r2, [pc, #376]	@ (8001f64 <HAL_GPIO_Init+0x330>)
 8001dec:	f043 0301 	orr.w	r3, r3, #1
 8001df0:	6613      	str	r3, [r2, #96]	@ 0x60
 8001df2:	4b5c      	ldr	r3, [pc, #368]	@ (8001f64 <HAL_GPIO_Init+0x330>)
 8001df4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001df6:	f003 0301 	and.w	r3, r3, #1
 8001dfa:	60bb      	str	r3, [r7, #8]
 8001dfc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001dfe:	4a5a      	ldr	r2, [pc, #360]	@ (8001f68 <HAL_GPIO_Init+0x334>)
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	089b      	lsrs	r3, r3, #2
 8001e04:	3302      	adds	r3, #2
 8001e06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e0a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	f003 0303 	and.w	r3, r3, #3
 8001e12:	009b      	lsls	r3, r3, #2
 8001e14:	220f      	movs	r2, #15
 8001e16:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1a:	43db      	mvns	r3, r3
 8001e1c:	693a      	ldr	r2, [r7, #16]
 8001e1e:	4013      	ands	r3, r2
 8001e20:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001e28:	d025      	beq.n	8001e76 <HAL_GPIO_Init+0x242>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	4a4f      	ldr	r2, [pc, #316]	@ (8001f6c <HAL_GPIO_Init+0x338>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d01f      	beq.n	8001e72 <HAL_GPIO_Init+0x23e>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	4a4e      	ldr	r2, [pc, #312]	@ (8001f70 <HAL_GPIO_Init+0x33c>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d019      	beq.n	8001e6e <HAL_GPIO_Init+0x23a>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	4a4d      	ldr	r2, [pc, #308]	@ (8001f74 <HAL_GPIO_Init+0x340>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d013      	beq.n	8001e6a <HAL_GPIO_Init+0x236>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	4a4c      	ldr	r2, [pc, #304]	@ (8001f78 <HAL_GPIO_Init+0x344>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d00d      	beq.n	8001e66 <HAL_GPIO_Init+0x232>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	4a4b      	ldr	r2, [pc, #300]	@ (8001f7c <HAL_GPIO_Init+0x348>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d007      	beq.n	8001e62 <HAL_GPIO_Init+0x22e>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	4a4a      	ldr	r2, [pc, #296]	@ (8001f80 <HAL_GPIO_Init+0x34c>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d101      	bne.n	8001e5e <HAL_GPIO_Init+0x22a>
 8001e5a:	2306      	movs	r3, #6
 8001e5c:	e00c      	b.n	8001e78 <HAL_GPIO_Init+0x244>
 8001e5e:	2307      	movs	r3, #7
 8001e60:	e00a      	b.n	8001e78 <HAL_GPIO_Init+0x244>
 8001e62:	2305      	movs	r3, #5
 8001e64:	e008      	b.n	8001e78 <HAL_GPIO_Init+0x244>
 8001e66:	2304      	movs	r3, #4
 8001e68:	e006      	b.n	8001e78 <HAL_GPIO_Init+0x244>
 8001e6a:	2303      	movs	r3, #3
 8001e6c:	e004      	b.n	8001e78 <HAL_GPIO_Init+0x244>
 8001e6e:	2302      	movs	r3, #2
 8001e70:	e002      	b.n	8001e78 <HAL_GPIO_Init+0x244>
 8001e72:	2301      	movs	r3, #1
 8001e74:	e000      	b.n	8001e78 <HAL_GPIO_Init+0x244>
 8001e76:	2300      	movs	r3, #0
 8001e78:	697a      	ldr	r2, [r7, #20]
 8001e7a:	f002 0203 	and.w	r2, r2, #3
 8001e7e:	0092      	lsls	r2, r2, #2
 8001e80:	4093      	lsls	r3, r2
 8001e82:	693a      	ldr	r2, [r7, #16]
 8001e84:	4313      	orrs	r3, r2
 8001e86:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e88:	4937      	ldr	r1, [pc, #220]	@ (8001f68 <HAL_GPIO_Init+0x334>)
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	089b      	lsrs	r3, r3, #2
 8001e8e:	3302      	adds	r3, #2
 8001e90:	693a      	ldr	r2, [r7, #16]
 8001e92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001e96:	4b3b      	ldr	r3, [pc, #236]	@ (8001f84 <HAL_GPIO_Init+0x350>)
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	43db      	mvns	r3, r3
 8001ea0:	693a      	ldr	r2, [r7, #16]
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d003      	beq.n	8001eba <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001eb2:	693a      	ldr	r2, [r7, #16]
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001eba:	4a32      	ldr	r2, [pc, #200]	@ (8001f84 <HAL_GPIO_Init+0x350>)
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001ec0:	4b30      	ldr	r3, [pc, #192]	@ (8001f84 <HAL_GPIO_Init+0x350>)
 8001ec2:	68db      	ldr	r3, [r3, #12]
 8001ec4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	43db      	mvns	r3, r3
 8001eca:	693a      	ldr	r2, [r7, #16]
 8001ecc:	4013      	ands	r3, r2
 8001ece:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d003      	beq.n	8001ee4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001edc:	693a      	ldr	r2, [r7, #16]
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001ee4:	4a27      	ldr	r2, [pc, #156]	@ (8001f84 <HAL_GPIO_Init+0x350>)
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001eea:	4b26      	ldr	r3, [pc, #152]	@ (8001f84 <HAL_GPIO_Init+0x350>)
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	43db      	mvns	r3, r3
 8001ef4:	693a      	ldr	r2, [r7, #16]
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d003      	beq.n	8001f0e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001f06:	693a      	ldr	r2, [r7, #16]
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f0e:	4a1d      	ldr	r2, [pc, #116]	@ (8001f84 <HAL_GPIO_Init+0x350>)
 8001f10:	693b      	ldr	r3, [r7, #16]
 8001f12:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001f14:	4b1b      	ldr	r3, [pc, #108]	@ (8001f84 <HAL_GPIO_Init+0x350>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	43db      	mvns	r3, r3
 8001f1e:	693a      	ldr	r2, [r7, #16]
 8001f20:	4013      	ands	r3, r2
 8001f22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d003      	beq.n	8001f38 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001f30:	693a      	ldr	r2, [r7, #16]
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	4313      	orrs	r3, r2
 8001f36:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001f38:	4a12      	ldr	r2, [pc, #72]	@ (8001f84 <HAL_GPIO_Init+0x350>)
 8001f3a:	693b      	ldr	r3, [r7, #16]
 8001f3c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	3301      	adds	r3, #1
 8001f42:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	fa22 f303 	lsr.w	r3, r2, r3
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	f47f ae78 	bne.w	8001c44 <HAL_GPIO_Init+0x10>
  }
}
 8001f54:	bf00      	nop
 8001f56:	bf00      	nop
 8001f58:	371c      	adds	r7, #28
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	40021000 	.word	0x40021000
 8001f68:	40010000 	.word	0x40010000
 8001f6c:	48000400 	.word	0x48000400
 8001f70:	48000800 	.word	0x48000800
 8001f74:	48000c00 	.word	0x48000c00
 8001f78:	48001000 	.word	0x48001000
 8001f7c:	48001400 	.word	0x48001400
 8001f80:	48001800 	.word	0x48001800
 8001f84:	40010400 	.word	0x40010400

08001f88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
 8001f90:	460b      	mov	r3, r1
 8001f92:	807b      	strh	r3, [r7, #2]
 8001f94:	4613      	mov	r3, r2
 8001f96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f98:	787b      	ldrb	r3, [r7, #1]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d003      	beq.n	8001fa6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001f9e:	887a      	ldrh	r2, [r7, #2]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001fa4:	e002      	b.n	8001fac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001fa6:	887a      	ldrh	r2, [r7, #2]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001fac:	bf00      	nop
 8001fae:	370c      	adds	r7, #12
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr

08001fb8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b085      	sub	sp, #20
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	460b      	mov	r3, r1
 8001fc2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	695b      	ldr	r3, [r3, #20]
 8001fc8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001fca:	887a      	ldrh	r2, [r7, #2]
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	4013      	ands	r3, r2
 8001fd0:	041a      	lsls	r2, r3, #16
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	43d9      	mvns	r1, r3
 8001fd6:	887b      	ldrh	r3, [r7, #2]
 8001fd8:	400b      	ands	r3, r1
 8001fda:	431a      	orrs	r2, r3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	619a      	str	r2, [r3, #24]
}
 8001fe0:	bf00      	nop
 8001fe2:	3714      	adds	r7, #20
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr

08001fec <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001fec:	b480      	push	{r7}
 8001fee:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001ff0:	4b04      	ldr	r3, [pc, #16]	@ (8002004 <HAL_PWREx_GetVoltageRange+0x18>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop
 8002004:	40007000 	.word	0x40007000

08002008 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002008:	b480      	push	{r7}
 800200a:	b085      	sub	sp, #20
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002016:	d130      	bne.n	800207a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002018:	4b23      	ldr	r3, [pc, #140]	@ (80020a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002020:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002024:	d038      	beq.n	8002098 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002026:	4b20      	ldr	r3, [pc, #128]	@ (80020a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800202e:	4a1e      	ldr	r2, [pc, #120]	@ (80020a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002030:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002034:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002036:	4b1d      	ldr	r3, [pc, #116]	@ (80020ac <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	2232      	movs	r2, #50	@ 0x32
 800203c:	fb02 f303 	mul.w	r3, r2, r3
 8002040:	4a1b      	ldr	r2, [pc, #108]	@ (80020b0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002042:	fba2 2303 	umull	r2, r3, r2, r3
 8002046:	0c9b      	lsrs	r3, r3, #18
 8002048:	3301      	adds	r3, #1
 800204a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800204c:	e002      	b.n	8002054 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	3b01      	subs	r3, #1
 8002052:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002054:	4b14      	ldr	r3, [pc, #80]	@ (80020a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002056:	695b      	ldr	r3, [r3, #20]
 8002058:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800205c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002060:	d102      	bne.n	8002068 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d1f2      	bne.n	800204e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002068:	4b0f      	ldr	r3, [pc, #60]	@ (80020a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800206a:	695b      	ldr	r3, [r3, #20]
 800206c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002070:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002074:	d110      	bne.n	8002098 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002076:	2303      	movs	r3, #3
 8002078:	e00f      	b.n	800209a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800207a:	4b0b      	ldr	r3, [pc, #44]	@ (80020a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002082:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002086:	d007      	beq.n	8002098 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002088:	4b07      	ldr	r3, [pc, #28]	@ (80020a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002090:	4a05      	ldr	r2, [pc, #20]	@ (80020a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002092:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002096:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002098:	2300      	movs	r3, #0
}
 800209a:	4618      	mov	r0, r3
 800209c:	3714      	adds	r7, #20
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	40007000 	.word	0x40007000
 80020ac:	20000364 	.word	0x20000364
 80020b0:	431bde83 	.word	0x431bde83

080020b4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b088      	sub	sp, #32
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d101      	bne.n	80020c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	e3ca      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020c6:	4b97      	ldr	r3, [pc, #604]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	f003 030c 	and.w	r3, r3, #12
 80020ce:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020d0:	4b94      	ldr	r3, [pc, #592]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 80020d2:	68db      	ldr	r3, [r3, #12]
 80020d4:	f003 0303 	and.w	r3, r3, #3
 80020d8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f003 0310 	and.w	r3, r3, #16
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	f000 80e4 	beq.w	80022b0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80020e8:	69bb      	ldr	r3, [r7, #24]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d007      	beq.n	80020fe <HAL_RCC_OscConfig+0x4a>
 80020ee:	69bb      	ldr	r3, [r7, #24]
 80020f0:	2b0c      	cmp	r3, #12
 80020f2:	f040 808b 	bne.w	800220c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	f040 8087 	bne.w	800220c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80020fe:	4b89      	ldr	r3, [pc, #548]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 0302 	and.w	r3, r3, #2
 8002106:	2b00      	cmp	r3, #0
 8002108:	d005      	beq.n	8002116 <HAL_RCC_OscConfig+0x62>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	699b      	ldr	r3, [r3, #24]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d101      	bne.n	8002116 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	e3a2      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6a1a      	ldr	r2, [r3, #32]
 800211a:	4b82      	ldr	r3, [pc, #520]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 0308 	and.w	r3, r3, #8
 8002122:	2b00      	cmp	r3, #0
 8002124:	d004      	beq.n	8002130 <HAL_RCC_OscConfig+0x7c>
 8002126:	4b7f      	ldr	r3, [pc, #508]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800212e:	e005      	b.n	800213c <HAL_RCC_OscConfig+0x88>
 8002130:	4b7c      	ldr	r3, [pc, #496]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002132:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002136:	091b      	lsrs	r3, r3, #4
 8002138:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800213c:	4293      	cmp	r3, r2
 800213e:	d223      	bcs.n	8002188 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6a1b      	ldr	r3, [r3, #32]
 8002144:	4618      	mov	r0, r3
 8002146:	f000 fd55 	bl	8002bf4 <RCC_SetFlashLatencyFromMSIRange>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d001      	beq.n	8002154 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002150:	2301      	movs	r3, #1
 8002152:	e383      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002154:	4b73      	ldr	r3, [pc, #460]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a72      	ldr	r2, [pc, #456]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 800215a:	f043 0308 	orr.w	r3, r3, #8
 800215e:	6013      	str	r3, [r2, #0]
 8002160:	4b70      	ldr	r3, [pc, #448]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6a1b      	ldr	r3, [r3, #32]
 800216c:	496d      	ldr	r1, [pc, #436]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 800216e:	4313      	orrs	r3, r2
 8002170:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002172:	4b6c      	ldr	r3, [pc, #432]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	69db      	ldr	r3, [r3, #28]
 800217e:	021b      	lsls	r3, r3, #8
 8002180:	4968      	ldr	r1, [pc, #416]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002182:	4313      	orrs	r3, r2
 8002184:	604b      	str	r3, [r1, #4]
 8002186:	e025      	b.n	80021d4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002188:	4b66      	ldr	r3, [pc, #408]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a65      	ldr	r2, [pc, #404]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 800218e:	f043 0308 	orr.w	r3, r3, #8
 8002192:	6013      	str	r3, [r2, #0]
 8002194:	4b63      	ldr	r3, [pc, #396]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6a1b      	ldr	r3, [r3, #32]
 80021a0:	4960      	ldr	r1, [pc, #384]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 80021a2:	4313      	orrs	r3, r2
 80021a4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021a6:	4b5f      	ldr	r3, [pc, #380]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	69db      	ldr	r3, [r3, #28]
 80021b2:	021b      	lsls	r3, r3, #8
 80021b4:	495b      	ldr	r1, [pc, #364]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 80021b6:	4313      	orrs	r3, r2
 80021b8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80021ba:	69bb      	ldr	r3, [r7, #24]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d109      	bne.n	80021d4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6a1b      	ldr	r3, [r3, #32]
 80021c4:	4618      	mov	r0, r3
 80021c6:	f000 fd15 	bl	8002bf4 <RCC_SetFlashLatencyFromMSIRange>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d001      	beq.n	80021d4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80021d0:	2301      	movs	r3, #1
 80021d2:	e343      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80021d4:	f000 fc4a 	bl	8002a6c <HAL_RCC_GetSysClockFreq>
 80021d8:	4602      	mov	r2, r0
 80021da:	4b52      	ldr	r3, [pc, #328]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	091b      	lsrs	r3, r3, #4
 80021e0:	f003 030f 	and.w	r3, r3, #15
 80021e4:	4950      	ldr	r1, [pc, #320]	@ (8002328 <HAL_RCC_OscConfig+0x274>)
 80021e6:	5ccb      	ldrb	r3, [r1, r3]
 80021e8:	f003 031f 	and.w	r3, r3, #31
 80021ec:	fa22 f303 	lsr.w	r3, r2, r3
 80021f0:	4a4e      	ldr	r2, [pc, #312]	@ (800232c <HAL_RCC_OscConfig+0x278>)
 80021f2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80021f4:	4b4e      	ldr	r3, [pc, #312]	@ (8002330 <HAL_RCC_OscConfig+0x27c>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4618      	mov	r0, r3
 80021fa:	f7ff fb2f 	bl	800185c <HAL_InitTick>
 80021fe:	4603      	mov	r3, r0
 8002200:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002202:	7bfb      	ldrb	r3, [r7, #15]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d052      	beq.n	80022ae <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002208:	7bfb      	ldrb	r3, [r7, #15]
 800220a:	e327      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	699b      	ldr	r3, [r3, #24]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d032      	beq.n	800227a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002214:	4b43      	ldr	r3, [pc, #268]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a42      	ldr	r2, [pc, #264]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 800221a:	f043 0301 	orr.w	r3, r3, #1
 800221e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002220:	f7ff fb6c 	bl	80018fc <HAL_GetTick>
 8002224:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002226:	e008      	b.n	800223a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002228:	f7ff fb68 	bl	80018fc <HAL_GetTick>
 800222c:	4602      	mov	r2, r0
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	1ad3      	subs	r3, r2, r3
 8002232:	2b02      	cmp	r3, #2
 8002234:	d901      	bls.n	800223a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002236:	2303      	movs	r3, #3
 8002238:	e310      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800223a:	4b3a      	ldr	r3, [pc, #232]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f003 0302 	and.w	r3, r3, #2
 8002242:	2b00      	cmp	r3, #0
 8002244:	d0f0      	beq.n	8002228 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002246:	4b37      	ldr	r3, [pc, #220]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a36      	ldr	r2, [pc, #216]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 800224c:	f043 0308 	orr.w	r3, r3, #8
 8002250:	6013      	str	r3, [r2, #0]
 8002252:	4b34      	ldr	r3, [pc, #208]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6a1b      	ldr	r3, [r3, #32]
 800225e:	4931      	ldr	r1, [pc, #196]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002260:	4313      	orrs	r3, r2
 8002262:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002264:	4b2f      	ldr	r3, [pc, #188]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	69db      	ldr	r3, [r3, #28]
 8002270:	021b      	lsls	r3, r3, #8
 8002272:	492c      	ldr	r1, [pc, #176]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002274:	4313      	orrs	r3, r2
 8002276:	604b      	str	r3, [r1, #4]
 8002278:	e01a      	b.n	80022b0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800227a:	4b2a      	ldr	r3, [pc, #168]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a29      	ldr	r2, [pc, #164]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002280:	f023 0301 	bic.w	r3, r3, #1
 8002284:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002286:	f7ff fb39 	bl	80018fc <HAL_GetTick>
 800228a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800228c:	e008      	b.n	80022a0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800228e:	f7ff fb35 	bl	80018fc <HAL_GetTick>
 8002292:	4602      	mov	r2, r0
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	1ad3      	subs	r3, r2, r3
 8002298:	2b02      	cmp	r3, #2
 800229a:	d901      	bls.n	80022a0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800229c:	2303      	movs	r3, #3
 800229e:	e2dd      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80022a0:	4b20      	ldr	r3, [pc, #128]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 0302 	and.w	r3, r3, #2
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d1f0      	bne.n	800228e <HAL_RCC_OscConfig+0x1da>
 80022ac:	e000      	b.n	80022b0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80022ae:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0301 	and.w	r3, r3, #1
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d074      	beq.n	80023a6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80022bc:	69bb      	ldr	r3, [r7, #24]
 80022be:	2b08      	cmp	r3, #8
 80022c0:	d005      	beq.n	80022ce <HAL_RCC_OscConfig+0x21a>
 80022c2:	69bb      	ldr	r3, [r7, #24]
 80022c4:	2b0c      	cmp	r3, #12
 80022c6:	d10e      	bne.n	80022e6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	2b03      	cmp	r3, #3
 80022cc:	d10b      	bne.n	80022e6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022ce:	4b15      	ldr	r3, [pc, #84]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d064      	beq.n	80023a4 <HAL_RCC_OscConfig+0x2f0>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d160      	bne.n	80023a4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e2ba      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022ee:	d106      	bne.n	80022fe <HAL_RCC_OscConfig+0x24a>
 80022f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a0b      	ldr	r2, [pc, #44]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 80022f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022fa:	6013      	str	r3, [r2, #0]
 80022fc:	e026      	b.n	800234c <HAL_RCC_OscConfig+0x298>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002306:	d115      	bne.n	8002334 <HAL_RCC_OscConfig+0x280>
 8002308:	4b06      	ldr	r3, [pc, #24]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a05      	ldr	r2, [pc, #20]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 800230e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002312:	6013      	str	r3, [r2, #0]
 8002314:	4b03      	ldr	r3, [pc, #12]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a02      	ldr	r2, [pc, #8]	@ (8002324 <HAL_RCC_OscConfig+0x270>)
 800231a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800231e:	6013      	str	r3, [r2, #0]
 8002320:	e014      	b.n	800234c <HAL_RCC_OscConfig+0x298>
 8002322:	bf00      	nop
 8002324:	40021000 	.word	0x40021000
 8002328:	0800aeb0 	.word	0x0800aeb0
 800232c:	20000364 	.word	0x20000364
 8002330:	20000368 	.word	0x20000368
 8002334:	4ba0      	ldr	r3, [pc, #640]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a9f      	ldr	r2, [pc, #636]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 800233a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800233e:	6013      	str	r3, [r2, #0]
 8002340:	4b9d      	ldr	r3, [pc, #628]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a9c      	ldr	r2, [pc, #624]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 8002346:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800234a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d013      	beq.n	800237c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002354:	f7ff fad2 	bl	80018fc <HAL_GetTick>
 8002358:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800235a:	e008      	b.n	800236e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800235c:	f7ff face 	bl	80018fc <HAL_GetTick>
 8002360:	4602      	mov	r2, r0
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	2b64      	cmp	r3, #100	@ 0x64
 8002368:	d901      	bls.n	800236e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800236a:	2303      	movs	r3, #3
 800236c:	e276      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800236e:	4b92      	ldr	r3, [pc, #584]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002376:	2b00      	cmp	r3, #0
 8002378:	d0f0      	beq.n	800235c <HAL_RCC_OscConfig+0x2a8>
 800237a:	e014      	b.n	80023a6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800237c:	f7ff fabe 	bl	80018fc <HAL_GetTick>
 8002380:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002382:	e008      	b.n	8002396 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002384:	f7ff faba 	bl	80018fc <HAL_GetTick>
 8002388:	4602      	mov	r2, r0
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	2b64      	cmp	r3, #100	@ 0x64
 8002390:	d901      	bls.n	8002396 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002392:	2303      	movs	r3, #3
 8002394:	e262      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002396:	4b88      	ldr	r3, [pc, #544]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d1f0      	bne.n	8002384 <HAL_RCC_OscConfig+0x2d0>
 80023a2:	e000      	b.n	80023a6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 0302 	and.w	r3, r3, #2
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d060      	beq.n	8002474 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80023b2:	69bb      	ldr	r3, [r7, #24]
 80023b4:	2b04      	cmp	r3, #4
 80023b6:	d005      	beq.n	80023c4 <HAL_RCC_OscConfig+0x310>
 80023b8:	69bb      	ldr	r3, [r7, #24]
 80023ba:	2b0c      	cmp	r3, #12
 80023bc:	d119      	bne.n	80023f2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	2b02      	cmp	r3, #2
 80023c2:	d116      	bne.n	80023f2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023c4:	4b7c      	ldr	r3, [pc, #496]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d005      	beq.n	80023dc <HAL_RCC_OscConfig+0x328>
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d101      	bne.n	80023dc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80023d8:	2301      	movs	r3, #1
 80023da:	e23f      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023dc:	4b76      	ldr	r3, [pc, #472]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	691b      	ldr	r3, [r3, #16]
 80023e8:	061b      	lsls	r3, r3, #24
 80023ea:	4973      	ldr	r1, [pc, #460]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 80023ec:	4313      	orrs	r3, r2
 80023ee:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023f0:	e040      	b.n	8002474 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	68db      	ldr	r3, [r3, #12]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d023      	beq.n	8002442 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023fa:	4b6f      	ldr	r3, [pc, #444]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a6e      	ldr	r2, [pc, #440]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 8002400:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002404:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002406:	f7ff fa79 	bl	80018fc <HAL_GetTick>
 800240a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800240c:	e008      	b.n	8002420 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800240e:	f7ff fa75 	bl	80018fc <HAL_GetTick>
 8002412:	4602      	mov	r2, r0
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	1ad3      	subs	r3, r2, r3
 8002418:	2b02      	cmp	r3, #2
 800241a:	d901      	bls.n	8002420 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800241c:	2303      	movs	r3, #3
 800241e:	e21d      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002420:	4b65      	ldr	r3, [pc, #404]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002428:	2b00      	cmp	r3, #0
 800242a:	d0f0      	beq.n	800240e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800242c:	4b62      	ldr	r3, [pc, #392]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	691b      	ldr	r3, [r3, #16]
 8002438:	061b      	lsls	r3, r3, #24
 800243a:	495f      	ldr	r1, [pc, #380]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 800243c:	4313      	orrs	r3, r2
 800243e:	604b      	str	r3, [r1, #4]
 8002440:	e018      	b.n	8002474 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002442:	4b5d      	ldr	r3, [pc, #372]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a5c      	ldr	r2, [pc, #368]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 8002448:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800244c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800244e:	f7ff fa55 	bl	80018fc <HAL_GetTick>
 8002452:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002454:	e008      	b.n	8002468 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002456:	f7ff fa51 	bl	80018fc <HAL_GetTick>
 800245a:	4602      	mov	r2, r0
 800245c:	693b      	ldr	r3, [r7, #16]
 800245e:	1ad3      	subs	r3, r2, r3
 8002460:	2b02      	cmp	r3, #2
 8002462:	d901      	bls.n	8002468 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002464:	2303      	movs	r3, #3
 8002466:	e1f9      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002468:	4b53      	ldr	r3, [pc, #332]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002470:	2b00      	cmp	r3, #0
 8002472:	d1f0      	bne.n	8002456 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f003 0308 	and.w	r3, r3, #8
 800247c:	2b00      	cmp	r3, #0
 800247e:	d03c      	beq.n	80024fa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	695b      	ldr	r3, [r3, #20]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d01c      	beq.n	80024c2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002488:	4b4b      	ldr	r3, [pc, #300]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 800248a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800248e:	4a4a      	ldr	r2, [pc, #296]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 8002490:	f043 0301 	orr.w	r3, r3, #1
 8002494:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002498:	f7ff fa30 	bl	80018fc <HAL_GetTick>
 800249c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800249e:	e008      	b.n	80024b2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024a0:	f7ff fa2c 	bl	80018fc <HAL_GetTick>
 80024a4:	4602      	mov	r2, r0
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	2b02      	cmp	r3, #2
 80024ac:	d901      	bls.n	80024b2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	e1d4      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024b2:	4b41      	ldr	r3, [pc, #260]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 80024b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80024b8:	f003 0302 	and.w	r3, r3, #2
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d0ef      	beq.n	80024a0 <HAL_RCC_OscConfig+0x3ec>
 80024c0:	e01b      	b.n	80024fa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024c2:	4b3d      	ldr	r3, [pc, #244]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 80024c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80024c8:	4a3b      	ldr	r2, [pc, #236]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 80024ca:	f023 0301 	bic.w	r3, r3, #1
 80024ce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024d2:	f7ff fa13 	bl	80018fc <HAL_GetTick>
 80024d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80024d8:	e008      	b.n	80024ec <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024da:	f7ff fa0f 	bl	80018fc <HAL_GetTick>
 80024de:	4602      	mov	r2, r0
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	1ad3      	subs	r3, r2, r3
 80024e4:	2b02      	cmp	r3, #2
 80024e6:	d901      	bls.n	80024ec <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80024e8:	2303      	movs	r3, #3
 80024ea:	e1b7      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80024ec:	4b32      	ldr	r3, [pc, #200]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 80024ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80024f2:	f003 0302 	and.w	r3, r3, #2
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d1ef      	bne.n	80024da <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f003 0304 	and.w	r3, r3, #4
 8002502:	2b00      	cmp	r3, #0
 8002504:	f000 80a6 	beq.w	8002654 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002508:	2300      	movs	r3, #0
 800250a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800250c:	4b2a      	ldr	r3, [pc, #168]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 800250e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002510:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002514:	2b00      	cmp	r3, #0
 8002516:	d10d      	bne.n	8002534 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002518:	4b27      	ldr	r3, [pc, #156]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 800251a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800251c:	4a26      	ldr	r2, [pc, #152]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 800251e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002522:	6593      	str	r3, [r2, #88]	@ 0x58
 8002524:	4b24      	ldr	r3, [pc, #144]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 8002526:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002528:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800252c:	60bb      	str	r3, [r7, #8]
 800252e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002530:	2301      	movs	r3, #1
 8002532:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002534:	4b21      	ldr	r3, [pc, #132]	@ (80025bc <HAL_RCC_OscConfig+0x508>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800253c:	2b00      	cmp	r3, #0
 800253e:	d118      	bne.n	8002572 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002540:	4b1e      	ldr	r3, [pc, #120]	@ (80025bc <HAL_RCC_OscConfig+0x508>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a1d      	ldr	r2, [pc, #116]	@ (80025bc <HAL_RCC_OscConfig+0x508>)
 8002546:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800254a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800254c:	f7ff f9d6 	bl	80018fc <HAL_GetTick>
 8002550:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002552:	e008      	b.n	8002566 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002554:	f7ff f9d2 	bl	80018fc <HAL_GetTick>
 8002558:	4602      	mov	r2, r0
 800255a:	693b      	ldr	r3, [r7, #16]
 800255c:	1ad3      	subs	r3, r2, r3
 800255e:	2b02      	cmp	r3, #2
 8002560:	d901      	bls.n	8002566 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002562:	2303      	movs	r3, #3
 8002564:	e17a      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002566:	4b15      	ldr	r3, [pc, #84]	@ (80025bc <HAL_RCC_OscConfig+0x508>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800256e:	2b00      	cmp	r3, #0
 8002570:	d0f0      	beq.n	8002554 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	2b01      	cmp	r3, #1
 8002578:	d108      	bne.n	800258c <HAL_RCC_OscConfig+0x4d8>
 800257a:	4b0f      	ldr	r3, [pc, #60]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 800257c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002580:	4a0d      	ldr	r2, [pc, #52]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 8002582:	f043 0301 	orr.w	r3, r3, #1
 8002586:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800258a:	e029      	b.n	80025e0 <HAL_RCC_OscConfig+0x52c>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	2b05      	cmp	r3, #5
 8002592:	d115      	bne.n	80025c0 <HAL_RCC_OscConfig+0x50c>
 8002594:	4b08      	ldr	r3, [pc, #32]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 8002596:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800259a:	4a07      	ldr	r2, [pc, #28]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 800259c:	f043 0304 	orr.w	r3, r3, #4
 80025a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80025a4:	4b04      	ldr	r3, [pc, #16]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 80025a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025aa:	4a03      	ldr	r2, [pc, #12]	@ (80025b8 <HAL_RCC_OscConfig+0x504>)
 80025ac:	f043 0301 	orr.w	r3, r3, #1
 80025b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80025b4:	e014      	b.n	80025e0 <HAL_RCC_OscConfig+0x52c>
 80025b6:	bf00      	nop
 80025b8:	40021000 	.word	0x40021000
 80025bc:	40007000 	.word	0x40007000
 80025c0:	4b9c      	ldr	r3, [pc, #624]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 80025c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025c6:	4a9b      	ldr	r2, [pc, #620]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 80025c8:	f023 0301 	bic.w	r3, r3, #1
 80025cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80025d0:	4b98      	ldr	r3, [pc, #608]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 80025d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025d6:	4a97      	ldr	r2, [pc, #604]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 80025d8:	f023 0304 	bic.w	r3, r3, #4
 80025dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d016      	beq.n	8002616 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025e8:	f7ff f988 	bl	80018fc <HAL_GetTick>
 80025ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025ee:	e00a      	b.n	8002606 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025f0:	f7ff f984 	bl	80018fc <HAL_GetTick>
 80025f4:	4602      	mov	r2, r0
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025fe:	4293      	cmp	r3, r2
 8002600:	d901      	bls.n	8002606 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002602:	2303      	movs	r3, #3
 8002604:	e12a      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002606:	4b8b      	ldr	r3, [pc, #556]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 8002608:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800260c:	f003 0302 	and.w	r3, r3, #2
 8002610:	2b00      	cmp	r3, #0
 8002612:	d0ed      	beq.n	80025f0 <HAL_RCC_OscConfig+0x53c>
 8002614:	e015      	b.n	8002642 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002616:	f7ff f971 	bl	80018fc <HAL_GetTick>
 800261a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800261c:	e00a      	b.n	8002634 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800261e:	f7ff f96d 	bl	80018fc <HAL_GetTick>
 8002622:	4602      	mov	r2, r0
 8002624:	693b      	ldr	r3, [r7, #16]
 8002626:	1ad3      	subs	r3, r2, r3
 8002628:	f241 3288 	movw	r2, #5000	@ 0x1388
 800262c:	4293      	cmp	r3, r2
 800262e:	d901      	bls.n	8002634 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002630:	2303      	movs	r3, #3
 8002632:	e113      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002634:	4b7f      	ldr	r3, [pc, #508]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 8002636:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800263a:	f003 0302 	and.w	r3, r3, #2
 800263e:	2b00      	cmp	r3, #0
 8002640:	d1ed      	bne.n	800261e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002642:	7ffb      	ldrb	r3, [r7, #31]
 8002644:	2b01      	cmp	r3, #1
 8002646:	d105      	bne.n	8002654 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002648:	4b7a      	ldr	r3, [pc, #488]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 800264a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800264c:	4a79      	ldr	r2, [pc, #484]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 800264e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002652:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002658:	2b00      	cmp	r3, #0
 800265a:	f000 80fe 	beq.w	800285a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002662:	2b02      	cmp	r3, #2
 8002664:	f040 80d0 	bne.w	8002808 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002668:	4b72      	ldr	r3, [pc, #456]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	f003 0203 	and.w	r2, r3, #3
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002678:	429a      	cmp	r2, r3
 800267a:	d130      	bne.n	80026de <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002686:	3b01      	subs	r3, #1
 8002688:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800268a:	429a      	cmp	r2, r3
 800268c:	d127      	bne.n	80026de <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002698:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800269a:	429a      	cmp	r2, r3
 800269c:	d11f      	bne.n	80026de <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026a4:	687a      	ldr	r2, [r7, #4]
 80026a6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80026a8:	2a07      	cmp	r2, #7
 80026aa:	bf14      	ite	ne
 80026ac:	2201      	movne	r2, #1
 80026ae:	2200      	moveq	r2, #0
 80026b0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d113      	bne.n	80026de <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026c0:	085b      	lsrs	r3, r3, #1
 80026c2:	3b01      	subs	r3, #1
 80026c4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80026c6:	429a      	cmp	r2, r3
 80026c8:	d109      	bne.n	80026de <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026d4:	085b      	lsrs	r3, r3, #1
 80026d6:	3b01      	subs	r3, #1
 80026d8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026da:	429a      	cmp	r2, r3
 80026dc:	d06e      	beq.n	80027bc <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80026de:	69bb      	ldr	r3, [r7, #24]
 80026e0:	2b0c      	cmp	r3, #12
 80026e2:	d069      	beq.n	80027b8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80026e4:	4b53      	ldr	r3, [pc, #332]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d105      	bne.n	80026fc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80026f0:	4b50      	ldr	r3, [pc, #320]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d001      	beq.n	8002700 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	e0ad      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002700:	4b4c      	ldr	r3, [pc, #304]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a4b      	ldr	r2, [pc, #300]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 8002706:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800270a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800270c:	f7ff f8f6 	bl	80018fc <HAL_GetTick>
 8002710:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002712:	e008      	b.n	8002726 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002714:	f7ff f8f2 	bl	80018fc <HAL_GetTick>
 8002718:	4602      	mov	r2, r0
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	2b02      	cmp	r3, #2
 8002720:	d901      	bls.n	8002726 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e09a      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002726:	4b43      	ldr	r3, [pc, #268]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d1f0      	bne.n	8002714 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002732:	4b40      	ldr	r3, [pc, #256]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 8002734:	68da      	ldr	r2, [r3, #12]
 8002736:	4b40      	ldr	r3, [pc, #256]	@ (8002838 <HAL_RCC_OscConfig+0x784>)
 8002738:	4013      	ands	r3, r2
 800273a:	687a      	ldr	r2, [r7, #4]
 800273c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800273e:	687a      	ldr	r2, [r7, #4]
 8002740:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002742:	3a01      	subs	r2, #1
 8002744:	0112      	lsls	r2, r2, #4
 8002746:	4311      	orrs	r1, r2
 8002748:	687a      	ldr	r2, [r7, #4]
 800274a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800274c:	0212      	lsls	r2, r2, #8
 800274e:	4311      	orrs	r1, r2
 8002750:	687a      	ldr	r2, [r7, #4]
 8002752:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002754:	0852      	lsrs	r2, r2, #1
 8002756:	3a01      	subs	r2, #1
 8002758:	0552      	lsls	r2, r2, #21
 800275a:	4311      	orrs	r1, r2
 800275c:	687a      	ldr	r2, [r7, #4]
 800275e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002760:	0852      	lsrs	r2, r2, #1
 8002762:	3a01      	subs	r2, #1
 8002764:	0652      	lsls	r2, r2, #25
 8002766:	4311      	orrs	r1, r2
 8002768:	687a      	ldr	r2, [r7, #4]
 800276a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800276c:	0912      	lsrs	r2, r2, #4
 800276e:	0452      	lsls	r2, r2, #17
 8002770:	430a      	orrs	r2, r1
 8002772:	4930      	ldr	r1, [pc, #192]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 8002774:	4313      	orrs	r3, r2
 8002776:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002778:	4b2e      	ldr	r3, [pc, #184]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a2d      	ldr	r2, [pc, #180]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 800277e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002782:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002784:	4b2b      	ldr	r3, [pc, #172]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 8002786:	68db      	ldr	r3, [r3, #12]
 8002788:	4a2a      	ldr	r2, [pc, #168]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 800278a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800278e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002790:	f7ff f8b4 	bl	80018fc <HAL_GetTick>
 8002794:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002796:	e008      	b.n	80027aa <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002798:	f7ff f8b0 	bl	80018fc <HAL_GetTick>
 800279c:	4602      	mov	r2, r0
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	1ad3      	subs	r3, r2, r3
 80027a2:	2b02      	cmp	r3, #2
 80027a4:	d901      	bls.n	80027aa <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80027a6:	2303      	movs	r3, #3
 80027a8:	e058      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027aa:	4b22      	ldr	r3, [pc, #136]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d0f0      	beq.n	8002798 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80027b6:	e050      	b.n	800285a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	e04f      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027bc:	4b1d      	ldr	r3, [pc, #116]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d148      	bne.n	800285a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80027c8:	4b1a      	ldr	r3, [pc, #104]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a19      	ldr	r2, [pc, #100]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 80027ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80027d2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80027d4:	4b17      	ldr	r3, [pc, #92]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	4a16      	ldr	r2, [pc, #88]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 80027da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80027de:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80027e0:	f7ff f88c 	bl	80018fc <HAL_GetTick>
 80027e4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027e6:	e008      	b.n	80027fa <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027e8:	f7ff f888 	bl	80018fc <HAL_GetTick>
 80027ec:	4602      	mov	r2, r0
 80027ee:	693b      	ldr	r3, [r7, #16]
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d901      	bls.n	80027fa <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80027f6:	2303      	movs	r3, #3
 80027f8:	e030      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002802:	2b00      	cmp	r3, #0
 8002804:	d0f0      	beq.n	80027e8 <HAL_RCC_OscConfig+0x734>
 8002806:	e028      	b.n	800285a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002808:	69bb      	ldr	r3, [r7, #24]
 800280a:	2b0c      	cmp	r3, #12
 800280c:	d023      	beq.n	8002856 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800280e:	4b09      	ldr	r3, [pc, #36]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4a08      	ldr	r2, [pc, #32]	@ (8002834 <HAL_RCC_OscConfig+0x780>)
 8002814:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002818:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800281a:	f7ff f86f 	bl	80018fc <HAL_GetTick>
 800281e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002820:	e00c      	b.n	800283c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002822:	f7ff f86b 	bl	80018fc <HAL_GetTick>
 8002826:	4602      	mov	r2, r0
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	1ad3      	subs	r3, r2, r3
 800282c:	2b02      	cmp	r3, #2
 800282e:	d905      	bls.n	800283c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002830:	2303      	movs	r3, #3
 8002832:	e013      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
 8002834:	40021000 	.word	0x40021000
 8002838:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800283c:	4b09      	ldr	r3, [pc, #36]	@ (8002864 <HAL_RCC_OscConfig+0x7b0>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002844:	2b00      	cmp	r3, #0
 8002846:	d1ec      	bne.n	8002822 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002848:	4b06      	ldr	r3, [pc, #24]	@ (8002864 <HAL_RCC_OscConfig+0x7b0>)
 800284a:	68da      	ldr	r2, [r3, #12]
 800284c:	4905      	ldr	r1, [pc, #20]	@ (8002864 <HAL_RCC_OscConfig+0x7b0>)
 800284e:	4b06      	ldr	r3, [pc, #24]	@ (8002868 <HAL_RCC_OscConfig+0x7b4>)
 8002850:	4013      	ands	r3, r2
 8002852:	60cb      	str	r3, [r1, #12]
 8002854:	e001      	b.n	800285a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	e000      	b.n	800285c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800285a:	2300      	movs	r3, #0
}
 800285c:	4618      	mov	r0, r3
 800285e:	3720      	adds	r7, #32
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}
 8002864:	40021000 	.word	0x40021000
 8002868:	feeefffc 	.word	0xfeeefffc

0800286c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b084      	sub	sp, #16
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
 8002874:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d101      	bne.n	8002880 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	e0e7      	b.n	8002a50 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002880:	4b75      	ldr	r3, [pc, #468]	@ (8002a58 <HAL_RCC_ClockConfig+0x1ec>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 0307 	and.w	r3, r3, #7
 8002888:	683a      	ldr	r2, [r7, #0]
 800288a:	429a      	cmp	r2, r3
 800288c:	d910      	bls.n	80028b0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800288e:	4b72      	ldr	r3, [pc, #456]	@ (8002a58 <HAL_RCC_ClockConfig+0x1ec>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f023 0207 	bic.w	r2, r3, #7
 8002896:	4970      	ldr	r1, [pc, #448]	@ (8002a58 <HAL_RCC_ClockConfig+0x1ec>)
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	4313      	orrs	r3, r2
 800289c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800289e:	4b6e      	ldr	r3, [pc, #440]	@ (8002a58 <HAL_RCC_ClockConfig+0x1ec>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 0307 	and.w	r3, r3, #7
 80028a6:	683a      	ldr	r2, [r7, #0]
 80028a8:	429a      	cmp	r2, r3
 80028aa:	d001      	beq.n	80028b0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	e0cf      	b.n	8002a50 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 0302 	and.w	r3, r3, #2
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d010      	beq.n	80028de <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	689a      	ldr	r2, [r3, #8]
 80028c0:	4b66      	ldr	r3, [pc, #408]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80028c8:	429a      	cmp	r2, r3
 80028ca:	d908      	bls.n	80028de <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028cc:	4b63      	ldr	r3, [pc, #396]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	4960      	ldr	r1, [pc, #384]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 80028da:	4313      	orrs	r3, r2
 80028dc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f003 0301 	and.w	r3, r3, #1
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d04c      	beq.n	8002984 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	2b03      	cmp	r3, #3
 80028f0:	d107      	bne.n	8002902 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028f2:	4b5a      	ldr	r3, [pc, #360]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d121      	bne.n	8002942 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e0a6      	b.n	8002a50 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	2b02      	cmp	r3, #2
 8002908:	d107      	bne.n	800291a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800290a:	4b54      	ldr	r3, [pc, #336]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d115      	bne.n	8002942 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e09a      	b.n	8002a50 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d107      	bne.n	8002932 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002922:	4b4e      	ldr	r3, [pc, #312]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 0302 	and.w	r3, r3, #2
 800292a:	2b00      	cmp	r3, #0
 800292c:	d109      	bne.n	8002942 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e08e      	b.n	8002a50 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002932:	4b4a      	ldr	r3, [pc, #296]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800293a:	2b00      	cmp	r3, #0
 800293c:	d101      	bne.n	8002942 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e086      	b.n	8002a50 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002942:	4b46      	ldr	r3, [pc, #280]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	f023 0203 	bic.w	r2, r3, #3
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	4943      	ldr	r1, [pc, #268]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 8002950:	4313      	orrs	r3, r2
 8002952:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002954:	f7fe ffd2 	bl	80018fc <HAL_GetTick>
 8002958:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800295a:	e00a      	b.n	8002972 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800295c:	f7fe ffce 	bl	80018fc <HAL_GetTick>
 8002960:	4602      	mov	r2, r0
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	f241 3288 	movw	r2, #5000	@ 0x1388
 800296a:	4293      	cmp	r3, r2
 800296c:	d901      	bls.n	8002972 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800296e:	2303      	movs	r3, #3
 8002970:	e06e      	b.n	8002a50 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002972:	4b3a      	ldr	r3, [pc, #232]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	f003 020c 	and.w	r2, r3, #12
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	429a      	cmp	r2, r3
 8002982:	d1eb      	bne.n	800295c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f003 0302 	and.w	r3, r3, #2
 800298c:	2b00      	cmp	r3, #0
 800298e:	d010      	beq.n	80029b2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	689a      	ldr	r2, [r3, #8]
 8002994:	4b31      	ldr	r3, [pc, #196]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800299c:	429a      	cmp	r2, r3
 800299e:	d208      	bcs.n	80029b2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029a0:	4b2e      	ldr	r3, [pc, #184]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	492b      	ldr	r1, [pc, #172]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 80029ae:	4313      	orrs	r3, r2
 80029b0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80029b2:	4b29      	ldr	r3, [pc, #164]	@ (8002a58 <HAL_RCC_ClockConfig+0x1ec>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 0307 	and.w	r3, r3, #7
 80029ba:	683a      	ldr	r2, [r7, #0]
 80029bc:	429a      	cmp	r2, r3
 80029be:	d210      	bcs.n	80029e2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029c0:	4b25      	ldr	r3, [pc, #148]	@ (8002a58 <HAL_RCC_ClockConfig+0x1ec>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f023 0207 	bic.w	r2, r3, #7
 80029c8:	4923      	ldr	r1, [pc, #140]	@ (8002a58 <HAL_RCC_ClockConfig+0x1ec>)
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	4313      	orrs	r3, r2
 80029ce:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029d0:	4b21      	ldr	r3, [pc, #132]	@ (8002a58 <HAL_RCC_ClockConfig+0x1ec>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 0307 	and.w	r3, r3, #7
 80029d8:	683a      	ldr	r2, [r7, #0]
 80029da:	429a      	cmp	r2, r3
 80029dc:	d001      	beq.n	80029e2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	e036      	b.n	8002a50 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0304 	and.w	r3, r3, #4
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d008      	beq.n	8002a00 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029ee:	4b1b      	ldr	r3, [pc, #108]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	68db      	ldr	r3, [r3, #12]
 80029fa:	4918      	ldr	r1, [pc, #96]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 80029fc:	4313      	orrs	r3, r2
 80029fe:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f003 0308 	and.w	r3, r3, #8
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d009      	beq.n	8002a20 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a0c:	4b13      	ldr	r3, [pc, #76]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	691b      	ldr	r3, [r3, #16]
 8002a18:	00db      	lsls	r3, r3, #3
 8002a1a:	4910      	ldr	r1, [pc, #64]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a20:	f000 f824 	bl	8002a6c <HAL_RCC_GetSysClockFreq>
 8002a24:	4602      	mov	r2, r0
 8002a26:	4b0d      	ldr	r3, [pc, #52]	@ (8002a5c <HAL_RCC_ClockConfig+0x1f0>)
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	091b      	lsrs	r3, r3, #4
 8002a2c:	f003 030f 	and.w	r3, r3, #15
 8002a30:	490b      	ldr	r1, [pc, #44]	@ (8002a60 <HAL_RCC_ClockConfig+0x1f4>)
 8002a32:	5ccb      	ldrb	r3, [r1, r3]
 8002a34:	f003 031f 	and.w	r3, r3, #31
 8002a38:	fa22 f303 	lsr.w	r3, r2, r3
 8002a3c:	4a09      	ldr	r2, [pc, #36]	@ (8002a64 <HAL_RCC_ClockConfig+0x1f8>)
 8002a3e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002a40:	4b09      	ldr	r3, [pc, #36]	@ (8002a68 <HAL_RCC_ClockConfig+0x1fc>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4618      	mov	r0, r3
 8002a46:	f7fe ff09 	bl	800185c <HAL_InitTick>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	72fb      	strb	r3, [r7, #11]

  return status;
 8002a4e:	7afb      	ldrb	r3, [r7, #11]
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	3710      	adds	r7, #16
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	40022000 	.word	0x40022000
 8002a5c:	40021000 	.word	0x40021000
 8002a60:	0800aeb0 	.word	0x0800aeb0
 8002a64:	20000364 	.word	0x20000364
 8002a68:	20000368 	.word	0x20000368

08002a6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b089      	sub	sp, #36	@ 0x24
 8002a70:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002a72:	2300      	movs	r3, #0
 8002a74:	61fb      	str	r3, [r7, #28]
 8002a76:	2300      	movs	r3, #0
 8002a78:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a7a:	4b3e      	ldr	r3, [pc, #248]	@ (8002b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	f003 030c 	and.w	r3, r3, #12
 8002a82:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a84:	4b3b      	ldr	r3, [pc, #236]	@ (8002b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	f003 0303 	and.w	r3, r3, #3
 8002a8c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d005      	beq.n	8002aa0 <HAL_RCC_GetSysClockFreq+0x34>
 8002a94:	693b      	ldr	r3, [r7, #16]
 8002a96:	2b0c      	cmp	r3, #12
 8002a98:	d121      	bne.n	8002ade <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2b01      	cmp	r3, #1
 8002a9e:	d11e      	bne.n	8002ade <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002aa0:	4b34      	ldr	r3, [pc, #208]	@ (8002b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f003 0308 	and.w	r3, r3, #8
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d107      	bne.n	8002abc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002aac:	4b31      	ldr	r3, [pc, #196]	@ (8002b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002aae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ab2:	0a1b      	lsrs	r3, r3, #8
 8002ab4:	f003 030f 	and.w	r3, r3, #15
 8002ab8:	61fb      	str	r3, [r7, #28]
 8002aba:	e005      	b.n	8002ac8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002abc:	4b2d      	ldr	r3, [pc, #180]	@ (8002b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	091b      	lsrs	r3, r3, #4
 8002ac2:	f003 030f 	and.w	r3, r3, #15
 8002ac6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002ac8:	4a2b      	ldr	r2, [pc, #172]	@ (8002b78 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002aca:	69fb      	ldr	r3, [r7, #28]
 8002acc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ad0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d10d      	bne.n	8002af4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002ad8:	69fb      	ldr	r3, [r7, #28]
 8002ada:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002adc:	e00a      	b.n	8002af4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	2b04      	cmp	r3, #4
 8002ae2:	d102      	bne.n	8002aea <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002ae4:	4b25      	ldr	r3, [pc, #148]	@ (8002b7c <HAL_RCC_GetSysClockFreq+0x110>)
 8002ae6:	61bb      	str	r3, [r7, #24]
 8002ae8:	e004      	b.n	8002af4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	2b08      	cmp	r3, #8
 8002aee:	d101      	bne.n	8002af4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002af0:	4b23      	ldr	r3, [pc, #140]	@ (8002b80 <HAL_RCC_GetSysClockFreq+0x114>)
 8002af2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	2b0c      	cmp	r3, #12
 8002af8:	d134      	bne.n	8002b64 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002afa:	4b1e      	ldr	r3, [pc, #120]	@ (8002b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002afc:	68db      	ldr	r3, [r3, #12]
 8002afe:	f003 0303 	and.w	r3, r3, #3
 8002b02:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	2b02      	cmp	r3, #2
 8002b08:	d003      	beq.n	8002b12 <HAL_RCC_GetSysClockFreq+0xa6>
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	2b03      	cmp	r3, #3
 8002b0e:	d003      	beq.n	8002b18 <HAL_RCC_GetSysClockFreq+0xac>
 8002b10:	e005      	b.n	8002b1e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002b12:	4b1a      	ldr	r3, [pc, #104]	@ (8002b7c <HAL_RCC_GetSysClockFreq+0x110>)
 8002b14:	617b      	str	r3, [r7, #20]
      break;
 8002b16:	e005      	b.n	8002b24 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002b18:	4b19      	ldr	r3, [pc, #100]	@ (8002b80 <HAL_RCC_GetSysClockFreq+0x114>)
 8002b1a:	617b      	str	r3, [r7, #20]
      break;
 8002b1c:	e002      	b.n	8002b24 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	617b      	str	r3, [r7, #20]
      break;
 8002b22:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b24:	4b13      	ldr	r3, [pc, #76]	@ (8002b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	091b      	lsrs	r3, r3, #4
 8002b2a:	f003 0307 	and.w	r3, r3, #7
 8002b2e:	3301      	adds	r3, #1
 8002b30:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002b32:	4b10      	ldr	r3, [pc, #64]	@ (8002b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b34:	68db      	ldr	r3, [r3, #12]
 8002b36:	0a1b      	lsrs	r3, r3, #8
 8002b38:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002b3c:	697a      	ldr	r2, [r7, #20]
 8002b3e:	fb03 f202 	mul.w	r2, r3, r2
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b48:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002b4a:	4b0a      	ldr	r3, [pc, #40]	@ (8002b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b4c:	68db      	ldr	r3, [r3, #12]
 8002b4e:	0e5b      	lsrs	r3, r3, #25
 8002b50:	f003 0303 	and.w	r3, r3, #3
 8002b54:	3301      	adds	r3, #1
 8002b56:	005b      	lsls	r3, r3, #1
 8002b58:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002b5a:	697a      	ldr	r2, [r7, #20]
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b62:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002b64:	69bb      	ldr	r3, [r7, #24]
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3724      	adds	r7, #36	@ 0x24
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr
 8002b72:	bf00      	nop
 8002b74:	40021000 	.word	0x40021000
 8002b78:	0800aec8 	.word	0x0800aec8
 8002b7c:	00f42400 	.word	0x00f42400
 8002b80:	007a1200 	.word	0x007a1200

08002b84 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b88:	4b03      	ldr	r3, [pc, #12]	@ (8002b98 <HAL_RCC_GetHCLKFreq+0x14>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b94:	4770      	bx	lr
 8002b96:	bf00      	nop
 8002b98:	20000364 	.word	0x20000364

08002b9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002ba0:	f7ff fff0 	bl	8002b84 <HAL_RCC_GetHCLKFreq>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	4b06      	ldr	r3, [pc, #24]	@ (8002bc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	0a1b      	lsrs	r3, r3, #8
 8002bac:	f003 0307 	and.w	r3, r3, #7
 8002bb0:	4904      	ldr	r1, [pc, #16]	@ (8002bc4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002bb2:	5ccb      	ldrb	r3, [r1, r3]
 8002bb4:	f003 031f 	and.w	r3, r3, #31
 8002bb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	40021000 	.word	0x40021000
 8002bc4:	0800aec0 	.word	0x0800aec0

08002bc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002bcc:	f7ff ffda 	bl	8002b84 <HAL_RCC_GetHCLKFreq>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	4b06      	ldr	r3, [pc, #24]	@ (8002bec <HAL_RCC_GetPCLK2Freq+0x24>)
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	0adb      	lsrs	r3, r3, #11
 8002bd8:	f003 0307 	and.w	r3, r3, #7
 8002bdc:	4904      	ldr	r1, [pc, #16]	@ (8002bf0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002bde:	5ccb      	ldrb	r3, [r1, r3]
 8002be0:	f003 031f 	and.w	r3, r3, #31
 8002be4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	40021000 	.word	0x40021000
 8002bf0:	0800aec0 	.word	0x0800aec0

08002bf4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b086      	sub	sp, #24
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002c00:	4b2a      	ldr	r3, [pc, #168]	@ (8002cac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d003      	beq.n	8002c14 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002c0c:	f7ff f9ee 	bl	8001fec <HAL_PWREx_GetVoltageRange>
 8002c10:	6178      	str	r0, [r7, #20]
 8002c12:	e014      	b.n	8002c3e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002c14:	4b25      	ldr	r3, [pc, #148]	@ (8002cac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c18:	4a24      	ldr	r2, [pc, #144]	@ (8002cac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c1e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c20:	4b22      	ldr	r3, [pc, #136]	@ (8002cac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c28:	60fb      	str	r3, [r7, #12]
 8002c2a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002c2c:	f7ff f9de 	bl	8001fec <HAL_PWREx_GetVoltageRange>
 8002c30:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002c32:	4b1e      	ldr	r3, [pc, #120]	@ (8002cac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c36:	4a1d      	ldr	r2, [pc, #116]	@ (8002cac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c38:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c3c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c44:	d10b      	bne.n	8002c5e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2b80      	cmp	r3, #128	@ 0x80
 8002c4a:	d919      	bls.n	8002c80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2ba0      	cmp	r3, #160	@ 0xa0
 8002c50:	d902      	bls.n	8002c58 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002c52:	2302      	movs	r3, #2
 8002c54:	613b      	str	r3, [r7, #16]
 8002c56:	e013      	b.n	8002c80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002c58:	2301      	movs	r3, #1
 8002c5a:	613b      	str	r3, [r7, #16]
 8002c5c:	e010      	b.n	8002c80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2b80      	cmp	r3, #128	@ 0x80
 8002c62:	d902      	bls.n	8002c6a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002c64:	2303      	movs	r3, #3
 8002c66:	613b      	str	r3, [r7, #16]
 8002c68:	e00a      	b.n	8002c80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2b80      	cmp	r3, #128	@ 0x80
 8002c6e:	d102      	bne.n	8002c76 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002c70:	2302      	movs	r3, #2
 8002c72:	613b      	str	r3, [r7, #16]
 8002c74:	e004      	b.n	8002c80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2b70      	cmp	r3, #112	@ 0x70
 8002c7a:	d101      	bne.n	8002c80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002c80:	4b0b      	ldr	r3, [pc, #44]	@ (8002cb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f023 0207 	bic.w	r2, r3, #7
 8002c88:	4909      	ldr	r1, [pc, #36]	@ (8002cb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002c90:	4b07      	ldr	r3, [pc, #28]	@ (8002cb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 0307 	and.w	r3, r3, #7
 8002c98:	693a      	ldr	r2, [r7, #16]
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d001      	beq.n	8002ca2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e000      	b.n	8002ca4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002ca2:	2300      	movs	r3, #0
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	3718      	adds	r7, #24
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}
 8002cac:	40021000 	.word	0x40021000
 8002cb0:	40022000 	.word	0x40022000

08002cb4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b086      	sub	sp, #24
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d041      	beq.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002cd4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002cd8:	d02a      	beq.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002cda:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002cde:	d824      	bhi.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002ce0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002ce4:	d008      	beq.n	8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002ce6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002cea:	d81e      	bhi.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d00a      	beq.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002cf0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002cf4:	d010      	beq.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002cf6:	e018      	b.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002cf8:	4b86      	ldr	r3, [pc, #536]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	4a85      	ldr	r2, [pc, #532]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cfe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d02:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d04:	e015      	b.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	3304      	adds	r3, #4
 8002d0a:	2100      	movs	r1, #0
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f000 fabb 	bl	8003288 <RCCEx_PLLSAI1_Config>
 8002d12:	4603      	mov	r3, r0
 8002d14:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d16:	e00c      	b.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	3320      	adds	r3, #32
 8002d1c:	2100      	movs	r1, #0
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f000 fba6 	bl	8003470 <RCCEx_PLLSAI2_Config>
 8002d24:	4603      	mov	r3, r0
 8002d26:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d28:	e003      	b.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	74fb      	strb	r3, [r7, #19]
      break;
 8002d2e:	e000      	b.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002d30:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d32:	7cfb      	ldrb	r3, [r7, #19]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d10b      	bne.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002d38:	4b76      	ldr	r3, [pc, #472]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d3e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002d46:	4973      	ldr	r1, [pc, #460]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002d4e:	e001      	b.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d50:	7cfb      	ldrb	r3, [r7, #19]
 8002d52:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d041      	beq.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d64:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002d68:	d02a      	beq.n	8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002d6a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002d6e:	d824      	bhi.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002d70:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002d74:	d008      	beq.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002d76:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002d7a:	d81e      	bhi.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d00a      	beq.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002d80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d84:	d010      	beq.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002d86:	e018      	b.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002d88:	4b62      	ldr	r3, [pc, #392]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d8a:	68db      	ldr	r3, [r3, #12]
 8002d8c:	4a61      	ldr	r2, [pc, #388]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d92:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002d94:	e015      	b.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	3304      	adds	r3, #4
 8002d9a:	2100      	movs	r1, #0
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f000 fa73 	bl	8003288 <RCCEx_PLLSAI1_Config>
 8002da2:	4603      	mov	r3, r0
 8002da4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002da6:	e00c      	b.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	3320      	adds	r3, #32
 8002dac:	2100      	movs	r1, #0
 8002dae:	4618      	mov	r0, r3
 8002db0:	f000 fb5e 	bl	8003470 <RCCEx_PLLSAI2_Config>
 8002db4:	4603      	mov	r3, r0
 8002db6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002db8:	e003      	b.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	74fb      	strb	r3, [r7, #19]
      break;
 8002dbe:	e000      	b.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002dc0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002dc2:	7cfb      	ldrb	r3, [r7, #19]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d10b      	bne.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002dc8:	4b52      	ldr	r3, [pc, #328]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dce:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002dd6:	494f      	ldr	r1, [pc, #316]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002dde:	e001      	b.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002de0:	7cfb      	ldrb	r3, [r7, #19]
 8002de2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	f000 80a0 	beq.w	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002df2:	2300      	movs	r3, #0
 8002df4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002df6:	4b47      	ldr	r3, [pc, #284]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002df8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d101      	bne.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002e02:	2301      	movs	r3, #1
 8002e04:	e000      	b.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002e06:	2300      	movs	r3, #0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d00d      	beq.n	8002e28 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e0c:	4b41      	ldr	r3, [pc, #260]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e10:	4a40      	ldr	r2, [pc, #256]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e16:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e18:	4b3e      	ldr	r3, [pc, #248]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e20:	60bb      	str	r3, [r7, #8]
 8002e22:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e24:	2301      	movs	r3, #1
 8002e26:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e28:	4b3b      	ldr	r3, [pc, #236]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a3a      	ldr	r2, [pc, #232]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e32:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e34:	f7fe fd62 	bl	80018fc <HAL_GetTick>
 8002e38:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e3a:	e009      	b.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e3c:	f7fe fd5e 	bl	80018fc <HAL_GetTick>
 8002e40:	4602      	mov	r2, r0
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	1ad3      	subs	r3, r2, r3
 8002e46:	2b02      	cmp	r3, #2
 8002e48:	d902      	bls.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002e4a:	2303      	movs	r3, #3
 8002e4c:	74fb      	strb	r3, [r7, #19]
        break;
 8002e4e:	e005      	b.n	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e50:	4b31      	ldr	r3, [pc, #196]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d0ef      	beq.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002e5c:	7cfb      	ldrb	r3, [r7, #19]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d15c      	bne.n	8002f1c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002e62:	4b2c      	ldr	r3, [pc, #176]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e68:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e6c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d01f      	beq.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e7a:	697a      	ldr	r2, [r7, #20]
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d019      	beq.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002e80:	4b24      	ldr	r3, [pc, #144]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e86:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e8a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002e8c:	4b21      	ldr	r3, [pc, #132]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e92:	4a20      	ldr	r2, [pc, #128]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002e9c:	4b1d      	ldr	r3, [pc, #116]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ea2:	4a1c      	ldr	r2, [pc, #112]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ea4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ea8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002eac:	4a19      	ldr	r2, [pc, #100]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	f003 0301 	and.w	r3, r3, #1
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d016      	beq.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ebe:	f7fe fd1d 	bl	80018fc <HAL_GetTick>
 8002ec2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ec4:	e00b      	b.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ec6:	f7fe fd19 	bl	80018fc <HAL_GetTick>
 8002eca:	4602      	mov	r2, r0
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	1ad3      	subs	r3, r2, r3
 8002ed0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d902      	bls.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002ed8:	2303      	movs	r3, #3
 8002eda:	74fb      	strb	r3, [r7, #19]
            break;
 8002edc:	e006      	b.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ede:	4b0d      	ldr	r3, [pc, #52]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ee4:	f003 0302 	and.w	r3, r3, #2
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d0ec      	beq.n	8002ec6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002eec:	7cfb      	ldrb	r3, [r7, #19]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d10c      	bne.n	8002f0c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ef2:	4b08      	ldr	r3, [pc, #32]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ef4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ef8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f02:	4904      	ldr	r1, [pc, #16]	@ (8002f14 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f04:	4313      	orrs	r3, r2
 8002f06:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002f0a:	e009      	b.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002f0c:	7cfb      	ldrb	r3, [r7, #19]
 8002f0e:	74bb      	strb	r3, [r7, #18]
 8002f10:	e006      	b.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002f12:	bf00      	nop
 8002f14:	40021000 	.word	0x40021000
 8002f18:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f1c:	7cfb      	ldrb	r3, [r7, #19]
 8002f1e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f20:	7c7b      	ldrb	r3, [r7, #17]
 8002f22:	2b01      	cmp	r3, #1
 8002f24:	d105      	bne.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f26:	4b9e      	ldr	r3, [pc, #632]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f2a:	4a9d      	ldr	r2, [pc, #628]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f2c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f30:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 0301 	and.w	r3, r3, #1
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d00a      	beq.n	8002f54 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f3e:	4b98      	ldr	r3, [pc, #608]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f44:	f023 0203 	bic.w	r2, r3, #3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f4c:	4994      	ldr	r1, [pc, #592]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f003 0302 	and.w	r3, r3, #2
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d00a      	beq.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f60:	4b8f      	ldr	r3, [pc, #572]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f66:	f023 020c 	bic.w	r2, r3, #12
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f6e:	498c      	ldr	r1, [pc, #560]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f70:	4313      	orrs	r3, r2
 8002f72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 0304 	and.w	r3, r3, #4
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d00a      	beq.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002f82:	4b87      	ldr	r3, [pc, #540]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f88:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f90:	4983      	ldr	r1, [pc, #524]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f92:	4313      	orrs	r3, r2
 8002f94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 0308 	and.w	r3, r3, #8
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d00a      	beq.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002fa4:	4b7e      	ldr	r3, [pc, #504]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002faa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fb2:	497b      	ldr	r1, [pc, #492]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 0310 	and.w	r3, r3, #16
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d00a      	beq.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002fc6:	4b76      	ldr	r3, [pc, #472]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fcc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fd4:	4972      	ldr	r1, [pc, #456]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 0320 	and.w	r3, r3, #32
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d00a      	beq.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002fe8:	4b6d      	ldr	r3, [pc, #436]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fee:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ff6:	496a      	ldr	r1, [pc, #424]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003006:	2b00      	cmp	r3, #0
 8003008:	d00a      	beq.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800300a:	4b65      	ldr	r3, [pc, #404]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800300c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003010:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003018:	4961      	ldr	r1, [pc, #388]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800301a:	4313      	orrs	r3, r2
 800301c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003028:	2b00      	cmp	r3, #0
 800302a:	d00a      	beq.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800302c:	4b5c      	ldr	r3, [pc, #368]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800302e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003032:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800303a:	4959      	ldr	r1, [pc, #356]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800303c:	4313      	orrs	r3, r2
 800303e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800304a:	2b00      	cmp	r3, #0
 800304c:	d00a      	beq.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800304e:	4b54      	ldr	r3, [pc, #336]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003050:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003054:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800305c:	4950      	ldr	r1, [pc, #320]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800305e:	4313      	orrs	r3, r2
 8003060:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800306c:	2b00      	cmp	r3, #0
 800306e:	d00a      	beq.n	8003086 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003070:	4b4b      	ldr	r3, [pc, #300]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003072:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003076:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800307e:	4948      	ldr	r1, [pc, #288]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003080:	4313      	orrs	r3, r2
 8003082:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800308e:	2b00      	cmp	r3, #0
 8003090:	d00a      	beq.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003092:	4b43      	ldr	r3, [pc, #268]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003094:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003098:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030a0:	493f      	ldr	r1, [pc, #252]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030a2:	4313      	orrs	r3, r2
 80030a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d028      	beq.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80030b4:	4b3a      	ldr	r3, [pc, #232]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030ba:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030c2:	4937      	ldr	r1, [pc, #220]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030c4:	4313      	orrs	r3, r2
 80030c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80030d2:	d106      	bne.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80030d4:	4b32      	ldr	r3, [pc, #200]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030d6:	68db      	ldr	r3, [r3, #12]
 80030d8:	4a31      	ldr	r2, [pc, #196]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80030de:	60d3      	str	r3, [r2, #12]
 80030e0:	e011      	b.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80030e6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80030ea:	d10c      	bne.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	3304      	adds	r3, #4
 80030f0:	2101      	movs	r1, #1
 80030f2:	4618      	mov	r0, r3
 80030f4:	f000 f8c8 	bl	8003288 <RCCEx_PLLSAI1_Config>
 80030f8:	4603      	mov	r3, r0
 80030fa:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80030fc:	7cfb      	ldrb	r3, [r7, #19]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d001      	beq.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003102:	7cfb      	ldrb	r3, [r7, #19]
 8003104:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800310e:	2b00      	cmp	r3, #0
 8003110:	d028      	beq.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003112:	4b23      	ldr	r3, [pc, #140]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003114:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003118:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003120:	491f      	ldr	r1, [pc, #124]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003122:	4313      	orrs	r3, r2
 8003124:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800312c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003130:	d106      	bne.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003132:	4b1b      	ldr	r3, [pc, #108]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003134:	68db      	ldr	r3, [r3, #12]
 8003136:	4a1a      	ldr	r2, [pc, #104]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003138:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800313c:	60d3      	str	r3, [r2, #12]
 800313e:	e011      	b.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003144:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003148:	d10c      	bne.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	3304      	adds	r3, #4
 800314e:	2101      	movs	r1, #1
 8003150:	4618      	mov	r0, r3
 8003152:	f000 f899 	bl	8003288 <RCCEx_PLLSAI1_Config>
 8003156:	4603      	mov	r3, r0
 8003158:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800315a:	7cfb      	ldrb	r3, [r7, #19]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d001      	beq.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003160:	7cfb      	ldrb	r3, [r7, #19]
 8003162:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800316c:	2b00      	cmp	r3, #0
 800316e:	d02b      	beq.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003170:	4b0b      	ldr	r3, [pc, #44]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003172:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003176:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800317e:	4908      	ldr	r1, [pc, #32]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003180:	4313      	orrs	r3, r2
 8003182:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800318a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800318e:	d109      	bne.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003190:	4b03      	ldr	r3, [pc, #12]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	4a02      	ldr	r2, [pc, #8]	@ (80031a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003196:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800319a:	60d3      	str	r3, [r2, #12]
 800319c:	e014      	b.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800319e:	bf00      	nop
 80031a0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031a8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80031ac:	d10c      	bne.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	3304      	adds	r3, #4
 80031b2:	2101      	movs	r1, #1
 80031b4:	4618      	mov	r0, r3
 80031b6:	f000 f867 	bl	8003288 <RCCEx_PLLSAI1_Config>
 80031ba:	4603      	mov	r3, r0
 80031bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80031be:	7cfb      	ldrb	r3, [r7, #19]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d001      	beq.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80031c4:	7cfb      	ldrb	r3, [r7, #19]
 80031c6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d02f      	beq.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80031d4:	4b2b      	ldr	r3, [pc, #172]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80031d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031da:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80031e2:	4928      	ldr	r1, [pc, #160]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80031e4:	4313      	orrs	r3, r2
 80031e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80031ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80031f2:	d10d      	bne.n	8003210 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	3304      	adds	r3, #4
 80031f8:	2102      	movs	r1, #2
 80031fa:	4618      	mov	r0, r3
 80031fc:	f000 f844 	bl	8003288 <RCCEx_PLLSAI1_Config>
 8003200:	4603      	mov	r3, r0
 8003202:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003204:	7cfb      	ldrb	r3, [r7, #19]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d014      	beq.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800320a:	7cfb      	ldrb	r3, [r7, #19]
 800320c:	74bb      	strb	r3, [r7, #18]
 800320e:	e011      	b.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003214:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003218:	d10c      	bne.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	3320      	adds	r3, #32
 800321e:	2102      	movs	r1, #2
 8003220:	4618      	mov	r0, r3
 8003222:	f000 f925 	bl	8003470 <RCCEx_PLLSAI2_Config>
 8003226:	4603      	mov	r3, r0
 8003228:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800322a:	7cfb      	ldrb	r3, [r7, #19]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d001      	beq.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003230:	7cfb      	ldrb	r3, [r7, #19]
 8003232:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800323c:	2b00      	cmp	r3, #0
 800323e:	d00a      	beq.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003240:	4b10      	ldr	r3, [pc, #64]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003242:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003246:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800324e:	490d      	ldr	r1, [pc, #52]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003250:	4313      	orrs	r3, r2
 8003252:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800325e:	2b00      	cmp	r3, #0
 8003260:	d00b      	beq.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003262:	4b08      	ldr	r3, [pc, #32]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003264:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003268:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003272:	4904      	ldr	r1, [pc, #16]	@ (8003284 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003274:	4313      	orrs	r3, r2
 8003276:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800327a:	7cbb      	ldrb	r3, [r7, #18]
}
 800327c:	4618      	mov	r0, r3
 800327e:	3718      	adds	r7, #24
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}
 8003284:	40021000 	.word	0x40021000

08003288 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b084      	sub	sp, #16
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
 8003290:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003292:	2300      	movs	r3, #0
 8003294:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003296:	4b75      	ldr	r3, [pc, #468]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003298:	68db      	ldr	r3, [r3, #12]
 800329a:	f003 0303 	and.w	r3, r3, #3
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d018      	beq.n	80032d4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80032a2:	4b72      	ldr	r3, [pc, #456]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	f003 0203 	and.w	r2, r3, #3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	429a      	cmp	r2, r3
 80032b0:	d10d      	bne.n	80032ce <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
       ||
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d009      	beq.n	80032ce <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80032ba:	4b6c      	ldr	r3, [pc, #432]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	091b      	lsrs	r3, r3, #4
 80032c0:	f003 0307 	and.w	r3, r3, #7
 80032c4:	1c5a      	adds	r2, r3, #1
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	685b      	ldr	r3, [r3, #4]
       ||
 80032ca:	429a      	cmp	r2, r3
 80032cc:	d047      	beq.n	800335e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	73fb      	strb	r3, [r7, #15]
 80032d2:	e044      	b.n	800335e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2b03      	cmp	r3, #3
 80032da:	d018      	beq.n	800330e <RCCEx_PLLSAI1_Config+0x86>
 80032dc:	2b03      	cmp	r3, #3
 80032de:	d825      	bhi.n	800332c <RCCEx_PLLSAI1_Config+0xa4>
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d002      	beq.n	80032ea <RCCEx_PLLSAI1_Config+0x62>
 80032e4:	2b02      	cmp	r3, #2
 80032e6:	d009      	beq.n	80032fc <RCCEx_PLLSAI1_Config+0x74>
 80032e8:	e020      	b.n	800332c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80032ea:	4b60      	ldr	r3, [pc, #384]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f003 0302 	and.w	r3, r3, #2
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d11d      	bne.n	8003332 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032fa:	e01a      	b.n	8003332 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80032fc:	4b5b      	ldr	r3, [pc, #364]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003304:	2b00      	cmp	r3, #0
 8003306:	d116      	bne.n	8003336 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003308:	2301      	movs	r3, #1
 800330a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800330c:	e013      	b.n	8003336 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800330e:	4b57      	ldr	r3, [pc, #348]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003316:	2b00      	cmp	r3, #0
 8003318:	d10f      	bne.n	800333a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800331a:	4b54      	ldr	r3, [pc, #336]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d109      	bne.n	800333a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800332a:	e006      	b.n	800333a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	73fb      	strb	r3, [r7, #15]
      break;
 8003330:	e004      	b.n	800333c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003332:	bf00      	nop
 8003334:	e002      	b.n	800333c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003336:	bf00      	nop
 8003338:	e000      	b.n	800333c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800333a:	bf00      	nop
    }

    if(status == HAL_OK)
 800333c:	7bfb      	ldrb	r3, [r7, #15]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d10d      	bne.n	800335e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003342:	4b4a      	ldr	r3, [pc, #296]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003344:	68db      	ldr	r3, [r3, #12]
 8003346:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6819      	ldr	r1, [r3, #0]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	3b01      	subs	r3, #1
 8003354:	011b      	lsls	r3, r3, #4
 8003356:	430b      	orrs	r3, r1
 8003358:	4944      	ldr	r1, [pc, #272]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 800335a:	4313      	orrs	r3, r2
 800335c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800335e:	7bfb      	ldrb	r3, [r7, #15]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d17d      	bne.n	8003460 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003364:	4b41      	ldr	r3, [pc, #260]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a40      	ldr	r2, [pc, #256]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 800336a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800336e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003370:	f7fe fac4 	bl	80018fc <HAL_GetTick>
 8003374:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003376:	e009      	b.n	800338c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003378:	f7fe fac0 	bl	80018fc <HAL_GetTick>
 800337c:	4602      	mov	r2, r0
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	1ad3      	subs	r3, r2, r3
 8003382:	2b02      	cmp	r3, #2
 8003384:	d902      	bls.n	800338c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003386:	2303      	movs	r3, #3
 8003388:	73fb      	strb	r3, [r7, #15]
        break;
 800338a:	e005      	b.n	8003398 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800338c:	4b37      	ldr	r3, [pc, #220]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003394:	2b00      	cmp	r3, #0
 8003396:	d1ef      	bne.n	8003378 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003398:	7bfb      	ldrb	r3, [r7, #15]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d160      	bne.n	8003460 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d111      	bne.n	80033c8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80033a4:	4b31      	ldr	r3, [pc, #196]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 80033a6:	691b      	ldr	r3, [r3, #16]
 80033a8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80033ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033b0:	687a      	ldr	r2, [r7, #4]
 80033b2:	6892      	ldr	r2, [r2, #8]
 80033b4:	0211      	lsls	r1, r2, #8
 80033b6:	687a      	ldr	r2, [r7, #4]
 80033b8:	68d2      	ldr	r2, [r2, #12]
 80033ba:	0912      	lsrs	r2, r2, #4
 80033bc:	0452      	lsls	r2, r2, #17
 80033be:	430a      	orrs	r2, r1
 80033c0:	492a      	ldr	r1, [pc, #168]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 80033c2:	4313      	orrs	r3, r2
 80033c4:	610b      	str	r3, [r1, #16]
 80033c6:	e027      	b.n	8003418 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d112      	bne.n	80033f4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80033ce:	4b27      	ldr	r3, [pc, #156]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 80033d0:	691b      	ldr	r3, [r3, #16]
 80033d2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80033d6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80033da:	687a      	ldr	r2, [r7, #4]
 80033dc:	6892      	ldr	r2, [r2, #8]
 80033de:	0211      	lsls	r1, r2, #8
 80033e0:	687a      	ldr	r2, [r7, #4]
 80033e2:	6912      	ldr	r2, [r2, #16]
 80033e4:	0852      	lsrs	r2, r2, #1
 80033e6:	3a01      	subs	r2, #1
 80033e8:	0552      	lsls	r2, r2, #21
 80033ea:	430a      	orrs	r2, r1
 80033ec:	491f      	ldr	r1, [pc, #124]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 80033ee:	4313      	orrs	r3, r2
 80033f0:	610b      	str	r3, [r1, #16]
 80033f2:	e011      	b.n	8003418 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80033f4:	4b1d      	ldr	r3, [pc, #116]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 80033f6:	691b      	ldr	r3, [r3, #16]
 80033f8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80033fc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003400:	687a      	ldr	r2, [r7, #4]
 8003402:	6892      	ldr	r2, [r2, #8]
 8003404:	0211      	lsls	r1, r2, #8
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	6952      	ldr	r2, [r2, #20]
 800340a:	0852      	lsrs	r2, r2, #1
 800340c:	3a01      	subs	r2, #1
 800340e:	0652      	lsls	r2, r2, #25
 8003410:	430a      	orrs	r2, r1
 8003412:	4916      	ldr	r1, [pc, #88]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003414:	4313      	orrs	r3, r2
 8003416:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003418:	4b14      	ldr	r3, [pc, #80]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a13      	ldr	r2, [pc, #76]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 800341e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003422:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003424:	f7fe fa6a 	bl	80018fc <HAL_GetTick>
 8003428:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800342a:	e009      	b.n	8003440 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800342c:	f7fe fa66 	bl	80018fc <HAL_GetTick>
 8003430:	4602      	mov	r2, r0
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	1ad3      	subs	r3, r2, r3
 8003436:	2b02      	cmp	r3, #2
 8003438:	d902      	bls.n	8003440 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800343a:	2303      	movs	r3, #3
 800343c:	73fb      	strb	r3, [r7, #15]
          break;
 800343e:	e005      	b.n	800344c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003440:	4b0a      	ldr	r3, [pc, #40]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003448:	2b00      	cmp	r3, #0
 800344a:	d0ef      	beq.n	800342c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800344c:	7bfb      	ldrb	r3, [r7, #15]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d106      	bne.n	8003460 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003452:	4b06      	ldr	r3, [pc, #24]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003454:	691a      	ldr	r2, [r3, #16]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	699b      	ldr	r3, [r3, #24]
 800345a:	4904      	ldr	r1, [pc, #16]	@ (800346c <RCCEx_PLLSAI1_Config+0x1e4>)
 800345c:	4313      	orrs	r3, r2
 800345e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003460:	7bfb      	ldrb	r3, [r7, #15]
}
 8003462:	4618      	mov	r0, r3
 8003464:	3710      	adds	r7, #16
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	40021000 	.word	0x40021000

08003470 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b084      	sub	sp, #16
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800347a:	2300      	movs	r3, #0
 800347c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800347e:	4b6a      	ldr	r3, [pc, #424]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003480:	68db      	ldr	r3, [r3, #12]
 8003482:	f003 0303 	and.w	r3, r3, #3
 8003486:	2b00      	cmp	r3, #0
 8003488:	d018      	beq.n	80034bc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800348a:	4b67      	ldr	r3, [pc, #412]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 800348c:	68db      	ldr	r3, [r3, #12]
 800348e:	f003 0203 	and.w	r2, r3, #3
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	429a      	cmp	r2, r3
 8003498:	d10d      	bne.n	80034b6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
       ||
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d009      	beq.n	80034b6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80034a2:	4b61      	ldr	r3, [pc, #388]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034a4:	68db      	ldr	r3, [r3, #12]
 80034a6:	091b      	lsrs	r3, r3, #4
 80034a8:	f003 0307 	and.w	r3, r3, #7
 80034ac:	1c5a      	adds	r2, r3, #1
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	685b      	ldr	r3, [r3, #4]
       ||
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d047      	beq.n	8003546 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	73fb      	strb	r3, [r7, #15]
 80034ba:	e044      	b.n	8003546 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	2b03      	cmp	r3, #3
 80034c2:	d018      	beq.n	80034f6 <RCCEx_PLLSAI2_Config+0x86>
 80034c4:	2b03      	cmp	r3, #3
 80034c6:	d825      	bhi.n	8003514 <RCCEx_PLLSAI2_Config+0xa4>
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	d002      	beq.n	80034d2 <RCCEx_PLLSAI2_Config+0x62>
 80034cc:	2b02      	cmp	r3, #2
 80034ce:	d009      	beq.n	80034e4 <RCCEx_PLLSAI2_Config+0x74>
 80034d0:	e020      	b.n	8003514 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80034d2:	4b55      	ldr	r3, [pc, #340]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 0302 	and.w	r3, r3, #2
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d11d      	bne.n	800351a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034e2:	e01a      	b.n	800351a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80034e4:	4b50      	ldr	r3, [pc, #320]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d116      	bne.n	800351e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034f4:	e013      	b.n	800351e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80034f6:	4b4c      	ldr	r3, [pc, #304]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d10f      	bne.n	8003522 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003502:	4b49      	ldr	r3, [pc, #292]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d109      	bne.n	8003522 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003512:	e006      	b.n	8003522 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	73fb      	strb	r3, [r7, #15]
      break;
 8003518:	e004      	b.n	8003524 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800351a:	bf00      	nop
 800351c:	e002      	b.n	8003524 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800351e:	bf00      	nop
 8003520:	e000      	b.n	8003524 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003522:	bf00      	nop
    }

    if(status == HAL_OK)
 8003524:	7bfb      	ldrb	r3, [r7, #15]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d10d      	bne.n	8003546 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800352a:	4b3f      	ldr	r3, [pc, #252]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 800352c:	68db      	ldr	r3, [r3, #12]
 800352e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6819      	ldr	r1, [r3, #0]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	3b01      	subs	r3, #1
 800353c:	011b      	lsls	r3, r3, #4
 800353e:	430b      	orrs	r3, r1
 8003540:	4939      	ldr	r1, [pc, #228]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003542:	4313      	orrs	r3, r2
 8003544:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003546:	7bfb      	ldrb	r3, [r7, #15]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d167      	bne.n	800361c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800354c:	4b36      	ldr	r3, [pc, #216]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a35      	ldr	r2, [pc, #212]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003552:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003556:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003558:	f7fe f9d0 	bl	80018fc <HAL_GetTick>
 800355c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800355e:	e009      	b.n	8003574 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003560:	f7fe f9cc 	bl	80018fc <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	68bb      	ldr	r3, [r7, #8]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	2b02      	cmp	r3, #2
 800356c:	d902      	bls.n	8003574 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	73fb      	strb	r3, [r7, #15]
        break;
 8003572:	e005      	b.n	8003580 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003574:	4b2c      	ldr	r3, [pc, #176]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800357c:	2b00      	cmp	r3, #0
 800357e:	d1ef      	bne.n	8003560 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003580:	7bfb      	ldrb	r3, [r7, #15]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d14a      	bne.n	800361c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d111      	bne.n	80035b0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800358c:	4b26      	ldr	r3, [pc, #152]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 800358e:	695b      	ldr	r3, [r3, #20]
 8003590:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003594:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003598:	687a      	ldr	r2, [r7, #4]
 800359a:	6892      	ldr	r2, [r2, #8]
 800359c:	0211      	lsls	r1, r2, #8
 800359e:	687a      	ldr	r2, [r7, #4]
 80035a0:	68d2      	ldr	r2, [r2, #12]
 80035a2:	0912      	lsrs	r2, r2, #4
 80035a4:	0452      	lsls	r2, r2, #17
 80035a6:	430a      	orrs	r2, r1
 80035a8:	491f      	ldr	r1, [pc, #124]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035aa:	4313      	orrs	r3, r2
 80035ac:	614b      	str	r3, [r1, #20]
 80035ae:	e011      	b.n	80035d4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80035b0:	4b1d      	ldr	r3, [pc, #116]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035b2:	695b      	ldr	r3, [r3, #20]
 80035b4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80035b8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	6892      	ldr	r2, [r2, #8]
 80035c0:	0211      	lsls	r1, r2, #8
 80035c2:	687a      	ldr	r2, [r7, #4]
 80035c4:	6912      	ldr	r2, [r2, #16]
 80035c6:	0852      	lsrs	r2, r2, #1
 80035c8:	3a01      	subs	r2, #1
 80035ca:	0652      	lsls	r2, r2, #25
 80035cc:	430a      	orrs	r2, r1
 80035ce:	4916      	ldr	r1, [pc, #88]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035d0:	4313      	orrs	r3, r2
 80035d2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80035d4:	4b14      	ldr	r3, [pc, #80]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a13      	ldr	r2, [pc, #76]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035de:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035e0:	f7fe f98c 	bl	80018fc <HAL_GetTick>
 80035e4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80035e6:	e009      	b.n	80035fc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80035e8:	f7fe f988 	bl	80018fc <HAL_GetTick>
 80035ec:	4602      	mov	r2, r0
 80035ee:	68bb      	ldr	r3, [r7, #8]
 80035f0:	1ad3      	subs	r3, r2, r3
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d902      	bls.n	80035fc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80035f6:	2303      	movs	r3, #3
 80035f8:	73fb      	strb	r3, [r7, #15]
          break;
 80035fa:	e005      	b.n	8003608 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80035fc:	4b0a      	ldr	r3, [pc, #40]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003604:	2b00      	cmp	r3, #0
 8003606:	d0ef      	beq.n	80035e8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003608:	7bfb      	ldrb	r3, [r7, #15]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d106      	bne.n	800361c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800360e:	4b06      	ldr	r3, [pc, #24]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003610:	695a      	ldr	r2, [r3, #20]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	695b      	ldr	r3, [r3, #20]
 8003616:	4904      	ldr	r1, [pc, #16]	@ (8003628 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003618:	4313      	orrs	r3, r2
 800361a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800361c:	7bfb      	ldrb	r3, [r7, #15]
}
 800361e:	4618      	mov	r0, r3
 8003620:	3710      	adds	r7, #16
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}
 8003626:	bf00      	nop
 8003628:	40021000 	.word	0x40021000

0800362c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b082      	sub	sp, #8
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d101      	bne.n	800363e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	e040      	b.n	80036c0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003642:	2b00      	cmp	r3, #0
 8003644:	d106      	bne.n	8003654 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2200      	movs	r2, #0
 800364a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	f7fe f856 	bl	8001700 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2224      	movs	r2, #36	@ 0x24
 8003658:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	681a      	ldr	r2, [r3, #0]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f022 0201 	bic.w	r2, r2, #1
 8003668:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800366e:	2b00      	cmp	r3, #0
 8003670:	d002      	beq.n	8003678 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003672:	6878      	ldr	r0, [r7, #4]
 8003674:	f000 ff58 	bl	8004528 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003678:	6878      	ldr	r0, [r7, #4]
 800367a:	f000 fc9d 	bl	8003fb8 <UART_SetConfig>
 800367e:	4603      	mov	r3, r0
 8003680:	2b01      	cmp	r3, #1
 8003682:	d101      	bne.n	8003688 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e01b      	b.n	80036c0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	685a      	ldr	r2, [r3, #4]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003696:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	689a      	ldr	r2, [r3, #8]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80036a6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f042 0201 	orr.w	r2, r2, #1
 80036b6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80036b8:	6878      	ldr	r0, [r7, #4]
 80036ba:	f000 ffd7 	bl	800466c <UART_CheckIdleState>
 80036be:	4603      	mov	r3, r0
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	3708      	adds	r7, #8
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}

080036c8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b08a      	sub	sp, #40	@ 0x28
 80036cc:	af02      	add	r7, sp, #8
 80036ce:	60f8      	str	r0, [r7, #12]
 80036d0:	60b9      	str	r1, [r7, #8]
 80036d2:	603b      	str	r3, [r7, #0]
 80036d4:	4613      	mov	r3, r2
 80036d6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80036dc:	2b20      	cmp	r3, #32
 80036de:	d177      	bne.n	80037d0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d002      	beq.n	80036ec <HAL_UART_Transmit+0x24>
 80036e6:	88fb      	ldrh	r3, [r7, #6]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d101      	bne.n	80036f0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e070      	b.n	80037d2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	2200      	movs	r2, #0
 80036f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2221      	movs	r2, #33	@ 0x21
 80036fc:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80036fe:	f7fe f8fd 	bl	80018fc <HAL_GetTick>
 8003702:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	88fa      	ldrh	r2, [r7, #6]
 8003708:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	88fa      	ldrh	r2, [r7, #6]
 8003710:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800371c:	d108      	bne.n	8003730 <HAL_UART_Transmit+0x68>
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	691b      	ldr	r3, [r3, #16]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d104      	bne.n	8003730 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003726:	2300      	movs	r3, #0
 8003728:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800372a:	68bb      	ldr	r3, [r7, #8]
 800372c:	61bb      	str	r3, [r7, #24]
 800372e:	e003      	b.n	8003738 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003734:	2300      	movs	r3, #0
 8003736:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003738:	e02f      	b.n	800379a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	9300      	str	r3, [sp, #0]
 800373e:	697b      	ldr	r3, [r7, #20]
 8003740:	2200      	movs	r2, #0
 8003742:	2180      	movs	r1, #128	@ 0x80
 8003744:	68f8      	ldr	r0, [r7, #12]
 8003746:	f001 f839 	bl	80047bc <UART_WaitOnFlagUntilTimeout>
 800374a:	4603      	mov	r3, r0
 800374c:	2b00      	cmp	r3, #0
 800374e:	d004      	beq.n	800375a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	2220      	movs	r2, #32
 8003754:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003756:	2303      	movs	r3, #3
 8003758:	e03b      	b.n	80037d2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800375a:	69fb      	ldr	r3, [r7, #28]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d10b      	bne.n	8003778 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003760:	69bb      	ldr	r3, [r7, #24]
 8003762:	881a      	ldrh	r2, [r3, #0]
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800376c:	b292      	uxth	r2, r2
 800376e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003770:	69bb      	ldr	r3, [r7, #24]
 8003772:	3302      	adds	r3, #2
 8003774:	61bb      	str	r3, [r7, #24]
 8003776:	e007      	b.n	8003788 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003778:	69fb      	ldr	r3, [r7, #28]
 800377a:	781a      	ldrb	r2, [r3, #0]
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003782:	69fb      	ldr	r3, [r7, #28]
 8003784:	3301      	adds	r3, #1
 8003786:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800378e:	b29b      	uxth	r3, r3
 8003790:	3b01      	subs	r3, #1
 8003792:	b29a      	uxth	r2, r3
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80037a0:	b29b      	uxth	r3, r3
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d1c9      	bne.n	800373a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	9300      	str	r3, [sp, #0]
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	2200      	movs	r2, #0
 80037ae:	2140      	movs	r1, #64	@ 0x40
 80037b0:	68f8      	ldr	r0, [r7, #12]
 80037b2:	f001 f803 	bl	80047bc <UART_WaitOnFlagUntilTimeout>
 80037b6:	4603      	mov	r3, r0
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d004      	beq.n	80037c6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	2220      	movs	r2, #32
 80037c0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80037c2:	2303      	movs	r3, #3
 80037c4:	e005      	b.n	80037d2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2220      	movs	r2, #32
 80037ca:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80037cc:	2300      	movs	r3, #0
 80037ce:	e000      	b.n	80037d2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80037d0:	2302      	movs	r3, #2
  }
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	3720      	adds	r7, #32
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}

080037da <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037da:	b580      	push	{r7, lr}
 80037dc:	b08a      	sub	sp, #40	@ 0x28
 80037de:	af02      	add	r7, sp, #8
 80037e0:	60f8      	str	r0, [r7, #12]
 80037e2:	60b9      	str	r1, [r7, #8]
 80037e4:	603b      	str	r3, [r7, #0]
 80037e6:	4613      	mov	r3, r2
 80037e8:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037f0:	2b20      	cmp	r3, #32
 80037f2:	f040 80b6 	bne.w	8003962 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d002      	beq.n	8003802 <HAL_UART_Receive+0x28>
 80037fc:	88fb      	ldrh	r3, [r7, #6]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d101      	bne.n	8003806 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e0ae      	b.n	8003964 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2200      	movs	r2, #0
 800380a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	2222      	movs	r2, #34	@ 0x22
 8003812:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2200      	movs	r2, #0
 800381a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800381c:	f7fe f86e 	bl	80018fc <HAL_GetTick>
 8003820:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	88fa      	ldrh	r2, [r7, #6]
 8003826:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	88fa      	ldrh	r2, [r7, #6]
 800382e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800383a:	d10e      	bne.n	800385a <HAL_UART_Receive+0x80>
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	691b      	ldr	r3, [r3, #16]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d105      	bne.n	8003850 <HAL_UART_Receive+0x76>
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800384a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800384e:	e02d      	b.n	80038ac <HAL_UART_Receive+0xd2>
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	22ff      	movs	r2, #255	@ 0xff
 8003854:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003858:	e028      	b.n	80038ac <HAL_UART_Receive+0xd2>
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d10d      	bne.n	800387e <HAL_UART_Receive+0xa4>
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	691b      	ldr	r3, [r3, #16]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d104      	bne.n	8003874 <HAL_UART_Receive+0x9a>
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	22ff      	movs	r2, #255	@ 0xff
 800386e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003872:	e01b      	b.n	80038ac <HAL_UART_Receive+0xd2>
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	227f      	movs	r2, #127	@ 0x7f
 8003878:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800387c:	e016      	b.n	80038ac <HAL_UART_Receive+0xd2>
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003886:	d10d      	bne.n	80038a4 <HAL_UART_Receive+0xca>
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	691b      	ldr	r3, [r3, #16]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d104      	bne.n	800389a <HAL_UART_Receive+0xc0>
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	227f      	movs	r2, #127	@ 0x7f
 8003894:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8003898:	e008      	b.n	80038ac <HAL_UART_Receive+0xd2>
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	223f      	movs	r2, #63	@ 0x3f
 800389e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80038a2:	e003      	b.n	80038ac <HAL_UART_Receive+0xd2>
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2200      	movs	r2, #0
 80038a8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80038b2:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038bc:	d108      	bne.n	80038d0 <HAL_UART_Receive+0xf6>
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	691b      	ldr	r3, [r3, #16]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d104      	bne.n	80038d0 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80038c6:	2300      	movs	r3, #0
 80038c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80038ca:	68bb      	ldr	r3, [r7, #8]
 80038cc:	61bb      	str	r3, [r7, #24]
 80038ce:	e003      	b.n	80038d8 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80038d4:	2300      	movs	r3, #0
 80038d6:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80038d8:	e037      	b.n	800394a <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	9300      	str	r3, [sp, #0]
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	2200      	movs	r2, #0
 80038e2:	2120      	movs	r1, #32
 80038e4:	68f8      	ldr	r0, [r7, #12]
 80038e6:	f000 ff69 	bl	80047bc <UART_WaitOnFlagUntilTimeout>
 80038ea:	4603      	mov	r3, r0
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d005      	beq.n	80038fc <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	2220      	movs	r2, #32
 80038f4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 80038f8:	2303      	movs	r3, #3
 80038fa:	e033      	b.n	8003964 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 80038fc:	69fb      	ldr	r3, [r7, #28]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d10c      	bne.n	800391c <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003908:	b29a      	uxth	r2, r3
 800390a:	8a7b      	ldrh	r3, [r7, #18]
 800390c:	4013      	ands	r3, r2
 800390e:	b29a      	uxth	r2, r3
 8003910:	69bb      	ldr	r3, [r7, #24]
 8003912:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003914:	69bb      	ldr	r3, [r7, #24]
 8003916:	3302      	adds	r3, #2
 8003918:	61bb      	str	r3, [r7, #24]
 800391a:	e00d      	b.n	8003938 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003922:	b29b      	uxth	r3, r3
 8003924:	b2da      	uxtb	r2, r3
 8003926:	8a7b      	ldrh	r3, [r7, #18]
 8003928:	b2db      	uxtb	r3, r3
 800392a:	4013      	ands	r3, r2
 800392c:	b2da      	uxtb	r2, r3
 800392e:	69fb      	ldr	r3, [r7, #28]
 8003930:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8003932:	69fb      	ldr	r3, [r7, #28]
 8003934:	3301      	adds	r3, #1
 8003936:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800393e:	b29b      	uxth	r3, r3
 8003940:	3b01      	subs	r3, #1
 8003942:	b29a      	uxth	r2, r3
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003950:	b29b      	uxth	r3, r3
 8003952:	2b00      	cmp	r3, #0
 8003954:	d1c1      	bne.n	80038da <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	2220      	movs	r2, #32
 800395a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 800395e:	2300      	movs	r3, #0
 8003960:	e000      	b.n	8003964 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8003962:	2302      	movs	r3, #2
  }
}
 8003964:	4618      	mov	r0, r3
 8003966:	3720      	adds	r7, #32
 8003968:	46bd      	mov	sp, r7
 800396a:	bd80      	pop	{r7, pc}

0800396c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b0ba      	sub	sp, #232	@ 0xe8
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	69db      	ldr	r3, [r3, #28]
 800397a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003992:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8003996:	f640 030f 	movw	r3, #2063	@ 0x80f
 800399a:	4013      	ands	r3, r2
 800399c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80039a0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d115      	bne.n	80039d4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80039a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039ac:	f003 0320 	and.w	r3, r3, #32
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d00f      	beq.n	80039d4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80039b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80039b8:	f003 0320 	and.w	r3, r3, #32
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d009      	beq.n	80039d4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	f000 82ca 	beq.w	8003f5e <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	4798      	blx	r3
      }
      return;
 80039d2:	e2c4      	b.n	8003f5e <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80039d4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80039d8:	2b00      	cmp	r3, #0
 80039da:	f000 8117 	beq.w	8003c0c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80039de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80039e2:	f003 0301 	and.w	r3, r3, #1
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d106      	bne.n	80039f8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80039ea:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80039ee:	4b85      	ldr	r3, [pc, #532]	@ (8003c04 <HAL_UART_IRQHandler+0x298>)
 80039f0:	4013      	ands	r3, r2
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	f000 810a 	beq.w	8003c0c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80039f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039fc:	f003 0301 	and.w	r3, r3, #1
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d011      	beq.n	8003a28 <HAL_UART_IRQHandler+0xbc>
 8003a04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d00b      	beq.n	8003a28 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	2201      	movs	r2, #1
 8003a16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a1e:	f043 0201 	orr.w	r2, r3, #1
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003a28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a2c:	f003 0302 	and.w	r3, r3, #2
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d011      	beq.n	8003a58 <HAL_UART_IRQHandler+0xec>
 8003a34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003a38:	f003 0301 	and.w	r3, r3, #1
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d00b      	beq.n	8003a58 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	2202      	movs	r2, #2
 8003a46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a4e:	f043 0204 	orr.w	r2, r3, #4
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003a58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a5c:	f003 0304 	and.w	r3, r3, #4
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d011      	beq.n	8003a88 <HAL_UART_IRQHandler+0x11c>
 8003a64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003a68:	f003 0301 	and.w	r3, r3, #1
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d00b      	beq.n	8003a88 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	2204      	movs	r2, #4
 8003a76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a7e:	f043 0202 	orr.w	r2, r3, #2
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003a88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a8c:	f003 0308 	and.w	r3, r3, #8
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d017      	beq.n	8003ac4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003a94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a98:	f003 0320 	and.w	r3, r3, #32
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d105      	bne.n	8003aac <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003aa0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003aa4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d00b      	beq.n	8003ac4 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	2208      	movs	r2, #8
 8003ab2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003aba:	f043 0208 	orr.w	r2, r3, #8
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003ac4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ac8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d012      	beq.n	8003af6 <HAL_UART_IRQHandler+0x18a>
 8003ad0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ad4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d00c      	beq.n	8003af6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003ae4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003aec:	f043 0220 	orr.w	r2, r3, #32
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	f000 8230 	beq.w	8003f62 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003b02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b06:	f003 0320 	and.w	r3, r3, #32
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d00d      	beq.n	8003b2a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003b0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b12:	f003 0320 	and.w	r3, r3, #32
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d007      	beq.n	8003b2a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d003      	beq.n	8003b2a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b30:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b3e:	2b40      	cmp	r3, #64	@ 0x40
 8003b40:	d005      	beq.n	8003b4e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003b42:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003b46:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d04f      	beq.n	8003bee <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003b4e:	6878      	ldr	r0, [r7, #4]
 8003b50:	f000 fea1 	bl	8004896 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b5e:	2b40      	cmp	r3, #64	@ 0x40
 8003b60:	d141      	bne.n	8003be6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	3308      	adds	r3, #8
 8003b68:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b6c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003b70:	e853 3f00 	ldrex	r3, [r3]
 8003b74:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003b78:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003b7c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003b80:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	3308      	adds	r3, #8
 8003b8a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003b8e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003b92:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b96:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003b9a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003b9e:	e841 2300 	strex	r3, r2, [r1]
 8003ba2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003ba6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d1d9      	bne.n	8003b62 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d013      	beq.n	8003bde <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bba:	4a13      	ldr	r2, [pc, #76]	@ (8003c08 <HAL_UART_IRQHandler+0x29c>)
 8003bbc:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f7fd fff5 	bl	8001bb2 <HAL_DMA_Abort_IT>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d017      	beq.n	8003bfe <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bd4:	687a      	ldr	r2, [r7, #4]
 8003bd6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003bd8:	4610      	mov	r0, r2
 8003bda:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bdc:	e00f      	b.n	8003bfe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	f000 f9d4 	bl	8003f8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003be4:	e00b      	b.n	8003bfe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	f000 f9d0 	bl	8003f8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bec:	e007      	b.n	8003bfe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f000 f9cc 	bl	8003f8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8003bfc:	e1b1      	b.n	8003f62 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bfe:	bf00      	nop
    return;
 8003c00:	e1af      	b.n	8003f62 <HAL_UART_IRQHandler+0x5f6>
 8003c02:	bf00      	nop
 8003c04:	04000120 	.word	0x04000120
 8003c08:	0800495f 	.word	0x0800495f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	f040 816a 	bne.w	8003eea <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003c16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c1a:	f003 0310 	and.w	r3, r3, #16
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	f000 8163 	beq.w	8003eea <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003c24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c28:	f003 0310 	and.w	r3, r3, #16
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	f000 815c 	beq.w	8003eea <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	2210      	movs	r2, #16
 8003c38:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c44:	2b40      	cmp	r3, #64	@ 0x40
 8003c46:	f040 80d4 	bne.w	8003df2 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003c56:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	f000 80ad 	beq.w	8003dba <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003c66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003c6a:	429a      	cmp	r2, r3
 8003c6c:	f080 80a5 	bcs.w	8003dba <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003c76:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f003 0320 	and.w	r3, r3, #32
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	f040 8086 	bne.w	8003d98 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c94:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003c98:	e853 3f00 	ldrex	r3, [r3]
 8003c9c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003ca0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003ca4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003ca8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	461a      	mov	r2, r3
 8003cb2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003cb6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003cba:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cbe:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003cc2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003cc6:	e841 2300 	strex	r3, r2, [r1]
 8003cca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003cce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d1da      	bne.n	8003c8c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	3308      	adds	r3, #8
 8003cdc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cde:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003ce0:	e853 3f00 	ldrex	r3, [r3]
 8003ce4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003ce6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003ce8:	f023 0301 	bic.w	r3, r3, #1
 8003cec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	3308      	adds	r3, #8
 8003cf6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003cfa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003cfe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d00:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003d02:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003d06:	e841 2300 	strex	r3, r2, [r1]
 8003d0a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003d0c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d1e1      	bne.n	8003cd6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	3308      	adds	r3, #8
 8003d18:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d1a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d1c:	e853 3f00 	ldrex	r3, [r3]
 8003d20:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003d22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d24:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d28:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	3308      	adds	r3, #8
 8003d32:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003d36:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003d38:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d3a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003d3c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003d3e:	e841 2300 	strex	r3, r2, [r1]
 8003d42:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003d44:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d1e3      	bne.n	8003d12 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2220      	movs	r2, #32
 8003d4e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2200      	movs	r2, #0
 8003d56:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d60:	e853 3f00 	ldrex	r3, [r3]
 8003d64:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003d66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003d68:	f023 0310 	bic.w	r3, r3, #16
 8003d6c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	461a      	mov	r2, r3
 8003d76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003d7a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003d7c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d7e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003d80:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003d82:	e841 2300 	strex	r3, r2, [r1]
 8003d86:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003d88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d1e4      	bne.n	8003d58 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d92:	4618      	mov	r0, r3
 8003d94:	f7fd fecf 	bl	8001b36 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2202      	movs	r2, #2
 8003d9c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003daa:	b29b      	uxth	r3, r3
 8003dac:	1ad3      	subs	r3, r2, r3
 8003dae:	b29b      	uxth	r3, r3
 8003db0:	4619      	mov	r1, r3
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f000 f8f4 	bl	8003fa0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003db8:	e0d5      	b.n	8003f66 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003dc0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	f040 80ce 	bne.w	8003f66 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 0320 	and.w	r3, r3, #32
 8003dd6:	2b20      	cmp	r3, #32
 8003dd8:	f040 80c5 	bne.w	8003f66 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2202      	movs	r2, #2
 8003de0:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003de8:	4619      	mov	r1, r3
 8003dea:	6878      	ldr	r0, [r7, #4]
 8003dec:	f000 f8d8 	bl	8003fa0 <HAL_UARTEx_RxEventCallback>
      return;
 8003df0:	e0b9      	b.n	8003f66 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003dfe:	b29b      	uxth	r3, r3
 8003e00:	1ad3      	subs	r3, r2, r3
 8003e02:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003e0c:	b29b      	uxth	r3, r3
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	f000 80ab 	beq.w	8003f6a <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8003e14:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	f000 80a6 	beq.w	8003f6a <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e26:	e853 3f00 	ldrex	r3, [r3]
 8003e2a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003e2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e2e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003e32:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	461a      	mov	r2, r3
 8003e3c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003e40:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e42:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e44:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003e46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003e48:	e841 2300 	strex	r3, r2, [r1]
 8003e4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003e4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d1e4      	bne.n	8003e1e <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	3308      	adds	r3, #8
 8003e5a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e5e:	e853 3f00 	ldrex	r3, [r3]
 8003e62:	623b      	str	r3, [r7, #32]
   return(result);
 8003e64:	6a3b      	ldr	r3, [r7, #32]
 8003e66:	f023 0301 	bic.w	r3, r3, #1
 8003e6a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	3308      	adds	r3, #8
 8003e74:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003e78:	633a      	str	r2, [r7, #48]	@ 0x30
 8003e7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e7c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003e7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e80:	e841 2300 	strex	r3, r2, [r1]
 8003e84:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d1e3      	bne.n	8003e54 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2220      	movs	r2, #32
 8003e90:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2200      	movs	r2, #0
 8003e98:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	e853 3f00 	ldrex	r3, [r3]
 8003eac:	60fb      	str	r3, [r7, #12]
   return(result);
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	f023 0310 	bic.w	r3, r3, #16
 8003eb4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003ec2:	61fb      	str	r3, [r7, #28]
 8003ec4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ec6:	69b9      	ldr	r1, [r7, #24]
 8003ec8:	69fa      	ldr	r2, [r7, #28]
 8003eca:	e841 2300 	strex	r3, r2, [r1]
 8003ece:	617b      	str	r3, [r7, #20]
   return(result);
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d1e4      	bne.n	8003ea0 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2202      	movs	r2, #2
 8003eda:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003edc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003ee0:	4619      	mov	r1, r3
 8003ee2:	6878      	ldr	r0, [r7, #4]
 8003ee4:	f000 f85c 	bl	8003fa0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003ee8:	e03f      	b.n	8003f6a <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003eea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003eee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d00e      	beq.n	8003f14 <HAL_UART_IRQHandler+0x5a8>
 8003ef6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003efa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d008      	beq.n	8003f14 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003f0a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003f0c:	6878      	ldr	r0, [r7, #4]
 8003f0e:	f000 fd66 	bl	80049de <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003f12:	e02d      	b.n	8003f70 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003f14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d00e      	beq.n	8003f3e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003f20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d008      	beq.n	8003f3e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d01c      	beq.n	8003f6e <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f38:	6878      	ldr	r0, [r7, #4]
 8003f3a:	4798      	blx	r3
    }
    return;
 8003f3c:	e017      	b.n	8003f6e <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003f3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d012      	beq.n	8003f70 <HAL_UART_IRQHandler+0x604>
 8003f4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d00c      	beq.n	8003f70 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8003f56:	6878      	ldr	r0, [r7, #4]
 8003f58:	f000 fd17 	bl	800498a <UART_EndTransmit_IT>
    return;
 8003f5c:	e008      	b.n	8003f70 <HAL_UART_IRQHandler+0x604>
      return;
 8003f5e:	bf00      	nop
 8003f60:	e006      	b.n	8003f70 <HAL_UART_IRQHandler+0x604>
    return;
 8003f62:	bf00      	nop
 8003f64:	e004      	b.n	8003f70 <HAL_UART_IRQHandler+0x604>
      return;
 8003f66:	bf00      	nop
 8003f68:	e002      	b.n	8003f70 <HAL_UART_IRQHandler+0x604>
      return;
 8003f6a:	bf00      	nop
 8003f6c:	e000      	b.n	8003f70 <HAL_UART_IRQHandler+0x604>
    return;
 8003f6e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8003f70:	37e8      	adds	r7, #232	@ 0xe8
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}
 8003f76:	bf00      	nop

08003f78 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b083      	sub	sp, #12
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003f80:	bf00      	nop
 8003f82:	370c      	adds	r7, #12
 8003f84:	46bd      	mov	sp, r7
 8003f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8a:	4770      	bx	lr

08003f8c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b083      	sub	sp, #12
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003f94:	bf00      	nop
 8003f96:	370c      	adds	r7, #12
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9e:	4770      	bx	lr

08003fa0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b083      	sub	sp, #12
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
 8003fa8:	460b      	mov	r3, r1
 8003faa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003fac:	bf00      	nop
 8003fae:	370c      	adds	r7, #12
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr

08003fb8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003fb8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003fbc:	b08a      	sub	sp, #40	@ 0x28
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	689a      	ldr	r2, [r3, #8]
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	691b      	ldr	r3, [r3, #16]
 8003fd0:	431a      	orrs	r2, r3
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	695b      	ldr	r3, [r3, #20]
 8003fd6:	431a      	orrs	r2, r3
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	69db      	ldr	r3, [r3, #28]
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	681a      	ldr	r2, [r3, #0]
 8003fe6:	4ba4      	ldr	r3, [pc, #656]	@ (8004278 <UART_SetConfig+0x2c0>)
 8003fe8:	4013      	ands	r3, r2
 8003fea:	68fa      	ldr	r2, [r7, #12]
 8003fec:	6812      	ldr	r2, [r2, #0]
 8003fee:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003ff0:	430b      	orrs	r3, r1
 8003ff2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	68da      	ldr	r2, [r3, #12]
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	430a      	orrs	r2, r1
 8004008:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	699b      	ldr	r3, [r3, #24]
 800400e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a99      	ldr	r2, [pc, #612]	@ (800427c <UART_SetConfig+0x2c4>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d004      	beq.n	8004024 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	6a1b      	ldr	r3, [r3, #32]
 800401e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004020:	4313      	orrs	r3, r2
 8004022:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004034:	430a      	orrs	r2, r1
 8004036:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a90      	ldr	r2, [pc, #576]	@ (8004280 <UART_SetConfig+0x2c8>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d126      	bne.n	8004090 <UART_SetConfig+0xd8>
 8004042:	4b90      	ldr	r3, [pc, #576]	@ (8004284 <UART_SetConfig+0x2cc>)
 8004044:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004048:	f003 0303 	and.w	r3, r3, #3
 800404c:	2b03      	cmp	r3, #3
 800404e:	d81b      	bhi.n	8004088 <UART_SetConfig+0xd0>
 8004050:	a201      	add	r2, pc, #4	@ (adr r2, 8004058 <UART_SetConfig+0xa0>)
 8004052:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004056:	bf00      	nop
 8004058:	08004069 	.word	0x08004069
 800405c:	08004079 	.word	0x08004079
 8004060:	08004071 	.word	0x08004071
 8004064:	08004081 	.word	0x08004081
 8004068:	2301      	movs	r3, #1
 800406a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800406e:	e116      	b.n	800429e <UART_SetConfig+0x2e6>
 8004070:	2302      	movs	r3, #2
 8004072:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004076:	e112      	b.n	800429e <UART_SetConfig+0x2e6>
 8004078:	2304      	movs	r3, #4
 800407a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800407e:	e10e      	b.n	800429e <UART_SetConfig+0x2e6>
 8004080:	2308      	movs	r3, #8
 8004082:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004086:	e10a      	b.n	800429e <UART_SetConfig+0x2e6>
 8004088:	2310      	movs	r3, #16
 800408a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800408e:	e106      	b.n	800429e <UART_SetConfig+0x2e6>
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a7c      	ldr	r2, [pc, #496]	@ (8004288 <UART_SetConfig+0x2d0>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d138      	bne.n	800410c <UART_SetConfig+0x154>
 800409a:	4b7a      	ldr	r3, [pc, #488]	@ (8004284 <UART_SetConfig+0x2cc>)
 800409c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040a0:	f003 030c 	and.w	r3, r3, #12
 80040a4:	2b0c      	cmp	r3, #12
 80040a6:	d82d      	bhi.n	8004104 <UART_SetConfig+0x14c>
 80040a8:	a201      	add	r2, pc, #4	@ (adr r2, 80040b0 <UART_SetConfig+0xf8>)
 80040aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040ae:	bf00      	nop
 80040b0:	080040e5 	.word	0x080040e5
 80040b4:	08004105 	.word	0x08004105
 80040b8:	08004105 	.word	0x08004105
 80040bc:	08004105 	.word	0x08004105
 80040c0:	080040f5 	.word	0x080040f5
 80040c4:	08004105 	.word	0x08004105
 80040c8:	08004105 	.word	0x08004105
 80040cc:	08004105 	.word	0x08004105
 80040d0:	080040ed 	.word	0x080040ed
 80040d4:	08004105 	.word	0x08004105
 80040d8:	08004105 	.word	0x08004105
 80040dc:	08004105 	.word	0x08004105
 80040e0:	080040fd 	.word	0x080040fd
 80040e4:	2300      	movs	r3, #0
 80040e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80040ea:	e0d8      	b.n	800429e <UART_SetConfig+0x2e6>
 80040ec:	2302      	movs	r3, #2
 80040ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80040f2:	e0d4      	b.n	800429e <UART_SetConfig+0x2e6>
 80040f4:	2304      	movs	r3, #4
 80040f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80040fa:	e0d0      	b.n	800429e <UART_SetConfig+0x2e6>
 80040fc:	2308      	movs	r3, #8
 80040fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004102:	e0cc      	b.n	800429e <UART_SetConfig+0x2e6>
 8004104:	2310      	movs	r3, #16
 8004106:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800410a:	e0c8      	b.n	800429e <UART_SetConfig+0x2e6>
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a5e      	ldr	r2, [pc, #376]	@ (800428c <UART_SetConfig+0x2d4>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d125      	bne.n	8004162 <UART_SetConfig+0x1aa>
 8004116:	4b5b      	ldr	r3, [pc, #364]	@ (8004284 <UART_SetConfig+0x2cc>)
 8004118:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800411c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004120:	2b30      	cmp	r3, #48	@ 0x30
 8004122:	d016      	beq.n	8004152 <UART_SetConfig+0x19a>
 8004124:	2b30      	cmp	r3, #48	@ 0x30
 8004126:	d818      	bhi.n	800415a <UART_SetConfig+0x1a2>
 8004128:	2b20      	cmp	r3, #32
 800412a:	d00a      	beq.n	8004142 <UART_SetConfig+0x18a>
 800412c:	2b20      	cmp	r3, #32
 800412e:	d814      	bhi.n	800415a <UART_SetConfig+0x1a2>
 8004130:	2b00      	cmp	r3, #0
 8004132:	d002      	beq.n	800413a <UART_SetConfig+0x182>
 8004134:	2b10      	cmp	r3, #16
 8004136:	d008      	beq.n	800414a <UART_SetConfig+0x192>
 8004138:	e00f      	b.n	800415a <UART_SetConfig+0x1a2>
 800413a:	2300      	movs	r3, #0
 800413c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004140:	e0ad      	b.n	800429e <UART_SetConfig+0x2e6>
 8004142:	2302      	movs	r3, #2
 8004144:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004148:	e0a9      	b.n	800429e <UART_SetConfig+0x2e6>
 800414a:	2304      	movs	r3, #4
 800414c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004150:	e0a5      	b.n	800429e <UART_SetConfig+0x2e6>
 8004152:	2308      	movs	r3, #8
 8004154:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004158:	e0a1      	b.n	800429e <UART_SetConfig+0x2e6>
 800415a:	2310      	movs	r3, #16
 800415c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004160:	e09d      	b.n	800429e <UART_SetConfig+0x2e6>
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a4a      	ldr	r2, [pc, #296]	@ (8004290 <UART_SetConfig+0x2d8>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d125      	bne.n	80041b8 <UART_SetConfig+0x200>
 800416c:	4b45      	ldr	r3, [pc, #276]	@ (8004284 <UART_SetConfig+0x2cc>)
 800416e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004172:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004176:	2bc0      	cmp	r3, #192	@ 0xc0
 8004178:	d016      	beq.n	80041a8 <UART_SetConfig+0x1f0>
 800417a:	2bc0      	cmp	r3, #192	@ 0xc0
 800417c:	d818      	bhi.n	80041b0 <UART_SetConfig+0x1f8>
 800417e:	2b80      	cmp	r3, #128	@ 0x80
 8004180:	d00a      	beq.n	8004198 <UART_SetConfig+0x1e0>
 8004182:	2b80      	cmp	r3, #128	@ 0x80
 8004184:	d814      	bhi.n	80041b0 <UART_SetConfig+0x1f8>
 8004186:	2b00      	cmp	r3, #0
 8004188:	d002      	beq.n	8004190 <UART_SetConfig+0x1d8>
 800418a:	2b40      	cmp	r3, #64	@ 0x40
 800418c:	d008      	beq.n	80041a0 <UART_SetConfig+0x1e8>
 800418e:	e00f      	b.n	80041b0 <UART_SetConfig+0x1f8>
 8004190:	2300      	movs	r3, #0
 8004192:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004196:	e082      	b.n	800429e <UART_SetConfig+0x2e6>
 8004198:	2302      	movs	r3, #2
 800419a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800419e:	e07e      	b.n	800429e <UART_SetConfig+0x2e6>
 80041a0:	2304      	movs	r3, #4
 80041a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80041a6:	e07a      	b.n	800429e <UART_SetConfig+0x2e6>
 80041a8:	2308      	movs	r3, #8
 80041aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80041ae:	e076      	b.n	800429e <UART_SetConfig+0x2e6>
 80041b0:	2310      	movs	r3, #16
 80041b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80041b6:	e072      	b.n	800429e <UART_SetConfig+0x2e6>
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a35      	ldr	r2, [pc, #212]	@ (8004294 <UART_SetConfig+0x2dc>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d12a      	bne.n	8004218 <UART_SetConfig+0x260>
 80041c2:	4b30      	ldr	r3, [pc, #192]	@ (8004284 <UART_SetConfig+0x2cc>)
 80041c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041c8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041cc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80041d0:	d01a      	beq.n	8004208 <UART_SetConfig+0x250>
 80041d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80041d6:	d81b      	bhi.n	8004210 <UART_SetConfig+0x258>
 80041d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041dc:	d00c      	beq.n	80041f8 <UART_SetConfig+0x240>
 80041de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041e2:	d815      	bhi.n	8004210 <UART_SetConfig+0x258>
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d003      	beq.n	80041f0 <UART_SetConfig+0x238>
 80041e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041ec:	d008      	beq.n	8004200 <UART_SetConfig+0x248>
 80041ee:	e00f      	b.n	8004210 <UART_SetConfig+0x258>
 80041f0:	2300      	movs	r3, #0
 80041f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80041f6:	e052      	b.n	800429e <UART_SetConfig+0x2e6>
 80041f8:	2302      	movs	r3, #2
 80041fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80041fe:	e04e      	b.n	800429e <UART_SetConfig+0x2e6>
 8004200:	2304      	movs	r3, #4
 8004202:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004206:	e04a      	b.n	800429e <UART_SetConfig+0x2e6>
 8004208:	2308      	movs	r3, #8
 800420a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800420e:	e046      	b.n	800429e <UART_SetConfig+0x2e6>
 8004210:	2310      	movs	r3, #16
 8004212:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004216:	e042      	b.n	800429e <UART_SetConfig+0x2e6>
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a17      	ldr	r2, [pc, #92]	@ (800427c <UART_SetConfig+0x2c4>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d13a      	bne.n	8004298 <UART_SetConfig+0x2e0>
 8004222:	4b18      	ldr	r3, [pc, #96]	@ (8004284 <UART_SetConfig+0x2cc>)
 8004224:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004228:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800422c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004230:	d01a      	beq.n	8004268 <UART_SetConfig+0x2b0>
 8004232:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004236:	d81b      	bhi.n	8004270 <UART_SetConfig+0x2b8>
 8004238:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800423c:	d00c      	beq.n	8004258 <UART_SetConfig+0x2a0>
 800423e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004242:	d815      	bhi.n	8004270 <UART_SetConfig+0x2b8>
 8004244:	2b00      	cmp	r3, #0
 8004246:	d003      	beq.n	8004250 <UART_SetConfig+0x298>
 8004248:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800424c:	d008      	beq.n	8004260 <UART_SetConfig+0x2a8>
 800424e:	e00f      	b.n	8004270 <UART_SetConfig+0x2b8>
 8004250:	2300      	movs	r3, #0
 8004252:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004256:	e022      	b.n	800429e <UART_SetConfig+0x2e6>
 8004258:	2302      	movs	r3, #2
 800425a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800425e:	e01e      	b.n	800429e <UART_SetConfig+0x2e6>
 8004260:	2304      	movs	r3, #4
 8004262:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004266:	e01a      	b.n	800429e <UART_SetConfig+0x2e6>
 8004268:	2308      	movs	r3, #8
 800426a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800426e:	e016      	b.n	800429e <UART_SetConfig+0x2e6>
 8004270:	2310      	movs	r3, #16
 8004272:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004276:	e012      	b.n	800429e <UART_SetConfig+0x2e6>
 8004278:	efff69f3 	.word	0xefff69f3
 800427c:	40008000 	.word	0x40008000
 8004280:	40013800 	.word	0x40013800
 8004284:	40021000 	.word	0x40021000
 8004288:	40004400 	.word	0x40004400
 800428c:	40004800 	.word	0x40004800
 8004290:	40004c00 	.word	0x40004c00
 8004294:	40005000 	.word	0x40005000
 8004298:	2310      	movs	r3, #16
 800429a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a9f      	ldr	r2, [pc, #636]	@ (8004520 <UART_SetConfig+0x568>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d17a      	bne.n	800439e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80042a8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80042ac:	2b08      	cmp	r3, #8
 80042ae:	d824      	bhi.n	80042fa <UART_SetConfig+0x342>
 80042b0:	a201      	add	r2, pc, #4	@ (adr r2, 80042b8 <UART_SetConfig+0x300>)
 80042b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042b6:	bf00      	nop
 80042b8:	080042dd 	.word	0x080042dd
 80042bc:	080042fb 	.word	0x080042fb
 80042c0:	080042e5 	.word	0x080042e5
 80042c4:	080042fb 	.word	0x080042fb
 80042c8:	080042eb 	.word	0x080042eb
 80042cc:	080042fb 	.word	0x080042fb
 80042d0:	080042fb 	.word	0x080042fb
 80042d4:	080042fb 	.word	0x080042fb
 80042d8:	080042f3 	.word	0x080042f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80042dc:	f7fe fc5e 	bl	8002b9c <HAL_RCC_GetPCLK1Freq>
 80042e0:	61f8      	str	r0, [r7, #28]
        break;
 80042e2:	e010      	b.n	8004306 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80042e4:	4b8f      	ldr	r3, [pc, #572]	@ (8004524 <UART_SetConfig+0x56c>)
 80042e6:	61fb      	str	r3, [r7, #28]
        break;
 80042e8:	e00d      	b.n	8004306 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80042ea:	f7fe fbbf 	bl	8002a6c <HAL_RCC_GetSysClockFreq>
 80042ee:	61f8      	str	r0, [r7, #28]
        break;
 80042f0:	e009      	b.n	8004306 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80042f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80042f6:	61fb      	str	r3, [r7, #28]
        break;
 80042f8:	e005      	b.n	8004306 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80042fa:	2300      	movs	r3, #0
 80042fc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004304:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004306:	69fb      	ldr	r3, [r7, #28]
 8004308:	2b00      	cmp	r3, #0
 800430a:	f000 80fb 	beq.w	8004504 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	685a      	ldr	r2, [r3, #4]
 8004312:	4613      	mov	r3, r2
 8004314:	005b      	lsls	r3, r3, #1
 8004316:	4413      	add	r3, r2
 8004318:	69fa      	ldr	r2, [r7, #28]
 800431a:	429a      	cmp	r2, r3
 800431c:	d305      	bcc.n	800432a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004324:	69fa      	ldr	r2, [r7, #28]
 8004326:	429a      	cmp	r2, r3
 8004328:	d903      	bls.n	8004332 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004330:	e0e8      	b.n	8004504 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004332:	69fb      	ldr	r3, [r7, #28]
 8004334:	2200      	movs	r2, #0
 8004336:	461c      	mov	r4, r3
 8004338:	4615      	mov	r5, r2
 800433a:	f04f 0200 	mov.w	r2, #0
 800433e:	f04f 0300 	mov.w	r3, #0
 8004342:	022b      	lsls	r3, r5, #8
 8004344:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004348:	0222      	lsls	r2, r4, #8
 800434a:	68f9      	ldr	r1, [r7, #12]
 800434c:	6849      	ldr	r1, [r1, #4]
 800434e:	0849      	lsrs	r1, r1, #1
 8004350:	2000      	movs	r0, #0
 8004352:	4688      	mov	r8, r1
 8004354:	4681      	mov	r9, r0
 8004356:	eb12 0a08 	adds.w	sl, r2, r8
 800435a:	eb43 0b09 	adc.w	fp, r3, r9
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	2200      	movs	r2, #0
 8004364:	603b      	str	r3, [r7, #0]
 8004366:	607a      	str	r2, [r7, #4]
 8004368:	e9d7 2300 	ldrd	r2, r3, [r7]
 800436c:	4650      	mov	r0, sl
 800436e:	4659      	mov	r1, fp
 8004370:	f7fc fc8a 	bl	8000c88 <__aeabi_uldivmod>
 8004374:	4602      	mov	r2, r0
 8004376:	460b      	mov	r3, r1
 8004378:	4613      	mov	r3, r2
 800437a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800437c:	69bb      	ldr	r3, [r7, #24]
 800437e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004382:	d308      	bcc.n	8004396 <UART_SetConfig+0x3de>
 8004384:	69bb      	ldr	r3, [r7, #24]
 8004386:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800438a:	d204      	bcs.n	8004396 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	69ba      	ldr	r2, [r7, #24]
 8004392:	60da      	str	r2, [r3, #12]
 8004394:	e0b6      	b.n	8004504 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800439c:	e0b2      	b.n	8004504 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	69db      	ldr	r3, [r3, #28]
 80043a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043a6:	d15e      	bne.n	8004466 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80043a8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80043ac:	2b08      	cmp	r3, #8
 80043ae:	d828      	bhi.n	8004402 <UART_SetConfig+0x44a>
 80043b0:	a201      	add	r2, pc, #4	@ (adr r2, 80043b8 <UART_SetConfig+0x400>)
 80043b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043b6:	bf00      	nop
 80043b8:	080043dd 	.word	0x080043dd
 80043bc:	080043e5 	.word	0x080043e5
 80043c0:	080043ed 	.word	0x080043ed
 80043c4:	08004403 	.word	0x08004403
 80043c8:	080043f3 	.word	0x080043f3
 80043cc:	08004403 	.word	0x08004403
 80043d0:	08004403 	.word	0x08004403
 80043d4:	08004403 	.word	0x08004403
 80043d8:	080043fb 	.word	0x080043fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80043dc:	f7fe fbde 	bl	8002b9c <HAL_RCC_GetPCLK1Freq>
 80043e0:	61f8      	str	r0, [r7, #28]
        break;
 80043e2:	e014      	b.n	800440e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80043e4:	f7fe fbf0 	bl	8002bc8 <HAL_RCC_GetPCLK2Freq>
 80043e8:	61f8      	str	r0, [r7, #28]
        break;
 80043ea:	e010      	b.n	800440e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80043ec:	4b4d      	ldr	r3, [pc, #308]	@ (8004524 <UART_SetConfig+0x56c>)
 80043ee:	61fb      	str	r3, [r7, #28]
        break;
 80043f0:	e00d      	b.n	800440e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80043f2:	f7fe fb3b 	bl	8002a6c <HAL_RCC_GetSysClockFreq>
 80043f6:	61f8      	str	r0, [r7, #28]
        break;
 80043f8:	e009      	b.n	800440e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80043fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80043fe:	61fb      	str	r3, [r7, #28]
        break;
 8004400:	e005      	b.n	800440e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004402:	2300      	movs	r3, #0
 8004404:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800440c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800440e:	69fb      	ldr	r3, [r7, #28]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d077      	beq.n	8004504 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004414:	69fb      	ldr	r3, [r7, #28]
 8004416:	005a      	lsls	r2, r3, #1
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	085b      	lsrs	r3, r3, #1
 800441e:	441a      	add	r2, r3
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	fbb2 f3f3 	udiv	r3, r2, r3
 8004428:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800442a:	69bb      	ldr	r3, [r7, #24]
 800442c:	2b0f      	cmp	r3, #15
 800442e:	d916      	bls.n	800445e <UART_SetConfig+0x4a6>
 8004430:	69bb      	ldr	r3, [r7, #24]
 8004432:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004436:	d212      	bcs.n	800445e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004438:	69bb      	ldr	r3, [r7, #24]
 800443a:	b29b      	uxth	r3, r3
 800443c:	f023 030f 	bic.w	r3, r3, #15
 8004440:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004442:	69bb      	ldr	r3, [r7, #24]
 8004444:	085b      	lsrs	r3, r3, #1
 8004446:	b29b      	uxth	r3, r3
 8004448:	f003 0307 	and.w	r3, r3, #7
 800444c:	b29a      	uxth	r2, r3
 800444e:	8afb      	ldrh	r3, [r7, #22]
 8004450:	4313      	orrs	r3, r2
 8004452:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	8afa      	ldrh	r2, [r7, #22]
 800445a:	60da      	str	r2, [r3, #12]
 800445c:	e052      	b.n	8004504 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004464:	e04e      	b.n	8004504 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004466:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800446a:	2b08      	cmp	r3, #8
 800446c:	d827      	bhi.n	80044be <UART_SetConfig+0x506>
 800446e:	a201      	add	r2, pc, #4	@ (adr r2, 8004474 <UART_SetConfig+0x4bc>)
 8004470:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004474:	08004499 	.word	0x08004499
 8004478:	080044a1 	.word	0x080044a1
 800447c:	080044a9 	.word	0x080044a9
 8004480:	080044bf 	.word	0x080044bf
 8004484:	080044af 	.word	0x080044af
 8004488:	080044bf 	.word	0x080044bf
 800448c:	080044bf 	.word	0x080044bf
 8004490:	080044bf 	.word	0x080044bf
 8004494:	080044b7 	.word	0x080044b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004498:	f7fe fb80 	bl	8002b9c <HAL_RCC_GetPCLK1Freq>
 800449c:	61f8      	str	r0, [r7, #28]
        break;
 800449e:	e014      	b.n	80044ca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80044a0:	f7fe fb92 	bl	8002bc8 <HAL_RCC_GetPCLK2Freq>
 80044a4:	61f8      	str	r0, [r7, #28]
        break;
 80044a6:	e010      	b.n	80044ca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80044a8:	4b1e      	ldr	r3, [pc, #120]	@ (8004524 <UART_SetConfig+0x56c>)
 80044aa:	61fb      	str	r3, [r7, #28]
        break;
 80044ac:	e00d      	b.n	80044ca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80044ae:	f7fe fadd 	bl	8002a6c <HAL_RCC_GetSysClockFreq>
 80044b2:	61f8      	str	r0, [r7, #28]
        break;
 80044b4:	e009      	b.n	80044ca <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80044b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80044ba:	61fb      	str	r3, [r7, #28]
        break;
 80044bc:	e005      	b.n	80044ca <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80044be:	2300      	movs	r3, #0
 80044c0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80044c2:	2301      	movs	r3, #1
 80044c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80044c8:	bf00      	nop
    }

    if (pclk != 0U)
 80044ca:	69fb      	ldr	r3, [r7, #28]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d019      	beq.n	8004504 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	085a      	lsrs	r2, r3, #1
 80044d6:	69fb      	ldr	r3, [r7, #28]
 80044d8:	441a      	add	r2, r3
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	fbb2 f3f3 	udiv	r3, r2, r3
 80044e2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80044e4:	69bb      	ldr	r3, [r7, #24]
 80044e6:	2b0f      	cmp	r3, #15
 80044e8:	d909      	bls.n	80044fe <UART_SetConfig+0x546>
 80044ea:	69bb      	ldr	r3, [r7, #24]
 80044ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044f0:	d205      	bcs.n	80044fe <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80044f2:	69bb      	ldr	r3, [r7, #24]
 80044f4:	b29a      	uxth	r2, r3
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	60da      	str	r2, [r3, #12]
 80044fc:	e002      	b.n	8004504 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2200      	movs	r2, #0
 8004508:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2200      	movs	r2, #0
 800450e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004510:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004514:	4618      	mov	r0, r3
 8004516:	3728      	adds	r7, #40	@ 0x28
 8004518:	46bd      	mov	sp, r7
 800451a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800451e:	bf00      	nop
 8004520:	40008000 	.word	0x40008000
 8004524:	00f42400 	.word	0x00f42400

08004528 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004528:	b480      	push	{r7}
 800452a:	b083      	sub	sp, #12
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004534:	f003 0308 	and.w	r3, r3, #8
 8004538:	2b00      	cmp	r3, #0
 800453a:	d00a      	beq.n	8004552 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	430a      	orrs	r2, r1
 8004550:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004556:	f003 0301 	and.w	r3, r3, #1
 800455a:	2b00      	cmp	r3, #0
 800455c:	d00a      	beq.n	8004574 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	430a      	orrs	r2, r1
 8004572:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004578:	f003 0302 	and.w	r3, r3, #2
 800457c:	2b00      	cmp	r3, #0
 800457e:	d00a      	beq.n	8004596 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	430a      	orrs	r2, r1
 8004594:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800459a:	f003 0304 	and.w	r3, r3, #4
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d00a      	beq.n	80045b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	430a      	orrs	r2, r1
 80045b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045bc:	f003 0310 	and.w	r3, r3, #16
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d00a      	beq.n	80045da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	430a      	orrs	r2, r1
 80045d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045de:	f003 0320 	and.w	r3, r3, #32
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d00a      	beq.n	80045fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	430a      	orrs	r2, r1
 80045fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004600:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004604:	2b00      	cmp	r3, #0
 8004606:	d01a      	beq.n	800463e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	430a      	orrs	r2, r1
 800461c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004622:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004626:	d10a      	bne.n	800463e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	430a      	orrs	r2, r1
 800463c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004642:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004646:	2b00      	cmp	r3, #0
 8004648:	d00a      	beq.n	8004660 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	430a      	orrs	r2, r1
 800465e:	605a      	str	r2, [r3, #4]
  }
}
 8004660:	bf00      	nop
 8004662:	370c      	adds	r7, #12
 8004664:	46bd      	mov	sp, r7
 8004666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466a:	4770      	bx	lr

0800466c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b098      	sub	sp, #96	@ 0x60
 8004670:	af02      	add	r7, sp, #8
 8004672:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2200      	movs	r2, #0
 8004678:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800467c:	f7fd f93e 	bl	80018fc <HAL_GetTick>
 8004680:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f003 0308 	and.w	r3, r3, #8
 800468c:	2b08      	cmp	r3, #8
 800468e:	d12e      	bne.n	80046ee <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004690:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004694:	9300      	str	r3, [sp, #0]
 8004696:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004698:	2200      	movs	r2, #0
 800469a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f000 f88c 	bl	80047bc <UART_WaitOnFlagUntilTimeout>
 80046a4:	4603      	mov	r3, r0
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d021      	beq.n	80046ee <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046b2:	e853 3f00 	ldrex	r3, [r3]
 80046b6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80046b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80046be:	653b      	str	r3, [r7, #80]	@ 0x50
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	461a      	mov	r2, r3
 80046c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80046c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80046ca:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80046ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80046d0:	e841 2300 	strex	r3, r2, [r1]
 80046d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80046d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d1e6      	bne.n	80046aa <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2220      	movs	r2, #32
 80046e0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2200      	movs	r2, #0
 80046e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80046ea:	2303      	movs	r3, #3
 80046ec:	e062      	b.n	80047b4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f003 0304 	and.w	r3, r3, #4
 80046f8:	2b04      	cmp	r3, #4
 80046fa:	d149      	bne.n	8004790 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80046fc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004700:	9300      	str	r3, [sp, #0]
 8004702:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004704:	2200      	movs	r2, #0
 8004706:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f000 f856 	bl	80047bc <UART_WaitOnFlagUntilTimeout>
 8004710:	4603      	mov	r3, r0
 8004712:	2b00      	cmp	r3, #0
 8004714:	d03c      	beq.n	8004790 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800471c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800471e:	e853 3f00 	ldrex	r3, [r3]
 8004722:	623b      	str	r3, [r7, #32]
   return(result);
 8004724:	6a3b      	ldr	r3, [r7, #32]
 8004726:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800472a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	461a      	mov	r2, r3
 8004732:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004734:	633b      	str	r3, [r7, #48]	@ 0x30
 8004736:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004738:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800473a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800473c:	e841 2300 	strex	r3, r2, [r1]
 8004740:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004744:	2b00      	cmp	r3, #0
 8004746:	d1e6      	bne.n	8004716 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	3308      	adds	r3, #8
 800474e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	e853 3f00 	ldrex	r3, [r3]
 8004756:	60fb      	str	r3, [r7, #12]
   return(result);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f023 0301 	bic.w	r3, r3, #1
 800475e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	3308      	adds	r3, #8
 8004766:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004768:	61fa      	str	r2, [r7, #28]
 800476a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800476c:	69b9      	ldr	r1, [r7, #24]
 800476e:	69fa      	ldr	r2, [r7, #28]
 8004770:	e841 2300 	strex	r3, r2, [r1]
 8004774:	617b      	str	r3, [r7, #20]
   return(result);
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d1e5      	bne.n	8004748 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2220      	movs	r2, #32
 8004780:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2200      	movs	r2, #0
 8004788:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800478c:	2303      	movs	r3, #3
 800478e:	e011      	b.n	80047b4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2220      	movs	r2, #32
 8004794:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2220      	movs	r2, #32
 800479a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2200      	movs	r2, #0
 80047a2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2200      	movs	r2, #0
 80047a8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2200      	movs	r2, #0
 80047ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80047b2:	2300      	movs	r3, #0
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	3758      	adds	r7, #88	@ 0x58
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bd80      	pop	{r7, pc}

080047bc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b084      	sub	sp, #16
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	60f8      	str	r0, [r7, #12]
 80047c4:	60b9      	str	r1, [r7, #8]
 80047c6:	603b      	str	r3, [r7, #0]
 80047c8:	4613      	mov	r3, r2
 80047ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047cc:	e04f      	b.n	800486e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047ce:	69bb      	ldr	r3, [r7, #24]
 80047d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047d4:	d04b      	beq.n	800486e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047d6:	f7fd f891 	bl	80018fc <HAL_GetTick>
 80047da:	4602      	mov	r2, r0
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	1ad3      	subs	r3, r2, r3
 80047e0:	69ba      	ldr	r2, [r7, #24]
 80047e2:	429a      	cmp	r2, r3
 80047e4:	d302      	bcc.n	80047ec <UART_WaitOnFlagUntilTimeout+0x30>
 80047e6:	69bb      	ldr	r3, [r7, #24]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d101      	bne.n	80047f0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80047ec:	2303      	movs	r3, #3
 80047ee:	e04e      	b.n	800488e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f003 0304 	and.w	r3, r3, #4
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d037      	beq.n	800486e <UART_WaitOnFlagUntilTimeout+0xb2>
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	2b80      	cmp	r3, #128	@ 0x80
 8004802:	d034      	beq.n	800486e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	2b40      	cmp	r3, #64	@ 0x40
 8004808:	d031      	beq.n	800486e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	69db      	ldr	r3, [r3, #28]
 8004810:	f003 0308 	and.w	r3, r3, #8
 8004814:	2b08      	cmp	r3, #8
 8004816:	d110      	bne.n	800483a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	2208      	movs	r2, #8
 800481e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004820:	68f8      	ldr	r0, [r7, #12]
 8004822:	f000 f838 	bl	8004896 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	2208      	movs	r2, #8
 800482a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	2200      	movs	r2, #0
 8004832:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	e029      	b.n	800488e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	69db      	ldr	r3, [r3, #28]
 8004840:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004844:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004848:	d111      	bne.n	800486e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004852:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004854:	68f8      	ldr	r0, [r7, #12]
 8004856:	f000 f81e 	bl	8004896 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2220      	movs	r2, #32
 800485e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2200      	movs	r2, #0
 8004866:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800486a:	2303      	movs	r3, #3
 800486c:	e00f      	b.n	800488e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	69da      	ldr	r2, [r3, #28]
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	4013      	ands	r3, r2
 8004878:	68ba      	ldr	r2, [r7, #8]
 800487a:	429a      	cmp	r2, r3
 800487c:	bf0c      	ite	eq
 800487e:	2301      	moveq	r3, #1
 8004880:	2300      	movne	r3, #0
 8004882:	b2db      	uxtb	r3, r3
 8004884:	461a      	mov	r2, r3
 8004886:	79fb      	ldrb	r3, [r7, #7]
 8004888:	429a      	cmp	r2, r3
 800488a:	d0a0      	beq.n	80047ce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800488c:	2300      	movs	r3, #0
}
 800488e:	4618      	mov	r0, r3
 8004890:	3710      	adds	r7, #16
 8004892:	46bd      	mov	sp, r7
 8004894:	bd80      	pop	{r7, pc}

08004896 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004896:	b480      	push	{r7}
 8004898:	b095      	sub	sp, #84	@ 0x54
 800489a:	af00      	add	r7, sp, #0
 800489c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048a6:	e853 3f00 	ldrex	r3, [r3]
 80048aa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80048ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80048b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	461a      	mov	r2, r3
 80048ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80048bc:	643b      	str	r3, [r7, #64]	@ 0x40
 80048be:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048c0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80048c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80048c4:	e841 2300 	strex	r3, r2, [r1]
 80048c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80048ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d1e6      	bne.n	800489e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	3308      	adds	r3, #8
 80048d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048d8:	6a3b      	ldr	r3, [r7, #32]
 80048da:	e853 3f00 	ldrex	r3, [r3]
 80048de:	61fb      	str	r3, [r7, #28]
   return(result);
 80048e0:	69fb      	ldr	r3, [r7, #28]
 80048e2:	f023 0301 	bic.w	r3, r3, #1
 80048e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	3308      	adds	r3, #8
 80048ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80048f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80048f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80048f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048f8:	e841 2300 	strex	r3, r2, [r1]
 80048fc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80048fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004900:	2b00      	cmp	r3, #0
 8004902:	d1e5      	bne.n	80048d0 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004908:	2b01      	cmp	r3, #1
 800490a:	d118      	bne.n	800493e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	e853 3f00 	ldrex	r3, [r3]
 8004918:	60bb      	str	r3, [r7, #8]
   return(result);
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	f023 0310 	bic.w	r3, r3, #16
 8004920:	647b      	str	r3, [r7, #68]	@ 0x44
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	461a      	mov	r2, r3
 8004928:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800492a:	61bb      	str	r3, [r7, #24]
 800492c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800492e:	6979      	ldr	r1, [r7, #20]
 8004930:	69ba      	ldr	r2, [r7, #24]
 8004932:	e841 2300 	strex	r3, r2, [r1]
 8004936:	613b      	str	r3, [r7, #16]
   return(result);
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d1e6      	bne.n	800490c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2220      	movs	r2, #32
 8004942:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2200      	movs	r2, #0
 800494a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2200      	movs	r2, #0
 8004950:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004952:	bf00      	nop
 8004954:	3754      	adds	r7, #84	@ 0x54
 8004956:	46bd      	mov	sp, r7
 8004958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495c:	4770      	bx	lr

0800495e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800495e:	b580      	push	{r7, lr}
 8004960:	b084      	sub	sp, #16
 8004962:	af00      	add	r7, sp, #0
 8004964:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800496a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2200      	movs	r2, #0
 8004970:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2200      	movs	r2, #0
 8004978:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800497c:	68f8      	ldr	r0, [r7, #12]
 800497e:	f7ff fb05 	bl	8003f8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004982:	bf00      	nop
 8004984:	3710      	adds	r7, #16
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}

0800498a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800498a:	b580      	push	{r7, lr}
 800498c:	b088      	sub	sp, #32
 800498e:	af00      	add	r7, sp, #0
 8004990:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	e853 3f00 	ldrex	r3, [r3]
 800499e:	60bb      	str	r3, [r7, #8]
   return(result);
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80049a6:	61fb      	str	r3, [r7, #28]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	461a      	mov	r2, r3
 80049ae:	69fb      	ldr	r3, [r7, #28]
 80049b0:	61bb      	str	r3, [r7, #24]
 80049b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049b4:	6979      	ldr	r1, [r7, #20]
 80049b6:	69ba      	ldr	r2, [r7, #24]
 80049b8:	e841 2300 	strex	r3, r2, [r1]
 80049bc:	613b      	str	r3, [r7, #16]
   return(result);
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d1e6      	bne.n	8004992 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2220      	movs	r2, #32
 80049c8:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2200      	movs	r2, #0
 80049ce:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80049d0:	6878      	ldr	r0, [r7, #4]
 80049d2:	f7ff fad1 	bl	8003f78 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049d6:	bf00      	nop
 80049d8:	3720      	adds	r7, #32
 80049da:	46bd      	mov	sp, r7
 80049dc:	bd80      	pop	{r7, pc}

080049de <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80049de:	b480      	push	{r7}
 80049e0:	b083      	sub	sp, #12
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80049e6:	bf00      	nop
 80049e8:	370c      	adds	r7, #12
 80049ea:	46bd      	mov	sp, r7
 80049ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f0:	4770      	bx	lr

080049f2 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80049f2:	b480      	push	{r7}
 80049f4:	b085      	sub	sp, #20
 80049f6:	af00      	add	r7, sp, #0
 80049f8:	4603      	mov	r3, r0
 80049fa:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80049fc:	2300      	movs	r3, #0
 80049fe:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004a00:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a04:	2b84      	cmp	r3, #132	@ 0x84
 8004a06:	d005      	beq.n	8004a14 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004a08:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	4413      	add	r3, r2
 8004a10:	3303      	adds	r3, #3
 8004a12:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004a14:	68fb      	ldr	r3, [r7, #12]
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	3714      	adds	r7, #20
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a20:	4770      	bx	lr

08004a22 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004a22:	b580      	push	{r7, lr}
 8004a24:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004a26:	f000 fba9 	bl	800517c <vTaskStartScheduler>
  
  return osOK;
 8004a2a:	2300      	movs	r3, #0
}
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	bd80      	pop	{r7, pc}

08004a30 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004a30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a32:	b089      	sub	sp, #36	@ 0x24
 8004a34:	af04      	add	r7, sp, #16
 8004a36:	6078      	str	r0, [r7, #4]
 8004a38:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	695b      	ldr	r3, [r3, #20]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d020      	beq.n	8004a84 <osThreadCreate+0x54>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	699b      	ldr	r3, [r3, #24]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d01c      	beq.n	8004a84 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	685c      	ldr	r4, [r3, #4]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	691e      	ldr	r6, [r3, #16]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	f7ff ffc8 	bl	80049f2 <makeFreeRtosPriority>
 8004a62:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	695b      	ldr	r3, [r3, #20]
 8004a68:	687a      	ldr	r2, [r7, #4]
 8004a6a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004a6c:	9202      	str	r2, [sp, #8]
 8004a6e:	9301      	str	r3, [sp, #4]
 8004a70:	9100      	str	r1, [sp, #0]
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	4632      	mov	r2, r6
 8004a76:	4629      	mov	r1, r5
 8004a78:	4620      	mov	r0, r4
 8004a7a:	f000 f9b1 	bl	8004de0 <xTaskCreateStatic>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	60fb      	str	r3, [r7, #12]
 8004a82:	e01c      	b.n	8004abe <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	685c      	ldr	r4, [r3, #4]
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004a90:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004a98:	4618      	mov	r0, r3
 8004a9a:	f7ff ffaa 	bl	80049f2 <makeFreeRtosPriority>
 8004a9e:	4602      	mov	r2, r0
 8004aa0:	f107 030c 	add.w	r3, r7, #12
 8004aa4:	9301      	str	r3, [sp, #4]
 8004aa6:	9200      	str	r2, [sp, #0]
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	4632      	mov	r2, r6
 8004aac:	4629      	mov	r1, r5
 8004aae:	4620      	mov	r0, r4
 8004ab0:	f000 f9f6 	bl	8004ea0 <xTaskCreate>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	2b01      	cmp	r3, #1
 8004ab8:	d001      	beq.n	8004abe <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004aba:	2300      	movs	r3, #0
 8004abc:	e000      	b.n	8004ac0 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004abe:	68fb      	ldr	r3, [r7, #12]
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	3714      	adds	r7, #20
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004ac8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b084      	sub	sp, #16
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d001      	beq.n	8004ade <osDelay+0x16>
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	e000      	b.n	8004ae0 <osDelay+0x18>
 8004ade:	2301      	movs	r3, #1
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	f000 fb15 	bl	8005110 <vTaskDelay>
  
  return osOK;
 8004ae6:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004ae8:	4618      	mov	r0, r3
 8004aea:	3710      	adds	r7, #16
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}

08004af0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004af0:	b480      	push	{r7}
 8004af2:	b083      	sub	sp, #12
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	f103 0208 	add.w	r2, r3, #8
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	f04f 32ff 	mov.w	r2, #4294967295
 8004b08:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	f103 0208 	add.w	r2, r3, #8
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	f103 0208 	add.w	r2, r3, #8
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2200      	movs	r2, #0
 8004b22:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004b24:	bf00      	nop
 8004b26:	370c      	adds	r7, #12
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2e:	4770      	bx	lr

08004b30 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004b30:	b480      	push	{r7}
 8004b32:	b083      	sub	sp, #12
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004b3e:	bf00      	nop
 8004b40:	370c      	adds	r7, #12
 8004b42:	46bd      	mov	sp, r7
 8004b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b48:	4770      	bx	lr

08004b4a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004b4a:	b480      	push	{r7}
 8004b4c:	b085      	sub	sp, #20
 8004b4e:	af00      	add	r7, sp, #0
 8004b50:	6078      	str	r0, [r7, #4]
 8004b52:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	68fa      	ldr	r2, [r7, #12]
 8004b5e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	689a      	ldr	r2, [r3, #8]
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	683a      	ldr	r2, [r7, #0]
 8004b6e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	683a      	ldr	r2, [r7, #0]
 8004b74:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	687a      	ldr	r2, [r7, #4]
 8004b7a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	1c5a      	adds	r2, r3, #1
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	601a      	str	r2, [r3, #0]
}
 8004b86:	bf00      	nop
 8004b88:	3714      	adds	r7, #20
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b90:	4770      	bx	lr

08004b92 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004b92:	b480      	push	{r7}
 8004b94:	b085      	sub	sp, #20
 8004b96:	af00      	add	r7, sp, #0
 8004b98:	6078      	str	r0, [r7, #4]
 8004b9a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ba8:	d103      	bne.n	8004bb2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	691b      	ldr	r3, [r3, #16]
 8004bae:	60fb      	str	r3, [r7, #12]
 8004bb0:	e00c      	b.n	8004bcc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	3308      	adds	r3, #8
 8004bb6:	60fb      	str	r3, [r7, #12]
 8004bb8:	e002      	b.n	8004bc0 <vListInsert+0x2e>
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	60fb      	str	r3, [r7, #12]
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	68ba      	ldr	r2, [r7, #8]
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	d2f6      	bcs.n	8004bba <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	685a      	ldr	r2, [r3, #4]
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	683a      	ldr	r2, [r7, #0]
 8004bda:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	68fa      	ldr	r2, [r7, #12]
 8004be0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	683a      	ldr	r2, [r7, #0]
 8004be6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	687a      	ldr	r2, [r7, #4]
 8004bec:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	1c5a      	adds	r2, r3, #1
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	601a      	str	r2, [r3, #0]
}
 8004bf8:	bf00      	nop
 8004bfa:	3714      	adds	r7, #20
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c02:	4770      	bx	lr

08004c04 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004c04:	b480      	push	{r7}
 8004c06:	b085      	sub	sp, #20
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	691b      	ldr	r3, [r3, #16]
 8004c10:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	687a      	ldr	r2, [r7, #4]
 8004c18:	6892      	ldr	r2, [r2, #8]
 8004c1a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	687a      	ldr	r2, [r7, #4]
 8004c22:	6852      	ldr	r2, [r2, #4]
 8004c24:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	687a      	ldr	r2, [r7, #4]
 8004c2c:	429a      	cmp	r2, r3
 8004c2e:	d103      	bne.n	8004c38 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	689a      	ldr	r2, [r3, #8]
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	1e5a      	subs	r2, r3, #1
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	3714      	adds	r7, #20
 8004c50:	46bd      	mov	sp, r7
 8004c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c56:	4770      	bx	lr

08004c58 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b084      	sub	sp, #16
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d10b      	bne.n	8004c84 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004c6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c70:	f383 8811 	msr	BASEPRI, r3
 8004c74:	f3bf 8f6f 	isb	sy
 8004c78:	f3bf 8f4f 	dsb	sy
 8004c7c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004c7e:	bf00      	nop
 8004c80:	bf00      	nop
 8004c82:	e7fd      	b.n	8004c80 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004c84:	f000 ff90 	bl	8005ba8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681a      	ldr	r2, [r3, #0]
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c90:	68f9      	ldr	r1, [r7, #12]
 8004c92:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004c94:	fb01 f303 	mul.w	r3, r1, r3
 8004c98:	441a      	add	r2, r3
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681a      	ldr	r2, [r3, #0]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cb4:	3b01      	subs	r3, #1
 8004cb6:	68f9      	ldr	r1, [r7, #12]
 8004cb8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004cba:	fb01 f303 	mul.w	r3, r1, r3
 8004cbe:	441a      	add	r2, r3
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	22ff      	movs	r2, #255	@ 0xff
 8004cc8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	22ff      	movs	r2, #255	@ 0xff
 8004cd0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d114      	bne.n	8004d04 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	691b      	ldr	r3, [r3, #16]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d01a      	beq.n	8004d18 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	3310      	adds	r3, #16
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	f000 fc6c 	bl	80055c4 <xTaskRemoveFromEventList>
 8004cec:	4603      	mov	r3, r0
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d012      	beq.n	8004d18 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004cf2:	4b0d      	ldr	r3, [pc, #52]	@ (8004d28 <xQueueGenericReset+0xd0>)
 8004cf4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004cf8:	601a      	str	r2, [r3, #0]
 8004cfa:	f3bf 8f4f 	dsb	sy
 8004cfe:	f3bf 8f6f 	isb	sy
 8004d02:	e009      	b.n	8004d18 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	3310      	adds	r3, #16
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f7ff fef1 	bl	8004af0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	3324      	adds	r3, #36	@ 0x24
 8004d12:	4618      	mov	r0, r3
 8004d14:	f7ff feec 	bl	8004af0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004d18:	f000 ff78 	bl	8005c0c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004d1c:	2301      	movs	r3, #1
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3710      	adds	r7, #16
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	e000ed04 	.word	0xe000ed04

08004d2c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b08a      	sub	sp, #40	@ 0x28
 8004d30:	af02      	add	r7, sp, #8
 8004d32:	60f8      	str	r0, [r7, #12]
 8004d34:	60b9      	str	r1, [r7, #8]
 8004d36:	4613      	mov	r3, r2
 8004d38:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d10b      	bne.n	8004d58 <xQueueGenericCreate+0x2c>
	__asm volatile
 8004d40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d44:	f383 8811 	msr	BASEPRI, r3
 8004d48:	f3bf 8f6f 	isb	sy
 8004d4c:	f3bf 8f4f 	dsb	sy
 8004d50:	613b      	str	r3, [r7, #16]
}
 8004d52:	bf00      	nop
 8004d54:	bf00      	nop
 8004d56:	e7fd      	b.n	8004d54 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	68ba      	ldr	r2, [r7, #8]
 8004d5c:	fb02 f303 	mul.w	r3, r2, r3
 8004d60:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004d62:	69fb      	ldr	r3, [r7, #28]
 8004d64:	3348      	adds	r3, #72	@ 0x48
 8004d66:	4618      	mov	r0, r3
 8004d68:	f000 fffe 	bl	8005d68 <pvPortMalloc>
 8004d6c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004d6e:	69bb      	ldr	r3, [r7, #24]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d011      	beq.n	8004d98 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004d74:	69bb      	ldr	r3, [r7, #24]
 8004d76:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	3348      	adds	r3, #72	@ 0x48
 8004d7c:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004d7e:	69bb      	ldr	r3, [r7, #24]
 8004d80:	2200      	movs	r2, #0
 8004d82:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004d86:	79fa      	ldrb	r2, [r7, #7]
 8004d88:	69bb      	ldr	r3, [r7, #24]
 8004d8a:	9300      	str	r3, [sp, #0]
 8004d8c:	4613      	mov	r3, r2
 8004d8e:	697a      	ldr	r2, [r7, #20]
 8004d90:	68b9      	ldr	r1, [r7, #8]
 8004d92:	68f8      	ldr	r0, [r7, #12]
 8004d94:	f000 f805 	bl	8004da2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004d98:	69bb      	ldr	r3, [r7, #24]
	}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	3720      	adds	r7, #32
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}

08004da2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004da2:	b580      	push	{r7, lr}
 8004da4:	b084      	sub	sp, #16
 8004da6:	af00      	add	r7, sp, #0
 8004da8:	60f8      	str	r0, [r7, #12]
 8004daa:	60b9      	str	r1, [r7, #8]
 8004dac:	607a      	str	r2, [r7, #4]
 8004dae:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d103      	bne.n	8004dbe <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004db6:	69bb      	ldr	r3, [r7, #24]
 8004db8:	69ba      	ldr	r2, [r7, #24]
 8004dba:	601a      	str	r2, [r3, #0]
 8004dbc:	e002      	b.n	8004dc4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004dbe:	69bb      	ldr	r3, [r7, #24]
 8004dc0:	687a      	ldr	r2, [r7, #4]
 8004dc2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004dc4:	69bb      	ldr	r3, [r7, #24]
 8004dc6:	68fa      	ldr	r2, [r7, #12]
 8004dc8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004dca:	69bb      	ldr	r3, [r7, #24]
 8004dcc:	68ba      	ldr	r2, [r7, #8]
 8004dce:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004dd0:	2101      	movs	r1, #1
 8004dd2:	69b8      	ldr	r0, [r7, #24]
 8004dd4:	f7ff ff40 	bl	8004c58 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004dd8:	bf00      	nop
 8004dda:	3710      	adds	r7, #16
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}

08004de0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b08e      	sub	sp, #56	@ 0x38
 8004de4:	af04      	add	r7, sp, #16
 8004de6:	60f8      	str	r0, [r7, #12]
 8004de8:	60b9      	str	r1, [r7, #8]
 8004dea:	607a      	str	r2, [r7, #4]
 8004dec:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004dee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d10b      	bne.n	8004e0c <xTaskCreateStatic+0x2c>
	__asm volatile
 8004df4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004df8:	f383 8811 	msr	BASEPRI, r3
 8004dfc:	f3bf 8f6f 	isb	sy
 8004e00:	f3bf 8f4f 	dsb	sy
 8004e04:	623b      	str	r3, [r7, #32]
}
 8004e06:	bf00      	nop
 8004e08:	bf00      	nop
 8004e0a:	e7fd      	b.n	8004e08 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004e0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d10b      	bne.n	8004e2a <xTaskCreateStatic+0x4a>
	__asm volatile
 8004e12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e16:	f383 8811 	msr	BASEPRI, r3
 8004e1a:	f3bf 8f6f 	isb	sy
 8004e1e:	f3bf 8f4f 	dsb	sy
 8004e22:	61fb      	str	r3, [r7, #28]
}
 8004e24:	bf00      	nop
 8004e26:	bf00      	nop
 8004e28:	e7fd      	b.n	8004e26 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004e2a:	2354      	movs	r3, #84	@ 0x54
 8004e2c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	2b54      	cmp	r3, #84	@ 0x54
 8004e32:	d00b      	beq.n	8004e4c <xTaskCreateStatic+0x6c>
	__asm volatile
 8004e34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e38:	f383 8811 	msr	BASEPRI, r3
 8004e3c:	f3bf 8f6f 	isb	sy
 8004e40:	f3bf 8f4f 	dsb	sy
 8004e44:	61bb      	str	r3, [r7, #24]
}
 8004e46:	bf00      	nop
 8004e48:	bf00      	nop
 8004e4a:	e7fd      	b.n	8004e48 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004e4c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004e4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d01e      	beq.n	8004e92 <xTaskCreateStatic+0xb2>
 8004e54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d01b      	beq.n	8004e92 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004e5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e5c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e60:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004e62:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e66:	2202      	movs	r2, #2
 8004e68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	9303      	str	r3, [sp, #12]
 8004e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e72:	9302      	str	r3, [sp, #8]
 8004e74:	f107 0314 	add.w	r3, r7, #20
 8004e78:	9301      	str	r3, [sp, #4]
 8004e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e7c:	9300      	str	r3, [sp, #0]
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	687a      	ldr	r2, [r7, #4]
 8004e82:	68b9      	ldr	r1, [r7, #8]
 8004e84:	68f8      	ldr	r0, [r7, #12]
 8004e86:	f000 f850 	bl	8004f2a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004e8a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004e8c:	f000 f8d6 	bl	800503c <prvAddNewTaskToReadyList>
 8004e90:	e001      	b.n	8004e96 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004e92:	2300      	movs	r3, #0
 8004e94:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004e96:	697b      	ldr	r3, [r7, #20]
	}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	3728      	adds	r7, #40	@ 0x28
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}

08004ea0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b08c      	sub	sp, #48	@ 0x30
 8004ea4:	af04      	add	r7, sp, #16
 8004ea6:	60f8      	str	r0, [r7, #12]
 8004ea8:	60b9      	str	r1, [r7, #8]
 8004eaa:	603b      	str	r3, [r7, #0]
 8004eac:	4613      	mov	r3, r2
 8004eae:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004eb0:	88fb      	ldrh	r3, [r7, #6]
 8004eb2:	009b      	lsls	r3, r3, #2
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	f000 ff57 	bl	8005d68 <pvPortMalloc>
 8004eba:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d00e      	beq.n	8004ee0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004ec2:	2054      	movs	r0, #84	@ 0x54
 8004ec4:	f000 ff50 	bl	8005d68 <pvPortMalloc>
 8004ec8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004eca:	69fb      	ldr	r3, [r7, #28]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d003      	beq.n	8004ed8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004ed0:	69fb      	ldr	r3, [r7, #28]
 8004ed2:	697a      	ldr	r2, [r7, #20]
 8004ed4:	631a      	str	r2, [r3, #48]	@ 0x30
 8004ed6:	e005      	b.n	8004ee4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004ed8:	6978      	ldr	r0, [r7, #20]
 8004eda:	f001 f813 	bl	8005f04 <vPortFree>
 8004ede:	e001      	b.n	8004ee4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004ee4:	69fb      	ldr	r3, [r7, #28]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d017      	beq.n	8004f1a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004eea:	69fb      	ldr	r3, [r7, #28]
 8004eec:	2200      	movs	r2, #0
 8004eee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004ef2:	88fa      	ldrh	r2, [r7, #6]
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	9303      	str	r3, [sp, #12]
 8004ef8:	69fb      	ldr	r3, [r7, #28]
 8004efa:	9302      	str	r3, [sp, #8]
 8004efc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004efe:	9301      	str	r3, [sp, #4]
 8004f00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f02:	9300      	str	r3, [sp, #0]
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	68b9      	ldr	r1, [r7, #8]
 8004f08:	68f8      	ldr	r0, [r7, #12]
 8004f0a:	f000 f80e 	bl	8004f2a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004f0e:	69f8      	ldr	r0, [r7, #28]
 8004f10:	f000 f894 	bl	800503c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004f14:	2301      	movs	r3, #1
 8004f16:	61bb      	str	r3, [r7, #24]
 8004f18:	e002      	b.n	8004f20 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004f1a:	f04f 33ff 	mov.w	r3, #4294967295
 8004f1e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004f20:	69bb      	ldr	r3, [r7, #24]
	}
 8004f22:	4618      	mov	r0, r3
 8004f24:	3720      	adds	r7, #32
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bd80      	pop	{r7, pc}

08004f2a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004f2a:	b580      	push	{r7, lr}
 8004f2c:	b088      	sub	sp, #32
 8004f2e:	af00      	add	r7, sp, #0
 8004f30:	60f8      	str	r0, [r7, #12]
 8004f32:	60b9      	str	r1, [r7, #8]
 8004f34:	607a      	str	r2, [r7, #4]
 8004f36:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004f38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f3a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004f42:	3b01      	subs	r3, #1
 8004f44:	009b      	lsls	r3, r3, #2
 8004f46:	4413      	add	r3, r2
 8004f48:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004f4a:	69bb      	ldr	r3, [r7, #24]
 8004f4c:	f023 0307 	bic.w	r3, r3, #7
 8004f50:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004f52:	69bb      	ldr	r3, [r7, #24]
 8004f54:	f003 0307 	and.w	r3, r3, #7
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d00b      	beq.n	8004f74 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8004f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f60:	f383 8811 	msr	BASEPRI, r3
 8004f64:	f3bf 8f6f 	isb	sy
 8004f68:	f3bf 8f4f 	dsb	sy
 8004f6c:	617b      	str	r3, [r7, #20]
}
 8004f6e:	bf00      	nop
 8004f70:	bf00      	nop
 8004f72:	e7fd      	b.n	8004f70 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d01f      	beq.n	8004fba <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	61fb      	str	r3, [r7, #28]
 8004f7e:	e012      	b.n	8004fa6 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004f80:	68ba      	ldr	r2, [r7, #8]
 8004f82:	69fb      	ldr	r3, [r7, #28]
 8004f84:	4413      	add	r3, r2
 8004f86:	7819      	ldrb	r1, [r3, #0]
 8004f88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f8a:	69fb      	ldr	r3, [r7, #28]
 8004f8c:	4413      	add	r3, r2
 8004f8e:	3334      	adds	r3, #52	@ 0x34
 8004f90:	460a      	mov	r2, r1
 8004f92:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004f94:	68ba      	ldr	r2, [r7, #8]
 8004f96:	69fb      	ldr	r3, [r7, #28]
 8004f98:	4413      	add	r3, r2
 8004f9a:	781b      	ldrb	r3, [r3, #0]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d006      	beq.n	8004fae <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004fa0:	69fb      	ldr	r3, [r7, #28]
 8004fa2:	3301      	adds	r3, #1
 8004fa4:	61fb      	str	r3, [r7, #28]
 8004fa6:	69fb      	ldr	r3, [r7, #28]
 8004fa8:	2b0f      	cmp	r3, #15
 8004faa:	d9e9      	bls.n	8004f80 <prvInitialiseNewTask+0x56>
 8004fac:	e000      	b.n	8004fb0 <prvInitialiseNewTask+0x86>
			{
				break;
 8004fae:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004fb8:	e003      	b.n	8004fc2 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004fc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fc4:	2b06      	cmp	r3, #6
 8004fc6:	d901      	bls.n	8004fcc <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004fc8:	2306      	movs	r3, #6
 8004fca:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004fcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004fd0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004fd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fd4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004fd6:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004fd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fda:	2200      	movs	r2, #0
 8004fdc:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fe0:	3304      	adds	r3, #4
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	f7ff fda4 	bl	8004b30 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004fe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fea:	3318      	adds	r3, #24
 8004fec:	4618      	mov	r0, r3
 8004fee:	f7ff fd9f 	bl	8004b30 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004ff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ff4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ff6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ffa:	f1c3 0207 	rsb	r2, r3, #7
 8004ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005000:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005004:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005006:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800500a:	2200      	movs	r2, #0
 800500c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800500e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005010:	2200      	movs	r2, #0
 8005012:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005016:	683a      	ldr	r2, [r7, #0]
 8005018:	68f9      	ldr	r1, [r7, #12]
 800501a:	69b8      	ldr	r0, [r7, #24]
 800501c:	f000 fc90 	bl	8005940 <pxPortInitialiseStack>
 8005020:	4602      	mov	r2, r0
 8005022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005024:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005028:	2b00      	cmp	r3, #0
 800502a:	d002      	beq.n	8005032 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800502c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800502e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005030:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005032:	bf00      	nop
 8005034:	3720      	adds	r7, #32
 8005036:	46bd      	mov	sp, r7
 8005038:	bd80      	pop	{r7, pc}
	...

0800503c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b082      	sub	sp, #8
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005044:	f000 fdb0 	bl	8005ba8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005048:	4b2a      	ldr	r3, [pc, #168]	@ (80050f4 <prvAddNewTaskToReadyList+0xb8>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	3301      	adds	r3, #1
 800504e:	4a29      	ldr	r2, [pc, #164]	@ (80050f4 <prvAddNewTaskToReadyList+0xb8>)
 8005050:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005052:	4b29      	ldr	r3, [pc, #164]	@ (80050f8 <prvAddNewTaskToReadyList+0xbc>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d109      	bne.n	800506e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800505a:	4a27      	ldr	r2, [pc, #156]	@ (80050f8 <prvAddNewTaskToReadyList+0xbc>)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005060:	4b24      	ldr	r3, [pc, #144]	@ (80050f4 <prvAddNewTaskToReadyList+0xb8>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	2b01      	cmp	r3, #1
 8005066:	d110      	bne.n	800508a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005068:	f000 fb28 	bl	80056bc <prvInitialiseTaskLists>
 800506c:	e00d      	b.n	800508a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800506e:	4b23      	ldr	r3, [pc, #140]	@ (80050fc <prvAddNewTaskToReadyList+0xc0>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d109      	bne.n	800508a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005076:	4b20      	ldr	r3, [pc, #128]	@ (80050f8 <prvAddNewTaskToReadyList+0xbc>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005080:	429a      	cmp	r2, r3
 8005082:	d802      	bhi.n	800508a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005084:	4a1c      	ldr	r2, [pc, #112]	@ (80050f8 <prvAddNewTaskToReadyList+0xbc>)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800508a:	4b1d      	ldr	r3, [pc, #116]	@ (8005100 <prvAddNewTaskToReadyList+0xc4>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	3301      	adds	r3, #1
 8005090:	4a1b      	ldr	r2, [pc, #108]	@ (8005100 <prvAddNewTaskToReadyList+0xc4>)
 8005092:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005098:	2201      	movs	r2, #1
 800509a:	409a      	lsls	r2, r3
 800509c:	4b19      	ldr	r3, [pc, #100]	@ (8005104 <prvAddNewTaskToReadyList+0xc8>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4313      	orrs	r3, r2
 80050a2:	4a18      	ldr	r2, [pc, #96]	@ (8005104 <prvAddNewTaskToReadyList+0xc8>)
 80050a4:	6013      	str	r3, [r2, #0]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050aa:	4613      	mov	r3, r2
 80050ac:	009b      	lsls	r3, r3, #2
 80050ae:	4413      	add	r3, r2
 80050b0:	009b      	lsls	r3, r3, #2
 80050b2:	4a15      	ldr	r2, [pc, #84]	@ (8005108 <prvAddNewTaskToReadyList+0xcc>)
 80050b4:	441a      	add	r2, r3
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	3304      	adds	r3, #4
 80050ba:	4619      	mov	r1, r3
 80050bc:	4610      	mov	r0, r2
 80050be:	f7ff fd44 	bl	8004b4a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80050c2:	f000 fda3 	bl	8005c0c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80050c6:	4b0d      	ldr	r3, [pc, #52]	@ (80050fc <prvAddNewTaskToReadyList+0xc0>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d00e      	beq.n	80050ec <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80050ce:	4b0a      	ldr	r3, [pc, #40]	@ (80050f8 <prvAddNewTaskToReadyList+0xbc>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050d8:	429a      	cmp	r2, r3
 80050da:	d207      	bcs.n	80050ec <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80050dc:	4b0b      	ldr	r3, [pc, #44]	@ (800510c <prvAddNewTaskToReadyList+0xd0>)
 80050de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050e2:	601a      	str	r2, [r3, #0]
 80050e4:	f3bf 8f4f 	dsb	sy
 80050e8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80050ec:	bf00      	nop
 80050ee:	3708      	adds	r7, #8
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bd80      	pop	{r7, pc}
 80050f4:	20000940 	.word	0x20000940
 80050f8:	20000840 	.word	0x20000840
 80050fc:	2000094c 	.word	0x2000094c
 8005100:	2000095c 	.word	0x2000095c
 8005104:	20000948 	.word	0x20000948
 8005108:	20000844 	.word	0x20000844
 800510c:	e000ed04 	.word	0xe000ed04

08005110 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005110:	b580      	push	{r7, lr}
 8005112:	b084      	sub	sp, #16
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005118:	2300      	movs	r3, #0
 800511a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d018      	beq.n	8005154 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005122:	4b14      	ldr	r3, [pc, #80]	@ (8005174 <vTaskDelay+0x64>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d00b      	beq.n	8005142 <vTaskDelay+0x32>
	__asm volatile
 800512a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800512e:	f383 8811 	msr	BASEPRI, r3
 8005132:	f3bf 8f6f 	isb	sy
 8005136:	f3bf 8f4f 	dsb	sy
 800513a:	60bb      	str	r3, [r7, #8]
}
 800513c:	bf00      	nop
 800513e:	bf00      	nop
 8005140:	e7fd      	b.n	800513e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005142:	f000 f87d 	bl	8005240 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005146:	2100      	movs	r1, #0
 8005148:	6878      	ldr	r0, [r7, #4]
 800514a:	f000 fb93 	bl	8005874 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800514e:	f000 f885 	bl	800525c <xTaskResumeAll>
 8005152:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d107      	bne.n	800516a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800515a:	4b07      	ldr	r3, [pc, #28]	@ (8005178 <vTaskDelay+0x68>)
 800515c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005160:	601a      	str	r2, [r3, #0]
 8005162:	f3bf 8f4f 	dsb	sy
 8005166:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800516a:	bf00      	nop
 800516c:	3710      	adds	r7, #16
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}
 8005172:	bf00      	nop
 8005174:	20000968 	.word	0x20000968
 8005178:	e000ed04 	.word	0xe000ed04

0800517c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b08a      	sub	sp, #40	@ 0x28
 8005180:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005182:	2300      	movs	r3, #0
 8005184:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005186:	2300      	movs	r3, #0
 8005188:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800518a:	463a      	mov	r2, r7
 800518c:	1d39      	adds	r1, r7, #4
 800518e:	f107 0308 	add.w	r3, r7, #8
 8005192:	4618      	mov	r0, r3
 8005194:	f7fb ff44 	bl	8001020 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005198:	6839      	ldr	r1, [r7, #0]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	68ba      	ldr	r2, [r7, #8]
 800519e:	9202      	str	r2, [sp, #8]
 80051a0:	9301      	str	r3, [sp, #4]
 80051a2:	2300      	movs	r3, #0
 80051a4:	9300      	str	r3, [sp, #0]
 80051a6:	2300      	movs	r3, #0
 80051a8:	460a      	mov	r2, r1
 80051aa:	491f      	ldr	r1, [pc, #124]	@ (8005228 <vTaskStartScheduler+0xac>)
 80051ac:	481f      	ldr	r0, [pc, #124]	@ (800522c <vTaskStartScheduler+0xb0>)
 80051ae:	f7ff fe17 	bl	8004de0 <xTaskCreateStatic>
 80051b2:	4603      	mov	r3, r0
 80051b4:	4a1e      	ldr	r2, [pc, #120]	@ (8005230 <vTaskStartScheduler+0xb4>)
 80051b6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80051b8:	4b1d      	ldr	r3, [pc, #116]	@ (8005230 <vTaskStartScheduler+0xb4>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d002      	beq.n	80051c6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80051c0:	2301      	movs	r3, #1
 80051c2:	617b      	str	r3, [r7, #20]
 80051c4:	e001      	b.n	80051ca <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80051c6:	2300      	movs	r3, #0
 80051c8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80051ca:	697b      	ldr	r3, [r7, #20]
 80051cc:	2b01      	cmp	r3, #1
 80051ce:	d116      	bne.n	80051fe <vTaskStartScheduler+0x82>
	__asm volatile
 80051d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051d4:	f383 8811 	msr	BASEPRI, r3
 80051d8:	f3bf 8f6f 	isb	sy
 80051dc:	f3bf 8f4f 	dsb	sy
 80051e0:	613b      	str	r3, [r7, #16]
}
 80051e2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80051e4:	4b13      	ldr	r3, [pc, #76]	@ (8005234 <vTaskStartScheduler+0xb8>)
 80051e6:	f04f 32ff 	mov.w	r2, #4294967295
 80051ea:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80051ec:	4b12      	ldr	r3, [pc, #72]	@ (8005238 <vTaskStartScheduler+0xbc>)
 80051ee:	2201      	movs	r2, #1
 80051f0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80051f2:	4b12      	ldr	r3, [pc, #72]	@ (800523c <vTaskStartScheduler+0xc0>)
 80051f4:	2200      	movs	r2, #0
 80051f6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80051f8:	f000 fc32 	bl	8005a60 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80051fc:	e00f      	b.n	800521e <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005204:	d10b      	bne.n	800521e <vTaskStartScheduler+0xa2>
	__asm volatile
 8005206:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800520a:	f383 8811 	msr	BASEPRI, r3
 800520e:	f3bf 8f6f 	isb	sy
 8005212:	f3bf 8f4f 	dsb	sy
 8005216:	60fb      	str	r3, [r7, #12]
}
 8005218:	bf00      	nop
 800521a:	bf00      	nop
 800521c:	e7fd      	b.n	800521a <vTaskStartScheduler+0x9e>
}
 800521e:	bf00      	nop
 8005220:	3718      	adds	r7, #24
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}
 8005226:	bf00      	nop
 8005228:	0800ae40 	.word	0x0800ae40
 800522c:	0800568d 	.word	0x0800568d
 8005230:	20000964 	.word	0x20000964
 8005234:	20000960 	.word	0x20000960
 8005238:	2000094c 	.word	0x2000094c
 800523c:	20000944 	.word	0x20000944

08005240 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005240:	b480      	push	{r7}
 8005242:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005244:	4b04      	ldr	r3, [pc, #16]	@ (8005258 <vTaskSuspendAll+0x18>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	3301      	adds	r3, #1
 800524a:	4a03      	ldr	r2, [pc, #12]	@ (8005258 <vTaskSuspendAll+0x18>)
 800524c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800524e:	bf00      	nop
 8005250:	46bd      	mov	sp, r7
 8005252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005256:	4770      	bx	lr
 8005258:	20000968 	.word	0x20000968

0800525c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b084      	sub	sp, #16
 8005260:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005262:	2300      	movs	r3, #0
 8005264:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005266:	2300      	movs	r3, #0
 8005268:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800526a:	4b42      	ldr	r3, [pc, #264]	@ (8005374 <xTaskResumeAll+0x118>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d10b      	bne.n	800528a <xTaskResumeAll+0x2e>
	__asm volatile
 8005272:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005276:	f383 8811 	msr	BASEPRI, r3
 800527a:	f3bf 8f6f 	isb	sy
 800527e:	f3bf 8f4f 	dsb	sy
 8005282:	603b      	str	r3, [r7, #0]
}
 8005284:	bf00      	nop
 8005286:	bf00      	nop
 8005288:	e7fd      	b.n	8005286 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800528a:	f000 fc8d 	bl	8005ba8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800528e:	4b39      	ldr	r3, [pc, #228]	@ (8005374 <xTaskResumeAll+0x118>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	3b01      	subs	r3, #1
 8005294:	4a37      	ldr	r2, [pc, #220]	@ (8005374 <xTaskResumeAll+0x118>)
 8005296:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005298:	4b36      	ldr	r3, [pc, #216]	@ (8005374 <xTaskResumeAll+0x118>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d161      	bne.n	8005364 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80052a0:	4b35      	ldr	r3, [pc, #212]	@ (8005378 <xTaskResumeAll+0x11c>)
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d05d      	beq.n	8005364 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80052a8:	e02e      	b.n	8005308 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052aa:	4b34      	ldr	r3, [pc, #208]	@ (800537c <xTaskResumeAll+0x120>)
 80052ac:	68db      	ldr	r3, [r3, #12]
 80052ae:	68db      	ldr	r3, [r3, #12]
 80052b0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	3318      	adds	r3, #24
 80052b6:	4618      	mov	r0, r3
 80052b8:	f7ff fca4 	bl	8004c04 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	3304      	adds	r3, #4
 80052c0:	4618      	mov	r0, r3
 80052c2:	f7ff fc9f 	bl	8004c04 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052ca:	2201      	movs	r2, #1
 80052cc:	409a      	lsls	r2, r3
 80052ce:	4b2c      	ldr	r3, [pc, #176]	@ (8005380 <xTaskResumeAll+0x124>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4313      	orrs	r3, r2
 80052d4:	4a2a      	ldr	r2, [pc, #168]	@ (8005380 <xTaskResumeAll+0x124>)
 80052d6:	6013      	str	r3, [r2, #0]
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052dc:	4613      	mov	r3, r2
 80052de:	009b      	lsls	r3, r3, #2
 80052e0:	4413      	add	r3, r2
 80052e2:	009b      	lsls	r3, r3, #2
 80052e4:	4a27      	ldr	r2, [pc, #156]	@ (8005384 <xTaskResumeAll+0x128>)
 80052e6:	441a      	add	r2, r3
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	3304      	adds	r3, #4
 80052ec:	4619      	mov	r1, r3
 80052ee:	4610      	mov	r0, r2
 80052f0:	f7ff fc2b 	bl	8004b4a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052f8:	4b23      	ldr	r3, [pc, #140]	@ (8005388 <xTaskResumeAll+0x12c>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052fe:	429a      	cmp	r2, r3
 8005300:	d302      	bcc.n	8005308 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005302:	4b22      	ldr	r3, [pc, #136]	@ (800538c <xTaskResumeAll+0x130>)
 8005304:	2201      	movs	r2, #1
 8005306:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005308:	4b1c      	ldr	r3, [pc, #112]	@ (800537c <xTaskResumeAll+0x120>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d1cc      	bne.n	80052aa <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d001      	beq.n	800531a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005316:	f000 fa6f 	bl	80057f8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800531a:	4b1d      	ldr	r3, [pc, #116]	@ (8005390 <xTaskResumeAll+0x134>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d010      	beq.n	8005348 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005326:	f000 f837 	bl	8005398 <xTaskIncrementTick>
 800532a:	4603      	mov	r3, r0
 800532c:	2b00      	cmp	r3, #0
 800532e:	d002      	beq.n	8005336 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005330:	4b16      	ldr	r3, [pc, #88]	@ (800538c <xTaskResumeAll+0x130>)
 8005332:	2201      	movs	r2, #1
 8005334:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	3b01      	subs	r3, #1
 800533a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d1f1      	bne.n	8005326 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005342:	4b13      	ldr	r3, [pc, #76]	@ (8005390 <xTaskResumeAll+0x134>)
 8005344:	2200      	movs	r2, #0
 8005346:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005348:	4b10      	ldr	r3, [pc, #64]	@ (800538c <xTaskResumeAll+0x130>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d009      	beq.n	8005364 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005350:	2301      	movs	r3, #1
 8005352:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005354:	4b0f      	ldr	r3, [pc, #60]	@ (8005394 <xTaskResumeAll+0x138>)
 8005356:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800535a:	601a      	str	r2, [r3, #0]
 800535c:	f3bf 8f4f 	dsb	sy
 8005360:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005364:	f000 fc52 	bl	8005c0c <vPortExitCritical>

	return xAlreadyYielded;
 8005368:	68bb      	ldr	r3, [r7, #8]
}
 800536a:	4618      	mov	r0, r3
 800536c:	3710      	adds	r7, #16
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}
 8005372:	bf00      	nop
 8005374:	20000968 	.word	0x20000968
 8005378:	20000940 	.word	0x20000940
 800537c:	20000900 	.word	0x20000900
 8005380:	20000948 	.word	0x20000948
 8005384:	20000844 	.word	0x20000844
 8005388:	20000840 	.word	0x20000840
 800538c:	20000954 	.word	0x20000954
 8005390:	20000950 	.word	0x20000950
 8005394:	e000ed04 	.word	0xe000ed04

08005398 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b086      	sub	sp, #24
 800539c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800539e:	2300      	movs	r3, #0
 80053a0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80053a2:	4b4f      	ldr	r3, [pc, #316]	@ (80054e0 <xTaskIncrementTick+0x148>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	f040 808f 	bne.w	80054ca <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80053ac:	4b4d      	ldr	r3, [pc, #308]	@ (80054e4 <xTaskIncrementTick+0x14c>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	3301      	adds	r3, #1
 80053b2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80053b4:	4a4b      	ldr	r2, [pc, #300]	@ (80054e4 <xTaskIncrementTick+0x14c>)
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80053ba:	693b      	ldr	r3, [r7, #16]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d121      	bne.n	8005404 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80053c0:	4b49      	ldr	r3, [pc, #292]	@ (80054e8 <xTaskIncrementTick+0x150>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d00b      	beq.n	80053e2 <xTaskIncrementTick+0x4a>
	__asm volatile
 80053ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053ce:	f383 8811 	msr	BASEPRI, r3
 80053d2:	f3bf 8f6f 	isb	sy
 80053d6:	f3bf 8f4f 	dsb	sy
 80053da:	603b      	str	r3, [r7, #0]
}
 80053dc:	bf00      	nop
 80053de:	bf00      	nop
 80053e0:	e7fd      	b.n	80053de <xTaskIncrementTick+0x46>
 80053e2:	4b41      	ldr	r3, [pc, #260]	@ (80054e8 <xTaskIncrementTick+0x150>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	60fb      	str	r3, [r7, #12]
 80053e8:	4b40      	ldr	r3, [pc, #256]	@ (80054ec <xTaskIncrementTick+0x154>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	4a3e      	ldr	r2, [pc, #248]	@ (80054e8 <xTaskIncrementTick+0x150>)
 80053ee:	6013      	str	r3, [r2, #0]
 80053f0:	4a3e      	ldr	r2, [pc, #248]	@ (80054ec <xTaskIncrementTick+0x154>)
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	6013      	str	r3, [r2, #0]
 80053f6:	4b3e      	ldr	r3, [pc, #248]	@ (80054f0 <xTaskIncrementTick+0x158>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	3301      	adds	r3, #1
 80053fc:	4a3c      	ldr	r2, [pc, #240]	@ (80054f0 <xTaskIncrementTick+0x158>)
 80053fe:	6013      	str	r3, [r2, #0]
 8005400:	f000 f9fa 	bl	80057f8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005404:	4b3b      	ldr	r3, [pc, #236]	@ (80054f4 <xTaskIncrementTick+0x15c>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	693a      	ldr	r2, [r7, #16]
 800540a:	429a      	cmp	r2, r3
 800540c:	d348      	bcc.n	80054a0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800540e:	4b36      	ldr	r3, [pc, #216]	@ (80054e8 <xTaskIncrementTick+0x150>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d104      	bne.n	8005422 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005418:	4b36      	ldr	r3, [pc, #216]	@ (80054f4 <xTaskIncrementTick+0x15c>)
 800541a:	f04f 32ff 	mov.w	r2, #4294967295
 800541e:	601a      	str	r2, [r3, #0]
					break;
 8005420:	e03e      	b.n	80054a0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005422:	4b31      	ldr	r3, [pc, #196]	@ (80054e8 <xTaskIncrementTick+0x150>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	68db      	ldr	r3, [r3, #12]
 8005428:	68db      	ldr	r3, [r3, #12]
 800542a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005432:	693a      	ldr	r2, [r7, #16]
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	429a      	cmp	r2, r3
 8005438:	d203      	bcs.n	8005442 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800543a:	4a2e      	ldr	r2, [pc, #184]	@ (80054f4 <xTaskIncrementTick+0x15c>)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005440:	e02e      	b.n	80054a0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	3304      	adds	r3, #4
 8005446:	4618      	mov	r0, r3
 8005448:	f7ff fbdc 	bl	8004c04 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005450:	2b00      	cmp	r3, #0
 8005452:	d004      	beq.n	800545e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	3318      	adds	r3, #24
 8005458:	4618      	mov	r0, r3
 800545a:	f7ff fbd3 	bl	8004c04 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005462:	2201      	movs	r2, #1
 8005464:	409a      	lsls	r2, r3
 8005466:	4b24      	ldr	r3, [pc, #144]	@ (80054f8 <xTaskIncrementTick+0x160>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4313      	orrs	r3, r2
 800546c:	4a22      	ldr	r2, [pc, #136]	@ (80054f8 <xTaskIncrementTick+0x160>)
 800546e:	6013      	str	r3, [r2, #0]
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005474:	4613      	mov	r3, r2
 8005476:	009b      	lsls	r3, r3, #2
 8005478:	4413      	add	r3, r2
 800547a:	009b      	lsls	r3, r3, #2
 800547c:	4a1f      	ldr	r2, [pc, #124]	@ (80054fc <xTaskIncrementTick+0x164>)
 800547e:	441a      	add	r2, r3
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	3304      	adds	r3, #4
 8005484:	4619      	mov	r1, r3
 8005486:	4610      	mov	r0, r2
 8005488:	f7ff fb5f 	bl	8004b4a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005490:	4b1b      	ldr	r3, [pc, #108]	@ (8005500 <xTaskIncrementTick+0x168>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005496:	429a      	cmp	r2, r3
 8005498:	d3b9      	bcc.n	800540e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800549a:	2301      	movs	r3, #1
 800549c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800549e:	e7b6      	b.n	800540e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80054a0:	4b17      	ldr	r3, [pc, #92]	@ (8005500 <xTaskIncrementTick+0x168>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054a6:	4915      	ldr	r1, [pc, #84]	@ (80054fc <xTaskIncrementTick+0x164>)
 80054a8:	4613      	mov	r3, r2
 80054aa:	009b      	lsls	r3, r3, #2
 80054ac:	4413      	add	r3, r2
 80054ae:	009b      	lsls	r3, r3, #2
 80054b0:	440b      	add	r3, r1
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	2b01      	cmp	r3, #1
 80054b6:	d901      	bls.n	80054bc <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80054b8:	2301      	movs	r3, #1
 80054ba:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80054bc:	4b11      	ldr	r3, [pc, #68]	@ (8005504 <xTaskIncrementTick+0x16c>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d007      	beq.n	80054d4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80054c4:	2301      	movs	r3, #1
 80054c6:	617b      	str	r3, [r7, #20]
 80054c8:	e004      	b.n	80054d4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80054ca:	4b0f      	ldr	r3, [pc, #60]	@ (8005508 <xTaskIncrementTick+0x170>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	3301      	adds	r3, #1
 80054d0:	4a0d      	ldr	r2, [pc, #52]	@ (8005508 <xTaskIncrementTick+0x170>)
 80054d2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80054d4:	697b      	ldr	r3, [r7, #20]
}
 80054d6:	4618      	mov	r0, r3
 80054d8:	3718      	adds	r7, #24
 80054da:	46bd      	mov	sp, r7
 80054dc:	bd80      	pop	{r7, pc}
 80054de:	bf00      	nop
 80054e0:	20000968 	.word	0x20000968
 80054e4:	20000944 	.word	0x20000944
 80054e8:	200008f8 	.word	0x200008f8
 80054ec:	200008fc 	.word	0x200008fc
 80054f0:	20000958 	.word	0x20000958
 80054f4:	20000960 	.word	0x20000960
 80054f8:	20000948 	.word	0x20000948
 80054fc:	20000844 	.word	0x20000844
 8005500:	20000840 	.word	0x20000840
 8005504:	20000954 	.word	0x20000954
 8005508:	20000950 	.word	0x20000950

0800550c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800550c:	b480      	push	{r7}
 800550e:	b087      	sub	sp, #28
 8005510:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005512:	4b27      	ldr	r3, [pc, #156]	@ (80055b0 <vTaskSwitchContext+0xa4>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d003      	beq.n	8005522 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800551a:	4b26      	ldr	r3, [pc, #152]	@ (80055b4 <vTaskSwitchContext+0xa8>)
 800551c:	2201      	movs	r2, #1
 800551e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005520:	e040      	b.n	80055a4 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8005522:	4b24      	ldr	r3, [pc, #144]	@ (80055b4 <vTaskSwitchContext+0xa8>)
 8005524:	2200      	movs	r2, #0
 8005526:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005528:	4b23      	ldr	r3, [pc, #140]	@ (80055b8 <vTaskSwitchContext+0xac>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	fab3 f383 	clz	r3, r3
 8005534:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005536:	7afb      	ldrb	r3, [r7, #11]
 8005538:	f1c3 031f 	rsb	r3, r3, #31
 800553c:	617b      	str	r3, [r7, #20]
 800553e:	491f      	ldr	r1, [pc, #124]	@ (80055bc <vTaskSwitchContext+0xb0>)
 8005540:	697a      	ldr	r2, [r7, #20]
 8005542:	4613      	mov	r3, r2
 8005544:	009b      	lsls	r3, r3, #2
 8005546:	4413      	add	r3, r2
 8005548:	009b      	lsls	r3, r3, #2
 800554a:	440b      	add	r3, r1
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d10b      	bne.n	800556a <vTaskSwitchContext+0x5e>
	__asm volatile
 8005552:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005556:	f383 8811 	msr	BASEPRI, r3
 800555a:	f3bf 8f6f 	isb	sy
 800555e:	f3bf 8f4f 	dsb	sy
 8005562:	607b      	str	r3, [r7, #4]
}
 8005564:	bf00      	nop
 8005566:	bf00      	nop
 8005568:	e7fd      	b.n	8005566 <vTaskSwitchContext+0x5a>
 800556a:	697a      	ldr	r2, [r7, #20]
 800556c:	4613      	mov	r3, r2
 800556e:	009b      	lsls	r3, r3, #2
 8005570:	4413      	add	r3, r2
 8005572:	009b      	lsls	r3, r3, #2
 8005574:	4a11      	ldr	r2, [pc, #68]	@ (80055bc <vTaskSwitchContext+0xb0>)
 8005576:	4413      	add	r3, r2
 8005578:	613b      	str	r3, [r7, #16]
 800557a:	693b      	ldr	r3, [r7, #16]
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	685a      	ldr	r2, [r3, #4]
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	605a      	str	r2, [r3, #4]
 8005584:	693b      	ldr	r3, [r7, #16]
 8005586:	685a      	ldr	r2, [r3, #4]
 8005588:	693b      	ldr	r3, [r7, #16]
 800558a:	3308      	adds	r3, #8
 800558c:	429a      	cmp	r2, r3
 800558e:	d104      	bne.n	800559a <vTaskSwitchContext+0x8e>
 8005590:	693b      	ldr	r3, [r7, #16]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	685a      	ldr	r2, [r3, #4]
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	605a      	str	r2, [r3, #4]
 800559a:	693b      	ldr	r3, [r7, #16]
 800559c:	685b      	ldr	r3, [r3, #4]
 800559e:	68db      	ldr	r3, [r3, #12]
 80055a0:	4a07      	ldr	r2, [pc, #28]	@ (80055c0 <vTaskSwitchContext+0xb4>)
 80055a2:	6013      	str	r3, [r2, #0]
}
 80055a4:	bf00      	nop
 80055a6:	371c      	adds	r7, #28
 80055a8:	46bd      	mov	sp, r7
 80055aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ae:	4770      	bx	lr
 80055b0:	20000968 	.word	0x20000968
 80055b4:	20000954 	.word	0x20000954
 80055b8:	20000948 	.word	0x20000948
 80055bc:	20000844 	.word	0x20000844
 80055c0:	20000840 	.word	0x20000840

080055c4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b086      	sub	sp, #24
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	68db      	ldr	r3, [r3, #12]
 80055d0:	68db      	ldr	r3, [r3, #12]
 80055d2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80055d4:	693b      	ldr	r3, [r7, #16]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d10b      	bne.n	80055f2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80055da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055de:	f383 8811 	msr	BASEPRI, r3
 80055e2:	f3bf 8f6f 	isb	sy
 80055e6:	f3bf 8f4f 	dsb	sy
 80055ea:	60fb      	str	r3, [r7, #12]
}
 80055ec:	bf00      	nop
 80055ee:	bf00      	nop
 80055f0:	e7fd      	b.n	80055ee <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	3318      	adds	r3, #24
 80055f6:	4618      	mov	r0, r3
 80055f8:	f7ff fb04 	bl	8004c04 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80055fc:	4b1d      	ldr	r3, [pc, #116]	@ (8005674 <xTaskRemoveFromEventList+0xb0>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d11c      	bne.n	800563e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005604:	693b      	ldr	r3, [r7, #16]
 8005606:	3304      	adds	r3, #4
 8005608:	4618      	mov	r0, r3
 800560a:	f7ff fafb 	bl	8004c04 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005612:	2201      	movs	r2, #1
 8005614:	409a      	lsls	r2, r3
 8005616:	4b18      	ldr	r3, [pc, #96]	@ (8005678 <xTaskRemoveFromEventList+0xb4>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4313      	orrs	r3, r2
 800561c:	4a16      	ldr	r2, [pc, #88]	@ (8005678 <xTaskRemoveFromEventList+0xb4>)
 800561e:	6013      	str	r3, [r2, #0]
 8005620:	693b      	ldr	r3, [r7, #16]
 8005622:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005624:	4613      	mov	r3, r2
 8005626:	009b      	lsls	r3, r3, #2
 8005628:	4413      	add	r3, r2
 800562a:	009b      	lsls	r3, r3, #2
 800562c:	4a13      	ldr	r2, [pc, #76]	@ (800567c <xTaskRemoveFromEventList+0xb8>)
 800562e:	441a      	add	r2, r3
 8005630:	693b      	ldr	r3, [r7, #16]
 8005632:	3304      	adds	r3, #4
 8005634:	4619      	mov	r1, r3
 8005636:	4610      	mov	r0, r2
 8005638:	f7ff fa87 	bl	8004b4a <vListInsertEnd>
 800563c:	e005      	b.n	800564a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800563e:	693b      	ldr	r3, [r7, #16]
 8005640:	3318      	adds	r3, #24
 8005642:	4619      	mov	r1, r3
 8005644:	480e      	ldr	r0, [pc, #56]	@ (8005680 <xTaskRemoveFromEventList+0xbc>)
 8005646:	f7ff fa80 	bl	8004b4a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800564e:	4b0d      	ldr	r3, [pc, #52]	@ (8005684 <xTaskRemoveFromEventList+0xc0>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005654:	429a      	cmp	r2, r3
 8005656:	d905      	bls.n	8005664 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005658:	2301      	movs	r3, #1
 800565a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800565c:	4b0a      	ldr	r3, [pc, #40]	@ (8005688 <xTaskRemoveFromEventList+0xc4>)
 800565e:	2201      	movs	r2, #1
 8005660:	601a      	str	r2, [r3, #0]
 8005662:	e001      	b.n	8005668 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005664:	2300      	movs	r3, #0
 8005666:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005668:	697b      	ldr	r3, [r7, #20]
}
 800566a:	4618      	mov	r0, r3
 800566c:	3718      	adds	r7, #24
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}
 8005672:	bf00      	nop
 8005674:	20000968 	.word	0x20000968
 8005678:	20000948 	.word	0x20000948
 800567c:	20000844 	.word	0x20000844
 8005680:	20000900 	.word	0x20000900
 8005684:	20000840 	.word	0x20000840
 8005688:	20000954 	.word	0x20000954

0800568c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b082      	sub	sp, #8
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005694:	f000 f852 	bl	800573c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005698:	4b06      	ldr	r3, [pc, #24]	@ (80056b4 <prvIdleTask+0x28>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	2b01      	cmp	r3, #1
 800569e:	d9f9      	bls.n	8005694 <prvIdleTask+0x8>
			{
				taskYIELD();
 80056a0:	4b05      	ldr	r3, [pc, #20]	@ (80056b8 <prvIdleTask+0x2c>)
 80056a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80056a6:	601a      	str	r2, [r3, #0]
 80056a8:	f3bf 8f4f 	dsb	sy
 80056ac:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80056b0:	e7f0      	b.n	8005694 <prvIdleTask+0x8>
 80056b2:	bf00      	nop
 80056b4:	20000844 	.word	0x20000844
 80056b8:	e000ed04 	.word	0xe000ed04

080056bc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b082      	sub	sp, #8
 80056c0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80056c2:	2300      	movs	r3, #0
 80056c4:	607b      	str	r3, [r7, #4]
 80056c6:	e00c      	b.n	80056e2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80056c8:	687a      	ldr	r2, [r7, #4]
 80056ca:	4613      	mov	r3, r2
 80056cc:	009b      	lsls	r3, r3, #2
 80056ce:	4413      	add	r3, r2
 80056d0:	009b      	lsls	r3, r3, #2
 80056d2:	4a12      	ldr	r2, [pc, #72]	@ (800571c <prvInitialiseTaskLists+0x60>)
 80056d4:	4413      	add	r3, r2
 80056d6:	4618      	mov	r0, r3
 80056d8:	f7ff fa0a 	bl	8004af0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	3301      	adds	r3, #1
 80056e0:	607b      	str	r3, [r7, #4]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2b06      	cmp	r3, #6
 80056e6:	d9ef      	bls.n	80056c8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80056e8:	480d      	ldr	r0, [pc, #52]	@ (8005720 <prvInitialiseTaskLists+0x64>)
 80056ea:	f7ff fa01 	bl	8004af0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80056ee:	480d      	ldr	r0, [pc, #52]	@ (8005724 <prvInitialiseTaskLists+0x68>)
 80056f0:	f7ff f9fe 	bl	8004af0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80056f4:	480c      	ldr	r0, [pc, #48]	@ (8005728 <prvInitialiseTaskLists+0x6c>)
 80056f6:	f7ff f9fb 	bl	8004af0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80056fa:	480c      	ldr	r0, [pc, #48]	@ (800572c <prvInitialiseTaskLists+0x70>)
 80056fc:	f7ff f9f8 	bl	8004af0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005700:	480b      	ldr	r0, [pc, #44]	@ (8005730 <prvInitialiseTaskLists+0x74>)
 8005702:	f7ff f9f5 	bl	8004af0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005706:	4b0b      	ldr	r3, [pc, #44]	@ (8005734 <prvInitialiseTaskLists+0x78>)
 8005708:	4a05      	ldr	r2, [pc, #20]	@ (8005720 <prvInitialiseTaskLists+0x64>)
 800570a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800570c:	4b0a      	ldr	r3, [pc, #40]	@ (8005738 <prvInitialiseTaskLists+0x7c>)
 800570e:	4a05      	ldr	r2, [pc, #20]	@ (8005724 <prvInitialiseTaskLists+0x68>)
 8005710:	601a      	str	r2, [r3, #0]
}
 8005712:	bf00      	nop
 8005714:	3708      	adds	r7, #8
 8005716:	46bd      	mov	sp, r7
 8005718:	bd80      	pop	{r7, pc}
 800571a:	bf00      	nop
 800571c:	20000844 	.word	0x20000844
 8005720:	200008d0 	.word	0x200008d0
 8005724:	200008e4 	.word	0x200008e4
 8005728:	20000900 	.word	0x20000900
 800572c:	20000914 	.word	0x20000914
 8005730:	2000092c 	.word	0x2000092c
 8005734:	200008f8 	.word	0x200008f8
 8005738:	200008fc 	.word	0x200008fc

0800573c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b082      	sub	sp, #8
 8005740:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005742:	e019      	b.n	8005778 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005744:	f000 fa30 	bl	8005ba8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005748:	4b10      	ldr	r3, [pc, #64]	@ (800578c <prvCheckTasksWaitingTermination+0x50>)
 800574a:	68db      	ldr	r3, [r3, #12]
 800574c:	68db      	ldr	r3, [r3, #12]
 800574e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	3304      	adds	r3, #4
 8005754:	4618      	mov	r0, r3
 8005756:	f7ff fa55 	bl	8004c04 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800575a:	4b0d      	ldr	r3, [pc, #52]	@ (8005790 <prvCheckTasksWaitingTermination+0x54>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	3b01      	subs	r3, #1
 8005760:	4a0b      	ldr	r2, [pc, #44]	@ (8005790 <prvCheckTasksWaitingTermination+0x54>)
 8005762:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005764:	4b0b      	ldr	r3, [pc, #44]	@ (8005794 <prvCheckTasksWaitingTermination+0x58>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	3b01      	subs	r3, #1
 800576a:	4a0a      	ldr	r2, [pc, #40]	@ (8005794 <prvCheckTasksWaitingTermination+0x58>)
 800576c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800576e:	f000 fa4d 	bl	8005c0c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	f000 f810 	bl	8005798 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005778:	4b06      	ldr	r3, [pc, #24]	@ (8005794 <prvCheckTasksWaitingTermination+0x58>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d1e1      	bne.n	8005744 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005780:	bf00      	nop
 8005782:	bf00      	nop
 8005784:	3708      	adds	r7, #8
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}
 800578a:	bf00      	nop
 800578c:	20000914 	.word	0x20000914
 8005790:	20000940 	.word	0x20000940
 8005794:	20000928 	.word	0x20000928

08005798 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005798:	b580      	push	{r7, lr}
 800579a:	b084      	sub	sp, #16
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d108      	bne.n	80057bc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057ae:	4618      	mov	r0, r3
 80057b0:	f000 fba8 	bl	8005f04 <vPortFree>
				vPortFree( pxTCB );
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f000 fba5 	bl	8005f04 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80057ba:	e019      	b.n	80057f0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80057c2:	2b01      	cmp	r3, #1
 80057c4:	d103      	bne.n	80057ce <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f000 fb9c 	bl	8005f04 <vPortFree>
	}
 80057cc:	e010      	b.n	80057f0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80057d4:	2b02      	cmp	r3, #2
 80057d6:	d00b      	beq.n	80057f0 <prvDeleteTCB+0x58>
	__asm volatile
 80057d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057dc:	f383 8811 	msr	BASEPRI, r3
 80057e0:	f3bf 8f6f 	isb	sy
 80057e4:	f3bf 8f4f 	dsb	sy
 80057e8:	60fb      	str	r3, [r7, #12]
}
 80057ea:	bf00      	nop
 80057ec:	bf00      	nop
 80057ee:	e7fd      	b.n	80057ec <prvDeleteTCB+0x54>
	}
 80057f0:	bf00      	nop
 80057f2:	3710      	adds	r7, #16
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bd80      	pop	{r7, pc}

080057f8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80057f8:	b480      	push	{r7}
 80057fa:	b083      	sub	sp, #12
 80057fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80057fe:	4b0c      	ldr	r3, [pc, #48]	@ (8005830 <prvResetNextTaskUnblockTime+0x38>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d104      	bne.n	8005812 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005808:	4b0a      	ldr	r3, [pc, #40]	@ (8005834 <prvResetNextTaskUnblockTime+0x3c>)
 800580a:	f04f 32ff 	mov.w	r2, #4294967295
 800580e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005810:	e008      	b.n	8005824 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005812:	4b07      	ldr	r3, [pc, #28]	@ (8005830 <prvResetNextTaskUnblockTime+0x38>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	68db      	ldr	r3, [r3, #12]
 800581a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	4a04      	ldr	r2, [pc, #16]	@ (8005834 <prvResetNextTaskUnblockTime+0x3c>)
 8005822:	6013      	str	r3, [r2, #0]
}
 8005824:	bf00      	nop
 8005826:	370c      	adds	r7, #12
 8005828:	46bd      	mov	sp, r7
 800582a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582e:	4770      	bx	lr
 8005830:	200008f8 	.word	0x200008f8
 8005834:	20000960 	.word	0x20000960

08005838 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005838:	b480      	push	{r7}
 800583a:	b083      	sub	sp, #12
 800583c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800583e:	4b0b      	ldr	r3, [pc, #44]	@ (800586c <xTaskGetSchedulerState+0x34>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d102      	bne.n	800584c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005846:	2301      	movs	r3, #1
 8005848:	607b      	str	r3, [r7, #4]
 800584a:	e008      	b.n	800585e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800584c:	4b08      	ldr	r3, [pc, #32]	@ (8005870 <xTaskGetSchedulerState+0x38>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d102      	bne.n	800585a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005854:	2302      	movs	r3, #2
 8005856:	607b      	str	r3, [r7, #4]
 8005858:	e001      	b.n	800585e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800585a:	2300      	movs	r3, #0
 800585c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800585e:	687b      	ldr	r3, [r7, #4]
	}
 8005860:	4618      	mov	r0, r3
 8005862:	370c      	adds	r7, #12
 8005864:	46bd      	mov	sp, r7
 8005866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586a:	4770      	bx	lr
 800586c:	2000094c 	.word	0x2000094c
 8005870:	20000968 	.word	0x20000968

08005874 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b084      	sub	sp, #16
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
 800587c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800587e:	4b29      	ldr	r3, [pc, #164]	@ (8005924 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005884:	4b28      	ldr	r3, [pc, #160]	@ (8005928 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	3304      	adds	r3, #4
 800588a:	4618      	mov	r0, r3
 800588c:	f7ff f9ba 	bl	8004c04 <uxListRemove>
 8005890:	4603      	mov	r3, r0
 8005892:	2b00      	cmp	r3, #0
 8005894:	d10b      	bne.n	80058ae <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005896:	4b24      	ldr	r3, [pc, #144]	@ (8005928 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800589c:	2201      	movs	r2, #1
 800589e:	fa02 f303 	lsl.w	r3, r2, r3
 80058a2:	43da      	mvns	r2, r3
 80058a4:	4b21      	ldr	r3, [pc, #132]	@ (800592c <prvAddCurrentTaskToDelayedList+0xb8>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	4013      	ands	r3, r2
 80058aa:	4a20      	ldr	r2, [pc, #128]	@ (800592c <prvAddCurrentTaskToDelayedList+0xb8>)
 80058ac:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058b4:	d10a      	bne.n	80058cc <prvAddCurrentTaskToDelayedList+0x58>
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d007      	beq.n	80058cc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80058bc:	4b1a      	ldr	r3, [pc, #104]	@ (8005928 <prvAddCurrentTaskToDelayedList+0xb4>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	3304      	adds	r3, #4
 80058c2:	4619      	mov	r1, r3
 80058c4:	481a      	ldr	r0, [pc, #104]	@ (8005930 <prvAddCurrentTaskToDelayedList+0xbc>)
 80058c6:	f7ff f940 	bl	8004b4a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80058ca:	e026      	b.n	800591a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80058cc:	68fa      	ldr	r2, [r7, #12]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	4413      	add	r3, r2
 80058d2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80058d4:	4b14      	ldr	r3, [pc, #80]	@ (8005928 <prvAddCurrentTaskToDelayedList+0xb4>)
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	68ba      	ldr	r2, [r7, #8]
 80058da:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80058dc:	68ba      	ldr	r2, [r7, #8]
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	429a      	cmp	r2, r3
 80058e2:	d209      	bcs.n	80058f8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80058e4:	4b13      	ldr	r3, [pc, #76]	@ (8005934 <prvAddCurrentTaskToDelayedList+0xc0>)
 80058e6:	681a      	ldr	r2, [r3, #0]
 80058e8:	4b0f      	ldr	r3, [pc, #60]	@ (8005928 <prvAddCurrentTaskToDelayedList+0xb4>)
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	3304      	adds	r3, #4
 80058ee:	4619      	mov	r1, r3
 80058f0:	4610      	mov	r0, r2
 80058f2:	f7ff f94e 	bl	8004b92 <vListInsert>
}
 80058f6:	e010      	b.n	800591a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80058f8:	4b0f      	ldr	r3, [pc, #60]	@ (8005938 <prvAddCurrentTaskToDelayedList+0xc4>)
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	4b0a      	ldr	r3, [pc, #40]	@ (8005928 <prvAddCurrentTaskToDelayedList+0xb4>)
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	3304      	adds	r3, #4
 8005902:	4619      	mov	r1, r3
 8005904:	4610      	mov	r0, r2
 8005906:	f7ff f944 	bl	8004b92 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800590a:	4b0c      	ldr	r3, [pc, #48]	@ (800593c <prvAddCurrentTaskToDelayedList+0xc8>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	68ba      	ldr	r2, [r7, #8]
 8005910:	429a      	cmp	r2, r3
 8005912:	d202      	bcs.n	800591a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005914:	4a09      	ldr	r2, [pc, #36]	@ (800593c <prvAddCurrentTaskToDelayedList+0xc8>)
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	6013      	str	r3, [r2, #0]
}
 800591a:	bf00      	nop
 800591c:	3710      	adds	r7, #16
 800591e:	46bd      	mov	sp, r7
 8005920:	bd80      	pop	{r7, pc}
 8005922:	bf00      	nop
 8005924:	20000944 	.word	0x20000944
 8005928:	20000840 	.word	0x20000840
 800592c:	20000948 	.word	0x20000948
 8005930:	2000092c 	.word	0x2000092c
 8005934:	200008fc 	.word	0x200008fc
 8005938:	200008f8 	.word	0x200008f8
 800593c:	20000960 	.word	0x20000960

08005940 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005940:	b480      	push	{r7}
 8005942:	b085      	sub	sp, #20
 8005944:	af00      	add	r7, sp, #0
 8005946:	60f8      	str	r0, [r7, #12]
 8005948:	60b9      	str	r1, [r7, #8]
 800594a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	3b04      	subs	r3, #4
 8005950:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005958:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	3b04      	subs	r3, #4
 800595e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	f023 0201 	bic.w	r2, r3, #1
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	3b04      	subs	r3, #4
 800596e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005970:	4a0c      	ldr	r2, [pc, #48]	@ (80059a4 <pxPortInitialiseStack+0x64>)
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	3b14      	subs	r3, #20
 800597a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800597c:	687a      	ldr	r2, [r7, #4]
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	3b04      	subs	r3, #4
 8005986:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	f06f 0202 	mvn.w	r2, #2
 800598e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	3b20      	subs	r3, #32
 8005994:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005996:	68fb      	ldr	r3, [r7, #12]
}
 8005998:	4618      	mov	r0, r3
 800599a:	3714      	adds	r7, #20
 800599c:	46bd      	mov	sp, r7
 800599e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a2:	4770      	bx	lr
 80059a4:	080059a9 	.word	0x080059a9

080059a8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80059a8:	b480      	push	{r7}
 80059aa:	b085      	sub	sp, #20
 80059ac:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80059ae:	2300      	movs	r3, #0
 80059b0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80059b2:	4b13      	ldr	r3, [pc, #76]	@ (8005a00 <prvTaskExitError+0x58>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059ba:	d00b      	beq.n	80059d4 <prvTaskExitError+0x2c>
	__asm volatile
 80059bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059c0:	f383 8811 	msr	BASEPRI, r3
 80059c4:	f3bf 8f6f 	isb	sy
 80059c8:	f3bf 8f4f 	dsb	sy
 80059cc:	60fb      	str	r3, [r7, #12]
}
 80059ce:	bf00      	nop
 80059d0:	bf00      	nop
 80059d2:	e7fd      	b.n	80059d0 <prvTaskExitError+0x28>
	__asm volatile
 80059d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059d8:	f383 8811 	msr	BASEPRI, r3
 80059dc:	f3bf 8f6f 	isb	sy
 80059e0:	f3bf 8f4f 	dsb	sy
 80059e4:	60bb      	str	r3, [r7, #8]
}
 80059e6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80059e8:	bf00      	nop
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d0fc      	beq.n	80059ea <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80059f0:	bf00      	nop
 80059f2:	bf00      	nop
 80059f4:	3714      	adds	r7, #20
 80059f6:	46bd      	mov	sp, r7
 80059f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fc:	4770      	bx	lr
 80059fe:	bf00      	nop
 8005a00:	20000370 	.word	0x20000370
	...

08005a10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005a10:	4b07      	ldr	r3, [pc, #28]	@ (8005a30 <pxCurrentTCBConst2>)
 8005a12:	6819      	ldr	r1, [r3, #0]
 8005a14:	6808      	ldr	r0, [r1, #0]
 8005a16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a1a:	f380 8809 	msr	PSP, r0
 8005a1e:	f3bf 8f6f 	isb	sy
 8005a22:	f04f 0000 	mov.w	r0, #0
 8005a26:	f380 8811 	msr	BASEPRI, r0
 8005a2a:	4770      	bx	lr
 8005a2c:	f3af 8000 	nop.w

08005a30 <pxCurrentTCBConst2>:
 8005a30:	20000840 	.word	0x20000840
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005a34:	bf00      	nop
 8005a36:	bf00      	nop

08005a38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005a38:	4808      	ldr	r0, [pc, #32]	@ (8005a5c <prvPortStartFirstTask+0x24>)
 8005a3a:	6800      	ldr	r0, [r0, #0]
 8005a3c:	6800      	ldr	r0, [r0, #0]
 8005a3e:	f380 8808 	msr	MSP, r0
 8005a42:	f04f 0000 	mov.w	r0, #0
 8005a46:	f380 8814 	msr	CONTROL, r0
 8005a4a:	b662      	cpsie	i
 8005a4c:	b661      	cpsie	f
 8005a4e:	f3bf 8f4f 	dsb	sy
 8005a52:	f3bf 8f6f 	isb	sy
 8005a56:	df00      	svc	0
 8005a58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005a5a:	bf00      	nop
 8005a5c:	e000ed08 	.word	0xe000ed08

08005a60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b086      	sub	sp, #24
 8005a64:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005a66:	4b47      	ldr	r3, [pc, #284]	@ (8005b84 <xPortStartScheduler+0x124>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4a47      	ldr	r2, [pc, #284]	@ (8005b88 <xPortStartScheduler+0x128>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d10b      	bne.n	8005a88 <xPortStartScheduler+0x28>
	__asm volatile
 8005a70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a74:	f383 8811 	msr	BASEPRI, r3
 8005a78:	f3bf 8f6f 	isb	sy
 8005a7c:	f3bf 8f4f 	dsb	sy
 8005a80:	60fb      	str	r3, [r7, #12]
}
 8005a82:	bf00      	nop
 8005a84:	bf00      	nop
 8005a86:	e7fd      	b.n	8005a84 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005a88:	4b3e      	ldr	r3, [pc, #248]	@ (8005b84 <xPortStartScheduler+0x124>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4a3f      	ldr	r2, [pc, #252]	@ (8005b8c <xPortStartScheduler+0x12c>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d10b      	bne.n	8005aaa <xPortStartScheduler+0x4a>
	__asm volatile
 8005a92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a96:	f383 8811 	msr	BASEPRI, r3
 8005a9a:	f3bf 8f6f 	isb	sy
 8005a9e:	f3bf 8f4f 	dsb	sy
 8005aa2:	613b      	str	r3, [r7, #16]
}
 8005aa4:	bf00      	nop
 8005aa6:	bf00      	nop
 8005aa8:	e7fd      	b.n	8005aa6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005aaa:	4b39      	ldr	r3, [pc, #228]	@ (8005b90 <xPortStartScheduler+0x130>)
 8005aac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	781b      	ldrb	r3, [r3, #0]
 8005ab2:	b2db      	uxtb	r3, r3
 8005ab4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005ab6:	697b      	ldr	r3, [r7, #20]
 8005ab8:	22ff      	movs	r2, #255	@ 0xff
 8005aba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	781b      	ldrb	r3, [r3, #0]
 8005ac0:	b2db      	uxtb	r3, r3
 8005ac2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005ac4:	78fb      	ldrb	r3, [r7, #3]
 8005ac6:	b2db      	uxtb	r3, r3
 8005ac8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005acc:	b2da      	uxtb	r2, r3
 8005ace:	4b31      	ldr	r3, [pc, #196]	@ (8005b94 <xPortStartScheduler+0x134>)
 8005ad0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005ad2:	4b31      	ldr	r3, [pc, #196]	@ (8005b98 <xPortStartScheduler+0x138>)
 8005ad4:	2207      	movs	r2, #7
 8005ad6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005ad8:	e009      	b.n	8005aee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8005ada:	4b2f      	ldr	r3, [pc, #188]	@ (8005b98 <xPortStartScheduler+0x138>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	3b01      	subs	r3, #1
 8005ae0:	4a2d      	ldr	r2, [pc, #180]	@ (8005b98 <xPortStartScheduler+0x138>)
 8005ae2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005ae4:	78fb      	ldrb	r3, [r7, #3]
 8005ae6:	b2db      	uxtb	r3, r3
 8005ae8:	005b      	lsls	r3, r3, #1
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005aee:	78fb      	ldrb	r3, [r7, #3]
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005af6:	2b80      	cmp	r3, #128	@ 0x80
 8005af8:	d0ef      	beq.n	8005ada <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005afa:	4b27      	ldr	r3, [pc, #156]	@ (8005b98 <xPortStartScheduler+0x138>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f1c3 0307 	rsb	r3, r3, #7
 8005b02:	2b04      	cmp	r3, #4
 8005b04:	d00b      	beq.n	8005b1e <xPortStartScheduler+0xbe>
	__asm volatile
 8005b06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b0a:	f383 8811 	msr	BASEPRI, r3
 8005b0e:	f3bf 8f6f 	isb	sy
 8005b12:	f3bf 8f4f 	dsb	sy
 8005b16:	60bb      	str	r3, [r7, #8]
}
 8005b18:	bf00      	nop
 8005b1a:	bf00      	nop
 8005b1c:	e7fd      	b.n	8005b1a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005b1e:	4b1e      	ldr	r3, [pc, #120]	@ (8005b98 <xPortStartScheduler+0x138>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	021b      	lsls	r3, r3, #8
 8005b24:	4a1c      	ldr	r2, [pc, #112]	@ (8005b98 <xPortStartScheduler+0x138>)
 8005b26:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005b28:	4b1b      	ldr	r3, [pc, #108]	@ (8005b98 <xPortStartScheduler+0x138>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005b30:	4a19      	ldr	r2, [pc, #100]	@ (8005b98 <xPortStartScheduler+0x138>)
 8005b32:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	b2da      	uxtb	r2, r3
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005b3c:	4b17      	ldr	r3, [pc, #92]	@ (8005b9c <xPortStartScheduler+0x13c>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	4a16      	ldr	r2, [pc, #88]	@ (8005b9c <xPortStartScheduler+0x13c>)
 8005b42:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005b46:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005b48:	4b14      	ldr	r3, [pc, #80]	@ (8005b9c <xPortStartScheduler+0x13c>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a13      	ldr	r2, [pc, #76]	@ (8005b9c <xPortStartScheduler+0x13c>)
 8005b4e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005b52:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005b54:	f000 f8da 	bl	8005d0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005b58:	4b11      	ldr	r3, [pc, #68]	@ (8005ba0 <xPortStartScheduler+0x140>)
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005b5e:	f000 f8f9 	bl	8005d54 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005b62:	4b10      	ldr	r3, [pc, #64]	@ (8005ba4 <xPortStartScheduler+0x144>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a0f      	ldr	r2, [pc, #60]	@ (8005ba4 <xPortStartScheduler+0x144>)
 8005b68:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005b6c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005b6e:	f7ff ff63 	bl	8005a38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005b72:	f7ff fccb 	bl	800550c <vTaskSwitchContext>
	prvTaskExitError();
 8005b76:	f7ff ff17 	bl	80059a8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005b7a:	2300      	movs	r3, #0
}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	3718      	adds	r7, #24
 8005b80:	46bd      	mov	sp, r7
 8005b82:	bd80      	pop	{r7, pc}
 8005b84:	e000ed00 	.word	0xe000ed00
 8005b88:	410fc271 	.word	0x410fc271
 8005b8c:	410fc270 	.word	0x410fc270
 8005b90:	e000e400 	.word	0xe000e400
 8005b94:	2000096c 	.word	0x2000096c
 8005b98:	20000970 	.word	0x20000970
 8005b9c:	e000ed20 	.word	0xe000ed20
 8005ba0:	20000370 	.word	0x20000370
 8005ba4:	e000ef34 	.word	0xe000ef34

08005ba8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b083      	sub	sp, #12
 8005bac:	af00      	add	r7, sp, #0
	__asm volatile
 8005bae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bb2:	f383 8811 	msr	BASEPRI, r3
 8005bb6:	f3bf 8f6f 	isb	sy
 8005bba:	f3bf 8f4f 	dsb	sy
 8005bbe:	607b      	str	r3, [r7, #4]
}
 8005bc0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005bc2:	4b10      	ldr	r3, [pc, #64]	@ (8005c04 <vPortEnterCritical+0x5c>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	3301      	adds	r3, #1
 8005bc8:	4a0e      	ldr	r2, [pc, #56]	@ (8005c04 <vPortEnterCritical+0x5c>)
 8005bca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005bcc:	4b0d      	ldr	r3, [pc, #52]	@ (8005c04 <vPortEnterCritical+0x5c>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	2b01      	cmp	r3, #1
 8005bd2:	d110      	bne.n	8005bf6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005bd4:	4b0c      	ldr	r3, [pc, #48]	@ (8005c08 <vPortEnterCritical+0x60>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	b2db      	uxtb	r3, r3
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d00b      	beq.n	8005bf6 <vPortEnterCritical+0x4e>
	__asm volatile
 8005bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005be2:	f383 8811 	msr	BASEPRI, r3
 8005be6:	f3bf 8f6f 	isb	sy
 8005bea:	f3bf 8f4f 	dsb	sy
 8005bee:	603b      	str	r3, [r7, #0]
}
 8005bf0:	bf00      	nop
 8005bf2:	bf00      	nop
 8005bf4:	e7fd      	b.n	8005bf2 <vPortEnterCritical+0x4a>
	}
}
 8005bf6:	bf00      	nop
 8005bf8:	370c      	adds	r7, #12
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c00:	4770      	bx	lr
 8005c02:	bf00      	nop
 8005c04:	20000370 	.word	0x20000370
 8005c08:	e000ed04 	.word	0xe000ed04

08005c0c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b083      	sub	sp, #12
 8005c10:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005c12:	4b12      	ldr	r3, [pc, #72]	@ (8005c5c <vPortExitCritical+0x50>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d10b      	bne.n	8005c32 <vPortExitCritical+0x26>
	__asm volatile
 8005c1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c1e:	f383 8811 	msr	BASEPRI, r3
 8005c22:	f3bf 8f6f 	isb	sy
 8005c26:	f3bf 8f4f 	dsb	sy
 8005c2a:	607b      	str	r3, [r7, #4]
}
 8005c2c:	bf00      	nop
 8005c2e:	bf00      	nop
 8005c30:	e7fd      	b.n	8005c2e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005c32:	4b0a      	ldr	r3, [pc, #40]	@ (8005c5c <vPortExitCritical+0x50>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	3b01      	subs	r3, #1
 8005c38:	4a08      	ldr	r2, [pc, #32]	@ (8005c5c <vPortExitCritical+0x50>)
 8005c3a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005c3c:	4b07      	ldr	r3, [pc, #28]	@ (8005c5c <vPortExitCritical+0x50>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d105      	bne.n	8005c50 <vPortExitCritical+0x44>
 8005c44:	2300      	movs	r3, #0
 8005c46:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005c4e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005c50:	bf00      	nop
 8005c52:	370c      	adds	r7, #12
 8005c54:	46bd      	mov	sp, r7
 8005c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5a:	4770      	bx	lr
 8005c5c:	20000370 	.word	0x20000370

08005c60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005c60:	f3ef 8009 	mrs	r0, PSP
 8005c64:	f3bf 8f6f 	isb	sy
 8005c68:	4b15      	ldr	r3, [pc, #84]	@ (8005cc0 <pxCurrentTCBConst>)
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	f01e 0f10 	tst.w	lr, #16
 8005c70:	bf08      	it	eq
 8005c72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005c76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c7a:	6010      	str	r0, [r2, #0]
 8005c7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005c80:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005c84:	f380 8811 	msr	BASEPRI, r0
 8005c88:	f3bf 8f4f 	dsb	sy
 8005c8c:	f3bf 8f6f 	isb	sy
 8005c90:	f7ff fc3c 	bl	800550c <vTaskSwitchContext>
 8005c94:	f04f 0000 	mov.w	r0, #0
 8005c98:	f380 8811 	msr	BASEPRI, r0
 8005c9c:	bc09      	pop	{r0, r3}
 8005c9e:	6819      	ldr	r1, [r3, #0]
 8005ca0:	6808      	ldr	r0, [r1, #0]
 8005ca2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ca6:	f01e 0f10 	tst.w	lr, #16
 8005caa:	bf08      	it	eq
 8005cac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005cb0:	f380 8809 	msr	PSP, r0
 8005cb4:	f3bf 8f6f 	isb	sy
 8005cb8:	4770      	bx	lr
 8005cba:	bf00      	nop
 8005cbc:	f3af 8000 	nop.w

08005cc0 <pxCurrentTCBConst>:
 8005cc0:	20000840 	.word	0x20000840
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005cc4:	bf00      	nop
 8005cc6:	bf00      	nop

08005cc8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b082      	sub	sp, #8
 8005ccc:	af00      	add	r7, sp, #0
	__asm volatile
 8005cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cd2:	f383 8811 	msr	BASEPRI, r3
 8005cd6:	f3bf 8f6f 	isb	sy
 8005cda:	f3bf 8f4f 	dsb	sy
 8005cde:	607b      	str	r3, [r7, #4]
}
 8005ce0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005ce2:	f7ff fb59 	bl	8005398 <xTaskIncrementTick>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d003      	beq.n	8005cf4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005cec:	4b06      	ldr	r3, [pc, #24]	@ (8005d08 <xPortSysTickHandler+0x40>)
 8005cee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cf2:	601a      	str	r2, [r3, #0]
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	f383 8811 	msr	BASEPRI, r3
}
 8005cfe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005d00:	bf00      	nop
 8005d02:	3708      	adds	r7, #8
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bd80      	pop	{r7, pc}
 8005d08:	e000ed04 	.word	0xe000ed04

08005d0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005d10:	4b0b      	ldr	r3, [pc, #44]	@ (8005d40 <vPortSetupTimerInterrupt+0x34>)
 8005d12:	2200      	movs	r2, #0
 8005d14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005d16:	4b0b      	ldr	r3, [pc, #44]	@ (8005d44 <vPortSetupTimerInterrupt+0x38>)
 8005d18:	2200      	movs	r2, #0
 8005d1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005d1c:	4b0a      	ldr	r3, [pc, #40]	@ (8005d48 <vPortSetupTimerInterrupt+0x3c>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a0a      	ldr	r2, [pc, #40]	@ (8005d4c <vPortSetupTimerInterrupt+0x40>)
 8005d22:	fba2 2303 	umull	r2, r3, r2, r3
 8005d26:	099b      	lsrs	r3, r3, #6
 8005d28:	4a09      	ldr	r2, [pc, #36]	@ (8005d50 <vPortSetupTimerInterrupt+0x44>)
 8005d2a:	3b01      	subs	r3, #1
 8005d2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005d2e:	4b04      	ldr	r3, [pc, #16]	@ (8005d40 <vPortSetupTimerInterrupt+0x34>)
 8005d30:	2207      	movs	r2, #7
 8005d32:	601a      	str	r2, [r3, #0]
}
 8005d34:	bf00      	nop
 8005d36:	46bd      	mov	sp, r7
 8005d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3c:	4770      	bx	lr
 8005d3e:	bf00      	nop
 8005d40:	e000e010 	.word	0xe000e010
 8005d44:	e000e018 	.word	0xe000e018
 8005d48:	20000364 	.word	0x20000364
 8005d4c:	10624dd3 	.word	0x10624dd3
 8005d50:	e000e014 	.word	0xe000e014

08005d54 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005d54:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005d64 <vPortEnableVFP+0x10>
 8005d58:	6801      	ldr	r1, [r0, #0]
 8005d5a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8005d5e:	6001      	str	r1, [r0, #0]
 8005d60:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005d62:	bf00      	nop
 8005d64:	e000ed88 	.word	0xe000ed88

08005d68 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b08a      	sub	sp, #40	@ 0x28
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005d70:	2300      	movs	r3, #0
 8005d72:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005d74:	f7ff fa64 	bl	8005240 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005d78:	4b5c      	ldr	r3, [pc, #368]	@ (8005eec <pvPortMalloc+0x184>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d101      	bne.n	8005d84 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005d80:	f000 f924 	bl	8005fcc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005d84:	4b5a      	ldr	r3, [pc, #360]	@ (8005ef0 <pvPortMalloc+0x188>)
 8005d86:	681a      	ldr	r2, [r3, #0]
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	4013      	ands	r3, r2
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	f040 8095 	bne.w	8005ebc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d01e      	beq.n	8005dd6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005d98:	2208      	movs	r2, #8
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	4413      	add	r3, r2
 8005d9e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	f003 0307 	and.w	r3, r3, #7
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d015      	beq.n	8005dd6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	f023 0307 	bic.w	r3, r3, #7
 8005db0:	3308      	adds	r3, #8
 8005db2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	f003 0307 	and.w	r3, r3, #7
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d00b      	beq.n	8005dd6 <pvPortMalloc+0x6e>
	__asm volatile
 8005dbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dc2:	f383 8811 	msr	BASEPRI, r3
 8005dc6:	f3bf 8f6f 	isb	sy
 8005dca:	f3bf 8f4f 	dsb	sy
 8005dce:	617b      	str	r3, [r7, #20]
}
 8005dd0:	bf00      	nop
 8005dd2:	bf00      	nop
 8005dd4:	e7fd      	b.n	8005dd2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d06f      	beq.n	8005ebc <pvPortMalloc+0x154>
 8005ddc:	4b45      	ldr	r3, [pc, #276]	@ (8005ef4 <pvPortMalloc+0x18c>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	687a      	ldr	r2, [r7, #4]
 8005de2:	429a      	cmp	r2, r3
 8005de4:	d86a      	bhi.n	8005ebc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005de6:	4b44      	ldr	r3, [pc, #272]	@ (8005ef8 <pvPortMalloc+0x190>)
 8005de8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005dea:	4b43      	ldr	r3, [pc, #268]	@ (8005ef8 <pvPortMalloc+0x190>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005df0:	e004      	b.n	8005dfc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	687a      	ldr	r2, [r7, #4]
 8005e02:	429a      	cmp	r2, r3
 8005e04:	d903      	bls.n	8005e0e <pvPortMalloc+0xa6>
 8005e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d1f1      	bne.n	8005df2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005e0e:	4b37      	ldr	r3, [pc, #220]	@ (8005eec <pvPortMalloc+0x184>)
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e14:	429a      	cmp	r2, r3
 8005e16:	d051      	beq.n	8005ebc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005e18:	6a3b      	ldr	r3, [r7, #32]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	2208      	movs	r2, #8
 8005e1e:	4413      	add	r3, r2
 8005e20:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e24:	681a      	ldr	r2, [r3, #0]
 8005e26:	6a3b      	ldr	r3, [r7, #32]
 8005e28:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e2c:	685a      	ldr	r2, [r3, #4]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	1ad2      	subs	r2, r2, r3
 8005e32:	2308      	movs	r3, #8
 8005e34:	005b      	lsls	r3, r3, #1
 8005e36:	429a      	cmp	r2, r3
 8005e38:	d920      	bls.n	8005e7c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005e3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	4413      	add	r3, r2
 8005e40:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005e42:	69bb      	ldr	r3, [r7, #24]
 8005e44:	f003 0307 	and.w	r3, r3, #7
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d00b      	beq.n	8005e64 <pvPortMalloc+0xfc>
	__asm volatile
 8005e4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e50:	f383 8811 	msr	BASEPRI, r3
 8005e54:	f3bf 8f6f 	isb	sy
 8005e58:	f3bf 8f4f 	dsb	sy
 8005e5c:	613b      	str	r3, [r7, #16]
}
 8005e5e:	bf00      	nop
 8005e60:	bf00      	nop
 8005e62:	e7fd      	b.n	8005e60 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e66:	685a      	ldr	r2, [r3, #4]
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	1ad2      	subs	r2, r2, r3
 8005e6c:	69bb      	ldr	r3, [r7, #24]
 8005e6e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e72:	687a      	ldr	r2, [r7, #4]
 8005e74:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005e76:	69b8      	ldr	r0, [r7, #24]
 8005e78:	f000 f90a 	bl	8006090 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005e7c:	4b1d      	ldr	r3, [pc, #116]	@ (8005ef4 <pvPortMalloc+0x18c>)
 8005e7e:	681a      	ldr	r2, [r3, #0]
 8005e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e82:	685b      	ldr	r3, [r3, #4]
 8005e84:	1ad3      	subs	r3, r2, r3
 8005e86:	4a1b      	ldr	r2, [pc, #108]	@ (8005ef4 <pvPortMalloc+0x18c>)
 8005e88:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005e8a:	4b1a      	ldr	r3, [pc, #104]	@ (8005ef4 <pvPortMalloc+0x18c>)
 8005e8c:	681a      	ldr	r2, [r3, #0]
 8005e8e:	4b1b      	ldr	r3, [pc, #108]	@ (8005efc <pvPortMalloc+0x194>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	429a      	cmp	r2, r3
 8005e94:	d203      	bcs.n	8005e9e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005e96:	4b17      	ldr	r3, [pc, #92]	@ (8005ef4 <pvPortMalloc+0x18c>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	4a18      	ldr	r2, [pc, #96]	@ (8005efc <pvPortMalloc+0x194>)
 8005e9c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ea0:	685a      	ldr	r2, [r3, #4]
 8005ea2:	4b13      	ldr	r3, [pc, #76]	@ (8005ef0 <pvPortMalloc+0x188>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	431a      	orrs	r2, r3
 8005ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eaa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eae:	2200      	movs	r2, #0
 8005eb0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005eb2:	4b13      	ldr	r3, [pc, #76]	@ (8005f00 <pvPortMalloc+0x198>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	3301      	adds	r3, #1
 8005eb8:	4a11      	ldr	r2, [pc, #68]	@ (8005f00 <pvPortMalloc+0x198>)
 8005eba:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005ebc:	f7ff f9ce 	bl	800525c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005ec0:	69fb      	ldr	r3, [r7, #28]
 8005ec2:	f003 0307 	and.w	r3, r3, #7
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d00b      	beq.n	8005ee2 <pvPortMalloc+0x17a>
	__asm volatile
 8005eca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ece:	f383 8811 	msr	BASEPRI, r3
 8005ed2:	f3bf 8f6f 	isb	sy
 8005ed6:	f3bf 8f4f 	dsb	sy
 8005eda:	60fb      	str	r3, [r7, #12]
}
 8005edc:	bf00      	nop
 8005ede:	bf00      	nop
 8005ee0:	e7fd      	b.n	8005ede <pvPortMalloc+0x176>
	return pvReturn;
 8005ee2:	69fb      	ldr	r3, [r7, #28]
}
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	3728      	adds	r7, #40	@ 0x28
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bd80      	pop	{r7, pc}
 8005eec:	20001534 	.word	0x20001534
 8005ef0:	20001548 	.word	0x20001548
 8005ef4:	20001538 	.word	0x20001538
 8005ef8:	2000152c 	.word	0x2000152c
 8005efc:	2000153c 	.word	0x2000153c
 8005f00:	20001540 	.word	0x20001540

08005f04 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b086      	sub	sp, #24
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d04f      	beq.n	8005fb6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005f16:	2308      	movs	r3, #8
 8005f18:	425b      	negs	r3, r3
 8005f1a:	697a      	ldr	r2, [r7, #20]
 8005f1c:	4413      	add	r3, r2
 8005f1e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005f20:	697b      	ldr	r3, [r7, #20]
 8005f22:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005f24:	693b      	ldr	r3, [r7, #16]
 8005f26:	685a      	ldr	r2, [r3, #4]
 8005f28:	4b25      	ldr	r3, [pc, #148]	@ (8005fc0 <vPortFree+0xbc>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	4013      	ands	r3, r2
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d10b      	bne.n	8005f4a <vPortFree+0x46>
	__asm volatile
 8005f32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f36:	f383 8811 	msr	BASEPRI, r3
 8005f3a:	f3bf 8f6f 	isb	sy
 8005f3e:	f3bf 8f4f 	dsb	sy
 8005f42:	60fb      	str	r3, [r7, #12]
}
 8005f44:	bf00      	nop
 8005f46:	bf00      	nop
 8005f48:	e7fd      	b.n	8005f46 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005f4a:	693b      	ldr	r3, [r7, #16]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d00b      	beq.n	8005f6a <vPortFree+0x66>
	__asm volatile
 8005f52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f56:	f383 8811 	msr	BASEPRI, r3
 8005f5a:	f3bf 8f6f 	isb	sy
 8005f5e:	f3bf 8f4f 	dsb	sy
 8005f62:	60bb      	str	r3, [r7, #8]
}
 8005f64:	bf00      	nop
 8005f66:	bf00      	nop
 8005f68:	e7fd      	b.n	8005f66 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005f6a:	693b      	ldr	r3, [r7, #16]
 8005f6c:	685a      	ldr	r2, [r3, #4]
 8005f6e:	4b14      	ldr	r3, [pc, #80]	@ (8005fc0 <vPortFree+0xbc>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	4013      	ands	r3, r2
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d01e      	beq.n	8005fb6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005f78:	693b      	ldr	r3, [r7, #16]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d11a      	bne.n	8005fb6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005f80:	693b      	ldr	r3, [r7, #16]
 8005f82:	685a      	ldr	r2, [r3, #4]
 8005f84:	4b0e      	ldr	r3, [pc, #56]	@ (8005fc0 <vPortFree+0xbc>)
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	43db      	mvns	r3, r3
 8005f8a:	401a      	ands	r2, r3
 8005f8c:	693b      	ldr	r3, [r7, #16]
 8005f8e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005f90:	f7ff f956 	bl	8005240 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	685a      	ldr	r2, [r3, #4]
 8005f98:	4b0a      	ldr	r3, [pc, #40]	@ (8005fc4 <vPortFree+0xc0>)
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	4413      	add	r3, r2
 8005f9e:	4a09      	ldr	r2, [pc, #36]	@ (8005fc4 <vPortFree+0xc0>)
 8005fa0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005fa2:	6938      	ldr	r0, [r7, #16]
 8005fa4:	f000 f874 	bl	8006090 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005fa8:	4b07      	ldr	r3, [pc, #28]	@ (8005fc8 <vPortFree+0xc4>)
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	3301      	adds	r3, #1
 8005fae:	4a06      	ldr	r2, [pc, #24]	@ (8005fc8 <vPortFree+0xc4>)
 8005fb0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005fb2:	f7ff f953 	bl	800525c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005fb6:	bf00      	nop
 8005fb8:	3718      	adds	r7, #24
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	bd80      	pop	{r7, pc}
 8005fbe:	bf00      	nop
 8005fc0:	20001548 	.word	0x20001548
 8005fc4:	20001538 	.word	0x20001538
 8005fc8:	20001544 	.word	0x20001544

08005fcc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b085      	sub	sp, #20
 8005fd0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005fd2:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8005fd6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005fd8:	4b27      	ldr	r3, [pc, #156]	@ (8006078 <prvHeapInit+0xac>)
 8005fda:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	f003 0307 	and.w	r3, r3, #7
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d00c      	beq.n	8006000 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	3307      	adds	r3, #7
 8005fea:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	f023 0307 	bic.w	r3, r3, #7
 8005ff2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005ff4:	68ba      	ldr	r2, [r7, #8]
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	1ad3      	subs	r3, r2, r3
 8005ffa:	4a1f      	ldr	r2, [pc, #124]	@ (8006078 <prvHeapInit+0xac>)
 8005ffc:	4413      	add	r3, r2
 8005ffe:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006004:	4a1d      	ldr	r2, [pc, #116]	@ (800607c <prvHeapInit+0xb0>)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800600a:	4b1c      	ldr	r3, [pc, #112]	@ (800607c <prvHeapInit+0xb0>)
 800600c:	2200      	movs	r2, #0
 800600e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	68ba      	ldr	r2, [r7, #8]
 8006014:	4413      	add	r3, r2
 8006016:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006018:	2208      	movs	r2, #8
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	1a9b      	subs	r3, r3, r2
 800601e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	f023 0307 	bic.w	r3, r3, #7
 8006026:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	4a15      	ldr	r2, [pc, #84]	@ (8006080 <prvHeapInit+0xb4>)
 800602c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800602e:	4b14      	ldr	r3, [pc, #80]	@ (8006080 <prvHeapInit+0xb4>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	2200      	movs	r2, #0
 8006034:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006036:	4b12      	ldr	r3, [pc, #72]	@ (8006080 <prvHeapInit+0xb4>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	2200      	movs	r2, #0
 800603c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	68fa      	ldr	r2, [r7, #12]
 8006046:	1ad2      	subs	r2, r2, r3
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800604c:	4b0c      	ldr	r3, [pc, #48]	@ (8006080 <prvHeapInit+0xb4>)
 800604e:	681a      	ldr	r2, [r3, #0]
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	4a0a      	ldr	r2, [pc, #40]	@ (8006084 <prvHeapInit+0xb8>)
 800605a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	685b      	ldr	r3, [r3, #4]
 8006060:	4a09      	ldr	r2, [pc, #36]	@ (8006088 <prvHeapInit+0xbc>)
 8006062:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006064:	4b09      	ldr	r3, [pc, #36]	@ (800608c <prvHeapInit+0xc0>)
 8006066:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800606a:	601a      	str	r2, [r3, #0]
}
 800606c:	bf00      	nop
 800606e:	3714      	adds	r7, #20
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr
 8006078:	20000974 	.word	0x20000974
 800607c:	2000152c 	.word	0x2000152c
 8006080:	20001534 	.word	0x20001534
 8006084:	2000153c 	.word	0x2000153c
 8006088:	20001538 	.word	0x20001538
 800608c:	20001548 	.word	0x20001548

08006090 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006090:	b480      	push	{r7}
 8006092:	b085      	sub	sp, #20
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006098:	4b28      	ldr	r3, [pc, #160]	@ (800613c <prvInsertBlockIntoFreeList+0xac>)
 800609a:	60fb      	str	r3, [r7, #12]
 800609c:	e002      	b.n	80060a4 <prvInsertBlockIntoFreeList+0x14>
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	60fb      	str	r3, [r7, #12]
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	687a      	ldr	r2, [r7, #4]
 80060aa:	429a      	cmp	r2, r3
 80060ac:	d8f7      	bhi.n	800609e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	68ba      	ldr	r2, [r7, #8]
 80060b8:	4413      	add	r3, r2
 80060ba:	687a      	ldr	r2, [r7, #4]
 80060bc:	429a      	cmp	r2, r3
 80060be:	d108      	bne.n	80060d2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	685a      	ldr	r2, [r3, #4]
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	441a      	add	r2, r3
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	685b      	ldr	r3, [r3, #4]
 80060da:	68ba      	ldr	r2, [r7, #8]
 80060dc:	441a      	add	r2, r3
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	429a      	cmp	r2, r3
 80060e4:	d118      	bne.n	8006118 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681a      	ldr	r2, [r3, #0]
 80060ea:	4b15      	ldr	r3, [pc, #84]	@ (8006140 <prvInsertBlockIntoFreeList+0xb0>)
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	429a      	cmp	r2, r3
 80060f0:	d00d      	beq.n	800610e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	685a      	ldr	r2, [r3, #4]
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	441a      	add	r2, r3
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	681a      	ldr	r2, [r3, #0]
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	601a      	str	r2, [r3, #0]
 800610c:	e008      	b.n	8006120 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800610e:	4b0c      	ldr	r3, [pc, #48]	@ (8006140 <prvInsertBlockIntoFreeList+0xb0>)
 8006110:	681a      	ldr	r2, [r3, #0]
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	601a      	str	r2, [r3, #0]
 8006116:	e003      	b.n	8006120 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681a      	ldr	r2, [r3, #0]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006120:	68fa      	ldr	r2, [r7, #12]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	429a      	cmp	r2, r3
 8006126:	d002      	beq.n	800612e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	687a      	ldr	r2, [r7, #4]
 800612c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800612e:	bf00      	nop
 8006130:	3714      	adds	r7, #20
 8006132:	46bd      	mov	sp, r7
 8006134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006138:	4770      	bx	lr
 800613a:	bf00      	nop
 800613c:	2000152c 	.word	0x2000152c
 8006140:	20001534 	.word	0x20001534

08006144 <uart_read>:
#include <stdio.h>

#include "usart.h"
#include "gpio.h"

static char uart_read(h_shell_t * h_shell) {
 8006144:	b580      	push	{r7, lr}
 8006146:	b084      	sub	sp, #16
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
//
//	// bloquer la tache jusqu' reception de caractre
//	xSemaphoreTake(h_shell->sem_uart_rx, portMAX_DELAY);
//
//	return c;
	h_shell->drv_shell.drv_shell_receive(&c, 1);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	689b      	ldr	r3, [r3, #8]
 8006150:	f107 020f 	add.w	r2, r7, #15
 8006154:	2101      	movs	r1, #1
 8006156:	4610      	mov	r0, r2
 8006158:	4798      	blx	r3

	return c;
 800615a:	7bfb      	ldrb	r3, [r7, #15]
}
 800615c:	4618      	mov	r0, r3
 800615e:	3710      	adds	r7, #16
 8006160:	46bd      	mov	sp, r7
 8006162:	bd80      	pop	{r7, pc}

08006164 <uart_write>:

static int uart_write(h_shell_t * h_shell, char * s, uint16_t size) {
 8006164:	b580      	push	{r7, lr}
 8006166:	b084      	sub	sp, #16
 8006168:	af00      	add	r7, sp, #0
 800616a:	60f8      	str	r0, [r7, #12]
 800616c:	60b9      	str	r1, [r7, #8]
 800616e:	4613      	mov	r3, r2
 8006170:	80fb      	strh	r3, [r7, #6]
//	HAL_UART_Transmit(h_shell->huart, (uint8_t*)s, size, HAL_MAX_DELAY);
//
//	return size;

	h_shell->drv_shell.drv_shell_transmit(s, size);
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	88fa      	ldrh	r2, [r7, #6]
 8006178:	4611      	mov	r1, r2
 800617a:	68b8      	ldr	r0, [r7, #8]
 800617c:	4798      	blx	r3
	return size;
 800617e:	88fb      	ldrh	r3, [r7, #6]
}
 8006180:	4618      	mov	r0, r3
 8006182:	3710      	adds	r7, #16
 8006184:	46bd      	mov	sp, r7
 8006186:	bd80      	pop	{r7, pc}

08006188 <sh_help>:

static int sh_help(h_shell_t * h_shell, int argc, char ** argv) {
 8006188:	b590      	push	{r4, r7, lr}
 800618a:	b089      	sub	sp, #36	@ 0x24
 800618c:	af02      	add	r7, sp, #8
 800618e:	60f8      	str	r0, [r7, #12]
 8006190:	60b9      	str	r1, [r7, #8]
 8006192:	607a      	str	r2, [r7, #4]
	int i;

	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 8006194:	2300      	movs	r3, #0
 8006196:	617b      	str	r3, [r7, #20]
 8006198:	e028      	b.n	80061ec <sh_help+0x64>
		int size;
		size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->shell_func_list[i].c, h_shell->shell_func_list[i].description);
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 80061a0:	68f9      	ldr	r1, [r7, #12]
 80061a2:	697a      	ldr	r2, [r7, #20]
 80061a4:	4613      	mov	r3, r2
 80061a6:	005b      	lsls	r3, r3, #1
 80061a8:	4413      	add	r3, r2
 80061aa:	009b      	lsls	r3, r3, #2
 80061ac:	440b      	add	r3, r1
 80061ae:	3314      	adds	r3, #20
 80061b0:	781b      	ldrb	r3, [r3, #0]
 80061b2:	461c      	mov	r4, r3
 80061b4:	68f9      	ldr	r1, [r7, #12]
 80061b6:	697a      	ldr	r2, [r7, #20]
 80061b8:	4613      	mov	r3, r2
 80061ba:	005b      	lsls	r3, r3, #1
 80061bc:	4413      	add	r3, r2
 80061be:	009b      	lsls	r3, r3, #2
 80061c0:	440b      	add	r3, r1
 80061c2:	331c      	adds	r3, #28
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	9300      	str	r3, [sp, #0]
 80061c8:	4623      	mov	r3, r4
 80061ca:	4a0d      	ldr	r2, [pc, #52]	@ (8006200 <sh_help+0x78>)
 80061cc:	2128      	movs	r1, #40	@ 0x28
 80061ce:	f001 f999 	bl	8007504 <sniprintf>
 80061d2:	6138      	str	r0, [r7, #16]
		uart_write(h_shell, h_shell->print_buffer, size);
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 80061da:	693a      	ldr	r2, [r7, #16]
 80061dc:	b292      	uxth	r2, r2
 80061de:	4619      	mov	r1, r3
 80061e0:	68f8      	ldr	r0, [r7, #12]
 80061e2:	f7ff ffbf 	bl	8006164 <uart_write>
	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	3301      	adds	r3, #1
 80061ea:	617b      	str	r3, [r7, #20]
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	691b      	ldr	r3, [r3, #16]
 80061f0:	697a      	ldr	r2, [r7, #20]
 80061f2:	429a      	cmp	r2, r3
 80061f4:	dbd1      	blt.n	800619a <sh_help+0x12>
	}

	return 0;
 80061f6:	2300      	movs	r3, #0
}
 80061f8:	4618      	mov	r0, r3
 80061fa:	371c      	adds	r7, #28
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bd90      	pop	{r4, r7, pc}
 8006200:	0800ae48 	.word	0x0800ae48

08006204 <shell_init>:

void shell_init(h_shell_t * h_shell) {
 8006204:	b580      	push	{r7, lr}
 8006206:	b084      	sub	sp, #16
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
	int size = 0;
 800620c:	2300      	movs	r3, #0
 800620e:	60fb      	str	r3, [r7, #12]

	// Cration du smaphore
	h_shell->sem_uart_rx = xSemaphoreCreateBinary();
 8006210:	2203      	movs	r2, #3
 8006212:	2100      	movs	r1, #0
 8006214:	2001      	movs	r0, #1
 8006216:	f7fe fd89 	bl	8004d2c <xQueueGenericCreate>
 800621a:	4602      	mov	r2, r0
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	60da      	str	r2, [r3, #12]

	h_shell->shell_func_list_size = 0;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2200      	movs	r2, #0
 8006224:	611a      	str	r2, [r3, #16]

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800622c:	4a0c      	ldr	r2, [pc, #48]	@ (8006260 <shell_init+0x5c>)
 800622e:	2128      	movs	r1, #40	@ 0x28
 8006230:	4618      	mov	r0, r3
 8006232:	f001 f967 	bl	8007504 <sniprintf>
 8006236:	60f8      	str	r0, [r7, #12]
	uart_write(h_shell, h_shell->print_buffer, size);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800623e:	68fa      	ldr	r2, [r7, #12]
 8006240:	b292      	uxth	r2, r2
 8006242:	4619      	mov	r1, r3
 8006244:	6878      	ldr	r0, [r7, #4]
 8006246:	f7ff ff8d 	bl	8006164 <uart_write>

	shell_add(h_shell, 'h', sh_help, "Help");
 800624a:	4b06      	ldr	r3, [pc, #24]	@ (8006264 <shell_init+0x60>)
 800624c:	4a06      	ldr	r2, [pc, #24]	@ (8006268 <shell_init+0x64>)
 800624e:	2168      	movs	r1, #104	@ 0x68
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	f000 f80b 	bl	800626c <shell_add>
}
 8006256:	bf00      	nop
 8006258:	3710      	adds	r7, #16
 800625a:	46bd      	mov	sp, r7
 800625c:	bd80      	pop	{r7, pc}
 800625e:	bf00      	nop
 8006260:	0800ae54 	.word	0x0800ae54
 8006264:	0800ae7c 	.word	0x0800ae7c
 8006268:	08006189 	.word	0x08006189

0800626c <shell_add>:

int shell_add(h_shell_t * h_shell, char c, int (* pfunc)(h_shell_t * h_shell, int argc, char ** argv), char * description) {
 800626c:	b480      	push	{r7}
 800626e:	b085      	sub	sp, #20
 8006270:	af00      	add	r7, sp, #0
 8006272:	60f8      	str	r0, [r7, #12]
 8006274:	607a      	str	r2, [r7, #4]
 8006276:	603b      	str	r3, [r7, #0]
 8006278:	460b      	mov	r3, r1
 800627a:	72fb      	strb	r3, [r7, #11]
	if (h_shell->shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	691b      	ldr	r3, [r3, #16]
 8006280:	2b3f      	cmp	r3, #63	@ 0x3f
 8006282:	dc27      	bgt.n	80062d4 <shell_add+0x68>
		h_shell->shell_func_list[h_shell->shell_func_list_size].c = c;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	691a      	ldr	r2, [r3, #16]
 8006288:	68f9      	ldr	r1, [r7, #12]
 800628a:	4613      	mov	r3, r2
 800628c:	005b      	lsls	r3, r3, #1
 800628e:	4413      	add	r3, r2
 8006290:	009b      	lsls	r3, r3, #2
 8006292:	440b      	add	r3, r1
 8006294:	3314      	adds	r3, #20
 8006296:	7afa      	ldrb	r2, [r7, #11]
 8006298:	701a      	strb	r2, [r3, #0]
		h_shell->shell_func_list[h_shell->shell_func_list_size].func = pfunc;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	691a      	ldr	r2, [r3, #16]
 800629e:	68f9      	ldr	r1, [r7, #12]
 80062a0:	4613      	mov	r3, r2
 80062a2:	005b      	lsls	r3, r3, #1
 80062a4:	4413      	add	r3, r2
 80062a6:	009b      	lsls	r3, r3, #2
 80062a8:	440b      	add	r3, r1
 80062aa:	3318      	adds	r3, #24
 80062ac:	687a      	ldr	r2, [r7, #4]
 80062ae:	601a      	str	r2, [r3, #0]
		h_shell->shell_func_list[h_shell->shell_func_list_size].description = description;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	691a      	ldr	r2, [r3, #16]
 80062b4:	68f9      	ldr	r1, [r7, #12]
 80062b6:	4613      	mov	r3, r2
 80062b8:	005b      	lsls	r3, r3, #1
 80062ba:	4413      	add	r3, r2
 80062bc:	009b      	lsls	r3, r3, #2
 80062be:	440b      	add	r3, r1
 80062c0:	331c      	adds	r3, #28
 80062c2:	683a      	ldr	r2, [r7, #0]
 80062c4:	601a      	str	r2, [r3, #0]
		h_shell->shell_func_list_size++;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	691b      	ldr	r3, [r3, #16]
 80062ca:	1c5a      	adds	r2, r3, #1
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	611a      	str	r2, [r3, #16]
		return 0;
 80062d0:	2300      	movs	r3, #0
 80062d2:	e001      	b.n	80062d8 <shell_add+0x6c>
	}

	return -1;
 80062d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80062d8:	4618      	mov	r0, r3
 80062da:	3714      	adds	r7, #20
 80062dc:	46bd      	mov	sp, r7
 80062de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e2:	4770      	bx	lr

080062e4 <shell_exec>:

static int shell_exec(h_shell_t * h_shell, char * buf) {
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b090      	sub	sp, #64	@ 0x40
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
 80062ec:	6039      	str	r1, [r7, #0]
	int i;

	char c = buf[0];
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	781b      	ldrb	r3, [r3, #0]
 80062f2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 80062f6:	2300      	movs	r3, #0
 80062f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80062fa:	e041      	b.n	8006380 <shell_exec+0x9c>
		if (h_shell->shell_func_list[i].c == c) {
 80062fc:	6879      	ldr	r1, [r7, #4]
 80062fe:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006300:	4613      	mov	r3, r2
 8006302:	005b      	lsls	r3, r3, #1
 8006304:	4413      	add	r3, r2
 8006306:	009b      	lsls	r3, r3, #2
 8006308:	440b      	add	r3, r1
 800630a:	3314      	adds	r3, #20
 800630c:	781b      	ldrb	r3, [r3, #0]
 800630e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8006312:	429a      	cmp	r2, r3
 8006314:	d131      	bne.n	800637a <shell_exec+0x96>
			argc = 1;
 8006316:	2301      	movs	r3, #1
 8006318:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	637b      	str	r3, [r7, #52]	@ 0x34
 8006322:	e013      	b.n	800634c <shell_exec+0x68>
				if(*p == ' ') {
 8006324:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006326:	781b      	ldrb	r3, [r3, #0]
 8006328:	2b20      	cmp	r3, #32
 800632a:	d10c      	bne.n	8006346 <shell_exec+0x62>
					*p = '\0';
 800632c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800632e:	2200      	movs	r2, #0
 8006330:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 8006332:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006334:	1c5a      	adds	r2, r3, #1
 8006336:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006338:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800633a:	3201      	adds	r2, #1
 800633c:	009b      	lsls	r3, r3, #2
 800633e:	3340      	adds	r3, #64	@ 0x40
 8006340:	443b      	add	r3, r7
 8006342:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8006346:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006348:	3301      	adds	r3, #1
 800634a:	637b      	str	r3, [r7, #52]	@ 0x34
 800634c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800634e:	781b      	ldrb	r3, [r3, #0]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d002      	beq.n	800635a <shell_exec+0x76>
 8006354:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006356:	2b07      	cmp	r3, #7
 8006358:	dde4      	ble.n	8006324 <shell_exec+0x40>
				}
			}

			return h_shell->shell_func_list[i].func(h_shell, argc, argv);
 800635a:	6879      	ldr	r1, [r7, #4]
 800635c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800635e:	4613      	mov	r3, r2
 8006360:	005b      	lsls	r3, r3, #1
 8006362:	4413      	add	r3, r2
 8006364:	009b      	lsls	r3, r3, #2
 8006366:	440b      	add	r3, r1
 8006368:	3318      	adds	r3, #24
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f107 020c 	add.w	r2, r7, #12
 8006370:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006372:	6878      	ldr	r0, [r7, #4]
 8006374:	4798      	blx	r3
 8006376:	4603      	mov	r3, r0
 8006378:	e01c      	b.n	80063b4 <shell_exec+0xd0>
	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 800637a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800637c:	3301      	adds	r3, #1
 800637e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	691b      	ldr	r3, [r3, #16]
 8006384:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006386:	429a      	cmp	r2, r3
 8006388:	dbb8      	blt.n	80062fc <shell_exec+0x18>
		}
	}

	int size;
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 8006390:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006394:	4a09      	ldr	r2, [pc, #36]	@ (80063bc <shell_exec+0xd8>)
 8006396:	2128      	movs	r1, #40	@ 0x28
 8006398:	f001 f8b4 	bl	8007504 <sniprintf>
 800639c:	62f8      	str	r0, [r7, #44]	@ 0x2c
	uart_write(h_shell, h_shell->print_buffer, size);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 80063a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80063a6:	b292      	uxth	r2, r2
 80063a8:	4619      	mov	r1, r3
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f7ff feda 	bl	8006164 <uart_write>
	return -1;
 80063b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80063b4:	4618      	mov	r0, r3
 80063b6:	3740      	adds	r7, #64	@ 0x40
 80063b8:	46bd      	mov	sp, r7
 80063ba:	bd80      	pop	{r7, pc}
 80063bc:	0800ae84 	.word	0x0800ae84

080063c0 <shell_run>:

int shell_run(h_shell_t * h_shell) {
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b086      	sub	sp, #24
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
	int reading = 0;
 80063c8:	2300      	movs	r3, #0
 80063ca:	617b      	str	r3, [r7, #20]
	int pos = 0;
 80063cc:	2300      	movs	r3, #0
 80063ce:	613b      	str	r3, [r7, #16]

	while (1) {
		uart_write(h_shell, "> ", 2);
 80063d0:	2202      	movs	r2, #2
 80063d2:	4938      	ldr	r1, [pc, #224]	@ (80064b4 <shell_run+0xf4>)
 80063d4:	6878      	ldr	r0, [r7, #4]
 80063d6:	f7ff fec5 	bl	8006164 <uart_write>
		reading = 1;
 80063da:	2301      	movs	r3, #1
 80063dc:	617b      	str	r3, [r7, #20]

		while(reading) {
 80063de:	e05d      	b.n	800649c <shell_run+0xdc>
			char c = uart_read(h_shell);
 80063e0:	6878      	ldr	r0, [r7, #4]
 80063e2:	f7ff feaf 	bl	8006144 <uart_read>
 80063e6:	4603      	mov	r3, r0
 80063e8:	72fb      	strb	r3, [r7, #11]
			int size;

			switch (c) {
 80063ea:	7afb      	ldrb	r3, [r7, #11]
 80063ec:	2b08      	cmp	r3, #8
 80063ee:	d034      	beq.n	800645a <shell_run+0x9a>
 80063f0:	2b0d      	cmp	r3, #13
 80063f2:	d13e      	bne.n	8006472 <shell_run+0xb2>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 80063fa:	4a2f      	ldr	r2, [pc, #188]	@ (80064b8 <shell_run+0xf8>)
 80063fc:	2128      	movs	r1, #40	@ 0x28
 80063fe:	4618      	mov	r0, r3
 8006400:	f001 f880 	bl	8007504 <sniprintf>
 8006404:	60f8      	str	r0, [r7, #12]
				uart_write(h_shell, h_shell->print_buffer, size);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800640c:	68fa      	ldr	r2, [r7, #12]
 800640e:	b292      	uxth	r2, r2
 8006410:	4619      	mov	r1, r3
 8006412:	6878      	ldr	r0, [r7, #4]
 8006414:	f7ff fea6 	bl	8006164 <uart_write>
				h_shell->cmd_buffer[pos++] = 0;     //add \0 char at end of string
 8006418:	693b      	ldr	r3, [r7, #16]
 800641a:	1c5a      	adds	r2, r3, #1
 800641c:	613a      	str	r2, [r7, #16]
 800641e:	687a      	ldr	r2, [r7, #4]
 8006420:	4413      	add	r3, r2
 8006422:	2200      	movs	r2, #0
 8006424:	f883 233c 	strb.w	r2, [r3, #828]	@ 0x33c
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	f503 734f 	add.w	r3, r3, #828	@ 0x33c
 8006434:	4a21      	ldr	r2, [pc, #132]	@ (80064bc <shell_run+0xfc>)
 8006436:	2128      	movs	r1, #40	@ 0x28
 8006438:	f001 f864 	bl	8007504 <sniprintf>
 800643c:	60f8      	str	r0, [r7, #12]
				uart_write(h_shell, h_shell->print_buffer, size);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8006444:	68fa      	ldr	r2, [r7, #12]
 8006446:	b292      	uxth	r2, r2
 8006448:	4619      	mov	r1, r3
 800644a:	6878      	ldr	r0, [r7, #4]
 800644c:	f7ff fe8a 	bl	8006164 <uart_write>
				reading = 0;        //exit read loop
 8006450:	2300      	movs	r3, #0
 8006452:	617b      	str	r3, [r7, #20]
				pos = 0;            //reset buffer
 8006454:	2300      	movs	r3, #0
 8006456:	613b      	str	r3, [r7, #16]
				break;
 8006458:	e020      	b.n	800649c <shell_run+0xdc>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 800645a:	693b      	ldr	r3, [r7, #16]
 800645c:	2b00      	cmp	r3, #0
 800645e:	dd1c      	ble.n	800649a <shell_run+0xda>
					pos--;          //remove it in buffer
 8006460:	693b      	ldr	r3, [r7, #16]
 8006462:	3b01      	subs	r3, #1
 8006464:	613b      	str	r3, [r7, #16]

					uart_write(h_shell, "\b \b", 3);	// delete the char on the terminal
 8006466:	2203      	movs	r2, #3
 8006468:	4915      	ldr	r1, [pc, #84]	@ (80064c0 <shell_run+0x100>)
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	f7ff fe7a 	bl	8006164 <uart_write>
				}
				break;
 8006470:	e013      	b.n	800649a <shell_run+0xda>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 8006472:	693b      	ldr	r3, [r7, #16]
 8006474:	2b27      	cmp	r3, #39	@ 0x27
 8006476:	dc11      	bgt.n	800649c <shell_run+0xdc>
					uart_write(h_shell, &c, 1);
 8006478:	f107 030b 	add.w	r3, r7, #11
 800647c:	2201      	movs	r2, #1
 800647e:	4619      	mov	r1, r3
 8006480:	6878      	ldr	r0, [r7, #4]
 8006482:	f7ff fe6f 	bl	8006164 <uart_write>
					h_shell->cmd_buffer[pos++] = c; //store
 8006486:	693b      	ldr	r3, [r7, #16]
 8006488:	1c5a      	adds	r2, r3, #1
 800648a:	613a      	str	r2, [r7, #16]
 800648c:	7af9      	ldrb	r1, [r7, #11]
 800648e:	687a      	ldr	r2, [r7, #4]
 8006490:	4413      	add	r3, r2
 8006492:	460a      	mov	r2, r1
 8006494:	f883 233c 	strb.w	r2, [r3, #828]	@ 0x33c
 8006498:	e000      	b.n	800649c <shell_run+0xdc>
				break;
 800649a:	bf00      	nop
		while(reading) {
 800649c:	697b      	ldr	r3, [r7, #20]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d19e      	bne.n	80063e0 <shell_run+0x20>
				}
			}
		}
		shell_exec(h_shell, h_shell->cmd_buffer);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	f503 734f 	add.w	r3, r3, #828	@ 0x33c
 80064a8:	4619      	mov	r1, r3
 80064aa:	6878      	ldr	r0, [r7, #4]
 80064ac:	f7ff ff1a 	bl	80062e4 <shell_exec>
		uart_write(h_shell, "> ", 2);
 80064b0:	e78e      	b.n	80063d0 <shell_run+0x10>
 80064b2:	bf00      	nop
 80064b4:	0800ae9c 	.word	0x0800ae9c
 80064b8:	0800aea0 	.word	0x0800aea0
 80064bc:	0800aea4 	.word	0x0800aea4
 80064c0:	0800aeac 	.word	0x0800aeac

080064c4 <atoi>:
 80064c4:	220a      	movs	r2, #10
 80064c6:	2100      	movs	r1, #0
 80064c8:	f000 b87c 	b.w	80065c4 <strtol>

080064cc <_strtol_l.isra.0>:
 80064cc:	2b24      	cmp	r3, #36	@ 0x24
 80064ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064d2:	4686      	mov	lr, r0
 80064d4:	4690      	mov	r8, r2
 80064d6:	d801      	bhi.n	80064dc <_strtol_l.isra.0+0x10>
 80064d8:	2b01      	cmp	r3, #1
 80064da:	d106      	bne.n	80064ea <_strtol_l.isra.0+0x1e>
 80064dc:	f001 f994 	bl	8007808 <__errno>
 80064e0:	2316      	movs	r3, #22
 80064e2:	6003      	str	r3, [r0, #0]
 80064e4:	2000      	movs	r0, #0
 80064e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064ea:	4834      	ldr	r0, [pc, #208]	@ (80065bc <_strtol_l.isra.0+0xf0>)
 80064ec:	460d      	mov	r5, r1
 80064ee:	462a      	mov	r2, r5
 80064f0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80064f4:	5d06      	ldrb	r6, [r0, r4]
 80064f6:	f016 0608 	ands.w	r6, r6, #8
 80064fa:	d1f8      	bne.n	80064ee <_strtol_l.isra.0+0x22>
 80064fc:	2c2d      	cmp	r4, #45	@ 0x2d
 80064fe:	d110      	bne.n	8006522 <_strtol_l.isra.0+0x56>
 8006500:	782c      	ldrb	r4, [r5, #0]
 8006502:	2601      	movs	r6, #1
 8006504:	1c95      	adds	r5, r2, #2
 8006506:	f033 0210 	bics.w	r2, r3, #16
 800650a:	d115      	bne.n	8006538 <_strtol_l.isra.0+0x6c>
 800650c:	2c30      	cmp	r4, #48	@ 0x30
 800650e:	d10d      	bne.n	800652c <_strtol_l.isra.0+0x60>
 8006510:	782a      	ldrb	r2, [r5, #0]
 8006512:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006516:	2a58      	cmp	r2, #88	@ 0x58
 8006518:	d108      	bne.n	800652c <_strtol_l.isra.0+0x60>
 800651a:	786c      	ldrb	r4, [r5, #1]
 800651c:	3502      	adds	r5, #2
 800651e:	2310      	movs	r3, #16
 8006520:	e00a      	b.n	8006538 <_strtol_l.isra.0+0x6c>
 8006522:	2c2b      	cmp	r4, #43	@ 0x2b
 8006524:	bf04      	itt	eq
 8006526:	782c      	ldrbeq	r4, [r5, #0]
 8006528:	1c95      	addeq	r5, r2, #2
 800652a:	e7ec      	b.n	8006506 <_strtol_l.isra.0+0x3a>
 800652c:	2b00      	cmp	r3, #0
 800652e:	d1f6      	bne.n	800651e <_strtol_l.isra.0+0x52>
 8006530:	2c30      	cmp	r4, #48	@ 0x30
 8006532:	bf14      	ite	ne
 8006534:	230a      	movne	r3, #10
 8006536:	2308      	moveq	r3, #8
 8006538:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800653c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006540:	2200      	movs	r2, #0
 8006542:	fbbc f9f3 	udiv	r9, ip, r3
 8006546:	4610      	mov	r0, r2
 8006548:	fb03 ca19 	mls	sl, r3, r9, ip
 800654c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006550:	2f09      	cmp	r7, #9
 8006552:	d80f      	bhi.n	8006574 <_strtol_l.isra.0+0xa8>
 8006554:	463c      	mov	r4, r7
 8006556:	42a3      	cmp	r3, r4
 8006558:	dd1b      	ble.n	8006592 <_strtol_l.isra.0+0xc6>
 800655a:	1c57      	adds	r7, r2, #1
 800655c:	d007      	beq.n	800656e <_strtol_l.isra.0+0xa2>
 800655e:	4581      	cmp	r9, r0
 8006560:	d314      	bcc.n	800658c <_strtol_l.isra.0+0xc0>
 8006562:	d101      	bne.n	8006568 <_strtol_l.isra.0+0x9c>
 8006564:	45a2      	cmp	sl, r4
 8006566:	db11      	blt.n	800658c <_strtol_l.isra.0+0xc0>
 8006568:	fb00 4003 	mla	r0, r0, r3, r4
 800656c:	2201      	movs	r2, #1
 800656e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006572:	e7eb      	b.n	800654c <_strtol_l.isra.0+0x80>
 8006574:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006578:	2f19      	cmp	r7, #25
 800657a:	d801      	bhi.n	8006580 <_strtol_l.isra.0+0xb4>
 800657c:	3c37      	subs	r4, #55	@ 0x37
 800657e:	e7ea      	b.n	8006556 <_strtol_l.isra.0+0x8a>
 8006580:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8006584:	2f19      	cmp	r7, #25
 8006586:	d804      	bhi.n	8006592 <_strtol_l.isra.0+0xc6>
 8006588:	3c57      	subs	r4, #87	@ 0x57
 800658a:	e7e4      	b.n	8006556 <_strtol_l.isra.0+0x8a>
 800658c:	f04f 32ff 	mov.w	r2, #4294967295
 8006590:	e7ed      	b.n	800656e <_strtol_l.isra.0+0xa2>
 8006592:	1c53      	adds	r3, r2, #1
 8006594:	d108      	bne.n	80065a8 <_strtol_l.isra.0+0xdc>
 8006596:	2322      	movs	r3, #34	@ 0x22
 8006598:	f8ce 3000 	str.w	r3, [lr]
 800659c:	4660      	mov	r0, ip
 800659e:	f1b8 0f00 	cmp.w	r8, #0
 80065a2:	d0a0      	beq.n	80064e6 <_strtol_l.isra.0+0x1a>
 80065a4:	1e69      	subs	r1, r5, #1
 80065a6:	e006      	b.n	80065b6 <_strtol_l.isra.0+0xea>
 80065a8:	b106      	cbz	r6, 80065ac <_strtol_l.isra.0+0xe0>
 80065aa:	4240      	negs	r0, r0
 80065ac:	f1b8 0f00 	cmp.w	r8, #0
 80065b0:	d099      	beq.n	80064e6 <_strtol_l.isra.0+0x1a>
 80065b2:	2a00      	cmp	r2, #0
 80065b4:	d1f6      	bne.n	80065a4 <_strtol_l.isra.0+0xd8>
 80065b6:	f8c8 1000 	str.w	r1, [r8]
 80065ba:	e794      	b.n	80064e6 <_strtol_l.isra.0+0x1a>
 80065bc:	0800aef9 	.word	0x0800aef9

080065c0 <_strtol_r>:
 80065c0:	f7ff bf84 	b.w	80064cc <_strtol_l.isra.0>

080065c4 <strtol>:
 80065c4:	4613      	mov	r3, r2
 80065c6:	460a      	mov	r2, r1
 80065c8:	4601      	mov	r1, r0
 80065ca:	4802      	ldr	r0, [pc, #8]	@ (80065d4 <strtol+0x10>)
 80065cc:	6800      	ldr	r0, [r0, #0]
 80065ce:	f7ff bf7d 	b.w	80064cc <_strtol_l.isra.0>
 80065d2:	bf00      	nop
 80065d4:	20000380 	.word	0x20000380

080065d8 <__cvt>:
 80065d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065dc:	ec57 6b10 	vmov	r6, r7, d0
 80065e0:	2f00      	cmp	r7, #0
 80065e2:	460c      	mov	r4, r1
 80065e4:	4619      	mov	r1, r3
 80065e6:	463b      	mov	r3, r7
 80065e8:	bfbb      	ittet	lt
 80065ea:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80065ee:	461f      	movlt	r7, r3
 80065f0:	2300      	movge	r3, #0
 80065f2:	232d      	movlt	r3, #45	@ 0x2d
 80065f4:	700b      	strb	r3, [r1, #0]
 80065f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80065f8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80065fc:	4691      	mov	r9, r2
 80065fe:	f023 0820 	bic.w	r8, r3, #32
 8006602:	bfbc      	itt	lt
 8006604:	4632      	movlt	r2, r6
 8006606:	4616      	movlt	r6, r2
 8006608:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800660c:	d005      	beq.n	800661a <__cvt+0x42>
 800660e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006612:	d100      	bne.n	8006616 <__cvt+0x3e>
 8006614:	3401      	adds	r4, #1
 8006616:	2102      	movs	r1, #2
 8006618:	e000      	b.n	800661c <__cvt+0x44>
 800661a:	2103      	movs	r1, #3
 800661c:	ab03      	add	r3, sp, #12
 800661e:	9301      	str	r3, [sp, #4]
 8006620:	ab02      	add	r3, sp, #8
 8006622:	9300      	str	r3, [sp, #0]
 8006624:	ec47 6b10 	vmov	d0, r6, r7
 8006628:	4653      	mov	r3, sl
 800662a:	4622      	mov	r2, r4
 800662c:	f001 f9b8 	bl	80079a0 <_dtoa_r>
 8006630:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006634:	4605      	mov	r5, r0
 8006636:	d119      	bne.n	800666c <__cvt+0x94>
 8006638:	f019 0f01 	tst.w	r9, #1
 800663c:	d00e      	beq.n	800665c <__cvt+0x84>
 800663e:	eb00 0904 	add.w	r9, r0, r4
 8006642:	2200      	movs	r2, #0
 8006644:	2300      	movs	r3, #0
 8006646:	4630      	mov	r0, r6
 8006648:	4639      	mov	r1, r7
 800664a:	f7fa fa3d 	bl	8000ac8 <__aeabi_dcmpeq>
 800664e:	b108      	cbz	r0, 8006654 <__cvt+0x7c>
 8006650:	f8cd 900c 	str.w	r9, [sp, #12]
 8006654:	2230      	movs	r2, #48	@ 0x30
 8006656:	9b03      	ldr	r3, [sp, #12]
 8006658:	454b      	cmp	r3, r9
 800665a:	d31e      	bcc.n	800669a <__cvt+0xc2>
 800665c:	9b03      	ldr	r3, [sp, #12]
 800665e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006660:	1b5b      	subs	r3, r3, r5
 8006662:	4628      	mov	r0, r5
 8006664:	6013      	str	r3, [r2, #0]
 8006666:	b004      	add	sp, #16
 8006668:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800666c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006670:	eb00 0904 	add.w	r9, r0, r4
 8006674:	d1e5      	bne.n	8006642 <__cvt+0x6a>
 8006676:	7803      	ldrb	r3, [r0, #0]
 8006678:	2b30      	cmp	r3, #48	@ 0x30
 800667a:	d10a      	bne.n	8006692 <__cvt+0xba>
 800667c:	2200      	movs	r2, #0
 800667e:	2300      	movs	r3, #0
 8006680:	4630      	mov	r0, r6
 8006682:	4639      	mov	r1, r7
 8006684:	f7fa fa20 	bl	8000ac8 <__aeabi_dcmpeq>
 8006688:	b918      	cbnz	r0, 8006692 <__cvt+0xba>
 800668a:	f1c4 0401 	rsb	r4, r4, #1
 800668e:	f8ca 4000 	str.w	r4, [sl]
 8006692:	f8da 3000 	ldr.w	r3, [sl]
 8006696:	4499      	add	r9, r3
 8006698:	e7d3      	b.n	8006642 <__cvt+0x6a>
 800669a:	1c59      	adds	r1, r3, #1
 800669c:	9103      	str	r1, [sp, #12]
 800669e:	701a      	strb	r2, [r3, #0]
 80066a0:	e7d9      	b.n	8006656 <__cvt+0x7e>

080066a2 <__exponent>:
 80066a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80066a4:	2900      	cmp	r1, #0
 80066a6:	bfba      	itte	lt
 80066a8:	4249      	neglt	r1, r1
 80066aa:	232d      	movlt	r3, #45	@ 0x2d
 80066ac:	232b      	movge	r3, #43	@ 0x2b
 80066ae:	2909      	cmp	r1, #9
 80066b0:	7002      	strb	r2, [r0, #0]
 80066b2:	7043      	strb	r3, [r0, #1]
 80066b4:	dd29      	ble.n	800670a <__exponent+0x68>
 80066b6:	f10d 0307 	add.w	r3, sp, #7
 80066ba:	461d      	mov	r5, r3
 80066bc:	270a      	movs	r7, #10
 80066be:	461a      	mov	r2, r3
 80066c0:	fbb1 f6f7 	udiv	r6, r1, r7
 80066c4:	fb07 1416 	mls	r4, r7, r6, r1
 80066c8:	3430      	adds	r4, #48	@ 0x30
 80066ca:	f802 4c01 	strb.w	r4, [r2, #-1]
 80066ce:	460c      	mov	r4, r1
 80066d0:	2c63      	cmp	r4, #99	@ 0x63
 80066d2:	f103 33ff 	add.w	r3, r3, #4294967295
 80066d6:	4631      	mov	r1, r6
 80066d8:	dcf1      	bgt.n	80066be <__exponent+0x1c>
 80066da:	3130      	adds	r1, #48	@ 0x30
 80066dc:	1e94      	subs	r4, r2, #2
 80066de:	f803 1c01 	strb.w	r1, [r3, #-1]
 80066e2:	1c41      	adds	r1, r0, #1
 80066e4:	4623      	mov	r3, r4
 80066e6:	42ab      	cmp	r3, r5
 80066e8:	d30a      	bcc.n	8006700 <__exponent+0x5e>
 80066ea:	f10d 0309 	add.w	r3, sp, #9
 80066ee:	1a9b      	subs	r3, r3, r2
 80066f0:	42ac      	cmp	r4, r5
 80066f2:	bf88      	it	hi
 80066f4:	2300      	movhi	r3, #0
 80066f6:	3302      	adds	r3, #2
 80066f8:	4403      	add	r3, r0
 80066fa:	1a18      	subs	r0, r3, r0
 80066fc:	b003      	add	sp, #12
 80066fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006700:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006704:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006708:	e7ed      	b.n	80066e6 <__exponent+0x44>
 800670a:	2330      	movs	r3, #48	@ 0x30
 800670c:	3130      	adds	r1, #48	@ 0x30
 800670e:	7083      	strb	r3, [r0, #2]
 8006710:	70c1      	strb	r1, [r0, #3]
 8006712:	1d03      	adds	r3, r0, #4
 8006714:	e7f1      	b.n	80066fa <__exponent+0x58>
	...

08006718 <_printf_float>:
 8006718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800671c:	b08d      	sub	sp, #52	@ 0x34
 800671e:	460c      	mov	r4, r1
 8006720:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006724:	4616      	mov	r6, r2
 8006726:	461f      	mov	r7, r3
 8006728:	4605      	mov	r5, r0
 800672a:	f001 f823 	bl	8007774 <_localeconv_r>
 800672e:	6803      	ldr	r3, [r0, #0]
 8006730:	9304      	str	r3, [sp, #16]
 8006732:	4618      	mov	r0, r3
 8006734:	f7f9 fd9c 	bl	8000270 <strlen>
 8006738:	2300      	movs	r3, #0
 800673a:	930a      	str	r3, [sp, #40]	@ 0x28
 800673c:	f8d8 3000 	ldr.w	r3, [r8]
 8006740:	9005      	str	r0, [sp, #20]
 8006742:	3307      	adds	r3, #7
 8006744:	f023 0307 	bic.w	r3, r3, #7
 8006748:	f103 0208 	add.w	r2, r3, #8
 800674c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006750:	f8d4 b000 	ldr.w	fp, [r4]
 8006754:	f8c8 2000 	str.w	r2, [r8]
 8006758:	e9d3 8900 	ldrd	r8, r9, [r3]
 800675c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006760:	9307      	str	r3, [sp, #28]
 8006762:	f8cd 8018 	str.w	r8, [sp, #24]
 8006766:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800676a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800676e:	4b9c      	ldr	r3, [pc, #624]	@ (80069e0 <_printf_float+0x2c8>)
 8006770:	f04f 32ff 	mov.w	r2, #4294967295
 8006774:	f7fa f9da 	bl	8000b2c <__aeabi_dcmpun>
 8006778:	bb70      	cbnz	r0, 80067d8 <_printf_float+0xc0>
 800677a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800677e:	4b98      	ldr	r3, [pc, #608]	@ (80069e0 <_printf_float+0x2c8>)
 8006780:	f04f 32ff 	mov.w	r2, #4294967295
 8006784:	f7fa f9b4 	bl	8000af0 <__aeabi_dcmple>
 8006788:	bb30      	cbnz	r0, 80067d8 <_printf_float+0xc0>
 800678a:	2200      	movs	r2, #0
 800678c:	2300      	movs	r3, #0
 800678e:	4640      	mov	r0, r8
 8006790:	4649      	mov	r1, r9
 8006792:	f7fa f9a3 	bl	8000adc <__aeabi_dcmplt>
 8006796:	b110      	cbz	r0, 800679e <_printf_float+0x86>
 8006798:	232d      	movs	r3, #45	@ 0x2d
 800679a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800679e:	4a91      	ldr	r2, [pc, #580]	@ (80069e4 <_printf_float+0x2cc>)
 80067a0:	4b91      	ldr	r3, [pc, #580]	@ (80069e8 <_printf_float+0x2d0>)
 80067a2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80067a6:	bf8c      	ite	hi
 80067a8:	4690      	movhi	r8, r2
 80067aa:	4698      	movls	r8, r3
 80067ac:	2303      	movs	r3, #3
 80067ae:	6123      	str	r3, [r4, #16]
 80067b0:	f02b 0304 	bic.w	r3, fp, #4
 80067b4:	6023      	str	r3, [r4, #0]
 80067b6:	f04f 0900 	mov.w	r9, #0
 80067ba:	9700      	str	r7, [sp, #0]
 80067bc:	4633      	mov	r3, r6
 80067be:	aa0b      	add	r2, sp, #44	@ 0x2c
 80067c0:	4621      	mov	r1, r4
 80067c2:	4628      	mov	r0, r5
 80067c4:	f000 f9d2 	bl	8006b6c <_printf_common>
 80067c8:	3001      	adds	r0, #1
 80067ca:	f040 808d 	bne.w	80068e8 <_printf_float+0x1d0>
 80067ce:	f04f 30ff 	mov.w	r0, #4294967295
 80067d2:	b00d      	add	sp, #52	@ 0x34
 80067d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067d8:	4642      	mov	r2, r8
 80067da:	464b      	mov	r3, r9
 80067dc:	4640      	mov	r0, r8
 80067de:	4649      	mov	r1, r9
 80067e0:	f7fa f9a4 	bl	8000b2c <__aeabi_dcmpun>
 80067e4:	b140      	cbz	r0, 80067f8 <_printf_float+0xe0>
 80067e6:	464b      	mov	r3, r9
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	bfbc      	itt	lt
 80067ec:	232d      	movlt	r3, #45	@ 0x2d
 80067ee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80067f2:	4a7e      	ldr	r2, [pc, #504]	@ (80069ec <_printf_float+0x2d4>)
 80067f4:	4b7e      	ldr	r3, [pc, #504]	@ (80069f0 <_printf_float+0x2d8>)
 80067f6:	e7d4      	b.n	80067a2 <_printf_float+0x8a>
 80067f8:	6863      	ldr	r3, [r4, #4]
 80067fa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80067fe:	9206      	str	r2, [sp, #24]
 8006800:	1c5a      	adds	r2, r3, #1
 8006802:	d13b      	bne.n	800687c <_printf_float+0x164>
 8006804:	2306      	movs	r3, #6
 8006806:	6063      	str	r3, [r4, #4]
 8006808:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800680c:	2300      	movs	r3, #0
 800680e:	6022      	str	r2, [r4, #0]
 8006810:	9303      	str	r3, [sp, #12]
 8006812:	ab0a      	add	r3, sp, #40	@ 0x28
 8006814:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006818:	ab09      	add	r3, sp, #36	@ 0x24
 800681a:	9300      	str	r3, [sp, #0]
 800681c:	6861      	ldr	r1, [r4, #4]
 800681e:	ec49 8b10 	vmov	d0, r8, r9
 8006822:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006826:	4628      	mov	r0, r5
 8006828:	f7ff fed6 	bl	80065d8 <__cvt>
 800682c:	9b06      	ldr	r3, [sp, #24]
 800682e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006830:	2b47      	cmp	r3, #71	@ 0x47
 8006832:	4680      	mov	r8, r0
 8006834:	d129      	bne.n	800688a <_printf_float+0x172>
 8006836:	1cc8      	adds	r0, r1, #3
 8006838:	db02      	blt.n	8006840 <_printf_float+0x128>
 800683a:	6863      	ldr	r3, [r4, #4]
 800683c:	4299      	cmp	r1, r3
 800683e:	dd41      	ble.n	80068c4 <_printf_float+0x1ac>
 8006840:	f1aa 0a02 	sub.w	sl, sl, #2
 8006844:	fa5f fa8a 	uxtb.w	sl, sl
 8006848:	3901      	subs	r1, #1
 800684a:	4652      	mov	r2, sl
 800684c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006850:	9109      	str	r1, [sp, #36]	@ 0x24
 8006852:	f7ff ff26 	bl	80066a2 <__exponent>
 8006856:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006858:	1813      	adds	r3, r2, r0
 800685a:	2a01      	cmp	r2, #1
 800685c:	4681      	mov	r9, r0
 800685e:	6123      	str	r3, [r4, #16]
 8006860:	dc02      	bgt.n	8006868 <_printf_float+0x150>
 8006862:	6822      	ldr	r2, [r4, #0]
 8006864:	07d2      	lsls	r2, r2, #31
 8006866:	d501      	bpl.n	800686c <_printf_float+0x154>
 8006868:	3301      	adds	r3, #1
 800686a:	6123      	str	r3, [r4, #16]
 800686c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006870:	2b00      	cmp	r3, #0
 8006872:	d0a2      	beq.n	80067ba <_printf_float+0xa2>
 8006874:	232d      	movs	r3, #45	@ 0x2d
 8006876:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800687a:	e79e      	b.n	80067ba <_printf_float+0xa2>
 800687c:	9a06      	ldr	r2, [sp, #24]
 800687e:	2a47      	cmp	r2, #71	@ 0x47
 8006880:	d1c2      	bne.n	8006808 <_printf_float+0xf0>
 8006882:	2b00      	cmp	r3, #0
 8006884:	d1c0      	bne.n	8006808 <_printf_float+0xf0>
 8006886:	2301      	movs	r3, #1
 8006888:	e7bd      	b.n	8006806 <_printf_float+0xee>
 800688a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800688e:	d9db      	bls.n	8006848 <_printf_float+0x130>
 8006890:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006894:	d118      	bne.n	80068c8 <_printf_float+0x1b0>
 8006896:	2900      	cmp	r1, #0
 8006898:	6863      	ldr	r3, [r4, #4]
 800689a:	dd0b      	ble.n	80068b4 <_printf_float+0x19c>
 800689c:	6121      	str	r1, [r4, #16]
 800689e:	b913      	cbnz	r3, 80068a6 <_printf_float+0x18e>
 80068a0:	6822      	ldr	r2, [r4, #0]
 80068a2:	07d0      	lsls	r0, r2, #31
 80068a4:	d502      	bpl.n	80068ac <_printf_float+0x194>
 80068a6:	3301      	adds	r3, #1
 80068a8:	440b      	add	r3, r1
 80068aa:	6123      	str	r3, [r4, #16]
 80068ac:	65a1      	str	r1, [r4, #88]	@ 0x58
 80068ae:	f04f 0900 	mov.w	r9, #0
 80068b2:	e7db      	b.n	800686c <_printf_float+0x154>
 80068b4:	b913      	cbnz	r3, 80068bc <_printf_float+0x1a4>
 80068b6:	6822      	ldr	r2, [r4, #0]
 80068b8:	07d2      	lsls	r2, r2, #31
 80068ba:	d501      	bpl.n	80068c0 <_printf_float+0x1a8>
 80068bc:	3302      	adds	r3, #2
 80068be:	e7f4      	b.n	80068aa <_printf_float+0x192>
 80068c0:	2301      	movs	r3, #1
 80068c2:	e7f2      	b.n	80068aa <_printf_float+0x192>
 80068c4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80068c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80068ca:	4299      	cmp	r1, r3
 80068cc:	db05      	blt.n	80068da <_printf_float+0x1c2>
 80068ce:	6823      	ldr	r3, [r4, #0]
 80068d0:	6121      	str	r1, [r4, #16]
 80068d2:	07d8      	lsls	r0, r3, #31
 80068d4:	d5ea      	bpl.n	80068ac <_printf_float+0x194>
 80068d6:	1c4b      	adds	r3, r1, #1
 80068d8:	e7e7      	b.n	80068aa <_printf_float+0x192>
 80068da:	2900      	cmp	r1, #0
 80068dc:	bfd4      	ite	le
 80068de:	f1c1 0202 	rsble	r2, r1, #2
 80068e2:	2201      	movgt	r2, #1
 80068e4:	4413      	add	r3, r2
 80068e6:	e7e0      	b.n	80068aa <_printf_float+0x192>
 80068e8:	6823      	ldr	r3, [r4, #0]
 80068ea:	055a      	lsls	r2, r3, #21
 80068ec:	d407      	bmi.n	80068fe <_printf_float+0x1e6>
 80068ee:	6923      	ldr	r3, [r4, #16]
 80068f0:	4642      	mov	r2, r8
 80068f2:	4631      	mov	r1, r6
 80068f4:	4628      	mov	r0, r5
 80068f6:	47b8      	blx	r7
 80068f8:	3001      	adds	r0, #1
 80068fa:	d12b      	bne.n	8006954 <_printf_float+0x23c>
 80068fc:	e767      	b.n	80067ce <_printf_float+0xb6>
 80068fe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006902:	f240 80dd 	bls.w	8006ac0 <_printf_float+0x3a8>
 8006906:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800690a:	2200      	movs	r2, #0
 800690c:	2300      	movs	r3, #0
 800690e:	f7fa f8db 	bl	8000ac8 <__aeabi_dcmpeq>
 8006912:	2800      	cmp	r0, #0
 8006914:	d033      	beq.n	800697e <_printf_float+0x266>
 8006916:	4a37      	ldr	r2, [pc, #220]	@ (80069f4 <_printf_float+0x2dc>)
 8006918:	2301      	movs	r3, #1
 800691a:	4631      	mov	r1, r6
 800691c:	4628      	mov	r0, r5
 800691e:	47b8      	blx	r7
 8006920:	3001      	adds	r0, #1
 8006922:	f43f af54 	beq.w	80067ce <_printf_float+0xb6>
 8006926:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800692a:	4543      	cmp	r3, r8
 800692c:	db02      	blt.n	8006934 <_printf_float+0x21c>
 800692e:	6823      	ldr	r3, [r4, #0]
 8006930:	07d8      	lsls	r0, r3, #31
 8006932:	d50f      	bpl.n	8006954 <_printf_float+0x23c>
 8006934:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006938:	4631      	mov	r1, r6
 800693a:	4628      	mov	r0, r5
 800693c:	47b8      	blx	r7
 800693e:	3001      	adds	r0, #1
 8006940:	f43f af45 	beq.w	80067ce <_printf_float+0xb6>
 8006944:	f04f 0900 	mov.w	r9, #0
 8006948:	f108 38ff 	add.w	r8, r8, #4294967295
 800694c:	f104 0a1a 	add.w	sl, r4, #26
 8006950:	45c8      	cmp	r8, r9
 8006952:	dc09      	bgt.n	8006968 <_printf_float+0x250>
 8006954:	6823      	ldr	r3, [r4, #0]
 8006956:	079b      	lsls	r3, r3, #30
 8006958:	f100 8103 	bmi.w	8006b62 <_printf_float+0x44a>
 800695c:	68e0      	ldr	r0, [r4, #12]
 800695e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006960:	4298      	cmp	r0, r3
 8006962:	bfb8      	it	lt
 8006964:	4618      	movlt	r0, r3
 8006966:	e734      	b.n	80067d2 <_printf_float+0xba>
 8006968:	2301      	movs	r3, #1
 800696a:	4652      	mov	r2, sl
 800696c:	4631      	mov	r1, r6
 800696e:	4628      	mov	r0, r5
 8006970:	47b8      	blx	r7
 8006972:	3001      	adds	r0, #1
 8006974:	f43f af2b 	beq.w	80067ce <_printf_float+0xb6>
 8006978:	f109 0901 	add.w	r9, r9, #1
 800697c:	e7e8      	b.n	8006950 <_printf_float+0x238>
 800697e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006980:	2b00      	cmp	r3, #0
 8006982:	dc39      	bgt.n	80069f8 <_printf_float+0x2e0>
 8006984:	4a1b      	ldr	r2, [pc, #108]	@ (80069f4 <_printf_float+0x2dc>)
 8006986:	2301      	movs	r3, #1
 8006988:	4631      	mov	r1, r6
 800698a:	4628      	mov	r0, r5
 800698c:	47b8      	blx	r7
 800698e:	3001      	adds	r0, #1
 8006990:	f43f af1d 	beq.w	80067ce <_printf_float+0xb6>
 8006994:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006998:	ea59 0303 	orrs.w	r3, r9, r3
 800699c:	d102      	bne.n	80069a4 <_printf_float+0x28c>
 800699e:	6823      	ldr	r3, [r4, #0]
 80069a0:	07d9      	lsls	r1, r3, #31
 80069a2:	d5d7      	bpl.n	8006954 <_printf_float+0x23c>
 80069a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80069a8:	4631      	mov	r1, r6
 80069aa:	4628      	mov	r0, r5
 80069ac:	47b8      	blx	r7
 80069ae:	3001      	adds	r0, #1
 80069b0:	f43f af0d 	beq.w	80067ce <_printf_float+0xb6>
 80069b4:	f04f 0a00 	mov.w	sl, #0
 80069b8:	f104 0b1a 	add.w	fp, r4, #26
 80069bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069be:	425b      	negs	r3, r3
 80069c0:	4553      	cmp	r3, sl
 80069c2:	dc01      	bgt.n	80069c8 <_printf_float+0x2b0>
 80069c4:	464b      	mov	r3, r9
 80069c6:	e793      	b.n	80068f0 <_printf_float+0x1d8>
 80069c8:	2301      	movs	r3, #1
 80069ca:	465a      	mov	r2, fp
 80069cc:	4631      	mov	r1, r6
 80069ce:	4628      	mov	r0, r5
 80069d0:	47b8      	blx	r7
 80069d2:	3001      	adds	r0, #1
 80069d4:	f43f aefb 	beq.w	80067ce <_printf_float+0xb6>
 80069d8:	f10a 0a01 	add.w	sl, sl, #1
 80069dc:	e7ee      	b.n	80069bc <_printf_float+0x2a4>
 80069de:	bf00      	nop
 80069e0:	7fefffff 	.word	0x7fefffff
 80069e4:	0800affd 	.word	0x0800affd
 80069e8:	0800aff9 	.word	0x0800aff9
 80069ec:	0800b005 	.word	0x0800b005
 80069f0:	0800b001 	.word	0x0800b001
 80069f4:	0800b009 	.word	0x0800b009
 80069f8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80069fa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80069fe:	4553      	cmp	r3, sl
 8006a00:	bfa8      	it	ge
 8006a02:	4653      	movge	r3, sl
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	4699      	mov	r9, r3
 8006a08:	dc36      	bgt.n	8006a78 <_printf_float+0x360>
 8006a0a:	f04f 0b00 	mov.w	fp, #0
 8006a0e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a12:	f104 021a 	add.w	r2, r4, #26
 8006a16:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006a18:	9306      	str	r3, [sp, #24]
 8006a1a:	eba3 0309 	sub.w	r3, r3, r9
 8006a1e:	455b      	cmp	r3, fp
 8006a20:	dc31      	bgt.n	8006a86 <_printf_float+0x36e>
 8006a22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a24:	459a      	cmp	sl, r3
 8006a26:	dc3a      	bgt.n	8006a9e <_printf_float+0x386>
 8006a28:	6823      	ldr	r3, [r4, #0]
 8006a2a:	07da      	lsls	r2, r3, #31
 8006a2c:	d437      	bmi.n	8006a9e <_printf_float+0x386>
 8006a2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a30:	ebaa 0903 	sub.w	r9, sl, r3
 8006a34:	9b06      	ldr	r3, [sp, #24]
 8006a36:	ebaa 0303 	sub.w	r3, sl, r3
 8006a3a:	4599      	cmp	r9, r3
 8006a3c:	bfa8      	it	ge
 8006a3e:	4699      	movge	r9, r3
 8006a40:	f1b9 0f00 	cmp.w	r9, #0
 8006a44:	dc33      	bgt.n	8006aae <_printf_float+0x396>
 8006a46:	f04f 0800 	mov.w	r8, #0
 8006a4a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a4e:	f104 0b1a 	add.w	fp, r4, #26
 8006a52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a54:	ebaa 0303 	sub.w	r3, sl, r3
 8006a58:	eba3 0309 	sub.w	r3, r3, r9
 8006a5c:	4543      	cmp	r3, r8
 8006a5e:	f77f af79 	ble.w	8006954 <_printf_float+0x23c>
 8006a62:	2301      	movs	r3, #1
 8006a64:	465a      	mov	r2, fp
 8006a66:	4631      	mov	r1, r6
 8006a68:	4628      	mov	r0, r5
 8006a6a:	47b8      	blx	r7
 8006a6c:	3001      	adds	r0, #1
 8006a6e:	f43f aeae 	beq.w	80067ce <_printf_float+0xb6>
 8006a72:	f108 0801 	add.w	r8, r8, #1
 8006a76:	e7ec      	b.n	8006a52 <_printf_float+0x33a>
 8006a78:	4642      	mov	r2, r8
 8006a7a:	4631      	mov	r1, r6
 8006a7c:	4628      	mov	r0, r5
 8006a7e:	47b8      	blx	r7
 8006a80:	3001      	adds	r0, #1
 8006a82:	d1c2      	bne.n	8006a0a <_printf_float+0x2f2>
 8006a84:	e6a3      	b.n	80067ce <_printf_float+0xb6>
 8006a86:	2301      	movs	r3, #1
 8006a88:	4631      	mov	r1, r6
 8006a8a:	4628      	mov	r0, r5
 8006a8c:	9206      	str	r2, [sp, #24]
 8006a8e:	47b8      	blx	r7
 8006a90:	3001      	adds	r0, #1
 8006a92:	f43f ae9c 	beq.w	80067ce <_printf_float+0xb6>
 8006a96:	9a06      	ldr	r2, [sp, #24]
 8006a98:	f10b 0b01 	add.w	fp, fp, #1
 8006a9c:	e7bb      	b.n	8006a16 <_printf_float+0x2fe>
 8006a9e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006aa2:	4631      	mov	r1, r6
 8006aa4:	4628      	mov	r0, r5
 8006aa6:	47b8      	blx	r7
 8006aa8:	3001      	adds	r0, #1
 8006aaa:	d1c0      	bne.n	8006a2e <_printf_float+0x316>
 8006aac:	e68f      	b.n	80067ce <_printf_float+0xb6>
 8006aae:	9a06      	ldr	r2, [sp, #24]
 8006ab0:	464b      	mov	r3, r9
 8006ab2:	4442      	add	r2, r8
 8006ab4:	4631      	mov	r1, r6
 8006ab6:	4628      	mov	r0, r5
 8006ab8:	47b8      	blx	r7
 8006aba:	3001      	adds	r0, #1
 8006abc:	d1c3      	bne.n	8006a46 <_printf_float+0x32e>
 8006abe:	e686      	b.n	80067ce <_printf_float+0xb6>
 8006ac0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006ac4:	f1ba 0f01 	cmp.w	sl, #1
 8006ac8:	dc01      	bgt.n	8006ace <_printf_float+0x3b6>
 8006aca:	07db      	lsls	r3, r3, #31
 8006acc:	d536      	bpl.n	8006b3c <_printf_float+0x424>
 8006ace:	2301      	movs	r3, #1
 8006ad0:	4642      	mov	r2, r8
 8006ad2:	4631      	mov	r1, r6
 8006ad4:	4628      	mov	r0, r5
 8006ad6:	47b8      	blx	r7
 8006ad8:	3001      	adds	r0, #1
 8006ada:	f43f ae78 	beq.w	80067ce <_printf_float+0xb6>
 8006ade:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ae2:	4631      	mov	r1, r6
 8006ae4:	4628      	mov	r0, r5
 8006ae6:	47b8      	blx	r7
 8006ae8:	3001      	adds	r0, #1
 8006aea:	f43f ae70 	beq.w	80067ce <_printf_float+0xb6>
 8006aee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006af2:	2200      	movs	r2, #0
 8006af4:	2300      	movs	r3, #0
 8006af6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006afa:	f7f9 ffe5 	bl	8000ac8 <__aeabi_dcmpeq>
 8006afe:	b9c0      	cbnz	r0, 8006b32 <_printf_float+0x41a>
 8006b00:	4653      	mov	r3, sl
 8006b02:	f108 0201 	add.w	r2, r8, #1
 8006b06:	4631      	mov	r1, r6
 8006b08:	4628      	mov	r0, r5
 8006b0a:	47b8      	blx	r7
 8006b0c:	3001      	adds	r0, #1
 8006b0e:	d10c      	bne.n	8006b2a <_printf_float+0x412>
 8006b10:	e65d      	b.n	80067ce <_printf_float+0xb6>
 8006b12:	2301      	movs	r3, #1
 8006b14:	465a      	mov	r2, fp
 8006b16:	4631      	mov	r1, r6
 8006b18:	4628      	mov	r0, r5
 8006b1a:	47b8      	blx	r7
 8006b1c:	3001      	adds	r0, #1
 8006b1e:	f43f ae56 	beq.w	80067ce <_printf_float+0xb6>
 8006b22:	f108 0801 	add.w	r8, r8, #1
 8006b26:	45d0      	cmp	r8, sl
 8006b28:	dbf3      	blt.n	8006b12 <_printf_float+0x3fa>
 8006b2a:	464b      	mov	r3, r9
 8006b2c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006b30:	e6df      	b.n	80068f2 <_printf_float+0x1da>
 8006b32:	f04f 0800 	mov.w	r8, #0
 8006b36:	f104 0b1a 	add.w	fp, r4, #26
 8006b3a:	e7f4      	b.n	8006b26 <_printf_float+0x40e>
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	4642      	mov	r2, r8
 8006b40:	e7e1      	b.n	8006b06 <_printf_float+0x3ee>
 8006b42:	2301      	movs	r3, #1
 8006b44:	464a      	mov	r2, r9
 8006b46:	4631      	mov	r1, r6
 8006b48:	4628      	mov	r0, r5
 8006b4a:	47b8      	blx	r7
 8006b4c:	3001      	adds	r0, #1
 8006b4e:	f43f ae3e 	beq.w	80067ce <_printf_float+0xb6>
 8006b52:	f108 0801 	add.w	r8, r8, #1
 8006b56:	68e3      	ldr	r3, [r4, #12]
 8006b58:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006b5a:	1a5b      	subs	r3, r3, r1
 8006b5c:	4543      	cmp	r3, r8
 8006b5e:	dcf0      	bgt.n	8006b42 <_printf_float+0x42a>
 8006b60:	e6fc      	b.n	800695c <_printf_float+0x244>
 8006b62:	f04f 0800 	mov.w	r8, #0
 8006b66:	f104 0919 	add.w	r9, r4, #25
 8006b6a:	e7f4      	b.n	8006b56 <_printf_float+0x43e>

08006b6c <_printf_common>:
 8006b6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b70:	4616      	mov	r6, r2
 8006b72:	4698      	mov	r8, r3
 8006b74:	688a      	ldr	r2, [r1, #8]
 8006b76:	690b      	ldr	r3, [r1, #16]
 8006b78:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	bfb8      	it	lt
 8006b80:	4613      	movlt	r3, r2
 8006b82:	6033      	str	r3, [r6, #0]
 8006b84:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006b88:	4607      	mov	r7, r0
 8006b8a:	460c      	mov	r4, r1
 8006b8c:	b10a      	cbz	r2, 8006b92 <_printf_common+0x26>
 8006b8e:	3301      	adds	r3, #1
 8006b90:	6033      	str	r3, [r6, #0]
 8006b92:	6823      	ldr	r3, [r4, #0]
 8006b94:	0699      	lsls	r1, r3, #26
 8006b96:	bf42      	ittt	mi
 8006b98:	6833      	ldrmi	r3, [r6, #0]
 8006b9a:	3302      	addmi	r3, #2
 8006b9c:	6033      	strmi	r3, [r6, #0]
 8006b9e:	6825      	ldr	r5, [r4, #0]
 8006ba0:	f015 0506 	ands.w	r5, r5, #6
 8006ba4:	d106      	bne.n	8006bb4 <_printf_common+0x48>
 8006ba6:	f104 0a19 	add.w	sl, r4, #25
 8006baa:	68e3      	ldr	r3, [r4, #12]
 8006bac:	6832      	ldr	r2, [r6, #0]
 8006bae:	1a9b      	subs	r3, r3, r2
 8006bb0:	42ab      	cmp	r3, r5
 8006bb2:	dc26      	bgt.n	8006c02 <_printf_common+0x96>
 8006bb4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006bb8:	6822      	ldr	r2, [r4, #0]
 8006bba:	3b00      	subs	r3, #0
 8006bbc:	bf18      	it	ne
 8006bbe:	2301      	movne	r3, #1
 8006bc0:	0692      	lsls	r2, r2, #26
 8006bc2:	d42b      	bmi.n	8006c1c <_printf_common+0xb0>
 8006bc4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006bc8:	4641      	mov	r1, r8
 8006bca:	4638      	mov	r0, r7
 8006bcc:	47c8      	blx	r9
 8006bce:	3001      	adds	r0, #1
 8006bd0:	d01e      	beq.n	8006c10 <_printf_common+0xa4>
 8006bd2:	6823      	ldr	r3, [r4, #0]
 8006bd4:	6922      	ldr	r2, [r4, #16]
 8006bd6:	f003 0306 	and.w	r3, r3, #6
 8006bda:	2b04      	cmp	r3, #4
 8006bdc:	bf02      	ittt	eq
 8006bde:	68e5      	ldreq	r5, [r4, #12]
 8006be0:	6833      	ldreq	r3, [r6, #0]
 8006be2:	1aed      	subeq	r5, r5, r3
 8006be4:	68a3      	ldr	r3, [r4, #8]
 8006be6:	bf0c      	ite	eq
 8006be8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006bec:	2500      	movne	r5, #0
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	bfc4      	itt	gt
 8006bf2:	1a9b      	subgt	r3, r3, r2
 8006bf4:	18ed      	addgt	r5, r5, r3
 8006bf6:	2600      	movs	r6, #0
 8006bf8:	341a      	adds	r4, #26
 8006bfa:	42b5      	cmp	r5, r6
 8006bfc:	d11a      	bne.n	8006c34 <_printf_common+0xc8>
 8006bfe:	2000      	movs	r0, #0
 8006c00:	e008      	b.n	8006c14 <_printf_common+0xa8>
 8006c02:	2301      	movs	r3, #1
 8006c04:	4652      	mov	r2, sl
 8006c06:	4641      	mov	r1, r8
 8006c08:	4638      	mov	r0, r7
 8006c0a:	47c8      	blx	r9
 8006c0c:	3001      	adds	r0, #1
 8006c0e:	d103      	bne.n	8006c18 <_printf_common+0xac>
 8006c10:	f04f 30ff 	mov.w	r0, #4294967295
 8006c14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c18:	3501      	adds	r5, #1
 8006c1a:	e7c6      	b.n	8006baa <_printf_common+0x3e>
 8006c1c:	18e1      	adds	r1, r4, r3
 8006c1e:	1c5a      	adds	r2, r3, #1
 8006c20:	2030      	movs	r0, #48	@ 0x30
 8006c22:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006c26:	4422      	add	r2, r4
 8006c28:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006c2c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006c30:	3302      	adds	r3, #2
 8006c32:	e7c7      	b.n	8006bc4 <_printf_common+0x58>
 8006c34:	2301      	movs	r3, #1
 8006c36:	4622      	mov	r2, r4
 8006c38:	4641      	mov	r1, r8
 8006c3a:	4638      	mov	r0, r7
 8006c3c:	47c8      	blx	r9
 8006c3e:	3001      	adds	r0, #1
 8006c40:	d0e6      	beq.n	8006c10 <_printf_common+0xa4>
 8006c42:	3601      	adds	r6, #1
 8006c44:	e7d9      	b.n	8006bfa <_printf_common+0x8e>
	...

08006c48 <_printf_i>:
 8006c48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c4c:	7e0f      	ldrb	r7, [r1, #24]
 8006c4e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006c50:	2f78      	cmp	r7, #120	@ 0x78
 8006c52:	4691      	mov	r9, r2
 8006c54:	4680      	mov	r8, r0
 8006c56:	460c      	mov	r4, r1
 8006c58:	469a      	mov	sl, r3
 8006c5a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006c5e:	d807      	bhi.n	8006c70 <_printf_i+0x28>
 8006c60:	2f62      	cmp	r7, #98	@ 0x62
 8006c62:	d80a      	bhi.n	8006c7a <_printf_i+0x32>
 8006c64:	2f00      	cmp	r7, #0
 8006c66:	f000 80d1 	beq.w	8006e0c <_printf_i+0x1c4>
 8006c6a:	2f58      	cmp	r7, #88	@ 0x58
 8006c6c:	f000 80b8 	beq.w	8006de0 <_printf_i+0x198>
 8006c70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006c74:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006c78:	e03a      	b.n	8006cf0 <_printf_i+0xa8>
 8006c7a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006c7e:	2b15      	cmp	r3, #21
 8006c80:	d8f6      	bhi.n	8006c70 <_printf_i+0x28>
 8006c82:	a101      	add	r1, pc, #4	@ (adr r1, 8006c88 <_printf_i+0x40>)
 8006c84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006c88:	08006ce1 	.word	0x08006ce1
 8006c8c:	08006cf5 	.word	0x08006cf5
 8006c90:	08006c71 	.word	0x08006c71
 8006c94:	08006c71 	.word	0x08006c71
 8006c98:	08006c71 	.word	0x08006c71
 8006c9c:	08006c71 	.word	0x08006c71
 8006ca0:	08006cf5 	.word	0x08006cf5
 8006ca4:	08006c71 	.word	0x08006c71
 8006ca8:	08006c71 	.word	0x08006c71
 8006cac:	08006c71 	.word	0x08006c71
 8006cb0:	08006c71 	.word	0x08006c71
 8006cb4:	08006df3 	.word	0x08006df3
 8006cb8:	08006d1f 	.word	0x08006d1f
 8006cbc:	08006dad 	.word	0x08006dad
 8006cc0:	08006c71 	.word	0x08006c71
 8006cc4:	08006c71 	.word	0x08006c71
 8006cc8:	08006e15 	.word	0x08006e15
 8006ccc:	08006c71 	.word	0x08006c71
 8006cd0:	08006d1f 	.word	0x08006d1f
 8006cd4:	08006c71 	.word	0x08006c71
 8006cd8:	08006c71 	.word	0x08006c71
 8006cdc:	08006db5 	.word	0x08006db5
 8006ce0:	6833      	ldr	r3, [r6, #0]
 8006ce2:	1d1a      	adds	r2, r3, #4
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	6032      	str	r2, [r6, #0]
 8006ce8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006cec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	e09c      	b.n	8006e2e <_printf_i+0x1e6>
 8006cf4:	6833      	ldr	r3, [r6, #0]
 8006cf6:	6820      	ldr	r0, [r4, #0]
 8006cf8:	1d19      	adds	r1, r3, #4
 8006cfa:	6031      	str	r1, [r6, #0]
 8006cfc:	0606      	lsls	r6, r0, #24
 8006cfe:	d501      	bpl.n	8006d04 <_printf_i+0xbc>
 8006d00:	681d      	ldr	r5, [r3, #0]
 8006d02:	e003      	b.n	8006d0c <_printf_i+0xc4>
 8006d04:	0645      	lsls	r5, r0, #25
 8006d06:	d5fb      	bpl.n	8006d00 <_printf_i+0xb8>
 8006d08:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006d0c:	2d00      	cmp	r5, #0
 8006d0e:	da03      	bge.n	8006d18 <_printf_i+0xd0>
 8006d10:	232d      	movs	r3, #45	@ 0x2d
 8006d12:	426d      	negs	r5, r5
 8006d14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d18:	4858      	ldr	r0, [pc, #352]	@ (8006e7c <_printf_i+0x234>)
 8006d1a:	230a      	movs	r3, #10
 8006d1c:	e011      	b.n	8006d42 <_printf_i+0xfa>
 8006d1e:	6821      	ldr	r1, [r4, #0]
 8006d20:	6833      	ldr	r3, [r6, #0]
 8006d22:	0608      	lsls	r0, r1, #24
 8006d24:	f853 5b04 	ldr.w	r5, [r3], #4
 8006d28:	d402      	bmi.n	8006d30 <_printf_i+0xe8>
 8006d2a:	0649      	lsls	r1, r1, #25
 8006d2c:	bf48      	it	mi
 8006d2e:	b2ad      	uxthmi	r5, r5
 8006d30:	2f6f      	cmp	r7, #111	@ 0x6f
 8006d32:	4852      	ldr	r0, [pc, #328]	@ (8006e7c <_printf_i+0x234>)
 8006d34:	6033      	str	r3, [r6, #0]
 8006d36:	bf14      	ite	ne
 8006d38:	230a      	movne	r3, #10
 8006d3a:	2308      	moveq	r3, #8
 8006d3c:	2100      	movs	r1, #0
 8006d3e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006d42:	6866      	ldr	r6, [r4, #4]
 8006d44:	60a6      	str	r6, [r4, #8]
 8006d46:	2e00      	cmp	r6, #0
 8006d48:	db05      	blt.n	8006d56 <_printf_i+0x10e>
 8006d4a:	6821      	ldr	r1, [r4, #0]
 8006d4c:	432e      	orrs	r6, r5
 8006d4e:	f021 0104 	bic.w	r1, r1, #4
 8006d52:	6021      	str	r1, [r4, #0]
 8006d54:	d04b      	beq.n	8006dee <_printf_i+0x1a6>
 8006d56:	4616      	mov	r6, r2
 8006d58:	fbb5 f1f3 	udiv	r1, r5, r3
 8006d5c:	fb03 5711 	mls	r7, r3, r1, r5
 8006d60:	5dc7      	ldrb	r7, [r0, r7]
 8006d62:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006d66:	462f      	mov	r7, r5
 8006d68:	42bb      	cmp	r3, r7
 8006d6a:	460d      	mov	r5, r1
 8006d6c:	d9f4      	bls.n	8006d58 <_printf_i+0x110>
 8006d6e:	2b08      	cmp	r3, #8
 8006d70:	d10b      	bne.n	8006d8a <_printf_i+0x142>
 8006d72:	6823      	ldr	r3, [r4, #0]
 8006d74:	07df      	lsls	r7, r3, #31
 8006d76:	d508      	bpl.n	8006d8a <_printf_i+0x142>
 8006d78:	6923      	ldr	r3, [r4, #16]
 8006d7a:	6861      	ldr	r1, [r4, #4]
 8006d7c:	4299      	cmp	r1, r3
 8006d7e:	bfde      	ittt	le
 8006d80:	2330      	movle	r3, #48	@ 0x30
 8006d82:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006d86:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006d8a:	1b92      	subs	r2, r2, r6
 8006d8c:	6122      	str	r2, [r4, #16]
 8006d8e:	f8cd a000 	str.w	sl, [sp]
 8006d92:	464b      	mov	r3, r9
 8006d94:	aa03      	add	r2, sp, #12
 8006d96:	4621      	mov	r1, r4
 8006d98:	4640      	mov	r0, r8
 8006d9a:	f7ff fee7 	bl	8006b6c <_printf_common>
 8006d9e:	3001      	adds	r0, #1
 8006da0:	d14a      	bne.n	8006e38 <_printf_i+0x1f0>
 8006da2:	f04f 30ff 	mov.w	r0, #4294967295
 8006da6:	b004      	add	sp, #16
 8006da8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dac:	6823      	ldr	r3, [r4, #0]
 8006dae:	f043 0320 	orr.w	r3, r3, #32
 8006db2:	6023      	str	r3, [r4, #0]
 8006db4:	4832      	ldr	r0, [pc, #200]	@ (8006e80 <_printf_i+0x238>)
 8006db6:	2778      	movs	r7, #120	@ 0x78
 8006db8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006dbc:	6823      	ldr	r3, [r4, #0]
 8006dbe:	6831      	ldr	r1, [r6, #0]
 8006dc0:	061f      	lsls	r7, r3, #24
 8006dc2:	f851 5b04 	ldr.w	r5, [r1], #4
 8006dc6:	d402      	bmi.n	8006dce <_printf_i+0x186>
 8006dc8:	065f      	lsls	r7, r3, #25
 8006dca:	bf48      	it	mi
 8006dcc:	b2ad      	uxthmi	r5, r5
 8006dce:	6031      	str	r1, [r6, #0]
 8006dd0:	07d9      	lsls	r1, r3, #31
 8006dd2:	bf44      	itt	mi
 8006dd4:	f043 0320 	orrmi.w	r3, r3, #32
 8006dd8:	6023      	strmi	r3, [r4, #0]
 8006dda:	b11d      	cbz	r5, 8006de4 <_printf_i+0x19c>
 8006ddc:	2310      	movs	r3, #16
 8006dde:	e7ad      	b.n	8006d3c <_printf_i+0xf4>
 8006de0:	4826      	ldr	r0, [pc, #152]	@ (8006e7c <_printf_i+0x234>)
 8006de2:	e7e9      	b.n	8006db8 <_printf_i+0x170>
 8006de4:	6823      	ldr	r3, [r4, #0]
 8006de6:	f023 0320 	bic.w	r3, r3, #32
 8006dea:	6023      	str	r3, [r4, #0]
 8006dec:	e7f6      	b.n	8006ddc <_printf_i+0x194>
 8006dee:	4616      	mov	r6, r2
 8006df0:	e7bd      	b.n	8006d6e <_printf_i+0x126>
 8006df2:	6833      	ldr	r3, [r6, #0]
 8006df4:	6825      	ldr	r5, [r4, #0]
 8006df6:	6961      	ldr	r1, [r4, #20]
 8006df8:	1d18      	adds	r0, r3, #4
 8006dfa:	6030      	str	r0, [r6, #0]
 8006dfc:	062e      	lsls	r6, r5, #24
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	d501      	bpl.n	8006e06 <_printf_i+0x1be>
 8006e02:	6019      	str	r1, [r3, #0]
 8006e04:	e002      	b.n	8006e0c <_printf_i+0x1c4>
 8006e06:	0668      	lsls	r0, r5, #25
 8006e08:	d5fb      	bpl.n	8006e02 <_printf_i+0x1ba>
 8006e0a:	8019      	strh	r1, [r3, #0]
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	6123      	str	r3, [r4, #16]
 8006e10:	4616      	mov	r6, r2
 8006e12:	e7bc      	b.n	8006d8e <_printf_i+0x146>
 8006e14:	6833      	ldr	r3, [r6, #0]
 8006e16:	1d1a      	adds	r2, r3, #4
 8006e18:	6032      	str	r2, [r6, #0]
 8006e1a:	681e      	ldr	r6, [r3, #0]
 8006e1c:	6862      	ldr	r2, [r4, #4]
 8006e1e:	2100      	movs	r1, #0
 8006e20:	4630      	mov	r0, r6
 8006e22:	f7f9 f9d5 	bl	80001d0 <memchr>
 8006e26:	b108      	cbz	r0, 8006e2c <_printf_i+0x1e4>
 8006e28:	1b80      	subs	r0, r0, r6
 8006e2a:	6060      	str	r0, [r4, #4]
 8006e2c:	6863      	ldr	r3, [r4, #4]
 8006e2e:	6123      	str	r3, [r4, #16]
 8006e30:	2300      	movs	r3, #0
 8006e32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e36:	e7aa      	b.n	8006d8e <_printf_i+0x146>
 8006e38:	6923      	ldr	r3, [r4, #16]
 8006e3a:	4632      	mov	r2, r6
 8006e3c:	4649      	mov	r1, r9
 8006e3e:	4640      	mov	r0, r8
 8006e40:	47d0      	blx	sl
 8006e42:	3001      	adds	r0, #1
 8006e44:	d0ad      	beq.n	8006da2 <_printf_i+0x15a>
 8006e46:	6823      	ldr	r3, [r4, #0]
 8006e48:	079b      	lsls	r3, r3, #30
 8006e4a:	d413      	bmi.n	8006e74 <_printf_i+0x22c>
 8006e4c:	68e0      	ldr	r0, [r4, #12]
 8006e4e:	9b03      	ldr	r3, [sp, #12]
 8006e50:	4298      	cmp	r0, r3
 8006e52:	bfb8      	it	lt
 8006e54:	4618      	movlt	r0, r3
 8006e56:	e7a6      	b.n	8006da6 <_printf_i+0x15e>
 8006e58:	2301      	movs	r3, #1
 8006e5a:	4632      	mov	r2, r6
 8006e5c:	4649      	mov	r1, r9
 8006e5e:	4640      	mov	r0, r8
 8006e60:	47d0      	blx	sl
 8006e62:	3001      	adds	r0, #1
 8006e64:	d09d      	beq.n	8006da2 <_printf_i+0x15a>
 8006e66:	3501      	adds	r5, #1
 8006e68:	68e3      	ldr	r3, [r4, #12]
 8006e6a:	9903      	ldr	r1, [sp, #12]
 8006e6c:	1a5b      	subs	r3, r3, r1
 8006e6e:	42ab      	cmp	r3, r5
 8006e70:	dcf2      	bgt.n	8006e58 <_printf_i+0x210>
 8006e72:	e7eb      	b.n	8006e4c <_printf_i+0x204>
 8006e74:	2500      	movs	r5, #0
 8006e76:	f104 0619 	add.w	r6, r4, #25
 8006e7a:	e7f5      	b.n	8006e68 <_printf_i+0x220>
 8006e7c:	0800b00b 	.word	0x0800b00b
 8006e80:	0800b01c 	.word	0x0800b01c

08006e84 <_scanf_float>:
 8006e84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e88:	b087      	sub	sp, #28
 8006e8a:	4691      	mov	r9, r2
 8006e8c:	9303      	str	r3, [sp, #12]
 8006e8e:	688b      	ldr	r3, [r1, #8]
 8006e90:	1e5a      	subs	r2, r3, #1
 8006e92:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006e96:	bf81      	itttt	hi
 8006e98:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006e9c:	eb03 0b05 	addhi.w	fp, r3, r5
 8006ea0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006ea4:	608b      	strhi	r3, [r1, #8]
 8006ea6:	680b      	ldr	r3, [r1, #0]
 8006ea8:	460a      	mov	r2, r1
 8006eaa:	f04f 0500 	mov.w	r5, #0
 8006eae:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006eb2:	f842 3b1c 	str.w	r3, [r2], #28
 8006eb6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006eba:	4680      	mov	r8, r0
 8006ebc:	460c      	mov	r4, r1
 8006ebe:	bf98      	it	ls
 8006ec0:	f04f 0b00 	movls.w	fp, #0
 8006ec4:	9201      	str	r2, [sp, #4]
 8006ec6:	4616      	mov	r6, r2
 8006ec8:	46aa      	mov	sl, r5
 8006eca:	462f      	mov	r7, r5
 8006ecc:	9502      	str	r5, [sp, #8]
 8006ece:	68a2      	ldr	r2, [r4, #8]
 8006ed0:	b15a      	cbz	r2, 8006eea <_scanf_float+0x66>
 8006ed2:	f8d9 3000 	ldr.w	r3, [r9]
 8006ed6:	781b      	ldrb	r3, [r3, #0]
 8006ed8:	2b4e      	cmp	r3, #78	@ 0x4e
 8006eda:	d863      	bhi.n	8006fa4 <_scanf_float+0x120>
 8006edc:	2b40      	cmp	r3, #64	@ 0x40
 8006ede:	d83b      	bhi.n	8006f58 <_scanf_float+0xd4>
 8006ee0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006ee4:	b2c8      	uxtb	r0, r1
 8006ee6:	280e      	cmp	r0, #14
 8006ee8:	d939      	bls.n	8006f5e <_scanf_float+0xda>
 8006eea:	b11f      	cbz	r7, 8006ef4 <_scanf_float+0x70>
 8006eec:	6823      	ldr	r3, [r4, #0]
 8006eee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ef2:	6023      	str	r3, [r4, #0]
 8006ef4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006ef8:	f1ba 0f01 	cmp.w	sl, #1
 8006efc:	f200 8114 	bhi.w	8007128 <_scanf_float+0x2a4>
 8006f00:	9b01      	ldr	r3, [sp, #4]
 8006f02:	429e      	cmp	r6, r3
 8006f04:	f200 8105 	bhi.w	8007112 <_scanf_float+0x28e>
 8006f08:	2001      	movs	r0, #1
 8006f0a:	b007      	add	sp, #28
 8006f0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f10:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006f14:	2a0d      	cmp	r2, #13
 8006f16:	d8e8      	bhi.n	8006eea <_scanf_float+0x66>
 8006f18:	a101      	add	r1, pc, #4	@ (adr r1, 8006f20 <_scanf_float+0x9c>)
 8006f1a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006f1e:	bf00      	nop
 8006f20:	08007069 	.word	0x08007069
 8006f24:	08006eeb 	.word	0x08006eeb
 8006f28:	08006eeb 	.word	0x08006eeb
 8006f2c:	08006eeb 	.word	0x08006eeb
 8006f30:	080070c5 	.word	0x080070c5
 8006f34:	0800709f 	.word	0x0800709f
 8006f38:	08006eeb 	.word	0x08006eeb
 8006f3c:	08006eeb 	.word	0x08006eeb
 8006f40:	08007077 	.word	0x08007077
 8006f44:	08006eeb 	.word	0x08006eeb
 8006f48:	08006eeb 	.word	0x08006eeb
 8006f4c:	08006eeb 	.word	0x08006eeb
 8006f50:	08006eeb 	.word	0x08006eeb
 8006f54:	08007033 	.word	0x08007033
 8006f58:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006f5c:	e7da      	b.n	8006f14 <_scanf_float+0x90>
 8006f5e:	290e      	cmp	r1, #14
 8006f60:	d8c3      	bhi.n	8006eea <_scanf_float+0x66>
 8006f62:	a001      	add	r0, pc, #4	@ (adr r0, 8006f68 <_scanf_float+0xe4>)
 8006f64:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006f68:	08007023 	.word	0x08007023
 8006f6c:	08006eeb 	.word	0x08006eeb
 8006f70:	08007023 	.word	0x08007023
 8006f74:	080070b3 	.word	0x080070b3
 8006f78:	08006eeb 	.word	0x08006eeb
 8006f7c:	08006fc5 	.word	0x08006fc5
 8006f80:	08007009 	.word	0x08007009
 8006f84:	08007009 	.word	0x08007009
 8006f88:	08007009 	.word	0x08007009
 8006f8c:	08007009 	.word	0x08007009
 8006f90:	08007009 	.word	0x08007009
 8006f94:	08007009 	.word	0x08007009
 8006f98:	08007009 	.word	0x08007009
 8006f9c:	08007009 	.word	0x08007009
 8006fa0:	08007009 	.word	0x08007009
 8006fa4:	2b6e      	cmp	r3, #110	@ 0x6e
 8006fa6:	d809      	bhi.n	8006fbc <_scanf_float+0x138>
 8006fa8:	2b60      	cmp	r3, #96	@ 0x60
 8006faa:	d8b1      	bhi.n	8006f10 <_scanf_float+0x8c>
 8006fac:	2b54      	cmp	r3, #84	@ 0x54
 8006fae:	d07b      	beq.n	80070a8 <_scanf_float+0x224>
 8006fb0:	2b59      	cmp	r3, #89	@ 0x59
 8006fb2:	d19a      	bne.n	8006eea <_scanf_float+0x66>
 8006fb4:	2d07      	cmp	r5, #7
 8006fb6:	d198      	bne.n	8006eea <_scanf_float+0x66>
 8006fb8:	2508      	movs	r5, #8
 8006fba:	e02f      	b.n	800701c <_scanf_float+0x198>
 8006fbc:	2b74      	cmp	r3, #116	@ 0x74
 8006fbe:	d073      	beq.n	80070a8 <_scanf_float+0x224>
 8006fc0:	2b79      	cmp	r3, #121	@ 0x79
 8006fc2:	e7f6      	b.n	8006fb2 <_scanf_float+0x12e>
 8006fc4:	6821      	ldr	r1, [r4, #0]
 8006fc6:	05c8      	lsls	r0, r1, #23
 8006fc8:	d51e      	bpl.n	8007008 <_scanf_float+0x184>
 8006fca:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006fce:	6021      	str	r1, [r4, #0]
 8006fd0:	3701      	adds	r7, #1
 8006fd2:	f1bb 0f00 	cmp.w	fp, #0
 8006fd6:	d003      	beq.n	8006fe0 <_scanf_float+0x15c>
 8006fd8:	3201      	adds	r2, #1
 8006fda:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006fde:	60a2      	str	r2, [r4, #8]
 8006fe0:	68a3      	ldr	r3, [r4, #8]
 8006fe2:	3b01      	subs	r3, #1
 8006fe4:	60a3      	str	r3, [r4, #8]
 8006fe6:	6923      	ldr	r3, [r4, #16]
 8006fe8:	3301      	adds	r3, #1
 8006fea:	6123      	str	r3, [r4, #16]
 8006fec:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006ff0:	3b01      	subs	r3, #1
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	f8c9 3004 	str.w	r3, [r9, #4]
 8006ff8:	f340 8082 	ble.w	8007100 <_scanf_float+0x27c>
 8006ffc:	f8d9 3000 	ldr.w	r3, [r9]
 8007000:	3301      	adds	r3, #1
 8007002:	f8c9 3000 	str.w	r3, [r9]
 8007006:	e762      	b.n	8006ece <_scanf_float+0x4a>
 8007008:	eb1a 0105 	adds.w	r1, sl, r5
 800700c:	f47f af6d 	bne.w	8006eea <_scanf_float+0x66>
 8007010:	6822      	ldr	r2, [r4, #0]
 8007012:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8007016:	6022      	str	r2, [r4, #0]
 8007018:	460d      	mov	r5, r1
 800701a:	468a      	mov	sl, r1
 800701c:	f806 3b01 	strb.w	r3, [r6], #1
 8007020:	e7de      	b.n	8006fe0 <_scanf_float+0x15c>
 8007022:	6822      	ldr	r2, [r4, #0]
 8007024:	0610      	lsls	r0, r2, #24
 8007026:	f57f af60 	bpl.w	8006eea <_scanf_float+0x66>
 800702a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800702e:	6022      	str	r2, [r4, #0]
 8007030:	e7f4      	b.n	800701c <_scanf_float+0x198>
 8007032:	f1ba 0f00 	cmp.w	sl, #0
 8007036:	d10c      	bne.n	8007052 <_scanf_float+0x1ce>
 8007038:	b977      	cbnz	r7, 8007058 <_scanf_float+0x1d4>
 800703a:	6822      	ldr	r2, [r4, #0]
 800703c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007040:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007044:	d108      	bne.n	8007058 <_scanf_float+0x1d4>
 8007046:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800704a:	6022      	str	r2, [r4, #0]
 800704c:	f04f 0a01 	mov.w	sl, #1
 8007050:	e7e4      	b.n	800701c <_scanf_float+0x198>
 8007052:	f1ba 0f02 	cmp.w	sl, #2
 8007056:	d050      	beq.n	80070fa <_scanf_float+0x276>
 8007058:	2d01      	cmp	r5, #1
 800705a:	d002      	beq.n	8007062 <_scanf_float+0x1de>
 800705c:	2d04      	cmp	r5, #4
 800705e:	f47f af44 	bne.w	8006eea <_scanf_float+0x66>
 8007062:	3501      	adds	r5, #1
 8007064:	b2ed      	uxtb	r5, r5
 8007066:	e7d9      	b.n	800701c <_scanf_float+0x198>
 8007068:	f1ba 0f01 	cmp.w	sl, #1
 800706c:	f47f af3d 	bne.w	8006eea <_scanf_float+0x66>
 8007070:	f04f 0a02 	mov.w	sl, #2
 8007074:	e7d2      	b.n	800701c <_scanf_float+0x198>
 8007076:	b975      	cbnz	r5, 8007096 <_scanf_float+0x212>
 8007078:	2f00      	cmp	r7, #0
 800707a:	f47f af37 	bne.w	8006eec <_scanf_float+0x68>
 800707e:	6822      	ldr	r2, [r4, #0]
 8007080:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007084:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007088:	f040 8103 	bne.w	8007292 <_scanf_float+0x40e>
 800708c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007090:	6022      	str	r2, [r4, #0]
 8007092:	2501      	movs	r5, #1
 8007094:	e7c2      	b.n	800701c <_scanf_float+0x198>
 8007096:	2d03      	cmp	r5, #3
 8007098:	d0e3      	beq.n	8007062 <_scanf_float+0x1de>
 800709a:	2d05      	cmp	r5, #5
 800709c:	e7df      	b.n	800705e <_scanf_float+0x1da>
 800709e:	2d02      	cmp	r5, #2
 80070a0:	f47f af23 	bne.w	8006eea <_scanf_float+0x66>
 80070a4:	2503      	movs	r5, #3
 80070a6:	e7b9      	b.n	800701c <_scanf_float+0x198>
 80070a8:	2d06      	cmp	r5, #6
 80070aa:	f47f af1e 	bne.w	8006eea <_scanf_float+0x66>
 80070ae:	2507      	movs	r5, #7
 80070b0:	e7b4      	b.n	800701c <_scanf_float+0x198>
 80070b2:	6822      	ldr	r2, [r4, #0]
 80070b4:	0591      	lsls	r1, r2, #22
 80070b6:	f57f af18 	bpl.w	8006eea <_scanf_float+0x66>
 80070ba:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80070be:	6022      	str	r2, [r4, #0]
 80070c0:	9702      	str	r7, [sp, #8]
 80070c2:	e7ab      	b.n	800701c <_scanf_float+0x198>
 80070c4:	6822      	ldr	r2, [r4, #0]
 80070c6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80070ca:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80070ce:	d005      	beq.n	80070dc <_scanf_float+0x258>
 80070d0:	0550      	lsls	r0, r2, #21
 80070d2:	f57f af0a 	bpl.w	8006eea <_scanf_float+0x66>
 80070d6:	2f00      	cmp	r7, #0
 80070d8:	f000 80db 	beq.w	8007292 <_scanf_float+0x40e>
 80070dc:	0591      	lsls	r1, r2, #22
 80070de:	bf58      	it	pl
 80070e0:	9902      	ldrpl	r1, [sp, #8]
 80070e2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80070e6:	bf58      	it	pl
 80070e8:	1a79      	subpl	r1, r7, r1
 80070ea:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80070ee:	bf58      	it	pl
 80070f0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80070f4:	6022      	str	r2, [r4, #0]
 80070f6:	2700      	movs	r7, #0
 80070f8:	e790      	b.n	800701c <_scanf_float+0x198>
 80070fa:	f04f 0a03 	mov.w	sl, #3
 80070fe:	e78d      	b.n	800701c <_scanf_float+0x198>
 8007100:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007104:	4649      	mov	r1, r9
 8007106:	4640      	mov	r0, r8
 8007108:	4798      	blx	r3
 800710a:	2800      	cmp	r0, #0
 800710c:	f43f aedf 	beq.w	8006ece <_scanf_float+0x4a>
 8007110:	e6eb      	b.n	8006eea <_scanf_float+0x66>
 8007112:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007116:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800711a:	464a      	mov	r2, r9
 800711c:	4640      	mov	r0, r8
 800711e:	4798      	blx	r3
 8007120:	6923      	ldr	r3, [r4, #16]
 8007122:	3b01      	subs	r3, #1
 8007124:	6123      	str	r3, [r4, #16]
 8007126:	e6eb      	b.n	8006f00 <_scanf_float+0x7c>
 8007128:	1e6b      	subs	r3, r5, #1
 800712a:	2b06      	cmp	r3, #6
 800712c:	d824      	bhi.n	8007178 <_scanf_float+0x2f4>
 800712e:	2d02      	cmp	r5, #2
 8007130:	d836      	bhi.n	80071a0 <_scanf_float+0x31c>
 8007132:	9b01      	ldr	r3, [sp, #4]
 8007134:	429e      	cmp	r6, r3
 8007136:	f67f aee7 	bls.w	8006f08 <_scanf_float+0x84>
 800713a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800713e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007142:	464a      	mov	r2, r9
 8007144:	4640      	mov	r0, r8
 8007146:	4798      	blx	r3
 8007148:	6923      	ldr	r3, [r4, #16]
 800714a:	3b01      	subs	r3, #1
 800714c:	6123      	str	r3, [r4, #16]
 800714e:	e7f0      	b.n	8007132 <_scanf_float+0x2ae>
 8007150:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007154:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8007158:	464a      	mov	r2, r9
 800715a:	4640      	mov	r0, r8
 800715c:	4798      	blx	r3
 800715e:	6923      	ldr	r3, [r4, #16]
 8007160:	3b01      	subs	r3, #1
 8007162:	6123      	str	r3, [r4, #16]
 8007164:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007168:	fa5f fa8a 	uxtb.w	sl, sl
 800716c:	f1ba 0f02 	cmp.w	sl, #2
 8007170:	d1ee      	bne.n	8007150 <_scanf_float+0x2cc>
 8007172:	3d03      	subs	r5, #3
 8007174:	b2ed      	uxtb	r5, r5
 8007176:	1b76      	subs	r6, r6, r5
 8007178:	6823      	ldr	r3, [r4, #0]
 800717a:	05da      	lsls	r2, r3, #23
 800717c:	d530      	bpl.n	80071e0 <_scanf_float+0x35c>
 800717e:	055b      	lsls	r3, r3, #21
 8007180:	d511      	bpl.n	80071a6 <_scanf_float+0x322>
 8007182:	9b01      	ldr	r3, [sp, #4]
 8007184:	429e      	cmp	r6, r3
 8007186:	f67f aebf 	bls.w	8006f08 <_scanf_float+0x84>
 800718a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800718e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007192:	464a      	mov	r2, r9
 8007194:	4640      	mov	r0, r8
 8007196:	4798      	blx	r3
 8007198:	6923      	ldr	r3, [r4, #16]
 800719a:	3b01      	subs	r3, #1
 800719c:	6123      	str	r3, [r4, #16]
 800719e:	e7f0      	b.n	8007182 <_scanf_float+0x2fe>
 80071a0:	46aa      	mov	sl, r5
 80071a2:	46b3      	mov	fp, r6
 80071a4:	e7de      	b.n	8007164 <_scanf_float+0x2e0>
 80071a6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80071aa:	6923      	ldr	r3, [r4, #16]
 80071ac:	2965      	cmp	r1, #101	@ 0x65
 80071ae:	f103 33ff 	add.w	r3, r3, #4294967295
 80071b2:	f106 35ff 	add.w	r5, r6, #4294967295
 80071b6:	6123      	str	r3, [r4, #16]
 80071b8:	d00c      	beq.n	80071d4 <_scanf_float+0x350>
 80071ba:	2945      	cmp	r1, #69	@ 0x45
 80071bc:	d00a      	beq.n	80071d4 <_scanf_float+0x350>
 80071be:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80071c2:	464a      	mov	r2, r9
 80071c4:	4640      	mov	r0, r8
 80071c6:	4798      	blx	r3
 80071c8:	6923      	ldr	r3, [r4, #16]
 80071ca:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80071ce:	3b01      	subs	r3, #1
 80071d0:	1eb5      	subs	r5, r6, #2
 80071d2:	6123      	str	r3, [r4, #16]
 80071d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80071d8:	464a      	mov	r2, r9
 80071da:	4640      	mov	r0, r8
 80071dc:	4798      	blx	r3
 80071de:	462e      	mov	r6, r5
 80071e0:	6822      	ldr	r2, [r4, #0]
 80071e2:	f012 0210 	ands.w	r2, r2, #16
 80071e6:	d001      	beq.n	80071ec <_scanf_float+0x368>
 80071e8:	2000      	movs	r0, #0
 80071ea:	e68e      	b.n	8006f0a <_scanf_float+0x86>
 80071ec:	7032      	strb	r2, [r6, #0]
 80071ee:	6823      	ldr	r3, [r4, #0]
 80071f0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80071f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071f8:	d125      	bne.n	8007246 <_scanf_float+0x3c2>
 80071fa:	9b02      	ldr	r3, [sp, #8]
 80071fc:	429f      	cmp	r7, r3
 80071fe:	d00a      	beq.n	8007216 <_scanf_float+0x392>
 8007200:	1bda      	subs	r2, r3, r7
 8007202:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007206:	429e      	cmp	r6, r3
 8007208:	bf28      	it	cs
 800720a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800720e:	4922      	ldr	r1, [pc, #136]	@ (8007298 <_scanf_float+0x414>)
 8007210:	4630      	mov	r0, r6
 8007212:	f000 f9ad 	bl	8007570 <siprintf>
 8007216:	9901      	ldr	r1, [sp, #4]
 8007218:	2200      	movs	r2, #0
 800721a:	4640      	mov	r0, r8
 800721c:	f002 fd3c 	bl	8009c98 <_strtod_r>
 8007220:	9b03      	ldr	r3, [sp, #12]
 8007222:	6821      	ldr	r1, [r4, #0]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f011 0f02 	tst.w	r1, #2
 800722a:	ec57 6b10 	vmov	r6, r7, d0
 800722e:	f103 0204 	add.w	r2, r3, #4
 8007232:	d015      	beq.n	8007260 <_scanf_float+0x3dc>
 8007234:	9903      	ldr	r1, [sp, #12]
 8007236:	600a      	str	r2, [r1, #0]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	e9c3 6700 	strd	r6, r7, [r3]
 800723e:	68e3      	ldr	r3, [r4, #12]
 8007240:	3301      	adds	r3, #1
 8007242:	60e3      	str	r3, [r4, #12]
 8007244:	e7d0      	b.n	80071e8 <_scanf_float+0x364>
 8007246:	9b04      	ldr	r3, [sp, #16]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d0e4      	beq.n	8007216 <_scanf_float+0x392>
 800724c:	9905      	ldr	r1, [sp, #20]
 800724e:	230a      	movs	r3, #10
 8007250:	3101      	adds	r1, #1
 8007252:	4640      	mov	r0, r8
 8007254:	f7ff f9b4 	bl	80065c0 <_strtol_r>
 8007258:	9b04      	ldr	r3, [sp, #16]
 800725a:	9e05      	ldr	r6, [sp, #20]
 800725c:	1ac2      	subs	r2, r0, r3
 800725e:	e7d0      	b.n	8007202 <_scanf_float+0x37e>
 8007260:	f011 0f04 	tst.w	r1, #4
 8007264:	9903      	ldr	r1, [sp, #12]
 8007266:	600a      	str	r2, [r1, #0]
 8007268:	d1e6      	bne.n	8007238 <_scanf_float+0x3b4>
 800726a:	681d      	ldr	r5, [r3, #0]
 800726c:	4632      	mov	r2, r6
 800726e:	463b      	mov	r3, r7
 8007270:	4630      	mov	r0, r6
 8007272:	4639      	mov	r1, r7
 8007274:	f7f9 fc5a 	bl	8000b2c <__aeabi_dcmpun>
 8007278:	b128      	cbz	r0, 8007286 <_scanf_float+0x402>
 800727a:	4808      	ldr	r0, [pc, #32]	@ (800729c <_scanf_float+0x418>)
 800727c:	f000 fb00 	bl	8007880 <nanf>
 8007280:	ed85 0a00 	vstr	s0, [r5]
 8007284:	e7db      	b.n	800723e <_scanf_float+0x3ba>
 8007286:	4630      	mov	r0, r6
 8007288:	4639      	mov	r1, r7
 800728a:	f7f9 fcad 	bl	8000be8 <__aeabi_d2f>
 800728e:	6028      	str	r0, [r5, #0]
 8007290:	e7d5      	b.n	800723e <_scanf_float+0x3ba>
 8007292:	2700      	movs	r7, #0
 8007294:	e62e      	b.n	8006ef4 <_scanf_float+0x70>
 8007296:	bf00      	nop
 8007298:	0800b02d 	.word	0x0800b02d
 800729c:	0800b16e 	.word	0x0800b16e

080072a0 <std>:
 80072a0:	2300      	movs	r3, #0
 80072a2:	b510      	push	{r4, lr}
 80072a4:	4604      	mov	r4, r0
 80072a6:	e9c0 3300 	strd	r3, r3, [r0]
 80072aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80072ae:	6083      	str	r3, [r0, #8]
 80072b0:	8181      	strh	r1, [r0, #12]
 80072b2:	6643      	str	r3, [r0, #100]	@ 0x64
 80072b4:	81c2      	strh	r2, [r0, #14]
 80072b6:	6183      	str	r3, [r0, #24]
 80072b8:	4619      	mov	r1, r3
 80072ba:	2208      	movs	r2, #8
 80072bc:	305c      	adds	r0, #92	@ 0x5c
 80072be:	f000 fa51 	bl	8007764 <memset>
 80072c2:	4b0d      	ldr	r3, [pc, #52]	@ (80072f8 <std+0x58>)
 80072c4:	6263      	str	r3, [r4, #36]	@ 0x24
 80072c6:	4b0d      	ldr	r3, [pc, #52]	@ (80072fc <std+0x5c>)
 80072c8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80072ca:	4b0d      	ldr	r3, [pc, #52]	@ (8007300 <std+0x60>)
 80072cc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80072ce:	4b0d      	ldr	r3, [pc, #52]	@ (8007304 <std+0x64>)
 80072d0:	6323      	str	r3, [r4, #48]	@ 0x30
 80072d2:	4b0d      	ldr	r3, [pc, #52]	@ (8007308 <std+0x68>)
 80072d4:	6224      	str	r4, [r4, #32]
 80072d6:	429c      	cmp	r4, r3
 80072d8:	d006      	beq.n	80072e8 <std+0x48>
 80072da:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80072de:	4294      	cmp	r4, r2
 80072e0:	d002      	beq.n	80072e8 <std+0x48>
 80072e2:	33d0      	adds	r3, #208	@ 0xd0
 80072e4:	429c      	cmp	r4, r3
 80072e6:	d105      	bne.n	80072f4 <std+0x54>
 80072e8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80072ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80072f0:	f000 bab4 	b.w	800785c <__retarget_lock_init_recursive>
 80072f4:	bd10      	pop	{r4, pc}
 80072f6:	bf00      	nop
 80072f8:	080075b5 	.word	0x080075b5
 80072fc:	080075d7 	.word	0x080075d7
 8007300:	0800760f 	.word	0x0800760f
 8007304:	08007633 	.word	0x08007633
 8007308:	2000154c 	.word	0x2000154c

0800730c <stdio_exit_handler>:
 800730c:	4a02      	ldr	r2, [pc, #8]	@ (8007318 <stdio_exit_handler+0xc>)
 800730e:	4903      	ldr	r1, [pc, #12]	@ (800731c <stdio_exit_handler+0x10>)
 8007310:	4803      	ldr	r0, [pc, #12]	@ (8007320 <stdio_exit_handler+0x14>)
 8007312:	f000 b869 	b.w	80073e8 <_fwalk_sglue>
 8007316:	bf00      	nop
 8007318:	20000374 	.word	0x20000374
 800731c:	0800a2e1 	.word	0x0800a2e1
 8007320:	20000384 	.word	0x20000384

08007324 <cleanup_stdio>:
 8007324:	6841      	ldr	r1, [r0, #4]
 8007326:	4b0c      	ldr	r3, [pc, #48]	@ (8007358 <cleanup_stdio+0x34>)
 8007328:	4299      	cmp	r1, r3
 800732a:	b510      	push	{r4, lr}
 800732c:	4604      	mov	r4, r0
 800732e:	d001      	beq.n	8007334 <cleanup_stdio+0x10>
 8007330:	f002 ffd6 	bl	800a2e0 <_fflush_r>
 8007334:	68a1      	ldr	r1, [r4, #8]
 8007336:	4b09      	ldr	r3, [pc, #36]	@ (800735c <cleanup_stdio+0x38>)
 8007338:	4299      	cmp	r1, r3
 800733a:	d002      	beq.n	8007342 <cleanup_stdio+0x1e>
 800733c:	4620      	mov	r0, r4
 800733e:	f002 ffcf 	bl	800a2e0 <_fflush_r>
 8007342:	68e1      	ldr	r1, [r4, #12]
 8007344:	4b06      	ldr	r3, [pc, #24]	@ (8007360 <cleanup_stdio+0x3c>)
 8007346:	4299      	cmp	r1, r3
 8007348:	d004      	beq.n	8007354 <cleanup_stdio+0x30>
 800734a:	4620      	mov	r0, r4
 800734c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007350:	f002 bfc6 	b.w	800a2e0 <_fflush_r>
 8007354:	bd10      	pop	{r4, pc}
 8007356:	bf00      	nop
 8007358:	2000154c 	.word	0x2000154c
 800735c:	200015b4 	.word	0x200015b4
 8007360:	2000161c 	.word	0x2000161c

08007364 <global_stdio_init.part.0>:
 8007364:	b510      	push	{r4, lr}
 8007366:	4b0b      	ldr	r3, [pc, #44]	@ (8007394 <global_stdio_init.part.0+0x30>)
 8007368:	4c0b      	ldr	r4, [pc, #44]	@ (8007398 <global_stdio_init.part.0+0x34>)
 800736a:	4a0c      	ldr	r2, [pc, #48]	@ (800739c <global_stdio_init.part.0+0x38>)
 800736c:	601a      	str	r2, [r3, #0]
 800736e:	4620      	mov	r0, r4
 8007370:	2200      	movs	r2, #0
 8007372:	2104      	movs	r1, #4
 8007374:	f7ff ff94 	bl	80072a0 <std>
 8007378:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800737c:	2201      	movs	r2, #1
 800737e:	2109      	movs	r1, #9
 8007380:	f7ff ff8e 	bl	80072a0 <std>
 8007384:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007388:	2202      	movs	r2, #2
 800738a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800738e:	2112      	movs	r1, #18
 8007390:	f7ff bf86 	b.w	80072a0 <std>
 8007394:	20001684 	.word	0x20001684
 8007398:	2000154c 	.word	0x2000154c
 800739c:	0800730d 	.word	0x0800730d

080073a0 <__sfp_lock_acquire>:
 80073a0:	4801      	ldr	r0, [pc, #4]	@ (80073a8 <__sfp_lock_acquire+0x8>)
 80073a2:	f000 ba5c 	b.w	800785e <__retarget_lock_acquire_recursive>
 80073a6:	bf00      	nop
 80073a8:	2000168d 	.word	0x2000168d

080073ac <__sfp_lock_release>:
 80073ac:	4801      	ldr	r0, [pc, #4]	@ (80073b4 <__sfp_lock_release+0x8>)
 80073ae:	f000 ba57 	b.w	8007860 <__retarget_lock_release_recursive>
 80073b2:	bf00      	nop
 80073b4:	2000168d 	.word	0x2000168d

080073b8 <__sinit>:
 80073b8:	b510      	push	{r4, lr}
 80073ba:	4604      	mov	r4, r0
 80073bc:	f7ff fff0 	bl	80073a0 <__sfp_lock_acquire>
 80073c0:	6a23      	ldr	r3, [r4, #32]
 80073c2:	b11b      	cbz	r3, 80073cc <__sinit+0x14>
 80073c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073c8:	f7ff bff0 	b.w	80073ac <__sfp_lock_release>
 80073cc:	4b04      	ldr	r3, [pc, #16]	@ (80073e0 <__sinit+0x28>)
 80073ce:	6223      	str	r3, [r4, #32]
 80073d0:	4b04      	ldr	r3, [pc, #16]	@ (80073e4 <__sinit+0x2c>)
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d1f5      	bne.n	80073c4 <__sinit+0xc>
 80073d8:	f7ff ffc4 	bl	8007364 <global_stdio_init.part.0>
 80073dc:	e7f2      	b.n	80073c4 <__sinit+0xc>
 80073de:	bf00      	nop
 80073e0:	08007325 	.word	0x08007325
 80073e4:	20001684 	.word	0x20001684

080073e8 <_fwalk_sglue>:
 80073e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073ec:	4607      	mov	r7, r0
 80073ee:	4688      	mov	r8, r1
 80073f0:	4614      	mov	r4, r2
 80073f2:	2600      	movs	r6, #0
 80073f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80073f8:	f1b9 0901 	subs.w	r9, r9, #1
 80073fc:	d505      	bpl.n	800740a <_fwalk_sglue+0x22>
 80073fe:	6824      	ldr	r4, [r4, #0]
 8007400:	2c00      	cmp	r4, #0
 8007402:	d1f7      	bne.n	80073f4 <_fwalk_sglue+0xc>
 8007404:	4630      	mov	r0, r6
 8007406:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800740a:	89ab      	ldrh	r3, [r5, #12]
 800740c:	2b01      	cmp	r3, #1
 800740e:	d907      	bls.n	8007420 <_fwalk_sglue+0x38>
 8007410:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007414:	3301      	adds	r3, #1
 8007416:	d003      	beq.n	8007420 <_fwalk_sglue+0x38>
 8007418:	4629      	mov	r1, r5
 800741a:	4638      	mov	r0, r7
 800741c:	47c0      	blx	r8
 800741e:	4306      	orrs	r6, r0
 8007420:	3568      	adds	r5, #104	@ 0x68
 8007422:	e7e9      	b.n	80073f8 <_fwalk_sglue+0x10>

08007424 <iprintf>:
 8007424:	b40f      	push	{r0, r1, r2, r3}
 8007426:	b507      	push	{r0, r1, r2, lr}
 8007428:	4906      	ldr	r1, [pc, #24]	@ (8007444 <iprintf+0x20>)
 800742a:	ab04      	add	r3, sp, #16
 800742c:	6808      	ldr	r0, [r1, #0]
 800742e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007432:	6881      	ldr	r1, [r0, #8]
 8007434:	9301      	str	r3, [sp, #4]
 8007436:	f002 fdb7 	bl	8009fa8 <_vfiprintf_r>
 800743a:	b003      	add	sp, #12
 800743c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007440:	b004      	add	sp, #16
 8007442:	4770      	bx	lr
 8007444:	20000380 	.word	0x20000380

08007448 <_puts_r>:
 8007448:	6a03      	ldr	r3, [r0, #32]
 800744a:	b570      	push	{r4, r5, r6, lr}
 800744c:	6884      	ldr	r4, [r0, #8]
 800744e:	4605      	mov	r5, r0
 8007450:	460e      	mov	r6, r1
 8007452:	b90b      	cbnz	r3, 8007458 <_puts_r+0x10>
 8007454:	f7ff ffb0 	bl	80073b8 <__sinit>
 8007458:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800745a:	07db      	lsls	r3, r3, #31
 800745c:	d405      	bmi.n	800746a <_puts_r+0x22>
 800745e:	89a3      	ldrh	r3, [r4, #12]
 8007460:	0598      	lsls	r0, r3, #22
 8007462:	d402      	bmi.n	800746a <_puts_r+0x22>
 8007464:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007466:	f000 f9fa 	bl	800785e <__retarget_lock_acquire_recursive>
 800746a:	89a3      	ldrh	r3, [r4, #12]
 800746c:	0719      	lsls	r1, r3, #28
 800746e:	d502      	bpl.n	8007476 <_puts_r+0x2e>
 8007470:	6923      	ldr	r3, [r4, #16]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d135      	bne.n	80074e2 <_puts_r+0x9a>
 8007476:	4621      	mov	r1, r4
 8007478:	4628      	mov	r0, r5
 800747a:	f000 f91d 	bl	80076b8 <__swsetup_r>
 800747e:	b380      	cbz	r0, 80074e2 <_puts_r+0x9a>
 8007480:	f04f 35ff 	mov.w	r5, #4294967295
 8007484:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007486:	07da      	lsls	r2, r3, #31
 8007488:	d405      	bmi.n	8007496 <_puts_r+0x4e>
 800748a:	89a3      	ldrh	r3, [r4, #12]
 800748c:	059b      	lsls	r3, r3, #22
 800748e:	d402      	bmi.n	8007496 <_puts_r+0x4e>
 8007490:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007492:	f000 f9e5 	bl	8007860 <__retarget_lock_release_recursive>
 8007496:	4628      	mov	r0, r5
 8007498:	bd70      	pop	{r4, r5, r6, pc}
 800749a:	2b00      	cmp	r3, #0
 800749c:	da04      	bge.n	80074a8 <_puts_r+0x60>
 800749e:	69a2      	ldr	r2, [r4, #24]
 80074a0:	429a      	cmp	r2, r3
 80074a2:	dc17      	bgt.n	80074d4 <_puts_r+0x8c>
 80074a4:	290a      	cmp	r1, #10
 80074a6:	d015      	beq.n	80074d4 <_puts_r+0x8c>
 80074a8:	6823      	ldr	r3, [r4, #0]
 80074aa:	1c5a      	adds	r2, r3, #1
 80074ac:	6022      	str	r2, [r4, #0]
 80074ae:	7019      	strb	r1, [r3, #0]
 80074b0:	68a3      	ldr	r3, [r4, #8]
 80074b2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80074b6:	3b01      	subs	r3, #1
 80074b8:	60a3      	str	r3, [r4, #8]
 80074ba:	2900      	cmp	r1, #0
 80074bc:	d1ed      	bne.n	800749a <_puts_r+0x52>
 80074be:	2b00      	cmp	r3, #0
 80074c0:	da11      	bge.n	80074e6 <_puts_r+0x9e>
 80074c2:	4622      	mov	r2, r4
 80074c4:	210a      	movs	r1, #10
 80074c6:	4628      	mov	r0, r5
 80074c8:	f000 f8b7 	bl	800763a <__swbuf_r>
 80074cc:	3001      	adds	r0, #1
 80074ce:	d0d7      	beq.n	8007480 <_puts_r+0x38>
 80074d0:	250a      	movs	r5, #10
 80074d2:	e7d7      	b.n	8007484 <_puts_r+0x3c>
 80074d4:	4622      	mov	r2, r4
 80074d6:	4628      	mov	r0, r5
 80074d8:	f000 f8af 	bl	800763a <__swbuf_r>
 80074dc:	3001      	adds	r0, #1
 80074de:	d1e7      	bne.n	80074b0 <_puts_r+0x68>
 80074e0:	e7ce      	b.n	8007480 <_puts_r+0x38>
 80074e2:	3e01      	subs	r6, #1
 80074e4:	e7e4      	b.n	80074b0 <_puts_r+0x68>
 80074e6:	6823      	ldr	r3, [r4, #0]
 80074e8:	1c5a      	adds	r2, r3, #1
 80074ea:	6022      	str	r2, [r4, #0]
 80074ec:	220a      	movs	r2, #10
 80074ee:	701a      	strb	r2, [r3, #0]
 80074f0:	e7ee      	b.n	80074d0 <_puts_r+0x88>
	...

080074f4 <puts>:
 80074f4:	4b02      	ldr	r3, [pc, #8]	@ (8007500 <puts+0xc>)
 80074f6:	4601      	mov	r1, r0
 80074f8:	6818      	ldr	r0, [r3, #0]
 80074fa:	f7ff bfa5 	b.w	8007448 <_puts_r>
 80074fe:	bf00      	nop
 8007500:	20000380 	.word	0x20000380

08007504 <sniprintf>:
 8007504:	b40c      	push	{r2, r3}
 8007506:	b530      	push	{r4, r5, lr}
 8007508:	4b18      	ldr	r3, [pc, #96]	@ (800756c <sniprintf+0x68>)
 800750a:	1e0c      	subs	r4, r1, #0
 800750c:	681d      	ldr	r5, [r3, #0]
 800750e:	b09d      	sub	sp, #116	@ 0x74
 8007510:	da08      	bge.n	8007524 <sniprintf+0x20>
 8007512:	238b      	movs	r3, #139	@ 0x8b
 8007514:	602b      	str	r3, [r5, #0]
 8007516:	f04f 30ff 	mov.w	r0, #4294967295
 800751a:	b01d      	add	sp, #116	@ 0x74
 800751c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007520:	b002      	add	sp, #8
 8007522:	4770      	bx	lr
 8007524:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007528:	f8ad 3014 	strh.w	r3, [sp, #20]
 800752c:	f04f 0300 	mov.w	r3, #0
 8007530:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007532:	bf14      	ite	ne
 8007534:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007538:	4623      	moveq	r3, r4
 800753a:	9304      	str	r3, [sp, #16]
 800753c:	9307      	str	r3, [sp, #28]
 800753e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007542:	9002      	str	r0, [sp, #8]
 8007544:	9006      	str	r0, [sp, #24]
 8007546:	f8ad 3016 	strh.w	r3, [sp, #22]
 800754a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800754c:	ab21      	add	r3, sp, #132	@ 0x84
 800754e:	a902      	add	r1, sp, #8
 8007550:	4628      	mov	r0, r5
 8007552:	9301      	str	r3, [sp, #4]
 8007554:	f002 fc02 	bl	8009d5c <_svfiprintf_r>
 8007558:	1c43      	adds	r3, r0, #1
 800755a:	bfbc      	itt	lt
 800755c:	238b      	movlt	r3, #139	@ 0x8b
 800755e:	602b      	strlt	r3, [r5, #0]
 8007560:	2c00      	cmp	r4, #0
 8007562:	d0da      	beq.n	800751a <sniprintf+0x16>
 8007564:	9b02      	ldr	r3, [sp, #8]
 8007566:	2200      	movs	r2, #0
 8007568:	701a      	strb	r2, [r3, #0]
 800756a:	e7d6      	b.n	800751a <sniprintf+0x16>
 800756c:	20000380 	.word	0x20000380

08007570 <siprintf>:
 8007570:	b40e      	push	{r1, r2, r3}
 8007572:	b510      	push	{r4, lr}
 8007574:	b09d      	sub	sp, #116	@ 0x74
 8007576:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007578:	9002      	str	r0, [sp, #8]
 800757a:	9006      	str	r0, [sp, #24]
 800757c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007580:	480a      	ldr	r0, [pc, #40]	@ (80075ac <siprintf+0x3c>)
 8007582:	9107      	str	r1, [sp, #28]
 8007584:	9104      	str	r1, [sp, #16]
 8007586:	490a      	ldr	r1, [pc, #40]	@ (80075b0 <siprintf+0x40>)
 8007588:	f853 2b04 	ldr.w	r2, [r3], #4
 800758c:	9105      	str	r1, [sp, #20]
 800758e:	2400      	movs	r4, #0
 8007590:	a902      	add	r1, sp, #8
 8007592:	6800      	ldr	r0, [r0, #0]
 8007594:	9301      	str	r3, [sp, #4]
 8007596:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007598:	f002 fbe0 	bl	8009d5c <_svfiprintf_r>
 800759c:	9b02      	ldr	r3, [sp, #8]
 800759e:	701c      	strb	r4, [r3, #0]
 80075a0:	b01d      	add	sp, #116	@ 0x74
 80075a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80075a6:	b003      	add	sp, #12
 80075a8:	4770      	bx	lr
 80075aa:	bf00      	nop
 80075ac:	20000380 	.word	0x20000380
 80075b0:	ffff0208 	.word	0xffff0208

080075b4 <__sread>:
 80075b4:	b510      	push	{r4, lr}
 80075b6:	460c      	mov	r4, r1
 80075b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075bc:	f000 f900 	bl	80077c0 <_read_r>
 80075c0:	2800      	cmp	r0, #0
 80075c2:	bfab      	itete	ge
 80075c4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80075c6:	89a3      	ldrhlt	r3, [r4, #12]
 80075c8:	181b      	addge	r3, r3, r0
 80075ca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80075ce:	bfac      	ite	ge
 80075d0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80075d2:	81a3      	strhlt	r3, [r4, #12]
 80075d4:	bd10      	pop	{r4, pc}

080075d6 <__swrite>:
 80075d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075da:	461f      	mov	r7, r3
 80075dc:	898b      	ldrh	r3, [r1, #12]
 80075de:	05db      	lsls	r3, r3, #23
 80075e0:	4605      	mov	r5, r0
 80075e2:	460c      	mov	r4, r1
 80075e4:	4616      	mov	r6, r2
 80075e6:	d505      	bpl.n	80075f4 <__swrite+0x1e>
 80075e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075ec:	2302      	movs	r3, #2
 80075ee:	2200      	movs	r2, #0
 80075f0:	f000 f8d4 	bl	800779c <_lseek_r>
 80075f4:	89a3      	ldrh	r3, [r4, #12]
 80075f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80075fa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80075fe:	81a3      	strh	r3, [r4, #12]
 8007600:	4632      	mov	r2, r6
 8007602:	463b      	mov	r3, r7
 8007604:	4628      	mov	r0, r5
 8007606:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800760a:	f000 b8eb 	b.w	80077e4 <_write_r>

0800760e <__sseek>:
 800760e:	b510      	push	{r4, lr}
 8007610:	460c      	mov	r4, r1
 8007612:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007616:	f000 f8c1 	bl	800779c <_lseek_r>
 800761a:	1c43      	adds	r3, r0, #1
 800761c:	89a3      	ldrh	r3, [r4, #12]
 800761e:	bf15      	itete	ne
 8007620:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007622:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007626:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800762a:	81a3      	strheq	r3, [r4, #12]
 800762c:	bf18      	it	ne
 800762e:	81a3      	strhne	r3, [r4, #12]
 8007630:	bd10      	pop	{r4, pc}

08007632 <__sclose>:
 8007632:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007636:	f000 b8a1 	b.w	800777c <_close_r>

0800763a <__swbuf_r>:
 800763a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800763c:	460e      	mov	r6, r1
 800763e:	4614      	mov	r4, r2
 8007640:	4605      	mov	r5, r0
 8007642:	b118      	cbz	r0, 800764c <__swbuf_r+0x12>
 8007644:	6a03      	ldr	r3, [r0, #32]
 8007646:	b90b      	cbnz	r3, 800764c <__swbuf_r+0x12>
 8007648:	f7ff feb6 	bl	80073b8 <__sinit>
 800764c:	69a3      	ldr	r3, [r4, #24]
 800764e:	60a3      	str	r3, [r4, #8]
 8007650:	89a3      	ldrh	r3, [r4, #12]
 8007652:	071a      	lsls	r2, r3, #28
 8007654:	d501      	bpl.n	800765a <__swbuf_r+0x20>
 8007656:	6923      	ldr	r3, [r4, #16]
 8007658:	b943      	cbnz	r3, 800766c <__swbuf_r+0x32>
 800765a:	4621      	mov	r1, r4
 800765c:	4628      	mov	r0, r5
 800765e:	f000 f82b 	bl	80076b8 <__swsetup_r>
 8007662:	b118      	cbz	r0, 800766c <__swbuf_r+0x32>
 8007664:	f04f 37ff 	mov.w	r7, #4294967295
 8007668:	4638      	mov	r0, r7
 800766a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800766c:	6823      	ldr	r3, [r4, #0]
 800766e:	6922      	ldr	r2, [r4, #16]
 8007670:	1a98      	subs	r0, r3, r2
 8007672:	6963      	ldr	r3, [r4, #20]
 8007674:	b2f6      	uxtb	r6, r6
 8007676:	4283      	cmp	r3, r0
 8007678:	4637      	mov	r7, r6
 800767a:	dc05      	bgt.n	8007688 <__swbuf_r+0x4e>
 800767c:	4621      	mov	r1, r4
 800767e:	4628      	mov	r0, r5
 8007680:	f002 fe2e 	bl	800a2e0 <_fflush_r>
 8007684:	2800      	cmp	r0, #0
 8007686:	d1ed      	bne.n	8007664 <__swbuf_r+0x2a>
 8007688:	68a3      	ldr	r3, [r4, #8]
 800768a:	3b01      	subs	r3, #1
 800768c:	60a3      	str	r3, [r4, #8]
 800768e:	6823      	ldr	r3, [r4, #0]
 8007690:	1c5a      	adds	r2, r3, #1
 8007692:	6022      	str	r2, [r4, #0]
 8007694:	701e      	strb	r6, [r3, #0]
 8007696:	6962      	ldr	r2, [r4, #20]
 8007698:	1c43      	adds	r3, r0, #1
 800769a:	429a      	cmp	r2, r3
 800769c:	d004      	beq.n	80076a8 <__swbuf_r+0x6e>
 800769e:	89a3      	ldrh	r3, [r4, #12]
 80076a0:	07db      	lsls	r3, r3, #31
 80076a2:	d5e1      	bpl.n	8007668 <__swbuf_r+0x2e>
 80076a4:	2e0a      	cmp	r6, #10
 80076a6:	d1df      	bne.n	8007668 <__swbuf_r+0x2e>
 80076a8:	4621      	mov	r1, r4
 80076aa:	4628      	mov	r0, r5
 80076ac:	f002 fe18 	bl	800a2e0 <_fflush_r>
 80076b0:	2800      	cmp	r0, #0
 80076b2:	d0d9      	beq.n	8007668 <__swbuf_r+0x2e>
 80076b4:	e7d6      	b.n	8007664 <__swbuf_r+0x2a>
	...

080076b8 <__swsetup_r>:
 80076b8:	b538      	push	{r3, r4, r5, lr}
 80076ba:	4b29      	ldr	r3, [pc, #164]	@ (8007760 <__swsetup_r+0xa8>)
 80076bc:	4605      	mov	r5, r0
 80076be:	6818      	ldr	r0, [r3, #0]
 80076c0:	460c      	mov	r4, r1
 80076c2:	b118      	cbz	r0, 80076cc <__swsetup_r+0x14>
 80076c4:	6a03      	ldr	r3, [r0, #32]
 80076c6:	b90b      	cbnz	r3, 80076cc <__swsetup_r+0x14>
 80076c8:	f7ff fe76 	bl	80073b8 <__sinit>
 80076cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076d0:	0719      	lsls	r1, r3, #28
 80076d2:	d422      	bmi.n	800771a <__swsetup_r+0x62>
 80076d4:	06da      	lsls	r2, r3, #27
 80076d6:	d407      	bmi.n	80076e8 <__swsetup_r+0x30>
 80076d8:	2209      	movs	r2, #9
 80076da:	602a      	str	r2, [r5, #0]
 80076dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80076e0:	81a3      	strh	r3, [r4, #12]
 80076e2:	f04f 30ff 	mov.w	r0, #4294967295
 80076e6:	e033      	b.n	8007750 <__swsetup_r+0x98>
 80076e8:	0758      	lsls	r0, r3, #29
 80076ea:	d512      	bpl.n	8007712 <__swsetup_r+0x5a>
 80076ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80076ee:	b141      	cbz	r1, 8007702 <__swsetup_r+0x4a>
 80076f0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80076f4:	4299      	cmp	r1, r3
 80076f6:	d002      	beq.n	80076fe <__swsetup_r+0x46>
 80076f8:	4628      	mov	r0, r5
 80076fa:	f000 ff21 	bl	8008540 <_free_r>
 80076fe:	2300      	movs	r3, #0
 8007700:	6363      	str	r3, [r4, #52]	@ 0x34
 8007702:	89a3      	ldrh	r3, [r4, #12]
 8007704:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007708:	81a3      	strh	r3, [r4, #12]
 800770a:	2300      	movs	r3, #0
 800770c:	6063      	str	r3, [r4, #4]
 800770e:	6923      	ldr	r3, [r4, #16]
 8007710:	6023      	str	r3, [r4, #0]
 8007712:	89a3      	ldrh	r3, [r4, #12]
 8007714:	f043 0308 	orr.w	r3, r3, #8
 8007718:	81a3      	strh	r3, [r4, #12]
 800771a:	6923      	ldr	r3, [r4, #16]
 800771c:	b94b      	cbnz	r3, 8007732 <__swsetup_r+0x7a>
 800771e:	89a3      	ldrh	r3, [r4, #12]
 8007720:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007724:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007728:	d003      	beq.n	8007732 <__swsetup_r+0x7a>
 800772a:	4621      	mov	r1, r4
 800772c:	4628      	mov	r0, r5
 800772e:	f002 fe25 	bl	800a37c <__smakebuf_r>
 8007732:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007736:	f013 0201 	ands.w	r2, r3, #1
 800773a:	d00a      	beq.n	8007752 <__swsetup_r+0x9a>
 800773c:	2200      	movs	r2, #0
 800773e:	60a2      	str	r2, [r4, #8]
 8007740:	6962      	ldr	r2, [r4, #20]
 8007742:	4252      	negs	r2, r2
 8007744:	61a2      	str	r2, [r4, #24]
 8007746:	6922      	ldr	r2, [r4, #16]
 8007748:	b942      	cbnz	r2, 800775c <__swsetup_r+0xa4>
 800774a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800774e:	d1c5      	bne.n	80076dc <__swsetup_r+0x24>
 8007750:	bd38      	pop	{r3, r4, r5, pc}
 8007752:	0799      	lsls	r1, r3, #30
 8007754:	bf58      	it	pl
 8007756:	6962      	ldrpl	r2, [r4, #20]
 8007758:	60a2      	str	r2, [r4, #8]
 800775a:	e7f4      	b.n	8007746 <__swsetup_r+0x8e>
 800775c:	2000      	movs	r0, #0
 800775e:	e7f7      	b.n	8007750 <__swsetup_r+0x98>
 8007760:	20000380 	.word	0x20000380

08007764 <memset>:
 8007764:	4402      	add	r2, r0
 8007766:	4603      	mov	r3, r0
 8007768:	4293      	cmp	r3, r2
 800776a:	d100      	bne.n	800776e <memset+0xa>
 800776c:	4770      	bx	lr
 800776e:	f803 1b01 	strb.w	r1, [r3], #1
 8007772:	e7f9      	b.n	8007768 <memset+0x4>

08007774 <_localeconv_r>:
 8007774:	4800      	ldr	r0, [pc, #0]	@ (8007778 <_localeconv_r+0x4>)
 8007776:	4770      	bx	lr
 8007778:	200004c0 	.word	0x200004c0

0800777c <_close_r>:
 800777c:	b538      	push	{r3, r4, r5, lr}
 800777e:	4d06      	ldr	r5, [pc, #24]	@ (8007798 <_close_r+0x1c>)
 8007780:	2300      	movs	r3, #0
 8007782:	4604      	mov	r4, r0
 8007784:	4608      	mov	r0, r1
 8007786:	602b      	str	r3, [r5, #0]
 8007788:	f7f9 ff0e 	bl	80015a8 <_close>
 800778c:	1c43      	adds	r3, r0, #1
 800778e:	d102      	bne.n	8007796 <_close_r+0x1a>
 8007790:	682b      	ldr	r3, [r5, #0]
 8007792:	b103      	cbz	r3, 8007796 <_close_r+0x1a>
 8007794:	6023      	str	r3, [r4, #0]
 8007796:	bd38      	pop	{r3, r4, r5, pc}
 8007798:	20001688 	.word	0x20001688

0800779c <_lseek_r>:
 800779c:	b538      	push	{r3, r4, r5, lr}
 800779e:	4d07      	ldr	r5, [pc, #28]	@ (80077bc <_lseek_r+0x20>)
 80077a0:	4604      	mov	r4, r0
 80077a2:	4608      	mov	r0, r1
 80077a4:	4611      	mov	r1, r2
 80077a6:	2200      	movs	r2, #0
 80077a8:	602a      	str	r2, [r5, #0]
 80077aa:	461a      	mov	r2, r3
 80077ac:	f7f9 ff23 	bl	80015f6 <_lseek>
 80077b0:	1c43      	adds	r3, r0, #1
 80077b2:	d102      	bne.n	80077ba <_lseek_r+0x1e>
 80077b4:	682b      	ldr	r3, [r5, #0]
 80077b6:	b103      	cbz	r3, 80077ba <_lseek_r+0x1e>
 80077b8:	6023      	str	r3, [r4, #0]
 80077ba:	bd38      	pop	{r3, r4, r5, pc}
 80077bc:	20001688 	.word	0x20001688

080077c0 <_read_r>:
 80077c0:	b538      	push	{r3, r4, r5, lr}
 80077c2:	4d07      	ldr	r5, [pc, #28]	@ (80077e0 <_read_r+0x20>)
 80077c4:	4604      	mov	r4, r0
 80077c6:	4608      	mov	r0, r1
 80077c8:	4611      	mov	r1, r2
 80077ca:	2200      	movs	r2, #0
 80077cc:	602a      	str	r2, [r5, #0]
 80077ce:	461a      	mov	r2, r3
 80077d0:	f7f9 feb1 	bl	8001536 <_read>
 80077d4:	1c43      	adds	r3, r0, #1
 80077d6:	d102      	bne.n	80077de <_read_r+0x1e>
 80077d8:	682b      	ldr	r3, [r5, #0]
 80077da:	b103      	cbz	r3, 80077de <_read_r+0x1e>
 80077dc:	6023      	str	r3, [r4, #0]
 80077de:	bd38      	pop	{r3, r4, r5, pc}
 80077e0:	20001688 	.word	0x20001688

080077e4 <_write_r>:
 80077e4:	b538      	push	{r3, r4, r5, lr}
 80077e6:	4d07      	ldr	r5, [pc, #28]	@ (8007804 <_write_r+0x20>)
 80077e8:	4604      	mov	r4, r0
 80077ea:	4608      	mov	r0, r1
 80077ec:	4611      	mov	r1, r2
 80077ee:	2200      	movs	r2, #0
 80077f0:	602a      	str	r2, [r5, #0]
 80077f2:	461a      	mov	r2, r3
 80077f4:	f7f9 febc 	bl	8001570 <_write>
 80077f8:	1c43      	adds	r3, r0, #1
 80077fa:	d102      	bne.n	8007802 <_write_r+0x1e>
 80077fc:	682b      	ldr	r3, [r5, #0]
 80077fe:	b103      	cbz	r3, 8007802 <_write_r+0x1e>
 8007800:	6023      	str	r3, [r4, #0]
 8007802:	bd38      	pop	{r3, r4, r5, pc}
 8007804:	20001688 	.word	0x20001688

08007808 <__errno>:
 8007808:	4b01      	ldr	r3, [pc, #4]	@ (8007810 <__errno+0x8>)
 800780a:	6818      	ldr	r0, [r3, #0]
 800780c:	4770      	bx	lr
 800780e:	bf00      	nop
 8007810:	20000380 	.word	0x20000380

08007814 <__libc_init_array>:
 8007814:	b570      	push	{r4, r5, r6, lr}
 8007816:	4d0d      	ldr	r5, [pc, #52]	@ (800784c <__libc_init_array+0x38>)
 8007818:	4c0d      	ldr	r4, [pc, #52]	@ (8007850 <__libc_init_array+0x3c>)
 800781a:	1b64      	subs	r4, r4, r5
 800781c:	10a4      	asrs	r4, r4, #2
 800781e:	2600      	movs	r6, #0
 8007820:	42a6      	cmp	r6, r4
 8007822:	d109      	bne.n	8007838 <__libc_init_array+0x24>
 8007824:	4d0b      	ldr	r5, [pc, #44]	@ (8007854 <__libc_init_array+0x40>)
 8007826:	4c0c      	ldr	r4, [pc, #48]	@ (8007858 <__libc_init_array+0x44>)
 8007828:	f003 fa68 	bl	800acfc <_init>
 800782c:	1b64      	subs	r4, r4, r5
 800782e:	10a4      	asrs	r4, r4, #2
 8007830:	2600      	movs	r6, #0
 8007832:	42a6      	cmp	r6, r4
 8007834:	d105      	bne.n	8007842 <__libc_init_array+0x2e>
 8007836:	bd70      	pop	{r4, r5, r6, pc}
 8007838:	f855 3b04 	ldr.w	r3, [r5], #4
 800783c:	4798      	blx	r3
 800783e:	3601      	adds	r6, #1
 8007840:	e7ee      	b.n	8007820 <__libc_init_array+0xc>
 8007842:	f855 3b04 	ldr.w	r3, [r5], #4
 8007846:	4798      	blx	r3
 8007848:	3601      	adds	r6, #1
 800784a:	e7f2      	b.n	8007832 <__libc_init_array+0x1e>
 800784c:	0800b328 	.word	0x0800b328
 8007850:	0800b328 	.word	0x0800b328
 8007854:	0800b328 	.word	0x0800b328
 8007858:	0800b32c 	.word	0x0800b32c

0800785c <__retarget_lock_init_recursive>:
 800785c:	4770      	bx	lr

0800785e <__retarget_lock_acquire_recursive>:
 800785e:	4770      	bx	lr

08007860 <__retarget_lock_release_recursive>:
 8007860:	4770      	bx	lr

08007862 <memcpy>:
 8007862:	440a      	add	r2, r1
 8007864:	4291      	cmp	r1, r2
 8007866:	f100 33ff 	add.w	r3, r0, #4294967295
 800786a:	d100      	bne.n	800786e <memcpy+0xc>
 800786c:	4770      	bx	lr
 800786e:	b510      	push	{r4, lr}
 8007870:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007874:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007878:	4291      	cmp	r1, r2
 800787a:	d1f9      	bne.n	8007870 <memcpy+0xe>
 800787c:	bd10      	pop	{r4, pc}
	...

08007880 <nanf>:
 8007880:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007888 <nanf+0x8>
 8007884:	4770      	bx	lr
 8007886:	bf00      	nop
 8007888:	7fc00000 	.word	0x7fc00000

0800788c <quorem>:
 800788c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007890:	6903      	ldr	r3, [r0, #16]
 8007892:	690c      	ldr	r4, [r1, #16]
 8007894:	42a3      	cmp	r3, r4
 8007896:	4607      	mov	r7, r0
 8007898:	db7e      	blt.n	8007998 <quorem+0x10c>
 800789a:	3c01      	subs	r4, #1
 800789c:	f101 0814 	add.w	r8, r1, #20
 80078a0:	00a3      	lsls	r3, r4, #2
 80078a2:	f100 0514 	add.w	r5, r0, #20
 80078a6:	9300      	str	r3, [sp, #0]
 80078a8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80078ac:	9301      	str	r3, [sp, #4]
 80078ae:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80078b2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80078b6:	3301      	adds	r3, #1
 80078b8:	429a      	cmp	r2, r3
 80078ba:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80078be:	fbb2 f6f3 	udiv	r6, r2, r3
 80078c2:	d32e      	bcc.n	8007922 <quorem+0x96>
 80078c4:	f04f 0a00 	mov.w	sl, #0
 80078c8:	46c4      	mov	ip, r8
 80078ca:	46ae      	mov	lr, r5
 80078cc:	46d3      	mov	fp, sl
 80078ce:	f85c 3b04 	ldr.w	r3, [ip], #4
 80078d2:	b298      	uxth	r0, r3
 80078d4:	fb06 a000 	mla	r0, r6, r0, sl
 80078d8:	0c02      	lsrs	r2, r0, #16
 80078da:	0c1b      	lsrs	r3, r3, #16
 80078dc:	fb06 2303 	mla	r3, r6, r3, r2
 80078e0:	f8de 2000 	ldr.w	r2, [lr]
 80078e4:	b280      	uxth	r0, r0
 80078e6:	b292      	uxth	r2, r2
 80078e8:	1a12      	subs	r2, r2, r0
 80078ea:	445a      	add	r2, fp
 80078ec:	f8de 0000 	ldr.w	r0, [lr]
 80078f0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80078f4:	b29b      	uxth	r3, r3
 80078f6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80078fa:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80078fe:	b292      	uxth	r2, r2
 8007900:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007904:	45e1      	cmp	r9, ip
 8007906:	f84e 2b04 	str.w	r2, [lr], #4
 800790a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800790e:	d2de      	bcs.n	80078ce <quorem+0x42>
 8007910:	9b00      	ldr	r3, [sp, #0]
 8007912:	58eb      	ldr	r3, [r5, r3]
 8007914:	b92b      	cbnz	r3, 8007922 <quorem+0x96>
 8007916:	9b01      	ldr	r3, [sp, #4]
 8007918:	3b04      	subs	r3, #4
 800791a:	429d      	cmp	r5, r3
 800791c:	461a      	mov	r2, r3
 800791e:	d32f      	bcc.n	8007980 <quorem+0xf4>
 8007920:	613c      	str	r4, [r7, #16]
 8007922:	4638      	mov	r0, r7
 8007924:	f001 f9c8 	bl	8008cb8 <__mcmp>
 8007928:	2800      	cmp	r0, #0
 800792a:	db25      	blt.n	8007978 <quorem+0xec>
 800792c:	4629      	mov	r1, r5
 800792e:	2000      	movs	r0, #0
 8007930:	f858 2b04 	ldr.w	r2, [r8], #4
 8007934:	f8d1 c000 	ldr.w	ip, [r1]
 8007938:	fa1f fe82 	uxth.w	lr, r2
 800793c:	fa1f f38c 	uxth.w	r3, ip
 8007940:	eba3 030e 	sub.w	r3, r3, lr
 8007944:	4403      	add	r3, r0
 8007946:	0c12      	lsrs	r2, r2, #16
 8007948:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800794c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007950:	b29b      	uxth	r3, r3
 8007952:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007956:	45c1      	cmp	r9, r8
 8007958:	f841 3b04 	str.w	r3, [r1], #4
 800795c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007960:	d2e6      	bcs.n	8007930 <quorem+0xa4>
 8007962:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007966:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800796a:	b922      	cbnz	r2, 8007976 <quorem+0xea>
 800796c:	3b04      	subs	r3, #4
 800796e:	429d      	cmp	r5, r3
 8007970:	461a      	mov	r2, r3
 8007972:	d30b      	bcc.n	800798c <quorem+0x100>
 8007974:	613c      	str	r4, [r7, #16]
 8007976:	3601      	adds	r6, #1
 8007978:	4630      	mov	r0, r6
 800797a:	b003      	add	sp, #12
 800797c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007980:	6812      	ldr	r2, [r2, #0]
 8007982:	3b04      	subs	r3, #4
 8007984:	2a00      	cmp	r2, #0
 8007986:	d1cb      	bne.n	8007920 <quorem+0x94>
 8007988:	3c01      	subs	r4, #1
 800798a:	e7c6      	b.n	800791a <quorem+0x8e>
 800798c:	6812      	ldr	r2, [r2, #0]
 800798e:	3b04      	subs	r3, #4
 8007990:	2a00      	cmp	r2, #0
 8007992:	d1ef      	bne.n	8007974 <quorem+0xe8>
 8007994:	3c01      	subs	r4, #1
 8007996:	e7ea      	b.n	800796e <quorem+0xe2>
 8007998:	2000      	movs	r0, #0
 800799a:	e7ee      	b.n	800797a <quorem+0xee>
 800799c:	0000      	movs	r0, r0
	...

080079a0 <_dtoa_r>:
 80079a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079a4:	69c7      	ldr	r7, [r0, #28]
 80079a6:	b097      	sub	sp, #92	@ 0x5c
 80079a8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80079ac:	ec55 4b10 	vmov	r4, r5, d0
 80079b0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80079b2:	9107      	str	r1, [sp, #28]
 80079b4:	4681      	mov	r9, r0
 80079b6:	920c      	str	r2, [sp, #48]	@ 0x30
 80079b8:	9311      	str	r3, [sp, #68]	@ 0x44
 80079ba:	b97f      	cbnz	r7, 80079dc <_dtoa_r+0x3c>
 80079bc:	2010      	movs	r0, #16
 80079be:	f000 fe09 	bl	80085d4 <malloc>
 80079c2:	4602      	mov	r2, r0
 80079c4:	f8c9 001c 	str.w	r0, [r9, #28]
 80079c8:	b920      	cbnz	r0, 80079d4 <_dtoa_r+0x34>
 80079ca:	4ba9      	ldr	r3, [pc, #676]	@ (8007c70 <_dtoa_r+0x2d0>)
 80079cc:	21ef      	movs	r1, #239	@ 0xef
 80079ce:	48a9      	ldr	r0, [pc, #676]	@ (8007c74 <_dtoa_r+0x2d4>)
 80079d0:	f002 fd76 	bl	800a4c0 <__assert_func>
 80079d4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80079d8:	6007      	str	r7, [r0, #0]
 80079da:	60c7      	str	r7, [r0, #12]
 80079dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80079e0:	6819      	ldr	r1, [r3, #0]
 80079e2:	b159      	cbz	r1, 80079fc <_dtoa_r+0x5c>
 80079e4:	685a      	ldr	r2, [r3, #4]
 80079e6:	604a      	str	r2, [r1, #4]
 80079e8:	2301      	movs	r3, #1
 80079ea:	4093      	lsls	r3, r2
 80079ec:	608b      	str	r3, [r1, #8]
 80079ee:	4648      	mov	r0, r9
 80079f0:	f000 fee6 	bl	80087c0 <_Bfree>
 80079f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80079f8:	2200      	movs	r2, #0
 80079fa:	601a      	str	r2, [r3, #0]
 80079fc:	1e2b      	subs	r3, r5, #0
 80079fe:	bfb9      	ittee	lt
 8007a00:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007a04:	9305      	strlt	r3, [sp, #20]
 8007a06:	2300      	movge	r3, #0
 8007a08:	6033      	strge	r3, [r6, #0]
 8007a0a:	9f05      	ldr	r7, [sp, #20]
 8007a0c:	4b9a      	ldr	r3, [pc, #616]	@ (8007c78 <_dtoa_r+0x2d8>)
 8007a0e:	bfbc      	itt	lt
 8007a10:	2201      	movlt	r2, #1
 8007a12:	6032      	strlt	r2, [r6, #0]
 8007a14:	43bb      	bics	r3, r7
 8007a16:	d112      	bne.n	8007a3e <_dtoa_r+0x9e>
 8007a18:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007a1a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007a1e:	6013      	str	r3, [r2, #0]
 8007a20:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007a24:	4323      	orrs	r3, r4
 8007a26:	f000 855a 	beq.w	80084de <_dtoa_r+0xb3e>
 8007a2a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007a2c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007c8c <_dtoa_r+0x2ec>
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	f000 855c 	beq.w	80084ee <_dtoa_r+0xb4e>
 8007a36:	f10a 0303 	add.w	r3, sl, #3
 8007a3a:	f000 bd56 	b.w	80084ea <_dtoa_r+0xb4a>
 8007a3e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007a42:	2200      	movs	r2, #0
 8007a44:	ec51 0b17 	vmov	r0, r1, d7
 8007a48:	2300      	movs	r3, #0
 8007a4a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007a4e:	f7f9 f83b 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a52:	4680      	mov	r8, r0
 8007a54:	b158      	cbz	r0, 8007a6e <_dtoa_r+0xce>
 8007a56:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007a58:	2301      	movs	r3, #1
 8007a5a:	6013      	str	r3, [r2, #0]
 8007a5c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007a5e:	b113      	cbz	r3, 8007a66 <_dtoa_r+0xc6>
 8007a60:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007a62:	4b86      	ldr	r3, [pc, #536]	@ (8007c7c <_dtoa_r+0x2dc>)
 8007a64:	6013      	str	r3, [r2, #0]
 8007a66:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007c90 <_dtoa_r+0x2f0>
 8007a6a:	f000 bd40 	b.w	80084ee <_dtoa_r+0xb4e>
 8007a6e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007a72:	aa14      	add	r2, sp, #80	@ 0x50
 8007a74:	a915      	add	r1, sp, #84	@ 0x54
 8007a76:	4648      	mov	r0, r9
 8007a78:	f001 fa3e 	bl	8008ef8 <__d2b>
 8007a7c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007a80:	9002      	str	r0, [sp, #8]
 8007a82:	2e00      	cmp	r6, #0
 8007a84:	d078      	beq.n	8007b78 <_dtoa_r+0x1d8>
 8007a86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a88:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007a8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a90:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007a94:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007a98:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007a9c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007aa0:	4619      	mov	r1, r3
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	4b76      	ldr	r3, [pc, #472]	@ (8007c80 <_dtoa_r+0x2e0>)
 8007aa6:	f7f8 fbef 	bl	8000288 <__aeabi_dsub>
 8007aaa:	a36b      	add	r3, pc, #428	@ (adr r3, 8007c58 <_dtoa_r+0x2b8>)
 8007aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ab0:	f7f8 fda2 	bl	80005f8 <__aeabi_dmul>
 8007ab4:	a36a      	add	r3, pc, #424	@ (adr r3, 8007c60 <_dtoa_r+0x2c0>)
 8007ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aba:	f7f8 fbe7 	bl	800028c <__adddf3>
 8007abe:	4604      	mov	r4, r0
 8007ac0:	4630      	mov	r0, r6
 8007ac2:	460d      	mov	r5, r1
 8007ac4:	f7f8 fd2e 	bl	8000524 <__aeabi_i2d>
 8007ac8:	a367      	add	r3, pc, #412	@ (adr r3, 8007c68 <_dtoa_r+0x2c8>)
 8007aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ace:	f7f8 fd93 	bl	80005f8 <__aeabi_dmul>
 8007ad2:	4602      	mov	r2, r0
 8007ad4:	460b      	mov	r3, r1
 8007ad6:	4620      	mov	r0, r4
 8007ad8:	4629      	mov	r1, r5
 8007ada:	f7f8 fbd7 	bl	800028c <__adddf3>
 8007ade:	4604      	mov	r4, r0
 8007ae0:	460d      	mov	r5, r1
 8007ae2:	f7f9 f839 	bl	8000b58 <__aeabi_d2iz>
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	4607      	mov	r7, r0
 8007aea:	2300      	movs	r3, #0
 8007aec:	4620      	mov	r0, r4
 8007aee:	4629      	mov	r1, r5
 8007af0:	f7f8 fff4 	bl	8000adc <__aeabi_dcmplt>
 8007af4:	b140      	cbz	r0, 8007b08 <_dtoa_r+0x168>
 8007af6:	4638      	mov	r0, r7
 8007af8:	f7f8 fd14 	bl	8000524 <__aeabi_i2d>
 8007afc:	4622      	mov	r2, r4
 8007afe:	462b      	mov	r3, r5
 8007b00:	f7f8 ffe2 	bl	8000ac8 <__aeabi_dcmpeq>
 8007b04:	b900      	cbnz	r0, 8007b08 <_dtoa_r+0x168>
 8007b06:	3f01      	subs	r7, #1
 8007b08:	2f16      	cmp	r7, #22
 8007b0a:	d852      	bhi.n	8007bb2 <_dtoa_r+0x212>
 8007b0c:	4b5d      	ldr	r3, [pc, #372]	@ (8007c84 <_dtoa_r+0x2e4>)
 8007b0e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b16:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007b1a:	f7f8 ffdf 	bl	8000adc <__aeabi_dcmplt>
 8007b1e:	2800      	cmp	r0, #0
 8007b20:	d049      	beq.n	8007bb6 <_dtoa_r+0x216>
 8007b22:	3f01      	subs	r7, #1
 8007b24:	2300      	movs	r3, #0
 8007b26:	9310      	str	r3, [sp, #64]	@ 0x40
 8007b28:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007b2a:	1b9b      	subs	r3, r3, r6
 8007b2c:	1e5a      	subs	r2, r3, #1
 8007b2e:	bf45      	ittet	mi
 8007b30:	f1c3 0301 	rsbmi	r3, r3, #1
 8007b34:	9300      	strmi	r3, [sp, #0]
 8007b36:	2300      	movpl	r3, #0
 8007b38:	2300      	movmi	r3, #0
 8007b3a:	9206      	str	r2, [sp, #24]
 8007b3c:	bf54      	ite	pl
 8007b3e:	9300      	strpl	r3, [sp, #0]
 8007b40:	9306      	strmi	r3, [sp, #24]
 8007b42:	2f00      	cmp	r7, #0
 8007b44:	db39      	blt.n	8007bba <_dtoa_r+0x21a>
 8007b46:	9b06      	ldr	r3, [sp, #24]
 8007b48:	970d      	str	r7, [sp, #52]	@ 0x34
 8007b4a:	443b      	add	r3, r7
 8007b4c:	9306      	str	r3, [sp, #24]
 8007b4e:	2300      	movs	r3, #0
 8007b50:	9308      	str	r3, [sp, #32]
 8007b52:	9b07      	ldr	r3, [sp, #28]
 8007b54:	2b09      	cmp	r3, #9
 8007b56:	d863      	bhi.n	8007c20 <_dtoa_r+0x280>
 8007b58:	2b05      	cmp	r3, #5
 8007b5a:	bfc4      	itt	gt
 8007b5c:	3b04      	subgt	r3, #4
 8007b5e:	9307      	strgt	r3, [sp, #28]
 8007b60:	9b07      	ldr	r3, [sp, #28]
 8007b62:	f1a3 0302 	sub.w	r3, r3, #2
 8007b66:	bfcc      	ite	gt
 8007b68:	2400      	movgt	r4, #0
 8007b6a:	2401      	movle	r4, #1
 8007b6c:	2b03      	cmp	r3, #3
 8007b6e:	d863      	bhi.n	8007c38 <_dtoa_r+0x298>
 8007b70:	e8df f003 	tbb	[pc, r3]
 8007b74:	2b375452 	.word	0x2b375452
 8007b78:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007b7c:	441e      	add	r6, r3
 8007b7e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007b82:	2b20      	cmp	r3, #32
 8007b84:	bfc1      	itttt	gt
 8007b86:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007b8a:	409f      	lslgt	r7, r3
 8007b8c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007b90:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007b94:	bfd6      	itet	le
 8007b96:	f1c3 0320 	rsble	r3, r3, #32
 8007b9a:	ea47 0003 	orrgt.w	r0, r7, r3
 8007b9e:	fa04 f003 	lslle.w	r0, r4, r3
 8007ba2:	f7f8 fcaf 	bl	8000504 <__aeabi_ui2d>
 8007ba6:	2201      	movs	r2, #1
 8007ba8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007bac:	3e01      	subs	r6, #1
 8007bae:	9212      	str	r2, [sp, #72]	@ 0x48
 8007bb0:	e776      	b.n	8007aa0 <_dtoa_r+0x100>
 8007bb2:	2301      	movs	r3, #1
 8007bb4:	e7b7      	b.n	8007b26 <_dtoa_r+0x186>
 8007bb6:	9010      	str	r0, [sp, #64]	@ 0x40
 8007bb8:	e7b6      	b.n	8007b28 <_dtoa_r+0x188>
 8007bba:	9b00      	ldr	r3, [sp, #0]
 8007bbc:	1bdb      	subs	r3, r3, r7
 8007bbe:	9300      	str	r3, [sp, #0]
 8007bc0:	427b      	negs	r3, r7
 8007bc2:	9308      	str	r3, [sp, #32]
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	930d      	str	r3, [sp, #52]	@ 0x34
 8007bc8:	e7c3      	b.n	8007b52 <_dtoa_r+0x1b2>
 8007bca:	2301      	movs	r3, #1
 8007bcc:	9309      	str	r3, [sp, #36]	@ 0x24
 8007bce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007bd0:	eb07 0b03 	add.w	fp, r7, r3
 8007bd4:	f10b 0301 	add.w	r3, fp, #1
 8007bd8:	2b01      	cmp	r3, #1
 8007bda:	9303      	str	r3, [sp, #12]
 8007bdc:	bfb8      	it	lt
 8007bde:	2301      	movlt	r3, #1
 8007be0:	e006      	b.n	8007bf0 <_dtoa_r+0x250>
 8007be2:	2301      	movs	r3, #1
 8007be4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007be6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	dd28      	ble.n	8007c3e <_dtoa_r+0x29e>
 8007bec:	469b      	mov	fp, r3
 8007bee:	9303      	str	r3, [sp, #12]
 8007bf0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007bf4:	2100      	movs	r1, #0
 8007bf6:	2204      	movs	r2, #4
 8007bf8:	f102 0514 	add.w	r5, r2, #20
 8007bfc:	429d      	cmp	r5, r3
 8007bfe:	d926      	bls.n	8007c4e <_dtoa_r+0x2ae>
 8007c00:	6041      	str	r1, [r0, #4]
 8007c02:	4648      	mov	r0, r9
 8007c04:	f000 fd9c 	bl	8008740 <_Balloc>
 8007c08:	4682      	mov	sl, r0
 8007c0a:	2800      	cmp	r0, #0
 8007c0c:	d142      	bne.n	8007c94 <_dtoa_r+0x2f4>
 8007c0e:	4b1e      	ldr	r3, [pc, #120]	@ (8007c88 <_dtoa_r+0x2e8>)
 8007c10:	4602      	mov	r2, r0
 8007c12:	f240 11af 	movw	r1, #431	@ 0x1af
 8007c16:	e6da      	b.n	80079ce <_dtoa_r+0x2e>
 8007c18:	2300      	movs	r3, #0
 8007c1a:	e7e3      	b.n	8007be4 <_dtoa_r+0x244>
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	e7d5      	b.n	8007bcc <_dtoa_r+0x22c>
 8007c20:	2401      	movs	r4, #1
 8007c22:	2300      	movs	r3, #0
 8007c24:	9307      	str	r3, [sp, #28]
 8007c26:	9409      	str	r4, [sp, #36]	@ 0x24
 8007c28:	f04f 3bff 	mov.w	fp, #4294967295
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	f8cd b00c 	str.w	fp, [sp, #12]
 8007c32:	2312      	movs	r3, #18
 8007c34:	920c      	str	r2, [sp, #48]	@ 0x30
 8007c36:	e7db      	b.n	8007bf0 <_dtoa_r+0x250>
 8007c38:	2301      	movs	r3, #1
 8007c3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c3c:	e7f4      	b.n	8007c28 <_dtoa_r+0x288>
 8007c3e:	f04f 0b01 	mov.w	fp, #1
 8007c42:	f8cd b00c 	str.w	fp, [sp, #12]
 8007c46:	465b      	mov	r3, fp
 8007c48:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007c4c:	e7d0      	b.n	8007bf0 <_dtoa_r+0x250>
 8007c4e:	3101      	adds	r1, #1
 8007c50:	0052      	lsls	r2, r2, #1
 8007c52:	e7d1      	b.n	8007bf8 <_dtoa_r+0x258>
 8007c54:	f3af 8000 	nop.w
 8007c58:	636f4361 	.word	0x636f4361
 8007c5c:	3fd287a7 	.word	0x3fd287a7
 8007c60:	8b60c8b3 	.word	0x8b60c8b3
 8007c64:	3fc68a28 	.word	0x3fc68a28
 8007c68:	509f79fb 	.word	0x509f79fb
 8007c6c:	3fd34413 	.word	0x3fd34413
 8007c70:	0800b03f 	.word	0x0800b03f
 8007c74:	0800b056 	.word	0x0800b056
 8007c78:	7ff00000 	.word	0x7ff00000
 8007c7c:	0800b00a 	.word	0x0800b00a
 8007c80:	3ff80000 	.word	0x3ff80000
 8007c84:	0800b208 	.word	0x0800b208
 8007c88:	0800b0ae 	.word	0x0800b0ae
 8007c8c:	0800b03b 	.word	0x0800b03b
 8007c90:	0800b009 	.word	0x0800b009
 8007c94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007c98:	6018      	str	r0, [r3, #0]
 8007c9a:	9b03      	ldr	r3, [sp, #12]
 8007c9c:	2b0e      	cmp	r3, #14
 8007c9e:	f200 80a1 	bhi.w	8007de4 <_dtoa_r+0x444>
 8007ca2:	2c00      	cmp	r4, #0
 8007ca4:	f000 809e 	beq.w	8007de4 <_dtoa_r+0x444>
 8007ca8:	2f00      	cmp	r7, #0
 8007caa:	dd33      	ble.n	8007d14 <_dtoa_r+0x374>
 8007cac:	4b9c      	ldr	r3, [pc, #624]	@ (8007f20 <_dtoa_r+0x580>)
 8007cae:	f007 020f 	and.w	r2, r7, #15
 8007cb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007cb6:	ed93 7b00 	vldr	d7, [r3]
 8007cba:	05f8      	lsls	r0, r7, #23
 8007cbc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007cc0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007cc4:	d516      	bpl.n	8007cf4 <_dtoa_r+0x354>
 8007cc6:	4b97      	ldr	r3, [pc, #604]	@ (8007f24 <_dtoa_r+0x584>)
 8007cc8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007ccc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007cd0:	f7f8 fdbc 	bl	800084c <__aeabi_ddiv>
 8007cd4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007cd8:	f004 040f 	and.w	r4, r4, #15
 8007cdc:	2603      	movs	r6, #3
 8007cde:	4d91      	ldr	r5, [pc, #580]	@ (8007f24 <_dtoa_r+0x584>)
 8007ce0:	b954      	cbnz	r4, 8007cf8 <_dtoa_r+0x358>
 8007ce2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007ce6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007cea:	f7f8 fdaf 	bl	800084c <__aeabi_ddiv>
 8007cee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007cf2:	e028      	b.n	8007d46 <_dtoa_r+0x3a6>
 8007cf4:	2602      	movs	r6, #2
 8007cf6:	e7f2      	b.n	8007cde <_dtoa_r+0x33e>
 8007cf8:	07e1      	lsls	r1, r4, #31
 8007cfa:	d508      	bpl.n	8007d0e <_dtoa_r+0x36e>
 8007cfc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007d00:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007d04:	f7f8 fc78 	bl	80005f8 <__aeabi_dmul>
 8007d08:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007d0c:	3601      	adds	r6, #1
 8007d0e:	1064      	asrs	r4, r4, #1
 8007d10:	3508      	adds	r5, #8
 8007d12:	e7e5      	b.n	8007ce0 <_dtoa_r+0x340>
 8007d14:	f000 80af 	beq.w	8007e76 <_dtoa_r+0x4d6>
 8007d18:	427c      	negs	r4, r7
 8007d1a:	4b81      	ldr	r3, [pc, #516]	@ (8007f20 <_dtoa_r+0x580>)
 8007d1c:	4d81      	ldr	r5, [pc, #516]	@ (8007f24 <_dtoa_r+0x584>)
 8007d1e:	f004 020f 	and.w	r2, r4, #15
 8007d22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d2a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007d2e:	f7f8 fc63 	bl	80005f8 <__aeabi_dmul>
 8007d32:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007d36:	1124      	asrs	r4, r4, #4
 8007d38:	2300      	movs	r3, #0
 8007d3a:	2602      	movs	r6, #2
 8007d3c:	2c00      	cmp	r4, #0
 8007d3e:	f040 808f 	bne.w	8007e60 <_dtoa_r+0x4c0>
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d1d3      	bne.n	8007cee <_dtoa_r+0x34e>
 8007d46:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007d48:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	f000 8094 	beq.w	8007e7a <_dtoa_r+0x4da>
 8007d52:	4b75      	ldr	r3, [pc, #468]	@ (8007f28 <_dtoa_r+0x588>)
 8007d54:	2200      	movs	r2, #0
 8007d56:	4620      	mov	r0, r4
 8007d58:	4629      	mov	r1, r5
 8007d5a:	f7f8 febf 	bl	8000adc <__aeabi_dcmplt>
 8007d5e:	2800      	cmp	r0, #0
 8007d60:	f000 808b 	beq.w	8007e7a <_dtoa_r+0x4da>
 8007d64:	9b03      	ldr	r3, [sp, #12]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	f000 8087 	beq.w	8007e7a <_dtoa_r+0x4da>
 8007d6c:	f1bb 0f00 	cmp.w	fp, #0
 8007d70:	dd34      	ble.n	8007ddc <_dtoa_r+0x43c>
 8007d72:	4620      	mov	r0, r4
 8007d74:	4b6d      	ldr	r3, [pc, #436]	@ (8007f2c <_dtoa_r+0x58c>)
 8007d76:	2200      	movs	r2, #0
 8007d78:	4629      	mov	r1, r5
 8007d7a:	f7f8 fc3d 	bl	80005f8 <__aeabi_dmul>
 8007d7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007d82:	f107 38ff 	add.w	r8, r7, #4294967295
 8007d86:	3601      	adds	r6, #1
 8007d88:	465c      	mov	r4, fp
 8007d8a:	4630      	mov	r0, r6
 8007d8c:	f7f8 fbca 	bl	8000524 <__aeabi_i2d>
 8007d90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d94:	f7f8 fc30 	bl	80005f8 <__aeabi_dmul>
 8007d98:	4b65      	ldr	r3, [pc, #404]	@ (8007f30 <_dtoa_r+0x590>)
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	f7f8 fa76 	bl	800028c <__adddf3>
 8007da0:	4605      	mov	r5, r0
 8007da2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007da6:	2c00      	cmp	r4, #0
 8007da8:	d16a      	bne.n	8007e80 <_dtoa_r+0x4e0>
 8007daa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007dae:	4b61      	ldr	r3, [pc, #388]	@ (8007f34 <_dtoa_r+0x594>)
 8007db0:	2200      	movs	r2, #0
 8007db2:	f7f8 fa69 	bl	8000288 <__aeabi_dsub>
 8007db6:	4602      	mov	r2, r0
 8007db8:	460b      	mov	r3, r1
 8007dba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007dbe:	462a      	mov	r2, r5
 8007dc0:	4633      	mov	r3, r6
 8007dc2:	f7f8 fea9 	bl	8000b18 <__aeabi_dcmpgt>
 8007dc6:	2800      	cmp	r0, #0
 8007dc8:	f040 8298 	bne.w	80082fc <_dtoa_r+0x95c>
 8007dcc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007dd0:	462a      	mov	r2, r5
 8007dd2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007dd6:	f7f8 fe81 	bl	8000adc <__aeabi_dcmplt>
 8007dda:	bb38      	cbnz	r0, 8007e2c <_dtoa_r+0x48c>
 8007ddc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007de0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007de4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	f2c0 8157 	blt.w	800809a <_dtoa_r+0x6fa>
 8007dec:	2f0e      	cmp	r7, #14
 8007dee:	f300 8154 	bgt.w	800809a <_dtoa_r+0x6fa>
 8007df2:	4b4b      	ldr	r3, [pc, #300]	@ (8007f20 <_dtoa_r+0x580>)
 8007df4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007df8:	ed93 7b00 	vldr	d7, [r3]
 8007dfc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	ed8d 7b00 	vstr	d7, [sp]
 8007e04:	f280 80e5 	bge.w	8007fd2 <_dtoa_r+0x632>
 8007e08:	9b03      	ldr	r3, [sp, #12]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	f300 80e1 	bgt.w	8007fd2 <_dtoa_r+0x632>
 8007e10:	d10c      	bne.n	8007e2c <_dtoa_r+0x48c>
 8007e12:	4b48      	ldr	r3, [pc, #288]	@ (8007f34 <_dtoa_r+0x594>)
 8007e14:	2200      	movs	r2, #0
 8007e16:	ec51 0b17 	vmov	r0, r1, d7
 8007e1a:	f7f8 fbed 	bl	80005f8 <__aeabi_dmul>
 8007e1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e22:	f7f8 fe6f 	bl	8000b04 <__aeabi_dcmpge>
 8007e26:	2800      	cmp	r0, #0
 8007e28:	f000 8266 	beq.w	80082f8 <_dtoa_r+0x958>
 8007e2c:	2400      	movs	r4, #0
 8007e2e:	4625      	mov	r5, r4
 8007e30:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007e32:	4656      	mov	r6, sl
 8007e34:	ea6f 0803 	mvn.w	r8, r3
 8007e38:	2700      	movs	r7, #0
 8007e3a:	4621      	mov	r1, r4
 8007e3c:	4648      	mov	r0, r9
 8007e3e:	f000 fcbf 	bl	80087c0 <_Bfree>
 8007e42:	2d00      	cmp	r5, #0
 8007e44:	f000 80bd 	beq.w	8007fc2 <_dtoa_r+0x622>
 8007e48:	b12f      	cbz	r7, 8007e56 <_dtoa_r+0x4b6>
 8007e4a:	42af      	cmp	r7, r5
 8007e4c:	d003      	beq.n	8007e56 <_dtoa_r+0x4b6>
 8007e4e:	4639      	mov	r1, r7
 8007e50:	4648      	mov	r0, r9
 8007e52:	f000 fcb5 	bl	80087c0 <_Bfree>
 8007e56:	4629      	mov	r1, r5
 8007e58:	4648      	mov	r0, r9
 8007e5a:	f000 fcb1 	bl	80087c0 <_Bfree>
 8007e5e:	e0b0      	b.n	8007fc2 <_dtoa_r+0x622>
 8007e60:	07e2      	lsls	r2, r4, #31
 8007e62:	d505      	bpl.n	8007e70 <_dtoa_r+0x4d0>
 8007e64:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007e68:	f7f8 fbc6 	bl	80005f8 <__aeabi_dmul>
 8007e6c:	3601      	adds	r6, #1
 8007e6e:	2301      	movs	r3, #1
 8007e70:	1064      	asrs	r4, r4, #1
 8007e72:	3508      	adds	r5, #8
 8007e74:	e762      	b.n	8007d3c <_dtoa_r+0x39c>
 8007e76:	2602      	movs	r6, #2
 8007e78:	e765      	b.n	8007d46 <_dtoa_r+0x3a6>
 8007e7a:	9c03      	ldr	r4, [sp, #12]
 8007e7c:	46b8      	mov	r8, r7
 8007e7e:	e784      	b.n	8007d8a <_dtoa_r+0x3ea>
 8007e80:	4b27      	ldr	r3, [pc, #156]	@ (8007f20 <_dtoa_r+0x580>)
 8007e82:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007e84:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007e88:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007e8c:	4454      	add	r4, sl
 8007e8e:	2900      	cmp	r1, #0
 8007e90:	d054      	beq.n	8007f3c <_dtoa_r+0x59c>
 8007e92:	4929      	ldr	r1, [pc, #164]	@ (8007f38 <_dtoa_r+0x598>)
 8007e94:	2000      	movs	r0, #0
 8007e96:	f7f8 fcd9 	bl	800084c <__aeabi_ddiv>
 8007e9a:	4633      	mov	r3, r6
 8007e9c:	462a      	mov	r2, r5
 8007e9e:	f7f8 f9f3 	bl	8000288 <__aeabi_dsub>
 8007ea2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007ea6:	4656      	mov	r6, sl
 8007ea8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007eac:	f7f8 fe54 	bl	8000b58 <__aeabi_d2iz>
 8007eb0:	4605      	mov	r5, r0
 8007eb2:	f7f8 fb37 	bl	8000524 <__aeabi_i2d>
 8007eb6:	4602      	mov	r2, r0
 8007eb8:	460b      	mov	r3, r1
 8007eba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ebe:	f7f8 f9e3 	bl	8000288 <__aeabi_dsub>
 8007ec2:	3530      	adds	r5, #48	@ 0x30
 8007ec4:	4602      	mov	r2, r0
 8007ec6:	460b      	mov	r3, r1
 8007ec8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007ecc:	f806 5b01 	strb.w	r5, [r6], #1
 8007ed0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007ed4:	f7f8 fe02 	bl	8000adc <__aeabi_dcmplt>
 8007ed8:	2800      	cmp	r0, #0
 8007eda:	d172      	bne.n	8007fc2 <_dtoa_r+0x622>
 8007edc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ee0:	4911      	ldr	r1, [pc, #68]	@ (8007f28 <_dtoa_r+0x588>)
 8007ee2:	2000      	movs	r0, #0
 8007ee4:	f7f8 f9d0 	bl	8000288 <__aeabi_dsub>
 8007ee8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007eec:	f7f8 fdf6 	bl	8000adc <__aeabi_dcmplt>
 8007ef0:	2800      	cmp	r0, #0
 8007ef2:	f040 80b4 	bne.w	800805e <_dtoa_r+0x6be>
 8007ef6:	42a6      	cmp	r6, r4
 8007ef8:	f43f af70 	beq.w	8007ddc <_dtoa_r+0x43c>
 8007efc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007f00:	4b0a      	ldr	r3, [pc, #40]	@ (8007f2c <_dtoa_r+0x58c>)
 8007f02:	2200      	movs	r2, #0
 8007f04:	f7f8 fb78 	bl	80005f8 <__aeabi_dmul>
 8007f08:	4b08      	ldr	r3, [pc, #32]	@ (8007f2c <_dtoa_r+0x58c>)
 8007f0a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007f0e:	2200      	movs	r2, #0
 8007f10:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f14:	f7f8 fb70 	bl	80005f8 <__aeabi_dmul>
 8007f18:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007f1c:	e7c4      	b.n	8007ea8 <_dtoa_r+0x508>
 8007f1e:	bf00      	nop
 8007f20:	0800b208 	.word	0x0800b208
 8007f24:	0800b1e0 	.word	0x0800b1e0
 8007f28:	3ff00000 	.word	0x3ff00000
 8007f2c:	40240000 	.word	0x40240000
 8007f30:	401c0000 	.word	0x401c0000
 8007f34:	40140000 	.word	0x40140000
 8007f38:	3fe00000 	.word	0x3fe00000
 8007f3c:	4631      	mov	r1, r6
 8007f3e:	4628      	mov	r0, r5
 8007f40:	f7f8 fb5a 	bl	80005f8 <__aeabi_dmul>
 8007f44:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007f48:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007f4a:	4656      	mov	r6, sl
 8007f4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f50:	f7f8 fe02 	bl	8000b58 <__aeabi_d2iz>
 8007f54:	4605      	mov	r5, r0
 8007f56:	f7f8 fae5 	bl	8000524 <__aeabi_i2d>
 8007f5a:	4602      	mov	r2, r0
 8007f5c:	460b      	mov	r3, r1
 8007f5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f62:	f7f8 f991 	bl	8000288 <__aeabi_dsub>
 8007f66:	3530      	adds	r5, #48	@ 0x30
 8007f68:	f806 5b01 	strb.w	r5, [r6], #1
 8007f6c:	4602      	mov	r2, r0
 8007f6e:	460b      	mov	r3, r1
 8007f70:	42a6      	cmp	r6, r4
 8007f72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007f76:	f04f 0200 	mov.w	r2, #0
 8007f7a:	d124      	bne.n	8007fc6 <_dtoa_r+0x626>
 8007f7c:	4baf      	ldr	r3, [pc, #700]	@ (800823c <_dtoa_r+0x89c>)
 8007f7e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007f82:	f7f8 f983 	bl	800028c <__adddf3>
 8007f86:	4602      	mov	r2, r0
 8007f88:	460b      	mov	r3, r1
 8007f8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f8e:	f7f8 fdc3 	bl	8000b18 <__aeabi_dcmpgt>
 8007f92:	2800      	cmp	r0, #0
 8007f94:	d163      	bne.n	800805e <_dtoa_r+0x6be>
 8007f96:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007f9a:	49a8      	ldr	r1, [pc, #672]	@ (800823c <_dtoa_r+0x89c>)
 8007f9c:	2000      	movs	r0, #0
 8007f9e:	f7f8 f973 	bl	8000288 <__aeabi_dsub>
 8007fa2:	4602      	mov	r2, r0
 8007fa4:	460b      	mov	r3, r1
 8007fa6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007faa:	f7f8 fd97 	bl	8000adc <__aeabi_dcmplt>
 8007fae:	2800      	cmp	r0, #0
 8007fb0:	f43f af14 	beq.w	8007ddc <_dtoa_r+0x43c>
 8007fb4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007fb6:	1e73      	subs	r3, r6, #1
 8007fb8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007fba:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007fbe:	2b30      	cmp	r3, #48	@ 0x30
 8007fc0:	d0f8      	beq.n	8007fb4 <_dtoa_r+0x614>
 8007fc2:	4647      	mov	r7, r8
 8007fc4:	e03b      	b.n	800803e <_dtoa_r+0x69e>
 8007fc6:	4b9e      	ldr	r3, [pc, #632]	@ (8008240 <_dtoa_r+0x8a0>)
 8007fc8:	f7f8 fb16 	bl	80005f8 <__aeabi_dmul>
 8007fcc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007fd0:	e7bc      	b.n	8007f4c <_dtoa_r+0x5ac>
 8007fd2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007fd6:	4656      	mov	r6, sl
 8007fd8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007fdc:	4620      	mov	r0, r4
 8007fde:	4629      	mov	r1, r5
 8007fe0:	f7f8 fc34 	bl	800084c <__aeabi_ddiv>
 8007fe4:	f7f8 fdb8 	bl	8000b58 <__aeabi_d2iz>
 8007fe8:	4680      	mov	r8, r0
 8007fea:	f7f8 fa9b 	bl	8000524 <__aeabi_i2d>
 8007fee:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007ff2:	f7f8 fb01 	bl	80005f8 <__aeabi_dmul>
 8007ff6:	4602      	mov	r2, r0
 8007ff8:	460b      	mov	r3, r1
 8007ffa:	4620      	mov	r0, r4
 8007ffc:	4629      	mov	r1, r5
 8007ffe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008002:	f7f8 f941 	bl	8000288 <__aeabi_dsub>
 8008006:	f806 4b01 	strb.w	r4, [r6], #1
 800800a:	9d03      	ldr	r5, [sp, #12]
 800800c:	eba6 040a 	sub.w	r4, r6, sl
 8008010:	42a5      	cmp	r5, r4
 8008012:	4602      	mov	r2, r0
 8008014:	460b      	mov	r3, r1
 8008016:	d133      	bne.n	8008080 <_dtoa_r+0x6e0>
 8008018:	f7f8 f938 	bl	800028c <__adddf3>
 800801c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008020:	4604      	mov	r4, r0
 8008022:	460d      	mov	r5, r1
 8008024:	f7f8 fd78 	bl	8000b18 <__aeabi_dcmpgt>
 8008028:	b9c0      	cbnz	r0, 800805c <_dtoa_r+0x6bc>
 800802a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800802e:	4620      	mov	r0, r4
 8008030:	4629      	mov	r1, r5
 8008032:	f7f8 fd49 	bl	8000ac8 <__aeabi_dcmpeq>
 8008036:	b110      	cbz	r0, 800803e <_dtoa_r+0x69e>
 8008038:	f018 0f01 	tst.w	r8, #1
 800803c:	d10e      	bne.n	800805c <_dtoa_r+0x6bc>
 800803e:	9902      	ldr	r1, [sp, #8]
 8008040:	4648      	mov	r0, r9
 8008042:	f000 fbbd 	bl	80087c0 <_Bfree>
 8008046:	2300      	movs	r3, #0
 8008048:	7033      	strb	r3, [r6, #0]
 800804a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800804c:	3701      	adds	r7, #1
 800804e:	601f      	str	r7, [r3, #0]
 8008050:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008052:	2b00      	cmp	r3, #0
 8008054:	f000 824b 	beq.w	80084ee <_dtoa_r+0xb4e>
 8008058:	601e      	str	r6, [r3, #0]
 800805a:	e248      	b.n	80084ee <_dtoa_r+0xb4e>
 800805c:	46b8      	mov	r8, r7
 800805e:	4633      	mov	r3, r6
 8008060:	461e      	mov	r6, r3
 8008062:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008066:	2a39      	cmp	r2, #57	@ 0x39
 8008068:	d106      	bne.n	8008078 <_dtoa_r+0x6d8>
 800806a:	459a      	cmp	sl, r3
 800806c:	d1f8      	bne.n	8008060 <_dtoa_r+0x6c0>
 800806e:	2230      	movs	r2, #48	@ 0x30
 8008070:	f108 0801 	add.w	r8, r8, #1
 8008074:	f88a 2000 	strb.w	r2, [sl]
 8008078:	781a      	ldrb	r2, [r3, #0]
 800807a:	3201      	adds	r2, #1
 800807c:	701a      	strb	r2, [r3, #0]
 800807e:	e7a0      	b.n	8007fc2 <_dtoa_r+0x622>
 8008080:	4b6f      	ldr	r3, [pc, #444]	@ (8008240 <_dtoa_r+0x8a0>)
 8008082:	2200      	movs	r2, #0
 8008084:	f7f8 fab8 	bl	80005f8 <__aeabi_dmul>
 8008088:	2200      	movs	r2, #0
 800808a:	2300      	movs	r3, #0
 800808c:	4604      	mov	r4, r0
 800808e:	460d      	mov	r5, r1
 8008090:	f7f8 fd1a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008094:	2800      	cmp	r0, #0
 8008096:	d09f      	beq.n	8007fd8 <_dtoa_r+0x638>
 8008098:	e7d1      	b.n	800803e <_dtoa_r+0x69e>
 800809a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800809c:	2a00      	cmp	r2, #0
 800809e:	f000 80ea 	beq.w	8008276 <_dtoa_r+0x8d6>
 80080a2:	9a07      	ldr	r2, [sp, #28]
 80080a4:	2a01      	cmp	r2, #1
 80080a6:	f300 80cd 	bgt.w	8008244 <_dtoa_r+0x8a4>
 80080aa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80080ac:	2a00      	cmp	r2, #0
 80080ae:	f000 80c1 	beq.w	8008234 <_dtoa_r+0x894>
 80080b2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80080b6:	9c08      	ldr	r4, [sp, #32]
 80080b8:	9e00      	ldr	r6, [sp, #0]
 80080ba:	9a00      	ldr	r2, [sp, #0]
 80080bc:	441a      	add	r2, r3
 80080be:	9200      	str	r2, [sp, #0]
 80080c0:	9a06      	ldr	r2, [sp, #24]
 80080c2:	2101      	movs	r1, #1
 80080c4:	441a      	add	r2, r3
 80080c6:	4648      	mov	r0, r9
 80080c8:	9206      	str	r2, [sp, #24]
 80080ca:	f000 fc77 	bl	80089bc <__i2b>
 80080ce:	4605      	mov	r5, r0
 80080d0:	b166      	cbz	r6, 80080ec <_dtoa_r+0x74c>
 80080d2:	9b06      	ldr	r3, [sp, #24]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	dd09      	ble.n	80080ec <_dtoa_r+0x74c>
 80080d8:	42b3      	cmp	r3, r6
 80080da:	9a00      	ldr	r2, [sp, #0]
 80080dc:	bfa8      	it	ge
 80080de:	4633      	movge	r3, r6
 80080e0:	1ad2      	subs	r2, r2, r3
 80080e2:	9200      	str	r2, [sp, #0]
 80080e4:	9a06      	ldr	r2, [sp, #24]
 80080e6:	1af6      	subs	r6, r6, r3
 80080e8:	1ad3      	subs	r3, r2, r3
 80080ea:	9306      	str	r3, [sp, #24]
 80080ec:	9b08      	ldr	r3, [sp, #32]
 80080ee:	b30b      	cbz	r3, 8008134 <_dtoa_r+0x794>
 80080f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	f000 80c6 	beq.w	8008284 <_dtoa_r+0x8e4>
 80080f8:	2c00      	cmp	r4, #0
 80080fa:	f000 80c0 	beq.w	800827e <_dtoa_r+0x8de>
 80080fe:	4629      	mov	r1, r5
 8008100:	4622      	mov	r2, r4
 8008102:	4648      	mov	r0, r9
 8008104:	f000 fd12 	bl	8008b2c <__pow5mult>
 8008108:	9a02      	ldr	r2, [sp, #8]
 800810a:	4601      	mov	r1, r0
 800810c:	4605      	mov	r5, r0
 800810e:	4648      	mov	r0, r9
 8008110:	f000 fc6a 	bl	80089e8 <__multiply>
 8008114:	9902      	ldr	r1, [sp, #8]
 8008116:	4680      	mov	r8, r0
 8008118:	4648      	mov	r0, r9
 800811a:	f000 fb51 	bl	80087c0 <_Bfree>
 800811e:	9b08      	ldr	r3, [sp, #32]
 8008120:	1b1b      	subs	r3, r3, r4
 8008122:	9308      	str	r3, [sp, #32]
 8008124:	f000 80b1 	beq.w	800828a <_dtoa_r+0x8ea>
 8008128:	9a08      	ldr	r2, [sp, #32]
 800812a:	4641      	mov	r1, r8
 800812c:	4648      	mov	r0, r9
 800812e:	f000 fcfd 	bl	8008b2c <__pow5mult>
 8008132:	9002      	str	r0, [sp, #8]
 8008134:	2101      	movs	r1, #1
 8008136:	4648      	mov	r0, r9
 8008138:	f000 fc40 	bl	80089bc <__i2b>
 800813c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800813e:	4604      	mov	r4, r0
 8008140:	2b00      	cmp	r3, #0
 8008142:	f000 81d8 	beq.w	80084f6 <_dtoa_r+0xb56>
 8008146:	461a      	mov	r2, r3
 8008148:	4601      	mov	r1, r0
 800814a:	4648      	mov	r0, r9
 800814c:	f000 fcee 	bl	8008b2c <__pow5mult>
 8008150:	9b07      	ldr	r3, [sp, #28]
 8008152:	2b01      	cmp	r3, #1
 8008154:	4604      	mov	r4, r0
 8008156:	f300 809f 	bgt.w	8008298 <_dtoa_r+0x8f8>
 800815a:	9b04      	ldr	r3, [sp, #16]
 800815c:	2b00      	cmp	r3, #0
 800815e:	f040 8097 	bne.w	8008290 <_dtoa_r+0x8f0>
 8008162:	9b05      	ldr	r3, [sp, #20]
 8008164:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008168:	2b00      	cmp	r3, #0
 800816a:	f040 8093 	bne.w	8008294 <_dtoa_r+0x8f4>
 800816e:	9b05      	ldr	r3, [sp, #20]
 8008170:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008174:	0d1b      	lsrs	r3, r3, #20
 8008176:	051b      	lsls	r3, r3, #20
 8008178:	b133      	cbz	r3, 8008188 <_dtoa_r+0x7e8>
 800817a:	9b00      	ldr	r3, [sp, #0]
 800817c:	3301      	adds	r3, #1
 800817e:	9300      	str	r3, [sp, #0]
 8008180:	9b06      	ldr	r3, [sp, #24]
 8008182:	3301      	adds	r3, #1
 8008184:	9306      	str	r3, [sp, #24]
 8008186:	2301      	movs	r3, #1
 8008188:	9308      	str	r3, [sp, #32]
 800818a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800818c:	2b00      	cmp	r3, #0
 800818e:	f000 81b8 	beq.w	8008502 <_dtoa_r+0xb62>
 8008192:	6923      	ldr	r3, [r4, #16]
 8008194:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008198:	6918      	ldr	r0, [r3, #16]
 800819a:	f000 fbc3 	bl	8008924 <__hi0bits>
 800819e:	f1c0 0020 	rsb	r0, r0, #32
 80081a2:	9b06      	ldr	r3, [sp, #24]
 80081a4:	4418      	add	r0, r3
 80081a6:	f010 001f 	ands.w	r0, r0, #31
 80081aa:	f000 8082 	beq.w	80082b2 <_dtoa_r+0x912>
 80081ae:	f1c0 0320 	rsb	r3, r0, #32
 80081b2:	2b04      	cmp	r3, #4
 80081b4:	dd73      	ble.n	800829e <_dtoa_r+0x8fe>
 80081b6:	9b00      	ldr	r3, [sp, #0]
 80081b8:	f1c0 001c 	rsb	r0, r0, #28
 80081bc:	4403      	add	r3, r0
 80081be:	9300      	str	r3, [sp, #0]
 80081c0:	9b06      	ldr	r3, [sp, #24]
 80081c2:	4403      	add	r3, r0
 80081c4:	4406      	add	r6, r0
 80081c6:	9306      	str	r3, [sp, #24]
 80081c8:	9b00      	ldr	r3, [sp, #0]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	dd05      	ble.n	80081da <_dtoa_r+0x83a>
 80081ce:	9902      	ldr	r1, [sp, #8]
 80081d0:	461a      	mov	r2, r3
 80081d2:	4648      	mov	r0, r9
 80081d4:	f000 fd04 	bl	8008be0 <__lshift>
 80081d8:	9002      	str	r0, [sp, #8]
 80081da:	9b06      	ldr	r3, [sp, #24]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	dd05      	ble.n	80081ec <_dtoa_r+0x84c>
 80081e0:	4621      	mov	r1, r4
 80081e2:	461a      	mov	r2, r3
 80081e4:	4648      	mov	r0, r9
 80081e6:	f000 fcfb 	bl	8008be0 <__lshift>
 80081ea:	4604      	mov	r4, r0
 80081ec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d061      	beq.n	80082b6 <_dtoa_r+0x916>
 80081f2:	9802      	ldr	r0, [sp, #8]
 80081f4:	4621      	mov	r1, r4
 80081f6:	f000 fd5f 	bl	8008cb8 <__mcmp>
 80081fa:	2800      	cmp	r0, #0
 80081fc:	da5b      	bge.n	80082b6 <_dtoa_r+0x916>
 80081fe:	2300      	movs	r3, #0
 8008200:	9902      	ldr	r1, [sp, #8]
 8008202:	220a      	movs	r2, #10
 8008204:	4648      	mov	r0, r9
 8008206:	f000 fafd 	bl	8008804 <__multadd>
 800820a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800820c:	9002      	str	r0, [sp, #8]
 800820e:	f107 38ff 	add.w	r8, r7, #4294967295
 8008212:	2b00      	cmp	r3, #0
 8008214:	f000 8177 	beq.w	8008506 <_dtoa_r+0xb66>
 8008218:	4629      	mov	r1, r5
 800821a:	2300      	movs	r3, #0
 800821c:	220a      	movs	r2, #10
 800821e:	4648      	mov	r0, r9
 8008220:	f000 faf0 	bl	8008804 <__multadd>
 8008224:	f1bb 0f00 	cmp.w	fp, #0
 8008228:	4605      	mov	r5, r0
 800822a:	dc6f      	bgt.n	800830c <_dtoa_r+0x96c>
 800822c:	9b07      	ldr	r3, [sp, #28]
 800822e:	2b02      	cmp	r3, #2
 8008230:	dc49      	bgt.n	80082c6 <_dtoa_r+0x926>
 8008232:	e06b      	b.n	800830c <_dtoa_r+0x96c>
 8008234:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008236:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800823a:	e73c      	b.n	80080b6 <_dtoa_r+0x716>
 800823c:	3fe00000 	.word	0x3fe00000
 8008240:	40240000 	.word	0x40240000
 8008244:	9b03      	ldr	r3, [sp, #12]
 8008246:	1e5c      	subs	r4, r3, #1
 8008248:	9b08      	ldr	r3, [sp, #32]
 800824a:	42a3      	cmp	r3, r4
 800824c:	db09      	blt.n	8008262 <_dtoa_r+0x8c2>
 800824e:	1b1c      	subs	r4, r3, r4
 8008250:	9b03      	ldr	r3, [sp, #12]
 8008252:	2b00      	cmp	r3, #0
 8008254:	f6bf af30 	bge.w	80080b8 <_dtoa_r+0x718>
 8008258:	9b00      	ldr	r3, [sp, #0]
 800825a:	9a03      	ldr	r2, [sp, #12]
 800825c:	1a9e      	subs	r6, r3, r2
 800825e:	2300      	movs	r3, #0
 8008260:	e72b      	b.n	80080ba <_dtoa_r+0x71a>
 8008262:	9b08      	ldr	r3, [sp, #32]
 8008264:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008266:	9408      	str	r4, [sp, #32]
 8008268:	1ae3      	subs	r3, r4, r3
 800826a:	441a      	add	r2, r3
 800826c:	9e00      	ldr	r6, [sp, #0]
 800826e:	9b03      	ldr	r3, [sp, #12]
 8008270:	920d      	str	r2, [sp, #52]	@ 0x34
 8008272:	2400      	movs	r4, #0
 8008274:	e721      	b.n	80080ba <_dtoa_r+0x71a>
 8008276:	9c08      	ldr	r4, [sp, #32]
 8008278:	9e00      	ldr	r6, [sp, #0]
 800827a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800827c:	e728      	b.n	80080d0 <_dtoa_r+0x730>
 800827e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008282:	e751      	b.n	8008128 <_dtoa_r+0x788>
 8008284:	9a08      	ldr	r2, [sp, #32]
 8008286:	9902      	ldr	r1, [sp, #8]
 8008288:	e750      	b.n	800812c <_dtoa_r+0x78c>
 800828a:	f8cd 8008 	str.w	r8, [sp, #8]
 800828e:	e751      	b.n	8008134 <_dtoa_r+0x794>
 8008290:	2300      	movs	r3, #0
 8008292:	e779      	b.n	8008188 <_dtoa_r+0x7e8>
 8008294:	9b04      	ldr	r3, [sp, #16]
 8008296:	e777      	b.n	8008188 <_dtoa_r+0x7e8>
 8008298:	2300      	movs	r3, #0
 800829a:	9308      	str	r3, [sp, #32]
 800829c:	e779      	b.n	8008192 <_dtoa_r+0x7f2>
 800829e:	d093      	beq.n	80081c8 <_dtoa_r+0x828>
 80082a0:	9a00      	ldr	r2, [sp, #0]
 80082a2:	331c      	adds	r3, #28
 80082a4:	441a      	add	r2, r3
 80082a6:	9200      	str	r2, [sp, #0]
 80082a8:	9a06      	ldr	r2, [sp, #24]
 80082aa:	441a      	add	r2, r3
 80082ac:	441e      	add	r6, r3
 80082ae:	9206      	str	r2, [sp, #24]
 80082b0:	e78a      	b.n	80081c8 <_dtoa_r+0x828>
 80082b2:	4603      	mov	r3, r0
 80082b4:	e7f4      	b.n	80082a0 <_dtoa_r+0x900>
 80082b6:	9b03      	ldr	r3, [sp, #12]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	46b8      	mov	r8, r7
 80082bc:	dc20      	bgt.n	8008300 <_dtoa_r+0x960>
 80082be:	469b      	mov	fp, r3
 80082c0:	9b07      	ldr	r3, [sp, #28]
 80082c2:	2b02      	cmp	r3, #2
 80082c4:	dd1e      	ble.n	8008304 <_dtoa_r+0x964>
 80082c6:	f1bb 0f00 	cmp.w	fp, #0
 80082ca:	f47f adb1 	bne.w	8007e30 <_dtoa_r+0x490>
 80082ce:	4621      	mov	r1, r4
 80082d0:	465b      	mov	r3, fp
 80082d2:	2205      	movs	r2, #5
 80082d4:	4648      	mov	r0, r9
 80082d6:	f000 fa95 	bl	8008804 <__multadd>
 80082da:	4601      	mov	r1, r0
 80082dc:	4604      	mov	r4, r0
 80082de:	9802      	ldr	r0, [sp, #8]
 80082e0:	f000 fcea 	bl	8008cb8 <__mcmp>
 80082e4:	2800      	cmp	r0, #0
 80082e6:	f77f ada3 	ble.w	8007e30 <_dtoa_r+0x490>
 80082ea:	4656      	mov	r6, sl
 80082ec:	2331      	movs	r3, #49	@ 0x31
 80082ee:	f806 3b01 	strb.w	r3, [r6], #1
 80082f2:	f108 0801 	add.w	r8, r8, #1
 80082f6:	e59f      	b.n	8007e38 <_dtoa_r+0x498>
 80082f8:	9c03      	ldr	r4, [sp, #12]
 80082fa:	46b8      	mov	r8, r7
 80082fc:	4625      	mov	r5, r4
 80082fe:	e7f4      	b.n	80082ea <_dtoa_r+0x94a>
 8008300:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008304:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008306:	2b00      	cmp	r3, #0
 8008308:	f000 8101 	beq.w	800850e <_dtoa_r+0xb6e>
 800830c:	2e00      	cmp	r6, #0
 800830e:	dd05      	ble.n	800831c <_dtoa_r+0x97c>
 8008310:	4629      	mov	r1, r5
 8008312:	4632      	mov	r2, r6
 8008314:	4648      	mov	r0, r9
 8008316:	f000 fc63 	bl	8008be0 <__lshift>
 800831a:	4605      	mov	r5, r0
 800831c:	9b08      	ldr	r3, [sp, #32]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d05c      	beq.n	80083dc <_dtoa_r+0xa3c>
 8008322:	6869      	ldr	r1, [r5, #4]
 8008324:	4648      	mov	r0, r9
 8008326:	f000 fa0b 	bl	8008740 <_Balloc>
 800832a:	4606      	mov	r6, r0
 800832c:	b928      	cbnz	r0, 800833a <_dtoa_r+0x99a>
 800832e:	4b82      	ldr	r3, [pc, #520]	@ (8008538 <_dtoa_r+0xb98>)
 8008330:	4602      	mov	r2, r0
 8008332:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008336:	f7ff bb4a 	b.w	80079ce <_dtoa_r+0x2e>
 800833a:	692a      	ldr	r2, [r5, #16]
 800833c:	3202      	adds	r2, #2
 800833e:	0092      	lsls	r2, r2, #2
 8008340:	f105 010c 	add.w	r1, r5, #12
 8008344:	300c      	adds	r0, #12
 8008346:	f7ff fa8c 	bl	8007862 <memcpy>
 800834a:	2201      	movs	r2, #1
 800834c:	4631      	mov	r1, r6
 800834e:	4648      	mov	r0, r9
 8008350:	f000 fc46 	bl	8008be0 <__lshift>
 8008354:	f10a 0301 	add.w	r3, sl, #1
 8008358:	9300      	str	r3, [sp, #0]
 800835a:	eb0a 030b 	add.w	r3, sl, fp
 800835e:	9308      	str	r3, [sp, #32]
 8008360:	9b04      	ldr	r3, [sp, #16]
 8008362:	f003 0301 	and.w	r3, r3, #1
 8008366:	462f      	mov	r7, r5
 8008368:	9306      	str	r3, [sp, #24]
 800836a:	4605      	mov	r5, r0
 800836c:	9b00      	ldr	r3, [sp, #0]
 800836e:	9802      	ldr	r0, [sp, #8]
 8008370:	4621      	mov	r1, r4
 8008372:	f103 3bff 	add.w	fp, r3, #4294967295
 8008376:	f7ff fa89 	bl	800788c <quorem>
 800837a:	4603      	mov	r3, r0
 800837c:	3330      	adds	r3, #48	@ 0x30
 800837e:	9003      	str	r0, [sp, #12]
 8008380:	4639      	mov	r1, r7
 8008382:	9802      	ldr	r0, [sp, #8]
 8008384:	9309      	str	r3, [sp, #36]	@ 0x24
 8008386:	f000 fc97 	bl	8008cb8 <__mcmp>
 800838a:	462a      	mov	r2, r5
 800838c:	9004      	str	r0, [sp, #16]
 800838e:	4621      	mov	r1, r4
 8008390:	4648      	mov	r0, r9
 8008392:	f000 fcad 	bl	8008cf0 <__mdiff>
 8008396:	68c2      	ldr	r2, [r0, #12]
 8008398:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800839a:	4606      	mov	r6, r0
 800839c:	bb02      	cbnz	r2, 80083e0 <_dtoa_r+0xa40>
 800839e:	4601      	mov	r1, r0
 80083a0:	9802      	ldr	r0, [sp, #8]
 80083a2:	f000 fc89 	bl	8008cb8 <__mcmp>
 80083a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083a8:	4602      	mov	r2, r0
 80083aa:	4631      	mov	r1, r6
 80083ac:	4648      	mov	r0, r9
 80083ae:	920c      	str	r2, [sp, #48]	@ 0x30
 80083b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80083b2:	f000 fa05 	bl	80087c0 <_Bfree>
 80083b6:	9b07      	ldr	r3, [sp, #28]
 80083b8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80083ba:	9e00      	ldr	r6, [sp, #0]
 80083bc:	ea42 0103 	orr.w	r1, r2, r3
 80083c0:	9b06      	ldr	r3, [sp, #24]
 80083c2:	4319      	orrs	r1, r3
 80083c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083c6:	d10d      	bne.n	80083e4 <_dtoa_r+0xa44>
 80083c8:	2b39      	cmp	r3, #57	@ 0x39
 80083ca:	d027      	beq.n	800841c <_dtoa_r+0xa7c>
 80083cc:	9a04      	ldr	r2, [sp, #16]
 80083ce:	2a00      	cmp	r2, #0
 80083d0:	dd01      	ble.n	80083d6 <_dtoa_r+0xa36>
 80083d2:	9b03      	ldr	r3, [sp, #12]
 80083d4:	3331      	adds	r3, #49	@ 0x31
 80083d6:	f88b 3000 	strb.w	r3, [fp]
 80083da:	e52e      	b.n	8007e3a <_dtoa_r+0x49a>
 80083dc:	4628      	mov	r0, r5
 80083de:	e7b9      	b.n	8008354 <_dtoa_r+0x9b4>
 80083e0:	2201      	movs	r2, #1
 80083e2:	e7e2      	b.n	80083aa <_dtoa_r+0xa0a>
 80083e4:	9904      	ldr	r1, [sp, #16]
 80083e6:	2900      	cmp	r1, #0
 80083e8:	db04      	blt.n	80083f4 <_dtoa_r+0xa54>
 80083ea:	9807      	ldr	r0, [sp, #28]
 80083ec:	4301      	orrs	r1, r0
 80083ee:	9806      	ldr	r0, [sp, #24]
 80083f0:	4301      	orrs	r1, r0
 80083f2:	d120      	bne.n	8008436 <_dtoa_r+0xa96>
 80083f4:	2a00      	cmp	r2, #0
 80083f6:	ddee      	ble.n	80083d6 <_dtoa_r+0xa36>
 80083f8:	9902      	ldr	r1, [sp, #8]
 80083fa:	9300      	str	r3, [sp, #0]
 80083fc:	2201      	movs	r2, #1
 80083fe:	4648      	mov	r0, r9
 8008400:	f000 fbee 	bl	8008be0 <__lshift>
 8008404:	4621      	mov	r1, r4
 8008406:	9002      	str	r0, [sp, #8]
 8008408:	f000 fc56 	bl	8008cb8 <__mcmp>
 800840c:	2800      	cmp	r0, #0
 800840e:	9b00      	ldr	r3, [sp, #0]
 8008410:	dc02      	bgt.n	8008418 <_dtoa_r+0xa78>
 8008412:	d1e0      	bne.n	80083d6 <_dtoa_r+0xa36>
 8008414:	07da      	lsls	r2, r3, #31
 8008416:	d5de      	bpl.n	80083d6 <_dtoa_r+0xa36>
 8008418:	2b39      	cmp	r3, #57	@ 0x39
 800841a:	d1da      	bne.n	80083d2 <_dtoa_r+0xa32>
 800841c:	2339      	movs	r3, #57	@ 0x39
 800841e:	f88b 3000 	strb.w	r3, [fp]
 8008422:	4633      	mov	r3, r6
 8008424:	461e      	mov	r6, r3
 8008426:	3b01      	subs	r3, #1
 8008428:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800842c:	2a39      	cmp	r2, #57	@ 0x39
 800842e:	d04e      	beq.n	80084ce <_dtoa_r+0xb2e>
 8008430:	3201      	adds	r2, #1
 8008432:	701a      	strb	r2, [r3, #0]
 8008434:	e501      	b.n	8007e3a <_dtoa_r+0x49a>
 8008436:	2a00      	cmp	r2, #0
 8008438:	dd03      	ble.n	8008442 <_dtoa_r+0xaa2>
 800843a:	2b39      	cmp	r3, #57	@ 0x39
 800843c:	d0ee      	beq.n	800841c <_dtoa_r+0xa7c>
 800843e:	3301      	adds	r3, #1
 8008440:	e7c9      	b.n	80083d6 <_dtoa_r+0xa36>
 8008442:	9a00      	ldr	r2, [sp, #0]
 8008444:	9908      	ldr	r1, [sp, #32]
 8008446:	f802 3c01 	strb.w	r3, [r2, #-1]
 800844a:	428a      	cmp	r2, r1
 800844c:	d028      	beq.n	80084a0 <_dtoa_r+0xb00>
 800844e:	9902      	ldr	r1, [sp, #8]
 8008450:	2300      	movs	r3, #0
 8008452:	220a      	movs	r2, #10
 8008454:	4648      	mov	r0, r9
 8008456:	f000 f9d5 	bl	8008804 <__multadd>
 800845a:	42af      	cmp	r7, r5
 800845c:	9002      	str	r0, [sp, #8]
 800845e:	f04f 0300 	mov.w	r3, #0
 8008462:	f04f 020a 	mov.w	r2, #10
 8008466:	4639      	mov	r1, r7
 8008468:	4648      	mov	r0, r9
 800846a:	d107      	bne.n	800847c <_dtoa_r+0xadc>
 800846c:	f000 f9ca 	bl	8008804 <__multadd>
 8008470:	4607      	mov	r7, r0
 8008472:	4605      	mov	r5, r0
 8008474:	9b00      	ldr	r3, [sp, #0]
 8008476:	3301      	adds	r3, #1
 8008478:	9300      	str	r3, [sp, #0]
 800847a:	e777      	b.n	800836c <_dtoa_r+0x9cc>
 800847c:	f000 f9c2 	bl	8008804 <__multadd>
 8008480:	4629      	mov	r1, r5
 8008482:	4607      	mov	r7, r0
 8008484:	2300      	movs	r3, #0
 8008486:	220a      	movs	r2, #10
 8008488:	4648      	mov	r0, r9
 800848a:	f000 f9bb 	bl	8008804 <__multadd>
 800848e:	4605      	mov	r5, r0
 8008490:	e7f0      	b.n	8008474 <_dtoa_r+0xad4>
 8008492:	f1bb 0f00 	cmp.w	fp, #0
 8008496:	bfcc      	ite	gt
 8008498:	465e      	movgt	r6, fp
 800849a:	2601      	movle	r6, #1
 800849c:	4456      	add	r6, sl
 800849e:	2700      	movs	r7, #0
 80084a0:	9902      	ldr	r1, [sp, #8]
 80084a2:	9300      	str	r3, [sp, #0]
 80084a4:	2201      	movs	r2, #1
 80084a6:	4648      	mov	r0, r9
 80084a8:	f000 fb9a 	bl	8008be0 <__lshift>
 80084ac:	4621      	mov	r1, r4
 80084ae:	9002      	str	r0, [sp, #8]
 80084b0:	f000 fc02 	bl	8008cb8 <__mcmp>
 80084b4:	2800      	cmp	r0, #0
 80084b6:	dcb4      	bgt.n	8008422 <_dtoa_r+0xa82>
 80084b8:	d102      	bne.n	80084c0 <_dtoa_r+0xb20>
 80084ba:	9b00      	ldr	r3, [sp, #0]
 80084bc:	07db      	lsls	r3, r3, #31
 80084be:	d4b0      	bmi.n	8008422 <_dtoa_r+0xa82>
 80084c0:	4633      	mov	r3, r6
 80084c2:	461e      	mov	r6, r3
 80084c4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80084c8:	2a30      	cmp	r2, #48	@ 0x30
 80084ca:	d0fa      	beq.n	80084c2 <_dtoa_r+0xb22>
 80084cc:	e4b5      	b.n	8007e3a <_dtoa_r+0x49a>
 80084ce:	459a      	cmp	sl, r3
 80084d0:	d1a8      	bne.n	8008424 <_dtoa_r+0xa84>
 80084d2:	2331      	movs	r3, #49	@ 0x31
 80084d4:	f108 0801 	add.w	r8, r8, #1
 80084d8:	f88a 3000 	strb.w	r3, [sl]
 80084dc:	e4ad      	b.n	8007e3a <_dtoa_r+0x49a>
 80084de:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80084e0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800853c <_dtoa_r+0xb9c>
 80084e4:	b11b      	cbz	r3, 80084ee <_dtoa_r+0xb4e>
 80084e6:	f10a 0308 	add.w	r3, sl, #8
 80084ea:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80084ec:	6013      	str	r3, [r2, #0]
 80084ee:	4650      	mov	r0, sl
 80084f0:	b017      	add	sp, #92	@ 0x5c
 80084f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084f6:	9b07      	ldr	r3, [sp, #28]
 80084f8:	2b01      	cmp	r3, #1
 80084fa:	f77f ae2e 	ble.w	800815a <_dtoa_r+0x7ba>
 80084fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008500:	9308      	str	r3, [sp, #32]
 8008502:	2001      	movs	r0, #1
 8008504:	e64d      	b.n	80081a2 <_dtoa_r+0x802>
 8008506:	f1bb 0f00 	cmp.w	fp, #0
 800850a:	f77f aed9 	ble.w	80082c0 <_dtoa_r+0x920>
 800850e:	4656      	mov	r6, sl
 8008510:	9802      	ldr	r0, [sp, #8]
 8008512:	4621      	mov	r1, r4
 8008514:	f7ff f9ba 	bl	800788c <quorem>
 8008518:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800851c:	f806 3b01 	strb.w	r3, [r6], #1
 8008520:	eba6 020a 	sub.w	r2, r6, sl
 8008524:	4593      	cmp	fp, r2
 8008526:	ddb4      	ble.n	8008492 <_dtoa_r+0xaf2>
 8008528:	9902      	ldr	r1, [sp, #8]
 800852a:	2300      	movs	r3, #0
 800852c:	220a      	movs	r2, #10
 800852e:	4648      	mov	r0, r9
 8008530:	f000 f968 	bl	8008804 <__multadd>
 8008534:	9002      	str	r0, [sp, #8]
 8008536:	e7eb      	b.n	8008510 <_dtoa_r+0xb70>
 8008538:	0800b0ae 	.word	0x0800b0ae
 800853c:	0800b032 	.word	0x0800b032

08008540 <_free_r>:
 8008540:	b538      	push	{r3, r4, r5, lr}
 8008542:	4605      	mov	r5, r0
 8008544:	2900      	cmp	r1, #0
 8008546:	d041      	beq.n	80085cc <_free_r+0x8c>
 8008548:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800854c:	1f0c      	subs	r4, r1, #4
 800854e:	2b00      	cmp	r3, #0
 8008550:	bfb8      	it	lt
 8008552:	18e4      	addlt	r4, r4, r3
 8008554:	f000 f8e8 	bl	8008728 <__malloc_lock>
 8008558:	4a1d      	ldr	r2, [pc, #116]	@ (80085d0 <_free_r+0x90>)
 800855a:	6813      	ldr	r3, [r2, #0]
 800855c:	b933      	cbnz	r3, 800856c <_free_r+0x2c>
 800855e:	6063      	str	r3, [r4, #4]
 8008560:	6014      	str	r4, [r2, #0]
 8008562:	4628      	mov	r0, r5
 8008564:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008568:	f000 b8e4 	b.w	8008734 <__malloc_unlock>
 800856c:	42a3      	cmp	r3, r4
 800856e:	d908      	bls.n	8008582 <_free_r+0x42>
 8008570:	6820      	ldr	r0, [r4, #0]
 8008572:	1821      	adds	r1, r4, r0
 8008574:	428b      	cmp	r3, r1
 8008576:	bf01      	itttt	eq
 8008578:	6819      	ldreq	r1, [r3, #0]
 800857a:	685b      	ldreq	r3, [r3, #4]
 800857c:	1809      	addeq	r1, r1, r0
 800857e:	6021      	streq	r1, [r4, #0]
 8008580:	e7ed      	b.n	800855e <_free_r+0x1e>
 8008582:	461a      	mov	r2, r3
 8008584:	685b      	ldr	r3, [r3, #4]
 8008586:	b10b      	cbz	r3, 800858c <_free_r+0x4c>
 8008588:	42a3      	cmp	r3, r4
 800858a:	d9fa      	bls.n	8008582 <_free_r+0x42>
 800858c:	6811      	ldr	r1, [r2, #0]
 800858e:	1850      	adds	r0, r2, r1
 8008590:	42a0      	cmp	r0, r4
 8008592:	d10b      	bne.n	80085ac <_free_r+0x6c>
 8008594:	6820      	ldr	r0, [r4, #0]
 8008596:	4401      	add	r1, r0
 8008598:	1850      	adds	r0, r2, r1
 800859a:	4283      	cmp	r3, r0
 800859c:	6011      	str	r1, [r2, #0]
 800859e:	d1e0      	bne.n	8008562 <_free_r+0x22>
 80085a0:	6818      	ldr	r0, [r3, #0]
 80085a2:	685b      	ldr	r3, [r3, #4]
 80085a4:	6053      	str	r3, [r2, #4]
 80085a6:	4408      	add	r0, r1
 80085a8:	6010      	str	r0, [r2, #0]
 80085aa:	e7da      	b.n	8008562 <_free_r+0x22>
 80085ac:	d902      	bls.n	80085b4 <_free_r+0x74>
 80085ae:	230c      	movs	r3, #12
 80085b0:	602b      	str	r3, [r5, #0]
 80085b2:	e7d6      	b.n	8008562 <_free_r+0x22>
 80085b4:	6820      	ldr	r0, [r4, #0]
 80085b6:	1821      	adds	r1, r4, r0
 80085b8:	428b      	cmp	r3, r1
 80085ba:	bf04      	itt	eq
 80085bc:	6819      	ldreq	r1, [r3, #0]
 80085be:	685b      	ldreq	r3, [r3, #4]
 80085c0:	6063      	str	r3, [r4, #4]
 80085c2:	bf04      	itt	eq
 80085c4:	1809      	addeq	r1, r1, r0
 80085c6:	6021      	streq	r1, [r4, #0]
 80085c8:	6054      	str	r4, [r2, #4]
 80085ca:	e7ca      	b.n	8008562 <_free_r+0x22>
 80085cc:	bd38      	pop	{r3, r4, r5, pc}
 80085ce:	bf00      	nop
 80085d0:	20001694 	.word	0x20001694

080085d4 <malloc>:
 80085d4:	4b02      	ldr	r3, [pc, #8]	@ (80085e0 <malloc+0xc>)
 80085d6:	4601      	mov	r1, r0
 80085d8:	6818      	ldr	r0, [r3, #0]
 80085da:	f000 b825 	b.w	8008628 <_malloc_r>
 80085de:	bf00      	nop
 80085e0:	20000380 	.word	0x20000380

080085e4 <sbrk_aligned>:
 80085e4:	b570      	push	{r4, r5, r6, lr}
 80085e6:	4e0f      	ldr	r6, [pc, #60]	@ (8008624 <sbrk_aligned+0x40>)
 80085e8:	460c      	mov	r4, r1
 80085ea:	6831      	ldr	r1, [r6, #0]
 80085ec:	4605      	mov	r5, r0
 80085ee:	b911      	cbnz	r1, 80085f6 <sbrk_aligned+0x12>
 80085f0:	f001 ff4e 	bl	800a490 <_sbrk_r>
 80085f4:	6030      	str	r0, [r6, #0]
 80085f6:	4621      	mov	r1, r4
 80085f8:	4628      	mov	r0, r5
 80085fa:	f001 ff49 	bl	800a490 <_sbrk_r>
 80085fe:	1c43      	adds	r3, r0, #1
 8008600:	d103      	bne.n	800860a <sbrk_aligned+0x26>
 8008602:	f04f 34ff 	mov.w	r4, #4294967295
 8008606:	4620      	mov	r0, r4
 8008608:	bd70      	pop	{r4, r5, r6, pc}
 800860a:	1cc4      	adds	r4, r0, #3
 800860c:	f024 0403 	bic.w	r4, r4, #3
 8008610:	42a0      	cmp	r0, r4
 8008612:	d0f8      	beq.n	8008606 <sbrk_aligned+0x22>
 8008614:	1a21      	subs	r1, r4, r0
 8008616:	4628      	mov	r0, r5
 8008618:	f001 ff3a 	bl	800a490 <_sbrk_r>
 800861c:	3001      	adds	r0, #1
 800861e:	d1f2      	bne.n	8008606 <sbrk_aligned+0x22>
 8008620:	e7ef      	b.n	8008602 <sbrk_aligned+0x1e>
 8008622:	bf00      	nop
 8008624:	20001690 	.word	0x20001690

08008628 <_malloc_r>:
 8008628:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800862c:	1ccd      	adds	r5, r1, #3
 800862e:	f025 0503 	bic.w	r5, r5, #3
 8008632:	3508      	adds	r5, #8
 8008634:	2d0c      	cmp	r5, #12
 8008636:	bf38      	it	cc
 8008638:	250c      	movcc	r5, #12
 800863a:	2d00      	cmp	r5, #0
 800863c:	4606      	mov	r6, r0
 800863e:	db01      	blt.n	8008644 <_malloc_r+0x1c>
 8008640:	42a9      	cmp	r1, r5
 8008642:	d904      	bls.n	800864e <_malloc_r+0x26>
 8008644:	230c      	movs	r3, #12
 8008646:	6033      	str	r3, [r6, #0]
 8008648:	2000      	movs	r0, #0
 800864a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800864e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008724 <_malloc_r+0xfc>
 8008652:	f000 f869 	bl	8008728 <__malloc_lock>
 8008656:	f8d8 3000 	ldr.w	r3, [r8]
 800865a:	461c      	mov	r4, r3
 800865c:	bb44      	cbnz	r4, 80086b0 <_malloc_r+0x88>
 800865e:	4629      	mov	r1, r5
 8008660:	4630      	mov	r0, r6
 8008662:	f7ff ffbf 	bl	80085e4 <sbrk_aligned>
 8008666:	1c43      	adds	r3, r0, #1
 8008668:	4604      	mov	r4, r0
 800866a:	d158      	bne.n	800871e <_malloc_r+0xf6>
 800866c:	f8d8 4000 	ldr.w	r4, [r8]
 8008670:	4627      	mov	r7, r4
 8008672:	2f00      	cmp	r7, #0
 8008674:	d143      	bne.n	80086fe <_malloc_r+0xd6>
 8008676:	2c00      	cmp	r4, #0
 8008678:	d04b      	beq.n	8008712 <_malloc_r+0xea>
 800867a:	6823      	ldr	r3, [r4, #0]
 800867c:	4639      	mov	r1, r7
 800867e:	4630      	mov	r0, r6
 8008680:	eb04 0903 	add.w	r9, r4, r3
 8008684:	f001 ff04 	bl	800a490 <_sbrk_r>
 8008688:	4581      	cmp	r9, r0
 800868a:	d142      	bne.n	8008712 <_malloc_r+0xea>
 800868c:	6821      	ldr	r1, [r4, #0]
 800868e:	1a6d      	subs	r5, r5, r1
 8008690:	4629      	mov	r1, r5
 8008692:	4630      	mov	r0, r6
 8008694:	f7ff ffa6 	bl	80085e4 <sbrk_aligned>
 8008698:	3001      	adds	r0, #1
 800869a:	d03a      	beq.n	8008712 <_malloc_r+0xea>
 800869c:	6823      	ldr	r3, [r4, #0]
 800869e:	442b      	add	r3, r5
 80086a0:	6023      	str	r3, [r4, #0]
 80086a2:	f8d8 3000 	ldr.w	r3, [r8]
 80086a6:	685a      	ldr	r2, [r3, #4]
 80086a8:	bb62      	cbnz	r2, 8008704 <_malloc_r+0xdc>
 80086aa:	f8c8 7000 	str.w	r7, [r8]
 80086ae:	e00f      	b.n	80086d0 <_malloc_r+0xa8>
 80086b0:	6822      	ldr	r2, [r4, #0]
 80086b2:	1b52      	subs	r2, r2, r5
 80086b4:	d420      	bmi.n	80086f8 <_malloc_r+0xd0>
 80086b6:	2a0b      	cmp	r2, #11
 80086b8:	d917      	bls.n	80086ea <_malloc_r+0xc2>
 80086ba:	1961      	adds	r1, r4, r5
 80086bc:	42a3      	cmp	r3, r4
 80086be:	6025      	str	r5, [r4, #0]
 80086c0:	bf18      	it	ne
 80086c2:	6059      	strne	r1, [r3, #4]
 80086c4:	6863      	ldr	r3, [r4, #4]
 80086c6:	bf08      	it	eq
 80086c8:	f8c8 1000 	streq.w	r1, [r8]
 80086cc:	5162      	str	r2, [r4, r5]
 80086ce:	604b      	str	r3, [r1, #4]
 80086d0:	4630      	mov	r0, r6
 80086d2:	f000 f82f 	bl	8008734 <__malloc_unlock>
 80086d6:	f104 000b 	add.w	r0, r4, #11
 80086da:	1d23      	adds	r3, r4, #4
 80086dc:	f020 0007 	bic.w	r0, r0, #7
 80086e0:	1ac2      	subs	r2, r0, r3
 80086e2:	bf1c      	itt	ne
 80086e4:	1a1b      	subne	r3, r3, r0
 80086e6:	50a3      	strne	r3, [r4, r2]
 80086e8:	e7af      	b.n	800864a <_malloc_r+0x22>
 80086ea:	6862      	ldr	r2, [r4, #4]
 80086ec:	42a3      	cmp	r3, r4
 80086ee:	bf0c      	ite	eq
 80086f0:	f8c8 2000 	streq.w	r2, [r8]
 80086f4:	605a      	strne	r2, [r3, #4]
 80086f6:	e7eb      	b.n	80086d0 <_malloc_r+0xa8>
 80086f8:	4623      	mov	r3, r4
 80086fa:	6864      	ldr	r4, [r4, #4]
 80086fc:	e7ae      	b.n	800865c <_malloc_r+0x34>
 80086fe:	463c      	mov	r4, r7
 8008700:	687f      	ldr	r7, [r7, #4]
 8008702:	e7b6      	b.n	8008672 <_malloc_r+0x4a>
 8008704:	461a      	mov	r2, r3
 8008706:	685b      	ldr	r3, [r3, #4]
 8008708:	42a3      	cmp	r3, r4
 800870a:	d1fb      	bne.n	8008704 <_malloc_r+0xdc>
 800870c:	2300      	movs	r3, #0
 800870e:	6053      	str	r3, [r2, #4]
 8008710:	e7de      	b.n	80086d0 <_malloc_r+0xa8>
 8008712:	230c      	movs	r3, #12
 8008714:	6033      	str	r3, [r6, #0]
 8008716:	4630      	mov	r0, r6
 8008718:	f000 f80c 	bl	8008734 <__malloc_unlock>
 800871c:	e794      	b.n	8008648 <_malloc_r+0x20>
 800871e:	6005      	str	r5, [r0, #0]
 8008720:	e7d6      	b.n	80086d0 <_malloc_r+0xa8>
 8008722:	bf00      	nop
 8008724:	20001694 	.word	0x20001694

08008728 <__malloc_lock>:
 8008728:	4801      	ldr	r0, [pc, #4]	@ (8008730 <__malloc_lock+0x8>)
 800872a:	f7ff b898 	b.w	800785e <__retarget_lock_acquire_recursive>
 800872e:	bf00      	nop
 8008730:	2000168c 	.word	0x2000168c

08008734 <__malloc_unlock>:
 8008734:	4801      	ldr	r0, [pc, #4]	@ (800873c <__malloc_unlock+0x8>)
 8008736:	f7ff b893 	b.w	8007860 <__retarget_lock_release_recursive>
 800873a:	bf00      	nop
 800873c:	2000168c 	.word	0x2000168c

08008740 <_Balloc>:
 8008740:	b570      	push	{r4, r5, r6, lr}
 8008742:	69c6      	ldr	r6, [r0, #28]
 8008744:	4604      	mov	r4, r0
 8008746:	460d      	mov	r5, r1
 8008748:	b976      	cbnz	r6, 8008768 <_Balloc+0x28>
 800874a:	2010      	movs	r0, #16
 800874c:	f7ff ff42 	bl	80085d4 <malloc>
 8008750:	4602      	mov	r2, r0
 8008752:	61e0      	str	r0, [r4, #28]
 8008754:	b920      	cbnz	r0, 8008760 <_Balloc+0x20>
 8008756:	4b18      	ldr	r3, [pc, #96]	@ (80087b8 <_Balloc+0x78>)
 8008758:	4818      	ldr	r0, [pc, #96]	@ (80087bc <_Balloc+0x7c>)
 800875a:	216b      	movs	r1, #107	@ 0x6b
 800875c:	f001 feb0 	bl	800a4c0 <__assert_func>
 8008760:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008764:	6006      	str	r6, [r0, #0]
 8008766:	60c6      	str	r6, [r0, #12]
 8008768:	69e6      	ldr	r6, [r4, #28]
 800876a:	68f3      	ldr	r3, [r6, #12]
 800876c:	b183      	cbz	r3, 8008790 <_Balloc+0x50>
 800876e:	69e3      	ldr	r3, [r4, #28]
 8008770:	68db      	ldr	r3, [r3, #12]
 8008772:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008776:	b9b8      	cbnz	r0, 80087a8 <_Balloc+0x68>
 8008778:	2101      	movs	r1, #1
 800877a:	fa01 f605 	lsl.w	r6, r1, r5
 800877e:	1d72      	adds	r2, r6, #5
 8008780:	0092      	lsls	r2, r2, #2
 8008782:	4620      	mov	r0, r4
 8008784:	f001 feba 	bl	800a4fc <_calloc_r>
 8008788:	b160      	cbz	r0, 80087a4 <_Balloc+0x64>
 800878a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800878e:	e00e      	b.n	80087ae <_Balloc+0x6e>
 8008790:	2221      	movs	r2, #33	@ 0x21
 8008792:	2104      	movs	r1, #4
 8008794:	4620      	mov	r0, r4
 8008796:	f001 feb1 	bl	800a4fc <_calloc_r>
 800879a:	69e3      	ldr	r3, [r4, #28]
 800879c:	60f0      	str	r0, [r6, #12]
 800879e:	68db      	ldr	r3, [r3, #12]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d1e4      	bne.n	800876e <_Balloc+0x2e>
 80087a4:	2000      	movs	r0, #0
 80087a6:	bd70      	pop	{r4, r5, r6, pc}
 80087a8:	6802      	ldr	r2, [r0, #0]
 80087aa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80087ae:	2300      	movs	r3, #0
 80087b0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80087b4:	e7f7      	b.n	80087a6 <_Balloc+0x66>
 80087b6:	bf00      	nop
 80087b8:	0800b03f 	.word	0x0800b03f
 80087bc:	0800b0bf 	.word	0x0800b0bf

080087c0 <_Bfree>:
 80087c0:	b570      	push	{r4, r5, r6, lr}
 80087c2:	69c6      	ldr	r6, [r0, #28]
 80087c4:	4605      	mov	r5, r0
 80087c6:	460c      	mov	r4, r1
 80087c8:	b976      	cbnz	r6, 80087e8 <_Bfree+0x28>
 80087ca:	2010      	movs	r0, #16
 80087cc:	f7ff ff02 	bl	80085d4 <malloc>
 80087d0:	4602      	mov	r2, r0
 80087d2:	61e8      	str	r0, [r5, #28]
 80087d4:	b920      	cbnz	r0, 80087e0 <_Bfree+0x20>
 80087d6:	4b09      	ldr	r3, [pc, #36]	@ (80087fc <_Bfree+0x3c>)
 80087d8:	4809      	ldr	r0, [pc, #36]	@ (8008800 <_Bfree+0x40>)
 80087da:	218f      	movs	r1, #143	@ 0x8f
 80087dc:	f001 fe70 	bl	800a4c0 <__assert_func>
 80087e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80087e4:	6006      	str	r6, [r0, #0]
 80087e6:	60c6      	str	r6, [r0, #12]
 80087e8:	b13c      	cbz	r4, 80087fa <_Bfree+0x3a>
 80087ea:	69eb      	ldr	r3, [r5, #28]
 80087ec:	6862      	ldr	r2, [r4, #4]
 80087ee:	68db      	ldr	r3, [r3, #12]
 80087f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80087f4:	6021      	str	r1, [r4, #0]
 80087f6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80087fa:	bd70      	pop	{r4, r5, r6, pc}
 80087fc:	0800b03f 	.word	0x0800b03f
 8008800:	0800b0bf 	.word	0x0800b0bf

08008804 <__multadd>:
 8008804:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008808:	690d      	ldr	r5, [r1, #16]
 800880a:	4607      	mov	r7, r0
 800880c:	460c      	mov	r4, r1
 800880e:	461e      	mov	r6, r3
 8008810:	f101 0c14 	add.w	ip, r1, #20
 8008814:	2000      	movs	r0, #0
 8008816:	f8dc 3000 	ldr.w	r3, [ip]
 800881a:	b299      	uxth	r1, r3
 800881c:	fb02 6101 	mla	r1, r2, r1, r6
 8008820:	0c1e      	lsrs	r6, r3, #16
 8008822:	0c0b      	lsrs	r3, r1, #16
 8008824:	fb02 3306 	mla	r3, r2, r6, r3
 8008828:	b289      	uxth	r1, r1
 800882a:	3001      	adds	r0, #1
 800882c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008830:	4285      	cmp	r5, r0
 8008832:	f84c 1b04 	str.w	r1, [ip], #4
 8008836:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800883a:	dcec      	bgt.n	8008816 <__multadd+0x12>
 800883c:	b30e      	cbz	r6, 8008882 <__multadd+0x7e>
 800883e:	68a3      	ldr	r3, [r4, #8]
 8008840:	42ab      	cmp	r3, r5
 8008842:	dc19      	bgt.n	8008878 <__multadd+0x74>
 8008844:	6861      	ldr	r1, [r4, #4]
 8008846:	4638      	mov	r0, r7
 8008848:	3101      	adds	r1, #1
 800884a:	f7ff ff79 	bl	8008740 <_Balloc>
 800884e:	4680      	mov	r8, r0
 8008850:	b928      	cbnz	r0, 800885e <__multadd+0x5a>
 8008852:	4602      	mov	r2, r0
 8008854:	4b0c      	ldr	r3, [pc, #48]	@ (8008888 <__multadd+0x84>)
 8008856:	480d      	ldr	r0, [pc, #52]	@ (800888c <__multadd+0x88>)
 8008858:	21ba      	movs	r1, #186	@ 0xba
 800885a:	f001 fe31 	bl	800a4c0 <__assert_func>
 800885e:	6922      	ldr	r2, [r4, #16]
 8008860:	3202      	adds	r2, #2
 8008862:	f104 010c 	add.w	r1, r4, #12
 8008866:	0092      	lsls	r2, r2, #2
 8008868:	300c      	adds	r0, #12
 800886a:	f7fe fffa 	bl	8007862 <memcpy>
 800886e:	4621      	mov	r1, r4
 8008870:	4638      	mov	r0, r7
 8008872:	f7ff ffa5 	bl	80087c0 <_Bfree>
 8008876:	4644      	mov	r4, r8
 8008878:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800887c:	3501      	adds	r5, #1
 800887e:	615e      	str	r6, [r3, #20]
 8008880:	6125      	str	r5, [r4, #16]
 8008882:	4620      	mov	r0, r4
 8008884:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008888:	0800b0ae 	.word	0x0800b0ae
 800888c:	0800b0bf 	.word	0x0800b0bf

08008890 <__s2b>:
 8008890:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008894:	460c      	mov	r4, r1
 8008896:	4615      	mov	r5, r2
 8008898:	461f      	mov	r7, r3
 800889a:	2209      	movs	r2, #9
 800889c:	3308      	adds	r3, #8
 800889e:	4606      	mov	r6, r0
 80088a0:	fb93 f3f2 	sdiv	r3, r3, r2
 80088a4:	2100      	movs	r1, #0
 80088a6:	2201      	movs	r2, #1
 80088a8:	429a      	cmp	r2, r3
 80088aa:	db09      	blt.n	80088c0 <__s2b+0x30>
 80088ac:	4630      	mov	r0, r6
 80088ae:	f7ff ff47 	bl	8008740 <_Balloc>
 80088b2:	b940      	cbnz	r0, 80088c6 <__s2b+0x36>
 80088b4:	4602      	mov	r2, r0
 80088b6:	4b19      	ldr	r3, [pc, #100]	@ (800891c <__s2b+0x8c>)
 80088b8:	4819      	ldr	r0, [pc, #100]	@ (8008920 <__s2b+0x90>)
 80088ba:	21d3      	movs	r1, #211	@ 0xd3
 80088bc:	f001 fe00 	bl	800a4c0 <__assert_func>
 80088c0:	0052      	lsls	r2, r2, #1
 80088c2:	3101      	adds	r1, #1
 80088c4:	e7f0      	b.n	80088a8 <__s2b+0x18>
 80088c6:	9b08      	ldr	r3, [sp, #32]
 80088c8:	6143      	str	r3, [r0, #20]
 80088ca:	2d09      	cmp	r5, #9
 80088cc:	f04f 0301 	mov.w	r3, #1
 80088d0:	6103      	str	r3, [r0, #16]
 80088d2:	dd16      	ble.n	8008902 <__s2b+0x72>
 80088d4:	f104 0909 	add.w	r9, r4, #9
 80088d8:	46c8      	mov	r8, r9
 80088da:	442c      	add	r4, r5
 80088dc:	f818 3b01 	ldrb.w	r3, [r8], #1
 80088e0:	4601      	mov	r1, r0
 80088e2:	3b30      	subs	r3, #48	@ 0x30
 80088e4:	220a      	movs	r2, #10
 80088e6:	4630      	mov	r0, r6
 80088e8:	f7ff ff8c 	bl	8008804 <__multadd>
 80088ec:	45a0      	cmp	r8, r4
 80088ee:	d1f5      	bne.n	80088dc <__s2b+0x4c>
 80088f0:	f1a5 0408 	sub.w	r4, r5, #8
 80088f4:	444c      	add	r4, r9
 80088f6:	1b2d      	subs	r5, r5, r4
 80088f8:	1963      	adds	r3, r4, r5
 80088fa:	42bb      	cmp	r3, r7
 80088fc:	db04      	blt.n	8008908 <__s2b+0x78>
 80088fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008902:	340a      	adds	r4, #10
 8008904:	2509      	movs	r5, #9
 8008906:	e7f6      	b.n	80088f6 <__s2b+0x66>
 8008908:	f814 3b01 	ldrb.w	r3, [r4], #1
 800890c:	4601      	mov	r1, r0
 800890e:	3b30      	subs	r3, #48	@ 0x30
 8008910:	220a      	movs	r2, #10
 8008912:	4630      	mov	r0, r6
 8008914:	f7ff ff76 	bl	8008804 <__multadd>
 8008918:	e7ee      	b.n	80088f8 <__s2b+0x68>
 800891a:	bf00      	nop
 800891c:	0800b0ae 	.word	0x0800b0ae
 8008920:	0800b0bf 	.word	0x0800b0bf

08008924 <__hi0bits>:
 8008924:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008928:	4603      	mov	r3, r0
 800892a:	bf36      	itet	cc
 800892c:	0403      	lslcc	r3, r0, #16
 800892e:	2000      	movcs	r0, #0
 8008930:	2010      	movcc	r0, #16
 8008932:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008936:	bf3c      	itt	cc
 8008938:	021b      	lslcc	r3, r3, #8
 800893a:	3008      	addcc	r0, #8
 800893c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008940:	bf3c      	itt	cc
 8008942:	011b      	lslcc	r3, r3, #4
 8008944:	3004      	addcc	r0, #4
 8008946:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800894a:	bf3c      	itt	cc
 800894c:	009b      	lslcc	r3, r3, #2
 800894e:	3002      	addcc	r0, #2
 8008950:	2b00      	cmp	r3, #0
 8008952:	db05      	blt.n	8008960 <__hi0bits+0x3c>
 8008954:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008958:	f100 0001 	add.w	r0, r0, #1
 800895c:	bf08      	it	eq
 800895e:	2020      	moveq	r0, #32
 8008960:	4770      	bx	lr

08008962 <__lo0bits>:
 8008962:	6803      	ldr	r3, [r0, #0]
 8008964:	4602      	mov	r2, r0
 8008966:	f013 0007 	ands.w	r0, r3, #7
 800896a:	d00b      	beq.n	8008984 <__lo0bits+0x22>
 800896c:	07d9      	lsls	r1, r3, #31
 800896e:	d421      	bmi.n	80089b4 <__lo0bits+0x52>
 8008970:	0798      	lsls	r0, r3, #30
 8008972:	bf49      	itett	mi
 8008974:	085b      	lsrmi	r3, r3, #1
 8008976:	089b      	lsrpl	r3, r3, #2
 8008978:	2001      	movmi	r0, #1
 800897a:	6013      	strmi	r3, [r2, #0]
 800897c:	bf5c      	itt	pl
 800897e:	6013      	strpl	r3, [r2, #0]
 8008980:	2002      	movpl	r0, #2
 8008982:	4770      	bx	lr
 8008984:	b299      	uxth	r1, r3
 8008986:	b909      	cbnz	r1, 800898c <__lo0bits+0x2a>
 8008988:	0c1b      	lsrs	r3, r3, #16
 800898a:	2010      	movs	r0, #16
 800898c:	b2d9      	uxtb	r1, r3
 800898e:	b909      	cbnz	r1, 8008994 <__lo0bits+0x32>
 8008990:	3008      	adds	r0, #8
 8008992:	0a1b      	lsrs	r3, r3, #8
 8008994:	0719      	lsls	r1, r3, #28
 8008996:	bf04      	itt	eq
 8008998:	091b      	lsreq	r3, r3, #4
 800899a:	3004      	addeq	r0, #4
 800899c:	0799      	lsls	r1, r3, #30
 800899e:	bf04      	itt	eq
 80089a0:	089b      	lsreq	r3, r3, #2
 80089a2:	3002      	addeq	r0, #2
 80089a4:	07d9      	lsls	r1, r3, #31
 80089a6:	d403      	bmi.n	80089b0 <__lo0bits+0x4e>
 80089a8:	085b      	lsrs	r3, r3, #1
 80089aa:	f100 0001 	add.w	r0, r0, #1
 80089ae:	d003      	beq.n	80089b8 <__lo0bits+0x56>
 80089b0:	6013      	str	r3, [r2, #0]
 80089b2:	4770      	bx	lr
 80089b4:	2000      	movs	r0, #0
 80089b6:	4770      	bx	lr
 80089b8:	2020      	movs	r0, #32
 80089ba:	4770      	bx	lr

080089bc <__i2b>:
 80089bc:	b510      	push	{r4, lr}
 80089be:	460c      	mov	r4, r1
 80089c0:	2101      	movs	r1, #1
 80089c2:	f7ff febd 	bl	8008740 <_Balloc>
 80089c6:	4602      	mov	r2, r0
 80089c8:	b928      	cbnz	r0, 80089d6 <__i2b+0x1a>
 80089ca:	4b05      	ldr	r3, [pc, #20]	@ (80089e0 <__i2b+0x24>)
 80089cc:	4805      	ldr	r0, [pc, #20]	@ (80089e4 <__i2b+0x28>)
 80089ce:	f240 1145 	movw	r1, #325	@ 0x145
 80089d2:	f001 fd75 	bl	800a4c0 <__assert_func>
 80089d6:	2301      	movs	r3, #1
 80089d8:	6144      	str	r4, [r0, #20]
 80089da:	6103      	str	r3, [r0, #16]
 80089dc:	bd10      	pop	{r4, pc}
 80089de:	bf00      	nop
 80089e0:	0800b0ae 	.word	0x0800b0ae
 80089e4:	0800b0bf 	.word	0x0800b0bf

080089e8 <__multiply>:
 80089e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089ec:	4617      	mov	r7, r2
 80089ee:	690a      	ldr	r2, [r1, #16]
 80089f0:	693b      	ldr	r3, [r7, #16]
 80089f2:	429a      	cmp	r2, r3
 80089f4:	bfa8      	it	ge
 80089f6:	463b      	movge	r3, r7
 80089f8:	4689      	mov	r9, r1
 80089fa:	bfa4      	itt	ge
 80089fc:	460f      	movge	r7, r1
 80089fe:	4699      	movge	r9, r3
 8008a00:	693d      	ldr	r5, [r7, #16]
 8008a02:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008a06:	68bb      	ldr	r3, [r7, #8]
 8008a08:	6879      	ldr	r1, [r7, #4]
 8008a0a:	eb05 060a 	add.w	r6, r5, sl
 8008a0e:	42b3      	cmp	r3, r6
 8008a10:	b085      	sub	sp, #20
 8008a12:	bfb8      	it	lt
 8008a14:	3101      	addlt	r1, #1
 8008a16:	f7ff fe93 	bl	8008740 <_Balloc>
 8008a1a:	b930      	cbnz	r0, 8008a2a <__multiply+0x42>
 8008a1c:	4602      	mov	r2, r0
 8008a1e:	4b41      	ldr	r3, [pc, #260]	@ (8008b24 <__multiply+0x13c>)
 8008a20:	4841      	ldr	r0, [pc, #260]	@ (8008b28 <__multiply+0x140>)
 8008a22:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008a26:	f001 fd4b 	bl	800a4c0 <__assert_func>
 8008a2a:	f100 0414 	add.w	r4, r0, #20
 8008a2e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008a32:	4623      	mov	r3, r4
 8008a34:	2200      	movs	r2, #0
 8008a36:	4573      	cmp	r3, lr
 8008a38:	d320      	bcc.n	8008a7c <__multiply+0x94>
 8008a3a:	f107 0814 	add.w	r8, r7, #20
 8008a3e:	f109 0114 	add.w	r1, r9, #20
 8008a42:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008a46:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008a4a:	9302      	str	r3, [sp, #8]
 8008a4c:	1beb      	subs	r3, r5, r7
 8008a4e:	3b15      	subs	r3, #21
 8008a50:	f023 0303 	bic.w	r3, r3, #3
 8008a54:	3304      	adds	r3, #4
 8008a56:	3715      	adds	r7, #21
 8008a58:	42bd      	cmp	r5, r7
 8008a5a:	bf38      	it	cc
 8008a5c:	2304      	movcc	r3, #4
 8008a5e:	9301      	str	r3, [sp, #4]
 8008a60:	9b02      	ldr	r3, [sp, #8]
 8008a62:	9103      	str	r1, [sp, #12]
 8008a64:	428b      	cmp	r3, r1
 8008a66:	d80c      	bhi.n	8008a82 <__multiply+0x9a>
 8008a68:	2e00      	cmp	r6, #0
 8008a6a:	dd03      	ble.n	8008a74 <__multiply+0x8c>
 8008a6c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d055      	beq.n	8008b20 <__multiply+0x138>
 8008a74:	6106      	str	r6, [r0, #16]
 8008a76:	b005      	add	sp, #20
 8008a78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a7c:	f843 2b04 	str.w	r2, [r3], #4
 8008a80:	e7d9      	b.n	8008a36 <__multiply+0x4e>
 8008a82:	f8b1 a000 	ldrh.w	sl, [r1]
 8008a86:	f1ba 0f00 	cmp.w	sl, #0
 8008a8a:	d01f      	beq.n	8008acc <__multiply+0xe4>
 8008a8c:	46c4      	mov	ip, r8
 8008a8e:	46a1      	mov	r9, r4
 8008a90:	2700      	movs	r7, #0
 8008a92:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008a96:	f8d9 3000 	ldr.w	r3, [r9]
 8008a9a:	fa1f fb82 	uxth.w	fp, r2
 8008a9e:	b29b      	uxth	r3, r3
 8008aa0:	fb0a 330b 	mla	r3, sl, fp, r3
 8008aa4:	443b      	add	r3, r7
 8008aa6:	f8d9 7000 	ldr.w	r7, [r9]
 8008aaa:	0c12      	lsrs	r2, r2, #16
 8008aac:	0c3f      	lsrs	r7, r7, #16
 8008aae:	fb0a 7202 	mla	r2, sl, r2, r7
 8008ab2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008ab6:	b29b      	uxth	r3, r3
 8008ab8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008abc:	4565      	cmp	r5, ip
 8008abe:	f849 3b04 	str.w	r3, [r9], #4
 8008ac2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008ac6:	d8e4      	bhi.n	8008a92 <__multiply+0xaa>
 8008ac8:	9b01      	ldr	r3, [sp, #4]
 8008aca:	50e7      	str	r7, [r4, r3]
 8008acc:	9b03      	ldr	r3, [sp, #12]
 8008ace:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008ad2:	3104      	adds	r1, #4
 8008ad4:	f1b9 0f00 	cmp.w	r9, #0
 8008ad8:	d020      	beq.n	8008b1c <__multiply+0x134>
 8008ada:	6823      	ldr	r3, [r4, #0]
 8008adc:	4647      	mov	r7, r8
 8008ade:	46a4      	mov	ip, r4
 8008ae0:	f04f 0a00 	mov.w	sl, #0
 8008ae4:	f8b7 b000 	ldrh.w	fp, [r7]
 8008ae8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008aec:	fb09 220b 	mla	r2, r9, fp, r2
 8008af0:	4452      	add	r2, sl
 8008af2:	b29b      	uxth	r3, r3
 8008af4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008af8:	f84c 3b04 	str.w	r3, [ip], #4
 8008afc:	f857 3b04 	ldr.w	r3, [r7], #4
 8008b00:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008b04:	f8bc 3000 	ldrh.w	r3, [ip]
 8008b08:	fb09 330a 	mla	r3, r9, sl, r3
 8008b0c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008b10:	42bd      	cmp	r5, r7
 8008b12:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008b16:	d8e5      	bhi.n	8008ae4 <__multiply+0xfc>
 8008b18:	9a01      	ldr	r2, [sp, #4]
 8008b1a:	50a3      	str	r3, [r4, r2]
 8008b1c:	3404      	adds	r4, #4
 8008b1e:	e79f      	b.n	8008a60 <__multiply+0x78>
 8008b20:	3e01      	subs	r6, #1
 8008b22:	e7a1      	b.n	8008a68 <__multiply+0x80>
 8008b24:	0800b0ae 	.word	0x0800b0ae
 8008b28:	0800b0bf 	.word	0x0800b0bf

08008b2c <__pow5mult>:
 8008b2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b30:	4615      	mov	r5, r2
 8008b32:	f012 0203 	ands.w	r2, r2, #3
 8008b36:	4607      	mov	r7, r0
 8008b38:	460e      	mov	r6, r1
 8008b3a:	d007      	beq.n	8008b4c <__pow5mult+0x20>
 8008b3c:	4c25      	ldr	r4, [pc, #148]	@ (8008bd4 <__pow5mult+0xa8>)
 8008b3e:	3a01      	subs	r2, #1
 8008b40:	2300      	movs	r3, #0
 8008b42:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008b46:	f7ff fe5d 	bl	8008804 <__multadd>
 8008b4a:	4606      	mov	r6, r0
 8008b4c:	10ad      	asrs	r5, r5, #2
 8008b4e:	d03d      	beq.n	8008bcc <__pow5mult+0xa0>
 8008b50:	69fc      	ldr	r4, [r7, #28]
 8008b52:	b97c      	cbnz	r4, 8008b74 <__pow5mult+0x48>
 8008b54:	2010      	movs	r0, #16
 8008b56:	f7ff fd3d 	bl	80085d4 <malloc>
 8008b5a:	4602      	mov	r2, r0
 8008b5c:	61f8      	str	r0, [r7, #28]
 8008b5e:	b928      	cbnz	r0, 8008b6c <__pow5mult+0x40>
 8008b60:	4b1d      	ldr	r3, [pc, #116]	@ (8008bd8 <__pow5mult+0xac>)
 8008b62:	481e      	ldr	r0, [pc, #120]	@ (8008bdc <__pow5mult+0xb0>)
 8008b64:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008b68:	f001 fcaa 	bl	800a4c0 <__assert_func>
 8008b6c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008b70:	6004      	str	r4, [r0, #0]
 8008b72:	60c4      	str	r4, [r0, #12]
 8008b74:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008b78:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008b7c:	b94c      	cbnz	r4, 8008b92 <__pow5mult+0x66>
 8008b7e:	f240 2171 	movw	r1, #625	@ 0x271
 8008b82:	4638      	mov	r0, r7
 8008b84:	f7ff ff1a 	bl	80089bc <__i2b>
 8008b88:	2300      	movs	r3, #0
 8008b8a:	f8c8 0008 	str.w	r0, [r8, #8]
 8008b8e:	4604      	mov	r4, r0
 8008b90:	6003      	str	r3, [r0, #0]
 8008b92:	f04f 0900 	mov.w	r9, #0
 8008b96:	07eb      	lsls	r3, r5, #31
 8008b98:	d50a      	bpl.n	8008bb0 <__pow5mult+0x84>
 8008b9a:	4631      	mov	r1, r6
 8008b9c:	4622      	mov	r2, r4
 8008b9e:	4638      	mov	r0, r7
 8008ba0:	f7ff ff22 	bl	80089e8 <__multiply>
 8008ba4:	4631      	mov	r1, r6
 8008ba6:	4680      	mov	r8, r0
 8008ba8:	4638      	mov	r0, r7
 8008baa:	f7ff fe09 	bl	80087c0 <_Bfree>
 8008bae:	4646      	mov	r6, r8
 8008bb0:	106d      	asrs	r5, r5, #1
 8008bb2:	d00b      	beq.n	8008bcc <__pow5mult+0xa0>
 8008bb4:	6820      	ldr	r0, [r4, #0]
 8008bb6:	b938      	cbnz	r0, 8008bc8 <__pow5mult+0x9c>
 8008bb8:	4622      	mov	r2, r4
 8008bba:	4621      	mov	r1, r4
 8008bbc:	4638      	mov	r0, r7
 8008bbe:	f7ff ff13 	bl	80089e8 <__multiply>
 8008bc2:	6020      	str	r0, [r4, #0]
 8008bc4:	f8c0 9000 	str.w	r9, [r0]
 8008bc8:	4604      	mov	r4, r0
 8008bca:	e7e4      	b.n	8008b96 <__pow5mult+0x6a>
 8008bcc:	4630      	mov	r0, r6
 8008bce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008bd2:	bf00      	nop
 8008bd4:	0800b1d0 	.word	0x0800b1d0
 8008bd8:	0800b03f 	.word	0x0800b03f
 8008bdc:	0800b0bf 	.word	0x0800b0bf

08008be0 <__lshift>:
 8008be0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008be4:	460c      	mov	r4, r1
 8008be6:	6849      	ldr	r1, [r1, #4]
 8008be8:	6923      	ldr	r3, [r4, #16]
 8008bea:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008bee:	68a3      	ldr	r3, [r4, #8]
 8008bf0:	4607      	mov	r7, r0
 8008bf2:	4691      	mov	r9, r2
 8008bf4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008bf8:	f108 0601 	add.w	r6, r8, #1
 8008bfc:	42b3      	cmp	r3, r6
 8008bfe:	db0b      	blt.n	8008c18 <__lshift+0x38>
 8008c00:	4638      	mov	r0, r7
 8008c02:	f7ff fd9d 	bl	8008740 <_Balloc>
 8008c06:	4605      	mov	r5, r0
 8008c08:	b948      	cbnz	r0, 8008c1e <__lshift+0x3e>
 8008c0a:	4602      	mov	r2, r0
 8008c0c:	4b28      	ldr	r3, [pc, #160]	@ (8008cb0 <__lshift+0xd0>)
 8008c0e:	4829      	ldr	r0, [pc, #164]	@ (8008cb4 <__lshift+0xd4>)
 8008c10:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008c14:	f001 fc54 	bl	800a4c0 <__assert_func>
 8008c18:	3101      	adds	r1, #1
 8008c1a:	005b      	lsls	r3, r3, #1
 8008c1c:	e7ee      	b.n	8008bfc <__lshift+0x1c>
 8008c1e:	2300      	movs	r3, #0
 8008c20:	f100 0114 	add.w	r1, r0, #20
 8008c24:	f100 0210 	add.w	r2, r0, #16
 8008c28:	4618      	mov	r0, r3
 8008c2a:	4553      	cmp	r3, sl
 8008c2c:	db33      	blt.n	8008c96 <__lshift+0xb6>
 8008c2e:	6920      	ldr	r0, [r4, #16]
 8008c30:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008c34:	f104 0314 	add.w	r3, r4, #20
 8008c38:	f019 091f 	ands.w	r9, r9, #31
 8008c3c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008c40:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008c44:	d02b      	beq.n	8008c9e <__lshift+0xbe>
 8008c46:	f1c9 0e20 	rsb	lr, r9, #32
 8008c4a:	468a      	mov	sl, r1
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	6818      	ldr	r0, [r3, #0]
 8008c50:	fa00 f009 	lsl.w	r0, r0, r9
 8008c54:	4310      	orrs	r0, r2
 8008c56:	f84a 0b04 	str.w	r0, [sl], #4
 8008c5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c5e:	459c      	cmp	ip, r3
 8008c60:	fa22 f20e 	lsr.w	r2, r2, lr
 8008c64:	d8f3      	bhi.n	8008c4e <__lshift+0x6e>
 8008c66:	ebac 0304 	sub.w	r3, ip, r4
 8008c6a:	3b15      	subs	r3, #21
 8008c6c:	f023 0303 	bic.w	r3, r3, #3
 8008c70:	3304      	adds	r3, #4
 8008c72:	f104 0015 	add.w	r0, r4, #21
 8008c76:	4560      	cmp	r0, ip
 8008c78:	bf88      	it	hi
 8008c7a:	2304      	movhi	r3, #4
 8008c7c:	50ca      	str	r2, [r1, r3]
 8008c7e:	b10a      	cbz	r2, 8008c84 <__lshift+0xa4>
 8008c80:	f108 0602 	add.w	r6, r8, #2
 8008c84:	3e01      	subs	r6, #1
 8008c86:	4638      	mov	r0, r7
 8008c88:	612e      	str	r6, [r5, #16]
 8008c8a:	4621      	mov	r1, r4
 8008c8c:	f7ff fd98 	bl	80087c0 <_Bfree>
 8008c90:	4628      	mov	r0, r5
 8008c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c96:	f842 0f04 	str.w	r0, [r2, #4]!
 8008c9a:	3301      	adds	r3, #1
 8008c9c:	e7c5      	b.n	8008c2a <__lshift+0x4a>
 8008c9e:	3904      	subs	r1, #4
 8008ca0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ca4:	f841 2f04 	str.w	r2, [r1, #4]!
 8008ca8:	459c      	cmp	ip, r3
 8008caa:	d8f9      	bhi.n	8008ca0 <__lshift+0xc0>
 8008cac:	e7ea      	b.n	8008c84 <__lshift+0xa4>
 8008cae:	bf00      	nop
 8008cb0:	0800b0ae 	.word	0x0800b0ae
 8008cb4:	0800b0bf 	.word	0x0800b0bf

08008cb8 <__mcmp>:
 8008cb8:	690a      	ldr	r2, [r1, #16]
 8008cba:	4603      	mov	r3, r0
 8008cbc:	6900      	ldr	r0, [r0, #16]
 8008cbe:	1a80      	subs	r0, r0, r2
 8008cc0:	b530      	push	{r4, r5, lr}
 8008cc2:	d10e      	bne.n	8008ce2 <__mcmp+0x2a>
 8008cc4:	3314      	adds	r3, #20
 8008cc6:	3114      	adds	r1, #20
 8008cc8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008ccc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008cd0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008cd4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008cd8:	4295      	cmp	r5, r2
 8008cda:	d003      	beq.n	8008ce4 <__mcmp+0x2c>
 8008cdc:	d205      	bcs.n	8008cea <__mcmp+0x32>
 8008cde:	f04f 30ff 	mov.w	r0, #4294967295
 8008ce2:	bd30      	pop	{r4, r5, pc}
 8008ce4:	42a3      	cmp	r3, r4
 8008ce6:	d3f3      	bcc.n	8008cd0 <__mcmp+0x18>
 8008ce8:	e7fb      	b.n	8008ce2 <__mcmp+0x2a>
 8008cea:	2001      	movs	r0, #1
 8008cec:	e7f9      	b.n	8008ce2 <__mcmp+0x2a>
	...

08008cf0 <__mdiff>:
 8008cf0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cf4:	4689      	mov	r9, r1
 8008cf6:	4606      	mov	r6, r0
 8008cf8:	4611      	mov	r1, r2
 8008cfa:	4648      	mov	r0, r9
 8008cfc:	4614      	mov	r4, r2
 8008cfe:	f7ff ffdb 	bl	8008cb8 <__mcmp>
 8008d02:	1e05      	subs	r5, r0, #0
 8008d04:	d112      	bne.n	8008d2c <__mdiff+0x3c>
 8008d06:	4629      	mov	r1, r5
 8008d08:	4630      	mov	r0, r6
 8008d0a:	f7ff fd19 	bl	8008740 <_Balloc>
 8008d0e:	4602      	mov	r2, r0
 8008d10:	b928      	cbnz	r0, 8008d1e <__mdiff+0x2e>
 8008d12:	4b3f      	ldr	r3, [pc, #252]	@ (8008e10 <__mdiff+0x120>)
 8008d14:	f240 2137 	movw	r1, #567	@ 0x237
 8008d18:	483e      	ldr	r0, [pc, #248]	@ (8008e14 <__mdiff+0x124>)
 8008d1a:	f001 fbd1 	bl	800a4c0 <__assert_func>
 8008d1e:	2301      	movs	r3, #1
 8008d20:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008d24:	4610      	mov	r0, r2
 8008d26:	b003      	add	sp, #12
 8008d28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d2c:	bfbc      	itt	lt
 8008d2e:	464b      	movlt	r3, r9
 8008d30:	46a1      	movlt	r9, r4
 8008d32:	4630      	mov	r0, r6
 8008d34:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008d38:	bfba      	itte	lt
 8008d3a:	461c      	movlt	r4, r3
 8008d3c:	2501      	movlt	r5, #1
 8008d3e:	2500      	movge	r5, #0
 8008d40:	f7ff fcfe 	bl	8008740 <_Balloc>
 8008d44:	4602      	mov	r2, r0
 8008d46:	b918      	cbnz	r0, 8008d50 <__mdiff+0x60>
 8008d48:	4b31      	ldr	r3, [pc, #196]	@ (8008e10 <__mdiff+0x120>)
 8008d4a:	f240 2145 	movw	r1, #581	@ 0x245
 8008d4e:	e7e3      	b.n	8008d18 <__mdiff+0x28>
 8008d50:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008d54:	6926      	ldr	r6, [r4, #16]
 8008d56:	60c5      	str	r5, [r0, #12]
 8008d58:	f109 0310 	add.w	r3, r9, #16
 8008d5c:	f109 0514 	add.w	r5, r9, #20
 8008d60:	f104 0e14 	add.w	lr, r4, #20
 8008d64:	f100 0b14 	add.w	fp, r0, #20
 8008d68:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008d6c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008d70:	9301      	str	r3, [sp, #4]
 8008d72:	46d9      	mov	r9, fp
 8008d74:	f04f 0c00 	mov.w	ip, #0
 8008d78:	9b01      	ldr	r3, [sp, #4]
 8008d7a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008d7e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008d82:	9301      	str	r3, [sp, #4]
 8008d84:	fa1f f38a 	uxth.w	r3, sl
 8008d88:	4619      	mov	r1, r3
 8008d8a:	b283      	uxth	r3, r0
 8008d8c:	1acb      	subs	r3, r1, r3
 8008d8e:	0c00      	lsrs	r0, r0, #16
 8008d90:	4463      	add	r3, ip
 8008d92:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008d96:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008d9a:	b29b      	uxth	r3, r3
 8008d9c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008da0:	4576      	cmp	r6, lr
 8008da2:	f849 3b04 	str.w	r3, [r9], #4
 8008da6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008daa:	d8e5      	bhi.n	8008d78 <__mdiff+0x88>
 8008dac:	1b33      	subs	r3, r6, r4
 8008dae:	3b15      	subs	r3, #21
 8008db0:	f023 0303 	bic.w	r3, r3, #3
 8008db4:	3415      	adds	r4, #21
 8008db6:	3304      	adds	r3, #4
 8008db8:	42a6      	cmp	r6, r4
 8008dba:	bf38      	it	cc
 8008dbc:	2304      	movcc	r3, #4
 8008dbe:	441d      	add	r5, r3
 8008dc0:	445b      	add	r3, fp
 8008dc2:	461e      	mov	r6, r3
 8008dc4:	462c      	mov	r4, r5
 8008dc6:	4544      	cmp	r4, r8
 8008dc8:	d30e      	bcc.n	8008de8 <__mdiff+0xf8>
 8008dca:	f108 0103 	add.w	r1, r8, #3
 8008dce:	1b49      	subs	r1, r1, r5
 8008dd0:	f021 0103 	bic.w	r1, r1, #3
 8008dd4:	3d03      	subs	r5, #3
 8008dd6:	45a8      	cmp	r8, r5
 8008dd8:	bf38      	it	cc
 8008dda:	2100      	movcc	r1, #0
 8008ddc:	440b      	add	r3, r1
 8008dde:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008de2:	b191      	cbz	r1, 8008e0a <__mdiff+0x11a>
 8008de4:	6117      	str	r7, [r2, #16]
 8008de6:	e79d      	b.n	8008d24 <__mdiff+0x34>
 8008de8:	f854 1b04 	ldr.w	r1, [r4], #4
 8008dec:	46e6      	mov	lr, ip
 8008dee:	0c08      	lsrs	r0, r1, #16
 8008df0:	fa1c fc81 	uxtah	ip, ip, r1
 8008df4:	4471      	add	r1, lr
 8008df6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008dfa:	b289      	uxth	r1, r1
 8008dfc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008e00:	f846 1b04 	str.w	r1, [r6], #4
 8008e04:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008e08:	e7dd      	b.n	8008dc6 <__mdiff+0xd6>
 8008e0a:	3f01      	subs	r7, #1
 8008e0c:	e7e7      	b.n	8008dde <__mdiff+0xee>
 8008e0e:	bf00      	nop
 8008e10:	0800b0ae 	.word	0x0800b0ae
 8008e14:	0800b0bf 	.word	0x0800b0bf

08008e18 <__ulp>:
 8008e18:	b082      	sub	sp, #8
 8008e1a:	ed8d 0b00 	vstr	d0, [sp]
 8008e1e:	9a01      	ldr	r2, [sp, #4]
 8008e20:	4b0f      	ldr	r3, [pc, #60]	@ (8008e60 <__ulp+0x48>)
 8008e22:	4013      	ands	r3, r2
 8008e24:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	dc08      	bgt.n	8008e3e <__ulp+0x26>
 8008e2c:	425b      	negs	r3, r3
 8008e2e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008e32:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008e36:	da04      	bge.n	8008e42 <__ulp+0x2a>
 8008e38:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008e3c:	4113      	asrs	r3, r2
 8008e3e:	2200      	movs	r2, #0
 8008e40:	e008      	b.n	8008e54 <__ulp+0x3c>
 8008e42:	f1a2 0314 	sub.w	r3, r2, #20
 8008e46:	2b1e      	cmp	r3, #30
 8008e48:	bfda      	itte	le
 8008e4a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008e4e:	40da      	lsrle	r2, r3
 8008e50:	2201      	movgt	r2, #1
 8008e52:	2300      	movs	r3, #0
 8008e54:	4619      	mov	r1, r3
 8008e56:	4610      	mov	r0, r2
 8008e58:	ec41 0b10 	vmov	d0, r0, r1
 8008e5c:	b002      	add	sp, #8
 8008e5e:	4770      	bx	lr
 8008e60:	7ff00000 	.word	0x7ff00000

08008e64 <__b2d>:
 8008e64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e68:	6906      	ldr	r6, [r0, #16]
 8008e6a:	f100 0814 	add.w	r8, r0, #20
 8008e6e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008e72:	1f37      	subs	r7, r6, #4
 8008e74:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008e78:	4610      	mov	r0, r2
 8008e7a:	f7ff fd53 	bl	8008924 <__hi0bits>
 8008e7e:	f1c0 0320 	rsb	r3, r0, #32
 8008e82:	280a      	cmp	r0, #10
 8008e84:	600b      	str	r3, [r1, #0]
 8008e86:	491b      	ldr	r1, [pc, #108]	@ (8008ef4 <__b2d+0x90>)
 8008e88:	dc15      	bgt.n	8008eb6 <__b2d+0x52>
 8008e8a:	f1c0 0c0b 	rsb	ip, r0, #11
 8008e8e:	fa22 f30c 	lsr.w	r3, r2, ip
 8008e92:	45b8      	cmp	r8, r7
 8008e94:	ea43 0501 	orr.w	r5, r3, r1
 8008e98:	bf34      	ite	cc
 8008e9a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008e9e:	2300      	movcs	r3, #0
 8008ea0:	3015      	adds	r0, #21
 8008ea2:	fa02 f000 	lsl.w	r0, r2, r0
 8008ea6:	fa23 f30c 	lsr.w	r3, r3, ip
 8008eaa:	4303      	orrs	r3, r0
 8008eac:	461c      	mov	r4, r3
 8008eae:	ec45 4b10 	vmov	d0, r4, r5
 8008eb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008eb6:	45b8      	cmp	r8, r7
 8008eb8:	bf3a      	itte	cc
 8008eba:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008ebe:	f1a6 0708 	subcc.w	r7, r6, #8
 8008ec2:	2300      	movcs	r3, #0
 8008ec4:	380b      	subs	r0, #11
 8008ec6:	d012      	beq.n	8008eee <__b2d+0x8a>
 8008ec8:	f1c0 0120 	rsb	r1, r0, #32
 8008ecc:	fa23 f401 	lsr.w	r4, r3, r1
 8008ed0:	4082      	lsls	r2, r0
 8008ed2:	4322      	orrs	r2, r4
 8008ed4:	4547      	cmp	r7, r8
 8008ed6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8008eda:	bf8c      	ite	hi
 8008edc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008ee0:	2200      	movls	r2, #0
 8008ee2:	4083      	lsls	r3, r0
 8008ee4:	40ca      	lsrs	r2, r1
 8008ee6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008eea:	4313      	orrs	r3, r2
 8008eec:	e7de      	b.n	8008eac <__b2d+0x48>
 8008eee:	ea42 0501 	orr.w	r5, r2, r1
 8008ef2:	e7db      	b.n	8008eac <__b2d+0x48>
 8008ef4:	3ff00000 	.word	0x3ff00000

08008ef8 <__d2b>:
 8008ef8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008efc:	460f      	mov	r7, r1
 8008efe:	2101      	movs	r1, #1
 8008f00:	ec59 8b10 	vmov	r8, r9, d0
 8008f04:	4616      	mov	r6, r2
 8008f06:	f7ff fc1b 	bl	8008740 <_Balloc>
 8008f0a:	4604      	mov	r4, r0
 8008f0c:	b930      	cbnz	r0, 8008f1c <__d2b+0x24>
 8008f0e:	4602      	mov	r2, r0
 8008f10:	4b23      	ldr	r3, [pc, #140]	@ (8008fa0 <__d2b+0xa8>)
 8008f12:	4824      	ldr	r0, [pc, #144]	@ (8008fa4 <__d2b+0xac>)
 8008f14:	f240 310f 	movw	r1, #783	@ 0x30f
 8008f18:	f001 fad2 	bl	800a4c0 <__assert_func>
 8008f1c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008f20:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008f24:	b10d      	cbz	r5, 8008f2a <__d2b+0x32>
 8008f26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008f2a:	9301      	str	r3, [sp, #4]
 8008f2c:	f1b8 0300 	subs.w	r3, r8, #0
 8008f30:	d023      	beq.n	8008f7a <__d2b+0x82>
 8008f32:	4668      	mov	r0, sp
 8008f34:	9300      	str	r3, [sp, #0]
 8008f36:	f7ff fd14 	bl	8008962 <__lo0bits>
 8008f3a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008f3e:	b1d0      	cbz	r0, 8008f76 <__d2b+0x7e>
 8008f40:	f1c0 0320 	rsb	r3, r0, #32
 8008f44:	fa02 f303 	lsl.w	r3, r2, r3
 8008f48:	430b      	orrs	r3, r1
 8008f4a:	40c2      	lsrs	r2, r0
 8008f4c:	6163      	str	r3, [r4, #20]
 8008f4e:	9201      	str	r2, [sp, #4]
 8008f50:	9b01      	ldr	r3, [sp, #4]
 8008f52:	61a3      	str	r3, [r4, #24]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	bf0c      	ite	eq
 8008f58:	2201      	moveq	r2, #1
 8008f5a:	2202      	movne	r2, #2
 8008f5c:	6122      	str	r2, [r4, #16]
 8008f5e:	b1a5      	cbz	r5, 8008f8a <__d2b+0x92>
 8008f60:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008f64:	4405      	add	r5, r0
 8008f66:	603d      	str	r5, [r7, #0]
 8008f68:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008f6c:	6030      	str	r0, [r6, #0]
 8008f6e:	4620      	mov	r0, r4
 8008f70:	b003      	add	sp, #12
 8008f72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008f76:	6161      	str	r1, [r4, #20]
 8008f78:	e7ea      	b.n	8008f50 <__d2b+0x58>
 8008f7a:	a801      	add	r0, sp, #4
 8008f7c:	f7ff fcf1 	bl	8008962 <__lo0bits>
 8008f80:	9b01      	ldr	r3, [sp, #4]
 8008f82:	6163      	str	r3, [r4, #20]
 8008f84:	3020      	adds	r0, #32
 8008f86:	2201      	movs	r2, #1
 8008f88:	e7e8      	b.n	8008f5c <__d2b+0x64>
 8008f8a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008f8e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008f92:	6038      	str	r0, [r7, #0]
 8008f94:	6918      	ldr	r0, [r3, #16]
 8008f96:	f7ff fcc5 	bl	8008924 <__hi0bits>
 8008f9a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008f9e:	e7e5      	b.n	8008f6c <__d2b+0x74>
 8008fa0:	0800b0ae 	.word	0x0800b0ae
 8008fa4:	0800b0bf 	.word	0x0800b0bf

08008fa8 <__ratio>:
 8008fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fac:	b085      	sub	sp, #20
 8008fae:	e9cd 1000 	strd	r1, r0, [sp]
 8008fb2:	a902      	add	r1, sp, #8
 8008fb4:	f7ff ff56 	bl	8008e64 <__b2d>
 8008fb8:	9800      	ldr	r0, [sp, #0]
 8008fba:	a903      	add	r1, sp, #12
 8008fbc:	ec55 4b10 	vmov	r4, r5, d0
 8008fc0:	f7ff ff50 	bl	8008e64 <__b2d>
 8008fc4:	9b01      	ldr	r3, [sp, #4]
 8008fc6:	6919      	ldr	r1, [r3, #16]
 8008fc8:	9b00      	ldr	r3, [sp, #0]
 8008fca:	691b      	ldr	r3, [r3, #16]
 8008fcc:	1ac9      	subs	r1, r1, r3
 8008fce:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008fd2:	1a9b      	subs	r3, r3, r2
 8008fd4:	ec5b ab10 	vmov	sl, fp, d0
 8008fd8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	bfce      	itee	gt
 8008fe0:	462a      	movgt	r2, r5
 8008fe2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008fe6:	465a      	movle	r2, fp
 8008fe8:	462f      	mov	r7, r5
 8008fea:	46d9      	mov	r9, fp
 8008fec:	bfcc      	ite	gt
 8008fee:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008ff2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008ff6:	464b      	mov	r3, r9
 8008ff8:	4652      	mov	r2, sl
 8008ffa:	4620      	mov	r0, r4
 8008ffc:	4639      	mov	r1, r7
 8008ffe:	f7f7 fc25 	bl	800084c <__aeabi_ddiv>
 8009002:	ec41 0b10 	vmov	d0, r0, r1
 8009006:	b005      	add	sp, #20
 8009008:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800900c <__copybits>:
 800900c:	3901      	subs	r1, #1
 800900e:	b570      	push	{r4, r5, r6, lr}
 8009010:	1149      	asrs	r1, r1, #5
 8009012:	6914      	ldr	r4, [r2, #16]
 8009014:	3101      	adds	r1, #1
 8009016:	f102 0314 	add.w	r3, r2, #20
 800901a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800901e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009022:	1f05      	subs	r5, r0, #4
 8009024:	42a3      	cmp	r3, r4
 8009026:	d30c      	bcc.n	8009042 <__copybits+0x36>
 8009028:	1aa3      	subs	r3, r4, r2
 800902a:	3b11      	subs	r3, #17
 800902c:	f023 0303 	bic.w	r3, r3, #3
 8009030:	3211      	adds	r2, #17
 8009032:	42a2      	cmp	r2, r4
 8009034:	bf88      	it	hi
 8009036:	2300      	movhi	r3, #0
 8009038:	4418      	add	r0, r3
 800903a:	2300      	movs	r3, #0
 800903c:	4288      	cmp	r0, r1
 800903e:	d305      	bcc.n	800904c <__copybits+0x40>
 8009040:	bd70      	pop	{r4, r5, r6, pc}
 8009042:	f853 6b04 	ldr.w	r6, [r3], #4
 8009046:	f845 6f04 	str.w	r6, [r5, #4]!
 800904a:	e7eb      	b.n	8009024 <__copybits+0x18>
 800904c:	f840 3b04 	str.w	r3, [r0], #4
 8009050:	e7f4      	b.n	800903c <__copybits+0x30>

08009052 <__any_on>:
 8009052:	f100 0214 	add.w	r2, r0, #20
 8009056:	6900      	ldr	r0, [r0, #16]
 8009058:	114b      	asrs	r3, r1, #5
 800905a:	4298      	cmp	r0, r3
 800905c:	b510      	push	{r4, lr}
 800905e:	db11      	blt.n	8009084 <__any_on+0x32>
 8009060:	dd0a      	ble.n	8009078 <__any_on+0x26>
 8009062:	f011 011f 	ands.w	r1, r1, #31
 8009066:	d007      	beq.n	8009078 <__any_on+0x26>
 8009068:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800906c:	fa24 f001 	lsr.w	r0, r4, r1
 8009070:	fa00 f101 	lsl.w	r1, r0, r1
 8009074:	428c      	cmp	r4, r1
 8009076:	d10b      	bne.n	8009090 <__any_on+0x3e>
 8009078:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800907c:	4293      	cmp	r3, r2
 800907e:	d803      	bhi.n	8009088 <__any_on+0x36>
 8009080:	2000      	movs	r0, #0
 8009082:	bd10      	pop	{r4, pc}
 8009084:	4603      	mov	r3, r0
 8009086:	e7f7      	b.n	8009078 <__any_on+0x26>
 8009088:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800908c:	2900      	cmp	r1, #0
 800908e:	d0f5      	beq.n	800907c <__any_on+0x2a>
 8009090:	2001      	movs	r0, #1
 8009092:	e7f6      	b.n	8009082 <__any_on+0x30>

08009094 <sulp>:
 8009094:	b570      	push	{r4, r5, r6, lr}
 8009096:	4604      	mov	r4, r0
 8009098:	460d      	mov	r5, r1
 800909a:	ec45 4b10 	vmov	d0, r4, r5
 800909e:	4616      	mov	r6, r2
 80090a0:	f7ff feba 	bl	8008e18 <__ulp>
 80090a4:	ec51 0b10 	vmov	r0, r1, d0
 80090a8:	b17e      	cbz	r6, 80090ca <sulp+0x36>
 80090aa:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80090ae:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	dd09      	ble.n	80090ca <sulp+0x36>
 80090b6:	051b      	lsls	r3, r3, #20
 80090b8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80090bc:	2400      	movs	r4, #0
 80090be:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80090c2:	4622      	mov	r2, r4
 80090c4:	462b      	mov	r3, r5
 80090c6:	f7f7 fa97 	bl	80005f8 <__aeabi_dmul>
 80090ca:	ec41 0b10 	vmov	d0, r0, r1
 80090ce:	bd70      	pop	{r4, r5, r6, pc}

080090d0 <_strtod_l>:
 80090d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090d4:	b09f      	sub	sp, #124	@ 0x7c
 80090d6:	460c      	mov	r4, r1
 80090d8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80090da:	2200      	movs	r2, #0
 80090dc:	921a      	str	r2, [sp, #104]	@ 0x68
 80090de:	9005      	str	r0, [sp, #20]
 80090e0:	f04f 0a00 	mov.w	sl, #0
 80090e4:	f04f 0b00 	mov.w	fp, #0
 80090e8:	460a      	mov	r2, r1
 80090ea:	9219      	str	r2, [sp, #100]	@ 0x64
 80090ec:	7811      	ldrb	r1, [r2, #0]
 80090ee:	292b      	cmp	r1, #43	@ 0x2b
 80090f0:	d04a      	beq.n	8009188 <_strtod_l+0xb8>
 80090f2:	d838      	bhi.n	8009166 <_strtod_l+0x96>
 80090f4:	290d      	cmp	r1, #13
 80090f6:	d832      	bhi.n	800915e <_strtod_l+0x8e>
 80090f8:	2908      	cmp	r1, #8
 80090fa:	d832      	bhi.n	8009162 <_strtod_l+0x92>
 80090fc:	2900      	cmp	r1, #0
 80090fe:	d03b      	beq.n	8009178 <_strtod_l+0xa8>
 8009100:	2200      	movs	r2, #0
 8009102:	920e      	str	r2, [sp, #56]	@ 0x38
 8009104:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8009106:	782a      	ldrb	r2, [r5, #0]
 8009108:	2a30      	cmp	r2, #48	@ 0x30
 800910a:	f040 80b2 	bne.w	8009272 <_strtod_l+0x1a2>
 800910e:	786a      	ldrb	r2, [r5, #1]
 8009110:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009114:	2a58      	cmp	r2, #88	@ 0x58
 8009116:	d16e      	bne.n	80091f6 <_strtod_l+0x126>
 8009118:	9302      	str	r3, [sp, #8]
 800911a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800911c:	9301      	str	r3, [sp, #4]
 800911e:	ab1a      	add	r3, sp, #104	@ 0x68
 8009120:	9300      	str	r3, [sp, #0]
 8009122:	4a8f      	ldr	r2, [pc, #572]	@ (8009360 <_strtod_l+0x290>)
 8009124:	9805      	ldr	r0, [sp, #20]
 8009126:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009128:	a919      	add	r1, sp, #100	@ 0x64
 800912a:	f001 fa63 	bl	800a5f4 <__gethex>
 800912e:	f010 060f 	ands.w	r6, r0, #15
 8009132:	4604      	mov	r4, r0
 8009134:	d005      	beq.n	8009142 <_strtod_l+0x72>
 8009136:	2e06      	cmp	r6, #6
 8009138:	d128      	bne.n	800918c <_strtod_l+0xbc>
 800913a:	3501      	adds	r5, #1
 800913c:	2300      	movs	r3, #0
 800913e:	9519      	str	r5, [sp, #100]	@ 0x64
 8009140:	930e      	str	r3, [sp, #56]	@ 0x38
 8009142:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009144:	2b00      	cmp	r3, #0
 8009146:	f040 858e 	bne.w	8009c66 <_strtod_l+0xb96>
 800914a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800914c:	b1cb      	cbz	r3, 8009182 <_strtod_l+0xb2>
 800914e:	4652      	mov	r2, sl
 8009150:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8009154:	ec43 2b10 	vmov	d0, r2, r3
 8009158:	b01f      	add	sp, #124	@ 0x7c
 800915a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800915e:	2920      	cmp	r1, #32
 8009160:	d1ce      	bne.n	8009100 <_strtod_l+0x30>
 8009162:	3201      	adds	r2, #1
 8009164:	e7c1      	b.n	80090ea <_strtod_l+0x1a>
 8009166:	292d      	cmp	r1, #45	@ 0x2d
 8009168:	d1ca      	bne.n	8009100 <_strtod_l+0x30>
 800916a:	2101      	movs	r1, #1
 800916c:	910e      	str	r1, [sp, #56]	@ 0x38
 800916e:	1c51      	adds	r1, r2, #1
 8009170:	9119      	str	r1, [sp, #100]	@ 0x64
 8009172:	7852      	ldrb	r2, [r2, #1]
 8009174:	2a00      	cmp	r2, #0
 8009176:	d1c5      	bne.n	8009104 <_strtod_l+0x34>
 8009178:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800917a:	9419      	str	r4, [sp, #100]	@ 0x64
 800917c:	2b00      	cmp	r3, #0
 800917e:	f040 8570 	bne.w	8009c62 <_strtod_l+0xb92>
 8009182:	4652      	mov	r2, sl
 8009184:	465b      	mov	r3, fp
 8009186:	e7e5      	b.n	8009154 <_strtod_l+0x84>
 8009188:	2100      	movs	r1, #0
 800918a:	e7ef      	b.n	800916c <_strtod_l+0x9c>
 800918c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800918e:	b13a      	cbz	r2, 80091a0 <_strtod_l+0xd0>
 8009190:	2135      	movs	r1, #53	@ 0x35
 8009192:	a81c      	add	r0, sp, #112	@ 0x70
 8009194:	f7ff ff3a 	bl	800900c <__copybits>
 8009198:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800919a:	9805      	ldr	r0, [sp, #20]
 800919c:	f7ff fb10 	bl	80087c0 <_Bfree>
 80091a0:	3e01      	subs	r6, #1
 80091a2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80091a4:	2e04      	cmp	r6, #4
 80091a6:	d806      	bhi.n	80091b6 <_strtod_l+0xe6>
 80091a8:	e8df f006 	tbb	[pc, r6]
 80091ac:	201d0314 	.word	0x201d0314
 80091b0:	14          	.byte	0x14
 80091b1:	00          	.byte	0x00
 80091b2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80091b6:	05e1      	lsls	r1, r4, #23
 80091b8:	bf48      	it	mi
 80091ba:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80091be:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80091c2:	0d1b      	lsrs	r3, r3, #20
 80091c4:	051b      	lsls	r3, r3, #20
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d1bb      	bne.n	8009142 <_strtod_l+0x72>
 80091ca:	f7fe fb1d 	bl	8007808 <__errno>
 80091ce:	2322      	movs	r3, #34	@ 0x22
 80091d0:	6003      	str	r3, [r0, #0]
 80091d2:	e7b6      	b.n	8009142 <_strtod_l+0x72>
 80091d4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80091d8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80091dc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80091e0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80091e4:	e7e7      	b.n	80091b6 <_strtod_l+0xe6>
 80091e6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8009368 <_strtod_l+0x298>
 80091ea:	e7e4      	b.n	80091b6 <_strtod_l+0xe6>
 80091ec:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80091f0:	f04f 3aff 	mov.w	sl, #4294967295
 80091f4:	e7df      	b.n	80091b6 <_strtod_l+0xe6>
 80091f6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80091f8:	1c5a      	adds	r2, r3, #1
 80091fa:	9219      	str	r2, [sp, #100]	@ 0x64
 80091fc:	785b      	ldrb	r3, [r3, #1]
 80091fe:	2b30      	cmp	r3, #48	@ 0x30
 8009200:	d0f9      	beq.n	80091f6 <_strtod_l+0x126>
 8009202:	2b00      	cmp	r3, #0
 8009204:	d09d      	beq.n	8009142 <_strtod_l+0x72>
 8009206:	2301      	movs	r3, #1
 8009208:	2700      	movs	r7, #0
 800920a:	9308      	str	r3, [sp, #32]
 800920c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800920e:	930c      	str	r3, [sp, #48]	@ 0x30
 8009210:	970b      	str	r7, [sp, #44]	@ 0x2c
 8009212:	46b9      	mov	r9, r7
 8009214:	220a      	movs	r2, #10
 8009216:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009218:	7805      	ldrb	r5, [r0, #0]
 800921a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800921e:	b2d9      	uxtb	r1, r3
 8009220:	2909      	cmp	r1, #9
 8009222:	d928      	bls.n	8009276 <_strtod_l+0x1a6>
 8009224:	494f      	ldr	r1, [pc, #316]	@ (8009364 <_strtod_l+0x294>)
 8009226:	2201      	movs	r2, #1
 8009228:	f001 f8fe 	bl	800a428 <strncmp>
 800922c:	2800      	cmp	r0, #0
 800922e:	d032      	beq.n	8009296 <_strtod_l+0x1c6>
 8009230:	2000      	movs	r0, #0
 8009232:	462a      	mov	r2, r5
 8009234:	900a      	str	r0, [sp, #40]	@ 0x28
 8009236:	464d      	mov	r5, r9
 8009238:	4603      	mov	r3, r0
 800923a:	2a65      	cmp	r2, #101	@ 0x65
 800923c:	d001      	beq.n	8009242 <_strtod_l+0x172>
 800923e:	2a45      	cmp	r2, #69	@ 0x45
 8009240:	d114      	bne.n	800926c <_strtod_l+0x19c>
 8009242:	b91d      	cbnz	r5, 800924c <_strtod_l+0x17c>
 8009244:	9a08      	ldr	r2, [sp, #32]
 8009246:	4302      	orrs	r2, r0
 8009248:	d096      	beq.n	8009178 <_strtod_l+0xa8>
 800924a:	2500      	movs	r5, #0
 800924c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800924e:	1c62      	adds	r2, r4, #1
 8009250:	9219      	str	r2, [sp, #100]	@ 0x64
 8009252:	7862      	ldrb	r2, [r4, #1]
 8009254:	2a2b      	cmp	r2, #43	@ 0x2b
 8009256:	d07a      	beq.n	800934e <_strtod_l+0x27e>
 8009258:	2a2d      	cmp	r2, #45	@ 0x2d
 800925a:	d07e      	beq.n	800935a <_strtod_l+0x28a>
 800925c:	f04f 0c00 	mov.w	ip, #0
 8009260:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009264:	2909      	cmp	r1, #9
 8009266:	f240 8085 	bls.w	8009374 <_strtod_l+0x2a4>
 800926a:	9419      	str	r4, [sp, #100]	@ 0x64
 800926c:	f04f 0800 	mov.w	r8, #0
 8009270:	e0a5      	b.n	80093be <_strtod_l+0x2ee>
 8009272:	2300      	movs	r3, #0
 8009274:	e7c8      	b.n	8009208 <_strtod_l+0x138>
 8009276:	f1b9 0f08 	cmp.w	r9, #8
 800927a:	bfd8      	it	le
 800927c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800927e:	f100 0001 	add.w	r0, r0, #1
 8009282:	bfda      	itte	le
 8009284:	fb02 3301 	mlale	r3, r2, r1, r3
 8009288:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800928a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800928e:	f109 0901 	add.w	r9, r9, #1
 8009292:	9019      	str	r0, [sp, #100]	@ 0x64
 8009294:	e7bf      	b.n	8009216 <_strtod_l+0x146>
 8009296:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009298:	1c5a      	adds	r2, r3, #1
 800929a:	9219      	str	r2, [sp, #100]	@ 0x64
 800929c:	785a      	ldrb	r2, [r3, #1]
 800929e:	f1b9 0f00 	cmp.w	r9, #0
 80092a2:	d03b      	beq.n	800931c <_strtod_l+0x24c>
 80092a4:	900a      	str	r0, [sp, #40]	@ 0x28
 80092a6:	464d      	mov	r5, r9
 80092a8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80092ac:	2b09      	cmp	r3, #9
 80092ae:	d912      	bls.n	80092d6 <_strtod_l+0x206>
 80092b0:	2301      	movs	r3, #1
 80092b2:	e7c2      	b.n	800923a <_strtod_l+0x16a>
 80092b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80092b6:	1c5a      	adds	r2, r3, #1
 80092b8:	9219      	str	r2, [sp, #100]	@ 0x64
 80092ba:	785a      	ldrb	r2, [r3, #1]
 80092bc:	3001      	adds	r0, #1
 80092be:	2a30      	cmp	r2, #48	@ 0x30
 80092c0:	d0f8      	beq.n	80092b4 <_strtod_l+0x1e4>
 80092c2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80092c6:	2b08      	cmp	r3, #8
 80092c8:	f200 84d2 	bhi.w	8009c70 <_strtod_l+0xba0>
 80092cc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80092ce:	900a      	str	r0, [sp, #40]	@ 0x28
 80092d0:	2000      	movs	r0, #0
 80092d2:	930c      	str	r3, [sp, #48]	@ 0x30
 80092d4:	4605      	mov	r5, r0
 80092d6:	3a30      	subs	r2, #48	@ 0x30
 80092d8:	f100 0301 	add.w	r3, r0, #1
 80092dc:	d018      	beq.n	8009310 <_strtod_l+0x240>
 80092de:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80092e0:	4419      	add	r1, r3
 80092e2:	910a      	str	r1, [sp, #40]	@ 0x28
 80092e4:	462e      	mov	r6, r5
 80092e6:	f04f 0e0a 	mov.w	lr, #10
 80092ea:	1c71      	adds	r1, r6, #1
 80092ec:	eba1 0c05 	sub.w	ip, r1, r5
 80092f0:	4563      	cmp	r3, ip
 80092f2:	dc15      	bgt.n	8009320 <_strtod_l+0x250>
 80092f4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80092f8:	182b      	adds	r3, r5, r0
 80092fa:	2b08      	cmp	r3, #8
 80092fc:	f105 0501 	add.w	r5, r5, #1
 8009300:	4405      	add	r5, r0
 8009302:	dc1a      	bgt.n	800933a <_strtod_l+0x26a>
 8009304:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009306:	230a      	movs	r3, #10
 8009308:	fb03 2301 	mla	r3, r3, r1, r2
 800930c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800930e:	2300      	movs	r3, #0
 8009310:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009312:	1c51      	adds	r1, r2, #1
 8009314:	9119      	str	r1, [sp, #100]	@ 0x64
 8009316:	7852      	ldrb	r2, [r2, #1]
 8009318:	4618      	mov	r0, r3
 800931a:	e7c5      	b.n	80092a8 <_strtod_l+0x1d8>
 800931c:	4648      	mov	r0, r9
 800931e:	e7ce      	b.n	80092be <_strtod_l+0x1ee>
 8009320:	2e08      	cmp	r6, #8
 8009322:	dc05      	bgt.n	8009330 <_strtod_l+0x260>
 8009324:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009326:	fb0e f606 	mul.w	r6, lr, r6
 800932a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800932c:	460e      	mov	r6, r1
 800932e:	e7dc      	b.n	80092ea <_strtod_l+0x21a>
 8009330:	2910      	cmp	r1, #16
 8009332:	bfd8      	it	le
 8009334:	fb0e f707 	mulle.w	r7, lr, r7
 8009338:	e7f8      	b.n	800932c <_strtod_l+0x25c>
 800933a:	2b0f      	cmp	r3, #15
 800933c:	bfdc      	itt	le
 800933e:	230a      	movle	r3, #10
 8009340:	fb03 2707 	mlale	r7, r3, r7, r2
 8009344:	e7e3      	b.n	800930e <_strtod_l+0x23e>
 8009346:	2300      	movs	r3, #0
 8009348:	930a      	str	r3, [sp, #40]	@ 0x28
 800934a:	2301      	movs	r3, #1
 800934c:	e77a      	b.n	8009244 <_strtod_l+0x174>
 800934e:	f04f 0c00 	mov.w	ip, #0
 8009352:	1ca2      	adds	r2, r4, #2
 8009354:	9219      	str	r2, [sp, #100]	@ 0x64
 8009356:	78a2      	ldrb	r2, [r4, #2]
 8009358:	e782      	b.n	8009260 <_strtod_l+0x190>
 800935a:	f04f 0c01 	mov.w	ip, #1
 800935e:	e7f8      	b.n	8009352 <_strtod_l+0x282>
 8009360:	0800b2e4 	.word	0x0800b2e4
 8009364:	0800b118 	.word	0x0800b118
 8009368:	7ff00000 	.word	0x7ff00000
 800936c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800936e:	1c51      	adds	r1, r2, #1
 8009370:	9119      	str	r1, [sp, #100]	@ 0x64
 8009372:	7852      	ldrb	r2, [r2, #1]
 8009374:	2a30      	cmp	r2, #48	@ 0x30
 8009376:	d0f9      	beq.n	800936c <_strtod_l+0x29c>
 8009378:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800937c:	2908      	cmp	r1, #8
 800937e:	f63f af75 	bhi.w	800926c <_strtod_l+0x19c>
 8009382:	3a30      	subs	r2, #48	@ 0x30
 8009384:	9209      	str	r2, [sp, #36]	@ 0x24
 8009386:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009388:	920f      	str	r2, [sp, #60]	@ 0x3c
 800938a:	f04f 080a 	mov.w	r8, #10
 800938e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009390:	1c56      	adds	r6, r2, #1
 8009392:	9619      	str	r6, [sp, #100]	@ 0x64
 8009394:	7852      	ldrb	r2, [r2, #1]
 8009396:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800939a:	f1be 0f09 	cmp.w	lr, #9
 800939e:	d939      	bls.n	8009414 <_strtod_l+0x344>
 80093a0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80093a2:	1a76      	subs	r6, r6, r1
 80093a4:	2e08      	cmp	r6, #8
 80093a6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80093aa:	dc03      	bgt.n	80093b4 <_strtod_l+0x2e4>
 80093ac:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80093ae:	4588      	cmp	r8, r1
 80093b0:	bfa8      	it	ge
 80093b2:	4688      	movge	r8, r1
 80093b4:	f1bc 0f00 	cmp.w	ip, #0
 80093b8:	d001      	beq.n	80093be <_strtod_l+0x2ee>
 80093ba:	f1c8 0800 	rsb	r8, r8, #0
 80093be:	2d00      	cmp	r5, #0
 80093c0:	d14e      	bne.n	8009460 <_strtod_l+0x390>
 80093c2:	9908      	ldr	r1, [sp, #32]
 80093c4:	4308      	orrs	r0, r1
 80093c6:	f47f aebc 	bne.w	8009142 <_strtod_l+0x72>
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	f47f aed4 	bne.w	8009178 <_strtod_l+0xa8>
 80093d0:	2a69      	cmp	r2, #105	@ 0x69
 80093d2:	d028      	beq.n	8009426 <_strtod_l+0x356>
 80093d4:	dc25      	bgt.n	8009422 <_strtod_l+0x352>
 80093d6:	2a49      	cmp	r2, #73	@ 0x49
 80093d8:	d025      	beq.n	8009426 <_strtod_l+0x356>
 80093da:	2a4e      	cmp	r2, #78	@ 0x4e
 80093dc:	f47f aecc 	bne.w	8009178 <_strtod_l+0xa8>
 80093e0:	499a      	ldr	r1, [pc, #616]	@ (800964c <_strtod_l+0x57c>)
 80093e2:	a819      	add	r0, sp, #100	@ 0x64
 80093e4:	f001 fb28 	bl	800aa38 <__match>
 80093e8:	2800      	cmp	r0, #0
 80093ea:	f43f aec5 	beq.w	8009178 <_strtod_l+0xa8>
 80093ee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80093f0:	781b      	ldrb	r3, [r3, #0]
 80093f2:	2b28      	cmp	r3, #40	@ 0x28
 80093f4:	d12e      	bne.n	8009454 <_strtod_l+0x384>
 80093f6:	4996      	ldr	r1, [pc, #600]	@ (8009650 <_strtod_l+0x580>)
 80093f8:	aa1c      	add	r2, sp, #112	@ 0x70
 80093fa:	a819      	add	r0, sp, #100	@ 0x64
 80093fc:	f001 fb30 	bl	800aa60 <__hexnan>
 8009400:	2805      	cmp	r0, #5
 8009402:	d127      	bne.n	8009454 <_strtod_l+0x384>
 8009404:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009406:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800940a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800940e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009412:	e696      	b.n	8009142 <_strtod_l+0x72>
 8009414:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009416:	fb08 2101 	mla	r1, r8, r1, r2
 800941a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800941e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009420:	e7b5      	b.n	800938e <_strtod_l+0x2be>
 8009422:	2a6e      	cmp	r2, #110	@ 0x6e
 8009424:	e7da      	b.n	80093dc <_strtod_l+0x30c>
 8009426:	498b      	ldr	r1, [pc, #556]	@ (8009654 <_strtod_l+0x584>)
 8009428:	a819      	add	r0, sp, #100	@ 0x64
 800942a:	f001 fb05 	bl	800aa38 <__match>
 800942e:	2800      	cmp	r0, #0
 8009430:	f43f aea2 	beq.w	8009178 <_strtod_l+0xa8>
 8009434:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009436:	4988      	ldr	r1, [pc, #544]	@ (8009658 <_strtod_l+0x588>)
 8009438:	3b01      	subs	r3, #1
 800943a:	a819      	add	r0, sp, #100	@ 0x64
 800943c:	9319      	str	r3, [sp, #100]	@ 0x64
 800943e:	f001 fafb 	bl	800aa38 <__match>
 8009442:	b910      	cbnz	r0, 800944a <_strtod_l+0x37a>
 8009444:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009446:	3301      	adds	r3, #1
 8009448:	9319      	str	r3, [sp, #100]	@ 0x64
 800944a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8009668 <_strtod_l+0x598>
 800944e:	f04f 0a00 	mov.w	sl, #0
 8009452:	e676      	b.n	8009142 <_strtod_l+0x72>
 8009454:	4881      	ldr	r0, [pc, #516]	@ (800965c <_strtod_l+0x58c>)
 8009456:	f001 f82b 	bl	800a4b0 <nan>
 800945a:	ec5b ab10 	vmov	sl, fp, d0
 800945e:	e670      	b.n	8009142 <_strtod_l+0x72>
 8009460:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009462:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8009464:	eba8 0303 	sub.w	r3, r8, r3
 8009468:	f1b9 0f00 	cmp.w	r9, #0
 800946c:	bf08      	it	eq
 800946e:	46a9      	moveq	r9, r5
 8009470:	2d10      	cmp	r5, #16
 8009472:	9309      	str	r3, [sp, #36]	@ 0x24
 8009474:	462c      	mov	r4, r5
 8009476:	bfa8      	it	ge
 8009478:	2410      	movge	r4, #16
 800947a:	f7f7 f843 	bl	8000504 <__aeabi_ui2d>
 800947e:	2d09      	cmp	r5, #9
 8009480:	4682      	mov	sl, r0
 8009482:	468b      	mov	fp, r1
 8009484:	dc13      	bgt.n	80094ae <_strtod_l+0x3de>
 8009486:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009488:	2b00      	cmp	r3, #0
 800948a:	f43f ae5a 	beq.w	8009142 <_strtod_l+0x72>
 800948e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009490:	dd78      	ble.n	8009584 <_strtod_l+0x4b4>
 8009492:	2b16      	cmp	r3, #22
 8009494:	dc5f      	bgt.n	8009556 <_strtod_l+0x486>
 8009496:	4972      	ldr	r1, [pc, #456]	@ (8009660 <_strtod_l+0x590>)
 8009498:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800949c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80094a0:	4652      	mov	r2, sl
 80094a2:	465b      	mov	r3, fp
 80094a4:	f7f7 f8a8 	bl	80005f8 <__aeabi_dmul>
 80094a8:	4682      	mov	sl, r0
 80094aa:	468b      	mov	fp, r1
 80094ac:	e649      	b.n	8009142 <_strtod_l+0x72>
 80094ae:	4b6c      	ldr	r3, [pc, #432]	@ (8009660 <_strtod_l+0x590>)
 80094b0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80094b4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80094b8:	f7f7 f89e 	bl	80005f8 <__aeabi_dmul>
 80094bc:	4682      	mov	sl, r0
 80094be:	4638      	mov	r0, r7
 80094c0:	468b      	mov	fp, r1
 80094c2:	f7f7 f81f 	bl	8000504 <__aeabi_ui2d>
 80094c6:	4602      	mov	r2, r0
 80094c8:	460b      	mov	r3, r1
 80094ca:	4650      	mov	r0, sl
 80094cc:	4659      	mov	r1, fp
 80094ce:	f7f6 fedd 	bl	800028c <__adddf3>
 80094d2:	2d0f      	cmp	r5, #15
 80094d4:	4682      	mov	sl, r0
 80094d6:	468b      	mov	fp, r1
 80094d8:	ddd5      	ble.n	8009486 <_strtod_l+0x3b6>
 80094da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094dc:	1b2c      	subs	r4, r5, r4
 80094de:	441c      	add	r4, r3
 80094e0:	2c00      	cmp	r4, #0
 80094e2:	f340 8093 	ble.w	800960c <_strtod_l+0x53c>
 80094e6:	f014 030f 	ands.w	r3, r4, #15
 80094ea:	d00a      	beq.n	8009502 <_strtod_l+0x432>
 80094ec:	495c      	ldr	r1, [pc, #368]	@ (8009660 <_strtod_l+0x590>)
 80094ee:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80094f2:	4652      	mov	r2, sl
 80094f4:	465b      	mov	r3, fp
 80094f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80094fa:	f7f7 f87d 	bl	80005f8 <__aeabi_dmul>
 80094fe:	4682      	mov	sl, r0
 8009500:	468b      	mov	fp, r1
 8009502:	f034 040f 	bics.w	r4, r4, #15
 8009506:	d073      	beq.n	80095f0 <_strtod_l+0x520>
 8009508:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800950c:	dd49      	ble.n	80095a2 <_strtod_l+0x4d2>
 800950e:	2400      	movs	r4, #0
 8009510:	46a0      	mov	r8, r4
 8009512:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009514:	46a1      	mov	r9, r4
 8009516:	9a05      	ldr	r2, [sp, #20]
 8009518:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8009668 <_strtod_l+0x598>
 800951c:	2322      	movs	r3, #34	@ 0x22
 800951e:	6013      	str	r3, [r2, #0]
 8009520:	f04f 0a00 	mov.w	sl, #0
 8009524:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009526:	2b00      	cmp	r3, #0
 8009528:	f43f ae0b 	beq.w	8009142 <_strtod_l+0x72>
 800952c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800952e:	9805      	ldr	r0, [sp, #20]
 8009530:	f7ff f946 	bl	80087c0 <_Bfree>
 8009534:	9805      	ldr	r0, [sp, #20]
 8009536:	4649      	mov	r1, r9
 8009538:	f7ff f942 	bl	80087c0 <_Bfree>
 800953c:	9805      	ldr	r0, [sp, #20]
 800953e:	4641      	mov	r1, r8
 8009540:	f7ff f93e 	bl	80087c0 <_Bfree>
 8009544:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009546:	9805      	ldr	r0, [sp, #20]
 8009548:	f7ff f93a 	bl	80087c0 <_Bfree>
 800954c:	9805      	ldr	r0, [sp, #20]
 800954e:	4621      	mov	r1, r4
 8009550:	f7ff f936 	bl	80087c0 <_Bfree>
 8009554:	e5f5      	b.n	8009142 <_strtod_l+0x72>
 8009556:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009558:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800955c:	4293      	cmp	r3, r2
 800955e:	dbbc      	blt.n	80094da <_strtod_l+0x40a>
 8009560:	4c3f      	ldr	r4, [pc, #252]	@ (8009660 <_strtod_l+0x590>)
 8009562:	f1c5 050f 	rsb	r5, r5, #15
 8009566:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800956a:	4652      	mov	r2, sl
 800956c:	465b      	mov	r3, fp
 800956e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009572:	f7f7 f841 	bl	80005f8 <__aeabi_dmul>
 8009576:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009578:	1b5d      	subs	r5, r3, r5
 800957a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800957e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009582:	e78f      	b.n	80094a4 <_strtod_l+0x3d4>
 8009584:	3316      	adds	r3, #22
 8009586:	dba8      	blt.n	80094da <_strtod_l+0x40a>
 8009588:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800958a:	eba3 0808 	sub.w	r8, r3, r8
 800958e:	4b34      	ldr	r3, [pc, #208]	@ (8009660 <_strtod_l+0x590>)
 8009590:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009594:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009598:	4650      	mov	r0, sl
 800959a:	4659      	mov	r1, fp
 800959c:	f7f7 f956 	bl	800084c <__aeabi_ddiv>
 80095a0:	e782      	b.n	80094a8 <_strtod_l+0x3d8>
 80095a2:	2300      	movs	r3, #0
 80095a4:	4f2f      	ldr	r7, [pc, #188]	@ (8009664 <_strtod_l+0x594>)
 80095a6:	1124      	asrs	r4, r4, #4
 80095a8:	4650      	mov	r0, sl
 80095aa:	4659      	mov	r1, fp
 80095ac:	461e      	mov	r6, r3
 80095ae:	2c01      	cmp	r4, #1
 80095b0:	dc21      	bgt.n	80095f6 <_strtod_l+0x526>
 80095b2:	b10b      	cbz	r3, 80095b8 <_strtod_l+0x4e8>
 80095b4:	4682      	mov	sl, r0
 80095b6:	468b      	mov	fp, r1
 80095b8:	492a      	ldr	r1, [pc, #168]	@ (8009664 <_strtod_l+0x594>)
 80095ba:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80095be:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80095c2:	4652      	mov	r2, sl
 80095c4:	465b      	mov	r3, fp
 80095c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80095ca:	f7f7 f815 	bl	80005f8 <__aeabi_dmul>
 80095ce:	4b26      	ldr	r3, [pc, #152]	@ (8009668 <_strtod_l+0x598>)
 80095d0:	460a      	mov	r2, r1
 80095d2:	400b      	ands	r3, r1
 80095d4:	4925      	ldr	r1, [pc, #148]	@ (800966c <_strtod_l+0x59c>)
 80095d6:	428b      	cmp	r3, r1
 80095d8:	4682      	mov	sl, r0
 80095da:	d898      	bhi.n	800950e <_strtod_l+0x43e>
 80095dc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80095e0:	428b      	cmp	r3, r1
 80095e2:	bf86      	itte	hi
 80095e4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8009670 <_strtod_l+0x5a0>
 80095e8:	f04f 3aff 	movhi.w	sl, #4294967295
 80095ec:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80095f0:	2300      	movs	r3, #0
 80095f2:	9308      	str	r3, [sp, #32]
 80095f4:	e076      	b.n	80096e4 <_strtod_l+0x614>
 80095f6:	07e2      	lsls	r2, r4, #31
 80095f8:	d504      	bpl.n	8009604 <_strtod_l+0x534>
 80095fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80095fe:	f7f6 fffb 	bl	80005f8 <__aeabi_dmul>
 8009602:	2301      	movs	r3, #1
 8009604:	3601      	adds	r6, #1
 8009606:	1064      	asrs	r4, r4, #1
 8009608:	3708      	adds	r7, #8
 800960a:	e7d0      	b.n	80095ae <_strtod_l+0x4de>
 800960c:	d0f0      	beq.n	80095f0 <_strtod_l+0x520>
 800960e:	4264      	negs	r4, r4
 8009610:	f014 020f 	ands.w	r2, r4, #15
 8009614:	d00a      	beq.n	800962c <_strtod_l+0x55c>
 8009616:	4b12      	ldr	r3, [pc, #72]	@ (8009660 <_strtod_l+0x590>)
 8009618:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800961c:	4650      	mov	r0, sl
 800961e:	4659      	mov	r1, fp
 8009620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009624:	f7f7 f912 	bl	800084c <__aeabi_ddiv>
 8009628:	4682      	mov	sl, r0
 800962a:	468b      	mov	fp, r1
 800962c:	1124      	asrs	r4, r4, #4
 800962e:	d0df      	beq.n	80095f0 <_strtod_l+0x520>
 8009630:	2c1f      	cmp	r4, #31
 8009632:	dd1f      	ble.n	8009674 <_strtod_l+0x5a4>
 8009634:	2400      	movs	r4, #0
 8009636:	46a0      	mov	r8, r4
 8009638:	940b      	str	r4, [sp, #44]	@ 0x2c
 800963a:	46a1      	mov	r9, r4
 800963c:	9a05      	ldr	r2, [sp, #20]
 800963e:	2322      	movs	r3, #34	@ 0x22
 8009640:	f04f 0a00 	mov.w	sl, #0
 8009644:	f04f 0b00 	mov.w	fp, #0
 8009648:	6013      	str	r3, [r2, #0]
 800964a:	e76b      	b.n	8009524 <_strtod_l+0x454>
 800964c:	0800b006 	.word	0x0800b006
 8009650:	0800b2d0 	.word	0x0800b2d0
 8009654:	0800affe 	.word	0x0800affe
 8009658:	0800b035 	.word	0x0800b035
 800965c:	0800b16e 	.word	0x0800b16e
 8009660:	0800b208 	.word	0x0800b208
 8009664:	0800b1e0 	.word	0x0800b1e0
 8009668:	7ff00000 	.word	0x7ff00000
 800966c:	7ca00000 	.word	0x7ca00000
 8009670:	7fefffff 	.word	0x7fefffff
 8009674:	f014 0310 	ands.w	r3, r4, #16
 8009678:	bf18      	it	ne
 800967a:	236a      	movne	r3, #106	@ 0x6a
 800967c:	4ea9      	ldr	r6, [pc, #676]	@ (8009924 <_strtod_l+0x854>)
 800967e:	9308      	str	r3, [sp, #32]
 8009680:	4650      	mov	r0, sl
 8009682:	4659      	mov	r1, fp
 8009684:	2300      	movs	r3, #0
 8009686:	07e7      	lsls	r7, r4, #31
 8009688:	d504      	bpl.n	8009694 <_strtod_l+0x5c4>
 800968a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800968e:	f7f6 ffb3 	bl	80005f8 <__aeabi_dmul>
 8009692:	2301      	movs	r3, #1
 8009694:	1064      	asrs	r4, r4, #1
 8009696:	f106 0608 	add.w	r6, r6, #8
 800969a:	d1f4      	bne.n	8009686 <_strtod_l+0x5b6>
 800969c:	b10b      	cbz	r3, 80096a2 <_strtod_l+0x5d2>
 800969e:	4682      	mov	sl, r0
 80096a0:	468b      	mov	fp, r1
 80096a2:	9b08      	ldr	r3, [sp, #32]
 80096a4:	b1b3      	cbz	r3, 80096d4 <_strtod_l+0x604>
 80096a6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80096aa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	4659      	mov	r1, fp
 80096b2:	dd0f      	ble.n	80096d4 <_strtod_l+0x604>
 80096b4:	2b1f      	cmp	r3, #31
 80096b6:	dd56      	ble.n	8009766 <_strtod_l+0x696>
 80096b8:	2b34      	cmp	r3, #52	@ 0x34
 80096ba:	bfde      	ittt	le
 80096bc:	f04f 33ff 	movle.w	r3, #4294967295
 80096c0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80096c4:	4093      	lslle	r3, r2
 80096c6:	f04f 0a00 	mov.w	sl, #0
 80096ca:	bfcc      	ite	gt
 80096cc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80096d0:	ea03 0b01 	andle.w	fp, r3, r1
 80096d4:	2200      	movs	r2, #0
 80096d6:	2300      	movs	r3, #0
 80096d8:	4650      	mov	r0, sl
 80096da:	4659      	mov	r1, fp
 80096dc:	f7f7 f9f4 	bl	8000ac8 <__aeabi_dcmpeq>
 80096e0:	2800      	cmp	r0, #0
 80096e2:	d1a7      	bne.n	8009634 <_strtod_l+0x564>
 80096e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80096e6:	9300      	str	r3, [sp, #0]
 80096e8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80096ea:	9805      	ldr	r0, [sp, #20]
 80096ec:	462b      	mov	r3, r5
 80096ee:	464a      	mov	r2, r9
 80096f0:	f7ff f8ce 	bl	8008890 <__s2b>
 80096f4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80096f6:	2800      	cmp	r0, #0
 80096f8:	f43f af09 	beq.w	800950e <_strtod_l+0x43e>
 80096fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80096fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009700:	2a00      	cmp	r2, #0
 8009702:	eba3 0308 	sub.w	r3, r3, r8
 8009706:	bfa8      	it	ge
 8009708:	2300      	movge	r3, #0
 800970a:	9312      	str	r3, [sp, #72]	@ 0x48
 800970c:	2400      	movs	r4, #0
 800970e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009712:	9316      	str	r3, [sp, #88]	@ 0x58
 8009714:	46a0      	mov	r8, r4
 8009716:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009718:	9805      	ldr	r0, [sp, #20]
 800971a:	6859      	ldr	r1, [r3, #4]
 800971c:	f7ff f810 	bl	8008740 <_Balloc>
 8009720:	4681      	mov	r9, r0
 8009722:	2800      	cmp	r0, #0
 8009724:	f43f aef7 	beq.w	8009516 <_strtod_l+0x446>
 8009728:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800972a:	691a      	ldr	r2, [r3, #16]
 800972c:	3202      	adds	r2, #2
 800972e:	f103 010c 	add.w	r1, r3, #12
 8009732:	0092      	lsls	r2, r2, #2
 8009734:	300c      	adds	r0, #12
 8009736:	f7fe f894 	bl	8007862 <memcpy>
 800973a:	ec4b ab10 	vmov	d0, sl, fp
 800973e:	9805      	ldr	r0, [sp, #20]
 8009740:	aa1c      	add	r2, sp, #112	@ 0x70
 8009742:	a91b      	add	r1, sp, #108	@ 0x6c
 8009744:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009748:	f7ff fbd6 	bl	8008ef8 <__d2b>
 800974c:	901a      	str	r0, [sp, #104]	@ 0x68
 800974e:	2800      	cmp	r0, #0
 8009750:	f43f aee1 	beq.w	8009516 <_strtod_l+0x446>
 8009754:	9805      	ldr	r0, [sp, #20]
 8009756:	2101      	movs	r1, #1
 8009758:	f7ff f930 	bl	80089bc <__i2b>
 800975c:	4680      	mov	r8, r0
 800975e:	b948      	cbnz	r0, 8009774 <_strtod_l+0x6a4>
 8009760:	f04f 0800 	mov.w	r8, #0
 8009764:	e6d7      	b.n	8009516 <_strtod_l+0x446>
 8009766:	f04f 32ff 	mov.w	r2, #4294967295
 800976a:	fa02 f303 	lsl.w	r3, r2, r3
 800976e:	ea03 0a0a 	and.w	sl, r3, sl
 8009772:	e7af      	b.n	80096d4 <_strtod_l+0x604>
 8009774:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009776:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009778:	2d00      	cmp	r5, #0
 800977a:	bfab      	itete	ge
 800977c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800977e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009780:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009782:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009784:	bfac      	ite	ge
 8009786:	18ef      	addge	r7, r5, r3
 8009788:	1b5e      	sublt	r6, r3, r5
 800978a:	9b08      	ldr	r3, [sp, #32]
 800978c:	1aed      	subs	r5, r5, r3
 800978e:	4415      	add	r5, r2
 8009790:	4b65      	ldr	r3, [pc, #404]	@ (8009928 <_strtod_l+0x858>)
 8009792:	3d01      	subs	r5, #1
 8009794:	429d      	cmp	r5, r3
 8009796:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800979a:	da50      	bge.n	800983e <_strtod_l+0x76e>
 800979c:	1b5b      	subs	r3, r3, r5
 800979e:	2b1f      	cmp	r3, #31
 80097a0:	eba2 0203 	sub.w	r2, r2, r3
 80097a4:	f04f 0101 	mov.w	r1, #1
 80097a8:	dc3d      	bgt.n	8009826 <_strtod_l+0x756>
 80097aa:	fa01 f303 	lsl.w	r3, r1, r3
 80097ae:	9313      	str	r3, [sp, #76]	@ 0x4c
 80097b0:	2300      	movs	r3, #0
 80097b2:	9310      	str	r3, [sp, #64]	@ 0x40
 80097b4:	18bd      	adds	r5, r7, r2
 80097b6:	9b08      	ldr	r3, [sp, #32]
 80097b8:	42af      	cmp	r7, r5
 80097ba:	4416      	add	r6, r2
 80097bc:	441e      	add	r6, r3
 80097be:	463b      	mov	r3, r7
 80097c0:	bfa8      	it	ge
 80097c2:	462b      	movge	r3, r5
 80097c4:	42b3      	cmp	r3, r6
 80097c6:	bfa8      	it	ge
 80097c8:	4633      	movge	r3, r6
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	bfc2      	ittt	gt
 80097ce:	1aed      	subgt	r5, r5, r3
 80097d0:	1af6      	subgt	r6, r6, r3
 80097d2:	1aff      	subgt	r7, r7, r3
 80097d4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	dd16      	ble.n	8009808 <_strtod_l+0x738>
 80097da:	4641      	mov	r1, r8
 80097dc:	9805      	ldr	r0, [sp, #20]
 80097de:	461a      	mov	r2, r3
 80097e0:	f7ff f9a4 	bl	8008b2c <__pow5mult>
 80097e4:	4680      	mov	r8, r0
 80097e6:	2800      	cmp	r0, #0
 80097e8:	d0ba      	beq.n	8009760 <_strtod_l+0x690>
 80097ea:	4601      	mov	r1, r0
 80097ec:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80097ee:	9805      	ldr	r0, [sp, #20]
 80097f0:	f7ff f8fa 	bl	80089e8 <__multiply>
 80097f4:	900a      	str	r0, [sp, #40]	@ 0x28
 80097f6:	2800      	cmp	r0, #0
 80097f8:	f43f ae8d 	beq.w	8009516 <_strtod_l+0x446>
 80097fc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80097fe:	9805      	ldr	r0, [sp, #20]
 8009800:	f7fe ffde 	bl	80087c0 <_Bfree>
 8009804:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009806:	931a      	str	r3, [sp, #104]	@ 0x68
 8009808:	2d00      	cmp	r5, #0
 800980a:	dc1d      	bgt.n	8009848 <_strtod_l+0x778>
 800980c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800980e:	2b00      	cmp	r3, #0
 8009810:	dd23      	ble.n	800985a <_strtod_l+0x78a>
 8009812:	4649      	mov	r1, r9
 8009814:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009816:	9805      	ldr	r0, [sp, #20]
 8009818:	f7ff f988 	bl	8008b2c <__pow5mult>
 800981c:	4681      	mov	r9, r0
 800981e:	b9e0      	cbnz	r0, 800985a <_strtod_l+0x78a>
 8009820:	f04f 0900 	mov.w	r9, #0
 8009824:	e677      	b.n	8009516 <_strtod_l+0x446>
 8009826:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800982a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800982e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009832:	35e2      	adds	r5, #226	@ 0xe2
 8009834:	fa01 f305 	lsl.w	r3, r1, r5
 8009838:	9310      	str	r3, [sp, #64]	@ 0x40
 800983a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800983c:	e7ba      	b.n	80097b4 <_strtod_l+0x6e4>
 800983e:	2300      	movs	r3, #0
 8009840:	9310      	str	r3, [sp, #64]	@ 0x40
 8009842:	2301      	movs	r3, #1
 8009844:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009846:	e7b5      	b.n	80097b4 <_strtod_l+0x6e4>
 8009848:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800984a:	9805      	ldr	r0, [sp, #20]
 800984c:	462a      	mov	r2, r5
 800984e:	f7ff f9c7 	bl	8008be0 <__lshift>
 8009852:	901a      	str	r0, [sp, #104]	@ 0x68
 8009854:	2800      	cmp	r0, #0
 8009856:	d1d9      	bne.n	800980c <_strtod_l+0x73c>
 8009858:	e65d      	b.n	8009516 <_strtod_l+0x446>
 800985a:	2e00      	cmp	r6, #0
 800985c:	dd07      	ble.n	800986e <_strtod_l+0x79e>
 800985e:	4649      	mov	r1, r9
 8009860:	9805      	ldr	r0, [sp, #20]
 8009862:	4632      	mov	r2, r6
 8009864:	f7ff f9bc 	bl	8008be0 <__lshift>
 8009868:	4681      	mov	r9, r0
 800986a:	2800      	cmp	r0, #0
 800986c:	d0d8      	beq.n	8009820 <_strtod_l+0x750>
 800986e:	2f00      	cmp	r7, #0
 8009870:	dd08      	ble.n	8009884 <_strtod_l+0x7b4>
 8009872:	4641      	mov	r1, r8
 8009874:	9805      	ldr	r0, [sp, #20]
 8009876:	463a      	mov	r2, r7
 8009878:	f7ff f9b2 	bl	8008be0 <__lshift>
 800987c:	4680      	mov	r8, r0
 800987e:	2800      	cmp	r0, #0
 8009880:	f43f ae49 	beq.w	8009516 <_strtod_l+0x446>
 8009884:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009886:	9805      	ldr	r0, [sp, #20]
 8009888:	464a      	mov	r2, r9
 800988a:	f7ff fa31 	bl	8008cf0 <__mdiff>
 800988e:	4604      	mov	r4, r0
 8009890:	2800      	cmp	r0, #0
 8009892:	f43f ae40 	beq.w	8009516 <_strtod_l+0x446>
 8009896:	68c3      	ldr	r3, [r0, #12]
 8009898:	930f      	str	r3, [sp, #60]	@ 0x3c
 800989a:	2300      	movs	r3, #0
 800989c:	60c3      	str	r3, [r0, #12]
 800989e:	4641      	mov	r1, r8
 80098a0:	f7ff fa0a 	bl	8008cb8 <__mcmp>
 80098a4:	2800      	cmp	r0, #0
 80098a6:	da45      	bge.n	8009934 <_strtod_l+0x864>
 80098a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80098aa:	ea53 030a 	orrs.w	r3, r3, sl
 80098ae:	d16b      	bne.n	8009988 <_strtod_l+0x8b8>
 80098b0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d167      	bne.n	8009988 <_strtod_l+0x8b8>
 80098b8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80098bc:	0d1b      	lsrs	r3, r3, #20
 80098be:	051b      	lsls	r3, r3, #20
 80098c0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80098c4:	d960      	bls.n	8009988 <_strtod_l+0x8b8>
 80098c6:	6963      	ldr	r3, [r4, #20]
 80098c8:	b913      	cbnz	r3, 80098d0 <_strtod_l+0x800>
 80098ca:	6923      	ldr	r3, [r4, #16]
 80098cc:	2b01      	cmp	r3, #1
 80098ce:	dd5b      	ble.n	8009988 <_strtod_l+0x8b8>
 80098d0:	4621      	mov	r1, r4
 80098d2:	2201      	movs	r2, #1
 80098d4:	9805      	ldr	r0, [sp, #20]
 80098d6:	f7ff f983 	bl	8008be0 <__lshift>
 80098da:	4641      	mov	r1, r8
 80098dc:	4604      	mov	r4, r0
 80098de:	f7ff f9eb 	bl	8008cb8 <__mcmp>
 80098e2:	2800      	cmp	r0, #0
 80098e4:	dd50      	ble.n	8009988 <_strtod_l+0x8b8>
 80098e6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80098ea:	9a08      	ldr	r2, [sp, #32]
 80098ec:	0d1b      	lsrs	r3, r3, #20
 80098ee:	051b      	lsls	r3, r3, #20
 80098f0:	2a00      	cmp	r2, #0
 80098f2:	d06a      	beq.n	80099ca <_strtod_l+0x8fa>
 80098f4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80098f8:	d867      	bhi.n	80099ca <_strtod_l+0x8fa>
 80098fa:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80098fe:	f67f ae9d 	bls.w	800963c <_strtod_l+0x56c>
 8009902:	4b0a      	ldr	r3, [pc, #40]	@ (800992c <_strtod_l+0x85c>)
 8009904:	4650      	mov	r0, sl
 8009906:	4659      	mov	r1, fp
 8009908:	2200      	movs	r2, #0
 800990a:	f7f6 fe75 	bl	80005f8 <__aeabi_dmul>
 800990e:	4b08      	ldr	r3, [pc, #32]	@ (8009930 <_strtod_l+0x860>)
 8009910:	400b      	ands	r3, r1
 8009912:	4682      	mov	sl, r0
 8009914:	468b      	mov	fp, r1
 8009916:	2b00      	cmp	r3, #0
 8009918:	f47f ae08 	bne.w	800952c <_strtod_l+0x45c>
 800991c:	9a05      	ldr	r2, [sp, #20]
 800991e:	2322      	movs	r3, #34	@ 0x22
 8009920:	6013      	str	r3, [r2, #0]
 8009922:	e603      	b.n	800952c <_strtod_l+0x45c>
 8009924:	0800b2f8 	.word	0x0800b2f8
 8009928:	fffffc02 	.word	0xfffffc02
 800992c:	39500000 	.word	0x39500000
 8009930:	7ff00000 	.word	0x7ff00000
 8009934:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009938:	d165      	bne.n	8009a06 <_strtod_l+0x936>
 800993a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800993c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009940:	b35a      	cbz	r2, 800999a <_strtod_l+0x8ca>
 8009942:	4a9f      	ldr	r2, [pc, #636]	@ (8009bc0 <_strtod_l+0xaf0>)
 8009944:	4293      	cmp	r3, r2
 8009946:	d12b      	bne.n	80099a0 <_strtod_l+0x8d0>
 8009948:	9b08      	ldr	r3, [sp, #32]
 800994a:	4651      	mov	r1, sl
 800994c:	b303      	cbz	r3, 8009990 <_strtod_l+0x8c0>
 800994e:	4b9d      	ldr	r3, [pc, #628]	@ (8009bc4 <_strtod_l+0xaf4>)
 8009950:	465a      	mov	r2, fp
 8009952:	4013      	ands	r3, r2
 8009954:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009958:	f04f 32ff 	mov.w	r2, #4294967295
 800995c:	d81b      	bhi.n	8009996 <_strtod_l+0x8c6>
 800995e:	0d1b      	lsrs	r3, r3, #20
 8009960:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009964:	fa02 f303 	lsl.w	r3, r2, r3
 8009968:	4299      	cmp	r1, r3
 800996a:	d119      	bne.n	80099a0 <_strtod_l+0x8d0>
 800996c:	4b96      	ldr	r3, [pc, #600]	@ (8009bc8 <_strtod_l+0xaf8>)
 800996e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009970:	429a      	cmp	r2, r3
 8009972:	d102      	bne.n	800997a <_strtod_l+0x8aa>
 8009974:	3101      	adds	r1, #1
 8009976:	f43f adce 	beq.w	8009516 <_strtod_l+0x446>
 800997a:	4b92      	ldr	r3, [pc, #584]	@ (8009bc4 <_strtod_l+0xaf4>)
 800997c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800997e:	401a      	ands	r2, r3
 8009980:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009984:	f04f 0a00 	mov.w	sl, #0
 8009988:	9b08      	ldr	r3, [sp, #32]
 800998a:	2b00      	cmp	r3, #0
 800998c:	d1b9      	bne.n	8009902 <_strtod_l+0x832>
 800998e:	e5cd      	b.n	800952c <_strtod_l+0x45c>
 8009990:	f04f 33ff 	mov.w	r3, #4294967295
 8009994:	e7e8      	b.n	8009968 <_strtod_l+0x898>
 8009996:	4613      	mov	r3, r2
 8009998:	e7e6      	b.n	8009968 <_strtod_l+0x898>
 800999a:	ea53 030a 	orrs.w	r3, r3, sl
 800999e:	d0a2      	beq.n	80098e6 <_strtod_l+0x816>
 80099a0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80099a2:	b1db      	cbz	r3, 80099dc <_strtod_l+0x90c>
 80099a4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80099a6:	4213      	tst	r3, r2
 80099a8:	d0ee      	beq.n	8009988 <_strtod_l+0x8b8>
 80099aa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80099ac:	9a08      	ldr	r2, [sp, #32]
 80099ae:	4650      	mov	r0, sl
 80099b0:	4659      	mov	r1, fp
 80099b2:	b1bb      	cbz	r3, 80099e4 <_strtod_l+0x914>
 80099b4:	f7ff fb6e 	bl	8009094 <sulp>
 80099b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80099bc:	ec53 2b10 	vmov	r2, r3, d0
 80099c0:	f7f6 fc64 	bl	800028c <__adddf3>
 80099c4:	4682      	mov	sl, r0
 80099c6:	468b      	mov	fp, r1
 80099c8:	e7de      	b.n	8009988 <_strtod_l+0x8b8>
 80099ca:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80099ce:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80099d2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80099d6:	f04f 3aff 	mov.w	sl, #4294967295
 80099da:	e7d5      	b.n	8009988 <_strtod_l+0x8b8>
 80099dc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80099de:	ea13 0f0a 	tst.w	r3, sl
 80099e2:	e7e1      	b.n	80099a8 <_strtod_l+0x8d8>
 80099e4:	f7ff fb56 	bl	8009094 <sulp>
 80099e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80099ec:	ec53 2b10 	vmov	r2, r3, d0
 80099f0:	f7f6 fc4a 	bl	8000288 <__aeabi_dsub>
 80099f4:	2200      	movs	r2, #0
 80099f6:	2300      	movs	r3, #0
 80099f8:	4682      	mov	sl, r0
 80099fa:	468b      	mov	fp, r1
 80099fc:	f7f7 f864 	bl	8000ac8 <__aeabi_dcmpeq>
 8009a00:	2800      	cmp	r0, #0
 8009a02:	d0c1      	beq.n	8009988 <_strtod_l+0x8b8>
 8009a04:	e61a      	b.n	800963c <_strtod_l+0x56c>
 8009a06:	4641      	mov	r1, r8
 8009a08:	4620      	mov	r0, r4
 8009a0a:	f7ff facd 	bl	8008fa8 <__ratio>
 8009a0e:	ec57 6b10 	vmov	r6, r7, d0
 8009a12:	2200      	movs	r2, #0
 8009a14:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009a18:	4630      	mov	r0, r6
 8009a1a:	4639      	mov	r1, r7
 8009a1c:	f7f7 f868 	bl	8000af0 <__aeabi_dcmple>
 8009a20:	2800      	cmp	r0, #0
 8009a22:	d06f      	beq.n	8009b04 <_strtod_l+0xa34>
 8009a24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d17a      	bne.n	8009b20 <_strtod_l+0xa50>
 8009a2a:	f1ba 0f00 	cmp.w	sl, #0
 8009a2e:	d158      	bne.n	8009ae2 <_strtod_l+0xa12>
 8009a30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009a32:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d15a      	bne.n	8009af0 <_strtod_l+0xa20>
 8009a3a:	4b64      	ldr	r3, [pc, #400]	@ (8009bcc <_strtod_l+0xafc>)
 8009a3c:	2200      	movs	r2, #0
 8009a3e:	4630      	mov	r0, r6
 8009a40:	4639      	mov	r1, r7
 8009a42:	f7f7 f84b 	bl	8000adc <__aeabi_dcmplt>
 8009a46:	2800      	cmp	r0, #0
 8009a48:	d159      	bne.n	8009afe <_strtod_l+0xa2e>
 8009a4a:	4630      	mov	r0, r6
 8009a4c:	4639      	mov	r1, r7
 8009a4e:	4b60      	ldr	r3, [pc, #384]	@ (8009bd0 <_strtod_l+0xb00>)
 8009a50:	2200      	movs	r2, #0
 8009a52:	f7f6 fdd1 	bl	80005f8 <__aeabi_dmul>
 8009a56:	4606      	mov	r6, r0
 8009a58:	460f      	mov	r7, r1
 8009a5a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009a5e:	9606      	str	r6, [sp, #24]
 8009a60:	9307      	str	r3, [sp, #28]
 8009a62:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009a66:	4d57      	ldr	r5, [pc, #348]	@ (8009bc4 <_strtod_l+0xaf4>)
 8009a68:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009a6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009a6e:	401d      	ands	r5, r3
 8009a70:	4b58      	ldr	r3, [pc, #352]	@ (8009bd4 <_strtod_l+0xb04>)
 8009a72:	429d      	cmp	r5, r3
 8009a74:	f040 80b2 	bne.w	8009bdc <_strtod_l+0xb0c>
 8009a78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009a7a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009a7e:	ec4b ab10 	vmov	d0, sl, fp
 8009a82:	f7ff f9c9 	bl	8008e18 <__ulp>
 8009a86:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009a8a:	ec51 0b10 	vmov	r0, r1, d0
 8009a8e:	f7f6 fdb3 	bl	80005f8 <__aeabi_dmul>
 8009a92:	4652      	mov	r2, sl
 8009a94:	465b      	mov	r3, fp
 8009a96:	f7f6 fbf9 	bl	800028c <__adddf3>
 8009a9a:	460b      	mov	r3, r1
 8009a9c:	4949      	ldr	r1, [pc, #292]	@ (8009bc4 <_strtod_l+0xaf4>)
 8009a9e:	4a4e      	ldr	r2, [pc, #312]	@ (8009bd8 <_strtod_l+0xb08>)
 8009aa0:	4019      	ands	r1, r3
 8009aa2:	4291      	cmp	r1, r2
 8009aa4:	4682      	mov	sl, r0
 8009aa6:	d942      	bls.n	8009b2e <_strtod_l+0xa5e>
 8009aa8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009aaa:	4b47      	ldr	r3, [pc, #284]	@ (8009bc8 <_strtod_l+0xaf8>)
 8009aac:	429a      	cmp	r2, r3
 8009aae:	d103      	bne.n	8009ab8 <_strtod_l+0x9e8>
 8009ab0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009ab2:	3301      	adds	r3, #1
 8009ab4:	f43f ad2f 	beq.w	8009516 <_strtod_l+0x446>
 8009ab8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009bc8 <_strtod_l+0xaf8>
 8009abc:	f04f 3aff 	mov.w	sl, #4294967295
 8009ac0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009ac2:	9805      	ldr	r0, [sp, #20]
 8009ac4:	f7fe fe7c 	bl	80087c0 <_Bfree>
 8009ac8:	9805      	ldr	r0, [sp, #20]
 8009aca:	4649      	mov	r1, r9
 8009acc:	f7fe fe78 	bl	80087c0 <_Bfree>
 8009ad0:	9805      	ldr	r0, [sp, #20]
 8009ad2:	4641      	mov	r1, r8
 8009ad4:	f7fe fe74 	bl	80087c0 <_Bfree>
 8009ad8:	9805      	ldr	r0, [sp, #20]
 8009ada:	4621      	mov	r1, r4
 8009adc:	f7fe fe70 	bl	80087c0 <_Bfree>
 8009ae0:	e619      	b.n	8009716 <_strtod_l+0x646>
 8009ae2:	f1ba 0f01 	cmp.w	sl, #1
 8009ae6:	d103      	bne.n	8009af0 <_strtod_l+0xa20>
 8009ae8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	f43f ada6 	beq.w	800963c <_strtod_l+0x56c>
 8009af0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009ba0 <_strtod_l+0xad0>
 8009af4:	4f35      	ldr	r7, [pc, #212]	@ (8009bcc <_strtod_l+0xafc>)
 8009af6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009afa:	2600      	movs	r6, #0
 8009afc:	e7b1      	b.n	8009a62 <_strtod_l+0x992>
 8009afe:	4f34      	ldr	r7, [pc, #208]	@ (8009bd0 <_strtod_l+0xb00>)
 8009b00:	2600      	movs	r6, #0
 8009b02:	e7aa      	b.n	8009a5a <_strtod_l+0x98a>
 8009b04:	4b32      	ldr	r3, [pc, #200]	@ (8009bd0 <_strtod_l+0xb00>)
 8009b06:	4630      	mov	r0, r6
 8009b08:	4639      	mov	r1, r7
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	f7f6 fd74 	bl	80005f8 <__aeabi_dmul>
 8009b10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b12:	4606      	mov	r6, r0
 8009b14:	460f      	mov	r7, r1
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d09f      	beq.n	8009a5a <_strtod_l+0x98a>
 8009b1a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009b1e:	e7a0      	b.n	8009a62 <_strtod_l+0x992>
 8009b20:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009ba8 <_strtod_l+0xad8>
 8009b24:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009b28:	ec57 6b17 	vmov	r6, r7, d7
 8009b2c:	e799      	b.n	8009a62 <_strtod_l+0x992>
 8009b2e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009b32:	9b08      	ldr	r3, [sp, #32]
 8009b34:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d1c1      	bne.n	8009ac0 <_strtod_l+0x9f0>
 8009b3c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009b40:	0d1b      	lsrs	r3, r3, #20
 8009b42:	051b      	lsls	r3, r3, #20
 8009b44:	429d      	cmp	r5, r3
 8009b46:	d1bb      	bne.n	8009ac0 <_strtod_l+0x9f0>
 8009b48:	4630      	mov	r0, r6
 8009b4a:	4639      	mov	r1, r7
 8009b4c:	f7f7 f8b4 	bl	8000cb8 <__aeabi_d2lz>
 8009b50:	f7f6 fd24 	bl	800059c <__aeabi_l2d>
 8009b54:	4602      	mov	r2, r0
 8009b56:	460b      	mov	r3, r1
 8009b58:	4630      	mov	r0, r6
 8009b5a:	4639      	mov	r1, r7
 8009b5c:	f7f6 fb94 	bl	8000288 <__aeabi_dsub>
 8009b60:	460b      	mov	r3, r1
 8009b62:	4602      	mov	r2, r0
 8009b64:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009b68:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009b6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b6e:	ea46 060a 	orr.w	r6, r6, sl
 8009b72:	431e      	orrs	r6, r3
 8009b74:	d06f      	beq.n	8009c56 <_strtod_l+0xb86>
 8009b76:	a30e      	add	r3, pc, #56	@ (adr r3, 8009bb0 <_strtod_l+0xae0>)
 8009b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b7c:	f7f6 ffae 	bl	8000adc <__aeabi_dcmplt>
 8009b80:	2800      	cmp	r0, #0
 8009b82:	f47f acd3 	bne.w	800952c <_strtod_l+0x45c>
 8009b86:	a30c      	add	r3, pc, #48	@ (adr r3, 8009bb8 <_strtod_l+0xae8>)
 8009b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b8c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009b90:	f7f6 ffc2 	bl	8000b18 <__aeabi_dcmpgt>
 8009b94:	2800      	cmp	r0, #0
 8009b96:	d093      	beq.n	8009ac0 <_strtod_l+0x9f0>
 8009b98:	e4c8      	b.n	800952c <_strtod_l+0x45c>
 8009b9a:	bf00      	nop
 8009b9c:	f3af 8000 	nop.w
 8009ba0:	00000000 	.word	0x00000000
 8009ba4:	bff00000 	.word	0xbff00000
 8009ba8:	00000000 	.word	0x00000000
 8009bac:	3ff00000 	.word	0x3ff00000
 8009bb0:	94a03595 	.word	0x94a03595
 8009bb4:	3fdfffff 	.word	0x3fdfffff
 8009bb8:	35afe535 	.word	0x35afe535
 8009bbc:	3fe00000 	.word	0x3fe00000
 8009bc0:	000fffff 	.word	0x000fffff
 8009bc4:	7ff00000 	.word	0x7ff00000
 8009bc8:	7fefffff 	.word	0x7fefffff
 8009bcc:	3ff00000 	.word	0x3ff00000
 8009bd0:	3fe00000 	.word	0x3fe00000
 8009bd4:	7fe00000 	.word	0x7fe00000
 8009bd8:	7c9fffff 	.word	0x7c9fffff
 8009bdc:	9b08      	ldr	r3, [sp, #32]
 8009bde:	b323      	cbz	r3, 8009c2a <_strtod_l+0xb5a>
 8009be0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009be4:	d821      	bhi.n	8009c2a <_strtod_l+0xb5a>
 8009be6:	a328      	add	r3, pc, #160	@ (adr r3, 8009c88 <_strtod_l+0xbb8>)
 8009be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bec:	4630      	mov	r0, r6
 8009bee:	4639      	mov	r1, r7
 8009bf0:	f7f6 ff7e 	bl	8000af0 <__aeabi_dcmple>
 8009bf4:	b1a0      	cbz	r0, 8009c20 <_strtod_l+0xb50>
 8009bf6:	4639      	mov	r1, r7
 8009bf8:	4630      	mov	r0, r6
 8009bfa:	f7f6 ffd5 	bl	8000ba8 <__aeabi_d2uiz>
 8009bfe:	2801      	cmp	r0, #1
 8009c00:	bf38      	it	cc
 8009c02:	2001      	movcc	r0, #1
 8009c04:	f7f6 fc7e 	bl	8000504 <__aeabi_ui2d>
 8009c08:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c0a:	4606      	mov	r6, r0
 8009c0c:	460f      	mov	r7, r1
 8009c0e:	b9fb      	cbnz	r3, 8009c50 <_strtod_l+0xb80>
 8009c10:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009c14:	9014      	str	r0, [sp, #80]	@ 0x50
 8009c16:	9315      	str	r3, [sp, #84]	@ 0x54
 8009c18:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009c1c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009c20:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009c22:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009c26:	1b5b      	subs	r3, r3, r5
 8009c28:	9311      	str	r3, [sp, #68]	@ 0x44
 8009c2a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009c2e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009c32:	f7ff f8f1 	bl	8008e18 <__ulp>
 8009c36:	4650      	mov	r0, sl
 8009c38:	ec53 2b10 	vmov	r2, r3, d0
 8009c3c:	4659      	mov	r1, fp
 8009c3e:	f7f6 fcdb 	bl	80005f8 <__aeabi_dmul>
 8009c42:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009c46:	f7f6 fb21 	bl	800028c <__adddf3>
 8009c4a:	4682      	mov	sl, r0
 8009c4c:	468b      	mov	fp, r1
 8009c4e:	e770      	b.n	8009b32 <_strtod_l+0xa62>
 8009c50:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009c54:	e7e0      	b.n	8009c18 <_strtod_l+0xb48>
 8009c56:	a30e      	add	r3, pc, #56	@ (adr r3, 8009c90 <_strtod_l+0xbc0>)
 8009c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c5c:	f7f6 ff3e 	bl	8000adc <__aeabi_dcmplt>
 8009c60:	e798      	b.n	8009b94 <_strtod_l+0xac4>
 8009c62:	2300      	movs	r3, #0
 8009c64:	930e      	str	r3, [sp, #56]	@ 0x38
 8009c66:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009c68:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009c6a:	6013      	str	r3, [r2, #0]
 8009c6c:	f7ff ba6d 	b.w	800914a <_strtod_l+0x7a>
 8009c70:	2a65      	cmp	r2, #101	@ 0x65
 8009c72:	f43f ab68 	beq.w	8009346 <_strtod_l+0x276>
 8009c76:	2a45      	cmp	r2, #69	@ 0x45
 8009c78:	f43f ab65 	beq.w	8009346 <_strtod_l+0x276>
 8009c7c:	2301      	movs	r3, #1
 8009c7e:	f7ff bba0 	b.w	80093c2 <_strtod_l+0x2f2>
 8009c82:	bf00      	nop
 8009c84:	f3af 8000 	nop.w
 8009c88:	ffc00000 	.word	0xffc00000
 8009c8c:	41dfffff 	.word	0x41dfffff
 8009c90:	94a03595 	.word	0x94a03595
 8009c94:	3fcfffff 	.word	0x3fcfffff

08009c98 <_strtod_r>:
 8009c98:	4b01      	ldr	r3, [pc, #4]	@ (8009ca0 <_strtod_r+0x8>)
 8009c9a:	f7ff ba19 	b.w	80090d0 <_strtod_l>
 8009c9e:	bf00      	nop
 8009ca0:	200003d0 	.word	0x200003d0

08009ca4 <__ssputs_r>:
 8009ca4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ca8:	688e      	ldr	r6, [r1, #8]
 8009caa:	461f      	mov	r7, r3
 8009cac:	42be      	cmp	r6, r7
 8009cae:	680b      	ldr	r3, [r1, #0]
 8009cb0:	4682      	mov	sl, r0
 8009cb2:	460c      	mov	r4, r1
 8009cb4:	4690      	mov	r8, r2
 8009cb6:	d82d      	bhi.n	8009d14 <__ssputs_r+0x70>
 8009cb8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009cbc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009cc0:	d026      	beq.n	8009d10 <__ssputs_r+0x6c>
 8009cc2:	6965      	ldr	r5, [r4, #20]
 8009cc4:	6909      	ldr	r1, [r1, #16]
 8009cc6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009cca:	eba3 0901 	sub.w	r9, r3, r1
 8009cce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009cd2:	1c7b      	adds	r3, r7, #1
 8009cd4:	444b      	add	r3, r9
 8009cd6:	106d      	asrs	r5, r5, #1
 8009cd8:	429d      	cmp	r5, r3
 8009cda:	bf38      	it	cc
 8009cdc:	461d      	movcc	r5, r3
 8009cde:	0553      	lsls	r3, r2, #21
 8009ce0:	d527      	bpl.n	8009d32 <__ssputs_r+0x8e>
 8009ce2:	4629      	mov	r1, r5
 8009ce4:	f7fe fca0 	bl	8008628 <_malloc_r>
 8009ce8:	4606      	mov	r6, r0
 8009cea:	b360      	cbz	r0, 8009d46 <__ssputs_r+0xa2>
 8009cec:	6921      	ldr	r1, [r4, #16]
 8009cee:	464a      	mov	r2, r9
 8009cf0:	f7fd fdb7 	bl	8007862 <memcpy>
 8009cf4:	89a3      	ldrh	r3, [r4, #12]
 8009cf6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009cfa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009cfe:	81a3      	strh	r3, [r4, #12]
 8009d00:	6126      	str	r6, [r4, #16]
 8009d02:	6165      	str	r5, [r4, #20]
 8009d04:	444e      	add	r6, r9
 8009d06:	eba5 0509 	sub.w	r5, r5, r9
 8009d0a:	6026      	str	r6, [r4, #0]
 8009d0c:	60a5      	str	r5, [r4, #8]
 8009d0e:	463e      	mov	r6, r7
 8009d10:	42be      	cmp	r6, r7
 8009d12:	d900      	bls.n	8009d16 <__ssputs_r+0x72>
 8009d14:	463e      	mov	r6, r7
 8009d16:	6820      	ldr	r0, [r4, #0]
 8009d18:	4632      	mov	r2, r6
 8009d1a:	4641      	mov	r1, r8
 8009d1c:	f000 fb6a 	bl	800a3f4 <memmove>
 8009d20:	68a3      	ldr	r3, [r4, #8]
 8009d22:	1b9b      	subs	r3, r3, r6
 8009d24:	60a3      	str	r3, [r4, #8]
 8009d26:	6823      	ldr	r3, [r4, #0]
 8009d28:	4433      	add	r3, r6
 8009d2a:	6023      	str	r3, [r4, #0]
 8009d2c:	2000      	movs	r0, #0
 8009d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d32:	462a      	mov	r2, r5
 8009d34:	f000 ff41 	bl	800abba <_realloc_r>
 8009d38:	4606      	mov	r6, r0
 8009d3a:	2800      	cmp	r0, #0
 8009d3c:	d1e0      	bne.n	8009d00 <__ssputs_r+0x5c>
 8009d3e:	6921      	ldr	r1, [r4, #16]
 8009d40:	4650      	mov	r0, sl
 8009d42:	f7fe fbfd 	bl	8008540 <_free_r>
 8009d46:	230c      	movs	r3, #12
 8009d48:	f8ca 3000 	str.w	r3, [sl]
 8009d4c:	89a3      	ldrh	r3, [r4, #12]
 8009d4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d52:	81a3      	strh	r3, [r4, #12]
 8009d54:	f04f 30ff 	mov.w	r0, #4294967295
 8009d58:	e7e9      	b.n	8009d2e <__ssputs_r+0x8a>
	...

08009d5c <_svfiprintf_r>:
 8009d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d60:	4698      	mov	r8, r3
 8009d62:	898b      	ldrh	r3, [r1, #12]
 8009d64:	061b      	lsls	r3, r3, #24
 8009d66:	b09d      	sub	sp, #116	@ 0x74
 8009d68:	4607      	mov	r7, r0
 8009d6a:	460d      	mov	r5, r1
 8009d6c:	4614      	mov	r4, r2
 8009d6e:	d510      	bpl.n	8009d92 <_svfiprintf_r+0x36>
 8009d70:	690b      	ldr	r3, [r1, #16]
 8009d72:	b973      	cbnz	r3, 8009d92 <_svfiprintf_r+0x36>
 8009d74:	2140      	movs	r1, #64	@ 0x40
 8009d76:	f7fe fc57 	bl	8008628 <_malloc_r>
 8009d7a:	6028      	str	r0, [r5, #0]
 8009d7c:	6128      	str	r0, [r5, #16]
 8009d7e:	b930      	cbnz	r0, 8009d8e <_svfiprintf_r+0x32>
 8009d80:	230c      	movs	r3, #12
 8009d82:	603b      	str	r3, [r7, #0]
 8009d84:	f04f 30ff 	mov.w	r0, #4294967295
 8009d88:	b01d      	add	sp, #116	@ 0x74
 8009d8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d8e:	2340      	movs	r3, #64	@ 0x40
 8009d90:	616b      	str	r3, [r5, #20]
 8009d92:	2300      	movs	r3, #0
 8009d94:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d96:	2320      	movs	r3, #32
 8009d98:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009d9c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009da0:	2330      	movs	r3, #48	@ 0x30
 8009da2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009f40 <_svfiprintf_r+0x1e4>
 8009da6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009daa:	f04f 0901 	mov.w	r9, #1
 8009dae:	4623      	mov	r3, r4
 8009db0:	469a      	mov	sl, r3
 8009db2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009db6:	b10a      	cbz	r2, 8009dbc <_svfiprintf_r+0x60>
 8009db8:	2a25      	cmp	r2, #37	@ 0x25
 8009dba:	d1f9      	bne.n	8009db0 <_svfiprintf_r+0x54>
 8009dbc:	ebba 0b04 	subs.w	fp, sl, r4
 8009dc0:	d00b      	beq.n	8009dda <_svfiprintf_r+0x7e>
 8009dc2:	465b      	mov	r3, fp
 8009dc4:	4622      	mov	r2, r4
 8009dc6:	4629      	mov	r1, r5
 8009dc8:	4638      	mov	r0, r7
 8009dca:	f7ff ff6b 	bl	8009ca4 <__ssputs_r>
 8009dce:	3001      	adds	r0, #1
 8009dd0:	f000 80a7 	beq.w	8009f22 <_svfiprintf_r+0x1c6>
 8009dd4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009dd6:	445a      	add	r2, fp
 8009dd8:	9209      	str	r2, [sp, #36]	@ 0x24
 8009dda:	f89a 3000 	ldrb.w	r3, [sl]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	f000 809f 	beq.w	8009f22 <_svfiprintf_r+0x1c6>
 8009de4:	2300      	movs	r3, #0
 8009de6:	f04f 32ff 	mov.w	r2, #4294967295
 8009dea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009dee:	f10a 0a01 	add.w	sl, sl, #1
 8009df2:	9304      	str	r3, [sp, #16]
 8009df4:	9307      	str	r3, [sp, #28]
 8009df6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009dfa:	931a      	str	r3, [sp, #104]	@ 0x68
 8009dfc:	4654      	mov	r4, sl
 8009dfe:	2205      	movs	r2, #5
 8009e00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e04:	484e      	ldr	r0, [pc, #312]	@ (8009f40 <_svfiprintf_r+0x1e4>)
 8009e06:	f7f6 f9e3 	bl	80001d0 <memchr>
 8009e0a:	9a04      	ldr	r2, [sp, #16]
 8009e0c:	b9d8      	cbnz	r0, 8009e46 <_svfiprintf_r+0xea>
 8009e0e:	06d0      	lsls	r0, r2, #27
 8009e10:	bf44      	itt	mi
 8009e12:	2320      	movmi	r3, #32
 8009e14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e18:	0711      	lsls	r1, r2, #28
 8009e1a:	bf44      	itt	mi
 8009e1c:	232b      	movmi	r3, #43	@ 0x2b
 8009e1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e22:	f89a 3000 	ldrb.w	r3, [sl]
 8009e26:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e28:	d015      	beq.n	8009e56 <_svfiprintf_r+0xfa>
 8009e2a:	9a07      	ldr	r2, [sp, #28]
 8009e2c:	4654      	mov	r4, sl
 8009e2e:	2000      	movs	r0, #0
 8009e30:	f04f 0c0a 	mov.w	ip, #10
 8009e34:	4621      	mov	r1, r4
 8009e36:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e3a:	3b30      	subs	r3, #48	@ 0x30
 8009e3c:	2b09      	cmp	r3, #9
 8009e3e:	d94b      	bls.n	8009ed8 <_svfiprintf_r+0x17c>
 8009e40:	b1b0      	cbz	r0, 8009e70 <_svfiprintf_r+0x114>
 8009e42:	9207      	str	r2, [sp, #28]
 8009e44:	e014      	b.n	8009e70 <_svfiprintf_r+0x114>
 8009e46:	eba0 0308 	sub.w	r3, r0, r8
 8009e4a:	fa09 f303 	lsl.w	r3, r9, r3
 8009e4e:	4313      	orrs	r3, r2
 8009e50:	9304      	str	r3, [sp, #16]
 8009e52:	46a2      	mov	sl, r4
 8009e54:	e7d2      	b.n	8009dfc <_svfiprintf_r+0xa0>
 8009e56:	9b03      	ldr	r3, [sp, #12]
 8009e58:	1d19      	adds	r1, r3, #4
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	9103      	str	r1, [sp, #12]
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	bfbb      	ittet	lt
 8009e62:	425b      	neglt	r3, r3
 8009e64:	f042 0202 	orrlt.w	r2, r2, #2
 8009e68:	9307      	strge	r3, [sp, #28]
 8009e6a:	9307      	strlt	r3, [sp, #28]
 8009e6c:	bfb8      	it	lt
 8009e6e:	9204      	strlt	r2, [sp, #16]
 8009e70:	7823      	ldrb	r3, [r4, #0]
 8009e72:	2b2e      	cmp	r3, #46	@ 0x2e
 8009e74:	d10a      	bne.n	8009e8c <_svfiprintf_r+0x130>
 8009e76:	7863      	ldrb	r3, [r4, #1]
 8009e78:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e7a:	d132      	bne.n	8009ee2 <_svfiprintf_r+0x186>
 8009e7c:	9b03      	ldr	r3, [sp, #12]
 8009e7e:	1d1a      	adds	r2, r3, #4
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	9203      	str	r2, [sp, #12]
 8009e84:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009e88:	3402      	adds	r4, #2
 8009e8a:	9305      	str	r3, [sp, #20]
 8009e8c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009f50 <_svfiprintf_r+0x1f4>
 8009e90:	7821      	ldrb	r1, [r4, #0]
 8009e92:	2203      	movs	r2, #3
 8009e94:	4650      	mov	r0, sl
 8009e96:	f7f6 f99b 	bl	80001d0 <memchr>
 8009e9a:	b138      	cbz	r0, 8009eac <_svfiprintf_r+0x150>
 8009e9c:	9b04      	ldr	r3, [sp, #16]
 8009e9e:	eba0 000a 	sub.w	r0, r0, sl
 8009ea2:	2240      	movs	r2, #64	@ 0x40
 8009ea4:	4082      	lsls	r2, r0
 8009ea6:	4313      	orrs	r3, r2
 8009ea8:	3401      	adds	r4, #1
 8009eaa:	9304      	str	r3, [sp, #16]
 8009eac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009eb0:	4824      	ldr	r0, [pc, #144]	@ (8009f44 <_svfiprintf_r+0x1e8>)
 8009eb2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009eb6:	2206      	movs	r2, #6
 8009eb8:	f7f6 f98a 	bl	80001d0 <memchr>
 8009ebc:	2800      	cmp	r0, #0
 8009ebe:	d036      	beq.n	8009f2e <_svfiprintf_r+0x1d2>
 8009ec0:	4b21      	ldr	r3, [pc, #132]	@ (8009f48 <_svfiprintf_r+0x1ec>)
 8009ec2:	bb1b      	cbnz	r3, 8009f0c <_svfiprintf_r+0x1b0>
 8009ec4:	9b03      	ldr	r3, [sp, #12]
 8009ec6:	3307      	adds	r3, #7
 8009ec8:	f023 0307 	bic.w	r3, r3, #7
 8009ecc:	3308      	adds	r3, #8
 8009ece:	9303      	str	r3, [sp, #12]
 8009ed0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ed2:	4433      	add	r3, r6
 8009ed4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ed6:	e76a      	b.n	8009dae <_svfiprintf_r+0x52>
 8009ed8:	fb0c 3202 	mla	r2, ip, r2, r3
 8009edc:	460c      	mov	r4, r1
 8009ede:	2001      	movs	r0, #1
 8009ee0:	e7a8      	b.n	8009e34 <_svfiprintf_r+0xd8>
 8009ee2:	2300      	movs	r3, #0
 8009ee4:	3401      	adds	r4, #1
 8009ee6:	9305      	str	r3, [sp, #20]
 8009ee8:	4619      	mov	r1, r3
 8009eea:	f04f 0c0a 	mov.w	ip, #10
 8009eee:	4620      	mov	r0, r4
 8009ef0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ef4:	3a30      	subs	r2, #48	@ 0x30
 8009ef6:	2a09      	cmp	r2, #9
 8009ef8:	d903      	bls.n	8009f02 <_svfiprintf_r+0x1a6>
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d0c6      	beq.n	8009e8c <_svfiprintf_r+0x130>
 8009efe:	9105      	str	r1, [sp, #20]
 8009f00:	e7c4      	b.n	8009e8c <_svfiprintf_r+0x130>
 8009f02:	fb0c 2101 	mla	r1, ip, r1, r2
 8009f06:	4604      	mov	r4, r0
 8009f08:	2301      	movs	r3, #1
 8009f0a:	e7f0      	b.n	8009eee <_svfiprintf_r+0x192>
 8009f0c:	ab03      	add	r3, sp, #12
 8009f0e:	9300      	str	r3, [sp, #0]
 8009f10:	462a      	mov	r2, r5
 8009f12:	4b0e      	ldr	r3, [pc, #56]	@ (8009f4c <_svfiprintf_r+0x1f0>)
 8009f14:	a904      	add	r1, sp, #16
 8009f16:	4638      	mov	r0, r7
 8009f18:	f7fc fbfe 	bl	8006718 <_printf_float>
 8009f1c:	1c42      	adds	r2, r0, #1
 8009f1e:	4606      	mov	r6, r0
 8009f20:	d1d6      	bne.n	8009ed0 <_svfiprintf_r+0x174>
 8009f22:	89ab      	ldrh	r3, [r5, #12]
 8009f24:	065b      	lsls	r3, r3, #25
 8009f26:	f53f af2d 	bmi.w	8009d84 <_svfiprintf_r+0x28>
 8009f2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009f2c:	e72c      	b.n	8009d88 <_svfiprintf_r+0x2c>
 8009f2e:	ab03      	add	r3, sp, #12
 8009f30:	9300      	str	r3, [sp, #0]
 8009f32:	462a      	mov	r2, r5
 8009f34:	4b05      	ldr	r3, [pc, #20]	@ (8009f4c <_svfiprintf_r+0x1f0>)
 8009f36:	a904      	add	r1, sp, #16
 8009f38:	4638      	mov	r0, r7
 8009f3a:	f7fc fe85 	bl	8006c48 <_printf_i>
 8009f3e:	e7ed      	b.n	8009f1c <_svfiprintf_r+0x1c0>
 8009f40:	0800b11a 	.word	0x0800b11a
 8009f44:	0800b124 	.word	0x0800b124
 8009f48:	08006719 	.word	0x08006719
 8009f4c:	08009ca5 	.word	0x08009ca5
 8009f50:	0800b120 	.word	0x0800b120

08009f54 <__sfputc_r>:
 8009f54:	6893      	ldr	r3, [r2, #8]
 8009f56:	3b01      	subs	r3, #1
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	b410      	push	{r4}
 8009f5c:	6093      	str	r3, [r2, #8]
 8009f5e:	da08      	bge.n	8009f72 <__sfputc_r+0x1e>
 8009f60:	6994      	ldr	r4, [r2, #24]
 8009f62:	42a3      	cmp	r3, r4
 8009f64:	db01      	blt.n	8009f6a <__sfputc_r+0x16>
 8009f66:	290a      	cmp	r1, #10
 8009f68:	d103      	bne.n	8009f72 <__sfputc_r+0x1e>
 8009f6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009f6e:	f7fd bb64 	b.w	800763a <__swbuf_r>
 8009f72:	6813      	ldr	r3, [r2, #0]
 8009f74:	1c58      	adds	r0, r3, #1
 8009f76:	6010      	str	r0, [r2, #0]
 8009f78:	7019      	strb	r1, [r3, #0]
 8009f7a:	4608      	mov	r0, r1
 8009f7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009f80:	4770      	bx	lr

08009f82 <__sfputs_r>:
 8009f82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f84:	4606      	mov	r6, r0
 8009f86:	460f      	mov	r7, r1
 8009f88:	4614      	mov	r4, r2
 8009f8a:	18d5      	adds	r5, r2, r3
 8009f8c:	42ac      	cmp	r4, r5
 8009f8e:	d101      	bne.n	8009f94 <__sfputs_r+0x12>
 8009f90:	2000      	movs	r0, #0
 8009f92:	e007      	b.n	8009fa4 <__sfputs_r+0x22>
 8009f94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f98:	463a      	mov	r2, r7
 8009f9a:	4630      	mov	r0, r6
 8009f9c:	f7ff ffda 	bl	8009f54 <__sfputc_r>
 8009fa0:	1c43      	adds	r3, r0, #1
 8009fa2:	d1f3      	bne.n	8009f8c <__sfputs_r+0xa>
 8009fa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009fa8 <_vfiprintf_r>:
 8009fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fac:	460d      	mov	r5, r1
 8009fae:	b09d      	sub	sp, #116	@ 0x74
 8009fb0:	4614      	mov	r4, r2
 8009fb2:	4698      	mov	r8, r3
 8009fb4:	4606      	mov	r6, r0
 8009fb6:	b118      	cbz	r0, 8009fc0 <_vfiprintf_r+0x18>
 8009fb8:	6a03      	ldr	r3, [r0, #32]
 8009fba:	b90b      	cbnz	r3, 8009fc0 <_vfiprintf_r+0x18>
 8009fbc:	f7fd f9fc 	bl	80073b8 <__sinit>
 8009fc0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009fc2:	07d9      	lsls	r1, r3, #31
 8009fc4:	d405      	bmi.n	8009fd2 <_vfiprintf_r+0x2a>
 8009fc6:	89ab      	ldrh	r3, [r5, #12]
 8009fc8:	059a      	lsls	r2, r3, #22
 8009fca:	d402      	bmi.n	8009fd2 <_vfiprintf_r+0x2a>
 8009fcc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009fce:	f7fd fc46 	bl	800785e <__retarget_lock_acquire_recursive>
 8009fd2:	89ab      	ldrh	r3, [r5, #12]
 8009fd4:	071b      	lsls	r3, r3, #28
 8009fd6:	d501      	bpl.n	8009fdc <_vfiprintf_r+0x34>
 8009fd8:	692b      	ldr	r3, [r5, #16]
 8009fda:	b99b      	cbnz	r3, 800a004 <_vfiprintf_r+0x5c>
 8009fdc:	4629      	mov	r1, r5
 8009fde:	4630      	mov	r0, r6
 8009fe0:	f7fd fb6a 	bl	80076b8 <__swsetup_r>
 8009fe4:	b170      	cbz	r0, 800a004 <_vfiprintf_r+0x5c>
 8009fe6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009fe8:	07dc      	lsls	r4, r3, #31
 8009fea:	d504      	bpl.n	8009ff6 <_vfiprintf_r+0x4e>
 8009fec:	f04f 30ff 	mov.w	r0, #4294967295
 8009ff0:	b01d      	add	sp, #116	@ 0x74
 8009ff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ff6:	89ab      	ldrh	r3, [r5, #12]
 8009ff8:	0598      	lsls	r0, r3, #22
 8009ffa:	d4f7      	bmi.n	8009fec <_vfiprintf_r+0x44>
 8009ffc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009ffe:	f7fd fc2f 	bl	8007860 <__retarget_lock_release_recursive>
 800a002:	e7f3      	b.n	8009fec <_vfiprintf_r+0x44>
 800a004:	2300      	movs	r3, #0
 800a006:	9309      	str	r3, [sp, #36]	@ 0x24
 800a008:	2320      	movs	r3, #32
 800a00a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a00e:	f8cd 800c 	str.w	r8, [sp, #12]
 800a012:	2330      	movs	r3, #48	@ 0x30
 800a014:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a1c4 <_vfiprintf_r+0x21c>
 800a018:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a01c:	f04f 0901 	mov.w	r9, #1
 800a020:	4623      	mov	r3, r4
 800a022:	469a      	mov	sl, r3
 800a024:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a028:	b10a      	cbz	r2, 800a02e <_vfiprintf_r+0x86>
 800a02a:	2a25      	cmp	r2, #37	@ 0x25
 800a02c:	d1f9      	bne.n	800a022 <_vfiprintf_r+0x7a>
 800a02e:	ebba 0b04 	subs.w	fp, sl, r4
 800a032:	d00b      	beq.n	800a04c <_vfiprintf_r+0xa4>
 800a034:	465b      	mov	r3, fp
 800a036:	4622      	mov	r2, r4
 800a038:	4629      	mov	r1, r5
 800a03a:	4630      	mov	r0, r6
 800a03c:	f7ff ffa1 	bl	8009f82 <__sfputs_r>
 800a040:	3001      	adds	r0, #1
 800a042:	f000 80a7 	beq.w	800a194 <_vfiprintf_r+0x1ec>
 800a046:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a048:	445a      	add	r2, fp
 800a04a:	9209      	str	r2, [sp, #36]	@ 0x24
 800a04c:	f89a 3000 	ldrb.w	r3, [sl]
 800a050:	2b00      	cmp	r3, #0
 800a052:	f000 809f 	beq.w	800a194 <_vfiprintf_r+0x1ec>
 800a056:	2300      	movs	r3, #0
 800a058:	f04f 32ff 	mov.w	r2, #4294967295
 800a05c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a060:	f10a 0a01 	add.w	sl, sl, #1
 800a064:	9304      	str	r3, [sp, #16]
 800a066:	9307      	str	r3, [sp, #28]
 800a068:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a06c:	931a      	str	r3, [sp, #104]	@ 0x68
 800a06e:	4654      	mov	r4, sl
 800a070:	2205      	movs	r2, #5
 800a072:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a076:	4853      	ldr	r0, [pc, #332]	@ (800a1c4 <_vfiprintf_r+0x21c>)
 800a078:	f7f6 f8aa 	bl	80001d0 <memchr>
 800a07c:	9a04      	ldr	r2, [sp, #16]
 800a07e:	b9d8      	cbnz	r0, 800a0b8 <_vfiprintf_r+0x110>
 800a080:	06d1      	lsls	r1, r2, #27
 800a082:	bf44      	itt	mi
 800a084:	2320      	movmi	r3, #32
 800a086:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a08a:	0713      	lsls	r3, r2, #28
 800a08c:	bf44      	itt	mi
 800a08e:	232b      	movmi	r3, #43	@ 0x2b
 800a090:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a094:	f89a 3000 	ldrb.w	r3, [sl]
 800a098:	2b2a      	cmp	r3, #42	@ 0x2a
 800a09a:	d015      	beq.n	800a0c8 <_vfiprintf_r+0x120>
 800a09c:	9a07      	ldr	r2, [sp, #28]
 800a09e:	4654      	mov	r4, sl
 800a0a0:	2000      	movs	r0, #0
 800a0a2:	f04f 0c0a 	mov.w	ip, #10
 800a0a6:	4621      	mov	r1, r4
 800a0a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a0ac:	3b30      	subs	r3, #48	@ 0x30
 800a0ae:	2b09      	cmp	r3, #9
 800a0b0:	d94b      	bls.n	800a14a <_vfiprintf_r+0x1a2>
 800a0b2:	b1b0      	cbz	r0, 800a0e2 <_vfiprintf_r+0x13a>
 800a0b4:	9207      	str	r2, [sp, #28]
 800a0b6:	e014      	b.n	800a0e2 <_vfiprintf_r+0x13a>
 800a0b8:	eba0 0308 	sub.w	r3, r0, r8
 800a0bc:	fa09 f303 	lsl.w	r3, r9, r3
 800a0c0:	4313      	orrs	r3, r2
 800a0c2:	9304      	str	r3, [sp, #16]
 800a0c4:	46a2      	mov	sl, r4
 800a0c6:	e7d2      	b.n	800a06e <_vfiprintf_r+0xc6>
 800a0c8:	9b03      	ldr	r3, [sp, #12]
 800a0ca:	1d19      	adds	r1, r3, #4
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	9103      	str	r1, [sp, #12]
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	bfbb      	ittet	lt
 800a0d4:	425b      	neglt	r3, r3
 800a0d6:	f042 0202 	orrlt.w	r2, r2, #2
 800a0da:	9307      	strge	r3, [sp, #28]
 800a0dc:	9307      	strlt	r3, [sp, #28]
 800a0de:	bfb8      	it	lt
 800a0e0:	9204      	strlt	r2, [sp, #16]
 800a0e2:	7823      	ldrb	r3, [r4, #0]
 800a0e4:	2b2e      	cmp	r3, #46	@ 0x2e
 800a0e6:	d10a      	bne.n	800a0fe <_vfiprintf_r+0x156>
 800a0e8:	7863      	ldrb	r3, [r4, #1]
 800a0ea:	2b2a      	cmp	r3, #42	@ 0x2a
 800a0ec:	d132      	bne.n	800a154 <_vfiprintf_r+0x1ac>
 800a0ee:	9b03      	ldr	r3, [sp, #12]
 800a0f0:	1d1a      	adds	r2, r3, #4
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	9203      	str	r2, [sp, #12]
 800a0f6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a0fa:	3402      	adds	r4, #2
 800a0fc:	9305      	str	r3, [sp, #20]
 800a0fe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a1d4 <_vfiprintf_r+0x22c>
 800a102:	7821      	ldrb	r1, [r4, #0]
 800a104:	2203      	movs	r2, #3
 800a106:	4650      	mov	r0, sl
 800a108:	f7f6 f862 	bl	80001d0 <memchr>
 800a10c:	b138      	cbz	r0, 800a11e <_vfiprintf_r+0x176>
 800a10e:	9b04      	ldr	r3, [sp, #16]
 800a110:	eba0 000a 	sub.w	r0, r0, sl
 800a114:	2240      	movs	r2, #64	@ 0x40
 800a116:	4082      	lsls	r2, r0
 800a118:	4313      	orrs	r3, r2
 800a11a:	3401      	adds	r4, #1
 800a11c:	9304      	str	r3, [sp, #16]
 800a11e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a122:	4829      	ldr	r0, [pc, #164]	@ (800a1c8 <_vfiprintf_r+0x220>)
 800a124:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a128:	2206      	movs	r2, #6
 800a12a:	f7f6 f851 	bl	80001d0 <memchr>
 800a12e:	2800      	cmp	r0, #0
 800a130:	d03f      	beq.n	800a1b2 <_vfiprintf_r+0x20a>
 800a132:	4b26      	ldr	r3, [pc, #152]	@ (800a1cc <_vfiprintf_r+0x224>)
 800a134:	bb1b      	cbnz	r3, 800a17e <_vfiprintf_r+0x1d6>
 800a136:	9b03      	ldr	r3, [sp, #12]
 800a138:	3307      	adds	r3, #7
 800a13a:	f023 0307 	bic.w	r3, r3, #7
 800a13e:	3308      	adds	r3, #8
 800a140:	9303      	str	r3, [sp, #12]
 800a142:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a144:	443b      	add	r3, r7
 800a146:	9309      	str	r3, [sp, #36]	@ 0x24
 800a148:	e76a      	b.n	800a020 <_vfiprintf_r+0x78>
 800a14a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a14e:	460c      	mov	r4, r1
 800a150:	2001      	movs	r0, #1
 800a152:	e7a8      	b.n	800a0a6 <_vfiprintf_r+0xfe>
 800a154:	2300      	movs	r3, #0
 800a156:	3401      	adds	r4, #1
 800a158:	9305      	str	r3, [sp, #20]
 800a15a:	4619      	mov	r1, r3
 800a15c:	f04f 0c0a 	mov.w	ip, #10
 800a160:	4620      	mov	r0, r4
 800a162:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a166:	3a30      	subs	r2, #48	@ 0x30
 800a168:	2a09      	cmp	r2, #9
 800a16a:	d903      	bls.n	800a174 <_vfiprintf_r+0x1cc>
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d0c6      	beq.n	800a0fe <_vfiprintf_r+0x156>
 800a170:	9105      	str	r1, [sp, #20]
 800a172:	e7c4      	b.n	800a0fe <_vfiprintf_r+0x156>
 800a174:	fb0c 2101 	mla	r1, ip, r1, r2
 800a178:	4604      	mov	r4, r0
 800a17a:	2301      	movs	r3, #1
 800a17c:	e7f0      	b.n	800a160 <_vfiprintf_r+0x1b8>
 800a17e:	ab03      	add	r3, sp, #12
 800a180:	9300      	str	r3, [sp, #0]
 800a182:	462a      	mov	r2, r5
 800a184:	4b12      	ldr	r3, [pc, #72]	@ (800a1d0 <_vfiprintf_r+0x228>)
 800a186:	a904      	add	r1, sp, #16
 800a188:	4630      	mov	r0, r6
 800a18a:	f7fc fac5 	bl	8006718 <_printf_float>
 800a18e:	4607      	mov	r7, r0
 800a190:	1c78      	adds	r0, r7, #1
 800a192:	d1d6      	bne.n	800a142 <_vfiprintf_r+0x19a>
 800a194:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a196:	07d9      	lsls	r1, r3, #31
 800a198:	d405      	bmi.n	800a1a6 <_vfiprintf_r+0x1fe>
 800a19a:	89ab      	ldrh	r3, [r5, #12]
 800a19c:	059a      	lsls	r2, r3, #22
 800a19e:	d402      	bmi.n	800a1a6 <_vfiprintf_r+0x1fe>
 800a1a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a1a2:	f7fd fb5d 	bl	8007860 <__retarget_lock_release_recursive>
 800a1a6:	89ab      	ldrh	r3, [r5, #12]
 800a1a8:	065b      	lsls	r3, r3, #25
 800a1aa:	f53f af1f 	bmi.w	8009fec <_vfiprintf_r+0x44>
 800a1ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a1b0:	e71e      	b.n	8009ff0 <_vfiprintf_r+0x48>
 800a1b2:	ab03      	add	r3, sp, #12
 800a1b4:	9300      	str	r3, [sp, #0]
 800a1b6:	462a      	mov	r2, r5
 800a1b8:	4b05      	ldr	r3, [pc, #20]	@ (800a1d0 <_vfiprintf_r+0x228>)
 800a1ba:	a904      	add	r1, sp, #16
 800a1bc:	4630      	mov	r0, r6
 800a1be:	f7fc fd43 	bl	8006c48 <_printf_i>
 800a1c2:	e7e4      	b.n	800a18e <_vfiprintf_r+0x1e6>
 800a1c4:	0800b11a 	.word	0x0800b11a
 800a1c8:	0800b124 	.word	0x0800b124
 800a1cc:	08006719 	.word	0x08006719
 800a1d0:	08009f83 	.word	0x08009f83
 800a1d4:	0800b120 	.word	0x0800b120

0800a1d8 <__sflush_r>:
 800a1d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a1dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1e0:	0716      	lsls	r6, r2, #28
 800a1e2:	4605      	mov	r5, r0
 800a1e4:	460c      	mov	r4, r1
 800a1e6:	d454      	bmi.n	800a292 <__sflush_r+0xba>
 800a1e8:	684b      	ldr	r3, [r1, #4]
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	dc02      	bgt.n	800a1f4 <__sflush_r+0x1c>
 800a1ee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	dd48      	ble.n	800a286 <__sflush_r+0xae>
 800a1f4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a1f6:	2e00      	cmp	r6, #0
 800a1f8:	d045      	beq.n	800a286 <__sflush_r+0xae>
 800a1fa:	2300      	movs	r3, #0
 800a1fc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a200:	682f      	ldr	r7, [r5, #0]
 800a202:	6a21      	ldr	r1, [r4, #32]
 800a204:	602b      	str	r3, [r5, #0]
 800a206:	d030      	beq.n	800a26a <__sflush_r+0x92>
 800a208:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a20a:	89a3      	ldrh	r3, [r4, #12]
 800a20c:	0759      	lsls	r1, r3, #29
 800a20e:	d505      	bpl.n	800a21c <__sflush_r+0x44>
 800a210:	6863      	ldr	r3, [r4, #4]
 800a212:	1ad2      	subs	r2, r2, r3
 800a214:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a216:	b10b      	cbz	r3, 800a21c <__sflush_r+0x44>
 800a218:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a21a:	1ad2      	subs	r2, r2, r3
 800a21c:	2300      	movs	r3, #0
 800a21e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a220:	6a21      	ldr	r1, [r4, #32]
 800a222:	4628      	mov	r0, r5
 800a224:	47b0      	blx	r6
 800a226:	1c43      	adds	r3, r0, #1
 800a228:	89a3      	ldrh	r3, [r4, #12]
 800a22a:	d106      	bne.n	800a23a <__sflush_r+0x62>
 800a22c:	6829      	ldr	r1, [r5, #0]
 800a22e:	291d      	cmp	r1, #29
 800a230:	d82b      	bhi.n	800a28a <__sflush_r+0xb2>
 800a232:	4a2a      	ldr	r2, [pc, #168]	@ (800a2dc <__sflush_r+0x104>)
 800a234:	40ca      	lsrs	r2, r1
 800a236:	07d6      	lsls	r6, r2, #31
 800a238:	d527      	bpl.n	800a28a <__sflush_r+0xb2>
 800a23a:	2200      	movs	r2, #0
 800a23c:	6062      	str	r2, [r4, #4]
 800a23e:	04d9      	lsls	r1, r3, #19
 800a240:	6922      	ldr	r2, [r4, #16]
 800a242:	6022      	str	r2, [r4, #0]
 800a244:	d504      	bpl.n	800a250 <__sflush_r+0x78>
 800a246:	1c42      	adds	r2, r0, #1
 800a248:	d101      	bne.n	800a24e <__sflush_r+0x76>
 800a24a:	682b      	ldr	r3, [r5, #0]
 800a24c:	b903      	cbnz	r3, 800a250 <__sflush_r+0x78>
 800a24e:	6560      	str	r0, [r4, #84]	@ 0x54
 800a250:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a252:	602f      	str	r7, [r5, #0]
 800a254:	b1b9      	cbz	r1, 800a286 <__sflush_r+0xae>
 800a256:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a25a:	4299      	cmp	r1, r3
 800a25c:	d002      	beq.n	800a264 <__sflush_r+0x8c>
 800a25e:	4628      	mov	r0, r5
 800a260:	f7fe f96e 	bl	8008540 <_free_r>
 800a264:	2300      	movs	r3, #0
 800a266:	6363      	str	r3, [r4, #52]	@ 0x34
 800a268:	e00d      	b.n	800a286 <__sflush_r+0xae>
 800a26a:	2301      	movs	r3, #1
 800a26c:	4628      	mov	r0, r5
 800a26e:	47b0      	blx	r6
 800a270:	4602      	mov	r2, r0
 800a272:	1c50      	adds	r0, r2, #1
 800a274:	d1c9      	bne.n	800a20a <__sflush_r+0x32>
 800a276:	682b      	ldr	r3, [r5, #0]
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d0c6      	beq.n	800a20a <__sflush_r+0x32>
 800a27c:	2b1d      	cmp	r3, #29
 800a27e:	d001      	beq.n	800a284 <__sflush_r+0xac>
 800a280:	2b16      	cmp	r3, #22
 800a282:	d11e      	bne.n	800a2c2 <__sflush_r+0xea>
 800a284:	602f      	str	r7, [r5, #0]
 800a286:	2000      	movs	r0, #0
 800a288:	e022      	b.n	800a2d0 <__sflush_r+0xf8>
 800a28a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a28e:	b21b      	sxth	r3, r3
 800a290:	e01b      	b.n	800a2ca <__sflush_r+0xf2>
 800a292:	690f      	ldr	r7, [r1, #16]
 800a294:	2f00      	cmp	r7, #0
 800a296:	d0f6      	beq.n	800a286 <__sflush_r+0xae>
 800a298:	0793      	lsls	r3, r2, #30
 800a29a:	680e      	ldr	r6, [r1, #0]
 800a29c:	bf08      	it	eq
 800a29e:	694b      	ldreq	r3, [r1, #20]
 800a2a0:	600f      	str	r7, [r1, #0]
 800a2a2:	bf18      	it	ne
 800a2a4:	2300      	movne	r3, #0
 800a2a6:	eba6 0807 	sub.w	r8, r6, r7
 800a2aa:	608b      	str	r3, [r1, #8]
 800a2ac:	f1b8 0f00 	cmp.w	r8, #0
 800a2b0:	dde9      	ble.n	800a286 <__sflush_r+0xae>
 800a2b2:	6a21      	ldr	r1, [r4, #32]
 800a2b4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a2b6:	4643      	mov	r3, r8
 800a2b8:	463a      	mov	r2, r7
 800a2ba:	4628      	mov	r0, r5
 800a2bc:	47b0      	blx	r6
 800a2be:	2800      	cmp	r0, #0
 800a2c0:	dc08      	bgt.n	800a2d4 <__sflush_r+0xfc>
 800a2c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a2ca:	81a3      	strh	r3, [r4, #12]
 800a2cc:	f04f 30ff 	mov.w	r0, #4294967295
 800a2d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a2d4:	4407      	add	r7, r0
 800a2d6:	eba8 0800 	sub.w	r8, r8, r0
 800a2da:	e7e7      	b.n	800a2ac <__sflush_r+0xd4>
 800a2dc:	20400001 	.word	0x20400001

0800a2e0 <_fflush_r>:
 800a2e0:	b538      	push	{r3, r4, r5, lr}
 800a2e2:	690b      	ldr	r3, [r1, #16]
 800a2e4:	4605      	mov	r5, r0
 800a2e6:	460c      	mov	r4, r1
 800a2e8:	b913      	cbnz	r3, 800a2f0 <_fflush_r+0x10>
 800a2ea:	2500      	movs	r5, #0
 800a2ec:	4628      	mov	r0, r5
 800a2ee:	bd38      	pop	{r3, r4, r5, pc}
 800a2f0:	b118      	cbz	r0, 800a2fa <_fflush_r+0x1a>
 800a2f2:	6a03      	ldr	r3, [r0, #32]
 800a2f4:	b90b      	cbnz	r3, 800a2fa <_fflush_r+0x1a>
 800a2f6:	f7fd f85f 	bl	80073b8 <__sinit>
 800a2fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d0f3      	beq.n	800a2ea <_fflush_r+0xa>
 800a302:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a304:	07d0      	lsls	r0, r2, #31
 800a306:	d404      	bmi.n	800a312 <_fflush_r+0x32>
 800a308:	0599      	lsls	r1, r3, #22
 800a30a:	d402      	bmi.n	800a312 <_fflush_r+0x32>
 800a30c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a30e:	f7fd faa6 	bl	800785e <__retarget_lock_acquire_recursive>
 800a312:	4628      	mov	r0, r5
 800a314:	4621      	mov	r1, r4
 800a316:	f7ff ff5f 	bl	800a1d8 <__sflush_r>
 800a31a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a31c:	07da      	lsls	r2, r3, #31
 800a31e:	4605      	mov	r5, r0
 800a320:	d4e4      	bmi.n	800a2ec <_fflush_r+0xc>
 800a322:	89a3      	ldrh	r3, [r4, #12]
 800a324:	059b      	lsls	r3, r3, #22
 800a326:	d4e1      	bmi.n	800a2ec <_fflush_r+0xc>
 800a328:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a32a:	f7fd fa99 	bl	8007860 <__retarget_lock_release_recursive>
 800a32e:	e7dd      	b.n	800a2ec <_fflush_r+0xc>

0800a330 <__swhatbuf_r>:
 800a330:	b570      	push	{r4, r5, r6, lr}
 800a332:	460c      	mov	r4, r1
 800a334:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a338:	2900      	cmp	r1, #0
 800a33a:	b096      	sub	sp, #88	@ 0x58
 800a33c:	4615      	mov	r5, r2
 800a33e:	461e      	mov	r6, r3
 800a340:	da0d      	bge.n	800a35e <__swhatbuf_r+0x2e>
 800a342:	89a3      	ldrh	r3, [r4, #12]
 800a344:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a348:	f04f 0100 	mov.w	r1, #0
 800a34c:	bf14      	ite	ne
 800a34e:	2340      	movne	r3, #64	@ 0x40
 800a350:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a354:	2000      	movs	r0, #0
 800a356:	6031      	str	r1, [r6, #0]
 800a358:	602b      	str	r3, [r5, #0]
 800a35a:	b016      	add	sp, #88	@ 0x58
 800a35c:	bd70      	pop	{r4, r5, r6, pc}
 800a35e:	466a      	mov	r2, sp
 800a360:	f000 f874 	bl	800a44c <_fstat_r>
 800a364:	2800      	cmp	r0, #0
 800a366:	dbec      	blt.n	800a342 <__swhatbuf_r+0x12>
 800a368:	9901      	ldr	r1, [sp, #4]
 800a36a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a36e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a372:	4259      	negs	r1, r3
 800a374:	4159      	adcs	r1, r3
 800a376:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a37a:	e7eb      	b.n	800a354 <__swhatbuf_r+0x24>

0800a37c <__smakebuf_r>:
 800a37c:	898b      	ldrh	r3, [r1, #12]
 800a37e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a380:	079d      	lsls	r5, r3, #30
 800a382:	4606      	mov	r6, r0
 800a384:	460c      	mov	r4, r1
 800a386:	d507      	bpl.n	800a398 <__smakebuf_r+0x1c>
 800a388:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a38c:	6023      	str	r3, [r4, #0]
 800a38e:	6123      	str	r3, [r4, #16]
 800a390:	2301      	movs	r3, #1
 800a392:	6163      	str	r3, [r4, #20]
 800a394:	b003      	add	sp, #12
 800a396:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a398:	ab01      	add	r3, sp, #4
 800a39a:	466a      	mov	r2, sp
 800a39c:	f7ff ffc8 	bl	800a330 <__swhatbuf_r>
 800a3a0:	9f00      	ldr	r7, [sp, #0]
 800a3a2:	4605      	mov	r5, r0
 800a3a4:	4639      	mov	r1, r7
 800a3a6:	4630      	mov	r0, r6
 800a3a8:	f7fe f93e 	bl	8008628 <_malloc_r>
 800a3ac:	b948      	cbnz	r0, 800a3c2 <__smakebuf_r+0x46>
 800a3ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3b2:	059a      	lsls	r2, r3, #22
 800a3b4:	d4ee      	bmi.n	800a394 <__smakebuf_r+0x18>
 800a3b6:	f023 0303 	bic.w	r3, r3, #3
 800a3ba:	f043 0302 	orr.w	r3, r3, #2
 800a3be:	81a3      	strh	r3, [r4, #12]
 800a3c0:	e7e2      	b.n	800a388 <__smakebuf_r+0xc>
 800a3c2:	89a3      	ldrh	r3, [r4, #12]
 800a3c4:	6020      	str	r0, [r4, #0]
 800a3c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a3ca:	81a3      	strh	r3, [r4, #12]
 800a3cc:	9b01      	ldr	r3, [sp, #4]
 800a3ce:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a3d2:	b15b      	cbz	r3, 800a3ec <__smakebuf_r+0x70>
 800a3d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a3d8:	4630      	mov	r0, r6
 800a3da:	f000 f849 	bl	800a470 <_isatty_r>
 800a3de:	b128      	cbz	r0, 800a3ec <__smakebuf_r+0x70>
 800a3e0:	89a3      	ldrh	r3, [r4, #12]
 800a3e2:	f023 0303 	bic.w	r3, r3, #3
 800a3e6:	f043 0301 	orr.w	r3, r3, #1
 800a3ea:	81a3      	strh	r3, [r4, #12]
 800a3ec:	89a3      	ldrh	r3, [r4, #12]
 800a3ee:	431d      	orrs	r5, r3
 800a3f0:	81a5      	strh	r5, [r4, #12]
 800a3f2:	e7cf      	b.n	800a394 <__smakebuf_r+0x18>

0800a3f4 <memmove>:
 800a3f4:	4288      	cmp	r0, r1
 800a3f6:	b510      	push	{r4, lr}
 800a3f8:	eb01 0402 	add.w	r4, r1, r2
 800a3fc:	d902      	bls.n	800a404 <memmove+0x10>
 800a3fe:	4284      	cmp	r4, r0
 800a400:	4623      	mov	r3, r4
 800a402:	d807      	bhi.n	800a414 <memmove+0x20>
 800a404:	1e43      	subs	r3, r0, #1
 800a406:	42a1      	cmp	r1, r4
 800a408:	d008      	beq.n	800a41c <memmove+0x28>
 800a40a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a40e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a412:	e7f8      	b.n	800a406 <memmove+0x12>
 800a414:	4402      	add	r2, r0
 800a416:	4601      	mov	r1, r0
 800a418:	428a      	cmp	r2, r1
 800a41a:	d100      	bne.n	800a41e <memmove+0x2a>
 800a41c:	bd10      	pop	{r4, pc}
 800a41e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a422:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a426:	e7f7      	b.n	800a418 <memmove+0x24>

0800a428 <strncmp>:
 800a428:	b510      	push	{r4, lr}
 800a42a:	b16a      	cbz	r2, 800a448 <strncmp+0x20>
 800a42c:	3901      	subs	r1, #1
 800a42e:	1884      	adds	r4, r0, r2
 800a430:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a434:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a438:	429a      	cmp	r2, r3
 800a43a:	d103      	bne.n	800a444 <strncmp+0x1c>
 800a43c:	42a0      	cmp	r0, r4
 800a43e:	d001      	beq.n	800a444 <strncmp+0x1c>
 800a440:	2a00      	cmp	r2, #0
 800a442:	d1f5      	bne.n	800a430 <strncmp+0x8>
 800a444:	1ad0      	subs	r0, r2, r3
 800a446:	bd10      	pop	{r4, pc}
 800a448:	4610      	mov	r0, r2
 800a44a:	e7fc      	b.n	800a446 <strncmp+0x1e>

0800a44c <_fstat_r>:
 800a44c:	b538      	push	{r3, r4, r5, lr}
 800a44e:	4d07      	ldr	r5, [pc, #28]	@ (800a46c <_fstat_r+0x20>)
 800a450:	2300      	movs	r3, #0
 800a452:	4604      	mov	r4, r0
 800a454:	4608      	mov	r0, r1
 800a456:	4611      	mov	r1, r2
 800a458:	602b      	str	r3, [r5, #0]
 800a45a:	f7f7 f8b1 	bl	80015c0 <_fstat>
 800a45e:	1c43      	adds	r3, r0, #1
 800a460:	d102      	bne.n	800a468 <_fstat_r+0x1c>
 800a462:	682b      	ldr	r3, [r5, #0]
 800a464:	b103      	cbz	r3, 800a468 <_fstat_r+0x1c>
 800a466:	6023      	str	r3, [r4, #0]
 800a468:	bd38      	pop	{r3, r4, r5, pc}
 800a46a:	bf00      	nop
 800a46c:	20001688 	.word	0x20001688

0800a470 <_isatty_r>:
 800a470:	b538      	push	{r3, r4, r5, lr}
 800a472:	4d06      	ldr	r5, [pc, #24]	@ (800a48c <_isatty_r+0x1c>)
 800a474:	2300      	movs	r3, #0
 800a476:	4604      	mov	r4, r0
 800a478:	4608      	mov	r0, r1
 800a47a:	602b      	str	r3, [r5, #0]
 800a47c:	f7f7 f8b0 	bl	80015e0 <_isatty>
 800a480:	1c43      	adds	r3, r0, #1
 800a482:	d102      	bne.n	800a48a <_isatty_r+0x1a>
 800a484:	682b      	ldr	r3, [r5, #0]
 800a486:	b103      	cbz	r3, 800a48a <_isatty_r+0x1a>
 800a488:	6023      	str	r3, [r4, #0]
 800a48a:	bd38      	pop	{r3, r4, r5, pc}
 800a48c:	20001688 	.word	0x20001688

0800a490 <_sbrk_r>:
 800a490:	b538      	push	{r3, r4, r5, lr}
 800a492:	4d06      	ldr	r5, [pc, #24]	@ (800a4ac <_sbrk_r+0x1c>)
 800a494:	2300      	movs	r3, #0
 800a496:	4604      	mov	r4, r0
 800a498:	4608      	mov	r0, r1
 800a49a:	602b      	str	r3, [r5, #0]
 800a49c:	f7f7 f8b8 	bl	8001610 <_sbrk>
 800a4a0:	1c43      	adds	r3, r0, #1
 800a4a2:	d102      	bne.n	800a4aa <_sbrk_r+0x1a>
 800a4a4:	682b      	ldr	r3, [r5, #0]
 800a4a6:	b103      	cbz	r3, 800a4aa <_sbrk_r+0x1a>
 800a4a8:	6023      	str	r3, [r4, #0]
 800a4aa:	bd38      	pop	{r3, r4, r5, pc}
 800a4ac:	20001688 	.word	0x20001688

0800a4b0 <nan>:
 800a4b0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a4b8 <nan+0x8>
 800a4b4:	4770      	bx	lr
 800a4b6:	bf00      	nop
 800a4b8:	00000000 	.word	0x00000000
 800a4bc:	7ff80000 	.word	0x7ff80000

0800a4c0 <__assert_func>:
 800a4c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a4c2:	4614      	mov	r4, r2
 800a4c4:	461a      	mov	r2, r3
 800a4c6:	4b09      	ldr	r3, [pc, #36]	@ (800a4ec <__assert_func+0x2c>)
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	4605      	mov	r5, r0
 800a4cc:	68d8      	ldr	r0, [r3, #12]
 800a4ce:	b14c      	cbz	r4, 800a4e4 <__assert_func+0x24>
 800a4d0:	4b07      	ldr	r3, [pc, #28]	@ (800a4f0 <__assert_func+0x30>)
 800a4d2:	9100      	str	r1, [sp, #0]
 800a4d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a4d8:	4906      	ldr	r1, [pc, #24]	@ (800a4f4 <__assert_func+0x34>)
 800a4da:	462b      	mov	r3, r5
 800a4dc:	f000 fba8 	bl	800ac30 <fiprintf>
 800a4e0:	f000 fbb8 	bl	800ac54 <abort>
 800a4e4:	4b04      	ldr	r3, [pc, #16]	@ (800a4f8 <__assert_func+0x38>)
 800a4e6:	461c      	mov	r4, r3
 800a4e8:	e7f3      	b.n	800a4d2 <__assert_func+0x12>
 800a4ea:	bf00      	nop
 800a4ec:	20000380 	.word	0x20000380
 800a4f0:	0800b133 	.word	0x0800b133
 800a4f4:	0800b140 	.word	0x0800b140
 800a4f8:	0800b16e 	.word	0x0800b16e

0800a4fc <_calloc_r>:
 800a4fc:	b570      	push	{r4, r5, r6, lr}
 800a4fe:	fba1 5402 	umull	r5, r4, r1, r2
 800a502:	b934      	cbnz	r4, 800a512 <_calloc_r+0x16>
 800a504:	4629      	mov	r1, r5
 800a506:	f7fe f88f 	bl	8008628 <_malloc_r>
 800a50a:	4606      	mov	r6, r0
 800a50c:	b928      	cbnz	r0, 800a51a <_calloc_r+0x1e>
 800a50e:	4630      	mov	r0, r6
 800a510:	bd70      	pop	{r4, r5, r6, pc}
 800a512:	220c      	movs	r2, #12
 800a514:	6002      	str	r2, [r0, #0]
 800a516:	2600      	movs	r6, #0
 800a518:	e7f9      	b.n	800a50e <_calloc_r+0x12>
 800a51a:	462a      	mov	r2, r5
 800a51c:	4621      	mov	r1, r4
 800a51e:	f7fd f921 	bl	8007764 <memset>
 800a522:	e7f4      	b.n	800a50e <_calloc_r+0x12>

0800a524 <rshift>:
 800a524:	6903      	ldr	r3, [r0, #16]
 800a526:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a52a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a52e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a532:	f100 0414 	add.w	r4, r0, #20
 800a536:	dd45      	ble.n	800a5c4 <rshift+0xa0>
 800a538:	f011 011f 	ands.w	r1, r1, #31
 800a53c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a540:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a544:	d10c      	bne.n	800a560 <rshift+0x3c>
 800a546:	f100 0710 	add.w	r7, r0, #16
 800a54a:	4629      	mov	r1, r5
 800a54c:	42b1      	cmp	r1, r6
 800a54e:	d334      	bcc.n	800a5ba <rshift+0x96>
 800a550:	1a9b      	subs	r3, r3, r2
 800a552:	009b      	lsls	r3, r3, #2
 800a554:	1eea      	subs	r2, r5, #3
 800a556:	4296      	cmp	r6, r2
 800a558:	bf38      	it	cc
 800a55a:	2300      	movcc	r3, #0
 800a55c:	4423      	add	r3, r4
 800a55e:	e015      	b.n	800a58c <rshift+0x68>
 800a560:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a564:	f1c1 0820 	rsb	r8, r1, #32
 800a568:	40cf      	lsrs	r7, r1
 800a56a:	f105 0e04 	add.w	lr, r5, #4
 800a56e:	46a1      	mov	r9, r4
 800a570:	4576      	cmp	r6, lr
 800a572:	46f4      	mov	ip, lr
 800a574:	d815      	bhi.n	800a5a2 <rshift+0x7e>
 800a576:	1a9a      	subs	r2, r3, r2
 800a578:	0092      	lsls	r2, r2, #2
 800a57a:	3a04      	subs	r2, #4
 800a57c:	3501      	adds	r5, #1
 800a57e:	42ae      	cmp	r6, r5
 800a580:	bf38      	it	cc
 800a582:	2200      	movcc	r2, #0
 800a584:	18a3      	adds	r3, r4, r2
 800a586:	50a7      	str	r7, [r4, r2]
 800a588:	b107      	cbz	r7, 800a58c <rshift+0x68>
 800a58a:	3304      	adds	r3, #4
 800a58c:	1b1a      	subs	r2, r3, r4
 800a58e:	42a3      	cmp	r3, r4
 800a590:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a594:	bf08      	it	eq
 800a596:	2300      	moveq	r3, #0
 800a598:	6102      	str	r2, [r0, #16]
 800a59a:	bf08      	it	eq
 800a59c:	6143      	streq	r3, [r0, #20]
 800a59e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a5a2:	f8dc c000 	ldr.w	ip, [ip]
 800a5a6:	fa0c fc08 	lsl.w	ip, ip, r8
 800a5aa:	ea4c 0707 	orr.w	r7, ip, r7
 800a5ae:	f849 7b04 	str.w	r7, [r9], #4
 800a5b2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a5b6:	40cf      	lsrs	r7, r1
 800a5b8:	e7da      	b.n	800a570 <rshift+0x4c>
 800a5ba:	f851 cb04 	ldr.w	ip, [r1], #4
 800a5be:	f847 cf04 	str.w	ip, [r7, #4]!
 800a5c2:	e7c3      	b.n	800a54c <rshift+0x28>
 800a5c4:	4623      	mov	r3, r4
 800a5c6:	e7e1      	b.n	800a58c <rshift+0x68>

0800a5c8 <__hexdig_fun>:
 800a5c8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a5cc:	2b09      	cmp	r3, #9
 800a5ce:	d802      	bhi.n	800a5d6 <__hexdig_fun+0xe>
 800a5d0:	3820      	subs	r0, #32
 800a5d2:	b2c0      	uxtb	r0, r0
 800a5d4:	4770      	bx	lr
 800a5d6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a5da:	2b05      	cmp	r3, #5
 800a5dc:	d801      	bhi.n	800a5e2 <__hexdig_fun+0x1a>
 800a5de:	3847      	subs	r0, #71	@ 0x47
 800a5e0:	e7f7      	b.n	800a5d2 <__hexdig_fun+0xa>
 800a5e2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a5e6:	2b05      	cmp	r3, #5
 800a5e8:	d801      	bhi.n	800a5ee <__hexdig_fun+0x26>
 800a5ea:	3827      	subs	r0, #39	@ 0x27
 800a5ec:	e7f1      	b.n	800a5d2 <__hexdig_fun+0xa>
 800a5ee:	2000      	movs	r0, #0
 800a5f0:	4770      	bx	lr
	...

0800a5f4 <__gethex>:
 800a5f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5f8:	b085      	sub	sp, #20
 800a5fa:	468a      	mov	sl, r1
 800a5fc:	9302      	str	r3, [sp, #8]
 800a5fe:	680b      	ldr	r3, [r1, #0]
 800a600:	9001      	str	r0, [sp, #4]
 800a602:	4690      	mov	r8, r2
 800a604:	1c9c      	adds	r4, r3, #2
 800a606:	46a1      	mov	r9, r4
 800a608:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a60c:	2830      	cmp	r0, #48	@ 0x30
 800a60e:	d0fa      	beq.n	800a606 <__gethex+0x12>
 800a610:	eba9 0303 	sub.w	r3, r9, r3
 800a614:	f1a3 0b02 	sub.w	fp, r3, #2
 800a618:	f7ff ffd6 	bl	800a5c8 <__hexdig_fun>
 800a61c:	4605      	mov	r5, r0
 800a61e:	2800      	cmp	r0, #0
 800a620:	d168      	bne.n	800a6f4 <__gethex+0x100>
 800a622:	49a0      	ldr	r1, [pc, #640]	@ (800a8a4 <__gethex+0x2b0>)
 800a624:	2201      	movs	r2, #1
 800a626:	4648      	mov	r0, r9
 800a628:	f7ff fefe 	bl	800a428 <strncmp>
 800a62c:	4607      	mov	r7, r0
 800a62e:	2800      	cmp	r0, #0
 800a630:	d167      	bne.n	800a702 <__gethex+0x10e>
 800a632:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a636:	4626      	mov	r6, r4
 800a638:	f7ff ffc6 	bl	800a5c8 <__hexdig_fun>
 800a63c:	2800      	cmp	r0, #0
 800a63e:	d062      	beq.n	800a706 <__gethex+0x112>
 800a640:	4623      	mov	r3, r4
 800a642:	7818      	ldrb	r0, [r3, #0]
 800a644:	2830      	cmp	r0, #48	@ 0x30
 800a646:	4699      	mov	r9, r3
 800a648:	f103 0301 	add.w	r3, r3, #1
 800a64c:	d0f9      	beq.n	800a642 <__gethex+0x4e>
 800a64e:	f7ff ffbb 	bl	800a5c8 <__hexdig_fun>
 800a652:	fab0 f580 	clz	r5, r0
 800a656:	096d      	lsrs	r5, r5, #5
 800a658:	f04f 0b01 	mov.w	fp, #1
 800a65c:	464a      	mov	r2, r9
 800a65e:	4616      	mov	r6, r2
 800a660:	3201      	adds	r2, #1
 800a662:	7830      	ldrb	r0, [r6, #0]
 800a664:	f7ff ffb0 	bl	800a5c8 <__hexdig_fun>
 800a668:	2800      	cmp	r0, #0
 800a66a:	d1f8      	bne.n	800a65e <__gethex+0x6a>
 800a66c:	498d      	ldr	r1, [pc, #564]	@ (800a8a4 <__gethex+0x2b0>)
 800a66e:	2201      	movs	r2, #1
 800a670:	4630      	mov	r0, r6
 800a672:	f7ff fed9 	bl	800a428 <strncmp>
 800a676:	2800      	cmp	r0, #0
 800a678:	d13f      	bne.n	800a6fa <__gethex+0x106>
 800a67a:	b944      	cbnz	r4, 800a68e <__gethex+0x9a>
 800a67c:	1c74      	adds	r4, r6, #1
 800a67e:	4622      	mov	r2, r4
 800a680:	4616      	mov	r6, r2
 800a682:	3201      	adds	r2, #1
 800a684:	7830      	ldrb	r0, [r6, #0]
 800a686:	f7ff ff9f 	bl	800a5c8 <__hexdig_fun>
 800a68a:	2800      	cmp	r0, #0
 800a68c:	d1f8      	bne.n	800a680 <__gethex+0x8c>
 800a68e:	1ba4      	subs	r4, r4, r6
 800a690:	00a7      	lsls	r7, r4, #2
 800a692:	7833      	ldrb	r3, [r6, #0]
 800a694:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a698:	2b50      	cmp	r3, #80	@ 0x50
 800a69a:	d13e      	bne.n	800a71a <__gethex+0x126>
 800a69c:	7873      	ldrb	r3, [r6, #1]
 800a69e:	2b2b      	cmp	r3, #43	@ 0x2b
 800a6a0:	d033      	beq.n	800a70a <__gethex+0x116>
 800a6a2:	2b2d      	cmp	r3, #45	@ 0x2d
 800a6a4:	d034      	beq.n	800a710 <__gethex+0x11c>
 800a6a6:	1c71      	adds	r1, r6, #1
 800a6a8:	2400      	movs	r4, #0
 800a6aa:	7808      	ldrb	r0, [r1, #0]
 800a6ac:	f7ff ff8c 	bl	800a5c8 <__hexdig_fun>
 800a6b0:	1e43      	subs	r3, r0, #1
 800a6b2:	b2db      	uxtb	r3, r3
 800a6b4:	2b18      	cmp	r3, #24
 800a6b6:	d830      	bhi.n	800a71a <__gethex+0x126>
 800a6b8:	f1a0 0210 	sub.w	r2, r0, #16
 800a6bc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a6c0:	f7ff ff82 	bl	800a5c8 <__hexdig_fun>
 800a6c4:	f100 3cff 	add.w	ip, r0, #4294967295
 800a6c8:	fa5f fc8c 	uxtb.w	ip, ip
 800a6cc:	f1bc 0f18 	cmp.w	ip, #24
 800a6d0:	f04f 030a 	mov.w	r3, #10
 800a6d4:	d91e      	bls.n	800a714 <__gethex+0x120>
 800a6d6:	b104      	cbz	r4, 800a6da <__gethex+0xe6>
 800a6d8:	4252      	negs	r2, r2
 800a6da:	4417      	add	r7, r2
 800a6dc:	f8ca 1000 	str.w	r1, [sl]
 800a6e0:	b1ed      	cbz	r5, 800a71e <__gethex+0x12a>
 800a6e2:	f1bb 0f00 	cmp.w	fp, #0
 800a6e6:	bf0c      	ite	eq
 800a6e8:	2506      	moveq	r5, #6
 800a6ea:	2500      	movne	r5, #0
 800a6ec:	4628      	mov	r0, r5
 800a6ee:	b005      	add	sp, #20
 800a6f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6f4:	2500      	movs	r5, #0
 800a6f6:	462c      	mov	r4, r5
 800a6f8:	e7b0      	b.n	800a65c <__gethex+0x68>
 800a6fa:	2c00      	cmp	r4, #0
 800a6fc:	d1c7      	bne.n	800a68e <__gethex+0x9a>
 800a6fe:	4627      	mov	r7, r4
 800a700:	e7c7      	b.n	800a692 <__gethex+0x9e>
 800a702:	464e      	mov	r6, r9
 800a704:	462f      	mov	r7, r5
 800a706:	2501      	movs	r5, #1
 800a708:	e7c3      	b.n	800a692 <__gethex+0x9e>
 800a70a:	2400      	movs	r4, #0
 800a70c:	1cb1      	adds	r1, r6, #2
 800a70e:	e7cc      	b.n	800a6aa <__gethex+0xb6>
 800a710:	2401      	movs	r4, #1
 800a712:	e7fb      	b.n	800a70c <__gethex+0x118>
 800a714:	fb03 0002 	mla	r0, r3, r2, r0
 800a718:	e7ce      	b.n	800a6b8 <__gethex+0xc4>
 800a71a:	4631      	mov	r1, r6
 800a71c:	e7de      	b.n	800a6dc <__gethex+0xe8>
 800a71e:	eba6 0309 	sub.w	r3, r6, r9
 800a722:	3b01      	subs	r3, #1
 800a724:	4629      	mov	r1, r5
 800a726:	2b07      	cmp	r3, #7
 800a728:	dc0a      	bgt.n	800a740 <__gethex+0x14c>
 800a72a:	9801      	ldr	r0, [sp, #4]
 800a72c:	f7fe f808 	bl	8008740 <_Balloc>
 800a730:	4604      	mov	r4, r0
 800a732:	b940      	cbnz	r0, 800a746 <__gethex+0x152>
 800a734:	4b5c      	ldr	r3, [pc, #368]	@ (800a8a8 <__gethex+0x2b4>)
 800a736:	4602      	mov	r2, r0
 800a738:	21e4      	movs	r1, #228	@ 0xe4
 800a73a:	485c      	ldr	r0, [pc, #368]	@ (800a8ac <__gethex+0x2b8>)
 800a73c:	f7ff fec0 	bl	800a4c0 <__assert_func>
 800a740:	3101      	adds	r1, #1
 800a742:	105b      	asrs	r3, r3, #1
 800a744:	e7ef      	b.n	800a726 <__gethex+0x132>
 800a746:	f100 0a14 	add.w	sl, r0, #20
 800a74a:	2300      	movs	r3, #0
 800a74c:	4655      	mov	r5, sl
 800a74e:	469b      	mov	fp, r3
 800a750:	45b1      	cmp	r9, r6
 800a752:	d337      	bcc.n	800a7c4 <__gethex+0x1d0>
 800a754:	f845 bb04 	str.w	fp, [r5], #4
 800a758:	eba5 050a 	sub.w	r5, r5, sl
 800a75c:	10ad      	asrs	r5, r5, #2
 800a75e:	6125      	str	r5, [r4, #16]
 800a760:	4658      	mov	r0, fp
 800a762:	f7fe f8df 	bl	8008924 <__hi0bits>
 800a766:	016d      	lsls	r5, r5, #5
 800a768:	f8d8 6000 	ldr.w	r6, [r8]
 800a76c:	1a2d      	subs	r5, r5, r0
 800a76e:	42b5      	cmp	r5, r6
 800a770:	dd54      	ble.n	800a81c <__gethex+0x228>
 800a772:	1bad      	subs	r5, r5, r6
 800a774:	4629      	mov	r1, r5
 800a776:	4620      	mov	r0, r4
 800a778:	f7fe fc6b 	bl	8009052 <__any_on>
 800a77c:	4681      	mov	r9, r0
 800a77e:	b178      	cbz	r0, 800a7a0 <__gethex+0x1ac>
 800a780:	1e6b      	subs	r3, r5, #1
 800a782:	1159      	asrs	r1, r3, #5
 800a784:	f003 021f 	and.w	r2, r3, #31
 800a788:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a78c:	f04f 0901 	mov.w	r9, #1
 800a790:	fa09 f202 	lsl.w	r2, r9, r2
 800a794:	420a      	tst	r2, r1
 800a796:	d003      	beq.n	800a7a0 <__gethex+0x1ac>
 800a798:	454b      	cmp	r3, r9
 800a79a:	dc36      	bgt.n	800a80a <__gethex+0x216>
 800a79c:	f04f 0902 	mov.w	r9, #2
 800a7a0:	4629      	mov	r1, r5
 800a7a2:	4620      	mov	r0, r4
 800a7a4:	f7ff febe 	bl	800a524 <rshift>
 800a7a8:	442f      	add	r7, r5
 800a7aa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a7ae:	42bb      	cmp	r3, r7
 800a7b0:	da42      	bge.n	800a838 <__gethex+0x244>
 800a7b2:	9801      	ldr	r0, [sp, #4]
 800a7b4:	4621      	mov	r1, r4
 800a7b6:	f7fe f803 	bl	80087c0 <_Bfree>
 800a7ba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a7bc:	2300      	movs	r3, #0
 800a7be:	6013      	str	r3, [r2, #0]
 800a7c0:	25a3      	movs	r5, #163	@ 0xa3
 800a7c2:	e793      	b.n	800a6ec <__gethex+0xf8>
 800a7c4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a7c8:	2a2e      	cmp	r2, #46	@ 0x2e
 800a7ca:	d012      	beq.n	800a7f2 <__gethex+0x1fe>
 800a7cc:	2b20      	cmp	r3, #32
 800a7ce:	d104      	bne.n	800a7da <__gethex+0x1e6>
 800a7d0:	f845 bb04 	str.w	fp, [r5], #4
 800a7d4:	f04f 0b00 	mov.w	fp, #0
 800a7d8:	465b      	mov	r3, fp
 800a7da:	7830      	ldrb	r0, [r6, #0]
 800a7dc:	9303      	str	r3, [sp, #12]
 800a7de:	f7ff fef3 	bl	800a5c8 <__hexdig_fun>
 800a7e2:	9b03      	ldr	r3, [sp, #12]
 800a7e4:	f000 000f 	and.w	r0, r0, #15
 800a7e8:	4098      	lsls	r0, r3
 800a7ea:	ea4b 0b00 	orr.w	fp, fp, r0
 800a7ee:	3304      	adds	r3, #4
 800a7f0:	e7ae      	b.n	800a750 <__gethex+0x15c>
 800a7f2:	45b1      	cmp	r9, r6
 800a7f4:	d8ea      	bhi.n	800a7cc <__gethex+0x1d8>
 800a7f6:	492b      	ldr	r1, [pc, #172]	@ (800a8a4 <__gethex+0x2b0>)
 800a7f8:	9303      	str	r3, [sp, #12]
 800a7fa:	2201      	movs	r2, #1
 800a7fc:	4630      	mov	r0, r6
 800a7fe:	f7ff fe13 	bl	800a428 <strncmp>
 800a802:	9b03      	ldr	r3, [sp, #12]
 800a804:	2800      	cmp	r0, #0
 800a806:	d1e1      	bne.n	800a7cc <__gethex+0x1d8>
 800a808:	e7a2      	b.n	800a750 <__gethex+0x15c>
 800a80a:	1ea9      	subs	r1, r5, #2
 800a80c:	4620      	mov	r0, r4
 800a80e:	f7fe fc20 	bl	8009052 <__any_on>
 800a812:	2800      	cmp	r0, #0
 800a814:	d0c2      	beq.n	800a79c <__gethex+0x1a8>
 800a816:	f04f 0903 	mov.w	r9, #3
 800a81a:	e7c1      	b.n	800a7a0 <__gethex+0x1ac>
 800a81c:	da09      	bge.n	800a832 <__gethex+0x23e>
 800a81e:	1b75      	subs	r5, r6, r5
 800a820:	4621      	mov	r1, r4
 800a822:	9801      	ldr	r0, [sp, #4]
 800a824:	462a      	mov	r2, r5
 800a826:	f7fe f9db 	bl	8008be0 <__lshift>
 800a82a:	1b7f      	subs	r7, r7, r5
 800a82c:	4604      	mov	r4, r0
 800a82e:	f100 0a14 	add.w	sl, r0, #20
 800a832:	f04f 0900 	mov.w	r9, #0
 800a836:	e7b8      	b.n	800a7aa <__gethex+0x1b6>
 800a838:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a83c:	42bd      	cmp	r5, r7
 800a83e:	dd6f      	ble.n	800a920 <__gethex+0x32c>
 800a840:	1bed      	subs	r5, r5, r7
 800a842:	42ae      	cmp	r6, r5
 800a844:	dc34      	bgt.n	800a8b0 <__gethex+0x2bc>
 800a846:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a84a:	2b02      	cmp	r3, #2
 800a84c:	d022      	beq.n	800a894 <__gethex+0x2a0>
 800a84e:	2b03      	cmp	r3, #3
 800a850:	d024      	beq.n	800a89c <__gethex+0x2a8>
 800a852:	2b01      	cmp	r3, #1
 800a854:	d115      	bne.n	800a882 <__gethex+0x28e>
 800a856:	42ae      	cmp	r6, r5
 800a858:	d113      	bne.n	800a882 <__gethex+0x28e>
 800a85a:	2e01      	cmp	r6, #1
 800a85c:	d10b      	bne.n	800a876 <__gethex+0x282>
 800a85e:	9a02      	ldr	r2, [sp, #8]
 800a860:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a864:	6013      	str	r3, [r2, #0]
 800a866:	2301      	movs	r3, #1
 800a868:	6123      	str	r3, [r4, #16]
 800a86a:	f8ca 3000 	str.w	r3, [sl]
 800a86e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a870:	2562      	movs	r5, #98	@ 0x62
 800a872:	601c      	str	r4, [r3, #0]
 800a874:	e73a      	b.n	800a6ec <__gethex+0xf8>
 800a876:	1e71      	subs	r1, r6, #1
 800a878:	4620      	mov	r0, r4
 800a87a:	f7fe fbea 	bl	8009052 <__any_on>
 800a87e:	2800      	cmp	r0, #0
 800a880:	d1ed      	bne.n	800a85e <__gethex+0x26a>
 800a882:	9801      	ldr	r0, [sp, #4]
 800a884:	4621      	mov	r1, r4
 800a886:	f7fd ff9b 	bl	80087c0 <_Bfree>
 800a88a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a88c:	2300      	movs	r3, #0
 800a88e:	6013      	str	r3, [r2, #0]
 800a890:	2550      	movs	r5, #80	@ 0x50
 800a892:	e72b      	b.n	800a6ec <__gethex+0xf8>
 800a894:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a896:	2b00      	cmp	r3, #0
 800a898:	d1f3      	bne.n	800a882 <__gethex+0x28e>
 800a89a:	e7e0      	b.n	800a85e <__gethex+0x26a>
 800a89c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d1dd      	bne.n	800a85e <__gethex+0x26a>
 800a8a2:	e7ee      	b.n	800a882 <__gethex+0x28e>
 800a8a4:	0800b118 	.word	0x0800b118
 800a8a8:	0800b0ae 	.word	0x0800b0ae
 800a8ac:	0800b16f 	.word	0x0800b16f
 800a8b0:	1e6f      	subs	r7, r5, #1
 800a8b2:	f1b9 0f00 	cmp.w	r9, #0
 800a8b6:	d130      	bne.n	800a91a <__gethex+0x326>
 800a8b8:	b127      	cbz	r7, 800a8c4 <__gethex+0x2d0>
 800a8ba:	4639      	mov	r1, r7
 800a8bc:	4620      	mov	r0, r4
 800a8be:	f7fe fbc8 	bl	8009052 <__any_on>
 800a8c2:	4681      	mov	r9, r0
 800a8c4:	117a      	asrs	r2, r7, #5
 800a8c6:	2301      	movs	r3, #1
 800a8c8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a8cc:	f007 071f 	and.w	r7, r7, #31
 800a8d0:	40bb      	lsls	r3, r7
 800a8d2:	4213      	tst	r3, r2
 800a8d4:	4629      	mov	r1, r5
 800a8d6:	4620      	mov	r0, r4
 800a8d8:	bf18      	it	ne
 800a8da:	f049 0902 	orrne.w	r9, r9, #2
 800a8de:	f7ff fe21 	bl	800a524 <rshift>
 800a8e2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a8e6:	1b76      	subs	r6, r6, r5
 800a8e8:	2502      	movs	r5, #2
 800a8ea:	f1b9 0f00 	cmp.w	r9, #0
 800a8ee:	d047      	beq.n	800a980 <__gethex+0x38c>
 800a8f0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a8f4:	2b02      	cmp	r3, #2
 800a8f6:	d015      	beq.n	800a924 <__gethex+0x330>
 800a8f8:	2b03      	cmp	r3, #3
 800a8fa:	d017      	beq.n	800a92c <__gethex+0x338>
 800a8fc:	2b01      	cmp	r3, #1
 800a8fe:	d109      	bne.n	800a914 <__gethex+0x320>
 800a900:	f019 0f02 	tst.w	r9, #2
 800a904:	d006      	beq.n	800a914 <__gethex+0x320>
 800a906:	f8da 3000 	ldr.w	r3, [sl]
 800a90a:	ea49 0903 	orr.w	r9, r9, r3
 800a90e:	f019 0f01 	tst.w	r9, #1
 800a912:	d10e      	bne.n	800a932 <__gethex+0x33e>
 800a914:	f045 0510 	orr.w	r5, r5, #16
 800a918:	e032      	b.n	800a980 <__gethex+0x38c>
 800a91a:	f04f 0901 	mov.w	r9, #1
 800a91e:	e7d1      	b.n	800a8c4 <__gethex+0x2d0>
 800a920:	2501      	movs	r5, #1
 800a922:	e7e2      	b.n	800a8ea <__gethex+0x2f6>
 800a924:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a926:	f1c3 0301 	rsb	r3, r3, #1
 800a92a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a92c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d0f0      	beq.n	800a914 <__gethex+0x320>
 800a932:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a936:	f104 0314 	add.w	r3, r4, #20
 800a93a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a93e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a942:	f04f 0c00 	mov.w	ip, #0
 800a946:	4618      	mov	r0, r3
 800a948:	f853 2b04 	ldr.w	r2, [r3], #4
 800a94c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a950:	d01b      	beq.n	800a98a <__gethex+0x396>
 800a952:	3201      	adds	r2, #1
 800a954:	6002      	str	r2, [r0, #0]
 800a956:	2d02      	cmp	r5, #2
 800a958:	f104 0314 	add.w	r3, r4, #20
 800a95c:	d13c      	bne.n	800a9d8 <__gethex+0x3e4>
 800a95e:	f8d8 2000 	ldr.w	r2, [r8]
 800a962:	3a01      	subs	r2, #1
 800a964:	42b2      	cmp	r2, r6
 800a966:	d109      	bne.n	800a97c <__gethex+0x388>
 800a968:	1171      	asrs	r1, r6, #5
 800a96a:	2201      	movs	r2, #1
 800a96c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a970:	f006 061f 	and.w	r6, r6, #31
 800a974:	fa02 f606 	lsl.w	r6, r2, r6
 800a978:	421e      	tst	r6, r3
 800a97a:	d13a      	bne.n	800a9f2 <__gethex+0x3fe>
 800a97c:	f045 0520 	orr.w	r5, r5, #32
 800a980:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a982:	601c      	str	r4, [r3, #0]
 800a984:	9b02      	ldr	r3, [sp, #8]
 800a986:	601f      	str	r7, [r3, #0]
 800a988:	e6b0      	b.n	800a6ec <__gethex+0xf8>
 800a98a:	4299      	cmp	r1, r3
 800a98c:	f843 cc04 	str.w	ip, [r3, #-4]
 800a990:	d8d9      	bhi.n	800a946 <__gethex+0x352>
 800a992:	68a3      	ldr	r3, [r4, #8]
 800a994:	459b      	cmp	fp, r3
 800a996:	db17      	blt.n	800a9c8 <__gethex+0x3d4>
 800a998:	6861      	ldr	r1, [r4, #4]
 800a99a:	9801      	ldr	r0, [sp, #4]
 800a99c:	3101      	adds	r1, #1
 800a99e:	f7fd fecf 	bl	8008740 <_Balloc>
 800a9a2:	4681      	mov	r9, r0
 800a9a4:	b918      	cbnz	r0, 800a9ae <__gethex+0x3ba>
 800a9a6:	4b1a      	ldr	r3, [pc, #104]	@ (800aa10 <__gethex+0x41c>)
 800a9a8:	4602      	mov	r2, r0
 800a9aa:	2184      	movs	r1, #132	@ 0x84
 800a9ac:	e6c5      	b.n	800a73a <__gethex+0x146>
 800a9ae:	6922      	ldr	r2, [r4, #16]
 800a9b0:	3202      	adds	r2, #2
 800a9b2:	f104 010c 	add.w	r1, r4, #12
 800a9b6:	0092      	lsls	r2, r2, #2
 800a9b8:	300c      	adds	r0, #12
 800a9ba:	f7fc ff52 	bl	8007862 <memcpy>
 800a9be:	4621      	mov	r1, r4
 800a9c0:	9801      	ldr	r0, [sp, #4]
 800a9c2:	f7fd fefd 	bl	80087c0 <_Bfree>
 800a9c6:	464c      	mov	r4, r9
 800a9c8:	6923      	ldr	r3, [r4, #16]
 800a9ca:	1c5a      	adds	r2, r3, #1
 800a9cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a9d0:	6122      	str	r2, [r4, #16]
 800a9d2:	2201      	movs	r2, #1
 800a9d4:	615a      	str	r2, [r3, #20]
 800a9d6:	e7be      	b.n	800a956 <__gethex+0x362>
 800a9d8:	6922      	ldr	r2, [r4, #16]
 800a9da:	455a      	cmp	r2, fp
 800a9dc:	dd0b      	ble.n	800a9f6 <__gethex+0x402>
 800a9de:	2101      	movs	r1, #1
 800a9e0:	4620      	mov	r0, r4
 800a9e2:	f7ff fd9f 	bl	800a524 <rshift>
 800a9e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a9ea:	3701      	adds	r7, #1
 800a9ec:	42bb      	cmp	r3, r7
 800a9ee:	f6ff aee0 	blt.w	800a7b2 <__gethex+0x1be>
 800a9f2:	2501      	movs	r5, #1
 800a9f4:	e7c2      	b.n	800a97c <__gethex+0x388>
 800a9f6:	f016 061f 	ands.w	r6, r6, #31
 800a9fa:	d0fa      	beq.n	800a9f2 <__gethex+0x3fe>
 800a9fc:	4453      	add	r3, sl
 800a9fe:	f1c6 0620 	rsb	r6, r6, #32
 800aa02:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800aa06:	f7fd ff8d 	bl	8008924 <__hi0bits>
 800aa0a:	42b0      	cmp	r0, r6
 800aa0c:	dbe7      	blt.n	800a9de <__gethex+0x3ea>
 800aa0e:	e7f0      	b.n	800a9f2 <__gethex+0x3fe>
 800aa10:	0800b0ae 	.word	0x0800b0ae

0800aa14 <L_shift>:
 800aa14:	f1c2 0208 	rsb	r2, r2, #8
 800aa18:	0092      	lsls	r2, r2, #2
 800aa1a:	b570      	push	{r4, r5, r6, lr}
 800aa1c:	f1c2 0620 	rsb	r6, r2, #32
 800aa20:	6843      	ldr	r3, [r0, #4]
 800aa22:	6804      	ldr	r4, [r0, #0]
 800aa24:	fa03 f506 	lsl.w	r5, r3, r6
 800aa28:	432c      	orrs	r4, r5
 800aa2a:	40d3      	lsrs	r3, r2
 800aa2c:	6004      	str	r4, [r0, #0]
 800aa2e:	f840 3f04 	str.w	r3, [r0, #4]!
 800aa32:	4288      	cmp	r0, r1
 800aa34:	d3f4      	bcc.n	800aa20 <L_shift+0xc>
 800aa36:	bd70      	pop	{r4, r5, r6, pc}

0800aa38 <__match>:
 800aa38:	b530      	push	{r4, r5, lr}
 800aa3a:	6803      	ldr	r3, [r0, #0]
 800aa3c:	3301      	adds	r3, #1
 800aa3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa42:	b914      	cbnz	r4, 800aa4a <__match+0x12>
 800aa44:	6003      	str	r3, [r0, #0]
 800aa46:	2001      	movs	r0, #1
 800aa48:	bd30      	pop	{r4, r5, pc}
 800aa4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aa4e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800aa52:	2d19      	cmp	r5, #25
 800aa54:	bf98      	it	ls
 800aa56:	3220      	addls	r2, #32
 800aa58:	42a2      	cmp	r2, r4
 800aa5a:	d0f0      	beq.n	800aa3e <__match+0x6>
 800aa5c:	2000      	movs	r0, #0
 800aa5e:	e7f3      	b.n	800aa48 <__match+0x10>

0800aa60 <__hexnan>:
 800aa60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa64:	680b      	ldr	r3, [r1, #0]
 800aa66:	6801      	ldr	r1, [r0, #0]
 800aa68:	115e      	asrs	r6, r3, #5
 800aa6a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800aa6e:	f013 031f 	ands.w	r3, r3, #31
 800aa72:	b087      	sub	sp, #28
 800aa74:	bf18      	it	ne
 800aa76:	3604      	addne	r6, #4
 800aa78:	2500      	movs	r5, #0
 800aa7a:	1f37      	subs	r7, r6, #4
 800aa7c:	4682      	mov	sl, r0
 800aa7e:	4690      	mov	r8, r2
 800aa80:	9301      	str	r3, [sp, #4]
 800aa82:	f846 5c04 	str.w	r5, [r6, #-4]
 800aa86:	46b9      	mov	r9, r7
 800aa88:	463c      	mov	r4, r7
 800aa8a:	9502      	str	r5, [sp, #8]
 800aa8c:	46ab      	mov	fp, r5
 800aa8e:	784a      	ldrb	r2, [r1, #1]
 800aa90:	1c4b      	adds	r3, r1, #1
 800aa92:	9303      	str	r3, [sp, #12]
 800aa94:	b342      	cbz	r2, 800aae8 <__hexnan+0x88>
 800aa96:	4610      	mov	r0, r2
 800aa98:	9105      	str	r1, [sp, #20]
 800aa9a:	9204      	str	r2, [sp, #16]
 800aa9c:	f7ff fd94 	bl	800a5c8 <__hexdig_fun>
 800aaa0:	2800      	cmp	r0, #0
 800aaa2:	d151      	bne.n	800ab48 <__hexnan+0xe8>
 800aaa4:	9a04      	ldr	r2, [sp, #16]
 800aaa6:	9905      	ldr	r1, [sp, #20]
 800aaa8:	2a20      	cmp	r2, #32
 800aaaa:	d818      	bhi.n	800aade <__hexnan+0x7e>
 800aaac:	9b02      	ldr	r3, [sp, #8]
 800aaae:	459b      	cmp	fp, r3
 800aab0:	dd13      	ble.n	800aada <__hexnan+0x7a>
 800aab2:	454c      	cmp	r4, r9
 800aab4:	d206      	bcs.n	800aac4 <__hexnan+0x64>
 800aab6:	2d07      	cmp	r5, #7
 800aab8:	dc04      	bgt.n	800aac4 <__hexnan+0x64>
 800aaba:	462a      	mov	r2, r5
 800aabc:	4649      	mov	r1, r9
 800aabe:	4620      	mov	r0, r4
 800aac0:	f7ff ffa8 	bl	800aa14 <L_shift>
 800aac4:	4544      	cmp	r4, r8
 800aac6:	d952      	bls.n	800ab6e <__hexnan+0x10e>
 800aac8:	2300      	movs	r3, #0
 800aaca:	f1a4 0904 	sub.w	r9, r4, #4
 800aace:	f844 3c04 	str.w	r3, [r4, #-4]
 800aad2:	f8cd b008 	str.w	fp, [sp, #8]
 800aad6:	464c      	mov	r4, r9
 800aad8:	461d      	mov	r5, r3
 800aada:	9903      	ldr	r1, [sp, #12]
 800aadc:	e7d7      	b.n	800aa8e <__hexnan+0x2e>
 800aade:	2a29      	cmp	r2, #41	@ 0x29
 800aae0:	d157      	bne.n	800ab92 <__hexnan+0x132>
 800aae2:	3102      	adds	r1, #2
 800aae4:	f8ca 1000 	str.w	r1, [sl]
 800aae8:	f1bb 0f00 	cmp.w	fp, #0
 800aaec:	d051      	beq.n	800ab92 <__hexnan+0x132>
 800aaee:	454c      	cmp	r4, r9
 800aaf0:	d206      	bcs.n	800ab00 <__hexnan+0xa0>
 800aaf2:	2d07      	cmp	r5, #7
 800aaf4:	dc04      	bgt.n	800ab00 <__hexnan+0xa0>
 800aaf6:	462a      	mov	r2, r5
 800aaf8:	4649      	mov	r1, r9
 800aafa:	4620      	mov	r0, r4
 800aafc:	f7ff ff8a 	bl	800aa14 <L_shift>
 800ab00:	4544      	cmp	r4, r8
 800ab02:	d936      	bls.n	800ab72 <__hexnan+0x112>
 800ab04:	f1a8 0204 	sub.w	r2, r8, #4
 800ab08:	4623      	mov	r3, r4
 800ab0a:	f853 1b04 	ldr.w	r1, [r3], #4
 800ab0e:	f842 1f04 	str.w	r1, [r2, #4]!
 800ab12:	429f      	cmp	r7, r3
 800ab14:	d2f9      	bcs.n	800ab0a <__hexnan+0xaa>
 800ab16:	1b3b      	subs	r3, r7, r4
 800ab18:	f023 0303 	bic.w	r3, r3, #3
 800ab1c:	3304      	adds	r3, #4
 800ab1e:	3401      	adds	r4, #1
 800ab20:	3e03      	subs	r6, #3
 800ab22:	42b4      	cmp	r4, r6
 800ab24:	bf88      	it	hi
 800ab26:	2304      	movhi	r3, #4
 800ab28:	4443      	add	r3, r8
 800ab2a:	2200      	movs	r2, #0
 800ab2c:	f843 2b04 	str.w	r2, [r3], #4
 800ab30:	429f      	cmp	r7, r3
 800ab32:	d2fb      	bcs.n	800ab2c <__hexnan+0xcc>
 800ab34:	683b      	ldr	r3, [r7, #0]
 800ab36:	b91b      	cbnz	r3, 800ab40 <__hexnan+0xe0>
 800ab38:	4547      	cmp	r7, r8
 800ab3a:	d128      	bne.n	800ab8e <__hexnan+0x12e>
 800ab3c:	2301      	movs	r3, #1
 800ab3e:	603b      	str	r3, [r7, #0]
 800ab40:	2005      	movs	r0, #5
 800ab42:	b007      	add	sp, #28
 800ab44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab48:	3501      	adds	r5, #1
 800ab4a:	2d08      	cmp	r5, #8
 800ab4c:	f10b 0b01 	add.w	fp, fp, #1
 800ab50:	dd06      	ble.n	800ab60 <__hexnan+0x100>
 800ab52:	4544      	cmp	r4, r8
 800ab54:	d9c1      	bls.n	800aada <__hexnan+0x7a>
 800ab56:	2300      	movs	r3, #0
 800ab58:	f844 3c04 	str.w	r3, [r4, #-4]
 800ab5c:	2501      	movs	r5, #1
 800ab5e:	3c04      	subs	r4, #4
 800ab60:	6822      	ldr	r2, [r4, #0]
 800ab62:	f000 000f 	and.w	r0, r0, #15
 800ab66:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ab6a:	6020      	str	r0, [r4, #0]
 800ab6c:	e7b5      	b.n	800aada <__hexnan+0x7a>
 800ab6e:	2508      	movs	r5, #8
 800ab70:	e7b3      	b.n	800aada <__hexnan+0x7a>
 800ab72:	9b01      	ldr	r3, [sp, #4]
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d0dd      	beq.n	800ab34 <__hexnan+0xd4>
 800ab78:	f1c3 0320 	rsb	r3, r3, #32
 800ab7c:	f04f 32ff 	mov.w	r2, #4294967295
 800ab80:	40da      	lsrs	r2, r3
 800ab82:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ab86:	4013      	ands	r3, r2
 800ab88:	f846 3c04 	str.w	r3, [r6, #-4]
 800ab8c:	e7d2      	b.n	800ab34 <__hexnan+0xd4>
 800ab8e:	3f04      	subs	r7, #4
 800ab90:	e7d0      	b.n	800ab34 <__hexnan+0xd4>
 800ab92:	2004      	movs	r0, #4
 800ab94:	e7d5      	b.n	800ab42 <__hexnan+0xe2>

0800ab96 <__ascii_mbtowc>:
 800ab96:	b082      	sub	sp, #8
 800ab98:	b901      	cbnz	r1, 800ab9c <__ascii_mbtowc+0x6>
 800ab9a:	a901      	add	r1, sp, #4
 800ab9c:	b142      	cbz	r2, 800abb0 <__ascii_mbtowc+0x1a>
 800ab9e:	b14b      	cbz	r3, 800abb4 <__ascii_mbtowc+0x1e>
 800aba0:	7813      	ldrb	r3, [r2, #0]
 800aba2:	600b      	str	r3, [r1, #0]
 800aba4:	7812      	ldrb	r2, [r2, #0]
 800aba6:	1e10      	subs	r0, r2, #0
 800aba8:	bf18      	it	ne
 800abaa:	2001      	movne	r0, #1
 800abac:	b002      	add	sp, #8
 800abae:	4770      	bx	lr
 800abb0:	4610      	mov	r0, r2
 800abb2:	e7fb      	b.n	800abac <__ascii_mbtowc+0x16>
 800abb4:	f06f 0001 	mvn.w	r0, #1
 800abb8:	e7f8      	b.n	800abac <__ascii_mbtowc+0x16>

0800abba <_realloc_r>:
 800abba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abbe:	4607      	mov	r7, r0
 800abc0:	4614      	mov	r4, r2
 800abc2:	460d      	mov	r5, r1
 800abc4:	b921      	cbnz	r1, 800abd0 <_realloc_r+0x16>
 800abc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800abca:	4611      	mov	r1, r2
 800abcc:	f7fd bd2c 	b.w	8008628 <_malloc_r>
 800abd0:	b92a      	cbnz	r2, 800abde <_realloc_r+0x24>
 800abd2:	f7fd fcb5 	bl	8008540 <_free_r>
 800abd6:	4625      	mov	r5, r4
 800abd8:	4628      	mov	r0, r5
 800abda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800abde:	f000 f840 	bl	800ac62 <_malloc_usable_size_r>
 800abe2:	4284      	cmp	r4, r0
 800abe4:	4606      	mov	r6, r0
 800abe6:	d802      	bhi.n	800abee <_realloc_r+0x34>
 800abe8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800abec:	d8f4      	bhi.n	800abd8 <_realloc_r+0x1e>
 800abee:	4621      	mov	r1, r4
 800abf0:	4638      	mov	r0, r7
 800abf2:	f7fd fd19 	bl	8008628 <_malloc_r>
 800abf6:	4680      	mov	r8, r0
 800abf8:	b908      	cbnz	r0, 800abfe <_realloc_r+0x44>
 800abfa:	4645      	mov	r5, r8
 800abfc:	e7ec      	b.n	800abd8 <_realloc_r+0x1e>
 800abfe:	42b4      	cmp	r4, r6
 800ac00:	4622      	mov	r2, r4
 800ac02:	4629      	mov	r1, r5
 800ac04:	bf28      	it	cs
 800ac06:	4632      	movcs	r2, r6
 800ac08:	f7fc fe2b 	bl	8007862 <memcpy>
 800ac0c:	4629      	mov	r1, r5
 800ac0e:	4638      	mov	r0, r7
 800ac10:	f7fd fc96 	bl	8008540 <_free_r>
 800ac14:	e7f1      	b.n	800abfa <_realloc_r+0x40>

0800ac16 <__ascii_wctomb>:
 800ac16:	4603      	mov	r3, r0
 800ac18:	4608      	mov	r0, r1
 800ac1a:	b141      	cbz	r1, 800ac2e <__ascii_wctomb+0x18>
 800ac1c:	2aff      	cmp	r2, #255	@ 0xff
 800ac1e:	d904      	bls.n	800ac2a <__ascii_wctomb+0x14>
 800ac20:	228a      	movs	r2, #138	@ 0x8a
 800ac22:	601a      	str	r2, [r3, #0]
 800ac24:	f04f 30ff 	mov.w	r0, #4294967295
 800ac28:	4770      	bx	lr
 800ac2a:	700a      	strb	r2, [r1, #0]
 800ac2c:	2001      	movs	r0, #1
 800ac2e:	4770      	bx	lr

0800ac30 <fiprintf>:
 800ac30:	b40e      	push	{r1, r2, r3}
 800ac32:	b503      	push	{r0, r1, lr}
 800ac34:	4601      	mov	r1, r0
 800ac36:	ab03      	add	r3, sp, #12
 800ac38:	4805      	ldr	r0, [pc, #20]	@ (800ac50 <fiprintf+0x20>)
 800ac3a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac3e:	6800      	ldr	r0, [r0, #0]
 800ac40:	9301      	str	r3, [sp, #4]
 800ac42:	f7ff f9b1 	bl	8009fa8 <_vfiprintf_r>
 800ac46:	b002      	add	sp, #8
 800ac48:	f85d eb04 	ldr.w	lr, [sp], #4
 800ac4c:	b003      	add	sp, #12
 800ac4e:	4770      	bx	lr
 800ac50:	20000380 	.word	0x20000380

0800ac54 <abort>:
 800ac54:	b508      	push	{r3, lr}
 800ac56:	2006      	movs	r0, #6
 800ac58:	f000 f834 	bl	800acc4 <raise>
 800ac5c:	2001      	movs	r0, #1
 800ac5e:	f7f6 fc5f 	bl	8001520 <_exit>

0800ac62 <_malloc_usable_size_r>:
 800ac62:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac66:	1f18      	subs	r0, r3, #4
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	bfbc      	itt	lt
 800ac6c:	580b      	ldrlt	r3, [r1, r0]
 800ac6e:	18c0      	addlt	r0, r0, r3
 800ac70:	4770      	bx	lr

0800ac72 <_raise_r>:
 800ac72:	291f      	cmp	r1, #31
 800ac74:	b538      	push	{r3, r4, r5, lr}
 800ac76:	4605      	mov	r5, r0
 800ac78:	460c      	mov	r4, r1
 800ac7a:	d904      	bls.n	800ac86 <_raise_r+0x14>
 800ac7c:	2316      	movs	r3, #22
 800ac7e:	6003      	str	r3, [r0, #0]
 800ac80:	f04f 30ff 	mov.w	r0, #4294967295
 800ac84:	bd38      	pop	{r3, r4, r5, pc}
 800ac86:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ac88:	b112      	cbz	r2, 800ac90 <_raise_r+0x1e>
 800ac8a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ac8e:	b94b      	cbnz	r3, 800aca4 <_raise_r+0x32>
 800ac90:	4628      	mov	r0, r5
 800ac92:	f000 f831 	bl	800acf8 <_getpid_r>
 800ac96:	4622      	mov	r2, r4
 800ac98:	4601      	mov	r1, r0
 800ac9a:	4628      	mov	r0, r5
 800ac9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aca0:	f000 b818 	b.w	800acd4 <_kill_r>
 800aca4:	2b01      	cmp	r3, #1
 800aca6:	d00a      	beq.n	800acbe <_raise_r+0x4c>
 800aca8:	1c59      	adds	r1, r3, #1
 800acaa:	d103      	bne.n	800acb4 <_raise_r+0x42>
 800acac:	2316      	movs	r3, #22
 800acae:	6003      	str	r3, [r0, #0]
 800acb0:	2001      	movs	r0, #1
 800acb2:	e7e7      	b.n	800ac84 <_raise_r+0x12>
 800acb4:	2100      	movs	r1, #0
 800acb6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800acba:	4620      	mov	r0, r4
 800acbc:	4798      	blx	r3
 800acbe:	2000      	movs	r0, #0
 800acc0:	e7e0      	b.n	800ac84 <_raise_r+0x12>
	...

0800acc4 <raise>:
 800acc4:	4b02      	ldr	r3, [pc, #8]	@ (800acd0 <raise+0xc>)
 800acc6:	4601      	mov	r1, r0
 800acc8:	6818      	ldr	r0, [r3, #0]
 800acca:	f7ff bfd2 	b.w	800ac72 <_raise_r>
 800acce:	bf00      	nop
 800acd0:	20000380 	.word	0x20000380

0800acd4 <_kill_r>:
 800acd4:	b538      	push	{r3, r4, r5, lr}
 800acd6:	4d07      	ldr	r5, [pc, #28]	@ (800acf4 <_kill_r+0x20>)
 800acd8:	2300      	movs	r3, #0
 800acda:	4604      	mov	r4, r0
 800acdc:	4608      	mov	r0, r1
 800acde:	4611      	mov	r1, r2
 800ace0:	602b      	str	r3, [r5, #0]
 800ace2:	f7f6 fc0d 	bl	8001500 <_kill>
 800ace6:	1c43      	adds	r3, r0, #1
 800ace8:	d102      	bne.n	800acf0 <_kill_r+0x1c>
 800acea:	682b      	ldr	r3, [r5, #0]
 800acec:	b103      	cbz	r3, 800acf0 <_kill_r+0x1c>
 800acee:	6023      	str	r3, [r4, #0]
 800acf0:	bd38      	pop	{r3, r4, r5, pc}
 800acf2:	bf00      	nop
 800acf4:	20001688 	.word	0x20001688

0800acf8 <_getpid_r>:
 800acf8:	f7f6 bbfa 	b.w	80014f0 <_getpid>

0800acfc <_init>:
 800acfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acfe:	bf00      	nop
 800ad00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad02:	bc08      	pop	{r3}
 800ad04:	469e      	mov	lr, r3
 800ad06:	4770      	bx	lr

0800ad08 <_fini>:
 800ad08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad0a:	bf00      	nop
 800ad0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad0e:	bc08      	pop	{r3}
 800ad10:	469e      	mov	lr, r3
 800ad12:	4770      	bx	lr
