
bluetooth_rxtx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006988  00004000  00004000  00004000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .persistent   00000020  10000000  10000000  00018000  2**0
                  ALLOC
  2 .data         00000df4  10000020  0000a988  00010020  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000029a8  10000e18  0000b77c  00010e18  2**3
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  00010e14  2**0
                  CONTENTS, READONLY
  5 .comment      0000001f  00000000  00000000  00010e3d  2**0
                  CONTENTS, READONLY
  6 .debug_info   000103a2  00000000  00000000  00010e5c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003cb5  00000000  00000000  000211fe  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00006cb9  00000000  00000000  00024eb3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000990  00000000  00000000  0002bb70  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000a38  00000000  00000000  0002c500  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   000041b3  00000000  00000000  0002cf38  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0000337f  00000000  00000000  000310eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  000016ec  00000000  00000000  0003446c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00004000 <_NVIC_Handler_Functions>:
    4000:	e0 3f 00 10 ed 87 00 00 41 88 00 00 41 88 00 00     .?......A...A...
    4010:	41 88 00 00 41 88 00 00 41 88 00 00 00 00 00 00     A...A...A.......
    4020:	00 00 00 00 00 00 00 00 00 00 00 00 41 88 00 00     ............A...
    4030:	41 88 00 00 00 00 00 00 41 88 00 00 41 88 00 00     A.......A...A...
    4040:	41 88 00 00 e5 4f 00 00 41 88 00 00 41 88 00 00     A....O..A...A...
    4050:	41 88 00 00 41 88 00 00 41 88 00 00 41 88 00 00     A...A...A...A...
    4060:	41 88 00 00 41 88 00 00 41 88 00 00 41 88 00 00     A...A...A...A...
    4070:	41 88 00 00 41 88 00 00 41 88 00 00 41 88 00 00     A...A...A...A...
    4080:	41 88 00 00 41 88 00 00 41 88 00 00 41 88 00 00     A...A...A...A...
    4090:	41 88 00 00 25 51 00 00 41 88 00 00 41 88 00 00     A...%Q..A...A...
    40a0:	e9 87 00 00 41 88 00 00 59 51 00 00 41 88 00 00     ....A...YQ..A...
    40b0:	41 88 00 00 41 88 00 00 41 88 00 00 41 88 00 00     A...A...A...A...
    40c0:	41 88 00 00 41 88 00 00 41 88 00 00                 A...A...A...

000040cc <deregister_tm_clones>:
    40cc:	b508      	push	{r3, lr}
    40ce:	f640 6014 	movw	r0, #3604	; 0xe14
    40d2:	4b07      	ldr	r3, [pc, #28]	; (40f0 <deregister_tm_clones+0x24>)
    40d4:	f2c1 0000 	movt	r0, #4096	; 0x1000
    40d8:	1a1b      	subs	r3, r3, r0
    40da:	2b06      	cmp	r3, #6
    40dc:	d800      	bhi.n	40e0 <deregister_tm_clones+0x14>
    40de:	bd08      	pop	{r3, pc}
    40e0:	f240 0300 	movw	r3, #0
    40e4:	f2c0 0300 	movt	r3, #0
    40e8:	2b00      	cmp	r3, #0
    40ea:	d0f8      	beq.n	40de <deregister_tm_clones+0x12>
    40ec:	4798      	blx	r3
    40ee:	e7f6      	b.n	40de <deregister_tm_clones+0x12>
    40f0:	10000e17 	.word	0x10000e17

000040f4 <register_tm_clones>:
    40f4:	b508      	push	{r3, lr}
    40f6:	f640 6014 	movw	r0, #3604	; 0xe14
    40fa:	f640 6314 	movw	r3, #3604	; 0xe14
    40fe:	f2c1 0300 	movt	r3, #4096	; 0x1000
    4102:	f2c1 0000 	movt	r0, #4096	; 0x1000
    4106:	1a1b      	subs	r3, r3, r0
    4108:	109b      	asrs	r3, r3, #2
    410a:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
    410e:	1059      	asrs	r1, r3, #1
    4110:	d100      	bne.n	4114 <register_tm_clones+0x20>
    4112:	bd08      	pop	{r3, pc}
    4114:	f240 0200 	movw	r2, #0
    4118:	f2c0 0200 	movt	r2, #0
    411c:	2a00      	cmp	r2, #0
    411e:	d0f8      	beq.n	4112 <register_tm_clones+0x1e>
    4120:	4790      	blx	r2
    4122:	e7f6      	b.n	4112 <register_tm_clones+0x1e>

00004124 <__do_global_dtors_aux>:
    4124:	b510      	push	{r4, lr}
    4126:	f640 6418 	movw	r4, #3608	; 0xe18
    412a:	f2c1 0400 	movt	r4, #4096	; 0x1000
    412e:	7823      	ldrb	r3, [r4, #0]
    4130:	b973      	cbnz	r3, 4150 <__do_global_dtors_aux+0x2c>
    4132:	f7ff ffcb 	bl	40cc <deregister_tm_clones>
    4136:	f240 0300 	movw	r3, #0
    413a:	f2c0 0300 	movt	r3, #0
    413e:	b12b      	cbz	r3, 414c <__do_global_dtors_aux+0x28>
    4140:	f64a 1060 	movw	r0, #43360	; 0xa960
    4144:	f2c0 0000 	movt	r0, #0
    4148:	f3af 8000 	nop.w
    414c:	2301      	movs	r3, #1
    414e:	7023      	strb	r3, [r4, #0]
    4150:	bd10      	pop	{r4, pc}
    4152:	bf00      	nop

00004154 <frame_dummy>:
    4154:	b508      	push	{r3, lr}
    4156:	f240 0300 	movw	r3, #0
    415a:	f2c0 0300 	movt	r3, #0
    415e:	b14b      	cbz	r3, 4174 <frame_dummy+0x20>
    4160:	f64a 1060 	movw	r0, #43360	; 0xa960
    4164:	f640 611c 	movw	r1, #3612	; 0xe1c
    4168:	f2c0 0000 	movt	r0, #0
    416c:	f2c1 0100 	movt	r1, #4096	; 0x1000
    4170:	f3af 8000 	nop.w
    4174:	f640 6014 	movw	r0, #3604	; 0xe14
    4178:	f2c1 0000 	movt	r0, #4096	; 0x1000
    417c:	6803      	ldr	r3, [r0, #0]
    417e:	b12b      	cbz	r3, 418c <frame_dummy+0x38>
    4180:	f240 0300 	movw	r3, #0
    4184:	f2c0 0300 	movt	r3, #0
    4188:	b103      	cbz	r3, 418c <frame_dummy+0x38>
    418a:	4798      	blx	r3
    418c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    4190:	e7b0      	b.n	40f4 <register_tm_clones>
    4192:	bf00      	nop

00004194 <atexit>:
    4194:	4601      	mov	r1, r0
    4196:	2000      	movs	r0, #0
    4198:	4602      	mov	r2, r0
    419a:	4603      	mov	r3, r0
    419c:	f000 b892 	b.w	42c4 <__register_exitproc>

000041a0 <__libc_fini_array>:
    41a0:	b538      	push	{r3, r4, r5, lr}
    41a2:	f64a 1484 	movw	r4, #43396	; 0xa984
    41a6:	f64a 1580 	movw	r5, #43392	; 0xa980
    41aa:	f2c0 0500 	movt	r5, #0
    41ae:	f2c0 0400 	movt	r4, #0
    41b2:	1b64      	subs	r4, r4, r5
    41b4:	10a4      	asrs	r4, r4, #2
    41b6:	bf18      	it	ne
    41b8:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
    41bc:	d005      	beq.n	41ca <__libc_fini_array+0x2a>
    41be:	3c01      	subs	r4, #1
    41c0:	f855 3d04 	ldr.w	r3, [r5, #-4]!
    41c4:	4798      	blx	r3
    41c6:	2c00      	cmp	r4, #0
    41c8:	d1f9      	bne.n	41be <__libc_fini_array+0x1e>
    41ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    41ce:	f006 bbd1 	b.w	a974 <_fini>
    41d2:	bf00      	nop

000041d4 <__libc_init_array>:
    41d4:	b570      	push	{r4, r5, r6, lr}
    41d6:	f64a 166c 	movw	r6, #43372	; 0xa96c
    41da:	f64a 156c 	movw	r5, #43372	; 0xa96c
    41de:	f2c0 0500 	movt	r5, #0
    41e2:	f2c0 0600 	movt	r6, #0
    41e6:	1b76      	subs	r6, r6, r5
    41e8:	10b6      	asrs	r6, r6, #2
    41ea:	bf1c      	itt	ne
    41ec:	3d04      	subne	r5, #4
    41ee:	2400      	movne	r4, #0
    41f0:	d005      	beq.n	41fe <__libc_init_array+0x2a>
    41f2:	3401      	adds	r4, #1
    41f4:	f855 3f04 	ldr.w	r3, [r5, #4]!
    41f8:	4798      	blx	r3
    41fa:	42a6      	cmp	r6, r4
    41fc:	d1f9      	bne.n	41f2 <__libc_init_array+0x1e>
    41fe:	f64a 1674 	movw	r6, #43380	; 0xa974
    4202:	f64a 156c 	movw	r5, #43372	; 0xa96c
    4206:	f2c0 0500 	movt	r5, #0
    420a:	f2c0 0600 	movt	r6, #0
    420e:	1b76      	subs	r6, r6, r5
    4210:	f006 fba6 	bl	a960 <_init>
    4214:	10b6      	asrs	r6, r6, #2
    4216:	bf1c      	itt	ne
    4218:	3d04      	subne	r5, #4
    421a:	2400      	movne	r4, #0
    421c:	d006      	beq.n	422c <__libc_init_array+0x58>
    421e:	3401      	adds	r4, #1
    4220:	f855 3f04 	ldr.w	r3, [r5, #4]!
    4224:	4798      	blx	r3
    4226:	42a6      	cmp	r6, r4
    4228:	d1f9      	bne.n	421e <__libc_init_array+0x4a>
    422a:	bd70      	pop	{r4, r5, r6, pc}
    422c:	bd70      	pop	{r4, r5, r6, pc}
    422e:	bf00      	nop

00004230 <memset>:
    4230:	b4f0      	push	{r4, r5, r6, r7}
    4232:	0784      	lsls	r4, r0, #30
    4234:	d043      	beq.n	42be <memset+0x8e>
    4236:	1e54      	subs	r4, r2, #1
    4238:	2a00      	cmp	r2, #0
    423a:	d03e      	beq.n	42ba <memset+0x8a>
    423c:	b2cd      	uxtb	r5, r1
    423e:	4603      	mov	r3, r0
    4240:	e003      	b.n	424a <memset+0x1a>
    4242:	1e62      	subs	r2, r4, #1
    4244:	2c00      	cmp	r4, #0
    4246:	d038      	beq.n	42ba <memset+0x8a>
    4248:	4614      	mov	r4, r2
    424a:	f803 5b01 	strb.w	r5, [r3], #1
    424e:	079a      	lsls	r2, r3, #30
    4250:	d1f7      	bne.n	4242 <memset+0x12>
    4252:	2c03      	cmp	r4, #3
    4254:	d92a      	bls.n	42ac <memset+0x7c>
    4256:	b2cd      	uxtb	r5, r1
    4258:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
    425c:	2c0f      	cmp	r4, #15
    425e:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
    4262:	d915      	bls.n	4290 <memset+0x60>
    4264:	f1a4 0710 	sub.w	r7, r4, #16
    4268:	093f      	lsrs	r7, r7, #4
    426a:	f103 0610 	add.w	r6, r3, #16
    426e:	eb06 1607 	add.w	r6, r6, r7, lsl #4
    4272:	461a      	mov	r2, r3
    4274:	6015      	str	r5, [r2, #0]
    4276:	6055      	str	r5, [r2, #4]
    4278:	6095      	str	r5, [r2, #8]
    427a:	60d5      	str	r5, [r2, #12]
    427c:	3210      	adds	r2, #16
    427e:	42b2      	cmp	r2, r6
    4280:	d1f8      	bne.n	4274 <memset+0x44>
    4282:	f004 040f 	and.w	r4, r4, #15
    4286:	3701      	adds	r7, #1
    4288:	2c03      	cmp	r4, #3
    428a:	eb03 1307 	add.w	r3, r3, r7, lsl #4
    428e:	d90d      	bls.n	42ac <memset+0x7c>
    4290:	461e      	mov	r6, r3
    4292:	4622      	mov	r2, r4
    4294:	3a04      	subs	r2, #4
    4296:	2a03      	cmp	r2, #3
    4298:	f846 5b04 	str.w	r5, [r6], #4
    429c:	d8fa      	bhi.n	4294 <memset+0x64>
    429e:	1f22      	subs	r2, r4, #4
    42a0:	f022 0203 	bic.w	r2, r2, #3
    42a4:	3204      	adds	r2, #4
    42a6:	4413      	add	r3, r2
    42a8:	f004 0403 	and.w	r4, r4, #3
    42ac:	b12c      	cbz	r4, 42ba <memset+0x8a>
    42ae:	b2c9      	uxtb	r1, r1
    42b0:	441c      	add	r4, r3
    42b2:	f803 1b01 	strb.w	r1, [r3], #1
    42b6:	42a3      	cmp	r3, r4
    42b8:	d1fb      	bne.n	42b2 <memset+0x82>
    42ba:	bcf0      	pop	{r4, r5, r6, r7}
    42bc:	4770      	bx	lr
    42be:	4614      	mov	r4, r2
    42c0:	4603      	mov	r3, r0
    42c2:	e7c6      	b.n	4252 <memset+0x22>

000042c4 <__register_exitproc>:
    42c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    42c6:	f649 74b0 	movw	r4, #40880	; 0x9fb0
    42ca:	f2c0 0400 	movt	r4, #0
    42ce:	6826      	ldr	r6, [r4, #0]
    42d0:	b085      	sub	sp, #20
    42d2:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
    42d6:	4607      	mov	r7, r0
    42d8:	2c00      	cmp	r4, #0
    42da:	d043      	beq.n	4364 <__register_exitproc+0xa0>
    42dc:	6865      	ldr	r5, [r4, #4]
    42de:	2d1f      	cmp	r5, #31
    42e0:	dd21      	ble.n	4326 <__register_exitproc+0x62>
    42e2:	f249 54e9 	movw	r4, #38377	; 0x95e9
    42e6:	f2c0 0400 	movt	r4, #0
    42ea:	b91c      	cbnz	r4, 42f4 <__register_exitproc+0x30>
    42ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    42f0:	b005      	add	sp, #20
    42f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    42f4:	f44f 70c8 	mov.w	r0, #400	; 0x190
    42f8:	9103      	str	r1, [sp, #12]
    42fa:	9202      	str	r2, [sp, #8]
    42fc:	9301      	str	r3, [sp, #4]
    42fe:	f005 f973 	bl	95e8 <malloc>
    4302:	9903      	ldr	r1, [sp, #12]
    4304:	4604      	mov	r4, r0
    4306:	9a02      	ldr	r2, [sp, #8]
    4308:	9b01      	ldr	r3, [sp, #4]
    430a:	2800      	cmp	r0, #0
    430c:	d0ee      	beq.n	42ec <__register_exitproc+0x28>
    430e:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
    4312:	2000      	movs	r0, #0
    4314:	6025      	str	r5, [r4, #0]
    4316:	6060      	str	r0, [r4, #4]
    4318:	4605      	mov	r5, r0
    431a:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
    431e:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
    4322:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
    4326:	b93f      	cbnz	r7, 4338 <__register_exitproc+0x74>
    4328:	1c6b      	adds	r3, r5, #1
    432a:	2000      	movs	r0, #0
    432c:	3502      	adds	r5, #2
    432e:	6063      	str	r3, [r4, #4]
    4330:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
    4334:	b005      	add	sp, #20
    4336:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4338:	2601      	movs	r6, #1
    433a:	40ae      	lsls	r6, r5
    433c:	eb04 0085 	add.w	r0, r4, r5, lsl #2
    4340:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
    4344:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
    4348:	2f02      	cmp	r7, #2
    434a:	ea42 0206 	orr.w	r2, r2, r6
    434e:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
    4352:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
    4356:	bf02      	ittt	eq
    4358:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
    435c:	431e      	orreq	r6, r3
    435e:	f8c4 618c 	streq.w	r6, [r4, #396]	; 0x18c
    4362:	e7e1      	b.n	4328 <__register_exitproc+0x64>
    4364:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
    4368:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
    436c:	e7b6      	b.n	42dc <__register_exitproc+0x18>
    436e:	bf00      	nop

00004370 <register_fini>:
    4370:	f240 0300 	movw	r3, #0
    4374:	f2c0 0300 	movt	r3, #0
    4378:	b12b      	cbz	r3, 4386 <register_fini+0x16>
    437a:	f244 10a1 	movw	r0, #16801	; 0x41a1
    437e:	f2c0 0000 	movt	r0, #0
    4382:	f7ff bf07 	b.w	4194 <atexit>
    4386:	4770      	bx	lr

00004388 <reverse8>:
	dio_ssp_stop();
	cs_trigger_disable();
}

static uint8_t reverse8(uint8_t data)
{
    4388:	b510      	push	{r4, lr}
	uint8_t reversed = 0;

	for(size_t i=0; i<8; i++)
    438a:	2300      	movs	r3, #0
	cs_trigger_disable();
}

static uint8_t reverse8(uint8_t data)
{
	uint8_t reversed = 0;
    438c:	461a      	mov	r2, r3

	for(size_t i=0; i<8; i++)
	{
		reversed |= ((data >> i) & 0x01) << (7-i);
    438e:	fa40 f103 	asr.w	r1, r0, r3
    4392:	f1c3 0407 	rsb	r4, r3, #7
    4396:	f001 0101 	and.w	r1, r1, #1
    439a:	40a1      	lsls	r1, r4

static uint8_t reverse8(uint8_t data)
{
	uint8_t reversed = 0;

	for(size_t i=0; i<8; i++)
    439c:	3301      	adds	r3, #1
	{
		reversed |= ((data >> i) & 0x01) << (7-i);
    439e:	430a      	orrs	r2, r1

static uint8_t reverse8(uint8_t data)
{
	uint8_t reversed = 0;

	for(size_t i=0; i<8; i++)
    43a0:	2b08      	cmp	r3, #8
	{
		reversed |= ((data >> i) & 0x01) << (7-i);
    43a2:	b2d2      	uxtb	r2, r2

static uint8_t reverse8(uint8_t data)
{
	uint8_t reversed = 0;

	for(size_t i=0; i<8; i++)
    43a4:	d1f3      	bne.n	438e <reverse8+0x6>
	{
		reversed |= ((data >> i) & 0x01) << (7-i);
	}

	return reversed;
}
    43a6:	4610      	mov	r0, r2
    43a8:	bd10      	pop	{r4, pc}
    43aa:	0000      	movs	r0, r0

000043ac <cc2400_rx>:
	target.syncword = 0;
}

/* start un-buffered rx */
static void cc2400_rx()
{
    43ac:	b538      	push	{r3, r4, r5, lr}
	u16 mdmctrl = 0;

	if((modulation == MOD_BT_BASIC_RATE) || (modulation == MOD_BT_LOW_ENERGY)) {
    43ae:	4b25      	ldr	r3, [pc, #148]	; (4444 <cc2400_rx+0x98>)
    43b0:	4c25      	ldr	r4, [pc, #148]	; (4448 <cc2400_rx+0x9c>)
    43b2:	781a      	ldrb	r2, [r3, #0]
    43b4:	b112      	cbz	r2, 43bc <cc2400_rx+0x10>
    43b6:	781a      	ldrb	r2, [r3, #0]
    43b8:	2a01      	cmp	r2, #1
    43ba:	d128      	bne.n	440e <cc2400_rx+0x62>
		if (modulation == MOD_BT_BASIC_RATE) {
    43bc:	781b      	ldrb	r3, [r3, #0]
    43be:	b133      	cbz	r3, 43ce <cc2400_rx+0x22>
			mdmctrl = 0x0029; // 160 kHz frequency deviation
		} else if (modulation == MOD_BT_LOW_ENERGY) {
    43c0:	4b20      	ldr	r3, [pc, #128]	; (4444 <cc2400_rx+0x98>)
    43c2:	781d      	ldrb	r5, [r3, #0]
}

/* start un-buffered rx */
static void cc2400_rx()
{
	u16 mdmctrl = 0;
    43c4:	2d01      	cmp	r5, #1
    43c6:	bf0c      	ite	eq
    43c8:	2540      	moveq	r5, #64	; 0x40
    43ca:	2500      	movne	r5, #0
    43cc:	e000      	b.n	43d0 <cc2400_rx+0x24>

	if((modulation == MOD_BT_BASIC_RATE) || (modulation == MOD_BT_LOW_ENERGY)) {
		if (modulation == MOD_BT_BASIC_RATE) {
			mdmctrl = 0x0029; // 160 kHz frequency deviation
    43ce:	2529      	movs	r5, #41	; 0x29
		} else if (modulation == MOD_BT_LOW_ENERGY) {
			mdmctrl = 0x0040; // 250 kHz frequency deviation
		}
		cc2400_set(MANAND,  0x7fff);
    43d0:	200d      	movs	r0, #13
    43d2:	f647 71ff 	movw	r1, #32767	; 0x7fff
    43d6:	f004 fb36 	bl	8a46 <cc2400_set>
		cc2400_set(LMTST,   0x2b22);
    43da:	2012      	movs	r0, #18
    43dc:	f642 3122 	movw	r1, #11042	; 0x2b22
    43e0:	f004 fb31 	bl	8a46 <cc2400_set>
		cc2400_set(MDMTST0, 0x134b); // without PRNG 16 MAX MIN PAIRS
    43e4:	2014      	movs	r0, #20
    43e6:	f241 314b 	movw	r1, #4939	; 0x134b
    43ea:	f004 fb2c 	bl	8a46 <cc2400_set>
		cc2400_set(GRMDM,   0x0101); // un-buffered mode, GFSK
    43ee:	2020      	movs	r0, #32
    43f0:	f240 1101 	movw	r1, #257	; 0x101
    43f4:	f004 fb27 	bl	8a46 <cc2400_set>
		//      |  | |   |  +--------> CRC off
		//      |  | |   +-----------> sync word: 8 MSB bits of SYNC_WORD
		//      |  | +---------------> 2 preamble bytes of 01010101
		//      |  +-----------------> not packet mode
			//      +--------------------> un-buffered mode
		cc2400_set(FSDIV,   channel - 1); // 1 MHz IF
    43f8:	8821      	ldrh	r1, [r4, #0]
    43fa:	2002      	movs	r0, #2
    43fc:	b289      	uxth	r1, r1
    43fe:	3901      	subs	r1, #1
    4400:	b289      	uxth	r1, r1
    4402:	f004 fb20 	bl	8a46 <cc2400_set>
		cc2400_set(MDMCTRL, mdmctrl);
    4406:	2003      	movs	r0, #3
    4408:	4629      	mov	r1, r5
    440a:	f004 fb1c 	bl	8a46 <cc2400_set>
	}

	// Set up CS register
	cs_threshold_calc_and_set(channel);
    440e:	8820      	ldrh	r0, [r4, #0]
    4410:	b280      	uxth	r0, r0
    4412:	f003 fb95 	bl	7b40 <cs_threshold_calc_and_set>

	clkn_start();
    4416:	f003 fc2b 	bl	7c70 <clkn_start>

	while (!(cc2400_status() & XOSC16M_STABLE));
    441a:	f004 fbe5 	bl	8be8 <cc2400_status>
    441e:	0642      	lsls	r2, r0, #25
    4420:	d5fb      	bpl.n	441a <cc2400_rx+0x6e>
	cc2400_strobe(SFSON);
    4422:	2061      	movs	r0, #97	; 0x61
    4424:	f004 fbe7 	bl	8bf6 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    4428:	f004 fbde 	bl	8be8 <cc2400_status>
    442c:	0743      	lsls	r3, r0, #29
    442e:	d5fb      	bpl.n	4428 <cc2400_rx+0x7c>
	cc2400_strobe(SRX);
    4430:	2062      	movs	r0, #98	; 0x62
    4432:	f004 fbe0 	bl	8bf6 <cc2400_strobe>
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    4436:	4b05      	ldr	r3, [pc, #20]	; (444c <cc2400_rx+0xa0>)
    4438:	2280      	movs	r2, #128	; 0x80
    443a:	601a      	str	r2, [r3, #0]
	HGM_SET;
    443c:	f44f 7280 	mov.w	r2, #256	; 0x100
    4440:	601a      	str	r2, [r3, #0]
    4442:	bd38      	pop	{r3, r4, r5, pc}
    4444:	10000e34 	.word	0x10000e34
    4448:	1000044c 	.word	0x1000044c
    444c:	2009c058 	.word	0x2009c058

00004450 <cc2400_rx_sync>:
#endif
}

/* start un-buffered rx */
static void cc2400_rx_sync(u32 sync)
{
    4450:	b570      	push	{r4, r5, r6, lr}
	u16 grmdm, mdmctrl;

	if (modulation == MOD_BT_BASIC_RATE) {
    4452:	4b2a      	ldr	r3, [pc, #168]	; (44fc <cc2400_rx_sync+0xac>)
#endif
}

/* start un-buffered rx */
static void cc2400_rx_sync(u32 sync)
{
    4454:	4604      	mov	r4, r0
	u16 grmdm, mdmctrl;

	if (modulation == MOD_BT_BASIC_RATE) {
    4456:	781a      	ldrb	r2, [r3, #0]
    4458:	b132      	cbz	r2, 4468 <cc2400_rx_sync+0x18>
		//   |  |  | +---------------> 0 preamble bytes of 01010101
		//   |  |  +-----------------> packet mode
		//   |  +--------------------> un-buffered mode
		//   +-----------------------> sync error bits: 0

	} else if (modulation == MOD_BT_LOW_ENERGY) {
    445a:	781b      	ldrb	r3, [r3, #0]
    445c:	2b01      	cmp	r3, #1
    445e:	d14b      	bne.n	44f8 <cc2400_rx_sync+0xa8>
		mdmctrl = 0x0040; // 250 kHz frequency deviation
    4460:	2540      	movs	r5, #64	; 0x40
		grmdm = 0x6561; // un-buffered mode, packet w/ sync word detection
    4462:	f246 5661 	movw	r6, #25953	; 0x6561
    4466:	e002      	b.n	446e <cc2400_rx_sync+0x1e>
static void cc2400_rx_sync(u32 sync)
{
	u16 grmdm, mdmctrl;

	if (modulation == MOD_BT_BASIC_RATE) {
		mdmctrl = 0x0029; // 160 kHz frequency deviation
    4468:	2529      	movs	r5, #41	; 0x29
		grmdm = 0x0461; // un-buffered mode, packet w/ sync word detection
    446a:	f240 4661 	movw	r6, #1121	; 0x461
	} else {
		/* oops */
		return;
	}

	cc2400_set(MANAND,  0x7fff);
    446e:	200d      	movs	r0, #13
    4470:	f647 71ff 	movw	r1, #32767	; 0x7fff
    4474:	f004 fae7 	bl	8a46 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    4478:	2012      	movs	r0, #18
    447a:	f642 3122 	movw	r1, #11042	; 0x2b22
    447e:	f004 fae2 	bl	8a46 <cc2400_set>

	cc2400_set(MDMTST0, 0x104b); //JWHUR AFC settling = 2 maxmin pairs
    4482:	2014      	movs	r0, #20
    4484:	f241 014b 	movw	r1, #4171	; 0x104b
    4488:	f004 fadd 	bl	8a46 <cc2400_set>
	//    +--------------------> PRNG off
	//
	// ref: CC2400 datasheet page 67
	// AFC settling explained page 41/42

	cc2400_set(GRMDM,   grmdm);
    448c:	2020      	movs	r0, #32
    448e:	4631      	mov	r1, r6
    4490:	f004 fad9 	bl	8a46 <cc2400_set>

	cc2400_set(SYNCL,   sync & 0xffff);
    4494:	b2a1      	uxth	r1, r4
    4496:	202c      	movs	r0, #44	; 0x2c
    4498:	f004 fad5 	bl	8a46 <cc2400_set>
	cc2400_set(SYNCH,   (sync >> 16) & 0xffff);
    449c:	0c21      	lsrs	r1, r4, #16

	cc2400_set(FSDIV,   channel - 1); // 1 MHz IF
    449e:	4c18      	ldr	r4, [pc, #96]	; (4500 <cc2400_rx_sync+0xb0>)
	// AFC settling explained page 41/42

	cc2400_set(GRMDM,   grmdm);

	cc2400_set(SYNCL,   sync & 0xffff);
	cc2400_set(SYNCH,   (sync >> 16) & 0xffff);
    44a0:	202d      	movs	r0, #45	; 0x2d
    44a2:	f004 fad0 	bl	8a46 <cc2400_set>

	cc2400_set(FSDIV,   channel - 1); // 1 MHz IF
    44a6:	8821      	ldrh	r1, [r4, #0]
    44a8:	2002      	movs	r0, #2
    44aa:	b289      	uxth	r1, r1
    44ac:	3901      	subs	r1, #1
    44ae:	b289      	uxth	r1, r1
    44b0:	f004 fac9 	bl	8a46 <cc2400_set>
	cc2400_set(MDMCTRL, mdmctrl);
    44b4:	2003      	movs	r0, #3
    44b6:	4629      	mov	r1, r5
    44b8:	f004 fac5 	bl	8a46 <cc2400_set>

	//JWHUR RSSI sampling symbols
	cc2400_set(RSSI, 0x003f);
    44bc:	2006      	movs	r0, #6
    44be:	213f      	movs	r1, #63	; 0x3f
    44c0:	f004 fac1 	bl	8a46 <cc2400_set>

	// Set up CS register
	cs_threshold_calc_and_set(channel);
    44c4:	8820      	ldrh	r0, [r4, #0]
    44c6:	b280      	uxth	r0, r0
    44c8:	f003 fb3a 	bl	7b40 <cs_threshold_calc_and_set>

	clkn_start();
    44cc:	f003 fbd0 	bl	7c70 <clkn_start>

	while (!(cc2400_status() & XOSC16M_STABLE));
    44d0:	f004 fb8a 	bl	8be8 <cc2400_status>
    44d4:	0640      	lsls	r0, r0, #25
    44d6:	d5fb      	bpl.n	44d0 <cc2400_rx_sync+0x80>
	cc2400_strobe(SFSON);
    44d8:	2061      	movs	r0, #97	; 0x61
    44da:	f004 fb8c 	bl	8bf6 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    44de:	f004 fb83 	bl	8be8 <cc2400_status>
    44e2:	0741      	lsls	r1, r0, #29
    44e4:	d5fb      	bpl.n	44de <cc2400_rx_sync+0x8e>
	cc2400_strobe(SRX);
    44e6:	2062      	movs	r0, #98	; 0x62
    44e8:	f004 fb85 	bl	8bf6 <cc2400_strobe>
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    44ec:	4b05      	ldr	r3, [pc, #20]	; (4504 <cc2400_rx_sync+0xb4>)
    44ee:	2280      	movs	r2, #128	; 0x80
    44f0:	601a      	str	r2, [r3, #0]
	HGM_SET;
    44f2:	f44f 7280 	mov.w	r2, #256	; 0x100
    44f6:	601a      	str	r2, [r3, #0]
    44f8:	bd70      	pop	{r4, r5, r6, pc}
    44fa:	bf00      	nop
    44fc:	10000e34 	.word	0x10000e34
    4500:	1000044c 	.word	0x1000044c
    4504:	2009c058 	.word	0x2009c058

00004508 <enqueue>:

/* Unpacked symbol buffers (two rxbufs) */
char unpacked[DMA_SIZE*8*2];

static int enqueue(uint8_t type, uint8_t* buf)
{
    4508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    450a:	4606      	mov	r6, r0
    450c:	460f      	mov	r7, r1
	usb_pkt_rx* f = usb_enqueue();
    450e:	f003 fa1d 	bl	794c <usb_enqueue>
    4512:	4d1e      	ldr	r5, [pc, #120]	; (458c <enqueue+0x84>)
	
	/* fail if queue is full */
	if (f == NULL) {
    4514:	4604      	mov	r4, r0
    4516:	b920      	cbnz	r0, 4522 <enqueue+0x1a>
		status |= FIFO_OVERFLOW;
    4518:	786b      	ldrb	r3, [r5, #1]
    451a:	f043 0304 	orr.w	r3, r3, #4
    451e:	706b      	strb	r3, [r5, #1]
		return 0;
    4520:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}

	f->pkt_type = type;
	if(type == SPECAN) {
    4522:	2e04      	cmp	r6, #4
	if (f == NULL) {
		status |= FIFO_OVERFLOW;
		return 0;
	}

	f->pkt_type = type;
    4524:	7006      	strb	r6, [r0, #0]
	if(type == SPECAN) {
    4526:	d10e      	bne.n	4546 <enqueue+0x3e>
		f->clkn_high = (clkn >> 20) & 0xff;
    4528:	4b19      	ldr	r3, [pc, #100]	; (4590 <enqueue+0x88>)
		f->clk100ns = CLK100NS;
    452a:	f640 4135 	movw	r1, #3125	; 0xc35
		return 0;
	}

	f->pkt_type = type;
	if(type == SPECAN) {
		f->clkn_high = (clkn >> 20) & 0xff;
    452e:	681a      	ldr	r2, [r3, #0]
    4530:	0d12      	lsrs	r2, r2, #20
    4532:	70c2      	strb	r2, [r0, #3]
		f->clk100ns = CLK100NS;
    4534:	4a17      	ldr	r2, [pc, #92]	; (4594 <enqueue+0x8c>)
    4536:	681b      	ldr	r3, [r3, #0]
    4538:	6812      	ldr	r2, [r2, #0]
    453a:	f3c3 0313 	ubfx	r3, r3, #0, #20
    453e:	fb01 2303 	mla	r3, r1, r3, r2
    4542:	6043      	str	r3, [r0, #4]
    4544:	e015      	b.n	4572 <enqueue+0x6a>
	} else {
		f->clkn_high = idle_buf_clkn_high;
    4546:	78ab      	ldrb	r3, [r5, #2]
    4548:	70c3      	strb	r3, [r0, #3]
		f->clk100ns = idle_buf_clk100ns;
    454a:	686b      	ldr	r3, [r5, #4]
    454c:	6043      	str	r3, [r0, #4]
		f->channel = (uint8_t)((idle_buf_channel - 2402) & 0xff);
    454e:	892b      	ldrh	r3, [r5, #8]
    4550:	b29b      	uxth	r3, r3
    4552:	3b62      	subs	r3, #98	; 0x62
    4554:	7083      	strb	r3, [r0, #2]
		f->rssi_min = rssi_min;
    4556:	4b10      	ldr	r3, [pc, #64]	; (4598 <enqueue+0x90>)
    4558:	781b      	ldrb	r3, [r3, #0]
    455a:	7243      	strb	r3, [r0, #9]
		f->rssi_max = rssi_max;
    455c:	4b0f      	ldr	r3, [pc, #60]	; (459c <enqueue+0x94>)
    455e:	781b      	ldrb	r3, [r3, #0]
    4560:	7203      	strb	r3, [r0, #8]
		f->rssi_avg = rssi_get_avg(idle_buf_channel);
    4562:	8928      	ldrh	r0, [r5, #8]
    4564:	b280      	uxth	r0, r0
    4566:	f003 fad7 	bl	7b18 <rssi_get_avg>
		f->rssi_count = rssi_count;
    456a:	4b0d      	ldr	r3, [pc, #52]	; (45a0 <enqueue+0x98>)
		f->clkn_high = idle_buf_clkn_high;
		f->clk100ns = idle_buf_clk100ns;
		f->channel = (uint8_t)((idle_buf_channel - 2402) & 0xff);
		f->rssi_min = rssi_min;
		f->rssi_max = rssi_max;
		f->rssi_avg = rssi_get_avg(idle_buf_channel);
    456c:	72a0      	strb	r0, [r4, #10]
		f->rssi_count = rssi_count;
    456e:	781b      	ldrb	r3, [r3, #0]
    4570:	72e3      	strb	r3, [r4, #11]
	}

	memcpy(f->data, buf, DMA_SIZE);
    4572:	f104 000e 	add.w	r0, r4, #14
    4576:	4639      	mov	r1, r7
    4578:	2232      	movs	r2, #50	; 0x32
    457a:	f005 fb2b 	bl	9bd4 <memcpy>

	f->status = status;
    457e:	786b      	ldrb	r3, [r5, #1]
	status = 0;

	return 1;
    4580:	2001      	movs	r0, #1
		f->rssi_count = rssi_count;
	}

	memcpy(f->data, buf, DMA_SIZE);

	f->status = status;
    4582:	7063      	strb	r3, [r4, #1]
	status = 0;
    4584:	2300      	movs	r3, #0
    4586:	706b      	strb	r3, [r5, #1]

	return 1;
}
    4588:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    458a:	bf00      	nop
    458c:	10000e34 	.word	0x10000e34
    4590:	10001024 	.word	0x10001024
    4594:	40004008 	.word	0x40004008
    4598:	1000100a 	.word	0x1000100a
    459c:	10001008 	.word	0x10001008
    45a0:	100014a6 	.word	0x100014a6

000045a4 <le_set_access_address>:
	// reset GIO
	cc2400_set(IOCFG, gio_save);
}

/* set LE access address */
static void le_set_access_address(u32 aa) {
    45a4:	b510      	push	{r4, lr}
	u32 aa_rev;

	le.access_address = aa;
    45a6:	4c04      	ldr	r4, [pc, #16]	; (45b8 <le_set_access_address+0x14>)
    45a8:	6060      	str	r0, [r4, #4]
	aa_rev = rbit(aa);
    45aa:	f004 f957 	bl	885c <rbit>
	le.syncl = aa_rev & 0xffff;
    45ae:	8160      	strh	r0, [r4, #10]
	le.synch = aa_rev >> 16;
    45b0:	0c00      	lsrs	r0, r0, #16
    45b2:	8120      	strh	r0, [r4, #8]
    45b4:	bd10      	pop	{r4, pc}
    45b6:	bf00      	nop
    45b8:	1000044c 	.word	0x1000044c

000045bc <cc2400_idle>:
		}
	}
}

static void cc2400_idle()
{
    45bc:	b510      	push	{r4, lr}
	cc2400_strobe(SRFOFF);
    45be:	2064      	movs	r0, #100	; 0x64
    45c0:	f004 fb19 	bl	8bf6 <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?
    45c4:	f004 fb10 	bl	8be8 <cc2400_status>
    45c8:	f000 0004 	and.w	r0, r0, #4
    45cc:	f000 04ff 	and.w	r4, r0, #255	; 0xff
    45d0:	2800      	cmp	r0, #0
    45d2:	d1f7      	bne.n	45c4 <cc2400_idle+0x8>

#ifdef UBERTOOTH_ONE
	PAEN_CLR;
    45d4:	4b20      	ldr	r3, [pc, #128]	; (4658 <cc2400_idle+0x9c>)
    45d6:	2280      	movs	r2, #128	; 0x80
    45d8:	601a      	str	r2, [r3, #0]
	HGM_CLR;
#endif

	RXLED_CLR;
    45da:	2110      	movs	r1, #16
	cc2400_strobe(SRFOFF);
	while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?

#ifdef UBERTOOTH_ONE
	PAEN_CLR;
	HGM_CLR;
    45dc:	f44f 7280 	mov.w	r2, #256	; 0x100
    45e0:	601a      	str	r2, [r3, #0]
#endif

	RXLED_CLR;
    45e2:	f843 1c20 	str.w	r1, [r3, #-32]
	TXLED_CLR;
    45e6:	f843 2c20 	str.w	r2, [r3, #-32]
	USRLED_CLR;
    45ea:	2202      	movs	r2, #2
    45ec:	f843 2c20 	str.w	r2, [r3, #-32]

	clkn_stop();
    45f0:	f003 fb16 	bl	7c20 <clkn_stop>
	dio_ssp_stop();
    45f4:	f003 fc40 	bl	7e78 <dio_ssp_stop>
	cs_reset();
    45f8:	f003 fb00 	bl	7bfc <cs_reset>
	rssi_reset();
    45fc:	f003 fa28 	bl	7a50 <rssi_reset>

	/* hopping stuff */
	hop_mode = HOP_NONE;
    4600:	4b16      	ldr	r3, [pc, #88]	; (465c <cc2400_idle+0xa0>)
	do_hop = 0;
	channel = 2441;
    4602:	4a17      	ldr	r2, [pc, #92]	; (4660 <cc2400_idle+0xa4>)
    4604:	f640 1189 	movw	r1, #2441	; 0x989
	dio_ssp_stop();
	cs_reset();
	rssi_reset();

	/* hopping stuff */
	hop_mode = HOP_NONE;
    4608:	729c      	strb	r4, [r3, #10]
	do_hop = 0;
    460a:	72dc      	strb	r4, [r3, #11]
	channel = 2441;
    460c:	8011      	strh	r1, [r2, #0]
	hop_direct_channel = 0;
	hop_timeout = 158;
    460e:	219e      	movs	r1, #158	; 0x9e

	/* hopping stuff */
	hop_mode = HOP_NONE;
	do_hop = 0;
	channel = 2441;
	hop_direct_channel = 0;
    4610:	819c      	strh	r4, [r3, #12]
	hop_timeout = 158;
    4612:	f8a2 1048 	strh.w	r1, [r2, #72]	; 0x48
	requested_channel = 0;
	le_adv_channel = 2402;
    4616:	f640 1162 	movw	r1, #2402	; 0x962
	hop_mode = HOP_NONE;
	do_hop = 0;
	channel = 2441;
	hop_direct_channel = 0;
	hop_timeout = 158;
	requested_channel = 0;
    461a:	81dc      	strh	r4, [r3, #14]
	le_adv_channel = 2402;
    461c:	f8a2 104a 	strh.w	r1, [r2, #74]	; 0x4a


	/* bulk USB stuff */
	idle_buf_clkn_high = 0;
    4620:	709c      	strb	r4, [r3, #2]
	idle_buf_clk100ns = 0;
    4622:	605c      	str	r4, [r3, #4]
	idle_buf_channel = 0;
    4624:	811c      	strh	r4, [r3, #8]
	dma_discard = 0;
    4626:	741c      	strb	r4, [r3, #16]
	status = 0;
    4628:	705c      	strb	r4, [r3, #1]

	/* operation mode */
	mode = MODE_IDLE;
    462a:	745c      	strb	r4, [r3, #17]
	requested_mode = MODE_IDLE;
    462c:	749c      	strb	r4, [r3, #18]
	jam_mode = JAM_NONE;
    462e:	74dc      	strb	r4, [r3, #19]
	ego_mode = EGO_FOLLOW;
    4630:	751c      	strb	r4, [r3, #20]

	modulation = MOD_BT_BASIC_RATE;
    4632:	701c      	strb	r4, [r3, #0]

	/* specan stuff */
	low_freq = 2400;
    4634:	f44f 6316 	mov.w	r3, #2400	; 0x960
    4638:	f8a2 304c 	strh.w	r3, [r2, #76]	; 0x4c
	high_freq = 2483;
    463c:	3353      	adds	r3, #83	; 0x53
    463e:	f8a2 304e 	strh.w	r3, [r2, #78]	; 0x4e
	rssi_threshold = -30;

	target.address = 0;
    4642:	4908      	ldr	r1, [pc, #32]	; (4664 <cc2400_idle+0xa8>)
	modulation = MOD_BT_BASIC_RATE;

	/* specan stuff */
	low_freq = 2400;
	high_freq = 2483;
	rssi_threshold = -30;
    4644:	23e2      	movs	r3, #226	; 0xe2
    4646:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50

	target.address = 0;
    464a:	2200      	movs	r2, #0
    464c:	2300      	movs	r3, #0
    464e:	e9c1 2300 	strd	r2, r3, [r1]
	target.syncword = 0;
    4652:	e9c1 2302 	strd	r2, r3, [r1, #8]
    4656:	bd10      	pop	{r4, pc}
    4658:	2009c05c 	.word	0x2009c05c
    465c:	10000e34 	.word	0x10000e34
    4660:	1000044c 	.word	0x1000044c
    4664:	10001528 	.word	0x10001528

00004668 <cb_follow_le>:
	cs_trigger_disable();
}

/* low energy connection following
 * follows a known AA around */
int cb_follow_le() {
    4668:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int i, j, k;
	int idx = whitening_index[btle_channel_index(channel-2402)];
    466c:	4c39      	ldr	r4, [pc, #228]	; (4754 <cb_follow_le+0xec>)
    466e:	8820      	ldrh	r0, [r4, #0]
    4670:	4626      	mov	r6, r4
    4672:	b280      	uxth	r0, r0
    4674:	3862      	subs	r0, #98	; 0x62
    4676:	b2c0      	uxtb	r0, r0
    4678:	f003 f860 	bl	773c <btle_channel_index>
    467c:	4936      	ldr	r1, [pc, #216]	; (4758 <cb_follow_le+0xf0>)

	u32 access_address = 0;
    467e:	2200      	movs	r2, #0

/* low energy connection following
 * follows a known AA around */
int cb_follow_le() {
	int i, j, k;
	int idx = whitening_index[btle_channel_index(channel-2402)];
    4680:	5c0d      	ldrb	r5, [r1, r0]

	u32 access_address = 0;
	for (i = 0; i < 31; ++i) {
    4682:	4613      	mov	r3, r2
    4684:	468c      	mov	ip, r1
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
    4686:	4f35      	ldr	r7, [pc, #212]	; (475c <cb_follow_le+0xf4>)
    4688:	5dd9      	ldrb	r1, [r3, r7]
int cb_follow_le() {
	int i, j, k;
	int idx = whitening_index[btle_channel_index(channel-2402)];

	u32 access_address = 0;
	for (i = 0; i < 31; ++i) {
    468a:	3301      	adds	r3, #1
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
    468c:	07c9      	lsls	r1, r1, #31
int cb_follow_le() {
	int i, j, k;
	int idx = whitening_index[btle_channel_index(channel-2402)];

	u32 access_address = 0;
	for (i = 0; i < 31; ++i) {
    468e:	2b1f      	cmp	r3, #31
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
    4690:	ea41 0252 	orr.w	r2, r1, r2, lsr #1
int cb_follow_le() {
	int i, j, k;
	int idx = whitening_index[btle_channel_index(channel-2402)];

	u32 access_address = 0;
	for (i = 0; i < 31; ++i) {
    4694:	d1f7      	bne.n	4686 <cb_follow_le+0x1e>
	}

	for (i = 31; i < DMA_SIZE * 8 + 32; i++) {
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
		if (access_address == le.access_address) {
    4696:	6871      	ldr	r1, [r6, #4]
		access_address |= (unpacked[i] << 31);
	}

	for (i = 31; i < DMA_SIZE * 8 + 32; i++) {
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
    4698:	5cf8      	ldrb	r0, [r7, r3]
    469a:	07c0      	lsls	r0, r0, #31
    469c:	ea40 0252 	orr.w	r2, r0, r2, lsr #1
		if (access_address == le.access_address) {
    46a0:	428a      	cmp	r2, r1
    46a2:	d14f      	bne.n	4744 <cb_follow_le+0xdc>
    46a4:	2200      	movs	r2, #0
    46a6:	eb07 0803 	add.w	r8, r7, r3
int cb_follow_le() {
	int i, j, k;
	int idx = whitening_index[btle_channel_index(channel-2402)];

	u32 access_address = 0;
	for (i = 0; i < 31; ++i) {
    46aa:	2000      	movs	r0, #0
    46ac:	eb08 08c2 	add.w	r8, r8, r2, lsl #3
    46b0:	4601      	mov	r1, r0
    46b2:	eb08 0401 	add.w	r4, r8, r1
				u8 byte = 0;
				for (k = 0; k < 8; k++) {
					int offset = k + (j * 8) + i - 31;
					if (offset >= DMA_SIZE*8*2) break;
					int bit = unpacked[offset];
					if (j >= 4) { // unwhiten data bytes
    46b6:	2a03      	cmp	r2, #3
			for (j = 0; j < 46; ++j) {
				u8 byte = 0;
				for (k = 0; k < 8; k++) {
					int offset = k + (j * 8) + i - 31;
					if (offset >= DMA_SIZE*8*2) break;
					int bit = unpacked[offset];
    46b8:	f814 4c1f 	ldrb.w	r4, [r4, #-31]
					if (j >= 4) { // unwhiten data bytes
    46bc:	dd0c      	ble.n	46d8 <cb_follow_le+0x70>
						bit ^= whitening[idx];
    46be:	eb0c 0e05 	add.w	lr, ip, r5
    46c2:	f89e e028 	ldrb.w	lr, [lr, #40]	; 0x28
						idx = (idx + 1) % sizeof(whitening);
    46c6:	3501      	adds	r5, #1
				for (k = 0; k < 8; k++) {
					int offset = k + (j * 8) + i - 31;
					if (offset >= DMA_SIZE*8*2) break;
					int bit = unpacked[offset];
					if (j >= 4) { // unwhiten data bytes
						bit ^= whitening[idx];
    46c8:	ea84 040e 	eor.w	r4, r4, lr
						idx = (idx + 1) % sizeof(whitening);
    46cc:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
    46d0:	fbb5 f9fe 	udiv	r9, r5, lr
    46d4:	fb0e 5519 	mls	r5, lr, r9, r5
					}
					byte |= bit << k;
    46d8:	408c      	lsls	r4, r1
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
		if (access_address == le.access_address) {
			for (j = 0; j < 46; ++j) {
				u8 byte = 0;
				for (k = 0; k < 8; k++) {
    46da:	3101      	adds	r1, #1
					int bit = unpacked[offset];
					if (j >= 4) { // unwhiten data bytes
						bit ^= whitening[idx];
						idx = (idx + 1) % sizeof(whitening);
					}
					byte |= bit << k;
    46dc:	4320      	orrs	r0, r4
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
		if (access_address == le.access_address) {
			for (j = 0; j < 46; ++j) {
				u8 byte = 0;
				for (k = 0; k < 8; k++) {
    46de:	2908      	cmp	r1, #8
					int bit = unpacked[offset];
					if (j >= 4) { // unwhiten data bytes
						bit ^= whitening[idx];
						idx = (idx + 1) % sizeof(whitening);
					}
					byte |= bit << k;
    46e0:	b2c0      	uxtb	r0, r0
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
		if (access_address == le.access_address) {
			for (j = 0; j < 46; ++j) {
				u8 byte = 0;
				for (k = 0; k < 8; k++) {
    46e2:	d1e6      	bne.n	46b2 <cb_follow_le+0x4a>
						bit ^= whitening[idx];
						idx = (idx + 1) % sizeof(whitening);
					}
					byte |= bit << k;
				}
				idle_rxbuf[j] = byte;
    46e4:	4c1e      	ldr	r4, [pc, #120]	; (4760 <cb_follow_le+0xf8>)
    46e6:	6821      	ldr	r1, [r4, #0]
    46e8:	5488      	strb	r0, [r1, r2]

	for (i = 31; i < DMA_SIZE * 8 + 32; i++) {
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
		if (access_address == le.access_address) {
			for (j = 0; j < 46; ++j) {
    46ea:	3201      	adds	r2, #1
    46ec:	2a2e      	cmp	r2, #46	; 0x2e
    46ee:	d1da      	bne.n	46a6 <cb_follow_le+0x3e>
				}
				idle_rxbuf[j] = byte;
			}

			// verify CRC
			if (le.crc_verify) {
    46f0:	6973      	ldr	r3, [r6, #20]
    46f2:	b95b      	cbnz	r3, 470c <cb_follow_le+0xa4>
				if (calc_crc != wire_crc) // skip packets with a bad CRC
					break;
			}

			// send to PC
			enqueue(LE_PACKET, (uint8_t*)idle_rxbuf);
    46f4:	6821      	ldr	r1, [r4, #0]
    46f6:	2001      	movs	r0, #1
    46f8:	f7ff ff06 	bl	4508 <enqueue>
			RXLED_SET;
    46fc:	4b19      	ldr	r3, [pc, #100]	; (4764 <cb_follow_le+0xfc>)
    46fe:	2210      	movs	r2, #16
    4700:	601a      	str	r2, [r3, #0]

			packet_cb((uint8_t*)idle_rxbuf);
    4702:	4b19      	ldr	r3, [pc, #100]	; (4768 <cb_follow_le+0x100>)
    4704:	6820      	ldr	r0, [r4, #0]
    4706:	699b      	ldr	r3, [r3, #24]
    4708:	4798      	blx	r3

			break;
    470a:	e01f      	b.n	474c <cb_follow_le+0xe4>
				idle_rxbuf[j] = byte;
			}

			// verify CRC
			if (le.crc_verify) {
				int len		 = (idle_rxbuf[5] & 0x3f) + 2;
    470c:	6823      	ldr	r3, [r4, #0]
    470e:	795d      	ldrb	r5, [r3, #5]
				u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, (uint8_t*)idle_rxbuf + 4, len);
    4710:	4b10      	ldr	r3, [pc, #64]	; (4754 <cb_follow_le+0xec>)
    4712:	6821      	ldr	r1, [r4, #0]
				idle_rxbuf[j] = byte;
			}

			// verify CRC
			if (le.crc_verify) {
				int len		 = (idle_rxbuf[5] & 0x3f) + 2;
    4714:	f005 053f 	and.w	r5, r5, #63	; 0x3f
				u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, (uint8_t*)idle_rxbuf + 4, len);
    4718:	1caa      	adds	r2, r5, #2
    471a:	6918      	ldr	r0, [r3, #16]
    471c:	3104      	adds	r1, #4
    471e:	f003 f88d 	bl	783c <btle_crcgen_lut>
				u32 wire_crc = (idle_rxbuf[4+len+2] << 16)
    4722:	6822      	ldr	r2, [r4, #0]
    4724:	f105 0308 	add.w	r3, r5, #8
    4728:	5cd1      	ldrb	r1, [r2, r3]
							 | (idle_rxbuf[4+len+1] << 8)
    472a:	6822      	ldr	r2, [r4, #0]
    472c:	1deb      	adds	r3, r5, #7
    472e:	5cd3      	ldrb	r3, [r2, r3]
							 |  idle_rxbuf[4+len+0];
    4730:	6822      	ldr	r2, [r4, #0]
    4732:	3506      	adds	r5, #6
    4734:	5d52      	ldrb	r2, [r2, r5]
			// verify CRC
			if (le.crc_verify) {
				int len		 = (idle_rxbuf[5] & 0x3f) + 2;
				u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, (uint8_t*)idle_rxbuf + 4, len);
				u32 wire_crc = (idle_rxbuf[4+len+2] << 16)
							 | (idle_rxbuf[4+len+1] << 8)
    4736:	021b      	lsls	r3, r3, #8
    4738:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
							 |  idle_rxbuf[4+len+0];
    473c:	4313      	orrs	r3, r2
				if (calc_crc != wire_crc) // skip packets with a bad CRC
    473e:	4298      	cmp	r0, r3
    4740:	d104      	bne.n	474c <cb_follow_le+0xe4>
    4742:	e7d7      	b.n	46f4 <cb_follow_le+0x8c>
	for (i = 0; i < 31; ++i) {
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
	}

	for (i = 31; i < DMA_SIZE * 8 + 32; i++) {
    4744:	3301      	adds	r3, #1
    4746:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
    474a:	d1a5      	bne.n	4698 <cb_follow_le+0x30>
			break;
		}
	}

	return 1;
}
    474c:	2001      	movs	r0, #1
    474e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    4752:	bf00      	nop
    4754:	1000044c 	.word	0x1000044c
    4758:	00009fb4 	.word	0x00009fb4
    475c:	10001184 	.word	0x10001184
    4760:	10001180 	.word	0x10001180
    4764:	2009c038 	.word	0x2009c038
    4768:	10000e34 	.word	0x10000e34

0000476c <connection_follow_cb>:

/**
 * Called when we receive a packet in connection following mode.
 */
void connection_follow_cb(u8 *packet) {
    476c:	b538      	push	{r3, r4, r5, lr}
	u8 header = packet[HEADER_IDX];
	u8 *data_len = &packet[DATA_LEN_IDX];
	u8 *data = &packet[DATA_START_IDX];
	// u8 *crc = &packet[DATA_START_IDX + *data_len];

	if (le.link_state == LINK_CONN_PENDING) {
    476e:	4b58      	ldr	r3, [pc, #352]	; (48d0 <connection_follow_cb+0x164>)
}

/**
 * Called when we receive a packet in connection following mode.
 */
void connection_follow_cb(u8 *packet) {
    4770:	4605      	mov	r5, r0
	u8 header = packet[HEADER_IDX];
	u8 *data_len = &packet[DATA_LEN_IDX];
	u8 *data = &packet[DATA_START_IDX];
	// u8 *crc = &packet[DATA_START_IDX + *data_len];

	if (le.link_state == LINK_CONN_PENDING) {
    4772:	7e1a      	ldrb	r2, [r3, #24]
#define HEADER_IDX 4
#define DATA_LEN_IDX 5
#define DATA_START_IDX 6

	// u8 *adv_addr = &packet[ADV_ADDRESS_IDX];
	u8 header = packet[HEADER_IDX];
    4774:	7901      	ldrb	r1, [r0, #4]
	u8 *data_len = &packet[DATA_LEN_IDX];
	u8 *data = &packet[DATA_START_IDX];
	// u8 *crc = &packet[DATA_START_IDX + *data_len];

	if (le.link_state == LINK_CONN_PENDING) {
    4776:	2a02      	cmp	r2, #2
    4778:	461c      	mov	r4, r3
    477a:	d113      	bne.n	47a4 <connection_follow_cb+0x38>
		// We received a packet in the connection pending state, so now the device *should* be connected
		le.link_state = LINK_CONNECTED;
    477c:	2203      	movs	r2, #3
    477e:	761a      	strb	r2, [r3, #24]
		le.conn_epoch = clkn;
    4780:	4a54      	ldr	r2, [pc, #336]	; (48d4 <connection_follow_cb+0x168>)
    4782:	6812      	ldr	r2, [r2, #0]
    4784:	61da      	str	r2, [r3, #28]
		le.interval_timer = le.conn_interval - 1;
    4786:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
    4788:	3a01      	subs	r2, #1
    478a:	b292      	uxth	r2, r2
    478c:	841a      	strh	r2, [r3, #32]
		le.conn_count = 0;
    478e:	2200      	movs	r2, #0
    4790:	849a      	strh	r2, [r3, #36]	; 0x24
		le.update_pending = 0;
    4792:	62da      	str	r2, [r3, #44]	; 0x2c

		// hue hue hue
		if (jam_mode != JAM_NONE)
    4794:	4b50      	ldr	r3, [pc, #320]	; (48d8 <connection_follow_cb+0x16c>)
    4796:	7cda      	ldrb	r2, [r3, #19]
    4798:	2a00      	cmp	r2, #0
    479a:	f000 8098 	beq.w	48ce <connection_follow_cb+0x162>
			le_jam_count = JAM_COUNT_DEFAULT;
    479e:	2228      	movs	r2, #40	; 0x28
    47a0:	61da      	str	r2, [r3, #28]
    47a2:	bd38      	pop	{r3, r4, r5, pc}

	} else if (le.link_state == LINK_CONNECTED) {
    47a4:	2a03      	cmp	r2, #3
    47a6:	d13b      	bne.n	4820 <connection_follow_cb+0xb4>
		u8 llid =  header & 0x03;

		// Apply any connection parameter update if necessary
		if (le.update_pending && le.conn_count == le.update_instant) {
    47a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
		// hue hue hue
		if (jam_mode != JAM_NONE)
			le_jam_count = JAM_COUNT_DEFAULT;

	} else if (le.link_state == LINK_CONNECTED) {
		u8 llid =  header & 0x03;
    47aa:	f001 0103 	and.w	r1, r1, #3

		// Apply any connection parameter update if necessary
		if (le.update_pending && le.conn_count == le.update_instant) {
    47ae:	b1a3      	cbz	r3, 47da <connection_follow_cb+0x6e>
    47b0:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
    47b2:	8e22      	ldrh	r2, [r4, #48]	; 0x30
    47b4:	b29b      	uxth	r3, r3
    47b6:	429a      	cmp	r2, r3
    47b8:	d10f      	bne.n	47da <connection_follow_cb+0x6e>
			// This is the first packet received in the connection interval for which the new parameters apply
			le.conn_epoch = clkn;
    47ba:	4b46      	ldr	r3, [pc, #280]	; (48d4 <connection_follow_cb+0x168>)
    47bc:	681b      	ldr	r3, [r3, #0]
    47be:	61e3      	str	r3, [r4, #28]
			le.conn_interval = le.interval_update;
    47c0:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    47c2:	8463      	strh	r3, [r4, #34]	; 0x22
			le.interval_timer = le.interval_update - 1;
    47c4:	3b01      	subs	r3, #1
    47c6:	b29b      	uxth	r3, r3
    47c8:	8423      	strh	r3, [r4, #32]
			le.win_size = le.win_size_update;
    47ca:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
    47ce:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26
			le.win_offset = le.win_offset_update;
    47d2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
    47d4:	8523      	strh	r3, [r4, #40]	; 0x28
			le.update_pending = 0;
    47d6:	2300      	movs	r3, #0
    47d8:	62e3      	str	r3, [r4, #44]	; 0x2c
		}

		if (llid == 0x03 && data[0] == 0x00) {
    47da:	2903      	cmp	r1, #3
    47dc:	d177      	bne.n	48ce <connection_follow_cb+0x162>
    47de:	79ab      	ldrb	r3, [r5, #6]
    47e0:	2b00      	cmp	r3, #0
    47e2:	d174      	bne.n	48ce <connection_follow_cb+0x162>
			// This is a CONNECTION_UPDATE_REQ.
			// The host is changing the connection parameters.
			le.win_size_update = packet[7];
    47e4:	79eb      	ldrb	r3, [r5, #7]
    47e6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
			le.win_offset_update = packet[8] + ((u16)packet[9] << 8);
    47ea:	7a6a      	ldrb	r2, [r5, #9]
    47ec:	7a2b      	ldrb	r3, [r5, #8]
    47ee:	eb03 2302 	add.w	r3, r3, r2, lsl #8
    47f2:	86e3      	strh	r3, [r4, #54]	; 0x36
			le.interval_update = packet[10] + ((u16)packet[11] << 8);
    47f4:	7aea      	ldrb	r2, [r5, #11]
    47f6:	7aab      	ldrb	r3, [r5, #10]
    47f8:	eb03 2302 	add.w	r3, r3, r2, lsl #8
    47fc:	8663      	strh	r3, [r4, #50]	; 0x32
			le.update_instant = packet[16] + ((u16)packet[17] << 8);
    47fe:	7c6a      	ldrb	r2, [r5, #17]
    4800:	7c2b      	ldrb	r3, [r5, #16]
    4802:	eb03 2302 	add.w	r3, r3, r2, lsl #8
			if (le.update_instant - le.conn_count < 32767)
    4806:	8ca2      	ldrh	r2, [r4, #36]	; 0x24
			// This is a CONNECTION_UPDATE_REQ.
			// The host is changing the connection parameters.
			le.win_size_update = packet[7];
			le.win_offset_update = packet[8] + ((u16)packet[9] << 8);
			le.interval_update = packet[10] + ((u16)packet[11] << 8);
			le.update_instant = packet[16] + ((u16)packet[17] << 8);
    4808:	b29b      	uxth	r3, r3
			if (le.update_instant - le.conn_count < 32767)
    480a:	b292      	uxth	r2, r2
			// This is a CONNECTION_UPDATE_REQ.
			// The host is changing the connection parameters.
			le.win_size_update = packet[7];
			le.win_offset_update = packet[8] + ((u16)packet[9] << 8);
			le.interval_update = packet[10] + ((u16)packet[11] << 8);
			le.update_instant = packet[16] + ((u16)packet[17] << 8);
    480c:	8623      	strh	r3, [r4, #48]	; 0x30
			if (le.update_instant - le.conn_count < 32767)
    480e:	1a9b      	subs	r3, r3, r2
    4810:	f647 72fe 	movw	r2, #32766	; 0x7ffe
    4814:	4293      	cmp	r3, r2
    4816:	dc5a      	bgt.n	48ce <connection_follow_cb+0x162>
				le.update_pending = 1;
    4818:	4b2d      	ldr	r3, [pc, #180]	; (48d0 <connection_follow_cb+0x164>)
    481a:	2201      	movs	r2, #1
    481c:	62da      	str	r2, [r3, #44]	; 0x2c
    481e:	bd38      	pop	{r3, r4, r5, pc}
		}

	} else if (le.link_state == LINK_LISTENING) {
    4820:	2a01      	cmp	r2, #1
    4822:	d154      	bne.n	48ce <connection_follow_cb+0x162>
		u8 pkt_type = packet[4] & 0x0F;
		if (pkt_type == 0x05) {
    4824:	f001 010f 	and.w	r1, r1, #15
    4828:	2905      	cmp	r1, #5
    482a:	d150      	bne.n	48ce <connection_follow_cb+0x162>
			uint16_t conn_interval;

			// ignore packets with incorrect length
			if (*data_len != 34)
    482c:	7943      	ldrb	r3, [r0, #5]
    482e:	2b22      	cmp	r3, #34	; 0x22
    4830:	d14d      	bne.n	48ce <connection_follow_cb+0x162>
				return;

			// conn interval must be [7.5 ms, 4.0s] in units of 1.25 ms
			conn_interval = (packet[29] << 8) | packet[28];
    4832:	7f03      	ldrb	r3, [r0, #28]
    4834:	7f42      	ldrb	r2, [r0, #29]
    4836:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
			if (conn_interval < 6 || conn_interval > 3200)
    483a:	3a06      	subs	r2, #6
    483c:	b292      	uxth	r2, r2
    483e:	f640 437a 	movw	r3, #3194	; 0xc7a
    4842:	429a      	cmp	r2, r3
    4844:	d843      	bhi.n	48ce <connection_follow_cb+0x162>
				return;

			// This is a connect packet
			// if we have a target, see if InitA or AdvA matches
			if (le.target_set &&
    4846:	6c23      	ldr	r3, [r4, #64]	; 0x40
    4848:	b92b      	cbnz	r3, 4856 <connection_follow_cb+0xea>
				memcmp(le.target, &packet[6], 6) &&  // Target address doesn't match Initiator.
				memcmp(le.target, &packet[12], 6)) {  // Target address doesn't match Advertiser.
				return;
			}

			le.link_state = LINK_CONN_PENDING;
    484a:	2302      	movs	r3, #2
			le.crc_verify = 0; // we will drop many packets if we attempt to filter by CRC
    484c:	2000      	movs	r0, #0
				memcmp(le.target, &packet[6], 6) &&  // Target address doesn't match Initiator.
				memcmp(le.target, &packet[12], 6)) {  // Target address doesn't match Advertiser.
				return;
			}

			le.link_state = LINK_CONN_PENDING;
    484e:	7623      	strb	r3, [r4, #24]
			le.crc_verify = 0; // we will drop many packets if we attempt to filter by CRC
    4850:	6160      	str	r0, [r4, #20]

			for (i = 0; i < 4; ++i)
    4852:	4603      	mov	r3, r0
    4854:	e011      	b.n	487a <connection_follow_cb+0x10e>
				return;

			// This is a connect packet
			// if we have a target, see if InitA or AdvA matches
			if (le.target_set &&
				memcmp(le.target, &packet[6], 6) &&  // Target address doesn't match Initiator.
    4856:	f104 0038 	add.w	r0, r4, #56	; 0x38
    485a:	1da9      	adds	r1, r5, #6
    485c:	2206      	movs	r2, #6
    485e:	f005 f985 	bl	9b6c <memcmp>
			if (conn_interval < 6 || conn_interval > 3200)
				return;

			// This is a connect packet
			// if we have a target, see if InitA or AdvA matches
			if (le.target_set &&
    4862:	2800      	cmp	r0, #0
    4864:	d0f1      	beq.n	484a <connection_follow_cb+0xde>
				memcmp(le.target, &packet[6], 6) &&  // Target address doesn't match Initiator.
				memcmp(le.target, &packet[12], 6)) {  // Target address doesn't match Advertiser.
    4866:	f104 0038 	add.w	r0, r4, #56	; 0x38
    486a:	f105 010c 	add.w	r1, r5, #12
    486e:	2206      	movs	r2, #6
    4870:	f005 f97c 	bl	9b6c <memcmp>
				return;

			// This is a connect packet
			// if we have a target, see if InitA or AdvA matches
			if (le.target_set &&
				memcmp(le.target, &packet[6], 6) &&  // Target address doesn't match Initiator.
    4874:	2800      	cmp	r0, #0
    4876:	d0e8      	beq.n	484a <connection_follow_cb+0xde>
    4878:	bd38      	pop	{r3, r4, r5, pc}
    487a:	18ea      	adds	r2, r5, r3

			le.link_state = LINK_CONN_PENDING;
			le.crc_verify = 0; // we will drop many packets if we attempt to filter by CRC

			for (i = 0; i < 4; ++i)
				aa |= packet[18+i] << (i*8);
    487c:	7c91      	ldrb	r1, [r2, #18]
    487e:	00da      	lsls	r2, r3, #3
    4880:	fa01 f202 	lsl.w	r2, r1, r2
			}

			le.link_state = LINK_CONN_PENDING;
			le.crc_verify = 0; // we will drop many packets if we attempt to filter by CRC

			for (i = 0; i < 4; ++i)
    4884:	3301      	adds	r3, #1
    4886:	2b04      	cmp	r3, #4
				aa |= packet[18+i] << (i*8);
    4888:	ea40 0002 	orr.w	r0, r0, r2
			}

			le.link_state = LINK_CONN_PENDING;
			le.crc_verify = 0; // we will drop many packets if we attempt to filter by CRC

			for (i = 0; i < 4; ++i)
    488c:	d1f5      	bne.n	487a <connection_follow_cb+0x10e>
				aa |= packet[18+i] << (i*8);
			le_set_access_address(aa);
    488e:	f7ff fe89 	bl	45a4 <le_set_access_address>

#define CRC_INIT (2+4+6+6+4)
			le.crc_init = (packet[CRC_INIT+2] << 16)
						| (packet[CRC_INIT+1] << 8)
    4892:	7de8      	ldrb	r0, [r5, #23]
			for (i = 0; i < 4; ++i)
				aa |= packet[18+i] << (i*8);
			le_set_access_address(aa);

#define CRC_INIT (2+4+6+6+4)
			le.crc_init = (packet[CRC_INIT+2] << 16)
    4894:	7e2b      	ldrb	r3, [r5, #24]
						| (packet[CRC_INIT+1] << 8)
    4896:	0200      	lsls	r0, r0, #8
    4898:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
						|  packet[CRC_INIT+0];
    489c:	7dab      	ldrb	r3, [r5, #22]
    489e:	4318      	orrs	r0, r3
			for (i = 0; i < 4; ++i)
				aa |= packet[18+i] << (i*8);
			le_set_access_address(aa);

#define CRC_INIT (2+4+6+6+4)
			le.crc_init = (packet[CRC_INIT+2] << 16)
    48a0:	60e0      	str	r0, [r4, #12]
						| (packet[CRC_INIT+1] << 8)
						|  packet[CRC_INIT+0];
			le.crc_init_reversed = rbit(le.crc_init);
    48a2:	f003 ffdb 	bl	885c <rbit>

#define WIN_SIZE (2+4+6+6+4+3)
			le.win_size = packet[WIN_SIZE];
    48a6:	7e6b      	ldrb	r3, [r5, #25]

#define CRC_INIT (2+4+6+6+4)
			le.crc_init = (packet[CRC_INIT+2] << 16)
						| (packet[CRC_INIT+1] << 8)
						|  packet[CRC_INIT+0];
			le.crc_init_reversed = rbit(le.crc_init);
    48a8:	6120      	str	r0, [r4, #16]

#define WIN_SIZE (2+4+6+6+4+3)
			le.win_size = packet[WIN_SIZE];
    48aa:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26

#define WIN_OFFSET (2+4+6+6+4+3+1)
			le.win_offset = packet[WIN_OFFSET];
    48ae:	7eab      	ldrb	r3, [r5, #26]
    48b0:	8523      	strh	r3, [r4, #40]	; 0x28

#define CONN_INTERVAL (2+4+6+6+4+3+1+2)
			le.conn_interval = (packet[CONN_INTERVAL+1] << 8)
    48b2:	7f6a      	ldrb	r2, [r5, #29]
    48b4:	7f2b      	ldrb	r3, [r5, #28]
    48b6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    48ba:	8463      	strh	r3, [r4, #34]	; 0x22
							 |  packet[CONN_INTERVAL+0];

#define CHANNEL_INC (2+4+6+6+4+3+1+2+2+2+2+5)
			le.channel_increment = packet[CHANNEL_INC] & 0x1f;
    48bc:	f895 3027 	ldrb.w	r3, [r5, #39]	; 0x27
			le.channel_idx = le.channel_increment;

			// Hop to the initial channel immediately
			do_hop = 1;
    48c0:	2201      	movs	r2, #1
#define CONN_INTERVAL (2+4+6+6+4+3+1+2)
			le.conn_interval = (packet[CONN_INTERVAL+1] << 8)
							 |  packet[CONN_INTERVAL+0];

#define CHANNEL_INC (2+4+6+6+4+3+1+2+2+2+2+5)
			le.channel_increment = packet[CHANNEL_INC] & 0x1f;
    48c2:	f003 031f 	and.w	r3, r3, #31
    48c6:	76a3      	strb	r3, [r4, #26]
			le.channel_idx = le.channel_increment;
    48c8:	7663      	strb	r3, [r4, #25]

			// Hop to the initial channel immediately
			do_hop = 1;
    48ca:	4b03      	ldr	r3, [pc, #12]	; (48d8 <connection_follow_cb+0x16c>)
    48cc:	72da      	strb	r2, [r3, #11]
    48ce:	bd38      	pop	{r3, r4, r5, pc}
    48d0:	1000044c 	.word	0x1000044c
    48d4:	10001024 	.word	0x10001024
    48d8:	10000e34 	.word	0x10000e34

000048dc <vendor_request_handler>:

	return 1;
}

static int vendor_request_handler(uint8_t request, uint16_t* request_params, uint8_t* data, int* data_len)
{
    48dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t clock;
	size_t length; // string length
	usb_pkt_rx* p = NULL;
	uint16_t reg_val;
	uint8_t i;
	dlen = *data_len;
    48e0:	4c97      	ldr	r4, [pc, #604]	; (4b40 <vendor_request_handler+0x264>)

	return 1;
}

static int vendor_request_handler(uint8_t request, uint16_t* request_params, uint8_t* data, int* data_len)
{
    48e2:	461d      	mov	r5, r3
	uint32_t clock;
	size_t length; // string length
	usb_pkt_rx* p = NULL;
	uint16_t reg_val;
	uint8_t i;
	dlen = *data_len;
    48e4:	681b      	ldr	r3, [r3, #0]

	return 1;
}

static int vendor_request_handler(uint8_t request, uint16_t* request_params, uint8_t* data, int* data_len)
{
    48e6:	460f      	mov	r7, r1
    48e8:	4616      	mov	r6, r2
	uint32_t clock;
	size_t length; // string length
	usb_pkt_rx* p = NULL;
	uint16_t reg_val;
	uint8_t i;
	dlen = *data_len;
    48ea:	6223      	str	r3, [r4, #32]

	switch (request) {
    48ec:	2848      	cmp	r0, #72	; 0x48
    48ee:	f200 832f 	bhi.w	4f50 <vendor_request_handler+0x674>
    48f2:	e8df f010 	tbh	[pc, r0, lsl #1]
    48f6:	0100      	.short	0x0100
    48f8:	004f004b 	.word	0x004f004b
    48fc:	00570052 	.word	0x00570052
    4900:	005f005a 	.word	0x005f005a
    4904:	00640062 	.word	0x00640062
    4908:	006d0068 	.word	0x006d0068
    490c:	00c700c0 	.word	0x00c700c0
    4910:	007b0105 	.word	0x007b0105
    4914:	00800076 	.word	0x00800076
    4918:	00880085 	.word	0x00880085
    491c:	0095008d 	.word	0x0095008d
    4920:	00bb00b9 	.word	0x00bb00b9
    4924:	00fe00bd 	.word	0x00fe00bd
    4928:	032d0102 	.word	0x032d0102
    492c:	00980107 	.word	0x00980107
    4930:	00a9009f 	.word	0x00a9009f
    4934:	00ab00a7 	.word	0x00ab00a7
    4938:	013d014b 	.word	0x013d014b
    493c:	016b0168 	.word	0x016b0168
    4940:	0173016f 	.word	0x0173016f
    4944:	01db01a6 	.word	0x01db01a6
    4948:	023f01ff 	.word	0x023f01ff
    494c:	025d0252 	.word	0x025d0252
    4950:	026c032a 	.word	0x026c032a
    4954:	02770271 	.word	0x02770271
    4958:	028d027e 	.word	0x028d027e
    495c:	01f501e8 	.word	0x01f501e8
    4960:	02ea0293 	.word	0x02ea0293
    4964:	030c015a 	.word	0x030c015a
    4968:	029b032d 	.word	0x029b032d
    496c:	03260323 	.word	0x03260323
    4970:	01d701c5 	.word	0x01d701c5
    4974:	032d020a 	.word	0x032d020a
    4978:	02d10049 	.word	0x02d10049
    497c:	02e1013b 	.word	0x02e1013b
    4980:	02460211 	.word	0x02460211
    4984:	02f5024c 	.word	0x02f5024c
    4988:	2400      	movs	r4, #0
    498a:	e275      	b.n	4e78 <vendor_request_handler+0x59c>
	case UBERTOOTH_PING:
		*data_len = 0;
		break;

	case UBERTOOTH_RX_SYMBOLS:
		requested_mode = MODE_RX_SYMBOLS;
    498c:	2001      	movs	r0, #1
    498e:	74a0      	strb	r0, [r4, #18]
		*data_len = 0;
    4990:	2300      	movs	r3, #0
    4992:	e1a2      	b.n	4cda <vendor_request_handler+0x3fe>
		break;

	case UBERTOOTH_TX_SYMBOLS:
		hop_mode = HOP_BLUETOOTH;
    4994:	2302      	movs	r3, #2
    4996:	72a3      	strb	r3, [r4, #10]
    4998:	e0f6      	b.n	4b88 <vendor_request_handler+0x2ac>
		requested_mode = MODE_TX_SYMBOLS;
		*data_len = 0;
		break;

	case UBERTOOTH_GET_USRLED:
		data[0] = (USRLED) ? 1 : 0;
    499a:	4b6a      	ldr	r3, [pc, #424]	; (4b44 <vendor_request_handler+0x268>)
    499c:	681b      	ldr	r3, [r3, #0]
    499e:	f3c3 0340 	ubfx	r3, r3, #1, #1
    49a2:	e119      	b.n	4bd8 <vendor_request_handler+0x2fc>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_USRLED:
		if (request_params[0])
    49a4:	880a      	ldrh	r2, [r1, #0]
    49a6:	2302      	movs	r3, #2
    49a8:	e015      	b.n	49d6 <vendor_request_handler+0xfa>
		else
			USRLED_CLR;
		break;

	case UBERTOOTH_GET_RXLED:
		data[0] = (RXLED) ? 1 : 0;
    49aa:	4b66      	ldr	r3, [pc, #408]	; (4b44 <vendor_request_handler+0x268>)
    49ac:	681b      	ldr	r3, [r3, #0]
    49ae:	f3c3 1300 	ubfx	r3, r3, #4, #1
    49b2:	e111      	b.n	4bd8 <vendor_request_handler+0x2fc>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_RXLED:
		if (request_params[0])
    49b4:	880a      	ldrh	r2, [r1, #0]
    49b6:	2310      	movs	r3, #16
    49b8:	e00d      	b.n	49d6 <vendor_request_handler+0xfa>
		else
			RXLED_CLR;
		break;

	case UBERTOOTH_GET_TXLED:
		data[0] = (TXLED) ? 1 : 0;
    49ba:	4b62      	ldr	r3, [pc, #392]	; (4b44 <vendor_request_handler+0x268>)
    49bc:	e024      	b.n	4a08 <vendor_request_handler+0x12c>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_TXLED:
		if (request_params[0])
    49be:	880a      	ldrh	r2, [r1, #0]
    49c0:	f44f 7380 	mov.w	r3, #256	; 0x100
    49c4:	e007      	b.n	49d6 <vendor_request_handler+0xfa>
		else
			TXLED_CLR;
		break;

	case UBERTOOTH_GET_1V8:
		data[0] = (CC1V8) ? 1 : 0;
    49c6:	4b5f      	ldr	r3, [pc, #380]	; (4b44 <vendor_request_handler+0x268>)
    49c8:	681b      	ldr	r3, [r3, #0]
    49ca:	f3c3 2340 	ubfx	r3, r3, #9, #1
    49ce:	e103      	b.n	4bd8 <vendor_request_handler+0x2fc>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_1V8:
		if (request_params[0])
    49d0:	880a      	ldrh	r2, [r1, #0]
    49d2:	f44f 7300 	mov.w	r3, #512	; 0x200
    49d6:	b912      	cbnz	r2, 49de <vendor_request_handler+0x102>

	case UBERTOOTH_SET_TXLED:
		if (request_params[0])
			TXLED_SET;
		else
			TXLED_CLR;
    49d8:	4a5b      	ldr	r2, [pc, #364]	; (4b48 <vendor_request_handler+0x26c>)
    49da:	6013      	str	r3, [r2, #0]
    49dc:	e2b5      	b.n	4f4a <vendor_request_handler+0x66e>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_1V8:
		if (request_params[0])
			CC1V8_SET;
    49de:	4a5b      	ldr	r2, [pc, #364]	; (4b4c <vendor_request_handler+0x270>)
    49e0:	e7fb      	b.n	49da <vendor_request_handler+0xfe>
		else
			CC1V8_CLR;
		break;

	case UBERTOOTH_GET_PARTNUM:
		get_part_num(data, data_len);
    49e2:	4630      	mov	r0, r6
    49e4:	4629      	mov	r1, r5
    49e6:	f004 f9ed 	bl	8dc4 <get_part_num>
    49ea:	e2ae      	b.n	4f4a <vendor_request_handler+0x66e>
	case UBERTOOTH_RESET:
		requested_mode = MODE_RESET;
		break;

	case UBERTOOTH_GET_SERIAL:
		get_device_serial(data, data_len);
    49ec:	4630      	mov	r0, r6
    49ee:	4629      	mov	r1, r5
    49f0:	f004 fa04 	bl	8dfc <get_device_serial>
    49f4:	e2a9      	b.n	4f4a <vendor_request_handler+0x66e>
		break;

#ifdef UBERTOOTH_ONE
	case UBERTOOTH_GET_PAEN:
		data[0] = (PAEN) ? 1 : 0;
    49f6:	4b56      	ldr	r3, [pc, #344]	; (4b50 <vendor_request_handler+0x274>)
    49f8:	681b      	ldr	r3, [r3, #0]
    49fa:	f3c3 13c0 	ubfx	r3, r3, #7, #1
    49fe:	e0eb      	b.n	4bd8 <vendor_request_handler+0x2fc>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_PAEN:
		if (request_params[0])
    4a00:	880a      	ldrh	r2, [r1, #0]
    4a02:	2380      	movs	r3, #128	; 0x80
    4a04:	e007      	b.n	4a16 <vendor_request_handler+0x13a>
		else
			PAEN_CLR;
		break;

	case UBERTOOTH_GET_HGM:
		data[0] = (HGM) ? 1 : 0;
    4a06:	4b52      	ldr	r3, [pc, #328]	; (4b50 <vendor_request_handler+0x274>)
    4a08:	681b      	ldr	r3, [r3, #0]
    4a0a:	f3c3 2300 	ubfx	r3, r3, #8, #1
    4a0e:	e0e3      	b.n	4bd8 <vendor_request_handler+0x2fc>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_HGM:
		if (request_params[0])
    4a10:	880a      	ldrh	r2, [r1, #0]
    4a12:	f44f 7380 	mov.w	r3, #256	; 0x100
    4a16:	b10a      	cbz	r2, 4a1c <vendor_request_handler+0x140>
			HGM_SET;
    4a18:	4a4e      	ldr	r2, [pc, #312]	; (4b54 <vendor_request_handler+0x278>)
    4a1a:	e7de      	b.n	49da <vendor_request_handler+0xfe>
		else
			HGM_CLR;
    4a1c:	4a4e      	ldr	r2, [pc, #312]	; (4b58 <vendor_request_handler+0x27c>)
    4a1e:	e7dc      	b.n	49da <vendor_request_handler+0xfe>
		break;
#endif

#ifdef TX_ENABLE
	case UBERTOOTH_TX_TEST:
		requested_mode = MODE_TX_TEST;
    4a20:	2303      	movs	r3, #3
    4a22:	74a3      	strb	r3, [r4, #18]
    4a24:	e291      	b.n	4f4a <vendor_request_handler+0x66e>
		break;

	case UBERTOOTH_GET_PALEVEL:
		data[0] = cc2400_get(FREND) & 0x7;
    4a26:	2005      	movs	r0, #5
    4a28:	f004 f804 	bl	8a34 <cc2400_get>
    4a2c:	f000 0007 	and.w	r0, r0, #7
    4a30:	7030      	strb	r0, [r6, #0]
    4a32:	e1e9      	b.n	4e08 <vendor_request_handler+0x52c>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_PALEVEL:
		if( request_params[0] < 8 ) {
    4a34:	8809      	ldrh	r1, [r1, #0]
    4a36:	2907      	cmp	r1, #7
    4a38:	f200 828a 	bhi.w	4f50 <vendor_request_handler+0x674>
			cc2400_set(FREND, 8 | request_params[0]);
    4a3c:	2005      	movs	r0, #5
    4a3e:	f041 0108 	orr.w	r1, r1, #8
    4a42:	e1f5      	b.n	4e30 <vendor_request_handler+0x554>
			return 0;
		}
		break;

	case UBERTOOTH_RANGE_TEST:
		requested_mode = MODE_RANGE_TEST;
    4a44:	2305      	movs	r3, #5
    4a46:	e7ec      	b.n	4a22 <vendor_request_handler+0x146>
		break;

	case UBERTOOTH_REPEATER:
		requested_mode = MODE_REPEATER;
    4a48:	2306      	movs	r3, #6
    4a4a:	e7ea      	b.n	4a22 <vendor_request_handler+0x146>
		break;
#endif

	case UBERTOOTH_RANGE_CHECK:
		data[0] = rr.valid;
    4a4c:	4b43      	ldr	r3, [pc, #268]	; (4b5c <vendor_request_handler+0x280>)
    4a4e:	781a      	ldrb	r2, [r3, #0]
    4a50:	7032      	strb	r2, [r6, #0]
		data[1] = rr.request_pa;
    4a52:	785a      	ldrb	r2, [r3, #1]
    4a54:	7072      	strb	r2, [r6, #1]
		data[2] = rr.request_num;
    4a56:	789a      	ldrb	r2, [r3, #2]
    4a58:	70b2      	strb	r2, [r6, #2]
		data[3] = rr.reply_pa;
    4a5a:	78da      	ldrb	r2, [r3, #3]
    4a5c:	70f2      	strb	r2, [r6, #3]
		data[4] = rr.reply_num;
    4a5e:	791b      	ldrb	r3, [r3, #4]
    4a60:	7133      	strb	r3, [r6, #4]
		*data_len = 5;
    4a62:	2305      	movs	r3, #5
    4a64:	602b      	str	r3, [r5, #0]
    4a66:	e270      	b.n	4f4a <vendor_request_handler+0x66e>
		break;

	case UBERTOOTH_STOP:
		requested_mode = MODE_IDLE;
    4a68:	2300      	movs	r3, #0
    4a6a:	e7da      	b.n	4a22 <vendor_request_handler+0x146>
		break;

	case UBERTOOTH_GET_MOD:
		data[0] = modulation;
    4a6c:	7823      	ldrb	r3, [r4, #0]
    4a6e:	e0b3      	b.n	4bd8 <vendor_request_handler+0x2fc>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_MOD:
		modulation = request_params[0];
    4a70:	780b      	ldrb	r3, [r1, #0]
    4a72:	7023      	strb	r3, [r4, #0]
    4a74:	e269      	b.n	4f4a <vendor_request_handler+0x66e>
		break;

	case UBERTOOTH_GET_CHANNEL:
		data[0] = channel & 0xFF;
    4a76:	4b3a      	ldr	r3, [pc, #232]	; (4b60 <vendor_request_handler+0x284>)
    4a78:	881a      	ldrh	r2, [r3, #0]
    4a7a:	7032      	strb	r2, [r6, #0]
		data[1] = (channel >> 8) & 0xFF;
    4a7c:	881b      	ldrh	r3, [r3, #0]
    4a7e:	f3c3 2307 	ubfx	r3, r3, #8, #8
    4a82:	e1a7      	b.n	4dd4 <vendor_request_handler+0x4f8>
		*data_len = 2;
		break;

	case UBERTOOTH_SET_CHANNEL:
		requested_channel = request_params[0];
    4a84:	880a      	ldrh	r2, [r1, #0]
    4a86:	4b2e      	ldr	r3, [pc, #184]	; (4b40 <vendor_request_handler+0x264>)
    4a88:	81e2      	strh	r2, [r4, #14]
		/* bluetooth band sweep mode, start at channel 2402 */
		if (requested_channel > MAX_FREQ) {
    4a8a:	89e1      	ldrh	r1, [r4, #14]
    4a8c:	f640 22ea 	movw	r2, #2794	; 0xaea
    4a90:	b289      	uxth	r1, r1
    4a92:	4291      	cmp	r1, r2
    4a94:	d905      	bls.n	4aa2 <vendor_request_handler+0x1c6>
			hop_mode = HOP_SWEEP;
    4a96:	2201      	movs	r2, #1
    4a98:	729a      	strb	r2, [r3, #10]
			requested_channel = 2402;
    4a9a:	f640 1262 	movw	r2, #2402	; 0x962
    4a9e:	81da      	strh	r2, [r3, #14]
    4aa0:	e017      	b.n	4ad2 <vendor_request_handler+0x1f6>
		}
		/* fixed channel mode, can be outside bluetooth band */
		else {
			hop_mode = HOP_NONE;
    4aa2:	2200      	movs	r2, #0
    4aa4:	729a      	strb	r2, [r3, #10]
			requested_channel = MAX(requested_channel, MIN_FREQ);
    4aa6:	89d9      	ldrh	r1, [r3, #14]
    4aa8:	f640 02dc 	movw	r2, #2268	; 0x8dc
    4aac:	b289      	uxth	r1, r1
    4aae:	4291      	cmp	r1, r2
    4ab0:	bf8a      	itet	hi
    4ab2:	89db      	ldrhhi	r3, [r3, #14]
    4ab4:	4613      	movls	r3, r2
    4ab6:	b29b      	uxthhi	r3, r3
    4ab8:	81e3      	strh	r3, [r4, #14]
			requested_channel = MIN(requested_channel, MAX_FREQ);
    4aba:	89e2      	ldrh	r2, [r4, #14]
    4abc:	f640 23e9 	movw	r3, #2793	; 0xae9
    4ac0:	b292      	uxth	r2, r2
    4ac2:	429a      	cmp	r2, r3
    4ac4:	bf97      	itett	ls
    4ac6:	4b1e      	ldrls	r3, [pc, #120]	; (4b40 <vendor_request_handler+0x264>)
    4ac8:	f640 23ea 	movwhi	r3, #2794	; 0xaea
    4acc:	89db      	ldrhls	r3, [r3, #14]
    4ace:	b29b      	uxthls	r3, r3
    4ad0:	81e3      	strh	r3, [r4, #14]
		}

		le_adv_channel = requested_channel;
    4ad2:	89e1      	ldrh	r1, [r4, #14]
    4ad4:	4b22      	ldr	r3, [pc, #136]	; (4b60 <vendor_request_handler+0x284>)
    4ad6:	b289      	uxth	r1, r1
    4ad8:	f8a3 104a 	strh.w	r1, [r3, #74]	; 0x4a
		if (mode != MODE_BT_FOLLOW_LE) {
    4adc:	7c61      	ldrb	r1, [r4, #17]
			hop_mode = HOP_NONE;
			requested_channel = MAX(requested_channel, MIN_FREQ);
			requested_channel = MIN(requested_channel, MAX_FREQ);
		}

		le_adv_channel = requested_channel;
    4ade:	4a18      	ldr	r2, [pc, #96]	; (4b40 <vendor_request_handler+0x264>)
		if (mode != MODE_BT_FOLLOW_LE) {
    4ae0:	2909      	cmp	r1, #9
    4ae2:	f000 8232 	beq.w	4f4a <vendor_request_handler+0x66e>
			channel = requested_channel;
    4ae6:	89d1      	ldrh	r1, [r2, #14]
    4ae8:	b289      	uxth	r1, r1
    4aea:	8019      	strh	r1, [r3, #0]
			requested_channel = 0;
    4aec:	2100      	movs	r1, #0
    4aee:	81d1      	strh	r1, [r2, #14]
    4af0:	e208      	b.n	4f04 <vendor_request_handler+0x628>
			cs_threshold_calc_and_set(channel);
		}
		break;

	case UBERTOOTH_SET_ISP:
		set_isp();
    4af2:	f004 f9b7 	bl	8e64 <set_isp>
		*data_len = 0; /* should never return */
    4af6:	2300      	movs	r3, #0
    4af8:	e7b4      	b.n	4a64 <vendor_request_handler+0x188>
		break;

	case UBERTOOTH_FLASH:
		bootloader_ctrl = DFU_MODE;
    4afa:	4a1a      	ldr	r2, [pc, #104]	; (4b64 <vendor_request_handler+0x288>)
    4afc:	4b1a      	ldr	r3, [pc, #104]	; (4b68 <vendor_request_handler+0x28c>)
    4afe:	601a      	str	r2, [r3, #0]
		requested_mode = MODE_RESET;
    4b00:	230b      	movs	r3, #11
    4b02:	e78e      	b.n	4a22 <vendor_request_handler+0x146>
		break;

	case UBERTOOTH_SPECAN:
		if (request_params[0] < 2049 || request_params[0] > 3072 ||
    4b04:	880a      	ldrh	r2, [r1, #0]
    4b06:	f46f 6c00 	mvn.w	ip, #2048	; 0x800
    4b0a:	eb02 030c 	add.w	r3, r2, ip
    4b0e:	f240 31ff 	movw	r1, #1023	; 0x3ff
    4b12:	b29b      	uxth	r3, r3
    4b14:	428b      	cmp	r3, r1
    4b16:	f200 821b 	bhi.w	4f50 <vendor_request_handler+0x674>
				request_params[1] < 2049 || request_params[1] > 3072 ||
    4b1a:	887b      	ldrh	r3, [r7, #2]
		bootloader_ctrl = DFU_MODE;
		requested_mode = MODE_RESET;
		break;

	case UBERTOOTH_SPECAN:
		if (request_params[0] < 2049 || request_params[0] > 3072 ||
    4b1c:	f46f 6600 	mvn.w	r6, #2048	; 0x800
    4b20:	1998      	adds	r0, r3, r6
    4b22:	b280      	uxth	r0, r0
    4b24:	4288      	cmp	r0, r1
    4b26:	f200 8213 	bhi.w	4f50 <vendor_request_handler+0x674>
				request_params[1] < 2049 || request_params[1] > 3072 ||
    4b2a:	4293      	cmp	r3, r2
    4b2c:	f0c0 8210 	bcc.w	4f50 <vendor_request_handler+0x674>
				request_params[1] < request_params[0])
			return 0;
		low_freq = request_params[0];
    4b30:	490b      	ldr	r1, [pc, #44]	; (4b60 <vendor_request_handler+0x284>)
    4b32:	f8a1 204c 	strh.w	r2, [r1, #76]	; 0x4c
		high_freq = request_params[1];
    4b36:	f8a1 304e 	strh.w	r3, [r1, #78]	; 0x4e
		requested_mode = MODE_SPECAN;
    4b3a:	2304      	movs	r3, #4
    4b3c:	e024      	b.n	4b88 <vendor_request_handler+0x2ac>
    4b3e:	bf00      	nop
    4b40:	10000e34 	.word	0x10000e34
    4b44:	2009c034 	.word	0x2009c034
    4b48:	2009c03c 	.word	0x2009c03c
    4b4c:	2009c038 	.word	0x2009c038
    4b50:	2009c054 	.word	0x2009c054
    4b54:	2009c058 	.word	0x2009c058
    4b58:	2009c05c 	.word	0x2009c05c
    4b5c:	100014e4 	.word	0x100014e4
    4b60:	1000044c 	.word	0x1000044c
    4b64:	4305bb21 	.word	0x4305bb21
    4b68:	1000001c 	.word	0x1000001c
		*data_len = 0;
		break;

	case UBERTOOTH_RX_GENERIC:
		requested_mode = MODE_RX_GENERIC;
    4b6c:	230f      	movs	r3, #15
    4b6e:	e00b      	b.n	4b88 <vendor_request_handler+0x2ac>
		*data_len = 0;
		break;

	case UBERTOOTH_LED_SPECAN:
		if (request_params[0] > 256)
    4b70:	880b      	ldrh	r3, [r1, #0]
    4b72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    4b76:	f200 81eb 	bhi.w	4f50 <vendor_request_handler+0x674>
			return 0;
		rssi_threshold = 54 - request_params[0];
    4b7a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    4b7e:	4aae      	ldr	r2, [pc, #696]	; (4e38 <vendor_request_handler+0x55c>)
    4b80:	b2db      	uxtb	r3, r3
    4b82:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
		requested_mode = MODE_LED_SPECAN;
    4b86:	2307      	movs	r3, #7
    4b88:	74a3      	strb	r3, [r4, #18]
    4b8a:	e7b4      	b.n	4af6 <vendor_request_handler+0x21a>
		*data_len = 0;
		break;

	case UBERTOOTH_GET_REV_NUM:
		data[0] = 0x00;
    4b8c:	2300      	movs	r3, #0
    4b8e:	7033      	strb	r3, [r6, #0]
		data[1] = 0x00;
    4b90:	7073      	strb	r3, [r6, #1]

		length = (u8)strlen(GIT_REVISION);
    4b92:	48aa      	ldr	r0, [pc, #680]	; (4e3c <vendor_request_handler+0x560>)
    4b94:	f005 f8ac 	bl	9cf0 <strlen>
    4b98:	b2c4      	uxtb	r4, r0
		data[2] = length;
    4b9a:	70b4      	strb	r4, [r6, #2]

		memcpy(&data[3], GIT_REVISION, length);
    4b9c:	4622      	mov	r2, r4
    4b9e:	1cf0      	adds	r0, r6, #3
    4ba0:	49a6      	ldr	r1, [pc, #664]	; (4e3c <vendor_request_handler+0x560>)
    4ba2:	f005 f817 	bl	9bd4 <memcpy>

		*data_len = 2 + 1 + length;
    4ba6:	3403      	adds	r4, #3
    4ba8:	e00b      	b.n	4bc2 <vendor_request_handler+0x2e6>
		break;

	case UBERTOOTH_GET_COMPILE_INFO:
		length = (u8)strlen(compile_info);
    4baa:	48a5      	ldr	r0, [pc, #660]	; (4e40 <vendor_request_handler+0x564>)
    4bac:	f005 f8a0 	bl	9cf0 <strlen>
    4bb0:	b2c4      	uxtb	r4, r0
		data[0] = length;
    4bb2:	4630      	mov	r0, r6
    4bb4:	f800 4b01 	strb.w	r4, [r0], #1
		memcpy(&data[1], compile_info, length);
    4bb8:	4622      	mov	r2, r4
    4bba:	49a1      	ldr	r1, [pc, #644]	; (4e40 <vendor_request_handler+0x564>)
    4bbc:	f005 f80a 	bl	9bd4 <memcpy>
		*data_len = 1 + length;
    4bc0:	3401      	adds	r4, #1
    4bc2:	602c      	str	r4, [r5, #0]
    4bc4:	e1c1      	b.n	4f4a <vendor_request_handler+0x66e>
		break;

	case UBERTOOTH_GET_BOARD_ID:
		data[0] = BOARD_ID;
    4bc6:	2001      	movs	r0, #1
    4bc8:	7030      	strb	r0, [r6, #0]
    4bca:	e11e      	b.n	4e0a <vendor_request_handler+0x52e>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_SQUELCH:
		cs_threshold_req = (int8_t)request_params[0];
    4bcc:	880a      	ldrh	r2, [r1, #0]
    4bce:	4b9d      	ldr	r3, [pc, #628]	; (4e44 <vendor_request_handler+0x568>)
    4bd0:	701a      	strb	r2, [r3, #0]
    4bd2:	e196      	b.n	4f02 <vendor_request_handler+0x626>
		cs_threshold_calc_and_set(channel);
		break;

	case UBERTOOTH_GET_SQUELCH:
		data[0] = cs_threshold_req;
    4bd4:	4b9b      	ldr	r3, [pc, #620]	; (4e44 <vendor_request_handler+0x568>)
    4bd6:	781b      	ldrb	r3, [r3, #0]
    4bd8:	7033      	strb	r3, [r6, #0]
    4bda:	e115      	b.n	4e08 <vendor_request_handler+0x52c>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_BDADDR:
		target.address = 0;
    4bdc:	4f9a      	ldr	r7, [pc, #616]	; (4e48 <vendor_request_handler+0x56c>)
    4bde:	2400      	movs	r4, #0
    4be0:	2500      	movs	r5, #0
    4be2:	e9c7 4500 	strd	r4, r5, [r7]
		target.syncword = 0;
    4be6:	e9c7 4502 	strd	r4, r5, [r7, #8]
		for(int i=0; i < 8; i++) {
    4bea:	f04f 0800 	mov.w	r8, #0
			target.address |= (uint64_t)data[i] << 8*i;
    4bee:	f816 0008 	ldrb.w	r0, [r6, r8]
    4bf2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
    4bf6:	2100      	movs	r1, #0
    4bf8:	f004 fcea 	bl	95d0 <__aeabi_llsl>
    4bfc:	e9d7 4500 	ldrd	r4, r5, [r7]
		break;

	case UBERTOOTH_SET_BDADDR:
		target.address = 0;
		target.syncword = 0;
		for(int i=0; i < 8; i++) {
    4c00:	f108 0801 	add.w	r8, r8, #1
			target.address |= (uint64_t)data[i] << 8*i;
    4c04:	4320      	orrs	r0, r4
    4c06:	4329      	orrs	r1, r5
		break;

	case UBERTOOTH_SET_BDADDR:
		target.address = 0;
		target.syncword = 0;
		for(int i=0; i < 8; i++) {
    4c08:	f1b8 0f08 	cmp.w	r8, #8
			target.address |= (uint64_t)data[i] << 8*i;
    4c0c:	e9c7 0100 	strd	r0, r1, [r7]
		break;

	case UBERTOOTH_SET_BDADDR:
		target.address = 0;
		target.syncword = 0;
		for(int i=0; i < 8; i++) {
    4c10:	d1ed      	bne.n	4bee <vendor_request_handler+0x312>
    4c12:	f04f 0800 	mov.w	r8, #0
    4c16:	eb06 0308 	add.w	r3, r6, r8
			target.address |= (uint64_t)data[i] << 8*i;
		}
		for(int i=0; i < 8; i++) {
			target.syncword |= (uint64_t)data[i+8] << 8*i;
    4c1a:	7a18      	ldrb	r0, [r3, #8]
    4c1c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
    4c20:	2100      	movs	r1, #0
    4c22:	f004 fcd5 	bl	95d0 <__aeabi_llsl>
    4c26:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
		target.address = 0;
		target.syncword = 0;
		for(int i=0; i < 8; i++) {
			target.address |= (uint64_t)data[i] << 8*i;
		}
		for(int i=0; i < 8; i++) {
    4c2a:	f108 0801 	add.w	r8, r8, #1
			target.syncword |= (uint64_t)data[i+8] << 8*i;
    4c2e:	4320      	orrs	r0, r4
    4c30:	4329      	orrs	r1, r5
		target.address = 0;
		target.syncword = 0;
		for(int i=0; i < 8; i++) {
			target.address |= (uint64_t)data[i] << 8*i;
		}
		for(int i=0; i < 8; i++) {
    4c32:	f1b8 0f08 	cmp.w	r8, #8
			target.syncword |= (uint64_t)data[i+8] << 8*i;
    4c36:	e9c7 0102 	strd	r0, r1, [r7, #8]
		target.address = 0;
		target.syncword = 0;
		for(int i=0; i < 8; i++) {
			target.address |= (uint64_t)data[i] << 8*i;
		}
		for(int i=0; i < 8; i++) {
    4c3a:	d1ec      	bne.n	4c16 <vendor_request_handler+0x33a>
			target.syncword |= (uint64_t)data[i+8] << 8*i;
		}
		precalc();
    4c3c:	f002 fc44 	bl	74c8 <precalc>
    4c40:	e183      	b.n	4f4a <vendor_request_handler+0x66e>
		break;

	case UBERTOOTH_START_HOPPING:
		clkn_offset = 0;
    4c42:	4a82      	ldr	r2, [pc, #520]	; (4e4c <vendor_request_handler+0x570>)
    4c44:	2300      	movs	r3, #0
    4c46:	6013      	str	r3, [r2, #0]
		for(int i=0; i < 4; i++) {
			clkn_offset <<= 8;
    4c48:	6811      	ldr	r1, [r2, #0]
    4c4a:	0209      	lsls	r1, r1, #8
    4c4c:	6011      	str	r1, [r2, #0]
			clkn_offset |= data[i];
    4c4e:	5cf0      	ldrb	r0, [r6, r3]
    4c50:	6811      	ldr	r1, [r2, #0]
		precalc();
		break;

	case UBERTOOTH_START_HOPPING:
		clkn_offset = 0;
		for(int i=0; i < 4; i++) {
    4c52:	3301      	adds	r3, #1
			clkn_offset <<= 8;
			clkn_offset |= data[i];
    4c54:	4301      	orrs	r1, r0
		precalc();
		break;

	case UBERTOOTH_START_HOPPING:
		clkn_offset = 0;
		for(int i=0; i < 4; i++) {
    4c56:	2b04      	cmp	r3, #4
			clkn_offset <<= 8;
			clkn_offset |= data[i];
    4c58:	6011      	str	r1, [r2, #0]
		precalc();
		break;

	case UBERTOOTH_START_HOPPING:
		clkn_offset = 0;
		for(int i=0; i < 4; i++) {
    4c5a:	d1f5      	bne.n	4c48 <vendor_request_handler+0x36c>
			clkn_offset <<= 8;
			clkn_offset |= data[i];
		}
		hop_mode = HOP_BLUETOOTH;
    4c5c:	2302      	movs	r3, #2
    4c5e:	72a3      	strb	r3, [r4, #10]
		dma_discard = 1;
		DIO_SSEL_SET;
    4c60:	4b7b      	ldr	r3, [pc, #492]	; (4e50 <vendor_request_handler+0x574>)
		for(int i=0; i < 4; i++) {
			clkn_offset <<= 8;
			clkn_offset |= data[i];
		}
		hop_mode = HOP_BLUETOOTH;
		dma_discard = 1;
    4c62:	2001      	movs	r0, #1
		DIO_SSEL_SET;
    4c64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
		for(int i=0; i < 4; i++) {
			clkn_offset <<= 8;
			clkn_offset |= data[i];
		}
		hop_mode = HOP_BLUETOOTH;
		dma_discard = 1;
    4c68:	7420      	strb	r0, [r4, #16]
		DIO_SSEL_SET;
    4c6a:	601a      	str	r2, [r3, #0]
		clk100ns_offset = (data[4] << 8) | (data[5] << 0);
    4c6c:	7973      	ldrb	r3, [r6, #5]
    4c6e:	7932      	ldrb	r2, [r6, #4]
    4c70:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
    4c74:	4b77      	ldr	r3, [pc, #476]	; (4e54 <vendor_request_handler+0x578>)
    4c76:	801a      	strh	r2, [r3, #0]
		requested_mode = MODE_BT_FOLLOW;
    4c78:	2308      	movs	r3, #8
    4c7a:	74a3      	strb	r3, [r4, #18]
		break;
    4c7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

	case UBERTOOTH_AFH:
		hop_mode = HOP_AFH;
    4c80:	2305      	movs	r3, #5
    4c82:	72a3      	strb	r3, [r4, #10]
		requested_mode = MODE_AFH;
    4c84:	230e      	movs	r3, #14
    4c86:	74a3      	strb	r3, [r4, #18]

		for(int i=0; i < 10; i++) {
    4c88:	2300      	movs	r3, #0
			afh_map[i] = 0;
    4c8a:	4973      	ldr	r1, [pc, #460]	; (4e58 <vendor_request_handler+0x57c>)
    4c8c:	2200      	movs	r2, #0
    4c8e:	545a      	strb	r2, [r3, r1]

	case UBERTOOTH_AFH:
		hop_mode = HOP_AFH;
		requested_mode = MODE_AFH;

		for(int i=0; i < 10; i++) {
    4c90:	3301      	adds	r3, #1
    4c92:	2b0a      	cmp	r3, #10
    4c94:	d1f9      	bne.n	4c8a <vendor_request_handler+0x3ae>
			afh_map[i] = 0;
		}
		used_channels = 0;
    4c96:	4b71      	ldr	r3, [pc, #452]	; (4e5c <vendor_request_handler+0x580>)
		afh_enabled = 1;
    4c98:	2001      	movs	r0, #1
		requested_mode = MODE_AFH;

		for(int i=0; i < 10; i++) {
			afh_map[i] = 0;
		}
		used_channels = 0;
    4c9a:	701a      	strb	r2, [r3, #0]
		afh_enabled = 1;
    4c9c:	4b70      	ldr	r3, [pc, #448]	; (4e60 <vendor_request_handler+0x584>)
    4c9e:	7018      	strb	r0, [r3, #0]
		break;
    4ca0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

	case UBERTOOTH_HOP:
		do_hop = 1;
    4ca4:	2001      	movs	r0, #1
    4ca6:	72e0      	strb	r0, [r4, #11]
		break;
    4ca8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

	case UBERTOOTH_SET_CLOCK:
		clock = data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24;
    4cac:	78b2      	ldrb	r2, [r6, #2]
    4cae:	7873      	ldrb	r3, [r6, #1]
    4cb0:	0412      	lsls	r2, r2, #16
    4cb2:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
    4cb6:	7833      	ldrb	r3, [r6, #0]
    4cb8:	431a      	orrs	r2, r3
    4cba:	78f3      	ldrb	r3, [r6, #3]
    4cbc:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
		clkn = clock;
    4cc0:	4b68      	ldr	r3, [pc, #416]	; (4e64 <vendor_request_handler+0x588>)
    4cc2:	601a      	str	r2, [r3, #0]
    4cc4:	e11d      	b.n	4f02 <vendor_request_handler+0x626>
	usb_pkt_rx* p = NULL;
	uint16_t reg_val;
	uint8_t i;
	dlen = *data_len;

	switch (request) {
    4cc6:	2300      	movs	r3, #0
		cs_threshold_calc_and_set(channel);
		break;

	case UBERTOOTH_SET_AFHMAP:
		for(int i=0; i < 10; i++) {
			afh_map[i] = data[i];
    4cc8:	5cf1      	ldrb	r1, [r6, r3]
    4cca:	4a63      	ldr	r2, [pc, #396]	; (4e58 <vendor_request_handler+0x57c>)
    4ccc:	5499      	strb	r1, [r3, r2]
		clkn = clock;
		cs_threshold_calc_and_set(channel);
		break;

	case UBERTOOTH_SET_AFHMAP:
		for(int i=0; i < 10; i++) {
    4cce:	3301      	adds	r3, #1
    4cd0:	2b0a      	cmp	r3, #10
    4cd2:	d1f9      	bne.n	4cc8 <vendor_request_handler+0x3ec>
			afh_map[i] = data[i];
		}
		afh_enabled = 1;
    4cd4:	4a62      	ldr	r2, [pc, #392]	; (4e60 <vendor_request_handler+0x584>)
    4cd6:	2001      	movs	r0, #1
    4cd8:	7010      	strb	r0, [r2, #0]
		*data_len = 10;
    4cda:	602b      	str	r3, [r5, #0]
		break;
    4cdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	usb_pkt_rx* p = NULL;
	uint16_t reg_val;
	uint8_t i;
	dlen = *data_len;

	switch (request) {
    4ce0:	2300      	movs	r3, #0
		*data_len = 10;
		break;

	case UBERTOOTH_CLEAR_AFHMAP:
		for(int i=0; i < 10; i++) {
			afh_map[i] = 0;
    4ce2:	495d      	ldr	r1, [pc, #372]	; (4e58 <vendor_request_handler+0x57c>)
    4ce4:	2200      	movs	r2, #0
    4ce6:	545a      	strb	r2, [r3, r1]
		afh_enabled = 1;
		*data_len = 10;
		break;

	case UBERTOOTH_CLEAR_AFHMAP:
		for(int i=0; i < 10; i++) {
    4ce8:	3301      	adds	r3, #1
    4cea:	2b0a      	cmp	r3, #10
    4cec:	d1f9      	bne.n	4ce2 <vendor_request_handler+0x406>
			afh_map[i] = 0;
		}
		afh_enabled = 0;
    4cee:	495c      	ldr	r1, [pc, #368]	; (4e60 <vendor_request_handler+0x584>)
    4cf0:	700a      	strb	r2, [r1, #0]
    4cf2:	e6b7      	b.n	4a64 <vendor_request_handler+0x188>
		*data_len = 10;
		break;

	case UBERTOOTH_GET_CLOCK:
		clock = clkn;
    4cf4:	4b5b      	ldr	r3, [pc, #364]	; (4e64 <vendor_request_handler+0x588>)
    4cf6:	6819      	ldr	r1, [r3, #0]
		for(int i=0; i < 4; i++) {
    4cf8:	2300      	movs	r3, #0
    4cfa:	00da      	lsls	r2, r3, #3
			data[i] = (clock >> (8*i)) & 0xff;
    4cfc:	fa21 f202 	lsr.w	r2, r1, r2
    4d00:	54f2      	strb	r2, [r6, r3]
		*data_len = 10;
		break;

	case UBERTOOTH_GET_CLOCK:
		clock = clkn;
		for(int i=0; i < 4; i++) {
    4d02:	3301      	adds	r3, #1
    4d04:	2b04      	cmp	r3, #4
    4d06:	d1f8      	bne.n	4cfa <vendor_request_handler+0x41e>
    4d08:	e6ac      	b.n	4a64 <vendor_request_handler+0x188>
		}
		*data_len = 4;
		break;

	case UBERTOOTH_TRIM_CLOCK:
		clk100ns_offset = (data[0] << 8) | (data[1] << 0);
    4d0a:	7873      	ldrb	r3, [r6, #1]
    4d0c:	7832      	ldrb	r2, [r6, #0]
    4d0e:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
    4d12:	4b50      	ldr	r3, [pc, #320]	; (4e54 <vendor_request_handler+0x578>)
    4d14:	801a      	strh	r2, [r3, #0]
    4d16:	e118      	b.n	4f4a <vendor_request_handler+0x66e>
		break;

	case UBERTOOTH_FIX_CLOCK_DRIFT:
		clk_drift_ppm += (int16_t)(data[0] << 8) | (data[1] << 0);
    4d18:	4b53      	ldr	r3, [pc, #332]	; (4e68 <vendor_request_handler+0x58c>)
    4d1a:	7830      	ldrb	r0, [r6, #0]
    4d1c:	8819      	ldrh	r1, [r3, #0]
    4d1e:	7872      	ldrb	r2, [r6, #1]
    4d20:	b289      	uxth	r1, r1
    4d22:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
    4d26:	440a      	add	r2, r1
    4d28:	b292      	uxth	r2, r2
    4d2a:	801a      	strh	r2, [r3, #0]

		// Too slow
		if (clk_drift_ppm < 0) {
    4d2c:	881a      	ldrh	r2, [r3, #0]
    4d2e:	494f      	ldr	r1, [pc, #316]	; (4e6c <vendor_request_handler+0x590>)
    4d30:	b212      	sxth	r2, r2
    4d32:	2a00      	cmp	r2, #0
    4d34:	4a4e      	ldr	r2, [pc, #312]	; (4e70 <vendor_request_handler+0x594>)
    4d36:	da07      	bge.n	4d48 <vendor_request_handler+0x46c>
			clk_drift_correction = 320 / (uint16_t)(-clk_drift_ppm);
    4d38:	881b      	ldrh	r3, [r3, #0]
    4d3a:	f44f 70a0 	mov.w	r0, #320	; 0x140
    4d3e:	425b      	negs	r3, r3
    4d40:	b29b      	uxth	r3, r3
    4d42:	fb90 f3f3 	sdiv	r3, r0, r3
    4d46:	e00a      	b.n	4d5e <vendor_request_handler+0x482>
			clkn_next_drift_fix = clkn_last_drift_fix + clk_drift_correction;
		}
		// Too fast
		else if (clk_drift_ppm > 0) {
    4d48:	8818      	ldrh	r0, [r3, #0]
    4d4a:	b200      	sxth	r0, r0
    4d4c:	2800      	cmp	r0, #0
    4d4e:	dd0d      	ble.n	4d6c <vendor_request_handler+0x490>
			clk_drift_correction = 320 / clk_drift_ppm;
    4d50:	881b      	ldrh	r3, [r3, #0]
    4d52:	f44f 70a0 	mov.w	r0, #320	; 0x140
    4d56:	b21b      	sxth	r3, r3
    4d58:	fb90 f3f3 	sdiv	r3, r0, r3
    4d5c:	b29b      	uxth	r3, r3
    4d5e:	8013      	strh	r3, [r2, #0]
			clkn_next_drift_fix = clkn_last_drift_fix + clk_drift_correction;
    4d60:	4b44      	ldr	r3, [pc, #272]	; (4e74 <vendor_request_handler+0x598>)
    4d62:	6818      	ldr	r0, [r3, #0]
    4d64:	8813      	ldrh	r3, [r2, #0]
    4d66:	b29b      	uxth	r3, r3
    4d68:	4403      	add	r3, r0
    4d6a:	e001      	b.n	4d70 <vendor_request_handler+0x494>
		}
		// Don't trim
		else {
			clk_drift_correction = 0;
    4d6c:	2300      	movs	r3, #0
    4d6e:	8013      	strh	r3, [r2, #0]
			clkn_next_drift_fix = 0;
    4d70:	600b      	str	r3, [r1, #0]
    4d72:	e0ea      	b.n	4f4a <vendor_request_handler+0x66e>
		}

		break;

	case UBERTOOTH_BTLE_SNIFFING:
		*data_len = 0;
    4d74:	2300      	movs	r3, #0
    4d76:	602b      	str	r3, [r5, #0]

		do_hop = 0;
    4d78:	72e3      	strb	r3, [r4, #11]
		hop_mode = HOP_BTLE;
    4d7a:	2303      	movs	r3, #3
    4d7c:	72a3      	strb	r3, [r4, #10]
		requested_mode = MODE_BT_FOLLOW_LE;
    4d7e:	2309      	movs	r3, #9
    4d80:	e04a      	b.n	4e18 <vendor_request_handler+0x53c>
		cs_threshold_calc_and_set(channel);
		break;
	
	// JWHUR cfo estimation tracking
	case UBERTOOTH_BTLE_CFO:
		do_hop = 0;
    4d82:	2300      	movs	r3, #0
    4d84:	72e3      	strb	r3, [r4, #11]
		hop_mode = HOP_BTLE;
    4d86:	2303      	movs	r3, #3
    4d88:	72a3      	strb	r3, [r4, #10]
		requested_mode = MODE_BT_CFO_LE;
    4d8a:	2311      	movs	r3, #17
    4d8c:	e044      	b.n	4e18 <vendor_request_handler+0x53c>
		queue_init();
		cs_threshold_calc_and_set(channel);
		break;

	case UBERTOOTH_BTLE_RSSI:
		do_hop = 0;
    4d8e:	2300      	movs	r3, #0
    4d90:	72e3      	strb	r3, [r4, #11]
		hop_mode = HOP_BTLE;
    4d92:	2303      	movs	r3, #3
    4d94:	72a3      	strb	r3, [r4, #10]
		requested_mode = MODE_BT_RSSI_LE;
    4d96:	2312      	movs	r3, #18
    4d98:	e03e      	b.n	4e18 <vendor_request_handler+0x53c>
	usb_pkt_rx* p = NULL;
	uint16_t reg_val;
	uint8_t i;
	dlen = *data_len;

	switch (request) {
    4d9a:	2300      	movs	r3, #0
		cs_threshold_calc_and_set(channel);
		break;

	case UBERTOOTH_GET_ACCESS_ADDRESS:
		for(int i=0; i < 4; i++) {
			data[i] = (le.access_address >> (8*i)) & 0xff;
    4d9c:	4926      	ldr	r1, [pc, #152]	; (4e38 <vendor_request_handler+0x55c>)
    4d9e:	00da      	lsls	r2, r3, #3
    4da0:	6849      	ldr	r1, [r1, #4]
    4da2:	fa21 f202 	lsr.w	r2, r1, r2
    4da6:	54f2      	strb	r2, [r6, r3]
		queue_init();
		cs_threshold_calc_and_set(channel);
		break;

	case UBERTOOTH_GET_ACCESS_ADDRESS:
		for(int i=0; i < 4; i++) {
    4da8:	3301      	adds	r3, #1
    4daa:	2b04      	cmp	r3, #4
    4dac:	d1f6      	bne.n	4d9c <vendor_request_handler+0x4c0>
    4dae:	e659      	b.n	4a64 <vendor_request_handler+0x188>
		}
		*data_len = 4;
		break;

	case UBERTOOTH_SET_ACCESS_ADDRESS:
		le_set_access_address(data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24);
    4db0:	78b3      	ldrb	r3, [r6, #2]
    4db2:	7872      	ldrb	r2, [r6, #1]
    4db4:	041b      	lsls	r3, r3, #16
    4db6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    4dba:	7832      	ldrb	r2, [r6, #0]
    4dbc:	78f0      	ldrb	r0, [r6, #3]
    4dbe:	4313      	orrs	r3, r2
    4dc0:	ea43 6000 	orr.w	r0, r3, r0, lsl #24
    4dc4:	f7ff fbee 	bl	45a4 <le_set_access_address>
		le.target_set = 1;
    4dc8:	2001      	movs	r0, #1
    4dca:	4b1b      	ldr	r3, [pc, #108]	; (4e38 <vendor_request_handler+0x55c>)
    4dcc:	e0b3      	b.n	4f36 <vendor_request_handler+0x65a>
		break;

	case UBERTOOTH_DO_SOMETHING_REPLY:
		// after you do something, tell me what you did!
		// don't commit here please
		data[0] = 0x13;
    4dce:	2313      	movs	r3, #19
    4dd0:	7033      	strb	r3, [r6, #0]
		data[1] = 0x37;
    4dd2:	2337      	movs	r3, #55	; 0x37
    4dd4:	7073      	strb	r3, [r6, #1]
    4dd6:	e027      	b.n	4e28 <vendor_request_handler+0x54c>
		*data_len = 2;
		break;

	case UBERTOOTH_GET_CRC_VERIFY:
		data[0] = le.crc_verify ? 1 : 0;
    4dd8:	4b17      	ldr	r3, [pc, #92]	; (4e38 <vendor_request_handler+0x55c>)
    4dda:	695b      	ldr	r3, [r3, #20]
    4ddc:	3300      	adds	r3, #0
    4dde:	bf18      	it	ne
    4de0:	2301      	movne	r3, #1
    4de2:	e6f9      	b.n	4bd8 <vendor_request_handler+0x2fc>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_CRC_VERIFY:
		le.crc_verify = request_params[0] ? 1 : 0;
    4de4:	880a      	ldrh	r2, [r1, #0]
    4de6:	4b14      	ldr	r3, [pc, #80]	; (4e38 <vendor_request_handler+0x55c>)
    4de8:	3200      	adds	r2, #0
    4dea:	bf18      	it	ne
    4dec:	2201      	movne	r2, #1
    4dee:	615a      	str	r2, [r3, #20]
    4df0:	e0ab      	b.n	4f4a <vendor_request_handler+0x66e>
		break;

	case UBERTOOTH_POLL:
		p = dequeue();
    4df2:	f002 fddf 	bl	79b4 <dequeue>
		if (p != NULL) {
    4df6:	4601      	mov	r1, r0
    4df8:	b128      	cbz	r0, 4e06 <vendor_request_handler+0x52a>
			memcpy(data, (void *)p, sizeof(usb_pkt_rx));
    4dfa:	4630      	mov	r0, r6
    4dfc:	2240      	movs	r2, #64	; 0x40
    4dfe:	f004 fee9 	bl	9bd4 <memcpy>
			*data_len = sizeof(usb_pkt_rx);
    4e02:	2340      	movs	r3, #64	; 0x40
    4e04:	e62e      	b.n	4a64 <vendor_request_handler+0x188>
		} else {
			data[0] = 0;
    4e06:	7030      	strb	r0, [r6, #0]
			*data_len = 1;
    4e08:	2001      	movs	r0, #1
    4e0a:	6028      	str	r0, [r5, #0]
    4e0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		break;

	case UBERTOOTH_BTLE_PROMISC:
		*data_len = 0;
    4e10:	2300      	movs	r3, #0
    4e12:	602b      	str	r3, [r5, #0]

		hop_mode = HOP_NONE;
    4e14:	72a3      	strb	r3, [r4, #10]
		requested_mode = MODE_BT_PROMISC_LE;
    4e16:	230a      	movs	r3, #10
    4e18:	74a3      	strb	r3, [r4, #18]
    4e1a:	e070      	b.n	4efe <vendor_request_handler+0x622>
		queue_init();
		cs_threshold_calc_and_set(channel);
		break;

	case UBERTOOTH_READ_REGISTER:
		reg_val = cc2400_get(request_params[0]);
    4e1c:	7808      	ldrb	r0, [r1, #0]
    4e1e:	f003 fe09 	bl	8a34 <cc2400_get>
		data[0] = (reg_val >> 8) & 0xff;
    4e22:	0a03      	lsrs	r3, r0, #8
    4e24:	7033      	strb	r3, [r6, #0]
		data[1] = reg_val & 0xff;
    4e26:	7070      	strb	r0, [r6, #1]
		*data_len = 2;
    4e28:	2302      	movs	r3, #2
    4e2a:	e61b      	b.n	4a64 <vendor_request_handler+0x188>
		break;

	case UBERTOOTH_WRITE_REGISTER:
		cc2400_set(request_params[0] & 0xff, request_params[1]);
    4e2c:	7808      	ldrb	r0, [r1, #0]
    4e2e:	8849      	ldrh	r1, [r1, #2]
    4e30:	f003 fe09 	bl	8a46 <cc2400_set>
    4e34:	e089      	b.n	4f4a <vendor_request_handler+0x66e>
    4e36:	bf00      	nop
    4e38:	1000044c 	.word	0x1000044c
    4e3c:	0000a890 	.word	0x0000a890
    4e40:	0000a05b 	.word	0x0000a05b
    4e44:	100014a8 	.word	0x100014a8
    4e48:	10001528 	.word	0x10001528
    4e4c:	10001018 	.word	0x10001018
    4e50:	2009c098 	.word	0x2009c098
    4e54:	10001172 	.word	0x10001172
    4e58:	1000100b 	.word	0x1000100b
    4e5c:	10001009 	.word	0x10001009
    4e60:	100014a7 	.word	0x100014a7
    4e64:	10001024 	.word	0x10001024
    4e68:	100014a4 	.word	0x100014a4
    4e6c:	100014dc 	.word	0x100014dc
    4e70:	10001020 	.word	0x10001020
    4e74:	1000101c 	.word	0x1000101c
		break;

	case UBERTOOTH_WRITE_REGISTERS:
		for(i=0; i<request_params[0]; i++) {
    4e78:	883b      	ldrh	r3, [r7, #0]
    4e7a:	42a3      	cmp	r3, r4
    4e7c:	d965      	bls.n	4f4a <vendor_request_handler+0x66e>
			reg_val = (data[(i*3)+1] << 8) | data[(i*3)+2];
    4e7e:	2303      	movs	r3, #3
    4e80:	4363      	muls	r3, r4
    4e82:	18f2      	adds	r2, r6, r3
    4e84:	7851      	ldrb	r1, [r2, #1]
    4e86:	7892      	ldrb	r2, [r2, #2]
			cc2400_set(data[i*3], reg_val);
    4e88:	5cf0      	ldrb	r0, [r6, r3]
    4e8a:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
	case UBERTOOTH_WRITE_REGISTER:
		cc2400_set(request_params[0] & 0xff, request_params[1]);
		break;

	case UBERTOOTH_WRITE_REGISTERS:
		for(i=0; i<request_params[0]; i++) {
    4e8e:	3401      	adds	r4, #1
			reg_val = (data[(i*3)+1] << 8) | data[(i*3)+2];
			cc2400_set(data[i*3], reg_val);
    4e90:	f003 fdd9 	bl	8a46 <cc2400_set>
	case UBERTOOTH_WRITE_REGISTER:
		cc2400_set(request_params[0] & 0xff, request_params[1]);
		break;

	case UBERTOOTH_WRITE_REGISTERS:
		for(i=0; i<request_params[0]; i++) {
    4e94:	b2e4      	uxtb	r4, r4
    4e96:	e7ef      	b.n	4e78 <vendor_request_handler+0x59c>
	usb_pkt_rx* p = NULL;
	uint16_t reg_val;
	uint8_t i;
	dlen = *data_len;

	switch (request) {
    4e98:	2400      	movs	r4, #0
		break;

	case UBERTOOTH_READ_ALL_REGISTERS:
		#define MAX_READ_REG 0x2d
		for(i=0; i<=MAX_READ_REG; i++) {
			reg_val = cc2400_get(i);
    4e9a:	4620      	mov	r0, r4
    4e9c:	f003 fdca 	bl	8a34 <cc2400_get>
			data[i*3] = i;
    4ea0:	7034      	strb	r4, [r6, #0]
		}
		break;

	case UBERTOOTH_READ_ALL_REGISTERS:
		#define MAX_READ_REG 0x2d
		for(i=0; i<=MAX_READ_REG; i++) {
    4ea2:	3401      	adds	r4, #1
    4ea4:	b2e4      	uxtb	r4, r4
			reg_val = cc2400_get(i);
			data[i*3] = i;
			data[(i*3)+1] = (reg_val >> 8) & 0xff;
    4ea6:	0a03      	lsrs	r3, r0, #8
		}
		break;

	case UBERTOOTH_READ_ALL_REGISTERS:
		#define MAX_READ_REG 0x2d
		for(i=0; i<=MAX_READ_REG; i++) {
    4ea8:	2c2e      	cmp	r4, #46	; 0x2e
			reg_val = cc2400_get(i);
			data[i*3] = i;
			data[(i*3)+1] = (reg_val >> 8) & 0xff;
    4eaa:	7073      	strb	r3, [r6, #1]
			data[(i*3)+2] = reg_val & 0xff;
    4eac:	70b0      	strb	r0, [r6, #2]
    4eae:	f106 0603 	add.w	r6, r6, #3
		}
		break;

	case UBERTOOTH_READ_ALL_REGISTERS:
		#define MAX_READ_REG 0x2d
		for(i=0; i<=MAX_READ_REG; i++) {
    4eb2:	d1f2      	bne.n	4e9a <vendor_request_handler+0x5be>
			reg_val = cc2400_get(i);
			data[i*3] = i;
			data[(i*3)+1] = (reg_val >> 8) & 0xff;
			data[(i*3)+2] = reg_val & 0xff;
		}
		*data_len = MAX_READ_REG*3;
    4eb4:	2387      	movs	r3, #135	; 0x87
    4eb6:	e5d5      	b.n	4a64 <vendor_request_handler+0x188>
		break;

	case UBERTOOTH_TX_GENERIC_PACKET:
		i = 7 + data[6];
    4eb8:	79b2      	ldrb	r2, [r6, #6]
		memcpy(&tx_pkt, data, i);
    4eba:	4827      	ldr	r0, [pc, #156]	; (4f58 <vendor_request_handler+0x67c>)
		}
		*data_len = MAX_READ_REG*3;
		break;

	case UBERTOOTH_TX_GENERIC_PACKET:
		i = 7 + data[6];
    4ebc:	3207      	adds	r2, #7
		memcpy(&tx_pkt, data, i);
    4ebe:	4631      	mov	r1, r6
    4ec0:	b2d2      	uxtb	r2, r2
    4ec2:	f004 fe87 	bl	9bd4 <memcpy>
		//tx_pkt.channel = data[4] << 8 | data[5];
		requested_mode = MODE_TX_GENERIC;
    4ec6:	2310      	movs	r3, #16
    4ec8:	e65e      	b.n	4b88 <vendor_request_handler+0x2ac>
		*data_len = 0;
		break;

	case UBERTOOTH_BTLE_SLAVE:
		slave_mac_address_data = (uint8_t*) malloc(sizeof(uint8_t)*dlen);
    4eca:	4618      	mov	r0, r3
    4ecc:	f004 fb8c 	bl	95e8 <malloc>
    4ed0:	4b22      	ldr	r3, [pc, #136]	; (4f5c <vendor_request_handler+0x680>)
		memcpy(slave_mac_address_data, data, dlen);
    4ed2:	4631      	mov	r1, r6
    4ed4:	6a22      	ldr	r2, [r4, #32]
		requested_mode = MODE_TX_GENERIC;
		*data_len = 0;
		break;

	case UBERTOOTH_BTLE_SLAVE:
		slave_mac_address_data = (uint8_t*) malloc(sizeof(uint8_t)*dlen);
    4ed6:	6018      	str	r0, [r3, #0]
		memcpy(slave_mac_address_data, data, dlen);
    4ed8:	f004 fe7c 	bl	9bd4 <memcpy>
		requested_mode = MODE_BT_SLAVE_LE;
    4edc:	230c      	movs	r3, #12
    4ede:	e5a0      	b.n	4a22 <vendor_request_handler+0x146>
		break;

	//JWHUR for rssi sampling synchronization
	case UBERTOOTH_BTLE_SYNC:
		slave_mac_address_data = (uint8_t*) malloc(sizeof(uint8_t)*6);
    4ee0:	2006      	movs	r0, #6
    4ee2:	f004 fb81 	bl	95e8 <malloc>
    4ee6:	4b1d      	ldr	r3, [pc, #116]	; (4f5c <vendor_request_handler+0x680>)
		memcpy(slave_mac_address_data, data, 6);
    4ee8:	4631      	mov	r1, r6
    4eea:	2206      	movs	r2, #6
		requested_mode = MODE_BT_SLAVE_LE;
		break;

	//JWHUR for rssi sampling synchronization
	case UBERTOOTH_BTLE_SYNC:
		slave_mac_address_data = (uint8_t*) malloc(sizeof(uint8_t)*6);
    4eec:	6018      	str	r0, [r3, #0]
		memcpy(slave_mac_address_data, data, 6);
    4eee:	f004 fe71 	bl	9bd4 <memcpy>
		requested_mode = MODE_BT_SYNC_LE;
    4ef2:	2313      	movs	r3, #19
    4ef4:	74a3      	strb	r3, [r4, #18]
		do_hop = 0;
    4ef6:	2300      	movs	r3, #0
    4ef8:	72e3      	strb	r3, [r4, #11]
		hop_mode = HOP_BTLE;
    4efa:	2303      	movs	r3, #3
    4efc:	72a3      	strb	r3, [r4, #10]
		queue_init();
    4efe:	f002 fd17 	bl	7930 <queue_init>
		cs_threshold_calc_and_set(channel);
    4f02:	4b17      	ldr	r3, [pc, #92]	; (4f60 <vendor_request_handler+0x684>)
    4f04:	8818      	ldrh	r0, [r3, #0]
    4f06:	b280      	uxth	r0, r0
    4f08:	f002 fe1a 	bl	7b40 <cs_threshold_calc_and_set>
    4f0c:	e01d      	b.n	4f4a <vendor_request_handler+0x66e>
		break;
	
	case UBERTOOTH_BTLE_SET_TARGET:
		// Addresses appear in packets in reverse-octet order.
		// Store the target address in reverse order so that we can do a simple memcmp later
		le.target[0] = data[5];
    4f0e:	7972      	ldrb	r2, [r6, #5]
    4f10:	4b13      	ldr	r3, [pc, #76]	; (4f60 <vendor_request_handler+0x684>)
		le.target[1] = data[4];
		le.target[2] = data[3];
		le.target[3] = data[2];
		le.target[4] = data[1];
		le.target[5] = data[0];
		le.target_set = 1;
    4f12:	2001      	movs	r0, #1
		break;
	
	case UBERTOOTH_BTLE_SET_TARGET:
		// Addresses appear in packets in reverse-octet order.
		// Store the target address in reverse order so that we can do a simple memcmp later
		le.target[0] = data[5];
    4f14:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		le.target[1] = data[4];
    4f18:	7932      	ldrb	r2, [r6, #4]
    4f1a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
		le.target[2] = data[3];
    4f1e:	78f2      	ldrb	r2, [r6, #3]
    4f20:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
		le.target[3] = data[2];
    4f24:	78b2      	ldrb	r2, [r6, #2]
    4f26:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
		le.target[4] = data[1];
    4f2a:	7872      	ldrb	r2, [r6, #1]
    4f2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
		le.target[5] = data[0];
    4f30:	7832      	ldrb	r2, [r6, #0]
    4f32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
		le.target_set = 1;
    4f36:	6418      	str	r0, [r3, #64]	; 0x40
		break;
    4f38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

#ifdef TX_ENABLE
	case UBERTOOTH_JAM_MODE:
		jam_mode = request_params[0];
    4f3c:	780b      	ldrb	r3, [r1, #0]
    4f3e:	74e3      	strb	r3, [r4, #19]
    4f40:	e003      	b.n	4f4a <vendor_request_handler+0x66e>
	case UBERTOOTH_EGO:
#ifndef TX_ENABLE
		if (ego_mode == EGO_JAM)
			return 0;
#endif
		requested_mode = MODE_EGO;
    4f42:	230d      	movs	r3, #13
    4f44:	74a3      	strb	r3, [r4, #18]
		ego_mode = request_params[0];
    4f46:	780b      	ldrb	r3, [r1, #0]
    4f48:	7523      	strb	r3, [r4, #20]
		break;

	default:
		return 0;
	}
	return 1;
    4f4a:	2001      	movs	r0, #1
    4f4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

	case UBERTOOTH_SET_PALEVEL:
		if( request_params[0] < 8 ) {
			cc2400_set(FREND, 8 | request_params[0]);
		} else {
			return 0;
    4f50:	2000      	movs	r0, #0

	default:
		return 0;
	}
	return 1;
}
    4f52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4f56:	bf00      	nop
    4f58:	10001028 	.word	0x10001028
    4f5c:	100014e0 	.word	0x100014e0
    4f60:	1000044c 	.word	0x1000044c

00004f64 <enqueue_time>:
	return 1;
}

//JWHUR usb_time_rx
static int enqueue_time(uint8_t* buf)
{
    4f64:	b510      	push	{r4, lr}
    4f66:	4604      	mov	r4, r0
	usb_time_rx* f = usb_enqueue_time();
    4f68:	f002 fd0a 	bl	7980 <usb_enqueue_time>
	if  (f == NULL) {
    4f6c:	b928      	cbnz	r0, 4f7a <enqueue_time+0x16>
		status |= FIFO_OVERFLOW;
    4f6e:	4b06      	ldr	r3, [pc, #24]	; (4f88 <enqueue_time+0x24>)
    4f70:	7859      	ldrb	r1, [r3, #1]
    4f72:	f041 0104 	orr.w	r1, r1, #4
    4f76:	7059      	strb	r1, [r3, #1]
    4f78:	bd10      	pop	{r4, pc}
		return 0;
	}
	memcpy(f->time, buf, 16 * sizeof(long));
    4f7a:	4621      	mov	r1, r4
    4f7c:	2240      	movs	r2, #64	; 0x40
    4f7e:	f004 fe29 	bl	9bd4 <memcpy>
	return 1;
    4f82:	2001      	movs	r0, #1
}
    4f84:	bd10      	pop	{r4, pc}
    4f86:	bf00      	nop
    4f88:	10000e34 	.word	0x10000e34

00004f8c <enqueue_with_ts>:
//

int enqueue_with_ts(uint8_t type, uint8_t* buf, uint32_t ts)
{
    4f8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4f90:	4606      	mov	r6, r0
    4f92:	460f      	mov	r7, r1
    4f94:	4690      	mov	r8, r2
	usb_pkt_rx* f = usb_enqueue();
    4f96:	f002 fcd9 	bl	794c <usb_enqueue>
    4f9a:	4d10      	ldr	r5, [pc, #64]	; (4fdc <enqueue_with_ts+0x50>)

	/* fail if queue is full */
	if (f == NULL) {
    4f9c:	4604      	mov	r4, r0
    4f9e:	b928      	cbnz	r0, 4fac <enqueue_with_ts+0x20>
		status |= FIFO_OVERFLOW;
    4fa0:	786b      	ldrb	r3, [r5, #1]
    4fa2:	f043 0304 	orr.w	r3, r3, #4
    4fa6:	706b      	strb	r3, [r5, #1]
		return 0;
    4fa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	f->pkt_type = type;

	f->clkn_high = 0;
	f->clk100ns = ts;

	f->channel = (uint8_t)((channel - 2402) & 0xff);
    4fac:	4b0c      	ldr	r3, [pc, #48]	; (4fe0 <enqueue_with_ts+0x54>)
	if (f == NULL) {
		status |= FIFO_OVERFLOW;
		return 0;
	}

	f->pkt_type = type;
    4fae:	7006      	strb	r6, [r0, #0]

	f->clkn_high = 0;
	f->clk100ns = ts;

	f->channel = (uint8_t)((channel - 2402) & 0xff);
    4fb0:	881b      	ldrh	r3, [r3, #0]
		return 0;
	}

	f->pkt_type = type;

	f->clkn_high = 0;
    4fb2:	2600      	movs	r6, #0
	f->clk100ns = ts;

	f->channel = (uint8_t)((channel - 2402) & 0xff);
    4fb4:	b29b      	uxth	r3, r3
    4fb6:	3b62      	subs	r3, #98	; 0x62
		return 0;
	}

	f->pkt_type = type;

	f->clkn_high = 0;
    4fb8:	70c6      	strb	r6, [r0, #3]
	f->clk100ns = ts;
    4fba:	f8c0 8004 	str.w	r8, [r0, #4]

	f->channel = (uint8_t)((channel - 2402) & 0xff);
    4fbe:	7083      	strb	r3, [r0, #2]
	f->rssi_avg = 0;
    4fc0:	7286      	strb	r6, [r0, #10]
	f->rssi_count = 0;
    4fc2:	72c6      	strb	r6, [r0, #11]

	memcpy(f->data, buf, DMA_SIZE);
    4fc4:	4639      	mov	r1, r7
    4fc6:	2232      	movs	r2, #50	; 0x32
    4fc8:	300e      	adds	r0, #14
    4fca:	f004 fe03 	bl	9bd4 <memcpy>

	f->status = status;
    4fce:	786b      	ldrb	r3, [r5, #1]
	status = 0;
    4fd0:	706e      	strb	r6, [r5, #1]
	f->rssi_avg = 0;
	f->rssi_count = 0;

	memcpy(f->data, buf, DMA_SIZE);

	f->status = status;
    4fd2:	7063      	strb	r3, [r4, #1]
	status = 0;

	return 1;
    4fd4:	2001      	movs	r0, #1
}
    4fd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4fda:	bf00      	nop
    4fdc:	10000e34 	.word	0x10000e34
    4fe0:	1000044c 	.word	0x1000044c

00004fe4 <TIMER0_IRQHandler>:
	return 1;
}

/* Update CLKN. */
void TIMER0_IRQHandler()
{
    4fe4:	b570      	push	{r4, r5, r6, lr}
	if (T0IR & TIR_MR0_Interrupt) {
    4fe6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    4fea:	681b      	ldr	r3, [r3, #0]
    4fec:	07db      	lsls	r3, r3, #31
    4fee:	d57f      	bpl.n	50f0 <TIMER0_IRQHandler+0x10c>

		clkn += clkn_offset + 1;
    4ff0:	4940      	ldr	r1, [pc, #256]	; (50f4 <TIMER0_IRQHandler+0x110>)
    4ff2:	4b41      	ldr	r3, [pc, #260]	; (50f8 <TIMER0_IRQHandler+0x114>)
    4ff4:	6808      	ldr	r0, [r1, #0]
    4ff6:	681a      	ldr	r2, [r3, #0]
    4ff8:	4402      	add	r2, r0
    4ffa:	3201      	adds	r2, #1
    4ffc:	600a      	str	r2, [r1, #0]
		clkn_offset = 0;
    4ffe:	2200      	movs	r2, #0
    5000:	601a      	str	r2, [r3, #0]
		uint32_t le_clk = (clkn - le.conn_epoch) & 0x03;

		/* Trigger hop based on mode */

		/* NONE or SWEEP -> 25 Hz */
		if (hop_mode == HOP_NONE || hop_mode == HOP_SWEEP) {
    5002:	4a3e      	ldr	r2, [pc, #248]	; (50fc <TIMER0_IRQHandler+0x118>)
	if (T0IR & TIR_MR0_Interrupt) {

		clkn += clkn_offset + 1;
		clkn_offset = 0;

		uint32_t le_clk = (clkn - le.conn_epoch) & 0x03;
    5004:	680c      	ldr	r4, [r1, #0]
    5006:	4b3e      	ldr	r3, [pc, #248]	; (5100 <TIMER0_IRQHandler+0x11c>)

		/* Trigger hop based on mode */

		/* NONE or SWEEP -> 25 Hz */
		if (hop_mode == HOP_NONE || hop_mode == HOP_SWEEP) {
    5008:	7a96      	ldrb	r6, [r2, #10]
	if (T0IR & TIR_MR0_Interrupt) {

		clkn += clkn_offset + 1;
		clkn_offset = 0;

		uint32_t le_clk = (clkn - le.conn_epoch) & 0x03;
    500a:	69d8      	ldr	r0, [r3, #28]
    500c:	4615      	mov	r5, r2

		/* Trigger hop based on mode */

		/* NONE or SWEEP -> 25 Hz */
		if (hop_mode == HOP_NONE || hop_mode == HOP_SWEEP) {
    500e:	b116      	cbz	r6, 5016 <TIMER0_IRQHandler+0x32>
    5010:	7a96      	ldrb	r6, [r2, #10]
    5012:	2e01      	cmp	r6, #1
    5014:	d105      	bne.n	5022 <TIMER0_IRQHandler+0x3e>
			if ((clkn & 0x7f) == 0)
    5016:	680b      	ldr	r3, [r1, #0]
    5018:	065e      	lsls	r6, r3, #25
    501a:	d137      	bne.n	508c <TIMER0_IRQHandler+0xa8>
				do_hop = 1;
    501c:	2301      	movs	r3, #1
    501e:	72eb      	strb	r3, [r5, #11]
    5020:	e034      	b.n	508c <TIMER0_IRQHandler+0xa8>
		}
		/* BLUETOOTH -> 1600 Hz */
		else if (hop_mode == HOP_BLUETOOTH) {
    5022:	7a95      	ldrb	r5, [r2, #10]
    5024:	2d02      	cmp	r5, #2
    5026:	d103      	bne.n	5030 <TIMER0_IRQHandler+0x4c>
			if ((clkn & 0x1) == 0)
    5028:	680b      	ldr	r3, [r1, #0]
    502a:	07dc      	lsls	r4, r3, #31
    502c:	d42e      	bmi.n	508c <TIMER0_IRQHandler+0xa8>
    502e:	e02b      	b.n	5088 <TIMER0_IRQHandler+0xa4>
				do_hop = 1;
		}
		/* BLUETOOTH Low Energy -> 7.5ms - 4.0s in multiples of 1.25 ms */
		else if (hop_mode == HOP_BTLE) {
    5030:	7a95      	ldrb	r5, [r2, #10]
    5032:	2d03      	cmp	r5, #3
    5034:	d11c      	bne.n	5070 <TIMER0_IRQHandler+0x8c>
			// Only hop if connected
			if (le.link_state == LINK_CONNECTED && le_clk == 0) {
    5036:	7e1d      	ldrb	r5, [r3, #24]
    5038:	2d03      	cmp	r5, #3
    503a:	d127      	bne.n	508c <TIMER0_IRQHandler+0xa8>
	if (T0IR & TIR_MR0_Interrupt) {

		clkn += clkn_offset + 1;
		clkn_offset = 0;

		uint32_t le_clk = (clkn - le.conn_epoch) & 0x03;
    503c:	1a20      	subs	r0, r4, r0
				do_hop = 1;
		}
		/* BLUETOOTH Low Energy -> 7.5ms - 4.0s in multiples of 1.25 ms */
		else if (hop_mode == HOP_BTLE) {
			// Only hop if connected
			if (le.link_state == LINK_CONNECTED && le_clk == 0) {
    503e:	0780      	lsls	r0, r0, #30
    5040:	d124      	bne.n	508c <TIMER0_IRQHandler+0xa8>
				--le.interval_timer;
    5042:	8c18      	ldrh	r0, [r3, #32]
    5044:	b280      	uxth	r0, r0
    5046:	3801      	subs	r0, #1
    5048:	b280      	uxth	r0, r0
    504a:	8418      	strh	r0, [r3, #32]
				if (le.interval_timer == 0) {
    504c:	8c18      	ldrh	r0, [r3, #32]
    504e:	b280      	uxth	r0, r0
    5050:	b948      	cbnz	r0, 5066 <TIMER0_IRQHandler+0x82>
					do_hop = 1;
    5052:	2001      	movs	r0, #1
    5054:	72d0      	strb	r0, [r2, #11]
					++le.conn_count;
    5056:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
    5058:	b292      	uxth	r2, r2
    505a:	4402      	add	r2, r0
    505c:	b292      	uxth	r2, r2
    505e:	849a      	strh	r2, [r3, #36]	; 0x24
					le.interval_timer = le.conn_interval;
    5060:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
    5062:	841a      	strh	r2, [r3, #32]
    5064:	e012      	b.n	508c <TIMER0_IRQHandler+0xa8>
				} else {
					TXLED_CLR; // hack!
    5066:	4b27      	ldr	r3, [pc, #156]	; (5104 <TIMER0_IRQHandler+0x120>)
    5068:	f44f 7280 	mov.w	r2, #256	; 0x100
    506c:	601a      	str	r2, [r3, #0]
    506e:	e00d      	b.n	508c <TIMER0_IRQHandler+0xa8>
				}
			}
		}
		else if (hop_mode == HOP_AFH) {
    5070:	7a90      	ldrb	r0, [r2, #10]
    5072:	2805      	cmp	r0, #5
    5074:	d10a      	bne.n	508c <TIMER0_IRQHandler+0xa8>
			if( (last_hop + hop_timeout) == clkn ) {
    5076:	4824      	ldr	r0, [pc, #144]	; (5108 <TIMER0_IRQHandler+0x124>)
    5078:	6804      	ldr	r4, [r0, #0]
    507a:	f8b3 0048 	ldrh.w	r0, [r3, #72]	; 0x48
    507e:	680b      	ldr	r3, [r1, #0]
    5080:	b280      	uxth	r0, r0
    5082:	4420      	add	r0, r4
    5084:	4298      	cmp	r0, r3
    5086:	d101      	bne.n	508c <TIMER0_IRQHandler+0xa8>
				do_hop = 1;
    5088:	2301      	movs	r3, #1
    508a:	72d3      	strb	r3, [r2, #11]
			}
		}

		// Fix linear clock drift deviation
		if(clkn_next_drift_fix != 0 && clk100ns_offset == 0) {
    508c:	4a1f      	ldr	r2, [pc, #124]	; (510c <TIMER0_IRQHandler+0x128>)
    508e:	4b20      	ldr	r3, [pc, #128]	; (5110 <TIMER0_IRQHandler+0x12c>)
    5090:	6810      	ldr	r0, [r2, #0]
    5092:	b1c0      	cbz	r0, 50c6 <TIMER0_IRQHandler+0xe2>
    5094:	8818      	ldrh	r0, [r3, #0]
    5096:	b280      	uxth	r0, r0
    5098:	b9a8      	cbnz	r0, 50c6 <TIMER0_IRQHandler+0xe2>
			if(clkn >= clkn_next_drift_fix) {
    509a:	680c      	ldr	r4, [r1, #0]
    509c:	6810      	ldr	r0, [r2, #0]
    509e:	4284      	cmp	r4, r0
    50a0:	d311      	bcc.n	50c6 <TIMER0_IRQHandler+0xe2>

				// Too fast
				if(clk_drift_ppm >= 0) {
    50a2:	481c      	ldr	r0, [pc, #112]	; (5114 <TIMER0_IRQHandler+0x130>)
    50a4:	8800      	ldrh	r0, [r0, #0]
    50a6:	b200      	sxth	r0, r0
    50a8:	2800      	cmp	r0, #0
					clk100ns_offset = 1;
    50aa:	bfac      	ite	ge
    50ac:	2001      	movge	r0, #1
				}

				// Too slow
				else {
					clk100ns_offset = 6249;
    50ae:	f641 0069 	movwlt	r0, #6249	; 0x1869
    50b2:	8018      	strh	r0, [r3, #0]
				}
				clkn_last_drift_fix = clkn;
    50b4:	680c      	ldr	r4, [r1, #0]
    50b6:	4818      	ldr	r0, [pc, #96]	; (5118 <TIMER0_IRQHandler+0x134>)
    50b8:	6004      	str	r4, [r0, #0]
				clkn_next_drift_fix = clkn_last_drift_fix + clk_drift_correction;
    50ba:	6804      	ldr	r4, [r0, #0]
    50bc:	4817      	ldr	r0, [pc, #92]	; (511c <TIMER0_IRQHandler+0x138>)
    50be:	8800      	ldrh	r0, [r0, #0]
    50c0:	b280      	uxth	r0, r0
    50c2:	4420      	add	r0, r4
    50c4:	6010      	str	r0, [r2, #0]
			}
		}

		// Negative clock correction
		if(clk100ns_offset > 3124)
    50c6:	8818      	ldrh	r0, [r3, #0]
    50c8:	f640 4234 	movw	r2, #3124	; 0xc34
    50cc:	b280      	uxth	r0, r0
    50ce:	4290      	cmp	r0, r2
    50d0:	d902      	bls.n	50d8 <TIMER0_IRQHandler+0xf4>
			clkn += 2;
    50d2:	680a      	ldr	r2, [r1, #0]
    50d4:	3202      	adds	r2, #2
    50d6:	600a      	str	r2, [r1, #0]

		T0MR0 = 3124 + clk100ns_offset;
    50d8:	8819      	ldrh	r1, [r3, #0]
    50da:	4a11      	ldr	r2, [pc, #68]	; (5120 <TIMER0_IRQHandler+0x13c>)
    50dc:	b289      	uxth	r1, r1
    50de:	f601 4134 	addw	r1, r1, #3124	; 0xc34
    50e2:	6011      	str	r1, [r2, #0]
		clk100ns_offset = 0;
    50e4:	2200      	movs	r2, #0
    50e6:	801a      	strh	r2, [r3, #0]

		/* Ack interrupt */
		T0IR = TIR_MR0_Interrupt;
    50e8:	2201      	movs	r2, #1
    50ea:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    50ee:	601a      	str	r2, [r3, #0]
    50f0:	bd70      	pop	{r4, r5, r6, pc}
    50f2:	bf00      	nop
    50f4:	10001024 	.word	0x10001024
    50f8:	10001018 	.word	0x10001018
    50fc:	10000e34 	.word	0x10000e34
    5100:	1000044c 	.word	0x1000044c
    5104:	2009c03c 	.word	0x2009c03c
    5108:	10001000 	.word	0x10001000
    510c:	100014dc 	.word	0x100014dc
    5110:	10001172 	.word	0x10001172
    5114:	100014a4 	.word	0x100014a4
    5118:	1000101c 	.word	0x1000101c
    511c:	10001020 	.word	0x10001020
    5120:	40004018 	.word	0x40004018

00005124 <EINT3_IRQHandler>:
/* EINT3 handler is also defined in ubertooth.c for TC13BADGE. */
#ifndef TC13BADGE
void EINT3_IRQHandler()
{
	/* TODO - check specific source of shared interrupt */
	IO2IntClr   = PIN_GIO6; // clear interrupt
    5124:	4b08      	ldr	r3, [pc, #32]	; (5148 <EINT3_IRQHandler+0x24>)
    5126:	2204      	movs	r2, #4
    5128:	601a      	str	r2, [r3, #0]
	DIO_SSEL_CLR;           // enable SPI
    512a:	4b08      	ldr	r3, [pc, #32]	; (514c <EINT3_IRQHandler+0x28>)
    512c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5130:	601a      	str	r2, [r3, #0]
	cs_trigger  = 1;        // signal trigger
    5132:	4b07      	ldr	r3, [pc, #28]	; (5150 <EINT3_IRQHandler+0x2c>)
    5134:	2201      	movs	r2, #1
    5136:	701a      	strb	r2, [r3, #0]
	if (hop_mode == HOP_BLUETOOTH)
    5138:	4b06      	ldr	r3, [pc, #24]	; (5154 <EINT3_IRQHandler+0x30>)
    513a:	7a9a      	ldrb	r2, [r3, #10]
    513c:	2a02      	cmp	r2, #2
		dma_discard = 0; 
    513e:	bf04      	itt	eq
    5140:	2200      	moveq	r2, #0
    5142:	741a      	strbeq	r2, [r3, #16]
    5144:	4770      	bx	lr
    5146:	bf00      	nop
    5148:	400280ac 	.word	0x400280ac
    514c:	2009c09c 	.word	0x2009c09c
    5150:	10001521 	.word	0x10001521
    5154:	10000e34 	.word	0x10000e34

00005158 <DMA_IRQHandler>:
		while ((clkn & 0xffffff) < stop_at);
	}
}

void DMA_IRQHandler()
{
    5158:	b510      	push	{r4, lr}
	if ( mode == MODE_RX_SYMBOLS
    515a:	4b2d      	ldr	r3, [pc, #180]	; (5210 <DMA_IRQHandler+0xb8>)
    515c:	7c5a      	ldrb	r2, [r3, #17]
    515e:	2a01      	cmp	r2, #1
    5160:	d01a      	beq.n	5198 <DMA_IRQHandler+0x40>
	   || mode == MODE_BT_FOLLOW
    5162:	7c5a      	ldrb	r2, [r3, #17]
    5164:	2a08      	cmp	r2, #8
    5166:	d017      	beq.n	5198 <DMA_IRQHandler+0x40>
	   || mode == MODE_SPECAN
    5168:	7c5a      	ldrb	r2, [r3, #17]
    516a:	2a04      	cmp	r2, #4
    516c:	d014      	beq.n	5198 <DMA_IRQHandler+0x40>
	   || mode == MODE_BT_FOLLOW_LE
    516e:	7c5a      	ldrb	r2, [r3, #17]
    5170:	2a09      	cmp	r2, #9
    5172:	d011      	beq.n	5198 <DMA_IRQHandler+0x40>
	   || mode == MODE_BT_CFO_LE
    5174:	7c5a      	ldrb	r2, [r3, #17]
    5176:	2a11      	cmp	r2, #17
    5178:	d00e      	beq.n	5198 <DMA_IRQHandler+0x40>
	   || mode == MODE_BT_RSSI_LE
    517a:	7c5a      	ldrb	r2, [r3, #17]
    517c:	2a12      	cmp	r2, #18
    517e:	d00b      	beq.n	5198 <DMA_IRQHandler+0x40>
	   || mode == MODE_BT_PROMISC_LE
    5180:	7c5a      	ldrb	r2, [r3, #17]
    5182:	2a0a      	cmp	r2, #10
    5184:	d008      	beq.n	5198 <DMA_IRQHandler+0x40>
	   || mode == MODE_BT_SLAVE_LE
    5186:	7c5a      	ldrb	r2, [r3, #17]
    5188:	2a0c      	cmp	r2, #12
    518a:	d005      	beq.n	5198 <DMA_IRQHandler+0x40>
	   || mode == MODE_BT_SYNC_LE
    518c:	7c5a      	ldrb	r2, [r3, #17]
    518e:	2a13      	cmp	r2, #19
    5190:	d002      	beq.n	5198 <DMA_IRQHandler+0x40>
	   || mode == MODE_RX_GENERIC)
    5192:	7c5a      	ldrb	r2, [r3, #17]
    5194:	2a0f      	cmp	r2, #15
    5196:	d139      	bne.n	520c <DMA_IRQHandler+0xb4>
	{
		/* interrupt on channel 0 */
		if (DMACIntStat & (1 << 0)) {
    5198:	4a1e      	ldr	r2, [pc, #120]	; (5214 <DMA_IRQHandler+0xbc>)
    519a:	6812      	ldr	r2, [r2, #0]
    519c:	07d0      	lsls	r0, r2, #31
    519e:	d535      	bpl.n	520c <DMA_IRQHandler+0xb4>
			if (DMACIntTCStat & (1 << 0)) {
    51a0:	4a1d      	ldr	r2, [pc, #116]	; (5218 <DMA_IRQHandler+0xc0>)
    51a2:	6812      	ldr	r2, [r2, #0]
    51a4:	07d1      	lsls	r1, r2, #31
    51a6:	d526      	bpl.n	51f6 <DMA_IRQHandler+0x9e>
				DMACIntTCClear = (1 << 0);
    51a8:	4a1c      	ldr	r2, [pc, #112]	; (521c <DMA_IRQHandler+0xc4>)
    51aa:	2101      	movs	r1, #1
    51ac:	6011      	str	r1, [r2, #0]

				if (hop_mode == HOP_BLUETOOTH)
    51ae:	7a9a      	ldrb	r2, [r3, #10]
    51b0:	2a02      	cmp	r2, #2
    51b2:	d103      	bne.n	51bc <DMA_IRQHandler+0x64>
					DIO_SSEL_SET;
    51b4:	4a1a      	ldr	r2, [pc, #104]	; (5220 <DMA_IRQHandler+0xc8>)
    51b6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
    51ba:	6011      	str	r1, [r2, #0]

				idle_buf_clk100ns  = CLK100NS;
    51bc:	4a19      	ldr	r2, [pc, #100]	; (5224 <DMA_IRQHandler+0xcc>)
    51be:	481a      	ldr	r0, [pc, #104]	; (5228 <DMA_IRQHandler+0xd0>)
    51c0:	6811      	ldr	r1, [r2, #0]
    51c2:	6800      	ldr	r0, [r0, #0]
    51c4:	f3c1 0113 	ubfx	r1, r1, #0, #20
    51c8:	f640 4435 	movw	r4, #3125	; 0xc35
    51cc:	fb04 0101 	mla	r1, r4, r1, r0
    51d0:	6059      	str	r1, [r3, #4]
				idle_buf_clkn_high = (clkn >> 20) & 0xff;
    51d2:	6812      	ldr	r2, [r2, #0]
    51d4:	f3c2 5207 	ubfx	r2, r2, #20, #8
    51d8:	709a      	strb	r2, [r3, #2]
				idle_buf_channel   = channel;
    51da:	4a14      	ldr	r2, [pc, #80]	; (522c <DMA_IRQHandler+0xd4>)
    51dc:	8812      	ldrh	r2, [r2, #0]
    51de:	b292      	uxth	r2, r2
    51e0:	811a      	strh	r2, [r3, #8]

				/* Keep buffer swapping in sync with DMA. */
				volatile uint8_t* tmp = active_rxbuf;
    51e2:	4a13      	ldr	r2, [pc, #76]	; (5230 <DMA_IRQHandler+0xd8>)
				active_rxbuf = idle_rxbuf;
    51e4:	4b13      	ldr	r3, [pc, #76]	; (5234 <DMA_IRQHandler+0xdc>)
				idle_buf_clk100ns  = CLK100NS;
				idle_buf_clkn_high = (clkn >> 20) & 0xff;
				idle_buf_channel   = channel;

				/* Keep buffer swapping in sync with DMA. */
				volatile uint8_t* tmp = active_rxbuf;
    51e6:	6811      	ldr	r1, [r2, #0]
				active_rxbuf = idle_rxbuf;
    51e8:	6818      	ldr	r0, [r3, #0]
    51ea:	6010      	str	r0, [r2, #0]
				idle_rxbuf = tmp;
    51ec:	6019      	str	r1, [r3, #0]

				++rx_tc;
    51ee:	4b12      	ldr	r3, [pc, #72]	; (5238 <DMA_IRQHandler+0xe0>)
    51f0:	681a      	ldr	r2, [r3, #0]
    51f2:	3201      	adds	r2, #1
    51f4:	601a      	str	r2, [r3, #0]
			}
			if (DMACIntErrStat & (1 << 0)) {
    51f6:	4b11      	ldr	r3, [pc, #68]	; (523c <DMA_IRQHandler+0xe4>)
    51f8:	681b      	ldr	r3, [r3, #0]
    51fa:	07da      	lsls	r2, r3, #31
    51fc:	d506      	bpl.n	520c <DMA_IRQHandler+0xb4>
				DMACIntErrClr = (1 << 0);
    51fe:	4b10      	ldr	r3, [pc, #64]	; (5240 <DMA_IRQHandler+0xe8>)
    5200:	2201      	movs	r2, #1
    5202:	601a      	str	r2, [r3, #0]
				++rx_err;
    5204:	4b0f      	ldr	r3, [pc, #60]	; (5244 <DMA_IRQHandler+0xec>)
    5206:	681a      	ldr	r2, [r3, #0]
    5208:	3201      	adds	r2, #1
    520a:	601a      	str	r2, [r3, #0]
    520c:	bd10      	pop	{r4, pc}
    520e:	bf00      	nop
    5210:	10000e34 	.word	0x10000e34
    5214:	50004000 	.word	0x50004000
    5218:	50004004 	.word	0x50004004
    521c:	50004008 	.word	0x50004008
    5220:	2009c098 	.word	0x2009c098
    5224:	10001024 	.word	0x10001024
    5228:	40004008 	.word	0x40004008
    522c:	1000044c 	.word	0x1000044c
    5230:	10001064 	.word	0x10001064
    5234:	10001180 	.word	0x10001180
    5238:	10001004 	.word	0x10001004
    523c:	5000400c 	.word	0x5000400c
    5240:	50004010 	.word	0x50004010
    5244:	1000151c 	.word	0x1000151c

00005248 <le_transmit>:
 * All modulation parameters are set within this function. The data
 * should not be pre-whitened, but the CRC should be calculated and
 * included in the data length.
 */
void le_transmit(u32 aa, u8 len, u8 *data, u16 ch)
{
    5248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    524c:	b090      	sub	sp, #64	; 0x40
    524e:	4605      	mov	r5, r0
    5250:	4689      	mov	r9, r1
    5252:	4692      	mov	sl, r2
    5254:	4698      	mov	r8, r3
    5256:	f10d 30ff 	add.w	r0, sp, #4294967295	; 0xffffffff
    525a:	f10d 0103 	add.w	r1, sp, #3

	// first four bytes: AA
	for (i = 0; i < 4; ++i) {
		byte = aa & 0xff;
		aa >>= 8;
		txbuf[i] = 0;
    525e:	2200      	movs	r2, #0
	//JWHUR tx power control
	u8 tx_pwr = 0x0007;

	// first four bytes: AA
	for (i = 0; i < 4; ++i) {
		byte = aa & 0xff;
    5260:	b2eb      	uxtb	r3, r5
		aa >>= 8;
		txbuf[i] = 0;
    5262:	7042      	strb	r2, [r0, #1]
	u8 tx_pwr = 0x0007;

	// first four bytes: AA
	for (i = 0; i < 4; ++i) {
		byte = aa & 0xff;
		aa >>= 8;
    5264:	0a2d      	lsrs	r5, r5, #8
		txbuf[i] = 0;
    5266:	2407      	movs	r4, #7
		for (j = 0; j < 8; ++j) {
			txbuf[i] |= (byte & 1) << (7 - j);
    5268:	f003 0601 	and.w	r6, r3, #1
    526c:	40a6      	lsls	r6, r4
	// first four bytes: AA
	for (i = 0; i < 4; ++i) {
		byte = aa & 0xff;
		aa >>= 8;
		txbuf[i] = 0;
		for (j = 0; j < 8; ++j) {
    526e:	f114 34ff 	adds.w	r4, r4, #4294967295	; 0xffffffff
			txbuf[i] |= (byte & 1) << (7 - j);
    5272:	ea46 0202 	orr.w	r2, r6, r2
    5276:	b2d2      	uxtb	r2, r2
			byte >>= 1;
    5278:	ea4f 0353 	mov.w	r3, r3, lsr #1
	// first four bytes: AA
	for (i = 0; i < 4; ++i) {
		byte = aa & 0xff;
		aa >>= 8;
		txbuf[i] = 0;
		for (j = 0; j < 8; ++j) {
    527c:	d2f4      	bcs.n	5268 <le_transmit+0x20>
    527e:	f800 2f01 	strb.w	r2, [r0, #1]!
	u16 gio_save;
	//JWHUR tx power control
	u8 tx_pwr = 0x0007;

	// first four bytes: AA
	for (i = 0; i < 4; ++i) {
    5282:	4288      	cmp	r0, r1
    5284:	d1eb      	bne.n	525e <le_transmit+0x16>
			byte >>= 1;
		}
	}

	// whiten the data and copy it into the txbuf
	int idx = whitening_index[btle_channel_index(jw_channel-2402)];
    5286:	f1a8 0062 	sub.w	r0, r8, #98	; 0x62
    528a:	b2c0      	uxtb	r0, r0
    528c:	f002 fa56 	bl	773c <btle_channel_index>
    5290:	4b52      	ldr	r3, [pc, #328]	; (53dc <le_transmit+0x194>)
	
	for (i = 0; i < len; ++i) {
    5292:	2400      	movs	r4, #0
			byte >>= 1;
		}
	}

	// whiten the data and copy it into the txbuf
	int idx = whitening_index[btle_channel_index(jw_channel-2402)];
    5294:	5c1e      	ldrb	r6, [r3, r0]
	
	for (i = 0; i < len; ++i) {
    5296:	454c      	cmp	r4, r9
    5298:	d220      	bcs.n	52dc <le_transmit+0x94>
    529a:	a900      	add	r1, sp, #0
		byte = data[i];
    529c:	f81a 7004 	ldrb.w	r7, [sl, r4]
    52a0:	4421      	add	r1, r4
    52a2:	2007      	movs	r0, #7
    52a4:	2300      	movs	r3, #0
		txbuf[i+4] = 0;
		for (j = 0; j < 8; ++j) {
			bit = (byte & 1) ^ whitening[idx];
    52a6:	4a4d      	ldr	r2, [pc, #308]	; (53dc <le_transmit+0x194>)
    52a8:	f007 0e01 	and.w	lr, r7, #1
    52ac:	4432      	add	r2, r6
    52ae:	f892 2028 	ldrb.w	r2, [r2, #40]	; 0x28
			idx = (idx + 1) % sizeof(whitening);
    52b2:	3601      	adds	r6, #1
	
	for (i = 0; i < len; ++i) {
		byte = data[i];
		txbuf[i+4] = 0;
		for (j = 0; j < 8; ++j) {
			bit = (byte & 1) ^ whitening[idx];
    52b4:	ea8e 0e02 	eor.w	lr, lr, r2
			idx = (idx + 1) % sizeof(whitening);
    52b8:	227f      	movs	r2, #127	; 0x7f
    52ba:	fbb6 fcf2 	udiv	ip, r6, r2
    52be:	fb02 661c 	mls	r6, r2, ip, r6
			byte >>= 1;
			txbuf[i+4] |= bit << (7 - j);
    52c2:	fa0e f200 	lsl.w	r2, lr, r0
	int idx = whitening_index[btle_channel_index(jw_channel-2402)];
	
	for (i = 0; i < len; ++i) {
		byte = data[i];
		txbuf[i+4] = 0;
		for (j = 0; j < 8; ++j) {
    52c6:	f110 30ff 	adds.w	r0, r0, #4294967295	; 0xffffffff
			bit = (byte & 1) ^ whitening[idx];
			idx = (idx + 1) % sizeof(whitening);
			byte >>= 1;
			txbuf[i+4] |= bit << (7 - j);
    52ca:	ea42 0303 	orr.w	r3, r2, r3
		byte = data[i];
		txbuf[i+4] = 0;
		for (j = 0; j < 8; ++j) {
			bit = (byte & 1) ^ whitening[idx];
			idx = (idx + 1) % sizeof(whitening);
			byte >>= 1;
    52ce:	ea4f 0757 	mov.w	r7, r7, lsr #1
			txbuf[i+4] |= bit << (7 - j);
    52d2:	b2db      	uxtb	r3, r3
	int idx = whitening_index[btle_channel_index(jw_channel-2402)];
	
	for (i = 0; i < len; ++i) {
		byte = data[i];
		txbuf[i+4] = 0;
		for (j = 0; j < 8; ++j) {
    52d4:	d2e7      	bcs.n	52a6 <le_transmit+0x5e>
    52d6:	710b      	strb	r3, [r1, #4]
	}

	// whiten the data and copy it into the txbuf
	int idx = whitening_index[btle_channel_index(jw_channel-2402)];
	
	for (i = 0; i < len; ++i) {
    52d8:	3401      	adds	r4, #1
    52da:	e7dc      	b.n	5296 <le_transmit+0x4e>
	}

	len += 4; // include the AA in len

	// Bluetooth-like modulation
	cc2400_set(MANAND,  0x7fff);
    52dc:	200d      	movs	r0, #13
    52de:	f647 71ff 	movw	r1, #32767	; 0x7fff
    52e2:	f003 fbb0 	bl	8a46 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);    // LNA and receive mixers test register
    52e6:	2012      	movs	r0, #18
    52e8:	f642 3122 	movw	r1, #11042	; 0x2b22
    52ec:	f003 fbab 	bl	8a46 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b);    // no PRNG
    52f0:	2014      	movs	r0, #20
    52f2:	f241 314b 	movw	r1, #4939	; 0x134b
    52f6:	f003 fba6 	bl	8a46 <cc2400_set>

	cc2400_set(GRMDM,   0x0c01);
    52fa:	2020      	movs	r0, #32
    52fc:	f640 4101 	movw	r1, #3073	; 0xc01
    5300:	f003 fba1 	bl	8a46 <cc2400_set>
	//      |  | |   +-----------> sync word: 8 MSB bits of SYNC_WORD
	//      |  | +---------------> 0 preamble bytes of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> buffered mode

	cc2400_set(FSDIV,   jw_channel);
    5304:	2002      	movs	r0, #2
    5306:	4641      	mov	r1, r8
    5308:	f003 fb9d 	bl	8a46 <cc2400_set>
	// 011 : -7
	// 100 : -4.6
	// 101 : -2.8
	// 110 : -1.3
	// 111 : 0
	cc2400_set(FREND, tx_pwr);
    530c:	2005      	movs	r0, #5
    530e:	2107      	movs	r1, #7
    5310:	f003 fb99 	bl	8a46 <cc2400_set>
	//cc2400_set(FREND,   0b1011);    // amplifier level (-7 dBm, picked from hat)
	cc2400_set(MDMCTRL, 0x0040);    // 250 kHz frequency deviation
    5314:	2003      	movs	r0, #3
    5316:	2140      	movs	r1, #64	; 0x40
    5318:	f003 fb95 	bl	8a46 <cc2400_set>
	cc2400_set(INT,     0x0014);    // FIFO_THRESHOLD: 20 bytes
    531c:	2114      	movs	r1, #20
    531e:	2023      	movs	r0, #35	; 0x23
    5320:	f003 fb91 	bl	8a46 <cc2400_set>

	// sync byte depends on the first transmitted bit of the AA
	if (aa & 1)
    5324:	07ea      	lsls	r2, r5, #31
		cc2400_set(SYNCH,   0xaaaa);
    5326:	bf4c      	ite	mi
    5328:	f64a 21aa 	movwmi	r1, #43690	; 0xaaaa
	else
		cc2400_set(SYNCH,   0x5555);
    532c:	f245 5155 	movwpl	r1, #21845	; 0x5555
	cc2400_set(MDMCTRL, 0x0040);    // 250 kHz frequency deviation
	cc2400_set(INT,     0x0014);    // FIFO_THRESHOLD: 20 bytes

	// sync byte depends on the first transmitted bit of the AA
	if (aa & 1)
		cc2400_set(SYNCH,   0xaaaa);
    5330:	202d      	movs	r0, #45	; 0x2d
	else
		cc2400_set(SYNCH,   0x5555);
    5332:	f003 fb88 	bl	8a46 <cc2400_set>

	// set GIO to FIFO_FULL
	gio_save = cc2400_get(IOCFG);
    5336:	2008      	movs	r0, #8
    5338:	f003 fb7c 	bl	8a34 <cc2400_get>
	cc2400_set(IOCFG, (GIO_FIFO_FULL << 9) | (gio_save & 0x1ff));
    533c:	f3c0 0108 	ubfx	r1, r0, #0, #9
			byte >>= 1;
			txbuf[i+4] |= bit << (7 - j);
		}
	}

	len += 4; // include the AA in len
    5340:	f109 0904 	add.w	r9, r9, #4
		cc2400_set(SYNCH,   0xaaaa);
	else
		cc2400_set(SYNCH,   0x5555);

	// set GIO to FIFO_FULL
	gio_save = cc2400_get(IOCFG);
    5344:	4604      	mov	r4, r0
	cc2400_set(IOCFG, (GIO_FIFO_FULL << 9) | (gio_save & 0x1ff));
    5346:	f441 419c 	orr.w	r1, r1, #19968	; 0x4e00
    534a:	2008      	movs	r0, #8
			byte >>= 1;
			txbuf[i+4] |= bit << (7 - j);
		}
	}

	len += 4; // include the AA in len
    534c:	fa5f f989 	uxtb.w	r9, r9
	else
		cc2400_set(SYNCH,   0x5555);

	// set GIO to FIFO_FULL
	gio_save = cc2400_get(IOCFG);
	cc2400_set(IOCFG, (GIO_FIFO_FULL << 9) | (gio_save & 0x1ff));
    5350:	f003 fb79 	bl	8a46 <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    5354:	f003 fc48 	bl	8be8 <cc2400_status>
    5358:	0643      	lsls	r3, r0, #25
    535a:	d5fb      	bpl.n	5354 <le_transmit+0x10c>
	cc2400_strobe(SFSON);
    535c:	2061      	movs	r0, #97	; 0x61
    535e:	f003 fc4a 	bl	8bf6 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    5362:	f003 fc41 	bl	8be8 <cc2400_status>
    5366:	0747      	lsls	r7, r0, #29
    5368:	d5fb      	bpl.n	5362 <le_transmit+0x11a>
	TXLED_SET;
    536a:	4b1d      	ldr	r3, [pc, #116]	; (53e0 <le_transmit+0x198>)
    536c:	f44f 7280 	mov.w	r2, #256	; 0x100
    5370:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    5372:	2280      	movs	r2, #128	; 0x80
    5374:	621a      	str	r2, [r3, #32]
#endif
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    5376:	200e      	movs	r0, #14
    5378:	f003 fb5c 	bl	8a34 <cc2400_get>
    537c:	f000 001f 	and.w	r0, r0, #31
    5380:	280f      	cmp	r0, #15
    5382:	d1f8      	bne.n	5376 <le_transmit+0x12e>
	cc2400_strobe(STX);
    5384:	2063      	movs	r0, #99	; 0x63
    5386:	f003 fc36 	bl	8bf6 <cc2400_strobe>
			tx_len = 16;
		cc2400_fifo_write(tx_len, txbuf + i);
	}*/

	//JWHUR cc2400 fifo write
	while (GIO6) ;
    538a:	4b16      	ldr	r3, [pc, #88]	; (53e4 <le_transmit+0x19c>)
    538c:	681b      	ldr	r3, [r3, #0]
    538e:	075e      	lsls	r6, r3, #29
    5390:	d4fb      	bmi.n	538a <le_transmit+0x142>
	if (len > 46) len = 46;
	cc2400_fifo_write(len, txbuf);
    5392:	f1b9 0f2e 	cmp.w	r9, #46	; 0x2e
    5396:	bf34      	ite	cc
    5398:	4648      	movcc	r0, r9
    539a:	202e      	movcs	r0, #46	; 0x2e
    539c:	4669      	mov	r1, sp
    539e:	f003 fb93 	bl	8ac8 <cc2400_fifo_write>

	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    53a2:	200e      	movs	r0, #14
    53a4:	f003 fb46 	bl	8a34 <cc2400_get>
    53a8:	f000 001f 	and.w	r0, r0, #31
    53ac:	280f      	cmp	r0, #15
    53ae:	d1f8      	bne.n	53a2 <le_transmit+0x15a>
	TXLED_CLR;
    53b0:	4b0d      	ldr	r3, [pc, #52]	; (53e8 <le_transmit+0x1a0>)
    53b2:	f44f 7280 	mov.w	r2, #256	; 0x100
    53b6:	601a      	str	r2, [r3, #0]

	cc2400_strobe(SRFOFF);
    53b8:	2064      	movs	r0, #100	; 0x64
    53ba:	f003 fc1c 	bl	8bf6 <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK));
    53be:	f003 fc13 	bl	8be8 <cc2400_status>
    53c2:	0745      	lsls	r5, r0, #29
    53c4:	d4fb      	bmi.n	53be <le_transmit+0x176>

#ifdef UBERTOOTH_ONE
	PAEN_CLR;
    53c6:	4b09      	ldr	r3, [pc, #36]	; (53ec <le_transmit+0x1a4>)
    53c8:	2280      	movs	r2, #128	; 0x80
    53ca:	601a      	str	r2, [r3, #0]
#endif

	// reset GIO
	cc2400_set(IOCFG, gio_save);
    53cc:	2008      	movs	r0, #8
    53ce:	4621      	mov	r1, r4
    53d0:	f003 fb39 	bl	8a46 <cc2400_set>
}
    53d4:	b010      	add	sp, #64	; 0x40
    53d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    53da:	bf00      	nop
    53dc:	00009fb4 	.word	0x00009fb4
    53e0:	2009c038 	.word	0x2009c038
    53e4:	2009c054 	.word	0x2009c054
    53e8:	2009c03c 	.word	0x2009c03c
    53ec:	2009c05c 	.word	0x2009c05c

000053f0 <le_jam>:

void le_jam(void) {
    53f0:	b508      	push	{r3, lr}
#ifdef TX_ENABLE
	cc2400_set(MANAND,  0x7fff);
    53f2:	200d      	movs	r0, #13
    53f4:	f647 71ff 	movw	r1, #32767	; 0x7fff
    53f8:	f003 fb25 	bl	8a46 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);    // LNA and receive mixers test register
    53fc:	2012      	movs	r0, #18
    53fe:	f642 3122 	movw	r1, #11042	; 0x2b22
    5402:	f003 fb20 	bl	8a46 <cc2400_set>
	cc2400_set(MDMTST0, 0x234b);    // PRNG, 1 MHz offset
    5406:	2014      	movs	r0, #20
    5408:	f242 314b 	movw	r1, #9035	; 0x234b
    540c:	f003 fb1b 	bl	8a46 <cc2400_set>

	cc2400_set(GRMDM,   0x0c01);
    5410:	2020      	movs	r0, #32
    5412:	f640 4101 	movw	r1, #3073	; 0xc01
    5416:	f003 fb16 	bl	8a46 <cc2400_set>
	//      |  | +---------------> 0 preamble bytes of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> buffered mode

	// cc2400_set(FSDIV,   channel);
	cc2400_set(FREND,   0b1011);    // amplifier level (-7 dBm, picked from hat)
    541a:	2005      	movs	r0, #5
    541c:	210b      	movs	r1, #11
    541e:	f003 fb12 	bl	8a46 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0040);    // 250 kHz frequency deviation
    5422:	2003      	movs	r0, #3
    5424:	2140      	movs	r1, #64	; 0x40
    5426:	f003 fb0e 	bl	8a46 <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    542a:	f003 fbdd 	bl	8be8 <cc2400_status>
    542e:	0640      	lsls	r0, r0, #25
    5430:	d5fb      	bpl.n	542a <le_jam+0x3a>
	cc2400_strobe(SFSON);
    5432:	2061      	movs	r0, #97	; 0x61
    5434:	f003 fbdf 	bl	8bf6 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    5438:	f003 fbd6 	bl	8be8 <cc2400_status>
    543c:	0741      	lsls	r1, r0, #29
    543e:	d5fb      	bpl.n	5438 <le_jam+0x48>
	TXLED_SET;
    5440:	4b08      	ldr	r3, [pc, #32]	; (5464 <le_jam+0x74>)
    5442:	f44f 7280 	mov.w	r2, #256	; 0x100
    5446:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    5448:	2280      	movs	r2, #128	; 0x80
    544a:	621a      	str	r2, [r3, #32]
#endif
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    544c:	200e      	movs	r0, #14
    544e:	f003 faf1 	bl	8a34 <cc2400_get>
    5452:	f000 001f 	and.w	r0, r0, #31
    5456:	280f      	cmp	r0, #15
    5458:	d1f8      	bne.n	544c <le_jam+0x5c>
	cc2400_strobe(STX);
    545a:	2063      	movs	r0, #99	; 0x63
#endif
}
    545c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	TXLED_SET;
#ifdef UBERTOOTH_ONE
	PAEN_SET;
#endif
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
	cc2400_strobe(STX);
    5460:	f003 bbc9 	b.w	8bf6 <cc2400_strobe>
    5464:	2009c038 	.word	0x2009c038

00005468 <hop>:
}

/* TODO - return whether hop happened, or should caller have to keep
 * track of this? */
void hop(void)
{
    5468:	b538      	push	{r3, r4, r5, lr}
	do_hop = 0;
    546a:	4c5f      	ldr	r4, [pc, #380]	; (55e8 <hop+0x180>)
    546c:	2300      	movs	r3, #0
    546e:	72e3      	strb	r3, [r4, #11]
	last_hop = clkn;
    5470:	4b5e      	ldr	r3, [pc, #376]	; (55ec <hop+0x184>)
    5472:	4a5f      	ldr	r2, [pc, #380]	; (55f0 <hop+0x188>)
    5474:	6819      	ldr	r1, [r3, #0]
    5476:	6011      	str	r1, [r2, #0]

	// No hopping, if channel is set correctly, do nothing
	if (hop_mode == HOP_NONE) {
    5478:	7aa2      	ldrb	r2, [r4, #10]
    547a:	b94a      	cbnz	r2, 5490 <hop+0x28>
		if (cc2400_get(FSDIV) == (channel - 1))
    547c:	2002      	movs	r0, #2
    547e:	f003 fad9 	bl	8a34 <cc2400_get>
    5482:	4b5c      	ldr	r3, [pc, #368]	; (55f4 <hop+0x18c>)
    5484:	881b      	ldrh	r3, [r3, #0]
    5486:	b29b      	uxth	r3, r3
    5488:	3b01      	subs	r3, #1
    548a:	4298      	cmp	r0, r3
    548c:	d17f      	bne.n	558e <hop+0x126>
    548e:	bd38      	pop	{r3, r4, r5, pc}
			return;
	}
	/* Slow sweep (100 hops/sec)
	 * only hop to currently used channels if AFH is enabled
	 */
	else if (hop_mode == HOP_SWEEP) {
    5490:	7aa2      	ldrb	r2, [r4, #10]
    5492:	2a01      	cmp	r2, #1
    5494:	d131      	bne.n	54fa <hop+0x92>
		do {
			channel += 32;
			if (channel > 2480)
				channel -= 79;
		} while ( used_channels != 0 && afh_enabled && !( afh_map[(channel-2402)/8] & 0x1<<((channel-2402)%8) ) );
    5496:	4b58      	ldr	r3, [pc, #352]	; (55f8 <hop+0x190>)
    5498:	7819      	ldrb	r1, [r3, #0]
    549a:	4b58      	ldr	r3, [pc, #352]	; (55fc <hop+0x194>)
    549c:	7818      	ldrb	r0, [r3, #0]
	/* Slow sweep (100 hops/sec)
	 * only hop to currently used channels if AFH is enabled
	 */
	else if (hop_mode == HOP_SWEEP) {
		do {
			channel += 32;
    549e:	4b55      	ldr	r3, [pc, #340]	; (55f4 <hop+0x18c>)
    54a0:	881a      	ldrh	r2, [r3, #0]
    54a2:	b292      	uxth	r2, r2
    54a4:	3220      	adds	r2, #32
    54a6:	b292      	uxth	r2, r2
    54a8:	801a      	strh	r2, [r3, #0]
			if (channel > 2480)
    54aa:	881a      	ldrh	r2, [r3, #0]
    54ac:	b292      	uxth	r2, r2
    54ae:	f5b2 6f1b 	cmp.w	r2, #2480	; 0x9b0
    54b2:	d904      	bls.n	54be <hop+0x56>
				channel -= 79;
    54b4:	881a      	ldrh	r2, [r3, #0]
    54b6:	b292      	uxth	r2, r2
    54b8:	3a4f      	subs	r2, #79	; 0x4f
    54ba:	b292      	uxth	r2, r2
    54bc:	801a      	strh	r2, [r3, #0]
		} while ( used_channels != 0 && afh_enabled && !( afh_map[(channel-2402)/8] & 0x1<<((channel-2402)%8) ) );
    54be:	2900      	cmp	r1, #0
    54c0:	d065      	beq.n	558e <hop+0x126>
    54c2:	2800      	cmp	r0, #0
    54c4:	d063      	beq.n	558e <hop+0x126>
    54c6:	881a      	ldrh	r2, [r3, #0]
    54c8:	881d      	ldrh	r5, [r3, #0]
    54ca:	b292      	uxth	r2, r2
    54cc:	f6a2 1362 	subw	r3, r2, #2402	; 0x962
    54d0:	2208      	movs	r2, #8
    54d2:	fb93 f3f2 	sdiv	r3, r3, r2
    54d6:	4a4a      	ldr	r2, [pc, #296]	; (5600 <hop+0x198>)
    54d8:	b2ad      	uxth	r5, r5
    54da:	5cd2      	ldrb	r2, [r2, r3]
    54dc:	4b49      	ldr	r3, [pc, #292]	; (5604 <hop+0x19c>)
    54de:	f6a5 1562 	subw	r5, r5, #2402	; 0x962
    54e2:	402b      	ands	r3, r5
    54e4:	2b00      	cmp	r3, #0
    54e6:	da03      	bge.n	54f0 <hop+0x88>
    54e8:	3b01      	subs	r3, #1
    54ea:	f063 0307 	orn	r3, r3, #7
    54ee:	3301      	adds	r3, #1
    54f0:	fa42 f303 	asr.w	r3, r2, r3
    54f4:	07dd      	lsls	r5, r3, #31
    54f6:	d5d2      	bpl.n	549e <hop+0x36>
    54f8:	e049      	b.n	558e <hop+0x126>
	}

	/* AFH detection
	 * only hop to currently unused channesl
	 */
	else if (hop_mode == HOP_AFH) {
    54fa:	7aa2      	ldrb	r2, [r4, #10]
    54fc:	2a05      	cmp	r2, #5
    54fe:	d12d      	bne.n	555c <hop+0xf4>
		do {
			channel += 32;
			if (channel > 2480)
				channel -= 79;
		} while( used_channels != 79 && (afh_map[(channel-2402)/8] & 0x1<<((channel-2402)%8)) );
    5500:	4b3d      	ldr	r3, [pc, #244]	; (55f8 <hop+0x190>)
    5502:	7819      	ldrb	r1, [r3, #0]
	/* AFH detection
	 * only hop to currently unused channesl
	 */
	else if (hop_mode == HOP_AFH) {
		do {
			channel += 32;
    5504:	4b3b      	ldr	r3, [pc, #236]	; (55f4 <hop+0x18c>)
    5506:	881a      	ldrh	r2, [r3, #0]
    5508:	b292      	uxth	r2, r2
    550a:	3220      	adds	r2, #32
    550c:	b292      	uxth	r2, r2
    550e:	801a      	strh	r2, [r3, #0]
			if (channel > 2480)
    5510:	881a      	ldrh	r2, [r3, #0]
    5512:	b292      	uxth	r2, r2
    5514:	f5b2 6f1b 	cmp.w	r2, #2480	; 0x9b0
    5518:	d904      	bls.n	5524 <hop+0xbc>
				channel -= 79;
    551a:	881a      	ldrh	r2, [r3, #0]
    551c:	b292      	uxth	r2, r2
    551e:	3a4f      	subs	r2, #79	; 0x4f
    5520:	b292      	uxth	r2, r2
    5522:	801a      	strh	r2, [r3, #0]
		} while( used_channels != 79 && (afh_map[(channel-2402)/8] & 0x1<<((channel-2402)%8)) );
    5524:	294f      	cmp	r1, #79	; 0x4f
    5526:	d032      	beq.n	558e <hop+0x126>
    5528:	881a      	ldrh	r2, [r3, #0]
    552a:	8818      	ldrh	r0, [r3, #0]
    552c:	b292      	uxth	r2, r2
    552e:	f6a2 1362 	subw	r3, r2, #2402	; 0x962
    5532:	2208      	movs	r2, #8
    5534:	fb93 f3f2 	sdiv	r3, r3, r2
    5538:	4a31      	ldr	r2, [pc, #196]	; (5600 <hop+0x198>)
    553a:	b280      	uxth	r0, r0
    553c:	5cd2      	ldrb	r2, [r2, r3]
    553e:	4b31      	ldr	r3, [pc, #196]	; (5604 <hop+0x19c>)
    5540:	f6a0 1062 	subw	r0, r0, #2402	; 0x962
    5544:	4003      	ands	r3, r0
    5546:	2b00      	cmp	r3, #0
    5548:	da03      	bge.n	5552 <hop+0xea>
    554a:	3b01      	subs	r3, #1
    554c:	f063 0307 	orn	r3, r3, #7
    5550:	3301      	adds	r3, #1
    5552:	fa42 f303 	asr.w	r3, r2, r3
    5556:	07da      	lsls	r2, r3, #31
    5558:	d4d4      	bmi.n	5504 <hop+0x9c>
    555a:	e018      	b.n	558e <hop+0x126>
	}

	else if (hop_mode == HOP_BLUETOOTH) {
    555c:	7aa2      	ldrb	r2, [r4, #10]
    555e:	2a02      	cmp	r2, #2
    5560:	d105      	bne.n	556e <hop+0x106>
		channel = next_hop(clkn);
    5562:	6818      	ldr	r0, [r3, #0]
    5564:	f002 f84c 	bl	7600 <next_hop>
    5568:	4b22      	ldr	r3, [pc, #136]	; (55f4 <hop+0x18c>)
    556a:	8018      	strh	r0, [r3, #0]
    556c:	e00f      	b.n	558e <hop+0x126>
	}

	else if (hop_mode == HOP_BTLE) {
    556e:	7aa3      	ldrb	r3, [r4, #10]
    5570:	2b03      	cmp	r3, #3
    5572:	d105      	bne.n	5580 <hop+0x118>
		channel = btle_next_hop(&le);
    5574:	4d1f      	ldr	r5, [pc, #124]	; (55f4 <hop+0x18c>)
    5576:	1d28      	adds	r0, r5, #4
    5578:	f002 f90b 	bl	7792 <btle_next_hop>
    557c:	8028      	strh	r0, [r5, #0]
    557e:	e006      	b.n	558e <hop+0x126>
	}

	else if (hop_mode == HOP_DIRECT) {
    5580:	7aa3      	ldrb	r3, [r4, #10]
    5582:	2b04      	cmp	r3, #4
    5584:	d103      	bne.n	558e <hop+0x126>
		channel = hop_direct_channel;
    5586:	89a2      	ldrh	r2, [r4, #12]
    5588:	4b1a      	ldr	r3, [pc, #104]	; (55f4 <hop+0x18c>)
    558a:	b292      	uxth	r2, r2
    558c:	801a      	strh	r2, [r3, #0]
	}
	/* IDLE mode, but leave amp on, so don't call cc2400_idle(). */
	cc2400_strobe(SRFOFF);
    558e:	2064      	movs	r0, #100	; 0x64
    5590:	f003 fb31 	bl	8bf6 <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?
    5594:	f003 fb28 	bl	8be8 <cc2400_status>
    5598:	0743      	lsls	r3, r0, #29
    559a:	d4fb      	bmi.n	5594 <hop+0x12c>
    559c:	4d15      	ldr	r5, [pc, #84]	; (55f4 <hop+0x18c>)

	/* Retune */
	if(mode == MODE_TX_SYMBOLS)
    559e:	7c60      	ldrb	r0, [r4, #17]
		cc2400_set(FSDIV, channel);
    55a0:	8829      	ldrh	r1, [r5, #0]
	/* IDLE mode, but leave amp on, so don't call cc2400_idle(). */
	cc2400_strobe(SRFOFF);
	while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?

	/* Retune */
	if(mode == MODE_TX_SYMBOLS)
    55a2:	b2c0      	uxtb	r0, r0
    55a4:	2802      	cmp	r0, #2
		cc2400_set(FSDIV, channel);
    55a6:	b289      	uxth	r1, r1
	else
		cc2400_set(FSDIV, channel - 1);
    55a8:	bf1e      	ittt	ne
    55aa:	f101 31ff 	addne.w	r1, r1, #4294967295	; 0xffffffff
    55ae:	2002      	movne	r0, #2
    55b0:	b289      	uxthne	r1, r1
    55b2:	f003 fa48 	bl	8a46 <cc2400_set>

	/* Update CS register if hopping.  */
	if (hop_mode > 0) {
    55b6:	7aa3      	ldrb	r3, [r4, #10]
    55b8:	b11b      	cbz	r3, 55c2 <hop+0x15a>
		cs_threshold_calc_and_set(channel);
    55ba:	8828      	ldrh	r0, [r5, #0]
    55bc:	b280      	uxth	r0, r0
    55be:	f002 fabf 	bl	7b40 <cs_threshold_calc_and_set>
	}

	/* Wait for lock */
	cc2400_strobe(SFSON);
    55c2:	2061      	movs	r0, #97	; 0x61
    55c4:	f003 fb17 	bl	8bf6 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    55c8:	f003 fb0e 	bl	8be8 <cc2400_status>
    55cc:	0745      	lsls	r5, r0, #29
    55ce:	d5fb      	bpl.n	55c8 <hop+0x160>

	dma_discard = 1;
    55d0:	2301      	movs	r3, #1
    55d2:	7423      	strb	r3, [r4, #16]

	if(mode == MODE_TX_SYMBOLS)
    55d4:	7c63      	ldrb	r3, [r4, #17]
    55d6:	2b02      	cmp	r3, #2
		cc2400_strobe(STX);
    55d8:	bf0c      	ite	eq
    55da:	2063      	moveq	r0, #99	; 0x63
	else
		cc2400_strobe(SRX);
    55dc:	2062      	movne	r0, #98	; 0x62
}
    55de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	dma_discard = 1;

	if(mode == MODE_TX_SYMBOLS)
		cc2400_strobe(STX);
	else
		cc2400_strobe(SRX);
    55e2:	f003 bb08 	b.w	8bf6 <cc2400_strobe>
    55e6:	bf00      	nop
    55e8:	10000e34 	.word	0x10000e34
    55ec:	10001024 	.word	0x10001024
    55f0:	10001000 	.word	0x10001000
    55f4:	1000044c 	.word	0x1000044c
    55f8:	10001009 	.word	0x10001009
    55fc:	100014a7 	.word	0x100014a7
    5600:	1000100b 	.word	0x1000100b
    5604:	80000007 	.word	0x80000007

00005608 <bt_stream_rx>:
}

/* Bluetooth packet monitoring */
void bt_stream_rx()
{
    5608:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int8_t rssi;
	int8_t rssi_at_trigger;

	RXLED_CLR;
    560c:	4b49      	ldr	r3, [pc, #292]	; (5734 <bt_stream_rx+0x12c>)
    560e:	2210      	movs	r2, #16
    5610:	601a      	str	r2, [r3, #0]

	queue_init();
    5612:	f002 f98d 	bl	7930 <queue_init>
	dio_ssp_init();
    5616:	f003 f985 	bl	8924 <dio_ssp_init>
	dma_init();
    561a:	f002 fb81 	bl	7d20 <dma_init>
	dio_ssp_start();
    561e:	f002 fc05 	bl	7e2c <dio_ssp_start>

	cc2400_rx();
    5622:	f7fe fec3 	bl	43ac <cc2400_rx>

	cs_trigger_enable();
    5626:	f002 fabd 	bl	7ba4 <cs_trigger_enable>

	while ( requested_mode == MODE_RX_SYMBOLS || requested_mode == MODE_BT_FOLLOW )
    562a:	4c43      	ldr	r4, [pc, #268]	; (5738 <bt_stream_rx+0x130>)
    562c:	7ca3      	ldrb	r3, [r4, #18]
    562e:	46a1      	mov	r9, r4
    5630:	2b01      	cmp	r3, #1
    5632:	d175      	bne.n	5720 <bt_stream_rx+0x118>
	{

		RXLED_CLR;
    5634:	4b3f      	ldr	r3, [pc, #252]	; (5734 <bt_stream_rx+0x12c>)
    5636:	2210      	movs	r2, #16
    5638:	601a      	str	r2, [r3, #0]
		 * cover all the symbols in a DMA transfer. Can not do
		 * RSSI sampling in CS interrupt, but could log time
		 * at multiple trigger points there. The MAX() below
		 * helps with statistics in the case that cs_trigger
		 * happened before the loop started. */
		rssi_reset();
    563a:	f002 fa09 	bl	7a50 <rssi_reset>
		rssi_at_trigger = INT8_MIN;
    563e:	2580      	movs	r5, #128	; 0x80
		while (!rx_tc) {
    5640:	4f3e      	ldr	r7, [pc, #248]	; (573c <bt_stream_rx+0x134>)
    5642:	4e3f      	ldr	r6, [pc, #252]	; (5740 <bt_stream_rx+0x138>)
    5644:	683b      	ldr	r3, [r7, #0]
    5646:	f8df 8118 	ldr.w	r8, [pc, #280]	; 5760 <bt_stream_rx+0x158>
    564a:	bb2b      	cbnz	r3, 5698 <bt_stream_rx+0x90>
			rssi = (int8_t)(cc2400_get(RSSI) >> 8);
    564c:	2006      	movs	r0, #6
    564e:	f003 f9f1 	bl	8a34 <cc2400_get>
			if (cs_trigger && (rssi_at_trigger == INT8_MIN)) {
    5652:	7833      	ldrb	r3, [r6, #0]
		 * helps with statistics in the case that cs_trigger
		 * happened before the loop started. */
		rssi_reset();
		rssi_at_trigger = INT8_MIN;
		while (!rx_tc) {
			rssi = (int8_t)(cc2400_get(RSSI) >> 8);
    5654:	f3c0 2007 	ubfx	r0, r0, #8, #8
			if (cs_trigger && (rssi_at_trigger == INT8_MIN)) {
    5658:	b163      	cbz	r3, 5674 <bt_stream_rx+0x6c>
    565a:	b26b      	sxtb	r3, r5
    565c:	3380      	adds	r3, #128	; 0x80
    565e:	d109      	bne.n	5674 <bt_stream_rx+0x6c>
				rssi = MAX(rssi,(cs_threshold_cur+54));
    5660:	4b38      	ldr	r3, [pc, #224]	; (5744 <bt_stream_rx+0x13c>)
    5662:	b240      	sxtb	r0, r0
    5664:	f993 5000 	ldrsb.w	r5, [r3]
    5668:	3536      	adds	r5, #54	; 0x36
    566a:	42a8      	cmp	r0, r5
    566c:	bfa8      	it	ge
    566e:	4605      	movge	r5, r0
    5670:	b2ed      	uxtb	r5, r5
				rssi_at_trigger = rssi;
    5672:	4628      	mov	r0, r5
			}
			rssi_add(rssi);
    5674:	b240      	sxtb	r0, r0
    5676:	f002 fa07 	bl	7a88 <rssi_add>

			handle_usb(clkn);
    567a:	f8d8 0000 	ldr.w	r0, [r8]
    567e:	f002 f9d3 	bl	7a28 <handle_usb>

			/* If timer says time to hop, do it. */
			if (do_hop) {
    5682:	f899 300b 	ldrb.w	r3, [r9, #11]
    5686:	b113      	cbz	r3, 568e <bt_stream_rx+0x86>
				hop();
    5688:	f7ff feee 	bl	5468 <hop>
    568c:	e7d8      	b.n	5640 <bt_stream_rx+0x38>
			} else {
				TXLED_CLR;
    568e:	4b29      	ldr	r3, [pc, #164]	; (5734 <bt_stream_rx+0x12c>)
    5690:	f44f 7280 	mov.w	r2, #256	; 0x100
    5694:	601a      	str	r2, [r3, #0]
    5696:	e7d3      	b.n	5640 <bt_stream_rx+0x38>
			}
			/* TODO - set per-channel carrier sense threshold.
			 * Set by firmware or host. */
		}

		RXLED_SET;
    5698:	4b2b      	ldr	r3, [pc, #172]	; (5748 <bt_stream_rx+0x140>)
    569a:	2210      	movs	r2, #16

		if (rx_err) {
    569c:	4d2b      	ldr	r5, [pc, #172]	; (574c <bt_stream_rx+0x144>)
			}
			/* TODO - set per-channel carrier sense threshold.
			 * Set by firmware or host. */
		}

		RXLED_SET;
    569e:	601a      	str	r2, [r3, #0]

		if (rx_err) {
    56a0:	682b      	ldr	r3, [r5, #0]
    56a2:	b11b      	cbz	r3, 56ac <bt_stream_rx+0xa4>
			status |= DMA_ERROR;
    56a4:	7863      	ldrb	r3, [r4, #1]
    56a6:	f043 0302 	orr.w	r3, r3, #2
    56aa:	7063      	strb	r3, [r4, #1]
		}

		/* Missed a DMA trasfer? */
		if (rx_tc > 1)
    56ac:	683b      	ldr	r3, [r7, #0]
    56ae:	2b01      	cmp	r3, #1
    56b0:	d903      	bls.n	56ba <bt_stream_rx+0xb2>
			status |= DMA_OVERFLOW;
    56b2:	7863      	ldrb	r3, [r4, #1]
    56b4:	f043 0301 	orr.w	r3, r3, #1
    56b8:	7063      	strb	r3, [r4, #1]

		if (dma_discard) {
    56ba:	7c22      	ldrb	r2, [r4, #16]
    56bc:	4b1e      	ldr	r3, [pc, #120]	; (5738 <bt_stream_rx+0x130>)
    56be:	b12a      	cbz	r2, 56cc <bt_stream_rx+0xc4>
			status |= DISCARD;
    56c0:	785a      	ldrb	r2, [r3, #1]
    56c2:	f042 0220 	orr.w	r2, r2, #32
    56c6:	705a      	strb	r2, [r3, #1]
			dma_discard = 0;
    56c8:	2200      	movs	r2, #0
    56ca:	741a      	strb	r2, [r3, #16]
		}

		rssi_iir_update(channel);
    56cc:	4b20      	ldr	r3, [pc, #128]	; (5750 <bt_stream_rx+0x148>)
    56ce:	8818      	ldrh	r0, [r3, #0]
    56d0:	b280      	uxth	r0, r0
    56d2:	f002 f9f9 	bl	7ac8 <rssi_iir_update>

		/* Set squelch hold if there was either a CS trigger, squelch
		 * is disabled, or if the current rssi_max is above the same
		 * threshold. Currently, this is redundant, but allows for
		 * per-channel or other rssi triggers in the future. */
		if (cs_trigger || cs_no_squelch) {
    56d6:	7833      	ldrb	r3, [r6, #0]
    56d8:	b913      	cbnz	r3, 56e0 <bt_stream_rx+0xd8>
    56da:	4b1e      	ldr	r3, [pc, #120]	; (5754 <bt_stream_rx+0x14c>)
    56dc:	781b      	ldrb	r3, [r3, #0]
    56de:	b12b      	cbz	r3, 56ec <bt_stream_rx+0xe4>
			status |= CS_TRIGGER;
    56e0:	7863      	ldrb	r3, [r4, #1]
    56e2:	f043 0308 	orr.w	r3, r3, #8
    56e6:	7063      	strb	r3, [r4, #1]
			cs_trigger = 0;
    56e8:	2300      	movs	r3, #0
    56ea:	7033      	strb	r3, [r6, #0]
		}

		if (rssi_max >= (cs_threshold_cur + 54)) {
    56ec:	4b15      	ldr	r3, [pc, #84]	; (5744 <bt_stream_rx+0x13c>)
    56ee:	f993 2000 	ldrsb.w	r2, [r3]
    56f2:	4b19      	ldr	r3, [pc, #100]	; (5758 <bt_stream_rx+0x150>)
    56f4:	3235      	adds	r2, #53	; 0x35
    56f6:	f993 3000 	ldrsb.w	r3, [r3]
    56fa:	429a      	cmp	r2, r3
    56fc:	da03      	bge.n	5706 <bt_stream_rx+0xfe>
			status |= RSSI_TRIGGER;
    56fe:	7863      	ldrb	r3, [r4, #1]
    5700:	f043 0310 	orr.w	r3, r3, #16
    5704:	7063      	strb	r3, [r4, #1]
		}

		enqueue(BR_PACKET, (uint8_t*)idle_rxbuf);
    5706:	4b15      	ldr	r3, [pc, #84]	; (575c <bt_stream_rx+0x154>)
    5708:	2000      	movs	r0, #0
    570a:	6819      	ldr	r1, [r3, #0]
    570c:	f7fe fefc 	bl	4508 <enqueue>

		handle_usb(clkn);
    5710:	f8d8 0000 	ldr.w	r0, [r8]
    5714:	f002 f988 	bl	7a28 <handle_usb>
		rx_tc = 0;
    5718:	2300      	movs	r3, #0
    571a:	603b      	str	r3, [r7, #0]
		rx_err = 0;
    571c:	602b      	str	r3, [r5, #0]
    571e:	e784      	b.n	562a <bt_stream_rx+0x22>

	cc2400_rx();

	cs_trigger_enable();

	while ( requested_mode == MODE_RX_SYMBOLS || requested_mode == MODE_BT_FOLLOW )
    5720:	7ca3      	ldrb	r3, [r4, #18]
    5722:	2b08      	cmp	r3, #8
    5724:	d086      	beq.n	5634 <bt_stream_rx+0x2c>

	/* This call is a nop so far. Since bt_rx_stream() starts the
	 * stream, it makes sense that it would stop it. TODO - how
	 * should setup/teardown be handled? Should every new mode be
	 * starting from scratch? */
	dio_ssp_stop();
    5726:	f002 fba7 	bl	7e78 <dio_ssp_stop>
	cs_trigger_disable();
}
    572a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	/* This call is a nop so far. Since bt_rx_stream() starts the
	 * stream, it makes sense that it would stop it. TODO - how
	 * should setup/teardown be handled? Should every new mode be
	 * starting from scratch? */
	dio_ssp_stop();
	cs_trigger_disable();
    572e:	f002 ba4f 	b.w	7bd0 <cs_trigger_disable>
    5732:	bf00      	nop
    5734:	2009c03c 	.word	0x2009c03c
    5738:	10000e34 	.word	0x10000e34
    573c:	10001004 	.word	0x10001004
    5740:	10001521 	.word	0x10001521
    5744:	10001520 	.word	0x10001520
    5748:	2009c038 	.word	0x2009c038
    574c:	1000151c 	.word	0x1000151c
    5750:	1000044c 	.word	0x1000044c
    5754:	10001170 	.word	0x10001170
    5758:	10001008 	.word	0x10001008
    575c:	10001180 	.word	0x10001180
    5760:	10001024 	.word	0x10001024

00005764 <br_transmit>:
 * Transmit a BTBR packet with the specified access code.
 *
 * All modulation parameters are set within this function.
 */
void br_transmit()
{
    5764:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	uint16_t gio_save;

	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
    5768:	4b95      	ldr	r3, [pc, #596]	; (59c0 <br_transmit+0x25c>)
    576a:	2201      	movs	r2, #1
    576c:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
    5770:	2300      	movs	r3, #0
    5772:	4022      	ands	r2, r4
    5774:	402b      	ands	r3, r5
    5776:	ea52 0103 	orrs.w	r1, r2, r3
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;
    577a:	f04f 0700 	mov.w	r7, #0
{
	uint16_t gio_save;

	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
    577e:	f245 5355 	movw	r3, #21845	; 0x5555
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;
    5782:	ea4f 76d5 	mov.w	r6, r5, lsr #31
{
	uint16_t gio_save;

	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
    5786:	f64a 28aa 	movw	r8, #43690	; 0xaaaa
    578a:	bf18      	it	ne
    578c:	4698      	movne	r8, r3
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
		reverse8((target.syncword >> 0) & 0xFF),
    578e:	b2e0      	uxtb	r0, r4
	uint16_t gio_save;

	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;
    5790:	2f00      	cmp	r7, #0
    5792:	bf08      	it	eq
    5794:	2e01      	cmpeq	r6, #1
    5796:	bf14      	ite	ne
    5798:	2655      	movne	r6, #85	; 0x55
    579a:	26aa      	moveq	r6, #170	; 0xaa

	uint8_t data[16] = {
		reverse8((target.syncword >> 0) & 0xFF),
    579c:	f7fe fdf4 	bl	4388 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    57a0:	f88d 0000 	strb.w	r0, [sp]
		reverse8((target.syncword >> 0) & 0xFF),
		reverse8((target.syncword >> 8) & 0xFF),
    57a4:	f3c4 2007 	ubfx	r0, r4, #8, #8
    57a8:	f7fe fdee 	bl	4388 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    57ac:	f88d 0001 	strb.w	r0, [sp, #1]
		reverse8((target.syncword >> 0) & 0xFF),
		reverse8((target.syncword >> 8) & 0xFF),
		reverse8((target.syncword >> 16) & 0xFF),
    57b0:	f3c4 4007 	ubfx	r0, r4, #16, #8
    57b4:	f7fe fde8 	bl	4388 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    57b8:	f88d 0002 	strb.w	r0, [sp, #2]
		reverse8((target.syncword >> 0) & 0xFF),
		reverse8((target.syncword >> 8) & 0xFF),
		reverse8((target.syncword >> 16) & 0xFF),
		reverse8((target.syncword >> 24) & 0xFF),
    57bc:	0e20      	lsrs	r0, r4, #24
    57be:	f7fe fde3 	bl	4388 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    57c2:	f88d 0003 	strb.w	r0, [sp, #3]
		reverse8((target.syncword >> 0) & 0xFF),
		reverse8((target.syncword >> 8) & 0xFF),
		reverse8((target.syncword >> 16) & 0xFF),
		reverse8((target.syncword >> 24) & 0xFF),
		reverse8((target.syncword >> 32) & 0xFF),
    57c6:	b2e8      	uxtb	r0, r5
    57c8:	f7fe fdde 	bl	4388 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    57cc:	f88d 0004 	strb.w	r0, [sp, #4]
		reverse8((target.syncword >> 0) & 0xFF),
		reverse8((target.syncword >> 8) & 0xFF),
		reverse8((target.syncword >> 16) & 0xFF),
		reverse8((target.syncword >> 24) & 0xFF),
		reverse8((target.syncword >> 32) & 0xFF),
		reverse8((target.syncword >> 40) & 0xFF),
    57d0:	f3c5 2007 	ubfx	r0, r5, #8, #8
    57d4:	f7fe fdd8 	bl	4388 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    57d8:	f88d 0005 	strb.w	r0, [sp, #5]
		reverse8((target.syncword >> 8) & 0xFF),
		reverse8((target.syncword >> 16) & 0xFF),
		reverse8((target.syncword >> 24) & 0xFF),
		reverse8((target.syncword >> 32) & 0xFF),
		reverse8((target.syncword >> 40) & 0xFF),
		reverse8((target.syncword >> 48) & 0xFF),
    57dc:	f3c5 4007 	ubfx	r0, r5, #16, #8
    57e0:	f7fe fdd2 	bl	4388 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    57e4:	f88d 0006 	strb.w	r0, [sp, #6]
		reverse8((target.syncword >> 16) & 0xFF),
		reverse8((target.syncword >> 24) & 0xFF),
		reverse8((target.syncword >> 32) & 0xFF),
		reverse8((target.syncword >> 40) & 0xFF),
		reverse8((target.syncword >> 48) & 0xFF),
		reverse8((target.syncword >> 56) & 0xFF),
    57e8:	0e28      	lsrs	r0, r5, #24
    57ea:	f7fe fdcd 	bl	4388 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    57ee:	f88d 0007 	strb.w	r0, [sp, #7]
		reverse8((target.syncword >> 24) & 0xFF),
		reverse8((target.syncword >> 32) & 0xFF),
		reverse8((target.syncword >> 40) & 0xFF),
		reverse8((target.syncword >> 48) & 0xFF),
		reverse8((target.syncword >> 56) & 0xFF),
		reverse8(trailer),
    57f2:	4630      	mov	r0, r6
    57f4:	f7fe fdc8 	bl	4388 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    57f8:	f88d 0008 	strb.w	r0, [sp, #8]
		reverse8((target.syncword >> 32) & 0xFF),
		reverse8((target.syncword >> 40) & 0xFF),
		reverse8((target.syncword >> 48) & 0xFF),
		reverse8((target.syncword >> 56) & 0xFF),
		reverse8(trailer),
		reverse8(0x77),
    57fc:	2077      	movs	r0, #119	; 0x77
    57fe:	f7fe fdc3 	bl	4388 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    5802:	f88d 0009 	strb.w	r0, [sp, #9]
		reverse8((target.syncword >> 40) & 0xFF),
		reverse8((target.syncword >> 48) & 0xFF),
		reverse8((target.syncword >> 56) & 0xFF),
		reverse8(trailer),
		reverse8(0x77),
		reverse8(0x66),
    5806:	2066      	movs	r0, #102	; 0x66
    5808:	f7fe fdbe 	bl	4388 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    580c:	f88d 000a 	strb.w	r0, [sp, #10]
		reverse8((target.syncword >> 48) & 0xFF),
		reverse8((target.syncword >> 56) & 0xFF),
		reverse8(trailer),
		reverse8(0x77),
		reverse8(0x66),
		reverse8(0x55),
    5810:	2055      	movs	r0, #85	; 0x55
    5812:	f7fe fdb9 	bl	4388 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    5816:	f88d 000b 	strb.w	r0, [sp, #11]
		reverse8((target.syncword >> 56) & 0xFF),
		reverse8(trailer),
		reverse8(0x77),
		reverse8(0x66),
		reverse8(0x55),
		reverse8(0x44),
    581a:	2044      	movs	r0, #68	; 0x44
    581c:	f7fe fdb4 	bl	4388 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    5820:	f88d 000c 	strb.w	r0, [sp, #12]
		reverse8(trailer),
		reverse8(0x77),
		reverse8(0x66),
		reverse8(0x55),
		reverse8(0x44),
		reverse8(0x33),
    5824:	2033      	movs	r0, #51	; 0x33
    5826:	f7fe fdaf 	bl	4388 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    582a:	f88d 000d 	strb.w	r0, [sp, #13]
		reverse8(0x77),
		reverse8(0x66),
		reverse8(0x55),
		reverse8(0x44),
		reverse8(0x33),
		reverse8(0x22),
    582e:	2022      	movs	r0, #34	; 0x22
    5830:	f7fe fdaa 	bl	4388 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    5834:	f88d 000e 	strb.w	r0, [sp, #14]
		reverse8(0x66),
		reverse8(0x55),
		reverse8(0x44),
		reverse8(0x33),
		reverse8(0x22),
		reverse8(0x11)
    5838:	2011      	movs	r0, #17
    583a:	f7fe fda5 	bl	4388 <reverse8>
	return reversed;
}

static uint16_t reverse16(uint16_t data)
{
	uint16_t reversed = 0;
    583e:	463c      	mov	r4, r7
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    5840:	f88d 000f 	strb.w	r0, [sp, #15]

static uint16_t reverse16(uint16_t data)
{
	uint16_t reversed = 0;

	for(size_t i=0; i<16; i++)
    5844:	463b      	mov	r3, r7
	{
		reversed |= ((data >> i) & 0x01) << (15-i);
    5846:	fa48 f203 	asr.w	r2, r8, r3
    584a:	f1c3 010f 	rsb	r1, r3, #15
    584e:	f002 0201 	and.w	r2, r2, #1
    5852:	408a      	lsls	r2, r1

static uint16_t reverse16(uint16_t data)
{
	uint16_t reversed = 0;

	for(size_t i=0; i<16; i++)
    5854:	3301      	adds	r3, #1
	{
		reversed |= ((data >> i) & 0x01) << (15-i);
    5856:	4314      	orrs	r4, r2

static uint16_t reverse16(uint16_t data)
{
	uint16_t reversed = 0;

	for(size_t i=0; i<16; i++)
    5858:	2b10      	cmp	r3, #16
	{
		reversed |= ((data >> i) & 0x01) << (15-i);
    585a:	b2a4      	uxth	r4, r4

static uint16_t reverse16(uint16_t data)
{
	uint16_t reversed = 0;

	for(size_t i=0; i<16; i++)
    585c:	d1f3      	bne.n	5846 <br_transmit+0xe2>
/* start buffered tx */
static void cc2400_tx_sync(uint32_t sync)
{
#ifdef TX_ENABLE
	// Bluetooth-like modulation
	cc2400_set(MANAND,  0x7fff);
    585e:	200d      	movs	r0, #13
    5860:	f647 71ff 	movw	r1, #32767	; 0x7fff
    5864:	f003 f8ef 	bl	8a46 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);    // LNA and receive mixers test register
    5868:	2012      	movs	r0, #18
    586a:	f642 3122 	movw	r1, #11042	; 0x2b22
    586e:	f003 f8ea 	bl	8a46 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b);    // no PRNG
    5872:	2014      	movs	r0, #20
    5874:	f241 314b 	movw	r1, #4939	; 0x134b
    5878:	f003 f8e5 	bl	8a46 <cc2400_set>

	cc2400_set(GRMDM,   0x0c01);
    587c:	2020      	movs	r0, #32
    587e:	f640 4101 	movw	r1, #3073	; 0xc01
    5882:	f003 f8e0 	bl	8a46 <cc2400_set>
	//      |  | |   +-----------> sync word: 8 MSB bits of SYNC_WORD
	//      |  | +---------------> 0 preamble bytes of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> buffered mode

	cc2400_set(SYNCL,   sync & 0xffff);
    5886:	4621      	mov	r1, r4
    5888:	202c      	movs	r0, #44	; 0x2c
    588a:	f003 f8dc 	bl	8a46 <cc2400_set>
	cc2400_set(SYNCH,   (sync >> 16) & 0xffff);
    588e:	202d      	movs	r0, #45	; 0x2d
    5890:	2100      	movs	r1, #0
    5892:	f003 f8d8 	bl	8a46 <cc2400_set>

	cc2400_set(FSDIV,   channel);
    5896:	4b4b      	ldr	r3, [pc, #300]	; (59c4 <br_transmit+0x260>)
    5898:	2002      	movs	r0, #2
    589a:	8819      	ldrh	r1, [r3, #0]
	cc2400_set(FREND,   0b1011);    // amplifier level (-7 dBm, picked from hat)

	if (modulation == MOD_BT_BASIC_RATE) {
    589c:	4c4a      	ldr	r4, [pc, #296]	; (59c8 <br_transmit+0x264>)
	//      +--------------------> buffered mode

	cc2400_set(SYNCL,   sync & 0xffff);
	cc2400_set(SYNCH,   (sync >> 16) & 0xffff);

	cc2400_set(FSDIV,   channel);
    589e:	b289      	uxth	r1, r1
    58a0:	f003 f8d1 	bl	8a46 <cc2400_set>
	cc2400_set(FREND,   0b1011);    // amplifier level (-7 dBm, picked from hat)
    58a4:	2005      	movs	r0, #5
    58a6:	210b      	movs	r1, #11
    58a8:	f003 f8cd 	bl	8a46 <cc2400_set>

	if (modulation == MOD_BT_BASIC_RATE) {
    58ac:	7823      	ldrb	r3, [r4, #0]
    58ae:	b913      	cbnz	r3, 58b6 <br_transmit+0x152>
		cc2400_set(MDMCTRL, 0x0029);    // 160 kHz frequency deviation
    58b0:	2003      	movs	r0, #3
    58b2:	2129      	movs	r1, #41	; 0x29
    58b4:	e004      	b.n	58c0 <br_transmit+0x15c>
	} else if (modulation == MOD_BT_LOW_ENERGY) {
    58b6:	7823      	ldrb	r3, [r4, #0]
    58b8:	2b01      	cmp	r3, #1
    58ba:	d11d      	bne.n	58f8 <br_transmit+0x194>
		cc2400_set(MDMCTRL, 0x0040);    // 250 kHz frequency deviation
    58bc:	2003      	movs	r0, #3
    58be:	2140      	movs	r1, #64	; 0x40
    58c0:	f003 f8c1 	bl	8a46 <cc2400_set>
	} else {
		/* oops */
		return;
	}

	clkn_start();
    58c4:	f002 f9d4 	bl	7c70 <clkn_start>

	while (!(cc2400_status() & XOSC16M_STABLE));
    58c8:	f003 f98e 	bl	8be8 <cc2400_status>
    58cc:	0645      	lsls	r5, r0, #25
    58ce:	d5fb      	bpl.n	58c8 <br_transmit+0x164>
	cc2400_strobe(SFSON);
    58d0:	2061      	movs	r0, #97	; 0x61
    58d2:	f003 f990 	bl	8bf6 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    58d6:	f003 f987 	bl	8be8 <cc2400_status>
    58da:	0740      	lsls	r0, r0, #29
    58dc:	d5fb      	bpl.n	58d6 <br_transmit+0x172>

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    58de:	4b3b      	ldr	r3, [pc, #236]	; (59cc <br_transmit+0x268>)
    58e0:	2280      	movs	r2, #128	; 0x80
    58e2:	601a      	str	r2, [r3, #0]
#endif

	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    58e4:	200e      	movs	r0, #14
    58e6:	f003 f8a5 	bl	8a34 <cc2400_get>
    58ea:	f000 001f 	and.w	r0, r0, #31
    58ee:	280f      	cmp	r0, #15
    58f0:	d1f8      	bne.n	58e4 <br_transmit+0x180>
	cc2400_strobe(STX);
    58f2:	2063      	movs	r0, #99	; 0x63
    58f4:	f003 f97f 	bl	8bf6 <cc2400_strobe>
		reverse8(0x11)
	};

	cc2400_tx_sync(reverse16(preamble));

	cc2400_set(INT,     0x0014);    // FIFO_THRESHOLD: 20 bytes
    58f8:	2114      	movs	r1, #20
    58fa:	2023      	movs	r0, #35	; 0x23
    58fc:	f003 f8a3 	bl	8a46 <cc2400_set>

	// set GIO to FIFO_FULL
	gio_save = cc2400_get(IOCFG);
    5900:	2008      	movs	r0, #8
    5902:	f003 f897 	bl	8a34 <cc2400_get>
	cc2400_set(IOCFG, (GIO_FIFO_FULL << 9) | (gio_save & 0x1ff));
    5906:	f3c0 0108 	ubfx	r1, r0, #0, #9
	cc2400_tx_sync(reverse16(preamble));

	cc2400_set(INT,     0x0014);    // FIFO_THRESHOLD: 20 bytes

	// set GIO to FIFO_FULL
	gio_save = cc2400_get(IOCFG);
    590a:	4605      	mov	r5, r0
	cc2400_set(IOCFG, (GIO_FIFO_FULL << 9) | (gio_save & 0x1ff));
    590c:	f441 419c 	orr.w	r1, r1, #19968	; 0x4e00
    5910:	2008      	movs	r0, #8
    5912:	f003 f898 	bl	8a46 <cc2400_set>
 */
void br_transmit()
{
	uint16_t gio_save;

	uint32_t clkn_saved = 0;
    5916:	2600      	movs	r6, #0

	// set GIO to FIFO_FULL
	gio_save = cc2400_get(IOCFG);
	cc2400_set(IOCFG, (GIO_FIFO_FULL << 9) | (gio_save & 0x1ff));

	while ( requested_mode == MODE_TX_SYMBOLS )
    5918:	7ca3      	ldrb	r3, [r4, #18]
    591a:	2b02      	cmp	r3, #2
    591c:	d145      	bne.n	59aa <br_transmit+0x246>
	{

		while ((clkn >> 1) == (clkn_saved >> 1) || T0TC < 2250) {
    591e:	0876      	lsrs	r6, r6, #1
    5920:	4f2b      	ldr	r7, [pc, #172]	; (59d0 <br_transmit+0x26c>)
    5922:	683b      	ldr	r3, [r7, #0]
    5924:	ebb6 0f53 	cmp.w	r6, r3, lsr #1
    5928:	d105      	bne.n	5936 <br_transmit+0x1d2>

			// If timer says time to hop, do it.
			if (do_hop) {
    592a:	7ae3      	ldrb	r3, [r4, #11]
    592c:	2b00      	cmp	r3, #0
    592e:	d0f7      	beq.n	5920 <br_transmit+0x1bc>
				hop();
    5930:	f7ff fd9a 	bl	5468 <hop>
    5934:	e7f4      	b.n	5920 <br_transmit+0x1bc>
	cc2400_set(IOCFG, (GIO_FIFO_FULL << 9) | (gio_save & 0x1ff));

	while ( requested_mode == MODE_TX_SYMBOLS )
	{

		while ((clkn >> 1) == (clkn_saved >> 1) || T0TC < 2250) {
    5936:	4b27      	ldr	r3, [pc, #156]	; (59d4 <br_transmit+0x270>)
    5938:	681a      	ldr	r2, [r3, #0]
    593a:	f640 03c9 	movw	r3, #2249	; 0x8c9
    593e:	429a      	cmp	r2, r3
    5940:	d9f3      	bls.n	592a <br_transmit+0x1c6>
			}
		}

		clkn_saved = clkn;

		TXLED_SET;
    5942:	4b25      	ldr	r3, [pc, #148]	; (59d8 <br_transmit+0x274>)
    5944:	f44f 7280 	mov.w	r2, #256	; 0x100
			if (do_hop) {
				hop();
			}
		}

		clkn_saved = clkn;
    5948:	683e      	ldr	r6, [r7, #0]

		TXLED_SET;

		cc2400_fifo_write(16, data);
    594a:	2010      	movs	r0, #16
			}
		}

		clkn_saved = clkn;

		TXLED_SET;
    594c:	601a      	str	r2, [r3, #0]

		cc2400_fifo_write(16, data);
    594e:	4669      	mov	r1, sp
    5950:	f003 f8ba 	bl	8ac8 <cc2400_fifo_write>

		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    5954:	200e      	movs	r0, #14
    5956:	f003 f86d 	bl	8a34 <cc2400_get>
    595a:	f000 001f 	and.w	r0, r0, #31
    595e:	280f      	cmp	r0, #15
    5960:	d1f8      	bne.n	5954 <br_transmit+0x1f0>
		TXLED_CLR;
    5962:	4b1e      	ldr	r3, [pc, #120]	; (59dc <br_transmit+0x278>)
    5964:	f44f 7280 	mov.w	r2, #256	; 0x100
    5968:	601a      	str	r2, [r3, #0]

		cc2400_strobe(SRFOFF);
    596a:	2064      	movs	r0, #100	; 0x64
    596c:	f003 f943 	bl	8bf6 <cc2400_strobe>
		while ((cc2400_status() & FS_LOCK));
    5970:	f003 f93a 	bl	8be8 <cc2400_status>
    5974:	0741      	lsls	r1, r0, #29
    5976:	d4fb      	bmi.n	5970 <br_transmit+0x20c>

		while (!(cc2400_status() & XOSC16M_STABLE));
    5978:	f003 f936 	bl	8be8 <cc2400_status>
    597c:	0642      	lsls	r2, r0, #25
    597e:	d5fb      	bpl.n	5978 <br_transmit+0x214>
		cc2400_strobe(SFSON);
    5980:	2061      	movs	r0, #97	; 0x61
    5982:	f003 f938 	bl	8bf6 <cc2400_strobe>
		while (!(cc2400_status() & FS_LOCK));
    5986:	f003 f92f 	bl	8be8 <cc2400_status>
    598a:	0743      	lsls	r3, r0, #29
    598c:	d5fb      	bpl.n	5986 <br_transmit+0x222>

		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    598e:	200e      	movs	r0, #14
    5990:	f003 f850 	bl	8a34 <cc2400_get>
    5994:	f000 001f 	and.w	r0, r0, #31
    5998:	280f      	cmp	r0, #15
    599a:	d1f8      	bne.n	598e <br_transmit+0x22a>
		cc2400_strobe(STX);
    599c:	2063      	movs	r0, #99	; 0x63
    599e:	f003 f92a 	bl	8bf6 <cc2400_strobe>

		handle_usb(clkn);
    59a2:	6838      	ldr	r0, [r7, #0]
    59a4:	f002 f840 	bl	7a28 <handle_usb>
    59a8:	e7b6      	b.n	5918 <br_transmit+0x1b4>
	}

#ifdef UBERTOOTH_ONE
	PAEN_CLR;
    59aa:	4b0d      	ldr	r3, [pc, #52]	; (59e0 <br_transmit+0x27c>)
    59ac:	2280      	movs	r2, #128	; 0x80
    59ae:	601a      	str	r2, [r3, #0]
#endif

	// reset GIO
	cc2400_set(IOCFG, gio_save);
    59b0:	2008      	movs	r0, #8
    59b2:	4629      	mov	r1, r5
    59b4:	f003 f847 	bl	8a46 <cc2400_set>
}
    59b8:	b004      	add	sp, #16
    59ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    59be:	bf00      	nop
    59c0:	10001528 	.word	0x10001528
    59c4:	1000044c 	.word	0x1000044c
    59c8:	10000e34 	.word	0x10000e34
    59cc:	2009c058 	.word	0x2009c058
    59d0:	10001024 	.word	0x10001024
    59d4:	40004008 	.word	0x40004008
    59d8:	2009c038 	.word	0x2009c038
    59dc:	2009c03c 	.word	0x2009c03c
    59e0:	2009c05c 	.word	0x2009c05c

000059e4 <reset_le>:
	le.syncl = aa_rev & 0xffff;
	le.synch = aa_rev >> 16;
}

/* reset le state, called by bt_generic_le and bt_follow_le() */
void reset_le() {
    59e4:	b508      	push	{r3, lr}
	le_set_access_address(0x8e89bed6);     // advertising channel access address
    59e6:	480f      	ldr	r0, [pc, #60]	; (5a24 <reset_le+0x40>)
    59e8:	f7fe fddc 	bl	45a4 <le_set_access_address>
	le.crc_init  = 0x555555;               // advertising channel CRCInit
    59ec:	4b0e      	ldr	r3, [pc, #56]	; (5a28 <reset_le+0x44>)
    59ee:	4a0f      	ldr	r2, [pc, #60]	; (5a2c <reset_le+0x48>)
    59f0:	60da      	str	r2, [r3, #12]
	le.crc_init_reversed = 0xAAAAAA;
    59f2:	4a0f      	ldr	r2, [pc, #60]	; (5a30 <reset_le+0x4c>)
    59f4:	611a      	str	r2, [r3, #16]
	//JWHUR crc verify on
	le.crc_verify = 1;
    59f6:	2201      	movs	r2, #1
    59f8:	615a      	str	r2, [r3, #20]
	le.last_packet = 0;
    59fa:	2200      	movs	r2, #0

	le.channel_idx = 0;
	le.channel_increment = 0;

	le.conn_epoch = 0;
	le.interval_timer = 0;
    59fc:	841a      	strh	r2, [r3, #32]
	le_set_access_address(0x8e89bed6);     // advertising channel access address
	le.crc_init  = 0x555555;               // advertising channel CRCInit
	le.crc_init_reversed = 0xAAAAAA;
	//JWHUR crc verify on
	le.crc_verify = 1;
	le.last_packet = 0;
    59fe:	645a      	str	r2, [r3, #68]	; 0x44

	le.conn_epoch = 0;
	le.interval_timer = 0;
	le.conn_interval = 0;
	le.conn_interval = 0;
	le.conn_count = 0;
    5a00:	849a      	strh	r2, [r3, #36]	; 0x24
	le.crc_init_reversed = 0xAAAAAA;
	//JWHUR crc verify on
	le.crc_verify = 1;
	le.last_packet = 0;

	le.link_state = LINK_INACTIVE;
    5a02:	761a      	strb	r2, [r3, #24]

	le.channel_idx = 0;
    5a04:	765a      	strb	r2, [r3, #25]
	le.channel_increment = 0;
    5a06:	769a      	strb	r2, [r3, #26]

	le.conn_epoch = 0;
    5a08:	61da      	str	r2, [r3, #28]
	le.interval_timer = 0;
	le.conn_interval = 0;
    5a0a:	845a      	strh	r2, [r3, #34]	; 0x22
	le.conn_interval = 0;
	le.conn_count = 0;

	le.win_size = 0;
    5a0c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	le.win_offset = 0;
    5a10:	851a      	strh	r2, [r3, #40]	; 0x28

	le.update_pending = 0;
    5a12:	62da      	str	r2, [r3, #44]	; 0x2c
	le.update_instant = 0;
    5a14:	861a      	strh	r2, [r3, #48]	; 0x30
	le.interval_update = 0;
    5a16:	865a      	strh	r2, [r3, #50]	; 0x32
	le.win_size_update = 0;
    5a18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	le.win_offset_update = 0;
    5a1c:	86da      	strh	r2, [r3, #54]	; 0x36

	do_hop = 0;
    5a1e:	4b05      	ldr	r3, [pc, #20]	; (5a34 <reset_le+0x50>)
    5a20:	72da      	strb	r2, [r3, #11]
    5a22:	bd08      	pop	{r3, pc}
    5a24:	8e89bed6 	.word	0x8e89bed6
    5a28:	1000044c 	.word	0x1000044c
    5a2c:	00555555 	.word	0x00555555
    5a30:	00aaaaaa 	.word	0x00aaaaaa
    5a34:	10000e34 	.word	0x10000e34

00005a38 <reset_le_promisc>:
}

// reset LE Promisc state
void reset_le_promisc(void) {
    5a38:	b510      	push	{r4, lr}
	memset(&le_promisc, 0, sizeof(le_promisc));
    5a3a:	4c06      	ldr	r4, [pc, #24]	; (5a54 <reset_le_promisc+0x1c>)
    5a3c:	2100      	movs	r1, #0
    5a3e:	4620      	mov	r0, r4
    5a40:	f44f 7284 	mov.w	r2, #264	; 0x108
    5a44:	f7fe fbf4 	bl	4230 <memset>
	le_promisc.smallest_hop_interval = 0xffffffff;
    5a48:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    5a4c:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
    5a50:	bd10      	pop	{r4, pc}
    5a52:	bf00      	nop
    5a54:	10001068 	.word	0x10001068

00005a58 <bt_generic_le>:
}

/* generic le mode */
void bt_generic_le(u8 active_mode)
{
    5a58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	u8 hold;
	int i, j;
	int8_t rssi, rssi_at_trigger;

	modulation = MOD_BT_LOW_ENERGY;
    5a5c:	4c69      	ldr	r4, [pc, #420]	; (5c04 <bt_generic_le+0x1ac>)
    5a5e:	2301      	movs	r3, #1
	le_promisc.smallest_hop_interval = 0xffffffff;
}

/* generic le mode */
void bt_generic_le(u8 active_mode)
{
    5a60:	4680      	mov	r8, r0
	u8 hold;
	int i, j;
	int8_t rssi, rssi_at_trigger;

	modulation = MOD_BT_LOW_ENERGY;
    5a62:	7023      	strb	r3, [r4, #0]
	mode = active_mode;
    5a64:	7460      	strb	r0, [r4, #17]

	reset_le();
    5a66:	f7ff ffbd 	bl	59e4 <reset_le>

	// enable USB interrupts
	ISER0 = ISER0_ISE_USB;
    5a6a:	4b67      	ldr	r3, [pc, #412]	; (5c08 <bt_generic_le+0x1b0>)
    5a6c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    5a70:	601a      	str	r2, [r3, #0]

	RXLED_CLR;
    5a72:	4b66      	ldr	r3, [pc, #408]	; (5c0c <bt_generic_le+0x1b4>)
    5a74:	2210      	movs	r2, #16
    5a76:	601a      	str	r2, [r3, #0]

	queue_init();
    5a78:	f001 ff5a 	bl	7930 <queue_init>
	dio_ssp_init();
    5a7c:	f002 ff52 	bl	8924 <dio_ssp_init>
	dma_init();
    5a80:	f002 f94e 	bl	7d20 <dma_init>
	dio_ssp_start();
    5a84:	f002 f9d2 	bl	7e2c <dio_ssp_start>
	cc2400_rx();
    5a88:	f7fe fc90 	bl	43ac <cc2400_rx>

	cs_trigger_enable();
    5a8c:	f002 f88a 	bl	7ba4 <cs_trigger_enable>

	hold = 0;
    5a90:	2500      	movs	r5, #0

	while (requested_mode == active_mode) {
    5a92:	7ca3      	ldrb	r3, [r4, #18]
    5a94:	4543      	cmp	r3, r8
    5a96:	f040 80a3 	bne.w	5be0 <bt_generic_le+0x188>
		if (requested_channel != 0) {
    5a9a:	4b5a      	ldr	r3, [pc, #360]	; (5c04 <bt_generic_le+0x1ac>)
    5a9c:	89db      	ldrh	r3, [r3, #14]
    5a9e:	b29b      	uxth	r3, r3
    5aa0:	b1d3      	cbz	r3, 5ad8 <bt_generic_le+0x80>
			cc2400_strobe(SRFOFF);
    5aa2:	2064      	movs	r0, #100	; 0x64
    5aa4:	f003 f8a7 	bl	8bf6 <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?
    5aa8:	f003 f89e 	bl	8be8 <cc2400_status>
    5aac:	0747      	lsls	r7, r0, #29
    5aae:	d4fb      	bmi.n	5aa8 <bt_generic_le+0x50>

			/* Retune */
			cc2400_set(FSDIV, channel - 1);
    5ab0:	4b57      	ldr	r3, [pc, #348]	; (5c10 <bt_generic_le+0x1b8>)
    5ab2:	2002      	movs	r0, #2
    5ab4:	8819      	ldrh	r1, [r3, #0]
    5ab6:	b289      	uxth	r1, r1
    5ab8:	3901      	subs	r1, #1
    5aba:	b289      	uxth	r1, r1
    5abc:	f002 ffc3 	bl	8a46 <cc2400_set>

			/* Wait for lock */
			cc2400_strobe(SFSON);
    5ac0:	2061      	movs	r0, #97	; 0x61
    5ac2:	f003 f898 	bl	8bf6 <cc2400_strobe>
			while (!(cc2400_status() & FS_LOCK));
    5ac6:	f003 f88f 	bl	8be8 <cc2400_status>
    5aca:	0746      	lsls	r6, r0, #29
    5acc:	d5fb      	bpl.n	5ac6 <bt_generic_le+0x6e>

			/* RX mode */
			cc2400_strobe(SRX);
    5ace:	2062      	movs	r0, #98	; 0x62
    5ad0:	f003 f891 	bl	8bf6 <cc2400_strobe>

			requested_channel = 0;
    5ad4:	2300      	movs	r3, #0
    5ad6:	81e3      	strh	r3, [r4, #14]
		}

		if (do_hop) {
    5ad8:	7ae3      	ldrb	r3, [r4, #11]
    5ada:	4e4c      	ldr	r6, [pc, #304]	; (5c0c <bt_generic_le+0x1b4>)
    5adc:	b113      	cbz	r3, 5ae4 <bt_generic_le+0x8c>
			hop();
    5ade:	f7ff fcc3 	bl	5468 <hop>
    5ae2:	e002      	b.n	5aea <bt_generic_le+0x92>
		} else {
			TXLED_CLR;
    5ae4:	f44f 7380 	mov.w	r3, #256	; 0x100
    5ae8:	6033      	str	r3, [r6, #0]
		}

		RXLED_CLR;
    5aea:	2310      	movs	r3, #16
    5aec:	6033      	str	r3, [r6, #0]

		/* Wait for DMA. Meanwhile keep track of RSSI. */
		rssi_reset();
    5aee:	f001 ffaf 	bl	7a50 <rssi_reset>
		rssi_at_trigger = INT8_MIN;
    5af2:	2780      	movs	r7, #128	; 0x80
		while ((rx_tc == 0) && (rx_err == 0))
    5af4:	4b47      	ldr	r3, [pc, #284]	; (5c14 <bt_generic_le+0x1bc>)
    5af6:	4e48      	ldr	r6, [pc, #288]	; (5c18 <bt_generic_le+0x1c0>)
    5af8:	681a      	ldr	r2, [r3, #0]
    5afa:	4699      	mov	r9, r3
    5afc:	b9d2      	cbnz	r2, 5b34 <bt_generic_le+0xdc>
    5afe:	6833      	ldr	r3, [r6, #0]
    5b00:	b9c3      	cbnz	r3, 5b34 <bt_generic_le+0xdc>
		{
			rssi = (int8_t)(cc2400_get(RSSI) >> 8);
    5b02:	2006      	movs	r0, #6
    5b04:	f002 ff96 	bl	8a34 <cc2400_get>
			if (cs_trigger && (rssi_at_trigger == INT8_MIN)) {
    5b08:	4b44      	ldr	r3, [pc, #272]	; (5c1c <bt_generic_le+0x1c4>)
		/* Wait for DMA. Meanwhile keep track of RSSI. */
		rssi_reset();
		rssi_at_trigger = INT8_MIN;
		while ((rx_tc == 0) && (rx_err == 0))
		{
			rssi = (int8_t)(cc2400_get(RSSI) >> 8);
    5b0a:	f3c0 2007 	ubfx	r0, r0, #8, #8
			if (cs_trigger && (rssi_at_trigger == INT8_MIN)) {
    5b0e:	781b      	ldrb	r3, [r3, #0]
    5b10:	b163      	cbz	r3, 5b2c <bt_generic_le+0xd4>
    5b12:	b27b      	sxtb	r3, r7
    5b14:	3380      	adds	r3, #128	; 0x80
    5b16:	d109      	bne.n	5b2c <bt_generic_le+0xd4>
				rssi = MAX(rssi,(cs_threshold_cur+54));
    5b18:	4b41      	ldr	r3, [pc, #260]	; (5c20 <bt_generic_le+0x1c8>)
    5b1a:	b240      	sxtb	r0, r0
    5b1c:	f993 7000 	ldrsb.w	r7, [r3]
    5b20:	3736      	adds	r7, #54	; 0x36
    5b22:	42b8      	cmp	r0, r7
    5b24:	bfa8      	it	ge
    5b26:	4607      	movge	r7, r0
    5b28:	b2ff      	uxtb	r7, r7
				rssi_at_trigger = rssi;
    5b2a:	4638      	mov	r0, r7
			}
			rssi_add(rssi);
    5b2c:	b240      	sxtb	r0, r0
    5b2e:	f001 ffab 	bl	7a88 <rssi_add>
    5b32:	e7df      	b.n	5af4 <bt_generic_le+0x9c>
		}

		if (rx_err) {
    5b34:	6833      	ldr	r3, [r6, #0]
    5b36:	b11b      	cbz	r3, 5b40 <bt_generic_le+0xe8>
			status |= DMA_ERROR;
    5b38:	7863      	ldrb	r3, [r4, #1]
    5b3a:	f043 0302 	orr.w	r3, r3, #2
    5b3e:	7063      	strb	r3, [r4, #1]
		}

		/* No DMA transfer? */
		if (!rx_tc)
    5b40:	f8d9 3000 	ldr.w	r3, [r9]
    5b44:	2b00      	cmp	r3, #0
    5b46:	d057      	beq.n	5bf8 <bt_generic_le+0x1a0>
			goto rx_continue;

		/* Missed a DMA trasfer? */
		if (rx_tc > 1)
    5b48:	4b32      	ldr	r3, [pc, #200]	; (5c14 <bt_generic_le+0x1bc>)
    5b4a:	681b      	ldr	r3, [r3, #0]
    5b4c:	2b01      	cmp	r3, #1
    5b4e:	d903      	bls.n	5b58 <bt_generic_le+0x100>
			status |= DMA_OVERFLOW;
    5b50:	7863      	ldrb	r3, [r4, #1]
    5b52:	f043 0301 	orr.w	r3, r3, #1
    5b56:	7063      	strb	r3, [r4, #1]

		rssi_iir_update(channel);
    5b58:	4b2d      	ldr	r3, [pc, #180]	; (5c10 <bt_generic_le+0x1b8>)
    5b5a:	8818      	ldrh	r0, [r3, #0]
    5b5c:	b280      	uxth	r0, r0
    5b5e:	f001 ffb3 	bl	7ac8 <rssi_iir_update>

		/* Set squelch hold if there was either a CS trigger, squelch
		 * is disabled, or if the current rssi_max is above the same
		 * threshold. Currently, this is redundant, but allows for
		 * per-channel or other rssi triggers in the future. */
		if (cs_trigger || cs_no_squelch) {
    5b62:	4b2e      	ldr	r3, [pc, #184]	; (5c1c <bt_generic_le+0x1c4>)
    5b64:	781a      	ldrb	r2, [r3, #0]
    5b66:	b912      	cbnz	r2, 5b6e <bt_generic_le+0x116>
    5b68:	4a2e      	ldr	r2, [pc, #184]	; (5c24 <bt_generic_le+0x1cc>)
    5b6a:	7812      	ldrb	r2, [r2, #0]
    5b6c:	b132      	cbz	r2, 5b7c <bt_generic_le+0x124>
			status |= CS_TRIGGER;
    5b6e:	7862      	ldrb	r2, [r4, #1]
			hold = CS_HOLD_TIME;
    5b70:	2502      	movs	r5, #2
		/* Set squelch hold if there was either a CS trigger, squelch
		 * is disabled, or if the current rssi_max is above the same
		 * threshold. Currently, this is redundant, but allows for
		 * per-channel or other rssi triggers in the future. */
		if (cs_trigger || cs_no_squelch) {
			status |= CS_TRIGGER;
    5b72:	f042 0208 	orr.w	r2, r2, #8
    5b76:	7062      	strb	r2, [r4, #1]
			hold = CS_HOLD_TIME;
			cs_trigger = 0;
    5b78:	2200      	movs	r2, #0
    5b7a:	701a      	strb	r2, [r3, #0]
		}

		if (rssi_max >= (cs_threshold_cur + 54)) {
    5b7c:	4b28      	ldr	r3, [pc, #160]	; (5c20 <bt_generic_le+0x1c8>)
    5b7e:	f993 2000 	ldrsb.w	r2, [r3]
    5b82:	4b29      	ldr	r3, [pc, #164]	; (5c28 <bt_generic_le+0x1d0>)
    5b84:	3235      	adds	r2, #53	; 0x35
    5b86:	f993 3000 	ldrsb.w	r3, [r3]
    5b8a:	429a      	cmp	r2, r3
    5b8c:	da05      	bge.n	5b9a <bt_generic_le+0x142>
			status |= RSSI_TRIGGER;
    5b8e:	7863      	ldrb	r3, [r4, #1]
			hold = CS_HOLD_TIME;
    5b90:	2502      	movs	r5, #2
			hold = CS_HOLD_TIME;
			cs_trigger = 0;
		}

		if (rssi_max >= (cs_threshold_cur + 54)) {
			status |= RSSI_TRIGGER;
    5b92:	f043 0310 	orr.w	r3, r3, #16
    5b96:	7063      	strb	r3, [r4, #1]
    5b98:	e000      	b.n	5b9c <bt_generic_le+0x144>
			hold = CS_HOLD_TIME;
		}

		/* Hold expired? Ignore data. */
		if (hold == 0) {
    5b9a:	b36d      	cbz	r5, 5bf8 <bt_generic_le+0x1a0>
			goto rx_continue;
		}
		hold--;

		// copy the previously unpacked symbols to the front of the buffer
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);
    5b9c:	4823      	ldr	r0, [pc, #140]	; (5c2c <bt_generic_le+0x1d4>)

		/* Hold expired? Ignore data. */
		if (hold == 0) {
			goto rx_continue;
		}
		hold--;
    5b9e:	3d01      	subs	r5, #1

		// copy the previously unpacked symbols to the front of the buffer
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);
    5ba0:	f500 71c8 	add.w	r1, r0, #400	; 0x190
    5ba4:	f44f 72c8 	mov.w	r2, #400	; 0x190
    5ba8:	f004 f814 	bl	9bd4 <memcpy>

		/* Hold expired? Ignore data. */
		if (hold == 0) {
			goto rx_continue;
		}
		hold--;
    5bac:	b2ed      	uxtb	r5, r5

		// copy the previously unpacked symbols to the front of the buffer
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
    5bae:	2300      	movs	r3, #0
    5bb0:	481f      	ldr	r0, [pc, #124]	; (5c30 <bt_generic_le+0x1d8>)
			cs_trigger = 0;
		}

		if (rssi_max >= (cs_threshold_cur + 54)) {
			status |= RSSI_TRIGGER;
			hold = CS_HOLD_TIME;
    5bb2:	2200      	movs	r2, #0
    5bb4:	eb00 00c3 	add.w	r0, r0, r3, lsl #3

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
			/* output one byte for each received symbol (0x00 or 0x01) */
			for (j = 0; j < 8; ++j) {
				unpacked[DMA_SIZE*8 + i * 8 + j] = (idle_rxbuf[i] & 0x80) >> 7;
    5bb8:	491e      	ldr	r1, [pc, #120]	; (5c34 <bt_generic_le+0x1dc>)
    5bba:	680f      	ldr	r7, [r1, #0]
    5bbc:	5cff      	ldrb	r7, [r7, r3]
				idle_rxbuf[i] <<= 1;
    5bbe:	6809      	ldr	r1, [r1, #0]

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
			/* output one byte for each received symbol (0x00 or 0x01) */
			for (j = 0; j < 8; ++j) {
				unpacked[DMA_SIZE*8 + i * 8 + j] = (idle_rxbuf[i] & 0x80) >> 7;
    5bc0:	09ff      	lsrs	r7, r7, #7
    5bc2:	5487      	strb	r7, [r0, r2]
				idle_rxbuf[i] <<= 1;
    5bc4:	5ccf      	ldrb	r7, [r1, r3]
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
			/* output one byte for each received symbol (0x00 or 0x01) */
			for (j = 0; j < 8; ++j) {
    5bc6:	3201      	adds	r2, #1
				unpacked[DMA_SIZE*8 + i * 8 + j] = (idle_rxbuf[i] & 0x80) >> 7;
				idle_rxbuf[i] <<= 1;
    5bc8:	007f      	lsls	r7, r7, #1
    5bca:	b2ff      	uxtb	r7, r7
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
			/* output one byte for each received symbol (0x00 or 0x01) */
			for (j = 0; j < 8; ++j) {
    5bcc:	2a08      	cmp	r2, #8
				unpacked[DMA_SIZE*8 + i * 8 + j] = (idle_rxbuf[i] & 0x80) >> 7;
				idle_rxbuf[i] <<= 1;
    5bce:	54cf      	strb	r7, [r1, r3]
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
			/* output one byte for each received symbol (0x00 or 0x01) */
			for (j = 0; j < 8; ++j) {
    5bd0:	d1f2      	bne.n	5bb8 <bt_generic_le+0x160>

		// copy the previously unpacked symbols to the front of the buffer
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
    5bd2:	3301      	adds	r3, #1
    5bd4:	2b32      	cmp	r3, #50	; 0x32
    5bd6:	d1eb      	bne.n	5bb0 <bt_generic_le+0x158>
				unpacked[DMA_SIZE*8 + i * 8 + j] = (idle_rxbuf[i] & 0x80) >> 7;
				idle_rxbuf[i] <<= 1;
			}
		}

		int ret = data_cb(unpacked);
    5bd8:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5bda:	4814      	ldr	r0, [pc, #80]	; (5c2c <bt_generic_le+0x1d4>)
    5bdc:	4798      	blx	r3
		if (!ret) break;
    5bde:	b958      	cbnz	r0, 5bf8 <bt_generic_le+0x1a0>
		rx_tc = 0;
		rx_err = 0;
	}

	// disable USB interrupts
	ICER0 = ICER0_ICE_USB;
    5be0:	4b15      	ldr	r3, [pc, #84]	; (5c38 <bt_generic_le+0x1e0>)
    5be2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    5be6:	601a      	str	r2, [r3, #0]

	// reset the radio completely
	cc2400_idle();
    5be8:	f7fe fce8 	bl	45bc <cc2400_idle>
	dio_ssp_stop();
    5bec:	f002 f944 	bl	7e78 <dio_ssp_stop>
	cs_trigger_disable();
}
    5bf0:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	ICER0 = ICER0_ICE_USB;

	// reset the radio completely
	cc2400_idle();
	dio_ssp_stop();
	cs_trigger_disable();
    5bf4:	f001 bfec 	b.w	7bd0 <cs_trigger_disable>

		int ret = data_cb(unpacked);
		if (!ret) break;

	rx_continue:
		rx_tc = 0;
    5bf8:	2300      	movs	r3, #0
    5bfa:	f8c9 3000 	str.w	r3, [r9]
		rx_err = 0;
    5bfe:	6033      	str	r3, [r6, #0]
    5c00:	e747      	b.n	5a92 <bt_generic_le+0x3a>
    5c02:	bf00      	nop
    5c04:	10000e34 	.word	0x10000e34
    5c08:	e000e100 	.word	0xe000e100
    5c0c:	2009c03c 	.word	0x2009c03c
    5c10:	1000044c 	.word	0x1000044c
    5c14:	10001004 	.word	0x10001004
    5c18:	1000151c 	.word	0x1000151c
    5c1c:	10001521 	.word	0x10001521
    5c20:	10001520 	.word	0x10001520
    5c24:	10001170 	.word	0x10001170
    5c28:	10001008 	.word	0x10001008
    5c2c:	10001184 	.word	0x10001184
    5c30:	10001314 	.word	0x10001314
    5c34:	10001180 	.word	0x10001180
    5c38:	e000e180 	.word	0xe000e180

00005c3c <bt_le_sync_rssi>:
	cs_trigger_disable();
}

//JWHUR rssi tracking
void bt_le_sync_rssi(u8 active_mode) 
{
    5c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5c40:	b0cf      	sub	sp, #316	; 0x13c
	int8_t rssi;
	// channel 37 = 2402, channel 38 = 2426, channel 39 = 2480
	static int restart_jamming = 0;
	u8 rssi_buf[DMA_SIZE] = {0, };

	if (start_sync >= ((uint32_t)1<<28)) {
    5c42:	4c8a      	ldr	r4, [pc, #552]	; (5e6c <bt_le_sync_rssi+0x230>)
{
	int i;
	int8_t rssi;
	// channel 37 = 2402, channel 38 = 2426, channel 39 = 2480
	static int restart_jamming = 0;
	u8 rssi_buf[DMA_SIZE] = {0, };
    5c44:	f10d 0804 	add.w	r8, sp, #4
	cs_trigger_disable();
}

//JWHUR rssi tracking
void bt_le_sync_rssi(u8 active_mode) 
{
    5c48:	4607      	mov	r7, r0
	int i;
	int8_t rssi;
	// channel 37 = 2402, channel 38 = 2426, channel 39 = 2480
	static int restart_jamming = 0;
	u8 rssi_buf[DMA_SIZE] = {0, };
    5c4a:	2100      	movs	r1, #0
    5c4c:	4640      	mov	r0, r8
    5c4e:	2232      	movs	r2, #50	; 0x32
    5c50:	f7fe faee 	bl	4230 <memset>

	if (start_sync >= ((uint32_t)1<<28)) {
    5c54:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    5c56:	4d86      	ldr	r5, [pc, #536]	; (5e70 <bt_le_sync_rssi+0x234>)
    5c58:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
    5c5c:	d338      	bcc.n	5cd0 <bt_le_sync_rssi+0x94>
		start_sync -= ((uint32_t)1<<28);
    5c5e:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
		while ((clkn & 0xffffff) >= now_sync || (clkn & 0xffffff) < start_sync);
    5c62:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
	// channel 37 = 2402, channel 38 = 2426, channel 39 = 2480
	static int restart_jamming = 0;
	u8 rssi_buf[DMA_SIZE] = {0, };

	if (start_sync >= ((uint32_t)1<<28)) {
		start_sync -= ((uint32_t)1<<28);
    5c64:	62a3      	str	r3, [r4, #40]	; 0x28
		while ((clkn & 0xffffff) >= now_sync || (clkn & 0xffffff) < start_sync);
    5c66:	682a      	ldr	r2, [r5, #0]
    5c68:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    5c6c:	428a      	cmp	r2, r1
    5c6e:	d2fa      	bcs.n	5c66 <bt_le_sync_rssi+0x2a>
    5c70:	4a7f      	ldr	r2, [pc, #508]	; (5e70 <bt_le_sync_rssi+0x234>)
    5c72:	6812      	ldr	r2, [r2, #0]
    5c74:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    5c78:	429a      	cmp	r2, r3
    5c7a:	d3f4      	bcc.n	5c66 <bt_le_sync_rssi+0x2a>
	} else {
		while ((clkn & 0xffffff) < start_sync);
	}

	// rssi sampling for only 127 ms
	uint32_t now = (clkn & 0xffffff);
    5c7c:	682b      	ldr	r3, [r5, #0]

	modulation = MOD_BT_LOW_ENERGY;
	requested_mode = active_mode;
	mode = active_mode;

	le.link_state = LINK_LISTENING;
    5c7e:	4e7d      	ldr	r6, [pc, #500]	; (5e74 <bt_le_sync_rssi+0x238>)
	} else {
		while ((clkn & 0xffffff) < start_sync);
	}

	// rssi sampling for only 127 ms
	uint32_t now = (clkn & 0xffffff);
    5c80:	f023 4a7f 	bic.w	sl, r3, #4278190080	; 0xff000000
	requested_mode = active_mode;
	mode = active_mode;

	le.link_state = LINK_LISTENING;

	ISER0 = ISER0_ISE_USB;
    5c84:	4b7c      	ldr	r3, [pc, #496]	; (5e78 <bt_le_sync_rssi+0x23c>)
	if (stop_at >= ((uint32_t)1<<28)) {
		stop_at -= ((uint32_t)1<<28);
		overflow = 1;
	}

	modulation = MOD_BT_LOW_ENERGY;
    5c86:	f04f 0901 	mov.w	r9, #1
	requested_mode = active_mode;
	mode = active_mode;

	le.link_state = LINK_LISTENING;

	ISER0 = ISER0_ISE_USB;
    5c8a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
	if (stop_at >= ((uint32_t)1<<28)) {
		stop_at -= ((uint32_t)1<<28);
		overflow = 1;
	}

	modulation = MOD_BT_LOW_ENERGY;
    5c8e:	f884 9000 	strb.w	r9, [r4]
	requested_mode = active_mode;
	mode = active_mode;

	le.link_state = LINK_LISTENING;
    5c92:	f886 9018 	strb.w	r9, [r6, #24]
		stop_at -= ((uint32_t)1<<28);
		overflow = 1;
	}

	modulation = MOD_BT_LOW_ENERGY;
	requested_mode = active_mode;
    5c96:	74a7      	strb	r7, [r4, #18]
	mode = active_mode;
    5c98:	7467      	strb	r7, [r4, #17]

	le.link_state = LINK_LISTENING;

	ISER0 = ISER0_ISE_USB;
    5c9a:	601a      	str	r2, [r3, #0]
	RXLED_CLR;
    5c9c:	4b77      	ldr	r3, [pc, #476]	; (5e7c <bt_le_sync_rssi+0x240>)
    5c9e:	2210      	movs	r2, #16
    5ca0:	601a      	str	r2, [r3, #0]
	queue_init();
    5ca2:	f001 fe45 	bl	7930 <queue_init>
	dio_ssp_init();
    5ca6:	f002 fe3d 	bl	8924 <dio_ssp_init>
	dma_init_le();
    5caa:	f002 f877 	bl	7d9c <dma_init_le>
	dio_ssp_start();
    5cae:	f002 f8bd 	bl	7e2c <dio_ssp_start>

	cc2400_rx_sync(rbit(le.access_address));
    5cb2:	6870      	ldr	r0, [r6, #4]
    5cb4:	f002 fdd2 	bl	885c <rbit>
    5cb8:	f7fe fbca 	bl	4450 <cc2400_rx_sync>
		while ((clkn & 0xffffff) < start_sync);
	}

	// rssi sampling for only 127 ms
	uint32_t now = (clkn & 0xffffff);
	uint32_t stop_at = now + 60000 * 10000 / 3125; // millis -> clkn ticks
    5cbc:	f50a 3a3b 	add.w	sl, sl, #191488	; 0x2ec00
	dio_ssp_start();

	cc2400_rx_sync(rbit(le.access_address));

	requested_channel = 1;
	channel = 2412;
    5cc0:	f640 136c 	movw	r3, #2412	; 0x96c
	dma_init_le();
	dio_ssp_start();

	cc2400_rx_sync(rbit(le.access_address));

	requested_channel = 1;
    5cc4:	f8a4 900e 	strh.w	r9, [r4, #14]
		while ((clkn & 0xffffff) < start_sync);
	}

	// rssi sampling for only 127 ms
	uint32_t now = (clkn & 0xffffff);
	uint32_t stop_at = now + 60000 * 10000 / 3125; // millis -> clkn ticks
    5cc8:	f50a 7a00 	add.w	sl, sl, #512	; 0x200
	dio_ssp_start();

	cc2400_rx_sync(rbit(le.access_address));

	requested_channel = 1;
	channel = 2412;
    5ccc:	8033      	strh	r3, [r6, #0]
	while (requested_mode == active_mode) {
    5cce:	e0ab      	b.n	5e28 <bt_le_sync_rssi+0x1ec>

	if (start_sync >= ((uint32_t)1<<28)) {
		start_sync -= ((uint32_t)1<<28);
		while ((clkn & 0xffffff) >= now_sync || (clkn & 0xffffff) < start_sync);
	} else {
		while ((clkn & 0xffffff) < start_sync);
    5cd0:	682a      	ldr	r2, [r5, #0]
    5cd2:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    5cd6:	429a      	cmp	r2, r3
    5cd8:	d3fa      	bcc.n	5cd0 <bt_le_sync_rssi+0x94>
    5cda:	e7cf      	b.n	5c7c <bt_le_sync_rssi+0x40>
	cc2400_rx_sync(rbit(le.access_address));

	requested_channel = 1;
	channel = 2412;
	while (requested_mode == active_mode) {
		if (requested_channel != 0) {
    5cdc:	4b63      	ldr	r3, [pc, #396]	; (5e6c <bt_le_sync_rssi+0x230>)
    5cde:	89db      	ldrh	r3, [r3, #14]
    5ce0:	b29b      	uxth	r3, r3
    5ce2:	b1c3      	cbz	r3, 5d16 <bt_le_sync_rssi+0xda>
			cc2400_strobe(SRFOFF);
    5ce4:	2064      	movs	r0, #100	; 0x64
    5ce6:	f002 ff86 	bl	8bf6 <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK));
    5cea:	f002 ff7d 	bl	8be8 <cc2400_status>
    5cee:	0742      	lsls	r2, r0, #29
    5cf0:	d4fb      	bmi.n	5cea <bt_le_sync_rssi+0xae>
			cc2400_set(FSDIV, channel);
    5cf2:	4b60      	ldr	r3, [pc, #384]	; (5e74 <bt_le_sync_rssi+0x238>)
    5cf4:	2002      	movs	r0, #2
    5cf6:	8819      	ldrh	r1, [r3, #0]
    5cf8:	b289      	uxth	r1, r1
    5cfa:	f002 fea4 	bl	8a46 <cc2400_set>
			cc2400_strobe(SFSON);
    5cfe:	2061      	movs	r0, #97	; 0x61
    5d00:	f002 ff79 	bl	8bf6 <cc2400_strobe>
			while (!(cc2400_status() & FS_LOCK));
    5d04:	f002 ff70 	bl	8be8 <cc2400_status>
    5d08:	0743      	lsls	r3, r0, #29
    5d0a:	d5fb      	bpl.n	5d04 <bt_le_sync_rssi+0xc8>
			cc2400_strobe(SRX);
    5d0c:	2062      	movs	r0, #98	; 0x62
    5d0e:	f002 ff72 	bl	8bf6 <cc2400_strobe>
			requested_channel = 0;
    5d12:	2300      	movs	r3, #0
    5d14:	81e3      	strh	r3, [r4, #14]
		}
		RXLED_CLR;
    5d16:	4b59      	ldr	r3, [pc, #356]	; (5e7c <bt_le_sync_rssi+0x240>)
    5d18:	2210      	movs	r2, #16
    5d1a:	601a      	str	r2, [r3, #0]
		if (requested_mode != active_mode) {
    5d1c:	7ca3      	ldrb	r3, [r4, #18]
    5d1e:	42bb      	cmp	r3, r7
    5d20:	f040 8097 	bne.w	5e52 <bt_le_sync_rssi+0x216>
			goto cleanup;
		}

		//JWHUR buffering time information
		u32 time_buf1[16] = {0, };
    5d24:	f10d 0938 	add.w	r9, sp, #56	; 0x38
    5d28:	2100      	movs	r1, #0
    5d2a:	2240      	movs	r2, #64	; 0x40
    5d2c:	4648      	mov	r0, r9
    5d2e:	f7fe fa7f 	bl	4230 <memset>
		u32 time_buf2[16] = {0, };
    5d32:	2100      	movs	r1, #0
    5d34:	2240      	movs	r2, #64	; 0x40
    5d36:	a81e      	add	r0, sp, #120	; 0x78
    5d38:	f7fe fa7a 	bl	4230 <memset>
		u32 time_buf3[16] = {0, };
    5d3c:	2100      	movs	r1, #0
    5d3e:	2240      	movs	r2, #64	; 0x40
    5d40:	a82e      	add	r0, sp, #184	; 0xb8
    5d42:	f7fe fa75 	bl	4230 <memset>
		u32 time_buf4[16] = {0, };
    5d46:	a83e      	add	r0, sp, #248	; 0xf8
    5d48:	2100      	movs	r1, #0
    5d4a:	2240      	movs	r2, #64	; 0x40
    5d4c:	f7fe fa70 	bl	4230 <memset>
    5d50:	f04f 0b00 	mov.w	fp, #0
		for (i = 0; i < DMA_SIZE; i++) {
    5d54:	465e      	mov	r6, fp
			if (i<16) time_buf1[i] = CLK100NS;
    5d56:	2e0f      	cmp	r6, #15
    5d58:	dc0a      	bgt.n	5d70 <bt_le_sync_rssi+0x134>
    5d5a:	4949      	ldr	r1, [pc, #292]	; (5e80 <bt_le_sync_rssi+0x244>)
    5d5c:	682a      	ldr	r2, [r5, #0]
    5d5e:	6809      	ldr	r1, [r1, #0]
    5d60:	f3c2 0213 	ubfx	r2, r2, #0, #20
    5d64:	f640 4035 	movw	r0, #3125	; 0xc35
    5d68:	fb00 1202 	mla	r2, r0, r2, r1
    5d6c:	f849 200b 	str.w	r2, [r9, fp]
    5d70:	f1a6 0210 	sub.w	r2, r6, #16
			if (15<i && i<32) time_buf2[i-16] = CLK100NS;
    5d74:	2a0f      	cmp	r2, #15
    5d76:	d80c      	bhi.n	5d92 <bt_le_sync_rssi+0x156>
    5d78:	4a41      	ldr	r2, [pc, #260]	; (5e80 <bt_le_sync_rssi+0x244>)
    5d7a:	6829      	ldr	r1, [r5, #0]
    5d7c:	6810      	ldr	r0, [r2, #0]
    5d7e:	f3c1 0113 	ubfx	r1, r1, #0, #20
    5d82:	f640 4e35 	movw	lr, #3125	; 0xc35
    5d86:	fb0e 0101 	mla	r1, lr, r1, r0
    5d8a:	aa1e      	add	r2, sp, #120	; 0x78
    5d8c:	445a      	add	r2, fp
    5d8e:	f842 1c40 	str.w	r1, [r2, #-64]
    5d92:	f1a6 0220 	sub.w	r2, r6, #32
			if (31<i && i<48) time_buf3[i-32] = CLK100NS;
    5d96:	2a0f      	cmp	r2, #15
    5d98:	d84b      	bhi.n	5e32 <bt_le_sync_rssi+0x1f6>
    5d9a:	4a39      	ldr	r2, [pc, #228]	; (5e80 <bt_le_sync_rssi+0x244>)
    5d9c:	6829      	ldr	r1, [r5, #0]
    5d9e:	6810      	ldr	r0, [r2, #0]
    5da0:	f3c1 0113 	ubfx	r1, r1, #0, #20
    5da4:	f640 4e35 	movw	lr, #3125	; 0xc35
    5da8:	fb0e 0101 	mla	r1, lr, r1, r0
    5dac:	aa2e      	add	r2, sp, #184	; 0xb8
    5dae:	445a      	add	r2, fp
    5db0:	f842 1c80 	str.w	r1, [r2, #-128]
			if (47<i) time_buf4[i-48] = CLK100NS;
			rssi_buf[i] = (u8)(cc2400_get(RSSI) >> 8);
    5db4:	2006      	movs	r0, #6
    5db6:	f002 fe3d 	bl	8a34 <cc2400_get>
			//rssi_buf[i] = (u8)(cc2400_get_rev(FREQEST));
			volatile u32 j = 12171; while (--j); // empty for loop ~= 70ns, 598 empty while loop ~= 41.8us, 14171 loop ~= 992us
    5dba:	f642 728b 	movw	r2, #12171	; 0x2f8b
		for (i = 0; i < DMA_SIZE; i++) {
			if (i<16) time_buf1[i] = CLK100NS;
			if (15<i && i<32) time_buf2[i-16] = CLK100NS;
			if (31<i && i<48) time_buf3[i-32] = CLK100NS;
			if (47<i) time_buf4[i-48] = CLK100NS;
			rssi_buf[i] = (u8)(cc2400_get(RSSI) >> 8);
    5dbe:	0a00      	lsrs	r0, r0, #8
    5dc0:	f808 0006 	strb.w	r0, [r8, r6]
			//rssi_buf[i] = (u8)(cc2400_get_rev(FREQEST));
			volatile u32 j = 12171; while (--j); // empty for loop ~= 70ns, 598 empty while loop ~= 41.8us, 14171 loop ~= 992us
    5dc4:	9200      	str	r2, [sp, #0]
    5dc6:	9a00      	ldr	r2, [sp, #0]
    5dc8:	3a01      	subs	r2, #1
    5dca:	9200      	str	r2, [sp, #0]
    5dcc:	2a00      	cmp	r2, #0
    5dce:	d1fa      	bne.n	5dc6 <bt_le_sync_rssi+0x18a>
		//JWHUR buffering time information
		u32 time_buf1[16] = {0, };
		u32 time_buf2[16] = {0, };
		u32 time_buf3[16] = {0, };
		u32 time_buf4[16] = {0, };
		for (i = 0; i < DMA_SIZE; i++) {
    5dd0:	3601      	adds	r6, #1
    5dd2:	2e32      	cmp	r6, #50	; 0x32
    5dd4:	f10b 0b04 	add.w	fp, fp, #4
    5dd8:	d1bd      	bne.n	5d56 <bt_le_sync_rssi+0x11a>
			rssi_buf[i] = (u8)(cc2400_get(RSSI) >> 8);
			//rssi_buf[i] = (u8)(cc2400_get_rev(FREQEST));
			volatile u32 j = 12171; while (--j); // empty for loop ~= 70ns, 598 empty while loop ~= 41.8us, 14171 loop ~= 992us
		}

		RXLED_SET;
    5dda:	4b2a      	ldr	r3, [pc, #168]	; (5e84 <bt_le_sync_rssi+0x248>)
    5ddc:	2210      	movs	r2, #16
    5dde:	601a      	str	r2, [r3, #0]

		ICER0 = ICER0_ICE_USB;
    5de0:	4b29      	ldr	r3, [pc, #164]	; (5e88 <bt_le_sync_rssi+0x24c>)
    5de2:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
    5de6:	601e      	str	r6, [r3, #0]
		enqueue_with_ts(RSSI_TRACK, (uint8_t *)rssi_buf, CLK100NS);
    5de8:	4b25      	ldr	r3, [pc, #148]	; (5e80 <bt_le_sync_rssi+0x244>)
    5dea:	682a      	ldr	r2, [r5, #0]
    5dec:	681b      	ldr	r3, [r3, #0]
    5dee:	f640 4e35 	movw	lr, #3125	; 0xc35
    5df2:	f3c2 0213 	ubfx	r2, r2, #0, #20
    5df6:	fb0e 3202 	mla	r2, lr, r2, r3
    5dfa:	4641      	mov	r1, r8
    5dfc:	2008      	movs	r0, #8
    5dfe:	f7ff f8c5 	bl	4f8c <enqueue_with_ts>
		enqueue_time((uint8_t *) time_buf1);
    5e02:	4648      	mov	r0, r9
    5e04:	f7ff f8ae 	bl	4f64 <enqueue_time>
		enqueue_time((uint8_t *) time_buf2);
    5e08:	a81e      	add	r0, sp, #120	; 0x78
    5e0a:	f7ff f8ab 	bl	4f64 <enqueue_time>
		enqueue_time((uint8_t *) time_buf3);
    5e0e:	a82e      	add	r0, sp, #184	; 0xb8
    5e10:	f7ff f8a8 	bl	4f64 <enqueue_time>
		enqueue_time((uint8_t *) time_buf4);
    5e14:	a83e      	add	r0, sp, #248	; 0xf8
    5e16:	f7ff f8a5 	bl	4f64 <enqueue_time>
		ISER0 = ISER0_ISE_USB;
    5e1a:	4b17      	ldr	r3, [pc, #92]	; (5e78 <bt_le_sync_rssi+0x23c>)
    5e1c:	601e      	str	r6, [r3, #0]
	
		if (overflow == 0) {
			if ((clkn & 0xffffff) > stop_at)
    5e1e:	682b      	ldr	r3, [r5, #0]
    5e20:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    5e24:	4553      	cmp	r3, sl
    5e26:	d814      	bhi.n	5e52 <bt_le_sync_rssi+0x216>

	cc2400_rx_sync(rbit(le.access_address));

	requested_channel = 1;
	channel = 2412;
	while (requested_mode == active_mode) {
    5e28:	7ca3      	ldrb	r3, [r4, #18]
    5e2a:	42bb      	cmp	r3, r7
    5e2c:	f43f af56 	beq.w	5cdc <bt_le_sync_rssi+0xa0>
    5e30:	e00f      	b.n	5e52 <bt_le_sync_rssi+0x216>
		u32 time_buf4[16] = {0, };
		for (i = 0; i < DMA_SIZE; i++) {
			if (i<16) time_buf1[i] = CLK100NS;
			if (15<i && i<32) time_buf2[i-16] = CLK100NS;
			if (31<i && i<48) time_buf3[i-32] = CLK100NS;
			if (47<i) time_buf4[i-48] = CLK100NS;
    5e32:	2e2f      	cmp	r6, #47	; 0x2f
    5e34:	ddbe      	ble.n	5db4 <bt_le_sync_rssi+0x178>
    5e36:	4a12      	ldr	r2, [pc, #72]	; (5e80 <bt_le_sync_rssi+0x244>)
    5e38:	6829      	ldr	r1, [r5, #0]
    5e3a:	6810      	ldr	r0, [r2, #0]
    5e3c:	f3c1 0113 	ubfx	r1, r1, #0, #20
    5e40:	f640 4e35 	movw	lr, #3125	; 0xc35
    5e44:	fb0e 0101 	mla	r1, lr, r1, r0
    5e48:	aa3e      	add	r2, sp, #248	; 0xf8
    5e4a:	445a      	add	r2, fp
    5e4c:	f842 1cc0 	str.w	r1, [r2, #-192]
    5e50:	e7b0      	b.n	5db4 <bt_le_sync_rssi+0x178>
				goto cleanup;
		}
	
	}
cleanup:
	ICER0 = ICER0_ICE_USB;
    5e52:	4b0d      	ldr	r3, [pc, #52]	; (5e88 <bt_le_sync_rssi+0x24c>)
    5e54:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    5e58:	601a      	str	r2, [r3, #0]
	cc2400_idle();
    5e5a:	f7fe fbaf 	bl	45bc <cc2400_idle>
	dio_ssp_stop ();
    5e5e:	f002 f80b 	bl	7e78 <dio_ssp_stop>
	cs_trigger_disable();
    5e62:	f001 feb5 	bl	7bd0 <cs_trigger_disable>
}
    5e66:	b04f      	add	sp, #316	; 0x13c
    5e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5e6c:	10000e34 	.word	0x10000e34
    5e70:	10001024 	.word	0x10001024
    5e74:	1000044c 	.word	0x1000044c
    5e78:	e000e100 	.word	0xe000e100
    5e7c:	2009c03c 	.word	0x2009c03c
    5e80:	40004008 	.word	0x40004008
    5e84:	2009c038 	.word	0x2009c038
    5e88:	e000e180 	.word	0xe000e180

00005e8c <bt_le_sync>:


void bt_le_sync(u8 active_mode)
{
    5e8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5e90:	b091      	sub	sp, #68	; 0x44
	int i;
	int8_t rssi;
	static int restart_jamming = 0;
	int sync_flag = 0; //JWHUR to detect packet with pdu sync

	modulation = MOD_BT_LOW_ENERGY;
    5e92:	4caf      	ldr	r4, [pc, #700]	; (6150 <bt_le_sync+0x2c4>)
	mode = active_mode;

	le.link_state = LINK_LISTENING;
    5e94:	4daf      	ldr	r5, [pc, #700]	; (6154 <bt_le_sync+0x2c8>)
	int i;
	int8_t rssi;
	static int restart_jamming = 0;
	int sync_flag = 0; //JWHUR to detect packet with pdu sync

	modulation = MOD_BT_LOW_ENERGY;
    5e96:	2301      	movs	r3, #1
    5e98:	7023      	strb	r3, [r4, #0]
	mode = active_mode;

	le.link_state = LINK_LISTENING;
    5e9a:	762b      	strb	r3, [r5, #24]

	// enable USB interrupts
	ISER0 = ISER0_ISE_USB;
    5e9c:	4bae      	ldr	r3, [pc, #696]	; (6158 <bt_le_sync+0x2cc>)
    5e9e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
	int8_t rssi;
	static int restart_jamming = 0;
	int sync_flag = 0; //JWHUR to detect packet with pdu sync

	modulation = MOD_BT_LOW_ENERGY;
	mode = active_mode;
    5ea2:	7460      	strb	r0, [r4, #17]

	le.link_state = LINK_LISTENING;

	// enable USB interrupts
	ISER0 = ISER0_ISE_USB;
    5ea4:	601a      	str	r2, [r3, #0]

	RXLED_CLR;
    5ea6:	4bad      	ldr	r3, [pc, #692]	; (615c <bt_le_sync+0x2d0>)
    5ea8:	2210      	movs	r2, #16
    5eaa:	601a      	str	r2, [r3, #0]
	cs_trigger_disable();
}


void bt_le_sync(u8 active_mode)
{
    5eac:	4606      	mov	r6, r0
	// enable USB interrupts
	ISER0 = ISER0_ISE_USB;

	RXLED_CLR;

	queue_init();
    5eae:	f001 fd3f 	bl	7930 <queue_init>
	dio_ssp_init();
    5eb2:	f002 fd37 	bl	8924 <dio_ssp_init>
	dma_init_le();
    5eb6:	f001 ff71 	bl	7d9c <dma_init_le>
	dio_ssp_start();
    5eba:	f001 ffb7 	bl	7e2c <dio_ssp_start>

	cc2400_rx_sync(rbit(le.access_address)); // bit-reversed access address
    5ebe:	6868      	ldr	r0, [r5, #4]
    5ec0:	f002 fccc 	bl	885c <rbit>
    5ec4:	f7fe fac4 	bl	4450 <cc2400_rx_sync>

	while (requested_mode == active_mode) {
    5ec8:	7ca3      	ldrb	r3, [r4, #18]
    5eca:	42b3      	cmp	r3, r6
    5ecc:	f040 81e2 	bne.w	6294 <bt_le_sync+0x408>
		if (requested_channel != 0) {
    5ed0:	4b9f      	ldr	r3, [pc, #636]	; (6150 <bt_le_sync+0x2c4>)
    5ed2:	89db      	ldrh	r3, [r3, #14]
    5ed4:	b29b      	uxth	r3, r3
    5ed6:	b1cb      	cbz	r3, 5f0c <bt_le_sync+0x80>
			cc2400_strobe(SRFOFF);
    5ed8:	2064      	movs	r0, #100	; 0x64
    5eda:	f002 fe8c 	bl	8bf6 <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?
    5ede:	f002 fe83 	bl	8be8 <cc2400_status>
    5ee2:	0740      	lsls	r0, r0, #29
    5ee4:	d4fb      	bmi.n	5ede <bt_le_sync+0x52>

			/* Retune */
			cc2400_set(FSDIV, channel - 1);
    5ee6:	8829      	ldrh	r1, [r5, #0]
    5ee8:	2002      	movs	r0, #2
    5eea:	b289      	uxth	r1, r1
    5eec:	3901      	subs	r1, #1
    5eee:	b289      	uxth	r1, r1
    5ef0:	f002 fda9 	bl	8a46 <cc2400_set>

			/* Wait for lock */
			cc2400_strobe(SFSON);
    5ef4:	2061      	movs	r0, #97	; 0x61
    5ef6:	f002 fe7e 	bl	8bf6 <cc2400_strobe>
			while (!(cc2400_status() & FS_LOCK));
    5efa:	f002 fe75 	bl	8be8 <cc2400_status>
    5efe:	0741      	lsls	r1, r0, #29
    5f00:	d5fb      	bpl.n	5efa <bt_le_sync+0x6e>

			/* RX mode */
			cc2400_strobe(SRX);
    5f02:	2062      	movs	r0, #98	; 0x62
    5f04:	f002 fe77 	bl	8bf6 <cc2400_strobe>

			requested_channel = 0;
    5f08:	2300      	movs	r3, #0
    5f0a:	81e3      	strh	r3, [r4, #14]
		}

		RXLED_CLR;
    5f0c:	4b93      	ldr	r3, [pc, #588]	; (615c <bt_le_sync+0x2d0>)
    5f0e:	2210      	movs	r2, #16
    5f10:	601a      	str	r2, [r3, #0]

		/* Wait for DMA. Meanwhile keep track of RSSI. */
		rssi_reset();
    5f12:	f001 fd9d 	bl	7a50 <rssi_reset>
		while ((rx_tc == 0) && (rx_err == 0) && (do_hop == 0) && requested_mode == active_mode)	;
    5f16:	4b92      	ldr	r3, [pc, #584]	; (6160 <bt_le_sync+0x2d4>)
    5f18:	681a      	ldr	r2, [r3, #0]
    5f1a:	4699      	mov	r9, r3
    5f1c:	b942      	cbnz	r2, 5f30 <bt_le_sync+0xa4>
    5f1e:	4b91      	ldr	r3, [pc, #580]	; (6164 <bt_le_sync+0x2d8>)
    5f20:	681b      	ldr	r3, [r3, #0]
    5f22:	b92b      	cbnz	r3, 5f30 <bt_le_sync+0xa4>
    5f24:	7ae3      	ldrb	r3, [r4, #11]
    5f26:	b91b      	cbnz	r3, 5f30 <bt_le_sync+0xa4>
    5f28:	4b89      	ldr	r3, [pc, #548]	; (6150 <bt_le_sync+0x2c4>)
    5f2a:	7c9b      	ldrb	r3, [r3, #18]
    5f2c:	42b3      	cmp	r3, r6
    5f2e:	d0f2      	beq.n	5f16 <bt_le_sync+0x8a>

		rssi = (int8_t)(cc2400_get(RSSI) >> 8);
    5f30:	2006      	movs	r0, #6
    5f32:	f002 fd7f 	bl	8a34 <cc2400_get>
		rssi_min = rssi_max = rssi;
    5f36:	4b8c      	ldr	r3, [pc, #560]	; (6168 <bt_le_sync+0x2dc>)

		/* Wait for DMA. Meanwhile keep track of RSSI. */
		rssi_reset();
		while ((rx_tc == 0) && (rx_err == 0) && (do_hop == 0) && requested_mode == active_mode)	;

		rssi = (int8_t)(cc2400_get(RSSI) >> 8);
    5f38:	f3c0 2007 	ubfx	r0, r0, #8, #8
		rssi_min = rssi_max = rssi;

		if (requested_mode != active_mode) {
    5f3c:	7ca2      	ldrb	r2, [r4, #18]
		/* Wait for DMA. Meanwhile keep track of RSSI. */
		rssi_reset();
		while ((rx_tc == 0) && (rx_err == 0) && (do_hop == 0) && requested_mode == active_mode)	;

		rssi = (int8_t)(cc2400_get(RSSI) >> 8);
		rssi_min = rssi_max = rssi;
    5f3e:	7018      	strb	r0, [r3, #0]
    5f40:	4b8a      	ldr	r3, [pc, #552]	; (616c <bt_le_sync+0x2e0>)

		if (requested_mode != active_mode) {
    5f42:	42b2      	cmp	r2, r6
		/* Wait for DMA. Meanwhile keep track of RSSI. */
		rssi_reset();
		while ((rx_tc == 0) && (rx_err == 0) && (do_hop == 0) && requested_mode == active_mode)	;

		rssi = (int8_t)(cc2400_get(RSSI) >> 8);
		rssi_min = rssi_max = rssi;
    5f44:	7018      	strb	r0, [r3, #0]

		if (requested_mode != active_mode) {
    5f46:	4b82      	ldr	r3, [pc, #520]	; (6150 <bt_le_sync+0x2c4>)
    5f48:	f040 81a4 	bne.w	6294 <bt_le_sync+0x408>
			goto cleanup;
		}

		if (rx_err) {
    5f4c:	4f85      	ldr	r7, [pc, #532]	; (6164 <bt_le_sync+0x2d8>)
    5f4e:	683a      	ldr	r2, [r7, #0]
    5f50:	46bb      	mov	fp, r7
    5f52:	b11a      	cbz	r2, 5f5c <bt_le_sync+0xd0>
			status |= DMA_ERROR;
    5f54:	785a      	ldrb	r2, [r3, #1]
    5f56:	f042 0202 	orr.w	r2, r2, #2
    5f5a:	705a      	strb	r2, [r3, #1]
		}

		if (do_hop)
    5f5c:	7ae3      	ldrb	r3, [r4, #11]
    5f5e:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    5f62:	2b00      	cmp	r3, #0
    5f64:	f040 80e4 	bne.w	6130 <bt_le_sync+0x2a4>
			goto rx_flush;

		/* No DMA transfer? */
		if (!rx_tc)
    5f68:	f8d9 3000 	ldr.w	r3, [r9]
    5f6c:	2b00      	cmp	r3, #0
    5f6e:	d0ab      	beq.n	5ec8 <bt_le_sync+0x3c>
			continue;

		/////////////////////
		// process the packet

		uint32_t packet[48/4+1] = { 0, };
    5f70:	2234      	movs	r2, #52	; 0x34
    5f72:	a803      	add	r0, sp, #12
    5f74:	f7fe f95c 	bl	4230 <memset>
		u8 *p = (u8 *)packet;
		packet[0] = le.access_address;

		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    5f78:	8828      	ldrh	r0, [r5, #0]
		/////////////////////
		// process the packet

		uint32_t packet[48/4+1] = { 0, };
		u8 *p = (u8 *)packet;
		packet[0] = le.access_address;
    5f7a:	686b      	ldr	r3, [r5, #4]

		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    5f7c:	b280      	uxth	r0, r0
    5f7e:	3862      	subs	r0, #98	; 0x62
    5f80:	b2c0      	uxtb	r0, r0
		/////////////////////
		// process the packet

		uint32_t packet[48/4+1] = { 0, };
		u8 *p = (u8 *)packet;
		packet[0] = le.access_address;
    5f82:	9303      	str	r3, [sp, #12]

		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    5f84:	f001 fbda 	bl	773c <btle_channel_index>
    5f88:	f04f 0830 	mov.w	r8, #48	; 0x30
    5f8c:	fb08 f800 	mul.w	r8, r8, r0
    5f90:	f8df a204 	ldr.w	sl, [pc, #516]	; 6198 <bt_le_sync+0x30c>
    5f94:	eb0a 0308 	add.w	r3, sl, r8
    5f98:	9301      	str	r3, [sp, #4]
		for (i = 0; i < 4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
    5f9a:	4b75      	ldr	r3, [pc, #468]	; (6170 <bt_le_sync+0x2e4>)
    5f9c:	f893 e000 	ldrb.w	lr, [r3]
					   | rxbuf1[i+1] << 16
    5fa0:	785a      	ldrb	r2, [r3, #1]
					   | rxbuf1[i+2] << 8
    5fa2:	7898      	ldrb	r0, [r3, #2]
		packet[0] = le.access_address;

		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
		for (i = 0; i < 4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
    5fa4:	0412      	lsls	r2, r2, #16
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
    5fa6:	78d9      	ldrb	r1, [r3, #3]
		packet[0] = le.access_address;

		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
		for (i = 0; i < 4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
    5fa8:	ea42 620e 	orr.w	r2, r2, lr, lsl #24
					   | rxbuf1[i+2] << 8
    5fac:	430a      	orrs	r2, r1
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    5fae:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
    5fb2:	9300      	str	r3, [sp, #0]
    5fb4:	f002 fc52 	bl	885c <rbit>
    5fb8:	f85a 2008 	ldr.w	r2, [sl, r8]
		}

		unsigned len = (p[5] & 0x3f) + 2;
		if (len > 39)
    5fbc:	9b00      	ldr	r3, [sp, #0]
		for (i = 0; i < 4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    5fbe:	4050      	eors	r0, r2
		}

		unsigned len = (p[5] & 0x3f) + 2;
    5fc0:	f3c0 2a05 	ubfx	sl, r0, #8, #6
    5fc4:	f10a 0802 	add.w	r8, sl, #2
		if (len > 39)
    5fc8:	f1b8 0f27 	cmp.w	r8, #39	; 0x27
		for (i = 0; i < 4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    5fcc:	9004      	str	r0, [sp, #16]
		}

		unsigned len = (p[5] & 0x3f) + 2;
		if (len > 39)
    5fce:	f200 80af 	bhi.w	6130 <bt_le_sync+0x2a4>
			goto rx_flush;

		// transfer the minimum number of bytes from the CC2400
		// this allows us enough time to resume RX for subsequent packets on the same channel
		unsigned total_transfers = ((len + 3) + 4 - 1) / 4;
    5fd2:	f10a 0a08 	add.w	sl, sl, #8
    5fd6:	ea4f 029a 	mov.w	r2, sl, lsr #2
		if (total_transfers < 11) {
    5fda:	2a0b      	cmp	r2, #11
    5fdc:	d00d      	beq.n	5ffa <bt_le_sync+0x16e>
			while (DMACC0DestAddr < (uint32_t)rxbuf1 + 4 * total_transfers && rx_err == 0)
    5fde:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    5fe2:	4a64      	ldr	r2, [pc, #400]	; (6174 <bt_le_sync+0x2e8>)
    5fe4:	6812      	ldr	r2, [r2, #0]
    5fe6:	429a      	cmp	r2, r3
    5fe8:	d20b      	bcs.n	6002 <bt_le_sync+0x176>
    5fea:	f8db 1000 	ldr.w	r1, [fp]
    5fee:	2900      	cmp	r1, #0
    5ff0:	d0f7      	beq.n	5fe2 <bt_le_sync+0x156>
    5ff2:	e006      	b.n	6002 <bt_le_sync+0x176>
				;
		} else { // max transfers? just wait till DMA's done
			while (DMACC0Config & DMACCxConfig_E && rx_err == 0)
    5ff4:	f8db 3000 	ldr.w	r3, [fp]
    5ff8:	b91b      	cbnz	r3, 6002 <bt_le_sync+0x176>
    5ffa:	4b5f      	ldr	r3, [pc, #380]	; (6178 <bt_le_sync+0x2ec>)
    5ffc:	681b      	ldr	r3, [r3, #0]
    5ffe:	07da      	lsls	r2, r3, #31
    6000:	d4f8      	bmi.n	5ff4 <bt_le_sync+0x168>
				;
		}
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    6002:	4b5e      	ldr	r3, [pc, #376]	; (617c <bt_le_sync+0x2f0>)

		// strobe SFSON to allow the resync to occur while we process the packet
		cc2400_strobe(SFSON);
    6004:	2061      	movs	r0, #97	; 0x61
				;
		} else { // max transfers? just wait till DMA's done
			while (DMACC0Config & DMACCxConfig_E && rx_err == 0)
				;
		}
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    6006:	681a      	ldr	r2, [r3, #0]

		// strobe SFSON to allow the resync to occur while we process the packet
		cc2400_strobe(SFSON);

		// unwhiten the rest of the packet
		for (i = 4; i < 44; i += 4) {
    6008:	f04f 0b04 	mov.w	fp, #4
				;
		} else { // max transfers? just wait till DMA's done
			while (DMACC0Config & DMACCxConfig_E && rx_err == 0)
				;
		}
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    600c:	f022 0201 	bic.w	r2, r2, #1
    6010:	601a      	str	r2, [r3, #0]

		// strobe SFSON to allow the resync to occur while we process the packet
		cc2400_strobe(SFSON);
    6012:	f002 fdf0 	bl	8bf6 <cc2400_strobe>

		// unwhiten the rest of the packet
		for (i = 4; i < 44; i += 4) {
			uint32_t v = rxbuf1[i+0] << 24
    6016:	4a56      	ldr	r2, [pc, #344]	; (6170 <bt_le_sync+0x2e4>)
    6018:	f10b 0001 	add.w	r0, fp, #1
    601c:	f812 100b 	ldrb.w	r1, [r2, fp]
    6020:	f10b 0c03 	add.w	ip, fp, #3
					   | rxbuf1[i+1] << 16
    6024:	f812 e000 	ldrb.w	lr, [r2, r0]
    6028:	f10b 0002 	add.w	r0, fp, #2
					   | rxbuf1[i+2] << 8
    602c:	5c10      	ldrb	r0, [r2, r0]
					   | rxbuf1[i+3] << 0;
    602e:	f812 c00c 	ldrb.w	ip, [r2, ip]
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    6032:	ea4f 02ab 	mov.w	r2, fp, asr #2
		cc2400_strobe(SFSON);

		// unwhiten the rest of the packet
		for (i = 4; i < 44; i += 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
    6036:	ea4c 6101 	orr.w	r1, ip, r1, lsl #24
					   | rxbuf1[i+2] << 8
    603a:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    603e:	ea41 2000 	orr.w	r0, r1, r0, lsl #8
    6042:	9200      	str	r2, [sp, #0]
    6044:	f002 fc0a 	bl	885c <rbit>
    6048:	9a00      	ldr	r2, [sp, #0]
    604a:	ab10      	add	r3, sp, #64	; 0x40
    604c:	eb03 0182 	add.w	r1, r3, r2, lsl #2
    6050:	9b01      	ldr	r3, [sp, #4]

		// strobe SFSON to allow the resync to occur while we process the packet
		cc2400_strobe(SFSON);

		// unwhiten the rest of the packet
		for (i = 4; i < 44; i += 4) {
    6052:	f10b 0b04 	add.w	fp, fp, #4
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    6056:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]

		// strobe SFSON to allow the resync to occur while we process the packet
		cc2400_strobe(SFSON);

		// unwhiten the rest of the packet
		for (i = 4; i < 44; i += 4) {
    605a:	f1bb 0f2c 	cmp.w	fp, #44	; 0x2c
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    605e:	ea82 0000 	eor.w	r0, r2, r0
    6062:	f841 0c30 	str.w	r0, [r1, #-48]

		// strobe SFSON to allow the resync to occur while we process the packet
		cc2400_strobe(SFSON);

		// unwhiten the rest of the packet
		for (i = 4; i < 44; i += 4) {
    6066:	d1d6      	bne.n	6016 <bt_le_sync+0x18a>
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
		}

		if (le.crc_verify) {
    6068:	696b      	ldr	r3, [r5, #20]
    606a:	b933      	cbnz	r3, 607a <bt_le_sync+0x1ee>
				goto rx_flush;
		}

		//JWHUR rssi sampling synchronization test
		//If a BLE advertising packet with pdu preamble 0xff, data SYNC received, after 100ms goto le_sync_rssi
		if (p[23] == 0xff && p[24] == 0x53 && p[25] == 0x59 && p[26] == 0x4e && p[27] == 0x43) {
    606c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
    6070:	f8df a120 	ldr.w	sl, [pc, #288]	; 6194 <bt_le_sync+0x308>
    6074:	2bff      	cmp	r3, #255	; 0xff
    6076:	d133      	bne.n	60e0 <bt_le_sync+0x254>
    6078:	e017      	b.n	60aa <bt_le_sync+0x21e>
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
		}

		if (le.crc_verify) {
			u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, p + 4, len);
    607a:	4b36      	ldr	r3, [pc, #216]	; (6154 <bt_le_sync+0x2c8>)
    607c:	a904      	add	r1, sp, #16
    607e:	6918      	ldr	r0, [r3, #16]
    6080:	4642      	mov	r2, r8
    6082:	f001 fbdb 	bl	783c <btle_crcgen_lut>
			u32 wire_crc = (p[4+len+2] << 16)
    6086:	ab10      	add	r3, sp, #64	; 0x40
    6088:	4453      	add	r3, sl
    608a:	f813 2c34 	ldrb.w	r2, [r3, #-52]
						 | (p[4+len+1] << 8)
    608e:	ab10      	add	r3, sp, #64	; 0x40
    6090:	4443      	add	r3, r8
    6092:	f813 1c2f 	ldrb.w	r1, [r3, #-47]
    6096:	0209      	lsls	r1, r1, #8
    6098:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
						 | (p[4+len+0] << 0);
    609c:	f813 2c30 	ldrb.w	r2, [r3, #-48]
    60a0:	ea41 0302 	orr.w	r3, r1, r2
			if (calc_crc != wire_crc) // skip packets with a bad CRC
    60a4:	4298      	cmp	r0, r3
    60a6:	d143      	bne.n	6130 <bt_le_sync+0x2a4>
    60a8:	e7e0      	b.n	606c <bt_le_sync+0x1e0>
				goto rx_flush;
		}

		//JWHUR rssi sampling synchronization test
		//If a BLE advertising packet with pdu preamble 0xff, data SYNC received, after 100ms goto le_sync_rssi
		if (p[23] == 0xff && p[24] == 0x53 && p[25] == 0x59 && p[26] == 0x4e && p[27] == 0x43) {
    60aa:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
    60ae:	2b53      	cmp	r3, #83	; 0x53
    60b0:	d116      	bne.n	60e0 <bt_le_sync+0x254>
    60b2:	f89d 3025 	ldrb.w	r3, [sp, #37]	; 0x25
    60b6:	2b59      	cmp	r3, #89	; 0x59
    60b8:	d112      	bne.n	60e0 <bt_le_sync+0x254>
    60ba:	f89d 3026 	ldrb.w	r3, [sp, #38]	; 0x26
    60be:	2b4e      	cmp	r3, #78	; 0x4e
    60c0:	d10e      	bne.n	60e0 <bt_le_sync+0x254>
    60c2:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    60c6:	2b43      	cmp	r3, #67	; 0x43
    60c8:	d10a      	bne.n	60e0 <bt_le_sync+0x254>
			sync_flag = 1;
			now_sync = (clkn & 0xffffff);
    60ca:	f8da 3000 	ldr.w	r3, [sl]
		}

		//JWHUR rssi sampling synchronization test
		//If a BLE advertising packet with pdu preamble 0xff, data SYNC received, after 100ms goto le_sync_rssi
		if (p[23] == 0xff && p[24] == 0x53 && p[25] == 0x59 && p[26] == 0x4e && p[27] == 0x43) {
			sync_flag = 1;
    60ce:	f04f 0801 	mov.w	r8, #1
			now_sync = (clkn & 0xffffff);
    60d2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    60d6:	62e3      	str	r3, [r4, #44]	; 0x2c
			start_sync = now_sync + 100 * 10000 / 3125; // wait for 100 ms
    60d8:	f503 73a0 	add.w	r3, r3, #320	; 0x140
    60dc:	62a3      	str	r3, [r4, #40]	; 0x28
    60de:	e001      	b.n	60e4 <bt_le_sync+0x258>
    60e0:	f04f 0800 	mov.w	r8, #0
//			sync_channel = (u16)p[28];
		}


		RXLED_SET;
    60e4:	4b26      	ldr	r3, [pc, #152]	; (6180 <bt_le_sync+0x2f4>)
    60e6:	2210      	movs	r2, #16
    60e8:	601a      	str	r2, [r3, #0]
		packet_cb((uint8_t *)packet);
    60ea:	a803      	add	r0, sp, #12
    60ec:	69a3      	ldr	r3, [r4, #24]
    60ee:	4798      	blx	r3

		// disable USB interrupts while we touch USB data structures
		ICER0 = ICER0_ICE_USB;
    60f0:	4b24      	ldr	r3, [pc, #144]	; (6184 <bt_le_sync+0x2f8>)
    60f2:	f04f 7b80 	mov.w	fp, #16777216	; 0x1000000
    60f6:	f8c3 b000 	str.w	fp, [r3]
		enqueue(LE_PACKET, (uint8_t *)packet);
    60fa:	a903      	add	r1, sp, #12
    60fc:	2001      	movs	r0, #1
    60fe:	f7fe fa03 	bl	4508 <enqueue>
		ISER0 = ISER0_ISE_USB;
    6102:	4b15      	ldr	r3, [pc, #84]	; (6158 <bt_le_sync+0x2cc>)

		le.last_packet = CLK100NS;
    6104:	4a20      	ldr	r2, [pc, #128]	; (6188 <bt_le_sync+0x2fc>)
		packet_cb((uint8_t *)packet);

		// disable USB interrupts while we touch USB data structures
		ICER0 = ICER0_ICE_USB;
		enqueue(LE_PACKET, (uint8_t *)packet);
		ISER0 = ISER0_ISE_USB;
    6106:	f8c3 b000 	str.w	fp, [r3]

		le.last_packet = CLK100NS;
    610a:	f8da 3000 	ldr.w	r3, [sl]
    610e:	6812      	ldr	r2, [r2, #0]
    6110:	f3c3 0313 	ubfx	r3, r3, #0, #20
    6114:	f640 4135 	movw	r1, #3125	; 0xc35
    6118:	fb01 2303 	mla	r3, r1, r3, r2
    611c:	646b      	str	r3, [r5, #68]	; 0x44

		//JWHUR if sync_flag receive
		if (sync_flag == 1) {
    611e:	f1b8 0f00 	cmp.w	r8, #0
    6122:	d005      	beq.n	6130 <bt_le_sync+0x2a4>
			requested_mode = MODE_BT_RSSI_LE;
    6124:	4b0a      	ldr	r3, [pc, #40]	; (6150 <bt_le_sync+0x2c4>)
    6126:	2012      	movs	r0, #18
    6128:	7498      	strb	r0, [r3, #18]
			bt_le_sync_rssi(MODE_BT_RSSI_LE);
    612a:	f7ff fd87 	bl	5c3c <bt_le_sync_rssi>
			goto cleanup;
    612e:	e0b1      	b.n	6294 <bt_le_sync+0x408>
		}
	
	rx_flush:
		// this might happen twice, but it's safe to do so
		cc2400_strobe(SFSON);
    6130:	2061      	movs	r0, #97	; 0x61
    6132:	f002 fd60 	bl	8bf6 <cc2400_strobe>

		// flush any excess bytes from the SSP's buffer
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    6136:	4b11      	ldr	r3, [pc, #68]	; (617c <bt_le_sync+0x2f0>)
    6138:	681a      	ldr	r2, [r3, #0]
    613a:	f022 0201 	bic.w	r2, r2, #1
    613e:	601a      	str	r2, [r3, #0]
		while (SSP1SR & SSPSR_RNE) {
    6140:	4b12      	ldr	r3, [pc, #72]	; (618c <bt_le_sync+0x300>)
    6142:	681b      	ldr	r3, [r3, #0]
    6144:	075b      	lsls	r3, r3, #29
    6146:	d529      	bpl.n	619c <bt_le_sync+0x310>
			u8 tmp = (u8)DIO_SSP_DR;
    6148:	4b11      	ldr	r3, [pc, #68]	; (6190 <bt_le_sync+0x304>)
    614a:	681b      	ldr	r3, [r3, #0]
    614c:	e7f8      	b.n	6140 <bt_le_sync+0x2b4>
    614e:	bf00      	nop
    6150:	10000e34 	.word	0x10000e34
    6154:	1000044c 	.word	0x1000044c
    6158:	e000e100 	.word	0xe000e100
    615c:	2009c03c 	.word	0x2009c03c
    6160:	10001004 	.word	0x10001004
    6164:	1000151c 	.word	0x1000151c
    6168:	10001008 	.word	0x10001008
    616c:	1000100a 	.word	0x1000100a
    6170:	100014e9 	.word	0x100014e9
    6174:	50004104 	.word	0x50004104
    6178:	50004110 	.word	0x50004110
    617c:	40030024 	.word	0x40030024
    6180:	2009c038 	.word	0x2009c038
    6184:	e000e180 	.word	0xe000e180
    6188:	40004008 	.word	0x40004008
    618c:	4003000c 	.word	0x4003000c
    6190:	40030008 	.word	0x40030008
    6194:	10001024 	.word	0x10001024
    6198:	0000a0a4 	.word	0x0000a0a4
		}

		// timeout - FIXME this is an ugly hack
		u32 now = CLK100NS;
    619c:	4b44      	ldr	r3, [pc, #272]	; (62b0 <bt_le_sync+0x424>)
    619e:	4a45      	ldr	r2, [pc, #276]	; (62b4 <bt_le_sync+0x428>)
    61a0:	681b      	ldr	r3, [r3, #0]
    61a2:	6812      	ldr	r2, [r2, #0]
    61a4:	f640 4135 	movw	r1, #3125	; 0xc35
    61a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
    61ac:	fb01 2303 	mla	r3, r1, r3, r2
		if (now < le.last_packet)
    61b0:	6c6a      	ldr	r2, [r5, #68]	; 0x44
			now += 3276800000; // handle rollover
		if  ( // timeout
			((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING)
    61b2:	7e29      	ldrb	r1, [r5, #24]
			u8 tmp = (u8)DIO_SSP_DR;
		}

		// timeout - FIXME this is an ugly hack
		u32 now = CLK100NS;
		if (now < le.last_packet)
    61b4:	4293      	cmp	r3, r2
			now += 3276800000; // handle rollover
		if  ( // timeout
			((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING)
    61b6:	f1a1 0102 	sub.w	r1, r1, #2
		}

		// timeout - FIXME this is an ugly hack
		u32 now = CLK100NS;
		if (now < le.last_packet)
			now += 3276800000; // handle rollover
    61ba:	bf38      	it	cc
    61bc:	f103 4343 	addcc.w	r3, r3, #3271557120	; 0xc3000000
		if  ( // timeout
    61c0:	b2c9      	uxtb	r1, r1
		}

		// timeout - FIXME this is an ugly hack
		u32 now = CLK100NS;
		if (now < le.last_packet)
			now += 3276800000; // handle rollover
    61c2:	bf38      	it	cc
    61c4:	f503 03a0 	addcc.w	r3, r3, #5242880	; 0x500000
		if  ( // timeout
    61c8:	2901      	cmp	r1, #1
    61ca:	d803      	bhi.n	61d4 <bt_le_sync+0x348>
			((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING)
			&& (now - le.last_packet > 50000000))
    61cc:	493a      	ldr	r1, [pc, #232]	; (62b8 <bt_le_sync+0x42c>)
    61ce:	1a9b      	subs	r3, r3, r2
    61d0:	428b      	cmp	r3, r1
    61d2:	d802      	bhi.n	61da <bt_le_sync+0x34e>
			// jam finished
			|| (le_jam_count == 1)
    61d4:	69e3      	ldr	r3, [r4, #28]
    61d6:	2b01      	cmp	r3, #1
    61d8:	d127      	bne.n	622a <bt_le_sync+0x39e>
			)
		{
			reset_le();
    61da:	f7ff fc03 	bl	59e4 <reset_le>
			le_jam_count = 0;
			TXLED_CLR;
    61de:	4937      	ldr	r1, [pc, #220]	; (62bc <bt_le_sync+0x430>)
			// jam finished
			|| (le_jam_count == 1)
			)
		{
			reset_le();
			le_jam_count = 0;
    61e0:	2300      	movs	r3, #0
			TXLED_CLR;
    61e2:	f44f 7080 	mov.w	r0, #256	; 0x100
			// jam finished
			|| (le_jam_count == 1)
			)
		{
			reset_le();
			le_jam_count = 0;
    61e6:	61e3      	str	r3, [r4, #28]
			TXLED_CLR;
    61e8:	6008      	str	r0, [r1, #0]

			if (jam_mode == JAM_ONCE) {
    61ea:	7ce1      	ldrb	r1, [r4, #19]
			// jam finished
			|| (le_jam_count == 1)
			)
		{
			reset_le();
			le_jam_count = 0;
    61ec:	4a34      	ldr	r2, [pc, #208]	; (62c0 <bt_le_sync+0x434>)
			TXLED_CLR;

			if (jam_mode == JAM_ONCE) {
    61ee:	2901      	cmp	r1, #1
    61f0:	d102      	bne.n	61f8 <bt_le_sync+0x36c>
				jam_mode = JAM_NONE;
    61f2:	74d3      	strb	r3, [r2, #19]
				requested_mode = MODE_IDLE;
    61f4:	7493      	strb	r3, [r2, #18]
				goto cleanup;
    61f6:	e04d      	b.n	6294 <bt_le_sync+0x408>
			}

			// go back to promisc if the connection dies
			if (active_mode == MODE_BT_PROMISC_LE)
    61f8:	2e0a      	cmp	r6, #10
    61fa:	d04b      	beq.n	6294 <bt_le_sync+0x408>
				goto cleanup;

			le.link_state = LINK_LISTENING;
    61fc:	2301      	movs	r3, #1

			cc2400_strobe(SRFOFF);
    61fe:	2064      	movs	r0, #100	; 0x64

			// go back to promisc if the connection dies
			if (active_mode == MODE_BT_PROMISC_LE)
				goto cleanup;

			le.link_state = LINK_LISTENING;
    6200:	762b      	strb	r3, [r5, #24]

			cc2400_strobe(SRFOFF);
    6202:	f002 fcf8 	bl	8bf6 <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK));
    6206:	f002 fcef 	bl	8be8 <cc2400_status>
    620a:	0740      	lsls	r0, r0, #29
    620c:	d4fb      	bmi.n	6206 <bt_le_sync+0x37a>

			/* Retune */
			channel = le_adv_channel != 0 ? le_adv_channel : 2402;
    620e:	f8b5 304a 	ldrh.w	r3, [r5, #74]	; 0x4a
    6212:	b29b      	uxth	r3, r3
    6214:	b123      	cbz	r3, 6220 <bt_le_sync+0x394>
    6216:	4b2b      	ldr	r3, [pc, #172]	; (62c4 <bt_le_sync+0x438>)
    6218:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
    621c:	b29b      	uxth	r3, r3
    621e:	e001      	b.n	6224 <bt_le_sync+0x398>
    6220:	f640 1362 	movw	r3, #2402	; 0x962
    6224:	802b      	strh	r3, [r5, #0]
			restart_jamming = 1;
    6226:	2301      	movs	r3, #1
    6228:	6323      	str	r3, [r4, #48]	; 0x30
		}

		cc2400_set(SYNCL, le.syncl);
    622a:	202c      	movs	r0, #44	; 0x2c
    622c:	8969      	ldrh	r1, [r5, #10]
    622e:	f002 fc0a 	bl	8a46 <cc2400_set>
		cc2400_set(SYNCH, le.synch);
    6232:	202d      	movs	r0, #45	; 0x2d
    6234:	8929      	ldrh	r1, [r5, #8]
    6236:	f002 fc06 	bl	8a46 <cc2400_set>

		if (do_hop)
    623a:	7ae3      	ldrb	r3, [r4, #11]
    623c:	b10b      	cbz	r3, 6242 <bt_le_sync+0x3b6>
			hop();
    623e:	f7ff f913 	bl	5468 <hop>

		//  you can jam but you keep turning off the light 
		if (le_jam_count > 0) {
    6242:	69e3      	ldr	r3, [r4, #28]
    6244:	f8df 8078 	ldr.w	r8, [pc, #120]	; 62c0 <bt_le_sync+0x434>
    6248:	2b00      	cmp	r3, #0
    624a:	dd07      	ble.n	625c <bt_le_sync+0x3d0>
			le_jam();
    624c:	f7ff f8d0 	bl	53f0 <le_jam>
			--le_jam_count;
    6250:	f8d8 301c 	ldr.w	r3, [r8, #28]
    6254:	3b01      	subs	r3, #1
    6256:	f8c8 301c 	str.w	r3, [r8, #28]
    625a:	e016      	b.n	628a <bt_le_sync+0x3fe>
		} else {
			/* RX mode */
			dma_init_le();
    625c:	f001 fd9e 	bl	7d9c <dma_init_le>
			dio_ssp_start();
    6260:	f001 fde4 	bl	7e2c <dio_ssp_start>

			if (restart_jamming) {
    6264:	f8d8 3030 	ldr.w	r3, [r8, #48]	; 0x30
    6268:	b143      	cbz	r3, 627c <bt_le_sync+0x3f0>
				cc2400_rx_sync(rbit(le.access_address));
    626a:	6868      	ldr	r0, [r5, #4]
    626c:	f002 faf6 	bl	885c <rbit>
    6270:	f7fe f8ee 	bl	4450 <cc2400_rx_sync>
				restart_jamming = 0;
    6274:	2300      	movs	r3, #0
    6276:	f8c8 3030 	str.w	r3, [r8, #48]	; 0x30
    627a:	e006      	b.n	628a <bt_le_sync+0x3fe>
			} else {
				// wait till we're in FSLOCK before strobing RX
				while (!(cc2400_status() & FS_LOCK));
    627c:	f002 fcb4 	bl	8be8 <cc2400_status>
    6280:	0741      	lsls	r1, r0, #29
    6282:	d5fb      	bpl.n	627c <bt_le_sync+0x3f0>
				cc2400_strobe(SRX);
    6284:	2062      	movs	r0, #98	; 0x62
    6286:	f002 fcb6 	bl	8bf6 <cc2400_strobe>
			}
		}

		rx_tc = 0;
    628a:	2300      	movs	r3, #0
    628c:	f8c9 3000 	str.w	r3, [r9]
		rx_err = 0;
    6290:	603b      	str	r3, [r7, #0]
    6292:	e619      	b.n	5ec8 <bt_le_sync+0x3c>
	}

cleanup:

	// disable USB interrupts
	ICER0 = ICER0_ICE_USB;
    6294:	4b0c      	ldr	r3, [pc, #48]	; (62c8 <bt_le_sync+0x43c>)
    6296:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    629a:	601a      	str	r2, [r3, #0]

	// reset the radio completely
	cc2400_idle();
    629c:	f7fe f98e 	bl	45bc <cc2400_idle>
	dio_ssp_stop();
    62a0:	f001 fdea 	bl	7e78 <dio_ssp_stop>
	cs_trigger_disable();
    62a4:	f001 fc94 	bl	7bd0 <cs_trigger_disable>
}
    62a8:	b011      	add	sp, #68	; 0x44
    62aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    62ae:	bf00      	nop
    62b0:	10001024 	.word	0x10001024
    62b4:	40004008 	.word	0x40004008
    62b8:	02faf080 	.word	0x02faf080
    62bc:	2009c03c 	.word	0x2009c03c
    62c0:	10000e34 	.word	0x10000e34
    62c4:	1000044c 	.word	0x1000044c
    62c8:	e000e180 	.word	0xe000e180

000062cc <bt_le_sync_cfo>:

//JWHUR cfo estimation tracking
void bt_le_sync_cfo(u8 active_mode) 
{
    62cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    62d0:	b09d      	sub	sp, #116	; 0x74
	int i;
	int8_t rssi;
	static int restart_jamming = 0;
	u8 cfo_buf[DMA_SIZE] = {0, };
    62d2:	2100      	movs	r1, #0
	cs_trigger_disable();
}

//JWHUR cfo estimation tracking
void bt_le_sync_cfo(u8 active_mode) 
{
    62d4:	4607      	mov	r7, r0
	int i;
	int8_t rssi;
	static int restart_jamming = 0;
	u8 cfo_buf[DMA_SIZE] = {0, };
    62d6:	2232      	movs	r2, #50	; 0x32

	modulation = MOD_BT_LOW_ENERGY;
    62d8:	4da8      	ldr	r5, [pc, #672]	; (657c <bt_le_sync_cfo+0x2b0>)
	mode = active_mode;

	le.link_state = LINK_LISTENING;
    62da:	4ca9      	ldr	r4, [pc, #676]	; (6580 <bt_le_sync_cfo+0x2b4>)
void bt_le_sync_cfo(u8 active_mode) 
{
	int i;
	int8_t rssi;
	static int restart_jamming = 0;
	u8 cfo_buf[DMA_SIZE] = {0, };
    62dc:	a802      	add	r0, sp, #8
    62de:	f7fd ffa7 	bl	4230 <memset>

	modulation = MOD_BT_LOW_ENERGY;
    62e2:	2301      	movs	r3, #1
    62e4:	702b      	strb	r3, [r5, #0]
	mode = active_mode;

	le.link_state = LINK_LISTENING;
    62e6:	7623      	strb	r3, [r4, #24]

	ISER0 = ISER0_ISE_USB;
    62e8:	4ba6      	ldr	r3, [pc, #664]	; (6584 <bt_le_sync_cfo+0x2b8>)
    62ea:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
	int8_t rssi;
	static int restart_jamming = 0;
	u8 cfo_buf[DMA_SIZE] = {0, };

	modulation = MOD_BT_LOW_ENERGY;
	mode = active_mode;
    62ee:	746f      	strb	r7, [r5, #17]

	le.link_state = LINK_LISTENING;

	ISER0 = ISER0_ISE_USB;
    62f0:	601a      	str	r2, [r3, #0]
	RXLED_CLR;
    62f2:	4ba5      	ldr	r3, [pc, #660]	; (6588 <bt_le_sync_cfo+0x2bc>)
    62f4:	2210      	movs	r2, #16
    62f6:	601a      	str	r2, [r3, #0]
	queue_init();
    62f8:	f001 fb1a 	bl	7930 <queue_init>
	dio_ssp_init();
    62fc:	f002 fb12 	bl	8924 <dio_ssp_init>
	dma_init_le();
    6300:	f001 fd4c 	bl	7d9c <dma_init_le>
	dio_ssp_start();
    6304:	f001 fd92 	bl	7e2c <dio_ssp_start>

	cc2400_rx_sync(rbit(le.access_address));
    6308:	6860      	ldr	r0, [r4, #4]
    630a:	f002 faa7 	bl	885c <rbit>
    630e:	f7fe f89f 	bl	4450 <cc2400_rx_sync>

	while (requested_mode == active_mode) {
    6312:	7cab      	ldrb	r3, [r5, #18]
    6314:	42bb      	cmp	r3, r7
    6316:	f040 81cd 	bne.w	66b4 <bt_le_sync_cfo+0x3e8>
		if (requested_channel != 0) {
    631a:	4b98      	ldr	r3, [pc, #608]	; (657c <bt_le_sync_cfo+0x2b0>)
    631c:	89db      	ldrh	r3, [r3, #14]
    631e:	b29b      	uxth	r3, r3
    6320:	b1cb      	cbz	r3, 6356 <bt_le_sync_cfo+0x8a>
			cc2400_strobe(SRFOFF);
    6322:	2064      	movs	r0, #100	; 0x64
    6324:	f002 fc67 	bl	8bf6 <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK));
    6328:	f002 fc5e 	bl	8be8 <cc2400_status>
    632c:	0746      	lsls	r6, r0, #29
    632e:	d4fb      	bmi.n	6328 <bt_le_sync_cfo+0x5c>
			cc2400_set(FSDIV, channel - 1);
    6330:	8821      	ldrh	r1, [r4, #0]
    6332:	2002      	movs	r0, #2
    6334:	b289      	uxth	r1, r1
    6336:	3901      	subs	r1, #1
    6338:	b289      	uxth	r1, r1
    633a:	f002 fb84 	bl	8a46 <cc2400_set>
			cc2400_strobe(SFSON);
    633e:	2061      	movs	r0, #97	; 0x61
    6340:	f002 fc59 	bl	8bf6 <cc2400_strobe>
			while (!(cc2400_status() & FS_LOCK));
    6344:	f002 fc50 	bl	8be8 <cc2400_status>
    6348:	0740      	lsls	r0, r0, #29
    634a:	d5fb      	bpl.n	6344 <bt_le_sync_cfo+0x78>
			cc2400_strobe(SRX);
    634c:	2062      	movs	r0, #98	; 0x62
    634e:	f002 fc52 	bl	8bf6 <cc2400_strobe>
			requested_channel = 0;
    6352:	2300      	movs	r3, #0
    6354:	81eb      	strh	r3, [r5, #14]
		}
		RXLED_CLR;
    6356:	4b8c      	ldr	r3, [pc, #560]	; (6588 <bt_le_sync_cfo+0x2bc>)
    6358:	2210      	movs	r2, #16
    635a:	601a      	str	r2, [r3, #0]
		rssi_reset();
    635c:	f001 fb78 	bl	7a50 <rssi_reset>
		while ((rx_tc == 0) && (rx_err == 0) && (do_hop == 0) && requested_mode == active_mode) ;
    6360:	4b8a      	ldr	r3, [pc, #552]	; (658c <bt_le_sync_cfo+0x2c0>)
    6362:	681a      	ldr	r2, [r3, #0]
    6364:	4699      	mov	r9, r3
    6366:	b942      	cbnz	r2, 637a <bt_le_sync_cfo+0xae>
    6368:	4b89      	ldr	r3, [pc, #548]	; (6590 <bt_le_sync_cfo+0x2c4>)
    636a:	681b      	ldr	r3, [r3, #0]
    636c:	b92b      	cbnz	r3, 637a <bt_le_sync_cfo+0xae>
    636e:	7aeb      	ldrb	r3, [r5, #11]
    6370:	b91b      	cbnz	r3, 637a <bt_le_sync_cfo+0xae>
    6372:	4b82      	ldr	r3, [pc, #520]	; (657c <bt_le_sync_cfo+0x2b0>)
    6374:	7c9b      	ldrb	r3, [r3, #18]
    6376:	42bb      	cmp	r3, r7
    6378:	d0f2      	beq.n	6360 <bt_le_sync_cfo+0x94>
		rssi = (int8_t)(cc2400_get(RSSI) >> 8);
    637a:	2006      	movs	r0, #6
    637c:	f002 fb5a 	bl	8a34 <cc2400_get>
		rssi_min = rssi_max = rssi;
    6380:	4b84      	ldr	r3, [pc, #528]	; (6594 <bt_le_sync_cfo+0x2c8>)
			requested_channel = 0;
		}
		RXLED_CLR;
		rssi_reset();
		while ((rx_tc == 0) && (rx_err == 0) && (do_hop == 0) && requested_mode == active_mode) ;
		rssi = (int8_t)(cc2400_get(RSSI) >> 8);
    6382:	f3c0 2007 	ubfx	r0, r0, #8, #8
		rssi_min = rssi_max = rssi;

		if (requested_mode != active_mode) {
    6386:	7caa      	ldrb	r2, [r5, #18]
		}
		RXLED_CLR;
		rssi_reset();
		while ((rx_tc == 0) && (rx_err == 0) && (do_hop == 0) && requested_mode == active_mode) ;
		rssi = (int8_t)(cc2400_get(RSSI) >> 8);
		rssi_min = rssi_max = rssi;
    6388:	7018      	strb	r0, [r3, #0]
    638a:	4b83      	ldr	r3, [pc, #524]	; (6598 <bt_le_sync_cfo+0x2cc>)

		if (requested_mode != active_mode) {
    638c:	42ba      	cmp	r2, r7
		}
		RXLED_CLR;
		rssi_reset();
		while ((rx_tc == 0) && (rx_err == 0) && (do_hop == 0) && requested_mode == active_mode) ;
		rssi = (int8_t)(cc2400_get(RSSI) >> 8);
		rssi_min = rssi_max = rssi;
    638e:	7018      	strb	r0, [r3, #0]

		if (requested_mode != active_mode) {
    6390:	4b7a      	ldr	r3, [pc, #488]	; (657c <bt_le_sync_cfo+0x2b0>)
    6392:	f040 818f 	bne.w	66b4 <bt_le_sync_cfo+0x3e8>
			goto cleanup;
		}
		if (rx_err) {
    6396:	4e7e      	ldr	r6, [pc, #504]	; (6590 <bt_le_sync_cfo+0x2c4>)
    6398:	6832      	ldr	r2, [r6, #0]
    639a:	b11a      	cbz	r2, 63a4 <bt_le_sync_cfo+0xd8>
			status |= DMA_ERROR;
    639c:	785a      	ldrb	r2, [r3, #1]
    639e:	f042 0202 	orr.w	r2, r2, #2
    63a2:	705a      	strb	r2, [r3, #1]
		}
		if (do_hop)
    63a4:	7aeb      	ldrb	r3, [r5, #11]
    63a6:	f003 08ff 	and.w	r8, r3, #255	; 0xff
    63aa:	2b00      	cmp	r3, #0
    63ac:	f040 80d6 	bne.w	655c <bt_le_sync_cfo+0x290>
			goto rx_flush;
		if (!rx_tc)
    63b0:	f8d9 3000 	ldr.w	r3, [r9]
    63b4:	2b00      	cmp	r3, #0
    63b6:	d0ac      	beq.n	6312 <bt_le_sync_cfo+0x46>
			continue;
		
		uint32_t packet[48/4+1] = {0, };
    63b8:	a80f      	add	r0, sp, #60	; 0x3c
    63ba:	4641      	mov	r1, r8
    63bc:	2234      	movs	r2, #52	; 0x34
    63be:	f7fd ff37 	bl	4230 <memset>
		uint32_t whiten_packet[48/4+1] = {0, };
		u8 *p = (u8 *)packet;

		//JWHUR buffering carrier frequency offset estimation
		for (i = 0; i < DMA_SIZE; i++) {
			cfo_buf[i] = cc2400_get_rev(FREQEST);
    63c2:	2007      	movs	r0, #7
    63c4:	f002 fb4e 	bl	8a64 <cc2400_get_rev>
    63c8:	ab02      	add	r3, sp, #8
    63ca:	f803 0008 	strb.w	r0, [r3, r8]
		uint32_t packet[48/4+1] = {0, };
		uint32_t whiten_packet[48/4+1] = {0, };
		u8 *p = (u8 *)packet;

		//JWHUR buffering carrier frequency offset estimation
		for (i = 0; i < DMA_SIZE; i++) {
    63ce:	f108 0801 	add.w	r8, r8, #1
    63d2:	f1b8 0f32 	cmp.w	r8, #50	; 0x32
    63d6:	d1f4      	bne.n	63c2 <bt_le_sync_cfo+0xf6>
			cfo_buf[i] = cc2400_get_rev(FREQEST);
		}

		packet[0] = le.access_address;
		
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    63d8:	8820      	ldrh	r0, [r4, #0]
		//JWHUR buffering carrier frequency offset estimation
		for (i = 0; i < DMA_SIZE; i++) {
			cfo_buf[i] = cc2400_get_rev(FREQEST);
		}

		packet[0] = le.access_address;
    63da:	6863      	ldr	r3, [r4, #4]
		
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    63dc:	b280      	uxth	r0, r0
    63de:	3862      	subs	r0, #98	; 0x62
    63e0:	b2c0      	uxtb	r0, r0
		//JWHUR buffering carrier frequency offset estimation
		for (i = 0; i < DMA_SIZE; i++) {
			cfo_buf[i] = cc2400_get_rev(FREQEST);
		}

		packet[0] = le.access_address;
    63e2:	930f      	str	r3, [sp, #60]	; 0x3c
		
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    63e4:	f001 f9aa 	bl	773c <btle_channel_index>
		for (i=0; i<4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
    63e8:	f8df b1c0 	ldr.w	fp, [pc, #448]	; 65ac <bt_le_sync_cfo+0x2e0>
			cfo_buf[i] = cc2400_get_rev(FREQEST);
		}

		packet[0] = le.access_address;
		
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    63ec:	f04f 0a30 	mov.w	sl, #48	; 0x30
		for (i=0; i<4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
    63f0:	f89b e000 	ldrb.w	lr, [fp]
					   | rxbuf1[i+1] << 16
    63f4:	f89b 8001 	ldrb.w	r8, [fp, #1]
			cfo_buf[i] = cc2400_get_rev(FREQEST);
		}

		packet[0] = le.access_address;
		
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    63f8:	fb0a fa00 	mul.w	sl, sl, r0
		for (i=0; i<4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
					   | rxbuf1[i+2] << 8
    63fc:	f89b 1002 	ldrb.w	r1, [fp, #2]
		packet[0] = le.access_address;
		
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
		for (i=0; i<4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
    6400:	ea4f 4808 	mov.w	r8, r8, lsl #16
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
    6404:	f89b 0003 	ldrb.w	r0, [fp, #3]
		packet[0] = le.access_address;
		
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
		for (i=0; i<4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
    6408:	ea48 680e 	orr.w	r8, r8, lr, lsl #24
			cfo_buf[i] = cc2400_get_rev(FREQEST);
		}

		packet[0] = le.access_address;
		
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    640c:	4a63      	ldr	r2, [pc, #396]	; (659c <bt_le_sync_cfo+0x2d0>)
		for (i=0; i<4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
					   | rxbuf1[i+2] << 8
    640e:	ea48 0800 	orr.w	r8, r8, r0
					   | rxbuf1[i+3] << 0;
    6412:	ea48 2801 	orr.w	r8, r8, r1, lsl #8
			cfo_buf[i] = cc2400_get_rev(FREQEST);
		}

		packet[0] = le.access_address;
		
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    6416:	eb02 030a 	add.w	r3, r2, sl
		for (i=0; i<4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    641a:	4640      	mov	r0, r8
			cfo_buf[i] = cc2400_get_rev(FREQEST);
		}

		packet[0] = le.access_address;
		
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    641c:	9301      	str	r3, [sp, #4]
		for (i=0; i<4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    641e:	9200      	str	r2, [sp, #0]
    6420:	f002 fa1c 	bl	885c <rbit>
    6424:	9a00      	ldr	r2, [sp, #0]
    6426:	f852 200a 	ldr.w	r2, [r2, sl]
    642a:	4050      	eors	r0, r2
    642c:	9010      	str	r0, [sp, #64]	; 0x40
			whiten_packet[i/4+1] = rbit(v);
    642e:	4640      	mov	r0, r8
    6430:	f002 fa14 	bl	885c <rbit>
		}

		unsigned len = (p[5] & 0x3f) + 2;
    6434:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    6438:	f002 0a3f 	and.w	sl, r2, #63	; 0x3f
    643c:	f10a 0802 	add.w	r8, sl, #2
		cfo_buf[DMA_SIZE - 1] = p[5];

		if (len > 39)
    6440:	f1b8 0f27 	cmp.w	r8, #39	; 0x27
			packet[i/4+1] = rbit(v) ^ whit[i/4];
			whiten_packet[i/4+1] = rbit(v);
		}

		unsigned len = (p[5] & 0x3f) + 2;
		cfo_buf[DMA_SIZE - 1] = p[5];
    6444:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39

		if (len > 39)
    6448:	f200 8088 	bhi.w	655c <bt_le_sync_cfo+0x290>
			goto rx_flush;

		unsigned total_transfers = ((len + 3) + 4 - 1) / 4;
    644c:	f10a 0a08 	add.w	sl, sl, #8
    6450:	ea4f 029a 	mov.w	r2, sl, lsr #2
		if (total_transfers < 11) {
    6454:	2a0b      	cmp	r2, #11
    6456:	d00b      	beq.n	6470 <bt_le_sync_cfo+0x1a4>
			while (DMACC0DestAddr < (uint32_t)rxbuf1 + 4 * total_transfers && rx_err == 0) ;
    6458:	eb0b 0382 	add.w	r3, fp, r2, lsl #2
    645c:	4a50      	ldr	r2, [pc, #320]	; (65a0 <bt_le_sync_cfo+0x2d4>)
    645e:	6812      	ldr	r2, [r2, #0]
    6460:	429a      	cmp	r2, r3
    6462:	d209      	bcs.n	6478 <bt_le_sync_cfo+0x1ac>
    6464:	6831      	ldr	r1, [r6, #0]
    6466:	2900      	cmp	r1, #0
    6468:	d0f8      	beq.n	645c <bt_le_sync_cfo+0x190>
    646a:	e005      	b.n	6478 <bt_le_sync_cfo+0x1ac>
		} else { while (DMACC0Config & DMACCxConfig_E && rx_err == 0) ;
    646c:	6833      	ldr	r3, [r6, #0]
    646e:	b91b      	cbnz	r3, 6478 <bt_le_sync_cfo+0x1ac>
    6470:	4b4c      	ldr	r3, [pc, #304]	; (65a4 <bt_le_sync_cfo+0x2d8>)
    6472:	681b      	ldr	r3, [r3, #0]
    6474:	07d9      	lsls	r1, r3, #31
    6476:	d4f9      	bmi.n	646c <bt_le_sync_cfo+0x1a0>
		}

		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    6478:	4b4b      	ldr	r3, [pc, #300]	; (65a8 <bt_le_sync_cfo+0x2dc>)
		cc2400_strobe(SFSON);
    647a:	2061      	movs	r0, #97	; 0x61
		if (total_transfers < 11) {
			while (DMACC0DestAddr < (uint32_t)rxbuf1 + 4 * total_transfers && rx_err == 0) ;
		} else { while (DMACC0Config & DMACCxConfig_E && rx_err == 0) ;
		}

		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    647c:	681a      	ldr	r2, [r3, #0]
		cc2400_strobe(SFSON);

		for (i=4; i<44; i+=4) {
    647e:	2604      	movs	r6, #4
		if (total_transfers < 11) {
			while (DMACC0DestAddr < (uint32_t)rxbuf1 + 4 * total_transfers && rx_err == 0) ;
		} else { while (DMACC0Config & DMACCxConfig_E && rx_err == 0) ;
		}

		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    6480:	f022 0201 	bic.w	r2, r2, #1
    6484:	601a      	str	r2, [r3, #0]
		cc2400_strobe(SFSON);
    6486:	f002 fbb6 	bl	8bf6 <cc2400_strobe>

		for (i=4; i<44; i+=4) {
			uint32_t v = rxbuf1[i+0] << 24
    648a:	4b48      	ldr	r3, [pc, #288]	; (65ac <bt_le_sync_cfo+0x2e0>)
    648c:	1c72      	adds	r2, r6, #1
    648e:	5d98      	ldrb	r0, [r3, r6]
    6490:	f106 0e03 	add.w	lr, r6, #3
					   | rxbuf1[i+1] << 16
    6494:	5c99      	ldrb	r1, [r3, r2]
    6496:	1cb2      	adds	r2, r6, #2
					   | rxbuf1[i+2] << 8
    6498:	5c9a      	ldrb	r2, [r3, r2]
					   | rxbuf1[i+3] << 0;
    649a:	f813 300e 	ldrb.w	r3, [r3, lr]
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
		cc2400_strobe(SFSON);

		for (i=4; i<44; i+=4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
    649e:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
					   | rxbuf1[i+2] << 8
    64a2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
					   | rxbuf1[i+3] << 0;
    64a6:	ea43 2b02 	orr.w	fp, r3, r2, lsl #8
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    64aa:	4658      	mov	r0, fp
    64ac:	10b2      	asrs	r2, r6, #2
    64ae:	9200      	str	r2, [sp, #0]
    64b0:	f002 f9d4 	bl	885c <rbit>
    64b4:	9a00      	ldr	r2, [sp, #0]
    64b6:	ab1c      	add	r3, sp, #112	; 0x70
    64b8:	eb03 0182 	add.w	r1, r3, r2, lsl #2
    64bc:	9b01      	ldr	r3, [sp, #4]
		}

		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
		cc2400_strobe(SFSON);

		for (i=4; i<44; i+=4) {
    64be:	3604      	adds	r6, #4
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    64c0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    64c4:	4050      	eors	r0, r2
    64c6:	f841 0c30 	str.w	r0, [r1, #-48]
			whiten_packet[i/4+1] = rbit(v);
    64ca:	4658      	mov	r0, fp
    64cc:	f002 f9c6 	bl	885c <rbit>
		}

		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
		cc2400_strobe(SFSON);

		for (i=4; i<44; i+=4) {
    64d0:	2e2c      	cmp	r6, #44	; 0x2c
    64d2:	d1da      	bne.n	648a <bt_le_sync_cfo+0x1be>
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
			whiten_packet[i/4+1] = rbit(v);
		}

		if (le.crc_verify) {
    64d4:	6963      	ldr	r3, [r4, #20]
    64d6:	b973      	cbnz	r3, 64f6 <bt_le_sync_cfo+0x22a>
						 | (p[4+len+0] << 0);
			if (calc_crc != wire_crc)
				goto rx_flush;
		}

		RXLED_SET;
    64d8:	4b35      	ldr	r3, [pc, #212]	; (65b0 <bt_le_sync_cfo+0x2e4>)
    64da:	2210      	movs	r2, #16
    64dc:	601a      	str	r2, [r3, #0]
		packet_cb((uint8_t *)packet);
    64de:	a80f      	add	r0, sp, #60	; 0x3c
    64e0:	69ab      	ldr	r3, [r5, #24]
    64e2:	4798      	blx	r3

		ICER0 = ICER0_ICE_USB;
    64e4:	4b33      	ldr	r3, [pc, #204]	; (65b4 <bt_le_sync_cfo+0x2e8>)
    64e6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    64ea:	601a      	str	r2, [r3, #0]
		if (p[10] == 0x55 && p[11] == 0xec) {
    64ec:	f89d 3046 	ldrb.w	r3, [sp, #70]	; 0x46
    64f0:	2b55      	cmp	r3, #85	; 0x55
    64f2:	d124      	bne.n	653e <bt_le_sync_cfo+0x272>
    64f4:	e017      	b.n	6526 <bt_le_sync_cfo+0x25a>
			packet[i/4+1] = rbit(v) ^ whit[i/4];
			whiten_packet[i/4+1] = rbit(v);
		}

		if (le.crc_verify) {
			u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, p + 4, len);
    64f6:	4b22      	ldr	r3, [pc, #136]	; (6580 <bt_le_sync_cfo+0x2b4>)
    64f8:	a910      	add	r1, sp, #64	; 0x40
    64fa:	6918      	ldr	r0, [r3, #16]
    64fc:	4642      	mov	r2, r8
    64fe:	f001 f99d 	bl	783c <btle_crcgen_lut>
			u32 wire_crc = (p[4+len+2] << 16)
    6502:	ab1c      	add	r3, sp, #112	; 0x70
    6504:	4453      	add	r3, sl
    6506:	f813 2c34 	ldrb.w	r2, [r3, #-52]
						 | (p[4+len+1] << 8)
    650a:	ab1c      	add	r3, sp, #112	; 0x70
    650c:	4443      	add	r3, r8
    650e:	f813 1c2f 	ldrb.w	r1, [r3, #-47]
    6512:	0209      	lsls	r1, r1, #8
    6514:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
						 | (p[4+len+0] << 0);
    6518:	f813 2c30 	ldrb.w	r2, [r3, #-48]
    651c:	ea41 0302 	orr.w	r3, r1, r2
			if (calc_crc != wire_crc)
    6520:	4298      	cmp	r0, r3
    6522:	d11b      	bne.n	655c <bt_le_sync_cfo+0x290>
    6524:	e7d8      	b.n	64d8 <bt_le_sync_cfo+0x20c>

		RXLED_SET;
		packet_cb((uint8_t *)packet);

		ICER0 = ICER0_ICE_USB;
		if (p[10] == 0x55 && p[11] == 0xec) {
    6526:	f89d 3047 	ldrb.w	r3, [sp, #71]	; 0x47
    652a:	2bec      	cmp	r3, #236	; 0xec
    652c:	d107      	bne.n	653e <bt_le_sync_cfo+0x272>
			enqueue(LE_PACKET, (uint8_t *)packet);
    652e:	a90f      	add	r1, sp, #60	; 0x3c
    6530:	2001      	movs	r0, #1
    6532:	f7fd ffe9 	bl	4508 <enqueue>
			enqueue(CFO_TRACK, (uint8_t *)cfo_buf);
    6536:	2007      	movs	r0, #7
    6538:	a902      	add	r1, sp, #8
    653a:	f7fd ffe5 	bl	4508 <enqueue>
			//enqueue(MESSAGE, (uint8_t *)whiten_packet);
		}
		ISER0 = ISER0_ISE_USB;
    653e:	4b11      	ldr	r3, [pc, #68]	; (6584 <bt_le_sync_cfo+0x2b8>)
    6540:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    6544:	601a      	str	r2, [r3, #0]

		le.last_packet = CLK100NS;
    6546:	4b1c      	ldr	r3, [pc, #112]	; (65b8 <bt_le_sync_cfo+0x2ec>)
    6548:	4a1c      	ldr	r2, [pc, #112]	; (65bc <bt_le_sync_cfo+0x2f0>)
    654a:	681b      	ldr	r3, [r3, #0]
    654c:	6812      	ldr	r2, [r2, #0]
    654e:	f3c3 0313 	ubfx	r3, r3, #0, #20
    6552:	f640 4135 	movw	r1, #3125	; 0xc35
    6556:	fb01 2303 	mla	r3, r1, r3, r2
    655a:	6463      	str	r3, [r4, #68]	; 0x44

	rx_flush:
		cc2400_strobe(SFSON);
    655c:	2061      	movs	r0, #97	; 0x61
    655e:	f002 fb4a 	bl	8bf6 <cc2400_strobe>
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    6562:	4b11      	ldr	r3, [pc, #68]	; (65a8 <bt_le_sync_cfo+0x2dc>)
    6564:	681a      	ldr	r2, [r3, #0]
    6566:	f022 0201 	bic.w	r2, r2, #1
    656a:	601a      	str	r2, [r3, #0]
		while (SSP1SR & SSPSR_RNE) {
    656c:	4b14      	ldr	r3, [pc, #80]	; (65c0 <bt_le_sync_cfo+0x2f4>)
    656e:	681b      	ldr	r3, [r3, #0]
    6570:	075a      	lsls	r2, r3, #29
    6572:	d529      	bpl.n	65c8 <bt_le_sync_cfo+0x2fc>
			u8 tmp = (u8) DIO_SSP_DR;
    6574:	4b13      	ldr	r3, [pc, #76]	; (65c4 <bt_le_sync_cfo+0x2f8>)
    6576:	681b      	ldr	r3, [r3, #0]
    6578:	e7f8      	b.n	656c <bt_le_sync_cfo+0x2a0>
    657a:	bf00      	nop
    657c:	10000e34 	.word	0x10000e34
    6580:	1000044c 	.word	0x1000044c
    6584:	e000e100 	.word	0xe000e100
    6588:	2009c03c 	.word	0x2009c03c
    658c:	10001004 	.word	0x10001004
    6590:	1000151c 	.word	0x1000151c
    6594:	10001008 	.word	0x10001008
    6598:	1000100a 	.word	0x1000100a
    659c:	0000a0a4 	.word	0x0000a0a4
    65a0:	50004104 	.word	0x50004104
    65a4:	50004110 	.word	0x50004110
    65a8:	40030024 	.word	0x40030024
    65ac:	100014e9 	.word	0x100014e9
    65b0:	2009c038 	.word	0x2009c038
    65b4:	e000e180 	.word	0xe000e180
    65b8:	10001024 	.word	0x10001024
    65bc:	40004008 	.word	0x40004008
    65c0:	4003000c 	.word	0x4003000c
    65c4:	40030008 	.word	0x40030008
		}
		u32 now = CLK100NS;
    65c8:	4b41      	ldr	r3, [pc, #260]	; (66d0 <bt_le_sync_cfo+0x404>)
    65ca:	4a42      	ldr	r2, [pc, #264]	; (66d4 <bt_le_sync_cfo+0x408>)
    65cc:	681b      	ldr	r3, [r3, #0]
    65ce:	6812      	ldr	r2, [r2, #0]
    65d0:	f640 4135 	movw	r1, #3125	; 0xc35
    65d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
    65d8:	fb01 2303 	mla	r3, r1, r3, r2
		if (now <le.last_packet)
    65dc:	6c62      	ldr	r2, [r4, #68]	; 0x44
			now += 3276800000;
		if ( ((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING) && (now - le.last_packet > 50000000)) || (le_jam_count == 1) ) {
    65de:	7e21      	ldrb	r1, [r4, #24]
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
		while (SSP1SR & SSPSR_RNE) {
			u8 tmp = (u8) DIO_SSP_DR;
		}
		u32 now = CLK100NS;
		if (now <le.last_packet)
    65e0:	4293      	cmp	r3, r2
			now += 3276800000;
		if ( ((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING) && (now - le.last_packet > 50000000)) || (le_jam_count == 1) ) {
    65e2:	f1a1 0102 	sub.w	r1, r1, #2
		while (SSP1SR & SSPSR_RNE) {
			u8 tmp = (u8) DIO_SSP_DR;
		}
		u32 now = CLK100NS;
		if (now <le.last_packet)
			now += 3276800000;
    65e6:	bf38      	it	cc
    65e8:	f103 4343 	addcc.w	r3, r3, #3271557120	; 0xc3000000
		if ( ((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING) && (now - le.last_packet > 50000000)) || (le_jam_count == 1) ) {
    65ec:	b2c9      	uxtb	r1, r1
		while (SSP1SR & SSPSR_RNE) {
			u8 tmp = (u8) DIO_SSP_DR;
		}
		u32 now = CLK100NS;
		if (now <le.last_packet)
			now += 3276800000;
    65ee:	bf38      	it	cc
    65f0:	f503 03a0 	addcc.w	r3, r3, #5242880	; 0x500000
		if ( ((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING) && (now - le.last_packet > 50000000)) || (le_jam_count == 1) ) {
    65f4:	2901      	cmp	r1, #1
    65f6:	d803      	bhi.n	6600 <bt_le_sync_cfo+0x334>
    65f8:	4937      	ldr	r1, [pc, #220]	; (66d8 <bt_le_sync_cfo+0x40c>)
    65fa:	1a9b      	subs	r3, r3, r2
    65fc:	428b      	cmp	r3, r1
    65fe:	d802      	bhi.n	6606 <bt_le_sync_cfo+0x33a>
    6600:	69eb      	ldr	r3, [r5, #28]
    6602:	2b01      	cmp	r3, #1
    6604:	d125      	bne.n	6652 <bt_le_sync_cfo+0x386>
			reset_le();
    6606:	f7ff f9ed 	bl	59e4 <reset_le>
			le_jam_count = 0;
			TXLED_CLR;
    660a:	4934      	ldr	r1, [pc, #208]	; (66dc <bt_le_sync_cfo+0x410>)
		u32 now = CLK100NS;
		if (now <le.last_packet)
			now += 3276800000;
		if ( ((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING) && (now - le.last_packet > 50000000)) || (le_jam_count == 1) ) {
			reset_le();
			le_jam_count = 0;
    660c:	2300      	movs	r3, #0
			TXLED_CLR;
    660e:	f44f 7080 	mov.w	r0, #256	; 0x100
		u32 now = CLK100NS;
		if (now <le.last_packet)
			now += 3276800000;
		if ( ((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING) && (now - le.last_packet > 50000000)) || (le_jam_count == 1) ) {
			reset_le();
			le_jam_count = 0;
    6612:	61eb      	str	r3, [r5, #28]
			TXLED_CLR;
    6614:	6008      	str	r0, [r1, #0]
			if (jam_mode == JAM_ONCE) {
    6616:	7ce9      	ldrb	r1, [r5, #19]
		u32 now = CLK100NS;
		if (now <le.last_packet)
			now += 3276800000;
		if ( ((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING) && (now - le.last_packet > 50000000)) || (le_jam_count == 1) ) {
			reset_le();
			le_jam_count = 0;
    6618:	4a31      	ldr	r2, [pc, #196]	; (66e0 <bt_le_sync_cfo+0x414>)
			TXLED_CLR;
			if (jam_mode == JAM_ONCE) {
    661a:	2901      	cmp	r1, #1
    661c:	d102      	bne.n	6624 <bt_le_sync_cfo+0x358>
				jam_mode = JAM_NONE;
    661e:	74d3      	strb	r3, [r2, #19]
				requested_mode = MODE_IDLE;
    6620:	7493      	strb	r3, [r2, #18]
				goto cleanup;
    6622:	e047      	b.n	66b4 <bt_le_sync_cfo+0x3e8>
			}
			le.link_state = LINK_LISTENING;
    6624:	2301      	movs	r3, #1
			cc2400_strobe(SRFOFF);
    6626:	2064      	movs	r0, #100	; 0x64
			if (jam_mode == JAM_ONCE) {
				jam_mode = JAM_NONE;
				requested_mode = MODE_IDLE;
				goto cleanup;
			}
			le.link_state = LINK_LISTENING;
    6628:	7623      	strb	r3, [r4, #24]
			cc2400_strobe(SRFOFF);
    662a:	f002 fae4 	bl	8bf6 <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK));
    662e:	f002 fadb 	bl	8be8 <cc2400_status>
    6632:	0743      	lsls	r3, r0, #29
    6634:	d4fb      	bmi.n	662e <bt_le_sync_cfo+0x362>

			channel = le_adv_channel != 0 ? le_adv_channel : 2402;
    6636:	f8b4 304a 	ldrh.w	r3, [r4, #74]	; 0x4a
    663a:	b29b      	uxth	r3, r3
    663c:	b123      	cbz	r3, 6648 <bt_le_sync_cfo+0x37c>
    663e:	4b29      	ldr	r3, [pc, #164]	; (66e4 <bt_le_sync_cfo+0x418>)
    6640:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
    6644:	b29b      	uxth	r3, r3
    6646:	e001      	b.n	664c <bt_le_sync_cfo+0x380>
    6648:	f640 1362 	movw	r3, #2402	; 0x962
    664c:	8023      	strh	r3, [r4, #0]
			restart_jamming = 1;
    664e:	2301      	movs	r3, #1
    6650:	636b      	str	r3, [r5, #52]	; 0x34
		}

		cc2400_set(SYNCL, le.syncl);
    6652:	202c      	movs	r0, #44	; 0x2c
    6654:	8961      	ldrh	r1, [r4, #10]
    6656:	f002 f9f6 	bl	8a46 <cc2400_set>
		cc2400_set(SYNCH, le.synch);
    665a:	202d      	movs	r0, #45	; 0x2d
    665c:	8921      	ldrh	r1, [r4, #8]
    665e:	f002 f9f2 	bl	8a46 <cc2400_set>

		if (do_hop)
    6662:	7aeb      	ldrb	r3, [r5, #11]
    6664:	b10b      	cbz	r3, 666a <bt_le_sync_cfo+0x39e>
			hop();
    6666:	f7fe feff 	bl	5468 <hop>
		if (le_jam_count > 0) {
    666a:	69eb      	ldr	r3, [r5, #28]
    666c:	4e1c      	ldr	r6, [pc, #112]	; (66e0 <bt_le_sync_cfo+0x414>)
    666e:	2b00      	cmp	r3, #0
    6670:	dd05      	ble.n	667e <bt_le_sync_cfo+0x3b2>
			le_jam();
    6672:	f7fe febd 	bl	53f0 <le_jam>
			--le_jam_count;
    6676:	69f3      	ldr	r3, [r6, #28]
    6678:	3b01      	subs	r3, #1
    667a:	61f3      	str	r3, [r6, #28]
    667c:	e014      	b.n	66a8 <bt_le_sync_cfo+0x3dc>
		} else {
			dma_init_le();
    667e:	f001 fb8d 	bl	7d9c <dma_init_le>
			dio_ssp_start();
    6682:	f001 fbd3 	bl	7e2c <dio_ssp_start>

			if (restart_jamming) {
    6686:	6b73      	ldr	r3, [r6, #52]	; 0x34
    6688:	b13b      	cbz	r3, 669a <bt_le_sync_cfo+0x3ce>
				cc2400_rx_sync(rbit(le.access_address));
    668a:	6860      	ldr	r0, [r4, #4]
    668c:	f002 f8e6 	bl	885c <rbit>
    6690:	f7fd fede 	bl	4450 <cc2400_rx_sync>
				restart_jamming = 0;
    6694:	2300      	movs	r3, #0
    6696:	6373      	str	r3, [r6, #52]	; 0x34
    6698:	e006      	b.n	66a8 <bt_le_sync_cfo+0x3dc>
			} else {
				while (!(cc2400_status() & FS_LOCK));
    669a:	f002 faa5 	bl	8be8 <cc2400_status>
    669e:	0746      	lsls	r6, r0, #29
    66a0:	d5fb      	bpl.n	669a <bt_le_sync_cfo+0x3ce>
				cc2400_strobe(SRX);
    66a2:	2062      	movs	r0, #98	; 0x62
    66a4:	f002 faa7 	bl	8bf6 <cc2400_strobe>
			}
		}
		rx_tc = 0;
		rx_err = 0;
    66a8:	4a0f      	ldr	r2, [pc, #60]	; (66e8 <bt_le_sync_cfo+0x41c>)
			} else {
				while (!(cc2400_status() & FS_LOCK));
				cc2400_strobe(SRX);
			}
		}
		rx_tc = 0;
    66aa:	2300      	movs	r3, #0
    66ac:	f8c9 3000 	str.w	r3, [r9]
		rx_err = 0;
    66b0:	6013      	str	r3, [r2, #0]
    66b2:	e62e      	b.n	6312 <bt_le_sync_cfo+0x46>

	}
	goto cleanup;

cleanup:
	ICER0 = ICER0_ICE_USB;
    66b4:	4b0d      	ldr	r3, [pc, #52]	; (66ec <bt_le_sync_cfo+0x420>)
    66b6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    66ba:	601a      	str	r2, [r3, #0]
	cc2400_idle();
    66bc:	f7fd ff7e 	bl	45bc <cc2400_idle>
	dio_ssp_stop ();
    66c0:	f001 fbda 	bl	7e78 <dio_ssp_stop>
	cs_trigger_disable();
    66c4:	f001 fa84 	bl	7bd0 <cs_trigger_disable>
}
    66c8:	b01d      	add	sp, #116	; 0x74
    66ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    66ce:	bf00      	nop
    66d0:	10001024 	.word	0x10001024
    66d4:	40004008 	.word	0x40004008
    66d8:	02faf080 	.word	0x02faf080
    66dc:	2009c03c 	.word	0x2009c03c
    66e0:	10000e34 	.word	0x10000e34
    66e4:	1000044c 	.word	0x1000044c
    66e8:	1000151c 	.word	0x1000151c
    66ec:	e000e180 	.word	0xe000e180

000066f0 <bt_follow_le>:
			do_hop = 1;
		}
	}
}

void bt_follow_le() {
    66f0:	b510      	push	{r4, lr}
	reset_le();
    66f2:	f7ff f977 	bl	59e4 <reset_le>
	packet_cb = connection_follow_cb;
    66f6:	4c04      	ldr	r4, [pc, #16]	; (6708 <bt_follow_le+0x18>)
    66f8:	4b04      	ldr	r3, [pc, #16]	; (670c <bt_follow_le+0x1c>)
	bt_le_sync(MODE_BT_FOLLOW_LE);
    66fa:	2009      	movs	r0, #9
	}
}

void bt_follow_le() {
	reset_le();
	packet_cb = connection_follow_cb;
    66fc:	61a3      	str	r3, [r4, #24]
	bt_le_sync(MODE_BT_FOLLOW_LE);
    66fe:	f7ff fbc5 	bl	5e8c <bt_le_sync>
	data_cb = cb_follow_le;
	packet_cb = connection_follow_cb;
	bt_generic_le(MODE_BT_FOLLOW_LE);
	*/

	mode = MODE_IDLE;
    6702:	2300      	movs	r3, #0
    6704:	7463      	strb	r3, [r4, #17]
    6706:	bd10      	pop	{r4, pc}
    6708:	10000e34 	.word	0x10000e34
    670c:	0000476d 	.word	0x0000476d

00006710 <bt_tracking_le>:
}

//JWHUR rssi estimation tracking
void bt_tracking_le(uint8_t tracking_mode) {
    6710:	b538      	push	{r3, r4, r5, lr}
    6712:	4604      	mov	r4, r0
	reset_le();
    6714:	f7ff f966 	bl	59e4 <reset_le>
	packet_cb = connection_follow_cb;
    6718:	4b08      	ldr	r3, [pc, #32]	; (673c <bt_tracking_le+0x2c>)
    671a:	4a09      	ldr	r2, [pc, #36]	; (6740 <bt_tracking_le+0x30>)
	if (tracking_mode == MODE_BT_CFO_LE) bt_le_sync_cfo(MODE_BT_CFO_LE);
    671c:	2c11      	cmp	r4, #17
}

//JWHUR rssi estimation tracking
void bt_tracking_le(uint8_t tracking_mode) {
	reset_le();
	packet_cb = connection_follow_cb;
    671e:	619a      	str	r2, [r3, #24]
    6720:	461d      	mov	r5, r3
	if (tracking_mode == MODE_BT_CFO_LE) bt_le_sync_cfo(MODE_BT_CFO_LE);
    6722:	d103      	bne.n	672c <bt_tracking_le+0x1c>
    6724:	4620      	mov	r0, r4
    6726:	f7ff fdd1 	bl	62cc <bt_le_sync_cfo>
    672a:	e004      	b.n	6736 <bt_tracking_le+0x26>
	if (tracking_mode == MODE_BT_RSSI_LE) bt_le_sync_rssi(MODE_BT_RSSI_LE);
    672c:	2c12      	cmp	r4, #18
    672e:	d102      	bne.n	6736 <bt_tracking_le+0x26>
    6730:	4620      	mov	r0, r4
    6732:	f7ff fa83 	bl	5c3c <bt_le_sync_rssi>
	requested_mode = MODE_IDLE;
    6736:	2300      	movs	r3, #0
    6738:	74ab      	strb	r3, [r5, #18]
    673a:	bd38      	pop	{r3, r4, r5, pc}
    673c:	10000e34 	.word	0x10000e34
    6740:	0000476d 	.word	0x0000476d

00006744 <le_promisc_state>:
}

// issue state change message
void le_promisc_state(u8 type, void *data, unsigned len) {
    6744:	b570      	push	{r4, r5, r6, lr}
    6746:	b08e      	sub	sp, #56	; 0x38
    6748:	4606      	mov	r6, r0
    674a:	460d      	mov	r5, r1
    674c:	4614      	mov	r4, r2
	u8 buf[50] = { 0, };
    674e:	a801      	add	r0, sp, #4
    6750:	2100      	movs	r1, #0
    6752:	2232      	movs	r2, #50	; 0x32
    6754:	f7fd fd6c 	bl	4230 <memset>
	if (len > 49)
		len = 49;

	buf[0] = type;
	memcpy(&buf[1], data, len);
    6758:	4629      	mov	r1, r5
    675a:	2c31      	cmp	r4, #49	; 0x31
    675c:	bf34      	ite	cc
    675e:	4622      	movcc	r2, r4
    6760:	2231      	movcs	r2, #49	; 0x31
    6762:	f10d 0005 	add.w	r0, sp, #5
void le_promisc_state(u8 type, void *data, unsigned len) {
	u8 buf[50] = { 0, };
	if (len > 49)
		len = 49;

	buf[0] = type;
    6766:	f88d 6004 	strb.w	r6, [sp, #4]
	memcpy(&buf[1], data, len);
    676a:	f003 fa33 	bl	9bd4 <memcpy>
	enqueue(LE_PROMISC, (uint8_t*)buf);
    676e:	a901      	add	r1, sp, #4
    6770:	2005      	movs	r0, #5
    6772:	f7fd fec9 	bl	4508 <enqueue>
}
    6776:	b00e      	add	sp, #56	; 0x38
    6778:	bd70      	pop	{r4, r5, r6, pc}
    677a:	0000      	movs	r0, r0

0000677c <promisc_recover_hop_increment>:

// divide, rounding to the nearest integer: round up at 0.5.
#define DIVIDE_ROUND(N, D) ((N) + (D)/2) / (D)

void promisc_recover_hop_increment(u8 *packet) {
    677c:	b538      	push	{r3, r4, r5, lr}
	static u32 first_ts = 0;
	if (channel == 2404) {
    677e:	4a31      	ldr	r2, [pc, #196]	; (6844 <promisc_recover_hop_increment+0xc8>)
    6780:	f640 1364 	movw	r3, #2404	; 0x964
    6784:	8811      	ldrh	r1, [r2, #0]
    6786:	4c30      	ldr	r4, [pc, #192]	; (6848 <promisc_recover_hop_increment+0xcc>)
    6788:	b289      	uxth	r1, r1
    678a:	4299      	cmp	r1, r3
    678c:	d10d      	bne.n	67aa <promisc_recover_hop_increment+0x2e>
		first_ts = CLK100NS;
    678e:	4b2f      	ldr	r3, [pc, #188]	; (684c <promisc_recover_hop_increment+0xd0>)
    6790:	4a2f      	ldr	r2, [pc, #188]	; (6850 <promisc_recover_hop_increment+0xd4>)
    6792:	681b      	ldr	r3, [r3, #0]
    6794:	6812      	ldr	r2, [r2, #0]
    6796:	f3c3 0313 	ubfx	r3, r3, #0, #20
    679a:	f640 4135 	movw	r1, #3125	; 0xc35
    679e:	fb01 2303 	mla	r3, r1, r3, r2
    67a2:	63a3      	str	r3, [r4, #56]	; 0x38
		hop_direct_channel = 2406;
    67a4:	f640 1366 	movw	r3, #2406	; 0x966
    67a8:	e048      	b.n	683c <promisc_recover_hop_increment+0xc0>
		do_hop = 1;
	} else if (channel == 2406) {
    67aa:	8810      	ldrh	r0, [r2, #0]
    67ac:	f640 1166 	movw	r1, #2406	; 0x966
    67b0:	b280      	uxth	r0, r0
    67b2:	4288      	cmp	r0, r1
    67b4:	d142      	bne.n	683c <promisc_recover_hop_increment+0xc0>
		u32 second_ts = CLK100NS;
    67b6:	4b25      	ldr	r3, [pc, #148]	; (684c <promisc_recover_hop_increment+0xd0>)
    67b8:	4925      	ldr	r1, [pc, #148]	; (6850 <promisc_recover_hop_increment+0xd4>)
    67ba:	681b      	ldr	r3, [r3, #0]
    67bc:	6809      	ldr	r1, [r1, #0]
    67be:	f640 4035 	movw	r0, #3125	; 0xc35
    67c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
    67c6:	fb00 1303 	mla	r3, r0, r3, r1
		if (second_ts < first_ts)
    67ca:	6ba0      	ldr	r0, [r4, #56]	; 0x38
			second_ts += 3276800000; // handle rollover
		// Number of channels hopped between previous and current timestamp.
		u32 channels_hopped = DIVIDE_ROUND(second_ts - first_ts,
    67cc:	8c52      	ldrh	r2, [r2, #34]	; 0x22
		first_ts = CLK100NS;
		hop_direct_channel = 2406;
		do_hop = 1;
	} else if (channel == 2406) {
		u32 second_ts = CLK100NS;
		if (second_ts < first_ts)
    67ce:	4283      	cmp	r3, r0
			second_ts += 3276800000; // handle rollover
    67d0:	bf3c      	itt	cc
    67d2:	f103 4343 	addcc.w	r3, r3, #3271557120	; 0xc3000000
    67d6:	f503 03a0 	addcc.w	r3, r3, #5242880	; 0x500000
		// Number of channels hopped between previous and current timestamp.
		u32 channels_hopped = DIVIDE_ROUND(second_ts - first_ts,
    67da:	1a1b      	subs	r3, r3, r0
    67dc:	f243 05d4 	movw	r5, #12500	; 0x30d4
    67e0:	f641 006a 	movw	r0, #6250	; 0x186a
    67e4:	fb00 3302 	mla	r3, r0, r2, r3
    67e8:	4355      	muls	r5, r2
    67ea:	fbb3 f3f5 	udiv	r3, r3, r5
										   le.conn_interval * LE_BASECLK);
		if (channels_hopped < 37) {
    67ee:	2b24      	cmp	r3, #36	; 0x24
	} else if (channel == 2406) {
		u32 second_ts = CLK100NS;
		if (second_ts < first_ts)
			second_ts += 3276800000; // handle rollover
		// Number of channels hopped between previous and current timestamp.
		u32 channels_hopped = DIVIDE_ROUND(second_ts - first_ts,
    67f0:	4914      	ldr	r1, [pc, #80]	; (6844 <promisc_recover_hop_increment+0xc8>)
										   le.conn_interval * LE_BASECLK);
		if (channels_hopped < 37) {
    67f2:	d821      	bhi.n	6838 <promisc_recover_hop_increment+0xbc>
			// Get the hop increment based on the number of channels hopped.
			le.channel_increment = hop_interval_lut[channels_hopped];
    67f4:	4817      	ldr	r0, [pc, #92]	; (6854 <promisc_recover_hop_increment+0xd8>)
			le.interval_timer = le.conn_interval / 2;
    67f6:	0852      	lsrs	r2, r2, #1
		// Number of channels hopped between previous and current timestamp.
		u32 channels_hopped = DIVIDE_ROUND(second_ts - first_ts,
										   le.conn_interval * LE_BASECLK);
		if (channels_hopped < 37) {
			// Get the hop increment based on the number of channels hopped.
			le.channel_increment = hop_interval_lut[channels_hopped];
    67f8:	4403      	add	r3, r0
    67fa:	f893 0870 	ldrb.w	r0, [r3, #2160]	; 0x870
			le.interval_timer = le.conn_interval / 2;
    67fe:	840a      	strh	r2, [r1, #32]
		// Number of channels hopped between previous and current timestamp.
		u32 channels_hopped = DIVIDE_ROUND(second_ts - first_ts,
										   le.conn_interval * LE_BASECLK);
		if (channels_hopped < 37) {
			// Get the hop increment based on the number of channels hopped.
			le.channel_increment = hop_interval_lut[channels_hopped];
    6800:	7688      	strb	r0, [r1, #26]
			le.interval_timer = le.conn_interval / 2;
			le.conn_count = 0;
			le.conn_epoch = 0;
			do_hop = 0;
			// Move on to regular connection following.
			le.channel_idx = (1 + le.channel_increment) % 37;
    6802:	2225      	movs	r2, #37	; 0x25
    6804:	3001      	adds	r0, #1
    6806:	fb90 f5f2 	sdiv	r5, r0, r2
    680a:	fb02 0215 	mls	r2, r2, r5, r0
										   le.conn_interval * LE_BASECLK);
		if (channels_hopped < 37) {
			// Get the hop increment based on the number of channels hopped.
			le.channel_increment = hop_interval_lut[channels_hopped];
			le.interval_timer = le.conn_interval / 2;
			le.conn_count = 0;
    680e:	2300      	movs	r3, #0
    6810:	848b      	strh	r3, [r1, #36]	; 0x24
			le.conn_epoch = 0;
    6812:	61cb      	str	r3, [r1, #28]
			do_hop = 0;
    6814:	72e3      	strb	r3, [r4, #11]
			// Move on to regular connection following.
			le.channel_idx = (1 + le.channel_increment) % 37;
			le.link_state = LINK_CONNECTED;
    6816:	2003      	movs	r0, #3
			le.crc_verify = 0;
    6818:	614b      	str	r3, [r1, #20]
			hop_mode = HOP_BTLE;
			packet_cb = connection_follow_cb;
    681a:	4b0f      	ldr	r3, [pc, #60]	; (6858 <promisc_recover_hop_increment+0xdc>)
			le.interval_timer = le.conn_interval / 2;
			le.conn_count = 0;
			le.conn_epoch = 0;
			do_hop = 0;
			// Move on to regular connection following.
			le.channel_idx = (1 + le.channel_increment) % 37;
    681c:	764a      	strb	r2, [r1, #25]
			le.link_state = LINK_CONNECTED;
    681e:	7608      	strb	r0, [r1, #24]
			le.crc_verify = 0;
			hop_mode = HOP_BTLE;
			packet_cb = connection_follow_cb;
			le_promisc_state(3, &le.channel_increment, 1);
    6820:	2201      	movs	r2, #1
    6822:	311a      	adds	r1, #26
			// Move on to regular connection following.
			le.channel_idx = (1 + le.channel_increment) % 37;
			le.link_state = LINK_CONNECTED;
			le.crc_verify = 0;
			hop_mode = HOP_BTLE;
			packet_cb = connection_follow_cb;
    6824:	61a3      	str	r3, [r4, #24]
			do_hop = 0;
			// Move on to regular connection following.
			le.channel_idx = (1 + le.channel_increment) % 37;
			le.link_state = LINK_CONNECTED;
			le.crc_verify = 0;
			hop_mode = HOP_BTLE;
    6826:	72a0      	strb	r0, [r4, #10]
			packet_cb = connection_follow_cb;
			le_promisc_state(3, &le.channel_increment, 1);
    6828:	f7ff ff8c 	bl	6744 <le_promisc_state>

			if (jam_mode != JAM_NONE)
    682c:	7ce3      	ldrb	r3, [r4, #19]
    682e:	b143      	cbz	r3, 6842 <promisc_recover_hop_increment+0xc6>
				le_jam_count = JAM_COUNT_DEFAULT;
    6830:	4b05      	ldr	r3, [pc, #20]	; (6848 <promisc_recover_hop_increment+0xcc>)
    6832:	2228      	movs	r2, #40	; 0x28
    6834:	61da      	str	r2, [r3, #28]
    6836:	bd38      	pop	{r3, r4, r5, pc}

			return;
		}
		hop_direct_channel = 2404;
    6838:	f640 1364 	movw	r3, #2404	; 0x964
		do_hop = 1;
	}
	else {
		hop_direct_channel = 2404;
    683c:	81a3      	strh	r3, [r4, #12]
		do_hop = 1;
    683e:	2301      	movs	r3, #1
    6840:	72e3      	strb	r3, [r4, #11]
    6842:	bd38      	pop	{r3, r4, r5, pc}
    6844:	1000044c 	.word	0x1000044c
    6848:	10000e34 	.word	0x10000e34
    684c:	10001024 	.word	0x10001024
    6850:	40004008 	.word	0x40004008
    6854:	00009fb4 	.word	0x00009fb4
    6858:	0000476d 	.word	0x0000476d

0000685c <promisc_recover_hop_interval>:
	}
}

void promisc_recover_hop_interval(u8 *packet) {
    685c:	b538      	push	{r3, r4, r5, lr}
	static u32 prev_clk = 0;

	u32 cur_clk = CLK100NS;
    685e:	4b25      	ldr	r3, [pc, #148]	; (68f4 <promisc_recover_hop_interval+0x98>)
    6860:	f640 4235 	movw	r2, #3125	; 0xc35
    6864:	681c      	ldr	r4, [r3, #0]
    6866:	4b24      	ldr	r3, [pc, #144]	; (68f8 <promisc_recover_hop_interval+0x9c>)
    6868:	f3c4 0413 	ubfx	r4, r4, #0, #20
    686c:	681b      	ldr	r3, [r3, #0]
	if (cur_clk < prev_clk)
    686e:	4d23      	ldr	r5, [pc, #140]	; (68fc <promisc_recover_hop_interval+0xa0>)
}

void promisc_recover_hop_interval(u8 *packet) {
	static u32 prev_clk = 0;

	u32 cur_clk = CLK100NS;
    6870:	fb02 3404 	mla	r4, r2, r4, r3
	if (cur_clk < prev_clk)
    6874:	6beb      	ldr	r3, [r5, #60]	; 0x3c
    6876:	429c      	cmp	r4, r3
    6878:	d205      	bcs.n	6886 <promisc_recover_hop_interval+0x2a>
		cur_clk += 3267800000; // handle rollover
    687a:	f104 4443 	add.w	r4, r4, #3271557120	; 0xc3000000
    687e:	f5a4 1465 	sub.w	r4, r4, #3751936	; 0x394000
    6882:	f5a4 54a2 	sub.w	r4, r4, #5184	; 0x1440
	u32 clk_diff = cur_clk - prev_clk;
    6886:	1ae3      	subs	r3, r4, r3
	u16 obsv_hop_interval; // observed hop interval

	// probably consecutive data packets on the same channel
	if (clk_diff < 2 * LE_BASECLK)
    6888:	f246 12a7 	movw	r2, #24999	; 0x61a7
    688c:	4293      	cmp	r3, r2
    688e:	d930      	bls.n	68f2 <promisc_recover_hop_interval+0x96>
		return;

	if (clk_diff < le_promisc.smallest_hop_interval)
    6890:	4a1b      	ldr	r2, [pc, #108]	; (6900 <promisc_recover_hop_interval+0xa4>)
    6892:	f8d2 1100 	ldr.w	r1, [r2, #256]	; 0x100
    6896:	428b      	cmp	r3, r1
		le_promisc.smallest_hop_interval = clk_diff;
    6898:	bf38      	it	cc
    689a:	f8c2 3100 	strcc.w	r3, [r2, #256]	; 0x100

	obsv_hop_interval = DIVIDE_ROUND(le_promisc.smallest_hop_interval, 37 * LE_BASECLK);
    689e:	f8d2 2100 	ldr.w	r2, [r2, #256]	; 0x100
    68a2:	4918      	ldr	r1, [pc, #96]	; (6904 <promisc_recover_hop_interval+0xa8>)
    68a4:	f502 3261 	add.w	r2, r2, #230400	; 0x38400
    68a8:	f202 3252 	addw	r2, r2, #850	; 0x352
    68ac:	fbb2 f2f1 	udiv	r2, r2, r1

	if (le.conn_interval == obsv_hop_interval) {
    68b0:	4915      	ldr	r1, [pc, #84]	; (6908 <promisc_recover_hop_interval+0xac>)
		return;

	if (clk_diff < le_promisc.smallest_hop_interval)
		le_promisc.smallest_hop_interval = clk_diff;

	obsv_hop_interval = DIVIDE_ROUND(le_promisc.smallest_hop_interval, 37 * LE_BASECLK);
    68b2:	b292      	uxth	r2, r2

	if (le.conn_interval == obsv_hop_interval) {
    68b4:	8c48      	ldrh	r0, [r1, #34]	; 0x22
		return;

	if (clk_diff < le_promisc.smallest_hop_interval)
		le_promisc.smallest_hop_interval = clk_diff;

	obsv_hop_interval = DIVIDE_ROUND(le_promisc.smallest_hop_interval, 37 * LE_BASECLK);
    68b6:	4b12      	ldr	r3, [pc, #72]	; (6900 <promisc_recover_hop_interval+0xa4>)

	if (le.conn_interval == obsv_hop_interval) {
    68b8:	4290      	cmp	r0, r2
    68ba:	d115      	bne.n	68e8 <promisc_recover_hop_interval+0x8c>
		// 5 consecutive hop intervals: consider it legit and move on
		++le_promisc.consec_intervals;
    68bc:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    68c0:	3201      	adds	r2, #1
		if (le_promisc.consec_intervals == 5) {
    68c2:	2a05      	cmp	r2, #5

	obsv_hop_interval = DIVIDE_ROUND(le_promisc.smallest_hop_interval, 37 * LE_BASECLK);

	if (le.conn_interval == obsv_hop_interval) {
		// 5 consecutive hop intervals: consider it legit and move on
		++le_promisc.consec_intervals;
    68c4:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
		if (le_promisc.consec_intervals == 5) {
    68c8:	d112      	bne.n	68f0 <promisc_recover_hop_interval+0x94>
			packet_cb = promisc_recover_hop_increment;
    68ca:	4b10      	ldr	r3, [pc, #64]	; (690c <promisc_recover_hop_interval+0xb0>)
			hop_direct_channel = 2404;
			hop_mode = HOP_DIRECT;
			do_hop = 1;
			le_promisc_state(2, &le.conn_interval, 2);
    68cc:	2002      	movs	r0, #2

	if (le.conn_interval == obsv_hop_interval) {
		// 5 consecutive hop intervals: consider it legit and move on
		++le_promisc.consec_intervals;
		if (le_promisc.consec_intervals == 5) {
			packet_cb = promisc_recover_hop_increment;
    68ce:	61ab      	str	r3, [r5, #24]
			hop_direct_channel = 2404;
    68d0:	f640 1364 	movw	r3, #2404	; 0x964
    68d4:	81ab      	strh	r3, [r5, #12]
			hop_mode = HOP_DIRECT;
    68d6:	2304      	movs	r3, #4
    68d8:	72ab      	strb	r3, [r5, #10]
			do_hop = 1;
			le_promisc_state(2, &le.conn_interval, 2);
    68da:	3122      	adds	r1, #34	; 0x22
		++le_promisc.consec_intervals;
		if (le_promisc.consec_intervals == 5) {
			packet_cb = promisc_recover_hop_increment;
			hop_direct_channel = 2404;
			hop_mode = HOP_DIRECT;
			do_hop = 1;
    68dc:	2301      	movs	r3, #1
			le_promisc_state(2, &le.conn_interval, 2);
    68de:	4602      	mov	r2, r0
		++le_promisc.consec_intervals;
		if (le_promisc.consec_intervals == 5) {
			packet_cb = promisc_recover_hop_increment;
			hop_direct_channel = 2404;
			hop_mode = HOP_DIRECT;
			do_hop = 1;
    68e0:	72eb      	strb	r3, [r5, #11]
			le_promisc_state(2, &le.conn_interval, 2);
    68e2:	f7ff ff2f 	bl	6744 <le_promisc_state>
    68e6:	e003      	b.n	68f0 <promisc_recover_hop_interval+0x94>
		}
	} else {
		le.conn_interval = obsv_hop_interval;
    68e8:	844a      	strh	r2, [r1, #34]	; 0x22
		le_promisc.consec_intervals = 0;
    68ea:	2200      	movs	r2, #0
    68ec:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	}

	prev_clk = cur_clk;
    68f0:	63ec      	str	r4, [r5, #60]	; 0x3c
    68f2:	bd38      	pop	{r3, r4, r5, pc}
    68f4:	10001024 	.word	0x10001024
    68f8:	40004008 	.word	0x40004008
    68fc:	10000e34 	.word	0x10000e34
    6900:	10001068 	.word	0x10001068
    6904:	00070ea4 	.word	0x00070ea4
    6908:	1000044c 	.word	0x1000044c
    690c:	0000677d 	.word	0x0000677d

00006910 <promisc_follow_cb>:
}

void promisc_follow_cb(u8 *packet) {
    6910:	b538      	push	{r3, r4, r5, lr}
	int i;

	// get the CRCInit
	if (!le.crc_verify && packet[4] == 0x01 && packet[5] == 0x00) {
    6912:	4c18      	ldr	r4, [pc, #96]	; (6974 <promisc_follow_cb+0x64>)
	}

	prev_clk = cur_clk;
}

void promisc_follow_cb(u8 *packet) {
    6914:	4601      	mov	r1, r0
	int i;

	// get the CRCInit
	if (!le.crc_verify && packet[4] == 0x01 && packet[5] == 0x00) {
    6916:	6963      	ldr	r3, [r4, #20]
    6918:	bb53      	cbnz	r3, 6970 <promisc_follow_cb+0x60>
    691a:	7903      	ldrb	r3, [r0, #4]
    691c:	2b01      	cmp	r3, #1
    691e:	d127      	bne.n	6970 <promisc_follow_cb+0x60>
    6920:	7945      	ldrb	r5, [r0, #5]
    6922:	bb2d      	cbnz	r5, 6970 <promisc_follow_cb+0x60>
		u32 crc = (packet[8] << 16) | (packet[7] << 8) | packet[6];
    6924:	7a03      	ldrb	r3, [r0, #8]
    6926:	79c0      	ldrb	r0, [r0, #7]

		le.crc_init = btle_reverse_crc(crc, packet + 4, 2);
    6928:	2202      	movs	r2, #2
void promisc_follow_cb(u8 *packet) {
	int i;

	// get the CRCInit
	if (!le.crc_verify && packet[4] == 0x01 && packet[5] == 0x00) {
		u32 crc = (packet[8] << 16) | (packet[7] << 8) | packet[6];
    692a:	0200      	lsls	r0, r0, #8
    692c:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
    6930:	798b      	ldrb	r3, [r1, #6]

		le.crc_init = btle_reverse_crc(crc, packet + 4, 2);
    6932:	3104      	adds	r1, #4
    6934:	4318      	orrs	r0, r3
    6936:	f000 ff57 	bl	77e8 <btle_reverse_crc>
    693a:	462a      	mov	r2, r5
    693c:	60e0      	str	r0, [r4, #12]
		le.crc_init_reversed = 0;
		for (i = 0; i < 24; ++i)
    693e:	462b      	mov	r3, r5
			le.crc_init_reversed |= ((le.crc_init >> i) & 1) << (23 - i);
    6940:	fa20 f103 	lsr.w	r1, r0, r3
    6944:	f1c3 0517 	rsb	r5, r3, #23
    6948:	f001 0101 	and.w	r1, r1, #1
    694c:	40a9      	lsls	r1, r5
	if (!le.crc_verify && packet[4] == 0x01 && packet[5] == 0x00) {
		u32 crc = (packet[8] << 16) | (packet[7] << 8) | packet[6];

		le.crc_init = btle_reverse_crc(crc, packet + 4, 2);
		le.crc_init_reversed = 0;
		for (i = 0; i < 24; ++i)
    694e:	3301      	adds	r3, #1
    6950:	2b18      	cmp	r3, #24
			le.crc_init_reversed |= ((le.crc_init >> i) & 1) << (23 - i);
    6952:	ea42 0201 	orr.w	r2, r2, r1
	if (!le.crc_verify && packet[4] == 0x01 && packet[5] == 0x00) {
		u32 crc = (packet[8] << 16) | (packet[7] << 8) | packet[6];

		le.crc_init = btle_reverse_crc(crc, packet + 4, 2);
		le.crc_init_reversed = 0;
		for (i = 0; i < 24; ++i)
    6956:	d1f3      	bne.n	6940 <promisc_follow_cb+0x30>
    6958:	6122      	str	r2, [r4, #16]
			le.crc_init_reversed |= ((le.crc_init >> i) & 1) << (23 - i);

		le.crc_verify = 1;
		packet_cb = promisc_recover_hop_interval;
    695a:	4b07      	ldr	r3, [pc, #28]	; (6978 <promisc_follow_cb+0x68>)
    695c:	4a07      	ldr	r2, [pc, #28]	; (697c <promisc_follow_cb+0x6c>)
		le.crc_init = btle_reverse_crc(crc, packet + 4, 2);
		le.crc_init_reversed = 0;
		for (i = 0; i < 24; ++i)
			le.crc_init_reversed |= ((le.crc_init >> i) & 1) << (23 - i);

		le.crc_verify = 1;
    695e:	2001      	movs	r0, #1
		packet_cb = promisc_recover_hop_interval;
    6960:	619a      	str	r2, [r3, #24]
		le.crc_init = btle_reverse_crc(crc, packet + 4, 2);
		le.crc_init_reversed = 0;
		for (i = 0; i < 24; ++i)
			le.crc_init_reversed |= ((le.crc_init >> i) & 1) << (23 - i);

		le.crc_verify = 1;
    6962:	6160      	str	r0, [r4, #20]
		packet_cb = promisc_recover_hop_interval;
		le_promisc_state(1, &le.crc_init, 3);
    6964:	4906      	ldr	r1, [pc, #24]	; (6980 <promisc_follow_cb+0x70>)
    6966:	2203      	movs	r2, #3
	}
}
    6968:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		for (i = 0; i < 24; ++i)
			le.crc_init_reversed |= ((le.crc_init >> i) & 1) << (23 - i);

		le.crc_verify = 1;
		packet_cb = promisc_recover_hop_interval;
		le_promisc_state(1, &le.crc_init, 3);
    696c:	f7ff beea 	b.w	6744 <le_promisc_state>
    6970:	bd38      	pop	{r3, r4, r5, pc}
    6972:	bf00      	nop
    6974:	1000044c 	.word	0x1000044c
    6978:	10000e34 	.word	0x10000e34
    697c:	0000685d 	.word	0x0000685d
    6980:	10000458 	.word	0x10000458

00006984 <see_aa>:
	}
}

// called when we see an AA, add it to the list
void see_aa(u32 aa) {
    6984:	b530      	push	{r4, r5, lr}
	int i, max = -1, killme = -1;
	for (i = 0; i < AA_LIST_SIZE; ++i)
    6986:	2200      	movs	r2, #0
		if (le_promisc.active_aa[i].aa == aa) {
    6988:	4d14      	ldr	r5, [pc, #80]	; (69dc <see_aa+0x58>)
    698a:	f855 1032 	ldr.w	r1, [r5, r2, lsl #3]
    698e:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    6992:	4281      	cmp	r1, r0
    6994:	d102      	bne.n	699c <see_aa+0x18>
			++le_promisc.active_aa[i].count;
    6996:	685a      	ldr	r2, [r3, #4]
    6998:	3201      	adds	r2, #1
    699a:	e01c      	b.n	69d6 <see_aa+0x52>
}

// called when we see an AA, add it to the list
void see_aa(u32 aa) {
	int i, max = -1, killme = -1;
	for (i = 0; i < AA_LIST_SIZE; ++i)
    699c:	3201      	adds	r2, #1
    699e:	2a20      	cmp	r2, #32
    69a0:	d1f2      	bne.n	6988 <see_aa+0x4>
    69a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    69a6:	4619      	mov	r1, r3
    69a8:	2200      	movs	r2, #0
    69aa:	eb05 04c2 	add.w	r4, r5, r2, lsl #3
			return;
		}

	// evict someone
	for (i = 0; i < AA_LIST_SIZE; ++i)
		if (le_promisc.active_aa[i].count < max || max < 0) {
    69ae:	6864      	ldr	r4, [r4, #4]
    69b0:	428c      	cmp	r4, r1
    69b2:	db05      	blt.n	69c0 <see_aa+0x3c>
    69b4:	2900      	cmp	r1, #0
    69b6:	bfa8      	it	ge
    69b8:	460c      	movge	r4, r1
    69ba:	bfb8      	it	lt
    69bc:	4613      	movlt	r3, r2
    69be:	e000      	b.n	69c2 <see_aa+0x3e>
    69c0:	4613      	mov	r3, r2
			++le_promisc.active_aa[i].count;
			return;
		}

	// evict someone
	for (i = 0; i < AA_LIST_SIZE; ++i)
    69c2:	3201      	adds	r2, #1
    69c4:	2a20      	cmp	r2, #32
    69c6:	d001      	beq.n	69cc <see_aa+0x48>
    69c8:	4621      	mov	r1, r4
    69ca:	e7ee      	b.n	69aa <see_aa+0x26>
		if (le_promisc.active_aa[i].count < max || max < 0) {
			killme = i;
			max = le_promisc.active_aa[i].count;
		}

	le_promisc.active_aa[killme].aa = aa;
    69cc:	f845 0033 	str.w	r0, [r5, r3, lsl #3]
	le_promisc.active_aa[killme].count = 1;
    69d0:	2201      	movs	r2, #1
    69d2:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
    69d6:	605a      	str	r2, [r3, #4]
    69d8:	bd30      	pop	{r4, r5, pc}
    69da:	bf00      	nop
    69dc:	10001068 	.word	0x10001068

000069e0 <cb_le_promisc>:
}

/* le promiscuous mode */
int cb_le_promisc(char *unpacked) {
    69e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    69e4:	b095      	sub	sp, #84	; 0x54
	int i, j, k;
	int idx;

	// empty data PDU: 01 00
	char desired[4][16] = {
    69e6:	2100      	movs	r1, #0
	le_promisc.active_aa[killme].aa = aa;
	le_promisc.active_aa[killme].count = 1;
}

/* le promiscuous mode */
int cb_le_promisc(char *unpacked) {
    69e8:	4680      	mov	r8, r0
	int i, j, k;
	int idx;

	// empty data PDU: 01 00
	char desired[4][16] = {
    69ea:	2240      	movs	r2, #64	; 0x40
    69ec:	a804      	add	r0, sp, #16
    69ee:	f7fd fc1f 	bl	4230 <memset>
    69f2:	2301      	movs	r3, #1
    69f4:	f88d 3010 	strb.w	r3, [sp, #16]
    69f8:	f88d 3020 	strb.w	r3, [sp, #32]
    69fc:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
    6a00:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
    6a04:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
    6a08:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
    6a0c:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
    6a10:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
    6a14:	ad14      	add	r5, sp, #80	; 0x50
    6a16:	ac04      	add	r4, sp, #16
		{ 1, 0, 1, 1, 0, 0, 0, 0,
		  0, 0, 0, 0, 0, 0, 0, 0, },
	};

	for (i = 0; i < 4; ++i) {
		idx = whitening_index[btle_channel_index(channel-2402)];
    6a18:	4e50      	ldr	r6, [pc, #320]	; (6b5c <cb_le_promisc+0x17c>)
    6a1a:	4f51      	ldr	r7, [pc, #324]	; (6b60 <cb_le_promisc+0x180>)
    6a1c:	8830      	ldrh	r0, [r6, #0]
    6a1e:	b280      	uxth	r0, r0
    6a20:	3862      	subs	r0, #98	; 0x62
    6a22:	b2c0      	uxtb	r0, r0
    6a24:	f000 fe8a 	bl	773c <btle_channel_index>
    6a28:	5c3a      	ldrb	r2, [r7, r0]

		// whiten the desired data
		for (j = 0; j < (int)sizeof(desired[i]); ++j) {
    6a2a:	2300      	movs	r3, #0
			desired[i][j] ^= whitening[idx];
    6a2c:	18b9      	adds	r1, r7, r2
    6a2e:	5ce0      	ldrb	r0, [r4, r3]
    6a30:	f891 1028 	ldrb.w	r1, [r1, #40]	; 0x28
			idx = (idx + 1) % sizeof(whitening);
    6a34:	3201      	adds	r2, #1
	for (i = 0; i < 4; ++i) {
		idx = whitening_index[btle_channel_index(channel-2402)];

		// whiten the desired data
		for (j = 0; j < (int)sizeof(desired[i]); ++j) {
			desired[i][j] ^= whitening[idx];
    6a36:	4041      	eors	r1, r0
    6a38:	54e1      	strb	r1, [r4, r3]
			idx = (idx + 1) % sizeof(whitening);
    6a3a:	217f      	movs	r1, #127	; 0x7f

	for (i = 0; i < 4; ++i) {
		idx = whitening_index[btle_channel_index(channel-2402)];

		// whiten the desired data
		for (j = 0; j < (int)sizeof(desired[i]); ++j) {
    6a3c:	3301      	adds	r3, #1
			desired[i][j] ^= whitening[idx];
			idx = (idx + 1) % sizeof(whitening);
    6a3e:	fbb2 f0f1 	udiv	r0, r2, r1

	for (i = 0; i < 4; ++i) {
		idx = whitening_index[btle_channel_index(channel-2402)];

		// whiten the desired data
		for (j = 0; j < (int)sizeof(desired[i]); ++j) {
    6a42:	2b10      	cmp	r3, #16
			desired[i][j] ^= whitening[idx];
			idx = (idx + 1) % sizeof(whitening);
    6a44:	fb01 2210 	mls	r2, r1, r0, r2

	for (i = 0; i < 4; ++i) {
		idx = whitening_index[btle_channel_index(channel-2402)];

		// whiten the desired data
		for (j = 0; j < (int)sizeof(desired[i]); ++j) {
    6a48:	d1f0      	bne.n	6a2c <cb_le_promisc+0x4c>
    6a4a:	3410      	adds	r4, #16
		  0, 0, 0, 0, 0, 0, 0, 0, },
		{ 1, 0, 1, 1, 0, 0, 0, 0,
		  0, 0, 0, 0, 0, 0, 0, 0, },
	};

	for (i = 0; i < 4; ++i) {
    6a4c:	42ac      	cmp	r4, r5
    6a4e:	d1e3      	bne.n	6a18 <cb_le_promisc+0x38>
    6a50:	f108 0520 	add.w	r5, r8, #32
    6a54:	f508 783c 	add.w	r8, r8, #752	; 0x2f0
		}
	}

	// then look for that bitsream in our receive buffer
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
		int ok[4] = { 1, 1, 1, 1 };
    6a58:	4b42      	ldr	r3, [pc, #264]	; (6b64 <cb_le_promisc+0x184>)
    6a5a:	466c      	mov	r4, sp
    6a5c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    6a5e:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
    6a62:	2200      	movs	r2, #0
    6a64:	ab04      	add	r3, sp, #16
    6a66:	eb03 0182 	add.w	r1, r3, r2, lsl #2

	for (i = 0; i < 4; ++i) {
		idx = whitening_index[btle_channel_index(channel-2402)];

		// whiten the desired data
		for (j = 0; j < (int)sizeof(desired[i]); ++j) {
    6a6a:	2300      	movs	r3, #0
		int ok[4] = { 1, 1, 1, 1 };
		int matching = -1;

		for (j = 0; j < 4; ++j) {
			for (k = 0; k < (int)sizeof(desired[j]); ++k) {
				if (unpacked[i+k] != desired[j][k]) {
    6a6c:	f815 c003 	ldrb.w	ip, [r5, r3]
    6a70:	5cc8      	ldrb	r0, [r1, r3]
    6a72:	4584      	cmp	ip, r0
    6a74:	d002      	beq.n	6a7c <cb_le_promisc+0x9c>
					ok[j] = 0;
    6a76:	2300      	movs	r3, #0
    6a78:	50a3      	str	r3, [r4, r2]
					break;
    6a7a:	e002      	b.n	6a82 <cb_le_promisc+0xa2>
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
		int ok[4] = { 1, 1, 1, 1 };
		int matching = -1;

		for (j = 0; j < 4; ++j) {
			for (k = 0; k < (int)sizeof(desired[j]); ++k) {
    6a7c:	3301      	adds	r3, #1
    6a7e:	2b10      	cmp	r3, #16
    6a80:	d1f4      	bne.n	6a6c <cb_le_promisc+0x8c>
    6a82:	3204      	adds	r2, #4
	// then look for that bitsream in our receive buffer
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
		int ok[4] = { 1, 1, 1, 1 };
		int matching = -1;

		for (j = 0; j < 4; ++j) {
    6a84:	2a10      	cmp	r2, #16
    6a86:	d1ed      	bne.n	6a64 <cb_le_promisc+0x84>
    6a88:	2300      	movs	r3, #0
			}
		}

		// see if any match
		for (j = 0; j < 4; ++j) {
			if (ok[j]) {
    6a8a:	58e2      	ldr	r2, [r4, r3]
    6a8c:	b91a      	cbnz	r2, 6a96 <cb_le_promisc+0xb6>
    6a8e:	3304      	adds	r3, #4
				}
			}
		}

		// see if any match
		for (j = 0; j < 4; ++j) {
    6a90:	2b10      	cmp	r3, #16
    6a92:	d1fa      	bne.n	6a8a <cb_le_promisc+0xaa>
    6a94:	e03e      	b.n	6b14 <cb_le_promisc+0x134>
		// skip if no match
		if (matching < 0)
			continue;

		// found a match! unwhiten it and send it home
		idx = whitening_index[btle_channel_index(channel-2402)];
    6a96:	8830      	ldrh	r0, [r6, #0]
    6a98:	b280      	uxth	r0, r0
    6a9a:	3862      	subs	r0, #98	; 0x62
    6a9c:	b2c0      	uxtb	r0, r0
    6a9e:	f000 fe4d 	bl	773c <btle_channel_index>
    6aa2:	5c38      	ldrb	r0, [r7, r0]
		for (j = 0; j < 4+3+3; ++j) {
    6aa4:	2300      	movs	r3, #0
	// then look for that bitsream in our receive buffer
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
		int ok[4] = { 1, 1, 1, 1 };
		int matching = -1;

		for (j = 0; j < 4; ++j) {
    6aa6:	2100      	movs	r1, #0
    6aa8:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
    6aac:	460a      	mov	r2, r1
    6aae:	eb0c 0402 	add.w	r4, ip, r2
			u8 byte = 0;
			for (k = 0; k < 8; k++) {
				int offset = k + (j * 8) + i - 32;
				if (offset >= DMA_SIZE*8*2) break;
				int bit = unpacked[offset];
				if (j >= 4) { // unwhiten data bytes
    6ab2:	2b03      	cmp	r3, #3
		for (j = 0; j < 4+3+3; ++j) {
			u8 byte = 0;
			for (k = 0; k < 8; k++) {
				int offset = k + (j * 8) + i - 32;
				if (offset >= DMA_SIZE*8*2) break;
				int bit = unpacked[offset];
    6ab4:	f814 4c20 	ldrb.w	r4, [r4, #-32]
				if (j >= 4) { // unwhiten data bytes
    6ab8:	dd0c      	ble.n	6ad4 <cb_le_promisc+0xf4>
					bit ^= whitening[idx];
    6aba:	eb07 0e00 	add.w	lr, r7, r0
    6abe:	f89e e028 	ldrb.w	lr, [lr, #40]	; 0x28
					idx = (idx + 1) % sizeof(whitening);
    6ac2:	3001      	adds	r0, #1
			for (k = 0; k < 8; k++) {
				int offset = k + (j * 8) + i - 32;
				if (offset >= DMA_SIZE*8*2) break;
				int bit = unpacked[offset];
				if (j >= 4) { // unwhiten data bytes
					bit ^= whitening[idx];
    6ac4:	ea84 040e 	eor.w	r4, r4, lr
					idx = (idx + 1) % sizeof(whitening);
    6ac8:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
    6acc:	fbb0 f9fe 	udiv	r9, r0, lr
    6ad0:	fb0e 0019 	mls	r0, lr, r9, r0
				}
				byte |= bit << k;
    6ad4:	4094      	lsls	r4, r2

		// found a match! unwhiten it and send it home
		idx = whitening_index[btle_channel_index(channel-2402)];
		for (j = 0; j < 4+3+3; ++j) {
			u8 byte = 0;
			for (k = 0; k < 8; k++) {
    6ad6:	3201      	adds	r2, #1
				int bit = unpacked[offset];
				if (j >= 4) { // unwhiten data bytes
					bit ^= whitening[idx];
					idx = (idx + 1) % sizeof(whitening);
				}
				byte |= bit << k;
    6ad8:	4321      	orrs	r1, r4

		// found a match! unwhiten it and send it home
		idx = whitening_index[btle_channel_index(channel-2402)];
		for (j = 0; j < 4+3+3; ++j) {
			u8 byte = 0;
			for (k = 0; k < 8; k++) {
    6ada:	2a08      	cmp	r2, #8
				int bit = unpacked[offset];
				if (j >= 4) { // unwhiten data bytes
					bit ^= whitening[idx];
					idx = (idx + 1) % sizeof(whitening);
				}
				byte |= bit << k;
    6adc:	b2c9      	uxtb	r1, r1

		// found a match! unwhiten it and send it home
		idx = whitening_index[btle_channel_index(channel-2402)];
		for (j = 0; j < 4+3+3; ++j) {
			u8 byte = 0;
			for (k = 0; k < 8; k++) {
    6ade:	d1e6      	bne.n	6aae <cb_le_promisc+0xce>
					bit ^= whitening[idx];
					idx = (idx + 1) % sizeof(whitening);
				}
				byte |= bit << k;
			}
			idle_rxbuf[j] = byte;
    6ae0:	4c21      	ldr	r4, [pc, #132]	; (6b68 <cb_le_promisc+0x188>)
    6ae2:	6822      	ldr	r2, [r4, #0]
    6ae4:	54d1      	strb	r1, [r2, r3]
		if (matching < 0)
			continue;

		// found a match! unwhiten it and send it home
		idx = whitening_index[btle_channel_index(channel-2402)];
		for (j = 0; j < 4+3+3; ++j) {
    6ae6:	3301      	adds	r3, #1
    6ae8:	2b0a      	cmp	r3, #10
    6aea:	d1dc      	bne.n	6aa6 <cb_le_promisc+0xc6>
				byte |= bit << k;
			}
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
    6aec:	6823      	ldr	r3, [r4, #0]
    6aee:	78d9      	ldrb	r1, [r3, #3]
				 (idle_rxbuf[2] << 16) |
    6af0:	6823      	ldr	r3, [r4, #0]
    6af2:	789b      	ldrb	r3, [r3, #2]
				 (idle_rxbuf[1] <<  8) |
    6af4:	6822      	ldr	r2, [r4, #0]
			}
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
				 (idle_rxbuf[2] << 16) |
    6af6:	041b      	lsls	r3, r3, #16
				 (idle_rxbuf[1] <<  8) |
    6af8:	7850      	ldrb	r0, [r2, #1]
				 (idle_rxbuf[0]);
    6afa:	6822      	ldr	r2, [r4, #0]
				byte |= bit << k;
			}
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
    6afc:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
				 (idle_rxbuf[2] << 16) |
				 (idle_rxbuf[1] <<  8) |
				 (idle_rxbuf[0]);
    6b00:	7812      	ldrb	r2, [r2, #0]
			}
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
				 (idle_rxbuf[2] << 16) |
    6b02:	4313      	orrs	r3, r2
				 (idle_rxbuf[1] <<  8) |
				 (idle_rxbuf[0]);
		see_aa(aa);
    6b04:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
    6b08:	f7ff ff3c 	bl	6984 <see_aa>

		enqueue(LE_PACKET, (uint8_t*)idle_rxbuf);
    6b0c:	6821      	ldr	r1, [r4, #0]
    6b0e:	2001      	movs	r0, #1
    6b10:	f7fd fcfa 	bl	4508 <enqueue>
    6b14:	3501      	adds	r5, #1
			idx = (idx + 1) % sizeof(whitening);
		}
	}

	// then look for that bitsream in our receive buffer
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
    6b16:	4545      	cmp	r5, r8
    6b18:	d19e      	bne.n	6a58 <cb_le_promisc+0x78>
    6b1a:	2300      	movs	r3, #0
    6b1c:	4a13      	ldr	r2, [pc, #76]	; (6b6c <cb_le_promisc+0x18c>)
    6b1e:	eb02 01c3 	add.w	r1, r2, r3, lsl #3

	}

	// once we see an AA 5 times, start following it
	for (i = 0; i < AA_LIST_SIZE; ++i) {
		if (le_promisc.active_aa[i].count > 3) {
    6b22:	6849      	ldr	r1, [r1, #4]
    6b24:	2903      	cmp	r1, #3
    6b26:	dd11      	ble.n	6b4c <cb_le_promisc+0x16c>
			le_set_access_address(le_promisc.active_aa[i].aa);
    6b28:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
    6b2c:	f7fd fd3a 	bl	45a4 <le_set_access_address>
			data_cb = cb_follow_le;
    6b30:	4b0f      	ldr	r3, [pc, #60]	; (6b70 <cb_le_promisc+0x190>)
    6b32:	4a10      	ldr	r2, [pc, #64]	; (6b74 <cb_le_promisc+0x194>)
			packet_cb = promisc_follow_cb;
			le.crc_verify = 0;
    6b34:	2400      	movs	r4, #0

	// once we see an AA 5 times, start following it
	for (i = 0; i < AA_LIST_SIZE; ++i) {
		if (le_promisc.active_aa[i].count > 3) {
			le_set_access_address(le_promisc.active_aa[i].aa);
			data_cb = cb_follow_le;
    6b36:	625a      	str	r2, [r3, #36]	; 0x24
			packet_cb = promisc_follow_cb;
    6b38:	4a0f      	ldr	r2, [pc, #60]	; (6b78 <cb_le_promisc+0x198>)
			le.crc_verify = 0;
			le_promisc_state(0, &le.access_address, 4);
    6b3a:	4620      	mov	r0, r4
	// once we see an AA 5 times, start following it
	for (i = 0; i < AA_LIST_SIZE; ++i) {
		if (le_promisc.active_aa[i].count > 3) {
			le_set_access_address(le_promisc.active_aa[i].aa);
			data_cb = cb_follow_le;
			packet_cb = promisc_follow_cb;
    6b3c:	619a      	str	r2, [r3, #24]
			le.crc_verify = 0;
			le_promisc_state(0, &le.access_address, 4);
    6b3e:	490f      	ldr	r1, [pc, #60]	; (6b7c <cb_le_promisc+0x19c>)
    6b40:	2204      	movs	r2, #4
	for (i = 0; i < AA_LIST_SIZE; ++i) {
		if (le_promisc.active_aa[i].count > 3) {
			le_set_access_address(le_promisc.active_aa[i].aa);
			data_cb = cb_follow_le;
			packet_cb = promisc_follow_cb;
			le.crc_verify = 0;
    6b42:	6174      	str	r4, [r6, #20]
			le_promisc_state(0, &le.access_address, 4);
    6b44:	f7ff fdfe 	bl	6744 <le_promisc_state>
			// quit using the old stuff and switch to sync mode
			return 0;
    6b48:	4620      	mov	r0, r4
    6b4a:	e003      	b.n	6b54 <cb_le_promisc+0x174>
		enqueue(LE_PACKET, (uint8_t*)idle_rxbuf);

	}

	// once we see an AA 5 times, start following it
	for (i = 0; i < AA_LIST_SIZE; ++i) {
    6b4c:	3301      	adds	r3, #1
    6b4e:	2b20      	cmp	r3, #32
    6b50:	d1e4      	bne.n	6b1c <cb_le_promisc+0x13c>
			// quit using the old stuff and switch to sync mode
			return 0;
		}
	}

	return 1;
    6b52:	2001      	movs	r0, #1
}
    6b54:	b015      	add	sp, #84	; 0x54
    6b56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    6b5a:	bf00      	nop
    6b5c:	1000044c 	.word	0x1000044c
    6b60:	00009fb4 	.word	0x00009fb4
    6b64:	0000a84c 	.word	0x0000a84c
    6b68:	10001180 	.word	0x10001180
    6b6c:	10001068 	.word	0x10001068
    6b70:	10000e34 	.word	0x10000e34
    6b74:	00004669 	.word	0x00004669
    6b78:	00006911 	.word	0x00006911
    6b7c:	10000450 	.word	0x10000450

00006b80 <bt_promisc_le>:

void bt_promisc_le() {
    6b80:	b538      	push	{r3, r4, r5, lr}
	while (requested_mode == MODE_BT_PROMISC_LE) {
    6b82:	4d16      	ldr	r5, [pc, #88]	; (6bdc <bt_promisc_le+0x5c>)
    6b84:	7cab      	ldrb	r3, [r5, #18]
    6b86:	2b0a      	cmp	r3, #10
    6b88:	d126      	bne.n	6bd8 <bt_promisc_le+0x58>
		reset_le_promisc();

		// jump to a random data channel and turn up the squelch
		if ((channel & 1) == 1)
    6b8a:	4c15      	ldr	r4, [pc, #84]	; (6be0 <bt_promisc_le+0x60>)
	return 1;
}

void bt_promisc_le() {
	while (requested_mode == MODE_BT_PROMISC_LE) {
		reset_le_promisc();
    6b8c:	f7fe ff54 	bl	5a38 <reset_le_promisc>

		// jump to a random data channel and turn up the squelch
		if ((channel & 1) == 1)
    6b90:	8823      	ldrh	r3, [r4, #0]
    6b92:	07db      	lsls	r3, r3, #31
			channel = 2440;
    6b94:	bf44      	itt	mi
    6b96:	f640 1388 	movwmi	r3, #2440	; 0x988
    6b9a:	8023      	strhmi	r3, [r4, #0]

		// if the PC hasn't given us AA, determine by listening
		if (!le.target_set) {
    6b9c:	6c23      	ldr	r3, [r4, #64]	; 0x40
    6b9e:	b94b      	cbnz	r3, 6bb4 <bt_promisc_le+0x34>
			// cs_threshold_req = -80;
			cs_threshold_calc_and_set(channel);
    6ba0:	4b0f      	ldr	r3, [pc, #60]	; (6be0 <bt_promisc_le+0x60>)
    6ba2:	8818      	ldrh	r0, [r3, #0]
    6ba4:	b280      	uxth	r0, r0
    6ba6:	f000 ffcb 	bl	7b40 <cs_threshold_calc_and_set>
			data_cb = cb_le_promisc;
    6baa:	4b0e      	ldr	r3, [pc, #56]	; (6be4 <bt_promisc_le+0x64>)
			bt_generic_le(MODE_BT_PROMISC_LE);
    6bac:	200a      	movs	r0, #10

		// if the PC hasn't given us AA, determine by listening
		if (!le.target_set) {
			// cs_threshold_req = -80;
			cs_threshold_calc_and_set(channel);
			data_cb = cb_le_promisc;
    6bae:	626b      	str	r3, [r5, #36]	; 0x24
			bt_generic_le(MODE_BT_PROMISC_LE);
    6bb0:	f7fe ff52 	bl	5a58 <bt_generic_le>
		}

		// could have got mode change in middle of above
		if (requested_mode != MODE_BT_PROMISC_LE)
    6bb4:	7cad      	ldrb	r5, [r5, #18]
    6bb6:	b2ed      	uxtb	r5, r5
    6bb8:	2d0a      	cmp	r5, #10
    6bba:	d10d      	bne.n	6bd8 <bt_promisc_le+0x58>
			break;

		le_promisc_state(0, &le.access_address, 4);
    6bbc:	2000      	movs	r0, #0
    6bbe:	490a      	ldr	r1, [pc, #40]	; (6be8 <bt_promisc_le+0x68>)
    6bc0:	2204      	movs	r2, #4
    6bc2:	f7ff fdbf 	bl	6744 <le_promisc_state>
		packet_cb = promisc_follow_cb;
    6bc6:	4a09      	ldr	r2, [pc, #36]	; (6bec <bt_promisc_le+0x6c>)
    6bc8:	4b04      	ldr	r3, [pc, #16]	; (6bdc <bt_promisc_le+0x5c>)
		le.crc_verify = 0;
		bt_le_sync(MODE_BT_PROMISC_LE);
    6bca:	4628      	mov	r0, r5
		// could have got mode change in middle of above
		if (requested_mode != MODE_BT_PROMISC_LE)
			break;

		le_promisc_state(0, &le.access_address, 4);
		packet_cb = promisc_follow_cb;
    6bcc:	619a      	str	r2, [r3, #24]
		le.crc_verify = 0;
    6bce:	2300      	movs	r3, #0
    6bd0:	6163      	str	r3, [r4, #20]
		bt_le_sync(MODE_BT_PROMISC_LE);
    6bd2:	f7ff f95b 	bl	5e8c <bt_le_sync>
    6bd6:	e7d4      	b.n	6b82 <bt_promisc_le+0x2>
    6bd8:	bd38      	pop	{r3, r4, r5, pc}
    6bda:	bf00      	nop
    6bdc:	10000e34 	.word	0x10000e34
    6be0:	1000044c 	.word	0x1000044c
    6be4:	000069e1 	.word	0x000069e1
    6be8:	10000450 	.word	0x10000450
    6bec:	00006911 	.word	0x00006911

00006bf0 <bt_slave_le>:
	}
}

void bt_slave_le() {
    6bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6bf4:	b08b      	sub	sp, #44	; 0x2c
	int fin_adv_len = 0;
	u8 **adv_ind;
	u8 adv_ind_len;
	u16 ch[] = {2402, 2426, 2480};

	u8 adv_overhead[20] = {0x42, 0x1d,	// adv_nonconn_ind, length 29 (0001 1101)
    6bf6:	4ba4      	ldr	r3, [pc, #656]	; (6e88 <bt_slave_le+0x298>)
    6bf8:	aa05      	add	r2, sp, #20
    6bfa:	f103 0510 	add.w	r5, r3, #16
    6bfe:	4693      	mov	fp, r2
    6c00:	6818      	ldr	r0, [r3, #0]
    6c02:	6859      	ldr	r1, [r3, #4]
    6c04:	4614      	mov	r4, r2
    6c06:	c403      	stmia	r4!, {r0, r1}
    6c08:	3308      	adds	r3, #8
    6c0a:	42ab      	cmp	r3, r5
    6c0c:	4622      	mov	r2, r4
    6c0e:	d1f7      	bne.n	6c00 <bt_slave_le+0x10>
    6c10:	6818      	ldr	r0, [r3, #0]
						   0x03, 0x03, 0xaa, 0xfe, // service advertised - len, type, eddystone UUID
						   0x12, 0x16, 0xaa, 0xfe, // len(3 + URL frame + Eddystone URL), type, eddystone UUID
						   0x10, 0x00, 0x02, // URL frame - frametype(URL), tx power, URL scheme prefix (0x02: http://)
						   0xaa }; // preamble 0xaa

	for (i = 0; i < 6; i++)
    6c12:	2300      	movs	r3, #0
	int fin_adv_len = 0;
	u8 **adv_ind;
	u8 adv_ind_len;
	u16 ch[] = {2402, 2426, 2480};

	u8 adv_overhead[20] = {0x42, 0x1d,	// adv_nonconn_ind, length 29 (0001 1101)
    6c14:	6020      	str	r0, [r4, #0]
						   0x12, 0x16, 0xaa, 0xfe, // len(3 + URL frame + Eddystone URL), type, eddystone UUID
						   0x10, 0x00, 0x02, // URL frame - frametype(URL), tx power, URL scheme prefix (0x02: http://)
						   0xaa }; // preamble 0xaa

	for (i = 0; i < 6; i++)
		slave_mac_address[i] = slave_mac_address_data[i];
    6c16:	4c9d      	ldr	r4, [pc, #628]	; (6e8c <bt_slave_le+0x29c>)
    6c18:	6820      	ldr	r0, [r4, #0]
    6c1a:	4a9d      	ldr	r2, [pc, #628]	; (6e90 <bt_slave_le+0x2a0>)
    6c1c:	5cc1      	ldrb	r1, [r0, r3]
    6c1e:	f102 0840 	add.w	r8, r2, #64	; 0x40
    6c22:	f803 1008 	strb.w	r1, [r3, r8]
						   0x03, 0x03, 0xaa, 0xfe, // service advertised - len, type, eddystone UUID
						   0x12, 0x16, 0xaa, 0xfe, // len(3 + URL frame + Eddystone URL), type, eddystone UUID
						   0x10, 0x00, 0x02, // URL frame - frametype(URL), tx power, URL scheme prefix (0x02: http://)
						   0xaa }; // preamble 0xaa

	for (i = 0; i < 6; i++)
    6c26:	3301      	adds	r3, #1
    6c28:	2b06      	cmp	r3, #6
    6c2a:	d1f6      	bne.n	6c1a <bt_slave_le+0x2a>
		slave_mac_address[i] = slave_mac_address_data[i];

	// Standards said maximum advertising channel PDU length 39 bytes (adv payload 19 + 1 (preamble))
	// There's a probem, actual maximum length 34 bytes (adv payload 14 + 1 (preamble)) in ubertooth
	// Nexsus 5 smartphone can not receive BLE packet which has length over 31 bytes (adv payload 11 + 1 (preamble))
	fin_adv_len = (dlen-6) % 11;
    6c2c:	6a12      	ldr	r2, [r2, #32]
    6c2e:	230b      	movs	r3, #11
    6c30:	1f97      	subs	r7, r2, #6
    6c32:	fb97 f5f3 	sdiv	r5, r7, r3
	if (dlen >= 11 + 6) {
    6c36:	2a10      	cmp	r2, #16
		slave_mac_address[i] = slave_mac_address_data[i];

	// Standards said maximum advertising channel PDU length 39 bytes (adv payload 19 + 1 (preamble))
	// There's a probem, actual maximum length 34 bytes (adv payload 14 + 1 (preamble)) in ubertooth
	// Nexsus 5 smartphone can not receive BLE packet which has length over 31 bytes (adv payload 11 + 1 (preamble))
	fin_adv_len = (dlen-6) % 11;
    6c38:	fb03 7715 	mls	r7, r3, r5, r7
	if (dlen >= 11 + 6) {
    6c3c:	dd02      	ble.n	6c44 <bt_slave_le+0x54>
		num_adv_ind = (dlen-6)/11 + 1;
		fin_adv_len = (dlen-6) % 11;
		if (fin_adv_len == 0) {
    6c3e:	b11f      	cbz	r7, 6c48 <bt_slave_le+0x58>
	// Standards said maximum advertising channel PDU length 39 bytes (adv payload 19 + 1 (preamble))
	// There's a probem, actual maximum length 34 bytes (adv payload 14 + 1 (preamble)) in ubertooth
	// Nexsus 5 smartphone can not receive BLE packet which has length over 31 bytes (adv payload 11 + 1 (preamble))
	fin_adv_len = (dlen-6) % 11;
	if (dlen >= 11 + 6) {
		num_adv_ind = (dlen-6)/11 + 1;
    6c40:	3501      	adds	r5, #1
    6c42:	e002      	b.n	6c4a <bt_slave_le+0x5a>
}

void bt_slave_le() {
	u32 calc_crc;
	int i, j;
	int num_adv_ind = 1;
    6c44:	2501      	movs	r5, #1
    6c46:	e000      	b.n	6c4a <bt_slave_le+0x5a>
	fin_adv_len = (dlen-6) % 11;
	if (dlen >= 11 + 6) {
		num_adv_ind = (dlen-6)/11 + 1;
		fin_adv_len = (dlen-6) % 11;
		if (fin_adv_len == 0) {
			fin_adv_len = 11;
    6c48:	461f      	mov	r7, r3
			num_adv_ind = num_adv_ind - 1;
		}
	}

	adv_ind = (u8**) malloc(sizeof(u8*)*num_adv_ind);
    6c4a:	ea4f 0985 	mov.w	r9, r5, lsl #2
    6c4e:	4648      	mov	r0, r9
    6c50:	f002 fcca 	bl	95e8 <malloc>
	for (i=0; i< num_adv_ind-1; i++) {
    6c54:	f04f 0a00 	mov.w	sl, #0
			fin_adv_len = 11;
			num_adv_ind = num_adv_ind - 1;
		}
	}

	adv_ind = (u8**) malloc(sizeof(u8*)*num_adv_ind);
    6c58:	4606      	mov	r6, r0
	for (i=0; i< num_adv_ind-1; i++) {
    6c5a:	1e69      	subs	r1, r5, #1
    6c5c:	458a      	cmp	sl, r1
    6c5e:	9102      	str	r1, [sp, #8]
    6c60:	da07      	bge.n	6c72 <bt_slave_le+0x82>
		adv_ind[i] = (u8*) malloc(sizeof(u8)*34);
    6c62:	2022      	movs	r0, #34	; 0x22
    6c64:	f002 fcc0 	bl	95e8 <malloc>
    6c68:	f846 002a 	str.w	r0, [r6, sl, lsl #2]
			num_adv_ind = num_adv_ind - 1;
		}
	}

	adv_ind = (u8**) malloc(sizeof(u8*)*num_adv_ind);
	for (i=0; i< num_adv_ind-1; i++) {
    6c6c:	f10a 0a01 	add.w	sl, sl, #1
    6c70:	e7f3      	b.n	6c5a <bt_slave_le+0x6a>
		adv_ind[i] = (u8*) malloc(sizeof(u8)*34);
	}
	adv_ind[num_adv_ind-1] = (u8*) malloc(sizeof(u8)*(fin_adv_len + 1 + 3 + 4 + 4 + 3 + 6 + 2));
    6c72:	f107 0017 	add.w	r0, r7, #23
    6c76:	f002 fcb7 	bl	95e8 <malloc>

	for (i=0; i< num_adv_ind; i++) {
		for (j=0; j<20; j++) adv_ind[i][j] = adv_overhead[j];
		for (j=0; j<6; j++) adv_ind[i][j+2] = slave_mac_address[5-j];
		adv_ind[i][17] = (u8) num_adv_ind;
		adv_ind[i][19] = adv_overhead[19] + (u8) i;
    6c7a:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27

	adv_ind = (u8**) malloc(sizeof(u8*)*num_adv_ind);
	for (i=0; i< num_adv_ind-1; i++) {
		adv_ind[i] = (u8*) malloc(sizeof(u8)*34);
	}
	adv_ind[num_adv_ind-1] = (u8*) malloc(sizeof(u8)*(fin_adv_len + 1 + 3 + 4 + 4 + 3 + 6 + 2));
    6c7e:	f1a9 0904 	sub.w	r9, r9, #4

	for (i=0; i< num_adv_ind; i++) {
		for (j=0; j<20; j++) adv_ind[i][j] = adv_overhead[j];
		for (j=0; j<6; j++) adv_ind[i][j+2] = slave_mac_address[5-j];
		adv_ind[i][17] = (u8) num_adv_ind;
		adv_ind[i][19] = adv_overhead[19] + (u8) i;
    6c82:	9203      	str	r2, [sp, #12]

	adv_ind = (u8**) malloc(sizeof(u8*)*num_adv_ind);
	for (i=0; i< num_adv_ind-1; i++) {
		adv_ind[i] = (u8*) malloc(sizeof(u8)*34);
	}
	adv_ind[num_adv_ind-1] = (u8*) malloc(sizeof(u8)*(fin_adv_len + 1 + 3 + 4 + 4 + 3 + 6 + 2));
    6c84:	f846 0009 	str.w	r0, [r6, r9]

	for (i=0; i< num_adv_ind; i++) {
    6c88:	4633      	mov	r3, r6
    6c8a:	2200      	movs	r2, #0
    6c8c:	42aa      	cmp	r2, r5
    6c8e:	da57      	bge.n	6d40 <bt_slave_le+0x150>
    6c90:	2000      	movs	r0, #0
		for (j=0; j<20; j++) adv_ind[i][j] = adv_overhead[j];
    6c92:	f81b e000 	ldrb.w	lr, [fp, r0]
    6c96:	6819      	ldr	r1, [r3, #0]
    6c98:	f801 e000 	strb.w	lr, [r1, r0]
    6c9c:	3001      	adds	r0, #1
    6c9e:	2814      	cmp	r0, #20
    6ca0:	d1f7      	bne.n	6c92 <bt_slave_le+0xa2>
    6ca2:	2005      	movs	r0, #5
		for (j=0; j<6; j++) adv_ind[i][j+2] = slave_mac_address[5-j];
    6ca4:	f818 c000 	ldrb.w	ip, [r8, r0]
    6ca8:	6819      	ldr	r1, [r3, #0]
    6caa:	f1c0 0e07 	rsb	lr, r0, #7
    6cae:	f110 30ff 	adds.w	r0, r0, #4294967295	; 0xffffffff
    6cb2:	f801 c00e 	strb.w	ip, [r1, lr]
    6cb6:	d2f5      	bcs.n	6ca4 <bt_slave_le+0xb4>
		adv_ind[i][17] = (u8) num_adv_ind;
    6cb8:	6819      	ldr	r1, [r3, #0]
    6cba:	9803      	ldr	r0, [sp, #12]
    6cbc:	744d      	strb	r5, [r1, #17]
		adv_ind[i][19] = adv_overhead[19] + (u8) i;
    6cbe:	f853 1b04 	ldr.w	r1, [r3], #4
    6cc2:	4410      	add	r0, r2
    6cc4:	74c8      	strb	r0, [r1, #19]
		if (i < num_adv_ind -1) {
    6cc6:	9902      	ldr	r1, [sp, #8]
    6cc8:	428a      	cmp	r2, r1
    6cca:	da11      	bge.n	6cf0 <bt_slave_le+0x100>
    6ccc:	f04f 0e0b 	mov.w	lr, #11
    6cd0:	fb0e fe02 	mul.w	lr, lr, r2
    6cd4:	2014      	movs	r0, #20
			for (j=0; j<11; j++) adv_ind[i][j+20] = slave_mac_address_data[6+11*i+j];
    6cd6:	6821      	ldr	r1, [r4, #0]
    6cd8:	4401      	add	r1, r0
    6cda:	4471      	add	r1, lr
    6cdc:	f811 cc0e 	ldrb.w	ip, [r1, #-14]
    6ce0:	f853 1c04 	ldr.w	r1, [r3, #-4]
    6ce4:	f801 c000 	strb.w	ip, [r1, r0]
    6ce8:	3001      	adds	r0, #1
    6cea:	281f      	cmp	r0, #31
    6cec:	d1f3      	bne.n	6cd6 <bt_slave_le+0xe6>
    6cee:	e025      	b.n	6d3c <bt_slave_le+0x14c>
    6cf0:	f04f 090b 	mov.w	r9, #11
    6cf4:	fb09 f902 	mul.w	r9, r9, r2
			adv_ind_len = (u8) 31;
		} else {
			u8 tot_len = (u8)(fin_adv_len + 18);
    6cf8:	fa5f fe87 	uxtb.w	lr, r7
    6cfc:	f10e 0c12 	add.w	ip, lr, #18
			u8 adv_len = (u8)(fin_adv_len + 7);
    6d00:	f10e 0e07 	add.w	lr, lr, #7
		adv_ind[i][19] = adv_overhead[19] + (u8) i;
		if (i < num_adv_ind -1) {
			for (j=0; j<11; j++) adv_ind[i][j+20] = slave_mac_address_data[6+11*i+j];
			adv_ind_len = (u8) 31;
		} else {
			u8 tot_len = (u8)(fin_adv_len + 18);
    6d04:	fa5f fc8c 	uxtb.w	ip, ip
			u8 adv_len = (u8)(fin_adv_len + 7);
    6d08:	fa5f fe8e 	uxtb.w	lr, lr
			for (j=0; j<fin_adv_len; j++) adv_ind[i][j+20] = slave_mac_address_data[6+11*i+j];
    6d0c:	2100      	movs	r1, #0
    6d0e:	42b9      	cmp	r1, r7
    6d10:	da0c      	bge.n	6d2c <bt_slave_le+0x13c>
    6d12:	485e      	ldr	r0, [pc, #376]	; (6e8c <bt_slave_le+0x29c>)
    6d14:	6800      	ldr	r0, [r0, #0]
    6d16:	4448      	add	r0, r9
    6d18:	4408      	add	r0, r1
    6d1a:	f890 a006 	ldrb.w	sl, [r0, #6]
    6d1e:	f853 0c04 	ldr.w	r0, [r3, #-4]
    6d22:	4408      	add	r0, r1
    6d24:	f880 a014 	strb.w	sl, [r0, #20]
    6d28:	3101      	adds	r1, #1
    6d2a:	e7f0      	b.n	6d0e <bt_slave_le+0x11e>
			adv_ind[i][1] = tot_len;
    6d2c:	f853 1c04 	ldr.w	r1, [r3, #-4]
    6d30:	f881 c001 	strb.w	ip, [r1, #1]
			adv_ind[i][12] = adv_len;
    6d34:	f853 1c04 	ldr.w	r1, [r3, #-4]
    6d38:	f881 e00c 	strb.w	lr, [r1, #12]
	for (i=0; i< num_adv_ind-1; i++) {
		adv_ind[i] = (u8*) malloc(sizeof(u8)*34);
	}
	adv_ind[num_adv_ind-1] = (u8*) malloc(sizeof(u8)*(fin_adv_len + 1 + 3 + 4 + 4 + 3 + 6 + 2));

	for (i=0; i< num_adv_ind; i++) {
    6d3c:	3201      	adds	r2, #1
    6d3e:	e7a5      	b.n	6c8c <bt_slave_le+0x9c>
//		adv_ind[i][adv_ind_len+0] = (calc_crc >> 0) & 0xff;
//		adv_ind[i][adv_ind_len+1] = (calc_crc >> 8) & 0xff;
//		adv_ind[i][adv_ind_len+2] = (calc_crc >> 16) & 0xff;
	}

	clkn_start();
    6d40:	f000 ff96 	bl	7c70 <clkn_start>

	// JWHUR BLE packet number
	uint32_t nPackets = 0;
    6d44:	f04f 0800 	mov.w	r8, #0

	// spam advertising packets
	while (requested_mode == MODE_BT_SLAVE_LE) {
    6d48:	4b51      	ldr	r3, [pc, #324]	; (6e90 <bt_slave_le+0x2a0>)
    6d4a:	7c9a      	ldrb	r2, [r3, #18]
    6d4c:	2a0c      	cmp	r2, #12
    6d4e:	d17d      	bne.n	6e4c <bt_slave_le+0x25c>
		if (requested_mode != mode) break;
    6d50:	7c9a      	ldrb	r2, [r3, #18]
    6d52:	7c5b      	ldrb	r3, [r3, #17]
    6d54:	429a      	cmp	r2, r3
    6d56:	d179      	bne.n	6e4c <bt_slave_le+0x25c>
		ICER0 = ICER0_ICE_USB;
    6d58:	4b4e      	ldr	r3, [pc, #312]	; (6e94 <bt_slave_le+0x2a4>)
    6d5a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    6d5e:	601a      	str	r2, [r3, #0]
		ICER0 = ICER0_ICE_DMA;
    6d60:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    6d64:	601a      	str	r2, [r3, #0]
//		for(i=0; i<3; i++) {
		for(i=0; i<1; i++) {
			for(j=0; j<num_adv_ind; j++) {
				adv_ind[j][19] = (u8) (nPackets >> 24 & 0xff);
    6d66:	ea4f 6218 	mov.w	r2, r8, lsr #24
    6d6a:	9203      	str	r2, [sp, #12]
				adv_ind[j][20] = (u8) (nPackets >> 16 & 0xff);
    6d6c:	f3c8 4a07 	ubfx	sl, r8, #16, #8
				adv_ind[j][21] = (u8) (nPackets >> 8 & 0xff);
    6d70:	f3c8 2b07 	ubfx	fp, r8, #8, #8
    6d74:	4634      	mov	r4, r6
    6d76:	f04f 0900 	mov.w	r9, #0
		if (requested_mode != mode) break;
		ICER0 = ICER0_ICE_USB;
		ICER0 = ICER0_ICE_DMA;
//		for(i=0; i<3; i++) {
		for(i=0; i<1; i++) {
			for(j=0; j<num_adv_ind; j++) {
    6d7a:	45a9      	cmp	r9, r5
    6d7c:	da5c      	bge.n	6e38 <bt_slave_le+0x248>
				adv_ind[j][19] = (u8) (nPackets >> 24 & 0xff);
    6d7e:	6823      	ldr	r3, [r4, #0]
    6d80:	9903      	ldr	r1, [sp, #12]
				adv_ind[j][20] = (u8) (nPackets >> 16 & 0xff);
				adv_ind[j][21] = (u8) (nPackets >> 8 & 0xff);
				adv_ind[j][22] = (u8) (nPackets & 0xff);
				if (j < num_adv_ind -1) {
    6d82:	9a02      	ldr	r2, [sp, #8]
		ICER0 = ICER0_ICE_USB;
		ICER0 = ICER0_ICE_DMA;
//		for(i=0; i<3; i++) {
		for(i=0; i<1; i++) {
			for(j=0; j<num_adv_ind; j++) {
				adv_ind[j][19] = (u8) (nPackets >> 24 & 0xff);
    6d84:	74d9      	strb	r1, [r3, #19]
				adv_ind[j][20] = (u8) (nPackets >> 16 & 0xff);
    6d86:	f854 3b04 	ldr.w	r3, [r4], #4
				adv_ind[j][21] = (u8) (nPackets >> 8 & 0xff);
				adv_ind[j][22] = (u8) (nPackets & 0xff);
				if (j < num_adv_ind -1) {
    6d8a:	4591      	cmp	r9, r2
		ICER0 = ICER0_ICE_DMA;
//		for(i=0; i<3; i++) {
		for(i=0; i<1; i++) {
			for(j=0; j<num_adv_ind; j++) {
				adv_ind[j][19] = (u8) (nPackets >> 24 & 0xff);
				adv_ind[j][20] = (u8) (nPackets >> 16 & 0xff);
    6d8c:	f883 a014 	strb.w	sl, [r3, #20]
				adv_ind[j][21] = (u8) (nPackets >> 8 & 0xff);
    6d90:	f854 3c04 	ldr.w	r3, [r4, #-4]
    6d94:	4a40      	ldr	r2, [pc, #256]	; (6e98 <bt_slave_le+0x2a8>)
    6d96:	f883 b015 	strb.w	fp, [r3, #21]
				adv_ind[j][22] = (u8) (nPackets & 0xff);
    6d9a:	f854 3c04 	ldr.w	r3, [r4, #-4]
    6d9e:	f883 8016 	strb.w	r8, [r3, #22]
				if (j < num_adv_ind -1) {
    6da2:	da15      	bge.n	6dd0 <bt_slave_le+0x1e0>
//					adv_ind_len = (u8) (31 + 3);
					adv_ind_len = (u8) 31;
					calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind[j], adv_ind_len);
    6da4:	6910      	ldr	r0, [r2, #16]
    6da6:	f854 1c04 	ldr.w	r1, [r4, #-4]
    6daa:	221f      	movs	r2, #31
    6dac:	f000 fd00 	bl	77b0 <btle_calc_crc>
					adv_ind[j][(int)adv_ind_len+0] = (calc_crc >> 0) & 0xff;
    6db0:	f854 3c04 	ldr.w	r3, [r4, #-4]
					adv_ind[j][(int)adv_ind_len+1] = (calc_crc >> 8) & 0xff;
    6db4:	0a02      	lsrs	r2, r0, #8
				adv_ind[j][22] = (u8) (nPackets & 0xff);
				if (j < num_adv_ind -1) {
//					adv_ind_len = (u8) (31 + 3);
					adv_ind_len = (u8) 31;
					calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind[j], adv_ind_len);
					adv_ind[j][(int)adv_ind_len+0] = (calc_crc >> 0) & 0xff;
    6db6:	77d8      	strb	r0, [r3, #31]
					adv_ind[j][(int)adv_ind_len+1] = (calc_crc >> 8) & 0xff;
    6db8:	f854 3c04 	ldr.w	r3, [r4, #-4]
					adv_ind[j][(int)adv_ind_len+2] = (calc_crc >> 16) & 0xff;
    6dbc:	0c00      	lsrs	r0, r0, #16
				if (j < num_adv_ind -1) {
//					adv_ind_len = (u8) (31 + 3);
					adv_ind_len = (u8) 31;
					calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind[j], adv_ind_len);
					adv_ind[j][(int)adv_ind_len+0] = (calc_crc >> 0) & 0xff;
					adv_ind[j][(int)adv_ind_len+1] = (calc_crc >> 8) & 0xff;
    6dbe:	f883 2020 	strb.w	r2, [r3, #32]
					adv_ind[j][(int)adv_ind_len+2] = (calc_crc >> 16) & 0xff;
    6dc2:	f854 3c04 	ldr.w	r3, [r4, #-4]
//					le_transmit(0x8e89bed6, adv_ind_len, adv_ind[j], ch[i]);
					le_transmit(0x8e89bed6, adv_ind_len + 3, adv_ind[j], ch[i]);
    6dc6:	2122      	movs	r1, #34	; 0x22
//					adv_ind_len = (u8) (31 + 3);
					adv_ind_len = (u8) 31;
					calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind[j], adv_ind_len);
					adv_ind[j][(int)adv_ind_len+0] = (calc_crc >> 0) & 0xff;
					adv_ind[j][(int)adv_ind_len+1] = (calc_crc >> 8) & 0xff;
					adv_ind[j][(int)adv_ind_len+2] = (calc_crc >> 16) & 0xff;
    6dc8:	f883 0021 	strb.w	r0, [r3, #33]	; 0x21
//					le_transmit(0x8e89bed6, adv_ind_len, adv_ind[j], ch[i]);
					le_transmit(0x8e89bed6, adv_ind_len + 3, adv_ind[j], ch[i]);
    6dcc:	4833      	ldr	r0, [pc, #204]	; (6e9c <bt_slave_le+0x2ac>)
    6dce:	e020      	b.n	6e12 <bt_slave_le+0x222>
				} else {
//					adv_ind_len = (u8) (fin_adv_len + 20 + 3);
					adv_ind_len = (u8) (fin_adv_len + 20);
    6dd0:	fa5f fc87 	uxtb.w	ip, r7
    6dd4:	f10c 0314 	add.w	r3, ip, #20
    6dd8:	b2db      	uxtb	r3, r3
					calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind[j], adv_ind_len);
    6dda:	6910      	ldr	r0, [r2, #16]
    6ddc:	f854 1c04 	ldr.w	r1, [r4, #-4]
    6de0:	461a      	mov	r2, r3
    6de2:	e88d 1008 	stmia.w	sp, {r3, ip}
    6de6:	f000 fce3 	bl	77b0 <btle_calc_crc>
					adv_ind[j][(int)adv_ind_len+0] = (calc_crc >> 0) & 0xff;
    6dea:	9b00      	ldr	r3, [sp, #0]
    6dec:	f854 2c04 	ldr.w	r2, [r4, #-4]
					adv_ind[j][(int)adv_ind_len+1] = (calc_crc >> 8) & 0xff;
    6df0:	0a01      	lsrs	r1, r0, #8
					le_transmit(0x8e89bed6, adv_ind_len + 3, adv_ind[j], ch[i]);
				} else {
//					adv_ind_len = (u8) (fin_adv_len + 20 + 3);
					adv_ind_len = (u8) (fin_adv_len + 20);
					calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind[j], adv_ind_len);
					adv_ind[j][(int)adv_ind_len+0] = (calc_crc >> 0) & 0xff;
    6df2:	54d0      	strb	r0, [r2, r3]
					adv_ind[j][(int)adv_ind_len+1] = (calc_crc >> 8) & 0xff;
    6df4:	f854 2c04 	ldr.w	r2, [r4, #-4]
					adv_ind[j][(int)adv_ind_len+2] = (calc_crc >> 16) & 0xff;
    6df8:	0c00      	lsrs	r0, r0, #16
				} else {
//					adv_ind_len = (u8) (fin_adv_len + 20 + 3);
					adv_ind_len = (u8) (fin_adv_len + 20);
					calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind[j], adv_ind_len);
					adv_ind[j][(int)adv_ind_len+0] = (calc_crc >> 0) & 0xff;
					adv_ind[j][(int)adv_ind_len+1] = (calc_crc >> 8) & 0xff;
    6dfa:	441a      	add	r2, r3
    6dfc:	7051      	strb	r1, [r2, #1]
					adv_ind[j][(int)adv_ind_len+2] = (calc_crc >> 16) & 0xff;
    6dfe:	f854 2c04 	ldr.w	r2, [r4, #-4]
    6e02:	4413      	add	r3, r2
    6e04:	7098      	strb	r0, [r3, #2]
//					le_transmit(0x8e89bed6, adv_ind_len, adv_ind[j], ch[i]);
					le_transmit(0x8e89bed6, adv_ind_len + 3, adv_ind[j], ch[i]);
    6e06:	f8dd c004 	ldr.w	ip, [sp, #4]
    6e0a:	4824      	ldr	r0, [pc, #144]	; (6e9c <bt_slave_le+0x2ac>)
    6e0c:	f10c 0117 	add.w	r1, ip, #23
    6e10:	b2c9      	uxtb	r1, r1
    6e12:	f854 2c04 	ldr.w	r2, [r4, #-4]
    6e16:	f640 1362 	movw	r3, #2402	; 0x962
    6e1a:	f7fe fa15 	bl	5248 <le_transmit>
 * Sleep (busy wait) for 'millis' milliseconds
 * Needs clkn. Be sure to call clkn_init() before using it.
 */
static void msleep(uint32_t millis)
{
	uint32_t now = (clkn & 0xffffff);
    6e1e:	4b20      	ldr	r3, [pc, #128]	; (6ea0 <bt_slave_le+0x2b0>)
    6e20:	681a      	ldr	r2, [r3, #0]
    6e22:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
	uint32_t stop_at = now + millis * 10000 / 3125; // millis -> clkn ticks
    6e26:	3220      	adds	r2, #32
	// handle clkn overflow
	if (stop_at >= ((uint32_t)1<<28)) {
		stop_at -= ((uint32_t)1<<28);
		while ((clkn & 0xffffff) >= now || (clkn & 0xffffff) < stop_at);
	} else {
		while ((clkn & 0xffffff) < stop_at);
    6e28:	6819      	ldr	r1, [r3, #0]
    6e2a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
    6e2e:	4291      	cmp	r1, r2
    6e30:	d3fa      	bcc.n	6e28 <bt_slave_le+0x238>
		if (requested_mode != mode) break;
		ICER0 = ICER0_ICE_USB;
		ICER0 = ICER0_ICE_DMA;
//		for(i=0; i<3; i++) {
		for(i=0; i<1; i++) {
			for(j=0; j<num_adv_ind; j++) {
    6e32:	f109 0901 	add.w	r9, r9, #1
    6e36:	e7a0      	b.n	6d7a <bt_slave_le+0x18a>
			}
			//msleep(5);
		}
		nPackets++;

		ISER0 = ISER0_ISE_USB;
    6e38:	4b1a      	ldr	r3, [pc, #104]	; (6ea4 <bt_slave_le+0x2b4>)
    6e3a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    6e3e:	601a      	str	r2, [r3, #0]
		ISER0 = ISER0_ISE_DMA;
    6e40:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
				}
				msleep(10);
			}
			//msleep(5);
		}
		nPackets++;
    6e44:	f108 0801 	add.w	r8, r8, #1

		ISER0 = ISER0_ISE_USB;
		ISER0 = ISER0_ISE_DMA;
    6e48:	601a      	str	r2, [r3, #0]
    6e4a:	e77d      	b.n	6d48 <bt_slave_le+0x158>
//		msleep(10);

	}
	free(slave_mac_address_data);	
    6e4c:	4b0f      	ldr	r3, [pc, #60]	; (6e8c <bt_slave_le+0x29c>)
	free(adv_ind);
	for(i=0; i<num_adv_ind; i++)
    6e4e:	2400      	movs	r4, #0
		ISER0 = ISER0_ISE_USB;
		ISER0 = ISER0_ISE_DMA;
//		msleep(10);

	}
	free(slave_mac_address_data);	
    6e50:	6818      	ldr	r0, [r3, #0]
    6e52:	f002 fbd1 	bl	95f8 <free>
	free(adv_ind);
    6e56:	4630      	mov	r0, r6
    6e58:	f002 fbce 	bl	95f8 <free>
	for(i=0; i<num_adv_ind; i++)
    6e5c:	42ac      	cmp	r4, r5
    6e5e:	da05      	bge.n	6e6c <bt_slave_le+0x27c>
		free(adv_ind[i]);
    6e60:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
    6e64:	f002 fbc8 	bl	95f8 <free>
//		msleep(10);

	}
	free(slave_mac_address_data);	
	free(adv_ind);
	for(i=0; i<num_adv_ind; i++)
    6e68:	3401      	adds	r4, #1
    6e6a:	e7f7      	b.n	6e5c <bt_slave_le+0x26c>
		free(adv_ind[i]);
	
	//JWHUR test
	ICER0 = ICER0_ICE_USB;
    6e6c:	4b09      	ldr	r3, [pc, #36]	; (6e94 <bt_slave_le+0x2a4>)
    6e6e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    6e72:	601a      	str	r2, [r3, #0]
	cc2400_idle();
    6e74:	f7fd fba2 	bl	45bc <cc2400_idle>
	dio_ssp_stop ();
    6e78:	f000 fffe 	bl	7e78 <dio_ssp_stop>
	cs_trigger_disable();

}
    6e7c:	b00b      	add	sp, #44	; 0x2c
    6e7e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	
	//JWHUR test
	ICER0 = ICER0_ICE_USB;
	cc2400_idle();
	dio_ssp_stop ();
	cs_trigger_disable();
    6e82:	f000 bea5 	b.w	7bd0 <cs_trigger_disable>
    6e86:	bf00      	nop
    6e88:	0000a85c 	.word	0x0000a85c
    6e8c:	100014e0 	.word	0x100014e0
    6e90:	10000e34 	.word	0x10000e34
    6e94:	e000e180 	.word	0xe000e180
    6e98:	1000044c 	.word	0x1000044c
    6e9c:	8e89bed6 	.word	0x8e89bed6
    6ea0:	10001024 	.word	0x10001024
    6ea4:	e000e100 	.word	0xe000e100

00006ea8 <bt_sync_le>:

}

void bt_sync_le() {
    6ea8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    6eac:	b087      	sub	sp, #28
	int num_adv_ind = 1;
	u8 adv_ind_len;
	u8 *adv_ind;
	u16 ch[] = {2402, 2426, 2480};

	u8 adv_sync[24] = {0x42, 0x16,	// adv_nonconn_ind, length 22 (0001 0110)
    6eae:	4b31      	ldr	r3, [pc, #196]	; (6f74 <bt_sync_le+0xcc>)
    6eb0:	466a      	mov	r2, sp
    6eb2:	f103 0618 	add.w	r6, r3, #24
    6eb6:	466d      	mov	r5, sp
    6eb8:	6818      	ldr	r0, [r3, #0]
    6eba:	6859      	ldr	r1, [r3, #4]
    6ebc:	4614      	mov	r4, r2
    6ebe:	c403      	stmia	r4!, {r0, r1}
    6ec0:	3308      	adds	r3, #8
    6ec2:	42b3      	cmp	r3, r6
    6ec4:	4622      	mov	r2, r4
    6ec6:	d1f7      	bne.n	6eb8 <bt_sync_le+0x10>

	// Standards said maximum advertising channel PDU length 39 bytes (adv payload 19 + 1 (preamble))
	// There's a probem, actual maximum length 34 bytes (adv payload 14 + 1 (preamble)) in ubertooth
	// Nexsus 5 smartphone can not receive BLE packet which has length over 31 bytes (adv payload 11 + 1 (preamble))
	adv_ind_len = 24; 
	adv_ind = (u8*) malloc(sizeof(u8)*24);
    6ec8:	2018      	movs	r0, #24
    6eca:	f002 fb8d 	bl	95e8 <malloc>

	for (i=0; i<24; i++)
    6ece:	2300      	movs	r3, #0

	// Standards said maximum advertising channel PDU length 39 bytes (adv payload 19 + 1 (preamble))
	// There's a probem, actual maximum length 34 bytes (adv payload 14 + 1 (preamble)) in ubertooth
	// Nexsus 5 smartphone can not receive BLE packet which has length over 31 bytes (adv payload 11 + 1 (preamble))
	adv_ind_len = 24; 
	adv_ind = (u8*) malloc(sizeof(u8)*24);
    6ed0:	4604      	mov	r4, r0

	for (i=0; i<24; i++)
		adv_ind[i] = adv_sync[i];
    6ed2:	5cea      	ldrb	r2, [r5, r3]
    6ed4:	54e2      	strb	r2, [r4, r3]
	// There's a probem, actual maximum length 34 bytes (adv payload 14 + 1 (preamble)) in ubertooth
	// Nexsus 5 smartphone can not receive BLE packet which has length over 31 bytes (adv payload 11 + 1 (preamble))
	adv_ind_len = 24; 
	adv_ind = (u8*) malloc(sizeof(u8)*24);

	for (i=0; i<24; i++)
    6ed6:	3301      	adds	r3, #1
    6ed8:	2b18      	cmp	r3, #24
    6eda:	d1fa      	bne.n	6ed2 <bt_sync_le+0x2a>
    6edc:	2300      	movs	r3, #0
		adv_ind[i] = adv_sync[i];
	for (i=0; i<6; i++) 
		adv_ind[i+2] = slave_mac_address_data[5-i];
    6ede:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 6f90 <bt_sync_le+0xe8>
    6ee2:	f1c3 0105 	rsb	r1, r3, #5
    6ee6:	f8d8 2000 	ldr.w	r2, [r8]
    6eea:	5c51      	ldrb	r1, [r2, r1]
    6eec:	18e2      	adds	r2, r4, r3
	adv_ind_len = 24; 
	adv_ind = (u8*) malloc(sizeof(u8)*24);

	for (i=0; i<24; i++)
		adv_ind[i] = adv_sync[i];
	for (i=0; i<6; i++) 
    6eee:	3301      	adds	r3, #1
    6ef0:	2b06      	cmp	r3, #6
		adv_ind[i+2] = slave_mac_address_data[5-i];
    6ef2:	7091      	strb	r1, [r2, #2]
	adv_ind_len = 24; 
	adv_ind = (u8*) malloc(sizeof(u8)*24);

	for (i=0; i<24; i++)
		adv_ind[i] = adv_sync[i];
	for (i=0; i<6; i++) 
    6ef4:	d1f3      	bne.n	6ede <bt_sync_le+0x36>
		adv_ind[i+2] = slave_mac_address_data[5-i];

	calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind, adv_ind_len);
    6ef6:	4b20      	ldr	r3, [pc, #128]	; (6f78 <bt_sync_le+0xd0>)
    6ef8:	4621      	mov	r1, r4
    6efa:	2218      	movs	r2, #24
    6efc:	6918      	ldr	r0, [r3, #16]
    6efe:	f000 fc57 	bl	77b0 <btle_calc_crc>
	adv_ind[adv_ind_len+1] = (calc_crc >> 8) & 0xff;
	adv_ind[adv_ind_len+2] = (calc_crc >> 16) & 0xff;

	clkn_start();

	ICER0 = ICER0_ICE_USB;
    6f02:	4e1e      	ldr	r6, [pc, #120]	; (6f7c <bt_sync_le+0xd4>)
		adv_ind[i+2] = slave_mac_address_data[5-i];

	calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind, adv_ind_len);
	adv_ind_len = (int) adv_ind_len;
	adv_ind[adv_ind_len+0] = (calc_crc >> 0) & 0xff;
	adv_ind[adv_ind_len+1] = (calc_crc >> 8) & 0xff;
    6f04:	0a03      	lsrs	r3, r0, #8
	for (i=0; i<6; i++) 
		adv_ind[i+2] = slave_mac_address_data[5-i];

	calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind, adv_ind_len);
	adv_ind_len = (int) adv_ind_len;
	adv_ind[adv_ind_len+0] = (calc_crc >> 0) & 0xff;
    6f06:	7620      	strb	r0, [r4, #24]
	adv_ind[adv_ind_len+1] = (calc_crc >> 8) & 0xff;
	adv_ind[adv_ind_len+2] = (calc_crc >> 16) & 0xff;
    6f08:	0c00      	lsrs	r0, r0, #16

	clkn_start();

	ICER0 = ICER0_ICE_USB;
    6f0a:	f04f 7580 	mov.w	r5, #16777216	; 0x1000000
		adv_ind[i+2] = slave_mac_address_data[5-i];

	calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind, adv_ind_len);
	adv_ind_len = (int) adv_ind_len;
	adv_ind[adv_ind_len+0] = (calc_crc >> 0) & 0xff;
	adv_ind[adv_ind_len+1] = (calc_crc >> 8) & 0xff;
    6f0e:	7663      	strb	r3, [r4, #25]
	adv_ind[adv_ind_len+2] = (calc_crc >> 16) & 0xff;
    6f10:	76a0      	strb	r0, [r4, #26]

	clkn_start();

	ICER0 = ICER0_ICE_USB;
	ICER0 = ICER0_ICE_DMA;
    6f12:	f04f 6980 	mov.w	r9, #67108864	; 0x4000000
	adv_ind_len = (int) adv_ind_len;
	adv_ind[adv_ind_len+0] = (calc_crc >> 0) & 0xff;
	adv_ind[adv_ind_len+1] = (calc_crc >> 8) & 0xff;
	adv_ind[adv_ind_len+2] = (calc_crc >> 16) & 0xff;

	clkn_start();
    6f16:	f000 feab 	bl	7c70 <clkn_start>

	ICER0 = ICER0_ICE_USB;
	ICER0 = ICER0_ICE_DMA;
	adv_ind_len = (u8) (adv_ind_len + 3);
	le_transmit(0x8e89bed6, adv_ind_len, adv_ind, ch[0]);
    6f1a:	211b      	movs	r1, #27
    6f1c:	4622      	mov	r2, r4
	adv_ind[adv_ind_len+1] = (calc_crc >> 8) & 0xff;
	adv_ind[adv_ind_len+2] = (calc_crc >> 16) & 0xff;

	clkn_start();

	ICER0 = ICER0_ICE_USB;
    6f1e:	6035      	str	r5, [r6, #0]
	ICER0 = ICER0_ICE_DMA;
	adv_ind_len = (u8) (adv_ind_len + 3);
	le_transmit(0x8e89bed6, adv_ind_len, adv_ind, ch[0]);
    6f20:	4817      	ldr	r0, [pc, #92]	; (6f80 <bt_sync_le+0xd8>)
	adv_ind[adv_ind_len+2] = (calc_crc >> 16) & 0xff;

	clkn_start();

	ICER0 = ICER0_ICE_USB;
	ICER0 = ICER0_ICE_DMA;
    6f22:	f8c6 9000 	str.w	r9, [r6]
	adv_ind_len = (u8) (adv_ind_len + 3);
	le_transmit(0x8e89bed6, adv_ind_len, adv_ind, ch[0]);
    6f26:	f640 1362 	movw	r3, #2402	; 0x962
    6f2a:	f7fe f98d 	bl	5248 <le_transmit>
	now_sync = (clkn & 0xffffff);
    6f2e:	4b15      	ldr	r3, [pc, #84]	; (6f84 <bt_sync_le+0xdc>)
    6f30:	4f15      	ldr	r7, [pc, #84]	; (6f88 <bt_sync_le+0xe0>)
    6f32:	681b      	ldr	r3, [r3, #0]
	start_sync = now_sync + 100 * 10000 / 3125; // wait for 99.8 ms

	ISER0 = ISER0_ISE_USB;
	ISER0 = ISER0_ISE_DMA;

	free(adv_ind);
    6f34:	4620      	mov	r0, r4

	ICER0 = ICER0_ICE_USB;
	ICER0 = ICER0_ICE_DMA;
	adv_ind_len = (u8) (adv_ind_len + 3);
	le_transmit(0x8e89bed6, adv_ind_len, adv_ind, ch[0]);
	now_sync = (clkn & 0xffffff);
    6f36:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    6f3a:	62fb      	str	r3, [r7, #44]	; 0x2c
	start_sync = now_sync + 100 * 10000 / 3125; // wait for 99.8 ms
    6f3c:	f503 73a0 	add.w	r3, r3, #320	; 0x140
    6f40:	62bb      	str	r3, [r7, #40]	; 0x28

	ISER0 = ISER0_ISE_USB;
    6f42:	4b12      	ldr	r3, [pc, #72]	; (6f8c <bt_sync_le+0xe4>)
    6f44:	601d      	str	r5, [r3, #0]
	ISER0 = ISER0_ISE_DMA;
    6f46:	f8c3 9000 	str.w	r9, [r3]

	free(adv_ind);
    6f4a:	f002 fb55 	bl	95f8 <free>
	free(slave_mac_address_data);
    6f4e:	f8d8 0000 	ldr.w	r0, [r8]
    6f52:	f002 fb51 	bl	95f8 <free>
	requested_mode = MODE_BT_RSSI_LE;
    6f56:	2012      	movs	r0, #18
    6f58:	74b8      	strb	r0, [r7, #18]
	bt_tracking_le(MODE_BT_RSSI_LE);
    6f5a:	f7ff fbd9 	bl	6710 <bt_tracking_le>
	
	ICER0 = ICER0_ICE_USB;
    6f5e:	6035      	str	r5, [r6, #0]
	cc2400_idle();
    6f60:	f7fd fb2c 	bl	45bc <cc2400_idle>
	dio_ssp_stop ();
    6f64:	f000 ff88 	bl	7e78 <dio_ssp_stop>
	cs_trigger_disable();
}
    6f68:	b007      	add	sp, #28
    6f6a:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	bt_tracking_le(MODE_BT_RSSI_LE);
	
	ICER0 = ICER0_ICE_USB;
	cc2400_idle();
	dio_ssp_stop ();
	cs_trigger_disable();
    6f6e:	f000 be2f 	b.w	7bd0 <cs_trigger_disable>
    6f72:	bf00      	nop
    6f74:	0000a870 	.word	0x0000a870
    6f78:	1000044c 	.word	0x1000044c
    6f7c:	e000e180 	.word	0xe000e180
    6f80:	8e89bed6 	.word	0x8e89bed6
    6f84:	10001024 	.word	0x10001024
    6f88:	10000e34 	.word	0x10000e34
    6f8c:	e000e100 	.word	0xe000e100
    6f90:	100014e0 	.word	0x100014e0

00006f94 <rx_generic_sync>:
}

void rx_generic_sync(void) {
    6f94:	b500      	push	{lr}
    6f96:	b08b      	sub	sp, #44	; 0x2c
	u16 reg_val;

	/* Put syncword at start of buffer
	 * DGS: fix this later, we don't know number of syncword bytes, etc
	 */
	reg_val = cc2400_get(SYNCH);
    6f98:	202d      	movs	r0, #45	; 0x2d
    6f9a:	f001 fd4b 	bl	8a34 <cc2400_get>
	buf[0] = (reg_val >> 8) & 0xFF;
    6f9e:	0a03      	lsrs	r3, r0, #8
	buf[1] = reg_val & 0xFF;
    6fa0:	f88d 0005 	strb.w	r0, [sp, #5]
	reg_val = cc2400_get(SYNCL);
    6fa4:	202c      	movs	r0, #44	; 0x2c

	/* Put syncword at start of buffer
	 * DGS: fix this later, we don't know number of syncword bytes, etc
	 */
	reg_val = cc2400_get(SYNCH);
	buf[0] = (reg_val >> 8) & 0xFF;
    6fa6:	f88d 3004 	strb.w	r3, [sp, #4]
	buf[1] = reg_val & 0xFF;
	reg_val = cc2400_get(SYNCL);
    6faa:	f001 fd43 	bl	8a34 <cc2400_get>
	buf[2] = (reg_val >> 8) & 0xFF;
    6fae:	0a03      	lsrs	r3, r0, #8
    6fb0:	f88d 3006 	strb.w	r3, [sp, #6]
	buf[3] = reg_val & 0xFF;
    6fb4:	f88d 0007 	strb.w	r0, [sp, #7]

	queue_init();
    6fb8:	f000 fcba 	bl	7930 <queue_init>
	clkn_start();
    6fbc:	f000 fe58 	bl	7c70 <clkn_start>

	while (!(cc2400_status() & XOSC16M_STABLE));
    6fc0:	f001 fe12 	bl	8be8 <cc2400_status>
    6fc4:	0640      	lsls	r0, r0, #25
    6fc6:	d5fb      	bpl.n	6fc0 <rx_generic_sync+0x2c>
	cc2400_strobe(SFSON);
    6fc8:	2061      	movs	r0, #97	; 0x61
    6fca:	f001 fe14 	bl	8bf6 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    6fce:	f001 fe0b 	bl	8be8 <cc2400_status>
    6fd2:	0741      	lsls	r1, r0, #29
    6fd4:	d5fb      	bpl.n	6fce <rx_generic_sync+0x3a>
	RXLED_SET;
    6fd6:	4b14      	ldr	r3, [pc, #80]	; (7028 <rx_generic_sync+0x94>)
    6fd8:	2210      	movs	r2, #16
    6fda:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
		PAEN_SET;
    6fdc:	2280      	movs	r2, #128	; 0x80
    6fde:	621a      	str	r2, [r3, #32]
		HGM_SET;
    6fe0:	f44f 7280 	mov.w	r2, #256	; 0x100
    6fe4:	621a      	str	r2, [r3, #32]
#endif
	while (1) {
		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    6fe6:	200e      	movs	r0, #14
    6fe8:	f001 fd24 	bl	8a34 <cc2400_get>
    6fec:	f000 001f 	and.w	r0, r0, #31
    6ff0:	280f      	cmp	r0, #15
    6ff2:	d1f8      	bne.n	6fe6 <rx_generic_sync+0x52>
		cc2400_strobe(SRX);
    6ff4:	2062      	movs	r0, #98	; 0x62
    6ff6:	f001 fdfe 	bl	8bf6 <cc2400_strobe>
		USRLED_CLR;
    6ffa:	4b0c      	ldr	r3, [pc, #48]	; (702c <rx_generic_sync+0x98>)
    6ffc:	2202      	movs	r2, #2
    6ffe:	601a      	str	r2, [r3, #0]
		while (!(cc2400_status() & SYNC_RECEIVED));
    7000:	f001 fdf2 	bl	8be8 <cc2400_status>
    7004:	06c2      	lsls	r2, r0, #27
    7006:	d5fb      	bpl.n	7000 <rx_generic_sync+0x6c>
		USRLED_SET;
    7008:	4b07      	ldr	r3, [pc, #28]	; (7028 <rx_generic_sync+0x94>)
    700a:	2202      	movs	r2, #2
    700c:	601a      	str	r2, [r3, #0]

		cc2400_fifo_read(len, buf+4);
    700e:	a902      	add	r1, sp, #8
    7010:	2020      	movs	r0, #32
    7012:	f001 fda1 	bl	8b58 <cc2400_fifo_read>
		enqueue(BR_PACKET, buf);
    7016:	a901      	add	r1, sp, #4
    7018:	2000      	movs	r0, #0
    701a:	f7fd fa75 	bl	4508 <enqueue>
		handle_usb(clkn);
    701e:	4b04      	ldr	r3, [pc, #16]	; (7030 <rx_generic_sync+0x9c>)
    7020:	6818      	ldr	r0, [r3, #0]
    7022:	f000 fd01 	bl	7a28 <handle_usb>
	}
    7026:	e7de      	b.n	6fe6 <rx_generic_sync+0x52>
    7028:	2009c038 	.word	0x2009c038
    702c:	2009c03c 	.word	0x2009c03c
    7030:	10001024 	.word	0x10001024

00007034 <rx_generic>:
}

void rx_generic(void) {
    7034:	b508      	push	{r3, lr}
	// Check for packet mode
	if(cc2400_get(GRMDM) && 0x0400) {
    7036:	2020      	movs	r0, #32
    7038:	f001 fcfc 	bl	8a34 <cc2400_get>
    703c:	b108      	cbz	r0, 7042 <rx_generic+0xe>
		rx_generic_sync();
    703e:	f7ff ffa9 	bl	6f94 <rx_generic_sync>
	} else {
		modulation = MOD_NONE;
    7042:	4b03      	ldr	r3, [pc, #12]	; (7050 <rx_generic+0x1c>)
    7044:	2203      	movs	r2, #3
    7046:	701a      	strb	r2, [r3, #0]
		bt_stream_rx();
	}
}
    7048:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	// Check for packet mode
	if(cc2400_get(GRMDM) && 0x0400) {
		rx_generic_sync();
	} else {
		modulation = MOD_NONE;
		bt_stream_rx();
    704c:	f7fe badc 	b.w	5608 <bt_stream_rx>
    7050:	10000e34 	.word	0x10000e34

00007054 <tx_generic>:
	}
}

void tx_generic(void) {
    7054:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	u16 synch, syncl;
	u8 prev_mode = mode;
    7058:	4d35      	ldr	r5, [pc, #212]	; (7130 <tx_generic+0xdc>)

	mode = MODE_TX_GENERIC;
    705a:	2310      	movs	r3, #16

	// Save existing syncword
	synch = cc2400_get(SYNCH);
    705c:	202d      	movs	r0, #45	; 0x2d
	}
}

void tx_generic(void) {
	u16 synch, syncl;
	u8 prev_mode = mode;
    705e:	7c6e      	ldrb	r6, [r5, #17]

	mode = MODE_TX_GENERIC;
    7060:	746b      	strb	r3, [r5, #17]

	// Save existing syncword
	synch = cc2400_get(SYNCH);
    7062:	f001 fce7 	bl	8a34 <cc2400_get>
    7066:	4680      	mov	r8, r0
	syncl = cc2400_get(SYNCL);
    7068:	202c      	movs	r0, #44	; 0x2c
    706a:	f001 fce3 	bl	8a34 <cc2400_get>

	cc2400_set(SYNCH, tx_pkt.synch);
    706e:	4c31      	ldr	r4, [pc, #196]	; (7134 <tx_generic+0xe0>)

	mode = MODE_TX_GENERIC;

	// Save existing syncword
	synch = cc2400_get(SYNCH);
	syncl = cc2400_get(SYNCL);
    7070:	4607      	mov	r7, r0

	cc2400_set(SYNCH, tx_pkt.synch);
    7072:	8821      	ldrh	r1, [r4, #0]
    7074:	202d      	movs	r0, #45	; 0x2d
    7076:	f001 fce6 	bl	8a46 <cc2400_set>
	cc2400_set(SYNCL, tx_pkt.syncl);
    707a:	202c      	movs	r0, #44	; 0x2c
    707c:	8861      	ldrh	r1, [r4, #2]
    707e:	f001 fce2 	bl	8a46 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0057);
    7082:	2003      	movs	r0, #3
    7084:	2157      	movs	r1, #87	; 0x57
    7086:	f001 fcde 	bl	8a46 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b);
    708a:	2014      	movs	r0, #20
    708c:	f241 314b 	movw	r1, #4939	; 0x134b
    7090:	f001 fcd9 	bl	8a46 <cc2400_set>
	cc2400_set(GRMDM, 0x0f61);
    7094:	2020      	movs	r0, #32
    7096:	f640 7161 	movw	r1, #3937	; 0xf61
    709a:	f001 fcd4 	bl	8a46 <cc2400_set>
	cc2400_set(FSDIV, tx_pkt.channel);
    709e:	2002      	movs	r0, #2
    70a0:	88a1      	ldrh	r1, [r4, #4]
    70a2:	f001 fcd0 	bl	8a46 <cc2400_set>
	cc2400_set(FREND, tx_pkt.pa_level);
    70a6:	2005      	movs	r0, #5
    70a8:	79e1      	ldrb	r1, [r4, #7]
	}
}

void tx_generic(void) {
	u16 synch, syncl;
	u8 prev_mode = mode;
    70aa:	b2f6      	uxtb	r6, r6
	cc2400_set(SYNCL, tx_pkt.syncl);
	cc2400_set(MDMCTRL, 0x0057);
	cc2400_set(MDMTST0, 0x134b);
	cc2400_set(GRMDM, 0x0f61);
	cc2400_set(FSDIV, tx_pkt.channel);
	cc2400_set(FREND, tx_pkt.pa_level);
    70ac:	f001 fccb 	bl	8a46 <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    70b0:	f001 fd9a 	bl	8be8 <cc2400_status>
    70b4:	0642      	lsls	r2, r0, #25
    70b6:	d5fb      	bpl.n	70b0 <tx_generic+0x5c>
	cc2400_strobe(SFSON);
    70b8:	2061      	movs	r0, #97	; 0x61
    70ba:	f001 fd9c 	bl	8bf6 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    70be:	f001 fd93 	bl	8be8 <cc2400_status>
    70c2:	0743      	lsls	r3, r0, #29
    70c4:	d5fb      	bpl.n	70be <tx_generic+0x6a>
	TXLED_SET;
    70c6:	4b1c      	ldr	r3, [pc, #112]	; (7138 <tx_generic+0xe4>)
    70c8:	f44f 7280 	mov.w	r2, #256	; 0x100
    70cc:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
		PAEN_SET;
    70ce:	2280      	movs	r2, #128	; 0x80
    70d0:	621a      	str	r2, [r3, #32]
#endif
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    70d2:	200e      	movs	r0, #14
    70d4:	f001 fcae 	bl	8a34 <cc2400_get>
    70d8:	f000 001f 	and.w	r0, r0, #31
    70dc:	280f      	cmp	r0, #15
    70de:	d1f8      	bne.n	70d2 <tx_generic+0x7e>

	cc2400_fifo_write(tx_pkt.length, tx_pkt.data);
    70e0:	79a0      	ldrb	r0, [r4, #6]
    70e2:	4916      	ldr	r1, [pc, #88]	; (713c <tx_generic+0xe8>)
    70e4:	f001 fcf0 	bl	8ac8 <cc2400_fifo_write>
	cc2400_strobe(STX);
    70e8:	2063      	movs	r0, #99	; 0x63
    70ea:	f001 fd84 	bl	8bf6 <cc2400_strobe>

	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    70ee:	200e      	movs	r0, #14
    70f0:	f001 fca0 	bl	8a34 <cc2400_get>
    70f4:	f000 001f 	and.w	r0, r0, #31
    70f8:	280f      	cmp	r0, #15
    70fa:	d1f8      	bne.n	70ee <tx_generic+0x9a>
	TXLED_CLR;
    70fc:	4b10      	ldr	r3, [pc, #64]	; (7140 <tx_generic+0xec>)
    70fe:	f44f 7280 	mov.w	r2, #256	; 0x100
    7102:	601a      	str	r2, [r3, #0]

	cc2400_strobe(SRFOFF);
    7104:	2064      	movs	r0, #100	; 0x64
    7106:	f001 fd76 	bl	8bf6 <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK));
    710a:	f001 fd6d 	bl	8be8 <cc2400_status>
    710e:	0744      	lsls	r4, r0, #29
    7110:	d4fb      	bmi.n	710a <tx_generic+0xb6>

#ifdef UBERTOOTH_ONE
	PAEN_CLR;
    7112:	4b0c      	ldr	r3, [pc, #48]	; (7144 <tx_generic+0xf0>)
    7114:	2280      	movs	r2, #128	; 0x80
    7116:	601a      	str	r2, [r3, #0]
#endif

	// Restore state
	cc2400_set(SYNCH, synch);
    7118:	202d      	movs	r0, #45	; 0x2d
    711a:	4641      	mov	r1, r8
    711c:	f001 fc93 	bl	8a46 <cc2400_set>
	cc2400_set(SYNCL, syncl);
    7120:	202c      	movs	r0, #44	; 0x2c
    7122:	4639      	mov	r1, r7
    7124:	f001 fc8f 	bl	8a46 <cc2400_set>
	requested_mode = prev_mode;
    7128:	74ae      	strb	r6, [r5, #18]
    712a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    712e:	bf00      	nop
    7130:	10000e34 	.word	0x10000e34
    7134:	10001028 	.word	0x10001028
    7138:	2009c038 	.word	0x2009c038
    713c:	10001030 	.word	0x10001030
    7140:	2009c03c 	.word	0x2009c03c
    7144:	2009c05c 	.word	0x2009c05c

00007148 <specan>:
}

/* spectrum analysis */
void specan()
{
    7148:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    714c:	b08e      	sub	sp, #56	; 0x38
	u16 f;
	u8 i = 0;
	u8 buf[DMA_SIZE];

	RXLED_SET;
    714e:	4b3d      	ldr	r3, [pc, #244]	; (7244 <specan+0xfc>)
    7150:	2210      	movs	r2, #16
    7152:	601a      	str	r2, [r3, #0]

	queue_init();
    7154:	f000 fbec 	bl	7930 <queue_init>
	clkn_start();
    7158:	f000 fd8a 	bl	7c70 <clkn_start>

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    715c:	4b3a      	ldr	r3, [pc, #232]	; (7248 <specan+0x100>)
    715e:	2280      	movs	r2, #128	; 0x80
    7160:	601a      	str	r2, [r3, #0]
	//HGM_SET;
#endif
	cc2400_set(LMTST,   0x2b22);
    7162:	2012      	movs	r0, #18
    7164:	f642 3122 	movw	r1, #11042	; 0x2b22
    7168:	f001 fc6d 	bl	8a46 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b); // without PRNG
    716c:	2014      	movs	r0, #20
    716e:	f241 314b 	movw	r1, #4939	; 0x134b
    7172:	f001 fc68 	bl	8a46 <cc2400_set>
	cc2400_set(GRMDM,   0x0101); // un-buffered mode, GFSK
    7176:	2020      	movs	r0, #32
    7178:	f240 1101 	movw	r1, #257	; 0x101
    717c:	f001 fc63 	bl	8a46 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0029); // 160 kHz frequency deviation
    7180:	2003      	movs	r0, #3
    7182:	2129      	movs	r1, #41	; 0x29
    7184:	f001 fc5f 	bl	8a46 <cc2400_set>
	//FIXME maybe set RSSI.RSSI_FILT
	while (!(cc2400_status() & XOSC16M_STABLE));
    7188:	f001 fd2e 	bl	8be8 <cc2400_status>
    718c:	0644      	lsls	r4, r0, #25
    718e:	d5fb      	bpl.n	7188 <specan+0x40>
	while ((cc2400_status() & FS_LOCK));
    7190:	f001 fd2a 	bl	8be8 <cc2400_status>
    7194:	f000 0004 	and.w	r0, r0, #4
    7198:	f000 05ff 	and.w	r5, r0, #255	; 0xff
    719c:	2800      	cmp	r0, #0
    719e:	d1f7      	bne.n	7190 <specan+0x48>

	while (requested_mode == MODE_SPECAN) {
    71a0:	4b2a      	ldr	r3, [pc, #168]	; (724c <specan+0x104>)
    71a2:	7c9b      	ldrb	r3, [r3, #18]
    71a4:	2b04      	cmp	r3, #4
    71a6:	d147      	bne.n	7238 <specan+0xf0>
		for (f = low_freq; f < high_freq + 1; f++) {
    71a8:	4b29      	ldr	r3, [pc, #164]	; (7250 <specan+0x108>)
    71aa:	f8b3 404c 	ldrh.w	r4, [r3, #76]	; 0x4c
    71ae:	4698      	mov	r8, r3
    71b0:	b2a4      	uxth	r4, r4
    71b2:	f8b8 304e 	ldrh.w	r3, [r8, #78]	; 0x4e
    71b6:	b29b      	uxth	r3, r3
    71b8:	42a3      	cmp	r3, r4
    71ba:	dbf1      	blt.n	71a0 <specan+0x58>
    71bc:	1e61      	subs	r1, r4, #1
			cc2400_set(FSDIV, f - 1);
    71be:	2002      	movs	r0, #2
    71c0:	b289      	uxth	r1, r1
    71c2:	f001 fc40 	bl	8a46 <cc2400_set>
			cc2400_strobe(SFSON);
    71c6:	2061      	movs	r0, #97	; 0x61
    71c8:	f001 fd15 	bl	8bf6 <cc2400_strobe>
			while (!(cc2400_status() & FS_LOCK));
    71cc:	f001 fd0c 	bl	8be8 <cc2400_status>
    71d0:	0740      	lsls	r0, r0, #29
    71d2:	d5fb      	bpl.n	71cc <specan+0x84>
			cc2400_strobe(SRX);
    71d4:	2062      	movs	r0, #98	; 0x62
    71d6:	f001 fd0e 	bl	8bf6 <cc2400_strobe>

			/* give the CC2400 time to acquire RSSI reading */
			volatile u32 j = 500; while (--j); //FIXME crude delay
    71da:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    71de:	9300      	str	r3, [sp, #0]
    71e0:	9e00      	ldr	r6, [sp, #0]
    71e2:	3e01      	subs	r6, #1
    71e4:	9600      	str	r6, [sp, #0]
    71e6:	2e00      	cmp	r6, #0
    71e8:	d1fa      	bne.n	71e0 <specan+0x98>
			buf[3 * i] = (f >> 8) & 0xFF;
    71ea:	ab0e      	add	r3, sp, #56	; 0x38
    71ec:	2703      	movs	r7, #3
    71ee:	fb07 3705 	mla	r7, r7, r5, r3
			buf[(3 * i) + 1] = f  & 0xFF;
			buf[(3 * i) + 2] = cc2400_get(RSSI) >> 8;
    71f2:	2006      	movs	r0, #6
			while (!(cc2400_status() & FS_LOCK));
			cc2400_strobe(SRX);

			/* give the CC2400 time to acquire RSSI reading */
			volatile u32 j = 500; while (--j); //FIXME crude delay
			buf[3 * i] = (f >> 8) & 0xFF;
    71f4:	0a23      	lsrs	r3, r4, #8
    71f6:	f807 3c34 	strb.w	r3, [r7, #-52]
			buf[(3 * i) + 1] = f  & 0xFF;
    71fa:	f807 4c33 	strb.w	r4, [r7, #-51]
			buf[(3 * i) + 2] = cc2400_get(RSSI) >> 8;
    71fe:	f001 fc19 	bl	8a34 <cc2400_get>
			i++;
    7202:	3501      	adds	r5, #1
    7204:	b2ed      	uxtb	r5, r5

			/* give the CC2400 time to acquire RSSI reading */
			volatile u32 j = 500; while (--j); //FIXME crude delay
			buf[3 * i] = (f >> 8) & 0xFF;
			buf[(3 * i) + 1] = f  & 0xFF;
			buf[(3 * i) + 2] = cc2400_get(RSSI) >> 8;
    7206:	0a00      	lsrs	r0, r0, #8
			i++;
			if (i == 16) {
    7208:	2d10      	cmp	r5, #16

			/* give the CC2400 time to acquire RSSI reading */
			volatile u32 j = 500; while (--j); //FIXME crude delay
			buf[3 * i] = (f >> 8) & 0xFF;
			buf[(3 * i) + 1] = f  & 0xFF;
			buf[(3 * i) + 2] = cc2400_get(RSSI) >> 8;
    720a:	f807 0c32 	strb.w	r0, [r7, #-50]
			i++;
			if (i == 16) {
    720e:	d109      	bne.n	7224 <specan+0xdc>
				enqueue(SPECAN, buf);
    7210:	2004      	movs	r0, #4
    7212:	eb0d 0100 	add.w	r1, sp, r0
    7216:	f7fd f977 	bl	4508 <enqueue>
				i = 0;

				handle_usb(clkn);
    721a:	4b0e      	ldr	r3, [pc, #56]	; (7254 <specan+0x10c>)
			buf[(3 * i) + 1] = f  & 0xFF;
			buf[(3 * i) + 2] = cc2400_get(RSSI) >> 8;
			i++;
			if (i == 16) {
				enqueue(SPECAN, buf);
				i = 0;
    721c:	4635      	mov	r5, r6

				handle_usb(clkn);
    721e:	6818      	ldr	r0, [r3, #0]
    7220:	f000 fc02 	bl	7a28 <handle_usb>
			}

			cc2400_strobe(SRFOFF);
    7224:	2064      	movs	r0, #100	; 0x64
    7226:	f001 fce6 	bl	8bf6 <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK));
    722a:	f001 fcdd 	bl	8be8 <cc2400_status>
    722e:	0741      	lsls	r1, r0, #29
    7230:	d4fb      	bmi.n	722a <specan+0xe2>
	//FIXME maybe set RSSI.RSSI_FILT
	while (!(cc2400_status() & XOSC16M_STABLE));
	while ((cc2400_status() & FS_LOCK));

	while (requested_mode == MODE_SPECAN) {
		for (f = low_freq; f < high_freq + 1; f++) {
    7232:	3401      	adds	r4, #1
    7234:	b2a4      	uxth	r4, r4
    7236:	e7bc      	b.n	71b2 <specan+0x6a>

			cc2400_strobe(SRFOFF);
			while ((cc2400_status() & FS_LOCK));
		}
	}
	RXLED_CLR;
    7238:	4b07      	ldr	r3, [pc, #28]	; (7258 <specan+0x110>)
    723a:	2210      	movs	r2, #16
    723c:	601a      	str	r2, [r3, #0]
}
    723e:	b00e      	add	sp, #56	; 0x38
    7240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7244:	2009c038 	.word	0x2009c038
    7248:	2009c058 	.word	0x2009c058
    724c:	10000e34 	.word	0x10000e34
    7250:	1000044c 	.word	0x1000044c
    7254:	10001024 	.word	0x10001024
    7258:	2009c03c 	.word	0x2009c03c

0000725c <led_specan>:

/* LED based spectrum analysis */
void led_specan()
{
    725c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	int8_t lvl;
	u8 i = 0;
	u16 channels[3] = {2412, 2437, 2462};
    725e:	4b44      	ldr	r3, [pc, #272]	; (7370 <led_specan+0x114>)
	//void (*set[3]) = {TXLED_SET, RXLED_SET, USRLED_SET};
	//void (*clr[3]) = {TXLED_CLR, RXLED_CLR, USRLED_CLR};

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    7260:	2280      	movs	r2, #128	; 0x80
/* LED based spectrum analysis */
void led_specan()
{
	int8_t lvl;
	u8 i = 0;
	u16 channels[3] = {2412, 2437, 2462};
    7262:	6818      	ldr	r0, [r3, #0]
    7264:	889b      	ldrh	r3, [r3, #4]
    7266:	9002      	str	r0, [sp, #8]
    7268:	f8ad 300c 	strh.w	r3, [sp, #12]
	//void (*set[3]) = {TXLED_SET, RXLED_SET, USRLED_SET};
	//void (*clr[3]) = {TXLED_CLR, RXLED_CLR, USRLED_CLR};

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    726c:	4b41      	ldr	r3, [pc, #260]	; (7374 <led_specan+0x118>)
	//HGM_SET;
#endif
	cc2400_set(LMTST,   0x2b22);
    726e:	2012      	movs	r0, #18
	u16 channels[3] = {2412, 2437, 2462};
	//void (*set[3]) = {TXLED_SET, RXLED_SET, USRLED_SET};
	//void (*clr[3]) = {TXLED_CLR, RXLED_CLR, USRLED_CLR};

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    7270:	601a      	str	r2, [r3, #0]
	//HGM_SET;
#endif
	cc2400_set(LMTST,   0x2b22);
    7272:	f642 3122 	movw	r1, #11042	; 0x2b22
    7276:	f001 fbe6 	bl	8a46 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b); // without PRNG
    727a:	2014      	movs	r0, #20
    727c:	f241 314b 	movw	r1, #4939	; 0x134b
    7280:	f001 fbe1 	bl	8a46 <cc2400_set>
	cc2400_set(GRMDM,   0x0101); // un-buffered mode, GFSK
    7284:	2020      	movs	r0, #32
    7286:	f240 1101 	movw	r1, #257	; 0x101
    728a:	f001 fbdc 	bl	8a46 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0029); // 160 kHz frequency deviation
    728e:	2003      	movs	r0, #3
    7290:	2129      	movs	r1, #41	; 0x29
    7292:	f001 fbd8 	bl	8a46 <cc2400_set>
	cc2400_set(RSSI,    0x00F1); // RSSI Sample over 2 symbols
    7296:	2006      	movs	r0, #6
    7298:	21f1      	movs	r1, #241	; 0xf1
    729a:	f001 fbd4 	bl	8a46 <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    729e:	f001 fca3 	bl	8be8 <cc2400_status>
    72a2:	0641      	lsls	r1, r0, #25
    72a4:	d5fb      	bpl.n	729e <led_specan+0x42>
	while ((cc2400_status() & FS_LOCK));
    72a6:	f001 fc9f 	bl	8be8 <cc2400_status>
    72aa:	f000 0004 	and.w	r0, r0, #4
    72ae:	f000 04ff 	and.w	r4, r0, #255	; 0xff
    72b2:	2800      	cmp	r0, #0
    72b4:	d1f7      	bne.n	72a6 <led_specan+0x4a>

	while (requested_mode == MODE_LED_SPECAN) {
    72b6:	4b30      	ldr	r3, [pc, #192]	; (7378 <led_specan+0x11c>)
    72b8:	7c9b      	ldrb	r3, [r3, #18]
    72ba:	2b07      	cmp	r3, #7
    72bc:	d155      	bne.n	736a <led_specan+0x10e>
		cc2400_set(FSDIV, channels[i] - 1);
    72be:	aa04      	add	r2, sp, #16
    72c0:	eb02 0344 	add.w	r3, r2, r4, lsl #1
    72c4:	f833 1c08 	ldrh.w	r1, [r3, #-8]
    72c8:	2002      	movs	r0, #2
    72ca:	3901      	subs	r1, #1
    72cc:	b289      	uxth	r1, r1
    72ce:	f001 fbba 	bl	8a46 <cc2400_set>
		cc2400_strobe(SFSON);
    72d2:	2061      	movs	r0, #97	; 0x61
    72d4:	f001 fc8f 	bl	8bf6 <cc2400_strobe>
		while (!(cc2400_status() & FS_LOCK));
    72d8:	f001 fc86 	bl	8be8 <cc2400_status>
    72dc:	0742      	lsls	r2, r0, #29
    72de:	d5fb      	bpl.n	72d8 <led_specan+0x7c>
		cc2400_strobe(SRX);
    72e0:	2062      	movs	r0, #98	; 0x62
    72e2:	f001 fc88 	bl	8bf6 <cc2400_strobe>

		/* give the CC2400 time to acquire RSSI reading */
		volatile u32 j = 500; while (--j); //FIXME crude delay
    72e6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    72ea:	9301      	str	r3, [sp, #4]
    72ec:	9b01      	ldr	r3, [sp, #4]
    72ee:	3b01      	subs	r3, #1
    72f0:	9301      	str	r3, [sp, #4]
    72f2:	2b00      	cmp	r3, #0
    72f4:	d1fa      	bne.n	72ec <led_specan+0x90>
		lvl = (int8_t)((cc2400_get(RSSI) >> 8) & 0xff);
    72f6:	2006      	movs	r0, #6
    72f8:	f001 fb9c 	bl	8a34 <cc2400_get>
		if (lvl > rssi_threshold) {
    72fc:	4b1f      	ldr	r3, [pc, #124]	; (737c <led_specan+0x120>)
    72fe:	f340 2007 	sbfx	r0, r0, #8, #8
    7302:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    7306:	b25b      	sxtb	r3, r3
    7308:	4298      	cmp	r0, r3
    730a:	dd0c      	ble.n	7326 <led_specan+0xca>
			switch (i) {
    730c:	2c01      	cmp	r4, #1
    730e:	d007      	beq.n	7320 <led_specan+0xc4>
    7310:	d303      	bcc.n	731a <led_specan+0xbe>
    7312:	2c02      	cmp	r4, #2
    7314:	d116      	bne.n	7344 <led_specan+0xe8>
					break;
				case 1:
					RXLED_SET;
					break;
				case 2:
					USRLED_SET;
    7316:	4b1a      	ldr	r3, [pc, #104]	; (7380 <led_specan+0x124>)
    7318:	e013      	b.n	7342 <led_specan+0xe6>
		volatile u32 j = 500; while (--j); //FIXME crude delay
		lvl = (int8_t)((cc2400_get(RSSI) >> 8) & 0xff);
		if (lvl > rssi_threshold) {
			switch (i) {
				case 0:
					TXLED_SET;
    731a:	f44f 7280 	mov.w	r2, #256	; 0x100
    731e:	e000      	b.n	7322 <led_specan+0xc6>
					break;
				case 1:
					RXLED_SET;
    7320:	2210      	movs	r2, #16
    7322:	4b17      	ldr	r3, [pc, #92]	; (7380 <led_specan+0x124>)
    7324:	e00b      	b.n	733e <led_specan+0xe2>
					USRLED_SET;
					break;
			}
		}
		else {
			switch (i) {
    7326:	2c01      	cmp	r4, #1
    7328:	d007      	beq.n	733a <led_specan+0xde>
    732a:	d303      	bcc.n	7334 <led_specan+0xd8>
    732c:	2c02      	cmp	r4, #2
    732e:	d109      	bne.n	7344 <led_specan+0xe8>
					break;
				case 1:
					RXLED_CLR;
					break;
				case 2:
					USRLED_CLR;
    7330:	4b14      	ldr	r3, [pc, #80]	; (7384 <led_specan+0x128>)
    7332:	e006      	b.n	7342 <led_specan+0xe6>
			}
		}
		else {
			switch (i) {
				case 0:
					TXLED_CLR;
    7334:	f44f 7280 	mov.w	r2, #256	; 0x100
    7338:	e000      	b.n	733c <led_specan+0xe0>
					break;
				case 1:
					RXLED_CLR;
    733a:	2210      	movs	r2, #16
    733c:	4b11      	ldr	r3, [pc, #68]	; (7384 <led_specan+0x128>)
    733e:	601a      	str	r2, [r3, #0]
					break;
    7340:	e000      	b.n	7344 <led_specan+0xe8>
				case 2:
					USRLED_CLR;
    7342:	601c      	str	r4, [r3, #0]
					break;
			}
		}

		i = (i+1) % 3;
    7344:	2303      	movs	r3, #3
    7346:	3401      	adds	r4, #1
    7348:	fb94 f2f3 	sdiv	r2, r4, r3
    734c:	fb03 4412 	mls	r4, r3, r2, r4

		handle_usb(clkn);
    7350:	4b0d      	ldr	r3, [pc, #52]	; (7388 <led_specan+0x12c>)
					USRLED_CLR;
					break;
			}
		}

		i = (i+1) % 3;
    7352:	b2e4      	uxtb	r4, r4

		handle_usb(clkn);
    7354:	6818      	ldr	r0, [r3, #0]
    7356:	f000 fb67 	bl	7a28 <handle_usb>

		cc2400_strobe(SRFOFF);
    735a:	2064      	movs	r0, #100	; 0x64
    735c:	f001 fc4b 	bl	8bf6 <cc2400_strobe>
		while ((cc2400_status() & FS_LOCK));
    7360:	f001 fc42 	bl	8be8 <cc2400_status>
    7364:	0743      	lsls	r3, r0, #29
    7366:	d4fb      	bmi.n	7360 <led_specan+0x104>
    7368:	e7a5      	b.n	72b6 <led_specan+0x5a>
	}
}
    736a:	b004      	add	sp, #16
    736c:	bd10      	pop	{r4, pc}
    736e:	bf00      	nop
    7370:	0000a888 	.word	0x0000a888
    7374:	2009c058 	.word	0x2009c058
    7378:	10000e34 	.word	0x10000e34
    737c:	1000044c 	.word	0x1000044c
    7380:	2009c038 	.word	0x2009c038
    7384:	2009c03c 	.word	0x2009c03c
    7388:	10001024 	.word	0x10001024

0000738c <main>:

int main()
{
    738c:	b510      	push	{r4, lr}
	ubertooth_init();
    738e:	f001 fcf5 	bl	8d7c <ubertooth_init>
	clkn_init();
    7392:	f000 fc73 	bl	7c7c <clkn_init>
	ubertooth_usb_init(vendor_request_handler);
    7396:	4848      	ldr	r0, [pc, #288]	; (74b8 <main+0x12c>)
    7398:	f000 faa4 	bl	78e4 <ubertooth_usb_init>
	cc2400_idle();
    739c:	f7fd f90e 	bl	45bc <cc2400_idle>

	while (1) {
		handle_usb(clkn);
    73a0:	4b46      	ldr	r3, [pc, #280]	; (74bc <main+0x130>)
		if(requested_mode != mode) {
    73a2:	4c47      	ldr	r4, [pc, #284]	; (74c0 <main+0x134>)
	clkn_init();
	ubertooth_usb_init(vendor_request_handler);
	cc2400_idle();

	while (1) {
		handle_usb(clkn);
    73a4:	6818      	ldr	r0, [r3, #0]
    73a6:	f000 fb3f 	bl	7a28 <handle_usb>
		if(requested_mode != mode) {
    73aa:	7ca2      	ldrb	r2, [r4, #18]
    73ac:	7c63      	ldrb	r3, [r4, #17]
    73ae:	429a      	cmp	r2, r3
    73b0:	d0f6      	beq.n	73a0 <main+0x14>
			switch (requested_mode) {
    73b2:	7ca3      	ldrb	r3, [r4, #18]
    73b4:	2b13      	cmp	r3, #19
    73b6:	d8f3      	bhi.n	73a0 <main+0x14>
    73b8:	a201      	add	r2, pc, #4	; (adr r2, 73c0 <main+0x34>)
    73ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    73be:	bf00      	nop
    73c0:	0000739d 	.word	0x0000739d
    73c4:	00007421 	.word	0x00007421
    73c8:	0000742b 	.word	0x0000742b
    73cc:	00007465 	.word	0x00007465
    73d0:	0000748f 	.word	0x0000748f
    73d4:	00007473 	.word	0x00007473
    73d8:	00007483 	.word	0x00007483
    73dc:	00007495 	.word	0x00007495
    73e0:	00007435 	.word	0x00007435
    73e4:	00007439 	.word	0x00007439
    73e8:	0000744b 	.word	0x0000744b
    73ec:	00007411 	.word	0x00007411
    73f0:	00007451 	.word	0x00007451
    73f4:	0000749b 	.word	0x0000749b
    73f8:	0000741d 	.word	0x0000741d
    73fc:	000074a7 	.word	0x000074a7
    7400:	000074b1 	.word	0x000074b1
    7404:	0000743f 	.word	0x0000743f
    7408:	00007443 	.word	0x00007443
    740c:	0000745b 	.word	0x0000745b
				case MODE_RESET:
					/* Allow time for the USB command to return correctly */
					wait(1);
    7410:	2001      	movs	r0, #1
    7412:	f001 fa3d 	bl	8890 <wait>
					reset();
    7416:	f001 fcbb 	bl	8d90 <reset>
					break;
    741a:	e7c1      	b.n	73a0 <main+0x14>
				case MODE_AFH:
					mode = MODE_AFH;
    741c:	230e      	movs	r3, #14
    741e:	e000      	b.n	7422 <main+0x96>
					bt_stream_rx();
					break;
				case MODE_RX_SYMBOLS:
					mode = MODE_RX_SYMBOLS;
    7420:	2301      	movs	r3, #1
    7422:	7463      	strb	r3, [r4, #17]
					bt_stream_rx();
    7424:	f7fe f8f0 	bl	5608 <bt_stream_rx>
					break;
    7428:	e7ba      	b.n	73a0 <main+0x14>
				case MODE_TX_SYMBOLS:
					mode = MODE_TX_SYMBOLS;
    742a:	2302      	movs	r3, #2
    742c:	7463      	strb	r3, [r4, #17]
					br_transmit();
    742e:	f7fe f999 	bl	5764 <br_transmit>
					break;
    7432:	e7b5      	b.n	73a0 <main+0x14>
				case MODE_BT_FOLLOW:
					mode = MODE_BT_FOLLOW;
    7434:	2308      	movs	r3, #8
    7436:	e7f4      	b.n	7422 <main+0x96>
					bt_stream_rx();
					break;
				case MODE_BT_FOLLOW_LE:
					bt_follow_le();
    7438:	f7ff f95a 	bl	66f0 <bt_follow_le>
					break;
    743c:	e7b0      	b.n	73a0 <main+0x14>
				//JWHUR cfo estimation tracking
				case MODE_BT_CFO_LE:
					bt_tracking_le(MODE_BT_CFO_LE);
    743e:	2011      	movs	r0, #17
    7440:	e000      	b.n	7444 <main+0xb8>
					break;
				case MODE_BT_RSSI_LE:
					bt_tracking_le(MODE_BT_RSSI_LE);
    7442:	2012      	movs	r0, #18
    7444:	f7ff f964 	bl	6710 <bt_tracking_le>
					break;
    7448:	e7aa      	b.n	73a0 <main+0x14>
				case MODE_BT_PROMISC_LE:
					bt_promisc_le();
    744a:	f7ff fb99 	bl	6b80 <bt_promisc_le>
					break;
    744e:	e7a7      	b.n	73a0 <main+0x14>
				case MODE_BT_SLAVE_LE:
					mode = MODE_BT_SLAVE_LE;
    7450:	230c      	movs	r3, #12
    7452:	7463      	strb	r3, [r4, #17]
					bt_slave_le();
    7454:	f7ff fbcc 	bl	6bf0 <bt_slave_le>
					break;
    7458:	e7a2      	b.n	73a0 <main+0x14>
				case MODE_BT_SYNC_LE:
					mode = MODE_BT_SYNC_LE;
    745a:	2313      	movs	r3, #19
    745c:	7463      	strb	r3, [r4, #17]
					bt_sync_le();
    745e:	f7ff fd23 	bl	6ea8 <bt_sync_le>
					break;
    7462:	e79d      	b.n	73a0 <main+0x14>
				case MODE_TX_TEST:
					mode = MODE_TX_TEST;
    7464:	2303      	movs	r3, #3
					cc2400_txtest(&modulation, &channel);
    7466:	4816      	ldr	r0, [pc, #88]	; (74c0 <main+0x134>)
    7468:	4916      	ldr	r1, [pc, #88]	; (74c4 <main+0x138>)
				case MODE_BT_SYNC_LE:
					mode = MODE_BT_SYNC_LE;
					bt_sync_le();
					break;
				case MODE_TX_TEST:
					mode = MODE_TX_TEST;
    746a:	7463      	strb	r3, [r4, #17]
					cc2400_txtest(&modulation, &channel);
    746c:	f000 ff16 	bl	829c <cc2400_txtest>
					break;
    7470:	e796      	b.n	73a0 <main+0x14>
				case MODE_RANGE_TEST:
					mode = MODE_RANGE_TEST;
    7472:	2305      	movs	r3, #5
					cc2400_rangetest(&channel);
    7474:	4813      	ldr	r0, [pc, #76]	; (74c4 <main+0x138>)
				case MODE_TX_TEST:
					mode = MODE_TX_TEST;
					cc2400_txtest(&modulation, &channel);
					break;
				case MODE_RANGE_TEST:
					mode = MODE_RANGE_TEST;
    7476:	7463      	strb	r3, [r4, #17]
					cc2400_rangetest(&channel);
    7478:	f000 fd14 	bl	7ea4 <cc2400_rangetest>
					requested_mode = MODE_IDLE;
    747c:	2300      	movs	r3, #0
    747e:	74a3      	strb	r3, [r4, #18]
					break;
    7480:	e78e      	b.n	73a0 <main+0x14>
				case MODE_REPEATER:
					mode = MODE_REPEATER;
    7482:	2306      	movs	r3, #6
					cc2400_repeater(&channel);
    7484:	480f      	ldr	r0, [pc, #60]	; (74c4 <main+0x138>)
					mode = MODE_RANGE_TEST;
					cc2400_rangetest(&channel);
					requested_mode = MODE_IDLE;
					break;
				case MODE_REPEATER:
					mode = MODE_REPEATER;
    7486:	7463      	strb	r3, [r4, #17]
					cc2400_repeater(&channel);
    7488:	f000 fe50 	bl	812c <cc2400_repeater>
					break;
    748c:	e788      	b.n	73a0 <main+0x14>
				case MODE_SPECAN:
					specan();
    748e:	f7ff fe5b 	bl	7148 <specan>
					break;
    7492:	e785      	b.n	73a0 <main+0x14>
				case MODE_LED_SPECAN:
					led_specan();
    7494:	f7ff fee2 	bl	725c <led_specan>
					break;
    7498:	e782      	b.n	73a0 <main+0x14>
				case MODE_EGO:
					mode = MODE_EGO;
    749a:	230d      	movs	r3, #13
    749c:	7463      	strb	r3, [r4, #17]
					ego_main(ego_mode);
    749e:	7d20      	ldrb	r0, [r4, #20]
    74a0:	f001 f964 	bl	876c <ego_main>
					break;
    74a4:	e77c      	b.n	73a0 <main+0x14>
				case MODE_RX_GENERIC:
					mode = MODE_RX_GENERIC;
    74a6:	230f      	movs	r3, #15
    74a8:	7463      	strb	r3, [r4, #17]
					rx_generic();
    74aa:	f7ff fdc3 	bl	7034 <rx_generic>
					break;
    74ae:	e777      	b.n	73a0 <main+0x14>
				case MODE_TX_GENERIC:
					tx_generic();
    74b0:	f7ff fdd0 	bl	7054 <tx_generic>
					break;
    74b4:	e774      	b.n	73a0 <main+0x14>
    74b6:	bf00      	nop
    74b8:	000048dd 	.word	0x000048dd
    74bc:	10001024 	.word	0x10001024
    74c0:	10000e34 	.word	0x10000e34
    74c4:	1000044c 	.word	0x1000044c

000074c8 <precalc>:
	return i;
}

/* do all of the one time precalculation */
void precalc(void)
{
    74c8:	b5f0      	push	{r4, r5, r6, r7, lr}
	u8 i, j, chan;
	u32 address;
	address = target.address & 0xffffffff;
    74ca:	4b42      	ldr	r3, [pc, #264]	; (75d4 <precalc+0x10c>)
	syncword = 0;
    74cc:	4842      	ldr	r0, [pc, #264]	; (75d8 <precalc+0x110>)
/* do all of the one time precalculation */
void precalc(void)
{
	u8 i, j, chan;
	u32 address;
	address = target.address & 0xffffffff;
    74ce:	6819      	ldr	r1, [r3, #0]
	syncword = 0;
    74d0:	2200      	movs	r2, #0
    74d2:	2300      	movs	r3, #0
    74d4:	e9c0 2300 	strd	r2, r3, [r0]
    74d8:	2300      	movs	r3, #0
    74da:	0058      	lsls	r0, r3, #1

	/* populate frequency register bank*/
	for (i = 0; i < NUM_BREDR_CHANNELS; i++)
		bank[i] = ((i * 2) % NUM_BREDR_CHANNELS);
    74dc:	224f      	movs	r2, #79	; 0x4f
    74de:	fb90 f4f2 	sdiv	r4, r0, r2
    74e2:	fb02 0214 	mls	r2, r2, r4, r0
    74e6:	4e3d      	ldr	r6, [pc, #244]	; (75dc <precalc+0x114>)
    74e8:	559a      	strb	r2, [r3, r6]
    74ea:	3301      	adds	r3, #1
	u32 address;
	address = target.address & 0xffffffff;
	syncword = 0;

	/* populate frequency register bank*/
	for (i = 0; i < NUM_BREDR_CHANNELS; i++)
    74ec:	2b4f      	cmp	r3, #79	; 0x4f
    74ee:	d1f4      	bne.n	74da <precalc+0x12>
		bank[i] = ((i * 2) % NUM_BREDR_CHANNELS);
		/* actual frequency is 2402 + bank[i] MHz */


	/* precalculate some of next_hop()'s variables */
	a1 = (address >> 23) & 0x1f;
    74f0:	4b3b      	ldr	r3, [pc, #236]	; (75e0 <precalc+0x118>)
    74f2:	f3c1 52c4 	ubfx	r2, r1, #23, #5
    74f6:	701a      	strb	r2, [r3, #0]
	b = (address >> 19) & 0x0f;
	c1 = ((address >> 4) & 0x10) +
    74f8:	f3c1 1407 	ubfx	r4, r1, #4, #8
    74fc:	f3c1 00c7 	ubfx	r0, r1, #3, #8
		/* actual frequency is 2402 + bank[i] MHz */


	/* precalculate some of next_hop()'s variables */
	a1 = (address >> 23) & 0x1f;
	b = (address >> 19) & 0x0f;
    7500:	4b38      	ldr	r3, [pc, #224]	; (75e4 <precalc+0x11c>)
    7502:	f3c1 42c3 	ubfx	r2, r1, #19, #4
	c1 = ((address >> 4) & 0x10) +
    7506:	f000 0508 	and.w	r5, r0, #8
    750a:	f004 0710 	and.w	r7, r4, #16
		/* actual frequency is 2402 + bank[i] MHz */


	/* precalculate some of next_hop()'s variables */
	a1 = (address >> 23) & 0x1f;
	b = (address >> 19) & 0x0f;
    750e:	701a      	strb	r2, [r3, #0]
	c1 = ((address >> 4) & 0x10) +
    7510:	442f      	add	r7, r5
    7512:	f3c1 0287 	ubfx	r2, r1, #2, #8
    7516:	f001 0501 	and.w	r5, r1, #1
    751a:	f3c1 0347 	ubfx	r3, r1, #1, #8
    751e:	442f      	add	r7, r5
    7520:	f002 0504 	and.w	r5, r2, #4
    7524:	442f      	add	r7, r5
    7526:	f003 0502 	and.w	r5, r3, #2
    752a:	442f      	add	r7, r5
    752c:	4d2e      	ldr	r5, [pc, #184]	; (75e8 <precalc+0x120>)
		((address >> 3) & 0x08) +
		((address >> 2) & 0x04) +
		((address >> 1) & 0x02) +
		(address & 0x01);
	d1 = (address >> 10) & 0x1ff;
	e = ((address >> 7) & 0x40) +
    752e:	f004 0408 	and.w	r4, r4, #8


	/* precalculate some of next_hop()'s variables */
	a1 = (address >> 23) & 0x1f;
	b = (address >> 19) & 0x0f;
	c1 = ((address >> 4) & 0x10) +
    7532:	702f      	strb	r7, [r5, #0]
		((address >> 3) & 0x08) +
		((address >> 2) & 0x04) +
		((address >> 1) & 0x02) +
		(address & 0x01);
	d1 = (address >> 10) & 0x1ff;
    7534:	4d2d      	ldr	r5, [pc, #180]	; (75ec <precalc+0x124>)
    7536:	f3c1 2788 	ubfx	r7, r1, #10, #9
    753a:	802f      	strh	r7, [r5, #0]
	e = ((address >> 7) & 0x40) +
		((address >> 6) & 0x20) +
    753c:	098f      	lsrs	r7, r1, #6
		((address >> 3) & 0x08) +
		((address >> 2) & 0x04) +
		((address >> 1) & 0x02) +
		(address & 0x01);
	d1 = (address >> 10) & 0x1ff;
	e = ((address >> 7) & 0x40) +
    753e:	09cd      	lsrs	r5, r1, #7
    7540:	f007 0720 	and.w	r7, r7, #32
    7544:	f005 0540 	and.w	r5, r5, #64	; 0x40
		((address >> 6) & 0x20) +
		((address >> 5) & 0x10) +
    7548:	0949      	lsrs	r1, r1, #5
		((address >> 3) & 0x08) +
		((address >> 2) & 0x04) +
		((address >> 1) & 0x02) +
		(address & 0x01);
	d1 = (address >> 10) & 0x1ff;
	e = ((address >> 7) & 0x40) +
    754a:	443d      	add	r5, r7
    754c:	f001 0110 	and.w	r1, r1, #16
    7550:	4429      	add	r1, r5
    7552:	440c      	add	r4, r1
    7554:	f000 0004 	and.w	r0, r0, #4
    7558:	4420      	add	r0, r4
    755a:	f002 0202 	and.w	r2, r2, #2
    755e:	4402      	add	r2, r0
    7560:	f003 0301 	and.w	r3, r3, #1
    7564:	4922      	ldr	r1, [pc, #136]	; (75f0 <precalc+0x128>)
    7566:	4413      	add	r3, r2
    7568:	700b      	strb	r3, [r1, #0]
		((address >> 4) & 0x08) +
		((address >> 3) & 0x04) +
		((address >> 2) & 0x02) +
		((address >> 1) & 0x01);

	if(afh_enabled) {
    756a:	4b22      	ldr	r3, [pc, #136]	; (75f4 <precalc+0x12c>)
    756c:	781b      	ldrb	r3, [r3, #0]
    756e:	b383      	cbz	r3, 75d2 <precalc+0x10a>
    7570:	2400      	movs	r4, #0
    7572:	46a4      	mov	ip, r4
		used_channels = 0;
		for(i = 0; i < 10; i++)
			used_channels += count_bits((uint64_t) afh_map[i]);
    7574:	4f20      	ldr	r7, [pc, #128]	; (75f8 <precalc+0x130>)
    7576:	2300      	movs	r3, #0
    7578:	5de2      	ldrb	r2, [r4, r7]

/* count the number of 1 bits in a uint64_t */
static uint8_t count_bits(uint64_t n)
{
	uint8_t i = 0;
	for (i = 0; n != 0; i++)
    757a:	2500      	movs	r5, #0
    757c:	ea52 0103 	orrs.w	r1, r2, r3
    7580:	d008      	beq.n	7594 <precalc+0xcc>
		n &= n - 1;
    7582:	f112 30ff 	adds.w	r0, r2, #4294967295	; 0xffffffff
    7586:	f143 31ff 	adc.w	r1, r3, #4294967295	; 0xffffffff

/* count the number of 1 bits in a uint64_t */
static uint8_t count_bits(uint64_t n)
{
	uint8_t i = 0;
	for (i = 0; n != 0; i++)
    758a:	3501      	adds	r5, #1
		n &= n - 1;
    758c:	4002      	ands	r2, r0
    758e:	400b      	ands	r3, r1

/* count the number of 1 bits in a uint64_t */
static uint8_t count_bits(uint64_t n)
{
	uint8_t i = 0;
	for (i = 0; n != 0; i++)
    7590:	b2ed      	uxtb	r5, r5
    7592:	e7f3      	b.n	757c <precalc+0xb4>
    7594:	3401      	adds	r4, #1
		((address >> 1) & 0x01);

	if(afh_enabled) {
		used_channels = 0;
		for(i = 0; i < 10; i++)
			used_channels += count_bits((uint64_t) afh_map[i]);
    7596:	4465      	add	r5, ip
		((address >> 2) & 0x02) +
		((address >> 1) & 0x01);

	if(afh_enabled) {
		used_channels = 0;
		for(i = 0; i < 10; i++)
    7598:	2c0a      	cmp	r4, #10
			used_channels += count_bits((uint64_t) afh_map[i]);
    759a:	b2ed      	uxtb	r5, r5
		((address >> 2) & 0x02) +
		((address >> 1) & 0x01);

	if(afh_enabled) {
		used_channels = 0;
		for(i = 0; i < 10; i++)
    759c:	d001      	beq.n	75a2 <precalc+0xda>
			used_channels += count_bits((uint64_t) afh_map[i]);
    759e:	46ac      	mov	ip, r5
    75a0:	e7e8      	b.n	7574 <precalc+0xac>
    75a2:	4b16      	ldr	r3, [pc, #88]	; (75fc <precalc+0x134>)
    75a4:	701d      	strb	r5, [r3, #0]
		((address >> 2) & 0x02) +
		((address >> 1) & 0x01);

	if(afh_enabled) {
		used_channels = 0;
		for(i = 0; i < 10; i++)
    75a6:	2300      	movs	r3, #0
    75a8:	461a      	mov	r2, r3
			used_channels += count_bits((uint64_t) afh_map[i]);
		j = 0;
		for (i = 0; i < NUM_BREDR_CHANNELS; i++) {
			chan = (i * 2) % NUM_BREDR_CHANNELS;
    75aa:	214f      	movs	r1, #79	; 0x4f
    75ac:	fb93 f0f1 	sdiv	r0, r3, r1
    75b0:	fb01 3010 	mls	r0, r1, r0, r3
    75b4:	b2c1      	uxtb	r1, r0
			if(afh_map[chan/8] & (0x1 << (chan % 8)))
    75b6:	08cc      	lsrs	r4, r1, #3
    75b8:	5d3c      	ldrb	r4, [r7, r4]
    75ba:	f000 0007 	and.w	r0, r0, #7
    75be:	fa44 f000 	asr.w	r0, r4, r0
    75c2:	07c0      	lsls	r0, r0, #31
    75c4:	d502      	bpl.n	75cc <precalc+0x104>
				bank[j++] = chan;
    75c6:	1c50      	adds	r0, r2, #1
    75c8:	54b1      	strb	r1, [r6, r2]
    75ca:	b2c2      	uxtb	r2, r0
    75cc:	3302      	adds	r3, #2
	if(afh_enabled) {
		used_channels = 0;
		for(i = 0; i < 10; i++)
			used_channels += count_bits((uint64_t) afh_map[i]);
		j = 0;
		for (i = 0; i < NUM_BREDR_CHANNELS; i++) {
    75ce:	2b9e      	cmp	r3, #158	; 0x9e
    75d0:	d1eb      	bne.n	75aa <precalc+0xe2>
    75d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    75d4:	10001528 	.word	0x10001528
    75d8:	10001178 	.word	0x10001178
    75dc:	1000158d 	.word	0x1000158d
    75e0:	1000158b 	.word	0x1000158b
    75e4:	10001538 	.word	0x10001538
    75e8:	1000158c 	.word	0x1000158c
    75ec:	1000153a 	.word	0x1000153a
    75f0:	100015dc 	.word	0x100015dc
    75f4:	100014a7 	.word	0x100014a7
    75f8:	1000100b 	.word	0x1000100b
    75fc:	10001009 	.word	0x10001009

00007600 <next_hop>:

	return output;
}

u16 next_hop(u32 clock)
{
    7600:	b5f0      	push	{r4, r5, r6, r7, lr}
    7602:	b087      	sub	sp, #28
	a = (a1 ^ (clock >> 21)) & 0x1f;
	/* b is already defined */
	c = (c1 ^ (clock >> 16)) & 0x1f;
	d = (d1 ^ (clock >> 7)) & 0x1ff;
	/* e is already defined */
	base_f = (clock >> 3) & 0x1fffff0;
    7604:	f3c0 02d8 	ubfx	r2, r0, #3, #25
	f = base_f % 79;
    7608:	214f      	movs	r1, #79	; 0x4f
	a = (a1 ^ (clock >> 21)) & 0x1f;
	/* b is already defined */
	c = (c1 ^ (clock >> 16)) & 0x1f;
	d = (d1 ^ (clock >> 7)) & 0x1ff;
	/* e is already defined */
	base_f = (clock >> 3) & 0x1fffff0;
    760a:	f022 020f 	bic.w	r2, r2, #15
	f = base_f % 79;
    760e:	fbb2 f7f1 	udiv	r7, r2, r1
    7612:	fb01 2717 	mls	r7, r1, r7, r2
	x = (clock >> 2) & 0x1f;
	y1 = (clock >> 1) & 0x01;
	y2 = y1 << 5;
	a = (a1 ^ (clock >> 21)) & 0x1f;
	/* b is already defined */
	c = (c1 ^ (clock >> 16)) & 0x1f;
    7616:	493f      	ldr	r1, [pc, #252]	; (7714 <next_hop+0x114>)
	u32 base_f, f, f_dash;

	clock &= 0xffffffff;
	/* Variable names used in Vol 2, Part B, Section 2.6 of the spec */
	x = (clock >> 2) & 0x1f;
	y1 = (clock >> 1) & 0x01;
    7618:	f3c0 0340 	ubfx	r3, r0, #1, #1
	y2 = y1 << 5;
	a = (a1 ^ (clock >> 21)) & 0x1f;
	/* b is already defined */
	c = (c1 ^ (clock >> 16)) & 0x1f;
    761c:	f891 c000 	ldrb.w	ip, [r1]
	d = (d1 ^ (clock >> 7)) & 0x1ff;
	/* e is already defined */
	base_f = (clock >> 3) & 0x1fffff0;
	f = base_f % 79;

	perm = perm5(
    7620:	211f      	movs	r1, #31

	clock &= 0xffffffff;
	/* Variable names used in Vol 2, Part B, Section 2.6 of the spec */
	x = (clock >> 2) & 0x1f;
	y1 = (clock >> 1) & 0x01;
	y2 = y1 << 5;
    7622:	015e      	lsls	r6, r3, #5
	d = (d1 ^ (clock >> 7)) & 0x1ff;
	/* e is already defined */
	base_f = (clock >> 3) & 0x1fffff0;
	f = base_f % 79;

	perm = perm5(
    7624:	434b      	muls	r3, r1
	x = (clock >> 2) & 0x1f;
	y1 = (clock >> 1) & 0x01;
	y2 = y1 << 5;
	a = (a1 ^ (clock >> 21)) & 0x1f;
	/* b is already defined */
	c = (c1 ^ (clock >> 16)) & 0x1f;
    7626:	ea8c 4c10 	eor.w	ip, ip, r0, lsr #16
    762a:	f00c 0c1f 	and.w	ip, ip, #31
	d = (d1 ^ (clock >> 7)) & 0x1ff;
	/* e is already defined */
	base_f = (clock >> 3) & 0x1fffff0;
	f = base_f % 79;

	perm = perm5(
    762e:	ea8c 0c03 	eor.w	ip, ip, r3
	clock &= 0xffffffff;
	/* Variable names used in Vol 2, Part B, Section 2.6 of the spec */
	x = (clock >> 2) & 0x1f;
	y1 = (clock >> 1) & 0x01;
	y2 = y1 << 5;
	a = (a1 ^ (clock >> 21)) & 0x1f;
    7632:	4b39      	ldr	r3, [pc, #228]	; (7718 <next_hop+0x118>)

	clock &= 0xffffffff;
	/* Variable names used in Vol 2, Part B, Section 2.6 of the spec */
	x = (clock >> 2) & 0x1f;
	y1 = (clock >> 1) & 0x01;
	y2 = y1 << 5;
    7634:	b2b6      	uxth	r6, r6
	a = (a1 ^ (clock >> 21)) & 0x1f;
    7636:	781c      	ldrb	r4, [r3, #0]
	d = (d1 ^ (clock >> 7)) & 0x1ff;
	/* e is already defined */
	base_f = (clock >> 3) & 0x1fffff0;
	f = base_f % 79;

	perm = perm5(
    7638:	4b38      	ldr	r3, [pc, #224]	; (771c <next_hop+0x11c>)
	clock &= 0xffffffff;
	/* Variable names used in Vol 2, Part B, Section 2.6 of the spec */
	x = (clock >> 2) & 0x1f;
	y1 = (clock >> 1) & 0x01;
	y2 = y1 << 5;
	a = (a1 ^ (clock >> 21)) & 0x1f;
    763a:	ea84 5450 	eor.w	r4, r4, r0, lsr #21
	d = (d1 ^ (clock >> 7)) & 0x1ff;
	/* e is already defined */
	base_f = (clock >> 3) & 0x1fffff0;
	f = base_f % 79;

	perm = perm5(
    763e:	781b      	ldrb	r3, [r3, #0]
    7640:	eb04 0490 	add.w	r4, r4, r0, lsr #2
    7644:	405c      	eors	r4, r3
	y1 = (clock >> 1) & 0x01;
	y2 = y1 << 5;
	a = (a1 ^ (clock >> 21)) & 0x1f;
	/* b is already defined */
	c = (c1 ^ (clock >> 16)) & 0x1f;
	d = (d1 ^ (clock >> 7)) & 0x1ff;
    7646:	4b36      	ldr	r3, [pc, #216]	; (7720 <next_hop+0x120>)

/* 5 bit permutation */
static u8 perm5(u8 z, u8 p_high, u16 p_low)
{
	/* z is constrained to 5 bits, p_high to 5 bits, p_low to 9 bits */
	z &= 0x1f;
    7648:	400c      	ands	r4, r1
	y1 = (clock >> 1) & 0x01;
	y2 = y1 << 5;
	a = (a1 ^ (clock >> 21)) & 0x1f;
	/* b is already defined */
	c = (c1 ^ (clock >> 16)) & 0x1f;
	d = (d1 ^ (clock >> 7)) & 0x1ff;
    764a:	881b      	ldrh	r3, [r3, #0]
    764c:	ea83 10d0 	eor.w	r0, r3, r0, lsr #7
static u8 perm5(u8 z, u8 p_high, u16 p_low)
{
	/* z is constrained to 5 bits, p_high to 5 bits, p_low to 9 bits */
	z &= 0x1f;
	p_high &= 0x1f;
	p_low &= 0x1ff;
    7650:	f3c0 0008 	ubfx	r0, r0, #0, #9
    7654:	b280      	uxth	r0, r0
	u8 tmp, output, z_bit[5], p[14];
	static const u8 index1[] = {0, 2, 1, 3, 0, 1, 0, 3, 1, 0, 2, 1, 0, 1};
	static const u8 index2[] = {1, 3, 2, 4, 4, 3, 2, 4, 4, 3, 4, 3, 3, 2};

	/* bits of p_low and p_high are control signals */
	for (i = 0; i < 9; i++)
    7656:	2300      	movs	r3, #0
		p[i] = (p_low >> i) & 0x01;
    7658:	fa40 f103 	asr.w	r1, r0, r3
    765c:	ad02      	add	r5, sp, #8
    765e:	f001 0101 	and.w	r1, r1, #1
    7662:	5559      	strb	r1, [r3, r5]
	u8 tmp, output, z_bit[5], p[14];
	static const u8 index1[] = {0, 2, 1, 3, 0, 1, 0, 3, 1, 0, 2, 1, 0, 1};
	static const u8 index2[] = {1, 3, 2, 4, 4, 3, 2, 4, 4, 3, 4, 3, 3, 2};

	/* bits of p_low and p_high are control signals */
	for (i = 0; i < 9; i++)
    7664:	3301      	adds	r3, #1
    7666:	2b09      	cmp	r3, #9
    7668:	d1f6      	bne.n	7658 <next_hop+0x58>
    766a:	2300      	movs	r3, #0
		p[i] = (p_low >> i) & 0x01;
	for (i = 0; i < 5; i++)
		p[i+9] = (p_high >> i) & 0x01;
    766c:	fa4c f003 	asr.w	r0, ip, r3
    7670:	18e9      	adds	r1, r5, r3
	static const u8 index2[] = {1, 3, 2, 4, 4, 3, 2, 4, 4, 3, 4, 3, 3, 2};

	/* bits of p_low and p_high are control signals */
	for (i = 0; i < 9; i++)
		p[i] = (p_low >> i) & 0x01;
	for (i = 0; i < 5; i++)
    7672:	3301      	adds	r3, #1
		p[i+9] = (p_high >> i) & 0x01;
    7674:	f000 0001 	and.w	r0, r0, #1
	static const u8 index2[] = {1, 3, 2, 4, 4, 3, 2, 4, 4, 3, 4, 3, 3, 2};

	/* bits of p_low and p_high are control signals */
	for (i = 0; i < 9; i++)
		p[i] = (p_low >> i) & 0x01;
	for (i = 0; i < 5; i++)
    7678:	2b05      	cmp	r3, #5
		p[i+9] = (p_high >> i) & 0x01;
    767a:	7248      	strb	r0, [r1, #9]
	static const u8 index2[] = {1, 3, 2, 4, 4, 3, 2, 4, 4, 3, 4, 3, 3, 2};

	/* bits of p_low and p_high are control signals */
	for (i = 0; i < 9; i++)
		p[i] = (p_low >> i) & 0x01;
	for (i = 0; i < 5; i++)
    767c:	d1f6      	bne.n	766c <next_hop+0x6c>
    767e:	2300      	movs	r3, #0
		p[i+9] = (p_high >> i) & 0x01;

	/* bit swapping will be easier with an array of bits */
	for (i = 0; i < 5; i++)
		z_bit[i] = (z >> i) & 0x01;
    7680:	fa44 f103 	asr.w	r1, r4, r3
    7684:	f001 0101 	and.w	r1, r1, #1
    7688:	f80d 1003 	strb.w	r1, [sp, r3]
		p[i] = (p_low >> i) & 0x01;
	for (i = 0; i < 5; i++)
		p[i+9] = (p_high >> i) & 0x01;

	/* bit swapping will be easier with an array of bits */
	for (i = 0; i < 5; i++)
    768c:	3301      	adds	r3, #1
    768e:	2b05      	cmp	r3, #5
    7690:	d1f6      	bne.n	7680 <next_hop+0x80>
    7692:	230d      	movs	r3, #13
		z_bit[i] = (z >> i) & 0x01;

	/* butterfly operations */
	for (i = 13; i >= 0; i--) {
		/* swap bits according to index arrays if control signal tells us to */
		if (p[i]) {
    7694:	5ce9      	ldrb	r1, [r5, r3]
    7696:	b179      	cbz	r1, 76b8 <next_hop+0xb8>
			tmp = z_bit[index1[i]];
    7698:	4922      	ldr	r1, [pc, #136]	; (7724 <next_hop+0x124>)
    769a:	a806      	add	r0, sp, #24
    769c:	5c5c      	ldrb	r4, [r3, r1]
			z_bit[index1[i]] = z_bit[index2[i]];
    769e:	310e      	adds	r1, #14

	/* butterfly operations */
	for (i = 13; i >= 0; i--) {
		/* swap bits according to index arrays if control signal tells us to */
		if (p[i]) {
			tmp = z_bit[index1[i]];
    76a0:	4404      	add	r4, r0
			z_bit[index1[i]] = z_bit[index2[i]];
    76a2:	5c58      	ldrb	r0, [r3, r1]
    76a4:	a906      	add	r1, sp, #24
    76a6:	4408      	add	r0, r1

	/* butterfly operations */
	for (i = 13; i >= 0; i--) {
		/* swap bits according to index arrays if control signal tells us to */
		if (p[i]) {
			tmp = z_bit[index1[i]];
    76a8:	f814 cc18 	ldrb.w	ip, [r4, #-24]
			z_bit[index1[i]] = z_bit[index2[i]];
    76ac:	f810 1c18 	ldrb.w	r1, [r0, #-24]
    76b0:	f804 1c18 	strb.w	r1, [r4, #-24]
			z_bit[index2[i]] = tmp;
    76b4:	f800 cc18 	strb.w	ip, [r0, #-24]
	/* bit swapping will be easier with an array of bits */
	for (i = 0; i < 5; i++)
		z_bit[i] = (z >> i) & 0x01;

	/* butterfly operations */
	for (i = 13; i >= 0; i--) {
    76b8:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
    76bc:	d2ea      	bcs.n	7694 <next_hop+0x94>
    76be:	2100      	movs	r1, #0
    76c0:	460b      	mov	r3, r1
	}

	/* reconstruct output from rearranged bits */
	output = 0;
	for (i = 0; i < 5; i++)
		output += z_bit[i] << i;
    76c2:	f81d 0003 	ldrb.w	r0, [sp, r3]
    76c6:	4098      	lsls	r0, r3
		}
	}

	/* reconstruct output from rearranged bits */
	output = 0;
	for (i = 0; i < 5; i++)
    76c8:	3301      	adds	r3, #1
		output += z_bit[i] << i;
    76ca:	4401      	add	r1, r0
		}
	}

	/* reconstruct output from rearranged bits */
	output = 0;
	for (i = 0; i < 5; i++)
    76cc:	2b05      	cmp	r3, #5
		output += z_bit[i] << i;
    76ce:	b2c9      	uxtb	r1, r1
		}
	}

	/* reconstruct output from rearranged bits */
	output = 0;
	for (i = 0; i < 5; i++)
    76d0:	d1f7      	bne.n	76c2 <next_hop+0xc2>
	perm = perm5(
		((x + a) % 32) ^ b,
		(y1 * 0x1f) ^ c,
		d);
	/* hop selection */
	next_channel = bank[(perm + e + f + y2) % NUM_BREDR_CHANNELS];
    76d2:	4b15      	ldr	r3, [pc, #84]	; (7728 <next_hop+0x128>)
    76d4:	4437      	add	r7, r6
    76d6:	781b      	ldrb	r3, [r3, #0]
    76d8:	4419      	add	r1, r3
    76da:	440f      	add	r7, r1
    76dc:	234f      	movs	r3, #79	; 0x4f
    76de:	fbb7 f0f3 	udiv	r0, r7, r3
    76e2:	fb03 7710 	mls	r7, r3, r0, r7
    76e6:	4b11      	ldr	r3, [pc, #68]	; (772c <next_hop+0x12c>)
    76e8:	5dd8      	ldrb	r0, [r3, r7]
	if(afh_enabled) {
    76ea:	4b11      	ldr	r3, [pc, #68]	; (7730 <next_hop+0x130>)
    76ec:	781b      	ldrb	r3, [r3, #0]
    76ee:	b16b      	cbz	r3, 770c <next_hop+0x10c>
		f_dash = base_f % used_channels;
    76f0:	4b10      	ldr	r3, [pc, #64]	; (7734 <next_hop+0x134>)
    76f2:	781b      	ldrb	r3, [r3, #0]
    76f4:	fbb2 f0f3 	udiv	r0, r2, r3
    76f8:	fb03 2210 	mls	r2, r3, r0, r2
		next_channel = afh_bank[(perm + e + f_dash + y2) % used_channels];
    76fc:	4416      	add	r6, r2
    76fe:	440e      	add	r6, r1
    7700:	fbb6 f1f3 	udiv	r1, r6, r3
    7704:	fb03 6611 	mls	r6, r3, r1, r6
    7708:	4b0b      	ldr	r3, [pc, #44]	; (7738 <next_hop+0x138>)
    770a:	5d98      	ldrb	r0, [r3, r6]
	}
	return (2402 + next_channel);

}
    770c:	f600 1062 	addw	r0, r0, #2402	; 0x962
    7710:	b007      	add	sp, #28
    7712:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7714:	1000158c 	.word	0x1000158c
    7718:	1000158b 	.word	0x1000158b
    771c:	10001538 	.word	0x10001538
    7720:	1000153a 	.word	0x1000153a
    7724:	0000a89b 	.word	0x0000a89b
    7728:	100015dc 	.word	0x100015dc
    772c:	1000158d 	.word	0x1000158d
    7730:	100014a7 	.word	0x100014a7
    7734:	10001009 	.word	0x10001009
    7738:	1000153c 	.word	0x1000153c

0000773c <btle_channel_index>:
}

u8 btle_channel_index(u8 channel) {
	u8 idx;
	channel /= 2;
	if (channel == 0)
    773c:	0840      	lsrs	r0, r0, #1
    773e:	d00a      	beq.n	7756 <btle_channel_index+0x1a>
		idx = 37;
	else if (channel < 12)
    7740:	280b      	cmp	r0, #11
    7742:	d801      	bhi.n	7748 <btle_channel_index+0xc>
		idx = channel - 1;
    7744:	3801      	subs	r0, #1
    7746:	e004      	b.n	7752 <btle_channel_index+0x16>
	else if (channel == 12)
    7748:	280c      	cmp	r0, #12
    774a:	d006      	beq.n	775a <btle_channel_index+0x1e>
		idx = 38;
	else if (channel < 39)
    774c:	2826      	cmp	r0, #38	; 0x26
    774e:	d806      	bhi.n	775e <btle_channel_index+0x22>
		idx = channel - 2;
    7750:	3802      	subs	r0, #2
    7752:	b2c0      	uxtb	r0, r0
    7754:	4770      	bx	lr

u8 btle_channel_index(u8 channel) {
	u8 idx;
	channel /= 2;
	if (channel == 0)
		idx = 37;
    7756:	2025      	movs	r0, #37	; 0x25
    7758:	4770      	bx	lr
	else if (channel < 12)
		idx = channel - 1;
	else if (channel == 12)
		idx = 38;
    775a:	2026      	movs	r0, #38	; 0x26
    775c:	4770      	bx	lr
	else if (channel < 39)
		idx = channel - 2;
	else
		idx = 39;
    775e:	2027      	movs	r0, #39	; 0x27
	return idx;
}
    7760:	4770      	bx	lr

00007762 <btle_channel_index_to_phys>:

u16 btle_channel_index_to_phys(u8 idx) {
	u16 phys;
	if (idx < 11)
    7762:	280a      	cmp	r0, #10
    7764:	d802      	bhi.n	776c <btle_channel_index_to_phys+0xa>
		phys = 2404 + 2 * idx;
    7766:	f200 40b2 	addw	r0, r0, #1202	; 0x4b2
    776a:	e003      	b.n	7774 <btle_channel_index_to_phys+0x12>
	else if (idx < 37)
    776c:	2824      	cmp	r0, #36	; 0x24
    776e:	d803      	bhi.n	7778 <btle_channel_index_to_phys+0x16>
		phys = 2428 + 2 * (idx - 11);
    7770:	f200 40b3 	addw	r0, r0, #1203	; 0x4b3
    7774:	0040      	lsls	r0, r0, #1
    7776:	4770      	bx	lr
	else if (idx == 37)
    7778:	2825      	cmp	r0, #37	; 0x25
    777a:	d007      	beq.n	778c <btle_channel_index_to_phys+0x2a>
		phys = 2402;
	else if (idx == 38)
		phys = 2426;
    777c:	f640 137a 	movw	r3, #2426	; 0x97a
    7780:	2826      	cmp	r0, #38	; 0x26
    7782:	bf0c      	ite	eq
    7784:	4618      	moveq	r0, r3
    7786:	f44f 601b 	movne.w	r0, #2480	; 0x9b0
    778a:	4770      	bx	lr
	if (idx < 11)
		phys = 2404 + 2 * idx;
	else if (idx < 37)
		phys = 2428 + 2 * (idx - 11);
	else if (idx == 37)
		phys = 2402;
    778c:	f640 1062 	movw	r0, #2402	; 0x962
	else if (idx == 38)
		phys = 2426;
	else
		phys = 2480;
	return phys;
}
    7790:	4770      	bx	lr

00007792 <btle_next_hop>:

extern u8 le_channel_idx;
extern u8 le_hop_amount;

u16 btle_next_hop(le_state_t *le)
{
    7792:	b538      	push	{r3, r4, r5, lr}
	u16 phys = btle_channel_index_to_phys(le->channel_idx);
    7794:	7d45      	ldrb	r5, [r0, #21]

extern u8 le_channel_idx;
extern u8 le_hop_amount;

u16 btle_next_hop(le_state_t *le)
{
    7796:	4604      	mov	r4, r0
	u16 phys = btle_channel_index_to_phys(le->channel_idx);
    7798:	4628      	mov	r0, r5
    779a:	f7ff ffe2 	bl	7762 <btle_channel_index_to_phys>
	le->channel_idx = (le->channel_idx + le->channel_increment) % 37;
    779e:	7da2      	ldrb	r2, [r4, #22]
    77a0:	2325      	movs	r3, #37	; 0x25
    77a2:	442a      	add	r2, r5
    77a4:	fb92 f1f3 	sdiv	r1, r2, r3
    77a8:	fb03 2311 	mls	r3, r3, r1, r2
    77ac:	7563      	strb	r3, [r4, #21]
	return phys;
}
    77ae:	bd38      	pop	{r3, r4, r5, pc}

000077b0 <btle_calc_crc>:
//			0x6ff46e
//
//		bytes in packet will be:
//		  { 0x6e, 0xf4, 0x6f }
//
u32 btle_calc_crc(u32 crc_init, u8 *data, int len) {
    77b0:	b570      	push	{r4, r5, r6, lr}
	u32 state = crc_init & 0xffffff;
	u32 lfsr_mask = 0x5a6000; // 010110100110000000000000
	int i, j;

	for (i = 0; i < len; ++i) {
    77b2:	2300      	movs	r3, #0
//
//		bytes in packet will be:
//		  { 0x6e, 0xf4, 0x6f }
//
u32 btle_calc_crc(u32 crc_init, u8 *data, int len) {
	u32 state = crc_init & 0xffffff;
    77b4:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	u32 lfsr_mask = 0x5a6000; // 010110100110000000000000
	int i, j;

	for (i = 0; i < len; ++i) {
    77b8:	4293      	cmp	r3, r2
    77ba:	da14      	bge.n	77e6 <btle_calc_crc+0x36>
		u8 cur = data[i];
    77bc:	5ccd      	ldrb	r5, [r1, r3]
    77be:	2408      	movs	r4, #8
		for (j = 0; j < 8; ++j) {
			int next_bit = (state ^ cur) & 1;
    77c0:	ea85 0600 	eor.w	r6, r5, r0
			cur >>= 1;
			state >>= 1;
			if (next_bit) {
    77c4:	f016 0f01 	tst.w	r6, #1
    77c8:	ea4f 0555 	mov.w	r5, r5, lsr #1
    77cc:	ea4f 0050 	mov.w	r0, r0, lsr #1
    77d0:	d005      	beq.n	77de <btle_calc_crc+0x2e>
				state |= 1 << 23;
    77d2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
				state ^= lfsr_mask;
    77d6:	f480 00b4 	eor.w	r0, r0, #5898240	; 0x5a0000
    77da:	f480 40c0 	eor.w	r0, r0, #24576	; 0x6000
	u32 lfsr_mask = 0x5a6000; // 010110100110000000000000
	int i, j;

	for (i = 0; i < len; ++i) {
		u8 cur = data[i];
		for (j = 0; j < 8; ++j) {
    77de:	3c01      	subs	r4, #1
    77e0:	d1ee      	bne.n	77c0 <btle_calc_crc+0x10>
u32 btle_calc_crc(u32 crc_init, u8 *data, int len) {
	u32 state = crc_init & 0xffffff;
	u32 lfsr_mask = 0x5a6000; // 010110100110000000000000
	int i, j;

	for (i = 0; i < len; ++i) {
    77e2:	3301      	adds	r3, #1
    77e4:	e7e8      	b.n	77b8 <btle_calc_crc+0x8>
			}
		}
	}

	return state;
}
    77e6:	bd70      	pop	{r4, r5, r6, pc}

000077e8 <btle_reverse_crc>:
// runs the CRC in reverse to generate a CRCInit
//
//	crc should be big endian
//	the return will be big endian
//
u32 btle_reverse_crc(u32 crc, u8 *data, int len) {
    77e8:	b570      	push	{r4, r5, r6, lr}
	u32 state = crc;
	u32 lfsr_mask = 0xb4c000; // 101101001100000000000000
	u32 ret;
	int i, j;

	for (i = len - 1; i >= 0; --i) {
    77ea:	3a01      	subs	r2, #1
    77ec:	2a00      	cmp	r2, #0
    77ee:	db14      	blt.n	781a <btle_reverse_crc+0x32>
		u8 cur = data[i];
    77f0:	5c8d      	ldrb	r5, [r1, r2]
    77f2:	2307      	movs	r3, #7
		for (j = 0; j < 8; ++j) {
			int top_bit = state >> 23;
    77f4:	0dc4      	lsrs	r4, r0, #23
			state = (state << 1) & 0xffffff;
    77f6:	0040      	lsls	r0, r0, #1
    77f8:	f020 467f 	bic.w	r6, r0, #4278190080	; 0xff000000
			state |= top_bit ^ ((cur >> (7 - j)) & 1);
    77fc:	fa45 f003 	asr.w	r0, r5, r3
    7800:	f000 0001 	and.w	r0, r0, #1
    7804:	4060      	eors	r0, r4
    7806:	4330      	orrs	r0, r6
			if (top_bit)
    7808:	b11c      	cbz	r4, 7812 <btle_reverse_crc+0x2a>
				state ^= lfsr_mask;
    780a:	f480 0034 	eor.w	r0, r0, #11796480	; 0xb40000
    780e:	f480 4040 	eor.w	r0, r0, #49152	; 0xc000
	u32 ret;
	int i, j;

	for (i = len - 1; i >= 0; --i) {
		u8 cur = data[i];
		for (j = 0; j < 8; ++j) {
    7812:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
    7816:	d2ed      	bcs.n	77f4 <btle_reverse_crc+0xc>
    7818:	e7e7      	b.n	77ea <btle_reverse_crc+0x2>
	u32 state = crc;
	u32 lfsr_mask = 0xb4c000; // 101101001100000000000000
	u32 ret;
	int i, j;

	for (i = len - 1; i >= 0; --i) {
    781a:	2300      	movs	r3, #0
    781c:	461a      	mov	r2, r3
		}
	}

	ret = 0;
	for (i = 0; i < 24; ++i)
		ret |= ((state >> i) & 1) << (23 - i);
    781e:	fa20 f103 	lsr.w	r1, r0, r3
    7822:	f1c3 0417 	rsb	r4, r3, #23
    7826:	f001 0101 	and.w	r1, r1, #1
    782a:	40a1      	lsls	r1, r4
				state ^= lfsr_mask;
		}
	}

	ret = 0;
	for (i = 0; i < 24; ++i)
    782c:	3301      	adds	r3, #1
    782e:	2b18      	cmp	r3, #24
		ret |= ((state >> i) & 1) << (23 - i);
    7830:	ea42 0201 	orr.w	r2, r2, r1
				state ^= lfsr_mask;
		}
	}

	ret = 0;
	for (i = 0; i < 24; ++i)
    7834:	d1f3      	bne.n	781e <btle_reverse_crc+0x36>
		ret |= ((state >> i) & 1) << (23 - i);

	return ret;
}
    7836:	4610      	mov	r0, r2
    7838:	bd70      	pop	{r4, r5, r6, pc}
    783a:	0000      	movs	r0, r0

0000783c <btle_crcgen_lut>:
 * Michael Ossmann for writing and optimizing this.
 *
 * Arguments: CRCInit, pointer to start of packet, length of packet in
 * bytes
 * */
u32 btle_crcgen_lut(u32 crc_init, u8 *data, int len) {
    783c:	b530      	push	{r4, r5, lr}
	u32 state;
	int i;
	u8 key;

	state = crc_init & 0xffffff;
	for (i = 0; i < len; ++i) {
    783e:	2300      	movs	r3, #0
u32 btle_crcgen_lut(u32 crc_init, u8 *data, int len) {
	u32 state;
	int i;
	u8 key;

	state = crc_init & 0xffffff;
    7840:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	for (i = 0; i < len; ++i) {
    7844:	4293      	cmp	r3, r2
    7846:	da09      	bge.n	785c <btle_crcgen_lut+0x20>
		key = data[i] ^ (state & 0xff);
    7848:	5ccd      	ldrb	r5, [r1, r3]
		state = (state >> 8) ^ btle_crc_lut[key];
    784a:	4c05      	ldr	r4, [pc, #20]	; (7860 <btle_crcgen_lut+0x24>)
	int i;
	u8 key;

	state = crc_init & 0xffffff;
	for (i = 0; i < len; ++i) {
		key = data[i] ^ (state & 0xff);
    784c:	4045      	eors	r5, r0
		state = (state >> 8) ^ btle_crc_lut[key];
    784e:	b2ed      	uxtb	r5, r5
    7850:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
	u32 state;
	int i;
	u8 key;

	state = crc_init & 0xffffff;
	for (i = 0; i < len; ++i) {
    7854:	3301      	adds	r3, #1
		key = data[i] ^ (state & 0xff);
		state = (state >> 8) ^ btle_crc_lut[key];
    7856:	ea84 2010 	eor.w	r0, r4, r0, lsr #8
    785a:	e7f3      	b.n	7844 <btle_crcgen_lut+0x8>
	}
	return state;
}
    785c:	bd30      	pop	{r4, r5, pc}
    785e:	bf00      	nop
    7860:	100004a0 	.word	0x100004a0

00007864 <usb_vendor_request_handler>:
*/

VendorRequestHandler *v_req_handler;

BOOL usb_vendor_request_handler(TSetupPacket *pSetup, int *piLen, u8 **ppbData)
{
    7864:	b513      	push	{r0, r1, r4, lr}
    7866:	460b      	mov	r3, r1
	int rv;
	u16 params[2] = {pSetup->wValue, pSetup->wIndex};
    7868:	8841      	ldrh	r1, [r0, #2]
	rv = v_req_handler(pSetup->bRequest, params, *ppbData, piLen);
    786a:	6812      	ldr	r2, [r2, #0]
VendorRequestHandler *v_req_handler;

BOOL usb_vendor_request_handler(TSetupPacket *pSetup, int *piLen, u8 **ppbData)
{
	int rv;
	u16 params[2] = {pSetup->wValue, pSetup->wIndex};
    786c:	f8ad 1004 	strh.w	r1, [sp, #4]
    7870:	8881      	ldrh	r1, [r0, #4]
	rv = v_req_handler(pSetup->bRequest, params, *ppbData, piLen);
    7872:	7840      	ldrb	r0, [r0, #1]
VendorRequestHandler *v_req_handler;

BOOL usb_vendor_request_handler(TSetupPacket *pSetup, int *piLen, u8 **ppbData)
{
	int rv;
	u16 params[2] = {pSetup->wValue, pSetup->wIndex};
    7874:	f8ad 1006 	strh.w	r1, [sp, #6]
	rv = v_req_handler(pSetup->bRequest, params, *ppbData, piLen);
    7878:	4904      	ldr	r1, [pc, #16]	; (788c <usb_vendor_request_handler+0x28>)
    787a:	680c      	ldr	r4, [r1, #0]
    787c:	a901      	add	r1, sp, #4
    787e:	47a0      	blx	r4
	return (BOOL) (rv==1);
}
    7880:	1e43      	subs	r3, r0, #1
    7882:	4258      	negs	r0, r3
    7884:	4158      	adcs	r0, r3
    7886:	b002      	add	sp, #8
    7888:	bd10      	pop	{r4, pc}
    788a:	bf00      	nop
    788c:	100036e4 	.word	0x100036e4

00007890 <set_serial_descriptor>:


void set_serial_descriptor(u8 *descriptors) {
    7890:	b530      	push	{r4, r5, lr}
    7892:	b087      	sub	sp, #28
	u8 buf[17], *desc, nibble;
	int len, i;
	get_device_serial(buf, &len);
    7894:	ad01      	add	r5, sp, #4
	rv = v_req_handler(pSetup->bRequest, params, *ppbData, piLen);
	return (BOOL) (rv==1);
}


void set_serial_descriptor(u8 *descriptors) {
    7896:	4604      	mov	r4, r0
	u8 buf[17], *desc, nibble;
	int len, i;
	get_device_serial(buf, &len);
    7898:	4669      	mov	r1, sp
    789a:	4628      	mov	r0, r5
    789c:	f001 faae 	bl	8dfc <get_device_serial>
	if(buf[0] == 0) { /* IAP success */
    78a0:	f89d 2004 	ldrb.w	r2, [sp, #4]
    78a4:	b9e2      	cbnz	r2, 78e0 <set_serial_descriptor+0x50>
    78a6:	4623      	mov	r3, r4
		desc = descriptors + USB_SERIAL_OFFSET;
		for(i=0; i<16; i++) {
			nibble  = (buf[i+1]>>4) & 0xF;
    78a8:	3201      	adds	r2, #1
    78aa:	5ca9      	ldrb	r1, [r5, r2]
			desc[i * 4] = (nibble > 9) ? ('a' + nibble - 10) : ('0' + nibble);
			desc[1+ i * 4] = 0;
    78ac:	2000      	movs	r0, #0
	int len, i;
	get_device_serial(buf, &len);
	if(buf[0] == 0) { /* IAP success */
		desc = descriptors + USB_SERIAL_OFFSET;
		for(i=0; i<16; i++) {
			nibble  = (buf[i+1]>>4) & 0xF;
    78ae:	090c      	lsrs	r4, r1, #4
			desc[i * 4] = (nibble > 9) ? ('a' + nibble - 10) : ('0' + nibble);
    78b0:	2c09      	cmp	r4, #9
			desc[1+ i * 4] = 0;
			nibble = buf[i+1]&0xF;
    78b2:	f001 010f 	and.w	r1, r1, #15
	get_device_serial(buf, &len);
	if(buf[0] == 0) { /* IAP success */
		desc = descriptors + USB_SERIAL_OFFSET;
		for(i=0; i<16; i++) {
			nibble  = (buf[i+1]>>4) & 0xF;
			desc[i * 4] = (nibble > 9) ? ('a' + nibble - 10) : ('0' + nibble);
    78b6:	bf86      	itte	hi
    78b8:	3457      	addhi	r4, #87	; 0x57
    78ba:	b2e4      	uxtbhi	r4, r4
    78bc:	3430      	addls	r4, #48	; 0x30
			desc[1+ i * 4] = 0;
			nibble = buf[i+1]&0xF;
			desc[2 + i * 4] = (nibble > 9) ? ('a' + nibble - 10) : ('0' + nibble);
    78be:	2909      	cmp	r1, #9
    78c0:	bf86      	itte	hi
    78c2:	3157      	addhi	r1, #87	; 0x57
    78c4:	b2c9      	uxtbhi	r1, r1
    78c6:	3130      	addls	r1, #48	; 0x30
	u8 buf[17], *desc, nibble;
	int len, i;
	get_device_serial(buf, &len);
	if(buf[0] == 0) { /* IAP success */
		desc = descriptors + USB_SERIAL_OFFSET;
		for(i=0; i<16; i++) {
    78c8:	2a10      	cmp	r2, #16
			nibble  = (buf[i+1]>>4) & 0xF;
			desc[i * 4] = (nibble > 9) ? ('a' + nibble - 10) : ('0' + nibble);
    78ca:	f883 407c 	strb.w	r4, [r3, #124]	; 0x7c
			desc[1+ i * 4] = 0;
    78ce:	f883 007d 	strb.w	r0, [r3, #125]	; 0x7d
			nibble = buf[i+1]&0xF;
			desc[2 + i * 4] = (nibble > 9) ? ('a' + nibble - 10) : ('0' + nibble);
    78d2:	f883 107e 	strb.w	r1, [r3, #126]	; 0x7e
			desc[3 + i * 4] = 0;
    78d6:	f883 007f 	strb.w	r0, [r3, #127]	; 0x7f
    78da:	f103 0304 	add.w	r3, r3, #4
	u8 buf[17], *desc, nibble;
	int len, i;
	get_device_serial(buf, &len);
	if(buf[0] == 0) { /* IAP success */
		desc = descriptors + USB_SERIAL_OFFSET;
		for(i=0; i<16; i++) {
    78de:	d1e3      	bne.n	78a8 <set_serial_descriptor+0x18>
			nibble = buf[i+1]&0xF;
			desc[2 + i * 4] = (nibble > 9) ? ('a' + nibble - 10) : ('0' + nibble);
			desc[3 + i * 4] = 0;
		}
	}
}
    78e0:	b007      	add	sp, #28
    78e2:	bd30      	pop	{r4, r5, pc}

000078e4 <ubertooth_usb_init>:

int ubertooth_usb_init(VendorRequestHandler *vendor_req_handler)
{
    78e4:	b538      	push	{r3, r4, r5, lr}
	// initialise stack
	USBInit();

	set_serial_descriptor(abDescriptors);
    78e6:	4c0d      	ldr	r4, [pc, #52]	; (791c <ubertooth_usb_init+0x38>)
		}
	}
}

int ubertooth_usb_init(VendorRequestHandler *vendor_req_handler)
{
    78e8:	4605      	mov	r5, r0
	// initialise stack
	USBInit();
    78ea:	f001 fb65 	bl	8fb8 <USBInit>

	set_serial_descriptor(abDescriptors);
    78ee:	4620      	mov	r0, r4
    78f0:	f7ff ffce 	bl	7890 <set_serial_descriptor>
	
	// register device descriptors
	USBRegisterDescriptors(abDescriptors);
    78f4:	4620      	mov	r0, r4
    78f6:	f001 fd9d 	bl	9434 <USBRegisterDescriptors>

	// Request handler
	v_req_handler = vendor_req_handler;
    78fa:	4b09      	ldr	r3, [pc, #36]	; (7920 <ubertooth_usb_init+0x3c>)

	// override standard request handler
	USBRegisterRequestHandler(REQTYPE_TYPE_VENDOR, usb_vendor_request_handler, abVendorReqData);
    78fc:	4a09      	ldr	r2, [pc, #36]	; (7924 <ubertooth_usb_init+0x40>)
    78fe:	2002      	movs	r0, #2
    7900:	4909      	ldr	r1, [pc, #36]	; (7928 <ubertooth_usb_init+0x44>)
	
	// register device descriptors
	USBRegisterDescriptors(abDescriptors);

	// Request handler
	v_req_handler = vendor_req_handler;
    7902:	601d      	str	r5, [r3, #0]

	// override standard request handler
	USBRegisterRequestHandler(REQTYPE_TYPE_VENDOR, usb_vendor_request_handler, abVendorReqData);
    7904:	f001 fb4e 	bl	8fa4 <USBRegisterRequestHandler>

	// enable USB interrupts
	//ISER0 = ISER0_ISE_USB;

	// Enable WCID / driverless setup on Windows - Consumes Vendor Request 0xFF
	USBRegisterWinusbInterface(0xFF, "{8ac47a88-cc26-4aa9-887b-42ca8cf07a63}");
    7908:	4908      	ldr	r1, [pc, #32]	; (792c <ubertooth_usb_init+0x48>)
    790a:	20ff      	movs	r0, #255	; 0xff
    790c:	f001 fd78 	bl	9400 <USBRegisterWinusbInterface>

	// connect to bus
	USBHwConnect(TRUE);
    7910:	2001      	movs	r0, #1
    7912:	f001 fbe6 	bl	90e2 <USBHwConnect>

	return 0;
}
    7916:	2000      	movs	r0, #0
    7918:	bd38      	pop	{r3, r4, r5, pc}
    791a:	bf00      	nop
    791c:	100008a0 	.word	0x100008a0
    7920:	100036e4 	.word	0x100036e4
    7924:	100035e0 	.word	0x100035e0
    7928:	00007865 	.word	0x00007865
    792c:	0000a8b7 	.word	0x0000a8b7

00007930 <queue_init>:
volatile u32 head = 0;
volatile u32 tail = 0;

void queue_init(void)
{
	head = 0;
    7930:	4b04      	ldr	r3, [pc, #16]	; (7944 <queue_init+0x14>)
    7932:	2100      	movs	r1, #0
	tail = 0;
	memset(fifo, 0, sizeof(fifo));
    7934:	4804      	ldr	r0, [pc, #16]	; (7948 <queue_init+0x18>)
    7936:	f44f 5200 	mov.w	r2, #8192	; 0x2000
volatile u32 head = 0;
volatile u32 tail = 0;

void queue_init(void)
{
	head = 0;
    793a:	6019      	str	r1, [r3, #0]
	tail = 0;
    793c:	6059      	str	r1, [r3, #4]
	memset(fifo, 0, sizeof(fifo));
    793e:	f7fc bc77 	b.w	4230 <memset>
    7942:	bf00      	nop
    7944:	10000e7c 	.word	0x10000e7c
    7948:	100015e0 	.word	0x100015e0

0000794c <usb_enqueue>:
}

usb_pkt_rx *usb_enqueue(void)
{
	u8 h = head & 0x7F;
    794c:	4b0a      	ldr	r3, [pc, #40]	; (7978 <usb_enqueue+0x2c>)
    794e:	6819      	ldr	r1, [r3, #0]
	u8 t = tail & 0x7F;
    7950:	6858      	ldr	r0, [r3, #4]
	u8 n = (t + 1) & 0x7F;

	/* fail if queue is full */
	if (h == n) {
    7952:	f001 017f 	and.w	r1, r1, #127	; 0x7f
}

usb_pkt_rx *usb_enqueue(void)
{
	u8 h = head & 0x7F;
	u8 t = tail & 0x7F;
    7956:	f000 007f 	and.w	r0, r0, #127	; 0x7f
	u8 n = (t + 1) & 0x7F;
    795a:	1c42      	adds	r2, r0, #1

	/* fail if queue is full */
	if (h == n) {
    795c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    7960:	4291      	cmp	r1, r2
    7962:	d006      	beq.n	7972 <usb_enqueue+0x26>
		return NULL;
	}

	++tail;
    7964:	685a      	ldr	r2, [r3, #4]
    7966:	3201      	adds	r2, #1
    7968:	605a      	str	r2, [r3, #4]
	return &fifo[t];
    796a:	4b04      	ldr	r3, [pc, #16]	; (797c <usb_enqueue+0x30>)
    796c:	eb03 1080 	add.w	r0, r3, r0, lsl #6
    7970:	4770      	bx	lr
	u8 t = tail & 0x7F;
	u8 n = (t + 1) & 0x7F;

	/* fail if queue is full */
	if (h == n) {
		return NULL;
    7972:	2000      	movs	r0, #0
	}

	++tail;
	return &fifo[t];

}
    7974:	4770      	bx	lr
    7976:	bf00      	nop
    7978:	10000e7c 	.word	0x10000e7c
    797c:	100015e0 	.word	0x100015e0

00007980 <usb_enqueue_time>:

//JWHUR
usb_time_rx *usb_enqueue_time(void)
{
	u8 h = head & 0x7F;
    7980:	4b0a      	ldr	r3, [pc, #40]	; (79ac <usb_enqueue_time+0x2c>)
    7982:	6819      	ldr	r1, [r3, #0]
	u8 t = tail & 0x7F;
    7984:	6858      	ldr	r0, [r3, #4]
	u8 n = (t + 1) & 0x7F;

	/* fail if queue is full */
	if (h == n) {
    7986:	f001 017f 	and.w	r1, r1, #127	; 0x7f

//JWHUR
usb_time_rx *usb_enqueue_time(void)
{
	u8 h = head & 0x7F;
	u8 t = tail & 0x7F;
    798a:	f000 007f 	and.w	r0, r0, #127	; 0x7f
	u8 n = (t + 1) & 0x7F;
    798e:	1c42      	adds	r2, r0, #1

	/* fail if queue is full */
	if (h == n) {
    7990:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    7994:	4291      	cmp	r1, r2
    7996:	d006      	beq.n	79a6 <usb_enqueue_time+0x26>
		return NULL;
	}

	++tail;
    7998:	685a      	ldr	r2, [r3, #4]
    799a:	3201      	adds	r2, #1
    799c:	605a      	str	r2, [r3, #4]
	return &fifo[t];
    799e:	4b04      	ldr	r3, [pc, #16]	; (79b0 <usb_enqueue_time+0x30>)
    79a0:	eb03 1080 	add.w	r0, r3, r0, lsl #6
    79a4:	4770      	bx	lr
	u8 t = tail & 0x7F;
	u8 n = (t + 1) & 0x7F;

	/* fail if queue is full */
	if (h == n) {
		return NULL;
    79a6:	2000      	movs	r0, #0
	}

	++tail;
	return &fifo[t];

}
    79a8:	4770      	bx	lr
    79aa:	bf00      	nop
    79ac:	10000e7c 	.word	0x10000e7c
    79b0:	100015e0 	.word	0x100015e0

000079b4 <dequeue>:


usb_pkt_rx *dequeue(void)
{
	u8 h = head & 0x7F;
    79b4:	4b08      	ldr	r3, [pc, #32]	; (79d8 <dequeue+0x24>)
    79b6:	6818      	ldr	r0, [r3, #0]
	u8 t = tail & 0x7F;
    79b8:	685a      	ldr	r2, [r3, #4]
}


usb_pkt_rx *dequeue(void)
{
	u8 h = head & 0x7F;
    79ba:	f000 007f 	and.w	r0, r0, #127	; 0x7f
	u8 t = tail & 0x7F;

	/* fail if queue is empty */
	if (h == t) {
    79be:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    79c2:	4290      	cmp	r0, r2
    79c4:	d006      	beq.n	79d4 <dequeue+0x20>
		return NULL;
	}

	++head;
    79c6:	681a      	ldr	r2, [r3, #0]
    79c8:	3201      	adds	r2, #1
    79ca:	601a      	str	r2, [r3, #0]
	return &fifo[h];
    79cc:	4b03      	ldr	r3, [pc, #12]	; (79dc <dequeue+0x28>)
    79ce:	eb03 1080 	add.w	r0, r3, r0, lsl #6
    79d2:	4770      	bx	lr
	u8 h = head & 0x7F;
	u8 t = tail & 0x7F;

	/* fail if queue is empty */
	if (h == t) {
		return NULL;
    79d4:	2000      	movs	r0, #0
	}

	++head;
	return &fifo[h];
}
    79d6:	4770      	bx	lr
    79d8:	10000e7c 	.word	0x10000e7c
    79dc:	100015e0 	.word	0x100015e0

000079e0 <dequeue_send>:

#define USB_KEEP_ALIVE 400000
u32 last_usb_pkt = 0;  // for keep alive packets

int dequeue_send(u32 clkn)
{
    79e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
    79e2:	4605      	mov	r5, r0
	usb_pkt_rx *pkt = dequeue();
    79e4:	f7ff ffe6 	bl	79b4 <dequeue>
    79e8:	4b0d      	ldr	r3, [pc, #52]	; (7a20 <dequeue_send+0x40>)
	if (pkt != NULL) {
    79ea:	4604      	mov	r4, r0
    79ec:	b138      	cbz	r0, 79fe <dequeue_send+0x1e>
		last_usb_pkt = clkn;
		USBHwEPWrite(BULK_IN_EP, (u8 *)pkt, sizeof(usb_pkt_rx));
    79ee:	2082      	movs	r0, #130	; 0x82
    79f0:	4621      	mov	r1, r4
    79f2:	2240      	movs	r2, #64	; 0x40

int dequeue_send(u32 clkn)
{
	usb_pkt_rx *pkt = dequeue();
	if (pkt != NULL) {
		last_usb_pkt = clkn;
    79f4:	609d      	str	r5, [r3, #8]
		USBHwEPWrite(BULK_IN_EP, (u8 *)pkt, sizeof(usb_pkt_rx));
    79f6:	f001 fba5 	bl	9144 <USBHwEPWrite>
		return 1;
    79fa:	2001      	movs	r0, #1
    79fc:	e00e      	b.n	7a1c <dequeue_send+0x3c>
	} else {
		if (clkn - last_usb_pkt > USB_KEEP_ALIVE) {
    79fe:	689a      	ldr	r2, [r3, #8]
    7a00:	4908      	ldr	r1, [pc, #32]	; (7a24 <dequeue_send+0x44>)
    7a02:	1aaa      	subs	r2, r5, r2
    7a04:	428a      	cmp	r2, r1
    7a06:	d908      	bls.n	7a1a <dequeue_send+0x3a>
			u8 pkt_type = KEEP_ALIVE;
    7a08:	2203      	movs	r2, #3
    7a0a:	a902      	add	r1, sp, #8
    7a0c:	f801 2d01 	strb.w	r2, [r1, #-1]!
			last_usb_pkt = clkn;
			USBHwEPWrite(BULK_IN_EP, &pkt_type, 1);
    7a10:	2082      	movs	r0, #130	; 0x82
    7a12:	2201      	movs	r2, #1
		USBHwEPWrite(BULK_IN_EP, (u8 *)pkt, sizeof(usb_pkt_rx));
		return 1;
	} else {
		if (clkn - last_usb_pkt > USB_KEEP_ALIVE) {
			u8 pkt_type = KEEP_ALIVE;
			last_usb_pkt = clkn;
    7a14:	609d      	str	r5, [r3, #8]
			USBHwEPWrite(BULK_IN_EP, &pkt_type, 1);
    7a16:	f001 fb95 	bl	9144 <USBHwEPWrite>
		}
		return 0;
    7a1a:	4620      	mov	r0, r4
	}
}
    7a1c:	b003      	add	sp, #12
    7a1e:	bd30      	pop	{r4, r5, pc}
    7a20:	10000e7c 	.word	0x10000e7c
    7a24:	00061a80 	.word	0x00061a80

00007a28 <handle_usb>:

void handle_usb(u32 clkn)
{
    7a28:	b538      	push	{r3, r4, r5, lr}
    7a2a:	4604      	mov	r4, r0
	u8 epstat;

	/* write queued packets to USB if possible */
	epstat = USBHwEPGetStatus(BULK_IN_EP);
    7a2c:	2082      	movs	r0, #130	; 0x82
    7a2e:	f001 fb63 	bl	90f8 <USBHwEPGetStatus>
	if (!(epstat & EPSTAT_B1FULL)) {
    7a32:	0681      	lsls	r1, r0, #26
void handle_usb(u32 clkn)
{
	u8 epstat;

	/* write queued packets to USB if possible */
	epstat = USBHwEPGetStatus(BULK_IN_EP);
    7a34:	4605      	mov	r5, r0
	if (!(epstat & EPSTAT_B1FULL)) {
    7a36:	d402      	bmi.n	7a3e <handle_usb+0x16>
		dequeue_send(clkn);
    7a38:	4620      	mov	r0, r4
    7a3a:	f7ff ffd1 	bl	79e0 <dequeue_send>
	}
	if (!(epstat & EPSTAT_B2FULL)) {
    7a3e:	066a      	lsls	r2, r5, #25
    7a40:	d402      	bmi.n	7a48 <handle_usb+0x20>
		dequeue_send(clkn);
    7a42:	4620      	mov	r0, r4
    7a44:	f7ff ffcc 	bl	79e0 <dequeue_send>
	}

	/* polled "interrupt" */
	USBHwISR();
}
    7a48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	if (!(epstat & EPSTAT_B2FULL)) {
		dequeue_send(clkn);
	}

	/* polled "interrupt" */
	USBHwISR();
    7a4c:	f001 bbe6 	b.w	921c <USBHwISR>

00007a50 <rssi_reset>:

int32_t rssi_sum;
int16_t rssi_iir[79] = {0};

void rssi_reset(void)
{
    7a50:	b508      	push	{r3, lr}
	memset(rssi_iir, 0, sizeof(rssi_iir));
    7a52:	229e      	movs	r2, #158	; 0x9e
    7a54:	4807      	ldr	r0, [pc, #28]	; (7a74 <rssi_reset+0x24>)
    7a56:	2100      	movs	r1, #0
    7a58:	f7fc fbea 	bl	4230 <memset>

	rssi_count = 0;
    7a5c:	4a06      	ldr	r2, [pc, #24]	; (7a78 <rssi_reset+0x28>)
    7a5e:	2300      	movs	r3, #0
    7a60:	7013      	strb	r3, [r2, #0]
	rssi_sum = 0;
    7a62:	4a06      	ldr	r2, [pc, #24]	; (7a7c <rssi_reset+0x2c>)
    7a64:	6013      	str	r3, [r2, #0]
	rssi_max = INT8_MIN;
    7a66:	4b06      	ldr	r3, [pc, #24]	; (7a80 <rssi_reset+0x30>)
    7a68:	2280      	movs	r2, #128	; 0x80
    7a6a:	701a      	strb	r2, [r3, #0]
	rssi_min = INT8_MAX;
    7a6c:	4b05      	ldr	r3, [pc, #20]	; (7a84 <rssi_reset+0x34>)
    7a6e:	227f      	movs	r2, #127	; 0x7f
    7a70:	701a      	strb	r2, [r3, #0]
    7a72:	bd08      	pop	{r3, pc}
    7a74:	10000e88 	.word	0x10000e88
    7a78:	100014a6 	.word	0x100014a6
    7a7c:	100036e8 	.word	0x100036e8
    7a80:	10001008 	.word	0x10001008
    7a84:	1000100a 	.word	0x1000100a

00007a88 <rssi_add>:
}

void rssi_add(int8_t v)
{
	rssi_max = (v > rssi_max) ? v : rssi_max;
    7a88:	4b0b      	ldr	r3, [pc, #44]	; (7ab8 <rssi_add+0x30>)
    7a8a:	f993 2000 	ldrsb.w	r2, [r3]
    7a8e:	4290      	cmp	r0, r2
    7a90:	bfa8      	it	ge
    7a92:	4602      	movge	r2, r0
    7a94:	701a      	strb	r2, [r3, #0]
	rssi_min = (v < rssi_min) ? v : rssi_min;
    7a96:	4b09      	ldr	r3, [pc, #36]	; (7abc <rssi_add+0x34>)
    7a98:	f993 2000 	ldrsb.w	r2, [r3]
    7a9c:	4290      	cmp	r0, r2
    7a9e:	bfb8      	it	lt
    7aa0:	4602      	movlt	r2, r0
    7aa2:	701a      	strb	r2, [r3, #0]
	rssi_sum += ((int32_t)v * 256);  // scaled int math (x256)
    7aa4:	4b06      	ldr	r3, [pc, #24]	; (7ac0 <rssi_add+0x38>)
    7aa6:	681a      	ldr	r2, [r3, #0]
    7aa8:	eb02 2000 	add.w	r0, r2, r0, lsl #8
    7aac:	6018      	str	r0, [r3, #0]
	rssi_count += 1;
    7aae:	4b05      	ldr	r3, [pc, #20]	; (7ac4 <rssi_add+0x3c>)
    7ab0:	781a      	ldrb	r2, [r3, #0]
    7ab2:	3201      	adds	r2, #1
    7ab4:	701a      	strb	r2, [r3, #0]
    7ab6:	4770      	bx	lr
    7ab8:	10001008 	.word	0x10001008
    7abc:	1000100a 	.word	0x1000100a
    7ac0:	100036e8 	.word	0x100036e8
    7ac4:	100014a6 	.word	0x100014a6

00007ac8 <rssi_iir_update>:
}

/* For sweep mode, update IIR per channel. Otherwise, use single value. */
void rssi_iir_update(uint16_t channel)
{
    7ac8:	b510      	push	{r4, lr}
	int32_t rssi_iir_acc;

	/* Use array to track 79 Bluetooth channels, or just first slot
	 * of array if the frequency is not a valid Bluetooth channel. */
	if ( channel < 2402 || channel < 2480 )
		channel = 2402;
    7aca:	f640 1362 	movw	r3, #2402	; 0x962
    7ace:	f5b0 6f1b 	cmp.w	r0, #2480	; 0x9b0
    7ad2:	bf38      	it	cc
    7ad4:	4618      	movcc	r0, r3

	int i = channel - 2402;

	// IIR using scaled int math (x256)
	if (rssi_count != 0)
    7ad6:	4b0d      	ldr	r3, [pc, #52]	; (7b0c <rssi_iir_update+0x44>)
	/* Use array to track 79 Bluetooth channels, or just first slot
	 * of array if the frequency is not a valid Bluetooth channel. */
	if ( channel < 2402 || channel < 2480 )
		channel = 2402;

	int i = channel - 2402;
    7ad8:	f6a0 1062 	subw	r0, r0, #2402	; 0x962

	// IIR using scaled int math (x256)
	if (rssi_count != 0)
    7adc:	781b      	ldrb	r3, [r3, #0]
    7ade:	b123      	cbz	r3, 7aea <rssi_iir_update+0x22>
		avg = (rssi_sum  + 128) / rssi_count;
    7ae0:	4a0b      	ldr	r2, [pc, #44]	; (7b10 <rssi_iir_update+0x48>)
    7ae2:	6812      	ldr	r2, [r2, #0]
    7ae4:	3280      	adds	r2, #128	; 0x80
    7ae6:	fb92 f3f3 	sdiv	r3, r2, r3
	else
		avg = 0; // really an error
	rssi_iir_acc = rssi_iir[i] * (256-RSSI_IIR_ALPHA);
	rssi_iir_acc += avg * RSSI_IIR_ALPHA;
    7aea:	2403      	movs	r4, #3
	// IIR using scaled int math (x256)
	if (rssi_count != 0)
		avg = (rssi_sum  + 128) / rssi_count;
	else
		avg = 0; // really an error
	rssi_iir_acc = rssi_iir[i] * (256-RSSI_IIR_ALPHA);
    7aec:	4a09      	ldr	r2, [pc, #36]	; (7b14 <rssi_iir_update+0x4c>)
	rssi_iir_acc += avg * RSSI_IIR_ALPHA;
    7aee:	4363      	muls	r3, r4
	// IIR using scaled int math (x256)
	if (rssi_count != 0)
		avg = (rssi_sum  + 128) / rssi_count;
	else
		avg = 0; // really an error
	rssi_iir_acc = rssi_iir[i] * (256-RSSI_IIR_ALPHA);
    7af0:	f932 1010 	ldrsh.w	r1, [r2, r0, lsl #1]
	rssi_iir_acc += avg * RSSI_IIR_ALPHA;
    7af4:	24fd      	movs	r4, #253	; 0xfd
    7af6:	fb04 3301 	mla	r3, r4, r1, r3
	rssi_iir[i] = (int16_t)((rssi_iir_acc + 128) / 256);
    7afa:	f44f 7180 	mov.w	r1, #256	; 0x100
    7afe:	3380      	adds	r3, #128	; 0x80
    7b00:	fb93 f3f1 	sdiv	r3, r3, r1
    7b04:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    7b08:	bd10      	pop	{r4, pc}
    7b0a:	bf00      	nop
    7b0c:	100014a6 	.word	0x100014a6
    7b10:	100036e8 	.word	0x100036e8
    7b14:	10000e88 	.word	0x10000e88

00007b18 <rssi_get_avg>:
int8_t rssi_get_avg(uint16_t channel)
{
	/* Use array to track 79 Bluetooth channels, or just first slot
	 * of array if the frequency is not a valid Bluetooth channel. */
	if ( channel < 2402 || channel < 2480 )
		channel = 2402;
    7b18:	f640 1362 	movw	r3, #2402	; 0x962
    7b1c:	f5b0 6f1b 	cmp.w	r0, #2480	; 0x9b0
    7b20:	bf38      	it	cc
    7b22:	4618      	movcc	r0, r3

	return (rssi_iir[channel-2402] + 128) / 256;
    7b24:	4a05      	ldr	r2, [pc, #20]	; (7b3c <rssi_get_avg+0x24>)
    7b26:	f6a0 1362 	subw	r3, r0, #2402	; 0x962
    7b2a:	f932 0013 	ldrsh.w	r0, [r2, r3, lsl #1]
    7b2e:	f44f 7380 	mov.w	r3, #256	; 0x100
    7b32:	3080      	adds	r0, #128	; 0x80
    7b34:	fb90 f0f3 	sdiv	r0, r0, r3
}
    7b38:	b240      	sxtb	r0, r0
    7b3a:	4770      	bx	lr
    7b3c:	10000e88 	.word	0x10000e88

00007b40 <cs_threshold_calc_and_set>:
	cs_threshold_cur = level;
	cs_no_squelch = (level <= -120);
}

void cs_threshold_calc_and_set(uint16_t channel)
{
    7b40:	b538      	push	{r3, r4, r5, lr}

	/* If threshold is max/avg based (>0), reset here while rx is
	 * off.  TODO - max-to-iir only works in SWEEP mode, where the
	 * channel is known to be in the BT band, i.e., rssi_iir has a
	 * value for it. */
	if (cs_threshold_req > 0) {
    7b42:	4d15      	ldr	r5, [pc, #84]	; (7b98 <cs_threshold_calc_and_set+0x58>)
    7b44:	782c      	ldrb	r4, [r5, #0]
    7b46:	b263      	sxtb	r3, r4
    7b48:	2b00      	cmp	r3, #0
    7b4a:	dd05      	ble.n	7b58 <cs_threshold_calc_and_set+0x18>
		int8_t rssi = rssi_get_avg(channel);
    7b4c:	f7ff ffe4 	bl	7b18 <rssi_get_avg>
		level = rssi - 54 + cs_threshold_req;
    7b50:	782c      	ldrb	r4, [r5, #0]
    7b52:	3c36      	subs	r4, #54	; 0x36
    7b54:	4420      	add	r0, r4
    7b56:	b2c4      	uxtb	r4, r0
 * in 4dBm steps, so the provided level is rounded to the nearest
 * multiple of 4 by adding 56. Useful range is -100 to -20. */
static void cs_threshold_set(int8_t level, cs_samples_t samples)
{
	level = level < -120 ? -120 : level;
	level = level > -20 ? -20 : level;
    7b58:	f06f 0377 	mvn.w	r3, #119	; 0x77
 * global. CC2400 RSSI is determined by 54dBm + level. CS threshold is
 * in 4dBm steps, so the provided level is rounded to the nearest
 * multiple of 4 by adding 56. Useful range is -100 to -20. */
static void cs_threshold_set(int8_t level, cs_samples_t samples)
{
	level = level < -120 ? -120 : level;
    7b5c:	b264      	sxtb	r4, r4
	level = level > -20 ? -20 : level;
    7b5e:	429c      	cmp	r4, r3
    7b60:	bfb8      	it	lt
    7b62:	461c      	movlt	r4, r3
    7b64:	f06f 0313 	mvn.w	r3, #19
    7b68:	429c      	cmp	r4, r3
    7b6a:	bfa8      	it	ge
    7b6c:	461c      	movge	r4, r3
    7b6e:	b2e4      	uxtb	r4, r4
	cc2400_set(RSSI, (uint8_t)((level + 56) & (0x3f << 2)) | ((uint8_t)samples&3));
    7b70:	f104 0138 	add.w	r1, r4, #56	; 0x38
    7b74:	f001 01fc 	and.w	r1, r1, #252	; 0xfc
    7b78:	2006      	movs	r0, #6
    7b7a:	f041 0103 	orr.w	r1, r1, #3
    7b7e:	f000 ff62 	bl	8a46 <cc2400_set>
	cs_threshold_cur = level;
    7b82:	4b06      	ldr	r3, [pc, #24]	; (7b9c <cs_threshold_calc_and_set+0x5c>)
    7b84:	701c      	strb	r4, [r3, #0]
	cs_no_squelch = (level <= -120);
    7b86:	b264      	sxtb	r4, r4
    7b88:	f114 0f77 	cmn.w	r4, #119	; 0x77
    7b8c:	4b04      	ldr	r3, [pc, #16]	; (7ba0 <cs_threshold_calc_and_set+0x60>)
    7b8e:	bfac      	ite	ge
    7b90:	2400      	movge	r4, #0
    7b92:	2401      	movlt	r4, #1
    7b94:	701c      	strb	r4, [r3, #0]
    7b96:	bd38      	pop	{r3, r4, r5, pc}
    7b98:	100014a8 	.word	0x100014a8
    7b9c:	10001520 	.word	0x10001520
    7ba0:	10001170 	.word	0x10001170

00007ba4 <cs_trigger_enable>:
 * triggers EINT3, which could be used for other things (but is not
 * currently). TODO - EINT3 should be managed globally, not turned on
 * and off here. */
void cs_trigger_enable(void)
{
	cs_trigger = 0;
    7ba4:	4b07      	ldr	r3, [pc, #28]	; (7bc4 <cs_trigger_enable+0x20>)
    7ba6:	2200      	movs	r2, #0
    7ba8:	701a      	strb	r2, [r3, #0]
	ISER0 = ISER0_ISE_EINT3;
    7baa:	4b07      	ldr	r3, [pc, #28]	; (7bc8 <cs_trigger_enable+0x24>)
    7bac:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    7bb0:	601a      	str	r2, [r3, #0]
	IO2IntClr = PIN_GIO6;      // Clear pending
    7bb2:	4b06      	ldr	r3, [pc, #24]	; (7bcc <cs_trigger_enable+0x28>)
    7bb4:	2204      	movs	r2, #4
    7bb6:	601a      	str	r2, [r3, #0]
	IO2IntEnF |= PIN_GIO6;     // Enable port 2.2 falling (CS active low)
    7bb8:	689a      	ldr	r2, [r3, #8]
    7bba:	f042 0204 	orr.w	r2, r2, #4
    7bbe:	609a      	str	r2, [r3, #8]
    7bc0:	4770      	bx	lr
    7bc2:	bf00      	nop
    7bc4:	10001521 	.word	0x10001521
    7bc8:	e000e100 	.word	0xe000e100
    7bcc:	400280ac 	.word	0x400280ac

00007bd0 <cs_trigger_disable>:
}

void cs_trigger_disable(void)
{
	IO2IntEnF &= ~PIN_GIO6;    // Disable port 2.2 falling (CS active low)
    7bd0:	4b07      	ldr	r3, [pc, #28]	; (7bf0 <cs_trigger_disable+0x20>)
    7bd2:	681a      	ldr	r2, [r3, #0]
    7bd4:	f022 0204 	bic.w	r2, r2, #4
    7bd8:	601a      	str	r2, [r3, #0]
	IO2IntClr = PIN_GIO6;      // Clear pending
    7bda:	2204      	movs	r2, #4
    7bdc:	f843 2c08 	str.w	r2, [r3, #-8]
	ICER0 = ICER0_ICE_EINT3;
    7be0:	4b04      	ldr	r3, [pc, #16]	; (7bf4 <cs_trigger_disable+0x24>)
    7be2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    7be6:	601a      	str	r2, [r3, #0]
	cs_trigger = 0;
    7be8:	4b03      	ldr	r3, [pc, #12]	; (7bf8 <cs_trigger_disable+0x28>)
    7bea:	2200      	movs	r2, #0
    7bec:	701a      	strb	r2, [r3, #0]
    7bee:	4770      	bx	lr
    7bf0:	400280b4 	.word	0x400280b4
    7bf4:	e000e180 	.word	0xe000e180
    7bf8:	10001521 	.word	0x10001521

00007bfc <cs_reset>:
}

void cs_reset(void)
{
    7bfc:	b508      	push	{r3, lr}
	cs_trigger_disable();
    7bfe:	f7ff ffe7 	bl	7bd0 <cs_trigger_disable>

	cs_no_squelch = 0;
    7c02:	4b04      	ldr	r3, [pc, #16]	; (7c14 <cs_reset+0x18>)
    7c04:	2200      	movs	r2, #0
    7c06:	701a      	strb	r2, [r3, #0]
	cs_threshold_req=CS_THRESHOLD_DEFAULT;
    7c08:	4a03      	ldr	r2, [pc, #12]	; (7c18 <cs_reset+0x1c>)
    7c0a:	2388      	movs	r3, #136	; 0x88
    7c0c:	7013      	strb	r3, [r2, #0]
	cs_threshold_cur=CS_THRESHOLD_DEFAULT;
    7c0e:	4a03      	ldr	r2, [pc, #12]	; (7c1c <cs_reset+0x20>)
    7c10:	7013      	strb	r3, [r2, #0]
    7c12:	bd08      	pop	{r3, pc}
    7c14:	10001170 	.word	0x10001170
    7c18:	100014a8 	.word	0x100014a8
    7c1c:	10001520 	.word	0x10001520

00007c20 <clkn_stop>:
#include "ubertooth.h"

void clkn_stop()
{
	/* stop and reset the timer to zero */
	T0TCR = TCR_Counter_Reset;
    7c20:	4b0a      	ldr	r3, [pc, #40]	; (7c4c <clkn_stop+0x2c>)
    7c22:	2202      	movs	r2, #2
    7c24:	601a      	str	r2, [r3, #0]

	clkn = 0;
    7c26:	4a0a      	ldr	r2, [pc, #40]	; (7c50 <clkn_stop+0x30>)
    7c28:	2300      	movs	r3, #0
    7c2a:	6013      	str	r3, [r2, #0]
	last_hop = 0;
    7c2c:	4a09      	ldr	r2, [pc, #36]	; (7c54 <clkn_stop+0x34>)
    7c2e:	6013      	str	r3, [r2, #0]

	clkn_offset = 0;
    7c30:	4a09      	ldr	r2, [pc, #36]	; (7c58 <clkn_stop+0x38>)
    7c32:	6013      	str	r3, [r2, #0]
	clk100ns_offset = 0;
    7c34:	4a09      	ldr	r2, [pc, #36]	; (7c5c <clkn_stop+0x3c>)
    7c36:	8013      	strh	r3, [r2, #0]

	clk_drift_ppm = 0;
    7c38:	4a09      	ldr	r2, [pc, #36]	; (7c60 <clkn_stop+0x40>)
    7c3a:	8013      	strh	r3, [r2, #0]
	clk_drift_correction = 0;
    7c3c:	4a09      	ldr	r2, [pc, #36]	; (7c64 <clkn_stop+0x44>)
    7c3e:	8013      	strh	r3, [r2, #0]

	clkn_last_drift_fix = 0;
    7c40:	4a09      	ldr	r2, [pc, #36]	; (7c68 <clkn_stop+0x48>)
    7c42:	6013      	str	r3, [r2, #0]
	clkn_next_drift_fix = 0;
    7c44:	4a09      	ldr	r2, [pc, #36]	; (7c6c <clkn_stop+0x4c>)
    7c46:	6013      	str	r3, [r2, #0]
    7c48:	4770      	bx	lr
    7c4a:	bf00      	nop
    7c4c:	40004004 	.word	0x40004004
    7c50:	10001024 	.word	0x10001024
    7c54:	10001000 	.word	0x10001000
    7c58:	10001018 	.word	0x10001018
    7c5c:	10001172 	.word	0x10001172
    7c60:	100014a4 	.word	0x100014a4
    7c64:	10001020 	.word	0x10001020
    7c68:	1000101c 	.word	0x1000101c
    7c6c:	100014dc 	.word	0x100014dc

00007c70 <clkn_start>:
}

void clkn_start()
{
	/* start timer */
	T0TCR = TCR_Counter_Enable;
    7c70:	4b01      	ldr	r3, [pc, #4]	; (7c78 <clkn_start+0x8>)
    7c72:	2201      	movs	r2, #1
    7c74:	601a      	str	r2, [r3, #0]
    7c76:	4770      	bx	lr
    7c78:	40004004 	.word	0x40004004

00007c7c <clkn_init>:
}

void clkn_init()
{
    7c7c:	b508      	push	{r3, lr}
	 * Because these are reset defaults, we're assuming TIMER0 is powered on
	 * and in timer mode.  The TIMER0 peripheral clock should have been set by
	 * clock_start().
	 */

	clkn_stop();
    7c7e:	f7ff ffcf 	bl	7c20 <clkn_stop>
#else
	/*
	 * The peripheral clock has a period of 20ns.  5 pclk periods
	 * makes one CLK100NS period (100 ns).
	 */
	T0PR = 4;
    7c82:	4b06      	ldr	r3, [pc, #24]	; (7c9c <clkn_init+0x20>)
    7c84:	2204      	movs	r2, #4
    7c86:	601a      	str	r2, [r3, #0]
#endif
	/* 3125 * 100 ns = 312.5 us, the Bluetooth clock (CLKN). */
	T0MR0 = 3124;
    7c88:	f502 6243 	add.w	r2, r2, #3120	; 0xc30
    7c8c:	60da      	str	r2, [r3, #12]
	T0MCR = TMCR_MR0R | TMCR_MR0I;
    7c8e:	2203      	movs	r2, #3
    7c90:	609a      	str	r2, [r3, #8]
	ISER0 = ISER0_ISE_TIMER0;
    7c92:	4b03      	ldr	r3, [pc, #12]	; (7ca0 <clkn_init+0x24>)
    7c94:	2202      	movs	r2, #2
    7c96:	601a      	str	r2, [r3, #0]
    7c98:	bd08      	pop	{r3, pc}
    7c9a:	bf00      	nop
    7c9c:	4000400c 	.word	0x4000400c
    7ca0:	e000e100 	.word	0xe000e100

00007ca4 <dma_disable>:
{
	// disable DMA engine:
	// refer to UM10360 LPC17xx User Manual Ch 31 Sec 31.6.1, PDF page 607

	// disable DMA interrupts
	ICER0 = ICER0_ICE_DMA;
    7ca4:	4b15      	ldr	r3, [pc, #84]	; (7cfc <dma_disable+0x58>)
    7ca6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    7caa:	601a      	str	r2, [r3, #0]

	// disable active channels
	DMACC0Config = 0;
    7cac:	4a14      	ldr	r2, [pc, #80]	; (7d00 <dma_disable+0x5c>)
    7cae:	2300      	movs	r3, #0
    7cb0:	6013      	str	r3, [r2, #0]
	DMACC1Config = 0;
    7cb2:	6213      	str	r3, [r2, #32]
	DMACC2Config = 0;
    7cb4:	6413      	str	r3, [r2, #64]	; 0x40
	DMACC3Config = 0;
    7cb6:	6613      	str	r3, [r2, #96]	; 0x60
	DMACC4Config = 0;
    7cb8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	DMACC5Config = 0;
    7cbc:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	DMACC6Config = 0;
    7cc0:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	DMACC7Config = 0;
    7cc4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
	DMACIntTCClear = 0xFF;
    7cc8:	23ff      	movs	r3, #255	; 0xff
    7cca:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
    7cce:	6013      	str	r3, [r2, #0]
	DMACIntErrClr = 0xFF;
    7cd0:	6093      	str	r3, [r2, #8]

	// Disable the DMA controller by writing 0 to the DMA Enable bit in the DMACConfig
	// register.
	DMACConfig &= ~DMACConfig_E;
    7cd2:	4b0c      	ldr	r3, [pc, #48]	; (7d04 <dma_disable+0x60>)
    7cd4:	681a      	ldr	r2, [r3, #0]
    7cd6:	f022 0201 	bic.w	r2, r2, #1
    7cda:	601a      	str	r2, [r3, #0]
	while (DMACConfig & DMACConfig_E);
    7cdc:	681a      	ldr	r2, [r3, #0]
    7cde:	f012 0201 	ands.w	r2, r2, #1
    7ce2:	d1fb      	bne.n	7cdc <dma_disable+0x38>

	/* reset interrupt counters */
	rx_tc = 0;
    7ce4:	4b08      	ldr	r3, [pc, #32]	; (7d08 <dma_disable+0x64>)
    7ce6:	601a      	str	r2, [r3, #0]
	rx_err = 0;
    7ce8:	4b08      	ldr	r3, [pc, #32]	; (7d0c <dma_disable+0x68>)
    7cea:	601a      	str	r2, [r3, #0]

	active_rxbuf = &rxbuf1[0];
    7cec:	4a08      	ldr	r2, [pc, #32]	; (7d10 <dma_disable+0x6c>)
    7cee:	4b09      	ldr	r3, [pc, #36]	; (7d14 <dma_disable+0x70>)
    7cf0:	601a      	str	r2, [r3, #0]
	idle_rxbuf = &rxbuf2[0];
    7cf2:	4a09      	ldr	r2, [pc, #36]	; (7d18 <dma_disable+0x74>)
    7cf4:	4b09      	ldr	r3, [pc, #36]	; (7d1c <dma_disable+0x78>)
    7cf6:	601a      	str	r2, [r3, #0]
    7cf8:	4770      	bx	lr
    7cfa:	bf00      	nop
    7cfc:	e000e180 	.word	0xe000e180
    7d00:	50004110 	.word	0x50004110
    7d04:	50004030 	.word	0x50004030
    7d08:	10001004 	.word	0x10001004
    7d0c:	1000151c 	.word	0x1000151c
    7d10:	100014e9 	.word	0x100014e9
    7d14:	10001064 	.word	0x10001064
    7d18:	100014a9 	.word	0x100014a9
    7d1c:	10001180 	.word	0x10001180

00007d20 <dma_init>:
}

void dma_init()
{
    7d20:	b508      	push	{r3, lr}
	/* power up GPDMA controller */
	PCONP |= PCONP_PCGPDMA;
    7d22:	4b14      	ldr	r3, [pc, #80]	; (7d74 <dma_init+0x54>)
    7d24:	681a      	ldr	r2, [r3, #0]
    7d26:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
    7d2a:	601a      	str	r2, [r3, #0]

	dma_disable();
    7d2c:	f7ff ffba 	bl	7ca4 <dma_disable>

	/* DMA linked lists */
	rx_dma_lli1.src = (uint32_t)&(DIO_SSP_DR);
    7d30:	4b11      	ldr	r3, [pc, #68]	; (7d78 <dma_init+0x58>)
	rx_dma_lli1.dest = (uint32_t)&rxbuf1[0];
    7d32:	4a12      	ldr	r2, [pc, #72]	; (7d7c <dma_init+0x5c>)
	PCONP |= PCONP_PCGPDMA;

	dma_disable();

	/* DMA linked lists */
	rx_dma_lli1.src = (uint32_t)&(DIO_SSP_DR);
    7d34:	4812      	ldr	r0, [pc, #72]	; (7d80 <dma_init+0x60>)
	rx_dma_lli1.dest = (uint32_t)&rxbuf1[0];
    7d36:	605a      	str	r2, [r3, #4]
	rx_dma_lli1.next_lli = (uint32_t)&rx_dma_lli2;
    7d38:	4a12      	ldr	r2, [pc, #72]	; (7d84 <dma_init+0x64>)
	rx_dma_lli1.control = (DMA_SIZE) |
    7d3a:	4913      	ldr	r1, [pc, #76]	; (7d88 <dma_init+0x68>)
			(0 << 18) |        /* source width 8 bits */
			(0 << 21) |        /* destination width 8 bits */
			DMACCxControl_DI | /* destination increment */
			DMACCxControl_I;   /* terminal count interrupt enable */

	rx_dma_lli2.src = (uint32_t)&(DIO_SSP_DR);
    7d3c:	6010      	str	r0, [r2, #0]
	PCONP |= PCONP_PCGPDMA;

	dma_disable();

	/* DMA linked lists */
	rx_dma_lli1.src = (uint32_t)&(DIO_SSP_DR);
    7d3e:	6018      	str	r0, [r3, #0]
			(0 << 21) |        /* destination width 8 bits */
			DMACCxControl_DI | /* destination increment */
			DMACCxControl_I;   /* terminal count interrupt enable */

	rx_dma_lli2.src = (uint32_t)&(DIO_SSP_DR);
	rx_dma_lli2.dest = (uint32_t)&rxbuf2[0];
    7d40:	4812      	ldr	r0, [pc, #72]	; (7d8c <dma_init+0x6c>)
	dma_disable();

	/* DMA linked lists */
	rx_dma_lli1.src = (uint32_t)&(DIO_SSP_DR);
	rx_dma_lli1.dest = (uint32_t)&rxbuf1[0];
	rx_dma_lli1.next_lli = (uint32_t)&rx_dma_lli2;
    7d42:	609a      	str	r2, [r3, #8]
			DMACCxControl_I;   /* terminal count interrupt enable */

	rx_dma_lli2.src = (uint32_t)&(DIO_SSP_DR);
	rx_dma_lli2.dest = (uint32_t)&rxbuf2[0];
	rx_dma_lli2.next_lli = (uint32_t)&rx_dma_lli1;
	rx_dma_lli2.control = (DMA_SIZE) |
    7d44:	60d1      	str	r1, [r2, #12]
			(0 << 21) |        /* destination width 8 bits */
			DMACCxControl_DI | /* destination increment */
			DMACCxControl_I;   /* terminal count interrupt enable */

	rx_dma_lli2.src = (uint32_t)&(DIO_SSP_DR);
	rx_dma_lli2.dest = (uint32_t)&rxbuf2[0];
    7d46:	6050      	str	r0, [r2, #4]
	rx_dma_lli2.next_lli = (uint32_t)&rx_dma_lli1;
    7d48:	6093      	str	r3, [r2, #8]
			(0 << 21) |        /* destination width 8 bits */
			DMACCxControl_DI | /* destination increment */
			DMACCxControl_I;   /* terminal count interrupt enable */

	/* enable DMA globally */
	DMACConfig = DMACConfig_E;
    7d4a:	4a11      	ldr	r2, [pc, #68]	; (7d90 <dma_init+0x70>)

	/* DMA linked lists */
	rx_dma_lli1.src = (uint32_t)&(DIO_SSP_DR);
	rx_dma_lli1.dest = (uint32_t)&rxbuf1[0];
	rx_dma_lli1.next_lli = (uint32_t)&rx_dma_lli2;
	rx_dma_lli1.control = (DMA_SIZE) |
    7d4c:	60d9      	str	r1, [r3, #12]
			(0 << 21) |        /* destination width 8 bits */
			DMACCxControl_DI | /* destination increment */
			DMACCxControl_I;   /* terminal count interrupt enable */

	/* enable DMA globally */
	DMACConfig = DMACConfig_E;
    7d4e:	2101      	movs	r1, #1
    7d50:	6011      	str	r1, [r2, #0]
	while (!(DMACConfig & DMACConfig_E));
    7d52:	6811      	ldr	r1, [r2, #0]
    7d54:	07c9      	lsls	r1, r1, #31
    7d56:	d5fc      	bpl.n	7d52 <dma_init+0x32>

	/* configure DMA channel 1 */
	DMACC0SrcAddr = rx_dma_lli1.src;
    7d58:	681a      	ldr	r2, [r3, #0]
    7d5a:	490e      	ldr	r1, [pc, #56]	; (7d94 <dma_init+0x74>)
    7d5c:	600a      	str	r2, [r1, #0]
	DMACC0DestAddr = rx_dma_lli1.dest;
    7d5e:	685a      	ldr	r2, [r3, #4]
    7d60:	604a      	str	r2, [r1, #4]
	DMACC0LLI = rx_dma_lli1.next_lli;
    7d62:	689a      	ldr	r2, [r3, #8]
    7d64:	608a      	str	r2, [r1, #8]
	DMACC0Control = rx_dma_lli1.control;
    7d66:	68da      	ldr	r2, [r3, #12]
    7d68:	4b0b      	ldr	r3, [pc, #44]	; (7d98 <dma_init+0x78>)
    7d6a:	601a      	str	r2, [r3, #0]
	DMACC0Config = DIO_SSP_SRC
    7d6c:	f24d 0206 	movw	r2, #53254	; 0xd006
    7d70:	605a      	str	r2, [r3, #4]
    7d72:	bd08      	pop	{r3, pc}
    7d74:	400fc0c4 	.word	0x400fc0c4
    7d78:	100037ac 	.word	0x100037ac
    7d7c:	100014e9 	.word	0x100014e9
    7d80:	40030008 	.word	0x40030008
    7d84:	1000379c 	.word	0x1000379c
    7d88:	88009032 	.word	0x88009032
    7d8c:	100014a9 	.word	0x100014a9
    7d90:	50004030 	.word	0x50004030
    7d94:	50004100 	.word	0x50004100
    7d98:	5000410c 	.word	0x5000410c

00007d9c <dma_init_le>:
	               | DMACCxConfig_IE   /* allow error interrupts */
	               | DMACCxConfig_ITC; /* allow terminal count interrupts */
}

void dma_init_le()
{
    7d9c:	b508      	push	{r3, lr}
	int i;

	/* power up GPDMA controller */
	PCONP |= PCONP_PCGPDMA;
    7d9e:	4b1a      	ldr	r3, [pc, #104]	; (7e08 <dma_init_le+0x6c>)
    7da0:	681a      	ldr	r2, [r3, #0]
    7da2:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
    7da6:	601a      	str	r2, [r3, #0]

	dma_disable();
    7da8:	f7ff ff7c 	bl	7ca4 <dma_disable>

	/* enable DMA globally */
	DMACConfig = DMACConfig_E;
    7dac:	4b17      	ldr	r3, [pc, #92]	; (7e0c <dma_init_le+0x70>)
    7dae:	2201      	movs	r2, #1
    7db0:	601a      	str	r2, [r3, #0]
	while (!(DMACConfig & DMACConfig_E));
    7db2:	681a      	ldr	r2, [r3, #0]
    7db4:	07d0      	lsls	r0, r2, #31
    7db6:	d5fc      	bpl.n	7db2 <dma_init_le+0x16>
    7db8:	4b15      	ldr	r3, [pc, #84]	; (7e10 <dma_init_le+0x74>)
    7dba:	2200      	movs	r2, #0

	for (i = 0; i < 11; ++i) {
		le_dma_lli[i].src = (uint32_t)&(DIO_SSP_DR);
    7dbc:	4915      	ldr	r1, [pc, #84]	; (7e14 <dma_init_le+0x78>)
    7dbe:	f843 1c10 	str.w	r1, [r3, #-16]
    7dc2:	4915      	ldr	r1, [pc, #84]	; (7e18 <dma_init_le+0x7c>)
    7dc4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
		le_dma_lli[i].dest = (uint32_t)&rxbuf1[4 * i];
    7dc8:	f843 1c0c 	str.w	r1, [r3, #-12]
		le_dma_lli[i].next_lli = i < 10 ? (uint32_t)&le_dma_lli[i+1] : 0;
    7dcc:	2a0a      	cmp	r2, #10
    7dce:	bf14      	ite	ne
    7dd0:	4619      	movne	r1, r3
    7dd2:	2100      	moveq	r1, #0
    7dd4:	f843 1c08 	str.w	r1, [r3, #-8]

	/* enable DMA globally */
	DMACConfig = DMACConfig_E;
	while (!(DMACConfig & DMACConfig_E));

	for (i = 0; i < 11; ++i) {
    7dd8:	3201      	adds	r2, #1
		le_dma_lli[i].src = (uint32_t)&(DIO_SSP_DR);
		le_dma_lli[i].dest = (uint32_t)&rxbuf1[4 * i];
		le_dma_lli[i].next_lli = i < 10 ? (uint32_t)&le_dma_lli[i+1] : 0;
		le_dma_lli[i].control = 4 |
    7dda:	4910      	ldr	r1, [pc, #64]	; (7e1c <dma_init_le+0x80>)

	/* enable DMA globally */
	DMACConfig = DMACConfig_E;
	while (!(DMACConfig & DMACConfig_E));

	for (i = 0; i < 11; ++i) {
    7ddc:	2a0b      	cmp	r2, #11
		le_dma_lli[i].src = (uint32_t)&(DIO_SSP_DR);
		le_dma_lli[i].dest = (uint32_t)&rxbuf1[4 * i];
		le_dma_lli[i].next_lli = i < 10 ? (uint32_t)&le_dma_lli[i+1] : 0;
		le_dma_lli[i].control = 4 |
    7dde:	f843 1c04 	str.w	r1, [r3, #-4]
    7de2:	f103 0310 	add.w	r3, r3, #16

	/* enable DMA globally */
	DMACConfig = DMACConfig_E;
	while (!(DMACConfig & DMACConfig_E));

	for (i = 0; i < 11; ++i) {
    7de6:	d1e9      	bne.n	7dbc <dma_init_le+0x20>
				DMACCxControl_DI | /* destination increment */
				DMACCxControl_I;   /* terminal count interrupt enable */
	}

	/* configure DMA channel 0 */
	DMACC0SrcAddr = le_dma_lli[0].src;
    7de8:	4b0d      	ldr	r3, [pc, #52]	; (7e20 <dma_init_le+0x84>)
    7dea:	490e      	ldr	r1, [pc, #56]	; (7e24 <dma_init_le+0x88>)
    7dec:	681a      	ldr	r2, [r3, #0]
    7dee:	600a      	str	r2, [r1, #0]
	DMACC0DestAddr = le_dma_lli[0].dest;
    7df0:	685a      	ldr	r2, [r3, #4]
    7df2:	604a      	str	r2, [r1, #4]
	DMACC0LLI = le_dma_lli[0].next_lli;
    7df4:	689a      	ldr	r2, [r3, #8]
    7df6:	608a      	str	r2, [r1, #8]
	DMACC0Control = le_dma_lli[0].control;
    7df8:	68da      	ldr	r2, [r3, #12]
    7dfa:	4b0b      	ldr	r3, [pc, #44]	; (7e28 <dma_init_le+0x8c>)
    7dfc:	601a      	str	r2, [r3, #0]
	DMACC0Config =
    7dfe:	f24d 0206 	movw	r2, #53254	; 0xd006
    7e02:	605a      	str	r2, [r3, #4]
    7e04:	bd08      	pop	{r3, pc}
    7e06:	bf00      	nop
    7e08:	400fc0c4 	.word	0x400fc0c4
    7e0c:	50004030 	.word	0x50004030
    7e10:	100036fc 	.word	0x100036fc
    7e14:	40030008 	.word	0x40030008
    7e18:	100014e9 	.word	0x100014e9
    7e1c:	88001004 	.word	0x88001004
    7e20:	100036ec 	.word	0x100036ec
    7e24:	50004100 	.word	0x50004100
    7e28:	5000410c 	.word	0x5000410c

00007e2c <dio_ssp_start>:


void dio_ssp_start()
{
	/* make sure the (active low) slave select signal is not active */
	DIO_SSEL_SET;
    7e2c:	4a0d      	ldr	r2, [pc, #52]	; (7e64 <dio_ssp_start+0x38>)
    7e2e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    7e32:	6013      	str	r3, [r2, #0]

	/* enable rx DMA on DIO_SSP */
	DIO_SSP_DMACR |= SSPDMACR_RXDMAE;
    7e34:	4a0c      	ldr	r2, [pc, #48]	; (7e68 <dio_ssp_start+0x3c>)
    7e36:	6811      	ldr	r1, [r2, #0]
    7e38:	f041 0101 	orr.w	r1, r1, #1
    7e3c:	6011      	str	r1, [r2, #0]
	DIO_SSP_CR1 |= SSPCR1_SSE;
    7e3e:	f852 1c20 	ldr.w	r1, [r2, #-32]
    7e42:	f041 0102 	orr.w	r1, r1, #2
    7e46:	f842 1c20 	str.w	r1, [r2, #-32]


static void dma_enable(void)
{
	/* enable DMA */
	DMACC0Config |= DMACCxConfig_E;
    7e4a:	4a08      	ldr	r2, [pc, #32]	; (7e6c <dio_ssp_start+0x40>)
    7e4c:	6811      	ldr	r1, [r2, #0]
    7e4e:	f041 0101 	orr.w	r1, r1, #1
    7e52:	6011      	str	r1, [r2, #0]
	ISER0 = ISER0_ISE_DMA;
    7e54:	4a06      	ldr	r2, [pc, #24]	; (7e70 <dio_ssp_start+0x44>)
    7e56:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
    7e5a:	6011      	str	r1, [r2, #0]
	DIO_SSP_CR1 |= SSPCR1_SSE;

	dma_enable();

	/* activate slave select pin */
	DIO_SSEL_CLR;
    7e5c:	4a05      	ldr	r2, [pc, #20]	; (7e74 <dio_ssp_start+0x48>)
    7e5e:	6013      	str	r3, [r2, #0]
    7e60:	4770      	bx	lr
    7e62:	bf00      	nop
    7e64:	2009c098 	.word	0x2009c098
    7e68:	40030024 	.word	0x40030024
    7e6c:	50004110 	.word	0x50004110
    7e70:	e000e100 	.word	0xe000e100
    7e74:	2009c09c 	.word	0x2009c09c

00007e78 <dio_ssp_stop>:
}

void dio_ssp_stop()
{
	// disable CC2400's output (active low)
	DIO_SSEL_SET;
    7e78:	4b08      	ldr	r3, [pc, #32]	; (7e9c <dio_ssp_stop+0x24>)
    7e7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    7e7e:	601a      	str	r2, [r3, #0]

	// disable DMA on SSP; disable SSP
	DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    7e80:	4b07      	ldr	r3, [pc, #28]	; (7ea0 <dio_ssp_stop+0x28>)
    7e82:	681a      	ldr	r2, [r3, #0]
    7e84:	f022 0201 	bic.w	r2, r2, #1
    7e88:	601a      	str	r2, [r3, #0]
	DIO_SSP_CR1 &= ~SSPCR1_SSE;
    7e8a:	f853 2c20 	ldr.w	r2, [r3, #-32]
    7e8e:	f022 0202 	bic.w	r2, r2, #2
    7e92:	f843 2c20 	str.w	r2, [r3, #-32]

	dma_disable();
    7e96:	f7ff bf05 	b.w	7ca4 <dma_disable>
    7e9a:	bf00      	nop
    7e9c:	2009c098 	.word	0x2009c098
    7ea0:	40030024 	.word	0x40030024

00007ea4 <cc2400_rangetest>:
 *     reply number: 1 byte
 *   crc: 2 bytes
 */

void cc2400_rangetest(volatile u16 *chan_ptr)
{
    7ea4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7ea8:	b096      	sub	sp, #88	; 0x58
    7eaa:	af00      	add	r7, sp, #0
	u8 len = 22;
	u8 pa = 0;
	u8 txbuf[len];
	u8 rxbuf[len];

	txbuf[0] = len - 1; // length of data (rest of payload)
    7eac:	2315      	movs	r3, #21
    7eae:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
	txbuf[1] = 0; // request
    7eb2:	2300      	movs	r3, #0
    7eb4:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
 *     reply number: 1 byte
 *   crc: 2 bytes
 */

void cc2400_rangetest(volatile u16 *chan_ptr)
{
    7eb8:	4681      	mov	r9, r0

	txbuf[0] = len - 1; // length of data (rest of payload)
	txbuf[1] = 0; // request

	// read device serial number
	command[0] = 58;
    7eba:	233a      	movs	r3, #58	; 0x3a
    7ebc:	f107 0058 	add.w	r0, r7, #88	; 0x58
    7ec0:	f840 3d58 	str.w	r3, [r0, #-88]!
	iap_entry(command, result);
    7ec4:	4b94      	ldr	r3, [pc, #592]	; (8118 <cc2400_rangetest+0x274>)
    7ec6:	4638      	mov	r0, r7
    7ec8:	f107 0114 	add.w	r1, r7, #20
    7ecc:	681b      	ldr	r3, [r3, #0]
    7ece:	4798      	blx	r3
	if ((result[0] & 0xFF) != 0) //status check
    7ed0:	7d3a      	ldrb	r2, [r7, #20]
    7ed2:	46ea      	mov	sl, sp
    7ed4:	2a00      	cmp	r2, #0
    7ed6:	f040 811b 	bne.w	8110 <cc2400_rangetest+0x26c>
		return;
	txbuf[2] = (result[1] >> 24) & 0xFF;
    7eda:	69bb      	ldr	r3, [r7, #24]
	txbuf[19] = 0; // request number
	txbuf[20] = 0xff; // reply pa
	txbuf[21] = 0xff; // reply number

	// Bluetooth-like modulation
	cc2400_set(LMTST,   0x2b22);
    7edc:	2012      	movs	r0, #18
	// read device serial number
	command[0] = 58;
	iap_entry(command, result);
	if ((result[0] & 0xFF) != 0) //status check
		return;
	txbuf[2] = (result[1] >> 24) & 0xFF;
    7ede:	0e19      	lsrs	r1, r3, #24
    7ee0:	f887 1042 	strb.w	r1, [r7, #66]	; 0x42
	txbuf[3] = (result[1] >> 16) & 0xFF;
    7ee4:	0c19      	lsrs	r1, r3, #16
    7ee6:	f887 1043 	strb.w	r1, [r7, #67]	; 0x43
	txbuf[4] = (result[1] >> 8) & 0xFF;
	txbuf[5] = result[1] & 0xFF;
    7eea:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
	iap_entry(command, result);
	if ((result[0] & 0xFF) != 0) //status check
		return;
	txbuf[2] = (result[1] >> 24) & 0xFF;
	txbuf[3] = (result[1] >> 16) & 0xFF;
	txbuf[4] = (result[1] >> 8) & 0xFF;
    7eee:	0a19      	lsrs	r1, r3, #8
	txbuf[5] = result[1] & 0xFF;
	txbuf[6] = (result[2] >> 24) & 0xFF;
    7ef0:	69fb      	ldr	r3, [r7, #28]
	iap_entry(command, result);
	if ((result[0] & 0xFF) != 0) //status check
		return;
	txbuf[2] = (result[1] >> 24) & 0xFF;
	txbuf[3] = (result[1] >> 16) & 0xFF;
	txbuf[4] = (result[1] >> 8) & 0xFF;
    7ef2:	f887 1044 	strb.w	r1, [r7, #68]	; 0x44
	txbuf[5] = result[1] & 0xFF;
	txbuf[6] = (result[2] >> 24) & 0xFF;
    7ef6:	0e19      	lsrs	r1, r3, #24
    7ef8:	f887 1046 	strb.w	r1, [r7, #70]	; 0x46
	txbuf[7] = (result[2] >> 16) & 0xFF;
    7efc:	0c19      	lsrs	r1, r3, #16
    7efe:	f887 1047 	strb.w	r1, [r7, #71]	; 0x47
	txbuf[8] = (result[2] >> 8) & 0xFF;
	txbuf[9] = result[2] & 0xFF;
    7f02:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
	txbuf[3] = (result[1] >> 16) & 0xFF;
	txbuf[4] = (result[1] >> 8) & 0xFF;
	txbuf[5] = result[1] & 0xFF;
	txbuf[6] = (result[2] >> 24) & 0xFF;
	txbuf[7] = (result[2] >> 16) & 0xFF;
	txbuf[8] = (result[2] >> 8) & 0xFF;
    7f06:	0a19      	lsrs	r1, r3, #8
	txbuf[9] = result[2] & 0xFF;
	txbuf[10] = (result[3] >> 24) & 0xFF;
    7f08:	6a3b      	ldr	r3, [r7, #32]
	txbuf[3] = (result[1] >> 16) & 0xFF;
	txbuf[4] = (result[1] >> 8) & 0xFF;
	txbuf[5] = result[1] & 0xFF;
	txbuf[6] = (result[2] >> 24) & 0xFF;
	txbuf[7] = (result[2] >> 16) & 0xFF;
	txbuf[8] = (result[2] >> 8) & 0xFF;
    7f0a:	f887 1048 	strb.w	r1, [r7, #72]	; 0x48
	txbuf[9] = result[2] & 0xFF;
	txbuf[10] = (result[3] >> 24) & 0xFF;
    7f0e:	0e19      	lsrs	r1, r3, #24
    7f10:	f887 104a 	strb.w	r1, [r7, #74]	; 0x4a
	txbuf[11] = (result[3] >> 16) & 0xFF;
    7f14:	0c19      	lsrs	r1, r3, #16
    7f16:	f887 104b 	strb.w	r1, [r7, #75]	; 0x4b
	txbuf[12] = (result[3] >> 8) & 0xFF;
	txbuf[13] = result[3] & 0xFF;
    7f1a:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
	txbuf[7] = (result[2] >> 16) & 0xFF;
	txbuf[8] = (result[2] >> 8) & 0xFF;
	txbuf[9] = result[2] & 0xFF;
	txbuf[10] = (result[3] >> 24) & 0xFF;
	txbuf[11] = (result[3] >> 16) & 0xFF;
	txbuf[12] = (result[3] >> 8) & 0xFF;
    7f1e:	0a19      	lsrs	r1, r3, #8
	txbuf[13] = result[3] & 0xFF;
	txbuf[14] = (result[4] >> 24) & 0xFF;
    7f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	txbuf[7] = (result[2] >> 16) & 0xFF;
	txbuf[8] = (result[2] >> 8) & 0xFF;
	txbuf[9] = result[2] & 0xFF;
	txbuf[10] = (result[3] >> 24) & 0xFF;
	txbuf[11] = (result[3] >> 16) & 0xFF;
	txbuf[12] = (result[3] >> 8) & 0xFF;
    7f22:	f887 104c 	strb.w	r1, [r7, #76]	; 0x4c
	txbuf[13] = result[3] & 0xFF;
	txbuf[14] = (result[4] >> 24) & 0xFF;
    7f26:	0e19      	lsrs	r1, r3, #24
    7f28:	f887 104e 	strb.w	r1, [r7, #78]	; 0x4e
	txbuf[15] = (result[4] >> 16) & 0xFF;
    7f2c:	0c19      	lsrs	r1, r3, #16
    7f2e:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
	txbuf[16] = (result[4] >> 8) & 0xFF;
    7f32:	0a19      	lsrs	r1, r3, #8
    7f34:	f887 1050 	strb.w	r1, [r7, #80]	; 0x50
	txbuf[17] = result[4] & 0xFF;
    7f38:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
	txbuf[19] = 0; // request number
	txbuf[20] = 0xff; // reply pa
	txbuf[21] = 0xff; // reply number

	// Bluetooth-like modulation
	cc2400_set(LMTST,   0x2b22);
    7f3c:	f642 3122 	movw	r1, #11042	; 0x2b22
	txbuf[16] = (result[4] >> 8) & 0xFF;
	txbuf[17] = result[4] & 0xFF;

	txbuf[18] = pa; // request pa
	txbuf[19] = 0; // request number
	txbuf[20] = 0xff; // reply pa
    7f40:	23ff      	movs	r3, #255	; 0xff
	txbuf[14] = (result[4] >> 24) & 0xFF;
	txbuf[15] = (result[4] >> 16) & 0xFF;
	txbuf[16] = (result[4] >> 8) & 0xFF;
	txbuf[17] = result[4] & 0xFF;

	txbuf[18] = pa; // request pa
    7f42:	f887 2052 	strb.w	r2, [r7, #82]	; 0x52
	txbuf[19] = 0; // request number
    7f46:	f887 2053 	strb.w	r2, [r7, #83]	; 0x53
	txbuf[20] = 0xff; // reply pa
    7f4a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
	txbuf[21] = 0xff; // reply number
    7f4e:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

	// Bluetooth-like modulation
	cc2400_set(LMTST,   0x2b22);
    7f52:	f000 fd78 	bl	8a46 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b);
    7f56:	2014      	movs	r0, #20
    7f58:	f241 314b 	movw	r1, #4939	; 0x134b
    7f5c:	f000 fd73 	bl	8a46 <cc2400_set>
	cc2400_set(GRMDM,   0x0df1);  // default value
    7f60:	2020      	movs	r0, #32
    7f62:	f640 51f1 	movw	r1, #3569	; 0xdf1
    7f66:	f000 fd6e 	bl	8a46 <cc2400_set>
	cc2400_set(FSDIV,   *chan_ptr);
    7f6a:	f8b9 1000 	ldrh.w	r1, [r9]
    7f6e:	2002      	movs	r0, #2
    7f70:	b289      	uxth	r1, r1
    7f72:	f000 fd68 	bl	8a46 <cc2400_set>
	cc2400_set(SYNCH,   0xf9ae);
    7f76:	202d      	movs	r0, #45	; 0x2d
    7f78:	f64f 11ae 	movw	r1, #63918	; 0xf9ae
    7f7c:	f000 fd63 	bl	8a46 <cc2400_set>
	cc2400_set(SYNCL,   0x1584);
    7f80:	202c      	movs	r0, #44	; 0x2c
    7f82:	f241 5184 	movw	r1, #5508	; 0x1584
    7f86:	f000 fd5e 	bl	8a46 <cc2400_set>
	cc2400_set(FREND,   8 | pa);
    7f8a:	2005      	movs	r0, #5
    7f8c:	2108      	movs	r1, #8
    7f8e:	f000 fd5a 	bl	8a46 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0029);
    7f92:	2003      	movs	r0, #3
    7f94:	2129      	movs	r1, #41	; 0x29
    7f96:	f000 fd56 	bl	8a46 <cc2400_set>
	while (!(cc2400_status() & XOSC16M_STABLE));
    7f9a:	f000 fe25 	bl	8be8 <cc2400_status>
    7f9e:	0646      	lsls	r6, r0, #25
    7fa0:	d5fb      	bpl.n	7f9a <cc2400_rangetest+0xf6>
	cc2400_strobe(SFSON);
    7fa2:	2061      	movs	r0, #97	; 0x61
    7fa4:	f000 fe27 	bl	8bf6 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    7fa8:	f000 fe1e 	bl	8be8 <cc2400_status>
    7fac:	0745      	lsls	r5, r0, #29
    7fae:	d5fb      	bpl.n	7fa8 <cc2400_rangetest+0x104>
	TXLED_SET;
    7fb0:	4b5a      	ldr	r3, [pc, #360]	; (811c <cc2400_rangetest+0x278>)
    7fb2:	f44f 7280 	mov.w	r2, #256	; 0x100
    7fb6:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    7fb8:	2280      	movs	r2, #128	; 0x80
    7fba:	621a      	str	r2, [r3, #32]
#endif
	for (pa = 0; pa < 8; pa++) {
    7fbc:	2400      	movs	r4, #0
		cc2400_set(FREND, 8 | pa);
    7fbe:	2005      	movs	r0, #5
    7fc0:	f044 0108 	orr.w	r1, r4, #8
    7fc4:	f000 fd3f 	bl	8a46 <cc2400_set>
		txbuf[18] = pa;
		for (i = 0; i < 16; i++) {
    7fc8:	2500      	movs	r5, #0
#ifdef UBERTOOTH_ONE
	PAEN_SET;
#endif
	for (pa = 0; pa < 8; pa++) {
		cc2400_set(FREND, 8 | pa);
		txbuf[18] = pa;
    7fca:	f887 4052 	strb.w	r4, [r7, #82]	; 0x52
		for (i = 0; i < 16; i++) {
			txbuf[19] = i;
    7fce:	f887 5053 	strb.w	r5, [r7, #83]	; 0x53
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    7fd2:	200e      	movs	r0, #14
    7fd4:	f000 fd2e 	bl	8a34 <cc2400_get>
    7fd8:	f000 001f 	and.w	r0, r0, #31
    7fdc:	280f      	cmp	r0, #15
    7fde:	d1f8      	bne.n	7fd2 <cc2400_rangetest+0x12e>
    7fe0:	2600      	movs	r6, #0
			// transmit a packet
			for (j = 0; j < len; j++)
				cc2400_set8(FIFOREG, txbuf[j]);
    7fe2:	f107 0840 	add.w	r8, r7, #64	; 0x40
    7fe6:	f818 1006 	ldrb.w	r1, [r8, r6]
    7fea:	2070      	movs	r0, #112	; 0x70
		txbuf[18] = pa;
		for (i = 0; i < 16; i++) {
			txbuf[19] = i;
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
			// transmit a packet
			for (j = 0; j < len; j++)
    7fec:	3601      	adds	r6, #1
				cc2400_set8(FIFOREG, txbuf[j]);
    7fee:	f000 fd65 	bl	8abc <cc2400_set8>
		txbuf[18] = pa;
		for (i = 0; i < 16; i++) {
			txbuf[19] = i;
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
			// transmit a packet
			for (j = 0; j < len; j++)
    7ff2:	2e16      	cmp	r6, #22
    7ff4:	d1f5      	bne.n	7fe2 <cc2400_rangetest+0x13e>
				cc2400_set8(FIFOREG, txbuf[j]);
			cc2400_strobe(STX);
    7ff6:	2063      	movs	r0, #99	; 0x63
	PAEN_SET;
#endif
	for (pa = 0; pa < 8; pa++) {
		cc2400_set(FREND, 8 | pa);
		txbuf[18] = pa;
		for (i = 0; i < 16; i++) {
    7ff8:	3501      	adds	r5, #1
			txbuf[19] = i;
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
			// transmit a packet
			for (j = 0; j < len; j++)
				cc2400_set8(FIFOREG, txbuf[j]);
			cc2400_strobe(STX);
    7ffa:	f000 fdfc 	bl	8bf6 <cc2400_strobe>
	PAEN_SET;
#endif
	for (pa = 0; pa < 8; pa++) {
		cc2400_set(FREND, 8 | pa);
		txbuf[18] = pa;
		for (i = 0; i < 16; i++) {
    7ffe:	2d10      	cmp	r5, #16
    8000:	d1e5      	bne.n	7fce <cc2400_rangetest+0x12a>
	while (!(cc2400_status() & FS_LOCK));
	TXLED_SET;
#ifdef UBERTOOTH_ONE
	PAEN_SET;
#endif
	for (pa = 0; pa < 8; pa++) {
    8002:	3401      	adds	r4, #1
    8004:	b2e4      	uxtb	r4, r4
    8006:	2c08      	cmp	r4, #8
    8008:	d1d9      	bne.n	7fbe <cc2400_rangetest+0x11a>
				cc2400_set8(FIFOREG, txbuf[j]);
			cc2400_strobe(STX);
		}
	}
	// sent packet, now look for repeated packet
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    800a:	200e      	movs	r0, #14
    800c:	f000 fd12 	bl	8a34 <cc2400_get>
    8010:	f000 001f 	and.w	r0, r0, #31
    8014:	280f      	cmp	r0, #15
    8016:	d1f8      	bne.n	800a <cc2400_rangetest+0x166>
	TXLED_CLR;
    8018:	4b41      	ldr	r3, [pc, #260]	; (8120 <cc2400_rangetest+0x27c>)
    801a:	f44f 7280 	mov.w	r2, #256	; 0x100
    801e:	601a      	str	r2, [r3, #0]
	cc2400_strobe(SRFOFF);
    8020:	2064      	movs	r0, #100	; 0x64
    8022:	f000 fde8 	bl	8bf6 <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK));
    8026:	f000 fddf 	bl	8be8 <cc2400_status>
    802a:	0744      	lsls	r4, r0, #29
    802c:	d4fb      	bmi.n	8026 <cc2400_rangetest+0x182>
	cc2400_set(FSDIV, *chan_ptr - 1);
    802e:	f8b9 1000 	ldrh.w	r1, [r9]
    8032:	2002      	movs	r0, #2
    8034:	b289      	uxth	r1, r1
    8036:	3901      	subs	r1, #1
    8038:	b289      	uxth	r1, r1
    803a:	f000 fd04 	bl	8a46 <cc2400_set>
	while (!(cc2400_status() & XOSC16M_STABLE));
    803e:	f000 fdd3 	bl	8be8 <cc2400_status>
    8042:	0640      	lsls	r0, r0, #25
    8044:	d5fb      	bpl.n	803e <cc2400_rangetest+0x19a>
	cc2400_strobe(SFSON);
    8046:	2061      	movs	r0, #97	; 0x61
    8048:	f000 fdd5 	bl	8bf6 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    804c:	f000 fdcc 	bl	8be8 <cc2400_status>
    8050:	0741      	lsls	r1, r0, #29
    8052:	d5fb      	bpl.n	804c <cc2400_rangetest+0x1a8>
	RXLED_SET;
    8054:	4b31      	ldr	r3, [pc, #196]	; (811c <cc2400_rangetest+0x278>)
    8056:	2210      	movs	r2, #16
    8058:	601a      	str	r2, [r3, #0]
	while (1) {
		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    805a:	200e      	movs	r0, #14
    805c:	f000 fcea 	bl	8a34 <cc2400_get>
    8060:	f000 001f 	and.w	r0, r0, #31
    8064:	280f      	cmp	r0, #15
    8066:	d1f8      	bne.n	805a <cc2400_rangetest+0x1b6>
		cc2400_strobe(SRX);
    8068:	2062      	movs	r0, #98	; 0x62
    806a:	f000 fdc4 	bl	8bf6 <cc2400_strobe>
		while (!(cc2400_status() & SYNC_RECEIVED));
    806e:	f000 fdbb 	bl	8be8 <cc2400_status>
    8072:	06c2      	lsls	r2, r0, #27
    8074:	d5fb      	bpl.n	806e <cc2400_rangetest+0x1ca>
		USRLED_SET;
    8076:	4b29      	ldr	r3, [pc, #164]	; (811c <cc2400_rangetest+0x278>)
    8078:	2202      	movs	r2, #2
    807a:	601a      	str	r2, [r3, #0]
		for (j = 0; j < len; j++)
    807c:	2400      	movs	r4, #0
			rxbuf[j] = cc2400_get8(FIFOREG);
    807e:	2070      	movs	r0, #112	; 0x70
    8080:	f000 fce6 	bl	8a50 <cc2400_get8>
    8084:	f107 0528 	add.w	r5, r7, #40	; 0x28
    8088:	5528      	strb	r0, [r5, r4]
	while (1) {
		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
		cc2400_strobe(SRX);
		while (!(cc2400_status() & SYNC_RECEIVED));
		USRLED_SET;
		for (j = 0; j < len; j++)
    808a:	3401      	adds	r4, #1
    808c:	2c16      	cmp	r4, #22
    808e:	d1f6      	bne.n	807e <cc2400_rangetest+0x1da>
			rxbuf[j] = cc2400_get8(FIFOREG);
		if (cc2400_status() & STATUS_CRC_OK)
    8090:	f000 fdaa 	bl	8be8 <cc2400_status>
    8094:	0703      	lsls	r3, r0, #28
    8096:	d402      	bmi.n	809e <cc2400_rangetest+0x1fa>
			break;
		USRLED_CLR;
    8098:	2202      	movs	r2, #2
    809a:	4b21      	ldr	r3, [pc, #132]	; (8120 <cc2400_rangetest+0x27c>)
    809c:	e7dc      	b.n	8058 <cc2400_rangetest+0x1b4>
	}

	// done
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    809e:	200e      	movs	r0, #14
    80a0:	f000 fcc8 	bl	8a34 <cc2400_get>
    80a4:	f000 001f 	and.w	r0, r0, #31
    80a8:	280f      	cmp	r0, #15
    80aa:	d1f8      	bne.n	809e <cc2400_rangetest+0x1fa>
	cc2400_strobe(SRFOFF);
    80ac:	2064      	movs	r0, #100	; 0x64
    80ae:	f000 fda2 	bl	8bf6 <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK));
    80b2:	f000 fd99 	bl	8be8 <cc2400_status>
    80b6:	f000 0004 	and.w	r0, r0, #4
    80ba:	f000 03ff 	and.w	r3, r0, #255	; 0xff
    80be:	2800      	cmp	r0, #0
    80c0:	d1f7      	bne.n	80b2 <cc2400_rangetest+0x20e>
#ifdef UBERTOOTH_ONE
	PAEN_CLR;
    80c2:	4a18      	ldr	r2, [pc, #96]	; (8124 <cc2400_rangetest+0x280>)
    80c4:	2180      	movs	r1, #128	; 0x80
    80c6:	6011      	str	r1, [r2, #0]
#endif
	RXLED_CLR;
    80c8:	2110      	movs	r1, #16
    80ca:	f842 1c20 	str.w	r1, [r2, #-32]

	// get test result
	rr.valid       = 1;
	rr.request_pa  = rxbuf[18];
    80ce:	f897 003a 	ldrb.w	r0, [r7, #58]	; 0x3a
	PAEN_CLR;
#endif
	RXLED_CLR;

	// get test result
	rr.valid       = 1;
    80d2:	4a15      	ldr	r2, [pc, #84]	; (8128 <cc2400_rangetest+0x284>)
    80d4:	2101      	movs	r1, #1
	rr.request_pa  = rxbuf[18];
    80d6:	7050      	strb	r0, [r2, #1]
	rr.request_num = rxbuf[19];
    80d8:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
	rr.reply_pa    = rxbuf[20];
	rr.reply_num   = rxbuf[21];

	// make sure rx packet is as expected
	txbuf[1] = 1; // expected value in rxbuf
    80dc:	f887 1041 	strb.w	r1, [r7, #65]	; 0x41
	RXLED_CLR;

	// get test result
	rr.valid       = 1;
	rr.request_pa  = rxbuf[18];
	rr.request_num = rxbuf[19];
    80e0:	7090      	strb	r0, [r2, #2]
	rr.reply_pa    = rxbuf[20];
    80e2:	f897 003c 	ldrb.w	r0, [r7, #60]	; 0x3c
    80e6:	70d0      	strb	r0, [r2, #3]
	rr.reply_num   = rxbuf[21];
    80e8:	f897 003d 	ldrb.w	r0, [r7, #61]	; 0x3d
    80ec:	7110      	strb	r0, [r2, #4]

	// make sure rx packet is as expected
	txbuf[1] = 1; // expected value in rxbuf
	for (i = 0; i < 18; i++)
		if (rxbuf[i] != txbuf[i])
    80ee:	5cec      	ldrb	r4, [r5, r3]
    80f0:	f818 0003 	ldrb.w	r0, [r8, r3]
    80f4:	4284      	cmp	r4, r0
    80f6:	bf18      	it	ne
    80f8:	1c99      	addne	r1, r3, #2
	rr.reply_pa    = rxbuf[20];
	rr.reply_num   = rxbuf[21];

	// make sure rx packet is as expected
	txbuf[1] = 1; // expected value in rxbuf
	for (i = 0; i < 18; i++)
    80fa:	f103 0301 	add.w	r3, r3, #1
    80fe:	bf18      	it	ne
    8100:	b2c9      	uxtbne	r1, r1
    8102:	2b12      	cmp	r3, #18
    8104:	d1f3      	bne.n	80ee <cc2400_rangetest+0x24a>
		if (rxbuf[i] != txbuf[i])
			rr.valid = 2 + i;

	USRLED_CLR;
    8106:	4b06      	ldr	r3, [pc, #24]	; (8120 <cc2400_rangetest+0x27c>)
    8108:	7011      	strb	r1, [r2, #0]
    810a:	2202      	movs	r2, #2
    810c:	601a      	str	r2, [r3, #0]
    810e:	46d5      	mov	sp, sl
#endif
}
    8110:	3758      	adds	r7, #88	; 0x58
    8112:	46bd      	mov	sp, r7
    8114:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    8118:	0000a934 	.word	0x0000a934
    811c:	2009c038 	.word	0x2009c038
    8120:	2009c03c 	.word	0x2009c03c
    8124:	2009c05c 	.word	0x2009c05c
    8128:	100014e4 	.word	0x100014e4

0000812c <cc2400_repeater>:

/* This is the repeater implementation to be used with cc2400_rangetest(). */
void cc2400_repeater(volatile u16 *chan_ptr)
{
    812c:	b5f0      	push	{r4, r5, r6, r7, lr}
    812e:	b087      	sub	sp, #28
    8130:	4607      	mov	r7, r0
	u8 pa = 0;
	u8 buf[len];

	//FIXME allow to be turned off
	while (1) {
		cc2400_set(LMTST,   0x2b22);
    8132:	2012      	movs	r0, #18
    8134:	f642 3122 	movw	r1, #11042	; 0x2b22
    8138:	f000 fc85 	bl	8a46 <cc2400_set>
		cc2400_set(MDMTST0, 0x134b);
    813c:	2014      	movs	r0, #20
    813e:	f241 314b 	movw	r1, #4939	; 0x134b
    8142:	f000 fc80 	bl	8a46 <cc2400_set>
		cc2400_set(FSDIV,   *chan_ptr - 1);
    8146:	8839      	ldrh	r1, [r7, #0]
    8148:	2002      	movs	r0, #2
    814a:	b289      	uxth	r1, r1
    814c:	3901      	subs	r1, #1
    814e:	b289      	uxth	r1, r1
    8150:	f000 fc79 	bl	8a46 <cc2400_set>
		cc2400_set(SYNCH,   0xf9ae);
    8154:	202d      	movs	r0, #45	; 0x2d
    8156:	f64f 11ae 	movw	r1, #63918	; 0xf9ae
    815a:	f000 fc74 	bl	8a46 <cc2400_set>
		cc2400_set(SYNCL,   0x1584);
    815e:	202c      	movs	r0, #44	; 0x2c
    8160:	f241 5184 	movw	r1, #5508	; 0x1584
    8164:	f000 fc6f 	bl	8a46 <cc2400_set>
		cc2400_set(FREND,   0x0008); // minimum tx power
    8168:	2005      	movs	r0, #5
    816a:	2108      	movs	r1, #8
    816c:	f000 fc6b 	bl	8a46 <cc2400_set>
		cc2400_set(MDMCTRL, 0x0029); // 160 kHz frequency deviation
    8170:	2003      	movs	r0, #3
    8172:	2129      	movs	r1, #41	; 0x29
    8174:	f000 fc67 	bl	8a46 <cc2400_set>
		while (!(cc2400_status() & XOSC16M_STABLE));
    8178:	f000 fd36 	bl	8be8 <cc2400_status>
    817c:	0643      	lsls	r3, r0, #25
    817e:	d5fb      	bpl.n	8178 <cc2400_repeater+0x4c>
		cc2400_strobe(SFSON);
    8180:	2061      	movs	r0, #97	; 0x61
    8182:	f000 fd38 	bl	8bf6 <cc2400_strobe>
		while (!(cc2400_status() & FS_LOCK));
    8186:	f000 fd2f 	bl	8be8 <cc2400_status>
    818a:	0746      	lsls	r6, r0, #29
    818c:	d5fb      	bpl.n	8186 <cc2400_repeater+0x5a>
		RXLED_SET;
    818e:	4b41      	ldr	r3, [pc, #260]	; (8294 <cc2400_repeater+0x168>)
    8190:	2210      	movs	r2, #16
    8192:	601a      	str	r2, [r3, #0]
		TXLED_CLR;
    8194:	f44f 7280 	mov.w	r2, #256	; 0x100
    8198:	605a      	str	r2, [r3, #4]
		USRLED_CLR;
    819a:	2202      	movs	r2, #2
    819c:	605a      	str	r2, [r3, #4]
#ifdef UBERTOOTH_ONE
		PAEN_SET;
    819e:	2280      	movs	r2, #128	; 0x80
    81a0:	621a      	str	r2, [r3, #32]
#endif
		while (1) {
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    81a2:	200e      	movs	r0, #14
    81a4:	f000 fc46 	bl	8a34 <cc2400_get>
    81a8:	f000 001f 	and.w	r0, r0, #31
    81ac:	280f      	cmp	r0, #15
    81ae:	d1f8      	bne.n	81a2 <cc2400_repeater+0x76>
			USRLED_CLR;
    81b0:	4b39      	ldr	r3, [pc, #228]	; (8298 <cc2400_repeater+0x16c>)
    81b2:	2202      	movs	r2, #2
    81b4:	601a      	str	r2, [r3, #0]
			cc2400_strobe(SRX);
    81b6:	2062      	movs	r0, #98	; 0x62
    81b8:	f000 fd1d 	bl	8bf6 <cc2400_strobe>
			while (!(cc2400_status() & SYNC_RECEIVED));
    81bc:	f000 fd14 	bl	8be8 <cc2400_status>
    81c0:	06c5      	lsls	r5, r0, #27
    81c2:	d5fb      	bpl.n	81bc <cc2400_repeater+0x90>
			USRLED_SET;
    81c4:	4b33      	ldr	r3, [pc, #204]	; (8294 <cc2400_repeater+0x168>)
    81c6:	2202      	movs	r2, #2
    81c8:	601a      	str	r2, [r3, #0]
			for (i = 0; i < len; i++)
    81ca:	2400      	movs	r4, #0
				buf[i] = cc2400_get8(FIFOREG);
    81cc:	2070      	movs	r0, #112	; 0x70
    81ce:	f000 fc3f 	bl	8a50 <cc2400_get8>
    81d2:	f80d 0004 	strb.w	r0, [sp, r4]
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
			USRLED_CLR;
			cc2400_strobe(SRX);
			while (!(cc2400_status() & SYNC_RECEIVED));
			USRLED_SET;
			for (i = 0; i < len; i++)
    81d6:	3401      	adds	r4, #1
    81d8:	2c16      	cmp	r4, #22
    81da:	d1f7      	bne.n	81cc <cc2400_repeater+0xa0>
				buf[i] = cc2400_get8(FIFOREG);
			if (cc2400_status() & STATUS_CRC_OK)
    81dc:	f000 fd04 	bl	8be8 <cc2400_status>
    81e0:	0704      	lsls	r4, r0, #28
    81e2:	d5de      	bpl.n	81a2 <cc2400_repeater+0x76>
				break;
		}
		// got packet, now repeat it
		i = 2000000; while (--i); // allow time for requester to switch to rx
		USRLED_CLR;
    81e4:	4b2c      	ldr	r3, [pc, #176]	; (8298 <cc2400_repeater+0x16c>)
    81e6:	2202      	movs	r2, #2
    81e8:	601a      	str	r2, [r3, #0]
		RXLED_CLR;
    81ea:	2210      	movs	r2, #16
    81ec:	601a      	str	r2, [r3, #0]
		cc2400_strobe(SRFOFF);
    81ee:	2064      	movs	r0, #100	; 0x64
    81f0:	f000 fd01 	bl	8bf6 <cc2400_strobe>
		while ((cc2400_status() & FS_LOCK));
    81f4:	f000 fcf8 	bl	8be8 <cc2400_status>
    81f8:	0740      	lsls	r0, r0, #29
    81fa:	d4fb      	bmi.n	81f4 <cc2400_repeater+0xc8>
		while (!(cc2400_status() & XOSC16M_STABLE));
    81fc:	f000 fcf4 	bl	8be8 <cc2400_status>
    8200:	0641      	lsls	r1, r0, #25
    8202:	d5fb      	bpl.n	81fc <cc2400_repeater+0xd0>
		cc2400_set(FSDIV, *chan_ptr);
    8204:	8839      	ldrh	r1, [r7, #0]
    8206:	2002      	movs	r0, #2
    8208:	b289      	uxth	r1, r1
    820a:	f000 fc1c 	bl	8a46 <cc2400_set>
		while (!(cc2400_status() & XOSC16M_STABLE));
    820e:	f000 fceb 	bl	8be8 <cc2400_status>
    8212:	0642      	lsls	r2, r0, #25
    8214:	d5fb      	bpl.n	820e <cc2400_repeater+0xe2>
		cc2400_strobe(SFSON);
    8216:	2061      	movs	r0, #97	; 0x61
    8218:	f000 fced 	bl	8bf6 <cc2400_strobe>
		TXLED_SET;
    821c:	4b1d      	ldr	r3, [pc, #116]	; (8294 <cc2400_repeater+0x168>)
    821e:	f44f 7280 	mov.w	r2, #256	; 0x100
    8222:	601a      	str	r2, [r3, #0]
		buf[0] = len - 1; // length of data (rest of payload)
    8224:	2315      	movs	r3, #21
    8226:	f88d 3000 	strb.w	r3, [sp]
		buf[1] = 1; // reply
    822a:	2301      	movs	r3, #1
    822c:	f88d 3001 	strb.w	r3, [sp, #1]
		for (pa = 0; pa < 8; pa++) {
    8230:	2400      	movs	r4, #0
			cc2400_set(FREND, 8 | pa);
    8232:	2005      	movs	r0, #5
    8234:	f044 0108 	orr.w	r1, r4, #8
    8238:	f000 fc05 	bl	8a46 <cc2400_set>
			buf[20] = pa;
			for (i = 0; i < 16; i++) {
    823c:	2500      	movs	r5, #0
		TXLED_SET;
		buf[0] = len - 1; // length of data (rest of payload)
		buf[1] = 1; // reply
		for (pa = 0; pa < 8; pa++) {
			cc2400_set(FREND, 8 | pa);
			buf[20] = pa;
    823e:	f88d 4014 	strb.w	r4, [sp, #20]
			for (i = 0; i < 16; i++) {
				buf[21] = i;
    8242:	f88d 5015 	strb.w	r5, [sp, #21]
				while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    8246:	200e      	movs	r0, #14
    8248:	f000 fbf4 	bl	8a34 <cc2400_get>
    824c:	f000 001f 	and.w	r0, r0, #31
    8250:	280f      	cmp	r0, #15
    8252:	d1f8      	bne.n	8246 <cc2400_repeater+0x11a>
    8254:	2600      	movs	r6, #0
				for (j = 0; j < len; j++)
					cc2400_set8(FIFOREG, buf[j]);
    8256:	f81d 1006 	ldrb.w	r1, [sp, r6]
    825a:	2070      	movs	r0, #112	; 0x70
			cc2400_set(FREND, 8 | pa);
			buf[20] = pa;
			for (i = 0; i < 16; i++) {
				buf[21] = i;
				while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
				for (j = 0; j < len; j++)
    825c:	3601      	adds	r6, #1
					cc2400_set8(FIFOREG, buf[j]);
    825e:	f000 fc2d 	bl	8abc <cc2400_set8>
			cc2400_set(FREND, 8 | pa);
			buf[20] = pa;
			for (i = 0; i < 16; i++) {
				buf[21] = i;
				while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
				for (j = 0; j < len; j++)
    8262:	2e16      	cmp	r6, #22
    8264:	d1f7      	bne.n	8256 <cc2400_repeater+0x12a>
					cc2400_set8(FIFOREG, buf[j]);
				cc2400_strobe(STX);
    8266:	2063      	movs	r0, #99	; 0x63
		buf[0] = len - 1; // length of data (rest of payload)
		buf[1] = 1; // reply
		for (pa = 0; pa < 8; pa++) {
			cc2400_set(FREND, 8 | pa);
			buf[20] = pa;
			for (i = 0; i < 16; i++) {
    8268:	3501      	adds	r5, #1
				buf[21] = i;
				while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
				for (j = 0; j < len; j++)
					cc2400_set8(FIFOREG, buf[j]);
				cc2400_strobe(STX);
    826a:	f000 fcc4 	bl	8bf6 <cc2400_strobe>
		buf[0] = len - 1; // length of data (rest of payload)
		buf[1] = 1; // reply
		for (pa = 0; pa < 8; pa++) {
			cc2400_set(FREND, 8 | pa);
			buf[20] = pa;
			for (i = 0; i < 16; i++) {
    826e:	2d10      	cmp	r5, #16
    8270:	d1e7      	bne.n	8242 <cc2400_repeater+0x116>
		while (!(cc2400_status() & XOSC16M_STABLE));
		cc2400_strobe(SFSON);
		TXLED_SET;
		buf[0] = len - 1; // length of data (rest of payload)
		buf[1] = 1; // reply
		for (pa = 0; pa < 8; pa++) {
    8272:	3401      	adds	r4, #1
    8274:	b2e4      	uxtb	r4, r4
    8276:	2c08      	cmp	r4, #8
    8278:	d1db      	bne.n	8232 <cc2400_repeater+0x106>
				for (j = 0; j < len; j++)
					cc2400_set8(FIFOREG, buf[j]);
				cc2400_strobe(STX);
			}
		}
		TXLED_CLR;
    827a:	4b07      	ldr	r3, [pc, #28]	; (8298 <cc2400_repeater+0x16c>)
    827c:	f44f 7280 	mov.w	r2, #256	; 0x100
    8280:	601a      	str	r2, [r3, #0]
		cc2400_strobe(SRFOFF);
    8282:	2064      	movs	r0, #100	; 0x64
    8284:	f000 fcb7 	bl	8bf6 <cc2400_strobe>
		while ((cc2400_status() & FS_LOCK));
    8288:	f000 fcae 	bl	8be8 <cc2400_status>
    828c:	0743      	lsls	r3, r0, #29
    828e:	d4fb      	bmi.n	8288 <cc2400_repeater+0x15c>
    8290:	e74f      	b.n	8132 <cc2400_repeater+0x6>
    8292:	bf00      	nop
    8294:	2009c038 	.word	0x2009c038
    8298:	2009c03c 	.word	0x2009c03c

0000829c <cc2400_txtest>:
	}
#endif
}

void cc2400_txtest(volatile u8 *mod_ptr, volatile u16 *chan_ptr)
{
    829c:	b538      	push	{r3, r4, r5, lr}
#ifdef TX_ENABLE
	u16 mdmctrl;
	if (*mod_ptr == MOD_BT_BASIC_RATE) {
    829e:	7803      	ldrb	r3, [r0, #0]
	}
#endif
}

void cc2400_txtest(volatile u8 *mod_ptr, volatile u16 *chan_ptr)
{
    82a0:	460d      	mov	r5, r1
#ifdef TX_ENABLE
	u16 mdmctrl;
	if (*mod_ptr == MOD_BT_BASIC_RATE) {
    82a2:	b123      	cbz	r3, 82ae <cc2400_txtest+0x12>
		mdmctrl = 0x0029; // 160 kHz frequency deviation
	} else if (*mod_ptr == MOD_BT_LOW_ENERGY) {
    82a4:	7803      	ldrb	r3, [r0, #0]
    82a6:	2b01      	cmp	r3, #1
    82a8:	d12f      	bne.n	830a <cc2400_txtest+0x6e>
		mdmctrl = 0x0040; // 250 kHz frequency deviation
    82aa:	2440      	movs	r4, #64	; 0x40
    82ac:	e000      	b.n	82b0 <cc2400_txtest+0x14>
void cc2400_txtest(volatile u8 *mod_ptr, volatile u16 *chan_ptr)
{
#ifdef TX_ENABLE
	u16 mdmctrl;
	if (*mod_ptr == MOD_BT_BASIC_RATE) {
		mdmctrl = 0x0029; // 160 kHz frequency deviation
    82ae:	2429      	movs	r4, #41	; 0x29
		mdmctrl = 0x0040; // 250 kHz frequency deviation
	} else {
		/* oops */
		return;
	}
	cc2400_set(LMTST,   0x2b22);
    82b0:	2012      	movs	r0, #18
    82b2:	f642 3122 	movw	r1, #11042	; 0x2b22
    82b6:	f000 fbc6 	bl	8a46 <cc2400_set>
	cc2400_set(MDMTST0, 0x334b); // with PRNG
    82ba:	2014      	movs	r0, #20
    82bc:	f243 314b 	movw	r1, #13131	; 0x334b
    82c0:	f000 fbc1 	bl	8a46 <cc2400_set>
	cc2400_set(GRMDM,   0x0df1); // default value
    82c4:	2020      	movs	r0, #32
    82c6:	f640 51f1 	movw	r1, #3569	; 0xdf1
    82ca:	f000 fbbc 	bl	8a46 <cc2400_set>
	cc2400_set(FSDIV,   *chan_ptr);
    82ce:	8829      	ldrh	r1, [r5, #0]
    82d0:	2002      	movs	r0, #2
    82d2:	b289      	uxth	r1, r1
    82d4:	f000 fbb7 	bl	8a46 <cc2400_set>
	cc2400_set(MDMCTRL, mdmctrl);
    82d8:	2003      	movs	r0, #3
    82da:	4621      	mov	r1, r4
    82dc:	f000 fbb3 	bl	8a46 <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    82e0:	f000 fc82 	bl	8be8 <cc2400_status>
    82e4:	0641      	lsls	r1, r0, #25
    82e6:	d5fb      	bpl.n	82e0 <cc2400_txtest+0x44>
	cc2400_strobe(SFSON);
    82e8:	2061      	movs	r0, #97	; 0x61
    82ea:	f000 fc84 	bl	8bf6 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    82ee:	f000 fc7b 	bl	8be8 <cc2400_status>
    82f2:	0742      	lsls	r2, r0, #29
    82f4:	d5fb      	bpl.n	82ee <cc2400_txtest+0x52>
	TXLED_SET;
    82f6:	4b05      	ldr	r3, [pc, #20]	; (830c <cc2400_txtest+0x70>)
    82f8:	f44f 7280 	mov.w	r2, #256	; 0x100
    82fc:	601a      	str	r2, [r3, #0]
	cc2400_strobe(STX);
    82fe:	2063      	movs	r0, #99	; 0x63
    8300:	f000 fc79 	bl	8bf6 <cc2400_strobe>
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    8304:	4b02      	ldr	r3, [pc, #8]	; (8310 <cc2400_txtest+0x74>)
    8306:	2280      	movs	r2, #128	; 0x80
    8308:	601a      	str	r2, [r3, #0]
    830a:	bd38      	pop	{r3, r4, r5, pc}
    830c:	2009c038 	.word	0x2009c038
    8310:	2009c058 	.word	0x2009c058

00008314 <ssp_stop>:
	DIO_SSEL_CLR;
}

static void ssp_stop() {
	// disable CC2400's output (active low)
	DIO_SSEL_SET;
    8314:	4b04      	ldr	r3, [pc, #16]	; (8328 <ssp_stop+0x14>)
    8316:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    831a:	601a      	str	r2, [r3, #0]

	// disable SSP
	DIO_SSP_CR1 &= ~SSPCR1_SSE;
    831c:	4b03      	ldr	r3, [pc, #12]	; (832c <ssp_stop+0x18>)
    831e:	681a      	ldr	r2, [r3, #0]
    8320:	f022 0202 	bic.w	r2, r2, #2
    8324:	601a      	str	r2, [r3, #0]
    8326:	4770      	bx	lr
    8328:	2009c098 	.word	0x2009c098
    832c:	40030004 	.word	0x40030004

00008330 <do_rx>:
	cc2400_strobe(SRX);
}

static void do_rx(ego_packet_t *packet) {
	int i;
	for (i = 0; i < EGO_PACKET_LEN; i++) {
    8330:	2300      	movs	r3, #0
		// make sure there are bytes ready
		while (!(SSP1SR & SSPSR_RNE)) ;
    8332:	4a05      	ldr	r2, [pc, #20]	; (8348 <do_rx+0x18>)
    8334:	6812      	ldr	r2, [r2, #0]
    8336:	0752      	lsls	r2, r2, #29
    8338:	d5fb      	bpl.n	8332 <do_rx+0x2>
		packet->rxbuf[i] = (u8)DIO_SSP_DR;
    833a:	4a04      	ldr	r2, [pc, #16]	; (834c <do_rx+0x1c>)
    833c:	6812      	ldr	r2, [r2, #0]
    833e:	54c2      	strb	r2, [r0, r3]
	cc2400_strobe(SRX);
}

static void do_rx(ego_packet_t *packet) {
	int i;
	for (i = 0; i < EGO_PACKET_LEN; i++) {
    8340:	3301      	adds	r3, #1
    8342:	2b24      	cmp	r3, #36	; 0x24
    8344:	d1f5      	bne.n	8332 <do_rx+0x2>
		// make sure there are bytes ready
		while (!(SSP1SR & SSPSR_RNE)) ;
		packet->rxbuf[i] = (u8)DIO_SSP_DR;
	}
}
    8346:	4770      	bx	lr
    8348:	4003000c 	.word	0x4003000c
    834c:	40030008 	.word	0x40030008

00008350 <sleep_ms>:
static inline int sync_received(void) {
	return cc2400_status() & SYNC_RECEIVED;
}

// sleep for some milliseconds
static void sleep_ms(ego_fsm_state_t *state, u32 duration) {
    8350:	b510      	push	{r4, lr}
	state->sleep_start = CLK100NS;
    8352:	4b08      	ldr	r3, [pc, #32]	; (8374 <sleep_ms+0x24>)
    8354:	4a08      	ldr	r2, [pc, #32]	; (8378 <sleep_ms+0x28>)
    8356:	681b      	ldr	r3, [r3, #0]
    8358:	6812      	ldr	r2, [r2, #0]
    835a:	f3c3 0313 	ubfx	r3, r3, #0, #20
    835e:	f640 4435 	movw	r4, #3125	; 0xc35
    8362:	fb04 2303 	mla	r3, r4, r3, r2
    8366:	6083      	str	r3, [r0, #8]
	state->sleep_duration = duration * 1000*10;
    8368:	f242 7310 	movw	r3, #10000	; 0x2710
    836c:	4359      	muls	r1, r3
    836e:	60c1      	str	r1, [r0, #12]
    8370:	bd10      	pop	{r4, pc}
    8372:	bf00      	nop
    8374:	10001024 	.word	0x10001024
    8378:	40004008 	.word	0x40004008

0000837c <sleep_elapsed>:
	state->sleep_start = state->anchor;
	state->sleep_duration = duration * 1000*10;
}

static inline int sleep_elapsed(ego_fsm_state_t *state) {
	u32 now = CLK100NS;
    837c:	4b0b      	ldr	r3, [pc, #44]	; (83ac <sleep_elapsed+0x30>)
    837e:	4a0c      	ldr	r2, [pc, #48]	; (83b0 <sleep_elapsed+0x34>)
    8380:	681b      	ldr	r3, [r3, #0]
    8382:	6812      	ldr	r2, [r2, #0]
    8384:	f640 4135 	movw	r1, #3125	; 0xc35
    8388:	f3c3 0313 	ubfx	r3, r3, #0, #20
    838c:	fb01 2303 	mla	r3, r1, r3, r2
	if (now < state->sleep_start)
    8390:	6882      	ldr	r2, [r0, #8]
		now += 3276800000;
	return (now - state->sleep_start) >= state->sleep_duration;
    8392:	68c0      	ldr	r0, [r0, #12]
	state->sleep_duration = duration * 1000*10;
}

static inline int sleep_elapsed(ego_fsm_state_t *state) {
	u32 now = CLK100NS;
	if (now < state->sleep_start)
    8394:	4293      	cmp	r3, r2
		now += 3276800000;
    8396:	bf3c      	itt	cc
    8398:	f103 4343 	addcc.w	r3, r3, #3271557120	; 0xc3000000
    839c:	f503 03a0 	addcc.w	r3, r3, #5242880	; 0x500000
	return (now - state->sleep_start) >= state->sleep_duration;
    83a0:	1a9b      	subs	r3, r3, r2
}
    83a2:	4283      	cmp	r3, r0
    83a4:	bf34      	ite	cc
    83a6:	2000      	movcc	r0, #0
    83a8:	2001      	movcs	r0, #1
    83aa:	4770      	bx	lr
    83ac:	10001024 	.word	0x10001024
    83b0:	40004008 	.word	0x40004008

000083b4 <nop_state>:

/////////////
// states

// do nothing
static void nop_state(ego_fsm_state_t *state) {
    83b4:	4770      	bx	lr
    83b6:	0000      	movs	r0, r0

000083b8 <init_state>:
}

// used in follow and jam mode, override the channel supplied by user
static void init_state(ego_fsm_state_t *state) {
	state->channel_index = 0;
    83b8:	2300      	movs	r3, #0
    83ba:	6043      	str	r3, [r0, #4]
	channel = channels[state->channel_index];
    83bc:	4b03      	ldr	r3, [pc, #12]	; (83cc <init_state+0x14>)
    83be:	f640 1268 	movw	r2, #2408	; 0x968
    83c2:	801a      	strh	r2, [r3, #0]
	state->state = EGO_ST_START_RX;
    83c4:	2301      	movs	r3, #1
    83c6:	7003      	strb	r3, [r0, #0]
    83c8:	4770      	bx	lr
    83ca:	bf00      	nop
    83cc:	1000044c 	.word	0x1000044c

000083d0 <continuous_init_state>:
	}
}

// continuous cap states (reuses START_RX state)
static void continuous_init_state(ego_fsm_state_t *state) {
	state->state = EGO_ST_START_RX;
    83d0:	2301      	movs	r3, #1
    83d2:	7003      	strb	r3, [r0, #0]
    83d4:	4770      	bx	lr
    83d6:	0000      	movs	r0, r0

000083d8 <start_rf_state>:
	state->channel_index = 0;
	channel = channels[state->channel_index];
	state->state = EGO_ST_START_RX;
}

static void start_rf_state(ego_fsm_state_t *state) {
    83d8:	b510      	push	{r4, lr}
	ssp_stop(); // TODO disable SSP
	ICER0 = ICER0_ICE_USB;
}

static void rf_on(void) {
	cc2400_set(MANAND,  0x7fff);
    83da:	f647 71ff 	movw	r1, #32767	; 0x7fff
	state->channel_index = 0;
	channel = channels[state->channel_index];
	state->state = EGO_ST_START_RX;
}

static void start_rf_state(ego_fsm_state_t *state) {
    83de:	4604      	mov	r4, r0
	ssp_stop(); // TODO disable SSP
	ICER0 = ICER0_ICE_USB;
}

static void rf_on(void) {
	cc2400_set(MANAND,  0x7fff);
    83e0:	200d      	movs	r0, #13
    83e2:	f000 fb30 	bl	8a46 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    83e6:	2012      	movs	r0, #18
    83e8:	f642 3122 	movw	r1, #11042	; 0x2b22
    83ec:	f000 fb2b 	bl	8a46 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b); // without PRNG
    83f0:	2014      	movs	r0, #20
    83f2:	f241 314b 	movw	r1, #4939	; 0x134b
    83f6:	f000 fb26 	bl	8a46 <cc2400_set>
	cc2400_set(GRMDM,   0x04c0); // un-buffered mode, 2FSK
    83fa:	2020      	movs	r0, #32
    83fc:	f44f 6198 	mov.w	r1, #1216	; 0x4c0
    8400:	f000 fb21 	bl	8a46 <cc2400_set>
	//      |  | |   |  +--------> CRC off
	//      |  | |   +-----------> sync word: 24 MSB bits of SYNC_WORD
	//      |  | +---------------> 1 byte of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> un-buffered mode
	cc2400_set(FSDIV,   channel - 1); // 1 MHz IF
    8404:	4b1e      	ldr	r3, [pc, #120]	; (8480 <start_rf_state+0xa8>)
    8406:	2002      	movs	r0, #2
    8408:	8819      	ldrh	r1, [r3, #0]
    840a:	b289      	uxth	r1, r1
    840c:	3901      	subs	r1, #1
    840e:	b289      	uxth	r1, r1
    8410:	f000 fb19 	bl	8a46 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0026); // 150 kHz frequency deviation
    8414:	2003      	movs	r0, #3
    8416:	2126      	movs	r1, #38	; 0x26
    8418:	f000 fb15 	bl	8a46 <cc2400_set>
	cc2400_set(GRDEC,  3);       // 250 kbit
    841c:	2021      	movs	r0, #33	; 0x21
    841e:	2103      	movs	r1, #3
    8420:	f000 fb11 	bl	8a46 <cc2400_set>

    // 630f9ffe86
	cc2400_set(SYNCH,   0x630f);
    8424:	202d      	movs	r0, #45	; 0x2d
    8426:	f246 310f 	movw	r1, #25359	; 0x630f
    842a:	f000 fb0c 	bl	8a46 <cc2400_set>
	cc2400_set(SYNCL,   0x9ffe);
    842e:	202c      	movs	r0, #44	; 0x2c
    8430:	f649 71fe 	movw	r1, #40958	; 0x9ffe
    8434:	f000 fb07 	bl	8a46 <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    8438:	f000 fbd6 	bl	8be8 <cc2400_status>
    843c:	0640      	lsls	r0, r0, #25
    843e:	d5fb      	bpl.n	8438 <start_rf_state+0x60>
	u32 rxtime;
} ego_packet_t;

static void ssp_start(void) {
	// make sure the (active low) slave select signal is not active
	DIO_SSEL_SET;
    8440:	4a10      	ldr	r2, [pc, #64]	; (8484 <start_rf_state+0xac>)
    8442:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    8446:	6013      	str	r3, [r2, #0]

	// enable SSP
	DIO_SSP_CR1 |= SSPCR1_SSE;
    8448:	4a0f      	ldr	r2, [pc, #60]	; (8488 <start_rf_state+0xb0>)

	while (!(cc2400_status() & XOSC16M_STABLE));

	ssp_start();

	cc2400_strobe(SFSON);
    844a:	2061      	movs	r0, #97	; 0x61
static void ssp_start(void) {
	// make sure the (active low) slave select signal is not active
	DIO_SSEL_SET;

	// enable SSP
	DIO_SSP_CR1 |= SSPCR1_SSE;
    844c:	6811      	ldr	r1, [r2, #0]
    844e:	f041 0102 	orr.w	r1, r1, #2
    8452:	6011      	str	r1, [r2, #0]

	// activate slave select pin
	DIO_SSEL_CLR;
    8454:	4a0d      	ldr	r2, [pc, #52]	; (848c <start_rf_state+0xb4>)
    8456:	6013      	str	r3, [r2, #0]

	while (!(cc2400_status() & XOSC16M_STABLE));

	ssp_start();

	cc2400_strobe(SFSON);
    8458:	f000 fbcd 	bl	8bf6 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    845c:	f000 fbc4 	bl	8be8 <cc2400_status>
    8460:	0741      	lsls	r1, r0, #29
    8462:	d5fb      	bpl.n	845c <start_rf_state+0x84>
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    8464:	200e      	movs	r0, #14
    8466:	f000 fae5 	bl	8a34 <cc2400_get>
    846a:	f000 001f 	and.w	r0, r0, #31
    846e:	280f      	cmp	r0, #15
    8470:	d1f8      	bne.n	8464 <start_rf_state+0x8c>

	cc2400_strobe(SRX);
    8472:	2062      	movs	r0, #98	; 0x62
    8474:	f000 fbbf 	bl	8bf6 <cc2400_strobe>
	state->state = EGO_ST_START_RX;
}

static void start_rf_state(ego_fsm_state_t *state) {
	rf_on();
	state->state = EGO_ST_CAP;
    8478:	2302      	movs	r3, #2
    847a:	7023      	strb	r3, [r4, #0]
    847c:	bd10      	pop	{r4, pc}
    847e:	bf00      	nop
    8480:	1000044c 	.word	0x1000044c
    8484:	2009c098 	.word	0x2009c098
    8488:	40030004 	.word	0x40030004
    848c:	2009c09c 	.word	0x2009c09c

00008490 <start_jamming_state>:
		cc2400_strobe(SRFOFF);
		ssp_stop();
	}
}

static void start_jamming_state(ego_fsm_state_t *state) {
    8490:	b510      	push	{r4, lr}
#ifdef TX_ENABLE
	cc2400_set(MANAND,  0x7fff);
    8492:	f647 71ff 	movw	r1, #32767	; 0x7fff
		cc2400_strobe(SRFOFF);
		ssp_stop();
	}
}

static void start_jamming_state(ego_fsm_state_t *state) {
    8496:	4604      	mov	r4, r0
#ifdef TX_ENABLE
	cc2400_set(MANAND,  0x7fff);
    8498:	200d      	movs	r0, #13
    849a:	f000 fad4 	bl	8a46 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    849e:	2012      	movs	r0, #18
    84a0:	f642 3122 	movw	r1, #11042	; 0x2b22
    84a4:	f000 facf 	bl	8a46 <cc2400_set>
	cc2400_set(MDMTST0, 0x334b); // with PRNG
    84a8:	2014      	movs	r0, #20
    84aa:	f243 314b 	movw	r1, #13131	; 0x334b
    84ae:	f000 faca 	bl	8a46 <cc2400_set>
	// cc2400_set(GRMDM,   0x04e0); // un-buffered mode, 2FSK
	cc2400_set(GRMDM,   0x04c0); // un-buffered mode, 2FSK
    84b2:	2020      	movs	r0, #32
    84b4:	f44f 6198 	mov.w	r1, #1216	; 0x4c0
    84b8:	f000 fac5 	bl	8a46 <cc2400_set>
	//      |  | |   |  +--------> CRC off
	//      |  | |   +-----------> sync word: 24 MSB bits of SYNC_WORD
	//      |  | +---------------> 1 byte of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> un-buffered mode
	cc2400_set(FSDIV,   channel); // no IF for TX
    84bc:	4b1a      	ldr	r3, [pc, #104]	; (8528 <start_jamming_state+0x98>)
    84be:	2002      	movs	r0, #2
    84c0:	8819      	ldrh	r1, [r3, #0]
    84c2:	b289      	uxth	r1, r1
    84c4:	f000 fabf 	bl	8a46 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0026); // 150 kHz frequency deviation
    84c8:	2003      	movs	r0, #3
    84ca:	2126      	movs	r1, #38	; 0x26
    84cc:	f000 fabb 	bl	8a46 <cc2400_set>
	cc2400_set(GRDEC,  3);       // 250 kbit
    84d0:	2021      	movs	r0, #33	; 0x21
    84d2:	2103      	movs	r1, #3
    84d4:	f000 fab7 	bl	8a46 <cc2400_set>
	cc2400_set(FREND, 0xf);
    84d8:	2005      	movs	r0, #5
    84da:	210f      	movs	r1, #15
    84dc:	f000 fab3 	bl	8a46 <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    84e0:	f000 fb82 	bl	8be8 <cc2400_status>
    84e4:	0642      	lsls	r2, r0, #25
    84e6:	d5fb      	bpl.n	84e0 <start_jamming_state+0x50>

	cc2400_strobe(SFSON);
    84e8:	2061      	movs	r0, #97	; 0x61
    84ea:	f000 fb84 	bl	8bf6 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    84ee:	f000 fb7b 	bl	8be8 <cc2400_status>
    84f2:	0743      	lsls	r3, r0, #29
    84f4:	d5fb      	bpl.n	84ee <start_jamming_state+0x5e>
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    84f6:	200e      	movs	r0, #14
    84f8:	f000 fa9c 	bl	8a34 <cc2400_get>
    84fc:	f000 001f 	and.w	r0, r0, #31
    8500:	280f      	cmp	r0, #15
    8502:	d1f8      	bne.n	84f6 <start_jamming_state+0x66>

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    8504:	4b09      	ldr	r3, [pc, #36]	; (852c <start_jamming_state+0x9c>)
    8506:	2280      	movs	r2, #128	; 0x80
    8508:	601a      	str	r2, [r3, #0]
#endif

	cc2400_strobe(STX);
    850a:	2063      	movs	r0, #99	; 0x63
    850c:	f000 fb73 	bl	8bf6 <cc2400_strobe>
	TXLED_SET;
    8510:	4b07      	ldr	r3, [pc, #28]	; (8530 <start_jamming_state+0xa0>)
    8512:	f44f 7280 	mov.w	r2, #256	; 0x100
    8516:	601a      	str	r2, [r3, #0]
#endif

	state->state = EGO_ST_JAMMING;
    8518:	2305      	movs	r3, #5
    851a:	7023      	strb	r3, [r4, #0]
	state->sleep_duration = duration * 1000*10;
}

// sleep for some milliseconds relative to the current anchor point
static void sleep_ms_anchor(ego_fsm_state_t *state, u32 duration) {
	state->sleep_start = state->anchor;
    851c:	69a3      	ldr	r3, [r4, #24]
    851e:	60a3      	str	r3, [r4, #8]
	state->sleep_duration = duration * 1000*10;
    8520:	f644 6320 	movw	r3, #20000	; 0x4e20
    8524:	60e3      	str	r3, [r4, #12]
    8526:	bd10      	pop	{r4, pc}
    8528:	1000044c 	.word	0x1000044c
    852c:	2009c058 	.word	0x2009c058
    8530:	2009c038 	.word	0x2009c038

00008534 <sleep_state>:
		ssp_stop();
		state->timer_active = 1;
	}
}

static void sleep_state(ego_fsm_state_t *state) {
    8534:	b510      	push	{r4, lr}
    8536:	4604      	mov	r4, r0
	if (sleep_elapsed(state)) {
    8538:	f7ff ff20 	bl	837c <sleep_elapsed>
    853c:	b1b0      	cbz	r0, 856c <sleep_state+0x38>
		// change channel
		state->channel_index = (state->channel_index + 1) % 4;
    853e:	6863      	ldr	r3, [r4, #4]
    8540:	1c5a      	adds	r2, r3, #1
    8542:	4b0b      	ldr	r3, [pc, #44]	; (8570 <sleep_state+0x3c>)
    8544:	4013      	ands	r3, r2
    8546:	2b00      	cmp	r3, #0
    8548:	da03      	bge.n	8552 <sleep_state+0x1e>
    854a:	3b01      	subs	r3, #1
    854c:	f063 0303 	orn	r3, r3, #3
    8550:	3301      	adds	r3, #1
		channel = channels[state->channel_index];
    8552:	4a08      	ldr	r2, [pc, #32]	; (8574 <sleep_state+0x40>)
}

static void sleep_state(ego_fsm_state_t *state) {
	if (sleep_elapsed(state)) {
		// change channel
		state->channel_index = (state->channel_index + 1) % 4;
    8554:	6063      	str	r3, [r4, #4]
		channel = channels[state->channel_index];
    8556:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
    855a:	4b07      	ldr	r3, [pc, #28]	; (8578 <sleep_state+0x44>)

		// set 7 ms timeout for RX
		sleep_ms(state, 7);
    855c:	4620      	mov	r0, r4
    855e:	2107      	movs	r1, #7

static void sleep_state(ego_fsm_state_t *state) {
	if (sleep_elapsed(state)) {
		// change channel
		state->channel_index = (state->channel_index + 1) % 4;
		channel = channels[state->channel_index];
    8560:	801a      	strh	r2, [r3, #0]

		// set 7 ms timeout for RX
		sleep_ms(state, 7);
    8562:	f7ff fef5 	bl	8350 <sleep_ms>
		state->timer_active = 1;
    8566:	2301      	movs	r3, #1
    8568:	6123      	str	r3, [r4, #16]

		state->state = EGO_ST_START_RX;
    856a:	7023      	strb	r3, [r4, #0]
    856c:	bd10      	pop	{r4, pc}
    856e:	bf00      	nop
    8570:	80000003 	.word	0x80000003
    8574:	0000a8e0 	.word	0x0000a8e0
    8578:	1000044c 	.word	0x1000044c

0000857c <jam_sleep_state>:
		state->state = EGO_ST_SLEEP;
		sleep_ms_anchor(state, 6);
	}
}

static void jam_sleep_state(ego_fsm_state_t *state) {
    857c:	b510      	push	{r4, lr}
    857e:	4604      	mov	r4, r0
	if (sleep_elapsed(state)) {
    8580:	f7ff fefc 	bl	837c <sleep_elapsed>
    8584:	b130      	cbz	r0, 8594 <jam_sleep_state+0x18>
		state->state = EGO_ST_START_RX;
    8586:	2301      	movs	r3, #1
    8588:	7023      	strb	r3, [r4, #0]
		state->timer_active = 1;
    858a:	6123      	str	r3, [r4, #16]
	state->sleep_duration = duration * 1000*10;
}

// sleep for some milliseconds relative to the current anchor point
static void sleep_ms_anchor(ego_fsm_state_t *state, u32 duration) {
	state->sleep_start = state->anchor;
    858c:	69a3      	ldr	r3, [r4, #24]
    858e:	60a3      	str	r3, [r4, #8]
	state->sleep_duration = duration * 1000*10;
    8590:	4b01      	ldr	r3, [pc, #4]	; (8598 <jam_sleep_state+0x1c>)
    8592:	60e3      	str	r3, [r4, #12]
    8594:	bd10      	pop	{r4, pc}
    8596:	bf00      	nop
    8598:	0001adb0 	.word	0x0001adb0

0000859c <jamming_state>:

	state->state = EGO_ST_JAMMING;
	sleep_ms_anchor(state, 2);
}

void jamming_state(ego_fsm_state_t *state) {
    859c:	b510      	push	{r4, lr}
    859e:	4604      	mov	r4, r0
	if (sleep_elapsed(state)) {
    85a0:	f7ff feec 	bl	837c <sleep_elapsed>
    85a4:	b300      	cbz	r0, 85e8 <jamming_state+0x4c>
		cc2400_strobe(SRFOFF);
    85a6:	2064      	movs	r0, #100	; 0x64
    85a8:	f000 fb25 	bl	8bf6 <cc2400_strobe>
#ifdef UBERTOOTH_ONE
		PAEN_CLR;
    85ac:	4b0f      	ldr	r3, [pc, #60]	; (85ec <jamming_state+0x50>)
    85ae:	2280      	movs	r2, #128	; 0x80
    85b0:	601a      	str	r2, [r3, #0]
#endif
		TXLED_CLR;
    85b2:	f44f 7280 	mov.w	r2, #256	; 0x100
    85b6:	f843 2c20 	str.w	r2, [r3, #-32]

		// change channel
		state->channel_index = (state->channel_index + 1) % 4;
    85ba:	6863      	ldr	r3, [r4, #4]
    85bc:	1c5a      	adds	r2, r3, #1
    85be:	4b0c      	ldr	r3, [pc, #48]	; (85f0 <jamming_state+0x54>)
    85c0:	4013      	ands	r3, r2
    85c2:	2b00      	cmp	r3, #0
    85c4:	da03      	bge.n	85ce <jamming_state+0x32>
    85c6:	3b01      	subs	r3, #1
    85c8:	f063 0303 	orn	r3, r3, #3
    85cc:	3301      	adds	r3, #1
		channel = channels[state->channel_index];
    85ce:	4a09      	ldr	r2, [pc, #36]	; (85f4 <jamming_state+0x58>)
		PAEN_CLR;
#endif
		TXLED_CLR;

		// change channel
		state->channel_index = (state->channel_index + 1) % 4;
    85d0:	6063      	str	r3, [r4, #4]
		channel = channels[state->channel_index];
    85d2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
    85d6:	4b08      	ldr	r3, [pc, #32]	; (85f8 <jamming_state+0x5c>)
    85d8:	801a      	strh	r2, [r3, #0]

		state->state = EGO_ST_SLEEP;
    85da:	2303      	movs	r3, #3
    85dc:	7023      	strb	r3, [r4, #0]
	state->sleep_duration = duration * 1000*10;
}

// sleep for some milliseconds relative to the current anchor point
static void sleep_ms_anchor(ego_fsm_state_t *state, u32 duration) {
	state->sleep_start = state->anchor;
    85de:	69a3      	ldr	r3, [r4, #24]
    85e0:	60a3      	str	r3, [r4, #8]
	state->sleep_duration = duration * 1000*10;
    85e2:	f64e 2360 	movw	r3, #60000	; 0xea60
    85e6:	60e3      	str	r3, [r4, #12]
    85e8:	bd10      	pop	{r4, pc}
    85ea:	bf00      	nop
    85ec:	2009c05c 	.word	0x2009c05c
    85f0:	80000003 	.word	0x80000003
    85f4:	0000a8e0 	.word	0x0000a8e0
    85f8:	1000044c 	.word	0x1000044c

000085fc <continuous_cap_state>:
// continuous cap states (reuses START_RX state)
static void continuous_init_state(ego_fsm_state_t *state) {
	state->state = EGO_ST_START_RX;
}

static void continuous_cap_state(ego_fsm_state_t *state) {
    85fc:	b510      	push	{r4, lr}
    85fe:	b08a      	sub	sp, #40	; 0x28
	ego_packet_t packet = {
    8600:	2100      	movs	r1, #0
    8602:	2228      	movs	r2, #40	; 0x28
    8604:	4668      	mov	r0, sp
    8606:	f7fb fe13 	bl	4230 <memset>
		.rxtime = CLK100NS,
    860a:	4b17      	ldr	r3, [pc, #92]	; (8668 <continuous_cap_state+0x6c>)
    860c:	4a17      	ldr	r2, [pc, #92]	; (866c <continuous_cap_state+0x70>)
    860e:	681b      	ldr	r3, [r3, #0]
    8610:	6812      	ldr	r2, [r2, #0]
    8612:	f640 4135 	movw	r1, #3125	; 0xc35
    8616:	f3c3 0313 	ubfx	r3, r3, #0, #20
    861a:	fb01 2303 	mla	r3, r1, r3, r2
static void continuous_init_state(ego_fsm_state_t *state) {
	state->state = EGO_ST_START_RX;
}

static void continuous_cap_state(ego_fsm_state_t *state) {
	ego_packet_t packet = {
    861e:	9309      	str	r3, [sp, #36]	; 0x24
		packet->rxbuf[i] = (u8)DIO_SSP_DR;
	}
}

static inline int sync_received(void) {
	return cc2400_status() & SYNC_RECEIVED;
    8620:	f000 fae2 	bl	8be8 <cc2400_status>
static void continuous_cap_state(ego_fsm_state_t *state) {
	ego_packet_t packet = {
		.rxtime = CLK100NS,
	};

	if (sync_received()) {
    8624:	06c0      	lsls	r0, r0, #27
    8626:	d51d      	bpl.n	8664 <continuous_cap_state+0x68>
		RXLED_SET;
    8628:	4b11      	ldr	r3, [pc, #68]	; (8670 <continuous_cap_state+0x74>)
    862a:	2410      	movs	r4, #16
    862c:	601c      	str	r4, [r3, #0]
		do_rx(&packet);
    862e:	4668      	mov	r0, sp
    8630:	f7ff fe7e 	bl	8330 <do_rx>
		enqueue_with_ts(EGO_PACKET, packet.rxbuf, packet.rxtime);
    8634:	2006      	movs	r0, #6
    8636:	4669      	mov	r1, sp
    8638:	9a09      	ldr	r2, [sp, #36]	; 0x24
    863a:	f7fc fca7 	bl	4f8c <enqueue_with_ts>
		RXLED_CLR;
    863e:	4b0d      	ldr	r3, [pc, #52]	; (8674 <continuous_cap_state+0x78>)

		// restart cap with radio warm
		cc2400_strobe(SFSON);
    8640:	2061      	movs	r0, #97	; 0x61

	if (sync_received()) {
		RXLED_SET;
		do_rx(&packet);
		enqueue_with_ts(EGO_PACKET, packet.rxbuf, packet.rxtime);
		RXLED_CLR;
    8642:	601c      	str	r4, [r3, #0]

		// restart cap with radio warm
		cc2400_strobe(SFSON);
    8644:	f000 fad7 	bl	8bf6 <cc2400_strobe>
		while (!(cc2400_status() & FS_LOCK));
    8648:	f000 face 	bl	8be8 <cc2400_status>
    864c:	0741      	lsls	r1, r0, #29
    864e:	d5fb      	bpl.n	8648 <continuous_cap_state+0x4c>
		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    8650:	200e      	movs	r0, #14
    8652:	f000 f9ef 	bl	8a34 <cc2400_get>
    8656:	f000 001f 	and.w	r0, r0, #31
    865a:	280f      	cmp	r0, #15
    865c:	d1f8      	bne.n	8650 <continuous_cap_state+0x54>
		cc2400_strobe(SRX);
    865e:	2062      	movs	r0, #98	; 0x62
    8660:	f000 fac9 	bl	8bf6 <cc2400_strobe>
	}
}
    8664:	b00a      	add	sp, #40	; 0x28
    8666:	bd10      	pop	{r4, pc}
    8668:	10001024 	.word	0x10001024
    866c:	40004008 	.word	0x40004008
    8670:	2009c038 	.word	0x2009c038
    8674:	2009c03c 	.word	0x2009c03c

00008678 <jam_cap_state>:

// jammer states
static void jam_cap_state(ego_fsm_state_t *state) {
    8678:	b510      	push	{r4, lr}
    867a:	4604      	mov	r4, r0
		packet->rxbuf[i] = (u8)DIO_SSP_DR;
	}
}

static inline int sync_received(void) {
	return cc2400_status() & SYNC_RECEIVED;
    867c:	f000 fab4 	bl	8be8 <cc2400_status>
	}
}

// jammer states
static void jam_cap_state(ego_fsm_state_t *state) {
	if (sync_received()) {
    8680:	06c3      	lsls	r3, r0, #27
    8682:	d50e      	bpl.n	86a2 <jam_cap_state+0x2a>
		state->state = EGO_ST_START_JAMMING;
    8684:	2304      	movs	r3, #4
    8686:	7023      	strb	r3, [r4, #0]
		state->packet_observed = 1;
    8688:	2301      	movs	r3, #1
    868a:	6163      	str	r3, [r4, #20]
		state->anchor = CLK100NS;
    868c:	4b11      	ldr	r3, [pc, #68]	; (86d4 <jam_cap_state+0x5c>)
    868e:	4a12      	ldr	r2, [pc, #72]	; (86d8 <jam_cap_state+0x60>)
    8690:	681b      	ldr	r3, [r3, #0]
    8692:	6812      	ldr	r2, [r2, #0]
    8694:	f3c3 0313 	ubfx	r3, r3, #0, #20
    8698:	f640 4135 	movw	r1, #3125	; 0xc35
    869c:	fb01 2303 	mla	r3, r1, r3, r2
    86a0:	61a3      	str	r3, [r4, #24]
	}
	if (state->timer_active && sleep_elapsed(state)) {
    86a2:	6923      	ldr	r3, [r4, #16]
    86a4:	b15b      	cbz	r3, 86be <jam_cap_state+0x46>
    86a6:	4620      	mov	r0, r4
    86a8:	f7ff fe68 	bl	837c <sleep_elapsed>
    86ac:	b138      	cbz	r0, 86be <jam_cap_state+0x46>
		state->state = EGO_ST_START_JAMMING;
    86ae:	2304      	movs	r3, #4
    86b0:	7023      	strb	r3, [r4, #0]
		state->packet_observed = 0;
    86b2:	2300      	movs	r3, #0
    86b4:	6163      	str	r3, [r4, #20]
		sleep_ms(state, 11); // 11 ms hop interval
    86b6:	4620      	mov	r0, r4
    86b8:	210b      	movs	r1, #11
    86ba:	f7ff fe49 	bl	8350 <sleep_ms>
	}

	// state changed, kill radio
	if (state->state != EGO_ST_CAP) {
    86be:	7823      	ldrb	r3, [r4, #0]
    86c0:	2b02      	cmp	r3, #2
    86c2:	d006      	beq.n	86d2 <jam_cap_state+0x5a>
		cc2400_strobe(SRFOFF);
    86c4:	2064      	movs	r0, #100	; 0x64
    86c6:	f000 fa96 	bl	8bf6 <cc2400_strobe>
		ssp_stop();
	}
}
    86ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	}

	// state changed, kill radio
	if (state->state != EGO_ST_CAP) {
		cc2400_strobe(SRFOFF);
		ssp_stop();
    86ce:	f7ff be21 	b.w	8314 <ssp_stop>
    86d2:	bd10      	pop	{r4, pc}
    86d4:	10001024 	.word	0x10001024
    86d8:	40004008 	.word	0x40004008

000086dc <cap_state>:
static void start_rf_state(ego_fsm_state_t *state) {
	rf_on();
	state->state = EGO_ST_CAP;
}

static void cap_state(ego_fsm_state_t *state) {
    86dc:	b530      	push	{r4, r5, lr}
    86de:	b08b      	sub	sp, #44	; 0x2c
	ego_packet_t packet = {
    86e0:	2100      	movs	r1, #0
static void start_rf_state(ego_fsm_state_t *state) {
	rf_on();
	state->state = EGO_ST_CAP;
}

static void cap_state(ego_fsm_state_t *state) {
    86e2:	4604      	mov	r4, r0
	ego_packet_t packet = {
    86e4:	2228      	movs	r2, #40	; 0x28
    86e6:	4668      	mov	r0, sp
    86e8:	f7fb fda2 	bl	4230 <memset>
		.rxtime = CLK100NS,
    86ec:	4b1b      	ldr	r3, [pc, #108]	; (875c <cap_state+0x80>)
    86ee:	4a1c      	ldr	r2, [pc, #112]	; (8760 <cap_state+0x84>)
    86f0:	681b      	ldr	r3, [r3, #0]
    86f2:	6812      	ldr	r2, [r2, #0]
    86f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
    86f8:	f640 4135 	movw	r1, #3125	; 0xc35
    86fc:	fb01 2303 	mla	r3, r1, r3, r2
	};

	if (sleep_elapsed(state)) {
    8700:	4620      	mov	r0, r4
	rf_on();
	state->state = EGO_ST_CAP;
}

static void cap_state(ego_fsm_state_t *state) {
	ego_packet_t packet = {
    8702:	9309      	str	r3, [sp, #36]	; 0x24
		.rxtime = CLK100NS,
	};

	if (sleep_elapsed(state)) {
    8704:	f7ff fe3a 	bl	837c <sleep_elapsed>
    8708:	b128      	cbz	r0, 8716 <cap_state+0x3a>
		sleep_ms(state, 4);
    870a:	4620      	mov	r0, r4
    870c:	2104      	movs	r1, #4
    870e:	f7ff fe1f 	bl	8350 <sleep_ms>
		state->state = EGO_ST_SLEEP;
    8712:	2303      	movs	r3, #3
    8714:	7023      	strb	r3, [r4, #0]
		packet->rxbuf[i] = (u8)DIO_SSP_DR;
	}
}

static inline int sync_received(void) {
	return cc2400_status() & SYNC_RECEIVED;
    8716:	f000 fa67 	bl	8be8 <cc2400_status>
	if (sleep_elapsed(state)) {
		sleep_ms(state, 4);
		state->state = EGO_ST_SLEEP;
	}

	if (sync_received()) {
    871a:	06c2      	lsls	r2, r0, #27
    871c:	d512      	bpl.n	8744 <cap_state+0x68>
		RXLED_SET;
    871e:	4b11      	ldr	r3, [pc, #68]	; (8764 <cap_state+0x88>)
    8720:	2510      	movs	r5, #16
    8722:	601d      	str	r5, [r3, #0]
		do_rx(&packet);
    8724:	4668      	mov	r0, sp
    8726:	f7ff fe03 	bl	8330 <do_rx>
		enqueue_with_ts(EGO_PACKET, packet.rxbuf, packet.rxtime);
    872a:	4669      	mov	r1, sp
    872c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    872e:	2006      	movs	r0, #6
    8730:	f7fc fc2c 	bl	4f8c <enqueue_with_ts>
		RXLED_CLR;
    8734:	4b0c      	ldr	r3, [pc, #48]	; (8768 <cap_state+0x8c>)

		sleep_ms(state, 6);
    8736:	4620      	mov	r0, r4

	if (sync_received()) {
		RXLED_SET;
		do_rx(&packet);
		enqueue_with_ts(EGO_PACKET, packet.rxbuf, packet.rxtime);
		RXLED_CLR;
    8738:	601d      	str	r5, [r3, #0]

		sleep_ms(state, 6);
    873a:	2106      	movs	r1, #6
    873c:	f7ff fe08 	bl	8350 <sleep_ms>
		state->state = EGO_ST_SLEEP;
    8740:	2303      	movs	r3, #3
    8742:	7023      	strb	r3, [r4, #0]
	}

	// kill RF on state change
	if (state->state != EGO_ST_CAP) {
    8744:	7823      	ldrb	r3, [r4, #0]
    8746:	2b02      	cmp	r3, #2
    8748:	d006      	beq.n	8758 <cap_state+0x7c>
		cc2400_strobe(SRFOFF);
    874a:	2064      	movs	r0, #100	; 0x64
    874c:	f000 fa53 	bl	8bf6 <cc2400_strobe>
		ssp_stop();
    8750:	f7ff fde0 	bl	8314 <ssp_stop>
		state->timer_active = 1;
    8754:	2301      	movs	r3, #1
    8756:	6123      	str	r3, [r4, #16]
	}
}
    8758:	b00b      	add	sp, #44	; 0x2c
    875a:	bd30      	pop	{r4, r5, pc}
    875c:	10001024 	.word	0x10001024
    8760:	40004008 	.word	0x40004008
    8764:	2009c038 	.word	0x2009c038
    8768:	2009c03c 	.word	0x2009c03c

0000876c <ego_main>:
		state->timer_active = 1;
		sleep_ms_anchor(state, 11);
	}
}

void ego_main(ego_mode_t mode) {
    876c:	b530      	push	{r4, r5, lr}
    876e:	b089      	sub	sp, #36	; 0x24
	const ego_st_handler *handler; // set depending on mode
	ego_fsm_state_t state = {
    8770:	2100      	movs	r1, #0
		state->timer_active = 1;
		sleep_ms_anchor(state, 11);
	}
}

void ego_main(ego_mode_t mode) {
    8772:	4604      	mov	r4, r0
	const ego_st_handler *handler; // set depending on mode
	ego_fsm_state_t state = {
    8774:	221c      	movs	r2, #28
    8776:	a801      	add	r0, sp, #4
    8778:	f7fb fd5a 	bl	4230 <memset>
		jam_sleep_state,
		start_jamming_state,
		jamming_state,
	};

	switch (mode) {
    877c:	2c01      	cmp	r4, #1
    877e:	4d14      	ldr	r5, [pc, #80]	; (87d0 <ego_main+0x64>)
    8780:	d009      	beq.n	8796 <ego_main+0x2a>
    8782:	d306      	bcc.n	8792 <ego_main+0x26>
    8784:	2c02      	cmp	r4, #2
    8786:	d101      	bne.n	878c <ego_main+0x20>
		case EGO_CONTINUOUS_RX:
			handler = continuous_rx_handler;
			break;
#ifdef TX_ENABLE
		case EGO_JAM:
			handler = jam_handler;
    8788:	4c12      	ldr	r4, [pc, #72]	; (87d4 <ego_main+0x68>)
			break;
    878a:	e005      	b.n	8798 <ego_main+0x2c>
#endif
		default: // should never happen
			requested_mode = MODE_IDLE;
    878c:	2300      	movs	r3, #0
    878e:	702b      	strb	r3, [r5, #0]
    8790:	e01b      	b.n	87ca <ego_main+0x5e>
		jamming_state,
	};

	switch (mode) {
		case EGO_FOLLOW:
			handler = follow_handler;
    8792:	4c11      	ldr	r4, [pc, #68]	; (87d8 <ego_main+0x6c>)
    8794:	e000      	b.n	8798 <ego_main+0x2c>
			break;
		case EGO_CONTINUOUS_RX:
			handler = continuous_rx_handler;
    8796:	4c11      	ldr	r4, [pc, #68]	; (87dc <ego_main+0x70>)
	DIO_SSP_CR1 &= ~SSPCR1_SSE;
}

static void ego_init(void) {
	// enable USB interrupts
	ISER0 = ISER0_ISE_USB;
    8798:	4b11      	ldr	r3, [pc, #68]	; (87e0 <ego_main+0x74>)
    879a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    879e:	601a      	str	r2, [r3, #0]

	dio_ssp_init();
    87a0:	f000 f8c0 	bl	8924 <dio_ssp_init>
	}

	ego_init();

	while (1) {
		if (requested_mode != MODE_EGO)
    87a4:	782b      	ldrb	r3, [r5, #0]
    87a6:	2b0d      	cmp	r3, #13
    87a8:	d106      	bne.n	87b8 <ego_main+0x4c>
			break;
		handler[state.state](&state);
    87aa:	f89d 3004 	ldrb.w	r3, [sp, #4]
    87ae:	a801      	add	r0, sp, #4
    87b0:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
    87b4:	4798      	blx	r3
	}
    87b6:	e7f5      	b.n	87a4 <ego_main+0x38>

	dio_ssp_init();
}

static void ego_deinit(void) {
	cc2400_strobe(SRFOFF);
    87b8:	2064      	movs	r0, #100	; 0x64
    87ba:	f000 fa1c 	bl	8bf6 <cc2400_strobe>
	ssp_stop(); // TODO disable SSP
    87be:	f7ff fda9 	bl	8314 <ssp_stop>
	ICER0 = ICER0_ICE_USB;
    87c2:	4b08      	ldr	r3, [pc, #32]	; (87e4 <ego_main+0x78>)
    87c4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    87c8:	601a      	str	r2, [r3, #0]
			break;
		handler[state.state](&state);
	}

	ego_deinit();
}
    87ca:	b009      	add	sp, #36	; 0x24
    87cc:	bd30      	pop	{r4, r5, pc}
    87ce:	bf00      	nop
    87d0:	10000e46 	.word	0x10000e46
    87d4:	0000a91c 	.word	0x0000a91c
    87d8:	0000a8e8 	.word	0x0000a8e8
    87dc:	0000a904 	.word	0x0000a904
    87e0:	e000e100 	.word	0xe000e100
    87e4:	e000e180 	.word	0xe000e180

000087e8 <USB_IRQHandler>:
	return fifo_get(&rxfifo, &c) ? c : EOF;
}

void USB_IRQHandler()
{
	USBHwISR();
    87e8:	f000 bd18 	b.w	921c <USBHwISR>

000087ec <Reset_Handler>:
extern void __libc_init_array(void);
extern int main(void);

/* Reset Handler */
void Reset_Handler(void)
{
    87ec:	b508      	push	{r3, lr}
	unsigned long *src, *dest;

	// Copy the data segment initializers from flash to SRAM
	src = &_etext;
	for(dest = &_data; dest < &_edata; )
    87ee:	2300      	movs	r3, #0
    87f0:	4a0c      	ldr	r2, [pc, #48]	; (8824 <Reset_Handler+0x38>)
    87f2:	490d      	ldr	r1, [pc, #52]	; (8828 <Reset_Handler+0x3c>)
    87f4:	1898      	adds	r0, r3, r2
    87f6:	4288      	cmp	r0, r1
    87f8:	d204      	bcs.n	8804 <Reset_Handler+0x18>
	{
		*dest++ = *src++;
    87fa:	490c      	ldr	r1, [pc, #48]	; (882c <Reset_Handler+0x40>)
    87fc:	5859      	ldr	r1, [r3, r1]
    87fe:	5099      	str	r1, [r3, r2]
    8800:	3304      	adds	r3, #4
    8802:	e7f5      	b.n	87f0 <Reset_Handler+0x4>
{
	unsigned long *src, *dest;

	// Copy the data segment initializers from flash to SRAM
	src = &_etext;
	for(dest = &_data; dest < &_edata; )
    8804:	4b0a      	ldr	r3, [pc, #40]	; (8830 <Reset_Handler+0x44>)
		*dest++ = *src++;
	}

	// Initialize the .bss segment of memory to zeros
	src = &_bss;
	while (src < &_ebss)
    8806:	4a0b      	ldr	r2, [pc, #44]	; (8834 <Reset_Handler+0x48>)
    8808:	4293      	cmp	r3, r2
    880a:	d203      	bcs.n	8814 <Reset_Handler+0x28>
	{
		*src++ = 0;
    880c:	2200      	movs	r2, #0
    880e:	f843 2b04 	str.w	r2, [r3], #4
    8812:	e7f8      	b.n	8806 <Reset_Handler+0x1a>
	}

	__libc_init_array();
    8814:	f7fb fcde 	bl	41d4 <__libc_init_array>

	// Set the vector table location.
	SCB_VTOR = (uint32_t)&_interrupt_vector_table;
    8818:	4b07      	ldr	r3, [pc, #28]	; (8838 <Reset_Handler+0x4c>)
    881a:	4a08      	ldr	r2, [pc, #32]	; (883c <Reset_Handler+0x50>)
    881c:	601a      	str	r2, [r3, #0]

	main();
    881e:	f7fe fdb5 	bl	738c <main>
    8822:	e7fe      	b.n	8822 <Reset_Handler+0x36>
    8824:	10000020 	.word	0x10000020
    8828:	10000e14 	.word	0x10000e14
    882c:	0000a988 	.word	0x0000a988
    8830:	10000e18 	.word	0x10000e18
    8834:	100037c0 	.word	0x100037c0
    8838:	e000ed08 	.word	0xe000ed08
    883c:	00004000 	.word	0x00004000

00008840 <ADC_IRQHandler>:
extern unsigned long _StackTop;

extern void Reset_Handler(void);

/* Default interrupt handler */
static void Default_Handler(void) { while(1) {;} }
    8840:	e7fe      	b.n	8840 <ADC_IRQHandler>
    8842:	0000      	movs	r0, r0

00008844 <spi_delay>:
	cc2400_spi(16, out);
}

static volatile u32 delay_counter;
static void spi_delay() {
       delay_counter = 10;
    8844:	4a04      	ldr	r2, [pc, #16]	; (8858 <spi_delay+0x14>)
    8846:	230a      	movs	r3, #10
    8848:	6013      	str	r3, [r2, #0]
       while (--delay_counter);
    884a:	6813      	ldr	r3, [r2, #0]
    884c:	3b01      	subs	r3, #1
    884e:	6013      	str	r3, [r2, #0]
    8850:	2b00      	cmp	r3, #0
    8852:	d1fa      	bne.n	884a <spi_delay+0x6>
}
    8854:	4770      	bx	lr
    8856:	bf00      	nop
    8858:	10000f28 	.word	0x10000f28

0000885c <rbit>:
}

/* efficiently reverse the bits of a 32-bit word */
u32 rbit(u32 value) {
  u32 result = 0;
  asm("rbit %0, %1" : "=r" (result) : "r" (value));
    885c:	fa90 f0a0 	rbit	r0, r0
  return result;
}
    8860:	4770      	bx	lr
    8862:	0000      	movs	r0, r0

00008864 <wait_us>:
	/* This is binary multiply by ~0.3999, i.e, multiply by
	   0.011011011b. The loop also contains 6 instructions at -Os, so
	   why this factor works is not at all related to the comment
	   above ;-) */
	wait_us_counter =
		(us>>2) + (us>>3) + (us>>6) + (us>>7) + (us>>10) + (us>>11);
    8864:	0883      	lsrs	r3, r0, #2
    8866:	eb03 03d0 	add.w	r3, r3, r0, lsr #3
    886a:	eb03 1390 	add.w	r3, r3, r0, lsr #6
    886e:	eb03 13d0 	add.w	r3, r3, r0, lsr #7
    8872:	eb03 2390 	add.w	r3, r3, r0, lsr #10
{
	/* This is binary multiply by ~0.3999, i.e, multiply by
	   0.011011011b. The loop also contains 6 instructions at -Os, so
	   why this factor works is not at all related to the comment
	   above ;-) */
	wait_us_counter =
    8876:	4a05      	ldr	r2, [pc, #20]	; (888c <wait_us+0x28>)
		(us>>2) + (us>>3) + (us>>6) + (us>>7) + (us>>10) + (us>>11);
    8878:	eb03 20d0 	add.w	r0, r3, r0, lsr #11
{
	/* This is binary multiply by ~0.3999, i.e, multiply by
	   0.011011011b. The loop also contains 6 instructions at -Os, so
	   why this factor works is not at all related to the comment
	   above ;-) */
	wait_us_counter =
    887c:	6050      	str	r0, [r2, #4]
		(us>>2) + (us>>3) + (us>>6) + (us>>7) + (us>>10) + (us>>11);
	while(--wait_us_counter);
    887e:	6853      	ldr	r3, [r2, #4]
    8880:	3b01      	subs	r3, #1
    8882:	6053      	str	r3, [r2, #4]
    8884:	2b00      	cmp	r3, #0
    8886:	d1fa      	bne.n	887e <wait_us+0x1a>
}
    8888:	4770      	bx	lr
    888a:	bf00      	nop
    888c:	10000f28 	.word	0x10000f28

00008890 <wait>:
const IAP_ENTRY iap_entry = (IAP_ENTRY)IAP_LOCATION;

/* delay a number of seconds while on internal oscillator (4 MHz) */
void wait(u8 seconds)
{
	wait_us(seconds * 1000000);
    8890:	4b01      	ldr	r3, [pc, #4]	; (8898 <wait+0x8>)
    8892:	4358      	muls	r0, r3
    8894:	f7ff bfe6 	b.w	8864 <wait_us>
    8898:	000f4240 	.word	0x000f4240

0000889c <all_pins_off>:
}

void all_pins_off(void)
{
	/* configure all pins for GPIO */
	PINSEL0 = 0;
    889c:	4a10      	ldr	r2, [pc, #64]	; (88e0 <all_pins_off+0x44>)
    889e:	2300      	movs	r3, #0
    88a0:	6013      	str	r3, [r2, #0]
	PINSEL1 = 0;
    88a2:	6053      	str	r3, [r2, #4]
	PINSEL2 = 0;
    88a4:	6093      	str	r3, [r2, #8]
	PINSEL3 = 0;
    88a6:	60d3      	str	r3, [r2, #12]
	PINSEL4 = 0;
    88a8:	6113      	str	r3, [r2, #16]
	PINSEL7 = 0;
    88aa:	61d3      	str	r3, [r2, #28]
	PINSEL9 = 0;
    88ac:	6253      	str	r3, [r2, #36]	; 0x24
	PINSEL10 = 0;
    88ae:	6293      	str	r3, [r2, #40]	; 0x28

	/* configure all pins as inputs */
	FIO0DIR = 0;
    88b0:	4a0c      	ldr	r2, [pc, #48]	; (88e4 <all_pins_off+0x48>)
    88b2:	6013      	str	r3, [r2, #0]
	FIO1DIR = 0;
    88b4:	6213      	str	r3, [r2, #32]
	FIO2DIR = 0;
    88b6:	6413      	str	r3, [r2, #64]	; 0x40
	FIO3DIR = 0;
    88b8:	6613      	str	r3, [r2, #96]	; 0x60
	FIO4DIR = 0;
    88ba:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

	/* pull-up on every pin */
	PINMODE0 = 0;
    88be:	4a0a      	ldr	r2, [pc, #40]	; (88e8 <all_pins_off+0x4c>)
    88c0:	6013      	str	r3, [r2, #0]
	PINMODE1 = 0;
    88c2:	6053      	str	r3, [r2, #4]
	PINMODE2 = 0;
    88c4:	6093      	str	r3, [r2, #8]
	PINMODE3 = 0;
    88c6:	60d3      	str	r3, [r2, #12]
	PINMODE4 = 0;
    88c8:	6113      	str	r3, [r2, #16]
	PINMODE7 = 0;
    88ca:	61d3      	str	r3, [r2, #28]
	PINMODE9 = 0;
    88cc:	6253      	str	r3, [r2, #36]	; 0x24

	/* set all outputs low */
	FIO0PIN = 0;
    88ce:	4a07      	ldr	r2, [pc, #28]	; (88ec <all_pins_off+0x50>)
    88d0:	6013      	str	r3, [r2, #0]
	FIO1PIN = 0;
    88d2:	6213      	str	r3, [r2, #32]
	FIO2PIN = 0;
    88d4:	6413      	str	r3, [r2, #64]	; 0x40
	FIO3PIN = 0;
    88d6:	6613      	str	r3, [r2, #96]	; 0x60
	FIO4PIN = 0;
    88d8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    88dc:	4770      	bx	lr
    88de:	bf00      	nop
    88e0:	4002c000 	.word	0x4002c000
    88e4:	2009c000 	.word	0x2009c000
    88e8:	4002c040 	.word	0x4002c040
    88ec:	2009c014 	.word	0x2009c014

000088f0 <gpio_init>:
/*
 * This should be called very early by every firmware in order to ensure safe
 * operating conditions for the CC2400.
 */
void gpio_init()
{
    88f0:	b508      	push	{r3, lr}
	/* 
	 * Set all pins for GPIO.  This shouldn't be necessary after a reset, but
	 * we might get called at other times.
	 */
	all_pins_off();
    88f2:	f7ff ffd3 	bl	889c <all_pins_off>
	FIO2DIR = PIN_SSEL0;
	FIO3DIR = 0;
	FIO4DIR = (PIN_RXLED | PIN_TXLED);
#endif
#ifdef UBERTOOTH_ONE
	FIO0DIR = 0;
    88f6:	4a0a      	ldr	r2, [pc, #40]	; (8920 <gpio_init+0x30>)
    88f8:	2300      	movs	r3, #0
	FIO1DIR = (PIN_USRLED | PIN_RXLED | PIN_TXLED | PIN_CC3V3 |
    88fa:	f24c 7112 	movw	r1, #50962	; 0xc712
	FIO2DIR = PIN_SSEL0;
	FIO3DIR = 0;
	FIO4DIR = (PIN_RXLED | PIN_TXLED);
#endif
#ifdef UBERTOOTH_ONE
	FIO0DIR = 0;
    88fe:	6013      	str	r3, [r2, #0]
	FIO1DIR = (PIN_USRLED | PIN_RXLED | PIN_TXLED | PIN_CC3V3 |
    8900:	6211      	str	r1, [r2, #32]
			PIN_RX | PIN_CC1V8 | PIN_BTGR);
	FIO2DIR = (PIN_CSN | PIN_SCLK | PIN_MOSI | PIN_PAEN | PIN_HGM);
    8902:	f240 11b1 	movw	r1, #433	; 0x1b1
    8906:	6411      	str	r1, [r2, #64]	; 0x40
	FIO3DIR = 0;
	FIO4DIR = (PIN_TX | PIN_SSEL1);
    8908:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
#ifdef UBERTOOTH_ONE
	FIO0DIR = 0;
	FIO1DIR = (PIN_USRLED | PIN_RXLED | PIN_TXLED | PIN_CC3V3 |
			PIN_RX | PIN_CC1V8 | PIN_BTGR);
	FIO2DIR = (PIN_CSN | PIN_SCLK | PIN_MOSI | PIN_PAEN | PIN_HGM);
	FIO3DIR = 0;
    890c:	6613      	str	r3, [r2, #96]	; 0x60
	FIO4DIR = (PIN_TX | PIN_SSEL1);
    890e:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
	FIO3DIR = 0;
	FIO4DIR = 0;
#endif

	/* set all outputs low */
	FIO0PIN = 0;
    8912:	6153      	str	r3, [r2, #20]
	FIO1PIN = 0;
    8914:	6353      	str	r3, [r2, #52]	; 0x34
	FIO2PIN = 0;
    8916:	6553      	str	r3, [r2, #84]	; 0x54
	FIO3PIN = 0;
    8918:	6753      	str	r3, [r2, #116]	; 0x74
	FIO4PIN = 0;
    891a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    891e:	bd08      	pop	{r3, pc}
    8920:	2009c000 	.word	0x2009c000

00008924 <dio_ssp_init>:
	/* set P1.18 as MOSI0 */
	PINSEL1 = (PINSEL1 & ~(3 << 4)) | (2 << 4);
#endif
#if defined UBERTOOTH_ONE || defined TC13BADGE
	/* set P0.7 as SCK1 */
	PINSEL0 = (PINSEL0 & ~(3 << 14)) | (2 << 14);
    8924:	4b11      	ldr	r3, [pc, #68]	; (896c <dio_ssp_init+0x48>)
    8926:	681a      	ldr	r2, [r3, #0]
    8928:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
    892c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
    8930:	601a      	str	r2, [r3, #0]

	/* set P0.6 as SSEL1 */
	PINSEL0 = (PINSEL0 & ~(3 << 12)) | (2 << 12);
    8932:	681a      	ldr	r2, [r3, #0]
    8934:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    8938:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
    893c:	601a      	str	r2, [r3, #0]

	/* set P0.8 as MISO1 */
	PINSEL0 = (PINSEL0 & ~(3 << 16)) | (2 << 16);
    893e:	681a      	ldr	r2, [r3, #0]
    8940:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    8944:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
    8948:	601a      	str	r2, [r3, #0]

	/* set P0.9 as MOSI1 */
	PINSEL0 = (PINSEL0 & ~(3 << 18)) | (2 << 18);
    894a:	681a      	ldr	r2, [r3, #0]
    894c:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
    8950:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
    8954:	601a      	str	r2, [r3, #0]
	 * interface.  Since the CC2400 doesn't have a slave select output, we
	 * control it with this.  DIO_SSEL should already be configured by
	 * gpio_init().  We set it high by default because it is an active low
	 * signal.
	 */
	DIO_SSEL_SET;
    8956:	4b06      	ldr	r3, [pc, #24]	; (8970 <dio_ssp_init+0x4c>)
    8958:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    895c:	601a      	str	r2, [r3, #0]

	/* configure DIO_SSP */
	DIO_SSP_CR0 = (0x7 /* 8 bit transfer */ | SSPCR0_CPOL | SSPCR0_CPHA);
    895e:	4b05      	ldr	r3, [pc, #20]	; (8974 <dio_ssp_init+0x50>)
    8960:	22c7      	movs	r2, #199	; 0xc7
    8962:	601a      	str	r2, [r3, #0]
	DIO_SSP_CR1 = (SSPCR1_MS | SSPCR1_SOD);
    8964:	220c      	movs	r2, #12
    8966:	605a      	str	r2, [r3, #4]
    8968:	4770      	bx	lr
    896a:	bf00      	nop
    896c:	4002c000 	.word	0x4002c000
    8970:	2009c098 	.word	0x2009c098
    8974:	40030000 	.word	0x40030000

00008978 <atest_init>:
	 * ADC can optionally be configured for ATEST1 and ATEST2, but for now we
	 * set them as floating inputs.
	 */

	/* P0.25 is ATEST1, P0.26 is ATEST2 */
	PINSEL1 &= ~((0x3 << 20) | (0x3 << 18)); // set as GPIO
    8978:	4b09      	ldr	r3, [pc, #36]	; (89a0 <atest_init+0x28>)
    897a:	681a      	ldr	r2, [r3, #0]
    897c:	f422 1270 	bic.w	r2, r2, #3932160	; 0x3c0000
    8980:	601a      	str	r2, [r3, #0]
	FIO0DIR &= ~(0x3 << 25); // set as input
    8982:	4b08      	ldr	r3, [pc, #32]	; (89a4 <atest_init+0x2c>)
    8984:	681a      	ldr	r2, [r3, #0]
    8986:	f022 62c0 	bic.w	r2, r2, #100663296	; 0x6000000
    898a:	601a      	str	r2, [r3, #0]
	PINMODE1 |= (0x5 << 19); // no pull-up/pull-down
    898c:	4b06      	ldr	r3, [pc, #24]	; (89a8 <atest_init+0x30>)
    898e:	681a      	ldr	r2, [r3, #0]
    8990:	f442 1220 	orr.w	r2, r2, #2621440	; 0x280000
    8994:	601a      	str	r2, [r3, #0]
	PINMODE1 &= ~(0x5 << 18); // no pull-up/pull-down
    8996:	681a      	ldr	r2, [r3, #0]
    8998:	f422 12a0 	bic.w	r2, r2, #1310720	; 0x140000
    899c:	601a      	str	r2, [r3, #0]
    899e:	4770      	bx	lr
    89a0:	4002c004 	.word	0x4002c004
    89a4:	2009c000 	.word	0x2009c000
    89a8:	4002c044 	.word	0x4002c044

000089ac <cc2400_spi>:
 * 2. We're saving the second SPI peripheral for an expansion port.
 * 3. The CC2400 needs CSN held low for the entire transaction which the
 *    LPC17xx SPI peripheral won't do without some workaround anyway.
 */
u32 cc2400_spi(u8 len, u32 data)
{
    89ac:	b530      	push	{r4, r5, lr}
	u32 msb = 1 << (len - 1);
    89ae:	2401      	movs	r4, #1
    89b0:	1e43      	subs	r3, r0, #1
    89b2:	409c      	lsls	r4, r3

	/* start transaction by dropping CSN */
	CSN_CLR;
    89b4:	2220      	movs	r2, #32

	while (len--) {
    89b6:	3801      	subs	r0, #1

		SCLK_SET;
		if (MISO)
			data |= 1;

		SCLK_CLR;
    89b8:	4b0d      	ldr	r3, [pc, #52]	; (89f0 <cc2400_spi+0x44>)
	u32 msb = 1 << (len - 1);

	/* start transaction by dropping CSN */
	CSN_CLR;

	while (len--) {
    89ba:	b2c0      	uxtb	r0, r0
    89bc:	28ff      	cmp	r0, #255	; 0xff

		SCLK_SET;
		if (MISO)
			data |= 1;

		SCLK_CLR;
    89be:	601a      	str	r2, [r3, #0]
    89c0:	4b0c      	ldr	r3, [pc, #48]	; (89f4 <cc2400_spi+0x48>)
	u32 msb = 1 << (len - 1);

	/* start transaction by dropping CSN */
	CSN_CLR;

	while (len--) {
    89c2:	d011      	beq.n	89e8 <cc2400_spi+0x3c>
		if (data & msb)
    89c4:	4221      	tst	r1, r4
			MOSI_SET;
		else
			MOSI_CLR;
    89c6:	bf08      	it	eq
    89c8:	4d09      	ldreq	r5, [pc, #36]	; (89f0 <cc2400_spi+0x44>)
    89ca:	f04f 0201 	mov.w	r2, #1
	/* start transaction by dropping CSN */
	CSN_CLR;

	while (len--) {
		if (data & msb)
			MOSI_SET;
    89ce:	bf14      	ite	ne
    89d0:	601a      	strne	r2, [r3, #0]
		else
			MOSI_CLR;
    89d2:	602a      	streq	r2, [r5, #0]
		data <<= 1;

		SCLK_SET;
    89d4:	2210      	movs	r2, #16
    89d6:	601a      	str	r2, [r3, #0]
		if (MISO)
    89d8:	4b07      	ldr	r3, [pc, #28]	; (89f8 <cc2400_spi+0x4c>)
	while (len--) {
		if (data & msb)
			MOSI_SET;
		else
			MOSI_CLR;
		data <<= 1;
    89da:	0049      	lsls	r1, r1, #1

		SCLK_SET;
		if (MISO)
    89dc:	681b      	ldr	r3, [r3, #0]
    89de:	079b      	lsls	r3, r3, #30
			data |= 1;
    89e0:	bf48      	it	mi
    89e2:	f041 0101 	orrmi.w	r1, r1, #1
    89e6:	e7e6      	b.n	89b6 <cc2400_spi+0xa>

		SCLK_CLR;
	}

	/* end transaction by raising CSN */
	CSN_SET;
    89e8:	2220      	movs	r2, #32
    89ea:	601a      	str	r2, [r3, #0]

	return data;
}
    89ec:	4608      	mov	r0, r1
    89ee:	bd30      	pop	{r4, r5, pc}
    89f0:	2009c05c 	.word	0x2009c05c
    89f4:	2009c058 	.word	0x2009c058
    89f8:	2009c054 	.word	0x2009c054

000089fc <cc2400_init>:
	PINMODE1 |= (0x5 << 19); // no pull-up/pull-down
	PINMODE1 &= ~(0x5 << 18); // no pull-up/pull-down
}

void cc2400_init()
{
    89fc:	b510      	push	{r4, lr}
#else
	atest_init();
#endif

	/* activate 1V8 supply for CC2400 */
	CC1V8_SET;
    89fe:	4c0a      	ldr	r4, [pc, #40]	; (8a28 <cc2400_init+0x2c>)
	FIO1PIN = 0; /* assuming we have already asserted R8C_CTL low */
	FIO2PIN = 0;
	FIO3PIN = 0;
	FIO4PIN = 0;
#else
	atest_init();
    8a00:	f7ff ffba 	bl	8978 <atest_init>
#endif

	/* activate 1V8 supply for CC2400 */
	CC1V8_SET;
    8a04:	f44f 7300 	mov.w	r3, #512	; 0x200
    8a08:	6023      	str	r3, [r4, #0]
	wait_us(50);
    8a0a:	2032      	movs	r0, #50	; 0x32
    8a0c:	f7ff ff2a 	bl	8864 <wait_us>

	/* CSN (slave select) is active low */
	CSN_SET;
    8a10:	4b06      	ldr	r3, [pc, #24]	; (8a2c <cc2400_init+0x30>)
    8a12:	2220      	movs	r2, #32
    8a14:	601a      	str	r2, [r3, #0]

	/* activate 3V3 supply for CC2400 IO */
	CC3V3_SET;
    8a16:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    8a1a:	6023      	str	r3, [r4, #0]

/* write 16 bit value to a register */
void cc2400_set(u8 reg, u16 val)
{
	u32 out = (reg << 16) | val;
	cc2400_spi(24, out);
    8a1c:	2018      	movs	r0, #24
    8a1e:	4904      	ldr	r1, [pc, #16]	; (8a30 <cc2400_init+0x34>)
	/* activate 3V3 supply for CC2400 IO */
	CC3V3_SET;

	/* initialise various cc2400 settings - see datasheet pg63 */
	cc2400_set(MANAND,  0x7fff);
}
    8a20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

/* write 16 bit value to a register */
void cc2400_set(u8 reg, u16 val)
{
	u32 out = (reg << 16) | val;
	cc2400_spi(24, out);
    8a24:	f7ff bfc2 	b.w	89ac <cc2400_spi>
    8a28:	2009c038 	.word	0x2009c038
    8a2c:	2009c058 	.word	0x2009c058
    8a30:	000d7fff 	.word	0x000d7fff

00008a34 <cc2400_get>:
	return data;
}

/* read 16 bit value from a register */
u16 cc2400_get(u8 reg)
{
    8a34:	b508      	push	{r3, lr}
	u32 in;

	u32 out = (reg | 0x80) << 16;
    8a36:	f040 0180 	orr.w	r1, r0, #128	; 0x80
	in = cc2400_spi(24, out);
    8a3a:	0409      	lsls	r1, r1, #16
    8a3c:	2018      	movs	r0, #24
    8a3e:	f7ff ffb5 	bl	89ac <cc2400_spi>
	return in & 0xFFFF;
}
    8a42:	b280      	uxth	r0, r0
    8a44:	bd08      	pop	{r3, pc}

00008a46 <cc2400_set>:

/* write 16 bit value to a register */
void cc2400_set(u8 reg, u16 val)
{
	u32 out = (reg << 16) | val;
    8a46:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
	cc2400_spi(24, out);
    8a4a:	2018      	movs	r0, #24
    8a4c:	f7ff bfae 	b.w	89ac <cc2400_spi>

00008a50 <cc2400_get8>:
}

/* read 8 bit value from a register */
u8 cc2400_get8(u8 reg)
{
    8a50:	b508      	push	{r3, lr}
	u16 in;

	u16 out = (reg | 0x80) << 8;
    8a52:	f040 0180 	orr.w	r1, r0, #128	; 0x80
	in = cc2400_spi(16, out);
    8a56:	0209      	lsls	r1, r1, #8
    8a58:	2010      	movs	r0, #16
    8a5a:	f7ff ffa7 	bl	89ac <cc2400_spi>
	return in & 0xFF;
}
    8a5e:	b2c0      	uxtb	r0, r0
    8a60:	bd08      	pop	{r3, pc}
    8a62:	0000      	movs	r0, r0

00008a64 <cc2400_get_rev>:

//JWHUR cc2400_get_rev
u8 cc2400_get_rev (u8 reg)
{
    8a64:	b510      	push	{r4, lr}
	u32 out = (reg | 0x80) << 8;
	u32 msb = 1 << 15;
	u8 len = 16;
	CSN_CLR;
    8a66:	4b12      	ldr	r3, [pc, #72]	; (8ab0 <cc2400_get_rev+0x4c>)
    8a68:	2220      	movs	r2, #32
}

//JWHUR cc2400_get_rev
u8 cc2400_get_rev (u8 reg)
{
	u32 out = (reg | 0x80) << 8;
    8a6a:	f040 0080 	orr.w	r0, r0, #128	; 0x80
	u32 msb = 1 << 15;
	u8 len = 16;
	CSN_CLR;
    8a6e:	601a      	str	r2, [r3, #0]
}

//JWHUR cc2400_get_rev
u8 cc2400_get_rev (u8 reg)
{
	u32 out = (reg | 0x80) << 8;
    8a70:	0200      	lsls	r0, r0, #8
	u32 msb = 1 << 15;
	u8 len = 16;
	CSN_CLR;
	while (len--) {
    8a72:	2211      	movs	r2, #17
    8a74:	1e53      	subs	r3, r2, #1
    8a76:	f013 02ff 	ands.w	r2, r3, #255	; 0xff
    8a7a:	4b0e      	ldr	r3, [pc, #56]	; (8ab4 <cc2400_get_rev+0x50>)
    8a7c:	d014      	beq.n	8aa8 <cc2400_get_rev+0x44>
		if (out & msb) MOSI_SET;
    8a7e:	f410 4f00 	tst.w	r0, #32768	; 0x8000
		else MOSI_CLR;
    8a82:	bf08      	it	eq
    8a84:	4c0a      	ldreq	r4, [pc, #40]	; (8ab0 <cc2400_get_rev+0x4c>)
    8a86:	f04f 0101 	mov.w	r1, #1
	u32 out = (reg | 0x80) << 8;
	u32 msb = 1 << 15;
	u8 len = 16;
	CSN_CLR;
	while (len--) {
		if (out & msb) MOSI_SET;
    8a8a:	bf14      	ite	ne
    8a8c:	6019      	strne	r1, [r3, #0]
		else MOSI_CLR;
    8a8e:	6021      	streq	r1, [r4, #0]
		out <<= 1;
		SCLK_SET;
    8a90:	2110      	movs	r1, #16
    8a92:	6019      	str	r1, [r3, #0]
		if (MISO) out |= 1;
    8a94:	4b08      	ldr	r3, [pc, #32]	; (8ab8 <cc2400_get_rev+0x54>)
	u8 len = 16;
	CSN_CLR;
	while (len--) {
		if (out & msb) MOSI_SET;
		else MOSI_CLR;
		out <<= 1;
    8a96:	0040      	lsls	r0, r0, #1
		SCLK_SET;
		if (MISO) out |= 1;
    8a98:	681b      	ldr	r3, [r3, #0]
    8a9a:	079c      	lsls	r4, r3, #30
		SCLK_CLR;
    8a9c:	4b04      	ldr	r3, [pc, #16]	; (8ab0 <cc2400_get_rev+0x4c>)
	while (len--) {
		if (out & msb) MOSI_SET;
		else MOSI_CLR;
		out <<= 1;
		SCLK_SET;
		if (MISO) out |= 1;
    8a9e:	bf48      	it	mi
    8aa0:	f040 0001 	orrmi.w	r0, r0, #1
		SCLK_CLR;
    8aa4:	6019      	str	r1, [r3, #0]
    8aa6:	e7e5      	b.n	8a74 <cc2400_get_rev+0x10>
	}
	CSN_SET;
    8aa8:	2220      	movs	r2, #32
    8aaa:	601a      	str	r2, [r3, #0]
	return out & 0xFF;
}
    8aac:	b2c0      	uxtb	r0, r0
    8aae:	bd10      	pop	{r4, pc}
    8ab0:	2009c05c 	.word	0x2009c05c
    8ab4:	2009c058 	.word	0x2009c058
    8ab8:	2009c054 	.word	0x2009c054

00008abc <cc2400_set8>:

/* write 8 bit value to a register */
void cc2400_set8(u8 reg, u8 val)
{
	u32 out = (reg << 8) | val;
    8abc:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
	cc2400_spi(16, out);
    8ac0:	2010      	movs	r0, #16
    8ac2:	f7ff bf73 	b.w	89ac <cc2400_spi>
    8ac6:	0000      	movs	r0, r0

00008ac8 <cc2400_fifo_write>:
       while (--delay_counter);
}


/* write multiple bytes to SPI */
void cc2400_fifo_write(u8 len, u8 *data) {
    8ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	u8 msb = 1 << 7;
	u8 reg = FIFOREG;
	u8 i, j, temp;

	/* start transaction by dropping CSN */
	CSN_CLR;
    8aca:	4b21      	ldr	r3, [pc, #132]	; (8b50 <cc2400_fifo_write+0x88>)
    8acc:	2220      	movs	r2, #32
    8ace:	601a      	str	r2, [r3, #0]
    8ad0:	2308      	movs	r3, #8


/* write multiple bytes to SPI */
void cc2400_fifo_write(u8 len, u8 *data) {
	u8 msb = 1 << 7;
	u8 reg = FIFOREG;
    8ad2:	2270      	movs	r2, #112	; 0x70

	/* start transaction by dropping CSN */
	CSN_CLR;

	for (i = 0; i < 8; ++i) {
		if (reg & msb)
    8ad4:	f012 0f80 	tst.w	r2, #128	; 0x80
    8ad8:	4d1e      	ldr	r5, [pc, #120]	; (8b54 <cc2400_fifo_write+0x8c>)
			MOSI_SET;
		else
			MOSI_CLR;
    8ada:	bf08      	it	eq
    8adc:	4e1c      	ldreq	r6, [pc, #112]	; (8b50 <cc2400_fifo_write+0x88>)
    8ade:	f04f 0401 	mov.w	r4, #1
	/* start transaction by dropping CSN */
	CSN_CLR;

	for (i = 0; i < 8; ++i) {
		if (reg & msb)
			MOSI_SET;
    8ae2:	bf14      	ite	ne
    8ae4:	602c      	strne	r4, [r5, #0]
		else
			MOSI_CLR;
    8ae6:	6034      	streq	r4, [r6, #0]
		reg <<= 1;
		SCLK_SET;
    8ae8:	2410      	movs	r4, #16
    8aea:	602c      	str	r4, [r5, #0]
    8aec:	3b01      	subs	r3, #1
		SCLK_CLR;
    8aee:	4d18      	ldr	r5, [pc, #96]	; (8b50 <cc2400_fifo_write+0x88>)
	for (i = 0; i < 8; ++i) {
		if (reg & msb)
			MOSI_SET;
		else
			MOSI_CLR;
		reg <<= 1;
    8af0:	0052      	lsls	r2, r2, #1
	u8 i, j, temp;

	/* start transaction by dropping CSN */
	CSN_CLR;

	for (i = 0; i < 8; ++i) {
    8af2:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
		if (reg & msb)
			MOSI_SET;
		else
			MOSI_CLR;
		reg <<= 1;
    8af6:	b2d2      	uxtb	r2, r2
		SCLK_SET;
		SCLK_CLR;
    8af8:	602c      	str	r4, [r5, #0]
	u8 i, j, temp;

	/* start transaction by dropping CSN */
	CSN_CLR;

	for (i = 0; i < 8; ++i) {
    8afa:	d1eb      	bne.n	8ad4 <cc2400_fifo_write+0xc>
		reg <<= 1;
		SCLK_SET;
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
    8afc:	b2da      	uxtb	r2, r3
    8afe:	4282      	cmp	r2, r0
    8b00:	d217      	bcs.n	8b32 <cc2400_fifo_write+0x6a>
		temp = data[i];
    8b02:	5cca      	ldrb	r2, [r1, r3]
    8b04:	2408      	movs	r4, #8
		for (j = 0; j < 8; ++j) {
			if (temp & msb)
    8b06:	f012 0f80 	tst.w	r2, #128	; 0x80
    8b0a:	4e12      	ldr	r6, [pc, #72]	; (8b54 <cc2400_fifo_write+0x8c>)
				MOSI_SET;
			else
				MOSI_CLR;
    8b0c:	bf08      	it	eq
    8b0e:	4f10      	ldreq	r7, [pc, #64]	; (8b50 <cc2400_fifo_write+0x88>)
    8b10:	f04f 0501 	mov.w	r5, #1

	for (i = 0; i < len; ++i) {
		temp = data[i];
		for (j = 0; j < 8; ++j) {
			if (temp & msb)
				MOSI_SET;
    8b14:	bf14      	ite	ne
    8b16:	6035      	strne	r5, [r6, #0]
			else
				MOSI_CLR;
    8b18:	603d      	streq	r5, [r7, #0]
			temp <<= 1;
			SCLK_SET;
    8b1a:	2510      	movs	r5, #16
    8b1c:	6035      	str	r5, [r6, #0]
    8b1e:	3c01      	subs	r4, #1
			SCLK_CLR;
    8b20:	4e0b      	ldr	r6, [pc, #44]	; (8b50 <cc2400_fifo_write+0x88>)
		for (j = 0; j < 8; ++j) {
			if (temp & msb)
				MOSI_SET;
			else
				MOSI_CLR;
			temp <<= 1;
    8b22:	0052      	lsls	r2, r2, #1
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
		temp = data[i];
		for (j = 0; j < 8; ++j) {
    8b24:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
			if (temp & msb)
				MOSI_SET;
			else
				MOSI_CLR;
			temp <<= 1;
    8b28:	b2d2      	uxtb	r2, r2
			SCLK_SET;
			SCLK_CLR;
    8b2a:	6035      	str	r5, [r6, #0]
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
		temp = data[i];
		for (j = 0; j < 8; ++j) {
    8b2c:	d1eb      	bne.n	8b06 <cc2400_fifo_write+0x3e>
    8b2e:	3301      	adds	r3, #1
    8b30:	e7e4      	b.n	8afc <cc2400_fifo_write+0x34>
		reg <<= 1;
		SCLK_SET;
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
    8b32:	2308      	movs	r3, #8
		}
	}

	// this is necessary to clock in the last byte
	for (i = 0; i < 8; ++i) {
		SCLK_SET;
    8b34:	4c07      	ldr	r4, [pc, #28]	; (8b54 <cc2400_fifo_write+0x8c>)
		SCLK_CLR;
    8b36:	4906      	ldr	r1, [pc, #24]	; (8b50 <cc2400_fifo_write+0x88>)
    8b38:	3b01      	subs	r3, #1
		}
	}

	// this is necessary to clock in the last byte
	for (i = 0; i < 8; ++i) {
		SCLK_SET;
    8b3a:	2210      	movs	r2, #16
			SCLK_CLR;
		}
	}

	// this is necessary to clock in the last byte
	for (i = 0; i < 8; ++i) {
    8b3c:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
		SCLK_SET;
    8b40:	6022      	str	r2, [r4, #0]
		SCLK_CLR;
    8b42:	600a      	str	r2, [r1, #0]
			SCLK_CLR;
		}
	}

	// this is necessary to clock in the last byte
	for (i = 0; i < 8; ++i) {
    8b44:	d1f6      	bne.n	8b34 <cc2400_fifo_write+0x6c>
		SCLK_SET;
		SCLK_CLR;
	}
	
	spi_delay();
    8b46:	f7ff fe7d 	bl	8844 <spi_delay>
	/* end transaction by raising CSN */
	CSN_SET;
    8b4a:	2320      	movs	r3, #32
    8b4c:	6023      	str	r3, [r4, #0]
    8b4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8b50:	2009c05c 	.word	0x2009c05c
    8b54:	2009c058 	.word	0x2009c058

00008b58 <cc2400_fifo_read>:
}

/* read multiple bytes from SPI */
void cc2400_fifo_read(u8 len, u8 *buf) {
    8b58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	u8 i, j, temp, reg;
	// Set first bit because it's a read
	reg = 0x80 | FIFOREG;

	/* start transaction by dropping CSN */
	CSN_CLR;
    8b5c:	4b20      	ldr	r3, [pc, #128]	; (8be0 <cc2400_fifo_read+0x88>)
    8b5e:	2220      	movs	r2, #32
    8b60:	601a      	str	r2, [r3, #0]
	/* end transaction by raising CSN */
	CSN_SET;
}

/* read multiple bytes from SPI */
void cc2400_fifo_read(u8 len, u8 *buf) {
    8b62:	4607      	mov	r7, r0
    8b64:	4688      	mov	r8, r1
	u8 i, j, temp, reg;
	// Set first bit because it's a read
	reg = 0x80 | FIFOREG;

	/* start transaction by dropping CSN */
	CSN_CLR;
    8b66:	2508      	movs	r5, #8
/* read multiple bytes from SPI */
void cc2400_fifo_read(u8 len, u8 *buf) {
	u8 msb = 1 << 7;
	u8 i, j, temp, reg;
	// Set first bit because it's a read
	reg = 0x80 | FIFOREG;
    8b68:	23f0      	movs	r3, #240	; 0xf0

	/* start transaction by dropping CSN */
	CSN_CLR;

	for (i = 0; i < 8; ++i) {
		if (reg & msb)
    8b6a:	f013 0f80 	tst.w	r3, #128	; 0x80
    8b6e:	491d      	ldr	r1, [pc, #116]	; (8be4 <cc2400_fifo_read+0x8c>)
			MOSI_SET;
		else
			MOSI_CLR;
    8b70:	bf08      	it	eq
    8b72:	481b      	ldreq	r0, [pc, #108]	; (8be0 <cc2400_fifo_read+0x88>)
    8b74:	f04f 0201 	mov.w	r2, #1
	/* start transaction by dropping CSN */
	CSN_CLR;

	for (i = 0; i < 8; ++i) {
		if (reg & msb)
			MOSI_SET;
    8b78:	bf14      	ite	ne
    8b7a:	600a      	strne	r2, [r1, #0]
		else
			MOSI_CLR;
    8b7c:	6002      	streq	r2, [r0, #0]
		reg <<= 1;
		SCLK_SET;
    8b7e:	2210      	movs	r2, #16
    8b80:	600a      	str	r2, [r1, #0]
    8b82:	3d01      	subs	r5, #1
		SCLK_CLR;
    8b84:	4916      	ldr	r1, [pc, #88]	; (8be0 <cc2400_fifo_read+0x88>)
	for (i = 0; i < 8; ++i) {
		if (reg & msb)
			MOSI_SET;
		else
			MOSI_CLR;
		reg <<= 1;
    8b86:	005b      	lsls	r3, r3, #1
	reg = 0x80 | FIFOREG;

	/* start transaction by dropping CSN */
	CSN_CLR;

	for (i = 0; i < 8; ++i) {
    8b88:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
		if (reg & msb)
			MOSI_SET;
		else
			MOSI_CLR;
		reg <<= 1;
    8b8c:	b2db      	uxtb	r3, r3
		SCLK_SET;
		SCLK_CLR;
    8b8e:	600a      	str	r2, [r1, #0]
	reg = 0x80 | FIFOREG;

	/* start transaction by dropping CSN */
	CSN_CLR;

	for (i = 0; i < 8; ++i) {
    8b90:	d1eb      	bne.n	8b6a <cc2400_fifo_read+0x12>
		reg <<= 1;
		SCLK_SET;
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
    8b92:	b2eb      	uxtb	r3, r5
    8b94:	42bb      	cmp	r3, r7
    8b96:	d21b      	bcs.n	8bd0 <cc2400_fifo_read+0x78>
    8b98:	2608      	movs	r6, #8
    8b9a:	2400      	movs	r4, #0
		temp = 0;
		for (j = 0; j < 8; ++j) {
			spi_delay();
    8b9c:	f7ff fe52 	bl	8844 <spi_delay>
			SCLK_SET;
    8ba0:	4b10      	ldr	r3, [pc, #64]	; (8be4 <cc2400_fifo_read+0x8c>)
    8ba2:	2210      	movs	r2, #16
    8ba4:	601a      	str	r2, [r3, #0]
			temp <<= 1;
			if (MISO)
    8ba6:	3b04      	subs	r3, #4
    8ba8:	681b      	ldr	r3, [r3, #0]
	for (i = 0; i < len; ++i) {
		temp = 0;
		for (j = 0; j < 8; ++j) {
			spi_delay();
			SCLK_SET;
			temp <<= 1;
    8baa:	0064      	lsls	r4, r4, #1
			if (MISO)
    8bac:	079b      	lsls	r3, r3, #30
	for (i = 0; i < len; ++i) {
		temp = 0;
		for (j = 0; j < 8; ++j) {
			spi_delay();
			SCLK_SET;
			temp <<= 1;
    8bae:	b2e4      	uxtb	r4, r4
			if (MISO)
				temp |= 1;
    8bb0:	bf48      	it	mi
    8bb2:	f044 0401 	orrmi.w	r4, r4, #1
    8bb6:	3e01      	subs	r6, #1
			spi_delay();
    8bb8:	f7ff fe44 	bl	8844 <spi_delay>
			SCLK_CLR;
    8bbc:	4b08      	ldr	r3, [pc, #32]	; (8be0 <cc2400_fifo_read+0x88>)
    8bbe:	2210      	movs	r2, #16
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
		temp = 0;
		for (j = 0; j < 8; ++j) {
    8bc0:	f016 06ff 	ands.w	r6, r6, #255	; 0xff
			SCLK_SET;
			temp <<= 1;
			if (MISO)
				temp |= 1;
			spi_delay();
			SCLK_CLR;
    8bc4:	601a      	str	r2, [r3, #0]
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
		temp = 0;
		for (j = 0; j < 8; ++j) {
    8bc6:	d1e9      	bne.n	8b9c <cc2400_fifo_read+0x44>
			if (MISO)
				temp |= 1;
			spi_delay();
			SCLK_CLR;
		}
		buf[i] = temp;
    8bc8:	f808 4005 	strb.w	r4, [r8, r5]
    8bcc:	3501      	adds	r5, #1
    8bce:	e7e0      	b.n	8b92 <cc2400_fifo_read+0x3a>
	}

	/* end transaction by raising CSN */
	spi_delay();
    8bd0:	f7ff fe38 	bl	8844 <spi_delay>
	CSN_SET;
    8bd4:	4b03      	ldr	r3, [pc, #12]	; (8be4 <cc2400_fifo_read+0x8c>)
    8bd6:	2220      	movs	r2, #32
    8bd8:	601a      	str	r2, [r3, #0]
    8bda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8bde:	bf00      	nop
    8be0:	2009c05c 	.word	0x2009c05c
    8be4:	2009c058 	.word	0x2009c058

00008be8 <cc2400_status>:
}

/* get the status */
u8 cc2400_status()
{
    8be8:	b508      	push	{r3, lr}
	return cc2400_spi(8, 0);
    8bea:	2100      	movs	r1, #0
    8bec:	2008      	movs	r0, #8
    8bee:	f7ff fedd 	bl	89ac <cc2400_spi>
}
    8bf2:	b2c0      	uxtb	r0, r0
    8bf4:	bd08      	pop	{r3, pc}

00008bf6 <cc2400_strobe>:

/* strobe register, return status */
u8 cc2400_strobe(u8 reg)
{
    8bf6:	b508      	push	{r3, lr}
    8bf8:	4601      	mov	r1, r0
	return cc2400_spi(8, reg);
    8bfa:	2008      	movs	r0, #8
    8bfc:	f7ff fed6 	bl	89ac <cc2400_spi>
}
    8c00:	b2c0      	uxtb	r0, r0
    8c02:	bd08      	pop	{r3, pc}

00008c04 <cc2400_reset>:
/*
 * Warning: This should only be called when running on the internal oscillator.
 * Otherwise use clock_start().
 */
void cc2400_reset()
{
    8c04:	b508      	push	{r3, lr}

/* write 16 bit value to a register */
void cc2400_set(u8 reg, u16 val)
{
	u32 out = (reg << 16) | val;
	cc2400_spi(24, out);
    8c06:	2018      	movs	r0, #24
    8c08:	2100      	movs	r1, #0
    8c0a:	f7ff fecf 	bl	89ac <cc2400_spi>
 * Otherwise use clock_start().
 */
void cc2400_reset()
{
	cc2400_set(MAIN, 0x0000);
	while (cc2400_get(MAIN) != 0x0000);
    8c0e:	2000      	movs	r0, #0
    8c10:	f7ff ff10 	bl	8a34 <cc2400_get>
    8c14:	2800      	cmp	r0, #0
    8c16:	d1fa      	bne.n	8c0e <cc2400_reset+0xa>

/* write 16 bit value to a register */
void cc2400_set(u8 reg, u16 val)
{
	u32 out = (reg << 16) | val;
	cc2400_spi(24, out);
    8c18:	2018      	movs	r0, #24
    8c1a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    8c1e:	f7ff fec5 	bl	89ac <cc2400_spi>
void cc2400_reset()
{
	cc2400_set(MAIN, 0x0000);
	while (cc2400_get(MAIN) != 0x0000);
	cc2400_set(MAIN, 0x8000);
	while (cc2400_get(MAIN) != 0x8000);
    8c22:	2000      	movs	r0, #0
    8c24:	f7ff ff06 	bl	8a34 <cc2400_get>
    8c28:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
    8c2c:	d1f9      	bne.n	8c22 <cc2400_reset+0x1e>
}
    8c2e:	bd08      	pop	{r3, pc}

00008c30 <clock_start>:

/* activate the CC2400's 16 MHz oscillator and sync LPC175x to it */
void clock_start()
{
    8c30:	b510      	push	{r4, lr}
	/* configure flash accelerator for higher clock rate */
	FLASHCFG = (0x03A | (FLASHTIM << 12));
    8c32:	4b46      	ldr	r3, [pc, #280]	; (8d4c <clock_start+0x11c>)
    8c34:	f244 023a 	movw	r2, #16442	; 0x403a
    8c38:	601a      	str	r2, [r3, #0]

	/* switch to the internal oscillator if necessary */
	CLKSRCSEL = 0;
    8c3a:	2200      	movs	r2, #0
    8c3c:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c

	/* disconnect PLL0 */
	PLL0CON &= ~PLL0CON_PLLC0;
    8c40:	3380      	adds	r3, #128	; 0x80
    8c42:	681a      	ldr	r2, [r3, #0]
	PLL0FEED_SEQUENCE;
    8c44:	21aa      	movs	r1, #170	; 0xaa

	/* switch to the internal oscillator if necessary */
	CLKSRCSEL = 0;

	/* disconnect PLL0 */
	PLL0CON &= ~PLL0CON_PLLC0;
    8c46:	f022 0202 	bic.w	r2, r2, #2
    8c4a:	601a      	str	r2, [r3, #0]
	PLL0FEED_SEQUENCE;
    8c4c:	4a40      	ldr	r2, [pc, #256]	; (8d50 <clock_start+0x120>)
    8c4e:	6011      	str	r1, [r2, #0]
    8c50:	2155      	movs	r1, #85	; 0x55
    8c52:	6011      	str	r1, [r2, #0]
	while (PLL0STAT & PLL0STAT_PLLC0_STAT);
    8c54:	4a3f      	ldr	r2, [pc, #252]	; (8d54 <clock_start+0x124>)
    8c56:	6812      	ldr	r2, [r2, #0]
    8c58:	0190      	lsls	r0, r2, #6
    8c5a:	d4fb      	bmi.n	8c54 <clock_start+0x24>

	/* turn off PLL0 */
	PLL0CON &= ~PLL0CON_PLLE0;
    8c5c:	681a      	ldr	r2, [r3, #0]
    8c5e:	f022 0201 	bic.w	r2, r2, #1
    8c62:	601a      	str	r2, [r3, #0]
	PLL0FEED_SEQUENCE;
    8c64:	4b3a      	ldr	r3, [pc, #232]	; (8d50 <clock_start+0x120>)
    8c66:	22aa      	movs	r2, #170	; 0xaa
    8c68:	601a      	str	r2, [r3, #0]
    8c6a:	2255      	movs	r2, #85	; 0x55
    8c6c:	601a      	str	r2, [r3, #0]
	while (PLL0STAT & PLL0STAT_PLLE0_STAT);
    8c6e:	4b39      	ldr	r3, [pc, #228]	; (8d54 <clock_start+0x124>)
    8c70:	681b      	ldr	r3, [r3, #0]
    8c72:	f013 7380 	ands.w	r3, r3, #16777216	; 0x1000000
    8c76:	d1fa      	bne.n	8c6e <clock_start+0x3e>

	/* temporarily set CPU clock divider to 1 */
	CCLKCFG = 0;
    8c78:	4a37      	ldr	r2, [pc, #220]	; (8d58 <clock_start+0x128>)
    8c7a:	6013      	str	r3, [r2, #0]

	/* configure CC2400 oscillator, output carrier sense on GIO6 */
	cc2400_reset();
    8c7c:	f7ff ffc2 	bl	8c04 <cc2400_reset>

/* write 16 bit value to a register */
void cc2400_set(u8 reg, u16 val)
{
	u32 out = (reg << 16) | val;
	cc2400_spi(24, out);
    8c80:	2018      	movs	r0, #24
    8c82:	4936      	ldr	r1, [pc, #216]	; (8d5c <clock_start+0x12c>)
    8c84:	f7ff fe92 	bl	89ac <cc2400_spi>
	CCLKCFG = 0;

	/* configure CC2400 oscillator, output carrier sense on GIO6 */
	cc2400_reset();
	cc2400_set(IOCFG, (GIO_CARRIER_SENSE_N << 9) | (GIO_CLK_16M << 3));
	cc2400_strobe(SXOSCON);
    8c88:	2060      	movs	r0, #96	; 0x60
    8c8a:	f7ff ffb4 	bl	8bf6 <cc2400_strobe>
	while (!(cc2400_status() & XOSC16M_STABLE));
    8c8e:	f7ff ffab 	bl	8be8 <cc2400_status>
    8c92:	0641      	lsls	r1, r0, #25
    8c94:	d5fb      	bpl.n	8c8e <clock_start+0x5e>

	/* activate main oscillator */
	SCS = SCS_OSCEN;
    8c96:	4b32      	ldr	r3, [pc, #200]	; (8d60 <clock_start+0x130>)
    8c98:	2220      	movs	r2, #32
    8c9a:	601a      	str	r2, [r3, #0]
	while (!(SCS & SCS_OSCSTAT));
    8c9c:	681a      	ldr	r2, [r3, #0]
    8c9e:	0652      	lsls	r2, r2, #25
    8ca0:	d5fc      	bpl.n	8c9c <clock_start+0x6c>
	 * connecting PLL0
 	 */
#ifdef TC13BADGE
	PCLKSEL0  = (1 << 2); /* TIMER0 at cclk (30 MHz) */
#else
	PCLKSEL0  = (2 << 2); /* TIMER0 at cclk/2 (50 MHz) */
    8ca2:	4b30      	ldr	r3, [pc, #192]	; (8d64 <clock_start+0x134>)
    8ca4:	2208      	movs	r2, #8
    8ca6:	601a      	str	r2, [r3, #0]
#endif
	PCLKSEL1  = 0;
    8ca8:	2200      	movs	r2, #0
    8caa:	605a      	str	r2, [r3, #4]

	/* switch to main oscillator */
	CLKSRCSEL = 1;
    8cac:	2201      	movs	r2, #1
    8cae:	f843 2c9c 	str.w	r2, [r3, #-156]

	/* configure PLL0 */
	PLL0CFG = (MSEL0 << 0) | (NSEL0 << 16);
    8cb2:	4a2d      	ldr	r2, [pc, #180]	; (8d68 <clock_start+0x138>)
	PCLKSEL0  = (2 << 2); /* TIMER0 at cclk/2 (50 MHz) */
#endif
	PCLKSEL1  = 0;

	/* switch to main oscillator */
	CLKSRCSEL = 1;
    8cb4:	3b9c      	subs	r3, #156	; 0x9c

	/* configure PLL0 */
	PLL0CFG = (MSEL0 << 0) | (NSEL0 << 16);
    8cb6:	f843 2c88 	str.w	r2, [r3, #-136]
	PLL0FEED_SEQUENCE;
    8cba:	21aa      	movs	r1, #170	; 0xaa
    8cbc:	2255      	movs	r2, #85	; 0x55

	/* turn on PLL0 */
	PLL0CON |= PLL0CON_PLLE0;
    8cbe:	482b      	ldr	r0, [pc, #172]	; (8d6c <clock_start+0x13c>)
	/* switch to main oscillator */
	CLKSRCSEL = 1;

	/* configure PLL0 */
	PLL0CFG = (MSEL0 << 0) | (NSEL0 << 16);
	PLL0FEED_SEQUENCE;
    8cc0:	f843 1c80 	str.w	r1, [r3, #-128]
    8cc4:	f843 2c80 	str.w	r2, [r3, #-128]

	/* turn on PLL0 */
	PLL0CON |= PLL0CON_PLLE0;
    8cc8:	6804      	ldr	r4, [r0, #0]
    8cca:	f044 0401 	orr.w	r4, r4, #1
    8cce:	6004      	str	r4, [r0, #0]
	PLL0FEED_SEQUENCE;
    8cd0:	f843 1c80 	str.w	r1, [r3, #-128]
    8cd4:	f843 2c80 	str.w	r2, [r3, #-128]
	while (!(PLL0STAT & PLL0STAT_PLLE0_STAT));
    8cd8:	4b1e      	ldr	r3, [pc, #120]	; (8d54 <clock_start+0x124>)
    8cda:	681b      	ldr	r3, [r3, #0]
    8cdc:	01db      	lsls	r3, r3, #7
    8cde:	d5fb      	bpl.n	8cd8 <clock_start+0xa8>

	/* set CPU clock divider */
	CCLKCFG = CCLKSEL;
    8ce0:	4b1d      	ldr	r3, [pc, #116]	; (8d58 <clock_start+0x128>)
    8ce2:	2203      	movs	r2, #3
    8ce4:	601a      	str	r2, [r3, #0]

	/* connect PLL0 */
	PLL0CON |= PLL0CON_PLLC0;
    8ce6:	f853 2c84 	ldr.w	r2, [r3, #-132]
    8cea:	f042 0202 	orr.w	r2, r2, #2
    8cee:	f843 2c84 	str.w	r2, [r3, #-132]
	PLL0FEED_SEQUENCE;
    8cf2:	22aa      	movs	r2, #170	; 0xaa
    8cf4:	f843 2c78 	str.w	r2, [r3, #-120]
    8cf8:	2255      	movs	r2, #85	; 0x55
    8cfa:	f843 2c78 	str.w	r2, [r3, #-120]
	while (!(PLL0STAT & PLL0STAT_PLLC0_STAT));
    8cfe:	4b15      	ldr	r3, [pc, #84]	; (8d54 <clock_start+0x124>)
    8d00:	681b      	ldr	r3, [r3, #0]
    8d02:	019c      	lsls	r4, r3, #6
    8d04:	d5fb      	bpl.n	8cfe <clock_start+0xce>

	/* configure PLL1 */
	PLL1CFG = (MSEL1 << 0) | (PSEL1 << 5);
    8d06:	4b1a      	ldr	r3, [pc, #104]	; (8d70 <clock_start+0x140>)
    8d08:	2222      	movs	r2, #34	; 0x22
    8d0a:	601a      	str	r2, [r3, #0]
	PLL1FEED_SEQUENCE;
    8d0c:	21aa      	movs	r1, #170	; 0xaa
    8d0e:	2255      	movs	r2, #85	; 0x55

	/* turn on PLL1 */
	PLL1CON |= PLL1CON_PLLE1;
    8d10:	4818      	ldr	r0, [pc, #96]	; (8d74 <clock_start+0x144>)
	PLL0FEED_SEQUENCE;
	while (!(PLL0STAT & PLL0STAT_PLLC0_STAT));

	/* configure PLL1 */
	PLL1CFG = (MSEL1 << 0) | (PSEL1 << 5);
	PLL1FEED_SEQUENCE;
    8d12:	6099      	str	r1, [r3, #8]
    8d14:	609a      	str	r2, [r3, #8]

	/* turn on PLL1 */
	PLL1CON |= PLL1CON_PLLE1;
    8d16:	6804      	ldr	r4, [r0, #0]
    8d18:	f044 0401 	orr.w	r4, r4, #1
    8d1c:	6004      	str	r4, [r0, #0]
	PLL1FEED_SEQUENCE;
    8d1e:	6099      	str	r1, [r3, #8]
    8d20:	609a      	str	r2, [r3, #8]
	while (!(PLL1STAT & PLL1STAT_PLLE1_STAT));
    8d22:	4b15      	ldr	r3, [pc, #84]	; (8d78 <clock_start+0x148>)
    8d24:	681a      	ldr	r2, [r3, #0]
    8d26:	05d0      	lsls	r0, r2, #23
    8d28:	d5fb      	bpl.n	8d22 <clock_start+0xf2>
	while (!(PLL1STAT & PLL1STAT_PLOCK1));
    8d2a:	681a      	ldr	r2, [r3, #0]
    8d2c:	0551      	lsls	r1, r2, #21
    8d2e:	d5fc      	bpl.n	8d2a <clock_start+0xfa>

	/* connect PLL1 */
	PLL1CON |= PLL1CON_PLLC1;
    8d30:	4b10      	ldr	r3, [pc, #64]	; (8d74 <clock_start+0x144>)
    8d32:	681a      	ldr	r2, [r3, #0]
    8d34:	f042 0202 	orr.w	r2, r2, #2
    8d38:	601a      	str	r2, [r3, #0]
	PLL1FEED_SEQUENCE;
    8d3a:	22aa      	movs	r2, #170	; 0xaa
    8d3c:	60da      	str	r2, [r3, #12]
    8d3e:	2255      	movs	r2, #85	; 0x55
    8d40:	60da      	str	r2, [r3, #12]
	while (!(PLL1STAT & PLL1STAT_PLLC1_STAT));
    8d42:	4b0d      	ldr	r3, [pc, #52]	; (8d78 <clock_start+0x148>)
    8d44:	681b      	ldr	r3, [r3, #0]
    8d46:	059a      	lsls	r2, r3, #22
    8d48:	d5fb      	bpl.n	8d42 <clock_start+0x112>
}
    8d4a:	bd10      	pop	{r4, pc}
    8d4c:	400fc000 	.word	0x400fc000
    8d50:	400fc08c 	.word	0x400fc08c
    8d54:	400fc088 	.word	0x400fc088
    8d58:	400fc104 	.word	0x400fc104
    8d5c:	00081570 	.word	0x00081570
    8d60:	400fc1a0 	.word	0x400fc1a0
    8d64:	400fc1a8 	.word	0x400fc1a8
    8d68:	00010018 	.word	0x00010018
    8d6c:	400fc080 	.word	0x400fc080
    8d70:	400fc0a4 	.word	0x400fc0a4
    8d74:	400fc0a0 	.word	0x400fc0a0
    8d78:	400fc0a8 	.word	0x400fc0a8

00008d7c <ubertooth_init>:
/*
 * Every application that uses the main oscillator (including any that use both
 * USB and the CC2400) should start with this.
 */
void ubertooth_init()
{
    8d7c:	b508      	push	{r3, lr}
	gpio_init();
    8d7e:	f7ff fdb7 	bl	88f0 <gpio_init>
	cc2400_init();
    8d82:	f7ff fe3b 	bl	89fc <cc2400_init>
	clock_start();
}
    8d86:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 */
void ubertooth_init()
{
	gpio_init();
	cc2400_init();
	clock_start();
    8d8a:	f7ff bf51 	b.w	8c30 <clock_start>
    8d8e:	0000      	movs	r0, r0

00008d90 <reset>:
	while (!(PLL1STAT & PLL1STAT_PLLC1_STAT));
}

/* reset the LPC17xx, the cc2400 will be handled by the boot code */
void reset()
{
    8d90:	b508      	push	{r3, lr}
	all_pins_off();
    8d92:	f7ff fd83 	bl	889c <all_pins_off>

	/* Enable the watchdog with reset enabled */
	USRLED_CLR;
    8d96:	4b09      	ldr	r3, [pc, #36]	; (8dbc <reset+0x2c>)
    8d98:	2202      	movs	r2, #2
    8d9a:	601a      	str	r2, [r3, #0]
	WDMOD |= WDMOD_WDEN | WDMOD_WDRESET;
    8d9c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8da0:	681a      	ldr	r2, [r3, #0]
const IAP_ENTRY iap_entry = (IAP_ENTRY)IAP_LOCATION;

/* delay a number of seconds while on internal oscillator (4 MHz) */
void wait(u8 seconds)
{
	wait_us(seconds * 1000000);
    8da2:	4807      	ldr	r0, [pc, #28]	; (8dc0 <reset+0x30>)
{
	all_pins_off();

	/* Enable the watchdog with reset enabled */
	USRLED_CLR;
	WDMOD |= WDMOD_WDEN | WDMOD_WDRESET;
    8da4:	f042 0203 	orr.w	r2, r2, #3
    8da8:	601a      	str	r2, [r3, #0]
	WDFEED_SEQUENCE;
    8daa:	22aa      	movs	r2, #170	; 0xaa
    8dac:	609a      	str	r2, [r3, #8]
    8dae:	2255      	movs	r2, #85	; 0x55
    8db0:	609a      	str	r2, [r3, #8]
	
	/* Set watchdog timeout to 256us (minimum) */
	
	/* sleep for 1s (minimum) */
	wait(1);
}
    8db2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
const IAP_ENTRY iap_entry = (IAP_ENTRY)IAP_LOCATION;

/* delay a number of seconds while on internal oscillator (4 MHz) */
void wait(u8 seconds)
{
	wait_us(seconds * 1000000);
    8db6:	f7ff bd55 	b.w	8864 <wait_us>
    8dba:	bf00      	nop
    8dbc:	2009c03c 	.word	0x2009c03c
    8dc0:	000f4240 	.word	0x000f4240

00008dc4 <get_part_num>:
	while (!(cc2400_status() & FS_LOCK));
	cc2400_strobe(SRX);
}

void get_part_num(uint8_t *buffer, int *len)
{
    8dc4:	b530      	push	{r4, r5, lr}
    8dc6:	b08b      	sub	sp, #44	; 0x2c
	u32 command[5];
	u32 result[5];
	command[0] = 54; /* read part number */
    8dc8:	2336      	movs	r3, #54	; 0x36
	while (!(cc2400_status() & FS_LOCK));
	cc2400_strobe(SRX);
}

void get_part_num(uint8_t *buffer, int *len)
{
    8dca:	4604      	mov	r4, r0
	u32 command[5];
	u32 result[5];
	command[0] = 54; /* read part number */
    8dcc:	a80a      	add	r0, sp, #40	; 0x28
	while (!(cc2400_status() & FS_LOCK));
	cc2400_strobe(SRX);
}

void get_part_num(uint8_t *buffer, int *len)
{
    8dce:	460d      	mov	r5, r1
	u32 command[5];
	u32 result[5];
	command[0] = 54; /* read part number */
    8dd0:	f840 3d28 	str.w	r3, [r0, #-40]!
	iap_entry(command, result);
    8dd4:	a905      	add	r1, sp, #20
    8dd6:	4668      	mov	r0, sp
    8dd8:	4b07      	ldr	r3, [pc, #28]	; (8df8 <get_part_num+0x34>)
    8dda:	4798      	blx	r3
	buffer[0] = result[0] & 0xFF; /* status */
    8ddc:	9b05      	ldr	r3, [sp, #20]
    8dde:	7023      	strb	r3, [r4, #0]
	buffer[1] = result[1] & 0xFF;
    8de0:	9b06      	ldr	r3, [sp, #24]
	buffer[2] = (result[1] >> 8) & 0xFF;
    8de2:	0a1a      	lsrs	r2, r3, #8
	u32 command[5];
	u32 result[5];
	command[0] = 54; /* read part number */
	iap_entry(command, result);
	buffer[0] = result[0] & 0xFF; /* status */
	buffer[1] = result[1] & 0xFF;
    8de4:	7063      	strb	r3, [r4, #1]
	buffer[2] = (result[1] >> 8) & 0xFF;
    8de6:	70a2      	strb	r2, [r4, #2]
	buffer[3] = (result[1] >> 16) & 0xFF;
    8de8:	0c1a      	lsrs	r2, r3, #16
	buffer[4] = (result[1] >> 24) & 0xFF;
    8dea:	0e1b      	lsrs	r3, r3, #24
    8dec:	7123      	strb	r3, [r4, #4]
	*len = 5;
    8dee:	2305      	movs	r3, #5
	command[0] = 54; /* read part number */
	iap_entry(command, result);
	buffer[0] = result[0] & 0xFF; /* status */
	buffer[1] = result[1] & 0xFF;
	buffer[2] = (result[1] >> 8) & 0xFF;
	buffer[3] = (result[1] >> 16) & 0xFF;
    8df0:	70e2      	strb	r2, [r4, #3]
	buffer[4] = (result[1] >> 24) & 0xFF;
	*len = 5;
    8df2:	602b      	str	r3, [r5, #0]
	
}
    8df4:	b00b      	add	sp, #44	; 0x2c
    8df6:	bd30      	pop	{r4, r5, pc}
    8df8:	1fff1ff1 	.word	0x1fff1ff1

00008dfc <get_device_serial>:

void get_device_serial(uint8_t *buffer, int *len)
{
    8dfc:	b530      	push	{r4, r5, lr}
    8dfe:	b08b      	sub	sp, #44	; 0x2c
	u32 command[5];
	u32 result[5];
	command[0] = 58; /* read device serial number */
    8e00:	233a      	movs	r3, #58	; 0x3a
	*len = 5;
	
}

void get_device_serial(uint8_t *buffer, int *len)
{
    8e02:	4604      	mov	r4, r0
	u32 command[5];
	u32 result[5];
	command[0] = 58; /* read device serial number */
    8e04:	a80a      	add	r0, sp, #40	; 0x28
	*len = 5;
	
}

void get_device_serial(uint8_t *buffer, int *len)
{
    8e06:	460d      	mov	r5, r1
	u32 command[5];
	u32 result[5];
	command[0] = 58; /* read device serial number */
    8e08:	f840 3d28 	str.w	r3, [r0, #-40]!
	iap_entry(command, result);
    8e0c:	a905      	add	r1, sp, #20
    8e0e:	4668      	mov	r0, sp
    8e10:	4b13      	ldr	r3, [pc, #76]	; (8e60 <get_device_serial+0x64>)
    8e12:	4798      	blx	r3
	buffer[0] = result[0] & 0xFF; /* status */
    8e14:	9b05      	ldr	r3, [sp, #20]
    8e16:	7023      	strb	r3, [r4, #0]
	buffer[1] = result[1] & 0xFF;
    8e18:	9b06      	ldr	r3, [sp, #24]
	buffer[2] = (result[1] >> 8) & 0xFF;
    8e1a:	0a1a      	lsrs	r2, r3, #8
	u32 command[5];
	u32 result[5];
	command[0] = 58; /* read device serial number */
	iap_entry(command, result);
	buffer[0] = result[0] & 0xFF; /* status */
	buffer[1] = result[1] & 0xFF;
    8e1c:	7063      	strb	r3, [r4, #1]
	buffer[2] = (result[1] >> 8) & 0xFF;
    8e1e:	70a2      	strb	r2, [r4, #2]
	buffer[3] = (result[1] >> 16) & 0xFF;
    8e20:	0c1a      	lsrs	r2, r3, #16
	buffer[4] = (result[1] >> 24) & 0xFF;
    8e22:	0e1b      	lsrs	r3, r3, #24
    8e24:	7123      	strb	r3, [r4, #4]
	buffer[5] = result[2] & 0xFF;
    8e26:	9b07      	ldr	r3, [sp, #28]
	command[0] = 58; /* read device serial number */
	iap_entry(command, result);
	buffer[0] = result[0] & 0xFF; /* status */
	buffer[1] = result[1] & 0xFF;
	buffer[2] = (result[1] >> 8) & 0xFF;
	buffer[3] = (result[1] >> 16) & 0xFF;
    8e28:	70e2      	strb	r2, [r4, #3]
	buffer[4] = (result[1] >> 24) & 0xFF;
	buffer[5] = result[2] & 0xFF;
	buffer[6] = (result[2] >> 8) & 0xFF;
    8e2a:	0a1a      	lsrs	r2, r3, #8
	buffer[0] = result[0] & 0xFF; /* status */
	buffer[1] = result[1] & 0xFF;
	buffer[2] = (result[1] >> 8) & 0xFF;
	buffer[3] = (result[1] >> 16) & 0xFF;
	buffer[4] = (result[1] >> 24) & 0xFF;
	buffer[5] = result[2] & 0xFF;
    8e2c:	7163      	strb	r3, [r4, #5]
	buffer[6] = (result[2] >> 8) & 0xFF;
    8e2e:	71a2      	strb	r2, [r4, #6]
	buffer[7] = (result[2] >> 16) & 0xFF;
    8e30:	0c1a      	lsrs	r2, r3, #16
	buffer[8] = (result[2] >> 24) & 0xFF;
    8e32:	0e1b      	lsrs	r3, r3, #24
    8e34:	7223      	strb	r3, [r4, #8]
	buffer[9] = result[3] & 0xFF;
    8e36:	9b08      	ldr	r3, [sp, #32]
	buffer[2] = (result[1] >> 8) & 0xFF;
	buffer[3] = (result[1] >> 16) & 0xFF;
	buffer[4] = (result[1] >> 24) & 0xFF;
	buffer[5] = result[2] & 0xFF;
	buffer[6] = (result[2] >> 8) & 0xFF;
	buffer[7] = (result[2] >> 16) & 0xFF;
    8e38:	71e2      	strb	r2, [r4, #7]
	buffer[8] = (result[2] >> 24) & 0xFF;
	buffer[9] = result[3] & 0xFF;
	buffer[10] = (result[3] >> 8) & 0xFF;
    8e3a:	0a1a      	lsrs	r2, r3, #8
	buffer[4] = (result[1] >> 24) & 0xFF;
	buffer[5] = result[2] & 0xFF;
	buffer[6] = (result[2] >> 8) & 0xFF;
	buffer[7] = (result[2] >> 16) & 0xFF;
	buffer[8] = (result[2] >> 24) & 0xFF;
	buffer[9] = result[3] & 0xFF;
    8e3c:	7263      	strb	r3, [r4, #9]
	buffer[10] = (result[3] >> 8) & 0xFF;
    8e3e:	72a2      	strb	r2, [r4, #10]
	buffer[11] = (result[3] >> 16) & 0xFF;
    8e40:	0c1a      	lsrs	r2, r3, #16
	buffer[12] = (result[3] >> 24) & 0xFF;
    8e42:	0e1b      	lsrs	r3, r3, #24
    8e44:	7323      	strb	r3, [r4, #12]
	buffer[13] = result[4] & 0xFF;
    8e46:	9b09      	ldr	r3, [sp, #36]	; 0x24
	buffer[6] = (result[2] >> 8) & 0xFF;
	buffer[7] = (result[2] >> 16) & 0xFF;
	buffer[8] = (result[2] >> 24) & 0xFF;
	buffer[9] = result[3] & 0xFF;
	buffer[10] = (result[3] >> 8) & 0xFF;
	buffer[11] = (result[3] >> 16) & 0xFF;
    8e48:	72e2      	strb	r2, [r4, #11]
	buffer[12] = (result[3] >> 24) & 0xFF;
	buffer[13] = result[4] & 0xFF;
	buffer[14] = (result[4] >> 8) & 0xFF;
    8e4a:	0a1a      	lsrs	r2, r3, #8
	buffer[8] = (result[2] >> 24) & 0xFF;
	buffer[9] = result[3] & 0xFF;
	buffer[10] = (result[3] >> 8) & 0xFF;
	buffer[11] = (result[3] >> 16) & 0xFF;
	buffer[12] = (result[3] >> 24) & 0xFF;
	buffer[13] = result[4] & 0xFF;
    8e4c:	7363      	strb	r3, [r4, #13]
	buffer[14] = (result[4] >> 8) & 0xFF;
    8e4e:	73a2      	strb	r2, [r4, #14]
	buffer[15] = (result[4] >> 16) & 0xFF;
    8e50:	0c1a      	lsrs	r2, r3, #16
	buffer[16] = (result[4] >> 24) & 0xFF;
    8e52:	0e1b      	lsrs	r3, r3, #24
    8e54:	7423      	strb	r3, [r4, #16]
	*len = 17;
    8e56:	2311      	movs	r3, #17
	buffer[10] = (result[3] >> 8) & 0xFF;
	buffer[11] = (result[3] >> 16) & 0xFF;
	buffer[12] = (result[3] >> 24) & 0xFF;
	buffer[13] = result[4] & 0xFF;
	buffer[14] = (result[4] >> 8) & 0xFF;
	buffer[15] = (result[4] >> 16) & 0xFF;
    8e58:	73e2      	strb	r2, [r4, #15]
	buffer[16] = (result[4] >> 24) & 0xFF;
	*len = 17;
    8e5a:	602b      	str	r3, [r5, #0]
}
    8e5c:	b00b      	add	sp, #44	; 0x2c
    8e5e:	bd30      	pop	{r4, r5, pc}
    8e60:	1fff1ff1 	.word	0x1fff1ff1

00008e64 <set_isp>:

void set_isp(void)
{
    8e64:	b500      	push	{lr}
    8e66:	b08b      	sub	sp, #44	; 0x2c
	u32 command[5];
	u32 result[5];
	command[0] = 57;
    8e68:	2339      	movs	r3, #57	; 0x39
    8e6a:	a80a      	add	r0, sp, #40	; 0x28
    8e6c:	f840 3d28 	str.w	r3, [r0, #-40]!
	iap_entry(command, result);
    8e70:	a905      	add	r1, sp, #20
    8e72:	4668      	mov	r0, sp
    8e74:	4b02      	ldr	r3, [pc, #8]	; (8e80 <set_isp+0x1c>)
    8e76:	4798      	blx	r3
}
    8e78:	b00b      	add	sp, #44	; 0x2c
    8e7a:	f85d fb04 	ldr.w	pc, [sp], #4
    8e7e:	bf00      	nop
    8e80:	1fff1ff1 	.word	0x1fff1ff1

00008e84 <DataIn>:

/**
	Sends next chunk of data (possibly 0 bytes) to host
 */
static void DataIn(void)
{
    8e84:	b538      	push	{r3, r4, r5, lr}
	int iChunk;

	iChunk = MIN(MAX_PACKET_SIZE0, iResidue);
    8e86:	4c08      	ldr	r4, [pc, #32]	; (8ea8 <DataIn+0x24>)
	USBHwEPWrite(0x80, pbData, iChunk);
    8e88:	2080      	movs	r0, #128	; 0x80
 */
static void DataIn(void)
{
	int iChunk;

	iChunk = MIN(MAX_PACKET_SIZE0, iResidue);
    8e8a:	6825      	ldr	r5, [r4, #0]
	USBHwEPWrite(0x80, pbData, iChunk);
    8e8c:	6861      	ldr	r1, [r4, #4]
 */
static void DataIn(void)
{
	int iChunk;

	iChunk = MIN(MAX_PACKET_SIZE0, iResidue);
    8e8e:	2d40      	cmp	r5, #64	; 0x40
    8e90:	bfa8      	it	ge
    8e92:	2540      	movge	r5, #64	; 0x40
	USBHwEPWrite(0x80, pbData, iChunk);
    8e94:	462a      	mov	r2, r5
    8e96:	f000 f955 	bl	9144 <USBHwEPWrite>
	pbData += iChunk;
    8e9a:	6863      	ldr	r3, [r4, #4]
    8e9c:	442b      	add	r3, r5
    8e9e:	6063      	str	r3, [r4, #4]
	iResidue -= iChunk;
    8ea0:	6823      	ldr	r3, [r4, #0]
    8ea2:	1b5d      	subs	r5, r3, r5
    8ea4:	6025      	str	r5, [r4, #0]
    8ea6:	bd38      	pop	{r3, r4, r5, pc}
    8ea8:	10000f30 	.word	0x10000f30

00008eac <_HandleRequest.constprop.1>:
	@param [in,out]	*piLen		Pointer to data length
	@param [in,out]	ppbData		Data buffer.

	@return TRUE if the request was handles successfully
 */
static BOOL _HandleRequest(TSetupPacket *pSetup, int *piLen, U8 **ppbData)
    8eac:	b537      	push	{r0, r1, r2, r4, r5, lr}
{
	TFnHandleRequest *pfnHandler;
	int iType;
	
	iType = REQTYPE_GET_TYPE(pSetup->bmRequestType);
    8eae:	4b11      	ldr	r3, [pc, #68]	; (8ef4 <_HandleRequest.constprop.1+0x48>)
    8eb0:	7a1c      	ldrb	r4, [r3, #8]
    8eb2:	461d      	mov	r5, r3
    8eb4:	f3c4 1441 	ubfx	r4, r4, #5, #2
	
	if(iType == REQTYPE_TYPE_VENDOR) {
    8eb8:	2c02      	cmp	r4, #2
    8eba:	d10d      	bne.n	8ed8 <_HandleRequest.constprop.1+0x2c>
		BOOL fFilterStatus = FALSE;
    8ebc:	2200      	movs	r2, #0
    8ebe:	a902      	add	r1, sp, #8
    8ec0:	f841 2d04 	str.w	r2, [r1, #-4]!
		if(USBFilterOsVendorMessage(pSetup, &fFilterStatus, piLen, ppbData)) {
    8ec4:	f103 0008 	add.w	r0, r3, #8
    8ec8:	f103 0210 	add.w	r2, r3, #16
    8ecc:	3304      	adds	r3, #4
    8ece:	f000 fa63 	bl	9398 <USBFilterOsVendorMessage>
    8ed2:	b108      	cbz	r0, 8ed8 <_HandleRequest.constprop.1+0x2c>
			return fFilterStatus;
    8ed4:	9801      	ldr	r0, [sp, #4]
    8ed6:	e00a      	b.n	8eee <_HandleRequest.constprop.1+0x42>
		}
	}
	
	pfnHandler = apfnReqHandlers[iType];
    8ed8:	eb05 0484 	add.w	r4, r5, r4, lsl #2
    8edc:	6963      	ldr	r3, [r4, #20]
	if (pfnHandler == NULL) {
    8ede:	b12b      	cbz	r3, 8eec <_HandleRequest.constprop.1+0x40>
		DBG("No handler for reqtype %d\n", iType);
		return FALSE;
	}

	return pfnHandler(pSetup, piLen, ppbData);
    8ee0:	4805      	ldr	r0, [pc, #20]	; (8ef8 <_HandleRequest.constprop.1+0x4c>)
    8ee2:	f100 0108 	add.w	r1, r0, #8
    8ee6:	1f02      	subs	r2, r0, #4
    8ee8:	4798      	blx	r3
    8eea:	e000      	b.n	8eee <_HandleRequest.constprop.1+0x42>
	}
	
	pfnHandler = apfnReqHandlers[iType];
	if (pfnHandler == NULL) {
		DBG("No handler for reqtype %d\n", iType);
		return FALSE;
    8eec:	4618      	mov	r0, r3
	}

	return pfnHandler(pSetup, piLen, ppbData);
}
    8eee:	b003      	add	sp, #12
    8ef0:	bd30      	pop	{r4, r5, pc}
    8ef2:	bf00      	nop
    8ef4:	10000f30 	.word	0x10000f30
    8ef8:	10000f38 	.word	0x10000f38

00008efc <USBHandleControlTransfer>:
 *
 *	@param [in]	bEP		Endpoint address
 *	@param [in]	bEPStat	Endpoint status
 */
void USBHandleControlTransfer(U8 bEP, U8 bEPStat)
{
    8efc:	b510      	push	{r4, lr}
	int iChunk, iType;

	if (bEP == 0x00) {
    8efe:	2800      	cmp	r0, #0
    8f00:	d14a      	bne.n	8f98 <USBHandleControlTransfer+0x9c>
		// OUT transfer
		if (bEPStat & EP_STATUS_SETUP) {
    8f02:	f001 0304 	and.w	r3, r1, #4
    8f06:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    8f0a:	4c25      	ldr	r4, [pc, #148]	; (8fa0 <USBHandleControlTransfer+0xa4>)
    8f0c:	b30b      	cbz	r3, 8f52 <USBHandleControlTransfer+0x56>
			// setup packet, reset request message state machine
			USBHwEPRead(0x00, (U8 *)&Setup, sizeof(Setup));
    8f0e:	2208      	movs	r2, #8
    8f10:	f104 0108 	add.w	r1, r4, #8
    8f14:	f000 f946 	bl	91a4 <USBHwEPRead>
			DBG("S%x", Setup.bRequest);

			// defaults for data pointer and residue
			iType = REQTYPE_GET_TYPE(Setup.bmRequestType);
    8f18:	7a22      	ldrb	r2, [r4, #8]
    8f1a:	f3c2 1341 	ubfx	r3, r2, #5, #2
			pbData = apbDataStore[iType];
    8f1e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    8f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    8f24:	6063      	str	r3, [r4, #4]
			iResidue = Setup.wLength;
    8f26:	89e3      	ldrh	r3, [r4, #14]
    8f28:	6023      	str	r3, [r4, #0]
			iLen = Setup.wLength;
    8f2a:	6123      	str	r3, [r4, #16]

			if ((Setup.wLength == 0) ||
    8f2c:	b10b      	cbz	r3, 8f32 <USBHandleControlTransfer+0x36>
    8f2e:	09d2      	lsrs	r2, r2, #7
    8f30:	d034      	beq.n	8f9c <USBHandleControlTransfer+0xa0>
				(REQTYPE_GET_DIR(Setup.bmRequestType) == REQTYPE_DIR_TO_HOST)) {
				// ask installed handler to process request
				if (!_HandleRequest(&Setup, &iLen, &pbData)) {
    8f32:	f7ff ffbb 	bl	8eac <_HandleRequest.constprop.1>
    8f36:	b928      	cbnz	r0, 8f44 <USBHandleControlTransfer+0x48>
static void StallControlPipe(U8 bEPStat)
{
	U8	*pb;
	int	i;

	USBHwEPStall(0x80, TRUE);
    8f38:	2080      	movs	r0, #128	; 0x80
    8f3a:	2101      	movs	r1, #1
		DataIn();
	}
	else {
		ASSERT(FALSE);
	}
}
    8f3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
static void StallControlPipe(U8 bEPStat)
{
	U8	*pb;
	int	i;

	USBHwEPStall(0x80, TRUE);
    8f40:	f000 b8f4 	b.w	912c <USBHwEPStall>
					DBG("_HandleRequest1 failed\n");
					StallControlPipe(bEPStat);
					return;
				}
				// send smallest of requested and offered length
				iResidue = MIN(iLen, Setup.wLength);
    8f44:	89e2      	ldrh	r2, [r4, #14]
    8f46:	6923      	ldr	r3, [r4, #16]
    8f48:	429a      	cmp	r2, r3
    8f4a:	bfd4      	ite	le
    8f4c:	6022      	strle	r2, [r4, #0]
    8f4e:	6023      	strgt	r3, [r4, #0]
    8f50:	e019      	b.n	8f86 <USBHandleControlTransfer+0x8a>
				// send first part (possibly a zero-length status message)
				DataIn();
			}
		}
		else {		
			if (iResidue > 0) {
    8f52:	6822      	ldr	r2, [r4, #0]
    8f54:	2a00      	cmp	r2, #0
    8f56:	dd1a      	ble.n	8f8e <USBHandleControlTransfer+0x92>
				// store data
				iChunk = USBHwEPRead(0x00, pbData, iResidue);
    8f58:	6861      	ldr	r1, [r4, #4]
    8f5a:	f000 f923 	bl	91a4 <USBHwEPRead>
				if (iChunk < 0) {
    8f5e:	2800      	cmp	r0, #0
    8f60:	dbea      	blt.n	8f38 <USBHandleControlTransfer+0x3c>
					StallControlPipe(bEPStat);
					return;
				}
				pbData += iChunk;
    8f62:	6863      	ldr	r3, [r4, #4]
    8f64:	4403      	add	r3, r0
    8f66:	6063      	str	r3, [r4, #4]
				iResidue -= iChunk;
    8f68:	6823      	ldr	r3, [r4, #0]
    8f6a:	1a18      	subs	r0, r3, r0
    8f6c:	6020      	str	r0, [r4, #0]
				if (iResidue == 0) {
    8f6e:	b9a8      	cbnz	r0, 8f9c <USBHandleControlTransfer+0xa0>
					// received all, send data to handler
					iType = REQTYPE_GET_TYPE(Setup.bmRequestType);
    8f70:	7a23      	ldrb	r3, [r4, #8]
    8f72:	f3c3 1341 	ubfx	r3, r3, #5, #2
					pbData = apbDataStore[iType];
    8f76:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    8f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    8f7c:	6063      	str	r3, [r4, #4]
					if (!_HandleRequest(&Setup, &iLen, &pbData)) {
    8f7e:	f7ff ff95 	bl	8eac <_HandleRequest.constprop.1>
    8f82:	2800      	cmp	r0, #0
    8f84:	d0d8      	beq.n	8f38 <USBHandleControlTransfer+0x3c>
		DataIn();
	}
	else {
		ASSERT(FALSE);
	}
}
    8f86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
						DBG("_HandleRequest2 failed\n");
						StallControlPipe(bEPStat);
						return;
					}
					// send status to host
					DataIn();
    8f8a:	f7ff bf7b 	b.w	8e84 <DataIn>
				}
			}
			else {
				// absorb zero-length status message
				iChunk = USBHwEPRead(0x00, NULL, 0);
    8f8e:	460a      	mov	r2, r1
		DataIn();
	}
	else {
		ASSERT(FALSE);
	}
}
    8f90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
					DataIn();
				}
			}
			else {
				// absorb zero-length status message
				iChunk = USBHwEPRead(0x00, NULL, 0);
    8f94:	f000 b906 	b.w	91a4 <USBHwEPRead>
				DBG(iChunk > 0 ? "?" : "");
			}
		}
	}
	else if (bEP == 0x80) {
    8f98:	2880      	cmp	r0, #128	; 0x80
    8f9a:	d0f4      	beq.n	8f86 <USBHandleControlTransfer+0x8a>
    8f9c:	bd10      	pop	{r4, pc}
    8f9e:	bf00      	nop
    8fa0:	10000f30 	.word	0x10000f30

00008fa4 <USBRegisterRequestHandler>:
 */
void USBRegisterRequestHandler(int iType, TFnHandleRequest *pfnHandler, U8 *pbDataStore)
{
	ASSERT(iType >= 0);
	ASSERT(iType < 4);
	apfnReqHandlers[iType] = pfnHandler;
    8fa4:	4b02      	ldr	r3, [pc, #8]	; (8fb0 <USBRegisterRequestHandler+0xc>)
    8fa6:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    8faa:	6141      	str	r1, [r0, #20]
	apbDataStore[iType] = pbDataStore;
    8fac:	6242      	str	r2, [r0, #36]	; 0x24
    8fae:	4770      	bx	lr
    8fb0:	10000f30 	.word	0x10000f30

00008fb4 <HandleUsbReset>:
	USB reset handler
	
	@param [in] bDevStatus	Device status
 */
static void HandleUsbReset(U8 bDevStatus)
{
    8fb4:	4770      	bx	lr
    8fb6:	0000      	movs	r0, r0

00008fb8 <USBInit>:
	installing default callbacks.
	
	@return TRUE if initialisation was successful
 */
BOOL USBInit(void)
{
    8fb8:	b510      	push	{r4, lr}
	
	// register bus reset handler
	USBHwRegisterDevIntHandler(HandleUsbReset);
	
	// register control transfer handler on EP0
	USBHwRegisterEPIntHandler(0x00, USBHandleControlTransfer);
    8fba:	4c0e      	ldr	r4, [pc, #56]	; (8ff4 <USBInit+0x3c>)
	@return TRUE if initialisation was successful
 */
BOOL USBInit(void)
{
	// init hardware
	USBHwInit();
    8fbc:	f000 f994 	bl	92e8 <USBHwInit>
	
	// register bus reset handler
	USBHwRegisterDevIntHandler(HandleUsbReset);
    8fc0:	480d      	ldr	r0, [pc, #52]	; (8ff8 <USBInit+0x40>)
    8fc2:	f000 f87d 	bl	90c0 <USBHwRegisterDevIntHandler>
	
	// register control transfer handler on EP0
	USBHwRegisterEPIntHandler(0x00, USBHandleControlTransfer);
    8fc6:	4621      	mov	r1, r4
    8fc8:	2000      	movs	r0, #0
    8fca:	f000 f85f 	bl	908c <USBHwRegisterEPIntHandler>
	USBHwRegisterEPIntHandler(0x80, USBHandleControlTransfer);
    8fce:	4621      	mov	r1, r4
    8fd0:	2080      	movs	r0, #128	; 0x80
    8fd2:	f000 f85b 	bl	908c <USBHwRegisterEPIntHandler>
	
	// setup control endpoints
	USBHwEPConfig(0x00, MAX_PACKET_SIZE0);
    8fd6:	2000      	movs	r0, #0
    8fd8:	2140      	movs	r1, #64	; 0x40
    8fda:	f000 f83b 	bl	9054 <USBHwEPConfig>
	USBHwEPConfig(0x80, MAX_PACKET_SIZE0);
    8fde:	2080      	movs	r0, #128	; 0x80
    8fe0:	2140      	movs	r1, #64	; 0x40
    8fe2:	f000 f837 	bl	9054 <USBHwEPConfig>
	
	// register standard request handler
	USBRegisterRequestHandler(REQTYPE_TYPE_STANDARD, USBHandleStandardRequest, abStdReqData);
    8fe6:	2000      	movs	r0, #0
    8fe8:	4904      	ldr	r1, [pc, #16]	; (8ffc <USBInit+0x44>)
    8fea:	4a05      	ldr	r2, [pc, #20]	; (9000 <USBInit+0x48>)
    8fec:	f7ff ffda 	bl	8fa4 <USBRegisterRequestHandler>

	return TRUE;
}
    8ff0:	2001      	movs	r0, #1
    8ff2:	bd10      	pop	{r4, pc}
    8ff4:	00008efd 	.word	0x00008efd
    8ff8:	00008fb5 	.word	0x00008fb5
    8ffc:	00009499 	.word	0x00009499
    9000:	10000f64 	.word	0x10000f64

00009004 <Wait4DevInt>:
    @param [in] dwIntr      Bitmask of interrupts to wait for   
 */
static void Wait4DevInt(U32 dwIntr)
{
    // wait for specific interrupt
    while ((USBDevIntSt & dwIntr) != dwIntr);
    9004:	4b03      	ldr	r3, [pc, #12]	; (9014 <Wait4DevInt+0x10>)
    9006:	681b      	ldr	r3, [r3, #0]
    9008:	4003      	ands	r3, r0
    900a:	4283      	cmp	r3, r0
    900c:	d1fa      	bne.n	9004 <Wait4DevInt>
    // clear the interrupt bits
    USBDevIntClr = dwIntr;
    900e:	4b02      	ldr	r3, [pc, #8]	; (9018 <Wait4DevInt+0x14>)
    9010:	6018      	str	r0, [r3, #0]
    9012:	4770      	bx	lr
    9014:	5000c200 	.word	0x5000c200
    9018:	5000c208 	.word	0x5000c208

0000901c <USBHwCmd>:
    @param [in] bCmd        Command to send
 */
static void USBHwCmd(U8 bCmd)
{
    // clear CDFULL/CCEMTY
    USBDevIntClr = CDFULL | CCEMTY;
    901c:	4b04      	ldr	r3, [pc, #16]	; (9030 <USBHwCmd+0x14>)
    // write command code
    USBCmdCode = 0x00000500 | (bCmd << 16);
    901e:	0400      	lsls	r0, r0, #16
    9020:	f440 60a0 	orr.w	r0, r0, #1280	; 0x500
    @param [in] bCmd        Command to send
 */
static void USBHwCmd(U8 bCmd)
{
    // clear CDFULL/CCEMTY
    USBDevIntClr = CDFULL | CCEMTY;
    9024:	2230      	movs	r2, #48	; 0x30
    9026:	601a      	str	r2, [r3, #0]
    // write command code
    USBCmdCode = 0x00000500 | (bCmd << 16);
    9028:	6098      	str	r0, [r3, #8]
    Wait4DevInt(CCEMTY);
    902a:	2010      	movs	r0, #16
    902c:	f7ff bfea 	b.w	9004 <Wait4DevInt>
    9030:	5000c208 	.word	0x5000c208

00009034 <USBHwCmdWrite>:
        
    @param [in] bCmd        Command to send
    @param [in] bData       Data to send
 */
static void USBHwCmdWrite(U8 bCmd, U16 bData)
{
    9034:	b510      	push	{r4, lr}
    9036:	460c      	mov	r4, r1
    // write command code
    USBHwCmd(bCmd);

    // write command data
    USBCmdCode = 0x00000100 | (bData << 16);
    9038:	0424      	lsls	r4, r4, #16
    @param [in] bData       Data to send
 */
static void USBHwCmdWrite(U8 bCmd, U16 bData)
{
    // write command code
    USBHwCmd(bCmd);
    903a:	f7ff ffef 	bl	901c <USBHwCmd>

    // write command data
    USBCmdCode = 0x00000100 | (bData << 16);
    903e:	4b04      	ldr	r3, [pc, #16]	; (9050 <USBHwCmdWrite+0x1c>)
    9040:	f444 7480 	orr.w	r4, r4, #256	; 0x100
    9044:	601c      	str	r4, [r3, #0]
    Wait4DevInt(CCEMTY);
    9046:	2010      	movs	r0, #16
}
    9048:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    // write command code
    USBHwCmd(bCmd);

    // write command data
    USBCmdCode = 0x00000100 | (bData << 16);
    Wait4DevInt(CCEMTY);
    904c:	f7ff bfda 	b.w	9004 <Wait4DevInt>
    9050:	5000c210 	.word	0x5000c210

00009054 <USBHwEPConfig>:
        
    @param [in] bEP             Endpoint number
    @param [in] wMaxPacketSize  Maximum packet size for this EP
 */
void USBHwEPConfig(U8 bEP, U16 wMaxPacketSize)
{
    9054:	b510      	push	{r4, lr}
    int idx;
    
    idx = EP2IDX(bEP);
    9056:	f000 040f 	and.w	r4, r0, #15
    905a:	09c0      	lsrs	r0, r0, #7
    905c:	ea40 0444 	orr.w	r4, r0, r4, lsl #1
    @param [in] idx         Endpoint index
    @param [in] wMaxPSize   Maximum packet size for this endpoint
 */
static void USBHwEPRealize(int idx, U16 wMaxPSize)
{
    USBReEp |= (1 << idx);
    9060:	2201      	movs	r2, #1
    9062:	40a2      	lsls	r2, r4
    9064:	4b08      	ldr	r3, [pc, #32]	; (9088 <USBHwEPConfig+0x34>)
    9066:	6818      	ldr	r0, [r3, #0]
    9068:	4302      	orrs	r2, r0
    906a:	601a      	str	r2, [r3, #0]
    USBEpIn = idx;
#else
    USBEpInd = idx;
#endif
    USBMaxPSize = wMaxPSize;
    Wait4DevInt(EP_RLZED);
    906c:	f44f 7080 	mov.w	r0, #256	; 0x100
 */
static void USBHwEPRealize(int idx, U16 wMaxPSize)
{
    USBReEp |= (1 << idx);
#ifdef LPC17xx
    USBEpIn = idx;
    9070:	605c      	str	r4, [r3, #4]
#else
    USBEpInd = idx;
#endif
    USBMaxPSize = wMaxPSize;
    9072:	6099      	str	r1, [r3, #8]
    Wait4DevInt(EP_RLZED);
    9074:	f7ff ffc6 	bl	9004 <Wait4DevInt>
    @param [in] idx     Endpoint index
    @param [in] fEnable TRUE to enable, FALSE to disable
 */
static void USBHwEPEnable(int idx, BOOL fEnable)
{
    USBHwCmdWrite(CMD_EP_SET_STATUS | idx, fEnable ? 0 : EP_DA);
    9078:	f044 0040 	orr.w	r0, r4, #64	; 0x40
    907c:	2100      	movs	r1, #0
    // realise EP
    USBHwEPRealize(idx, wMaxPacketSize);

    // enable EP
    USBHwEPEnable(idx, TRUE);
}
    907e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    @param [in] idx     Endpoint index
    @param [in] fEnable TRUE to enable, FALSE to disable
 */
static void USBHwEPEnable(int idx, BOOL fEnable)
{
    USBHwCmdWrite(CMD_EP_SET_STATUS | idx, fEnable ? 0 : EP_DA);
    9082:	f7ff bfd7 	b.w	9034 <USBHwCmdWrite>
    9086:	bf00      	nop
    9088:	5000c244 	.word	0x5000c244

0000908c <USBHwRegisterEPIntHandler>:
    idx = EP2IDX(bEP);

    ASSERT(idx<32);

    /* add handler to list of EP handlers */
    _apfnEPIntHandlers[idx / 2] = pfnHandler;
    908c:	4a0a      	ldr	r2, [pc, #40]	; (90b8 <USBHwRegisterEPIntHandler+0x2c>)
 */
void USBHwRegisterEPIntHandler(U8 bEP, TFnEPIntHandler *pfnHandler)
{
    int idx;
    
    idx = EP2IDX(bEP);
    908e:	f000 030f 	and.w	r3, r0, #15
    9092:	09c0      	lsrs	r0, r0, #7

    ASSERT(idx<32);

    /* add handler to list of EP handlers */
    _apfnEPIntHandlers[idx / 2] = pfnHandler;
    9094:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    9098:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
    
    /* enable EP interrupt */
    USBEpIntEn |= (1 << idx);
    909c:	2101      	movs	r1, #1
    909e:	fa01 f000 	lsl.w	r0, r1, r0
    90a2:	4b06      	ldr	r3, [pc, #24]	; (90bc <USBHwRegisterEPIntHandler+0x30>)
    90a4:	681a      	ldr	r2, [r3, #0]
    90a6:	4310      	orrs	r0, r2
    90a8:	6018      	str	r0, [r3, #0]
    USBDevIntEn |= EP_SLOW;
    90aa:	f853 2c30 	ldr.w	r2, [r3, #-48]
    90ae:	f042 0204 	orr.w	r2, r2, #4
    90b2:	f843 2c30 	str.w	r2, [r3, #-48]
    90b6:	4770      	bx	lr
    90b8:	10000f6c 	.word	0x10000f6c
    90bc:	5000c234 	.word	0x5000c234

000090c0 <USBHwRegisterDevIntHandler>:
        
    @param [in] pfnHandler  Callback function
 */
void USBHwRegisterDevIntHandler(TFnDevIntHandler *pfnHandler)
{
    _pfnDevIntHandler = pfnHandler;
    90c0:	4b03      	ldr	r3, [pc, #12]	; (90d0 <USBHwRegisterDevIntHandler+0x10>)
    90c2:	6418      	str	r0, [r3, #64]	; 0x40
    
    // enable device interrupt
    USBDevIntEn |= DEV_STAT;
    90c4:	4b03      	ldr	r3, [pc, #12]	; (90d4 <USBHwRegisterDevIntHandler+0x14>)
    90c6:	681a      	ldr	r2, [r3, #0]
    90c8:	f042 0208 	orr.w	r2, r2, #8
    90cc:	601a      	str	r2, [r3, #0]
    90ce:	4770      	bx	lr
    90d0:	10000f6c 	.word	0x10000f6c
    90d4:	5000c204 	.word	0x5000c204

000090d8 <USBHwSetAddress>:
        
    @param [in] bAddr       Device address to set
 */
void USBHwSetAddress(U8 bAddr)
{
    USBHwCmdWrite(CMD_DEV_SET_ADDRESS, DEV_EN | bAddr);
    90d8:	f040 0180 	orr.w	r1, r0, #128	; 0x80
    90dc:	20d0      	movs	r0, #208	; 0xd0
    90de:	f7ff bfa9 	b.w	9034 <USBHwCmdWrite>

000090e2 <USBHwConnect>:
    FIO0CLR = (1<<14);
  else
    FIO0SET = (1<<14);
#endif
#endif
    USBHwCmdWrite(CMD_DEV_STATUS, fConnect ? CON : 0);
    90e2:	1c01      	adds	r1, r0, #0
    90e4:	bf18      	it	ne
    90e6:	2101      	movne	r1, #1
    90e8:	20fe      	movs	r0, #254	; 0xfe
    90ea:	f7ff bfa3 	b.w	9034 <USBHwCmdWrite>

000090ee <USBHwNakIntEnable>:
    from NAK interrupt by checking the bits in their bEPStatus argument.
    
    @param [in] bIntBits    Bitmap indicating which NAK interrupts to enable
 */
void USBHwNakIntEnable(U8 bIntBits)
{
    90ee:	4601      	mov	r1, r0
    USBHwCmdWrite(CMD_DEV_SET_MODE, bIntBits);
    90f0:	20f3      	movs	r0, #243	; 0xf3
    90f2:	f7ff bf9f 	b.w	9034 <USBHwCmdWrite>
    90f6:	0000      	movs	r0, r0

000090f8 <USBHwEPGetStatus>:
        
    @param [in] bEP     Endpoint number
    @return Endpoint status byte (containing EP_STATUS_xxx bits)
 */
U8  USBHwEPGetStatus(U8 bEP)
{
    90f8:	b510      	push	{r4, lr}
    int idx = EP2IDX(bEP);
    90fa:	f000 040f 	and.w	r4, r0, #15
    90fe:	09c0      	lsrs	r0, r0, #7
    9100:	ea40 0444 	orr.w	r4, r0, r4, lsl #1
    @return the data
 */
static U8 USBHwCmdRead(U8 bCmd)
{
    // write command code
    USBHwCmd(bCmd);
    9104:	4620      	mov	r0, r4
    9106:	f7ff ff89 	bl	901c <USBHwCmd>
    
    // get data
    USBCmdCode = 0x00000200 | (bCmd << 16);
    910a:	0424      	lsls	r4, r4, #16
    910c:	4b05      	ldr	r3, [pc, #20]	; (9124 <USBHwEPGetStatus+0x2c>)
    910e:	f444 7400 	orr.w	r4, r4, #512	; 0x200
    9112:	601c      	str	r4, [r3, #0]
    Wait4DevInt(CDFULL);
    9114:	2020      	movs	r0, #32
    9116:	f7ff ff75 	bl	9004 <Wait4DevInt>
    return USBCmdData;
    911a:	4b03      	ldr	r3, [pc, #12]	; (9128 <USBHwEPGetStatus+0x30>)
    911c:	6818      	ldr	r0, [r3, #0]
U8  USBHwEPGetStatus(U8 bEP)
{
    int idx = EP2IDX(bEP);

    return USBHwCmdRead(CMD_EP_SELECT | idx);
}
    911e:	b2c0      	uxtb	r0, r0
    9120:	bd10      	pop	{r4, pc}
    9122:	bf00      	nop
    9124:	5000c210 	.word	0x5000c210
    9128:	5000c214 	.word	0x5000c214

0000912c <USBHwEPStall>:
    @param [in] bEP     Endpoint number
    @param [in] fStall  TRUE to stall, FALSE to unstall
 */
void USBHwEPStall(U8 bEP, BOOL fStall)
{
    int idx = EP2IDX(bEP);
    912c:	f000 030f 	and.w	r3, r0, #15
    9130:	09c0      	lsrs	r0, r0, #7
    9132:	ea40 0043 	orr.w	r0, r0, r3, lsl #1

    USBHwCmdWrite(CMD_EP_SET_STATUS | idx, fStall ? EP_ST : 0);
    9136:	3100      	adds	r1, #0
    9138:	f040 0040 	orr.w	r0, r0, #64	; 0x40
    913c:	bf18      	it	ne
    913e:	2101      	movne	r1, #1
    9140:	f7ff bf78 	b.w	9034 <USBHwCmdWrite>

00009144 <USBHwEPWrite>:
    @param [in] iLen    Number of bytes to write
            
    @return number of bytes written into the endpoint buffer
*/
int USBHwEPWrite(U8 bEP, U8 *pbBuf, U32 iLen)
{
    9144:	b510      	push	{r4, lr}
    U32 idx;
    
    idx = EP2IDX(bEP);
    9146:	f000 030f 	and.w	r3, r0, #15
    914a:	09c0      	lsrs	r0, r0, #7
    @param [in] iLen    Number of bytes to write
            
    @return number of bytes written into the endpoint buffer
*/
int USBHwEPWrite(U8 bEP, U8 *pbBuf, U32 iLen)
{
    914c:	4614      	mov	r4, r2
    U32 idx;
    
    idx = EP2IDX(bEP);
    914e:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
    
    // set write enable for specific endpoint
    USBCtrl = WR_EN | ((bEP & 0xF) << 2);
    9152:	4a11      	ldr	r2, [pc, #68]	; (9198 <USBHwEPWrite+0x54>)
    9154:	009b      	lsls	r3, r3, #2
    9156:	f043 0302 	orr.w	r3, r3, #2
    915a:	6013      	str	r3, [r2, #0]
    
    // set packet length
    USBTxPLen = iLen;
    915c:	4b0f      	ldr	r3, [pc, #60]	; (919c <USBHwEPWrite+0x58>)
    915e:	601c      	str	r4, [r3, #0]
    
    // write data
    while (USBCtrl & WR_EN) {
    9160:	4b0d      	ldr	r3, [pc, #52]	; (9198 <USBHwEPWrite+0x54>)
    9162:	681a      	ldr	r2, [r3, #0]
    9164:	f012 0202 	ands.w	r2, r2, #2
    9168:	d00e      	beq.n	9188 <USBHwEPWrite+0x44>
        USBTxData = (pbBuf[3] << 24) | (pbBuf[2] << 16) | (pbBuf[1] << 8) | pbBuf[0];
    916a:	788a      	ldrb	r2, [r1, #2]
    916c:	78cb      	ldrb	r3, [r1, #3]
    916e:	0412      	lsls	r2, r2, #16
    9170:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
    9174:	780b      	ldrb	r3, [r1, #0]
        pbBuf += 4;
    9176:	3104      	adds	r1, #4
    // set packet length
    USBTxPLen = iLen;
    
    // write data
    while (USBCtrl & WR_EN) {
        USBTxData = (pbBuf[3] << 24) | (pbBuf[2] << 16) | (pbBuf[1] << 8) | pbBuf[0];
    9178:	431a      	orrs	r2, r3
    917a:	f811 3c03 	ldrb.w	r3, [r1, #-3]
    917e:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
    9182:	4b07      	ldr	r3, [pc, #28]	; (91a0 <USBHwEPWrite+0x5c>)
    9184:	601a      	str	r2, [r3, #0]
    9186:	e7eb      	b.n	9160 <USBHwEPWrite+0x1c>
        pbBuf += 4;
    }

    USBCtrl = 0;
    9188:	601a      	str	r2, [r3, #0]

    // select endpoint and validate buffer
    USBHwCmd(CMD_EP_SELECT | idx);
    918a:	f7ff ff47 	bl	901c <USBHwCmd>
    USBHwCmd(CMD_EP_VALIDATE_BUFFER);
    918e:	20fa      	movs	r0, #250	; 0xfa
    9190:	f7ff ff44 	bl	901c <USBHwCmd>
    
    return iLen;
}
    9194:	4620      	mov	r0, r4
    9196:	bd10      	pop	{r4, pc}
    9198:	5000c228 	.word	0x5000c228
    919c:	5000c224 	.word	0x5000c224
    91a0:	5000c21c 	.word	0x5000c21c

000091a4 <USBHwEPRead>:
            
    @return the number of bytes available in the EP (possibly more than iMaxLen),
    or <0 in case of error.
 */
int USBHwEPRead(U8 bEP, U8 *pbBuf, U32 iMaxLen)
{
    91a4:	b538      	push	{r3, r4, r5, lr}
    U32 i, idx;
    U32 dwData, dwLen;
    
    idx = EP2IDX(bEP);
    91a6:	f000 030f 	and.w	r3, r0, #15
    91aa:	09c0      	lsrs	r0, r0, #7
    91ac:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
    
    // set read enable bit for specific endpoint
    USBCtrl = RD_EN | ((bEP & 0xF) << 2);
    91b0:	4c14      	ldr	r4, [pc, #80]	; (9204 <USBHwEPRead+0x60>)
    91b2:	009b      	lsls	r3, r3, #2
    91b4:	f043 0301 	orr.w	r3, r3, #1
    91b8:	6023      	str	r3, [r4, #0]
    
    // wait for PKT_RDY
    do {
        dwLen = USBRxPLen;
    91ba:	4b13      	ldr	r3, [pc, #76]	; (9208 <USBHwEPRead+0x64>)
    91bc:	681b      	ldr	r3, [r3, #0]
    } while ((dwLen & PKT_RDY) == 0);
    91be:	051d      	lsls	r5, r3, #20
    91c0:	d5fb      	bpl.n	91ba <USBHwEPRead+0x16>
    
    // packet valid?
    if ((dwLen & DV) == 0) {
    91c2:	055c      	lsls	r4, r3, #21
    91c4:	d51b      	bpl.n	91fe <USBHwEPRead+0x5a>
        return -1;
    }
    
    // get length
    dwLen &= PKT_LNGTH_MASK;
    91c6:	f3c3 0509 	ubfx	r5, r3, #0, #10
    
    // get data
    dwData = 0;
    91ca:	2300      	movs	r3, #0
    for (i = 0; i < dwLen; i++) {
    91cc:	461c      	mov	r4, r3
    91ce:	42ac      	cmp	r4, r5
    91d0:	d00b      	beq.n	91ea <USBHwEPRead+0x46>
        if ((i % 4) == 0) {
    91d2:	f014 0f03 	tst.w	r4, #3
            dwData = USBRxData;
    91d6:	bf04      	itt	eq
    91d8:	4b0c      	ldreq	r3, [pc, #48]	; (920c <USBHwEPRead+0x68>)
    91da:	681b      	ldreq	r3, [r3, #0]
        }
        if ((pbBuf != NULL) && (i < iMaxLen)) {
    91dc:	b111      	cbz	r1, 91e4 <USBHwEPRead+0x40>
    91de:	4294      	cmp	r4, r2
            pbBuf[i] = dwData & 0xFF;
    91e0:	bf38      	it	cc
    91e2:	550b      	strbcc	r3, [r1, r4]
        }
        dwData >>= 8;
    91e4:	0a1b      	lsrs	r3, r3, #8
    // get length
    dwLen &= PKT_LNGTH_MASK;
    
    // get data
    dwData = 0;
    for (i = 0; i < dwLen; i++) {
    91e6:	3401      	adds	r4, #1
    91e8:	e7f1      	b.n	91ce <USBHwEPRead+0x2a>
        }
        dwData >>= 8;
    }

    // make sure RD_EN is clear
    USBCtrl = 0;
    91ea:	4b06      	ldr	r3, [pc, #24]	; (9204 <USBHwEPRead+0x60>)
    91ec:	2200      	movs	r2, #0
    91ee:	601a      	str	r2, [r3, #0]

    // select endpoint and clear buffer
    USBHwCmd(CMD_EP_SELECT | idx);
    91f0:	f7ff ff14 	bl	901c <USBHwCmd>
    USBHwCmd(CMD_EP_CLEAR_BUFFER);
    91f4:	20f2      	movs	r0, #242	; 0xf2
    91f6:	f7ff ff11 	bl	901c <USBHwCmd>
    
    return dwLen;
    91fa:	4620      	mov	r0, r4
    91fc:	bd38      	pop	{r3, r4, r5, pc}
        dwLen = USBRxPLen;
    } while ((dwLen & PKT_RDY) == 0);
    
    // packet valid?
    if ((dwLen & DV) == 0) {
        return -1;
    91fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    // select endpoint and clear buffer
    USBHwCmd(CMD_EP_SELECT | idx);
    USBHwCmd(CMD_EP_CLEAR_BUFFER);
    
    return dwLen;
}
    9202:	bd38      	pop	{r3, r4, r5, pc}
    9204:	5000c228 	.word	0x5000c228
    9208:	5000c220 	.word	0x5000c220
    920c:	5000c218 	.word	0x5000c218

00009210 <USBHwConfigDevice>:
    @param [in] fConfigured If TRUE, configure device, else unconfigure
 */
void USBHwConfigDevice(BOOL fConfigured)
{
    // set configured bit
    USBHwCmdWrite(CMD_DEV_CONFIG, fConfigured ? CONF_DEVICE : 0);
    9210:	1c01      	adds	r1, r0, #0
    9212:	bf18      	it	ne
    9214:	2101      	movne	r1, #1
    9216:	20d8      	movs	r0, #216	; 0xd8
    9218:	f7ff bf0c 	b.w	9034 <USBHwCmdWrite>

0000921c <USBHwISR>:
    @todo Get all 11 bits of frame number instead of just 8

    Endpoint interrupts are mapped to the slow interrupt
 */
void USBHwISR(void)
{
    921c:	b538      	push	{r3, r4, r5, lr}

// LED9 monitors total time in interrupt routine
DEBUG_LED_ON(9);

    // handle device interrupts
    dwStatus = USBDevIntSt;
    921e:	4b29      	ldr	r3, [pc, #164]	; (92c4 <USBHwISR+0xa8>)
    9220:	681c      	ldr	r4, [r3, #0]
    
    // frame interrupt
    if (dwStatus & FRAME) {
    9222:	07e1      	lsls	r1, r4, #31
    9224:	d511      	bpl.n	924a <USBHwISR+0x2e>
        // clear int
        USBDevIntClr = FRAME;
    9226:	2201      	movs	r2, #1
    9228:	609a      	str	r2, [r3, #8]
        // call handler
        if (_pfnFrameHandler != NULL) {
    922a:	4b27      	ldr	r3, [pc, #156]	; (92c8 <USBHwISR+0xac>)
    922c:	6c5d      	ldr	r5, [r3, #68]	; 0x44
    922e:	b165      	cbz	r5, 924a <USBHwISR+0x2e>
    @return the data
 */
static U8 USBHwCmdRead(U8 bCmd)
{
    // write command code
    USBHwCmd(bCmd);
    9230:	20f5      	movs	r0, #245	; 0xf5
    9232:	f7ff fef3 	bl	901c <USBHwCmd>
    
    // get data
    USBCmdCode = 0x00000200 | (bCmd << 16);
    9236:	4b25      	ldr	r3, [pc, #148]	; (92cc <USBHwISR+0xb0>)
    9238:	4a25      	ldr	r2, [pc, #148]	; (92d0 <USBHwISR+0xb4>)
    Wait4DevInt(CDFULL);
    923a:	2020      	movs	r0, #32
{
    // write command code
    USBHwCmd(bCmd);
    
    // get data
    USBCmdCode = 0x00000200 | (bCmd << 16);
    923c:	601a      	str	r2, [r3, #0]
    Wait4DevInt(CDFULL);
    923e:	f7ff fee1 	bl	9004 <Wait4DevInt>
    return USBCmdData;
    9242:	4b24      	ldr	r3, [pc, #144]	; (92d4 <USBHwISR+0xb8>)
    9244:	6818      	ldr	r0, [r3, #0]
        // clear int
        USBDevIntClr = FRAME;
        // call handler
        if (_pfnFrameHandler != NULL) {
            wFrame = USBHwCmdRead(CMD_DEV_READ_CUR_FRAME_NR);
            _pfnFrameHandler(wFrame);
    9246:	b2c0      	uxtb	r0, r0
    9248:	47a8      	blx	r5
        }
    }
    
    // device status interrupt
    if (dwStatus & DEV_STAT) {
    924a:	0722      	lsls	r2, r4, #28
    924c:	d517      	bpl.n	927e <USBHwISR+0x62>
        /*  Clear DEV_STAT interrupt before reading DEV_STAT register.
            This prevents corrupted device status reads, see
            LPC2148 User manual revision 2, 25 july 2006.
        */
        USBDevIntClr = DEV_STAT;
    924e:	4b22      	ldr	r3, [pc, #136]	; (92d8 <USBHwISR+0xbc>)
    9250:	2208      	movs	r2, #8
    9252:	601a      	str	r2, [r3, #0]
    @return the data
 */
static U8 USBHwCmdRead(U8 bCmd)
{
    // write command code
    USBHwCmd(bCmd);
    9254:	20fe      	movs	r0, #254	; 0xfe
    9256:	f7ff fee1 	bl	901c <USBHwCmd>
    
    // get data
    USBCmdCode = 0x00000200 | (bCmd << 16);
    925a:	4b1c      	ldr	r3, [pc, #112]	; (92cc <USBHwISR+0xb0>)
    925c:	4a1f      	ldr	r2, [pc, #124]	; (92dc <USBHwISR+0xc0>)
    Wait4DevInt(CDFULL);
    925e:	2020      	movs	r0, #32
{
    // write command code
    USBHwCmd(bCmd);
    
    // get data
    USBCmdCode = 0x00000200 | (bCmd << 16);
    9260:	601a      	str	r2, [r3, #0]
    Wait4DevInt(CDFULL);
    9262:	f7ff fecf 	bl	9004 <Wait4DevInt>
    return USBCmdData;
    9266:	4b1b      	ldr	r3, [pc, #108]	; (92d4 <USBHwISR+0xb8>)
    9268:	6818      	ldr	r0, [r3, #0]
    926a:	b2c0      	uxtb	r0, r0
            This prevents corrupted device status reads, see
            LPC2148 User manual revision 2, 25 july 2006.
        */
        USBDevIntClr = DEV_STAT;
        bDevStat = USBHwCmdRead(CMD_DEV_STATUS);
        if (bDevStat & (CON_CH | SUS_CH | RST)) {
    926c:	f010 0f1a 	tst.w	r0, #26
    9270:	d005      	beq.n	927e <USBHwISR+0x62>
            // convert device status into something HW independent
            bStat = ((bDevStat & CON) ? DEV_STATUS_CONNECT : 0) |
                    ((bDevStat & SUS) ? DEV_STATUS_SUSPEND : 0) |
                    ((bDevStat & RST) ? DEV_STATUS_RESET : 0);
            // call handler
            if (_pfnDevIntHandler != NULL) {
    9272:	4b15      	ldr	r3, [pc, #84]	; (92c8 <USBHwISR+0xac>)
    9274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    9276:	b113      	cbz	r3, 927e <USBHwISR+0x62>
DEBUG_LED_ON(8);        
                _pfnDevIntHandler(bStat);
    9278:	f000 0015 	and.w	r0, r0, #21
    927c:	4798      	blx	r3
            }
        }
    }
    
    // endpoint interrupt
    if (dwStatus & EP_SLOW) {
    927e:	0763      	lsls	r3, r4, #29
    9280:	d51e      	bpl.n	92c0 <USBHwISR+0xa4>
        // clear EP_SLOW
        USBDevIntClr = EP_SLOW;
    9282:	4b15      	ldr	r3, [pc, #84]	; (92d8 <USBHwISR+0xbc>)
    9284:	2204      	movs	r2, #4
    9286:	601a      	str	r2, [r3, #0]
        // check all endpoints
        for (i = 0; i < 32; i++) {
    9288:	2400      	movs	r4, #0
            dwIntBit = (1 << i);
    928a:	2301      	movs	r3, #1
    928c:	40a3      	lsls	r3, r4
            if (USBEpIntSt & dwIntBit) {
    928e:	4a14      	ldr	r2, [pc, #80]	; (92e0 <USBHwISR+0xc4>)
    9290:	6812      	ldr	r2, [r2, #0]
    9292:	4213      	tst	r3, r2
    9294:	d011      	beq.n	92ba <USBHwISR+0x9e>
                // clear int (and retrieve status)
                USBEpIntClr = dwIntBit;
    9296:	4a13      	ldr	r2, [pc, #76]	; (92e4 <USBHwISR+0xc8>)
                Wait4DevInt(CDFULL);
    9298:	2020      	movs	r0, #32
        // check all endpoints
        for (i = 0; i < 32; i++) {
            dwIntBit = (1 << i);
            if (USBEpIntSt & dwIntBit) {
                // clear int (and retrieve status)
                USBEpIntClr = dwIntBit;
    929a:	6013      	str	r3, [r2, #0]
                Wait4DevInt(CDFULL);
    929c:	f7ff feb2 	bl	9004 <Wait4DevInt>
                bEPStat = USBCmdData;
    92a0:	4b0c      	ldr	r3, [pc, #48]	; (92d4 <USBHwISR+0xb8>)
                        ((bEPStat & EPSTAT_ST) ? EP_STATUS_STALLED : 0) |
                        ((bEPStat & EPSTAT_STP) ? EP_STATUS_SETUP : 0) |
                        ((bEPStat & EPSTAT_EPN) ? EP_STATUS_NACKED : 0) |
                        ((bEPStat & EPSTAT_PO) ? EP_STATUS_ERROR : 0);
                // call handler
                if (_apfnEPIntHandlers[i / 2] != NULL) {
    92a2:	1060      	asrs	r0, r4, #1
            dwIntBit = (1 << i);
            if (USBEpIntSt & dwIntBit) {
                // clear int (and retrieve status)
                USBEpIntClr = dwIntBit;
                Wait4DevInt(CDFULL);
                bEPStat = USBCmdData;
    92a4:	6819      	ldr	r1, [r3, #0]
                        ((bEPStat & EPSTAT_ST) ? EP_STATUS_STALLED : 0) |
                        ((bEPStat & EPSTAT_STP) ? EP_STATUS_SETUP : 0) |
                        ((bEPStat & EPSTAT_EPN) ? EP_STATUS_NACKED : 0) |
                        ((bEPStat & EPSTAT_PO) ? EP_STATUS_ERROR : 0);
                // call handler
                if (_apfnEPIntHandlers[i / 2] != NULL) {
    92a6:	4b08      	ldr	r3, [pc, #32]	; (92c8 <USBHwISR+0xac>)
    92a8:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    92ac:	b12b      	cbz	r3, 92ba <USBHwISR+0x9e>
DEBUG_LED_ON(10);       
                    _apfnEPIntHandlers[i / 2](IDX2EP(i), bStat);
    92ae:	ea40 10c4 	orr.w	r0, r0, r4, lsl #7
    92b2:	b2c0      	uxtb	r0, r0
    92b4:	f001 011f 	and.w	r1, r1, #31
    92b8:	4798      	blx	r3
    // endpoint interrupt
    if (dwStatus & EP_SLOW) {
        // clear EP_SLOW
        USBDevIntClr = EP_SLOW;
        // check all endpoints
        for (i = 0; i < 32; i++) {
    92ba:	3401      	adds	r4, #1
    92bc:	2c20      	cmp	r4, #32
    92be:	d1e4      	bne.n	928a <USBHwISR+0x6e>
    92c0:	bd38      	pop	{r3, r4, r5, pc}
    92c2:	bf00      	nop
    92c4:	5000c200 	.word	0x5000c200
    92c8:	10000f6c 	.word	0x10000f6c
    92cc:	5000c210 	.word	0x5000c210
    92d0:	00f50200 	.word	0x00f50200
    92d4:	5000c214 	.word	0x5000c214
    92d8:	5000c208 	.word	0x5000c208
    92dc:	00fe0200 	.word	0x00fe0200
    92e0:	5000c230 	.word	0x5000c230
    92e4:	5000c238 	.word	0x5000c238

000092e8 <USBHwInit>:
    acts as a pull-up and so prevents detection of USB disconnect.
        
    @return TRUE if the hardware was successfully initialised
 */
BOOL USBHwInit(void)
{
    92e8:	b508      	push	{r3, lr}
#ifdef LPC17xx
	// P2.9 is USB_CONNECT
    PINSEL4 = (PINSEL4 & ~(3 << 18)) | (1 << 18);
    92ea:	4b24      	ldr	r3, [pc, #144]	; (937c <USBHwInit+0x94>)
    92ec:	681a      	ldr	r2, [r3, #0]
    92ee:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
    92f2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
    92f6:	601a      	str	r2, [r3, #0]

	// P1.18 is USB_UP_LED
    PINSEL3 = (PINSEL3 & ~(3 << 4)) | (1 << 4);
    92f8:	f853 2c04 	ldr.w	r2, [r3, #-4]
    92fc:	f022 0230 	bic.w	r2, r2, #48	; 0x30
    9300:	f042 0210 	orr.w	r2, r2, #16
    9304:	f843 2c04 	str.w	r2, [r3, #-4]

	// P1.30 is VBUS
    PINSEL3 = (PINSEL3 & ~(3 << 28)) | (2 << 28);
    9308:	f853 2c04 	ldr.w	r2, [r3, #-4]
    930c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
    9310:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
    9314:	f843 2c04 	str.w	r2, [r3, #-4]

	// P0.29 is USB_D+
    PINSEL1 = (PINSEL1 & ~(3 << 26)) | (1 << 26);
    9318:	f853 2c0c 	ldr.w	r2, [r3, #-12]
    931c:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
    9320:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
    9324:	f843 2c0c 	str.w	r2, [r3, #-12]

	// P0.30 is USB_D-
    PINSEL1 = (PINSEL1 & ~(3 << 28)) | (1 << 28);
    9328:	f853 2c0c 	ldr.w	r2, [r3, #-12]
    932c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
    9330:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    9334:	f843 2c0c 	str.w	r2, [r3, #-12]

	// enable PUSB
	PCONP |= PCONP_PCUSB;
    9338:	4b11      	ldr	r3, [pc, #68]	; (9380 <USBHwInit+0x98>)
    933a:	681a      	ldr	r2, [r3, #0]
    933c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
    9340:	601a      	str	r2, [r3, #0]

	/* enable the USB controller clocks */
    USBClkCtrl |= (USBClkCtrl_DEV_CLK_EN | USBClkCtrl_AHB_CLK_EN);
    9342:	4b10      	ldr	r3, [pc, #64]	; (9384 <USBHwInit+0x9c>)
    9344:	681a      	ldr	r2, [r3, #0]
    9346:	f042 0212 	orr.w	r2, r2, #18
    934a:	601a      	str	r2, [r3, #0]
    while (!(USBClkSt & USBClkSt_DEV_CLK_ON));
    934c:	4b0e      	ldr	r3, [pc, #56]	; (9388 <USBHwInit+0xa0>)
    934e:	681a      	ldr	r2, [r3, #0]
    9350:	0792      	lsls	r2, r2, #30
    9352:	d5fb      	bpl.n	934c <USBHwInit+0x64>
    while (!(USBClkSt & USBClkSt_AHB_CLK_ON));
    9354:	681a      	ldr	r2, [r3, #0]
    9356:	06d0      	lsls	r0, r2, #27
    9358:	d5fc      	bpl.n	9354 <USBHwInit+0x6c>
#endif

#endif
    
    // disable/clear all interrupts for now
    USBDevIntEn = 0;
    935a:	4b0c      	ldr	r3, [pc, #48]	; (938c <USBHwInit+0xa4>)
    935c:	2000      	movs	r0, #0
    USBDevIntClr = 0xFFFFFFFF;
    935e:	4a0c      	ldr	r2, [pc, #48]	; (9390 <USBHwInit+0xa8>)
#endif

#endif
    
    // disable/clear all interrupts for now
    USBDevIntEn = 0;
    9360:	6018      	str	r0, [r3, #0]
    USBDevIntClr = 0xFFFFFFFF;
    9362:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    9366:	6013      	str	r3, [r2, #0]
    USBDevIntPri = 0;
    9368:	6250      	str	r0, [r2, #36]	; 0x24

    USBEpIntEn = 0;
    936a:	62d0      	str	r0, [r2, #44]	; 0x2c
    USBEpIntClr = 0xFFFFFFFF;
    936c:	6313      	str	r3, [r2, #48]	; 0x30
    USBEpIntPri = 0;
    936e:	4b09      	ldr	r3, [pc, #36]	; (9394 <USBHwInit+0xac>)
    9370:	6018      	str	r0, [r3, #0]

    // by default, only ACKs generate interrupts
    USBHwNakIntEnable(0);
    9372:	f7ff febc 	bl	90ee <USBHwNakIntEnable>
    DEBUG_LED_INIT(8);
    DEBUG_LED_INIT(9);
    DEBUG_LED_INIT(10);

    return TRUE;
}
    9376:	2001      	movs	r0, #1
    9378:	bd08      	pop	{r3, pc}
    937a:	bf00      	nop
    937c:	4002c010 	.word	0x4002c010
    9380:	400fc0c4 	.word	0x400fc0c4
    9384:	5000cff4 	.word	0x5000cff4
    9388:	5000cff8 	.word	0x5000cff8
    938c:	5000c204 	.word	0x5000c204
    9390:	5000c208 	.word	0x5000c208
    9394:	5000c240 	.word	0x5000c240

00009398 <USBFilterOsVendorMessage>:
	@param [out]	*ppbData	Descriptor data
	
	@return TRUE if the request was handled by this filter, FALSE otherwise
 */
BOOL USBFilterOsVendorMessage(TSetupPacket *pSetup, BOOL *pfSuccess, int *piLen, U8 **ppbData)
{
    9398:	b570      	push	{r4, r5, r6, lr}
	if(bMsVendorIndex == 0)	{
    939a:	4c16      	ldr	r4, [pc, #88]	; (93f4 <USBFilterOsVendorMessage+0x5c>)
    939c:	2500      	movs	r5, #0
    939e:	7824      	ldrb	r4, [r4, #0]
    93a0:	b314      	cbz	r4, 93e8 <USBFilterOsVendorMessage+0x50>
		// Feature is disabled.
		return FALSE;
	}
	
	if(pSetup->bRequest == bMsVendorIndex) {
    93a2:	7846      	ldrb	r6, [r0, #1]
    93a4:	42a6      	cmp	r6, r4
    93a6:	d121      	bne.n	93ec <USBFilterOsVendorMessage+0x54>
	
		int iRequestLength = pSetup->wLength;
		U8 bInterfaceNumber = GET_OS_DESC_INTERFACE(pSetup->wValue);
		U8 bPageNumber = GET_OS_DESC_PAGE(pSetup->wValue);
	
		switch (pSetup->wIndex) {
    93a8:	8884      	ldrh	r4, [r0, #4]
		return FALSE;
	}
	
	if(pSetup->bRequest == bMsVendorIndex) {
		// Fail unless we make it to the end.
		*pfSuccess = FALSE;
    93aa:	600d      	str	r5, [r1, #0]
	
		int iRequestLength = pSetup->wLength;
		U8 bInterfaceNumber = GET_OS_DESC_INTERFACE(pSetup->wValue);
		U8 bPageNumber = GET_OS_DESC_PAGE(pSetup->wValue);
	
		switch (pSetup->wIndex) {
    93ac:	2c04      	cmp	r4, #4
	
	if(pSetup->bRequest == bMsVendorIndex) {
		// Fail unless we make it to the end.
		*pfSuccess = FALSE;
	
		int iRequestLength = pSetup->wLength;
    93ae:	88c6      	ldrh	r6, [r0, #6]
		U8 bInterfaceNumber = GET_OS_DESC_INTERFACE(pSetup->wValue);
		U8 bPageNumber = GET_OS_DESC_PAGE(pSetup->wValue);
    93b0:	8845      	ldrh	r5, [r0, #2]
	
		switch (pSetup->wIndex) {
    93b2:	d005      	beq.n	93c0 <USBFilterOsVendorMessage+0x28>
    93b4:	2c05      	cmp	r4, #5
    93b6:	d11b      	bne.n	93f0 <USBFilterOsVendorMessage+0x58>
			*ppbData = (U8*)abExtendedOsFeatureDescriptor;
			*piLen = sizeof(abExtendedOsFeatureDescriptor);
			break;
			
		case DESC_EXT_OS_PROPERTIES:
			*ppbData = abExtendedPropertiesFeatureDescriptor;
    93b8:	480f      	ldr	r0, [pc, #60]	; (93f8 <USBFilterOsVendorMessage+0x60>)
    93ba:	6018      	str	r0, [r3, #0]
			*piLen = sizeof(abExtendedPropertiesFeatureDescriptor);			
    93bc:	2092      	movs	r0, #146	; 0x92
    93be:	e002      	b.n	93c6 <USBFilterOsVendorMessage+0x2e>
		U8 bInterfaceNumber = GET_OS_DESC_INTERFACE(pSetup->wValue);
		U8 bPageNumber = GET_OS_DESC_PAGE(pSetup->wValue);
	
		switch (pSetup->wIndex) {
		case DESC_EXT_OS_FEATURES:
			*ppbData = (U8*)abExtendedOsFeatureDescriptor;
    93c0:	480e      	ldr	r0, [pc, #56]	; (93fc <USBFilterOsVendorMessage+0x64>)
    93c2:	6018      	str	r0, [r3, #0]
			*piLen = sizeof(abExtendedOsFeatureDescriptor);
    93c4:	2028      	movs	r0, #40	; 0x28
			break;
			
		case DESC_EXT_OS_PROPERTIES:
			*ppbData = abExtendedPropertiesFeatureDescriptor;
			*piLen = sizeof(abExtendedPropertiesFeatureDescriptor);			
    93c6:	6010      	str	r0, [r2, #0]
			return TRUE;
		}
		
		// Decide what portion of the descriptor to return.
		int iPageOffset = bPageNumber*0x10000; // This will probably always be zero...
		if (*piLen < iPageOffset) {
    93c8:	6814      	ldr	r4, [r2, #0]
		default:
			return TRUE;
		}
		
		// Decide what portion of the descriptor to return.
		int iPageOffset = bPageNumber*0x10000; // This will probably always be zero...
    93ca:	0a28      	lsrs	r0, r5, #8
    93cc:	0400      	lsls	r0, r0, #16
		if (*piLen < iPageOffset) {
    93ce:	4284      	cmp	r4, r0
    93d0:	db0e      	blt.n	93f0 <USBFilterOsVendorMessage+0x58>
			// Not enough data for the requested offset.
			return TRUE;
		}
		*ppbData += iPageOffset;
    93d2:	681d      	ldr	r5, [r3, #0]
    93d4:	4405      	add	r5, r0
		*piLen -= iPageOffset;
    93d6:	1a20      	subs	r0, r4, r0
		int iPageOffset = bPageNumber*0x10000; // This will probably always be zero...
		if (*piLen < iPageOffset) {
			// Not enough data for the requested offset.
			return TRUE;
		}
		*ppbData += iPageOffset;
    93d8:	601d      	str	r5, [r3, #0]
    93da:	42b0      	cmp	r0, r6
    93dc:	bfd4      	ite	le
    93de:	6010      	strle	r0, [r2, #0]
    93e0:	6016      	strgt	r6, [r2, #0]
		if (*piLen > iRequestLength) {
			// Clip data longer than the requested length
			*piLen = iRequestLength;
		}
	
		*pfSuccess = TRUE;
    93e2:	2001      	movs	r0, #1
    93e4:	6008      	str	r0, [r1, #0]
		return TRUE;
    93e6:	bd70      	pop	{r4, r5, r6, pc}
 */
BOOL USBFilterOsVendorMessage(TSetupPacket *pSetup, BOOL *pfSuccess, int *piLen, U8 **ppbData)
{
	if(bMsVendorIndex == 0)	{
		// Feature is disabled.
		return FALSE;
    93e8:	4620      	mov	r0, r4
    93ea:	bd70      	pop	{r4, r5, r6, pc}
    93ec:	4628      	mov	r0, r5
    93ee:	bd70      	pop	{r4, r5, r6, pc}
		
		// Decide what portion of the descriptor to return.
		int iPageOffset = bPageNumber*0x10000; // This will probably always be zero...
		if (*piLen < iPageOffset) {
			// Not enough data for the requested offset.
			return TRUE;
    93f0:	2001      	movs	r0, #1
		return TRUE;
	}
	
	// These are not the requests you are looking for
	return FALSE;
}
    93f2:	bd70      	pop	{r4, r5, r6, pc}
    93f4:	10000fb4 	.word	0x10000fb4
    93f8:	1000095d 	.word	0x1000095d
    93fc:	0000a938 	.word	0x0000a938

00009400 <USBRegisterWinusbInterface>:
	@param [in]		pcInterfaceGuid			ASCII String GUID in curly braces
												Windows will use this as a 
												Device Interface GUID
 */
void USBRegisterWinusbInterface(U8 bVendorRequestIndex, const char* pcInterfaceGuid)
{
    9400:	b510      	push	{r4, lr}
	bMsVendorIndex = bVendorRequestIndex;
    9402:	4b0a      	ldr	r3, [pc, #40]	; (942c <USBRegisterWinusbInterface+0x2c>)
    9404:	7018      	strb	r0, [r3, #0]
	
	if(!pcInterfaceGuid) {
    9406:	b179      	cbz	r1, 9428 <USBRegisterWinusbInterface+0x28>
    9408:	4b09      	ldr	r3, [pc, #36]	; (9430 <USBRegisterWinusbInterface+0x30>)
    940a:	2200      	movs	r2, #0
	// Trust that the caller did the right thing, but ensure double null termination if string terminates early.
	U8* pbWriteCursor = abExtendedPropertiesFeatureDescriptor + EXTENDEDPROPERTIESFEATURE_GUIDSTRINGOFFSET;
	const int ciMaxLength = 38;
	
	for(int i = 0; i < ciMaxLength; i++) {
		if(!pcInterfaceGuid[i]) break;
    940c:	5c8c      	ldrb	r4, [r1, r2]
    940e:	1e98      	subs	r0, r3, #2
    9410:	b13c      	cbz	r4, 9422 <USBRegisterWinusbInterface+0x22>
	// Copy GUID into Extended Properties feature descriptor.
	// Trust that the caller did the right thing, but ensure double null termination if string terminates early.
	U8* pbWriteCursor = abExtendedPropertiesFeatureDescriptor + EXTENDEDPROPERTIESFEATURE_GUIDSTRINGOFFSET;
	const int ciMaxLength = 38;
	
	for(int i = 0; i < ciMaxLength; i++) {
    9412:	3201      	adds	r2, #1
    9414:	2a26      	cmp	r2, #38	; 0x26
    9416:	4618      	mov	r0, r3
		if(!pcInterfaceGuid[i]) break;
		pbWriteCursor[0] = (U8) pcInterfaceGuid[i];
    9418:	f803 4c02 	strb.w	r4, [r3, #-2]
    941c:	f103 0302 	add.w	r3, r3, #2
	// Copy GUID into Extended Properties feature descriptor.
	// Trust that the caller did the right thing, but ensure double null termination if string terminates early.
	U8* pbWriteCursor = abExtendedPropertiesFeatureDescriptor + EXTENDEDPROPERTIESFEATURE_GUIDSTRINGOFFSET;
	const int ciMaxLength = 38;
	
	for(int i = 0; i < ciMaxLength; i++) {
    9420:	d1f4      	bne.n	940c <USBRegisterWinusbInterface+0xc>
		if(!pcInterfaceGuid[i]) break;
		pbWriteCursor[0] = (U8) pcInterfaceGuid[i];
		pbWriteCursor += 2;
	}
	// Double terminate
	pbWriteCursor[0] = 0;
    9422:	2300      	movs	r3, #0
    9424:	7003      	strb	r3, [r0, #0]
	pbWriteCursor[2] = 0;
    9426:	7083      	strb	r3, [r0, #2]
    9428:	bd10      	pop	{r4, pc}
    942a:	bf00      	nop
    942c:	10000fb4 	.word	0x10000fb4
    9430:	100009a1 	.word	0x100009a1

00009434 <USBRegisterDescriptors>:

	@param [in]	pabDescriptors	The descriptor byte array
 */
void USBRegisterDescriptors(U8 *pabDescriptors)
{
	pabDescrip = pabDescriptors;
    9434:	4b01      	ldr	r3, [pc, #4]	; (943c <USBRegisterDescriptors+0x8>)
    9436:	6058      	str	r0, [r3, #4]
    9438:	4770      	bx	lr
    943a:	bf00      	nop
    943c:	10000fb4 	.word	0x10000fb4

00009440 <USBGetDescriptor>:
	@param [out]	*ppbData	Descriptor data
	
	@return TRUE if the descriptor was found, FALSE otherwise
 */
BOOL USBGetDescriptor(U16 wTypeIndex, U16 wLangID, int *piLen, U8 **ppbData)
{
    9440:	b5f0      	push	{r4, r5, r6, r7, lr}
	U8	*pab;
	int iCurIndex;
	
	ASSERT(pabDescrip != NULL);

	bType = GET_DESC_TYPE(wTypeIndex);
    9442:	0a05      	lsrs	r5, r0, #8
	bIndex = GET_DESC_INDEX(wTypeIndex);
	
    if (bType == DESC_STRING &&
    9444:	2d03      	cmp	r5, #3
	int iCurIndex;
	
	ASSERT(pabDescrip != NULL);

	bType = GET_DESC_TYPE(wTypeIndex);
	bIndex = GET_DESC_INDEX(wTypeIndex);
    9446:	b2c6      	uxtb	r6, r0
    9448:	4911      	ldr	r1, [pc, #68]	; (9490 <USBGetDescriptor+0x50>)
	
    if (bType == DESC_STRING &&
    944a:	d108      	bne.n	945e <USBGetDescriptor+0x1e>
    944c:	2eee      	cmp	r6, #238	; 0xee
    944e:	d106      	bne.n	945e <USBGetDescriptor+0x1e>
	@return TRUE if the descriptor was found, FALSE otherwise
 */
BOOL USBGetOsStringDescriptor(int *piLen, U8 **ppbData)
{
	// The last character in the OS String descriptor specifies the vendor request index to use.
	abOsStringDescriptor[sizeof(abOsStringDescriptor)-2] = bMsVendorIndex;
    9450:	4810      	ldr	r0, [pc, #64]	; (9494 <USBGetDescriptor+0x54>)
    9452:	7809      	ldrb	r1, [r1, #0]
	
	*ppbData = abOsStringDescriptor;
    9454:	3092      	adds	r0, #146	; 0x92
	@return TRUE if the descriptor was found, FALSE otherwise
 */
BOOL USBGetOsStringDescriptor(int *piLen, U8 **ppbData)
{
	// The last character in the OS String descriptor specifies the vendor request index to use.
	abOsStringDescriptor[sizeof(abOsStringDescriptor)-2] = bMsVendorIndex;
    9456:	7401      	strb	r1, [r0, #16]
	
	*ppbData = abOsStringDescriptor;
    9458:	6018      	str	r0, [r3, #0]
	*piLen = sizeof(abOsStringDescriptor);
    945a:	2312      	movs	r3, #18
    945c:	e012      	b.n	9484 <USBGetDescriptor+0x44>
            return TRUE;
        }
    }
    	
	
	pab = (U8 *)pabDescrip;
    945e:	6849      	ldr	r1, [r1, #4]
	iCurIndex = 0;
    9460:	2400      	movs	r4, #0
	
	while (pab[DESC_bLength] != 0) {
    9462:	e001      	b.n	9468 <USBGetDescriptor+0x28>
					// normally length is at offset 0
					*piLen = pab[DESC_bLength];
				}
				return TRUE;
			}
			iCurIndex++;
    9464:	3401      	adds	r4, #1
		}
		// skip to next descriptor
		pab += pab[DESC_bLength];
    9466:	4401      	add	r1, r0
    	
	
	pab = (U8 *)pabDescrip;
	iCurIndex = 0;
	
	while (pab[DESC_bLength] != 0) {
    9468:	7808      	ldrb	r0, [r1, #0]
    946a:	b180      	cbz	r0, 948e <USBGetDescriptor+0x4e>
		if (pab[DESC_bDescriptorType] == bType) {
    946c:	784f      	ldrb	r7, [r1, #1]
    946e:	42af      	cmp	r7, r5
    9470:	d1f9      	bne.n	9466 <USBGetDescriptor+0x26>
			if (iCurIndex == bIndex) {
    9472:	42b4      	cmp	r4, r6
    9474:	d1f6      	bne.n	9464 <USBGetDescriptor+0x24>
				// set data pointer
				*ppbData = pab;
				// get length from structure
				if (bType == DESC_CONFIGURATION) {
    9476:	2d02      	cmp	r5, #2
	
	while (pab[DESC_bLength] != 0) {
		if (pab[DESC_bDescriptorType] == bType) {
			if (iCurIndex == bIndex) {
				// set data pointer
				*ppbData = pab;
    9478:	6019      	str	r1, [r3, #0]
				// get length from structure
				if (bType == DESC_CONFIGURATION) {
    947a:	d106      	bne.n	948a <USBGetDescriptor+0x4a>
					// configuration descriptor is an exception, length is at offset 2 and 3
					*piLen =	(pab[CONF_DESC_wTotalLength]) |
								(pab[CONF_DESC_wTotalLength + 1] << 8);
    947c:	78c8      	ldrb	r0, [r1, #3]
				// set data pointer
				*ppbData = pab;
				// get length from structure
				if (bType == DESC_CONFIGURATION) {
					// configuration descriptor is an exception, length is at offset 2 and 3
					*piLen =	(pab[CONF_DESC_wTotalLength]) |
    947e:	788b      	ldrb	r3, [r1, #2]
    9480:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
    9484:	6013      	str	r3, [r2, #0]
				}
				else {
					// normally length is at offset 0
					*piLen = pab[DESC_bLength];
				}
				return TRUE;
    9486:	2001      	movs	r0, #1
    9488:	bdf0      	pop	{r4, r5, r6, r7, pc}
					*piLen =	(pab[CONF_DESC_wTotalLength]) |
								(pab[CONF_DESC_wTotalLength + 1] << 8);
				}
				else {
					// normally length is at offset 0
					*piLen = pab[DESC_bLength];
    948a:	780b      	ldrb	r3, [r1, #0]
    948c:	e7fa      	b.n	9484 <USBGetDescriptor+0x44>
		pab += pab[DESC_bLength];
	}
	// nothing found
	DBG("Desc %x not found!\n", wTypeIndex);
	return FALSE;
}
    948e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9490:	10000fb4 	.word	0x10000fb4
    9494:	1000095d 	.word	0x1000095d

00009498 <USBHandleStandardRequest>:
	@param [in]		ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
BOOL USBHandleStandardRequest(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
    9498:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	// try the custom request handler first
	if ((pfnHandleCustomReq != NULL) && pfnHandleCustomReq(pSetup, piLen, ppbData)) {
    949c:	4e4b      	ldr	r6, [pc, #300]	; (95cc <USBHandleStandardRequest+0x134>)
	@param [in]		ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
BOOL USBHandleStandardRequest(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
    949e:	4604      	mov	r4, r0
	// try the custom request handler first
	if ((pfnHandleCustomReq != NULL) && pfnHandleCustomReq(pSetup, piLen, ppbData)) {
    94a0:	68b3      	ldr	r3, [r6, #8]
	@param [in]		ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
BOOL USBHandleStandardRequest(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
    94a2:	460d      	mov	r5, r1
    94a4:	4617      	mov	r7, r2
    94a6:	46b0      	mov	r8, r6
	// try the custom request handler first
	if ((pfnHandleCustomReq != NULL) && pfnHandleCustomReq(pSetup, piLen, ppbData)) {
    94a8:	b943      	cbnz	r3, 94bc <USBHandleStandardRequest+0x24>
		return TRUE;
	}
	
	switch (REQTYPE_GET_RECIP(pSetup->bmRequestType)) {
    94aa:	7826      	ldrb	r6, [r4, #0]
    94ac:	f006 061f 	and.w	r6, r6, #31
    94b0:	2e01      	cmp	r6, #1
    94b2:	d053      	beq.n	955c <USBHandleStandardRequest+0xc4>
    94b4:	d306      	bcc.n	94c4 <USBHandleStandardRequest+0x2c>
    94b6:	2e02      	cmp	r6, #2
    94b8:	d062      	beq.n	9580 <USBHandleStandardRequest+0xe8>
    94ba:	e081      	b.n	95c0 <USBHandleStandardRequest+0x128>
	@return TRUE if the request was handled successfully
 */
BOOL USBHandleStandardRequest(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
	// try the custom request handler first
	if ((pfnHandleCustomReq != NULL) && pfnHandleCustomReq(pSetup, piLen, ppbData)) {
    94bc:	4798      	blx	r3
    94be:	2800      	cmp	r0, #0
    94c0:	d0f3      	beq.n	94aa <USBHandleStandardRequest+0x12>
    94c2:	e080      	b.n	95c6 <USBHandleStandardRequest+0x12e>
 */
static BOOL HandleStdDeviceReq(TSetupPacket *pSetup, int *piLen, U8 **ppbData)
{
	U8	*pbData = *ppbData;

	switch (pSetup->bRequest) {
    94c4:	7862      	ldrb	r2, [r4, #1]

	@return TRUE if the request was handled successfully
 */
static BOOL HandleStdDeviceReq(TSetupPacket *pSetup, int *piLen, U8 **ppbData)
{
	U8	*pbData = *ppbData;
    94c6:	683b      	ldr	r3, [r7, #0]

	switch (pSetup->bRequest) {
    94c8:	2a09      	cmp	r2, #9
    94ca:	d879      	bhi.n	95c0 <USBHandleStandardRequest+0x128>
    94cc:	e8df f002 	tbb	[pc, r2]
    94d0:	78787805 	.word	0x78787805
    94d4:	780d0978 	.word	0x780d0978
    94d8:	1c15      	.short	0x1c15
	
	case REQ_GET_STATUS:
		// bit 0: self-powered
		// bit 1: remote wakeup = not supported
		pbData[0] = 0;
    94da:	2200      	movs	r2, #0
    94dc:	701a      	strb	r2, [r3, #0]
		pbData[1] = 0;
    94de:	705a      	strb	r2, [r3, #1]
    94e0:	e045      	b.n	956e <USBHandleStandardRequest+0xd6>
		*piLen = 2;
		break;
		
	case REQ_SET_ADDRESS:
		USBHwSetAddress(pSetup->wValue);
    94e2:	78a0      	ldrb	r0, [r4, #2]
    94e4:	f7ff fdf8 	bl	90d8 <USBHwSetAddress>
    94e8:	e06d      	b.n	95c6 <USBHandleStandardRequest+0x12e>
		break;

	case REQ_GET_DESCRIPTOR:
		DBG("D%x", pSetup->wValue);
		return USBGetDescriptor(pSetup->wValue, pSetup->wIndex, piLen, ppbData);
    94ea:	8860      	ldrh	r0, [r4, #2]
    94ec:	88a1      	ldrh	r1, [r4, #4]
    94ee:	462a      	mov	r2, r5
    94f0:	463b      	mov	r3, r7
	case REQTYPE_RECIP_DEVICE:		return HandleStdDeviceReq(pSetup, piLen, ppbData);
	case REQTYPE_RECIP_INTERFACE:	return HandleStdInterfaceReq(pSetup, piLen, ppbData);
	case REQTYPE_RECIP_ENDPOINT: 	return HandleStdEndPointReq(pSetup, piLen, ppbData);
	default: 						return FALSE;
	}
}
    94f2:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		USBHwSetAddress(pSetup->wValue);
		break;

	case REQ_GET_DESCRIPTOR:
		DBG("D%x", pSetup->wValue);
		return USBGetDescriptor(pSetup->wValue, pSetup->wIndex, piLen, ppbData);
    94f6:	f7ff bfa3 	b.w	9440 <USBGetDescriptor>

	case REQ_GET_CONFIGURATION:
		// indicate if we are configured
		pbData[0] = bConfiguration;
    94fa:	f898 200c 	ldrb.w	r2, [r8, #12]
		*piLen = 1;
    94fe:	2001      	movs	r0, #1
		DBG("D%x", pSetup->wValue);
		return USBGetDescriptor(pSetup->wValue, pSetup->wIndex, piLen, ppbData);

	case REQ_GET_CONFIGURATION:
		// indicate if we are configured
		pbData[0] = bConfiguration;
    9500:	701a      	strb	r2, [r3, #0]
		*piLen = 1;
    9502:	6028      	str	r0, [r5, #0]
    9504:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		break;

	case REQ_SET_CONFIGURATION:
		if (!USBSetConfiguration(pSetup->wValue & 0xFF, 0)) {
    9508:	78a6      	ldrb	r6, [r4, #2]
	U8	bEP;
	U16	wMaxPktSize;
	
	ASSERT(pabDescrip != NULL);

	if (bConfigIndex == 0) {
    950a:	b90e      	cbnz	r6, 9510 <USBHandleStandardRequest+0x78>
		// unconfigure device
		USBHwConfigDevice(FALSE);
    950c:	4630      	mov	r0, r6
    950e:	e01f      	b.n	9550 <USBHandleStandardRequest+0xb8>
	}
	else {
		// configure endpoints for this configuration/altsetting
		pab = (U8 *)pabDescrip;
		bCurConfig = 0xFF;
		bCurAltSetting = 0xFF;
    9510:	27ff      	movs	r7, #255	; 0xff
		// unconfigure device
		USBHwConfigDevice(FALSE);
	}
	else {
		// configure endpoints for this configuration/altsetting
		pab = (U8 *)pabDescrip;
    9512:	f8d8 5004 	ldr.w	r5, [r8, #4]
		bCurConfig = 0xFF;
    9516:	46b9      	mov	r9, r7
		bCurAltSetting = 0xFF;

		while (pab[DESC_bLength] != 0) {
    9518:	782b      	ldrb	r3, [r5, #0]
    951a:	b1c3      	cbz	r3, 954e <USBHandleStandardRequest+0xb6>

			switch (pab[DESC_bDescriptorType]) {
    951c:	786b      	ldrb	r3, [r5, #1]
    951e:	2b04      	cmp	r3, #4
    9520:	d006      	beq.n	9530 <USBHandleStandardRequest+0x98>
    9522:	2b05      	cmp	r3, #5
    9524:	d006      	beq.n	9534 <USBHandleStandardRequest+0x9c>
    9526:	2b02      	cmp	r3, #2
    9528:	d10e      	bne.n	9548 <USBHandleStandardRequest+0xb0>

			case DESC_CONFIGURATION:
				// remember current configuration index
				bCurConfig = pab[CONF_DESC_bConfigurationValue];
    952a:	f895 9005 	ldrb.w	r9, [r5, #5]
    952e:	e00b      	b.n	9548 <USBHandleStandardRequest+0xb0>
				break;

			case DESC_INTERFACE:
				// remember current alternate setting
				bCurAltSetting = pab[INTF_DESC_bAlternateSetting];
    9530:	78ef      	ldrb	r7, [r5, #3]
    9532:	e009      	b.n	9548 <USBHandleStandardRequest+0xb0>
				break;

			case DESC_ENDPOINT:
				if ((bCurConfig == bConfigIndex) &&
    9534:	45b1      	cmp	r9, r6
    9536:	d107      	bne.n	9548 <USBHandleStandardRequest+0xb0>
    9538:	b937      	cbnz	r7, 9548 <USBHandleStandardRequest+0xb0>
					(bCurAltSetting == bAltSetting)) {
					// endpoint found for desired config and alternate setting
					bEP = pab[ENDP_DESC_bEndpointAddress];
					wMaxPktSize = 	(pab[ENDP_DESC_wMaxPacketSize]) |
									(pab[ENDP_DESC_wMaxPacketSize + 1] << 8);
    953a:	7969      	ldrb	r1, [r5, #5]
			case DESC_ENDPOINT:
				if ((bCurConfig == bConfigIndex) &&
					(bCurAltSetting == bAltSetting)) {
					// endpoint found for desired config and alternate setting
					bEP = pab[ENDP_DESC_bEndpointAddress];
					wMaxPktSize = 	(pab[ENDP_DESC_wMaxPacketSize]) |
    953c:	792b      	ldrb	r3, [r5, #4]
									(pab[ENDP_DESC_wMaxPacketSize + 1] << 8);
					// configure endpoint
					USBHwEPConfig(bEP, wMaxPktSize);
    953e:	78a8      	ldrb	r0, [r5, #2]
    9540:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
    9544:	f7ff fd86 	bl	9054 <USBHwEPConfig>

			default:
				break;
			}
			// skip to next descriptor
			pab += pab[DESC_bLength];
    9548:	782b      	ldrb	r3, [r5, #0]
    954a:	441d      	add	r5, r3
    954c:	e7e4      	b.n	9518 <USBHandleStandardRequest+0x80>
		}
		
		// configure device
		USBHwConfigDevice(TRUE);
    954e:	2001      	movs	r0, #1
    9550:	f7ff fe5e 	bl	9210 <USBHwConfigDevice>
		if (!USBSetConfiguration(pSetup->wValue & 0xFF, 0)) {
			DBG("USBSetConfiguration failed!\n");
			return FALSE;
		}
		// configuration successful, update current configuration
		bConfiguration = pSetup->wValue & 0xFF;	
    9554:	8863      	ldrh	r3, [r4, #2]
    9556:	f888 300c 	strb.w	r3, [r8, #12]
    955a:	e034      	b.n	95c6 <USBHandleStandardRequest+0x12e>
 */
static BOOL HandleStdInterfaceReq(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
	U8	*pbData = *ppbData;

	switch (pSetup->bRequest) {
    955c:	7863      	ldrb	r3, [r4, #1]
	@param [in,out]	*piLen		Pointer to data length
	@param [in]		ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
BOOL USBHandleStandardRequest(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
    955e:	683a      	ldr	r2, [r7, #0]
 */
static BOOL HandleStdInterfaceReq(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
	U8	*pbData = *ppbData;

	switch (pSetup->bRequest) {
    9560:	2b0a      	cmp	r3, #10
    9562:	d006      	beq.n	9572 <USBHandleStandardRequest+0xda>
    9564:	2b0b      	cmp	r3, #11
    9566:	d007      	beq.n	9578 <USBHandleStandardRequest+0xe0>
    9568:	bb53      	cbnz	r3, 95c0 <USBHandleStandardRequest+0x128>

	case REQ_GET_STATUS:
		// no bits specified
		pbData[0] = 0;
    956a:	7013      	strb	r3, [r2, #0]
		pbData[1] = 0;
    956c:	7053      	strb	r3, [r2, #1]
		*piLen = 2;
    956e:	2302      	movs	r3, #2
    9570:	e004      	b.n	957c <USBHandleStandardRequest+0xe4>
		// not defined for interface
		return FALSE;
	
	case REQ_GET_INTERFACE:	// TODO use bNumInterfaces
        // there is only one interface, return n-1 (= 0)
		pbData[0] = 0;
    9572:	2300      	movs	r3, #0
    9574:	7013      	strb	r3, [r2, #0]
    9576:	e016      	b.n	95a6 <USBHandleStandardRequest+0x10e>
		*piLen = 1;
		break;
	
	case REQ_SET_INTERFACE:	// TODO use bNumInterfaces
		// there is only one interface (= 0)
		if (pSetup->wValue != 0) {
    9578:	8863      	ldrh	r3, [r4, #2]
    957a:	bb0b      	cbnz	r3, 95c0 <USBHandleStandardRequest+0x128>
			return FALSE;
		}
		*piLen = 0;
    957c:	602b      	str	r3, [r5, #0]
    957e:	e022      	b.n	95c6 <USBHandleStandardRequest+0x12e>
	@param [in,out]	*piLen		Pointer to data length
	@param [in]		ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
BOOL USBHandleStandardRequest(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
    9580:	f8d7 8000 	ldr.w	r8, [r7]
 */
static BOOL HandleStdEndPointReq(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
	U8	*pbData = *ppbData;

	switch (pSetup->bRequest) {
    9584:	7867      	ldrb	r7, [r4, #1]
    9586:	2f01      	cmp	r7, #1
    9588:	d00f      	beq.n	95aa <USBHandleStandardRequest+0x112>
    958a:	d302      	bcc.n	9592 <USBHandleStandardRequest+0xfa>
    958c:	2f03      	cmp	r7, #3
    958e:	d010      	beq.n	95b2 <USBHandleStandardRequest+0x11a>
    9590:	e016      	b.n	95c0 <USBHandleStandardRequest+0x128>
	case REQ_GET_STATUS:
		// bit 0 = endpointed halted or not
		pbData[0] = (USBHwEPGetStatus(pSetup->wIndex) & EP_STATUS_STALLED) ? 1 : 0;
    9592:	7920      	ldrb	r0, [r4, #4]
    9594:	f7ff fdb0 	bl	90f8 <USBHwEPGetStatus>
		pbData[1] = 0;
    9598:	2300      	movs	r3, #0
	U8	*pbData = *ppbData;

	switch (pSetup->bRequest) {
	case REQ_GET_STATUS:
		// bit 0 = endpointed halted or not
		pbData[0] = (USBHwEPGetStatus(pSetup->wIndex) & EP_STATUS_STALLED) ? 1 : 0;
    959a:	f3c0 0040 	ubfx	r0, r0, #1, #1
    959e:	f888 0000 	strb.w	r0, [r8]
		pbData[1] = 0;
    95a2:	f888 3001 	strb.w	r3, [r8, #1]
		*piLen = 2;
    95a6:	602e      	str	r6, [r5, #0]
    95a8:	e00d      	b.n	95c6 <USBHandleStandardRequest+0x12e>
		break;
		
	case REQ_CLEAR_FEATURE:
		if (pSetup->wValue == FEA_ENDPOINT_HALT) {
    95aa:	8861      	ldrh	r1, [r4, #2]
    95ac:	b941      	cbnz	r1, 95c0 <USBHandleStandardRequest+0x128>
			// clear HALT by unstalling
			USBHwEPStall(pSetup->wIndex, FALSE);
    95ae:	7920      	ldrb	r0, [r4, #4]
    95b0:	e003      	b.n	95ba <USBHandleStandardRequest+0x122>
		}
		// only ENDPOINT_HALT defined for endpoints
		return FALSE;
	
	case REQ_SET_FEATURE:
		if (pSetup->wValue == FEA_ENDPOINT_HALT) {
    95b2:	8863      	ldrh	r3, [r4, #2]
    95b4:	b923      	cbnz	r3, 95c0 <USBHandleStandardRequest+0x128>
			// set HALT by stalling
			USBHwEPStall(pSetup->wIndex, TRUE);
    95b6:	7920      	ldrb	r0, [r4, #4]
    95b8:	2101      	movs	r1, #1
    95ba:	f7ff fdb7 	bl	912c <USBHwEPStall>
    95be:	e002      	b.n	95c6 <USBHandleStandardRequest+0x12e>
	
	switch (REQTYPE_GET_RECIP(pSetup->bmRequestType)) {
	case REQTYPE_RECIP_DEVICE:		return HandleStdDeviceReq(pSetup, piLen, ppbData);
	case REQTYPE_RECIP_INTERFACE:	return HandleStdInterfaceReq(pSetup, piLen, ppbData);
	case REQTYPE_RECIP_ENDPOINT: 	return HandleStdEndPointReq(pSetup, piLen, ppbData);
	default: 						return FALSE;
    95c0:	2000      	movs	r0, #0
    95c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 */
BOOL USBHandleStandardRequest(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
	// try the custom request handler first
	if ((pfnHandleCustomReq != NULL) && pfnHandleCustomReq(pSetup, piLen, ppbData)) {
		return TRUE;
    95c6:	2001      	movs	r0, #1
	case REQTYPE_RECIP_DEVICE:		return HandleStdDeviceReq(pSetup, piLen, ppbData);
	case REQTYPE_RECIP_INTERFACE:	return HandleStdInterfaceReq(pSetup, piLen, ppbData);
	case REQTYPE_RECIP_ENDPOINT: 	return HandleStdEndPointReq(pSetup, piLen, ppbData);
	default: 						return FALSE;
	}
}
    95c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    95cc:	10000fb4 	.word	0x10000fb4

000095d0 <__aeabi_llsl>:
    95d0:	4091      	lsls	r1, r2
    95d2:	1c03      	adds	r3, r0, #0
    95d4:	4090      	lsls	r0, r2
    95d6:	469c      	mov	ip, r3
    95d8:	3a20      	subs	r2, #32
    95da:	4093      	lsls	r3, r2
    95dc:	4319      	orrs	r1, r3
    95de:	4252      	negs	r2, r2
    95e0:	4663      	mov	r3, ip
    95e2:	40d3      	lsrs	r3, r2
    95e4:	4319      	orrs	r1, r3
    95e6:	4770      	bx	lr

000095e8 <malloc>:
    95e8:	f240 4348 	movw	r3, #1096	; 0x448
    95ec:	f2c1 0300 	movt	r3, #4096	; 0x1000
    95f0:	4601      	mov	r1, r0
    95f2:	6818      	ldr	r0, [r3, #0]
    95f4:	f000 b808 	b.w	9608 <_malloc_r>

000095f8 <free>:
    95f8:	f240 4348 	movw	r3, #1096	; 0x448
    95fc:	f2c1 0300 	movt	r3, #4096	; 0x1000
    9600:	4601      	mov	r1, r0
    9602:	6818      	ldr	r0, [r3, #0]
    9604:	f000 bbf6 	b.w	9df4 <_free_r>

00009608 <_malloc_r>:
    9608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    960c:	f101 050b 	add.w	r5, r1, #11
    9610:	2d16      	cmp	r5, #22
    9612:	bf87      	ittee	hi
    9614:	f025 0507 	bichi.w	r5, r5, #7
    9618:	0feb      	lsrhi	r3, r5, #31
    961a:	2300      	movls	r3, #0
    961c:	2510      	movls	r5, #16
    961e:	428d      	cmp	r5, r1
    9620:	bf2c      	ite	cs
    9622:	4619      	movcs	r1, r3
    9624:	f043 0101 	orrcc.w	r1, r3, #1
    9628:	b083      	sub	sp, #12
    962a:	4607      	mov	r7, r0
    962c:	2900      	cmp	r1, #0
    962e:	f040 80b4 	bne.w	979a <_malloc_r+0x192>
    9632:	f000 fb45 	bl	9cc0 <__malloc_lock>
    9636:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
    963a:	d21f      	bcs.n	967c <_malloc_r+0x74>
    963c:	f640 2604 	movw	r6, #2564	; 0xa04
    9640:	f2c1 0600 	movt	r6, #4096	; 0x1000
    9644:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
    9648:	eb06 03cc 	add.w	r3, r6, ip, lsl #3
    964c:	68dc      	ldr	r4, [r3, #12]
    964e:	429c      	cmp	r4, r3
    9650:	f000 81f4 	beq.w	9a3c <_malloc_r+0x434>
    9654:	6863      	ldr	r3, [r4, #4]
    9656:	68e2      	ldr	r2, [r4, #12]
    9658:	f023 0303 	bic.w	r3, r3, #3
    965c:	4423      	add	r3, r4
    965e:	6858      	ldr	r0, [r3, #4]
    9660:	68a1      	ldr	r1, [r4, #8]
    9662:	f040 0501 	orr.w	r5, r0, #1
    9666:	60ca      	str	r2, [r1, #12]
    9668:	4638      	mov	r0, r7
    966a:	6091      	str	r1, [r2, #8]
    966c:	605d      	str	r5, [r3, #4]
    966e:	f000 fb29 	bl	9cc4 <__malloc_unlock>
    9672:	3408      	adds	r4, #8
    9674:	4620      	mov	r0, r4
    9676:	b003      	add	sp, #12
    9678:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    967c:	ea5f 2c55 	movs.w	ip, r5, lsr #9
    9680:	bf04      	itt	eq
    9682:	217e      	moveq	r1, #126	; 0x7e
    9684:	f04f 0c3f 	moveq.w	ip, #63	; 0x3f
    9688:	f040 808e 	bne.w	97a8 <_malloc_r+0x1a0>
    968c:	f640 2604 	movw	r6, #2564	; 0xa04
    9690:	f2c1 0600 	movt	r6, #4096	; 0x1000
    9694:	eb06 0181 	add.w	r1, r6, r1, lsl #2
    9698:	68cc      	ldr	r4, [r1, #12]
    969a:	42a1      	cmp	r1, r4
    969c:	d106      	bne.n	96ac <_malloc_r+0xa4>
    969e:	e00d      	b.n	96bc <_malloc_r+0xb4>
    96a0:	2b00      	cmp	r3, #0
    96a2:	f280 8163 	bge.w	996c <_malloc_r+0x364>
    96a6:	68e4      	ldr	r4, [r4, #12]
    96a8:	42a1      	cmp	r1, r4
    96aa:	d007      	beq.n	96bc <_malloc_r+0xb4>
    96ac:	6862      	ldr	r2, [r4, #4]
    96ae:	f022 0203 	bic.w	r2, r2, #3
    96b2:	1b53      	subs	r3, r2, r5
    96b4:	2b0f      	cmp	r3, #15
    96b6:	ddf3      	ble.n	96a0 <_malloc_r+0x98>
    96b8:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
    96bc:	f10c 0c01 	add.w	ip, ip, #1
    96c0:	f640 2304 	movw	r3, #2564	; 0xa04
    96c4:	f2c1 0300 	movt	r3, #4096	; 0x1000
    96c8:	6934      	ldr	r4, [r6, #16]
    96ca:	f103 0e08 	add.w	lr, r3, #8
    96ce:	4574      	cmp	r4, lr
    96d0:	bf08      	it	eq
    96d2:	685a      	ldreq	r2, [r3, #4]
    96d4:	d021      	beq.n	971a <_malloc_r+0x112>
    96d6:	6861      	ldr	r1, [r4, #4]
    96d8:	f021 0103 	bic.w	r1, r1, #3
    96dc:	1b4a      	subs	r2, r1, r5
    96de:	2a0f      	cmp	r2, #15
    96e0:	f300 8190 	bgt.w	9a04 <_malloc_r+0x3fc>
    96e4:	2a00      	cmp	r2, #0
    96e6:	f8c3 e014 	str.w	lr, [r3, #20]
    96ea:	f8c3 e010 	str.w	lr, [r3, #16]
    96ee:	da66      	bge.n	97be <_malloc_r+0x1b6>
    96f0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    96f4:	f080 815f 	bcs.w	99b6 <_malloc_r+0x3ae>
    96f8:	08c9      	lsrs	r1, r1, #3
    96fa:	108a      	asrs	r2, r1, #2
    96fc:	f04f 0801 	mov.w	r8, #1
    9700:	fa08 f802 	lsl.w	r8, r8, r2
    9704:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
    9708:	685a      	ldr	r2, [r3, #4]
    970a:	6888      	ldr	r0, [r1, #8]
    970c:	ea48 0202 	orr.w	r2, r8, r2
    9710:	60a0      	str	r0, [r4, #8]
    9712:	60e1      	str	r1, [r4, #12]
    9714:	605a      	str	r2, [r3, #4]
    9716:	608c      	str	r4, [r1, #8]
    9718:	60c4      	str	r4, [r0, #12]
    971a:	ea4f 03ac 	mov.w	r3, ip, asr #2
    971e:	2001      	movs	r0, #1
    9720:	4098      	lsls	r0, r3
    9722:	4290      	cmp	r0, r2
    9724:	d858      	bhi.n	97d8 <_malloc_r+0x1d0>
    9726:	4202      	tst	r2, r0
    9728:	d106      	bne.n	9738 <_malloc_r+0x130>
    972a:	f02c 0c03 	bic.w	ip, ip, #3
    972e:	0040      	lsls	r0, r0, #1
    9730:	4202      	tst	r2, r0
    9732:	f10c 0c04 	add.w	ip, ip, #4
    9736:	d0fa      	beq.n	972e <_malloc_r+0x126>
    9738:	eb06 08cc 	add.w	r8, r6, ip, lsl #3
    973c:	4644      	mov	r4, r8
    973e:	46e1      	mov	r9, ip
    9740:	68e3      	ldr	r3, [r4, #12]
    9742:	429c      	cmp	r4, r3
    9744:	d107      	bne.n	9756 <_malloc_r+0x14e>
    9746:	e170      	b.n	9a2a <_malloc_r+0x422>
    9748:	2a00      	cmp	r2, #0
    974a:	f280 8181 	bge.w	9a50 <_malloc_r+0x448>
    974e:	68db      	ldr	r3, [r3, #12]
    9750:	429c      	cmp	r4, r3
    9752:	f000 816a 	beq.w	9a2a <_malloc_r+0x422>
    9756:	6859      	ldr	r1, [r3, #4]
    9758:	f021 0103 	bic.w	r1, r1, #3
    975c:	1b4a      	subs	r2, r1, r5
    975e:	2a0f      	cmp	r2, #15
    9760:	ddf2      	ble.n	9748 <_malloc_r+0x140>
    9762:	461c      	mov	r4, r3
    9764:	f854 cf08 	ldr.w	ip, [r4, #8]!
    9768:	68d9      	ldr	r1, [r3, #12]
    976a:	f045 0901 	orr.w	r9, r5, #1
    976e:	f042 0801 	orr.w	r8, r2, #1
    9772:	441d      	add	r5, r3
    9774:	f8c3 9004 	str.w	r9, [r3, #4]
    9778:	4638      	mov	r0, r7
    977a:	f8cc 100c 	str.w	r1, [ip, #12]
    977e:	f8c1 c008 	str.w	ip, [r1, #8]
    9782:	6175      	str	r5, [r6, #20]
    9784:	6135      	str	r5, [r6, #16]
    9786:	f8c5 e00c 	str.w	lr, [r5, #12]
    978a:	f8c5 e008 	str.w	lr, [r5, #8]
    978e:	f8c5 8004 	str.w	r8, [r5, #4]
    9792:	50aa      	str	r2, [r5, r2]
    9794:	f000 fa96 	bl	9cc4 <__malloc_unlock>
    9798:	e76c      	b.n	9674 <_malloc_r+0x6c>
    979a:	230c      	movs	r3, #12
    979c:	2400      	movs	r4, #0
    979e:	6003      	str	r3, [r0, #0]
    97a0:	4620      	mov	r0, r4
    97a2:	b003      	add	sp, #12
    97a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    97a8:	f1bc 0f04 	cmp.w	ip, #4
    97ac:	f200 80ef 	bhi.w	998e <_malloc_r+0x386>
    97b0:	ea4f 1c95 	mov.w	ip, r5, lsr #6
    97b4:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
    97b8:	ea4f 014c 	mov.w	r1, ip, lsl #1
    97bc:	e766      	b.n	968c <_malloc_r+0x84>
    97be:	4421      	add	r1, r4
    97c0:	684b      	ldr	r3, [r1, #4]
    97c2:	4638      	mov	r0, r7
    97c4:	f043 0301 	orr.w	r3, r3, #1
    97c8:	604b      	str	r3, [r1, #4]
    97ca:	f000 fa7b 	bl	9cc4 <__malloc_unlock>
    97ce:	3408      	adds	r4, #8
    97d0:	4620      	mov	r0, r4
    97d2:	b003      	add	sp, #12
    97d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    97d8:	68b4      	ldr	r4, [r6, #8]
    97da:	6863      	ldr	r3, [r4, #4]
    97dc:	f023 0903 	bic.w	r9, r3, #3
    97e0:	454d      	cmp	r5, r9
    97e2:	d804      	bhi.n	97ee <_malloc_r+0x1e6>
    97e4:	ebc5 0309 	rsb	r3, r5, r9
    97e8:	2b0f      	cmp	r3, #15
    97ea:	f300 80af 	bgt.w	994c <_malloc_r+0x344>
    97ee:	f640 73cc 	movw	r3, #4044	; 0xfcc
    97f2:	f640 6a10 	movw	sl, #3600	; 0xe10
    97f6:	f2c1 0300 	movt	r3, #4096	; 0x1000
    97fa:	f2c1 0a00 	movt	sl, #4096	; 0x1000
    97fe:	681b      	ldr	r3, [r3, #0]
    9800:	f8da 1000 	ldr.w	r1, [sl]
    9804:	442b      	add	r3, r5
    9806:	3101      	adds	r1, #1
    9808:	bf1d      	ittte	ne
    980a:	f503 5380 	addne.w	r3, r3, #4096	; 0x1000
    980e:	330f      	addne	r3, #15
    9810:	f423 637f 	bicne.w	r3, r3, #4080	; 0xff0
    9814:	f103 0c10 	addeq.w	ip, r3, #16
    9818:	bf18      	it	ne
    981a:	f023 0c0f 	bicne.w	ip, r3, #15
    981e:	eb04 0209 	add.w	r2, r4, r9
    9822:	4661      	mov	r1, ip
    9824:	4638      	mov	r0, r7
    9826:	e88d 1004 	stmia.w	sp, {r2, ip}
    982a:	f000 fa4d 	bl	9cc8 <_sbrk_r>
    982e:	e89d 1004 	ldmia.w	sp, {r2, ip}
    9832:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    9836:	4680      	mov	r8, r0
    9838:	f000 8120 	beq.w	9a7c <_malloc_r+0x474>
    983c:	4282      	cmp	r2, r0
    983e:	f200 811a 	bhi.w	9a76 <_malloc_r+0x46e>
    9842:	f640 7bd0 	movw	fp, #4048	; 0xfd0
    9846:	f2c1 0b00 	movt	fp, #4096	; 0x1000
    984a:	f8db 3000 	ldr.w	r3, [fp]
    984e:	4542      	cmp	r2, r8
    9850:	4463      	add	r3, ip
    9852:	f8cb 3000 	str.w	r3, [fp]
    9856:	f000 815f 	beq.w	9b18 <_malloc_r+0x510>
    985a:	f8da 0000 	ldr.w	r0, [sl]
    985e:	f640 6110 	movw	r1, #3600	; 0xe10
    9862:	3001      	adds	r0, #1
    9864:	bf1c      	itt	ne
    9866:	ebc2 0208 	rsbne	r2, r2, r8
    986a:	189b      	addne	r3, r3, r2
    986c:	f2c1 0100 	movt	r1, #4096	; 0x1000
    9870:	bf0c      	ite	eq
    9872:	f8c1 8000 	streq.w	r8, [r1]
    9876:	f8cb 3000 	strne.w	r3, [fp]
    987a:	f018 0307 	ands.w	r3, r8, #7
    987e:	bf1f      	itttt	ne
    9880:	f1c3 0208 	rsbne	r2, r3, #8
    9884:	4490      	addne	r8, r2
    9886:	f5c3 5380 	rsbne	r3, r3, #4096	; 0x1000
    988a:	f103 0a08 	addne.w	sl, r3, #8
    988e:	eb08 030c 	add.w	r3, r8, ip
    9892:	bf08      	it	eq
    9894:	f44f 5a80 	moveq.w	sl, #4096	; 0x1000
    9898:	f3c3 030b 	ubfx	r3, r3, #0, #12
    989c:	ebc3 0a0a 	rsb	sl, r3, sl
    98a0:	4651      	mov	r1, sl
    98a2:	4638      	mov	r0, r7
    98a4:	f000 fa10 	bl	9cc8 <_sbrk_r>
    98a8:	1c43      	adds	r3, r0, #1
    98aa:	bf18      	it	ne
    98ac:	ebc8 0100 	rsbne	r1, r8, r0
    98b0:	f8db 3000 	ldr.w	r3, [fp]
    98b4:	bf15      	itete	ne
    98b6:	4451      	addne	r1, sl
    98b8:	f04f 0a00 	moveq.w	sl, #0
    98bc:	f041 0101 	orrne.w	r1, r1, #1
    98c0:	2101      	moveq	r1, #1
    98c2:	f640 72d0 	movw	r2, #4048	; 0xfd0
    98c6:	4453      	add	r3, sl
    98c8:	42b4      	cmp	r4, r6
    98ca:	f8c6 8008 	str.w	r8, [r6, #8]
    98ce:	f8cb 3000 	str.w	r3, [fp]
    98d2:	f8c8 1004 	str.w	r1, [r8, #4]
    98d6:	f2c1 0200 	movt	r2, #4096	; 0x1000
    98da:	d018      	beq.n	990e <_malloc_r+0x306>
    98dc:	f1b9 0f0f 	cmp.w	r9, #15
    98e0:	f240 80fb 	bls.w	9ada <_malloc_r+0x4d2>
    98e4:	6861      	ldr	r1, [r4, #4]
    98e6:	f1a9 000c 	sub.w	r0, r9, #12
    98ea:	f020 0007 	bic.w	r0, r0, #7
    98ee:	f001 0101 	and.w	r1, r1, #1
    98f2:	ea40 0c01 	orr.w	ip, r0, r1
    98f6:	f04f 0e05 	mov.w	lr, #5
    98fa:	1821      	adds	r1, r4, r0
    98fc:	280f      	cmp	r0, #15
    98fe:	f8c4 c004 	str.w	ip, [r4, #4]
    9902:	f8c1 e004 	str.w	lr, [r1, #4]
    9906:	f8c1 e008 	str.w	lr, [r1, #8]
    990a:	f200 8111 	bhi.w	9b30 <_malloc_r+0x528>
    990e:	f640 72c8 	movw	r2, #4040	; 0xfc8
    9912:	f2c1 0200 	movt	r2, #4096	; 0x1000
    9916:	6811      	ldr	r1, [r2, #0]
    9918:	68b4      	ldr	r4, [r6, #8]
    991a:	428b      	cmp	r3, r1
    991c:	bf88      	it	hi
    991e:	6013      	strhi	r3, [r2, #0]
    9920:	f640 72c4 	movw	r2, #4036	; 0xfc4
    9924:	f2c1 0200 	movt	r2, #4096	; 0x1000
    9928:	6811      	ldr	r1, [r2, #0]
    992a:	428b      	cmp	r3, r1
    992c:	bf88      	it	hi
    992e:	6013      	strhi	r3, [r2, #0]
    9930:	6862      	ldr	r2, [r4, #4]
    9932:	f022 0203 	bic.w	r2, r2, #3
    9936:	4295      	cmp	r5, r2
    9938:	ebc5 0302 	rsb	r3, r5, r2
    993c:	d801      	bhi.n	9942 <_malloc_r+0x33a>
    993e:	2b0f      	cmp	r3, #15
    9940:	dc04      	bgt.n	994c <_malloc_r+0x344>
    9942:	4638      	mov	r0, r7
    9944:	f000 f9be 	bl	9cc4 <__malloc_unlock>
    9948:	2400      	movs	r4, #0
    994a:	e693      	b.n	9674 <_malloc_r+0x6c>
    994c:	f045 0201 	orr.w	r2, r5, #1
    9950:	f043 0301 	orr.w	r3, r3, #1
    9954:	4425      	add	r5, r4
    9956:	6062      	str	r2, [r4, #4]
    9958:	4638      	mov	r0, r7
    995a:	60b5      	str	r5, [r6, #8]
    995c:	606b      	str	r3, [r5, #4]
    995e:	f000 f9b1 	bl	9cc4 <__malloc_unlock>
    9962:	3408      	adds	r4, #8
    9964:	4620      	mov	r0, r4
    9966:	b003      	add	sp, #12
    9968:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    996c:	4422      	add	r2, r4
    996e:	6850      	ldr	r0, [r2, #4]
    9970:	68e3      	ldr	r3, [r4, #12]
    9972:	68a1      	ldr	r1, [r4, #8]
    9974:	f040 0501 	orr.w	r5, r0, #1
    9978:	60cb      	str	r3, [r1, #12]
    997a:	4638      	mov	r0, r7
    997c:	6099      	str	r1, [r3, #8]
    997e:	6055      	str	r5, [r2, #4]
    9980:	f000 f9a0 	bl	9cc4 <__malloc_unlock>
    9984:	3408      	adds	r4, #8
    9986:	4620      	mov	r0, r4
    9988:	b003      	add	sp, #12
    998a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    998e:	f1bc 0f14 	cmp.w	ip, #20
    9992:	bf9c      	itt	ls
    9994:	f10c 0c5b 	addls.w	ip, ip, #91	; 0x5b
    9998:	ea4f 014c 	movls.w	r1, ip, lsl #1
    999c:	f67f ae76 	bls.w	968c <_malloc_r+0x84>
    99a0:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
    99a4:	f200 808f 	bhi.w	9ac6 <_malloc_r+0x4be>
    99a8:	ea4f 3c15 	mov.w	ip, r5, lsr #12
    99ac:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
    99b0:	ea4f 014c 	mov.w	r1, ip, lsl #1
    99b4:	e66a      	b.n	968c <_malloc_r+0x84>
    99b6:	0a4b      	lsrs	r3, r1, #9
    99b8:	2b04      	cmp	r3, #4
    99ba:	d958      	bls.n	9a6e <_malloc_r+0x466>
    99bc:	2b14      	cmp	r3, #20
    99be:	bf9c      	itt	ls
    99c0:	f103 025b 	addls.w	r2, r3, #91	; 0x5b
    99c4:	0050      	lslls	r0, r2, #1
    99c6:	d905      	bls.n	99d4 <_malloc_r+0x3cc>
    99c8:	2b54      	cmp	r3, #84	; 0x54
    99ca:	f200 80ba 	bhi.w	9b42 <_malloc_r+0x53a>
    99ce:	0b0a      	lsrs	r2, r1, #12
    99d0:	326e      	adds	r2, #110	; 0x6e
    99d2:	0050      	lsls	r0, r2, #1
    99d4:	eb06 0080 	add.w	r0, r6, r0, lsl #2
    99d8:	6883      	ldr	r3, [r0, #8]
    99da:	f640 2804 	movw	r8, #2564	; 0xa04
    99de:	4283      	cmp	r3, r0
    99e0:	f2c1 0800 	movt	r8, #4096	; 0x1000
    99e4:	d07f      	beq.n	9ae6 <_malloc_r+0x4de>
    99e6:	685a      	ldr	r2, [r3, #4]
    99e8:	f022 0203 	bic.w	r2, r2, #3
    99ec:	4291      	cmp	r1, r2
    99ee:	d202      	bcs.n	99f6 <_malloc_r+0x3ee>
    99f0:	689b      	ldr	r3, [r3, #8]
    99f2:	4298      	cmp	r0, r3
    99f4:	d1f7      	bne.n	99e6 <_malloc_r+0x3de>
    99f6:	68d9      	ldr	r1, [r3, #12]
    99f8:	6872      	ldr	r2, [r6, #4]
    99fa:	60e1      	str	r1, [r4, #12]
    99fc:	60a3      	str	r3, [r4, #8]
    99fe:	608c      	str	r4, [r1, #8]
    9a00:	60dc      	str	r4, [r3, #12]
    9a02:	e68a      	b.n	971a <_malloc_r+0x112>
    9a04:	f045 0601 	orr.w	r6, r5, #1
    9a08:	f042 0101 	orr.w	r1, r2, #1
    9a0c:	4425      	add	r5, r4
    9a0e:	6066      	str	r6, [r4, #4]
    9a10:	4638      	mov	r0, r7
    9a12:	615d      	str	r5, [r3, #20]
    9a14:	611d      	str	r5, [r3, #16]
    9a16:	f8c5 e00c 	str.w	lr, [r5, #12]
    9a1a:	f8c5 e008 	str.w	lr, [r5, #8]
    9a1e:	6069      	str	r1, [r5, #4]
    9a20:	50aa      	str	r2, [r5, r2]
    9a22:	3408      	adds	r4, #8
    9a24:	f000 f94e 	bl	9cc4 <__malloc_unlock>
    9a28:	e624      	b.n	9674 <_malloc_r+0x6c>
    9a2a:	f109 0901 	add.w	r9, r9, #1
    9a2e:	f019 0f03 	tst.w	r9, #3
    9a32:	f104 0408 	add.w	r4, r4, #8
    9a36:	f47f ae83 	bne.w	9740 <_malloc_r+0x138>
    9a3a:	e028      	b.n	9a8e <_malloc_r+0x486>
    9a3c:	f104 0308 	add.w	r3, r4, #8
    9a40:	6964      	ldr	r4, [r4, #20]
    9a42:	42a3      	cmp	r3, r4
    9a44:	bf08      	it	eq
    9a46:	f10c 0c02 	addeq.w	ip, ip, #2
    9a4a:	f43f ae39 	beq.w	96c0 <_malloc_r+0xb8>
    9a4e:	e601      	b.n	9654 <_malloc_r+0x4c>
    9a50:	4419      	add	r1, r3
    9a52:	6848      	ldr	r0, [r1, #4]
    9a54:	461c      	mov	r4, r3
    9a56:	f854 2f08 	ldr.w	r2, [r4, #8]!
    9a5a:	68db      	ldr	r3, [r3, #12]
    9a5c:	f040 0501 	orr.w	r5, r0, #1
    9a60:	604d      	str	r5, [r1, #4]
    9a62:	4638      	mov	r0, r7
    9a64:	60d3      	str	r3, [r2, #12]
    9a66:	609a      	str	r2, [r3, #8]
    9a68:	f000 f92c 	bl	9cc4 <__malloc_unlock>
    9a6c:	e602      	b.n	9674 <_malloc_r+0x6c>
    9a6e:	098a      	lsrs	r2, r1, #6
    9a70:	3238      	adds	r2, #56	; 0x38
    9a72:	0050      	lsls	r0, r2, #1
    9a74:	e7ae      	b.n	99d4 <_malloc_r+0x3cc>
    9a76:	42b4      	cmp	r4, r6
    9a78:	f43f aee3 	beq.w	9842 <_malloc_r+0x23a>
    9a7c:	68b4      	ldr	r4, [r6, #8]
    9a7e:	6862      	ldr	r2, [r4, #4]
    9a80:	f022 0203 	bic.w	r2, r2, #3
    9a84:	e757      	b.n	9936 <_malloc_r+0x32e>
    9a86:	f8d8 8000 	ldr.w	r8, [r8]
    9a8a:	4598      	cmp	r8, r3
    9a8c:	d16b      	bne.n	9b66 <_malloc_r+0x55e>
    9a8e:	f01c 0f03 	tst.w	ip, #3
    9a92:	f1a8 0308 	sub.w	r3, r8, #8
    9a96:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
    9a9a:	d1f4      	bne.n	9a86 <_malloc_r+0x47e>
    9a9c:	6873      	ldr	r3, [r6, #4]
    9a9e:	ea23 0300 	bic.w	r3, r3, r0
    9aa2:	6073      	str	r3, [r6, #4]
    9aa4:	0040      	lsls	r0, r0, #1
    9aa6:	4298      	cmp	r0, r3
    9aa8:	f63f ae96 	bhi.w	97d8 <_malloc_r+0x1d0>
    9aac:	2800      	cmp	r0, #0
    9aae:	f43f ae93 	beq.w	97d8 <_malloc_r+0x1d0>
    9ab2:	4203      	tst	r3, r0
    9ab4:	46cc      	mov	ip, r9
    9ab6:	f47f ae3f 	bne.w	9738 <_malloc_r+0x130>
    9aba:	0040      	lsls	r0, r0, #1
    9abc:	4203      	tst	r3, r0
    9abe:	f10c 0c04 	add.w	ip, ip, #4
    9ac2:	d0fa      	beq.n	9aba <_malloc_r+0x4b2>
    9ac4:	e638      	b.n	9738 <_malloc_r+0x130>
    9ac6:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
    9aca:	d816      	bhi.n	9afa <_malloc_r+0x4f2>
    9acc:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
    9ad0:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
    9ad4:	ea4f 014c 	mov.w	r1, ip, lsl #1
    9ad8:	e5d8      	b.n	968c <_malloc_r+0x84>
    9ada:	2301      	movs	r3, #1
    9adc:	f8c8 3004 	str.w	r3, [r8, #4]
    9ae0:	4644      	mov	r4, r8
    9ae2:	2200      	movs	r2, #0
    9ae4:	e727      	b.n	9936 <_malloc_r+0x32e>
    9ae6:	1092      	asrs	r2, r2, #2
    9ae8:	2001      	movs	r0, #1
    9aea:	4090      	lsls	r0, r2
    9aec:	f8d8 2004 	ldr.w	r2, [r8, #4]
    9af0:	4619      	mov	r1, r3
    9af2:	4302      	orrs	r2, r0
    9af4:	f8c8 2004 	str.w	r2, [r8, #4]
    9af8:	e77f      	b.n	99fa <_malloc_r+0x3f2>
    9afa:	f240 5354 	movw	r3, #1364	; 0x554
    9afe:	459c      	cmp	ip, r3
    9b00:	bf9d      	ittte	ls
    9b02:	ea4f 4c95 	movls.w	ip, r5, lsr #18
    9b06:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    9b0a:	ea4f 014c 	movls.w	r1, ip, lsl #1
    9b0e:	21fc      	movhi	r1, #252	; 0xfc
    9b10:	bf88      	it	hi
    9b12:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    9b16:	e5b9      	b.n	968c <_malloc_r+0x84>
    9b18:	f3c2 010b 	ubfx	r1, r2, #0, #12
    9b1c:	2900      	cmp	r1, #0
    9b1e:	f47f ae9c 	bne.w	985a <_malloc_r+0x252>
    9b22:	eb0c 0109 	add.w	r1, ip, r9
    9b26:	68b2      	ldr	r2, [r6, #8]
    9b28:	f041 0101 	orr.w	r1, r1, #1
    9b2c:	6051      	str	r1, [r2, #4]
    9b2e:	e6ee      	b.n	990e <_malloc_r+0x306>
    9b30:	f104 0108 	add.w	r1, r4, #8
    9b34:	4638      	mov	r0, r7
    9b36:	9200      	str	r2, [sp, #0]
    9b38:	f000 f95c 	bl	9df4 <_free_r>
    9b3c:	9a00      	ldr	r2, [sp, #0]
    9b3e:	6813      	ldr	r3, [r2, #0]
    9b40:	e6e5      	b.n	990e <_malloc_r+0x306>
    9b42:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
    9b46:	d803      	bhi.n	9b50 <_malloc_r+0x548>
    9b48:	0bca      	lsrs	r2, r1, #15
    9b4a:	3277      	adds	r2, #119	; 0x77
    9b4c:	0050      	lsls	r0, r2, #1
    9b4e:	e741      	b.n	99d4 <_malloc_r+0x3cc>
    9b50:	f240 5254 	movw	r2, #1364	; 0x554
    9b54:	4293      	cmp	r3, r2
    9b56:	bf9d      	ittte	ls
    9b58:	0c8a      	lsrls	r2, r1, #18
    9b5a:	327c      	addls	r2, #124	; 0x7c
    9b5c:	0050      	lslls	r0, r2, #1
    9b5e:	20fc      	movhi	r0, #252	; 0xfc
    9b60:	bf88      	it	hi
    9b62:	227e      	movhi	r2, #126	; 0x7e
    9b64:	e736      	b.n	99d4 <_malloc_r+0x3cc>
    9b66:	6873      	ldr	r3, [r6, #4]
    9b68:	e79c      	b.n	9aa4 <_malloc_r+0x49c>
    9b6a:	bf00      	nop

00009b6c <memcmp>:
    9b6c:	2a03      	cmp	r2, #3
    9b6e:	b470      	push	{r4, r5, r6}
    9b70:	d914      	bls.n	9b9c <memcmp+0x30>
    9b72:	ea40 0301 	orr.w	r3, r0, r1
    9b76:	079b      	lsls	r3, r3, #30
    9b78:	d111      	bne.n	9b9e <memcmp+0x32>
    9b7a:	460c      	mov	r4, r1
    9b7c:	4603      	mov	r3, r0
    9b7e:	6825      	ldr	r5, [r4, #0]
    9b80:	681e      	ldr	r6, [r3, #0]
    9b82:	4621      	mov	r1, r4
    9b84:	42ae      	cmp	r6, r5
    9b86:	4618      	mov	r0, r3
    9b88:	f104 0404 	add.w	r4, r4, #4
    9b8c:	f103 0304 	add.w	r3, r3, #4
    9b90:	d104      	bne.n	9b9c <memcmp+0x30>
    9b92:	3a04      	subs	r2, #4
    9b94:	2a03      	cmp	r2, #3
    9b96:	4618      	mov	r0, r3
    9b98:	4621      	mov	r1, r4
    9b9a:	d8f0      	bhi.n	9b7e <memcmp+0x12>
    9b9c:	b1c2      	cbz	r2, 9bd0 <memcmp+0x64>
    9b9e:	7805      	ldrb	r5, [r0, #0]
    9ba0:	780c      	ldrb	r4, [r1, #0]
    9ba2:	42a5      	cmp	r5, r4
    9ba4:	bf04      	itt	eq
    9ba6:	f102 32ff 	addeq.w	r2, r2, #4294967295	; 0xffffffff
    9baa:	2300      	moveq	r3, #0
    9bac:	d006      	beq.n	9bbc <memcmp+0x50>
    9bae:	e00c      	b.n	9bca <memcmp+0x5e>
    9bb0:	f810 5f01 	ldrb.w	r5, [r0, #1]!
    9bb4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
    9bb8:	42a5      	cmp	r5, r4
    9bba:	d106      	bne.n	9bca <memcmp+0x5e>
    9bbc:	4293      	cmp	r3, r2
    9bbe:	f103 0301 	add.w	r3, r3, #1
    9bc2:	d1f5      	bne.n	9bb0 <memcmp+0x44>
    9bc4:	2000      	movs	r0, #0
    9bc6:	bc70      	pop	{r4, r5, r6}
    9bc8:	4770      	bx	lr
    9bca:	1b28      	subs	r0, r5, r4
    9bcc:	bc70      	pop	{r4, r5, r6}
    9bce:	4770      	bx	lr
    9bd0:	4610      	mov	r0, r2
    9bd2:	e7f8      	b.n	9bc6 <memcmp+0x5a>

00009bd4 <memcpy>:
    9bd4:	4684      	mov	ip, r0
    9bd6:	ea41 0300 	orr.w	r3, r1, r0
    9bda:	f013 0303 	ands.w	r3, r3, #3
    9bde:	d149      	bne.n	9c74 <memcpy+0xa0>
    9be0:	3a40      	subs	r2, #64	; 0x40
    9be2:	d323      	bcc.n	9c2c <memcpy+0x58>
    9be4:	680b      	ldr	r3, [r1, #0]
    9be6:	6003      	str	r3, [r0, #0]
    9be8:	684b      	ldr	r3, [r1, #4]
    9bea:	6043      	str	r3, [r0, #4]
    9bec:	688b      	ldr	r3, [r1, #8]
    9bee:	6083      	str	r3, [r0, #8]
    9bf0:	68cb      	ldr	r3, [r1, #12]
    9bf2:	60c3      	str	r3, [r0, #12]
    9bf4:	690b      	ldr	r3, [r1, #16]
    9bf6:	6103      	str	r3, [r0, #16]
    9bf8:	694b      	ldr	r3, [r1, #20]
    9bfa:	6143      	str	r3, [r0, #20]
    9bfc:	698b      	ldr	r3, [r1, #24]
    9bfe:	6183      	str	r3, [r0, #24]
    9c00:	69cb      	ldr	r3, [r1, #28]
    9c02:	61c3      	str	r3, [r0, #28]
    9c04:	6a0b      	ldr	r3, [r1, #32]
    9c06:	6203      	str	r3, [r0, #32]
    9c08:	6a4b      	ldr	r3, [r1, #36]	; 0x24
    9c0a:	6243      	str	r3, [r0, #36]	; 0x24
    9c0c:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    9c0e:	6283      	str	r3, [r0, #40]	; 0x28
    9c10:	6acb      	ldr	r3, [r1, #44]	; 0x2c
    9c12:	62c3      	str	r3, [r0, #44]	; 0x2c
    9c14:	6b0b      	ldr	r3, [r1, #48]	; 0x30
    9c16:	6303      	str	r3, [r0, #48]	; 0x30
    9c18:	6b4b      	ldr	r3, [r1, #52]	; 0x34
    9c1a:	6343      	str	r3, [r0, #52]	; 0x34
    9c1c:	6b8b      	ldr	r3, [r1, #56]	; 0x38
    9c1e:	6383      	str	r3, [r0, #56]	; 0x38
    9c20:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
    9c22:	63c3      	str	r3, [r0, #60]	; 0x3c
    9c24:	3040      	adds	r0, #64	; 0x40
    9c26:	3140      	adds	r1, #64	; 0x40
    9c28:	3a40      	subs	r2, #64	; 0x40
    9c2a:	d2db      	bcs.n	9be4 <memcpy+0x10>
    9c2c:	3230      	adds	r2, #48	; 0x30
    9c2e:	d30b      	bcc.n	9c48 <memcpy+0x74>
    9c30:	680b      	ldr	r3, [r1, #0]
    9c32:	6003      	str	r3, [r0, #0]
    9c34:	684b      	ldr	r3, [r1, #4]
    9c36:	6043      	str	r3, [r0, #4]
    9c38:	688b      	ldr	r3, [r1, #8]
    9c3a:	6083      	str	r3, [r0, #8]
    9c3c:	68cb      	ldr	r3, [r1, #12]
    9c3e:	60c3      	str	r3, [r0, #12]
    9c40:	3010      	adds	r0, #16
    9c42:	3110      	adds	r1, #16
    9c44:	3a10      	subs	r2, #16
    9c46:	d2f3      	bcs.n	9c30 <memcpy+0x5c>
    9c48:	320c      	adds	r2, #12
    9c4a:	d305      	bcc.n	9c58 <memcpy+0x84>
    9c4c:	f851 3b04 	ldr.w	r3, [r1], #4
    9c50:	f840 3b04 	str.w	r3, [r0], #4
    9c54:	3a04      	subs	r2, #4
    9c56:	d2f9      	bcs.n	9c4c <memcpy+0x78>
    9c58:	3204      	adds	r2, #4
    9c5a:	d008      	beq.n	9c6e <memcpy+0x9a>
    9c5c:	07d2      	lsls	r2, r2, #31
    9c5e:	bf1c      	itt	ne
    9c60:	f811 3b01 	ldrbne.w	r3, [r1], #1
    9c64:	f800 3b01 	strbne.w	r3, [r0], #1
    9c68:	d301      	bcc.n	9c6e <memcpy+0x9a>
    9c6a:	880b      	ldrh	r3, [r1, #0]
    9c6c:	8003      	strh	r3, [r0, #0]
    9c6e:	4660      	mov	r0, ip
    9c70:	4770      	bx	lr
    9c72:	bf00      	nop
    9c74:	2a08      	cmp	r2, #8
    9c76:	d313      	bcc.n	9ca0 <memcpy+0xcc>
    9c78:	078b      	lsls	r3, r1, #30
    9c7a:	d0b1      	beq.n	9be0 <memcpy+0xc>
    9c7c:	f010 0303 	ands.w	r3, r0, #3
    9c80:	d0ae      	beq.n	9be0 <memcpy+0xc>
    9c82:	f1c3 0304 	rsb	r3, r3, #4
    9c86:	1ad2      	subs	r2, r2, r3
    9c88:	07db      	lsls	r3, r3, #31
    9c8a:	bf1c      	itt	ne
    9c8c:	f811 3b01 	ldrbne.w	r3, [r1], #1
    9c90:	f800 3b01 	strbne.w	r3, [r0], #1
    9c94:	d3a4      	bcc.n	9be0 <memcpy+0xc>
    9c96:	f831 3b02 	ldrh.w	r3, [r1], #2
    9c9a:	f820 3b02 	strh.w	r3, [r0], #2
    9c9e:	e79f      	b.n	9be0 <memcpy+0xc>
    9ca0:	3a04      	subs	r2, #4
    9ca2:	d3d9      	bcc.n	9c58 <memcpy+0x84>
    9ca4:	3a01      	subs	r2, #1
    9ca6:	f811 3b01 	ldrb.w	r3, [r1], #1
    9caa:	f800 3b01 	strb.w	r3, [r0], #1
    9cae:	d2f9      	bcs.n	9ca4 <memcpy+0xd0>
    9cb0:	780b      	ldrb	r3, [r1, #0]
    9cb2:	7003      	strb	r3, [r0, #0]
    9cb4:	784b      	ldrb	r3, [r1, #1]
    9cb6:	7043      	strb	r3, [r0, #1]
    9cb8:	788b      	ldrb	r3, [r1, #2]
    9cba:	7083      	strb	r3, [r0, #2]
    9cbc:	4660      	mov	r0, ip
    9cbe:	4770      	bx	lr

00009cc0 <__malloc_lock>:
    9cc0:	4770      	bx	lr
    9cc2:	bf00      	nop

00009cc4 <__malloc_unlock>:
    9cc4:	4770      	bx	lr
    9cc6:	bf00      	nop

00009cc8 <_sbrk_r>:
    9cc8:	b538      	push	{r3, r4, r5, lr}
    9cca:	f243 74bc 	movw	r4, #14268	; 0x37bc
    9cce:	2300      	movs	r3, #0
    9cd0:	4605      	mov	r5, r0
    9cd2:	f2c1 0400 	movt	r4, #4096	; 0x1000
    9cd6:	4608      	mov	r0, r1
    9cd8:	6023      	str	r3, [r4, #0]
    9cda:	f000 f957 	bl	9f8c <_sbrk>
    9cde:	1c43      	adds	r3, r0, #1
    9ce0:	d000      	beq.n	9ce4 <_sbrk_r+0x1c>
    9ce2:	bd38      	pop	{r3, r4, r5, pc}
    9ce4:	6823      	ldr	r3, [r4, #0]
    9ce6:	2b00      	cmp	r3, #0
    9ce8:	d0fb      	beq.n	9ce2 <_sbrk_r+0x1a>
    9cea:	602b      	str	r3, [r5, #0]
    9cec:	bd38      	pop	{r3, r4, r5, pc}
    9cee:	bf00      	nop

00009cf0 <strlen>:
    9cf0:	f020 0103 	bic.w	r1, r0, #3
    9cf4:	f010 0003 	ands.w	r0, r0, #3
    9cf8:	f1c0 0000 	rsb	r0, r0, #0
    9cfc:	f851 3b04 	ldr.w	r3, [r1], #4
    9d00:	f100 0c04 	add.w	ip, r0, #4
    9d04:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    9d08:	f06f 0200 	mvn.w	r2, #0
    9d0c:	bf1c      	itt	ne
    9d0e:	fa22 f20c 	lsrne.w	r2, r2, ip
    9d12:	4313      	orrne	r3, r2
    9d14:	f04f 0c01 	mov.w	ip, #1
    9d18:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    9d1c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    9d20:	eba3 020c 	sub.w	r2, r3, ip
    9d24:	ea22 0203 	bic.w	r2, r2, r3
    9d28:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    9d2c:	bf04      	itt	eq
    9d2e:	f851 3b04 	ldreq.w	r3, [r1], #4
    9d32:	3004      	addeq	r0, #4
    9d34:	d0f4      	beq.n	9d20 <strlen+0x30>
    9d36:	f013 0fff 	tst.w	r3, #255	; 0xff
    9d3a:	bf1f      	itttt	ne
    9d3c:	3001      	addne	r0, #1
    9d3e:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    9d42:	3001      	addne	r0, #1
    9d44:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    9d48:	bf18      	it	ne
    9d4a:	3001      	addne	r0, #1
    9d4c:	4770      	bx	lr
    9d4e:	bf00      	nop

00009d50 <_malloc_trim_r>:
    9d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9d52:	f640 2404 	movw	r4, #2564	; 0xa04
    9d56:	f2c1 0400 	movt	r4, #4096	; 0x1000
    9d5a:	460f      	mov	r7, r1
    9d5c:	4605      	mov	r5, r0
    9d5e:	f7ff ffaf 	bl	9cc0 <__malloc_lock>
    9d62:	68a3      	ldr	r3, [r4, #8]
    9d64:	685e      	ldr	r6, [r3, #4]
    9d66:	f026 0603 	bic.w	r6, r6, #3
    9d6a:	1bf7      	subs	r7, r6, r7
    9d6c:	f607 77ef 	addw	r7, r7, #4079	; 0xfef
    9d70:	0b3f      	lsrs	r7, r7, #12
    9d72:	3f01      	subs	r7, #1
    9d74:	033f      	lsls	r7, r7, #12
    9d76:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    9d7a:	db07      	blt.n	9d8c <_malloc_trim_r+0x3c>
    9d7c:	4628      	mov	r0, r5
    9d7e:	2100      	movs	r1, #0
    9d80:	f7ff ffa2 	bl	9cc8 <_sbrk_r>
    9d84:	68a3      	ldr	r3, [r4, #8]
    9d86:	4433      	add	r3, r6
    9d88:	4298      	cmp	r0, r3
    9d8a:	d004      	beq.n	9d96 <_malloc_trim_r+0x46>
    9d8c:	4628      	mov	r0, r5
    9d8e:	f7ff ff99 	bl	9cc4 <__malloc_unlock>
    9d92:	2000      	movs	r0, #0
    9d94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9d96:	4628      	mov	r0, r5
    9d98:	4279      	negs	r1, r7
    9d9a:	f7ff ff95 	bl	9cc8 <_sbrk_r>
    9d9e:	3001      	adds	r0, #1
    9da0:	d010      	beq.n	9dc4 <_malloc_trim_r+0x74>
    9da2:	f640 73d0 	movw	r3, #4048	; 0xfd0
    9da6:	f2c1 0300 	movt	r3, #4096	; 0x1000
    9daa:	681a      	ldr	r2, [r3, #0]
    9dac:	68a1      	ldr	r1, [r4, #8]
    9dae:	1bf6      	subs	r6, r6, r7
    9db0:	f046 0601 	orr.w	r6, r6, #1
    9db4:	4628      	mov	r0, r5
    9db6:	1bd7      	subs	r7, r2, r7
    9db8:	604e      	str	r6, [r1, #4]
    9dba:	601f      	str	r7, [r3, #0]
    9dbc:	f7ff ff82 	bl	9cc4 <__malloc_unlock>
    9dc0:	2001      	movs	r0, #1
    9dc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9dc4:	4628      	mov	r0, r5
    9dc6:	2100      	movs	r1, #0
    9dc8:	f7ff ff7e 	bl	9cc8 <_sbrk_r>
    9dcc:	68a3      	ldr	r3, [r4, #8]
    9dce:	1ac2      	subs	r2, r0, r3
    9dd0:	2a0f      	cmp	r2, #15
    9dd2:	dddb      	ble.n	9d8c <_malloc_trim_r+0x3c>
    9dd4:	f640 6110 	movw	r1, #3600	; 0xe10
    9dd8:	f2c1 0100 	movt	r1, #4096	; 0x1000
    9ddc:	680c      	ldr	r4, [r1, #0]
    9dde:	f640 71d0 	movw	r1, #4048	; 0xfd0
    9de2:	f042 0201 	orr.w	r2, r2, #1
    9de6:	1b00      	subs	r0, r0, r4
    9de8:	f2c1 0100 	movt	r1, #4096	; 0x1000
    9dec:	605a      	str	r2, [r3, #4]
    9dee:	6008      	str	r0, [r1, #0]
    9df0:	e7cc      	b.n	9d8c <_malloc_trim_r+0x3c>
    9df2:	bf00      	nop

00009df4 <_free_r>:
    9df4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    9df8:	460e      	mov	r6, r1
    9dfa:	4681      	mov	r9, r0
    9dfc:	2900      	cmp	r1, #0
    9dfe:	d060      	beq.n	9ec2 <_free_r+0xce>
    9e00:	f7ff ff5e 	bl	9cc0 <__malloc_lock>
    9e04:	f856 1c04 	ldr.w	r1, [r6, #-4]
    9e08:	f1a6 0408 	sub.w	r4, r6, #8
    9e0c:	f021 0301 	bic.w	r3, r1, #1
    9e10:	18e2      	adds	r2, r4, r3
    9e12:	6857      	ldr	r7, [r2, #4]
    9e14:	f640 2504 	movw	r5, #2564	; 0xa04
    9e18:	f2c1 0500 	movt	r5, #4096	; 0x1000
    9e1c:	f027 0003 	bic.w	r0, r7, #3
    9e20:	68af      	ldr	r7, [r5, #8]
    9e22:	4297      	cmp	r7, r2
    9e24:	d062      	beq.n	9eec <_free_r+0xf8>
    9e26:	f011 0c01 	ands.w	ip, r1, #1
    9e2a:	6050      	str	r0, [r2, #4]
    9e2c:	bf18      	it	ne
    9e2e:	2100      	movne	r1, #0
    9e30:	d111      	bne.n	9e56 <_free_r+0x62>
    9e32:	f856 1c08 	ldr.w	r1, [r6, #-8]
    9e36:	f105 0808 	add.w	r8, r5, #8
    9e3a:	1a64      	subs	r4, r4, r1
    9e3c:	68a6      	ldr	r6, [r4, #8]
    9e3e:	440b      	add	r3, r1
    9e40:	4546      	cmp	r6, r8
    9e42:	bf1d      	ittte	ne
    9e44:	f8d4 800c 	ldrne.w	r8, [r4, #12]
    9e48:	4661      	movne	r1, ip
    9e4a:	f8c6 800c 	strne.w	r8, [r6, #12]
    9e4e:	2101      	moveq	r1, #1
    9e50:	bf18      	it	ne
    9e52:	f8c8 6008 	strne.w	r6, [r8, #8]
    9e56:	1816      	adds	r6, r2, r0
    9e58:	6876      	ldr	r6, [r6, #4]
    9e5a:	07f6      	lsls	r6, r6, #31
    9e5c:	d408      	bmi.n	9e70 <_free_r+0x7c>
    9e5e:	4403      	add	r3, r0
    9e60:	6890      	ldr	r0, [r2, #8]
    9e62:	b911      	cbnz	r1, 9e6a <_free_r+0x76>
    9e64:	4e48      	ldr	r6, [pc, #288]	; (9f88 <_free_r+0x194>)
    9e66:	42b0      	cmp	r0, r6
    9e68:	d05f      	beq.n	9f2a <_free_r+0x136>
    9e6a:	68d2      	ldr	r2, [r2, #12]
    9e6c:	60c2      	str	r2, [r0, #12]
    9e6e:	6090      	str	r0, [r2, #8]
    9e70:	f043 0201 	orr.w	r2, r3, #1
    9e74:	6062      	str	r2, [r4, #4]
    9e76:	50e3      	str	r3, [r4, r3]
    9e78:	b9f1      	cbnz	r1, 9eb8 <_free_r+0xc4>
    9e7a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    9e7e:	d322      	bcc.n	9ec6 <_free_r+0xd2>
    9e80:	0a5a      	lsrs	r2, r3, #9
    9e82:	2a04      	cmp	r2, #4
    9e84:	d85a      	bhi.n	9f3c <_free_r+0x148>
    9e86:	0998      	lsrs	r0, r3, #6
    9e88:	3038      	adds	r0, #56	; 0x38
    9e8a:	0041      	lsls	r1, r0, #1
    9e8c:	eb05 0581 	add.w	r5, r5, r1, lsl #2
    9e90:	68aa      	ldr	r2, [r5, #8]
    9e92:	f640 2104 	movw	r1, #2564	; 0xa04
    9e96:	42aa      	cmp	r2, r5
    9e98:	f2c1 0100 	movt	r1, #4096	; 0x1000
    9e9c:	d05a      	beq.n	9f54 <_free_r+0x160>
    9e9e:	6851      	ldr	r1, [r2, #4]
    9ea0:	f021 0103 	bic.w	r1, r1, #3
    9ea4:	428b      	cmp	r3, r1
    9ea6:	d202      	bcs.n	9eae <_free_r+0xba>
    9ea8:	6892      	ldr	r2, [r2, #8]
    9eaa:	4295      	cmp	r5, r2
    9eac:	d1f7      	bne.n	9e9e <_free_r+0xaa>
    9eae:	68d3      	ldr	r3, [r2, #12]
    9eb0:	60e3      	str	r3, [r4, #12]
    9eb2:	60a2      	str	r2, [r4, #8]
    9eb4:	609c      	str	r4, [r3, #8]
    9eb6:	60d4      	str	r4, [r2, #12]
    9eb8:	4648      	mov	r0, r9
    9eba:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    9ebe:	f7ff bf01 	b.w	9cc4 <__malloc_unlock>
    9ec2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    9ec6:	08db      	lsrs	r3, r3, #3
    9ec8:	109a      	asrs	r2, r3, #2
    9eca:	2001      	movs	r0, #1
    9ecc:	4090      	lsls	r0, r2
    9ece:	6869      	ldr	r1, [r5, #4]
    9ed0:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
    9ed4:	689a      	ldr	r2, [r3, #8]
    9ed6:	4301      	orrs	r1, r0
    9ed8:	6069      	str	r1, [r5, #4]
    9eda:	60a2      	str	r2, [r4, #8]
    9edc:	60e3      	str	r3, [r4, #12]
    9ede:	4648      	mov	r0, r9
    9ee0:	609c      	str	r4, [r3, #8]
    9ee2:	60d4      	str	r4, [r2, #12]
    9ee4:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    9ee8:	f7ff beec 	b.w	9cc4 <__malloc_unlock>
    9eec:	07cf      	lsls	r7, r1, #31
    9eee:	4418      	add	r0, r3
    9ef0:	d407      	bmi.n	9f02 <_free_r+0x10e>
    9ef2:	f856 1c08 	ldr.w	r1, [r6, #-8]
    9ef6:	1a64      	subs	r4, r4, r1
    9ef8:	68e3      	ldr	r3, [r4, #12]
    9efa:	68a2      	ldr	r2, [r4, #8]
    9efc:	4408      	add	r0, r1
    9efe:	60d3      	str	r3, [r2, #12]
    9f00:	609a      	str	r2, [r3, #8]
    9f02:	f640 620c 	movw	r2, #3596	; 0xe0c
    9f06:	f2c1 0200 	movt	r2, #4096	; 0x1000
    9f0a:	6813      	ldr	r3, [r2, #0]
    9f0c:	f040 0201 	orr.w	r2, r0, #1
    9f10:	4298      	cmp	r0, r3
    9f12:	6062      	str	r2, [r4, #4]
    9f14:	60ac      	str	r4, [r5, #8]
    9f16:	d3cf      	bcc.n	9eb8 <_free_r+0xc4>
    9f18:	f640 73cc 	movw	r3, #4044	; 0xfcc
    9f1c:	f2c1 0300 	movt	r3, #4096	; 0x1000
    9f20:	6819      	ldr	r1, [r3, #0]
    9f22:	4648      	mov	r0, r9
    9f24:	f7ff ff14 	bl	9d50 <_malloc_trim_r>
    9f28:	e7c6      	b.n	9eb8 <_free_r+0xc4>
    9f2a:	f043 0201 	orr.w	r2, r3, #1
    9f2e:	616c      	str	r4, [r5, #20]
    9f30:	612c      	str	r4, [r5, #16]
    9f32:	60e0      	str	r0, [r4, #12]
    9f34:	60a0      	str	r0, [r4, #8]
    9f36:	6062      	str	r2, [r4, #4]
    9f38:	50e3      	str	r3, [r4, r3]
    9f3a:	e7bd      	b.n	9eb8 <_free_r+0xc4>
    9f3c:	2a14      	cmp	r2, #20
    9f3e:	bf9c      	itt	ls
    9f40:	f102 005b 	addls.w	r0, r2, #91	; 0x5b
    9f44:	0041      	lslls	r1, r0, #1
    9f46:	d9a1      	bls.n	9e8c <_free_r+0x98>
    9f48:	2a54      	cmp	r2, #84	; 0x54
    9f4a:	d80b      	bhi.n	9f64 <_free_r+0x170>
    9f4c:	0b18      	lsrs	r0, r3, #12
    9f4e:	306e      	adds	r0, #110	; 0x6e
    9f50:	0041      	lsls	r1, r0, #1
    9f52:	e79b      	b.n	9e8c <_free_r+0x98>
    9f54:	1080      	asrs	r0, r0, #2
    9f56:	2501      	movs	r5, #1
    9f58:	4085      	lsls	r5, r0
    9f5a:	6848      	ldr	r0, [r1, #4]
    9f5c:	4613      	mov	r3, r2
    9f5e:	4328      	orrs	r0, r5
    9f60:	6048      	str	r0, [r1, #4]
    9f62:	e7a5      	b.n	9eb0 <_free_r+0xbc>
    9f64:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    9f68:	d803      	bhi.n	9f72 <_free_r+0x17e>
    9f6a:	0bd8      	lsrs	r0, r3, #15
    9f6c:	3077      	adds	r0, #119	; 0x77
    9f6e:	0041      	lsls	r1, r0, #1
    9f70:	e78c      	b.n	9e8c <_free_r+0x98>
    9f72:	f240 5154 	movw	r1, #1364	; 0x554
    9f76:	428a      	cmp	r2, r1
    9f78:	bf9d      	ittte	ls
    9f7a:	0c98      	lsrls	r0, r3, #18
    9f7c:	307c      	addls	r0, #124	; 0x7c
    9f7e:	0041      	lslls	r1, r0, #1
    9f80:	21fc      	movhi	r1, #252	; 0xfc
    9f82:	bf88      	it	hi
    9f84:	207e      	movhi	r0, #126	; 0x7e
    9f86:	e781      	b.n	9e8c <_free_r+0x98>
    9f88:	10000a0c 	.word	0x10000a0c

00009f8c <_sbrk>:
    9f8c:	f640 73f8 	movw	r3, #4088	; 0xff8
    9f90:	f2c1 0300 	movt	r3, #4096	; 0x1000
    9f94:	6819      	ldr	r1, [r3, #0]
    9f96:	f243 72c0 	movw	r2, #14272	; 0x37c0
    9f9a:	f2c1 0200 	movt	r2, #4096	; 0x1000
    9f9e:	2900      	cmp	r1, #0
    9fa0:	bf18      	it	ne
    9fa2:	460a      	movne	r2, r1
    9fa4:	4410      	add	r0, r2
    9fa6:	6018      	str	r0, [r3, #0]
    9fa8:	4610      	mov	r0, r2
    9faa:	4770      	bx	lr
    9fac:	00000043 	.word	0x00000043

00009fb0 <_global_impure_ptr>:
    9fb0:	10000020                                 ...

00009fb4 <whitening_index>:
    9fb4:	6f783e46 650f2e4d 1a1f2742 597d5350     F>xoM..eB'..PS}Y
    9fc4:	3608230a 0021117a 5e06733a 14343156     .#.6z.!.:s.^V14.
    9fd4:	5a541b28 662f703f                       (.TZ?p/f

00009fdc <whitening>:
    9fdc:	01010101 01000100 00000100 00010000     ................
    9fec:	01000101 00010101 01010100 00010000     ................
    9ffc:	01010001 01010000 00000000 00010100     ................
    a00c:	01000101 01010100 00000100 00010100     ................
    a01c:	00000100 00000100 00000000 01000001     ................
    a02c:	01010000 00000100 01010101 01010100     ................
    a03c:	00000000 01010101 00010101 01010000     ................
    a04c:	01010001 01000000 00000100 75010001              ...............

0000a05b <compile_info>:
    a05b:	72656275 746f6f74 30322068 302d3731     ubertooth 2017-0
    a06b:	32522d33 776d2820 6d406c6e 2d6c6e77     3-R2 (mwnl@mwnl-
    a07b:	6f6e656c 20296f76 38313032 3131202e     lenovo) 2018. 11
    a08b:	3832202e ec28202e 20299888 333a3731     . 28. (...) 17:3
    a09b:	35313a37 54534b20 bcb24000                       7:15 KST.

0000a0a4 <whitening_word>:
    a0a4:	c3bcb240 5f4a371f 9a9cf685 44c5d6c1     @....7J_.......D
    a0b4:	e1de5920 afa51b8f cd4e7b42 2262eb60      Y......B{N.`.b"
    a0c4:	f0ef2c90 57d28dc7 66a73da1 113175b0     .,.....W.=.f.u1.
    a0d4:	bcb24089 4a371fc3 9cf6855f c5d6c19a     .@....7J_.......
    a0e4:	de592044 a51b8fe1 4e7b42af 62eb60cd     D Y......B{N.`.b
    a0f4:	ef2c9022 d28dc7f0 a73da157 3175b066     ".,.....W.=.f.u1
    a104:	3da157d2 75b066a7 96481131 46e3f877     .W.=.f.u1.H.w..F
    a114:	9ed0abe9 bad83353 cb240898 a371fc3b     ....S3....$.;.q.
    a124:	cf6855f4 5d6c19a9 e592044c 51b8fe1d     .Uh...l]L......Q
    a134:	42afa51b 60cd4e7b 902262eb c7f0ef2c     ...B{N.`.b".,...
    a144:	a157d28d b066a73d 48113175 e3f87796     ..W.=.f.u1.H.w..
    a154:	d0abe946 d833539e 240898ba 71fc3bcb     F....S3....$.;.q
    a164:	3f877964 0abe946e 833539ed 40898bad     dy.?n....95....@
    a174:	1fc3bcb2 855f4a37 c19a9cf6 2044c5d6     ....7J_.......D 
    a184:	8fe1de59 42afa51b 60cd4e7b 902262eb     Y......B{N.`.b".
    a194:	40898bad 1fc3bcb2 855f4a37 c19a9cf6     ...@....7J_.....
    a1a4:	2044c5d6 8fe1de59 42afa51b 60cd4e7b     ..D Y......B{N.`
    a1b4:	902262eb c7f0ef2c a157d28d b066a73d     .b".,.....W.=.f.
    a1c4:	c19a9cf6 2044c5d6 8fe1de59 42afa51b     ......D Y......B
    a1d4:	60cd4e7b 902262eb c7f0ef2c a157d28d     {N.`.b".,.....W.
    a1e4:	b066a73d 48113175 e3f87796 d0abe946     =.f.u1.H.w..F...
    a1f4:	be946e3f 3539ed0a 898bad83 c3bcb240     ?n....95....@...
    a204:	5f4a371f 9a9cf685 44c5d6c1 e1de5920     .7J_.......D Y..
    a214:	afa51b8f cd4e7b42 2262eb60 f0ef2c90     ....B{N.`.b".,..
    a224:	3bcb2408 f4a371fc a9cf6855 4c5d6c19     .$.;.q..Uh...l]L
    a234:	1de59204 fa51b8fe d4e7b42a 262eb60c     ......Q.*......&
    a244:	0ef2c902 7d28dc7f 6a73da15 13175b06     ......(}..sj.[..
    a254:	44c5d6c1 e1de5920 afa51b8f cd4e7b42     ...D Y......B{N.
    a264:	2262eb60 f0ef2c90 57d28dc7 66a73da1     `.b".,.....W.=.f
    a274:	113175b0 f8779648 abe946e3 33539ed0     .u1.H.w..F....S3
    a284:	c5d6c19a de592044 a51b8fe1 4e7b42af     ....D Y......B{N
    a294:	62eb60cd ef2c9022 d28dc7f0 a73da157     .`.b".,.....W.=.
    a2a4:	3175b066 77964811 e946e3f8 539ed0ab     f.u1.H.w..F....S
    a2b4:	bad83353 cb240898 a371fc3b cf6855f4     S3....$.;.q..Uh.
    a2c4:	5d6c19a9 e592044c 51b8fe1d e7b42afa     ..l]L......Q.*..
    a2d4:	2eb60cd4 f2c90226 28dc7f0e 73da157d     ....&......(}..s
    a2e4:	c7f0ef2c a157d28d b066a73d 48113175     ,.....W.=.f.u1.H
    a2f4:	e3f87796 d0abe946 d833539e 240898ba     .w..F....S3....$
    a304:	71fc3bcb 6855f4a3 6c19a9cf 92044c5d     .;.q..Uh...l]L..
    a314:	b8fe1de5 b42afa51 b60cd4e7 c902262e     ....Q.*......&..
    a324:	dc7f0ef2 da157d28 5b066a73 64811317     ....(}..sj.[...d
    a334:	6e3f8779 ed0abe94 ad833539 b240898b     y.?n....95....@.
    a344:	39ed0abe 8bad8335 bcb24089 4a371fc3     ...95....@....7J
    a354:	9cf6855f c5d6c19a de592044 a51b8fe1     _.......D Y.....
    a364:	4e7b42af 62eb60cd ef2c9022 d28dc7f0     .B{N.`.b".,.....
    a374:	46e3f877 9ed0abe9 bad83353 cb240898     w..F....S3....$.
    a384:	a371fc3b cf6855f4 5d6c19a9 e592044c     ;.q..Uh...l]L...
    a394:	51b8fe1d e7b42afa 2eb60cd4 f2c90226     ...Q.*......&...
    a3a4:	33539ed0 0898bad8 fc3bcb24 55f4a371     ..S3....$.;.q..U
    a3b4:	19a9cf68 044c5d6c fe1de592 2afa51b8     h...l]L......Q.*
    a3c4:	0cd4e7b4 02262eb6 7f0ef2c9 157d28dc     ......&......(}.
    a3d4:	4c5d6c19 1de59204 fa51b8fe d4e7b42a     .l]L......Q.*...
    a3e4:	262eb60c 0ef2c902 7d28dc7f 6a73da15     ...&......(}..sj
    a3f4:	13175b06 87796481 be946e3f 3539ed0a     .[...dy.?n....95
    a404:	cd4e7b42 2262eb60 f0ef2c90 57d28dc7     B{N.`.b".,.....W
    a414:	66a73da1 113175b0 f8779648 abe946e3     .=.f.u1.H.w..F..
    a424:	33539ed0 0898bad8 fc3bcb24 55f4a371     ..S3....$.;.q..U
    a434:	b240898b 371fc3bc f6855f4a d6c19a9c     ..@....7J_......
    a444:	592044c5 1b8fe1de 7b42afa5 eb60cd4e     .D Y......B{N.`.
    a454:	2c902262 8dc7f0ef 3da157d2 75b066a7     b".,.....W.=.f.u
    a464:	cf6855f4 5d6c19a9 e592044c 51b8fe1d     .Uh...l]L......Q
    a474:	e7b42afa 2eb60cd4 f2c90226 28dc7f0e     .*......&......(
    a484:	73da157d 175b066a 79648113 946e3f87     }..sj.[...dy.?n.
    a494:	b066a73d 48113175 e3f87796 d0abe946     =.f.u1.H.w..F...
    a4a4:	d833539e 240898ba 71fc3bcb 6855f4a3     .S3....$.;.q..Uh
    a4b4:	6c19a9cf 92044c5d b8fe1de5 b42afa51     ...l]L......Q.*.
    a4c4:	3175b066 77964811 e946e3f8 539ed0ab     f.u1.H.w..F....S
    a4d4:	98bad833 3bcb2408 f4a371fc a9cf6855     3....$.;.q..Uh..
    a4e4:	4c5d6c19 1de59204 fa51b8fe d4e7b42a     .l]L......Q.*...
    a4f4:	4e7b42af 62eb60cd ef2c9022 d28dc7f0     .B{N.`.b".,.....
    a504:	a73da157 3175b066 77964811 e946e3f8     W.=.f.u1.H.w..F.
    a514:	539ed0ab 98bad833 3bcb2408 f4a371fc     ...S3....$.;.q..
    a524:	cb240898 a371fc3b cf6855f4 5d6c19a9     ..$.;.q..Uh...l]
    a534:	e592044c 51b8fe1d e7b42afa 2eb60cd4     L......Q.*......
    a544:	f2c90226 28dc7f0e 73da157d 175b066a     &......(}..sj.[.
    a554:	b42afa51 b60cd4e7 c902262e dc7f0ef2     Q.*......&......
    a564:	da157d28 5b066a73 64811317 6e3f8779     (}..sj.[...dy.?n
    a574:	ed0abe94 ad833539 b240898b 371fc3bc     ....95....@....7
    a584:	3539ed0a 898bad83 c3bcb240 5f4a371f     ..95....@....7J_
    a594:	9a9cf685 44c5d6c1 e1de5920 afa51b8f     .......D Y......
    a5a4:	cd4e7b42 2262eb60 f0ef2c90 57d28dc7     B{N.`.b".,.....W
    a5b4:	4a371fc3 9cf6855f c5d6c19a de592044     ..7J_.......D Y.
    a5c4:	a51b8fe1 4e7b42af 62eb60cd ef2c9022     .....B{N.`.b".,.
    a5d4:	d28dc7f0 a73da157 3175b066 77964811     ....W.=.f.u1.H.w
    a5e4:	371fc3bc f6855f4a d6c19a9c 592044c5     ...7J_.......D Y
    a5f4:	1b8fe1de 7b42afa5 eb60cd4e 2c902262     ......B{N.`.b".,
    a604:	8dc7f0ef 3da157d2 75b066a7 96481131     .....W.=.f.u1.H.
    a614:	48113175 e3f87796 d0abe946 d833539e     u1.H.w..F....S3.
    a624:	240898ba 71fc3bcb 6855f4a3 6c19a9cf     ...$.;.q..Uh...l
    a634:	92044c5d b8fe1de5 b42afa51 b60cd4e7     ]L......Q.*.....
    a644:	c902262e dc7f0ef2 da157d28 5b066a73     .&......(}..sj.[
    a654:	64811317 6e3f8779 ed0abe94 ad833539     ...dy.?n....95..
    a664:	b240898b 371fc3bc f6855f4a d6c19a9c     ..@....7J_......
    a674:	b60cd4e7 c902262e dc7f0ef2 da157d28     .....&......(}..
    a684:	5b066a73 64811317 6e3f8779 ed0abe94     sj.[...dy.?n....
    a694:	ad833539 b240898b 371fc3bc f6855f4a     95....@....7J_..
    a6a4:	2262eb60 f0ef2c90 57d28dc7 66a73da1     `.b".,.....W.=.f
    a6b4:	113175b0 f8779648 abe946e3 33539ed0     .u1.H.w..F....S3
    a6c4:	0898bad8 fc3bcb24 55f4a371 19a9cf68     ....$.;.q..Uh...
    a6d4:	5d6c19a9 e592044c 51b8fe1d e7b42afa     ..l]L......Q.*..
    a6e4:	2eb60cd4 f2c90226 28dc7f0e 73da157d     ....&......(}..s
    a6f4:	175b066a 79648113 946e3f87 39ed0abe     j.[...dy.?n....9
    a704:	dc7f0ef2 da157d28 5b066a73 64811317     ....(}..sj.[...d
    a714:	6e3f8779 ed0abe94 ad833539 b240898b     y.?n....95....@.
    a724:	371fc3bc f6855f4a d6c19a9c 592044c5     ...7J_.......D Y
    a734:	a371fc3b cf6855f4 5d6c19a9 e592044c     ;.q..Uh...l]L...
    a744:	51b8fe1d e7b42afa 2eb60cd4 f2c90226     ...Q.*......&...
    a754:	28dc7f0e 73da157d 175b066a 79648113     ...(}..sj.[...dy
    a764:	de592044 a51b8fe1 4e7b42af 62eb60cd     D Y......B{N.`.b
    a774:	ef2c9022 d28dc7f0 a73da157 3175b066     ".,.....W.=.f.u1
    a784:	77964811 e946e3f8 539ed0ab 98bad833     .H.w..F....S3...
    a794:	a157d28d b066a73d 48113175 e3f87796     ..W.=.f.u1.H.w..
    a7a4:	d0abe946 d833539e 240898ba 71fc3bcb     F....S3....$.;.q
    a7b4:	6855f4a3 6c19a9cf 92044c5d b8fe1de5     ..Uh...l]L......
    a7c4:	2044c5d6 8fe1de59 42afa51b 60cd4e7b     ..D Y......B{N.`
    a7d4:	902262eb c7f0ef2c a157d28d b066a73d     .b".,.....W.=.f.
    a7e4:	48113175 e3f87796 d0abe946 d833539e     u1.H.w..F....S3.
    a7f4:	5f4a371f 9a9cf685 44c5d6c1 e1de5920     .7J_.......D Y..
    a804:	afa51b8f cd4e7b42 2262eb60 f0ef2c90     ....B{N.`.b".,..
    a814:	57d28dc7 66a73da1 113175b0 f8779648     ...W.=.f.u1.H.w.

0000a824 <hop_interval_lut>:
    a824:	19130100 101f0f1c 1b1a210e 05081422     .........!.."...
    a834:	02231807 1d201e0d 0b0a0311 06151704     ..#... .........
    a844:	120c0916 00000024 00000001 00000001     ....$...........
    a854:	00000001 00000001 ffff1d42 ffffffff     ........B.......
    a864:	feaa0303 feaa1612 aa020010 ffff1642     ............B...
    a874:	ffffffff feaa0303 feaa160b ff020010     ................
    a884:	434e5953 0985096c 0000099e 37313032     SYNCl.......2017
    a894:	2d33302d 00003252                                -03-R2.

0000a89b <index1.3911>:
    a89b:	03010200 03000100 01020001 03010100              ..............

0000a8a9 <index2.3912>:
    a8a9:	04020301 04020304 03040304 387b0203     ..............{8
    a8b9:	37346361 2d383861 36326363 6161342d     ac47a88-cc26-4aa
    a8c9:	38382d39 342d6237 38616332 37306663     9-887b-42ca8cf07
    a8d9:	7d333661 68000000                                a63}...

0000a8e0 <channels>:
    a8e0:	09720968 09a50977                       h.r.w...

0000a8e8 <follow_handler.4002>:
    a8e8:	000083b9 000083d9 000086dd 00008535     ............5...
    a8f8:	000083b5 000083b5 000083b5              ............

0000a904 <continuous_rx_handler.4003>:
    a904:	000083d1 000083d9 000085fd 000083b5     ................
    a914:	000083b5 000083b5                       ........

0000a91c <jam_handler.4004>:
    a91c:	000083b9 000083d9 00008679 0000857d     ........y...}...
    a92c:	00008491 0000859d                       ........

0000a934 <iap_entry>:
    a934:	1fff1ff1                                ....

0000a938 <abExtendedOsFeatureDescriptor>:
    a938:	00000028 00040100 00000001 00000000     (...............
    a948:	49570100 4253554e 00000000 00000000     ..WINUSB........
    a958:	00000000 00000000                       ........

0000a960 <_init>:
    a960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a962:	bf00      	nop
    a964:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a966:	bc08      	pop	{r3}
    a968:	469e      	mov	lr, r3
    a96a:	4770      	bx	lr

0000a96c <__init_array_start>:
    a96c:	00004371 	.word	0x00004371

0000a970 <__frame_dummy_init_array_entry>:
    a970:	00004155                                UA..

0000a974 <_fini>:
    a974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a976:	bf00      	nop
    a978:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a97a:	bc08      	pop	{r3}
    a97c:	469e      	mov	lr, r3
    a97e:	4770      	bx	lr

0000a980 <__fini_array_start>:
    a980:	00004125 	.word	0x00004125

0000a984 <__fini_array_end>:
    a984:	00000000 	.word	0x00000000
