/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [4:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  reg [3:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  reg [10:0] celloutsig_0_2z;
  wire [13:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [15:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  reg [3:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  reg [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = ~(in_data[62] & celloutsig_0_7z);
  assign celloutsig_0_11z = ~celloutsig_0_8z[6];
  assign celloutsig_0_17z = ~celloutsig_0_15z[3];
  assign celloutsig_1_8z = ~((celloutsig_1_2z | celloutsig_1_5z) & celloutsig_1_6z);
  assign celloutsig_0_23z = ~((celloutsig_0_21z | celloutsig_0_4z) & celloutsig_0_21z);
  assign celloutsig_1_9z = celloutsig_1_6z ^ celloutsig_1_8z;
  assign celloutsig_1_2z = celloutsig_1_1z ^ in_data[113];
  assign celloutsig_1_17z = { celloutsig_1_8z, celloutsig_1_14z } === in_data[103:100];
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z } === { in_data[114:109], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_5z = { in_data[151:148], celloutsig_1_4z, celloutsig_1_1z } > in_data[115:110];
  assign celloutsig_0_7z = celloutsig_0_3z[8:4] && celloutsig_0_5z[12:8];
  assign celloutsig_0_12z = { celloutsig_0_3z[11:8], celloutsig_0_0z, celloutsig_0_2z } < celloutsig_0_5z;
  assign celloutsig_0_27z = celloutsig_0_9z < { celloutsig_0_6z[1:0], celloutsig_0_23z, celloutsig_0_17z };
  assign celloutsig_0_6z = celloutsig_0_2z[10:3] % { 1'h1, in_data[72:66] };
  assign celloutsig_0_1z = in_data[70:65] != in_data[52:47];
  assign celloutsig_1_4z = { in_data[103:100], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z } != { in_data[177:166], celloutsig_1_2z };
  assign celloutsig_0_0z = | in_data[62:45];
  assign celloutsig_1_12z = | { celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_0_20z = | { celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_9z };
  assign celloutsig_1_3z = | in_data[114:105];
  assign celloutsig_1_10z = celloutsig_1_8z & celloutsig_1_0z;
  assign celloutsig_1_11z = | celloutsig_1_7z[15:9];
  assign celloutsig_1_13z = | { in_data[181:175], in_data[154:134] };
  assign celloutsig_1_0z = | in_data[154:134];
  assign celloutsig_0_4z = ~^ { celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_21z = ~^ { celloutsig_0_13z[3], celloutsig_0_17z, celloutsig_0_20z };
  assign celloutsig_1_19z = ^ { celloutsig_1_7z[14:0], celloutsig_1_18z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_17z };
  assign celloutsig_1_1z = ^ in_data[129:126];
  assign celloutsig_0_3z = { in_data[56:44], celloutsig_0_1z } >> in_data[75:62];
  assign celloutsig_1_14z = { celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_2z } >> { in_data[148], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_8z = celloutsig_0_6z[7:1] >> { in_data[44:39], celloutsig_0_1z };
  assign celloutsig_1_7z = { in_data[143:128], celloutsig_1_3z } ~^ { in_data[139:133], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_9z = { celloutsig_0_2z[3:1], celloutsig_0_0z } ~^ celloutsig_0_8z[6:3];
  assign celloutsig_0_13z = { celloutsig_0_3z[3], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_7z } ~^ celloutsig_0_5z[7:4];
  always_latch
    if (!clkin_data[64]) celloutsig_1_15z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_15z = { celloutsig_1_7z[15], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z };
  always_latch
    if (clkin_data[64]) celloutsig_1_18z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_18z = { in_data[150], celloutsig_1_11z, celloutsig_1_17z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_5z = 16'h0000;
    else if (!clkin_data[0]) celloutsig_0_5z = { in_data[53:41], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_15z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_15z = celloutsig_0_6z[7:3];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_2z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_2z = in_data[27:17];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_26z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_26z = celloutsig_0_13z;
  assign { out_data[130:128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
