Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Sep  4 15:15:03 2025
| Host         : ruben-nb02 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -file ../../../reports/FPGA/otbn_mac_bignum_TOWARDS/timing_summary.txt
| Design       : otbn_mac_bignum
| Device       : 7a200t-fbg676
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (1174)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (1174)
---------------------------------------
 There are 1174 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.091        0.000                      0                 1590        0.211        0.000                      0                  948       19.500        0.000                       0                   508  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               1.039        0.000                      0                  948        0.211        0.000                      0                  948       19.500        0.000                       0                   508  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
input port clock  clk_i                   0.750        0.000                      0                 1012                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       clk_i                                     0.384        0.000                      0                  574                                                                        
**default**       input port clock                          0.091        0.000                      0                  266                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        1.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 stall_state_qwsel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            acc_intg_q_reg[150]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_i rise@40.000ns - clk_i rise@0.000ns)
  Data Path Delay:        38.609ns  (logic 17.362ns (44.969%)  route 21.247ns (55.031%))
  Logic Levels:           90  (CARRY4=64 DSP48E1=1 LUT2=7 LUT3=6 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.165ns = ( 41.165 - 40.000 ) 
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=507, unset)          1.467     1.467    clk_i
    SLICE_X36Y97         FDRE                                         r  stall_state_qwsel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.393     1.860 r  stall_state_qwsel_reg[0]/Q
                         net (fo=10, routed)          0.504     2.364    U_MUL/partialproduct0_i_94__1_0
    SLICE_X36Y97         LUT2 (Prop_lut2_I1_O)        0.116     2.480 r  U_MUL/partialproduct0_i_146__0/O
                         net (fo=128, routed)         1.521     4.001    u_operand_b_blanker/u_blank_and/mul2csa[10]0_3
    SLICE_X15Y88         LUT6 (Prop_lut6_I1_O)        0.253     4.254 f  u_operand_b_blanker/u_blank_and/partialproduct0_i_41__3/O
                         net (fo=1, routed)           0.297     4.551    u_operand_b_blanker/u_blank_and/partialproduct0_i_41__3_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I0_O)        0.097     4.648 r  u_operand_b_blanker/u_blank_and/partialproduct0_i_3__1/O
                         net (fo=4, routed)           1.315     5.963    U_MUL/multiplier_op_b_i[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[13]_P[24])
                                                      2.690     8.653 r  U_MUL/mul2csa[0]0/P[24]
                         net (fo=4, routed)           1.087     9.741    U_MUL/p_1_in6696_in
    SLICE_X31Y71         LUT6 (Prop_lut6_I2_O)        0.097     9.838 r  U_MUL/operation_result_o[222]_INST_0_i_147/O
                         net (fo=6, routed)           0.628    10.465    U_MUL/operation_result_o[222]_INST_0_i_147_n_0
    SLICE_X31Y70         LUT5 (Prop_lut5_I0_O)        0.101    10.566 r  U_MUL/operation_result_o[223]_INST_0_i_270/O
                         net (fo=6, routed)           0.477    11.043    U_MUL/p_0_in5178_in
    SLICE_X30Y70         LUT6 (Prop_lut6_I5_O)        0.239    11.282 r  U_MUL/operation_result_o[218]_INST_0_i_79/O
                         net (fo=3, routed)           0.599    11.881    U_MUL/operation_result_o[218]_INST_0_i_79_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I0_O)        0.097    11.978 r  U_MUL/operation_result_o[218]_INST_0_i_40/O
                         net (fo=3, routed)           0.307    12.284    U_MUL/operation_result_o[218]_INST_0_i_40_n_0
    SLICE_X33Y70         LUT2 (Prop_lut2_I1_O)        0.113    12.397 r  U_MUL/operation_result_o[223]_INST_0_i_173/O
                         net (fo=8, routed)           0.574    12.972    U_MUL/p_0_in2642_in
    SLICE_X30Y73         LUT3 (Prop_lut3_I2_O)        0.255    13.227 r  U_MUL/operation_result_o[223]_INST_0_i_190/O
                         net (fo=7, routed)           0.587    13.813    U_MUL/operation_result_o[223]_INST_0_i_190_n_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I1_O)        0.247    14.060 r  U_MUL/operation_result_o[222]_INST_0_i_50/O
                         net (fo=1, routed)           0.293    14.354    U_MUL/operation_result_o[222]_INST_0_i_50_n_0
    SLICE_X31Y73         LUT2 (Prop_lut2_I0_O)        0.097    14.451 r  U_MUL/operation_result_o[222]_INST_0_i_15/O
                         net (fo=1, routed)           0.330    14.781    U_MUL/csa12_return0109_out[0]
    SLICE_X26Y74         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.395    15.176 r  U_MUL/operation_result_o[222]_INST_0_i_4/O[2]
                         net (fo=7, routed)           1.034    16.209    mul_res[29]
    SLICE_X37Y95         LUT2 (Prop_lut2_I0_O)        0.230    16.439 r  operation_result_o[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.591    17.030    operation_result_o[31]_INST_0_i_4_n_0
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.097    17.127 r  operation_result_o[31]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    17.127    U_MUL/operation_result_o[31]_0[1]
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    17.529 r  U_MUL/operation_result_o[31]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.529    U_MUL/operation_result_o[31]_INST_0_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    17.713 r  U_MUL/operation_result_o[35]_INST_0_i_11/CO[0]
                         net (fo=4, routed)           0.737    18.450    t16[0][16]
    SLICE_X40Y113        LUT3 (Prop_lut3_I0_O)        0.262    18.712 r  operation_result_o[35]_INST_0_i_2/O
                         net (fo=1, routed)           0.341    19.052    operation_result_o[35]_INST_0_i_2_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444    19.496 r  operation_result_o[35]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.496    operation_result_o[35]_INST_0_i_1_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.588 r  operation_result_o[39]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.588    operation_result_o[39]_INST_0_i_1_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.680 r  operation_result_o[43]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.680    operation_result_o[43]_INST_0_i_1_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.772 r  operation_result_o[47]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.772    operation_result_o[47]_INST_0_i_1_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.864 r  operation_result_o[51]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.864    operation_result_o[51]_INST_0_i_1_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.956 r  operation_result_o[55]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.956    operation_result_o[55]_INST_0_i_1_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.048 r  operation_result_o[59]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.048    operation_result_o[59]_INST_0_i_1_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.140 r  operation_result_o[63]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.140    operation_result_o[63]_INST_0_i_1_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    20.324 r  operation_result_o[67]_INST_0_i_11/CO[0]
                         net (fo=6, routed)           0.706    21.031    adder_x_carry_out_1
    SLICE_X39Y109        LUT2 (Prop_lut2_I0_O)        0.262    21.293 r  operation_result_o[67]_INST_0_i_2/O
                         net (fo=1, routed)           0.588    21.880    U_MUL/operation_result_o[67]
    SLICE_X38Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    22.312 r  U_MUL/operation_result_o[67]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.312    U_MUL/operation_result_o[67]_INST_0_i_1_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.401 r  U_MUL/operation_result_o[71]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.401    U_MUL/operation_result_o[71]_INST_0_i_1_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.490 r  U_MUL/operation_result_o[75]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.490    U_MUL/operation_result_o[75]_INST_0_i_1_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.579 r  U_MUL/operation_result_o[79]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.579    U_MUL/operation_result_o[79]_INST_0_i_1_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.668 r  U_MUL/operation_result_o[83]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.668    U_MUL/operation_result_o[83]_INST_0_i_1_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.757 r  U_MUL/operation_result_o[87]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.757    U_MUL/operation_result_o[87]_INST_0_i_1_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.846 r  U_MUL/operation_result_o[91]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.846    U_MUL/operation_result_o[91]_INST_0_i_1_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.935 r  U_MUL/operation_result_o[95]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.935    U_MUL/operation_result_o[95]_INST_0_i_1_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    23.122 r  U_MUL/operation_result_o[99]_INST_0_i_11/CO[0]
                         net (fo=4, routed)           0.883    24.006    t16[2][16]
    SLICE_X40Y113        LUT3 (Prop_lut3_I0_O)        0.282    24.288 r  operation_result_o[99]_INST_0_i_2/O
                         net (fo=1, routed)           0.483    24.770    operation_result_o[99]_INST_0_i_2_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.585    25.355 r  operation_result_o[99]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.355    operation_result_o[99]_INST_0_i_1_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.444 r  operation_result_o[103]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.444    operation_result_o[103]_INST_0_i_1_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.533 r  operation_result_o[107]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.533    operation_result_o[107]_INST_0_i_1_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.622 r  operation_result_o[111]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.622    operation_result_o[111]_INST_0_i_1_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.711 r  operation_result_o[115]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.711    operation_result_o[115]_INST_0_i_1_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.800 r  operation_result_o[119]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.007    25.808    operation_result_o[119]_INST_0_i_1_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.897 r  operation_result_o[123]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.897    operation_result_o[123]_INST_0_i_1_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.986 r  operation_result_o[127]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.986    operation_result_o[127]_INST_0_i_1_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    26.173 r  operation_result_o[131]_INST_0_i_11/CO[0]
                         net (fo=6, routed)           0.722    26.895    adder_x_carry_out_3
    SLICE_X43Y117        LUT2 (Prop_lut2_I0_O)        0.279    27.174 r  operation_result_o[131]_INST_0_i_2/O
                         net (fo=1, routed)           0.731    27.906    U_MUL/operation_result_o[131]
    SLICE_X48Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444    28.350 r  U_MUL/operation_result_o[131]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.350    U_MUL/operation_result_o[131]_INST_0_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.442 r  U_MUL/operation_result_o[135]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.442    U_MUL/operation_result_o[135]_INST_0_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.534 r  U_MUL/operation_result_o[139]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    28.534    U_MUL/operation_result_o[139]_INST_0_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.626 r  U_MUL/operation_result_o[143]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.626    U_MUL/operation_result_o[143]_INST_0_i_1_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.718 r  U_MUL/operation_result_o[147]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.718    U_MUL/operation_result_o[147]_INST_0_i_1_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.810 r  U_MUL/operation_result_o[151]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.810    U_MUL/operation_result_o[151]_INST_0_i_1_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.902 r  U_MUL/operation_result_o[155]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.902    U_MUL/operation_result_o[155]_INST_0_i_1_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.994 r  U_MUL/operation_result_o[159]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.994    U_MUL/operation_result_o[159]_INST_0_i_1_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    29.178 r  U_MUL/operation_result_o[163]_INST_0_i_11/CO[0]
                         net (fo=1, routed)           0.663    29.841    adder_x_carry_out_4
    SLICE_X45Y109        LUT3 (Prop_lut3_I0_O)        0.262    30.103 r  operation_result_o[163]_INST_0_i_2/O
                         net (fo=1, routed)           0.506    30.610    operation_result_o[163]_INST_0_i_2_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    31.042 r  operation_result_o[163]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.042    operation_result_o[163]_INST_0_i_1_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.131 r  operation_result_o[167]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.131    operation_result_o[167]_INST_0_i_1_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.220 r  operation_result_o[171]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.220    operation_result_o[171]_INST_0_i_1_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.309 r  operation_result_o[175]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.309    operation_result_o[175]_INST_0_i_1_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.398 r  operation_result_o[179]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.398    operation_result_o[179]_INST_0_i_1_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.487 r  operation_result_o[183]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.487    operation_result_o[183]_INST_0_i_1_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.576 r  operation_result_o[187]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.576    operation_result_o[187]_INST_0_i_1_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.665 r  operation_result_o[191]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.665    operation_result_o[191]_INST_0_i_1_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    31.852 r  operation_result_o[195]_INST_0_i_22/CO[0]
                         net (fo=1, routed)           0.703    32.554    adder_x_carry_out_5
    SLICE_X41Y107        LUT2 (Prop_lut2_I0_O)        0.279    32.833 r  operation_result_o[195]_INST_0_i_5/O
                         net (fo=1, routed)           0.641    33.474    U_MUL/operation_result_o[195]
    SLICE_X49Y105        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    33.906 r  U_MUL/operation_result_o[195]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.906    U_MUL/operation_result_o[195]_INST_0_i_2_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.995 r  U_MUL/operation_result_o[199]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.995    U_MUL/operation_result_o[199]_INST_0_i_2_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.084 r  U_MUL/operation_result_o[203]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.084    U_MUL/operation_result_o[203]_INST_0_i_2_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.173 r  U_MUL/operation_result_o[207]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.173    U_MUL/operation_result_o[207]_INST_0_i_2_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.262 r  U_MUL/operation_result_o[211]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.262    U_MUL/operation_result_o[211]_INST_0_i_2_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.351 r  U_MUL/operation_result_o[215]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.351    U_MUL/operation_result_o[215]_INST_0_i_2_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.440 r  U_MUL/operation_result_o[219]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.440    U_MUL/operation_result_o[219]_INST_0_i_2_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.529 r  U_MUL/operation_result_o[223]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.529    U_MUL/operation_result_o[223]_INST_0_i_2_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    34.716 r  U_MUL/operation_result_o[227]_INST_0_i_22/CO[0]
                         net (fo=1, routed)           0.395    35.110    adder_x_carry_out_6
    SLICE_X49Y114        LUT3 (Prop_lut3_I0_O)        0.279    35.389 r  operation_result_o[227]_INST_0_i_5/O
                         net (fo=1, routed)           0.368    35.757    operation_result_o[227]_INST_0_i_5_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444    36.201 r  operation_result_o[227]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.201    operation_result_o[227]_INST_0_i_2_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.293 r  operation_result_o[231]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.293    operation_result_o[231]_INST_0_i_2_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.385 r  operation_result_o[235]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.385    operation_result_o[235]_INST_0_i_2_n_0
    SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.477 r  operation_result_o[239]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.477    operation_result_o[239]_INST_0_i_2_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.569 r  operation_result_o[243]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.007    36.577    operation_result_o[243]_INST_0_i_2_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.669 r  operation_result_o[247]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.669    operation_result_o[247]_INST_0_i_2_n_0
    SLICE_X46Y126        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    36.849 r  operation_result_o[251]_INST_0_i_2/O[2]
                         net (fo=4, routed)           0.510    37.359    adder_x_sum[7]0[27]
    SLICE_X42Y128        LUT6 (Prop_lut6_I3_O)        0.217    37.576 r  acc_intg_q[143]_i_3/O
                         net (fo=1, routed)           0.324    37.900    acc_intg_q[143]_i_3_n_0
    SLICE_X42Y128        LUT5 (Prop_lut5_I4_O)        0.097    37.997 r  acc_intg_q[143]_i_2/O
                         net (fo=4, routed)           0.608    38.605    acc_no_intg_d[122]
    SLICE_X42Y127        LUT6 (Prop_lut6_I2_O)        0.097    38.702 r  acc_intg_q[150]_i_3/O
                         net (fo=1, routed)           0.443    39.145    acc_intg_q[150]_i_3_n_0
    SLICE_X43Y127        LUT6 (Prop_lut6_I0_O)        0.097    39.242 r  acc_intg_q[150]_i_2/O
                         net (fo=1, routed)           0.396    39.639    acc_intg_calc[150]
    SLICE_X43Y127        LUT3 (Prop_lut3_I0_O)        0.097    39.736 r  acc_intg_q[150]_i_1/O
                         net (fo=1, routed)           0.340    40.076    acc_intg_d[150]
    SLICE_X42Y128        FDRE                                         r  acc_intg_q_reg[150]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     40.000    40.000 r  
                                                      0.000    40.000 r  clk_i (IN)
                         net (fo=507, unset)          1.165    41.165    clk_i
    SLICE_X42Y128        FDRE                                         r  acc_intg_q_reg[150]/C
                         clock pessimism              0.006    41.171    
                         clock uncertainty           -0.035    41.136    
    SLICE_X42Y128        FDRE (Setup_fdre_C_D)       -0.021    41.115    acc_intg_q_reg[150]
  -------------------------------------------------------------------
                         required time                         41.115    
                         arrival time                         -40.076    
  -------------------------------------------------------------------
                         slack                                  1.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 acc_intg_q_reg[180]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            acc_intg_q_reg[180]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.468%)  route 0.132ns (41.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=507, unset)          0.586     0.586    clk_i
    SLICE_X55Y104        FDRE                                         r  acc_intg_q_reg[180]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y104        FDRE (Prop_fdre_C_Q)         0.141     0.727 r  acc_intg_q_reg[180]/Q
                         net (fo=8, routed)           0.132     0.859    U_MUL/Q[78]
    SLICE_X55Y104        LUT6 (Prop_lut6_I2_O)        0.045     0.904 r  U_MUL/acc_intg_q[180]_i_1/O
                         net (fo=1, routed)           0.000     0.904    acc_intg_d[180]
    SLICE_X55Y104        FDRE                                         r  acc_intg_q_reg[180]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=507, unset)          0.857     0.857    clk_i
    SLICE_X55Y104        FDRE                                         r  acc_intg_q_reg[180]/C
                         clock pessimism             -0.255     0.602    
    SLICE_X55Y104        FDRE (Hold_fdre_C_D)         0.091     0.693    acc_intg_q_reg[180]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X47Y98  acc_intg_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X47Y98  acc_intg_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X47Y98  acc_intg_q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 mac_predec_bignum_i[op_en]
                            (input port)
  Destination:            acc_intg_q_reg[150]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        40.369ns  (logic 17.332ns (42.934%)  route 23.037ns (57.066%))
  Logic Levels:           94  (CARRY4=64 DSP48E1=1 LUT2=8 LUT3=6 LUT5=3 LUT6=12)
  Clock Path Skew:        1.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 40.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mac_predec_bignum_i[op_en] (IN)
                         net (fo=1, unset)            0.704     0.704    U_MUL/mac_predec_bignum_i[op_en]
    SLICE_X19Y78         LUT2 (Prop_lut2_I1_O)        0.097     0.801 r  U_MUL/partialproduct0_i_20__4/O
                         net (fo=512, routed)         1.134     1.935    u_operand_b_blanker/u_blank_and/en_i00_out
    SLICE_X41Y73         LUT2 (Prop_lut2_I1_O)        0.105     2.040 r  u_operand_b_blanker/u_blank_and/partialproduct0_i_127/O
                         net (fo=4, routed)           0.913     2.953    u_operand_b_blanker/u_blank_and/operand_b_blanked[96]
    SLICE_X42Y72         LUT6 (Prop_lut6_I1_O)        0.239     3.192 r  u_operand_b_blanker/u_blank_and/partialproduct0_i_387/O
                         net (fo=1, routed)           0.593     3.785    u_operand_b_blanker/u_blank_and/partialproduct0_i_387_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I3_O)        0.097     3.882 r  u_operand_b_blanker/u_blank_and/partialproduct0_i_322/O
                         net (fo=2, routed)           0.119     4.000    u_operand_b_blanker/u_blank_and/partialproduct0_i_322_n_0
    SLICE_X42Y73         LUT5 (Prop_lut5_I0_O)        0.097     4.097 r  u_operand_b_blanker/u_blank_and/partialproduct0_i_221/O
                         net (fo=4, routed)           0.401     4.498    u_operand_b_blanker/u_blank_and/partialproduct0_i_221_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I3_O)        0.097     4.595 r  u_operand_b_blanker/u_blank_and/partialproduct0_i_94__1/O
                         net (fo=1, routed)           0.711     5.306    u_operand_b_blanker/u_blank_and/partialproduct0_i_94__1_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I1_O)        0.097     5.403 r  u_operand_b_blanker/u_blank_and/partialproduct0_i_16__1/O
                         net (fo=4, routed)           0.853     6.256    U_MUL/multiplier_op_b_i[0]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[0]_P[24])
                                                      2.690     8.946 r  U_MUL/mul2csa[0]0/P[24]
                         net (fo=4, routed)           1.087    10.034    U_MUL/p_1_in6696_in
    SLICE_X31Y71         LUT6 (Prop_lut6_I2_O)        0.097    10.131 r  U_MUL/operation_result_o[222]_INST_0_i_147/O
                         net (fo=6, routed)           0.628    10.758    U_MUL/operation_result_o[222]_INST_0_i_147_n_0
    SLICE_X31Y70         LUT5 (Prop_lut5_I0_O)        0.101    10.859 r  U_MUL/operation_result_o[223]_INST_0_i_270/O
                         net (fo=6, routed)           0.477    11.336    U_MUL/p_0_in5178_in
    SLICE_X30Y70         LUT6 (Prop_lut6_I5_O)        0.239    11.575 r  U_MUL/operation_result_o[218]_INST_0_i_79/O
                         net (fo=3, routed)           0.599    12.174    U_MUL/operation_result_o[218]_INST_0_i_79_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I0_O)        0.097    12.271 r  U_MUL/operation_result_o[218]_INST_0_i_40/O
                         net (fo=3, routed)           0.307    12.577    U_MUL/operation_result_o[218]_INST_0_i_40_n_0
    SLICE_X33Y70         LUT2 (Prop_lut2_I1_O)        0.113    12.690 r  U_MUL/operation_result_o[223]_INST_0_i_173/O
                         net (fo=8, routed)           0.574    13.265    U_MUL/p_0_in2642_in
    SLICE_X30Y73         LUT3 (Prop_lut3_I2_O)        0.255    13.520 r  U_MUL/operation_result_o[223]_INST_0_i_190/O
                         net (fo=7, routed)           0.587    14.106    U_MUL/operation_result_o[223]_INST_0_i_190_n_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I1_O)        0.247    14.353 r  U_MUL/operation_result_o[222]_INST_0_i_50/O
                         net (fo=1, routed)           0.293    14.647    U_MUL/operation_result_o[222]_INST_0_i_50_n_0
    SLICE_X31Y73         LUT2 (Prop_lut2_I0_O)        0.097    14.744 r  U_MUL/operation_result_o[222]_INST_0_i_15/O
                         net (fo=1, routed)           0.330    15.073    U_MUL/csa12_return0109_out[0]
    SLICE_X26Y74         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.395    15.468 r  U_MUL/operation_result_o[222]_INST_0_i_4/O[2]
                         net (fo=7, routed)           1.034    16.502    mul_res[29]
    SLICE_X37Y95         LUT2 (Prop_lut2_I0_O)        0.230    16.732 r  operation_result_o[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.591    17.323    operation_result_o[31]_INST_0_i_4_n_0
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.097    17.420 r  operation_result_o[31]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    17.420    U_MUL/operation_result_o[31]_0[1]
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    17.822 r  U_MUL/operation_result_o[31]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.822    U_MUL/operation_result_o[31]_INST_0_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    18.006 r  U_MUL/operation_result_o[35]_INST_0_i_11/CO[0]
                         net (fo=4, routed)           0.737    18.743    t16[0][16]
    SLICE_X40Y113        LUT3 (Prop_lut3_I0_O)        0.262    19.005 r  operation_result_o[35]_INST_0_i_2/O
                         net (fo=1, routed)           0.341    19.345    operation_result_o[35]_INST_0_i_2_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444    19.789 r  operation_result_o[35]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.789    operation_result_o[35]_INST_0_i_1_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.881 r  operation_result_o[39]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.881    operation_result_o[39]_INST_0_i_1_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.973 r  operation_result_o[43]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.973    operation_result_o[43]_INST_0_i_1_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.065 r  operation_result_o[47]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.065    operation_result_o[47]_INST_0_i_1_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.157 r  operation_result_o[51]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.157    operation_result_o[51]_INST_0_i_1_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.249 r  operation_result_o[55]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.249    operation_result_o[55]_INST_0_i_1_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.341 r  operation_result_o[59]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.341    operation_result_o[59]_INST_0_i_1_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.433 r  operation_result_o[63]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.433    operation_result_o[63]_INST_0_i_1_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    20.617 r  operation_result_o[67]_INST_0_i_11/CO[0]
                         net (fo=6, routed)           0.706    21.324    adder_x_carry_out_1
    SLICE_X39Y109        LUT2 (Prop_lut2_I0_O)        0.262    21.586 r  operation_result_o[67]_INST_0_i_2/O
                         net (fo=1, routed)           0.588    22.173    U_MUL/operation_result_o[67]
    SLICE_X38Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    22.605 r  U_MUL/operation_result_o[67]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.605    U_MUL/operation_result_o[67]_INST_0_i_1_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.694 r  U_MUL/operation_result_o[71]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.694    U_MUL/operation_result_o[71]_INST_0_i_1_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.783 r  U_MUL/operation_result_o[75]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.783    U_MUL/operation_result_o[75]_INST_0_i_1_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.872 r  U_MUL/operation_result_o[79]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.872    U_MUL/operation_result_o[79]_INST_0_i_1_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.961 r  U_MUL/operation_result_o[83]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.961    U_MUL/operation_result_o[83]_INST_0_i_1_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.050 r  U_MUL/operation_result_o[87]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.050    U_MUL/operation_result_o[87]_INST_0_i_1_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.139 r  U_MUL/operation_result_o[91]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.139    U_MUL/operation_result_o[91]_INST_0_i_1_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.228 r  U_MUL/operation_result_o[95]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.228    U_MUL/operation_result_o[95]_INST_0_i_1_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    23.415 r  U_MUL/operation_result_o[99]_INST_0_i_11/CO[0]
                         net (fo=4, routed)           0.883    24.299    t16[2][16]
    SLICE_X40Y113        LUT3 (Prop_lut3_I0_O)        0.282    24.581 r  operation_result_o[99]_INST_0_i_2/O
                         net (fo=1, routed)           0.483    25.063    operation_result_o[99]_INST_0_i_2_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.585    25.648 r  operation_result_o[99]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.648    operation_result_o[99]_INST_0_i_1_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.737 r  operation_result_o[103]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.737    operation_result_o[103]_INST_0_i_1_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.826 r  operation_result_o[107]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.826    operation_result_o[107]_INST_0_i_1_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.915 r  operation_result_o[111]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.915    operation_result_o[111]_INST_0_i_1_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.004 r  operation_result_o[115]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.004    operation_result_o[115]_INST_0_i_1_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.093 r  operation_result_o[119]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.007    26.101    operation_result_o[119]_INST_0_i_1_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.190 r  operation_result_o[123]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.190    operation_result_o[123]_INST_0_i_1_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.279 r  operation_result_o[127]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.279    operation_result_o[127]_INST_0_i_1_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    26.466 r  operation_result_o[131]_INST_0_i_11/CO[0]
                         net (fo=6, routed)           0.722    27.188    adder_x_carry_out_3
    SLICE_X43Y117        LUT2 (Prop_lut2_I0_O)        0.279    27.467 r  operation_result_o[131]_INST_0_i_2/O
                         net (fo=1, routed)           0.731    28.199    U_MUL/operation_result_o[131]
    SLICE_X48Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444    28.643 r  U_MUL/operation_result_o[131]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.643    U_MUL/operation_result_o[131]_INST_0_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.735 r  U_MUL/operation_result_o[135]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.735    U_MUL/operation_result_o[135]_INST_0_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.827 r  U_MUL/operation_result_o[139]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    28.827    U_MUL/operation_result_o[139]_INST_0_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.919 r  U_MUL/operation_result_o[143]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.919    U_MUL/operation_result_o[143]_INST_0_i_1_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    29.011 r  U_MUL/operation_result_o[147]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.011    U_MUL/operation_result_o[147]_INST_0_i_1_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    29.103 r  U_MUL/operation_result_o[151]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.103    U_MUL/operation_result_o[151]_INST_0_i_1_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    29.195 r  U_MUL/operation_result_o[155]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.195    U_MUL/operation_result_o[155]_INST_0_i_1_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    29.287 r  U_MUL/operation_result_o[159]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.287    U_MUL/operation_result_o[159]_INST_0_i_1_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    29.471 r  U_MUL/operation_result_o[163]_INST_0_i_11/CO[0]
                         net (fo=1, routed)           0.663    30.134    adder_x_carry_out_4
    SLICE_X45Y109        LUT3 (Prop_lut3_I0_O)        0.262    30.396 r  operation_result_o[163]_INST_0_i_2/O
                         net (fo=1, routed)           0.506    30.903    operation_result_o[163]_INST_0_i_2_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    31.335 r  operation_result_o[163]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.335    operation_result_o[163]_INST_0_i_1_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.424 r  operation_result_o[167]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.424    operation_result_o[167]_INST_0_i_1_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.513 r  operation_result_o[171]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.513    operation_result_o[171]_INST_0_i_1_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.602 r  operation_result_o[175]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.602    operation_result_o[175]_INST_0_i_1_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.691 r  operation_result_o[179]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.691    operation_result_o[179]_INST_0_i_1_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.780 r  operation_result_o[183]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.780    operation_result_o[183]_INST_0_i_1_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.869 r  operation_result_o[187]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.869    operation_result_o[187]_INST_0_i_1_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.958 r  operation_result_o[191]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.958    operation_result_o[191]_INST_0_i_1_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    32.145 r  operation_result_o[195]_INST_0_i_22/CO[0]
                         net (fo=1, routed)           0.703    32.847    adder_x_carry_out_5
    SLICE_X41Y107        LUT2 (Prop_lut2_I0_O)        0.279    33.126 r  operation_result_o[195]_INST_0_i_5/O
                         net (fo=1, routed)           0.641    33.767    U_MUL/operation_result_o[195]
    SLICE_X49Y105        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    34.199 r  U_MUL/operation_result_o[195]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.199    U_MUL/operation_result_o[195]_INST_0_i_2_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.288 r  U_MUL/operation_result_o[199]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.288    U_MUL/operation_result_o[199]_INST_0_i_2_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.377 r  U_MUL/operation_result_o[203]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.377    U_MUL/operation_result_o[203]_INST_0_i_2_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.466 r  U_MUL/operation_result_o[207]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.466    U_MUL/operation_result_o[207]_INST_0_i_2_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.555 r  U_MUL/operation_result_o[211]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.555    U_MUL/operation_result_o[211]_INST_0_i_2_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.644 r  U_MUL/operation_result_o[215]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.644    U_MUL/operation_result_o[215]_INST_0_i_2_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.733 r  U_MUL/operation_result_o[219]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.733    U_MUL/operation_result_o[219]_INST_0_i_2_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.822 r  U_MUL/operation_result_o[223]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.822    U_MUL/operation_result_o[223]_INST_0_i_2_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    35.009 r  U_MUL/operation_result_o[227]_INST_0_i_22/CO[0]
                         net (fo=1, routed)           0.395    35.403    adder_x_carry_out_6
    SLICE_X49Y114        LUT3 (Prop_lut3_I0_O)        0.279    35.682 r  operation_result_o[227]_INST_0_i_5/O
                         net (fo=1, routed)           0.368    36.050    operation_result_o[227]_INST_0_i_5_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444    36.494 r  operation_result_o[227]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.494    operation_result_o[227]_INST_0_i_2_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.586 r  operation_result_o[231]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.586    operation_result_o[231]_INST_0_i_2_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.678 r  operation_result_o[235]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.678    operation_result_o[235]_INST_0_i_2_n_0
    SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.770 r  operation_result_o[239]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.770    operation_result_o[239]_INST_0_i_2_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.862 r  operation_result_o[243]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.007    36.870    operation_result_o[243]_INST_0_i_2_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.962 r  operation_result_o[247]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.962    operation_result_o[247]_INST_0_i_2_n_0
    SLICE_X46Y126        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180    37.142 r  operation_result_o[251]_INST_0_i_2/O[2]
                         net (fo=4, routed)           0.510    37.652    adder_x_sum[7]0[27]
    SLICE_X42Y128        LUT6 (Prop_lut6_I3_O)        0.217    37.869 r  acc_intg_q[143]_i_3/O
                         net (fo=1, routed)           0.324    38.193    acc_intg_q[143]_i_3_n_0
    SLICE_X42Y128        LUT5 (Prop_lut5_I4_O)        0.097    38.290 r  acc_intg_q[143]_i_2/O
                         net (fo=4, routed)           0.608    38.898    acc_no_intg_d[122]
    SLICE_X42Y127        LUT6 (Prop_lut6_I2_O)        0.097    38.995 r  acc_intg_q[150]_i_3/O
                         net (fo=1, routed)           0.443    39.438    acc_intg_q[150]_i_3_n_0
    SLICE_X43Y127        LUT6 (Prop_lut6_I0_O)        0.097    39.535 r  acc_intg_q[150]_i_2/O
                         net (fo=1, routed)           0.396    39.932    acc_intg_calc[150]
    SLICE_X43Y127        LUT3 (Prop_lut3_I0_O)        0.097    40.029 r  acc_intg_q[150]_i_1/O
                         net (fo=1, routed)           0.340    40.369    acc_intg_d[150]
    SLICE_X42Y128        FDRE                                         r  acc_intg_q_reg[150]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
                                                      0.000    40.000 r  clk_i (IN)
                         net (fo=507, unset)          1.165    41.165    clk_i
    SLICE_X42Y128        FDRE                                         r  acc_intg_q_reg[150]/C
                         clock pessimism              0.000    41.165    
                         clock uncertainty           -0.025    41.140    
    SLICE_X42Y128        FDRE (Setup_fdre_C_D)       -0.021    41.119    acc_intg_q_reg[150]
  -------------------------------------------------------------------
                         required time                         41.119    
                         arrival time                         -40.369    
  -------------------------------------------------------------------
                         slack                                  0.750    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 stall_state_qwsel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            operation_flags_o[Z]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        38.149ns  (logic 17.656ns (46.282%)  route 20.493ns (53.718%))
  Logic Levels:           88  (CARRY4=65 DSP48E1=1 LUT2=7 LUT3=7 LUT5=1 LUT6=7)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 40.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=507, unset)          1.467     1.467    clk_i
    SLICE_X36Y97         FDRE                                         r  stall_state_qwsel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.393     1.860 r  stall_state_qwsel_reg[0]/Q
                         net (fo=10, routed)          0.504     2.364    U_MUL/partialproduct0_i_94__1_0
    SLICE_X36Y97         LUT2 (Prop_lut2_I1_O)        0.116     2.480 r  U_MUL/partialproduct0_i_146__0/O
                         net (fo=128, routed)         1.521     4.001    u_operand_b_blanker/u_blank_and/mul2csa[10]0_3
    SLICE_X15Y88         LUT6 (Prop_lut6_I1_O)        0.253     4.254 f  u_operand_b_blanker/u_blank_and/partialproduct0_i_41__3/O
                         net (fo=1, routed)           0.297     4.551    u_operand_b_blanker/u_blank_and/partialproduct0_i_41__3_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I0_O)        0.097     4.648 r  u_operand_b_blanker/u_blank_and/partialproduct0_i_3__1/O
                         net (fo=4, routed)           1.315     5.963    U_MUL/multiplier_op_b_i[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[13]_P[24])
                                                      2.690     8.653 r  U_MUL/mul2csa[0]0/P[24]
                         net (fo=4, routed)           1.087     9.741    U_MUL/p_1_in6696_in
    SLICE_X31Y71         LUT6 (Prop_lut6_I2_O)        0.097     9.838 r  U_MUL/operation_result_o[222]_INST_0_i_147/O
                         net (fo=6, routed)           0.628    10.465    U_MUL/operation_result_o[222]_INST_0_i_147_n_0
    SLICE_X31Y70         LUT5 (Prop_lut5_I0_O)        0.101    10.566 r  U_MUL/operation_result_o[223]_INST_0_i_270/O
                         net (fo=6, routed)           0.477    11.043    U_MUL/p_0_in5178_in
    SLICE_X30Y70         LUT6 (Prop_lut6_I5_O)        0.239    11.282 r  U_MUL/operation_result_o[218]_INST_0_i_79/O
                         net (fo=3, routed)           0.599    11.881    U_MUL/operation_result_o[218]_INST_0_i_79_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I0_O)        0.097    11.978 r  U_MUL/operation_result_o[218]_INST_0_i_40/O
                         net (fo=3, routed)           0.307    12.284    U_MUL/operation_result_o[218]_INST_0_i_40_n_0
    SLICE_X33Y70         LUT2 (Prop_lut2_I1_O)        0.113    12.397 r  U_MUL/operation_result_o[223]_INST_0_i_173/O
                         net (fo=8, routed)           0.574    12.972    U_MUL/p_0_in2642_in
    SLICE_X30Y73         LUT3 (Prop_lut3_I2_O)        0.255    13.227 r  U_MUL/operation_result_o[223]_INST_0_i_190/O
                         net (fo=7, routed)           0.587    13.813    U_MUL/operation_result_o[223]_INST_0_i_190_n_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I1_O)        0.247    14.060 r  U_MUL/operation_result_o[222]_INST_0_i_50/O
                         net (fo=1, routed)           0.293    14.354    U_MUL/operation_result_o[222]_INST_0_i_50_n_0
    SLICE_X31Y73         LUT2 (Prop_lut2_I0_O)        0.097    14.451 r  U_MUL/operation_result_o[222]_INST_0_i_15/O
                         net (fo=1, routed)           0.330    14.781    U_MUL/csa12_return0109_out[0]
    SLICE_X26Y74         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.395    15.176 r  U_MUL/operation_result_o[222]_INST_0_i_4/O[2]
                         net (fo=7, routed)           1.034    16.209    mul_res[29]
    SLICE_X37Y95         LUT2 (Prop_lut2_I0_O)        0.230    16.439 r  operation_result_o[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.591    17.030    operation_result_o[31]_INST_0_i_4_n_0
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.097    17.127 r  operation_result_o[31]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    17.127    U_MUL/operation_result_o[31]_0[1]
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    17.529 r  U_MUL/operation_result_o[31]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.529    U_MUL/operation_result_o[31]_INST_0_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    17.713 r  U_MUL/operation_result_o[35]_INST_0_i_11/CO[0]
                         net (fo=4, routed)           0.737    18.450    t16[0][16]
    SLICE_X40Y113        LUT3 (Prop_lut3_I0_O)        0.262    18.712 r  operation_result_o[35]_INST_0_i_2/O
                         net (fo=1, routed)           0.341    19.052    operation_result_o[35]_INST_0_i_2_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444    19.496 r  operation_result_o[35]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.496    operation_result_o[35]_INST_0_i_1_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.588 r  operation_result_o[39]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.588    operation_result_o[39]_INST_0_i_1_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.680 r  operation_result_o[43]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.680    operation_result_o[43]_INST_0_i_1_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.772 r  operation_result_o[47]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.772    operation_result_o[47]_INST_0_i_1_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.864 r  operation_result_o[51]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.864    operation_result_o[51]_INST_0_i_1_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.956 r  operation_result_o[55]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.956    operation_result_o[55]_INST_0_i_1_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.048 r  operation_result_o[59]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.048    operation_result_o[59]_INST_0_i_1_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.140 r  operation_result_o[63]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.140    operation_result_o[63]_INST_0_i_1_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    20.324 r  operation_result_o[67]_INST_0_i_11/CO[0]
                         net (fo=6, routed)           0.706    21.031    adder_x_carry_out_1
    SLICE_X39Y109        LUT2 (Prop_lut2_I0_O)        0.262    21.293 r  operation_result_o[67]_INST_0_i_2/O
                         net (fo=1, routed)           0.588    21.880    U_MUL/operation_result_o[67]
    SLICE_X38Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    22.312 r  U_MUL/operation_result_o[67]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.312    U_MUL/operation_result_o[67]_INST_0_i_1_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.401 r  U_MUL/operation_result_o[71]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.401    U_MUL/operation_result_o[71]_INST_0_i_1_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.490 r  U_MUL/operation_result_o[75]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.490    U_MUL/operation_result_o[75]_INST_0_i_1_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.579 r  U_MUL/operation_result_o[79]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.579    U_MUL/operation_result_o[79]_INST_0_i_1_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.668 r  U_MUL/operation_result_o[83]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.668    U_MUL/operation_result_o[83]_INST_0_i_1_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.757 r  U_MUL/operation_result_o[87]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.757    U_MUL/operation_result_o[87]_INST_0_i_1_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.846 r  U_MUL/operation_result_o[91]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.846    U_MUL/operation_result_o[91]_INST_0_i_1_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.935 r  U_MUL/operation_result_o[95]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.935    U_MUL/operation_result_o[95]_INST_0_i_1_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    23.122 r  U_MUL/operation_result_o[99]_INST_0_i_11/CO[0]
                         net (fo=4, routed)           0.883    24.006    t16[2][16]
    SLICE_X40Y113        LUT3 (Prop_lut3_I0_O)        0.282    24.288 r  operation_result_o[99]_INST_0_i_2/O
                         net (fo=1, routed)           0.483    24.770    operation_result_o[99]_INST_0_i_2_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.585    25.355 r  operation_result_o[99]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.355    operation_result_o[99]_INST_0_i_1_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.444 r  operation_result_o[103]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.444    operation_result_o[103]_INST_0_i_1_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.533 r  operation_result_o[107]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.533    operation_result_o[107]_INST_0_i_1_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.622 r  operation_result_o[111]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.622    operation_result_o[111]_INST_0_i_1_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.711 r  operation_result_o[115]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.711    operation_result_o[115]_INST_0_i_1_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.800 r  operation_result_o[119]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.007    25.808    operation_result_o[119]_INST_0_i_1_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.897 r  operation_result_o[123]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.897    operation_result_o[123]_INST_0_i_1_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.986 r  operation_result_o[127]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.986    operation_result_o[127]_INST_0_i_1_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    26.173 r  operation_result_o[131]_INST_0_i_11/CO[0]
                         net (fo=6, routed)           0.722    26.895    adder_x_carry_out_3
    SLICE_X43Y117        LUT2 (Prop_lut2_I0_O)        0.279    27.174 r  operation_result_o[131]_INST_0_i_2/O
                         net (fo=1, routed)           0.731    27.906    U_MUL/operation_result_o[131]
    SLICE_X48Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444    28.350 r  U_MUL/operation_result_o[131]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.350    U_MUL/operation_result_o[131]_INST_0_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.442 r  U_MUL/operation_result_o[135]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.442    U_MUL/operation_result_o[135]_INST_0_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.534 r  U_MUL/operation_result_o[139]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    28.534    U_MUL/operation_result_o[139]_INST_0_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.626 r  U_MUL/operation_result_o[143]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.626    U_MUL/operation_result_o[143]_INST_0_i_1_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.718 r  U_MUL/operation_result_o[147]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.718    U_MUL/operation_result_o[147]_INST_0_i_1_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.810 r  U_MUL/operation_result_o[151]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.810    U_MUL/operation_result_o[151]_INST_0_i_1_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.902 r  U_MUL/operation_result_o[155]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.902    U_MUL/operation_result_o[155]_INST_0_i_1_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.994 r  U_MUL/operation_result_o[159]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.994    U_MUL/operation_result_o[159]_INST_0_i_1_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    29.178 r  U_MUL/operation_result_o[163]_INST_0_i_11/CO[0]
                         net (fo=1, routed)           0.663    29.841    adder_x_carry_out_4
    SLICE_X45Y109        LUT3 (Prop_lut3_I0_O)        0.262    30.103 r  operation_result_o[163]_INST_0_i_2/O
                         net (fo=1, routed)           0.506    30.610    operation_result_o[163]_INST_0_i_2_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    31.042 r  operation_result_o[163]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.042    operation_result_o[163]_INST_0_i_1_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.131 r  operation_result_o[167]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.131    operation_result_o[167]_INST_0_i_1_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.220 r  operation_result_o[171]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.220    operation_result_o[171]_INST_0_i_1_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.309 r  operation_result_o[175]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.309    operation_result_o[175]_INST_0_i_1_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.398 r  operation_result_o[179]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.398    operation_result_o[179]_INST_0_i_1_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.487 r  operation_result_o[183]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.487    operation_result_o[183]_INST_0_i_1_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.576 r  operation_result_o[187]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.576    operation_result_o[187]_INST_0_i_1_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.665 r  operation_result_o[191]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.665    operation_result_o[191]_INST_0_i_1_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    31.852 r  operation_result_o[195]_INST_0_i_22/CO[0]
                         net (fo=1, routed)           0.703    32.554    adder_x_carry_out_5
    SLICE_X41Y107        LUT2 (Prop_lut2_I0_O)        0.279    32.833 r  operation_result_o[195]_INST_0_i_5/O
                         net (fo=1, routed)           0.641    33.474    U_MUL/operation_result_o[195]
    SLICE_X49Y105        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    33.906 r  U_MUL/operation_result_o[195]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.906    U_MUL/operation_result_o[195]_INST_0_i_2_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    33.995 r  U_MUL/operation_result_o[199]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.995    U_MUL/operation_result_o[199]_INST_0_i_2_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.084 r  U_MUL/operation_result_o[203]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.084    U_MUL/operation_result_o[203]_INST_0_i_2_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.173 r  U_MUL/operation_result_o[207]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.173    U_MUL/operation_result_o[207]_INST_0_i_2_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.262 r  U_MUL/operation_result_o[211]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.262    U_MUL/operation_result_o[211]_INST_0_i_2_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.351 r  U_MUL/operation_result_o[215]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.351    U_MUL/operation_result_o[215]_INST_0_i_2_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.440 r  U_MUL/operation_result_o[219]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.440    U_MUL/operation_result_o[219]_INST_0_i_2_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.529 r  U_MUL/operation_result_o[223]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.529    U_MUL/operation_result_o[223]_INST_0_i_2_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    34.716 r  U_MUL/operation_result_o[227]_INST_0_i_22/CO[0]
                         net (fo=1, routed)           0.395    35.110    adder_x_carry_out_6
    SLICE_X49Y114        LUT3 (Prop_lut3_I0_O)        0.279    35.389 r  operation_result_o[227]_INST_0_i_5/O
                         net (fo=1, routed)           0.368    35.757    operation_result_o[227]_INST_0_i_5_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444    36.201 r  operation_result_o[227]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.201    operation_result_o[227]_INST_0_i_2_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.293 r  operation_result_o[231]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.293    operation_result_o[231]_INST_0_i_2_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.385 r  operation_result_o[235]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.385    operation_result_o[235]_INST_0_i_2_n_0
    SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.477 r  operation_result_o[239]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.477    operation_result_o[239]_INST_0_i_2_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.569 r  operation_result_o[243]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.007    36.577    operation_result_o[243]_INST_0_i_2_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.669 r  operation_result_o[247]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.669    operation_result_o[247]_INST_0_i_2_n_0
    SLICE_X46Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    36.892 f  operation_result_o[251]_INST_0_i_2/O[1]
                         net (fo=4, routed)           0.893    37.784    adder_x_sum[7]0[26]
    SLICE_X51Y117        LUT3 (Prop_lut3_I0_O)        0.216    38.000 r  operation_flags_o[Z]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    38.000    operation_flags_o[Z]_INST_0_i_10_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403    38.403 r  operation_flags_o[Z]_INST_0_i_2/CO[2]
                         net (fo=1, routed)           0.271    38.675    adder_result_hw_is_zero0
    SLICE_X53Y116        LUT3 (Prop_lut3_I1_O)        0.237    38.912 r  operation_flags_o[Z]_INST_0/O
                         net (fo=0)                   0.704    39.616    operation_flags_o[Z]
                                                                      r  operation_flags_o[Z] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
                         clock pessimism              0.000    40.000    
                         output delay                -0.000    40.000    
  -------------------------------------------------------------------
                         required time                         40.000    
                         arrival time                         -39.616    
  -------------------------------------------------------------------
                         slack                                  0.384    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 mac_predec_bignum_i[op_en]
                            (input port)
  Destination:            operation_flags_o[Z]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        39.909ns  (logic 17.626ns (44.166%)  route 22.283ns (55.834%))
  Logic Levels:           92  (CARRY4=65 DSP48E1=1 LUT2=8 LUT3=7 LUT5=2 LUT6=9)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mac_predec_bignum_i[op_en] (IN)
                         net (fo=1, unset)            0.704     0.704    U_MUL/mac_predec_bignum_i[op_en]
    SLICE_X19Y78         LUT2 (Prop_lut2_I1_O)        0.097     0.801 r  U_MUL/partialproduct0_i_20__4/O
                         net (fo=512, routed)         1.134     1.935    u_operand_b_blanker/u_blank_and/en_i00_out
    SLICE_X41Y73         LUT2 (Prop_lut2_I1_O)        0.105     2.040 r  u_operand_b_blanker/u_blank_and/partialproduct0_i_127/O
                         net (fo=4, routed)           0.913     2.953    u_operand_b_blanker/u_blank_and/operand_b_blanked[96]
    SLICE_X42Y72         LUT6 (Prop_lut6_I1_O)        0.239     3.192 r  u_operand_b_blanker/u_blank_and/partialproduct0_i_387/O
                         net (fo=1, routed)           0.593     3.785    u_operand_b_blanker/u_blank_and/partialproduct0_i_387_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I3_O)        0.097     3.882 r  u_operand_b_blanker/u_blank_and/partialproduct0_i_322/O
                         net (fo=2, routed)           0.119     4.000    u_operand_b_blanker/u_blank_and/partialproduct0_i_322_n_0
    SLICE_X42Y73         LUT5 (Prop_lut5_I0_O)        0.097     4.097 r  u_operand_b_blanker/u_blank_and/partialproduct0_i_221/O
                         net (fo=4, routed)           0.401     4.498    u_operand_b_blanker/u_blank_and/partialproduct0_i_221_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I3_O)        0.097     4.595 r  u_operand_b_blanker/u_blank_and/partialproduct0_i_94__1/O
                         net (fo=1, routed)           0.711     5.306    u_operand_b_blanker/u_blank_and/partialproduct0_i_94__1_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I1_O)        0.097     5.403 r  u_operand_b_blanker/u_blank_and/partialproduct0_i_16__1/O
                         net (fo=4, routed)           0.853     6.256    U_MUL/multiplier_op_b_i[0]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[0]_P[24])
                                                      2.690     8.946 r  U_MUL/mul2csa[0]0/P[24]
                         net (fo=4, routed)           1.087    10.034    U_MUL/p_1_in6696_in
    SLICE_X31Y71         LUT6 (Prop_lut6_I2_O)        0.097    10.131 r  U_MUL/operation_result_o[222]_INST_0_i_147/O
                         net (fo=6, routed)           0.628    10.758    U_MUL/operation_result_o[222]_INST_0_i_147_n_0
    SLICE_X31Y70         LUT5 (Prop_lut5_I0_O)        0.101    10.859 r  U_MUL/operation_result_o[223]_INST_0_i_270/O
                         net (fo=6, routed)           0.477    11.336    U_MUL/p_0_in5178_in
    SLICE_X30Y70         LUT6 (Prop_lut6_I5_O)        0.239    11.575 r  U_MUL/operation_result_o[218]_INST_0_i_79/O
                         net (fo=3, routed)           0.599    12.174    U_MUL/operation_result_o[218]_INST_0_i_79_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I0_O)        0.097    12.271 r  U_MUL/operation_result_o[218]_INST_0_i_40/O
                         net (fo=3, routed)           0.307    12.577    U_MUL/operation_result_o[218]_INST_0_i_40_n_0
    SLICE_X33Y70         LUT2 (Prop_lut2_I1_O)        0.113    12.690 r  U_MUL/operation_result_o[223]_INST_0_i_173/O
                         net (fo=8, routed)           0.574    13.265    U_MUL/p_0_in2642_in
    SLICE_X30Y73         LUT3 (Prop_lut3_I2_O)        0.255    13.520 r  U_MUL/operation_result_o[223]_INST_0_i_190/O
                         net (fo=7, routed)           0.587    14.106    U_MUL/operation_result_o[223]_INST_0_i_190_n_0
    SLICE_X31Y73         LUT6 (Prop_lut6_I1_O)        0.247    14.353 r  U_MUL/operation_result_o[222]_INST_0_i_50/O
                         net (fo=1, routed)           0.293    14.647    U_MUL/operation_result_o[222]_INST_0_i_50_n_0
    SLICE_X31Y73         LUT2 (Prop_lut2_I0_O)        0.097    14.744 r  U_MUL/operation_result_o[222]_INST_0_i_15/O
                         net (fo=1, routed)           0.330    15.073    U_MUL/csa12_return0109_out[0]
    SLICE_X26Y74         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.395    15.468 r  U_MUL/operation_result_o[222]_INST_0_i_4/O[2]
                         net (fo=7, routed)           1.034    16.502    mul_res[29]
    SLICE_X37Y95         LUT2 (Prop_lut2_I0_O)        0.230    16.732 r  operation_result_o[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.591    17.323    operation_result_o[31]_INST_0_i_4_n_0
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.097    17.420 r  operation_result_o[31]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    17.420    U_MUL/operation_result_o[31]_0[1]
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    17.822 r  U_MUL/operation_result_o[31]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.822    U_MUL/operation_result_o[31]_INST_0_i_1_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    18.006 r  U_MUL/operation_result_o[35]_INST_0_i_11/CO[0]
                         net (fo=4, routed)           0.737    18.743    t16[0][16]
    SLICE_X40Y113        LUT3 (Prop_lut3_I0_O)        0.262    19.005 r  operation_result_o[35]_INST_0_i_2/O
                         net (fo=1, routed)           0.341    19.345    operation_result_o[35]_INST_0_i_2_n_0
    SLICE_X40Y114        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444    19.789 r  operation_result_o[35]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.789    operation_result_o[35]_INST_0_i_1_n_0
    SLICE_X40Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.881 r  operation_result_o[39]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.881    operation_result_o[39]_INST_0_i_1_n_0
    SLICE_X40Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.973 r  operation_result_o[43]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.973    operation_result_o[43]_INST_0_i_1_n_0
    SLICE_X40Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.065 r  operation_result_o[47]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.065    operation_result_o[47]_INST_0_i_1_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.157 r  operation_result_o[51]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.157    operation_result_o[51]_INST_0_i_1_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.249 r  operation_result_o[55]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.249    operation_result_o[55]_INST_0_i_1_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.341 r  operation_result_o[59]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.341    operation_result_o[59]_INST_0_i_1_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    20.433 r  operation_result_o[63]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.433    operation_result_o[63]_INST_0_i_1_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    20.617 r  operation_result_o[67]_INST_0_i_11/CO[0]
                         net (fo=6, routed)           0.706    21.324    adder_x_carry_out_1
    SLICE_X39Y109        LUT2 (Prop_lut2_I0_O)        0.262    21.586 r  operation_result_o[67]_INST_0_i_2/O
                         net (fo=1, routed)           0.588    22.173    U_MUL/operation_result_o[67]
    SLICE_X38Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    22.605 r  U_MUL/operation_result_o[67]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.605    U_MUL/operation_result_o[67]_INST_0_i_1_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.694 r  U_MUL/operation_result_o[71]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.694    U_MUL/operation_result_o[71]_INST_0_i_1_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.783 r  U_MUL/operation_result_o[75]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.783    U_MUL/operation_result_o[75]_INST_0_i_1_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.872 r  U_MUL/operation_result_o[79]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.872    U_MUL/operation_result_o[79]_INST_0_i_1_n_0
    SLICE_X38Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.961 r  U_MUL/operation_result_o[83]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.961    U_MUL/operation_result_o[83]_INST_0_i_1_n_0
    SLICE_X38Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.050 r  U_MUL/operation_result_o[87]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.050    U_MUL/operation_result_o[87]_INST_0_i_1_n_0
    SLICE_X38Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.139 r  U_MUL/operation_result_o[91]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.139    U_MUL/operation_result_o[91]_INST_0_i_1_n_0
    SLICE_X38Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.228 r  U_MUL/operation_result_o[95]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.228    U_MUL/operation_result_o[95]_INST_0_i_1_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    23.415 r  U_MUL/operation_result_o[99]_INST_0_i_11/CO[0]
                         net (fo=4, routed)           0.883    24.299    t16[2][16]
    SLICE_X40Y113        LUT3 (Prop_lut3_I0_O)        0.282    24.581 r  operation_result_o[99]_INST_0_i_2/O
                         net (fo=1, routed)           0.483    25.063    operation_result_o[99]_INST_0_i_2_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.585    25.648 r  operation_result_o[99]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.648    operation_result_o[99]_INST_0_i_1_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.737 r  operation_result_o[103]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.737    operation_result_o[103]_INST_0_i_1_n_0
    SLICE_X39Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.826 r  operation_result_o[107]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.826    operation_result_o[107]_INST_0_i_1_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.915 r  operation_result_o[111]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.915    operation_result_o[111]_INST_0_i_1_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.004 r  operation_result_o[115]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.004    operation_result_o[115]_INST_0_i_1_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.093 r  operation_result_o[119]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.007    26.101    operation_result_o[119]_INST_0_i_1_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.190 r  operation_result_o[123]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.190    operation_result_o[123]_INST_0_i_1_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.279 r  operation_result_o[127]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.279    operation_result_o[127]_INST_0_i_1_n_0
    SLICE_X39Y127        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    26.466 r  operation_result_o[131]_INST_0_i_11/CO[0]
                         net (fo=6, routed)           0.722    27.188    adder_x_carry_out_3
    SLICE_X43Y117        LUT2 (Prop_lut2_I0_O)        0.279    27.467 r  operation_result_o[131]_INST_0_i_2/O
                         net (fo=1, routed)           0.731    28.199    U_MUL/operation_result_o[131]
    SLICE_X48Y97         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444    28.643 r  U_MUL/operation_result_o[131]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.643    U_MUL/operation_result_o[131]_INST_0_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.735 r  U_MUL/operation_result_o[135]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.735    U_MUL/operation_result_o[135]_INST_0_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.827 r  U_MUL/operation_result_o[139]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.001    28.827    U_MUL/operation_result_o[139]_INST_0_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    28.919 r  U_MUL/operation_result_o[143]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.919    U_MUL/operation_result_o[143]_INST_0_i_1_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    29.011 r  U_MUL/operation_result_o[147]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.011    U_MUL/operation_result_o[147]_INST_0_i_1_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    29.103 r  U_MUL/operation_result_o[151]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.103    U_MUL/operation_result_o[151]_INST_0_i_1_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    29.195 r  U_MUL/operation_result_o[155]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.195    U_MUL/operation_result_o[155]_INST_0_i_1_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    29.287 r  U_MUL/operation_result_o[159]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.287    U_MUL/operation_result_o[159]_INST_0_i_1_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    29.471 r  U_MUL/operation_result_o[163]_INST_0_i_11/CO[0]
                         net (fo=1, routed)           0.663    30.134    adder_x_carry_out_4
    SLICE_X45Y109        LUT3 (Prop_lut3_I0_O)        0.262    30.396 r  operation_result_o[163]_INST_0_i_2/O
                         net (fo=1, routed)           0.506    30.903    operation_result_o[163]_INST_0_i_2_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    31.335 r  operation_result_o[163]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.335    operation_result_o[163]_INST_0_i_1_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.424 r  operation_result_o[167]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.424    operation_result_o[167]_INST_0_i_1_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.513 r  operation_result_o[171]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.513    operation_result_o[171]_INST_0_i_1_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.602 r  operation_result_o[175]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.602    operation_result_o[175]_INST_0_i_1_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.691 r  operation_result_o[179]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.691    operation_result_o[179]_INST_0_i_1_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.780 r  operation_result_o[183]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.780    operation_result_o[183]_INST_0_i_1_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.869 r  operation_result_o[187]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.869    operation_result_o[187]_INST_0_i_1_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.958 r  operation_result_o[191]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.958    operation_result_o[191]_INST_0_i_1_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    32.145 r  operation_result_o[195]_INST_0_i_22/CO[0]
                         net (fo=1, routed)           0.703    32.847    adder_x_carry_out_5
    SLICE_X41Y107        LUT2 (Prop_lut2_I0_O)        0.279    33.126 r  operation_result_o[195]_INST_0_i_5/O
                         net (fo=1, routed)           0.641    33.767    U_MUL/operation_result_o[195]
    SLICE_X49Y105        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432    34.199 r  U_MUL/operation_result_o[195]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.199    U_MUL/operation_result_o[195]_INST_0_i_2_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.288 r  U_MUL/operation_result_o[199]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.288    U_MUL/operation_result_o[199]_INST_0_i_2_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.377 r  U_MUL/operation_result_o[203]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.377    U_MUL/operation_result_o[203]_INST_0_i_2_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.466 r  U_MUL/operation_result_o[207]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.466    U_MUL/operation_result_o[207]_INST_0_i_2_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.555 r  U_MUL/operation_result_o[211]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.555    U_MUL/operation_result_o[211]_INST_0_i_2_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.644 r  U_MUL/operation_result_o[215]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.644    U_MUL/operation_result_o[215]_INST_0_i_2_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.733 r  U_MUL/operation_result_o[219]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.733    U_MUL/operation_result_o[219]_INST_0_i_2_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.822 r  U_MUL/operation_result_o[223]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.822    U_MUL/operation_result_o[223]_INST_0_i_2_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    35.009 r  U_MUL/operation_result_o[227]_INST_0_i_22/CO[0]
                         net (fo=1, routed)           0.395    35.403    adder_x_carry_out_6
    SLICE_X49Y114        LUT3 (Prop_lut3_I0_O)        0.279    35.682 r  operation_result_o[227]_INST_0_i_5/O
                         net (fo=1, routed)           0.368    36.050    operation_result_o[227]_INST_0_i_5_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444    36.494 r  operation_result_o[227]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.494    operation_result_o[227]_INST_0_i_2_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.586 r  operation_result_o[231]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.586    operation_result_o[231]_INST_0_i_2_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.678 r  operation_result_o[235]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.678    operation_result_o[235]_INST_0_i_2_n_0
    SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.770 r  operation_result_o[239]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.770    operation_result_o[239]_INST_0_i_2_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.862 r  operation_result_o[243]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.007    36.870    operation_result_o[243]_INST_0_i_2_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    36.962 r  operation_result_o[247]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.962    operation_result_o[247]_INST_0_i_2_n_0
    SLICE_X46Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    37.185 f  operation_result_o[251]_INST_0_i_2/O[1]
                         net (fo=4, routed)           0.893    38.077    adder_x_sum[7]0[26]
    SLICE_X51Y117        LUT3 (Prop_lut3_I0_O)        0.216    38.293 r  operation_flags_o[Z]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    38.293    operation_flags_o[Z]_INST_0_i_10_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.403    38.696 r  operation_flags_o[Z]_INST_0_i_2/CO[2]
                         net (fo=1, routed)           0.271    38.968    adder_result_hw_is_zero0
    SLICE_X53Y116        LUT3 (Prop_lut3_I1_O)        0.237    39.205 r  operation_flags_o[Z]_INST_0/O
                         net (fo=0)                   0.704    39.909    operation_flags_o[Z]
                                                                      r  operation_flags_o[Z] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
                         output delay                -0.000    40.000    
  -------------------------------------------------------------------
                         required time                         40.000    
                         arrival time                         -39.909    
  -------------------------------------------------------------------
                         slack                                  0.091    





