0.7
2020.1
May 27 2020
20:09:33
C:/Users/Mada/Documents/an4/smp/lab1_smp/lab1_smp.ip_user_files/bd/design_lab1/ip/design_lab1_bus_0_0/sim/design_lab1_bus_0_0.v,1602679276,verilog,,C:/Users/Mada/Documents/an4/smp/lab1_smp/lab1_smp.ip_user_files/bd/design_lab1/ip/design_lab1_i21143_0_0/sim/design_lab1_i21143_0_0.v,,design_lab1_bus_0_0,,,,,,,,
C:/Users/Mada/Documents/an4/smp/lab1_smp/lab1_smp.ip_user_files/bd/design_lab1/ip/design_lab1_i21143_0_0/sim/design_lab1_i21143_0_0.v,1602679276,verilog,,C:/Users/Mada/Documents/an4/smp/lab1_smp/lab1_smp.ip_user_files/bd/design_lab1/sim/design_lab1.v,,design_lab1_i21143_0_0,,,,,,,,
C:/Users/Mada/Documents/an4/smp/lab1_smp/lab1_smp.ip_user_files/bd/design_lab1/sim/design_lab1.v,1602679276,verilog,,C:/Users/Mada/Documents/an4/smp/lab1_smp/lab1_smp.srcs/sources_1/bd/design_lab1/hdl/design_lab1_wrapper.v,,design_lab1,,,,,,,,
C:/Users/Mada/Documents/an4/smp/lab1_smp/lab1_smp.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/Mada/Documents/an4/smp/lab1_smp/lab1_smp.srcs/sim_1/new/testbench.v,1602679247,verilog,,,,testbench,,,,,,,,
C:/Users/Mada/Documents/an4/smp/lab1_smp/lab1_smp.srcs/sources_1/bd/design_lab1/hdl/design_lab1_wrapper.v,1602679276,verilog,,C:/Users/Mada/Documents/an4/smp/lab1_smp/lab1_smp.srcs/sim_1/new/testbench.v,,design_lab1_wrapper,,,,,,,,
C:/Users/Mada/Documents/an4/smp/memwr.v,1602677842,verilog,,C:/Users/Mada/Documents/an4/smp/lab1_smp/lab1_smp.ip_user_files/bd/design_lab1/ip/design_lab1_bus_0_0/sim/design_lab1_bus_0_0.v,,bus;i21143,,,,,,,,
