

================================================================
== Vivado HLS Report for 'conv_layer2'
================================================================
* Date:           Mon Apr 13 18:57:13 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ER_lenet
* Solution:       default
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.552|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  592641|  608865|  592641|  608865|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+--------+--------+---------------+-----------+-----------+------+----------+
        |                                      |     Latency     |   Iteration   |  Initiation Interval  | Trip |          |
        |               Loop Name              |   min  |   max  |    Latency    |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+--------+--------+---------------+-----------+-----------+------+----------+
        |- conv_layer2_neurons_loop            |  592640|  608864| 37040 ~ 38054 |          -|          -|    16|    no    |
        | + conv_layer2_kernel_0_loop          |   36672|   37686|  6112 ~ 6281  |          -|          -|     6|    no    |
        |  ++ conv_layer2_kernel_1_loop        |    6110|    6279|   470 ~ 483   |          -|          -|    13|    no    |
        |   +++ conv_layer2_kernel_2_loop      |     468|     481|    36 ~ 37    |          -|          -|    13|    no    |
        |    ++++ conv_layer2_kernel_3_loop    |      33|      33|             11|          -|          -|     3|    no    |
        |     +++++ conv_layer2_kernel_4_loop  |       9|       9|              3|          -|          -|     3|    no    |
        | + conv_layer2_relu_outer_loop        |     364|     364|             28|          -|          -|    13|    no    |
        |  ++ conv_layer2_relu_inner_loop      |      26|      26|              2|          -|          -|    13|    no    |
        +--------------------------------------+--------+--------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|    1115|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       2|       1|
|Multiplexer      |        -|      -|       -|     224|
|Register         |        -|      -|     284|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|     286|    1340|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +--------------------+------------------------------+---------+---+----+------+-----+------+-------------+
    |       Memory       |            Module            | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+------------------------------+---------+---+----+------+-----+------+-------------+
    |conv_2_biases_V_U   |conv_layer2_conv_2_biases_V   |        0|  2|   1|    16|    2|     1|           32|
    |conv_2_weights_V_U  |conv_layer2_conv_2_weights_V  |        1|  0|   0|   864|    4|     1|         3456|
    +--------------------+------------------------------+---------+---+----+------+-----+------+-------------+
    |Total               |                              |        1|  2|   1|   880|    6|     2|         3488|
    +--------------------+------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |r_V_5_fu_768_p2                  |     *    |      0|  0|  49|           9|           4|
    |tmp_43_fu_1121_p2                |     *    |      0|  0|  41|           8|           4|
    |tmp_45_fu_503_p2                 |     *    |      0|  0|  41|           8|           4|
    |accumulation_V_fu_954_p2         |     +    |      0|  0|  15|           8|           8|
    |col_1_fu_1133_p2                 |     +    |      0|  0|  13|           4|           1|
    |col_2_fu_1089_p2                 |     +    |      0|  0|  13|           4|           1|
    |i_5_fu_568_p2                    |     +    |      0|  0|  12|           1|           3|
    |j_2_fu_740_p2                    |     +    |      0|  0|  12|           1|           3|
    |ker_1_fu_408_p2                  |     +    |      0|  0|  12|           3|           1|
    |next_mul_fu_311_p2               |     +    |      0|  0|  15|           8|           4|
    |p_4_fu_323_p2                    |     +    |      0|  0|  15|           5|           1|
    |p_Val2_20_fu_812_p2              |     +    |      0|  0|  15|           8|           8|
    |p_Val2_27_fu_388_p2              |     +    |      0|  0|  10|           2|           2|
    |p_Val2_29_fu_642_p2              |     +    |      0|  0|  15|           8|           8|
    |p_Val2_32_fu_1044_p2             |     +    |      0|  0|  15|           8|           8|
    |ret_V_5_fu_629_p2                |     +    |      0|  0|  16|           9|           9|
    |ret_V_6_fu_1030_p2               |     +    |      0|  0|  16|           9|           9|
    |ret_V_fu_940_p2                  |     +    |      0|  0|  16|           9|           9|
    |row_1_fu_1101_p2                 |     +    |      0|  0|  13|           4|           1|
    |row_2_fu_515_p2                  |     +    |      0|  0|  13|           4|           1|
    |tmp_19_fu_483_p2                 |     +    |      0|  0|  13|           4|           2|
    |tmp_25_fu_605_p2                 |     +    |      0|  0|  13|           4|           2|
    |tmp_27_fu_531_p2                 |     +    |      0|  0|  13|           4|           4|
    |tmp_32_fu_720_p2                 |     +    |      0|  0|  13|           4|           4|
    |tmp_33_fu_422_p2                 |     +    |      0|  0|  17|          10|          10|
    |tmp_42_fu_1111_p2                |     +    |      0|  0|  15|           8|           8|
    |tmp_44_fu_493_p2                 |     +    |      0|  0|  15|           8|           8|
    |tmp_46_fu_1143_p2                |     +    |      0|  0|  19|          12|          12|
    |tmp_48_fu_615_p2                 |     +    |      0|  0|  19|          12|          12|
    |tmp_49_fu_541_p2                 |     +    |      0|  0|  16|           9|           9|
    |tmp_52_fu_578_p2                 |     +    |      0|  0|  71|          64|          64|
    |tmp_56_fu_730_p2                 |     +    |      0|  0|  19|          12|          12|
    |tmp_57_fu_750_p2                 |     +    |      0|  0|  18|          11|          11|
    |tmp_28_fu_358_p2                 |     -    |      0|  0|  16|           9|           9|
    |tmp_34_fu_443_p2                 |     -    |      0|  0|  71|          64|          64|
    |tmp_41_fu_461_p2                 |     -    |      0|  0|  15|           8|           8|
    |tmp_51_fu_562_p2                 |     -    |      0|  0|  19|          12|          12|
    |tmp_55_fu_599_p2                 |     -    |      0|  0|  18|          11|          11|
    |brmerge866_demorgan_fu_872_p2    |    and   |      0|  0|   6|           1|           1|
    |carry_1_fu_832_p2                |    and   |      0|  0|   6|           1|           1|
    |overflow_2_fu_1065_p2            |    and   |      0|  0|   6|           1|           1|
    |overflow_fu_866_p2               |    and   |      0|  0|   6|           1|           1|
    |underflow_4_fu_661_p2            |    and   |      0|  0|   6|           1|           1|
    |underflow_5_fu_1077_p2           |    and   |      0|  0|   6|           1|           1|
    |underflow_6_fu_974_p2            |    and   |      0|  0|   6|           1|           1|
    |underflow_fu_888_p2              |    and   |      0|  0|   6|           1|           1|
    |exitcond1_fu_525_p2              |   icmp   |      0|  0|   9|           3|           2|
    |exitcond2_fu_714_p2              |   icmp   |      0|  0|   9|           3|           2|
    |exitcond5_fu_317_p2              |   icmp   |      0|  0|  11|           5|           6|
    |exitcond6_fu_402_p2              |   icmp   |      0|  0|   9|           3|           3|
    |exitcond7_fu_1095_p2             |   icmp   |      0|  0|   9|           4|           3|
    |exitcond8_fu_477_p2              |   icmp   |      0|  0|   9|           4|           3|
    |exitcond9_fu_509_p2              |   icmp   |      0|  0|   9|           4|           3|
    |exitcond_fu_1127_p2              |   icmp   |      0|  0|   9|           4|           3|
    |tmp_15_fu_471_p2                 |   icmp   |      0|  0|   9|           3|           1|
    |tmp_24_fu_1157_p2                |   icmp   |      0|  0|  11|           8|           1|
    |brmerge15_fu_679_p2              |    or    |      0|  0|   6|           1|           1|
    |brmerge17_fu_893_p2              |    or    |      0|  0|   6|           1|           1|
    |brmerge19_fu_992_p2              |    or    |      0|  0|   6|           1|           1|
    |brmerge_fu_861_p2                |    or    |      0|  0|   6|           1|           1|
    |p_895_not_fu_905_p2              |    or    |      0|  0|   6|           1|           1|
    |tmp1_demorgan_fu_877_p2          |    or    |      0|  0|   6|           1|           1|
    |tmp2_fu_899_p2                   |    or    |      0|  0|   6|           1|           1|
    |deleted_ones_fu_851_p3           |  select  |      0|  0|   2|           1|           1|
    |output_V_load_s_fu_1163_p3       |  select  |      0|  0|   7|           1|           7|
    |p_0310_1_fu_701_p3               |  select  |      0|  0|   8|           1|           8|
    |p_3_fu_693_p3                    |  select  |      0|  0|   9|           1|           9|
    |p_4_38_fu_1006_p3                |  select  |      0|  0|   9|           1|           9|
    |p_Val2_21_fu_924_p3              |  select  |      0|  0|   8|           1|           8|
    |p_Val2_31_cast_fu_376_p3         |  select  |      0|  0|   2|           1|           2|
    |p_Val2_42_be_fu_1014_p3          |  select  |      0|  0|   8|           1|           8|
    |p_mux5_fu_685_p3                 |  select  |      0|  0|   8|           1|           7|
    |p_mux6_fu_998_p3                 |  select  |      0|  0|   8|           1|           7|
    |p_mux_fu_910_p3                  |  select  |      0|  0|   8|           1|           7|
    |p_s_fu_917_p3                    |  select  |      0|  0|   9|           1|           9|
    |brmerge14_fu_667_p2              |    xor   |      0|  0|   6|           1|           1|
    |brmerge16_fu_1083_p2             |    xor   |      0|  0|   6|           1|           1|
    |brmerge18_fu_980_p2              |    xor   |      0|  0|   6|           1|           1|
    |p_not_fu_857_p2                  |    xor   |      0|  0|   6|           1|           1|
    |rev_fu_826_p2                    |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i122_0_not_fu_986_p2   |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i_i_i77_0_s_fu_673_p2  |    xor   |      0|  0|   6|           1|           2|
    |tmp1_fu_882_p2                   |    xor   |      0|  0|   6|           1|           2|
    |tmp_10_fu_1059_p2                |    xor   |      0|  0|   6|           1|           2|
    |tmp_30_fu_655_p2                 |    xor   |      0|  0|   6|           1|           2|
    |tmp_31_fu_1071_p2                |    xor   |      0|  0|   6|           1|           2|
    |tmp_37_fu_846_p2                 |    xor   |      0|  0|   6|           1|           2|
    |tmp_38_fu_968_p2                 |    xor   |      0|  0|   6|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|1115|         467|         497|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         16|    1|         16|
    |col2_reg_300       |   9|          2|    4|          8|
    |col_reg_231        |   9|          2|    4|          8|
    |i_reg_255          |   9|          2|    3|          6|
    |j_reg_278          |   9|          2|    3|          6|
    |ker_reg_208        |   9|          2|    3|          6|
    |output_V_address0  |  27|          5|   12|         60|
    |output_V_d0        |  33|          6|    8|         48|
    |p_Val2_18_reg_243  |   9|          2|    8|         16|
    |p_Val2_34_reg_266  |   9|          2|    8|         16|
    |p_reg_184          |   9|          2|    5|         10|
    |phi_mul_reg_196    |   9|          2|    8|         16|
    |row1_reg_289       |   9|          2|    4|          8|
    |row_reg_219        |   9|          2|    4|          8|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 224|         49|   75|        232|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |  15|   0|   15|          0|
    |brmerge16_reg_1329        |   1|   0|    1|          0|
    |carry_1_reg_1302          |   1|   0|    1|          0|
    |col2_reg_300              |   4|   0|    4|          0|
    |col_1_reg_1354            |   4|   0|    4|          0|
    |col_reg_231               |   4|   0|    4|          0|
    |i_5_reg_1255              |   3|   0|    3|          0|
    |i_reg_255                 |   3|   0|    3|          0|
    |j_2_reg_1278              |   3|   0|    3|          0|
    |j_reg_278                 |   3|   0|    3|          0|
    |ker_1_reg_1212            |   3|   0|    3|          0|
    |ker_reg_208               |   3|   0|    3|          0|
    |lhs_V_reg_1204            |   9|   0|    9|          0|
    |next_mul_reg_1176         |   8|   0|    8|          0|
    |output_V_addr_1_reg_1265  |  12|   0|   12|          0|
    |output_V_addr_reg_1359    |  12|   0|   12|          0|
    |overflow_2_reg_1321       |   1|   0|    1|          0|
    |p_4_reg_1184              |   5|   0|    5|          0|
    |p_Result_14_reg_1310      |   1|   0|    1|          0|
    |p_Result_s_reg_1288       |   1|   0|    1|          0|
    |p_Val2_18_reg_243         |   8|   0|    8|          0|
    |p_Val2_20_reg_1296        |   8|   0|    8|          0|
    |p_Val2_21_cast_reg_1199   |   8|   0|    8|          0|
    |p_Val2_34_reg_266         |   8|   0|    8|          0|
    |p_reg_184                 |   5|   0|    5|          0|
    |phi_mul_reg_196           |   8|   0|    8|          0|
    |row1_reg_289              |   4|   0|    4|          0|
    |row_1_reg_1341            |   4|   0|    4|          0|
    |row_reg_219               |   4|   0|    4|          0|
    |tmp_15_reg_1227           |   1|   0|    1|          0|
    |tmp_34_reg_1217           |  64|   0|   64|          0|
    |tmp_43_reg_1346           |  12|   0|   12|          0|
    |tmp_45_reg_1234           |  12|   0|   12|          0|
    |tmp_46_cast_reg_1194      |   9|   0|   10|          1|
    |tmp_51_reg_1250           |  12|   0|   12|          0|
    |tmp_52_cast8_reg_1222     |   9|   0|    9|          0|
    |tmp_55_reg_1260           |  11|   0|   11|          0|
    |underflow_5_reg_1325      |   1|   0|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 284|   0|  285|          1|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  conv_layer2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  conv_layer2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  conv_layer2 | return value |
|ap_done            | out |    1| ap_ctrl_hs |  conv_layer2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  conv_layer2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  conv_layer2 | return value |
|input_V_address0   | out |   11|  ap_memory |    input_V   |     array    |
|input_V_ce0        | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0         |  in |    9|  ap_memory |    input_V   |     array    |
|output_V_address0  | out |   12|  ap_memory |   output_V   |     array    |
|output_V_ce0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_d0        | out |    8|  ap_memory |   output_V   |     array    |
|output_V_q0        |  in |    8|  ap_memory |   output_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

