{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 19:19:23 2018 " "Info: Processing started: Fri Apr 20 19:19:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RippleAdder -c RippleAdder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RippleAdder -c RippleAdder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "B\[0\] S\[28\] 36.453 ns Longest " "Info: Longest tpd from source pin \"B\[0\]\" to destination pin \"S\[28\]\" is 36.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns B\[0\] 1 PIN PIN_R6 3 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_R6; Fanout = 3; PIN Node = 'B\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "32bitCSA.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitCSA.bdf" { { 48 64 232 64 "B\[31..0\]" "" } { 56 240 256 256 "B\[7..0\]" "" } { 56 864 880 192 "B\[31..24\]" "" } { 56 672 688 208 "B\[23..16\]" "" } { 56 464 480 224 "B\[15..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.542 ns) + CELL(0.258 ns) 6.099 ns 8bitAdder:inst\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst\|Cout~62 2 COMB LC_X1_Y4_N2 2 " "Info: 2: + IC(4.542 ns) + CELL(0.258 ns) = 6.099 ns; Loc. = LC_X1_Y4_N2; Fanout = 2; COMB Node = '8bitAdder:inst\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { B[0] 8bitAdder:inst|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.258 ns) 6.754 ns 8bitAdder:inst\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst1\|Cout~2 3 COMB LC_X1_Y4_N4 2 " "Info: 3: + IC(0.397 ns) + CELL(0.258 ns) = 6.754 ns; Loc. = LC_X1_Y4_N4; Fanout = 2; COMB Node = '8bitAdder:inst\|4bitadder:inst\|2bitAdder:inst\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { 8bitAdder:inst|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.096 ns) + CELL(0.258 ns) 13.108 ns 8bitAdder:inst\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst\|Cout~62 4 COMB LC_X64_Y1_N5 2 " "Info: 4: + IC(6.096 ns) + CELL(0.258 ns) = 13.108 ns; Loc. = LC_X64_Y1_N5; Fanout = 2; COMB Node = '8bitAdder:inst\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.354 ns" { 8bitAdder:inst|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.390 ns) 13.862 ns 8bitAdder:inst\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2 5 COMB LC_X64_Y1_N7 2 " "Info: 5: + IC(0.364 ns) + CELL(0.390 ns) = 13.862 ns; Loc. = LC_X64_Y1_N7; Fanout = 2; COMB Node = '8bitAdder:inst\|4bitadder:inst\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { 8bitAdder:inst|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.258 ns) 14.518 ns 8bitAdder:inst\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst\|Cout~62 6 COMB LC_X64_Y1_N4 2 " "Info: 6: + IC(0.398 ns) + CELL(0.258 ns) = 14.518 ns; Loc. = LC_X64_Y1_N4; Fanout = 2; COMB Node = '8bitAdder:inst\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.656 ns" { 8bitAdder:inst|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.390 ns) 15.273 ns 8bitAdder:inst\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst1\|Cout~2 7 COMB LC_X64_Y1_N2 2 " "Info: 7: + IC(0.365 ns) + CELL(0.390 ns) = 15.273 ns; Loc. = LC_X64_Y1_N2; Fanout = 2; COMB Node = '8bitAdder:inst\|4bitadder:inst5\|2bitAdder:inst\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.419 ns) + CELL(0.522 ns) 17.214 ns 8bitAdder:inst\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst\|Cout~62 8 COMB LC_X68_Y4_N5 2 " "Info: 8: + IC(1.419 ns) + CELL(0.522 ns) = 17.214 ns; Loc. = LC_X68_Y4_N5; Fanout = 2; COMB Node = '8bitAdder:inst\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst\|Cout~62'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.941 ns" { 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.390 ns) 17.980 ns 8bitAdder:inst\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2 9 COMB LC_X68_Y4_N3 8 " "Info: 9: + IC(0.376 ns) + CELL(0.390 ns) = 17.980 ns; Loc. = LC_X68_Y4_N3; Fanout = 8; COMB Node = '8bitAdder:inst\|4bitadder:inst5\|2bitAdder:inst6\|fullAdder:inst1\|Cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.766 ns" { 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|Cout~2 } "NODE_NAME" } } { "fullAdder.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/fullAdder.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.101 ns) 18.471 ns 8bitCSA:inst9\|mux:inst13\|S~17 10 COMB LC_X68_Y4_N9 1 " "Info: 10: + IC(0.390 ns) + CELL(0.101 ns) = 18.471 ns; Loc. = LC_X68_Y4_N9; Fanout = 1; COMB Node = '8bitCSA:inst9\|mux:inst13\|S~17'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitCSA:inst9|mux:inst13|S~17 } "NODE_NAME" } } { "mux.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/mux.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.982 ns) + CELL(0.522 ns) 23.975 ns 8bitCSA:inst9\|mux:inst13\|S~18 11 COMB LC_X18_Y1_N7 2 " "Info: 11: + IC(4.982 ns) + CELL(0.522 ns) = 23.975 ns; Loc. = LC_X18_Y1_N7; Fanout = 2; COMB Node = '8bitCSA:inst9\|mux:inst13\|S~18'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.504 ns" { 8bitCSA:inst9|mux:inst13|S~17 8bitCSA:inst9|mux:inst13|S~18 } "NODE_NAME" } } { "mux.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/mux.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.522 ns) 24.883 ns 8bitCSA:inst9\|mux:inst13\|S~16 12 COMB LC_X18_Y1_N3 8 " "Info: 12: + IC(0.386 ns) + CELL(0.522 ns) = 24.883 ns; Loc. = LC_X18_Y1_N3; Fanout = 8; COMB Node = '8bitCSA:inst9\|mux:inst13\|S~16'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { 8bitCSA:inst9|mux:inst13|S~18 8bitCSA:inst9|mux:inst13|S~16 } "NODE_NAME" } } { "mux.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/mux.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.693 ns) + CELL(0.522 ns) 27.098 ns 8bitCSA:inst10\|mux:inst13\|S~73 13 COMB LC_X28_Y1_N8 1 " "Info: 13: + IC(1.693 ns) + CELL(0.522 ns) = 27.098 ns; Loc. = LC_X28_Y1_N8; Fanout = 1; COMB Node = '8bitCSA:inst10\|mux:inst13\|S~73'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.215 ns" { 8bitCSA:inst9|mux:inst13|S~16 8bitCSA:inst10|mux:inst13|S~73 } "NODE_NAME" } } { "mux.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/mux.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.258 ns) 27.743 ns 8bitCSA:inst10\|mux:inst13\|S~74 14 COMB LC_X28_Y1_N5 2 " "Info: 14: + IC(0.387 ns) + CELL(0.258 ns) = 27.743 ns; Loc. = LC_X28_Y1_N5; Fanout = 2; COMB Node = '8bitCSA:inst10\|mux:inst13\|S~74'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.645 ns" { 8bitCSA:inst10|mux:inst13|S~73 8bitCSA:inst10|mux:inst13|S~74 } "NODE_NAME" } } { "mux.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/mux.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.101 ns) 28.225 ns 8bitCSA:inst10\|mux:inst13\|S~72 15 COMB LC_X28_Y1_N4 8 " "Info: 15: + IC(0.381 ns) + CELL(0.101 ns) = 28.225 ns; Loc. = LC_X28_Y1_N4; Fanout = 8; COMB Node = '8bitCSA:inst10\|mux:inst13\|S~72'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { 8bitCSA:inst10|mux:inst13|S~74 8bitCSA:inst10|mux:inst13|S~72 } "NODE_NAME" } } { "mux.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/mux.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.670 ns) + CELL(0.522 ns) 30.417 ns 8bitCSA:inst8\|mux8bit:inst12\|S\[4\]~1300 16 COMB LC_X38_Y1_N1 1 " "Info: 16: + IC(1.670 ns) + CELL(0.522 ns) = 30.417 ns; Loc. = LC_X38_Y1_N1; Fanout = 1; COMB Node = '8bitCSA:inst8\|mux8bit:inst12\|S\[4\]~1300'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { 8bitCSA:inst10|mux:inst13|S~72 8bitCSA:inst8|mux8bit:inst12|S[4]~1300 } "NODE_NAME" } } { "8bitmux.vhd" "" { Text "F:/CS/vhdl coursework/ripple adder/8bitmux.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.171 ns) + CELL(1.865 ns) 36.453 ns S\[28\] 17 PIN PIN_C12 0 " "Info: 17: + IC(4.171 ns) + CELL(1.865 ns) = 36.453 ns; Loc. = PIN_C12; Fanout = 0; PIN Node = 'S\[28\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.036 ns" { 8bitCSA:inst8|mux8bit:inst12|S[4]~1300 S[28] } "NODE_NAME" } } { "32bitCSA.bdf" "" { Schematic "F:/CS/vhdl coursework/ripple adder/32bitCSA.bdf" { { 384 960 1136 400 "S\[32..0\]" "" } { 256 440 456 392 "S\[7..0\]" "" } { 328 896 912 392 "S\[32\]" "" } { 208 664 680 392 "S\[15..8\]" "" } { 192 840 856 392 "S\[23..16\]" "" } { 176 1088 1104 352 "S\[31..24\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.436 ns ( 23.14 % ) " "Info: Total cell delay = 8.436 ns ( 23.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "28.017 ns ( 76.86 % ) " "Info: Total interconnect delay = 28.017 ns ( 76.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "36.453 ns" { B[0] 8bitAdder:inst|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|Cout~2 8bitCSA:inst9|mux:inst13|S~17 8bitCSA:inst9|mux:inst13|S~18 8bitCSA:inst9|mux:inst13|S~16 8bitCSA:inst10|mux:inst13|S~73 8bitCSA:inst10|mux:inst13|S~74 8bitCSA:inst10|mux:inst13|S~72 8bitCSA:inst8|mux8bit:inst12|S[4]~1300 S[28] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "36.453 ns" { B[0] {} B[0]~out0 {} 8bitAdder:inst|4bitadder:inst|2bitAdder:inst|fullAdder:inst|Cout~62 {} 8bitAdder:inst|4bitadder:inst|2bitAdder:inst|fullAdder:inst1|Cout~2 {} 8bitAdder:inst|4bitadder:inst|2bitAdder:inst6|fullAdder:inst|Cout~62 {} 8bitAdder:inst|4bitadder:inst|2bitAdder:inst6|fullAdder:inst1|Cout~2 {} 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst|fullAdder:inst|Cout~62 {} 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst|fullAdder:inst1|Cout~2 {} 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst|Cout~62 {} 8bitAdder:inst|4bitadder:inst5|2bitAdder:inst6|fullAdder:inst1|Cout~2 {} 8bitCSA:inst9|mux:inst13|S~17 {} 8bitCSA:inst9|mux:inst13|S~18 {} 8bitCSA:inst9|mux:inst13|S~16 {} 8bitCSA:inst10|mux:inst13|S~73 {} 8bitCSA:inst10|mux:inst13|S~74 {} 8bitCSA:inst10|mux:inst13|S~72 {} 8bitCSA:inst8|mux8bit:inst12|S[4]~1300 {} S[28] {} } { 0.000ns 0.000ns 4.542ns 0.397ns 6.096ns 0.364ns 0.398ns 0.365ns 1.419ns 0.376ns 0.390ns 4.982ns 0.386ns 1.693ns 0.387ns 0.381ns 1.670ns 4.171ns } { 0.000ns 1.299ns 0.258ns 0.258ns 0.258ns 0.390ns 0.258ns 0.390ns 0.522ns 0.390ns 0.101ns 0.522ns 0.522ns 0.522ns 0.258ns 0.101ns 0.522ns 1.865ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 19:19:33 2018 " "Info: Processing ended: Fri Apr 20 19:19:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
