module half_adder(
    input a,
    input b,
    output reg s,
    output reg ca
    );
    always@(*)
    begin
    assign s= a^b;
    assign ca = a&b;
    end
endmodule

//test bench
module half_adder_tb();
wire s;
wire ca;
reg a;
reg b;
half_adder uut(.a(a),.b(b),.s(s),.ca(ca));
initial
begin
a=1'b0;b=1'b0;
#10
a=1'b0;b=1'b1;
#10
a=1'b1;b=1'b0;
#10
a=1'b1;b=1'b1;
#10
$stop;
end

endmodule
