/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [5:0] _05_;
  wire [16:0] _06_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [26:0] celloutsig_0_13z;
  wire [24:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [21:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [26:0] celloutsig_0_21z;
  wire [17:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [42:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [16:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire [24:0] celloutsig_0_49z;
  wire [36:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  reg [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [22:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_43z = !(celloutsig_0_28z[0] ? celloutsig_0_42z : celloutsig_0_0z[0]);
  assign celloutsig_0_48z = !(_00_ ? celloutsig_0_39z : celloutsig_0_3z[9]);
  assign celloutsig_1_5z = !(celloutsig_1_1z[6] ? celloutsig_1_1z[7] : 1'h0);
  assign celloutsig_1_8z = !(celloutsig_1_7z[9] ? celloutsig_1_4z : celloutsig_1_5z);
  assign celloutsig_0_8z = !(_02_ ? _01_ : celloutsig_0_3z[1]);
  assign celloutsig_0_11z = !(_03_ ? celloutsig_0_3z[9] : celloutsig_0_4z[32]);
  assign celloutsig_0_23z = !(_04_ ? celloutsig_0_1z : celloutsig_0_16z);
  assign celloutsig_0_64z = ~(celloutsig_0_8z | celloutsig_0_49z[2]);
  assign celloutsig_1_6z = ~(celloutsig_1_3z[0] | celloutsig_1_0z);
  assign celloutsig_1_19z = ~(celloutsig_1_10z | celloutsig_1_9z[12]);
  assign celloutsig_1_18z = celloutsig_1_1z[0] | celloutsig_1_6z;
  assign celloutsig_0_10z = _03_ | celloutsig_0_8z;
  assign celloutsig_0_24z = celloutsig_0_0z[2] | celloutsig_0_2z;
  assign celloutsig_0_31z = celloutsig_0_10z ^ celloutsig_0_6z;
  assign celloutsig_0_45z = in_data[58] ^ celloutsig_0_40z[1];
  assign celloutsig_0_6z = celloutsig_0_3z[7] ^ celloutsig_0_3z[6];
  assign celloutsig_1_0z = in_data[101] ^ in_data[159];
  assign celloutsig_1_10z = celloutsig_1_3z[3] ^ celloutsig_1_1z[11];
  assign celloutsig_0_9z = in_data[42] ^ celloutsig_0_8z;
  assign celloutsig_0_17z = celloutsig_0_12z[1] ^ celloutsig_0_14z[17];
  assign celloutsig_0_2z = celloutsig_0_0z[1] ^ celloutsig_0_1z;
  assign celloutsig_0_30z = ~(celloutsig_0_26z[5] ^ celloutsig_0_24z);
  assign celloutsig_0_32z = ~(in_data[79] ^ celloutsig_0_0z[0]);
  assign celloutsig_0_42z = ~(celloutsig_0_3z[10] ^ celloutsig_0_35z[0]);
  assign celloutsig_1_4z = ~(in_data[166] ^ in_data[124]);
  reg [5:0] _32_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _32_ <= 6'h00;
    else _32_ <= { in_data[47:43], celloutsig_0_1z };
  assign { _03_, _05_[4:3], _02_, _05_[1], _01_ } = _32_;
  reg [16:0] _33_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _33_ <= 17'h00000;
    else _33_ <= celloutsig_0_13z[22:6];
  assign { _06_[16], _04_, _06_[14:5], _00_, _06_[3:0] } = _33_;
  assign celloutsig_0_40z = celloutsig_0_14z[6:1] / { 1'h1, celloutsig_0_22z[13:9] };
  assign celloutsig_0_0z = in_data[95:93] / { 1'h1, in_data[64:63] };
  assign celloutsig_0_49z = { celloutsig_0_14z[19:7], celloutsig_0_12z, celloutsig_0_35z, celloutsig_0_10z, celloutsig_0_0z } / { 1'h1, celloutsig_0_3z, celloutsig_0_43z, celloutsig_0_35z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_18z = { _03_, _05_[4:3], _02_, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, _03_, _05_[4:3], _02_, _05_[1], _01_, celloutsig_0_16z } / { 1'h1, celloutsig_0_4z[34:19], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_21z = { celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_6z } / { 1'h1, celloutsig_0_3z[12:2], celloutsig_0_12z, celloutsig_0_2z, _03_, _05_[4:3], _02_, _05_[1], _01_, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_16z };
  assign celloutsig_0_22z = { celloutsig_0_18z[20:10], celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_7z } / { 1'h1, celloutsig_0_21z[13:4], celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_0z };
  assign celloutsig_0_3z = in_data[56:40] / { 1'h1, in_data[16:1] };
  assign celloutsig_0_71z = { celloutsig_0_31z, celloutsig_0_48z, celloutsig_0_35z, celloutsig_0_32z, celloutsig_0_48z } <= { celloutsig_0_4z[34:30], celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_7z = { celloutsig_0_4z[36:17], celloutsig_0_1z, celloutsig_0_0z } <= { celloutsig_0_4z[30:13], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_72z = { celloutsig_0_35z[0], celloutsig_0_50z, celloutsig_0_48z, celloutsig_0_64z, celloutsig_0_45z, celloutsig_0_11z } && { _03_, _05_[4:3], _02_, _05_[1], _01_ };
  assign celloutsig_0_34z = celloutsig_0_14z[2] & ~(celloutsig_0_33z[17]);
  assign celloutsig_0_50z = _06_[6] & ~(celloutsig_0_9z);
  assign celloutsig_1_1z = { in_data[141:128], celloutsig_1_0z } * in_data[134:120];
  assign celloutsig_1_9z = { 1'h0, celloutsig_1_8z, 1'h0, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_5z } * { celloutsig_1_7z[11:7], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_4z = in_data[26] ? { in_data[75:42], celloutsig_0_0z } : { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_35z = celloutsig_0_17z ? { _06_[1], celloutsig_0_30z, celloutsig_0_6z } : { celloutsig_0_33z[32], celloutsig_0_23z, celloutsig_0_9z };
  assign celloutsig_0_13z = celloutsig_0_4z[34] ? { celloutsig_0_3z[16:5], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_1z } : { celloutsig_0_3z[13:4], celloutsig_0_3z };
  assign celloutsig_0_14z = celloutsig_0_10z ? { in_data[84:76], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_11z } : { celloutsig_0_4z[27:16], celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_6z, _03_, _05_[4:3], _02_, _05_[1], _01_ };
  assign celloutsig_0_20z = celloutsig_0_2z ? celloutsig_0_12z[3:1] : celloutsig_0_14z[12:10];
  assign celloutsig_0_25z = in_data[16] ? in_data[46:42] : celloutsig_0_21z[24:20];
  assign celloutsig_0_26z = celloutsig_0_18z[19] ? { celloutsig_0_20z[1], _03_, _05_[4:3], _02_, _05_[1], _01_ } : celloutsig_0_13z[26:20];
  assign celloutsig_0_37z = ~^ { celloutsig_0_0z[1:0], celloutsig_0_17z, celloutsig_0_32z, _03_, _05_[4:3], _02_, _05_[1], _01_, celloutsig_0_17z, celloutsig_0_34z };
  assign celloutsig_0_39z = ~^ { celloutsig_0_13z[15:11], celloutsig_0_37z };
  assign celloutsig_0_1z = ~^ { celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_33z = { celloutsig_0_22z[11:7], celloutsig_0_32z, celloutsig_0_4z } << { celloutsig_0_18z[19:18], celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_32z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_21z };
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z } << { in_data[184:174], celloutsig_1_6z };
  assign celloutsig_0_15z = celloutsig_0_12z[2:0] << celloutsig_0_12z[2:0];
  assign celloutsig_0_12z = { celloutsig_0_4z[29:26], celloutsig_0_8z } >> { celloutsig_0_3z[9:6], celloutsig_0_7z };
  assign celloutsig_0_28z = celloutsig_0_3z[11:8] >> { _05_[3], _02_, _05_[1], _01_ };
  assign celloutsig_0_16z = ~((celloutsig_0_2z & celloutsig_0_3z[3]) | celloutsig_0_8z);
  always_latch
    if (clkin_data[64]) celloutsig_1_3z = 5'h00;
    else if (clkin_data[96]) celloutsig_1_3z = in_data[142:138];
  assign { _05_[5], _05_[2], _05_[0] } = { _03_, _02_, _01_ };
  assign { _06_[15], _06_[4] } = { _04_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
