// Seed: 1355871444
module module_0 (
    output wire id_0,
    input supply1 id_1
);
  assign id_0 = -1'b0;
  assign module_1.id_5 = 0;
  parameter id_3 = 1;
  wire id_4;
  wire id_5;
  wire id_6;
  ;
endmodule
module module_1 (
    input wand id_0,
    output wor id_1,
    input tri1 id_2,
    input wire id_3,
    input uwire id_4,
    input wor id_5,
    input wand id_6,
    output logic id_7,
    input wire id_8,
    output supply1 id_9,
    input wor id_10,
    input tri0 id_11
);
  parameter id_13 = 1;
  always begin : LABEL_0
    id_7 <= {-1{-1}};
  end
  module_0 modCall_1 (
      id_9,
      id_5
  );
  assign {1, -1 - 1, id_8, -1'b0 - 1'b0} = 1;
endmodule
