Analysis & Synthesis report for lab3
Wed Mar  7 20:17:50 2012
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Registers Protected by Synthesis
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for nios_system:V1|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram|altsyncram_ig22:auto_generated
 16. Source assignments for nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated
 17. Source assignments for nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
 18. Source assignments for nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1
 19. Source assignments for nios_system:V1|jtag_uart:the_jtag_uart
 20. Source assignments for nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 21. Source assignments for nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 22. Source assignments for nios_system:V1|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch
 23. Source assignments for sld_hub:sld_hub_inst
 24. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG
 25. Parameter Settings for User Entity Instance: nios_system:V1|cpu:the_cpu|cpu_rf_module:cpu_rf
 26. Parameter Settings for User Entity Instance: nios_system:V1|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram
 27. Parameter Settings for User Entity Instance: nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
 28. Parameter Settings for User Entity Instance: nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 29. Parameter Settings for User Entity Instance: nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
 30. Parameter Settings for User Entity Instance: nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 31. Parameter Settings for User Entity Instance: nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1
 32. Parameter Settings for User Entity Instance: nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
 33. Parameter Settings for User Entity Instance: nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
 34. Parameter Settings for User Entity Instance: nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
 35. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
 36. Parameter Settings for Inferred Entity Instance: de2_vga_raster:V2|lpm_mult:Mult0
 37. Parameter Settings for Inferred Entity Instance: de2_vga_raster:V2|lpm_mult:Mult1
 38. scfifo Parameter Settings by Entity Instance
 39. lpm_mult Parameter Settings by Entity Instance
 40. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar  7 20:17:49 2012    ;
; Quartus II Version                 ; 7.2 Build 151 09/26/2007 SJ Full Version ;
; Revision Name                      ; lab3                                     ;
; Top-level Entity Name              ; lab3                                     ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 1,450                                    ;
;     Total combinational functions  ; 1,450                                    ;
;     Dedicated logic registers      ; 796                                      ;
; Total registers                    ; 796                                      ;
; Total pins                         ; 428                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 10,240                                   ;
; Embedded Multiplier 9-bit elements ; 4                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                         ; Setting            ; Default Value      ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                         ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                          ; lab3               ; lab3               ;
; Family name                                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                        ; Off                ;                    ;
; Use smart compilation                                                          ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                            ; 1                  ; 1                  ;
; Restructure Multiplexers                                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                            ; Off                ; Off                ;
; Preserve fewer node names                                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                      ; Off                ; Off                ;
; Verilog Version                                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                                       ; Auto               ; Auto               ;
; Safe State Machine                                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                                              ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                        ; On                 ; On                 ;
; Parallel Synthesis                                                             ; Off                ; Off                ;
; DSP Block Balancing                                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                             ; On                 ; On                 ;
; Power-Up Don't Care                                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                 ; Off                ; Off                ;
; Optimization Technique -- Cyclone II/Cyclone III                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II/Cyclone III ; 70                 ; 70                 ;
; Auto Carry Chains                                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                          ; Off                ; Off                ;
; Perform gate-level register retiming                                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax                         ; On                 ; On                 ;
; Auto ROM Replacement                                                           ; On                 ; On                 ;
; Auto RAM Replacement                                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                              ; Off                ; Off                ;
; Auto Resource Sharing                                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                  ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                             ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                               ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                           ; On                 ; On                 ;
; Block Design Naming                                                            ; Auto               ; Auto               ;
+--------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                            ;
+-----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ;
+-----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+
; lab3.vhd                          ; yes             ; User VHDL File               ; /home/user2/spring12/asc2171/csee4840/lab3/lab3.vhd                          ;
; de2_vga_raster.vhd                ; yes             ; User VHDL File               ; /home/user2/spring12/asc2171/csee4840/lab3/de2_vga_raster.vhd                ;
; cpu_jtag_debug_module.vhd         ; yes             ; User VHDL File               ; /home/user2/spring12/asc2171/csee4840/lab3/cpu_jtag_debug_module.vhd         ;
; jtag_uart.vhd                     ; yes             ; User VHDL File               ; /home/user2/spring12/asc2171/csee4840/lab3/jtag_uart.vhd                     ;
; cpu.vhd                           ; yes             ; Encrypted User VHDL File     ; /home/user2/spring12/asc2171/csee4840/lab3/cpu.vhd                           ;
; sram.vhd                          ; yes             ; User VHDL File               ; /home/user2/spring12/asc2171/csee4840/lab3/sram.vhd                          ;
; vga.vhd                           ; yes             ; User VHDL File               ; /home/user2/spring12/asc2171/csee4840/lab3/vga.vhd                           ;
; nios_system.vhd                   ; yes             ; User VHDL File               ; /home/user2/spring12/asc2171/csee4840/lab3/nios_system.vhd                   ;
; de2_sram_controller.vhd           ; yes             ; User VHDL File               ; /home/user2/spring12/asc2171/csee4840/lab3/de2_sram_controller.vhd           ;
; de2_vga_controller.vhd            ; yes             ; User VHDL File               ; /home/user2/spring12/asc2171/csee4840/lab3/de2_vga_controller.vhd            ;
; cpu_test_bench.vhd                ; yes             ; Other                        ; /home/user2/spring12/asc2171/csee4840/lab3/cpu_test_bench.vhd                ;
; altsyncram.tdf                    ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf         ;
; stratix_ram_block.inc             ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/stratix_ram_block.inc  ;
; lpm_mux.inc                       ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/lpm_mux.inc            ;
; lpm_decode.inc                    ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/lpm_decode.inc         ;
; aglobal72.inc                     ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/aglobal72.inc          ;
; a_rdenreg.inc                     ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/a_rdenreg.inc          ;
; altrom.inc                        ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/altrom.inc             ;
; altram.inc                        ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/altram.inc             ;
; altdpram.inc                      ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/altdpram.inc           ;
; altqpram.inc                      ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/altqpram.inc           ;
; db/altsyncram_ig22.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_ig22.tdf            ;
; db/altsyncram_t072.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_t072.tdf            ;
; db/altsyncram_e502.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_e502.tdf            ;
; cpu_jtag_debug_module_wrapper.vhd ; yes             ; Other                        ; /home/user2/spring12/asc2171/csee4840/lab3/cpu_jtag_debug_module_wrapper.vhd ;
; scfifo.tdf                        ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/scfifo.tdf             ;
; a_regfifo.inc                     ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/a_regfifo.inc          ;
; a_dpfifo.inc                      ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/a_dpfifo.inc           ;
; a_i2fifo.inc                      ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/a_i2fifo.inc           ;
; a_fffifo.inc                      ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/a_fffifo.inc           ;
; a_f2fifo.inc                      ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/a_f2fifo.inc           ;
; db/scfifo_1n21.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/user2/spring12/asc2171/csee4840/lab3/db/scfifo_1n21.tdf                ;
; db/a_dpfifo_8t21.tdf              ; yes             ; Auto-Generated Megafunction  ; /home/user2/spring12/asc2171/csee4840/lab3/db/a_dpfifo_8t21.tdf              ;
; db/a_fefifo_7cf.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/user2/spring12/asc2171/csee4840/lab3/db/a_fefifo_7cf.tdf               ;
; db/cntr_rj7.tdf                   ; yes             ; Auto-Generated Megafunction  ; /home/user2/spring12/asc2171/csee4840/lab3/db/cntr_rj7.tdf                   ;
; db/dpram_5h21.tdf                 ; yes             ; Auto-Generated Megafunction  ; /home/user2/spring12/asc2171/csee4840/lab3/db/dpram_5h21.tdf                 ;
; db/altsyncram_9tl1.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/user2/spring12/asc2171/csee4840/lab3/db/altsyncram_9tl1.tdf            ;
; db/cntr_fjb.tdf                   ; yes             ; Auto-Generated Megafunction  ; /home/user2/spring12/asc2171/csee4840/lab3/db/cntr_fjb.tdf                   ;
; alt_jtag_atlantic.v               ; yes             ; Encrypted Megafunction       ; /opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v    ;
; sld_hub.vhd                       ; yes             ; Encrypted Megafunction       ; /opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd            ;
; lpm_shiftreg.tdf                  ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/lpm_shiftreg.tdf       ;
; lpm_constant.inc                  ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/lpm_constant.inc       ;
; dffeea.inc                        ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/dffeea.inc             ;
; lpm_decode.tdf                    ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/lpm_decode.tdf         ;
; declut.inc                        ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/declut.inc             ;
; altshift.inc                      ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/altshift.inc           ;
; lpm_compare.inc                   ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/lpm_compare.inc        ;
; db/decode_aoi.tdf                 ; yes             ; Auto-Generated Megafunction  ; /home/user2/spring12/asc2171/csee4840/lab3/db/decode_aoi.tdf                 ;
; sld_dffex.vhd                     ; yes             ; Encrypted Megafunction       ; /opt/altera/altera7.2/quartus/libraries/megafunctions/sld_dffex.vhd          ;
; sld_rom_sr.vhd                    ; yes             ; Encrypted Megafunction       ; /opt/altera/altera7.2/quartus/libraries/megafunctions/sld_rom_sr.vhd         ;
; lpm_mult.tdf                      ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/lpm_mult.tdf           ;
; lpm_add_sub.inc                   ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/lpm_add_sub.inc        ;
; multcore.inc                      ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/multcore.inc           ;
; bypassff.inc                      ; yes             ; Megafunction                 ; /opt/altera/altera7.2/quartus/libraries/megafunctions/bypassff.inc           ;
; db/mult_3o01.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/user2/spring12/asc2171/csee4840/lab3/db/mult_3o01.tdf                  ;
; db/mult_7o01.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/user2/spring12/asc2171/csee4840/lab3/db/mult_7o01.tdf                  ;
+-----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 1,450    ;
;                                             ;          ;
; Total combinational functions               ; 1450     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 656      ;
;     -- 3 input functions                    ; 520      ;
;     -- <=2 input functions                  ; 274      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 1212     ;
;     -- arithmetic mode                      ; 238      ;
;                                             ;          ;
; Total registers                             ; 796      ;
;     -- Dedicated logic registers            ; 796      ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 428      ;
; Total memory bits                           ; 10240    ;
; Embedded Multiplier 9-bit elements          ; 4        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 645      ;
; Total fan-out                               ; 9316     ;
; Average fan-out                             ; 3.38     ;
+---------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                        ; Library Name ;
+---------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |lab3                                                                                       ; 1450 (3)          ; 796 (1)      ; 10240       ; 4            ; 0       ; 2         ; 428  ; 0            ; |lab3                                                                                                                                                                                                                                      ; work         ;
;    |de2_vga_raster:V2|                                                                      ; 142 (142)         ; 26 (26)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |lab3|de2_vga_raster:V2                                                                                                                                                                                                                    ; work         ;
;       |lpm_mult:Mult0|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab3|de2_vga_raster:V2|lpm_mult:Mult0                                                                                                                                                                                                     ; work         ;
;          |mult_3o01:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab3|de2_vga_raster:V2|lpm_mult:Mult0|mult_3o01:auto_generated                                                                                                                                                                            ; work         ;
;       |lpm_mult:Mult1|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab3|de2_vga_raster:V2|lpm_mult:Mult1                                                                                                                                                                                                     ; work         ;
;          |mult_7o01:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |lab3|de2_vga_raster:V2|lpm_mult:Mult1|mult_7o01:auto_generated                                                                                                                                                                            ; work         ;
;    |nios_system:V1|                                                                         ; 1198 (0)          ; 687 (0)      ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1                                                                                                                                                                                                                       ; work         ;
;       |cpu:the_cpu|                                                                         ; 847 (604)         ; 482 (306)    ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|cpu:the_cpu                                                                                                                                                                                                           ; work         ;
;          |cpu_nios2_oci:the_cpu_nios2_oci|                                                  ; 243 (29)          ; 175 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                           ; work         ;
;             |cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|               ; 111 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper                                                                                                           ; work         ;
;                |cpu_jtag_debug_module:the_cpu_jtag_debug_module1|                           ; 111 (111)         ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1                                                          ; work         ;
;             |cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|                                 ; 7 (7)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                             ; work         ;
;             |cpu_nios2_oci_break:the_cpu_nios2_oci_break|                                   ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                               ; work         ;
;             |cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|                                   ; 11 (11)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                               ; work         ;
;             |cpu_nios2_ocimem:the_cpu_nios2_ocimem|                                         ; 52 (52)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                     ; work         ;
;                |cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                          ; work         ;
;                   |altsyncram:the_altsyncram|                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                ; work         ;
;                      |altsyncram_t072:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated ; work         ;
;          |cpu_rf_module:cpu_rf|                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|cpu:the_cpu|cpu_rf_module:cpu_rf                                                                                                                                                                                      ; work         ;
;             |altsyncram:the_altsyncram|                                                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram                                                                                                                                                            ; work         ;
;                |altsyncram_ig22:auto_generated|                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram|altsyncram_ig22:auto_generated                                                                                                                             ; work         ;
;          |cpu_test_bench:the_cpu_test_bench|                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench                                                                                                                                                                         ; work         ;
;       |cpu_data_master_arbitrator:the_cpu_data_master|                                      ; 85 (85)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master                                                                                                                                                                        ; work         ;
;       |cpu_instruction_master_arbitrator:the_cpu_instruction_master|                        ; 5 (5)             ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|cpu_instruction_master_arbitrator:the_cpu_instruction_master                                                                                                                                                          ; work         ;
;       |cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|                          ; 33 (33)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module                                                                                                                                                            ; work         ;
;       |jtag_uart:the_jtag_uart|                                                             ; 143 (42)          ; 108 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|jtag_uart:the_jtag_uart                                                                                                                                                                                               ; work         ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                    ; 50 (50)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                 ; work         ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                     ; work         ;
;             |scfifo:rfifo|                                                                  ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                        ; work         ;
;                |scfifo_1n21:auto_generated|                                                 ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                             ; work         ;
;                   |a_dpfifo_8t21:dpfifo|                                                    ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                              ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                ; work         ;
;                         |cntr_rj7:count_usedw|                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                           ; work         ;
;                      |cntr_fjb:rd_ptr_count|                                                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                  ; work         ;
;                      |cntr_fjb:wr_ptr|                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                        ; work         ;
;                      |dpram_5h21:FIFOram|                                                   ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                     ; work         ;
;                         |altsyncram_9tl1:altsyncram2|                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                         ; work         ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                     ; work         ;
;             |scfifo:wfifo|                                                                  ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                        ; work         ;
;                |scfifo_1n21:auto_generated|                                                 ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                             ; work         ;
;                   |a_dpfifo_8t21:dpfifo|                                                    ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                              ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                ; work         ;
;                         |cntr_rj7:count_usedw|                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                           ; work         ;
;                      |cntr_fjb:rd_ptr_count|                                                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                  ; work         ;
;                      |cntr_fjb:wr_ptr|                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                        ; work         ;
;                      |dpram_5h21:FIFOram|                                                   ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                     ; work         ;
;                         |altsyncram_9tl1:altsyncram2|                                       ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                         ; work         ;
;       |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                ; work         ;
;       |nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch|        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch                                                                                                                                          ; work         ;
;       |sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|                              ; 55 (55)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0                                                                                                                                                                ; work         ;
;       |vga:the_vga|                                                                         ; 21 (0)            ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|vga:the_vga                                                                                                                                                                                                           ; work         ;
;          |de2_vga_controller:the_de2_vga_controller|                                        ; 21 (21)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|vga:the_vga|de2_vga_controller:the_de2_vga_controller                                                                                                                                                                 ; work         ;
;       |vga_avalon_slave_0_arbitrator:the_vga_avalon_slave_0|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|nios_system:V1|vga_avalon_slave_0_arbitrator:the_vga_avalon_slave_0                                                                                                                                                                  ; work         ;
;    |sld_hub:sld_hub_inst|                                                                   ; 107 (48)          ; 82 (7)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|sld_hub:sld_hub_inst                                                                                                                                                                                                                 ; work         ;
;       |lpm_decode:instruction_decoder|                                                      ; 5 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder                                                                                                                                                                                  ; work         ;
;          |decode_aoi:auto_generated|                                                        ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_aoi:auto_generated                                                                                                                                                        ; work         ;
;       |lpm_shiftreg:jtag_ir_register|                                                       ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register                                                                                                                                                                                   ; work         ;
;       |sld_dffex:BROADCAST|                                                                 ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|sld_hub:sld_hub_inst|sld_dffex:BROADCAST                                                                                                                                                                                             ; work         ;
;       |sld_dffex:IRF_ENA_0|                                                                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0                                                                                                                                                                                             ; work         ;
;       |sld_dffex:IRF_ENA|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA                                                                                                                                                                                               ; work         ;
;       |sld_dffex:IRSR|                                                                      ; 6 (6)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|sld_hub:sld_hub_inst|sld_dffex:IRSR                                                                                                                                                                                                  ; work         ;
;       |sld_dffex:RESET|                                                                     ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|sld_hub:sld_hub_inst|sld_dffex:RESET                                                                                                                                                                                                 ; work         ;
;       |sld_dffex:\GEN_IRF:1:IRF|                                                            ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF                                                                                                                                                                                        ; work         ;
;       |sld_dffex:\GEN_IRF:2:IRF|                                                            ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF                                                                                                                                                                                        ; work         ;
;       |sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|                                                   ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF                                                                                                                                                                               ; work         ;
;       |sld_dffex:\GEN_SHADOW_IRF:2:S_IRF|                                                   ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:2:S_IRF                                                                                                                                                                               ; work         ;
;       |sld_jtag_state_machine:jtag_state_machine|                                           ; 20 (20)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine                                                                                                                                                                       ; work         ;
;       |sld_rom_sr:HUB_INFO_REG|                                                             ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab3|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG                                                                                                                                                                                         ; work         ;
+---------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------+
; Name                                                                                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------+
; nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192 ; cpu_ociram_default_contents.mif ;
; nios_system:V1|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram|altsyncram_ig22:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; True Dual Port   ; 32           ; 32           ; 32           ; 32           ; 1024 ; cpu_rf_ram.mif                  ;
; nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                            ;
; nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+---------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; nios_system:V1|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch|data_out   ; yes                                                              ; yes                                        ;
; nios_system:V1|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch|data_in_d1 ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                   ; Reason for Removal                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0..35]                             ; Lost fanout                                                                                                       ;
; nios_system:V1|cpu:the_cpu|W_ienable_reg[1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                            ;
; nios_system:V1|cpu:the_cpu|W_ipending_reg[1..31]                                                                                                ; Stuck at GND due to stuck port data_in                                                                            ;
; nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_im_addr[0..6]                     ; Stuck at GND due to stuck port data_in                                                                            ;
; nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_wrap                              ; Stuck at GND due to stuck port data_in                                                                            ;
; nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse                           ; Stuck at GND due to stuck port data_in                                                                            ;
; nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0                                 ; Stuck at GND due to stuck port data_in                                                                            ;
; nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1                                 ; Stuck at GND due to stuck port data_in                                                                            ;
; nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit0                                  ; Stuck at GND due to stuck port data_in                                                                            ;
; nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit1                                  ; Stuck at GND due to stuck port data_in                                                                            ;
; nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit2                                  ; Stuck at GND due to stuck port data_in                                                                            ;
; nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit3                                  ; Lost fanout                                                                                                       ;
; nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break                                 ; Stuck at GND due to stuck port data_in                                                                            ;
; nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit3_latch                          ; Stuck at GND due to stuck port data_in                                                                            ;
; nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit2_latch                          ; Stuck at GND due to stuck port data_in                                                                            ;
; nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit1_latch                          ; Stuck at GND due to stuck port data_in                                                                            ;
; nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit0_latch                          ; Stuck at GND due to stuck port data_in                                                                            ;
; nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[1..31]           ; Stuck at VCC due to stuck port data_in                                                                            ;
; nios_system:V1|cpu:the_cpu|W_control_rd_data[1]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                            ;
; nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0..16]                           ; Lost fanout                                                                                                       ;
; de2_vga_raster:V2|VGA_B[1..9]                                                                                                                   ; Merged with de2_vga_raster:V2|VGA_B[0]                                                                            ;
; de2_vga_raster:V2|VGA_G[0..9]                                                                                                                   ; Merged with de2_vga_raster:V2|VGA_R[9]                                                                            ;
; de2_vga_raster:V2|VGA_R[0..8]                                                                                                                   ; Merged with de2_vga_raster:V2|VGA_R[9]                                                                            ;
; nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|d1_sram_avalon_slave_0_end_xfer                                           ; Merged with nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|d1_reasons_to_wait              ;
; nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[11,24..30]                                    ; Merged with nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[31] ;
; nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_cpu_jtag_debug_module_end_xfer                                     ; Merged with nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_reasons_to_wait          ;
; nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state                            ; Stuck at GND due to stuck port data_in                                                                            ;
; nios_system:V1|cpu_instruction_master_arbitrator:the_cpu_instruction_master|internal_cpu_instruction_master_dbs_address[0]                      ; Stuck at GND due to stuck port data_in                                                                            ;
; nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|internal_cpu_data_master_dbs_address[0]                                           ; Stuck at GND due to stuck port data_in                                                                            ;
; nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|internal_dbrk_break                        ; Stuck at GND due to stuck port data_in                                                                            ;
; nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype                              ; Stuck at GND due to stuck port data_in                                                                            ;
; nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]                            ; Stuck at GND due to stuck port data_in                                                                            ;
; nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable                          ; Stuck at GND due to stuck port data_in                                                                            ;
; nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module ; Lost fanout                                                                                                       ;
; nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module        ; Lost fanout                                                                                                       ;
; nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[0]                            ; Lost fanout                                                                                                       ;
; nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                               ; Lost fanout                                                                                                       ;
; nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1]                   ; Lost fanout                                                                                                       ;
; Total Number of Removed Registers = 187                                                                                                         ;                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse  ; Stuck at GND              ; nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|internal_dbrk_break,     ;
;                                                                                                                        ; due to stuck port data_in ; nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype            ;
; nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit0         ; Stuck at GND              ; nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit3,               ;
;                                                                                                                        ; due to stuck port data_in ; nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break               ;
; nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]   ; Stuck at GND              ; nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[0],         ;
;                                                                                                                        ; due to stuck port data_in ; nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer             ;
; nios_system:V1|cpu:the_cpu|W_ienable_reg[1]                                                                            ; Stuck at GND              ; nios_system:V1|cpu:the_cpu|W_control_rd_data[1]                                                                               ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                               ;
; nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0        ; Stuck at GND              ; nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state          ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                               ;
; nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable ; Stuck at GND              ; nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1] ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 796   ;
; Number of registers using Synchronous Clear  ; 68    ;
; Number of registers using Synchronous Load   ; 161   ;
; Number of registers using Asynchronous Clear ; 667   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 437   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                 ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; nios_system:V1|cpu:the_cpu|internal_i_read                                                                                        ; 25      ;
; nios_system:V1|cpu:the_cpu|F_pc[17]                                                                                               ; 24      ;
; nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|internal_cpu_data_master_waitrequest                                ; 12      ;
; nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|sram_avalon_slave_0_arb_addend[0]                           ; 6       ;
; nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|sram_avalon_slave_0_reg_firsttransfer                       ; 1       ;
; nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]                     ; 6       ;
; nios_system:V1|jtag_uart:the_jtag_uart|internal_av_waitrequest                                                                    ; 2       ;
; nios_system:V1|cpu:the_cpu|hbreak_enabled                                                                                         ; 10      ;
; nios_system:V1|jtag_uart:the_jtag_uart|t_dav                                                                                      ; 3       ;
; nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                     ; 11      ;
; nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[0] ; 4       ;
; nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst2                                         ; 2       ;
; nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst1                                         ; 1       ;
; sld_hub:sld_hub_inst|hub_tdo_reg                                                                                                  ; 2       ;
; Total number of inverted registers = 14                                                                                           ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab3|nios_system:V1|cpu:the_cpu|internal_d_byteenable[0]                                                                                                                                ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |lab3|nios_system:V1|cpu:the_cpu|F_pc[16]                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab3|nios_system:V1|cpu:the_cpu|E_src2[4]                                                                                                                                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |lab3|nios_system:V1|cpu:the_cpu|E_src1[1]                                                                                                                                               ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |lab3|nios_system:V1|cpu:the_cpu|E_src1[12]                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab3|nios_system:V1|cpu:the_cpu|E_shift_rot_result[26]                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lab3|nios_system:V1|cpu:the_cpu|D_iw[11]                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lab3|nios_system:V1|cpu:the_cpu|av_ld_byte0_data[4]                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab3|nios_system:V1|cpu:the_cpu|av_ld_byte2_data[5]                                                                                                                                     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |lab3|nios_system:V1|vga:the_vga|de2_vga_controller:the_de2_vga_controller|center_y[5]                                                                                                   ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |lab3|nios_system:V1|cpu:the_cpu|W_alu_result[11]                                                                                                                                        ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|internal_MonDReg[9]                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[9]                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |lab3|nios_system:V1|cpu:the_cpu|E_src2[25]                                                                                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|internal_MonDReg[12]                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab3|nios_system:V1|cpu:the_cpu|d_writedata[31]                                                                                                                                         ;
; 5:1                ; 11 bits   ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; Yes        ; |lab3|nios_system:V1|cpu:the_cpu|W_alu_result[30]                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[6]                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab3|nios_system:V1|cpu:the_cpu|internal_d_byteenable[3]                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |lab3|nios_system:V1|cpu:the_cpu|E_logic_result[4]                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[1]                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |lab3|nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter_next_value[0]                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |lab3|nios_system:V1|cpu:the_cpu|D_dst_regnum[2]                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[36] ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[10] ;
; 6:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[28] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |lab3|nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[1]  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |lab3|nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[1]                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab3|nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |lab3|nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |lab3|nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |lab3|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]                                                                                                                                           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |lab3|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]                                                                                                                       ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |lab3|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:V1|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram|altsyncram_ig22:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1 ;
+---------------------------+----------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value          ; From ; To                                                                                                                                             ;
+---------------------------+----------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101      ; -    ; ir_out[1]                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101      ; -    ; ir_out[0]                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[37]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[36]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[35]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[34]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[33]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[32]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[31]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[30]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[29]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[28]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[27]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[26]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[25]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[24]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[23]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[22]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[21]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[20]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[19]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[18]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[17]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[16]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[15]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[14]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[13]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[12]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[11]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[10]                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[9]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[8]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[7]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[6]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[5]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[4]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[3]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[2]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[1]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D103           ; -    ; jdo[0]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; R101           ; -    ; in_between_shiftdr_and_updatedr                                                                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101      ; -    ; ir_out[1]~reg0                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101      ; -    ; ir_out[0]~reg0                                                                                                                                 ;
; SUPPRESS_DA_RULE_INTERNAL ; D101           ; -    ; dr_update1                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[37]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[36]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[35]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[34]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[33]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[32]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[31]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[30]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[29]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[28]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[27]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[26]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[25]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[24]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[23]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[22]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[21]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[20]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[19]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[18]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[17]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[16]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[15]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[14]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[13]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[12]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[11]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[10]                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[9]                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[8]                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[7]                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[6]                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[5]                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[4]                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[3]                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[2]                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[1]                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[0]                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize[2]                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize[1]                                                                                                                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize[0]                                                                                                                                      ;
+---------------------------+----------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for nios_system:V1|jtag_uart:the_jtag_uart ;
+---------------------------+---------------------+------+------+
; Assignment                ; Value               ; From ; To   ;
+---------------------------+---------------------+------+------+
; SUPPRESS_DA_RULE_INTERNAL ; R101,C106,D101,D103 ; -    ; -    ;
+---------------------------+---------------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:V1|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch ;
+---------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                      ;
+---------------------------+-------+------+-------------------------------------------------------------------------+
; PRESERVE_REGISTER         ; ON    ; -    ; data_out                                                                ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out                                                                ;
; MAX_DELAY                 ; 100ns ; -    ; data_in_d1                                                              ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_in_d1                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_in_d1                                                              ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_out~reg0                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out~reg0                                                           ;
+---------------------------+-------+------+-------------------------------------------------------------------------+


+----------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst              ;
+------------------------------+-------+------+------------+
; Assignment                   ; Value ; From ; To         ;
+------------------------------+-------+------+------------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -          ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; CLR_SIGNAL ;
; POWER_UP_LEVEL               ; LOW   ; -    ; CLR_SIGNAL ;
+------------------------------+-------+------+------------+


+---------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG ;
+----------------------+-------+------+-------------------------------+
; Assignment           ; Value ; From ; To                            ;
+----------------------+-------+------+-------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                             ;
+----------------------+-------+------+-------------------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:V1|cpu:the_cpu|cpu_rf_module:cpu_rf ;
+----------------+----------------+------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                       ;
+----------------+----------------+------------------------------------------------------------+
; lpm_file       ; cpu_rf_ram.mif ; String                                                     ;
+----------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:V1|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; cpu_rf_ram.mif       ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ig22      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component ;
+----------------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                                                                                                                                  ;
+----------------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_ociram_default_contents.mif ; String                                                                                                                                                                ;
+----------------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                                                                                                                        ;
+------------------------------------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                                                                                                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                 ; Untyped                                                                                                                                                                     ;
; WIDTH_A                            ; 32                              ; Signed Integer                                                                                                                                                              ;
; WIDTHAD_A                          ; 8                               ; Signed Integer                                                                                                                                                              ;
; NUMWORDS_A                         ; 256                             ; Signed Integer                                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                     ;
; WIDTH_B                            ; 32                              ; Signed Integer                                                                                                                                                              ;
; WIDTHAD_B                          ; 8                               ; Signed Integer                                                                                                                                                              ;
; NUMWORDS_B                         ; 256                             ; Signed Integer                                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ; Untyped                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                     ;
; INIT_FILE                          ; cpu_ociram_default_contents.mif ; Untyped                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone II                      ; Untyped                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_t072                 ; Untyped                                                                                                                                                                     ;
+------------------------------------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                    ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                             ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                             ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                    ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                             ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                             ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                    ;
; INIT_FILE                          ;                      ; Untyped                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_e502      ; Untyped                                                                                                                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1 ;
+-------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value     ; Type                                                                                                                                                                               ;
+-------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_auto_instance_index ; YES       ; String                                                                                                                                                                             ;
; sld_node_info           ; 286279168 ; Signed Integer                                                                                                                                                                     ;
+-------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                               ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                            ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                            ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                            ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                               ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                            ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                            ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                            ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic ;
+-------------------+----------------------------------+----------------------------------------------------------------------------+
; Parameter Name    ; Value                            ; Type                                                                       ;
+-------------------+----------------------------------+----------------------------------------------------------------------------+
; INSTANCE_ID       ; 0                                ; Signed Integer                                                             ;
; SLD_NODE_INFO     ; 00001100000000000110111000000000 ; Unsigned Binary                                                            ;
; LOG2_TXFIFO_DEPTH ; 6                                ; Signed Integer                                                             ;
; LOG2_RXFIFO_DEPTH ; 6                                ; Signed Integer                                                             ;
; RESERVED          ; 0                                ; Signed Integer                                                             ;
; DATA_WIDTH        ; 8                                ; Signed Integer                                                             ;
; NODE_IR_WIDTH     ; 1                                ; Signed Integer                                                             ;
; SCAN_LENGTH       ; 11                               ; Signed Integer                                                             ;
+-------------------+----------------------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst                                         ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 3                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone II                                                       ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                ; Untyped         ;
; node_info                ; 0000110000000000011011100000000000010001000100000100011000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: de2_vga_raster:V2|lpm_mult:Mult0 ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 13         ; Untyped             ;
; LPM_WIDTHB                                     ; 13         ; Untyped             ;
; LPM_WIDTHP                                     ; 26         ; Untyped             ;
; LPM_WIDTHR                                     ; 26         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_3o01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: de2_vga_raster:V2|lpm_mult:Mult1 ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14         ; Untyped             ;
; LPM_WIDTHB                                     ; 14         ; Untyped             ;
; LPM_WIDTHP                                     ; 28         ; Untyped             ;
; LPM_WIDTHR                                     ; 28         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7o01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                               ;
+----------------------------+-----------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                             ;
; Entity Instance            ; nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                  ;
;     -- lpm_width           ; 8                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                           ;
;     -- USE_EAB             ; ON                                                                                            ;
; Entity Instance            ; nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                  ;
;     -- lpm_width           ; 8                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                           ;
;     -- USE_EAB             ; ON                                                                                            ;
+----------------------------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                           ;
+---------------------------------------+----------------------------------+
; Name                                  ; Value                            ;
+---------------------------------------+----------------------------------+
; Number of entity instances            ; 2                                ;
; Entity Instance                       ; de2_vga_raster:V2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 13                               ;
;     -- LPM_WIDTHB                     ; 13                               ;
;     -- LPM_WIDTHP                     ; 26                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; de2_vga_raster:V2|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 14                               ;
;     -- LPM_WIDTHB                     ; 14                               ;
;     -- LPM_WIDTHP                     ; 28                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
+---------------------------------------+----------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Wed Mar  7 20:17:29 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3
Info: Found 2 design units, including 1 entities, in source file lab3.vhd
    Info: Found design unit 1: lab3-datapath
    Info: Found entity 1: lab3
Info: Found 2 design units, including 1 entities, in source file de2_vga_raster.vhd
    Info: Found design unit 1: de2_vga_raster-rtl
    Info: Found entity 1: de2_vga_raster
Info: Found 2 design units, including 1 entities, in source file cpu_jtag_debug_module.vhd
    Info: Found design unit 1: cpu_jtag_debug_module-europa
    Info: Found entity 1: cpu_jtag_debug_module
Info: Found 14 design units, including 7 entities, in source file jtag_uart.vhd
    Info: Found design unit 1: jtag_uart_log_module-europa
    Info: Found design unit 2: jtag_uart_sim_scfifo_w-europa
    Info: Found design unit 3: jtag_uart_scfifo_w-europa
    Info: Found design unit 4: jtag_uart_drom_module-europa
    Info: Found design unit 5: jtag_uart_sim_scfifo_r-europa
    Info: Found design unit 6: jtag_uart_scfifo_r-europa
    Info: Found design unit 7: jtag_uart-europa
    Info: Found entity 1: jtag_uart_log_module
    Info: Found entity 2: jtag_uart_sim_scfifo_w
    Info: Found entity 3: jtag_uart_scfifo_w
    Info: Found entity 4: jtag_uart_drom_module
    Info: Found entity 5: jtag_uart_sim_scfifo_r
    Info: Found entity 6: jtag_uart_scfifo_r
    Info: Found entity 7: jtag_uart
Info: Found 46 design units, including 23 entities, in source file cpu.vhd
    Info: Found design unit 1: cpu_rf_module-europa
    Info: Found design unit 2: cpu_nios2_oci_debug-europa
    Info: Found design unit 3: cpu_ociram_lpm_dram_bdp_component_module-europa
    Info: Found design unit 4: cpu_nios2_ocimem-europa
    Info: Found design unit 5: cpu_nios2_avalon_reg-europa
    Info: Found design unit 6: cpu_nios2_oci_break-europa
    Info: Found design unit 7: cpu_nios2_oci_xbrk-europa
    Info: Found design unit 8: cpu_nios2_oci_match_paired-europa
    Info: Found design unit 9: cpu_nios2_oci_match_single-europa
    Info: Found design unit 10: cpu_nios2_oci_dbrk-europa
    Info: Found design unit 11: cpu_nios2_oci_itrace-europa
    Info: Found design unit 12: cpu_nios2_oci_td_mode-europa
    Info: Found design unit 13: cpu_nios2_oci_dtrace-europa
    Info: Found design unit 14: cpu_nios2_oci_compute_tm_count-europa
    Info: Found design unit 15: cpu_nios2_oci_fifowp_inc-europa
    Info: Found design unit 16: cpu_nios2_oci_fifocount_inc-europa
    Info: Found design unit 17: cpu_nios2_oci_fifo-europa
    Info: Found design unit 18: cpu_nios2_oci_pib-europa
    Info: Found design unit 19: cpu_traceram_lpm_dram_bdp_component_module-europa
    Info: Found design unit 20: cpu_nios2_oci_im-europa
    Info: Found design unit 21: cpu_nios2_performance_monitors-europa
    Info: Found design unit 22: cpu_nios2_oci-europa
    Info: Found design unit 23: cpu-europa
    Info: Found entity 1: cpu_rf_module
    Info: Found entity 2: cpu_nios2_oci_debug
    Info: Found entity 3: cpu_ociram_lpm_dram_bdp_component_module
    Info: Found entity 4: cpu_nios2_ocimem
    Info: Found entity 5: cpu_nios2_avalon_reg
    Info: Found entity 6: cpu_nios2_oci_break
    Info: Found entity 7: cpu_nios2_oci_xbrk
    Info: Found entity 8: cpu_nios2_oci_match_paired
    Info: Found entity 9: cpu_nios2_oci_match_single
    Info: Found entity 10: cpu_nios2_oci_dbrk
    Info: Found entity 11: cpu_nios2_oci_itrace
    Info: Found entity 12: cpu_nios2_oci_td_mode
    Info: Found entity 13: cpu_nios2_oci_dtrace
    Info: Found entity 14: cpu_nios2_oci_compute_tm_count
    Info: Found entity 15: cpu_nios2_oci_fifowp_inc
    Info: Found entity 16: cpu_nios2_oci_fifocount_inc
    Info: Found entity 17: cpu_nios2_oci_fifo
    Info: Found entity 18: cpu_nios2_oci_pib
    Info: Found entity 19: cpu_traceram_lpm_dram_bdp_component_module
    Info: Found entity 20: cpu_nios2_oci_im
    Info: Found entity 21: cpu_nios2_performance_monitors
    Info: Found entity 22: cpu_nios2_oci
    Info: Found entity 23: cpu
Info: Found 2 design units, including 1 entities, in source file sram.vhd
    Info: Found design unit 1: sram-europa
    Info: Found entity 1: sram
Info: Found 2 design units, including 1 entities, in source file vga.vhd
    Info: Found design unit 1: vga-europa
    Info: Found entity 1: vga
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at nios_system.vhd(74)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at nios_system.vhd(481)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at nios_system.vhd(653)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at nios_system.vhd(853)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at nios_system.vhd(1124)
Warning (10335): Unrecognized synthesis attribute "auto_dissolve" at nios_system.vhd(1504)
Info: Found 16 design units, including 8 entities, in source file nios_system.vhd
    Info: Found design unit 1: cpu_jtag_debug_module_arbitrator-europa
    Info: Found design unit 2: cpu_data_master_arbitrator-europa
    Info: Found design unit 3: cpu_instruction_master_arbitrator-europa
    Info: Found design unit 4: jtag_uart_avalon_jtag_slave_arbitrator-europa
    Info: Found design unit 5: sram_avalon_slave_0_arbitrator-europa
    Info: Found design unit 6: vga_avalon_slave_0_arbitrator-europa
    Info: Found design unit 7: nios_system_reset_clk_domain_synch_module-europa
    Info: Found design unit 8: nios_system-europa
    Info: Found entity 1: cpu_jtag_debug_module_arbitrator
    Info: Found entity 2: cpu_data_master_arbitrator
    Info: Found entity 3: cpu_instruction_master_arbitrator
    Info: Found entity 4: jtag_uart_avalon_jtag_slave_arbitrator
    Info: Found entity 5: sram_avalon_slave_0_arbitrator
    Info: Found entity 6: vga_avalon_slave_0_arbitrator
    Info: Found entity 7: nios_system_reset_clk_domain_synch_module
    Info: Found entity 8: nios_system
Info: Found 2 design units, including 1 entities, in source file de2_sram_controller.vhd
    Info: Found design unit 1: de2_sram_controller-dp
    Info: Found entity 1: de2_sram_controller
Info: Found 2 design units, including 1 entities, in source file de2_vga_controller.vhd
    Info: Found design unit 1: de2_vga_controller-rtl
    Info: Found entity 1: de2_vga_controller
Warning: Can't analyze file -- file /home/user2/spring12/asc2171/csee4840/lab3/altera_europa_support.vhd is missing
Info: Elaborating entity "lab3" for the top level hierarchy
Info: Elaborating entity "nios_system" for hierarchy "nios_system:V1"
Info: Elaborating entity "cpu_jtag_debug_module_arbitrator" for hierarchy "nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"
Info: Elaborating entity "cpu_data_master_arbitrator" for hierarchy "nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master"
Info: Elaborating entity "cpu_instruction_master_arbitrator" for hierarchy "nios_system:V1|cpu_instruction_master_arbitrator:the_cpu_instruction_master"
Info: Elaborating entity "cpu" for hierarchy "nios_system:V1|cpu:the_cpu"
Warning: Using design file cpu_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_test_bench-europa
    Info: Found entity 1: cpu_test_bench
Info: Elaborating entity "cpu_test_bench" for hierarchy "nios_system:V1|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench"
Info: Elaborating entity "cpu_rf_module" for hierarchy "nios_system:V1|cpu:the_cpu|cpu_rf_module:cpu_rf"
Info: Found 1 design units, including 1 entities, in source file /opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf
    Info: Found entity 1: altsyncram
Info: Elaborating entity "altsyncram" for hierarchy "nios_system:V1|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "nios_system:V1|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ig22.tdf
    Info: Found entity 1: altsyncram_ig22
Info: Elaborating entity "altsyncram_ig22" for hierarchy "nios_system:V1|cpu:the_cpu|cpu_rf_module:cpu_rf|altsyncram:the_altsyncram|altsyncram_ig22:auto_generated"
Info: Elaborating entity "cpu_nios2_oci" for hierarchy "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci"
Info: Elaborating entity "cpu_nios2_oci_debug" for hierarchy "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug"
Info: Elaborating entity "cpu_nios2_ocimem" for hierarchy "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem"
Info: Elaborating entity "cpu_ociram_lpm_dram_bdp_component_module" for hierarchy "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t072.tdf
    Info: Found entity 1: altsyncram_t072
Info: Elaborating entity "altsyncram_t072" for hierarchy "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_t072:auto_generated"
Info: Elaborating entity "cpu_nios2_avalon_reg" for hierarchy "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg"
Info: Elaborating entity "cpu_nios2_oci_break" for hierarchy "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break"
Info: Elaborating entity "cpu_nios2_oci_xbrk" for hierarchy "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk"
Info: Elaborating entity "cpu_nios2_oci_dbrk" for hierarchy "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk"
Info: Elaborating entity "cpu_nios2_oci_match_paired" for hierarchy "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired"
Info: Elaborating entity "cpu_nios2_oci_match_single" for hierarchy "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single"
Info: Elaborating entity "cpu_nios2_oci_itrace" for hierarchy "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace"
Info: Elaborating entity "cpu_nios2_oci_dtrace" for hierarchy "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace"
Info: Elaborating entity "cpu_nios2_oci_td_mode" for hierarchy "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode"
Info: Elaborating entity "cpu_nios2_oci_fifo" for hierarchy "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo"
Info: Elaborating entity "cpu_nios2_oci_compute_tm_count" for hierarchy "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count"
Info: Elaborating entity "cpu_nios2_oci_fifowp_inc" for hierarchy "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp"
Info: Elaborating entity "cpu_nios2_oci_fifocount_inc" for hierarchy "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount"
Info: Elaborating entity "cpu_nios2_oci_pib" for hierarchy "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib"
Info: Elaborating entity "cpu_nios2_oci_im" for hierarchy "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im"
Info: Elaborating entity "cpu_traceram_lpm_dram_bdp_component_module" for hierarchy "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf
    Info: Found entity 1: altsyncram_e502
Info: Elaborating entity "altsyncram_e502" for hierarchy "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated"
Warning: Using design file cpu_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_jtag_debug_module_wrapper-europa
    Info: Found entity 1: cpu_jtag_debug_module_wrapper
Info: Elaborating entity "cpu_jtag_debug_module_wrapper" for hierarchy "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper"
Info: Elaborating entity "cpu_jtag_debug_module" for hierarchy "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1"
Info: Elaborating entity "jtag_uart_avalon_jtag_slave_arbitrator" for hierarchy "nios_system:V1|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
Info: Elaborating entity "jtag_uart" for hierarchy "nios_system:V1|jtag_uart:the_jtag_uart"
Info: Elaborating entity "jtag_uart_scfifo_w" for hierarchy "nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w"
Info: Found 1 design units, including 1 entities, in source file /opt/altera/altera7.2/quartus/libraries/megafunctions/scfifo.tdf
    Info: Found entity 1: scfifo
Info: Elaborating entity "scfifo" for hierarchy "nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Elaborated megafunction instantiation "nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info: Found entity 1: scfifo_1n21
Info: Elaborating entity "scfifo_1n21" for hierarchy "nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info: Found entity 1: a_dpfifo_8t21
Info: Elaborating entity "a_dpfifo_8t21" for hierarchy "nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info: Found entity 1: a_fefifo_7cf
Info: Elaborating entity "a_fefifo_7cf" for hierarchy "nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info: Found entity 1: cntr_rj7
Info: Elaborating entity "cntr_rj7" for hierarchy "nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info: Found entity 1: dpram_5h21
Info: Elaborating entity "dpram_5h21" for hierarchy "nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info: Found entity 1: altsyncram_9tl1
Info: Elaborating entity "altsyncram_9tl1" for hierarchy "nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info: Found entity 1: cntr_fjb
Info: Elaborating entity "cntr_fjb" for hierarchy "nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info: Elaborating entity "jtag_uart_scfifo_r" for hierarchy "nios_system:V1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r"
Info: Found 1 design units, including 1 entities, in source file /opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v
    Info: Found entity 1: alt_jtag_atlantic
Info: Elaborating entity "alt_jtag_atlantic" for hierarchy "nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Elaborated megafunction instantiation "nios_system:V1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info: Elaborating entity "sram_avalon_slave_0_arbitrator" for hierarchy "nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0"
Info: Elaborating entity "sram" for hierarchy "nios_system:V1|sram:the_sram"
Info: Elaborating entity "de2_sram_controller" for hierarchy "nios_system:V1|sram:the_sram|de2_sram_controller:the_de2_sram_controller"
Info: Elaborating entity "vga_avalon_slave_0_arbitrator" for hierarchy "nios_system:V1|vga_avalon_slave_0_arbitrator:the_vga_avalon_slave_0"
Info: Elaborating entity "vga" for hierarchy "nios_system:V1|vga:the_vga"
Info: Elaborating entity "de2_vga_controller" for hierarchy "nios_system:V1|vga:the_vga|de2_vga_controller:the_de2_vga_controller"
Info: Elaborating entity "nios_system_reset_clk_domain_synch_module" for hierarchy "nios_system:V1|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch"
Info: Elaborating entity "de2_vga_raster" for hierarchy "de2_vga_raster:V2"
Warning (10540): VHDL Signal Declaration warning at de2_vga_raster.vhd(65): used explicit default value for signal "radius" because signal was never assigned a value
Warning (10492): VHDL Process Statement warning at de2_vga_raster.vhd(193): signal "Hcount" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at de2_vga_raster.vhd(193): signal "center_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at de2_vga_raster.vhd(194): signal "Vcount" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at de2_vga_raster.vhd(194): signal "center_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at de2_vga_raster.vhd(196): signal "distance_from_center" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at de2_vga_raster.vhd(196): signal "radius" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ienable_reg[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[31]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[30]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[29]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[28]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[27]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[26]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[25]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[24]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[23]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[22]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[21]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[20]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[19]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[18]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[17]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[16]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[15]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[14]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[13]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[12]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[11]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[10]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[9]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[8]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[7]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_ipending_reg[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_im_addr[6]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_im_addr[5]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_im_addr[4]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_im_addr[3]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_im_addr[2]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_im_addr[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_im_addr[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|internal_trc_wrap" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit0" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit1" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit2" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit3_latch" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit2_latch" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit1_latch" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|dbrk_hit0_latch" with stuck data_in port to stuck value GND
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[31]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[31]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[30]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[30]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[29]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[29]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[28]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[28]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[27]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[27]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[26]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[26]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[25]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[25]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[24]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[24]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[23]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[23]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[22]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[22]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[21]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[21]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[20]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[20]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[19]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[19]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[18]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[18]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[17]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[17]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[16]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[16]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[15]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[15]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[14]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[14]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[13]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[13]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[12]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[12]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[11]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[11]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[10]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[10]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[9]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[9]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[8]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[8]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[7]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[7]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[6]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[6]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[5]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[5]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[4]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[4]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[3]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[3]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[2]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[2]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[1]" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_ienable1[1]" with stuck data_in port to stuck value VCC
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|W_control_rd_data[1]" with stuck data_in port to stuck value GND
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[35]"
Info: Duplicate registers merged to single register
    Info: Duplicate register "de2_vga_raster:V2|VGA_B[1]" merged to single register "de2_vga_raster:V2|VGA_B[0]"
    Info: Duplicate register "de2_vga_raster:V2|VGA_B[2]" merged to single register "de2_vga_raster:V2|VGA_B[0]"
    Info: Duplicate register "de2_vga_raster:V2|VGA_B[3]" merged to single register "de2_vga_raster:V2|VGA_B[0]"
    Info: Duplicate register "de2_vga_raster:V2|VGA_B[4]" merged to single register "de2_vga_raster:V2|VGA_B[0]"
    Info: Duplicate register "de2_vga_raster:V2|VGA_B[5]" merged to single register "de2_vga_raster:V2|VGA_B[0]"
    Info: Duplicate register "de2_vga_raster:V2|VGA_B[6]" merged to single register "de2_vga_raster:V2|VGA_B[0]"
    Info: Duplicate register "de2_vga_raster:V2|VGA_B[7]" merged to single register "de2_vga_raster:V2|VGA_B[0]"
    Info: Duplicate register "de2_vga_raster:V2|VGA_B[8]" merged to single register "de2_vga_raster:V2|VGA_B[0]"
    Info: Duplicate register "de2_vga_raster:V2|VGA_B[9]" merged to single register "de2_vga_raster:V2|VGA_B[0]"
    Info: Duplicate register "de2_vga_raster:V2|VGA_G[0]" merged to single register "de2_vga_raster:V2|VGA_R[9]"
    Info: Duplicate register "de2_vga_raster:V2|VGA_G[1]" merged to single register "de2_vga_raster:V2|VGA_R[9]"
    Info: Duplicate register "de2_vga_raster:V2|VGA_G[2]" merged to single register "de2_vga_raster:V2|VGA_R[9]"
    Info: Duplicate register "de2_vga_raster:V2|VGA_G[3]" merged to single register "de2_vga_raster:V2|VGA_R[9]"
    Info: Duplicate register "de2_vga_raster:V2|VGA_G[4]" merged to single register "de2_vga_raster:V2|VGA_R[9]"
    Info: Duplicate register "de2_vga_raster:V2|VGA_G[5]" merged to single register "de2_vga_raster:V2|VGA_R[9]"
    Info: Duplicate register "de2_vga_raster:V2|VGA_G[6]" merged to single register "de2_vga_raster:V2|VGA_R[9]"
    Info: Duplicate register "de2_vga_raster:V2|VGA_G[7]" merged to single register "de2_vga_raster:V2|VGA_R[9]"
    Info: Duplicate register "de2_vga_raster:V2|VGA_G[8]" merged to single register "de2_vga_raster:V2|VGA_R[9]"
    Info: Duplicate register "de2_vga_raster:V2|VGA_G[9]" merged to single register "de2_vga_raster:V2|VGA_R[9]"
    Info: Duplicate register "de2_vga_raster:V2|VGA_R[0]" merged to single register "de2_vga_raster:V2|VGA_R[9]"
    Info: Duplicate register "de2_vga_raster:V2|VGA_R[1]" merged to single register "de2_vga_raster:V2|VGA_R[9]"
    Info: Duplicate register "de2_vga_raster:V2|VGA_R[2]" merged to single register "de2_vga_raster:V2|VGA_R[9]"
    Info: Duplicate register "de2_vga_raster:V2|VGA_R[3]" merged to single register "de2_vga_raster:V2|VGA_R[9]"
    Info: Duplicate register "de2_vga_raster:V2|VGA_R[4]" merged to single register "de2_vga_raster:V2|VGA_R[9]"
    Info: Duplicate register "de2_vga_raster:V2|VGA_R[5]" merged to single register "de2_vga_raster:V2|VGA_R[9]"
    Info: Duplicate register "de2_vga_raster:V2|VGA_R[6]" merged to single register "de2_vga_raster:V2|VGA_R[9]"
    Info: Duplicate register "de2_vga_raster:V2|VGA_R[7]" merged to single register "de2_vga_raster:V2|VGA_R[9]"
    Info: Duplicate register "de2_vga_raster:V2|VGA_R[8]" merged to single register "de2_vga_raster:V2|VGA_R[9]"
    Info: Duplicate register "nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|d1_sram_avalon_slave_0_end_xfer" merged to single register "nios_system:V1|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0|d1_reasons_to_wait", power-up level changed
    Info: Duplicate register "nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[11]" merged to single register "nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[31]"
    Info: Duplicate register "nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[24]" merged to single register "nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[31]"
    Info: Duplicate register "nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[25]" merged to single register "nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[31]"
    Info: Duplicate register "nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[26]" merged to single register "nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[31]"
    Info: Duplicate register "nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[27]" merged to single register "nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[31]"
    Info: Duplicate register "nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[28]" merged to single register "nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[31]"
    Info: Duplicate register "nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[29]" merged to single register "nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[31]"
    Info: Duplicate register "nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[30]" merged to single register "nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[31]"
    Info: Duplicate register "nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_cpu_jtag_debug_module_end_xfer" merged to single register "nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_reasons_to_wait", power-up level changed
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu_instruction_master_arbitrator:the_cpu_instruction_master|internal_cpu_instruction_master_dbs_address[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu_data_master_arbitrator:the_cpu_data_master|internal_cpu_data_master_dbs_address[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|internal_dbrk_break" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable" with stuck data_in port to stuck value GND
Info: Inferred 2 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "de2_vga_raster:V2|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "de2_vga_raster:V2|Mult1"
Info: Found 1 design units, including 1 entities, in source file /opt/altera/altera7.2/quartus/libraries/megafunctions/lpm_mult.tdf
    Info: Found entity 1: lpm_mult
Info: Elaborated megafunction instantiation "de2_vga_raster:V2|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/mult_3o01.tdf
    Info: Found entity 1: mult_3o01
Info: Elaborated megafunction instantiation "de2_vga_raster:V2|lpm_mult:Mult1"
Info: Found 1 design units, including 1 entities, in source file db/mult_7o01.tdf
    Info: Found entity 1: mult_7o01
Warning: Replaced VCC or GND feeding tri-state bus SD_DAT3~0 with an always-enabled tri-state buffer
Warning: Replaced VCC or GND feeding tri-state bus SD_CMD~0 with an always-enabled tri-state buffer
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ[0]~64 to tri-state bus SRAM_DQ[0]~31
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ[1]~65 to tri-state bus SRAM_DQ[1]~30
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ[2]~66 to tri-state bus SRAM_DQ[2]~29
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ[3]~67 to tri-state bus SRAM_DQ[3]~28
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ[4]~68 to tri-state bus SRAM_DQ[4]~27
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ[5]~69 to tri-state bus SRAM_DQ[5]~26
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ[6]~70 to tri-state bus SRAM_DQ[6]~25
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ[7]~71 to tri-state bus SRAM_DQ[7]~24
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ[8]~72 to tri-state bus SRAM_DQ[8]~23
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ[9]~73 to tri-state bus SRAM_DQ[9]~22
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ[10]~74 to tri-state bus SRAM_DQ[10]~21
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ[11]~75 to tri-state bus SRAM_DQ[11]~20
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ[12]~76 to tri-state bus SRAM_DQ[12]~19
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ[13]~77 to tri-state bus SRAM_DQ[13]~18
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ[14]~78 to tri-state bus SRAM_DQ[14]~17
Warning: Removed fan-in from always-disabled I/O buffer SRAM_DQ[15]~79 to tri-state bus SRAM_DQ[15]~16
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "SD_DAT3~1"
    Warning: Node "SD_CMD~1"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" stuck at VCC
    Warning (13410): Pin "HEX0[1]" stuck at VCC
    Warning (13410): Pin "HEX0[2]" stuck at VCC
    Warning (13410): Pin "HEX0[3]" stuck at VCC
    Warning (13410): Pin "HEX0[4]" stuck at VCC
    Warning (13410): Pin "HEX0[5]" stuck at VCC
    Warning (13410): Pin "HEX0[6]" stuck at VCC
    Warning (13410): Pin "HEX1[0]" stuck at VCC
    Warning (13410): Pin "HEX1[1]" stuck at VCC
    Warning (13410): Pin "HEX1[2]" stuck at VCC
    Warning (13410): Pin "HEX1[3]" stuck at VCC
    Warning (13410): Pin "HEX1[4]" stuck at VCC
    Warning (13410): Pin "HEX1[5]" stuck at VCC
    Warning (13410): Pin "HEX1[6]" stuck at VCC
    Warning (13410): Pin "HEX2[0]" stuck at VCC
    Warning (13410): Pin "HEX2[1]" stuck at VCC
    Warning (13410): Pin "HEX2[2]" stuck at VCC
    Warning (13410): Pin "HEX2[3]" stuck at VCC
    Warning (13410): Pin "HEX2[4]" stuck at VCC
    Warning (13410): Pin "HEX2[5]" stuck at VCC
    Warning (13410): Pin "HEX2[6]" stuck at VCC
    Warning (13410): Pin "HEX3[0]" stuck at GND
    Warning (13410): Pin "HEX3[1]" stuck at GND
    Warning (13410): Pin "HEX3[2]" stuck at GND
    Warning (13410): Pin "HEX3[3]" stuck at GND
    Warning (13410): Pin "HEX3[4]" stuck at GND
    Warning (13410): Pin "HEX3[5]" stuck at GND
    Warning (13410): Pin "HEX3[6]" stuck at VCC
    Warning (13410): Pin "HEX4[0]" stuck at VCC
    Warning (13410): Pin "HEX4[1]" stuck at VCC
    Warning (13410): Pin "HEX4[2]" stuck at VCC
    Warning (13410): Pin "HEX4[3]" stuck at GND
    Warning (13410): Pin "HEX4[4]" stuck at GND
    Warning (13410): Pin "HEX4[5]" stuck at GND
    Warning (13410): Pin "HEX4[6]" stuck at VCC
    Warning (13410): Pin "HEX5[0]" stuck at VCC
    Warning (13410): Pin "HEX5[1]" stuck at VCC
    Warning (13410): Pin "HEX5[2]" stuck at VCC
    Warning (13410): Pin "HEX5[3]" stuck at GND
    Warning (13410): Pin "HEX5[4]" stuck at GND
    Warning (13410): Pin "HEX5[5]" stuck at GND
    Warning (13410): Pin "HEX5[6]" stuck at VCC
    Warning (13410): Pin "HEX6[0]" stuck at GND
    Warning (13410): Pin "HEX6[1]" stuck at VCC
    Warning (13410): Pin "HEX6[2]" stuck at VCC
    Warning (13410): Pin "HEX6[3]" stuck at GND
    Warning (13410): Pin "HEX6[4]" stuck at GND
    Warning (13410): Pin "HEX6[5]" stuck at GND
    Warning (13410): Pin "HEX6[6]" stuck at GND
    Warning (13410): Pin "HEX7[0]" stuck at VCC
    Warning (13410): Pin "HEX7[1]" stuck at GND
    Warning (13410): Pin "HEX7[2]" stuck at GND
    Warning (13410): Pin "HEX7[3]" stuck at VCC
    Warning (13410): Pin "HEX7[4]" stuck at GND
    Warning (13410): Pin "HEX7[5]" stuck at GND
    Warning (13410): Pin "HEX7[6]" stuck at GND
    Warning (13410): Pin "LEDG[0]" stuck at VCC
    Warning (13410): Pin "LEDG[1]" stuck at VCC
    Warning (13410): Pin "LEDG[2]" stuck at VCC
    Warning (13410): Pin "LEDG[3]" stuck at VCC
    Warning (13410): Pin "LEDG[4]" stuck at VCC
    Warning (13410): Pin "LEDG[5]" stuck at VCC
    Warning (13410): Pin "LEDG[6]" stuck at VCC
    Warning (13410): Pin "LEDG[7]" stuck at VCC
    Warning (13410): Pin "LEDG[8]" stuck at VCC
    Warning (13410): Pin "LEDR[0]" stuck at VCC
    Warning (13410): Pin "LEDR[1]" stuck at VCC
    Warning (13410): Pin "LEDR[2]" stuck at VCC
    Warning (13410): Pin "LEDR[3]" stuck at VCC
    Warning (13410): Pin "LEDR[4]" stuck at VCC
    Warning (13410): Pin "LEDR[5]" stuck at VCC
    Warning (13410): Pin "LEDR[6]" stuck at VCC
    Warning (13410): Pin "LEDR[7]" stuck at VCC
    Warning (13410): Pin "LEDR[8]" stuck at VCC
    Warning (13410): Pin "LEDR[9]" stuck at VCC
    Warning (13410): Pin "LEDR[10]" stuck at VCC
    Warning (13410): Pin "LEDR[11]" stuck at VCC
    Warning (13410): Pin "LEDR[12]" stuck at VCC
    Warning (13410): Pin "LEDR[13]" stuck at VCC
    Warning (13410): Pin "LEDR[14]" stuck at VCC
    Warning (13410): Pin "LEDR[15]" stuck at VCC
    Warning (13410): Pin "LEDR[16]" stuck at VCC
    Warning (13410): Pin "LEDR[17]" stuck at VCC
    Warning (13410): Pin "UART_TXD" stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" stuck at GND
    Warning (13410): Pin "DRAM_LDQM" stuck at GND
    Warning (13410): Pin "DRAM_UDQM" stuck at GND
    Warning (13410): Pin "DRAM_WE_N" stuck at VCC
    Warning (13410): Pin "DRAM_CAS_N" stuck at VCC
    Warning (13410): Pin "DRAM_RAS_N" stuck at VCC
    Warning (13410): Pin "DRAM_CS_N" stuck at VCC
    Warning (13410): Pin "DRAM_BA_0" stuck at GND
    Warning (13410): Pin "DRAM_BA_1" stuck at GND
    Warning (13410): Pin "DRAM_CLK" stuck at GND
    Warning (13410): Pin "DRAM_CKE" stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" stuck at GND
    Warning (13410): Pin "FL_WE_N" stuck at VCC
    Warning (13410): Pin "FL_RST_N" stuck at GND
    Warning (13410): Pin "FL_OE_N" stuck at VCC
    Warning (13410): Pin "FL_CE_N" stuck at VCC
    Warning (13410): Pin "OTG_ADDR[0]" stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" stuck at GND
    Warning (13410): Pin "OTG_CS_N" stuck at VCC
    Warning (13410): Pin "OTG_RD_N" stuck at VCC
    Warning (13410): Pin "OTG_WR_N" stuck at VCC
    Warning (13410): Pin "OTG_RST_N" stuck at VCC
    Warning (13410): Pin "OTG_FSPEED" stuck at VCC
    Warning (13410): Pin "OTG_LSPEED" stuck at VCC
    Warning (13410): Pin "OTG_DACK0_N" stuck at VCC
    Warning (13410): Pin "OTG_DACK1_N" stuck at VCC
    Warning (13410): Pin "LCD_ON" stuck at VCC
    Warning (13410): Pin "LCD_BLON" stuck at VCC
    Warning (13410): Pin "LCD_RW" stuck at VCC
    Warning (13410): Pin "LCD_EN" stuck at GND
    Warning (13410): Pin "LCD_RS" stuck at GND
    Warning (13410): Pin "SD_CLK" stuck at VCC
    Warning (13410): Pin "TDO" stuck at GND
    Warning (13410): Pin "I2C_SCLK" stuck at VCC
    Warning (13410): Pin "VGA_SYNC" stuck at GND
    Warning (13410): Pin "ENET_CMD" stuck at GND
    Warning (13410): Pin "ENET_CS_N" stuck at VCC
    Warning (13410): Pin "ENET_WR_N" stuck at VCC
    Warning (13410): Pin "ENET_RD_N" stuck at VCC
    Warning (13410): Pin "ENET_RST_N" stuck at VCC
    Warning (13410): Pin "ENET_CLK" stuck at GND
    Warning (13410): Pin "AUD_DACDAT" stuck at VCC
    Warning (13410): Pin "AUD_XCK" stuck at VCC
    Warning (13410): Pin "TD_RESET" stuck at GND
Info: 59 registers lost all their fanouts during netlist optimizations. The first 59 are displayed below.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_hit3" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "nios_system:V1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Design contains 47 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27"
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "OTG_INT0"
    Warning (15610): No output dependent on input pin "OTG_INT1"
    Warning (15610): No output dependent on input pin "OTG_DREQ0"
    Warning (15610): No output dependent on input pin "OTG_DREQ1"
    Warning (15610): No output dependent on input pin "TDI"
    Warning (15610): No output dependent on input pin "TCK"
    Warning (15610): No output dependent on input pin "TCS"
    Warning (15610): No output dependent on input pin "PS2_DAT"
    Warning (15610): No output dependent on input pin "PS2_CLK"
    Warning (15610): No output dependent on input pin "ENET_INT"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
Info: Implemented 2165 device resources after synthesis - the final resource count might be different
    Info: Implemented 51 input pins
    Info: Implemented 218 output pins
    Info: Implemented 159 bidirectional pins
    Info: Implemented 1652 logic cells
    Info: Implemented 80 RAM segments
    Info: Implemented 4 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 374 warnings
    Info: Processing ended: Wed Mar  7 20:17:50 2012
    Info: Elapsed time: 00:00:21


