# SimpleProcessor

Verilog implementation of a simple processor. The instruction is decomposed into opcodes
and data, after which the appropriate operation is performed.

## How to run

Simply open the Verilog file in a digital systems design software application and run the synthesizer.

## Prerequisites

- OrCAD software suit or Quartus II or any other EDA software application

## Author

Abel Beyene

## License

This program is licensed under the GNU General Public License 3.0. For more details, see [License.txt](License.txt).

## Acknowledgement

- Computer Organization and Design by David A. Patterson and John L. Hennessey
