// Seed: 1072029364
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  assign module_1.id_0 = 0;
  output wire id_3;
  inout tri0 id_2;
  input wire id_1;
  assign id_2 = -1;
endmodule
module module_0 (
    input wor id_0,
    input uwire module_1,
    input tri0 id_2,
    output tri1 id_3,
    input wand id_4,
    output tri0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    output wand id_8,
    input tri1 id_9,
    output wire id_10,
    output supply0 id_11,
    input tri0 id_12,
    input supply1 id_13,
    input uwire id_14,
    output tri1 id_15,
    output supply1 id_16,
    output tri1 id_17,
    input wor id_18,
    output tri id_19,
    input tri0 id_20,
    output tri id_21
);
  always @(negedge (-1)) begin : LABEL_0
    assert (1);
    deassign id_11.id_14;
  end
  logic id_23;
  module_0 modCall_1 (
      id_23,
      id_23,
      id_23,
      id_23
  );
endmodule
