var struct_d_m_a___init_type_def =
[
    [ "DMA_BufferSize", "d4/d43/struct_d_m_a___init_type_def.html#a999df57215b28b3b1b3b6836c4952ca5", null ],
    [ "DMA_Channel", "d4/d43/struct_d_m_a___init_type_def.html#a68cba36c380e7297b23b09a16c809969", null ],
    [ "DMA_DIR", "d4/d43/struct_d_m_a___init_type_def.html#a91b47435ccf4a40efa97bbbe631789e1", null ],
    [ "DMA_FIFOMode", "d4/d43/struct_d_m_a___init_type_def.html#a56198043a8d5f2e25a87a79cbe2a3aa5", null ],
    [ "DMA_FIFOThreshold", "d4/d43/struct_d_m_a___init_type_def.html#a5dbf46e6177ea71b38119e5442a9fb36", null ],
    [ "DMA_Memory0BaseAddr", "d4/d43/struct_d_m_a___init_type_def.html#a93227da797b033f9bc87523e1cfd8bbb", null ],
    [ "DMA_MemoryBurst", "d4/d43/struct_d_m_a___init_type_def.html#a10bdf685aa58035632ead27b61fe4ffd", null ],
    [ "DMA_MemoryDataSize", "d4/d43/struct_d_m_a___init_type_def.html#a74bb71921c4d198d6cf1979c120f694f", null ],
    [ "DMA_MemoryInc", "d4/d43/struct_d_m_a___init_type_def.html#aaf69c680a297ec01a2ed613289e691a1", null ],
    [ "DMA_Mode", "d4/d43/struct_d_m_a___init_type_def.html#a8adbe6f3e46471d109afaa3111dce220", null ],
    [ "DMA_PeripheralBaseAddr", "d4/d43/struct_d_m_a___init_type_def.html#a232af556de7c2eec9a82d448730bd86d", null ],
    [ "DMA_PeripheralBurst", "d4/d43/struct_d_m_a___init_type_def.html#a331a1d487dba9bcba3f58e136bb91bc1", null ],
    [ "DMA_PeripheralDataSize", "d4/d43/struct_d_m_a___init_type_def.html#afb46aaadfb80a7e19277c868bd252554", null ],
    [ "DMA_PeripheralInc", "d4/d43/struct_d_m_a___init_type_def.html#ad4d427790f9a089ca0257a358fc263c2", null ],
    [ "DMA_Priority", "d4/d43/struct_d_m_a___init_type_def.html#ab9a17bd51778478cbd728c868206dca0", null ]
];