
Node2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001c4c  00080000  00080000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  00081c4c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000008c  20000434  00082080  00020434  2**2
                  ALLOC
  3 .stack        00000400  200004c0  0008210c  00020434  2**0
                  ALLOC
  4 .heap         00000200  200008c0  0008250c  00020434  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002045d  2**0
                  CONTENTS, READONLY
  7 .debug_info   00007f11  00000000  00000000  000204b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001664  00000000  00000000  000283c7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00001566  00000000  00000000  00029a2b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000002a8  00000000  00000000  0002af91  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000220  00000000  00000000  0002b239  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00013922  00000000  00000000  0002b459  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00005fd7  00000000  00000000  0003ed7b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00055672  00000000  00000000  00044d52  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000008a8  00000000  00000000  0009a3c4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	c0 08 00 20 e5 03 08 00 e1 03 08 00 e1 03 08 00     ... ............
   80010:	e1 03 08 00 e1 03 08 00 e1 03 08 00 00 00 00 00     ................
	...
   8002c:	e1 03 08 00 e1 03 08 00 00 00 00 00 e1 03 08 00     ................
   8003c:	c1 03 08 00 e1 03 08 00 e1 03 08 00 e1 03 08 00     ................
   8004c:	e1 03 08 00 e1 03 08 00 e1 03 08 00 e1 03 08 00     ................
   8005c:	e1 03 08 00 a9 0c 08 00 e1 03 08 00 00 00 00 00     ................
   8006c:	e1 03 08 00 e1 03 08 00 e1 03 08 00 e1 03 08 00     ................
	...
   80084:	e1 03 08 00 e1 03 08 00 e1 03 08 00 e1 03 08 00     ................
   80094:	e1 03 08 00 e1 03 08 00 e1 03 08 00 e1 03 08 00     ................
   800a4:	00 00 00 00 e1 03 08 00 e1 03 08 00 e1 03 08 00     ................
   800b4:	e1 03 08 00 e1 03 08 00 e1 03 08 00 e1 03 08 00     ................
   800c4:	e1 03 08 00 e1 03 08 00 e1 03 08 00 e1 03 08 00     ................
   800d4:	e1 03 08 00 e1 03 08 00 e1 03 08 00 e1 03 08 00     ................
   800e4:	e1 03 08 00 e1 03 08 00 b9 08 08 00 e1 03 08 00     ................

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20000434 	.word	0x20000434
   80110:	00000000 	.word	0x00000000
   80114:	00081c4c 	.word	0x00081c4c

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00081c4c 	.word	0x00081c4c
   80154:	20000438 	.word	0x20000438
   80158:	00081c4c 	.word	0x00081c4c
   8015c:	00000000 	.word	0x00000000

00080160 <adc_init>:
 */ 

#include "adc.h"

void adc_init(){
	ADC->ADC_CR = 1;
   80160:	4a0c      	ldr	r2, [pc, #48]	; (80194 <adc_init+0x34>)
   80162:	2301      	movs	r3, #1
   80164:	6013      	str	r3, [r2, #0]
	

	ADC->ADC_MR = (1 << 7);
   80166:	2380      	movs	r3, #128	; 0x80
   80168:	6053      	str	r3, [r2, #4]
	
	
	PMC->PMC_PCR |= (1<< 28) |(0 << 16) |  (0 << 17) | (p_id);
   8016a:	490b      	ldr	r1, [pc, #44]	; (80198 <adc_init+0x38>)
   8016c:	f8d1 310c 	ldr.w	r3, [r1, #268]	; 0x10c
   80170:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
   80174:	f043 0325 	orr.w	r3, r3, #37	; 0x25
   80178:	f8c1 310c 	str.w	r3, [r1, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (p_id-32);
   8017c:	f8d1 3100 	ldr.w	r3, [r1, #256]	; 0x100
   80180:	f043 0320 	orr.w	r3, r3, #32
   80184:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
	
	ADC->ADC_CHER = (1 << 2); // Using channel 2. This corresponds to PA4 which is A5 on th shield
   80188:	2304      	movs	r3, #4
   8018a:	6113      	str	r3, [r2, #16]
	
	ADC->ADC_CR = (1 << 1);
   8018c:	2302      	movs	r3, #2
   8018e:	6013      	str	r3, [r2, #0]
   80190:	4770      	bx	lr
   80192:	bf00      	nop
   80194:	400c0000 	.word	0x400c0000
   80198:	400e0600 	.word	0x400e0600

0008019c <get_stat>:
	PIOD->PIO_SODR = EN; //OLES KODE - DENNE ER VIKTIG. 
	set_dir_LtoR();  
}


int16_t get_stat(){
   8019c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	PIOD->PIO_CODR |= (1 << 0); //Enable output so we are able to read
   8019e:	4c14      	ldr	r4, [pc, #80]	; (801f0 <get_stat+0x54>)
   801a0:	6b63      	ldr	r3, [r4, #52]	; 0x34
   801a2:	f043 0301 	orr.w	r3, r3, #1
   801a6:	6363      	str	r3, [r4, #52]	; 0x34

	uint8_t encoder_low_bytes, encoder_high_bytes;
	int16_t encoder_value; 
	
	PIOD->PIO_SODR |= (1 << 2);  
   801a8:	6b23      	ldr	r3, [r4, #48]	; 0x30
   801aa:	f043 0304 	orr.w	r3, r3, #4
   801ae:	6323      	str	r3, [r4, #48]	; 0x30
	
	_delay_ms(2);
   801b0:	2002      	movs	r0, #2
   801b2:	4f10      	ldr	r7, [pc, #64]	; (801f4 <get_stat+0x58>)
   801b4:	47b8      	blx	r7
	
	encoder_low_bytes = (PIOC->PIO_PDSR) >> 1;
   801b6:	4e10      	ldr	r6, [pc, #64]	; (801f8 <get_stat+0x5c>)
   801b8:	6bf5      	ldr	r5, [r6, #60]	; 0x3c
   801ba:	f3c5 0547 	ubfx	r5, r5, #1, #8
	
	PIOD->PIO_CODR |= (1 << 2);
   801be:	6b63      	ldr	r3, [r4, #52]	; 0x34
   801c0:	f043 0304 	orr.w	r3, r3, #4
   801c4:	6363      	str	r3, [r4, #52]	; 0x34
	
	_delay_ms(2);
   801c6:	2002      	movs	r0, #2
   801c8:	47b8      	blx	r7
		
	encoder_high_bytes = (PIOC->PIO_PDSR) >> 1;
   801ca:	6bf0      	ldr	r0, [r6, #60]	; 0x3c
   801cc:	0840      	lsrs	r0, r0, #1
	
	encoder_value = (encoder_high_bytes << 8) | (encoder_low_bytes);  
   801ce:	0200      	lsls	r0, r0, #8
   801d0:	b200      	sxth	r0, r0
	
	PIOD->PIO_CODR |= NOT_RST;
   801d2:	6b63      	ldr	r3, [r4, #52]	; 0x34
   801d4:	f043 0302 	orr.w	r3, r3, #2
   801d8:	6363      	str	r3, [r4, #52]	; 0x34
	PIOD->PIO_SODR |= NOT_RST;
   801da:	6b23      	ldr	r3, [r4, #48]	; 0x30
   801dc:	f043 0302 	orr.w	r3, r3, #2
   801e0:	6323      	str	r3, [r4, #48]	; 0x30
	
	PIOD->PIO_SODR |= (1 << 0); //set !OE high again
   801e2:	6b23      	ldr	r3, [r4, #48]	; 0x30
   801e4:	f043 0301 	orr.w	r3, r3, #1
   801e8:	6323      	str	r3, [r4, #48]	; 0x30
// 	if (encoder_value > 2000){
// 		encoder_value = 0; 
// 	}
 	return encoder_value; 

}
   801ea:	4328      	orrs	r0, r5
   801ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   801ee:	bf00      	nop
   801f0:	400e1400 	.word	0x400e1400
   801f4:	000803a1 	.word	0x000803a1
   801f8:	400e1200 	.word	0x400e1200

000801fc <calibrate_enc>:

uint8_t calibrate_enc(int16_t from_encoder){
	
	uint16_t from_encoder_casted = (uint16_t)from_encoder;
   801fc:	b280      	uxth	r0, r0
	uint8_t calibrated = (uint8_t) ((from_encoder_casted*255)/1404); //Denne var 1404 endret til 311 da dette plutselig var maks
   801fe:	ebc0 2000 	rsb	r0, r0, r0, lsl #8
   80202:	4b04      	ldr	r3, [pc, #16]	; (80214 <calibrate_enc+0x18>)
   80204:	fb83 2300 	smull	r2, r3, r3, r0
   80208:	4403      	add	r3, r0
   8020a:	17c0      	asrs	r0, r0, #31
   8020c:	ebc0 20a3 	rsb	r0, r0, r3, asr #10
	return calibrated; 
}
   80210:	b2c0      	uxtb	r0, r0
   80212:	4770      	bx	lr
   80214:	bab65611 	.word	0xbab65611

00080218 <set_dir_RtoL>:

void set_dir_RtoL(){
	PIOD->PIO_SODR |= (1 << 10); 
   80218:	4a02      	ldr	r2, [pc, #8]	; (80224 <set_dir_RtoL+0xc>)
   8021a:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8021c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
   80220:	6313      	str	r3, [r2, #48]	; 0x30
   80222:	4770      	bx	lr
   80224:	400e1400 	.word	0x400e1400

00080228 <set_dir_LtoR>:
}

void set_dir_LtoR(){
	PIOD->PIO_CODR |= (1 << 10);
   80228:	4a02      	ldr	r2, [pc, #8]	; (80234 <set_dir_LtoR+0xc>)
   8022a:	6b53      	ldr	r3, [r2, #52]	; 0x34
   8022c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
   80230:	6353      	str	r3, [r2, #52]	; 0x34
   80232:	4770      	bx	lr
   80234:	400e1400 	.word	0x400e1400

00080238 <motor_init>:
void motor_init() { //ikke vår egen kode
   80238:	b508      	push	{r3, lr}
	dac_init();
   8023a:	4b11      	ldr	r3, [pc, #68]	; (80280 <motor_init+0x48>)
   8023c:	4798      	blx	r3
	PIOD->PIO_PER |= DIR | EN | SEL | NOT_RST | NOT_OE;
   8023e:	4b11      	ldr	r3, [pc, #68]	; (80284 <motor_init+0x4c>)
   80240:	6819      	ldr	r1, [r3, #0]
   80242:	f240 6007 	movw	r0, #1543	; 0x607
   80246:	4301      	orrs	r1, r0
   80248:	6019      	str	r1, [r3, #0]
	PIOD->PIO_OER |= DIR | EN | SEL | NOT_RST | NOT_OE;
   8024a:	691a      	ldr	r2, [r3, #16]
   8024c:	4302      	orrs	r2, r0
   8024e:	611a      	str	r2, [r3, #16]
	PIOC->PIO_PER |= ENCODER_DATA_MASK;
   80250:	4a0d      	ldr	r2, [pc, #52]	; (80288 <motor_init+0x50>)
   80252:	6811      	ldr	r1, [r2, #0]
   80254:	f441 71ff 	orr.w	r1, r1, #510	; 0x1fe
   80258:	6011      	str	r1, [r2, #0]
	PIOC->PIO_ODR |= ENCODER_DATA_MASK;
   8025a:	6951      	ldr	r1, [r2, #20]
   8025c:	f441 71ff 	orr.w	r1, r1, #510	; 0x1fe
   80260:	6151      	str	r1, [r2, #20]
	PMC->PMC_PCR = PMC_PCR_EN | PMC_PCR_DIV_PERIPH_DIV_MCK | (ID_PIOC << PMC_PCR_PID_Pos);
   80262:	f5a2 6240 	sub.w	r2, r2, #3072	; 0xc00
   80266:	4909      	ldr	r1, [pc, #36]	; (8028c <motor_init+0x54>)
   80268:	f8c2 110c 	str.w	r1, [r2, #268]	; 0x10c
	PMC->PMC_PCER0 |= 1 << (ID_PIOC);
   8026c:	6911      	ldr	r1, [r2, #16]
   8026e:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
   80272:	6111      	str	r1, [r2, #16]
	PIOD->PIO_SODR = EN; //OLES KODE - DENNE ER VIKTIG. 
   80274:	f44f 7200 	mov.w	r2, #512	; 0x200
   80278:	631a      	str	r2, [r3, #48]	; 0x30
	set_dir_LtoR();  
   8027a:	4b05      	ldr	r3, [pc, #20]	; (80290 <motor_init+0x58>)
   8027c:	4798      	blx	r3
   8027e:	bd08      	pop	{r3, pc}
   80280:	00080321 	.word	0x00080321
   80284:	400e1400 	.word	0x400e1400
   80288:	400e1200 	.word	0x400e1200
   8028c:	1000000d 	.word	0x1000000d
   80290:	00080229 	.word	0x00080229

00080294 <pi2_controller>:
	uint8_t i_e_reduced = (*integrated_error)*K_i*T;
	return ((K_p *error) + i_e_reduced);
}


uint8_t pi2_controller(uint8_t ref, uint8_t val, int* integrated_error){
   80294:	b570      	push	{r4, r5, r6, lr}
	uint8_t error = 0;
	
	//error = ref - val;
	if (((ref-val) > 3) | ((val-ref) > 3))
   80296:	1a45      	subs	r5, r0, r1
   80298:	1a0b      	subs	r3, r1, r0
   8029a:	2b03      	cmp	r3, #3
   8029c:	bfd8      	it	le
   8029e:	2d03      	cmple	r5, #3
   802a0:	dd1d      	ble.n	802de <pi2_controller+0x4a>
   802a2:	4614      	mov	r4, r2
	{
	
	if (ref < val){
   802a4:	4288      	cmp	r0, r1
   802a6:	d213      	bcs.n	802d0 <pi2_controller+0x3c>
		error = val - ref;
   802a8:	b2de      	uxtb	r6, r3

		set_dir_RtoL();
   802aa:	4b0e      	ldr	r3, [pc, #56]	; (802e4 <pi2_controller+0x50>)
   802ac:	4798      	blx	r3

		set_dir_LtoR();
	}
	
	int integral_effect = 0;
	*integrated_error += (ref-val);
   802ae:	6823      	ldr	r3, [r4, #0]
   802b0:	442b      	add	r3, r5
   802b2:	6023      	str	r3, [r4, #0]
	
	int calculated_effect = *integrated_error * T*K_i;
   802b4:	4a0c      	ldr	r2, [pc, #48]	; (802e8 <pi2_controller+0x54>)
   802b6:	fb82 1203 	smull	r1, r2, r2, r3
   802ba:	1152      	asrs	r2, r2, #5
   802bc:	17db      	asrs	r3, r3, #31
   802be:	1ad0      	subs	r0, r2, r3
	int calculated_effect_n = *integrated_error * T*K_i* (-1);
   802c0:	1a9b      	subs	r3, r3, r2
   802c2:	005b      	lsls	r3, r3, #1
	
	if (calculated_effect < 0)
   802c4:	0040      	lsls	r0, r0, #1
   802c6:	d408      	bmi.n	802da <pi2_controller+0x46>
   802c8:	b2c0      	uxtb	r0, r0
	}
	else
	{
		integral_effect = (uint8_t) calculated_effect;
	}
	return ((K_p *error) + integral_effect);
   802ca:	4430      	add	r0, r6
   802cc:	b2c0      	uxtb	r0, r0
   802ce:	bd70      	pop	{r4, r5, r6, pc}
		error = ref - val;
   802d0:	1a40      	subs	r0, r0, r1
   802d2:	b2c6      	uxtb	r6, r0
		set_dir_LtoR();
   802d4:	4b05      	ldr	r3, [pc, #20]	; (802ec <pi2_controller+0x58>)
   802d6:	4798      	blx	r3
   802d8:	e7e9      	b.n	802ae <pi2_controller+0x1a>
   802da:	b2d8      	uxtb	r0, r3
   802dc:	e7f5      	b.n	802ca <pi2_controller+0x36>
	}
	else{return 0;}
   802de:	2000      	movs	r0, #0
}
   802e0:	bd70      	pop	{r4, r5, r6, pc}
   802e2:	bf00      	nop
   802e4:	00080219 	.word	0x00080219
   802e8:	51eb851f 	.word	0x51eb851f
   802ec:	00080229 	.word	0x00080229

000802f0 <start>:
//Prøver vi å kaste negativ verdi som en uint_8t blir det trøbbel




void start(){
   802f0:	b538      	push	{r3, r4, r5, lr}
	motor_init();
   802f2:	4c07      	ldr	r4, [pc, #28]	; (80310 <start+0x20>)
   802f4:	47a0      	blx	r4
	set_dir_RtoL();  
   802f6:	4b07      	ldr	r3, [pc, #28]	; (80314 <start+0x24>)
   802f8:	4798      	blx	r3
	dac_transmit(120);
   802fa:	2078      	movs	r0, #120	; 0x78
   802fc:	4d06      	ldr	r5, [pc, #24]	; (80318 <start+0x28>)
   802fe:	47a8      	blx	r5
	_delay_ms(3000);
   80300:	f640 30b8 	movw	r0, #3000	; 0xbb8
   80304:	4b05      	ldr	r3, [pc, #20]	; (8031c <start+0x2c>)
   80306:	4798      	blx	r3
	dac_transmit(0);
   80308:	2000      	movs	r0, #0
   8030a:	47a8      	blx	r5
	motor_init();
   8030c:	47a0      	blx	r4
   8030e:	bd38      	pop	{r3, r4, r5, pc}
   80310:	00080239 	.word	0x00080239
   80314:	00080219 	.word	0x00080219
   80318:	0008035d 	.word	0x0008035d
   8031c:	000803a1 	.word	0x000803a1

00080320 <dac_init>:

#include "dac.h"


void dac_init(){
	DACC->DACC_CR = DACC_CR_SWRST;
   80320:	490b      	ldr	r1, [pc, #44]	; (80350 <dac_init+0x30>)
   80322:	2301      	movs	r3, #1
   80324:	600b      	str	r3, [r1, #0]
	
	PMC->PMC_PCR |= (1<< 28) |(0 << 16) |  (0 << 17) | (periph_id);
   80326:	4a0b      	ldr	r2, [pc, #44]	; (80354 <dac_init+0x34>)
   80328:	f8d2 310c 	ldr.w	r3, [r2, #268]	; 0x10c
   8032c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
   80330:	f043 0326 	orr.w	r3, r3, #38	; 0x26
   80334:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (periph_id-32);
   80338:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
   8033c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   80340:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
	
	DACC->DACC_MR = DACC_MR_USER_SEL_CHANNEL1 | (1 << 27); //Startuptime på 512 clock cycles
   80344:	4b04      	ldr	r3, [pc, #16]	; (80358 <dac_init+0x38>)
   80346:	604b      	str	r3, [r1, #4]
	DACC->DACC_CHER = 2;
   80348:	2302      	movs	r3, #2
   8034a:	610b      	str	r3, [r1, #16]
   8034c:	4770      	bx	lr
   8034e:	bf00      	nop
   80350:	400c8000 	.word	0x400c8000
   80354:	400e0600 	.word	0x400e0600
   80358:	08010000 	.word	0x08010000

0008035c <dac_transmit>:
}


void dac_transmit(uint8_t data){
	//DACC->DACC_CDR = data; 
 	uint16_t twelve_bit_value = (uint16_t)((data* 4096)/256);
   8035c:	0300      	lsls	r0, r0, #12
	// uint16_t twelve_bit_value = (uint16_t)(data << 3);
 
 	DACC->DACC_CDR = twelve_bit_value;
   8035e:	f3c0 200f 	ubfx	r0, r0, #8, #16
   80362:	4b01      	ldr	r3, [pc, #4]	; (80368 <dac_transmit+0xc>)
   80364:	6218      	str	r0, [r3, #32]
   80366:	4770      	bx	lr
   80368:	400c8000 	.word	0x400c8000

0008036c <SysTick_init_ms>:
volatile uint32_t wait_ticks = 0;


static void SysTick_init_ms(int period) {
	// set SysTick reload value
	SysTick->LOAD = ((int)((F_CPU/1000000)*period))-1;
   8036c:	2354      	movs	r3, #84	; 0x54
   8036e:	fb03 f000 	mul.w	r0, r3, r0
   80372:	3801      	subs	r0, #1
   80374:	4b08      	ldr	r3, [pc, #32]	; (80398 <SysTick_init_ms+0x2c>)
   80376:	6058      	str	r0, [r3, #4]

	// reset SysTick counter value
	SysTick->VAL = 0;
   80378:	2200      	movs	r2, #0
   8037a:	609a      	str	r2, [r3, #8]
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   8037c:	4907      	ldr	r1, [pc, #28]	; (8039c <SysTick_init_ms+0x30>)
   8037e:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23

	// set SysTick interrupt priority
	NVIC_SetPriority(SysTick_IRQn, 0); //highest priority

	// set SysTick timer to MCK, enable interrupt and timer
	SysTick->CTRL  = (1 << SysTick_CTRL_CLKSOURCE_Pos) & SysTick_CTRL_CLKSOURCE_Msk;
   80382:	2204      	movs	r2, #4
   80384:	601a      	str	r2, [r3, #0]
	SysTick->CTRL |= (1 << SysTick_CTRL_TICKINT_Pos) & SysTick_CTRL_TICKINT_Msk;
   80386:	681a      	ldr	r2, [r3, #0]
   80388:	f042 0202 	orr.w	r2, r2, #2
   8038c:	601a      	str	r2, [r3, #0]
	SysTick->CTRL |= (1 << SysTick_CTRL_ENABLE_Pos) & SysTick_CTRL_ENABLE_Msk;
   8038e:	681a      	ldr	r2, [r3, #0]
   80390:	f042 0201 	orr.w	r2, r2, #1
   80394:	601a      	str	r2, [r3, #0]
   80396:	4770      	bx	lr
   80398:	e000e010 	.word	0xe000e010
   8039c:	e000ed00 	.word	0xe000ed00

000803a0 <_delay_ms>:
}
//tungt inspirert

void _delay_ms(uint16_t ms) {
   803a0:	b508      	push	{r3, lr}
	wait_ticks = ms;
   803a2:	4b05      	ldr	r3, [pc, #20]	; (803b8 <_delay_ms+0x18>)
   803a4:	6018      	str	r0, [r3, #0]
	SysTick_init_ms(1000);
   803a6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   803aa:	4b04      	ldr	r3, [pc, #16]	; (803bc <_delay_ms+0x1c>)
   803ac:	4798      	blx	r3
	while(wait_ticks != 0);
   803ae:	4b02      	ldr	r3, [pc, #8]	; (803b8 <_delay_ms+0x18>)
   803b0:	681b      	ldr	r3, [r3, #0]
   803b2:	2b00      	cmp	r3, #0
   803b4:	d1fb      	bne.n	803ae <_delay_ms+0xe>
}
   803b6:	bd08      	pop	{r3, pc}
   803b8:	20000450 	.word	0x20000450
   803bc:	0008036d 	.word	0x0008036d

000803c0 <SysTick_Handler>:


void SysTick_Handler(void) {
	if(wait_ticks!=0) {
   803c0:	4b05      	ldr	r3, [pc, #20]	; (803d8 <SysTick_Handler+0x18>)
   803c2:	681b      	ldr	r3, [r3, #0]
   803c4:	b91b      	cbnz	r3, 803ce <SysTick_Handler+0xe>
		wait_ticks--;
	}
	else {
		SysTick->CTRL = 0;
   803c6:	2200      	movs	r2, #0
   803c8:	4b04      	ldr	r3, [pc, #16]	; (803dc <SysTick_Handler+0x1c>)
   803ca:	601a      	str	r2, [r3, #0]
   803cc:	4770      	bx	lr
		wait_ticks--;
   803ce:	4a02      	ldr	r2, [pc, #8]	; (803d8 <SysTick_Handler+0x18>)
   803d0:	6813      	ldr	r3, [r2, #0]
   803d2:	3b01      	subs	r3, #1
   803d4:	6013      	str	r3, [r2, #0]
   803d6:	4770      	bx	lr
   803d8:	20000450 	.word	0x20000450
   803dc:	e000e010 	.word	0xe000e010

000803e0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   803e0:	e7fe      	b.n	803e0 <Dummy_Handler>
	...

000803e4 <Reset_Handler>:
{
   803e4:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
   803e6:	4b11      	ldr	r3, [pc, #68]	; (8042c <Reset_Handler+0x48>)
   803e8:	4a11      	ldr	r2, [pc, #68]	; (80430 <Reset_Handler+0x4c>)
   803ea:	429a      	cmp	r2, r3
   803ec:	d009      	beq.n	80402 <Reset_Handler+0x1e>
   803ee:	4b0f      	ldr	r3, [pc, #60]	; (8042c <Reset_Handler+0x48>)
   803f0:	4a0f      	ldr	r2, [pc, #60]	; (80430 <Reset_Handler+0x4c>)
   803f2:	e003      	b.n	803fc <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
   803f4:	6811      	ldr	r1, [r2, #0]
   803f6:	6019      	str	r1, [r3, #0]
   803f8:	3304      	adds	r3, #4
   803fa:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
   803fc:	490d      	ldr	r1, [pc, #52]	; (80434 <Reset_Handler+0x50>)
   803fe:	428b      	cmp	r3, r1
   80400:	d3f8      	bcc.n	803f4 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
   80402:	4b0d      	ldr	r3, [pc, #52]	; (80438 <Reset_Handler+0x54>)
   80404:	e002      	b.n	8040c <Reset_Handler+0x28>
                *pDest++ = 0;
   80406:	2200      	movs	r2, #0
   80408:	601a      	str	r2, [r3, #0]
   8040a:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
   8040c:	4a0b      	ldr	r2, [pc, #44]	; (8043c <Reset_Handler+0x58>)
   8040e:	4293      	cmp	r3, r2
   80410:	d3f9      	bcc.n	80406 <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80412:	4b0b      	ldr	r3, [pc, #44]	; (80440 <Reset_Handler+0x5c>)
   80414:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   80418:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   8041c:	4a09      	ldr	r2, [pc, #36]	; (80444 <Reset_Handler+0x60>)
   8041e:	6093      	str	r3, [r2, #8]
        __libc_init_array();
   80420:	4b09      	ldr	r3, [pc, #36]	; (80448 <Reset_Handler+0x64>)
   80422:	4798      	blx	r3
        main();
   80424:	4b09      	ldr	r3, [pc, #36]	; (8044c <Reset_Handler+0x68>)
   80426:	4798      	blx	r3
   80428:	e7fe      	b.n	80428 <Reset_Handler+0x44>
   8042a:	bf00      	nop
   8042c:	20000000 	.word	0x20000000
   80430:	00081c4c 	.word	0x00081c4c
   80434:	20000434 	.word	0x20000434
   80438:	20000434 	.word	0x20000434
   8043c:	200004c0 	.word	0x200004c0
   80440:	00080000 	.word	0x00080000
   80444:	e000ed00 	.word	0xe000ed00
   80448:	00081a4d 	.word	0x00081a4d
   8044c:	000804f5 	.word	0x000804f5

00080450 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
void SystemInit( void )
{
  /* Set FWS according to SYS_BOARD_MCKR configuration */
  EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   80450:	f44f 6380 	mov.w	r3, #1024	; 0x400
   80454:	4a20      	ldr	r2, [pc, #128]	; (804d8 <SystemInit+0x88>)
   80456:	6013      	str	r3, [r2, #0]
  EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   80458:	f502 7200 	add.w	r2, r2, #512	; 0x200
   8045c:	6013      	str	r3, [r2, #0]

  /* Initialize main oscillator */
  if ( !(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) )
   8045e:	4b1f      	ldr	r3, [pc, #124]	; (804dc <SystemInit+0x8c>)
   80460:	6a1b      	ldr	r3, [r3, #32]
   80462:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80466:	d107      	bne.n	80478 <SystemInit+0x28>
  {
    PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
   80468:	4a1d      	ldr	r2, [pc, #116]	; (804e0 <SystemInit+0x90>)
   8046a:	4b1c      	ldr	r3, [pc, #112]	; (804dc <SystemInit+0x8c>)
   8046c:	621a      	str	r2, [r3, #32]
    while ( !(PMC->PMC_SR & PMC_SR_MOSCXTS) )
   8046e:	4b1b      	ldr	r3, [pc, #108]	; (804dc <SystemInit+0x8c>)
   80470:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80472:	f013 0f01 	tst.w	r3, #1
   80476:	d0fa      	beq.n	8046e <SystemInit+0x1e>
    {
    }
  }

  /* Switch to 3-20MHz Xtal oscillator */
  PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;
   80478:	4a1a      	ldr	r2, [pc, #104]	; (804e4 <SystemInit+0x94>)
   8047a:	4b18      	ldr	r3, [pc, #96]	; (804dc <SystemInit+0x8c>)
   8047c:	621a      	str	r2, [r3, #32]

  while ( !(PMC->PMC_SR & PMC_SR_MOSCSELS) )
   8047e:	4b17      	ldr	r3, [pc, #92]	; (804dc <SystemInit+0x8c>)
   80480:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80482:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   80486:	d0fa      	beq.n	8047e <SystemInit+0x2e>
  {
  }
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   80488:	4a14      	ldr	r2, [pc, #80]	; (804dc <SystemInit+0x8c>)
   8048a:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8048c:	f023 0303 	bic.w	r3, r3, #3
   80490:	f043 0301 	orr.w	r3, r3, #1
   80494:	6313      	str	r3, [r2, #48]	; 0x30
  while (!(PMC->PMC_SR & PMC_SR_MCKRDY))
   80496:	4b11      	ldr	r3, [pc, #68]	; (804dc <SystemInit+0x8c>)
   80498:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8049a:	f013 0f08 	tst.w	r3, #8
   8049e:	d0fa      	beq.n	80496 <SystemInit+0x46>
  {
  }

  /* Initialize PLLA */
  PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
   804a0:	4a11      	ldr	r2, [pc, #68]	; (804e8 <SystemInit+0x98>)
   804a2:	4b0e      	ldr	r3, [pc, #56]	; (804dc <SystemInit+0x8c>)
   804a4:	629a      	str	r2, [r3, #40]	; 0x28
  while ( !(PMC->PMC_SR & PMC_SR_LOCKA) )
   804a6:	4b0d      	ldr	r3, [pc, #52]	; (804dc <SystemInit+0x8c>)
   804a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   804aa:	f013 0f02 	tst.w	r3, #2
   804ae:	d0fa      	beq.n	804a6 <SystemInit+0x56>
  {
  }

  /* Switch to main clock */
  PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   804b0:	2211      	movs	r2, #17
   804b2:	4b0a      	ldr	r3, [pc, #40]	; (804dc <SystemInit+0x8c>)
   804b4:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   804b6:	4b09      	ldr	r3, [pc, #36]	; (804dc <SystemInit+0x8c>)
   804b8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   804ba:	f013 0f08 	tst.w	r3, #8
   804be:	d0fa      	beq.n	804b6 <SystemInit+0x66>
  {
  }

  /* Switch to PLLA */
  PMC->PMC_MCKR = SYS_BOARD_MCKR;
   804c0:	2212      	movs	r2, #18
   804c2:	4b06      	ldr	r3, [pc, #24]	; (804dc <SystemInit+0x8c>)
   804c4:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   804c6:	4b05      	ldr	r3, [pc, #20]	; (804dc <SystemInit+0x8c>)
   804c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   804ca:	f013 0f08 	tst.w	r3, #8
   804ce:	d0fa      	beq.n	804c6 <SystemInit+0x76>
  {
  }

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
   804d0:	4a06      	ldr	r2, [pc, #24]	; (804ec <SystemInit+0x9c>)
   804d2:	4b07      	ldr	r3, [pc, #28]	; (804f0 <SystemInit+0xa0>)
   804d4:	601a      	str	r2, [r3, #0]
   804d6:	4770      	bx	lr
   804d8:	400e0a00 	.word	0x400e0a00
   804dc:	400e0600 	.word	0x400e0600
   804e0:	00370809 	.word	0x00370809
   804e4:	01370809 	.word	0x01370809
   804e8:	200d3f01 	.word	0x200d3f01
   804ec:	0501bd00 	.word	0x0501bd00
   804f0:	20000000 	.word	0x20000000

000804f4 <main>:
#include "pid.h"
#include "solenoide.h"


int main(void)
{
   804f4:	b510      	push	{r4, lr}
   804f6:	b082      	sub	sp, #8
	/* Initialize the SAM system, UART, CAN, internal ADC on Arduino and PWM. We are currently disabling the watch dog timer entirely for testing purposes. */
	
	SystemInit();
   804f8:	4b28      	ldr	r3, [pc, #160]	; (8059c <main+0xa8>)
   804fa:	4798      	blx	r3
	configure_uart();  
   804fc:	4b28      	ldr	r3, [pc, #160]	; (805a0 <main+0xac>)
   804fe:	4798      	blx	r3
	uint32_t BR = 0x00143156;
	can_init_def_tx_rx_mb(BR); 
   80500:	4828      	ldr	r0, [pc, #160]	; (805a4 <main+0xb0>)
   80502:	4b29      	ldr	r3, [pc, #164]	; (805a8 <main+0xb4>)
   80504:	4798      	blx	r3
	adc_init();
   80506:	4b29      	ldr	r3, [pc, #164]	; (805ac <main+0xb8>)
   80508:	4798      	blx	r3
	pwm();
   8050a:	4b29      	ldr	r3, [pc, #164]	; (805b0 <main+0xbc>)
   8050c:	4798      	blx	r3
	dac_init();
   8050e:	4b29      	ldr	r3, [pc, #164]	; (805b4 <main+0xc0>)
   80510:	4798      	blx	r3
	pin_init(); 
   80512:	4b29      	ldr	r3, [pc, #164]	; (805b8 <main+0xc4>)
   80514:	4798      	blx	r3
	WDT->WDT_MR = WDT_MR_WDDIS;  // Disable watchdog timer
   80516:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8051a:	4b28      	ldr	r3, [pc, #160]	; (805bc <main+0xc8>)
   8051c:	605a      	str	r2, [r3, #4]
	
	
	start();  // sets to correct position and initiates motor
   8051e:	4b28      	ldr	r3, [pc, #160]	; (805c0 <main+0xcc>)
   80520:	4798      	blx	r3
	
	/* Variables to keep track of joystick position and goal-scoring */
	
	volatile uint8_t js_pos[4];
	volatile uint16_t* adc_converted;
	*adc_converted = NULL;
   80522:	2300      	movs	r3, #0
   80524:	801b      	strh	r3, [r3, #0]
	int score = 0;
	int newGoal = 0; 	
	

	
	volatile int integrated_error = 0;
   80526:	9300      	str	r3, [sp, #0]
   80528:	e02c      	b.n	80584 <main+0x90>

  		get_js_pos(js_pos);
		  		printf("[ ");
		  		for (int i = 0 ; i< 4; i++)
		  		{
			  		printf("%d ,", js_pos[i]);
   8052a:	ab02      	add	r3, sp, #8
   8052c:	4423      	add	r3, r4
   8052e:	f813 1c04 	ldrb.w	r1, [r3, #-4]
   80532:	4824      	ldr	r0, [pc, #144]	; (805c4 <main+0xd0>)
   80534:	4b24      	ldr	r3, [pc, #144]	; (805c8 <main+0xd4>)
   80536:	4798      	blx	r3
		  		for (int i = 0 ; i< 4; i++)
   80538:	3401      	adds	r4, #1
   8053a:	2c03      	cmp	r4, #3
   8053c:	ddf5      	ble.n	8052a <main+0x36>
		  		}
		  		printf("] \n\r");
   8053e:	4823      	ldr	r0, [pc, #140]	; (805cc <main+0xd8>)
   80540:	4b21      	ldr	r3, [pc, #132]	; (805c8 <main+0xd4>)
   80542:	4798      	blx	r3
  		set_duty_cycle(calculate_dc(js_pos,3),5);
   80544:	2103      	movs	r1, #3
   80546:	a801      	add	r0, sp, #4
   80548:	4b21      	ldr	r3, [pc, #132]	; (805d0 <main+0xdc>)
   8054a:	4798      	blx	r3
   8054c:	2105      	movs	r1, #5
   8054e:	4b21      	ldr	r3, [pc, #132]	; (805d4 <main+0xe0>)
   80550:	4798      	blx	r3
// 			score++;
// 			printf("GOOOOLAZZOO!! The score currently is: %d \n \r", score);
// 		//	_delay_ms(2000);
// 		}
	 
	    encoder_val = get_stat();
   80552:	4b21      	ldr	r3, [pc, #132]	; (805d8 <main+0xe4>)
   80554:	4798      	blx	r3
	    calculated_pos = calibrate_enc(encoder_val);
   80556:	4b21      	ldr	r3, [pc, #132]	; (805dc <main+0xe8>)
   80558:	4798      	blx	r3
	    power = pi2_controller(js_pos[0], calculated_pos, &integrated_error);
   8055a:	f89d 3004 	ldrb.w	r3, [sp, #4]
   8055e:	466a      	mov	r2, sp
   80560:	4601      	mov	r1, r0
   80562:	4618      	mov	r0, r3
   80564:	4b1e      	ldr	r3, [pc, #120]	; (805e0 <main+0xec>)
   80566:	4798      	blx	r3
   80568:	4604      	mov	r4, r0
		if (js_pos[2] < 10)
   8056a:	f89d 3006 	ldrb.w	r3, [sp, #6]
   8056e:	b2db      	uxtb	r3, r3
   80570:	2b09      	cmp	r3, #9
   80572:	d90f      	bls.n	80594 <main+0xa0>
		{set_pin_low();
		}
	    _delay_ms(50);
   80574:	2032      	movs	r0, #50	; 0x32
   80576:	4b1b      	ldr	r3, [pc, #108]	; (805e4 <main+0xf0>)
   80578:	4798      	blx	r3
		set_pin_high();
   8057a:	4b1b      	ldr	r3, [pc, #108]	; (805e8 <main+0xf4>)
   8057c:	4798      	blx	r3
	    dac_transmit(power);
   8057e:	4620      	mov	r0, r4
   80580:	4b1a      	ldr	r3, [pc, #104]	; (805ec <main+0xf8>)
   80582:	4798      	blx	r3
  		get_js_pos(js_pos);
   80584:	a801      	add	r0, sp, #4
   80586:	4b1a      	ldr	r3, [pc, #104]	; (805f0 <main+0xfc>)
   80588:	4798      	blx	r3
		  		printf("[ ");
   8058a:	481a      	ldr	r0, [pc, #104]	; (805f4 <main+0x100>)
   8058c:	4b0e      	ldr	r3, [pc, #56]	; (805c8 <main+0xd4>)
   8058e:	4798      	blx	r3
		  		for (int i = 0 ; i< 4; i++)
   80590:	2400      	movs	r4, #0
   80592:	e7d2      	b.n	8053a <main+0x46>
		{set_pin_low();
   80594:	4b18      	ldr	r3, [pc, #96]	; (805f8 <main+0x104>)
   80596:	4798      	blx	r3
   80598:	e7ec      	b.n	80574 <main+0x80>
   8059a:	bf00      	nop
   8059c:	00080451 	.word	0x00080451
   805a0:	00080c1d 	.word	0x00080c1d
   805a4:	00143156 	.word	0x00143156
   805a8:	00080825 	.word	0x00080825
   805ac:	00080161 	.word	0x00080161
   805b0:	000805fd 	.word	0x000805fd
   805b4:	00080321 	.word	0x00080321
   805b8:	00080701 	.word	0x00080701
   805bc:	400e1a50 	.word	0x400e1a50
   805c0:	000802f1 	.word	0x000802f1
   805c4:	00081bc0 	.word	0x00081bc0
   805c8:	00080bf9 	.word	0x00080bf9
   805cc:	00081bc8 	.word	0x00081bc8
   805d0:	000806b9 	.word	0x000806b9
   805d4:	00080669 	.word	0x00080669
   805d8:	0008019d 	.word	0x0008019d
   805dc:	000801fd 	.word	0x000801fd
   805e0:	00080295 	.word	0x00080295
   805e4:	000803a1 	.word	0x000803a1
   805e8:	00080731 	.word	0x00080731
   805ec:	0008035d 	.word	0x0008035d
   805f0:	00080951 	.word	0x00080951
   805f4:	00081bbc 	.word	0x00081bbc
   805f8:	00080721 	.word	0x00080721

000805fc <pwm>:
	

		
		
		
		PIOC->PIO_PDR |= PIO_PC19B_PWMH5 | PIO_PC18B_PWMH6;
   805fc:	4b17      	ldr	r3, [pc, #92]	; (8065c <pwm+0x60>)
   805fe:	685a      	ldr	r2, [r3, #4]
   80600:	f442 2240 	orr.w	r2, r2, #786432	; 0xc0000
   80604:	605a      	str	r2, [r3, #4]
		PIOC->PIO_ABSR |= PIO_PC19B_PWMH5 | PIO_PC18B_PWMH6;
   80606:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   80608:	f442 2240 	orr.w	r2, r2, #786432	; 0xc0000
   8060c:	671a      	str	r2, [r3, #112]	; 0x70
		
		PMC->PMC_PCR |= (1<< 28) | (pid);
   8060e:	4a14      	ldr	r2, [pc, #80]	; (80660 <pwm+0x64>)
   80610:	f8d2 310c 	ldr.w	r3, [r2, #268]	; 0x10c
   80614:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
   80618:	f043 0324 	orr.w	r3, r3, #36	; 0x24
   8061c:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
		PMC->PMC_PCER1 |= 1 << (pid-32);
   80620:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
   80624:	f043 0310 	orr.w	r3, r3, #16
   80628:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		
		PWM->PWM_CLK = 0; //resetting just in case
   8062c:	4b0d      	ldr	r3, [pc, #52]	; (80664 <pwm+0x68>)
   8062e:	2200      	movs	r2, #0
   80630:	601a      	str	r2, [r3, #0]
		PWM->PWM_CLK = (84 << 16) | (84 << 0); //seting divide factor
   80632:	f04f 1254 	mov.w	r2, #5505108	; 0x540054
   80636:	601a      	str	r2, [r3, #0]
		PWM->PWM_CLK |= (0 << 8) | (0 << 24); //setting prescalar (?) 
   80638:	681a      	ldr	r2, [r3, #0]
   8063a:	601a      	str	r2, [r3, #0]
		
		
		PWM->PWM_CH_NUM[5].PWM_CMR = 11; //setting channel 5 to clock A 
   8063c:	220b      	movs	r2, #11
   8063e:	f8c3 22a0 	str.w	r2, [r3, #672]	; 0x2a0
		PWM->PWM_CH_NUM[6].PWM_CMR = 12; //setting channel 6 to clock B
   80642:	220c      	movs	r2, #12
   80644:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
		
		PWM->PWM_ENA = PWM_ENA_CHID5 | PWM_ENA_CHID6; // Kopiert
   80648:	2260      	movs	r2, #96	; 0x60
   8064a:	605a      	str	r2, [r3, #4]
		
		PWM->PWM_CH_NUM[5].PWM_CPRD = 20000; //(period*MCK)/84 
   8064c:	f644 6220 	movw	r2, #20000	; 0x4e20
   80650:	f8c3 22ac 	str.w	r2, [r3, #684]	; 0x2ac
		PWM->PWM_CH_NUM[6].PWM_CPRD = 20000; //(period*MCK)/84 
   80654:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
   80658:	4770      	bx	lr
   8065a:	bf00      	nop
   8065c:	400e1200 	.word	0x400e1200
   80660:	400e0600 	.word	0x400e0600
   80664:	40094000 	.word	0x40094000

00080668 <set_duty_cycle>:
		//PWM->PWM_CH_NUM[5].PWM_CDTY = PWM_CDTY_CDTY(CDTY);

}


void set_duty_cycle(float val, int chan){
   80668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8066a:	460d      	mov	r5, r1
	
	// 0,05 gir 1 ms
	// 0,1 inni parantes gir 2.0 ms høy
	int CDTY = (int) (PWM->PWM_CH_NUM[chan].PWM_CPRD*(1 - val));
   8066c:	4c0c      	ldr	r4, [pc, #48]	; (806a0 <set_duty_cycle+0x38>)
   8066e:	eb04 1341 	add.w	r3, r4, r1, lsl #5
   80672:	f8d3 720c 	ldr.w	r7, [r3, #524]	; 0x20c
   80676:	4601      	mov	r1, r0
   80678:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
   8067c:	4b09      	ldr	r3, [pc, #36]	; (806a4 <set_duty_cycle+0x3c>)
   8067e:	4798      	blx	r3
   80680:	4606      	mov	r6, r0
   80682:	4638      	mov	r0, r7
   80684:	4b08      	ldr	r3, [pc, #32]	; (806a8 <set_duty_cycle+0x40>)
   80686:	4798      	blx	r3
   80688:	4631      	mov	r1, r6
   8068a:	4b08      	ldr	r3, [pc, #32]	; (806ac <set_duty_cycle+0x44>)
   8068c:	4798      	blx	r3
   8068e:	4b08      	ldr	r3, [pc, #32]	; (806b0 <set_duty_cycle+0x48>)
   80690:	4798      	blx	r3
	PWM->PWM_CH_NUM[chan].PWM_CDTY = PWM_CDTY_CDTY(CDTY);
   80692:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   80696:	3510      	adds	r5, #16
   80698:	eb04 1445 	add.w	r4, r4, r5, lsl #5
   8069c:	6060      	str	r0, [r4, #4]
   8069e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   806a0:	40094000 	.word	0x40094000
   806a4:	0008154d 	.word	0x0008154d
   806a8:	000816b1 	.word	0x000816b1
   806ac:	00081761 	.word	0x00081761
   806b0:	00081a01 	.word	0x00081a01
   806b4:	00000000 	.word	0x00000000

000806b8 <calculate_dc>:
}

float calculate_dc(uint8_t* js_pos,int dir){
   806b8:	b510      	push	{r4, lr}
	    // dir = 0 means left/right
		int K = js_pos[dir];
   806ba:	5c40      	ldrb	r0, [r0, r1]
		K = 255-K;
		float r = (0.05/255)*K + 0.05;
   806bc:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
   806c0:	4b0b      	ldr	r3, [pc, #44]	; (806f0 <calculate_dc+0x38>)
   806c2:	4798      	blx	r3
   806c4:	a306      	add	r3, pc, #24	; (adr r3, 806e0 <calculate_dc+0x28>)
   806c6:	e9d3 2300 	ldrd	r2, r3, [r3]
   806ca:	4c0a      	ldr	r4, [pc, #40]	; (806f4 <calculate_dc+0x3c>)
   806cc:	47a0      	blx	r4
   806ce:	a306      	add	r3, pc, #24	; (adr r3, 806e8 <calculate_dc+0x30>)
   806d0:	e9d3 2300 	ldrd	r2, r3, [r3]
   806d4:	4c08      	ldr	r4, [pc, #32]	; (806f8 <calculate_dc+0x40>)
   806d6:	47a0      	blx	r4
   806d8:	4b08      	ldr	r3, [pc, #32]	; (806fc <calculate_dc+0x44>)
   806da:	4798      	blx	r3
		
		return r;
}
   806dc:	bd10      	pop	{r4, pc}
   806de:	bf00      	nop
   806e0:	e68019b4 	.word	0xe68019b4
   806e4:	3f29b34c 	.word	0x3f29b34c
   806e8:	9999999a 	.word	0x9999999a
   806ec:	3fa99999 	.word	0x3fa99999
   806f0:	00080fb5 	.word	0x00080fb5
   806f4:	00081081 	.word	0x00081081
   806f8:	00080d1d 	.word	0x00080d1d
   806fc:	000814a5 	.word	0x000814a5

00080700 <pin_init>:

#include "solenoide.h"

void pin_init(){
	//PMC->PMC_PCER0 |= (1u << 11); // Replace ID_PIOA with the actual peripheral ID for PIOA
	PIOA->PIO_PER |= PIO_PDR_P2; // Ensure this is the correct mask for PA2
   80700:	4b06      	ldr	r3, [pc, #24]	; (8071c <pin_init+0x1c>)
   80702:	681a      	ldr	r2, [r3, #0]
   80704:	f042 0204 	orr.w	r2, r2, #4
   80708:	601a      	str	r2, [r3, #0]
	PIOA->PIO_OER |= PIO_OER_P2; // Set PA2 as an output
   8070a:	691a      	ldr	r2, [r3, #16]
   8070c:	f042 0204 	orr.w	r2, r2, #4
   80710:	611a      	str	r2, [r3, #16]
	PIOA->PIO_SODR |= PIO_SODR_P2; // Set PA2 to low
   80712:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80714:	f042 0204 	orr.w	r2, r2, #4
   80718:	631a      	str	r2, [r3, #48]	; 0x30
   8071a:	4770      	bx	lr
   8071c:	400e0e00 	.word	0x400e0e00

00080720 <set_pin_low>:
}

void set_pin_low(){
	PIOA->PIO_CODR |= PIO_CODR_P2;
   80720:	4a02      	ldr	r2, [pc, #8]	; (8072c <set_pin_low+0xc>)
   80722:	6b53      	ldr	r3, [r2, #52]	; 0x34
   80724:	f043 0304 	orr.w	r3, r3, #4
   80728:	6353      	str	r3, [r2, #52]	; 0x34
   8072a:	4770      	bx	lr
   8072c:	400e0e00 	.word	0x400e0e00

00080730 <set_pin_high>:
}

void set_pin_high(){
	PIOA->PIO_SODR |= PIO_SODR_P2;
   80730:	4a02      	ldr	r2, [pc, #8]	; (8073c <set_pin_high+0xc>)
   80732:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80734:	f043 0304 	orr.w	r3, r3, #4
   80738:	6313      	str	r3, [r2, #48]	; 0x30
   8073a:	4770      	bx	lr
   8073c:	400e0e00 	.word	0x400e0e00

00080740 <can_init>:
 * \retval Success(0) or failure(1)
 */


uint8_t can_init(uint32_t can_br, uint8_t num_tx_mb, uint8_t num_rx_mb)
{
   80740:	b4f0      	push	{r4, r5, r6, r7}
	
	//Make sure num_rx_mb and num_tx_mb is valid
	if(num_rx_mb > 8 | num_tx_mb > 8 | num_rx_mb + num_tx_mb > 8)
   80742:	1857      	adds	r7, r2, r1
   80744:	2f08      	cmp	r7, #8
   80746:	bfd4      	ite	le
   80748:	2300      	movle	r3, #0
   8074a:	2301      	movgt	r3, #1
   8074c:	2908      	cmp	r1, #8
   8074e:	bf98      	it	ls
   80750:	2a08      	cmpls	r2, #8
   80752:	d85c      	bhi.n	8080e <can_init+0xce>
   80754:	460d      	mov	r5, r1
   80756:	2b00      	cmp	r3, #0
   80758:	d159      	bne.n	8080e <can_init+0xce>


	uint32_t ul_status; 
	
	//Disable can
	CAN0->CAN_MR &= ~CAN_MR_CANEN; 
   8075a:	4a2e      	ldr	r2, [pc, #184]	; (80814 <can_init+0xd4>)
   8075c:	6813      	ldr	r3, [r2, #0]
   8075e:	f023 0301 	bic.w	r3, r3, #1
   80762:	6013      	str	r3, [r2, #0]
	//Clear status register on read
	ul_status = CAN0->CAN_SR; 
   80764:	6913      	ldr	r3, [r2, #16]
	
	
	// Disable interrupts on CANH and CANL pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80766:	4b2c      	ldr	r3, [pc, #176]	; (80818 <can_init+0xd8>)
   80768:	f44f 7440 	mov.w	r4, #768	; 0x300
   8076c:	645c      	str	r4, [r3, #68]	; 0x44
	
	//Select CAN0 RX and TX in PIOA
	uint32_t ul_sr = PIOA->PIO_ABSR;
   8076e:	6f1c      	ldr	r4, [r3, #112]	; 0x70
	PIOA->PIO_ABSR = ~(PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0) & ul_sr;
   80770:	f024 0403 	bic.w	r4, r4, #3
   80774:	671c      	str	r4, [r3, #112]	; 0x70
	
	// Disable the Parallel IO (PIO) of the Rx and Tx pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0;
   80776:	2403      	movs	r4, #3
   80778:	605c      	str	r4, [r3, #4]
	
	// Enable pull up on CANH and CANL pin
	PIOA->PIO_PUER = (PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0);
   8077a:	665c      	str	r4, [r3, #100]	; 0x64
	
	
	//Enable Clock for CAN0 in PMC
	PMC->PMC_PCR = PMC_PCR_EN | (0 << PMC_PCR_DIV_Pos) | PMC_PCR_CMD | (ID_CAN0 << PMC_PCR_PID_Pos); // DIV = 1(can clk = MCK/2), CMD = 1 (write), PID = 2B (CAN0)
   8077c:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   80780:	4c26      	ldr	r4, [pc, #152]	; (8081c <can_init+0xdc>)
   80782:	f8c3 410c 	str.w	r4, [r3, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (ID_CAN0 - 32);
   80786:	f8d3 4100 	ldr.w	r4, [r3, #256]	; 0x100
   8078a:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
   8078e:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
	
	//Set baudrate, Phase1, phase2 and propagation delay for can bus. Must match on all nodes!
	CAN0->CAN_BR = can_br; 
   80792:	6150      	str	r0, [r2, #20]
	

	/****** Start of mailbox configuration ******/

	uint32_t can_ier = 0;
   80794:	2400      	movs	r4, #0

	/* Configure receive mailboxes */
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   80796:	e019      	b.n	807cc <can_init+0x8c>
	{
		CAN0->CAN_MB[n].CAN_MAM = 0; //Accept all messages
   80798:	481e      	ldr	r0, [pc, #120]	; (80814 <can_init+0xd4>)
   8079a:	f101 0310 	add.w	r3, r1, #16
   8079e:	015b      	lsls	r3, r3, #5
   807a0:	18c2      	adds	r2, r0, r3
   807a2:	2600      	movs	r6, #0
   807a4:	6056      	str	r6, [r2, #4]
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   807a6:	eb00 1241 	add.w	r2, r0, r1, lsl #5
   807aa:	f04f 5600 	mov.w	r6, #536870912	; 0x20000000
   807ae:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_RX);
   807b2:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
   807b6:	50c6      	str	r6, [r0, r3]
		CAN0->CAN_MB[n].CAN_MCR |= CAN_MCR_MTCR;
   807b8:	f8d2 321c 	ldr.w	r3, [r2, #540]	; 0x21c
   807bc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   807c0:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c

		can_ier |= 1 << n; //Enable interrupt on rx mailbox
   807c4:	2301      	movs	r3, #1
   807c6:	408b      	lsls	r3, r1
   807c8:	431c      	orrs	r4, r3
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   807ca:	3101      	adds	r1, #1
   807cc:	42b9      	cmp	r1, r7
   807ce:	dde3      	ble.n	80798 <can_init+0x58>
   807d0:	2300      	movs	r3, #0
   807d2:	e00d      	b.n	807f0 <can_init+0xb0>
	}
	
	/*Configure transmit mailboxes */
	for (int n = 0; n < num_tx_mb; n++)
	{
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   807d4:	490f      	ldr	r1, [pc, #60]	; (80814 <can_init+0xd4>)
   807d6:	eb01 1243 	add.w	r2, r1, r3, lsl #5
   807da:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
   807de:	f8c2 0208 	str.w	r0, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_TX);
   807e2:	f103 0210 	add.w	r2, r3, #16
   807e6:	0152      	lsls	r2, r2, #5
   807e8:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
   807ec:	5088      	str	r0, [r1, r2]
	for (int n = 0; n < num_tx_mb; n++)
   807ee:	3301      	adds	r3, #1
   807f0:	42ab      	cmp	r3, r5
   807f2:	dbef      	blt.n	807d4 <can_init+0x94>
	}
	
	/****** End of mailbox configuraion ******/

	//Enable interrupt on receive mailboxes
	CAN0->CAN_IER = can_ier;
   807f4:	4b07      	ldr	r3, [pc, #28]	; (80814 <can_init+0xd4>)
   807f6:	605c      	str	r4, [r3, #4]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   807f8:	f44f 6100 	mov.w	r1, #2048	; 0x800
   807fc:	4a08      	ldr	r2, [pc, #32]	; (80820 <can_init+0xe0>)
   807fe:	6051      	str	r1, [r2, #4]

	//Enable interrupt in NVIC 
	NVIC_EnableIRQ(ID_CAN0);

	//enable CAN
	CAN0->CAN_MR |= CAN_MR_CANEN;
   80800:	681a      	ldr	r2, [r3, #0]
   80802:	f042 0201 	orr.w	r2, r2, #1
   80806:	601a      	str	r2, [r3, #0]

	return 0;
   80808:	2000      	movs	r0, #0
}
   8080a:	bcf0      	pop	{r4, r5, r6, r7}
   8080c:	4770      	bx	lr
		return 1; //Too many mailboxes is configured
   8080e:	2001      	movs	r0, #1
   80810:	e7fb      	b.n	8080a <can_init+0xca>
   80812:	bf00      	nop
   80814:	400b4000 	.word	0x400b4000
   80818:	400e0e00 	.word	0x400e0e00
   8081c:	1000102b 	.word	0x1000102b
   80820:	e000e100 	.word	0xe000e100

00080824 <can_init_def_tx_rx_mb>:
{
   80824:	b508      	push	{r3, lr}
	return can_init(can_br, 1, 2);
   80826:	2202      	movs	r2, #2
   80828:	2101      	movs	r1, #1
   8082a:	4b01      	ldr	r3, [pc, #4]	; (80830 <can_init_def_tx_rx_mb+0xc>)
   8082c:	4798      	blx	r3
}
   8082e:	bd08      	pop	{r3, pc}
   80830:	00080741 	.word	0x00080741

00080834 <can_receive>:
 * \retval Success(0) or failure(1)
 */
uint8_t can_receive(CAN_MESSAGE* can_msg, uint8_t rx_mb_id)
{
	//Check that mailbox is ready
	if(CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MRDY)
   80834:	014b      	lsls	r3, r1, #5
   80836:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8083a:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   8083e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   80842:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80846:	d033      	beq.n	808b0 <can_receive+0x7c>
{
   80848:	b470      	push	{r4, r5, r6}
	{
		//Get data from CAN mailbox
		uint32_t data_low = CAN0->CAN_MB[rx_mb_id].CAN_MDL;
   8084a:	014b      	lsls	r3, r1, #5
   8084c:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   80850:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   80854:	f8d3 4214 	ldr.w	r4, [r3, #532]	; 0x214
		uint32_t data_high = CAN0->CAN_MB[rx_mb_id].CAN_MDH;
   80858:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
		
		//Get message ID
		can_msg->id = (uint16_t)((CAN0->CAN_MB[rx_mb_id].CAN_MID & CAN_MID_MIDvA_Msk) >> CAN_MID_MIDvA_Pos);
   8085c:	f8d3 5208 	ldr.w	r5, [r3, #520]	; 0x208
   80860:	f3c5 458a 	ubfx	r5, r5, #18, #11
   80864:	8005      	strh	r5, [r0, #0]
		
		//Get data length
		can_msg->data_length = (uint8_t)((CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos);
   80866:	f8d3 5210 	ldr.w	r5, [r3, #528]	; 0x210
   8086a:	f3c5 4503 	ubfx	r5, r5, #16, #4
   8086e:	7085      	strb	r5, [r0, #2]
		
		//Put data in CAN_MESSAGE object
		for(int i = 0; i < can_msg->data_length;i++)
   80870:	2300      	movs	r3, #0
   80872:	e003      	b.n	8087c <can_receive+0x48>
				data_low = data_low >> 8;
				//printf("Du kom hit6, data length er"); 
			}
			else
			{
				can_msg->data[i] = (uint8_t)(data_high & 0xff);
   80874:	18c6      	adds	r6, r0, r3
   80876:	70f2      	strb	r2, [r6, #3]
				data_high = data_high >> 8;
   80878:	0a12      	lsrs	r2, r2, #8
		for(int i = 0; i < can_msg->data_length;i++)
   8087a:	3301      	adds	r3, #1
   8087c:	42ab      	cmp	r3, r5
   8087e:	da05      	bge.n	8088c <can_receive+0x58>
			if(i < 4)
   80880:	2b03      	cmp	r3, #3
   80882:	dcf7      	bgt.n	80874 <can_receive+0x40>
				can_msg->data[i] = (char)(data_low & 0xff);
   80884:	18c6      	adds	r6, r0, r3
   80886:	70f4      	strb	r4, [r6, #3]
				data_low = data_low >> 8;
   80888:	0a24      	lsrs	r4, r4, #8
   8088a:	e7f6      	b.n	8087a <can_receive+0x46>
				//printf("Du kom hit7"); 
			}
		}
		
		//Reset for new receive
		CAN0->CAN_MB[rx_mb_id].CAN_MMR = CAN_MMR_MOT_MB_RX;
   8088c:	4b09      	ldr	r3, [pc, #36]	; (808b4 <can_receive+0x80>)
   8088e:	f101 0210 	add.w	r2, r1, #16
   80892:	0152      	lsls	r2, r2, #5
   80894:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   80898:	5098      	str	r0, [r3, r2]
		CAN0->CAN_MB[rx_mb_id].CAN_MCR |= CAN_MCR_MTCR;
   8089a:	eb03 1141 	add.w	r1, r3, r1, lsl #5
   8089e:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   808a2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   808a6:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
		return 0;
   808aa:	2000      	movs	r0, #0
	}
	else //Mailbox busy
	{
		return 1;
	}
}
   808ac:	bc70      	pop	{r4, r5, r6}
   808ae:	4770      	bx	lr
		return 1;
   808b0:	2001      	movs	r0, #1
   808b2:	4770      	bx	lr
   808b4:	400b4000 	.word	0x400b4000

000808b8 <CAN0_Handler>:
 * \param void
 *
 * \retval 
 */
void CAN0_Handler( void )
{
   808b8:	b510      	push	{r4, lr}
   808ba:	b084      	sub	sp, #16
	if(DEBUG_INTERRUPT)printf("CAN0 interrupt\n\r");
	
	char can_sr = CAN0->CAN_SR; 
   808bc:	4b1e      	ldr	r3, [pc, #120]	; (80938 <CAN0_Handler+0x80>)
   808be:	691c      	ldr	r4, [r3, #16]
	
	//RX interrupt
	if(can_sr & (CAN_SR_MB1 | CAN_SR_MB2) )//Only mailbox 1 and 2 specified for receiving
   808c0:	f014 0f06 	tst.w	r4, #6
   808c4:	d02b      	beq.n	8091e <CAN0_Handler+0x66>
	{
		
		CAN_MESSAGE message;
		if(can_sr & CAN_SR_MB1)  //Mailbox 1 event
   808c6:	f014 0f02 	tst.w	r4, #2
   808ca:	d10c      	bne.n	808e6 <CAN0_Handler+0x2e>
		{
			can_receive(&message, 1);
		}
		else if(can_sr & CAN_SR_MB2) //Mailbox 2 event
   808cc:	f014 0f04 	tst.w	r4, #4
   808d0:	d00e      	beq.n	808f0 <CAN0_Handler+0x38>
		
		{
			can_receive(&message, 2);
   808d2:	2102      	movs	r1, #2
   808d4:	a801      	add	r0, sp, #4
   808d6:	4b19      	ldr	r3, [pc, #100]	; (8093c <CAN0_Handler+0x84>)
   808d8:	4798      	blx	r3
			printf("CAN0 message arrived in non-used mailbox\n\r");
		}

		

	if (message.id == 1)
   808da:	f8bd 3004 	ldrh.w	r3, [sp, #4]
   808de:	2b01      	cmp	r3, #1
   808e0:	d016      	beq.n	80910 <CAN0_Handler+0x58>
// 	}


		if(DEBUG_INTERRUPT)printf("message id: %d\n\r", message.id);
		if(DEBUG_INTERRUPT)printf("message data length: %d\n\r", message.data_length);
		for (int i = 0; i < message.data_length; i++)
   808e2:	2300      	movs	r3, #0
   808e4:	e017      	b.n	80916 <CAN0_Handler+0x5e>
			can_receive(&message, 1);
   808e6:	2101      	movs	r1, #1
   808e8:	a801      	add	r0, sp, #4
   808ea:	4b14      	ldr	r3, [pc, #80]	; (8093c <CAN0_Handler+0x84>)
   808ec:	4798      	blx	r3
   808ee:	e7f4      	b.n	808da <CAN0_Handler+0x22>
			printf("CAN0 message arrived in non-used mailbox\n\r");
   808f0:	4813      	ldr	r0, [pc, #76]	; (80940 <CAN0_Handler+0x88>)
   808f2:	4b14      	ldr	r3, [pc, #80]	; (80944 <CAN0_Handler+0x8c>)
   808f4:	4798      	blx	r3
   808f6:	e7f0      	b.n	808da <CAN0_Handler+0x22>
			js_pos_2[i] = message.data[i];
   808f8:	aa04      	add	r2, sp, #16
   808fa:	441a      	add	r2, r3
   808fc:	f812 1c09 	ldrb.w	r1, [r2, #-9]
   80900:	4a11      	ldr	r2, [pc, #68]	; (80948 <CAN0_Handler+0x90>)
   80902:	54d1      	strb	r1, [r2, r3]
		for (int i = 0 ; i< message.data_length; i++)
   80904:	3301      	adds	r3, #1
   80906:	f89d 2006 	ldrb.w	r2, [sp, #6]
   8090a:	4293      	cmp	r3, r2
   8090c:	dbf4      	blt.n	808f8 <CAN0_Handler+0x40>
   8090e:	e7e8      	b.n	808e2 <CAN0_Handler+0x2a>
   80910:	2300      	movs	r3, #0
   80912:	e7f8      	b.n	80906 <CAN0_Handler+0x4e>
		for (int i = 0; i < message.data_length; i++)
   80914:	3301      	adds	r3, #1
   80916:	f89d 2006 	ldrb.w	r2, [sp, #6]
   8091a:	4293      	cmp	r3, r2
   8091c:	dbfa      	blt.n	80914 <CAN0_Handler+0x5c>
			if(DEBUG_INTERRUPT)printf("%d ", message.data[i]);
		}
		if(DEBUG_INTERRUPT)printf("\n\r");
	}

	if(can_sr & CAN_SR_MB0)
   8091e:	f014 0f01 	tst.w	r4, #1
   80922:	d002      	beq.n	8092a <CAN0_Handler+0x72>
	{
		if(DEBUG_INTERRUPT) printf("CAN0 MB0 ready to send \n\r");
		
	//Disable interrupt
		CAN0->CAN_IDR = CAN_IER_MB0;
   80924:	2201      	movs	r2, #1
   80926:	4b04      	ldr	r3, [pc, #16]	; (80938 <CAN0_Handler+0x80>)
   80928:	609a      	str	r2, [r3, #8]
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   8092a:	f44f 6200 	mov.w	r2, #2048	; 0x800
   8092e:	4b07      	ldr	r3, [pc, #28]	; (8094c <CAN0_Handler+0x94>)
   80930:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
		if(DEBUG_INTERRUPT)printf("CAN0 timer overflow\n\r");

	}
	
	NVIC_ClearPendingIRQ(ID_CAN0);
}
   80934:	b004      	add	sp, #16
   80936:	bd10      	pop	{r4, pc}
   80938:	400b4000 	.word	0x400b4000
   8093c:	00080835 	.word	0x00080835
   80940:	00081bd0 	.word	0x00081bd0
   80944:	00080bf9 	.word	0x00080bf9
   80948:	20000454 	.word	0x20000454
   8094c:	e000e100 	.word	0xe000e100

00080950 <get_js_pos>:

void get_js_pos(uint8_t* adress){
	for (int i = 0; i < 4; i++)
   80950:	2300      	movs	r3, #0
   80952:	e003      	b.n	8095c <get_js_pos+0xc>
	{
		adress[i] = js_pos_2[i]; 
   80954:	4a03      	ldr	r2, [pc, #12]	; (80964 <get_js_pos+0x14>)
   80956:	5cd2      	ldrb	r2, [r2, r3]
   80958:	54c2      	strb	r2, [r0, r3]
	for (int i = 0; i < 4; i++)
   8095a:	3301      	adds	r3, #1
   8095c:	2b03      	cmp	r3, #3
   8095e:	ddf9      	ble.n	80954 <get_js_pos+0x4>
	}
}
   80960:	4770      	bx	lr
   80962:	bf00      	nop
   80964:	20000454 	.word	0x20000454

00080968 <printchar>:
#include "uart.h"


//insert function to print to here
static void printchar(char **str, int c)
{
   80968:	b508      	push	{r3, lr}
	(void) uart_putchar(c);  //Send characters to uart
   8096a:	b2c8      	uxtb	r0, r1
   8096c:	4b01      	ldr	r3, [pc, #4]	; (80974 <printchar+0xc>)
   8096e:	4798      	blx	r3
   80970:	bd08      	pop	{r3, pc}
   80972:	bf00      	nop
   80974:	00080c85 	.word	0x00080c85

00080978 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
   80978:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8097c:	4607      	mov	r7, r0
   8097e:	460e      	mov	r6, r1
	register int pc = 0, padchar = ' ';

	if (width > 0) {
   80980:	1e15      	subs	r5, r2, #0
   80982:	dd02      	ble.n	8098a <prints+0x12>
   80984:	460a      	mov	r2, r1
   80986:	2100      	movs	r1, #0
   80988:	e004      	b.n	80994 <prints+0x1c>
	register int pc = 0, padchar = ' ';
   8098a:	f04f 0820 	mov.w	r8, #32
   8098e:	e00e      	b.n	809ae <prints+0x36>
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
   80990:	3101      	adds	r1, #1
   80992:	3201      	adds	r2, #1
   80994:	7810      	ldrb	r0, [r2, #0]
   80996:	2800      	cmp	r0, #0
   80998:	d1fa      	bne.n	80990 <prints+0x18>
		if (len >= width) width = 0;
   8099a:	42a9      	cmp	r1, r5
   8099c:	da01      	bge.n	809a2 <prints+0x2a>
		else width -= len;
   8099e:	1a6d      	subs	r5, r5, r1
   809a0:	e000      	b.n	809a4 <prints+0x2c>
		if (len >= width) width = 0;
   809a2:	2500      	movs	r5, #0
		if (pad & PAD_ZERO) padchar = '0';
   809a4:	f013 0f02 	tst.w	r3, #2
   809a8:	d106      	bne.n	809b8 <prints+0x40>
	register int pc = 0, padchar = ' ';
   809aa:	f04f 0820 	mov.w	r8, #32
	}
	if (!(pad & PAD_RIGHT)) {
   809ae:	f013 0401 	ands.w	r4, r3, #1
   809b2:	d00a      	beq.n	809ca <prints+0x52>
	register int pc = 0, padchar = ' ';
   809b4:	2400      	movs	r4, #0
   809b6:	e010      	b.n	809da <prints+0x62>
		if (pad & PAD_ZERO) padchar = '0';
   809b8:	f04f 0830 	mov.w	r8, #48	; 0x30
   809bc:	e7f7      	b.n	809ae <prints+0x36>
		for ( ; width > 0; --width) {
			printchar (out, padchar);
   809be:	4641      	mov	r1, r8
   809c0:	4638      	mov	r0, r7
   809c2:	4b0d      	ldr	r3, [pc, #52]	; (809f8 <prints+0x80>)
   809c4:	4798      	blx	r3
			++pc;
   809c6:	3401      	adds	r4, #1
		for ( ; width > 0; --width) {
   809c8:	3d01      	subs	r5, #1
   809ca:	2d00      	cmp	r5, #0
   809cc:	dcf7      	bgt.n	809be <prints+0x46>
   809ce:	e004      	b.n	809da <prints+0x62>
		}
	}
	for ( ; *string ; ++string) {
		printchar (out, *string);
   809d0:	4638      	mov	r0, r7
   809d2:	4b09      	ldr	r3, [pc, #36]	; (809f8 <prints+0x80>)
   809d4:	4798      	blx	r3
		++pc;
   809d6:	3401      	adds	r4, #1
	for ( ; *string ; ++string) {
   809d8:	3601      	adds	r6, #1
   809da:	7831      	ldrb	r1, [r6, #0]
   809dc:	2900      	cmp	r1, #0
   809de:	d1f7      	bne.n	809d0 <prints+0x58>
   809e0:	e005      	b.n	809ee <prints+0x76>
	}
	for ( ; width > 0; --width) {
		printchar (out, padchar);
   809e2:	4641      	mov	r1, r8
   809e4:	4638      	mov	r0, r7
   809e6:	4b04      	ldr	r3, [pc, #16]	; (809f8 <prints+0x80>)
   809e8:	4798      	blx	r3
		++pc;
   809ea:	3401      	adds	r4, #1
	for ( ; width > 0; --width) {
   809ec:	3d01      	subs	r5, #1
   809ee:	2d00      	cmp	r5, #0
   809f0:	dcf7      	bgt.n	809e2 <prints+0x6a>
	}

	return pc;
}
   809f2:	4620      	mov	r0, r4
   809f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   809f8:	00080969 	.word	0x00080969

000809fc <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
   809fc:	b5f0      	push	{r4, r5, r6, r7, lr}
   809fe:	b085      	sub	sp, #20
   80a00:	4607      	mov	r7, r0
   80a02:	980c      	ldr	r0, [sp, #48]	; 0x30
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
	register unsigned int u = i;

	if (i == 0) {
   80a04:	b151      	cbz	r1, 80a1c <printi+0x20>
   80a06:	461e      	mov	r6, r3
   80a08:	460c      	mov	r4, r1
		print_buf[0] = '0';
		print_buf[1] = '\0';
		return prints (out, print_buf, width, pad);
	}

	if (sg && b == 10 && i < 0) {
   80a0a:	b113      	cbz	r3, 80a12 <printi+0x16>
   80a0c:	2a0a      	cmp	r2, #10
   80a0e:	d012      	beq.n	80a36 <printi+0x3a>
	register int t, neg = 0, pc = 0;
   80a10:	2600      	movs	r6, #0
		neg = 1;
		u = -i;
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';
   80a12:	ad04      	add	r5, sp, #16
   80a14:	2300      	movs	r3, #0
   80a16:	f805 3d01 	strb.w	r3, [r5, #-1]!

	while (u) {
   80a1a:	e018      	b.n	80a4e <printi+0x52>
		print_buf[0] = '0';
   80a1c:	2330      	movs	r3, #48	; 0x30
   80a1e:	f88d 3004 	strb.w	r3, [sp, #4]
		print_buf[1] = '\0';
   80a22:	2300      	movs	r3, #0
   80a24:	f88d 3005 	strb.w	r3, [sp, #5]
		return prints (out, print_buf, width, pad);
   80a28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80a2a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80a2c:	a901      	add	r1, sp, #4
   80a2e:	4638      	mov	r0, r7
   80a30:	4c1b      	ldr	r4, [pc, #108]	; (80aa0 <printi+0xa4>)
   80a32:	47a0      	blx	r4
   80a34:	e029      	b.n	80a8a <printi+0x8e>
	if (sg && b == 10 && i < 0) {
   80a36:	2900      	cmp	r1, #0
   80a38:	db01      	blt.n	80a3e <printi+0x42>
	register int t, neg = 0, pc = 0;
   80a3a:	2600      	movs	r6, #0
   80a3c:	e7e9      	b.n	80a12 <printi+0x16>
		u = -i;
   80a3e:	424c      	negs	r4, r1
		neg = 1;
   80a40:	2601      	movs	r6, #1
   80a42:	e7e6      	b.n	80a12 <printi+0x16>
		t = u % b;
		if( t >= 10 )
			t += letbase - '0' - 10;
		*--s = t + '0';
   80a44:	3330      	adds	r3, #48	; 0x30
   80a46:	f805 3d01 	strb.w	r3, [r5, #-1]!
		u /= b;
   80a4a:	fbb4 f4f2 	udiv	r4, r4, r2
	while (u) {
   80a4e:	b14c      	cbz	r4, 80a64 <printi+0x68>
		t = u % b;
   80a50:	fbb4 f3f2 	udiv	r3, r4, r2
   80a54:	fb02 4313 	mls	r3, r2, r3, r4
		if( t >= 10 )
   80a58:	2b09      	cmp	r3, #9
   80a5a:	ddf3      	ble.n	80a44 <printi+0x48>
			t += letbase - '0' - 10;
   80a5c:	f1a0 013a 	sub.w	r1, r0, #58	; 0x3a
   80a60:	440b      	add	r3, r1
   80a62:	e7ef      	b.n	80a44 <printi+0x48>
	}

	if (neg) {
   80a64:	b156      	cbz	r6, 80a7c <printi+0x80>
		if( width && (pad & PAD_ZERO) ) {
   80a66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80a68:	b11b      	cbz	r3, 80a72 <printi+0x76>
   80a6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80a6c:	f013 0f02 	tst.w	r3, #2
   80a70:	d10d      	bne.n	80a8e <printi+0x92>
			printchar (out, '-');
			++pc;
			--width;
		}
		else {
			*--s = '-';
   80a72:	232d      	movs	r3, #45	; 0x2d
   80a74:	f805 3c01 	strb.w	r3, [r5, #-1]
   80a78:	3d01      	subs	r5, #1
	register int t, neg = 0, pc = 0;
   80a7a:	2600      	movs	r6, #0
		}
	}

	return pc + prints (out, s, width, pad);
   80a7c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80a7e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80a80:	4629      	mov	r1, r5
   80a82:	4638      	mov	r0, r7
   80a84:	4c06      	ldr	r4, [pc, #24]	; (80aa0 <printi+0xa4>)
   80a86:	47a0      	blx	r4
   80a88:	4430      	add	r0, r6
}
   80a8a:	b005      	add	sp, #20
   80a8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
			printchar (out, '-');
   80a8e:	212d      	movs	r1, #45	; 0x2d
   80a90:	4638      	mov	r0, r7
   80a92:	4b04      	ldr	r3, [pc, #16]	; (80aa4 <printi+0xa8>)
   80a94:	4798      	blx	r3
			--width;
   80a96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80a98:	3b01      	subs	r3, #1
   80a9a:	930a      	str	r3, [sp, #40]	; 0x28
   80a9c:	e7ee      	b.n	80a7c <printi+0x80>
   80a9e:	bf00      	nop
   80aa0:	00080979 	.word	0x00080979
   80aa4:	00080969 	.word	0x00080969

00080aa8 <print>:

static int print( char **out, const char *format, va_list args )
{
   80aa8:	b5f0      	push	{r4, r5, r6, r7, lr}
   80aaa:	b089      	sub	sp, #36	; 0x24
   80aac:	4606      	mov	r6, r0
   80aae:	460c      	mov	r4, r1
   80ab0:	9205      	str	r2, [sp, #20]
	register int width, pad;
	register int pc = 0;
   80ab2:	2500      	movs	r5, #0
	char scr[2];

	for (; *format != 0; ++format) {
   80ab4:	e081      	b.n	80bba <print+0x112>
			++format;
			width = pad = 0;
			if (*format == '\0') break;
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
   80ab6:	1ca2      	adds	r2, r4, #2
				pad = PAD_RIGHT;
   80ab8:	2301      	movs	r3, #1
   80aba:	e08b      	b.n	80bd4 <print+0x12c>
			}
			while (*format == '0') {
				++format;
   80abc:	3401      	adds	r4, #1
				pad |= PAD_ZERO;
   80abe:	f043 0302 	orr.w	r3, r3, #2
			while (*format == '0') {
   80ac2:	7822      	ldrb	r2, [r4, #0]
   80ac4:	2a30      	cmp	r2, #48	; 0x30
   80ac6:	d0f9      	beq.n	80abc <print+0x14>
   80ac8:	2200      	movs	r2, #0
   80aca:	e006      	b.n	80ada <print+0x32>
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
				width *= 10;
   80acc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   80ad0:	0050      	lsls	r0, r2, #1
				width += *format - '0';
   80ad2:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   80ad6:	4402      	add	r2, r0
			for ( ; *format >= '0' && *format <= '9'; ++format) {
   80ad8:	3401      	adds	r4, #1
   80ada:	7821      	ldrb	r1, [r4, #0]
   80adc:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
   80ae0:	b2c0      	uxtb	r0, r0
   80ae2:	2809      	cmp	r0, #9
   80ae4:	d9f2      	bls.n	80acc <print+0x24>
			}
			if( *format == 's' ) {
   80ae6:	2973      	cmp	r1, #115	; 0x73
   80ae8:	d018      	beq.n	80b1c <print+0x74>
				register char *s = (char *)va_arg( args, int );
				pc += prints (out, s?s:"(null)", width, pad);
				continue;
			}
			if( *format == 'd' ) {
   80aea:	2964      	cmp	r1, #100	; 0x64
   80aec:	d022      	beq.n	80b34 <print+0x8c>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
				continue;
			}
			if( *format == 'x' ) {
   80aee:	2978      	cmp	r1, #120	; 0x78
   80af0:	d02f      	beq.n	80b52 <print+0xaa>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'X' ) {
   80af2:	2958      	cmp	r1, #88	; 0x58
   80af4:	d03c      	beq.n	80b70 <print+0xc8>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
				continue;
			}
			if( *format == 'u' ) {
   80af6:	2975      	cmp	r1, #117	; 0x75
   80af8:	d049      	beq.n	80b8e <print+0xe6>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'c' ) {
   80afa:	2963      	cmp	r1, #99	; 0x63
   80afc:	d15c      	bne.n	80bb8 <print+0x110>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
   80afe:	9905      	ldr	r1, [sp, #20]
   80b00:	1d08      	adds	r0, r1, #4
   80b02:	9005      	str	r0, [sp, #20]
   80b04:	7809      	ldrb	r1, [r1, #0]
   80b06:	f88d 101c 	strb.w	r1, [sp, #28]
				scr[1] = '\0';
   80b0a:	2100      	movs	r1, #0
   80b0c:	f88d 101d 	strb.w	r1, [sp, #29]
				pc += prints (out, scr, width, pad);
   80b10:	a907      	add	r1, sp, #28
   80b12:	4630      	mov	r0, r6
   80b14:	4f34      	ldr	r7, [pc, #208]	; (80be8 <print+0x140>)
   80b16:	47b8      	blx	r7
   80b18:	4405      	add	r5, r0
				continue;
   80b1a:	e04d      	b.n	80bb8 <print+0x110>
				register char *s = (char *)va_arg( args, int );
   80b1c:	9905      	ldr	r1, [sp, #20]
   80b1e:	1d08      	adds	r0, r1, #4
   80b20:	9005      	str	r0, [sp, #20]
   80b22:	6809      	ldr	r1, [r1, #0]
				pc += prints (out, s?s:"(null)", width, pad);
   80b24:	b121      	cbz	r1, 80b30 <print+0x88>
   80b26:	4630      	mov	r0, r6
   80b28:	4f2f      	ldr	r7, [pc, #188]	; (80be8 <print+0x140>)
   80b2a:	47b8      	blx	r7
   80b2c:	4405      	add	r5, r0
				continue;
   80b2e:	e043      	b.n	80bb8 <print+0x110>
				pc += prints (out, s?s:"(null)", width, pad);
   80b30:	492e      	ldr	r1, [pc, #184]	; (80bec <print+0x144>)
   80b32:	e7f8      	b.n	80b26 <print+0x7e>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
   80b34:	9905      	ldr	r1, [sp, #20]
   80b36:	1d08      	adds	r0, r1, #4
   80b38:	9005      	str	r0, [sp, #20]
   80b3a:	6809      	ldr	r1, [r1, #0]
   80b3c:	2061      	movs	r0, #97	; 0x61
   80b3e:	9002      	str	r0, [sp, #8]
   80b40:	9301      	str	r3, [sp, #4]
   80b42:	9200      	str	r2, [sp, #0]
   80b44:	2301      	movs	r3, #1
   80b46:	220a      	movs	r2, #10
   80b48:	4630      	mov	r0, r6
   80b4a:	4f29      	ldr	r7, [pc, #164]	; (80bf0 <print+0x148>)
   80b4c:	47b8      	blx	r7
   80b4e:	4405      	add	r5, r0
				continue;
   80b50:	e032      	b.n	80bb8 <print+0x110>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
   80b52:	9905      	ldr	r1, [sp, #20]
   80b54:	1d08      	adds	r0, r1, #4
   80b56:	9005      	str	r0, [sp, #20]
   80b58:	6809      	ldr	r1, [r1, #0]
   80b5a:	2061      	movs	r0, #97	; 0x61
   80b5c:	9002      	str	r0, [sp, #8]
   80b5e:	9301      	str	r3, [sp, #4]
   80b60:	9200      	str	r2, [sp, #0]
   80b62:	2300      	movs	r3, #0
   80b64:	2210      	movs	r2, #16
   80b66:	4630      	mov	r0, r6
   80b68:	4f21      	ldr	r7, [pc, #132]	; (80bf0 <print+0x148>)
   80b6a:	47b8      	blx	r7
   80b6c:	4405      	add	r5, r0
				continue;
   80b6e:	e023      	b.n	80bb8 <print+0x110>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
   80b70:	9905      	ldr	r1, [sp, #20]
   80b72:	1d08      	adds	r0, r1, #4
   80b74:	9005      	str	r0, [sp, #20]
   80b76:	6809      	ldr	r1, [r1, #0]
   80b78:	2041      	movs	r0, #65	; 0x41
   80b7a:	9002      	str	r0, [sp, #8]
   80b7c:	9301      	str	r3, [sp, #4]
   80b7e:	9200      	str	r2, [sp, #0]
   80b80:	2300      	movs	r3, #0
   80b82:	2210      	movs	r2, #16
   80b84:	4630      	mov	r0, r6
   80b86:	4f1a      	ldr	r7, [pc, #104]	; (80bf0 <print+0x148>)
   80b88:	47b8      	blx	r7
   80b8a:	4405      	add	r5, r0
				continue;
   80b8c:	e014      	b.n	80bb8 <print+0x110>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
   80b8e:	9905      	ldr	r1, [sp, #20]
   80b90:	1d08      	adds	r0, r1, #4
   80b92:	9005      	str	r0, [sp, #20]
   80b94:	6809      	ldr	r1, [r1, #0]
   80b96:	2061      	movs	r0, #97	; 0x61
   80b98:	9002      	str	r0, [sp, #8]
   80b9a:	9301      	str	r3, [sp, #4]
   80b9c:	9200      	str	r2, [sp, #0]
   80b9e:	2300      	movs	r3, #0
   80ba0:	220a      	movs	r2, #10
   80ba2:	4630      	mov	r0, r6
   80ba4:	4f12      	ldr	r7, [pc, #72]	; (80bf0 <print+0x148>)
   80ba6:	47b8      	blx	r7
   80ba8:	4405      	add	r5, r0
				continue;
   80baa:	e005      	b.n	80bb8 <print+0x110>
			++format;
   80bac:	4614      	mov	r4, r2
			}
		}
		else {
		out:
			printchar (out, *format);
   80bae:	7821      	ldrb	r1, [r4, #0]
   80bb0:	4630      	mov	r0, r6
   80bb2:	4b10      	ldr	r3, [pc, #64]	; (80bf4 <print+0x14c>)
   80bb4:	4798      	blx	r3
			++pc;
   80bb6:	3501      	adds	r5, #1
	for (; *format != 0; ++format) {
   80bb8:	3401      	adds	r4, #1
   80bba:	7823      	ldrb	r3, [r4, #0]
   80bbc:	b163      	cbz	r3, 80bd8 <print+0x130>
		if (*format == '%') {
   80bbe:	2b25      	cmp	r3, #37	; 0x25
   80bc0:	d1f5      	bne.n	80bae <print+0x106>
			++format;
   80bc2:	1c62      	adds	r2, r4, #1
			if (*format == '\0') break;
   80bc4:	7863      	ldrb	r3, [r4, #1]
   80bc6:	b13b      	cbz	r3, 80bd8 <print+0x130>
			if (*format == '%') goto out;
   80bc8:	2b25      	cmp	r3, #37	; 0x25
   80bca:	d0ef      	beq.n	80bac <print+0x104>
			if (*format == '-') {
   80bcc:	2b2d      	cmp	r3, #45	; 0x2d
   80bce:	f43f af72 	beq.w	80ab6 <print+0xe>
			width = pad = 0;
   80bd2:	2300      	movs	r3, #0
   80bd4:	4614      	mov	r4, r2
   80bd6:	e774      	b.n	80ac2 <print+0x1a>
		}
	}
	if (out) **out = '\0';
   80bd8:	b116      	cbz	r6, 80be0 <print+0x138>
   80bda:	6833      	ldr	r3, [r6, #0]
   80bdc:	2200      	movs	r2, #0
   80bde:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
}
   80be0:	4628      	mov	r0, r5
   80be2:	b009      	add	sp, #36	; 0x24
   80be4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80be6:	bf00      	nop
   80be8:	00080979 	.word	0x00080979
   80bec:	00081bfc 	.word	0x00081bfc
   80bf0:	000809fd 	.word	0x000809fd
   80bf4:	00080969 	.word	0x00080969

00080bf8 <printf>:

int printf(const char *format, ...)
{
   80bf8:	b40f      	push	{r0, r1, r2, r3}
   80bfa:	b500      	push	{lr}
   80bfc:	b083      	sub	sp, #12
   80bfe:	aa04      	add	r2, sp, #16
   80c00:	f852 1b04 	ldr.w	r1, [r2], #4
        va_list args;
        
        va_start( args, format );
   80c04:	9201      	str	r2, [sp, #4]
        return print( 0, format, args );
   80c06:	2000      	movs	r0, #0
   80c08:	4b03      	ldr	r3, [pc, #12]	; (80c18 <printf+0x20>)
   80c0a:	4798      	blx	r3
}
   80c0c:	b003      	add	sp, #12
   80c0e:	f85d eb04 	ldr.w	lr, [sp], #4
   80c12:	b004      	add	sp, #16
   80c14:	4770      	bx	lr
   80c16:	bf00      	nop
   80c18:	00080aa9 	.word	0x00080aa9

00080c1c <configure_uart>:
	uint32_t ul_sr;

/*
Initialize UART ring buffer as empty
*/
rx_buffer.head=0;
   80c1c:	4b16      	ldr	r3, [pc, #88]	; (80c78 <configure_uart+0x5c>)
   80c1e:	2200      	movs	r2, #0
   80c20:	701a      	strb	r2, [r3, #0]
rx_buffer.tail=0;
   80c22:	705a      	strb	r2, [r3, #1]
/*
Initialize UART communication
*/
	// Pin configuration
	// Disable interrupts on Uart receive (URXD) and transmit (UTXD) pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80c24:	4b15      	ldr	r3, [pc, #84]	; (80c7c <configure_uart+0x60>)
   80c26:	f44f 7140 	mov.w	r1, #768	; 0x300
   80c2a:	6459      	str	r1, [r3, #68]	; 0x44

	// Disable the Parallel IO (PIO) of the URXD and UTXD pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80c2c:	6059      	str	r1, [r3, #4]

	// Read current peripheral AB select register and set the UTXD and URXD pins to 0 (UART is connected as peripheral A)
	ul_sr = PIOA->PIO_ABSR;
   80c2e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
	PIOA->PIO_ABSR &= ~(PIO_PA8A_URXD | PIO_PA9A_UTXD) & ul_sr;
   80c30:	6f18      	ldr	r0, [r3, #112]	; 0x70
   80c32:	4002      	ands	r2, r0
   80c34:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   80c38:	671a      	str	r2, [r3, #112]	; 0x70

	// Enable pull up resistor on URXD and UTXD pin
	PIOA->PIO_PUER = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80c3a:	6659      	str	r1, [r3, #100]	; 0x64

	// Uart configuration
	
	// Enable the peripheral UART controller in Power Management Controller (PMC)
	PMC->PMC_PCER0 = 1 << ID_UART;
   80c3c:	f44f 7280 	mov.w	r2, #256	; 0x100
   80c40:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   80c44:	611a      	str	r2, [r3, #16]

	// Reset and disable receiver and transmitter
	UART->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX | UART_CR_RXDIS | UART_CR_TXDIS;
   80c46:	f503 7300 	add.w	r3, r3, #512	; 0x200
   80c4a:	21ac      	movs	r1, #172	; 0xac
   80c4c:	6019      	str	r1, [r3, #0]

	// Set the baudrate
	UART->UART_BRGR = 547; // MCK / 16 * x = BaudRate (write x into UART_BRGR), where MCK = 84 000 000 (frequency of ATSAM, we think)  
   80c4e:	f240 2123 	movw	r1, #547	; 0x223
   80c52:	6219      	str	r1, [r3, #32]

	// No parity bits
	UART->UART_MR = UART_MR_PAR_NO | UART_MR_CHMODE_NORMAL;	
   80c54:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80c58:	6059      	str	r1, [r3, #4]

	// Disable PDC channel
	UART->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80c5a:	f240 2102 	movw	r1, #514	; 0x202
   80c5e:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120

	// Configure interrupts on receive ready and errors
	UART->UART_IDR = 0xFFFFFFFF;
   80c62:	f04f 31ff 	mov.w	r1, #4294967295
   80c66:	60d9      	str	r1, [r3, #12]
	UART->UART_IER = UART_IER_RXRDY | UART_IER_OVRE | UART_IER_FRAME | UART_IER_PARE;
   80c68:	21e1      	movs	r1, #225	; 0xe1
   80c6a:	6099      	str	r1, [r3, #8]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80c6c:	4904      	ldr	r1, [pc, #16]	; (80c80 <configure_uart+0x64>)
   80c6e:	600a      	str	r2, [r1, #0]

	// Enable UART interrupt in the Nested Vectored Interrupt Controller(NVIC)
	NVIC_EnableIRQ((IRQn_Type) ID_UART);

	// Enable UART receiver and transmitter
	UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80c70:	2250      	movs	r2, #80	; 0x50
   80c72:	601a      	str	r2, [r3, #0]
   80c74:	4770      	bx	lr
   80c76:	bf00      	nop
   80c78:	20000458 	.word	0x20000458
   80c7c:	400e0e00 	.word	0x400e0e00
   80c80:	e000e100 	.word	0xe000e100

00080c84 <uart_putchar>:
 * \retval Success(0) or failure(1).
 */
int uart_putchar(const uint8_t c)
{
	// Check if the transmitter is ready
	if((UART->UART_SR & UART_SR_TXRDY) != UART_SR_TXRDY)
   80c84:	4b07      	ldr	r3, [pc, #28]	; (80ca4 <uart_putchar+0x20>)
   80c86:	695b      	ldr	r3, [r3, #20]
   80c88:	f013 0f02 	tst.w	r3, #2
   80c8c:	d008      	beq.n	80ca0 <uart_putchar+0x1c>
	return 1;

	// Send the character
	UART->UART_THR = c;
   80c8e:	4b05      	ldr	r3, [pc, #20]	; (80ca4 <uart_putchar+0x20>)
   80c90:	61d8      	str	r0, [r3, #28]
	while(!((UART->UART_SR) & UART_SR_TXEMPTY)); // Wait for the character to be sent, can implement ring buffer to remove the wait
   80c92:	4b04      	ldr	r3, [pc, #16]	; (80ca4 <uart_putchar+0x20>)
   80c94:	695b      	ldr	r3, [r3, #20]
   80c96:	f413 7f00 	tst.w	r3, #512	; 0x200
   80c9a:	d0fa      	beq.n	80c92 <uart_putchar+0xe>
	return 0;
   80c9c:	2000      	movs	r0, #0
   80c9e:	4770      	bx	lr
	return 1;
   80ca0:	2001      	movs	r0, #1
}
   80ca2:	4770      	bx	lr
   80ca4:	400e0800 	.word	0x400e0800

00080ca8 <UART_Handler>:

void UART_Handler(void)
{
   80ca8:	b508      	push	{r3, lr}
	uint32_t status = UART->UART_SR;
   80caa:	4b15      	ldr	r3, [pc, #84]	; (80d00 <UART_Handler+0x58>)
   80cac:	695b      	ldr	r3, [r3, #20]
	
	//Reset UART at overflow error and frame error
	if(status & (UART_SR_OVRE | UART_SR_FRAME | UART_SR_PARE))
   80cae:	f013 0fe0 	tst.w	r3, #224	; 0xe0
   80cb2:	d003      	beq.n	80cbc <UART_Handler+0x14>
	{
		UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN | UART_CR_RSTSTA;
   80cb4:	f44f 71a8 	mov.w	r1, #336	; 0x150
   80cb8:	4a11      	ldr	r2, [pc, #68]	; (80d00 <UART_Handler+0x58>)
   80cba:	6011      	str	r1, [r2, #0]
	}
	
	//Check if message is ready to be received
	if(status & UART_SR_RXRDY)
   80cbc:	f013 0f01 	tst.w	r3, #1
   80cc0:	d012      	beq.n	80ce8 <UART_Handler+0x40>
	{
		//Check if receive ring buffer is full and 
		if((rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE == rx_buffer.head)
   80cc2:	4810      	ldr	r0, [pc, #64]	; (80d04 <UART_Handler+0x5c>)
   80cc4:	7842      	ldrb	r2, [r0, #1]
   80cc6:	1c53      	adds	r3, r2, #1
   80cc8:	4259      	negs	r1, r3
   80cca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   80cce:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   80cd2:	bf58      	it	pl
   80cd4:	424b      	negpl	r3, r1
   80cd6:	7801      	ldrb	r1, [r0, #0]
   80cd8:	428b      	cmp	r3, r1
   80cda:	d006      	beq.n	80cea <UART_Handler+0x42>
		{
			printf("ERR: UART RX buffer is full\n\r");
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
			return;
		}
		rx_buffer.data[rx_buffer.tail] = UART->UART_RHR;
   80cdc:	4908      	ldr	r1, [pc, #32]	; (80d00 <UART_Handler+0x58>)
   80cde:	6988      	ldr	r0, [r1, #24]
   80ce0:	4908      	ldr	r1, [pc, #32]	; (80d04 <UART_Handler+0x5c>)
   80ce2:	440a      	add	r2, r1
   80ce4:	7090      	strb	r0, [r2, #2]
		rx_buffer.tail = (rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE;
   80ce6:	704b      	strb	r3, [r1, #1]
   80ce8:	bd08      	pop	{r3, pc}
			printf("ERR: UART RX buffer is full\n\r");
   80cea:	4807      	ldr	r0, [pc, #28]	; (80d08 <UART_Handler+0x60>)
   80cec:	4b07      	ldr	r3, [pc, #28]	; (80d0c <UART_Handler+0x64>)
   80cee:	4798      	blx	r3
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
   80cf0:	4b04      	ldr	r3, [pc, #16]	; (80d04 <UART_Handler+0x5c>)
   80cf2:	7859      	ldrb	r1, [r3, #1]
   80cf4:	4a02      	ldr	r2, [pc, #8]	; (80d00 <UART_Handler+0x58>)
   80cf6:	6992      	ldr	r2, [r2, #24]
   80cf8:	440b      	add	r3, r1
   80cfa:	709a      	strb	r2, [r3, #2]
			return;
   80cfc:	bd08      	pop	{r3, pc}
   80cfe:	bf00      	nop
   80d00:	400e0800 	.word	0x400e0800
   80d04:	20000458 	.word	0x20000458
   80d08:	00081c04 	.word	0x00081c04
   80d0c:	00080bf9 	.word	0x00080bf9

00080d10 <__aeabi_drsub>:
   80d10:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   80d14:	e002      	b.n	80d1c <__adddf3>
   80d16:	bf00      	nop

00080d18 <__aeabi_dsub>:
   80d18:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00080d1c <__adddf3>:
   80d1c:	b530      	push	{r4, r5, lr}
   80d1e:	ea4f 0441 	mov.w	r4, r1, lsl #1
   80d22:	ea4f 0543 	mov.w	r5, r3, lsl #1
   80d26:	ea94 0f05 	teq	r4, r5
   80d2a:	bf08      	it	eq
   80d2c:	ea90 0f02 	teqeq	r0, r2
   80d30:	bf1f      	itttt	ne
   80d32:	ea54 0c00 	orrsne.w	ip, r4, r0
   80d36:	ea55 0c02 	orrsne.w	ip, r5, r2
   80d3a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   80d3e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   80d42:	f000 80e2 	beq.w	80f0a <__adddf3+0x1ee>
   80d46:	ea4f 5454 	mov.w	r4, r4, lsr #21
   80d4a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   80d4e:	bfb8      	it	lt
   80d50:	426d      	neglt	r5, r5
   80d52:	dd0c      	ble.n	80d6e <__adddf3+0x52>
   80d54:	442c      	add	r4, r5
   80d56:	ea80 0202 	eor.w	r2, r0, r2
   80d5a:	ea81 0303 	eor.w	r3, r1, r3
   80d5e:	ea82 0000 	eor.w	r0, r2, r0
   80d62:	ea83 0101 	eor.w	r1, r3, r1
   80d66:	ea80 0202 	eor.w	r2, r0, r2
   80d6a:	ea81 0303 	eor.w	r3, r1, r3
   80d6e:	2d36      	cmp	r5, #54	; 0x36
   80d70:	bf88      	it	hi
   80d72:	bd30      	pophi	{r4, r5, pc}
   80d74:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   80d78:	ea4f 3101 	mov.w	r1, r1, lsl #12
   80d7c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   80d80:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   80d84:	d002      	beq.n	80d8c <__adddf3+0x70>
   80d86:	4240      	negs	r0, r0
   80d88:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   80d8c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   80d90:	ea4f 3303 	mov.w	r3, r3, lsl #12
   80d94:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   80d98:	d002      	beq.n	80da0 <__adddf3+0x84>
   80d9a:	4252      	negs	r2, r2
   80d9c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   80da0:	ea94 0f05 	teq	r4, r5
   80da4:	f000 80a7 	beq.w	80ef6 <__adddf3+0x1da>
   80da8:	f1a4 0401 	sub.w	r4, r4, #1
   80dac:	f1d5 0e20 	rsbs	lr, r5, #32
   80db0:	db0d      	blt.n	80dce <__adddf3+0xb2>
   80db2:	fa02 fc0e 	lsl.w	ip, r2, lr
   80db6:	fa22 f205 	lsr.w	r2, r2, r5
   80dba:	1880      	adds	r0, r0, r2
   80dbc:	f141 0100 	adc.w	r1, r1, #0
   80dc0:	fa03 f20e 	lsl.w	r2, r3, lr
   80dc4:	1880      	adds	r0, r0, r2
   80dc6:	fa43 f305 	asr.w	r3, r3, r5
   80dca:	4159      	adcs	r1, r3
   80dcc:	e00e      	b.n	80dec <__adddf3+0xd0>
   80dce:	f1a5 0520 	sub.w	r5, r5, #32
   80dd2:	f10e 0e20 	add.w	lr, lr, #32
   80dd6:	2a01      	cmp	r2, #1
   80dd8:	fa03 fc0e 	lsl.w	ip, r3, lr
   80ddc:	bf28      	it	cs
   80dde:	f04c 0c02 	orrcs.w	ip, ip, #2
   80de2:	fa43 f305 	asr.w	r3, r3, r5
   80de6:	18c0      	adds	r0, r0, r3
   80de8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   80dec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   80df0:	d507      	bpl.n	80e02 <__adddf3+0xe6>
   80df2:	f04f 0e00 	mov.w	lr, #0
   80df6:	f1dc 0c00 	rsbs	ip, ip, #0
   80dfa:	eb7e 0000 	sbcs.w	r0, lr, r0
   80dfe:	eb6e 0101 	sbc.w	r1, lr, r1
   80e02:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   80e06:	d31b      	bcc.n	80e40 <__adddf3+0x124>
   80e08:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   80e0c:	d30c      	bcc.n	80e28 <__adddf3+0x10c>
   80e0e:	0849      	lsrs	r1, r1, #1
   80e10:	ea5f 0030 	movs.w	r0, r0, rrx
   80e14:	ea4f 0c3c 	mov.w	ip, ip, rrx
   80e18:	f104 0401 	add.w	r4, r4, #1
   80e1c:	ea4f 5244 	mov.w	r2, r4, lsl #21
   80e20:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   80e24:	f080 809a 	bcs.w	80f5c <__adddf3+0x240>
   80e28:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   80e2c:	bf08      	it	eq
   80e2e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   80e32:	f150 0000 	adcs.w	r0, r0, #0
   80e36:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   80e3a:	ea41 0105 	orr.w	r1, r1, r5
   80e3e:	bd30      	pop	{r4, r5, pc}
   80e40:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   80e44:	4140      	adcs	r0, r0
   80e46:	eb41 0101 	adc.w	r1, r1, r1
   80e4a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   80e4e:	f1a4 0401 	sub.w	r4, r4, #1
   80e52:	d1e9      	bne.n	80e28 <__adddf3+0x10c>
   80e54:	f091 0f00 	teq	r1, #0
   80e58:	bf04      	itt	eq
   80e5a:	4601      	moveq	r1, r0
   80e5c:	2000      	moveq	r0, #0
   80e5e:	fab1 f381 	clz	r3, r1
   80e62:	bf08      	it	eq
   80e64:	3320      	addeq	r3, #32
   80e66:	f1a3 030b 	sub.w	r3, r3, #11
   80e6a:	f1b3 0220 	subs.w	r2, r3, #32
   80e6e:	da0c      	bge.n	80e8a <__adddf3+0x16e>
   80e70:	320c      	adds	r2, #12
   80e72:	dd08      	ble.n	80e86 <__adddf3+0x16a>
   80e74:	f102 0c14 	add.w	ip, r2, #20
   80e78:	f1c2 020c 	rsb	r2, r2, #12
   80e7c:	fa01 f00c 	lsl.w	r0, r1, ip
   80e80:	fa21 f102 	lsr.w	r1, r1, r2
   80e84:	e00c      	b.n	80ea0 <__adddf3+0x184>
   80e86:	f102 0214 	add.w	r2, r2, #20
   80e8a:	bfd8      	it	le
   80e8c:	f1c2 0c20 	rsble	ip, r2, #32
   80e90:	fa01 f102 	lsl.w	r1, r1, r2
   80e94:	fa20 fc0c 	lsr.w	ip, r0, ip
   80e98:	bfdc      	itt	le
   80e9a:	ea41 010c 	orrle.w	r1, r1, ip
   80e9e:	4090      	lslle	r0, r2
   80ea0:	1ae4      	subs	r4, r4, r3
   80ea2:	bfa2      	ittt	ge
   80ea4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   80ea8:	4329      	orrge	r1, r5
   80eaa:	bd30      	popge	{r4, r5, pc}
   80eac:	ea6f 0404 	mvn.w	r4, r4
   80eb0:	3c1f      	subs	r4, #31
   80eb2:	da1c      	bge.n	80eee <__adddf3+0x1d2>
   80eb4:	340c      	adds	r4, #12
   80eb6:	dc0e      	bgt.n	80ed6 <__adddf3+0x1ba>
   80eb8:	f104 0414 	add.w	r4, r4, #20
   80ebc:	f1c4 0220 	rsb	r2, r4, #32
   80ec0:	fa20 f004 	lsr.w	r0, r0, r4
   80ec4:	fa01 f302 	lsl.w	r3, r1, r2
   80ec8:	ea40 0003 	orr.w	r0, r0, r3
   80ecc:	fa21 f304 	lsr.w	r3, r1, r4
   80ed0:	ea45 0103 	orr.w	r1, r5, r3
   80ed4:	bd30      	pop	{r4, r5, pc}
   80ed6:	f1c4 040c 	rsb	r4, r4, #12
   80eda:	f1c4 0220 	rsb	r2, r4, #32
   80ede:	fa20 f002 	lsr.w	r0, r0, r2
   80ee2:	fa01 f304 	lsl.w	r3, r1, r4
   80ee6:	ea40 0003 	orr.w	r0, r0, r3
   80eea:	4629      	mov	r1, r5
   80eec:	bd30      	pop	{r4, r5, pc}
   80eee:	fa21 f004 	lsr.w	r0, r1, r4
   80ef2:	4629      	mov	r1, r5
   80ef4:	bd30      	pop	{r4, r5, pc}
   80ef6:	f094 0f00 	teq	r4, #0
   80efa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   80efe:	bf06      	itte	eq
   80f00:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   80f04:	3401      	addeq	r4, #1
   80f06:	3d01      	subne	r5, #1
   80f08:	e74e      	b.n	80da8 <__adddf3+0x8c>
   80f0a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   80f0e:	bf18      	it	ne
   80f10:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   80f14:	d029      	beq.n	80f6a <__adddf3+0x24e>
   80f16:	ea94 0f05 	teq	r4, r5
   80f1a:	bf08      	it	eq
   80f1c:	ea90 0f02 	teqeq	r0, r2
   80f20:	d005      	beq.n	80f2e <__adddf3+0x212>
   80f22:	ea54 0c00 	orrs.w	ip, r4, r0
   80f26:	bf04      	itt	eq
   80f28:	4619      	moveq	r1, r3
   80f2a:	4610      	moveq	r0, r2
   80f2c:	bd30      	pop	{r4, r5, pc}
   80f2e:	ea91 0f03 	teq	r1, r3
   80f32:	bf1e      	ittt	ne
   80f34:	2100      	movne	r1, #0
   80f36:	2000      	movne	r0, #0
   80f38:	bd30      	popne	{r4, r5, pc}
   80f3a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   80f3e:	d105      	bne.n	80f4c <__adddf3+0x230>
   80f40:	0040      	lsls	r0, r0, #1
   80f42:	4149      	adcs	r1, r1
   80f44:	bf28      	it	cs
   80f46:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   80f4a:	bd30      	pop	{r4, r5, pc}
   80f4c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   80f50:	bf3c      	itt	cc
   80f52:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   80f56:	bd30      	popcc	{r4, r5, pc}
   80f58:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   80f5c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   80f60:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   80f64:	f04f 0000 	mov.w	r0, #0
   80f68:	bd30      	pop	{r4, r5, pc}
   80f6a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   80f6e:	bf1a      	itte	ne
   80f70:	4619      	movne	r1, r3
   80f72:	4610      	movne	r0, r2
   80f74:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   80f78:	bf1c      	itt	ne
   80f7a:	460b      	movne	r3, r1
   80f7c:	4602      	movne	r2, r0
   80f7e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   80f82:	bf06      	itte	eq
   80f84:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   80f88:	ea91 0f03 	teqeq	r1, r3
   80f8c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   80f90:	bd30      	pop	{r4, r5, pc}
   80f92:	bf00      	nop

00080f94 <__aeabi_ui2d>:
   80f94:	f090 0f00 	teq	r0, #0
   80f98:	bf04      	itt	eq
   80f9a:	2100      	moveq	r1, #0
   80f9c:	4770      	bxeq	lr
   80f9e:	b530      	push	{r4, r5, lr}
   80fa0:	f44f 6480 	mov.w	r4, #1024	; 0x400
   80fa4:	f104 0432 	add.w	r4, r4, #50	; 0x32
   80fa8:	f04f 0500 	mov.w	r5, #0
   80fac:	f04f 0100 	mov.w	r1, #0
   80fb0:	e750      	b.n	80e54 <__adddf3+0x138>
   80fb2:	bf00      	nop

00080fb4 <__aeabi_i2d>:
   80fb4:	f090 0f00 	teq	r0, #0
   80fb8:	bf04      	itt	eq
   80fba:	2100      	moveq	r1, #0
   80fbc:	4770      	bxeq	lr
   80fbe:	b530      	push	{r4, r5, lr}
   80fc0:	f44f 6480 	mov.w	r4, #1024	; 0x400
   80fc4:	f104 0432 	add.w	r4, r4, #50	; 0x32
   80fc8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   80fcc:	bf48      	it	mi
   80fce:	4240      	negmi	r0, r0
   80fd0:	f04f 0100 	mov.w	r1, #0
   80fd4:	e73e      	b.n	80e54 <__adddf3+0x138>
   80fd6:	bf00      	nop

00080fd8 <__aeabi_f2d>:
   80fd8:	0042      	lsls	r2, r0, #1
   80fda:	ea4f 01e2 	mov.w	r1, r2, asr #3
   80fde:	ea4f 0131 	mov.w	r1, r1, rrx
   80fe2:	ea4f 7002 	mov.w	r0, r2, lsl #28
   80fe6:	bf1f      	itttt	ne
   80fe8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   80fec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   80ff0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   80ff4:	4770      	bxne	lr
   80ff6:	f092 0f00 	teq	r2, #0
   80ffa:	bf14      	ite	ne
   80ffc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81000:	4770      	bxeq	lr
   81002:	b530      	push	{r4, r5, lr}
   81004:	f44f 7460 	mov.w	r4, #896	; 0x380
   81008:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8100c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81010:	e720      	b.n	80e54 <__adddf3+0x138>
   81012:	bf00      	nop

00081014 <__aeabi_ul2d>:
   81014:	ea50 0201 	orrs.w	r2, r0, r1
   81018:	bf08      	it	eq
   8101a:	4770      	bxeq	lr
   8101c:	b530      	push	{r4, r5, lr}
   8101e:	f04f 0500 	mov.w	r5, #0
   81022:	e00a      	b.n	8103a <__aeabi_l2d+0x16>

00081024 <__aeabi_l2d>:
   81024:	ea50 0201 	orrs.w	r2, r0, r1
   81028:	bf08      	it	eq
   8102a:	4770      	bxeq	lr
   8102c:	b530      	push	{r4, r5, lr}
   8102e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   81032:	d502      	bpl.n	8103a <__aeabi_l2d+0x16>
   81034:	4240      	negs	r0, r0
   81036:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8103a:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8103e:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81042:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   81046:	f43f aedc 	beq.w	80e02 <__adddf3+0xe6>
   8104a:	f04f 0203 	mov.w	r2, #3
   8104e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   81052:	bf18      	it	ne
   81054:	3203      	addne	r2, #3
   81056:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8105a:	bf18      	it	ne
   8105c:	3203      	addne	r2, #3
   8105e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   81062:	f1c2 0320 	rsb	r3, r2, #32
   81066:	fa00 fc03 	lsl.w	ip, r0, r3
   8106a:	fa20 f002 	lsr.w	r0, r0, r2
   8106e:	fa01 fe03 	lsl.w	lr, r1, r3
   81072:	ea40 000e 	orr.w	r0, r0, lr
   81076:	fa21 f102 	lsr.w	r1, r1, r2
   8107a:	4414      	add	r4, r2
   8107c:	e6c1      	b.n	80e02 <__adddf3+0xe6>
   8107e:	bf00      	nop

00081080 <__aeabi_dmul>:
   81080:	b570      	push	{r4, r5, r6, lr}
   81082:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81086:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8108a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8108e:	bf1d      	ittte	ne
   81090:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81094:	ea94 0f0c 	teqne	r4, ip
   81098:	ea95 0f0c 	teqne	r5, ip
   8109c:	f000 f8de 	bleq	8125c <__aeabi_dmul+0x1dc>
   810a0:	442c      	add	r4, r5
   810a2:	ea81 0603 	eor.w	r6, r1, r3
   810a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   810aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   810ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   810b2:	bf18      	it	ne
   810b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   810b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   810bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   810c0:	d038      	beq.n	81134 <__aeabi_dmul+0xb4>
   810c2:	fba0 ce02 	umull	ip, lr, r0, r2
   810c6:	f04f 0500 	mov.w	r5, #0
   810ca:	fbe1 e502 	umlal	lr, r5, r1, r2
   810ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   810d2:	fbe0 e503 	umlal	lr, r5, r0, r3
   810d6:	f04f 0600 	mov.w	r6, #0
   810da:	fbe1 5603 	umlal	r5, r6, r1, r3
   810de:	f09c 0f00 	teq	ip, #0
   810e2:	bf18      	it	ne
   810e4:	f04e 0e01 	orrne.w	lr, lr, #1
   810e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   810ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   810f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   810f4:	d204      	bcs.n	81100 <__aeabi_dmul+0x80>
   810f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   810fa:	416d      	adcs	r5, r5
   810fc:	eb46 0606 	adc.w	r6, r6, r6
   81100:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   81104:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   81108:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   8110c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   81110:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   81114:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   81118:	bf88      	it	hi
   8111a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   8111e:	d81e      	bhi.n	8115e <__aeabi_dmul+0xde>
   81120:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   81124:	bf08      	it	eq
   81126:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   8112a:	f150 0000 	adcs.w	r0, r0, #0
   8112e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81132:	bd70      	pop	{r4, r5, r6, pc}
   81134:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   81138:	ea46 0101 	orr.w	r1, r6, r1
   8113c:	ea40 0002 	orr.w	r0, r0, r2
   81140:	ea81 0103 	eor.w	r1, r1, r3
   81144:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   81148:	bfc2      	ittt	gt
   8114a:	ebd4 050c 	rsbsgt	r5, r4, ip
   8114e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   81152:	bd70      	popgt	{r4, r5, r6, pc}
   81154:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81158:	f04f 0e00 	mov.w	lr, #0
   8115c:	3c01      	subs	r4, #1
   8115e:	f300 80ab 	bgt.w	812b8 <__aeabi_dmul+0x238>
   81162:	f114 0f36 	cmn.w	r4, #54	; 0x36
   81166:	bfde      	ittt	le
   81168:	2000      	movle	r0, #0
   8116a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   8116e:	bd70      	pople	{r4, r5, r6, pc}
   81170:	f1c4 0400 	rsb	r4, r4, #0
   81174:	3c20      	subs	r4, #32
   81176:	da35      	bge.n	811e4 <__aeabi_dmul+0x164>
   81178:	340c      	adds	r4, #12
   8117a:	dc1b      	bgt.n	811b4 <__aeabi_dmul+0x134>
   8117c:	f104 0414 	add.w	r4, r4, #20
   81180:	f1c4 0520 	rsb	r5, r4, #32
   81184:	fa00 f305 	lsl.w	r3, r0, r5
   81188:	fa20 f004 	lsr.w	r0, r0, r4
   8118c:	fa01 f205 	lsl.w	r2, r1, r5
   81190:	ea40 0002 	orr.w	r0, r0, r2
   81194:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   81198:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   8119c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   811a0:	fa21 f604 	lsr.w	r6, r1, r4
   811a4:	eb42 0106 	adc.w	r1, r2, r6
   811a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   811ac:	bf08      	it	eq
   811ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   811b2:	bd70      	pop	{r4, r5, r6, pc}
   811b4:	f1c4 040c 	rsb	r4, r4, #12
   811b8:	f1c4 0520 	rsb	r5, r4, #32
   811bc:	fa00 f304 	lsl.w	r3, r0, r4
   811c0:	fa20 f005 	lsr.w	r0, r0, r5
   811c4:	fa01 f204 	lsl.w	r2, r1, r4
   811c8:	ea40 0002 	orr.w	r0, r0, r2
   811cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   811d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   811d4:	f141 0100 	adc.w	r1, r1, #0
   811d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   811dc:	bf08      	it	eq
   811de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   811e2:	bd70      	pop	{r4, r5, r6, pc}
   811e4:	f1c4 0520 	rsb	r5, r4, #32
   811e8:	fa00 f205 	lsl.w	r2, r0, r5
   811ec:	ea4e 0e02 	orr.w	lr, lr, r2
   811f0:	fa20 f304 	lsr.w	r3, r0, r4
   811f4:	fa01 f205 	lsl.w	r2, r1, r5
   811f8:	ea43 0302 	orr.w	r3, r3, r2
   811fc:	fa21 f004 	lsr.w	r0, r1, r4
   81200:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81204:	fa21 f204 	lsr.w	r2, r1, r4
   81208:	ea20 0002 	bic.w	r0, r0, r2
   8120c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   81210:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81214:	bf08      	it	eq
   81216:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8121a:	bd70      	pop	{r4, r5, r6, pc}
   8121c:	f094 0f00 	teq	r4, #0
   81220:	d10f      	bne.n	81242 <__aeabi_dmul+0x1c2>
   81222:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   81226:	0040      	lsls	r0, r0, #1
   81228:	eb41 0101 	adc.w	r1, r1, r1
   8122c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81230:	bf08      	it	eq
   81232:	3c01      	subeq	r4, #1
   81234:	d0f7      	beq.n	81226 <__aeabi_dmul+0x1a6>
   81236:	ea41 0106 	orr.w	r1, r1, r6
   8123a:	f095 0f00 	teq	r5, #0
   8123e:	bf18      	it	ne
   81240:	4770      	bxne	lr
   81242:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   81246:	0052      	lsls	r2, r2, #1
   81248:	eb43 0303 	adc.w	r3, r3, r3
   8124c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   81250:	bf08      	it	eq
   81252:	3d01      	subeq	r5, #1
   81254:	d0f7      	beq.n	81246 <__aeabi_dmul+0x1c6>
   81256:	ea43 0306 	orr.w	r3, r3, r6
   8125a:	4770      	bx	lr
   8125c:	ea94 0f0c 	teq	r4, ip
   81260:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   81264:	bf18      	it	ne
   81266:	ea95 0f0c 	teqne	r5, ip
   8126a:	d00c      	beq.n	81286 <__aeabi_dmul+0x206>
   8126c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81270:	bf18      	it	ne
   81272:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81276:	d1d1      	bne.n	8121c <__aeabi_dmul+0x19c>
   81278:	ea81 0103 	eor.w	r1, r1, r3
   8127c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81280:	f04f 0000 	mov.w	r0, #0
   81284:	bd70      	pop	{r4, r5, r6, pc}
   81286:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8128a:	bf06      	itte	eq
   8128c:	4610      	moveq	r0, r2
   8128e:	4619      	moveq	r1, r3
   81290:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81294:	d019      	beq.n	812ca <__aeabi_dmul+0x24a>
   81296:	ea94 0f0c 	teq	r4, ip
   8129a:	d102      	bne.n	812a2 <__aeabi_dmul+0x222>
   8129c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   812a0:	d113      	bne.n	812ca <__aeabi_dmul+0x24a>
   812a2:	ea95 0f0c 	teq	r5, ip
   812a6:	d105      	bne.n	812b4 <__aeabi_dmul+0x234>
   812a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   812ac:	bf1c      	itt	ne
   812ae:	4610      	movne	r0, r2
   812b0:	4619      	movne	r1, r3
   812b2:	d10a      	bne.n	812ca <__aeabi_dmul+0x24a>
   812b4:	ea81 0103 	eor.w	r1, r1, r3
   812b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   812bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   812c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   812c4:	f04f 0000 	mov.w	r0, #0
   812c8:	bd70      	pop	{r4, r5, r6, pc}
   812ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   812ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   812d2:	bd70      	pop	{r4, r5, r6, pc}

000812d4 <__aeabi_ddiv>:
   812d4:	b570      	push	{r4, r5, r6, lr}
   812d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
   812da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   812de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   812e2:	bf1d      	ittte	ne
   812e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   812e8:	ea94 0f0c 	teqne	r4, ip
   812ec:	ea95 0f0c 	teqne	r5, ip
   812f0:	f000 f8a7 	bleq	81442 <__aeabi_ddiv+0x16e>
   812f4:	eba4 0405 	sub.w	r4, r4, r5
   812f8:	ea81 0e03 	eor.w	lr, r1, r3
   812fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   81300:	ea4f 3101 	mov.w	r1, r1, lsl #12
   81304:	f000 8088 	beq.w	81418 <__aeabi_ddiv+0x144>
   81308:	ea4f 3303 	mov.w	r3, r3, lsl #12
   8130c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   81310:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   81314:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   81318:	ea4f 2202 	mov.w	r2, r2, lsl #8
   8131c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   81320:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   81324:	ea4f 2600 	mov.w	r6, r0, lsl #8
   81328:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   8132c:	429d      	cmp	r5, r3
   8132e:	bf08      	it	eq
   81330:	4296      	cmpeq	r6, r2
   81332:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   81336:	f504 7440 	add.w	r4, r4, #768	; 0x300
   8133a:	d202      	bcs.n	81342 <__aeabi_ddiv+0x6e>
   8133c:	085b      	lsrs	r3, r3, #1
   8133e:	ea4f 0232 	mov.w	r2, r2, rrx
   81342:	1ab6      	subs	r6, r6, r2
   81344:	eb65 0503 	sbc.w	r5, r5, r3
   81348:	085b      	lsrs	r3, r3, #1
   8134a:	ea4f 0232 	mov.w	r2, r2, rrx
   8134e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   81352:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   81356:	ebb6 0e02 	subs.w	lr, r6, r2
   8135a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8135e:	bf22      	ittt	cs
   81360:	1ab6      	subcs	r6, r6, r2
   81362:	4675      	movcs	r5, lr
   81364:	ea40 000c 	orrcs.w	r0, r0, ip
   81368:	085b      	lsrs	r3, r3, #1
   8136a:	ea4f 0232 	mov.w	r2, r2, rrx
   8136e:	ebb6 0e02 	subs.w	lr, r6, r2
   81372:	eb75 0e03 	sbcs.w	lr, r5, r3
   81376:	bf22      	ittt	cs
   81378:	1ab6      	subcs	r6, r6, r2
   8137a:	4675      	movcs	r5, lr
   8137c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   81380:	085b      	lsrs	r3, r3, #1
   81382:	ea4f 0232 	mov.w	r2, r2, rrx
   81386:	ebb6 0e02 	subs.w	lr, r6, r2
   8138a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8138e:	bf22      	ittt	cs
   81390:	1ab6      	subcs	r6, r6, r2
   81392:	4675      	movcs	r5, lr
   81394:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   81398:	085b      	lsrs	r3, r3, #1
   8139a:	ea4f 0232 	mov.w	r2, r2, rrx
   8139e:	ebb6 0e02 	subs.w	lr, r6, r2
   813a2:	eb75 0e03 	sbcs.w	lr, r5, r3
   813a6:	bf22      	ittt	cs
   813a8:	1ab6      	subcs	r6, r6, r2
   813aa:	4675      	movcs	r5, lr
   813ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   813b0:	ea55 0e06 	orrs.w	lr, r5, r6
   813b4:	d018      	beq.n	813e8 <__aeabi_ddiv+0x114>
   813b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
   813ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   813be:	ea4f 1606 	mov.w	r6, r6, lsl #4
   813c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   813c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   813ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   813ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   813d2:	d1c0      	bne.n	81356 <__aeabi_ddiv+0x82>
   813d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   813d8:	d10b      	bne.n	813f2 <__aeabi_ddiv+0x11e>
   813da:	ea41 0100 	orr.w	r1, r1, r0
   813de:	f04f 0000 	mov.w	r0, #0
   813e2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   813e6:	e7b6      	b.n	81356 <__aeabi_ddiv+0x82>
   813e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   813ec:	bf04      	itt	eq
   813ee:	4301      	orreq	r1, r0
   813f0:	2000      	moveq	r0, #0
   813f2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   813f6:	bf88      	it	hi
   813f8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   813fc:	f63f aeaf 	bhi.w	8115e <__aeabi_dmul+0xde>
   81400:	ebb5 0c03 	subs.w	ip, r5, r3
   81404:	bf04      	itt	eq
   81406:	ebb6 0c02 	subseq.w	ip, r6, r2
   8140a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8140e:	f150 0000 	adcs.w	r0, r0, #0
   81412:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81416:	bd70      	pop	{r4, r5, r6, pc}
   81418:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   8141c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   81420:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   81424:	bfc2      	ittt	gt
   81426:	ebd4 050c 	rsbsgt	r5, r4, ip
   8142a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8142e:	bd70      	popgt	{r4, r5, r6, pc}
   81430:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81434:	f04f 0e00 	mov.w	lr, #0
   81438:	3c01      	subs	r4, #1
   8143a:	e690      	b.n	8115e <__aeabi_dmul+0xde>
   8143c:	ea45 0e06 	orr.w	lr, r5, r6
   81440:	e68d      	b.n	8115e <__aeabi_dmul+0xde>
   81442:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   81446:	ea94 0f0c 	teq	r4, ip
   8144a:	bf08      	it	eq
   8144c:	ea95 0f0c 	teqeq	r5, ip
   81450:	f43f af3b 	beq.w	812ca <__aeabi_dmul+0x24a>
   81454:	ea94 0f0c 	teq	r4, ip
   81458:	d10a      	bne.n	81470 <__aeabi_ddiv+0x19c>
   8145a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8145e:	f47f af34 	bne.w	812ca <__aeabi_dmul+0x24a>
   81462:	ea95 0f0c 	teq	r5, ip
   81466:	f47f af25 	bne.w	812b4 <__aeabi_dmul+0x234>
   8146a:	4610      	mov	r0, r2
   8146c:	4619      	mov	r1, r3
   8146e:	e72c      	b.n	812ca <__aeabi_dmul+0x24a>
   81470:	ea95 0f0c 	teq	r5, ip
   81474:	d106      	bne.n	81484 <__aeabi_ddiv+0x1b0>
   81476:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8147a:	f43f aefd 	beq.w	81278 <__aeabi_dmul+0x1f8>
   8147e:	4610      	mov	r0, r2
   81480:	4619      	mov	r1, r3
   81482:	e722      	b.n	812ca <__aeabi_dmul+0x24a>
   81484:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81488:	bf18      	it	ne
   8148a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8148e:	f47f aec5 	bne.w	8121c <__aeabi_dmul+0x19c>
   81492:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   81496:	f47f af0d 	bne.w	812b4 <__aeabi_dmul+0x234>
   8149a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   8149e:	f47f aeeb 	bne.w	81278 <__aeabi_dmul+0x1f8>
   814a2:	e712      	b.n	812ca <__aeabi_dmul+0x24a>

000814a4 <__aeabi_d2f>:
   814a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
   814a8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
   814ac:	bf24      	itt	cs
   814ae:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
   814b2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
   814b6:	d90d      	bls.n	814d4 <__aeabi_d2f+0x30>
   814b8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   814bc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
   814c0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
   814c4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
   814c8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
   814cc:	bf08      	it	eq
   814ce:	f020 0001 	biceq.w	r0, r0, #1
   814d2:	4770      	bx	lr
   814d4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
   814d8:	d121      	bne.n	8151e <__aeabi_d2f+0x7a>
   814da:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
   814de:	bfbc      	itt	lt
   814e0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
   814e4:	4770      	bxlt	lr
   814e6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   814ea:	ea4f 5252 	mov.w	r2, r2, lsr #21
   814ee:	f1c2 0218 	rsb	r2, r2, #24
   814f2:	f1c2 0c20 	rsb	ip, r2, #32
   814f6:	fa10 f30c 	lsls.w	r3, r0, ip
   814fa:	fa20 f002 	lsr.w	r0, r0, r2
   814fe:	bf18      	it	ne
   81500:	f040 0001 	orrne.w	r0, r0, #1
   81504:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   81508:	ea4f 23d3 	mov.w	r3, r3, lsr #11
   8150c:	fa03 fc0c 	lsl.w	ip, r3, ip
   81510:	ea40 000c 	orr.w	r0, r0, ip
   81514:	fa23 f302 	lsr.w	r3, r3, r2
   81518:	ea4f 0343 	mov.w	r3, r3, lsl #1
   8151c:	e7cc      	b.n	814b8 <__aeabi_d2f+0x14>
   8151e:	ea7f 5362 	mvns.w	r3, r2, asr #21
   81522:	d107      	bne.n	81534 <__aeabi_d2f+0x90>
   81524:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
   81528:	bf1e      	ittt	ne
   8152a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
   8152e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
   81532:	4770      	bxne	lr
   81534:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
   81538:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   8153c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81540:	4770      	bx	lr
   81542:	bf00      	nop

00081544 <__aeabi_frsub>:
   81544:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   81548:	e002      	b.n	81550 <__addsf3>
   8154a:	bf00      	nop

0008154c <__aeabi_fsub>:
   8154c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00081550 <__addsf3>:
   81550:	0042      	lsls	r2, r0, #1
   81552:	bf1f      	itttt	ne
   81554:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   81558:	ea92 0f03 	teqne	r2, r3
   8155c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   81560:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   81564:	d06a      	beq.n	8163c <__addsf3+0xec>
   81566:	ea4f 6212 	mov.w	r2, r2, lsr #24
   8156a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   8156e:	bfc1      	itttt	gt
   81570:	18d2      	addgt	r2, r2, r3
   81572:	4041      	eorgt	r1, r0
   81574:	4048      	eorgt	r0, r1
   81576:	4041      	eorgt	r1, r0
   81578:	bfb8      	it	lt
   8157a:	425b      	neglt	r3, r3
   8157c:	2b19      	cmp	r3, #25
   8157e:	bf88      	it	hi
   81580:	4770      	bxhi	lr
   81582:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   81586:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   8158a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   8158e:	bf18      	it	ne
   81590:	4240      	negne	r0, r0
   81592:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   81596:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   8159a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   8159e:	bf18      	it	ne
   815a0:	4249      	negne	r1, r1
   815a2:	ea92 0f03 	teq	r2, r3
   815a6:	d03f      	beq.n	81628 <__addsf3+0xd8>
   815a8:	f1a2 0201 	sub.w	r2, r2, #1
   815ac:	fa41 fc03 	asr.w	ip, r1, r3
   815b0:	eb10 000c 	adds.w	r0, r0, ip
   815b4:	f1c3 0320 	rsb	r3, r3, #32
   815b8:	fa01 f103 	lsl.w	r1, r1, r3
   815bc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   815c0:	d502      	bpl.n	815c8 <__addsf3+0x78>
   815c2:	4249      	negs	r1, r1
   815c4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   815c8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   815cc:	d313      	bcc.n	815f6 <__addsf3+0xa6>
   815ce:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   815d2:	d306      	bcc.n	815e2 <__addsf3+0x92>
   815d4:	0840      	lsrs	r0, r0, #1
   815d6:	ea4f 0131 	mov.w	r1, r1, rrx
   815da:	f102 0201 	add.w	r2, r2, #1
   815de:	2afe      	cmp	r2, #254	; 0xfe
   815e0:	d251      	bcs.n	81686 <__addsf3+0x136>
   815e2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   815e6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   815ea:	bf08      	it	eq
   815ec:	f020 0001 	biceq.w	r0, r0, #1
   815f0:	ea40 0003 	orr.w	r0, r0, r3
   815f4:	4770      	bx	lr
   815f6:	0049      	lsls	r1, r1, #1
   815f8:	eb40 0000 	adc.w	r0, r0, r0
   815fc:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   81600:	f1a2 0201 	sub.w	r2, r2, #1
   81604:	d1ed      	bne.n	815e2 <__addsf3+0x92>
   81606:	fab0 fc80 	clz	ip, r0
   8160a:	f1ac 0c08 	sub.w	ip, ip, #8
   8160e:	ebb2 020c 	subs.w	r2, r2, ip
   81612:	fa00 f00c 	lsl.w	r0, r0, ip
   81616:	bfaa      	itet	ge
   81618:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   8161c:	4252      	neglt	r2, r2
   8161e:	4318      	orrge	r0, r3
   81620:	bfbc      	itt	lt
   81622:	40d0      	lsrlt	r0, r2
   81624:	4318      	orrlt	r0, r3
   81626:	4770      	bx	lr
   81628:	f092 0f00 	teq	r2, #0
   8162c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   81630:	bf06      	itte	eq
   81632:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   81636:	3201      	addeq	r2, #1
   81638:	3b01      	subne	r3, #1
   8163a:	e7b5      	b.n	815a8 <__addsf3+0x58>
   8163c:	ea4f 0341 	mov.w	r3, r1, lsl #1
   81640:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   81644:	bf18      	it	ne
   81646:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   8164a:	d021      	beq.n	81690 <__addsf3+0x140>
   8164c:	ea92 0f03 	teq	r2, r3
   81650:	d004      	beq.n	8165c <__addsf3+0x10c>
   81652:	f092 0f00 	teq	r2, #0
   81656:	bf08      	it	eq
   81658:	4608      	moveq	r0, r1
   8165a:	4770      	bx	lr
   8165c:	ea90 0f01 	teq	r0, r1
   81660:	bf1c      	itt	ne
   81662:	2000      	movne	r0, #0
   81664:	4770      	bxne	lr
   81666:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   8166a:	d104      	bne.n	81676 <__addsf3+0x126>
   8166c:	0040      	lsls	r0, r0, #1
   8166e:	bf28      	it	cs
   81670:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   81674:	4770      	bx	lr
   81676:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   8167a:	bf3c      	itt	cc
   8167c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   81680:	4770      	bxcc	lr
   81682:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   81686:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   8168a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   8168e:	4770      	bx	lr
   81690:	ea7f 6222 	mvns.w	r2, r2, asr #24
   81694:	bf16      	itet	ne
   81696:	4608      	movne	r0, r1
   81698:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   8169c:	4601      	movne	r1, r0
   8169e:	0242      	lsls	r2, r0, #9
   816a0:	bf06      	itte	eq
   816a2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   816a6:	ea90 0f01 	teqeq	r0, r1
   816aa:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   816ae:	4770      	bx	lr

000816b0 <__aeabi_ui2f>:
   816b0:	f04f 0300 	mov.w	r3, #0
   816b4:	e004      	b.n	816c0 <__aeabi_i2f+0x8>
   816b6:	bf00      	nop

000816b8 <__aeabi_i2f>:
   816b8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   816bc:	bf48      	it	mi
   816be:	4240      	negmi	r0, r0
   816c0:	ea5f 0c00 	movs.w	ip, r0
   816c4:	bf08      	it	eq
   816c6:	4770      	bxeq	lr
   816c8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   816cc:	4601      	mov	r1, r0
   816ce:	f04f 0000 	mov.w	r0, #0
   816d2:	e01c      	b.n	8170e <__aeabi_l2f+0x2a>

000816d4 <__aeabi_ul2f>:
   816d4:	ea50 0201 	orrs.w	r2, r0, r1
   816d8:	bf08      	it	eq
   816da:	4770      	bxeq	lr
   816dc:	f04f 0300 	mov.w	r3, #0
   816e0:	e00a      	b.n	816f8 <__aeabi_l2f+0x14>
   816e2:	bf00      	nop

000816e4 <__aeabi_l2f>:
   816e4:	ea50 0201 	orrs.w	r2, r0, r1
   816e8:	bf08      	it	eq
   816ea:	4770      	bxeq	lr
   816ec:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   816f0:	d502      	bpl.n	816f8 <__aeabi_l2f+0x14>
   816f2:	4240      	negs	r0, r0
   816f4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   816f8:	ea5f 0c01 	movs.w	ip, r1
   816fc:	bf02      	ittt	eq
   816fe:	4684      	moveq	ip, r0
   81700:	4601      	moveq	r1, r0
   81702:	2000      	moveq	r0, #0
   81704:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   81708:	bf08      	it	eq
   8170a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   8170e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   81712:	fabc f28c 	clz	r2, ip
   81716:	3a08      	subs	r2, #8
   81718:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   8171c:	db10      	blt.n	81740 <__aeabi_l2f+0x5c>
   8171e:	fa01 fc02 	lsl.w	ip, r1, r2
   81722:	4463      	add	r3, ip
   81724:	fa00 fc02 	lsl.w	ip, r0, r2
   81728:	f1c2 0220 	rsb	r2, r2, #32
   8172c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   81730:	fa20 f202 	lsr.w	r2, r0, r2
   81734:	eb43 0002 	adc.w	r0, r3, r2
   81738:	bf08      	it	eq
   8173a:	f020 0001 	biceq.w	r0, r0, #1
   8173e:	4770      	bx	lr
   81740:	f102 0220 	add.w	r2, r2, #32
   81744:	fa01 fc02 	lsl.w	ip, r1, r2
   81748:	f1c2 0220 	rsb	r2, r2, #32
   8174c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   81750:	fa21 f202 	lsr.w	r2, r1, r2
   81754:	eb43 0002 	adc.w	r0, r3, r2
   81758:	bf08      	it	eq
   8175a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   8175e:	4770      	bx	lr

00081760 <__aeabi_fmul>:
   81760:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81764:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   81768:	bf1e      	ittt	ne
   8176a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   8176e:	ea92 0f0c 	teqne	r2, ip
   81772:	ea93 0f0c 	teqne	r3, ip
   81776:	d06f      	beq.n	81858 <__aeabi_fmul+0xf8>
   81778:	441a      	add	r2, r3
   8177a:	ea80 0c01 	eor.w	ip, r0, r1
   8177e:	0240      	lsls	r0, r0, #9
   81780:	bf18      	it	ne
   81782:	ea5f 2141 	movsne.w	r1, r1, lsl #9
   81786:	d01e      	beq.n	817c6 <__aeabi_fmul+0x66>
   81788:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   8178c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
   81790:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
   81794:	fba0 3101 	umull	r3, r1, r0, r1
   81798:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   8179c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
   817a0:	bf3e      	ittt	cc
   817a2:	0049      	lslcc	r1, r1, #1
   817a4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
   817a8:	005b      	lslcc	r3, r3, #1
   817aa:	ea40 0001 	orr.w	r0, r0, r1
   817ae:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
   817b2:	2afd      	cmp	r2, #253	; 0xfd
   817b4:	d81d      	bhi.n	817f2 <__aeabi_fmul+0x92>
   817b6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   817ba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   817be:	bf08      	it	eq
   817c0:	f020 0001 	biceq.w	r0, r0, #1
   817c4:	4770      	bx	lr
   817c6:	f090 0f00 	teq	r0, #0
   817ca:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   817ce:	bf08      	it	eq
   817d0:	0249      	lsleq	r1, r1, #9
   817d2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   817d6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
   817da:	3a7f      	subs	r2, #127	; 0x7f
   817dc:	bfc2      	ittt	gt
   817de:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   817e2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   817e6:	4770      	bxgt	lr
   817e8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   817ec:	f04f 0300 	mov.w	r3, #0
   817f0:	3a01      	subs	r2, #1
   817f2:	dc5d      	bgt.n	818b0 <__aeabi_fmul+0x150>
   817f4:	f112 0f19 	cmn.w	r2, #25
   817f8:	bfdc      	itt	le
   817fa:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
   817fe:	4770      	bxle	lr
   81800:	f1c2 0200 	rsb	r2, r2, #0
   81804:	0041      	lsls	r1, r0, #1
   81806:	fa21 f102 	lsr.w	r1, r1, r2
   8180a:	f1c2 0220 	rsb	r2, r2, #32
   8180e:	fa00 fc02 	lsl.w	ip, r0, r2
   81812:	ea5f 0031 	movs.w	r0, r1, rrx
   81816:	f140 0000 	adc.w	r0, r0, #0
   8181a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
   8181e:	bf08      	it	eq
   81820:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   81824:	4770      	bx	lr
   81826:	f092 0f00 	teq	r2, #0
   8182a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   8182e:	bf02      	ittt	eq
   81830:	0040      	lsleq	r0, r0, #1
   81832:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   81836:	3a01      	subeq	r2, #1
   81838:	d0f9      	beq.n	8182e <__aeabi_fmul+0xce>
   8183a:	ea40 000c 	orr.w	r0, r0, ip
   8183e:	f093 0f00 	teq	r3, #0
   81842:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   81846:	bf02      	ittt	eq
   81848:	0049      	lsleq	r1, r1, #1
   8184a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   8184e:	3b01      	subeq	r3, #1
   81850:	d0f9      	beq.n	81846 <__aeabi_fmul+0xe6>
   81852:	ea41 010c 	orr.w	r1, r1, ip
   81856:	e78f      	b.n	81778 <__aeabi_fmul+0x18>
   81858:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   8185c:	ea92 0f0c 	teq	r2, ip
   81860:	bf18      	it	ne
   81862:	ea93 0f0c 	teqne	r3, ip
   81866:	d00a      	beq.n	8187e <__aeabi_fmul+0x11e>
   81868:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   8186c:	bf18      	it	ne
   8186e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   81872:	d1d8      	bne.n	81826 <__aeabi_fmul+0xc6>
   81874:	ea80 0001 	eor.w	r0, r0, r1
   81878:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   8187c:	4770      	bx	lr
   8187e:	f090 0f00 	teq	r0, #0
   81882:	bf17      	itett	ne
   81884:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
   81888:	4608      	moveq	r0, r1
   8188a:	f091 0f00 	teqne	r1, #0
   8188e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
   81892:	d014      	beq.n	818be <__aeabi_fmul+0x15e>
   81894:	ea92 0f0c 	teq	r2, ip
   81898:	d101      	bne.n	8189e <__aeabi_fmul+0x13e>
   8189a:	0242      	lsls	r2, r0, #9
   8189c:	d10f      	bne.n	818be <__aeabi_fmul+0x15e>
   8189e:	ea93 0f0c 	teq	r3, ip
   818a2:	d103      	bne.n	818ac <__aeabi_fmul+0x14c>
   818a4:	024b      	lsls	r3, r1, #9
   818a6:	bf18      	it	ne
   818a8:	4608      	movne	r0, r1
   818aa:	d108      	bne.n	818be <__aeabi_fmul+0x15e>
   818ac:	ea80 0001 	eor.w	r0, r0, r1
   818b0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   818b4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   818b8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   818bc:	4770      	bx	lr
   818be:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   818c2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
   818c6:	4770      	bx	lr

000818c8 <__aeabi_fdiv>:
   818c8:	f04f 0cff 	mov.w	ip, #255	; 0xff
   818cc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   818d0:	bf1e      	ittt	ne
   818d2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   818d6:	ea92 0f0c 	teqne	r2, ip
   818da:	ea93 0f0c 	teqne	r3, ip
   818de:	d069      	beq.n	819b4 <__aeabi_fdiv+0xec>
   818e0:	eba2 0203 	sub.w	r2, r2, r3
   818e4:	ea80 0c01 	eor.w	ip, r0, r1
   818e8:	0249      	lsls	r1, r1, #9
   818ea:	ea4f 2040 	mov.w	r0, r0, lsl #9
   818ee:	d037      	beq.n	81960 <__aeabi_fdiv+0x98>
   818f0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   818f4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
   818f8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
   818fc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   81900:	428b      	cmp	r3, r1
   81902:	bf38      	it	cc
   81904:	005b      	lslcc	r3, r3, #1
   81906:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
   8190a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
   8190e:	428b      	cmp	r3, r1
   81910:	bf24      	itt	cs
   81912:	1a5b      	subcs	r3, r3, r1
   81914:	ea40 000c 	orrcs.w	r0, r0, ip
   81918:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
   8191c:	bf24      	itt	cs
   8191e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
   81922:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   81926:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
   8192a:	bf24      	itt	cs
   8192c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
   81930:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   81934:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
   81938:	bf24      	itt	cs
   8193a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
   8193e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   81942:	011b      	lsls	r3, r3, #4
   81944:	bf18      	it	ne
   81946:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
   8194a:	d1e0      	bne.n	8190e <__aeabi_fdiv+0x46>
   8194c:	2afd      	cmp	r2, #253	; 0xfd
   8194e:	f63f af50 	bhi.w	817f2 <__aeabi_fmul+0x92>
   81952:	428b      	cmp	r3, r1
   81954:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   81958:	bf08      	it	eq
   8195a:	f020 0001 	biceq.w	r0, r0, #1
   8195e:	4770      	bx	lr
   81960:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   81964:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   81968:	327f      	adds	r2, #127	; 0x7f
   8196a:	bfc2      	ittt	gt
   8196c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   81970:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   81974:	4770      	bxgt	lr
   81976:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   8197a:	f04f 0300 	mov.w	r3, #0
   8197e:	3a01      	subs	r2, #1
   81980:	e737      	b.n	817f2 <__aeabi_fmul+0x92>
   81982:	f092 0f00 	teq	r2, #0
   81986:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   8198a:	bf02      	ittt	eq
   8198c:	0040      	lsleq	r0, r0, #1
   8198e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   81992:	3a01      	subeq	r2, #1
   81994:	d0f9      	beq.n	8198a <__aeabi_fdiv+0xc2>
   81996:	ea40 000c 	orr.w	r0, r0, ip
   8199a:	f093 0f00 	teq	r3, #0
   8199e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   819a2:	bf02      	ittt	eq
   819a4:	0049      	lsleq	r1, r1, #1
   819a6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   819aa:	3b01      	subeq	r3, #1
   819ac:	d0f9      	beq.n	819a2 <__aeabi_fdiv+0xda>
   819ae:	ea41 010c 	orr.w	r1, r1, ip
   819b2:	e795      	b.n	818e0 <__aeabi_fdiv+0x18>
   819b4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   819b8:	ea92 0f0c 	teq	r2, ip
   819bc:	d108      	bne.n	819d0 <__aeabi_fdiv+0x108>
   819be:	0242      	lsls	r2, r0, #9
   819c0:	f47f af7d 	bne.w	818be <__aeabi_fmul+0x15e>
   819c4:	ea93 0f0c 	teq	r3, ip
   819c8:	f47f af70 	bne.w	818ac <__aeabi_fmul+0x14c>
   819cc:	4608      	mov	r0, r1
   819ce:	e776      	b.n	818be <__aeabi_fmul+0x15e>
   819d0:	ea93 0f0c 	teq	r3, ip
   819d4:	d104      	bne.n	819e0 <__aeabi_fdiv+0x118>
   819d6:	024b      	lsls	r3, r1, #9
   819d8:	f43f af4c 	beq.w	81874 <__aeabi_fmul+0x114>
   819dc:	4608      	mov	r0, r1
   819de:	e76e      	b.n	818be <__aeabi_fmul+0x15e>
   819e0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   819e4:	bf18      	it	ne
   819e6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   819ea:	d1ca      	bne.n	81982 <__aeabi_fdiv+0xba>
   819ec:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
   819f0:	f47f af5c 	bne.w	818ac <__aeabi_fmul+0x14c>
   819f4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   819f8:	f47f af3c 	bne.w	81874 <__aeabi_fmul+0x114>
   819fc:	e75f      	b.n	818be <__aeabi_fmul+0x15e>
   819fe:	bf00      	nop

00081a00 <__aeabi_f2iz>:
   81a00:	ea4f 0240 	mov.w	r2, r0, lsl #1
   81a04:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   81a08:	d30f      	bcc.n	81a2a <__aeabi_f2iz+0x2a>
   81a0a:	f04f 039e 	mov.w	r3, #158	; 0x9e
   81a0e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   81a12:	d90d      	bls.n	81a30 <__aeabi_f2iz+0x30>
   81a14:	ea4f 2300 	mov.w	r3, r0, lsl #8
   81a18:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   81a1c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   81a20:	fa23 f002 	lsr.w	r0, r3, r2
   81a24:	bf18      	it	ne
   81a26:	4240      	negne	r0, r0
   81a28:	4770      	bx	lr
   81a2a:	f04f 0000 	mov.w	r0, #0
   81a2e:	4770      	bx	lr
   81a30:	f112 0f61 	cmn.w	r2, #97	; 0x61
   81a34:	d101      	bne.n	81a3a <__aeabi_f2iz+0x3a>
   81a36:	0242      	lsls	r2, r0, #9
   81a38:	d105      	bne.n	81a46 <__aeabi_f2iz+0x46>
   81a3a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
   81a3e:	bf08      	it	eq
   81a40:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   81a44:	4770      	bx	lr
   81a46:	f04f 0000 	mov.w	r0, #0
   81a4a:	4770      	bx	lr

00081a4c <__libc_init_array>:
   81a4c:	b570      	push	{r4, r5, r6, lr}
   81a4e:	4e0f      	ldr	r6, [pc, #60]	; (81a8c <__libc_init_array+0x40>)
   81a50:	4d0f      	ldr	r5, [pc, #60]	; (81a90 <__libc_init_array+0x44>)
   81a52:	1b76      	subs	r6, r6, r5
   81a54:	10b6      	asrs	r6, r6, #2
   81a56:	bf18      	it	ne
   81a58:	2400      	movne	r4, #0
   81a5a:	d005      	beq.n	81a68 <__libc_init_array+0x1c>
   81a5c:	3401      	adds	r4, #1
   81a5e:	f855 3b04 	ldr.w	r3, [r5], #4
   81a62:	4798      	blx	r3
   81a64:	42a6      	cmp	r6, r4
   81a66:	d1f9      	bne.n	81a5c <__libc_init_array+0x10>
   81a68:	4e0a      	ldr	r6, [pc, #40]	; (81a94 <__libc_init_array+0x48>)
   81a6a:	4d0b      	ldr	r5, [pc, #44]	; (81a98 <__libc_init_array+0x4c>)
   81a6c:	f000 f8dc 	bl	81c28 <_init>
   81a70:	1b76      	subs	r6, r6, r5
   81a72:	10b6      	asrs	r6, r6, #2
   81a74:	bf18      	it	ne
   81a76:	2400      	movne	r4, #0
   81a78:	d006      	beq.n	81a88 <__libc_init_array+0x3c>
   81a7a:	3401      	adds	r4, #1
   81a7c:	f855 3b04 	ldr.w	r3, [r5], #4
   81a80:	4798      	blx	r3
   81a82:	42a6      	cmp	r6, r4
   81a84:	d1f9      	bne.n	81a7a <__libc_init_array+0x2e>
   81a86:	bd70      	pop	{r4, r5, r6, pc}
   81a88:	bd70      	pop	{r4, r5, r6, pc}
   81a8a:	bf00      	nop
   81a8c:	00081c34 	.word	0x00081c34
   81a90:	00081c34 	.word	0x00081c34
   81a94:	00081c3c 	.word	0x00081c3c
   81a98:	00081c34 	.word	0x00081c34

00081a9c <register_fini>:
   81a9c:	4b02      	ldr	r3, [pc, #8]	; (81aa8 <register_fini+0xc>)
   81a9e:	b113      	cbz	r3, 81aa6 <register_fini+0xa>
   81aa0:	4802      	ldr	r0, [pc, #8]	; (81aac <register_fini+0x10>)
   81aa2:	f000 b805 	b.w	81ab0 <atexit>
   81aa6:	4770      	bx	lr
   81aa8:	00000000 	.word	0x00000000
   81aac:	00081abd 	.word	0x00081abd

00081ab0 <atexit>:
   81ab0:	2300      	movs	r3, #0
   81ab2:	4601      	mov	r1, r0
   81ab4:	461a      	mov	r2, r3
   81ab6:	4618      	mov	r0, r3
   81ab8:	f000 b81e 	b.w	81af8 <__register_exitproc>

00081abc <__libc_fini_array>:
   81abc:	b538      	push	{r3, r4, r5, lr}
   81abe:	4c0a      	ldr	r4, [pc, #40]	; (81ae8 <__libc_fini_array+0x2c>)
   81ac0:	4d0a      	ldr	r5, [pc, #40]	; (81aec <__libc_fini_array+0x30>)
   81ac2:	1b64      	subs	r4, r4, r5
   81ac4:	10a4      	asrs	r4, r4, #2
   81ac6:	d00a      	beq.n	81ade <__libc_fini_array+0x22>
   81ac8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   81acc:	3b01      	subs	r3, #1
   81ace:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   81ad2:	3c01      	subs	r4, #1
   81ad4:	f855 3904 	ldr.w	r3, [r5], #-4
   81ad8:	4798      	blx	r3
   81ada:	2c00      	cmp	r4, #0
   81adc:	d1f9      	bne.n	81ad2 <__libc_fini_array+0x16>
   81ade:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   81ae2:	f000 b8ab 	b.w	81c3c <_fini>
   81ae6:	bf00      	nop
   81ae8:	00081c4c 	.word	0x00081c4c
   81aec:	00081c48 	.word	0x00081c48

00081af0 <__retarget_lock_acquire_recursive>:
   81af0:	4770      	bx	lr
   81af2:	bf00      	nop

00081af4 <__retarget_lock_release_recursive>:
   81af4:	4770      	bx	lr
   81af6:	bf00      	nop

00081af8 <__register_exitproc>:
   81af8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   81afc:	4d2c      	ldr	r5, [pc, #176]	; (81bb0 <__register_exitproc+0xb8>)
   81afe:	4606      	mov	r6, r0
   81b00:	6828      	ldr	r0, [r5, #0]
   81b02:	4698      	mov	r8, r3
   81b04:	460f      	mov	r7, r1
   81b06:	4691      	mov	r9, r2
   81b08:	f7ff fff2 	bl	81af0 <__retarget_lock_acquire_recursive>
   81b0c:	4b29      	ldr	r3, [pc, #164]	; (81bb4 <__register_exitproc+0xbc>)
   81b0e:	681c      	ldr	r4, [r3, #0]
   81b10:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   81b14:	2b00      	cmp	r3, #0
   81b16:	d03e      	beq.n	81b96 <__register_exitproc+0x9e>
   81b18:	685a      	ldr	r2, [r3, #4]
   81b1a:	2a1f      	cmp	r2, #31
   81b1c:	dc1c      	bgt.n	81b58 <__register_exitproc+0x60>
   81b1e:	f102 0e01 	add.w	lr, r2, #1
   81b22:	b176      	cbz	r6, 81b42 <__register_exitproc+0x4a>
   81b24:	2101      	movs	r1, #1
   81b26:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   81b2a:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   81b2e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   81b32:	4091      	lsls	r1, r2
   81b34:	4308      	orrs	r0, r1
   81b36:	2e02      	cmp	r6, #2
   81b38:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   81b3c:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   81b40:	d023      	beq.n	81b8a <__register_exitproc+0x92>
   81b42:	3202      	adds	r2, #2
   81b44:	f8c3 e004 	str.w	lr, [r3, #4]
   81b48:	6828      	ldr	r0, [r5, #0]
   81b4a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   81b4e:	f7ff ffd1 	bl	81af4 <__retarget_lock_release_recursive>
   81b52:	2000      	movs	r0, #0
   81b54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81b58:	4b17      	ldr	r3, [pc, #92]	; (81bb8 <__register_exitproc+0xc0>)
   81b5a:	b30b      	cbz	r3, 81ba0 <__register_exitproc+0xa8>
   81b5c:	f44f 70c8 	mov.w	r0, #400	; 0x190
   81b60:	f3af 8000 	nop.w
   81b64:	4603      	mov	r3, r0
   81b66:	b1d8      	cbz	r0, 81ba0 <__register_exitproc+0xa8>
   81b68:	2000      	movs	r0, #0
   81b6a:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   81b6e:	f04f 0e01 	mov.w	lr, #1
   81b72:	6058      	str	r0, [r3, #4]
   81b74:	6019      	str	r1, [r3, #0]
   81b76:	4602      	mov	r2, r0
   81b78:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   81b7c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   81b80:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   81b84:	2e00      	cmp	r6, #0
   81b86:	d0dc      	beq.n	81b42 <__register_exitproc+0x4a>
   81b88:	e7cc      	b.n	81b24 <__register_exitproc+0x2c>
   81b8a:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   81b8e:	4301      	orrs	r1, r0
   81b90:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   81b94:	e7d5      	b.n	81b42 <__register_exitproc+0x4a>
   81b96:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   81b9a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   81b9e:	e7bb      	b.n	81b18 <__register_exitproc+0x20>
   81ba0:	6828      	ldr	r0, [r5, #0]
   81ba2:	f7ff ffa7 	bl	81af4 <__retarget_lock_release_recursive>
   81ba6:	f04f 30ff 	mov.w	r0, #4294967295
   81baa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81bae:	bf00      	nop
   81bb0:	20000430 	.word	0x20000430
   81bb4:	00081c24 	.word	0x00081c24
   81bb8:	00000000 	.word	0x00000000
   81bbc:	0000205b 	.word	0x0000205b
   81bc0:	2c206425 	.word	0x2c206425
   81bc4:	00000000 	.word	0x00000000
   81bc8:	0d0a205d 	.word	0x0d0a205d
   81bcc:	00000000 	.word	0x00000000
   81bd0:	304e4143 	.word	0x304e4143
   81bd4:	73656d20 	.word	0x73656d20
   81bd8:	65676173 	.word	0x65676173
   81bdc:	72726120 	.word	0x72726120
   81be0:	64657669 	.word	0x64657669
   81be4:	206e6920 	.word	0x206e6920
   81be8:	2d6e6f6e 	.word	0x2d6e6f6e
   81bec:	64657375 	.word	0x64657375
   81bf0:	69616d20 	.word	0x69616d20
   81bf4:	786f626c 	.word	0x786f626c
   81bf8:	00000d0a 	.word	0x00000d0a
   81bfc:	6c756e28 	.word	0x6c756e28
   81c00:	0000296c 	.word	0x0000296c
   81c04:	3a525245 	.word	0x3a525245
   81c08:	52415520 	.word	0x52415520
   81c0c:	58522054 	.word	0x58522054
   81c10:	66756220 	.word	0x66756220
   81c14:	20726566 	.word	0x20726566
   81c18:	66207369 	.word	0x66207369
   81c1c:	0a6c6c75 	.word	0x0a6c6c75
   81c20:	0000000d 	.word	0x0000000d

00081c24 <_global_impure_ptr>:
   81c24:	20000008                                ... 

00081c28 <_init>:
   81c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81c2a:	bf00      	nop
   81c2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   81c2e:	bc08      	pop	{r3}
   81c30:	469e      	mov	lr, r3
   81c32:	4770      	bx	lr

00081c34 <__init_array_start>:
   81c34:	00081a9d 	.word	0x00081a9d

00081c38 <__frame_dummy_init_array_entry>:
   81c38:	00080119                                ....

00081c3c <_fini>:
   81c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81c3e:	bf00      	nop
   81c40:	bcf8      	pop	{r3, r4, r5, r6, r7}
   81c42:	bc08      	pop	{r3}
   81c44:	469e      	mov	lr, r3
   81c46:	4770      	bx	lr

00081c48 <__fini_array_start>:
   81c48:	000800f5 	.word	0x000800f5
