// Seed: 1321667846
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = 1'b0;
  wire id_2;
  assign id_1 = 1;
  wire id_4;
  wire id_5;
  wire id_6 = id_3;
  wire id_7;
  assign id_5 = id_4;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always begin
    deassign id_16;
    id_16 <= 1;
  end
  module_0(
      id_15
  );
  wire id_17;
endmodule
