// Seed: 430014425
module module_0;
  wor  id_1 = 1;
  tri0 id_3 = 1 - 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = {id_4, 1'h0};
  wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.type_4 = 0;
endmodule
module module_2 (
    output supply0 id_0,
    input  uwire   id_1,
    input  supply0 id_2,
    output uwire   id_3
);
  assign id_0 = id_1;
  module_0 modCall_1 ();
  assign modCall_1.type_4 = 0;
  assign id_0 = id_2;
endmodule
