{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd " "Source file: C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1696775782877 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1696775782877 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd " "Source file: C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1696775782894 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1696775782894 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd " "Source file: C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1696775782910 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1696775782910 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696775783181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696775783182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  8 16:36:23 2023 " "Processing started: Sun Oct  8 16:36:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696775783182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696775783182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO " "Command: quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696775783182 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696775783393 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696775783393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gecko.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gecko.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GECKO " "Found entity 1: GECKO" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696775789265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696775789266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696775789267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hubne/desktop/computer_architecture/lab_3/template/vhdl/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hubne/desktop/computer_architecture/lab_3/template/vhdl/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-synth " "Found design unit 1: add_sub-synth" {  } { { "../vhdl/add_sub.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/add_sub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789510 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../vhdl/add_sub.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/add_sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696775789510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hubne/desktop/computer_architecture/lab_3/template/vhdl/buttons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hubne/desktop/computer_architecture/lab_3/template/vhdl/buttons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buttons-synth " "Found design unit 1: buttons-synth" {  } { { "../vhdl/buttons.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/buttons.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789512 ""} { "Info" "ISGN_ENTITY_NAME" "1 buttons " "Found entity 1: buttons" {  } { { "../vhdl/buttons.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/buttons.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696775789512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hubne/desktop/computer_architecture/lab_3/template/vhdl/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hubne/desktop/computer_architecture/lab_3/template/vhdl/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-synth " "Found design unit 1: comparator-synth" {  } { { "../vhdl/comparator.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/comparator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789513 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../vhdl/comparator.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696775789513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hubne/desktop/computer_architecture/lab_3/template/vhdl/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hubne/desktop/computer_architecture/lab_3/template/vhdl/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-synth " "Found design unit 1: controller-synth" {  } { { "../vhdl/controller.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789515 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../vhdl/controller.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696775789515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hubne/desktop/computer_architecture/lab_3/template/vhdl/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hubne/desktop/computer_architecture/lab_3/template/vhdl/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-synth " "Found design unit 1: decoder-synth" {  } { { "../vhdl/decoder.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789516 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../vhdl/decoder.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696775789516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hubne/desktop/computer_architecture/lab_3/template/vhdl/extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hubne/desktop/computer_architecture/lab_3/template/vhdl/extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend-synth " "Found design unit 1: extend-synth" {  } { { "../vhdl/extend.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/extend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789516 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "../vhdl/extend.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/extend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696775789516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hubne/desktop/computer_architecture/lab_3/template/vhdl/ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hubne/desktop/computer_architecture/lab_3/template/vhdl/ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-synth " "Found design unit 1: IR-synth" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789517 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696775789517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hubne/desktop/computer_architecture/lab_3/template/vhdl/leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hubne/desktop/computer_architecture/lab_3/template/vhdl/leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDs-synth " "Found design unit 1: LEDs-synth" {  } { { "../vhdl/LEDs.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/LEDs.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789518 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "../vhdl/LEDs.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/LEDs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696775789518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hubne/desktop/computer_architecture/lab_3/template/vhdl/logic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hubne/desktop/computer_architecture/lab_3/template/vhdl/logic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_unit-synth " "Found design unit 1: logic_unit-synth" {  } { { "../vhdl/logic_unit.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/logic_unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789519 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "../vhdl/logic_unit.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/logic_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696775789519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hubne/desktop/computer_architecture/lab_3/template/vhdl/multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hubne/desktop/computer_architecture/lab_3/template/vhdl/multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-synth " "Found design unit 1: multiplexer-synth" {  } { { "../vhdl/multiplexer.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/multiplexer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789520 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../vhdl/multiplexer.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/multiplexer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696775789520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hubne/desktop/computer_architecture/lab_3/template/vhdl/mux2x5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hubne/desktop/computer_architecture/lab_3/template/vhdl/mux2x5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x5-synth " "Found design unit 1: mux2x5-synth" {  } { { "../vhdl/mux2x5.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/mux2x5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789521 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "../vhdl/mux2x5.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/mux2x5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696775789521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hubne/desktop/computer_architecture/lab_3/template/vhdl/mux2x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hubne/desktop/computer_architecture/lab_3/template/vhdl/mux2x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x16-synth " "Found design unit 1: mux2x16-synth" {  } { { "../vhdl/mux2x16.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/mux2x16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789522 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x16 " "Found entity 1: mux2x16" {  } { { "../vhdl/mux2x16.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/mux2x16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696775789522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hubne/desktop/computer_architecture/lab_3/template/vhdl/mux2x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hubne/desktop/computer_architecture/lab_3/template/vhdl/mux2x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x32-synth " "Found design unit 1: mux2x32-synth" {  } { { "../vhdl/mux2x32.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/mux2x32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789522 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "../vhdl/mux2x32.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/mux2x32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696775789522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hubne/desktop/computer_architecture/lab_3/template/vhdl/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hubne/desktop/computer_architecture/lab_3/template/vhdl/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-synth " "Found design unit 1: PC-synth" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/PC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789523 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696775789523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hubne/desktop/computer_architecture/lab_3/template/vhdl/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hubne/desktop/computer_architecture/lab_3/template/vhdl/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-synth " "Found design unit 1: RAM-synth" {  } { { "../vhdl/RAM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/RAM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789524 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../vhdl/RAM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696775789524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hubne/desktop/computer_architecture/lab_3/template/vhdl/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hubne/desktop/computer_architecture/lab_3/template/vhdl/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-synth " "Found design unit 1: register_file-synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/register_file.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789525 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696775789525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hubne/desktop/computer_architecture/lab_3/template/vhdl/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hubne/desktop/computer_architecture/lab_3/template/vhdl/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-synth " "Found design unit 1: ROM-synth" {  } { { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789526 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696775789526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hubne/desktop/computer_architecture/lab_3/template/vhdl/rom_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hubne/desktop/computer_architecture/lab_3/template/vhdl/rom_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_block-SYN " "Found design unit 1: rom_block-SYN" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789527 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_Block " "Found entity 1: ROM_Block" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696775789527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hubne/desktop/computer_architecture/lab_3/template/vhdl/shift_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hubne/desktop/computer_architecture/lab_3/template/vhdl/shift_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_unit-synth " "Found design unit 1: shift_unit-synth" {  } { { "../vhdl/shift_unit.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/shift_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789528 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_unit " "Found entity 1: shift_unit" {  } { { "../vhdl/shift_unit.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/shift_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696775789528 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GECKO " "Elaborating entity \"GECKO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696775789564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDs LEDs:LEDs_0 " "Elaborating entity \"LEDs\" for hierarchy \"LEDs:LEDs_0\"" {  } { { "GECKO.bdf" "LEDs_0" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 160 1040 1176 336 "LEDs_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696775789566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder_0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder_0\"" {  } { { "GECKO.bdf" "decoder_0" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 96 408 544 232 "decoder_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696775789567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:inst " "Elaborating entity \"CPU\" for hierarchy \"CPU:inst\"" {  } { { "GECKO.bdf" "inst" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696775789568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller CPU:inst\|controller:controller_0 " "Elaborating entity \"controller\" for hierarchy \"CPU:inst\|controller:controller_0\"" {  } { { "CPU.bdf" "controller_0" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { -208 240 400 112 "controller_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696775789569 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "save_opx controller.vhd(164) " "VHDL Process Statement warning at controller.vhd(164): signal \"save_opx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/controller.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/controller.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696775789570 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "save_op controller.vhd(198) " "VHDL Process Statement warning at controller.vhd(198): signal \"save_op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/controller.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/controller.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696775789570 "|GECKO|CPU:inst|controller:controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR CPU:inst\|IR:IR_0 " "Elaborating entity \"IR\" for hierarchy \"CPU:inst\|IR:IR_0\"" {  } { { "CPU.bdf" "IR_0" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 88 24 136 184 "IR_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696775789571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x16 CPU:inst\|mux2x16:mux_addr " "Elaborating entity \"mux2x16\" for hierarchy \"CPU:inst\|mux2x16:mux_addr\"" {  } { { "CPU.bdf" "mux_addr" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { -40 1088 1144 56 "mux_addr" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696775789578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:inst\|PC:PC_0 " "Elaborating entity \"PC\" for hierarchy \"CPU:inst\|PC:PC_0\"" {  } { { "CPU.bdf" "PC_0" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { -184 808 968 -8 "PC_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696775789579 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en PC.vhd(27) " "VHDL Process Statement warning at PC.vhd(27): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/PC.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696775789579 "|GECKO|CPU:inst|PC:PC_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "address_save PC.vhd(22) " "VHDL Process Statement warning at PC.vhd(22): inferring latch(es) for signal or variable \"address_save\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/PC.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1696775789579 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_save\[0\] PC.vhd(22) " "Inferred latch for \"address_save\[0\]\" at PC.vhd(22)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/PC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696775789580 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_save\[1\] PC.vhd(22) " "Inferred latch for \"address_save\[1\]\" at PC.vhd(22)" {  } { { "../vhdl/PC.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/PC.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696775789580 "|GECKO|CPU:inst|PC:PC_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:inst\|ALU:alu_0 " "Elaborating entity \"ALU\" for hierarchy \"CPU:inst\|ALU:alu_0\"" {  } { { "CPU.bdf" "alu_0" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 904 992 232 "alu_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696775789580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer CPU:inst\|ALU:alu_0\|multiplexer:multiplexer_0 " "Elaborating entity \"multiplexer\" for hierarchy \"CPU:inst\|ALU:alu_0\|multiplexer:multiplexer_0\"" {  } { { "ALU.bdf" "multiplexer_0" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/ALU.bdf" { { -168 544 648 -32 "multiplexer_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696775789581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub CPU:inst\|ALU:alu_0\|add_sub:add_sub_0 " "Elaborating entity \"add_sub\" for hierarchy \"CPU:inst\|ALU:alu_0\|add_sub:add_sub_0\"" {  } { { "ALU.bdf" "add_sub_0" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/ALU.bdf" { { -168 160 416 -72 "add_sub_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696775789582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator CPU:inst\|ALU:alu_0\|comparator:comparator_0 " "Elaborating entity \"comparator\" for hierarchy \"CPU:inst\|ALU:alu_0\|comparator:comparator_0\"" {  } { { "ALU.bdf" "comparator_0" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/ALU.bdf" { { -40 160 416 64 "comparator_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696775789583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_unit CPU:inst\|ALU:alu_0\|logic_unit:logic_unit_0 " "Elaborating entity \"logic_unit\" for hierarchy \"CPU:inst\|ALU:alu_0\|logic_unit:logic_unit_0\"" {  } { { "ALU.bdf" "logic_unit_0" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/ALU.bdf" { { 80 160 416 176 "logic_unit_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696775789584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_unit CPU:inst\|ALU:alu_0\|shift_unit:shift_unit_0 " "Elaborating entity \"shift_unit\" for hierarchy \"CPU:inst\|ALU:alu_0\|shift_unit:shift_unit_0\"" {  } { { "ALU.bdf" "shift_unit_0" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/ALU.bdf" { { 192 160 416 288 "shift_unit_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696775789585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file CPU:inst\|register_file:register_file_0 " "Elaborating entity \"register_file\" for hierarchy \"CPU:inst\|register_file:register_file_0\"" {  } { { "CPU.bdf" "register_file_0" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696775789587 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wren register_file.vhd(42) " "VHDL Process Statement warning at register_file.vhd(42): signal \"wren\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/register_file.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696775789587 "|GECKO|CPU:inst|register_file:register_file_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aw register_file.vhd(42) " "VHDL Process Statement warning at register_file.vhd(42): signal \"aw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/register_file.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696775789587 "|GECKO|CPU:inst|register_file:register_file_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg register_file.vhd(49) " "VHDL Process Statement warning at register_file.vhd(49): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/register_file.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696775789587 "|GECKO|CPU:inst|register_file:register_file_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg register_file.vhd(55) " "VHDL Process Statement warning at register_file.vhd(55): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/register_file.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696775789587 "|GECKO|CPU:inst|register_file:register_file_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 CPU:inst\|mux2x5:mux_aw " "Elaborating entity \"mux2x5\" for hierarchy \"CPU:inst\|mux2x5:mux_aw\"" {  } { { "CPU.bdf" "mux_aw" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 152 440 496 248 "mux_aw" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696775789588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 CPU:inst\|mux2x32:mux_data " "Elaborating entity \"mux2x32\" for hierarchy \"CPU:inst\|mux2x32:mux_data\"" {  } { { "CPU.bdf" "mux_data" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 144 1136 1192 240 "mux_data" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696775789589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend CPU:inst\|extend:extend_0 " "Elaborating entity \"extend\" for hierarchy \"CPU:inst\|extend:extend_0\"" {  } { { "CPU.bdf" "extend_0" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 24 568 752 104 "extend_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696775789590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM_0 " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM_0\"" {  } { { "GECKO.bdf" "ROM_0" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696775789591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Block ROM:ROM_0\|ROM_Block:file_search " "Elaborating entity \"ROM_Block\" for hierarchy \"ROM:ROM_0\|ROM_Block:file_search\"" {  } { { "../vhdl/ROM.vhd" "file_search" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696775789592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\"" {  } { { "../vhdl/ROM_Block.vhd" "altsyncram_component" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696775789617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\"" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696775789618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696775789619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696775789619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696775789619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../quartus/ROM.hex " "Parameter \"init_file\" = \"../quartus/ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696775789619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696775789619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696775789619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696775789619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696775789619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696775789619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696775789619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696775789619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696775789619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696775789619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696775789619 ""}  } { { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696775789619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rna1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rna1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rna1 " "Found entity 1: altsyncram_rna1" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775789652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696775789652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rna1 ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated " "Elaborating entity \"altsyncram_rna1\" for hierarchy \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696775789652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_0 " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_0\"" {  } { { "GECKO.bdf" "RAM_0" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 816 960 296 "RAM_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696775789655 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram RAM.vhd(38) " "VHDL Process Statement warning at RAM.vhd(38): signal \"ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/RAM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/RAM.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1696775789656 "|GECKO|RAM:RAM_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttons buttons:buttons_0 " "Elaborating entity \"buttons\" for hierarchy \"buttons:buttons_0\"" {  } { { "GECKO.bdf" "buttons_0" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 160 1248 1384 336 "buttons_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696775789657 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[31\]\" " "Converted tri-state node \"rddata\[31\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[30\]\" " "Converted tri-state node \"rddata\[30\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[29\]\" " "Converted tri-state node \"rddata\[29\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[28\]\" " "Converted tri-state node \"rddata\[28\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[27\]\" " "Converted tri-state node \"rddata\[27\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[26\]\" " "Converted tri-state node \"rddata\[26\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[25\]\" " "Converted tri-state node \"rddata\[25\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[24\]\" " "Converted tri-state node \"rddata\[24\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[23\]\" " "Converted tri-state node \"rddata\[23\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[22\]\" " "Converted tri-state node \"rddata\[22\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[21\]\" " "Converted tri-state node \"rddata\[21\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[20\]\" " "Converted tri-state node \"rddata\[20\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[19\]\" " "Converted tri-state node \"rddata\[19\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[18\]\" " "Converted tri-state node \"rddata\[18\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[17\]\" " "Converted tri-state node \"rddata\[17\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[16\]\" " "Converted tri-state node \"rddata\[16\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[15\]\" " "Converted tri-state node \"rddata\[15\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[14\]\" " "Converted tri-state node \"rddata\[14\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[13\]\" " "Converted tri-state node \"rddata\[13\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[12\]\" " "Converted tri-state node \"rddata\[12\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[11\]\" " "Converted tri-state node \"rddata\[11\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[10\]\" " "Converted tri-state node \"rddata\[10\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[9\]\" " "Converted tri-state node \"rddata\[9\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[8\]\" " "Converted tri-state node \"rddata\[8\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[7\]\" " "Converted tri-state node \"rddata\[7\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[6\]\" " "Converted tri-state node \"rddata\[6\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[5\]\" " "Converted tri-state node \"rddata\[5\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[4\]\" " "Converted tri-state node \"rddata\[4\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[3\]\" " "Converted tri-state node \"rddata\[3\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[2\]\" " "Converted tri-state node \"rddata\[2\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[1\]\" " "Converted tri-state node \"rddata\[1\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"rddata\[0\]\" " "Converted tri-state node \"rddata\[0\]\" into a selector" {  } { { "../vhdl/IR.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/IR.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1696775789857 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1696775789857 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "CPU:inst\|register_file:register_file_0\|reg_rtl_0 " "Inferred RAM node \"CPU:inst\|register_file:register_file_0\|reg_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1696775789944 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "CPU:inst\|register_file:register_file_0\|reg_rtl_1 " "Inferred RAM node \"CPU:inst\|register_file:register_file_0\|reg_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1696775789946 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPU:inst\|register_file:register_file_0\|reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CPU:inst\|register_file:register_file_0\|reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696775790183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696775790183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696775790183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696775790183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696775790183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696775790183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696775790183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696775790183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696775790183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696775790183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696775790183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696775790183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696775790183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696775790183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/GECKO.ram0_register_file_87c776fc.hdl.mif " "Parameter INIT_FILE set to db/GECKO.ram0_register_file_87c776fc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696775790183 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1696775790183 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPU:inst\|register_file:register_file_0\|reg_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"CPU:inst\|register_file:register_file_0\|reg_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696775790183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696775790183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696775790183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696775790183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696775790183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696775790183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696775790183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696775790183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696775790183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696775790183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696775790183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696775790183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696775790183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696775790183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/GECKO.ram0_register_file_87c776fc.hdl.mif " "Parameter INIT_FILE set to db/GECKO.ram0_register_file_87c776fc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696775790183 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1696775790183 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1696775790183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0 " "Elaborated megafunction instantiation \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696775790197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0 " "Instantiated megafunction \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696775790197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696775790197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696775790197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696775790197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696775790197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696775790197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696775790197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696775790197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696775790197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696775790197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696775790197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696775790197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696775790197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696775790197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/GECKO.ram0_register_file_87c776fc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/GECKO.ram0_register_file_87c776fc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696775790197 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696775790197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_usi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_usi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_usi1 " "Found entity 1: altsyncram_usi1" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696775790227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696775790227 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[0\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[1\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[2\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[3\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[4\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[5\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[6\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[7\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[8\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[9\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[10\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[11\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[12\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[13\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[14\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[15\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[16\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[17\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[18\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[19\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[20\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[21\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[22\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[23\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[24\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[25\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 560 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[26\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[27\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 602 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[28\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[29\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[30\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[31\] " "Synthesized away node \"ROM:ROM_0\|ROM_Block:file_search\|altsyncram:altsyncram_component\|altsyncram_rna1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_rna1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_rna1.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../vhdl/ROM_Block.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM_Block.vhd" 85 0 0 } } { "../vhdl/ROM.vhd" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/vhdl/ROM.vhd" 37 0 0 } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 176 616 736 296 "ROM_0" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|ROM:ROM_0|ROM_Block:file_search|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a0 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a1 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a2 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a3 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a4 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a5 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a6 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a7 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a8 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a9 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a10 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 339 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a11 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a12 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a13 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a14 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a15 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 489 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a16 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a17 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a18 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 579 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a19 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a20 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 639 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a21 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a22 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 699 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a23 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 729 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a24 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a25 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 789 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a26 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a27 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 849 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a28 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a29 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a30 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a31 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_1\|altsyncram_usi1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_1|altsyncram_usi1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a0 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a1 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a2 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a3 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a4 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a5 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a6 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a7 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a8 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a9 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a10 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 339 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a11 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a12 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a13 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a14 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a15 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 489 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a16 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a17 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a18 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 579 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a19 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a20 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 639 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a21 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a22 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 699 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a23 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 729 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a24 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a25 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 789 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a26 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a27 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 849 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a28 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a29 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a30 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a31 " "Synthesized away node \"CPU:inst\|register_file:register_file_0\|altsyncram:reg_rtl_0\|altsyncram_usi1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_usi1.tdf" "" { Text "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/db/altsyncram_usi1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/CPU.bdf" { { 120 600 752 264 "register_file_0" "" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790366 "|GECKO|CPU:inst|register_file:register_file_0|altsyncram:reg_rtl_0|altsyncram_usi1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1696775790366 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1696775790366 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[11\] GND " "Pin \"row1\[11\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -96 1192 1368 -80 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[10\] GND " "Pin \"row1\[10\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -96 1192 1368 -80 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[9\] GND " "Pin \"row1\[9\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -96 1192 1368 -80 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[8\] GND " "Pin \"row1\[8\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -96 1192 1368 -80 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[7\] GND " "Pin \"row1\[7\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -96 1192 1368 -80 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[6\] GND " "Pin \"row1\[6\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -96 1192 1368 -80 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[5\] GND " "Pin \"row1\[5\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -96 1192 1368 -80 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[4\] GND " "Pin \"row1\[4\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -96 1192 1368 -80 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[3\] GND " "Pin \"row1\[3\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -96 1192 1368 -80 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[2\] GND " "Pin \"row1\[2\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -96 1192 1368 -80 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[1\] GND " "Pin \"row1\[1\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -96 1192 1368 -80 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row1\[0\] GND " "Pin \"row1\[0\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -96 1192 1368 -80 "row1\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[11\] GND " "Pin \"row2\[11\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -112 1192 1368 -96 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[10\] GND " "Pin \"row2\[10\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -112 1192 1368 -96 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[9\] GND " "Pin \"row2\[9\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -112 1192 1368 -96 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[8\] GND " "Pin \"row2\[8\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -112 1192 1368 -96 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[7\] GND " "Pin \"row2\[7\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -112 1192 1368 -96 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[6\] GND " "Pin \"row2\[6\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -112 1192 1368 -96 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[5\] GND " "Pin \"row2\[5\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -112 1192 1368 -96 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[4\] GND " "Pin \"row2\[4\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -112 1192 1368 -96 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[3\] GND " "Pin \"row2\[3\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -112 1192 1368 -96 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[2\] GND " "Pin \"row2\[2\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -112 1192 1368 -96 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[1\] GND " "Pin \"row2\[1\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -112 1192 1368 -96 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row2\[0\] GND " "Pin \"row2\[0\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -112 1192 1368 -96 "row2\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[11\] GND " "Pin \"row3\[11\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -128 1192 1368 -112 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row3[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[10\] GND " "Pin \"row3\[10\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -128 1192 1368 -112 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row3[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[9\] GND " "Pin \"row3\[9\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -128 1192 1368 -112 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row3[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[8\] GND " "Pin \"row3\[8\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -128 1192 1368 -112 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row3[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[7\] GND " "Pin \"row3\[7\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -128 1192 1368 -112 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[6\] GND " "Pin \"row3\[6\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -128 1192 1368 -112 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[5\] GND " "Pin \"row3\[5\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -128 1192 1368 -112 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[4\] GND " "Pin \"row3\[4\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -128 1192 1368 -112 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[3\] GND " "Pin \"row3\[3\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -128 1192 1368 -112 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[2\] GND " "Pin \"row3\[2\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -128 1192 1368 -112 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[1\] GND " "Pin \"row3\[1\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -128 1192 1368 -112 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row3\[0\] GND " "Pin \"row3\[0\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -128 1192 1368 -112 "row3\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[11\] GND " "Pin \"row4\[11\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -144 1192 1368 -128 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row4[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[10\] GND " "Pin \"row4\[10\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -144 1192 1368 -128 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row4[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[9\] GND " "Pin \"row4\[9\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -144 1192 1368 -128 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row4[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[8\] GND " "Pin \"row4\[8\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -144 1192 1368 -128 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row4[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[7\] GND " "Pin \"row4\[7\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -144 1192 1368 -128 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[6\] GND " "Pin \"row4\[6\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -144 1192 1368 -128 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[5\] GND " "Pin \"row4\[5\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -144 1192 1368 -128 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[4\] GND " "Pin \"row4\[4\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -144 1192 1368 -128 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[3\] GND " "Pin \"row4\[3\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -144 1192 1368 -128 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[2\] GND " "Pin \"row4\[2\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -144 1192 1368 -128 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[1\] GND " "Pin \"row4\[1\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -144 1192 1368 -128 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row4\[0\] GND " "Pin \"row4\[0\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -144 1192 1368 -128 "row4\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[11\] GND " "Pin \"row5\[11\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -160 1192 1368 -144 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row5[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[10\] GND " "Pin \"row5\[10\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -160 1192 1368 -144 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row5[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[9\] GND " "Pin \"row5\[9\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -160 1192 1368 -144 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row5[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[8\] GND " "Pin \"row5\[8\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -160 1192 1368 -144 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row5[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[7\] GND " "Pin \"row5\[7\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -160 1192 1368 -144 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[6\] GND " "Pin \"row5\[6\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -160 1192 1368 -144 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[5\] GND " "Pin \"row5\[5\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -160 1192 1368 -144 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[4\] GND " "Pin \"row5\[4\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -160 1192 1368 -144 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[3\] GND " "Pin \"row5\[3\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -160 1192 1368 -144 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[2\] GND " "Pin \"row5\[2\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -160 1192 1368 -144 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[1\] GND " "Pin \"row5\[1\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -160 1192 1368 -144 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row5\[0\] GND " "Pin \"row5\[0\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -160 1192 1368 -144 "row5\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[11\] GND " "Pin \"row6\[11\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -176 1192 1368 -160 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row6[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[10\] GND " "Pin \"row6\[10\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -176 1192 1368 -160 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row6[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[9\] GND " "Pin \"row6\[9\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -176 1192 1368 -160 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row6[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[8\] GND " "Pin \"row6\[8\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -176 1192 1368 -160 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row6[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[7\] GND " "Pin \"row6\[7\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -176 1192 1368 -160 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[6\] GND " "Pin \"row6\[6\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -176 1192 1368 -160 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[5\] GND " "Pin \"row6\[5\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -176 1192 1368 -160 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[4\] GND " "Pin \"row6\[4\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -176 1192 1368 -160 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[3\] GND " "Pin \"row6\[3\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -176 1192 1368 -160 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[2\] GND " "Pin \"row6\[2\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -176 1192 1368 -160 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[1\] GND " "Pin \"row6\[1\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -176 1192 1368 -160 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row6\[0\] GND " "Pin \"row6\[0\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -176 1192 1368 -160 "row6\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[11\] GND " "Pin \"row7\[11\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -192 1192 1368 -176 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row7[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[10\] GND " "Pin \"row7\[10\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -192 1192 1368 -176 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row7[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[9\] GND " "Pin \"row7\[9\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -192 1192 1368 -176 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row7[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[8\] GND " "Pin \"row7\[8\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -192 1192 1368 -176 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row7[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[7\] GND " "Pin \"row7\[7\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -192 1192 1368 -176 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row7[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[6\] GND " "Pin \"row7\[6\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -192 1192 1368 -176 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[5\] GND " "Pin \"row7\[5\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -192 1192 1368 -176 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[4\] GND " "Pin \"row7\[4\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -192 1192 1368 -176 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[3\] GND " "Pin \"row7\[3\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -192 1192 1368 -176 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[2\] GND " "Pin \"row7\[2\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -192 1192 1368 -176 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[1\] GND " "Pin \"row7\[1\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -192 1192 1368 -176 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row7\[0\] GND " "Pin \"row7\[0\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -192 1192 1368 -176 "row7\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[11\] GND " "Pin \"row8\[11\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -208 1192 1368 -192 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row8[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[10\] GND " "Pin \"row8\[10\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -208 1192 1368 -192 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row8[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[9\] GND " "Pin \"row8\[9\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -208 1192 1368 -192 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row8[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[8\] GND " "Pin \"row8\[8\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -208 1192 1368 -192 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row8[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[7\] GND " "Pin \"row8\[7\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -208 1192 1368 -192 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row8[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[6\] GND " "Pin \"row8\[6\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -208 1192 1368 -192 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[5\] GND " "Pin \"row8\[5\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -208 1192 1368 -192 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[4\] GND " "Pin \"row8\[4\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -208 1192 1368 -192 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[3\] GND " "Pin \"row8\[3\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -208 1192 1368 -192 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[2\] GND " "Pin \"row8\[2\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -208 1192 1368 -192 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[1\] GND " "Pin \"row8\[1\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -208 1192 1368 -192 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row8\[0\] GND " "Pin \"row8\[0\]\" is stuck at GND" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { -208 1192 1368 -192 "row8\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696775790428 "|GECKO|row8[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696775790428 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "303 " "303 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1696775790436 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696775790535 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696775790535 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_buttons\[0\] " "No output dependent on input pin \"in_buttons\[0\]\"" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 88 1328 1552 104 "in_buttons" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790562 "|GECKO|in_buttons[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_buttons\[1\] " "No output dependent on input pin \"in_buttons\[1\]\"" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 88 1328 1552 104 "in_buttons" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790562 "|GECKO|in_buttons[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_buttons\[2\] " "No output dependent on input pin \"in_buttons\[2\]\"" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 88 1328 1552 104 "in_buttons" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790562 "|GECKO|in_buttons[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_buttons\[3\] " "No output dependent on input pin \"in_buttons\[3\]\"" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 88 1328 1552 104 "in_buttons" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790562 "|GECKO|in_buttons[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 352 -24 144 368 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790562 "|GECKO|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 368 -24 144 384 "reset_n" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696775790562 "|GECKO|reset_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1696775790562 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696775790562 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696775790562 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696775790562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 247 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 247 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696775790583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  8 16:36:30 2023 " "Processing ended: Sun Oct  8 16:36:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696775790583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696775790583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696775790583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696775790583 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1696775791529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696775791529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  8 16:36:31 2023 " "Processing started: Sun Oct  8 16:36:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696775791529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1696775791529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off GECKO -c GECKO " "Command: quartus_fit --read_settings_files=off --write_settings_files=off GECKO -c GECKO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1696775791529 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1696775791585 ""}
{ "Info" "0" "" "Project  = GECKO" {  } {  } 0 0 "Project  = GECKO" 0 0 "Fitter" 0 0 1696775791585 ""}
{ "Info" "0" "" "Revision = GECKO" {  } {  } 0 0 "Revision = GECKO" 0 0 "Fitter" 0 0 1696775791585 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1696775791621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1696775791621 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "GECKO EP4CE30F23C8 " "Selected device EP4CE30F23C8 for design \"GECKO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1696775791625 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696775791662 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696775791662 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1696775791779 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1696775791782 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696775791842 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696775791842 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696775791842 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696775791842 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696775791842 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1696775791842 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696775791843 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696775791843 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696775791843 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696775791843 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1696775791843 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1696775791845 ""}
{ "Info" "ISTA_SDC_FOUND" "GECKO.sdc " "Reading SDC File: 'GECKO.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1696775792262 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1696775792266 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696775792266 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696775792266 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696775792266 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1696775792266 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1696775792268 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1696775792268 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1696775792268 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696775792268 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696775792269 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1696775792269 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1696775792269 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1696775792269 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1696775792269 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1696775792269 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1696775792269 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_BA\[0\] " "Node \"SDRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_BA\[1\] " "Node \"SDRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CKE " "Node \"SDRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CLK " "Node \"SDRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQM\[0\] " "Node \"SDRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQM\[1\] " "Node \"SDRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[0\] " "Node \"SDRAM_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[10\] " "Node \"SDRAM_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[11\] " "Node \"SDRAM_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[12\] " "Node \"SDRAM_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[13\] " "Node \"SDRAM_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[14\] " "Node \"SDRAM_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[15\] " "Node \"SDRAM_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[1\] " "Node \"SDRAM_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[2\] " "Node \"SDRAM_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[3\] " "Node \"SDRAM_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[4\] " "Node \"SDRAM_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[5\] " "Node \"SDRAM_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[6\] " "Node \"SDRAM_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[7\] " "Node \"SDRAM_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[8\] " "Node \"SDRAM_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_D\[9\] " "Node \"SDRAM_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_N_CAS " "Node \"SDRAM_N_CAS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_N_CAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_N_CS " "Node \"SDRAM_N_CS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_N_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_N_RAS " "Node \"SDRAM_N_RAS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_N_RAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_N_WE " "Node \"SDRAM_N_WE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_N_WE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_addr\[0\] " "Node \"SDRAM_addr\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_addr\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_addr\[10\] " "Node \"SDRAM_addr\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_addr\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_addr\[11\] " "Node \"SDRAM_addr\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_addr\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_addr\[12\] " "Node \"SDRAM_addr\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_addr\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_addr\[1\] " "Node \"SDRAM_addr\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_addr\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_addr\[2\] " "Node \"SDRAM_addr\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_addr\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_addr\[3\] " "Node \"SDRAM_addr\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_addr\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_addr\[4\] " "Node \"SDRAM_addr\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_addr\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_addr\[5\] " "Node \"SDRAM_addr\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_addr\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_addr\[6\] " "Node \"SDRAM_addr\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_addr\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_addr\[7\] " "Node \"SDRAM_addr\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_addr\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_addr\[8\] " "Node \"SDRAM_addr\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_addr\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_addr\[9\] " "Node \"SDRAM_addr\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_addr\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "row9\[0\] " "Node \"row9\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "row9\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "row9\[10\] " "Node \"row9\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "row9\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "row9\[11\] " "Node \"row9\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "row9\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "row9\[1\] " "Node \"row9\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "row9\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "row9\[2\] " "Node \"row9\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "row9\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "row9\[3\] " "Node \"row9\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "row9\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "row9\[4\] " "Node \"row9\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "row9\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "row9\[5\] " "Node \"row9\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "row9\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "row9\[6\] " "Node \"row9\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "row9\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "row9\[7\] " "Node \"row9\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "row9\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "row9\[8\] " "Node \"row9\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "row9\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "row9\[9\] " "Node \"row9\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "row9\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1696775792323 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1696775792323 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696775792324 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1696775792327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1696775792975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696775793009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1696775793021 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1696775793061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696775793061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1696775793227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y22 X10_Y32 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y22 to location X10_Y32" {  } { { "loc" "" { Generic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y22 to location X10_Y32"} { { 12 { 0 ""} 0 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1696775793865 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1696775793865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1696775793903 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1696775793903 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1696775793903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696775793906 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1696775793989 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696775793996 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696775794119 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696775794119 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696775794271 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696775794520 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1696775794748 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 Cyclone IV E " "6 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_buttons\[0\] 3.3-V LVTTL B11 " "Pin in_buttons\[0\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { in_buttons[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_buttons\[0\]" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 88 1328 1552 104 "in_buttons" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696775794758 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_buttons\[1\] 3.3-V LVTTL A11 " "Pin in_buttons\[1\] uses I/O standard 3.3-V LVTTL at A11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { in_buttons[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_buttons\[1\]" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 88 1328 1552 104 "in_buttons" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696775794758 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_buttons\[2\] 3.3-V LVTTL B12 " "Pin in_buttons\[2\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { in_buttons[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_buttons\[2\]" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 88 1328 1552 104 "in_buttons" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696775794758 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_buttons\[3\] 3.3-V LVTTL A12 " "Pin in_buttons\[3\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { in_buttons[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_buttons\[3\]" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 88 1328 1552 104 "in_buttons" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696775794758 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL T1 " "Pin clk uses I/O standard 3.3-V LVTTL at T1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 352 -24 144 368 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696775794758 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVTTL AB11 " "Pin reset_n uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { reset_n } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "GECKO.bdf" "" { Schematic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.bdf" { { 368 -24 144 384 "reset_n" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1696775794758 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1696775794758 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.fit.smsg " "Generated suppressed messages file C:/Users/hubne/Desktop/computer_architecture/lab_3/template/quartus/GECKO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1696775794785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 57 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5544 " "Peak virtual memory: 5544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696775794997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  8 16:36:34 2023 " "Processing ended: Sun Oct  8 16:36:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696775794997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696775794997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696775794997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1696775794997 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1696775795898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696775795898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  8 16:36:35 2023 " "Processing started: Sun Oct  8 16:36:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696775795898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1696775795898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off GECKO -c GECKO " "Command: quartus_asm --read_settings_files=off --write_settings_files=off GECKO -c GECKO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1696775795898 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1696775796076 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1696775796618 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1696775796641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696775796765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  8 16:36:36 2023 " "Processing ended: Sun Oct  8 16:36:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696775796765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696775796765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696775796765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1696775796765 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1696775797330 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1696775797686 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696775797686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  8 16:36:37 2023 " "Processing started: Sun Oct  8 16:36:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696775797686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1696775797686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta GECKO -c GECKO " "Command: quartus_sta GECKO -c GECKO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1696775797686 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1696775797753 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1696775797832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1696775797832 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696775797873 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696775797873 ""}
{ "Info" "ISTA_SDC_FOUND" "GECKO.sdc " "Reading SDC File: 'GECKO.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1696775798027 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1696775798032 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1696775798038 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696775798040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696775798046 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696775798050 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696775798052 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696775798054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 16.000 " "Worst-case minimum pulse width slack is 16.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696775798055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696775798055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 clk  " "   16.000               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696775798055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696775798055 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1696775798060 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1696775798074 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1696775798238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696775798289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696775798296 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696775798298 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696775798300 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696775798302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 16.000 " "Worst-case minimum pulse width slack is 16.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696775798303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696775798303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 clk  " "   16.000               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696775798303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696775798303 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1696775798305 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696775798384 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696775798386 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696775798388 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696775798389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 16.000 " "Worst-case minimum pulse width slack is 16.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696775798390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696775798390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 clk  " "   16.000               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696775798390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696775798390 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1696775798675 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1696775798675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696775798703 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  8 16:36:38 2023 " "Processing ended: Sun Oct  8 16:36:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696775798703 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696775798703 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696775798703 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1696775798703 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 306 s " "Quartus Prime Full Compilation was successful. 0 errors, 306 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1696775799305 ""}
