# =======================================================
# XDL REPORT MODE $Revision: 1.8 $
# time: Wed Mar 27 10:19:41 2013
# cmd: /opt/Xilinx/14.1/ISE_DS/ISE/bin/lin/unwrapped/xdl -report xc5vlx30t
# =======================================================
(xdl_resource_report v0.2 xc5vlx30tff323-3 virtex5
# **************************************************************************
# *                                                                        *
# * Tile Resources                                                         *
# *                                                                        *
# **************************************************************************
(tiles 89 104
	(tile 0 0 NULL_X0Y88 NULL 0
	)
	(tile 0 1 NULL_X1Y88 NULL 0
	)
	(tile 0 2 T_TERM_INT_D_X0Y79 T_TERM_INT_D 0
	)
	(tile 0 3 NULL_X3Y88 NULL 0
	)
	(tile 0 4 NULL_X4Y88 NULL 0
	)
	(tile 0 5 T_TERM_INT_D_X1Y79 T_TERM_INT_D 0
	)
	(tile 0 6 NULL_X6Y88 NULL 0
	)
	(tile 0 7 T_TERM_INT_D_X2Y79 T_TERM_INT_D 0
	)
	(tile 0 8 NULL_X8Y88 NULL 0
	)
	(tile 0 9 NULL_X9Y88 NULL 0
	)
	(tile 0 10 T_TERM_INT_D_X3Y79 T_TERM_INT_D 0
	)
	(tile 0 11 NULL_X11Y88 NULL 0
	)
	(tile 0 12 T_TERM_INT_D_X4Y79 T_TERM_INT_D 0
	)
	(tile 0 13 NULL_X13Y88 NULL 0
	)
	(tile 0 14 T_TERM_INT_D_X5Y79 T_TERM_INT_D 0
	)
	(tile 0 15 NULL_X15Y88 NULL 0
	)
	(tile 0 16 NULL_X16Y88 NULL 0
	)
	(tile 0 17 NULL_X17Y88 NULL 0
	)
	(tile 0 18 T_TERM_INT_D_X6Y79 T_TERM_INT_D 0
	)
	(tile 0 19 NULL_X19Y88 NULL 0
	)
	(tile 0 20 T_TERM_INT_D_X7Y79 T_TERM_INT_D 0
	)
	(tile 0 21 NULL_X21Y88 NULL 0
	)
	(tile 0 22 T_TERM_INT_D_X8Y79 T_TERM_INT_D 0
	)
	(tile 0 23 NULL_X23Y88 NULL 0
	)
	(tile 0 24 NULL_X24Y88 NULL 0
	)
	(tile 0 25 NULL_X25Y88 NULL 0
	)
	(tile 0 26 T_TERM_INT_D_X9Y79 T_TERM_INT_D 0
	)
	(tile 0 27 NULL_X27Y88 NULL 0
	)
	(tile 0 28 T_TERM_INT_D_X10Y79 T_TERM_INT_D 0
	)
	(tile 0 29 NULL_X29Y88 NULL 0
	)
	(tile 0 30 T_TERM_INT_D_X11Y79 T_TERM_INT_D 0
	)
	(tile 0 31 NULL_X31Y88 NULL 0
	)
	(tile 0 32 T_TERM_INT_D_X12Y79 T_TERM_INT_D 0
	)
	(tile 0 33 NULL_X33Y88 NULL 0
	)
	(tile 0 34 NULL_X34Y88 NULL 0
	)
	(tile 0 35 T_TERM_INT_D_X13Y79 T_TERM_INT_D 0
	)
	(tile 0 36 NULL_X36Y88 NULL 0
	)
	(tile 0 37 T_TERM_INT_D_X14Y79 T_TERM_INT_D 0
	)
	(tile 0 38 NULL_X38Y88 NULL 0
	)
	(tile 0 39 T_TERM_INT_D_X15Y79 T_TERM_INT_D 0
	)
	(tile 0 40 NULL_X40Y88 NULL 0
	)
	(tile 0 41 T_TERM_INT_D_X16Y79 T_TERM_INT_D 0
	)
	(tile 0 42 NULL_X42Y88 NULL 0
	)
	(tile 0 43 NULL_X43Y88 NULL 0
	)
	(tile 0 44 T_TERM_INT_D_X17Y79 T_TERM_INT_D 0
	)
	(tile 0 45 NULL_X45Y88 NULL 0
	)
	(tile 0 46 NULL_X46Y88 NULL 0
	)
	(tile 0 47 NULL_X47Y88 NULL 0
	)
	(tile 0 48 NULL_X48Y88 NULL 0
	)
	(tile 0 49 CLK_TERM_TOP_X48Y88 CLK_TERM_TOP 0
	)
	(tile 0 50 NULL_X50Y88 NULL 0
	)
	(tile 0 51 T_TERM_INT_D_X18Y79 T_TERM_INT_D 0
	)
	(tile 0 52 NULL_X52Y88 NULL 0
	)
	(tile 0 53 T_TERM_INT_D_X19Y79 T_TERM_INT_D 0
	)
	(tile 0 54 NULL_X54Y88 NULL 0
	)
	(tile 0 55 T_TERM_INT_D_X20Y79 T_TERM_INT_D 0
	)
	(tile 0 56 NULL_X56Y88 NULL 0
	)
	(tile 0 57 T_TERM_INT_D_X21Y79 T_TERM_INT_D 0
	)
	(tile 0 58 NULL_X58Y88 NULL 0
	)
	(tile 0 59 NULL_X59Y88 NULL 0
	)
	(tile 0 60 T_TERM_INT_D_X22Y79 T_TERM_INT_D 0
	)
	(tile 0 61 NULL_X61Y88 NULL 0
	)
	(tile 0 62 T_TERM_INT_D_X23Y79 T_TERM_INT_D 0
	)
	(tile 0 63 NULL_X63Y88 NULL 0
	)
	(tile 0 64 T_TERM_INT_D_X24Y79 T_TERM_INT_D 0
	)
	(tile 0 65 NULL_X65Y88 NULL 0
	)
	(tile 0 66 T_TERM_INT_D_X25Y79 T_TERM_INT_D 0
	)
	(tile 0 67 NULL_X67Y88 NULL 0
	)
	(tile 0 68 NULL_X68Y88 NULL 0
	)
	(tile 0 69 T_TERM_INT_D_X26Y79 T_TERM_INT_D 0
	)
	(tile 0 70 NULL_X70Y88 NULL 0
	)
	(tile 0 71 NULL_X71Y88 NULL 0
	)
	(tile 0 72 T_TERM_INT_D_X27Y79 T_TERM_INT_D 0
	)
	(tile 0 73 NULL_X73Y88 NULL 0
	)
	(tile 0 74 T_TERM_INT_D_X28Y79 T_TERM_INT_D 0
	)
	(tile 0 75 NULL_X75Y88 NULL 0
	)
	(tile 0 76 T_TERM_INT_D_X29Y79 T_TERM_INT_D 0
	)
	(tile 0 77 NULL_X77Y88 NULL 0
	)
	(tile 0 78 T_TERM_INT_D_X30Y79 T_TERM_INT_D 0
	)
	(tile 0 79 NULL_X79Y88 NULL 0
	)
	(tile 0 80 NULL_X80Y88 NULL 0
	)
	(tile 0 81 T_TERM_INT_D_X31Y79 T_TERM_INT_D 0
	)
	(tile 0 82 NULL_X82Y88 NULL 0
	)
	(tile 0 83 NULL_X83Y88 NULL 0
	)
	(tile 0 84 NULL_X84Y88 NULL 0
	)
	(tile 0 85 NULL_X85Y88 NULL 0
	)
	(tile 0 86 NULL_X86Y88 NULL 0
	)
	(tile 0 87 NULL_X87Y88 NULL 0
	)
	(tile 0 88 T_TERM_INT_D_X32Y79 T_TERM_INT_D 0
	)
	(tile 0 89 NULL_X89Y88 NULL 0
	)
	(tile 0 90 T_TERM_INT_D_X33Y79 T_TERM_INT_D 0
	)
	(tile 0 91 NULL_X91Y88 NULL 0
	)
	(tile 0 92 T_TERM_INT_D_X34Y79 T_TERM_INT_D 0
	)
	(tile 0 93 NULL_X93Y88 NULL 0
	)
	(tile 0 94 T_TERM_INT_D_X35Y79 T_TERM_INT_D 0
	)
	(tile 0 95 NULL_X95Y88 NULL 0
	)
	(tile 0 96 T_TERM_INT_D_X36Y79 T_TERM_INT_D 0
	)
	(tile 0 97 NULL_X97Y88 NULL 0
	)
	(tile 0 98 NULL_X98Y88 NULL 0
	)
	(tile 0 99 NULL_X99Y88 NULL 0
	)
	(tile 0 100 T_TERM_INT_D_X37Y79 T_TERM_INT_D 0
	)
	(tile 0 101 NULL_X101Y88 NULL 0
	)
	(tile 0 102 NULL_X102Y88 NULL 0
	)
	(tile 0 103 NULL_X103Y88 NULL 0
	)
	(tile 1 0 LIOB_X0Y79 LIOB 2
		(primitive_site IOB_X0Y158 IOBS unbonded 7)
		(primitive_site IOB_X0Y159 IOBM unbonded 7)
	)
	(tile 1 1 L_TERM_INT_X0Y79 L_TERM_INT 0
	)
	(tile 1 2 INT_X0Y79 INT 1
		(primitive_site TIEOFF_X0Y79 TIEOFF internal 3)
	)
	(tile 1 3 INT_INTERFACE_X0Y79 INT_INTERFACE 0
	)
	(tile 1 4 IOI_X0Y79 IOI 6
		(primitive_site OLOGIC_X0Y158 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y158 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y158 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y159 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y159 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y159 ILOGIC internal 24)
	)
	(tile 1 5 INT_X1Y79 INT 1
		(primitive_site TIEOFF_X1Y79 TIEOFF internal 3)
	)
	(tile 1 6 CLBLM_X1Y79 CLBLM 2
		(primitive_site SLICE_X0Y79 SLICEM internal 50)
		(primitive_site SLICE_X1Y79 SLICEL internal 45)
	)
	(tile 1 7 INT_X2Y79 INT 1
		(primitive_site TIEOFF_X2Y79 TIEOFF internal 3)
	)
	(tile 1 8 CLBLL_X2Y79 CLBLL 2
		(primitive_site SLICE_X2Y79 SLICEL internal 45)
		(primitive_site SLICE_X3Y79 SLICEL internal 45)
	)
	(tile 1 9 CFG_VBRK_X2Y79 CFG_VBRK 0
	)
	(tile 1 10 INT_X3Y79 INT 1
		(primitive_site TIEOFF_X3Y79 TIEOFF internal 3)
	)
	(tile 1 11 CLBLM_X3Y79 CLBLM 2
		(primitive_site SLICE_X4Y79 SLICEM internal 50)
		(primitive_site SLICE_X5Y79 SLICEL internal 45)
	)
	(tile 1 12 INT_X4Y79 INT 1
		(primitive_site TIEOFF_X4Y79 TIEOFF internal 3)
	)
	(tile 1 13 CLBLL_X4Y79 CLBLL 2
		(primitive_site SLICE_X6Y79 SLICEL internal 45)
		(primitive_site SLICE_X7Y79 SLICEL internal 45)
	)
	(tile 1 14 INT_X5Y79 INT 1
		(primitive_site TIEOFF_X5Y79 TIEOFF internal 3)
	)
	(tile 1 15 INT_INTERFACE_X5Y79 INT_INTERFACE 0
	)
	(tile 1 16 NULL_X16Y87 NULL 0
	)
	(tile 1 17 CFG_VBRK_X5Y79 CFG_VBRK 0
	)
	(tile 1 18 INT_X6Y79 INT 1
		(primitive_site TIEOFF_X6Y79 TIEOFF internal 3)
	)
	(tile 1 19 CLBLM_X6Y79 CLBLM 2
		(primitive_site SLICE_X8Y79 SLICEM internal 50)
		(primitive_site SLICE_X9Y79 SLICEL internal 45)
	)
	(tile 1 20 INT_X7Y79 INT 1
		(primitive_site TIEOFF_X7Y79 TIEOFF internal 3)
	)
	(tile 1 21 CLBLM_X7Y79 CLBLM 2
		(primitive_site SLICE_X10Y79 SLICEM internal 50)
		(primitive_site SLICE_X11Y79 SLICEL internal 45)
	)
	(tile 1 22 INT_X8Y79 INT 1
		(primitive_site TIEOFF_X8Y79 TIEOFF internal 3)
	)
	(tile 1 23 INT_INTERFACE_X8Y79 INT_INTERFACE 0
	)
	(tile 1 24 NULL_X24Y87 NULL 0
	)
	(tile 1 25 CFG_VBRK_X8Y79 CFG_VBRK 0
	)
	(tile 1 26 INT_X9Y79 INT 1
		(primitive_site TIEOFF_X9Y79 TIEOFF internal 3)
	)
	(tile 1 27 CLBLM_X9Y79 CLBLM 2
		(primitive_site SLICE_X12Y79 SLICEM internal 50)
		(primitive_site SLICE_X13Y79 SLICEL internal 45)
	)
	(tile 1 28 INT_X10Y79 INT 1
		(primitive_site TIEOFF_X10Y79 TIEOFF internal 3)
	)
	(tile 1 29 CLBLL_X10Y79 CLBLL 2
		(primitive_site SLICE_X14Y79 SLICEL internal 45)
		(primitive_site SLICE_X15Y79 SLICEL internal 45)
	)
	(tile 1 30 INT_X11Y79 INT 1
		(primitive_site TIEOFF_X11Y79 TIEOFF internal 3)
	)
	(tile 1 31 CLBLM_X11Y79 CLBLM 2
		(primitive_site SLICE_X16Y79 SLICEM internal 50)
		(primitive_site SLICE_X17Y79 SLICEL internal 45)
	)
	(tile 1 32 INT_X12Y79 INT 1
		(primitive_site TIEOFF_X12Y79 TIEOFF internal 3)
	)
	(tile 1 33 CLBLL_X12Y79 CLBLL 2
		(primitive_site SLICE_X18Y79 SLICEL internal 45)
		(primitive_site SLICE_X19Y79 SLICEL internal 45)
	)
	(tile 1 34 CFG_VBRK_X12Y79 CFG_VBRK 0
	)
	(tile 1 35 INT_X13Y79 INT 1
		(primitive_site TIEOFF_X13Y79 TIEOFF internal 3)
	)
	(tile 1 36 CLBLM_X13Y79 CLBLM 2
		(primitive_site SLICE_X20Y79 SLICEM internal 50)
		(primitive_site SLICE_X21Y79 SLICEL internal 45)
	)
	(tile 1 37 INT_X14Y79 INT 1
		(primitive_site TIEOFF_X14Y79 TIEOFF internal 3)
	)
	(tile 1 38 CLBLL_X14Y79 CLBLL 2
		(primitive_site SLICE_X22Y79 SLICEL internal 45)
		(primitive_site SLICE_X23Y79 SLICEL internal 45)
	)
	(tile 1 39 INT_X15Y79 INT 1
		(primitive_site TIEOFF_X15Y79 TIEOFF internal 3)
	)
	(tile 1 40 CLBLM_X15Y79 CLBLM 2
		(primitive_site SLICE_X24Y79 SLICEM internal 50)
		(primitive_site SLICE_X25Y79 SLICEL internal 45)
	)
	(tile 1 41 INT_X16Y79 INT 1
		(primitive_site TIEOFF_X16Y79 TIEOFF internal 3)
	)
	(tile 1 42 CLBLL_X16Y79 CLBLL 2
		(primitive_site SLICE_X26Y79 SLICEL internal 45)
		(primitive_site SLICE_X27Y79 SLICEL internal 45)
	)
	(tile 1 43 CFG_VBRK_X16Y79 CFG_VBRK 0
	)
	(tile 1 44 INT_X17Y79 INT 1
		(primitive_site TIEOFF_X17Y79 TIEOFF internal 3)
	)
	(tile 1 45 INT_INTERFACE_X17Y79 INT_INTERFACE 0
	)
	(tile 1 46 INT_BUFS_L_X17Y79 INT_BUFS_L 0
	)
	(tile 1 47 NULL_X47Y87 NULL 0
	)
	(tile 1 48 NULL_X48Y87 NULL 0
	)
	(tile 1 49 NULL_X49Y87 NULL 0
	)
	(tile 1 50 INT_BUFS_R_X18Y79 INT_BUFS_R 0
	)
	(tile 1 51 INT_X18Y79 INT 1
		(primitive_site TIEOFF_X18Y79 TIEOFF internal 3)
	)
	(tile 1 52 CLBLM_X18Y79 CLBLM 2
		(primitive_site SLICE_X28Y79 SLICEM internal 50)
		(primitive_site SLICE_X29Y79 SLICEL internal 45)
	)
	(tile 1 53 INT_X19Y79 INT 1
		(primitive_site TIEOFF_X19Y79 TIEOFF internal 3)
	)
	(tile 1 54 CLBLL_X19Y79 CLBLL 2
		(primitive_site SLICE_X30Y79 SLICEL internal 45)
		(primitive_site SLICE_X31Y79 SLICEL internal 45)
	)
	(tile 1 55 INT_X20Y79 INT 1
		(primitive_site TIEOFF_X20Y79 TIEOFF internal 3)
	)
	(tile 1 56 CLBLM_X20Y79 CLBLM 2
		(primitive_site SLICE_X32Y79 SLICEM internal 50)
		(primitive_site SLICE_X33Y79 SLICEL internal 45)
	)
	(tile 1 57 INT_X21Y79 INT 1
		(primitive_site TIEOFF_X21Y79 TIEOFF internal 3)
	)
	(tile 1 58 CLBLL_X21Y79 CLBLL 2
		(primitive_site SLICE_X34Y79 SLICEL internal 45)
		(primitive_site SLICE_X35Y79 SLICEL internal 45)
	)
	(tile 1 59 CFG_VBRK_X21Y79 CFG_VBRK 0
	)
	(tile 1 60 INT_X22Y79 INT 1
		(primitive_site TIEOFF_X22Y79 TIEOFF internal 3)
	)
	(tile 1 61 CLBLM_X22Y79 CLBLM 2
		(primitive_site SLICE_X36Y79 SLICEM internal 50)
		(primitive_site SLICE_X37Y79 SLICEL internal 45)
	)
	(tile 1 62 INT_X23Y79 INT 1
		(primitive_site TIEOFF_X23Y79 TIEOFF internal 3)
	)
	(tile 1 63 CLBLL_X23Y79 CLBLL 2
		(primitive_site SLICE_X38Y79 SLICEL internal 45)
		(primitive_site SLICE_X39Y79 SLICEL internal 45)
	)
	(tile 1 64 INT_X24Y79 INT 1
		(primitive_site TIEOFF_X24Y79 TIEOFF internal 3)
	)
	(tile 1 65 CLBLM_X24Y79 CLBLM 2
		(primitive_site SLICE_X40Y79 SLICEM internal 50)
		(primitive_site SLICE_X41Y79 SLICEL internal 45)
	)
	(tile 1 66 INT_X25Y79 INT 1
		(primitive_site TIEOFF_X25Y79 TIEOFF internal 3)
	)
	(tile 1 67 CLBLL_X25Y79 CLBLL 2
		(primitive_site SLICE_X42Y79 SLICEL internal 45)
		(primitive_site SLICE_X43Y79 SLICEL internal 45)
	)
	(tile 1 68 CFG_VBRK_X25Y79 CFG_VBRK 0
	)
	(tile 1 69 INT_X26Y79 INT 1
		(primitive_site TIEOFF_X26Y79 TIEOFF internal 3)
	)
	(tile 1 70 INT_INTERFACE_X26Y79 INT_INTERFACE 0
	)
	(tile 1 71 NULL_X71Y87 NULL 0
	)
	(tile 1 72 INT_X27Y79 INT 1
		(primitive_site TIEOFF_X27Y79 TIEOFF internal 3)
	)
	(tile 1 73 CLBLM_X27Y79 CLBLM 2
		(primitive_site SLICE_X44Y79 SLICEM internal 50)
		(primitive_site SLICE_X45Y79 SLICEL internal 45)
	)
	(tile 1 74 INT_X28Y79 INT 1
		(primitive_site TIEOFF_X28Y79 TIEOFF internal 3)
	)
	(tile 1 75 CLBLL_X28Y79 CLBLL 2
		(primitive_site SLICE_X46Y79 SLICEL internal 45)
		(primitive_site SLICE_X47Y79 SLICEL internal 45)
	)
	(tile 1 76 INT_X29Y79 INT 1
		(primitive_site TIEOFF_X29Y79 TIEOFF internal 3)
	)
	(tile 1 77 CLBLM_X29Y79 CLBLM 2
		(primitive_site SLICE_X48Y79 SLICEM internal 50)
		(primitive_site SLICE_X49Y79 SLICEL internal 45)
	)
	(tile 1 78 INT_X30Y79 INT 1
		(primitive_site TIEOFF_X30Y79 TIEOFF internal 3)
	)
	(tile 1 79 CLBLL_X30Y79 CLBLL 2
		(primitive_site SLICE_X50Y79 SLICEL internal 45)
		(primitive_site SLICE_X51Y79 SLICEL internal 45)
	)
	(tile 1 80 CFG_VBRK_X30Y79 CFG_VBRK 0
	)
	(tile 1 81 INT_X31Y79 INT 1
		(primitive_site TIEOFF_X31Y79 TIEOFF internal 3)
	)
	(tile 1 82 INT_INTERFACE_X31Y79 INT_INTERFACE 0
	)
	(tile 1 83 INT_BUFS_L_X31Y79 INT_BUFS_L 0
	)
	(tile 1 84 IOI_X31Y79 IOI 6
		(primitive_site OLOGIC_X2Y158 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y158 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y158 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y159 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y159 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y159 ILOGIC internal 24)
	)
	(tile 1 85 RIOB_X31Y79 RIOB 2
		(primitive_site IOB_X2Y158 IOBS unbonded 7)
		(primitive_site IOB_X2Y159 IOBM unbonded 7)
	)
	(tile 1 86 INT_BUFS_R_X32Y79 INT_BUFS_R 0
	)
	(tile 1 87 CFG_VBRK_X32Y79 CFG_VBRK 0
	)
	(tile 1 88 INT_X32Y79 INT 1
		(primitive_site TIEOFF_X32Y79 TIEOFF internal 3)
	)
	(tile 1 89 CLBLM_X32Y79 CLBLM 2
		(primitive_site SLICE_X52Y79 SLICEM internal 50)
		(primitive_site SLICE_X53Y79 SLICEL internal 45)
	)
	(tile 1 90 INT_X33Y79 INT 1
		(primitive_site TIEOFF_X33Y79 TIEOFF internal 3)
	)
	(tile 1 91 CLBLL_X33Y79 CLBLL 2
		(primitive_site SLICE_X54Y79 SLICEL internal 45)
		(primitive_site SLICE_X55Y79 SLICEL internal 45)
	)
	(tile 1 92 INT_X34Y79 INT 1
		(primitive_site TIEOFF_X34Y79 TIEOFF internal 3)
	)
	(tile 1 93 CLBLM_X34Y79 CLBLM 2
		(primitive_site SLICE_X56Y79 SLICEM internal 50)
		(primitive_site SLICE_X57Y79 SLICEL internal 45)
	)
	(tile 1 94 INT_X35Y79 INT 1
		(primitive_site TIEOFF_X35Y79 TIEOFF internal 3)
	)
	(tile 1 95 CLBLL_X35Y79 CLBLL 2
		(primitive_site SLICE_X58Y79 SLICEL internal 45)
		(primitive_site SLICE_X59Y79 SLICEL internal 45)
	)
	(tile 1 96 INT_X36Y79 INT 1
		(primitive_site TIEOFF_X36Y79 TIEOFF internal 3)
	)
	(tile 1 97 INT_INTERFACE_X36Y79 INT_INTERFACE 0
	)
	(tile 1 98 NULL_X98Y87 NULL 0
	)
	(tile 1 99 CFG_VBRK_X36Y79 CFG_VBRK 0
	)
	(tile 1 100 INT_X37Y79 INT 1
		(primitive_site TIEOFF_X37Y79 TIEOFF internal 3)
	)
	(tile 1 101 GTP_INT_INTERFACE_X37Y79 GTP_INT_INTERFACE 0
	)
	(tile 1 102 R_TERM_INT_X37Y79 R_TERM_INT 0
	)
	(tile 1 103 NULL_X103Y87 NULL 0
	)
	(tile 2 0 LIOB_X0Y78 LIOB 2
		(primitive_site IOB_X0Y156 IOBS unbonded 7)
		(primitive_site IOB_X0Y157 IOBM unbonded 7)
	)
	(tile 2 1 L_TERM_INT_X0Y78 L_TERM_INT 0
	)
	(tile 2 2 INT_X0Y78 INT 1
		(primitive_site TIEOFF_X0Y78 TIEOFF internal 3)
	)
	(tile 2 3 INT_INTERFACE_X0Y78 INT_INTERFACE 0
	)
	(tile 2 4 IOI_X0Y78 IOI 6
		(primitive_site OLOGIC_X0Y156 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y156 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y156 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y157 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y157 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y157 ILOGIC internal 24)
	)
	(tile 2 5 INT_X1Y78 INT 1
		(primitive_site TIEOFF_X1Y78 TIEOFF internal 3)
	)
	(tile 2 6 CLBLM_X1Y78 CLBLM 2
		(primitive_site SLICE_X0Y78 SLICEM internal 50)
		(primitive_site SLICE_X1Y78 SLICEL internal 45)
	)
	(tile 2 7 INT_X2Y78 INT 1
		(primitive_site TIEOFF_X2Y78 TIEOFF internal 3)
	)
	(tile 2 8 CLBLL_X2Y78 CLBLL 2
		(primitive_site SLICE_X2Y78 SLICEL internal 45)
		(primitive_site SLICE_X3Y78 SLICEL internal 45)
	)
	(tile 2 9 CFG_VBRK_X2Y78 CFG_VBRK 0
	)
	(tile 2 10 INT_X3Y78 INT 1
		(primitive_site TIEOFF_X3Y78 TIEOFF internal 3)
	)
	(tile 2 11 CLBLM_X3Y78 CLBLM 2
		(primitive_site SLICE_X4Y78 SLICEM internal 50)
		(primitive_site SLICE_X5Y78 SLICEL internal 45)
	)
	(tile 2 12 INT_X4Y78 INT 1
		(primitive_site TIEOFF_X4Y78 TIEOFF internal 3)
	)
	(tile 2 13 CLBLL_X4Y78 CLBLL 2
		(primitive_site SLICE_X6Y78 SLICEL internal 45)
		(primitive_site SLICE_X7Y78 SLICEL internal 45)
	)
	(tile 2 14 INT_X5Y78 INT 1
		(primitive_site TIEOFF_X5Y78 TIEOFF internal 3)
	)
	(tile 2 15 INT_INTERFACE_X5Y78 INT_INTERFACE 0
	)
	(tile 2 16 NULL_X16Y86 NULL 0
	)
	(tile 2 17 CFG_VBRK_X5Y78 CFG_VBRK 0
	)
	(tile 2 18 INT_X6Y78 INT 1
		(primitive_site TIEOFF_X6Y78 TIEOFF internal 3)
	)
	(tile 2 19 CLBLM_X6Y78 CLBLM 2
		(primitive_site SLICE_X8Y78 SLICEM internal 50)
		(primitive_site SLICE_X9Y78 SLICEL internal 45)
	)
	(tile 2 20 INT_X7Y78 INT 1
		(primitive_site TIEOFF_X7Y78 TIEOFF internal 3)
	)
	(tile 2 21 CLBLM_X7Y78 CLBLM 2
		(primitive_site SLICE_X10Y78 SLICEM internal 50)
		(primitive_site SLICE_X11Y78 SLICEL internal 45)
	)
	(tile 2 22 INT_X8Y78 INT 1
		(primitive_site TIEOFF_X8Y78 TIEOFF internal 3)
	)
	(tile 2 23 INT_INTERFACE_X8Y78 INT_INTERFACE 0
	)
	(tile 2 24 NULL_X24Y86 NULL 0
	)
	(tile 2 25 CFG_VBRK_X8Y78 CFG_VBRK 0
	)
	(tile 2 26 INT_X9Y78 INT 1
		(primitive_site TIEOFF_X9Y78 TIEOFF internal 3)
	)
	(tile 2 27 CLBLM_X9Y78 CLBLM 2
		(primitive_site SLICE_X12Y78 SLICEM internal 50)
		(primitive_site SLICE_X13Y78 SLICEL internal 45)
	)
	(tile 2 28 INT_X10Y78 INT 1
		(primitive_site TIEOFF_X10Y78 TIEOFF internal 3)
	)
	(tile 2 29 CLBLL_X10Y78 CLBLL 2
		(primitive_site SLICE_X14Y78 SLICEL internal 45)
		(primitive_site SLICE_X15Y78 SLICEL internal 45)
	)
	(tile 2 30 INT_X11Y78 INT 1
		(primitive_site TIEOFF_X11Y78 TIEOFF internal 3)
	)
	(tile 2 31 CLBLM_X11Y78 CLBLM 2
		(primitive_site SLICE_X16Y78 SLICEM internal 50)
		(primitive_site SLICE_X17Y78 SLICEL internal 45)
	)
	(tile 2 32 INT_X12Y78 INT 1
		(primitive_site TIEOFF_X12Y78 TIEOFF internal 3)
	)
	(tile 2 33 CLBLL_X12Y78 CLBLL 2
		(primitive_site SLICE_X18Y78 SLICEL internal 45)
		(primitive_site SLICE_X19Y78 SLICEL internal 45)
	)
	(tile 2 34 CFG_VBRK_X12Y78 CFG_VBRK 0
	)
	(tile 2 35 INT_X13Y78 INT 1
		(primitive_site TIEOFF_X13Y78 TIEOFF internal 3)
	)
	(tile 2 36 CLBLM_X13Y78 CLBLM 2
		(primitive_site SLICE_X20Y78 SLICEM internal 50)
		(primitive_site SLICE_X21Y78 SLICEL internal 45)
	)
	(tile 2 37 INT_X14Y78 INT 1
		(primitive_site TIEOFF_X14Y78 TIEOFF internal 3)
	)
	(tile 2 38 CLBLL_X14Y78 CLBLL 2
		(primitive_site SLICE_X22Y78 SLICEL internal 45)
		(primitive_site SLICE_X23Y78 SLICEL internal 45)
	)
	(tile 2 39 INT_X15Y78 INT 1
		(primitive_site TIEOFF_X15Y78 TIEOFF internal 3)
	)
	(tile 2 40 CLBLM_X15Y78 CLBLM 2
		(primitive_site SLICE_X24Y78 SLICEM internal 50)
		(primitive_site SLICE_X25Y78 SLICEL internal 45)
	)
	(tile 2 41 INT_X16Y78 INT 1
		(primitive_site TIEOFF_X16Y78 TIEOFF internal 3)
	)
	(tile 2 42 CLBLL_X16Y78 CLBLL 2
		(primitive_site SLICE_X26Y78 SLICEL internal 45)
		(primitive_site SLICE_X27Y78 SLICEL internal 45)
	)
	(tile 2 43 CFG_VBRK_X16Y78 CFG_VBRK 0
	)
	(tile 2 44 INT_X17Y78 INT 1
		(primitive_site TIEOFF_X17Y78 TIEOFF internal 3)
	)
	(tile 2 45 INT_INTERFACE_X17Y78 INT_INTERFACE 0
	)
	(tile 2 46 INT_BUFS_L_X17Y78 INT_BUFS_L 0
	)
	(tile 2 47 NULL_X47Y86 NULL 0
	)
	(tile 2 48 NULL_X48Y86 NULL 0
	)
	(tile 2 49 NULL_X49Y86 NULL 0
	)
	(tile 2 50 INT_BUFS_R_X18Y78 INT_BUFS_R 0
	)
	(tile 2 51 INT_X18Y78 INT 1
		(primitive_site TIEOFF_X18Y78 TIEOFF internal 3)
	)
	(tile 2 52 CLBLM_X18Y78 CLBLM 2
		(primitive_site SLICE_X28Y78 SLICEM internal 50)
		(primitive_site SLICE_X29Y78 SLICEL internal 45)
	)
	(tile 2 53 INT_X19Y78 INT 1
		(primitive_site TIEOFF_X19Y78 TIEOFF internal 3)
	)
	(tile 2 54 CLBLL_X19Y78 CLBLL 2
		(primitive_site SLICE_X30Y78 SLICEL internal 45)
		(primitive_site SLICE_X31Y78 SLICEL internal 45)
	)
	(tile 2 55 INT_X20Y78 INT 1
		(primitive_site TIEOFF_X20Y78 TIEOFF internal 3)
	)
	(tile 2 56 CLBLM_X20Y78 CLBLM 2
		(primitive_site SLICE_X32Y78 SLICEM internal 50)
		(primitive_site SLICE_X33Y78 SLICEL internal 45)
	)
	(tile 2 57 INT_X21Y78 INT 1
		(primitive_site TIEOFF_X21Y78 TIEOFF internal 3)
	)
	(tile 2 58 CLBLL_X21Y78 CLBLL 2
		(primitive_site SLICE_X34Y78 SLICEL internal 45)
		(primitive_site SLICE_X35Y78 SLICEL internal 45)
	)
	(tile 2 59 CFG_VBRK_X21Y78 CFG_VBRK 0
	)
	(tile 2 60 INT_X22Y78 INT 1
		(primitive_site TIEOFF_X22Y78 TIEOFF internal 3)
	)
	(tile 2 61 CLBLM_X22Y78 CLBLM 2
		(primitive_site SLICE_X36Y78 SLICEM internal 50)
		(primitive_site SLICE_X37Y78 SLICEL internal 45)
	)
	(tile 2 62 INT_X23Y78 INT 1
		(primitive_site TIEOFF_X23Y78 TIEOFF internal 3)
	)
	(tile 2 63 CLBLL_X23Y78 CLBLL 2
		(primitive_site SLICE_X38Y78 SLICEL internal 45)
		(primitive_site SLICE_X39Y78 SLICEL internal 45)
	)
	(tile 2 64 INT_X24Y78 INT 1
		(primitive_site TIEOFF_X24Y78 TIEOFF internal 3)
	)
	(tile 2 65 CLBLM_X24Y78 CLBLM 2
		(primitive_site SLICE_X40Y78 SLICEM internal 50)
		(primitive_site SLICE_X41Y78 SLICEL internal 45)
	)
	(tile 2 66 INT_X25Y78 INT 1
		(primitive_site TIEOFF_X25Y78 TIEOFF internal 3)
	)
	(tile 2 67 CLBLL_X25Y78 CLBLL 2
		(primitive_site SLICE_X42Y78 SLICEL internal 45)
		(primitive_site SLICE_X43Y78 SLICEL internal 45)
	)
	(tile 2 68 CFG_VBRK_X25Y78 CFG_VBRK 0
	)
	(tile 2 69 INT_X26Y78 INT 1
		(primitive_site TIEOFF_X26Y78 TIEOFF internal 3)
	)
	(tile 2 70 INT_INTERFACE_X26Y78 INT_INTERFACE 0
	)
	(tile 2 71 NULL_X71Y86 NULL 0
	)
	(tile 2 72 INT_X27Y78 INT 1
		(primitive_site TIEOFF_X27Y78 TIEOFF internal 3)
	)
	(tile 2 73 CLBLM_X27Y78 CLBLM 2
		(primitive_site SLICE_X44Y78 SLICEM internal 50)
		(primitive_site SLICE_X45Y78 SLICEL internal 45)
	)
	(tile 2 74 INT_X28Y78 INT 1
		(primitive_site TIEOFF_X28Y78 TIEOFF internal 3)
	)
	(tile 2 75 CLBLL_X28Y78 CLBLL 2
		(primitive_site SLICE_X46Y78 SLICEL internal 45)
		(primitive_site SLICE_X47Y78 SLICEL internal 45)
	)
	(tile 2 76 INT_X29Y78 INT 1
		(primitive_site TIEOFF_X29Y78 TIEOFF internal 3)
	)
	(tile 2 77 CLBLM_X29Y78 CLBLM 2
		(primitive_site SLICE_X48Y78 SLICEM internal 50)
		(primitive_site SLICE_X49Y78 SLICEL internal 45)
	)
	(tile 2 78 INT_X30Y78 INT 1
		(primitive_site TIEOFF_X30Y78 TIEOFF internal 3)
	)
	(tile 2 79 CLBLL_X30Y78 CLBLL 2
		(primitive_site SLICE_X50Y78 SLICEL internal 45)
		(primitive_site SLICE_X51Y78 SLICEL internal 45)
	)
	(tile 2 80 CFG_VBRK_X30Y78 CFG_VBRK 0
	)
	(tile 2 81 INT_X31Y78 INT 1
		(primitive_site TIEOFF_X31Y78 TIEOFF internal 3)
	)
	(tile 2 82 INT_INTERFACE_X31Y78 INT_INTERFACE 0
	)
	(tile 2 83 INT_BUFS_L_X31Y78 INT_BUFS_L 0
	)
	(tile 2 84 IOI_X31Y78 IOI 6
		(primitive_site OLOGIC_X2Y156 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y156 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y156 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y157 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y157 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y157 ILOGIC internal 24)
	)
	(tile 2 85 RIOB_X31Y78 RIOB 2
		(primitive_site IOB_X2Y156 IOBS unbonded 7)
		(primitive_site IOB_X2Y157 IOBM unbonded 7)
	)
	(tile 2 86 INT_BUFS_R_X32Y78 INT_BUFS_R 0
	)
	(tile 2 87 CFG_VBRK_X32Y78 CFG_VBRK 0
	)
	(tile 2 88 INT_X32Y78 INT 1
		(primitive_site TIEOFF_X32Y78 TIEOFF internal 3)
	)
	(tile 2 89 CLBLM_X32Y78 CLBLM 2
		(primitive_site SLICE_X52Y78 SLICEM internal 50)
		(primitive_site SLICE_X53Y78 SLICEL internal 45)
	)
	(tile 2 90 INT_X33Y78 INT 1
		(primitive_site TIEOFF_X33Y78 TIEOFF internal 3)
	)
	(tile 2 91 CLBLL_X33Y78 CLBLL 2
		(primitive_site SLICE_X54Y78 SLICEL internal 45)
		(primitive_site SLICE_X55Y78 SLICEL internal 45)
	)
	(tile 2 92 INT_X34Y78 INT 1
		(primitive_site TIEOFF_X34Y78 TIEOFF internal 3)
	)
	(tile 2 93 CLBLM_X34Y78 CLBLM 2
		(primitive_site SLICE_X56Y78 SLICEM internal 50)
		(primitive_site SLICE_X57Y78 SLICEL internal 45)
	)
	(tile 2 94 INT_X35Y78 INT 1
		(primitive_site TIEOFF_X35Y78 TIEOFF internal 3)
	)
	(tile 2 95 CLBLL_X35Y78 CLBLL 2
		(primitive_site SLICE_X58Y78 SLICEL internal 45)
		(primitive_site SLICE_X59Y78 SLICEL internal 45)
	)
	(tile 2 96 INT_X36Y78 INT 1
		(primitive_site TIEOFF_X36Y78 TIEOFF internal 3)
	)
	(tile 2 97 INT_INTERFACE_X36Y78 INT_INTERFACE 0
	)
	(tile 2 98 NULL_X98Y86 NULL 0
	)
	(tile 2 99 CFG_VBRK_X36Y78 CFG_VBRK 0
	)
	(tile 2 100 INT_X37Y78 INT 1
		(primitive_site TIEOFF_X37Y78 TIEOFF internal 3)
	)
	(tile 2 101 GTP_INT_INTERFACE_X37Y78 GTP_INT_INTERFACE 0
	)
	(tile 2 102 R_TERM_INT_X37Y78 R_TERM_INT 0
	)
	(tile 2 103 NULL_X103Y86 NULL 0
	)
	(tile 3 0 LIOB_X0Y77 LIOB 2
		(primitive_site IOB_X0Y154 IOBS unbonded 7)
		(primitive_site IOB_X0Y155 IOBM unbonded 7)
	)
	(tile 3 1 L_TERM_INT_X0Y77 L_TERM_INT 0
	)
	(tile 3 2 INT_X0Y77 INT 1
		(primitive_site TIEOFF_X0Y77 TIEOFF internal 3)
	)
	(tile 3 3 INT_INTERFACE_X0Y77 INT_INTERFACE 0
	)
	(tile 3 4 IOI_X0Y77 IOI 6
		(primitive_site OLOGIC_X0Y154 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y154 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y154 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y155 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y155 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y155 ILOGIC internal 24)
	)
	(tile 3 5 INT_X1Y77 INT 1
		(primitive_site TIEOFF_X1Y77 TIEOFF internal 3)
	)
	(tile 3 6 CLBLM_X1Y77 CLBLM 2
		(primitive_site SLICE_X0Y77 SLICEM internal 50)
		(primitive_site SLICE_X1Y77 SLICEL internal 45)
	)
	(tile 3 7 INT_X2Y77 INT 1
		(primitive_site TIEOFF_X2Y77 TIEOFF internal 3)
	)
	(tile 3 8 CLBLL_X2Y77 CLBLL 2
		(primitive_site SLICE_X2Y77 SLICEL internal 45)
		(primitive_site SLICE_X3Y77 SLICEL internal 45)
	)
	(tile 3 9 CFG_VBRK_X2Y77 CFG_VBRK 0
	)
	(tile 3 10 INT_X3Y77 INT 1
		(primitive_site TIEOFF_X3Y77 TIEOFF internal 3)
	)
	(tile 3 11 CLBLM_X3Y77 CLBLM 2
		(primitive_site SLICE_X4Y77 SLICEM internal 50)
		(primitive_site SLICE_X5Y77 SLICEL internal 45)
	)
	(tile 3 12 INT_X4Y77 INT 1
		(primitive_site TIEOFF_X4Y77 TIEOFF internal 3)
	)
	(tile 3 13 CLBLL_X4Y77 CLBLL 2
		(primitive_site SLICE_X6Y77 SLICEL internal 45)
		(primitive_site SLICE_X7Y77 SLICEL internal 45)
	)
	(tile 3 14 INT_X5Y77 INT 1
		(primitive_site TIEOFF_X5Y77 TIEOFF internal 3)
	)
	(tile 3 15 INT_INTERFACE_X5Y77 INT_INTERFACE 0
	)
	(tile 3 16 NULL_X16Y85 NULL 0
	)
	(tile 3 17 CFG_VBRK_X5Y77 CFG_VBRK 0
	)
	(tile 3 18 INT_X6Y77 INT 1
		(primitive_site TIEOFF_X6Y77 TIEOFF internal 3)
	)
	(tile 3 19 CLBLM_X6Y77 CLBLM 2
		(primitive_site SLICE_X8Y77 SLICEM internal 50)
		(primitive_site SLICE_X9Y77 SLICEL internal 45)
	)
	(tile 3 20 INT_X7Y77 INT 1
		(primitive_site TIEOFF_X7Y77 TIEOFF internal 3)
	)
	(tile 3 21 CLBLM_X7Y77 CLBLM 2
		(primitive_site SLICE_X10Y77 SLICEM internal 50)
		(primitive_site SLICE_X11Y77 SLICEL internal 45)
	)
	(tile 3 22 INT_X8Y77 INT 1
		(primitive_site TIEOFF_X8Y77 TIEOFF internal 3)
	)
	(tile 3 23 INT_INTERFACE_X8Y77 INT_INTERFACE 0
	)
	(tile 3 24 NULL_X24Y85 NULL 0
	)
	(tile 3 25 CFG_VBRK_X8Y77 CFG_VBRK 0
	)
	(tile 3 26 INT_X9Y77 INT 1
		(primitive_site TIEOFF_X9Y77 TIEOFF internal 3)
	)
	(tile 3 27 CLBLM_X9Y77 CLBLM 2
		(primitive_site SLICE_X12Y77 SLICEM internal 50)
		(primitive_site SLICE_X13Y77 SLICEL internal 45)
	)
	(tile 3 28 INT_X10Y77 INT 1
		(primitive_site TIEOFF_X10Y77 TIEOFF internal 3)
	)
	(tile 3 29 CLBLL_X10Y77 CLBLL 2
		(primitive_site SLICE_X14Y77 SLICEL internal 45)
		(primitive_site SLICE_X15Y77 SLICEL internal 45)
	)
	(tile 3 30 INT_X11Y77 INT 1
		(primitive_site TIEOFF_X11Y77 TIEOFF internal 3)
	)
	(tile 3 31 CLBLM_X11Y77 CLBLM 2
		(primitive_site SLICE_X16Y77 SLICEM internal 50)
		(primitive_site SLICE_X17Y77 SLICEL internal 45)
	)
	(tile 3 32 INT_X12Y77 INT 1
		(primitive_site TIEOFF_X12Y77 TIEOFF internal 3)
	)
	(tile 3 33 CLBLL_X12Y77 CLBLL 2
		(primitive_site SLICE_X18Y77 SLICEL internal 45)
		(primitive_site SLICE_X19Y77 SLICEL internal 45)
	)
	(tile 3 34 CFG_VBRK_X12Y77 CFG_VBRK 0
	)
	(tile 3 35 INT_X13Y77 INT 1
		(primitive_site TIEOFF_X13Y77 TIEOFF internal 3)
	)
	(tile 3 36 CLBLM_X13Y77 CLBLM 2
		(primitive_site SLICE_X20Y77 SLICEM internal 50)
		(primitive_site SLICE_X21Y77 SLICEL internal 45)
	)
	(tile 3 37 INT_X14Y77 INT 1
		(primitive_site TIEOFF_X14Y77 TIEOFF internal 3)
	)
	(tile 3 38 CLBLL_X14Y77 CLBLL 2
		(primitive_site SLICE_X22Y77 SLICEL internal 45)
		(primitive_site SLICE_X23Y77 SLICEL internal 45)
	)
	(tile 3 39 INT_X15Y77 INT 1
		(primitive_site TIEOFF_X15Y77 TIEOFF internal 3)
	)
	(tile 3 40 CLBLM_X15Y77 CLBLM 2
		(primitive_site SLICE_X24Y77 SLICEM internal 50)
		(primitive_site SLICE_X25Y77 SLICEL internal 45)
	)
	(tile 3 41 INT_X16Y77 INT 1
		(primitive_site TIEOFF_X16Y77 TIEOFF internal 3)
	)
	(tile 3 42 CLBLL_X16Y77 CLBLL 2
		(primitive_site SLICE_X26Y77 SLICEL internal 45)
		(primitive_site SLICE_X27Y77 SLICEL internal 45)
	)
	(tile 3 43 CFG_VBRK_X16Y77 CFG_VBRK 0
	)
	(tile 3 44 INT_X17Y77 INT 1
		(primitive_site TIEOFF_X17Y77 TIEOFF internal 3)
	)
	(tile 3 45 INT_INTERFACE_X17Y77 INT_INTERFACE 0
	)
	(tile 3 46 INT_BUFS_L_X17Y77 INT_BUFS_L 0
	)
	(tile 3 47 NULL_X47Y85 NULL 0
	)
	(tile 3 48 NULL_X48Y85 NULL 0
	)
	(tile 3 49 NULL_X49Y85 NULL 0
	)
	(tile 3 50 INT_BUFS_R_X18Y77 INT_BUFS_R 0
	)
	(tile 3 51 INT_X18Y77 INT 1
		(primitive_site TIEOFF_X18Y77 TIEOFF internal 3)
	)
	(tile 3 52 CLBLM_X18Y77 CLBLM 2
		(primitive_site SLICE_X28Y77 SLICEM internal 50)
		(primitive_site SLICE_X29Y77 SLICEL internal 45)
	)
	(tile 3 53 INT_X19Y77 INT 1
		(primitive_site TIEOFF_X19Y77 TIEOFF internal 3)
	)
	(tile 3 54 CLBLL_X19Y77 CLBLL 2
		(primitive_site SLICE_X30Y77 SLICEL internal 45)
		(primitive_site SLICE_X31Y77 SLICEL internal 45)
	)
	(tile 3 55 INT_X20Y77 INT 1
		(primitive_site TIEOFF_X20Y77 TIEOFF internal 3)
	)
	(tile 3 56 CLBLM_X20Y77 CLBLM 2
		(primitive_site SLICE_X32Y77 SLICEM internal 50)
		(primitive_site SLICE_X33Y77 SLICEL internal 45)
	)
	(tile 3 57 INT_X21Y77 INT 1
		(primitive_site TIEOFF_X21Y77 TIEOFF internal 3)
	)
	(tile 3 58 CLBLL_X21Y77 CLBLL 2
		(primitive_site SLICE_X34Y77 SLICEL internal 45)
		(primitive_site SLICE_X35Y77 SLICEL internal 45)
	)
	(tile 3 59 CFG_VBRK_X21Y77 CFG_VBRK 0
	)
	(tile 3 60 INT_X22Y77 INT 1
		(primitive_site TIEOFF_X22Y77 TIEOFF internal 3)
	)
	(tile 3 61 CLBLM_X22Y77 CLBLM 2
		(primitive_site SLICE_X36Y77 SLICEM internal 50)
		(primitive_site SLICE_X37Y77 SLICEL internal 45)
	)
	(tile 3 62 INT_X23Y77 INT 1
		(primitive_site TIEOFF_X23Y77 TIEOFF internal 3)
	)
	(tile 3 63 CLBLL_X23Y77 CLBLL 2
		(primitive_site SLICE_X38Y77 SLICEL internal 45)
		(primitive_site SLICE_X39Y77 SLICEL internal 45)
	)
	(tile 3 64 INT_X24Y77 INT 1
		(primitive_site TIEOFF_X24Y77 TIEOFF internal 3)
	)
	(tile 3 65 CLBLM_X24Y77 CLBLM 2
		(primitive_site SLICE_X40Y77 SLICEM internal 50)
		(primitive_site SLICE_X41Y77 SLICEL internal 45)
	)
	(tile 3 66 INT_X25Y77 INT 1
		(primitive_site TIEOFF_X25Y77 TIEOFF internal 3)
	)
	(tile 3 67 CLBLL_X25Y77 CLBLL 2
		(primitive_site SLICE_X42Y77 SLICEL internal 45)
		(primitive_site SLICE_X43Y77 SLICEL internal 45)
	)
	(tile 3 68 CFG_VBRK_X25Y77 CFG_VBRK 0
	)
	(tile 3 69 INT_X26Y77 INT 1
		(primitive_site TIEOFF_X26Y77 TIEOFF internal 3)
	)
	(tile 3 70 INT_INTERFACE_X26Y77 INT_INTERFACE 0
	)
	(tile 3 71 NULL_X71Y85 NULL 0
	)
	(tile 3 72 INT_X27Y77 INT 1
		(primitive_site TIEOFF_X27Y77 TIEOFF internal 3)
	)
	(tile 3 73 CLBLM_X27Y77 CLBLM 2
		(primitive_site SLICE_X44Y77 SLICEM internal 50)
		(primitive_site SLICE_X45Y77 SLICEL internal 45)
	)
	(tile 3 74 INT_X28Y77 INT 1
		(primitive_site TIEOFF_X28Y77 TIEOFF internal 3)
	)
	(tile 3 75 CLBLL_X28Y77 CLBLL 2
		(primitive_site SLICE_X46Y77 SLICEL internal 45)
		(primitive_site SLICE_X47Y77 SLICEL internal 45)
	)
	(tile 3 76 INT_X29Y77 INT 1
		(primitive_site TIEOFF_X29Y77 TIEOFF internal 3)
	)
	(tile 3 77 CLBLM_X29Y77 CLBLM 2
		(primitive_site SLICE_X48Y77 SLICEM internal 50)
		(primitive_site SLICE_X49Y77 SLICEL internal 45)
	)
	(tile 3 78 INT_X30Y77 INT 1
		(primitive_site TIEOFF_X30Y77 TIEOFF internal 3)
	)
	(tile 3 79 CLBLL_X30Y77 CLBLL 2
		(primitive_site SLICE_X50Y77 SLICEL internal 45)
		(primitive_site SLICE_X51Y77 SLICEL internal 45)
	)
	(tile 3 80 CFG_VBRK_X30Y77 CFG_VBRK 0
	)
	(tile 3 81 INT_X31Y77 INT 1
		(primitive_site TIEOFF_X31Y77 TIEOFF internal 3)
	)
	(tile 3 82 INT_INTERFACE_X31Y77 INT_INTERFACE 0
	)
	(tile 3 83 INT_BUFS_L_X31Y77 INT_BUFS_L 0
	)
	(tile 3 84 IOI_X31Y77 IOI 6
		(primitive_site OLOGIC_X2Y154 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y154 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y154 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y155 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y155 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y155 ILOGIC internal 24)
	)
	(tile 3 85 RIOB_X31Y77 RIOB 2
		(primitive_site IOB_X2Y154 IOBS unbonded 7)
		(primitive_site IOB_X2Y155 IOBM unbonded 7)
	)
	(tile 3 86 INT_BUFS_R_X32Y77 INT_BUFS_R 0
	)
	(tile 3 87 CFG_VBRK_X32Y77 CFG_VBRK 0
	)
	(tile 3 88 INT_X32Y77 INT 1
		(primitive_site TIEOFF_X32Y77 TIEOFF internal 3)
	)
	(tile 3 89 CLBLM_X32Y77 CLBLM 2
		(primitive_site SLICE_X52Y77 SLICEM internal 50)
		(primitive_site SLICE_X53Y77 SLICEL internal 45)
	)
	(tile 3 90 INT_X33Y77 INT 1
		(primitive_site TIEOFF_X33Y77 TIEOFF internal 3)
	)
	(tile 3 91 CLBLL_X33Y77 CLBLL 2
		(primitive_site SLICE_X54Y77 SLICEL internal 45)
		(primitive_site SLICE_X55Y77 SLICEL internal 45)
	)
	(tile 3 92 INT_X34Y77 INT 1
		(primitive_site TIEOFF_X34Y77 TIEOFF internal 3)
	)
	(tile 3 93 CLBLM_X34Y77 CLBLM 2
		(primitive_site SLICE_X56Y77 SLICEM internal 50)
		(primitive_site SLICE_X57Y77 SLICEL internal 45)
	)
	(tile 3 94 INT_X35Y77 INT 1
		(primitive_site TIEOFF_X35Y77 TIEOFF internal 3)
	)
	(tile 3 95 CLBLL_X35Y77 CLBLL 2
		(primitive_site SLICE_X58Y77 SLICEL internal 45)
		(primitive_site SLICE_X59Y77 SLICEL internal 45)
	)
	(tile 3 96 INT_X36Y77 INT 1
		(primitive_site TIEOFF_X36Y77 TIEOFF internal 3)
	)
	(tile 3 97 INT_INTERFACE_X36Y77 INT_INTERFACE 0
	)
	(tile 3 98 NULL_X98Y85 NULL 0
	)
	(tile 3 99 CFG_VBRK_X36Y77 CFG_VBRK 0
	)
	(tile 3 100 INT_X37Y77 INT 1
		(primitive_site TIEOFF_X37Y77 TIEOFF internal 3)
	)
	(tile 3 101 GTP_INT_INTERFACE_X37Y77 GTP_INT_INTERFACE 0
	)
	(tile 3 102 R_TERM_INT_X37Y77 R_TERM_INT 0
	)
	(tile 3 103 NULL_X103Y85 NULL 0
	)
	(tile 4 0 LIOB_X0Y76 LIOB 2
		(primitive_site IOB_X0Y152 IOBS unbonded 7)
		(primitive_site IOB_X0Y153 IOBM unbonded 7)
	)
	(tile 4 1 L_TERM_INT_X0Y76 L_TERM_INT 0
	)
	(tile 4 2 INT_X0Y76 INT 1
		(primitive_site TIEOFF_X0Y76 TIEOFF internal 3)
	)
	(tile 4 3 INT_INTERFACE_X0Y76 INT_INTERFACE 0
	)
	(tile 4 4 IOI_X0Y76 IOI 6
		(primitive_site OLOGIC_X0Y152 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y152 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y152 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y153 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y153 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y153 ILOGIC internal 24)
	)
	(tile 4 5 INT_X1Y76 INT 1
		(primitive_site TIEOFF_X1Y76 TIEOFF internal 3)
	)
	(tile 4 6 CLBLM_X1Y76 CLBLM 2
		(primitive_site SLICE_X0Y76 SLICEM internal 50)
		(primitive_site SLICE_X1Y76 SLICEL internal 45)
	)
	(tile 4 7 INT_X2Y76 INT 1
		(primitive_site TIEOFF_X2Y76 TIEOFF internal 3)
	)
	(tile 4 8 CLBLL_X2Y76 CLBLL 2
		(primitive_site SLICE_X2Y76 SLICEL internal 45)
		(primitive_site SLICE_X3Y76 SLICEL internal 45)
	)
	(tile 4 9 CFG_VBRK_X2Y76 CFG_VBRK 0
	)
	(tile 4 10 INT_X3Y76 INT 1
		(primitive_site TIEOFF_X3Y76 TIEOFF internal 3)
	)
	(tile 4 11 CLBLM_X3Y76 CLBLM 2
		(primitive_site SLICE_X4Y76 SLICEM internal 50)
		(primitive_site SLICE_X5Y76 SLICEL internal 45)
	)
	(tile 4 12 INT_X4Y76 INT 1
		(primitive_site TIEOFF_X4Y76 TIEOFF internal 3)
	)
	(tile 4 13 CLBLL_X4Y76 CLBLL 2
		(primitive_site SLICE_X6Y76 SLICEL internal 45)
		(primitive_site SLICE_X7Y76 SLICEL internal 45)
	)
	(tile 4 14 INT_X5Y76 INT 1
		(primitive_site TIEOFF_X5Y76 TIEOFF internal 3)
	)
	(tile 4 15 INT_INTERFACE_X5Y76 INT_INTERFACE 0
	)
	(tile 4 16 NULL_X16Y84 NULL 0
	)
	(tile 4 17 CFG_VBRK_X5Y76 CFG_VBRK 0
	)
	(tile 4 18 INT_X6Y76 INT 1
		(primitive_site TIEOFF_X6Y76 TIEOFF internal 3)
	)
	(tile 4 19 CLBLM_X6Y76 CLBLM 2
		(primitive_site SLICE_X8Y76 SLICEM internal 50)
		(primitive_site SLICE_X9Y76 SLICEL internal 45)
	)
	(tile 4 20 INT_X7Y76 INT 1
		(primitive_site TIEOFF_X7Y76 TIEOFF internal 3)
	)
	(tile 4 21 CLBLM_X7Y76 CLBLM 2
		(primitive_site SLICE_X10Y76 SLICEM internal 50)
		(primitive_site SLICE_X11Y76 SLICEL internal 45)
	)
	(tile 4 22 INT_X8Y76 INT 1
		(primitive_site TIEOFF_X8Y76 TIEOFF internal 3)
	)
	(tile 4 23 INT_INTERFACE_X8Y76 INT_INTERFACE 0
	)
	(tile 4 24 NULL_X24Y84 NULL 0
	)
	(tile 4 25 CFG_VBRK_X8Y76 CFG_VBRK 0
	)
	(tile 4 26 INT_X9Y76 INT 1
		(primitive_site TIEOFF_X9Y76 TIEOFF internal 3)
	)
	(tile 4 27 CLBLM_X9Y76 CLBLM 2
		(primitive_site SLICE_X12Y76 SLICEM internal 50)
		(primitive_site SLICE_X13Y76 SLICEL internal 45)
	)
	(tile 4 28 INT_X10Y76 INT 1
		(primitive_site TIEOFF_X10Y76 TIEOFF internal 3)
	)
	(tile 4 29 CLBLL_X10Y76 CLBLL 2
		(primitive_site SLICE_X14Y76 SLICEL internal 45)
		(primitive_site SLICE_X15Y76 SLICEL internal 45)
	)
	(tile 4 30 INT_X11Y76 INT 1
		(primitive_site TIEOFF_X11Y76 TIEOFF internal 3)
	)
	(tile 4 31 CLBLM_X11Y76 CLBLM 2
		(primitive_site SLICE_X16Y76 SLICEM internal 50)
		(primitive_site SLICE_X17Y76 SLICEL internal 45)
	)
	(tile 4 32 INT_X12Y76 INT 1
		(primitive_site TIEOFF_X12Y76 TIEOFF internal 3)
	)
	(tile 4 33 CLBLL_X12Y76 CLBLL 2
		(primitive_site SLICE_X18Y76 SLICEL internal 45)
		(primitive_site SLICE_X19Y76 SLICEL internal 45)
	)
	(tile 4 34 CFG_VBRK_X12Y76 CFG_VBRK 0
	)
	(tile 4 35 INT_X13Y76 INT 1
		(primitive_site TIEOFF_X13Y76 TIEOFF internal 3)
	)
	(tile 4 36 CLBLM_X13Y76 CLBLM 2
		(primitive_site SLICE_X20Y76 SLICEM internal 50)
		(primitive_site SLICE_X21Y76 SLICEL internal 45)
	)
	(tile 4 37 INT_X14Y76 INT 1
		(primitive_site TIEOFF_X14Y76 TIEOFF internal 3)
	)
	(tile 4 38 CLBLL_X14Y76 CLBLL 2
		(primitive_site SLICE_X22Y76 SLICEL internal 45)
		(primitive_site SLICE_X23Y76 SLICEL internal 45)
	)
	(tile 4 39 INT_X15Y76 INT 1
		(primitive_site TIEOFF_X15Y76 TIEOFF internal 3)
	)
	(tile 4 40 CLBLM_X15Y76 CLBLM 2
		(primitive_site SLICE_X24Y76 SLICEM internal 50)
		(primitive_site SLICE_X25Y76 SLICEL internal 45)
	)
	(tile 4 41 INT_X16Y76 INT 1
		(primitive_site TIEOFF_X16Y76 TIEOFF internal 3)
	)
	(tile 4 42 CLBLL_X16Y76 CLBLL 2
		(primitive_site SLICE_X26Y76 SLICEL internal 45)
		(primitive_site SLICE_X27Y76 SLICEL internal 45)
	)
	(tile 4 43 CFG_VBRK_X16Y76 CFG_VBRK 0
	)
	(tile 4 44 INT_X17Y76 INT 1
		(primitive_site TIEOFF_X17Y76 TIEOFF internal 3)
	)
	(tile 4 45 INT_INTERFACE_X17Y76 INT_INTERFACE 0
	)
	(tile 4 46 INT_BUFS_L_X17Y76 INT_BUFS_L 0
	)
	(tile 4 47 NULL_X47Y84 NULL 0
	)
	(tile 4 48 NULL_X48Y84 NULL 0
	)
	(tile 4 49 NULL_X49Y84 NULL 0
	)
	(tile 4 50 INT_BUFS_R_X18Y76 INT_BUFS_R 0
	)
	(tile 4 51 INT_X18Y76 INT 1
		(primitive_site TIEOFF_X18Y76 TIEOFF internal 3)
	)
	(tile 4 52 CLBLM_X18Y76 CLBLM 2
		(primitive_site SLICE_X28Y76 SLICEM internal 50)
		(primitive_site SLICE_X29Y76 SLICEL internal 45)
	)
	(tile 4 53 INT_X19Y76 INT 1
		(primitive_site TIEOFF_X19Y76 TIEOFF internal 3)
	)
	(tile 4 54 CLBLL_X19Y76 CLBLL 2
		(primitive_site SLICE_X30Y76 SLICEL internal 45)
		(primitive_site SLICE_X31Y76 SLICEL internal 45)
	)
	(tile 4 55 INT_X20Y76 INT 1
		(primitive_site TIEOFF_X20Y76 TIEOFF internal 3)
	)
	(tile 4 56 CLBLM_X20Y76 CLBLM 2
		(primitive_site SLICE_X32Y76 SLICEM internal 50)
		(primitive_site SLICE_X33Y76 SLICEL internal 45)
	)
	(tile 4 57 INT_X21Y76 INT 1
		(primitive_site TIEOFF_X21Y76 TIEOFF internal 3)
	)
	(tile 4 58 CLBLL_X21Y76 CLBLL 2
		(primitive_site SLICE_X34Y76 SLICEL internal 45)
		(primitive_site SLICE_X35Y76 SLICEL internal 45)
	)
	(tile 4 59 CFG_VBRK_X21Y76 CFG_VBRK 0
	)
	(tile 4 60 INT_X22Y76 INT 1
		(primitive_site TIEOFF_X22Y76 TIEOFF internal 3)
	)
	(tile 4 61 CLBLM_X22Y76 CLBLM 2
		(primitive_site SLICE_X36Y76 SLICEM internal 50)
		(primitive_site SLICE_X37Y76 SLICEL internal 45)
	)
	(tile 4 62 INT_X23Y76 INT 1
		(primitive_site TIEOFF_X23Y76 TIEOFF internal 3)
	)
	(tile 4 63 CLBLL_X23Y76 CLBLL 2
		(primitive_site SLICE_X38Y76 SLICEL internal 45)
		(primitive_site SLICE_X39Y76 SLICEL internal 45)
	)
	(tile 4 64 INT_X24Y76 INT 1
		(primitive_site TIEOFF_X24Y76 TIEOFF internal 3)
	)
	(tile 4 65 CLBLM_X24Y76 CLBLM 2
		(primitive_site SLICE_X40Y76 SLICEM internal 50)
		(primitive_site SLICE_X41Y76 SLICEL internal 45)
	)
	(tile 4 66 INT_X25Y76 INT 1
		(primitive_site TIEOFF_X25Y76 TIEOFF internal 3)
	)
	(tile 4 67 CLBLL_X25Y76 CLBLL 2
		(primitive_site SLICE_X42Y76 SLICEL internal 45)
		(primitive_site SLICE_X43Y76 SLICEL internal 45)
	)
	(tile 4 68 CFG_VBRK_X25Y76 CFG_VBRK 0
	)
	(tile 4 69 INT_X26Y76 INT 1
		(primitive_site TIEOFF_X26Y76 TIEOFF internal 3)
	)
	(tile 4 70 INT_INTERFACE_X26Y76 INT_INTERFACE 0
	)
	(tile 4 71 NULL_X71Y84 NULL 0
	)
	(tile 4 72 INT_X27Y76 INT 1
		(primitive_site TIEOFF_X27Y76 TIEOFF internal 3)
	)
	(tile 4 73 CLBLM_X27Y76 CLBLM 2
		(primitive_site SLICE_X44Y76 SLICEM internal 50)
		(primitive_site SLICE_X45Y76 SLICEL internal 45)
	)
	(tile 4 74 INT_X28Y76 INT 1
		(primitive_site TIEOFF_X28Y76 TIEOFF internal 3)
	)
	(tile 4 75 CLBLL_X28Y76 CLBLL 2
		(primitive_site SLICE_X46Y76 SLICEL internal 45)
		(primitive_site SLICE_X47Y76 SLICEL internal 45)
	)
	(tile 4 76 INT_X29Y76 INT 1
		(primitive_site TIEOFF_X29Y76 TIEOFF internal 3)
	)
	(tile 4 77 CLBLM_X29Y76 CLBLM 2
		(primitive_site SLICE_X48Y76 SLICEM internal 50)
		(primitive_site SLICE_X49Y76 SLICEL internal 45)
	)
	(tile 4 78 INT_X30Y76 INT 1
		(primitive_site TIEOFF_X30Y76 TIEOFF internal 3)
	)
	(tile 4 79 CLBLL_X30Y76 CLBLL 2
		(primitive_site SLICE_X50Y76 SLICEL internal 45)
		(primitive_site SLICE_X51Y76 SLICEL internal 45)
	)
	(tile 4 80 CFG_VBRK_X30Y76 CFG_VBRK 0
	)
	(tile 4 81 INT_X31Y76 INT 1
		(primitive_site TIEOFF_X31Y76 TIEOFF internal 3)
	)
	(tile 4 82 INT_INTERFACE_X31Y76 INT_INTERFACE 0
	)
	(tile 4 83 INT_BUFS_L_X31Y76 INT_BUFS_L 0
	)
	(tile 4 84 IOI_X31Y76 IOI 6
		(primitive_site OLOGIC_X2Y152 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y152 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y152 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y153 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y153 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y153 ILOGIC internal 24)
	)
	(tile 4 85 RIOB_X31Y76 RIOB 2
		(primitive_site IOB_X2Y152 IOBS unbonded 7)
		(primitive_site IOB_X2Y153 IOBM unbonded 7)
	)
	(tile 4 86 INT_BUFS_R_X32Y76 INT_BUFS_R 0
	)
	(tile 4 87 CFG_VBRK_X32Y76 CFG_VBRK 0
	)
	(tile 4 88 INT_X32Y76 INT 1
		(primitive_site TIEOFF_X32Y76 TIEOFF internal 3)
	)
	(tile 4 89 CLBLM_X32Y76 CLBLM 2
		(primitive_site SLICE_X52Y76 SLICEM internal 50)
		(primitive_site SLICE_X53Y76 SLICEL internal 45)
	)
	(tile 4 90 INT_X33Y76 INT 1
		(primitive_site TIEOFF_X33Y76 TIEOFF internal 3)
	)
	(tile 4 91 CLBLL_X33Y76 CLBLL 2
		(primitive_site SLICE_X54Y76 SLICEL internal 45)
		(primitive_site SLICE_X55Y76 SLICEL internal 45)
	)
	(tile 4 92 INT_X34Y76 INT 1
		(primitive_site TIEOFF_X34Y76 TIEOFF internal 3)
	)
	(tile 4 93 CLBLM_X34Y76 CLBLM 2
		(primitive_site SLICE_X56Y76 SLICEM internal 50)
		(primitive_site SLICE_X57Y76 SLICEL internal 45)
	)
	(tile 4 94 INT_X35Y76 INT 1
		(primitive_site TIEOFF_X35Y76 TIEOFF internal 3)
	)
	(tile 4 95 CLBLL_X35Y76 CLBLL 2
		(primitive_site SLICE_X58Y76 SLICEL internal 45)
		(primitive_site SLICE_X59Y76 SLICEL internal 45)
	)
	(tile 4 96 INT_X36Y76 INT 1
		(primitive_site TIEOFF_X36Y76 TIEOFF internal 3)
	)
	(tile 4 97 INT_INTERFACE_X36Y76 INT_INTERFACE 0
	)
	(tile 4 98 NULL_X98Y84 NULL 0
	)
	(tile 4 99 CFG_VBRK_X36Y76 CFG_VBRK 0
	)
	(tile 4 100 INT_X37Y76 INT 1
		(primitive_site TIEOFF_X37Y76 TIEOFF internal 3)
	)
	(tile 4 101 GTP_INT_INTERFACE_X37Y76 GTP_INT_INTERFACE 0
	)
	(tile 4 102 R_TERM_INT_X37Y76 R_TERM_INT 0
	)
	(tile 4 103 NULL_X103Y84 NULL 0
	)
	(tile 5 0 LIOB_X0Y75 LIOB 2
		(primitive_site IOB_X0Y150 IOBS unbonded 7)
		(primitive_site IOB_X0Y151 IOBM unbonded 7)
	)
	(tile 5 1 L_TERM_INT_X0Y75 L_TERM_INT 0
	)
	(tile 5 2 INT_X0Y75 INT 1
		(primitive_site TIEOFF_X0Y75 TIEOFF internal 3)
	)
	(tile 5 3 INT_INTERFACE_X0Y75 INT_INTERFACE 0
	)
	(tile 5 4 IOI_X0Y75 IOI 6
		(primitive_site OLOGIC_X0Y150 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y150 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y150 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y151 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y151 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y151 ILOGIC internal 24)
	)
	(tile 5 5 INT_X1Y75 INT 1
		(primitive_site TIEOFF_X1Y75 TIEOFF internal 3)
	)
	(tile 5 6 CLBLM_X1Y75 CLBLM 2
		(primitive_site SLICE_X0Y75 SLICEM internal 50)
		(primitive_site SLICE_X1Y75 SLICEL internal 45)
	)
	(tile 5 7 INT_X2Y75 INT 1
		(primitive_site TIEOFF_X2Y75 TIEOFF internal 3)
	)
	(tile 5 8 CLBLL_X2Y75 CLBLL 2
		(primitive_site SLICE_X2Y75 SLICEL internal 45)
		(primitive_site SLICE_X3Y75 SLICEL internal 45)
	)
	(tile 5 9 CFG_VBRK_X2Y75 CFG_VBRK 0
	)
	(tile 5 10 INT_X3Y75 INT 1
		(primitive_site TIEOFF_X3Y75 TIEOFF internal 3)
	)
	(tile 5 11 CLBLM_X3Y75 CLBLM 2
		(primitive_site SLICE_X4Y75 SLICEM internal 50)
		(primitive_site SLICE_X5Y75 SLICEL internal 45)
	)
	(tile 5 12 INT_X4Y75 INT 1
		(primitive_site TIEOFF_X4Y75 TIEOFF internal 3)
	)
	(tile 5 13 CLBLL_X4Y75 CLBLL 2
		(primitive_site SLICE_X6Y75 SLICEL internal 45)
		(primitive_site SLICE_X7Y75 SLICEL internal 45)
	)
	(tile 5 14 INT_X5Y75 INT 1
		(primitive_site TIEOFF_X5Y75 TIEOFF internal 3)
	)
	(tile 5 15 INT_INTERFACE_X5Y75 INT_INTERFACE 0
	)
	(tile 5 16 BRAM_X5Y75 BRAM 1
		(primitive_site RAMB36_X0Y15 RAMBFIFO36 internal 343)
	)
	(tile 5 17 CFG_VBRK_X5Y75 CFG_VBRK 0
	)
	(tile 5 18 INT_X6Y75 INT 1
		(primitive_site TIEOFF_X6Y75 TIEOFF internal 3)
	)
	(tile 5 19 CLBLM_X6Y75 CLBLM 2
		(primitive_site SLICE_X8Y75 SLICEM internal 50)
		(primitive_site SLICE_X9Y75 SLICEL internal 45)
	)
	(tile 5 20 INT_X7Y75 INT 1
		(primitive_site TIEOFF_X7Y75 TIEOFF internal 3)
	)
	(tile 5 21 CLBLM_X7Y75 CLBLM 2
		(primitive_site SLICE_X10Y75 SLICEM internal 50)
		(primitive_site SLICE_X11Y75 SLICEL internal 45)
	)
	(tile 5 22 INT_X8Y75 INT 1
		(primitive_site TIEOFF_X8Y75 TIEOFF internal 3)
	)
	(tile 5 23 INT_INTERFACE_X8Y75 INT_INTERFACE 0
	)
	(tile 5 24 DSP_X8Y75 DSP 2
		(primitive_site DSP48_X0Y30 DSP48E internal 390)
		(primitive_site DSP48_X0Y31 DSP48E internal 390)
	)
	(tile 5 25 CFG_VBRK_X8Y75 CFG_VBRK 0
	)
	(tile 5 26 INT_X9Y75 INT 1
		(primitive_site TIEOFF_X9Y75 TIEOFF internal 3)
	)
	(tile 5 27 CLBLM_X9Y75 CLBLM 2
		(primitive_site SLICE_X12Y75 SLICEM internal 50)
		(primitive_site SLICE_X13Y75 SLICEL internal 45)
	)
	(tile 5 28 INT_X10Y75 INT 1
		(primitive_site TIEOFF_X10Y75 TIEOFF internal 3)
	)
	(tile 5 29 CLBLL_X10Y75 CLBLL 2
		(primitive_site SLICE_X14Y75 SLICEL internal 45)
		(primitive_site SLICE_X15Y75 SLICEL internal 45)
	)
	(tile 5 30 INT_X11Y75 INT 1
		(primitive_site TIEOFF_X11Y75 TIEOFF internal 3)
	)
	(tile 5 31 CLBLM_X11Y75 CLBLM 2
		(primitive_site SLICE_X16Y75 SLICEM internal 50)
		(primitive_site SLICE_X17Y75 SLICEL internal 45)
	)
	(tile 5 32 INT_X12Y75 INT 1
		(primitive_site TIEOFF_X12Y75 TIEOFF internal 3)
	)
	(tile 5 33 CLBLL_X12Y75 CLBLL 2
		(primitive_site SLICE_X18Y75 SLICEL internal 45)
		(primitive_site SLICE_X19Y75 SLICEL internal 45)
	)
	(tile 5 34 CFG_VBRK_X12Y75 CFG_VBRK 0
	)
	(tile 5 35 INT_X13Y75 INT 1
		(primitive_site TIEOFF_X13Y75 TIEOFF internal 3)
	)
	(tile 5 36 CLBLM_X13Y75 CLBLM 2
		(primitive_site SLICE_X20Y75 SLICEM internal 50)
		(primitive_site SLICE_X21Y75 SLICEL internal 45)
	)
	(tile 5 37 INT_X14Y75 INT 1
		(primitive_site TIEOFF_X14Y75 TIEOFF internal 3)
	)
	(tile 5 38 CLBLL_X14Y75 CLBLL 2
		(primitive_site SLICE_X22Y75 SLICEL internal 45)
		(primitive_site SLICE_X23Y75 SLICEL internal 45)
	)
	(tile 5 39 INT_X15Y75 INT 1
		(primitive_site TIEOFF_X15Y75 TIEOFF internal 3)
	)
	(tile 5 40 CLBLM_X15Y75 CLBLM 2
		(primitive_site SLICE_X24Y75 SLICEM internal 50)
		(primitive_site SLICE_X25Y75 SLICEL internal 45)
	)
	(tile 5 41 INT_X16Y75 INT 1
		(primitive_site TIEOFF_X16Y75 TIEOFF internal 3)
	)
	(tile 5 42 CLBLL_X16Y75 CLBLL 2
		(primitive_site SLICE_X26Y75 SLICEL internal 45)
		(primitive_site SLICE_X27Y75 SLICEL internal 45)
	)
	(tile 5 43 CFG_VBRK_X16Y75 CFG_VBRK 0
	)
	(tile 5 44 INT_X17Y75 INT 1
		(primitive_site TIEOFF_X17Y75 TIEOFF internal 3)
	)
	(tile 5 45 INT_INTERFACE_X17Y75 INT_INTERFACE 0
	)
	(tile 5 46 INT_BUFS_L_X17Y75 INT_BUFS_L 0
	)
	(tile 5 47 NULL_X47Y83 NULL 0
	)
	(tile 5 48 NULL_X48Y83 NULL 0
	)
	(tile 5 49 NULL_X49Y83 NULL 0
	)
	(tile 5 50 INT_BUFS_R_X18Y75 INT_BUFS_R 0
	)
	(tile 5 51 INT_X18Y75 INT 1
		(primitive_site TIEOFF_X18Y75 TIEOFF internal 3)
	)
	(tile 5 52 CLBLM_X18Y75 CLBLM 2
		(primitive_site SLICE_X28Y75 SLICEM internal 50)
		(primitive_site SLICE_X29Y75 SLICEL internal 45)
	)
	(tile 5 53 INT_X19Y75 INT 1
		(primitive_site TIEOFF_X19Y75 TIEOFF internal 3)
	)
	(tile 5 54 CLBLL_X19Y75 CLBLL 2
		(primitive_site SLICE_X30Y75 SLICEL internal 45)
		(primitive_site SLICE_X31Y75 SLICEL internal 45)
	)
	(tile 5 55 INT_X20Y75 INT 1
		(primitive_site TIEOFF_X20Y75 TIEOFF internal 3)
	)
	(tile 5 56 CLBLM_X20Y75 CLBLM 2
		(primitive_site SLICE_X32Y75 SLICEM internal 50)
		(primitive_site SLICE_X33Y75 SLICEL internal 45)
	)
	(tile 5 57 INT_X21Y75 INT 1
		(primitive_site TIEOFF_X21Y75 TIEOFF internal 3)
	)
	(tile 5 58 CLBLL_X21Y75 CLBLL 2
		(primitive_site SLICE_X34Y75 SLICEL internal 45)
		(primitive_site SLICE_X35Y75 SLICEL internal 45)
	)
	(tile 5 59 CFG_VBRK_X21Y75 CFG_VBRK 0
	)
	(tile 5 60 INT_X22Y75 INT 1
		(primitive_site TIEOFF_X22Y75 TIEOFF internal 3)
	)
	(tile 5 61 CLBLM_X22Y75 CLBLM 2
		(primitive_site SLICE_X36Y75 SLICEM internal 50)
		(primitive_site SLICE_X37Y75 SLICEL internal 45)
	)
	(tile 5 62 INT_X23Y75 INT 1
		(primitive_site TIEOFF_X23Y75 TIEOFF internal 3)
	)
	(tile 5 63 CLBLL_X23Y75 CLBLL 2
		(primitive_site SLICE_X38Y75 SLICEL internal 45)
		(primitive_site SLICE_X39Y75 SLICEL internal 45)
	)
	(tile 5 64 INT_X24Y75 INT 1
		(primitive_site TIEOFF_X24Y75 TIEOFF internal 3)
	)
	(tile 5 65 CLBLM_X24Y75 CLBLM 2
		(primitive_site SLICE_X40Y75 SLICEM internal 50)
		(primitive_site SLICE_X41Y75 SLICEL internal 45)
	)
	(tile 5 66 INT_X25Y75 INT 1
		(primitive_site TIEOFF_X25Y75 TIEOFF internal 3)
	)
	(tile 5 67 CLBLL_X25Y75 CLBLL 2
		(primitive_site SLICE_X42Y75 SLICEL internal 45)
		(primitive_site SLICE_X43Y75 SLICEL internal 45)
	)
	(tile 5 68 CFG_VBRK_X25Y75 CFG_VBRK 0
	)
	(tile 5 69 INT_X26Y75 INT 1
		(primitive_site TIEOFF_X26Y75 TIEOFF internal 3)
	)
	(tile 5 70 INT_INTERFACE_X26Y75 INT_INTERFACE 0
	)
	(tile 5 71 BRAM_X26Y75 BRAM 1
		(primitive_site RAMB36_X1Y15 RAMBFIFO36 internal 343)
	)
	(tile 5 72 INT_X27Y75 INT 1
		(primitive_site TIEOFF_X27Y75 TIEOFF internal 3)
	)
	(tile 5 73 CLBLM_X27Y75 CLBLM 2
		(primitive_site SLICE_X44Y75 SLICEM internal 50)
		(primitive_site SLICE_X45Y75 SLICEL internal 45)
	)
	(tile 5 74 INT_X28Y75 INT 1
		(primitive_site TIEOFF_X28Y75 TIEOFF internal 3)
	)
	(tile 5 75 CLBLL_X28Y75 CLBLL 2
		(primitive_site SLICE_X46Y75 SLICEL internal 45)
		(primitive_site SLICE_X47Y75 SLICEL internal 45)
	)
	(tile 5 76 INT_X29Y75 INT 1
		(primitive_site TIEOFF_X29Y75 TIEOFF internal 3)
	)
	(tile 5 77 CLBLM_X29Y75 CLBLM 2
		(primitive_site SLICE_X48Y75 SLICEM internal 50)
		(primitive_site SLICE_X49Y75 SLICEL internal 45)
	)
	(tile 5 78 INT_X30Y75 INT 1
		(primitive_site TIEOFF_X30Y75 TIEOFF internal 3)
	)
	(tile 5 79 CLBLL_X30Y75 CLBLL 2
		(primitive_site SLICE_X50Y75 SLICEL internal 45)
		(primitive_site SLICE_X51Y75 SLICEL internal 45)
	)
	(tile 5 80 CFG_VBRK_X30Y75 CFG_VBRK 0
	)
	(tile 5 81 INT_X31Y75 INT 1
		(primitive_site TIEOFF_X31Y75 TIEOFF internal 3)
	)
	(tile 5 82 INT_INTERFACE_X31Y75 INT_INTERFACE 0
	)
	(tile 5 83 INT_BUFS_L_X31Y75 INT_BUFS_L 0
	)
	(tile 5 84 IOI_X31Y75 IOI 6
		(primitive_site OLOGIC_X2Y150 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y150 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y150 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y151 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y151 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y151 ILOGIC internal 24)
	)
	(tile 5 85 RIOB_X31Y75 RIOB 2
		(primitive_site IOB_X2Y150 IOBS unbonded 7)
		(primitive_site IOB_X2Y151 IOBM unbonded 7)
	)
	(tile 5 86 INT_BUFS_R_X32Y75 INT_BUFS_R 0
	)
	(tile 5 87 CFG_VBRK_X32Y75 CFG_VBRK 0
	)
	(tile 5 88 INT_X32Y75 INT 1
		(primitive_site TIEOFF_X32Y75 TIEOFF internal 3)
	)
	(tile 5 89 CLBLM_X32Y75 CLBLM 2
		(primitive_site SLICE_X52Y75 SLICEM internal 50)
		(primitive_site SLICE_X53Y75 SLICEL internal 45)
	)
	(tile 5 90 INT_X33Y75 INT 1
		(primitive_site TIEOFF_X33Y75 TIEOFF internal 3)
	)
	(tile 5 91 CLBLL_X33Y75 CLBLL 2
		(primitive_site SLICE_X54Y75 SLICEL internal 45)
		(primitive_site SLICE_X55Y75 SLICEL internal 45)
	)
	(tile 5 92 INT_X34Y75 INT 1
		(primitive_site TIEOFF_X34Y75 TIEOFF internal 3)
	)
	(tile 5 93 CLBLM_X34Y75 CLBLM 2
		(primitive_site SLICE_X56Y75 SLICEM internal 50)
		(primitive_site SLICE_X57Y75 SLICEL internal 45)
	)
	(tile 5 94 INT_X35Y75 INT 1
		(primitive_site TIEOFF_X35Y75 TIEOFF internal 3)
	)
	(tile 5 95 CLBLL_X35Y75 CLBLL 2
		(primitive_site SLICE_X58Y75 SLICEL internal 45)
		(primitive_site SLICE_X59Y75 SLICEL internal 45)
	)
	(tile 5 96 INT_X36Y75 INT 1
		(primitive_site TIEOFF_X36Y75 TIEOFF internal 3)
	)
	(tile 5 97 INT_INTERFACE_X36Y75 INT_INTERFACE 0
	)
	(tile 5 98 PCIE_BRAM_X36Y75 PCIE_BRAM 1
		(primitive_site RAMB36_X2Y15 RAMBFIFO36 internal 343)
	)
	(tile 5 99 CFG_VBRK_X36Y75 CFG_VBRK 0
	)
	(tile 5 100 INT_X37Y75 INT 1
		(primitive_site TIEOFF_X37Y75 TIEOFF internal 3)
	)
	(tile 5 101 GTP_INT_INTERFACE_X37Y75 GTP_INT_INTERFACE 0
	)
	(tile 5 102 R_TERM_INT_X37Y75 R_TERM_INT 0
	)
	(tile 5 103 NULL_X103Y83 NULL 0
	)
	(tile 6 0 LIOB_X0Y74 LIOB 2
		(primitive_site IOB_X0Y148 IOBS unbonded 7)
		(primitive_site IOB_X0Y149 IOBM unbonded 7)
	)
	(tile 6 1 L_TERM_INT_X0Y74 L_TERM_INT 0
	)
	(tile 6 2 INT_X0Y74 INT 1
		(primitive_site TIEOFF_X0Y74 TIEOFF internal 3)
	)
	(tile 6 3 INT_INTERFACE_X0Y74 INT_INTERFACE 0
	)
	(tile 6 4 IOI_X0Y74 IOI 6
		(primitive_site OLOGIC_X0Y148 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y148 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y148 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y149 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y149 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y149 ILOGIC internal 24)
	)
	(tile 6 5 INT_X1Y74 INT 1
		(primitive_site TIEOFF_X1Y74 TIEOFF internal 3)
	)
	(tile 6 6 CLBLM_X1Y74 CLBLM 2
		(primitive_site SLICE_X0Y74 SLICEM internal 50)
		(primitive_site SLICE_X1Y74 SLICEL internal 45)
	)
	(tile 6 7 INT_X2Y74 INT 1
		(primitive_site TIEOFF_X2Y74 TIEOFF internal 3)
	)
	(tile 6 8 CLBLL_X2Y74 CLBLL 2
		(primitive_site SLICE_X2Y74 SLICEL internal 45)
		(primitive_site SLICE_X3Y74 SLICEL internal 45)
	)
	(tile 6 9 CFG_VBRK_X2Y74 CFG_VBRK 0
	)
	(tile 6 10 INT_X3Y74 INT 1
		(primitive_site TIEOFF_X3Y74 TIEOFF internal 3)
	)
	(tile 6 11 CLBLM_X3Y74 CLBLM 2
		(primitive_site SLICE_X4Y74 SLICEM internal 50)
		(primitive_site SLICE_X5Y74 SLICEL internal 45)
	)
	(tile 6 12 INT_X4Y74 INT 1
		(primitive_site TIEOFF_X4Y74 TIEOFF internal 3)
	)
	(tile 6 13 CLBLL_X4Y74 CLBLL 2
		(primitive_site SLICE_X6Y74 SLICEL internal 45)
		(primitive_site SLICE_X7Y74 SLICEL internal 45)
	)
	(tile 6 14 INT_X5Y74 INT 1
		(primitive_site TIEOFF_X5Y74 TIEOFF internal 3)
	)
	(tile 6 15 INT_INTERFACE_X5Y74 INT_INTERFACE 0
	)
	(tile 6 16 NULL_X16Y82 NULL 0
	)
	(tile 6 17 CFG_VBRK_X5Y74 CFG_VBRK 0
	)
	(tile 6 18 INT_X6Y74 INT 1
		(primitive_site TIEOFF_X6Y74 TIEOFF internal 3)
	)
	(tile 6 19 CLBLM_X6Y74 CLBLM 2
		(primitive_site SLICE_X8Y74 SLICEM internal 50)
		(primitive_site SLICE_X9Y74 SLICEL internal 45)
	)
	(tile 6 20 INT_X7Y74 INT 1
		(primitive_site TIEOFF_X7Y74 TIEOFF internal 3)
	)
	(tile 6 21 CLBLM_X7Y74 CLBLM 2
		(primitive_site SLICE_X10Y74 SLICEM internal 50)
		(primitive_site SLICE_X11Y74 SLICEL internal 45)
	)
	(tile 6 22 INT_X8Y74 INT 1
		(primitive_site TIEOFF_X8Y74 TIEOFF internal 3)
	)
	(tile 6 23 INT_INTERFACE_X8Y74 INT_INTERFACE 0
	)
	(tile 6 24 NULL_X24Y82 NULL 0
	)
	(tile 6 25 CFG_VBRK_X8Y74 CFG_VBRK 0
	)
	(tile 6 26 INT_X9Y74 INT 1
		(primitive_site TIEOFF_X9Y74 TIEOFF internal 3)
	)
	(tile 6 27 CLBLM_X9Y74 CLBLM 2
		(primitive_site SLICE_X12Y74 SLICEM internal 50)
		(primitive_site SLICE_X13Y74 SLICEL internal 45)
	)
	(tile 6 28 INT_X10Y74 INT 1
		(primitive_site TIEOFF_X10Y74 TIEOFF internal 3)
	)
	(tile 6 29 CLBLL_X10Y74 CLBLL 2
		(primitive_site SLICE_X14Y74 SLICEL internal 45)
		(primitive_site SLICE_X15Y74 SLICEL internal 45)
	)
	(tile 6 30 INT_X11Y74 INT 1
		(primitive_site TIEOFF_X11Y74 TIEOFF internal 3)
	)
	(tile 6 31 CLBLM_X11Y74 CLBLM 2
		(primitive_site SLICE_X16Y74 SLICEM internal 50)
		(primitive_site SLICE_X17Y74 SLICEL internal 45)
	)
	(tile 6 32 INT_X12Y74 INT 1
		(primitive_site TIEOFF_X12Y74 TIEOFF internal 3)
	)
	(tile 6 33 CLBLL_X12Y74 CLBLL 2
		(primitive_site SLICE_X18Y74 SLICEL internal 45)
		(primitive_site SLICE_X19Y74 SLICEL internal 45)
	)
	(tile 6 34 CFG_VBRK_X12Y74 CFG_VBRK 0
	)
	(tile 6 35 INT_X13Y74 INT 1
		(primitive_site TIEOFF_X13Y74 TIEOFF internal 3)
	)
	(tile 6 36 CLBLM_X13Y74 CLBLM 2
		(primitive_site SLICE_X20Y74 SLICEM internal 50)
		(primitive_site SLICE_X21Y74 SLICEL internal 45)
	)
	(tile 6 37 INT_X14Y74 INT 1
		(primitive_site TIEOFF_X14Y74 TIEOFF internal 3)
	)
	(tile 6 38 CLBLL_X14Y74 CLBLL 2
		(primitive_site SLICE_X22Y74 SLICEL internal 45)
		(primitive_site SLICE_X23Y74 SLICEL internal 45)
	)
	(tile 6 39 INT_X15Y74 INT 1
		(primitive_site TIEOFF_X15Y74 TIEOFF internal 3)
	)
	(tile 6 40 CLBLM_X15Y74 CLBLM 2
		(primitive_site SLICE_X24Y74 SLICEM internal 50)
		(primitive_site SLICE_X25Y74 SLICEL internal 45)
	)
	(tile 6 41 INT_X16Y74 INT 1
		(primitive_site TIEOFF_X16Y74 TIEOFF internal 3)
	)
	(tile 6 42 CLBLL_X16Y74 CLBLL 2
		(primitive_site SLICE_X26Y74 SLICEL internal 45)
		(primitive_site SLICE_X27Y74 SLICEL internal 45)
	)
	(tile 6 43 CFG_VBRK_X16Y74 CFG_VBRK 0
	)
	(tile 6 44 INT_X17Y74 INT 1
		(primitive_site TIEOFF_X17Y74 TIEOFF internal 3)
	)
	(tile 6 45 INT_INTERFACE_X17Y74 INT_INTERFACE 0
	)
	(tile 6 46 INT_BUFS_L_X17Y74 INT_BUFS_L 0
	)
	(tile 6 47 NULL_X47Y82 NULL 0
	)
	(tile 6 48 NULL_X48Y82 NULL 0
	)
	(tile 6 49 NULL_X49Y82 NULL 0
	)
	(tile 6 50 INT_BUFS_R_X18Y74 INT_BUFS_R 0
	)
	(tile 6 51 INT_X18Y74 INT 1
		(primitive_site TIEOFF_X18Y74 TIEOFF internal 3)
	)
	(tile 6 52 CLBLM_X18Y74 CLBLM 2
		(primitive_site SLICE_X28Y74 SLICEM internal 50)
		(primitive_site SLICE_X29Y74 SLICEL internal 45)
	)
	(tile 6 53 INT_X19Y74 INT 1
		(primitive_site TIEOFF_X19Y74 TIEOFF internal 3)
	)
	(tile 6 54 CLBLL_X19Y74 CLBLL 2
		(primitive_site SLICE_X30Y74 SLICEL internal 45)
		(primitive_site SLICE_X31Y74 SLICEL internal 45)
	)
	(tile 6 55 INT_X20Y74 INT 1
		(primitive_site TIEOFF_X20Y74 TIEOFF internal 3)
	)
	(tile 6 56 CLBLM_X20Y74 CLBLM 2
		(primitive_site SLICE_X32Y74 SLICEM internal 50)
		(primitive_site SLICE_X33Y74 SLICEL internal 45)
	)
	(tile 6 57 INT_X21Y74 INT 1
		(primitive_site TIEOFF_X21Y74 TIEOFF internal 3)
	)
	(tile 6 58 CLBLL_X21Y74 CLBLL 2
		(primitive_site SLICE_X34Y74 SLICEL internal 45)
		(primitive_site SLICE_X35Y74 SLICEL internal 45)
	)
	(tile 6 59 CFG_VBRK_X21Y74 CFG_VBRK 0
	)
	(tile 6 60 INT_X22Y74 INT 1
		(primitive_site TIEOFF_X22Y74 TIEOFF internal 3)
	)
	(tile 6 61 CLBLM_X22Y74 CLBLM 2
		(primitive_site SLICE_X36Y74 SLICEM internal 50)
		(primitive_site SLICE_X37Y74 SLICEL internal 45)
	)
	(tile 6 62 INT_X23Y74 INT 1
		(primitive_site TIEOFF_X23Y74 TIEOFF internal 3)
	)
	(tile 6 63 CLBLL_X23Y74 CLBLL 2
		(primitive_site SLICE_X38Y74 SLICEL internal 45)
		(primitive_site SLICE_X39Y74 SLICEL internal 45)
	)
	(tile 6 64 INT_X24Y74 INT 1
		(primitive_site TIEOFF_X24Y74 TIEOFF internal 3)
	)
	(tile 6 65 CLBLM_X24Y74 CLBLM 2
		(primitive_site SLICE_X40Y74 SLICEM internal 50)
		(primitive_site SLICE_X41Y74 SLICEL internal 45)
	)
	(tile 6 66 INT_X25Y74 INT 1
		(primitive_site TIEOFF_X25Y74 TIEOFF internal 3)
	)
	(tile 6 67 CLBLL_X25Y74 CLBLL 2
		(primitive_site SLICE_X42Y74 SLICEL internal 45)
		(primitive_site SLICE_X43Y74 SLICEL internal 45)
	)
	(tile 6 68 CFG_VBRK_X25Y74 CFG_VBRK 0
	)
	(tile 6 69 INT_X26Y74 INT 1
		(primitive_site TIEOFF_X26Y74 TIEOFF internal 3)
	)
	(tile 6 70 INT_INTERFACE_X26Y74 INT_INTERFACE 0
	)
	(tile 6 71 NULL_X71Y82 NULL 0
	)
	(tile 6 72 INT_X27Y74 INT 1
		(primitive_site TIEOFF_X27Y74 TIEOFF internal 3)
	)
	(tile 6 73 CLBLM_X27Y74 CLBLM 2
		(primitive_site SLICE_X44Y74 SLICEM internal 50)
		(primitive_site SLICE_X45Y74 SLICEL internal 45)
	)
	(tile 6 74 INT_X28Y74 INT 1
		(primitive_site TIEOFF_X28Y74 TIEOFF internal 3)
	)
	(tile 6 75 CLBLL_X28Y74 CLBLL 2
		(primitive_site SLICE_X46Y74 SLICEL internal 45)
		(primitive_site SLICE_X47Y74 SLICEL internal 45)
	)
	(tile 6 76 INT_X29Y74 INT 1
		(primitive_site TIEOFF_X29Y74 TIEOFF internal 3)
	)
	(tile 6 77 CLBLM_X29Y74 CLBLM 2
		(primitive_site SLICE_X48Y74 SLICEM internal 50)
		(primitive_site SLICE_X49Y74 SLICEL internal 45)
	)
	(tile 6 78 INT_X30Y74 INT 1
		(primitive_site TIEOFF_X30Y74 TIEOFF internal 3)
	)
	(tile 6 79 CLBLL_X30Y74 CLBLL 2
		(primitive_site SLICE_X50Y74 SLICEL internal 45)
		(primitive_site SLICE_X51Y74 SLICEL internal 45)
	)
	(tile 6 80 CFG_VBRK_X30Y74 CFG_VBRK 0
	)
	(tile 6 81 INT_X31Y74 INT 1
		(primitive_site TIEOFF_X31Y74 TIEOFF internal 3)
	)
	(tile 6 82 INT_INTERFACE_X31Y74 INT_INTERFACE 0
	)
	(tile 6 83 INT_BUFS_L_X31Y74 INT_BUFS_L 0
	)
	(tile 6 84 IOI_X31Y74 IOI 6
		(primitive_site OLOGIC_X2Y148 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y148 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y148 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y149 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y149 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y149 ILOGIC internal 24)
	)
	(tile 6 85 RIOB_X31Y74 RIOB 2
		(primitive_site IOB_X2Y148 IOBS unbonded 7)
		(primitive_site IOB_X2Y149 IOBM unbonded 7)
	)
	(tile 6 86 INT_BUFS_R_X32Y74 INT_BUFS_R 0
	)
	(tile 6 87 CFG_VBRK_X32Y74 CFG_VBRK 0
	)
	(tile 6 88 INT_X32Y74 INT 1
		(primitive_site TIEOFF_X32Y74 TIEOFF internal 3)
	)
	(tile 6 89 CLBLM_X32Y74 CLBLM 2
		(primitive_site SLICE_X52Y74 SLICEM internal 50)
		(primitive_site SLICE_X53Y74 SLICEL internal 45)
	)
	(tile 6 90 INT_X33Y74 INT 1
		(primitive_site TIEOFF_X33Y74 TIEOFF internal 3)
	)
	(tile 6 91 CLBLL_X33Y74 CLBLL 2
		(primitive_site SLICE_X54Y74 SLICEL internal 45)
		(primitive_site SLICE_X55Y74 SLICEL internal 45)
	)
	(tile 6 92 INT_X34Y74 INT 1
		(primitive_site TIEOFF_X34Y74 TIEOFF internal 3)
	)
	(tile 6 93 CLBLM_X34Y74 CLBLM 2
		(primitive_site SLICE_X56Y74 SLICEM internal 50)
		(primitive_site SLICE_X57Y74 SLICEL internal 45)
	)
	(tile 6 94 INT_X35Y74 INT 1
		(primitive_site TIEOFF_X35Y74 TIEOFF internal 3)
	)
	(tile 6 95 CLBLL_X35Y74 CLBLL 2
		(primitive_site SLICE_X58Y74 SLICEL internal 45)
		(primitive_site SLICE_X59Y74 SLICEL internal 45)
	)
	(tile 6 96 INT_X36Y74 INT 1
		(primitive_site TIEOFF_X36Y74 TIEOFF internal 3)
	)
	(tile 6 97 INT_INTERFACE_X36Y74 INT_INTERFACE 0
	)
	(tile 6 98 NULL_X98Y82 NULL 0
	)
	(tile 6 99 CFG_VBRK_X36Y74 CFG_VBRK 0
	)
	(tile 6 100 INT_X37Y74 INT 1
		(primitive_site TIEOFF_X37Y74 TIEOFF internal 3)
	)
	(tile 6 101 GTP_INT_INTERFACE_X37Y74 GTP_INT_INTERFACE 0
	)
	(tile 6 102 R_TERM_INT_X37Y74 R_TERM_INT 0
	)
	(tile 6 103 NULL_X103Y82 NULL 0
	)
	(tile 7 0 LIOB_X0Y73 LIOB 2
		(primitive_site IOB_X0Y146 IOBS unbonded 7)
		(primitive_site IOB_X0Y147 IOBM unbonded 7)
	)
	(tile 7 1 L_TERM_INT_X0Y73 L_TERM_INT 0
	)
	(tile 7 2 INT_X0Y73 INT 1
		(primitive_site TIEOFF_X0Y73 TIEOFF internal 3)
	)
	(tile 7 3 INT_INTERFACE_X0Y73 INT_INTERFACE 0
	)
	(tile 7 4 IOI_X0Y73 IOI 6
		(primitive_site OLOGIC_X0Y146 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y146 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y146 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y147 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y147 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y147 ILOGIC internal 24)
	)
	(tile 7 5 INT_X1Y73 INT 1
		(primitive_site TIEOFF_X1Y73 TIEOFF internal 3)
	)
	(tile 7 6 CLBLM_X1Y73 CLBLM 2
		(primitive_site SLICE_X0Y73 SLICEM internal 50)
		(primitive_site SLICE_X1Y73 SLICEL internal 45)
	)
	(tile 7 7 INT_X2Y73 INT 1
		(primitive_site TIEOFF_X2Y73 TIEOFF internal 3)
	)
	(tile 7 8 CLBLL_X2Y73 CLBLL 2
		(primitive_site SLICE_X2Y73 SLICEL internal 45)
		(primitive_site SLICE_X3Y73 SLICEL internal 45)
	)
	(tile 7 9 CFG_VBRK_X2Y73 CFG_VBRK 0
	)
	(tile 7 10 INT_X3Y73 INT 1
		(primitive_site TIEOFF_X3Y73 TIEOFF internal 3)
	)
	(tile 7 11 CLBLM_X3Y73 CLBLM 2
		(primitive_site SLICE_X4Y73 SLICEM internal 50)
		(primitive_site SLICE_X5Y73 SLICEL internal 45)
	)
	(tile 7 12 INT_X4Y73 INT 1
		(primitive_site TIEOFF_X4Y73 TIEOFF internal 3)
	)
	(tile 7 13 CLBLL_X4Y73 CLBLL 2
		(primitive_site SLICE_X6Y73 SLICEL internal 45)
		(primitive_site SLICE_X7Y73 SLICEL internal 45)
	)
	(tile 7 14 INT_X5Y73 INT 1
		(primitive_site TIEOFF_X5Y73 TIEOFF internal 3)
	)
	(tile 7 15 INT_INTERFACE_X5Y73 INT_INTERFACE 0
	)
	(tile 7 16 NULL_X16Y81 NULL 0
	)
	(tile 7 17 CFG_VBRK_X5Y73 CFG_VBRK 0
	)
	(tile 7 18 INT_X6Y73 INT 1
		(primitive_site TIEOFF_X6Y73 TIEOFF internal 3)
	)
	(tile 7 19 CLBLM_X6Y73 CLBLM 2
		(primitive_site SLICE_X8Y73 SLICEM internal 50)
		(primitive_site SLICE_X9Y73 SLICEL internal 45)
	)
	(tile 7 20 INT_X7Y73 INT 1
		(primitive_site TIEOFF_X7Y73 TIEOFF internal 3)
	)
	(tile 7 21 CLBLM_X7Y73 CLBLM 2
		(primitive_site SLICE_X10Y73 SLICEM internal 50)
		(primitive_site SLICE_X11Y73 SLICEL internal 45)
	)
	(tile 7 22 INT_X8Y73 INT 1
		(primitive_site TIEOFF_X8Y73 TIEOFF internal 3)
	)
	(tile 7 23 INT_INTERFACE_X8Y73 INT_INTERFACE 0
	)
	(tile 7 24 NULL_X24Y81 NULL 0
	)
	(tile 7 25 CFG_VBRK_X8Y73 CFG_VBRK 0
	)
	(tile 7 26 INT_X9Y73 INT 1
		(primitive_site TIEOFF_X9Y73 TIEOFF internal 3)
	)
	(tile 7 27 CLBLM_X9Y73 CLBLM 2
		(primitive_site SLICE_X12Y73 SLICEM internal 50)
		(primitive_site SLICE_X13Y73 SLICEL internal 45)
	)
	(tile 7 28 INT_X10Y73 INT 1
		(primitive_site TIEOFF_X10Y73 TIEOFF internal 3)
	)
	(tile 7 29 CLBLL_X10Y73 CLBLL 2
		(primitive_site SLICE_X14Y73 SLICEL internal 45)
		(primitive_site SLICE_X15Y73 SLICEL internal 45)
	)
	(tile 7 30 INT_X11Y73 INT 1
		(primitive_site TIEOFF_X11Y73 TIEOFF internal 3)
	)
	(tile 7 31 CLBLM_X11Y73 CLBLM 2
		(primitive_site SLICE_X16Y73 SLICEM internal 50)
		(primitive_site SLICE_X17Y73 SLICEL internal 45)
	)
	(tile 7 32 INT_X12Y73 INT 1
		(primitive_site TIEOFF_X12Y73 TIEOFF internal 3)
	)
	(tile 7 33 CLBLL_X12Y73 CLBLL 2
		(primitive_site SLICE_X18Y73 SLICEL internal 45)
		(primitive_site SLICE_X19Y73 SLICEL internal 45)
	)
	(tile 7 34 CFG_VBRK_X12Y73 CFG_VBRK 0
	)
	(tile 7 35 INT_X13Y73 INT 1
		(primitive_site TIEOFF_X13Y73 TIEOFF internal 3)
	)
	(tile 7 36 CLBLM_X13Y73 CLBLM 2
		(primitive_site SLICE_X20Y73 SLICEM internal 50)
		(primitive_site SLICE_X21Y73 SLICEL internal 45)
	)
	(tile 7 37 INT_X14Y73 INT 1
		(primitive_site TIEOFF_X14Y73 TIEOFF internal 3)
	)
	(tile 7 38 CLBLL_X14Y73 CLBLL 2
		(primitive_site SLICE_X22Y73 SLICEL internal 45)
		(primitive_site SLICE_X23Y73 SLICEL internal 45)
	)
	(tile 7 39 INT_X15Y73 INT 1
		(primitive_site TIEOFF_X15Y73 TIEOFF internal 3)
	)
	(tile 7 40 CLBLM_X15Y73 CLBLM 2
		(primitive_site SLICE_X24Y73 SLICEM internal 50)
		(primitive_site SLICE_X25Y73 SLICEL internal 45)
	)
	(tile 7 41 INT_X16Y73 INT 1
		(primitive_site TIEOFF_X16Y73 TIEOFF internal 3)
	)
	(tile 7 42 CLBLL_X16Y73 CLBLL 2
		(primitive_site SLICE_X26Y73 SLICEL internal 45)
		(primitive_site SLICE_X27Y73 SLICEL internal 45)
	)
	(tile 7 43 CFG_VBRK_X16Y73 CFG_VBRK 0
	)
	(tile 7 44 INT_X17Y73 INT 1
		(primitive_site TIEOFF_X17Y73 TIEOFF internal 3)
	)
	(tile 7 45 INT_INTERFACE_X17Y73 INT_INTERFACE 0
	)
	(tile 7 46 INT_BUFS_L_X17Y73 INT_BUFS_L 0
	)
	(tile 7 47 NULL_X47Y81 NULL 0
	)
	(tile 7 48 NULL_X48Y81 NULL 0
	)
	(tile 7 49 NULL_X49Y81 NULL 0
	)
	(tile 7 50 INT_BUFS_R_X18Y73 INT_BUFS_R 0
	)
	(tile 7 51 INT_X18Y73 INT 1
		(primitive_site TIEOFF_X18Y73 TIEOFF internal 3)
	)
	(tile 7 52 CLBLM_X18Y73 CLBLM 2
		(primitive_site SLICE_X28Y73 SLICEM internal 50)
		(primitive_site SLICE_X29Y73 SLICEL internal 45)
	)
	(tile 7 53 INT_X19Y73 INT 1
		(primitive_site TIEOFF_X19Y73 TIEOFF internal 3)
	)
	(tile 7 54 CLBLL_X19Y73 CLBLL 2
		(primitive_site SLICE_X30Y73 SLICEL internal 45)
		(primitive_site SLICE_X31Y73 SLICEL internal 45)
	)
	(tile 7 55 INT_X20Y73 INT 1
		(primitive_site TIEOFF_X20Y73 TIEOFF internal 3)
	)
	(tile 7 56 CLBLM_X20Y73 CLBLM 2
		(primitive_site SLICE_X32Y73 SLICEM internal 50)
		(primitive_site SLICE_X33Y73 SLICEL internal 45)
	)
	(tile 7 57 INT_X21Y73 INT 1
		(primitive_site TIEOFF_X21Y73 TIEOFF internal 3)
	)
	(tile 7 58 CLBLL_X21Y73 CLBLL 2
		(primitive_site SLICE_X34Y73 SLICEL internal 45)
		(primitive_site SLICE_X35Y73 SLICEL internal 45)
	)
	(tile 7 59 CFG_VBRK_X21Y73 CFG_VBRK 0
	)
	(tile 7 60 INT_X22Y73 INT 1
		(primitive_site TIEOFF_X22Y73 TIEOFF internal 3)
	)
	(tile 7 61 CLBLM_X22Y73 CLBLM 2
		(primitive_site SLICE_X36Y73 SLICEM internal 50)
		(primitive_site SLICE_X37Y73 SLICEL internal 45)
	)
	(tile 7 62 INT_X23Y73 INT 1
		(primitive_site TIEOFF_X23Y73 TIEOFF internal 3)
	)
	(tile 7 63 CLBLL_X23Y73 CLBLL 2
		(primitive_site SLICE_X38Y73 SLICEL internal 45)
		(primitive_site SLICE_X39Y73 SLICEL internal 45)
	)
	(tile 7 64 INT_X24Y73 INT 1
		(primitive_site TIEOFF_X24Y73 TIEOFF internal 3)
	)
	(tile 7 65 CLBLM_X24Y73 CLBLM 2
		(primitive_site SLICE_X40Y73 SLICEM internal 50)
		(primitive_site SLICE_X41Y73 SLICEL internal 45)
	)
	(tile 7 66 INT_X25Y73 INT 1
		(primitive_site TIEOFF_X25Y73 TIEOFF internal 3)
	)
	(tile 7 67 CLBLL_X25Y73 CLBLL 2
		(primitive_site SLICE_X42Y73 SLICEL internal 45)
		(primitive_site SLICE_X43Y73 SLICEL internal 45)
	)
	(tile 7 68 CFG_VBRK_X25Y73 CFG_VBRK 0
	)
	(tile 7 69 INT_X26Y73 INT 1
		(primitive_site TIEOFF_X26Y73 TIEOFF internal 3)
	)
	(tile 7 70 INT_INTERFACE_X26Y73 INT_INTERFACE 0
	)
	(tile 7 71 NULL_X71Y81 NULL 0
	)
	(tile 7 72 INT_X27Y73 INT 1
		(primitive_site TIEOFF_X27Y73 TIEOFF internal 3)
	)
	(tile 7 73 CLBLM_X27Y73 CLBLM 2
		(primitive_site SLICE_X44Y73 SLICEM internal 50)
		(primitive_site SLICE_X45Y73 SLICEL internal 45)
	)
	(tile 7 74 INT_X28Y73 INT 1
		(primitive_site TIEOFF_X28Y73 TIEOFF internal 3)
	)
	(tile 7 75 CLBLL_X28Y73 CLBLL 2
		(primitive_site SLICE_X46Y73 SLICEL internal 45)
		(primitive_site SLICE_X47Y73 SLICEL internal 45)
	)
	(tile 7 76 INT_X29Y73 INT 1
		(primitive_site TIEOFF_X29Y73 TIEOFF internal 3)
	)
	(tile 7 77 CLBLM_X29Y73 CLBLM 2
		(primitive_site SLICE_X48Y73 SLICEM internal 50)
		(primitive_site SLICE_X49Y73 SLICEL internal 45)
	)
	(tile 7 78 INT_X30Y73 INT 1
		(primitive_site TIEOFF_X30Y73 TIEOFF internal 3)
	)
	(tile 7 79 CLBLL_X30Y73 CLBLL 2
		(primitive_site SLICE_X50Y73 SLICEL internal 45)
		(primitive_site SLICE_X51Y73 SLICEL internal 45)
	)
	(tile 7 80 CFG_VBRK_X30Y73 CFG_VBRK 0
	)
	(tile 7 81 INT_X31Y73 INT 1
		(primitive_site TIEOFF_X31Y73 TIEOFF internal 3)
	)
	(tile 7 82 INT_INTERFACE_X31Y73 INT_INTERFACE 0
	)
	(tile 7 83 INT_BUFS_L_X31Y73 INT_BUFS_L 0
	)
	(tile 7 84 IOI_X31Y73 IOI 6
		(primitive_site OLOGIC_X2Y146 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y146 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y146 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y147 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y147 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y147 ILOGIC internal 24)
	)
	(tile 7 85 RIOB_X31Y73 RIOB 2
		(primitive_site IOB_X2Y146 IOBS unbonded 7)
		(primitive_site IOB_X2Y147 IOBM unbonded 7)
	)
	(tile 7 86 INT_BUFS_R_X32Y73 INT_BUFS_R 0
	)
	(tile 7 87 CFG_VBRK_X32Y73 CFG_VBRK 0
	)
	(tile 7 88 INT_X32Y73 INT 1
		(primitive_site TIEOFF_X32Y73 TIEOFF internal 3)
	)
	(tile 7 89 CLBLM_X32Y73 CLBLM 2
		(primitive_site SLICE_X52Y73 SLICEM internal 50)
		(primitive_site SLICE_X53Y73 SLICEL internal 45)
	)
	(tile 7 90 INT_X33Y73 INT 1
		(primitive_site TIEOFF_X33Y73 TIEOFF internal 3)
	)
	(tile 7 91 CLBLL_X33Y73 CLBLL 2
		(primitive_site SLICE_X54Y73 SLICEL internal 45)
		(primitive_site SLICE_X55Y73 SLICEL internal 45)
	)
	(tile 7 92 INT_X34Y73 INT 1
		(primitive_site TIEOFF_X34Y73 TIEOFF internal 3)
	)
	(tile 7 93 CLBLM_X34Y73 CLBLM 2
		(primitive_site SLICE_X56Y73 SLICEM internal 50)
		(primitive_site SLICE_X57Y73 SLICEL internal 45)
	)
	(tile 7 94 INT_X35Y73 INT 1
		(primitive_site TIEOFF_X35Y73 TIEOFF internal 3)
	)
	(tile 7 95 CLBLL_X35Y73 CLBLL 2
		(primitive_site SLICE_X58Y73 SLICEL internal 45)
		(primitive_site SLICE_X59Y73 SLICEL internal 45)
	)
	(tile 7 96 INT_X36Y73 INT 1
		(primitive_site TIEOFF_X36Y73 TIEOFF internal 3)
	)
	(tile 7 97 INT_INTERFACE_X36Y73 INT_INTERFACE 0
	)
	(tile 7 98 NULL_X98Y81 NULL 0
	)
	(tile 7 99 CFG_VBRK_X36Y73 CFG_VBRK 0
	)
	(tile 7 100 INT_X37Y73 INT 1
		(primitive_site TIEOFF_X37Y73 TIEOFF internal 3)
	)
	(tile 7 101 GTP_INT_INTERFACE_X37Y73 GTP_INT_INTERFACE 0
	)
	(tile 7 102 R_TERM_INT_X37Y73 R_TERM_INT 0
	)
	(tile 7 103 NULL_X103Y81 NULL 0
	)
	(tile 8 0 LIOB_X0Y72 LIOB 2
		(primitive_site IOB_X0Y144 IOBS unbonded 7)
		(primitive_site IOB_X0Y145 IOBM unbonded 7)
	)
	(tile 8 1 L_TERM_INT_X0Y72 L_TERM_INT 0
	)
	(tile 8 2 INT_X0Y72 INT 1
		(primitive_site TIEOFF_X0Y72 TIEOFF internal 3)
	)
	(tile 8 3 INT_INTERFACE_X0Y72 INT_INTERFACE 0
	)
	(tile 8 4 IOI_X0Y72 IOI 6
		(primitive_site OLOGIC_X0Y144 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y144 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y144 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y145 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y145 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y145 ILOGIC internal 24)
	)
	(tile 8 5 INT_X1Y72 INT 1
		(primitive_site TIEOFF_X1Y72 TIEOFF internal 3)
	)
	(tile 8 6 CLBLM_X1Y72 CLBLM 2
		(primitive_site SLICE_X0Y72 SLICEM internal 50)
		(primitive_site SLICE_X1Y72 SLICEL internal 45)
	)
	(tile 8 7 INT_X2Y72 INT 1
		(primitive_site TIEOFF_X2Y72 TIEOFF internal 3)
	)
	(tile 8 8 CLBLL_X2Y72 CLBLL 2
		(primitive_site SLICE_X2Y72 SLICEL internal 45)
		(primitive_site SLICE_X3Y72 SLICEL internal 45)
	)
	(tile 8 9 CFG_VBRK_X2Y72 CFG_VBRK 0
	)
	(tile 8 10 INT_X3Y72 INT 1
		(primitive_site TIEOFF_X3Y72 TIEOFF internal 3)
	)
	(tile 8 11 CLBLM_X3Y72 CLBLM 2
		(primitive_site SLICE_X4Y72 SLICEM internal 50)
		(primitive_site SLICE_X5Y72 SLICEL internal 45)
	)
	(tile 8 12 INT_X4Y72 INT 1
		(primitive_site TIEOFF_X4Y72 TIEOFF internal 3)
	)
	(tile 8 13 CLBLL_X4Y72 CLBLL 2
		(primitive_site SLICE_X6Y72 SLICEL internal 45)
		(primitive_site SLICE_X7Y72 SLICEL internal 45)
	)
	(tile 8 14 INT_X5Y72 INT 1
		(primitive_site TIEOFF_X5Y72 TIEOFF internal 3)
	)
	(tile 8 15 INT_INTERFACE_X5Y72 INT_INTERFACE 0
	)
	(tile 8 16 NULL_X16Y80 NULL 0
	)
	(tile 8 17 CFG_VBRK_X5Y72 CFG_VBRK 0
	)
	(tile 8 18 INT_X6Y72 INT 1
		(primitive_site TIEOFF_X6Y72 TIEOFF internal 3)
	)
	(tile 8 19 CLBLM_X6Y72 CLBLM 2
		(primitive_site SLICE_X8Y72 SLICEM internal 50)
		(primitive_site SLICE_X9Y72 SLICEL internal 45)
	)
	(tile 8 20 INT_X7Y72 INT 1
		(primitive_site TIEOFF_X7Y72 TIEOFF internal 3)
	)
	(tile 8 21 CLBLM_X7Y72 CLBLM 2
		(primitive_site SLICE_X10Y72 SLICEM internal 50)
		(primitive_site SLICE_X11Y72 SLICEL internal 45)
	)
	(tile 8 22 INT_X8Y72 INT 1
		(primitive_site TIEOFF_X8Y72 TIEOFF internal 3)
	)
	(tile 8 23 INT_INTERFACE_X8Y72 INT_INTERFACE 0
	)
	(tile 8 24 NULL_X24Y80 NULL 0
	)
	(tile 8 25 CFG_VBRK_X8Y72 CFG_VBRK 0
	)
	(tile 8 26 INT_X9Y72 INT 1
		(primitive_site TIEOFF_X9Y72 TIEOFF internal 3)
	)
	(tile 8 27 CLBLM_X9Y72 CLBLM 2
		(primitive_site SLICE_X12Y72 SLICEM internal 50)
		(primitive_site SLICE_X13Y72 SLICEL internal 45)
	)
	(tile 8 28 INT_X10Y72 INT 1
		(primitive_site TIEOFF_X10Y72 TIEOFF internal 3)
	)
	(tile 8 29 CLBLL_X10Y72 CLBLL 2
		(primitive_site SLICE_X14Y72 SLICEL internal 45)
		(primitive_site SLICE_X15Y72 SLICEL internal 45)
	)
	(tile 8 30 INT_X11Y72 INT 1
		(primitive_site TIEOFF_X11Y72 TIEOFF internal 3)
	)
	(tile 8 31 CLBLM_X11Y72 CLBLM 2
		(primitive_site SLICE_X16Y72 SLICEM internal 50)
		(primitive_site SLICE_X17Y72 SLICEL internal 45)
	)
	(tile 8 32 INT_X12Y72 INT 1
		(primitive_site TIEOFF_X12Y72 TIEOFF internal 3)
	)
	(tile 8 33 CLBLL_X12Y72 CLBLL 2
		(primitive_site SLICE_X18Y72 SLICEL internal 45)
		(primitive_site SLICE_X19Y72 SLICEL internal 45)
	)
	(tile 8 34 CFG_VBRK_X12Y72 CFG_VBRK 0
	)
	(tile 8 35 INT_X13Y72 INT 1
		(primitive_site TIEOFF_X13Y72 TIEOFF internal 3)
	)
	(tile 8 36 CLBLM_X13Y72 CLBLM 2
		(primitive_site SLICE_X20Y72 SLICEM internal 50)
		(primitive_site SLICE_X21Y72 SLICEL internal 45)
	)
	(tile 8 37 INT_X14Y72 INT 1
		(primitive_site TIEOFF_X14Y72 TIEOFF internal 3)
	)
	(tile 8 38 CLBLL_X14Y72 CLBLL 2
		(primitive_site SLICE_X22Y72 SLICEL internal 45)
		(primitive_site SLICE_X23Y72 SLICEL internal 45)
	)
	(tile 8 39 INT_X15Y72 INT 1
		(primitive_site TIEOFF_X15Y72 TIEOFF internal 3)
	)
	(tile 8 40 CLBLM_X15Y72 CLBLM 2
		(primitive_site SLICE_X24Y72 SLICEM internal 50)
		(primitive_site SLICE_X25Y72 SLICEL internal 45)
	)
	(tile 8 41 INT_X16Y72 INT 1
		(primitive_site TIEOFF_X16Y72 TIEOFF internal 3)
	)
	(tile 8 42 CLBLL_X16Y72 CLBLL 2
		(primitive_site SLICE_X26Y72 SLICEL internal 45)
		(primitive_site SLICE_X27Y72 SLICEL internal 45)
	)
	(tile 8 43 CFG_VBRK_X16Y72 CFG_VBRK 0
	)
	(tile 8 44 INT_X17Y72 INT 1
		(primitive_site TIEOFF_X17Y72 TIEOFF internal 3)
	)
	(tile 8 45 INT_INTERFACE_X17Y72 INT_INTERFACE 0
	)
	(tile 8 46 INT_BUFS_L_X17Y72 INT_BUFS_L 0
	)
	(tile 8 47 NULL_X47Y80 NULL 0
	)
	(tile 8 48 NULL_X48Y80 NULL 0
	)
	(tile 8 49 NULL_X49Y80 NULL 0
	)
	(tile 8 50 INT_BUFS_R_X18Y72 INT_BUFS_R 0
	)
	(tile 8 51 INT_X18Y72 INT 1
		(primitive_site TIEOFF_X18Y72 TIEOFF internal 3)
	)
	(tile 8 52 CLBLM_X18Y72 CLBLM 2
		(primitive_site SLICE_X28Y72 SLICEM internal 50)
		(primitive_site SLICE_X29Y72 SLICEL internal 45)
	)
	(tile 8 53 INT_X19Y72 INT 1
		(primitive_site TIEOFF_X19Y72 TIEOFF internal 3)
	)
	(tile 8 54 CLBLL_X19Y72 CLBLL 2
		(primitive_site SLICE_X30Y72 SLICEL internal 45)
		(primitive_site SLICE_X31Y72 SLICEL internal 45)
	)
	(tile 8 55 INT_X20Y72 INT 1
		(primitive_site TIEOFF_X20Y72 TIEOFF internal 3)
	)
	(tile 8 56 CLBLM_X20Y72 CLBLM 2
		(primitive_site SLICE_X32Y72 SLICEM internal 50)
		(primitive_site SLICE_X33Y72 SLICEL internal 45)
	)
	(tile 8 57 INT_X21Y72 INT 1
		(primitive_site TIEOFF_X21Y72 TIEOFF internal 3)
	)
	(tile 8 58 CLBLL_X21Y72 CLBLL 2
		(primitive_site SLICE_X34Y72 SLICEL internal 45)
		(primitive_site SLICE_X35Y72 SLICEL internal 45)
	)
	(tile 8 59 CFG_VBRK_X21Y72 CFG_VBRK 0
	)
	(tile 8 60 INT_X22Y72 INT 1
		(primitive_site TIEOFF_X22Y72 TIEOFF internal 3)
	)
	(tile 8 61 CLBLM_X22Y72 CLBLM 2
		(primitive_site SLICE_X36Y72 SLICEM internal 50)
		(primitive_site SLICE_X37Y72 SLICEL internal 45)
	)
	(tile 8 62 INT_X23Y72 INT 1
		(primitive_site TIEOFF_X23Y72 TIEOFF internal 3)
	)
	(tile 8 63 CLBLL_X23Y72 CLBLL 2
		(primitive_site SLICE_X38Y72 SLICEL internal 45)
		(primitive_site SLICE_X39Y72 SLICEL internal 45)
	)
	(tile 8 64 INT_X24Y72 INT 1
		(primitive_site TIEOFF_X24Y72 TIEOFF internal 3)
	)
	(tile 8 65 CLBLM_X24Y72 CLBLM 2
		(primitive_site SLICE_X40Y72 SLICEM internal 50)
		(primitive_site SLICE_X41Y72 SLICEL internal 45)
	)
	(tile 8 66 INT_X25Y72 INT 1
		(primitive_site TIEOFF_X25Y72 TIEOFF internal 3)
	)
	(tile 8 67 CLBLL_X25Y72 CLBLL 2
		(primitive_site SLICE_X42Y72 SLICEL internal 45)
		(primitive_site SLICE_X43Y72 SLICEL internal 45)
	)
	(tile 8 68 CFG_VBRK_X25Y72 CFG_VBRK 0
	)
	(tile 8 69 INT_X26Y72 INT 1
		(primitive_site TIEOFF_X26Y72 TIEOFF internal 3)
	)
	(tile 8 70 INT_INTERFACE_X26Y72 INT_INTERFACE 0
	)
	(tile 8 71 NULL_X71Y80 NULL 0
	)
	(tile 8 72 INT_X27Y72 INT 1
		(primitive_site TIEOFF_X27Y72 TIEOFF internal 3)
	)
	(tile 8 73 CLBLM_X27Y72 CLBLM 2
		(primitive_site SLICE_X44Y72 SLICEM internal 50)
		(primitive_site SLICE_X45Y72 SLICEL internal 45)
	)
	(tile 8 74 INT_X28Y72 INT 1
		(primitive_site TIEOFF_X28Y72 TIEOFF internal 3)
	)
	(tile 8 75 CLBLL_X28Y72 CLBLL 2
		(primitive_site SLICE_X46Y72 SLICEL internal 45)
		(primitive_site SLICE_X47Y72 SLICEL internal 45)
	)
	(tile 8 76 INT_X29Y72 INT 1
		(primitive_site TIEOFF_X29Y72 TIEOFF internal 3)
	)
	(tile 8 77 CLBLM_X29Y72 CLBLM 2
		(primitive_site SLICE_X48Y72 SLICEM internal 50)
		(primitive_site SLICE_X49Y72 SLICEL internal 45)
	)
	(tile 8 78 INT_X30Y72 INT 1
		(primitive_site TIEOFF_X30Y72 TIEOFF internal 3)
	)
	(tile 8 79 CLBLL_X30Y72 CLBLL 2
		(primitive_site SLICE_X50Y72 SLICEL internal 45)
		(primitive_site SLICE_X51Y72 SLICEL internal 45)
	)
	(tile 8 80 CFG_VBRK_X30Y72 CFG_VBRK 0
	)
	(tile 8 81 INT_X31Y72 INT 1
		(primitive_site TIEOFF_X31Y72 TIEOFF internal 3)
	)
	(tile 8 82 INT_INTERFACE_X31Y72 INT_INTERFACE 0
	)
	(tile 8 83 INT_BUFS_L_X31Y72 INT_BUFS_L 0
	)
	(tile 8 84 IOI_X31Y72 IOI 6
		(primitive_site OLOGIC_X2Y144 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y144 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y144 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y145 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y145 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y145 ILOGIC internal 24)
	)
	(tile 8 85 RIOB_X31Y72 RIOB 2
		(primitive_site IOB_X2Y144 IOBS unbonded 7)
		(primitive_site IOB_X2Y145 IOBM unbonded 7)
	)
	(tile 8 86 INT_BUFS_R_X32Y72 INT_BUFS_R 0
	)
	(tile 8 87 CFG_VBRK_X32Y72 CFG_VBRK 0
	)
	(tile 8 88 INT_X32Y72 INT 1
		(primitive_site TIEOFF_X32Y72 TIEOFF internal 3)
	)
	(tile 8 89 CLBLM_X32Y72 CLBLM 2
		(primitive_site SLICE_X52Y72 SLICEM internal 50)
		(primitive_site SLICE_X53Y72 SLICEL internal 45)
	)
	(tile 8 90 INT_X33Y72 INT 1
		(primitive_site TIEOFF_X33Y72 TIEOFF internal 3)
	)
	(tile 8 91 CLBLL_X33Y72 CLBLL 2
		(primitive_site SLICE_X54Y72 SLICEL internal 45)
		(primitive_site SLICE_X55Y72 SLICEL internal 45)
	)
	(tile 8 92 INT_X34Y72 INT 1
		(primitive_site TIEOFF_X34Y72 TIEOFF internal 3)
	)
	(tile 8 93 CLBLM_X34Y72 CLBLM 2
		(primitive_site SLICE_X56Y72 SLICEM internal 50)
		(primitive_site SLICE_X57Y72 SLICEL internal 45)
	)
	(tile 8 94 INT_X35Y72 INT 1
		(primitive_site TIEOFF_X35Y72 TIEOFF internal 3)
	)
	(tile 8 95 CLBLL_X35Y72 CLBLL 2
		(primitive_site SLICE_X58Y72 SLICEL internal 45)
		(primitive_site SLICE_X59Y72 SLICEL internal 45)
	)
	(tile 8 96 INT_X36Y72 INT 1
		(primitive_site TIEOFF_X36Y72 TIEOFF internal 3)
	)
	(tile 8 97 INT_INTERFACE_X36Y72 INT_INTERFACE 0
	)
	(tile 8 98 NULL_X98Y80 NULL 0
	)
	(tile 8 99 CFG_VBRK_X36Y72 CFG_VBRK 0
	)
	(tile 8 100 INT_X37Y72 INT 1
		(primitive_site TIEOFF_X37Y72 TIEOFF internal 3)
	)
	(tile 8 101 GTP_INT_INTERFACE_X37Y72 GTP_INT_INTERFACE 0
	)
	(tile 8 102 R_TERM_INT_X37Y72 R_TERM_INT 0
	)
	(tile 8 103 NULL_X103Y80 NULL 0
	)
	(tile 9 0 LIOB_X0Y71 LIOB 2
		(primitive_site IOB_X0Y142 IOBS unbonded 7)
		(primitive_site IOB_X0Y143 IOBM unbonded 7)
	)
	(tile 9 1 L_TERM_INT_X0Y71 L_TERM_INT 0
	)
	(tile 9 2 INT_X0Y71 INT 1
		(primitive_site TIEOFF_X0Y71 TIEOFF internal 3)
	)
	(tile 9 3 INT_INTERFACE_X0Y71 INT_INTERFACE 0
	)
	(tile 9 4 IOI_X0Y71 IOI 6
		(primitive_site OLOGIC_X0Y142 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y142 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y142 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y143 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y143 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y143 ILOGIC internal 24)
	)
	(tile 9 5 INT_X1Y71 INT 1
		(primitive_site TIEOFF_X1Y71 TIEOFF internal 3)
	)
	(tile 9 6 CLBLM_X1Y71 CLBLM 2
		(primitive_site SLICE_X0Y71 SLICEM internal 50)
		(primitive_site SLICE_X1Y71 SLICEL internal 45)
	)
	(tile 9 7 INT_X2Y71 INT 1
		(primitive_site TIEOFF_X2Y71 TIEOFF internal 3)
	)
	(tile 9 8 CLBLL_X2Y71 CLBLL 2
		(primitive_site SLICE_X2Y71 SLICEL internal 45)
		(primitive_site SLICE_X3Y71 SLICEL internal 45)
	)
	(tile 9 9 CFG_VBRK_X2Y71 CFG_VBRK 0
	)
	(tile 9 10 INT_X3Y71 INT 1
		(primitive_site TIEOFF_X3Y71 TIEOFF internal 3)
	)
	(tile 9 11 CLBLM_X3Y71 CLBLM 2
		(primitive_site SLICE_X4Y71 SLICEM internal 50)
		(primitive_site SLICE_X5Y71 SLICEL internal 45)
	)
	(tile 9 12 INT_X4Y71 INT 1
		(primitive_site TIEOFF_X4Y71 TIEOFF internal 3)
	)
	(tile 9 13 CLBLL_X4Y71 CLBLL 2
		(primitive_site SLICE_X6Y71 SLICEL internal 45)
		(primitive_site SLICE_X7Y71 SLICEL internal 45)
	)
	(tile 9 14 INT_X5Y71 INT 1
		(primitive_site TIEOFF_X5Y71 TIEOFF internal 3)
	)
	(tile 9 15 INT_INTERFACE_X5Y71 INT_INTERFACE 0
	)
	(tile 9 16 NULL_X16Y79 NULL 0
	)
	(tile 9 17 CFG_VBRK_X5Y71 CFG_VBRK 0
	)
	(tile 9 18 INT_X6Y71 INT 1
		(primitive_site TIEOFF_X6Y71 TIEOFF internal 3)
	)
	(tile 9 19 CLBLM_X6Y71 CLBLM 2
		(primitive_site SLICE_X8Y71 SLICEM internal 50)
		(primitive_site SLICE_X9Y71 SLICEL internal 45)
	)
	(tile 9 20 INT_X7Y71 INT 1
		(primitive_site TIEOFF_X7Y71 TIEOFF internal 3)
	)
	(tile 9 21 CLBLM_X7Y71 CLBLM 2
		(primitive_site SLICE_X10Y71 SLICEM internal 50)
		(primitive_site SLICE_X11Y71 SLICEL internal 45)
	)
	(tile 9 22 INT_X8Y71 INT 1
		(primitive_site TIEOFF_X8Y71 TIEOFF internal 3)
	)
	(tile 9 23 INT_INTERFACE_X8Y71 INT_INTERFACE 0
	)
	(tile 9 24 NULL_X24Y79 NULL 0
	)
	(tile 9 25 CFG_VBRK_X8Y71 CFG_VBRK 0
	)
	(tile 9 26 INT_X9Y71 INT 1
		(primitive_site TIEOFF_X9Y71 TIEOFF internal 3)
	)
	(tile 9 27 CLBLM_X9Y71 CLBLM 2
		(primitive_site SLICE_X12Y71 SLICEM internal 50)
		(primitive_site SLICE_X13Y71 SLICEL internal 45)
	)
	(tile 9 28 INT_X10Y71 INT 1
		(primitive_site TIEOFF_X10Y71 TIEOFF internal 3)
	)
	(tile 9 29 CLBLL_X10Y71 CLBLL 2
		(primitive_site SLICE_X14Y71 SLICEL internal 45)
		(primitive_site SLICE_X15Y71 SLICEL internal 45)
	)
	(tile 9 30 INT_X11Y71 INT 1
		(primitive_site TIEOFF_X11Y71 TIEOFF internal 3)
	)
	(tile 9 31 CLBLM_X11Y71 CLBLM 2
		(primitive_site SLICE_X16Y71 SLICEM internal 50)
		(primitive_site SLICE_X17Y71 SLICEL internal 45)
	)
	(tile 9 32 INT_X12Y71 INT 1
		(primitive_site TIEOFF_X12Y71 TIEOFF internal 3)
	)
	(tile 9 33 CLBLL_X12Y71 CLBLL 2
		(primitive_site SLICE_X18Y71 SLICEL internal 45)
		(primitive_site SLICE_X19Y71 SLICEL internal 45)
	)
	(tile 9 34 CFG_VBRK_X12Y71 CFG_VBRK 0
	)
	(tile 9 35 INT_X13Y71 INT 1
		(primitive_site TIEOFF_X13Y71 TIEOFF internal 3)
	)
	(tile 9 36 CLBLM_X13Y71 CLBLM 2
		(primitive_site SLICE_X20Y71 SLICEM internal 50)
		(primitive_site SLICE_X21Y71 SLICEL internal 45)
	)
	(tile 9 37 INT_X14Y71 INT 1
		(primitive_site TIEOFF_X14Y71 TIEOFF internal 3)
	)
	(tile 9 38 CLBLL_X14Y71 CLBLL 2
		(primitive_site SLICE_X22Y71 SLICEL internal 45)
		(primitive_site SLICE_X23Y71 SLICEL internal 45)
	)
	(tile 9 39 INT_X15Y71 INT 1
		(primitive_site TIEOFF_X15Y71 TIEOFF internal 3)
	)
	(tile 9 40 CLBLM_X15Y71 CLBLM 2
		(primitive_site SLICE_X24Y71 SLICEM internal 50)
		(primitive_site SLICE_X25Y71 SLICEL internal 45)
	)
	(tile 9 41 INT_X16Y71 INT 1
		(primitive_site TIEOFF_X16Y71 TIEOFF internal 3)
	)
	(tile 9 42 CLBLL_X16Y71 CLBLL 2
		(primitive_site SLICE_X26Y71 SLICEL internal 45)
		(primitive_site SLICE_X27Y71 SLICEL internal 45)
	)
	(tile 9 43 CFG_VBRK_X16Y71 CFG_VBRK 0
	)
	(tile 9 44 INT_X17Y71 INT 1
		(primitive_site TIEOFF_X17Y71 TIEOFF internal 3)
	)
	(tile 9 45 INT_INTERFACE_X17Y71 INT_INTERFACE 0
	)
	(tile 9 46 INT_BUFS_L_X17Y71 INT_BUFS_L 0
	)
	(tile 9 47 NULL_X47Y79 NULL 0
	)
	(tile 9 48 NULL_X48Y79 NULL 0
	)
	(tile 9 49 NULL_X49Y79 NULL 0
	)
	(tile 9 50 INT_BUFS_R_X18Y71 INT_BUFS_R 0
	)
	(tile 9 51 INT_X18Y71 INT 1
		(primitive_site TIEOFF_X18Y71 TIEOFF internal 3)
	)
	(tile 9 52 CLBLM_X18Y71 CLBLM 2
		(primitive_site SLICE_X28Y71 SLICEM internal 50)
		(primitive_site SLICE_X29Y71 SLICEL internal 45)
	)
	(tile 9 53 INT_X19Y71 INT 1
		(primitive_site TIEOFF_X19Y71 TIEOFF internal 3)
	)
	(tile 9 54 CLBLL_X19Y71 CLBLL 2
		(primitive_site SLICE_X30Y71 SLICEL internal 45)
		(primitive_site SLICE_X31Y71 SLICEL internal 45)
	)
	(tile 9 55 INT_X20Y71 INT 1
		(primitive_site TIEOFF_X20Y71 TIEOFF internal 3)
	)
	(tile 9 56 CLBLM_X20Y71 CLBLM 2
		(primitive_site SLICE_X32Y71 SLICEM internal 50)
		(primitive_site SLICE_X33Y71 SLICEL internal 45)
	)
	(tile 9 57 INT_X21Y71 INT 1
		(primitive_site TIEOFF_X21Y71 TIEOFF internal 3)
	)
	(tile 9 58 CLBLL_X21Y71 CLBLL 2
		(primitive_site SLICE_X34Y71 SLICEL internal 45)
		(primitive_site SLICE_X35Y71 SLICEL internal 45)
	)
	(tile 9 59 CFG_VBRK_X21Y71 CFG_VBRK 0
	)
	(tile 9 60 INT_X22Y71 INT 1
		(primitive_site TIEOFF_X22Y71 TIEOFF internal 3)
	)
	(tile 9 61 CLBLM_X22Y71 CLBLM 2
		(primitive_site SLICE_X36Y71 SLICEM internal 50)
		(primitive_site SLICE_X37Y71 SLICEL internal 45)
	)
	(tile 9 62 INT_X23Y71 INT 1
		(primitive_site TIEOFF_X23Y71 TIEOFF internal 3)
	)
	(tile 9 63 CLBLL_X23Y71 CLBLL 2
		(primitive_site SLICE_X38Y71 SLICEL internal 45)
		(primitive_site SLICE_X39Y71 SLICEL internal 45)
	)
	(tile 9 64 INT_X24Y71 INT 1
		(primitive_site TIEOFF_X24Y71 TIEOFF internal 3)
	)
	(tile 9 65 CLBLM_X24Y71 CLBLM 2
		(primitive_site SLICE_X40Y71 SLICEM internal 50)
		(primitive_site SLICE_X41Y71 SLICEL internal 45)
	)
	(tile 9 66 INT_X25Y71 INT 1
		(primitive_site TIEOFF_X25Y71 TIEOFF internal 3)
	)
	(tile 9 67 CLBLL_X25Y71 CLBLL 2
		(primitive_site SLICE_X42Y71 SLICEL internal 45)
		(primitive_site SLICE_X43Y71 SLICEL internal 45)
	)
	(tile 9 68 CFG_VBRK_X25Y71 CFG_VBRK 0
	)
	(tile 9 69 INT_X26Y71 INT 1
		(primitive_site TIEOFF_X26Y71 TIEOFF internal 3)
	)
	(tile 9 70 INT_INTERFACE_X26Y71 INT_INTERFACE 0
	)
	(tile 9 71 NULL_X71Y79 NULL 0
	)
	(tile 9 72 INT_X27Y71 INT 1
		(primitive_site TIEOFF_X27Y71 TIEOFF internal 3)
	)
	(tile 9 73 CLBLM_X27Y71 CLBLM 2
		(primitive_site SLICE_X44Y71 SLICEM internal 50)
		(primitive_site SLICE_X45Y71 SLICEL internal 45)
	)
	(tile 9 74 INT_X28Y71 INT 1
		(primitive_site TIEOFF_X28Y71 TIEOFF internal 3)
	)
	(tile 9 75 CLBLL_X28Y71 CLBLL 2
		(primitive_site SLICE_X46Y71 SLICEL internal 45)
		(primitive_site SLICE_X47Y71 SLICEL internal 45)
	)
	(tile 9 76 INT_X29Y71 INT 1
		(primitive_site TIEOFF_X29Y71 TIEOFF internal 3)
	)
	(tile 9 77 CLBLM_X29Y71 CLBLM 2
		(primitive_site SLICE_X48Y71 SLICEM internal 50)
		(primitive_site SLICE_X49Y71 SLICEL internal 45)
	)
	(tile 9 78 INT_X30Y71 INT 1
		(primitive_site TIEOFF_X30Y71 TIEOFF internal 3)
	)
	(tile 9 79 CLBLL_X30Y71 CLBLL 2
		(primitive_site SLICE_X50Y71 SLICEL internal 45)
		(primitive_site SLICE_X51Y71 SLICEL internal 45)
	)
	(tile 9 80 CFG_VBRK_X30Y71 CFG_VBRK 0
	)
	(tile 9 81 INT_X31Y71 INT 1
		(primitive_site TIEOFF_X31Y71 TIEOFF internal 3)
	)
	(tile 9 82 INT_INTERFACE_X31Y71 INT_INTERFACE 0
	)
	(tile 9 83 INT_BUFS_L_X31Y71 INT_BUFS_L 0
	)
	(tile 9 84 IOI_X31Y71 IOI 6
		(primitive_site OLOGIC_X2Y142 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y142 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y142 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y143 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y143 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y143 ILOGIC internal 24)
	)
	(tile 9 85 RIOB_X31Y71 RIOB 2
		(primitive_site IOB_X2Y142 IOBS unbonded 7)
		(primitive_site IOB_X2Y143 IOBM unbonded 7)
	)
	(tile 9 86 INT_BUFS_R_X32Y71 INT_BUFS_R 0
	)
	(tile 9 87 CFG_VBRK_X32Y71 CFG_VBRK 0
	)
	(tile 9 88 INT_X32Y71 INT 1
		(primitive_site TIEOFF_X32Y71 TIEOFF internal 3)
	)
	(tile 9 89 CLBLM_X32Y71 CLBLM 2
		(primitive_site SLICE_X52Y71 SLICEM internal 50)
		(primitive_site SLICE_X53Y71 SLICEL internal 45)
	)
	(tile 9 90 INT_X33Y71 INT 1
		(primitive_site TIEOFF_X33Y71 TIEOFF internal 3)
	)
	(tile 9 91 CLBLL_X33Y71 CLBLL 2
		(primitive_site SLICE_X54Y71 SLICEL internal 45)
		(primitive_site SLICE_X55Y71 SLICEL internal 45)
	)
	(tile 9 92 INT_X34Y71 INT 1
		(primitive_site TIEOFF_X34Y71 TIEOFF internal 3)
	)
	(tile 9 93 CLBLM_X34Y71 CLBLM 2
		(primitive_site SLICE_X56Y71 SLICEM internal 50)
		(primitive_site SLICE_X57Y71 SLICEL internal 45)
	)
	(tile 9 94 INT_X35Y71 INT 1
		(primitive_site TIEOFF_X35Y71 TIEOFF internal 3)
	)
	(tile 9 95 CLBLL_X35Y71 CLBLL 2
		(primitive_site SLICE_X58Y71 SLICEL internal 45)
		(primitive_site SLICE_X59Y71 SLICEL internal 45)
	)
	(tile 9 96 INT_X36Y71 INT 1
		(primitive_site TIEOFF_X36Y71 TIEOFF internal 3)
	)
	(tile 9 97 INT_INTERFACE_X36Y71 INT_INTERFACE 0
	)
	(tile 9 98 NULL_X98Y79 NULL 0
	)
	(tile 9 99 CFG_VBRK_X36Y71 CFG_VBRK 0
	)
	(tile 9 100 INT_X37Y71 INT 1
		(primitive_site TIEOFF_X37Y71 TIEOFF internal 3)
	)
	(tile 9 101 GTP_INT_INTERFACE_X37Y71 GTP_INT_INTERFACE 0
	)
	(tile 9 102 R_TERM_INT_X37Y71 R_TERM_INT 0
	)
	(tile 9 103 NULL_X103Y79 NULL 0
	)
	(tile 10 0 LIOB_X0Y70 LIOB 2
		(primitive_site IOB_X0Y140 IOBS unbonded 7)
		(primitive_site IOB_X0Y141 IOBM unbonded 7)
	)
	(tile 10 1 L_TERM_INT_X0Y70 L_TERM_INT 0
	)
	(tile 10 2 INT_X0Y70 INT 1
		(primitive_site TIEOFF_X0Y70 TIEOFF internal 3)
	)
	(tile 10 3 INT_INTERFACE_X0Y70 INT_INTERFACE 0
	)
	(tile 10 4 IOI_X0Y70 IOI 6
		(primitive_site OLOGIC_X0Y140 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y140 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y140 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y141 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y141 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y141 ILOGIC internal 24)
	)
	(tile 10 5 INT_X1Y70 INT 1
		(primitive_site TIEOFF_X1Y70 TIEOFF internal 3)
	)
	(tile 10 6 CLBLM_X1Y70 CLBLM 2
		(primitive_site SLICE_X0Y70 SLICEM internal 50)
		(primitive_site SLICE_X1Y70 SLICEL internal 45)
	)
	(tile 10 7 INT_X2Y70 INT 1
		(primitive_site TIEOFF_X2Y70 TIEOFF internal 3)
	)
	(tile 10 8 CLBLL_X2Y70 CLBLL 2
		(primitive_site SLICE_X2Y70 SLICEL internal 45)
		(primitive_site SLICE_X3Y70 SLICEL internal 45)
	)
	(tile 10 9 CFG_VBRK_X2Y70 CFG_VBRK 0
	)
	(tile 10 10 INT_X3Y70 INT 1
		(primitive_site TIEOFF_X3Y70 TIEOFF internal 3)
	)
	(tile 10 11 CLBLM_X3Y70 CLBLM 2
		(primitive_site SLICE_X4Y70 SLICEM internal 50)
		(primitive_site SLICE_X5Y70 SLICEL internal 45)
	)
	(tile 10 12 INT_X4Y70 INT 1
		(primitive_site TIEOFF_X4Y70 TIEOFF internal 3)
	)
	(tile 10 13 CLBLL_X4Y70 CLBLL 2
		(primitive_site SLICE_X6Y70 SLICEL internal 45)
		(primitive_site SLICE_X7Y70 SLICEL internal 45)
	)
	(tile 10 14 INT_X5Y70 INT 1
		(primitive_site TIEOFF_X5Y70 TIEOFF internal 3)
	)
	(tile 10 15 INT_INTERFACE_X5Y70 INT_INTERFACE 0
	)
	(tile 10 16 BRAM_X5Y70 BRAM 1
		(primitive_site RAMB36_X0Y14 RAMBFIFO36 internal 343)
	)
	(tile 10 17 CFG_VBRK_X5Y70 CFG_VBRK 0
	)
	(tile 10 18 INT_X6Y70 INT 1
		(primitive_site TIEOFF_X6Y70 TIEOFF internal 3)
	)
	(tile 10 19 CLBLM_X6Y70 CLBLM 2
		(primitive_site SLICE_X8Y70 SLICEM internal 50)
		(primitive_site SLICE_X9Y70 SLICEL internal 45)
	)
	(tile 10 20 INT_X7Y70 INT 1
		(primitive_site TIEOFF_X7Y70 TIEOFF internal 3)
	)
	(tile 10 21 CLBLM_X7Y70 CLBLM 2
		(primitive_site SLICE_X10Y70 SLICEM internal 50)
		(primitive_site SLICE_X11Y70 SLICEL internal 45)
	)
	(tile 10 22 INT_X8Y70 INT 1
		(primitive_site TIEOFF_X8Y70 TIEOFF internal 3)
	)
	(tile 10 23 INT_INTERFACE_X8Y70 INT_INTERFACE 0
	)
	(tile 10 24 DSP_X8Y70 DSP 2
		(primitive_site DSP48_X0Y28 DSP48E internal 390)
		(primitive_site DSP48_X0Y29 DSP48E internal 390)
	)
	(tile 10 25 CFG_VBRK_X8Y70 CFG_VBRK 0
	)
	(tile 10 26 INT_X9Y70 INT 1
		(primitive_site TIEOFF_X9Y70 TIEOFF internal 3)
	)
	(tile 10 27 CLBLM_X9Y70 CLBLM 2
		(primitive_site SLICE_X12Y70 SLICEM internal 50)
		(primitive_site SLICE_X13Y70 SLICEL internal 45)
	)
	(tile 10 28 INT_X10Y70 INT 1
		(primitive_site TIEOFF_X10Y70 TIEOFF internal 3)
	)
	(tile 10 29 CLBLL_X10Y70 CLBLL 2
		(primitive_site SLICE_X14Y70 SLICEL internal 45)
		(primitive_site SLICE_X15Y70 SLICEL internal 45)
	)
	(tile 10 30 INT_X11Y70 INT 1
		(primitive_site TIEOFF_X11Y70 TIEOFF internal 3)
	)
	(tile 10 31 CLBLM_X11Y70 CLBLM 2
		(primitive_site SLICE_X16Y70 SLICEM internal 50)
		(primitive_site SLICE_X17Y70 SLICEL internal 45)
	)
	(tile 10 32 INT_X12Y70 INT 1
		(primitive_site TIEOFF_X12Y70 TIEOFF internal 3)
	)
	(tile 10 33 CLBLL_X12Y70 CLBLL 2
		(primitive_site SLICE_X18Y70 SLICEL internal 45)
		(primitive_site SLICE_X19Y70 SLICEL internal 45)
	)
	(tile 10 34 CFG_VBRK_X12Y70 CFG_VBRK 0
	)
	(tile 10 35 INT_X13Y70 INT 1
		(primitive_site TIEOFF_X13Y70 TIEOFF internal 3)
	)
	(tile 10 36 CLBLM_X13Y70 CLBLM 2
		(primitive_site SLICE_X20Y70 SLICEM internal 50)
		(primitive_site SLICE_X21Y70 SLICEL internal 45)
	)
	(tile 10 37 INT_X14Y70 INT 1
		(primitive_site TIEOFF_X14Y70 TIEOFF internal 3)
	)
	(tile 10 38 CLBLL_X14Y70 CLBLL 2
		(primitive_site SLICE_X22Y70 SLICEL internal 45)
		(primitive_site SLICE_X23Y70 SLICEL internal 45)
	)
	(tile 10 39 INT_X15Y70 INT 1
		(primitive_site TIEOFF_X15Y70 TIEOFF internal 3)
	)
	(tile 10 40 CLBLM_X15Y70 CLBLM 2
		(primitive_site SLICE_X24Y70 SLICEM internal 50)
		(primitive_site SLICE_X25Y70 SLICEL internal 45)
	)
	(tile 10 41 INT_X16Y70 INT 1
		(primitive_site TIEOFF_X16Y70 TIEOFF internal 3)
	)
	(tile 10 42 CLBLL_X16Y70 CLBLL 2
		(primitive_site SLICE_X26Y70 SLICEL internal 45)
		(primitive_site SLICE_X27Y70 SLICEL internal 45)
	)
	(tile 10 43 CFG_VBRK_X16Y70 CFG_VBRK 0
	)
	(tile 10 44 INT_X17Y70 INT 1
		(primitive_site TIEOFF_X17Y70 TIEOFF internal 3)
	)
	(tile 10 45 INT_INTERFACE_X17Y70 INT_INTERFACE 0
	)
	(tile 10 46 INT_BUFS_L_X17Y70 INT_BUFS_L 0
	)
	(tile 10 47 CMT_X17Y70 CMT_TOP 3
		(primitive_site DCM_ADV_X0Y2 DCM_ADV internal 82)
		(primitive_site PLL_ADV_X0Y1 PLL_ADV internal 105)
		(primitive_site DCM_ADV_X0Y3 DCM_ADV internal 82)
	)
	(tile 10 48 NULL_X48Y78 NULL 0
	)
	(tile 10 49 CLK_CMT_TOP_X48Y78 CLK_CMT_TOP 0
	)
	(tile 10 50 INT_BUFS_R_X18Y70 INT_BUFS_R 0
	)
	(tile 10 51 INT_X18Y70 INT 1
		(primitive_site TIEOFF_X18Y70 TIEOFF internal 3)
	)
	(tile 10 52 CLBLM_X18Y70 CLBLM 2
		(primitive_site SLICE_X28Y70 SLICEM internal 50)
		(primitive_site SLICE_X29Y70 SLICEL internal 45)
	)
	(tile 10 53 INT_X19Y70 INT 1
		(primitive_site TIEOFF_X19Y70 TIEOFF internal 3)
	)
	(tile 10 54 CLBLL_X19Y70 CLBLL 2
		(primitive_site SLICE_X30Y70 SLICEL internal 45)
		(primitive_site SLICE_X31Y70 SLICEL internal 45)
	)
	(tile 10 55 INT_X20Y70 INT 1
		(primitive_site TIEOFF_X20Y70 TIEOFF internal 3)
	)
	(tile 10 56 CLBLM_X20Y70 CLBLM 2
		(primitive_site SLICE_X32Y70 SLICEM internal 50)
		(primitive_site SLICE_X33Y70 SLICEL internal 45)
	)
	(tile 10 57 INT_X21Y70 INT 1
		(primitive_site TIEOFF_X21Y70 TIEOFF internal 3)
	)
	(tile 10 58 CLBLL_X21Y70 CLBLL 2
		(primitive_site SLICE_X34Y70 SLICEL internal 45)
		(primitive_site SLICE_X35Y70 SLICEL internal 45)
	)
	(tile 10 59 CFG_VBRK_X21Y70 CFG_VBRK 0
	)
	(tile 10 60 INT_X22Y70 INT 1
		(primitive_site TIEOFF_X22Y70 TIEOFF internal 3)
	)
	(tile 10 61 CLBLM_X22Y70 CLBLM 2
		(primitive_site SLICE_X36Y70 SLICEM internal 50)
		(primitive_site SLICE_X37Y70 SLICEL internal 45)
	)
	(tile 10 62 INT_X23Y70 INT 1
		(primitive_site TIEOFF_X23Y70 TIEOFF internal 3)
	)
	(tile 10 63 CLBLL_X23Y70 CLBLL 2
		(primitive_site SLICE_X38Y70 SLICEL internal 45)
		(primitive_site SLICE_X39Y70 SLICEL internal 45)
	)
	(tile 10 64 INT_X24Y70 INT 1
		(primitive_site TIEOFF_X24Y70 TIEOFF internal 3)
	)
	(tile 10 65 CLBLM_X24Y70 CLBLM 2
		(primitive_site SLICE_X40Y70 SLICEM internal 50)
		(primitive_site SLICE_X41Y70 SLICEL internal 45)
	)
	(tile 10 66 INT_X25Y70 INT 1
		(primitive_site TIEOFF_X25Y70 TIEOFF internal 3)
	)
	(tile 10 67 CLBLL_X25Y70 CLBLL 2
		(primitive_site SLICE_X42Y70 SLICEL internal 45)
		(primitive_site SLICE_X43Y70 SLICEL internal 45)
	)
	(tile 10 68 CFG_VBRK_X25Y70 CFG_VBRK 0
	)
	(tile 10 69 INT_X26Y70 INT 1
		(primitive_site TIEOFF_X26Y70 TIEOFF internal 3)
	)
	(tile 10 70 INT_INTERFACE_X26Y70 INT_INTERFACE 0
	)
	(tile 10 71 BRAM_X26Y70 BRAM 1
		(primitive_site RAMB36_X1Y14 RAMBFIFO36 internal 343)
	)
	(tile 10 72 INT_X27Y70 INT 1
		(primitive_site TIEOFF_X27Y70 TIEOFF internal 3)
	)
	(tile 10 73 CLBLM_X27Y70 CLBLM 2
		(primitive_site SLICE_X44Y70 SLICEM internal 50)
		(primitive_site SLICE_X45Y70 SLICEL internal 45)
	)
	(tile 10 74 INT_X28Y70 INT 1
		(primitive_site TIEOFF_X28Y70 TIEOFF internal 3)
	)
	(tile 10 75 CLBLL_X28Y70 CLBLL 2
		(primitive_site SLICE_X46Y70 SLICEL internal 45)
		(primitive_site SLICE_X47Y70 SLICEL internal 45)
	)
	(tile 10 76 INT_X29Y70 INT 1
		(primitive_site TIEOFF_X29Y70 TIEOFF internal 3)
	)
	(tile 10 77 CLBLM_X29Y70 CLBLM 2
		(primitive_site SLICE_X48Y70 SLICEM internal 50)
		(primitive_site SLICE_X49Y70 SLICEL internal 45)
	)
	(tile 10 78 INT_X30Y70 INT 1
		(primitive_site TIEOFF_X30Y70 TIEOFF internal 3)
	)
	(tile 10 79 CLBLL_X30Y70 CLBLL 2
		(primitive_site SLICE_X50Y70 SLICEL internal 45)
		(primitive_site SLICE_X51Y70 SLICEL internal 45)
	)
	(tile 10 80 CFG_VBRK_X30Y70 CFG_VBRK 0
	)
	(tile 10 81 INT_X31Y70 INT 1
		(primitive_site TIEOFF_X31Y70 TIEOFF internal 3)
	)
	(tile 10 82 INT_INTERFACE_X31Y70 INT_INTERFACE 0
	)
	(tile 10 83 INT_BUFS_L_X31Y70 INT_BUFS_L 0
	)
	(tile 10 84 IOI_X31Y70 IOI 6
		(primitive_site OLOGIC_X2Y140 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y140 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y140 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y141 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y141 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y141 ILOGIC internal 24)
	)
	(tile 10 85 RIOB_X31Y70 RIOB 2
		(primitive_site IOB_X2Y140 IOBS unbonded 7)
		(primitive_site IOB_X2Y141 IOBM unbonded 7)
	)
	(tile 10 86 INT_BUFS_R_X32Y70 INT_BUFS_R 0
	)
	(tile 10 87 CFG_VBRK_X32Y70 CFG_VBRK 0
	)
	(tile 10 88 INT_X32Y70 INT 1
		(primitive_site TIEOFF_X32Y70 TIEOFF internal 3)
	)
	(tile 10 89 CLBLM_X32Y70 CLBLM 2
		(primitive_site SLICE_X52Y70 SLICEM internal 50)
		(primitive_site SLICE_X53Y70 SLICEL internal 45)
	)
	(tile 10 90 INT_X33Y70 INT 1
		(primitive_site TIEOFF_X33Y70 TIEOFF internal 3)
	)
	(tile 10 91 CLBLL_X33Y70 CLBLL 2
		(primitive_site SLICE_X54Y70 SLICEL internal 45)
		(primitive_site SLICE_X55Y70 SLICEL internal 45)
	)
	(tile 10 92 INT_X34Y70 INT 1
		(primitive_site TIEOFF_X34Y70 TIEOFF internal 3)
	)
	(tile 10 93 CLBLM_X34Y70 CLBLM 2
		(primitive_site SLICE_X56Y70 SLICEM internal 50)
		(primitive_site SLICE_X57Y70 SLICEL internal 45)
	)
	(tile 10 94 INT_X35Y70 INT 1
		(primitive_site TIEOFF_X35Y70 TIEOFF internal 3)
	)
	(tile 10 95 CLBLL_X35Y70 CLBLL 2
		(primitive_site SLICE_X58Y70 SLICEL internal 45)
		(primitive_site SLICE_X59Y70 SLICEL internal 45)
	)
	(tile 10 96 INT_X36Y70 INT 1
		(primitive_site TIEOFF_X36Y70 TIEOFF internal 3)
	)
	(tile 10 97 INT_INTERFACE_X36Y70 INT_INTERFACE 0
	)
	(tile 10 98 PCIE_BRAM_X36Y70 PCIE_BRAM 1
		(primitive_site RAMB36_X2Y14 RAMBFIFO36 internal 343)
	)
	(tile 10 99 CFG_VBRK_X36Y70 CFG_VBRK 0
	)
	(tile 10 100 INT_X37Y70 INT 1
		(primitive_site TIEOFF_X37Y70 TIEOFF internal 3)
	)
	(tile 10 101 GTP_INT_INTERFACE_X37Y70 GTP_INT_INTERFACE 0
	)
	(tile 10 102 R_TERM_INT_X37Y70 R_TERM_INT 0
	)
	(tile 10 103 NULL_X103Y78 NULL 0
	)
	(tile 11 0 HCLK_LIOB_X0Y77 HCLK_LIOB 0
	)
	(tile 11 1 HCLK_TERM_L_X0Y77 HCLK_TERM_L 0
	)
	(tile 11 2 HCLK_X0Y69 HCLK 1
		(primitive_site GLOBALSIG_X0Y3 GLOBALSIG internal 0)
	)
	(tile 11 3 CFG_HCLK_INTERFACE_X0Y69 CFG_HCLK_INTERFACE 0
	)
	(tile 11 4 HCLK_IOI_X0Y69 HCLK_IOI 8
		(primitive_site DCI_X0Y3 DCI internal 12)
		(primitive_site IDELAYCTRL_X0Y3 IDELAYCTRL internal 7)
		(primitive_site BUFR_X0Y6 BUFR internal 4)
		(primitive_site BUFR_X0Y7 BUFR internal 4)
		(primitive_site BUFIO_X0Y12 BUFIO internal 2)
		(primitive_site BUFIO_X0Y13 BUFIO internal 2)
		(primitive_site BUFIO_X0Y15 BUFIO internal 2)
		(primitive_site BUFIO_X0Y14 BUFIO internal 2)
	)
	(tile 11 5 HCLK_X1Y69 HCLK 1
		(primitive_site GLOBALSIG_X1Y3 GLOBALSIG internal 0)
	)
	(tile 11 6 HCLK_CLB_X1Y69 HCLK_CLB 0
	)
	(tile 11 7 HCLK_X2Y69 HCLK 1
		(primitive_site GLOBALSIG_X2Y3 GLOBALSIG internal 0)
	)
	(tile 11 8 HCLK_CLB_X2Y69 HCLK_CLB 0
	)
	(tile 11 9 HCLK_VBRK_X2Y69 HCLK_VBRK 0
	)
	(tile 11 10 HCLK_X3Y69 HCLK 1
		(primitive_site GLOBALSIG_X3Y3 GLOBALSIG internal 0)
	)
	(tile 11 11 HCLK_CLB_X3Y69 HCLK_CLB 0
	)
	(tile 11 12 HCLK_X4Y69 HCLK 1
		(primitive_site GLOBALSIG_X4Y3 GLOBALSIG internal 0)
	)
	(tile 11 13 HCLK_CLB_X4Y69 HCLK_CLB 0
	)
	(tile 11 14 HCLK_X5Y69 HCLK 1
		(primitive_site GLOBALSIG_X5Y3 GLOBALSIG internal 0)
	)
	(tile 11 15 CFG_HCLK_INTERFACE_X5Y69 CFG_HCLK_INTERFACE 0
	)
	(tile 11 16 HCLK_BRAM_X5Y69 HCLK_BRAM 1
		(primitive_site PMVBRAM_X0Y3 PMVBRAM internal 5)
	)
	(tile 11 17 HCLK_VBRK_X5Y69 HCLK_VBRK 0
	)
	(tile 11 18 HCLK_X6Y69 HCLK 1
		(primitive_site GLOBALSIG_X6Y3 GLOBALSIG internal 0)
	)
	(tile 11 19 HCLK_CLB_X6Y69 HCLK_CLB 0
	)
	(tile 11 20 HCLK_X7Y69 HCLK 1
		(primitive_site GLOBALSIG_X7Y3 GLOBALSIG internal 0)
	)
	(tile 11 21 HCLK_CLB_X7Y69 HCLK_CLB 0
	)
	(tile 11 22 HCLK_X8Y69 HCLK 1
		(primitive_site GLOBALSIG_X8Y3 GLOBALSIG internal 0)
	)
	(tile 11 23 CFG_HCLK_INTERFACE_X8Y69 CFG_HCLK_INTERFACE 0
	)
	(tile 11 24 HCLK_DSP_X8Y69 HCLK_DSP 0
	)
	(tile 11 25 HCLK_VBRK_X8Y69 HCLK_VBRK 0
	)
	(tile 11 26 HCLK_X9Y69 HCLK 1
		(primitive_site GLOBALSIG_X9Y3 GLOBALSIG internal 0)
	)
	(tile 11 27 HCLK_CLB_X9Y69 HCLK_CLB 0
	)
	(tile 11 28 HCLK_X10Y69 HCLK 1
		(primitive_site GLOBALSIG_X10Y3 GLOBALSIG internal 0)
	)
	(tile 11 29 HCLK_CLB_X10Y69 HCLK_CLB 0
	)
	(tile 11 30 HCLK_X11Y69 HCLK 1
		(primitive_site GLOBALSIG_X11Y3 GLOBALSIG internal 0)
	)
	(tile 11 31 HCLK_CLB_X11Y69 HCLK_CLB 0
	)
	(tile 11 32 HCLK_X12Y69 HCLK 1
		(primitive_site GLOBALSIG_X12Y3 GLOBALSIG internal 0)
	)
	(tile 11 33 HCLK_CLB_X12Y69 HCLK_CLB 0
	)
	(tile 11 34 HCLK_VBRK_X12Y69 HCLK_VBRK 0
	)
	(tile 11 35 HCLK_X13Y69 HCLK 1
		(primitive_site GLOBALSIG_X13Y3 GLOBALSIG internal 0)
	)
	(tile 11 36 HCLK_CLB_X13Y69 HCLK_CLB 0
	)
	(tile 11 37 HCLK_X14Y69 HCLK 1
		(primitive_site GLOBALSIG_X14Y3 GLOBALSIG internal 0)
	)
	(tile 11 38 HCLK_CLB_X14Y69 HCLK_CLB 0
	)
	(tile 11 39 HCLK_X15Y69 HCLK 1
		(primitive_site GLOBALSIG_X15Y3 GLOBALSIG internal 0)
	)
	(tile 11 40 HCLK_CLB_X15Y69 HCLK_CLB 0
	)
	(tile 11 41 HCLK_X16Y69 HCLK 1
		(primitive_site GLOBALSIG_X16Y3 GLOBALSIG internal 0)
	)
	(tile 11 42 HCLK_CLB_X16Y69 HCLK_CLB 0
	)
	(tile 11 43 HCLK_VBRK_X16Y69 HCLK_VBRK 0
	)
	(tile 11 44 HCLK_X17Y69 HCLK 1
		(primitive_site GLOBALSIG_X17Y3 GLOBALSIG internal 0)
	)
	(tile 11 45 CFG_HCLK_INTERFACE_X17Y69 CFG_HCLK_INTERFACE 0
	)
	(tile 11 46 INT_HCLK_BUFS_X17Y69 INT_HCLK_BUFS 0
	)
	(tile 11 47 HCLK_CMT_IOI_X17Y69 HCLK_CMT_IOI 4
		(primitive_site DCI_X1Y3 DCI internal 12)
		(primitive_site IDELAYCTRL_X1Y3 IDELAYCTRL internal 7)
		(primitive_site BUFIO_X1Y12 BUFIO internal 2)
		(primitive_site BUFIO_X1Y13 BUFIO internal 2)
	)
	(tile 11 48 HCLK_IOB_CMT_TOP_X17Y69 HCLK_IOB_CMT_TOP 0
	)
	(tile 11 49 CLK_HROW_X17Y69 CLK_HROW 0
	)
	(tile 11 50 INT_HCLK_BUFS_X18Y69 INT_HCLK_BUFS 0
	)
	(tile 11 51 HCLK_X18Y69 HCLK 1
		(primitive_site GLOBALSIG_X18Y3 GLOBALSIG internal 0)
	)
	(tile 11 52 HCLK_CLB_X18Y69 HCLK_CLB 0
	)
	(tile 11 53 HCLK_X19Y69 HCLK 1
		(primitive_site GLOBALSIG_X19Y3 GLOBALSIG internal 0)
	)
	(tile 11 54 HCLK_CLB_X19Y69 HCLK_CLB 0
	)
	(tile 11 55 HCLK_X20Y69 HCLK 1
		(primitive_site GLOBALSIG_X20Y3 GLOBALSIG internal 0)
	)
	(tile 11 56 HCLK_CLB_X20Y69 HCLK_CLB 0
	)
	(tile 11 57 HCLK_X21Y69 HCLK 1
		(primitive_site GLOBALSIG_X21Y3 GLOBALSIG internal 0)
	)
	(tile 11 58 HCLK_CLB_X21Y69 HCLK_CLB 0
	)
	(tile 11 59 HCLK_VBRK_X21Y69 HCLK_VBRK 0
	)
	(tile 11 60 HCLK_X22Y69 HCLK 1
		(primitive_site GLOBALSIG_X22Y3 GLOBALSIG internal 0)
	)
	(tile 11 61 HCLK_CLB_X22Y69 HCLK_CLB 0
	)
	(tile 11 62 HCLK_X23Y69 HCLK 1
		(primitive_site GLOBALSIG_X23Y3 GLOBALSIG internal 0)
	)
	(tile 11 63 HCLK_CLB_X23Y69 HCLK_CLB 0
	)
	(tile 11 64 HCLK_X24Y69 HCLK 1
		(primitive_site GLOBALSIG_X24Y3 GLOBALSIG internal 0)
	)
	(tile 11 65 HCLK_CLB_X24Y69 HCLK_CLB 0
	)
	(tile 11 66 HCLK_X25Y69 HCLK 1
		(primitive_site GLOBALSIG_X25Y3 GLOBALSIG internal 0)
	)
	(tile 11 67 HCLK_CLB_X25Y69 HCLK_CLB 0
	)
	(tile 11 68 HCLK_VBRK_X25Y69 HCLK_VBRK 0
	)
	(tile 11 69 HCLK_X26Y69 HCLK 1
		(primitive_site GLOBALSIG_X26Y3 GLOBALSIG internal 0)
	)
	(tile 11 70 CFG_HCLK_INTERFACE_X26Y69 CFG_HCLK_INTERFACE 0
	)
	(tile 11 71 HCLK_BRAM_X26Y69 HCLK_BRAM 1
		(primitive_site PMVBRAM_X1Y3 PMVBRAM internal 5)
	)
	(tile 11 72 HCLK_X27Y69 HCLK 1
		(primitive_site GLOBALSIG_X27Y3 GLOBALSIG internal 0)
	)
	(tile 11 73 HCLK_CLB_X27Y69 HCLK_CLB 0
	)
	(tile 11 74 HCLK_X28Y69 HCLK 1
		(primitive_site GLOBALSIG_X28Y3 GLOBALSIG internal 0)
	)
	(tile 11 75 HCLK_CLB_X28Y69 HCLK_CLB 0
	)
	(tile 11 76 HCLK_X29Y69 HCLK 1
		(primitive_site GLOBALSIG_X29Y3 GLOBALSIG internal 0)
	)
	(tile 11 77 HCLK_CLB_X29Y69 HCLK_CLB 0
	)
	(tile 11 78 HCLK_X30Y69 HCLK 1
		(primitive_site GLOBALSIG_X30Y3 GLOBALSIG internal 0)
	)
	(tile 11 79 HCLK_CLB_X30Y69 HCLK_CLB 0
	)
	(tile 11 80 HCLK_VBRK_X30Y69 HCLK_VBRK 0
	)
	(tile 11 81 HCLK_X31Y69 HCLK 1
		(primitive_site GLOBALSIG_X31Y3 GLOBALSIG internal 0)
	)
	(tile 11 82 CFG_HCLK_INTERFACE_X31Y69 CFG_HCLK_INTERFACE 0
	)
	(tile 11 83 INT_HCLK_BUFS_X31Y69 INT_HCLK_BUFS 0
	)
	(tile 11 84 HCLK_IOI_X31Y69 HCLK_IOI 8
		(primitive_site DCI_X2Y3 DCI internal 12)
		(primitive_site IDELAYCTRL_X2Y3 IDELAYCTRL internal 7)
		(primitive_site BUFR_X1Y6 BUFR internal 4)
		(primitive_site BUFR_X1Y7 BUFR internal 4)
		(primitive_site BUFIO_X2Y12 BUFIO internal 2)
		(primitive_site BUFIO_X2Y13 BUFIO internal 2)
		(primitive_site BUFIO_X2Y15 BUFIO internal 2)
		(primitive_site BUFIO_X2Y14 BUFIO internal 2)
	)
	(tile 11 85 HCLK_IOB_X31Y69 HCLK_IOB 0
	)
	(tile 11 86 INT_HCLK_BUFS_X32Y69 INT_HCLK_BUFS 0
	)
	(tile 11 87 HCLK_VBRK_X32Y69 HCLK_VBRK 0
	)
	(tile 11 88 HCLK_X32Y69 HCLK 1
		(primitive_site GLOBALSIG_X32Y3 GLOBALSIG internal 0)
	)
	(tile 11 89 HCLK_CLB_X32Y69 HCLK_CLB 0
	)
	(tile 11 90 HCLK_X33Y69 HCLK 1
		(primitive_site GLOBALSIG_X33Y3 GLOBALSIG internal 0)
	)
	(tile 11 91 HCLK_CLB_X33Y69 HCLK_CLB 0
	)
	(tile 11 92 HCLK_X34Y69 HCLK 1
		(primitive_site GLOBALSIG_X34Y3 GLOBALSIG internal 0)
	)
	(tile 11 93 HCLK_CLB_X34Y69 HCLK_CLB 0
	)
	(tile 11 94 HCLK_X35Y69 HCLK 1
		(primitive_site GLOBALSIG_X35Y3 GLOBALSIG internal 0)
	)
	(tile 11 95 HCLK_CLB_X35Y69 HCLK_CLB 0
	)
	(tile 11 96 HCLK_X36Y69 HCLK 1
		(primitive_site GLOBALSIG_X36Y3 GLOBALSIG internal 0)
	)
	(tile 11 97 CFG_HCLK_INTERFACE_X36Y69 CFG_HCLK_INTERFACE 0
	)
	(tile 11 98 HCLK_PCIE_BRAM_X36Y69 HCLK_PCIE_BRAM 1
		(primitive_site PMVBRAM_X2Y3 PMVBRAM internal 5)
	)
	(tile 11 99 HCLK_VBRK_X36Y69 HCLK_VBRK 0
	)
	(tile 11 100 HCLK_GT3_X37Y69 HCLK_GT3 1
		(primitive_site GLOBALSIG_X37Y3 GLOBALSIG internal 0)
	)
	(tile 11 101 CFG_HCLK_INTERFACE_X37Y69 CFG_HCLK_INTERFACE 0
	)
	(tile 11 102 HCLK_TERM_R_X37Y69 HCLK_TERM_R 0
	)
	(tile 11 103 GT3_X37Y69 GT3 18
		(primitive_site CRC32_X0Y12 CRC32 internal 70)
		(primitive_site CRC64_X0Y6 CRC64 internal 102)
		(primitive_site CRC32_X0Y13 CRC32 internal 70)
		(primitive_site GTP_DUAL_X0Y3 GTP_DUAL internal 373)
		(primitive_site CRC32_X0Y14 CRC32 internal 70)
		(primitive_site CRC64_X0Y7 CRC64 internal 102)
		(primitive_site CRC32_X0Y15 CRC32 internal 70)
		(primitive_site BUFDS_X0Y3 BUFDS internal 3)
		(primitive_site OPAD_X0Y12 OPAD unbonded 1)
		(primitive_site OPAD_X0Y13 OPAD unbonded 1)
		(primitive_site OPAD_X0Y14 OPAD unbonded 1)
		(primitive_site OPAD_X0Y15 OPAD unbonded 1)
		(primitive_site IPAD_X1Y24 IPAD unbonded 1)
		(primitive_site IPAD_X1Y25 IPAD unbonded 1)
		(primitive_site IPAD_X1Y26 IPAD unbonded 1)
		(primitive_site IPAD_X1Y27 IPAD unbonded 1)
		(primitive_site IPAD_X1Y28 IPAD unbonded 1)
		(primitive_site IPAD_X1Y29 IPAD unbonded 1)
	)
	(tile 12 0 LIOB_X0Y69 LIOB 2
		(primitive_site IOB_X0Y138 IOBS unbonded 7)
		(primitive_site IOB_X0Y139 IOBM unbonded 7)
	)
	(tile 12 1 L_TERM_INT_X0Y69 L_TERM_INT 0
	)
	(tile 12 2 INT_X0Y69 INT 1
		(primitive_site TIEOFF_X0Y69 TIEOFF internal 3)
	)
	(tile 12 3 INT_INTERFACE_X0Y69 INT_INTERFACE 0
	)
	(tile 12 4 IOI_X0Y69 IOI 6
		(primitive_site OLOGIC_X0Y138 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y138 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y138 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y139 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y139 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y139 ILOGIC internal 24)
	)
	(tile 12 5 INT_X1Y69 INT 1
		(primitive_site TIEOFF_X1Y69 TIEOFF internal 3)
	)
	(tile 12 6 CLBLM_X1Y69 CLBLM 2
		(primitive_site SLICE_X0Y69 SLICEM internal 50)
		(primitive_site SLICE_X1Y69 SLICEL internal 45)
	)
	(tile 12 7 INT_X2Y69 INT 1
		(primitive_site TIEOFF_X2Y69 TIEOFF internal 3)
	)
	(tile 12 8 CLBLL_X2Y69 CLBLL 2
		(primitive_site SLICE_X2Y69 SLICEL internal 45)
		(primitive_site SLICE_X3Y69 SLICEL internal 45)
	)
	(tile 12 9 CFG_VBRK_X2Y69 CFG_VBRK 0
	)
	(tile 12 10 INT_X3Y69 INT 1
		(primitive_site TIEOFF_X3Y69 TIEOFF internal 3)
	)
	(tile 12 11 CLBLM_X3Y69 CLBLM 2
		(primitive_site SLICE_X4Y69 SLICEM internal 50)
		(primitive_site SLICE_X5Y69 SLICEL internal 45)
	)
	(tile 12 12 INT_X4Y69 INT 1
		(primitive_site TIEOFF_X4Y69 TIEOFF internal 3)
	)
	(tile 12 13 CLBLL_X4Y69 CLBLL 2
		(primitive_site SLICE_X6Y69 SLICEL internal 45)
		(primitive_site SLICE_X7Y69 SLICEL internal 45)
	)
	(tile 12 14 INT_X5Y69 INT 1
		(primitive_site TIEOFF_X5Y69 TIEOFF internal 3)
	)
	(tile 12 15 INT_INTERFACE_X5Y69 INT_INTERFACE 0
	)
	(tile 12 16 NULL_X16Y76 NULL 0
	)
	(tile 12 17 CFG_VBRK_X5Y69 CFG_VBRK 0
	)
	(tile 12 18 INT_X6Y69 INT 1
		(primitive_site TIEOFF_X6Y69 TIEOFF internal 3)
	)
	(tile 12 19 CLBLM_X6Y69 CLBLM 2
		(primitive_site SLICE_X8Y69 SLICEM internal 50)
		(primitive_site SLICE_X9Y69 SLICEL internal 45)
	)
	(tile 12 20 INT_X7Y69 INT 1
		(primitive_site TIEOFF_X7Y69 TIEOFF internal 3)
	)
	(tile 12 21 CLBLM_X7Y69 CLBLM 2
		(primitive_site SLICE_X10Y69 SLICEM internal 50)
		(primitive_site SLICE_X11Y69 SLICEL internal 45)
	)
	(tile 12 22 INT_X8Y69 INT 1
		(primitive_site TIEOFF_X8Y69 TIEOFF internal 3)
	)
	(tile 12 23 INT_INTERFACE_X8Y69 INT_INTERFACE 0
	)
	(tile 12 24 NULL_X24Y76 NULL 0
	)
	(tile 12 25 CFG_VBRK_X8Y69 CFG_VBRK 0
	)
	(tile 12 26 INT_X9Y69 INT 1
		(primitive_site TIEOFF_X9Y69 TIEOFF internal 3)
	)
	(tile 12 27 CLBLM_X9Y69 CLBLM 2
		(primitive_site SLICE_X12Y69 SLICEM internal 50)
		(primitive_site SLICE_X13Y69 SLICEL internal 45)
	)
	(tile 12 28 INT_X10Y69 INT 1
		(primitive_site TIEOFF_X10Y69 TIEOFF internal 3)
	)
	(tile 12 29 CLBLL_X10Y69 CLBLL 2
		(primitive_site SLICE_X14Y69 SLICEL internal 45)
		(primitive_site SLICE_X15Y69 SLICEL internal 45)
	)
	(tile 12 30 INT_X11Y69 INT 1
		(primitive_site TIEOFF_X11Y69 TIEOFF internal 3)
	)
	(tile 12 31 CLBLM_X11Y69 CLBLM 2
		(primitive_site SLICE_X16Y69 SLICEM internal 50)
		(primitive_site SLICE_X17Y69 SLICEL internal 45)
	)
	(tile 12 32 INT_X12Y69 INT 1
		(primitive_site TIEOFF_X12Y69 TIEOFF internal 3)
	)
	(tile 12 33 CLBLL_X12Y69 CLBLL 2
		(primitive_site SLICE_X18Y69 SLICEL internal 45)
		(primitive_site SLICE_X19Y69 SLICEL internal 45)
	)
	(tile 12 34 CFG_VBRK_X12Y69 CFG_VBRK 0
	)
	(tile 12 35 INT_X13Y69 INT 1
		(primitive_site TIEOFF_X13Y69 TIEOFF internal 3)
	)
	(tile 12 36 CLBLM_X13Y69 CLBLM 2
		(primitive_site SLICE_X20Y69 SLICEM internal 50)
		(primitive_site SLICE_X21Y69 SLICEL internal 45)
	)
	(tile 12 37 INT_X14Y69 INT 1
		(primitive_site TIEOFF_X14Y69 TIEOFF internal 3)
	)
	(tile 12 38 CLBLL_X14Y69 CLBLL 2
		(primitive_site SLICE_X22Y69 SLICEL internal 45)
		(primitive_site SLICE_X23Y69 SLICEL internal 45)
	)
	(tile 12 39 INT_X15Y69 INT 1
		(primitive_site TIEOFF_X15Y69 TIEOFF internal 3)
	)
	(tile 12 40 CLBLM_X15Y69 CLBLM 2
		(primitive_site SLICE_X24Y69 SLICEM internal 50)
		(primitive_site SLICE_X25Y69 SLICEL internal 45)
	)
	(tile 12 41 INT_X16Y69 INT 1
		(primitive_site TIEOFF_X16Y69 TIEOFF internal 3)
	)
	(tile 12 42 CLBLL_X16Y69 CLBLL 2
		(primitive_site SLICE_X26Y69 SLICEL internal 45)
		(primitive_site SLICE_X27Y69 SLICEL internal 45)
	)
	(tile 12 43 CFG_VBRK_X16Y69 CFG_VBRK 0
	)
	(tile 12 44 INT_X17Y69 INT 1
		(primitive_site TIEOFF_X17Y69 TIEOFF internal 3)
	)
	(tile 12 45 INT_INTERFACE_X17Y69 INT_INTERFACE 0
	)
	(tile 12 46 INT_BUFS_L_X17Y69 INT_BUFS_L 0
	)
	(tile 12 47 IOI_X17Y69 IOI 6
		(primitive_site OLOGIC_X1Y138 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y138 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y138 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y139 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y139 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y139 ILOGIC internal 24)
	)
	(tile 12 48 CIOB_X17Y69 CIOB 2
		(primitive_site IOB_X1Y138 IOBS unbonded 7)
		(primitive_site IOB_X1Y139 IOBM unbonded 7)
	)
	(tile 12 49 NULL_X49Y76 NULL 0
	)
	(tile 12 50 INT_BUFS_R_X18Y69 INT_BUFS_R 0
	)
	(tile 12 51 INT_X18Y69 INT 1
		(primitive_site TIEOFF_X18Y69 TIEOFF internal 3)
	)
	(tile 12 52 CLBLM_X18Y69 CLBLM 2
		(primitive_site SLICE_X28Y69 SLICEM internal 50)
		(primitive_site SLICE_X29Y69 SLICEL internal 45)
	)
	(tile 12 53 INT_X19Y69 INT 1
		(primitive_site TIEOFF_X19Y69 TIEOFF internal 3)
	)
	(tile 12 54 CLBLL_X19Y69 CLBLL 2
		(primitive_site SLICE_X30Y69 SLICEL internal 45)
		(primitive_site SLICE_X31Y69 SLICEL internal 45)
	)
	(tile 12 55 INT_X20Y69 INT 1
		(primitive_site TIEOFF_X20Y69 TIEOFF internal 3)
	)
	(tile 12 56 CLBLM_X20Y69 CLBLM 2
		(primitive_site SLICE_X32Y69 SLICEM internal 50)
		(primitive_site SLICE_X33Y69 SLICEL internal 45)
	)
	(tile 12 57 INT_X21Y69 INT 1
		(primitive_site TIEOFF_X21Y69 TIEOFF internal 3)
	)
	(tile 12 58 CLBLL_X21Y69 CLBLL 2
		(primitive_site SLICE_X34Y69 SLICEL internal 45)
		(primitive_site SLICE_X35Y69 SLICEL internal 45)
	)
	(tile 12 59 CFG_VBRK_X21Y69 CFG_VBRK 0
	)
	(tile 12 60 INT_X22Y69 INT 1
		(primitive_site TIEOFF_X22Y69 TIEOFF internal 3)
	)
	(tile 12 61 CLBLM_X22Y69 CLBLM 2
		(primitive_site SLICE_X36Y69 SLICEM internal 50)
		(primitive_site SLICE_X37Y69 SLICEL internal 45)
	)
	(tile 12 62 INT_X23Y69 INT 1
		(primitive_site TIEOFF_X23Y69 TIEOFF internal 3)
	)
	(tile 12 63 CLBLL_X23Y69 CLBLL 2
		(primitive_site SLICE_X38Y69 SLICEL internal 45)
		(primitive_site SLICE_X39Y69 SLICEL internal 45)
	)
	(tile 12 64 INT_X24Y69 INT 1
		(primitive_site TIEOFF_X24Y69 TIEOFF internal 3)
	)
	(tile 12 65 CLBLM_X24Y69 CLBLM 2
		(primitive_site SLICE_X40Y69 SLICEM internal 50)
		(primitive_site SLICE_X41Y69 SLICEL internal 45)
	)
	(tile 12 66 INT_X25Y69 INT 1
		(primitive_site TIEOFF_X25Y69 TIEOFF internal 3)
	)
	(tile 12 67 CLBLL_X25Y69 CLBLL 2
		(primitive_site SLICE_X42Y69 SLICEL internal 45)
		(primitive_site SLICE_X43Y69 SLICEL internal 45)
	)
	(tile 12 68 CFG_VBRK_X25Y69 CFG_VBRK 0
	)
	(tile 12 69 INT_X26Y69 INT 1
		(primitive_site TIEOFF_X26Y69 TIEOFF internal 3)
	)
	(tile 12 70 INT_INTERFACE_X26Y69 INT_INTERFACE 0
	)
	(tile 12 71 NULL_X71Y76 NULL 0
	)
	(tile 12 72 INT_X27Y69 INT 1
		(primitive_site TIEOFF_X27Y69 TIEOFF internal 3)
	)
	(tile 12 73 CLBLM_X27Y69 CLBLM 2
		(primitive_site SLICE_X44Y69 SLICEM internal 50)
		(primitive_site SLICE_X45Y69 SLICEL internal 45)
	)
	(tile 12 74 INT_X28Y69 INT 1
		(primitive_site TIEOFF_X28Y69 TIEOFF internal 3)
	)
	(tile 12 75 CLBLL_X28Y69 CLBLL 2
		(primitive_site SLICE_X46Y69 SLICEL internal 45)
		(primitive_site SLICE_X47Y69 SLICEL internal 45)
	)
	(tile 12 76 INT_X29Y69 INT 1
		(primitive_site TIEOFF_X29Y69 TIEOFF internal 3)
	)
	(tile 12 77 CLBLM_X29Y69 CLBLM 2
		(primitive_site SLICE_X48Y69 SLICEM internal 50)
		(primitive_site SLICE_X49Y69 SLICEL internal 45)
	)
	(tile 12 78 INT_X30Y69 INT 1
		(primitive_site TIEOFF_X30Y69 TIEOFF internal 3)
	)
	(tile 12 79 CLBLL_X30Y69 CLBLL 2
		(primitive_site SLICE_X50Y69 SLICEL internal 45)
		(primitive_site SLICE_X51Y69 SLICEL internal 45)
	)
	(tile 12 80 CFG_VBRK_X30Y69 CFG_VBRK 0
	)
	(tile 12 81 INT_X31Y69 INT 1
		(primitive_site TIEOFF_X31Y69 TIEOFF internal 3)
	)
	(tile 12 82 INT_INTERFACE_X31Y69 INT_INTERFACE 0
	)
	(tile 12 83 INT_BUFS_L_X31Y69 INT_BUFS_L 0
	)
	(tile 12 84 IOI_X31Y69 IOI 6
		(primitive_site OLOGIC_X2Y138 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y138 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y138 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y139 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y139 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y139 ILOGIC internal 24)
	)
	(tile 12 85 RIOB_X31Y69 RIOB 2
		(primitive_site IOB_X2Y138 IOBS unbonded 7)
		(primitive_site IOB_X2Y139 IOBM unbonded 7)
	)
	(tile 12 86 INT_BUFS_R_X32Y69 INT_BUFS_R 0
	)
	(tile 12 87 CFG_VBRK_X32Y69 CFG_VBRK 0
	)
	(tile 12 88 INT_X32Y69 INT 1
		(primitive_site TIEOFF_X32Y69 TIEOFF internal 3)
	)
	(tile 12 89 CLBLM_X32Y69 CLBLM 2
		(primitive_site SLICE_X52Y69 SLICEM internal 50)
		(primitive_site SLICE_X53Y69 SLICEL internal 45)
	)
	(tile 12 90 INT_X33Y69 INT 1
		(primitive_site TIEOFF_X33Y69 TIEOFF internal 3)
	)
	(tile 12 91 CLBLL_X33Y69 CLBLL 2
		(primitive_site SLICE_X54Y69 SLICEL internal 45)
		(primitive_site SLICE_X55Y69 SLICEL internal 45)
	)
	(tile 12 92 INT_X34Y69 INT 1
		(primitive_site TIEOFF_X34Y69 TIEOFF internal 3)
	)
	(tile 12 93 CLBLM_X34Y69 CLBLM 2
		(primitive_site SLICE_X56Y69 SLICEM internal 50)
		(primitive_site SLICE_X57Y69 SLICEL internal 45)
	)
	(tile 12 94 INT_X35Y69 INT 1
		(primitive_site TIEOFF_X35Y69 TIEOFF internal 3)
	)
	(tile 12 95 CLBLL_X35Y69 CLBLL 2
		(primitive_site SLICE_X58Y69 SLICEL internal 45)
		(primitive_site SLICE_X59Y69 SLICEL internal 45)
	)
	(tile 12 96 INT_X36Y69 INT 1
		(primitive_site TIEOFF_X36Y69 TIEOFF internal 3)
	)
	(tile 12 97 EMAC_INT_INTERFACE_X36Y69 EMAC_INT_INTERFACE 0
	)
	(tile 12 98 NULL_X98Y76 NULL 0
	)
	(tile 12 99 CFG_VBRK_X36Y69 CFG_VBRK 0
	)
	(tile 12 100 INT_X37Y69 INT 1
		(primitive_site TIEOFF_X37Y69 TIEOFF internal 3)
	)
	(tile 12 101 GTP_INT_INTERFACE_X37Y69 GTP_INT_INTERFACE 0
	)
	(tile 12 102 R_TERM_INT_X37Y69 R_TERM_INT 0
	)
	(tile 12 103 NULL_X103Y76 NULL 0
	)
	(tile 13 0 LIOB_X0Y68 LIOB 2
		(primitive_site IOB_X0Y136 IOBS unbonded 7)
		(primitive_site IOB_X0Y137 IOBM unbonded 7)
	)
	(tile 13 1 L_TERM_INT_X0Y68 L_TERM_INT 0
	)
	(tile 13 2 INT_X0Y68 INT 1
		(primitive_site TIEOFF_X0Y68 TIEOFF internal 3)
	)
	(tile 13 3 INT_INTERFACE_X0Y68 INT_INTERFACE 0
	)
	(tile 13 4 IOI_X0Y68 IOI 6
		(primitive_site OLOGIC_X0Y136 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y136 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y136 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y137 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y137 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y137 ILOGIC internal 24)
	)
	(tile 13 5 INT_X1Y68 INT 1
		(primitive_site TIEOFF_X1Y68 TIEOFF internal 3)
	)
	(tile 13 6 CLBLM_X1Y68 CLBLM 2
		(primitive_site SLICE_X0Y68 SLICEM internal 50)
		(primitive_site SLICE_X1Y68 SLICEL internal 45)
	)
	(tile 13 7 INT_X2Y68 INT 1
		(primitive_site TIEOFF_X2Y68 TIEOFF internal 3)
	)
	(tile 13 8 CLBLL_X2Y68 CLBLL 2
		(primitive_site SLICE_X2Y68 SLICEL internal 45)
		(primitive_site SLICE_X3Y68 SLICEL internal 45)
	)
	(tile 13 9 CFG_VBRK_X2Y68 CFG_VBRK 0
	)
	(tile 13 10 INT_X3Y68 INT 1
		(primitive_site TIEOFF_X3Y68 TIEOFF internal 3)
	)
	(tile 13 11 CLBLM_X3Y68 CLBLM 2
		(primitive_site SLICE_X4Y68 SLICEM internal 50)
		(primitive_site SLICE_X5Y68 SLICEL internal 45)
	)
	(tile 13 12 INT_X4Y68 INT 1
		(primitive_site TIEOFF_X4Y68 TIEOFF internal 3)
	)
	(tile 13 13 CLBLL_X4Y68 CLBLL 2
		(primitive_site SLICE_X6Y68 SLICEL internal 45)
		(primitive_site SLICE_X7Y68 SLICEL internal 45)
	)
	(tile 13 14 INT_X5Y68 INT 1
		(primitive_site TIEOFF_X5Y68 TIEOFF internal 3)
	)
	(tile 13 15 INT_INTERFACE_X5Y68 INT_INTERFACE 0
	)
	(tile 13 16 NULL_X16Y75 NULL 0
	)
	(tile 13 17 CFG_VBRK_X5Y68 CFG_VBRK 0
	)
	(tile 13 18 INT_X6Y68 INT 1
		(primitive_site TIEOFF_X6Y68 TIEOFF internal 3)
	)
	(tile 13 19 CLBLM_X6Y68 CLBLM 2
		(primitive_site SLICE_X8Y68 SLICEM internal 50)
		(primitive_site SLICE_X9Y68 SLICEL internal 45)
	)
	(tile 13 20 INT_X7Y68 INT 1
		(primitive_site TIEOFF_X7Y68 TIEOFF internal 3)
	)
	(tile 13 21 CLBLM_X7Y68 CLBLM 2
		(primitive_site SLICE_X10Y68 SLICEM internal 50)
		(primitive_site SLICE_X11Y68 SLICEL internal 45)
	)
	(tile 13 22 INT_X8Y68 INT 1
		(primitive_site TIEOFF_X8Y68 TIEOFF internal 3)
	)
	(tile 13 23 INT_INTERFACE_X8Y68 INT_INTERFACE 0
	)
	(tile 13 24 NULL_X24Y75 NULL 0
	)
	(tile 13 25 CFG_VBRK_X8Y68 CFG_VBRK 0
	)
	(tile 13 26 INT_X9Y68 INT 1
		(primitive_site TIEOFF_X9Y68 TIEOFF internal 3)
	)
	(tile 13 27 CLBLM_X9Y68 CLBLM 2
		(primitive_site SLICE_X12Y68 SLICEM internal 50)
		(primitive_site SLICE_X13Y68 SLICEL internal 45)
	)
	(tile 13 28 INT_X10Y68 INT 1
		(primitive_site TIEOFF_X10Y68 TIEOFF internal 3)
	)
	(tile 13 29 CLBLL_X10Y68 CLBLL 2
		(primitive_site SLICE_X14Y68 SLICEL internal 45)
		(primitive_site SLICE_X15Y68 SLICEL internal 45)
	)
	(tile 13 30 INT_X11Y68 INT 1
		(primitive_site TIEOFF_X11Y68 TIEOFF internal 3)
	)
	(tile 13 31 CLBLM_X11Y68 CLBLM 2
		(primitive_site SLICE_X16Y68 SLICEM internal 50)
		(primitive_site SLICE_X17Y68 SLICEL internal 45)
	)
	(tile 13 32 INT_X12Y68 INT 1
		(primitive_site TIEOFF_X12Y68 TIEOFF internal 3)
	)
	(tile 13 33 CLBLL_X12Y68 CLBLL 2
		(primitive_site SLICE_X18Y68 SLICEL internal 45)
		(primitive_site SLICE_X19Y68 SLICEL internal 45)
	)
	(tile 13 34 CFG_VBRK_X12Y68 CFG_VBRK 0
	)
	(tile 13 35 INT_X13Y68 INT 1
		(primitive_site TIEOFF_X13Y68 TIEOFF internal 3)
	)
	(tile 13 36 CLBLM_X13Y68 CLBLM 2
		(primitive_site SLICE_X20Y68 SLICEM internal 50)
		(primitive_site SLICE_X21Y68 SLICEL internal 45)
	)
	(tile 13 37 INT_X14Y68 INT 1
		(primitive_site TIEOFF_X14Y68 TIEOFF internal 3)
	)
	(tile 13 38 CLBLL_X14Y68 CLBLL 2
		(primitive_site SLICE_X22Y68 SLICEL internal 45)
		(primitive_site SLICE_X23Y68 SLICEL internal 45)
	)
	(tile 13 39 INT_X15Y68 INT 1
		(primitive_site TIEOFF_X15Y68 TIEOFF internal 3)
	)
	(tile 13 40 CLBLM_X15Y68 CLBLM 2
		(primitive_site SLICE_X24Y68 SLICEM internal 50)
		(primitive_site SLICE_X25Y68 SLICEL internal 45)
	)
	(tile 13 41 INT_X16Y68 INT 1
		(primitive_site TIEOFF_X16Y68 TIEOFF internal 3)
	)
	(tile 13 42 CLBLL_X16Y68 CLBLL 2
		(primitive_site SLICE_X26Y68 SLICEL internal 45)
		(primitive_site SLICE_X27Y68 SLICEL internal 45)
	)
	(tile 13 43 CFG_VBRK_X16Y68 CFG_VBRK 0
	)
	(tile 13 44 INT_X17Y68 INT 1
		(primitive_site TIEOFF_X17Y68 TIEOFF internal 3)
	)
	(tile 13 45 INT_INTERFACE_X17Y68 INT_INTERFACE 0
	)
	(tile 13 46 INT_BUFS_L_X17Y68 INT_BUFS_L 0
	)
	(tile 13 47 IOI_X17Y68 IOI 6
		(primitive_site OLOGIC_X1Y136 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y136 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y136 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y137 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y137 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y137 ILOGIC internal 24)
	)
	(tile 13 48 CIOB_X17Y68 CIOB 2
		(primitive_site IOB_X1Y136 IOBS unbonded 7)
		(primitive_site IOB_X1Y137 IOBM unbonded 7)
	)
	(tile 13 49 NULL_X49Y75 NULL 0
	)
	(tile 13 50 INT_BUFS_R_X18Y68 INT_BUFS_R 0
	)
	(tile 13 51 INT_X18Y68 INT 1
		(primitive_site TIEOFF_X18Y68 TIEOFF internal 3)
	)
	(tile 13 52 CLBLM_X18Y68 CLBLM 2
		(primitive_site SLICE_X28Y68 SLICEM internal 50)
		(primitive_site SLICE_X29Y68 SLICEL internal 45)
	)
	(tile 13 53 INT_X19Y68 INT 1
		(primitive_site TIEOFF_X19Y68 TIEOFF internal 3)
	)
	(tile 13 54 CLBLL_X19Y68 CLBLL 2
		(primitive_site SLICE_X30Y68 SLICEL internal 45)
		(primitive_site SLICE_X31Y68 SLICEL internal 45)
	)
	(tile 13 55 INT_X20Y68 INT 1
		(primitive_site TIEOFF_X20Y68 TIEOFF internal 3)
	)
	(tile 13 56 CLBLM_X20Y68 CLBLM 2
		(primitive_site SLICE_X32Y68 SLICEM internal 50)
		(primitive_site SLICE_X33Y68 SLICEL internal 45)
	)
	(tile 13 57 INT_X21Y68 INT 1
		(primitive_site TIEOFF_X21Y68 TIEOFF internal 3)
	)
	(tile 13 58 CLBLL_X21Y68 CLBLL 2
		(primitive_site SLICE_X34Y68 SLICEL internal 45)
		(primitive_site SLICE_X35Y68 SLICEL internal 45)
	)
	(tile 13 59 CFG_VBRK_X21Y68 CFG_VBRK 0
	)
	(tile 13 60 INT_X22Y68 INT 1
		(primitive_site TIEOFF_X22Y68 TIEOFF internal 3)
	)
	(tile 13 61 CLBLM_X22Y68 CLBLM 2
		(primitive_site SLICE_X36Y68 SLICEM internal 50)
		(primitive_site SLICE_X37Y68 SLICEL internal 45)
	)
	(tile 13 62 INT_X23Y68 INT 1
		(primitive_site TIEOFF_X23Y68 TIEOFF internal 3)
	)
	(tile 13 63 CLBLL_X23Y68 CLBLL 2
		(primitive_site SLICE_X38Y68 SLICEL internal 45)
		(primitive_site SLICE_X39Y68 SLICEL internal 45)
	)
	(tile 13 64 INT_X24Y68 INT 1
		(primitive_site TIEOFF_X24Y68 TIEOFF internal 3)
	)
	(tile 13 65 CLBLM_X24Y68 CLBLM 2
		(primitive_site SLICE_X40Y68 SLICEM internal 50)
		(primitive_site SLICE_X41Y68 SLICEL internal 45)
	)
	(tile 13 66 INT_X25Y68 INT 1
		(primitive_site TIEOFF_X25Y68 TIEOFF internal 3)
	)
	(tile 13 67 CLBLL_X25Y68 CLBLL 2
		(primitive_site SLICE_X42Y68 SLICEL internal 45)
		(primitive_site SLICE_X43Y68 SLICEL internal 45)
	)
	(tile 13 68 CFG_VBRK_X25Y68 CFG_VBRK 0
	)
	(tile 13 69 INT_X26Y68 INT 1
		(primitive_site TIEOFF_X26Y68 TIEOFF internal 3)
	)
	(tile 13 70 INT_INTERFACE_X26Y68 INT_INTERFACE 0
	)
	(tile 13 71 NULL_X71Y75 NULL 0
	)
	(tile 13 72 INT_X27Y68 INT 1
		(primitive_site TIEOFF_X27Y68 TIEOFF internal 3)
	)
	(tile 13 73 CLBLM_X27Y68 CLBLM 2
		(primitive_site SLICE_X44Y68 SLICEM internal 50)
		(primitive_site SLICE_X45Y68 SLICEL internal 45)
	)
	(tile 13 74 INT_X28Y68 INT 1
		(primitive_site TIEOFF_X28Y68 TIEOFF internal 3)
	)
	(tile 13 75 CLBLL_X28Y68 CLBLL 2
		(primitive_site SLICE_X46Y68 SLICEL internal 45)
		(primitive_site SLICE_X47Y68 SLICEL internal 45)
	)
	(tile 13 76 INT_X29Y68 INT 1
		(primitive_site TIEOFF_X29Y68 TIEOFF internal 3)
	)
	(tile 13 77 CLBLM_X29Y68 CLBLM 2
		(primitive_site SLICE_X48Y68 SLICEM internal 50)
		(primitive_site SLICE_X49Y68 SLICEL internal 45)
	)
	(tile 13 78 INT_X30Y68 INT 1
		(primitive_site TIEOFF_X30Y68 TIEOFF internal 3)
	)
	(tile 13 79 CLBLL_X30Y68 CLBLL 2
		(primitive_site SLICE_X50Y68 SLICEL internal 45)
		(primitive_site SLICE_X51Y68 SLICEL internal 45)
	)
	(tile 13 80 CFG_VBRK_X30Y68 CFG_VBRK 0
	)
	(tile 13 81 INT_X31Y68 INT 1
		(primitive_site TIEOFF_X31Y68 TIEOFF internal 3)
	)
	(tile 13 82 INT_INTERFACE_X31Y68 INT_INTERFACE 0
	)
	(tile 13 83 INT_BUFS_L_X31Y68 INT_BUFS_L 0
	)
	(tile 13 84 IOI_X31Y68 IOI 6
		(primitive_site OLOGIC_X2Y136 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y136 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y136 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y137 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y137 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y137 ILOGIC internal 24)
	)
	(tile 13 85 RIOB_X31Y68 RIOB 2
		(primitive_site IOB_X2Y136 IOBS unbonded 7)
		(primitive_site IOB_X2Y137 IOBM unbonded 7)
	)
	(tile 13 86 INT_BUFS_R_X32Y68 INT_BUFS_R 0
	)
	(tile 13 87 CFG_VBRK_X32Y68 CFG_VBRK 0
	)
	(tile 13 88 INT_X32Y68 INT 1
		(primitive_site TIEOFF_X32Y68 TIEOFF internal 3)
	)
	(tile 13 89 CLBLM_X32Y68 CLBLM 2
		(primitive_site SLICE_X52Y68 SLICEM internal 50)
		(primitive_site SLICE_X53Y68 SLICEL internal 45)
	)
	(tile 13 90 INT_X33Y68 INT 1
		(primitive_site TIEOFF_X33Y68 TIEOFF internal 3)
	)
	(tile 13 91 CLBLL_X33Y68 CLBLL 2
		(primitive_site SLICE_X54Y68 SLICEL internal 45)
		(primitive_site SLICE_X55Y68 SLICEL internal 45)
	)
	(tile 13 92 INT_X34Y68 INT 1
		(primitive_site TIEOFF_X34Y68 TIEOFF internal 3)
	)
	(tile 13 93 CLBLM_X34Y68 CLBLM 2
		(primitive_site SLICE_X56Y68 SLICEM internal 50)
		(primitive_site SLICE_X57Y68 SLICEL internal 45)
	)
	(tile 13 94 INT_X35Y68 INT 1
		(primitive_site TIEOFF_X35Y68 TIEOFF internal 3)
	)
	(tile 13 95 CLBLL_X35Y68 CLBLL 2
		(primitive_site SLICE_X58Y68 SLICEL internal 45)
		(primitive_site SLICE_X59Y68 SLICEL internal 45)
	)
	(tile 13 96 INT_X36Y68 INT 1
		(primitive_site TIEOFF_X36Y68 TIEOFF internal 3)
	)
	(tile 13 97 EMAC_INT_INTERFACE_X36Y68 EMAC_INT_INTERFACE 0
	)
	(tile 13 98 NULL_X98Y75 NULL 0
	)
	(tile 13 99 CFG_VBRK_X36Y68 CFG_VBRK 0
	)
	(tile 13 100 INT_X37Y68 INT 1
		(primitive_site TIEOFF_X37Y68 TIEOFF internal 3)
	)
	(tile 13 101 GTP_INT_INTERFACE_X37Y68 GTP_INT_INTERFACE 0
	)
	(tile 13 102 R_TERM_INT_X37Y68 R_TERM_INT 0
	)
	(tile 13 103 NULL_X103Y75 NULL 0
	)
	(tile 14 0 LIOB_X0Y67 LIOB 2
		(primitive_site IOB_X0Y134 IOBS unbonded 7)
		(primitive_site IOB_X0Y135 IOBM unbonded 7)
	)
	(tile 14 1 L_TERM_INT_X0Y67 L_TERM_INT 0
	)
	(tile 14 2 INT_X0Y67 INT 1
		(primitive_site TIEOFF_X0Y67 TIEOFF internal 3)
	)
	(tile 14 3 INT_INTERFACE_X0Y67 INT_INTERFACE 0
	)
	(tile 14 4 IOI_X0Y67 IOI 6
		(primitive_site OLOGIC_X0Y134 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y134 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y134 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y135 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y135 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y135 ILOGIC internal 24)
	)
	(tile 14 5 INT_X1Y67 INT 1
		(primitive_site TIEOFF_X1Y67 TIEOFF internal 3)
	)
	(tile 14 6 CLBLM_X1Y67 CLBLM 2
		(primitive_site SLICE_X0Y67 SLICEM internal 50)
		(primitive_site SLICE_X1Y67 SLICEL internal 45)
	)
	(tile 14 7 INT_X2Y67 INT 1
		(primitive_site TIEOFF_X2Y67 TIEOFF internal 3)
	)
	(tile 14 8 CLBLL_X2Y67 CLBLL 2
		(primitive_site SLICE_X2Y67 SLICEL internal 45)
		(primitive_site SLICE_X3Y67 SLICEL internal 45)
	)
	(tile 14 9 CFG_VBRK_X2Y67 CFG_VBRK 0
	)
	(tile 14 10 INT_X3Y67 INT 1
		(primitive_site TIEOFF_X3Y67 TIEOFF internal 3)
	)
	(tile 14 11 CLBLM_X3Y67 CLBLM 2
		(primitive_site SLICE_X4Y67 SLICEM internal 50)
		(primitive_site SLICE_X5Y67 SLICEL internal 45)
	)
	(tile 14 12 INT_X4Y67 INT 1
		(primitive_site TIEOFF_X4Y67 TIEOFF internal 3)
	)
	(tile 14 13 CLBLL_X4Y67 CLBLL 2
		(primitive_site SLICE_X6Y67 SLICEL internal 45)
		(primitive_site SLICE_X7Y67 SLICEL internal 45)
	)
	(tile 14 14 INT_X5Y67 INT 1
		(primitive_site TIEOFF_X5Y67 TIEOFF internal 3)
	)
	(tile 14 15 INT_INTERFACE_X5Y67 INT_INTERFACE 0
	)
	(tile 14 16 NULL_X16Y74 NULL 0
	)
	(tile 14 17 CFG_VBRK_X5Y67 CFG_VBRK 0
	)
	(tile 14 18 INT_X6Y67 INT 1
		(primitive_site TIEOFF_X6Y67 TIEOFF internal 3)
	)
	(tile 14 19 CLBLM_X6Y67 CLBLM 2
		(primitive_site SLICE_X8Y67 SLICEM internal 50)
		(primitive_site SLICE_X9Y67 SLICEL internal 45)
	)
	(tile 14 20 INT_X7Y67 INT 1
		(primitive_site TIEOFF_X7Y67 TIEOFF internal 3)
	)
	(tile 14 21 CLBLM_X7Y67 CLBLM 2
		(primitive_site SLICE_X10Y67 SLICEM internal 50)
		(primitive_site SLICE_X11Y67 SLICEL internal 45)
	)
	(tile 14 22 INT_X8Y67 INT 1
		(primitive_site TIEOFF_X8Y67 TIEOFF internal 3)
	)
	(tile 14 23 INT_INTERFACE_X8Y67 INT_INTERFACE 0
	)
	(tile 14 24 NULL_X24Y74 NULL 0
	)
	(tile 14 25 CFG_VBRK_X8Y67 CFG_VBRK 0
	)
	(tile 14 26 INT_X9Y67 INT 1
		(primitive_site TIEOFF_X9Y67 TIEOFF internal 3)
	)
	(tile 14 27 CLBLM_X9Y67 CLBLM 2
		(primitive_site SLICE_X12Y67 SLICEM internal 50)
		(primitive_site SLICE_X13Y67 SLICEL internal 45)
	)
	(tile 14 28 INT_X10Y67 INT 1
		(primitive_site TIEOFF_X10Y67 TIEOFF internal 3)
	)
	(tile 14 29 CLBLL_X10Y67 CLBLL 2
		(primitive_site SLICE_X14Y67 SLICEL internal 45)
		(primitive_site SLICE_X15Y67 SLICEL internal 45)
	)
	(tile 14 30 INT_X11Y67 INT 1
		(primitive_site TIEOFF_X11Y67 TIEOFF internal 3)
	)
	(tile 14 31 CLBLM_X11Y67 CLBLM 2
		(primitive_site SLICE_X16Y67 SLICEM internal 50)
		(primitive_site SLICE_X17Y67 SLICEL internal 45)
	)
	(tile 14 32 INT_X12Y67 INT 1
		(primitive_site TIEOFF_X12Y67 TIEOFF internal 3)
	)
	(tile 14 33 CLBLL_X12Y67 CLBLL 2
		(primitive_site SLICE_X18Y67 SLICEL internal 45)
		(primitive_site SLICE_X19Y67 SLICEL internal 45)
	)
	(tile 14 34 CFG_VBRK_X12Y67 CFG_VBRK 0
	)
	(tile 14 35 INT_X13Y67 INT 1
		(primitive_site TIEOFF_X13Y67 TIEOFF internal 3)
	)
	(tile 14 36 CLBLM_X13Y67 CLBLM 2
		(primitive_site SLICE_X20Y67 SLICEM internal 50)
		(primitive_site SLICE_X21Y67 SLICEL internal 45)
	)
	(tile 14 37 INT_X14Y67 INT 1
		(primitive_site TIEOFF_X14Y67 TIEOFF internal 3)
	)
	(tile 14 38 CLBLL_X14Y67 CLBLL 2
		(primitive_site SLICE_X22Y67 SLICEL internal 45)
		(primitive_site SLICE_X23Y67 SLICEL internal 45)
	)
	(tile 14 39 INT_X15Y67 INT 1
		(primitive_site TIEOFF_X15Y67 TIEOFF internal 3)
	)
	(tile 14 40 CLBLM_X15Y67 CLBLM 2
		(primitive_site SLICE_X24Y67 SLICEM internal 50)
		(primitive_site SLICE_X25Y67 SLICEL internal 45)
	)
	(tile 14 41 INT_X16Y67 INT 1
		(primitive_site TIEOFF_X16Y67 TIEOFF internal 3)
	)
	(tile 14 42 CLBLL_X16Y67 CLBLL 2
		(primitive_site SLICE_X26Y67 SLICEL internal 45)
		(primitive_site SLICE_X27Y67 SLICEL internal 45)
	)
	(tile 14 43 CFG_VBRK_X16Y67 CFG_VBRK 0
	)
	(tile 14 44 INT_X17Y67 INT 1
		(primitive_site TIEOFF_X17Y67 TIEOFF internal 3)
	)
	(tile 14 45 INT_INTERFACE_X17Y67 INT_INTERFACE 0
	)
	(tile 14 46 INT_BUFS_L_X17Y67 INT_BUFS_L 0
	)
	(tile 14 47 IOI_X17Y67 IOI 6
		(primitive_site OLOGIC_X1Y134 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y134 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y134 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y135 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y135 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y135 ILOGIC internal 24)
	)
	(tile 14 48 CIOB_X17Y67 CIOB 2
		(primitive_site IOB_X1Y134 IOBS unbonded 7)
		(primitive_site IOB_X1Y135 IOBM unbonded 7)
	)
	(tile 14 49 NULL_X49Y74 NULL 0
	)
	(tile 14 50 INT_BUFS_R_X18Y67 INT_BUFS_R 0
	)
	(tile 14 51 INT_X18Y67 INT 1
		(primitive_site TIEOFF_X18Y67 TIEOFF internal 3)
	)
	(tile 14 52 CLBLM_X18Y67 CLBLM 2
		(primitive_site SLICE_X28Y67 SLICEM internal 50)
		(primitive_site SLICE_X29Y67 SLICEL internal 45)
	)
	(tile 14 53 INT_X19Y67 INT 1
		(primitive_site TIEOFF_X19Y67 TIEOFF internal 3)
	)
	(tile 14 54 CLBLL_X19Y67 CLBLL 2
		(primitive_site SLICE_X30Y67 SLICEL internal 45)
		(primitive_site SLICE_X31Y67 SLICEL internal 45)
	)
	(tile 14 55 INT_X20Y67 INT 1
		(primitive_site TIEOFF_X20Y67 TIEOFF internal 3)
	)
	(tile 14 56 CLBLM_X20Y67 CLBLM 2
		(primitive_site SLICE_X32Y67 SLICEM internal 50)
		(primitive_site SLICE_X33Y67 SLICEL internal 45)
	)
	(tile 14 57 INT_X21Y67 INT 1
		(primitive_site TIEOFF_X21Y67 TIEOFF internal 3)
	)
	(tile 14 58 CLBLL_X21Y67 CLBLL 2
		(primitive_site SLICE_X34Y67 SLICEL internal 45)
		(primitive_site SLICE_X35Y67 SLICEL internal 45)
	)
	(tile 14 59 CFG_VBRK_X21Y67 CFG_VBRK 0
	)
	(tile 14 60 INT_X22Y67 INT 1
		(primitive_site TIEOFF_X22Y67 TIEOFF internal 3)
	)
	(tile 14 61 CLBLM_X22Y67 CLBLM 2
		(primitive_site SLICE_X36Y67 SLICEM internal 50)
		(primitive_site SLICE_X37Y67 SLICEL internal 45)
	)
	(tile 14 62 INT_X23Y67 INT 1
		(primitive_site TIEOFF_X23Y67 TIEOFF internal 3)
	)
	(tile 14 63 CLBLL_X23Y67 CLBLL 2
		(primitive_site SLICE_X38Y67 SLICEL internal 45)
		(primitive_site SLICE_X39Y67 SLICEL internal 45)
	)
	(tile 14 64 INT_X24Y67 INT 1
		(primitive_site TIEOFF_X24Y67 TIEOFF internal 3)
	)
	(tile 14 65 CLBLM_X24Y67 CLBLM 2
		(primitive_site SLICE_X40Y67 SLICEM internal 50)
		(primitive_site SLICE_X41Y67 SLICEL internal 45)
	)
	(tile 14 66 INT_X25Y67 INT 1
		(primitive_site TIEOFF_X25Y67 TIEOFF internal 3)
	)
	(tile 14 67 CLBLL_X25Y67 CLBLL 2
		(primitive_site SLICE_X42Y67 SLICEL internal 45)
		(primitive_site SLICE_X43Y67 SLICEL internal 45)
	)
	(tile 14 68 CFG_VBRK_X25Y67 CFG_VBRK 0
	)
	(tile 14 69 INT_X26Y67 INT 1
		(primitive_site TIEOFF_X26Y67 TIEOFF internal 3)
	)
	(tile 14 70 INT_INTERFACE_X26Y67 INT_INTERFACE 0
	)
	(tile 14 71 NULL_X71Y74 NULL 0
	)
	(tile 14 72 INT_X27Y67 INT 1
		(primitive_site TIEOFF_X27Y67 TIEOFF internal 3)
	)
	(tile 14 73 CLBLM_X27Y67 CLBLM 2
		(primitive_site SLICE_X44Y67 SLICEM internal 50)
		(primitive_site SLICE_X45Y67 SLICEL internal 45)
	)
	(tile 14 74 INT_X28Y67 INT 1
		(primitive_site TIEOFF_X28Y67 TIEOFF internal 3)
	)
	(tile 14 75 CLBLL_X28Y67 CLBLL 2
		(primitive_site SLICE_X46Y67 SLICEL internal 45)
		(primitive_site SLICE_X47Y67 SLICEL internal 45)
	)
	(tile 14 76 INT_X29Y67 INT 1
		(primitive_site TIEOFF_X29Y67 TIEOFF internal 3)
	)
	(tile 14 77 CLBLM_X29Y67 CLBLM 2
		(primitive_site SLICE_X48Y67 SLICEM internal 50)
		(primitive_site SLICE_X49Y67 SLICEL internal 45)
	)
	(tile 14 78 INT_X30Y67 INT 1
		(primitive_site TIEOFF_X30Y67 TIEOFF internal 3)
	)
	(tile 14 79 CLBLL_X30Y67 CLBLL 2
		(primitive_site SLICE_X50Y67 SLICEL internal 45)
		(primitive_site SLICE_X51Y67 SLICEL internal 45)
	)
	(tile 14 80 CFG_VBRK_X30Y67 CFG_VBRK 0
	)
	(tile 14 81 INT_X31Y67 INT 1
		(primitive_site TIEOFF_X31Y67 TIEOFF internal 3)
	)
	(tile 14 82 INT_INTERFACE_X31Y67 INT_INTERFACE 0
	)
	(tile 14 83 INT_BUFS_L_X31Y67 INT_BUFS_L 0
	)
	(tile 14 84 IOI_X31Y67 IOI 6
		(primitive_site OLOGIC_X2Y134 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y134 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y134 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y135 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y135 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y135 ILOGIC internal 24)
	)
	(tile 14 85 RIOB_X31Y67 RIOB 2
		(primitive_site IOB_X2Y134 IOBS unbonded 7)
		(primitive_site IOB_X2Y135 IOBM unbonded 7)
	)
	(tile 14 86 INT_BUFS_R_X32Y67 INT_BUFS_R 0
	)
	(tile 14 87 CFG_VBRK_X32Y67 CFG_VBRK 0
	)
	(tile 14 88 INT_X32Y67 INT 1
		(primitive_site TIEOFF_X32Y67 TIEOFF internal 3)
	)
	(tile 14 89 CLBLM_X32Y67 CLBLM 2
		(primitive_site SLICE_X52Y67 SLICEM internal 50)
		(primitive_site SLICE_X53Y67 SLICEL internal 45)
	)
	(tile 14 90 INT_X33Y67 INT 1
		(primitive_site TIEOFF_X33Y67 TIEOFF internal 3)
	)
	(tile 14 91 CLBLL_X33Y67 CLBLL 2
		(primitive_site SLICE_X54Y67 SLICEL internal 45)
		(primitive_site SLICE_X55Y67 SLICEL internal 45)
	)
	(tile 14 92 INT_X34Y67 INT 1
		(primitive_site TIEOFF_X34Y67 TIEOFF internal 3)
	)
	(tile 14 93 CLBLM_X34Y67 CLBLM 2
		(primitive_site SLICE_X56Y67 SLICEM internal 50)
		(primitive_site SLICE_X57Y67 SLICEL internal 45)
	)
	(tile 14 94 INT_X35Y67 INT 1
		(primitive_site TIEOFF_X35Y67 TIEOFF internal 3)
	)
	(tile 14 95 CLBLL_X35Y67 CLBLL 2
		(primitive_site SLICE_X58Y67 SLICEL internal 45)
		(primitive_site SLICE_X59Y67 SLICEL internal 45)
	)
	(tile 14 96 INT_X36Y67 INT 1
		(primitive_site TIEOFF_X36Y67 TIEOFF internal 3)
	)
	(tile 14 97 EMAC_INT_INTERFACE_X36Y67 EMAC_INT_INTERFACE 0
	)
	(tile 14 98 NULL_X98Y74 NULL 0
	)
	(tile 14 99 CFG_VBRK_X36Y67 CFG_VBRK 0
	)
	(tile 14 100 INT_X37Y67 INT 1
		(primitive_site TIEOFF_X37Y67 TIEOFF internal 3)
	)
	(tile 14 101 GTP_INT_INTERFACE_X37Y67 GTP_INT_INTERFACE 0
	)
	(tile 14 102 R_TERM_INT_X37Y67 R_TERM_INT 0
	)
	(tile 14 103 NULL_X103Y74 NULL 0
	)
	(tile 15 0 LIOB_X0Y66 LIOB 2
		(primitive_site IOB_X0Y132 IOBS unbonded 7)
		(primitive_site IOB_X0Y133 IOBM unbonded 7)
	)
	(tile 15 1 L_TERM_INT_X0Y66 L_TERM_INT 0
	)
	(tile 15 2 INT_X0Y66 INT 1
		(primitive_site TIEOFF_X0Y66 TIEOFF internal 3)
	)
	(tile 15 3 INT_INTERFACE_X0Y66 INT_INTERFACE 0
	)
	(tile 15 4 IOI_X0Y66 IOI 6
		(primitive_site OLOGIC_X0Y132 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y132 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y132 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y133 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y133 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y133 ILOGIC internal 24)
	)
	(tile 15 5 INT_X1Y66 INT 1
		(primitive_site TIEOFF_X1Y66 TIEOFF internal 3)
	)
	(tile 15 6 CLBLM_X1Y66 CLBLM 2
		(primitive_site SLICE_X0Y66 SLICEM internal 50)
		(primitive_site SLICE_X1Y66 SLICEL internal 45)
	)
	(tile 15 7 INT_X2Y66 INT 1
		(primitive_site TIEOFF_X2Y66 TIEOFF internal 3)
	)
	(tile 15 8 CLBLL_X2Y66 CLBLL 2
		(primitive_site SLICE_X2Y66 SLICEL internal 45)
		(primitive_site SLICE_X3Y66 SLICEL internal 45)
	)
	(tile 15 9 CFG_VBRK_X2Y66 CFG_VBRK 0
	)
	(tile 15 10 INT_X3Y66 INT 1
		(primitive_site TIEOFF_X3Y66 TIEOFF internal 3)
	)
	(tile 15 11 CLBLM_X3Y66 CLBLM 2
		(primitive_site SLICE_X4Y66 SLICEM internal 50)
		(primitive_site SLICE_X5Y66 SLICEL internal 45)
	)
	(tile 15 12 INT_X4Y66 INT 1
		(primitive_site TIEOFF_X4Y66 TIEOFF internal 3)
	)
	(tile 15 13 CLBLL_X4Y66 CLBLL 2
		(primitive_site SLICE_X6Y66 SLICEL internal 45)
		(primitive_site SLICE_X7Y66 SLICEL internal 45)
	)
	(tile 15 14 INT_X5Y66 INT 1
		(primitive_site TIEOFF_X5Y66 TIEOFF internal 3)
	)
	(tile 15 15 INT_INTERFACE_X5Y66 INT_INTERFACE 0
	)
	(tile 15 16 NULL_X16Y73 NULL 0
	)
	(tile 15 17 CFG_VBRK_X5Y66 CFG_VBRK 0
	)
	(tile 15 18 INT_X6Y66 INT 1
		(primitive_site TIEOFF_X6Y66 TIEOFF internal 3)
	)
	(tile 15 19 CLBLM_X6Y66 CLBLM 2
		(primitive_site SLICE_X8Y66 SLICEM internal 50)
		(primitive_site SLICE_X9Y66 SLICEL internal 45)
	)
	(tile 15 20 INT_X7Y66 INT 1
		(primitive_site TIEOFF_X7Y66 TIEOFF internal 3)
	)
	(tile 15 21 CLBLM_X7Y66 CLBLM 2
		(primitive_site SLICE_X10Y66 SLICEM internal 50)
		(primitive_site SLICE_X11Y66 SLICEL internal 45)
	)
	(tile 15 22 INT_X8Y66 INT 1
		(primitive_site TIEOFF_X8Y66 TIEOFF internal 3)
	)
	(tile 15 23 INT_INTERFACE_X8Y66 INT_INTERFACE 0
	)
	(tile 15 24 NULL_X24Y73 NULL 0
	)
	(tile 15 25 CFG_VBRK_X8Y66 CFG_VBRK 0
	)
	(tile 15 26 INT_X9Y66 INT 1
		(primitive_site TIEOFF_X9Y66 TIEOFF internal 3)
	)
	(tile 15 27 CLBLM_X9Y66 CLBLM 2
		(primitive_site SLICE_X12Y66 SLICEM internal 50)
		(primitive_site SLICE_X13Y66 SLICEL internal 45)
	)
	(tile 15 28 INT_X10Y66 INT 1
		(primitive_site TIEOFF_X10Y66 TIEOFF internal 3)
	)
	(tile 15 29 CLBLL_X10Y66 CLBLL 2
		(primitive_site SLICE_X14Y66 SLICEL internal 45)
		(primitive_site SLICE_X15Y66 SLICEL internal 45)
	)
	(tile 15 30 INT_X11Y66 INT 1
		(primitive_site TIEOFF_X11Y66 TIEOFF internal 3)
	)
	(tile 15 31 CLBLM_X11Y66 CLBLM 2
		(primitive_site SLICE_X16Y66 SLICEM internal 50)
		(primitive_site SLICE_X17Y66 SLICEL internal 45)
	)
	(tile 15 32 INT_X12Y66 INT 1
		(primitive_site TIEOFF_X12Y66 TIEOFF internal 3)
	)
	(tile 15 33 CLBLL_X12Y66 CLBLL 2
		(primitive_site SLICE_X18Y66 SLICEL internal 45)
		(primitive_site SLICE_X19Y66 SLICEL internal 45)
	)
	(tile 15 34 CFG_VBRK_X12Y66 CFG_VBRK 0
	)
	(tile 15 35 INT_X13Y66 INT 1
		(primitive_site TIEOFF_X13Y66 TIEOFF internal 3)
	)
	(tile 15 36 CLBLM_X13Y66 CLBLM 2
		(primitive_site SLICE_X20Y66 SLICEM internal 50)
		(primitive_site SLICE_X21Y66 SLICEL internal 45)
	)
	(tile 15 37 INT_X14Y66 INT 1
		(primitive_site TIEOFF_X14Y66 TIEOFF internal 3)
	)
	(tile 15 38 CLBLL_X14Y66 CLBLL 2
		(primitive_site SLICE_X22Y66 SLICEL internal 45)
		(primitive_site SLICE_X23Y66 SLICEL internal 45)
	)
	(tile 15 39 INT_X15Y66 INT 1
		(primitive_site TIEOFF_X15Y66 TIEOFF internal 3)
	)
	(tile 15 40 CLBLM_X15Y66 CLBLM 2
		(primitive_site SLICE_X24Y66 SLICEM internal 50)
		(primitive_site SLICE_X25Y66 SLICEL internal 45)
	)
	(tile 15 41 INT_X16Y66 INT 1
		(primitive_site TIEOFF_X16Y66 TIEOFF internal 3)
	)
	(tile 15 42 CLBLL_X16Y66 CLBLL 2
		(primitive_site SLICE_X26Y66 SLICEL internal 45)
		(primitive_site SLICE_X27Y66 SLICEL internal 45)
	)
	(tile 15 43 CFG_VBRK_X16Y66 CFG_VBRK 0
	)
	(tile 15 44 INT_X17Y66 INT 1
		(primitive_site TIEOFF_X17Y66 TIEOFF internal 3)
	)
	(tile 15 45 INT_INTERFACE_X17Y66 INT_INTERFACE 0
	)
	(tile 15 46 INT_BUFS_L_X17Y66 INT_BUFS_L 0
	)
	(tile 15 47 IOI_X17Y66 IOI 6
		(primitive_site OLOGIC_X1Y132 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y132 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y132 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y133 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y133 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y133 ILOGIC internal 24)
	)
	(tile 15 48 CIOB_X17Y66 CIOB 2
		(primitive_site IOB_X1Y132 IOBS unbonded 7)
		(primitive_site IOB_X1Y133 IOBM unbonded 7)
	)
	(tile 15 49 NULL_X49Y73 NULL 0
	)
	(tile 15 50 INT_BUFS_R_X18Y66 INT_BUFS_R 0
	)
	(tile 15 51 INT_X18Y66 INT 1
		(primitive_site TIEOFF_X18Y66 TIEOFF internal 3)
	)
	(tile 15 52 CLBLM_X18Y66 CLBLM 2
		(primitive_site SLICE_X28Y66 SLICEM internal 50)
		(primitive_site SLICE_X29Y66 SLICEL internal 45)
	)
	(tile 15 53 INT_X19Y66 INT 1
		(primitive_site TIEOFF_X19Y66 TIEOFF internal 3)
	)
	(tile 15 54 CLBLL_X19Y66 CLBLL 2
		(primitive_site SLICE_X30Y66 SLICEL internal 45)
		(primitive_site SLICE_X31Y66 SLICEL internal 45)
	)
	(tile 15 55 INT_X20Y66 INT 1
		(primitive_site TIEOFF_X20Y66 TIEOFF internal 3)
	)
	(tile 15 56 CLBLM_X20Y66 CLBLM 2
		(primitive_site SLICE_X32Y66 SLICEM internal 50)
		(primitive_site SLICE_X33Y66 SLICEL internal 45)
	)
	(tile 15 57 INT_X21Y66 INT 1
		(primitive_site TIEOFF_X21Y66 TIEOFF internal 3)
	)
	(tile 15 58 CLBLL_X21Y66 CLBLL 2
		(primitive_site SLICE_X34Y66 SLICEL internal 45)
		(primitive_site SLICE_X35Y66 SLICEL internal 45)
	)
	(tile 15 59 CFG_VBRK_X21Y66 CFG_VBRK 0
	)
	(tile 15 60 INT_X22Y66 INT 1
		(primitive_site TIEOFF_X22Y66 TIEOFF internal 3)
	)
	(tile 15 61 CLBLM_X22Y66 CLBLM 2
		(primitive_site SLICE_X36Y66 SLICEM internal 50)
		(primitive_site SLICE_X37Y66 SLICEL internal 45)
	)
	(tile 15 62 INT_X23Y66 INT 1
		(primitive_site TIEOFF_X23Y66 TIEOFF internal 3)
	)
	(tile 15 63 CLBLL_X23Y66 CLBLL 2
		(primitive_site SLICE_X38Y66 SLICEL internal 45)
		(primitive_site SLICE_X39Y66 SLICEL internal 45)
	)
	(tile 15 64 INT_X24Y66 INT 1
		(primitive_site TIEOFF_X24Y66 TIEOFF internal 3)
	)
	(tile 15 65 CLBLM_X24Y66 CLBLM 2
		(primitive_site SLICE_X40Y66 SLICEM internal 50)
		(primitive_site SLICE_X41Y66 SLICEL internal 45)
	)
	(tile 15 66 INT_X25Y66 INT 1
		(primitive_site TIEOFF_X25Y66 TIEOFF internal 3)
	)
	(tile 15 67 CLBLL_X25Y66 CLBLL 2
		(primitive_site SLICE_X42Y66 SLICEL internal 45)
		(primitive_site SLICE_X43Y66 SLICEL internal 45)
	)
	(tile 15 68 CFG_VBRK_X25Y66 CFG_VBRK 0
	)
	(tile 15 69 INT_X26Y66 INT 1
		(primitive_site TIEOFF_X26Y66 TIEOFF internal 3)
	)
	(tile 15 70 INT_INTERFACE_X26Y66 INT_INTERFACE 0
	)
	(tile 15 71 NULL_X71Y73 NULL 0
	)
	(tile 15 72 INT_X27Y66 INT 1
		(primitive_site TIEOFF_X27Y66 TIEOFF internal 3)
	)
	(tile 15 73 CLBLM_X27Y66 CLBLM 2
		(primitive_site SLICE_X44Y66 SLICEM internal 50)
		(primitive_site SLICE_X45Y66 SLICEL internal 45)
	)
	(tile 15 74 INT_X28Y66 INT 1
		(primitive_site TIEOFF_X28Y66 TIEOFF internal 3)
	)
	(tile 15 75 CLBLL_X28Y66 CLBLL 2
		(primitive_site SLICE_X46Y66 SLICEL internal 45)
		(primitive_site SLICE_X47Y66 SLICEL internal 45)
	)
	(tile 15 76 INT_X29Y66 INT 1
		(primitive_site TIEOFF_X29Y66 TIEOFF internal 3)
	)
	(tile 15 77 CLBLM_X29Y66 CLBLM 2
		(primitive_site SLICE_X48Y66 SLICEM internal 50)
		(primitive_site SLICE_X49Y66 SLICEL internal 45)
	)
	(tile 15 78 INT_X30Y66 INT 1
		(primitive_site TIEOFF_X30Y66 TIEOFF internal 3)
	)
	(tile 15 79 CLBLL_X30Y66 CLBLL 2
		(primitive_site SLICE_X50Y66 SLICEL internal 45)
		(primitive_site SLICE_X51Y66 SLICEL internal 45)
	)
	(tile 15 80 CFG_VBRK_X30Y66 CFG_VBRK 0
	)
	(tile 15 81 INT_X31Y66 INT 1
		(primitive_site TIEOFF_X31Y66 TIEOFF internal 3)
	)
	(tile 15 82 INT_INTERFACE_X31Y66 INT_INTERFACE 0
	)
	(tile 15 83 INT_BUFS_L_X31Y66 INT_BUFS_L 0
	)
	(tile 15 84 IOI_X31Y66 IOI 6
		(primitive_site OLOGIC_X2Y132 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y132 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y132 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y133 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y133 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y133 ILOGIC internal 24)
	)
	(tile 15 85 RIOB_X31Y66 RIOB 2
		(primitive_site IOB_X2Y132 IOBS unbonded 7)
		(primitive_site IOB_X2Y133 IOBM unbonded 7)
	)
	(tile 15 86 INT_BUFS_R_X32Y66 INT_BUFS_R 0
	)
	(tile 15 87 CFG_VBRK_X32Y66 CFG_VBRK 0
	)
	(tile 15 88 INT_X32Y66 INT 1
		(primitive_site TIEOFF_X32Y66 TIEOFF internal 3)
	)
	(tile 15 89 CLBLM_X32Y66 CLBLM 2
		(primitive_site SLICE_X52Y66 SLICEM internal 50)
		(primitive_site SLICE_X53Y66 SLICEL internal 45)
	)
	(tile 15 90 INT_X33Y66 INT 1
		(primitive_site TIEOFF_X33Y66 TIEOFF internal 3)
	)
	(tile 15 91 CLBLL_X33Y66 CLBLL 2
		(primitive_site SLICE_X54Y66 SLICEL internal 45)
		(primitive_site SLICE_X55Y66 SLICEL internal 45)
	)
	(tile 15 92 INT_X34Y66 INT 1
		(primitive_site TIEOFF_X34Y66 TIEOFF internal 3)
	)
	(tile 15 93 CLBLM_X34Y66 CLBLM 2
		(primitive_site SLICE_X56Y66 SLICEM internal 50)
		(primitive_site SLICE_X57Y66 SLICEL internal 45)
	)
	(tile 15 94 INT_X35Y66 INT 1
		(primitive_site TIEOFF_X35Y66 TIEOFF internal 3)
	)
	(tile 15 95 CLBLL_X35Y66 CLBLL 2
		(primitive_site SLICE_X58Y66 SLICEL internal 45)
		(primitive_site SLICE_X59Y66 SLICEL internal 45)
	)
	(tile 15 96 INT_X36Y66 INT 1
		(primitive_site TIEOFF_X36Y66 TIEOFF internal 3)
	)
	(tile 15 97 EMAC_INT_INTERFACE_X36Y66 EMAC_INT_INTERFACE 0
	)
	(tile 15 98 NULL_X98Y73 NULL 0
	)
	(tile 15 99 CFG_VBRK_X36Y66 CFG_VBRK 0
	)
	(tile 15 100 INT_X37Y66 INT 1
		(primitive_site TIEOFF_X37Y66 TIEOFF internal 3)
	)
	(tile 15 101 GTP_INT_INTERFACE_X37Y66 GTP_INT_INTERFACE 0
	)
	(tile 15 102 R_TERM_INT_X37Y66 R_TERM_INT 0
	)
	(tile 15 103 NULL_X103Y73 NULL 0
	)
	(tile 16 0 LIOB_X0Y65 LIOB 2
		(primitive_site IOB_X0Y130 IOBS unbonded 7)
		(primitive_site IOB_X0Y131 IOBM unbonded 7)
	)
	(tile 16 1 L_TERM_INT_X0Y65 L_TERM_INT 0
	)
	(tile 16 2 INT_X0Y65 INT 1
		(primitive_site TIEOFF_X0Y65 TIEOFF internal 3)
	)
	(tile 16 3 INT_INTERFACE_X0Y65 INT_INTERFACE 0
	)
	(tile 16 4 IOI_X0Y65 IOI 6
		(primitive_site OLOGIC_X0Y130 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y130 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y130 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y131 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y131 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y131 ILOGIC internal 24)
	)
	(tile 16 5 INT_X1Y65 INT 1
		(primitive_site TIEOFF_X1Y65 TIEOFF internal 3)
	)
	(tile 16 6 CLBLM_X1Y65 CLBLM 2
		(primitive_site SLICE_X0Y65 SLICEM internal 50)
		(primitive_site SLICE_X1Y65 SLICEL internal 45)
	)
	(tile 16 7 INT_X2Y65 INT 1
		(primitive_site TIEOFF_X2Y65 TIEOFF internal 3)
	)
	(tile 16 8 CLBLL_X2Y65 CLBLL 2
		(primitive_site SLICE_X2Y65 SLICEL internal 45)
		(primitive_site SLICE_X3Y65 SLICEL internal 45)
	)
	(tile 16 9 CFG_VBRK_X2Y65 CFG_VBRK 0
	)
	(tile 16 10 INT_X3Y65 INT 1
		(primitive_site TIEOFF_X3Y65 TIEOFF internal 3)
	)
	(tile 16 11 CLBLM_X3Y65 CLBLM 2
		(primitive_site SLICE_X4Y65 SLICEM internal 50)
		(primitive_site SLICE_X5Y65 SLICEL internal 45)
	)
	(tile 16 12 INT_X4Y65 INT 1
		(primitive_site TIEOFF_X4Y65 TIEOFF internal 3)
	)
	(tile 16 13 CLBLL_X4Y65 CLBLL 2
		(primitive_site SLICE_X6Y65 SLICEL internal 45)
		(primitive_site SLICE_X7Y65 SLICEL internal 45)
	)
	(tile 16 14 INT_X5Y65 INT 1
		(primitive_site TIEOFF_X5Y65 TIEOFF internal 3)
	)
	(tile 16 15 INT_INTERFACE_X5Y65 INT_INTERFACE 0
	)
	(tile 16 16 BRAM_X5Y65 BRAM 1
		(primitive_site RAMB36_X0Y13 RAMBFIFO36 internal 343)
	)
	(tile 16 17 CFG_VBRK_X5Y65 CFG_VBRK 0
	)
	(tile 16 18 INT_X6Y65 INT 1
		(primitive_site TIEOFF_X6Y65 TIEOFF internal 3)
	)
	(tile 16 19 CLBLM_X6Y65 CLBLM 2
		(primitive_site SLICE_X8Y65 SLICEM internal 50)
		(primitive_site SLICE_X9Y65 SLICEL internal 45)
	)
	(tile 16 20 INT_X7Y65 INT 1
		(primitive_site TIEOFF_X7Y65 TIEOFF internal 3)
	)
	(tile 16 21 CLBLM_X7Y65 CLBLM 2
		(primitive_site SLICE_X10Y65 SLICEM internal 50)
		(primitive_site SLICE_X11Y65 SLICEL internal 45)
	)
	(tile 16 22 INT_X8Y65 INT 1
		(primitive_site TIEOFF_X8Y65 TIEOFF internal 3)
	)
	(tile 16 23 INT_INTERFACE_X8Y65 INT_INTERFACE 0
	)
	(tile 16 24 DSP_X8Y65 DSP 2
		(primitive_site DSP48_X0Y26 DSP48E internal 390)
		(primitive_site DSP48_X0Y27 DSP48E internal 390)
	)
	(tile 16 25 CFG_VBRK_X8Y65 CFG_VBRK 0
	)
	(tile 16 26 INT_X9Y65 INT 1
		(primitive_site TIEOFF_X9Y65 TIEOFF internal 3)
	)
	(tile 16 27 CLBLM_X9Y65 CLBLM 2
		(primitive_site SLICE_X12Y65 SLICEM internal 50)
		(primitive_site SLICE_X13Y65 SLICEL internal 45)
	)
	(tile 16 28 INT_X10Y65 INT 1
		(primitive_site TIEOFF_X10Y65 TIEOFF internal 3)
	)
	(tile 16 29 CLBLL_X10Y65 CLBLL 2
		(primitive_site SLICE_X14Y65 SLICEL internal 45)
		(primitive_site SLICE_X15Y65 SLICEL internal 45)
	)
	(tile 16 30 INT_X11Y65 INT 1
		(primitive_site TIEOFF_X11Y65 TIEOFF internal 3)
	)
	(tile 16 31 CLBLM_X11Y65 CLBLM 2
		(primitive_site SLICE_X16Y65 SLICEM internal 50)
		(primitive_site SLICE_X17Y65 SLICEL internal 45)
	)
	(tile 16 32 INT_X12Y65 INT 1
		(primitive_site TIEOFF_X12Y65 TIEOFF internal 3)
	)
	(tile 16 33 CLBLL_X12Y65 CLBLL 2
		(primitive_site SLICE_X18Y65 SLICEL internal 45)
		(primitive_site SLICE_X19Y65 SLICEL internal 45)
	)
	(tile 16 34 CFG_VBRK_X12Y65 CFG_VBRK 0
	)
	(tile 16 35 INT_X13Y65 INT 1
		(primitive_site TIEOFF_X13Y65 TIEOFF internal 3)
	)
	(tile 16 36 CLBLM_X13Y65 CLBLM 2
		(primitive_site SLICE_X20Y65 SLICEM internal 50)
		(primitive_site SLICE_X21Y65 SLICEL internal 45)
	)
	(tile 16 37 INT_X14Y65 INT 1
		(primitive_site TIEOFF_X14Y65 TIEOFF internal 3)
	)
	(tile 16 38 CLBLL_X14Y65 CLBLL 2
		(primitive_site SLICE_X22Y65 SLICEL internal 45)
		(primitive_site SLICE_X23Y65 SLICEL internal 45)
	)
	(tile 16 39 INT_X15Y65 INT 1
		(primitive_site TIEOFF_X15Y65 TIEOFF internal 3)
	)
	(tile 16 40 CLBLM_X15Y65 CLBLM 2
		(primitive_site SLICE_X24Y65 SLICEM internal 50)
		(primitive_site SLICE_X25Y65 SLICEL internal 45)
	)
	(tile 16 41 INT_X16Y65 INT 1
		(primitive_site TIEOFF_X16Y65 TIEOFF internal 3)
	)
	(tile 16 42 CLBLL_X16Y65 CLBLL 2
		(primitive_site SLICE_X26Y65 SLICEL internal 45)
		(primitive_site SLICE_X27Y65 SLICEL internal 45)
	)
	(tile 16 43 CFG_VBRK_X16Y65 CFG_VBRK 0
	)
	(tile 16 44 INT_X17Y65 INT 1
		(primitive_site TIEOFF_X17Y65 TIEOFF internal 3)
	)
	(tile 16 45 INT_INTERFACE_X17Y65 INT_INTERFACE 0
	)
	(tile 16 46 INT_BUFS_L_X17Y65 INT_BUFS_L 0
	)
	(tile 16 47 IOI_X17Y65 IOI 6
		(primitive_site OLOGIC_X1Y130 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y130 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y130 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y131 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y131 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y131 ILOGIC internal 24)
	)
	(tile 16 48 CIOB_X17Y65 CIOB 2
		(primitive_site IOB_X1Y130 IOBS unbonded 7)
		(primitive_site IOB_X1Y131 IOBM unbonded 7)
	)
	(tile 16 49 NULL_X49Y72 NULL 0
	)
	(tile 16 50 INT_BUFS_R_X18Y65 INT_BUFS_R 0
	)
	(tile 16 51 INT_X18Y65 INT 1
		(primitive_site TIEOFF_X18Y65 TIEOFF internal 3)
	)
	(tile 16 52 CLBLM_X18Y65 CLBLM 2
		(primitive_site SLICE_X28Y65 SLICEM internal 50)
		(primitive_site SLICE_X29Y65 SLICEL internal 45)
	)
	(tile 16 53 INT_X19Y65 INT 1
		(primitive_site TIEOFF_X19Y65 TIEOFF internal 3)
	)
	(tile 16 54 CLBLL_X19Y65 CLBLL 2
		(primitive_site SLICE_X30Y65 SLICEL internal 45)
		(primitive_site SLICE_X31Y65 SLICEL internal 45)
	)
	(tile 16 55 INT_X20Y65 INT 1
		(primitive_site TIEOFF_X20Y65 TIEOFF internal 3)
	)
	(tile 16 56 CLBLM_X20Y65 CLBLM 2
		(primitive_site SLICE_X32Y65 SLICEM internal 50)
		(primitive_site SLICE_X33Y65 SLICEL internal 45)
	)
	(tile 16 57 INT_X21Y65 INT 1
		(primitive_site TIEOFF_X21Y65 TIEOFF internal 3)
	)
	(tile 16 58 CLBLL_X21Y65 CLBLL 2
		(primitive_site SLICE_X34Y65 SLICEL internal 45)
		(primitive_site SLICE_X35Y65 SLICEL internal 45)
	)
	(tile 16 59 CFG_VBRK_X21Y65 CFG_VBRK 0
	)
	(tile 16 60 INT_X22Y65 INT 1
		(primitive_site TIEOFF_X22Y65 TIEOFF internal 3)
	)
	(tile 16 61 CLBLM_X22Y65 CLBLM 2
		(primitive_site SLICE_X36Y65 SLICEM internal 50)
		(primitive_site SLICE_X37Y65 SLICEL internal 45)
	)
	(tile 16 62 INT_X23Y65 INT 1
		(primitive_site TIEOFF_X23Y65 TIEOFF internal 3)
	)
	(tile 16 63 CLBLL_X23Y65 CLBLL 2
		(primitive_site SLICE_X38Y65 SLICEL internal 45)
		(primitive_site SLICE_X39Y65 SLICEL internal 45)
	)
	(tile 16 64 INT_X24Y65 INT 1
		(primitive_site TIEOFF_X24Y65 TIEOFF internal 3)
	)
	(tile 16 65 CLBLM_X24Y65 CLBLM 2
		(primitive_site SLICE_X40Y65 SLICEM internal 50)
		(primitive_site SLICE_X41Y65 SLICEL internal 45)
	)
	(tile 16 66 INT_X25Y65 INT 1
		(primitive_site TIEOFF_X25Y65 TIEOFF internal 3)
	)
	(tile 16 67 CLBLL_X25Y65 CLBLL 2
		(primitive_site SLICE_X42Y65 SLICEL internal 45)
		(primitive_site SLICE_X43Y65 SLICEL internal 45)
	)
	(tile 16 68 CFG_VBRK_X25Y65 CFG_VBRK 0
	)
	(tile 16 69 INT_X26Y65 INT 1
		(primitive_site TIEOFF_X26Y65 TIEOFF internal 3)
	)
	(tile 16 70 INT_INTERFACE_X26Y65 INT_INTERFACE 0
	)
	(tile 16 71 BRAM_X26Y65 BRAM 1
		(primitive_site RAMB36_X1Y13 RAMBFIFO36 internal 343)
	)
	(tile 16 72 INT_X27Y65 INT 1
		(primitive_site TIEOFF_X27Y65 TIEOFF internal 3)
	)
	(tile 16 73 CLBLM_X27Y65 CLBLM 2
		(primitive_site SLICE_X44Y65 SLICEM internal 50)
		(primitive_site SLICE_X45Y65 SLICEL internal 45)
	)
	(tile 16 74 INT_X28Y65 INT 1
		(primitive_site TIEOFF_X28Y65 TIEOFF internal 3)
	)
	(tile 16 75 CLBLL_X28Y65 CLBLL 2
		(primitive_site SLICE_X46Y65 SLICEL internal 45)
		(primitive_site SLICE_X47Y65 SLICEL internal 45)
	)
	(tile 16 76 INT_X29Y65 INT 1
		(primitive_site TIEOFF_X29Y65 TIEOFF internal 3)
	)
	(tile 16 77 CLBLM_X29Y65 CLBLM 2
		(primitive_site SLICE_X48Y65 SLICEM internal 50)
		(primitive_site SLICE_X49Y65 SLICEL internal 45)
	)
	(tile 16 78 INT_X30Y65 INT 1
		(primitive_site TIEOFF_X30Y65 TIEOFF internal 3)
	)
	(tile 16 79 CLBLL_X30Y65 CLBLL 2
		(primitive_site SLICE_X50Y65 SLICEL internal 45)
		(primitive_site SLICE_X51Y65 SLICEL internal 45)
	)
	(tile 16 80 CFG_VBRK_X30Y65 CFG_VBRK 0
	)
	(tile 16 81 INT_X31Y65 INT 1
		(primitive_site TIEOFF_X31Y65 TIEOFF internal 3)
	)
	(tile 16 82 INT_INTERFACE_X31Y65 INT_INTERFACE 0
	)
	(tile 16 83 INT_BUFS_L_X31Y65 INT_BUFS_L 0
	)
	(tile 16 84 IOI_X31Y65 IOI 6
		(primitive_site OLOGIC_X2Y130 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y130 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y130 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y131 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y131 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y131 ILOGIC internal 24)
	)
	(tile 16 85 RIOB_X31Y65 RIOB 2
		(primitive_site IOB_X2Y130 IOBS unbonded 7)
		(primitive_site IOB_X2Y131 IOBM unbonded 7)
	)
	(tile 16 86 INT_BUFS_R_X32Y65 INT_BUFS_R 0
	)
	(tile 16 87 CFG_VBRK_X32Y65 CFG_VBRK 0
	)
	(tile 16 88 INT_X32Y65 INT 1
		(primitive_site TIEOFF_X32Y65 TIEOFF internal 3)
	)
	(tile 16 89 CLBLM_X32Y65 CLBLM 2
		(primitive_site SLICE_X52Y65 SLICEM internal 50)
		(primitive_site SLICE_X53Y65 SLICEL internal 45)
	)
	(tile 16 90 INT_X33Y65 INT 1
		(primitive_site TIEOFF_X33Y65 TIEOFF internal 3)
	)
	(tile 16 91 CLBLL_X33Y65 CLBLL 2
		(primitive_site SLICE_X54Y65 SLICEL internal 45)
		(primitive_site SLICE_X55Y65 SLICEL internal 45)
	)
	(tile 16 92 INT_X34Y65 INT 1
		(primitive_site TIEOFF_X34Y65 TIEOFF internal 3)
	)
	(tile 16 93 CLBLM_X34Y65 CLBLM 2
		(primitive_site SLICE_X56Y65 SLICEM internal 50)
		(primitive_site SLICE_X57Y65 SLICEL internal 45)
	)
	(tile 16 94 INT_X35Y65 INT 1
		(primitive_site TIEOFF_X35Y65 TIEOFF internal 3)
	)
	(tile 16 95 CLBLL_X35Y65 CLBLL 2
		(primitive_site SLICE_X58Y65 SLICEL internal 45)
		(primitive_site SLICE_X59Y65 SLICEL internal 45)
	)
	(tile 16 96 INT_X36Y65 INT 1
		(primitive_site TIEOFF_X36Y65 TIEOFF internal 3)
	)
	(tile 16 97 EMAC_INT_INTERFACE_X36Y65 EMAC_INT_INTERFACE 0
	)
	(tile 16 98 NULL_X98Y72 NULL 0
	)
	(tile 16 99 CFG_VBRK_X36Y65 CFG_VBRK 0
	)
	(tile 16 100 INT_X37Y65 INT 1
		(primitive_site TIEOFF_X37Y65 TIEOFF internal 3)
	)
	(tile 16 101 GTP_INT_INTERFACE_X37Y65 GTP_INT_INTERFACE 0
	)
	(tile 16 102 R_TERM_INT_X37Y65 R_TERM_INT 0
	)
	(tile 16 103 NULL_X103Y72 NULL 0
	)
	(tile 17 0 LIOB_X0Y64 LIOB 2
		(primitive_site IOB_X0Y128 IOBS unbonded 7)
		(primitive_site IOB_X0Y129 IOBM unbonded 7)
	)
	(tile 17 1 L_TERM_INT_X0Y64 L_TERM_INT 0
	)
	(tile 17 2 INT_X0Y64 INT 1
		(primitive_site TIEOFF_X0Y64 TIEOFF internal 3)
	)
	(tile 17 3 INT_INTERFACE_X0Y64 INT_INTERFACE 0
	)
	(tile 17 4 IOI_X0Y64 IOI 6
		(primitive_site OLOGIC_X0Y128 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y128 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y128 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y129 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y129 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y129 ILOGIC internal 24)
	)
	(tile 17 5 INT_X1Y64 INT 1
		(primitive_site TIEOFF_X1Y64 TIEOFF internal 3)
	)
	(tile 17 6 CLBLM_X1Y64 CLBLM 2
		(primitive_site SLICE_X0Y64 SLICEM internal 50)
		(primitive_site SLICE_X1Y64 SLICEL internal 45)
	)
	(tile 17 7 INT_X2Y64 INT 1
		(primitive_site TIEOFF_X2Y64 TIEOFF internal 3)
	)
	(tile 17 8 CLBLL_X2Y64 CLBLL 2
		(primitive_site SLICE_X2Y64 SLICEL internal 45)
		(primitive_site SLICE_X3Y64 SLICEL internal 45)
	)
	(tile 17 9 CFG_VBRK_X2Y64 CFG_VBRK 0
	)
	(tile 17 10 INT_X3Y64 INT 1
		(primitive_site TIEOFF_X3Y64 TIEOFF internal 3)
	)
	(tile 17 11 CLBLM_X3Y64 CLBLM 2
		(primitive_site SLICE_X4Y64 SLICEM internal 50)
		(primitive_site SLICE_X5Y64 SLICEL internal 45)
	)
	(tile 17 12 INT_X4Y64 INT 1
		(primitive_site TIEOFF_X4Y64 TIEOFF internal 3)
	)
	(tile 17 13 CLBLL_X4Y64 CLBLL 2
		(primitive_site SLICE_X6Y64 SLICEL internal 45)
		(primitive_site SLICE_X7Y64 SLICEL internal 45)
	)
	(tile 17 14 INT_X5Y64 INT 1
		(primitive_site TIEOFF_X5Y64 TIEOFF internal 3)
	)
	(tile 17 15 INT_INTERFACE_X5Y64 INT_INTERFACE 0
	)
	(tile 17 16 NULL_X16Y71 NULL 0
	)
	(tile 17 17 CFG_VBRK_X5Y64 CFG_VBRK 0
	)
	(tile 17 18 INT_X6Y64 INT 1
		(primitive_site TIEOFF_X6Y64 TIEOFF internal 3)
	)
	(tile 17 19 CLBLM_X6Y64 CLBLM 2
		(primitive_site SLICE_X8Y64 SLICEM internal 50)
		(primitive_site SLICE_X9Y64 SLICEL internal 45)
	)
	(tile 17 20 INT_X7Y64 INT 1
		(primitive_site TIEOFF_X7Y64 TIEOFF internal 3)
	)
	(tile 17 21 CLBLM_X7Y64 CLBLM 2
		(primitive_site SLICE_X10Y64 SLICEM internal 50)
		(primitive_site SLICE_X11Y64 SLICEL internal 45)
	)
	(tile 17 22 INT_X8Y64 INT 1
		(primitive_site TIEOFF_X8Y64 TIEOFF internal 3)
	)
	(tile 17 23 INT_INTERFACE_X8Y64 INT_INTERFACE 0
	)
	(tile 17 24 NULL_X24Y71 NULL 0
	)
	(tile 17 25 CFG_VBRK_X8Y64 CFG_VBRK 0
	)
	(tile 17 26 INT_X9Y64 INT 1
		(primitive_site TIEOFF_X9Y64 TIEOFF internal 3)
	)
	(tile 17 27 CLBLM_X9Y64 CLBLM 2
		(primitive_site SLICE_X12Y64 SLICEM internal 50)
		(primitive_site SLICE_X13Y64 SLICEL internal 45)
	)
	(tile 17 28 INT_X10Y64 INT 1
		(primitive_site TIEOFF_X10Y64 TIEOFF internal 3)
	)
	(tile 17 29 CLBLL_X10Y64 CLBLL 2
		(primitive_site SLICE_X14Y64 SLICEL internal 45)
		(primitive_site SLICE_X15Y64 SLICEL internal 45)
	)
	(tile 17 30 INT_X11Y64 INT 1
		(primitive_site TIEOFF_X11Y64 TIEOFF internal 3)
	)
	(tile 17 31 CLBLM_X11Y64 CLBLM 2
		(primitive_site SLICE_X16Y64 SLICEM internal 50)
		(primitive_site SLICE_X17Y64 SLICEL internal 45)
	)
	(tile 17 32 INT_X12Y64 INT 1
		(primitive_site TIEOFF_X12Y64 TIEOFF internal 3)
	)
	(tile 17 33 CLBLL_X12Y64 CLBLL 2
		(primitive_site SLICE_X18Y64 SLICEL internal 45)
		(primitive_site SLICE_X19Y64 SLICEL internal 45)
	)
	(tile 17 34 CFG_VBRK_X12Y64 CFG_VBRK 0
	)
	(tile 17 35 INT_X13Y64 INT 1
		(primitive_site TIEOFF_X13Y64 TIEOFF internal 3)
	)
	(tile 17 36 CLBLM_X13Y64 CLBLM 2
		(primitive_site SLICE_X20Y64 SLICEM internal 50)
		(primitive_site SLICE_X21Y64 SLICEL internal 45)
	)
	(tile 17 37 INT_X14Y64 INT 1
		(primitive_site TIEOFF_X14Y64 TIEOFF internal 3)
	)
	(tile 17 38 CLBLL_X14Y64 CLBLL 2
		(primitive_site SLICE_X22Y64 SLICEL internal 45)
		(primitive_site SLICE_X23Y64 SLICEL internal 45)
	)
	(tile 17 39 INT_X15Y64 INT 1
		(primitive_site TIEOFF_X15Y64 TIEOFF internal 3)
	)
	(tile 17 40 CLBLM_X15Y64 CLBLM 2
		(primitive_site SLICE_X24Y64 SLICEM internal 50)
		(primitive_site SLICE_X25Y64 SLICEL internal 45)
	)
	(tile 17 41 INT_X16Y64 INT 1
		(primitive_site TIEOFF_X16Y64 TIEOFF internal 3)
	)
	(tile 17 42 CLBLL_X16Y64 CLBLL 2
		(primitive_site SLICE_X26Y64 SLICEL internal 45)
		(primitive_site SLICE_X27Y64 SLICEL internal 45)
	)
	(tile 17 43 CFG_VBRK_X16Y64 CFG_VBRK 0
	)
	(tile 17 44 INT_X17Y64 INT 1
		(primitive_site TIEOFF_X17Y64 TIEOFF internal 3)
	)
	(tile 17 45 INT_INTERFACE_X17Y64 INT_INTERFACE 0
	)
	(tile 17 46 INT_BUFS_L_X17Y64 INT_BUFS_L 0
	)
	(tile 17 47 IOI_X17Y64 IOI 6
		(primitive_site OLOGIC_X1Y128 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y128 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y128 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y129 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y129 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y129 ILOGIC internal 24)
	)
	(tile 17 48 CIOB_X17Y64 CIOB 2
		(primitive_site IOB_X1Y128 IOBS unbonded 7)
		(primitive_site IOB_X1Y129 IOBM unbonded 7)
	)
	(tile 17 49 NULL_X49Y71 NULL 0
	)
	(tile 17 50 INT_BUFS_R_X18Y64 INT_BUFS_R 0
	)
	(tile 17 51 INT_X18Y64 INT 1
		(primitive_site TIEOFF_X18Y64 TIEOFF internal 3)
	)
	(tile 17 52 CLBLM_X18Y64 CLBLM 2
		(primitive_site SLICE_X28Y64 SLICEM internal 50)
		(primitive_site SLICE_X29Y64 SLICEL internal 45)
	)
	(tile 17 53 INT_X19Y64 INT 1
		(primitive_site TIEOFF_X19Y64 TIEOFF internal 3)
	)
	(tile 17 54 CLBLL_X19Y64 CLBLL 2
		(primitive_site SLICE_X30Y64 SLICEL internal 45)
		(primitive_site SLICE_X31Y64 SLICEL internal 45)
	)
	(tile 17 55 INT_X20Y64 INT 1
		(primitive_site TIEOFF_X20Y64 TIEOFF internal 3)
	)
	(tile 17 56 CLBLM_X20Y64 CLBLM 2
		(primitive_site SLICE_X32Y64 SLICEM internal 50)
		(primitive_site SLICE_X33Y64 SLICEL internal 45)
	)
	(tile 17 57 INT_X21Y64 INT 1
		(primitive_site TIEOFF_X21Y64 TIEOFF internal 3)
	)
	(tile 17 58 CLBLL_X21Y64 CLBLL 2
		(primitive_site SLICE_X34Y64 SLICEL internal 45)
		(primitive_site SLICE_X35Y64 SLICEL internal 45)
	)
	(tile 17 59 CFG_VBRK_X21Y64 CFG_VBRK 0
	)
	(tile 17 60 INT_X22Y64 INT 1
		(primitive_site TIEOFF_X22Y64 TIEOFF internal 3)
	)
	(tile 17 61 CLBLM_X22Y64 CLBLM 2
		(primitive_site SLICE_X36Y64 SLICEM internal 50)
		(primitive_site SLICE_X37Y64 SLICEL internal 45)
	)
	(tile 17 62 INT_X23Y64 INT 1
		(primitive_site TIEOFF_X23Y64 TIEOFF internal 3)
	)
	(tile 17 63 CLBLL_X23Y64 CLBLL 2
		(primitive_site SLICE_X38Y64 SLICEL internal 45)
		(primitive_site SLICE_X39Y64 SLICEL internal 45)
	)
	(tile 17 64 INT_X24Y64 INT 1
		(primitive_site TIEOFF_X24Y64 TIEOFF internal 3)
	)
	(tile 17 65 CLBLM_X24Y64 CLBLM 2
		(primitive_site SLICE_X40Y64 SLICEM internal 50)
		(primitive_site SLICE_X41Y64 SLICEL internal 45)
	)
	(tile 17 66 INT_X25Y64 INT 1
		(primitive_site TIEOFF_X25Y64 TIEOFF internal 3)
	)
	(tile 17 67 CLBLL_X25Y64 CLBLL 2
		(primitive_site SLICE_X42Y64 SLICEL internal 45)
		(primitive_site SLICE_X43Y64 SLICEL internal 45)
	)
	(tile 17 68 CFG_VBRK_X25Y64 CFG_VBRK 0
	)
	(tile 17 69 INT_X26Y64 INT 1
		(primitive_site TIEOFF_X26Y64 TIEOFF internal 3)
	)
	(tile 17 70 INT_INTERFACE_X26Y64 INT_INTERFACE 0
	)
	(tile 17 71 NULL_X71Y71 NULL 0
	)
	(tile 17 72 INT_X27Y64 INT 1
		(primitive_site TIEOFF_X27Y64 TIEOFF internal 3)
	)
	(tile 17 73 CLBLM_X27Y64 CLBLM 2
		(primitive_site SLICE_X44Y64 SLICEM internal 50)
		(primitive_site SLICE_X45Y64 SLICEL internal 45)
	)
	(tile 17 74 INT_X28Y64 INT 1
		(primitive_site TIEOFF_X28Y64 TIEOFF internal 3)
	)
	(tile 17 75 CLBLL_X28Y64 CLBLL 2
		(primitive_site SLICE_X46Y64 SLICEL internal 45)
		(primitive_site SLICE_X47Y64 SLICEL internal 45)
	)
	(tile 17 76 INT_X29Y64 INT 1
		(primitive_site TIEOFF_X29Y64 TIEOFF internal 3)
	)
	(tile 17 77 CLBLM_X29Y64 CLBLM 2
		(primitive_site SLICE_X48Y64 SLICEM internal 50)
		(primitive_site SLICE_X49Y64 SLICEL internal 45)
	)
	(tile 17 78 INT_X30Y64 INT 1
		(primitive_site TIEOFF_X30Y64 TIEOFF internal 3)
	)
	(tile 17 79 CLBLL_X30Y64 CLBLL 2
		(primitive_site SLICE_X50Y64 SLICEL internal 45)
		(primitive_site SLICE_X51Y64 SLICEL internal 45)
	)
	(tile 17 80 CFG_VBRK_X30Y64 CFG_VBRK 0
	)
	(tile 17 81 INT_X31Y64 INT 1
		(primitive_site TIEOFF_X31Y64 TIEOFF internal 3)
	)
	(tile 17 82 INT_INTERFACE_X31Y64 INT_INTERFACE 0
	)
	(tile 17 83 INT_BUFS_L_X31Y64 INT_BUFS_L 0
	)
	(tile 17 84 IOI_X31Y64 IOI 6
		(primitive_site OLOGIC_X2Y128 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y128 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y128 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y129 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y129 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y129 ILOGIC internal 24)
	)
	(tile 17 85 RIOB_X31Y64 RIOB 2
		(primitive_site IOB_X2Y128 IOBS unbonded 7)
		(primitive_site IOB_X2Y129 IOBM unbonded 7)
	)
	(tile 17 86 INT_BUFS_R_X32Y64 INT_BUFS_R 0
	)
	(tile 17 87 CFG_VBRK_X32Y64 CFG_VBRK 0
	)
	(tile 17 88 INT_X32Y64 INT 1
		(primitive_site TIEOFF_X32Y64 TIEOFF internal 3)
	)
	(tile 17 89 CLBLM_X32Y64 CLBLM 2
		(primitive_site SLICE_X52Y64 SLICEM internal 50)
		(primitive_site SLICE_X53Y64 SLICEL internal 45)
	)
	(tile 17 90 INT_X33Y64 INT 1
		(primitive_site TIEOFF_X33Y64 TIEOFF internal 3)
	)
	(tile 17 91 CLBLL_X33Y64 CLBLL 2
		(primitive_site SLICE_X54Y64 SLICEL internal 45)
		(primitive_site SLICE_X55Y64 SLICEL internal 45)
	)
	(tile 17 92 INT_X34Y64 INT 1
		(primitive_site TIEOFF_X34Y64 TIEOFF internal 3)
	)
	(tile 17 93 CLBLM_X34Y64 CLBLM 2
		(primitive_site SLICE_X56Y64 SLICEM internal 50)
		(primitive_site SLICE_X57Y64 SLICEL internal 45)
	)
	(tile 17 94 INT_X35Y64 INT 1
		(primitive_site TIEOFF_X35Y64 TIEOFF internal 3)
	)
	(tile 17 95 CLBLL_X35Y64 CLBLL 2
		(primitive_site SLICE_X58Y64 SLICEL internal 45)
		(primitive_site SLICE_X59Y64 SLICEL internal 45)
	)
	(tile 17 96 INT_X36Y64 INT 1
		(primitive_site TIEOFF_X36Y64 TIEOFF internal 3)
	)
	(tile 17 97 EMAC_INT_INTERFACE_X36Y64 EMAC_INT_INTERFACE 0
	)
	(tile 17 98 NULL_X98Y71 NULL 0
	)
	(tile 17 99 CFG_VBRK_X36Y64 CFG_VBRK 0
	)
	(tile 17 100 INT_X37Y64 INT 1
		(primitive_site TIEOFF_X37Y64 TIEOFF internal 3)
	)
	(tile 17 101 GTP_INT_INTERFACE_X37Y64 GTP_INT_INTERFACE 0
	)
	(tile 17 102 R_TERM_INT_X37Y64 R_TERM_INT 0
	)
	(tile 17 103 NULL_X103Y71 NULL 0
	)
	(tile 18 0 LIOB_X0Y63 LIOB 2
		(primitive_site IOB_X0Y126 IOBS unbonded 7)
		(primitive_site IOB_X0Y127 IOBM unbonded 7)
	)
	(tile 18 1 L_TERM_INT_X0Y63 L_TERM_INT 0
	)
	(tile 18 2 INT_X0Y63 INT 1
		(primitive_site TIEOFF_X0Y63 TIEOFF internal 3)
	)
	(tile 18 3 INT_INTERFACE_X0Y63 INT_INTERFACE 0
	)
	(tile 18 4 IOI_X0Y63 IOI 6
		(primitive_site OLOGIC_X0Y126 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y126 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y126 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y127 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y127 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y127 ILOGIC internal 24)
	)
	(tile 18 5 INT_X1Y63 INT 1
		(primitive_site TIEOFF_X1Y63 TIEOFF internal 3)
	)
	(tile 18 6 CLBLM_X1Y63 CLBLM 2
		(primitive_site SLICE_X0Y63 SLICEM internal 50)
		(primitive_site SLICE_X1Y63 SLICEL internal 45)
	)
	(tile 18 7 INT_X2Y63 INT 1
		(primitive_site TIEOFF_X2Y63 TIEOFF internal 3)
	)
	(tile 18 8 CLBLL_X2Y63 CLBLL 2
		(primitive_site SLICE_X2Y63 SLICEL internal 45)
		(primitive_site SLICE_X3Y63 SLICEL internal 45)
	)
	(tile 18 9 CFG_VBRK_X2Y63 CFG_VBRK 0
	)
	(tile 18 10 INT_X3Y63 INT 1
		(primitive_site TIEOFF_X3Y63 TIEOFF internal 3)
	)
	(tile 18 11 CLBLM_X3Y63 CLBLM 2
		(primitive_site SLICE_X4Y63 SLICEM internal 50)
		(primitive_site SLICE_X5Y63 SLICEL internal 45)
	)
	(tile 18 12 INT_X4Y63 INT 1
		(primitive_site TIEOFF_X4Y63 TIEOFF internal 3)
	)
	(tile 18 13 CLBLL_X4Y63 CLBLL 2
		(primitive_site SLICE_X6Y63 SLICEL internal 45)
		(primitive_site SLICE_X7Y63 SLICEL internal 45)
	)
	(tile 18 14 INT_X5Y63 INT 1
		(primitive_site TIEOFF_X5Y63 TIEOFF internal 3)
	)
	(tile 18 15 INT_INTERFACE_X5Y63 INT_INTERFACE 0
	)
	(tile 18 16 NULL_X16Y70 NULL 0
	)
	(tile 18 17 CFG_VBRK_X5Y63 CFG_VBRK 0
	)
	(tile 18 18 INT_X6Y63 INT 1
		(primitive_site TIEOFF_X6Y63 TIEOFF internal 3)
	)
	(tile 18 19 CLBLM_X6Y63 CLBLM 2
		(primitive_site SLICE_X8Y63 SLICEM internal 50)
		(primitive_site SLICE_X9Y63 SLICEL internal 45)
	)
	(tile 18 20 INT_X7Y63 INT 1
		(primitive_site TIEOFF_X7Y63 TIEOFF internal 3)
	)
	(tile 18 21 CLBLM_X7Y63 CLBLM 2
		(primitive_site SLICE_X10Y63 SLICEM internal 50)
		(primitive_site SLICE_X11Y63 SLICEL internal 45)
	)
	(tile 18 22 INT_X8Y63 INT 1
		(primitive_site TIEOFF_X8Y63 TIEOFF internal 3)
	)
	(tile 18 23 INT_INTERFACE_X8Y63 INT_INTERFACE 0
	)
	(tile 18 24 NULL_X24Y70 NULL 0
	)
	(tile 18 25 CFG_VBRK_X8Y63 CFG_VBRK 0
	)
	(tile 18 26 INT_X9Y63 INT 1
		(primitive_site TIEOFF_X9Y63 TIEOFF internal 3)
	)
	(tile 18 27 CLBLM_X9Y63 CLBLM 2
		(primitive_site SLICE_X12Y63 SLICEM internal 50)
		(primitive_site SLICE_X13Y63 SLICEL internal 45)
	)
	(tile 18 28 INT_X10Y63 INT 1
		(primitive_site TIEOFF_X10Y63 TIEOFF internal 3)
	)
	(tile 18 29 CLBLL_X10Y63 CLBLL 2
		(primitive_site SLICE_X14Y63 SLICEL internal 45)
		(primitive_site SLICE_X15Y63 SLICEL internal 45)
	)
	(tile 18 30 INT_X11Y63 INT 1
		(primitive_site TIEOFF_X11Y63 TIEOFF internal 3)
	)
	(tile 18 31 CLBLM_X11Y63 CLBLM 2
		(primitive_site SLICE_X16Y63 SLICEM internal 50)
		(primitive_site SLICE_X17Y63 SLICEL internal 45)
	)
	(tile 18 32 INT_X12Y63 INT 1
		(primitive_site TIEOFF_X12Y63 TIEOFF internal 3)
	)
	(tile 18 33 CLBLL_X12Y63 CLBLL 2
		(primitive_site SLICE_X18Y63 SLICEL internal 45)
		(primitive_site SLICE_X19Y63 SLICEL internal 45)
	)
	(tile 18 34 CFG_VBRK_X12Y63 CFG_VBRK 0
	)
	(tile 18 35 INT_X13Y63 INT 1
		(primitive_site TIEOFF_X13Y63 TIEOFF internal 3)
	)
	(tile 18 36 CLBLM_X13Y63 CLBLM 2
		(primitive_site SLICE_X20Y63 SLICEM internal 50)
		(primitive_site SLICE_X21Y63 SLICEL internal 45)
	)
	(tile 18 37 INT_X14Y63 INT 1
		(primitive_site TIEOFF_X14Y63 TIEOFF internal 3)
	)
	(tile 18 38 CLBLL_X14Y63 CLBLL 2
		(primitive_site SLICE_X22Y63 SLICEL internal 45)
		(primitive_site SLICE_X23Y63 SLICEL internal 45)
	)
	(tile 18 39 INT_X15Y63 INT 1
		(primitive_site TIEOFF_X15Y63 TIEOFF internal 3)
	)
	(tile 18 40 CLBLM_X15Y63 CLBLM 2
		(primitive_site SLICE_X24Y63 SLICEM internal 50)
		(primitive_site SLICE_X25Y63 SLICEL internal 45)
	)
	(tile 18 41 INT_X16Y63 INT 1
		(primitive_site TIEOFF_X16Y63 TIEOFF internal 3)
	)
	(tile 18 42 CLBLL_X16Y63 CLBLL 2
		(primitive_site SLICE_X26Y63 SLICEL internal 45)
		(primitive_site SLICE_X27Y63 SLICEL internal 45)
	)
	(tile 18 43 CFG_VBRK_X16Y63 CFG_VBRK 0
	)
	(tile 18 44 INT_X17Y63 INT 1
		(primitive_site TIEOFF_X17Y63 TIEOFF internal 3)
	)
	(tile 18 45 INT_INTERFACE_X17Y63 INT_INTERFACE 0
	)
	(tile 18 46 INT_BUFS_L_X17Y63 INT_BUFS_L 0
	)
	(tile 18 47 IOI_X17Y63 IOI 6
		(primitive_site OLOGIC_X1Y126 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y126 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y126 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y127 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y127 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y127 ILOGIC internal 24)
	)
	(tile 18 48 CIOB_X17Y63 CIOB 2
		(primitive_site IOB_X1Y126 IOBS unbonded 7)
		(primitive_site IOB_X1Y127 IOBM unbonded 7)
	)
	(tile 18 49 NULL_X49Y70 NULL 0
	)
	(tile 18 50 INT_BUFS_R_X18Y63 INT_BUFS_R 0
	)
	(tile 18 51 INT_X18Y63 INT 1
		(primitive_site TIEOFF_X18Y63 TIEOFF internal 3)
	)
	(tile 18 52 CLBLM_X18Y63 CLBLM 2
		(primitive_site SLICE_X28Y63 SLICEM internal 50)
		(primitive_site SLICE_X29Y63 SLICEL internal 45)
	)
	(tile 18 53 INT_X19Y63 INT 1
		(primitive_site TIEOFF_X19Y63 TIEOFF internal 3)
	)
	(tile 18 54 CLBLL_X19Y63 CLBLL 2
		(primitive_site SLICE_X30Y63 SLICEL internal 45)
		(primitive_site SLICE_X31Y63 SLICEL internal 45)
	)
	(tile 18 55 INT_X20Y63 INT 1
		(primitive_site TIEOFF_X20Y63 TIEOFF internal 3)
	)
	(tile 18 56 CLBLM_X20Y63 CLBLM 2
		(primitive_site SLICE_X32Y63 SLICEM internal 50)
		(primitive_site SLICE_X33Y63 SLICEL internal 45)
	)
	(tile 18 57 INT_X21Y63 INT 1
		(primitive_site TIEOFF_X21Y63 TIEOFF internal 3)
	)
	(tile 18 58 CLBLL_X21Y63 CLBLL 2
		(primitive_site SLICE_X34Y63 SLICEL internal 45)
		(primitive_site SLICE_X35Y63 SLICEL internal 45)
	)
	(tile 18 59 CFG_VBRK_X21Y63 CFG_VBRK 0
	)
	(tile 18 60 INT_X22Y63 INT 1
		(primitive_site TIEOFF_X22Y63 TIEOFF internal 3)
	)
	(tile 18 61 CLBLM_X22Y63 CLBLM 2
		(primitive_site SLICE_X36Y63 SLICEM internal 50)
		(primitive_site SLICE_X37Y63 SLICEL internal 45)
	)
	(tile 18 62 INT_X23Y63 INT 1
		(primitive_site TIEOFF_X23Y63 TIEOFF internal 3)
	)
	(tile 18 63 CLBLL_X23Y63 CLBLL 2
		(primitive_site SLICE_X38Y63 SLICEL internal 45)
		(primitive_site SLICE_X39Y63 SLICEL internal 45)
	)
	(tile 18 64 INT_X24Y63 INT 1
		(primitive_site TIEOFF_X24Y63 TIEOFF internal 3)
	)
	(tile 18 65 CLBLM_X24Y63 CLBLM 2
		(primitive_site SLICE_X40Y63 SLICEM internal 50)
		(primitive_site SLICE_X41Y63 SLICEL internal 45)
	)
	(tile 18 66 INT_X25Y63 INT 1
		(primitive_site TIEOFF_X25Y63 TIEOFF internal 3)
	)
	(tile 18 67 CLBLL_X25Y63 CLBLL 2
		(primitive_site SLICE_X42Y63 SLICEL internal 45)
		(primitive_site SLICE_X43Y63 SLICEL internal 45)
	)
	(tile 18 68 CFG_VBRK_X25Y63 CFG_VBRK 0
	)
	(tile 18 69 INT_X26Y63 INT 1
		(primitive_site TIEOFF_X26Y63 TIEOFF internal 3)
	)
	(tile 18 70 INT_INTERFACE_X26Y63 INT_INTERFACE 0
	)
	(tile 18 71 NULL_X71Y70 NULL 0
	)
	(tile 18 72 INT_X27Y63 INT 1
		(primitive_site TIEOFF_X27Y63 TIEOFF internal 3)
	)
	(tile 18 73 CLBLM_X27Y63 CLBLM 2
		(primitive_site SLICE_X44Y63 SLICEM internal 50)
		(primitive_site SLICE_X45Y63 SLICEL internal 45)
	)
	(tile 18 74 INT_X28Y63 INT 1
		(primitive_site TIEOFF_X28Y63 TIEOFF internal 3)
	)
	(tile 18 75 CLBLL_X28Y63 CLBLL 2
		(primitive_site SLICE_X46Y63 SLICEL internal 45)
		(primitive_site SLICE_X47Y63 SLICEL internal 45)
	)
	(tile 18 76 INT_X29Y63 INT 1
		(primitive_site TIEOFF_X29Y63 TIEOFF internal 3)
	)
	(tile 18 77 CLBLM_X29Y63 CLBLM 2
		(primitive_site SLICE_X48Y63 SLICEM internal 50)
		(primitive_site SLICE_X49Y63 SLICEL internal 45)
	)
	(tile 18 78 INT_X30Y63 INT 1
		(primitive_site TIEOFF_X30Y63 TIEOFF internal 3)
	)
	(tile 18 79 CLBLL_X30Y63 CLBLL 2
		(primitive_site SLICE_X50Y63 SLICEL internal 45)
		(primitive_site SLICE_X51Y63 SLICEL internal 45)
	)
	(tile 18 80 CFG_VBRK_X30Y63 CFG_VBRK 0
	)
	(tile 18 81 INT_X31Y63 INT 1
		(primitive_site TIEOFF_X31Y63 TIEOFF internal 3)
	)
	(tile 18 82 INT_INTERFACE_X31Y63 INT_INTERFACE 0
	)
	(tile 18 83 INT_BUFS_L_X31Y63 INT_BUFS_L 0
	)
	(tile 18 84 IOI_X31Y63 IOI 6
		(primitive_site OLOGIC_X2Y126 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y126 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y126 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y127 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y127 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y127 ILOGIC internal 24)
	)
	(tile 18 85 RIOB_X31Y63 RIOB 2
		(primitive_site IOB_X2Y126 IOBS unbonded 7)
		(primitive_site IOB_X2Y127 IOBM unbonded 7)
	)
	(tile 18 86 INT_BUFS_R_X32Y63 INT_BUFS_R 0
	)
	(tile 18 87 CFG_VBRK_X32Y63 CFG_VBRK 0
	)
	(tile 18 88 INT_X32Y63 INT 1
		(primitive_site TIEOFF_X32Y63 TIEOFF internal 3)
	)
	(tile 18 89 CLBLM_X32Y63 CLBLM 2
		(primitive_site SLICE_X52Y63 SLICEM internal 50)
		(primitive_site SLICE_X53Y63 SLICEL internal 45)
	)
	(tile 18 90 INT_X33Y63 INT 1
		(primitive_site TIEOFF_X33Y63 TIEOFF internal 3)
	)
	(tile 18 91 CLBLL_X33Y63 CLBLL 2
		(primitive_site SLICE_X54Y63 SLICEL internal 45)
		(primitive_site SLICE_X55Y63 SLICEL internal 45)
	)
	(tile 18 92 INT_X34Y63 INT 1
		(primitive_site TIEOFF_X34Y63 TIEOFF internal 3)
	)
	(tile 18 93 CLBLM_X34Y63 CLBLM 2
		(primitive_site SLICE_X56Y63 SLICEM internal 50)
		(primitive_site SLICE_X57Y63 SLICEL internal 45)
	)
	(tile 18 94 INT_X35Y63 INT 1
		(primitive_site TIEOFF_X35Y63 TIEOFF internal 3)
	)
	(tile 18 95 CLBLL_X35Y63 CLBLL 2
		(primitive_site SLICE_X58Y63 SLICEL internal 45)
		(primitive_site SLICE_X59Y63 SLICEL internal 45)
	)
	(tile 18 96 INT_X36Y63 INT 1
		(primitive_site TIEOFF_X36Y63 TIEOFF internal 3)
	)
	(tile 18 97 EMAC_INT_INTERFACE_X36Y63 EMAC_INT_INTERFACE 0
	)
	(tile 18 98 NULL_X98Y70 NULL 0
	)
	(tile 18 99 CFG_VBRK_X36Y63 CFG_VBRK 0
	)
	(tile 18 100 INT_X37Y63 INT 1
		(primitive_site TIEOFF_X37Y63 TIEOFF internal 3)
	)
	(tile 18 101 GTP_INT_INTERFACE_X37Y63 GTP_INT_INTERFACE 0
	)
	(tile 18 102 R_TERM_INT_X37Y63 R_TERM_INT 0
	)
	(tile 18 103 NULL_X103Y70 NULL 0
	)
	(tile 19 0 LIOB_X0Y62 LIOB 2
		(primitive_site IOB_X0Y124 IOBS unbonded 7)
		(primitive_site IOB_X0Y125 IOBM unbonded 7)
	)
	(tile 19 1 L_TERM_INT_X0Y62 L_TERM_INT 0
	)
	(tile 19 2 INT_X0Y62 INT 1
		(primitive_site TIEOFF_X0Y62 TIEOFF internal 3)
	)
	(tile 19 3 INT_INTERFACE_X0Y62 INT_INTERFACE 0
	)
	(tile 19 4 IOI_X0Y62 IOI 6
		(primitive_site OLOGIC_X0Y124 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y124 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y124 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y125 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y125 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y125 ILOGIC internal 24)
	)
	(tile 19 5 INT_X1Y62 INT 1
		(primitive_site TIEOFF_X1Y62 TIEOFF internal 3)
	)
	(tile 19 6 CLBLM_X1Y62 CLBLM 2
		(primitive_site SLICE_X0Y62 SLICEM internal 50)
		(primitive_site SLICE_X1Y62 SLICEL internal 45)
	)
	(tile 19 7 INT_X2Y62 INT 1
		(primitive_site TIEOFF_X2Y62 TIEOFF internal 3)
	)
	(tile 19 8 CLBLL_X2Y62 CLBLL 2
		(primitive_site SLICE_X2Y62 SLICEL internal 45)
		(primitive_site SLICE_X3Y62 SLICEL internal 45)
	)
	(tile 19 9 CFG_VBRK_X2Y62 CFG_VBRK 0
	)
	(tile 19 10 INT_X3Y62 INT 1
		(primitive_site TIEOFF_X3Y62 TIEOFF internal 3)
	)
	(tile 19 11 CLBLM_X3Y62 CLBLM 2
		(primitive_site SLICE_X4Y62 SLICEM internal 50)
		(primitive_site SLICE_X5Y62 SLICEL internal 45)
	)
	(tile 19 12 INT_X4Y62 INT 1
		(primitive_site TIEOFF_X4Y62 TIEOFF internal 3)
	)
	(tile 19 13 CLBLL_X4Y62 CLBLL 2
		(primitive_site SLICE_X6Y62 SLICEL internal 45)
		(primitive_site SLICE_X7Y62 SLICEL internal 45)
	)
	(tile 19 14 INT_X5Y62 INT 1
		(primitive_site TIEOFF_X5Y62 TIEOFF internal 3)
	)
	(tile 19 15 INT_INTERFACE_X5Y62 INT_INTERFACE 0
	)
	(tile 19 16 NULL_X16Y69 NULL 0
	)
	(tile 19 17 CFG_VBRK_X5Y62 CFG_VBRK 0
	)
	(tile 19 18 INT_X6Y62 INT 1
		(primitive_site TIEOFF_X6Y62 TIEOFF internal 3)
	)
	(tile 19 19 CLBLM_X6Y62 CLBLM 2
		(primitive_site SLICE_X8Y62 SLICEM internal 50)
		(primitive_site SLICE_X9Y62 SLICEL internal 45)
	)
	(tile 19 20 INT_X7Y62 INT 1
		(primitive_site TIEOFF_X7Y62 TIEOFF internal 3)
	)
	(tile 19 21 CLBLM_X7Y62 CLBLM 2
		(primitive_site SLICE_X10Y62 SLICEM internal 50)
		(primitive_site SLICE_X11Y62 SLICEL internal 45)
	)
	(tile 19 22 INT_X8Y62 INT 1
		(primitive_site TIEOFF_X8Y62 TIEOFF internal 3)
	)
	(tile 19 23 INT_INTERFACE_X8Y62 INT_INTERFACE 0
	)
	(tile 19 24 NULL_X24Y69 NULL 0
	)
	(tile 19 25 CFG_VBRK_X8Y62 CFG_VBRK 0
	)
	(tile 19 26 INT_X9Y62 INT 1
		(primitive_site TIEOFF_X9Y62 TIEOFF internal 3)
	)
	(tile 19 27 CLBLM_X9Y62 CLBLM 2
		(primitive_site SLICE_X12Y62 SLICEM internal 50)
		(primitive_site SLICE_X13Y62 SLICEL internal 45)
	)
	(tile 19 28 INT_X10Y62 INT 1
		(primitive_site TIEOFF_X10Y62 TIEOFF internal 3)
	)
	(tile 19 29 CLBLL_X10Y62 CLBLL 2
		(primitive_site SLICE_X14Y62 SLICEL internal 45)
		(primitive_site SLICE_X15Y62 SLICEL internal 45)
	)
	(tile 19 30 INT_X11Y62 INT 1
		(primitive_site TIEOFF_X11Y62 TIEOFF internal 3)
	)
	(tile 19 31 CLBLM_X11Y62 CLBLM 2
		(primitive_site SLICE_X16Y62 SLICEM internal 50)
		(primitive_site SLICE_X17Y62 SLICEL internal 45)
	)
	(tile 19 32 INT_X12Y62 INT 1
		(primitive_site TIEOFF_X12Y62 TIEOFF internal 3)
	)
	(tile 19 33 CLBLL_X12Y62 CLBLL 2
		(primitive_site SLICE_X18Y62 SLICEL internal 45)
		(primitive_site SLICE_X19Y62 SLICEL internal 45)
	)
	(tile 19 34 CFG_VBRK_X12Y62 CFG_VBRK 0
	)
	(tile 19 35 INT_X13Y62 INT 1
		(primitive_site TIEOFF_X13Y62 TIEOFF internal 3)
	)
	(tile 19 36 CLBLM_X13Y62 CLBLM 2
		(primitive_site SLICE_X20Y62 SLICEM internal 50)
		(primitive_site SLICE_X21Y62 SLICEL internal 45)
	)
	(tile 19 37 INT_X14Y62 INT 1
		(primitive_site TIEOFF_X14Y62 TIEOFF internal 3)
	)
	(tile 19 38 CLBLL_X14Y62 CLBLL 2
		(primitive_site SLICE_X22Y62 SLICEL internal 45)
		(primitive_site SLICE_X23Y62 SLICEL internal 45)
	)
	(tile 19 39 INT_X15Y62 INT 1
		(primitive_site TIEOFF_X15Y62 TIEOFF internal 3)
	)
	(tile 19 40 CLBLM_X15Y62 CLBLM 2
		(primitive_site SLICE_X24Y62 SLICEM internal 50)
		(primitive_site SLICE_X25Y62 SLICEL internal 45)
	)
	(tile 19 41 INT_X16Y62 INT 1
		(primitive_site TIEOFF_X16Y62 TIEOFF internal 3)
	)
	(tile 19 42 CLBLL_X16Y62 CLBLL 2
		(primitive_site SLICE_X26Y62 SLICEL internal 45)
		(primitive_site SLICE_X27Y62 SLICEL internal 45)
	)
	(tile 19 43 CFG_VBRK_X16Y62 CFG_VBRK 0
	)
	(tile 19 44 INT_X17Y62 INT 1
		(primitive_site TIEOFF_X17Y62 TIEOFF internal 3)
	)
	(tile 19 45 INT_INTERFACE_X17Y62 INT_INTERFACE 0
	)
	(tile 19 46 INT_BUFS_L_X17Y62 INT_BUFS_L 0
	)
	(tile 19 47 IOI_X17Y62 IOI 6
		(primitive_site OLOGIC_X1Y124 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y124 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y124 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y125 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y125 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y125 ILOGIC internal 24)
	)
	(tile 19 48 CIOB_X17Y62 CIOB 2
		(primitive_site IOB_X1Y124 IOBS unbonded 7)
		(primitive_site IOB_X1Y125 IOBM unbonded 7)
	)
	(tile 19 49 NULL_X49Y69 NULL 0
	)
	(tile 19 50 INT_BUFS_R_X18Y62 INT_BUFS_R 0
	)
	(tile 19 51 INT_X18Y62 INT 1
		(primitive_site TIEOFF_X18Y62 TIEOFF internal 3)
	)
	(tile 19 52 CLBLM_X18Y62 CLBLM 2
		(primitive_site SLICE_X28Y62 SLICEM internal 50)
		(primitive_site SLICE_X29Y62 SLICEL internal 45)
	)
	(tile 19 53 INT_X19Y62 INT 1
		(primitive_site TIEOFF_X19Y62 TIEOFF internal 3)
	)
	(tile 19 54 CLBLL_X19Y62 CLBLL 2
		(primitive_site SLICE_X30Y62 SLICEL internal 45)
		(primitive_site SLICE_X31Y62 SLICEL internal 45)
	)
	(tile 19 55 INT_X20Y62 INT 1
		(primitive_site TIEOFF_X20Y62 TIEOFF internal 3)
	)
	(tile 19 56 CLBLM_X20Y62 CLBLM 2
		(primitive_site SLICE_X32Y62 SLICEM internal 50)
		(primitive_site SLICE_X33Y62 SLICEL internal 45)
	)
	(tile 19 57 INT_X21Y62 INT 1
		(primitive_site TIEOFF_X21Y62 TIEOFF internal 3)
	)
	(tile 19 58 CLBLL_X21Y62 CLBLL 2
		(primitive_site SLICE_X34Y62 SLICEL internal 45)
		(primitive_site SLICE_X35Y62 SLICEL internal 45)
	)
	(tile 19 59 CFG_VBRK_X21Y62 CFG_VBRK 0
	)
	(tile 19 60 INT_X22Y62 INT 1
		(primitive_site TIEOFF_X22Y62 TIEOFF internal 3)
	)
	(tile 19 61 CLBLM_X22Y62 CLBLM 2
		(primitive_site SLICE_X36Y62 SLICEM internal 50)
		(primitive_site SLICE_X37Y62 SLICEL internal 45)
	)
	(tile 19 62 INT_X23Y62 INT 1
		(primitive_site TIEOFF_X23Y62 TIEOFF internal 3)
	)
	(tile 19 63 CLBLL_X23Y62 CLBLL 2
		(primitive_site SLICE_X38Y62 SLICEL internal 45)
		(primitive_site SLICE_X39Y62 SLICEL internal 45)
	)
	(tile 19 64 INT_X24Y62 INT 1
		(primitive_site TIEOFF_X24Y62 TIEOFF internal 3)
	)
	(tile 19 65 CLBLM_X24Y62 CLBLM 2
		(primitive_site SLICE_X40Y62 SLICEM internal 50)
		(primitive_site SLICE_X41Y62 SLICEL internal 45)
	)
	(tile 19 66 INT_X25Y62 INT 1
		(primitive_site TIEOFF_X25Y62 TIEOFF internal 3)
	)
	(tile 19 67 CLBLL_X25Y62 CLBLL 2
		(primitive_site SLICE_X42Y62 SLICEL internal 45)
		(primitive_site SLICE_X43Y62 SLICEL internal 45)
	)
	(tile 19 68 CFG_VBRK_X25Y62 CFG_VBRK 0
	)
	(tile 19 69 INT_X26Y62 INT 1
		(primitive_site TIEOFF_X26Y62 TIEOFF internal 3)
	)
	(tile 19 70 INT_INTERFACE_X26Y62 INT_INTERFACE 0
	)
	(tile 19 71 NULL_X71Y69 NULL 0
	)
	(tile 19 72 INT_X27Y62 INT 1
		(primitive_site TIEOFF_X27Y62 TIEOFF internal 3)
	)
	(tile 19 73 CLBLM_X27Y62 CLBLM 2
		(primitive_site SLICE_X44Y62 SLICEM internal 50)
		(primitive_site SLICE_X45Y62 SLICEL internal 45)
	)
	(tile 19 74 INT_X28Y62 INT 1
		(primitive_site TIEOFF_X28Y62 TIEOFF internal 3)
	)
	(tile 19 75 CLBLL_X28Y62 CLBLL 2
		(primitive_site SLICE_X46Y62 SLICEL internal 45)
		(primitive_site SLICE_X47Y62 SLICEL internal 45)
	)
	(tile 19 76 INT_X29Y62 INT 1
		(primitive_site TIEOFF_X29Y62 TIEOFF internal 3)
	)
	(tile 19 77 CLBLM_X29Y62 CLBLM 2
		(primitive_site SLICE_X48Y62 SLICEM internal 50)
		(primitive_site SLICE_X49Y62 SLICEL internal 45)
	)
	(tile 19 78 INT_X30Y62 INT 1
		(primitive_site TIEOFF_X30Y62 TIEOFF internal 3)
	)
	(tile 19 79 CLBLL_X30Y62 CLBLL 2
		(primitive_site SLICE_X50Y62 SLICEL internal 45)
		(primitive_site SLICE_X51Y62 SLICEL internal 45)
	)
	(tile 19 80 CFG_VBRK_X30Y62 CFG_VBRK 0
	)
	(tile 19 81 INT_X31Y62 INT 1
		(primitive_site TIEOFF_X31Y62 TIEOFF internal 3)
	)
	(tile 19 82 INT_INTERFACE_X31Y62 INT_INTERFACE 0
	)
	(tile 19 83 INT_BUFS_L_X31Y62 INT_BUFS_L 0
	)
	(tile 19 84 IOI_X31Y62 IOI 6
		(primitive_site OLOGIC_X2Y124 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y124 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y124 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y125 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y125 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y125 ILOGIC internal 24)
	)
	(tile 19 85 RIOB_X31Y62 RIOB 2
		(primitive_site IOB_X2Y124 IOBS unbonded 7)
		(primitive_site IOB_X2Y125 IOBM unbonded 7)
	)
	(tile 19 86 INT_BUFS_R_X32Y62 INT_BUFS_R 0
	)
	(tile 19 87 CFG_VBRK_X32Y62 CFG_VBRK 0
	)
	(tile 19 88 INT_X32Y62 INT 1
		(primitive_site TIEOFF_X32Y62 TIEOFF internal 3)
	)
	(tile 19 89 CLBLM_X32Y62 CLBLM 2
		(primitive_site SLICE_X52Y62 SLICEM internal 50)
		(primitive_site SLICE_X53Y62 SLICEL internal 45)
	)
	(tile 19 90 INT_X33Y62 INT 1
		(primitive_site TIEOFF_X33Y62 TIEOFF internal 3)
	)
	(tile 19 91 CLBLL_X33Y62 CLBLL 2
		(primitive_site SLICE_X54Y62 SLICEL internal 45)
		(primitive_site SLICE_X55Y62 SLICEL internal 45)
	)
	(tile 19 92 INT_X34Y62 INT 1
		(primitive_site TIEOFF_X34Y62 TIEOFF internal 3)
	)
	(tile 19 93 CLBLM_X34Y62 CLBLM 2
		(primitive_site SLICE_X56Y62 SLICEM internal 50)
		(primitive_site SLICE_X57Y62 SLICEL internal 45)
	)
	(tile 19 94 INT_X35Y62 INT 1
		(primitive_site TIEOFF_X35Y62 TIEOFF internal 3)
	)
	(tile 19 95 CLBLL_X35Y62 CLBLL 2
		(primitive_site SLICE_X58Y62 SLICEL internal 45)
		(primitive_site SLICE_X59Y62 SLICEL internal 45)
	)
	(tile 19 96 INT_X36Y62 INT 1
		(primitive_site TIEOFF_X36Y62 TIEOFF internal 3)
	)
	(tile 19 97 EMAC_INT_INTERFACE_X36Y62 EMAC_INT_INTERFACE 0
	)
	(tile 19 98 NULL_X98Y69 NULL 0
	)
	(tile 19 99 CFG_VBRK_X36Y62 CFG_VBRK 0
	)
	(tile 19 100 INT_X37Y62 INT 1
		(primitive_site TIEOFF_X37Y62 TIEOFF internal 3)
	)
	(tile 19 101 GTP_INT_INTERFACE_X37Y62 GTP_INT_INTERFACE 0
	)
	(tile 19 102 R_TERM_INT_X37Y62 R_TERM_INT 0
	)
	(tile 19 103 NULL_X103Y69 NULL 0
	)
	(tile 20 0 LIOB_X0Y61 LIOB 2
		(primitive_site IOB_X0Y122 IOBS unbonded 7)
		(primitive_site IOB_X0Y123 IOBM unbonded 7)
	)
	(tile 20 1 L_TERM_INT_X0Y61 L_TERM_INT 0
	)
	(tile 20 2 INT_X0Y61 INT 1
		(primitive_site TIEOFF_X0Y61 TIEOFF internal 3)
	)
	(tile 20 3 INT_INTERFACE_X0Y61 INT_INTERFACE 0
	)
	(tile 20 4 IOI_X0Y61 IOI 6
		(primitive_site OLOGIC_X0Y122 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y122 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y122 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y123 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y123 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y123 ILOGIC internal 24)
	)
	(tile 20 5 INT_X1Y61 INT 1
		(primitive_site TIEOFF_X1Y61 TIEOFF internal 3)
	)
	(tile 20 6 CLBLM_X1Y61 CLBLM 2
		(primitive_site SLICE_X0Y61 SLICEM internal 50)
		(primitive_site SLICE_X1Y61 SLICEL internal 45)
	)
	(tile 20 7 INT_X2Y61 INT 1
		(primitive_site TIEOFF_X2Y61 TIEOFF internal 3)
	)
	(tile 20 8 CLBLL_X2Y61 CLBLL 2
		(primitive_site SLICE_X2Y61 SLICEL internal 45)
		(primitive_site SLICE_X3Y61 SLICEL internal 45)
	)
	(tile 20 9 CFG_VBRK_X2Y61 CFG_VBRK 0
	)
	(tile 20 10 INT_X3Y61 INT 1
		(primitive_site TIEOFF_X3Y61 TIEOFF internal 3)
	)
	(tile 20 11 CLBLM_X3Y61 CLBLM 2
		(primitive_site SLICE_X4Y61 SLICEM internal 50)
		(primitive_site SLICE_X5Y61 SLICEL internal 45)
	)
	(tile 20 12 INT_X4Y61 INT 1
		(primitive_site TIEOFF_X4Y61 TIEOFF internal 3)
	)
	(tile 20 13 CLBLL_X4Y61 CLBLL 2
		(primitive_site SLICE_X6Y61 SLICEL internal 45)
		(primitive_site SLICE_X7Y61 SLICEL internal 45)
	)
	(tile 20 14 INT_X5Y61 INT 1
		(primitive_site TIEOFF_X5Y61 TIEOFF internal 3)
	)
	(tile 20 15 INT_INTERFACE_X5Y61 INT_INTERFACE 0
	)
	(tile 20 16 NULL_X16Y68 NULL 0
	)
	(tile 20 17 CFG_VBRK_X5Y61 CFG_VBRK 0
	)
	(tile 20 18 INT_X6Y61 INT 1
		(primitive_site TIEOFF_X6Y61 TIEOFF internal 3)
	)
	(tile 20 19 CLBLM_X6Y61 CLBLM 2
		(primitive_site SLICE_X8Y61 SLICEM internal 50)
		(primitive_site SLICE_X9Y61 SLICEL internal 45)
	)
	(tile 20 20 INT_X7Y61 INT 1
		(primitive_site TIEOFF_X7Y61 TIEOFF internal 3)
	)
	(tile 20 21 CLBLM_X7Y61 CLBLM 2
		(primitive_site SLICE_X10Y61 SLICEM internal 50)
		(primitive_site SLICE_X11Y61 SLICEL internal 45)
	)
	(tile 20 22 INT_X8Y61 INT 1
		(primitive_site TIEOFF_X8Y61 TIEOFF internal 3)
	)
	(tile 20 23 INT_INTERFACE_X8Y61 INT_INTERFACE 0
	)
	(tile 20 24 NULL_X24Y68 NULL 0
	)
	(tile 20 25 CFG_VBRK_X8Y61 CFG_VBRK 0
	)
	(tile 20 26 INT_X9Y61 INT 1
		(primitive_site TIEOFF_X9Y61 TIEOFF internal 3)
	)
	(tile 20 27 CLBLM_X9Y61 CLBLM 2
		(primitive_site SLICE_X12Y61 SLICEM internal 50)
		(primitive_site SLICE_X13Y61 SLICEL internal 45)
	)
	(tile 20 28 INT_X10Y61 INT 1
		(primitive_site TIEOFF_X10Y61 TIEOFF internal 3)
	)
	(tile 20 29 CLBLL_X10Y61 CLBLL 2
		(primitive_site SLICE_X14Y61 SLICEL internal 45)
		(primitive_site SLICE_X15Y61 SLICEL internal 45)
	)
	(tile 20 30 INT_X11Y61 INT 1
		(primitive_site TIEOFF_X11Y61 TIEOFF internal 3)
	)
	(tile 20 31 CLBLM_X11Y61 CLBLM 2
		(primitive_site SLICE_X16Y61 SLICEM internal 50)
		(primitive_site SLICE_X17Y61 SLICEL internal 45)
	)
	(tile 20 32 INT_X12Y61 INT 1
		(primitive_site TIEOFF_X12Y61 TIEOFF internal 3)
	)
	(tile 20 33 CLBLL_X12Y61 CLBLL 2
		(primitive_site SLICE_X18Y61 SLICEL internal 45)
		(primitive_site SLICE_X19Y61 SLICEL internal 45)
	)
	(tile 20 34 CFG_VBRK_X12Y61 CFG_VBRK 0
	)
	(tile 20 35 INT_X13Y61 INT 1
		(primitive_site TIEOFF_X13Y61 TIEOFF internal 3)
	)
	(tile 20 36 CLBLM_X13Y61 CLBLM 2
		(primitive_site SLICE_X20Y61 SLICEM internal 50)
		(primitive_site SLICE_X21Y61 SLICEL internal 45)
	)
	(tile 20 37 INT_X14Y61 INT 1
		(primitive_site TIEOFF_X14Y61 TIEOFF internal 3)
	)
	(tile 20 38 CLBLL_X14Y61 CLBLL 2
		(primitive_site SLICE_X22Y61 SLICEL internal 45)
		(primitive_site SLICE_X23Y61 SLICEL internal 45)
	)
	(tile 20 39 INT_X15Y61 INT 1
		(primitive_site TIEOFF_X15Y61 TIEOFF internal 3)
	)
	(tile 20 40 CLBLM_X15Y61 CLBLM 2
		(primitive_site SLICE_X24Y61 SLICEM internal 50)
		(primitive_site SLICE_X25Y61 SLICEL internal 45)
	)
	(tile 20 41 INT_X16Y61 INT 1
		(primitive_site TIEOFF_X16Y61 TIEOFF internal 3)
	)
	(tile 20 42 CLBLL_X16Y61 CLBLL 2
		(primitive_site SLICE_X26Y61 SLICEL internal 45)
		(primitive_site SLICE_X27Y61 SLICEL internal 45)
	)
	(tile 20 43 CFG_VBRK_X16Y61 CFG_VBRK 0
	)
	(tile 20 44 INT_X17Y61 INT 1
		(primitive_site TIEOFF_X17Y61 TIEOFF internal 3)
	)
	(tile 20 45 INT_INTERFACE_X17Y61 INT_INTERFACE 0
	)
	(tile 20 46 INT_BUFS_L_X17Y61 INT_BUFS_L 0
	)
	(tile 20 47 IOI_X17Y61 IOI 6
		(primitive_site OLOGIC_X1Y122 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y122 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y122 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y123 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y123 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y123 ILOGIC internal 24)
	)
	(tile 20 48 CIOB_X17Y61 CIOB 2
		(primitive_site IOB_X1Y122 IOBS unbonded 7)
		(primitive_site IOB_X1Y123 IOBM unbonded 7)
	)
	(tile 20 49 NULL_X49Y68 NULL 0
	)
	(tile 20 50 INT_BUFS_R_X18Y61 INT_BUFS_R 0
	)
	(tile 20 51 INT_X18Y61 INT 1
		(primitive_site TIEOFF_X18Y61 TIEOFF internal 3)
	)
	(tile 20 52 CLBLM_X18Y61 CLBLM 2
		(primitive_site SLICE_X28Y61 SLICEM internal 50)
		(primitive_site SLICE_X29Y61 SLICEL internal 45)
	)
	(tile 20 53 INT_X19Y61 INT 1
		(primitive_site TIEOFF_X19Y61 TIEOFF internal 3)
	)
	(tile 20 54 CLBLL_X19Y61 CLBLL 2
		(primitive_site SLICE_X30Y61 SLICEL internal 45)
		(primitive_site SLICE_X31Y61 SLICEL internal 45)
	)
	(tile 20 55 INT_X20Y61 INT 1
		(primitive_site TIEOFF_X20Y61 TIEOFF internal 3)
	)
	(tile 20 56 CLBLM_X20Y61 CLBLM 2
		(primitive_site SLICE_X32Y61 SLICEM internal 50)
		(primitive_site SLICE_X33Y61 SLICEL internal 45)
	)
	(tile 20 57 INT_X21Y61 INT 1
		(primitive_site TIEOFF_X21Y61 TIEOFF internal 3)
	)
	(tile 20 58 CLBLL_X21Y61 CLBLL 2
		(primitive_site SLICE_X34Y61 SLICEL internal 45)
		(primitive_site SLICE_X35Y61 SLICEL internal 45)
	)
	(tile 20 59 CFG_VBRK_X21Y61 CFG_VBRK 0
	)
	(tile 20 60 INT_X22Y61 INT 1
		(primitive_site TIEOFF_X22Y61 TIEOFF internal 3)
	)
	(tile 20 61 CLBLM_X22Y61 CLBLM 2
		(primitive_site SLICE_X36Y61 SLICEM internal 50)
		(primitive_site SLICE_X37Y61 SLICEL internal 45)
	)
	(tile 20 62 INT_X23Y61 INT 1
		(primitive_site TIEOFF_X23Y61 TIEOFF internal 3)
	)
	(tile 20 63 CLBLL_X23Y61 CLBLL 2
		(primitive_site SLICE_X38Y61 SLICEL internal 45)
		(primitive_site SLICE_X39Y61 SLICEL internal 45)
	)
	(tile 20 64 INT_X24Y61 INT 1
		(primitive_site TIEOFF_X24Y61 TIEOFF internal 3)
	)
	(tile 20 65 CLBLM_X24Y61 CLBLM 2
		(primitive_site SLICE_X40Y61 SLICEM internal 50)
		(primitive_site SLICE_X41Y61 SLICEL internal 45)
	)
	(tile 20 66 INT_X25Y61 INT 1
		(primitive_site TIEOFF_X25Y61 TIEOFF internal 3)
	)
	(tile 20 67 CLBLL_X25Y61 CLBLL 2
		(primitive_site SLICE_X42Y61 SLICEL internal 45)
		(primitive_site SLICE_X43Y61 SLICEL internal 45)
	)
	(tile 20 68 CFG_VBRK_X25Y61 CFG_VBRK 0
	)
	(tile 20 69 INT_X26Y61 INT 1
		(primitive_site TIEOFF_X26Y61 TIEOFF internal 3)
	)
	(tile 20 70 INT_INTERFACE_X26Y61 INT_INTERFACE 0
	)
	(tile 20 71 NULL_X71Y68 NULL 0
	)
	(tile 20 72 INT_X27Y61 INT 1
		(primitive_site TIEOFF_X27Y61 TIEOFF internal 3)
	)
	(tile 20 73 CLBLM_X27Y61 CLBLM 2
		(primitive_site SLICE_X44Y61 SLICEM internal 50)
		(primitive_site SLICE_X45Y61 SLICEL internal 45)
	)
	(tile 20 74 INT_X28Y61 INT 1
		(primitive_site TIEOFF_X28Y61 TIEOFF internal 3)
	)
	(tile 20 75 CLBLL_X28Y61 CLBLL 2
		(primitive_site SLICE_X46Y61 SLICEL internal 45)
		(primitive_site SLICE_X47Y61 SLICEL internal 45)
	)
	(tile 20 76 INT_X29Y61 INT 1
		(primitive_site TIEOFF_X29Y61 TIEOFF internal 3)
	)
	(tile 20 77 CLBLM_X29Y61 CLBLM 2
		(primitive_site SLICE_X48Y61 SLICEM internal 50)
		(primitive_site SLICE_X49Y61 SLICEL internal 45)
	)
	(tile 20 78 INT_X30Y61 INT 1
		(primitive_site TIEOFF_X30Y61 TIEOFF internal 3)
	)
	(tile 20 79 CLBLL_X30Y61 CLBLL 2
		(primitive_site SLICE_X50Y61 SLICEL internal 45)
		(primitive_site SLICE_X51Y61 SLICEL internal 45)
	)
	(tile 20 80 CFG_VBRK_X30Y61 CFG_VBRK 0
	)
	(tile 20 81 INT_X31Y61 INT 1
		(primitive_site TIEOFF_X31Y61 TIEOFF internal 3)
	)
	(tile 20 82 INT_INTERFACE_X31Y61 INT_INTERFACE 0
	)
	(tile 20 83 INT_BUFS_L_X31Y61 INT_BUFS_L 0
	)
	(tile 20 84 IOI_X31Y61 IOI 6
		(primitive_site OLOGIC_X2Y122 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y122 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y122 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y123 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y123 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y123 ILOGIC internal 24)
	)
	(tile 20 85 RIOB_X31Y61 RIOB 2
		(primitive_site IOB_X2Y122 IOBS unbonded 7)
		(primitive_site IOB_X2Y123 IOBM unbonded 7)
	)
	(tile 20 86 INT_BUFS_R_X32Y61 INT_BUFS_R 0
	)
	(tile 20 87 CFG_VBRK_X32Y61 CFG_VBRK 0
	)
	(tile 20 88 INT_X32Y61 INT 1
		(primitive_site TIEOFF_X32Y61 TIEOFF internal 3)
	)
	(tile 20 89 CLBLM_X32Y61 CLBLM 2
		(primitive_site SLICE_X52Y61 SLICEM internal 50)
		(primitive_site SLICE_X53Y61 SLICEL internal 45)
	)
	(tile 20 90 INT_X33Y61 INT 1
		(primitive_site TIEOFF_X33Y61 TIEOFF internal 3)
	)
	(tile 20 91 CLBLL_X33Y61 CLBLL 2
		(primitive_site SLICE_X54Y61 SLICEL internal 45)
		(primitive_site SLICE_X55Y61 SLICEL internal 45)
	)
	(tile 20 92 INT_X34Y61 INT 1
		(primitive_site TIEOFF_X34Y61 TIEOFF internal 3)
	)
	(tile 20 93 CLBLM_X34Y61 CLBLM 2
		(primitive_site SLICE_X56Y61 SLICEM internal 50)
		(primitive_site SLICE_X57Y61 SLICEL internal 45)
	)
	(tile 20 94 INT_X35Y61 INT 1
		(primitive_site TIEOFF_X35Y61 TIEOFF internal 3)
	)
	(tile 20 95 CLBLL_X35Y61 CLBLL 2
		(primitive_site SLICE_X58Y61 SLICEL internal 45)
		(primitive_site SLICE_X59Y61 SLICEL internal 45)
	)
	(tile 20 96 INT_X36Y61 INT 1
		(primitive_site TIEOFF_X36Y61 TIEOFF internal 3)
	)
	(tile 20 97 EMAC_INT_INTERFACE_X36Y61 EMAC_INT_INTERFACE 0
	)
	(tile 20 98 NULL_X98Y68 NULL 0
	)
	(tile 20 99 CFG_VBRK_X36Y61 CFG_VBRK 0
	)
	(tile 20 100 INT_X37Y61 INT 1
		(primitive_site TIEOFF_X37Y61 TIEOFF internal 3)
	)
	(tile 20 101 GTP_INT_INTERFACE_X37Y61 GTP_INT_INTERFACE 0
	)
	(tile 20 102 R_TERM_INT_X37Y61 R_TERM_INT 0
	)
	(tile 20 103 NULL_X103Y68 NULL 0
	)
	(tile 21 0 LIOB_X0Y60 LIOB 2
		(primitive_site IOB_X0Y120 IOBS unbonded 7)
		(primitive_site IOB_X0Y121 IOBM unbonded 7)
	)
	(tile 21 1 L_TERM_INT_X0Y60 L_TERM_INT 0
	)
	(tile 21 2 INT_X0Y60 INT 1
		(primitive_site TIEOFF_X0Y60 TIEOFF internal 3)
	)
	(tile 21 3 INT_INTERFACE_X0Y60 INT_INTERFACE 0
	)
	(tile 21 4 IOI_X0Y60 IOI 6
		(primitive_site OLOGIC_X0Y120 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y120 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y120 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y121 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y121 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y121 ILOGIC internal 24)
	)
	(tile 21 5 INT_X1Y60 INT 1
		(primitive_site TIEOFF_X1Y60 TIEOFF internal 3)
	)
	(tile 21 6 CLBLM_X1Y60 CLBLM 2
		(primitive_site SLICE_X0Y60 SLICEM internal 50)
		(primitive_site SLICE_X1Y60 SLICEL internal 45)
	)
	(tile 21 7 INT_X2Y60 INT 1
		(primitive_site TIEOFF_X2Y60 TIEOFF internal 3)
	)
	(tile 21 8 CLBLL_X2Y60 CLBLL 2
		(primitive_site SLICE_X2Y60 SLICEL internal 45)
		(primitive_site SLICE_X3Y60 SLICEL internal 45)
	)
	(tile 21 9 CFG_VBRK_X2Y60 CFG_VBRK 0
	)
	(tile 21 10 INT_X3Y60 INT 1
		(primitive_site TIEOFF_X3Y60 TIEOFF internal 3)
	)
	(tile 21 11 CLBLM_X3Y60 CLBLM 2
		(primitive_site SLICE_X4Y60 SLICEM internal 50)
		(primitive_site SLICE_X5Y60 SLICEL internal 45)
	)
	(tile 21 12 INT_X4Y60 INT 1
		(primitive_site TIEOFF_X4Y60 TIEOFF internal 3)
	)
	(tile 21 13 CLBLL_X4Y60 CLBLL 2
		(primitive_site SLICE_X6Y60 SLICEL internal 45)
		(primitive_site SLICE_X7Y60 SLICEL internal 45)
	)
	(tile 21 14 INT_X5Y60 INT 1
		(primitive_site TIEOFF_X5Y60 TIEOFF internal 3)
	)
	(tile 21 15 INT_INTERFACE_X5Y60 INT_INTERFACE 0
	)
	(tile 21 16 BRAM_X5Y60 BRAM 1
		(primitive_site RAMB36_X0Y12 RAMBFIFO36 internal 343)
	)
	(tile 21 17 CFG_VBRK_X5Y60 CFG_VBRK 0
	)
	(tile 21 18 INT_X6Y60 INT 1
		(primitive_site TIEOFF_X6Y60 TIEOFF internal 3)
	)
	(tile 21 19 CLBLM_X6Y60 CLBLM 2
		(primitive_site SLICE_X8Y60 SLICEM internal 50)
		(primitive_site SLICE_X9Y60 SLICEL internal 45)
	)
	(tile 21 20 INT_X7Y60 INT 1
		(primitive_site TIEOFF_X7Y60 TIEOFF internal 3)
	)
	(tile 21 21 CLBLM_X7Y60 CLBLM 2
		(primitive_site SLICE_X10Y60 SLICEM internal 50)
		(primitive_site SLICE_X11Y60 SLICEL internal 45)
	)
	(tile 21 22 INT_X8Y60 INT 1
		(primitive_site TIEOFF_X8Y60 TIEOFF internal 3)
	)
	(tile 21 23 INT_INTERFACE_X8Y60 INT_INTERFACE 0
	)
	(tile 21 24 DSP_X8Y60 DSP 2
		(primitive_site DSP48_X0Y24 DSP48E internal 390)
		(primitive_site DSP48_X0Y25 DSP48E internal 390)
	)
	(tile 21 25 CFG_VBRK_X8Y60 CFG_VBRK 0
	)
	(tile 21 26 INT_X9Y60 INT 1
		(primitive_site TIEOFF_X9Y60 TIEOFF internal 3)
	)
	(tile 21 27 CLBLM_X9Y60 CLBLM 2
		(primitive_site SLICE_X12Y60 SLICEM internal 50)
		(primitive_site SLICE_X13Y60 SLICEL internal 45)
	)
	(tile 21 28 INT_X10Y60 INT 1
		(primitive_site TIEOFF_X10Y60 TIEOFF internal 3)
	)
	(tile 21 29 CLBLL_X10Y60 CLBLL 2
		(primitive_site SLICE_X14Y60 SLICEL internal 45)
		(primitive_site SLICE_X15Y60 SLICEL internal 45)
	)
	(tile 21 30 INT_X11Y60 INT 1
		(primitive_site TIEOFF_X11Y60 TIEOFF internal 3)
	)
	(tile 21 31 CLBLM_X11Y60 CLBLM 2
		(primitive_site SLICE_X16Y60 SLICEM internal 50)
		(primitive_site SLICE_X17Y60 SLICEL internal 45)
	)
	(tile 21 32 INT_X12Y60 INT 1
		(primitive_site TIEOFF_X12Y60 TIEOFF internal 3)
	)
	(tile 21 33 CLBLL_X12Y60 CLBLL 2
		(primitive_site SLICE_X18Y60 SLICEL internal 45)
		(primitive_site SLICE_X19Y60 SLICEL internal 45)
	)
	(tile 21 34 CFG_VBRK_X12Y60 CFG_VBRK 0
	)
	(tile 21 35 INT_X13Y60 INT 1
		(primitive_site TIEOFF_X13Y60 TIEOFF internal 3)
	)
	(tile 21 36 CLBLM_X13Y60 CLBLM 2
		(primitive_site SLICE_X20Y60 SLICEM internal 50)
		(primitive_site SLICE_X21Y60 SLICEL internal 45)
	)
	(tile 21 37 INT_X14Y60 INT 1
		(primitive_site TIEOFF_X14Y60 TIEOFF internal 3)
	)
	(tile 21 38 CLBLL_X14Y60 CLBLL 2
		(primitive_site SLICE_X22Y60 SLICEL internal 45)
		(primitive_site SLICE_X23Y60 SLICEL internal 45)
	)
	(tile 21 39 INT_X15Y60 INT 1
		(primitive_site TIEOFF_X15Y60 TIEOFF internal 3)
	)
	(tile 21 40 CLBLM_X15Y60 CLBLM 2
		(primitive_site SLICE_X24Y60 SLICEM internal 50)
		(primitive_site SLICE_X25Y60 SLICEL internal 45)
	)
	(tile 21 41 INT_X16Y60 INT 1
		(primitive_site TIEOFF_X16Y60 TIEOFF internal 3)
	)
	(tile 21 42 CLBLL_X16Y60 CLBLL 2
		(primitive_site SLICE_X26Y60 SLICEL internal 45)
		(primitive_site SLICE_X27Y60 SLICEL internal 45)
	)
	(tile 21 43 CFG_VBRK_X16Y60 CFG_VBRK 0
	)
	(tile 21 44 INT_X17Y60 INT 1
		(primitive_site TIEOFF_X17Y60 TIEOFF internal 3)
	)
	(tile 21 45 INT_INTERFACE_X17Y60 INT_INTERFACE 0
	)
	(tile 21 46 INT_BUFS_L_X17Y60 INT_BUFS_L 0
	)
	(tile 21 47 IOI_X17Y60 IOI 6
		(primitive_site OLOGIC_X1Y120 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y120 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y120 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y121 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y121 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y121 ILOGIC internal 24)
	)
	(tile 21 48 CIOB_X17Y60 CIOB 2
		(primitive_site IOB_X1Y120 IOBS unbonded 7)
		(primitive_site IOB_X1Y121 IOBM unbonded 7)
	)
	(tile 21 49 CLK_IOB_T_X17Y60 CLK_IOB_T 0
	)
	(tile 21 50 INT_BUFS_R_X18Y60 INT_BUFS_R 0
	)
	(tile 21 51 INT_X18Y60 INT 1
		(primitive_site TIEOFF_X18Y60 TIEOFF internal 3)
	)
	(tile 21 52 CLBLM_X18Y60 CLBLM 2
		(primitive_site SLICE_X28Y60 SLICEM internal 50)
		(primitive_site SLICE_X29Y60 SLICEL internal 45)
	)
	(tile 21 53 INT_X19Y60 INT 1
		(primitive_site TIEOFF_X19Y60 TIEOFF internal 3)
	)
	(tile 21 54 CLBLL_X19Y60 CLBLL 2
		(primitive_site SLICE_X30Y60 SLICEL internal 45)
		(primitive_site SLICE_X31Y60 SLICEL internal 45)
	)
	(tile 21 55 INT_X20Y60 INT 1
		(primitive_site TIEOFF_X20Y60 TIEOFF internal 3)
	)
	(tile 21 56 CLBLM_X20Y60 CLBLM 2
		(primitive_site SLICE_X32Y60 SLICEM internal 50)
		(primitive_site SLICE_X33Y60 SLICEL internal 45)
	)
	(tile 21 57 INT_X21Y60 INT 1
		(primitive_site TIEOFF_X21Y60 TIEOFF internal 3)
	)
	(tile 21 58 CLBLL_X21Y60 CLBLL 2
		(primitive_site SLICE_X34Y60 SLICEL internal 45)
		(primitive_site SLICE_X35Y60 SLICEL internal 45)
	)
	(tile 21 59 CFG_VBRK_X21Y60 CFG_VBRK 0
	)
	(tile 21 60 INT_X22Y60 INT 1
		(primitive_site TIEOFF_X22Y60 TIEOFF internal 3)
	)
	(tile 21 61 CLBLM_X22Y60 CLBLM 2
		(primitive_site SLICE_X36Y60 SLICEM internal 50)
		(primitive_site SLICE_X37Y60 SLICEL internal 45)
	)
	(tile 21 62 INT_X23Y60 INT 1
		(primitive_site TIEOFF_X23Y60 TIEOFF internal 3)
	)
	(tile 21 63 CLBLL_X23Y60 CLBLL 2
		(primitive_site SLICE_X38Y60 SLICEL internal 45)
		(primitive_site SLICE_X39Y60 SLICEL internal 45)
	)
	(tile 21 64 INT_X24Y60 INT 1
		(primitive_site TIEOFF_X24Y60 TIEOFF internal 3)
	)
	(tile 21 65 CLBLM_X24Y60 CLBLM 2
		(primitive_site SLICE_X40Y60 SLICEM internal 50)
		(primitive_site SLICE_X41Y60 SLICEL internal 45)
	)
	(tile 21 66 INT_X25Y60 INT 1
		(primitive_site TIEOFF_X25Y60 TIEOFF internal 3)
	)
	(tile 21 67 CLBLL_X25Y60 CLBLL 2
		(primitive_site SLICE_X42Y60 SLICEL internal 45)
		(primitive_site SLICE_X43Y60 SLICEL internal 45)
	)
	(tile 21 68 CFG_VBRK_X25Y60 CFG_VBRK 0
	)
	(tile 21 69 INT_X26Y60 INT 1
		(primitive_site TIEOFF_X26Y60 TIEOFF internal 3)
	)
	(tile 21 70 INT_INTERFACE_X26Y60 INT_INTERFACE 0
	)
	(tile 21 71 BRAM_X26Y60 BRAM 1
		(primitive_site RAMB36_X1Y12 RAMBFIFO36 internal 343)
	)
	(tile 21 72 INT_X27Y60 INT 1
		(primitive_site TIEOFF_X27Y60 TIEOFF internal 3)
	)
	(tile 21 73 CLBLM_X27Y60 CLBLM 2
		(primitive_site SLICE_X44Y60 SLICEM internal 50)
		(primitive_site SLICE_X45Y60 SLICEL internal 45)
	)
	(tile 21 74 INT_X28Y60 INT 1
		(primitive_site TIEOFF_X28Y60 TIEOFF internal 3)
	)
	(tile 21 75 CLBLL_X28Y60 CLBLL 2
		(primitive_site SLICE_X46Y60 SLICEL internal 45)
		(primitive_site SLICE_X47Y60 SLICEL internal 45)
	)
	(tile 21 76 INT_X29Y60 INT 1
		(primitive_site TIEOFF_X29Y60 TIEOFF internal 3)
	)
	(tile 21 77 CLBLM_X29Y60 CLBLM 2
		(primitive_site SLICE_X48Y60 SLICEM internal 50)
		(primitive_site SLICE_X49Y60 SLICEL internal 45)
	)
	(tile 21 78 INT_X30Y60 INT 1
		(primitive_site TIEOFF_X30Y60 TIEOFF internal 3)
	)
	(tile 21 79 CLBLL_X30Y60 CLBLL 2
		(primitive_site SLICE_X50Y60 SLICEL internal 45)
		(primitive_site SLICE_X51Y60 SLICEL internal 45)
	)
	(tile 21 80 CFG_VBRK_X30Y60 CFG_VBRK 0
	)
	(tile 21 81 INT_X31Y60 INT 1
		(primitive_site TIEOFF_X31Y60 TIEOFF internal 3)
	)
	(tile 21 82 INT_INTERFACE_X31Y60 INT_INTERFACE 0
	)
	(tile 21 83 INT_BUFS_L_X31Y60 INT_BUFS_L 0
	)
	(tile 21 84 IOI_X31Y60 IOI 6
		(primitive_site OLOGIC_X2Y120 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y120 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y120 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y121 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y121 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y121 ILOGIC internal 24)
	)
	(tile 21 85 RIOB_X31Y60 RIOB 2
		(primitive_site IOB_X2Y120 IOBS unbonded 7)
		(primitive_site IOB_X2Y121 IOBM unbonded 7)
	)
	(tile 21 86 INT_BUFS_R_X32Y60 INT_BUFS_R 0
	)
	(tile 21 87 CFG_VBRK_X32Y60 CFG_VBRK 0
	)
	(tile 21 88 INT_X32Y60 INT 1
		(primitive_site TIEOFF_X32Y60 TIEOFF internal 3)
	)
	(tile 21 89 CLBLM_X32Y60 CLBLM 2
		(primitive_site SLICE_X52Y60 SLICEM internal 50)
		(primitive_site SLICE_X53Y60 SLICEL internal 45)
	)
	(tile 21 90 INT_X33Y60 INT 1
		(primitive_site TIEOFF_X33Y60 TIEOFF internal 3)
	)
	(tile 21 91 CLBLL_X33Y60 CLBLL 2
		(primitive_site SLICE_X54Y60 SLICEL internal 45)
		(primitive_site SLICE_X55Y60 SLICEL internal 45)
	)
	(tile 21 92 INT_X34Y60 INT 1
		(primitive_site TIEOFF_X34Y60 TIEOFF internal 3)
	)
	(tile 21 93 CLBLM_X34Y60 CLBLM 2
		(primitive_site SLICE_X56Y60 SLICEM internal 50)
		(primitive_site SLICE_X57Y60 SLICEL internal 45)
	)
	(tile 21 94 INT_X35Y60 INT 1
		(primitive_site TIEOFF_X35Y60 TIEOFF internal 3)
	)
	(tile 21 95 CLBLL_X35Y60 CLBLL 2
		(primitive_site SLICE_X58Y60 SLICEL internal 45)
		(primitive_site SLICE_X59Y60 SLICEL internal 45)
	)
	(tile 21 96 INT_X36Y60 INT 1
		(primitive_site TIEOFF_X36Y60 TIEOFF internal 3)
	)
	(tile 21 97 EMAC_INT_INTERFACE_X36Y60 EMAC_INT_INTERFACE 0
	)
	(tile 21 98 EMAC_X36Y60 EMAC 1
		(primitive_site TEMAC_X0Y1 TEMAC internal 504)
	)
	(tile 21 99 CFG_VBRK_X36Y60 CFG_VBRK 0
	)
	(tile 21 100 INT_X37Y60 INT 1
		(primitive_site TIEOFF_X37Y60 TIEOFF internal 3)
	)
	(tile 21 101 GTP_INT_INTERFACE_X37Y60 GTP_INT_INTERFACE 0
	)
	(tile 21 102 R_TERM_INT_X37Y60 R_TERM_INT 0
	)
	(tile 21 103 NULL_X103Y67 NULL 0
	)
	(tile 22 0 NULL_X0Y66 NULL 0
	)
	(tile 22 1 NULL_X1Y66 NULL 0
	)
	(tile 22 2 BRKH_X0Y59 BRKH 0
	)
	(tile 22 3 NULL_X3Y66 NULL 0
	)
	(tile 22 4 BRKH_IOI_X3Y66 BRKH_IOI 0
	)
	(tile 22 5 BRKH_X1Y59 BRKH 0
	)
	(tile 22 6 BRKH_CLB_X1Y59 BRKH_CLB 0
	)
	(tile 22 7 BRKH_X2Y59 BRKH 0
	)
	(tile 22 8 BRKH_CLB_X2Y59 BRKH_CLB 0
	)
	(tile 22 9 NULL_X9Y66 NULL 0
	)
	(tile 22 10 BRKH_X3Y59 BRKH 0
	)
	(tile 22 11 BRKH_CLB_X3Y59 BRKH_CLB 0
	)
	(tile 22 12 BRKH_X4Y59 BRKH 0
	)
	(tile 22 13 BRKH_CLB_X4Y59 BRKH_CLB 0
	)
	(tile 22 14 BRKH_X5Y59 BRKH 0
	)
	(tile 22 15 NULL_X15Y66 NULL 0
	)
	(tile 22 16 BRKH_BRAM_X15Y66 BRKH_BRAM 0
	)
	(tile 22 17 NULL_X17Y66 NULL 0
	)
	(tile 22 18 BRKH_X6Y59 BRKH 0
	)
	(tile 22 19 BRKH_CLB_X6Y59 BRKH_CLB 0
	)
	(tile 22 20 BRKH_X7Y59 BRKH 0
	)
	(tile 22 21 BRKH_CLB_X7Y59 BRKH_CLB 0
	)
	(tile 22 22 BRKH_X8Y59 BRKH 0
	)
	(tile 22 23 NULL_X23Y66 NULL 0
	)
	(tile 22 24 BRKH_DSP_X23Y66 BRKH_DSP 0
	)
	(tile 22 25 NULL_X25Y66 NULL 0
	)
	(tile 22 26 BRKH_X9Y59 BRKH 0
	)
	(tile 22 27 BRKH_CLB_X9Y59 BRKH_CLB 0
	)
	(tile 22 28 BRKH_X10Y59 BRKH 0
	)
	(tile 22 29 BRKH_CLB_X10Y59 BRKH_CLB 0
	)
	(tile 22 30 BRKH_X11Y59 BRKH 0
	)
	(tile 22 31 BRKH_CLB_X11Y59 BRKH_CLB 0
	)
	(tile 22 32 BRKH_X12Y59 BRKH 0
	)
	(tile 22 33 BRKH_CLB_X12Y59 BRKH_CLB 0
	)
	(tile 22 34 NULL_X34Y66 NULL 0
	)
	(tile 22 35 BRKH_X13Y59 BRKH 0
	)
	(tile 22 36 BRKH_CLB_X13Y59 BRKH_CLB 0
	)
	(tile 22 37 BRKH_X14Y59 BRKH 0
	)
	(tile 22 38 BRKH_CLB_X14Y59 BRKH_CLB 0
	)
	(tile 22 39 BRKH_X15Y59 BRKH 0
	)
	(tile 22 40 BRKH_CLB_X15Y59 BRKH_CLB 0
	)
	(tile 22 41 BRKH_X16Y59 BRKH 0
	)
	(tile 22 42 BRKH_CLB_X16Y59 BRKH_CLB 0
	)
	(tile 22 43 NULL_X43Y66 NULL 0
	)
	(tile 22 44 BRKH_X17Y59 BRKH 0
	)
	(tile 22 45 NULL_X45Y66 NULL 0
	)
	(tile 22 46 NULL_X46Y66 NULL 0
	)
	(tile 22 47 BRKH_IOI_X46Y66 BRKH_IOI 0
	)
	(tile 22 48 NULL_X48Y66 NULL 0
	)
	(tile 22 49 GBRKC_X48Y66 GBRKC 0
	)
	(tile 22 50 NULL_X50Y66 NULL 0
	)
	(tile 22 51 BRKH_X18Y59 BRKH 0
	)
	(tile 22 52 BRKH_CLB_X18Y59 BRKH_CLB 0
	)
	(tile 22 53 BRKH_X19Y59 BRKH 0
	)
	(tile 22 54 BRKH_CLB_X19Y59 BRKH_CLB 0
	)
	(tile 22 55 BRKH_X20Y59 BRKH 0
	)
	(tile 22 56 BRKH_CLB_X20Y59 BRKH_CLB 0
	)
	(tile 22 57 BRKH_X21Y59 BRKH 0
	)
	(tile 22 58 BRKH_CLB_X21Y59 BRKH_CLB 0
	)
	(tile 22 59 NULL_X59Y66 NULL 0
	)
	(tile 22 60 BRKH_X22Y59 BRKH 0
	)
	(tile 22 61 BRKH_CLB_X22Y59 BRKH_CLB 0
	)
	(tile 22 62 BRKH_X23Y59 BRKH 0
	)
	(tile 22 63 BRKH_CLB_X23Y59 BRKH_CLB 0
	)
	(tile 22 64 BRKH_X24Y59 BRKH 0
	)
	(tile 22 65 BRKH_CLB_X24Y59 BRKH_CLB 0
	)
	(tile 22 66 BRKH_X25Y59 BRKH 0
	)
	(tile 22 67 BRKH_CLB_X25Y59 BRKH_CLB 0
	)
	(tile 22 68 NULL_X68Y66 NULL 0
	)
	(tile 22 69 BRKH_X26Y59 BRKH 0
	)
	(tile 22 70 NULL_X70Y66 NULL 0
	)
	(tile 22 71 BRKH_BRAM_X70Y66 BRKH_BRAM 0
	)
	(tile 22 72 BRKH_X27Y59 BRKH 0
	)
	(tile 22 73 BRKH_CLB_X27Y59 BRKH_CLB 0
	)
	(tile 22 74 BRKH_X28Y59 BRKH 0
	)
	(tile 22 75 BRKH_CLB_X28Y59 BRKH_CLB 0
	)
	(tile 22 76 BRKH_X29Y59 BRKH 0
	)
	(tile 22 77 BRKH_CLB_X29Y59 BRKH_CLB 0
	)
	(tile 22 78 BRKH_X30Y59 BRKH 0
	)
	(tile 22 79 BRKH_CLB_X30Y59 BRKH_CLB 0
	)
	(tile 22 80 NULL_X80Y66 NULL 0
	)
	(tile 22 81 BRKH_X31Y59 BRKH 0
	)
	(tile 22 82 NULL_X82Y66 NULL 0
	)
	(tile 22 83 NULL_X83Y66 NULL 0
	)
	(tile 22 84 BRKH_IOI_X83Y66 BRKH_IOI 0
	)
	(tile 22 85 NULL_X85Y66 NULL 0
	)
	(tile 22 86 NULL_X86Y66 NULL 0
	)
	(tile 22 87 NULL_X87Y66 NULL 0
	)
	(tile 22 88 BRKH_X32Y59 BRKH 0
	)
	(tile 22 89 BRKH_CLB_X32Y59 BRKH_CLB 0
	)
	(tile 22 90 BRKH_X33Y59 BRKH 0
	)
	(tile 22 91 BRKH_CLB_X33Y59 BRKH_CLB 0
	)
	(tile 22 92 BRKH_X34Y59 BRKH 0
	)
	(tile 22 93 BRKH_CLB_X34Y59 BRKH_CLB 0
	)
	(tile 22 94 BRKH_X35Y59 BRKH 0
	)
	(tile 22 95 BRKH_CLB_X35Y59 BRKH_CLB 0
	)
	(tile 22 96 BRKH_X36Y59 BRKH 0
	)
	(tile 22 97 NULL_X97Y66 NULL 0
	)
	(tile 22 98 NULL_X98Y66 NULL 0
	)
	(tile 22 99 NULL_X99Y66 NULL 0
	)
	(tile 22 100 BRKH_X37Y59 BRKH 0
	)
	(tile 22 101 NULL_X101Y66 NULL 0
	)
	(tile 22 102 NULL_X102Y66 NULL 0
	)
	(tile 22 103 BRKH_GT3_X102Y66 BRKH_GT3 0
	)
	(tile 23 0 LIOB_X0Y59 LIOB 2
		(primitive_site D14 IOBS bonded 7)
		(primitive_site D13 IOBM bonded 7)
	)
	(tile 23 1 L_TERM_INT_X0Y59 L_TERM_INT 0
	)
	(tile 23 2 INT_X0Y59 INT 1
		(primitive_site TIEOFF_X0Y59 TIEOFF internal 3)
	)
	(tile 23 3 INT_INTERFACE_X0Y59 INT_INTERFACE 0
	)
	(tile 23 4 IOI_X0Y59 IOI 6
		(primitive_site OLOGIC_X0Y118 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y118 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y118 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y119 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y119 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y119 ILOGIC internal 24)
	)
	(tile 23 5 INT_X1Y59 INT 1
		(primitive_site TIEOFF_X1Y59 TIEOFF internal 3)
	)
	(tile 23 6 CLBLM_X1Y59 CLBLM 2
		(primitive_site SLICE_X0Y59 SLICEM internal 50)
		(primitive_site SLICE_X1Y59 SLICEL internal 45)
	)
	(tile 23 7 INT_X2Y59 INT 1
		(primitive_site TIEOFF_X2Y59 TIEOFF internal 3)
	)
	(tile 23 8 CLBLL_X2Y59 CLBLL 2
		(primitive_site SLICE_X2Y59 SLICEL internal 45)
		(primitive_site SLICE_X3Y59 SLICEL internal 45)
	)
	(tile 23 9 CFG_VBRK_X2Y59 CFG_VBRK 0
	)
	(tile 23 10 INT_X3Y59 INT 1
		(primitive_site TIEOFF_X3Y59 TIEOFF internal 3)
	)
	(tile 23 11 CLBLM_X3Y59 CLBLM 2
		(primitive_site SLICE_X4Y59 SLICEM internal 50)
		(primitive_site SLICE_X5Y59 SLICEL internal 45)
	)
	(tile 23 12 INT_X4Y59 INT 1
		(primitive_site TIEOFF_X4Y59 TIEOFF internal 3)
	)
	(tile 23 13 CLBLL_X4Y59 CLBLL 2
		(primitive_site SLICE_X6Y59 SLICEL internal 45)
		(primitive_site SLICE_X7Y59 SLICEL internal 45)
	)
	(tile 23 14 INT_X5Y59 INT 1
		(primitive_site TIEOFF_X5Y59 TIEOFF internal 3)
	)
	(tile 23 15 INT_INTERFACE_X5Y59 INT_INTERFACE 0
	)
	(tile 23 16 NULL_X16Y65 NULL 0
	)
	(tile 23 17 CFG_VBRK_X5Y59 CFG_VBRK 0
	)
	(tile 23 18 INT_X6Y59 INT 1
		(primitive_site TIEOFF_X6Y59 TIEOFF internal 3)
	)
	(tile 23 19 CLBLM_X6Y59 CLBLM 2
		(primitive_site SLICE_X8Y59 SLICEM internal 50)
		(primitive_site SLICE_X9Y59 SLICEL internal 45)
	)
	(tile 23 20 INT_X7Y59 INT 1
		(primitive_site TIEOFF_X7Y59 TIEOFF internal 3)
	)
	(tile 23 21 CLBLM_X7Y59 CLBLM 2
		(primitive_site SLICE_X10Y59 SLICEM internal 50)
		(primitive_site SLICE_X11Y59 SLICEL internal 45)
	)
	(tile 23 22 INT_X8Y59 INT 1
		(primitive_site TIEOFF_X8Y59 TIEOFF internal 3)
	)
	(tile 23 23 INT_INTERFACE_X8Y59 INT_INTERFACE 0
	)
	(tile 23 24 NULL_X24Y65 NULL 0
	)
	(tile 23 25 CFG_VBRK_X8Y59 CFG_VBRK 0
	)
	(tile 23 26 INT_X9Y59 INT 1
		(primitive_site TIEOFF_X9Y59 TIEOFF internal 3)
	)
	(tile 23 27 CLBLM_X9Y59 CLBLM 2
		(primitive_site SLICE_X12Y59 SLICEM internal 50)
		(primitive_site SLICE_X13Y59 SLICEL internal 45)
	)
	(tile 23 28 INT_X10Y59 INT 1
		(primitive_site TIEOFF_X10Y59 TIEOFF internal 3)
	)
	(tile 23 29 CLBLL_X10Y59 CLBLL 2
		(primitive_site SLICE_X14Y59 SLICEL internal 45)
		(primitive_site SLICE_X15Y59 SLICEL internal 45)
	)
	(tile 23 30 INT_X11Y59 INT 1
		(primitive_site TIEOFF_X11Y59 TIEOFF internal 3)
	)
	(tile 23 31 CLBLM_X11Y59 CLBLM 2
		(primitive_site SLICE_X16Y59 SLICEM internal 50)
		(primitive_site SLICE_X17Y59 SLICEL internal 45)
	)
	(tile 23 32 INT_X12Y59 INT 1
		(primitive_site TIEOFF_X12Y59 TIEOFF internal 3)
	)
	(tile 23 33 CLBLL_X12Y59 CLBLL 2
		(primitive_site SLICE_X18Y59 SLICEL internal 45)
		(primitive_site SLICE_X19Y59 SLICEL internal 45)
	)
	(tile 23 34 CFG_VBRK_X12Y59 CFG_VBRK 0
	)
	(tile 23 35 INT_X13Y59 INT 1
		(primitive_site TIEOFF_X13Y59 TIEOFF internal 3)
	)
	(tile 23 36 CLBLM_X13Y59 CLBLM 2
		(primitive_site SLICE_X20Y59 SLICEM internal 50)
		(primitive_site SLICE_X21Y59 SLICEL internal 45)
	)
	(tile 23 37 INT_X14Y59 INT 1
		(primitive_site TIEOFF_X14Y59 TIEOFF internal 3)
	)
	(tile 23 38 CLBLL_X14Y59 CLBLL 2
		(primitive_site SLICE_X22Y59 SLICEL internal 45)
		(primitive_site SLICE_X23Y59 SLICEL internal 45)
	)
	(tile 23 39 INT_X15Y59 INT 1
		(primitive_site TIEOFF_X15Y59 TIEOFF internal 3)
	)
	(tile 23 40 CLBLM_X15Y59 CLBLM 2
		(primitive_site SLICE_X24Y59 SLICEM internal 50)
		(primitive_site SLICE_X25Y59 SLICEL internal 45)
	)
	(tile 23 41 INT_X16Y59 INT 1
		(primitive_site TIEOFF_X16Y59 TIEOFF internal 3)
	)
	(tile 23 42 CLBLL_X16Y59 CLBLL 2
		(primitive_site SLICE_X26Y59 SLICEL internal 45)
		(primitive_site SLICE_X27Y59 SLICEL internal 45)
	)
	(tile 23 43 CFG_VBRK_X16Y59 CFG_VBRK 0
	)
	(tile 23 44 INT_X17Y59 INT 1
		(primitive_site TIEOFF_X17Y59 TIEOFF internal 3)
	)
	(tile 23 45 INT_INTERFACE_X17Y59 INT_INTERFACE 0
	)
	(tile 23 46 INT_BUFS_L_X17Y59 INT_BUFS_L 0
	)
	(tile 23 47 IOI_X17Y59 IOI 6
		(primitive_site OLOGIC_X1Y118 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y118 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y118 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y119 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y119 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y119 ILOGIC internal 24)
	)
	(tile 23 48 CIOB_X17Y59 CIOB 2
		(primitive_site A6 IOBS bonded 7)
		(primitive_site A7 IOBM bonded 7)
	)
	(tile 23 49 CLKV_X17Y59 CLKV 0
	)
	(tile 23 50 INT_BUFS_R_X18Y59 INT_BUFS_R 0
	)
	(tile 23 51 INT_X18Y59 INT 1
		(primitive_site TIEOFF_X18Y59 TIEOFF internal 3)
	)
	(tile 23 52 CLBLM_X18Y59 CLBLM 2
		(primitive_site SLICE_X28Y59 SLICEM internal 50)
		(primitive_site SLICE_X29Y59 SLICEL internal 45)
	)
	(tile 23 53 INT_X19Y59 INT 1
		(primitive_site TIEOFF_X19Y59 TIEOFF internal 3)
	)
	(tile 23 54 CLBLL_X19Y59 CLBLL 2
		(primitive_site SLICE_X30Y59 SLICEL internal 45)
		(primitive_site SLICE_X31Y59 SLICEL internal 45)
	)
	(tile 23 55 INT_X20Y59 INT 1
		(primitive_site TIEOFF_X20Y59 TIEOFF internal 3)
	)
	(tile 23 56 CLBLM_X20Y59 CLBLM 2
		(primitive_site SLICE_X32Y59 SLICEM internal 50)
		(primitive_site SLICE_X33Y59 SLICEL internal 45)
	)
	(tile 23 57 INT_X21Y59 INT 1
		(primitive_site TIEOFF_X21Y59 TIEOFF internal 3)
	)
	(tile 23 58 CLBLL_X21Y59 CLBLL 2
		(primitive_site SLICE_X34Y59 SLICEL internal 45)
		(primitive_site SLICE_X35Y59 SLICEL internal 45)
	)
	(tile 23 59 CFG_VBRK_X21Y59 CFG_VBRK 0
	)
	(tile 23 60 INT_X22Y59 INT 1
		(primitive_site TIEOFF_X22Y59 TIEOFF internal 3)
	)
	(tile 23 61 CLBLM_X22Y59 CLBLM 2
		(primitive_site SLICE_X36Y59 SLICEM internal 50)
		(primitive_site SLICE_X37Y59 SLICEL internal 45)
	)
	(tile 23 62 INT_X23Y59 INT 1
		(primitive_site TIEOFF_X23Y59 TIEOFF internal 3)
	)
	(tile 23 63 CLBLL_X23Y59 CLBLL 2
		(primitive_site SLICE_X38Y59 SLICEL internal 45)
		(primitive_site SLICE_X39Y59 SLICEL internal 45)
	)
	(tile 23 64 INT_X24Y59 INT 1
		(primitive_site TIEOFF_X24Y59 TIEOFF internal 3)
	)
	(tile 23 65 CLBLM_X24Y59 CLBLM 2
		(primitive_site SLICE_X40Y59 SLICEM internal 50)
		(primitive_site SLICE_X41Y59 SLICEL internal 45)
	)
	(tile 23 66 INT_X25Y59 INT 1
		(primitive_site TIEOFF_X25Y59 TIEOFF internal 3)
	)
	(tile 23 67 CLBLL_X25Y59 CLBLL 2
		(primitive_site SLICE_X42Y59 SLICEL internal 45)
		(primitive_site SLICE_X43Y59 SLICEL internal 45)
	)
	(tile 23 68 CFG_VBRK_X25Y59 CFG_VBRK 0
	)
	(tile 23 69 INT_X26Y59 INT 1
		(primitive_site TIEOFF_X26Y59 TIEOFF internal 3)
	)
	(tile 23 70 INT_INTERFACE_X26Y59 INT_INTERFACE 0
	)
	(tile 23 71 NULL_X71Y65 NULL 0
	)
	(tile 23 72 INT_X27Y59 INT 1
		(primitive_site TIEOFF_X27Y59 TIEOFF internal 3)
	)
	(tile 23 73 CLBLM_X27Y59 CLBLM 2
		(primitive_site SLICE_X44Y59 SLICEM internal 50)
		(primitive_site SLICE_X45Y59 SLICEL internal 45)
	)
	(tile 23 74 INT_X28Y59 INT 1
		(primitive_site TIEOFF_X28Y59 TIEOFF internal 3)
	)
	(tile 23 75 CLBLL_X28Y59 CLBLL 2
		(primitive_site SLICE_X46Y59 SLICEL internal 45)
		(primitive_site SLICE_X47Y59 SLICEL internal 45)
	)
	(tile 23 76 INT_X29Y59 INT 1
		(primitive_site TIEOFF_X29Y59 TIEOFF internal 3)
	)
	(tile 23 77 CLBLM_X29Y59 CLBLM 2
		(primitive_site SLICE_X48Y59 SLICEM internal 50)
		(primitive_site SLICE_X49Y59 SLICEL internal 45)
	)
	(tile 23 78 INT_X30Y59 INT 1
		(primitive_site TIEOFF_X30Y59 TIEOFF internal 3)
	)
	(tile 23 79 CLBLL_X30Y59 CLBLL 2
		(primitive_site SLICE_X50Y59 SLICEL internal 45)
		(primitive_site SLICE_X51Y59 SLICEL internal 45)
	)
	(tile 23 80 CFG_VBRK_X30Y59 CFG_VBRK 0
	)
	(tile 23 81 INT_X31Y59 INT 1
		(primitive_site TIEOFF_X31Y59 TIEOFF internal 3)
	)
	(tile 23 82 INT_INTERFACE_X31Y59 INT_INTERFACE 0
	)
	(tile 23 83 INT_BUFS_L_X31Y59 INT_BUFS_L 0
	)
	(tile 23 84 IOI_X31Y59 IOI 6
		(primitive_site OLOGIC_X2Y118 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y118 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y118 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y119 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y119 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y119 ILOGIC internal 24)
	)
	(tile 23 85 RIOB_X31Y59 RIOB 2
		(primitive_site IOB_X2Y118 IOBS unbonded 7)
		(primitive_site IOB_X2Y119 IOBM unbonded 7)
	)
	(tile 23 86 INT_BUFS_R_X32Y59 INT_BUFS_R 0
	)
	(tile 23 87 CFG_VBRK_X32Y59 CFG_VBRK 0
	)
	(tile 23 88 INT_X32Y59 INT 1
		(primitive_site TIEOFF_X32Y59 TIEOFF internal 3)
	)
	(tile 23 89 CLBLM_X32Y59 CLBLM 2
		(primitive_site SLICE_X52Y59 SLICEM internal 50)
		(primitive_site SLICE_X53Y59 SLICEL internal 45)
	)
	(tile 23 90 INT_X33Y59 INT 1
		(primitive_site TIEOFF_X33Y59 TIEOFF internal 3)
	)
	(tile 23 91 CLBLL_X33Y59 CLBLL 2
		(primitive_site SLICE_X54Y59 SLICEL internal 45)
		(primitive_site SLICE_X55Y59 SLICEL internal 45)
	)
	(tile 23 92 INT_X34Y59 INT 1
		(primitive_site TIEOFF_X34Y59 TIEOFF internal 3)
	)
	(tile 23 93 CLBLM_X34Y59 CLBLM 2
		(primitive_site SLICE_X56Y59 SLICEM internal 50)
		(primitive_site SLICE_X57Y59 SLICEL internal 45)
	)
	(tile 23 94 INT_X35Y59 INT 1
		(primitive_site TIEOFF_X35Y59 TIEOFF internal 3)
	)
	(tile 23 95 CLBLL_X35Y59 CLBLL 2
		(primitive_site SLICE_X58Y59 SLICEL internal 45)
		(primitive_site SLICE_X59Y59 SLICEL internal 45)
	)
	(tile 23 96 INT_X36Y59 INT 1
		(primitive_site TIEOFF_X36Y59 TIEOFF internal 3)
	)
	(tile 23 97 INT_INTERFACE_X36Y59 INT_INTERFACE 0
	)
	(tile 23 98 NULL_X98Y65 NULL 0
	)
	(tile 23 99 CFG_VBRK_X36Y59 CFG_VBRK 0
	)
	(tile 23 100 INT_X37Y59 INT 1
		(primitive_site TIEOFF_X37Y59 TIEOFF internal 3)
	)
	(tile 23 101 GTP_INT_INTERFACE_X37Y59 GTP_INT_INTERFACE 0
	)
	(tile 23 102 R_TERM_INT_X37Y59 R_TERM_INT 0
	)
	(tile 23 103 NULL_X103Y65 NULL 0
	)
	(tile 24 0 LIOB_X0Y58 LIOB 2
		(primitive_site D15 IOBS bonded 7)
		(primitive_site E15 IOBM bonded 7)
	)
	(tile 24 1 L_TERM_INT_X0Y58 L_TERM_INT 0
	)
	(tile 24 2 INT_X0Y58 INT 1
		(primitive_site TIEOFF_X0Y58 TIEOFF internal 3)
	)
	(tile 24 3 INT_INTERFACE_X0Y58 INT_INTERFACE 0
	)
	(tile 24 4 IOI_X0Y58 IOI 6
		(primitive_site OLOGIC_X0Y116 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y116 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y116 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y117 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y117 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y117 ILOGIC internal 24)
	)
	(tile 24 5 INT_X1Y58 INT 1
		(primitive_site TIEOFF_X1Y58 TIEOFF internal 3)
	)
	(tile 24 6 CLBLM_X1Y58 CLBLM 2
		(primitive_site SLICE_X0Y58 SLICEM internal 50)
		(primitive_site SLICE_X1Y58 SLICEL internal 45)
	)
	(tile 24 7 INT_X2Y58 INT 1
		(primitive_site TIEOFF_X2Y58 TIEOFF internal 3)
	)
	(tile 24 8 CLBLL_X2Y58 CLBLL 2
		(primitive_site SLICE_X2Y58 SLICEL internal 45)
		(primitive_site SLICE_X3Y58 SLICEL internal 45)
	)
	(tile 24 9 CFG_VBRK_X2Y58 CFG_VBRK 0
	)
	(tile 24 10 INT_X3Y58 INT 1
		(primitive_site TIEOFF_X3Y58 TIEOFF internal 3)
	)
	(tile 24 11 CLBLM_X3Y58 CLBLM 2
		(primitive_site SLICE_X4Y58 SLICEM internal 50)
		(primitive_site SLICE_X5Y58 SLICEL internal 45)
	)
	(tile 24 12 INT_X4Y58 INT 1
		(primitive_site TIEOFF_X4Y58 TIEOFF internal 3)
	)
	(tile 24 13 CLBLL_X4Y58 CLBLL 2
		(primitive_site SLICE_X6Y58 SLICEL internal 45)
		(primitive_site SLICE_X7Y58 SLICEL internal 45)
	)
	(tile 24 14 INT_X5Y58 INT 1
		(primitive_site TIEOFF_X5Y58 TIEOFF internal 3)
	)
	(tile 24 15 INT_INTERFACE_X5Y58 INT_INTERFACE 0
	)
	(tile 24 16 NULL_X16Y64 NULL 0
	)
	(tile 24 17 CFG_VBRK_X5Y58 CFG_VBRK 0
	)
	(tile 24 18 INT_X6Y58 INT 1
		(primitive_site TIEOFF_X6Y58 TIEOFF internal 3)
	)
	(tile 24 19 CLBLM_X6Y58 CLBLM 2
		(primitive_site SLICE_X8Y58 SLICEM internal 50)
		(primitive_site SLICE_X9Y58 SLICEL internal 45)
	)
	(tile 24 20 INT_X7Y58 INT 1
		(primitive_site TIEOFF_X7Y58 TIEOFF internal 3)
	)
	(tile 24 21 CLBLM_X7Y58 CLBLM 2
		(primitive_site SLICE_X10Y58 SLICEM internal 50)
		(primitive_site SLICE_X11Y58 SLICEL internal 45)
	)
	(tile 24 22 INT_X8Y58 INT 1
		(primitive_site TIEOFF_X8Y58 TIEOFF internal 3)
	)
	(tile 24 23 INT_INTERFACE_X8Y58 INT_INTERFACE 0
	)
	(tile 24 24 NULL_X24Y64 NULL 0
	)
	(tile 24 25 CFG_VBRK_X8Y58 CFG_VBRK 0
	)
	(tile 24 26 INT_X9Y58 INT 1
		(primitive_site TIEOFF_X9Y58 TIEOFF internal 3)
	)
	(tile 24 27 CLBLM_X9Y58 CLBLM 2
		(primitive_site SLICE_X12Y58 SLICEM internal 50)
		(primitive_site SLICE_X13Y58 SLICEL internal 45)
	)
	(tile 24 28 INT_X10Y58 INT 1
		(primitive_site TIEOFF_X10Y58 TIEOFF internal 3)
	)
	(tile 24 29 CLBLL_X10Y58 CLBLL 2
		(primitive_site SLICE_X14Y58 SLICEL internal 45)
		(primitive_site SLICE_X15Y58 SLICEL internal 45)
	)
	(tile 24 30 INT_X11Y58 INT 1
		(primitive_site TIEOFF_X11Y58 TIEOFF internal 3)
	)
	(tile 24 31 CLBLM_X11Y58 CLBLM 2
		(primitive_site SLICE_X16Y58 SLICEM internal 50)
		(primitive_site SLICE_X17Y58 SLICEL internal 45)
	)
	(tile 24 32 INT_X12Y58 INT 1
		(primitive_site TIEOFF_X12Y58 TIEOFF internal 3)
	)
	(tile 24 33 CLBLL_X12Y58 CLBLL 2
		(primitive_site SLICE_X18Y58 SLICEL internal 45)
		(primitive_site SLICE_X19Y58 SLICEL internal 45)
	)
	(tile 24 34 CFG_VBRK_X12Y58 CFG_VBRK 0
	)
	(tile 24 35 INT_X13Y58 INT 1
		(primitive_site TIEOFF_X13Y58 TIEOFF internal 3)
	)
	(tile 24 36 CLBLM_X13Y58 CLBLM 2
		(primitive_site SLICE_X20Y58 SLICEM internal 50)
		(primitive_site SLICE_X21Y58 SLICEL internal 45)
	)
	(tile 24 37 INT_X14Y58 INT 1
		(primitive_site TIEOFF_X14Y58 TIEOFF internal 3)
	)
	(tile 24 38 CLBLL_X14Y58 CLBLL 2
		(primitive_site SLICE_X22Y58 SLICEL internal 45)
		(primitive_site SLICE_X23Y58 SLICEL internal 45)
	)
	(tile 24 39 INT_X15Y58 INT 1
		(primitive_site TIEOFF_X15Y58 TIEOFF internal 3)
	)
	(tile 24 40 CLBLM_X15Y58 CLBLM 2
		(primitive_site SLICE_X24Y58 SLICEM internal 50)
		(primitive_site SLICE_X25Y58 SLICEL internal 45)
	)
	(tile 24 41 INT_X16Y58 INT 1
		(primitive_site TIEOFF_X16Y58 TIEOFF internal 3)
	)
	(tile 24 42 CLBLL_X16Y58 CLBLL 2
		(primitive_site SLICE_X26Y58 SLICEL internal 45)
		(primitive_site SLICE_X27Y58 SLICEL internal 45)
	)
	(tile 24 43 CFG_VBRK_X16Y58 CFG_VBRK 0
	)
	(tile 24 44 INT_X17Y58 INT 1
		(primitive_site TIEOFF_X17Y58 TIEOFF internal 3)
	)
	(tile 24 45 INT_INTERFACE_X17Y58 INT_INTERFACE 0
	)
	(tile 24 46 INT_BUFS_L_X17Y58 INT_BUFS_L 0
	)
	(tile 24 47 IOI_X17Y58 IOI 6
		(primitive_site OLOGIC_X1Y116 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y116 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y116 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y117 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y117 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y117 ILOGIC internal 24)
	)
	(tile 24 48 CIOB_X17Y58 CIOB 2
		(primitive_site D8 IOBS bonded 7)
		(primitive_site E9 IOBM bonded 7)
	)
	(tile 24 49 CLKV_X17Y58 CLKV 0
	)
	(tile 24 50 INT_BUFS_R_X18Y58 INT_BUFS_R 0
	)
	(tile 24 51 INT_X18Y58 INT 1
		(primitive_site TIEOFF_X18Y58 TIEOFF internal 3)
	)
	(tile 24 52 CLBLM_X18Y58 CLBLM 2
		(primitive_site SLICE_X28Y58 SLICEM internal 50)
		(primitive_site SLICE_X29Y58 SLICEL internal 45)
	)
	(tile 24 53 INT_X19Y58 INT 1
		(primitive_site TIEOFF_X19Y58 TIEOFF internal 3)
	)
	(tile 24 54 CLBLL_X19Y58 CLBLL 2
		(primitive_site SLICE_X30Y58 SLICEL internal 45)
		(primitive_site SLICE_X31Y58 SLICEL internal 45)
	)
	(tile 24 55 INT_X20Y58 INT 1
		(primitive_site TIEOFF_X20Y58 TIEOFF internal 3)
	)
	(tile 24 56 CLBLM_X20Y58 CLBLM 2
		(primitive_site SLICE_X32Y58 SLICEM internal 50)
		(primitive_site SLICE_X33Y58 SLICEL internal 45)
	)
	(tile 24 57 INT_X21Y58 INT 1
		(primitive_site TIEOFF_X21Y58 TIEOFF internal 3)
	)
	(tile 24 58 CLBLL_X21Y58 CLBLL 2
		(primitive_site SLICE_X34Y58 SLICEL internal 45)
		(primitive_site SLICE_X35Y58 SLICEL internal 45)
	)
	(tile 24 59 CFG_VBRK_X21Y58 CFG_VBRK 0
	)
	(tile 24 60 INT_X22Y58 INT 1
		(primitive_site TIEOFF_X22Y58 TIEOFF internal 3)
	)
	(tile 24 61 CLBLM_X22Y58 CLBLM 2
		(primitive_site SLICE_X36Y58 SLICEM internal 50)
		(primitive_site SLICE_X37Y58 SLICEL internal 45)
	)
	(tile 24 62 INT_X23Y58 INT 1
		(primitive_site TIEOFF_X23Y58 TIEOFF internal 3)
	)
	(tile 24 63 CLBLL_X23Y58 CLBLL 2
		(primitive_site SLICE_X38Y58 SLICEL internal 45)
		(primitive_site SLICE_X39Y58 SLICEL internal 45)
	)
	(tile 24 64 INT_X24Y58 INT 1
		(primitive_site TIEOFF_X24Y58 TIEOFF internal 3)
	)
	(tile 24 65 CLBLM_X24Y58 CLBLM 2
		(primitive_site SLICE_X40Y58 SLICEM internal 50)
		(primitive_site SLICE_X41Y58 SLICEL internal 45)
	)
	(tile 24 66 INT_X25Y58 INT 1
		(primitive_site TIEOFF_X25Y58 TIEOFF internal 3)
	)
	(tile 24 67 CLBLL_X25Y58 CLBLL 2
		(primitive_site SLICE_X42Y58 SLICEL internal 45)
		(primitive_site SLICE_X43Y58 SLICEL internal 45)
	)
	(tile 24 68 CFG_VBRK_X25Y58 CFG_VBRK 0
	)
	(tile 24 69 INT_X26Y58 INT 1
		(primitive_site TIEOFF_X26Y58 TIEOFF internal 3)
	)
	(tile 24 70 INT_INTERFACE_X26Y58 INT_INTERFACE 0
	)
	(tile 24 71 NULL_X71Y64 NULL 0
	)
	(tile 24 72 INT_X27Y58 INT 1
		(primitive_site TIEOFF_X27Y58 TIEOFF internal 3)
	)
	(tile 24 73 CLBLM_X27Y58 CLBLM 2
		(primitive_site SLICE_X44Y58 SLICEM internal 50)
		(primitive_site SLICE_X45Y58 SLICEL internal 45)
	)
	(tile 24 74 INT_X28Y58 INT 1
		(primitive_site TIEOFF_X28Y58 TIEOFF internal 3)
	)
	(tile 24 75 CLBLL_X28Y58 CLBLL 2
		(primitive_site SLICE_X46Y58 SLICEL internal 45)
		(primitive_site SLICE_X47Y58 SLICEL internal 45)
	)
	(tile 24 76 INT_X29Y58 INT 1
		(primitive_site TIEOFF_X29Y58 TIEOFF internal 3)
	)
	(tile 24 77 CLBLM_X29Y58 CLBLM 2
		(primitive_site SLICE_X48Y58 SLICEM internal 50)
		(primitive_site SLICE_X49Y58 SLICEL internal 45)
	)
	(tile 24 78 INT_X30Y58 INT 1
		(primitive_site TIEOFF_X30Y58 TIEOFF internal 3)
	)
	(tile 24 79 CLBLL_X30Y58 CLBLL 2
		(primitive_site SLICE_X50Y58 SLICEL internal 45)
		(primitive_site SLICE_X51Y58 SLICEL internal 45)
	)
	(tile 24 80 CFG_VBRK_X30Y58 CFG_VBRK 0
	)
	(tile 24 81 INT_X31Y58 INT 1
		(primitive_site TIEOFF_X31Y58 TIEOFF internal 3)
	)
	(tile 24 82 INT_INTERFACE_X31Y58 INT_INTERFACE 0
	)
	(tile 24 83 INT_BUFS_L_X31Y58 INT_BUFS_L 0
	)
	(tile 24 84 IOI_X31Y58 IOI 6
		(primitive_site OLOGIC_X2Y116 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y116 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y116 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y117 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y117 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y117 ILOGIC internal 24)
	)
	(tile 24 85 RIOB_X31Y58 RIOB 2
		(primitive_site IOB_X2Y116 IOBS unbonded 7)
		(primitive_site IOB_X2Y117 IOBM unbonded 7)
	)
	(tile 24 86 INT_BUFS_R_X32Y58 INT_BUFS_R 0
	)
	(tile 24 87 CFG_VBRK_X32Y58 CFG_VBRK 0
	)
	(tile 24 88 INT_X32Y58 INT 1
		(primitive_site TIEOFF_X32Y58 TIEOFF internal 3)
	)
	(tile 24 89 CLBLM_X32Y58 CLBLM 2
		(primitive_site SLICE_X52Y58 SLICEM internal 50)
		(primitive_site SLICE_X53Y58 SLICEL internal 45)
	)
	(tile 24 90 INT_X33Y58 INT 1
		(primitive_site TIEOFF_X33Y58 TIEOFF internal 3)
	)
	(tile 24 91 CLBLL_X33Y58 CLBLL 2
		(primitive_site SLICE_X54Y58 SLICEL internal 45)
		(primitive_site SLICE_X55Y58 SLICEL internal 45)
	)
	(tile 24 92 INT_X34Y58 INT 1
		(primitive_site TIEOFF_X34Y58 TIEOFF internal 3)
	)
	(tile 24 93 CLBLM_X34Y58 CLBLM 2
		(primitive_site SLICE_X56Y58 SLICEM internal 50)
		(primitive_site SLICE_X57Y58 SLICEL internal 45)
	)
	(tile 24 94 INT_X35Y58 INT 1
		(primitive_site TIEOFF_X35Y58 TIEOFF internal 3)
	)
	(tile 24 95 CLBLL_X35Y58 CLBLL 2
		(primitive_site SLICE_X58Y58 SLICEL internal 45)
		(primitive_site SLICE_X59Y58 SLICEL internal 45)
	)
	(tile 24 96 INT_X36Y58 INT 1
		(primitive_site TIEOFF_X36Y58 TIEOFF internal 3)
	)
	(tile 24 97 INT_INTERFACE_X36Y58 INT_INTERFACE 0
	)
	(tile 24 98 NULL_X98Y64 NULL 0
	)
	(tile 24 99 CFG_VBRK_X36Y58 CFG_VBRK 0
	)
	(tile 24 100 INT_X37Y58 INT 1
		(primitive_site TIEOFF_X37Y58 TIEOFF internal 3)
	)
	(tile 24 101 GTP_INT_INTERFACE_X37Y58 GTP_INT_INTERFACE 0
	)
	(tile 24 102 R_TERM_INT_X37Y58 R_TERM_INT 0
	)
	(tile 24 103 NULL_X103Y64 NULL 0
	)
	(tile 25 0 LIOB_X0Y57 LIOB 2
		(primitive_site F14 IOBS bonded 7)
		(primitive_site E14 IOBM bonded 7)
	)
	(tile 25 1 L_TERM_INT_X0Y57 L_TERM_INT 0
	)
	(tile 25 2 INT_X0Y57 INT 1
		(primitive_site TIEOFF_X0Y57 TIEOFF internal 3)
	)
	(tile 25 3 INT_INTERFACE_X0Y57 INT_INTERFACE 0
	)
	(tile 25 4 IOI_X0Y57 IOI 6
		(primitive_site OLOGIC_X0Y114 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y114 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y114 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y115 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y115 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y115 ILOGIC internal 24)
	)
	(tile 25 5 INT_X1Y57 INT 1
		(primitive_site TIEOFF_X1Y57 TIEOFF internal 3)
	)
	(tile 25 6 CLBLM_X1Y57 CLBLM 2
		(primitive_site SLICE_X0Y57 SLICEM internal 50)
		(primitive_site SLICE_X1Y57 SLICEL internal 45)
	)
	(tile 25 7 INT_X2Y57 INT 1
		(primitive_site TIEOFF_X2Y57 TIEOFF internal 3)
	)
	(tile 25 8 CLBLL_X2Y57 CLBLL 2
		(primitive_site SLICE_X2Y57 SLICEL internal 45)
		(primitive_site SLICE_X3Y57 SLICEL internal 45)
	)
	(tile 25 9 CFG_VBRK_X2Y57 CFG_VBRK 0
	)
	(tile 25 10 INT_X3Y57 INT 1
		(primitive_site TIEOFF_X3Y57 TIEOFF internal 3)
	)
	(tile 25 11 CLBLM_X3Y57 CLBLM 2
		(primitive_site SLICE_X4Y57 SLICEM internal 50)
		(primitive_site SLICE_X5Y57 SLICEL internal 45)
	)
	(tile 25 12 INT_X4Y57 INT 1
		(primitive_site TIEOFF_X4Y57 TIEOFF internal 3)
	)
	(tile 25 13 CLBLL_X4Y57 CLBLL 2
		(primitive_site SLICE_X6Y57 SLICEL internal 45)
		(primitive_site SLICE_X7Y57 SLICEL internal 45)
	)
	(tile 25 14 INT_X5Y57 INT 1
		(primitive_site TIEOFF_X5Y57 TIEOFF internal 3)
	)
	(tile 25 15 INT_INTERFACE_X5Y57 INT_INTERFACE 0
	)
	(tile 25 16 NULL_X16Y63 NULL 0
	)
	(tile 25 17 CFG_VBRK_X5Y57 CFG_VBRK 0
	)
	(tile 25 18 INT_X6Y57 INT 1
		(primitive_site TIEOFF_X6Y57 TIEOFF internal 3)
	)
	(tile 25 19 CLBLM_X6Y57 CLBLM 2
		(primitive_site SLICE_X8Y57 SLICEM internal 50)
		(primitive_site SLICE_X9Y57 SLICEL internal 45)
	)
	(tile 25 20 INT_X7Y57 INT 1
		(primitive_site TIEOFF_X7Y57 TIEOFF internal 3)
	)
	(tile 25 21 CLBLM_X7Y57 CLBLM 2
		(primitive_site SLICE_X10Y57 SLICEM internal 50)
		(primitive_site SLICE_X11Y57 SLICEL internal 45)
	)
	(tile 25 22 INT_X8Y57 INT 1
		(primitive_site TIEOFF_X8Y57 TIEOFF internal 3)
	)
	(tile 25 23 INT_INTERFACE_X8Y57 INT_INTERFACE 0
	)
	(tile 25 24 NULL_X24Y63 NULL 0
	)
	(tile 25 25 CFG_VBRK_X8Y57 CFG_VBRK 0
	)
	(tile 25 26 INT_X9Y57 INT 1
		(primitive_site TIEOFF_X9Y57 TIEOFF internal 3)
	)
	(tile 25 27 CLBLM_X9Y57 CLBLM 2
		(primitive_site SLICE_X12Y57 SLICEM internal 50)
		(primitive_site SLICE_X13Y57 SLICEL internal 45)
	)
	(tile 25 28 INT_X10Y57 INT 1
		(primitive_site TIEOFF_X10Y57 TIEOFF internal 3)
	)
	(tile 25 29 CLBLL_X10Y57 CLBLL 2
		(primitive_site SLICE_X14Y57 SLICEL internal 45)
		(primitive_site SLICE_X15Y57 SLICEL internal 45)
	)
	(tile 25 30 INT_X11Y57 INT 1
		(primitive_site TIEOFF_X11Y57 TIEOFF internal 3)
	)
	(tile 25 31 CLBLM_X11Y57 CLBLM 2
		(primitive_site SLICE_X16Y57 SLICEM internal 50)
		(primitive_site SLICE_X17Y57 SLICEL internal 45)
	)
	(tile 25 32 INT_X12Y57 INT 1
		(primitive_site TIEOFF_X12Y57 TIEOFF internal 3)
	)
	(tile 25 33 CLBLL_X12Y57 CLBLL 2
		(primitive_site SLICE_X18Y57 SLICEL internal 45)
		(primitive_site SLICE_X19Y57 SLICEL internal 45)
	)
	(tile 25 34 CFG_VBRK_X12Y57 CFG_VBRK 0
	)
	(tile 25 35 INT_X13Y57 INT 1
		(primitive_site TIEOFF_X13Y57 TIEOFF internal 3)
	)
	(tile 25 36 CLBLM_X13Y57 CLBLM 2
		(primitive_site SLICE_X20Y57 SLICEM internal 50)
		(primitive_site SLICE_X21Y57 SLICEL internal 45)
	)
	(tile 25 37 INT_X14Y57 INT 1
		(primitive_site TIEOFF_X14Y57 TIEOFF internal 3)
	)
	(tile 25 38 CLBLL_X14Y57 CLBLL 2
		(primitive_site SLICE_X22Y57 SLICEL internal 45)
		(primitive_site SLICE_X23Y57 SLICEL internal 45)
	)
	(tile 25 39 INT_X15Y57 INT 1
		(primitive_site TIEOFF_X15Y57 TIEOFF internal 3)
	)
	(tile 25 40 CLBLM_X15Y57 CLBLM 2
		(primitive_site SLICE_X24Y57 SLICEM internal 50)
		(primitive_site SLICE_X25Y57 SLICEL internal 45)
	)
	(tile 25 41 INT_X16Y57 INT 1
		(primitive_site TIEOFF_X16Y57 TIEOFF internal 3)
	)
	(tile 25 42 CLBLL_X16Y57 CLBLL 2
		(primitive_site SLICE_X26Y57 SLICEL internal 45)
		(primitive_site SLICE_X27Y57 SLICEL internal 45)
	)
	(tile 25 43 CFG_VBRK_X16Y57 CFG_VBRK 0
	)
	(tile 25 44 INT_X17Y57 INT 1
		(primitive_site TIEOFF_X17Y57 TIEOFF internal 3)
	)
	(tile 25 45 INT_INTERFACE_X17Y57 INT_INTERFACE 0
	)
	(tile 25 46 INT_BUFS_L_X17Y57 INT_BUFS_L 0
	)
	(tile 25 47 IOI_X17Y57 IOI 6
		(primitive_site OLOGIC_X1Y114 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y114 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y114 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y115 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y115 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y115 ILOGIC internal 24)
	)
	(tile 25 48 CIOB_X17Y57 CIOB 2
		(primitive_site D9 IOBS bonded 7)
		(primitive_site D10 IOBM bonded 7)
	)
	(tile 25 49 CLKV_X17Y57 CLKV 0
	)
	(tile 25 50 INT_BUFS_R_X18Y57 INT_BUFS_R 0
	)
	(tile 25 51 INT_X18Y57 INT 1
		(primitive_site TIEOFF_X18Y57 TIEOFF internal 3)
	)
	(tile 25 52 CLBLM_X18Y57 CLBLM 2
		(primitive_site SLICE_X28Y57 SLICEM internal 50)
		(primitive_site SLICE_X29Y57 SLICEL internal 45)
	)
	(tile 25 53 INT_X19Y57 INT 1
		(primitive_site TIEOFF_X19Y57 TIEOFF internal 3)
	)
	(tile 25 54 CLBLL_X19Y57 CLBLL 2
		(primitive_site SLICE_X30Y57 SLICEL internal 45)
		(primitive_site SLICE_X31Y57 SLICEL internal 45)
	)
	(tile 25 55 INT_X20Y57 INT 1
		(primitive_site TIEOFF_X20Y57 TIEOFF internal 3)
	)
	(tile 25 56 CLBLM_X20Y57 CLBLM 2
		(primitive_site SLICE_X32Y57 SLICEM internal 50)
		(primitive_site SLICE_X33Y57 SLICEL internal 45)
	)
	(tile 25 57 INT_X21Y57 INT 1
		(primitive_site TIEOFF_X21Y57 TIEOFF internal 3)
	)
	(tile 25 58 CLBLL_X21Y57 CLBLL 2
		(primitive_site SLICE_X34Y57 SLICEL internal 45)
		(primitive_site SLICE_X35Y57 SLICEL internal 45)
	)
	(tile 25 59 CFG_VBRK_X21Y57 CFG_VBRK 0
	)
	(tile 25 60 INT_X22Y57 INT 1
		(primitive_site TIEOFF_X22Y57 TIEOFF internal 3)
	)
	(tile 25 61 CLBLM_X22Y57 CLBLM 2
		(primitive_site SLICE_X36Y57 SLICEM internal 50)
		(primitive_site SLICE_X37Y57 SLICEL internal 45)
	)
	(tile 25 62 INT_X23Y57 INT 1
		(primitive_site TIEOFF_X23Y57 TIEOFF internal 3)
	)
	(tile 25 63 CLBLL_X23Y57 CLBLL 2
		(primitive_site SLICE_X38Y57 SLICEL internal 45)
		(primitive_site SLICE_X39Y57 SLICEL internal 45)
	)
	(tile 25 64 INT_X24Y57 INT 1
		(primitive_site TIEOFF_X24Y57 TIEOFF internal 3)
	)
	(tile 25 65 CLBLM_X24Y57 CLBLM 2
		(primitive_site SLICE_X40Y57 SLICEM internal 50)
		(primitive_site SLICE_X41Y57 SLICEL internal 45)
	)
	(tile 25 66 INT_X25Y57 INT 1
		(primitive_site TIEOFF_X25Y57 TIEOFF internal 3)
	)
	(tile 25 67 CLBLL_X25Y57 CLBLL 2
		(primitive_site SLICE_X42Y57 SLICEL internal 45)
		(primitive_site SLICE_X43Y57 SLICEL internal 45)
	)
	(tile 25 68 CFG_VBRK_X25Y57 CFG_VBRK 0
	)
	(tile 25 69 INT_X26Y57 INT 1
		(primitive_site TIEOFF_X26Y57 TIEOFF internal 3)
	)
	(tile 25 70 INT_INTERFACE_X26Y57 INT_INTERFACE 0
	)
	(tile 25 71 NULL_X71Y63 NULL 0
	)
	(tile 25 72 INT_X27Y57 INT 1
		(primitive_site TIEOFF_X27Y57 TIEOFF internal 3)
	)
	(tile 25 73 CLBLM_X27Y57 CLBLM 2
		(primitive_site SLICE_X44Y57 SLICEM internal 50)
		(primitive_site SLICE_X45Y57 SLICEL internal 45)
	)
	(tile 25 74 INT_X28Y57 INT 1
		(primitive_site TIEOFF_X28Y57 TIEOFF internal 3)
	)
	(tile 25 75 CLBLL_X28Y57 CLBLL 2
		(primitive_site SLICE_X46Y57 SLICEL internal 45)
		(primitive_site SLICE_X47Y57 SLICEL internal 45)
	)
	(tile 25 76 INT_X29Y57 INT 1
		(primitive_site TIEOFF_X29Y57 TIEOFF internal 3)
	)
	(tile 25 77 CLBLM_X29Y57 CLBLM 2
		(primitive_site SLICE_X48Y57 SLICEM internal 50)
		(primitive_site SLICE_X49Y57 SLICEL internal 45)
	)
	(tile 25 78 INT_X30Y57 INT 1
		(primitive_site TIEOFF_X30Y57 TIEOFF internal 3)
	)
	(tile 25 79 CLBLL_X30Y57 CLBLL 2
		(primitive_site SLICE_X50Y57 SLICEL internal 45)
		(primitive_site SLICE_X51Y57 SLICEL internal 45)
	)
	(tile 25 80 CFG_VBRK_X30Y57 CFG_VBRK 0
	)
	(tile 25 81 INT_X31Y57 INT 1
		(primitive_site TIEOFF_X31Y57 TIEOFF internal 3)
	)
	(tile 25 82 INT_INTERFACE_X31Y57 INT_INTERFACE 0
	)
	(tile 25 83 INT_BUFS_L_X31Y57 INT_BUFS_L 0
	)
	(tile 25 84 IOI_X31Y57 IOI 6
		(primitive_site OLOGIC_X2Y114 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y114 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y114 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y115 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y115 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y115 ILOGIC internal 24)
	)
	(tile 25 85 RIOB_X31Y57 RIOB 2
		(primitive_site IOB_X2Y114 IOBS unbonded 7)
		(primitive_site IOB_X2Y115 IOBM unbonded 7)
	)
	(tile 25 86 INT_BUFS_R_X32Y57 INT_BUFS_R 0
	)
	(tile 25 87 CFG_VBRK_X32Y57 CFG_VBRK 0
	)
	(tile 25 88 INT_X32Y57 INT 1
		(primitive_site TIEOFF_X32Y57 TIEOFF internal 3)
	)
	(tile 25 89 CLBLM_X32Y57 CLBLM 2
		(primitive_site SLICE_X52Y57 SLICEM internal 50)
		(primitive_site SLICE_X53Y57 SLICEL internal 45)
	)
	(tile 25 90 INT_X33Y57 INT 1
		(primitive_site TIEOFF_X33Y57 TIEOFF internal 3)
	)
	(tile 25 91 CLBLL_X33Y57 CLBLL 2
		(primitive_site SLICE_X54Y57 SLICEL internal 45)
		(primitive_site SLICE_X55Y57 SLICEL internal 45)
	)
	(tile 25 92 INT_X34Y57 INT 1
		(primitive_site TIEOFF_X34Y57 TIEOFF internal 3)
	)
	(tile 25 93 CLBLM_X34Y57 CLBLM 2
		(primitive_site SLICE_X56Y57 SLICEM internal 50)
		(primitive_site SLICE_X57Y57 SLICEL internal 45)
	)
	(tile 25 94 INT_X35Y57 INT 1
		(primitive_site TIEOFF_X35Y57 TIEOFF internal 3)
	)
	(tile 25 95 CLBLL_X35Y57 CLBLL 2
		(primitive_site SLICE_X58Y57 SLICEL internal 45)
		(primitive_site SLICE_X59Y57 SLICEL internal 45)
	)
	(tile 25 96 INT_X36Y57 INT 1
		(primitive_site TIEOFF_X36Y57 TIEOFF internal 3)
	)
	(tile 25 97 INT_INTERFACE_X36Y57 INT_INTERFACE 0
	)
	(tile 25 98 NULL_X98Y63 NULL 0
	)
	(tile 25 99 CFG_VBRK_X36Y57 CFG_VBRK 0
	)
	(tile 25 100 INT_X37Y57 INT 1
		(primitive_site TIEOFF_X37Y57 TIEOFF internal 3)
	)
	(tile 25 101 GTP_INT_INTERFACE_X37Y57 GTP_INT_INTERFACE 0
	)
	(tile 25 102 R_TERM_INT_X37Y57 R_TERM_INT 0
	)
	(tile 25 103 NULL_X103Y63 NULL 0
	)
	(tile 26 0 LIOB_X0Y56 LIOB 2
		(primitive_site A12 IOBS bonded 7)
		(primitive_site A11 IOBM bonded 7)
	)
	(tile 26 1 L_TERM_INT_X0Y56 L_TERM_INT 0
	)
	(tile 26 2 INT_X0Y56 INT 1
		(primitive_site TIEOFF_X0Y56 TIEOFF internal 3)
	)
	(tile 26 3 INT_INTERFACE_X0Y56 INT_INTERFACE 0
	)
	(tile 26 4 IOI_X0Y56 IOI 6
		(primitive_site OLOGIC_X0Y112 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y112 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y112 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y113 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y113 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y113 ILOGIC internal 24)
	)
	(tile 26 5 INT_X1Y56 INT 1
		(primitive_site TIEOFF_X1Y56 TIEOFF internal 3)
	)
	(tile 26 6 CLBLM_X1Y56 CLBLM 2
		(primitive_site SLICE_X0Y56 SLICEM internal 50)
		(primitive_site SLICE_X1Y56 SLICEL internal 45)
	)
	(tile 26 7 INT_X2Y56 INT 1
		(primitive_site TIEOFF_X2Y56 TIEOFF internal 3)
	)
	(tile 26 8 CLBLL_X2Y56 CLBLL 2
		(primitive_site SLICE_X2Y56 SLICEL internal 45)
		(primitive_site SLICE_X3Y56 SLICEL internal 45)
	)
	(tile 26 9 CFG_VBRK_X2Y56 CFG_VBRK 0
	)
	(tile 26 10 INT_X3Y56 INT 1
		(primitive_site TIEOFF_X3Y56 TIEOFF internal 3)
	)
	(tile 26 11 CLBLM_X3Y56 CLBLM 2
		(primitive_site SLICE_X4Y56 SLICEM internal 50)
		(primitive_site SLICE_X5Y56 SLICEL internal 45)
	)
	(tile 26 12 INT_X4Y56 INT 1
		(primitive_site TIEOFF_X4Y56 TIEOFF internal 3)
	)
	(tile 26 13 CLBLL_X4Y56 CLBLL 2
		(primitive_site SLICE_X6Y56 SLICEL internal 45)
		(primitive_site SLICE_X7Y56 SLICEL internal 45)
	)
	(tile 26 14 INT_X5Y56 INT 1
		(primitive_site TIEOFF_X5Y56 TIEOFF internal 3)
	)
	(tile 26 15 INT_INTERFACE_X5Y56 INT_INTERFACE 0
	)
	(tile 26 16 NULL_X16Y62 NULL 0
	)
	(tile 26 17 CFG_VBRK_X5Y56 CFG_VBRK 0
	)
	(tile 26 18 INT_X6Y56 INT 1
		(primitive_site TIEOFF_X6Y56 TIEOFF internal 3)
	)
	(tile 26 19 CLBLM_X6Y56 CLBLM 2
		(primitive_site SLICE_X8Y56 SLICEM internal 50)
		(primitive_site SLICE_X9Y56 SLICEL internal 45)
	)
	(tile 26 20 INT_X7Y56 INT 1
		(primitive_site TIEOFF_X7Y56 TIEOFF internal 3)
	)
	(tile 26 21 CLBLM_X7Y56 CLBLM 2
		(primitive_site SLICE_X10Y56 SLICEM internal 50)
		(primitive_site SLICE_X11Y56 SLICEL internal 45)
	)
	(tile 26 22 INT_X8Y56 INT 1
		(primitive_site TIEOFF_X8Y56 TIEOFF internal 3)
	)
	(tile 26 23 INT_INTERFACE_X8Y56 INT_INTERFACE 0
	)
	(tile 26 24 NULL_X24Y62 NULL 0
	)
	(tile 26 25 CFG_VBRK_X8Y56 CFG_VBRK 0
	)
	(tile 26 26 INT_X9Y56 INT 1
		(primitive_site TIEOFF_X9Y56 TIEOFF internal 3)
	)
	(tile 26 27 CLBLM_X9Y56 CLBLM 2
		(primitive_site SLICE_X12Y56 SLICEM internal 50)
		(primitive_site SLICE_X13Y56 SLICEL internal 45)
	)
	(tile 26 28 INT_X10Y56 INT 1
		(primitive_site TIEOFF_X10Y56 TIEOFF internal 3)
	)
	(tile 26 29 CLBLL_X10Y56 CLBLL 2
		(primitive_site SLICE_X14Y56 SLICEL internal 45)
		(primitive_site SLICE_X15Y56 SLICEL internal 45)
	)
	(tile 26 30 INT_X11Y56 INT 1
		(primitive_site TIEOFF_X11Y56 TIEOFF internal 3)
	)
	(tile 26 31 CLBLM_X11Y56 CLBLM 2
		(primitive_site SLICE_X16Y56 SLICEM internal 50)
		(primitive_site SLICE_X17Y56 SLICEL internal 45)
	)
	(tile 26 32 INT_X12Y56 INT 1
		(primitive_site TIEOFF_X12Y56 TIEOFF internal 3)
	)
	(tile 26 33 CLBLL_X12Y56 CLBLL 2
		(primitive_site SLICE_X18Y56 SLICEL internal 45)
		(primitive_site SLICE_X19Y56 SLICEL internal 45)
	)
	(tile 26 34 CFG_VBRK_X12Y56 CFG_VBRK 0
	)
	(tile 26 35 INT_X13Y56 INT 1
		(primitive_site TIEOFF_X13Y56 TIEOFF internal 3)
	)
	(tile 26 36 CLBLM_X13Y56 CLBLM 2
		(primitive_site SLICE_X20Y56 SLICEM internal 50)
		(primitive_site SLICE_X21Y56 SLICEL internal 45)
	)
	(tile 26 37 INT_X14Y56 INT 1
		(primitive_site TIEOFF_X14Y56 TIEOFF internal 3)
	)
	(tile 26 38 CLBLL_X14Y56 CLBLL 2
		(primitive_site SLICE_X22Y56 SLICEL internal 45)
		(primitive_site SLICE_X23Y56 SLICEL internal 45)
	)
	(tile 26 39 INT_X15Y56 INT 1
		(primitive_site TIEOFF_X15Y56 TIEOFF internal 3)
	)
	(tile 26 40 CLBLM_X15Y56 CLBLM 2
		(primitive_site SLICE_X24Y56 SLICEM internal 50)
		(primitive_site SLICE_X25Y56 SLICEL internal 45)
	)
	(tile 26 41 INT_X16Y56 INT 1
		(primitive_site TIEOFF_X16Y56 TIEOFF internal 3)
	)
	(tile 26 42 CLBLL_X16Y56 CLBLL 2
		(primitive_site SLICE_X26Y56 SLICEL internal 45)
		(primitive_site SLICE_X27Y56 SLICEL internal 45)
	)
	(tile 26 43 CFG_VBRK_X16Y56 CFG_VBRK 0
	)
	(tile 26 44 INT_X17Y56 INT 1
		(primitive_site TIEOFF_X17Y56 TIEOFF internal 3)
	)
	(tile 26 45 INT_INTERFACE_X17Y56 INT_INTERFACE 0
	)
	(tile 26 46 INT_BUFS_L_X17Y56 INT_BUFS_L 0
	)
	(tile 26 47 IOI_X17Y56 IOI 6
		(primitive_site OLOGIC_X1Y112 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y112 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y112 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y113 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y113 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y113 ILOGIC internal 24)
	)
	(tile 26 48 CIOB_X17Y56 CIOB 2
		(primitive_site C7 IOBS bonded 7)
		(primitive_site C8 IOBM bonded 7)
	)
	(tile 26 49 CLKV_X17Y56 CLKV 0
	)
	(tile 26 50 INT_BUFS_R_X18Y56 INT_BUFS_R 0
	)
	(tile 26 51 INT_X18Y56 INT 1
		(primitive_site TIEOFF_X18Y56 TIEOFF internal 3)
	)
	(tile 26 52 CLBLM_X18Y56 CLBLM 2
		(primitive_site SLICE_X28Y56 SLICEM internal 50)
		(primitive_site SLICE_X29Y56 SLICEL internal 45)
	)
	(tile 26 53 INT_X19Y56 INT 1
		(primitive_site TIEOFF_X19Y56 TIEOFF internal 3)
	)
	(tile 26 54 CLBLL_X19Y56 CLBLL 2
		(primitive_site SLICE_X30Y56 SLICEL internal 45)
		(primitive_site SLICE_X31Y56 SLICEL internal 45)
	)
	(tile 26 55 INT_X20Y56 INT 1
		(primitive_site TIEOFF_X20Y56 TIEOFF internal 3)
	)
	(tile 26 56 CLBLM_X20Y56 CLBLM 2
		(primitive_site SLICE_X32Y56 SLICEM internal 50)
		(primitive_site SLICE_X33Y56 SLICEL internal 45)
	)
	(tile 26 57 INT_X21Y56 INT 1
		(primitive_site TIEOFF_X21Y56 TIEOFF internal 3)
	)
	(tile 26 58 CLBLL_X21Y56 CLBLL 2
		(primitive_site SLICE_X34Y56 SLICEL internal 45)
		(primitive_site SLICE_X35Y56 SLICEL internal 45)
	)
	(tile 26 59 CFG_VBRK_X21Y56 CFG_VBRK 0
	)
	(tile 26 60 INT_X22Y56 INT 1
		(primitive_site TIEOFF_X22Y56 TIEOFF internal 3)
	)
	(tile 26 61 CLBLM_X22Y56 CLBLM 2
		(primitive_site SLICE_X36Y56 SLICEM internal 50)
		(primitive_site SLICE_X37Y56 SLICEL internal 45)
	)
	(tile 26 62 INT_X23Y56 INT 1
		(primitive_site TIEOFF_X23Y56 TIEOFF internal 3)
	)
	(tile 26 63 CLBLL_X23Y56 CLBLL 2
		(primitive_site SLICE_X38Y56 SLICEL internal 45)
		(primitive_site SLICE_X39Y56 SLICEL internal 45)
	)
	(tile 26 64 INT_X24Y56 INT 1
		(primitive_site TIEOFF_X24Y56 TIEOFF internal 3)
	)
	(tile 26 65 CLBLM_X24Y56 CLBLM 2
		(primitive_site SLICE_X40Y56 SLICEM internal 50)
		(primitive_site SLICE_X41Y56 SLICEL internal 45)
	)
	(tile 26 66 INT_X25Y56 INT 1
		(primitive_site TIEOFF_X25Y56 TIEOFF internal 3)
	)
	(tile 26 67 CLBLL_X25Y56 CLBLL 2
		(primitive_site SLICE_X42Y56 SLICEL internal 45)
		(primitive_site SLICE_X43Y56 SLICEL internal 45)
	)
	(tile 26 68 CFG_VBRK_X25Y56 CFG_VBRK 0
	)
	(tile 26 69 INT_X26Y56 INT 1
		(primitive_site TIEOFF_X26Y56 TIEOFF internal 3)
	)
	(tile 26 70 INT_INTERFACE_X26Y56 INT_INTERFACE 0
	)
	(tile 26 71 NULL_X71Y62 NULL 0
	)
	(tile 26 72 INT_X27Y56 INT 1
		(primitive_site TIEOFF_X27Y56 TIEOFF internal 3)
	)
	(tile 26 73 CLBLM_X27Y56 CLBLM 2
		(primitive_site SLICE_X44Y56 SLICEM internal 50)
		(primitive_site SLICE_X45Y56 SLICEL internal 45)
	)
	(tile 26 74 INT_X28Y56 INT 1
		(primitive_site TIEOFF_X28Y56 TIEOFF internal 3)
	)
	(tile 26 75 CLBLL_X28Y56 CLBLL 2
		(primitive_site SLICE_X46Y56 SLICEL internal 45)
		(primitive_site SLICE_X47Y56 SLICEL internal 45)
	)
	(tile 26 76 INT_X29Y56 INT 1
		(primitive_site TIEOFF_X29Y56 TIEOFF internal 3)
	)
	(tile 26 77 CLBLM_X29Y56 CLBLM 2
		(primitive_site SLICE_X48Y56 SLICEM internal 50)
		(primitive_site SLICE_X49Y56 SLICEL internal 45)
	)
	(tile 26 78 INT_X30Y56 INT 1
		(primitive_site TIEOFF_X30Y56 TIEOFF internal 3)
	)
	(tile 26 79 CLBLL_X30Y56 CLBLL 2
		(primitive_site SLICE_X50Y56 SLICEL internal 45)
		(primitive_site SLICE_X51Y56 SLICEL internal 45)
	)
	(tile 26 80 CFG_VBRK_X30Y56 CFG_VBRK 0
	)
	(tile 26 81 INT_X31Y56 INT 1
		(primitive_site TIEOFF_X31Y56 TIEOFF internal 3)
	)
	(tile 26 82 INT_INTERFACE_X31Y56 INT_INTERFACE 0
	)
	(tile 26 83 INT_BUFS_L_X31Y56 INT_BUFS_L 0
	)
	(tile 26 84 IOI_X31Y56 IOI 6
		(primitive_site OLOGIC_X2Y112 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y112 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y112 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y113 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y113 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y113 ILOGIC internal 24)
	)
	(tile 26 85 RIOB_X31Y56 RIOB 2
		(primitive_site IOB_X2Y112 IOBS unbonded 7)
		(primitive_site IOB_X2Y113 IOBM unbonded 7)
	)
	(tile 26 86 INT_BUFS_R_X32Y56 INT_BUFS_R 0
	)
	(tile 26 87 CFG_VBRK_X32Y56 CFG_VBRK 0
	)
	(tile 26 88 INT_X32Y56 INT 1
		(primitive_site TIEOFF_X32Y56 TIEOFF internal 3)
	)
	(tile 26 89 CLBLM_X32Y56 CLBLM 2
		(primitive_site SLICE_X52Y56 SLICEM internal 50)
		(primitive_site SLICE_X53Y56 SLICEL internal 45)
	)
	(tile 26 90 INT_X33Y56 INT 1
		(primitive_site TIEOFF_X33Y56 TIEOFF internal 3)
	)
	(tile 26 91 CLBLL_X33Y56 CLBLL 2
		(primitive_site SLICE_X54Y56 SLICEL internal 45)
		(primitive_site SLICE_X55Y56 SLICEL internal 45)
	)
	(tile 26 92 INT_X34Y56 INT 1
		(primitive_site TIEOFF_X34Y56 TIEOFF internal 3)
	)
	(tile 26 93 CLBLM_X34Y56 CLBLM 2
		(primitive_site SLICE_X56Y56 SLICEM internal 50)
		(primitive_site SLICE_X57Y56 SLICEL internal 45)
	)
	(tile 26 94 INT_X35Y56 INT 1
		(primitive_site TIEOFF_X35Y56 TIEOFF internal 3)
	)
	(tile 26 95 CLBLL_X35Y56 CLBLL 2
		(primitive_site SLICE_X58Y56 SLICEL internal 45)
		(primitive_site SLICE_X59Y56 SLICEL internal 45)
	)
	(tile 26 96 INT_X36Y56 INT 1
		(primitive_site TIEOFF_X36Y56 TIEOFF internal 3)
	)
	(tile 26 97 INT_INTERFACE_X36Y56 INT_INTERFACE 0
	)
	(tile 26 98 NULL_X98Y62 NULL 0
	)
	(tile 26 99 CFG_VBRK_X36Y56 CFG_VBRK 0
	)
	(tile 26 100 INT_X37Y56 INT 1
		(primitive_site TIEOFF_X37Y56 TIEOFF internal 3)
	)
	(tile 26 101 GTP_INT_INTERFACE_X37Y56 GTP_INT_INTERFACE 0
	)
	(tile 26 102 R_TERM_INT_X37Y56 R_TERM_INT 0
	)
	(tile 26 103 NULL_X103Y62 NULL 0
	)
	(tile 27 0 LIOB_X0Y55 LIOB 2
		(primitive_site C13 IOBS bonded 7)
		(primitive_site C12 IOBM bonded 7)
	)
	(tile 27 1 L_TERM_INT_X0Y55 L_TERM_INT 0
	)
	(tile 27 2 INT_X0Y55 INT 1
		(primitive_site TIEOFF_X0Y55 TIEOFF internal 3)
	)
	(tile 27 3 INT_INTERFACE_X0Y55 INT_INTERFACE 0
	)
	(tile 27 4 IOI_X0Y55 IOI 6
		(primitive_site OLOGIC_X0Y110 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y110 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y110 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y111 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y111 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y111 ILOGIC internal 24)
	)
	(tile 27 5 INT_X1Y55 INT 1
		(primitive_site TIEOFF_X1Y55 TIEOFF internal 3)
	)
	(tile 27 6 CLBLM_X1Y55 CLBLM 2
		(primitive_site SLICE_X0Y55 SLICEM internal 50)
		(primitive_site SLICE_X1Y55 SLICEL internal 45)
	)
	(tile 27 7 INT_X2Y55 INT 1
		(primitive_site TIEOFF_X2Y55 TIEOFF internal 3)
	)
	(tile 27 8 CLBLL_X2Y55 CLBLL 2
		(primitive_site SLICE_X2Y55 SLICEL internal 45)
		(primitive_site SLICE_X3Y55 SLICEL internal 45)
	)
	(tile 27 9 CFG_VBRK_X2Y55 CFG_VBRK 0
	)
	(tile 27 10 INT_X3Y55 INT 1
		(primitive_site TIEOFF_X3Y55 TIEOFF internal 3)
	)
	(tile 27 11 CLBLM_X3Y55 CLBLM 2
		(primitive_site SLICE_X4Y55 SLICEM internal 50)
		(primitive_site SLICE_X5Y55 SLICEL internal 45)
	)
	(tile 27 12 INT_X4Y55 INT 1
		(primitive_site TIEOFF_X4Y55 TIEOFF internal 3)
	)
	(tile 27 13 CLBLL_X4Y55 CLBLL 2
		(primitive_site SLICE_X6Y55 SLICEL internal 45)
		(primitive_site SLICE_X7Y55 SLICEL internal 45)
	)
	(tile 27 14 INT_X5Y55 INT 1
		(primitive_site TIEOFF_X5Y55 TIEOFF internal 3)
	)
	(tile 27 15 INT_INTERFACE_X5Y55 INT_INTERFACE 0
	)
	(tile 27 16 BRAM_X5Y55 BRAM 1
		(primitive_site RAMB36_X0Y11 RAMBFIFO36 internal 343)
	)
	(tile 27 17 CFG_VBRK_X5Y55 CFG_VBRK 0
	)
	(tile 27 18 INT_X6Y55 INT 1
		(primitive_site TIEOFF_X6Y55 TIEOFF internal 3)
	)
	(tile 27 19 CLBLM_X6Y55 CLBLM 2
		(primitive_site SLICE_X8Y55 SLICEM internal 50)
		(primitive_site SLICE_X9Y55 SLICEL internal 45)
	)
	(tile 27 20 INT_X7Y55 INT 1
		(primitive_site TIEOFF_X7Y55 TIEOFF internal 3)
	)
	(tile 27 21 CLBLM_X7Y55 CLBLM 2
		(primitive_site SLICE_X10Y55 SLICEM internal 50)
		(primitive_site SLICE_X11Y55 SLICEL internal 45)
	)
	(tile 27 22 INT_X8Y55 INT 1
		(primitive_site TIEOFF_X8Y55 TIEOFF internal 3)
	)
	(tile 27 23 INT_INTERFACE_X8Y55 INT_INTERFACE 0
	)
	(tile 27 24 DSP_X8Y55 DSP 2
		(primitive_site DSP48_X0Y22 DSP48E internal 390)
		(primitive_site DSP48_X0Y23 DSP48E internal 390)
	)
	(tile 27 25 CFG_VBRK_X8Y55 CFG_VBRK 0
	)
	(tile 27 26 INT_X9Y55 INT 1
		(primitive_site TIEOFF_X9Y55 TIEOFF internal 3)
	)
	(tile 27 27 CLBLM_X9Y55 CLBLM 2
		(primitive_site SLICE_X12Y55 SLICEM internal 50)
		(primitive_site SLICE_X13Y55 SLICEL internal 45)
	)
	(tile 27 28 INT_X10Y55 INT 1
		(primitive_site TIEOFF_X10Y55 TIEOFF internal 3)
	)
	(tile 27 29 CLBLL_X10Y55 CLBLL 2
		(primitive_site SLICE_X14Y55 SLICEL internal 45)
		(primitive_site SLICE_X15Y55 SLICEL internal 45)
	)
	(tile 27 30 INT_X11Y55 INT 1
		(primitive_site TIEOFF_X11Y55 TIEOFF internal 3)
	)
	(tile 27 31 CLBLM_X11Y55 CLBLM 2
		(primitive_site SLICE_X16Y55 SLICEM internal 50)
		(primitive_site SLICE_X17Y55 SLICEL internal 45)
	)
	(tile 27 32 INT_X12Y55 INT 1
		(primitive_site TIEOFF_X12Y55 TIEOFF internal 3)
	)
	(tile 27 33 CLBLL_X12Y55 CLBLL 2
		(primitive_site SLICE_X18Y55 SLICEL internal 45)
		(primitive_site SLICE_X19Y55 SLICEL internal 45)
	)
	(tile 27 34 CFG_VBRK_X12Y55 CFG_VBRK 0
	)
	(tile 27 35 INT_X13Y55 INT 1
		(primitive_site TIEOFF_X13Y55 TIEOFF internal 3)
	)
	(tile 27 36 CLBLM_X13Y55 CLBLM 2
		(primitive_site SLICE_X20Y55 SLICEM internal 50)
		(primitive_site SLICE_X21Y55 SLICEL internal 45)
	)
	(tile 27 37 INT_X14Y55 INT 1
		(primitive_site TIEOFF_X14Y55 TIEOFF internal 3)
	)
	(tile 27 38 CLBLL_X14Y55 CLBLL 2
		(primitive_site SLICE_X22Y55 SLICEL internal 45)
		(primitive_site SLICE_X23Y55 SLICEL internal 45)
	)
	(tile 27 39 INT_X15Y55 INT 1
		(primitive_site TIEOFF_X15Y55 TIEOFF internal 3)
	)
	(tile 27 40 CLBLM_X15Y55 CLBLM 2
		(primitive_site SLICE_X24Y55 SLICEM internal 50)
		(primitive_site SLICE_X25Y55 SLICEL internal 45)
	)
	(tile 27 41 INT_X16Y55 INT 1
		(primitive_site TIEOFF_X16Y55 TIEOFF internal 3)
	)
	(tile 27 42 CLBLL_X16Y55 CLBLL 2
		(primitive_site SLICE_X26Y55 SLICEL internal 45)
		(primitive_site SLICE_X27Y55 SLICEL internal 45)
	)
	(tile 27 43 CFG_VBRK_X16Y55 CFG_VBRK 0
	)
	(tile 27 44 INT_X17Y55 INT 1
		(primitive_site TIEOFF_X17Y55 TIEOFF internal 3)
	)
	(tile 27 45 INT_INTERFACE_X17Y55 INT_INTERFACE 0
	)
	(tile 27 46 INT_BUFS_L_X17Y55 INT_BUFS_L 0
	)
	(tile 27 47 IOI_X17Y55 IOI 6
		(primitive_site OLOGIC_X1Y110 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y110 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y110 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y111 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y111 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y111 ILOGIC internal 24)
	)
	(tile 27 48 CIOB_X17Y55 CIOB 2
		(primitive_site B8 IOBS bonded 7)
		(primitive_site B9 IOBM bonded 7)
	)
	(tile 27 49 CLKV_X17Y55 CLKV 0
	)
	(tile 27 50 INT_BUFS_R_X18Y55 INT_BUFS_R 0
	)
	(tile 27 51 INT_X18Y55 INT 1
		(primitive_site TIEOFF_X18Y55 TIEOFF internal 3)
	)
	(tile 27 52 CLBLM_X18Y55 CLBLM 2
		(primitive_site SLICE_X28Y55 SLICEM internal 50)
		(primitive_site SLICE_X29Y55 SLICEL internal 45)
	)
	(tile 27 53 INT_X19Y55 INT 1
		(primitive_site TIEOFF_X19Y55 TIEOFF internal 3)
	)
	(tile 27 54 CLBLL_X19Y55 CLBLL 2
		(primitive_site SLICE_X30Y55 SLICEL internal 45)
		(primitive_site SLICE_X31Y55 SLICEL internal 45)
	)
	(tile 27 55 INT_X20Y55 INT 1
		(primitive_site TIEOFF_X20Y55 TIEOFF internal 3)
	)
	(tile 27 56 CLBLM_X20Y55 CLBLM 2
		(primitive_site SLICE_X32Y55 SLICEM internal 50)
		(primitive_site SLICE_X33Y55 SLICEL internal 45)
	)
	(tile 27 57 INT_X21Y55 INT 1
		(primitive_site TIEOFF_X21Y55 TIEOFF internal 3)
	)
	(tile 27 58 CLBLL_X21Y55 CLBLL 2
		(primitive_site SLICE_X34Y55 SLICEL internal 45)
		(primitive_site SLICE_X35Y55 SLICEL internal 45)
	)
	(tile 27 59 CFG_VBRK_X21Y55 CFG_VBRK 0
	)
	(tile 27 60 INT_X22Y55 INT 1
		(primitive_site TIEOFF_X22Y55 TIEOFF internal 3)
	)
	(tile 27 61 CLBLM_X22Y55 CLBLM 2
		(primitive_site SLICE_X36Y55 SLICEM internal 50)
		(primitive_site SLICE_X37Y55 SLICEL internal 45)
	)
	(tile 27 62 INT_X23Y55 INT 1
		(primitive_site TIEOFF_X23Y55 TIEOFF internal 3)
	)
	(tile 27 63 CLBLL_X23Y55 CLBLL 2
		(primitive_site SLICE_X38Y55 SLICEL internal 45)
		(primitive_site SLICE_X39Y55 SLICEL internal 45)
	)
	(tile 27 64 INT_X24Y55 INT 1
		(primitive_site TIEOFF_X24Y55 TIEOFF internal 3)
	)
	(tile 27 65 CLBLM_X24Y55 CLBLM 2
		(primitive_site SLICE_X40Y55 SLICEM internal 50)
		(primitive_site SLICE_X41Y55 SLICEL internal 45)
	)
	(tile 27 66 INT_X25Y55 INT 1
		(primitive_site TIEOFF_X25Y55 TIEOFF internal 3)
	)
	(tile 27 67 CLBLL_X25Y55 CLBLL 2
		(primitive_site SLICE_X42Y55 SLICEL internal 45)
		(primitive_site SLICE_X43Y55 SLICEL internal 45)
	)
	(tile 27 68 CFG_VBRK_X25Y55 CFG_VBRK 0
	)
	(tile 27 69 INT_X26Y55 INT 1
		(primitive_site TIEOFF_X26Y55 TIEOFF internal 3)
	)
	(tile 27 70 INT_INTERFACE_X26Y55 INT_INTERFACE 0
	)
	(tile 27 71 BRAM_X26Y55 BRAM 1
		(primitive_site RAMB36_X1Y11 RAMBFIFO36 internal 343)
	)
	(tile 27 72 INT_X27Y55 INT 1
		(primitive_site TIEOFF_X27Y55 TIEOFF internal 3)
	)
	(tile 27 73 CLBLM_X27Y55 CLBLM 2
		(primitive_site SLICE_X44Y55 SLICEM internal 50)
		(primitive_site SLICE_X45Y55 SLICEL internal 45)
	)
	(tile 27 74 INT_X28Y55 INT 1
		(primitive_site TIEOFF_X28Y55 TIEOFF internal 3)
	)
	(tile 27 75 CLBLL_X28Y55 CLBLL 2
		(primitive_site SLICE_X46Y55 SLICEL internal 45)
		(primitive_site SLICE_X47Y55 SLICEL internal 45)
	)
	(tile 27 76 INT_X29Y55 INT 1
		(primitive_site TIEOFF_X29Y55 TIEOFF internal 3)
	)
	(tile 27 77 CLBLM_X29Y55 CLBLM 2
		(primitive_site SLICE_X48Y55 SLICEM internal 50)
		(primitive_site SLICE_X49Y55 SLICEL internal 45)
	)
	(tile 27 78 INT_X30Y55 INT 1
		(primitive_site TIEOFF_X30Y55 TIEOFF internal 3)
	)
	(tile 27 79 CLBLL_X30Y55 CLBLL 2
		(primitive_site SLICE_X50Y55 SLICEL internal 45)
		(primitive_site SLICE_X51Y55 SLICEL internal 45)
	)
	(tile 27 80 CFG_VBRK_X30Y55 CFG_VBRK 0
	)
	(tile 27 81 INT_X31Y55 INT 1
		(primitive_site TIEOFF_X31Y55 TIEOFF internal 3)
	)
	(tile 27 82 INT_INTERFACE_X31Y55 INT_INTERFACE 0
	)
	(tile 27 83 INT_BUFS_L_X31Y55 INT_BUFS_L 0
	)
	(tile 27 84 IOI_X31Y55 IOI 6
		(primitive_site OLOGIC_X2Y110 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y110 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y110 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y111 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y111 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y111 ILOGIC internal 24)
	)
	(tile 27 85 RIOB_X31Y55 RIOB 2
		(primitive_site IOB_X2Y110 IOBS unbonded 7)
		(primitive_site IOB_X2Y111 IOBM unbonded 7)
	)
	(tile 27 86 INT_BUFS_R_X32Y55 INT_BUFS_R 0
	)
	(tile 27 87 CFG_VBRK_X32Y55 CFG_VBRK 0
	)
	(tile 27 88 INT_X32Y55 INT 1
		(primitive_site TIEOFF_X32Y55 TIEOFF internal 3)
	)
	(tile 27 89 CLBLM_X32Y55 CLBLM 2
		(primitive_site SLICE_X52Y55 SLICEM internal 50)
		(primitive_site SLICE_X53Y55 SLICEL internal 45)
	)
	(tile 27 90 INT_X33Y55 INT 1
		(primitive_site TIEOFF_X33Y55 TIEOFF internal 3)
	)
	(tile 27 91 CLBLL_X33Y55 CLBLL 2
		(primitive_site SLICE_X54Y55 SLICEL internal 45)
		(primitive_site SLICE_X55Y55 SLICEL internal 45)
	)
	(tile 27 92 INT_X34Y55 INT 1
		(primitive_site TIEOFF_X34Y55 TIEOFF internal 3)
	)
	(tile 27 93 CLBLM_X34Y55 CLBLM 2
		(primitive_site SLICE_X56Y55 SLICEM internal 50)
		(primitive_site SLICE_X57Y55 SLICEL internal 45)
	)
	(tile 27 94 INT_X35Y55 INT 1
		(primitive_site TIEOFF_X35Y55 TIEOFF internal 3)
	)
	(tile 27 95 CLBLL_X35Y55 CLBLL 2
		(primitive_site SLICE_X58Y55 SLICEL internal 45)
		(primitive_site SLICE_X59Y55 SLICEL internal 45)
	)
	(tile 27 96 INT_X36Y55 INT 1
		(primitive_site TIEOFF_X36Y55 TIEOFF internal 3)
	)
	(tile 27 97 INT_INTERFACE_X36Y55 INT_INTERFACE 0
	)
	(tile 27 98 PCIE_BRAM_X36Y55 PCIE_BRAM 1
		(primitive_site RAMB36_X2Y11 RAMBFIFO36 internal 343)
	)
	(tile 27 99 CFG_VBRK_X36Y55 CFG_VBRK 0
	)
	(tile 27 100 INT_X37Y55 INT 1
		(primitive_site TIEOFF_X37Y55 TIEOFF internal 3)
	)
	(tile 27 101 GTP_INT_INTERFACE_X37Y55 GTP_INT_INTERFACE 0
	)
	(tile 27 102 R_TERM_INT_X37Y55 R_TERM_INT 0
	)
	(tile 27 103 NULL_X103Y61 NULL 0
	)
	(tile 28 0 LIOB_X0Y54 LIOB 2
		(primitive_site A13 IOBS bonded 7)
		(primitive_site B13 IOBM bonded 7)
	)
	(tile 28 1 L_TERM_INT_X0Y54 L_TERM_INT 0
	)
	(tile 28 2 INT_X0Y54 INT 1
		(primitive_site TIEOFF_X0Y54 TIEOFF internal 3)
	)
	(tile 28 3 INT_INTERFACE_X0Y54 INT_INTERFACE 0
	)
	(tile 28 4 IOI_X0Y54 IOI 6
		(primitive_site OLOGIC_X0Y108 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y108 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y108 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y109 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y109 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y109 ILOGIC internal 24)
	)
	(tile 28 5 INT_X1Y54 INT 1
		(primitive_site TIEOFF_X1Y54 TIEOFF internal 3)
	)
	(tile 28 6 CLBLM_X1Y54 CLBLM 2
		(primitive_site SLICE_X0Y54 SLICEM internal 50)
		(primitive_site SLICE_X1Y54 SLICEL internal 45)
	)
	(tile 28 7 INT_X2Y54 INT 1
		(primitive_site TIEOFF_X2Y54 TIEOFF internal 3)
	)
	(tile 28 8 CLBLL_X2Y54 CLBLL 2
		(primitive_site SLICE_X2Y54 SLICEL internal 45)
		(primitive_site SLICE_X3Y54 SLICEL internal 45)
	)
	(tile 28 9 CFG_VBRK_X2Y54 CFG_VBRK 0
	)
	(tile 28 10 INT_X3Y54 INT 1
		(primitive_site TIEOFF_X3Y54 TIEOFF internal 3)
	)
	(tile 28 11 CLBLM_X3Y54 CLBLM 2
		(primitive_site SLICE_X4Y54 SLICEM internal 50)
		(primitive_site SLICE_X5Y54 SLICEL internal 45)
	)
	(tile 28 12 INT_X4Y54 INT 1
		(primitive_site TIEOFF_X4Y54 TIEOFF internal 3)
	)
	(tile 28 13 CLBLL_X4Y54 CLBLL 2
		(primitive_site SLICE_X6Y54 SLICEL internal 45)
		(primitive_site SLICE_X7Y54 SLICEL internal 45)
	)
	(tile 28 14 INT_X5Y54 INT 1
		(primitive_site TIEOFF_X5Y54 TIEOFF internal 3)
	)
	(tile 28 15 INT_INTERFACE_X5Y54 INT_INTERFACE 0
	)
	(tile 28 16 NULL_X16Y60 NULL 0
	)
	(tile 28 17 CFG_VBRK_X5Y54 CFG_VBRK 0
	)
	(tile 28 18 INT_X6Y54 INT 1
		(primitive_site TIEOFF_X6Y54 TIEOFF internal 3)
	)
	(tile 28 19 CLBLM_X6Y54 CLBLM 2
		(primitive_site SLICE_X8Y54 SLICEM internal 50)
		(primitive_site SLICE_X9Y54 SLICEL internal 45)
	)
	(tile 28 20 INT_X7Y54 INT 1
		(primitive_site TIEOFF_X7Y54 TIEOFF internal 3)
	)
	(tile 28 21 CLBLM_X7Y54 CLBLM 2
		(primitive_site SLICE_X10Y54 SLICEM internal 50)
		(primitive_site SLICE_X11Y54 SLICEL internal 45)
	)
	(tile 28 22 INT_X8Y54 INT 1
		(primitive_site TIEOFF_X8Y54 TIEOFF internal 3)
	)
	(tile 28 23 INT_INTERFACE_X8Y54 INT_INTERFACE 0
	)
	(tile 28 24 NULL_X24Y60 NULL 0
	)
	(tile 28 25 CFG_VBRK_X8Y54 CFG_VBRK 0
	)
	(tile 28 26 INT_X9Y54 INT 1
		(primitive_site TIEOFF_X9Y54 TIEOFF internal 3)
	)
	(tile 28 27 CLBLM_X9Y54 CLBLM 2
		(primitive_site SLICE_X12Y54 SLICEM internal 50)
		(primitive_site SLICE_X13Y54 SLICEL internal 45)
	)
	(tile 28 28 INT_X10Y54 INT 1
		(primitive_site TIEOFF_X10Y54 TIEOFF internal 3)
	)
	(tile 28 29 CLBLL_X10Y54 CLBLL 2
		(primitive_site SLICE_X14Y54 SLICEL internal 45)
		(primitive_site SLICE_X15Y54 SLICEL internal 45)
	)
	(tile 28 30 INT_X11Y54 INT 1
		(primitive_site TIEOFF_X11Y54 TIEOFF internal 3)
	)
	(tile 28 31 CLBLM_X11Y54 CLBLM 2
		(primitive_site SLICE_X16Y54 SLICEM internal 50)
		(primitive_site SLICE_X17Y54 SLICEL internal 45)
	)
	(tile 28 32 INT_X12Y54 INT 1
		(primitive_site TIEOFF_X12Y54 TIEOFF internal 3)
	)
	(tile 28 33 CLBLL_X12Y54 CLBLL 2
		(primitive_site SLICE_X18Y54 SLICEL internal 45)
		(primitive_site SLICE_X19Y54 SLICEL internal 45)
	)
	(tile 28 34 CFG_VBRK_X12Y54 CFG_VBRK 0
	)
	(tile 28 35 INT_X13Y54 INT 1
		(primitive_site TIEOFF_X13Y54 TIEOFF internal 3)
	)
	(tile 28 36 CLBLM_X13Y54 CLBLM 2
		(primitive_site SLICE_X20Y54 SLICEM internal 50)
		(primitive_site SLICE_X21Y54 SLICEL internal 45)
	)
	(tile 28 37 INT_X14Y54 INT 1
		(primitive_site TIEOFF_X14Y54 TIEOFF internal 3)
	)
	(tile 28 38 CLBLL_X14Y54 CLBLL 2
		(primitive_site SLICE_X22Y54 SLICEL internal 45)
		(primitive_site SLICE_X23Y54 SLICEL internal 45)
	)
	(tile 28 39 INT_X15Y54 INT 1
		(primitive_site TIEOFF_X15Y54 TIEOFF internal 3)
	)
	(tile 28 40 CLBLM_X15Y54 CLBLM 2
		(primitive_site SLICE_X24Y54 SLICEM internal 50)
		(primitive_site SLICE_X25Y54 SLICEL internal 45)
	)
	(tile 28 41 INT_X16Y54 INT 1
		(primitive_site TIEOFF_X16Y54 TIEOFF internal 3)
	)
	(tile 28 42 CLBLL_X16Y54 CLBLL 2
		(primitive_site SLICE_X26Y54 SLICEL internal 45)
		(primitive_site SLICE_X27Y54 SLICEL internal 45)
	)
	(tile 28 43 CFG_VBRK_X16Y54 CFG_VBRK 0
	)
	(tile 28 44 INT_X17Y54 INT 1
		(primitive_site TIEOFF_X17Y54 TIEOFF internal 3)
	)
	(tile 28 45 INT_INTERFACE_X17Y54 INT_INTERFACE 0
	)
	(tile 28 46 INT_BUFS_L_X17Y54 INT_BUFS_L 0
	)
	(tile 28 47 IOI_X17Y54 IOI 6
		(primitive_site OLOGIC_X1Y108 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y108 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y108 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y109 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y109 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y109 ILOGIC internal 24)
	)
	(tile 28 48 CIOB_X17Y54 CIOB 2
		(primitive_site C6 IOBS bonded 7)
		(primitive_site B6 IOBM bonded 7)
	)
	(tile 28 49 CLKV_X17Y54 CLKV 0
	)
	(tile 28 50 INT_BUFS_R_X18Y54 INT_BUFS_R 0
	)
	(tile 28 51 INT_X18Y54 INT 1
		(primitive_site TIEOFF_X18Y54 TIEOFF internal 3)
	)
	(tile 28 52 CLBLM_X18Y54 CLBLM 2
		(primitive_site SLICE_X28Y54 SLICEM internal 50)
		(primitive_site SLICE_X29Y54 SLICEL internal 45)
	)
	(tile 28 53 INT_X19Y54 INT 1
		(primitive_site TIEOFF_X19Y54 TIEOFF internal 3)
	)
	(tile 28 54 CLBLL_X19Y54 CLBLL 2
		(primitive_site SLICE_X30Y54 SLICEL internal 45)
		(primitive_site SLICE_X31Y54 SLICEL internal 45)
	)
	(tile 28 55 INT_X20Y54 INT 1
		(primitive_site TIEOFF_X20Y54 TIEOFF internal 3)
	)
	(tile 28 56 CLBLM_X20Y54 CLBLM 2
		(primitive_site SLICE_X32Y54 SLICEM internal 50)
		(primitive_site SLICE_X33Y54 SLICEL internal 45)
	)
	(tile 28 57 INT_X21Y54 INT 1
		(primitive_site TIEOFF_X21Y54 TIEOFF internal 3)
	)
	(tile 28 58 CLBLL_X21Y54 CLBLL 2
		(primitive_site SLICE_X34Y54 SLICEL internal 45)
		(primitive_site SLICE_X35Y54 SLICEL internal 45)
	)
	(tile 28 59 CFG_VBRK_X21Y54 CFG_VBRK 0
	)
	(tile 28 60 INT_X22Y54 INT 1
		(primitive_site TIEOFF_X22Y54 TIEOFF internal 3)
	)
	(tile 28 61 CLBLM_X22Y54 CLBLM 2
		(primitive_site SLICE_X36Y54 SLICEM internal 50)
		(primitive_site SLICE_X37Y54 SLICEL internal 45)
	)
	(tile 28 62 INT_X23Y54 INT 1
		(primitive_site TIEOFF_X23Y54 TIEOFF internal 3)
	)
	(tile 28 63 CLBLL_X23Y54 CLBLL 2
		(primitive_site SLICE_X38Y54 SLICEL internal 45)
		(primitive_site SLICE_X39Y54 SLICEL internal 45)
	)
	(tile 28 64 INT_X24Y54 INT 1
		(primitive_site TIEOFF_X24Y54 TIEOFF internal 3)
	)
	(tile 28 65 CLBLM_X24Y54 CLBLM 2
		(primitive_site SLICE_X40Y54 SLICEM internal 50)
		(primitive_site SLICE_X41Y54 SLICEL internal 45)
	)
	(tile 28 66 INT_X25Y54 INT 1
		(primitive_site TIEOFF_X25Y54 TIEOFF internal 3)
	)
	(tile 28 67 CLBLL_X25Y54 CLBLL 2
		(primitive_site SLICE_X42Y54 SLICEL internal 45)
		(primitive_site SLICE_X43Y54 SLICEL internal 45)
	)
	(tile 28 68 CFG_VBRK_X25Y54 CFG_VBRK 0
	)
	(tile 28 69 INT_X26Y54 INT 1
		(primitive_site TIEOFF_X26Y54 TIEOFF internal 3)
	)
	(tile 28 70 INT_INTERFACE_X26Y54 INT_INTERFACE 0
	)
	(tile 28 71 NULL_X71Y60 NULL 0
	)
	(tile 28 72 INT_X27Y54 INT 1
		(primitive_site TIEOFF_X27Y54 TIEOFF internal 3)
	)
	(tile 28 73 CLBLM_X27Y54 CLBLM 2
		(primitive_site SLICE_X44Y54 SLICEM internal 50)
		(primitive_site SLICE_X45Y54 SLICEL internal 45)
	)
	(tile 28 74 INT_X28Y54 INT 1
		(primitive_site TIEOFF_X28Y54 TIEOFF internal 3)
	)
	(tile 28 75 CLBLL_X28Y54 CLBLL 2
		(primitive_site SLICE_X46Y54 SLICEL internal 45)
		(primitive_site SLICE_X47Y54 SLICEL internal 45)
	)
	(tile 28 76 INT_X29Y54 INT 1
		(primitive_site TIEOFF_X29Y54 TIEOFF internal 3)
	)
	(tile 28 77 CLBLM_X29Y54 CLBLM 2
		(primitive_site SLICE_X48Y54 SLICEM internal 50)
		(primitive_site SLICE_X49Y54 SLICEL internal 45)
	)
	(tile 28 78 INT_X30Y54 INT 1
		(primitive_site TIEOFF_X30Y54 TIEOFF internal 3)
	)
	(tile 28 79 CLBLL_X30Y54 CLBLL 2
		(primitive_site SLICE_X50Y54 SLICEL internal 45)
		(primitive_site SLICE_X51Y54 SLICEL internal 45)
	)
	(tile 28 80 CFG_VBRK_X30Y54 CFG_VBRK 0
	)
	(tile 28 81 INT_X31Y54 INT 1
		(primitive_site TIEOFF_X31Y54 TIEOFF internal 3)
	)
	(tile 28 82 INT_INTERFACE_X31Y54 INT_INTERFACE 0
	)
	(tile 28 83 INT_BUFS_L_X31Y54 INT_BUFS_L 0
	)
	(tile 28 84 IOI_X31Y54 IOI 6
		(primitive_site OLOGIC_X2Y108 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y108 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y108 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y109 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y109 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y109 ILOGIC internal 24)
	)
	(tile 28 85 RIOB_X31Y54 RIOB 2
		(primitive_site IOB_X2Y108 IOBS unbonded 7)
		(primitive_site IOB_X2Y109 IOBM unbonded 7)
	)
	(tile 28 86 INT_BUFS_R_X32Y54 INT_BUFS_R 0
	)
	(tile 28 87 CFG_VBRK_X32Y54 CFG_VBRK 0
	)
	(tile 28 88 INT_X32Y54 INT 1
		(primitive_site TIEOFF_X32Y54 TIEOFF internal 3)
	)
	(tile 28 89 CLBLM_X32Y54 CLBLM 2
		(primitive_site SLICE_X52Y54 SLICEM internal 50)
		(primitive_site SLICE_X53Y54 SLICEL internal 45)
	)
	(tile 28 90 INT_X33Y54 INT 1
		(primitive_site TIEOFF_X33Y54 TIEOFF internal 3)
	)
	(tile 28 91 CLBLL_X33Y54 CLBLL 2
		(primitive_site SLICE_X54Y54 SLICEL internal 45)
		(primitive_site SLICE_X55Y54 SLICEL internal 45)
	)
	(tile 28 92 INT_X34Y54 INT 1
		(primitive_site TIEOFF_X34Y54 TIEOFF internal 3)
	)
	(tile 28 93 CLBLM_X34Y54 CLBLM 2
		(primitive_site SLICE_X56Y54 SLICEM internal 50)
		(primitive_site SLICE_X57Y54 SLICEL internal 45)
	)
	(tile 28 94 INT_X35Y54 INT 1
		(primitive_site TIEOFF_X35Y54 TIEOFF internal 3)
	)
	(tile 28 95 CLBLL_X35Y54 CLBLL 2
		(primitive_site SLICE_X58Y54 SLICEL internal 45)
		(primitive_site SLICE_X59Y54 SLICEL internal 45)
	)
	(tile 28 96 INT_X36Y54 INT 1
		(primitive_site TIEOFF_X36Y54 TIEOFF internal 3)
	)
	(tile 28 97 INT_INTERFACE_X36Y54 INT_INTERFACE 0
	)
	(tile 28 98 NULL_X98Y60 NULL 0
	)
	(tile 28 99 CFG_VBRK_X36Y54 CFG_VBRK 0
	)
	(tile 28 100 INT_X37Y54 INT 1
		(primitive_site TIEOFF_X37Y54 TIEOFF internal 3)
	)
	(tile 28 101 GTP_INT_INTERFACE_X37Y54 GTP_INT_INTERFACE 0
	)
	(tile 28 102 R_TERM_INT_X37Y54 R_TERM_INT 0
	)
	(tile 28 103 NULL_X103Y60 NULL 0
	)
	(tile 29 0 LIOB_X0Y53 LIOB 2
		(primitive_site G15 IOBS bonded 7)
		(primitive_site G14 IOBM bonded 7)
	)
	(tile 29 1 L_TERM_INT_X0Y53 L_TERM_INT 0
	)
	(tile 29 2 INT_X0Y53 INT 1
		(primitive_site TIEOFF_X0Y53 TIEOFF internal 3)
	)
	(tile 29 3 INT_INTERFACE_X0Y53 INT_INTERFACE 0
	)
	(tile 29 4 IOI_X0Y53 IOI 6
		(primitive_site OLOGIC_X0Y106 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y106 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y106 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y107 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y107 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y107 ILOGIC internal 24)
	)
	(tile 29 5 INT_X1Y53 INT 1
		(primitive_site TIEOFF_X1Y53 TIEOFF internal 3)
	)
	(tile 29 6 CLBLM_X1Y53 CLBLM 2
		(primitive_site SLICE_X0Y53 SLICEM internal 50)
		(primitive_site SLICE_X1Y53 SLICEL internal 45)
	)
	(tile 29 7 INT_X2Y53 INT 1
		(primitive_site TIEOFF_X2Y53 TIEOFF internal 3)
	)
	(tile 29 8 CLBLL_X2Y53 CLBLL 2
		(primitive_site SLICE_X2Y53 SLICEL internal 45)
		(primitive_site SLICE_X3Y53 SLICEL internal 45)
	)
	(tile 29 9 CFG_VBRK_X2Y53 CFG_VBRK 0
	)
	(tile 29 10 INT_X3Y53 INT 1
		(primitive_site TIEOFF_X3Y53 TIEOFF internal 3)
	)
	(tile 29 11 CLBLM_X3Y53 CLBLM 2
		(primitive_site SLICE_X4Y53 SLICEM internal 50)
		(primitive_site SLICE_X5Y53 SLICEL internal 45)
	)
	(tile 29 12 INT_X4Y53 INT 1
		(primitive_site TIEOFF_X4Y53 TIEOFF internal 3)
	)
	(tile 29 13 CLBLL_X4Y53 CLBLL 2
		(primitive_site SLICE_X6Y53 SLICEL internal 45)
		(primitive_site SLICE_X7Y53 SLICEL internal 45)
	)
	(tile 29 14 INT_X5Y53 INT 1
		(primitive_site TIEOFF_X5Y53 TIEOFF internal 3)
	)
	(tile 29 15 INT_INTERFACE_X5Y53 INT_INTERFACE 0
	)
	(tile 29 16 NULL_X16Y59 NULL 0
	)
	(tile 29 17 CFG_VBRK_X5Y53 CFG_VBRK 0
	)
	(tile 29 18 INT_X6Y53 INT 1
		(primitive_site TIEOFF_X6Y53 TIEOFF internal 3)
	)
	(tile 29 19 CLBLM_X6Y53 CLBLM 2
		(primitive_site SLICE_X8Y53 SLICEM internal 50)
		(primitive_site SLICE_X9Y53 SLICEL internal 45)
	)
	(tile 29 20 INT_X7Y53 INT 1
		(primitive_site TIEOFF_X7Y53 TIEOFF internal 3)
	)
	(tile 29 21 CLBLM_X7Y53 CLBLM 2
		(primitive_site SLICE_X10Y53 SLICEM internal 50)
		(primitive_site SLICE_X11Y53 SLICEL internal 45)
	)
	(tile 29 22 INT_X8Y53 INT 1
		(primitive_site TIEOFF_X8Y53 TIEOFF internal 3)
	)
	(tile 29 23 INT_INTERFACE_X8Y53 INT_INTERFACE 0
	)
	(tile 29 24 NULL_X24Y59 NULL 0
	)
	(tile 29 25 CFG_VBRK_X8Y53 CFG_VBRK 0
	)
	(tile 29 26 INT_X9Y53 INT 1
		(primitive_site TIEOFF_X9Y53 TIEOFF internal 3)
	)
	(tile 29 27 CLBLM_X9Y53 CLBLM 2
		(primitive_site SLICE_X12Y53 SLICEM internal 50)
		(primitive_site SLICE_X13Y53 SLICEL internal 45)
	)
	(tile 29 28 INT_X10Y53 INT 1
		(primitive_site TIEOFF_X10Y53 TIEOFF internal 3)
	)
	(tile 29 29 CLBLL_X10Y53 CLBLL 2
		(primitive_site SLICE_X14Y53 SLICEL internal 45)
		(primitive_site SLICE_X15Y53 SLICEL internal 45)
	)
	(tile 29 30 INT_X11Y53 INT 1
		(primitive_site TIEOFF_X11Y53 TIEOFF internal 3)
	)
	(tile 29 31 CLBLM_X11Y53 CLBLM 2
		(primitive_site SLICE_X16Y53 SLICEM internal 50)
		(primitive_site SLICE_X17Y53 SLICEL internal 45)
	)
	(tile 29 32 INT_X12Y53 INT 1
		(primitive_site TIEOFF_X12Y53 TIEOFF internal 3)
	)
	(tile 29 33 CLBLL_X12Y53 CLBLL 2
		(primitive_site SLICE_X18Y53 SLICEL internal 45)
		(primitive_site SLICE_X19Y53 SLICEL internal 45)
	)
	(tile 29 34 CFG_VBRK_X12Y53 CFG_VBRK 0
	)
	(tile 29 35 INT_X13Y53 INT 1
		(primitive_site TIEOFF_X13Y53 TIEOFF internal 3)
	)
	(tile 29 36 CLBLM_X13Y53 CLBLM 2
		(primitive_site SLICE_X20Y53 SLICEM internal 50)
		(primitive_site SLICE_X21Y53 SLICEL internal 45)
	)
	(tile 29 37 INT_X14Y53 INT 1
		(primitive_site TIEOFF_X14Y53 TIEOFF internal 3)
	)
	(tile 29 38 CLBLL_X14Y53 CLBLL 2
		(primitive_site SLICE_X22Y53 SLICEL internal 45)
		(primitive_site SLICE_X23Y53 SLICEL internal 45)
	)
	(tile 29 39 INT_X15Y53 INT 1
		(primitive_site TIEOFF_X15Y53 TIEOFF internal 3)
	)
	(tile 29 40 CLBLM_X15Y53 CLBLM 2
		(primitive_site SLICE_X24Y53 SLICEM internal 50)
		(primitive_site SLICE_X25Y53 SLICEL internal 45)
	)
	(tile 29 41 INT_X16Y53 INT 1
		(primitive_site TIEOFF_X16Y53 TIEOFF internal 3)
	)
	(tile 29 42 CLBLL_X16Y53 CLBLL 2
		(primitive_site SLICE_X26Y53 SLICEL internal 45)
		(primitive_site SLICE_X27Y53 SLICEL internal 45)
	)
	(tile 29 43 CFG_VBRK_X16Y53 CFG_VBRK 0
	)
	(tile 29 44 INT_X17Y53 INT 1
		(primitive_site TIEOFF_X17Y53 TIEOFF internal 3)
	)
	(tile 29 45 INT_INTERFACE_X17Y53 INT_INTERFACE 0
	)
	(tile 29 46 INT_BUFS_L_X17Y53 INT_BUFS_L 0
	)
	(tile 29 47 IOI_X17Y53 IOI 6
		(primitive_site OLOGIC_X1Y106 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y106 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y106 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y107 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y107 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y107 ILOGIC internal 24)
	)
	(tile 29 48 CIOB_X17Y53 CIOB 2
		(primitive_site A9 IOBS bonded 7)
		(primitive_site A8 IOBM bonded 7)
	)
	(tile 29 49 CLKV_X17Y53 CLKV 0
	)
	(tile 29 50 INT_BUFS_R_X18Y53 INT_BUFS_R 0
	)
	(tile 29 51 INT_X18Y53 INT 1
		(primitive_site TIEOFF_X18Y53 TIEOFF internal 3)
	)
	(tile 29 52 CLBLM_X18Y53 CLBLM 2
		(primitive_site SLICE_X28Y53 SLICEM internal 50)
		(primitive_site SLICE_X29Y53 SLICEL internal 45)
	)
	(tile 29 53 INT_X19Y53 INT 1
		(primitive_site TIEOFF_X19Y53 TIEOFF internal 3)
	)
	(tile 29 54 CLBLL_X19Y53 CLBLL 2
		(primitive_site SLICE_X30Y53 SLICEL internal 45)
		(primitive_site SLICE_X31Y53 SLICEL internal 45)
	)
	(tile 29 55 INT_X20Y53 INT 1
		(primitive_site TIEOFF_X20Y53 TIEOFF internal 3)
	)
	(tile 29 56 CLBLM_X20Y53 CLBLM 2
		(primitive_site SLICE_X32Y53 SLICEM internal 50)
		(primitive_site SLICE_X33Y53 SLICEL internal 45)
	)
	(tile 29 57 INT_X21Y53 INT 1
		(primitive_site TIEOFF_X21Y53 TIEOFF internal 3)
	)
	(tile 29 58 CLBLL_X21Y53 CLBLL 2
		(primitive_site SLICE_X34Y53 SLICEL internal 45)
		(primitive_site SLICE_X35Y53 SLICEL internal 45)
	)
	(tile 29 59 CFG_VBRK_X21Y53 CFG_VBRK 0
	)
	(tile 29 60 INT_X22Y53 INT 1
		(primitive_site TIEOFF_X22Y53 TIEOFF internal 3)
	)
	(tile 29 61 CLBLM_X22Y53 CLBLM 2
		(primitive_site SLICE_X36Y53 SLICEM internal 50)
		(primitive_site SLICE_X37Y53 SLICEL internal 45)
	)
	(tile 29 62 INT_X23Y53 INT 1
		(primitive_site TIEOFF_X23Y53 TIEOFF internal 3)
	)
	(tile 29 63 CLBLL_X23Y53 CLBLL 2
		(primitive_site SLICE_X38Y53 SLICEL internal 45)
		(primitive_site SLICE_X39Y53 SLICEL internal 45)
	)
	(tile 29 64 INT_X24Y53 INT 1
		(primitive_site TIEOFF_X24Y53 TIEOFF internal 3)
	)
	(tile 29 65 CLBLM_X24Y53 CLBLM 2
		(primitive_site SLICE_X40Y53 SLICEM internal 50)
		(primitive_site SLICE_X41Y53 SLICEL internal 45)
	)
	(tile 29 66 INT_X25Y53 INT 1
		(primitive_site TIEOFF_X25Y53 TIEOFF internal 3)
	)
	(tile 29 67 CLBLL_X25Y53 CLBLL 2
		(primitive_site SLICE_X42Y53 SLICEL internal 45)
		(primitive_site SLICE_X43Y53 SLICEL internal 45)
	)
	(tile 29 68 CFG_VBRK_X25Y53 CFG_VBRK 0
	)
	(tile 29 69 INT_X26Y53 INT 1
		(primitive_site TIEOFF_X26Y53 TIEOFF internal 3)
	)
	(tile 29 70 INT_INTERFACE_X26Y53 INT_INTERFACE 0
	)
	(tile 29 71 NULL_X71Y59 NULL 0
	)
	(tile 29 72 INT_X27Y53 INT 1
		(primitive_site TIEOFF_X27Y53 TIEOFF internal 3)
	)
	(tile 29 73 CLBLM_X27Y53 CLBLM 2
		(primitive_site SLICE_X44Y53 SLICEM internal 50)
		(primitive_site SLICE_X45Y53 SLICEL internal 45)
	)
	(tile 29 74 INT_X28Y53 INT 1
		(primitive_site TIEOFF_X28Y53 TIEOFF internal 3)
	)
	(tile 29 75 CLBLL_X28Y53 CLBLL 2
		(primitive_site SLICE_X46Y53 SLICEL internal 45)
		(primitive_site SLICE_X47Y53 SLICEL internal 45)
	)
	(tile 29 76 INT_X29Y53 INT 1
		(primitive_site TIEOFF_X29Y53 TIEOFF internal 3)
	)
	(tile 29 77 CLBLM_X29Y53 CLBLM 2
		(primitive_site SLICE_X48Y53 SLICEM internal 50)
		(primitive_site SLICE_X49Y53 SLICEL internal 45)
	)
	(tile 29 78 INT_X30Y53 INT 1
		(primitive_site TIEOFF_X30Y53 TIEOFF internal 3)
	)
	(tile 29 79 CLBLL_X30Y53 CLBLL 2
		(primitive_site SLICE_X50Y53 SLICEL internal 45)
		(primitive_site SLICE_X51Y53 SLICEL internal 45)
	)
	(tile 29 80 CFG_VBRK_X30Y53 CFG_VBRK 0
	)
	(tile 29 81 INT_X31Y53 INT 1
		(primitive_site TIEOFF_X31Y53 TIEOFF internal 3)
	)
	(tile 29 82 INT_INTERFACE_X31Y53 INT_INTERFACE 0
	)
	(tile 29 83 INT_BUFS_L_X31Y53 INT_BUFS_L 0
	)
	(tile 29 84 IOI_X31Y53 IOI 6
		(primitive_site OLOGIC_X2Y106 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y106 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y106 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y107 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y107 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y107 ILOGIC internal 24)
	)
	(tile 29 85 RIOB_X31Y53 RIOB 2
		(primitive_site IOB_X2Y106 IOBS unbonded 7)
		(primitive_site IOB_X2Y107 IOBM unbonded 7)
	)
	(tile 29 86 INT_BUFS_R_X32Y53 INT_BUFS_R 0
	)
	(tile 29 87 CFG_VBRK_X32Y53 CFG_VBRK 0
	)
	(tile 29 88 INT_X32Y53 INT 1
		(primitive_site TIEOFF_X32Y53 TIEOFF internal 3)
	)
	(tile 29 89 CLBLM_X32Y53 CLBLM 2
		(primitive_site SLICE_X52Y53 SLICEM internal 50)
		(primitive_site SLICE_X53Y53 SLICEL internal 45)
	)
	(tile 29 90 INT_X33Y53 INT 1
		(primitive_site TIEOFF_X33Y53 TIEOFF internal 3)
	)
	(tile 29 91 CLBLL_X33Y53 CLBLL 2
		(primitive_site SLICE_X54Y53 SLICEL internal 45)
		(primitive_site SLICE_X55Y53 SLICEL internal 45)
	)
	(tile 29 92 INT_X34Y53 INT 1
		(primitive_site TIEOFF_X34Y53 TIEOFF internal 3)
	)
	(tile 29 93 CLBLM_X34Y53 CLBLM 2
		(primitive_site SLICE_X56Y53 SLICEM internal 50)
		(primitive_site SLICE_X57Y53 SLICEL internal 45)
	)
	(tile 29 94 INT_X35Y53 INT 1
		(primitive_site TIEOFF_X35Y53 TIEOFF internal 3)
	)
	(tile 29 95 CLBLL_X35Y53 CLBLL 2
		(primitive_site SLICE_X58Y53 SLICEL internal 45)
		(primitive_site SLICE_X59Y53 SLICEL internal 45)
	)
	(tile 29 96 INT_X36Y53 INT 1
		(primitive_site TIEOFF_X36Y53 TIEOFF internal 3)
	)
	(tile 29 97 INT_INTERFACE_X36Y53 INT_INTERFACE 0
	)
	(tile 29 98 NULL_X98Y59 NULL 0
	)
	(tile 29 99 CFG_VBRK_X36Y53 CFG_VBRK 0
	)
	(tile 29 100 INT_X37Y53 INT 1
		(primitive_site TIEOFF_X37Y53 TIEOFF internal 3)
	)
	(tile 29 101 GTP_INT_INTERFACE_X37Y53 GTP_INT_INTERFACE 0
	)
	(tile 29 102 R_TERM_INT_X37Y53 R_TERM_INT 0
	)
	(tile 29 103 NULL_X103Y59 NULL 0
	)
	(tile 30 0 LIOB_X0Y52 LIOB 2
		(primitive_site A14 IOBS bonded 7)
		(primitive_site B14 IOBM bonded 7)
	)
	(tile 30 1 L_TERM_INT_X0Y52 L_TERM_INT 0
	)
	(tile 30 2 INT_X0Y52 INT 1
		(primitive_site TIEOFF_X0Y52 TIEOFF internal 3)
	)
	(tile 30 3 INT_INTERFACE_X0Y52 INT_INTERFACE 0
	)
	(tile 30 4 IOI_X0Y52 IOI 6
		(primitive_site OLOGIC_X0Y104 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y104 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y104 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y105 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y105 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y105 ILOGIC internal 24)
	)
	(tile 30 5 INT_X1Y52 INT 1
		(primitive_site TIEOFF_X1Y52 TIEOFF internal 3)
	)
	(tile 30 6 CLBLM_X1Y52 CLBLM 2
		(primitive_site SLICE_X0Y52 SLICEM internal 50)
		(primitive_site SLICE_X1Y52 SLICEL internal 45)
	)
	(tile 30 7 INT_X2Y52 INT 1
		(primitive_site TIEOFF_X2Y52 TIEOFF internal 3)
	)
	(tile 30 8 CLBLL_X2Y52 CLBLL 2
		(primitive_site SLICE_X2Y52 SLICEL internal 45)
		(primitive_site SLICE_X3Y52 SLICEL internal 45)
	)
	(tile 30 9 CFG_VBRK_X2Y52 CFG_VBRK 0
	)
	(tile 30 10 INT_X3Y52 INT 1
		(primitive_site TIEOFF_X3Y52 TIEOFF internal 3)
	)
	(tile 30 11 CLBLM_X3Y52 CLBLM 2
		(primitive_site SLICE_X4Y52 SLICEM internal 50)
		(primitive_site SLICE_X5Y52 SLICEL internal 45)
	)
	(tile 30 12 INT_X4Y52 INT 1
		(primitive_site TIEOFF_X4Y52 TIEOFF internal 3)
	)
	(tile 30 13 CLBLL_X4Y52 CLBLL 2
		(primitive_site SLICE_X6Y52 SLICEL internal 45)
		(primitive_site SLICE_X7Y52 SLICEL internal 45)
	)
	(tile 30 14 INT_X5Y52 INT 1
		(primitive_site TIEOFF_X5Y52 TIEOFF internal 3)
	)
	(tile 30 15 INT_INTERFACE_X5Y52 INT_INTERFACE 0
	)
	(tile 30 16 NULL_X16Y58 NULL 0
	)
	(tile 30 17 CFG_VBRK_X5Y52 CFG_VBRK 0
	)
	(tile 30 18 INT_X6Y52 INT 1
		(primitive_site TIEOFF_X6Y52 TIEOFF internal 3)
	)
	(tile 30 19 CLBLM_X6Y52 CLBLM 2
		(primitive_site SLICE_X8Y52 SLICEM internal 50)
		(primitive_site SLICE_X9Y52 SLICEL internal 45)
	)
	(tile 30 20 INT_X7Y52 INT 1
		(primitive_site TIEOFF_X7Y52 TIEOFF internal 3)
	)
	(tile 30 21 CLBLM_X7Y52 CLBLM 2
		(primitive_site SLICE_X10Y52 SLICEM internal 50)
		(primitive_site SLICE_X11Y52 SLICEL internal 45)
	)
	(tile 30 22 INT_X8Y52 INT 1
		(primitive_site TIEOFF_X8Y52 TIEOFF internal 3)
	)
	(tile 30 23 INT_INTERFACE_X8Y52 INT_INTERFACE 0
	)
	(tile 30 24 NULL_X24Y58 NULL 0
	)
	(tile 30 25 CFG_VBRK_X8Y52 CFG_VBRK 0
	)
	(tile 30 26 INT_X9Y52 INT 1
		(primitive_site TIEOFF_X9Y52 TIEOFF internal 3)
	)
	(tile 30 27 CLBLM_X9Y52 CLBLM 2
		(primitive_site SLICE_X12Y52 SLICEM internal 50)
		(primitive_site SLICE_X13Y52 SLICEL internal 45)
	)
	(tile 30 28 INT_X10Y52 INT 1
		(primitive_site TIEOFF_X10Y52 TIEOFF internal 3)
	)
	(tile 30 29 CLBLL_X10Y52 CLBLL 2
		(primitive_site SLICE_X14Y52 SLICEL internal 45)
		(primitive_site SLICE_X15Y52 SLICEL internal 45)
	)
	(tile 30 30 INT_X11Y52 INT 1
		(primitive_site TIEOFF_X11Y52 TIEOFF internal 3)
	)
	(tile 30 31 CLBLM_X11Y52 CLBLM 2
		(primitive_site SLICE_X16Y52 SLICEM internal 50)
		(primitive_site SLICE_X17Y52 SLICEL internal 45)
	)
	(tile 30 32 INT_X12Y52 INT 1
		(primitive_site TIEOFF_X12Y52 TIEOFF internal 3)
	)
	(tile 30 33 CLBLL_X12Y52 CLBLL 2
		(primitive_site SLICE_X18Y52 SLICEL internal 45)
		(primitive_site SLICE_X19Y52 SLICEL internal 45)
	)
	(tile 30 34 CFG_VBRK_X12Y52 CFG_VBRK 0
	)
	(tile 30 35 INT_X13Y52 INT 1
		(primitive_site TIEOFF_X13Y52 TIEOFF internal 3)
	)
	(tile 30 36 CLBLM_X13Y52 CLBLM 2
		(primitive_site SLICE_X20Y52 SLICEM internal 50)
		(primitive_site SLICE_X21Y52 SLICEL internal 45)
	)
	(tile 30 37 INT_X14Y52 INT 1
		(primitive_site TIEOFF_X14Y52 TIEOFF internal 3)
	)
	(tile 30 38 CLBLL_X14Y52 CLBLL 2
		(primitive_site SLICE_X22Y52 SLICEL internal 45)
		(primitive_site SLICE_X23Y52 SLICEL internal 45)
	)
	(tile 30 39 INT_X15Y52 INT 1
		(primitive_site TIEOFF_X15Y52 TIEOFF internal 3)
	)
	(tile 30 40 CLBLM_X15Y52 CLBLM 2
		(primitive_site SLICE_X24Y52 SLICEM internal 50)
		(primitive_site SLICE_X25Y52 SLICEL internal 45)
	)
	(tile 30 41 INT_X16Y52 INT 1
		(primitive_site TIEOFF_X16Y52 TIEOFF internal 3)
	)
	(tile 30 42 CLBLL_X16Y52 CLBLL 2
		(primitive_site SLICE_X26Y52 SLICEL internal 45)
		(primitive_site SLICE_X27Y52 SLICEL internal 45)
	)
	(tile 30 43 CFG_VBRK_X16Y52 CFG_VBRK 0
	)
	(tile 30 44 INT_X17Y52 INT 1
		(primitive_site TIEOFF_X17Y52 TIEOFF internal 3)
	)
	(tile 30 45 INT_INTERFACE_X17Y52 INT_INTERFACE 0
	)
	(tile 30 46 INT_BUFS_L_X17Y52 INT_BUFS_L 0
	)
	(tile 30 47 IOI_X17Y52 IOI 6
		(primitive_site OLOGIC_X1Y104 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y104 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y104 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y105 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y105 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y105 ILOGIC internal 24)
	)
	(tile 30 48 CIOB_X17Y52 CIOB 2
		(primitive_site E7 IOBS bonded 7)
		(primitive_site D7 IOBM bonded 7)
	)
	(tile 30 49 CLKV_X17Y52 CLKV 0
	)
	(tile 30 50 INT_BUFS_R_X18Y52 INT_BUFS_R 0
	)
	(tile 30 51 INT_X18Y52 INT 1
		(primitive_site TIEOFF_X18Y52 TIEOFF internal 3)
	)
	(tile 30 52 CLBLM_X18Y52 CLBLM 2
		(primitive_site SLICE_X28Y52 SLICEM internal 50)
		(primitive_site SLICE_X29Y52 SLICEL internal 45)
	)
	(tile 30 53 INT_X19Y52 INT 1
		(primitive_site TIEOFF_X19Y52 TIEOFF internal 3)
	)
	(tile 30 54 CLBLL_X19Y52 CLBLL 2
		(primitive_site SLICE_X30Y52 SLICEL internal 45)
		(primitive_site SLICE_X31Y52 SLICEL internal 45)
	)
	(tile 30 55 INT_X20Y52 INT 1
		(primitive_site TIEOFF_X20Y52 TIEOFF internal 3)
	)
	(tile 30 56 CLBLM_X20Y52 CLBLM 2
		(primitive_site SLICE_X32Y52 SLICEM internal 50)
		(primitive_site SLICE_X33Y52 SLICEL internal 45)
	)
	(tile 30 57 INT_X21Y52 INT 1
		(primitive_site TIEOFF_X21Y52 TIEOFF internal 3)
	)
	(tile 30 58 CLBLL_X21Y52 CLBLL 2
		(primitive_site SLICE_X34Y52 SLICEL internal 45)
		(primitive_site SLICE_X35Y52 SLICEL internal 45)
	)
	(tile 30 59 CFG_VBRK_X21Y52 CFG_VBRK 0
	)
	(tile 30 60 INT_X22Y52 INT 1
		(primitive_site TIEOFF_X22Y52 TIEOFF internal 3)
	)
	(tile 30 61 CLBLM_X22Y52 CLBLM 2
		(primitive_site SLICE_X36Y52 SLICEM internal 50)
		(primitive_site SLICE_X37Y52 SLICEL internal 45)
	)
	(tile 30 62 INT_X23Y52 INT 1
		(primitive_site TIEOFF_X23Y52 TIEOFF internal 3)
	)
	(tile 30 63 CLBLL_X23Y52 CLBLL 2
		(primitive_site SLICE_X38Y52 SLICEL internal 45)
		(primitive_site SLICE_X39Y52 SLICEL internal 45)
	)
	(tile 30 64 INT_X24Y52 INT 1
		(primitive_site TIEOFF_X24Y52 TIEOFF internal 3)
	)
	(tile 30 65 CLBLM_X24Y52 CLBLM 2
		(primitive_site SLICE_X40Y52 SLICEM internal 50)
		(primitive_site SLICE_X41Y52 SLICEL internal 45)
	)
	(tile 30 66 INT_X25Y52 INT 1
		(primitive_site TIEOFF_X25Y52 TIEOFF internal 3)
	)
	(tile 30 67 CLBLL_X25Y52 CLBLL 2
		(primitive_site SLICE_X42Y52 SLICEL internal 45)
		(primitive_site SLICE_X43Y52 SLICEL internal 45)
	)
	(tile 30 68 CFG_VBRK_X25Y52 CFG_VBRK 0
	)
	(tile 30 69 INT_X26Y52 INT 1
		(primitive_site TIEOFF_X26Y52 TIEOFF internal 3)
	)
	(tile 30 70 INT_INTERFACE_X26Y52 INT_INTERFACE 0
	)
	(tile 30 71 NULL_X71Y58 NULL 0
	)
	(tile 30 72 INT_X27Y52 INT 1
		(primitive_site TIEOFF_X27Y52 TIEOFF internal 3)
	)
	(tile 30 73 CLBLM_X27Y52 CLBLM 2
		(primitive_site SLICE_X44Y52 SLICEM internal 50)
		(primitive_site SLICE_X45Y52 SLICEL internal 45)
	)
	(tile 30 74 INT_X28Y52 INT 1
		(primitive_site TIEOFF_X28Y52 TIEOFF internal 3)
	)
	(tile 30 75 CLBLL_X28Y52 CLBLL 2
		(primitive_site SLICE_X46Y52 SLICEL internal 45)
		(primitive_site SLICE_X47Y52 SLICEL internal 45)
	)
	(tile 30 76 INT_X29Y52 INT 1
		(primitive_site TIEOFF_X29Y52 TIEOFF internal 3)
	)
	(tile 30 77 CLBLM_X29Y52 CLBLM 2
		(primitive_site SLICE_X48Y52 SLICEM internal 50)
		(primitive_site SLICE_X49Y52 SLICEL internal 45)
	)
	(tile 30 78 INT_X30Y52 INT 1
		(primitive_site TIEOFF_X30Y52 TIEOFF internal 3)
	)
	(tile 30 79 CLBLL_X30Y52 CLBLL 2
		(primitive_site SLICE_X50Y52 SLICEL internal 45)
		(primitive_site SLICE_X51Y52 SLICEL internal 45)
	)
	(tile 30 80 CFG_VBRK_X30Y52 CFG_VBRK 0
	)
	(tile 30 81 INT_X31Y52 INT 1
		(primitive_site TIEOFF_X31Y52 TIEOFF internal 3)
	)
	(tile 30 82 INT_INTERFACE_X31Y52 INT_INTERFACE 0
	)
	(tile 30 83 INT_BUFS_L_X31Y52 INT_BUFS_L 0
	)
	(tile 30 84 IOI_X31Y52 IOI 6
		(primitive_site OLOGIC_X2Y104 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y104 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y104 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y105 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y105 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y105 ILOGIC internal 24)
	)
	(tile 30 85 RIOB_X31Y52 RIOB 2
		(primitive_site IOB_X2Y104 IOBS unbonded 7)
		(primitive_site IOB_X2Y105 IOBM unbonded 7)
	)
	(tile 30 86 INT_BUFS_R_X32Y52 INT_BUFS_R 0
	)
	(tile 30 87 CFG_VBRK_X32Y52 CFG_VBRK 0
	)
	(tile 30 88 INT_X32Y52 INT 1
		(primitive_site TIEOFF_X32Y52 TIEOFF internal 3)
	)
	(tile 30 89 CLBLM_X32Y52 CLBLM 2
		(primitive_site SLICE_X52Y52 SLICEM internal 50)
		(primitive_site SLICE_X53Y52 SLICEL internal 45)
	)
	(tile 30 90 INT_X33Y52 INT 1
		(primitive_site TIEOFF_X33Y52 TIEOFF internal 3)
	)
	(tile 30 91 CLBLL_X33Y52 CLBLL 2
		(primitive_site SLICE_X54Y52 SLICEL internal 45)
		(primitive_site SLICE_X55Y52 SLICEL internal 45)
	)
	(tile 30 92 INT_X34Y52 INT 1
		(primitive_site TIEOFF_X34Y52 TIEOFF internal 3)
	)
	(tile 30 93 CLBLM_X34Y52 CLBLM 2
		(primitive_site SLICE_X56Y52 SLICEM internal 50)
		(primitive_site SLICE_X57Y52 SLICEL internal 45)
	)
	(tile 30 94 INT_X35Y52 INT 1
		(primitive_site TIEOFF_X35Y52 TIEOFF internal 3)
	)
	(tile 30 95 CLBLL_X35Y52 CLBLL 2
		(primitive_site SLICE_X58Y52 SLICEL internal 45)
		(primitive_site SLICE_X59Y52 SLICEL internal 45)
	)
	(tile 30 96 INT_X36Y52 INT 1
		(primitive_site TIEOFF_X36Y52 TIEOFF internal 3)
	)
	(tile 30 97 INT_INTERFACE_X36Y52 INT_INTERFACE 0
	)
	(tile 30 98 NULL_X98Y58 NULL 0
	)
	(tile 30 99 CFG_VBRK_X36Y52 CFG_VBRK 0
	)
	(tile 30 100 INT_X37Y52 INT 1
		(primitive_site TIEOFF_X37Y52 TIEOFF internal 3)
	)
	(tile 30 101 GTP_INT_INTERFACE_X37Y52 GTP_INT_INTERFACE 0
	)
	(tile 30 102 R_TERM_INT_X37Y52 R_TERM_INT 0
	)
	(tile 30 103 NULL_X103Y58 NULL 0
	)
	(tile 31 0 LIOB_X0Y51 LIOB 2
		(primitive_site F13 IOBS bonded 7)
		(primitive_site G13 IOBM bonded 7)
	)
	(tile 31 1 L_TERM_INT_X0Y51 L_TERM_INT 0
	)
	(tile 31 2 INT_X0Y51 INT 1
		(primitive_site TIEOFF_X0Y51 TIEOFF internal 3)
	)
	(tile 31 3 INT_INTERFACE_X0Y51 INT_INTERFACE 0
	)
	(tile 31 4 IOI_X0Y51 IOI 6
		(primitive_site OLOGIC_X0Y102 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y102 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y102 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y103 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y103 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y103 ILOGIC internal 24)
	)
	(tile 31 5 INT_X1Y51 INT 1
		(primitive_site TIEOFF_X1Y51 TIEOFF internal 3)
	)
	(tile 31 6 CLBLM_X1Y51 CLBLM 2
		(primitive_site SLICE_X0Y51 SLICEM internal 50)
		(primitive_site SLICE_X1Y51 SLICEL internal 45)
	)
	(tile 31 7 INT_X2Y51 INT 1
		(primitive_site TIEOFF_X2Y51 TIEOFF internal 3)
	)
	(tile 31 8 CLBLL_X2Y51 CLBLL 2
		(primitive_site SLICE_X2Y51 SLICEL internal 45)
		(primitive_site SLICE_X3Y51 SLICEL internal 45)
	)
	(tile 31 9 CFG_VBRK_X2Y51 CFG_VBRK 0
	)
	(tile 31 10 INT_X3Y51 INT 1
		(primitive_site TIEOFF_X3Y51 TIEOFF internal 3)
	)
	(tile 31 11 CLBLM_X3Y51 CLBLM 2
		(primitive_site SLICE_X4Y51 SLICEM internal 50)
		(primitive_site SLICE_X5Y51 SLICEL internal 45)
	)
	(tile 31 12 INT_X4Y51 INT 1
		(primitive_site TIEOFF_X4Y51 TIEOFF internal 3)
	)
	(tile 31 13 CLBLL_X4Y51 CLBLL 2
		(primitive_site SLICE_X6Y51 SLICEL internal 45)
		(primitive_site SLICE_X7Y51 SLICEL internal 45)
	)
	(tile 31 14 INT_X5Y51 INT 1
		(primitive_site TIEOFF_X5Y51 TIEOFF internal 3)
	)
	(tile 31 15 INT_INTERFACE_X5Y51 INT_INTERFACE 0
	)
	(tile 31 16 NULL_X16Y57 NULL 0
	)
	(tile 31 17 CFG_VBRK_X5Y51 CFG_VBRK 0
	)
	(tile 31 18 INT_X6Y51 INT 1
		(primitive_site TIEOFF_X6Y51 TIEOFF internal 3)
	)
	(tile 31 19 CLBLM_X6Y51 CLBLM 2
		(primitive_site SLICE_X8Y51 SLICEM internal 50)
		(primitive_site SLICE_X9Y51 SLICEL internal 45)
	)
	(tile 31 20 INT_X7Y51 INT 1
		(primitive_site TIEOFF_X7Y51 TIEOFF internal 3)
	)
	(tile 31 21 CLBLM_X7Y51 CLBLM 2
		(primitive_site SLICE_X10Y51 SLICEM internal 50)
		(primitive_site SLICE_X11Y51 SLICEL internal 45)
	)
	(tile 31 22 INT_X8Y51 INT 1
		(primitive_site TIEOFF_X8Y51 TIEOFF internal 3)
	)
	(tile 31 23 INT_INTERFACE_X8Y51 INT_INTERFACE 0
	)
	(tile 31 24 NULL_X24Y57 NULL 0
	)
	(tile 31 25 CFG_VBRK_X8Y51 CFG_VBRK 0
	)
	(tile 31 26 INT_X9Y51 INT 1
		(primitive_site TIEOFF_X9Y51 TIEOFF internal 3)
	)
	(tile 31 27 CLBLM_X9Y51 CLBLM 2
		(primitive_site SLICE_X12Y51 SLICEM internal 50)
		(primitive_site SLICE_X13Y51 SLICEL internal 45)
	)
	(tile 31 28 INT_X10Y51 INT 1
		(primitive_site TIEOFF_X10Y51 TIEOFF internal 3)
	)
	(tile 31 29 CLBLL_X10Y51 CLBLL 2
		(primitive_site SLICE_X14Y51 SLICEL internal 45)
		(primitive_site SLICE_X15Y51 SLICEL internal 45)
	)
	(tile 31 30 INT_X11Y51 INT 1
		(primitive_site TIEOFF_X11Y51 TIEOFF internal 3)
	)
	(tile 31 31 CLBLM_X11Y51 CLBLM 2
		(primitive_site SLICE_X16Y51 SLICEM internal 50)
		(primitive_site SLICE_X17Y51 SLICEL internal 45)
	)
	(tile 31 32 INT_X12Y51 INT 1
		(primitive_site TIEOFF_X12Y51 TIEOFF internal 3)
	)
	(tile 31 33 CLBLL_X12Y51 CLBLL 2
		(primitive_site SLICE_X18Y51 SLICEL internal 45)
		(primitive_site SLICE_X19Y51 SLICEL internal 45)
	)
	(tile 31 34 CFG_VBRK_X12Y51 CFG_VBRK 0
	)
	(tile 31 35 INT_X13Y51 INT 1
		(primitive_site TIEOFF_X13Y51 TIEOFF internal 3)
	)
	(tile 31 36 CLBLM_X13Y51 CLBLM 2
		(primitive_site SLICE_X20Y51 SLICEM internal 50)
		(primitive_site SLICE_X21Y51 SLICEL internal 45)
	)
	(tile 31 37 INT_X14Y51 INT 1
		(primitive_site TIEOFF_X14Y51 TIEOFF internal 3)
	)
	(tile 31 38 CLBLL_X14Y51 CLBLL 2
		(primitive_site SLICE_X22Y51 SLICEL internal 45)
		(primitive_site SLICE_X23Y51 SLICEL internal 45)
	)
	(tile 31 39 INT_X15Y51 INT 1
		(primitive_site TIEOFF_X15Y51 TIEOFF internal 3)
	)
	(tile 31 40 CLBLM_X15Y51 CLBLM 2
		(primitive_site SLICE_X24Y51 SLICEM internal 50)
		(primitive_site SLICE_X25Y51 SLICEL internal 45)
	)
	(tile 31 41 INT_X16Y51 INT 1
		(primitive_site TIEOFF_X16Y51 TIEOFF internal 3)
	)
	(tile 31 42 CLBLL_X16Y51 CLBLL 2
		(primitive_site SLICE_X26Y51 SLICEL internal 45)
		(primitive_site SLICE_X27Y51 SLICEL internal 45)
	)
	(tile 31 43 CFG_VBRK_X16Y51 CFG_VBRK 0
	)
	(tile 31 44 INT_X17Y51 INT 1
		(primitive_site TIEOFF_X17Y51 TIEOFF internal 3)
	)
	(tile 31 45 INT_INTERFACE_X17Y51 INT_INTERFACE 0
	)
	(tile 31 46 INT_BUFS_L_X17Y51 INT_BUFS_L 0
	)
	(tile 31 47 IOI_X17Y51 IOI 6
		(primitive_site OLOGIC_X1Y102 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y102 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y102 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y103 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y103 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y103 ILOGIC internal 24)
	)
	(tile 31 48 CIOB_X17Y51 CIOB 2
		(primitive_site C10 IOBS bonded 7)
		(primitive_site B10 IOBM bonded 7)
	)
	(tile 31 49 CLKV_X17Y51 CLKV 0
	)
	(tile 31 50 INT_BUFS_R_X18Y51 INT_BUFS_R 0
	)
	(tile 31 51 INT_X18Y51 INT 1
		(primitive_site TIEOFF_X18Y51 TIEOFF internal 3)
	)
	(tile 31 52 CLBLM_X18Y51 CLBLM 2
		(primitive_site SLICE_X28Y51 SLICEM internal 50)
		(primitive_site SLICE_X29Y51 SLICEL internal 45)
	)
	(tile 31 53 INT_X19Y51 INT 1
		(primitive_site TIEOFF_X19Y51 TIEOFF internal 3)
	)
	(tile 31 54 CLBLL_X19Y51 CLBLL 2
		(primitive_site SLICE_X30Y51 SLICEL internal 45)
		(primitive_site SLICE_X31Y51 SLICEL internal 45)
	)
	(tile 31 55 INT_X20Y51 INT 1
		(primitive_site TIEOFF_X20Y51 TIEOFF internal 3)
	)
	(tile 31 56 CLBLM_X20Y51 CLBLM 2
		(primitive_site SLICE_X32Y51 SLICEM internal 50)
		(primitive_site SLICE_X33Y51 SLICEL internal 45)
	)
	(tile 31 57 INT_X21Y51 INT 1
		(primitive_site TIEOFF_X21Y51 TIEOFF internal 3)
	)
	(tile 31 58 CLBLL_X21Y51 CLBLL 2
		(primitive_site SLICE_X34Y51 SLICEL internal 45)
		(primitive_site SLICE_X35Y51 SLICEL internal 45)
	)
	(tile 31 59 CFG_VBRK_X21Y51 CFG_VBRK 0
	)
	(tile 31 60 INT_X22Y51 INT 1
		(primitive_site TIEOFF_X22Y51 TIEOFF internal 3)
	)
	(tile 31 61 CLBLM_X22Y51 CLBLM 2
		(primitive_site SLICE_X36Y51 SLICEM internal 50)
		(primitive_site SLICE_X37Y51 SLICEL internal 45)
	)
	(tile 31 62 INT_X23Y51 INT 1
		(primitive_site TIEOFF_X23Y51 TIEOFF internal 3)
	)
	(tile 31 63 CLBLL_X23Y51 CLBLL 2
		(primitive_site SLICE_X38Y51 SLICEL internal 45)
		(primitive_site SLICE_X39Y51 SLICEL internal 45)
	)
	(tile 31 64 INT_X24Y51 INT 1
		(primitive_site TIEOFF_X24Y51 TIEOFF internal 3)
	)
	(tile 31 65 CLBLM_X24Y51 CLBLM 2
		(primitive_site SLICE_X40Y51 SLICEM internal 50)
		(primitive_site SLICE_X41Y51 SLICEL internal 45)
	)
	(tile 31 66 INT_X25Y51 INT 1
		(primitive_site TIEOFF_X25Y51 TIEOFF internal 3)
	)
	(tile 31 67 CLBLL_X25Y51 CLBLL 2
		(primitive_site SLICE_X42Y51 SLICEL internal 45)
		(primitive_site SLICE_X43Y51 SLICEL internal 45)
	)
	(tile 31 68 CFG_VBRK_X25Y51 CFG_VBRK 0
	)
	(tile 31 69 INT_X26Y51 INT 1
		(primitive_site TIEOFF_X26Y51 TIEOFF internal 3)
	)
	(tile 31 70 INT_INTERFACE_X26Y51 INT_INTERFACE 0
	)
	(tile 31 71 NULL_X71Y57 NULL 0
	)
	(tile 31 72 INT_X27Y51 INT 1
		(primitive_site TIEOFF_X27Y51 TIEOFF internal 3)
	)
	(tile 31 73 CLBLM_X27Y51 CLBLM 2
		(primitive_site SLICE_X44Y51 SLICEM internal 50)
		(primitive_site SLICE_X45Y51 SLICEL internal 45)
	)
	(tile 31 74 INT_X28Y51 INT 1
		(primitive_site TIEOFF_X28Y51 TIEOFF internal 3)
	)
	(tile 31 75 CLBLL_X28Y51 CLBLL 2
		(primitive_site SLICE_X46Y51 SLICEL internal 45)
		(primitive_site SLICE_X47Y51 SLICEL internal 45)
	)
	(tile 31 76 INT_X29Y51 INT 1
		(primitive_site TIEOFF_X29Y51 TIEOFF internal 3)
	)
	(tile 31 77 CLBLM_X29Y51 CLBLM 2
		(primitive_site SLICE_X48Y51 SLICEM internal 50)
		(primitive_site SLICE_X49Y51 SLICEL internal 45)
	)
	(tile 31 78 INT_X30Y51 INT 1
		(primitive_site TIEOFF_X30Y51 TIEOFF internal 3)
	)
	(tile 31 79 CLBLL_X30Y51 CLBLL 2
		(primitive_site SLICE_X50Y51 SLICEL internal 45)
		(primitive_site SLICE_X51Y51 SLICEL internal 45)
	)
	(tile 31 80 CFG_VBRK_X30Y51 CFG_VBRK 0
	)
	(tile 31 81 INT_X31Y51 INT 1
		(primitive_site TIEOFF_X31Y51 TIEOFF internal 3)
	)
	(tile 31 82 INT_INTERFACE_X31Y51 INT_INTERFACE 0
	)
	(tile 31 83 INT_BUFS_L_X31Y51 INT_BUFS_L 0
	)
	(tile 31 84 IOI_X31Y51 IOI 6
		(primitive_site OLOGIC_X2Y102 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y102 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y102 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y103 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y103 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y103 ILOGIC internal 24)
	)
	(tile 31 85 RIOB_X31Y51 RIOB 2
		(primitive_site IOB_X2Y102 IOBS unbonded 7)
		(primitive_site IOB_X2Y103 IOBM unbonded 7)
	)
	(tile 31 86 INT_BUFS_R_X32Y51 INT_BUFS_R 0
	)
	(tile 31 87 CFG_VBRK_X32Y51 CFG_VBRK 0
	)
	(tile 31 88 INT_X32Y51 INT 1
		(primitive_site TIEOFF_X32Y51 TIEOFF internal 3)
	)
	(tile 31 89 CLBLM_X32Y51 CLBLM 2
		(primitive_site SLICE_X52Y51 SLICEM internal 50)
		(primitive_site SLICE_X53Y51 SLICEL internal 45)
	)
	(tile 31 90 INT_X33Y51 INT 1
		(primitive_site TIEOFF_X33Y51 TIEOFF internal 3)
	)
	(tile 31 91 CLBLL_X33Y51 CLBLL 2
		(primitive_site SLICE_X54Y51 SLICEL internal 45)
		(primitive_site SLICE_X55Y51 SLICEL internal 45)
	)
	(tile 31 92 INT_X34Y51 INT 1
		(primitive_site TIEOFF_X34Y51 TIEOFF internal 3)
	)
	(tile 31 93 CLBLM_X34Y51 CLBLM 2
		(primitive_site SLICE_X56Y51 SLICEM internal 50)
		(primitive_site SLICE_X57Y51 SLICEL internal 45)
	)
	(tile 31 94 INT_X35Y51 INT 1
		(primitive_site TIEOFF_X35Y51 TIEOFF internal 3)
	)
	(tile 31 95 CLBLL_X35Y51 CLBLL 2
		(primitive_site SLICE_X58Y51 SLICEL internal 45)
		(primitive_site SLICE_X59Y51 SLICEL internal 45)
	)
	(tile 31 96 INT_X36Y51 INT 1
		(primitive_site TIEOFF_X36Y51 TIEOFF internal 3)
	)
	(tile 31 97 INT_INTERFACE_X36Y51 INT_INTERFACE 0
	)
	(tile 31 98 NULL_X98Y57 NULL 0
	)
	(tile 31 99 CFG_VBRK_X36Y51 CFG_VBRK 0
	)
	(tile 31 100 INT_X37Y51 INT 1
		(primitive_site TIEOFF_X37Y51 TIEOFF internal 3)
	)
	(tile 31 101 GTP_INT_INTERFACE_X37Y51 GTP_INT_INTERFACE 0
	)
	(tile 31 102 R_TERM_INT_X37Y51 R_TERM_INT 0
	)
	(tile 31 103 NULL_X103Y57 NULL 0
	)
	(tile 32 0 LIOB_X0Y50 LIOB 2
		(primitive_site B15 IOBS bonded 7)
		(primitive_site C15 IOBM bonded 7)
	)
	(tile 32 1 L_TERM_INT_X0Y50 L_TERM_INT 0
	)
	(tile 32 2 INT_X0Y50 INT 1
		(primitive_site TIEOFF_X0Y50 TIEOFF internal 3)
	)
	(tile 32 3 INT_INTERFACE_X0Y50 INT_INTERFACE 0
	)
	(tile 32 4 IOI_X0Y50 IOI 6
		(primitive_site OLOGIC_X0Y100 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y100 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y100 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y101 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y101 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y101 ILOGIC internal 24)
	)
	(tile 32 5 INT_X1Y50 INT 1
		(primitive_site TIEOFF_X1Y50 TIEOFF internal 3)
	)
	(tile 32 6 CLBLM_X1Y50 CLBLM 2
		(primitive_site SLICE_X0Y50 SLICEM internal 50)
		(primitive_site SLICE_X1Y50 SLICEL internal 45)
	)
	(tile 32 7 INT_X2Y50 INT 1
		(primitive_site TIEOFF_X2Y50 TIEOFF internal 3)
	)
	(tile 32 8 CLBLL_X2Y50 CLBLL 2
		(primitive_site SLICE_X2Y50 SLICEL internal 45)
		(primitive_site SLICE_X3Y50 SLICEL internal 45)
	)
	(tile 32 9 CFG_VBRK_X2Y50 CFG_VBRK 0
	)
	(tile 32 10 INT_X3Y50 INT 1
		(primitive_site TIEOFF_X3Y50 TIEOFF internal 3)
	)
	(tile 32 11 CLBLM_X3Y50 CLBLM 2
		(primitive_site SLICE_X4Y50 SLICEM internal 50)
		(primitive_site SLICE_X5Y50 SLICEL internal 45)
	)
	(tile 32 12 INT_X4Y50 INT 1
		(primitive_site TIEOFF_X4Y50 TIEOFF internal 3)
	)
	(tile 32 13 CLBLL_X4Y50 CLBLL 2
		(primitive_site SLICE_X6Y50 SLICEL internal 45)
		(primitive_site SLICE_X7Y50 SLICEL internal 45)
	)
	(tile 32 14 INT_X5Y50 INT 1
		(primitive_site TIEOFF_X5Y50 TIEOFF internal 3)
	)
	(tile 32 15 INT_INTERFACE_X5Y50 INT_INTERFACE 0
	)
	(tile 32 16 BRAM_X5Y50 BRAM 1
		(primitive_site RAMB36_X0Y10 RAMBFIFO36 internal 343)
	)
	(tile 32 17 CFG_VBRK_X5Y50 CFG_VBRK 0
	)
	(tile 32 18 INT_X6Y50 INT 1
		(primitive_site TIEOFF_X6Y50 TIEOFF internal 3)
	)
	(tile 32 19 CLBLM_X6Y50 CLBLM 2
		(primitive_site SLICE_X8Y50 SLICEM internal 50)
		(primitive_site SLICE_X9Y50 SLICEL internal 45)
	)
	(tile 32 20 INT_X7Y50 INT 1
		(primitive_site TIEOFF_X7Y50 TIEOFF internal 3)
	)
	(tile 32 21 CLBLM_X7Y50 CLBLM 2
		(primitive_site SLICE_X10Y50 SLICEM internal 50)
		(primitive_site SLICE_X11Y50 SLICEL internal 45)
	)
	(tile 32 22 INT_X8Y50 INT 1
		(primitive_site TIEOFF_X8Y50 TIEOFF internal 3)
	)
	(tile 32 23 INT_INTERFACE_X8Y50 INT_INTERFACE 0
	)
	(tile 32 24 DSP_X8Y50 DSP 2
		(primitive_site DSP48_X0Y20 DSP48E internal 390)
		(primitive_site DSP48_X0Y21 DSP48E internal 390)
	)
	(tile 32 25 CFG_VBRK_X8Y50 CFG_VBRK 0
	)
	(tile 32 26 INT_X9Y50 INT 1
		(primitive_site TIEOFF_X9Y50 TIEOFF internal 3)
	)
	(tile 32 27 CLBLM_X9Y50 CLBLM 2
		(primitive_site SLICE_X12Y50 SLICEM internal 50)
		(primitive_site SLICE_X13Y50 SLICEL internal 45)
	)
	(tile 32 28 INT_X10Y50 INT 1
		(primitive_site TIEOFF_X10Y50 TIEOFF internal 3)
	)
	(tile 32 29 CLBLL_X10Y50 CLBLL 2
		(primitive_site SLICE_X14Y50 SLICEL internal 45)
		(primitive_site SLICE_X15Y50 SLICEL internal 45)
	)
	(tile 32 30 INT_X11Y50 INT 1
		(primitive_site TIEOFF_X11Y50 TIEOFF internal 3)
	)
	(tile 32 31 CLBLM_X11Y50 CLBLM 2
		(primitive_site SLICE_X16Y50 SLICEM internal 50)
		(primitive_site SLICE_X17Y50 SLICEL internal 45)
	)
	(tile 32 32 INT_X12Y50 INT 1
		(primitive_site TIEOFF_X12Y50 TIEOFF internal 3)
	)
	(tile 32 33 CLBLL_X12Y50 CLBLL 2
		(primitive_site SLICE_X18Y50 SLICEL internal 45)
		(primitive_site SLICE_X19Y50 SLICEL internal 45)
	)
	(tile 32 34 CFG_VBRK_X12Y50 CFG_VBRK 0
	)
	(tile 32 35 INT_X13Y50 INT 1
		(primitive_site TIEOFF_X13Y50 TIEOFF internal 3)
	)
	(tile 32 36 CLBLM_X13Y50 CLBLM 2
		(primitive_site SLICE_X20Y50 SLICEM internal 50)
		(primitive_site SLICE_X21Y50 SLICEL internal 45)
	)
	(tile 32 37 INT_X14Y50 INT 1
		(primitive_site TIEOFF_X14Y50 TIEOFF internal 3)
	)
	(tile 32 38 CLBLL_X14Y50 CLBLL 2
		(primitive_site SLICE_X22Y50 SLICEL internal 45)
		(primitive_site SLICE_X23Y50 SLICEL internal 45)
	)
	(tile 32 39 INT_X15Y50 INT 1
		(primitive_site TIEOFF_X15Y50 TIEOFF internal 3)
	)
	(tile 32 40 CLBLM_X15Y50 CLBLM 2
		(primitive_site SLICE_X24Y50 SLICEM internal 50)
		(primitive_site SLICE_X25Y50 SLICEL internal 45)
	)
	(tile 32 41 INT_X16Y50 INT 1
		(primitive_site TIEOFF_X16Y50 TIEOFF internal 3)
	)
	(tile 32 42 CLBLL_X16Y50 CLBLL 2
		(primitive_site SLICE_X26Y50 SLICEL internal 45)
		(primitive_site SLICE_X27Y50 SLICEL internal 45)
	)
	(tile 32 43 CFG_VBRK_X16Y50 CFG_VBRK 0
	)
	(tile 32 44 INT_X17Y50 INT 1
		(primitive_site TIEOFF_X17Y50 TIEOFF internal 3)
	)
	(tile 32 45 INT_INTERFACE_X17Y50 INT_INTERFACE 0
	)
	(tile 32 46 INT_BUFS_L_X17Y50 INT_BUFS_L 0
	)
	(tile 32 47 IOI_X17Y50 IOI 6
		(primitive_site OLOGIC_X1Y100 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y100 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y100 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y101 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y101 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y101 ILOGIC internal 24)
	)
	(tile 32 48 CIOB_X17Y50 CIOB 2
		(primitive_site F7 IOBS bonded 7)
		(primitive_site F8 IOBM bonded 7)
	)
	(tile 32 49 CLKV_MC_X17Y50 CLKV_MC 0
	)
	(tile 32 50 INT_BUFS_R_X18Y50 INT_BUFS_R 0
	)
	(tile 32 51 INT_X18Y50 INT 1
		(primitive_site TIEOFF_X18Y50 TIEOFF internal 3)
	)
	(tile 32 52 CLBLM_X18Y50 CLBLM 2
		(primitive_site SLICE_X28Y50 SLICEM internal 50)
		(primitive_site SLICE_X29Y50 SLICEL internal 45)
	)
	(tile 32 53 INT_X19Y50 INT 1
		(primitive_site TIEOFF_X19Y50 TIEOFF internal 3)
	)
	(tile 32 54 CLBLL_X19Y50 CLBLL 2
		(primitive_site SLICE_X30Y50 SLICEL internal 45)
		(primitive_site SLICE_X31Y50 SLICEL internal 45)
	)
	(tile 32 55 INT_X20Y50 INT 1
		(primitive_site TIEOFF_X20Y50 TIEOFF internal 3)
	)
	(tile 32 56 CLBLM_X20Y50 CLBLM 2
		(primitive_site SLICE_X32Y50 SLICEM internal 50)
		(primitive_site SLICE_X33Y50 SLICEL internal 45)
	)
	(tile 32 57 INT_X21Y50 INT 1
		(primitive_site TIEOFF_X21Y50 TIEOFF internal 3)
	)
	(tile 32 58 CLBLL_X21Y50 CLBLL 2
		(primitive_site SLICE_X34Y50 SLICEL internal 45)
		(primitive_site SLICE_X35Y50 SLICEL internal 45)
	)
	(tile 32 59 CFG_VBRK_X21Y50 CFG_VBRK 0
	)
	(tile 32 60 INT_X22Y50 INT 1
		(primitive_site TIEOFF_X22Y50 TIEOFF internal 3)
	)
	(tile 32 61 CLBLM_X22Y50 CLBLM 2
		(primitive_site SLICE_X36Y50 SLICEM internal 50)
		(primitive_site SLICE_X37Y50 SLICEL internal 45)
	)
	(tile 32 62 INT_X23Y50 INT 1
		(primitive_site TIEOFF_X23Y50 TIEOFF internal 3)
	)
	(tile 32 63 CLBLL_X23Y50 CLBLL 2
		(primitive_site SLICE_X38Y50 SLICEL internal 45)
		(primitive_site SLICE_X39Y50 SLICEL internal 45)
	)
	(tile 32 64 INT_X24Y50 INT 1
		(primitive_site TIEOFF_X24Y50 TIEOFF internal 3)
	)
	(tile 32 65 CLBLM_X24Y50 CLBLM 2
		(primitive_site SLICE_X40Y50 SLICEM internal 50)
		(primitive_site SLICE_X41Y50 SLICEL internal 45)
	)
	(tile 32 66 INT_X25Y50 INT 1
		(primitive_site TIEOFF_X25Y50 TIEOFF internal 3)
	)
	(tile 32 67 CLBLL_X25Y50 CLBLL 2
		(primitive_site SLICE_X42Y50 SLICEL internal 45)
		(primitive_site SLICE_X43Y50 SLICEL internal 45)
	)
	(tile 32 68 CFG_VBRK_X25Y50 CFG_VBRK 0
	)
	(tile 32 69 INT_X26Y50 INT 1
		(primitive_site TIEOFF_X26Y50 TIEOFF internal 3)
	)
	(tile 32 70 INT_INTERFACE_X26Y50 INT_INTERFACE 0
	)
	(tile 32 71 BRAM_X26Y50 BRAM 1
		(primitive_site RAMB36_X1Y10 RAMBFIFO36 internal 343)
	)
	(tile 32 72 INT_X27Y50 INT 1
		(primitive_site TIEOFF_X27Y50 TIEOFF internal 3)
	)
	(tile 32 73 CLBLM_X27Y50 CLBLM 2
		(primitive_site SLICE_X44Y50 SLICEM internal 50)
		(primitive_site SLICE_X45Y50 SLICEL internal 45)
	)
	(tile 32 74 INT_X28Y50 INT 1
		(primitive_site TIEOFF_X28Y50 TIEOFF internal 3)
	)
	(tile 32 75 CLBLL_X28Y50 CLBLL 2
		(primitive_site SLICE_X46Y50 SLICEL internal 45)
		(primitive_site SLICE_X47Y50 SLICEL internal 45)
	)
	(tile 32 76 INT_X29Y50 INT 1
		(primitive_site TIEOFF_X29Y50 TIEOFF internal 3)
	)
	(tile 32 77 CLBLM_X29Y50 CLBLM 2
		(primitive_site SLICE_X48Y50 SLICEM internal 50)
		(primitive_site SLICE_X49Y50 SLICEL internal 45)
	)
	(tile 32 78 INT_X30Y50 INT 1
		(primitive_site TIEOFF_X30Y50 TIEOFF internal 3)
	)
	(tile 32 79 CLBLL_X30Y50 CLBLL 2
		(primitive_site SLICE_X50Y50 SLICEL internal 45)
		(primitive_site SLICE_X51Y50 SLICEL internal 45)
	)
	(tile 32 80 CFG_VBRK_X30Y50 CFG_VBRK 0
	)
	(tile 32 81 INT_X31Y50 INT 1
		(primitive_site TIEOFF_X31Y50 TIEOFF internal 3)
	)
	(tile 32 82 INT_INTERFACE_X31Y50 INT_INTERFACE 0
	)
	(tile 32 83 INT_BUFS_L_X31Y50 INT_BUFS_L 0
	)
	(tile 32 84 IOI_X31Y50 IOI 6
		(primitive_site OLOGIC_X2Y100 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y100 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y100 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y101 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y101 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y101 ILOGIC internal 24)
	)
	(tile 32 85 RIOB_X31Y50 RIOB 2
		(primitive_site IOB_X2Y100 IOBS unbonded 7)
		(primitive_site IOB_X2Y101 IOBM unbonded 7)
	)
	(tile 32 86 INT_BUFS_R_X32Y50 INT_BUFS_R 0
	)
	(tile 32 87 CFG_VBRK_X32Y50 CFG_VBRK 0
	)
	(tile 32 88 INT_X32Y50 INT 1
		(primitive_site TIEOFF_X32Y50 TIEOFF internal 3)
	)
	(tile 32 89 CLBLM_X32Y50 CLBLM 2
		(primitive_site SLICE_X52Y50 SLICEM internal 50)
		(primitive_site SLICE_X53Y50 SLICEL internal 45)
	)
	(tile 32 90 INT_X33Y50 INT 1
		(primitive_site TIEOFF_X33Y50 TIEOFF internal 3)
	)
	(tile 32 91 CLBLL_X33Y50 CLBLL 2
		(primitive_site SLICE_X54Y50 SLICEL internal 45)
		(primitive_site SLICE_X55Y50 SLICEL internal 45)
	)
	(tile 32 92 INT_X34Y50 INT 1
		(primitive_site TIEOFF_X34Y50 TIEOFF internal 3)
	)
	(tile 32 93 CLBLM_X34Y50 CLBLM 2
		(primitive_site SLICE_X56Y50 SLICEM internal 50)
		(primitive_site SLICE_X57Y50 SLICEL internal 45)
	)
	(tile 32 94 INT_X35Y50 INT 1
		(primitive_site TIEOFF_X35Y50 TIEOFF internal 3)
	)
	(tile 32 95 CLBLL_X35Y50 CLBLL 2
		(primitive_site SLICE_X58Y50 SLICEL internal 45)
		(primitive_site SLICE_X59Y50 SLICEL internal 45)
	)
	(tile 32 96 INT_X36Y50 INT 1
		(primitive_site TIEOFF_X36Y50 TIEOFF internal 3)
	)
	(tile 32 97 INT_INTERFACE_X36Y50 INT_INTERFACE 0
	)
	(tile 32 98 PCIE_BRAM_X36Y50 PCIE_BRAM 1
		(primitive_site RAMB36_X2Y10 RAMBFIFO36 internal 343)
	)
	(tile 32 99 CFG_VBRK_X36Y50 CFG_VBRK 0
	)
	(tile 32 100 INT_X37Y50 INT 1
		(primitive_site TIEOFF_X37Y50 TIEOFF internal 3)
	)
	(tile 32 101 GTP_INT_INTERFACE_X37Y50 GTP_INT_INTERFACE 0
	)
	(tile 32 102 R_TERM_INT_X37Y50 R_TERM_INT 0
	)
	(tile 32 103 NULL_X103Y56 NULL 0
	)
	(tile 33 0 HCLK_LIOB_X0Y55 HCLK_LIOB 0
	)
	(tile 33 1 HCLK_TERM_L_X0Y55 HCLK_TERM_L 0
	)
	(tile 33 2 HCLK_X0Y49 HCLK 1
		(primitive_site GLOBALSIG_X0Y2 GLOBALSIG internal 0)
	)
	(tile 33 3 CFG_HCLK_INTERFACE_X0Y49 CFG_HCLK_INTERFACE 0
	)
	(tile 33 4 HCLK_IOI_X0Y49 HCLK_IOI 8
		(primitive_site DCI_X0Y2 DCI internal 12)
		(primitive_site IDELAYCTRL_X0Y2 IDELAYCTRL internal 7)
		(primitive_site BUFR_X0Y4 BUFR internal 4)
		(primitive_site BUFR_X0Y5 BUFR internal 4)
		(primitive_site BUFIO_X0Y8 BUFIO internal 2)
		(primitive_site BUFIO_X0Y9 BUFIO internal 2)
		(primitive_site BUFIO_X0Y11 BUFIO internal 2)
		(primitive_site BUFIO_X0Y10 BUFIO internal 2)
	)
	(tile 33 5 HCLK_X1Y49 HCLK 1
		(primitive_site GLOBALSIG_X1Y2 GLOBALSIG internal 0)
	)
	(tile 33 6 HCLK_CLB_X1Y49 HCLK_CLB 0
	)
	(tile 33 7 HCLK_X2Y49 HCLK 1
		(primitive_site GLOBALSIG_X2Y2 GLOBALSIG internal 0)
	)
	(tile 33 8 HCLK_CLB_X2Y49 HCLK_CLB 0
	)
	(tile 33 9 HCLK_VBRK_X2Y49 HCLK_VBRK 0
	)
	(tile 33 10 HCLK_X3Y49 HCLK 1
		(primitive_site GLOBALSIG_X3Y2 GLOBALSIG internal 0)
	)
	(tile 33 11 HCLK_CLB_X3Y49 HCLK_CLB 0
	)
	(tile 33 12 HCLK_X4Y49 HCLK 1
		(primitive_site GLOBALSIG_X4Y2 GLOBALSIG internal 0)
	)
	(tile 33 13 HCLK_CLB_X4Y49 HCLK_CLB 0
	)
	(tile 33 14 HCLK_X5Y49 HCLK 1
		(primitive_site GLOBALSIG_X5Y2 GLOBALSIG internal 0)
	)
	(tile 33 15 CFG_HCLK_INTERFACE_X5Y49 CFG_HCLK_INTERFACE 0
	)
	(tile 33 16 HCLK_BRAM_X5Y49 HCLK_BRAM 1
		(primitive_site PMVBRAM_X0Y2 PMVBRAM internal 5)
	)
	(tile 33 17 HCLK_VBRK_X5Y49 HCLK_VBRK 0
	)
	(tile 33 18 HCLK_X6Y49 HCLK 1
		(primitive_site GLOBALSIG_X6Y2 GLOBALSIG internal 0)
	)
	(tile 33 19 HCLK_CLB_X6Y49 HCLK_CLB 0
	)
	(tile 33 20 HCLK_X7Y49 HCLK 1
		(primitive_site GLOBALSIG_X7Y2 GLOBALSIG internal 0)
	)
	(tile 33 21 HCLK_CLB_X7Y49 HCLK_CLB 0
	)
	(tile 33 22 HCLK_X8Y49 HCLK 1
		(primitive_site GLOBALSIG_X8Y2 GLOBALSIG internal 0)
	)
	(tile 33 23 CFG_HCLK_INTERFACE_X8Y49 CFG_HCLK_INTERFACE 0
	)
	(tile 33 24 HCLK_DSP_X8Y49 HCLK_DSP 0
	)
	(tile 33 25 HCLK_VBRK_X8Y49 HCLK_VBRK 0
	)
	(tile 33 26 HCLK_X9Y49 HCLK 1
		(primitive_site GLOBALSIG_X9Y2 GLOBALSIG internal 0)
	)
	(tile 33 27 HCLK_CLB_X9Y49 HCLK_CLB 0
	)
	(tile 33 28 HCLK_X10Y49 HCLK 1
		(primitive_site GLOBALSIG_X10Y2 GLOBALSIG internal 0)
	)
	(tile 33 29 HCLK_CLB_X10Y49 HCLK_CLB 0
	)
	(tile 33 30 HCLK_X11Y49 HCLK 1
		(primitive_site GLOBALSIG_X11Y2 GLOBALSIG internal 0)
	)
	(tile 33 31 HCLK_CLB_X11Y49 HCLK_CLB 0
	)
	(tile 33 32 HCLK_X12Y49 HCLK 1
		(primitive_site GLOBALSIG_X12Y2 GLOBALSIG internal 0)
	)
	(tile 33 33 HCLK_CLB_X12Y49 HCLK_CLB 0
	)
	(tile 33 34 HCLK_VBRK_X12Y49 HCLK_VBRK 0
	)
	(tile 33 35 HCLK_X13Y49 HCLK 1
		(primitive_site GLOBALSIG_X13Y2 GLOBALSIG internal 0)
	)
	(tile 33 36 HCLK_CLB_X13Y49 HCLK_CLB 0
	)
	(tile 33 37 HCLK_X14Y49 HCLK 1
		(primitive_site GLOBALSIG_X14Y2 GLOBALSIG internal 0)
	)
	(tile 33 38 HCLK_CLB_X14Y49 HCLK_CLB 0
	)
	(tile 33 39 HCLK_X15Y49 HCLK 1
		(primitive_site GLOBALSIG_X15Y2 GLOBALSIG internal 0)
	)
	(tile 33 40 HCLK_CLB_X15Y49 HCLK_CLB 0
	)
	(tile 33 41 HCLK_X16Y49 HCLK 1
		(primitive_site GLOBALSIG_X16Y2 GLOBALSIG internal 0)
	)
	(tile 33 42 HCLK_CLB_X16Y49 HCLK_CLB 0
	)
	(tile 33 43 HCLK_VBRK_X16Y49 HCLK_VBRK 0
	)
	(tile 33 44 HCLK_X17Y49 HCLK 1
		(primitive_site GLOBALSIG_X17Y2 GLOBALSIG internal 0)
	)
	(tile 33 45 CFG_HCLK_INTERFACE_X17Y49 CFG_HCLK_INTERFACE 0
	)
	(tile 33 46 INT_HCLK_BUFS_X17Y49 INT_HCLK_BUFS 0
	)
	(tile 33 47 HCLK_IOI_TOPCEN_X17Y49 HCLK_IOI_TOPCEN 4
		(primitive_site DCI_X1Y2 DCI internal 12)
		(primitive_site IDELAYCTRL_X1Y2 IDELAYCTRL internal 7)
		(primitive_site BUFIO_X1Y11 BUFIO internal 2)
		(primitive_site BUFIO_X1Y10 BUFIO internal 2)
	)
	(tile 33 48 HCLK_IOB_X17Y49 HCLK_IOB 0
	)
	(tile 33 49 CLK_HROW_X17Y49 CLK_HROW 0
	)
	(tile 33 50 INT_HCLK_BUFS_X18Y49 INT_HCLK_BUFS 0
	)
	(tile 33 51 HCLK_X18Y49 HCLK 1
		(primitive_site GLOBALSIG_X18Y2 GLOBALSIG internal 0)
	)
	(tile 33 52 HCLK_CLB_X18Y49 HCLK_CLB 0
	)
	(tile 33 53 HCLK_X19Y49 HCLK 1
		(primitive_site GLOBALSIG_X19Y2 GLOBALSIG internal 0)
	)
	(tile 33 54 HCLK_CLB_X19Y49 HCLK_CLB 0
	)
	(tile 33 55 HCLK_X20Y49 HCLK 1
		(primitive_site GLOBALSIG_X20Y2 GLOBALSIG internal 0)
	)
	(tile 33 56 HCLK_CLB_X20Y49 HCLK_CLB 0
	)
	(tile 33 57 HCLK_X21Y49 HCLK 1
		(primitive_site GLOBALSIG_X21Y2 GLOBALSIG internal 0)
	)
	(tile 33 58 HCLK_CLB_X21Y49 HCLK_CLB 0
	)
	(tile 33 59 HCLK_VBRK_X21Y49 HCLK_VBRK 0
	)
	(tile 33 60 HCLK_X22Y49 HCLK 1
		(primitive_site GLOBALSIG_X22Y2 GLOBALSIG internal 0)
	)
	(tile 33 61 HCLK_CLB_X22Y49 HCLK_CLB 0
	)
	(tile 33 62 HCLK_X23Y49 HCLK 1
		(primitive_site GLOBALSIG_X23Y2 GLOBALSIG internal 0)
	)
	(tile 33 63 HCLK_CLB_X23Y49 HCLK_CLB 0
	)
	(tile 33 64 HCLK_X24Y49 HCLK 1
		(primitive_site GLOBALSIG_X24Y2 GLOBALSIG internal 0)
	)
	(tile 33 65 HCLK_CLB_X24Y49 HCLK_CLB 0
	)
	(tile 33 66 HCLK_X25Y49 HCLK 1
		(primitive_site GLOBALSIG_X25Y2 GLOBALSIG internal 0)
	)
	(tile 33 67 HCLK_CLB_X25Y49 HCLK_CLB 0
	)
	(tile 33 68 HCLK_VBRK_X25Y49 HCLK_VBRK 0
	)
	(tile 33 69 HCLK_X26Y49 HCLK 1
		(primitive_site GLOBALSIG_X26Y2 GLOBALSIG internal 0)
	)
	(tile 33 70 CFG_HCLK_INTERFACE_X26Y49 CFG_HCLK_INTERFACE 0
	)
	(tile 33 71 HCLK_BRAM_X26Y49 HCLK_BRAM 1
		(primitive_site PMVBRAM_X1Y2 PMVBRAM internal 5)
	)
	(tile 33 72 HCLK_X27Y49 HCLK 1
		(primitive_site GLOBALSIG_X27Y2 GLOBALSIG internal 0)
	)
	(tile 33 73 HCLK_CLB_X27Y49 HCLK_CLB 0
	)
	(tile 33 74 HCLK_X28Y49 HCLK 1
		(primitive_site GLOBALSIG_X28Y2 GLOBALSIG internal 0)
	)
	(tile 33 75 HCLK_CLB_X28Y49 HCLK_CLB 0
	)
	(tile 33 76 HCLK_X29Y49 HCLK 1
		(primitive_site GLOBALSIG_X29Y2 GLOBALSIG internal 0)
	)
	(tile 33 77 HCLK_CLB_X29Y49 HCLK_CLB 0
	)
	(tile 33 78 HCLK_X30Y49 HCLK 1
		(primitive_site GLOBALSIG_X30Y2 GLOBALSIG internal 0)
	)
	(tile 33 79 HCLK_CLB_X30Y49 HCLK_CLB 0
	)
	(tile 33 80 HCLK_VBRK_X30Y49 HCLK_VBRK 0
	)
	(tile 33 81 HCLK_X31Y49 HCLK 1
		(primitive_site GLOBALSIG_X31Y2 GLOBALSIG internal 0)
	)
	(tile 33 82 CFG_HCLK_INTERFACE_X31Y49 CFG_HCLK_INTERFACE 0
	)
	(tile 33 83 INT_HCLK_BUFS_X31Y49 INT_HCLK_BUFS 0
	)
	(tile 33 84 HCLK_IOI_X31Y49 HCLK_IOI 8
		(primitive_site DCI_X2Y2 DCI internal 12)
		(primitive_site IDELAYCTRL_X2Y2 IDELAYCTRL internal 7)
		(primitive_site BUFR_X1Y4 BUFR internal 4)
		(primitive_site BUFR_X1Y5 BUFR internal 4)
		(primitive_site BUFIO_X2Y8 BUFIO internal 2)
		(primitive_site BUFIO_X2Y9 BUFIO internal 2)
		(primitive_site BUFIO_X2Y11 BUFIO internal 2)
		(primitive_site BUFIO_X2Y10 BUFIO internal 2)
	)
	(tile 33 85 HCLK_IOB_X31Y49 HCLK_IOB 0
	)
	(tile 33 86 INT_HCLK_BUFS_X32Y49 INT_HCLK_BUFS 0
	)
	(tile 33 87 HCLK_VBRK_X32Y49 HCLK_VBRK 0
	)
	(tile 33 88 HCLK_X32Y49 HCLK 1
		(primitive_site GLOBALSIG_X32Y2 GLOBALSIG internal 0)
	)
	(tile 33 89 HCLK_CLB_X32Y49 HCLK_CLB 0
	)
	(tile 33 90 HCLK_X33Y49 HCLK 1
		(primitive_site GLOBALSIG_X33Y2 GLOBALSIG internal 0)
	)
	(tile 33 91 HCLK_CLB_X33Y49 HCLK_CLB 0
	)
	(tile 33 92 HCLK_X34Y49 HCLK 1
		(primitive_site GLOBALSIG_X34Y2 GLOBALSIG internal 0)
	)
	(tile 33 93 HCLK_CLB_X34Y49 HCLK_CLB 0
	)
	(tile 33 94 HCLK_X35Y49 HCLK 1
		(primitive_site GLOBALSIG_X35Y2 GLOBALSIG internal 0)
	)
	(tile 33 95 HCLK_CLB_X35Y49 HCLK_CLB 0
	)
	(tile 33 96 HCLK_X36Y49 HCLK 1
		(primitive_site GLOBALSIG_X36Y2 GLOBALSIG internal 0)
	)
	(tile 33 97 CFG_HCLK_INTERFACE_X36Y49 CFG_HCLK_INTERFACE 0
	)
	(tile 33 98 HCLK_PCIE_BRAM_X36Y49 HCLK_PCIE_BRAM 1
		(primitive_site PMVBRAM_X2Y2 PMVBRAM internal 5)
	)
	(tile 33 99 HCLK_VBRK_X36Y49 HCLK_VBRK 0
	)
	(tile 33 100 HCLK_GT3_X37Y49 HCLK_GT3 1
		(primitive_site GLOBALSIG_X37Y2 GLOBALSIG internal 0)
	)
	(tile 33 101 CFG_HCLK_INTERFACE_X37Y49 CFG_HCLK_INTERFACE 0
	)
	(tile 33 102 HCLK_TERM_R_X37Y49 HCLK_TERM_R 0
	)
	(tile 33 103 GT3_X37Y49 GT3 18
		(primitive_site CRC32_X0Y8 CRC32 internal 70)
		(primitive_site CRC64_X0Y4 CRC64 internal 102)
		(primitive_site CRC32_X0Y9 CRC32 internal 70)
		(primitive_site GTP_DUAL_X0Y2 GTP_DUAL internal 373)
		(primitive_site CRC32_X0Y10 CRC32 internal 70)
		(primitive_site CRC64_X0Y5 CRC64 internal 102)
		(primitive_site CRC32_X0Y11 CRC32 internal 70)
		(primitive_site BUFDS_X0Y2 BUFDS internal 3)
		(primitive_site B2 OPAD bonded 1)
		(primitive_site A2 OPAD bonded 1)
		(primitive_site E2 OPAD bonded 1)
		(primitive_site F2 OPAD bonded 1)
		(primitive_site C1 IPAD bonded 1)
		(primitive_site B1 IPAD bonded 1)
		(primitive_site D1 IPAD bonded 1)
		(primitive_site E1 IPAD bonded 1)
		(primitive_site C4 IPAD bonded 1)
		(primitive_site C3 IPAD bonded 1)
	)
	(tile 34 0 LIOB_X0Y49 LIOB 2
		(primitive_site A16 IOBS bonded 7)
		(primitive_site B16 IOBM bonded 7)
	)
	(tile 34 1 L_TERM_INT_X0Y49 L_TERM_INT 0
	)
	(tile 34 2 INT_X0Y49 INT 1
		(primitive_site TIEOFF_X0Y49 TIEOFF internal 3)
	)
	(tile 34 3 INT_INTERFACE_X0Y49 INT_INTERFACE 0
	)
	(tile 34 4 IOI_X0Y49 IOI 6
		(primitive_site OLOGIC_X0Y98 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y98 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y98 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y99 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y99 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y99 ILOGIC internal 24)
	)
	(tile 34 5 INT_X1Y49 INT 1
		(primitive_site TIEOFF_X1Y49 TIEOFF internal 3)
	)
	(tile 34 6 CLBLM_X1Y49 CLBLM 2
		(primitive_site SLICE_X0Y49 SLICEM internal 50)
		(primitive_site SLICE_X1Y49 SLICEL internal 45)
	)
	(tile 34 7 INT_X2Y49 INT 1
		(primitive_site TIEOFF_X2Y49 TIEOFF internal 3)
	)
	(tile 34 8 CLBLL_X2Y49 CLBLL 2
		(primitive_site SLICE_X2Y49 SLICEL internal 45)
		(primitive_site SLICE_X3Y49 SLICEL internal 45)
	)
	(tile 34 9 CFG_VBRK_X2Y49 CFG_VBRK 0
	)
	(tile 34 10 INT_X3Y49 INT 1
		(primitive_site TIEOFF_X3Y49 TIEOFF internal 3)
	)
	(tile 34 11 CLBLM_X3Y49 CLBLM 2
		(primitive_site SLICE_X4Y49 SLICEM internal 50)
		(primitive_site SLICE_X5Y49 SLICEL internal 45)
	)
	(tile 34 12 INT_X4Y49 INT 1
		(primitive_site TIEOFF_X4Y49 TIEOFF internal 3)
	)
	(tile 34 13 CLBLL_X4Y49 CLBLL 2
		(primitive_site SLICE_X6Y49 SLICEL internal 45)
		(primitive_site SLICE_X7Y49 SLICEL internal 45)
	)
	(tile 34 14 INT_X5Y49 INT 1
		(primitive_site TIEOFF_X5Y49 TIEOFF internal 3)
	)
	(tile 34 15 INT_INTERFACE_X5Y49 INT_INTERFACE 0
	)
	(tile 34 16 NULL_X16Y54 NULL 0
	)
	(tile 34 17 CFG_VBRK_X5Y49 CFG_VBRK 0
	)
	(tile 34 18 INT_X6Y49 INT 1
		(primitive_site TIEOFF_X6Y49 TIEOFF internal 3)
	)
	(tile 34 19 CLBLM_X6Y49 CLBLM 2
		(primitive_site SLICE_X8Y49 SLICEM internal 50)
		(primitive_site SLICE_X9Y49 SLICEL internal 45)
	)
	(tile 34 20 INT_X7Y49 INT 1
		(primitive_site TIEOFF_X7Y49 TIEOFF internal 3)
	)
	(tile 34 21 CLBLM_X7Y49 CLBLM 2
		(primitive_site SLICE_X10Y49 SLICEM internal 50)
		(primitive_site SLICE_X11Y49 SLICEL internal 45)
	)
	(tile 34 22 INT_X8Y49 INT 1
		(primitive_site TIEOFF_X8Y49 TIEOFF internal 3)
	)
	(tile 34 23 INT_INTERFACE_X8Y49 INT_INTERFACE 0
	)
	(tile 34 24 NULL_X24Y54 NULL 0
	)
	(tile 34 25 CFG_VBRK_X8Y49 CFG_VBRK 0
	)
	(tile 34 26 INT_X9Y49 INT 1
		(primitive_site TIEOFF_X9Y49 TIEOFF internal 3)
	)
	(tile 34 27 CLBLM_X9Y49 CLBLM 2
		(primitive_site SLICE_X12Y49 SLICEM internal 50)
		(primitive_site SLICE_X13Y49 SLICEL internal 45)
	)
	(tile 34 28 INT_X10Y49 INT 1
		(primitive_site TIEOFF_X10Y49 TIEOFF internal 3)
	)
	(tile 34 29 CLBLL_X10Y49 CLBLL 2
		(primitive_site SLICE_X14Y49 SLICEL internal 45)
		(primitive_site SLICE_X15Y49 SLICEL internal 45)
	)
	(tile 34 30 INT_X11Y49 INT 1
		(primitive_site TIEOFF_X11Y49 TIEOFF internal 3)
	)
	(tile 34 31 CLBLM_X11Y49 CLBLM 2
		(primitive_site SLICE_X16Y49 SLICEM internal 50)
		(primitive_site SLICE_X17Y49 SLICEL internal 45)
	)
	(tile 34 32 INT_X12Y49 INT 1
		(primitive_site TIEOFF_X12Y49 TIEOFF internal 3)
	)
	(tile 34 33 CLBLL_X12Y49 CLBLL 2
		(primitive_site SLICE_X18Y49 SLICEL internal 45)
		(primitive_site SLICE_X19Y49 SLICEL internal 45)
	)
	(tile 34 34 CFG_VBRK_X12Y49 CFG_VBRK 0
	)
	(tile 34 35 INT_X13Y49 INT 1
		(primitive_site TIEOFF_X13Y49 TIEOFF internal 3)
	)
	(tile 34 36 CLBLM_X13Y49 CLBLM 2
		(primitive_site SLICE_X20Y49 SLICEM internal 50)
		(primitive_site SLICE_X21Y49 SLICEL internal 45)
	)
	(tile 34 37 INT_X14Y49 INT 1
		(primitive_site TIEOFF_X14Y49 TIEOFF internal 3)
	)
	(tile 34 38 CLBLL_X14Y49 CLBLL 2
		(primitive_site SLICE_X22Y49 SLICEL internal 45)
		(primitive_site SLICE_X23Y49 SLICEL internal 45)
	)
	(tile 34 39 INT_X15Y49 INT 1
		(primitive_site TIEOFF_X15Y49 TIEOFF internal 3)
	)
	(tile 34 40 CLBLM_X15Y49 CLBLM 2
		(primitive_site SLICE_X24Y49 SLICEM internal 50)
		(primitive_site SLICE_X25Y49 SLICEL internal 45)
	)
	(tile 34 41 INT_X16Y49 INT 1
		(primitive_site TIEOFF_X16Y49 TIEOFF internal 3)
	)
	(tile 34 42 CLBLL_X16Y49 CLBLL 2
		(primitive_site SLICE_X26Y49 SLICEL internal 45)
		(primitive_site SLICE_X27Y49 SLICEL internal 45)
	)
	(tile 34 43 CFG_VBRK_X16Y49 CFG_VBRK 0
	)
	(tile 34 44 INT_X17Y49 INT 1
		(primitive_site TIEOFF_X17Y49 TIEOFF internal 3)
	)
	(tile 34 45 INT_INTERFACE_X17Y49 INT_INTERFACE 0
	)
	(tile 34 46 INT_BUFS_L_X17Y49 INT_BUFS_L 0
	)
	(tile 34 47 SITE_FEEDTHRU_X17Y49 SITE_FEEDTHRU 0
	)
	(tile 34 48 NULL_X48Y54 NULL 0
	)
	(tile 34 49 NULL_X49Y54 NULL 0
	)
	(tile 34 50 INT_BUFS_R_X18Y49 INT_BUFS_R 0
	)
	(tile 34 51 INT_X18Y49 INT 1
		(primitive_site TIEOFF_X18Y49 TIEOFF internal 3)
	)
	(tile 34 52 CLBLM_X18Y49 CLBLM 2
		(primitive_site SLICE_X28Y49 SLICEM internal 50)
		(primitive_site SLICE_X29Y49 SLICEL internal 45)
	)
	(tile 34 53 INT_X19Y49 INT 1
		(primitive_site TIEOFF_X19Y49 TIEOFF internal 3)
	)
	(tile 34 54 CLBLL_X19Y49 CLBLL 2
		(primitive_site SLICE_X30Y49 SLICEL internal 45)
		(primitive_site SLICE_X31Y49 SLICEL internal 45)
	)
	(tile 34 55 INT_X20Y49 INT 1
		(primitive_site TIEOFF_X20Y49 TIEOFF internal 3)
	)
	(tile 34 56 CLBLM_X20Y49 CLBLM 2
		(primitive_site SLICE_X32Y49 SLICEM internal 50)
		(primitive_site SLICE_X33Y49 SLICEL internal 45)
	)
	(tile 34 57 INT_X21Y49 INT 1
		(primitive_site TIEOFF_X21Y49 TIEOFF internal 3)
	)
	(tile 34 58 CLBLL_X21Y49 CLBLL 2
		(primitive_site SLICE_X34Y49 SLICEL internal 45)
		(primitive_site SLICE_X35Y49 SLICEL internal 45)
	)
	(tile 34 59 CFG_VBRK_X21Y49 CFG_VBRK 0
	)
	(tile 34 60 INT_X22Y49 INT 1
		(primitive_site TIEOFF_X22Y49 TIEOFF internal 3)
	)
	(tile 34 61 CLBLM_X22Y49 CLBLM 2
		(primitive_site SLICE_X36Y49 SLICEM internal 50)
		(primitive_site SLICE_X37Y49 SLICEL internal 45)
	)
	(tile 34 62 INT_X23Y49 INT 1
		(primitive_site TIEOFF_X23Y49 TIEOFF internal 3)
	)
	(tile 34 63 CLBLL_X23Y49 CLBLL 2
		(primitive_site SLICE_X38Y49 SLICEL internal 45)
		(primitive_site SLICE_X39Y49 SLICEL internal 45)
	)
	(tile 34 64 INT_X24Y49 INT 1
		(primitive_site TIEOFF_X24Y49 TIEOFF internal 3)
	)
	(tile 34 65 CLBLM_X24Y49 CLBLM 2
		(primitive_site SLICE_X40Y49 SLICEM internal 50)
		(primitive_site SLICE_X41Y49 SLICEL internal 45)
	)
	(tile 34 66 INT_X25Y49 INT 1
		(primitive_site TIEOFF_X25Y49 TIEOFF internal 3)
	)
	(tile 34 67 CLBLL_X25Y49 CLBLL 2
		(primitive_site SLICE_X42Y49 SLICEL internal 45)
		(primitive_site SLICE_X43Y49 SLICEL internal 45)
	)
	(tile 34 68 CFG_VBRK_X25Y49 CFG_VBRK 0
	)
	(tile 34 69 INT_X26Y49 INT 1
		(primitive_site TIEOFF_X26Y49 TIEOFF internal 3)
	)
	(tile 34 70 INT_INTERFACE_X26Y49 INT_INTERFACE 0
	)
	(tile 34 71 NULL_X71Y54 NULL 0
	)
	(tile 34 72 INT_X27Y49 INT 1
		(primitive_site TIEOFF_X27Y49 TIEOFF internal 3)
	)
	(tile 34 73 CLBLM_X27Y49 CLBLM 2
		(primitive_site SLICE_X44Y49 SLICEM internal 50)
		(primitive_site SLICE_X45Y49 SLICEL internal 45)
	)
	(tile 34 74 INT_X28Y49 INT 1
		(primitive_site TIEOFF_X28Y49 TIEOFF internal 3)
	)
	(tile 34 75 CLBLL_X28Y49 CLBLL 2
		(primitive_site SLICE_X46Y49 SLICEL internal 45)
		(primitive_site SLICE_X47Y49 SLICEL internal 45)
	)
	(tile 34 76 INT_X29Y49 INT 1
		(primitive_site TIEOFF_X29Y49 TIEOFF internal 3)
	)
	(tile 34 77 CLBLM_X29Y49 CLBLM 2
		(primitive_site SLICE_X48Y49 SLICEM internal 50)
		(primitive_site SLICE_X49Y49 SLICEL internal 45)
	)
	(tile 34 78 INT_X30Y49 INT 1
		(primitive_site TIEOFF_X30Y49 TIEOFF internal 3)
	)
	(tile 34 79 CLBLL_X30Y49 CLBLL 2
		(primitive_site SLICE_X50Y49 SLICEL internal 45)
		(primitive_site SLICE_X51Y49 SLICEL internal 45)
	)
	(tile 34 80 CFG_VBRK_X30Y49 CFG_VBRK 0
	)
	(tile 34 81 INT_X31Y49 INT 1
		(primitive_site TIEOFF_X31Y49 TIEOFF internal 3)
	)
	(tile 34 82 INT_INTERFACE_X31Y49 INT_INTERFACE 0
	)
	(tile 34 83 INT_BUFS_L_X31Y49 INT_BUFS_L 0
	)
	(tile 34 84 IOI_X31Y49 IOI 6
		(primitive_site OLOGIC_X2Y98 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y98 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y98 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y99 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y99 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y99 ILOGIC internal 24)
	)
	(tile 34 85 RIOB_X31Y49 RIOB 2
		(primitive_site IOB_X2Y98 IOBS unbonded 7)
		(primitive_site IOB_X2Y99 IOBM unbonded 7)
	)
	(tile 34 86 INT_BUFS_R_X32Y49 INT_BUFS_R 0
	)
	(tile 34 87 CFG_VBRK_X32Y49 CFG_VBRK 0
	)
	(tile 34 88 INT_X32Y49 INT 1
		(primitive_site TIEOFF_X32Y49 TIEOFF internal 3)
	)
	(tile 34 89 CLBLM_X32Y49 CLBLM 2
		(primitive_site SLICE_X52Y49 SLICEM internal 50)
		(primitive_site SLICE_X53Y49 SLICEL internal 45)
	)
	(tile 34 90 INT_X33Y49 INT 1
		(primitive_site TIEOFF_X33Y49 TIEOFF internal 3)
	)
	(tile 34 91 CLBLL_X33Y49 CLBLL 2
		(primitive_site SLICE_X54Y49 SLICEL internal 45)
		(primitive_site SLICE_X55Y49 SLICEL internal 45)
	)
	(tile 34 92 INT_X34Y49 INT 1
		(primitive_site TIEOFF_X34Y49 TIEOFF internal 3)
	)
	(tile 34 93 CLBLM_X34Y49 CLBLM 2
		(primitive_site SLICE_X56Y49 SLICEM internal 50)
		(primitive_site SLICE_X57Y49 SLICEL internal 45)
	)
	(tile 34 94 INT_X35Y49 INT 1
		(primitive_site TIEOFF_X35Y49 TIEOFF internal 3)
	)
	(tile 34 95 CLBLL_X35Y49 CLBLL 2
		(primitive_site SLICE_X58Y49 SLICEL internal 45)
		(primitive_site SLICE_X59Y49 SLICEL internal 45)
	)
	(tile 34 96 INT_X36Y49 INT 1
		(primitive_site TIEOFF_X36Y49 TIEOFF internal 3)
	)
	(tile 34 97 EMAC_INT_INTERFACE_X36Y49 EMAC_INT_INTERFACE 0
	)
	(tile 34 98 NULL_X98Y54 NULL 0
	)
	(tile 34 99 CFG_VBRK_X36Y49 CFG_VBRK 0
	)
	(tile 34 100 INT_X37Y49 INT 1
		(primitive_site TIEOFF_X37Y49 TIEOFF internal 3)
	)
	(tile 34 101 GTP_INT_INTERFACE_X37Y49 GTP_INT_INTERFACE 0
	)
	(tile 34 102 R_TERM_INT_X37Y49 R_TERM_INT 0
	)
	(tile 34 103 NULL_X103Y54 NULL 0
	)
	(tile 35 0 LIOB_X0Y48 LIOB 2
		(primitive_site G16 IOBS bonded 7)
		(primitive_site F16 IOBM bonded 7)
	)
	(tile 35 1 L_TERM_INT_X0Y48 L_TERM_INT 0
	)
	(tile 35 2 INT_X0Y48 INT 1
		(primitive_site TIEOFF_X0Y48 TIEOFF internal 3)
	)
	(tile 35 3 INT_INTERFACE_X0Y48 INT_INTERFACE 0
	)
	(tile 35 4 IOI_X0Y48 IOI 6
		(primitive_site OLOGIC_X0Y96 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y96 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y96 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y97 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y97 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y97 ILOGIC internal 24)
	)
	(tile 35 5 INT_X1Y48 INT 1
		(primitive_site TIEOFF_X1Y48 TIEOFF internal 3)
	)
	(tile 35 6 CLBLM_X1Y48 CLBLM 2
		(primitive_site SLICE_X0Y48 SLICEM internal 50)
		(primitive_site SLICE_X1Y48 SLICEL internal 45)
	)
	(tile 35 7 INT_X2Y48 INT 1
		(primitive_site TIEOFF_X2Y48 TIEOFF internal 3)
	)
	(tile 35 8 CLBLL_X2Y48 CLBLL 2
		(primitive_site SLICE_X2Y48 SLICEL internal 45)
		(primitive_site SLICE_X3Y48 SLICEL internal 45)
	)
	(tile 35 9 CFG_VBRK_X2Y48 CFG_VBRK 0
	)
	(tile 35 10 INT_X3Y48 INT 1
		(primitive_site TIEOFF_X3Y48 TIEOFF internal 3)
	)
	(tile 35 11 CLBLM_X3Y48 CLBLM 2
		(primitive_site SLICE_X4Y48 SLICEM internal 50)
		(primitive_site SLICE_X5Y48 SLICEL internal 45)
	)
	(tile 35 12 INT_X4Y48 INT 1
		(primitive_site TIEOFF_X4Y48 TIEOFF internal 3)
	)
	(tile 35 13 CLBLL_X4Y48 CLBLL 2
		(primitive_site SLICE_X6Y48 SLICEL internal 45)
		(primitive_site SLICE_X7Y48 SLICEL internal 45)
	)
	(tile 35 14 INT_X5Y48 INT 1
		(primitive_site TIEOFF_X5Y48 TIEOFF internal 3)
	)
	(tile 35 15 INT_INTERFACE_X5Y48 INT_INTERFACE 0
	)
	(tile 35 16 NULL_X16Y53 NULL 0
	)
	(tile 35 17 CFG_VBRK_X5Y48 CFG_VBRK 0
	)
	(tile 35 18 INT_X6Y48 INT 1
		(primitive_site TIEOFF_X6Y48 TIEOFF internal 3)
	)
	(tile 35 19 CLBLM_X6Y48 CLBLM 2
		(primitive_site SLICE_X8Y48 SLICEM internal 50)
		(primitive_site SLICE_X9Y48 SLICEL internal 45)
	)
	(tile 35 20 INT_X7Y48 INT 1
		(primitive_site TIEOFF_X7Y48 TIEOFF internal 3)
	)
	(tile 35 21 CLBLM_X7Y48 CLBLM 2
		(primitive_site SLICE_X10Y48 SLICEM internal 50)
		(primitive_site SLICE_X11Y48 SLICEL internal 45)
	)
	(tile 35 22 INT_X8Y48 INT 1
		(primitive_site TIEOFF_X8Y48 TIEOFF internal 3)
	)
	(tile 35 23 INT_INTERFACE_X8Y48 INT_INTERFACE 0
	)
	(tile 35 24 NULL_X24Y53 NULL 0
	)
	(tile 35 25 CFG_VBRK_X8Y48 CFG_VBRK 0
	)
	(tile 35 26 INT_X9Y48 INT 1
		(primitive_site TIEOFF_X9Y48 TIEOFF internal 3)
	)
	(tile 35 27 CLBLM_X9Y48 CLBLM 2
		(primitive_site SLICE_X12Y48 SLICEM internal 50)
		(primitive_site SLICE_X13Y48 SLICEL internal 45)
	)
	(tile 35 28 INT_X10Y48 INT 1
		(primitive_site TIEOFF_X10Y48 TIEOFF internal 3)
	)
	(tile 35 29 CLBLL_X10Y48 CLBLL 2
		(primitive_site SLICE_X14Y48 SLICEL internal 45)
		(primitive_site SLICE_X15Y48 SLICEL internal 45)
	)
	(tile 35 30 INT_X11Y48 INT 1
		(primitive_site TIEOFF_X11Y48 TIEOFF internal 3)
	)
	(tile 35 31 CLBLM_X11Y48 CLBLM 2
		(primitive_site SLICE_X16Y48 SLICEM internal 50)
		(primitive_site SLICE_X17Y48 SLICEL internal 45)
	)
	(tile 35 32 INT_X12Y48 INT 1
		(primitive_site TIEOFF_X12Y48 TIEOFF internal 3)
	)
	(tile 35 33 CLBLL_X12Y48 CLBLL 2
		(primitive_site SLICE_X18Y48 SLICEL internal 45)
		(primitive_site SLICE_X19Y48 SLICEL internal 45)
	)
	(tile 35 34 CFG_VBRK_X12Y48 CFG_VBRK 0
	)
	(tile 35 35 INT_X13Y48 INT 1
		(primitive_site TIEOFF_X13Y48 TIEOFF internal 3)
	)
	(tile 35 36 CLBLM_X13Y48 CLBLM 2
		(primitive_site SLICE_X20Y48 SLICEM internal 50)
		(primitive_site SLICE_X21Y48 SLICEL internal 45)
	)
	(tile 35 37 INT_X14Y48 INT 1
		(primitive_site TIEOFF_X14Y48 TIEOFF internal 3)
	)
	(tile 35 38 CLBLL_X14Y48 CLBLL 2
		(primitive_site SLICE_X22Y48 SLICEL internal 45)
		(primitive_site SLICE_X23Y48 SLICEL internal 45)
	)
	(tile 35 39 INT_X15Y48 INT 1
		(primitive_site TIEOFF_X15Y48 TIEOFF internal 3)
	)
	(tile 35 40 CLBLM_X15Y48 CLBLM 2
		(primitive_site SLICE_X24Y48 SLICEM internal 50)
		(primitive_site SLICE_X25Y48 SLICEL internal 45)
	)
	(tile 35 41 INT_X16Y48 INT 1
		(primitive_site TIEOFF_X16Y48 TIEOFF internal 3)
	)
	(tile 35 42 CLBLL_X16Y48 CLBLL 2
		(primitive_site SLICE_X26Y48 SLICEL internal 45)
		(primitive_site SLICE_X27Y48 SLICEL internal 45)
	)
	(tile 35 43 CFG_VBRK_X16Y48 CFG_VBRK 0
	)
	(tile 35 44 INT_X17Y48 INT 1
		(primitive_site TIEOFF_X17Y48 TIEOFF internal 3)
	)
	(tile 35 45 INT_INTERFACE_X17Y48 INT_INTERFACE 0
	)
	(tile 35 46 INT_BUFS_L_X17Y48 INT_BUFS_L 0
	)
	(tile 35 47 SITE_FEEDTHRU_X17Y48 SITE_FEEDTHRU 0
	)
	(tile 35 48 NULL_X48Y53 NULL 0
	)
	(tile 35 49 NULL_X49Y53 NULL 0
	)
	(tile 35 50 INT_BUFS_R_X18Y48 INT_BUFS_R 0
	)
	(tile 35 51 INT_X18Y48 INT 1
		(primitive_site TIEOFF_X18Y48 TIEOFF internal 3)
	)
	(tile 35 52 CLBLM_X18Y48 CLBLM 2
		(primitive_site SLICE_X28Y48 SLICEM internal 50)
		(primitive_site SLICE_X29Y48 SLICEL internal 45)
	)
	(tile 35 53 INT_X19Y48 INT 1
		(primitive_site TIEOFF_X19Y48 TIEOFF internal 3)
	)
	(tile 35 54 CLBLL_X19Y48 CLBLL 2
		(primitive_site SLICE_X30Y48 SLICEL internal 45)
		(primitive_site SLICE_X31Y48 SLICEL internal 45)
	)
	(tile 35 55 INT_X20Y48 INT 1
		(primitive_site TIEOFF_X20Y48 TIEOFF internal 3)
	)
	(tile 35 56 CLBLM_X20Y48 CLBLM 2
		(primitive_site SLICE_X32Y48 SLICEM internal 50)
		(primitive_site SLICE_X33Y48 SLICEL internal 45)
	)
	(tile 35 57 INT_X21Y48 INT 1
		(primitive_site TIEOFF_X21Y48 TIEOFF internal 3)
	)
	(tile 35 58 CLBLL_X21Y48 CLBLL 2
		(primitive_site SLICE_X34Y48 SLICEL internal 45)
		(primitive_site SLICE_X35Y48 SLICEL internal 45)
	)
	(tile 35 59 CFG_VBRK_X21Y48 CFG_VBRK 0
	)
	(tile 35 60 INT_X22Y48 INT 1
		(primitive_site TIEOFF_X22Y48 TIEOFF internal 3)
	)
	(tile 35 61 CLBLM_X22Y48 CLBLM 2
		(primitive_site SLICE_X36Y48 SLICEM internal 50)
		(primitive_site SLICE_X37Y48 SLICEL internal 45)
	)
	(tile 35 62 INT_X23Y48 INT 1
		(primitive_site TIEOFF_X23Y48 TIEOFF internal 3)
	)
	(tile 35 63 CLBLL_X23Y48 CLBLL 2
		(primitive_site SLICE_X38Y48 SLICEL internal 45)
		(primitive_site SLICE_X39Y48 SLICEL internal 45)
	)
	(tile 35 64 INT_X24Y48 INT 1
		(primitive_site TIEOFF_X24Y48 TIEOFF internal 3)
	)
	(tile 35 65 CLBLM_X24Y48 CLBLM 2
		(primitive_site SLICE_X40Y48 SLICEM internal 50)
		(primitive_site SLICE_X41Y48 SLICEL internal 45)
	)
	(tile 35 66 INT_X25Y48 INT 1
		(primitive_site TIEOFF_X25Y48 TIEOFF internal 3)
	)
	(tile 35 67 CLBLL_X25Y48 CLBLL 2
		(primitive_site SLICE_X42Y48 SLICEL internal 45)
		(primitive_site SLICE_X43Y48 SLICEL internal 45)
	)
	(tile 35 68 CFG_VBRK_X25Y48 CFG_VBRK 0
	)
	(tile 35 69 INT_X26Y48 INT 1
		(primitive_site TIEOFF_X26Y48 TIEOFF internal 3)
	)
	(tile 35 70 INT_INTERFACE_X26Y48 INT_INTERFACE 0
	)
	(tile 35 71 NULL_X71Y53 NULL 0
	)
	(tile 35 72 INT_X27Y48 INT 1
		(primitive_site TIEOFF_X27Y48 TIEOFF internal 3)
	)
	(tile 35 73 CLBLM_X27Y48 CLBLM 2
		(primitive_site SLICE_X44Y48 SLICEM internal 50)
		(primitive_site SLICE_X45Y48 SLICEL internal 45)
	)
	(tile 35 74 INT_X28Y48 INT 1
		(primitive_site TIEOFF_X28Y48 TIEOFF internal 3)
	)
	(tile 35 75 CLBLL_X28Y48 CLBLL 2
		(primitive_site SLICE_X46Y48 SLICEL internal 45)
		(primitive_site SLICE_X47Y48 SLICEL internal 45)
	)
	(tile 35 76 INT_X29Y48 INT 1
		(primitive_site TIEOFF_X29Y48 TIEOFF internal 3)
	)
	(tile 35 77 CLBLM_X29Y48 CLBLM 2
		(primitive_site SLICE_X48Y48 SLICEM internal 50)
		(primitive_site SLICE_X49Y48 SLICEL internal 45)
	)
	(tile 35 78 INT_X30Y48 INT 1
		(primitive_site TIEOFF_X30Y48 TIEOFF internal 3)
	)
	(tile 35 79 CLBLL_X30Y48 CLBLL 2
		(primitive_site SLICE_X50Y48 SLICEL internal 45)
		(primitive_site SLICE_X51Y48 SLICEL internal 45)
	)
	(tile 35 80 CFG_VBRK_X30Y48 CFG_VBRK 0
	)
	(tile 35 81 INT_X31Y48 INT 1
		(primitive_site TIEOFF_X31Y48 TIEOFF internal 3)
	)
	(tile 35 82 INT_INTERFACE_X31Y48 INT_INTERFACE 0
	)
	(tile 35 83 INT_BUFS_L_X31Y48 INT_BUFS_L 0
	)
	(tile 35 84 IOI_X31Y48 IOI 6
		(primitive_site OLOGIC_X2Y96 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y96 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y96 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y97 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y97 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y97 ILOGIC internal 24)
	)
	(tile 35 85 RIOB_X31Y48 RIOB 2
		(primitive_site IOB_X2Y96 IOBS unbonded 7)
		(primitive_site IOB_X2Y97 IOBM unbonded 7)
	)
	(tile 35 86 INT_BUFS_R_X32Y48 INT_BUFS_R 0
	)
	(tile 35 87 CFG_VBRK_X32Y48 CFG_VBRK 0
	)
	(tile 35 88 INT_X32Y48 INT 1
		(primitive_site TIEOFF_X32Y48 TIEOFF internal 3)
	)
	(tile 35 89 CLBLM_X32Y48 CLBLM 2
		(primitive_site SLICE_X52Y48 SLICEM internal 50)
		(primitive_site SLICE_X53Y48 SLICEL internal 45)
	)
	(tile 35 90 INT_X33Y48 INT 1
		(primitive_site TIEOFF_X33Y48 TIEOFF internal 3)
	)
	(tile 35 91 CLBLL_X33Y48 CLBLL 2
		(primitive_site SLICE_X54Y48 SLICEL internal 45)
		(primitive_site SLICE_X55Y48 SLICEL internal 45)
	)
	(tile 35 92 INT_X34Y48 INT 1
		(primitive_site TIEOFF_X34Y48 TIEOFF internal 3)
	)
	(tile 35 93 CLBLM_X34Y48 CLBLM 2
		(primitive_site SLICE_X56Y48 SLICEM internal 50)
		(primitive_site SLICE_X57Y48 SLICEL internal 45)
	)
	(tile 35 94 INT_X35Y48 INT 1
		(primitive_site TIEOFF_X35Y48 TIEOFF internal 3)
	)
	(tile 35 95 CLBLL_X35Y48 CLBLL 2
		(primitive_site SLICE_X58Y48 SLICEL internal 45)
		(primitive_site SLICE_X59Y48 SLICEL internal 45)
	)
	(tile 35 96 INT_X36Y48 INT 1
		(primitive_site TIEOFF_X36Y48 TIEOFF internal 3)
	)
	(tile 35 97 EMAC_INT_INTERFACE_X36Y48 EMAC_INT_INTERFACE 0
	)
	(tile 35 98 NULL_X98Y53 NULL 0
	)
	(tile 35 99 CFG_VBRK_X36Y48 CFG_VBRK 0
	)
	(tile 35 100 INT_X37Y48 INT 1
		(primitive_site TIEOFF_X37Y48 TIEOFF internal 3)
	)
	(tile 35 101 GTP_INT_INTERFACE_X37Y48 GTP_INT_INTERFACE 0
	)
	(tile 35 102 R_TERM_INT_X37Y48 R_TERM_INT 0
	)
	(tile 35 103 NULL_X103Y53 NULL 0
	)
	(tile 36 0 LIOB_X0Y47 LIOB 2
		(primitive_site A17 IOBS bonded 7)
		(primitive_site A18 IOBM bonded 7)
	)
	(tile 36 1 L_TERM_INT_X0Y47 L_TERM_INT 0
	)
	(tile 36 2 INT_X0Y47 INT 1
		(primitive_site TIEOFF_X0Y47 TIEOFF internal 3)
	)
	(tile 36 3 INT_INTERFACE_X0Y47 INT_INTERFACE 0
	)
	(tile 36 4 IOI_X0Y47 IOI 6
		(primitive_site OLOGIC_X0Y94 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y94 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y94 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y95 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y95 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y95 ILOGIC internal 24)
	)
	(tile 36 5 INT_X1Y47 INT 1
		(primitive_site TIEOFF_X1Y47 TIEOFF internal 3)
	)
	(tile 36 6 CLBLM_X1Y47 CLBLM 2
		(primitive_site SLICE_X0Y47 SLICEM internal 50)
		(primitive_site SLICE_X1Y47 SLICEL internal 45)
	)
	(tile 36 7 INT_X2Y47 INT 1
		(primitive_site TIEOFF_X2Y47 TIEOFF internal 3)
	)
	(tile 36 8 CLBLL_X2Y47 CLBLL 2
		(primitive_site SLICE_X2Y47 SLICEL internal 45)
		(primitive_site SLICE_X3Y47 SLICEL internal 45)
	)
	(tile 36 9 CFG_VBRK_X2Y47 CFG_VBRK 0
	)
	(tile 36 10 INT_X3Y47 INT 1
		(primitive_site TIEOFF_X3Y47 TIEOFF internal 3)
	)
	(tile 36 11 CLBLM_X3Y47 CLBLM 2
		(primitive_site SLICE_X4Y47 SLICEM internal 50)
		(primitive_site SLICE_X5Y47 SLICEL internal 45)
	)
	(tile 36 12 INT_X4Y47 INT 1
		(primitive_site TIEOFF_X4Y47 TIEOFF internal 3)
	)
	(tile 36 13 CLBLL_X4Y47 CLBLL 2
		(primitive_site SLICE_X6Y47 SLICEL internal 45)
		(primitive_site SLICE_X7Y47 SLICEL internal 45)
	)
	(tile 36 14 INT_X5Y47 INT 1
		(primitive_site TIEOFF_X5Y47 TIEOFF internal 3)
	)
	(tile 36 15 INT_INTERFACE_X5Y47 INT_INTERFACE 0
	)
	(tile 36 16 NULL_X16Y52 NULL 0
	)
	(tile 36 17 CFG_VBRK_X5Y47 CFG_VBRK 0
	)
	(tile 36 18 INT_X6Y47 INT 1
		(primitive_site TIEOFF_X6Y47 TIEOFF internal 3)
	)
	(tile 36 19 CLBLM_X6Y47 CLBLM 2
		(primitive_site SLICE_X8Y47 SLICEM internal 50)
		(primitive_site SLICE_X9Y47 SLICEL internal 45)
	)
	(tile 36 20 INT_X7Y47 INT 1
		(primitive_site TIEOFF_X7Y47 TIEOFF internal 3)
	)
	(tile 36 21 CLBLM_X7Y47 CLBLM 2
		(primitive_site SLICE_X10Y47 SLICEM internal 50)
		(primitive_site SLICE_X11Y47 SLICEL internal 45)
	)
	(tile 36 22 INT_X8Y47 INT 1
		(primitive_site TIEOFF_X8Y47 TIEOFF internal 3)
	)
	(tile 36 23 INT_INTERFACE_X8Y47 INT_INTERFACE 0
	)
	(tile 36 24 NULL_X24Y52 NULL 0
	)
	(tile 36 25 CFG_VBRK_X8Y47 CFG_VBRK 0
	)
	(tile 36 26 INT_X9Y47 INT 1
		(primitive_site TIEOFF_X9Y47 TIEOFF internal 3)
	)
	(tile 36 27 CLBLM_X9Y47 CLBLM 2
		(primitive_site SLICE_X12Y47 SLICEM internal 50)
		(primitive_site SLICE_X13Y47 SLICEL internal 45)
	)
	(tile 36 28 INT_X10Y47 INT 1
		(primitive_site TIEOFF_X10Y47 TIEOFF internal 3)
	)
	(tile 36 29 CLBLL_X10Y47 CLBLL 2
		(primitive_site SLICE_X14Y47 SLICEL internal 45)
		(primitive_site SLICE_X15Y47 SLICEL internal 45)
	)
	(tile 36 30 INT_X11Y47 INT 1
		(primitive_site TIEOFF_X11Y47 TIEOFF internal 3)
	)
	(tile 36 31 CLBLM_X11Y47 CLBLM 2
		(primitive_site SLICE_X16Y47 SLICEM internal 50)
		(primitive_site SLICE_X17Y47 SLICEL internal 45)
	)
	(tile 36 32 INT_X12Y47 INT 1
		(primitive_site TIEOFF_X12Y47 TIEOFF internal 3)
	)
	(tile 36 33 CLBLL_X12Y47 CLBLL 2
		(primitive_site SLICE_X18Y47 SLICEL internal 45)
		(primitive_site SLICE_X19Y47 SLICEL internal 45)
	)
	(tile 36 34 CFG_VBRK_X12Y47 CFG_VBRK 0
	)
	(tile 36 35 INT_X13Y47 INT 1
		(primitive_site TIEOFF_X13Y47 TIEOFF internal 3)
	)
	(tile 36 36 CLBLM_X13Y47 CLBLM 2
		(primitive_site SLICE_X20Y47 SLICEM internal 50)
		(primitive_site SLICE_X21Y47 SLICEL internal 45)
	)
	(tile 36 37 INT_X14Y47 INT 1
		(primitive_site TIEOFF_X14Y47 TIEOFF internal 3)
	)
	(tile 36 38 CLBLL_X14Y47 CLBLL 2
		(primitive_site SLICE_X22Y47 SLICEL internal 45)
		(primitive_site SLICE_X23Y47 SLICEL internal 45)
	)
	(tile 36 39 INT_X15Y47 INT 1
		(primitive_site TIEOFF_X15Y47 TIEOFF internal 3)
	)
	(tile 36 40 CLBLM_X15Y47 CLBLM 2
		(primitive_site SLICE_X24Y47 SLICEM internal 50)
		(primitive_site SLICE_X25Y47 SLICEL internal 45)
	)
	(tile 36 41 INT_X16Y47 INT 1
		(primitive_site TIEOFF_X16Y47 TIEOFF internal 3)
	)
	(tile 36 42 CLBLL_X16Y47 CLBLL 2
		(primitive_site SLICE_X26Y47 SLICEL internal 45)
		(primitive_site SLICE_X27Y47 SLICEL internal 45)
	)
	(tile 36 43 CFG_VBRK_X16Y47 CFG_VBRK 0
	)
	(tile 36 44 INT_X17Y47 INT 1
		(primitive_site TIEOFF_X17Y47 TIEOFF internal 3)
	)
	(tile 36 45 INT_INTERFACE_X17Y47 INT_INTERFACE 0
	)
	(tile 36 46 INT_BUFS_L_X17Y47 INT_BUFS_L 0
	)
	(tile 36 47 SITE_FEEDTHRU_X17Y47 SITE_FEEDTHRU 0
	)
	(tile 36 48 NULL_X48Y52 NULL 0
	)
	(tile 36 49 NULL_X49Y52 NULL 0
	)
	(tile 36 50 INT_BUFS_R_X18Y47 INT_BUFS_R 0
	)
	(tile 36 51 INT_X18Y47 INT 1
		(primitive_site TIEOFF_X18Y47 TIEOFF internal 3)
	)
	(tile 36 52 CLBLM_X18Y47 CLBLM 2
		(primitive_site SLICE_X28Y47 SLICEM internal 50)
		(primitive_site SLICE_X29Y47 SLICEL internal 45)
	)
	(tile 36 53 INT_X19Y47 INT 1
		(primitive_site TIEOFF_X19Y47 TIEOFF internal 3)
	)
	(tile 36 54 CLBLL_X19Y47 CLBLL 2
		(primitive_site SLICE_X30Y47 SLICEL internal 45)
		(primitive_site SLICE_X31Y47 SLICEL internal 45)
	)
	(tile 36 55 INT_X20Y47 INT 1
		(primitive_site TIEOFF_X20Y47 TIEOFF internal 3)
	)
	(tile 36 56 CLBLM_X20Y47 CLBLM 2
		(primitive_site SLICE_X32Y47 SLICEM internal 50)
		(primitive_site SLICE_X33Y47 SLICEL internal 45)
	)
	(tile 36 57 INT_X21Y47 INT 1
		(primitive_site TIEOFF_X21Y47 TIEOFF internal 3)
	)
	(tile 36 58 CLBLL_X21Y47 CLBLL 2
		(primitive_site SLICE_X34Y47 SLICEL internal 45)
		(primitive_site SLICE_X35Y47 SLICEL internal 45)
	)
	(tile 36 59 CFG_VBRK_X21Y47 CFG_VBRK 0
	)
	(tile 36 60 INT_X22Y47 INT 1
		(primitive_site TIEOFF_X22Y47 TIEOFF internal 3)
	)
	(tile 36 61 CLBLM_X22Y47 CLBLM 2
		(primitive_site SLICE_X36Y47 SLICEM internal 50)
		(primitive_site SLICE_X37Y47 SLICEL internal 45)
	)
	(tile 36 62 INT_X23Y47 INT 1
		(primitive_site TIEOFF_X23Y47 TIEOFF internal 3)
	)
	(tile 36 63 CLBLL_X23Y47 CLBLL 2
		(primitive_site SLICE_X38Y47 SLICEL internal 45)
		(primitive_site SLICE_X39Y47 SLICEL internal 45)
	)
	(tile 36 64 INT_X24Y47 INT 1
		(primitive_site TIEOFF_X24Y47 TIEOFF internal 3)
	)
	(tile 36 65 CLBLM_X24Y47 CLBLM 2
		(primitive_site SLICE_X40Y47 SLICEM internal 50)
		(primitive_site SLICE_X41Y47 SLICEL internal 45)
	)
	(tile 36 66 INT_X25Y47 INT 1
		(primitive_site TIEOFF_X25Y47 TIEOFF internal 3)
	)
	(tile 36 67 CLBLL_X25Y47 CLBLL 2
		(primitive_site SLICE_X42Y47 SLICEL internal 45)
		(primitive_site SLICE_X43Y47 SLICEL internal 45)
	)
	(tile 36 68 CFG_VBRK_X25Y47 CFG_VBRK 0
	)
	(tile 36 69 INT_X26Y47 INT 1
		(primitive_site TIEOFF_X26Y47 TIEOFF internal 3)
	)
	(tile 36 70 INT_INTERFACE_X26Y47 INT_INTERFACE 0
	)
	(tile 36 71 NULL_X71Y52 NULL 0
	)
	(tile 36 72 INT_X27Y47 INT 1
		(primitive_site TIEOFF_X27Y47 TIEOFF internal 3)
	)
	(tile 36 73 CLBLM_X27Y47 CLBLM 2
		(primitive_site SLICE_X44Y47 SLICEM internal 50)
		(primitive_site SLICE_X45Y47 SLICEL internal 45)
	)
	(tile 36 74 INT_X28Y47 INT 1
		(primitive_site TIEOFF_X28Y47 TIEOFF internal 3)
	)
	(tile 36 75 CLBLL_X28Y47 CLBLL 2
		(primitive_site SLICE_X46Y47 SLICEL internal 45)
		(primitive_site SLICE_X47Y47 SLICEL internal 45)
	)
	(tile 36 76 INT_X29Y47 INT 1
		(primitive_site TIEOFF_X29Y47 TIEOFF internal 3)
	)
	(tile 36 77 CLBLM_X29Y47 CLBLM 2
		(primitive_site SLICE_X48Y47 SLICEM internal 50)
		(primitive_site SLICE_X49Y47 SLICEL internal 45)
	)
	(tile 36 78 INT_X30Y47 INT 1
		(primitive_site TIEOFF_X30Y47 TIEOFF internal 3)
	)
	(tile 36 79 CLBLL_X30Y47 CLBLL 2
		(primitive_site SLICE_X50Y47 SLICEL internal 45)
		(primitive_site SLICE_X51Y47 SLICEL internal 45)
	)
	(tile 36 80 CFG_VBRK_X30Y47 CFG_VBRK 0
	)
	(tile 36 81 INT_X31Y47 INT 1
		(primitive_site TIEOFF_X31Y47 TIEOFF internal 3)
	)
	(tile 36 82 INT_INTERFACE_X31Y47 INT_INTERFACE 0
	)
	(tile 36 83 INT_BUFS_L_X31Y47 INT_BUFS_L 0
	)
	(tile 36 84 IOI_X31Y47 IOI 6
		(primitive_site OLOGIC_X2Y94 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y94 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y94 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y95 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y95 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y95 ILOGIC internal 24)
	)
	(tile 36 85 RIOB_X31Y47 RIOB 2
		(primitive_site IOB_X2Y94 IOBS unbonded 7)
		(primitive_site IOB_X2Y95 IOBM unbonded 7)
	)
	(tile 36 86 INT_BUFS_R_X32Y47 INT_BUFS_R 0
	)
	(tile 36 87 CFG_VBRK_X32Y47 CFG_VBRK 0
	)
	(tile 36 88 INT_X32Y47 INT 1
		(primitive_site TIEOFF_X32Y47 TIEOFF internal 3)
	)
	(tile 36 89 CLBLM_X32Y47 CLBLM 2
		(primitive_site SLICE_X52Y47 SLICEM internal 50)
		(primitive_site SLICE_X53Y47 SLICEL internal 45)
	)
	(tile 36 90 INT_X33Y47 INT 1
		(primitive_site TIEOFF_X33Y47 TIEOFF internal 3)
	)
	(tile 36 91 CLBLL_X33Y47 CLBLL 2
		(primitive_site SLICE_X54Y47 SLICEL internal 45)
		(primitive_site SLICE_X55Y47 SLICEL internal 45)
	)
	(tile 36 92 INT_X34Y47 INT 1
		(primitive_site TIEOFF_X34Y47 TIEOFF internal 3)
	)
	(tile 36 93 CLBLM_X34Y47 CLBLM 2
		(primitive_site SLICE_X56Y47 SLICEM internal 50)
		(primitive_site SLICE_X57Y47 SLICEL internal 45)
	)
	(tile 36 94 INT_X35Y47 INT 1
		(primitive_site TIEOFF_X35Y47 TIEOFF internal 3)
	)
	(tile 36 95 CLBLL_X35Y47 CLBLL 2
		(primitive_site SLICE_X58Y47 SLICEL internal 45)
		(primitive_site SLICE_X59Y47 SLICEL internal 45)
	)
	(tile 36 96 INT_X36Y47 INT 1
		(primitive_site TIEOFF_X36Y47 TIEOFF internal 3)
	)
	(tile 36 97 EMAC_INT_INTERFACE_X36Y47 EMAC_INT_INTERFACE 0
	)
	(tile 36 98 NULL_X98Y52 NULL 0
	)
	(tile 36 99 CFG_VBRK_X36Y47 CFG_VBRK 0
	)
	(tile 36 100 INT_X37Y47 INT 1
		(primitive_site TIEOFF_X37Y47 TIEOFF internal 3)
	)
	(tile 36 101 GTP_INT_INTERFACE_X37Y47 GTP_INT_INTERFACE 0
	)
	(tile 36 102 R_TERM_INT_X37Y47 R_TERM_INT 0
	)
	(tile 36 103 NULL_X103Y52 NULL 0
	)
	(tile 37 0 LIOB_X0Y46 LIOB 2
		(primitive_site E16 IOBS bonded 7)
		(primitive_site E17 IOBM bonded 7)
	)
	(tile 37 1 L_TERM_INT_X0Y46 L_TERM_INT 0
	)
	(tile 37 2 INT_X0Y46 INT 1
		(primitive_site TIEOFF_X0Y46 TIEOFF internal 3)
	)
	(tile 37 3 INT_INTERFACE_X0Y46 INT_INTERFACE 0
	)
	(tile 37 4 IOI_X0Y46 IOI 6
		(primitive_site OLOGIC_X0Y92 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y92 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y92 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y93 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y93 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y93 ILOGIC internal 24)
	)
	(tile 37 5 INT_X1Y46 INT 1
		(primitive_site TIEOFF_X1Y46 TIEOFF internal 3)
	)
	(tile 37 6 CLBLM_X1Y46 CLBLM 2
		(primitive_site SLICE_X0Y46 SLICEM internal 50)
		(primitive_site SLICE_X1Y46 SLICEL internal 45)
	)
	(tile 37 7 INT_X2Y46 INT 1
		(primitive_site TIEOFF_X2Y46 TIEOFF internal 3)
	)
	(tile 37 8 CLBLL_X2Y46 CLBLL 2
		(primitive_site SLICE_X2Y46 SLICEL internal 45)
		(primitive_site SLICE_X3Y46 SLICEL internal 45)
	)
	(tile 37 9 CFG_VBRK_X2Y46 CFG_VBRK 0
	)
	(tile 37 10 INT_X3Y46 INT 1
		(primitive_site TIEOFF_X3Y46 TIEOFF internal 3)
	)
	(tile 37 11 CLBLM_X3Y46 CLBLM 2
		(primitive_site SLICE_X4Y46 SLICEM internal 50)
		(primitive_site SLICE_X5Y46 SLICEL internal 45)
	)
	(tile 37 12 INT_X4Y46 INT 1
		(primitive_site TIEOFF_X4Y46 TIEOFF internal 3)
	)
	(tile 37 13 CLBLL_X4Y46 CLBLL 2
		(primitive_site SLICE_X6Y46 SLICEL internal 45)
		(primitive_site SLICE_X7Y46 SLICEL internal 45)
	)
	(tile 37 14 INT_X5Y46 INT 1
		(primitive_site TIEOFF_X5Y46 TIEOFF internal 3)
	)
	(tile 37 15 INT_INTERFACE_X5Y46 INT_INTERFACE 0
	)
	(tile 37 16 NULL_X16Y51 NULL 0
	)
	(tile 37 17 CFG_VBRK_X5Y46 CFG_VBRK 0
	)
	(tile 37 18 INT_X6Y46 INT 1
		(primitive_site TIEOFF_X6Y46 TIEOFF internal 3)
	)
	(tile 37 19 CLBLM_X6Y46 CLBLM 2
		(primitive_site SLICE_X8Y46 SLICEM internal 50)
		(primitive_site SLICE_X9Y46 SLICEL internal 45)
	)
	(tile 37 20 INT_X7Y46 INT 1
		(primitive_site TIEOFF_X7Y46 TIEOFF internal 3)
	)
	(tile 37 21 CLBLM_X7Y46 CLBLM 2
		(primitive_site SLICE_X10Y46 SLICEM internal 50)
		(primitive_site SLICE_X11Y46 SLICEL internal 45)
	)
	(tile 37 22 INT_X8Y46 INT 1
		(primitive_site TIEOFF_X8Y46 TIEOFF internal 3)
	)
	(tile 37 23 INT_INTERFACE_X8Y46 INT_INTERFACE 0
	)
	(tile 37 24 NULL_X24Y51 NULL 0
	)
	(tile 37 25 CFG_VBRK_X8Y46 CFG_VBRK 0
	)
	(tile 37 26 INT_X9Y46 INT 1
		(primitive_site TIEOFF_X9Y46 TIEOFF internal 3)
	)
	(tile 37 27 CLBLM_X9Y46 CLBLM 2
		(primitive_site SLICE_X12Y46 SLICEM internal 50)
		(primitive_site SLICE_X13Y46 SLICEL internal 45)
	)
	(tile 37 28 INT_X10Y46 INT 1
		(primitive_site TIEOFF_X10Y46 TIEOFF internal 3)
	)
	(tile 37 29 CLBLL_X10Y46 CLBLL 2
		(primitive_site SLICE_X14Y46 SLICEL internal 45)
		(primitive_site SLICE_X15Y46 SLICEL internal 45)
	)
	(tile 37 30 INT_X11Y46 INT 1
		(primitive_site TIEOFF_X11Y46 TIEOFF internal 3)
	)
	(tile 37 31 CLBLM_X11Y46 CLBLM 2
		(primitive_site SLICE_X16Y46 SLICEM internal 50)
		(primitive_site SLICE_X17Y46 SLICEL internal 45)
	)
	(tile 37 32 INT_X12Y46 INT 1
		(primitive_site TIEOFF_X12Y46 TIEOFF internal 3)
	)
	(tile 37 33 CLBLL_X12Y46 CLBLL 2
		(primitive_site SLICE_X18Y46 SLICEL internal 45)
		(primitive_site SLICE_X19Y46 SLICEL internal 45)
	)
	(tile 37 34 CFG_VBRK_X12Y46 CFG_VBRK 0
	)
	(tile 37 35 INT_X13Y46 INT 1
		(primitive_site TIEOFF_X13Y46 TIEOFF internal 3)
	)
	(tile 37 36 CLBLM_X13Y46 CLBLM 2
		(primitive_site SLICE_X20Y46 SLICEM internal 50)
		(primitive_site SLICE_X21Y46 SLICEL internal 45)
	)
	(tile 37 37 INT_X14Y46 INT 1
		(primitive_site TIEOFF_X14Y46 TIEOFF internal 3)
	)
	(tile 37 38 CLBLL_X14Y46 CLBLL 2
		(primitive_site SLICE_X22Y46 SLICEL internal 45)
		(primitive_site SLICE_X23Y46 SLICEL internal 45)
	)
	(tile 37 39 INT_X15Y46 INT 1
		(primitive_site TIEOFF_X15Y46 TIEOFF internal 3)
	)
	(tile 37 40 CLBLM_X15Y46 CLBLM 2
		(primitive_site SLICE_X24Y46 SLICEM internal 50)
		(primitive_site SLICE_X25Y46 SLICEL internal 45)
	)
	(tile 37 41 INT_X16Y46 INT 1
		(primitive_site TIEOFF_X16Y46 TIEOFF internal 3)
	)
	(tile 37 42 CLBLL_X16Y46 CLBLL 2
		(primitive_site SLICE_X26Y46 SLICEL internal 45)
		(primitive_site SLICE_X27Y46 SLICEL internal 45)
	)
	(tile 37 43 CFG_VBRK_X16Y46 CFG_VBRK 0
	)
	(tile 37 44 INT_X17Y46 INT 1
		(primitive_site TIEOFF_X17Y46 TIEOFF internal 3)
	)
	(tile 37 45 INT_INTERFACE_X17Y46 INT_INTERFACE 0
	)
	(tile 37 46 INT_BUFS_L_X17Y46 INT_BUFS_L 0
	)
	(tile 37 47 SITE_FEEDTHRU_X17Y46 SITE_FEEDTHRU 0
	)
	(tile 37 48 NULL_X48Y51 NULL 0
	)
	(tile 37 49 NULL_X49Y51 NULL 0
	)
	(tile 37 50 INT_BUFS_R_X18Y46 INT_BUFS_R 0
	)
	(tile 37 51 INT_X18Y46 INT 1
		(primitive_site TIEOFF_X18Y46 TIEOFF internal 3)
	)
	(tile 37 52 CLBLM_X18Y46 CLBLM 2
		(primitive_site SLICE_X28Y46 SLICEM internal 50)
		(primitive_site SLICE_X29Y46 SLICEL internal 45)
	)
	(tile 37 53 INT_X19Y46 INT 1
		(primitive_site TIEOFF_X19Y46 TIEOFF internal 3)
	)
	(tile 37 54 CLBLL_X19Y46 CLBLL 2
		(primitive_site SLICE_X30Y46 SLICEL internal 45)
		(primitive_site SLICE_X31Y46 SLICEL internal 45)
	)
	(tile 37 55 INT_X20Y46 INT 1
		(primitive_site TIEOFF_X20Y46 TIEOFF internal 3)
	)
	(tile 37 56 CLBLM_X20Y46 CLBLM 2
		(primitive_site SLICE_X32Y46 SLICEM internal 50)
		(primitive_site SLICE_X33Y46 SLICEL internal 45)
	)
	(tile 37 57 INT_X21Y46 INT 1
		(primitive_site TIEOFF_X21Y46 TIEOFF internal 3)
	)
	(tile 37 58 CLBLL_X21Y46 CLBLL 2
		(primitive_site SLICE_X34Y46 SLICEL internal 45)
		(primitive_site SLICE_X35Y46 SLICEL internal 45)
	)
	(tile 37 59 CFG_VBRK_X21Y46 CFG_VBRK 0
	)
	(tile 37 60 INT_X22Y46 INT 1
		(primitive_site TIEOFF_X22Y46 TIEOFF internal 3)
	)
	(tile 37 61 CLBLM_X22Y46 CLBLM 2
		(primitive_site SLICE_X36Y46 SLICEM internal 50)
		(primitive_site SLICE_X37Y46 SLICEL internal 45)
	)
	(tile 37 62 INT_X23Y46 INT 1
		(primitive_site TIEOFF_X23Y46 TIEOFF internal 3)
	)
	(tile 37 63 CLBLL_X23Y46 CLBLL 2
		(primitive_site SLICE_X38Y46 SLICEL internal 45)
		(primitive_site SLICE_X39Y46 SLICEL internal 45)
	)
	(tile 37 64 INT_X24Y46 INT 1
		(primitive_site TIEOFF_X24Y46 TIEOFF internal 3)
	)
	(tile 37 65 CLBLM_X24Y46 CLBLM 2
		(primitive_site SLICE_X40Y46 SLICEM internal 50)
		(primitive_site SLICE_X41Y46 SLICEL internal 45)
	)
	(tile 37 66 INT_X25Y46 INT 1
		(primitive_site TIEOFF_X25Y46 TIEOFF internal 3)
	)
	(tile 37 67 CLBLL_X25Y46 CLBLL 2
		(primitive_site SLICE_X42Y46 SLICEL internal 45)
		(primitive_site SLICE_X43Y46 SLICEL internal 45)
	)
	(tile 37 68 CFG_VBRK_X25Y46 CFG_VBRK 0
	)
	(tile 37 69 INT_X26Y46 INT 1
		(primitive_site TIEOFF_X26Y46 TIEOFF internal 3)
	)
	(tile 37 70 INT_INTERFACE_X26Y46 INT_INTERFACE 0
	)
	(tile 37 71 NULL_X71Y51 NULL 0
	)
	(tile 37 72 INT_X27Y46 INT 1
		(primitive_site TIEOFF_X27Y46 TIEOFF internal 3)
	)
	(tile 37 73 CLBLM_X27Y46 CLBLM 2
		(primitive_site SLICE_X44Y46 SLICEM internal 50)
		(primitive_site SLICE_X45Y46 SLICEL internal 45)
	)
	(tile 37 74 INT_X28Y46 INT 1
		(primitive_site TIEOFF_X28Y46 TIEOFF internal 3)
	)
	(tile 37 75 CLBLL_X28Y46 CLBLL 2
		(primitive_site SLICE_X46Y46 SLICEL internal 45)
		(primitive_site SLICE_X47Y46 SLICEL internal 45)
	)
	(tile 37 76 INT_X29Y46 INT 1
		(primitive_site TIEOFF_X29Y46 TIEOFF internal 3)
	)
	(tile 37 77 CLBLM_X29Y46 CLBLM 2
		(primitive_site SLICE_X48Y46 SLICEM internal 50)
		(primitive_site SLICE_X49Y46 SLICEL internal 45)
	)
	(tile 37 78 INT_X30Y46 INT 1
		(primitive_site TIEOFF_X30Y46 TIEOFF internal 3)
	)
	(tile 37 79 CLBLL_X30Y46 CLBLL 2
		(primitive_site SLICE_X50Y46 SLICEL internal 45)
		(primitive_site SLICE_X51Y46 SLICEL internal 45)
	)
	(tile 37 80 CFG_VBRK_X30Y46 CFG_VBRK 0
	)
	(tile 37 81 INT_X31Y46 INT 1
		(primitive_site TIEOFF_X31Y46 TIEOFF internal 3)
	)
	(tile 37 82 INT_INTERFACE_X31Y46 INT_INTERFACE 0
	)
	(tile 37 83 INT_BUFS_L_X31Y46 INT_BUFS_L 0
	)
	(tile 37 84 IOI_X31Y46 IOI 6
		(primitive_site OLOGIC_X2Y92 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y92 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y92 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y93 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y93 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y93 ILOGIC internal 24)
	)
	(tile 37 85 RIOB_X31Y46 RIOB 2
		(primitive_site IOB_X2Y92 IOBS unbonded 7)
		(primitive_site IOB_X2Y93 IOBM unbonded 7)
	)
	(tile 37 86 INT_BUFS_R_X32Y46 INT_BUFS_R 0
	)
	(tile 37 87 CFG_VBRK_X32Y46 CFG_VBRK 0
	)
	(tile 37 88 INT_X32Y46 INT 1
		(primitive_site TIEOFF_X32Y46 TIEOFF internal 3)
	)
	(tile 37 89 CLBLM_X32Y46 CLBLM 2
		(primitive_site SLICE_X52Y46 SLICEM internal 50)
		(primitive_site SLICE_X53Y46 SLICEL internal 45)
	)
	(tile 37 90 INT_X33Y46 INT 1
		(primitive_site TIEOFF_X33Y46 TIEOFF internal 3)
	)
	(tile 37 91 CLBLL_X33Y46 CLBLL 2
		(primitive_site SLICE_X54Y46 SLICEL internal 45)
		(primitive_site SLICE_X55Y46 SLICEL internal 45)
	)
	(tile 37 92 INT_X34Y46 INT 1
		(primitive_site TIEOFF_X34Y46 TIEOFF internal 3)
	)
	(tile 37 93 CLBLM_X34Y46 CLBLM 2
		(primitive_site SLICE_X56Y46 SLICEM internal 50)
		(primitive_site SLICE_X57Y46 SLICEL internal 45)
	)
	(tile 37 94 INT_X35Y46 INT 1
		(primitive_site TIEOFF_X35Y46 TIEOFF internal 3)
	)
	(tile 37 95 CLBLL_X35Y46 CLBLL 2
		(primitive_site SLICE_X58Y46 SLICEL internal 45)
		(primitive_site SLICE_X59Y46 SLICEL internal 45)
	)
	(tile 37 96 INT_X36Y46 INT 1
		(primitive_site TIEOFF_X36Y46 TIEOFF internal 3)
	)
	(tile 37 97 EMAC_INT_INTERFACE_X36Y46 EMAC_INT_INTERFACE 0
	)
	(tile 37 98 NULL_X98Y51 NULL 0
	)
	(tile 37 99 CFG_VBRK_X36Y46 CFG_VBRK 0
	)
	(tile 37 100 INT_X37Y46 INT 1
		(primitive_site TIEOFF_X37Y46 TIEOFF internal 3)
	)
	(tile 37 101 GTP_INT_INTERFACE_X37Y46 GTP_INT_INTERFACE 0
	)
	(tile 37 102 R_TERM_INT_X37Y46 R_TERM_INT 0
	)
	(tile 37 103 NULL_X103Y51 NULL 0
	)
	(tile 38 0 LIOB_X0Y45 LIOB 2
		(primitive_site C16 IOBS bonded 7)
		(primitive_site C17 IOBM bonded 7)
	)
	(tile 38 1 L_TERM_INT_X0Y45 L_TERM_INT 0
	)
	(tile 38 2 INT_X0Y45 INT 1
		(primitive_site TIEOFF_X0Y45 TIEOFF internal 3)
	)
	(tile 38 3 INT_INTERFACE_X0Y45 INT_INTERFACE 0
	)
	(tile 38 4 IOI_X0Y45 IOI 6
		(primitive_site OLOGIC_X0Y90 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y90 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y90 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y91 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y91 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y91 ILOGIC internal 24)
	)
	(tile 38 5 INT_X1Y45 INT 1
		(primitive_site TIEOFF_X1Y45 TIEOFF internal 3)
	)
	(tile 38 6 CLBLM_X1Y45 CLBLM 2
		(primitive_site SLICE_X0Y45 SLICEM internal 50)
		(primitive_site SLICE_X1Y45 SLICEL internal 45)
	)
	(tile 38 7 INT_X2Y45 INT 1
		(primitive_site TIEOFF_X2Y45 TIEOFF internal 3)
	)
	(tile 38 8 CLBLL_X2Y45 CLBLL 2
		(primitive_site SLICE_X2Y45 SLICEL internal 45)
		(primitive_site SLICE_X3Y45 SLICEL internal 45)
	)
	(tile 38 9 CFG_VBRK_X2Y45 CFG_VBRK 0
	)
	(tile 38 10 INT_X3Y45 INT 1
		(primitive_site TIEOFF_X3Y45 TIEOFF internal 3)
	)
	(tile 38 11 CLBLM_X3Y45 CLBLM 2
		(primitive_site SLICE_X4Y45 SLICEM internal 50)
		(primitive_site SLICE_X5Y45 SLICEL internal 45)
	)
	(tile 38 12 INT_X4Y45 INT 1
		(primitive_site TIEOFF_X4Y45 TIEOFF internal 3)
	)
	(tile 38 13 CLBLL_X4Y45 CLBLL 2
		(primitive_site SLICE_X6Y45 SLICEL internal 45)
		(primitive_site SLICE_X7Y45 SLICEL internal 45)
	)
	(tile 38 14 INT_X5Y45 INT 1
		(primitive_site TIEOFF_X5Y45 TIEOFF internal 3)
	)
	(tile 38 15 INT_INTERFACE_X5Y45 INT_INTERFACE 0
	)
	(tile 38 16 BRAM_X5Y45 BRAM 1
		(primitive_site RAMB36_X0Y9 RAMBFIFO36 internal 343)
	)
	(tile 38 17 CFG_VBRK_X5Y45 CFG_VBRK 0
	)
	(tile 38 18 INT_X6Y45 INT 1
		(primitive_site TIEOFF_X6Y45 TIEOFF internal 3)
	)
	(tile 38 19 CLBLM_X6Y45 CLBLM 2
		(primitive_site SLICE_X8Y45 SLICEM internal 50)
		(primitive_site SLICE_X9Y45 SLICEL internal 45)
	)
	(tile 38 20 INT_X7Y45 INT 1
		(primitive_site TIEOFF_X7Y45 TIEOFF internal 3)
	)
	(tile 38 21 CLBLM_X7Y45 CLBLM 2
		(primitive_site SLICE_X10Y45 SLICEM internal 50)
		(primitive_site SLICE_X11Y45 SLICEL internal 45)
	)
	(tile 38 22 INT_X8Y45 INT 1
		(primitive_site TIEOFF_X8Y45 TIEOFF internal 3)
	)
	(tile 38 23 INT_INTERFACE_X8Y45 INT_INTERFACE 0
	)
	(tile 38 24 DSP_X8Y45 DSP 2
		(primitive_site DSP48_X0Y18 DSP48E internal 390)
		(primitive_site DSP48_X0Y19 DSP48E internal 390)
	)
	(tile 38 25 CFG_VBRK_X8Y45 CFG_VBRK 0
	)
	(tile 38 26 INT_X9Y45 INT 1
		(primitive_site TIEOFF_X9Y45 TIEOFF internal 3)
	)
	(tile 38 27 CLBLM_X9Y45 CLBLM 2
		(primitive_site SLICE_X12Y45 SLICEM internal 50)
		(primitive_site SLICE_X13Y45 SLICEL internal 45)
	)
	(tile 38 28 INT_X10Y45 INT 1
		(primitive_site TIEOFF_X10Y45 TIEOFF internal 3)
	)
	(tile 38 29 CLBLL_X10Y45 CLBLL 2
		(primitive_site SLICE_X14Y45 SLICEL internal 45)
		(primitive_site SLICE_X15Y45 SLICEL internal 45)
	)
	(tile 38 30 INT_X11Y45 INT 1
		(primitive_site TIEOFF_X11Y45 TIEOFF internal 3)
	)
	(tile 38 31 CLBLM_X11Y45 CLBLM 2
		(primitive_site SLICE_X16Y45 SLICEM internal 50)
		(primitive_site SLICE_X17Y45 SLICEL internal 45)
	)
	(tile 38 32 INT_X12Y45 INT 1
		(primitive_site TIEOFF_X12Y45 TIEOFF internal 3)
	)
	(tile 38 33 CLBLL_X12Y45 CLBLL 2
		(primitive_site SLICE_X18Y45 SLICEL internal 45)
		(primitive_site SLICE_X19Y45 SLICEL internal 45)
	)
	(tile 38 34 CFG_VBRK_X12Y45 CFG_VBRK 0
	)
	(tile 38 35 INT_X13Y45 INT 1
		(primitive_site TIEOFF_X13Y45 TIEOFF internal 3)
	)
	(tile 38 36 CLBLM_X13Y45 CLBLM 2
		(primitive_site SLICE_X20Y45 SLICEM internal 50)
		(primitive_site SLICE_X21Y45 SLICEL internal 45)
	)
	(tile 38 37 INT_X14Y45 INT 1
		(primitive_site TIEOFF_X14Y45 TIEOFF internal 3)
	)
	(tile 38 38 CLBLL_X14Y45 CLBLL 2
		(primitive_site SLICE_X22Y45 SLICEL internal 45)
		(primitive_site SLICE_X23Y45 SLICEL internal 45)
	)
	(tile 38 39 INT_X15Y45 INT 1
		(primitive_site TIEOFF_X15Y45 TIEOFF internal 3)
	)
	(tile 38 40 CLBLM_X15Y45 CLBLM 2
		(primitive_site SLICE_X24Y45 SLICEM internal 50)
		(primitive_site SLICE_X25Y45 SLICEL internal 45)
	)
	(tile 38 41 INT_X16Y45 INT 1
		(primitive_site TIEOFF_X16Y45 TIEOFF internal 3)
	)
	(tile 38 42 CLBLL_X16Y45 CLBLL 2
		(primitive_site SLICE_X26Y45 SLICEL internal 45)
		(primitive_site SLICE_X27Y45 SLICEL internal 45)
	)
	(tile 38 43 CFG_VBRK_X16Y45 CFG_VBRK 0
	)
	(tile 38 44 INT_X17Y45 INT 1
		(primitive_site TIEOFF_X17Y45 TIEOFF internal 3)
	)
	(tile 38 45 INT_INTERFACE_X17Y45 INT_INTERFACE 0
	)
	(tile 38 46 INT_BUFS_L_X17Y45 INT_BUFS_L 0
	)
	(tile 38 47 SITE_FEEDTHRU_X17Y45 SITE_FEEDTHRU 0
	)
	(tile 38 48 NULL_X48Y50 NULL 0
	)
	(tile 38 49 NULL_X49Y50 NULL 0
	)
	(tile 38 50 INT_BUFS_R_X18Y45 INT_BUFS_R 0
	)
	(tile 38 51 INT_X18Y45 INT 1
		(primitive_site TIEOFF_X18Y45 TIEOFF internal 3)
	)
	(tile 38 52 CLBLM_X18Y45 CLBLM 2
		(primitive_site SLICE_X28Y45 SLICEM internal 50)
		(primitive_site SLICE_X29Y45 SLICEL internal 45)
	)
	(tile 38 53 INT_X19Y45 INT 1
		(primitive_site TIEOFF_X19Y45 TIEOFF internal 3)
	)
	(tile 38 54 CLBLL_X19Y45 CLBLL 2
		(primitive_site SLICE_X30Y45 SLICEL internal 45)
		(primitive_site SLICE_X31Y45 SLICEL internal 45)
	)
	(tile 38 55 INT_X20Y45 INT 1
		(primitive_site TIEOFF_X20Y45 TIEOFF internal 3)
	)
	(tile 38 56 CLBLM_X20Y45 CLBLM 2
		(primitive_site SLICE_X32Y45 SLICEM internal 50)
		(primitive_site SLICE_X33Y45 SLICEL internal 45)
	)
	(tile 38 57 INT_X21Y45 INT 1
		(primitive_site TIEOFF_X21Y45 TIEOFF internal 3)
	)
	(tile 38 58 CLBLL_X21Y45 CLBLL 2
		(primitive_site SLICE_X34Y45 SLICEL internal 45)
		(primitive_site SLICE_X35Y45 SLICEL internal 45)
	)
	(tile 38 59 CFG_VBRK_X21Y45 CFG_VBRK 0
	)
	(tile 38 60 INT_X22Y45 INT 1
		(primitive_site TIEOFF_X22Y45 TIEOFF internal 3)
	)
	(tile 38 61 CLBLM_X22Y45 CLBLM 2
		(primitive_site SLICE_X36Y45 SLICEM internal 50)
		(primitive_site SLICE_X37Y45 SLICEL internal 45)
	)
	(tile 38 62 INT_X23Y45 INT 1
		(primitive_site TIEOFF_X23Y45 TIEOFF internal 3)
	)
	(tile 38 63 CLBLL_X23Y45 CLBLL 2
		(primitive_site SLICE_X38Y45 SLICEL internal 45)
		(primitive_site SLICE_X39Y45 SLICEL internal 45)
	)
	(tile 38 64 INT_X24Y45 INT 1
		(primitive_site TIEOFF_X24Y45 TIEOFF internal 3)
	)
	(tile 38 65 CLBLM_X24Y45 CLBLM 2
		(primitive_site SLICE_X40Y45 SLICEM internal 50)
		(primitive_site SLICE_X41Y45 SLICEL internal 45)
	)
	(tile 38 66 INT_X25Y45 INT 1
		(primitive_site TIEOFF_X25Y45 TIEOFF internal 3)
	)
	(tile 38 67 CLBLL_X25Y45 CLBLL 2
		(primitive_site SLICE_X42Y45 SLICEL internal 45)
		(primitive_site SLICE_X43Y45 SLICEL internal 45)
	)
	(tile 38 68 CFG_VBRK_X25Y45 CFG_VBRK 0
	)
	(tile 38 69 INT_X26Y45 INT 1
		(primitive_site TIEOFF_X26Y45 TIEOFF internal 3)
	)
	(tile 38 70 INT_INTERFACE_X26Y45 INT_INTERFACE 0
	)
	(tile 38 71 BRAM_X26Y45 BRAM 1
		(primitive_site RAMB36_X1Y9 RAMBFIFO36 internal 343)
	)
	(tile 38 72 INT_X27Y45 INT 1
		(primitive_site TIEOFF_X27Y45 TIEOFF internal 3)
	)
	(tile 38 73 CLBLM_X27Y45 CLBLM 2
		(primitive_site SLICE_X44Y45 SLICEM internal 50)
		(primitive_site SLICE_X45Y45 SLICEL internal 45)
	)
	(tile 38 74 INT_X28Y45 INT 1
		(primitive_site TIEOFF_X28Y45 TIEOFF internal 3)
	)
	(tile 38 75 CLBLL_X28Y45 CLBLL 2
		(primitive_site SLICE_X46Y45 SLICEL internal 45)
		(primitive_site SLICE_X47Y45 SLICEL internal 45)
	)
	(tile 38 76 INT_X29Y45 INT 1
		(primitive_site TIEOFF_X29Y45 TIEOFF internal 3)
	)
	(tile 38 77 CLBLM_X29Y45 CLBLM 2
		(primitive_site SLICE_X48Y45 SLICEM internal 50)
		(primitive_site SLICE_X49Y45 SLICEL internal 45)
	)
	(tile 38 78 INT_X30Y45 INT 1
		(primitive_site TIEOFF_X30Y45 TIEOFF internal 3)
	)
	(tile 38 79 CLBLL_X30Y45 CLBLL 2
		(primitive_site SLICE_X50Y45 SLICEL internal 45)
		(primitive_site SLICE_X51Y45 SLICEL internal 45)
	)
	(tile 38 80 CFG_VBRK_X30Y45 CFG_VBRK 0
	)
	(tile 38 81 INT_X31Y45 INT 1
		(primitive_site TIEOFF_X31Y45 TIEOFF internal 3)
	)
	(tile 38 82 INT_INTERFACE_X31Y45 INT_INTERFACE 0
	)
	(tile 38 83 INT_BUFS_L_X31Y45 INT_BUFS_L 0
	)
	(tile 38 84 IOI_X31Y45 IOI 6
		(primitive_site OLOGIC_X2Y90 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y90 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y90 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y91 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y91 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y91 ILOGIC internal 24)
	)
	(tile 38 85 RIOB_X31Y45 RIOB 2
		(primitive_site IOB_X2Y90 IOBS unbonded 7)
		(primitive_site IOB_X2Y91 IOBM unbonded 7)
	)
	(tile 38 86 INT_BUFS_R_X32Y45 INT_BUFS_R 0
	)
	(tile 38 87 CFG_VBRK_X32Y45 CFG_VBRK 0
	)
	(tile 38 88 INT_X32Y45 INT 1
		(primitive_site TIEOFF_X32Y45 TIEOFF internal 3)
	)
	(tile 38 89 CLBLM_X32Y45 CLBLM 2
		(primitive_site SLICE_X52Y45 SLICEM internal 50)
		(primitive_site SLICE_X53Y45 SLICEL internal 45)
	)
	(tile 38 90 INT_X33Y45 INT 1
		(primitive_site TIEOFF_X33Y45 TIEOFF internal 3)
	)
	(tile 38 91 CLBLL_X33Y45 CLBLL 2
		(primitive_site SLICE_X54Y45 SLICEL internal 45)
		(primitive_site SLICE_X55Y45 SLICEL internal 45)
	)
	(tile 38 92 INT_X34Y45 INT 1
		(primitive_site TIEOFF_X34Y45 TIEOFF internal 3)
	)
	(tile 38 93 CLBLM_X34Y45 CLBLM 2
		(primitive_site SLICE_X56Y45 SLICEM internal 50)
		(primitive_site SLICE_X57Y45 SLICEL internal 45)
	)
	(tile 38 94 INT_X35Y45 INT 1
		(primitive_site TIEOFF_X35Y45 TIEOFF internal 3)
	)
	(tile 38 95 CLBLL_X35Y45 CLBLL 2
		(primitive_site SLICE_X58Y45 SLICEL internal 45)
		(primitive_site SLICE_X59Y45 SLICEL internal 45)
	)
	(tile 38 96 INT_X36Y45 INT 1
		(primitive_site TIEOFF_X36Y45 TIEOFF internal 3)
	)
	(tile 38 97 EMAC_INT_INTERFACE_X36Y45 EMAC_INT_INTERFACE 0
	)
	(tile 38 98 NULL_X98Y50 NULL 0
	)
	(tile 38 99 CFG_VBRK_X36Y45 CFG_VBRK 0
	)
	(tile 38 100 INT_X37Y45 INT 1
		(primitive_site TIEOFF_X37Y45 TIEOFF internal 3)
	)
	(tile 38 101 GTP_INT_INTERFACE_X37Y45 GTP_INT_INTERFACE 0
	)
	(tile 38 102 R_TERM_INT_X37Y45 R_TERM_INT 0
	)
	(tile 38 103 NULL_X103Y50 NULL 0
	)
	(tile 39 0 LIOB_X0Y44 LIOB 2
		(primitive_site E12 IOBS bonded 7)
		(primitive_site D12 IOBM bonded 7)
	)
	(tile 39 1 L_TERM_INT_X0Y44 L_TERM_INT 0
	)
	(tile 39 2 INT_X0Y44 INT 1
		(primitive_site TIEOFF_X0Y44 TIEOFF internal 3)
	)
	(tile 39 3 INT_INTERFACE_X0Y44 INT_INTERFACE 0
	)
	(tile 39 4 IOI_X0Y44 IOI 6
		(primitive_site OLOGIC_X0Y88 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y88 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y88 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y89 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y89 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y89 ILOGIC internal 24)
	)
	(tile 39 5 INT_X1Y44 INT 1
		(primitive_site TIEOFF_X1Y44 TIEOFF internal 3)
	)
	(tile 39 6 CLBLM_X1Y44 CLBLM 2
		(primitive_site SLICE_X0Y44 SLICEM internal 50)
		(primitive_site SLICE_X1Y44 SLICEL internal 45)
	)
	(tile 39 7 INT_X2Y44 INT 1
		(primitive_site TIEOFF_X2Y44 TIEOFF internal 3)
	)
	(tile 39 8 CLBLL_X2Y44 CLBLL 2
		(primitive_site SLICE_X2Y44 SLICEL internal 45)
		(primitive_site SLICE_X3Y44 SLICEL internal 45)
	)
	(tile 39 9 CFG_VBRK_X2Y44 CFG_VBRK 0
	)
	(tile 39 10 INT_X3Y44 INT 1
		(primitive_site TIEOFF_X3Y44 TIEOFF internal 3)
	)
	(tile 39 11 CLBLM_X3Y44 CLBLM 2
		(primitive_site SLICE_X4Y44 SLICEM internal 50)
		(primitive_site SLICE_X5Y44 SLICEL internal 45)
	)
	(tile 39 12 INT_X4Y44 INT 1
		(primitive_site TIEOFF_X4Y44 TIEOFF internal 3)
	)
	(tile 39 13 CLBLL_X4Y44 CLBLL 2
		(primitive_site SLICE_X6Y44 SLICEL internal 45)
		(primitive_site SLICE_X7Y44 SLICEL internal 45)
	)
	(tile 39 14 INT_X5Y44 INT 1
		(primitive_site TIEOFF_X5Y44 TIEOFF internal 3)
	)
	(tile 39 15 INT_INTERFACE_X5Y44 INT_INTERFACE 0
	)
	(tile 39 16 NULL_X16Y49 NULL 0
	)
	(tile 39 17 CFG_VBRK_X5Y44 CFG_VBRK 0
	)
	(tile 39 18 INT_X6Y44 INT 1
		(primitive_site TIEOFF_X6Y44 TIEOFF internal 3)
	)
	(tile 39 19 CLBLM_X6Y44 CLBLM 2
		(primitive_site SLICE_X8Y44 SLICEM internal 50)
		(primitive_site SLICE_X9Y44 SLICEL internal 45)
	)
	(tile 39 20 INT_X7Y44 INT 1
		(primitive_site TIEOFF_X7Y44 TIEOFF internal 3)
	)
	(tile 39 21 CLBLM_X7Y44 CLBLM 2
		(primitive_site SLICE_X10Y44 SLICEM internal 50)
		(primitive_site SLICE_X11Y44 SLICEL internal 45)
	)
	(tile 39 22 INT_X8Y44 INT 1
		(primitive_site TIEOFF_X8Y44 TIEOFF internal 3)
	)
	(tile 39 23 INT_INTERFACE_X8Y44 INT_INTERFACE 0
	)
	(tile 39 24 NULL_X24Y49 NULL 0
	)
	(tile 39 25 CFG_VBRK_X8Y44 CFG_VBRK 0
	)
	(tile 39 26 INT_X9Y44 INT 1
		(primitive_site TIEOFF_X9Y44 TIEOFF internal 3)
	)
	(tile 39 27 CLBLM_X9Y44 CLBLM 2
		(primitive_site SLICE_X12Y44 SLICEM internal 50)
		(primitive_site SLICE_X13Y44 SLICEL internal 45)
	)
	(tile 39 28 INT_X10Y44 INT 1
		(primitive_site TIEOFF_X10Y44 TIEOFF internal 3)
	)
	(tile 39 29 CLBLL_X10Y44 CLBLL 2
		(primitive_site SLICE_X14Y44 SLICEL internal 45)
		(primitive_site SLICE_X15Y44 SLICEL internal 45)
	)
	(tile 39 30 INT_X11Y44 INT 1
		(primitive_site TIEOFF_X11Y44 TIEOFF internal 3)
	)
	(tile 39 31 CLBLM_X11Y44 CLBLM 2
		(primitive_site SLICE_X16Y44 SLICEM internal 50)
		(primitive_site SLICE_X17Y44 SLICEL internal 45)
	)
	(tile 39 32 INT_X12Y44 INT 1
		(primitive_site TIEOFF_X12Y44 TIEOFF internal 3)
	)
	(tile 39 33 CLBLL_X12Y44 CLBLL 2
		(primitive_site SLICE_X18Y44 SLICEL internal 45)
		(primitive_site SLICE_X19Y44 SLICEL internal 45)
	)
	(tile 39 34 CFG_VBRK_X12Y44 CFG_VBRK 0
	)
	(tile 39 35 INT_X13Y44 INT 1
		(primitive_site TIEOFF_X13Y44 TIEOFF internal 3)
	)
	(tile 39 36 CLBLM_X13Y44 CLBLM 2
		(primitive_site SLICE_X20Y44 SLICEM internal 50)
		(primitive_site SLICE_X21Y44 SLICEL internal 45)
	)
	(tile 39 37 INT_X14Y44 INT 1
		(primitive_site TIEOFF_X14Y44 TIEOFF internal 3)
	)
	(tile 39 38 CLBLL_X14Y44 CLBLL 2
		(primitive_site SLICE_X22Y44 SLICEL internal 45)
		(primitive_site SLICE_X23Y44 SLICEL internal 45)
	)
	(tile 39 39 INT_X15Y44 INT 1
		(primitive_site TIEOFF_X15Y44 TIEOFF internal 3)
	)
	(tile 39 40 CLBLM_X15Y44 CLBLM 2
		(primitive_site SLICE_X24Y44 SLICEM internal 50)
		(primitive_site SLICE_X25Y44 SLICEL internal 45)
	)
	(tile 39 41 INT_X16Y44 INT 1
		(primitive_site TIEOFF_X16Y44 TIEOFF internal 3)
	)
	(tile 39 42 CLBLL_X16Y44 CLBLL 2
		(primitive_site SLICE_X26Y44 SLICEL internal 45)
		(primitive_site SLICE_X27Y44 SLICEL internal 45)
	)
	(tile 39 43 CFG_VBRK_X16Y44 CFG_VBRK 0
	)
	(tile 39 44 INT_X17Y44 INT 1
		(primitive_site TIEOFF_X17Y44 TIEOFF internal 3)
	)
	(tile 39 45 INT_INTERFACE_X17Y44 INT_INTERFACE 0
	)
	(tile 39 46 INT_BUFS_L_X17Y44 INT_BUFS_L 0
	)
	(tile 39 47 SITE_FEEDTHRU_X17Y44 SITE_FEEDTHRU 0
	)
	(tile 39 48 NULL_X48Y49 NULL 0
	)
	(tile 39 49 NULL_X49Y49 NULL 0
	)
	(tile 39 50 INT_BUFS_R_X18Y44 INT_BUFS_R 0
	)
	(tile 39 51 INT_X18Y44 INT 1
		(primitive_site TIEOFF_X18Y44 TIEOFF internal 3)
	)
	(tile 39 52 CLBLM_X18Y44 CLBLM 2
		(primitive_site SLICE_X28Y44 SLICEM internal 50)
		(primitive_site SLICE_X29Y44 SLICEL internal 45)
	)
	(tile 39 53 INT_X19Y44 INT 1
		(primitive_site TIEOFF_X19Y44 TIEOFF internal 3)
	)
	(tile 39 54 CLBLL_X19Y44 CLBLL 2
		(primitive_site SLICE_X30Y44 SLICEL internal 45)
		(primitive_site SLICE_X31Y44 SLICEL internal 45)
	)
	(tile 39 55 INT_X20Y44 INT 1
		(primitive_site TIEOFF_X20Y44 TIEOFF internal 3)
	)
	(tile 39 56 CLBLM_X20Y44 CLBLM 2
		(primitive_site SLICE_X32Y44 SLICEM internal 50)
		(primitive_site SLICE_X33Y44 SLICEL internal 45)
	)
	(tile 39 57 INT_X21Y44 INT 1
		(primitive_site TIEOFF_X21Y44 TIEOFF internal 3)
	)
	(tile 39 58 CLBLL_X21Y44 CLBLL 2
		(primitive_site SLICE_X34Y44 SLICEL internal 45)
		(primitive_site SLICE_X35Y44 SLICEL internal 45)
	)
	(tile 39 59 CFG_VBRK_X21Y44 CFG_VBRK 0
	)
	(tile 39 60 INT_X22Y44 INT 1
		(primitive_site TIEOFF_X22Y44 TIEOFF internal 3)
	)
	(tile 39 61 CLBLM_X22Y44 CLBLM 2
		(primitive_site SLICE_X36Y44 SLICEM internal 50)
		(primitive_site SLICE_X37Y44 SLICEL internal 45)
	)
	(tile 39 62 INT_X23Y44 INT 1
		(primitive_site TIEOFF_X23Y44 TIEOFF internal 3)
	)
	(tile 39 63 CLBLL_X23Y44 CLBLL 2
		(primitive_site SLICE_X38Y44 SLICEL internal 45)
		(primitive_site SLICE_X39Y44 SLICEL internal 45)
	)
	(tile 39 64 INT_X24Y44 INT 1
		(primitive_site TIEOFF_X24Y44 TIEOFF internal 3)
	)
	(tile 39 65 CLBLM_X24Y44 CLBLM 2
		(primitive_site SLICE_X40Y44 SLICEM internal 50)
		(primitive_site SLICE_X41Y44 SLICEL internal 45)
	)
	(tile 39 66 INT_X25Y44 INT 1
		(primitive_site TIEOFF_X25Y44 TIEOFF internal 3)
	)
	(tile 39 67 CLBLL_X25Y44 CLBLL 2
		(primitive_site SLICE_X42Y44 SLICEL internal 45)
		(primitive_site SLICE_X43Y44 SLICEL internal 45)
	)
	(tile 39 68 CFG_VBRK_X25Y44 CFG_VBRK 0
	)
	(tile 39 69 INT_X26Y44 INT 1
		(primitive_site TIEOFF_X26Y44 TIEOFF internal 3)
	)
	(tile 39 70 INT_INTERFACE_X26Y44 INT_INTERFACE 0
	)
	(tile 39 71 NULL_X71Y49 NULL 0
	)
	(tile 39 72 INT_X27Y44 INT 1
		(primitive_site TIEOFF_X27Y44 TIEOFF internal 3)
	)
	(tile 39 73 CLBLM_X27Y44 CLBLM 2
		(primitive_site SLICE_X44Y44 SLICEM internal 50)
		(primitive_site SLICE_X45Y44 SLICEL internal 45)
	)
	(tile 39 74 INT_X28Y44 INT 1
		(primitive_site TIEOFF_X28Y44 TIEOFF internal 3)
	)
	(tile 39 75 CLBLL_X28Y44 CLBLL 2
		(primitive_site SLICE_X46Y44 SLICEL internal 45)
		(primitive_site SLICE_X47Y44 SLICEL internal 45)
	)
	(tile 39 76 INT_X29Y44 INT 1
		(primitive_site TIEOFF_X29Y44 TIEOFF internal 3)
	)
	(tile 39 77 CLBLM_X29Y44 CLBLM 2
		(primitive_site SLICE_X48Y44 SLICEM internal 50)
		(primitive_site SLICE_X49Y44 SLICEL internal 45)
	)
	(tile 39 78 INT_X30Y44 INT 1
		(primitive_site TIEOFF_X30Y44 TIEOFF internal 3)
	)
	(tile 39 79 CLBLL_X30Y44 CLBLL 2
		(primitive_site SLICE_X50Y44 SLICEL internal 45)
		(primitive_site SLICE_X51Y44 SLICEL internal 45)
	)
	(tile 39 80 CFG_VBRK_X30Y44 CFG_VBRK 0
	)
	(tile 39 81 INT_X31Y44 INT 1
		(primitive_site TIEOFF_X31Y44 TIEOFF internal 3)
	)
	(tile 39 82 INT_INTERFACE_X31Y44 INT_INTERFACE 0
	)
	(tile 39 83 INT_BUFS_L_X31Y44 INT_BUFS_L 0
	)
	(tile 39 84 IOI_X31Y44 IOI 6
		(primitive_site OLOGIC_X2Y88 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y88 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y88 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y89 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y89 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y89 ILOGIC internal 24)
	)
	(tile 39 85 RIOB_X31Y44 RIOB 2
		(primitive_site IOB_X2Y88 IOBS unbonded 7)
		(primitive_site IOB_X2Y89 IOBM unbonded 7)
	)
	(tile 39 86 INT_BUFS_R_X32Y44 INT_BUFS_R 0
	)
	(tile 39 87 CFG_VBRK_X32Y44 CFG_VBRK 0
	)
	(tile 39 88 INT_X32Y44 INT 1
		(primitive_site TIEOFF_X32Y44 TIEOFF internal 3)
	)
	(tile 39 89 CLBLM_X32Y44 CLBLM 2
		(primitive_site SLICE_X52Y44 SLICEM internal 50)
		(primitive_site SLICE_X53Y44 SLICEL internal 45)
	)
	(tile 39 90 INT_X33Y44 INT 1
		(primitive_site TIEOFF_X33Y44 TIEOFF internal 3)
	)
	(tile 39 91 CLBLL_X33Y44 CLBLL 2
		(primitive_site SLICE_X54Y44 SLICEL internal 45)
		(primitive_site SLICE_X55Y44 SLICEL internal 45)
	)
	(tile 39 92 INT_X34Y44 INT 1
		(primitive_site TIEOFF_X34Y44 TIEOFF internal 3)
	)
	(tile 39 93 CLBLM_X34Y44 CLBLM 2
		(primitive_site SLICE_X56Y44 SLICEM internal 50)
		(primitive_site SLICE_X57Y44 SLICEL internal 45)
	)
	(tile 39 94 INT_X35Y44 INT 1
		(primitive_site TIEOFF_X35Y44 TIEOFF internal 3)
	)
	(tile 39 95 CLBLL_X35Y44 CLBLL 2
		(primitive_site SLICE_X58Y44 SLICEL internal 45)
		(primitive_site SLICE_X59Y44 SLICEL internal 45)
	)
	(tile 39 96 INT_X36Y44 INT 1
		(primitive_site TIEOFF_X36Y44 TIEOFF internal 3)
	)
	(tile 39 97 EMAC_INT_INTERFACE_X36Y44 EMAC_INT_INTERFACE 0
	)
	(tile 39 98 NULL_X98Y49 NULL 0
	)
	(tile 39 99 CFG_VBRK_X36Y44 CFG_VBRK 0
	)
	(tile 39 100 INT_X37Y44 INT 1
		(primitive_site TIEOFF_X37Y44 TIEOFF internal 3)
	)
	(tile 39 101 GTP_INT_INTERFACE_X37Y44 GTP_INT_INTERFACE 0
	)
	(tile 39 102 R_TERM_INT_X37Y44 R_TERM_INT 0
	)
	(tile 39 103 NULL_X103Y49 NULL 0
	)
	(tile 40 0 LIOB_X0Y43 LIOB 2
		(primitive_site B18 IOBS bonded 7)
		(primitive_site C18 IOBM bonded 7)
	)
	(tile 40 1 L_TERM_INT_X0Y43 L_TERM_INT 0
	)
	(tile 40 2 INT_X0Y43 INT 1
		(primitive_site TIEOFF_X0Y43 TIEOFF internal 3)
	)
	(tile 40 3 INT_INTERFACE_X0Y43 INT_INTERFACE 0
	)
	(tile 40 4 IOI_X0Y43 IOI 6
		(primitive_site OLOGIC_X0Y86 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y86 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y86 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y87 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y87 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y87 ILOGIC internal 24)
	)
	(tile 40 5 INT_X1Y43 INT 1
		(primitive_site TIEOFF_X1Y43 TIEOFF internal 3)
	)
	(tile 40 6 CLBLM_X1Y43 CLBLM 2
		(primitive_site SLICE_X0Y43 SLICEM internal 50)
		(primitive_site SLICE_X1Y43 SLICEL internal 45)
	)
	(tile 40 7 INT_X2Y43 INT 1
		(primitive_site TIEOFF_X2Y43 TIEOFF internal 3)
	)
	(tile 40 8 CLBLL_X2Y43 CLBLL 2
		(primitive_site SLICE_X2Y43 SLICEL internal 45)
		(primitive_site SLICE_X3Y43 SLICEL internal 45)
	)
	(tile 40 9 CFG_VBRK_X2Y43 CFG_VBRK 0
	)
	(tile 40 10 INT_X3Y43 INT 1
		(primitive_site TIEOFF_X3Y43 TIEOFF internal 3)
	)
	(tile 40 11 CLBLM_X3Y43 CLBLM 2
		(primitive_site SLICE_X4Y43 SLICEM internal 50)
		(primitive_site SLICE_X5Y43 SLICEL internal 45)
	)
	(tile 40 12 INT_X4Y43 INT 1
		(primitive_site TIEOFF_X4Y43 TIEOFF internal 3)
	)
	(tile 40 13 CLBLL_X4Y43 CLBLL 2
		(primitive_site SLICE_X6Y43 SLICEL internal 45)
		(primitive_site SLICE_X7Y43 SLICEL internal 45)
	)
	(tile 40 14 INT_X5Y43 INT 1
		(primitive_site TIEOFF_X5Y43 TIEOFF internal 3)
	)
	(tile 40 15 INT_INTERFACE_X5Y43 INT_INTERFACE 0
	)
	(tile 40 16 NULL_X16Y48 NULL 0
	)
	(tile 40 17 CFG_VBRK_X5Y43 CFG_VBRK 0
	)
	(tile 40 18 INT_X6Y43 INT 1
		(primitive_site TIEOFF_X6Y43 TIEOFF internal 3)
	)
	(tile 40 19 CLBLM_X6Y43 CLBLM 2
		(primitive_site SLICE_X8Y43 SLICEM internal 50)
		(primitive_site SLICE_X9Y43 SLICEL internal 45)
	)
	(tile 40 20 INT_X7Y43 INT 1
		(primitive_site TIEOFF_X7Y43 TIEOFF internal 3)
	)
	(tile 40 21 CLBLM_X7Y43 CLBLM 2
		(primitive_site SLICE_X10Y43 SLICEM internal 50)
		(primitive_site SLICE_X11Y43 SLICEL internal 45)
	)
	(tile 40 22 INT_X8Y43 INT 1
		(primitive_site TIEOFF_X8Y43 TIEOFF internal 3)
	)
	(tile 40 23 INT_INTERFACE_X8Y43 INT_INTERFACE 0
	)
	(tile 40 24 NULL_X24Y48 NULL 0
	)
	(tile 40 25 CFG_VBRK_X8Y43 CFG_VBRK 0
	)
	(tile 40 26 INT_X9Y43 INT 1
		(primitive_site TIEOFF_X9Y43 TIEOFF internal 3)
	)
	(tile 40 27 CLBLM_X9Y43 CLBLM 2
		(primitive_site SLICE_X12Y43 SLICEM internal 50)
		(primitive_site SLICE_X13Y43 SLICEL internal 45)
	)
	(tile 40 28 INT_X10Y43 INT 1
		(primitive_site TIEOFF_X10Y43 TIEOFF internal 3)
	)
	(tile 40 29 CLBLL_X10Y43 CLBLL 2
		(primitive_site SLICE_X14Y43 SLICEL internal 45)
		(primitive_site SLICE_X15Y43 SLICEL internal 45)
	)
	(tile 40 30 INT_X11Y43 INT 1
		(primitive_site TIEOFF_X11Y43 TIEOFF internal 3)
	)
	(tile 40 31 CLBLM_X11Y43 CLBLM 2
		(primitive_site SLICE_X16Y43 SLICEM internal 50)
		(primitive_site SLICE_X17Y43 SLICEL internal 45)
	)
	(tile 40 32 INT_X12Y43 INT 1
		(primitive_site TIEOFF_X12Y43 TIEOFF internal 3)
	)
	(tile 40 33 CLBLL_X12Y43 CLBLL 2
		(primitive_site SLICE_X18Y43 SLICEL internal 45)
		(primitive_site SLICE_X19Y43 SLICEL internal 45)
	)
	(tile 40 34 CFG_VBRK_X12Y43 CFG_VBRK 0
	)
	(tile 40 35 INT_X13Y43 INT 1
		(primitive_site TIEOFF_X13Y43 TIEOFF internal 3)
	)
	(tile 40 36 CLBLM_X13Y43 CLBLM 2
		(primitive_site SLICE_X20Y43 SLICEM internal 50)
		(primitive_site SLICE_X21Y43 SLICEL internal 45)
	)
	(tile 40 37 INT_X14Y43 INT 1
		(primitive_site TIEOFF_X14Y43 TIEOFF internal 3)
	)
	(tile 40 38 CLBLL_X14Y43 CLBLL 2
		(primitive_site SLICE_X22Y43 SLICEL internal 45)
		(primitive_site SLICE_X23Y43 SLICEL internal 45)
	)
	(tile 40 39 INT_X15Y43 INT 1
		(primitive_site TIEOFF_X15Y43 TIEOFF internal 3)
	)
	(tile 40 40 CLBLM_X15Y43 CLBLM 2
		(primitive_site SLICE_X24Y43 SLICEM internal 50)
		(primitive_site SLICE_X25Y43 SLICEL internal 45)
	)
	(tile 40 41 INT_X16Y43 INT 1
		(primitive_site TIEOFF_X16Y43 TIEOFF internal 3)
	)
	(tile 40 42 CLBLL_X16Y43 CLBLL 2
		(primitive_site SLICE_X26Y43 SLICEL internal 45)
		(primitive_site SLICE_X27Y43 SLICEL internal 45)
	)
	(tile 40 43 CFG_VBRK_X16Y43 CFG_VBRK 0
	)
	(tile 40 44 INT_X17Y43 INT 1
		(primitive_site TIEOFF_X17Y43 TIEOFF internal 3)
	)
	(tile 40 45 INT_INTERFACE_X17Y43 INT_INTERFACE 0
	)
	(tile 40 46 INT_BUFS_L_X17Y43 INT_BUFS_L 0
	)
	(tile 40 47 SITE_FEEDTHRU_X17Y43 SITE_FEEDTHRU 0
	)
	(tile 40 48 NULL_X48Y48 NULL 0
	)
	(tile 40 49 NULL_X49Y48 NULL 0
	)
	(tile 40 50 INT_BUFS_R_X18Y43 INT_BUFS_R 0
	)
	(tile 40 51 INT_X18Y43 INT 1
		(primitive_site TIEOFF_X18Y43 TIEOFF internal 3)
	)
	(tile 40 52 CLBLM_X18Y43 CLBLM 2
		(primitive_site SLICE_X28Y43 SLICEM internal 50)
		(primitive_site SLICE_X29Y43 SLICEL internal 45)
	)
	(tile 40 53 INT_X19Y43 INT 1
		(primitive_site TIEOFF_X19Y43 TIEOFF internal 3)
	)
	(tile 40 54 CLBLL_X19Y43 CLBLL 2
		(primitive_site SLICE_X30Y43 SLICEL internal 45)
		(primitive_site SLICE_X31Y43 SLICEL internal 45)
	)
	(tile 40 55 INT_X20Y43 INT 1
		(primitive_site TIEOFF_X20Y43 TIEOFF internal 3)
	)
	(tile 40 56 CLBLM_X20Y43 CLBLM 2
		(primitive_site SLICE_X32Y43 SLICEM internal 50)
		(primitive_site SLICE_X33Y43 SLICEL internal 45)
	)
	(tile 40 57 INT_X21Y43 INT 1
		(primitive_site TIEOFF_X21Y43 TIEOFF internal 3)
	)
	(tile 40 58 CLBLL_X21Y43 CLBLL 2
		(primitive_site SLICE_X34Y43 SLICEL internal 45)
		(primitive_site SLICE_X35Y43 SLICEL internal 45)
	)
	(tile 40 59 CFG_VBRK_X21Y43 CFG_VBRK 0
	)
	(tile 40 60 INT_X22Y43 INT 1
		(primitive_site TIEOFF_X22Y43 TIEOFF internal 3)
	)
	(tile 40 61 CLBLM_X22Y43 CLBLM 2
		(primitive_site SLICE_X36Y43 SLICEM internal 50)
		(primitive_site SLICE_X37Y43 SLICEL internal 45)
	)
	(tile 40 62 INT_X23Y43 INT 1
		(primitive_site TIEOFF_X23Y43 TIEOFF internal 3)
	)
	(tile 40 63 CLBLL_X23Y43 CLBLL 2
		(primitive_site SLICE_X38Y43 SLICEL internal 45)
		(primitive_site SLICE_X39Y43 SLICEL internal 45)
	)
	(tile 40 64 INT_X24Y43 INT 1
		(primitive_site TIEOFF_X24Y43 TIEOFF internal 3)
	)
	(tile 40 65 CLBLM_X24Y43 CLBLM 2
		(primitive_site SLICE_X40Y43 SLICEM internal 50)
		(primitive_site SLICE_X41Y43 SLICEL internal 45)
	)
	(tile 40 66 INT_X25Y43 INT 1
		(primitive_site TIEOFF_X25Y43 TIEOFF internal 3)
	)
	(tile 40 67 CLBLL_X25Y43 CLBLL 2
		(primitive_site SLICE_X42Y43 SLICEL internal 45)
		(primitive_site SLICE_X43Y43 SLICEL internal 45)
	)
	(tile 40 68 CFG_VBRK_X25Y43 CFG_VBRK 0
	)
	(tile 40 69 INT_X26Y43 INT 1
		(primitive_site TIEOFF_X26Y43 TIEOFF internal 3)
	)
	(tile 40 70 INT_INTERFACE_X26Y43 INT_INTERFACE 0
	)
	(tile 40 71 NULL_X71Y48 NULL 0
	)
	(tile 40 72 INT_X27Y43 INT 1
		(primitive_site TIEOFF_X27Y43 TIEOFF internal 3)
	)
	(tile 40 73 CLBLM_X27Y43 CLBLM 2
		(primitive_site SLICE_X44Y43 SLICEM internal 50)
		(primitive_site SLICE_X45Y43 SLICEL internal 45)
	)
	(tile 40 74 INT_X28Y43 INT 1
		(primitive_site TIEOFF_X28Y43 TIEOFF internal 3)
	)
	(tile 40 75 CLBLL_X28Y43 CLBLL 2
		(primitive_site SLICE_X46Y43 SLICEL internal 45)
		(primitive_site SLICE_X47Y43 SLICEL internal 45)
	)
	(tile 40 76 INT_X29Y43 INT 1
		(primitive_site TIEOFF_X29Y43 TIEOFF internal 3)
	)
	(tile 40 77 CLBLM_X29Y43 CLBLM 2
		(primitive_site SLICE_X48Y43 SLICEM internal 50)
		(primitive_site SLICE_X49Y43 SLICEL internal 45)
	)
	(tile 40 78 INT_X30Y43 INT 1
		(primitive_site TIEOFF_X30Y43 TIEOFF internal 3)
	)
	(tile 40 79 CLBLL_X30Y43 CLBLL 2
		(primitive_site SLICE_X50Y43 SLICEL internal 45)
		(primitive_site SLICE_X51Y43 SLICEL internal 45)
	)
	(tile 40 80 CFG_VBRK_X30Y43 CFG_VBRK 0
	)
	(tile 40 81 INT_X31Y43 INT 1
		(primitive_site TIEOFF_X31Y43 TIEOFF internal 3)
	)
	(tile 40 82 INT_INTERFACE_X31Y43 INT_INTERFACE 0
	)
	(tile 40 83 INT_BUFS_L_X31Y43 INT_BUFS_L 0
	)
	(tile 40 84 IOI_X31Y43 IOI 6
		(primitive_site OLOGIC_X2Y86 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y86 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y86 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y87 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y87 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y87 ILOGIC internal 24)
	)
	(tile 40 85 RIOB_X31Y43 RIOB 2
		(primitive_site IOB_X2Y86 IOBS unbonded 7)
		(primitive_site IOB_X2Y87 IOBM unbonded 7)
	)
	(tile 40 86 INT_BUFS_R_X32Y43 INT_BUFS_R 0
	)
	(tile 40 87 CFG_VBRK_X32Y43 CFG_VBRK 0
	)
	(tile 40 88 INT_X32Y43 INT 1
		(primitive_site TIEOFF_X32Y43 TIEOFF internal 3)
	)
	(tile 40 89 CLBLM_X32Y43 CLBLM 2
		(primitive_site SLICE_X52Y43 SLICEM internal 50)
		(primitive_site SLICE_X53Y43 SLICEL internal 45)
	)
	(tile 40 90 INT_X33Y43 INT 1
		(primitive_site TIEOFF_X33Y43 TIEOFF internal 3)
	)
	(tile 40 91 CLBLL_X33Y43 CLBLL 2
		(primitive_site SLICE_X54Y43 SLICEL internal 45)
		(primitive_site SLICE_X55Y43 SLICEL internal 45)
	)
	(tile 40 92 INT_X34Y43 INT 1
		(primitive_site TIEOFF_X34Y43 TIEOFF internal 3)
	)
	(tile 40 93 CLBLM_X34Y43 CLBLM 2
		(primitive_site SLICE_X56Y43 SLICEM internal 50)
		(primitive_site SLICE_X57Y43 SLICEL internal 45)
	)
	(tile 40 94 INT_X35Y43 INT 1
		(primitive_site TIEOFF_X35Y43 TIEOFF internal 3)
	)
	(tile 40 95 CLBLL_X35Y43 CLBLL 2
		(primitive_site SLICE_X58Y43 SLICEL internal 45)
		(primitive_site SLICE_X59Y43 SLICEL internal 45)
	)
	(tile 40 96 INT_X36Y43 INT 1
		(primitive_site TIEOFF_X36Y43 TIEOFF internal 3)
	)
	(tile 40 97 EMAC_INT_INTERFACE_X36Y43 EMAC_INT_INTERFACE 0
	)
	(tile 40 98 NULL_X98Y48 NULL 0
	)
	(tile 40 99 CFG_VBRK_X36Y43 CFG_VBRK 0
	)
	(tile 40 100 INT_X37Y43 INT 1
		(primitive_site TIEOFF_X37Y43 TIEOFF internal 3)
	)
	(tile 40 101 GTP_INT_INTERFACE_X37Y43 GTP_INT_INTERFACE 0
	)
	(tile 40 102 R_TERM_INT_X37Y43 R_TERM_INT 0
	)
	(tile 40 103 NULL_X103Y48 NULL 0
	)
	(tile 41 0 LIOB_X0Y42 LIOB 2
		(primitive_site F17 IOBS bonded 7)
		(primitive_site F18 IOBM bonded 7)
	)
	(tile 41 1 L_TERM_INT_X0Y42 L_TERM_INT 0
	)
	(tile 41 2 INT_X0Y42 INT 1
		(primitive_site TIEOFF_X0Y42 TIEOFF internal 3)
	)
	(tile 41 3 INT_INTERFACE_X0Y42 INT_INTERFACE 0
	)
	(tile 41 4 IOI_X0Y42 IOI 6
		(primitive_site OLOGIC_X0Y84 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y84 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y84 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y85 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y85 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y85 ILOGIC internal 24)
	)
	(tile 41 5 INT_X1Y42 INT 1
		(primitive_site TIEOFF_X1Y42 TIEOFF internal 3)
	)
	(tile 41 6 CLBLM_X1Y42 CLBLM 2
		(primitive_site SLICE_X0Y42 SLICEM internal 50)
		(primitive_site SLICE_X1Y42 SLICEL internal 45)
	)
	(tile 41 7 INT_X2Y42 INT 1
		(primitive_site TIEOFF_X2Y42 TIEOFF internal 3)
	)
	(tile 41 8 CLBLL_X2Y42 CLBLL 2
		(primitive_site SLICE_X2Y42 SLICEL internal 45)
		(primitive_site SLICE_X3Y42 SLICEL internal 45)
	)
	(tile 41 9 CFG_VBRK_X2Y42 CFG_VBRK 0
	)
	(tile 41 10 INT_X3Y42 INT 1
		(primitive_site TIEOFF_X3Y42 TIEOFF internal 3)
	)
	(tile 41 11 CLBLM_X3Y42 CLBLM 2
		(primitive_site SLICE_X4Y42 SLICEM internal 50)
		(primitive_site SLICE_X5Y42 SLICEL internal 45)
	)
	(tile 41 12 INT_X4Y42 INT 1
		(primitive_site TIEOFF_X4Y42 TIEOFF internal 3)
	)
	(tile 41 13 CLBLL_X4Y42 CLBLL 2
		(primitive_site SLICE_X6Y42 SLICEL internal 45)
		(primitive_site SLICE_X7Y42 SLICEL internal 45)
	)
	(tile 41 14 INT_X5Y42 INT 1
		(primitive_site TIEOFF_X5Y42 TIEOFF internal 3)
	)
	(tile 41 15 INT_INTERFACE_X5Y42 INT_INTERFACE 0
	)
	(tile 41 16 NULL_X16Y47 NULL 0
	)
	(tile 41 17 CFG_VBRK_X5Y42 CFG_VBRK 0
	)
	(tile 41 18 INT_X6Y42 INT 1
		(primitive_site TIEOFF_X6Y42 TIEOFF internal 3)
	)
	(tile 41 19 CLBLM_X6Y42 CLBLM 2
		(primitive_site SLICE_X8Y42 SLICEM internal 50)
		(primitive_site SLICE_X9Y42 SLICEL internal 45)
	)
	(tile 41 20 INT_X7Y42 INT 1
		(primitive_site TIEOFF_X7Y42 TIEOFF internal 3)
	)
	(tile 41 21 CLBLM_X7Y42 CLBLM 2
		(primitive_site SLICE_X10Y42 SLICEM internal 50)
		(primitive_site SLICE_X11Y42 SLICEL internal 45)
	)
	(tile 41 22 INT_X8Y42 INT 1
		(primitive_site TIEOFF_X8Y42 TIEOFF internal 3)
	)
	(tile 41 23 INT_INTERFACE_X8Y42 INT_INTERFACE 0
	)
	(tile 41 24 NULL_X24Y47 NULL 0
	)
	(tile 41 25 CFG_VBRK_X8Y42 CFG_VBRK 0
	)
	(tile 41 26 INT_X9Y42 INT 1
		(primitive_site TIEOFF_X9Y42 TIEOFF internal 3)
	)
	(tile 41 27 CLBLM_X9Y42 CLBLM 2
		(primitive_site SLICE_X12Y42 SLICEM internal 50)
		(primitive_site SLICE_X13Y42 SLICEL internal 45)
	)
	(tile 41 28 INT_X10Y42 INT 1
		(primitive_site TIEOFF_X10Y42 TIEOFF internal 3)
	)
	(tile 41 29 CLBLL_X10Y42 CLBLL 2
		(primitive_site SLICE_X14Y42 SLICEL internal 45)
		(primitive_site SLICE_X15Y42 SLICEL internal 45)
	)
	(tile 41 30 INT_X11Y42 INT 1
		(primitive_site TIEOFF_X11Y42 TIEOFF internal 3)
	)
	(tile 41 31 CLBLM_X11Y42 CLBLM 2
		(primitive_site SLICE_X16Y42 SLICEM internal 50)
		(primitive_site SLICE_X17Y42 SLICEL internal 45)
	)
	(tile 41 32 INT_X12Y42 INT 1
		(primitive_site TIEOFF_X12Y42 TIEOFF internal 3)
	)
	(tile 41 33 CLBLL_X12Y42 CLBLL 2
		(primitive_site SLICE_X18Y42 SLICEL internal 45)
		(primitive_site SLICE_X19Y42 SLICEL internal 45)
	)
	(tile 41 34 CFG_VBRK_X12Y42 CFG_VBRK 0
	)
	(tile 41 35 INT_X13Y42 INT 1
		(primitive_site TIEOFF_X13Y42 TIEOFF internal 3)
	)
	(tile 41 36 CLBLM_X13Y42 CLBLM 2
		(primitive_site SLICE_X20Y42 SLICEM internal 50)
		(primitive_site SLICE_X21Y42 SLICEL internal 45)
	)
	(tile 41 37 INT_X14Y42 INT 1
		(primitive_site TIEOFF_X14Y42 TIEOFF internal 3)
	)
	(tile 41 38 CLBLL_X14Y42 CLBLL 2
		(primitive_site SLICE_X22Y42 SLICEL internal 45)
		(primitive_site SLICE_X23Y42 SLICEL internal 45)
	)
	(tile 41 39 INT_X15Y42 INT 1
		(primitive_site TIEOFF_X15Y42 TIEOFF internal 3)
	)
	(tile 41 40 CLBLM_X15Y42 CLBLM 2
		(primitive_site SLICE_X24Y42 SLICEM internal 50)
		(primitive_site SLICE_X25Y42 SLICEL internal 45)
	)
	(tile 41 41 INT_X16Y42 INT 1
		(primitive_site TIEOFF_X16Y42 TIEOFF internal 3)
	)
	(tile 41 42 CLBLL_X16Y42 CLBLL 2
		(primitive_site SLICE_X26Y42 SLICEL internal 45)
		(primitive_site SLICE_X27Y42 SLICEL internal 45)
	)
	(tile 41 43 CFG_VBRK_X16Y42 CFG_VBRK 0
	)
	(tile 41 44 INT_X17Y42 INT 1
		(primitive_site TIEOFF_X17Y42 TIEOFF internal 3)
	)
	(tile 41 45 INT_INTERFACE_X17Y42 INT_INTERFACE 0
	)
	(tile 41 46 INT_BUFS_L_X17Y42 INT_BUFS_L 0
	)
	(tile 41 47 SITE_FEEDTHRU_X17Y42 SITE_FEEDTHRU 0
	)
	(tile 41 48 NULL_X48Y47 NULL 0
	)
	(tile 41 49 NULL_X49Y47 NULL 0
	)
	(tile 41 50 INT_BUFS_R_X18Y42 INT_BUFS_R 0
	)
	(tile 41 51 INT_X18Y42 INT 1
		(primitive_site TIEOFF_X18Y42 TIEOFF internal 3)
	)
	(tile 41 52 CLBLM_X18Y42 CLBLM 2
		(primitive_site SLICE_X28Y42 SLICEM internal 50)
		(primitive_site SLICE_X29Y42 SLICEL internal 45)
	)
	(tile 41 53 INT_X19Y42 INT 1
		(primitive_site TIEOFF_X19Y42 TIEOFF internal 3)
	)
	(tile 41 54 CLBLL_X19Y42 CLBLL 2
		(primitive_site SLICE_X30Y42 SLICEL internal 45)
		(primitive_site SLICE_X31Y42 SLICEL internal 45)
	)
	(tile 41 55 INT_X20Y42 INT 1
		(primitive_site TIEOFF_X20Y42 TIEOFF internal 3)
	)
	(tile 41 56 CLBLM_X20Y42 CLBLM 2
		(primitive_site SLICE_X32Y42 SLICEM internal 50)
		(primitive_site SLICE_X33Y42 SLICEL internal 45)
	)
	(tile 41 57 INT_X21Y42 INT 1
		(primitive_site TIEOFF_X21Y42 TIEOFF internal 3)
	)
	(tile 41 58 CLBLL_X21Y42 CLBLL 2
		(primitive_site SLICE_X34Y42 SLICEL internal 45)
		(primitive_site SLICE_X35Y42 SLICEL internal 45)
	)
	(tile 41 59 CFG_VBRK_X21Y42 CFG_VBRK 0
	)
	(tile 41 60 INT_X22Y42 INT 1
		(primitive_site TIEOFF_X22Y42 TIEOFF internal 3)
	)
	(tile 41 61 CLBLM_X22Y42 CLBLM 2
		(primitive_site SLICE_X36Y42 SLICEM internal 50)
		(primitive_site SLICE_X37Y42 SLICEL internal 45)
	)
	(tile 41 62 INT_X23Y42 INT 1
		(primitive_site TIEOFF_X23Y42 TIEOFF internal 3)
	)
	(tile 41 63 CLBLL_X23Y42 CLBLL 2
		(primitive_site SLICE_X38Y42 SLICEL internal 45)
		(primitive_site SLICE_X39Y42 SLICEL internal 45)
	)
	(tile 41 64 INT_X24Y42 INT 1
		(primitive_site TIEOFF_X24Y42 TIEOFF internal 3)
	)
	(tile 41 65 CLBLM_X24Y42 CLBLM 2
		(primitive_site SLICE_X40Y42 SLICEM internal 50)
		(primitive_site SLICE_X41Y42 SLICEL internal 45)
	)
	(tile 41 66 INT_X25Y42 INT 1
		(primitive_site TIEOFF_X25Y42 TIEOFF internal 3)
	)
	(tile 41 67 CLBLL_X25Y42 CLBLL 2
		(primitive_site SLICE_X42Y42 SLICEL internal 45)
		(primitive_site SLICE_X43Y42 SLICEL internal 45)
	)
	(tile 41 68 CFG_VBRK_X25Y42 CFG_VBRK 0
	)
	(tile 41 69 INT_X26Y42 INT 1
		(primitive_site TIEOFF_X26Y42 TIEOFF internal 3)
	)
	(tile 41 70 INT_INTERFACE_X26Y42 INT_INTERFACE 0
	)
	(tile 41 71 NULL_X71Y47 NULL 0
	)
	(tile 41 72 INT_X27Y42 INT 1
		(primitive_site TIEOFF_X27Y42 TIEOFF internal 3)
	)
	(tile 41 73 CLBLM_X27Y42 CLBLM 2
		(primitive_site SLICE_X44Y42 SLICEM internal 50)
		(primitive_site SLICE_X45Y42 SLICEL internal 45)
	)
	(tile 41 74 INT_X28Y42 INT 1
		(primitive_site TIEOFF_X28Y42 TIEOFF internal 3)
	)
	(tile 41 75 CLBLL_X28Y42 CLBLL 2
		(primitive_site SLICE_X46Y42 SLICEL internal 45)
		(primitive_site SLICE_X47Y42 SLICEL internal 45)
	)
	(tile 41 76 INT_X29Y42 INT 1
		(primitive_site TIEOFF_X29Y42 TIEOFF internal 3)
	)
	(tile 41 77 CLBLM_X29Y42 CLBLM 2
		(primitive_site SLICE_X48Y42 SLICEM internal 50)
		(primitive_site SLICE_X49Y42 SLICEL internal 45)
	)
	(tile 41 78 INT_X30Y42 INT 1
		(primitive_site TIEOFF_X30Y42 TIEOFF internal 3)
	)
	(tile 41 79 CLBLL_X30Y42 CLBLL 2
		(primitive_site SLICE_X50Y42 SLICEL internal 45)
		(primitive_site SLICE_X51Y42 SLICEL internal 45)
	)
	(tile 41 80 CFG_VBRK_X30Y42 CFG_VBRK 0
	)
	(tile 41 81 INT_X31Y42 INT 1
		(primitive_site TIEOFF_X31Y42 TIEOFF internal 3)
	)
	(tile 41 82 INT_INTERFACE_X31Y42 INT_INTERFACE 0
	)
	(tile 41 83 INT_BUFS_L_X31Y42 INT_BUFS_L 0
	)
	(tile 41 84 IOI_X31Y42 IOI 6
		(primitive_site OLOGIC_X2Y84 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y84 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y84 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y85 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y85 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y85 ILOGIC internal 24)
	)
	(tile 41 85 RIOB_X31Y42 RIOB 2
		(primitive_site IOB_X2Y84 IOBS unbonded 7)
		(primitive_site IOB_X2Y85 IOBM unbonded 7)
	)
	(tile 41 86 INT_BUFS_R_X32Y42 INT_BUFS_R 0
	)
	(tile 41 87 CFG_VBRK_X32Y42 CFG_VBRK 0
	)
	(tile 41 88 INT_X32Y42 INT 1
		(primitive_site TIEOFF_X32Y42 TIEOFF internal 3)
	)
	(tile 41 89 CLBLM_X32Y42 CLBLM 2
		(primitive_site SLICE_X52Y42 SLICEM internal 50)
		(primitive_site SLICE_X53Y42 SLICEL internal 45)
	)
	(tile 41 90 INT_X33Y42 INT 1
		(primitive_site TIEOFF_X33Y42 TIEOFF internal 3)
	)
	(tile 41 91 CLBLL_X33Y42 CLBLL 2
		(primitive_site SLICE_X54Y42 SLICEL internal 45)
		(primitive_site SLICE_X55Y42 SLICEL internal 45)
	)
	(tile 41 92 INT_X34Y42 INT 1
		(primitive_site TIEOFF_X34Y42 TIEOFF internal 3)
	)
	(tile 41 93 CLBLM_X34Y42 CLBLM 2
		(primitive_site SLICE_X56Y42 SLICEM internal 50)
		(primitive_site SLICE_X57Y42 SLICEL internal 45)
	)
	(tile 41 94 INT_X35Y42 INT 1
		(primitive_site TIEOFF_X35Y42 TIEOFF internal 3)
	)
	(tile 41 95 CLBLL_X35Y42 CLBLL 2
		(primitive_site SLICE_X58Y42 SLICEL internal 45)
		(primitive_site SLICE_X59Y42 SLICEL internal 45)
	)
	(tile 41 96 INT_X36Y42 INT 1
		(primitive_site TIEOFF_X36Y42 TIEOFF internal 3)
	)
	(tile 41 97 EMAC_INT_INTERFACE_X36Y42 EMAC_INT_INTERFACE 0
	)
	(tile 41 98 NULL_X98Y47 NULL 0
	)
	(tile 41 99 CFG_VBRK_X36Y42 CFG_VBRK 0
	)
	(tile 41 100 INT_X37Y42 INT 1
		(primitive_site TIEOFF_X37Y42 TIEOFF internal 3)
	)
	(tile 41 101 GTP_INT_INTERFACE_X37Y42 GTP_INT_INTERFACE 0
	)
	(tile 41 102 R_TERM_INT_X37Y42 R_TERM_INT 0
	)
	(tile 41 103 NULL_X103Y47 NULL 0
	)
	(tile 42 0 LIOB_X0Y41 LIOB 2
		(primitive_site D17 IOBS bonded 7)
		(primitive_site D18 IOBM bonded 7)
	)
	(tile 42 1 L_TERM_INT_X0Y41 L_TERM_INT 0
	)
	(tile 42 2 INT_X0Y41 INT 1
		(primitive_site TIEOFF_X0Y41 TIEOFF internal 3)
	)
	(tile 42 3 INT_INTERFACE_X0Y41 INT_INTERFACE 0
	)
	(tile 42 4 IOI_X0Y41 IOI 6
		(primitive_site OLOGIC_X0Y82 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y82 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y82 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y83 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y83 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y83 ILOGIC internal 24)
	)
	(tile 42 5 INT_X1Y41 INT 1
		(primitive_site TIEOFF_X1Y41 TIEOFF internal 3)
	)
	(tile 42 6 CLBLM_X1Y41 CLBLM 2
		(primitive_site SLICE_X0Y41 SLICEM internal 50)
		(primitive_site SLICE_X1Y41 SLICEL internal 45)
	)
	(tile 42 7 INT_X2Y41 INT 1
		(primitive_site TIEOFF_X2Y41 TIEOFF internal 3)
	)
	(tile 42 8 CLBLL_X2Y41 CLBLL 2
		(primitive_site SLICE_X2Y41 SLICEL internal 45)
		(primitive_site SLICE_X3Y41 SLICEL internal 45)
	)
	(tile 42 9 CFG_VBRK_X2Y41 CFG_VBRK 0
	)
	(tile 42 10 INT_X3Y41 INT 1
		(primitive_site TIEOFF_X3Y41 TIEOFF internal 3)
	)
	(tile 42 11 CLBLM_X3Y41 CLBLM 2
		(primitive_site SLICE_X4Y41 SLICEM internal 50)
		(primitive_site SLICE_X5Y41 SLICEL internal 45)
	)
	(tile 42 12 INT_X4Y41 INT 1
		(primitive_site TIEOFF_X4Y41 TIEOFF internal 3)
	)
	(tile 42 13 CLBLL_X4Y41 CLBLL 2
		(primitive_site SLICE_X6Y41 SLICEL internal 45)
		(primitive_site SLICE_X7Y41 SLICEL internal 45)
	)
	(tile 42 14 INT_X5Y41 INT 1
		(primitive_site TIEOFF_X5Y41 TIEOFF internal 3)
	)
	(tile 42 15 INT_INTERFACE_X5Y41 INT_INTERFACE 0
	)
	(tile 42 16 NULL_X16Y46 NULL 0
	)
	(tile 42 17 CFG_VBRK_X5Y41 CFG_VBRK 0
	)
	(tile 42 18 INT_X6Y41 INT 1
		(primitive_site TIEOFF_X6Y41 TIEOFF internal 3)
	)
	(tile 42 19 CLBLM_X6Y41 CLBLM 2
		(primitive_site SLICE_X8Y41 SLICEM internal 50)
		(primitive_site SLICE_X9Y41 SLICEL internal 45)
	)
	(tile 42 20 INT_X7Y41 INT 1
		(primitive_site TIEOFF_X7Y41 TIEOFF internal 3)
	)
	(tile 42 21 CLBLM_X7Y41 CLBLM 2
		(primitive_site SLICE_X10Y41 SLICEM internal 50)
		(primitive_site SLICE_X11Y41 SLICEL internal 45)
	)
	(tile 42 22 INT_X8Y41 INT 1
		(primitive_site TIEOFF_X8Y41 TIEOFF internal 3)
	)
	(tile 42 23 INT_INTERFACE_X8Y41 INT_INTERFACE 0
	)
	(tile 42 24 NULL_X24Y46 NULL 0
	)
	(tile 42 25 CFG_VBRK_X8Y41 CFG_VBRK 0
	)
	(tile 42 26 INT_X9Y41 INT 1
		(primitive_site TIEOFF_X9Y41 TIEOFF internal 3)
	)
	(tile 42 27 CLBLM_X9Y41 CLBLM 2
		(primitive_site SLICE_X12Y41 SLICEM internal 50)
		(primitive_site SLICE_X13Y41 SLICEL internal 45)
	)
	(tile 42 28 INT_X10Y41 INT 1
		(primitive_site TIEOFF_X10Y41 TIEOFF internal 3)
	)
	(tile 42 29 CLBLL_X10Y41 CLBLL 2
		(primitive_site SLICE_X14Y41 SLICEL internal 45)
		(primitive_site SLICE_X15Y41 SLICEL internal 45)
	)
	(tile 42 30 INT_X11Y41 INT 1
		(primitive_site TIEOFF_X11Y41 TIEOFF internal 3)
	)
	(tile 42 31 CLBLM_X11Y41 CLBLM 2
		(primitive_site SLICE_X16Y41 SLICEM internal 50)
		(primitive_site SLICE_X17Y41 SLICEL internal 45)
	)
	(tile 42 32 INT_X12Y41 INT 1
		(primitive_site TIEOFF_X12Y41 TIEOFF internal 3)
	)
	(tile 42 33 CLBLL_X12Y41 CLBLL 2
		(primitive_site SLICE_X18Y41 SLICEL internal 45)
		(primitive_site SLICE_X19Y41 SLICEL internal 45)
	)
	(tile 42 34 CFG_VBRK_X12Y41 CFG_VBRK 0
	)
	(tile 42 35 INT_X13Y41 INT 1
		(primitive_site TIEOFF_X13Y41 TIEOFF internal 3)
	)
	(tile 42 36 CLBLM_X13Y41 CLBLM 2
		(primitive_site SLICE_X20Y41 SLICEM internal 50)
		(primitive_site SLICE_X21Y41 SLICEL internal 45)
	)
	(tile 42 37 INT_X14Y41 INT 1
		(primitive_site TIEOFF_X14Y41 TIEOFF internal 3)
	)
	(tile 42 38 CLBLL_X14Y41 CLBLL 2
		(primitive_site SLICE_X22Y41 SLICEL internal 45)
		(primitive_site SLICE_X23Y41 SLICEL internal 45)
	)
	(tile 42 39 INT_X15Y41 INT 1
		(primitive_site TIEOFF_X15Y41 TIEOFF internal 3)
	)
	(tile 42 40 CLBLM_X15Y41 CLBLM 2
		(primitive_site SLICE_X24Y41 SLICEM internal 50)
		(primitive_site SLICE_X25Y41 SLICEL internal 45)
	)
	(tile 42 41 INT_X16Y41 INT 1
		(primitive_site TIEOFF_X16Y41 TIEOFF internal 3)
	)
	(tile 42 42 CLBLL_X16Y41 CLBLL 2
		(primitive_site SLICE_X26Y41 SLICEL internal 45)
		(primitive_site SLICE_X27Y41 SLICEL internal 45)
	)
	(tile 42 43 CFG_VBRK_X16Y41 CFG_VBRK 0
	)
	(tile 42 44 INT_X17Y41 INT 1
		(primitive_site TIEOFF_X17Y41 TIEOFF internal 3)
	)
	(tile 42 45 INT_INTERFACE_X17Y41 INT_INTERFACE 0
	)
	(tile 42 46 INT_BUFS_L_X17Y41 INT_BUFS_L 0
	)
	(tile 42 47 SITE_FEEDTHRU_X17Y41 SITE_FEEDTHRU 0
	)
	(tile 42 48 NULL_X48Y46 NULL 0
	)
	(tile 42 49 NULL_X49Y46 NULL 0
	)
	(tile 42 50 INT_BUFS_R_X18Y41 INT_BUFS_R 0
	)
	(tile 42 51 INT_X18Y41 INT 1
		(primitive_site TIEOFF_X18Y41 TIEOFF internal 3)
	)
	(tile 42 52 CLBLM_X18Y41 CLBLM 2
		(primitive_site SLICE_X28Y41 SLICEM internal 50)
		(primitive_site SLICE_X29Y41 SLICEL internal 45)
	)
	(tile 42 53 INT_X19Y41 INT 1
		(primitive_site TIEOFF_X19Y41 TIEOFF internal 3)
	)
	(tile 42 54 CLBLL_X19Y41 CLBLL 2
		(primitive_site SLICE_X30Y41 SLICEL internal 45)
		(primitive_site SLICE_X31Y41 SLICEL internal 45)
	)
	(tile 42 55 INT_X20Y41 INT 1
		(primitive_site TIEOFF_X20Y41 TIEOFF internal 3)
	)
	(tile 42 56 CLBLM_X20Y41 CLBLM 2
		(primitive_site SLICE_X32Y41 SLICEM internal 50)
		(primitive_site SLICE_X33Y41 SLICEL internal 45)
	)
	(tile 42 57 INT_X21Y41 INT 1
		(primitive_site TIEOFF_X21Y41 TIEOFF internal 3)
	)
	(tile 42 58 CLBLL_X21Y41 CLBLL 2
		(primitive_site SLICE_X34Y41 SLICEL internal 45)
		(primitive_site SLICE_X35Y41 SLICEL internal 45)
	)
	(tile 42 59 CFG_VBRK_X21Y41 CFG_VBRK 0
	)
	(tile 42 60 INT_X22Y41 INT 1
		(primitive_site TIEOFF_X22Y41 TIEOFF internal 3)
	)
	(tile 42 61 CLBLM_X22Y41 CLBLM 2
		(primitive_site SLICE_X36Y41 SLICEM internal 50)
		(primitive_site SLICE_X37Y41 SLICEL internal 45)
	)
	(tile 42 62 INT_X23Y41 INT 1
		(primitive_site TIEOFF_X23Y41 TIEOFF internal 3)
	)
	(tile 42 63 CLBLL_X23Y41 CLBLL 2
		(primitive_site SLICE_X38Y41 SLICEL internal 45)
		(primitive_site SLICE_X39Y41 SLICEL internal 45)
	)
	(tile 42 64 INT_X24Y41 INT 1
		(primitive_site TIEOFF_X24Y41 TIEOFF internal 3)
	)
	(tile 42 65 CLBLM_X24Y41 CLBLM 2
		(primitive_site SLICE_X40Y41 SLICEM internal 50)
		(primitive_site SLICE_X41Y41 SLICEL internal 45)
	)
	(tile 42 66 INT_X25Y41 INT 1
		(primitive_site TIEOFF_X25Y41 TIEOFF internal 3)
	)
	(tile 42 67 CLBLL_X25Y41 CLBLL 2
		(primitive_site SLICE_X42Y41 SLICEL internal 45)
		(primitive_site SLICE_X43Y41 SLICEL internal 45)
	)
	(tile 42 68 CFG_VBRK_X25Y41 CFG_VBRK 0
	)
	(tile 42 69 INT_X26Y41 INT 1
		(primitive_site TIEOFF_X26Y41 TIEOFF internal 3)
	)
	(tile 42 70 INT_INTERFACE_X26Y41 INT_INTERFACE 0
	)
	(tile 42 71 NULL_X71Y46 NULL 0
	)
	(tile 42 72 INT_X27Y41 INT 1
		(primitive_site TIEOFF_X27Y41 TIEOFF internal 3)
	)
	(tile 42 73 CLBLM_X27Y41 CLBLM 2
		(primitive_site SLICE_X44Y41 SLICEM internal 50)
		(primitive_site SLICE_X45Y41 SLICEL internal 45)
	)
	(tile 42 74 INT_X28Y41 INT 1
		(primitive_site TIEOFF_X28Y41 TIEOFF internal 3)
	)
	(tile 42 75 CLBLL_X28Y41 CLBLL 2
		(primitive_site SLICE_X46Y41 SLICEL internal 45)
		(primitive_site SLICE_X47Y41 SLICEL internal 45)
	)
	(tile 42 76 INT_X29Y41 INT 1
		(primitive_site TIEOFF_X29Y41 TIEOFF internal 3)
	)
	(tile 42 77 CLBLM_X29Y41 CLBLM 2
		(primitive_site SLICE_X48Y41 SLICEM internal 50)
		(primitive_site SLICE_X49Y41 SLICEL internal 45)
	)
	(tile 42 78 INT_X30Y41 INT 1
		(primitive_site TIEOFF_X30Y41 TIEOFF internal 3)
	)
	(tile 42 79 CLBLL_X30Y41 CLBLL 2
		(primitive_site SLICE_X50Y41 SLICEL internal 45)
		(primitive_site SLICE_X51Y41 SLICEL internal 45)
	)
	(tile 42 80 CFG_VBRK_X30Y41 CFG_VBRK 0
	)
	(tile 42 81 INT_X31Y41 INT 1
		(primitive_site TIEOFF_X31Y41 TIEOFF internal 3)
	)
	(tile 42 82 INT_INTERFACE_X31Y41 INT_INTERFACE 0
	)
	(tile 42 83 INT_BUFS_L_X31Y41 INT_BUFS_L 0
	)
	(tile 42 84 IOI_X31Y41 IOI 6
		(primitive_site OLOGIC_X2Y82 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y82 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y82 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y83 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y83 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y83 ILOGIC internal 24)
	)
	(tile 42 85 RIOB_X31Y41 RIOB 2
		(primitive_site IOB_X2Y82 IOBS unbonded 7)
		(primitive_site IOB_X2Y83 IOBM unbonded 7)
	)
	(tile 42 86 INT_BUFS_R_X32Y41 INT_BUFS_R 0
	)
	(tile 42 87 CFG_VBRK_X32Y41 CFG_VBRK 0
	)
	(tile 42 88 INT_X32Y41 INT 1
		(primitive_site TIEOFF_X32Y41 TIEOFF internal 3)
	)
	(tile 42 89 CLBLM_X32Y41 CLBLM 2
		(primitive_site SLICE_X52Y41 SLICEM internal 50)
		(primitive_site SLICE_X53Y41 SLICEL internal 45)
	)
	(tile 42 90 INT_X33Y41 INT 1
		(primitive_site TIEOFF_X33Y41 TIEOFF internal 3)
	)
	(tile 42 91 CLBLL_X33Y41 CLBLL 2
		(primitive_site SLICE_X54Y41 SLICEL internal 45)
		(primitive_site SLICE_X55Y41 SLICEL internal 45)
	)
	(tile 42 92 INT_X34Y41 INT 1
		(primitive_site TIEOFF_X34Y41 TIEOFF internal 3)
	)
	(tile 42 93 CLBLM_X34Y41 CLBLM 2
		(primitive_site SLICE_X56Y41 SLICEM internal 50)
		(primitive_site SLICE_X57Y41 SLICEL internal 45)
	)
	(tile 42 94 INT_X35Y41 INT 1
		(primitive_site TIEOFF_X35Y41 TIEOFF internal 3)
	)
	(tile 42 95 CLBLL_X35Y41 CLBLL 2
		(primitive_site SLICE_X58Y41 SLICEL internal 45)
		(primitive_site SLICE_X59Y41 SLICEL internal 45)
	)
	(tile 42 96 INT_X36Y41 INT 1
		(primitive_site TIEOFF_X36Y41 TIEOFF internal 3)
	)
	(tile 42 97 EMAC_INT_INTERFACE_X36Y41 EMAC_INT_INTERFACE 0
	)
	(tile 42 98 NULL_X98Y46 NULL 0
	)
	(tile 42 99 CFG_VBRK_X36Y41 CFG_VBRK 0
	)
	(tile 42 100 INT_X37Y41 INT 1
		(primitive_site TIEOFF_X37Y41 TIEOFF internal 3)
	)
	(tile 42 101 GTP_INT_INTERFACE_X37Y41 GTP_INT_INTERFACE 0
	)
	(tile 42 102 R_TERM_INT_X37Y41 R_TERM_INT 0
	)
	(tile 42 103 NULL_X103Y46 NULL 0
	)
	(tile 43 0 LIOB_X0Y40 LIOB 2
		(primitive_site C11 IOBS bonded 7)
		(primitive_site B11 IOBM bonded 7)
	)
	(tile 43 1 L_TERM_INT_X0Y40 L_TERM_INT 0
	)
	(tile 43 2 INT_X0Y40 INT 1
		(primitive_site TIEOFF_X0Y40 TIEOFF internal 3)
	)
	(tile 43 3 INT_INTERFACE_X0Y40 INT_INTERFACE 0
	)
	(tile 43 4 IOI_X0Y40 IOI 6
		(primitive_site OLOGIC_X0Y80 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y80 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y80 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y81 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y81 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y81 ILOGIC internal 24)
	)
	(tile 43 5 INT_X1Y40 INT 1
		(primitive_site TIEOFF_X1Y40 TIEOFF internal 3)
	)
	(tile 43 6 CLBLM_X1Y40 CLBLM 2
		(primitive_site SLICE_X0Y40 SLICEM internal 50)
		(primitive_site SLICE_X1Y40 SLICEL internal 45)
	)
	(tile 43 7 INT_X2Y40 INT 1
		(primitive_site TIEOFF_X2Y40 TIEOFF internal 3)
	)
	(tile 43 8 CLBLL_X2Y40 CLBLL 2
		(primitive_site SLICE_X2Y40 SLICEL internal 45)
		(primitive_site SLICE_X3Y40 SLICEL internal 45)
	)
	(tile 43 9 CFG_VBRK_X2Y40 CFG_VBRK 0
	)
	(tile 43 10 INT_X3Y40 INT 1
		(primitive_site TIEOFF_X3Y40 TIEOFF internal 3)
	)
	(tile 43 11 CLBLM_X3Y40 CLBLM 2
		(primitive_site SLICE_X4Y40 SLICEM internal 50)
		(primitive_site SLICE_X5Y40 SLICEL internal 45)
	)
	(tile 43 12 INT_X4Y40 INT 1
		(primitive_site TIEOFF_X4Y40 TIEOFF internal 3)
	)
	(tile 43 13 CLBLL_X4Y40 CLBLL 2
		(primitive_site SLICE_X6Y40 SLICEL internal 45)
		(primitive_site SLICE_X7Y40 SLICEL internal 45)
	)
	(tile 43 14 INT_X5Y40 INT 1
		(primitive_site TIEOFF_X5Y40 TIEOFF internal 3)
	)
	(tile 43 15 INT_INTERFACE_X5Y40 INT_INTERFACE 0
	)
	(tile 43 16 BRAM_X5Y40 BRAM 1
		(primitive_site RAMB36_X0Y8 RAMBFIFO36 internal 343)
	)
	(tile 43 17 CFG_VBRK_X5Y40 CFG_VBRK 0
	)
	(tile 43 18 INT_X6Y40 INT 1
		(primitive_site TIEOFF_X6Y40 TIEOFF internal 3)
	)
	(tile 43 19 CLBLM_X6Y40 CLBLM 2
		(primitive_site SLICE_X8Y40 SLICEM internal 50)
		(primitive_site SLICE_X9Y40 SLICEL internal 45)
	)
	(tile 43 20 INT_X7Y40 INT 1
		(primitive_site TIEOFF_X7Y40 TIEOFF internal 3)
	)
	(tile 43 21 CLBLM_X7Y40 CLBLM 2
		(primitive_site SLICE_X10Y40 SLICEM internal 50)
		(primitive_site SLICE_X11Y40 SLICEL internal 45)
	)
	(tile 43 22 INT_X8Y40 INT 1
		(primitive_site TIEOFF_X8Y40 TIEOFF internal 3)
	)
	(tile 43 23 INT_INTERFACE_X8Y40 INT_INTERFACE 0
	)
	(tile 43 24 DSP_X8Y40 DSP 2
		(primitive_site DSP48_X0Y16 DSP48E internal 390)
		(primitive_site DSP48_X0Y17 DSP48E internal 390)
	)
	(tile 43 25 CFG_VBRK_X8Y40 CFG_VBRK 0
	)
	(tile 43 26 INT_X9Y40 INT 1
		(primitive_site TIEOFF_X9Y40 TIEOFF internal 3)
	)
	(tile 43 27 CLBLM_X9Y40 CLBLM 2
		(primitive_site SLICE_X12Y40 SLICEM internal 50)
		(primitive_site SLICE_X13Y40 SLICEL internal 45)
	)
	(tile 43 28 INT_X10Y40 INT 1
		(primitive_site TIEOFF_X10Y40 TIEOFF internal 3)
	)
	(tile 43 29 CLBLL_X10Y40 CLBLL 2
		(primitive_site SLICE_X14Y40 SLICEL internal 45)
		(primitive_site SLICE_X15Y40 SLICEL internal 45)
	)
	(tile 43 30 INT_X11Y40 INT 1
		(primitive_site TIEOFF_X11Y40 TIEOFF internal 3)
	)
	(tile 43 31 CLBLM_X11Y40 CLBLM 2
		(primitive_site SLICE_X16Y40 SLICEM internal 50)
		(primitive_site SLICE_X17Y40 SLICEL internal 45)
	)
	(tile 43 32 INT_X12Y40 INT 1
		(primitive_site TIEOFF_X12Y40 TIEOFF internal 3)
	)
	(tile 43 33 CLBLL_X12Y40 CLBLL 2
		(primitive_site SLICE_X18Y40 SLICEL internal 45)
		(primitive_site SLICE_X19Y40 SLICEL internal 45)
	)
	(tile 43 34 CFG_VBRK_X12Y40 CFG_VBRK 0
	)
	(tile 43 35 INT_X13Y40 INT 1
		(primitive_site TIEOFF_X13Y40 TIEOFF internal 3)
	)
	(tile 43 36 CLBLM_X13Y40 CLBLM 2
		(primitive_site SLICE_X20Y40 SLICEM internal 50)
		(primitive_site SLICE_X21Y40 SLICEL internal 45)
	)
	(tile 43 37 INT_X14Y40 INT 1
		(primitive_site TIEOFF_X14Y40 TIEOFF internal 3)
	)
	(tile 43 38 CLBLL_X14Y40 CLBLL 2
		(primitive_site SLICE_X22Y40 SLICEL internal 45)
		(primitive_site SLICE_X23Y40 SLICEL internal 45)
	)
	(tile 43 39 INT_X15Y40 INT 1
		(primitive_site TIEOFF_X15Y40 TIEOFF internal 3)
	)
	(tile 43 40 CLBLM_X15Y40 CLBLM 2
		(primitive_site SLICE_X24Y40 SLICEM internal 50)
		(primitive_site SLICE_X25Y40 SLICEL internal 45)
	)
	(tile 43 41 INT_X16Y40 INT 1
		(primitive_site TIEOFF_X16Y40 TIEOFF internal 3)
	)
	(tile 43 42 CLBLL_X16Y40 CLBLL 2
		(primitive_site SLICE_X26Y40 SLICEL internal 45)
		(primitive_site SLICE_X27Y40 SLICEL internal 45)
	)
	(tile 43 43 CFG_VBRK_X16Y40 CFG_VBRK 0
	)
	(tile 43 44 INT_X17Y40 INT 1
		(primitive_site TIEOFF_X17Y40 TIEOFF internal 3)
	)
	(tile 43 45 INT_INTERFACE_X17Y40 INT_INTERFACE 0
	)
	(tile 43 46 INT_BUFS_L_X17Y40 INT_BUFS_L 0
	)
	(tile 43 47 SITE_FEEDTHRU_X17Y40 SITE_FEEDTHRU 0
	)
	(tile 43 48 NULL_X48Y45 NULL 0
	)
	(tile 43 49 NULL_X49Y45 NULL 0
	)
	(tile 43 50 INT_BUFS_R_X18Y40 INT_BUFS_R 0
	)
	(tile 43 51 INT_X18Y40 INT 1
		(primitive_site TIEOFF_X18Y40 TIEOFF internal 3)
	)
	(tile 43 52 CLBLM_X18Y40 CLBLM 2
		(primitive_site SLICE_X28Y40 SLICEM internal 50)
		(primitive_site SLICE_X29Y40 SLICEL internal 45)
	)
	(tile 43 53 INT_X19Y40 INT 1
		(primitive_site TIEOFF_X19Y40 TIEOFF internal 3)
	)
	(tile 43 54 CLBLL_X19Y40 CLBLL 2
		(primitive_site SLICE_X30Y40 SLICEL internal 45)
		(primitive_site SLICE_X31Y40 SLICEL internal 45)
	)
	(tile 43 55 INT_X20Y40 INT 1
		(primitive_site TIEOFF_X20Y40 TIEOFF internal 3)
	)
	(tile 43 56 CLBLM_X20Y40 CLBLM 2
		(primitive_site SLICE_X32Y40 SLICEM internal 50)
		(primitive_site SLICE_X33Y40 SLICEL internal 45)
	)
	(tile 43 57 INT_X21Y40 INT 1
		(primitive_site TIEOFF_X21Y40 TIEOFF internal 3)
	)
	(tile 43 58 CLBLL_X21Y40 CLBLL 2
		(primitive_site SLICE_X34Y40 SLICEL internal 45)
		(primitive_site SLICE_X35Y40 SLICEL internal 45)
	)
	(tile 43 59 CFG_VBRK_X21Y40 CFG_VBRK 0
	)
	(tile 43 60 INT_X22Y40 INT 1
		(primitive_site TIEOFF_X22Y40 TIEOFF internal 3)
	)
	(tile 43 61 CLBLM_X22Y40 CLBLM 2
		(primitive_site SLICE_X36Y40 SLICEM internal 50)
		(primitive_site SLICE_X37Y40 SLICEL internal 45)
	)
	(tile 43 62 INT_X23Y40 INT 1
		(primitive_site TIEOFF_X23Y40 TIEOFF internal 3)
	)
	(tile 43 63 CLBLL_X23Y40 CLBLL 2
		(primitive_site SLICE_X38Y40 SLICEL internal 45)
		(primitive_site SLICE_X39Y40 SLICEL internal 45)
	)
	(tile 43 64 INT_X24Y40 INT 1
		(primitive_site TIEOFF_X24Y40 TIEOFF internal 3)
	)
	(tile 43 65 CLBLM_X24Y40 CLBLM 2
		(primitive_site SLICE_X40Y40 SLICEM internal 50)
		(primitive_site SLICE_X41Y40 SLICEL internal 45)
	)
	(tile 43 66 INT_X25Y40 INT 1
		(primitive_site TIEOFF_X25Y40 TIEOFF internal 3)
	)
	(tile 43 67 CLBLL_X25Y40 CLBLL 2
		(primitive_site SLICE_X42Y40 SLICEL internal 45)
		(primitive_site SLICE_X43Y40 SLICEL internal 45)
	)
	(tile 43 68 CFG_VBRK_X25Y40 CFG_VBRK 0
	)
	(tile 43 69 INT_X26Y40 INT 1
		(primitive_site TIEOFF_X26Y40 TIEOFF internal 3)
	)
	(tile 43 70 INT_INTERFACE_X26Y40 INT_INTERFACE 0
	)
	(tile 43 71 BRAM_X26Y40 BRAM 1
		(primitive_site RAMB36_X1Y8 RAMBFIFO36 internal 343)
	)
	(tile 43 72 INT_X27Y40 INT 1
		(primitive_site TIEOFF_X27Y40 TIEOFF internal 3)
	)
	(tile 43 73 CLBLM_X27Y40 CLBLM 2
		(primitive_site SLICE_X44Y40 SLICEM internal 50)
		(primitive_site SLICE_X45Y40 SLICEL internal 45)
	)
	(tile 43 74 INT_X28Y40 INT 1
		(primitive_site TIEOFF_X28Y40 TIEOFF internal 3)
	)
	(tile 43 75 CLBLL_X28Y40 CLBLL 2
		(primitive_site SLICE_X46Y40 SLICEL internal 45)
		(primitive_site SLICE_X47Y40 SLICEL internal 45)
	)
	(tile 43 76 INT_X29Y40 INT 1
		(primitive_site TIEOFF_X29Y40 TIEOFF internal 3)
	)
	(tile 43 77 CLBLM_X29Y40 CLBLM 2
		(primitive_site SLICE_X48Y40 SLICEM internal 50)
		(primitive_site SLICE_X49Y40 SLICEL internal 45)
	)
	(tile 43 78 INT_X30Y40 INT 1
		(primitive_site TIEOFF_X30Y40 TIEOFF internal 3)
	)
	(tile 43 79 CLBLL_X30Y40 CLBLL 2
		(primitive_site SLICE_X50Y40 SLICEL internal 45)
		(primitive_site SLICE_X51Y40 SLICEL internal 45)
	)
	(tile 43 80 CFG_VBRK_X30Y40 CFG_VBRK 0
	)
	(tile 43 81 INT_X31Y40 INT 1
		(primitive_site TIEOFF_X31Y40 TIEOFF internal 3)
	)
	(tile 43 82 INT_INTERFACE_X31Y40 INT_INTERFACE 0
	)
	(tile 43 83 INT_BUFS_L_X31Y40 INT_BUFS_L 0
	)
	(tile 43 84 IOI_X31Y40 IOI 6
		(primitive_site OLOGIC_X2Y80 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y80 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y80 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y81 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y81 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y81 ILOGIC internal 24)
	)
	(tile 43 85 RIOB_X31Y40 RIOB 2
		(primitive_site IOB_X2Y80 IOBS unbonded 7)
		(primitive_site IOB_X2Y81 IOBM unbonded 7)
	)
	(tile 43 86 INT_BUFS_R_X32Y40 INT_BUFS_R 0
	)
	(tile 43 87 CFG_VBRK_X32Y40 CFG_VBRK 0
	)
	(tile 43 88 INT_X32Y40 INT 1
		(primitive_site TIEOFF_X32Y40 TIEOFF internal 3)
	)
	(tile 43 89 CLBLM_X32Y40 CLBLM 2
		(primitive_site SLICE_X52Y40 SLICEM internal 50)
		(primitive_site SLICE_X53Y40 SLICEL internal 45)
	)
	(tile 43 90 INT_X33Y40 INT 1
		(primitive_site TIEOFF_X33Y40 TIEOFF internal 3)
	)
	(tile 43 91 CLBLL_X33Y40 CLBLL 2
		(primitive_site SLICE_X54Y40 SLICEL internal 45)
		(primitive_site SLICE_X55Y40 SLICEL internal 45)
	)
	(tile 43 92 INT_X34Y40 INT 1
		(primitive_site TIEOFF_X34Y40 TIEOFF internal 3)
	)
	(tile 43 93 CLBLM_X34Y40 CLBLM 2
		(primitive_site SLICE_X56Y40 SLICEM internal 50)
		(primitive_site SLICE_X57Y40 SLICEL internal 45)
	)
	(tile 43 94 INT_X35Y40 INT 1
		(primitive_site TIEOFF_X35Y40 TIEOFF internal 3)
	)
	(tile 43 95 CLBLL_X35Y40 CLBLL 2
		(primitive_site SLICE_X58Y40 SLICEL internal 45)
		(primitive_site SLICE_X59Y40 SLICEL internal 45)
	)
	(tile 43 96 INT_X36Y40 INT 1
		(primitive_site TIEOFF_X36Y40 TIEOFF internal 3)
	)
	(tile 43 97 EMAC_INT_INTERFACE_X36Y40 EMAC_INT_INTERFACE 0
	)
	(tile 43 98 EMAC_X36Y40 EMAC 1
		(primitive_site TEMAC_X0Y0 TEMAC internal 504)
	)
	(tile 43 99 CFG_VBRK_X36Y40 CFG_VBRK 0
	)
	(tile 43 100 INT_X37Y40 INT 1
		(primitive_site TIEOFF_X37Y40 TIEOFF internal 3)
	)
	(tile 43 101 GTP_INT_INTERFACE_X37Y40 GTP_INT_INTERFACE 0
	)
	(tile 43 102 R_TERM_INT_X37Y40 R_TERM_INT 0
	)
	(tile 43 103 NULL_X103Y45 NULL 0
	)
	(tile 44 0 NULL_X0Y44 NULL 0
	)
	(tile 44 1 NULL_X1Y44 NULL 0
	)
	(tile 44 2 BRKH_X0Y39 BRKH 0
	)
	(tile 44 3 NULL_X3Y44 NULL 0
	)
	(tile 44 4 BRKH_IOI_X3Y44 BRKH_IOI 0
	)
	(tile 44 5 BRKH_X1Y39 BRKH 0
	)
	(tile 44 6 BRKH_CLB_X1Y39 BRKH_CLB 0
	)
	(tile 44 7 BRKH_X2Y39 BRKH 0
	)
	(tile 44 8 BRKH_CLB_X2Y39 BRKH_CLB 0
	)
	(tile 44 9 NULL_X9Y44 NULL 0
	)
	(tile 44 10 BRKH_X3Y39 BRKH 0
	)
	(tile 44 11 BRKH_CLB_X3Y39 BRKH_CLB 0
	)
	(tile 44 12 BRKH_X4Y39 BRKH 0
	)
	(tile 44 13 BRKH_CLB_X4Y39 BRKH_CLB 0
	)
	(tile 44 14 BRKH_X5Y39 BRKH 0
	)
	(tile 44 15 NULL_X15Y44 NULL 0
	)
	(tile 44 16 BRKH_BRAM_X15Y44 BRKH_BRAM 0
	)
	(tile 44 17 NULL_X17Y44 NULL 0
	)
	(tile 44 18 BRKH_X6Y39 BRKH 0
	)
	(tile 44 19 BRKH_CLB_X6Y39 BRKH_CLB 0
	)
	(tile 44 20 BRKH_X7Y39 BRKH 0
	)
	(tile 44 21 BRKH_CLB_X7Y39 BRKH_CLB 0
	)
	(tile 44 22 BRKH_X8Y39 BRKH 0
	)
	(tile 44 23 NULL_X23Y44 NULL 0
	)
	(tile 44 24 BRKH_DSP_X23Y44 BRKH_DSP 0
	)
	(tile 44 25 NULL_X25Y44 NULL 0
	)
	(tile 44 26 BRKH_X9Y39 BRKH 0
	)
	(tile 44 27 BRKH_CLB_X9Y39 BRKH_CLB 0
	)
	(tile 44 28 BRKH_X10Y39 BRKH 0
	)
	(tile 44 29 BRKH_CLB_X10Y39 BRKH_CLB 0
	)
	(tile 44 30 BRKH_X11Y39 BRKH 0
	)
	(tile 44 31 BRKH_CLB_X11Y39 BRKH_CLB 0
	)
	(tile 44 32 BRKH_X12Y39 BRKH 0
	)
	(tile 44 33 BRKH_CLB_X12Y39 BRKH_CLB 0
	)
	(tile 44 34 NULL_X34Y44 NULL 0
	)
	(tile 44 35 BRKH_X13Y39 BRKH 0
	)
	(tile 44 36 BRKH_CLB_X13Y39 BRKH_CLB 0
	)
	(tile 44 37 BRKH_X14Y39 BRKH 0
	)
	(tile 44 38 BRKH_CLB_X14Y39 BRKH_CLB 0
	)
	(tile 44 39 BRKH_X15Y39 BRKH 0
	)
	(tile 44 40 BRKH_CLB_X15Y39 BRKH_CLB 0
	)
	(tile 44 41 BRKH_X16Y39 BRKH 0
	)
	(tile 44 42 BRKH_CLB_X16Y39 BRKH_CLB 0
	)
	(tile 44 43 NULL_X43Y44 NULL 0
	)
	(tile 44 44 BRKH_X17Y39 BRKH 0
	)
	(tile 44 45 NULL_X45Y44 NULL 0
	)
	(tile 44 46 NULL_X46Y44 NULL 0
	)
	(tile 44 47 NULL_X47Y44 NULL 0
	)
	(tile 44 48 CFG_CENTER_X47Y44 CFG_CENTER 18
		(primitive_site PMV PMV internal 10)
		(primitive_site BSCAN_X0Y0 BSCAN internal 8)
		(primitive_site BSCAN_X0Y1 BSCAN internal 8)
		(primitive_site CAPTURE CAPTURE internal 2)
		(primitive_site FRAME_ECC FRAME_ECC internal 15)
		(primitive_site BSCAN_X0Y2 BSCAN internal 8)
		(primitive_site BSCAN_X0Y3 BSCAN internal 8)
		(primitive_site JTAGPPC JTAGPPC internal 4)
		(primitive_site ICAP_X0Y0 ICAP internal 68)
		(primitive_site STARTUP STARTUP internal 12)
		(primitive_site KEY_CLEAR KEY_CLEAR internal 1)
		(primitive_site USR_ACCESS_SITE USR_ACCESS internal 34)
		(primitive_site ICAP_X0Y1 ICAP internal 68)
		(primitive_site EFUSE_USR EFUSE_USR internal 32)
		(primitive_site DCIRESET DCIRESET internal 2)
		(primitive_site SYSMON_X0Y0 SYSMON internal 190)
		(primitive_site H10 IPAD bonded 1)
		(primitive_site J9 IPAD bonded 1)
	)
	(tile 44 49 CLK_BUFGMUX_X47Y44 CLK_BUFGMUX 32
		(primitive_site BUFGCTRL_X0Y0 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y1 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y2 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y3 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y4 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y5 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y6 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y7 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y8 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y9 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y10 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y11 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y12 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y13 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y14 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y15 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y16 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y17 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y18 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y19 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y20 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y21 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y22 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y23 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y24 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y25 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y26 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y27 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y28 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y29 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y30 BUFGCTRL internal 9)
		(primitive_site BUFGCTRL_X0Y31 BUFGCTRL internal 9)
	)
	(tile 44 50 NULL_X50Y44 NULL 0
	)
	(tile 44 51 BRKH_X18Y39 BRKH 0
	)
	(tile 44 52 BRKH_CLB_X18Y39 BRKH_CLB 0
	)
	(tile 44 53 BRKH_X19Y39 BRKH 0
	)
	(tile 44 54 BRKH_CLB_X19Y39 BRKH_CLB 0
	)
	(tile 44 55 BRKH_X20Y39 BRKH 0
	)
	(tile 44 56 BRKH_CLB_X20Y39 BRKH_CLB 0
	)
	(tile 44 57 BRKH_X21Y39 BRKH 0
	)
	(tile 44 58 BRKH_CLB_X21Y39 BRKH_CLB 0
	)
	(tile 44 59 NULL_X59Y44 NULL 0
	)
	(tile 44 60 BRKH_X22Y39 BRKH 0
	)
	(tile 44 61 BRKH_CLB_X22Y39 BRKH_CLB 0
	)
	(tile 44 62 BRKH_X23Y39 BRKH 0
	)
	(tile 44 63 BRKH_CLB_X23Y39 BRKH_CLB 0
	)
	(tile 44 64 BRKH_X24Y39 BRKH 0
	)
	(tile 44 65 BRKH_CLB_X24Y39 BRKH_CLB 0
	)
	(tile 44 66 BRKH_X25Y39 BRKH 0
	)
	(tile 44 67 BRKH_CLB_X25Y39 BRKH_CLB 0
	)
	(tile 44 68 NULL_X68Y44 NULL 0
	)
	(tile 44 69 BRKH_X26Y39 BRKH 0
	)
	(tile 44 70 NULL_X70Y44 NULL 0
	)
	(tile 44 71 BRKH_BRAM_X70Y44 BRKH_BRAM 0
	)
	(tile 44 72 BRKH_X27Y39 BRKH 0
	)
	(tile 44 73 BRKH_CLB_X27Y39 BRKH_CLB 0
	)
	(tile 44 74 BRKH_X28Y39 BRKH 0
	)
	(tile 44 75 BRKH_CLB_X28Y39 BRKH_CLB 0
	)
	(tile 44 76 BRKH_X29Y39 BRKH 0
	)
	(tile 44 77 BRKH_CLB_X29Y39 BRKH_CLB 0
	)
	(tile 44 78 BRKH_X30Y39 BRKH 0
	)
	(tile 44 79 BRKH_CLB_X30Y39 BRKH_CLB 0
	)
	(tile 44 80 NULL_X80Y44 NULL 0
	)
	(tile 44 81 BRKH_X31Y39 BRKH 0
	)
	(tile 44 82 NULL_X82Y44 NULL 0
	)
	(tile 44 83 NULL_X83Y44 NULL 0
	)
	(tile 44 84 BRKH_IOI_X83Y44 BRKH_IOI 0
	)
	(tile 44 85 NULL_X85Y44 NULL 0
	)
	(tile 44 86 NULL_X86Y44 NULL 0
	)
	(tile 44 87 NULL_X87Y44 NULL 0
	)
	(tile 44 88 BRKH_X32Y39 BRKH 0
	)
	(tile 44 89 BRKH_CLB_X32Y39 BRKH_CLB 0
	)
	(tile 44 90 BRKH_X33Y39 BRKH 0
	)
	(tile 44 91 BRKH_CLB_X33Y39 BRKH_CLB 0
	)
	(tile 44 92 BRKH_X34Y39 BRKH 0
	)
	(tile 44 93 BRKH_CLB_X34Y39 BRKH_CLB 0
	)
	(tile 44 94 BRKH_X35Y39 BRKH 0
	)
	(tile 44 95 BRKH_CLB_X35Y39 BRKH_CLB 0
	)
	(tile 44 96 BRKH_X36Y39 BRKH 0
	)
	(tile 44 97 NULL_X97Y44 NULL 0
	)
	(tile 44 98 NULL_X98Y44 NULL 0
	)
	(tile 44 99 NULL_X99Y44 NULL 0
	)
	(tile 44 100 BRKH_X37Y39 BRKH 0
	)
	(tile 44 101 NULL_X101Y44 NULL 0
	)
	(tile 44 102 NULL_X102Y44 NULL 0
	)
	(tile 44 103 BRKH_GT3_X102Y44 BRKH_GT3 0
	)
	(tile 45 0 LIOB_X0Y39 LIOB 2
		(primitive_site J14 IOBS bonded 7)
		(primitive_site H13 IOBM bonded 7)
	)
	(tile 45 1 L_TERM_INT_X0Y39 L_TERM_INT 0
	)
	(tile 45 2 INT_X0Y39 INT 1
		(primitive_site TIEOFF_X0Y39 TIEOFF internal 3)
	)
	(tile 45 3 INT_INTERFACE_X0Y39 INT_INTERFACE 0
	)
	(tile 45 4 IOI_X0Y39 IOI 6
		(primitive_site OLOGIC_X0Y78 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y78 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y78 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y79 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y79 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y79 ILOGIC internal 24)
	)
	(tile 45 5 INT_X1Y39 INT 1
		(primitive_site TIEOFF_X1Y39 TIEOFF internal 3)
	)
	(tile 45 6 CLBLM_X1Y39 CLBLM 2
		(primitive_site SLICE_X0Y39 SLICEM internal 50)
		(primitive_site SLICE_X1Y39 SLICEL internal 45)
	)
	(tile 45 7 INT_X2Y39 INT 1
		(primitive_site TIEOFF_X2Y39 TIEOFF internal 3)
	)
	(tile 45 8 CLBLL_X2Y39 CLBLL 2
		(primitive_site SLICE_X2Y39 SLICEL internal 45)
		(primitive_site SLICE_X3Y39 SLICEL internal 45)
	)
	(tile 45 9 CFG_VBRK_X2Y39 CFG_VBRK 0
	)
	(tile 45 10 INT_X3Y39 INT 1
		(primitive_site TIEOFF_X3Y39 TIEOFF internal 3)
	)
	(tile 45 11 CLBLM_X3Y39 CLBLM 2
		(primitive_site SLICE_X4Y39 SLICEM internal 50)
		(primitive_site SLICE_X5Y39 SLICEL internal 45)
	)
	(tile 45 12 INT_X4Y39 INT 1
		(primitive_site TIEOFF_X4Y39 TIEOFF internal 3)
	)
	(tile 45 13 CLBLL_X4Y39 CLBLL 2
		(primitive_site SLICE_X6Y39 SLICEL internal 45)
		(primitive_site SLICE_X7Y39 SLICEL internal 45)
	)
	(tile 45 14 INT_X5Y39 INT 1
		(primitive_site TIEOFF_X5Y39 TIEOFF internal 3)
	)
	(tile 45 15 INT_INTERFACE_X5Y39 INT_INTERFACE 0
	)
	(tile 45 16 NULL_X16Y43 NULL 0
	)
	(tile 45 17 CFG_VBRK_X5Y39 CFG_VBRK 0
	)
	(tile 45 18 INT_X6Y39 INT 1
		(primitive_site TIEOFF_X6Y39 TIEOFF internal 3)
	)
	(tile 45 19 CLBLM_X6Y39 CLBLM 2
		(primitive_site SLICE_X8Y39 SLICEM internal 50)
		(primitive_site SLICE_X9Y39 SLICEL internal 45)
	)
	(tile 45 20 INT_X7Y39 INT 1
		(primitive_site TIEOFF_X7Y39 TIEOFF internal 3)
	)
	(tile 45 21 CLBLM_X7Y39 CLBLM 2
		(primitive_site SLICE_X10Y39 SLICEM internal 50)
		(primitive_site SLICE_X11Y39 SLICEL internal 45)
	)
	(tile 45 22 INT_X8Y39 INT 1
		(primitive_site TIEOFF_X8Y39 TIEOFF internal 3)
	)
	(tile 45 23 INT_INTERFACE_X8Y39 INT_INTERFACE 0
	)
	(tile 45 24 NULL_X24Y43 NULL 0
	)
	(tile 45 25 CFG_VBRK_X8Y39 CFG_VBRK 0
	)
	(tile 45 26 INT_X9Y39 INT 1
		(primitive_site TIEOFF_X9Y39 TIEOFF internal 3)
	)
	(tile 45 27 CLBLM_X9Y39 CLBLM 2
		(primitive_site SLICE_X12Y39 SLICEM internal 50)
		(primitive_site SLICE_X13Y39 SLICEL internal 45)
	)
	(tile 45 28 INT_X10Y39 INT 1
		(primitive_site TIEOFF_X10Y39 TIEOFF internal 3)
	)
	(tile 45 29 CLBLL_X10Y39 CLBLL 2
		(primitive_site SLICE_X14Y39 SLICEL internal 45)
		(primitive_site SLICE_X15Y39 SLICEL internal 45)
	)
	(tile 45 30 INT_X11Y39 INT 1
		(primitive_site TIEOFF_X11Y39 TIEOFF internal 3)
	)
	(tile 45 31 CLBLM_X11Y39 CLBLM 2
		(primitive_site SLICE_X16Y39 SLICEM internal 50)
		(primitive_site SLICE_X17Y39 SLICEL internal 45)
	)
	(tile 45 32 INT_X12Y39 INT 1
		(primitive_site TIEOFF_X12Y39 TIEOFF internal 3)
	)
	(tile 45 33 CLBLL_X12Y39 CLBLL 2
		(primitive_site SLICE_X18Y39 SLICEL internal 45)
		(primitive_site SLICE_X19Y39 SLICEL internal 45)
	)
	(tile 45 34 CFG_VBRK_X12Y39 CFG_VBRK 0
	)
	(tile 45 35 INT_X13Y39 INT 1
		(primitive_site TIEOFF_X13Y39 TIEOFF internal 3)
	)
	(tile 45 36 CLBLM_X13Y39 CLBLM 2
		(primitive_site SLICE_X20Y39 SLICEM internal 50)
		(primitive_site SLICE_X21Y39 SLICEL internal 45)
	)
	(tile 45 37 INT_X14Y39 INT 1
		(primitive_site TIEOFF_X14Y39 TIEOFF internal 3)
	)
	(tile 45 38 CLBLL_X14Y39 CLBLL 2
		(primitive_site SLICE_X22Y39 SLICEL internal 45)
		(primitive_site SLICE_X23Y39 SLICEL internal 45)
	)
	(tile 45 39 INT_X15Y39 INT 1
		(primitive_site TIEOFF_X15Y39 TIEOFF internal 3)
	)
	(tile 45 40 CLBLM_X15Y39 CLBLM 2
		(primitive_site SLICE_X24Y39 SLICEM internal 50)
		(primitive_site SLICE_X25Y39 SLICEL internal 45)
	)
	(tile 45 41 INT_X16Y39 INT 1
		(primitive_site TIEOFF_X16Y39 TIEOFF internal 3)
	)
	(tile 45 42 CLBLL_X16Y39 CLBLL 2
		(primitive_site SLICE_X26Y39 SLICEL internal 45)
		(primitive_site SLICE_X27Y39 SLICEL internal 45)
	)
	(tile 45 43 CFG_VBRK_X16Y39 CFG_VBRK 0
	)
	(tile 45 44 INT_X17Y39 INT 1
		(primitive_site TIEOFF_X17Y39 TIEOFF internal 3)
	)
	(tile 45 45 INT_INTERFACE_X17Y39 INT_INTERFACE 0
	)
	(tile 45 46 INT_BUFS_L_X17Y39 INT_BUFS_L 0
	)
	(tile 45 47 SITE_FEEDTHRU_X17Y39 SITE_FEEDTHRU 0
	)
	(tile 45 48 NULL_X48Y43 NULL 0
	)
	(tile 45 49 NULL_X49Y43 NULL 0
	)
	(tile 45 50 INT_BUFS_R_X18Y39 INT_BUFS_R 0
	)
	(tile 45 51 INT_X18Y39 INT 1
		(primitive_site TIEOFF_X18Y39 TIEOFF internal 3)
	)
	(tile 45 52 CLBLM_X18Y39 CLBLM 2
		(primitive_site SLICE_X28Y39 SLICEM internal 50)
		(primitive_site SLICE_X29Y39 SLICEL internal 45)
	)
	(tile 45 53 INT_X19Y39 INT 1
		(primitive_site TIEOFF_X19Y39 TIEOFF internal 3)
	)
	(tile 45 54 CLBLL_X19Y39 CLBLL 2
		(primitive_site SLICE_X30Y39 SLICEL internal 45)
		(primitive_site SLICE_X31Y39 SLICEL internal 45)
	)
	(tile 45 55 INT_X20Y39 INT 1
		(primitive_site TIEOFF_X20Y39 TIEOFF internal 3)
	)
	(tile 45 56 CLBLM_X20Y39 CLBLM 2
		(primitive_site SLICE_X32Y39 SLICEM internal 50)
		(primitive_site SLICE_X33Y39 SLICEL internal 45)
	)
	(tile 45 57 INT_X21Y39 INT 1
		(primitive_site TIEOFF_X21Y39 TIEOFF internal 3)
	)
	(tile 45 58 CLBLL_X21Y39 CLBLL 2
		(primitive_site SLICE_X34Y39 SLICEL internal 45)
		(primitive_site SLICE_X35Y39 SLICEL internal 45)
	)
	(tile 45 59 CFG_VBRK_X21Y39 CFG_VBRK 0
	)
	(tile 45 60 INT_X22Y39 INT 1
		(primitive_site TIEOFF_X22Y39 TIEOFF internal 3)
	)
	(tile 45 61 CLBLM_X22Y39 CLBLM 2
		(primitive_site SLICE_X36Y39 SLICEM internal 50)
		(primitive_site SLICE_X37Y39 SLICEL internal 45)
	)
	(tile 45 62 INT_X23Y39 INT 1
		(primitive_site TIEOFF_X23Y39 TIEOFF internal 3)
	)
	(tile 45 63 CLBLL_X23Y39 CLBLL 2
		(primitive_site SLICE_X38Y39 SLICEL internal 45)
		(primitive_site SLICE_X39Y39 SLICEL internal 45)
	)
	(tile 45 64 INT_X24Y39 INT 1
		(primitive_site TIEOFF_X24Y39 TIEOFF internal 3)
	)
	(tile 45 65 CLBLM_X24Y39 CLBLM 2
		(primitive_site SLICE_X40Y39 SLICEM internal 50)
		(primitive_site SLICE_X41Y39 SLICEL internal 45)
	)
	(tile 45 66 INT_X25Y39 INT 1
		(primitive_site TIEOFF_X25Y39 TIEOFF internal 3)
	)
	(tile 45 67 CLBLL_X25Y39 CLBLL 2
		(primitive_site SLICE_X42Y39 SLICEL internal 45)
		(primitive_site SLICE_X43Y39 SLICEL internal 45)
	)
	(tile 45 68 CFG_VBRK_X25Y39 CFG_VBRK 0
	)
	(tile 45 69 INT_X26Y39 INT 1
		(primitive_site TIEOFF_X26Y39 TIEOFF internal 3)
	)
	(tile 45 70 INT_INTERFACE_X26Y39 INT_INTERFACE 0
	)
	(tile 45 71 NULL_X71Y43 NULL 0
	)
	(tile 45 72 INT_X27Y39 INT 1
		(primitive_site TIEOFF_X27Y39 TIEOFF internal 3)
	)
	(tile 45 73 CLBLM_X27Y39 CLBLM 2
		(primitive_site SLICE_X44Y39 SLICEM internal 50)
		(primitive_site SLICE_X45Y39 SLICEL internal 45)
	)
	(tile 45 74 INT_X28Y39 INT 1
		(primitive_site TIEOFF_X28Y39 TIEOFF internal 3)
	)
	(tile 45 75 CLBLL_X28Y39 CLBLL 2
		(primitive_site SLICE_X46Y39 SLICEL internal 45)
		(primitive_site SLICE_X47Y39 SLICEL internal 45)
	)
	(tile 45 76 INT_X29Y39 INT 1
		(primitive_site TIEOFF_X29Y39 TIEOFF internal 3)
	)
	(tile 45 77 CLBLM_X29Y39 CLBLM 2
		(primitive_site SLICE_X48Y39 SLICEM internal 50)
		(primitive_site SLICE_X49Y39 SLICEL internal 45)
	)
	(tile 45 78 INT_X30Y39 INT 1
		(primitive_site TIEOFF_X30Y39 TIEOFF internal 3)
	)
	(tile 45 79 CLBLL_X30Y39 CLBLL 2
		(primitive_site SLICE_X50Y39 SLICEL internal 45)
		(primitive_site SLICE_X51Y39 SLICEL internal 45)
	)
	(tile 45 80 CFG_VBRK_X30Y39 CFG_VBRK 0
	)
	(tile 45 81 INT_X31Y39 INT 1
		(primitive_site TIEOFF_X31Y39 TIEOFF internal 3)
	)
	(tile 45 82 INT_INTERFACE_X31Y39 INT_INTERFACE 0
	)
	(tile 45 83 INT_BUFS_L_X31Y39 INT_BUFS_L 0
	)
	(tile 45 84 IOI_X31Y39 IOI 6
		(primitive_site OLOGIC_X2Y78 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y78 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y78 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y79 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y79 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y79 ILOGIC internal 24)
	)
	(tile 45 85 RIOB_X31Y39 RIOB 2
		(primitive_site IOB_X2Y78 IOBS unbonded 7)
		(primitive_site IOB_X2Y79 IOBM unbonded 7)
	)
	(tile 45 86 INT_BUFS_R_X32Y39 INT_BUFS_R 0
	)
	(tile 45 87 CFG_VBRK_X32Y39 CFG_VBRK 0
	)
	(tile 45 88 INT_X32Y39 INT 1
		(primitive_site TIEOFF_X32Y39 TIEOFF internal 3)
	)
	(tile 45 89 CLBLM_X32Y39 CLBLM 2
		(primitive_site SLICE_X52Y39 SLICEM internal 50)
		(primitive_site SLICE_X53Y39 SLICEL internal 45)
	)
	(tile 45 90 INT_X33Y39 INT 1
		(primitive_site TIEOFF_X33Y39 TIEOFF internal 3)
	)
	(tile 45 91 CLBLL_X33Y39 CLBLL 2
		(primitive_site SLICE_X54Y39 SLICEL internal 45)
		(primitive_site SLICE_X55Y39 SLICEL internal 45)
	)
	(tile 45 92 INT_X34Y39 INT 1
		(primitive_site TIEOFF_X34Y39 TIEOFF internal 3)
	)
	(tile 45 93 CLBLM_X34Y39 CLBLM 2
		(primitive_site SLICE_X56Y39 SLICEM internal 50)
		(primitive_site SLICE_X57Y39 SLICEL internal 45)
	)
	(tile 45 94 INT_X35Y39 INT 1
		(primitive_site TIEOFF_X35Y39 TIEOFF internal 3)
	)
	(tile 45 95 CLBLL_X35Y39 CLBLL 2
		(primitive_site SLICE_X58Y39 SLICEL internal 45)
		(primitive_site SLICE_X59Y39 SLICEL internal 45)
	)
	(tile 45 96 INT_X36Y39 INT 1
		(primitive_site TIEOFF_X36Y39 TIEOFF internal 3)
	)
	(tile 45 97 PCIE_INT_INTERFACE_X36Y39 PCIE_INT_INTERFACE 0
	)
	(tile 45 98 NULL_X98Y43 NULL 0
	)
	(tile 45 99 CFG_VBRK_X36Y39 CFG_VBRK 0
	)
	(tile 45 100 INT_X37Y39 INT 1
		(primitive_site TIEOFF_X37Y39 TIEOFF internal 3)
	)
	(tile 45 101 GTP_INT_INTERFACE_X37Y39 GTP_INT_INTERFACE 0
	)
	(tile 45 102 R_TERM_INT_X37Y39 R_TERM_INT 0
	)
	(tile 45 103 NULL_X103Y43 NULL 0
	)
	(tile 46 0 LIOB_X0Y38 LIOB 2
		(primitive_site G18 IOBS bonded 7)
		(primitive_site H17 IOBM bonded 7)
	)
	(tile 46 1 L_TERM_INT_X0Y38 L_TERM_INT 0
	)
	(tile 46 2 INT_X0Y38 INT 1
		(primitive_site TIEOFF_X0Y38 TIEOFF internal 3)
	)
	(tile 46 3 INT_INTERFACE_X0Y38 INT_INTERFACE 0
	)
	(tile 46 4 IOI_X0Y38 IOI 6
		(primitive_site OLOGIC_X0Y76 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y76 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y76 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y77 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y77 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y77 ILOGIC internal 24)
	)
	(tile 46 5 INT_X1Y38 INT 1
		(primitive_site TIEOFF_X1Y38 TIEOFF internal 3)
	)
	(tile 46 6 CLBLM_X1Y38 CLBLM 2
		(primitive_site SLICE_X0Y38 SLICEM internal 50)
		(primitive_site SLICE_X1Y38 SLICEL internal 45)
	)
	(tile 46 7 INT_X2Y38 INT 1
		(primitive_site TIEOFF_X2Y38 TIEOFF internal 3)
	)
	(tile 46 8 CLBLL_X2Y38 CLBLL 2
		(primitive_site SLICE_X2Y38 SLICEL internal 45)
		(primitive_site SLICE_X3Y38 SLICEL internal 45)
	)
	(tile 46 9 CFG_VBRK_X2Y38 CFG_VBRK 0
	)
	(tile 46 10 INT_X3Y38 INT 1
		(primitive_site TIEOFF_X3Y38 TIEOFF internal 3)
	)
	(tile 46 11 CLBLM_X3Y38 CLBLM 2
		(primitive_site SLICE_X4Y38 SLICEM internal 50)
		(primitive_site SLICE_X5Y38 SLICEL internal 45)
	)
	(tile 46 12 INT_X4Y38 INT 1
		(primitive_site TIEOFF_X4Y38 TIEOFF internal 3)
	)
	(tile 46 13 CLBLL_X4Y38 CLBLL 2
		(primitive_site SLICE_X6Y38 SLICEL internal 45)
		(primitive_site SLICE_X7Y38 SLICEL internal 45)
	)
	(tile 46 14 INT_X5Y38 INT 1
		(primitive_site TIEOFF_X5Y38 TIEOFF internal 3)
	)
	(tile 46 15 INT_INTERFACE_X5Y38 INT_INTERFACE 0
	)
	(tile 46 16 NULL_X16Y42 NULL 0
	)
	(tile 46 17 CFG_VBRK_X5Y38 CFG_VBRK 0
	)
	(tile 46 18 INT_X6Y38 INT 1
		(primitive_site TIEOFF_X6Y38 TIEOFF internal 3)
	)
	(tile 46 19 CLBLM_X6Y38 CLBLM 2
		(primitive_site SLICE_X8Y38 SLICEM internal 50)
		(primitive_site SLICE_X9Y38 SLICEL internal 45)
	)
	(tile 46 20 INT_X7Y38 INT 1
		(primitive_site TIEOFF_X7Y38 TIEOFF internal 3)
	)
	(tile 46 21 CLBLM_X7Y38 CLBLM 2
		(primitive_site SLICE_X10Y38 SLICEM internal 50)
		(primitive_site SLICE_X11Y38 SLICEL internal 45)
	)
	(tile 46 22 INT_X8Y38 INT 1
		(primitive_site TIEOFF_X8Y38 TIEOFF internal 3)
	)
	(tile 46 23 INT_INTERFACE_X8Y38 INT_INTERFACE 0
	)
	(tile 46 24 NULL_X24Y42 NULL 0
	)
	(tile 46 25 CFG_VBRK_X8Y38 CFG_VBRK 0
	)
	(tile 46 26 INT_X9Y38 INT 1
		(primitive_site TIEOFF_X9Y38 TIEOFF internal 3)
	)
	(tile 46 27 CLBLM_X9Y38 CLBLM 2
		(primitive_site SLICE_X12Y38 SLICEM internal 50)
		(primitive_site SLICE_X13Y38 SLICEL internal 45)
	)
	(tile 46 28 INT_X10Y38 INT 1
		(primitive_site TIEOFF_X10Y38 TIEOFF internal 3)
	)
	(tile 46 29 CLBLL_X10Y38 CLBLL 2
		(primitive_site SLICE_X14Y38 SLICEL internal 45)
		(primitive_site SLICE_X15Y38 SLICEL internal 45)
	)
	(tile 46 30 INT_X11Y38 INT 1
		(primitive_site TIEOFF_X11Y38 TIEOFF internal 3)
	)
	(tile 46 31 CLBLM_X11Y38 CLBLM 2
		(primitive_site SLICE_X16Y38 SLICEM internal 50)
		(primitive_site SLICE_X17Y38 SLICEL internal 45)
	)
	(tile 46 32 INT_X12Y38 INT 1
		(primitive_site TIEOFF_X12Y38 TIEOFF internal 3)
	)
	(tile 46 33 CLBLL_X12Y38 CLBLL 2
		(primitive_site SLICE_X18Y38 SLICEL internal 45)
		(primitive_site SLICE_X19Y38 SLICEL internal 45)
	)
	(tile 46 34 CFG_VBRK_X12Y38 CFG_VBRK 0
	)
	(tile 46 35 INT_X13Y38 INT 1
		(primitive_site TIEOFF_X13Y38 TIEOFF internal 3)
	)
	(tile 46 36 CLBLM_X13Y38 CLBLM 2
		(primitive_site SLICE_X20Y38 SLICEM internal 50)
		(primitive_site SLICE_X21Y38 SLICEL internal 45)
	)
	(tile 46 37 INT_X14Y38 INT 1
		(primitive_site TIEOFF_X14Y38 TIEOFF internal 3)
	)
	(tile 46 38 CLBLL_X14Y38 CLBLL 2
		(primitive_site SLICE_X22Y38 SLICEL internal 45)
		(primitive_site SLICE_X23Y38 SLICEL internal 45)
	)
	(tile 46 39 INT_X15Y38 INT 1
		(primitive_site TIEOFF_X15Y38 TIEOFF internal 3)
	)
	(tile 46 40 CLBLM_X15Y38 CLBLM 2
		(primitive_site SLICE_X24Y38 SLICEM internal 50)
		(primitive_site SLICE_X25Y38 SLICEL internal 45)
	)
	(tile 46 41 INT_X16Y38 INT 1
		(primitive_site TIEOFF_X16Y38 TIEOFF internal 3)
	)
	(tile 46 42 CLBLL_X16Y38 CLBLL 2
		(primitive_site SLICE_X26Y38 SLICEL internal 45)
		(primitive_site SLICE_X27Y38 SLICEL internal 45)
	)
	(tile 46 43 CFG_VBRK_X16Y38 CFG_VBRK 0
	)
	(tile 46 44 INT_X17Y38 INT 1
		(primitive_site TIEOFF_X17Y38 TIEOFF internal 3)
	)
	(tile 46 45 INT_INTERFACE_X17Y38 INT_INTERFACE 0
	)
	(tile 46 46 INT_BUFS_L_X17Y38 INT_BUFS_L 0
	)
	(tile 46 47 SITE_FEEDTHRU_X17Y38 SITE_FEEDTHRU 0
	)
	(tile 46 48 NULL_X48Y42 NULL 0
	)
	(tile 46 49 NULL_X49Y42 NULL 0
	)
	(tile 46 50 INT_BUFS_R_X18Y38 INT_BUFS_R 0
	)
	(tile 46 51 INT_X18Y38 INT 1
		(primitive_site TIEOFF_X18Y38 TIEOFF internal 3)
	)
	(tile 46 52 CLBLM_X18Y38 CLBLM 2
		(primitive_site SLICE_X28Y38 SLICEM internal 50)
		(primitive_site SLICE_X29Y38 SLICEL internal 45)
	)
	(tile 46 53 INT_X19Y38 INT 1
		(primitive_site TIEOFF_X19Y38 TIEOFF internal 3)
	)
	(tile 46 54 CLBLL_X19Y38 CLBLL 2
		(primitive_site SLICE_X30Y38 SLICEL internal 45)
		(primitive_site SLICE_X31Y38 SLICEL internal 45)
	)
	(tile 46 55 INT_X20Y38 INT 1
		(primitive_site TIEOFF_X20Y38 TIEOFF internal 3)
	)
	(tile 46 56 CLBLM_X20Y38 CLBLM 2
		(primitive_site SLICE_X32Y38 SLICEM internal 50)
		(primitive_site SLICE_X33Y38 SLICEL internal 45)
	)
	(tile 46 57 INT_X21Y38 INT 1
		(primitive_site TIEOFF_X21Y38 TIEOFF internal 3)
	)
	(tile 46 58 CLBLL_X21Y38 CLBLL 2
		(primitive_site SLICE_X34Y38 SLICEL internal 45)
		(primitive_site SLICE_X35Y38 SLICEL internal 45)
	)
	(tile 46 59 CFG_VBRK_X21Y38 CFG_VBRK 0
	)
	(tile 46 60 INT_X22Y38 INT 1
		(primitive_site TIEOFF_X22Y38 TIEOFF internal 3)
	)
	(tile 46 61 CLBLM_X22Y38 CLBLM 2
		(primitive_site SLICE_X36Y38 SLICEM internal 50)
		(primitive_site SLICE_X37Y38 SLICEL internal 45)
	)
	(tile 46 62 INT_X23Y38 INT 1
		(primitive_site TIEOFF_X23Y38 TIEOFF internal 3)
	)
	(tile 46 63 CLBLL_X23Y38 CLBLL 2
		(primitive_site SLICE_X38Y38 SLICEL internal 45)
		(primitive_site SLICE_X39Y38 SLICEL internal 45)
	)
	(tile 46 64 INT_X24Y38 INT 1
		(primitive_site TIEOFF_X24Y38 TIEOFF internal 3)
	)
	(tile 46 65 CLBLM_X24Y38 CLBLM 2
		(primitive_site SLICE_X40Y38 SLICEM internal 50)
		(primitive_site SLICE_X41Y38 SLICEL internal 45)
	)
	(tile 46 66 INT_X25Y38 INT 1
		(primitive_site TIEOFF_X25Y38 TIEOFF internal 3)
	)
	(tile 46 67 CLBLL_X25Y38 CLBLL 2
		(primitive_site SLICE_X42Y38 SLICEL internal 45)
		(primitive_site SLICE_X43Y38 SLICEL internal 45)
	)
	(tile 46 68 CFG_VBRK_X25Y38 CFG_VBRK 0
	)
	(tile 46 69 INT_X26Y38 INT 1
		(primitive_site TIEOFF_X26Y38 TIEOFF internal 3)
	)
	(tile 46 70 INT_INTERFACE_X26Y38 INT_INTERFACE 0
	)
	(tile 46 71 NULL_X71Y42 NULL 0
	)
	(tile 46 72 INT_X27Y38 INT 1
		(primitive_site TIEOFF_X27Y38 TIEOFF internal 3)
	)
	(tile 46 73 CLBLM_X27Y38 CLBLM 2
		(primitive_site SLICE_X44Y38 SLICEM internal 50)
		(primitive_site SLICE_X45Y38 SLICEL internal 45)
	)
	(tile 46 74 INT_X28Y38 INT 1
		(primitive_site TIEOFF_X28Y38 TIEOFF internal 3)
	)
	(tile 46 75 CLBLL_X28Y38 CLBLL 2
		(primitive_site SLICE_X46Y38 SLICEL internal 45)
		(primitive_site SLICE_X47Y38 SLICEL internal 45)
	)
	(tile 46 76 INT_X29Y38 INT 1
		(primitive_site TIEOFF_X29Y38 TIEOFF internal 3)
	)
	(tile 46 77 CLBLM_X29Y38 CLBLM 2
		(primitive_site SLICE_X48Y38 SLICEM internal 50)
		(primitive_site SLICE_X49Y38 SLICEL internal 45)
	)
	(tile 46 78 INT_X30Y38 INT 1
		(primitive_site TIEOFF_X30Y38 TIEOFF internal 3)
	)
	(tile 46 79 CLBLL_X30Y38 CLBLL 2
		(primitive_site SLICE_X50Y38 SLICEL internal 45)
		(primitive_site SLICE_X51Y38 SLICEL internal 45)
	)
	(tile 46 80 CFG_VBRK_X30Y38 CFG_VBRK 0
	)
	(tile 46 81 INT_X31Y38 INT 1
		(primitive_site TIEOFF_X31Y38 TIEOFF internal 3)
	)
	(tile 46 82 INT_INTERFACE_X31Y38 INT_INTERFACE 0
	)
	(tile 46 83 INT_BUFS_L_X31Y38 INT_BUFS_L 0
	)
	(tile 46 84 IOI_X31Y38 IOI 6
		(primitive_site OLOGIC_X2Y76 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y76 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y76 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y77 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y77 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y77 ILOGIC internal 24)
	)
	(tile 46 85 RIOB_X31Y38 RIOB 2
		(primitive_site IOB_X2Y76 IOBS unbonded 7)
		(primitive_site IOB_X2Y77 IOBM unbonded 7)
	)
	(tile 46 86 INT_BUFS_R_X32Y38 INT_BUFS_R 0
	)
	(tile 46 87 CFG_VBRK_X32Y38 CFG_VBRK 0
	)
	(tile 46 88 INT_X32Y38 INT 1
		(primitive_site TIEOFF_X32Y38 TIEOFF internal 3)
	)
	(tile 46 89 CLBLM_X32Y38 CLBLM 2
		(primitive_site SLICE_X52Y38 SLICEM internal 50)
		(primitive_site SLICE_X53Y38 SLICEL internal 45)
	)
	(tile 46 90 INT_X33Y38 INT 1
		(primitive_site TIEOFF_X33Y38 TIEOFF internal 3)
	)
	(tile 46 91 CLBLL_X33Y38 CLBLL 2
		(primitive_site SLICE_X54Y38 SLICEL internal 45)
		(primitive_site SLICE_X55Y38 SLICEL internal 45)
	)
	(tile 46 92 INT_X34Y38 INT 1
		(primitive_site TIEOFF_X34Y38 TIEOFF internal 3)
	)
	(tile 46 93 CLBLM_X34Y38 CLBLM 2
		(primitive_site SLICE_X56Y38 SLICEM internal 50)
		(primitive_site SLICE_X57Y38 SLICEL internal 45)
	)
	(tile 46 94 INT_X35Y38 INT 1
		(primitive_site TIEOFF_X35Y38 TIEOFF internal 3)
	)
	(tile 46 95 CLBLL_X35Y38 CLBLL 2
		(primitive_site SLICE_X58Y38 SLICEL internal 45)
		(primitive_site SLICE_X59Y38 SLICEL internal 45)
	)
	(tile 46 96 INT_X36Y38 INT 1
		(primitive_site TIEOFF_X36Y38 TIEOFF internal 3)
	)
	(tile 46 97 PCIE_INT_INTERFACE_X36Y38 PCIE_INT_INTERFACE 0
	)
	(tile 46 98 NULL_X98Y42 NULL 0
	)
	(tile 46 99 CFG_VBRK_X36Y38 CFG_VBRK 0
	)
	(tile 46 100 INT_X37Y38 INT 1
		(primitive_site TIEOFF_X37Y38 TIEOFF internal 3)
	)
	(tile 46 101 GTP_INT_INTERFACE_X37Y38 GTP_INT_INTERFACE 0
	)
	(tile 46 102 R_TERM_INT_X37Y38 R_TERM_INT 0
	)
	(tile 46 103 NULL_X103Y42 NULL 0
	)
	(tile 47 0 LIOB_X0Y37 LIOB 2
		(primitive_site K15 IOBS bonded 7)
		(primitive_site J15 IOBM bonded 7)
	)
	(tile 47 1 L_TERM_INT_X0Y37 L_TERM_INT 0
	)
	(tile 47 2 INT_X0Y37 INT 1
		(primitive_site TIEOFF_X0Y37 TIEOFF internal 3)
	)
	(tile 47 3 INT_INTERFACE_X0Y37 INT_INTERFACE 0
	)
	(tile 47 4 IOI_X0Y37 IOI 6
		(primitive_site OLOGIC_X0Y74 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y74 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y74 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y75 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y75 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y75 ILOGIC internal 24)
	)
	(tile 47 5 INT_X1Y37 INT 1
		(primitive_site TIEOFF_X1Y37 TIEOFF internal 3)
	)
	(tile 47 6 CLBLM_X1Y37 CLBLM 2
		(primitive_site SLICE_X0Y37 SLICEM internal 50)
		(primitive_site SLICE_X1Y37 SLICEL internal 45)
	)
	(tile 47 7 INT_X2Y37 INT 1
		(primitive_site TIEOFF_X2Y37 TIEOFF internal 3)
	)
	(tile 47 8 CLBLL_X2Y37 CLBLL 2
		(primitive_site SLICE_X2Y37 SLICEL internal 45)
		(primitive_site SLICE_X3Y37 SLICEL internal 45)
	)
	(tile 47 9 CFG_VBRK_X2Y37 CFG_VBRK 0
	)
	(tile 47 10 INT_X3Y37 INT 1
		(primitive_site TIEOFF_X3Y37 TIEOFF internal 3)
	)
	(tile 47 11 CLBLM_X3Y37 CLBLM 2
		(primitive_site SLICE_X4Y37 SLICEM internal 50)
		(primitive_site SLICE_X5Y37 SLICEL internal 45)
	)
	(tile 47 12 INT_X4Y37 INT 1
		(primitive_site TIEOFF_X4Y37 TIEOFF internal 3)
	)
	(tile 47 13 CLBLL_X4Y37 CLBLL 2
		(primitive_site SLICE_X6Y37 SLICEL internal 45)
		(primitive_site SLICE_X7Y37 SLICEL internal 45)
	)
	(tile 47 14 INT_X5Y37 INT 1
		(primitive_site TIEOFF_X5Y37 TIEOFF internal 3)
	)
	(tile 47 15 INT_INTERFACE_X5Y37 INT_INTERFACE 0
	)
	(tile 47 16 NULL_X16Y41 NULL 0
	)
	(tile 47 17 CFG_VBRK_X5Y37 CFG_VBRK 0
	)
	(tile 47 18 INT_X6Y37 INT 1
		(primitive_site TIEOFF_X6Y37 TIEOFF internal 3)
	)
	(tile 47 19 CLBLM_X6Y37 CLBLM 2
		(primitive_site SLICE_X8Y37 SLICEM internal 50)
		(primitive_site SLICE_X9Y37 SLICEL internal 45)
	)
	(tile 47 20 INT_X7Y37 INT 1
		(primitive_site TIEOFF_X7Y37 TIEOFF internal 3)
	)
	(tile 47 21 CLBLM_X7Y37 CLBLM 2
		(primitive_site SLICE_X10Y37 SLICEM internal 50)
		(primitive_site SLICE_X11Y37 SLICEL internal 45)
	)
	(tile 47 22 INT_X8Y37 INT 1
		(primitive_site TIEOFF_X8Y37 TIEOFF internal 3)
	)
	(tile 47 23 INT_INTERFACE_X8Y37 INT_INTERFACE 0
	)
	(tile 47 24 NULL_X24Y41 NULL 0
	)
	(tile 47 25 CFG_VBRK_X8Y37 CFG_VBRK 0
	)
	(tile 47 26 INT_X9Y37 INT 1
		(primitive_site TIEOFF_X9Y37 TIEOFF internal 3)
	)
	(tile 47 27 CLBLM_X9Y37 CLBLM 2
		(primitive_site SLICE_X12Y37 SLICEM internal 50)
		(primitive_site SLICE_X13Y37 SLICEL internal 45)
	)
	(tile 47 28 INT_X10Y37 INT 1
		(primitive_site TIEOFF_X10Y37 TIEOFF internal 3)
	)
	(tile 47 29 CLBLL_X10Y37 CLBLL 2
		(primitive_site SLICE_X14Y37 SLICEL internal 45)
		(primitive_site SLICE_X15Y37 SLICEL internal 45)
	)
	(tile 47 30 INT_X11Y37 INT 1
		(primitive_site TIEOFF_X11Y37 TIEOFF internal 3)
	)
	(tile 47 31 CLBLM_X11Y37 CLBLM 2
		(primitive_site SLICE_X16Y37 SLICEM internal 50)
		(primitive_site SLICE_X17Y37 SLICEL internal 45)
	)
	(tile 47 32 INT_X12Y37 INT 1
		(primitive_site TIEOFF_X12Y37 TIEOFF internal 3)
	)
	(tile 47 33 CLBLL_X12Y37 CLBLL 2
		(primitive_site SLICE_X18Y37 SLICEL internal 45)
		(primitive_site SLICE_X19Y37 SLICEL internal 45)
	)
	(tile 47 34 CFG_VBRK_X12Y37 CFG_VBRK 0
	)
	(tile 47 35 INT_X13Y37 INT 1
		(primitive_site TIEOFF_X13Y37 TIEOFF internal 3)
	)
	(tile 47 36 CLBLM_X13Y37 CLBLM 2
		(primitive_site SLICE_X20Y37 SLICEM internal 50)
		(primitive_site SLICE_X21Y37 SLICEL internal 45)
	)
	(tile 47 37 INT_X14Y37 INT 1
		(primitive_site TIEOFF_X14Y37 TIEOFF internal 3)
	)
	(tile 47 38 CLBLL_X14Y37 CLBLL 2
		(primitive_site SLICE_X22Y37 SLICEL internal 45)
		(primitive_site SLICE_X23Y37 SLICEL internal 45)
	)
	(tile 47 39 INT_X15Y37 INT 1
		(primitive_site TIEOFF_X15Y37 TIEOFF internal 3)
	)
	(tile 47 40 CLBLM_X15Y37 CLBLM 2
		(primitive_site SLICE_X24Y37 SLICEM internal 50)
		(primitive_site SLICE_X25Y37 SLICEL internal 45)
	)
	(tile 47 41 INT_X16Y37 INT 1
		(primitive_site TIEOFF_X16Y37 TIEOFF internal 3)
	)
	(tile 47 42 CLBLL_X16Y37 CLBLL 2
		(primitive_site SLICE_X26Y37 SLICEL internal 45)
		(primitive_site SLICE_X27Y37 SLICEL internal 45)
	)
	(tile 47 43 CFG_VBRK_X16Y37 CFG_VBRK 0
	)
	(tile 47 44 INT_X17Y37 INT 1
		(primitive_site TIEOFF_X17Y37 TIEOFF internal 3)
	)
	(tile 47 45 INT_INTERFACE_X17Y37 INT_INTERFACE 0
	)
	(tile 47 46 INT_BUFS_L_X17Y37 INT_BUFS_L 0
	)
	(tile 47 47 SITE_FEEDTHRU_X17Y37 SITE_FEEDTHRU 0
	)
	(tile 47 48 NULL_X48Y41 NULL 0
	)
	(tile 47 49 NULL_X49Y41 NULL 0
	)
	(tile 47 50 INT_BUFS_R_X18Y37 INT_BUFS_R 0
	)
	(tile 47 51 INT_X18Y37 INT 1
		(primitive_site TIEOFF_X18Y37 TIEOFF internal 3)
	)
	(tile 47 52 CLBLM_X18Y37 CLBLM 2
		(primitive_site SLICE_X28Y37 SLICEM internal 50)
		(primitive_site SLICE_X29Y37 SLICEL internal 45)
	)
	(tile 47 53 INT_X19Y37 INT 1
		(primitive_site TIEOFF_X19Y37 TIEOFF internal 3)
	)
	(tile 47 54 CLBLL_X19Y37 CLBLL 2
		(primitive_site SLICE_X30Y37 SLICEL internal 45)
		(primitive_site SLICE_X31Y37 SLICEL internal 45)
	)
	(tile 47 55 INT_X20Y37 INT 1
		(primitive_site TIEOFF_X20Y37 TIEOFF internal 3)
	)
	(tile 47 56 CLBLM_X20Y37 CLBLM 2
		(primitive_site SLICE_X32Y37 SLICEM internal 50)
		(primitive_site SLICE_X33Y37 SLICEL internal 45)
	)
	(tile 47 57 INT_X21Y37 INT 1
		(primitive_site TIEOFF_X21Y37 TIEOFF internal 3)
	)
	(tile 47 58 CLBLL_X21Y37 CLBLL 2
		(primitive_site SLICE_X34Y37 SLICEL internal 45)
		(primitive_site SLICE_X35Y37 SLICEL internal 45)
	)
	(tile 47 59 CFG_VBRK_X21Y37 CFG_VBRK 0
	)
	(tile 47 60 INT_X22Y37 INT 1
		(primitive_site TIEOFF_X22Y37 TIEOFF internal 3)
	)
	(tile 47 61 CLBLM_X22Y37 CLBLM 2
		(primitive_site SLICE_X36Y37 SLICEM internal 50)
		(primitive_site SLICE_X37Y37 SLICEL internal 45)
	)
	(tile 47 62 INT_X23Y37 INT 1
		(primitive_site TIEOFF_X23Y37 TIEOFF internal 3)
	)
	(tile 47 63 CLBLL_X23Y37 CLBLL 2
		(primitive_site SLICE_X38Y37 SLICEL internal 45)
		(primitive_site SLICE_X39Y37 SLICEL internal 45)
	)
	(tile 47 64 INT_X24Y37 INT 1
		(primitive_site TIEOFF_X24Y37 TIEOFF internal 3)
	)
	(tile 47 65 CLBLM_X24Y37 CLBLM 2
		(primitive_site SLICE_X40Y37 SLICEM internal 50)
		(primitive_site SLICE_X41Y37 SLICEL internal 45)
	)
	(tile 47 66 INT_X25Y37 INT 1
		(primitive_site TIEOFF_X25Y37 TIEOFF internal 3)
	)
	(tile 47 67 CLBLL_X25Y37 CLBLL 2
		(primitive_site SLICE_X42Y37 SLICEL internal 45)
		(primitive_site SLICE_X43Y37 SLICEL internal 45)
	)
	(tile 47 68 CFG_VBRK_X25Y37 CFG_VBRK 0
	)
	(tile 47 69 INT_X26Y37 INT 1
		(primitive_site TIEOFF_X26Y37 TIEOFF internal 3)
	)
	(tile 47 70 INT_INTERFACE_X26Y37 INT_INTERFACE 0
	)
	(tile 47 71 NULL_X71Y41 NULL 0
	)
	(tile 47 72 INT_X27Y37 INT 1
		(primitive_site TIEOFF_X27Y37 TIEOFF internal 3)
	)
	(tile 47 73 CLBLM_X27Y37 CLBLM 2
		(primitive_site SLICE_X44Y37 SLICEM internal 50)
		(primitive_site SLICE_X45Y37 SLICEL internal 45)
	)
	(tile 47 74 INT_X28Y37 INT 1
		(primitive_site TIEOFF_X28Y37 TIEOFF internal 3)
	)
	(tile 47 75 CLBLL_X28Y37 CLBLL 2
		(primitive_site SLICE_X46Y37 SLICEL internal 45)
		(primitive_site SLICE_X47Y37 SLICEL internal 45)
	)
	(tile 47 76 INT_X29Y37 INT 1
		(primitive_site TIEOFF_X29Y37 TIEOFF internal 3)
	)
	(tile 47 77 CLBLM_X29Y37 CLBLM 2
		(primitive_site SLICE_X48Y37 SLICEM internal 50)
		(primitive_site SLICE_X49Y37 SLICEL internal 45)
	)
	(tile 47 78 INT_X30Y37 INT 1
		(primitive_site TIEOFF_X30Y37 TIEOFF internal 3)
	)
	(tile 47 79 CLBLL_X30Y37 CLBLL 2
		(primitive_site SLICE_X50Y37 SLICEL internal 45)
		(primitive_site SLICE_X51Y37 SLICEL internal 45)
	)
	(tile 47 80 CFG_VBRK_X30Y37 CFG_VBRK 0
	)
	(tile 47 81 INT_X31Y37 INT 1
		(primitive_site TIEOFF_X31Y37 TIEOFF internal 3)
	)
	(tile 47 82 INT_INTERFACE_X31Y37 INT_INTERFACE 0
	)
	(tile 47 83 INT_BUFS_L_X31Y37 INT_BUFS_L 0
	)
	(tile 47 84 IOI_X31Y37 IOI 6
		(primitive_site OLOGIC_X2Y74 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y74 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y74 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y75 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y75 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y75 ILOGIC internal 24)
	)
	(tile 47 85 RIOB_X31Y37 RIOB 2
		(primitive_site IOB_X2Y74 IOBS unbonded 7)
		(primitive_site IOB_X2Y75 IOBM unbonded 7)
	)
	(tile 47 86 INT_BUFS_R_X32Y37 INT_BUFS_R 0
	)
	(tile 47 87 CFG_VBRK_X32Y37 CFG_VBRK 0
	)
	(tile 47 88 INT_X32Y37 INT 1
		(primitive_site TIEOFF_X32Y37 TIEOFF internal 3)
	)
	(tile 47 89 CLBLM_X32Y37 CLBLM 2
		(primitive_site SLICE_X52Y37 SLICEM internal 50)
		(primitive_site SLICE_X53Y37 SLICEL internal 45)
	)
	(tile 47 90 INT_X33Y37 INT 1
		(primitive_site TIEOFF_X33Y37 TIEOFF internal 3)
	)
	(tile 47 91 CLBLL_X33Y37 CLBLL 2
		(primitive_site SLICE_X54Y37 SLICEL internal 45)
		(primitive_site SLICE_X55Y37 SLICEL internal 45)
	)
	(tile 47 92 INT_X34Y37 INT 1
		(primitive_site TIEOFF_X34Y37 TIEOFF internal 3)
	)
	(tile 47 93 CLBLM_X34Y37 CLBLM 2
		(primitive_site SLICE_X56Y37 SLICEM internal 50)
		(primitive_site SLICE_X57Y37 SLICEL internal 45)
	)
	(tile 47 94 INT_X35Y37 INT 1
		(primitive_site TIEOFF_X35Y37 TIEOFF internal 3)
	)
	(tile 47 95 CLBLL_X35Y37 CLBLL 2
		(primitive_site SLICE_X58Y37 SLICEL internal 45)
		(primitive_site SLICE_X59Y37 SLICEL internal 45)
	)
	(tile 47 96 INT_X36Y37 INT 1
		(primitive_site TIEOFF_X36Y37 TIEOFF internal 3)
	)
	(tile 47 97 PCIE_INT_INTERFACE_X36Y37 PCIE_INT_INTERFACE 0
	)
	(tile 47 98 NULL_X98Y41 NULL 0
	)
	(tile 47 99 CFG_VBRK_X36Y37 CFG_VBRK 0
	)
	(tile 47 100 INT_X37Y37 INT 1
		(primitive_site TIEOFF_X37Y37 TIEOFF internal 3)
	)
	(tile 47 101 GTP_INT_INTERFACE_X37Y37 GTP_INT_INTERFACE 0
	)
	(tile 47 102 R_TERM_INT_X37Y37 R_TERM_INT 0
	)
	(tile 47 103 NULL_X103Y41 NULL 0
	)
	(tile 48 0 LIOB_X0Y36 LIOB 2
		(primitive_site J18 IOBS bonded 7)
		(primitive_site H18 IOBM bonded 7)
	)
	(tile 48 1 L_TERM_INT_X0Y36 L_TERM_INT 0
	)
	(tile 48 2 INT_X0Y36 INT 1
		(primitive_site TIEOFF_X0Y36 TIEOFF internal 3)
	)
	(tile 48 3 INT_INTERFACE_X0Y36 INT_INTERFACE 0
	)
	(tile 48 4 IOI_X0Y36 IOI 6
		(primitive_site OLOGIC_X0Y72 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y72 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y72 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y73 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y73 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y73 ILOGIC internal 24)
	)
	(tile 48 5 INT_X1Y36 INT 1
		(primitive_site TIEOFF_X1Y36 TIEOFF internal 3)
	)
	(tile 48 6 CLBLM_X1Y36 CLBLM 2
		(primitive_site SLICE_X0Y36 SLICEM internal 50)
		(primitive_site SLICE_X1Y36 SLICEL internal 45)
	)
	(tile 48 7 INT_X2Y36 INT 1
		(primitive_site TIEOFF_X2Y36 TIEOFF internal 3)
	)
	(tile 48 8 CLBLL_X2Y36 CLBLL 2
		(primitive_site SLICE_X2Y36 SLICEL internal 45)
		(primitive_site SLICE_X3Y36 SLICEL internal 45)
	)
	(tile 48 9 CFG_VBRK_X2Y36 CFG_VBRK 0
	)
	(tile 48 10 INT_X3Y36 INT 1
		(primitive_site TIEOFF_X3Y36 TIEOFF internal 3)
	)
	(tile 48 11 CLBLM_X3Y36 CLBLM 2
		(primitive_site SLICE_X4Y36 SLICEM internal 50)
		(primitive_site SLICE_X5Y36 SLICEL internal 45)
	)
	(tile 48 12 INT_X4Y36 INT 1
		(primitive_site TIEOFF_X4Y36 TIEOFF internal 3)
	)
	(tile 48 13 CLBLL_X4Y36 CLBLL 2
		(primitive_site SLICE_X6Y36 SLICEL internal 45)
		(primitive_site SLICE_X7Y36 SLICEL internal 45)
	)
	(tile 48 14 INT_X5Y36 INT 1
		(primitive_site TIEOFF_X5Y36 TIEOFF internal 3)
	)
	(tile 48 15 INT_INTERFACE_X5Y36 INT_INTERFACE 0
	)
	(tile 48 16 NULL_X16Y40 NULL 0
	)
	(tile 48 17 CFG_VBRK_X5Y36 CFG_VBRK 0
	)
	(tile 48 18 INT_X6Y36 INT 1
		(primitive_site TIEOFF_X6Y36 TIEOFF internal 3)
	)
	(tile 48 19 CLBLM_X6Y36 CLBLM 2
		(primitive_site SLICE_X8Y36 SLICEM internal 50)
		(primitive_site SLICE_X9Y36 SLICEL internal 45)
	)
	(tile 48 20 INT_X7Y36 INT 1
		(primitive_site TIEOFF_X7Y36 TIEOFF internal 3)
	)
	(tile 48 21 CLBLM_X7Y36 CLBLM 2
		(primitive_site SLICE_X10Y36 SLICEM internal 50)
		(primitive_site SLICE_X11Y36 SLICEL internal 45)
	)
	(tile 48 22 INT_X8Y36 INT 1
		(primitive_site TIEOFF_X8Y36 TIEOFF internal 3)
	)
	(tile 48 23 INT_INTERFACE_X8Y36 INT_INTERFACE 0
	)
	(tile 48 24 NULL_X24Y40 NULL 0
	)
	(tile 48 25 CFG_VBRK_X8Y36 CFG_VBRK 0
	)
	(tile 48 26 INT_X9Y36 INT 1
		(primitive_site TIEOFF_X9Y36 TIEOFF internal 3)
	)
	(tile 48 27 CLBLM_X9Y36 CLBLM 2
		(primitive_site SLICE_X12Y36 SLICEM internal 50)
		(primitive_site SLICE_X13Y36 SLICEL internal 45)
	)
	(tile 48 28 INT_X10Y36 INT 1
		(primitive_site TIEOFF_X10Y36 TIEOFF internal 3)
	)
	(tile 48 29 CLBLL_X10Y36 CLBLL 2
		(primitive_site SLICE_X14Y36 SLICEL internal 45)
		(primitive_site SLICE_X15Y36 SLICEL internal 45)
	)
	(tile 48 30 INT_X11Y36 INT 1
		(primitive_site TIEOFF_X11Y36 TIEOFF internal 3)
	)
	(tile 48 31 CLBLM_X11Y36 CLBLM 2
		(primitive_site SLICE_X16Y36 SLICEM internal 50)
		(primitive_site SLICE_X17Y36 SLICEL internal 45)
	)
	(tile 48 32 INT_X12Y36 INT 1
		(primitive_site TIEOFF_X12Y36 TIEOFF internal 3)
	)
	(tile 48 33 CLBLL_X12Y36 CLBLL 2
		(primitive_site SLICE_X18Y36 SLICEL internal 45)
		(primitive_site SLICE_X19Y36 SLICEL internal 45)
	)
	(tile 48 34 CFG_VBRK_X12Y36 CFG_VBRK 0
	)
	(tile 48 35 INT_X13Y36 INT 1
		(primitive_site TIEOFF_X13Y36 TIEOFF internal 3)
	)
	(tile 48 36 CLBLM_X13Y36 CLBLM 2
		(primitive_site SLICE_X20Y36 SLICEM internal 50)
		(primitive_site SLICE_X21Y36 SLICEL internal 45)
	)
	(tile 48 37 INT_X14Y36 INT 1
		(primitive_site TIEOFF_X14Y36 TIEOFF internal 3)
	)
	(tile 48 38 CLBLL_X14Y36 CLBLL 2
		(primitive_site SLICE_X22Y36 SLICEL internal 45)
		(primitive_site SLICE_X23Y36 SLICEL internal 45)
	)
	(tile 48 39 INT_X15Y36 INT 1
		(primitive_site TIEOFF_X15Y36 TIEOFF internal 3)
	)
	(tile 48 40 CLBLM_X15Y36 CLBLM 2
		(primitive_site SLICE_X24Y36 SLICEM internal 50)
		(primitive_site SLICE_X25Y36 SLICEL internal 45)
	)
	(tile 48 41 INT_X16Y36 INT 1
		(primitive_site TIEOFF_X16Y36 TIEOFF internal 3)
	)
	(tile 48 42 CLBLL_X16Y36 CLBLL 2
		(primitive_site SLICE_X26Y36 SLICEL internal 45)
		(primitive_site SLICE_X27Y36 SLICEL internal 45)
	)
	(tile 48 43 CFG_VBRK_X16Y36 CFG_VBRK 0
	)
	(tile 48 44 INT_X17Y36 INT 1
		(primitive_site TIEOFF_X17Y36 TIEOFF internal 3)
	)
	(tile 48 45 INT_INTERFACE_X17Y36 INT_INTERFACE 0
	)
	(tile 48 46 INT_BUFS_L_X17Y36 INT_BUFS_L 0
	)
	(tile 48 47 SITE_FEEDTHRU_X17Y36 SITE_FEEDTHRU 0
	)
	(tile 48 48 NULL_X48Y40 NULL 0
	)
	(tile 48 49 NULL_X49Y40 NULL 0
	)
	(tile 48 50 INT_BUFS_R_X18Y36 INT_BUFS_R 0
	)
	(tile 48 51 INT_X18Y36 INT 1
		(primitive_site TIEOFF_X18Y36 TIEOFF internal 3)
	)
	(tile 48 52 CLBLM_X18Y36 CLBLM 2
		(primitive_site SLICE_X28Y36 SLICEM internal 50)
		(primitive_site SLICE_X29Y36 SLICEL internal 45)
	)
	(tile 48 53 INT_X19Y36 INT 1
		(primitive_site TIEOFF_X19Y36 TIEOFF internal 3)
	)
	(tile 48 54 CLBLL_X19Y36 CLBLL 2
		(primitive_site SLICE_X30Y36 SLICEL internal 45)
		(primitive_site SLICE_X31Y36 SLICEL internal 45)
	)
	(tile 48 55 INT_X20Y36 INT 1
		(primitive_site TIEOFF_X20Y36 TIEOFF internal 3)
	)
	(tile 48 56 CLBLM_X20Y36 CLBLM 2
		(primitive_site SLICE_X32Y36 SLICEM internal 50)
		(primitive_site SLICE_X33Y36 SLICEL internal 45)
	)
	(tile 48 57 INT_X21Y36 INT 1
		(primitive_site TIEOFF_X21Y36 TIEOFF internal 3)
	)
	(tile 48 58 CLBLL_X21Y36 CLBLL 2
		(primitive_site SLICE_X34Y36 SLICEL internal 45)
		(primitive_site SLICE_X35Y36 SLICEL internal 45)
	)
	(tile 48 59 CFG_VBRK_X21Y36 CFG_VBRK 0
	)
	(tile 48 60 INT_X22Y36 INT 1
		(primitive_site TIEOFF_X22Y36 TIEOFF internal 3)
	)
	(tile 48 61 CLBLM_X22Y36 CLBLM 2
		(primitive_site SLICE_X36Y36 SLICEM internal 50)
		(primitive_site SLICE_X37Y36 SLICEL internal 45)
	)
	(tile 48 62 INT_X23Y36 INT 1
		(primitive_site TIEOFF_X23Y36 TIEOFF internal 3)
	)
	(tile 48 63 CLBLL_X23Y36 CLBLL 2
		(primitive_site SLICE_X38Y36 SLICEL internal 45)
		(primitive_site SLICE_X39Y36 SLICEL internal 45)
	)
	(tile 48 64 INT_X24Y36 INT 1
		(primitive_site TIEOFF_X24Y36 TIEOFF internal 3)
	)
	(tile 48 65 CLBLM_X24Y36 CLBLM 2
		(primitive_site SLICE_X40Y36 SLICEM internal 50)
		(primitive_site SLICE_X41Y36 SLICEL internal 45)
	)
	(tile 48 66 INT_X25Y36 INT 1
		(primitive_site TIEOFF_X25Y36 TIEOFF internal 3)
	)
	(tile 48 67 CLBLL_X25Y36 CLBLL 2
		(primitive_site SLICE_X42Y36 SLICEL internal 45)
		(primitive_site SLICE_X43Y36 SLICEL internal 45)
	)
	(tile 48 68 CFG_VBRK_X25Y36 CFG_VBRK 0
	)
	(tile 48 69 INT_X26Y36 INT 1
		(primitive_site TIEOFF_X26Y36 TIEOFF internal 3)
	)
	(tile 48 70 INT_INTERFACE_X26Y36 INT_INTERFACE 0
	)
	(tile 48 71 NULL_X71Y40 NULL 0
	)
	(tile 48 72 INT_X27Y36 INT 1
		(primitive_site TIEOFF_X27Y36 TIEOFF internal 3)
	)
	(tile 48 73 CLBLM_X27Y36 CLBLM 2
		(primitive_site SLICE_X44Y36 SLICEM internal 50)
		(primitive_site SLICE_X45Y36 SLICEL internal 45)
	)
	(tile 48 74 INT_X28Y36 INT 1
		(primitive_site TIEOFF_X28Y36 TIEOFF internal 3)
	)
	(tile 48 75 CLBLL_X28Y36 CLBLL 2
		(primitive_site SLICE_X46Y36 SLICEL internal 45)
		(primitive_site SLICE_X47Y36 SLICEL internal 45)
	)
	(tile 48 76 INT_X29Y36 INT 1
		(primitive_site TIEOFF_X29Y36 TIEOFF internal 3)
	)
	(tile 48 77 CLBLM_X29Y36 CLBLM 2
		(primitive_site SLICE_X48Y36 SLICEM internal 50)
		(primitive_site SLICE_X49Y36 SLICEL internal 45)
	)
	(tile 48 78 INT_X30Y36 INT 1
		(primitive_site TIEOFF_X30Y36 TIEOFF internal 3)
	)
	(tile 48 79 CLBLL_X30Y36 CLBLL 2
		(primitive_site SLICE_X50Y36 SLICEL internal 45)
		(primitive_site SLICE_X51Y36 SLICEL internal 45)
	)
	(tile 48 80 CFG_VBRK_X30Y36 CFG_VBRK 0
	)
	(tile 48 81 INT_X31Y36 INT 1
		(primitive_site TIEOFF_X31Y36 TIEOFF internal 3)
	)
	(tile 48 82 INT_INTERFACE_X31Y36 INT_INTERFACE 0
	)
	(tile 48 83 INT_BUFS_L_X31Y36 INT_BUFS_L 0
	)
	(tile 48 84 IOI_X31Y36 IOI 6
		(primitive_site OLOGIC_X2Y72 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y72 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y72 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y73 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y73 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y73 ILOGIC internal 24)
	)
	(tile 48 85 RIOB_X31Y36 RIOB 2
		(primitive_site IOB_X2Y72 IOBS unbonded 7)
		(primitive_site IOB_X2Y73 IOBM unbonded 7)
	)
	(tile 48 86 INT_BUFS_R_X32Y36 INT_BUFS_R 0
	)
	(tile 48 87 CFG_VBRK_X32Y36 CFG_VBRK 0
	)
	(tile 48 88 INT_X32Y36 INT 1
		(primitive_site TIEOFF_X32Y36 TIEOFF internal 3)
	)
	(tile 48 89 CLBLM_X32Y36 CLBLM 2
		(primitive_site SLICE_X52Y36 SLICEM internal 50)
		(primitive_site SLICE_X53Y36 SLICEL internal 45)
	)
	(tile 48 90 INT_X33Y36 INT 1
		(primitive_site TIEOFF_X33Y36 TIEOFF internal 3)
	)
	(tile 48 91 CLBLL_X33Y36 CLBLL 2
		(primitive_site SLICE_X54Y36 SLICEL internal 45)
		(primitive_site SLICE_X55Y36 SLICEL internal 45)
	)
	(tile 48 92 INT_X34Y36 INT 1
		(primitive_site TIEOFF_X34Y36 TIEOFF internal 3)
	)
	(tile 48 93 CLBLM_X34Y36 CLBLM 2
		(primitive_site SLICE_X56Y36 SLICEM internal 50)
		(primitive_site SLICE_X57Y36 SLICEL internal 45)
	)
	(tile 48 94 INT_X35Y36 INT 1
		(primitive_site TIEOFF_X35Y36 TIEOFF internal 3)
	)
	(tile 48 95 CLBLL_X35Y36 CLBLL 2
		(primitive_site SLICE_X58Y36 SLICEL internal 45)
		(primitive_site SLICE_X59Y36 SLICEL internal 45)
	)
	(tile 48 96 INT_X36Y36 INT 1
		(primitive_site TIEOFF_X36Y36 TIEOFF internal 3)
	)
	(tile 48 97 PCIE_INT_INTERFACE_X36Y36 PCIE_INT_INTERFACE 0
	)
	(tile 48 98 NULL_X98Y40 NULL 0
	)
	(tile 48 99 CFG_VBRK_X36Y36 CFG_VBRK 0
	)
	(tile 48 100 INT_X37Y36 INT 1
		(primitive_site TIEOFF_X37Y36 TIEOFF internal 3)
	)
	(tile 48 101 GTP_INT_INTERFACE_X37Y36 GTP_INT_INTERFACE 0
	)
	(tile 48 102 R_TERM_INT_X37Y36 R_TERM_INT 0
	)
	(tile 48 103 NULL_X103Y40 NULL 0
	)
	(tile 49 0 LIOB_X0Y35 LIOB 2
		(primitive_site L12 IOBS bonded 7)
		(primitive_site K12 IOBM bonded 7)
	)
	(tile 49 1 L_TERM_INT_X0Y35 L_TERM_INT 0
	)
	(tile 49 2 INT_X0Y35 INT 1
		(primitive_site TIEOFF_X0Y35 TIEOFF internal 3)
	)
	(tile 49 3 INT_INTERFACE_X0Y35 INT_INTERFACE 0
	)
	(tile 49 4 IOI_X0Y35 IOI 6
		(primitive_site OLOGIC_X0Y70 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y70 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y70 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y71 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y71 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y71 ILOGIC internal 24)
	)
	(tile 49 5 INT_X1Y35 INT 1
		(primitive_site TIEOFF_X1Y35 TIEOFF internal 3)
	)
	(tile 49 6 CLBLM_X1Y35 CLBLM 2
		(primitive_site SLICE_X0Y35 SLICEM internal 50)
		(primitive_site SLICE_X1Y35 SLICEL internal 45)
	)
	(tile 49 7 INT_X2Y35 INT 1
		(primitive_site TIEOFF_X2Y35 TIEOFF internal 3)
	)
	(tile 49 8 CLBLL_X2Y35 CLBLL 2
		(primitive_site SLICE_X2Y35 SLICEL internal 45)
		(primitive_site SLICE_X3Y35 SLICEL internal 45)
	)
	(tile 49 9 CFG_VBRK_X2Y35 CFG_VBRK 0
	)
	(tile 49 10 INT_X3Y35 INT 1
		(primitive_site TIEOFF_X3Y35 TIEOFF internal 3)
	)
	(tile 49 11 CLBLM_X3Y35 CLBLM 2
		(primitive_site SLICE_X4Y35 SLICEM internal 50)
		(primitive_site SLICE_X5Y35 SLICEL internal 45)
	)
	(tile 49 12 INT_X4Y35 INT 1
		(primitive_site TIEOFF_X4Y35 TIEOFF internal 3)
	)
	(tile 49 13 CLBLL_X4Y35 CLBLL 2
		(primitive_site SLICE_X6Y35 SLICEL internal 45)
		(primitive_site SLICE_X7Y35 SLICEL internal 45)
	)
	(tile 49 14 INT_X5Y35 INT 1
		(primitive_site TIEOFF_X5Y35 TIEOFF internal 3)
	)
	(tile 49 15 INT_INTERFACE_X5Y35 INT_INTERFACE 0
	)
	(tile 49 16 BRAM_X5Y35 BRAM 1
		(primitive_site RAMB36_X0Y7 RAMBFIFO36 internal 343)
	)
	(tile 49 17 CFG_VBRK_X5Y35 CFG_VBRK 0
	)
	(tile 49 18 INT_X6Y35 INT 1
		(primitive_site TIEOFF_X6Y35 TIEOFF internal 3)
	)
	(tile 49 19 CLBLM_X6Y35 CLBLM 2
		(primitive_site SLICE_X8Y35 SLICEM internal 50)
		(primitive_site SLICE_X9Y35 SLICEL internal 45)
	)
	(tile 49 20 INT_X7Y35 INT 1
		(primitive_site TIEOFF_X7Y35 TIEOFF internal 3)
	)
	(tile 49 21 CLBLM_X7Y35 CLBLM 2
		(primitive_site SLICE_X10Y35 SLICEM internal 50)
		(primitive_site SLICE_X11Y35 SLICEL internal 45)
	)
	(tile 49 22 INT_X8Y35 INT 1
		(primitive_site TIEOFF_X8Y35 TIEOFF internal 3)
	)
	(tile 49 23 INT_INTERFACE_X8Y35 INT_INTERFACE 0
	)
	(tile 49 24 DSP_X8Y35 DSP 2
		(primitive_site DSP48_X0Y14 DSP48E internal 390)
		(primitive_site DSP48_X0Y15 DSP48E internal 390)
	)
	(tile 49 25 CFG_VBRK_X8Y35 CFG_VBRK 0
	)
	(tile 49 26 INT_X9Y35 INT 1
		(primitive_site TIEOFF_X9Y35 TIEOFF internal 3)
	)
	(tile 49 27 CLBLM_X9Y35 CLBLM 2
		(primitive_site SLICE_X12Y35 SLICEM internal 50)
		(primitive_site SLICE_X13Y35 SLICEL internal 45)
	)
	(tile 49 28 INT_X10Y35 INT 1
		(primitive_site TIEOFF_X10Y35 TIEOFF internal 3)
	)
	(tile 49 29 CLBLL_X10Y35 CLBLL 2
		(primitive_site SLICE_X14Y35 SLICEL internal 45)
		(primitive_site SLICE_X15Y35 SLICEL internal 45)
	)
	(tile 49 30 INT_X11Y35 INT 1
		(primitive_site TIEOFF_X11Y35 TIEOFF internal 3)
	)
	(tile 49 31 CLBLM_X11Y35 CLBLM 2
		(primitive_site SLICE_X16Y35 SLICEM internal 50)
		(primitive_site SLICE_X17Y35 SLICEL internal 45)
	)
	(tile 49 32 INT_X12Y35 INT 1
		(primitive_site TIEOFF_X12Y35 TIEOFF internal 3)
	)
	(tile 49 33 CLBLL_X12Y35 CLBLL 2
		(primitive_site SLICE_X18Y35 SLICEL internal 45)
		(primitive_site SLICE_X19Y35 SLICEL internal 45)
	)
	(tile 49 34 CFG_VBRK_X12Y35 CFG_VBRK 0
	)
	(tile 49 35 INT_X13Y35 INT 1
		(primitive_site TIEOFF_X13Y35 TIEOFF internal 3)
	)
	(tile 49 36 CLBLM_X13Y35 CLBLM 2
		(primitive_site SLICE_X20Y35 SLICEM internal 50)
		(primitive_site SLICE_X21Y35 SLICEL internal 45)
	)
	(tile 49 37 INT_X14Y35 INT 1
		(primitive_site TIEOFF_X14Y35 TIEOFF internal 3)
	)
	(tile 49 38 CLBLL_X14Y35 CLBLL 2
		(primitive_site SLICE_X22Y35 SLICEL internal 45)
		(primitive_site SLICE_X23Y35 SLICEL internal 45)
	)
	(tile 49 39 INT_X15Y35 INT 1
		(primitive_site TIEOFF_X15Y35 TIEOFF internal 3)
	)
	(tile 49 40 CLBLM_X15Y35 CLBLM 2
		(primitive_site SLICE_X24Y35 SLICEM internal 50)
		(primitive_site SLICE_X25Y35 SLICEL internal 45)
	)
	(tile 49 41 INT_X16Y35 INT 1
		(primitive_site TIEOFF_X16Y35 TIEOFF internal 3)
	)
	(tile 49 42 CLBLL_X16Y35 CLBLL 2
		(primitive_site SLICE_X26Y35 SLICEL internal 45)
		(primitive_site SLICE_X27Y35 SLICEL internal 45)
	)
	(tile 49 43 CFG_VBRK_X16Y35 CFG_VBRK 0
	)
	(tile 49 44 INT_X17Y35 INT 1
		(primitive_site TIEOFF_X17Y35 TIEOFF internal 3)
	)
	(tile 49 45 INT_INTERFACE_X17Y35 INT_INTERFACE 0
	)
	(tile 49 46 INT_BUFS_L_X17Y35 INT_BUFS_L 0
	)
	(tile 49 47 SITE_FEEDTHRU_X17Y35 SITE_FEEDTHRU 0
	)
	(tile 49 48 NULL_X48Y39 NULL 0
	)
	(tile 49 49 NULL_X49Y39 NULL 0
	)
	(tile 49 50 INT_BUFS_R_X18Y35 INT_BUFS_R 0
	)
	(tile 49 51 INT_X18Y35 INT 1
		(primitive_site TIEOFF_X18Y35 TIEOFF internal 3)
	)
	(tile 49 52 CLBLM_X18Y35 CLBLM 2
		(primitive_site SLICE_X28Y35 SLICEM internal 50)
		(primitive_site SLICE_X29Y35 SLICEL internal 45)
	)
	(tile 49 53 INT_X19Y35 INT 1
		(primitive_site TIEOFF_X19Y35 TIEOFF internal 3)
	)
	(tile 49 54 CLBLL_X19Y35 CLBLL 2
		(primitive_site SLICE_X30Y35 SLICEL internal 45)
		(primitive_site SLICE_X31Y35 SLICEL internal 45)
	)
	(tile 49 55 INT_X20Y35 INT 1
		(primitive_site TIEOFF_X20Y35 TIEOFF internal 3)
	)
	(tile 49 56 CLBLM_X20Y35 CLBLM 2
		(primitive_site SLICE_X32Y35 SLICEM internal 50)
		(primitive_site SLICE_X33Y35 SLICEL internal 45)
	)
	(tile 49 57 INT_X21Y35 INT 1
		(primitive_site TIEOFF_X21Y35 TIEOFF internal 3)
	)
	(tile 49 58 CLBLL_X21Y35 CLBLL 2
		(primitive_site SLICE_X34Y35 SLICEL internal 45)
		(primitive_site SLICE_X35Y35 SLICEL internal 45)
	)
	(tile 49 59 CFG_VBRK_X21Y35 CFG_VBRK 0
	)
	(tile 49 60 INT_X22Y35 INT 1
		(primitive_site TIEOFF_X22Y35 TIEOFF internal 3)
	)
	(tile 49 61 CLBLM_X22Y35 CLBLM 2
		(primitive_site SLICE_X36Y35 SLICEM internal 50)
		(primitive_site SLICE_X37Y35 SLICEL internal 45)
	)
	(tile 49 62 INT_X23Y35 INT 1
		(primitive_site TIEOFF_X23Y35 TIEOFF internal 3)
	)
	(tile 49 63 CLBLL_X23Y35 CLBLL 2
		(primitive_site SLICE_X38Y35 SLICEL internal 45)
		(primitive_site SLICE_X39Y35 SLICEL internal 45)
	)
	(tile 49 64 INT_X24Y35 INT 1
		(primitive_site TIEOFF_X24Y35 TIEOFF internal 3)
	)
	(tile 49 65 CLBLM_X24Y35 CLBLM 2
		(primitive_site SLICE_X40Y35 SLICEM internal 50)
		(primitive_site SLICE_X41Y35 SLICEL internal 45)
	)
	(tile 49 66 INT_X25Y35 INT 1
		(primitive_site TIEOFF_X25Y35 TIEOFF internal 3)
	)
	(tile 49 67 CLBLL_X25Y35 CLBLL 2
		(primitive_site SLICE_X42Y35 SLICEL internal 45)
		(primitive_site SLICE_X43Y35 SLICEL internal 45)
	)
	(tile 49 68 CFG_VBRK_X25Y35 CFG_VBRK 0
	)
	(tile 49 69 INT_X26Y35 INT 1
		(primitive_site TIEOFF_X26Y35 TIEOFF internal 3)
	)
	(tile 49 70 INT_INTERFACE_X26Y35 INT_INTERFACE 0
	)
	(tile 49 71 BRAM_X26Y35 BRAM 1
		(primitive_site RAMB36_X1Y7 RAMBFIFO36 internal 343)
	)
	(tile 49 72 INT_X27Y35 INT 1
		(primitive_site TIEOFF_X27Y35 TIEOFF internal 3)
	)
	(tile 49 73 CLBLM_X27Y35 CLBLM 2
		(primitive_site SLICE_X44Y35 SLICEM internal 50)
		(primitive_site SLICE_X45Y35 SLICEL internal 45)
	)
	(tile 49 74 INT_X28Y35 INT 1
		(primitive_site TIEOFF_X28Y35 TIEOFF internal 3)
	)
	(tile 49 75 CLBLL_X28Y35 CLBLL 2
		(primitive_site SLICE_X46Y35 SLICEL internal 45)
		(primitive_site SLICE_X47Y35 SLICEL internal 45)
	)
	(tile 49 76 INT_X29Y35 INT 1
		(primitive_site TIEOFF_X29Y35 TIEOFF internal 3)
	)
	(tile 49 77 CLBLM_X29Y35 CLBLM 2
		(primitive_site SLICE_X48Y35 SLICEM internal 50)
		(primitive_site SLICE_X49Y35 SLICEL internal 45)
	)
	(tile 49 78 INT_X30Y35 INT 1
		(primitive_site TIEOFF_X30Y35 TIEOFF internal 3)
	)
	(tile 49 79 CLBLL_X30Y35 CLBLL 2
		(primitive_site SLICE_X50Y35 SLICEL internal 45)
		(primitive_site SLICE_X51Y35 SLICEL internal 45)
	)
	(tile 49 80 CFG_VBRK_X30Y35 CFG_VBRK 0
	)
	(tile 49 81 INT_X31Y35 INT 1
		(primitive_site TIEOFF_X31Y35 TIEOFF internal 3)
	)
	(tile 49 82 INT_INTERFACE_X31Y35 INT_INTERFACE 0
	)
	(tile 49 83 INT_BUFS_L_X31Y35 INT_BUFS_L 0
	)
	(tile 49 84 IOI_X31Y35 IOI 6
		(primitive_site OLOGIC_X2Y70 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y70 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y70 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y71 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y71 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y71 ILOGIC internal 24)
	)
	(tile 49 85 RIOB_X31Y35 RIOB 2
		(primitive_site IOB_X2Y70 IOBS unbonded 7)
		(primitive_site IOB_X2Y71 IOBM unbonded 7)
	)
	(tile 49 86 INT_BUFS_R_X32Y35 INT_BUFS_R 0
	)
	(tile 49 87 CFG_VBRK_X32Y35 CFG_VBRK 0
	)
	(tile 49 88 INT_X32Y35 INT 1
		(primitive_site TIEOFF_X32Y35 TIEOFF internal 3)
	)
	(tile 49 89 CLBLM_X32Y35 CLBLM 2
		(primitive_site SLICE_X52Y35 SLICEM internal 50)
		(primitive_site SLICE_X53Y35 SLICEL internal 45)
	)
	(tile 49 90 INT_X33Y35 INT 1
		(primitive_site TIEOFF_X33Y35 TIEOFF internal 3)
	)
	(tile 49 91 CLBLL_X33Y35 CLBLL 2
		(primitive_site SLICE_X54Y35 SLICEL internal 45)
		(primitive_site SLICE_X55Y35 SLICEL internal 45)
	)
	(tile 49 92 INT_X34Y35 INT 1
		(primitive_site TIEOFF_X34Y35 TIEOFF internal 3)
	)
	(tile 49 93 CLBLM_X34Y35 CLBLM 2
		(primitive_site SLICE_X56Y35 SLICEM internal 50)
		(primitive_site SLICE_X57Y35 SLICEL internal 45)
	)
	(tile 49 94 INT_X35Y35 INT 1
		(primitive_site TIEOFF_X35Y35 TIEOFF internal 3)
	)
	(tile 49 95 CLBLL_X35Y35 CLBLL 2
		(primitive_site SLICE_X58Y35 SLICEL internal 45)
		(primitive_site SLICE_X59Y35 SLICEL internal 45)
	)
	(tile 49 96 INT_X36Y35 INT 1
		(primitive_site TIEOFF_X36Y35 TIEOFF internal 3)
	)
	(tile 49 97 PCIE_INT_INTERFACE_X36Y35 PCIE_INT_INTERFACE 0
	)
	(tile 49 98 NULL_X98Y39 NULL 0
	)
	(tile 49 99 CFG_VBRK_X36Y35 CFG_VBRK 0
	)
	(tile 49 100 INT_X37Y35 INT 1
		(primitive_site TIEOFF_X37Y35 TIEOFF internal 3)
	)
	(tile 49 101 GTP_INT_INTERFACE_X37Y35 GTP_INT_INTERFACE 0
	)
	(tile 49 102 R_TERM_INT_X37Y35 R_TERM_INT 0
	)
	(tile 49 103 NULL_X103Y39 NULL 0
	)
	(tile 50 0 LIOB_X0Y34 LIOB 2
		(primitive_site K17 IOBS bonded 7)
		(primitive_site J17 IOBM bonded 7)
	)
	(tile 50 1 L_TERM_INT_X0Y34 L_TERM_INT 0
	)
	(tile 50 2 INT_X0Y34 INT 1
		(primitive_site TIEOFF_X0Y34 TIEOFF internal 3)
	)
	(tile 50 3 INT_INTERFACE_X0Y34 INT_INTERFACE 0
	)
	(tile 50 4 IOI_X0Y34 IOI 6
		(primitive_site OLOGIC_X0Y68 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y68 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y68 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y69 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y69 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y69 ILOGIC internal 24)
	)
	(tile 50 5 INT_X1Y34 INT 1
		(primitive_site TIEOFF_X1Y34 TIEOFF internal 3)
	)
	(tile 50 6 CLBLM_X1Y34 CLBLM 2
		(primitive_site SLICE_X0Y34 SLICEM internal 50)
		(primitive_site SLICE_X1Y34 SLICEL internal 45)
	)
	(tile 50 7 INT_X2Y34 INT 1
		(primitive_site TIEOFF_X2Y34 TIEOFF internal 3)
	)
	(tile 50 8 CLBLL_X2Y34 CLBLL 2
		(primitive_site SLICE_X2Y34 SLICEL internal 45)
		(primitive_site SLICE_X3Y34 SLICEL internal 45)
	)
	(tile 50 9 CFG_VBRK_X2Y34 CFG_VBRK 0
	)
	(tile 50 10 INT_X3Y34 INT 1
		(primitive_site TIEOFF_X3Y34 TIEOFF internal 3)
	)
	(tile 50 11 CLBLM_X3Y34 CLBLM 2
		(primitive_site SLICE_X4Y34 SLICEM internal 50)
		(primitive_site SLICE_X5Y34 SLICEL internal 45)
	)
	(tile 50 12 INT_X4Y34 INT 1
		(primitive_site TIEOFF_X4Y34 TIEOFF internal 3)
	)
	(tile 50 13 CLBLL_X4Y34 CLBLL 2
		(primitive_site SLICE_X6Y34 SLICEL internal 45)
		(primitive_site SLICE_X7Y34 SLICEL internal 45)
	)
	(tile 50 14 INT_X5Y34 INT 1
		(primitive_site TIEOFF_X5Y34 TIEOFF internal 3)
	)
	(tile 50 15 INT_INTERFACE_X5Y34 INT_INTERFACE 0
	)
	(tile 50 16 NULL_X16Y38 NULL 0
	)
	(tile 50 17 CFG_VBRK_X5Y34 CFG_VBRK 0
	)
	(tile 50 18 INT_X6Y34 INT 1
		(primitive_site TIEOFF_X6Y34 TIEOFF internal 3)
	)
	(tile 50 19 CLBLM_X6Y34 CLBLM 2
		(primitive_site SLICE_X8Y34 SLICEM internal 50)
		(primitive_site SLICE_X9Y34 SLICEL internal 45)
	)
	(tile 50 20 INT_X7Y34 INT 1
		(primitive_site TIEOFF_X7Y34 TIEOFF internal 3)
	)
	(tile 50 21 CLBLM_X7Y34 CLBLM 2
		(primitive_site SLICE_X10Y34 SLICEM internal 50)
		(primitive_site SLICE_X11Y34 SLICEL internal 45)
	)
	(tile 50 22 INT_X8Y34 INT 1
		(primitive_site TIEOFF_X8Y34 TIEOFF internal 3)
	)
	(tile 50 23 INT_INTERFACE_X8Y34 INT_INTERFACE 0
	)
	(tile 50 24 NULL_X24Y38 NULL 0
	)
	(tile 50 25 CFG_VBRK_X8Y34 CFG_VBRK 0
	)
	(tile 50 26 INT_X9Y34 INT 1
		(primitive_site TIEOFF_X9Y34 TIEOFF internal 3)
	)
	(tile 50 27 CLBLM_X9Y34 CLBLM 2
		(primitive_site SLICE_X12Y34 SLICEM internal 50)
		(primitive_site SLICE_X13Y34 SLICEL internal 45)
	)
	(tile 50 28 INT_X10Y34 INT 1
		(primitive_site TIEOFF_X10Y34 TIEOFF internal 3)
	)
	(tile 50 29 CLBLL_X10Y34 CLBLL 2
		(primitive_site SLICE_X14Y34 SLICEL internal 45)
		(primitive_site SLICE_X15Y34 SLICEL internal 45)
	)
	(tile 50 30 INT_X11Y34 INT 1
		(primitive_site TIEOFF_X11Y34 TIEOFF internal 3)
	)
	(tile 50 31 CLBLM_X11Y34 CLBLM 2
		(primitive_site SLICE_X16Y34 SLICEM internal 50)
		(primitive_site SLICE_X17Y34 SLICEL internal 45)
	)
	(tile 50 32 INT_X12Y34 INT 1
		(primitive_site TIEOFF_X12Y34 TIEOFF internal 3)
	)
	(tile 50 33 CLBLL_X12Y34 CLBLL 2
		(primitive_site SLICE_X18Y34 SLICEL internal 45)
		(primitive_site SLICE_X19Y34 SLICEL internal 45)
	)
	(tile 50 34 CFG_VBRK_X12Y34 CFG_VBRK 0
	)
	(tile 50 35 INT_X13Y34 INT 1
		(primitive_site TIEOFF_X13Y34 TIEOFF internal 3)
	)
	(tile 50 36 CLBLM_X13Y34 CLBLM 2
		(primitive_site SLICE_X20Y34 SLICEM internal 50)
		(primitive_site SLICE_X21Y34 SLICEL internal 45)
	)
	(tile 50 37 INT_X14Y34 INT 1
		(primitive_site TIEOFF_X14Y34 TIEOFF internal 3)
	)
	(tile 50 38 CLBLL_X14Y34 CLBLL 2
		(primitive_site SLICE_X22Y34 SLICEL internal 45)
		(primitive_site SLICE_X23Y34 SLICEL internal 45)
	)
	(tile 50 39 INT_X15Y34 INT 1
		(primitive_site TIEOFF_X15Y34 TIEOFF internal 3)
	)
	(tile 50 40 CLBLM_X15Y34 CLBLM 2
		(primitive_site SLICE_X24Y34 SLICEM internal 50)
		(primitive_site SLICE_X25Y34 SLICEL internal 45)
	)
	(tile 50 41 INT_X16Y34 INT 1
		(primitive_site TIEOFF_X16Y34 TIEOFF internal 3)
	)
	(tile 50 42 CLBLL_X16Y34 CLBLL 2
		(primitive_site SLICE_X26Y34 SLICEL internal 45)
		(primitive_site SLICE_X27Y34 SLICEL internal 45)
	)
	(tile 50 43 CFG_VBRK_X16Y34 CFG_VBRK 0
	)
	(tile 50 44 INT_X17Y34 INT 1
		(primitive_site TIEOFF_X17Y34 TIEOFF internal 3)
	)
	(tile 50 45 INT_INTERFACE_X17Y34 INT_INTERFACE 0
	)
	(tile 50 46 INT_BUFS_L_X17Y34 INT_BUFS_L 0
	)
	(tile 50 47 SITE_FEEDTHRU_X17Y34 SITE_FEEDTHRU 0
	)
	(tile 50 48 NULL_X48Y38 NULL 0
	)
	(tile 50 49 NULL_X49Y38 NULL 0
	)
	(tile 50 50 INT_BUFS_R_X18Y34 INT_BUFS_R 0
	)
	(tile 50 51 INT_X18Y34 INT 1
		(primitive_site TIEOFF_X18Y34 TIEOFF internal 3)
	)
	(tile 50 52 CLBLM_X18Y34 CLBLM 2
		(primitive_site SLICE_X28Y34 SLICEM internal 50)
		(primitive_site SLICE_X29Y34 SLICEL internal 45)
	)
	(tile 50 53 INT_X19Y34 INT 1
		(primitive_site TIEOFF_X19Y34 TIEOFF internal 3)
	)
	(tile 50 54 CLBLL_X19Y34 CLBLL 2
		(primitive_site SLICE_X30Y34 SLICEL internal 45)
		(primitive_site SLICE_X31Y34 SLICEL internal 45)
	)
	(tile 50 55 INT_X20Y34 INT 1
		(primitive_site TIEOFF_X20Y34 TIEOFF internal 3)
	)
	(tile 50 56 CLBLM_X20Y34 CLBLM 2
		(primitive_site SLICE_X32Y34 SLICEM internal 50)
		(primitive_site SLICE_X33Y34 SLICEL internal 45)
	)
	(tile 50 57 INT_X21Y34 INT 1
		(primitive_site TIEOFF_X21Y34 TIEOFF internal 3)
	)
	(tile 50 58 CLBLL_X21Y34 CLBLL 2
		(primitive_site SLICE_X34Y34 SLICEL internal 45)
		(primitive_site SLICE_X35Y34 SLICEL internal 45)
	)
	(tile 50 59 CFG_VBRK_X21Y34 CFG_VBRK 0
	)
	(tile 50 60 INT_X22Y34 INT 1
		(primitive_site TIEOFF_X22Y34 TIEOFF internal 3)
	)
	(tile 50 61 CLBLM_X22Y34 CLBLM 2
		(primitive_site SLICE_X36Y34 SLICEM internal 50)
		(primitive_site SLICE_X37Y34 SLICEL internal 45)
	)
	(tile 50 62 INT_X23Y34 INT 1
		(primitive_site TIEOFF_X23Y34 TIEOFF internal 3)
	)
	(tile 50 63 CLBLL_X23Y34 CLBLL 2
		(primitive_site SLICE_X38Y34 SLICEL internal 45)
		(primitive_site SLICE_X39Y34 SLICEL internal 45)
	)
	(tile 50 64 INT_X24Y34 INT 1
		(primitive_site TIEOFF_X24Y34 TIEOFF internal 3)
	)
	(tile 50 65 CLBLM_X24Y34 CLBLM 2
		(primitive_site SLICE_X40Y34 SLICEM internal 50)
		(primitive_site SLICE_X41Y34 SLICEL internal 45)
	)
	(tile 50 66 INT_X25Y34 INT 1
		(primitive_site TIEOFF_X25Y34 TIEOFF internal 3)
	)
	(tile 50 67 CLBLL_X25Y34 CLBLL 2
		(primitive_site SLICE_X42Y34 SLICEL internal 45)
		(primitive_site SLICE_X43Y34 SLICEL internal 45)
	)
	(tile 50 68 CFG_VBRK_X25Y34 CFG_VBRK 0
	)
	(tile 50 69 INT_X26Y34 INT 1
		(primitive_site TIEOFF_X26Y34 TIEOFF internal 3)
	)
	(tile 50 70 INT_INTERFACE_X26Y34 INT_INTERFACE 0
	)
	(tile 50 71 NULL_X71Y38 NULL 0
	)
	(tile 50 72 INT_X27Y34 INT 1
		(primitive_site TIEOFF_X27Y34 TIEOFF internal 3)
	)
	(tile 50 73 CLBLM_X27Y34 CLBLM 2
		(primitive_site SLICE_X44Y34 SLICEM internal 50)
		(primitive_site SLICE_X45Y34 SLICEL internal 45)
	)
	(tile 50 74 INT_X28Y34 INT 1
		(primitive_site TIEOFF_X28Y34 TIEOFF internal 3)
	)
	(tile 50 75 CLBLL_X28Y34 CLBLL 2
		(primitive_site SLICE_X46Y34 SLICEL internal 45)
		(primitive_site SLICE_X47Y34 SLICEL internal 45)
	)
	(tile 50 76 INT_X29Y34 INT 1
		(primitive_site TIEOFF_X29Y34 TIEOFF internal 3)
	)
	(tile 50 77 CLBLM_X29Y34 CLBLM 2
		(primitive_site SLICE_X48Y34 SLICEM internal 50)
		(primitive_site SLICE_X49Y34 SLICEL internal 45)
	)
	(tile 50 78 INT_X30Y34 INT 1
		(primitive_site TIEOFF_X30Y34 TIEOFF internal 3)
	)
	(tile 50 79 CLBLL_X30Y34 CLBLL 2
		(primitive_site SLICE_X50Y34 SLICEL internal 45)
		(primitive_site SLICE_X51Y34 SLICEL internal 45)
	)
	(tile 50 80 CFG_VBRK_X30Y34 CFG_VBRK 0
	)
	(tile 50 81 INT_X31Y34 INT 1
		(primitive_site TIEOFF_X31Y34 TIEOFF internal 3)
	)
	(tile 50 82 INT_INTERFACE_X31Y34 INT_INTERFACE 0
	)
	(tile 50 83 INT_BUFS_L_X31Y34 INT_BUFS_L 0
	)
	(tile 50 84 IOI_X31Y34 IOI 6
		(primitive_site OLOGIC_X2Y68 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y68 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y68 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y69 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y69 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y69 ILOGIC internal 24)
	)
	(tile 50 85 RIOB_X31Y34 RIOB 2
		(primitive_site IOB_X2Y68 IOBS unbonded 7)
		(primitive_site IOB_X2Y69 IOBM unbonded 7)
	)
	(tile 50 86 INT_BUFS_R_X32Y34 INT_BUFS_R 0
	)
	(tile 50 87 CFG_VBRK_X32Y34 CFG_VBRK 0
	)
	(tile 50 88 INT_X32Y34 INT 1
		(primitive_site TIEOFF_X32Y34 TIEOFF internal 3)
	)
	(tile 50 89 CLBLM_X32Y34 CLBLM 2
		(primitive_site SLICE_X52Y34 SLICEM internal 50)
		(primitive_site SLICE_X53Y34 SLICEL internal 45)
	)
	(tile 50 90 INT_X33Y34 INT 1
		(primitive_site TIEOFF_X33Y34 TIEOFF internal 3)
	)
	(tile 50 91 CLBLL_X33Y34 CLBLL 2
		(primitive_site SLICE_X54Y34 SLICEL internal 45)
		(primitive_site SLICE_X55Y34 SLICEL internal 45)
	)
	(tile 50 92 INT_X34Y34 INT 1
		(primitive_site TIEOFF_X34Y34 TIEOFF internal 3)
	)
	(tile 50 93 CLBLM_X34Y34 CLBLM 2
		(primitive_site SLICE_X56Y34 SLICEM internal 50)
		(primitive_site SLICE_X57Y34 SLICEL internal 45)
	)
	(tile 50 94 INT_X35Y34 INT 1
		(primitive_site TIEOFF_X35Y34 TIEOFF internal 3)
	)
	(tile 50 95 CLBLL_X35Y34 CLBLL 2
		(primitive_site SLICE_X58Y34 SLICEL internal 45)
		(primitive_site SLICE_X59Y34 SLICEL internal 45)
	)
	(tile 50 96 INT_X36Y34 INT 1
		(primitive_site TIEOFF_X36Y34 TIEOFF internal 3)
	)
	(tile 50 97 PCIE_INT_INTERFACE_X36Y34 PCIE_INT_INTERFACE 0
	)
	(tile 50 98 NULL_X98Y38 NULL 0
	)
	(tile 50 99 CFG_VBRK_X36Y34 CFG_VBRK 0
	)
	(tile 50 100 INT_X37Y34 INT 1
		(primitive_site TIEOFF_X37Y34 TIEOFF internal 3)
	)
	(tile 50 101 GTP_INT_INTERFACE_X37Y34 GTP_INT_INTERFACE 0
	)
	(tile 50 102 R_TERM_INT_X37Y34 R_TERM_INT 0
	)
	(tile 50 103 NULL_X103Y38 NULL 0
	)
	(tile 51 0 LIOB_X0Y33 LIOB 2
		(primitive_site H16 IOBS bonded 7)
		(primitive_site H15 IOBM bonded 7)
	)
	(tile 51 1 L_TERM_INT_X0Y33 L_TERM_INT 0
	)
	(tile 51 2 INT_X0Y33 INT 1
		(primitive_site TIEOFF_X0Y33 TIEOFF internal 3)
	)
	(tile 51 3 INT_INTERFACE_X0Y33 INT_INTERFACE 0
	)
	(tile 51 4 IOI_X0Y33 IOI 6
		(primitive_site OLOGIC_X0Y66 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y66 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y66 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y67 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y67 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y67 ILOGIC internal 24)
	)
	(tile 51 5 INT_X1Y33 INT 1
		(primitive_site TIEOFF_X1Y33 TIEOFF internal 3)
	)
	(tile 51 6 CLBLM_X1Y33 CLBLM 2
		(primitive_site SLICE_X0Y33 SLICEM internal 50)
		(primitive_site SLICE_X1Y33 SLICEL internal 45)
	)
	(tile 51 7 INT_X2Y33 INT 1
		(primitive_site TIEOFF_X2Y33 TIEOFF internal 3)
	)
	(tile 51 8 CLBLL_X2Y33 CLBLL 2
		(primitive_site SLICE_X2Y33 SLICEL internal 45)
		(primitive_site SLICE_X3Y33 SLICEL internal 45)
	)
	(tile 51 9 CFG_VBRK_X2Y33 CFG_VBRK 0
	)
	(tile 51 10 INT_X3Y33 INT 1
		(primitive_site TIEOFF_X3Y33 TIEOFF internal 3)
	)
	(tile 51 11 CLBLM_X3Y33 CLBLM 2
		(primitive_site SLICE_X4Y33 SLICEM internal 50)
		(primitive_site SLICE_X5Y33 SLICEL internal 45)
	)
	(tile 51 12 INT_X4Y33 INT 1
		(primitive_site TIEOFF_X4Y33 TIEOFF internal 3)
	)
	(tile 51 13 CLBLL_X4Y33 CLBLL 2
		(primitive_site SLICE_X6Y33 SLICEL internal 45)
		(primitive_site SLICE_X7Y33 SLICEL internal 45)
	)
	(tile 51 14 INT_X5Y33 INT 1
		(primitive_site TIEOFF_X5Y33 TIEOFF internal 3)
	)
	(tile 51 15 INT_INTERFACE_X5Y33 INT_INTERFACE 0
	)
	(tile 51 16 NULL_X16Y37 NULL 0
	)
	(tile 51 17 CFG_VBRK_X5Y33 CFG_VBRK 0
	)
	(tile 51 18 INT_X6Y33 INT 1
		(primitive_site TIEOFF_X6Y33 TIEOFF internal 3)
	)
	(tile 51 19 CLBLM_X6Y33 CLBLM 2
		(primitive_site SLICE_X8Y33 SLICEM internal 50)
		(primitive_site SLICE_X9Y33 SLICEL internal 45)
	)
	(tile 51 20 INT_X7Y33 INT 1
		(primitive_site TIEOFF_X7Y33 TIEOFF internal 3)
	)
	(tile 51 21 CLBLM_X7Y33 CLBLM 2
		(primitive_site SLICE_X10Y33 SLICEM internal 50)
		(primitive_site SLICE_X11Y33 SLICEL internal 45)
	)
	(tile 51 22 INT_X8Y33 INT 1
		(primitive_site TIEOFF_X8Y33 TIEOFF internal 3)
	)
	(tile 51 23 INT_INTERFACE_X8Y33 INT_INTERFACE 0
	)
	(tile 51 24 NULL_X24Y37 NULL 0
	)
	(tile 51 25 CFG_VBRK_X8Y33 CFG_VBRK 0
	)
	(tile 51 26 INT_X9Y33 INT 1
		(primitive_site TIEOFF_X9Y33 TIEOFF internal 3)
	)
	(tile 51 27 CLBLM_X9Y33 CLBLM 2
		(primitive_site SLICE_X12Y33 SLICEM internal 50)
		(primitive_site SLICE_X13Y33 SLICEL internal 45)
	)
	(tile 51 28 INT_X10Y33 INT 1
		(primitive_site TIEOFF_X10Y33 TIEOFF internal 3)
	)
	(tile 51 29 CLBLL_X10Y33 CLBLL 2
		(primitive_site SLICE_X14Y33 SLICEL internal 45)
		(primitive_site SLICE_X15Y33 SLICEL internal 45)
	)
	(tile 51 30 INT_X11Y33 INT 1
		(primitive_site TIEOFF_X11Y33 TIEOFF internal 3)
	)
	(tile 51 31 CLBLM_X11Y33 CLBLM 2
		(primitive_site SLICE_X16Y33 SLICEM internal 50)
		(primitive_site SLICE_X17Y33 SLICEL internal 45)
	)
	(tile 51 32 INT_X12Y33 INT 1
		(primitive_site TIEOFF_X12Y33 TIEOFF internal 3)
	)
	(tile 51 33 CLBLL_X12Y33 CLBLL 2
		(primitive_site SLICE_X18Y33 SLICEL internal 45)
		(primitive_site SLICE_X19Y33 SLICEL internal 45)
	)
	(tile 51 34 CFG_VBRK_X12Y33 CFG_VBRK 0
	)
	(tile 51 35 INT_X13Y33 INT 1
		(primitive_site TIEOFF_X13Y33 TIEOFF internal 3)
	)
	(tile 51 36 CLBLM_X13Y33 CLBLM 2
		(primitive_site SLICE_X20Y33 SLICEM internal 50)
		(primitive_site SLICE_X21Y33 SLICEL internal 45)
	)
	(tile 51 37 INT_X14Y33 INT 1
		(primitive_site TIEOFF_X14Y33 TIEOFF internal 3)
	)
	(tile 51 38 CLBLL_X14Y33 CLBLL 2
		(primitive_site SLICE_X22Y33 SLICEL internal 45)
		(primitive_site SLICE_X23Y33 SLICEL internal 45)
	)
	(tile 51 39 INT_X15Y33 INT 1
		(primitive_site TIEOFF_X15Y33 TIEOFF internal 3)
	)
	(tile 51 40 CLBLM_X15Y33 CLBLM 2
		(primitive_site SLICE_X24Y33 SLICEM internal 50)
		(primitive_site SLICE_X25Y33 SLICEL internal 45)
	)
	(tile 51 41 INT_X16Y33 INT 1
		(primitive_site TIEOFF_X16Y33 TIEOFF internal 3)
	)
	(tile 51 42 CLBLL_X16Y33 CLBLL 2
		(primitive_site SLICE_X26Y33 SLICEL internal 45)
		(primitive_site SLICE_X27Y33 SLICEL internal 45)
	)
	(tile 51 43 CFG_VBRK_X16Y33 CFG_VBRK 0
	)
	(tile 51 44 INT_X17Y33 INT 1
		(primitive_site TIEOFF_X17Y33 TIEOFF internal 3)
	)
	(tile 51 45 INT_INTERFACE_X17Y33 INT_INTERFACE 0
	)
	(tile 51 46 INT_BUFS_L_X17Y33 INT_BUFS_L 0
	)
	(tile 51 47 SITE_FEEDTHRU_X17Y33 SITE_FEEDTHRU 0
	)
	(tile 51 48 NULL_X48Y37 NULL 0
	)
	(tile 51 49 NULL_X49Y37 NULL 0
	)
	(tile 51 50 INT_BUFS_R_X18Y33 INT_BUFS_R 0
	)
	(tile 51 51 INT_X18Y33 INT 1
		(primitive_site TIEOFF_X18Y33 TIEOFF internal 3)
	)
	(tile 51 52 CLBLM_X18Y33 CLBLM 2
		(primitive_site SLICE_X28Y33 SLICEM internal 50)
		(primitive_site SLICE_X29Y33 SLICEL internal 45)
	)
	(tile 51 53 INT_X19Y33 INT 1
		(primitive_site TIEOFF_X19Y33 TIEOFF internal 3)
	)
	(tile 51 54 CLBLL_X19Y33 CLBLL 2
		(primitive_site SLICE_X30Y33 SLICEL internal 45)
		(primitive_site SLICE_X31Y33 SLICEL internal 45)
	)
	(tile 51 55 INT_X20Y33 INT 1
		(primitive_site TIEOFF_X20Y33 TIEOFF internal 3)
	)
	(tile 51 56 CLBLM_X20Y33 CLBLM 2
		(primitive_site SLICE_X32Y33 SLICEM internal 50)
		(primitive_site SLICE_X33Y33 SLICEL internal 45)
	)
	(tile 51 57 INT_X21Y33 INT 1
		(primitive_site TIEOFF_X21Y33 TIEOFF internal 3)
	)
	(tile 51 58 CLBLL_X21Y33 CLBLL 2
		(primitive_site SLICE_X34Y33 SLICEL internal 45)
		(primitive_site SLICE_X35Y33 SLICEL internal 45)
	)
	(tile 51 59 CFG_VBRK_X21Y33 CFG_VBRK 0
	)
	(tile 51 60 INT_X22Y33 INT 1
		(primitive_site TIEOFF_X22Y33 TIEOFF internal 3)
	)
	(tile 51 61 CLBLM_X22Y33 CLBLM 2
		(primitive_site SLICE_X36Y33 SLICEM internal 50)
		(primitive_site SLICE_X37Y33 SLICEL internal 45)
	)
	(tile 51 62 INT_X23Y33 INT 1
		(primitive_site TIEOFF_X23Y33 TIEOFF internal 3)
	)
	(tile 51 63 CLBLL_X23Y33 CLBLL 2
		(primitive_site SLICE_X38Y33 SLICEL internal 45)
		(primitive_site SLICE_X39Y33 SLICEL internal 45)
	)
	(tile 51 64 INT_X24Y33 INT 1
		(primitive_site TIEOFF_X24Y33 TIEOFF internal 3)
	)
	(tile 51 65 CLBLM_X24Y33 CLBLM 2
		(primitive_site SLICE_X40Y33 SLICEM internal 50)
		(primitive_site SLICE_X41Y33 SLICEL internal 45)
	)
	(tile 51 66 INT_X25Y33 INT 1
		(primitive_site TIEOFF_X25Y33 TIEOFF internal 3)
	)
	(tile 51 67 CLBLL_X25Y33 CLBLL 2
		(primitive_site SLICE_X42Y33 SLICEL internal 45)
		(primitive_site SLICE_X43Y33 SLICEL internal 45)
	)
	(tile 51 68 CFG_VBRK_X25Y33 CFG_VBRK 0
	)
	(tile 51 69 INT_X26Y33 INT 1
		(primitive_site TIEOFF_X26Y33 TIEOFF internal 3)
	)
	(tile 51 70 INT_INTERFACE_X26Y33 INT_INTERFACE 0
	)
	(tile 51 71 NULL_X71Y37 NULL 0
	)
	(tile 51 72 INT_X27Y33 INT 1
		(primitive_site TIEOFF_X27Y33 TIEOFF internal 3)
	)
	(tile 51 73 CLBLM_X27Y33 CLBLM 2
		(primitive_site SLICE_X44Y33 SLICEM internal 50)
		(primitive_site SLICE_X45Y33 SLICEL internal 45)
	)
	(tile 51 74 INT_X28Y33 INT 1
		(primitive_site TIEOFF_X28Y33 TIEOFF internal 3)
	)
	(tile 51 75 CLBLL_X28Y33 CLBLL 2
		(primitive_site SLICE_X46Y33 SLICEL internal 45)
		(primitive_site SLICE_X47Y33 SLICEL internal 45)
	)
	(tile 51 76 INT_X29Y33 INT 1
		(primitive_site TIEOFF_X29Y33 TIEOFF internal 3)
	)
	(tile 51 77 CLBLM_X29Y33 CLBLM 2
		(primitive_site SLICE_X48Y33 SLICEM internal 50)
		(primitive_site SLICE_X49Y33 SLICEL internal 45)
	)
	(tile 51 78 INT_X30Y33 INT 1
		(primitive_site TIEOFF_X30Y33 TIEOFF internal 3)
	)
	(tile 51 79 CLBLL_X30Y33 CLBLL 2
		(primitive_site SLICE_X50Y33 SLICEL internal 45)
		(primitive_site SLICE_X51Y33 SLICEL internal 45)
	)
	(tile 51 80 CFG_VBRK_X30Y33 CFG_VBRK 0
	)
	(tile 51 81 INT_X31Y33 INT 1
		(primitive_site TIEOFF_X31Y33 TIEOFF internal 3)
	)
	(tile 51 82 INT_INTERFACE_X31Y33 INT_INTERFACE 0
	)
	(tile 51 83 INT_BUFS_L_X31Y33 INT_BUFS_L 0
	)
	(tile 51 84 IOI_X31Y33 IOI 6
		(primitive_site OLOGIC_X2Y66 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y66 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y66 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y67 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y67 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y67 ILOGIC internal 24)
	)
	(tile 51 85 RIOB_X31Y33 RIOB 2
		(primitive_site IOB_X2Y66 IOBS unbonded 7)
		(primitive_site IOB_X2Y67 IOBM unbonded 7)
	)
	(tile 51 86 INT_BUFS_R_X32Y33 INT_BUFS_R 0
	)
	(tile 51 87 CFG_VBRK_X32Y33 CFG_VBRK 0
	)
	(tile 51 88 INT_X32Y33 INT 1
		(primitive_site TIEOFF_X32Y33 TIEOFF internal 3)
	)
	(tile 51 89 CLBLM_X32Y33 CLBLM 2
		(primitive_site SLICE_X52Y33 SLICEM internal 50)
		(primitive_site SLICE_X53Y33 SLICEL internal 45)
	)
	(tile 51 90 INT_X33Y33 INT 1
		(primitive_site TIEOFF_X33Y33 TIEOFF internal 3)
	)
	(tile 51 91 CLBLL_X33Y33 CLBLL 2
		(primitive_site SLICE_X54Y33 SLICEL internal 45)
		(primitive_site SLICE_X55Y33 SLICEL internal 45)
	)
	(tile 51 92 INT_X34Y33 INT 1
		(primitive_site TIEOFF_X34Y33 TIEOFF internal 3)
	)
	(tile 51 93 CLBLM_X34Y33 CLBLM 2
		(primitive_site SLICE_X56Y33 SLICEM internal 50)
		(primitive_site SLICE_X57Y33 SLICEL internal 45)
	)
	(tile 51 94 INT_X35Y33 INT 1
		(primitive_site TIEOFF_X35Y33 TIEOFF internal 3)
	)
	(tile 51 95 CLBLL_X35Y33 CLBLL 2
		(primitive_site SLICE_X58Y33 SLICEL internal 45)
		(primitive_site SLICE_X59Y33 SLICEL internal 45)
	)
	(tile 51 96 INT_X36Y33 INT 1
		(primitive_site TIEOFF_X36Y33 TIEOFF internal 3)
	)
	(tile 51 97 PCIE_INT_INTERFACE_X36Y33 PCIE_INT_INTERFACE 0
	)
	(tile 51 98 NULL_X98Y37 NULL 0
	)
	(tile 51 99 CFG_VBRK_X36Y33 CFG_VBRK 0
	)
	(tile 51 100 INT_X37Y33 INT 1
		(primitive_site TIEOFF_X37Y33 TIEOFF internal 3)
	)
	(tile 51 101 GTP_INT_INTERFACE_X37Y33 GTP_INT_INTERFACE 0
	)
	(tile 51 102 R_TERM_INT_X37Y33 R_TERM_INT 0
	)
	(tile 51 103 NULL_X103Y37 NULL 0
	)
	(tile 52 0 LIOB_X0Y32 LIOB 2
		(primitive_site L17 IOBS bonded 7)
		(primitive_site L18 IOBM bonded 7)
	)
	(tile 52 1 L_TERM_INT_X0Y32 L_TERM_INT 0
	)
	(tile 52 2 INT_X0Y32 INT 1
		(primitive_site TIEOFF_X0Y32 TIEOFF internal 3)
	)
	(tile 52 3 INT_INTERFACE_X0Y32 INT_INTERFACE 0
	)
	(tile 52 4 IOI_X0Y32 IOI 6
		(primitive_site OLOGIC_X0Y64 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y64 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y64 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y65 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y65 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y65 ILOGIC internal 24)
	)
	(tile 52 5 INT_X1Y32 INT 1
		(primitive_site TIEOFF_X1Y32 TIEOFF internal 3)
	)
	(tile 52 6 CLBLM_X1Y32 CLBLM 2
		(primitive_site SLICE_X0Y32 SLICEM internal 50)
		(primitive_site SLICE_X1Y32 SLICEL internal 45)
	)
	(tile 52 7 INT_X2Y32 INT 1
		(primitive_site TIEOFF_X2Y32 TIEOFF internal 3)
	)
	(tile 52 8 CLBLL_X2Y32 CLBLL 2
		(primitive_site SLICE_X2Y32 SLICEL internal 45)
		(primitive_site SLICE_X3Y32 SLICEL internal 45)
	)
	(tile 52 9 CFG_VBRK_X2Y32 CFG_VBRK 0
	)
	(tile 52 10 INT_X3Y32 INT 1
		(primitive_site TIEOFF_X3Y32 TIEOFF internal 3)
	)
	(tile 52 11 CLBLM_X3Y32 CLBLM 2
		(primitive_site SLICE_X4Y32 SLICEM internal 50)
		(primitive_site SLICE_X5Y32 SLICEL internal 45)
	)
	(tile 52 12 INT_X4Y32 INT 1
		(primitive_site TIEOFF_X4Y32 TIEOFF internal 3)
	)
	(tile 52 13 CLBLL_X4Y32 CLBLL 2
		(primitive_site SLICE_X6Y32 SLICEL internal 45)
		(primitive_site SLICE_X7Y32 SLICEL internal 45)
	)
	(tile 52 14 INT_X5Y32 INT 1
		(primitive_site TIEOFF_X5Y32 TIEOFF internal 3)
	)
	(tile 52 15 INT_INTERFACE_X5Y32 INT_INTERFACE 0
	)
	(tile 52 16 NULL_X16Y36 NULL 0
	)
	(tile 52 17 CFG_VBRK_X5Y32 CFG_VBRK 0
	)
	(tile 52 18 INT_X6Y32 INT 1
		(primitive_site TIEOFF_X6Y32 TIEOFF internal 3)
	)
	(tile 52 19 CLBLM_X6Y32 CLBLM 2
		(primitive_site SLICE_X8Y32 SLICEM internal 50)
		(primitive_site SLICE_X9Y32 SLICEL internal 45)
	)
	(tile 52 20 INT_X7Y32 INT 1
		(primitive_site TIEOFF_X7Y32 TIEOFF internal 3)
	)
	(tile 52 21 CLBLM_X7Y32 CLBLM 2
		(primitive_site SLICE_X10Y32 SLICEM internal 50)
		(primitive_site SLICE_X11Y32 SLICEL internal 45)
	)
	(tile 52 22 INT_X8Y32 INT 1
		(primitive_site TIEOFF_X8Y32 TIEOFF internal 3)
	)
	(tile 52 23 INT_INTERFACE_X8Y32 INT_INTERFACE 0
	)
	(tile 52 24 NULL_X24Y36 NULL 0
	)
	(tile 52 25 CFG_VBRK_X8Y32 CFG_VBRK 0
	)
	(tile 52 26 INT_X9Y32 INT 1
		(primitive_site TIEOFF_X9Y32 TIEOFF internal 3)
	)
	(tile 52 27 CLBLM_X9Y32 CLBLM 2
		(primitive_site SLICE_X12Y32 SLICEM internal 50)
		(primitive_site SLICE_X13Y32 SLICEL internal 45)
	)
	(tile 52 28 INT_X10Y32 INT 1
		(primitive_site TIEOFF_X10Y32 TIEOFF internal 3)
	)
	(tile 52 29 CLBLL_X10Y32 CLBLL 2
		(primitive_site SLICE_X14Y32 SLICEL internal 45)
		(primitive_site SLICE_X15Y32 SLICEL internal 45)
	)
	(tile 52 30 INT_X11Y32 INT 1
		(primitive_site TIEOFF_X11Y32 TIEOFF internal 3)
	)
	(tile 52 31 CLBLM_X11Y32 CLBLM 2
		(primitive_site SLICE_X16Y32 SLICEM internal 50)
		(primitive_site SLICE_X17Y32 SLICEL internal 45)
	)
	(tile 52 32 INT_X12Y32 INT 1
		(primitive_site TIEOFF_X12Y32 TIEOFF internal 3)
	)
	(tile 52 33 CLBLL_X12Y32 CLBLL 2
		(primitive_site SLICE_X18Y32 SLICEL internal 45)
		(primitive_site SLICE_X19Y32 SLICEL internal 45)
	)
	(tile 52 34 CFG_VBRK_X12Y32 CFG_VBRK 0
	)
	(tile 52 35 INT_X13Y32 INT 1
		(primitive_site TIEOFF_X13Y32 TIEOFF internal 3)
	)
	(tile 52 36 CLBLM_X13Y32 CLBLM 2
		(primitive_site SLICE_X20Y32 SLICEM internal 50)
		(primitive_site SLICE_X21Y32 SLICEL internal 45)
	)
	(tile 52 37 INT_X14Y32 INT 1
		(primitive_site TIEOFF_X14Y32 TIEOFF internal 3)
	)
	(tile 52 38 CLBLL_X14Y32 CLBLL 2
		(primitive_site SLICE_X22Y32 SLICEL internal 45)
		(primitive_site SLICE_X23Y32 SLICEL internal 45)
	)
	(tile 52 39 INT_X15Y32 INT 1
		(primitive_site TIEOFF_X15Y32 TIEOFF internal 3)
	)
	(tile 52 40 CLBLM_X15Y32 CLBLM 2
		(primitive_site SLICE_X24Y32 SLICEM internal 50)
		(primitive_site SLICE_X25Y32 SLICEL internal 45)
	)
	(tile 52 41 INT_X16Y32 INT 1
		(primitive_site TIEOFF_X16Y32 TIEOFF internal 3)
	)
	(tile 52 42 CLBLL_X16Y32 CLBLL 2
		(primitive_site SLICE_X26Y32 SLICEL internal 45)
		(primitive_site SLICE_X27Y32 SLICEL internal 45)
	)
	(tile 52 43 CFG_VBRK_X16Y32 CFG_VBRK 0
	)
	(tile 52 44 INT_X17Y32 INT 1
		(primitive_site TIEOFF_X17Y32 TIEOFF internal 3)
	)
	(tile 52 45 INT_INTERFACE_X17Y32 INT_INTERFACE 0
	)
	(tile 52 46 INT_BUFS_L_X17Y32 INT_BUFS_L 0
	)
	(tile 52 47 SITE_FEEDTHRU_X17Y32 SITE_FEEDTHRU 0
	)
	(tile 52 48 NULL_X48Y36 NULL 0
	)
	(tile 52 49 NULL_X49Y36 NULL 0
	)
	(tile 52 50 INT_BUFS_R_X18Y32 INT_BUFS_R 0
	)
	(tile 52 51 INT_X18Y32 INT 1
		(primitive_site TIEOFF_X18Y32 TIEOFF internal 3)
	)
	(tile 52 52 CLBLM_X18Y32 CLBLM 2
		(primitive_site SLICE_X28Y32 SLICEM internal 50)
		(primitive_site SLICE_X29Y32 SLICEL internal 45)
	)
	(tile 52 53 INT_X19Y32 INT 1
		(primitive_site TIEOFF_X19Y32 TIEOFF internal 3)
	)
	(tile 52 54 CLBLL_X19Y32 CLBLL 2
		(primitive_site SLICE_X30Y32 SLICEL internal 45)
		(primitive_site SLICE_X31Y32 SLICEL internal 45)
	)
	(tile 52 55 INT_X20Y32 INT 1
		(primitive_site TIEOFF_X20Y32 TIEOFF internal 3)
	)
	(tile 52 56 CLBLM_X20Y32 CLBLM 2
		(primitive_site SLICE_X32Y32 SLICEM internal 50)
		(primitive_site SLICE_X33Y32 SLICEL internal 45)
	)
	(tile 52 57 INT_X21Y32 INT 1
		(primitive_site TIEOFF_X21Y32 TIEOFF internal 3)
	)
	(tile 52 58 CLBLL_X21Y32 CLBLL 2
		(primitive_site SLICE_X34Y32 SLICEL internal 45)
		(primitive_site SLICE_X35Y32 SLICEL internal 45)
	)
	(tile 52 59 CFG_VBRK_X21Y32 CFG_VBRK 0
	)
	(tile 52 60 INT_X22Y32 INT 1
		(primitive_site TIEOFF_X22Y32 TIEOFF internal 3)
	)
	(tile 52 61 CLBLM_X22Y32 CLBLM 2
		(primitive_site SLICE_X36Y32 SLICEM internal 50)
		(primitive_site SLICE_X37Y32 SLICEL internal 45)
	)
	(tile 52 62 INT_X23Y32 INT 1
		(primitive_site TIEOFF_X23Y32 TIEOFF internal 3)
	)
	(tile 52 63 CLBLL_X23Y32 CLBLL 2
		(primitive_site SLICE_X38Y32 SLICEL internal 45)
		(primitive_site SLICE_X39Y32 SLICEL internal 45)
	)
	(tile 52 64 INT_X24Y32 INT 1
		(primitive_site TIEOFF_X24Y32 TIEOFF internal 3)
	)
	(tile 52 65 CLBLM_X24Y32 CLBLM 2
		(primitive_site SLICE_X40Y32 SLICEM internal 50)
		(primitive_site SLICE_X41Y32 SLICEL internal 45)
	)
	(tile 52 66 INT_X25Y32 INT 1
		(primitive_site TIEOFF_X25Y32 TIEOFF internal 3)
	)
	(tile 52 67 CLBLL_X25Y32 CLBLL 2
		(primitive_site SLICE_X42Y32 SLICEL internal 45)
		(primitive_site SLICE_X43Y32 SLICEL internal 45)
	)
	(tile 52 68 CFG_VBRK_X25Y32 CFG_VBRK 0
	)
	(tile 52 69 INT_X26Y32 INT 1
		(primitive_site TIEOFF_X26Y32 TIEOFF internal 3)
	)
	(tile 52 70 INT_INTERFACE_X26Y32 INT_INTERFACE 0
	)
	(tile 52 71 NULL_X71Y36 NULL 0
	)
	(tile 52 72 INT_X27Y32 INT 1
		(primitive_site TIEOFF_X27Y32 TIEOFF internal 3)
	)
	(tile 52 73 CLBLM_X27Y32 CLBLM 2
		(primitive_site SLICE_X44Y32 SLICEM internal 50)
		(primitive_site SLICE_X45Y32 SLICEL internal 45)
	)
	(tile 52 74 INT_X28Y32 INT 1
		(primitive_site TIEOFF_X28Y32 TIEOFF internal 3)
	)
	(tile 52 75 CLBLL_X28Y32 CLBLL 2
		(primitive_site SLICE_X46Y32 SLICEL internal 45)
		(primitive_site SLICE_X47Y32 SLICEL internal 45)
	)
	(tile 52 76 INT_X29Y32 INT 1
		(primitive_site TIEOFF_X29Y32 TIEOFF internal 3)
	)
	(tile 52 77 CLBLM_X29Y32 CLBLM 2
		(primitive_site SLICE_X48Y32 SLICEM internal 50)
		(primitive_site SLICE_X49Y32 SLICEL internal 45)
	)
	(tile 52 78 INT_X30Y32 INT 1
		(primitive_site TIEOFF_X30Y32 TIEOFF internal 3)
	)
	(tile 52 79 CLBLL_X30Y32 CLBLL 2
		(primitive_site SLICE_X50Y32 SLICEL internal 45)
		(primitive_site SLICE_X51Y32 SLICEL internal 45)
	)
	(tile 52 80 CFG_VBRK_X30Y32 CFG_VBRK 0
	)
	(tile 52 81 INT_X31Y32 INT 1
		(primitive_site TIEOFF_X31Y32 TIEOFF internal 3)
	)
	(tile 52 82 INT_INTERFACE_X31Y32 INT_INTERFACE 0
	)
	(tile 52 83 INT_BUFS_L_X31Y32 INT_BUFS_L 0
	)
	(tile 52 84 IOI_X31Y32 IOI 6
		(primitive_site OLOGIC_X2Y64 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y64 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y64 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y65 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y65 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y65 ILOGIC internal 24)
	)
	(tile 52 85 RIOB_X31Y32 RIOB 2
		(primitive_site IOB_X2Y64 IOBS unbonded 7)
		(primitive_site IOB_X2Y65 IOBM unbonded 7)
	)
	(tile 52 86 INT_BUFS_R_X32Y32 INT_BUFS_R 0
	)
	(tile 52 87 CFG_VBRK_X32Y32 CFG_VBRK 0
	)
	(tile 52 88 INT_X32Y32 INT 1
		(primitive_site TIEOFF_X32Y32 TIEOFF internal 3)
	)
	(tile 52 89 CLBLM_X32Y32 CLBLM 2
		(primitive_site SLICE_X52Y32 SLICEM internal 50)
		(primitive_site SLICE_X53Y32 SLICEL internal 45)
	)
	(tile 52 90 INT_X33Y32 INT 1
		(primitive_site TIEOFF_X33Y32 TIEOFF internal 3)
	)
	(tile 52 91 CLBLL_X33Y32 CLBLL 2
		(primitive_site SLICE_X54Y32 SLICEL internal 45)
		(primitive_site SLICE_X55Y32 SLICEL internal 45)
	)
	(tile 52 92 INT_X34Y32 INT 1
		(primitive_site TIEOFF_X34Y32 TIEOFF internal 3)
	)
	(tile 52 93 CLBLM_X34Y32 CLBLM 2
		(primitive_site SLICE_X56Y32 SLICEM internal 50)
		(primitive_site SLICE_X57Y32 SLICEL internal 45)
	)
	(tile 52 94 INT_X35Y32 INT 1
		(primitive_site TIEOFF_X35Y32 TIEOFF internal 3)
	)
	(tile 52 95 CLBLL_X35Y32 CLBLL 2
		(primitive_site SLICE_X58Y32 SLICEL internal 45)
		(primitive_site SLICE_X59Y32 SLICEL internal 45)
	)
	(tile 52 96 INT_X36Y32 INT 1
		(primitive_site TIEOFF_X36Y32 TIEOFF internal 3)
	)
	(tile 52 97 PCIE_INT_INTERFACE_X36Y32 PCIE_INT_INTERFACE 0
	)
	(tile 52 98 NULL_X98Y36 NULL 0
	)
	(tile 52 99 CFG_VBRK_X36Y32 CFG_VBRK 0
	)
	(tile 52 100 INT_X37Y32 INT 1
		(primitive_site TIEOFF_X37Y32 TIEOFF internal 3)
	)
	(tile 52 101 GTP_INT_INTERFACE_X37Y32 GTP_INT_INTERFACE 0
	)
	(tile 52 102 R_TERM_INT_X37Y32 R_TERM_INT 0
	)
	(tile 52 103 NULL_X103Y36 NULL 0
	)
	(tile 53 0 LIOB_X0Y31 LIOB 2
		(primitive_site M11 IOBS bonded 7)
		(primitive_site N12 IOBM bonded 7)
	)
	(tile 53 1 L_TERM_INT_X0Y31 L_TERM_INT 0
	)
	(tile 53 2 INT_X0Y31 INT 1
		(primitive_site TIEOFF_X0Y31 TIEOFF internal 3)
	)
	(tile 53 3 INT_INTERFACE_X0Y31 INT_INTERFACE 0
	)
	(tile 53 4 IOI_X0Y31 IOI 6
		(primitive_site OLOGIC_X0Y62 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y62 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y62 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y63 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y63 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y63 ILOGIC internal 24)
	)
	(tile 53 5 INT_X1Y31 INT 1
		(primitive_site TIEOFF_X1Y31 TIEOFF internal 3)
	)
	(tile 53 6 CLBLM_X1Y31 CLBLM 2
		(primitive_site SLICE_X0Y31 SLICEM internal 50)
		(primitive_site SLICE_X1Y31 SLICEL internal 45)
	)
	(tile 53 7 INT_X2Y31 INT 1
		(primitive_site TIEOFF_X2Y31 TIEOFF internal 3)
	)
	(tile 53 8 CLBLL_X2Y31 CLBLL 2
		(primitive_site SLICE_X2Y31 SLICEL internal 45)
		(primitive_site SLICE_X3Y31 SLICEL internal 45)
	)
	(tile 53 9 CFG_VBRK_X2Y31 CFG_VBRK 0
	)
	(tile 53 10 INT_X3Y31 INT 1
		(primitive_site TIEOFF_X3Y31 TIEOFF internal 3)
	)
	(tile 53 11 CLBLM_X3Y31 CLBLM 2
		(primitive_site SLICE_X4Y31 SLICEM internal 50)
		(primitive_site SLICE_X5Y31 SLICEL internal 45)
	)
	(tile 53 12 INT_X4Y31 INT 1
		(primitive_site TIEOFF_X4Y31 TIEOFF internal 3)
	)
	(tile 53 13 CLBLL_X4Y31 CLBLL 2
		(primitive_site SLICE_X6Y31 SLICEL internal 45)
		(primitive_site SLICE_X7Y31 SLICEL internal 45)
	)
	(tile 53 14 INT_X5Y31 INT 1
		(primitive_site TIEOFF_X5Y31 TIEOFF internal 3)
	)
	(tile 53 15 INT_INTERFACE_X5Y31 INT_INTERFACE 0
	)
	(tile 53 16 NULL_X16Y35 NULL 0
	)
	(tile 53 17 CFG_VBRK_X5Y31 CFG_VBRK 0
	)
	(tile 53 18 INT_X6Y31 INT 1
		(primitive_site TIEOFF_X6Y31 TIEOFF internal 3)
	)
	(tile 53 19 CLBLM_X6Y31 CLBLM 2
		(primitive_site SLICE_X8Y31 SLICEM internal 50)
		(primitive_site SLICE_X9Y31 SLICEL internal 45)
	)
	(tile 53 20 INT_X7Y31 INT 1
		(primitive_site TIEOFF_X7Y31 TIEOFF internal 3)
	)
	(tile 53 21 CLBLM_X7Y31 CLBLM 2
		(primitive_site SLICE_X10Y31 SLICEM internal 50)
		(primitive_site SLICE_X11Y31 SLICEL internal 45)
	)
	(tile 53 22 INT_X8Y31 INT 1
		(primitive_site TIEOFF_X8Y31 TIEOFF internal 3)
	)
	(tile 53 23 INT_INTERFACE_X8Y31 INT_INTERFACE 0
	)
	(tile 53 24 NULL_X24Y35 NULL 0
	)
	(tile 53 25 CFG_VBRK_X8Y31 CFG_VBRK 0
	)
	(tile 53 26 INT_X9Y31 INT 1
		(primitive_site TIEOFF_X9Y31 TIEOFF internal 3)
	)
	(tile 53 27 CLBLM_X9Y31 CLBLM 2
		(primitive_site SLICE_X12Y31 SLICEM internal 50)
		(primitive_site SLICE_X13Y31 SLICEL internal 45)
	)
	(tile 53 28 INT_X10Y31 INT 1
		(primitive_site TIEOFF_X10Y31 TIEOFF internal 3)
	)
	(tile 53 29 CLBLL_X10Y31 CLBLL 2
		(primitive_site SLICE_X14Y31 SLICEL internal 45)
		(primitive_site SLICE_X15Y31 SLICEL internal 45)
	)
	(tile 53 30 INT_X11Y31 INT 1
		(primitive_site TIEOFF_X11Y31 TIEOFF internal 3)
	)
	(tile 53 31 CLBLM_X11Y31 CLBLM 2
		(primitive_site SLICE_X16Y31 SLICEM internal 50)
		(primitive_site SLICE_X17Y31 SLICEL internal 45)
	)
	(tile 53 32 INT_X12Y31 INT 1
		(primitive_site TIEOFF_X12Y31 TIEOFF internal 3)
	)
	(tile 53 33 CLBLL_X12Y31 CLBLL 2
		(primitive_site SLICE_X18Y31 SLICEL internal 45)
		(primitive_site SLICE_X19Y31 SLICEL internal 45)
	)
	(tile 53 34 CFG_VBRK_X12Y31 CFG_VBRK 0
	)
	(tile 53 35 INT_X13Y31 INT 1
		(primitive_site TIEOFF_X13Y31 TIEOFF internal 3)
	)
	(tile 53 36 CLBLM_X13Y31 CLBLM 2
		(primitive_site SLICE_X20Y31 SLICEM internal 50)
		(primitive_site SLICE_X21Y31 SLICEL internal 45)
	)
	(tile 53 37 INT_X14Y31 INT 1
		(primitive_site TIEOFF_X14Y31 TIEOFF internal 3)
	)
	(tile 53 38 CLBLL_X14Y31 CLBLL 2
		(primitive_site SLICE_X22Y31 SLICEL internal 45)
		(primitive_site SLICE_X23Y31 SLICEL internal 45)
	)
	(tile 53 39 INT_X15Y31 INT 1
		(primitive_site TIEOFF_X15Y31 TIEOFF internal 3)
	)
	(tile 53 40 CLBLM_X15Y31 CLBLM 2
		(primitive_site SLICE_X24Y31 SLICEM internal 50)
		(primitive_site SLICE_X25Y31 SLICEL internal 45)
	)
	(tile 53 41 INT_X16Y31 INT 1
		(primitive_site TIEOFF_X16Y31 TIEOFF internal 3)
	)
	(tile 53 42 CLBLL_X16Y31 CLBLL 2
		(primitive_site SLICE_X26Y31 SLICEL internal 45)
		(primitive_site SLICE_X27Y31 SLICEL internal 45)
	)
	(tile 53 43 CFG_VBRK_X16Y31 CFG_VBRK 0
	)
	(tile 53 44 INT_X17Y31 INT 1
		(primitive_site TIEOFF_X17Y31 TIEOFF internal 3)
	)
	(tile 53 45 INT_INTERFACE_X17Y31 INT_INTERFACE 0
	)
	(tile 53 46 INT_BUFS_L_X17Y31 INT_BUFS_L 0
	)
	(tile 53 47 SITE_FEEDTHRU_X17Y31 SITE_FEEDTHRU 0
	)
	(tile 53 48 NULL_X48Y35 NULL 0
	)
	(tile 53 49 NULL_X49Y35 NULL 0
	)
	(tile 53 50 INT_BUFS_R_X18Y31 INT_BUFS_R 0
	)
	(tile 53 51 INT_X18Y31 INT 1
		(primitive_site TIEOFF_X18Y31 TIEOFF internal 3)
	)
	(tile 53 52 CLBLM_X18Y31 CLBLM 2
		(primitive_site SLICE_X28Y31 SLICEM internal 50)
		(primitive_site SLICE_X29Y31 SLICEL internal 45)
	)
	(tile 53 53 INT_X19Y31 INT 1
		(primitive_site TIEOFF_X19Y31 TIEOFF internal 3)
	)
	(tile 53 54 CLBLL_X19Y31 CLBLL 2
		(primitive_site SLICE_X30Y31 SLICEL internal 45)
		(primitive_site SLICE_X31Y31 SLICEL internal 45)
	)
	(tile 53 55 INT_X20Y31 INT 1
		(primitive_site TIEOFF_X20Y31 TIEOFF internal 3)
	)
	(tile 53 56 CLBLM_X20Y31 CLBLM 2
		(primitive_site SLICE_X32Y31 SLICEM internal 50)
		(primitive_site SLICE_X33Y31 SLICEL internal 45)
	)
	(tile 53 57 INT_X21Y31 INT 1
		(primitive_site TIEOFF_X21Y31 TIEOFF internal 3)
	)
	(tile 53 58 CLBLL_X21Y31 CLBLL 2
		(primitive_site SLICE_X34Y31 SLICEL internal 45)
		(primitive_site SLICE_X35Y31 SLICEL internal 45)
	)
	(tile 53 59 CFG_VBRK_X21Y31 CFG_VBRK 0
	)
	(tile 53 60 INT_X22Y31 INT 1
		(primitive_site TIEOFF_X22Y31 TIEOFF internal 3)
	)
	(tile 53 61 CLBLM_X22Y31 CLBLM 2
		(primitive_site SLICE_X36Y31 SLICEM internal 50)
		(primitive_site SLICE_X37Y31 SLICEL internal 45)
	)
	(tile 53 62 INT_X23Y31 INT 1
		(primitive_site TIEOFF_X23Y31 TIEOFF internal 3)
	)
	(tile 53 63 CLBLL_X23Y31 CLBLL 2
		(primitive_site SLICE_X38Y31 SLICEL internal 45)
		(primitive_site SLICE_X39Y31 SLICEL internal 45)
	)
	(tile 53 64 INT_X24Y31 INT 1
		(primitive_site TIEOFF_X24Y31 TIEOFF internal 3)
	)
	(tile 53 65 CLBLM_X24Y31 CLBLM 2
		(primitive_site SLICE_X40Y31 SLICEM internal 50)
		(primitive_site SLICE_X41Y31 SLICEL internal 45)
	)
	(tile 53 66 INT_X25Y31 INT 1
		(primitive_site TIEOFF_X25Y31 TIEOFF internal 3)
	)
	(tile 53 67 CLBLL_X25Y31 CLBLL 2
		(primitive_site SLICE_X42Y31 SLICEL internal 45)
		(primitive_site SLICE_X43Y31 SLICEL internal 45)
	)
	(tile 53 68 CFG_VBRK_X25Y31 CFG_VBRK 0
	)
	(tile 53 69 INT_X26Y31 INT 1
		(primitive_site TIEOFF_X26Y31 TIEOFF internal 3)
	)
	(tile 53 70 INT_INTERFACE_X26Y31 INT_INTERFACE 0
	)
	(tile 53 71 NULL_X71Y35 NULL 0
	)
	(tile 53 72 INT_X27Y31 INT 1
		(primitive_site TIEOFF_X27Y31 TIEOFF internal 3)
	)
	(tile 53 73 CLBLM_X27Y31 CLBLM 2
		(primitive_site SLICE_X44Y31 SLICEM internal 50)
		(primitive_site SLICE_X45Y31 SLICEL internal 45)
	)
	(tile 53 74 INT_X28Y31 INT 1
		(primitive_site TIEOFF_X28Y31 TIEOFF internal 3)
	)
	(tile 53 75 CLBLL_X28Y31 CLBLL 2
		(primitive_site SLICE_X46Y31 SLICEL internal 45)
		(primitive_site SLICE_X47Y31 SLICEL internal 45)
	)
	(tile 53 76 INT_X29Y31 INT 1
		(primitive_site TIEOFF_X29Y31 TIEOFF internal 3)
	)
	(tile 53 77 CLBLM_X29Y31 CLBLM 2
		(primitive_site SLICE_X48Y31 SLICEM internal 50)
		(primitive_site SLICE_X49Y31 SLICEL internal 45)
	)
	(tile 53 78 INT_X30Y31 INT 1
		(primitive_site TIEOFF_X30Y31 TIEOFF internal 3)
	)
	(tile 53 79 CLBLL_X30Y31 CLBLL 2
		(primitive_site SLICE_X50Y31 SLICEL internal 45)
		(primitive_site SLICE_X51Y31 SLICEL internal 45)
	)
	(tile 53 80 CFG_VBRK_X30Y31 CFG_VBRK 0
	)
	(tile 53 81 INT_X31Y31 INT 1
		(primitive_site TIEOFF_X31Y31 TIEOFF internal 3)
	)
	(tile 53 82 INT_INTERFACE_X31Y31 INT_INTERFACE 0
	)
	(tile 53 83 INT_BUFS_L_X31Y31 INT_BUFS_L 0
	)
	(tile 53 84 IOI_X31Y31 IOI 6
		(primitive_site OLOGIC_X2Y62 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y62 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y62 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y63 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y63 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y63 ILOGIC internal 24)
	)
	(tile 53 85 RIOB_X31Y31 RIOB 2
		(primitive_site IOB_X2Y62 IOBS unbonded 7)
		(primitive_site IOB_X2Y63 IOBM unbonded 7)
	)
	(tile 53 86 INT_BUFS_R_X32Y31 INT_BUFS_R 0
	)
	(tile 53 87 CFG_VBRK_X32Y31 CFG_VBRK 0
	)
	(tile 53 88 INT_X32Y31 INT 1
		(primitive_site TIEOFF_X32Y31 TIEOFF internal 3)
	)
	(tile 53 89 CLBLM_X32Y31 CLBLM 2
		(primitive_site SLICE_X52Y31 SLICEM internal 50)
		(primitive_site SLICE_X53Y31 SLICEL internal 45)
	)
	(tile 53 90 INT_X33Y31 INT 1
		(primitive_site TIEOFF_X33Y31 TIEOFF internal 3)
	)
	(tile 53 91 CLBLL_X33Y31 CLBLL 2
		(primitive_site SLICE_X54Y31 SLICEL internal 45)
		(primitive_site SLICE_X55Y31 SLICEL internal 45)
	)
	(tile 53 92 INT_X34Y31 INT 1
		(primitive_site TIEOFF_X34Y31 TIEOFF internal 3)
	)
	(tile 53 93 CLBLM_X34Y31 CLBLM 2
		(primitive_site SLICE_X56Y31 SLICEM internal 50)
		(primitive_site SLICE_X57Y31 SLICEL internal 45)
	)
	(tile 53 94 INT_X35Y31 INT 1
		(primitive_site TIEOFF_X35Y31 TIEOFF internal 3)
	)
	(tile 53 95 CLBLL_X35Y31 CLBLL 2
		(primitive_site SLICE_X58Y31 SLICEL internal 45)
		(primitive_site SLICE_X59Y31 SLICEL internal 45)
	)
	(tile 53 96 INT_X36Y31 INT 1
		(primitive_site TIEOFF_X36Y31 TIEOFF internal 3)
	)
	(tile 53 97 PCIE_INT_INTERFACE_X36Y31 PCIE_INT_INTERFACE 0
	)
	(tile 53 98 NULL_X98Y35 NULL 0
	)
	(tile 53 99 CFG_VBRK_X36Y31 CFG_VBRK 0
	)
	(tile 53 100 INT_X37Y31 INT 1
		(primitive_site TIEOFF_X37Y31 TIEOFF internal 3)
	)
	(tile 53 101 GTP_INT_INTERFACE_X37Y31 GTP_INT_INTERFACE 0
	)
	(tile 53 102 R_TERM_INT_X37Y31 R_TERM_INT 0
	)
	(tile 53 103 NULL_X103Y35 NULL 0
	)
	(tile 54 0 LIOB_X0Y30 LIOB 2
		(primitive_site L16 IOBS bonded 7)
		(primitive_site K16 IOBM bonded 7)
	)
	(tile 54 1 L_TERM_INT_X0Y30 L_TERM_INT 0
	)
	(tile 54 2 INT_X0Y30 INT 1
		(primitive_site TIEOFF_X0Y30 TIEOFF internal 3)
	)
	(tile 54 3 INT_INTERFACE_X0Y30 INT_INTERFACE 0
	)
	(tile 54 4 IOI_X0Y30 IOI 6
		(primitive_site OLOGIC_X0Y60 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y60 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y60 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y61 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y61 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y61 ILOGIC internal 24)
	)
	(tile 54 5 INT_X1Y30 INT 1
		(primitive_site TIEOFF_X1Y30 TIEOFF internal 3)
	)
	(tile 54 6 CLBLM_X1Y30 CLBLM 2
		(primitive_site SLICE_X0Y30 SLICEM internal 50)
		(primitive_site SLICE_X1Y30 SLICEL internal 45)
	)
	(tile 54 7 INT_X2Y30 INT 1
		(primitive_site TIEOFF_X2Y30 TIEOFF internal 3)
	)
	(tile 54 8 CLBLL_X2Y30 CLBLL 2
		(primitive_site SLICE_X2Y30 SLICEL internal 45)
		(primitive_site SLICE_X3Y30 SLICEL internal 45)
	)
	(tile 54 9 CFG_VBRK_X2Y30 CFG_VBRK 0
	)
	(tile 54 10 INT_X3Y30 INT 1
		(primitive_site TIEOFF_X3Y30 TIEOFF internal 3)
	)
	(tile 54 11 CLBLM_X3Y30 CLBLM 2
		(primitive_site SLICE_X4Y30 SLICEM internal 50)
		(primitive_site SLICE_X5Y30 SLICEL internal 45)
	)
	(tile 54 12 INT_X4Y30 INT 1
		(primitive_site TIEOFF_X4Y30 TIEOFF internal 3)
	)
	(tile 54 13 CLBLL_X4Y30 CLBLL 2
		(primitive_site SLICE_X6Y30 SLICEL internal 45)
		(primitive_site SLICE_X7Y30 SLICEL internal 45)
	)
	(tile 54 14 INT_X5Y30 INT 1
		(primitive_site TIEOFF_X5Y30 TIEOFF internal 3)
	)
	(tile 54 15 INT_INTERFACE_X5Y30 INT_INTERFACE 0
	)
	(tile 54 16 BRAM_X5Y30 BRAM 1
		(primitive_site RAMB36_X0Y6 RAMBFIFO36 internal 343)
	)
	(tile 54 17 CFG_VBRK_X5Y30 CFG_VBRK 0
	)
	(tile 54 18 INT_X6Y30 INT 1
		(primitive_site TIEOFF_X6Y30 TIEOFF internal 3)
	)
	(tile 54 19 CLBLM_X6Y30 CLBLM 2
		(primitive_site SLICE_X8Y30 SLICEM internal 50)
		(primitive_site SLICE_X9Y30 SLICEL internal 45)
	)
	(tile 54 20 INT_X7Y30 INT 1
		(primitive_site TIEOFF_X7Y30 TIEOFF internal 3)
	)
	(tile 54 21 CLBLM_X7Y30 CLBLM 2
		(primitive_site SLICE_X10Y30 SLICEM internal 50)
		(primitive_site SLICE_X11Y30 SLICEL internal 45)
	)
	(tile 54 22 INT_X8Y30 INT 1
		(primitive_site TIEOFF_X8Y30 TIEOFF internal 3)
	)
	(tile 54 23 INT_INTERFACE_X8Y30 INT_INTERFACE 0
	)
	(tile 54 24 DSP_X8Y30 DSP 2
		(primitive_site DSP48_X0Y12 DSP48E internal 390)
		(primitive_site DSP48_X0Y13 DSP48E internal 390)
	)
	(tile 54 25 CFG_VBRK_X8Y30 CFG_VBRK 0
	)
	(tile 54 26 INT_X9Y30 INT 1
		(primitive_site TIEOFF_X9Y30 TIEOFF internal 3)
	)
	(tile 54 27 CLBLM_X9Y30 CLBLM 2
		(primitive_site SLICE_X12Y30 SLICEM internal 50)
		(primitive_site SLICE_X13Y30 SLICEL internal 45)
	)
	(tile 54 28 INT_X10Y30 INT 1
		(primitive_site TIEOFF_X10Y30 TIEOFF internal 3)
	)
	(tile 54 29 CLBLL_X10Y30 CLBLL 2
		(primitive_site SLICE_X14Y30 SLICEL internal 45)
		(primitive_site SLICE_X15Y30 SLICEL internal 45)
	)
	(tile 54 30 INT_X11Y30 INT 1
		(primitive_site TIEOFF_X11Y30 TIEOFF internal 3)
	)
	(tile 54 31 CLBLM_X11Y30 CLBLM 2
		(primitive_site SLICE_X16Y30 SLICEM internal 50)
		(primitive_site SLICE_X17Y30 SLICEL internal 45)
	)
	(tile 54 32 INT_X12Y30 INT 1
		(primitive_site TIEOFF_X12Y30 TIEOFF internal 3)
	)
	(tile 54 33 CLBLL_X12Y30 CLBLL 2
		(primitive_site SLICE_X18Y30 SLICEL internal 45)
		(primitive_site SLICE_X19Y30 SLICEL internal 45)
	)
	(tile 54 34 CFG_VBRK_X12Y30 CFG_VBRK 0
	)
	(tile 54 35 INT_X13Y30 INT 1
		(primitive_site TIEOFF_X13Y30 TIEOFF internal 3)
	)
	(tile 54 36 CLBLM_X13Y30 CLBLM 2
		(primitive_site SLICE_X20Y30 SLICEM internal 50)
		(primitive_site SLICE_X21Y30 SLICEL internal 45)
	)
	(tile 54 37 INT_X14Y30 INT 1
		(primitive_site TIEOFF_X14Y30 TIEOFF internal 3)
	)
	(tile 54 38 CLBLL_X14Y30 CLBLL 2
		(primitive_site SLICE_X22Y30 SLICEL internal 45)
		(primitive_site SLICE_X23Y30 SLICEL internal 45)
	)
	(tile 54 39 INT_X15Y30 INT 1
		(primitive_site TIEOFF_X15Y30 TIEOFF internal 3)
	)
	(tile 54 40 CLBLM_X15Y30 CLBLM 2
		(primitive_site SLICE_X24Y30 SLICEM internal 50)
		(primitive_site SLICE_X25Y30 SLICEL internal 45)
	)
	(tile 54 41 INT_X16Y30 INT 1
		(primitive_site TIEOFF_X16Y30 TIEOFF internal 3)
	)
	(tile 54 42 CLBLL_X16Y30 CLBLL 2
		(primitive_site SLICE_X26Y30 SLICEL internal 45)
		(primitive_site SLICE_X27Y30 SLICEL internal 45)
	)
	(tile 54 43 CFG_VBRK_X16Y30 CFG_VBRK 0
	)
	(tile 54 44 INT_X17Y30 INT 1
		(primitive_site TIEOFF_X17Y30 TIEOFF internal 3)
	)
	(tile 54 45 INT_INTERFACE_X17Y30 INT_INTERFACE 0
	)
	(tile 54 46 INT_BUFS_L_X17Y30 INT_BUFS_L 0
	)
	(tile 54 47 SITE_FEEDTHRU_X17Y30 SITE_FEEDTHRU 0
	)
	(tile 54 48 NULL_X48Y34 NULL 0
	)
	(tile 54 49 NULL_X49Y34 NULL 0
	)
	(tile 54 50 INT_BUFS_R_X18Y30 INT_BUFS_R 0
	)
	(tile 54 51 INT_X18Y30 INT 1
		(primitive_site TIEOFF_X18Y30 TIEOFF internal 3)
	)
	(tile 54 52 CLBLM_X18Y30 CLBLM 2
		(primitive_site SLICE_X28Y30 SLICEM internal 50)
		(primitive_site SLICE_X29Y30 SLICEL internal 45)
	)
	(tile 54 53 INT_X19Y30 INT 1
		(primitive_site TIEOFF_X19Y30 TIEOFF internal 3)
	)
	(tile 54 54 CLBLL_X19Y30 CLBLL 2
		(primitive_site SLICE_X30Y30 SLICEL internal 45)
		(primitive_site SLICE_X31Y30 SLICEL internal 45)
	)
	(tile 54 55 INT_X20Y30 INT 1
		(primitive_site TIEOFF_X20Y30 TIEOFF internal 3)
	)
	(tile 54 56 CLBLM_X20Y30 CLBLM 2
		(primitive_site SLICE_X32Y30 SLICEM internal 50)
		(primitive_site SLICE_X33Y30 SLICEL internal 45)
	)
	(tile 54 57 INT_X21Y30 INT 1
		(primitive_site TIEOFF_X21Y30 TIEOFF internal 3)
	)
	(tile 54 58 CLBLL_X21Y30 CLBLL 2
		(primitive_site SLICE_X34Y30 SLICEL internal 45)
		(primitive_site SLICE_X35Y30 SLICEL internal 45)
	)
	(tile 54 59 CFG_VBRK_X21Y30 CFG_VBRK 0
	)
	(tile 54 60 INT_X22Y30 INT 1
		(primitive_site TIEOFF_X22Y30 TIEOFF internal 3)
	)
	(tile 54 61 CLBLM_X22Y30 CLBLM 2
		(primitive_site SLICE_X36Y30 SLICEM internal 50)
		(primitive_site SLICE_X37Y30 SLICEL internal 45)
	)
	(tile 54 62 INT_X23Y30 INT 1
		(primitive_site TIEOFF_X23Y30 TIEOFF internal 3)
	)
	(tile 54 63 CLBLL_X23Y30 CLBLL 2
		(primitive_site SLICE_X38Y30 SLICEL internal 45)
		(primitive_site SLICE_X39Y30 SLICEL internal 45)
	)
	(tile 54 64 INT_X24Y30 INT 1
		(primitive_site TIEOFF_X24Y30 TIEOFF internal 3)
	)
	(tile 54 65 CLBLM_X24Y30 CLBLM 2
		(primitive_site SLICE_X40Y30 SLICEM internal 50)
		(primitive_site SLICE_X41Y30 SLICEL internal 45)
	)
	(tile 54 66 INT_X25Y30 INT 1
		(primitive_site TIEOFF_X25Y30 TIEOFF internal 3)
	)
	(tile 54 67 CLBLL_X25Y30 CLBLL 2
		(primitive_site SLICE_X42Y30 SLICEL internal 45)
		(primitive_site SLICE_X43Y30 SLICEL internal 45)
	)
	(tile 54 68 CFG_VBRK_X25Y30 CFG_VBRK 0
	)
	(tile 54 69 INT_X26Y30 INT 1
		(primitive_site TIEOFF_X26Y30 TIEOFF internal 3)
	)
	(tile 54 70 INT_INTERFACE_X26Y30 INT_INTERFACE 0
	)
	(tile 54 71 BRAM_X26Y30 BRAM 1
		(primitive_site RAMB36_X1Y6 RAMBFIFO36 internal 343)
	)
	(tile 54 72 INT_X27Y30 INT 1
		(primitive_site TIEOFF_X27Y30 TIEOFF internal 3)
	)
	(tile 54 73 CLBLM_X27Y30 CLBLM 2
		(primitive_site SLICE_X44Y30 SLICEM internal 50)
		(primitive_site SLICE_X45Y30 SLICEL internal 45)
	)
	(tile 54 74 INT_X28Y30 INT 1
		(primitive_site TIEOFF_X28Y30 TIEOFF internal 3)
	)
	(tile 54 75 CLBLL_X28Y30 CLBLL 2
		(primitive_site SLICE_X46Y30 SLICEL internal 45)
		(primitive_site SLICE_X47Y30 SLICEL internal 45)
	)
	(tile 54 76 INT_X29Y30 INT 1
		(primitive_site TIEOFF_X29Y30 TIEOFF internal 3)
	)
	(tile 54 77 CLBLM_X29Y30 CLBLM 2
		(primitive_site SLICE_X48Y30 SLICEM internal 50)
		(primitive_site SLICE_X49Y30 SLICEL internal 45)
	)
	(tile 54 78 INT_X30Y30 INT 1
		(primitive_site TIEOFF_X30Y30 TIEOFF internal 3)
	)
	(tile 54 79 CLBLL_X30Y30 CLBLL 2
		(primitive_site SLICE_X50Y30 SLICEL internal 45)
		(primitive_site SLICE_X51Y30 SLICEL internal 45)
	)
	(tile 54 80 CFG_VBRK_X30Y30 CFG_VBRK 0
	)
	(tile 54 81 INT_X31Y30 INT 1
		(primitive_site TIEOFF_X31Y30 TIEOFF internal 3)
	)
	(tile 54 82 INT_INTERFACE_X31Y30 INT_INTERFACE 0
	)
	(tile 54 83 INT_BUFS_L_X31Y30 INT_BUFS_L 0
	)
	(tile 54 84 IOI_X31Y30 IOI 6
		(primitive_site OLOGIC_X2Y60 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y60 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y60 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y61 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y61 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y61 ILOGIC internal 24)
	)
	(tile 54 85 RIOB_X31Y30 RIOB 2
		(primitive_site IOB_X2Y60 IOBS unbonded 7)
		(primitive_site IOB_X2Y61 IOBM unbonded 7)
	)
	(tile 54 86 INT_BUFS_R_X32Y30 INT_BUFS_R 0
	)
	(tile 54 87 CFG_VBRK_X32Y30 CFG_VBRK 0
	)
	(tile 54 88 INT_X32Y30 INT 1
		(primitive_site TIEOFF_X32Y30 TIEOFF internal 3)
	)
	(tile 54 89 CLBLM_X32Y30 CLBLM 2
		(primitive_site SLICE_X52Y30 SLICEM internal 50)
		(primitive_site SLICE_X53Y30 SLICEL internal 45)
	)
	(tile 54 90 INT_X33Y30 INT 1
		(primitive_site TIEOFF_X33Y30 TIEOFF internal 3)
	)
	(tile 54 91 CLBLL_X33Y30 CLBLL 2
		(primitive_site SLICE_X54Y30 SLICEL internal 45)
		(primitive_site SLICE_X55Y30 SLICEL internal 45)
	)
	(tile 54 92 INT_X34Y30 INT 1
		(primitive_site TIEOFF_X34Y30 TIEOFF internal 3)
	)
	(tile 54 93 CLBLM_X34Y30 CLBLM 2
		(primitive_site SLICE_X56Y30 SLICEM internal 50)
		(primitive_site SLICE_X57Y30 SLICEL internal 45)
	)
	(tile 54 94 INT_X35Y30 INT 1
		(primitive_site TIEOFF_X35Y30 TIEOFF internal 3)
	)
	(tile 54 95 CLBLL_X35Y30 CLBLL 2
		(primitive_site SLICE_X58Y30 SLICEL internal 45)
		(primitive_site SLICE_X59Y30 SLICEL internal 45)
	)
	(tile 54 96 INT_X36Y30 INT 1
		(primitive_site TIEOFF_X36Y30 TIEOFF internal 3)
	)
	(tile 54 97 PCIE_INT_INTERFACE_X36Y30 PCIE_INT_INTERFACE 0
	)
	(tile 54 98 PCIE_T_X36Y30 PCIE_T 0
	)
	(tile 54 99 CFG_VBRK_X36Y30 CFG_VBRK 0
	)
	(tile 54 100 INT_X37Y30 INT 1
		(primitive_site TIEOFF_X37Y30 TIEOFF internal 3)
	)
	(tile 54 101 GTP_INT_INTERFACE_X37Y30 GTP_INT_INTERFACE 0
	)
	(tile 54 102 R_TERM_INT_X37Y30 R_TERM_INT 0
	)
	(tile 54 103 NULL_X103Y34 NULL 0
	)
	(tile 55 0 HCLK_LIOB_X0Y33 HCLK_LIOB 0
	)
	(tile 55 1 HCLK_TERM_L_X0Y33 HCLK_TERM_L 0
	)
	(tile 55 2 HCLK_X0Y29 HCLK 1
		(primitive_site GLOBALSIG_X0Y1 GLOBALSIG internal 0)
	)
	(tile 55 3 CFG_HCLK_INTERFACE_X0Y29 CFG_HCLK_INTERFACE 0
	)
	(tile 55 4 HCLK_IOI_X0Y29 HCLK_IOI 8
		(primitive_site DCI_X0Y1 DCI internal 12)
		(primitive_site IDELAYCTRL_X0Y1 IDELAYCTRL internal 7)
		(primitive_site BUFR_X0Y2 BUFR internal 4)
		(primitive_site BUFR_X0Y3 BUFR internal 4)
		(primitive_site BUFIO_X0Y4 BUFIO internal 2)
		(primitive_site BUFIO_X0Y5 BUFIO internal 2)
		(primitive_site BUFIO_X0Y7 BUFIO internal 2)
		(primitive_site BUFIO_X0Y6 BUFIO internal 2)
	)
	(tile 55 5 HCLK_X1Y29 HCLK 1
		(primitive_site GLOBALSIG_X1Y1 GLOBALSIG internal 0)
	)
	(tile 55 6 HCLK_CLB_X1Y29 HCLK_CLB 0
	)
	(tile 55 7 HCLK_X2Y29 HCLK 1
		(primitive_site GLOBALSIG_X2Y1 GLOBALSIG internal 0)
	)
	(tile 55 8 HCLK_CLB_X2Y29 HCLK_CLB 0
	)
	(tile 55 9 HCLK_VBRK_X2Y29 HCLK_VBRK 0
	)
	(tile 55 10 HCLK_X3Y29 HCLK 1
		(primitive_site GLOBALSIG_X3Y1 GLOBALSIG internal 0)
	)
	(tile 55 11 HCLK_CLB_X3Y29 HCLK_CLB 0
	)
	(tile 55 12 HCLK_X4Y29 HCLK 1
		(primitive_site GLOBALSIG_X4Y1 GLOBALSIG internal 0)
	)
	(tile 55 13 HCLK_CLB_X4Y29 HCLK_CLB 0
	)
	(tile 55 14 HCLK_X5Y29 HCLK 1
		(primitive_site GLOBALSIG_X5Y1 GLOBALSIG internal 0)
	)
	(tile 55 15 CFG_HCLK_INTERFACE_X5Y29 CFG_HCLK_INTERFACE 0
	)
	(tile 55 16 HCLK_BRAM_X5Y29 HCLK_BRAM 1
		(primitive_site PMVBRAM_X0Y1 PMVBRAM internal 5)
	)
	(tile 55 17 HCLK_VBRK_X5Y29 HCLK_VBRK 0
	)
	(tile 55 18 HCLK_X6Y29 HCLK 1
		(primitive_site GLOBALSIG_X6Y1 GLOBALSIG internal 0)
	)
	(tile 55 19 HCLK_CLB_X6Y29 HCLK_CLB 0
	)
	(tile 55 20 HCLK_X7Y29 HCLK 1
		(primitive_site GLOBALSIG_X7Y1 GLOBALSIG internal 0)
	)
	(tile 55 21 HCLK_CLB_X7Y29 HCLK_CLB 0
	)
	(tile 55 22 HCLK_X8Y29 HCLK 1
		(primitive_site GLOBALSIG_X8Y1 GLOBALSIG internal 0)
	)
	(tile 55 23 CFG_HCLK_INTERFACE_X8Y29 CFG_HCLK_INTERFACE 0
	)
	(tile 55 24 HCLK_DSP_X8Y29 HCLK_DSP 0
	)
	(tile 55 25 HCLK_VBRK_X8Y29 HCLK_VBRK 0
	)
	(tile 55 26 HCLK_X9Y29 HCLK 1
		(primitive_site GLOBALSIG_X9Y1 GLOBALSIG internal 0)
	)
	(tile 55 27 HCLK_CLB_X9Y29 HCLK_CLB 0
	)
	(tile 55 28 HCLK_X10Y29 HCLK 1
		(primitive_site GLOBALSIG_X10Y1 GLOBALSIG internal 0)
	)
	(tile 55 29 HCLK_CLB_X10Y29 HCLK_CLB 0
	)
	(tile 55 30 HCLK_X11Y29 HCLK 1
		(primitive_site GLOBALSIG_X11Y1 GLOBALSIG internal 0)
	)
	(tile 55 31 HCLK_CLB_X11Y29 HCLK_CLB 0
	)
	(tile 55 32 HCLK_X12Y29 HCLK 1
		(primitive_site GLOBALSIG_X12Y1 GLOBALSIG internal 0)
	)
	(tile 55 33 HCLK_CLB_X12Y29 HCLK_CLB 0
	)
	(tile 55 34 HCLK_VBRK_X12Y29 HCLK_VBRK 0
	)
	(tile 55 35 HCLK_X13Y29 HCLK 1
		(primitive_site GLOBALSIG_X13Y1 GLOBALSIG internal 0)
	)
	(tile 55 36 HCLK_CLB_X13Y29 HCLK_CLB 0
	)
	(tile 55 37 HCLK_X14Y29 HCLK 1
		(primitive_site GLOBALSIG_X14Y1 GLOBALSIG internal 0)
	)
	(tile 55 38 HCLK_CLB_X14Y29 HCLK_CLB 0
	)
	(tile 55 39 HCLK_X15Y29 HCLK 1
		(primitive_site GLOBALSIG_X15Y1 GLOBALSIG internal 0)
	)
	(tile 55 40 HCLK_CLB_X15Y29 HCLK_CLB 0
	)
	(tile 55 41 HCLK_X16Y29 HCLK 1
		(primitive_site GLOBALSIG_X16Y1 GLOBALSIG internal 0)
	)
	(tile 55 42 HCLK_CLB_X16Y29 HCLK_CLB 0
	)
	(tile 55 43 HCLK_VBRK_X16Y29 HCLK_VBRK 0
	)
	(tile 55 44 HCLK_X17Y29 HCLK 1
		(primitive_site GLOBALSIG_X17Y1 GLOBALSIG internal 0)
	)
	(tile 55 45 CFG_HCLK_INTERFACE_X17Y29 CFG_HCLK_INTERFACE 0
	)
	(tile 55 46 INT_HCLK_BUFS_X17Y29 INT_HCLK_BUFS 0
	)
	(tile 55 47 HCLK_IOI_BOTCEN_X17Y29 HCLK_IOI_BOTCEN 4
		(primitive_site DCI_X1Y1 DCI internal 12)
		(primitive_site IDELAYCTRL_X1Y1 IDELAYCTRL internal 7)
		(primitive_site BUFIO_X1Y4 BUFIO internal 2)
		(primitive_site BUFIO_X1Y5 BUFIO internal 2)
	)
	(tile 55 48 HCLK_IOB_X17Y29 HCLK_IOB 0
	)
	(tile 55 49 CLK_HROW_X17Y29 CLK_HROW 0
	)
	(tile 55 50 INT_HCLK_BUFS_X18Y29 INT_HCLK_BUFS 0
	)
	(tile 55 51 HCLK_X18Y29 HCLK 1
		(primitive_site GLOBALSIG_X18Y1 GLOBALSIG internal 0)
	)
	(tile 55 52 HCLK_CLB_X18Y29 HCLK_CLB 0
	)
	(tile 55 53 HCLK_X19Y29 HCLK 1
		(primitive_site GLOBALSIG_X19Y1 GLOBALSIG internal 0)
	)
	(tile 55 54 HCLK_CLB_X19Y29 HCLK_CLB 0
	)
	(tile 55 55 HCLK_X20Y29 HCLK 1
		(primitive_site GLOBALSIG_X20Y1 GLOBALSIG internal 0)
	)
	(tile 55 56 HCLK_CLB_X20Y29 HCLK_CLB 0
	)
	(tile 55 57 HCLK_X21Y29 HCLK 1
		(primitive_site GLOBALSIG_X21Y1 GLOBALSIG internal 0)
	)
	(tile 55 58 HCLK_CLB_X21Y29 HCLK_CLB 0
	)
	(tile 55 59 HCLK_VBRK_X21Y29 HCLK_VBRK 0
	)
	(tile 55 60 HCLK_X22Y29 HCLK 1
		(primitive_site GLOBALSIG_X22Y1 GLOBALSIG internal 0)
	)
	(tile 55 61 HCLK_CLB_X22Y29 HCLK_CLB 0
	)
	(tile 55 62 HCLK_X23Y29 HCLK 1
		(primitive_site GLOBALSIG_X23Y1 GLOBALSIG internal 0)
	)
	(tile 55 63 HCLK_CLB_X23Y29 HCLK_CLB 0
	)
	(tile 55 64 HCLK_X24Y29 HCLK 1
		(primitive_site GLOBALSIG_X24Y1 GLOBALSIG internal 0)
	)
	(tile 55 65 HCLK_CLB_X24Y29 HCLK_CLB 0
	)
	(tile 55 66 HCLK_X25Y29 HCLK 1
		(primitive_site GLOBALSIG_X25Y1 GLOBALSIG internal 0)
	)
	(tile 55 67 HCLK_CLB_X25Y29 HCLK_CLB 0
	)
	(tile 55 68 HCLK_VBRK_X25Y29 HCLK_VBRK 0
	)
	(tile 55 69 HCLK_X26Y29 HCLK 1
		(primitive_site GLOBALSIG_X26Y1 GLOBALSIG internal 0)
	)
	(tile 55 70 CFG_HCLK_INTERFACE_X26Y29 CFG_HCLK_INTERFACE 0
	)
	(tile 55 71 HCLK_BRAM_X26Y29 HCLK_BRAM 1
		(primitive_site PMVBRAM_X1Y1 PMVBRAM internal 5)
	)
	(tile 55 72 HCLK_X27Y29 HCLK 1
		(primitive_site GLOBALSIG_X27Y1 GLOBALSIG internal 0)
	)
	(tile 55 73 HCLK_CLB_X27Y29 HCLK_CLB 0
	)
	(tile 55 74 HCLK_X28Y29 HCLK 1
		(primitive_site GLOBALSIG_X28Y1 GLOBALSIG internal 0)
	)
	(tile 55 75 HCLK_CLB_X28Y29 HCLK_CLB 0
	)
	(tile 55 76 HCLK_X29Y29 HCLK 1
		(primitive_site GLOBALSIG_X29Y1 GLOBALSIG internal 0)
	)
	(tile 55 77 HCLK_CLB_X29Y29 HCLK_CLB 0
	)
	(tile 55 78 HCLK_X30Y29 HCLK 1
		(primitive_site GLOBALSIG_X30Y1 GLOBALSIG internal 0)
	)
	(tile 55 79 HCLK_CLB_X30Y29 HCLK_CLB 0
	)
	(tile 55 80 HCLK_VBRK_X30Y29 HCLK_VBRK 0
	)
	(tile 55 81 HCLK_X31Y29 HCLK 1
		(primitive_site GLOBALSIG_X31Y1 GLOBALSIG internal 0)
	)
	(tile 55 82 CFG_HCLK_INTERFACE_X31Y29 CFG_HCLK_INTERFACE 0
	)
	(tile 55 83 INT_HCLK_BUFS_X31Y29 INT_HCLK_BUFS 0
	)
	(tile 55 84 HCLK_IOI_X31Y29 HCLK_IOI 8
		(primitive_site DCI_X2Y1 DCI internal 12)
		(primitive_site IDELAYCTRL_X2Y1 IDELAYCTRL internal 7)
		(primitive_site BUFR_X1Y2 BUFR internal 4)
		(primitive_site BUFR_X1Y3 BUFR internal 4)
		(primitive_site BUFIO_X2Y4 BUFIO internal 2)
		(primitive_site BUFIO_X2Y5 BUFIO internal 2)
		(primitive_site BUFIO_X2Y7 BUFIO internal 2)
		(primitive_site BUFIO_X2Y6 BUFIO internal 2)
	)
	(tile 55 85 HCLK_IOB_X31Y29 HCLK_IOB 0
	)
	(tile 55 86 INT_HCLK_BUFS_X32Y29 INT_HCLK_BUFS 0
	)
	(tile 55 87 HCLK_VBRK_X32Y29 HCLK_VBRK 0
	)
	(tile 55 88 HCLK_X32Y29 HCLK 1
		(primitive_site GLOBALSIG_X32Y1 GLOBALSIG internal 0)
	)
	(tile 55 89 HCLK_CLB_X32Y29 HCLK_CLB 0
	)
	(tile 55 90 HCLK_X33Y29 HCLK 1
		(primitive_site GLOBALSIG_X33Y1 GLOBALSIG internal 0)
	)
	(tile 55 91 HCLK_CLB_X33Y29 HCLK_CLB 0
	)
	(tile 55 92 HCLK_X34Y29 HCLK 1
		(primitive_site GLOBALSIG_X34Y1 GLOBALSIG internal 0)
	)
	(tile 55 93 HCLK_CLB_X34Y29 HCLK_CLB 0
	)
	(tile 55 94 HCLK_X35Y29 HCLK 1
		(primitive_site GLOBALSIG_X35Y1 GLOBALSIG internal 0)
	)
	(tile 55 95 HCLK_CLB_X35Y29 HCLK_CLB 0
	)
	(tile 55 96 HCLK_X36Y29 HCLK 1
		(primitive_site GLOBALSIG_X36Y1 GLOBALSIG internal 0)
	)
	(tile 55 97 CFG_HCLK_INTERFACE_X36Y29 CFG_HCLK_INTERFACE 0
	)
	(tile 55 98 NULL_X98Y33 NULL 0
	)
	(tile 55 99 HCLK_VBRK_X98Y33 HCLK_VBRK 0
	)
	(tile 55 100 HCLK_GT3_X37Y29 HCLK_GT3 1
		(primitive_site GLOBALSIG_X37Y1 GLOBALSIG internal 0)
	)
	(tile 55 101 CFG_HCLK_INTERFACE_X37Y29 CFG_HCLK_INTERFACE 0
	)
	(tile 55 102 HCLK_TERM_R_X37Y29 HCLK_TERM_R 0
	)
	(tile 55 103 GT3_X37Y29 GT3 18
		(primitive_site CRC32_X0Y4 CRC32 internal 70)
		(primitive_site CRC64_X0Y2 CRC64 internal 102)
		(primitive_site CRC32_X0Y5 CRC32 internal 70)
		(primitive_site GTP_DUAL_X0Y1 GTP_DUAL internal 373)
		(primitive_site CRC32_X0Y6 CRC32 internal 70)
		(primitive_site CRC64_X0Y3 CRC64 internal 102)
		(primitive_site CRC32_X0Y7 CRC32 internal 70)
		(primitive_site BUFDS_X0Y1 BUFDS internal 3)
		(primitive_site H2 OPAD bonded 1)
		(primitive_site G2 OPAD bonded 1)
		(primitive_site L2 OPAD bonded 1)
		(primitive_site M2 OPAD bonded 1)
		(primitive_site J1 IPAD bonded 1)
		(primitive_site H1 IPAD bonded 1)
		(primitive_site K1 IPAD bonded 1)
		(primitive_site L1 IPAD bonded 1)
		(primitive_site J4 IPAD bonded 1)
		(primitive_site J3 IPAD bonded 1)
	)
	(tile 56 0 LIOB_X0Y29 LIOB 2
		(primitive_site M18 IOBS bonded 7)
		(primitive_site N18 IOBM bonded 7)
	)
	(tile 56 1 L_TERM_INT_X0Y29 L_TERM_INT 0
	)
	(tile 56 2 INT_X0Y29 INT 1
		(primitive_site TIEOFF_X0Y29 TIEOFF internal 3)
	)
	(tile 56 3 INT_INTERFACE_X0Y29 INT_INTERFACE 0
	)
	(tile 56 4 IOI_X0Y29 IOI 6
		(primitive_site OLOGIC_X0Y58 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y58 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y58 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y59 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y59 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y59 ILOGIC internal 24)
	)
	(tile 56 5 INT_X1Y29 INT 1
		(primitive_site TIEOFF_X1Y29 TIEOFF internal 3)
	)
	(tile 56 6 CLBLM_X1Y29 CLBLM 2
		(primitive_site SLICE_X0Y29 SLICEM internal 50)
		(primitive_site SLICE_X1Y29 SLICEL internal 45)
	)
	(tile 56 7 INT_X2Y29 INT 1
		(primitive_site TIEOFF_X2Y29 TIEOFF internal 3)
	)
	(tile 56 8 CLBLL_X2Y29 CLBLL 2
		(primitive_site SLICE_X2Y29 SLICEL internal 45)
		(primitive_site SLICE_X3Y29 SLICEL internal 45)
	)
	(tile 56 9 CFG_VBRK_X2Y29 CFG_VBRK 0
	)
	(tile 56 10 INT_X3Y29 INT 1
		(primitive_site TIEOFF_X3Y29 TIEOFF internal 3)
	)
	(tile 56 11 CLBLM_X3Y29 CLBLM 2
		(primitive_site SLICE_X4Y29 SLICEM internal 50)
		(primitive_site SLICE_X5Y29 SLICEL internal 45)
	)
	(tile 56 12 INT_X4Y29 INT 1
		(primitive_site TIEOFF_X4Y29 TIEOFF internal 3)
	)
	(tile 56 13 CLBLL_X4Y29 CLBLL 2
		(primitive_site SLICE_X6Y29 SLICEL internal 45)
		(primitive_site SLICE_X7Y29 SLICEL internal 45)
	)
	(tile 56 14 INT_X5Y29 INT 1
		(primitive_site TIEOFF_X5Y29 TIEOFF internal 3)
	)
	(tile 56 15 INT_INTERFACE_X5Y29 INT_INTERFACE 0
	)
	(tile 56 16 NULL_X16Y32 NULL 0
	)
	(tile 56 17 CFG_VBRK_X5Y29 CFG_VBRK 0
	)
	(tile 56 18 INT_X6Y29 INT 1
		(primitive_site TIEOFF_X6Y29 TIEOFF internal 3)
	)
	(tile 56 19 CLBLM_X6Y29 CLBLM 2
		(primitive_site SLICE_X8Y29 SLICEM internal 50)
		(primitive_site SLICE_X9Y29 SLICEL internal 45)
	)
	(tile 56 20 INT_X7Y29 INT 1
		(primitive_site TIEOFF_X7Y29 TIEOFF internal 3)
	)
	(tile 56 21 CLBLM_X7Y29 CLBLM 2
		(primitive_site SLICE_X10Y29 SLICEM internal 50)
		(primitive_site SLICE_X11Y29 SLICEL internal 45)
	)
	(tile 56 22 INT_X8Y29 INT 1
		(primitive_site TIEOFF_X8Y29 TIEOFF internal 3)
	)
	(tile 56 23 INT_INTERFACE_X8Y29 INT_INTERFACE 0
	)
	(tile 56 24 NULL_X24Y32 NULL 0
	)
	(tile 56 25 CFG_VBRK_X8Y29 CFG_VBRK 0
	)
	(tile 56 26 INT_X9Y29 INT 1
		(primitive_site TIEOFF_X9Y29 TIEOFF internal 3)
	)
	(tile 56 27 CLBLM_X9Y29 CLBLM 2
		(primitive_site SLICE_X12Y29 SLICEM internal 50)
		(primitive_site SLICE_X13Y29 SLICEL internal 45)
	)
	(tile 56 28 INT_X10Y29 INT 1
		(primitive_site TIEOFF_X10Y29 TIEOFF internal 3)
	)
	(tile 56 29 CLBLL_X10Y29 CLBLL 2
		(primitive_site SLICE_X14Y29 SLICEL internal 45)
		(primitive_site SLICE_X15Y29 SLICEL internal 45)
	)
	(tile 56 30 INT_X11Y29 INT 1
		(primitive_site TIEOFF_X11Y29 TIEOFF internal 3)
	)
	(tile 56 31 CLBLM_X11Y29 CLBLM 2
		(primitive_site SLICE_X16Y29 SLICEM internal 50)
		(primitive_site SLICE_X17Y29 SLICEL internal 45)
	)
	(tile 56 32 INT_X12Y29 INT 1
		(primitive_site TIEOFF_X12Y29 TIEOFF internal 3)
	)
	(tile 56 33 CLBLL_X12Y29 CLBLL 2
		(primitive_site SLICE_X18Y29 SLICEL internal 45)
		(primitive_site SLICE_X19Y29 SLICEL internal 45)
	)
	(tile 56 34 CFG_VBRK_X12Y29 CFG_VBRK 0
	)
	(tile 56 35 INT_X13Y29 INT 1
		(primitive_site TIEOFF_X13Y29 TIEOFF internal 3)
	)
	(tile 56 36 CLBLM_X13Y29 CLBLM 2
		(primitive_site SLICE_X20Y29 SLICEM internal 50)
		(primitive_site SLICE_X21Y29 SLICEL internal 45)
	)
	(tile 56 37 INT_X14Y29 INT 1
		(primitive_site TIEOFF_X14Y29 TIEOFF internal 3)
	)
	(tile 56 38 CLBLL_X14Y29 CLBLL 2
		(primitive_site SLICE_X22Y29 SLICEL internal 45)
		(primitive_site SLICE_X23Y29 SLICEL internal 45)
	)
	(tile 56 39 INT_X15Y29 INT 1
		(primitive_site TIEOFF_X15Y29 TIEOFF internal 3)
	)
	(tile 56 40 CLBLM_X15Y29 CLBLM 2
		(primitive_site SLICE_X24Y29 SLICEM internal 50)
		(primitive_site SLICE_X25Y29 SLICEL internal 45)
	)
	(tile 56 41 INT_X16Y29 INT 1
		(primitive_site TIEOFF_X16Y29 TIEOFF internal 3)
	)
	(tile 56 42 CLBLL_X16Y29 CLBLL 2
		(primitive_site SLICE_X26Y29 SLICEL internal 45)
		(primitive_site SLICE_X27Y29 SLICEL internal 45)
	)
	(tile 56 43 CFG_VBRK_X16Y29 CFG_VBRK 0
	)
	(tile 56 44 INT_X17Y29 INT 1
		(primitive_site TIEOFF_X17Y29 TIEOFF internal 3)
	)
	(tile 56 45 INT_INTERFACE_X17Y29 INT_INTERFACE 0
	)
	(tile 56 46 INT_BUFS_L_X17Y29 INT_BUFS_L 0
	)
	(tile 56 47 IOI_X17Y29 IOI 6
		(primitive_site OLOGIC_X1Y58 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y58 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y58 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y59 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y59 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y59 ILOGIC internal 24)
	)
	(tile 56 48 CIOB_X17Y29 CIOB 2
		(primitive_site T1 IOBS bonded 7)
		(primitive_site R1 IOBM bonded 7)
	)
	(tile 56 49 CLKV_X17Y29 CLKV 0
	)
	(tile 56 50 INT_BUFS_R_X18Y29 INT_BUFS_R 0
	)
	(tile 56 51 INT_X18Y29 INT 1
		(primitive_site TIEOFF_X18Y29 TIEOFF internal 3)
	)
	(tile 56 52 CLBLM_X18Y29 CLBLM 2
		(primitive_site SLICE_X28Y29 SLICEM internal 50)
		(primitive_site SLICE_X29Y29 SLICEL internal 45)
	)
	(tile 56 53 INT_X19Y29 INT 1
		(primitive_site TIEOFF_X19Y29 TIEOFF internal 3)
	)
	(tile 56 54 CLBLL_X19Y29 CLBLL 2
		(primitive_site SLICE_X30Y29 SLICEL internal 45)
		(primitive_site SLICE_X31Y29 SLICEL internal 45)
	)
	(tile 56 55 INT_X20Y29 INT 1
		(primitive_site TIEOFF_X20Y29 TIEOFF internal 3)
	)
	(tile 56 56 CLBLM_X20Y29 CLBLM 2
		(primitive_site SLICE_X32Y29 SLICEM internal 50)
		(primitive_site SLICE_X33Y29 SLICEL internal 45)
	)
	(tile 56 57 INT_X21Y29 INT 1
		(primitive_site TIEOFF_X21Y29 TIEOFF internal 3)
	)
	(tile 56 58 CLBLL_X21Y29 CLBLL 2
		(primitive_site SLICE_X34Y29 SLICEL internal 45)
		(primitive_site SLICE_X35Y29 SLICEL internal 45)
	)
	(tile 56 59 CFG_VBRK_X21Y29 CFG_VBRK 0
	)
	(tile 56 60 INT_X22Y29 INT 1
		(primitive_site TIEOFF_X22Y29 TIEOFF internal 3)
	)
	(tile 56 61 CLBLM_X22Y29 CLBLM 2
		(primitive_site SLICE_X36Y29 SLICEM internal 50)
		(primitive_site SLICE_X37Y29 SLICEL internal 45)
	)
	(tile 56 62 INT_X23Y29 INT 1
		(primitive_site TIEOFF_X23Y29 TIEOFF internal 3)
	)
	(tile 56 63 CLBLL_X23Y29 CLBLL 2
		(primitive_site SLICE_X38Y29 SLICEL internal 45)
		(primitive_site SLICE_X39Y29 SLICEL internal 45)
	)
	(tile 56 64 INT_X24Y29 INT 1
		(primitive_site TIEOFF_X24Y29 TIEOFF internal 3)
	)
	(tile 56 65 CLBLM_X24Y29 CLBLM 2
		(primitive_site SLICE_X40Y29 SLICEM internal 50)
		(primitive_site SLICE_X41Y29 SLICEL internal 45)
	)
	(tile 56 66 INT_X25Y29 INT 1
		(primitive_site TIEOFF_X25Y29 TIEOFF internal 3)
	)
	(tile 56 67 CLBLL_X25Y29 CLBLL 2
		(primitive_site SLICE_X42Y29 SLICEL internal 45)
		(primitive_site SLICE_X43Y29 SLICEL internal 45)
	)
	(tile 56 68 CFG_VBRK_X25Y29 CFG_VBRK 0
	)
	(tile 56 69 INT_X26Y29 INT 1
		(primitive_site TIEOFF_X26Y29 TIEOFF internal 3)
	)
	(tile 56 70 INT_INTERFACE_X26Y29 INT_INTERFACE 0
	)
	(tile 56 71 NULL_X71Y32 NULL 0
	)
	(tile 56 72 INT_X27Y29 INT 1
		(primitive_site TIEOFF_X27Y29 TIEOFF internal 3)
	)
	(tile 56 73 CLBLM_X27Y29 CLBLM 2
		(primitive_site SLICE_X44Y29 SLICEM internal 50)
		(primitive_site SLICE_X45Y29 SLICEL internal 45)
	)
	(tile 56 74 INT_X28Y29 INT 1
		(primitive_site TIEOFF_X28Y29 TIEOFF internal 3)
	)
	(tile 56 75 CLBLL_X28Y29 CLBLL 2
		(primitive_site SLICE_X46Y29 SLICEL internal 45)
		(primitive_site SLICE_X47Y29 SLICEL internal 45)
	)
	(tile 56 76 INT_X29Y29 INT 1
		(primitive_site TIEOFF_X29Y29 TIEOFF internal 3)
	)
	(tile 56 77 CLBLM_X29Y29 CLBLM 2
		(primitive_site SLICE_X48Y29 SLICEM internal 50)
		(primitive_site SLICE_X49Y29 SLICEL internal 45)
	)
	(tile 56 78 INT_X30Y29 INT 1
		(primitive_site TIEOFF_X30Y29 TIEOFF internal 3)
	)
	(tile 56 79 CLBLL_X30Y29 CLBLL 2
		(primitive_site SLICE_X50Y29 SLICEL internal 45)
		(primitive_site SLICE_X51Y29 SLICEL internal 45)
	)
	(tile 56 80 CFG_VBRK_X30Y29 CFG_VBRK 0
	)
	(tile 56 81 INT_X31Y29 INT 1
		(primitive_site TIEOFF_X31Y29 TIEOFF internal 3)
	)
	(tile 56 82 INT_INTERFACE_X31Y29 INT_INTERFACE 0
	)
	(tile 56 83 INT_BUFS_L_X31Y29 INT_BUFS_L 0
	)
	(tile 56 84 IOI_X31Y29 IOI 6
		(primitive_site OLOGIC_X2Y58 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y58 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y58 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y59 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y59 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y59 ILOGIC internal 24)
	)
	(tile 56 85 RIOB_X31Y29 RIOB 2
		(primitive_site IOB_X2Y58 IOBS unbonded 7)
		(primitive_site IOB_X2Y59 IOBM unbonded 7)
	)
	(tile 56 86 INT_BUFS_R_X32Y29 INT_BUFS_R 0
	)
	(tile 56 87 CFG_VBRK_X32Y29 CFG_VBRK 0
	)
	(tile 56 88 INT_X32Y29 INT 1
		(primitive_site TIEOFF_X32Y29 TIEOFF internal 3)
	)
	(tile 56 89 CLBLM_X32Y29 CLBLM 2
		(primitive_site SLICE_X52Y29 SLICEM internal 50)
		(primitive_site SLICE_X53Y29 SLICEL internal 45)
	)
	(tile 56 90 INT_X33Y29 INT 1
		(primitive_site TIEOFF_X33Y29 TIEOFF internal 3)
	)
	(tile 56 91 CLBLL_X33Y29 CLBLL 2
		(primitive_site SLICE_X54Y29 SLICEL internal 45)
		(primitive_site SLICE_X55Y29 SLICEL internal 45)
	)
	(tile 56 92 INT_X34Y29 INT 1
		(primitive_site TIEOFF_X34Y29 TIEOFF internal 3)
	)
	(tile 56 93 CLBLM_X34Y29 CLBLM 2
		(primitive_site SLICE_X56Y29 SLICEM internal 50)
		(primitive_site SLICE_X57Y29 SLICEL internal 45)
	)
	(tile 56 94 INT_X35Y29 INT 1
		(primitive_site TIEOFF_X35Y29 TIEOFF internal 3)
	)
	(tile 56 95 CLBLL_X35Y29 CLBLL 2
		(primitive_site SLICE_X58Y29 SLICEL internal 45)
		(primitive_site SLICE_X59Y29 SLICEL internal 45)
	)
	(tile 56 96 INT_X36Y29 INT 1
		(primitive_site TIEOFF_X36Y29 TIEOFF internal 3)
	)
	(tile 56 97 PCIE_INT_INTERFACE_X36Y29 PCIE_INT_INTERFACE 0
	)
	(tile 56 98 NULL_X98Y32 NULL 0
	)
	(tile 56 99 CFG_VBRK_X36Y29 CFG_VBRK 0
	)
	(tile 56 100 INT_X37Y29 INT 1
		(primitive_site TIEOFF_X37Y29 TIEOFF internal 3)
	)
	(tile 56 101 GTP_INT_INTERFACE_X37Y29 GTP_INT_INTERFACE 0
	)
	(tile 56 102 R_TERM_INT_X37Y29 R_TERM_INT 0
	)
	(tile 56 103 NULL_X103Y32 NULL 0
	)
	(tile 57 0 LIOB_X0Y28 LIOB 2
		(primitive_site L13 IOBS bonded 7)
		(primitive_site M14 IOBM bonded 7)
	)
	(tile 57 1 L_TERM_INT_X0Y28 L_TERM_INT 0
	)
	(tile 57 2 INT_X0Y28 INT 1
		(primitive_site TIEOFF_X0Y28 TIEOFF internal 3)
	)
	(tile 57 3 INT_INTERFACE_X0Y28 INT_INTERFACE 0
	)
	(tile 57 4 IOI_X0Y28 IOI 6
		(primitive_site OLOGIC_X0Y56 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y56 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y56 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y57 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y57 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y57 ILOGIC internal 24)
	)
	(tile 57 5 INT_X1Y28 INT 1
		(primitive_site TIEOFF_X1Y28 TIEOFF internal 3)
	)
	(tile 57 6 CLBLM_X1Y28 CLBLM 2
		(primitive_site SLICE_X0Y28 SLICEM internal 50)
		(primitive_site SLICE_X1Y28 SLICEL internal 45)
	)
	(tile 57 7 INT_X2Y28 INT 1
		(primitive_site TIEOFF_X2Y28 TIEOFF internal 3)
	)
	(tile 57 8 CLBLL_X2Y28 CLBLL 2
		(primitive_site SLICE_X2Y28 SLICEL internal 45)
		(primitive_site SLICE_X3Y28 SLICEL internal 45)
	)
	(tile 57 9 CFG_VBRK_X2Y28 CFG_VBRK 0
	)
	(tile 57 10 INT_X3Y28 INT 1
		(primitive_site TIEOFF_X3Y28 TIEOFF internal 3)
	)
	(tile 57 11 CLBLM_X3Y28 CLBLM 2
		(primitive_site SLICE_X4Y28 SLICEM internal 50)
		(primitive_site SLICE_X5Y28 SLICEL internal 45)
	)
	(tile 57 12 INT_X4Y28 INT 1
		(primitive_site TIEOFF_X4Y28 TIEOFF internal 3)
	)
	(tile 57 13 CLBLL_X4Y28 CLBLL 2
		(primitive_site SLICE_X6Y28 SLICEL internal 45)
		(primitive_site SLICE_X7Y28 SLICEL internal 45)
	)
	(tile 57 14 INT_X5Y28 INT 1
		(primitive_site TIEOFF_X5Y28 TIEOFF internal 3)
	)
	(tile 57 15 INT_INTERFACE_X5Y28 INT_INTERFACE 0
	)
	(tile 57 16 NULL_X16Y31 NULL 0
	)
	(tile 57 17 CFG_VBRK_X5Y28 CFG_VBRK 0
	)
	(tile 57 18 INT_X6Y28 INT 1
		(primitive_site TIEOFF_X6Y28 TIEOFF internal 3)
	)
	(tile 57 19 CLBLM_X6Y28 CLBLM 2
		(primitive_site SLICE_X8Y28 SLICEM internal 50)
		(primitive_site SLICE_X9Y28 SLICEL internal 45)
	)
	(tile 57 20 INT_X7Y28 INT 1
		(primitive_site TIEOFF_X7Y28 TIEOFF internal 3)
	)
	(tile 57 21 CLBLM_X7Y28 CLBLM 2
		(primitive_site SLICE_X10Y28 SLICEM internal 50)
		(primitive_site SLICE_X11Y28 SLICEL internal 45)
	)
	(tile 57 22 INT_X8Y28 INT 1
		(primitive_site TIEOFF_X8Y28 TIEOFF internal 3)
	)
	(tile 57 23 INT_INTERFACE_X8Y28 INT_INTERFACE 0
	)
	(tile 57 24 NULL_X24Y31 NULL 0
	)
	(tile 57 25 CFG_VBRK_X8Y28 CFG_VBRK 0
	)
	(tile 57 26 INT_X9Y28 INT 1
		(primitive_site TIEOFF_X9Y28 TIEOFF internal 3)
	)
	(tile 57 27 CLBLM_X9Y28 CLBLM 2
		(primitive_site SLICE_X12Y28 SLICEM internal 50)
		(primitive_site SLICE_X13Y28 SLICEL internal 45)
	)
	(tile 57 28 INT_X10Y28 INT 1
		(primitive_site TIEOFF_X10Y28 TIEOFF internal 3)
	)
	(tile 57 29 CLBLL_X10Y28 CLBLL 2
		(primitive_site SLICE_X14Y28 SLICEL internal 45)
		(primitive_site SLICE_X15Y28 SLICEL internal 45)
	)
	(tile 57 30 INT_X11Y28 INT 1
		(primitive_site TIEOFF_X11Y28 TIEOFF internal 3)
	)
	(tile 57 31 CLBLM_X11Y28 CLBLM 2
		(primitive_site SLICE_X16Y28 SLICEM internal 50)
		(primitive_site SLICE_X17Y28 SLICEL internal 45)
	)
	(tile 57 32 INT_X12Y28 INT 1
		(primitive_site TIEOFF_X12Y28 TIEOFF internal 3)
	)
	(tile 57 33 CLBLL_X12Y28 CLBLL 2
		(primitive_site SLICE_X18Y28 SLICEL internal 45)
		(primitive_site SLICE_X19Y28 SLICEL internal 45)
	)
	(tile 57 34 CFG_VBRK_X12Y28 CFG_VBRK 0
	)
	(tile 57 35 INT_X13Y28 INT 1
		(primitive_site TIEOFF_X13Y28 TIEOFF internal 3)
	)
	(tile 57 36 CLBLM_X13Y28 CLBLM 2
		(primitive_site SLICE_X20Y28 SLICEM internal 50)
		(primitive_site SLICE_X21Y28 SLICEL internal 45)
	)
	(tile 57 37 INT_X14Y28 INT 1
		(primitive_site TIEOFF_X14Y28 TIEOFF internal 3)
	)
	(tile 57 38 CLBLL_X14Y28 CLBLL 2
		(primitive_site SLICE_X22Y28 SLICEL internal 45)
		(primitive_site SLICE_X23Y28 SLICEL internal 45)
	)
	(tile 57 39 INT_X15Y28 INT 1
		(primitive_site TIEOFF_X15Y28 TIEOFF internal 3)
	)
	(tile 57 40 CLBLM_X15Y28 CLBLM 2
		(primitive_site SLICE_X24Y28 SLICEM internal 50)
		(primitive_site SLICE_X25Y28 SLICEL internal 45)
	)
	(tile 57 41 INT_X16Y28 INT 1
		(primitive_site TIEOFF_X16Y28 TIEOFF internal 3)
	)
	(tile 57 42 CLBLL_X16Y28 CLBLL 2
		(primitive_site SLICE_X26Y28 SLICEL internal 45)
		(primitive_site SLICE_X27Y28 SLICEL internal 45)
	)
	(tile 57 43 CFG_VBRK_X16Y28 CFG_VBRK 0
	)
	(tile 57 44 INT_X17Y28 INT 1
		(primitive_site TIEOFF_X17Y28 TIEOFF internal 3)
	)
	(tile 57 45 INT_INTERFACE_X17Y28 INT_INTERFACE 0
	)
	(tile 57 46 INT_BUFS_L_X17Y28 INT_BUFS_L 0
	)
	(tile 57 47 IOI_X17Y28 IOI 6
		(primitive_site OLOGIC_X1Y56 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y56 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y56 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y57 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y57 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y57 ILOGIC internal 24)
	)
	(tile 57 48 CIOB_X17Y28 CIOB 2
		(primitive_site U1 IOBS bonded 7)
		(primitive_site V1 IOBM bonded 7)
	)
	(tile 57 49 CLKV_X17Y28 CLKV 0
	)
	(tile 57 50 INT_BUFS_R_X18Y28 INT_BUFS_R 0
	)
	(tile 57 51 INT_X18Y28 INT 1
		(primitive_site TIEOFF_X18Y28 TIEOFF internal 3)
	)
	(tile 57 52 CLBLM_X18Y28 CLBLM 2
		(primitive_site SLICE_X28Y28 SLICEM internal 50)
		(primitive_site SLICE_X29Y28 SLICEL internal 45)
	)
	(tile 57 53 INT_X19Y28 INT 1
		(primitive_site TIEOFF_X19Y28 TIEOFF internal 3)
	)
	(tile 57 54 CLBLL_X19Y28 CLBLL 2
		(primitive_site SLICE_X30Y28 SLICEL internal 45)
		(primitive_site SLICE_X31Y28 SLICEL internal 45)
	)
	(tile 57 55 INT_X20Y28 INT 1
		(primitive_site TIEOFF_X20Y28 TIEOFF internal 3)
	)
	(tile 57 56 CLBLM_X20Y28 CLBLM 2
		(primitive_site SLICE_X32Y28 SLICEM internal 50)
		(primitive_site SLICE_X33Y28 SLICEL internal 45)
	)
	(tile 57 57 INT_X21Y28 INT 1
		(primitive_site TIEOFF_X21Y28 TIEOFF internal 3)
	)
	(tile 57 58 CLBLL_X21Y28 CLBLL 2
		(primitive_site SLICE_X34Y28 SLICEL internal 45)
		(primitive_site SLICE_X35Y28 SLICEL internal 45)
	)
	(tile 57 59 CFG_VBRK_X21Y28 CFG_VBRK 0
	)
	(tile 57 60 INT_X22Y28 INT 1
		(primitive_site TIEOFF_X22Y28 TIEOFF internal 3)
	)
	(tile 57 61 CLBLM_X22Y28 CLBLM 2
		(primitive_site SLICE_X36Y28 SLICEM internal 50)
		(primitive_site SLICE_X37Y28 SLICEL internal 45)
	)
	(tile 57 62 INT_X23Y28 INT 1
		(primitive_site TIEOFF_X23Y28 TIEOFF internal 3)
	)
	(tile 57 63 CLBLL_X23Y28 CLBLL 2
		(primitive_site SLICE_X38Y28 SLICEL internal 45)
		(primitive_site SLICE_X39Y28 SLICEL internal 45)
	)
	(tile 57 64 INT_X24Y28 INT 1
		(primitive_site TIEOFF_X24Y28 TIEOFF internal 3)
	)
	(tile 57 65 CLBLM_X24Y28 CLBLM 2
		(primitive_site SLICE_X40Y28 SLICEM internal 50)
		(primitive_site SLICE_X41Y28 SLICEL internal 45)
	)
	(tile 57 66 INT_X25Y28 INT 1
		(primitive_site TIEOFF_X25Y28 TIEOFF internal 3)
	)
	(tile 57 67 CLBLL_X25Y28 CLBLL 2
		(primitive_site SLICE_X42Y28 SLICEL internal 45)
		(primitive_site SLICE_X43Y28 SLICEL internal 45)
	)
	(tile 57 68 CFG_VBRK_X25Y28 CFG_VBRK 0
	)
	(tile 57 69 INT_X26Y28 INT 1
		(primitive_site TIEOFF_X26Y28 TIEOFF internal 3)
	)
	(tile 57 70 INT_INTERFACE_X26Y28 INT_INTERFACE 0
	)
	(tile 57 71 NULL_X71Y31 NULL 0
	)
	(tile 57 72 INT_X27Y28 INT 1
		(primitive_site TIEOFF_X27Y28 TIEOFF internal 3)
	)
	(tile 57 73 CLBLM_X27Y28 CLBLM 2
		(primitive_site SLICE_X44Y28 SLICEM internal 50)
		(primitive_site SLICE_X45Y28 SLICEL internal 45)
	)
	(tile 57 74 INT_X28Y28 INT 1
		(primitive_site TIEOFF_X28Y28 TIEOFF internal 3)
	)
	(tile 57 75 CLBLL_X28Y28 CLBLL 2
		(primitive_site SLICE_X46Y28 SLICEL internal 45)
		(primitive_site SLICE_X47Y28 SLICEL internal 45)
	)
	(tile 57 76 INT_X29Y28 INT 1
		(primitive_site TIEOFF_X29Y28 TIEOFF internal 3)
	)
	(tile 57 77 CLBLM_X29Y28 CLBLM 2
		(primitive_site SLICE_X48Y28 SLICEM internal 50)
		(primitive_site SLICE_X49Y28 SLICEL internal 45)
	)
	(tile 57 78 INT_X30Y28 INT 1
		(primitive_site TIEOFF_X30Y28 TIEOFF internal 3)
	)
	(tile 57 79 CLBLL_X30Y28 CLBLL 2
		(primitive_site SLICE_X50Y28 SLICEL internal 45)
		(primitive_site SLICE_X51Y28 SLICEL internal 45)
	)
	(tile 57 80 CFG_VBRK_X30Y28 CFG_VBRK 0
	)
	(tile 57 81 INT_X31Y28 INT 1
		(primitive_site TIEOFF_X31Y28 TIEOFF internal 3)
	)
	(tile 57 82 INT_INTERFACE_X31Y28 INT_INTERFACE 0
	)
	(tile 57 83 INT_BUFS_L_X31Y28 INT_BUFS_L 0
	)
	(tile 57 84 IOI_X31Y28 IOI 6
		(primitive_site OLOGIC_X2Y56 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y56 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y56 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y57 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y57 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y57 ILOGIC internal 24)
	)
	(tile 57 85 RIOB_X31Y28 RIOB 2
		(primitive_site IOB_X2Y56 IOBS unbonded 7)
		(primitive_site IOB_X2Y57 IOBM unbonded 7)
	)
	(tile 57 86 INT_BUFS_R_X32Y28 INT_BUFS_R 0
	)
	(tile 57 87 CFG_VBRK_X32Y28 CFG_VBRK 0
	)
	(tile 57 88 INT_X32Y28 INT 1
		(primitive_site TIEOFF_X32Y28 TIEOFF internal 3)
	)
	(tile 57 89 CLBLM_X32Y28 CLBLM 2
		(primitive_site SLICE_X52Y28 SLICEM internal 50)
		(primitive_site SLICE_X53Y28 SLICEL internal 45)
	)
	(tile 57 90 INT_X33Y28 INT 1
		(primitive_site TIEOFF_X33Y28 TIEOFF internal 3)
	)
	(tile 57 91 CLBLL_X33Y28 CLBLL 2
		(primitive_site SLICE_X54Y28 SLICEL internal 45)
		(primitive_site SLICE_X55Y28 SLICEL internal 45)
	)
	(tile 57 92 INT_X34Y28 INT 1
		(primitive_site TIEOFF_X34Y28 TIEOFF internal 3)
	)
	(tile 57 93 CLBLM_X34Y28 CLBLM 2
		(primitive_site SLICE_X56Y28 SLICEM internal 50)
		(primitive_site SLICE_X57Y28 SLICEL internal 45)
	)
	(tile 57 94 INT_X35Y28 INT 1
		(primitive_site TIEOFF_X35Y28 TIEOFF internal 3)
	)
	(tile 57 95 CLBLL_X35Y28 CLBLL 2
		(primitive_site SLICE_X58Y28 SLICEL internal 45)
		(primitive_site SLICE_X59Y28 SLICEL internal 45)
	)
	(tile 57 96 INT_X36Y28 INT 1
		(primitive_site TIEOFF_X36Y28 TIEOFF internal 3)
	)
	(tile 57 97 PCIE_INT_INTERFACE_X36Y28 PCIE_INT_INTERFACE 0
	)
	(tile 57 98 NULL_X98Y31 NULL 0
	)
	(tile 57 99 CFG_VBRK_X36Y28 CFG_VBRK 0
	)
	(tile 57 100 INT_X37Y28 INT 1
		(primitive_site TIEOFF_X37Y28 TIEOFF internal 3)
	)
	(tile 57 101 GTP_INT_INTERFACE_X37Y28 GTP_INT_INTERFACE 0
	)
	(tile 57 102 R_TERM_INT_X37Y28 R_TERM_INT 0
	)
	(tile 57 103 NULL_X103Y31 NULL 0
	)
	(tile 58 0 LIOB_X0Y27 LIOB 2
		(primitive_site N17 IOBS bonded 7)
		(primitive_site P18 IOBM bonded 7)
	)
	(tile 58 1 L_TERM_INT_X0Y27 L_TERM_INT 0
	)
	(tile 58 2 INT_X0Y27 INT 1
		(primitive_site TIEOFF_X0Y27 TIEOFF internal 3)
	)
	(tile 58 3 INT_INTERFACE_X0Y27 INT_INTERFACE 0
	)
	(tile 58 4 IOI_X0Y27 IOI 6
		(primitive_site OLOGIC_X0Y54 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y54 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y54 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y55 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y55 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y55 ILOGIC internal 24)
	)
	(tile 58 5 INT_X1Y27 INT 1
		(primitive_site TIEOFF_X1Y27 TIEOFF internal 3)
	)
	(tile 58 6 CLBLM_X1Y27 CLBLM 2
		(primitive_site SLICE_X0Y27 SLICEM internal 50)
		(primitive_site SLICE_X1Y27 SLICEL internal 45)
	)
	(tile 58 7 INT_X2Y27 INT 1
		(primitive_site TIEOFF_X2Y27 TIEOFF internal 3)
	)
	(tile 58 8 CLBLL_X2Y27 CLBLL 2
		(primitive_site SLICE_X2Y27 SLICEL internal 45)
		(primitive_site SLICE_X3Y27 SLICEL internal 45)
	)
	(tile 58 9 CFG_VBRK_X2Y27 CFG_VBRK 0
	)
	(tile 58 10 INT_X3Y27 INT 1
		(primitive_site TIEOFF_X3Y27 TIEOFF internal 3)
	)
	(tile 58 11 CLBLM_X3Y27 CLBLM 2
		(primitive_site SLICE_X4Y27 SLICEM internal 50)
		(primitive_site SLICE_X5Y27 SLICEL internal 45)
	)
	(tile 58 12 INT_X4Y27 INT 1
		(primitive_site TIEOFF_X4Y27 TIEOFF internal 3)
	)
	(tile 58 13 CLBLL_X4Y27 CLBLL 2
		(primitive_site SLICE_X6Y27 SLICEL internal 45)
		(primitive_site SLICE_X7Y27 SLICEL internal 45)
	)
	(tile 58 14 INT_X5Y27 INT 1
		(primitive_site TIEOFF_X5Y27 TIEOFF internal 3)
	)
	(tile 58 15 INT_INTERFACE_X5Y27 INT_INTERFACE 0
	)
	(tile 58 16 NULL_X16Y30 NULL 0
	)
	(tile 58 17 CFG_VBRK_X5Y27 CFG_VBRK 0
	)
	(tile 58 18 INT_X6Y27 INT 1
		(primitive_site TIEOFF_X6Y27 TIEOFF internal 3)
	)
	(tile 58 19 CLBLM_X6Y27 CLBLM 2
		(primitive_site SLICE_X8Y27 SLICEM internal 50)
		(primitive_site SLICE_X9Y27 SLICEL internal 45)
	)
	(tile 58 20 INT_X7Y27 INT 1
		(primitive_site TIEOFF_X7Y27 TIEOFF internal 3)
	)
	(tile 58 21 CLBLM_X7Y27 CLBLM 2
		(primitive_site SLICE_X10Y27 SLICEM internal 50)
		(primitive_site SLICE_X11Y27 SLICEL internal 45)
	)
	(tile 58 22 INT_X8Y27 INT 1
		(primitive_site TIEOFF_X8Y27 TIEOFF internal 3)
	)
	(tile 58 23 INT_INTERFACE_X8Y27 INT_INTERFACE 0
	)
	(tile 58 24 NULL_X24Y30 NULL 0
	)
	(tile 58 25 CFG_VBRK_X8Y27 CFG_VBRK 0
	)
	(tile 58 26 INT_X9Y27 INT 1
		(primitive_site TIEOFF_X9Y27 TIEOFF internal 3)
	)
	(tile 58 27 CLBLM_X9Y27 CLBLM 2
		(primitive_site SLICE_X12Y27 SLICEM internal 50)
		(primitive_site SLICE_X13Y27 SLICEL internal 45)
	)
	(tile 58 28 INT_X10Y27 INT 1
		(primitive_site TIEOFF_X10Y27 TIEOFF internal 3)
	)
	(tile 58 29 CLBLL_X10Y27 CLBLL 2
		(primitive_site SLICE_X14Y27 SLICEL internal 45)
		(primitive_site SLICE_X15Y27 SLICEL internal 45)
	)
	(tile 58 30 INT_X11Y27 INT 1
		(primitive_site TIEOFF_X11Y27 TIEOFF internal 3)
	)
	(tile 58 31 CLBLM_X11Y27 CLBLM 2
		(primitive_site SLICE_X16Y27 SLICEM internal 50)
		(primitive_site SLICE_X17Y27 SLICEL internal 45)
	)
	(tile 58 32 INT_X12Y27 INT 1
		(primitive_site TIEOFF_X12Y27 TIEOFF internal 3)
	)
	(tile 58 33 CLBLL_X12Y27 CLBLL 2
		(primitive_site SLICE_X18Y27 SLICEL internal 45)
		(primitive_site SLICE_X19Y27 SLICEL internal 45)
	)
	(tile 58 34 CFG_VBRK_X12Y27 CFG_VBRK 0
	)
	(tile 58 35 INT_X13Y27 INT 1
		(primitive_site TIEOFF_X13Y27 TIEOFF internal 3)
	)
	(tile 58 36 CLBLM_X13Y27 CLBLM 2
		(primitive_site SLICE_X20Y27 SLICEM internal 50)
		(primitive_site SLICE_X21Y27 SLICEL internal 45)
	)
	(tile 58 37 INT_X14Y27 INT 1
		(primitive_site TIEOFF_X14Y27 TIEOFF internal 3)
	)
	(tile 58 38 CLBLL_X14Y27 CLBLL 2
		(primitive_site SLICE_X22Y27 SLICEL internal 45)
		(primitive_site SLICE_X23Y27 SLICEL internal 45)
	)
	(tile 58 39 INT_X15Y27 INT 1
		(primitive_site TIEOFF_X15Y27 TIEOFF internal 3)
	)
	(tile 58 40 CLBLM_X15Y27 CLBLM 2
		(primitive_site SLICE_X24Y27 SLICEM internal 50)
		(primitive_site SLICE_X25Y27 SLICEL internal 45)
	)
	(tile 58 41 INT_X16Y27 INT 1
		(primitive_site TIEOFF_X16Y27 TIEOFF internal 3)
	)
	(tile 58 42 CLBLL_X16Y27 CLBLL 2
		(primitive_site SLICE_X26Y27 SLICEL internal 45)
		(primitive_site SLICE_X27Y27 SLICEL internal 45)
	)
	(tile 58 43 CFG_VBRK_X16Y27 CFG_VBRK 0
	)
	(tile 58 44 INT_X17Y27 INT 1
		(primitive_site TIEOFF_X17Y27 TIEOFF internal 3)
	)
	(tile 58 45 INT_INTERFACE_X17Y27 INT_INTERFACE 0
	)
	(tile 58 46 INT_BUFS_L_X17Y27 INT_BUFS_L 0
	)
	(tile 58 47 IOI_X17Y27 IOI 6
		(primitive_site OLOGIC_X1Y54 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y54 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y54 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y55 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y55 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y55 ILOGIC internal 24)
	)
	(tile 58 48 CIOB_X17Y27 CIOB 2
		(primitive_site P3 IOBS bonded 7)
		(primitive_site P2 IOBM bonded 7)
	)
	(tile 58 49 CLKV_X17Y27 CLKV 0
	)
	(tile 58 50 INT_BUFS_R_X18Y27 INT_BUFS_R 0
	)
	(tile 58 51 INT_X18Y27 INT 1
		(primitive_site TIEOFF_X18Y27 TIEOFF internal 3)
	)
	(tile 58 52 CLBLM_X18Y27 CLBLM 2
		(primitive_site SLICE_X28Y27 SLICEM internal 50)
		(primitive_site SLICE_X29Y27 SLICEL internal 45)
	)
	(tile 58 53 INT_X19Y27 INT 1
		(primitive_site TIEOFF_X19Y27 TIEOFF internal 3)
	)
	(tile 58 54 CLBLL_X19Y27 CLBLL 2
		(primitive_site SLICE_X30Y27 SLICEL internal 45)
		(primitive_site SLICE_X31Y27 SLICEL internal 45)
	)
	(tile 58 55 INT_X20Y27 INT 1
		(primitive_site TIEOFF_X20Y27 TIEOFF internal 3)
	)
	(tile 58 56 CLBLM_X20Y27 CLBLM 2
		(primitive_site SLICE_X32Y27 SLICEM internal 50)
		(primitive_site SLICE_X33Y27 SLICEL internal 45)
	)
	(tile 58 57 INT_X21Y27 INT 1
		(primitive_site TIEOFF_X21Y27 TIEOFF internal 3)
	)
	(tile 58 58 CLBLL_X21Y27 CLBLL 2
		(primitive_site SLICE_X34Y27 SLICEL internal 45)
		(primitive_site SLICE_X35Y27 SLICEL internal 45)
	)
	(tile 58 59 CFG_VBRK_X21Y27 CFG_VBRK 0
	)
	(tile 58 60 INT_X22Y27 INT 1
		(primitive_site TIEOFF_X22Y27 TIEOFF internal 3)
	)
	(tile 58 61 CLBLM_X22Y27 CLBLM 2
		(primitive_site SLICE_X36Y27 SLICEM internal 50)
		(primitive_site SLICE_X37Y27 SLICEL internal 45)
	)
	(tile 58 62 INT_X23Y27 INT 1
		(primitive_site TIEOFF_X23Y27 TIEOFF internal 3)
	)
	(tile 58 63 CLBLL_X23Y27 CLBLL 2
		(primitive_site SLICE_X38Y27 SLICEL internal 45)
		(primitive_site SLICE_X39Y27 SLICEL internal 45)
	)
	(tile 58 64 INT_X24Y27 INT 1
		(primitive_site TIEOFF_X24Y27 TIEOFF internal 3)
	)
	(tile 58 65 CLBLM_X24Y27 CLBLM 2
		(primitive_site SLICE_X40Y27 SLICEM internal 50)
		(primitive_site SLICE_X41Y27 SLICEL internal 45)
	)
	(tile 58 66 INT_X25Y27 INT 1
		(primitive_site TIEOFF_X25Y27 TIEOFF internal 3)
	)
	(tile 58 67 CLBLL_X25Y27 CLBLL 2
		(primitive_site SLICE_X42Y27 SLICEL internal 45)
		(primitive_site SLICE_X43Y27 SLICEL internal 45)
	)
	(tile 58 68 CFG_VBRK_X25Y27 CFG_VBRK 0
	)
	(tile 58 69 INT_X26Y27 INT 1
		(primitive_site TIEOFF_X26Y27 TIEOFF internal 3)
	)
	(tile 58 70 INT_INTERFACE_X26Y27 INT_INTERFACE 0
	)
	(tile 58 71 NULL_X71Y30 NULL 0
	)
	(tile 58 72 INT_X27Y27 INT 1
		(primitive_site TIEOFF_X27Y27 TIEOFF internal 3)
	)
	(tile 58 73 CLBLM_X27Y27 CLBLM 2
		(primitive_site SLICE_X44Y27 SLICEM internal 50)
		(primitive_site SLICE_X45Y27 SLICEL internal 45)
	)
	(tile 58 74 INT_X28Y27 INT 1
		(primitive_site TIEOFF_X28Y27 TIEOFF internal 3)
	)
	(tile 58 75 CLBLL_X28Y27 CLBLL 2
		(primitive_site SLICE_X46Y27 SLICEL internal 45)
		(primitive_site SLICE_X47Y27 SLICEL internal 45)
	)
	(tile 58 76 INT_X29Y27 INT 1
		(primitive_site TIEOFF_X29Y27 TIEOFF internal 3)
	)
	(tile 58 77 CLBLM_X29Y27 CLBLM 2
		(primitive_site SLICE_X48Y27 SLICEM internal 50)
		(primitive_site SLICE_X49Y27 SLICEL internal 45)
	)
	(tile 58 78 INT_X30Y27 INT 1
		(primitive_site TIEOFF_X30Y27 TIEOFF internal 3)
	)
	(tile 58 79 CLBLL_X30Y27 CLBLL 2
		(primitive_site SLICE_X50Y27 SLICEL internal 45)
		(primitive_site SLICE_X51Y27 SLICEL internal 45)
	)
	(tile 58 80 CFG_VBRK_X30Y27 CFG_VBRK 0
	)
	(tile 58 81 INT_X31Y27 INT 1
		(primitive_site TIEOFF_X31Y27 TIEOFF internal 3)
	)
	(tile 58 82 INT_INTERFACE_X31Y27 INT_INTERFACE 0
	)
	(tile 58 83 INT_BUFS_L_X31Y27 INT_BUFS_L 0
	)
	(tile 58 84 IOI_X31Y27 IOI 6
		(primitive_site OLOGIC_X2Y54 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y54 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y54 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y55 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y55 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y55 ILOGIC internal 24)
	)
	(tile 58 85 RIOB_X31Y27 RIOB 2
		(primitive_site IOB_X2Y54 IOBS unbonded 7)
		(primitive_site IOB_X2Y55 IOBM unbonded 7)
	)
	(tile 58 86 INT_BUFS_R_X32Y27 INT_BUFS_R 0
	)
	(tile 58 87 CFG_VBRK_X32Y27 CFG_VBRK 0
	)
	(tile 58 88 INT_X32Y27 INT 1
		(primitive_site TIEOFF_X32Y27 TIEOFF internal 3)
	)
	(tile 58 89 CLBLM_X32Y27 CLBLM 2
		(primitive_site SLICE_X52Y27 SLICEM internal 50)
		(primitive_site SLICE_X53Y27 SLICEL internal 45)
	)
	(tile 58 90 INT_X33Y27 INT 1
		(primitive_site TIEOFF_X33Y27 TIEOFF internal 3)
	)
	(tile 58 91 CLBLL_X33Y27 CLBLL 2
		(primitive_site SLICE_X54Y27 SLICEL internal 45)
		(primitive_site SLICE_X55Y27 SLICEL internal 45)
	)
	(tile 58 92 INT_X34Y27 INT 1
		(primitive_site TIEOFF_X34Y27 TIEOFF internal 3)
	)
	(tile 58 93 CLBLM_X34Y27 CLBLM 2
		(primitive_site SLICE_X56Y27 SLICEM internal 50)
		(primitive_site SLICE_X57Y27 SLICEL internal 45)
	)
	(tile 58 94 INT_X35Y27 INT 1
		(primitive_site TIEOFF_X35Y27 TIEOFF internal 3)
	)
	(tile 58 95 CLBLL_X35Y27 CLBLL 2
		(primitive_site SLICE_X58Y27 SLICEL internal 45)
		(primitive_site SLICE_X59Y27 SLICEL internal 45)
	)
	(tile 58 96 INT_X36Y27 INT 1
		(primitive_site TIEOFF_X36Y27 TIEOFF internal 3)
	)
	(tile 58 97 PCIE_INT_INTERFACE_X36Y27 PCIE_INT_INTERFACE 0
	)
	(tile 58 98 NULL_X98Y30 NULL 0
	)
	(tile 58 99 CFG_VBRK_X36Y27 CFG_VBRK 0
	)
	(tile 58 100 INT_X37Y27 INT 1
		(primitive_site TIEOFF_X37Y27 TIEOFF internal 3)
	)
	(tile 58 101 GTP_INT_INTERFACE_X37Y27 GTP_INT_INTERFACE 0
	)
	(tile 58 102 R_TERM_INT_X37Y27 R_TERM_INT 0
	)
	(tile 58 103 NULL_X103Y30 NULL 0
	)
	(tile 59 0 LIOB_X0Y26 LIOB 2
		(primitive_site K14 IOBS bonded 7)
		(primitive_site L14 IOBM bonded 7)
	)
	(tile 59 1 L_TERM_INT_X0Y26 L_TERM_INT 0
	)
	(tile 59 2 INT_X0Y26 INT 1
		(primitive_site TIEOFF_X0Y26 TIEOFF internal 3)
	)
	(tile 59 3 INT_INTERFACE_X0Y26 INT_INTERFACE 0
	)
	(tile 59 4 IOI_X0Y26 IOI 6
		(primitive_site OLOGIC_X0Y52 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y52 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y52 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y53 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y53 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y53 ILOGIC internal 24)
	)
	(tile 59 5 INT_X1Y26 INT 1
		(primitive_site TIEOFF_X1Y26 TIEOFF internal 3)
	)
	(tile 59 6 CLBLM_X1Y26 CLBLM 2
		(primitive_site SLICE_X0Y26 SLICEM internal 50)
		(primitive_site SLICE_X1Y26 SLICEL internal 45)
	)
	(tile 59 7 INT_X2Y26 INT 1
		(primitive_site TIEOFF_X2Y26 TIEOFF internal 3)
	)
	(tile 59 8 CLBLL_X2Y26 CLBLL 2
		(primitive_site SLICE_X2Y26 SLICEL internal 45)
		(primitive_site SLICE_X3Y26 SLICEL internal 45)
	)
	(tile 59 9 CFG_VBRK_X2Y26 CFG_VBRK 0
	)
	(tile 59 10 INT_X3Y26 INT 1
		(primitive_site TIEOFF_X3Y26 TIEOFF internal 3)
	)
	(tile 59 11 CLBLM_X3Y26 CLBLM 2
		(primitive_site SLICE_X4Y26 SLICEM internal 50)
		(primitive_site SLICE_X5Y26 SLICEL internal 45)
	)
	(tile 59 12 INT_X4Y26 INT 1
		(primitive_site TIEOFF_X4Y26 TIEOFF internal 3)
	)
	(tile 59 13 CLBLL_X4Y26 CLBLL 2
		(primitive_site SLICE_X6Y26 SLICEL internal 45)
		(primitive_site SLICE_X7Y26 SLICEL internal 45)
	)
	(tile 59 14 INT_X5Y26 INT 1
		(primitive_site TIEOFF_X5Y26 TIEOFF internal 3)
	)
	(tile 59 15 INT_INTERFACE_X5Y26 INT_INTERFACE 0
	)
	(tile 59 16 NULL_X16Y29 NULL 0
	)
	(tile 59 17 CFG_VBRK_X5Y26 CFG_VBRK 0
	)
	(tile 59 18 INT_X6Y26 INT 1
		(primitive_site TIEOFF_X6Y26 TIEOFF internal 3)
	)
	(tile 59 19 CLBLM_X6Y26 CLBLM 2
		(primitive_site SLICE_X8Y26 SLICEM internal 50)
		(primitive_site SLICE_X9Y26 SLICEL internal 45)
	)
	(tile 59 20 INT_X7Y26 INT 1
		(primitive_site TIEOFF_X7Y26 TIEOFF internal 3)
	)
	(tile 59 21 CLBLM_X7Y26 CLBLM 2
		(primitive_site SLICE_X10Y26 SLICEM internal 50)
		(primitive_site SLICE_X11Y26 SLICEL internal 45)
	)
	(tile 59 22 INT_X8Y26 INT 1
		(primitive_site TIEOFF_X8Y26 TIEOFF internal 3)
	)
	(tile 59 23 INT_INTERFACE_X8Y26 INT_INTERFACE 0
	)
	(tile 59 24 NULL_X24Y29 NULL 0
	)
	(tile 59 25 CFG_VBRK_X8Y26 CFG_VBRK 0
	)
	(tile 59 26 INT_X9Y26 INT 1
		(primitive_site TIEOFF_X9Y26 TIEOFF internal 3)
	)
	(tile 59 27 CLBLM_X9Y26 CLBLM 2
		(primitive_site SLICE_X12Y26 SLICEM internal 50)
		(primitive_site SLICE_X13Y26 SLICEL internal 45)
	)
	(tile 59 28 INT_X10Y26 INT 1
		(primitive_site TIEOFF_X10Y26 TIEOFF internal 3)
	)
	(tile 59 29 CLBLL_X10Y26 CLBLL 2
		(primitive_site SLICE_X14Y26 SLICEL internal 45)
		(primitive_site SLICE_X15Y26 SLICEL internal 45)
	)
	(tile 59 30 INT_X11Y26 INT 1
		(primitive_site TIEOFF_X11Y26 TIEOFF internal 3)
	)
	(tile 59 31 CLBLM_X11Y26 CLBLM 2
		(primitive_site SLICE_X16Y26 SLICEM internal 50)
		(primitive_site SLICE_X17Y26 SLICEL internal 45)
	)
	(tile 59 32 INT_X12Y26 INT 1
		(primitive_site TIEOFF_X12Y26 TIEOFF internal 3)
	)
	(tile 59 33 CLBLL_X12Y26 CLBLL 2
		(primitive_site SLICE_X18Y26 SLICEL internal 45)
		(primitive_site SLICE_X19Y26 SLICEL internal 45)
	)
	(tile 59 34 CFG_VBRK_X12Y26 CFG_VBRK 0
	)
	(tile 59 35 INT_X13Y26 INT 1
		(primitive_site TIEOFF_X13Y26 TIEOFF internal 3)
	)
	(tile 59 36 CLBLM_X13Y26 CLBLM 2
		(primitive_site SLICE_X20Y26 SLICEM internal 50)
		(primitive_site SLICE_X21Y26 SLICEL internal 45)
	)
	(tile 59 37 INT_X14Y26 INT 1
		(primitive_site TIEOFF_X14Y26 TIEOFF internal 3)
	)
	(tile 59 38 CLBLL_X14Y26 CLBLL 2
		(primitive_site SLICE_X22Y26 SLICEL internal 45)
		(primitive_site SLICE_X23Y26 SLICEL internal 45)
	)
	(tile 59 39 INT_X15Y26 INT 1
		(primitive_site TIEOFF_X15Y26 TIEOFF internal 3)
	)
	(tile 59 40 CLBLM_X15Y26 CLBLM 2
		(primitive_site SLICE_X24Y26 SLICEM internal 50)
		(primitive_site SLICE_X25Y26 SLICEL internal 45)
	)
	(tile 59 41 INT_X16Y26 INT 1
		(primitive_site TIEOFF_X16Y26 TIEOFF internal 3)
	)
	(tile 59 42 CLBLL_X16Y26 CLBLL 2
		(primitive_site SLICE_X26Y26 SLICEL internal 45)
		(primitive_site SLICE_X27Y26 SLICEL internal 45)
	)
	(tile 59 43 CFG_VBRK_X16Y26 CFG_VBRK 0
	)
	(tile 59 44 INT_X17Y26 INT 1
		(primitive_site TIEOFF_X17Y26 TIEOFF internal 3)
	)
	(tile 59 45 INT_INTERFACE_X17Y26 INT_INTERFACE 0
	)
	(tile 59 46 INT_BUFS_L_X17Y26 INT_BUFS_L 0
	)
	(tile 59 47 IOI_X17Y26 IOI 6
		(primitive_site OLOGIC_X1Y52 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y52 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y52 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y53 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y53 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y53 ILOGIC internal 24)
	)
	(tile 59 48 CIOB_X17Y26 CIOB 2
		(primitive_site V3 IOBS bonded 7)
		(primitive_site V2 IOBM bonded 7)
	)
	(tile 59 49 CLKV_X17Y26 CLKV 0
	)
	(tile 59 50 INT_BUFS_R_X18Y26 INT_BUFS_R 0
	)
	(tile 59 51 INT_X18Y26 INT 1
		(primitive_site TIEOFF_X18Y26 TIEOFF internal 3)
	)
	(tile 59 52 CLBLM_X18Y26 CLBLM 2
		(primitive_site SLICE_X28Y26 SLICEM internal 50)
		(primitive_site SLICE_X29Y26 SLICEL internal 45)
	)
	(tile 59 53 INT_X19Y26 INT 1
		(primitive_site TIEOFF_X19Y26 TIEOFF internal 3)
	)
	(tile 59 54 CLBLL_X19Y26 CLBLL 2
		(primitive_site SLICE_X30Y26 SLICEL internal 45)
		(primitive_site SLICE_X31Y26 SLICEL internal 45)
	)
	(tile 59 55 INT_X20Y26 INT 1
		(primitive_site TIEOFF_X20Y26 TIEOFF internal 3)
	)
	(tile 59 56 CLBLM_X20Y26 CLBLM 2
		(primitive_site SLICE_X32Y26 SLICEM internal 50)
		(primitive_site SLICE_X33Y26 SLICEL internal 45)
	)
	(tile 59 57 INT_X21Y26 INT 1
		(primitive_site TIEOFF_X21Y26 TIEOFF internal 3)
	)
	(tile 59 58 CLBLL_X21Y26 CLBLL 2
		(primitive_site SLICE_X34Y26 SLICEL internal 45)
		(primitive_site SLICE_X35Y26 SLICEL internal 45)
	)
	(tile 59 59 CFG_VBRK_X21Y26 CFG_VBRK 0
	)
	(tile 59 60 INT_X22Y26 INT 1
		(primitive_site TIEOFF_X22Y26 TIEOFF internal 3)
	)
	(tile 59 61 CLBLM_X22Y26 CLBLM 2
		(primitive_site SLICE_X36Y26 SLICEM internal 50)
		(primitive_site SLICE_X37Y26 SLICEL internal 45)
	)
	(tile 59 62 INT_X23Y26 INT 1
		(primitive_site TIEOFF_X23Y26 TIEOFF internal 3)
	)
	(tile 59 63 CLBLL_X23Y26 CLBLL 2
		(primitive_site SLICE_X38Y26 SLICEL internal 45)
		(primitive_site SLICE_X39Y26 SLICEL internal 45)
	)
	(tile 59 64 INT_X24Y26 INT 1
		(primitive_site TIEOFF_X24Y26 TIEOFF internal 3)
	)
	(tile 59 65 CLBLM_X24Y26 CLBLM 2
		(primitive_site SLICE_X40Y26 SLICEM internal 50)
		(primitive_site SLICE_X41Y26 SLICEL internal 45)
	)
	(tile 59 66 INT_X25Y26 INT 1
		(primitive_site TIEOFF_X25Y26 TIEOFF internal 3)
	)
	(tile 59 67 CLBLL_X25Y26 CLBLL 2
		(primitive_site SLICE_X42Y26 SLICEL internal 45)
		(primitive_site SLICE_X43Y26 SLICEL internal 45)
	)
	(tile 59 68 CFG_VBRK_X25Y26 CFG_VBRK 0
	)
	(tile 59 69 INT_X26Y26 INT 1
		(primitive_site TIEOFF_X26Y26 TIEOFF internal 3)
	)
	(tile 59 70 INT_INTERFACE_X26Y26 INT_INTERFACE 0
	)
	(tile 59 71 NULL_X71Y29 NULL 0
	)
	(tile 59 72 INT_X27Y26 INT 1
		(primitive_site TIEOFF_X27Y26 TIEOFF internal 3)
	)
	(tile 59 73 CLBLM_X27Y26 CLBLM 2
		(primitive_site SLICE_X44Y26 SLICEM internal 50)
		(primitive_site SLICE_X45Y26 SLICEL internal 45)
	)
	(tile 59 74 INT_X28Y26 INT 1
		(primitive_site TIEOFF_X28Y26 TIEOFF internal 3)
	)
	(tile 59 75 CLBLL_X28Y26 CLBLL 2
		(primitive_site SLICE_X46Y26 SLICEL internal 45)
		(primitive_site SLICE_X47Y26 SLICEL internal 45)
	)
	(tile 59 76 INT_X29Y26 INT 1
		(primitive_site TIEOFF_X29Y26 TIEOFF internal 3)
	)
	(tile 59 77 CLBLM_X29Y26 CLBLM 2
		(primitive_site SLICE_X48Y26 SLICEM internal 50)
		(primitive_site SLICE_X49Y26 SLICEL internal 45)
	)
	(tile 59 78 INT_X30Y26 INT 1
		(primitive_site TIEOFF_X30Y26 TIEOFF internal 3)
	)
	(tile 59 79 CLBLL_X30Y26 CLBLL 2
		(primitive_site SLICE_X50Y26 SLICEL internal 45)
		(primitive_site SLICE_X51Y26 SLICEL internal 45)
	)
	(tile 59 80 CFG_VBRK_X30Y26 CFG_VBRK 0
	)
	(tile 59 81 INT_X31Y26 INT 1
		(primitive_site TIEOFF_X31Y26 TIEOFF internal 3)
	)
	(tile 59 82 INT_INTERFACE_X31Y26 INT_INTERFACE 0
	)
	(tile 59 83 INT_BUFS_L_X31Y26 INT_BUFS_L 0
	)
	(tile 59 84 IOI_X31Y26 IOI 6
		(primitive_site OLOGIC_X2Y52 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y52 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y52 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y53 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y53 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y53 ILOGIC internal 24)
	)
	(tile 59 85 RIOB_X31Y26 RIOB 2
		(primitive_site IOB_X2Y52 IOBS unbonded 7)
		(primitive_site IOB_X2Y53 IOBM unbonded 7)
	)
	(tile 59 86 INT_BUFS_R_X32Y26 INT_BUFS_R 0
	)
	(tile 59 87 CFG_VBRK_X32Y26 CFG_VBRK 0
	)
	(tile 59 88 INT_X32Y26 INT 1
		(primitive_site TIEOFF_X32Y26 TIEOFF internal 3)
	)
	(tile 59 89 CLBLM_X32Y26 CLBLM 2
		(primitive_site SLICE_X52Y26 SLICEM internal 50)
		(primitive_site SLICE_X53Y26 SLICEL internal 45)
	)
	(tile 59 90 INT_X33Y26 INT 1
		(primitive_site TIEOFF_X33Y26 TIEOFF internal 3)
	)
	(tile 59 91 CLBLL_X33Y26 CLBLL 2
		(primitive_site SLICE_X54Y26 SLICEL internal 45)
		(primitive_site SLICE_X55Y26 SLICEL internal 45)
	)
	(tile 59 92 INT_X34Y26 INT 1
		(primitive_site TIEOFF_X34Y26 TIEOFF internal 3)
	)
	(tile 59 93 CLBLM_X34Y26 CLBLM 2
		(primitive_site SLICE_X56Y26 SLICEM internal 50)
		(primitive_site SLICE_X57Y26 SLICEL internal 45)
	)
	(tile 59 94 INT_X35Y26 INT 1
		(primitive_site TIEOFF_X35Y26 TIEOFF internal 3)
	)
	(tile 59 95 CLBLL_X35Y26 CLBLL 2
		(primitive_site SLICE_X58Y26 SLICEL internal 45)
		(primitive_site SLICE_X59Y26 SLICEL internal 45)
	)
	(tile 59 96 INT_X36Y26 INT 1
		(primitive_site TIEOFF_X36Y26 TIEOFF internal 3)
	)
	(tile 59 97 PCIE_INT_INTERFACE_X36Y26 PCIE_INT_INTERFACE 0
	)
	(tile 59 98 NULL_X98Y29 NULL 0
	)
	(tile 59 99 CFG_VBRK_X36Y26 CFG_VBRK 0
	)
	(tile 59 100 INT_X37Y26 INT 1
		(primitive_site TIEOFF_X37Y26 TIEOFF internal 3)
	)
	(tile 59 101 GTP_INT_INTERFACE_X37Y26 GTP_INT_INTERFACE 0
	)
	(tile 59 102 R_TERM_INT_X37Y26 R_TERM_INT 0
	)
	(tile 59 103 NULL_X103Y29 NULL 0
	)
	(tile 60 0 LIOB_X0Y25 LIOB 2
		(primitive_site P17 IOBS bonded 7)
		(primitive_site R17 IOBM bonded 7)
	)
	(tile 60 1 L_TERM_INT_X0Y25 L_TERM_INT 0
	)
	(tile 60 2 INT_X0Y25 INT 1
		(primitive_site TIEOFF_X0Y25 TIEOFF internal 3)
	)
	(tile 60 3 INT_INTERFACE_X0Y25 INT_INTERFACE 0
	)
	(tile 60 4 IOI_X0Y25 IOI 6
		(primitive_site OLOGIC_X0Y50 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y50 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y50 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y51 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y51 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y51 ILOGIC internal 24)
	)
	(tile 60 5 INT_X1Y25 INT 1
		(primitive_site TIEOFF_X1Y25 TIEOFF internal 3)
	)
	(tile 60 6 CLBLM_X1Y25 CLBLM 2
		(primitive_site SLICE_X0Y25 SLICEM internal 50)
		(primitive_site SLICE_X1Y25 SLICEL internal 45)
	)
	(tile 60 7 INT_X2Y25 INT 1
		(primitive_site TIEOFF_X2Y25 TIEOFF internal 3)
	)
	(tile 60 8 CLBLL_X2Y25 CLBLL 2
		(primitive_site SLICE_X2Y25 SLICEL internal 45)
		(primitive_site SLICE_X3Y25 SLICEL internal 45)
	)
	(tile 60 9 CFG_VBRK_X2Y25 CFG_VBRK 0
	)
	(tile 60 10 INT_X3Y25 INT 1
		(primitive_site TIEOFF_X3Y25 TIEOFF internal 3)
	)
	(tile 60 11 CLBLM_X3Y25 CLBLM 2
		(primitive_site SLICE_X4Y25 SLICEM internal 50)
		(primitive_site SLICE_X5Y25 SLICEL internal 45)
	)
	(tile 60 12 INT_X4Y25 INT 1
		(primitive_site TIEOFF_X4Y25 TIEOFF internal 3)
	)
	(tile 60 13 CLBLL_X4Y25 CLBLL 2
		(primitive_site SLICE_X6Y25 SLICEL internal 45)
		(primitive_site SLICE_X7Y25 SLICEL internal 45)
	)
	(tile 60 14 INT_X5Y25 INT 1
		(primitive_site TIEOFF_X5Y25 TIEOFF internal 3)
	)
	(tile 60 15 INT_INTERFACE_X5Y25 INT_INTERFACE 0
	)
	(tile 60 16 BRAM_X5Y25 BRAM 1
		(primitive_site RAMB36_X0Y5 RAMBFIFO36 internal 343)
	)
	(tile 60 17 CFG_VBRK_X5Y25 CFG_VBRK 0
	)
	(tile 60 18 INT_X6Y25 INT 1
		(primitive_site TIEOFF_X6Y25 TIEOFF internal 3)
	)
	(tile 60 19 CLBLM_X6Y25 CLBLM 2
		(primitive_site SLICE_X8Y25 SLICEM internal 50)
		(primitive_site SLICE_X9Y25 SLICEL internal 45)
	)
	(tile 60 20 INT_X7Y25 INT 1
		(primitive_site TIEOFF_X7Y25 TIEOFF internal 3)
	)
	(tile 60 21 CLBLM_X7Y25 CLBLM 2
		(primitive_site SLICE_X10Y25 SLICEM internal 50)
		(primitive_site SLICE_X11Y25 SLICEL internal 45)
	)
	(tile 60 22 INT_X8Y25 INT 1
		(primitive_site TIEOFF_X8Y25 TIEOFF internal 3)
	)
	(tile 60 23 INT_INTERFACE_X8Y25 INT_INTERFACE 0
	)
	(tile 60 24 DSP_X8Y25 DSP 2
		(primitive_site DSP48_X0Y10 DSP48E internal 390)
		(primitive_site DSP48_X0Y11 DSP48E internal 390)
	)
	(tile 60 25 CFG_VBRK_X8Y25 CFG_VBRK 0
	)
	(tile 60 26 INT_X9Y25 INT 1
		(primitive_site TIEOFF_X9Y25 TIEOFF internal 3)
	)
	(tile 60 27 CLBLM_X9Y25 CLBLM 2
		(primitive_site SLICE_X12Y25 SLICEM internal 50)
		(primitive_site SLICE_X13Y25 SLICEL internal 45)
	)
	(tile 60 28 INT_X10Y25 INT 1
		(primitive_site TIEOFF_X10Y25 TIEOFF internal 3)
	)
	(tile 60 29 CLBLL_X10Y25 CLBLL 2
		(primitive_site SLICE_X14Y25 SLICEL internal 45)
		(primitive_site SLICE_X15Y25 SLICEL internal 45)
	)
	(tile 60 30 INT_X11Y25 INT 1
		(primitive_site TIEOFF_X11Y25 TIEOFF internal 3)
	)
	(tile 60 31 CLBLM_X11Y25 CLBLM 2
		(primitive_site SLICE_X16Y25 SLICEM internal 50)
		(primitive_site SLICE_X17Y25 SLICEL internal 45)
	)
	(tile 60 32 INT_X12Y25 INT 1
		(primitive_site TIEOFF_X12Y25 TIEOFF internal 3)
	)
	(tile 60 33 CLBLL_X12Y25 CLBLL 2
		(primitive_site SLICE_X18Y25 SLICEL internal 45)
		(primitive_site SLICE_X19Y25 SLICEL internal 45)
	)
	(tile 60 34 CFG_VBRK_X12Y25 CFG_VBRK 0
	)
	(tile 60 35 INT_X13Y25 INT 1
		(primitive_site TIEOFF_X13Y25 TIEOFF internal 3)
	)
	(tile 60 36 CLBLM_X13Y25 CLBLM 2
		(primitive_site SLICE_X20Y25 SLICEM internal 50)
		(primitive_site SLICE_X21Y25 SLICEL internal 45)
	)
	(tile 60 37 INT_X14Y25 INT 1
		(primitive_site TIEOFF_X14Y25 TIEOFF internal 3)
	)
	(tile 60 38 CLBLL_X14Y25 CLBLL 2
		(primitive_site SLICE_X22Y25 SLICEL internal 45)
		(primitive_site SLICE_X23Y25 SLICEL internal 45)
	)
	(tile 60 39 INT_X15Y25 INT 1
		(primitive_site TIEOFF_X15Y25 TIEOFF internal 3)
	)
	(tile 60 40 CLBLM_X15Y25 CLBLM 2
		(primitive_site SLICE_X24Y25 SLICEM internal 50)
		(primitive_site SLICE_X25Y25 SLICEL internal 45)
	)
	(tile 60 41 INT_X16Y25 INT 1
		(primitive_site TIEOFF_X16Y25 TIEOFF internal 3)
	)
	(tile 60 42 CLBLL_X16Y25 CLBLL 2
		(primitive_site SLICE_X26Y25 SLICEL internal 45)
		(primitive_site SLICE_X27Y25 SLICEL internal 45)
	)
	(tile 60 43 CFG_VBRK_X16Y25 CFG_VBRK 0
	)
	(tile 60 44 INT_X17Y25 INT 1
		(primitive_site TIEOFF_X17Y25 TIEOFF internal 3)
	)
	(tile 60 45 INT_INTERFACE_X17Y25 INT_INTERFACE 0
	)
	(tile 60 46 INT_BUFS_L_X17Y25 INT_BUFS_L 0
	)
	(tile 60 47 IOI_X17Y25 IOI 6
		(primitive_site OLOGIC_X1Y50 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y50 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y50 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y51 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y51 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y51 ILOGIC internal 24)
	)
	(tile 60 48 CIOB_X17Y25 CIOB 2
		(primitive_site T2 IOBS bonded 7)
		(primitive_site R2 IOBM bonded 7)
	)
	(tile 60 49 CLKV_X17Y25 CLKV 0
	)
	(tile 60 50 INT_BUFS_R_X18Y25 INT_BUFS_R 0
	)
	(tile 60 51 INT_X18Y25 INT 1
		(primitive_site TIEOFF_X18Y25 TIEOFF internal 3)
	)
	(tile 60 52 CLBLM_X18Y25 CLBLM 2
		(primitive_site SLICE_X28Y25 SLICEM internal 50)
		(primitive_site SLICE_X29Y25 SLICEL internal 45)
	)
	(tile 60 53 INT_X19Y25 INT 1
		(primitive_site TIEOFF_X19Y25 TIEOFF internal 3)
	)
	(tile 60 54 CLBLL_X19Y25 CLBLL 2
		(primitive_site SLICE_X30Y25 SLICEL internal 45)
		(primitive_site SLICE_X31Y25 SLICEL internal 45)
	)
	(tile 60 55 INT_X20Y25 INT 1
		(primitive_site TIEOFF_X20Y25 TIEOFF internal 3)
	)
	(tile 60 56 CLBLM_X20Y25 CLBLM 2
		(primitive_site SLICE_X32Y25 SLICEM internal 50)
		(primitive_site SLICE_X33Y25 SLICEL internal 45)
	)
	(tile 60 57 INT_X21Y25 INT 1
		(primitive_site TIEOFF_X21Y25 TIEOFF internal 3)
	)
	(tile 60 58 CLBLL_X21Y25 CLBLL 2
		(primitive_site SLICE_X34Y25 SLICEL internal 45)
		(primitive_site SLICE_X35Y25 SLICEL internal 45)
	)
	(tile 60 59 CFG_VBRK_X21Y25 CFG_VBRK 0
	)
	(tile 60 60 INT_X22Y25 INT 1
		(primitive_site TIEOFF_X22Y25 TIEOFF internal 3)
	)
	(tile 60 61 CLBLM_X22Y25 CLBLM 2
		(primitive_site SLICE_X36Y25 SLICEM internal 50)
		(primitive_site SLICE_X37Y25 SLICEL internal 45)
	)
	(tile 60 62 INT_X23Y25 INT 1
		(primitive_site TIEOFF_X23Y25 TIEOFF internal 3)
	)
	(tile 60 63 CLBLL_X23Y25 CLBLL 2
		(primitive_site SLICE_X38Y25 SLICEL internal 45)
		(primitive_site SLICE_X39Y25 SLICEL internal 45)
	)
	(tile 60 64 INT_X24Y25 INT 1
		(primitive_site TIEOFF_X24Y25 TIEOFF internal 3)
	)
	(tile 60 65 CLBLM_X24Y25 CLBLM 2
		(primitive_site SLICE_X40Y25 SLICEM internal 50)
		(primitive_site SLICE_X41Y25 SLICEL internal 45)
	)
	(tile 60 66 INT_X25Y25 INT 1
		(primitive_site TIEOFF_X25Y25 TIEOFF internal 3)
	)
	(tile 60 67 CLBLL_X25Y25 CLBLL 2
		(primitive_site SLICE_X42Y25 SLICEL internal 45)
		(primitive_site SLICE_X43Y25 SLICEL internal 45)
	)
	(tile 60 68 CFG_VBRK_X25Y25 CFG_VBRK 0
	)
	(tile 60 69 INT_X26Y25 INT 1
		(primitive_site TIEOFF_X26Y25 TIEOFF internal 3)
	)
	(tile 60 70 INT_INTERFACE_X26Y25 INT_INTERFACE 0
	)
	(tile 60 71 BRAM_X26Y25 BRAM 1
		(primitive_site RAMB36_X1Y5 RAMBFIFO36 internal 343)
	)
	(tile 60 72 INT_X27Y25 INT 1
		(primitive_site TIEOFF_X27Y25 TIEOFF internal 3)
	)
	(tile 60 73 CLBLM_X27Y25 CLBLM 2
		(primitive_site SLICE_X44Y25 SLICEM internal 50)
		(primitive_site SLICE_X45Y25 SLICEL internal 45)
	)
	(tile 60 74 INT_X28Y25 INT 1
		(primitive_site TIEOFF_X28Y25 TIEOFF internal 3)
	)
	(tile 60 75 CLBLL_X28Y25 CLBLL 2
		(primitive_site SLICE_X46Y25 SLICEL internal 45)
		(primitive_site SLICE_X47Y25 SLICEL internal 45)
	)
	(tile 60 76 INT_X29Y25 INT 1
		(primitive_site TIEOFF_X29Y25 TIEOFF internal 3)
	)
	(tile 60 77 CLBLM_X29Y25 CLBLM 2
		(primitive_site SLICE_X48Y25 SLICEM internal 50)
		(primitive_site SLICE_X49Y25 SLICEL internal 45)
	)
	(tile 60 78 INT_X30Y25 INT 1
		(primitive_site TIEOFF_X30Y25 TIEOFF internal 3)
	)
	(tile 60 79 CLBLL_X30Y25 CLBLL 2
		(primitive_site SLICE_X50Y25 SLICEL internal 45)
		(primitive_site SLICE_X51Y25 SLICEL internal 45)
	)
	(tile 60 80 CFG_VBRK_X30Y25 CFG_VBRK 0
	)
	(tile 60 81 INT_X31Y25 INT 1
		(primitive_site TIEOFF_X31Y25 TIEOFF internal 3)
	)
	(tile 60 82 INT_INTERFACE_X31Y25 INT_INTERFACE 0
	)
	(tile 60 83 INT_BUFS_L_X31Y25 INT_BUFS_L 0
	)
	(tile 60 84 IOI_X31Y25 IOI 6
		(primitive_site OLOGIC_X2Y50 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y50 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y50 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y51 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y51 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y51 ILOGIC internal 24)
	)
	(tile 60 85 RIOB_X31Y25 RIOB 2
		(primitive_site IOB_X2Y50 IOBS unbonded 7)
		(primitive_site IOB_X2Y51 IOBM unbonded 7)
	)
	(tile 60 86 INT_BUFS_R_X32Y25 INT_BUFS_R 0
	)
	(tile 60 87 CFG_VBRK_X32Y25 CFG_VBRK 0
	)
	(tile 60 88 INT_X32Y25 INT 1
		(primitive_site TIEOFF_X32Y25 TIEOFF internal 3)
	)
	(tile 60 89 CLBLM_X32Y25 CLBLM 2
		(primitive_site SLICE_X52Y25 SLICEM internal 50)
		(primitive_site SLICE_X53Y25 SLICEL internal 45)
	)
	(tile 60 90 INT_X33Y25 INT 1
		(primitive_site TIEOFF_X33Y25 TIEOFF internal 3)
	)
	(tile 60 91 CLBLL_X33Y25 CLBLL 2
		(primitive_site SLICE_X54Y25 SLICEL internal 45)
		(primitive_site SLICE_X55Y25 SLICEL internal 45)
	)
	(tile 60 92 INT_X34Y25 INT 1
		(primitive_site TIEOFF_X34Y25 TIEOFF internal 3)
	)
	(tile 60 93 CLBLM_X34Y25 CLBLM 2
		(primitive_site SLICE_X56Y25 SLICEM internal 50)
		(primitive_site SLICE_X57Y25 SLICEL internal 45)
	)
	(tile 60 94 INT_X35Y25 INT 1
		(primitive_site TIEOFF_X35Y25 TIEOFF internal 3)
	)
	(tile 60 95 CLBLL_X35Y25 CLBLL 2
		(primitive_site SLICE_X58Y25 SLICEL internal 45)
		(primitive_site SLICE_X59Y25 SLICEL internal 45)
	)
	(tile 60 96 INT_X36Y25 INT 1
		(primitive_site TIEOFF_X36Y25 TIEOFF internal 3)
	)
	(tile 60 97 PCIE_INT_INTERFACE_X36Y25 PCIE_INT_INTERFACE 0
	)
	(tile 60 98 NULL_X98Y28 NULL 0
	)
	(tile 60 99 CFG_VBRK_X36Y25 CFG_VBRK 0
	)
	(tile 60 100 INT_X37Y25 INT 1
		(primitive_site TIEOFF_X37Y25 TIEOFF internal 3)
	)
	(tile 60 101 GTP_INT_INTERFACE_X37Y25 GTP_INT_INTERFACE 0
	)
	(tile 60 102 R_TERM_INT_X37Y25 R_TERM_INT 0
	)
	(tile 60 103 NULL_X103Y28 NULL 0
	)
	(tile 61 0 LIOB_X0Y24 LIOB 2
		(primitive_site M13 IOBS bonded 7)
		(primitive_site N13 IOBM bonded 7)
	)
	(tile 61 1 L_TERM_INT_X0Y24 L_TERM_INT 0
	)
	(tile 61 2 INT_X0Y24 INT 1
		(primitive_site TIEOFF_X0Y24 TIEOFF internal 3)
	)
	(tile 61 3 INT_INTERFACE_X0Y24 INT_INTERFACE 0
	)
	(tile 61 4 IOI_X0Y24 IOI 6
		(primitive_site OLOGIC_X0Y48 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y48 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y48 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y49 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y49 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y49 ILOGIC internal 24)
	)
	(tile 61 5 INT_X1Y24 INT 1
		(primitive_site TIEOFF_X1Y24 TIEOFF internal 3)
	)
	(tile 61 6 CLBLM_X1Y24 CLBLM 2
		(primitive_site SLICE_X0Y24 SLICEM internal 50)
		(primitive_site SLICE_X1Y24 SLICEL internal 45)
	)
	(tile 61 7 INT_X2Y24 INT 1
		(primitive_site TIEOFF_X2Y24 TIEOFF internal 3)
	)
	(tile 61 8 CLBLL_X2Y24 CLBLL 2
		(primitive_site SLICE_X2Y24 SLICEL internal 45)
		(primitive_site SLICE_X3Y24 SLICEL internal 45)
	)
	(tile 61 9 CFG_VBRK_X2Y24 CFG_VBRK 0
	)
	(tile 61 10 INT_X3Y24 INT 1
		(primitive_site TIEOFF_X3Y24 TIEOFF internal 3)
	)
	(tile 61 11 CLBLM_X3Y24 CLBLM 2
		(primitive_site SLICE_X4Y24 SLICEM internal 50)
		(primitive_site SLICE_X5Y24 SLICEL internal 45)
	)
	(tile 61 12 INT_X4Y24 INT 1
		(primitive_site TIEOFF_X4Y24 TIEOFF internal 3)
	)
	(tile 61 13 CLBLL_X4Y24 CLBLL 2
		(primitive_site SLICE_X6Y24 SLICEL internal 45)
		(primitive_site SLICE_X7Y24 SLICEL internal 45)
	)
	(tile 61 14 INT_X5Y24 INT 1
		(primitive_site TIEOFF_X5Y24 TIEOFF internal 3)
	)
	(tile 61 15 INT_INTERFACE_X5Y24 INT_INTERFACE 0
	)
	(tile 61 16 NULL_X16Y27 NULL 0
	)
	(tile 61 17 CFG_VBRK_X5Y24 CFG_VBRK 0
	)
	(tile 61 18 INT_X6Y24 INT 1
		(primitive_site TIEOFF_X6Y24 TIEOFF internal 3)
	)
	(tile 61 19 CLBLM_X6Y24 CLBLM 2
		(primitive_site SLICE_X8Y24 SLICEM internal 50)
		(primitive_site SLICE_X9Y24 SLICEL internal 45)
	)
	(tile 61 20 INT_X7Y24 INT 1
		(primitive_site TIEOFF_X7Y24 TIEOFF internal 3)
	)
	(tile 61 21 CLBLM_X7Y24 CLBLM 2
		(primitive_site SLICE_X10Y24 SLICEM internal 50)
		(primitive_site SLICE_X11Y24 SLICEL internal 45)
	)
	(tile 61 22 INT_X8Y24 INT 1
		(primitive_site TIEOFF_X8Y24 TIEOFF internal 3)
	)
	(tile 61 23 INT_INTERFACE_X8Y24 INT_INTERFACE 0
	)
	(tile 61 24 NULL_X24Y27 NULL 0
	)
	(tile 61 25 CFG_VBRK_X8Y24 CFG_VBRK 0
	)
	(tile 61 26 INT_X9Y24 INT 1
		(primitive_site TIEOFF_X9Y24 TIEOFF internal 3)
	)
	(tile 61 27 CLBLM_X9Y24 CLBLM 2
		(primitive_site SLICE_X12Y24 SLICEM internal 50)
		(primitive_site SLICE_X13Y24 SLICEL internal 45)
	)
	(tile 61 28 INT_X10Y24 INT 1
		(primitive_site TIEOFF_X10Y24 TIEOFF internal 3)
	)
	(tile 61 29 CLBLL_X10Y24 CLBLL 2
		(primitive_site SLICE_X14Y24 SLICEL internal 45)
		(primitive_site SLICE_X15Y24 SLICEL internal 45)
	)
	(tile 61 30 INT_X11Y24 INT 1
		(primitive_site TIEOFF_X11Y24 TIEOFF internal 3)
	)
	(tile 61 31 CLBLM_X11Y24 CLBLM 2
		(primitive_site SLICE_X16Y24 SLICEM internal 50)
		(primitive_site SLICE_X17Y24 SLICEL internal 45)
	)
	(tile 61 32 INT_X12Y24 INT 1
		(primitive_site TIEOFF_X12Y24 TIEOFF internal 3)
	)
	(tile 61 33 CLBLL_X12Y24 CLBLL 2
		(primitive_site SLICE_X18Y24 SLICEL internal 45)
		(primitive_site SLICE_X19Y24 SLICEL internal 45)
	)
	(tile 61 34 CFG_VBRK_X12Y24 CFG_VBRK 0
	)
	(tile 61 35 INT_X13Y24 INT 1
		(primitive_site TIEOFF_X13Y24 TIEOFF internal 3)
	)
	(tile 61 36 CLBLM_X13Y24 CLBLM 2
		(primitive_site SLICE_X20Y24 SLICEM internal 50)
		(primitive_site SLICE_X21Y24 SLICEL internal 45)
	)
	(tile 61 37 INT_X14Y24 INT 1
		(primitive_site TIEOFF_X14Y24 TIEOFF internal 3)
	)
	(tile 61 38 CLBLL_X14Y24 CLBLL 2
		(primitive_site SLICE_X22Y24 SLICEL internal 45)
		(primitive_site SLICE_X23Y24 SLICEL internal 45)
	)
	(tile 61 39 INT_X15Y24 INT 1
		(primitive_site TIEOFF_X15Y24 TIEOFF internal 3)
	)
	(tile 61 40 CLBLM_X15Y24 CLBLM 2
		(primitive_site SLICE_X24Y24 SLICEM internal 50)
		(primitive_site SLICE_X25Y24 SLICEL internal 45)
	)
	(tile 61 41 INT_X16Y24 INT 1
		(primitive_site TIEOFF_X16Y24 TIEOFF internal 3)
	)
	(tile 61 42 CLBLL_X16Y24 CLBLL 2
		(primitive_site SLICE_X26Y24 SLICEL internal 45)
		(primitive_site SLICE_X27Y24 SLICEL internal 45)
	)
	(tile 61 43 CFG_VBRK_X16Y24 CFG_VBRK 0
	)
	(tile 61 44 INT_X17Y24 INT 1
		(primitive_site TIEOFF_X17Y24 TIEOFF internal 3)
	)
	(tile 61 45 INT_INTERFACE_X17Y24 INT_INTERFACE 0
	)
	(tile 61 46 INT_BUFS_L_X17Y24 INT_BUFS_L 0
	)
	(tile 61 47 IOI_X17Y24 IOI 6
		(primitive_site OLOGIC_X1Y48 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y48 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y48 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y49 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y49 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y49 ILOGIC internal 24)
	)
	(tile 61 48 CIOB_X17Y24 CIOB 2
		(primitive_site U3 IOBS bonded 7)
		(primitive_site U4 IOBM bonded 7)
	)
	(tile 61 49 CLKV_X17Y24 CLKV 0
	)
	(tile 61 50 INT_BUFS_R_X18Y24 INT_BUFS_R 0
	)
	(tile 61 51 INT_X18Y24 INT 1
		(primitive_site TIEOFF_X18Y24 TIEOFF internal 3)
	)
	(tile 61 52 CLBLM_X18Y24 CLBLM 2
		(primitive_site SLICE_X28Y24 SLICEM internal 50)
		(primitive_site SLICE_X29Y24 SLICEL internal 45)
	)
	(tile 61 53 INT_X19Y24 INT 1
		(primitive_site TIEOFF_X19Y24 TIEOFF internal 3)
	)
	(tile 61 54 CLBLL_X19Y24 CLBLL 2
		(primitive_site SLICE_X30Y24 SLICEL internal 45)
		(primitive_site SLICE_X31Y24 SLICEL internal 45)
	)
	(tile 61 55 INT_X20Y24 INT 1
		(primitive_site TIEOFF_X20Y24 TIEOFF internal 3)
	)
	(tile 61 56 CLBLM_X20Y24 CLBLM 2
		(primitive_site SLICE_X32Y24 SLICEM internal 50)
		(primitive_site SLICE_X33Y24 SLICEL internal 45)
	)
	(tile 61 57 INT_X21Y24 INT 1
		(primitive_site TIEOFF_X21Y24 TIEOFF internal 3)
	)
	(tile 61 58 CLBLL_X21Y24 CLBLL 2
		(primitive_site SLICE_X34Y24 SLICEL internal 45)
		(primitive_site SLICE_X35Y24 SLICEL internal 45)
	)
	(tile 61 59 CFG_VBRK_X21Y24 CFG_VBRK 0
	)
	(tile 61 60 INT_X22Y24 INT 1
		(primitive_site TIEOFF_X22Y24 TIEOFF internal 3)
	)
	(tile 61 61 CLBLM_X22Y24 CLBLM 2
		(primitive_site SLICE_X36Y24 SLICEM internal 50)
		(primitive_site SLICE_X37Y24 SLICEL internal 45)
	)
	(tile 61 62 INT_X23Y24 INT 1
		(primitive_site TIEOFF_X23Y24 TIEOFF internal 3)
	)
	(tile 61 63 CLBLL_X23Y24 CLBLL 2
		(primitive_site SLICE_X38Y24 SLICEL internal 45)
		(primitive_site SLICE_X39Y24 SLICEL internal 45)
	)
	(tile 61 64 INT_X24Y24 INT 1
		(primitive_site TIEOFF_X24Y24 TIEOFF internal 3)
	)
	(tile 61 65 CLBLM_X24Y24 CLBLM 2
		(primitive_site SLICE_X40Y24 SLICEM internal 50)
		(primitive_site SLICE_X41Y24 SLICEL internal 45)
	)
	(tile 61 66 INT_X25Y24 INT 1
		(primitive_site TIEOFF_X25Y24 TIEOFF internal 3)
	)
	(tile 61 67 CLBLL_X25Y24 CLBLL 2
		(primitive_site SLICE_X42Y24 SLICEL internal 45)
		(primitive_site SLICE_X43Y24 SLICEL internal 45)
	)
	(tile 61 68 CFG_VBRK_X25Y24 CFG_VBRK 0
	)
	(tile 61 69 INT_X26Y24 INT 1
		(primitive_site TIEOFF_X26Y24 TIEOFF internal 3)
	)
	(tile 61 70 INT_INTERFACE_X26Y24 INT_INTERFACE 0
	)
	(tile 61 71 NULL_X71Y27 NULL 0
	)
	(tile 61 72 INT_X27Y24 INT 1
		(primitive_site TIEOFF_X27Y24 TIEOFF internal 3)
	)
	(tile 61 73 CLBLM_X27Y24 CLBLM 2
		(primitive_site SLICE_X44Y24 SLICEM internal 50)
		(primitive_site SLICE_X45Y24 SLICEL internal 45)
	)
	(tile 61 74 INT_X28Y24 INT 1
		(primitive_site TIEOFF_X28Y24 TIEOFF internal 3)
	)
	(tile 61 75 CLBLL_X28Y24 CLBLL 2
		(primitive_site SLICE_X46Y24 SLICEL internal 45)
		(primitive_site SLICE_X47Y24 SLICEL internal 45)
	)
	(tile 61 76 INT_X29Y24 INT 1
		(primitive_site TIEOFF_X29Y24 TIEOFF internal 3)
	)
	(tile 61 77 CLBLM_X29Y24 CLBLM 2
		(primitive_site SLICE_X48Y24 SLICEM internal 50)
		(primitive_site SLICE_X49Y24 SLICEL internal 45)
	)
	(tile 61 78 INT_X30Y24 INT 1
		(primitive_site TIEOFF_X30Y24 TIEOFF internal 3)
	)
	(tile 61 79 CLBLL_X30Y24 CLBLL 2
		(primitive_site SLICE_X50Y24 SLICEL internal 45)
		(primitive_site SLICE_X51Y24 SLICEL internal 45)
	)
	(tile 61 80 CFG_VBRK_X30Y24 CFG_VBRK 0
	)
	(tile 61 81 INT_X31Y24 INT 1
		(primitive_site TIEOFF_X31Y24 TIEOFF internal 3)
	)
	(tile 61 82 INT_INTERFACE_X31Y24 INT_INTERFACE 0
	)
	(tile 61 83 INT_BUFS_L_X31Y24 INT_BUFS_L 0
	)
	(tile 61 84 IOI_X31Y24 IOI 6
		(primitive_site OLOGIC_X2Y48 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y48 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y48 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y49 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y49 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y49 ILOGIC internal 24)
	)
	(tile 61 85 RIOB_X31Y24 RIOB 2
		(primitive_site IOB_X2Y48 IOBS unbonded 7)
		(primitive_site IOB_X2Y49 IOBM unbonded 7)
	)
	(tile 61 86 INT_BUFS_R_X32Y24 INT_BUFS_R 0
	)
	(tile 61 87 CFG_VBRK_X32Y24 CFG_VBRK 0
	)
	(tile 61 88 INT_X32Y24 INT 1
		(primitive_site TIEOFF_X32Y24 TIEOFF internal 3)
	)
	(tile 61 89 CLBLM_X32Y24 CLBLM 2
		(primitive_site SLICE_X52Y24 SLICEM internal 50)
		(primitive_site SLICE_X53Y24 SLICEL internal 45)
	)
	(tile 61 90 INT_X33Y24 INT 1
		(primitive_site TIEOFF_X33Y24 TIEOFF internal 3)
	)
	(tile 61 91 CLBLL_X33Y24 CLBLL 2
		(primitive_site SLICE_X54Y24 SLICEL internal 45)
		(primitive_site SLICE_X55Y24 SLICEL internal 45)
	)
	(tile 61 92 INT_X34Y24 INT 1
		(primitive_site TIEOFF_X34Y24 TIEOFF internal 3)
	)
	(tile 61 93 CLBLM_X34Y24 CLBLM 2
		(primitive_site SLICE_X56Y24 SLICEM internal 50)
		(primitive_site SLICE_X57Y24 SLICEL internal 45)
	)
	(tile 61 94 INT_X35Y24 INT 1
		(primitive_site TIEOFF_X35Y24 TIEOFF internal 3)
	)
	(tile 61 95 CLBLL_X35Y24 CLBLL 2
		(primitive_site SLICE_X58Y24 SLICEL internal 45)
		(primitive_site SLICE_X59Y24 SLICEL internal 45)
	)
	(tile 61 96 INT_X36Y24 INT 1
		(primitive_site TIEOFF_X36Y24 TIEOFF internal 3)
	)
	(tile 61 97 PCIE_INT_INTERFACE_X36Y24 PCIE_INT_INTERFACE 0
	)
	(tile 61 98 NULL_X98Y27 NULL 0
	)
	(tile 61 99 CFG_VBRK_X36Y24 CFG_VBRK 0
	)
	(tile 61 100 INT_X37Y24 INT 1
		(primitive_site TIEOFF_X37Y24 TIEOFF internal 3)
	)
	(tile 61 101 GTP_INT_INTERFACE_X37Y24 GTP_INT_INTERFACE 0
	)
	(tile 61 102 R_TERM_INT_X37Y24 R_TERM_INT 0
	)
	(tile 61 103 NULL_X103Y27 NULL 0
	)
	(tile 62 0 LIOB_X0Y23 LIOB 2
		(primitive_site R16 IOBS bonded 7)
		(primitive_site R15 IOBM bonded 7)
	)
	(tile 62 1 L_TERM_INT_X0Y23 L_TERM_INT 0
	)
	(tile 62 2 INT_X0Y23 INT 1
		(primitive_site TIEOFF_X0Y23 TIEOFF internal 3)
	)
	(tile 62 3 INT_INTERFACE_X0Y23 INT_INTERFACE 0
	)
	(tile 62 4 IOI_X0Y23 IOI 6
		(primitive_site OLOGIC_X0Y46 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y46 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y46 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y47 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y47 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y47 ILOGIC internal 24)
	)
	(tile 62 5 INT_X1Y23 INT 1
		(primitive_site TIEOFF_X1Y23 TIEOFF internal 3)
	)
	(tile 62 6 CLBLM_X1Y23 CLBLM 2
		(primitive_site SLICE_X0Y23 SLICEM internal 50)
		(primitive_site SLICE_X1Y23 SLICEL internal 45)
	)
	(tile 62 7 INT_X2Y23 INT 1
		(primitive_site TIEOFF_X2Y23 TIEOFF internal 3)
	)
	(tile 62 8 CLBLL_X2Y23 CLBLL 2
		(primitive_site SLICE_X2Y23 SLICEL internal 45)
		(primitive_site SLICE_X3Y23 SLICEL internal 45)
	)
	(tile 62 9 CFG_VBRK_X2Y23 CFG_VBRK 0
	)
	(tile 62 10 INT_X3Y23 INT 1
		(primitive_site TIEOFF_X3Y23 TIEOFF internal 3)
	)
	(tile 62 11 CLBLM_X3Y23 CLBLM 2
		(primitive_site SLICE_X4Y23 SLICEM internal 50)
		(primitive_site SLICE_X5Y23 SLICEL internal 45)
	)
	(tile 62 12 INT_X4Y23 INT 1
		(primitive_site TIEOFF_X4Y23 TIEOFF internal 3)
	)
	(tile 62 13 CLBLL_X4Y23 CLBLL 2
		(primitive_site SLICE_X6Y23 SLICEL internal 45)
		(primitive_site SLICE_X7Y23 SLICEL internal 45)
	)
	(tile 62 14 INT_X5Y23 INT 1
		(primitive_site TIEOFF_X5Y23 TIEOFF internal 3)
	)
	(tile 62 15 INT_INTERFACE_X5Y23 INT_INTERFACE 0
	)
	(tile 62 16 NULL_X16Y26 NULL 0
	)
	(tile 62 17 CFG_VBRK_X5Y23 CFG_VBRK 0
	)
	(tile 62 18 INT_X6Y23 INT 1
		(primitive_site TIEOFF_X6Y23 TIEOFF internal 3)
	)
	(tile 62 19 CLBLM_X6Y23 CLBLM 2
		(primitive_site SLICE_X8Y23 SLICEM internal 50)
		(primitive_site SLICE_X9Y23 SLICEL internal 45)
	)
	(tile 62 20 INT_X7Y23 INT 1
		(primitive_site TIEOFF_X7Y23 TIEOFF internal 3)
	)
	(tile 62 21 CLBLM_X7Y23 CLBLM 2
		(primitive_site SLICE_X10Y23 SLICEM internal 50)
		(primitive_site SLICE_X11Y23 SLICEL internal 45)
	)
	(tile 62 22 INT_X8Y23 INT 1
		(primitive_site TIEOFF_X8Y23 TIEOFF internal 3)
	)
	(tile 62 23 INT_INTERFACE_X8Y23 INT_INTERFACE 0
	)
	(tile 62 24 NULL_X24Y26 NULL 0
	)
	(tile 62 25 CFG_VBRK_X8Y23 CFG_VBRK 0
	)
	(tile 62 26 INT_X9Y23 INT 1
		(primitive_site TIEOFF_X9Y23 TIEOFF internal 3)
	)
	(tile 62 27 CLBLM_X9Y23 CLBLM 2
		(primitive_site SLICE_X12Y23 SLICEM internal 50)
		(primitive_site SLICE_X13Y23 SLICEL internal 45)
	)
	(tile 62 28 INT_X10Y23 INT 1
		(primitive_site TIEOFF_X10Y23 TIEOFF internal 3)
	)
	(tile 62 29 CLBLL_X10Y23 CLBLL 2
		(primitive_site SLICE_X14Y23 SLICEL internal 45)
		(primitive_site SLICE_X15Y23 SLICEL internal 45)
	)
	(tile 62 30 INT_X11Y23 INT 1
		(primitive_site TIEOFF_X11Y23 TIEOFF internal 3)
	)
	(tile 62 31 CLBLM_X11Y23 CLBLM 2
		(primitive_site SLICE_X16Y23 SLICEM internal 50)
		(primitive_site SLICE_X17Y23 SLICEL internal 45)
	)
	(tile 62 32 INT_X12Y23 INT 1
		(primitive_site TIEOFF_X12Y23 TIEOFF internal 3)
	)
	(tile 62 33 CLBLL_X12Y23 CLBLL 2
		(primitive_site SLICE_X18Y23 SLICEL internal 45)
		(primitive_site SLICE_X19Y23 SLICEL internal 45)
	)
	(tile 62 34 CFG_VBRK_X12Y23 CFG_VBRK 0
	)
	(tile 62 35 INT_X13Y23 INT 1
		(primitive_site TIEOFF_X13Y23 TIEOFF internal 3)
	)
	(tile 62 36 CLBLM_X13Y23 CLBLM 2
		(primitive_site SLICE_X20Y23 SLICEM internal 50)
		(primitive_site SLICE_X21Y23 SLICEL internal 45)
	)
	(tile 62 37 INT_X14Y23 INT 1
		(primitive_site TIEOFF_X14Y23 TIEOFF internal 3)
	)
	(tile 62 38 CLBLL_X14Y23 CLBLL 2
		(primitive_site SLICE_X22Y23 SLICEL internal 45)
		(primitive_site SLICE_X23Y23 SLICEL internal 45)
	)
	(tile 62 39 INT_X15Y23 INT 1
		(primitive_site TIEOFF_X15Y23 TIEOFF internal 3)
	)
	(tile 62 40 CLBLM_X15Y23 CLBLM 2
		(primitive_site SLICE_X24Y23 SLICEM internal 50)
		(primitive_site SLICE_X25Y23 SLICEL internal 45)
	)
	(tile 62 41 INT_X16Y23 INT 1
		(primitive_site TIEOFF_X16Y23 TIEOFF internal 3)
	)
	(tile 62 42 CLBLL_X16Y23 CLBLL 2
		(primitive_site SLICE_X26Y23 SLICEL internal 45)
		(primitive_site SLICE_X27Y23 SLICEL internal 45)
	)
	(tile 62 43 CFG_VBRK_X16Y23 CFG_VBRK 0
	)
	(tile 62 44 INT_X17Y23 INT 1
		(primitive_site TIEOFF_X17Y23 TIEOFF internal 3)
	)
	(tile 62 45 INT_INTERFACE_X17Y23 INT_INTERFACE 0
	)
	(tile 62 46 INT_BUFS_L_X17Y23 INT_BUFS_L 0
	)
	(tile 62 47 IOI_X17Y23 IOI 6
		(primitive_site OLOGIC_X1Y46 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y46 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y46 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y47 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y47 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y47 ILOGIC internal 24)
	)
	(tile 62 48 CIOB_X17Y23 CIOB 2
		(primitive_site R4 IOBS bonded 7)
		(primitive_site P4 IOBM bonded 7)
	)
	(tile 62 49 CLKV_X17Y23 CLKV 0
	)
	(tile 62 50 INT_BUFS_R_X18Y23 INT_BUFS_R 0
	)
	(tile 62 51 INT_X18Y23 INT 1
		(primitive_site TIEOFF_X18Y23 TIEOFF internal 3)
	)
	(tile 62 52 CLBLM_X18Y23 CLBLM 2
		(primitive_site SLICE_X28Y23 SLICEM internal 50)
		(primitive_site SLICE_X29Y23 SLICEL internal 45)
	)
	(tile 62 53 INT_X19Y23 INT 1
		(primitive_site TIEOFF_X19Y23 TIEOFF internal 3)
	)
	(tile 62 54 CLBLL_X19Y23 CLBLL 2
		(primitive_site SLICE_X30Y23 SLICEL internal 45)
		(primitive_site SLICE_X31Y23 SLICEL internal 45)
	)
	(tile 62 55 INT_X20Y23 INT 1
		(primitive_site TIEOFF_X20Y23 TIEOFF internal 3)
	)
	(tile 62 56 CLBLM_X20Y23 CLBLM 2
		(primitive_site SLICE_X32Y23 SLICEM internal 50)
		(primitive_site SLICE_X33Y23 SLICEL internal 45)
	)
	(tile 62 57 INT_X21Y23 INT 1
		(primitive_site TIEOFF_X21Y23 TIEOFF internal 3)
	)
	(tile 62 58 CLBLL_X21Y23 CLBLL 2
		(primitive_site SLICE_X34Y23 SLICEL internal 45)
		(primitive_site SLICE_X35Y23 SLICEL internal 45)
	)
	(tile 62 59 CFG_VBRK_X21Y23 CFG_VBRK 0
	)
	(tile 62 60 INT_X22Y23 INT 1
		(primitive_site TIEOFF_X22Y23 TIEOFF internal 3)
	)
	(tile 62 61 CLBLM_X22Y23 CLBLM 2
		(primitive_site SLICE_X36Y23 SLICEM internal 50)
		(primitive_site SLICE_X37Y23 SLICEL internal 45)
	)
	(tile 62 62 INT_X23Y23 INT 1
		(primitive_site TIEOFF_X23Y23 TIEOFF internal 3)
	)
	(tile 62 63 CLBLL_X23Y23 CLBLL 2
		(primitive_site SLICE_X38Y23 SLICEL internal 45)
		(primitive_site SLICE_X39Y23 SLICEL internal 45)
	)
	(tile 62 64 INT_X24Y23 INT 1
		(primitive_site TIEOFF_X24Y23 TIEOFF internal 3)
	)
	(tile 62 65 CLBLM_X24Y23 CLBLM 2
		(primitive_site SLICE_X40Y23 SLICEM internal 50)
		(primitive_site SLICE_X41Y23 SLICEL internal 45)
	)
	(tile 62 66 INT_X25Y23 INT 1
		(primitive_site TIEOFF_X25Y23 TIEOFF internal 3)
	)
	(tile 62 67 CLBLL_X25Y23 CLBLL 2
		(primitive_site SLICE_X42Y23 SLICEL internal 45)
		(primitive_site SLICE_X43Y23 SLICEL internal 45)
	)
	(tile 62 68 CFG_VBRK_X25Y23 CFG_VBRK 0
	)
	(tile 62 69 INT_X26Y23 INT 1
		(primitive_site TIEOFF_X26Y23 TIEOFF internal 3)
	)
	(tile 62 70 INT_INTERFACE_X26Y23 INT_INTERFACE 0
	)
	(tile 62 71 NULL_X71Y26 NULL 0
	)
	(tile 62 72 INT_X27Y23 INT 1
		(primitive_site TIEOFF_X27Y23 TIEOFF internal 3)
	)
	(tile 62 73 CLBLM_X27Y23 CLBLM 2
		(primitive_site SLICE_X44Y23 SLICEM internal 50)
		(primitive_site SLICE_X45Y23 SLICEL internal 45)
	)
	(tile 62 74 INT_X28Y23 INT 1
		(primitive_site TIEOFF_X28Y23 TIEOFF internal 3)
	)
	(tile 62 75 CLBLL_X28Y23 CLBLL 2
		(primitive_site SLICE_X46Y23 SLICEL internal 45)
		(primitive_site SLICE_X47Y23 SLICEL internal 45)
	)
	(tile 62 76 INT_X29Y23 INT 1
		(primitive_site TIEOFF_X29Y23 TIEOFF internal 3)
	)
	(tile 62 77 CLBLM_X29Y23 CLBLM 2
		(primitive_site SLICE_X48Y23 SLICEM internal 50)
		(primitive_site SLICE_X49Y23 SLICEL internal 45)
	)
	(tile 62 78 INT_X30Y23 INT 1
		(primitive_site TIEOFF_X30Y23 TIEOFF internal 3)
	)
	(tile 62 79 CLBLL_X30Y23 CLBLL 2
		(primitive_site SLICE_X50Y23 SLICEL internal 45)
		(primitive_site SLICE_X51Y23 SLICEL internal 45)
	)
	(tile 62 80 CFG_VBRK_X30Y23 CFG_VBRK 0
	)
	(tile 62 81 INT_X31Y23 INT 1
		(primitive_site TIEOFF_X31Y23 TIEOFF internal 3)
	)
	(tile 62 82 INT_INTERFACE_X31Y23 INT_INTERFACE 0
	)
	(tile 62 83 INT_BUFS_L_X31Y23 INT_BUFS_L 0
	)
	(tile 62 84 IOI_X31Y23 IOI 6
		(primitive_site OLOGIC_X2Y46 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y46 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y46 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y47 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y47 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y47 ILOGIC internal 24)
	)
	(tile 62 85 RIOB_X31Y23 RIOB 2
		(primitive_site IOB_X2Y46 IOBS unbonded 7)
		(primitive_site IOB_X2Y47 IOBM unbonded 7)
	)
	(tile 62 86 INT_BUFS_R_X32Y23 INT_BUFS_R 0
	)
	(tile 62 87 CFG_VBRK_X32Y23 CFG_VBRK 0
	)
	(tile 62 88 INT_X32Y23 INT 1
		(primitive_site TIEOFF_X32Y23 TIEOFF internal 3)
	)
	(tile 62 89 CLBLM_X32Y23 CLBLM 2
		(primitive_site SLICE_X52Y23 SLICEM internal 50)
		(primitive_site SLICE_X53Y23 SLICEL internal 45)
	)
	(tile 62 90 INT_X33Y23 INT 1
		(primitive_site TIEOFF_X33Y23 TIEOFF internal 3)
	)
	(tile 62 91 CLBLL_X33Y23 CLBLL 2
		(primitive_site SLICE_X54Y23 SLICEL internal 45)
		(primitive_site SLICE_X55Y23 SLICEL internal 45)
	)
	(tile 62 92 INT_X34Y23 INT 1
		(primitive_site TIEOFF_X34Y23 TIEOFF internal 3)
	)
	(tile 62 93 CLBLM_X34Y23 CLBLM 2
		(primitive_site SLICE_X56Y23 SLICEM internal 50)
		(primitive_site SLICE_X57Y23 SLICEL internal 45)
	)
	(tile 62 94 INT_X35Y23 INT 1
		(primitive_site TIEOFF_X35Y23 TIEOFF internal 3)
	)
	(tile 62 95 CLBLL_X35Y23 CLBLL 2
		(primitive_site SLICE_X58Y23 SLICEL internal 45)
		(primitive_site SLICE_X59Y23 SLICEL internal 45)
	)
	(tile 62 96 INT_X36Y23 INT 1
		(primitive_site TIEOFF_X36Y23 TIEOFF internal 3)
	)
	(tile 62 97 PCIE_INT_INTERFACE_X36Y23 PCIE_INT_INTERFACE 0
	)
	(tile 62 98 NULL_X98Y26 NULL 0
	)
	(tile 62 99 CFG_VBRK_X36Y23 CFG_VBRK 0
	)
	(tile 62 100 INT_X37Y23 INT 1
		(primitive_site TIEOFF_X37Y23 TIEOFF internal 3)
	)
	(tile 62 101 GTP_INT_INTERFACE_X37Y23 GTP_INT_INTERFACE 0
	)
	(tile 62 102 R_TERM_INT_X37Y23 R_TERM_INT 0
	)
	(tile 62 103 NULL_X103Y26 NULL 0
	)
	(tile 63 0 LIOB_X0Y22 LIOB 2
		(primitive_site P15 IOBS bonded 7)
		(primitive_site P14 IOBM bonded 7)
	)
	(tile 63 1 L_TERM_INT_X0Y22 L_TERM_INT 0
	)
	(tile 63 2 INT_X0Y22 INT 1
		(primitive_site TIEOFF_X0Y22 TIEOFF internal 3)
	)
	(tile 63 3 INT_INTERFACE_X0Y22 INT_INTERFACE 0
	)
	(tile 63 4 IOI_X0Y22 IOI 6
		(primitive_site OLOGIC_X0Y44 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y44 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y44 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y45 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y45 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y45 ILOGIC internal 24)
	)
	(tile 63 5 INT_X1Y22 INT 1
		(primitive_site TIEOFF_X1Y22 TIEOFF internal 3)
	)
	(tile 63 6 CLBLM_X1Y22 CLBLM 2
		(primitive_site SLICE_X0Y22 SLICEM internal 50)
		(primitive_site SLICE_X1Y22 SLICEL internal 45)
	)
	(tile 63 7 INT_X2Y22 INT 1
		(primitive_site TIEOFF_X2Y22 TIEOFF internal 3)
	)
	(tile 63 8 CLBLL_X2Y22 CLBLL 2
		(primitive_site SLICE_X2Y22 SLICEL internal 45)
		(primitive_site SLICE_X3Y22 SLICEL internal 45)
	)
	(tile 63 9 CFG_VBRK_X2Y22 CFG_VBRK 0
	)
	(tile 63 10 INT_X3Y22 INT 1
		(primitive_site TIEOFF_X3Y22 TIEOFF internal 3)
	)
	(tile 63 11 CLBLM_X3Y22 CLBLM 2
		(primitive_site SLICE_X4Y22 SLICEM internal 50)
		(primitive_site SLICE_X5Y22 SLICEL internal 45)
	)
	(tile 63 12 INT_X4Y22 INT 1
		(primitive_site TIEOFF_X4Y22 TIEOFF internal 3)
	)
	(tile 63 13 CLBLL_X4Y22 CLBLL 2
		(primitive_site SLICE_X6Y22 SLICEL internal 45)
		(primitive_site SLICE_X7Y22 SLICEL internal 45)
	)
	(tile 63 14 INT_X5Y22 INT 1
		(primitive_site TIEOFF_X5Y22 TIEOFF internal 3)
	)
	(tile 63 15 INT_INTERFACE_X5Y22 INT_INTERFACE 0
	)
	(tile 63 16 NULL_X16Y25 NULL 0
	)
	(tile 63 17 CFG_VBRK_X5Y22 CFG_VBRK 0
	)
	(tile 63 18 INT_X6Y22 INT 1
		(primitive_site TIEOFF_X6Y22 TIEOFF internal 3)
	)
	(tile 63 19 CLBLM_X6Y22 CLBLM 2
		(primitive_site SLICE_X8Y22 SLICEM internal 50)
		(primitive_site SLICE_X9Y22 SLICEL internal 45)
	)
	(tile 63 20 INT_X7Y22 INT 1
		(primitive_site TIEOFF_X7Y22 TIEOFF internal 3)
	)
	(tile 63 21 CLBLM_X7Y22 CLBLM 2
		(primitive_site SLICE_X10Y22 SLICEM internal 50)
		(primitive_site SLICE_X11Y22 SLICEL internal 45)
	)
	(tile 63 22 INT_X8Y22 INT 1
		(primitive_site TIEOFF_X8Y22 TIEOFF internal 3)
	)
	(tile 63 23 INT_INTERFACE_X8Y22 INT_INTERFACE 0
	)
	(tile 63 24 NULL_X24Y25 NULL 0
	)
	(tile 63 25 CFG_VBRK_X8Y22 CFG_VBRK 0
	)
	(tile 63 26 INT_X9Y22 INT 1
		(primitive_site TIEOFF_X9Y22 TIEOFF internal 3)
	)
	(tile 63 27 CLBLM_X9Y22 CLBLM 2
		(primitive_site SLICE_X12Y22 SLICEM internal 50)
		(primitive_site SLICE_X13Y22 SLICEL internal 45)
	)
	(tile 63 28 INT_X10Y22 INT 1
		(primitive_site TIEOFF_X10Y22 TIEOFF internal 3)
	)
	(tile 63 29 CLBLL_X10Y22 CLBLL 2
		(primitive_site SLICE_X14Y22 SLICEL internal 45)
		(primitive_site SLICE_X15Y22 SLICEL internal 45)
	)
	(tile 63 30 INT_X11Y22 INT 1
		(primitive_site TIEOFF_X11Y22 TIEOFF internal 3)
	)
	(tile 63 31 CLBLM_X11Y22 CLBLM 2
		(primitive_site SLICE_X16Y22 SLICEM internal 50)
		(primitive_site SLICE_X17Y22 SLICEL internal 45)
	)
	(tile 63 32 INT_X12Y22 INT 1
		(primitive_site TIEOFF_X12Y22 TIEOFF internal 3)
	)
	(tile 63 33 CLBLL_X12Y22 CLBLL 2
		(primitive_site SLICE_X18Y22 SLICEL internal 45)
		(primitive_site SLICE_X19Y22 SLICEL internal 45)
	)
	(tile 63 34 CFG_VBRK_X12Y22 CFG_VBRK 0
	)
	(tile 63 35 INT_X13Y22 INT 1
		(primitive_site TIEOFF_X13Y22 TIEOFF internal 3)
	)
	(tile 63 36 CLBLM_X13Y22 CLBLM 2
		(primitive_site SLICE_X20Y22 SLICEM internal 50)
		(primitive_site SLICE_X21Y22 SLICEL internal 45)
	)
	(tile 63 37 INT_X14Y22 INT 1
		(primitive_site TIEOFF_X14Y22 TIEOFF internal 3)
	)
	(tile 63 38 CLBLL_X14Y22 CLBLL 2
		(primitive_site SLICE_X22Y22 SLICEL internal 45)
		(primitive_site SLICE_X23Y22 SLICEL internal 45)
	)
	(tile 63 39 INT_X15Y22 INT 1
		(primitive_site TIEOFF_X15Y22 TIEOFF internal 3)
	)
	(tile 63 40 CLBLM_X15Y22 CLBLM 2
		(primitive_site SLICE_X24Y22 SLICEM internal 50)
		(primitive_site SLICE_X25Y22 SLICEL internal 45)
	)
	(tile 63 41 INT_X16Y22 INT 1
		(primitive_site TIEOFF_X16Y22 TIEOFF internal 3)
	)
	(tile 63 42 CLBLL_X16Y22 CLBLL 2
		(primitive_site SLICE_X26Y22 SLICEL internal 45)
		(primitive_site SLICE_X27Y22 SLICEL internal 45)
	)
	(tile 63 43 CFG_VBRK_X16Y22 CFG_VBRK 0
	)
	(tile 63 44 INT_X17Y22 INT 1
		(primitive_site TIEOFF_X17Y22 TIEOFF internal 3)
	)
	(tile 63 45 INT_INTERFACE_X17Y22 INT_INTERFACE 0
	)
	(tile 63 46 INT_BUFS_L_X17Y22 INT_BUFS_L 0
	)
	(tile 63 47 IOI_X17Y22 IOI 6
		(primitive_site OLOGIC_X1Y44 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y44 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y44 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y45 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y45 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y45 ILOGIC internal 24)
	)
	(tile 63 48 CIOB_X17Y22 CIOB 2
		(primitive_site V5 IOBS bonded 7)
		(primitive_site U5 IOBM bonded 7)
	)
	(tile 63 49 CLKV_X17Y22 CLKV 0
	)
	(tile 63 50 INT_BUFS_R_X18Y22 INT_BUFS_R 0
	)
	(tile 63 51 INT_X18Y22 INT 1
		(primitive_site TIEOFF_X18Y22 TIEOFF internal 3)
	)
	(tile 63 52 CLBLM_X18Y22 CLBLM 2
		(primitive_site SLICE_X28Y22 SLICEM internal 50)
		(primitive_site SLICE_X29Y22 SLICEL internal 45)
	)
	(tile 63 53 INT_X19Y22 INT 1
		(primitive_site TIEOFF_X19Y22 TIEOFF internal 3)
	)
	(tile 63 54 CLBLL_X19Y22 CLBLL 2
		(primitive_site SLICE_X30Y22 SLICEL internal 45)
		(primitive_site SLICE_X31Y22 SLICEL internal 45)
	)
	(tile 63 55 INT_X20Y22 INT 1
		(primitive_site TIEOFF_X20Y22 TIEOFF internal 3)
	)
	(tile 63 56 CLBLM_X20Y22 CLBLM 2
		(primitive_site SLICE_X32Y22 SLICEM internal 50)
		(primitive_site SLICE_X33Y22 SLICEL internal 45)
	)
	(tile 63 57 INT_X21Y22 INT 1
		(primitive_site TIEOFF_X21Y22 TIEOFF internal 3)
	)
	(tile 63 58 CLBLL_X21Y22 CLBLL 2
		(primitive_site SLICE_X34Y22 SLICEL internal 45)
		(primitive_site SLICE_X35Y22 SLICEL internal 45)
	)
	(tile 63 59 CFG_VBRK_X21Y22 CFG_VBRK 0
	)
	(tile 63 60 INT_X22Y22 INT 1
		(primitive_site TIEOFF_X22Y22 TIEOFF internal 3)
	)
	(tile 63 61 CLBLM_X22Y22 CLBLM 2
		(primitive_site SLICE_X36Y22 SLICEM internal 50)
		(primitive_site SLICE_X37Y22 SLICEL internal 45)
	)
	(tile 63 62 INT_X23Y22 INT 1
		(primitive_site TIEOFF_X23Y22 TIEOFF internal 3)
	)
	(tile 63 63 CLBLL_X23Y22 CLBLL 2
		(primitive_site SLICE_X38Y22 SLICEL internal 45)
		(primitive_site SLICE_X39Y22 SLICEL internal 45)
	)
	(tile 63 64 INT_X24Y22 INT 1
		(primitive_site TIEOFF_X24Y22 TIEOFF internal 3)
	)
	(tile 63 65 CLBLM_X24Y22 CLBLM 2
		(primitive_site SLICE_X40Y22 SLICEM internal 50)
		(primitive_site SLICE_X41Y22 SLICEL internal 45)
	)
	(tile 63 66 INT_X25Y22 INT 1
		(primitive_site TIEOFF_X25Y22 TIEOFF internal 3)
	)
	(tile 63 67 CLBLL_X25Y22 CLBLL 2
		(primitive_site SLICE_X42Y22 SLICEL internal 45)
		(primitive_site SLICE_X43Y22 SLICEL internal 45)
	)
	(tile 63 68 CFG_VBRK_X25Y22 CFG_VBRK 0
	)
	(tile 63 69 INT_X26Y22 INT 1
		(primitive_site TIEOFF_X26Y22 TIEOFF internal 3)
	)
	(tile 63 70 INT_INTERFACE_X26Y22 INT_INTERFACE 0
	)
	(tile 63 71 NULL_X71Y25 NULL 0
	)
	(tile 63 72 INT_X27Y22 INT 1
		(primitive_site TIEOFF_X27Y22 TIEOFF internal 3)
	)
	(tile 63 73 CLBLM_X27Y22 CLBLM 2
		(primitive_site SLICE_X44Y22 SLICEM internal 50)
		(primitive_site SLICE_X45Y22 SLICEL internal 45)
	)
	(tile 63 74 INT_X28Y22 INT 1
		(primitive_site TIEOFF_X28Y22 TIEOFF internal 3)
	)
	(tile 63 75 CLBLL_X28Y22 CLBLL 2
		(primitive_site SLICE_X46Y22 SLICEL internal 45)
		(primitive_site SLICE_X47Y22 SLICEL internal 45)
	)
	(tile 63 76 INT_X29Y22 INT 1
		(primitive_site TIEOFF_X29Y22 TIEOFF internal 3)
	)
	(tile 63 77 CLBLM_X29Y22 CLBLM 2
		(primitive_site SLICE_X48Y22 SLICEM internal 50)
		(primitive_site SLICE_X49Y22 SLICEL internal 45)
	)
	(tile 63 78 INT_X30Y22 INT 1
		(primitive_site TIEOFF_X30Y22 TIEOFF internal 3)
	)
	(tile 63 79 CLBLL_X30Y22 CLBLL 2
		(primitive_site SLICE_X50Y22 SLICEL internal 45)
		(primitive_site SLICE_X51Y22 SLICEL internal 45)
	)
	(tile 63 80 CFG_VBRK_X30Y22 CFG_VBRK 0
	)
	(tile 63 81 INT_X31Y22 INT 1
		(primitive_site TIEOFF_X31Y22 TIEOFF internal 3)
	)
	(tile 63 82 INT_INTERFACE_X31Y22 INT_INTERFACE 0
	)
	(tile 63 83 INT_BUFS_L_X31Y22 INT_BUFS_L 0
	)
	(tile 63 84 IOI_X31Y22 IOI 6
		(primitive_site OLOGIC_X2Y44 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y44 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y44 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y45 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y45 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y45 ILOGIC internal 24)
	)
	(tile 63 85 RIOB_X31Y22 RIOB 2
		(primitive_site IOB_X2Y44 IOBS unbonded 7)
		(primitive_site IOB_X2Y45 IOBM unbonded 7)
	)
	(tile 63 86 INT_BUFS_R_X32Y22 INT_BUFS_R 0
	)
	(tile 63 87 CFG_VBRK_X32Y22 CFG_VBRK 0
	)
	(tile 63 88 INT_X32Y22 INT 1
		(primitive_site TIEOFF_X32Y22 TIEOFF internal 3)
	)
	(tile 63 89 CLBLM_X32Y22 CLBLM 2
		(primitive_site SLICE_X52Y22 SLICEM internal 50)
		(primitive_site SLICE_X53Y22 SLICEL internal 45)
	)
	(tile 63 90 INT_X33Y22 INT 1
		(primitive_site TIEOFF_X33Y22 TIEOFF internal 3)
	)
	(tile 63 91 CLBLL_X33Y22 CLBLL 2
		(primitive_site SLICE_X54Y22 SLICEL internal 45)
		(primitive_site SLICE_X55Y22 SLICEL internal 45)
	)
	(tile 63 92 INT_X34Y22 INT 1
		(primitive_site TIEOFF_X34Y22 TIEOFF internal 3)
	)
	(tile 63 93 CLBLM_X34Y22 CLBLM 2
		(primitive_site SLICE_X56Y22 SLICEM internal 50)
		(primitive_site SLICE_X57Y22 SLICEL internal 45)
	)
	(tile 63 94 INT_X35Y22 INT 1
		(primitive_site TIEOFF_X35Y22 TIEOFF internal 3)
	)
	(tile 63 95 CLBLL_X35Y22 CLBLL 2
		(primitive_site SLICE_X58Y22 SLICEL internal 45)
		(primitive_site SLICE_X59Y22 SLICEL internal 45)
	)
	(tile 63 96 INT_X36Y22 INT 1
		(primitive_site TIEOFF_X36Y22 TIEOFF internal 3)
	)
	(tile 63 97 PCIE_INT_INTERFACE_X36Y22 PCIE_INT_INTERFACE 0
	)
	(tile 63 98 NULL_X98Y25 NULL 0
	)
	(tile 63 99 CFG_VBRK_X36Y22 CFG_VBRK 0
	)
	(tile 63 100 INT_X37Y22 INT 1
		(primitive_site TIEOFF_X37Y22 TIEOFF internal 3)
	)
	(tile 63 101 GTP_INT_INTERFACE_X37Y22 GTP_INT_INTERFACE 0
	)
	(tile 63 102 R_TERM_INT_X37Y22 R_TERM_INT 0
	)
	(tile 63 103 NULL_X103Y25 NULL 0
	)
	(tile 64 0 LIOB_X0Y21 LIOB 2
		(primitive_site M16 IOBS bonded 7)
		(primitive_site N16 IOBM bonded 7)
	)
	(tile 64 1 L_TERM_INT_X0Y21 L_TERM_INT 0
	)
	(tile 64 2 INT_X0Y21 INT 1
		(primitive_site TIEOFF_X0Y21 TIEOFF internal 3)
	)
	(tile 64 3 INT_INTERFACE_X0Y21 INT_INTERFACE 0
	)
	(tile 64 4 IOI_X0Y21 IOI 6
		(primitive_site OLOGIC_X0Y42 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y42 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y42 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y43 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y43 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y43 ILOGIC internal 24)
	)
	(tile 64 5 INT_X1Y21 INT 1
		(primitive_site TIEOFF_X1Y21 TIEOFF internal 3)
	)
	(tile 64 6 CLBLM_X1Y21 CLBLM 2
		(primitive_site SLICE_X0Y21 SLICEM internal 50)
		(primitive_site SLICE_X1Y21 SLICEL internal 45)
	)
	(tile 64 7 INT_X2Y21 INT 1
		(primitive_site TIEOFF_X2Y21 TIEOFF internal 3)
	)
	(tile 64 8 CLBLL_X2Y21 CLBLL 2
		(primitive_site SLICE_X2Y21 SLICEL internal 45)
		(primitive_site SLICE_X3Y21 SLICEL internal 45)
	)
	(tile 64 9 CFG_VBRK_X2Y21 CFG_VBRK 0
	)
	(tile 64 10 INT_X3Y21 INT 1
		(primitive_site TIEOFF_X3Y21 TIEOFF internal 3)
	)
	(tile 64 11 CLBLM_X3Y21 CLBLM 2
		(primitive_site SLICE_X4Y21 SLICEM internal 50)
		(primitive_site SLICE_X5Y21 SLICEL internal 45)
	)
	(tile 64 12 INT_X4Y21 INT 1
		(primitive_site TIEOFF_X4Y21 TIEOFF internal 3)
	)
	(tile 64 13 CLBLL_X4Y21 CLBLL 2
		(primitive_site SLICE_X6Y21 SLICEL internal 45)
		(primitive_site SLICE_X7Y21 SLICEL internal 45)
	)
	(tile 64 14 INT_X5Y21 INT 1
		(primitive_site TIEOFF_X5Y21 TIEOFF internal 3)
	)
	(tile 64 15 INT_INTERFACE_X5Y21 INT_INTERFACE 0
	)
	(tile 64 16 NULL_X16Y24 NULL 0
	)
	(tile 64 17 CFG_VBRK_X5Y21 CFG_VBRK 0
	)
	(tile 64 18 INT_X6Y21 INT 1
		(primitive_site TIEOFF_X6Y21 TIEOFF internal 3)
	)
	(tile 64 19 CLBLM_X6Y21 CLBLM 2
		(primitive_site SLICE_X8Y21 SLICEM internal 50)
		(primitive_site SLICE_X9Y21 SLICEL internal 45)
	)
	(tile 64 20 INT_X7Y21 INT 1
		(primitive_site TIEOFF_X7Y21 TIEOFF internal 3)
	)
	(tile 64 21 CLBLM_X7Y21 CLBLM 2
		(primitive_site SLICE_X10Y21 SLICEM internal 50)
		(primitive_site SLICE_X11Y21 SLICEL internal 45)
	)
	(tile 64 22 INT_X8Y21 INT 1
		(primitive_site TIEOFF_X8Y21 TIEOFF internal 3)
	)
	(tile 64 23 INT_INTERFACE_X8Y21 INT_INTERFACE 0
	)
	(tile 64 24 NULL_X24Y24 NULL 0
	)
	(tile 64 25 CFG_VBRK_X8Y21 CFG_VBRK 0
	)
	(tile 64 26 INT_X9Y21 INT 1
		(primitive_site TIEOFF_X9Y21 TIEOFF internal 3)
	)
	(tile 64 27 CLBLM_X9Y21 CLBLM 2
		(primitive_site SLICE_X12Y21 SLICEM internal 50)
		(primitive_site SLICE_X13Y21 SLICEL internal 45)
	)
	(tile 64 28 INT_X10Y21 INT 1
		(primitive_site TIEOFF_X10Y21 TIEOFF internal 3)
	)
	(tile 64 29 CLBLL_X10Y21 CLBLL 2
		(primitive_site SLICE_X14Y21 SLICEL internal 45)
		(primitive_site SLICE_X15Y21 SLICEL internal 45)
	)
	(tile 64 30 INT_X11Y21 INT 1
		(primitive_site TIEOFF_X11Y21 TIEOFF internal 3)
	)
	(tile 64 31 CLBLM_X11Y21 CLBLM 2
		(primitive_site SLICE_X16Y21 SLICEM internal 50)
		(primitive_site SLICE_X17Y21 SLICEL internal 45)
	)
	(tile 64 32 INT_X12Y21 INT 1
		(primitive_site TIEOFF_X12Y21 TIEOFF internal 3)
	)
	(tile 64 33 CLBLL_X12Y21 CLBLL 2
		(primitive_site SLICE_X18Y21 SLICEL internal 45)
		(primitive_site SLICE_X19Y21 SLICEL internal 45)
	)
	(tile 64 34 CFG_VBRK_X12Y21 CFG_VBRK 0
	)
	(tile 64 35 INT_X13Y21 INT 1
		(primitive_site TIEOFF_X13Y21 TIEOFF internal 3)
	)
	(tile 64 36 CLBLM_X13Y21 CLBLM 2
		(primitive_site SLICE_X20Y21 SLICEM internal 50)
		(primitive_site SLICE_X21Y21 SLICEL internal 45)
	)
	(tile 64 37 INT_X14Y21 INT 1
		(primitive_site TIEOFF_X14Y21 TIEOFF internal 3)
	)
	(tile 64 38 CLBLL_X14Y21 CLBLL 2
		(primitive_site SLICE_X22Y21 SLICEL internal 45)
		(primitive_site SLICE_X23Y21 SLICEL internal 45)
	)
	(tile 64 39 INT_X15Y21 INT 1
		(primitive_site TIEOFF_X15Y21 TIEOFF internal 3)
	)
	(tile 64 40 CLBLM_X15Y21 CLBLM 2
		(primitive_site SLICE_X24Y21 SLICEM internal 50)
		(primitive_site SLICE_X25Y21 SLICEL internal 45)
	)
	(tile 64 41 INT_X16Y21 INT 1
		(primitive_site TIEOFF_X16Y21 TIEOFF internal 3)
	)
	(tile 64 42 CLBLL_X16Y21 CLBLL 2
		(primitive_site SLICE_X26Y21 SLICEL internal 45)
		(primitive_site SLICE_X27Y21 SLICEL internal 45)
	)
	(tile 64 43 CFG_VBRK_X16Y21 CFG_VBRK 0
	)
	(tile 64 44 INT_X17Y21 INT 1
		(primitive_site TIEOFF_X17Y21 TIEOFF internal 3)
	)
	(tile 64 45 INT_INTERFACE_X17Y21 INT_INTERFACE 0
	)
	(tile 64 46 INT_BUFS_L_X17Y21 INT_BUFS_L 0
	)
	(tile 64 47 IOI_X17Y21 IOI 6
		(primitive_site OLOGIC_X1Y42 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y42 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y42 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y43 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y43 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y43 ILOGIC internal 24)
	)
	(tile 64 48 CIOB_X17Y21 CIOB 2
		(primitive_site R5 IOBS bonded 7)
		(primitive_site P5 IOBM bonded 7)
	)
	(tile 64 49 CLKV_X17Y21 CLKV 0
	)
	(tile 64 50 INT_BUFS_R_X18Y21 INT_BUFS_R 0
	)
	(tile 64 51 INT_X18Y21 INT 1
		(primitive_site TIEOFF_X18Y21 TIEOFF internal 3)
	)
	(tile 64 52 CLBLM_X18Y21 CLBLM 2
		(primitive_site SLICE_X28Y21 SLICEM internal 50)
		(primitive_site SLICE_X29Y21 SLICEL internal 45)
	)
	(tile 64 53 INT_X19Y21 INT 1
		(primitive_site TIEOFF_X19Y21 TIEOFF internal 3)
	)
	(tile 64 54 CLBLL_X19Y21 CLBLL 2
		(primitive_site SLICE_X30Y21 SLICEL internal 45)
		(primitive_site SLICE_X31Y21 SLICEL internal 45)
	)
	(tile 64 55 INT_X20Y21 INT 1
		(primitive_site TIEOFF_X20Y21 TIEOFF internal 3)
	)
	(tile 64 56 CLBLM_X20Y21 CLBLM 2
		(primitive_site SLICE_X32Y21 SLICEM internal 50)
		(primitive_site SLICE_X33Y21 SLICEL internal 45)
	)
	(tile 64 57 INT_X21Y21 INT 1
		(primitive_site TIEOFF_X21Y21 TIEOFF internal 3)
	)
	(tile 64 58 CLBLL_X21Y21 CLBLL 2
		(primitive_site SLICE_X34Y21 SLICEL internal 45)
		(primitive_site SLICE_X35Y21 SLICEL internal 45)
	)
	(tile 64 59 CFG_VBRK_X21Y21 CFG_VBRK 0
	)
	(tile 64 60 INT_X22Y21 INT 1
		(primitive_site TIEOFF_X22Y21 TIEOFF internal 3)
	)
	(tile 64 61 CLBLM_X22Y21 CLBLM 2
		(primitive_site SLICE_X36Y21 SLICEM internal 50)
		(primitive_site SLICE_X37Y21 SLICEL internal 45)
	)
	(tile 64 62 INT_X23Y21 INT 1
		(primitive_site TIEOFF_X23Y21 TIEOFF internal 3)
	)
	(tile 64 63 CLBLL_X23Y21 CLBLL 2
		(primitive_site SLICE_X38Y21 SLICEL internal 45)
		(primitive_site SLICE_X39Y21 SLICEL internal 45)
	)
	(tile 64 64 INT_X24Y21 INT 1
		(primitive_site TIEOFF_X24Y21 TIEOFF internal 3)
	)
	(tile 64 65 CLBLM_X24Y21 CLBLM 2
		(primitive_site SLICE_X40Y21 SLICEM internal 50)
		(primitive_site SLICE_X41Y21 SLICEL internal 45)
	)
	(tile 64 66 INT_X25Y21 INT 1
		(primitive_site TIEOFF_X25Y21 TIEOFF internal 3)
	)
	(tile 64 67 CLBLL_X25Y21 CLBLL 2
		(primitive_site SLICE_X42Y21 SLICEL internal 45)
		(primitive_site SLICE_X43Y21 SLICEL internal 45)
	)
	(tile 64 68 CFG_VBRK_X25Y21 CFG_VBRK 0
	)
	(tile 64 69 INT_X26Y21 INT 1
		(primitive_site TIEOFF_X26Y21 TIEOFF internal 3)
	)
	(tile 64 70 INT_INTERFACE_X26Y21 INT_INTERFACE 0
	)
	(tile 64 71 NULL_X71Y24 NULL 0
	)
	(tile 64 72 INT_X27Y21 INT 1
		(primitive_site TIEOFF_X27Y21 TIEOFF internal 3)
	)
	(tile 64 73 CLBLM_X27Y21 CLBLM 2
		(primitive_site SLICE_X44Y21 SLICEM internal 50)
		(primitive_site SLICE_X45Y21 SLICEL internal 45)
	)
	(tile 64 74 INT_X28Y21 INT 1
		(primitive_site TIEOFF_X28Y21 TIEOFF internal 3)
	)
	(tile 64 75 CLBLL_X28Y21 CLBLL 2
		(primitive_site SLICE_X46Y21 SLICEL internal 45)
		(primitive_site SLICE_X47Y21 SLICEL internal 45)
	)
	(tile 64 76 INT_X29Y21 INT 1
		(primitive_site TIEOFF_X29Y21 TIEOFF internal 3)
	)
	(tile 64 77 CLBLM_X29Y21 CLBLM 2
		(primitive_site SLICE_X48Y21 SLICEM internal 50)
		(primitive_site SLICE_X49Y21 SLICEL internal 45)
	)
	(tile 64 78 INT_X30Y21 INT 1
		(primitive_site TIEOFF_X30Y21 TIEOFF internal 3)
	)
	(tile 64 79 CLBLL_X30Y21 CLBLL 2
		(primitive_site SLICE_X50Y21 SLICEL internal 45)
		(primitive_site SLICE_X51Y21 SLICEL internal 45)
	)
	(tile 64 80 CFG_VBRK_X30Y21 CFG_VBRK 0
	)
	(tile 64 81 INT_X31Y21 INT 1
		(primitive_site TIEOFF_X31Y21 TIEOFF internal 3)
	)
	(tile 64 82 INT_INTERFACE_X31Y21 INT_INTERFACE 0
	)
	(tile 64 83 INT_BUFS_L_X31Y21 INT_BUFS_L 0
	)
	(tile 64 84 IOI_X31Y21 IOI 6
		(primitive_site OLOGIC_X2Y42 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y42 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y42 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y43 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y43 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y43 ILOGIC internal 24)
	)
	(tile 64 85 RIOB_X31Y21 RIOB 2
		(primitive_site IOB_X2Y42 IOBS unbonded 7)
		(primitive_site IOB_X2Y43 IOBM unbonded 7)
	)
	(tile 64 86 INT_BUFS_R_X32Y21 INT_BUFS_R 0
	)
	(tile 64 87 CFG_VBRK_X32Y21 CFG_VBRK 0
	)
	(tile 64 88 INT_X32Y21 INT 1
		(primitive_site TIEOFF_X32Y21 TIEOFF internal 3)
	)
	(tile 64 89 CLBLM_X32Y21 CLBLM 2
		(primitive_site SLICE_X52Y21 SLICEM internal 50)
		(primitive_site SLICE_X53Y21 SLICEL internal 45)
	)
	(tile 64 90 INT_X33Y21 INT 1
		(primitive_site TIEOFF_X33Y21 TIEOFF internal 3)
	)
	(tile 64 91 CLBLL_X33Y21 CLBLL 2
		(primitive_site SLICE_X54Y21 SLICEL internal 45)
		(primitive_site SLICE_X55Y21 SLICEL internal 45)
	)
	(tile 64 92 INT_X34Y21 INT 1
		(primitive_site TIEOFF_X34Y21 TIEOFF internal 3)
	)
	(tile 64 93 CLBLM_X34Y21 CLBLM 2
		(primitive_site SLICE_X56Y21 SLICEM internal 50)
		(primitive_site SLICE_X57Y21 SLICEL internal 45)
	)
	(tile 64 94 INT_X35Y21 INT 1
		(primitive_site TIEOFF_X35Y21 TIEOFF internal 3)
	)
	(tile 64 95 CLBLL_X35Y21 CLBLL 2
		(primitive_site SLICE_X58Y21 SLICEL internal 45)
		(primitive_site SLICE_X59Y21 SLICEL internal 45)
	)
	(tile 64 96 INT_X36Y21 INT 1
		(primitive_site TIEOFF_X36Y21 TIEOFF internal 3)
	)
	(tile 64 97 PCIE_INT_INTERFACE_X36Y21 PCIE_INT_INTERFACE 0
	)
	(tile 64 98 NULL_X98Y24 NULL 0
	)
	(tile 64 99 CFG_VBRK_X36Y21 CFG_VBRK 0
	)
	(tile 64 100 INT_X37Y21 INT 1
		(primitive_site TIEOFF_X37Y21 TIEOFF internal 3)
	)
	(tile 64 101 GTP_INT_INTERFACE_X37Y21 GTP_INT_INTERFACE 0
	)
	(tile 64 102 R_TERM_INT_X37Y21 R_TERM_INT 0
	)
	(tile 64 103 NULL_X103Y24 NULL 0
	)
	(tile 65 0 LIOB_X0Y20 LIOB 2
		(primitive_site M15 IOBS bonded 7)
		(primitive_site N15 IOBM bonded 7)
	)
	(tile 65 1 L_TERM_INT_X0Y20 L_TERM_INT 0
	)
	(tile 65 2 INT_X0Y20 INT 1
		(primitive_site TIEOFF_X0Y20 TIEOFF internal 3)
	)
	(tile 65 3 INT_INTERFACE_X0Y20 INT_INTERFACE 0
	)
	(tile 65 4 IOI_X0Y20 IOI 6
		(primitive_site OLOGIC_X0Y40 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y40 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y40 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y41 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y41 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y41 ILOGIC internal 24)
	)
	(tile 65 5 INT_X1Y20 INT 1
		(primitive_site TIEOFF_X1Y20 TIEOFF internal 3)
	)
	(tile 65 6 CLBLM_X1Y20 CLBLM 2
		(primitive_site SLICE_X0Y20 SLICEM internal 50)
		(primitive_site SLICE_X1Y20 SLICEL internal 45)
	)
	(tile 65 7 INT_X2Y20 INT 1
		(primitive_site TIEOFF_X2Y20 TIEOFF internal 3)
	)
	(tile 65 8 CLBLL_X2Y20 CLBLL 2
		(primitive_site SLICE_X2Y20 SLICEL internal 45)
		(primitive_site SLICE_X3Y20 SLICEL internal 45)
	)
	(tile 65 9 CFG_VBRK_X2Y20 CFG_VBRK 0
	)
	(tile 65 10 INT_X3Y20 INT 1
		(primitive_site TIEOFF_X3Y20 TIEOFF internal 3)
	)
	(tile 65 11 CLBLM_X3Y20 CLBLM 2
		(primitive_site SLICE_X4Y20 SLICEM internal 50)
		(primitive_site SLICE_X5Y20 SLICEL internal 45)
	)
	(tile 65 12 INT_X4Y20 INT 1
		(primitive_site TIEOFF_X4Y20 TIEOFF internal 3)
	)
	(tile 65 13 CLBLL_X4Y20 CLBLL 2
		(primitive_site SLICE_X6Y20 SLICEL internal 45)
		(primitive_site SLICE_X7Y20 SLICEL internal 45)
	)
	(tile 65 14 INT_X5Y20 INT 1
		(primitive_site TIEOFF_X5Y20 TIEOFF internal 3)
	)
	(tile 65 15 INT_INTERFACE_X5Y20 INT_INTERFACE 0
	)
	(tile 65 16 BRAM_X5Y20 BRAM 1
		(primitive_site RAMB36_X0Y4 RAMBFIFO36 internal 343)
	)
	(tile 65 17 CFG_VBRK_X5Y20 CFG_VBRK 0
	)
	(tile 65 18 INT_X6Y20 INT 1
		(primitive_site TIEOFF_X6Y20 TIEOFF internal 3)
	)
	(tile 65 19 CLBLM_X6Y20 CLBLM 2
		(primitive_site SLICE_X8Y20 SLICEM internal 50)
		(primitive_site SLICE_X9Y20 SLICEL internal 45)
	)
	(tile 65 20 INT_X7Y20 INT 1
		(primitive_site TIEOFF_X7Y20 TIEOFF internal 3)
	)
	(tile 65 21 CLBLM_X7Y20 CLBLM 2
		(primitive_site SLICE_X10Y20 SLICEM internal 50)
		(primitive_site SLICE_X11Y20 SLICEL internal 45)
	)
	(tile 65 22 INT_X8Y20 INT 1
		(primitive_site TIEOFF_X8Y20 TIEOFF internal 3)
	)
	(tile 65 23 INT_INTERFACE_X8Y20 INT_INTERFACE 0
	)
	(tile 65 24 DSP_X8Y20 DSP 2
		(primitive_site DSP48_X0Y8 DSP48E internal 390)
		(primitive_site DSP48_X0Y9 DSP48E internal 390)
	)
	(tile 65 25 CFG_VBRK_X8Y20 CFG_VBRK 0
	)
	(tile 65 26 INT_X9Y20 INT 1
		(primitive_site TIEOFF_X9Y20 TIEOFF internal 3)
	)
	(tile 65 27 CLBLM_X9Y20 CLBLM 2
		(primitive_site SLICE_X12Y20 SLICEM internal 50)
		(primitive_site SLICE_X13Y20 SLICEL internal 45)
	)
	(tile 65 28 INT_X10Y20 INT 1
		(primitive_site TIEOFF_X10Y20 TIEOFF internal 3)
	)
	(tile 65 29 CLBLL_X10Y20 CLBLL 2
		(primitive_site SLICE_X14Y20 SLICEL internal 45)
		(primitive_site SLICE_X15Y20 SLICEL internal 45)
	)
	(tile 65 30 INT_X11Y20 INT 1
		(primitive_site TIEOFF_X11Y20 TIEOFF internal 3)
	)
	(tile 65 31 CLBLM_X11Y20 CLBLM 2
		(primitive_site SLICE_X16Y20 SLICEM internal 50)
		(primitive_site SLICE_X17Y20 SLICEL internal 45)
	)
	(tile 65 32 INT_X12Y20 INT 1
		(primitive_site TIEOFF_X12Y20 TIEOFF internal 3)
	)
	(tile 65 33 CLBLL_X12Y20 CLBLL 2
		(primitive_site SLICE_X18Y20 SLICEL internal 45)
		(primitive_site SLICE_X19Y20 SLICEL internal 45)
	)
	(tile 65 34 CFG_VBRK_X12Y20 CFG_VBRK 0
	)
	(tile 65 35 INT_X13Y20 INT 1
		(primitive_site TIEOFF_X13Y20 TIEOFF internal 3)
	)
	(tile 65 36 CLBLM_X13Y20 CLBLM 2
		(primitive_site SLICE_X20Y20 SLICEM internal 50)
		(primitive_site SLICE_X21Y20 SLICEL internal 45)
	)
	(tile 65 37 INT_X14Y20 INT 1
		(primitive_site TIEOFF_X14Y20 TIEOFF internal 3)
	)
	(tile 65 38 CLBLL_X14Y20 CLBLL 2
		(primitive_site SLICE_X22Y20 SLICEL internal 45)
		(primitive_site SLICE_X23Y20 SLICEL internal 45)
	)
	(tile 65 39 INT_X15Y20 INT 1
		(primitive_site TIEOFF_X15Y20 TIEOFF internal 3)
	)
	(tile 65 40 CLBLM_X15Y20 CLBLM 2
		(primitive_site SLICE_X24Y20 SLICEM internal 50)
		(primitive_site SLICE_X25Y20 SLICEL internal 45)
	)
	(tile 65 41 INT_X16Y20 INT 1
		(primitive_site TIEOFF_X16Y20 TIEOFF internal 3)
	)
	(tile 65 42 CLBLL_X16Y20 CLBLL 2
		(primitive_site SLICE_X26Y20 SLICEL internal 45)
		(primitive_site SLICE_X27Y20 SLICEL internal 45)
	)
	(tile 65 43 CFG_VBRK_X16Y20 CFG_VBRK 0
	)
	(tile 65 44 INT_X17Y20 INT 1
		(primitive_site TIEOFF_X17Y20 TIEOFF internal 3)
	)
	(tile 65 45 INT_INTERFACE_X17Y20 INT_INTERFACE 0
	)
	(tile 65 46 INT_BUFS_L_X17Y20 INT_BUFS_L 0
	)
	(tile 65 47 IOI_X17Y20 IOI 6
		(primitive_site OLOGIC_X1Y40 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y40 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y40 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y41 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y41 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y41 ILOGIC internal 24)
	)
	(tile 65 48 CIOB_X17Y20 CIOB 2
		(primitive_site T3 IOBS bonded 7)
		(primitive_site T4 IOBM bonded 7)
	)
	(tile 65 49 CLKV_MC_X17Y20 CLKV_MC 0
	)
	(tile 65 50 INT_BUFS_R_X18Y20 INT_BUFS_R 0
	)
	(tile 65 51 INT_X18Y20 INT 1
		(primitive_site TIEOFF_X18Y20 TIEOFF internal 3)
	)
	(tile 65 52 CLBLM_X18Y20 CLBLM 2
		(primitive_site SLICE_X28Y20 SLICEM internal 50)
		(primitive_site SLICE_X29Y20 SLICEL internal 45)
	)
	(tile 65 53 INT_X19Y20 INT 1
		(primitive_site TIEOFF_X19Y20 TIEOFF internal 3)
	)
	(tile 65 54 CLBLL_X19Y20 CLBLL 2
		(primitive_site SLICE_X30Y20 SLICEL internal 45)
		(primitive_site SLICE_X31Y20 SLICEL internal 45)
	)
	(tile 65 55 INT_X20Y20 INT 1
		(primitive_site TIEOFF_X20Y20 TIEOFF internal 3)
	)
	(tile 65 56 CLBLM_X20Y20 CLBLM 2
		(primitive_site SLICE_X32Y20 SLICEM internal 50)
		(primitive_site SLICE_X33Y20 SLICEL internal 45)
	)
	(tile 65 57 INT_X21Y20 INT 1
		(primitive_site TIEOFF_X21Y20 TIEOFF internal 3)
	)
	(tile 65 58 CLBLL_X21Y20 CLBLL 2
		(primitive_site SLICE_X34Y20 SLICEL internal 45)
		(primitive_site SLICE_X35Y20 SLICEL internal 45)
	)
	(tile 65 59 CFG_VBRK_X21Y20 CFG_VBRK 0
	)
	(tile 65 60 INT_X22Y20 INT 1
		(primitive_site TIEOFF_X22Y20 TIEOFF internal 3)
	)
	(tile 65 61 CLBLM_X22Y20 CLBLM 2
		(primitive_site SLICE_X36Y20 SLICEM internal 50)
		(primitive_site SLICE_X37Y20 SLICEL internal 45)
	)
	(tile 65 62 INT_X23Y20 INT 1
		(primitive_site TIEOFF_X23Y20 TIEOFF internal 3)
	)
	(tile 65 63 CLBLL_X23Y20 CLBLL 2
		(primitive_site SLICE_X38Y20 SLICEL internal 45)
		(primitive_site SLICE_X39Y20 SLICEL internal 45)
	)
	(tile 65 64 INT_X24Y20 INT 1
		(primitive_site TIEOFF_X24Y20 TIEOFF internal 3)
	)
	(tile 65 65 CLBLM_X24Y20 CLBLM 2
		(primitive_site SLICE_X40Y20 SLICEM internal 50)
		(primitive_site SLICE_X41Y20 SLICEL internal 45)
	)
	(tile 65 66 INT_X25Y20 INT 1
		(primitive_site TIEOFF_X25Y20 TIEOFF internal 3)
	)
	(tile 65 67 CLBLL_X25Y20 CLBLL 2
		(primitive_site SLICE_X42Y20 SLICEL internal 45)
		(primitive_site SLICE_X43Y20 SLICEL internal 45)
	)
	(tile 65 68 CFG_VBRK_X25Y20 CFG_VBRK 0
	)
	(tile 65 69 INT_X26Y20 INT 1
		(primitive_site TIEOFF_X26Y20 TIEOFF internal 3)
	)
	(tile 65 70 INT_INTERFACE_X26Y20 INT_INTERFACE 0
	)
	(tile 65 71 BRAM_X26Y20 BRAM 1
		(primitive_site RAMB36_X1Y4 RAMBFIFO36 internal 343)
	)
	(tile 65 72 INT_X27Y20 INT 1
		(primitive_site TIEOFF_X27Y20 TIEOFF internal 3)
	)
	(tile 65 73 CLBLM_X27Y20 CLBLM 2
		(primitive_site SLICE_X44Y20 SLICEM internal 50)
		(primitive_site SLICE_X45Y20 SLICEL internal 45)
	)
	(tile 65 74 INT_X28Y20 INT 1
		(primitive_site TIEOFF_X28Y20 TIEOFF internal 3)
	)
	(tile 65 75 CLBLL_X28Y20 CLBLL 2
		(primitive_site SLICE_X46Y20 SLICEL internal 45)
		(primitive_site SLICE_X47Y20 SLICEL internal 45)
	)
	(tile 65 76 INT_X29Y20 INT 1
		(primitive_site TIEOFF_X29Y20 TIEOFF internal 3)
	)
	(tile 65 77 CLBLM_X29Y20 CLBLM 2
		(primitive_site SLICE_X48Y20 SLICEM internal 50)
		(primitive_site SLICE_X49Y20 SLICEL internal 45)
	)
	(tile 65 78 INT_X30Y20 INT 1
		(primitive_site TIEOFF_X30Y20 TIEOFF internal 3)
	)
	(tile 65 79 CLBLL_X30Y20 CLBLL 2
		(primitive_site SLICE_X50Y20 SLICEL internal 45)
		(primitive_site SLICE_X51Y20 SLICEL internal 45)
	)
	(tile 65 80 CFG_VBRK_X30Y20 CFG_VBRK 0
	)
	(tile 65 81 INT_X31Y20 INT 1
		(primitive_site TIEOFF_X31Y20 TIEOFF internal 3)
	)
	(tile 65 82 INT_INTERFACE_X31Y20 INT_INTERFACE 0
	)
	(tile 65 83 INT_BUFS_L_X31Y20 INT_BUFS_L 0
	)
	(tile 65 84 IOI_X31Y20 IOI 6
		(primitive_site OLOGIC_X2Y40 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y40 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y40 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y41 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y41 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y41 ILOGIC internal 24)
	)
	(tile 65 85 RIOB_X31Y20 RIOB 2
		(primitive_site IOB_X2Y40 IOBS unbonded 7)
		(primitive_site IOB_X2Y41 IOBM unbonded 7)
	)
	(tile 65 86 INT_BUFS_R_X32Y20 INT_BUFS_R 0
	)
	(tile 65 87 CFG_VBRK_X32Y20 CFG_VBRK 0
	)
	(tile 65 88 INT_X32Y20 INT 1
		(primitive_site TIEOFF_X32Y20 TIEOFF internal 3)
	)
	(tile 65 89 CLBLM_X32Y20 CLBLM 2
		(primitive_site SLICE_X52Y20 SLICEM internal 50)
		(primitive_site SLICE_X53Y20 SLICEL internal 45)
	)
	(tile 65 90 INT_X33Y20 INT 1
		(primitive_site TIEOFF_X33Y20 TIEOFF internal 3)
	)
	(tile 65 91 CLBLL_X33Y20 CLBLL 2
		(primitive_site SLICE_X54Y20 SLICEL internal 45)
		(primitive_site SLICE_X55Y20 SLICEL internal 45)
	)
	(tile 65 92 INT_X34Y20 INT 1
		(primitive_site TIEOFF_X34Y20 TIEOFF internal 3)
	)
	(tile 65 93 CLBLM_X34Y20 CLBLM 2
		(primitive_site SLICE_X56Y20 SLICEM internal 50)
		(primitive_site SLICE_X57Y20 SLICEL internal 45)
	)
	(tile 65 94 INT_X35Y20 INT 1
		(primitive_site TIEOFF_X35Y20 TIEOFF internal 3)
	)
	(tile 65 95 CLBLL_X35Y20 CLBLL 2
		(primitive_site SLICE_X58Y20 SLICEL internal 45)
		(primitive_site SLICE_X59Y20 SLICEL internal 45)
	)
	(tile 65 96 INT_X36Y20 INT 1
		(primitive_site TIEOFF_X36Y20 TIEOFF internal 3)
	)
	(tile 65 97 PCIE_INT_INTERFACE_X36Y20 PCIE_INT_INTERFACE 0
	)
	(tile 65 98 NULL_X98Y23 NULL 0
	)
	(tile 65 99 CFG_VBRK_X36Y20 CFG_VBRK 0
	)
	(tile 65 100 INT_X37Y20 INT 1
		(primitive_site TIEOFF_X37Y20 TIEOFF internal 3)
	)
	(tile 65 101 GTP_INT_INTERFACE_X37Y20 GTP_INT_INTERFACE 0
	)
	(tile 65 102 R_TERM_INT_X37Y20 R_TERM_INT 0
	)
	(tile 65 103 NULL_X103Y23 NULL 0
	)
	(tile 66 0 NULL_X0Y22 NULL 0
	)
	(tile 66 1 NULL_X1Y22 NULL 0
	)
	(tile 66 2 BRKH_X0Y19 BRKH 0
	)
	(tile 66 3 NULL_X3Y22 NULL 0
	)
	(tile 66 4 BRKH_IOI_X3Y22 BRKH_IOI 0
	)
	(tile 66 5 BRKH_X1Y19 BRKH 0
	)
	(tile 66 6 BRKH_CLB_X1Y19 BRKH_CLB 0
	)
	(tile 66 7 BRKH_X2Y19 BRKH 0
	)
	(tile 66 8 BRKH_CLB_X2Y19 BRKH_CLB 0
	)
	(tile 66 9 NULL_X9Y22 NULL 0
	)
	(tile 66 10 BRKH_X3Y19 BRKH 0
	)
	(tile 66 11 BRKH_CLB_X3Y19 BRKH_CLB 0
	)
	(tile 66 12 BRKH_X4Y19 BRKH 0
	)
	(tile 66 13 BRKH_CLB_X4Y19 BRKH_CLB 0
	)
	(tile 66 14 BRKH_X5Y19 BRKH 0
	)
	(tile 66 15 NULL_X15Y22 NULL 0
	)
	(tile 66 16 BRKH_BRAM_X15Y22 BRKH_BRAM 0
	)
	(tile 66 17 NULL_X17Y22 NULL 0
	)
	(tile 66 18 BRKH_X6Y19 BRKH 0
	)
	(tile 66 19 BRKH_CLB_X6Y19 BRKH_CLB 0
	)
	(tile 66 20 BRKH_X7Y19 BRKH 0
	)
	(tile 66 21 BRKH_CLB_X7Y19 BRKH_CLB 0
	)
	(tile 66 22 BRKH_X8Y19 BRKH 0
	)
	(tile 66 23 NULL_X23Y22 NULL 0
	)
	(tile 66 24 BRKH_DSP_X23Y22 BRKH_DSP 0
	)
	(tile 66 25 NULL_X25Y22 NULL 0
	)
	(tile 66 26 BRKH_X9Y19 BRKH 0
	)
	(tile 66 27 BRKH_CLB_X9Y19 BRKH_CLB 0
	)
	(tile 66 28 BRKH_X10Y19 BRKH 0
	)
	(tile 66 29 BRKH_CLB_X10Y19 BRKH_CLB 0
	)
	(tile 66 30 BRKH_X11Y19 BRKH 0
	)
	(tile 66 31 BRKH_CLB_X11Y19 BRKH_CLB 0
	)
	(tile 66 32 BRKH_X12Y19 BRKH 0
	)
	(tile 66 33 BRKH_CLB_X12Y19 BRKH_CLB 0
	)
	(tile 66 34 NULL_X34Y22 NULL 0
	)
	(tile 66 35 BRKH_X13Y19 BRKH 0
	)
	(tile 66 36 BRKH_CLB_X13Y19 BRKH_CLB 0
	)
	(tile 66 37 BRKH_X14Y19 BRKH 0
	)
	(tile 66 38 BRKH_CLB_X14Y19 BRKH_CLB 0
	)
	(tile 66 39 BRKH_X15Y19 BRKH 0
	)
	(tile 66 40 BRKH_CLB_X15Y19 BRKH_CLB 0
	)
	(tile 66 41 BRKH_X16Y19 BRKH 0
	)
	(tile 66 42 BRKH_CLB_X16Y19 BRKH_CLB 0
	)
	(tile 66 43 NULL_X43Y22 NULL 0
	)
	(tile 66 44 BRKH_X17Y19 BRKH 0
	)
	(tile 66 45 NULL_X45Y22 NULL 0
	)
	(tile 66 46 NULL_X46Y22 NULL 0
	)
	(tile 66 47 BRKH_IOI_X46Y22 BRKH_IOI 0
	)
	(tile 66 48 NULL_X48Y22 NULL 0
	)
	(tile 66 49 GBRKC_X48Y22 GBRKC 0
	)
	(tile 66 50 NULL_X50Y22 NULL 0
	)
	(tile 66 51 BRKH_X18Y19 BRKH 0
	)
	(tile 66 52 BRKH_CLB_X18Y19 BRKH_CLB 0
	)
	(tile 66 53 BRKH_X19Y19 BRKH 0
	)
	(tile 66 54 BRKH_CLB_X19Y19 BRKH_CLB 0
	)
	(tile 66 55 BRKH_X20Y19 BRKH 0
	)
	(tile 66 56 BRKH_CLB_X20Y19 BRKH_CLB 0
	)
	(tile 66 57 BRKH_X21Y19 BRKH 0
	)
	(tile 66 58 BRKH_CLB_X21Y19 BRKH_CLB 0
	)
	(tile 66 59 NULL_X59Y22 NULL 0
	)
	(tile 66 60 BRKH_X22Y19 BRKH 0
	)
	(tile 66 61 BRKH_CLB_X22Y19 BRKH_CLB 0
	)
	(tile 66 62 BRKH_X23Y19 BRKH 0
	)
	(tile 66 63 BRKH_CLB_X23Y19 BRKH_CLB 0
	)
	(tile 66 64 BRKH_X24Y19 BRKH 0
	)
	(tile 66 65 BRKH_CLB_X24Y19 BRKH_CLB 0
	)
	(tile 66 66 BRKH_X25Y19 BRKH 0
	)
	(tile 66 67 BRKH_CLB_X25Y19 BRKH_CLB 0
	)
	(tile 66 68 NULL_X68Y22 NULL 0
	)
	(tile 66 69 BRKH_X26Y19 BRKH 0
	)
	(tile 66 70 NULL_X70Y22 NULL 0
	)
	(tile 66 71 BRKH_BRAM_X70Y22 BRKH_BRAM 0
	)
	(tile 66 72 BRKH_X27Y19 BRKH 0
	)
	(tile 66 73 BRKH_CLB_X27Y19 BRKH_CLB 0
	)
	(tile 66 74 BRKH_X28Y19 BRKH 0
	)
	(tile 66 75 BRKH_CLB_X28Y19 BRKH_CLB 0
	)
	(tile 66 76 BRKH_X29Y19 BRKH 0
	)
	(tile 66 77 BRKH_CLB_X29Y19 BRKH_CLB 0
	)
	(tile 66 78 BRKH_X30Y19 BRKH 0
	)
	(tile 66 79 BRKH_CLB_X30Y19 BRKH_CLB 0
	)
	(tile 66 80 NULL_X80Y22 NULL 0
	)
	(tile 66 81 BRKH_X31Y19 BRKH 0
	)
	(tile 66 82 NULL_X82Y22 NULL 0
	)
	(tile 66 83 NULL_X83Y22 NULL 0
	)
	(tile 66 84 BRKH_IOI_X83Y22 BRKH_IOI 0
	)
	(tile 66 85 NULL_X85Y22 NULL 0
	)
	(tile 66 86 NULL_X86Y22 NULL 0
	)
	(tile 66 87 NULL_X87Y22 NULL 0
	)
	(tile 66 88 BRKH_X32Y19 BRKH 0
	)
	(tile 66 89 BRKH_CLB_X32Y19 BRKH_CLB 0
	)
	(tile 66 90 BRKH_X33Y19 BRKH 0
	)
	(tile 66 91 BRKH_CLB_X33Y19 BRKH_CLB 0
	)
	(tile 66 92 BRKH_X34Y19 BRKH 0
	)
	(tile 66 93 BRKH_CLB_X34Y19 BRKH_CLB 0
	)
	(tile 66 94 BRKH_X35Y19 BRKH 0
	)
	(tile 66 95 BRKH_CLB_X35Y19 BRKH_CLB 0
	)
	(tile 66 96 BRKH_X36Y19 BRKH 0
	)
	(tile 66 97 NULL_X97Y22 NULL 0
	)
	(tile 66 98 PCIE_BRKH_X97Y22 PCIE_BRKH 0
	)
	(tile 66 99 NULL_X99Y22 NULL 0
	)
	(tile 66 100 BRKH_X37Y19 BRKH 0
	)
	(tile 66 101 NULL_X101Y22 NULL 0
	)
	(tile 66 102 NULL_X102Y22 NULL 0
	)
	(tile 66 103 BRKH_GT3_X102Y22 BRKH_GT3 0
	)
	(tile 67 0 LIOB_X0Y19 LIOB 2
		(primitive_site IOB_X0Y38 IOBS unbonded 7)
		(primitive_site IOB_X0Y39 IOBM unbonded 7)
	)
	(tile 67 1 L_TERM_INT_X0Y19 L_TERM_INT 0
	)
	(tile 67 2 INT_X0Y19 INT 1
		(primitive_site TIEOFF_X0Y19 TIEOFF internal 3)
	)
	(tile 67 3 INT_INTERFACE_X0Y19 INT_INTERFACE 0
	)
	(tile 67 4 IOI_X0Y19 IOI 6
		(primitive_site OLOGIC_X0Y38 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y38 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y38 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y39 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y39 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y39 ILOGIC internal 24)
	)
	(tile 67 5 INT_X1Y19 INT 1
		(primitive_site TIEOFF_X1Y19 TIEOFF internal 3)
	)
	(tile 67 6 CLBLM_X1Y19 CLBLM 2
		(primitive_site SLICE_X0Y19 SLICEM internal 50)
		(primitive_site SLICE_X1Y19 SLICEL internal 45)
	)
	(tile 67 7 INT_X2Y19 INT 1
		(primitive_site TIEOFF_X2Y19 TIEOFF internal 3)
	)
	(tile 67 8 CLBLL_X2Y19 CLBLL 2
		(primitive_site SLICE_X2Y19 SLICEL internal 45)
		(primitive_site SLICE_X3Y19 SLICEL internal 45)
	)
	(tile 67 9 CFG_VBRK_X2Y19 CFG_VBRK 0
	)
	(tile 67 10 INT_X3Y19 INT 1
		(primitive_site TIEOFF_X3Y19 TIEOFF internal 3)
	)
	(tile 67 11 CLBLM_X3Y19 CLBLM 2
		(primitive_site SLICE_X4Y19 SLICEM internal 50)
		(primitive_site SLICE_X5Y19 SLICEL internal 45)
	)
	(tile 67 12 INT_X4Y19 INT 1
		(primitive_site TIEOFF_X4Y19 TIEOFF internal 3)
	)
	(tile 67 13 CLBLL_X4Y19 CLBLL 2
		(primitive_site SLICE_X6Y19 SLICEL internal 45)
		(primitive_site SLICE_X7Y19 SLICEL internal 45)
	)
	(tile 67 14 INT_X5Y19 INT 1
		(primitive_site TIEOFF_X5Y19 TIEOFF internal 3)
	)
	(tile 67 15 INT_INTERFACE_X5Y19 INT_INTERFACE 0
	)
	(tile 67 16 NULL_X16Y21 NULL 0
	)
	(tile 67 17 CFG_VBRK_X5Y19 CFG_VBRK 0
	)
	(tile 67 18 INT_X6Y19 INT 1
		(primitive_site TIEOFF_X6Y19 TIEOFF internal 3)
	)
	(tile 67 19 CLBLM_X6Y19 CLBLM 2
		(primitive_site SLICE_X8Y19 SLICEM internal 50)
		(primitive_site SLICE_X9Y19 SLICEL internal 45)
	)
	(tile 67 20 INT_X7Y19 INT 1
		(primitive_site TIEOFF_X7Y19 TIEOFF internal 3)
	)
	(tile 67 21 CLBLM_X7Y19 CLBLM 2
		(primitive_site SLICE_X10Y19 SLICEM internal 50)
		(primitive_site SLICE_X11Y19 SLICEL internal 45)
	)
	(tile 67 22 INT_X8Y19 INT 1
		(primitive_site TIEOFF_X8Y19 TIEOFF internal 3)
	)
	(tile 67 23 INT_INTERFACE_X8Y19 INT_INTERFACE 0
	)
	(tile 67 24 NULL_X24Y21 NULL 0
	)
	(tile 67 25 CFG_VBRK_X8Y19 CFG_VBRK 0
	)
	(tile 67 26 INT_X9Y19 INT 1
		(primitive_site TIEOFF_X9Y19 TIEOFF internal 3)
	)
	(tile 67 27 CLBLM_X9Y19 CLBLM 2
		(primitive_site SLICE_X12Y19 SLICEM internal 50)
		(primitive_site SLICE_X13Y19 SLICEL internal 45)
	)
	(tile 67 28 INT_X10Y19 INT 1
		(primitive_site TIEOFF_X10Y19 TIEOFF internal 3)
	)
	(tile 67 29 CLBLL_X10Y19 CLBLL 2
		(primitive_site SLICE_X14Y19 SLICEL internal 45)
		(primitive_site SLICE_X15Y19 SLICEL internal 45)
	)
	(tile 67 30 INT_X11Y19 INT 1
		(primitive_site TIEOFF_X11Y19 TIEOFF internal 3)
	)
	(tile 67 31 CLBLM_X11Y19 CLBLM 2
		(primitive_site SLICE_X16Y19 SLICEM internal 50)
		(primitive_site SLICE_X17Y19 SLICEL internal 45)
	)
	(tile 67 32 INT_X12Y19 INT 1
		(primitive_site TIEOFF_X12Y19 TIEOFF internal 3)
	)
	(tile 67 33 CLBLL_X12Y19 CLBLL 2
		(primitive_site SLICE_X18Y19 SLICEL internal 45)
		(primitive_site SLICE_X19Y19 SLICEL internal 45)
	)
	(tile 67 34 CFG_VBRK_X12Y19 CFG_VBRK 0
	)
	(tile 67 35 INT_X13Y19 INT 1
		(primitive_site TIEOFF_X13Y19 TIEOFF internal 3)
	)
	(tile 67 36 CLBLM_X13Y19 CLBLM 2
		(primitive_site SLICE_X20Y19 SLICEM internal 50)
		(primitive_site SLICE_X21Y19 SLICEL internal 45)
	)
	(tile 67 37 INT_X14Y19 INT 1
		(primitive_site TIEOFF_X14Y19 TIEOFF internal 3)
	)
	(tile 67 38 CLBLL_X14Y19 CLBLL 2
		(primitive_site SLICE_X22Y19 SLICEL internal 45)
		(primitive_site SLICE_X23Y19 SLICEL internal 45)
	)
	(tile 67 39 INT_X15Y19 INT 1
		(primitive_site TIEOFF_X15Y19 TIEOFF internal 3)
	)
	(tile 67 40 CLBLM_X15Y19 CLBLM 2
		(primitive_site SLICE_X24Y19 SLICEM internal 50)
		(primitive_site SLICE_X25Y19 SLICEL internal 45)
	)
	(tile 67 41 INT_X16Y19 INT 1
		(primitive_site TIEOFF_X16Y19 TIEOFF internal 3)
	)
	(tile 67 42 CLBLL_X16Y19 CLBLL 2
		(primitive_site SLICE_X26Y19 SLICEL internal 45)
		(primitive_site SLICE_X27Y19 SLICEL internal 45)
	)
	(tile 67 43 CFG_VBRK_X16Y19 CFG_VBRK 0
	)
	(tile 67 44 INT_X17Y19 INT 1
		(primitive_site TIEOFF_X17Y19 TIEOFF internal 3)
	)
	(tile 67 45 INT_INTERFACE_X17Y19 INT_INTERFACE 0
	)
	(tile 67 46 INT_BUFS_L_X17Y19 INT_BUFS_L 0
	)
	(tile 67 47 IOI_X17Y19 IOI 6
		(primitive_site OLOGIC_X1Y38 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y38 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y38 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y39 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y39 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y39 ILOGIC internal 24)
	)
	(tile 67 48 CIOB_X17Y19 CIOB 2
		(primitive_site P9 IOBS bonded 7)
		(primitive_site R9 IOBM bonded 7)
	)
	(tile 67 49 NULL_X49Y21 NULL 0
	)
	(tile 67 50 INT_BUFS_R_X18Y19 INT_BUFS_R 0
	)
	(tile 67 51 INT_X18Y19 INT 1
		(primitive_site TIEOFF_X18Y19 TIEOFF internal 3)
	)
	(tile 67 52 CLBLM_X18Y19 CLBLM 2
		(primitive_site SLICE_X28Y19 SLICEM internal 50)
		(primitive_site SLICE_X29Y19 SLICEL internal 45)
	)
	(tile 67 53 INT_X19Y19 INT 1
		(primitive_site TIEOFF_X19Y19 TIEOFF internal 3)
	)
	(tile 67 54 CLBLL_X19Y19 CLBLL 2
		(primitive_site SLICE_X30Y19 SLICEL internal 45)
		(primitive_site SLICE_X31Y19 SLICEL internal 45)
	)
	(tile 67 55 INT_X20Y19 INT 1
		(primitive_site TIEOFF_X20Y19 TIEOFF internal 3)
	)
	(tile 67 56 CLBLM_X20Y19 CLBLM 2
		(primitive_site SLICE_X32Y19 SLICEM internal 50)
		(primitive_site SLICE_X33Y19 SLICEL internal 45)
	)
	(tile 67 57 INT_X21Y19 INT 1
		(primitive_site TIEOFF_X21Y19 TIEOFF internal 3)
	)
	(tile 67 58 CLBLL_X21Y19 CLBLL 2
		(primitive_site SLICE_X34Y19 SLICEL internal 45)
		(primitive_site SLICE_X35Y19 SLICEL internal 45)
	)
	(tile 67 59 CFG_VBRK_X21Y19 CFG_VBRK 0
	)
	(tile 67 60 INT_X22Y19 INT 1
		(primitive_site TIEOFF_X22Y19 TIEOFF internal 3)
	)
	(tile 67 61 CLBLM_X22Y19 CLBLM 2
		(primitive_site SLICE_X36Y19 SLICEM internal 50)
		(primitive_site SLICE_X37Y19 SLICEL internal 45)
	)
	(tile 67 62 INT_X23Y19 INT 1
		(primitive_site TIEOFF_X23Y19 TIEOFF internal 3)
	)
	(tile 67 63 CLBLL_X23Y19 CLBLL 2
		(primitive_site SLICE_X38Y19 SLICEL internal 45)
		(primitive_site SLICE_X39Y19 SLICEL internal 45)
	)
	(tile 67 64 INT_X24Y19 INT 1
		(primitive_site TIEOFF_X24Y19 TIEOFF internal 3)
	)
	(tile 67 65 CLBLM_X24Y19 CLBLM 2
		(primitive_site SLICE_X40Y19 SLICEM internal 50)
		(primitive_site SLICE_X41Y19 SLICEL internal 45)
	)
	(tile 67 66 INT_X25Y19 INT 1
		(primitive_site TIEOFF_X25Y19 TIEOFF internal 3)
	)
	(tile 67 67 CLBLL_X25Y19 CLBLL 2
		(primitive_site SLICE_X42Y19 SLICEL internal 45)
		(primitive_site SLICE_X43Y19 SLICEL internal 45)
	)
	(tile 67 68 CFG_VBRK_X25Y19 CFG_VBRK 0
	)
	(tile 67 69 INT_X26Y19 INT 1
		(primitive_site TIEOFF_X26Y19 TIEOFF internal 3)
	)
	(tile 67 70 INT_INTERFACE_X26Y19 INT_INTERFACE 0
	)
	(tile 67 71 NULL_X71Y21 NULL 0
	)
	(tile 67 72 INT_X27Y19 INT 1
		(primitive_site TIEOFF_X27Y19 TIEOFF internal 3)
	)
	(tile 67 73 CLBLM_X27Y19 CLBLM 2
		(primitive_site SLICE_X44Y19 SLICEM internal 50)
		(primitive_site SLICE_X45Y19 SLICEL internal 45)
	)
	(tile 67 74 INT_X28Y19 INT 1
		(primitive_site TIEOFF_X28Y19 TIEOFF internal 3)
	)
	(tile 67 75 CLBLL_X28Y19 CLBLL 2
		(primitive_site SLICE_X46Y19 SLICEL internal 45)
		(primitive_site SLICE_X47Y19 SLICEL internal 45)
	)
	(tile 67 76 INT_X29Y19 INT 1
		(primitive_site TIEOFF_X29Y19 TIEOFF internal 3)
	)
	(tile 67 77 CLBLM_X29Y19 CLBLM 2
		(primitive_site SLICE_X48Y19 SLICEM internal 50)
		(primitive_site SLICE_X49Y19 SLICEL internal 45)
	)
	(tile 67 78 INT_X30Y19 INT 1
		(primitive_site TIEOFF_X30Y19 TIEOFF internal 3)
	)
	(tile 67 79 CLBLL_X30Y19 CLBLL 2
		(primitive_site SLICE_X50Y19 SLICEL internal 45)
		(primitive_site SLICE_X51Y19 SLICEL internal 45)
	)
	(tile 67 80 CFG_VBRK_X30Y19 CFG_VBRK 0
	)
	(tile 67 81 INT_X31Y19 INT 1
		(primitive_site TIEOFF_X31Y19 TIEOFF internal 3)
	)
	(tile 67 82 INT_INTERFACE_X31Y19 INT_INTERFACE 0
	)
	(tile 67 83 INT_BUFS_L_X31Y19 INT_BUFS_L 0
	)
	(tile 67 84 IOI_X31Y19 IOI 6
		(primitive_site OLOGIC_X2Y38 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y38 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y38 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y39 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y39 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y39 ILOGIC internal 24)
	)
	(tile 67 85 RIOB_X31Y19 RIOB 2
		(primitive_site IOB_X2Y38 IOBS unbonded 7)
		(primitive_site IOB_X2Y39 IOBM unbonded 7)
	)
	(tile 67 86 INT_BUFS_R_X32Y19 INT_BUFS_R 0
	)
	(tile 67 87 CFG_VBRK_X32Y19 CFG_VBRK 0
	)
	(tile 67 88 INT_X32Y19 INT 1
		(primitive_site TIEOFF_X32Y19 TIEOFF internal 3)
	)
	(tile 67 89 CLBLM_X32Y19 CLBLM 2
		(primitive_site SLICE_X52Y19 SLICEM internal 50)
		(primitive_site SLICE_X53Y19 SLICEL internal 45)
	)
	(tile 67 90 INT_X33Y19 INT 1
		(primitive_site TIEOFF_X33Y19 TIEOFF internal 3)
	)
	(tile 67 91 CLBLL_X33Y19 CLBLL 2
		(primitive_site SLICE_X54Y19 SLICEL internal 45)
		(primitive_site SLICE_X55Y19 SLICEL internal 45)
	)
	(tile 67 92 INT_X34Y19 INT 1
		(primitive_site TIEOFF_X34Y19 TIEOFF internal 3)
	)
	(tile 67 93 CLBLM_X34Y19 CLBLM 2
		(primitive_site SLICE_X56Y19 SLICEM internal 50)
		(primitive_site SLICE_X57Y19 SLICEL internal 45)
	)
	(tile 67 94 INT_X35Y19 INT 1
		(primitive_site TIEOFF_X35Y19 TIEOFF internal 3)
	)
	(tile 67 95 CLBLL_X35Y19 CLBLL 2
		(primitive_site SLICE_X58Y19 SLICEL internal 45)
		(primitive_site SLICE_X59Y19 SLICEL internal 45)
	)
	(tile 67 96 INT_X36Y19 INT 1
		(primitive_site TIEOFF_X36Y19 TIEOFF internal 3)
	)
	(tile 67 97 PCIE_INT_INTERFACE_X36Y19 PCIE_INT_INTERFACE 0
	)
	(tile 67 98 NULL_X98Y21 NULL 0
	)
	(tile 67 99 CFG_VBRK_X36Y19 CFG_VBRK 0
	)
	(tile 67 100 INT_X37Y19 INT 1
		(primitive_site TIEOFF_X37Y19 TIEOFF internal 3)
	)
	(tile 67 101 GTP_INT_INTERFACE_X37Y19 GTP_INT_INTERFACE 0
	)
	(tile 67 102 R_TERM_INT_X37Y19 R_TERM_INT 0
	)
	(tile 67 103 NULL_X103Y21 NULL 0
	)
	(tile 68 0 LIOB_X0Y18 LIOB 2
		(primitive_site IOB_X0Y36 IOBS unbonded 7)
		(primitive_site IOB_X0Y37 IOBM unbonded 7)
	)
	(tile 68 1 L_TERM_INT_X0Y18 L_TERM_INT 0
	)
	(tile 68 2 INT_X0Y18 INT 1
		(primitive_site TIEOFF_X0Y18 TIEOFF internal 3)
	)
	(tile 68 3 INT_INTERFACE_X0Y18 INT_INTERFACE 0
	)
	(tile 68 4 IOI_X0Y18 IOI 6
		(primitive_site OLOGIC_X0Y36 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y36 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y36 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y37 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y37 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y37 ILOGIC internal 24)
	)
	(tile 68 5 INT_X1Y18 INT 1
		(primitive_site TIEOFF_X1Y18 TIEOFF internal 3)
	)
	(tile 68 6 CLBLM_X1Y18 CLBLM 2
		(primitive_site SLICE_X0Y18 SLICEM internal 50)
		(primitive_site SLICE_X1Y18 SLICEL internal 45)
	)
	(tile 68 7 INT_X2Y18 INT 1
		(primitive_site TIEOFF_X2Y18 TIEOFF internal 3)
	)
	(tile 68 8 CLBLL_X2Y18 CLBLL 2
		(primitive_site SLICE_X2Y18 SLICEL internal 45)
		(primitive_site SLICE_X3Y18 SLICEL internal 45)
	)
	(tile 68 9 CFG_VBRK_X2Y18 CFG_VBRK 0
	)
	(tile 68 10 INT_X3Y18 INT 1
		(primitive_site TIEOFF_X3Y18 TIEOFF internal 3)
	)
	(tile 68 11 CLBLM_X3Y18 CLBLM 2
		(primitive_site SLICE_X4Y18 SLICEM internal 50)
		(primitive_site SLICE_X5Y18 SLICEL internal 45)
	)
	(tile 68 12 INT_X4Y18 INT 1
		(primitive_site TIEOFF_X4Y18 TIEOFF internal 3)
	)
	(tile 68 13 CLBLL_X4Y18 CLBLL 2
		(primitive_site SLICE_X6Y18 SLICEL internal 45)
		(primitive_site SLICE_X7Y18 SLICEL internal 45)
	)
	(tile 68 14 INT_X5Y18 INT 1
		(primitive_site TIEOFF_X5Y18 TIEOFF internal 3)
	)
	(tile 68 15 INT_INTERFACE_X5Y18 INT_INTERFACE 0
	)
	(tile 68 16 NULL_X16Y20 NULL 0
	)
	(tile 68 17 CFG_VBRK_X5Y18 CFG_VBRK 0
	)
	(tile 68 18 INT_X6Y18 INT 1
		(primitive_site TIEOFF_X6Y18 TIEOFF internal 3)
	)
	(tile 68 19 CLBLM_X6Y18 CLBLM 2
		(primitive_site SLICE_X8Y18 SLICEM internal 50)
		(primitive_site SLICE_X9Y18 SLICEL internal 45)
	)
	(tile 68 20 INT_X7Y18 INT 1
		(primitive_site TIEOFF_X7Y18 TIEOFF internal 3)
	)
	(tile 68 21 CLBLM_X7Y18 CLBLM 2
		(primitive_site SLICE_X10Y18 SLICEM internal 50)
		(primitive_site SLICE_X11Y18 SLICEL internal 45)
	)
	(tile 68 22 INT_X8Y18 INT 1
		(primitive_site TIEOFF_X8Y18 TIEOFF internal 3)
	)
	(tile 68 23 INT_INTERFACE_X8Y18 INT_INTERFACE 0
	)
	(tile 68 24 NULL_X24Y20 NULL 0
	)
	(tile 68 25 CFG_VBRK_X8Y18 CFG_VBRK 0
	)
	(tile 68 26 INT_X9Y18 INT 1
		(primitive_site TIEOFF_X9Y18 TIEOFF internal 3)
	)
	(tile 68 27 CLBLM_X9Y18 CLBLM 2
		(primitive_site SLICE_X12Y18 SLICEM internal 50)
		(primitive_site SLICE_X13Y18 SLICEL internal 45)
	)
	(tile 68 28 INT_X10Y18 INT 1
		(primitive_site TIEOFF_X10Y18 TIEOFF internal 3)
	)
	(tile 68 29 CLBLL_X10Y18 CLBLL 2
		(primitive_site SLICE_X14Y18 SLICEL internal 45)
		(primitive_site SLICE_X15Y18 SLICEL internal 45)
	)
	(tile 68 30 INT_X11Y18 INT 1
		(primitive_site TIEOFF_X11Y18 TIEOFF internal 3)
	)
	(tile 68 31 CLBLM_X11Y18 CLBLM 2
		(primitive_site SLICE_X16Y18 SLICEM internal 50)
		(primitive_site SLICE_X17Y18 SLICEL internal 45)
	)
	(tile 68 32 INT_X12Y18 INT 1
		(primitive_site TIEOFF_X12Y18 TIEOFF internal 3)
	)
	(tile 68 33 CLBLL_X12Y18 CLBLL 2
		(primitive_site SLICE_X18Y18 SLICEL internal 45)
		(primitive_site SLICE_X19Y18 SLICEL internal 45)
	)
	(tile 68 34 CFG_VBRK_X12Y18 CFG_VBRK 0
	)
	(tile 68 35 INT_X13Y18 INT 1
		(primitive_site TIEOFF_X13Y18 TIEOFF internal 3)
	)
	(tile 68 36 CLBLM_X13Y18 CLBLM 2
		(primitive_site SLICE_X20Y18 SLICEM internal 50)
		(primitive_site SLICE_X21Y18 SLICEL internal 45)
	)
	(tile 68 37 INT_X14Y18 INT 1
		(primitive_site TIEOFF_X14Y18 TIEOFF internal 3)
	)
	(tile 68 38 CLBLL_X14Y18 CLBLL 2
		(primitive_site SLICE_X22Y18 SLICEL internal 45)
		(primitive_site SLICE_X23Y18 SLICEL internal 45)
	)
	(tile 68 39 INT_X15Y18 INT 1
		(primitive_site TIEOFF_X15Y18 TIEOFF internal 3)
	)
	(tile 68 40 CLBLM_X15Y18 CLBLM 2
		(primitive_site SLICE_X24Y18 SLICEM internal 50)
		(primitive_site SLICE_X25Y18 SLICEL internal 45)
	)
	(tile 68 41 INT_X16Y18 INT 1
		(primitive_site TIEOFF_X16Y18 TIEOFF internal 3)
	)
	(tile 68 42 CLBLL_X16Y18 CLBLL 2
		(primitive_site SLICE_X26Y18 SLICEL internal 45)
		(primitive_site SLICE_X27Y18 SLICEL internal 45)
	)
	(tile 68 43 CFG_VBRK_X16Y18 CFG_VBRK 0
	)
	(tile 68 44 INT_X17Y18 INT 1
		(primitive_site TIEOFF_X17Y18 TIEOFF internal 3)
	)
	(tile 68 45 INT_INTERFACE_X17Y18 INT_INTERFACE 0
	)
	(tile 68 46 INT_BUFS_L_X17Y18 INT_BUFS_L 0
	)
	(tile 68 47 IOI_X17Y18 IOI 6
		(primitive_site OLOGIC_X1Y36 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y36 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y36 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y37 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y37 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y37 ILOGIC internal 24)
	)
	(tile 68 48 CIOB_X17Y18 CIOB 2
		(primitive_site N6 IOBS bonded 7)
		(primitive_site N7 IOBM bonded 7)
	)
	(tile 68 49 NULL_X49Y20 NULL 0
	)
	(tile 68 50 INT_BUFS_R_X18Y18 INT_BUFS_R 0
	)
	(tile 68 51 INT_X18Y18 INT 1
		(primitive_site TIEOFF_X18Y18 TIEOFF internal 3)
	)
	(tile 68 52 CLBLM_X18Y18 CLBLM 2
		(primitive_site SLICE_X28Y18 SLICEM internal 50)
		(primitive_site SLICE_X29Y18 SLICEL internal 45)
	)
	(tile 68 53 INT_X19Y18 INT 1
		(primitive_site TIEOFF_X19Y18 TIEOFF internal 3)
	)
	(tile 68 54 CLBLL_X19Y18 CLBLL 2
		(primitive_site SLICE_X30Y18 SLICEL internal 45)
		(primitive_site SLICE_X31Y18 SLICEL internal 45)
	)
	(tile 68 55 INT_X20Y18 INT 1
		(primitive_site TIEOFF_X20Y18 TIEOFF internal 3)
	)
	(tile 68 56 CLBLM_X20Y18 CLBLM 2
		(primitive_site SLICE_X32Y18 SLICEM internal 50)
		(primitive_site SLICE_X33Y18 SLICEL internal 45)
	)
	(tile 68 57 INT_X21Y18 INT 1
		(primitive_site TIEOFF_X21Y18 TIEOFF internal 3)
	)
	(tile 68 58 CLBLL_X21Y18 CLBLL 2
		(primitive_site SLICE_X34Y18 SLICEL internal 45)
		(primitive_site SLICE_X35Y18 SLICEL internal 45)
	)
	(tile 68 59 CFG_VBRK_X21Y18 CFG_VBRK 0
	)
	(tile 68 60 INT_X22Y18 INT 1
		(primitive_site TIEOFF_X22Y18 TIEOFF internal 3)
	)
	(tile 68 61 CLBLM_X22Y18 CLBLM 2
		(primitive_site SLICE_X36Y18 SLICEM internal 50)
		(primitive_site SLICE_X37Y18 SLICEL internal 45)
	)
	(tile 68 62 INT_X23Y18 INT 1
		(primitive_site TIEOFF_X23Y18 TIEOFF internal 3)
	)
	(tile 68 63 CLBLL_X23Y18 CLBLL 2
		(primitive_site SLICE_X38Y18 SLICEL internal 45)
		(primitive_site SLICE_X39Y18 SLICEL internal 45)
	)
	(tile 68 64 INT_X24Y18 INT 1
		(primitive_site TIEOFF_X24Y18 TIEOFF internal 3)
	)
	(tile 68 65 CLBLM_X24Y18 CLBLM 2
		(primitive_site SLICE_X40Y18 SLICEM internal 50)
		(primitive_site SLICE_X41Y18 SLICEL internal 45)
	)
	(tile 68 66 INT_X25Y18 INT 1
		(primitive_site TIEOFF_X25Y18 TIEOFF internal 3)
	)
	(tile 68 67 CLBLL_X25Y18 CLBLL 2
		(primitive_site SLICE_X42Y18 SLICEL internal 45)
		(primitive_site SLICE_X43Y18 SLICEL internal 45)
	)
	(tile 68 68 CFG_VBRK_X25Y18 CFG_VBRK 0
	)
	(tile 68 69 INT_X26Y18 INT 1
		(primitive_site TIEOFF_X26Y18 TIEOFF internal 3)
	)
	(tile 68 70 INT_INTERFACE_X26Y18 INT_INTERFACE 0
	)
	(tile 68 71 NULL_X71Y20 NULL 0
	)
	(tile 68 72 INT_X27Y18 INT 1
		(primitive_site TIEOFF_X27Y18 TIEOFF internal 3)
	)
	(tile 68 73 CLBLM_X27Y18 CLBLM 2
		(primitive_site SLICE_X44Y18 SLICEM internal 50)
		(primitive_site SLICE_X45Y18 SLICEL internal 45)
	)
	(tile 68 74 INT_X28Y18 INT 1
		(primitive_site TIEOFF_X28Y18 TIEOFF internal 3)
	)
	(tile 68 75 CLBLL_X28Y18 CLBLL 2
		(primitive_site SLICE_X46Y18 SLICEL internal 45)
		(primitive_site SLICE_X47Y18 SLICEL internal 45)
	)
	(tile 68 76 INT_X29Y18 INT 1
		(primitive_site TIEOFF_X29Y18 TIEOFF internal 3)
	)
	(tile 68 77 CLBLM_X29Y18 CLBLM 2
		(primitive_site SLICE_X48Y18 SLICEM internal 50)
		(primitive_site SLICE_X49Y18 SLICEL internal 45)
	)
	(tile 68 78 INT_X30Y18 INT 1
		(primitive_site TIEOFF_X30Y18 TIEOFF internal 3)
	)
	(tile 68 79 CLBLL_X30Y18 CLBLL 2
		(primitive_site SLICE_X50Y18 SLICEL internal 45)
		(primitive_site SLICE_X51Y18 SLICEL internal 45)
	)
	(tile 68 80 CFG_VBRK_X30Y18 CFG_VBRK 0
	)
	(tile 68 81 INT_X31Y18 INT 1
		(primitive_site TIEOFF_X31Y18 TIEOFF internal 3)
	)
	(tile 68 82 INT_INTERFACE_X31Y18 INT_INTERFACE 0
	)
	(tile 68 83 INT_BUFS_L_X31Y18 INT_BUFS_L 0
	)
	(tile 68 84 IOI_X31Y18 IOI 6
		(primitive_site OLOGIC_X2Y36 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y36 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y36 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y37 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y37 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y37 ILOGIC internal 24)
	)
	(tile 68 85 RIOB_X31Y18 RIOB 2
		(primitive_site IOB_X2Y36 IOBS unbonded 7)
		(primitive_site IOB_X2Y37 IOBM unbonded 7)
	)
	(tile 68 86 INT_BUFS_R_X32Y18 INT_BUFS_R 0
	)
	(tile 68 87 CFG_VBRK_X32Y18 CFG_VBRK 0
	)
	(tile 68 88 INT_X32Y18 INT 1
		(primitive_site TIEOFF_X32Y18 TIEOFF internal 3)
	)
	(tile 68 89 CLBLM_X32Y18 CLBLM 2
		(primitive_site SLICE_X52Y18 SLICEM internal 50)
		(primitive_site SLICE_X53Y18 SLICEL internal 45)
	)
	(tile 68 90 INT_X33Y18 INT 1
		(primitive_site TIEOFF_X33Y18 TIEOFF internal 3)
	)
	(tile 68 91 CLBLL_X33Y18 CLBLL 2
		(primitive_site SLICE_X54Y18 SLICEL internal 45)
		(primitive_site SLICE_X55Y18 SLICEL internal 45)
	)
	(tile 68 92 INT_X34Y18 INT 1
		(primitive_site TIEOFF_X34Y18 TIEOFF internal 3)
	)
	(tile 68 93 CLBLM_X34Y18 CLBLM 2
		(primitive_site SLICE_X56Y18 SLICEM internal 50)
		(primitive_site SLICE_X57Y18 SLICEL internal 45)
	)
	(tile 68 94 INT_X35Y18 INT 1
		(primitive_site TIEOFF_X35Y18 TIEOFF internal 3)
	)
	(tile 68 95 CLBLL_X35Y18 CLBLL 2
		(primitive_site SLICE_X58Y18 SLICEL internal 45)
		(primitive_site SLICE_X59Y18 SLICEL internal 45)
	)
	(tile 68 96 INT_X36Y18 INT 1
		(primitive_site TIEOFF_X36Y18 TIEOFF internal 3)
	)
	(tile 68 97 PCIE_INT_INTERFACE_X36Y18 PCIE_INT_INTERFACE 0
	)
	(tile 68 98 NULL_X98Y20 NULL 0
	)
	(tile 68 99 CFG_VBRK_X36Y18 CFG_VBRK 0
	)
	(tile 68 100 INT_X37Y18 INT 1
		(primitive_site TIEOFF_X37Y18 TIEOFF internal 3)
	)
	(tile 68 101 GTP_INT_INTERFACE_X37Y18 GTP_INT_INTERFACE 0
	)
	(tile 68 102 R_TERM_INT_X37Y18 R_TERM_INT 0
	)
	(tile 68 103 NULL_X103Y20 NULL 0
	)
	(tile 69 0 LIOB_X0Y17 LIOB 2
		(primitive_site IOB_X0Y34 IOBS unbonded 7)
		(primitive_site IOB_X0Y35 IOBM unbonded 7)
	)
	(tile 69 1 L_TERM_INT_X0Y17 L_TERM_INT 0
	)
	(tile 69 2 INT_X0Y17 INT 1
		(primitive_site TIEOFF_X0Y17 TIEOFF internal 3)
	)
	(tile 69 3 INT_INTERFACE_X0Y17 INT_INTERFACE 0
	)
	(tile 69 4 IOI_X0Y17 IOI 6
		(primitive_site OLOGIC_X0Y34 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y34 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y34 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y35 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y35 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y35 ILOGIC internal 24)
	)
	(tile 69 5 INT_X1Y17 INT 1
		(primitive_site TIEOFF_X1Y17 TIEOFF internal 3)
	)
	(tile 69 6 CLBLM_X1Y17 CLBLM 2
		(primitive_site SLICE_X0Y17 SLICEM internal 50)
		(primitive_site SLICE_X1Y17 SLICEL internal 45)
	)
	(tile 69 7 INT_X2Y17 INT 1
		(primitive_site TIEOFF_X2Y17 TIEOFF internal 3)
	)
	(tile 69 8 CLBLL_X2Y17 CLBLL 2
		(primitive_site SLICE_X2Y17 SLICEL internal 45)
		(primitive_site SLICE_X3Y17 SLICEL internal 45)
	)
	(tile 69 9 CFG_VBRK_X2Y17 CFG_VBRK 0
	)
	(tile 69 10 INT_X3Y17 INT 1
		(primitive_site TIEOFF_X3Y17 TIEOFF internal 3)
	)
	(tile 69 11 CLBLM_X3Y17 CLBLM 2
		(primitive_site SLICE_X4Y17 SLICEM internal 50)
		(primitive_site SLICE_X5Y17 SLICEL internal 45)
	)
	(tile 69 12 INT_X4Y17 INT 1
		(primitive_site TIEOFF_X4Y17 TIEOFF internal 3)
	)
	(tile 69 13 CLBLL_X4Y17 CLBLL 2
		(primitive_site SLICE_X6Y17 SLICEL internal 45)
		(primitive_site SLICE_X7Y17 SLICEL internal 45)
	)
	(tile 69 14 INT_X5Y17 INT 1
		(primitive_site TIEOFF_X5Y17 TIEOFF internal 3)
	)
	(tile 69 15 INT_INTERFACE_X5Y17 INT_INTERFACE 0
	)
	(tile 69 16 NULL_X16Y19 NULL 0
	)
	(tile 69 17 CFG_VBRK_X5Y17 CFG_VBRK 0
	)
	(tile 69 18 INT_X6Y17 INT 1
		(primitive_site TIEOFF_X6Y17 TIEOFF internal 3)
	)
	(tile 69 19 CLBLM_X6Y17 CLBLM 2
		(primitive_site SLICE_X8Y17 SLICEM internal 50)
		(primitive_site SLICE_X9Y17 SLICEL internal 45)
	)
	(tile 69 20 INT_X7Y17 INT 1
		(primitive_site TIEOFF_X7Y17 TIEOFF internal 3)
	)
	(tile 69 21 CLBLM_X7Y17 CLBLM 2
		(primitive_site SLICE_X10Y17 SLICEM internal 50)
		(primitive_site SLICE_X11Y17 SLICEL internal 45)
	)
	(tile 69 22 INT_X8Y17 INT 1
		(primitive_site TIEOFF_X8Y17 TIEOFF internal 3)
	)
	(tile 69 23 INT_INTERFACE_X8Y17 INT_INTERFACE 0
	)
	(tile 69 24 NULL_X24Y19 NULL 0
	)
	(tile 69 25 CFG_VBRK_X8Y17 CFG_VBRK 0
	)
	(tile 69 26 INT_X9Y17 INT 1
		(primitive_site TIEOFF_X9Y17 TIEOFF internal 3)
	)
	(tile 69 27 CLBLM_X9Y17 CLBLM 2
		(primitive_site SLICE_X12Y17 SLICEM internal 50)
		(primitive_site SLICE_X13Y17 SLICEL internal 45)
	)
	(tile 69 28 INT_X10Y17 INT 1
		(primitive_site TIEOFF_X10Y17 TIEOFF internal 3)
	)
	(tile 69 29 CLBLL_X10Y17 CLBLL 2
		(primitive_site SLICE_X14Y17 SLICEL internal 45)
		(primitive_site SLICE_X15Y17 SLICEL internal 45)
	)
	(tile 69 30 INT_X11Y17 INT 1
		(primitive_site TIEOFF_X11Y17 TIEOFF internal 3)
	)
	(tile 69 31 CLBLM_X11Y17 CLBLM 2
		(primitive_site SLICE_X16Y17 SLICEM internal 50)
		(primitive_site SLICE_X17Y17 SLICEL internal 45)
	)
	(tile 69 32 INT_X12Y17 INT 1
		(primitive_site TIEOFF_X12Y17 TIEOFF internal 3)
	)
	(tile 69 33 CLBLL_X12Y17 CLBLL 2
		(primitive_site SLICE_X18Y17 SLICEL internal 45)
		(primitive_site SLICE_X19Y17 SLICEL internal 45)
	)
	(tile 69 34 CFG_VBRK_X12Y17 CFG_VBRK 0
	)
	(tile 69 35 INT_X13Y17 INT 1
		(primitive_site TIEOFF_X13Y17 TIEOFF internal 3)
	)
	(tile 69 36 CLBLM_X13Y17 CLBLM 2
		(primitive_site SLICE_X20Y17 SLICEM internal 50)
		(primitive_site SLICE_X21Y17 SLICEL internal 45)
	)
	(tile 69 37 INT_X14Y17 INT 1
		(primitive_site TIEOFF_X14Y17 TIEOFF internal 3)
	)
	(tile 69 38 CLBLL_X14Y17 CLBLL 2
		(primitive_site SLICE_X22Y17 SLICEL internal 45)
		(primitive_site SLICE_X23Y17 SLICEL internal 45)
	)
	(tile 69 39 INT_X15Y17 INT 1
		(primitive_site TIEOFF_X15Y17 TIEOFF internal 3)
	)
	(tile 69 40 CLBLM_X15Y17 CLBLM 2
		(primitive_site SLICE_X24Y17 SLICEM internal 50)
		(primitive_site SLICE_X25Y17 SLICEL internal 45)
	)
	(tile 69 41 INT_X16Y17 INT 1
		(primitive_site TIEOFF_X16Y17 TIEOFF internal 3)
	)
	(tile 69 42 CLBLL_X16Y17 CLBLL 2
		(primitive_site SLICE_X26Y17 SLICEL internal 45)
		(primitive_site SLICE_X27Y17 SLICEL internal 45)
	)
	(tile 69 43 CFG_VBRK_X16Y17 CFG_VBRK 0
	)
	(tile 69 44 INT_X17Y17 INT 1
		(primitive_site TIEOFF_X17Y17 TIEOFF internal 3)
	)
	(tile 69 45 INT_INTERFACE_X17Y17 INT_INTERFACE 0
	)
	(tile 69 46 INT_BUFS_L_X17Y17 INT_BUFS_L 0
	)
	(tile 69 47 IOI_X17Y17 IOI 6
		(primitive_site OLOGIC_X1Y34 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y34 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y34 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y35 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y35 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y35 ILOGIC internal 24)
	)
	(tile 69 48 CIOB_X17Y17 CIOB 2
		(primitive_site U9 IOBS bonded 7)
		(primitive_site T9 IOBM bonded 7)
	)
	(tile 69 49 NULL_X49Y19 NULL 0
	)
	(tile 69 50 INT_BUFS_R_X18Y17 INT_BUFS_R 0
	)
	(tile 69 51 INT_X18Y17 INT 1
		(primitive_site TIEOFF_X18Y17 TIEOFF internal 3)
	)
	(tile 69 52 CLBLM_X18Y17 CLBLM 2
		(primitive_site SLICE_X28Y17 SLICEM internal 50)
		(primitive_site SLICE_X29Y17 SLICEL internal 45)
	)
	(tile 69 53 INT_X19Y17 INT 1
		(primitive_site TIEOFF_X19Y17 TIEOFF internal 3)
	)
	(tile 69 54 CLBLL_X19Y17 CLBLL 2
		(primitive_site SLICE_X30Y17 SLICEL internal 45)
		(primitive_site SLICE_X31Y17 SLICEL internal 45)
	)
	(tile 69 55 INT_X20Y17 INT 1
		(primitive_site TIEOFF_X20Y17 TIEOFF internal 3)
	)
	(tile 69 56 CLBLM_X20Y17 CLBLM 2
		(primitive_site SLICE_X32Y17 SLICEM internal 50)
		(primitive_site SLICE_X33Y17 SLICEL internal 45)
	)
	(tile 69 57 INT_X21Y17 INT 1
		(primitive_site TIEOFF_X21Y17 TIEOFF internal 3)
	)
	(tile 69 58 CLBLL_X21Y17 CLBLL 2
		(primitive_site SLICE_X34Y17 SLICEL internal 45)
		(primitive_site SLICE_X35Y17 SLICEL internal 45)
	)
	(tile 69 59 CFG_VBRK_X21Y17 CFG_VBRK 0
	)
	(tile 69 60 INT_X22Y17 INT 1
		(primitive_site TIEOFF_X22Y17 TIEOFF internal 3)
	)
	(tile 69 61 CLBLM_X22Y17 CLBLM 2
		(primitive_site SLICE_X36Y17 SLICEM internal 50)
		(primitive_site SLICE_X37Y17 SLICEL internal 45)
	)
	(tile 69 62 INT_X23Y17 INT 1
		(primitive_site TIEOFF_X23Y17 TIEOFF internal 3)
	)
	(tile 69 63 CLBLL_X23Y17 CLBLL 2
		(primitive_site SLICE_X38Y17 SLICEL internal 45)
		(primitive_site SLICE_X39Y17 SLICEL internal 45)
	)
	(tile 69 64 INT_X24Y17 INT 1
		(primitive_site TIEOFF_X24Y17 TIEOFF internal 3)
	)
	(tile 69 65 CLBLM_X24Y17 CLBLM 2
		(primitive_site SLICE_X40Y17 SLICEM internal 50)
		(primitive_site SLICE_X41Y17 SLICEL internal 45)
	)
	(tile 69 66 INT_X25Y17 INT 1
		(primitive_site TIEOFF_X25Y17 TIEOFF internal 3)
	)
	(tile 69 67 CLBLL_X25Y17 CLBLL 2
		(primitive_site SLICE_X42Y17 SLICEL internal 45)
		(primitive_site SLICE_X43Y17 SLICEL internal 45)
	)
	(tile 69 68 CFG_VBRK_X25Y17 CFG_VBRK 0
	)
	(tile 69 69 INT_X26Y17 INT 1
		(primitive_site TIEOFF_X26Y17 TIEOFF internal 3)
	)
	(tile 69 70 INT_INTERFACE_X26Y17 INT_INTERFACE 0
	)
	(tile 69 71 NULL_X71Y19 NULL 0
	)
	(tile 69 72 INT_X27Y17 INT 1
		(primitive_site TIEOFF_X27Y17 TIEOFF internal 3)
	)
	(tile 69 73 CLBLM_X27Y17 CLBLM 2
		(primitive_site SLICE_X44Y17 SLICEM internal 50)
		(primitive_site SLICE_X45Y17 SLICEL internal 45)
	)
	(tile 69 74 INT_X28Y17 INT 1
		(primitive_site TIEOFF_X28Y17 TIEOFF internal 3)
	)
	(tile 69 75 CLBLL_X28Y17 CLBLL 2
		(primitive_site SLICE_X46Y17 SLICEL internal 45)
		(primitive_site SLICE_X47Y17 SLICEL internal 45)
	)
	(tile 69 76 INT_X29Y17 INT 1
		(primitive_site TIEOFF_X29Y17 TIEOFF internal 3)
	)
	(tile 69 77 CLBLM_X29Y17 CLBLM 2
		(primitive_site SLICE_X48Y17 SLICEM internal 50)
		(primitive_site SLICE_X49Y17 SLICEL internal 45)
	)
	(tile 69 78 INT_X30Y17 INT 1
		(primitive_site TIEOFF_X30Y17 TIEOFF internal 3)
	)
	(tile 69 79 CLBLL_X30Y17 CLBLL 2
		(primitive_site SLICE_X50Y17 SLICEL internal 45)
		(primitive_site SLICE_X51Y17 SLICEL internal 45)
	)
	(tile 69 80 CFG_VBRK_X30Y17 CFG_VBRK 0
	)
	(tile 69 81 INT_X31Y17 INT 1
		(primitive_site TIEOFF_X31Y17 TIEOFF internal 3)
	)
	(tile 69 82 INT_INTERFACE_X31Y17 INT_INTERFACE 0
	)
	(tile 69 83 INT_BUFS_L_X31Y17 INT_BUFS_L 0
	)
	(tile 69 84 IOI_X31Y17 IOI 6
		(primitive_site OLOGIC_X2Y34 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y34 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y34 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y35 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y35 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y35 ILOGIC internal 24)
	)
	(tile 69 85 RIOB_X31Y17 RIOB 2
		(primitive_site IOB_X2Y34 IOBS unbonded 7)
		(primitive_site IOB_X2Y35 IOBM unbonded 7)
	)
	(tile 69 86 INT_BUFS_R_X32Y17 INT_BUFS_R 0
	)
	(tile 69 87 CFG_VBRK_X32Y17 CFG_VBRK 0
	)
	(tile 69 88 INT_X32Y17 INT 1
		(primitive_site TIEOFF_X32Y17 TIEOFF internal 3)
	)
	(tile 69 89 CLBLM_X32Y17 CLBLM 2
		(primitive_site SLICE_X52Y17 SLICEM internal 50)
		(primitive_site SLICE_X53Y17 SLICEL internal 45)
	)
	(tile 69 90 INT_X33Y17 INT 1
		(primitive_site TIEOFF_X33Y17 TIEOFF internal 3)
	)
	(tile 69 91 CLBLL_X33Y17 CLBLL 2
		(primitive_site SLICE_X54Y17 SLICEL internal 45)
		(primitive_site SLICE_X55Y17 SLICEL internal 45)
	)
	(tile 69 92 INT_X34Y17 INT 1
		(primitive_site TIEOFF_X34Y17 TIEOFF internal 3)
	)
	(tile 69 93 CLBLM_X34Y17 CLBLM 2
		(primitive_site SLICE_X56Y17 SLICEM internal 50)
		(primitive_site SLICE_X57Y17 SLICEL internal 45)
	)
	(tile 69 94 INT_X35Y17 INT 1
		(primitive_site TIEOFF_X35Y17 TIEOFF internal 3)
	)
	(tile 69 95 CLBLL_X35Y17 CLBLL 2
		(primitive_site SLICE_X58Y17 SLICEL internal 45)
		(primitive_site SLICE_X59Y17 SLICEL internal 45)
	)
	(tile 69 96 INT_X36Y17 INT 1
		(primitive_site TIEOFF_X36Y17 TIEOFF internal 3)
	)
	(tile 69 97 PCIE_INT_INTERFACE_X36Y17 PCIE_INT_INTERFACE 0
	)
	(tile 69 98 NULL_X98Y19 NULL 0
	)
	(tile 69 99 CFG_VBRK_X36Y17 CFG_VBRK 0
	)
	(tile 69 100 INT_X37Y17 INT 1
		(primitive_site TIEOFF_X37Y17 TIEOFF internal 3)
	)
	(tile 69 101 GTP_INT_INTERFACE_X37Y17 GTP_INT_INTERFACE 0
	)
	(tile 69 102 R_TERM_INT_X37Y17 R_TERM_INT 0
	)
	(tile 69 103 NULL_X103Y19 NULL 0
	)
	(tile 70 0 LIOB_X0Y16 LIOB 2
		(primitive_site IOB_X0Y32 IOBS unbonded 7)
		(primitive_site IOB_X0Y33 IOBM unbonded 7)
	)
	(tile 70 1 L_TERM_INT_X0Y16 L_TERM_INT 0
	)
	(tile 70 2 INT_X0Y16 INT 1
		(primitive_site TIEOFF_X0Y16 TIEOFF internal 3)
	)
	(tile 70 3 INT_INTERFACE_X0Y16 INT_INTERFACE 0
	)
	(tile 70 4 IOI_X0Y16 IOI 6
		(primitive_site OLOGIC_X0Y32 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y32 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y32 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y33 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y33 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y33 ILOGIC internal 24)
	)
	(tile 70 5 INT_X1Y16 INT 1
		(primitive_site TIEOFF_X1Y16 TIEOFF internal 3)
	)
	(tile 70 6 CLBLM_X1Y16 CLBLM 2
		(primitive_site SLICE_X0Y16 SLICEM internal 50)
		(primitive_site SLICE_X1Y16 SLICEL internal 45)
	)
	(tile 70 7 INT_X2Y16 INT 1
		(primitive_site TIEOFF_X2Y16 TIEOFF internal 3)
	)
	(tile 70 8 CLBLL_X2Y16 CLBLL 2
		(primitive_site SLICE_X2Y16 SLICEL internal 45)
		(primitive_site SLICE_X3Y16 SLICEL internal 45)
	)
	(tile 70 9 CFG_VBRK_X2Y16 CFG_VBRK 0
	)
	(tile 70 10 INT_X3Y16 INT 1
		(primitive_site TIEOFF_X3Y16 TIEOFF internal 3)
	)
	(tile 70 11 CLBLM_X3Y16 CLBLM 2
		(primitive_site SLICE_X4Y16 SLICEM internal 50)
		(primitive_site SLICE_X5Y16 SLICEL internal 45)
	)
	(tile 70 12 INT_X4Y16 INT 1
		(primitive_site TIEOFF_X4Y16 TIEOFF internal 3)
	)
	(tile 70 13 CLBLL_X4Y16 CLBLL 2
		(primitive_site SLICE_X6Y16 SLICEL internal 45)
		(primitive_site SLICE_X7Y16 SLICEL internal 45)
	)
	(tile 70 14 INT_X5Y16 INT 1
		(primitive_site TIEOFF_X5Y16 TIEOFF internal 3)
	)
	(tile 70 15 INT_INTERFACE_X5Y16 INT_INTERFACE 0
	)
	(tile 70 16 NULL_X16Y18 NULL 0
	)
	(tile 70 17 CFG_VBRK_X5Y16 CFG_VBRK 0
	)
	(tile 70 18 INT_X6Y16 INT 1
		(primitive_site TIEOFF_X6Y16 TIEOFF internal 3)
	)
	(tile 70 19 CLBLM_X6Y16 CLBLM 2
		(primitive_site SLICE_X8Y16 SLICEM internal 50)
		(primitive_site SLICE_X9Y16 SLICEL internal 45)
	)
	(tile 70 20 INT_X7Y16 INT 1
		(primitive_site TIEOFF_X7Y16 TIEOFF internal 3)
	)
	(tile 70 21 CLBLM_X7Y16 CLBLM 2
		(primitive_site SLICE_X10Y16 SLICEM internal 50)
		(primitive_site SLICE_X11Y16 SLICEL internal 45)
	)
	(tile 70 22 INT_X8Y16 INT 1
		(primitive_site TIEOFF_X8Y16 TIEOFF internal 3)
	)
	(tile 70 23 INT_INTERFACE_X8Y16 INT_INTERFACE 0
	)
	(tile 70 24 NULL_X24Y18 NULL 0
	)
	(tile 70 25 CFG_VBRK_X8Y16 CFG_VBRK 0
	)
	(tile 70 26 INT_X9Y16 INT 1
		(primitive_site TIEOFF_X9Y16 TIEOFF internal 3)
	)
	(tile 70 27 CLBLM_X9Y16 CLBLM 2
		(primitive_site SLICE_X12Y16 SLICEM internal 50)
		(primitive_site SLICE_X13Y16 SLICEL internal 45)
	)
	(tile 70 28 INT_X10Y16 INT 1
		(primitive_site TIEOFF_X10Y16 TIEOFF internal 3)
	)
	(tile 70 29 CLBLL_X10Y16 CLBLL 2
		(primitive_site SLICE_X14Y16 SLICEL internal 45)
		(primitive_site SLICE_X15Y16 SLICEL internal 45)
	)
	(tile 70 30 INT_X11Y16 INT 1
		(primitive_site TIEOFF_X11Y16 TIEOFF internal 3)
	)
	(tile 70 31 CLBLM_X11Y16 CLBLM 2
		(primitive_site SLICE_X16Y16 SLICEM internal 50)
		(primitive_site SLICE_X17Y16 SLICEL internal 45)
	)
	(tile 70 32 INT_X12Y16 INT 1
		(primitive_site TIEOFF_X12Y16 TIEOFF internal 3)
	)
	(tile 70 33 CLBLL_X12Y16 CLBLL 2
		(primitive_site SLICE_X18Y16 SLICEL internal 45)
		(primitive_site SLICE_X19Y16 SLICEL internal 45)
	)
	(tile 70 34 CFG_VBRK_X12Y16 CFG_VBRK 0
	)
	(tile 70 35 INT_X13Y16 INT 1
		(primitive_site TIEOFF_X13Y16 TIEOFF internal 3)
	)
	(tile 70 36 CLBLM_X13Y16 CLBLM 2
		(primitive_site SLICE_X20Y16 SLICEM internal 50)
		(primitive_site SLICE_X21Y16 SLICEL internal 45)
	)
	(tile 70 37 INT_X14Y16 INT 1
		(primitive_site TIEOFF_X14Y16 TIEOFF internal 3)
	)
	(tile 70 38 CLBLL_X14Y16 CLBLL 2
		(primitive_site SLICE_X22Y16 SLICEL internal 45)
		(primitive_site SLICE_X23Y16 SLICEL internal 45)
	)
	(tile 70 39 INT_X15Y16 INT 1
		(primitive_site TIEOFF_X15Y16 TIEOFF internal 3)
	)
	(tile 70 40 CLBLM_X15Y16 CLBLM 2
		(primitive_site SLICE_X24Y16 SLICEM internal 50)
		(primitive_site SLICE_X25Y16 SLICEL internal 45)
	)
	(tile 70 41 INT_X16Y16 INT 1
		(primitive_site TIEOFF_X16Y16 TIEOFF internal 3)
	)
	(tile 70 42 CLBLL_X16Y16 CLBLL 2
		(primitive_site SLICE_X26Y16 SLICEL internal 45)
		(primitive_site SLICE_X27Y16 SLICEL internal 45)
	)
	(tile 70 43 CFG_VBRK_X16Y16 CFG_VBRK 0
	)
	(tile 70 44 INT_X17Y16 INT 1
		(primitive_site TIEOFF_X17Y16 TIEOFF internal 3)
	)
	(tile 70 45 INT_INTERFACE_X17Y16 INT_INTERFACE 0
	)
	(tile 70 46 INT_BUFS_L_X17Y16 INT_BUFS_L 0
	)
	(tile 70 47 IOI_X17Y16 IOI 6
		(primitive_site OLOGIC_X1Y32 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y32 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y32 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y33 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y33 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y33 ILOGIC internal 24)
	)
	(tile 70 48 CIOB_X17Y16 CIOB 2
		(primitive_site R6 IOBS bonded 7)
		(primitive_site T6 IOBM bonded 7)
	)
	(tile 70 49 NULL_X49Y18 NULL 0
	)
	(tile 70 50 INT_BUFS_R_X18Y16 INT_BUFS_R 0
	)
	(tile 70 51 INT_X18Y16 INT 1
		(primitive_site TIEOFF_X18Y16 TIEOFF internal 3)
	)
	(tile 70 52 CLBLM_X18Y16 CLBLM 2
		(primitive_site SLICE_X28Y16 SLICEM internal 50)
		(primitive_site SLICE_X29Y16 SLICEL internal 45)
	)
	(tile 70 53 INT_X19Y16 INT 1
		(primitive_site TIEOFF_X19Y16 TIEOFF internal 3)
	)
	(tile 70 54 CLBLL_X19Y16 CLBLL 2
		(primitive_site SLICE_X30Y16 SLICEL internal 45)
		(primitive_site SLICE_X31Y16 SLICEL internal 45)
	)
	(tile 70 55 INT_X20Y16 INT 1
		(primitive_site TIEOFF_X20Y16 TIEOFF internal 3)
	)
	(tile 70 56 CLBLM_X20Y16 CLBLM 2
		(primitive_site SLICE_X32Y16 SLICEM internal 50)
		(primitive_site SLICE_X33Y16 SLICEL internal 45)
	)
	(tile 70 57 INT_X21Y16 INT 1
		(primitive_site TIEOFF_X21Y16 TIEOFF internal 3)
	)
	(tile 70 58 CLBLL_X21Y16 CLBLL 2
		(primitive_site SLICE_X34Y16 SLICEL internal 45)
		(primitive_site SLICE_X35Y16 SLICEL internal 45)
	)
	(tile 70 59 CFG_VBRK_X21Y16 CFG_VBRK 0
	)
	(tile 70 60 INT_X22Y16 INT 1
		(primitive_site TIEOFF_X22Y16 TIEOFF internal 3)
	)
	(tile 70 61 CLBLM_X22Y16 CLBLM 2
		(primitive_site SLICE_X36Y16 SLICEM internal 50)
		(primitive_site SLICE_X37Y16 SLICEL internal 45)
	)
	(tile 70 62 INT_X23Y16 INT 1
		(primitive_site TIEOFF_X23Y16 TIEOFF internal 3)
	)
	(tile 70 63 CLBLL_X23Y16 CLBLL 2
		(primitive_site SLICE_X38Y16 SLICEL internal 45)
		(primitive_site SLICE_X39Y16 SLICEL internal 45)
	)
	(tile 70 64 INT_X24Y16 INT 1
		(primitive_site TIEOFF_X24Y16 TIEOFF internal 3)
	)
	(tile 70 65 CLBLM_X24Y16 CLBLM 2
		(primitive_site SLICE_X40Y16 SLICEM internal 50)
		(primitive_site SLICE_X41Y16 SLICEL internal 45)
	)
	(tile 70 66 INT_X25Y16 INT 1
		(primitive_site TIEOFF_X25Y16 TIEOFF internal 3)
	)
	(tile 70 67 CLBLL_X25Y16 CLBLL 2
		(primitive_site SLICE_X42Y16 SLICEL internal 45)
		(primitive_site SLICE_X43Y16 SLICEL internal 45)
	)
	(tile 70 68 CFG_VBRK_X25Y16 CFG_VBRK 0
	)
	(tile 70 69 INT_X26Y16 INT 1
		(primitive_site TIEOFF_X26Y16 TIEOFF internal 3)
	)
	(tile 70 70 INT_INTERFACE_X26Y16 INT_INTERFACE 0
	)
	(tile 70 71 NULL_X71Y18 NULL 0
	)
	(tile 70 72 INT_X27Y16 INT 1
		(primitive_site TIEOFF_X27Y16 TIEOFF internal 3)
	)
	(tile 70 73 CLBLM_X27Y16 CLBLM 2
		(primitive_site SLICE_X44Y16 SLICEM internal 50)
		(primitive_site SLICE_X45Y16 SLICEL internal 45)
	)
	(tile 70 74 INT_X28Y16 INT 1
		(primitive_site TIEOFF_X28Y16 TIEOFF internal 3)
	)
	(tile 70 75 CLBLL_X28Y16 CLBLL 2
		(primitive_site SLICE_X46Y16 SLICEL internal 45)
		(primitive_site SLICE_X47Y16 SLICEL internal 45)
	)
	(tile 70 76 INT_X29Y16 INT 1
		(primitive_site TIEOFF_X29Y16 TIEOFF internal 3)
	)
	(tile 70 77 CLBLM_X29Y16 CLBLM 2
		(primitive_site SLICE_X48Y16 SLICEM internal 50)
		(primitive_site SLICE_X49Y16 SLICEL internal 45)
	)
	(tile 70 78 INT_X30Y16 INT 1
		(primitive_site TIEOFF_X30Y16 TIEOFF internal 3)
	)
	(tile 70 79 CLBLL_X30Y16 CLBLL 2
		(primitive_site SLICE_X50Y16 SLICEL internal 45)
		(primitive_site SLICE_X51Y16 SLICEL internal 45)
	)
	(tile 70 80 CFG_VBRK_X30Y16 CFG_VBRK 0
	)
	(tile 70 81 INT_X31Y16 INT 1
		(primitive_site TIEOFF_X31Y16 TIEOFF internal 3)
	)
	(tile 70 82 INT_INTERFACE_X31Y16 INT_INTERFACE 0
	)
	(tile 70 83 INT_BUFS_L_X31Y16 INT_BUFS_L 0
	)
	(tile 70 84 IOI_X31Y16 IOI 6
		(primitive_site OLOGIC_X2Y32 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y32 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y32 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y33 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y33 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y33 ILOGIC internal 24)
	)
	(tile 70 85 RIOB_X31Y16 RIOB 2
		(primitive_site IOB_X2Y32 IOBS unbonded 7)
		(primitive_site IOB_X2Y33 IOBM unbonded 7)
	)
	(tile 70 86 INT_BUFS_R_X32Y16 INT_BUFS_R 0
	)
	(tile 70 87 CFG_VBRK_X32Y16 CFG_VBRK 0
	)
	(tile 70 88 INT_X32Y16 INT 1
		(primitive_site TIEOFF_X32Y16 TIEOFF internal 3)
	)
	(tile 70 89 CLBLM_X32Y16 CLBLM 2
		(primitive_site SLICE_X52Y16 SLICEM internal 50)
		(primitive_site SLICE_X53Y16 SLICEL internal 45)
	)
	(tile 70 90 INT_X33Y16 INT 1
		(primitive_site TIEOFF_X33Y16 TIEOFF internal 3)
	)
	(tile 70 91 CLBLL_X33Y16 CLBLL 2
		(primitive_site SLICE_X54Y16 SLICEL internal 45)
		(primitive_site SLICE_X55Y16 SLICEL internal 45)
	)
	(tile 70 92 INT_X34Y16 INT 1
		(primitive_site TIEOFF_X34Y16 TIEOFF internal 3)
	)
	(tile 70 93 CLBLM_X34Y16 CLBLM 2
		(primitive_site SLICE_X56Y16 SLICEM internal 50)
		(primitive_site SLICE_X57Y16 SLICEL internal 45)
	)
	(tile 70 94 INT_X35Y16 INT 1
		(primitive_site TIEOFF_X35Y16 TIEOFF internal 3)
	)
	(tile 70 95 CLBLL_X35Y16 CLBLL 2
		(primitive_site SLICE_X58Y16 SLICEL internal 45)
		(primitive_site SLICE_X59Y16 SLICEL internal 45)
	)
	(tile 70 96 INT_X36Y16 INT 1
		(primitive_site TIEOFF_X36Y16 TIEOFF internal 3)
	)
	(tile 70 97 PCIE_INT_INTERFACE_X36Y16 PCIE_INT_INTERFACE 0
	)
	(tile 70 98 NULL_X98Y18 NULL 0
	)
	(tile 70 99 CFG_VBRK_X36Y16 CFG_VBRK 0
	)
	(tile 70 100 INT_X37Y16 INT 1
		(primitive_site TIEOFF_X37Y16 TIEOFF internal 3)
	)
	(tile 70 101 GTP_INT_INTERFACE_X37Y16 GTP_INT_INTERFACE 0
	)
	(tile 70 102 R_TERM_INT_X37Y16 R_TERM_INT 0
	)
	(tile 70 103 NULL_X103Y18 NULL 0
	)
	(tile 71 0 LIOB_X0Y15 LIOB 2
		(primitive_site N11 IOBS bonded 7)
		(primitive_site M10 IOBM bonded 7)
	)
	(tile 71 1 L_TERM_INT_X0Y15 L_TERM_INT 0
	)
	(tile 71 2 INT_X0Y15 INT 1
		(primitive_site TIEOFF_X0Y15 TIEOFF internal 3)
	)
	(tile 71 3 INT_INTERFACE_X0Y15 INT_INTERFACE 0
	)
	(tile 71 4 IOI_X0Y15 IOI 6
		(primitive_site OLOGIC_X0Y30 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y30 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y30 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y31 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y31 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y31 ILOGIC internal 24)
	)
	(tile 71 5 INT_X1Y15 INT 1
		(primitive_site TIEOFF_X1Y15 TIEOFF internal 3)
	)
	(tile 71 6 CLBLM_X1Y15 CLBLM 2
		(primitive_site SLICE_X0Y15 SLICEM internal 50)
		(primitive_site SLICE_X1Y15 SLICEL internal 45)
	)
	(tile 71 7 INT_X2Y15 INT 1
		(primitive_site TIEOFF_X2Y15 TIEOFF internal 3)
	)
	(tile 71 8 CLBLL_X2Y15 CLBLL 2
		(primitive_site SLICE_X2Y15 SLICEL internal 45)
		(primitive_site SLICE_X3Y15 SLICEL internal 45)
	)
	(tile 71 9 CFG_VBRK_X2Y15 CFG_VBRK 0
	)
	(tile 71 10 INT_X3Y15 INT 1
		(primitive_site TIEOFF_X3Y15 TIEOFF internal 3)
	)
	(tile 71 11 CLBLM_X3Y15 CLBLM 2
		(primitive_site SLICE_X4Y15 SLICEM internal 50)
		(primitive_site SLICE_X5Y15 SLICEL internal 45)
	)
	(tile 71 12 INT_X4Y15 INT 1
		(primitive_site TIEOFF_X4Y15 TIEOFF internal 3)
	)
	(tile 71 13 CLBLL_X4Y15 CLBLL 2
		(primitive_site SLICE_X6Y15 SLICEL internal 45)
		(primitive_site SLICE_X7Y15 SLICEL internal 45)
	)
	(tile 71 14 INT_X5Y15 INT 1
		(primitive_site TIEOFF_X5Y15 TIEOFF internal 3)
	)
	(tile 71 15 INT_INTERFACE_X5Y15 INT_INTERFACE 0
	)
	(tile 71 16 BRAM_X5Y15 BRAM 1
		(primitive_site RAMB36_X0Y3 RAMBFIFO36 internal 343)
	)
	(tile 71 17 CFG_VBRK_X5Y15 CFG_VBRK 0
	)
	(tile 71 18 INT_X6Y15 INT 1
		(primitive_site TIEOFF_X6Y15 TIEOFF internal 3)
	)
	(tile 71 19 CLBLM_X6Y15 CLBLM 2
		(primitive_site SLICE_X8Y15 SLICEM internal 50)
		(primitive_site SLICE_X9Y15 SLICEL internal 45)
	)
	(tile 71 20 INT_X7Y15 INT 1
		(primitive_site TIEOFF_X7Y15 TIEOFF internal 3)
	)
	(tile 71 21 CLBLM_X7Y15 CLBLM 2
		(primitive_site SLICE_X10Y15 SLICEM internal 50)
		(primitive_site SLICE_X11Y15 SLICEL internal 45)
	)
	(tile 71 22 INT_X8Y15 INT 1
		(primitive_site TIEOFF_X8Y15 TIEOFF internal 3)
	)
	(tile 71 23 INT_INTERFACE_X8Y15 INT_INTERFACE 0
	)
	(tile 71 24 DSP_X8Y15 DSP 2
		(primitive_site DSP48_X0Y6 DSP48E internal 390)
		(primitive_site DSP48_X0Y7 DSP48E internal 390)
	)
	(tile 71 25 CFG_VBRK_X8Y15 CFG_VBRK 0
	)
	(tile 71 26 INT_X9Y15 INT 1
		(primitive_site TIEOFF_X9Y15 TIEOFF internal 3)
	)
	(tile 71 27 CLBLM_X9Y15 CLBLM 2
		(primitive_site SLICE_X12Y15 SLICEM internal 50)
		(primitive_site SLICE_X13Y15 SLICEL internal 45)
	)
	(tile 71 28 INT_X10Y15 INT 1
		(primitive_site TIEOFF_X10Y15 TIEOFF internal 3)
	)
	(tile 71 29 CLBLL_X10Y15 CLBLL 2
		(primitive_site SLICE_X14Y15 SLICEL internal 45)
		(primitive_site SLICE_X15Y15 SLICEL internal 45)
	)
	(tile 71 30 INT_X11Y15 INT 1
		(primitive_site TIEOFF_X11Y15 TIEOFF internal 3)
	)
	(tile 71 31 CLBLM_X11Y15 CLBLM 2
		(primitive_site SLICE_X16Y15 SLICEM internal 50)
		(primitive_site SLICE_X17Y15 SLICEL internal 45)
	)
	(tile 71 32 INT_X12Y15 INT 1
		(primitive_site TIEOFF_X12Y15 TIEOFF internal 3)
	)
	(tile 71 33 CLBLL_X12Y15 CLBLL 2
		(primitive_site SLICE_X18Y15 SLICEL internal 45)
		(primitive_site SLICE_X19Y15 SLICEL internal 45)
	)
	(tile 71 34 CFG_VBRK_X12Y15 CFG_VBRK 0
	)
	(tile 71 35 INT_X13Y15 INT 1
		(primitive_site TIEOFF_X13Y15 TIEOFF internal 3)
	)
	(tile 71 36 CLBLM_X13Y15 CLBLM 2
		(primitive_site SLICE_X20Y15 SLICEM internal 50)
		(primitive_site SLICE_X21Y15 SLICEL internal 45)
	)
	(tile 71 37 INT_X14Y15 INT 1
		(primitive_site TIEOFF_X14Y15 TIEOFF internal 3)
	)
	(tile 71 38 CLBLL_X14Y15 CLBLL 2
		(primitive_site SLICE_X22Y15 SLICEL internal 45)
		(primitive_site SLICE_X23Y15 SLICEL internal 45)
	)
	(tile 71 39 INT_X15Y15 INT 1
		(primitive_site TIEOFF_X15Y15 TIEOFF internal 3)
	)
	(tile 71 40 CLBLM_X15Y15 CLBLM 2
		(primitive_site SLICE_X24Y15 SLICEM internal 50)
		(primitive_site SLICE_X25Y15 SLICEL internal 45)
	)
	(tile 71 41 INT_X16Y15 INT 1
		(primitive_site TIEOFF_X16Y15 TIEOFF internal 3)
	)
	(tile 71 42 CLBLL_X16Y15 CLBLL 2
		(primitive_site SLICE_X26Y15 SLICEL internal 45)
		(primitive_site SLICE_X27Y15 SLICEL internal 45)
	)
	(tile 71 43 CFG_VBRK_X16Y15 CFG_VBRK 0
	)
	(tile 71 44 INT_X17Y15 INT 1
		(primitive_site TIEOFF_X17Y15 TIEOFF internal 3)
	)
	(tile 71 45 INT_INTERFACE_X17Y15 INT_INTERFACE 0
	)
	(tile 71 46 INT_BUFS_L_X17Y15 INT_BUFS_L 0
	)
	(tile 71 47 IOI_X17Y15 IOI 6
		(primitive_site OLOGIC_X1Y30 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y30 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y30 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y31 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y31 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y31 ILOGIC internal 24)
	)
	(tile 71 48 CIOB_X17Y15 CIOB 2
		(primitive_site U8 IOBS bonded 7)
		(primitive_site T8 IOBM bonded 7)
	)
	(tile 71 49 NULL_X49Y17 NULL 0
	)
	(tile 71 50 INT_BUFS_R_X18Y15 INT_BUFS_R 0
	)
	(tile 71 51 INT_X18Y15 INT 1
		(primitive_site TIEOFF_X18Y15 TIEOFF internal 3)
	)
	(tile 71 52 CLBLM_X18Y15 CLBLM 2
		(primitive_site SLICE_X28Y15 SLICEM internal 50)
		(primitive_site SLICE_X29Y15 SLICEL internal 45)
	)
	(tile 71 53 INT_X19Y15 INT 1
		(primitive_site TIEOFF_X19Y15 TIEOFF internal 3)
	)
	(tile 71 54 CLBLL_X19Y15 CLBLL 2
		(primitive_site SLICE_X30Y15 SLICEL internal 45)
		(primitive_site SLICE_X31Y15 SLICEL internal 45)
	)
	(tile 71 55 INT_X20Y15 INT 1
		(primitive_site TIEOFF_X20Y15 TIEOFF internal 3)
	)
	(tile 71 56 CLBLM_X20Y15 CLBLM 2
		(primitive_site SLICE_X32Y15 SLICEM internal 50)
		(primitive_site SLICE_X33Y15 SLICEL internal 45)
	)
	(tile 71 57 INT_X21Y15 INT 1
		(primitive_site TIEOFF_X21Y15 TIEOFF internal 3)
	)
	(tile 71 58 CLBLL_X21Y15 CLBLL 2
		(primitive_site SLICE_X34Y15 SLICEL internal 45)
		(primitive_site SLICE_X35Y15 SLICEL internal 45)
	)
	(tile 71 59 CFG_VBRK_X21Y15 CFG_VBRK 0
	)
	(tile 71 60 INT_X22Y15 INT 1
		(primitive_site TIEOFF_X22Y15 TIEOFF internal 3)
	)
	(tile 71 61 CLBLM_X22Y15 CLBLM 2
		(primitive_site SLICE_X36Y15 SLICEM internal 50)
		(primitive_site SLICE_X37Y15 SLICEL internal 45)
	)
	(tile 71 62 INT_X23Y15 INT 1
		(primitive_site TIEOFF_X23Y15 TIEOFF internal 3)
	)
	(tile 71 63 CLBLL_X23Y15 CLBLL 2
		(primitive_site SLICE_X38Y15 SLICEL internal 45)
		(primitive_site SLICE_X39Y15 SLICEL internal 45)
	)
	(tile 71 64 INT_X24Y15 INT 1
		(primitive_site TIEOFF_X24Y15 TIEOFF internal 3)
	)
	(tile 71 65 CLBLM_X24Y15 CLBLM 2
		(primitive_site SLICE_X40Y15 SLICEM internal 50)
		(primitive_site SLICE_X41Y15 SLICEL internal 45)
	)
	(tile 71 66 INT_X25Y15 INT 1
		(primitive_site TIEOFF_X25Y15 TIEOFF internal 3)
	)
	(tile 71 67 CLBLL_X25Y15 CLBLL 2
		(primitive_site SLICE_X42Y15 SLICEL internal 45)
		(primitive_site SLICE_X43Y15 SLICEL internal 45)
	)
	(tile 71 68 CFG_VBRK_X25Y15 CFG_VBRK 0
	)
	(tile 71 69 INT_X26Y15 INT 1
		(primitive_site TIEOFF_X26Y15 TIEOFF internal 3)
	)
	(tile 71 70 INT_INTERFACE_X26Y15 INT_INTERFACE 0
	)
	(tile 71 71 BRAM_X26Y15 BRAM 1
		(primitive_site RAMB36_X1Y3 RAMBFIFO36 internal 343)
	)
	(tile 71 72 INT_X27Y15 INT 1
		(primitive_site TIEOFF_X27Y15 TIEOFF internal 3)
	)
	(tile 71 73 CLBLM_X27Y15 CLBLM 2
		(primitive_site SLICE_X44Y15 SLICEM internal 50)
		(primitive_site SLICE_X45Y15 SLICEL internal 45)
	)
	(tile 71 74 INT_X28Y15 INT 1
		(primitive_site TIEOFF_X28Y15 TIEOFF internal 3)
	)
	(tile 71 75 CLBLL_X28Y15 CLBLL 2
		(primitive_site SLICE_X46Y15 SLICEL internal 45)
		(primitive_site SLICE_X47Y15 SLICEL internal 45)
	)
	(tile 71 76 INT_X29Y15 INT 1
		(primitive_site TIEOFF_X29Y15 TIEOFF internal 3)
	)
	(tile 71 77 CLBLM_X29Y15 CLBLM 2
		(primitive_site SLICE_X48Y15 SLICEM internal 50)
		(primitive_site SLICE_X49Y15 SLICEL internal 45)
	)
	(tile 71 78 INT_X30Y15 INT 1
		(primitive_site TIEOFF_X30Y15 TIEOFF internal 3)
	)
	(tile 71 79 CLBLL_X30Y15 CLBLL 2
		(primitive_site SLICE_X50Y15 SLICEL internal 45)
		(primitive_site SLICE_X51Y15 SLICEL internal 45)
	)
	(tile 71 80 CFG_VBRK_X30Y15 CFG_VBRK 0
	)
	(tile 71 81 INT_X31Y15 INT 1
		(primitive_site TIEOFF_X31Y15 TIEOFF internal 3)
	)
	(tile 71 82 INT_INTERFACE_X31Y15 INT_INTERFACE 0
	)
	(tile 71 83 INT_BUFS_L_X31Y15 INT_BUFS_L 0
	)
	(tile 71 84 IOI_X31Y15 IOI 6
		(primitive_site OLOGIC_X2Y30 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y30 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y30 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y31 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y31 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y31 ILOGIC internal 24)
	)
	(tile 71 85 RIOB_X31Y15 RIOB 2
		(primitive_site IOB_X2Y30 IOBS unbonded 7)
		(primitive_site IOB_X2Y31 IOBM unbonded 7)
	)
	(tile 71 86 INT_BUFS_R_X32Y15 INT_BUFS_R 0
	)
	(tile 71 87 CFG_VBRK_X32Y15 CFG_VBRK 0
	)
	(tile 71 88 INT_X32Y15 INT 1
		(primitive_site TIEOFF_X32Y15 TIEOFF internal 3)
	)
	(tile 71 89 CLBLM_X32Y15 CLBLM 2
		(primitive_site SLICE_X52Y15 SLICEM internal 50)
		(primitive_site SLICE_X53Y15 SLICEL internal 45)
	)
	(tile 71 90 INT_X33Y15 INT 1
		(primitive_site TIEOFF_X33Y15 TIEOFF internal 3)
	)
	(tile 71 91 CLBLL_X33Y15 CLBLL 2
		(primitive_site SLICE_X54Y15 SLICEL internal 45)
		(primitive_site SLICE_X55Y15 SLICEL internal 45)
	)
	(tile 71 92 INT_X34Y15 INT 1
		(primitive_site TIEOFF_X34Y15 TIEOFF internal 3)
	)
	(tile 71 93 CLBLM_X34Y15 CLBLM 2
		(primitive_site SLICE_X56Y15 SLICEM internal 50)
		(primitive_site SLICE_X57Y15 SLICEL internal 45)
	)
	(tile 71 94 INT_X35Y15 INT 1
		(primitive_site TIEOFF_X35Y15 TIEOFF internal 3)
	)
	(tile 71 95 CLBLL_X35Y15 CLBLL 2
		(primitive_site SLICE_X58Y15 SLICEL internal 45)
		(primitive_site SLICE_X59Y15 SLICEL internal 45)
	)
	(tile 71 96 INT_X36Y15 INT 1
		(primitive_site TIEOFF_X36Y15 TIEOFF internal 3)
	)
	(tile 71 97 PCIE_INT_INTERFACE_X36Y15 PCIE_INT_INTERFACE 0
	)
	(tile 71 98 NULL_X98Y17 NULL 0
	)
	(tile 71 99 CFG_VBRK_X36Y15 CFG_VBRK 0
	)
	(tile 71 100 INT_X37Y15 INT 1
		(primitive_site TIEOFF_X37Y15 TIEOFF internal 3)
	)
	(tile 71 101 GTP_INT_INTERFACE_X37Y15 GTP_INT_INTERFACE 0
	)
	(tile 71 102 R_TERM_INT_X37Y15 R_TERM_INT 0
	)
	(tile 71 103 NULL_X103Y17 NULL 0
	)
	(tile 72 0 LIOB_X0Y14 LIOB 2
		(primitive_site T16 IOBS bonded 7)
		(primitive_site T17 IOBM bonded 7)
	)
	(tile 72 1 L_TERM_INT_X0Y14 L_TERM_INT 0
	)
	(tile 72 2 INT_X0Y14 INT 1
		(primitive_site TIEOFF_X0Y14 TIEOFF internal 3)
	)
	(tile 72 3 INT_INTERFACE_X0Y14 INT_INTERFACE 0
	)
	(tile 72 4 IOI_X0Y14 IOI 6
		(primitive_site OLOGIC_X0Y28 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y28 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y28 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y29 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y29 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y29 ILOGIC internal 24)
	)
	(tile 72 5 INT_X1Y14 INT 1
		(primitive_site TIEOFF_X1Y14 TIEOFF internal 3)
	)
	(tile 72 6 CLBLM_X1Y14 CLBLM 2
		(primitive_site SLICE_X0Y14 SLICEM internal 50)
		(primitive_site SLICE_X1Y14 SLICEL internal 45)
	)
	(tile 72 7 INT_X2Y14 INT 1
		(primitive_site TIEOFF_X2Y14 TIEOFF internal 3)
	)
	(tile 72 8 CLBLL_X2Y14 CLBLL 2
		(primitive_site SLICE_X2Y14 SLICEL internal 45)
		(primitive_site SLICE_X3Y14 SLICEL internal 45)
	)
	(tile 72 9 CFG_VBRK_X2Y14 CFG_VBRK 0
	)
	(tile 72 10 INT_X3Y14 INT 1
		(primitive_site TIEOFF_X3Y14 TIEOFF internal 3)
	)
	(tile 72 11 CLBLM_X3Y14 CLBLM 2
		(primitive_site SLICE_X4Y14 SLICEM internal 50)
		(primitive_site SLICE_X5Y14 SLICEL internal 45)
	)
	(tile 72 12 INT_X4Y14 INT 1
		(primitive_site TIEOFF_X4Y14 TIEOFF internal 3)
	)
	(tile 72 13 CLBLL_X4Y14 CLBLL 2
		(primitive_site SLICE_X6Y14 SLICEL internal 45)
		(primitive_site SLICE_X7Y14 SLICEL internal 45)
	)
	(tile 72 14 INT_X5Y14 INT 1
		(primitive_site TIEOFF_X5Y14 TIEOFF internal 3)
	)
	(tile 72 15 INT_INTERFACE_X5Y14 INT_INTERFACE 0
	)
	(tile 72 16 NULL_X16Y16 NULL 0
	)
	(tile 72 17 CFG_VBRK_X5Y14 CFG_VBRK 0
	)
	(tile 72 18 INT_X6Y14 INT 1
		(primitive_site TIEOFF_X6Y14 TIEOFF internal 3)
	)
	(tile 72 19 CLBLM_X6Y14 CLBLM 2
		(primitive_site SLICE_X8Y14 SLICEM internal 50)
		(primitive_site SLICE_X9Y14 SLICEL internal 45)
	)
	(tile 72 20 INT_X7Y14 INT 1
		(primitive_site TIEOFF_X7Y14 TIEOFF internal 3)
	)
	(tile 72 21 CLBLM_X7Y14 CLBLM 2
		(primitive_site SLICE_X10Y14 SLICEM internal 50)
		(primitive_site SLICE_X11Y14 SLICEL internal 45)
	)
	(tile 72 22 INT_X8Y14 INT 1
		(primitive_site TIEOFF_X8Y14 TIEOFF internal 3)
	)
	(tile 72 23 INT_INTERFACE_X8Y14 INT_INTERFACE 0
	)
	(tile 72 24 NULL_X24Y16 NULL 0
	)
	(tile 72 25 CFG_VBRK_X8Y14 CFG_VBRK 0
	)
	(tile 72 26 INT_X9Y14 INT 1
		(primitive_site TIEOFF_X9Y14 TIEOFF internal 3)
	)
	(tile 72 27 CLBLM_X9Y14 CLBLM 2
		(primitive_site SLICE_X12Y14 SLICEM internal 50)
		(primitive_site SLICE_X13Y14 SLICEL internal 45)
	)
	(tile 72 28 INT_X10Y14 INT 1
		(primitive_site TIEOFF_X10Y14 TIEOFF internal 3)
	)
	(tile 72 29 CLBLL_X10Y14 CLBLL 2
		(primitive_site SLICE_X14Y14 SLICEL internal 45)
		(primitive_site SLICE_X15Y14 SLICEL internal 45)
	)
	(tile 72 30 INT_X11Y14 INT 1
		(primitive_site TIEOFF_X11Y14 TIEOFF internal 3)
	)
	(tile 72 31 CLBLM_X11Y14 CLBLM 2
		(primitive_site SLICE_X16Y14 SLICEM internal 50)
		(primitive_site SLICE_X17Y14 SLICEL internal 45)
	)
	(tile 72 32 INT_X12Y14 INT 1
		(primitive_site TIEOFF_X12Y14 TIEOFF internal 3)
	)
	(tile 72 33 CLBLL_X12Y14 CLBLL 2
		(primitive_site SLICE_X18Y14 SLICEL internal 45)
		(primitive_site SLICE_X19Y14 SLICEL internal 45)
	)
	(tile 72 34 CFG_VBRK_X12Y14 CFG_VBRK 0
	)
	(tile 72 35 INT_X13Y14 INT 1
		(primitive_site TIEOFF_X13Y14 TIEOFF internal 3)
	)
	(tile 72 36 CLBLM_X13Y14 CLBLM 2
		(primitive_site SLICE_X20Y14 SLICEM internal 50)
		(primitive_site SLICE_X21Y14 SLICEL internal 45)
	)
	(tile 72 37 INT_X14Y14 INT 1
		(primitive_site TIEOFF_X14Y14 TIEOFF internal 3)
	)
	(tile 72 38 CLBLL_X14Y14 CLBLL 2
		(primitive_site SLICE_X22Y14 SLICEL internal 45)
		(primitive_site SLICE_X23Y14 SLICEL internal 45)
	)
	(tile 72 39 INT_X15Y14 INT 1
		(primitive_site TIEOFF_X15Y14 TIEOFF internal 3)
	)
	(tile 72 40 CLBLM_X15Y14 CLBLM 2
		(primitive_site SLICE_X24Y14 SLICEM internal 50)
		(primitive_site SLICE_X25Y14 SLICEL internal 45)
	)
	(tile 72 41 INT_X16Y14 INT 1
		(primitive_site TIEOFF_X16Y14 TIEOFF internal 3)
	)
	(tile 72 42 CLBLL_X16Y14 CLBLL 2
		(primitive_site SLICE_X26Y14 SLICEL internal 45)
		(primitive_site SLICE_X27Y14 SLICEL internal 45)
	)
	(tile 72 43 CFG_VBRK_X16Y14 CFG_VBRK 0
	)
	(tile 72 44 INT_X17Y14 INT 1
		(primitive_site TIEOFF_X17Y14 TIEOFF internal 3)
	)
	(tile 72 45 INT_INTERFACE_X17Y14 INT_INTERFACE 0
	)
	(tile 72 46 INT_BUFS_L_X17Y14 INT_BUFS_L 0
	)
	(tile 72 47 IOI_X17Y14 IOI 6
		(primitive_site OLOGIC_X1Y28 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y28 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y28 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y29 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y29 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y29 ILOGIC internal 24)
	)
	(tile 72 48 CIOB_X17Y14 CIOB 2
		(primitive_site U6 IOBS bonded 7)
		(primitive_site V6 IOBM bonded 7)
	)
	(tile 72 49 NULL_X49Y16 NULL 0
	)
	(tile 72 50 INT_BUFS_R_X18Y14 INT_BUFS_R 0
	)
	(tile 72 51 INT_X18Y14 INT 1
		(primitive_site TIEOFF_X18Y14 TIEOFF internal 3)
	)
	(tile 72 52 CLBLM_X18Y14 CLBLM 2
		(primitive_site SLICE_X28Y14 SLICEM internal 50)
		(primitive_site SLICE_X29Y14 SLICEL internal 45)
	)
	(tile 72 53 INT_X19Y14 INT 1
		(primitive_site TIEOFF_X19Y14 TIEOFF internal 3)
	)
	(tile 72 54 CLBLL_X19Y14 CLBLL 2
		(primitive_site SLICE_X30Y14 SLICEL internal 45)
		(primitive_site SLICE_X31Y14 SLICEL internal 45)
	)
	(tile 72 55 INT_X20Y14 INT 1
		(primitive_site TIEOFF_X20Y14 TIEOFF internal 3)
	)
	(tile 72 56 CLBLM_X20Y14 CLBLM 2
		(primitive_site SLICE_X32Y14 SLICEM internal 50)
		(primitive_site SLICE_X33Y14 SLICEL internal 45)
	)
	(tile 72 57 INT_X21Y14 INT 1
		(primitive_site TIEOFF_X21Y14 TIEOFF internal 3)
	)
	(tile 72 58 CLBLL_X21Y14 CLBLL 2
		(primitive_site SLICE_X34Y14 SLICEL internal 45)
		(primitive_site SLICE_X35Y14 SLICEL internal 45)
	)
	(tile 72 59 CFG_VBRK_X21Y14 CFG_VBRK 0
	)
	(tile 72 60 INT_X22Y14 INT 1
		(primitive_site TIEOFF_X22Y14 TIEOFF internal 3)
	)
	(tile 72 61 CLBLM_X22Y14 CLBLM 2
		(primitive_site SLICE_X36Y14 SLICEM internal 50)
		(primitive_site SLICE_X37Y14 SLICEL internal 45)
	)
	(tile 72 62 INT_X23Y14 INT 1
		(primitive_site TIEOFF_X23Y14 TIEOFF internal 3)
	)
	(tile 72 63 CLBLL_X23Y14 CLBLL 2
		(primitive_site SLICE_X38Y14 SLICEL internal 45)
		(primitive_site SLICE_X39Y14 SLICEL internal 45)
	)
	(tile 72 64 INT_X24Y14 INT 1
		(primitive_site TIEOFF_X24Y14 TIEOFF internal 3)
	)
	(tile 72 65 CLBLM_X24Y14 CLBLM 2
		(primitive_site SLICE_X40Y14 SLICEM internal 50)
		(primitive_site SLICE_X41Y14 SLICEL internal 45)
	)
	(tile 72 66 INT_X25Y14 INT 1
		(primitive_site TIEOFF_X25Y14 TIEOFF internal 3)
	)
	(tile 72 67 CLBLL_X25Y14 CLBLL 2
		(primitive_site SLICE_X42Y14 SLICEL internal 45)
		(primitive_site SLICE_X43Y14 SLICEL internal 45)
	)
	(tile 72 68 CFG_VBRK_X25Y14 CFG_VBRK 0
	)
	(tile 72 69 INT_X26Y14 INT 1
		(primitive_site TIEOFF_X26Y14 TIEOFF internal 3)
	)
	(tile 72 70 INT_INTERFACE_X26Y14 INT_INTERFACE 0
	)
	(tile 72 71 NULL_X71Y16 NULL 0
	)
	(tile 72 72 INT_X27Y14 INT 1
		(primitive_site TIEOFF_X27Y14 TIEOFF internal 3)
	)
	(tile 72 73 CLBLM_X27Y14 CLBLM 2
		(primitive_site SLICE_X44Y14 SLICEM internal 50)
		(primitive_site SLICE_X45Y14 SLICEL internal 45)
	)
	(tile 72 74 INT_X28Y14 INT 1
		(primitive_site TIEOFF_X28Y14 TIEOFF internal 3)
	)
	(tile 72 75 CLBLL_X28Y14 CLBLL 2
		(primitive_site SLICE_X46Y14 SLICEL internal 45)
		(primitive_site SLICE_X47Y14 SLICEL internal 45)
	)
	(tile 72 76 INT_X29Y14 INT 1
		(primitive_site TIEOFF_X29Y14 TIEOFF internal 3)
	)
	(tile 72 77 CLBLM_X29Y14 CLBLM 2
		(primitive_site SLICE_X48Y14 SLICEM internal 50)
		(primitive_site SLICE_X49Y14 SLICEL internal 45)
	)
	(tile 72 78 INT_X30Y14 INT 1
		(primitive_site TIEOFF_X30Y14 TIEOFF internal 3)
	)
	(tile 72 79 CLBLL_X30Y14 CLBLL 2
		(primitive_site SLICE_X50Y14 SLICEL internal 45)
		(primitive_site SLICE_X51Y14 SLICEL internal 45)
	)
	(tile 72 80 CFG_VBRK_X30Y14 CFG_VBRK 0
	)
	(tile 72 81 INT_X31Y14 INT 1
		(primitive_site TIEOFF_X31Y14 TIEOFF internal 3)
	)
	(tile 72 82 INT_INTERFACE_X31Y14 INT_INTERFACE 0
	)
	(tile 72 83 INT_BUFS_L_X31Y14 INT_BUFS_L 0
	)
	(tile 72 84 IOI_X31Y14 IOI 6
		(primitive_site OLOGIC_X2Y28 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y28 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y28 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y29 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y29 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y29 ILOGIC internal 24)
	)
	(tile 72 85 RIOB_X31Y14 RIOB 2
		(primitive_site IOB_X2Y28 IOBS unbonded 7)
		(primitive_site IOB_X2Y29 IOBM unbonded 7)
	)
	(tile 72 86 INT_BUFS_R_X32Y14 INT_BUFS_R 0
	)
	(tile 72 87 CFG_VBRK_X32Y14 CFG_VBRK 0
	)
	(tile 72 88 INT_X32Y14 INT 1
		(primitive_site TIEOFF_X32Y14 TIEOFF internal 3)
	)
	(tile 72 89 CLBLM_X32Y14 CLBLM 2
		(primitive_site SLICE_X52Y14 SLICEM internal 50)
		(primitive_site SLICE_X53Y14 SLICEL internal 45)
	)
	(tile 72 90 INT_X33Y14 INT 1
		(primitive_site TIEOFF_X33Y14 TIEOFF internal 3)
	)
	(tile 72 91 CLBLL_X33Y14 CLBLL 2
		(primitive_site SLICE_X54Y14 SLICEL internal 45)
		(primitive_site SLICE_X55Y14 SLICEL internal 45)
	)
	(tile 72 92 INT_X34Y14 INT 1
		(primitive_site TIEOFF_X34Y14 TIEOFF internal 3)
	)
	(tile 72 93 CLBLM_X34Y14 CLBLM 2
		(primitive_site SLICE_X56Y14 SLICEM internal 50)
		(primitive_site SLICE_X57Y14 SLICEL internal 45)
	)
	(tile 72 94 INT_X35Y14 INT 1
		(primitive_site TIEOFF_X35Y14 TIEOFF internal 3)
	)
	(tile 72 95 CLBLL_X35Y14 CLBLL 2
		(primitive_site SLICE_X58Y14 SLICEL internal 45)
		(primitive_site SLICE_X59Y14 SLICEL internal 45)
	)
	(tile 72 96 INT_X36Y14 INT 1
		(primitive_site TIEOFF_X36Y14 TIEOFF internal 3)
	)
	(tile 72 97 PCIE_INT_INTERFACE_X36Y14 PCIE_INT_INTERFACE 0
	)
	(tile 72 98 NULL_X98Y16 NULL 0
	)
	(tile 72 99 CFG_VBRK_X36Y14 CFG_VBRK 0
	)
	(tile 72 100 INT_X37Y14 INT 1
		(primitive_site TIEOFF_X37Y14 TIEOFF internal 3)
	)
	(tile 72 101 GTP_INT_INTERFACE_X37Y14 GTP_INT_INTERFACE 0
	)
	(tile 72 102 R_TERM_INT_X37Y14 R_TERM_INT 0
	)
	(tile 72 103 NULL_X103Y16 NULL 0
	)
	(tile 73 0 LIOB_X0Y13 LIOB 2
		(primitive_site R12 IOBS bonded 7)
		(primitive_site T12 IOBM bonded 7)
	)
	(tile 73 1 L_TERM_INT_X0Y13 L_TERM_INT 0
	)
	(tile 73 2 INT_X0Y13 INT 1
		(primitive_site TIEOFF_X0Y13 TIEOFF internal 3)
	)
	(tile 73 3 INT_INTERFACE_X0Y13 INT_INTERFACE 0
	)
	(tile 73 4 IOI_X0Y13 IOI 6
		(primitive_site OLOGIC_X0Y26 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y26 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y26 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y27 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y27 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y27 ILOGIC internal 24)
	)
	(tile 73 5 INT_X1Y13 INT 1
		(primitive_site TIEOFF_X1Y13 TIEOFF internal 3)
	)
	(tile 73 6 CLBLM_X1Y13 CLBLM 2
		(primitive_site SLICE_X0Y13 SLICEM internal 50)
		(primitive_site SLICE_X1Y13 SLICEL internal 45)
	)
	(tile 73 7 INT_X2Y13 INT 1
		(primitive_site TIEOFF_X2Y13 TIEOFF internal 3)
	)
	(tile 73 8 CLBLL_X2Y13 CLBLL 2
		(primitive_site SLICE_X2Y13 SLICEL internal 45)
		(primitive_site SLICE_X3Y13 SLICEL internal 45)
	)
	(tile 73 9 CFG_VBRK_X2Y13 CFG_VBRK 0
	)
	(tile 73 10 INT_X3Y13 INT 1
		(primitive_site TIEOFF_X3Y13 TIEOFF internal 3)
	)
	(tile 73 11 CLBLM_X3Y13 CLBLM 2
		(primitive_site SLICE_X4Y13 SLICEM internal 50)
		(primitive_site SLICE_X5Y13 SLICEL internal 45)
	)
	(tile 73 12 INT_X4Y13 INT 1
		(primitive_site TIEOFF_X4Y13 TIEOFF internal 3)
	)
	(tile 73 13 CLBLL_X4Y13 CLBLL 2
		(primitive_site SLICE_X6Y13 SLICEL internal 45)
		(primitive_site SLICE_X7Y13 SLICEL internal 45)
	)
	(tile 73 14 INT_X5Y13 INT 1
		(primitive_site TIEOFF_X5Y13 TIEOFF internal 3)
	)
	(tile 73 15 INT_INTERFACE_X5Y13 INT_INTERFACE 0
	)
	(tile 73 16 NULL_X16Y15 NULL 0
	)
	(tile 73 17 CFG_VBRK_X5Y13 CFG_VBRK 0
	)
	(tile 73 18 INT_X6Y13 INT 1
		(primitive_site TIEOFF_X6Y13 TIEOFF internal 3)
	)
	(tile 73 19 CLBLM_X6Y13 CLBLM 2
		(primitive_site SLICE_X8Y13 SLICEM internal 50)
		(primitive_site SLICE_X9Y13 SLICEL internal 45)
	)
	(tile 73 20 INT_X7Y13 INT 1
		(primitive_site TIEOFF_X7Y13 TIEOFF internal 3)
	)
	(tile 73 21 CLBLM_X7Y13 CLBLM 2
		(primitive_site SLICE_X10Y13 SLICEM internal 50)
		(primitive_site SLICE_X11Y13 SLICEL internal 45)
	)
	(tile 73 22 INT_X8Y13 INT 1
		(primitive_site TIEOFF_X8Y13 TIEOFF internal 3)
	)
	(tile 73 23 INT_INTERFACE_X8Y13 INT_INTERFACE 0
	)
	(tile 73 24 NULL_X24Y15 NULL 0
	)
	(tile 73 25 CFG_VBRK_X8Y13 CFG_VBRK 0
	)
	(tile 73 26 INT_X9Y13 INT 1
		(primitive_site TIEOFF_X9Y13 TIEOFF internal 3)
	)
	(tile 73 27 CLBLM_X9Y13 CLBLM 2
		(primitive_site SLICE_X12Y13 SLICEM internal 50)
		(primitive_site SLICE_X13Y13 SLICEL internal 45)
	)
	(tile 73 28 INT_X10Y13 INT 1
		(primitive_site TIEOFF_X10Y13 TIEOFF internal 3)
	)
	(tile 73 29 CLBLL_X10Y13 CLBLL 2
		(primitive_site SLICE_X14Y13 SLICEL internal 45)
		(primitive_site SLICE_X15Y13 SLICEL internal 45)
	)
	(tile 73 30 INT_X11Y13 INT 1
		(primitive_site TIEOFF_X11Y13 TIEOFF internal 3)
	)
	(tile 73 31 CLBLM_X11Y13 CLBLM 2
		(primitive_site SLICE_X16Y13 SLICEM internal 50)
		(primitive_site SLICE_X17Y13 SLICEL internal 45)
	)
	(tile 73 32 INT_X12Y13 INT 1
		(primitive_site TIEOFF_X12Y13 TIEOFF internal 3)
	)
	(tile 73 33 CLBLL_X12Y13 CLBLL 2
		(primitive_site SLICE_X18Y13 SLICEL internal 45)
		(primitive_site SLICE_X19Y13 SLICEL internal 45)
	)
	(tile 73 34 CFG_VBRK_X12Y13 CFG_VBRK 0
	)
	(tile 73 35 INT_X13Y13 INT 1
		(primitive_site TIEOFF_X13Y13 TIEOFF internal 3)
	)
	(tile 73 36 CLBLM_X13Y13 CLBLM 2
		(primitive_site SLICE_X20Y13 SLICEM internal 50)
		(primitive_site SLICE_X21Y13 SLICEL internal 45)
	)
	(tile 73 37 INT_X14Y13 INT 1
		(primitive_site TIEOFF_X14Y13 TIEOFF internal 3)
	)
	(tile 73 38 CLBLL_X14Y13 CLBLL 2
		(primitive_site SLICE_X22Y13 SLICEL internal 45)
		(primitive_site SLICE_X23Y13 SLICEL internal 45)
	)
	(tile 73 39 INT_X15Y13 INT 1
		(primitive_site TIEOFF_X15Y13 TIEOFF internal 3)
	)
	(tile 73 40 CLBLM_X15Y13 CLBLM 2
		(primitive_site SLICE_X24Y13 SLICEM internal 50)
		(primitive_site SLICE_X25Y13 SLICEL internal 45)
	)
	(tile 73 41 INT_X16Y13 INT 1
		(primitive_site TIEOFF_X16Y13 TIEOFF internal 3)
	)
	(tile 73 42 CLBLL_X16Y13 CLBLL 2
		(primitive_site SLICE_X26Y13 SLICEL internal 45)
		(primitive_site SLICE_X27Y13 SLICEL internal 45)
	)
	(tile 73 43 CFG_VBRK_X16Y13 CFG_VBRK 0
	)
	(tile 73 44 INT_X17Y13 INT 1
		(primitive_site TIEOFF_X17Y13 TIEOFF internal 3)
	)
	(tile 73 45 INT_INTERFACE_X17Y13 INT_INTERFACE 0
	)
	(tile 73 46 INT_BUFS_L_X17Y13 INT_BUFS_L 0
	)
	(tile 73 47 IOI_X17Y13 IOI 6
		(primitive_site OLOGIC_X1Y26 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y26 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y26 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y27 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y27 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y27 ILOGIC internal 24)
	)
	(tile 73 48 CIOB_X17Y13 CIOB 2
		(primitive_site V7 IOBS bonded 7)
		(primitive_site V8 IOBM bonded 7)
	)
	(tile 73 49 NULL_X49Y15 NULL 0
	)
	(tile 73 50 INT_BUFS_R_X18Y13 INT_BUFS_R 0
	)
	(tile 73 51 INT_X18Y13 INT 1
		(primitive_site TIEOFF_X18Y13 TIEOFF internal 3)
	)
	(tile 73 52 CLBLM_X18Y13 CLBLM 2
		(primitive_site SLICE_X28Y13 SLICEM internal 50)
		(primitive_site SLICE_X29Y13 SLICEL internal 45)
	)
	(tile 73 53 INT_X19Y13 INT 1
		(primitive_site TIEOFF_X19Y13 TIEOFF internal 3)
	)
	(tile 73 54 CLBLL_X19Y13 CLBLL 2
		(primitive_site SLICE_X30Y13 SLICEL internal 45)
		(primitive_site SLICE_X31Y13 SLICEL internal 45)
	)
	(tile 73 55 INT_X20Y13 INT 1
		(primitive_site TIEOFF_X20Y13 TIEOFF internal 3)
	)
	(tile 73 56 CLBLM_X20Y13 CLBLM 2
		(primitive_site SLICE_X32Y13 SLICEM internal 50)
		(primitive_site SLICE_X33Y13 SLICEL internal 45)
	)
	(tile 73 57 INT_X21Y13 INT 1
		(primitive_site TIEOFF_X21Y13 TIEOFF internal 3)
	)
	(tile 73 58 CLBLL_X21Y13 CLBLL 2
		(primitive_site SLICE_X34Y13 SLICEL internal 45)
		(primitive_site SLICE_X35Y13 SLICEL internal 45)
	)
	(tile 73 59 CFG_VBRK_X21Y13 CFG_VBRK 0
	)
	(tile 73 60 INT_X22Y13 INT 1
		(primitive_site TIEOFF_X22Y13 TIEOFF internal 3)
	)
	(tile 73 61 CLBLM_X22Y13 CLBLM 2
		(primitive_site SLICE_X36Y13 SLICEM internal 50)
		(primitive_site SLICE_X37Y13 SLICEL internal 45)
	)
	(tile 73 62 INT_X23Y13 INT 1
		(primitive_site TIEOFF_X23Y13 TIEOFF internal 3)
	)
	(tile 73 63 CLBLL_X23Y13 CLBLL 2
		(primitive_site SLICE_X38Y13 SLICEL internal 45)
		(primitive_site SLICE_X39Y13 SLICEL internal 45)
	)
	(tile 73 64 INT_X24Y13 INT 1
		(primitive_site TIEOFF_X24Y13 TIEOFF internal 3)
	)
	(tile 73 65 CLBLM_X24Y13 CLBLM 2
		(primitive_site SLICE_X40Y13 SLICEM internal 50)
		(primitive_site SLICE_X41Y13 SLICEL internal 45)
	)
	(tile 73 66 INT_X25Y13 INT 1
		(primitive_site TIEOFF_X25Y13 TIEOFF internal 3)
	)
	(tile 73 67 CLBLL_X25Y13 CLBLL 2
		(primitive_site SLICE_X42Y13 SLICEL internal 45)
		(primitive_site SLICE_X43Y13 SLICEL internal 45)
	)
	(tile 73 68 CFG_VBRK_X25Y13 CFG_VBRK 0
	)
	(tile 73 69 INT_X26Y13 INT 1
		(primitive_site TIEOFF_X26Y13 TIEOFF internal 3)
	)
	(tile 73 70 INT_INTERFACE_X26Y13 INT_INTERFACE 0
	)
	(tile 73 71 NULL_X71Y15 NULL 0
	)
	(tile 73 72 INT_X27Y13 INT 1
		(primitive_site TIEOFF_X27Y13 TIEOFF internal 3)
	)
	(tile 73 73 CLBLM_X27Y13 CLBLM 2
		(primitive_site SLICE_X44Y13 SLICEM internal 50)
		(primitive_site SLICE_X45Y13 SLICEL internal 45)
	)
	(tile 73 74 INT_X28Y13 INT 1
		(primitive_site TIEOFF_X28Y13 TIEOFF internal 3)
	)
	(tile 73 75 CLBLL_X28Y13 CLBLL 2
		(primitive_site SLICE_X46Y13 SLICEL internal 45)
		(primitive_site SLICE_X47Y13 SLICEL internal 45)
	)
	(tile 73 76 INT_X29Y13 INT 1
		(primitive_site TIEOFF_X29Y13 TIEOFF internal 3)
	)
	(tile 73 77 CLBLM_X29Y13 CLBLM 2
		(primitive_site SLICE_X48Y13 SLICEM internal 50)
		(primitive_site SLICE_X49Y13 SLICEL internal 45)
	)
	(tile 73 78 INT_X30Y13 INT 1
		(primitive_site TIEOFF_X30Y13 TIEOFF internal 3)
	)
	(tile 73 79 CLBLL_X30Y13 CLBLL 2
		(primitive_site SLICE_X50Y13 SLICEL internal 45)
		(primitive_site SLICE_X51Y13 SLICEL internal 45)
	)
	(tile 73 80 CFG_VBRK_X30Y13 CFG_VBRK 0
	)
	(tile 73 81 INT_X31Y13 INT 1
		(primitive_site TIEOFF_X31Y13 TIEOFF internal 3)
	)
	(tile 73 82 INT_INTERFACE_X31Y13 INT_INTERFACE 0
	)
	(tile 73 83 INT_BUFS_L_X31Y13 INT_BUFS_L 0
	)
	(tile 73 84 IOI_X31Y13 IOI 6
		(primitive_site OLOGIC_X2Y26 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y26 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y26 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y27 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y27 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y27 ILOGIC internal 24)
	)
	(tile 73 85 RIOB_X31Y13 RIOB 2
		(primitive_site IOB_X2Y26 IOBS unbonded 7)
		(primitive_site IOB_X2Y27 IOBM unbonded 7)
	)
	(tile 73 86 INT_BUFS_R_X32Y13 INT_BUFS_R 0
	)
	(tile 73 87 CFG_VBRK_X32Y13 CFG_VBRK 0
	)
	(tile 73 88 INT_X32Y13 INT 1
		(primitive_site TIEOFF_X32Y13 TIEOFF internal 3)
	)
	(tile 73 89 CLBLM_X32Y13 CLBLM 2
		(primitive_site SLICE_X52Y13 SLICEM internal 50)
		(primitive_site SLICE_X53Y13 SLICEL internal 45)
	)
	(tile 73 90 INT_X33Y13 INT 1
		(primitive_site TIEOFF_X33Y13 TIEOFF internal 3)
	)
	(tile 73 91 CLBLL_X33Y13 CLBLL 2
		(primitive_site SLICE_X54Y13 SLICEL internal 45)
		(primitive_site SLICE_X55Y13 SLICEL internal 45)
	)
	(tile 73 92 INT_X34Y13 INT 1
		(primitive_site TIEOFF_X34Y13 TIEOFF internal 3)
	)
	(tile 73 93 CLBLM_X34Y13 CLBLM 2
		(primitive_site SLICE_X56Y13 SLICEM internal 50)
		(primitive_site SLICE_X57Y13 SLICEL internal 45)
	)
	(tile 73 94 INT_X35Y13 INT 1
		(primitive_site TIEOFF_X35Y13 TIEOFF internal 3)
	)
	(tile 73 95 CLBLL_X35Y13 CLBLL 2
		(primitive_site SLICE_X58Y13 SLICEL internal 45)
		(primitive_site SLICE_X59Y13 SLICEL internal 45)
	)
	(tile 73 96 INT_X36Y13 INT 1
		(primitive_site TIEOFF_X36Y13 TIEOFF internal 3)
	)
	(tile 73 97 PCIE_INT_INTERFACE_X36Y13 PCIE_INT_INTERFACE 0
	)
	(tile 73 98 NULL_X98Y15 NULL 0
	)
	(tile 73 99 CFG_VBRK_X36Y13 CFG_VBRK 0
	)
	(tile 73 100 INT_X37Y13 INT 1
		(primitive_site TIEOFF_X37Y13 TIEOFF internal 3)
	)
	(tile 73 101 GTP_INT_INTERFACE_X37Y13 GTP_INT_INTERFACE 0
	)
	(tile 73 102 R_TERM_INT_X37Y13 R_TERM_INT 0
	)
	(tile 73 103 NULL_X103Y15 NULL 0
	)
	(tile 74 0 LIOB_X0Y12 LIOB 2
		(primitive_site U18 IOBS bonded 7)
		(primitive_site T18 IOBM bonded 7)
	)
	(tile 74 1 L_TERM_INT_X0Y12 L_TERM_INT 0
	)
	(tile 74 2 INT_X0Y12 INT 1
		(primitive_site TIEOFF_X0Y12 TIEOFF internal 3)
	)
	(tile 74 3 INT_INTERFACE_X0Y12 INT_INTERFACE 0
	)
	(tile 74 4 IOI_X0Y12 IOI 6
		(primitive_site OLOGIC_X0Y24 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y24 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y24 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y25 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y25 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y25 ILOGIC internal 24)
	)
	(tile 74 5 INT_X1Y12 INT 1
		(primitive_site TIEOFF_X1Y12 TIEOFF internal 3)
	)
	(tile 74 6 CLBLM_X1Y12 CLBLM 2
		(primitive_site SLICE_X0Y12 SLICEM internal 50)
		(primitive_site SLICE_X1Y12 SLICEL internal 45)
	)
	(tile 74 7 INT_X2Y12 INT 1
		(primitive_site TIEOFF_X2Y12 TIEOFF internal 3)
	)
	(tile 74 8 CLBLL_X2Y12 CLBLL 2
		(primitive_site SLICE_X2Y12 SLICEL internal 45)
		(primitive_site SLICE_X3Y12 SLICEL internal 45)
	)
	(tile 74 9 CFG_VBRK_X2Y12 CFG_VBRK 0
	)
	(tile 74 10 INT_X3Y12 INT 1
		(primitive_site TIEOFF_X3Y12 TIEOFF internal 3)
	)
	(tile 74 11 CLBLM_X3Y12 CLBLM 2
		(primitive_site SLICE_X4Y12 SLICEM internal 50)
		(primitive_site SLICE_X5Y12 SLICEL internal 45)
	)
	(tile 74 12 INT_X4Y12 INT 1
		(primitive_site TIEOFF_X4Y12 TIEOFF internal 3)
	)
	(tile 74 13 CLBLL_X4Y12 CLBLL 2
		(primitive_site SLICE_X6Y12 SLICEL internal 45)
		(primitive_site SLICE_X7Y12 SLICEL internal 45)
	)
	(tile 74 14 INT_X5Y12 INT 1
		(primitive_site TIEOFF_X5Y12 TIEOFF internal 3)
	)
	(tile 74 15 INT_INTERFACE_X5Y12 INT_INTERFACE 0
	)
	(tile 74 16 NULL_X16Y14 NULL 0
	)
	(tile 74 17 CFG_VBRK_X5Y12 CFG_VBRK 0
	)
	(tile 74 18 INT_X6Y12 INT 1
		(primitive_site TIEOFF_X6Y12 TIEOFF internal 3)
	)
	(tile 74 19 CLBLM_X6Y12 CLBLM 2
		(primitive_site SLICE_X8Y12 SLICEM internal 50)
		(primitive_site SLICE_X9Y12 SLICEL internal 45)
	)
	(tile 74 20 INT_X7Y12 INT 1
		(primitive_site TIEOFF_X7Y12 TIEOFF internal 3)
	)
	(tile 74 21 CLBLM_X7Y12 CLBLM 2
		(primitive_site SLICE_X10Y12 SLICEM internal 50)
		(primitive_site SLICE_X11Y12 SLICEL internal 45)
	)
	(tile 74 22 INT_X8Y12 INT 1
		(primitive_site TIEOFF_X8Y12 TIEOFF internal 3)
	)
	(tile 74 23 INT_INTERFACE_X8Y12 INT_INTERFACE 0
	)
	(tile 74 24 NULL_X24Y14 NULL 0
	)
	(tile 74 25 CFG_VBRK_X8Y12 CFG_VBRK 0
	)
	(tile 74 26 INT_X9Y12 INT 1
		(primitive_site TIEOFF_X9Y12 TIEOFF internal 3)
	)
	(tile 74 27 CLBLM_X9Y12 CLBLM 2
		(primitive_site SLICE_X12Y12 SLICEM internal 50)
		(primitive_site SLICE_X13Y12 SLICEL internal 45)
	)
	(tile 74 28 INT_X10Y12 INT 1
		(primitive_site TIEOFF_X10Y12 TIEOFF internal 3)
	)
	(tile 74 29 CLBLL_X10Y12 CLBLL 2
		(primitive_site SLICE_X14Y12 SLICEL internal 45)
		(primitive_site SLICE_X15Y12 SLICEL internal 45)
	)
	(tile 74 30 INT_X11Y12 INT 1
		(primitive_site TIEOFF_X11Y12 TIEOFF internal 3)
	)
	(tile 74 31 CLBLM_X11Y12 CLBLM 2
		(primitive_site SLICE_X16Y12 SLICEM internal 50)
		(primitive_site SLICE_X17Y12 SLICEL internal 45)
	)
	(tile 74 32 INT_X12Y12 INT 1
		(primitive_site TIEOFF_X12Y12 TIEOFF internal 3)
	)
	(tile 74 33 CLBLL_X12Y12 CLBLL 2
		(primitive_site SLICE_X18Y12 SLICEL internal 45)
		(primitive_site SLICE_X19Y12 SLICEL internal 45)
	)
	(tile 74 34 CFG_VBRK_X12Y12 CFG_VBRK 0
	)
	(tile 74 35 INT_X13Y12 INT 1
		(primitive_site TIEOFF_X13Y12 TIEOFF internal 3)
	)
	(tile 74 36 CLBLM_X13Y12 CLBLM 2
		(primitive_site SLICE_X20Y12 SLICEM internal 50)
		(primitive_site SLICE_X21Y12 SLICEL internal 45)
	)
	(tile 74 37 INT_X14Y12 INT 1
		(primitive_site TIEOFF_X14Y12 TIEOFF internal 3)
	)
	(tile 74 38 CLBLL_X14Y12 CLBLL 2
		(primitive_site SLICE_X22Y12 SLICEL internal 45)
		(primitive_site SLICE_X23Y12 SLICEL internal 45)
	)
	(tile 74 39 INT_X15Y12 INT 1
		(primitive_site TIEOFF_X15Y12 TIEOFF internal 3)
	)
	(tile 74 40 CLBLM_X15Y12 CLBLM 2
		(primitive_site SLICE_X24Y12 SLICEM internal 50)
		(primitive_site SLICE_X25Y12 SLICEL internal 45)
	)
	(tile 74 41 INT_X16Y12 INT 1
		(primitive_site TIEOFF_X16Y12 TIEOFF internal 3)
	)
	(tile 74 42 CLBLL_X16Y12 CLBLL 2
		(primitive_site SLICE_X26Y12 SLICEL internal 45)
		(primitive_site SLICE_X27Y12 SLICEL internal 45)
	)
	(tile 74 43 CFG_VBRK_X16Y12 CFG_VBRK 0
	)
	(tile 74 44 INT_X17Y12 INT 1
		(primitive_site TIEOFF_X17Y12 TIEOFF internal 3)
	)
	(tile 74 45 INT_INTERFACE_X17Y12 INT_INTERFACE 0
	)
	(tile 74 46 INT_BUFS_L_X17Y12 INT_BUFS_L 0
	)
	(tile 74 47 IOI_X17Y12 IOI 6
		(primitive_site OLOGIC_X1Y24 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y24 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y24 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y25 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y25 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y25 ILOGIC internal 24)
	)
	(tile 74 48 CIOB_X17Y12 CIOB 2
		(primitive_site M8 IOBS bonded 7)
		(primitive_site N8 IOBM bonded 7)
	)
	(tile 74 49 NULL_X49Y14 NULL 0
	)
	(tile 74 50 INT_BUFS_R_X18Y12 INT_BUFS_R 0
	)
	(tile 74 51 INT_X18Y12 INT 1
		(primitive_site TIEOFF_X18Y12 TIEOFF internal 3)
	)
	(tile 74 52 CLBLM_X18Y12 CLBLM 2
		(primitive_site SLICE_X28Y12 SLICEM internal 50)
		(primitive_site SLICE_X29Y12 SLICEL internal 45)
	)
	(tile 74 53 INT_X19Y12 INT 1
		(primitive_site TIEOFF_X19Y12 TIEOFF internal 3)
	)
	(tile 74 54 CLBLL_X19Y12 CLBLL 2
		(primitive_site SLICE_X30Y12 SLICEL internal 45)
		(primitive_site SLICE_X31Y12 SLICEL internal 45)
	)
	(tile 74 55 INT_X20Y12 INT 1
		(primitive_site TIEOFF_X20Y12 TIEOFF internal 3)
	)
	(tile 74 56 CLBLM_X20Y12 CLBLM 2
		(primitive_site SLICE_X32Y12 SLICEM internal 50)
		(primitive_site SLICE_X33Y12 SLICEL internal 45)
	)
	(tile 74 57 INT_X21Y12 INT 1
		(primitive_site TIEOFF_X21Y12 TIEOFF internal 3)
	)
	(tile 74 58 CLBLL_X21Y12 CLBLL 2
		(primitive_site SLICE_X34Y12 SLICEL internal 45)
		(primitive_site SLICE_X35Y12 SLICEL internal 45)
	)
	(tile 74 59 CFG_VBRK_X21Y12 CFG_VBRK 0
	)
	(tile 74 60 INT_X22Y12 INT 1
		(primitive_site TIEOFF_X22Y12 TIEOFF internal 3)
	)
	(tile 74 61 CLBLM_X22Y12 CLBLM 2
		(primitive_site SLICE_X36Y12 SLICEM internal 50)
		(primitive_site SLICE_X37Y12 SLICEL internal 45)
	)
	(tile 74 62 INT_X23Y12 INT 1
		(primitive_site TIEOFF_X23Y12 TIEOFF internal 3)
	)
	(tile 74 63 CLBLL_X23Y12 CLBLL 2
		(primitive_site SLICE_X38Y12 SLICEL internal 45)
		(primitive_site SLICE_X39Y12 SLICEL internal 45)
	)
	(tile 74 64 INT_X24Y12 INT 1
		(primitive_site TIEOFF_X24Y12 TIEOFF internal 3)
	)
	(tile 74 65 CLBLM_X24Y12 CLBLM 2
		(primitive_site SLICE_X40Y12 SLICEM internal 50)
		(primitive_site SLICE_X41Y12 SLICEL internal 45)
	)
	(tile 74 66 INT_X25Y12 INT 1
		(primitive_site TIEOFF_X25Y12 TIEOFF internal 3)
	)
	(tile 74 67 CLBLL_X25Y12 CLBLL 2
		(primitive_site SLICE_X42Y12 SLICEL internal 45)
		(primitive_site SLICE_X43Y12 SLICEL internal 45)
	)
	(tile 74 68 CFG_VBRK_X25Y12 CFG_VBRK 0
	)
	(tile 74 69 INT_X26Y12 INT 1
		(primitive_site TIEOFF_X26Y12 TIEOFF internal 3)
	)
	(tile 74 70 INT_INTERFACE_X26Y12 INT_INTERFACE 0
	)
	(tile 74 71 NULL_X71Y14 NULL 0
	)
	(tile 74 72 INT_X27Y12 INT 1
		(primitive_site TIEOFF_X27Y12 TIEOFF internal 3)
	)
	(tile 74 73 CLBLM_X27Y12 CLBLM 2
		(primitive_site SLICE_X44Y12 SLICEM internal 50)
		(primitive_site SLICE_X45Y12 SLICEL internal 45)
	)
	(tile 74 74 INT_X28Y12 INT 1
		(primitive_site TIEOFF_X28Y12 TIEOFF internal 3)
	)
	(tile 74 75 CLBLL_X28Y12 CLBLL 2
		(primitive_site SLICE_X46Y12 SLICEL internal 45)
		(primitive_site SLICE_X47Y12 SLICEL internal 45)
	)
	(tile 74 76 INT_X29Y12 INT 1
		(primitive_site TIEOFF_X29Y12 TIEOFF internal 3)
	)
	(tile 74 77 CLBLM_X29Y12 CLBLM 2
		(primitive_site SLICE_X48Y12 SLICEM internal 50)
		(primitive_site SLICE_X49Y12 SLICEL internal 45)
	)
	(tile 74 78 INT_X30Y12 INT 1
		(primitive_site TIEOFF_X30Y12 TIEOFF internal 3)
	)
	(tile 74 79 CLBLL_X30Y12 CLBLL 2
		(primitive_site SLICE_X50Y12 SLICEL internal 45)
		(primitive_site SLICE_X51Y12 SLICEL internal 45)
	)
	(tile 74 80 CFG_VBRK_X30Y12 CFG_VBRK 0
	)
	(tile 74 81 INT_X31Y12 INT 1
		(primitive_site TIEOFF_X31Y12 TIEOFF internal 3)
	)
	(tile 74 82 INT_INTERFACE_X31Y12 INT_INTERFACE 0
	)
	(tile 74 83 INT_BUFS_L_X31Y12 INT_BUFS_L 0
	)
	(tile 74 84 IOI_X31Y12 IOI 6
		(primitive_site OLOGIC_X2Y24 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y24 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y24 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y25 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y25 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y25 ILOGIC internal 24)
	)
	(tile 74 85 RIOB_X31Y12 RIOB 2
		(primitive_site IOB_X2Y24 IOBS unbonded 7)
		(primitive_site IOB_X2Y25 IOBM unbonded 7)
	)
	(tile 74 86 INT_BUFS_R_X32Y12 INT_BUFS_R 0
	)
	(tile 74 87 CFG_VBRK_X32Y12 CFG_VBRK 0
	)
	(tile 74 88 INT_X32Y12 INT 1
		(primitive_site TIEOFF_X32Y12 TIEOFF internal 3)
	)
	(tile 74 89 CLBLM_X32Y12 CLBLM 2
		(primitive_site SLICE_X52Y12 SLICEM internal 50)
		(primitive_site SLICE_X53Y12 SLICEL internal 45)
	)
	(tile 74 90 INT_X33Y12 INT 1
		(primitive_site TIEOFF_X33Y12 TIEOFF internal 3)
	)
	(tile 74 91 CLBLL_X33Y12 CLBLL 2
		(primitive_site SLICE_X54Y12 SLICEL internal 45)
		(primitive_site SLICE_X55Y12 SLICEL internal 45)
	)
	(tile 74 92 INT_X34Y12 INT 1
		(primitive_site TIEOFF_X34Y12 TIEOFF internal 3)
	)
	(tile 74 93 CLBLM_X34Y12 CLBLM 2
		(primitive_site SLICE_X56Y12 SLICEM internal 50)
		(primitive_site SLICE_X57Y12 SLICEL internal 45)
	)
	(tile 74 94 INT_X35Y12 INT 1
		(primitive_site TIEOFF_X35Y12 TIEOFF internal 3)
	)
	(tile 74 95 CLBLL_X35Y12 CLBLL 2
		(primitive_site SLICE_X58Y12 SLICEL internal 45)
		(primitive_site SLICE_X59Y12 SLICEL internal 45)
	)
	(tile 74 96 INT_X36Y12 INT 1
		(primitive_site TIEOFF_X36Y12 TIEOFF internal 3)
	)
	(tile 74 97 PCIE_INT_INTERFACE_X36Y12 PCIE_INT_INTERFACE 0
	)
	(tile 74 98 NULL_X98Y14 NULL 0
	)
	(tile 74 99 CFG_VBRK_X36Y12 CFG_VBRK 0
	)
	(tile 74 100 INT_X37Y12 INT 1
		(primitive_site TIEOFF_X37Y12 TIEOFF internal 3)
	)
	(tile 74 101 GTP_INT_INTERFACE_X37Y12 GTP_INT_INTERFACE 0
	)
	(tile 74 102 R_TERM_INT_X37Y12 R_TERM_INT 0
	)
	(tile 74 103 NULL_X103Y14 NULL 0
	)
	(tile 75 0 LIOB_X0Y11 LIOB 2
		(primitive_site N10 IOBS bonded 7)
		(primitive_site P10 IOBM bonded 7)
	)
	(tile 75 1 L_TERM_INT_X0Y11 L_TERM_INT 0
	)
	(tile 75 2 INT_X0Y11 INT 1
		(primitive_site TIEOFF_X0Y11 TIEOFF internal 3)
	)
	(tile 75 3 INT_INTERFACE_X0Y11 INT_INTERFACE 0
	)
	(tile 75 4 IOI_X0Y11 IOI 6
		(primitive_site OLOGIC_X0Y22 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y22 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y22 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y23 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y23 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y23 ILOGIC internal 24)
	)
	(tile 75 5 INT_X1Y11 INT 1
		(primitive_site TIEOFF_X1Y11 TIEOFF internal 3)
	)
	(tile 75 6 CLBLM_X1Y11 CLBLM 2
		(primitive_site SLICE_X0Y11 SLICEM internal 50)
		(primitive_site SLICE_X1Y11 SLICEL internal 45)
	)
	(tile 75 7 INT_X2Y11 INT 1
		(primitive_site TIEOFF_X2Y11 TIEOFF internal 3)
	)
	(tile 75 8 CLBLL_X2Y11 CLBLL 2
		(primitive_site SLICE_X2Y11 SLICEL internal 45)
		(primitive_site SLICE_X3Y11 SLICEL internal 45)
	)
	(tile 75 9 CFG_VBRK_X2Y11 CFG_VBRK 0
	)
	(tile 75 10 INT_X3Y11 INT 1
		(primitive_site TIEOFF_X3Y11 TIEOFF internal 3)
	)
	(tile 75 11 CLBLM_X3Y11 CLBLM 2
		(primitive_site SLICE_X4Y11 SLICEM internal 50)
		(primitive_site SLICE_X5Y11 SLICEL internal 45)
	)
	(tile 75 12 INT_X4Y11 INT 1
		(primitive_site TIEOFF_X4Y11 TIEOFF internal 3)
	)
	(tile 75 13 CLBLL_X4Y11 CLBLL 2
		(primitive_site SLICE_X6Y11 SLICEL internal 45)
		(primitive_site SLICE_X7Y11 SLICEL internal 45)
	)
	(tile 75 14 INT_X5Y11 INT 1
		(primitive_site TIEOFF_X5Y11 TIEOFF internal 3)
	)
	(tile 75 15 INT_INTERFACE_X5Y11 INT_INTERFACE 0
	)
	(tile 75 16 NULL_X16Y13 NULL 0
	)
	(tile 75 17 CFG_VBRK_X5Y11 CFG_VBRK 0
	)
	(tile 75 18 INT_X6Y11 INT 1
		(primitive_site TIEOFF_X6Y11 TIEOFF internal 3)
	)
	(tile 75 19 CLBLM_X6Y11 CLBLM 2
		(primitive_site SLICE_X8Y11 SLICEM internal 50)
		(primitive_site SLICE_X9Y11 SLICEL internal 45)
	)
	(tile 75 20 INT_X7Y11 INT 1
		(primitive_site TIEOFF_X7Y11 TIEOFF internal 3)
	)
	(tile 75 21 CLBLM_X7Y11 CLBLM 2
		(primitive_site SLICE_X10Y11 SLICEM internal 50)
		(primitive_site SLICE_X11Y11 SLICEL internal 45)
	)
	(tile 75 22 INT_X8Y11 INT 1
		(primitive_site TIEOFF_X8Y11 TIEOFF internal 3)
	)
	(tile 75 23 INT_INTERFACE_X8Y11 INT_INTERFACE 0
	)
	(tile 75 24 NULL_X24Y13 NULL 0
	)
	(tile 75 25 CFG_VBRK_X8Y11 CFG_VBRK 0
	)
	(tile 75 26 INT_X9Y11 INT 1
		(primitive_site TIEOFF_X9Y11 TIEOFF internal 3)
	)
	(tile 75 27 CLBLM_X9Y11 CLBLM 2
		(primitive_site SLICE_X12Y11 SLICEM internal 50)
		(primitive_site SLICE_X13Y11 SLICEL internal 45)
	)
	(tile 75 28 INT_X10Y11 INT 1
		(primitive_site TIEOFF_X10Y11 TIEOFF internal 3)
	)
	(tile 75 29 CLBLL_X10Y11 CLBLL 2
		(primitive_site SLICE_X14Y11 SLICEL internal 45)
		(primitive_site SLICE_X15Y11 SLICEL internal 45)
	)
	(tile 75 30 INT_X11Y11 INT 1
		(primitive_site TIEOFF_X11Y11 TIEOFF internal 3)
	)
	(tile 75 31 CLBLM_X11Y11 CLBLM 2
		(primitive_site SLICE_X16Y11 SLICEM internal 50)
		(primitive_site SLICE_X17Y11 SLICEL internal 45)
	)
	(tile 75 32 INT_X12Y11 INT 1
		(primitive_site TIEOFF_X12Y11 TIEOFF internal 3)
	)
	(tile 75 33 CLBLL_X12Y11 CLBLL 2
		(primitive_site SLICE_X18Y11 SLICEL internal 45)
		(primitive_site SLICE_X19Y11 SLICEL internal 45)
	)
	(tile 75 34 CFG_VBRK_X12Y11 CFG_VBRK 0
	)
	(tile 75 35 INT_X13Y11 INT 1
		(primitive_site TIEOFF_X13Y11 TIEOFF internal 3)
	)
	(tile 75 36 CLBLM_X13Y11 CLBLM 2
		(primitive_site SLICE_X20Y11 SLICEM internal 50)
		(primitive_site SLICE_X21Y11 SLICEL internal 45)
	)
	(tile 75 37 INT_X14Y11 INT 1
		(primitive_site TIEOFF_X14Y11 TIEOFF internal 3)
	)
	(tile 75 38 CLBLL_X14Y11 CLBLL 2
		(primitive_site SLICE_X22Y11 SLICEL internal 45)
		(primitive_site SLICE_X23Y11 SLICEL internal 45)
	)
	(tile 75 39 INT_X15Y11 INT 1
		(primitive_site TIEOFF_X15Y11 TIEOFF internal 3)
	)
	(tile 75 40 CLBLM_X15Y11 CLBLM 2
		(primitive_site SLICE_X24Y11 SLICEM internal 50)
		(primitive_site SLICE_X25Y11 SLICEL internal 45)
	)
	(tile 75 41 INT_X16Y11 INT 1
		(primitive_site TIEOFF_X16Y11 TIEOFF internal 3)
	)
	(tile 75 42 CLBLL_X16Y11 CLBLL 2
		(primitive_site SLICE_X26Y11 SLICEL internal 45)
		(primitive_site SLICE_X27Y11 SLICEL internal 45)
	)
	(tile 75 43 CFG_VBRK_X16Y11 CFG_VBRK 0
	)
	(tile 75 44 INT_X17Y11 INT 1
		(primitive_site TIEOFF_X17Y11 TIEOFF internal 3)
	)
	(tile 75 45 INT_INTERFACE_X17Y11 INT_INTERFACE 0
	)
	(tile 75 46 INT_BUFS_L_X17Y11 INT_BUFS_L 0
	)
	(tile 75 47 IOI_X17Y11 IOI 6
		(primitive_site OLOGIC_X1Y22 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y22 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y22 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y23 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y23 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y23 ILOGIC internal 24)
	)
	(tile 75 48 CIOB_X17Y11 CIOB 2
		(primitive_site R7 IOBS bonded 7)
		(primitive_site T7 IOBM bonded 7)
	)
	(tile 75 49 NULL_X49Y13 NULL 0
	)
	(tile 75 50 INT_BUFS_R_X18Y11 INT_BUFS_R 0
	)
	(tile 75 51 INT_X18Y11 INT 1
		(primitive_site TIEOFF_X18Y11 TIEOFF internal 3)
	)
	(tile 75 52 CLBLM_X18Y11 CLBLM 2
		(primitive_site SLICE_X28Y11 SLICEM internal 50)
		(primitive_site SLICE_X29Y11 SLICEL internal 45)
	)
	(tile 75 53 INT_X19Y11 INT 1
		(primitive_site TIEOFF_X19Y11 TIEOFF internal 3)
	)
	(tile 75 54 CLBLL_X19Y11 CLBLL 2
		(primitive_site SLICE_X30Y11 SLICEL internal 45)
		(primitive_site SLICE_X31Y11 SLICEL internal 45)
	)
	(tile 75 55 INT_X20Y11 INT 1
		(primitive_site TIEOFF_X20Y11 TIEOFF internal 3)
	)
	(tile 75 56 CLBLM_X20Y11 CLBLM 2
		(primitive_site SLICE_X32Y11 SLICEM internal 50)
		(primitive_site SLICE_X33Y11 SLICEL internal 45)
	)
	(tile 75 57 INT_X21Y11 INT 1
		(primitive_site TIEOFF_X21Y11 TIEOFF internal 3)
	)
	(tile 75 58 CLBLL_X21Y11 CLBLL 2
		(primitive_site SLICE_X34Y11 SLICEL internal 45)
		(primitive_site SLICE_X35Y11 SLICEL internal 45)
	)
	(tile 75 59 CFG_VBRK_X21Y11 CFG_VBRK 0
	)
	(tile 75 60 INT_X22Y11 INT 1
		(primitive_site TIEOFF_X22Y11 TIEOFF internal 3)
	)
	(tile 75 61 CLBLM_X22Y11 CLBLM 2
		(primitive_site SLICE_X36Y11 SLICEM internal 50)
		(primitive_site SLICE_X37Y11 SLICEL internal 45)
	)
	(tile 75 62 INT_X23Y11 INT 1
		(primitive_site TIEOFF_X23Y11 TIEOFF internal 3)
	)
	(tile 75 63 CLBLL_X23Y11 CLBLL 2
		(primitive_site SLICE_X38Y11 SLICEL internal 45)
		(primitive_site SLICE_X39Y11 SLICEL internal 45)
	)
	(tile 75 64 INT_X24Y11 INT 1
		(primitive_site TIEOFF_X24Y11 TIEOFF internal 3)
	)
	(tile 75 65 CLBLM_X24Y11 CLBLM 2
		(primitive_site SLICE_X40Y11 SLICEM internal 50)
		(primitive_site SLICE_X41Y11 SLICEL internal 45)
	)
	(tile 75 66 INT_X25Y11 INT 1
		(primitive_site TIEOFF_X25Y11 TIEOFF internal 3)
	)
	(tile 75 67 CLBLL_X25Y11 CLBLL 2
		(primitive_site SLICE_X42Y11 SLICEL internal 45)
		(primitive_site SLICE_X43Y11 SLICEL internal 45)
	)
	(tile 75 68 CFG_VBRK_X25Y11 CFG_VBRK 0
	)
	(tile 75 69 INT_X26Y11 INT 1
		(primitive_site TIEOFF_X26Y11 TIEOFF internal 3)
	)
	(tile 75 70 INT_INTERFACE_X26Y11 INT_INTERFACE 0
	)
	(tile 75 71 NULL_X71Y13 NULL 0
	)
	(tile 75 72 INT_X27Y11 INT 1
		(primitive_site TIEOFF_X27Y11 TIEOFF internal 3)
	)
	(tile 75 73 CLBLM_X27Y11 CLBLM 2
		(primitive_site SLICE_X44Y11 SLICEM internal 50)
		(primitive_site SLICE_X45Y11 SLICEL internal 45)
	)
	(tile 75 74 INT_X28Y11 INT 1
		(primitive_site TIEOFF_X28Y11 TIEOFF internal 3)
	)
	(tile 75 75 CLBLL_X28Y11 CLBLL 2
		(primitive_site SLICE_X46Y11 SLICEL internal 45)
		(primitive_site SLICE_X47Y11 SLICEL internal 45)
	)
	(tile 75 76 INT_X29Y11 INT 1
		(primitive_site TIEOFF_X29Y11 TIEOFF internal 3)
	)
	(tile 75 77 CLBLM_X29Y11 CLBLM 2
		(primitive_site SLICE_X48Y11 SLICEM internal 50)
		(primitive_site SLICE_X49Y11 SLICEL internal 45)
	)
	(tile 75 78 INT_X30Y11 INT 1
		(primitive_site TIEOFF_X30Y11 TIEOFF internal 3)
	)
	(tile 75 79 CLBLL_X30Y11 CLBLL 2
		(primitive_site SLICE_X50Y11 SLICEL internal 45)
		(primitive_site SLICE_X51Y11 SLICEL internal 45)
	)
	(tile 75 80 CFG_VBRK_X30Y11 CFG_VBRK 0
	)
	(tile 75 81 INT_X31Y11 INT 1
		(primitive_site TIEOFF_X31Y11 TIEOFF internal 3)
	)
	(tile 75 82 INT_INTERFACE_X31Y11 INT_INTERFACE 0
	)
	(tile 75 83 INT_BUFS_L_X31Y11 INT_BUFS_L 0
	)
	(tile 75 84 IOI_X31Y11 IOI 6
		(primitive_site OLOGIC_X2Y22 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y22 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y22 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y23 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y23 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y23 ILOGIC internal 24)
	)
	(tile 75 85 RIOB_X31Y11 RIOB 2
		(primitive_site IOB_X2Y22 IOBS unbonded 7)
		(primitive_site IOB_X2Y23 IOBM unbonded 7)
	)
	(tile 75 86 INT_BUFS_R_X32Y11 INT_BUFS_R 0
	)
	(tile 75 87 CFG_VBRK_X32Y11 CFG_VBRK 0
	)
	(tile 75 88 INT_X32Y11 INT 1
		(primitive_site TIEOFF_X32Y11 TIEOFF internal 3)
	)
	(tile 75 89 CLBLM_X32Y11 CLBLM 2
		(primitive_site SLICE_X52Y11 SLICEM internal 50)
		(primitive_site SLICE_X53Y11 SLICEL internal 45)
	)
	(tile 75 90 INT_X33Y11 INT 1
		(primitive_site TIEOFF_X33Y11 TIEOFF internal 3)
	)
	(tile 75 91 CLBLL_X33Y11 CLBLL 2
		(primitive_site SLICE_X54Y11 SLICEL internal 45)
		(primitive_site SLICE_X55Y11 SLICEL internal 45)
	)
	(tile 75 92 INT_X34Y11 INT 1
		(primitive_site TIEOFF_X34Y11 TIEOFF internal 3)
	)
	(tile 75 93 CLBLM_X34Y11 CLBLM 2
		(primitive_site SLICE_X56Y11 SLICEM internal 50)
		(primitive_site SLICE_X57Y11 SLICEL internal 45)
	)
	(tile 75 94 INT_X35Y11 INT 1
		(primitive_site TIEOFF_X35Y11 TIEOFF internal 3)
	)
	(tile 75 95 CLBLL_X35Y11 CLBLL 2
		(primitive_site SLICE_X58Y11 SLICEL internal 45)
		(primitive_site SLICE_X59Y11 SLICEL internal 45)
	)
	(tile 75 96 INT_X36Y11 INT 1
		(primitive_site TIEOFF_X36Y11 TIEOFF internal 3)
	)
	(tile 75 97 PCIE_INT_INTERFACE_X36Y11 PCIE_INT_INTERFACE 0
	)
	(tile 75 98 NULL_X98Y13 NULL 0
	)
	(tile 75 99 CFG_VBRK_X36Y11 CFG_VBRK 0
	)
	(tile 75 100 INT_X37Y11 INT 1
		(primitive_site TIEOFF_X37Y11 TIEOFF internal 3)
	)
	(tile 75 101 GTP_INT_INTERFACE_X37Y11 GTP_INT_INTERFACE 0
	)
	(tile 75 102 R_TERM_INT_X37Y11 R_TERM_INT 0
	)
	(tile 75 103 NULL_X103Y13 NULL 0
	)
	(tile 76 0 LIOB_X0Y10 LIOB 2
		(primitive_site U15 IOBS bonded 7)
		(primitive_site U16 IOBM bonded 7)
	)
	(tile 76 1 L_TERM_INT_X0Y10 L_TERM_INT 0
	)
	(tile 76 2 INT_X0Y10 INT 1
		(primitive_site TIEOFF_X0Y10 TIEOFF internal 3)
	)
	(tile 76 3 INT_INTERFACE_X0Y10 INT_INTERFACE 0
	)
	(tile 76 4 IOI_X0Y10 IOI 6
		(primitive_site OLOGIC_X0Y20 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y20 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y20 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y21 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y21 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y21 ILOGIC internal 24)
	)
	(tile 76 5 INT_X1Y10 INT 1
		(primitive_site TIEOFF_X1Y10 TIEOFF internal 3)
	)
	(tile 76 6 CLBLM_X1Y10 CLBLM 2
		(primitive_site SLICE_X0Y10 SLICEM internal 50)
		(primitive_site SLICE_X1Y10 SLICEL internal 45)
	)
	(tile 76 7 INT_X2Y10 INT 1
		(primitive_site TIEOFF_X2Y10 TIEOFF internal 3)
	)
	(tile 76 8 CLBLL_X2Y10 CLBLL 2
		(primitive_site SLICE_X2Y10 SLICEL internal 45)
		(primitive_site SLICE_X3Y10 SLICEL internal 45)
	)
	(tile 76 9 CFG_VBRK_X2Y10 CFG_VBRK 0
	)
	(tile 76 10 INT_X3Y10 INT 1
		(primitive_site TIEOFF_X3Y10 TIEOFF internal 3)
	)
	(tile 76 11 CLBLM_X3Y10 CLBLM 2
		(primitive_site SLICE_X4Y10 SLICEM internal 50)
		(primitive_site SLICE_X5Y10 SLICEL internal 45)
	)
	(tile 76 12 INT_X4Y10 INT 1
		(primitive_site TIEOFF_X4Y10 TIEOFF internal 3)
	)
	(tile 76 13 CLBLL_X4Y10 CLBLL 2
		(primitive_site SLICE_X6Y10 SLICEL internal 45)
		(primitive_site SLICE_X7Y10 SLICEL internal 45)
	)
	(tile 76 14 INT_X5Y10 INT 1
		(primitive_site TIEOFF_X5Y10 TIEOFF internal 3)
	)
	(tile 76 15 INT_INTERFACE_X5Y10 INT_INTERFACE 0
	)
	(tile 76 16 BRAM_X5Y10 BRAM 1
		(primitive_site RAMB36_X0Y2 RAMBFIFO36 internal 343)
	)
	(tile 76 17 CFG_VBRK_X5Y10 CFG_VBRK 0
	)
	(tile 76 18 INT_X6Y10 INT 1
		(primitive_site TIEOFF_X6Y10 TIEOFF internal 3)
	)
	(tile 76 19 CLBLM_X6Y10 CLBLM 2
		(primitive_site SLICE_X8Y10 SLICEM internal 50)
		(primitive_site SLICE_X9Y10 SLICEL internal 45)
	)
	(tile 76 20 INT_X7Y10 INT 1
		(primitive_site TIEOFF_X7Y10 TIEOFF internal 3)
	)
	(tile 76 21 CLBLM_X7Y10 CLBLM 2
		(primitive_site SLICE_X10Y10 SLICEM internal 50)
		(primitive_site SLICE_X11Y10 SLICEL internal 45)
	)
	(tile 76 22 INT_X8Y10 INT 1
		(primitive_site TIEOFF_X8Y10 TIEOFF internal 3)
	)
	(tile 76 23 INT_INTERFACE_X8Y10 INT_INTERFACE 0
	)
	(tile 76 24 DSP_X8Y10 DSP 2
		(primitive_site DSP48_X0Y4 DSP48E internal 390)
		(primitive_site DSP48_X0Y5 DSP48E internal 390)
	)
	(tile 76 25 CFG_VBRK_X8Y10 CFG_VBRK 0
	)
	(tile 76 26 INT_X9Y10 INT 1
		(primitive_site TIEOFF_X9Y10 TIEOFF internal 3)
	)
	(tile 76 27 CLBLM_X9Y10 CLBLM 2
		(primitive_site SLICE_X12Y10 SLICEM internal 50)
		(primitive_site SLICE_X13Y10 SLICEL internal 45)
	)
	(tile 76 28 INT_X10Y10 INT 1
		(primitive_site TIEOFF_X10Y10 TIEOFF internal 3)
	)
	(tile 76 29 CLBLL_X10Y10 CLBLL 2
		(primitive_site SLICE_X14Y10 SLICEL internal 45)
		(primitive_site SLICE_X15Y10 SLICEL internal 45)
	)
	(tile 76 30 INT_X11Y10 INT 1
		(primitive_site TIEOFF_X11Y10 TIEOFF internal 3)
	)
	(tile 76 31 CLBLM_X11Y10 CLBLM 2
		(primitive_site SLICE_X16Y10 SLICEM internal 50)
		(primitive_site SLICE_X17Y10 SLICEL internal 45)
	)
	(tile 76 32 INT_X12Y10 INT 1
		(primitive_site TIEOFF_X12Y10 TIEOFF internal 3)
	)
	(tile 76 33 CLBLL_X12Y10 CLBLL 2
		(primitive_site SLICE_X18Y10 SLICEL internal 45)
		(primitive_site SLICE_X19Y10 SLICEL internal 45)
	)
	(tile 76 34 CFG_VBRK_X12Y10 CFG_VBRK 0
	)
	(tile 76 35 INT_X13Y10 INT 1
		(primitive_site TIEOFF_X13Y10 TIEOFF internal 3)
	)
	(tile 76 36 CLBLM_X13Y10 CLBLM 2
		(primitive_site SLICE_X20Y10 SLICEM internal 50)
		(primitive_site SLICE_X21Y10 SLICEL internal 45)
	)
	(tile 76 37 INT_X14Y10 INT 1
		(primitive_site TIEOFF_X14Y10 TIEOFF internal 3)
	)
	(tile 76 38 CLBLL_X14Y10 CLBLL 2
		(primitive_site SLICE_X22Y10 SLICEL internal 45)
		(primitive_site SLICE_X23Y10 SLICEL internal 45)
	)
	(tile 76 39 INT_X15Y10 INT 1
		(primitive_site TIEOFF_X15Y10 TIEOFF internal 3)
	)
	(tile 76 40 CLBLM_X15Y10 CLBLM 2
		(primitive_site SLICE_X24Y10 SLICEM internal 50)
		(primitive_site SLICE_X25Y10 SLICEL internal 45)
	)
	(tile 76 41 INT_X16Y10 INT 1
		(primitive_site TIEOFF_X16Y10 TIEOFF internal 3)
	)
	(tile 76 42 CLBLL_X16Y10 CLBLL 2
		(primitive_site SLICE_X26Y10 SLICEL internal 45)
		(primitive_site SLICE_X27Y10 SLICEL internal 45)
	)
	(tile 76 43 CFG_VBRK_X16Y10 CFG_VBRK 0
	)
	(tile 76 44 INT_X17Y10 INT 1
		(primitive_site TIEOFF_X17Y10 TIEOFF internal 3)
	)
	(tile 76 45 INT_INTERFACE_X17Y10 INT_INTERFACE 0
	)
	(tile 76 46 INT_BUFS_L_X17Y10 INT_BUFS_L 0
	)
	(tile 76 47 IOI_X17Y10 IOI 6
		(primitive_site OLOGIC_X1Y20 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y20 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y20 ILOGIC internal 24)
		(primitive_site OLOGIC_X1Y21 OLOGIC internal 22)
		(primitive_site IODELAY_X1Y21 IODELAY internal 9)
		(primitive_site ILOGIC_X1Y21 ILOGIC internal 24)
	)
	(tile 76 48 CIOB_X17Y10 CIOB 2
		(primitive_site P7 IOBS bonded 7)
		(primitive_site P8 IOBM bonded 7)
	)
	(tile 76 49 CLK_IOB_B_X17Y10 CLK_IOB_B 0
	)
	(tile 76 50 INT_BUFS_R_X18Y10 INT_BUFS_R 0
	)
	(tile 76 51 INT_X18Y10 INT 1
		(primitive_site TIEOFF_X18Y10 TIEOFF internal 3)
	)
	(tile 76 52 CLBLM_X18Y10 CLBLM 2
		(primitive_site SLICE_X28Y10 SLICEM internal 50)
		(primitive_site SLICE_X29Y10 SLICEL internal 45)
	)
	(tile 76 53 INT_X19Y10 INT 1
		(primitive_site TIEOFF_X19Y10 TIEOFF internal 3)
	)
	(tile 76 54 CLBLL_X19Y10 CLBLL 2
		(primitive_site SLICE_X30Y10 SLICEL internal 45)
		(primitive_site SLICE_X31Y10 SLICEL internal 45)
	)
	(tile 76 55 INT_X20Y10 INT 1
		(primitive_site TIEOFF_X20Y10 TIEOFF internal 3)
	)
	(tile 76 56 CLBLM_X20Y10 CLBLM 2
		(primitive_site SLICE_X32Y10 SLICEM internal 50)
		(primitive_site SLICE_X33Y10 SLICEL internal 45)
	)
	(tile 76 57 INT_X21Y10 INT 1
		(primitive_site TIEOFF_X21Y10 TIEOFF internal 3)
	)
	(tile 76 58 CLBLL_X21Y10 CLBLL 2
		(primitive_site SLICE_X34Y10 SLICEL internal 45)
		(primitive_site SLICE_X35Y10 SLICEL internal 45)
	)
	(tile 76 59 CFG_VBRK_X21Y10 CFG_VBRK 0
	)
	(tile 76 60 INT_X22Y10 INT 1
		(primitive_site TIEOFF_X22Y10 TIEOFF internal 3)
	)
	(tile 76 61 CLBLM_X22Y10 CLBLM 2
		(primitive_site SLICE_X36Y10 SLICEM internal 50)
		(primitive_site SLICE_X37Y10 SLICEL internal 45)
	)
	(tile 76 62 INT_X23Y10 INT 1
		(primitive_site TIEOFF_X23Y10 TIEOFF internal 3)
	)
	(tile 76 63 CLBLL_X23Y10 CLBLL 2
		(primitive_site SLICE_X38Y10 SLICEL internal 45)
		(primitive_site SLICE_X39Y10 SLICEL internal 45)
	)
	(tile 76 64 INT_X24Y10 INT 1
		(primitive_site TIEOFF_X24Y10 TIEOFF internal 3)
	)
	(tile 76 65 CLBLM_X24Y10 CLBLM 2
		(primitive_site SLICE_X40Y10 SLICEM internal 50)
		(primitive_site SLICE_X41Y10 SLICEL internal 45)
	)
	(tile 76 66 INT_X25Y10 INT 1
		(primitive_site TIEOFF_X25Y10 TIEOFF internal 3)
	)
	(tile 76 67 CLBLL_X25Y10 CLBLL 2
		(primitive_site SLICE_X42Y10 SLICEL internal 45)
		(primitive_site SLICE_X43Y10 SLICEL internal 45)
	)
	(tile 76 68 CFG_VBRK_X25Y10 CFG_VBRK 0
	)
	(tile 76 69 INT_X26Y10 INT 1
		(primitive_site TIEOFF_X26Y10 TIEOFF internal 3)
	)
	(tile 76 70 INT_INTERFACE_X26Y10 INT_INTERFACE 0
	)
	(tile 76 71 BRAM_X26Y10 BRAM 1
		(primitive_site RAMB36_X1Y2 RAMBFIFO36 internal 343)
	)
	(tile 76 72 INT_X27Y10 INT 1
		(primitive_site TIEOFF_X27Y10 TIEOFF internal 3)
	)
	(tile 76 73 CLBLM_X27Y10 CLBLM 2
		(primitive_site SLICE_X44Y10 SLICEM internal 50)
		(primitive_site SLICE_X45Y10 SLICEL internal 45)
	)
	(tile 76 74 INT_X28Y10 INT 1
		(primitive_site TIEOFF_X28Y10 TIEOFF internal 3)
	)
	(tile 76 75 CLBLL_X28Y10 CLBLL 2
		(primitive_site SLICE_X46Y10 SLICEL internal 45)
		(primitive_site SLICE_X47Y10 SLICEL internal 45)
	)
	(tile 76 76 INT_X29Y10 INT 1
		(primitive_site TIEOFF_X29Y10 TIEOFF internal 3)
	)
	(tile 76 77 CLBLM_X29Y10 CLBLM 2
		(primitive_site SLICE_X48Y10 SLICEM internal 50)
		(primitive_site SLICE_X49Y10 SLICEL internal 45)
	)
	(tile 76 78 INT_X30Y10 INT 1
		(primitive_site TIEOFF_X30Y10 TIEOFF internal 3)
	)
	(tile 76 79 CLBLL_X30Y10 CLBLL 2
		(primitive_site SLICE_X50Y10 SLICEL internal 45)
		(primitive_site SLICE_X51Y10 SLICEL internal 45)
	)
	(tile 76 80 CFG_VBRK_X30Y10 CFG_VBRK 0
	)
	(tile 76 81 INT_X31Y10 INT 1
		(primitive_site TIEOFF_X31Y10 TIEOFF internal 3)
	)
	(tile 76 82 INT_INTERFACE_X31Y10 INT_INTERFACE 0
	)
	(tile 76 83 INT_BUFS_L_X31Y10 INT_BUFS_L 0
	)
	(tile 76 84 IOI_X31Y10 IOI 6
		(primitive_site OLOGIC_X2Y20 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y20 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y20 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y21 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y21 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y21 ILOGIC internal 24)
	)
	(tile 76 85 RIOB_X31Y10 RIOB 2
		(primitive_site IOB_X2Y20 IOBS unbonded 7)
		(primitive_site IOB_X2Y21 IOBM unbonded 7)
	)
	(tile 76 86 INT_BUFS_R_X32Y10 INT_BUFS_R 0
	)
	(tile 76 87 CFG_VBRK_X32Y10 CFG_VBRK 0
	)
	(tile 76 88 INT_X32Y10 INT 1
		(primitive_site TIEOFF_X32Y10 TIEOFF internal 3)
	)
	(tile 76 89 CLBLM_X32Y10 CLBLM 2
		(primitive_site SLICE_X52Y10 SLICEM internal 50)
		(primitive_site SLICE_X53Y10 SLICEL internal 45)
	)
	(tile 76 90 INT_X33Y10 INT 1
		(primitive_site TIEOFF_X33Y10 TIEOFF internal 3)
	)
	(tile 76 91 CLBLL_X33Y10 CLBLL 2
		(primitive_site SLICE_X54Y10 SLICEL internal 45)
		(primitive_site SLICE_X55Y10 SLICEL internal 45)
	)
	(tile 76 92 INT_X34Y10 INT 1
		(primitive_site TIEOFF_X34Y10 TIEOFF internal 3)
	)
	(tile 76 93 CLBLM_X34Y10 CLBLM 2
		(primitive_site SLICE_X56Y10 SLICEM internal 50)
		(primitive_site SLICE_X57Y10 SLICEL internal 45)
	)
	(tile 76 94 INT_X35Y10 INT 1
		(primitive_site TIEOFF_X35Y10 TIEOFF internal 3)
	)
	(tile 76 95 CLBLL_X35Y10 CLBLL 2
		(primitive_site SLICE_X58Y10 SLICEL internal 45)
		(primitive_site SLICE_X59Y10 SLICEL internal 45)
	)
	(tile 76 96 INT_X36Y10 INT 1
		(primitive_site TIEOFF_X36Y10 TIEOFF internal 3)
	)
	(tile 76 97 PCIE_INT_INTERFACE_X36Y10 PCIE_INT_INTERFACE 0
	)
	(tile 76 98 PCIE_B_X36Y10 PCIE_B 1
		(primitive_site PCIE_X0Y0 PCIE internal 2402)
	)
	(tile 76 99 CFG_VBRK_X36Y10 CFG_VBRK 0
	)
	(tile 76 100 INT_X37Y10 INT 1
		(primitive_site TIEOFF_X37Y10 TIEOFF internal 3)
	)
	(tile 76 101 GTP_INT_INTERFACE_X37Y10 GTP_INT_INTERFACE 0
	)
	(tile 76 102 R_TERM_INT_X37Y10 R_TERM_INT 0
	)
	(tile 76 103 NULL_X103Y12 NULL 0
	)
	(tile 77 0 HCLK_LIOB_X0Y11 HCLK_LIOB 0
	)
	(tile 77 1 HCLK_TERM_L_X0Y11 HCLK_TERM_L 0
	)
	(tile 77 2 HCLK_X0Y9 HCLK 1
		(primitive_site GLOBALSIG_X0Y0 GLOBALSIG internal 0)
	)
	(tile 77 3 CFG_HCLK_INTERFACE_X0Y9 CFG_HCLK_INTERFACE 0
	)
	(tile 77 4 HCLK_IOI_X0Y9 HCLK_IOI 8
		(primitive_site DCI_X0Y0 DCI internal 12)
		(primitive_site IDELAYCTRL_X0Y0 IDELAYCTRL internal 7)
		(primitive_site BUFR_X0Y0 BUFR internal 4)
		(primitive_site BUFR_X0Y1 BUFR internal 4)
		(primitive_site BUFIO_X0Y0 BUFIO internal 2)
		(primitive_site BUFIO_X0Y1 BUFIO internal 2)
		(primitive_site BUFIO_X0Y3 BUFIO internal 2)
		(primitive_site BUFIO_X0Y2 BUFIO internal 2)
	)
	(tile 77 5 HCLK_X1Y9 HCLK 1
		(primitive_site GLOBALSIG_X1Y0 GLOBALSIG internal 0)
	)
	(tile 77 6 HCLK_CLB_X1Y9 HCLK_CLB 0
	)
	(tile 77 7 HCLK_X2Y9 HCLK 1
		(primitive_site GLOBALSIG_X2Y0 GLOBALSIG internal 0)
	)
	(tile 77 8 HCLK_CLB_X2Y9 HCLK_CLB 0
	)
	(tile 77 9 HCLK_VBRK_X2Y9 HCLK_VBRK 0
	)
	(tile 77 10 HCLK_X3Y9 HCLK 1
		(primitive_site GLOBALSIG_X3Y0 GLOBALSIG internal 0)
	)
	(tile 77 11 HCLK_CLB_X3Y9 HCLK_CLB 0
	)
	(tile 77 12 HCLK_X4Y9 HCLK 1
		(primitive_site GLOBALSIG_X4Y0 GLOBALSIG internal 0)
	)
	(tile 77 13 HCLK_CLB_X4Y9 HCLK_CLB 0
	)
	(tile 77 14 HCLK_X5Y9 HCLK 1
		(primitive_site GLOBALSIG_X5Y0 GLOBALSIG internal 0)
	)
	(tile 77 15 CFG_HCLK_INTERFACE_X5Y9 CFG_HCLK_INTERFACE 0
	)
	(tile 77 16 HCLK_BRAM_X5Y9 HCLK_BRAM 1
		(primitive_site PMVBRAM_X0Y0 PMVBRAM internal 5)
	)
	(tile 77 17 HCLK_VBRK_X5Y9 HCLK_VBRK 0
	)
	(tile 77 18 HCLK_X6Y9 HCLK 1
		(primitive_site GLOBALSIG_X6Y0 GLOBALSIG internal 0)
	)
	(tile 77 19 HCLK_CLB_X6Y9 HCLK_CLB 0
	)
	(tile 77 20 HCLK_X7Y9 HCLK 1
		(primitive_site GLOBALSIG_X7Y0 GLOBALSIG internal 0)
	)
	(tile 77 21 HCLK_CLB_X7Y9 HCLK_CLB 0
	)
	(tile 77 22 HCLK_X8Y9 HCLK 1
		(primitive_site GLOBALSIG_X8Y0 GLOBALSIG internal 0)
	)
	(tile 77 23 CFG_HCLK_INTERFACE_X8Y9 CFG_HCLK_INTERFACE 0
	)
	(tile 77 24 HCLK_DSP_X8Y9 HCLK_DSP 0
	)
	(tile 77 25 HCLK_VBRK_X8Y9 HCLK_VBRK 0
	)
	(tile 77 26 HCLK_X9Y9 HCLK 1
		(primitive_site GLOBALSIG_X9Y0 GLOBALSIG internal 0)
	)
	(tile 77 27 HCLK_CLB_X9Y9 HCLK_CLB 0
	)
	(tile 77 28 HCLK_X10Y9 HCLK 1
		(primitive_site GLOBALSIG_X10Y0 GLOBALSIG internal 0)
	)
	(tile 77 29 HCLK_CLB_X10Y9 HCLK_CLB 0
	)
	(tile 77 30 HCLK_X11Y9 HCLK 1
		(primitive_site GLOBALSIG_X11Y0 GLOBALSIG internal 0)
	)
	(tile 77 31 HCLK_CLB_X11Y9 HCLK_CLB 0
	)
	(tile 77 32 HCLK_X12Y9 HCLK 1
		(primitive_site GLOBALSIG_X12Y0 GLOBALSIG internal 0)
	)
	(tile 77 33 HCLK_CLB_X12Y9 HCLK_CLB 0
	)
	(tile 77 34 HCLK_VBRK_X12Y9 HCLK_VBRK 0
	)
	(tile 77 35 HCLK_X13Y9 HCLK 1
		(primitive_site GLOBALSIG_X13Y0 GLOBALSIG internal 0)
	)
	(tile 77 36 HCLK_CLB_X13Y9 HCLK_CLB 0
	)
	(tile 77 37 HCLK_X14Y9 HCLK 1
		(primitive_site GLOBALSIG_X14Y0 GLOBALSIG internal 0)
	)
	(tile 77 38 HCLK_CLB_X14Y9 HCLK_CLB 0
	)
	(tile 77 39 HCLK_X15Y9 HCLK 1
		(primitive_site GLOBALSIG_X15Y0 GLOBALSIG internal 0)
	)
	(tile 77 40 HCLK_CLB_X15Y9 HCLK_CLB 0
	)
	(tile 77 41 HCLK_X16Y9 HCLK 1
		(primitive_site GLOBALSIG_X16Y0 GLOBALSIG internal 0)
	)
	(tile 77 42 HCLK_CLB_X16Y9 HCLK_CLB 0
	)
	(tile 77 43 HCLK_VBRK_X16Y9 HCLK_VBRK 0
	)
	(tile 77 44 HCLK_X17Y9 HCLK 1
		(primitive_site GLOBALSIG_X17Y0 GLOBALSIG internal 0)
	)
	(tile 77 45 CFG_HCLK_INTERFACE_X17Y9 CFG_HCLK_INTERFACE 0
	)
	(tile 77 46 INT_HCLK_BUFS_X17Y9 INT_HCLK_BUFS 0
	)
	(tile 77 47 HCLK_IOI_CMT_X17Y9 HCLK_IOI_CMT 4
		(primitive_site DCI_X1Y0 DCI internal 12)
		(primitive_site IDELAYCTRL_X1Y0 IDELAYCTRL internal 7)
		(primitive_site BUFIO_X1Y3 BUFIO internal 2)
		(primitive_site BUFIO_X1Y2 BUFIO internal 2)
	)
	(tile 77 48 HCLK_IOB_CMT_BOT_X17Y9 HCLK_IOB_CMT_BOT 0
	)
	(tile 77 49 CLK_HROW_X17Y9 CLK_HROW 0
	)
	(tile 77 50 INT_HCLK_BUFS_X18Y9 INT_HCLK_BUFS 0
	)
	(tile 77 51 HCLK_X18Y9 HCLK 1
		(primitive_site GLOBALSIG_X18Y0 GLOBALSIG internal 0)
	)
	(tile 77 52 HCLK_CLB_X18Y9 HCLK_CLB 0
	)
	(tile 77 53 HCLK_X19Y9 HCLK 1
		(primitive_site GLOBALSIG_X19Y0 GLOBALSIG internal 0)
	)
	(tile 77 54 HCLK_CLB_X19Y9 HCLK_CLB 0
	)
	(tile 77 55 HCLK_X20Y9 HCLK 1
		(primitive_site GLOBALSIG_X20Y0 GLOBALSIG internal 0)
	)
	(tile 77 56 HCLK_CLB_X20Y9 HCLK_CLB 0
	)
	(tile 77 57 HCLK_X21Y9 HCLK 1
		(primitive_site GLOBALSIG_X21Y0 GLOBALSIG internal 0)
	)
	(tile 77 58 HCLK_CLB_X21Y9 HCLK_CLB 0
	)
	(tile 77 59 HCLK_VBRK_X21Y9 HCLK_VBRK 0
	)
	(tile 77 60 HCLK_X22Y9 HCLK 1
		(primitive_site GLOBALSIG_X22Y0 GLOBALSIG internal 0)
	)
	(tile 77 61 HCLK_CLB_X22Y9 HCLK_CLB 0
	)
	(tile 77 62 HCLK_X23Y9 HCLK 1
		(primitive_site GLOBALSIG_X23Y0 GLOBALSIG internal 0)
	)
	(tile 77 63 HCLK_CLB_X23Y9 HCLK_CLB 0
	)
	(tile 77 64 HCLK_X24Y9 HCLK 1
		(primitive_site GLOBALSIG_X24Y0 GLOBALSIG internal 0)
	)
	(tile 77 65 HCLK_CLB_X24Y9 HCLK_CLB 0
	)
	(tile 77 66 HCLK_X25Y9 HCLK 1
		(primitive_site GLOBALSIG_X25Y0 GLOBALSIG internal 0)
	)
	(tile 77 67 HCLK_CLB_X25Y9 HCLK_CLB 0
	)
	(tile 77 68 HCLK_VBRK_X25Y9 HCLK_VBRK 0
	)
	(tile 77 69 HCLK_X26Y9 HCLK 1
		(primitive_site GLOBALSIG_X26Y0 GLOBALSIG internal 0)
	)
	(tile 77 70 CFG_HCLK_INTERFACE_X26Y9 CFG_HCLK_INTERFACE 0
	)
	(tile 77 71 HCLK_BRAM_X26Y9 HCLK_BRAM 1
		(primitive_site PMVBRAM_X1Y0 PMVBRAM internal 5)
	)
	(tile 77 72 HCLK_X27Y9 HCLK 1
		(primitive_site GLOBALSIG_X27Y0 GLOBALSIG internal 0)
	)
	(tile 77 73 HCLK_CLB_X27Y9 HCLK_CLB 0
	)
	(tile 77 74 HCLK_X28Y9 HCLK 1
		(primitive_site GLOBALSIG_X28Y0 GLOBALSIG internal 0)
	)
	(tile 77 75 HCLK_CLB_X28Y9 HCLK_CLB 0
	)
	(tile 77 76 HCLK_X29Y9 HCLK 1
		(primitive_site GLOBALSIG_X29Y0 GLOBALSIG internal 0)
	)
	(tile 77 77 HCLK_CLB_X29Y9 HCLK_CLB 0
	)
	(tile 77 78 HCLK_X30Y9 HCLK 1
		(primitive_site GLOBALSIG_X30Y0 GLOBALSIG internal 0)
	)
	(tile 77 79 HCLK_CLB_X30Y9 HCLK_CLB 0
	)
	(tile 77 80 HCLK_VBRK_X30Y9 HCLK_VBRK 0
	)
	(tile 77 81 HCLK_X31Y9 HCLK 1
		(primitive_site GLOBALSIG_X31Y0 GLOBALSIG internal 0)
	)
	(tile 77 82 CFG_HCLK_INTERFACE_X31Y9 CFG_HCLK_INTERFACE 0
	)
	(tile 77 83 INT_HCLK_BUFS_X31Y9 INT_HCLK_BUFS 0
	)
	(tile 77 84 HCLK_IOI_X31Y9 HCLK_IOI 8
		(primitive_site DCI_X2Y0 DCI internal 12)
		(primitive_site IDELAYCTRL_X2Y0 IDELAYCTRL internal 7)
		(primitive_site BUFR_X1Y0 BUFR internal 4)
		(primitive_site BUFR_X1Y1 BUFR internal 4)
		(primitive_site BUFIO_X2Y0 BUFIO internal 2)
		(primitive_site BUFIO_X2Y1 BUFIO internal 2)
		(primitive_site BUFIO_X2Y3 BUFIO internal 2)
		(primitive_site BUFIO_X2Y2 BUFIO internal 2)
	)
	(tile 77 85 HCLK_IOB_X31Y9 HCLK_IOB 0
	)
	(tile 77 86 INT_HCLK_BUFS_X32Y9 INT_HCLK_BUFS 0
	)
	(tile 77 87 HCLK_VBRK_X32Y9 HCLK_VBRK 0
	)
	(tile 77 88 HCLK_X32Y9 HCLK 1
		(primitive_site GLOBALSIG_X32Y0 GLOBALSIG internal 0)
	)
	(tile 77 89 HCLK_CLB_X32Y9 HCLK_CLB 0
	)
	(tile 77 90 HCLK_X33Y9 HCLK 1
		(primitive_site GLOBALSIG_X33Y0 GLOBALSIG internal 0)
	)
	(tile 77 91 HCLK_CLB_X33Y9 HCLK_CLB 0
	)
	(tile 77 92 HCLK_X34Y9 HCLK 1
		(primitive_site GLOBALSIG_X34Y0 GLOBALSIG internal 0)
	)
	(tile 77 93 HCLK_CLB_X34Y9 HCLK_CLB 0
	)
	(tile 77 94 HCLK_X35Y9 HCLK 1
		(primitive_site GLOBALSIG_X35Y0 GLOBALSIG internal 0)
	)
	(tile 77 95 HCLK_CLB_X35Y9 HCLK_CLB 0
	)
	(tile 77 96 HCLK_X36Y9 HCLK 1
		(primitive_site GLOBALSIG_X36Y0 GLOBALSIG internal 0)
	)
	(tile 77 97 CFG_HCLK_INTERFACE_X36Y9 CFG_HCLK_INTERFACE 0
	)
	(tile 77 98 NULL_X98Y11 NULL 0
	)
	(tile 77 99 HCLK_VBRK_X98Y11 HCLK_VBRK 0
	)
	(tile 77 100 HCLK_GT3_X37Y9 HCLK_GT3 1
		(primitive_site GLOBALSIG_X37Y0 GLOBALSIG internal 0)
	)
	(tile 77 101 CFG_HCLK_INTERFACE_X37Y9 CFG_HCLK_INTERFACE 0
	)
	(tile 77 102 HCLK_TERM_R_X37Y9 HCLK_TERM_R 0
	)
	(tile 77 103 GT3_X37Y9 GT3 18
		(primitive_site CRC32_X0Y0 CRC32 internal 70)
		(primitive_site CRC64_X0Y0 CRC64 internal 102)
		(primitive_site CRC32_X0Y1 CRC32 internal 70)
		(primitive_site GTP_DUAL_X0Y0 GTP_DUAL internal 373)
		(primitive_site CRC32_X0Y2 CRC32 internal 70)
		(primitive_site CRC64_X0Y1 CRC64 internal 102)
		(primitive_site CRC32_X0Y3 CRC32 internal 70)
		(primitive_site BUFDS_X0Y0 BUFDS internal 3)
		(primitive_site OPAD_X0Y0 OPAD unbonded 1)
		(primitive_site OPAD_X0Y1 OPAD unbonded 1)
		(primitive_site OPAD_X0Y2 OPAD unbonded 1)
		(primitive_site OPAD_X0Y3 OPAD unbonded 1)
		(primitive_site IPAD_X1Y0 IPAD unbonded 1)
		(primitive_site IPAD_X1Y1 IPAD unbonded 1)
		(primitive_site IPAD_X1Y2 IPAD unbonded 1)
		(primitive_site IPAD_X1Y3 IPAD unbonded 1)
		(primitive_site IPAD_X1Y4 IPAD unbonded 1)
		(primitive_site IPAD_X1Y5 IPAD unbonded 1)
	)
	(tile 78 0 LIOB_X0Y9 LIOB 2
		(primitive_site V17 IOBS bonded 7)
		(primitive_site V18 IOBM bonded 7)
	)
	(tile 78 1 L_TERM_INT_X0Y9 L_TERM_INT 0
	)
	(tile 78 2 INT_X0Y9 INT 1
		(primitive_site TIEOFF_X0Y9 TIEOFF internal 3)
	)
	(tile 78 3 INT_INTERFACE_X0Y9 INT_INTERFACE 0
	)
	(tile 78 4 IOI_X0Y9 IOI 6
		(primitive_site OLOGIC_X0Y18 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y18 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y18 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y19 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y19 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y19 ILOGIC internal 24)
	)
	(tile 78 5 INT_X1Y9 INT 1
		(primitive_site TIEOFF_X1Y9 TIEOFF internal 3)
	)
	(tile 78 6 CLBLM_X1Y9 CLBLM 2
		(primitive_site SLICE_X0Y9 SLICEM internal 50)
		(primitive_site SLICE_X1Y9 SLICEL internal 45)
	)
	(tile 78 7 INT_X2Y9 INT 1
		(primitive_site TIEOFF_X2Y9 TIEOFF internal 3)
	)
	(tile 78 8 CLBLL_X2Y9 CLBLL 2
		(primitive_site SLICE_X2Y9 SLICEL internal 45)
		(primitive_site SLICE_X3Y9 SLICEL internal 45)
	)
	(tile 78 9 CFG_VBRK_X2Y9 CFG_VBRK 0
	)
	(tile 78 10 INT_X3Y9 INT 1
		(primitive_site TIEOFF_X3Y9 TIEOFF internal 3)
	)
	(tile 78 11 CLBLM_X3Y9 CLBLM 2
		(primitive_site SLICE_X4Y9 SLICEM internal 50)
		(primitive_site SLICE_X5Y9 SLICEL internal 45)
	)
	(tile 78 12 INT_X4Y9 INT 1
		(primitive_site TIEOFF_X4Y9 TIEOFF internal 3)
	)
	(tile 78 13 CLBLL_X4Y9 CLBLL 2
		(primitive_site SLICE_X6Y9 SLICEL internal 45)
		(primitive_site SLICE_X7Y9 SLICEL internal 45)
	)
	(tile 78 14 INT_X5Y9 INT 1
		(primitive_site TIEOFF_X5Y9 TIEOFF internal 3)
	)
	(tile 78 15 INT_INTERFACE_X5Y9 INT_INTERFACE 0
	)
	(tile 78 16 NULL_X16Y10 NULL 0
	)
	(tile 78 17 CFG_VBRK_X5Y9 CFG_VBRK 0
	)
	(tile 78 18 INT_X6Y9 INT 1
		(primitive_site TIEOFF_X6Y9 TIEOFF internal 3)
	)
	(tile 78 19 CLBLM_X6Y9 CLBLM 2
		(primitive_site SLICE_X8Y9 SLICEM internal 50)
		(primitive_site SLICE_X9Y9 SLICEL internal 45)
	)
	(tile 78 20 INT_X7Y9 INT 1
		(primitive_site TIEOFF_X7Y9 TIEOFF internal 3)
	)
	(tile 78 21 CLBLM_X7Y9 CLBLM 2
		(primitive_site SLICE_X10Y9 SLICEM internal 50)
		(primitive_site SLICE_X11Y9 SLICEL internal 45)
	)
	(tile 78 22 INT_X8Y9 INT 1
		(primitive_site TIEOFF_X8Y9 TIEOFF internal 3)
	)
	(tile 78 23 INT_INTERFACE_X8Y9 INT_INTERFACE 0
	)
	(tile 78 24 NULL_X24Y10 NULL 0
	)
	(tile 78 25 CFG_VBRK_X8Y9 CFG_VBRK 0
	)
	(tile 78 26 INT_X9Y9 INT 1
		(primitive_site TIEOFF_X9Y9 TIEOFF internal 3)
	)
	(tile 78 27 CLBLM_X9Y9 CLBLM 2
		(primitive_site SLICE_X12Y9 SLICEM internal 50)
		(primitive_site SLICE_X13Y9 SLICEL internal 45)
	)
	(tile 78 28 INT_X10Y9 INT 1
		(primitive_site TIEOFF_X10Y9 TIEOFF internal 3)
	)
	(tile 78 29 CLBLL_X10Y9 CLBLL 2
		(primitive_site SLICE_X14Y9 SLICEL internal 45)
		(primitive_site SLICE_X15Y9 SLICEL internal 45)
	)
	(tile 78 30 INT_X11Y9 INT 1
		(primitive_site TIEOFF_X11Y9 TIEOFF internal 3)
	)
	(tile 78 31 CLBLM_X11Y9 CLBLM 2
		(primitive_site SLICE_X16Y9 SLICEM internal 50)
		(primitive_site SLICE_X17Y9 SLICEL internal 45)
	)
	(tile 78 32 INT_X12Y9 INT 1
		(primitive_site TIEOFF_X12Y9 TIEOFF internal 3)
	)
	(tile 78 33 CLBLL_X12Y9 CLBLL 2
		(primitive_site SLICE_X18Y9 SLICEL internal 45)
		(primitive_site SLICE_X19Y9 SLICEL internal 45)
	)
	(tile 78 34 CFG_VBRK_X12Y9 CFG_VBRK 0
	)
	(tile 78 35 INT_X13Y9 INT 1
		(primitive_site TIEOFF_X13Y9 TIEOFF internal 3)
	)
	(tile 78 36 CLBLM_X13Y9 CLBLM 2
		(primitive_site SLICE_X20Y9 SLICEM internal 50)
		(primitive_site SLICE_X21Y9 SLICEL internal 45)
	)
	(tile 78 37 INT_X14Y9 INT 1
		(primitive_site TIEOFF_X14Y9 TIEOFF internal 3)
	)
	(tile 78 38 CLBLL_X14Y9 CLBLL 2
		(primitive_site SLICE_X22Y9 SLICEL internal 45)
		(primitive_site SLICE_X23Y9 SLICEL internal 45)
	)
	(tile 78 39 INT_X15Y9 INT 1
		(primitive_site TIEOFF_X15Y9 TIEOFF internal 3)
	)
	(tile 78 40 CLBLM_X15Y9 CLBLM 2
		(primitive_site SLICE_X24Y9 SLICEM internal 50)
		(primitive_site SLICE_X25Y9 SLICEL internal 45)
	)
	(tile 78 41 INT_X16Y9 INT 1
		(primitive_site TIEOFF_X16Y9 TIEOFF internal 3)
	)
	(tile 78 42 CLBLL_X16Y9 CLBLL 2
		(primitive_site SLICE_X26Y9 SLICEL internal 45)
		(primitive_site SLICE_X27Y9 SLICEL internal 45)
	)
	(tile 78 43 CFG_VBRK_X16Y9 CFG_VBRK 0
	)
	(tile 78 44 INT_X17Y9 INT 1
		(primitive_site TIEOFF_X17Y9 TIEOFF internal 3)
	)
	(tile 78 45 INT_INTERFACE_X17Y9 INT_INTERFACE 0
	)
	(tile 78 46 INT_BUFS_L_X17Y9 INT_BUFS_L 0
	)
	(tile 78 47 NULL_X47Y10 NULL 0
	)
	(tile 78 48 NULL_X48Y10 NULL 0
	)
	(tile 78 49 NULL_X49Y10 NULL 0
	)
	(tile 78 50 INT_BUFS_R_X18Y9 INT_BUFS_R 0
	)
	(tile 78 51 INT_X18Y9 INT 1
		(primitive_site TIEOFF_X18Y9 TIEOFF internal 3)
	)
	(tile 78 52 CLBLM_X18Y9 CLBLM 2
		(primitive_site SLICE_X28Y9 SLICEM internal 50)
		(primitive_site SLICE_X29Y9 SLICEL internal 45)
	)
	(tile 78 53 INT_X19Y9 INT 1
		(primitive_site TIEOFF_X19Y9 TIEOFF internal 3)
	)
	(tile 78 54 CLBLL_X19Y9 CLBLL 2
		(primitive_site SLICE_X30Y9 SLICEL internal 45)
		(primitive_site SLICE_X31Y9 SLICEL internal 45)
	)
	(tile 78 55 INT_X20Y9 INT 1
		(primitive_site TIEOFF_X20Y9 TIEOFF internal 3)
	)
	(tile 78 56 CLBLM_X20Y9 CLBLM 2
		(primitive_site SLICE_X32Y9 SLICEM internal 50)
		(primitive_site SLICE_X33Y9 SLICEL internal 45)
	)
	(tile 78 57 INT_X21Y9 INT 1
		(primitive_site TIEOFF_X21Y9 TIEOFF internal 3)
	)
	(tile 78 58 CLBLL_X21Y9 CLBLL 2
		(primitive_site SLICE_X34Y9 SLICEL internal 45)
		(primitive_site SLICE_X35Y9 SLICEL internal 45)
	)
	(tile 78 59 CFG_VBRK_X21Y9 CFG_VBRK 0
	)
	(tile 78 60 INT_X22Y9 INT 1
		(primitive_site TIEOFF_X22Y9 TIEOFF internal 3)
	)
	(tile 78 61 CLBLM_X22Y9 CLBLM 2
		(primitive_site SLICE_X36Y9 SLICEM internal 50)
		(primitive_site SLICE_X37Y9 SLICEL internal 45)
	)
	(tile 78 62 INT_X23Y9 INT 1
		(primitive_site TIEOFF_X23Y9 TIEOFF internal 3)
	)
	(tile 78 63 CLBLL_X23Y9 CLBLL 2
		(primitive_site SLICE_X38Y9 SLICEL internal 45)
		(primitive_site SLICE_X39Y9 SLICEL internal 45)
	)
	(tile 78 64 INT_X24Y9 INT 1
		(primitive_site TIEOFF_X24Y9 TIEOFF internal 3)
	)
	(tile 78 65 CLBLM_X24Y9 CLBLM 2
		(primitive_site SLICE_X40Y9 SLICEM internal 50)
		(primitive_site SLICE_X41Y9 SLICEL internal 45)
	)
	(tile 78 66 INT_X25Y9 INT 1
		(primitive_site TIEOFF_X25Y9 TIEOFF internal 3)
	)
	(tile 78 67 CLBLL_X25Y9 CLBLL 2
		(primitive_site SLICE_X42Y9 SLICEL internal 45)
		(primitive_site SLICE_X43Y9 SLICEL internal 45)
	)
	(tile 78 68 CFG_VBRK_X25Y9 CFG_VBRK 0
	)
	(tile 78 69 INT_X26Y9 INT 1
		(primitive_site TIEOFF_X26Y9 TIEOFF internal 3)
	)
	(tile 78 70 INT_INTERFACE_X26Y9 INT_INTERFACE 0
	)
	(tile 78 71 NULL_X71Y10 NULL 0
	)
	(tile 78 72 INT_X27Y9 INT 1
		(primitive_site TIEOFF_X27Y9 TIEOFF internal 3)
	)
	(tile 78 73 CLBLM_X27Y9 CLBLM 2
		(primitive_site SLICE_X44Y9 SLICEM internal 50)
		(primitive_site SLICE_X45Y9 SLICEL internal 45)
	)
	(tile 78 74 INT_X28Y9 INT 1
		(primitive_site TIEOFF_X28Y9 TIEOFF internal 3)
	)
	(tile 78 75 CLBLL_X28Y9 CLBLL 2
		(primitive_site SLICE_X46Y9 SLICEL internal 45)
		(primitive_site SLICE_X47Y9 SLICEL internal 45)
	)
	(tile 78 76 INT_X29Y9 INT 1
		(primitive_site TIEOFF_X29Y9 TIEOFF internal 3)
	)
	(tile 78 77 CLBLM_X29Y9 CLBLM 2
		(primitive_site SLICE_X48Y9 SLICEM internal 50)
		(primitive_site SLICE_X49Y9 SLICEL internal 45)
	)
	(tile 78 78 INT_X30Y9 INT 1
		(primitive_site TIEOFF_X30Y9 TIEOFF internal 3)
	)
	(tile 78 79 CLBLL_X30Y9 CLBLL 2
		(primitive_site SLICE_X50Y9 SLICEL internal 45)
		(primitive_site SLICE_X51Y9 SLICEL internal 45)
	)
	(tile 78 80 CFG_VBRK_X30Y9 CFG_VBRK 0
	)
	(tile 78 81 INT_X31Y9 INT 1
		(primitive_site TIEOFF_X31Y9 TIEOFF internal 3)
	)
	(tile 78 82 INT_INTERFACE_X31Y9 INT_INTERFACE 0
	)
	(tile 78 83 INT_BUFS_L_X31Y9 INT_BUFS_L 0
	)
	(tile 78 84 IOI_X31Y9 IOI 6
		(primitive_site OLOGIC_X2Y18 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y18 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y18 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y19 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y19 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y19 ILOGIC internal 24)
	)
	(tile 78 85 RIOB_X31Y9 RIOB 2
		(primitive_site IOB_X2Y18 IOBS unbonded 7)
		(primitive_site IOB_X2Y19 IOBM unbonded 7)
	)
	(tile 78 86 INT_BUFS_R_X32Y9 INT_BUFS_R 0
	)
	(tile 78 87 CFG_VBRK_X32Y9 CFG_VBRK 0
	)
	(tile 78 88 INT_X32Y9 INT 1
		(primitive_site TIEOFF_X32Y9 TIEOFF internal 3)
	)
	(tile 78 89 CLBLM_X32Y9 CLBLM 2
		(primitive_site SLICE_X52Y9 SLICEM internal 50)
		(primitive_site SLICE_X53Y9 SLICEL internal 45)
	)
	(tile 78 90 INT_X33Y9 INT 1
		(primitive_site TIEOFF_X33Y9 TIEOFF internal 3)
	)
	(tile 78 91 CLBLL_X33Y9 CLBLL 2
		(primitive_site SLICE_X54Y9 SLICEL internal 45)
		(primitive_site SLICE_X55Y9 SLICEL internal 45)
	)
	(tile 78 92 INT_X34Y9 INT 1
		(primitive_site TIEOFF_X34Y9 TIEOFF internal 3)
	)
	(tile 78 93 CLBLM_X34Y9 CLBLM 2
		(primitive_site SLICE_X56Y9 SLICEM internal 50)
		(primitive_site SLICE_X57Y9 SLICEL internal 45)
	)
	(tile 78 94 INT_X35Y9 INT 1
		(primitive_site TIEOFF_X35Y9 TIEOFF internal 3)
	)
	(tile 78 95 CLBLL_X35Y9 CLBLL 2
		(primitive_site SLICE_X58Y9 SLICEL internal 45)
		(primitive_site SLICE_X59Y9 SLICEL internal 45)
	)
	(tile 78 96 INT_X36Y9 INT 1
		(primitive_site TIEOFF_X36Y9 TIEOFF internal 3)
	)
	(tile 78 97 PCIE_INT_INTERFACE_X36Y9 PCIE_INT_INTERFACE 0
	)
	(tile 78 98 NULL_X98Y10 NULL 0
	)
	(tile 78 99 CFG_VBRK_X36Y9 CFG_VBRK 0
	)
	(tile 78 100 INT_X37Y9 INT 1
		(primitive_site TIEOFF_X37Y9 TIEOFF internal 3)
	)
	(tile 78 101 GTP_INT_INTERFACE_X37Y9 GTP_INT_INTERFACE 0
	)
	(tile 78 102 R_TERM_INT_X37Y9 R_TERM_INT 0
	)
	(tile 78 103 NULL_X103Y10 NULL 0
	)
	(tile 79 0 LIOB_X0Y8 LIOB 2
		(primitive_site R11 IOBS bonded 7)
		(primitive_site R10 IOBM bonded 7)
	)
	(tile 79 1 L_TERM_INT_X0Y8 L_TERM_INT 0
	)
	(tile 79 2 INT_X0Y8 INT 1
		(primitive_site TIEOFF_X0Y8 TIEOFF internal 3)
	)
	(tile 79 3 INT_INTERFACE_X0Y8 INT_INTERFACE 0
	)
	(tile 79 4 IOI_X0Y8 IOI 6
		(primitive_site OLOGIC_X0Y16 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y16 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y16 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y17 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y17 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y17 ILOGIC internal 24)
	)
	(tile 79 5 INT_X1Y8 INT 1
		(primitive_site TIEOFF_X1Y8 TIEOFF internal 3)
	)
	(tile 79 6 CLBLM_X1Y8 CLBLM 2
		(primitive_site SLICE_X0Y8 SLICEM internal 50)
		(primitive_site SLICE_X1Y8 SLICEL internal 45)
	)
	(tile 79 7 INT_X2Y8 INT 1
		(primitive_site TIEOFF_X2Y8 TIEOFF internal 3)
	)
	(tile 79 8 CLBLL_X2Y8 CLBLL 2
		(primitive_site SLICE_X2Y8 SLICEL internal 45)
		(primitive_site SLICE_X3Y8 SLICEL internal 45)
	)
	(tile 79 9 CFG_VBRK_X2Y8 CFG_VBRK 0
	)
	(tile 79 10 INT_X3Y8 INT 1
		(primitive_site TIEOFF_X3Y8 TIEOFF internal 3)
	)
	(tile 79 11 CLBLM_X3Y8 CLBLM 2
		(primitive_site SLICE_X4Y8 SLICEM internal 50)
		(primitive_site SLICE_X5Y8 SLICEL internal 45)
	)
	(tile 79 12 INT_X4Y8 INT 1
		(primitive_site TIEOFF_X4Y8 TIEOFF internal 3)
	)
	(tile 79 13 CLBLL_X4Y8 CLBLL 2
		(primitive_site SLICE_X6Y8 SLICEL internal 45)
		(primitive_site SLICE_X7Y8 SLICEL internal 45)
	)
	(tile 79 14 INT_X5Y8 INT 1
		(primitive_site TIEOFF_X5Y8 TIEOFF internal 3)
	)
	(tile 79 15 INT_INTERFACE_X5Y8 INT_INTERFACE 0
	)
	(tile 79 16 NULL_X16Y9 NULL 0
	)
	(tile 79 17 CFG_VBRK_X5Y8 CFG_VBRK 0
	)
	(tile 79 18 INT_X6Y8 INT 1
		(primitive_site TIEOFF_X6Y8 TIEOFF internal 3)
	)
	(tile 79 19 CLBLM_X6Y8 CLBLM 2
		(primitive_site SLICE_X8Y8 SLICEM internal 50)
		(primitive_site SLICE_X9Y8 SLICEL internal 45)
	)
	(tile 79 20 INT_X7Y8 INT 1
		(primitive_site TIEOFF_X7Y8 TIEOFF internal 3)
	)
	(tile 79 21 CLBLM_X7Y8 CLBLM 2
		(primitive_site SLICE_X10Y8 SLICEM internal 50)
		(primitive_site SLICE_X11Y8 SLICEL internal 45)
	)
	(tile 79 22 INT_X8Y8 INT 1
		(primitive_site TIEOFF_X8Y8 TIEOFF internal 3)
	)
	(tile 79 23 INT_INTERFACE_X8Y8 INT_INTERFACE 0
	)
	(tile 79 24 NULL_X24Y9 NULL 0
	)
	(tile 79 25 CFG_VBRK_X8Y8 CFG_VBRK 0
	)
	(tile 79 26 INT_X9Y8 INT 1
		(primitive_site TIEOFF_X9Y8 TIEOFF internal 3)
	)
	(tile 79 27 CLBLM_X9Y8 CLBLM 2
		(primitive_site SLICE_X12Y8 SLICEM internal 50)
		(primitive_site SLICE_X13Y8 SLICEL internal 45)
	)
	(tile 79 28 INT_X10Y8 INT 1
		(primitive_site TIEOFF_X10Y8 TIEOFF internal 3)
	)
	(tile 79 29 CLBLL_X10Y8 CLBLL 2
		(primitive_site SLICE_X14Y8 SLICEL internal 45)
		(primitive_site SLICE_X15Y8 SLICEL internal 45)
	)
	(tile 79 30 INT_X11Y8 INT 1
		(primitive_site TIEOFF_X11Y8 TIEOFF internal 3)
	)
	(tile 79 31 CLBLM_X11Y8 CLBLM 2
		(primitive_site SLICE_X16Y8 SLICEM internal 50)
		(primitive_site SLICE_X17Y8 SLICEL internal 45)
	)
	(tile 79 32 INT_X12Y8 INT 1
		(primitive_site TIEOFF_X12Y8 TIEOFF internal 3)
	)
	(tile 79 33 CLBLL_X12Y8 CLBLL 2
		(primitive_site SLICE_X18Y8 SLICEL internal 45)
		(primitive_site SLICE_X19Y8 SLICEL internal 45)
	)
	(tile 79 34 CFG_VBRK_X12Y8 CFG_VBRK 0
	)
	(tile 79 35 INT_X13Y8 INT 1
		(primitive_site TIEOFF_X13Y8 TIEOFF internal 3)
	)
	(tile 79 36 CLBLM_X13Y8 CLBLM 2
		(primitive_site SLICE_X20Y8 SLICEM internal 50)
		(primitive_site SLICE_X21Y8 SLICEL internal 45)
	)
	(tile 79 37 INT_X14Y8 INT 1
		(primitive_site TIEOFF_X14Y8 TIEOFF internal 3)
	)
	(tile 79 38 CLBLL_X14Y8 CLBLL 2
		(primitive_site SLICE_X22Y8 SLICEL internal 45)
		(primitive_site SLICE_X23Y8 SLICEL internal 45)
	)
	(tile 79 39 INT_X15Y8 INT 1
		(primitive_site TIEOFF_X15Y8 TIEOFF internal 3)
	)
	(tile 79 40 CLBLM_X15Y8 CLBLM 2
		(primitive_site SLICE_X24Y8 SLICEM internal 50)
		(primitive_site SLICE_X25Y8 SLICEL internal 45)
	)
	(tile 79 41 INT_X16Y8 INT 1
		(primitive_site TIEOFF_X16Y8 TIEOFF internal 3)
	)
	(tile 79 42 CLBLL_X16Y8 CLBLL 2
		(primitive_site SLICE_X26Y8 SLICEL internal 45)
		(primitive_site SLICE_X27Y8 SLICEL internal 45)
	)
	(tile 79 43 CFG_VBRK_X16Y8 CFG_VBRK 0
	)
	(tile 79 44 INT_X17Y8 INT 1
		(primitive_site TIEOFF_X17Y8 TIEOFF internal 3)
	)
	(tile 79 45 INT_INTERFACE_X17Y8 INT_INTERFACE 0
	)
	(tile 79 46 INT_BUFS_L_X17Y8 INT_BUFS_L 0
	)
	(tile 79 47 NULL_X47Y9 NULL 0
	)
	(tile 79 48 NULL_X48Y9 NULL 0
	)
	(tile 79 49 NULL_X49Y9 NULL 0
	)
	(tile 79 50 INT_BUFS_R_X18Y8 INT_BUFS_R 0
	)
	(tile 79 51 INT_X18Y8 INT 1
		(primitive_site TIEOFF_X18Y8 TIEOFF internal 3)
	)
	(tile 79 52 CLBLM_X18Y8 CLBLM 2
		(primitive_site SLICE_X28Y8 SLICEM internal 50)
		(primitive_site SLICE_X29Y8 SLICEL internal 45)
	)
	(tile 79 53 INT_X19Y8 INT 1
		(primitive_site TIEOFF_X19Y8 TIEOFF internal 3)
	)
	(tile 79 54 CLBLL_X19Y8 CLBLL 2
		(primitive_site SLICE_X30Y8 SLICEL internal 45)
		(primitive_site SLICE_X31Y8 SLICEL internal 45)
	)
	(tile 79 55 INT_X20Y8 INT 1
		(primitive_site TIEOFF_X20Y8 TIEOFF internal 3)
	)
	(tile 79 56 CLBLM_X20Y8 CLBLM 2
		(primitive_site SLICE_X32Y8 SLICEM internal 50)
		(primitive_site SLICE_X33Y8 SLICEL internal 45)
	)
	(tile 79 57 INT_X21Y8 INT 1
		(primitive_site TIEOFF_X21Y8 TIEOFF internal 3)
	)
	(tile 79 58 CLBLL_X21Y8 CLBLL 2
		(primitive_site SLICE_X34Y8 SLICEL internal 45)
		(primitive_site SLICE_X35Y8 SLICEL internal 45)
	)
	(tile 79 59 CFG_VBRK_X21Y8 CFG_VBRK 0
	)
	(tile 79 60 INT_X22Y8 INT 1
		(primitive_site TIEOFF_X22Y8 TIEOFF internal 3)
	)
	(tile 79 61 CLBLM_X22Y8 CLBLM 2
		(primitive_site SLICE_X36Y8 SLICEM internal 50)
		(primitive_site SLICE_X37Y8 SLICEL internal 45)
	)
	(tile 79 62 INT_X23Y8 INT 1
		(primitive_site TIEOFF_X23Y8 TIEOFF internal 3)
	)
	(tile 79 63 CLBLL_X23Y8 CLBLL 2
		(primitive_site SLICE_X38Y8 SLICEL internal 45)
		(primitive_site SLICE_X39Y8 SLICEL internal 45)
	)
	(tile 79 64 INT_X24Y8 INT 1
		(primitive_site TIEOFF_X24Y8 TIEOFF internal 3)
	)
	(tile 79 65 CLBLM_X24Y8 CLBLM 2
		(primitive_site SLICE_X40Y8 SLICEM internal 50)
		(primitive_site SLICE_X41Y8 SLICEL internal 45)
	)
	(tile 79 66 INT_X25Y8 INT 1
		(primitive_site TIEOFF_X25Y8 TIEOFF internal 3)
	)
	(tile 79 67 CLBLL_X25Y8 CLBLL 2
		(primitive_site SLICE_X42Y8 SLICEL internal 45)
		(primitive_site SLICE_X43Y8 SLICEL internal 45)
	)
	(tile 79 68 CFG_VBRK_X25Y8 CFG_VBRK 0
	)
	(tile 79 69 INT_X26Y8 INT 1
		(primitive_site TIEOFF_X26Y8 TIEOFF internal 3)
	)
	(tile 79 70 INT_INTERFACE_X26Y8 INT_INTERFACE 0
	)
	(tile 79 71 NULL_X71Y9 NULL 0
	)
	(tile 79 72 INT_X27Y8 INT 1
		(primitive_site TIEOFF_X27Y8 TIEOFF internal 3)
	)
	(tile 79 73 CLBLM_X27Y8 CLBLM 2
		(primitive_site SLICE_X44Y8 SLICEM internal 50)
		(primitive_site SLICE_X45Y8 SLICEL internal 45)
	)
	(tile 79 74 INT_X28Y8 INT 1
		(primitive_site TIEOFF_X28Y8 TIEOFF internal 3)
	)
	(tile 79 75 CLBLL_X28Y8 CLBLL 2
		(primitive_site SLICE_X46Y8 SLICEL internal 45)
		(primitive_site SLICE_X47Y8 SLICEL internal 45)
	)
	(tile 79 76 INT_X29Y8 INT 1
		(primitive_site TIEOFF_X29Y8 TIEOFF internal 3)
	)
	(tile 79 77 CLBLM_X29Y8 CLBLM 2
		(primitive_site SLICE_X48Y8 SLICEM internal 50)
		(primitive_site SLICE_X49Y8 SLICEL internal 45)
	)
	(tile 79 78 INT_X30Y8 INT 1
		(primitive_site TIEOFF_X30Y8 TIEOFF internal 3)
	)
	(tile 79 79 CLBLL_X30Y8 CLBLL 2
		(primitive_site SLICE_X50Y8 SLICEL internal 45)
		(primitive_site SLICE_X51Y8 SLICEL internal 45)
	)
	(tile 79 80 CFG_VBRK_X30Y8 CFG_VBRK 0
	)
	(tile 79 81 INT_X31Y8 INT 1
		(primitive_site TIEOFF_X31Y8 TIEOFF internal 3)
	)
	(tile 79 82 INT_INTERFACE_X31Y8 INT_INTERFACE 0
	)
	(tile 79 83 INT_BUFS_L_X31Y8 INT_BUFS_L 0
	)
	(tile 79 84 IOI_X31Y8 IOI 6
		(primitive_site OLOGIC_X2Y16 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y16 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y16 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y17 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y17 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y17 ILOGIC internal 24)
	)
	(tile 79 85 RIOB_X31Y8 RIOB 2
		(primitive_site IOB_X2Y16 IOBS unbonded 7)
		(primitive_site IOB_X2Y17 IOBM unbonded 7)
	)
	(tile 79 86 INT_BUFS_R_X32Y8 INT_BUFS_R 0
	)
	(tile 79 87 CFG_VBRK_X32Y8 CFG_VBRK 0
	)
	(tile 79 88 INT_X32Y8 INT 1
		(primitive_site TIEOFF_X32Y8 TIEOFF internal 3)
	)
	(tile 79 89 CLBLM_X32Y8 CLBLM 2
		(primitive_site SLICE_X52Y8 SLICEM internal 50)
		(primitive_site SLICE_X53Y8 SLICEL internal 45)
	)
	(tile 79 90 INT_X33Y8 INT 1
		(primitive_site TIEOFF_X33Y8 TIEOFF internal 3)
	)
	(tile 79 91 CLBLL_X33Y8 CLBLL 2
		(primitive_site SLICE_X54Y8 SLICEL internal 45)
		(primitive_site SLICE_X55Y8 SLICEL internal 45)
	)
	(tile 79 92 INT_X34Y8 INT 1
		(primitive_site TIEOFF_X34Y8 TIEOFF internal 3)
	)
	(tile 79 93 CLBLM_X34Y8 CLBLM 2
		(primitive_site SLICE_X56Y8 SLICEM internal 50)
		(primitive_site SLICE_X57Y8 SLICEL internal 45)
	)
	(tile 79 94 INT_X35Y8 INT 1
		(primitive_site TIEOFF_X35Y8 TIEOFF internal 3)
	)
	(tile 79 95 CLBLL_X35Y8 CLBLL 2
		(primitive_site SLICE_X58Y8 SLICEL internal 45)
		(primitive_site SLICE_X59Y8 SLICEL internal 45)
	)
	(tile 79 96 INT_X36Y8 INT 1
		(primitive_site TIEOFF_X36Y8 TIEOFF internal 3)
	)
	(tile 79 97 PCIE_INT_INTERFACE_X36Y8 PCIE_INT_INTERFACE 0
	)
	(tile 79 98 NULL_X98Y9 NULL 0
	)
	(tile 79 99 CFG_VBRK_X36Y8 CFG_VBRK 0
	)
	(tile 79 100 INT_X37Y8 INT 1
		(primitive_site TIEOFF_X37Y8 TIEOFF internal 3)
	)
	(tile 79 101 GTP_INT_INTERFACE_X37Y8 GTP_INT_INTERFACE 0
	)
	(tile 79 102 R_TERM_INT_X37Y8 R_TERM_INT 0
	)
	(tile 79 103 NULL_X103Y9 NULL 0
	)
	(tile 80 0 LIOB_X0Y7 LIOB 2
		(primitive_site V15 IOBS bonded 7)
		(primitive_site V16 IOBM bonded 7)
	)
	(tile 80 1 L_TERM_INT_X0Y7 L_TERM_INT 0
	)
	(tile 80 2 INT_X0Y7 INT 1
		(primitive_site TIEOFF_X0Y7 TIEOFF internal 3)
	)
	(tile 80 3 INT_INTERFACE_X0Y7 INT_INTERFACE 0
	)
	(tile 80 4 IOI_X0Y7 IOI 6
		(primitive_site OLOGIC_X0Y14 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y14 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y14 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y15 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y15 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y15 ILOGIC internal 24)
	)
	(tile 80 5 INT_X1Y7 INT 1
		(primitive_site TIEOFF_X1Y7 TIEOFF internal 3)
	)
	(tile 80 6 CLBLM_X1Y7 CLBLM 2
		(primitive_site SLICE_X0Y7 SLICEM internal 50)
		(primitive_site SLICE_X1Y7 SLICEL internal 45)
	)
	(tile 80 7 INT_X2Y7 INT 1
		(primitive_site TIEOFF_X2Y7 TIEOFF internal 3)
	)
	(tile 80 8 CLBLL_X2Y7 CLBLL 2
		(primitive_site SLICE_X2Y7 SLICEL internal 45)
		(primitive_site SLICE_X3Y7 SLICEL internal 45)
	)
	(tile 80 9 CFG_VBRK_X2Y7 CFG_VBRK 0
	)
	(tile 80 10 INT_X3Y7 INT 1
		(primitive_site TIEOFF_X3Y7 TIEOFF internal 3)
	)
	(tile 80 11 CLBLM_X3Y7 CLBLM 2
		(primitive_site SLICE_X4Y7 SLICEM internal 50)
		(primitive_site SLICE_X5Y7 SLICEL internal 45)
	)
	(tile 80 12 INT_X4Y7 INT 1
		(primitive_site TIEOFF_X4Y7 TIEOFF internal 3)
	)
	(tile 80 13 CLBLL_X4Y7 CLBLL 2
		(primitive_site SLICE_X6Y7 SLICEL internal 45)
		(primitive_site SLICE_X7Y7 SLICEL internal 45)
	)
	(tile 80 14 INT_X5Y7 INT 1
		(primitive_site TIEOFF_X5Y7 TIEOFF internal 3)
	)
	(tile 80 15 INT_INTERFACE_X5Y7 INT_INTERFACE 0
	)
	(tile 80 16 NULL_X16Y8 NULL 0
	)
	(tile 80 17 CFG_VBRK_X5Y7 CFG_VBRK 0
	)
	(tile 80 18 INT_X6Y7 INT 1
		(primitive_site TIEOFF_X6Y7 TIEOFF internal 3)
	)
	(tile 80 19 CLBLM_X6Y7 CLBLM 2
		(primitive_site SLICE_X8Y7 SLICEM internal 50)
		(primitive_site SLICE_X9Y7 SLICEL internal 45)
	)
	(tile 80 20 INT_X7Y7 INT 1
		(primitive_site TIEOFF_X7Y7 TIEOFF internal 3)
	)
	(tile 80 21 CLBLM_X7Y7 CLBLM 2
		(primitive_site SLICE_X10Y7 SLICEM internal 50)
		(primitive_site SLICE_X11Y7 SLICEL internal 45)
	)
	(tile 80 22 INT_X8Y7 INT 1
		(primitive_site TIEOFF_X8Y7 TIEOFF internal 3)
	)
	(tile 80 23 INT_INTERFACE_X8Y7 INT_INTERFACE 0
	)
	(tile 80 24 NULL_X24Y8 NULL 0
	)
	(tile 80 25 CFG_VBRK_X8Y7 CFG_VBRK 0
	)
	(tile 80 26 INT_X9Y7 INT 1
		(primitive_site TIEOFF_X9Y7 TIEOFF internal 3)
	)
	(tile 80 27 CLBLM_X9Y7 CLBLM 2
		(primitive_site SLICE_X12Y7 SLICEM internal 50)
		(primitive_site SLICE_X13Y7 SLICEL internal 45)
	)
	(tile 80 28 INT_X10Y7 INT 1
		(primitive_site TIEOFF_X10Y7 TIEOFF internal 3)
	)
	(tile 80 29 CLBLL_X10Y7 CLBLL 2
		(primitive_site SLICE_X14Y7 SLICEL internal 45)
		(primitive_site SLICE_X15Y7 SLICEL internal 45)
	)
	(tile 80 30 INT_X11Y7 INT 1
		(primitive_site TIEOFF_X11Y7 TIEOFF internal 3)
	)
	(tile 80 31 CLBLM_X11Y7 CLBLM 2
		(primitive_site SLICE_X16Y7 SLICEM internal 50)
		(primitive_site SLICE_X17Y7 SLICEL internal 45)
	)
	(tile 80 32 INT_X12Y7 INT 1
		(primitive_site TIEOFF_X12Y7 TIEOFF internal 3)
	)
	(tile 80 33 CLBLL_X12Y7 CLBLL 2
		(primitive_site SLICE_X18Y7 SLICEL internal 45)
		(primitive_site SLICE_X19Y7 SLICEL internal 45)
	)
	(tile 80 34 CFG_VBRK_X12Y7 CFG_VBRK 0
	)
	(tile 80 35 INT_X13Y7 INT 1
		(primitive_site TIEOFF_X13Y7 TIEOFF internal 3)
	)
	(tile 80 36 CLBLM_X13Y7 CLBLM 2
		(primitive_site SLICE_X20Y7 SLICEM internal 50)
		(primitive_site SLICE_X21Y7 SLICEL internal 45)
	)
	(tile 80 37 INT_X14Y7 INT 1
		(primitive_site TIEOFF_X14Y7 TIEOFF internal 3)
	)
	(tile 80 38 CLBLL_X14Y7 CLBLL 2
		(primitive_site SLICE_X22Y7 SLICEL internal 45)
		(primitive_site SLICE_X23Y7 SLICEL internal 45)
	)
	(tile 80 39 INT_X15Y7 INT 1
		(primitive_site TIEOFF_X15Y7 TIEOFF internal 3)
	)
	(tile 80 40 CLBLM_X15Y7 CLBLM 2
		(primitive_site SLICE_X24Y7 SLICEM internal 50)
		(primitive_site SLICE_X25Y7 SLICEL internal 45)
	)
	(tile 80 41 INT_X16Y7 INT 1
		(primitive_site TIEOFF_X16Y7 TIEOFF internal 3)
	)
	(tile 80 42 CLBLL_X16Y7 CLBLL 2
		(primitive_site SLICE_X26Y7 SLICEL internal 45)
		(primitive_site SLICE_X27Y7 SLICEL internal 45)
	)
	(tile 80 43 CFG_VBRK_X16Y7 CFG_VBRK 0
	)
	(tile 80 44 INT_X17Y7 INT 1
		(primitive_site TIEOFF_X17Y7 TIEOFF internal 3)
	)
	(tile 80 45 INT_INTERFACE_X17Y7 INT_INTERFACE 0
	)
	(tile 80 46 INT_BUFS_L_X17Y7 INT_BUFS_L 0
	)
	(tile 80 47 NULL_X47Y8 NULL 0
	)
	(tile 80 48 NULL_X48Y8 NULL 0
	)
	(tile 80 49 NULL_X49Y8 NULL 0
	)
	(tile 80 50 INT_BUFS_R_X18Y7 INT_BUFS_R 0
	)
	(tile 80 51 INT_X18Y7 INT 1
		(primitive_site TIEOFF_X18Y7 TIEOFF internal 3)
	)
	(tile 80 52 CLBLM_X18Y7 CLBLM 2
		(primitive_site SLICE_X28Y7 SLICEM internal 50)
		(primitive_site SLICE_X29Y7 SLICEL internal 45)
	)
	(tile 80 53 INT_X19Y7 INT 1
		(primitive_site TIEOFF_X19Y7 TIEOFF internal 3)
	)
	(tile 80 54 CLBLL_X19Y7 CLBLL 2
		(primitive_site SLICE_X30Y7 SLICEL internal 45)
		(primitive_site SLICE_X31Y7 SLICEL internal 45)
	)
	(tile 80 55 INT_X20Y7 INT 1
		(primitive_site TIEOFF_X20Y7 TIEOFF internal 3)
	)
	(tile 80 56 CLBLM_X20Y7 CLBLM 2
		(primitive_site SLICE_X32Y7 SLICEM internal 50)
		(primitive_site SLICE_X33Y7 SLICEL internal 45)
	)
	(tile 80 57 INT_X21Y7 INT 1
		(primitive_site TIEOFF_X21Y7 TIEOFF internal 3)
	)
	(tile 80 58 CLBLL_X21Y7 CLBLL 2
		(primitive_site SLICE_X34Y7 SLICEL internal 45)
		(primitive_site SLICE_X35Y7 SLICEL internal 45)
	)
	(tile 80 59 CFG_VBRK_X21Y7 CFG_VBRK 0
	)
	(tile 80 60 INT_X22Y7 INT 1
		(primitive_site TIEOFF_X22Y7 TIEOFF internal 3)
	)
	(tile 80 61 CLBLM_X22Y7 CLBLM 2
		(primitive_site SLICE_X36Y7 SLICEM internal 50)
		(primitive_site SLICE_X37Y7 SLICEL internal 45)
	)
	(tile 80 62 INT_X23Y7 INT 1
		(primitive_site TIEOFF_X23Y7 TIEOFF internal 3)
	)
	(tile 80 63 CLBLL_X23Y7 CLBLL 2
		(primitive_site SLICE_X38Y7 SLICEL internal 45)
		(primitive_site SLICE_X39Y7 SLICEL internal 45)
	)
	(tile 80 64 INT_X24Y7 INT 1
		(primitive_site TIEOFF_X24Y7 TIEOFF internal 3)
	)
	(tile 80 65 CLBLM_X24Y7 CLBLM 2
		(primitive_site SLICE_X40Y7 SLICEM internal 50)
		(primitive_site SLICE_X41Y7 SLICEL internal 45)
	)
	(tile 80 66 INT_X25Y7 INT 1
		(primitive_site TIEOFF_X25Y7 TIEOFF internal 3)
	)
	(tile 80 67 CLBLL_X25Y7 CLBLL 2
		(primitive_site SLICE_X42Y7 SLICEL internal 45)
		(primitive_site SLICE_X43Y7 SLICEL internal 45)
	)
	(tile 80 68 CFG_VBRK_X25Y7 CFG_VBRK 0
	)
	(tile 80 69 INT_X26Y7 INT 1
		(primitive_site TIEOFF_X26Y7 TIEOFF internal 3)
	)
	(tile 80 70 INT_INTERFACE_X26Y7 INT_INTERFACE 0
	)
	(tile 80 71 NULL_X71Y8 NULL 0
	)
	(tile 80 72 INT_X27Y7 INT 1
		(primitive_site TIEOFF_X27Y7 TIEOFF internal 3)
	)
	(tile 80 73 CLBLM_X27Y7 CLBLM 2
		(primitive_site SLICE_X44Y7 SLICEM internal 50)
		(primitive_site SLICE_X45Y7 SLICEL internal 45)
	)
	(tile 80 74 INT_X28Y7 INT 1
		(primitive_site TIEOFF_X28Y7 TIEOFF internal 3)
	)
	(tile 80 75 CLBLL_X28Y7 CLBLL 2
		(primitive_site SLICE_X46Y7 SLICEL internal 45)
		(primitive_site SLICE_X47Y7 SLICEL internal 45)
	)
	(tile 80 76 INT_X29Y7 INT 1
		(primitive_site TIEOFF_X29Y7 TIEOFF internal 3)
	)
	(tile 80 77 CLBLM_X29Y7 CLBLM 2
		(primitive_site SLICE_X48Y7 SLICEM internal 50)
		(primitive_site SLICE_X49Y7 SLICEL internal 45)
	)
	(tile 80 78 INT_X30Y7 INT 1
		(primitive_site TIEOFF_X30Y7 TIEOFF internal 3)
	)
	(tile 80 79 CLBLL_X30Y7 CLBLL 2
		(primitive_site SLICE_X50Y7 SLICEL internal 45)
		(primitive_site SLICE_X51Y7 SLICEL internal 45)
	)
	(tile 80 80 CFG_VBRK_X30Y7 CFG_VBRK 0
	)
	(tile 80 81 INT_X31Y7 INT 1
		(primitive_site TIEOFF_X31Y7 TIEOFF internal 3)
	)
	(tile 80 82 INT_INTERFACE_X31Y7 INT_INTERFACE 0
	)
	(tile 80 83 INT_BUFS_L_X31Y7 INT_BUFS_L 0
	)
	(tile 80 84 IOI_X31Y7 IOI 6
		(primitive_site OLOGIC_X2Y14 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y14 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y14 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y15 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y15 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y15 ILOGIC internal 24)
	)
	(tile 80 85 RIOB_X31Y7 RIOB 2
		(primitive_site IOB_X2Y14 IOBS unbonded 7)
		(primitive_site IOB_X2Y15 IOBM unbonded 7)
	)
	(tile 80 86 INT_BUFS_R_X32Y7 INT_BUFS_R 0
	)
	(tile 80 87 CFG_VBRK_X32Y7 CFG_VBRK 0
	)
	(tile 80 88 INT_X32Y7 INT 1
		(primitive_site TIEOFF_X32Y7 TIEOFF internal 3)
	)
	(tile 80 89 CLBLM_X32Y7 CLBLM 2
		(primitive_site SLICE_X52Y7 SLICEM internal 50)
		(primitive_site SLICE_X53Y7 SLICEL internal 45)
	)
	(tile 80 90 INT_X33Y7 INT 1
		(primitive_site TIEOFF_X33Y7 TIEOFF internal 3)
	)
	(tile 80 91 CLBLL_X33Y7 CLBLL 2
		(primitive_site SLICE_X54Y7 SLICEL internal 45)
		(primitive_site SLICE_X55Y7 SLICEL internal 45)
	)
	(tile 80 92 INT_X34Y7 INT 1
		(primitive_site TIEOFF_X34Y7 TIEOFF internal 3)
	)
	(tile 80 93 CLBLM_X34Y7 CLBLM 2
		(primitive_site SLICE_X56Y7 SLICEM internal 50)
		(primitive_site SLICE_X57Y7 SLICEL internal 45)
	)
	(tile 80 94 INT_X35Y7 INT 1
		(primitive_site TIEOFF_X35Y7 TIEOFF internal 3)
	)
	(tile 80 95 CLBLL_X35Y7 CLBLL 2
		(primitive_site SLICE_X58Y7 SLICEL internal 45)
		(primitive_site SLICE_X59Y7 SLICEL internal 45)
	)
	(tile 80 96 INT_X36Y7 INT 1
		(primitive_site TIEOFF_X36Y7 TIEOFF internal 3)
	)
	(tile 80 97 PCIE_INT_INTERFACE_X36Y7 PCIE_INT_INTERFACE 0
	)
	(tile 80 98 NULL_X98Y8 NULL 0
	)
	(tile 80 99 CFG_VBRK_X36Y7 CFG_VBRK 0
	)
	(tile 80 100 INT_X37Y7 INT 1
		(primitive_site TIEOFF_X37Y7 TIEOFF internal 3)
	)
	(tile 80 101 GTP_INT_INTERFACE_X37Y7 GTP_INT_INTERFACE 0
	)
	(tile 80 102 R_TERM_INT_X37Y7 R_TERM_INT 0
	)
	(tile 80 103 NULL_X103Y8 NULL 0
	)
	(tile 81 0 LIOB_X0Y6 LIOB 2
		(primitive_site U11 IOBS bonded 7)
		(primitive_site T11 IOBM bonded 7)
	)
	(tile 81 1 L_TERM_INT_X0Y6 L_TERM_INT 0
	)
	(tile 81 2 INT_X0Y6 INT 1
		(primitive_site TIEOFF_X0Y6 TIEOFF internal 3)
	)
	(tile 81 3 INT_INTERFACE_X0Y6 INT_INTERFACE 0
	)
	(tile 81 4 IOI_X0Y6 IOI 6
		(primitive_site OLOGIC_X0Y12 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y12 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y12 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y13 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y13 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y13 ILOGIC internal 24)
	)
	(tile 81 5 INT_X1Y6 INT 1
		(primitive_site TIEOFF_X1Y6 TIEOFF internal 3)
	)
	(tile 81 6 CLBLM_X1Y6 CLBLM 2
		(primitive_site SLICE_X0Y6 SLICEM internal 50)
		(primitive_site SLICE_X1Y6 SLICEL internal 45)
	)
	(tile 81 7 INT_X2Y6 INT 1
		(primitive_site TIEOFF_X2Y6 TIEOFF internal 3)
	)
	(tile 81 8 CLBLL_X2Y6 CLBLL 2
		(primitive_site SLICE_X2Y6 SLICEL internal 45)
		(primitive_site SLICE_X3Y6 SLICEL internal 45)
	)
	(tile 81 9 CFG_VBRK_X2Y6 CFG_VBRK 0
	)
	(tile 81 10 INT_X3Y6 INT 1
		(primitive_site TIEOFF_X3Y6 TIEOFF internal 3)
	)
	(tile 81 11 CLBLM_X3Y6 CLBLM 2
		(primitive_site SLICE_X4Y6 SLICEM internal 50)
		(primitive_site SLICE_X5Y6 SLICEL internal 45)
	)
	(tile 81 12 INT_X4Y6 INT 1
		(primitive_site TIEOFF_X4Y6 TIEOFF internal 3)
	)
	(tile 81 13 CLBLL_X4Y6 CLBLL 2
		(primitive_site SLICE_X6Y6 SLICEL internal 45)
		(primitive_site SLICE_X7Y6 SLICEL internal 45)
	)
	(tile 81 14 INT_X5Y6 INT 1
		(primitive_site TIEOFF_X5Y6 TIEOFF internal 3)
	)
	(tile 81 15 INT_INTERFACE_X5Y6 INT_INTERFACE 0
	)
	(tile 81 16 NULL_X16Y7 NULL 0
	)
	(tile 81 17 CFG_VBRK_X5Y6 CFG_VBRK 0
	)
	(tile 81 18 INT_X6Y6 INT 1
		(primitive_site TIEOFF_X6Y6 TIEOFF internal 3)
	)
	(tile 81 19 CLBLM_X6Y6 CLBLM 2
		(primitive_site SLICE_X8Y6 SLICEM internal 50)
		(primitive_site SLICE_X9Y6 SLICEL internal 45)
	)
	(tile 81 20 INT_X7Y6 INT 1
		(primitive_site TIEOFF_X7Y6 TIEOFF internal 3)
	)
	(tile 81 21 CLBLM_X7Y6 CLBLM 2
		(primitive_site SLICE_X10Y6 SLICEM internal 50)
		(primitive_site SLICE_X11Y6 SLICEL internal 45)
	)
	(tile 81 22 INT_X8Y6 INT 1
		(primitive_site TIEOFF_X8Y6 TIEOFF internal 3)
	)
	(tile 81 23 INT_INTERFACE_X8Y6 INT_INTERFACE 0
	)
	(tile 81 24 NULL_X24Y7 NULL 0
	)
	(tile 81 25 CFG_VBRK_X8Y6 CFG_VBRK 0
	)
	(tile 81 26 INT_X9Y6 INT 1
		(primitive_site TIEOFF_X9Y6 TIEOFF internal 3)
	)
	(tile 81 27 CLBLM_X9Y6 CLBLM 2
		(primitive_site SLICE_X12Y6 SLICEM internal 50)
		(primitive_site SLICE_X13Y6 SLICEL internal 45)
	)
	(tile 81 28 INT_X10Y6 INT 1
		(primitive_site TIEOFF_X10Y6 TIEOFF internal 3)
	)
	(tile 81 29 CLBLL_X10Y6 CLBLL 2
		(primitive_site SLICE_X14Y6 SLICEL internal 45)
		(primitive_site SLICE_X15Y6 SLICEL internal 45)
	)
	(tile 81 30 INT_X11Y6 INT 1
		(primitive_site TIEOFF_X11Y6 TIEOFF internal 3)
	)
	(tile 81 31 CLBLM_X11Y6 CLBLM 2
		(primitive_site SLICE_X16Y6 SLICEM internal 50)
		(primitive_site SLICE_X17Y6 SLICEL internal 45)
	)
	(tile 81 32 INT_X12Y6 INT 1
		(primitive_site TIEOFF_X12Y6 TIEOFF internal 3)
	)
	(tile 81 33 CLBLL_X12Y6 CLBLL 2
		(primitive_site SLICE_X18Y6 SLICEL internal 45)
		(primitive_site SLICE_X19Y6 SLICEL internal 45)
	)
	(tile 81 34 CFG_VBRK_X12Y6 CFG_VBRK 0
	)
	(tile 81 35 INT_X13Y6 INT 1
		(primitive_site TIEOFF_X13Y6 TIEOFF internal 3)
	)
	(tile 81 36 CLBLM_X13Y6 CLBLM 2
		(primitive_site SLICE_X20Y6 SLICEM internal 50)
		(primitive_site SLICE_X21Y6 SLICEL internal 45)
	)
	(tile 81 37 INT_X14Y6 INT 1
		(primitive_site TIEOFF_X14Y6 TIEOFF internal 3)
	)
	(tile 81 38 CLBLL_X14Y6 CLBLL 2
		(primitive_site SLICE_X22Y6 SLICEL internal 45)
		(primitive_site SLICE_X23Y6 SLICEL internal 45)
	)
	(tile 81 39 INT_X15Y6 INT 1
		(primitive_site TIEOFF_X15Y6 TIEOFF internal 3)
	)
	(tile 81 40 CLBLM_X15Y6 CLBLM 2
		(primitive_site SLICE_X24Y6 SLICEM internal 50)
		(primitive_site SLICE_X25Y6 SLICEL internal 45)
	)
	(tile 81 41 INT_X16Y6 INT 1
		(primitive_site TIEOFF_X16Y6 TIEOFF internal 3)
	)
	(tile 81 42 CLBLL_X16Y6 CLBLL 2
		(primitive_site SLICE_X26Y6 SLICEL internal 45)
		(primitive_site SLICE_X27Y6 SLICEL internal 45)
	)
	(tile 81 43 CFG_VBRK_X16Y6 CFG_VBRK 0
	)
	(tile 81 44 INT_X17Y6 INT 1
		(primitive_site TIEOFF_X17Y6 TIEOFF internal 3)
	)
	(tile 81 45 INT_INTERFACE_X17Y6 INT_INTERFACE 0
	)
	(tile 81 46 INT_BUFS_L_X17Y6 INT_BUFS_L 0
	)
	(tile 81 47 NULL_X47Y7 NULL 0
	)
	(tile 81 48 NULL_X48Y7 NULL 0
	)
	(tile 81 49 NULL_X49Y7 NULL 0
	)
	(tile 81 50 INT_BUFS_R_X18Y6 INT_BUFS_R 0
	)
	(tile 81 51 INT_X18Y6 INT 1
		(primitive_site TIEOFF_X18Y6 TIEOFF internal 3)
	)
	(tile 81 52 CLBLM_X18Y6 CLBLM 2
		(primitive_site SLICE_X28Y6 SLICEM internal 50)
		(primitive_site SLICE_X29Y6 SLICEL internal 45)
	)
	(tile 81 53 INT_X19Y6 INT 1
		(primitive_site TIEOFF_X19Y6 TIEOFF internal 3)
	)
	(tile 81 54 CLBLL_X19Y6 CLBLL 2
		(primitive_site SLICE_X30Y6 SLICEL internal 45)
		(primitive_site SLICE_X31Y6 SLICEL internal 45)
	)
	(tile 81 55 INT_X20Y6 INT 1
		(primitive_site TIEOFF_X20Y6 TIEOFF internal 3)
	)
	(tile 81 56 CLBLM_X20Y6 CLBLM 2
		(primitive_site SLICE_X32Y6 SLICEM internal 50)
		(primitive_site SLICE_X33Y6 SLICEL internal 45)
	)
	(tile 81 57 INT_X21Y6 INT 1
		(primitive_site TIEOFF_X21Y6 TIEOFF internal 3)
	)
	(tile 81 58 CLBLL_X21Y6 CLBLL 2
		(primitive_site SLICE_X34Y6 SLICEL internal 45)
		(primitive_site SLICE_X35Y6 SLICEL internal 45)
	)
	(tile 81 59 CFG_VBRK_X21Y6 CFG_VBRK 0
	)
	(tile 81 60 INT_X22Y6 INT 1
		(primitive_site TIEOFF_X22Y6 TIEOFF internal 3)
	)
	(tile 81 61 CLBLM_X22Y6 CLBLM 2
		(primitive_site SLICE_X36Y6 SLICEM internal 50)
		(primitive_site SLICE_X37Y6 SLICEL internal 45)
	)
	(tile 81 62 INT_X23Y6 INT 1
		(primitive_site TIEOFF_X23Y6 TIEOFF internal 3)
	)
	(tile 81 63 CLBLL_X23Y6 CLBLL 2
		(primitive_site SLICE_X38Y6 SLICEL internal 45)
		(primitive_site SLICE_X39Y6 SLICEL internal 45)
	)
	(tile 81 64 INT_X24Y6 INT 1
		(primitive_site TIEOFF_X24Y6 TIEOFF internal 3)
	)
	(tile 81 65 CLBLM_X24Y6 CLBLM 2
		(primitive_site SLICE_X40Y6 SLICEM internal 50)
		(primitive_site SLICE_X41Y6 SLICEL internal 45)
	)
	(tile 81 66 INT_X25Y6 INT 1
		(primitive_site TIEOFF_X25Y6 TIEOFF internal 3)
	)
	(tile 81 67 CLBLL_X25Y6 CLBLL 2
		(primitive_site SLICE_X42Y6 SLICEL internal 45)
		(primitive_site SLICE_X43Y6 SLICEL internal 45)
	)
	(tile 81 68 CFG_VBRK_X25Y6 CFG_VBRK 0
	)
	(tile 81 69 INT_X26Y6 INT 1
		(primitive_site TIEOFF_X26Y6 TIEOFF internal 3)
	)
	(tile 81 70 INT_INTERFACE_X26Y6 INT_INTERFACE 0
	)
	(tile 81 71 NULL_X71Y7 NULL 0
	)
	(tile 81 72 INT_X27Y6 INT 1
		(primitive_site TIEOFF_X27Y6 TIEOFF internal 3)
	)
	(tile 81 73 CLBLM_X27Y6 CLBLM 2
		(primitive_site SLICE_X44Y6 SLICEM internal 50)
		(primitive_site SLICE_X45Y6 SLICEL internal 45)
	)
	(tile 81 74 INT_X28Y6 INT 1
		(primitive_site TIEOFF_X28Y6 TIEOFF internal 3)
	)
	(tile 81 75 CLBLL_X28Y6 CLBLL 2
		(primitive_site SLICE_X46Y6 SLICEL internal 45)
		(primitive_site SLICE_X47Y6 SLICEL internal 45)
	)
	(tile 81 76 INT_X29Y6 INT 1
		(primitive_site TIEOFF_X29Y6 TIEOFF internal 3)
	)
	(tile 81 77 CLBLM_X29Y6 CLBLM 2
		(primitive_site SLICE_X48Y6 SLICEM internal 50)
		(primitive_site SLICE_X49Y6 SLICEL internal 45)
	)
	(tile 81 78 INT_X30Y6 INT 1
		(primitive_site TIEOFF_X30Y6 TIEOFF internal 3)
	)
	(tile 81 79 CLBLL_X30Y6 CLBLL 2
		(primitive_site SLICE_X50Y6 SLICEL internal 45)
		(primitive_site SLICE_X51Y6 SLICEL internal 45)
	)
	(tile 81 80 CFG_VBRK_X30Y6 CFG_VBRK 0
	)
	(tile 81 81 INT_X31Y6 INT 1
		(primitive_site TIEOFF_X31Y6 TIEOFF internal 3)
	)
	(tile 81 82 INT_INTERFACE_X31Y6 INT_INTERFACE 0
	)
	(tile 81 83 INT_BUFS_L_X31Y6 INT_BUFS_L 0
	)
	(tile 81 84 IOI_X31Y6 IOI 6
		(primitive_site OLOGIC_X2Y12 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y12 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y12 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y13 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y13 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y13 ILOGIC internal 24)
	)
	(tile 81 85 RIOB_X31Y6 RIOB 2
		(primitive_site IOB_X2Y12 IOBS unbonded 7)
		(primitive_site IOB_X2Y13 IOBM unbonded 7)
	)
	(tile 81 86 INT_BUFS_R_X32Y6 INT_BUFS_R 0
	)
	(tile 81 87 CFG_VBRK_X32Y6 CFG_VBRK 0
	)
	(tile 81 88 INT_X32Y6 INT 1
		(primitive_site TIEOFF_X32Y6 TIEOFF internal 3)
	)
	(tile 81 89 CLBLM_X32Y6 CLBLM 2
		(primitive_site SLICE_X52Y6 SLICEM internal 50)
		(primitive_site SLICE_X53Y6 SLICEL internal 45)
	)
	(tile 81 90 INT_X33Y6 INT 1
		(primitive_site TIEOFF_X33Y6 TIEOFF internal 3)
	)
	(tile 81 91 CLBLL_X33Y6 CLBLL 2
		(primitive_site SLICE_X54Y6 SLICEL internal 45)
		(primitive_site SLICE_X55Y6 SLICEL internal 45)
	)
	(tile 81 92 INT_X34Y6 INT 1
		(primitive_site TIEOFF_X34Y6 TIEOFF internal 3)
	)
	(tile 81 93 CLBLM_X34Y6 CLBLM 2
		(primitive_site SLICE_X56Y6 SLICEM internal 50)
		(primitive_site SLICE_X57Y6 SLICEL internal 45)
	)
	(tile 81 94 INT_X35Y6 INT 1
		(primitive_site TIEOFF_X35Y6 TIEOFF internal 3)
	)
	(tile 81 95 CLBLL_X35Y6 CLBLL 2
		(primitive_site SLICE_X58Y6 SLICEL internal 45)
		(primitive_site SLICE_X59Y6 SLICEL internal 45)
	)
	(tile 81 96 INT_X36Y6 INT 1
		(primitive_site TIEOFF_X36Y6 TIEOFF internal 3)
	)
	(tile 81 97 PCIE_INT_INTERFACE_X36Y6 PCIE_INT_INTERFACE 0
	)
	(tile 81 98 NULL_X98Y7 NULL 0
	)
	(tile 81 99 CFG_VBRK_X36Y6 CFG_VBRK 0
	)
	(tile 81 100 INT_X37Y6 INT 1
		(primitive_site TIEOFF_X37Y6 TIEOFF internal 3)
	)
	(tile 81 101 GTP_INT_INTERFACE_X37Y6 GTP_INT_INTERFACE 0
	)
	(tile 81 102 R_TERM_INT_X37Y6 R_TERM_INT 0
	)
	(tile 81 103 NULL_X103Y7 NULL 0
	)
	(tile 82 0 LIOB_X0Y5 LIOB 2
		(primitive_site T14 IOBS bonded 7)
		(primitive_site R14 IOBM bonded 7)
	)
	(tile 82 1 L_TERM_INT_X0Y5 L_TERM_INT 0
	)
	(tile 82 2 INT_X0Y5 INT 1
		(primitive_site TIEOFF_X0Y5 TIEOFF internal 3)
	)
	(tile 82 3 INT_INTERFACE_X0Y5 INT_INTERFACE 0
	)
	(tile 82 4 IOI_X0Y5 IOI 6
		(primitive_site OLOGIC_X0Y10 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y10 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y10 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y11 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y11 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y11 ILOGIC internal 24)
	)
	(tile 82 5 INT_X1Y5 INT 1
		(primitive_site TIEOFF_X1Y5 TIEOFF internal 3)
	)
	(tile 82 6 CLBLM_X1Y5 CLBLM 2
		(primitive_site SLICE_X0Y5 SLICEM internal 50)
		(primitive_site SLICE_X1Y5 SLICEL internal 45)
	)
	(tile 82 7 INT_X2Y5 INT 1
		(primitive_site TIEOFF_X2Y5 TIEOFF internal 3)
	)
	(tile 82 8 CLBLL_X2Y5 CLBLL 2
		(primitive_site SLICE_X2Y5 SLICEL internal 45)
		(primitive_site SLICE_X3Y5 SLICEL internal 45)
	)
	(tile 82 9 CFG_VBRK_X2Y5 CFG_VBRK 0
	)
	(tile 82 10 INT_X3Y5 INT 1
		(primitive_site TIEOFF_X3Y5 TIEOFF internal 3)
	)
	(tile 82 11 CLBLM_X3Y5 CLBLM 2
		(primitive_site SLICE_X4Y5 SLICEM internal 50)
		(primitive_site SLICE_X5Y5 SLICEL internal 45)
	)
	(tile 82 12 INT_X4Y5 INT 1
		(primitive_site TIEOFF_X4Y5 TIEOFF internal 3)
	)
	(tile 82 13 CLBLL_X4Y5 CLBLL 2
		(primitive_site SLICE_X6Y5 SLICEL internal 45)
		(primitive_site SLICE_X7Y5 SLICEL internal 45)
	)
	(tile 82 14 INT_X5Y5 INT 1
		(primitive_site TIEOFF_X5Y5 TIEOFF internal 3)
	)
	(tile 82 15 INT_INTERFACE_X5Y5 INT_INTERFACE 0
	)
	(tile 82 16 BRAM_X5Y5 BRAM 1
		(primitive_site RAMB36_X0Y1 RAMBFIFO36 internal 343)
	)
	(tile 82 17 CFG_VBRK_X5Y5 CFG_VBRK 0
	)
	(tile 82 18 INT_X6Y5 INT 1
		(primitive_site TIEOFF_X6Y5 TIEOFF internal 3)
	)
	(tile 82 19 CLBLM_X6Y5 CLBLM 2
		(primitive_site SLICE_X8Y5 SLICEM internal 50)
		(primitive_site SLICE_X9Y5 SLICEL internal 45)
	)
	(tile 82 20 INT_X7Y5 INT 1
		(primitive_site TIEOFF_X7Y5 TIEOFF internal 3)
	)
	(tile 82 21 CLBLM_X7Y5 CLBLM 2
		(primitive_site SLICE_X10Y5 SLICEM internal 50)
		(primitive_site SLICE_X11Y5 SLICEL internal 45)
	)
	(tile 82 22 INT_X8Y5 INT 1
		(primitive_site TIEOFF_X8Y5 TIEOFF internal 3)
	)
	(tile 82 23 INT_INTERFACE_X8Y5 INT_INTERFACE 0
	)
	(tile 82 24 DSP_X8Y5 DSP 2
		(primitive_site DSP48_X0Y2 DSP48E internal 390)
		(primitive_site DSP48_X0Y3 DSP48E internal 390)
	)
	(tile 82 25 CFG_VBRK_X8Y5 CFG_VBRK 0
	)
	(tile 82 26 INT_X9Y5 INT 1
		(primitive_site TIEOFF_X9Y5 TIEOFF internal 3)
	)
	(tile 82 27 CLBLM_X9Y5 CLBLM 2
		(primitive_site SLICE_X12Y5 SLICEM internal 50)
		(primitive_site SLICE_X13Y5 SLICEL internal 45)
	)
	(tile 82 28 INT_X10Y5 INT 1
		(primitive_site TIEOFF_X10Y5 TIEOFF internal 3)
	)
	(tile 82 29 CLBLL_X10Y5 CLBLL 2
		(primitive_site SLICE_X14Y5 SLICEL internal 45)
		(primitive_site SLICE_X15Y5 SLICEL internal 45)
	)
	(tile 82 30 INT_X11Y5 INT 1
		(primitive_site TIEOFF_X11Y5 TIEOFF internal 3)
	)
	(tile 82 31 CLBLM_X11Y5 CLBLM 2
		(primitive_site SLICE_X16Y5 SLICEM internal 50)
		(primitive_site SLICE_X17Y5 SLICEL internal 45)
	)
	(tile 82 32 INT_X12Y5 INT 1
		(primitive_site TIEOFF_X12Y5 TIEOFF internal 3)
	)
	(tile 82 33 CLBLL_X12Y5 CLBLL 2
		(primitive_site SLICE_X18Y5 SLICEL internal 45)
		(primitive_site SLICE_X19Y5 SLICEL internal 45)
	)
	(tile 82 34 CFG_VBRK_X12Y5 CFG_VBRK 0
	)
	(tile 82 35 INT_X13Y5 INT 1
		(primitive_site TIEOFF_X13Y5 TIEOFF internal 3)
	)
	(tile 82 36 CLBLM_X13Y5 CLBLM 2
		(primitive_site SLICE_X20Y5 SLICEM internal 50)
		(primitive_site SLICE_X21Y5 SLICEL internal 45)
	)
	(tile 82 37 INT_X14Y5 INT 1
		(primitive_site TIEOFF_X14Y5 TIEOFF internal 3)
	)
	(tile 82 38 CLBLL_X14Y5 CLBLL 2
		(primitive_site SLICE_X22Y5 SLICEL internal 45)
		(primitive_site SLICE_X23Y5 SLICEL internal 45)
	)
	(tile 82 39 INT_X15Y5 INT 1
		(primitive_site TIEOFF_X15Y5 TIEOFF internal 3)
	)
	(tile 82 40 CLBLM_X15Y5 CLBLM 2
		(primitive_site SLICE_X24Y5 SLICEM internal 50)
		(primitive_site SLICE_X25Y5 SLICEL internal 45)
	)
	(tile 82 41 INT_X16Y5 INT 1
		(primitive_site TIEOFF_X16Y5 TIEOFF internal 3)
	)
	(tile 82 42 CLBLL_X16Y5 CLBLL 2
		(primitive_site SLICE_X26Y5 SLICEL internal 45)
		(primitive_site SLICE_X27Y5 SLICEL internal 45)
	)
	(tile 82 43 CFG_VBRK_X16Y5 CFG_VBRK 0
	)
	(tile 82 44 INT_X17Y5 INT 1
		(primitive_site TIEOFF_X17Y5 TIEOFF internal 3)
	)
	(tile 82 45 INT_INTERFACE_X17Y5 INT_INTERFACE 0
	)
	(tile 82 46 INT_BUFS_L_X17Y5 INT_BUFS_L 0
	)
	(tile 82 47 NULL_X47Y6 NULL 0
	)
	(tile 82 48 NULL_X48Y6 NULL 0
	)
	(tile 82 49 NULL_X49Y6 NULL 0
	)
	(tile 82 50 INT_BUFS_R_X18Y5 INT_BUFS_R 0
	)
	(tile 82 51 INT_X18Y5 INT 1
		(primitive_site TIEOFF_X18Y5 TIEOFF internal 3)
	)
	(tile 82 52 CLBLM_X18Y5 CLBLM 2
		(primitive_site SLICE_X28Y5 SLICEM internal 50)
		(primitive_site SLICE_X29Y5 SLICEL internal 45)
	)
	(tile 82 53 INT_X19Y5 INT 1
		(primitive_site TIEOFF_X19Y5 TIEOFF internal 3)
	)
	(tile 82 54 CLBLL_X19Y5 CLBLL 2
		(primitive_site SLICE_X30Y5 SLICEL internal 45)
		(primitive_site SLICE_X31Y5 SLICEL internal 45)
	)
	(tile 82 55 INT_X20Y5 INT 1
		(primitive_site TIEOFF_X20Y5 TIEOFF internal 3)
	)
	(tile 82 56 CLBLM_X20Y5 CLBLM 2
		(primitive_site SLICE_X32Y5 SLICEM internal 50)
		(primitive_site SLICE_X33Y5 SLICEL internal 45)
	)
	(tile 82 57 INT_X21Y5 INT 1
		(primitive_site TIEOFF_X21Y5 TIEOFF internal 3)
	)
	(tile 82 58 CLBLL_X21Y5 CLBLL 2
		(primitive_site SLICE_X34Y5 SLICEL internal 45)
		(primitive_site SLICE_X35Y5 SLICEL internal 45)
	)
	(tile 82 59 CFG_VBRK_X21Y5 CFG_VBRK 0
	)
	(tile 82 60 INT_X22Y5 INT 1
		(primitive_site TIEOFF_X22Y5 TIEOFF internal 3)
	)
	(tile 82 61 CLBLM_X22Y5 CLBLM 2
		(primitive_site SLICE_X36Y5 SLICEM internal 50)
		(primitive_site SLICE_X37Y5 SLICEL internal 45)
	)
	(tile 82 62 INT_X23Y5 INT 1
		(primitive_site TIEOFF_X23Y5 TIEOFF internal 3)
	)
	(tile 82 63 CLBLL_X23Y5 CLBLL 2
		(primitive_site SLICE_X38Y5 SLICEL internal 45)
		(primitive_site SLICE_X39Y5 SLICEL internal 45)
	)
	(tile 82 64 INT_X24Y5 INT 1
		(primitive_site TIEOFF_X24Y5 TIEOFF internal 3)
	)
	(tile 82 65 CLBLM_X24Y5 CLBLM 2
		(primitive_site SLICE_X40Y5 SLICEM internal 50)
		(primitive_site SLICE_X41Y5 SLICEL internal 45)
	)
	(tile 82 66 INT_X25Y5 INT 1
		(primitive_site TIEOFF_X25Y5 TIEOFF internal 3)
	)
	(tile 82 67 CLBLL_X25Y5 CLBLL 2
		(primitive_site SLICE_X42Y5 SLICEL internal 45)
		(primitive_site SLICE_X43Y5 SLICEL internal 45)
	)
	(tile 82 68 CFG_VBRK_X25Y5 CFG_VBRK 0
	)
	(tile 82 69 INT_X26Y5 INT 1
		(primitive_site TIEOFF_X26Y5 TIEOFF internal 3)
	)
	(tile 82 70 INT_INTERFACE_X26Y5 INT_INTERFACE 0
	)
	(tile 82 71 BRAM_X26Y5 BRAM 1
		(primitive_site RAMB36_X1Y1 RAMBFIFO36 internal 343)
	)
	(tile 82 72 INT_X27Y5 INT 1
		(primitive_site TIEOFF_X27Y5 TIEOFF internal 3)
	)
	(tile 82 73 CLBLM_X27Y5 CLBLM 2
		(primitive_site SLICE_X44Y5 SLICEM internal 50)
		(primitive_site SLICE_X45Y5 SLICEL internal 45)
	)
	(tile 82 74 INT_X28Y5 INT 1
		(primitive_site TIEOFF_X28Y5 TIEOFF internal 3)
	)
	(tile 82 75 CLBLL_X28Y5 CLBLL 2
		(primitive_site SLICE_X46Y5 SLICEL internal 45)
		(primitive_site SLICE_X47Y5 SLICEL internal 45)
	)
	(tile 82 76 INT_X29Y5 INT 1
		(primitive_site TIEOFF_X29Y5 TIEOFF internal 3)
	)
	(tile 82 77 CLBLM_X29Y5 CLBLM 2
		(primitive_site SLICE_X48Y5 SLICEM internal 50)
		(primitive_site SLICE_X49Y5 SLICEL internal 45)
	)
	(tile 82 78 INT_X30Y5 INT 1
		(primitive_site TIEOFF_X30Y5 TIEOFF internal 3)
	)
	(tile 82 79 CLBLL_X30Y5 CLBLL 2
		(primitive_site SLICE_X50Y5 SLICEL internal 45)
		(primitive_site SLICE_X51Y5 SLICEL internal 45)
	)
	(tile 82 80 CFG_VBRK_X30Y5 CFG_VBRK 0
	)
	(tile 82 81 INT_X31Y5 INT 1
		(primitive_site TIEOFF_X31Y5 TIEOFF internal 3)
	)
	(tile 82 82 INT_INTERFACE_X31Y5 INT_INTERFACE 0
	)
	(tile 82 83 INT_BUFS_L_X31Y5 INT_BUFS_L 0
	)
	(tile 82 84 IOI_X31Y5 IOI 6
		(primitive_site OLOGIC_X2Y10 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y10 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y10 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y11 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y11 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y11 ILOGIC internal 24)
	)
	(tile 82 85 RIOB_X31Y5 RIOB 2
		(primitive_site IOB_X2Y10 IOBS unbonded 7)
		(primitive_site IOB_X2Y11 IOBM unbonded 7)
	)
	(tile 82 86 INT_BUFS_R_X32Y5 INT_BUFS_R 0
	)
	(tile 82 87 CFG_VBRK_X32Y5 CFG_VBRK 0
	)
	(tile 82 88 INT_X32Y5 INT 1
		(primitive_site TIEOFF_X32Y5 TIEOFF internal 3)
	)
	(tile 82 89 CLBLM_X32Y5 CLBLM 2
		(primitive_site SLICE_X52Y5 SLICEM internal 50)
		(primitive_site SLICE_X53Y5 SLICEL internal 45)
	)
	(tile 82 90 INT_X33Y5 INT 1
		(primitive_site TIEOFF_X33Y5 TIEOFF internal 3)
	)
	(tile 82 91 CLBLL_X33Y5 CLBLL 2
		(primitive_site SLICE_X54Y5 SLICEL internal 45)
		(primitive_site SLICE_X55Y5 SLICEL internal 45)
	)
	(tile 82 92 INT_X34Y5 INT 1
		(primitive_site TIEOFF_X34Y5 TIEOFF internal 3)
	)
	(tile 82 93 CLBLM_X34Y5 CLBLM 2
		(primitive_site SLICE_X56Y5 SLICEM internal 50)
		(primitive_site SLICE_X57Y5 SLICEL internal 45)
	)
	(tile 82 94 INT_X35Y5 INT 1
		(primitive_site TIEOFF_X35Y5 TIEOFF internal 3)
	)
	(tile 82 95 CLBLL_X35Y5 CLBLL 2
		(primitive_site SLICE_X58Y5 SLICEL internal 45)
		(primitive_site SLICE_X59Y5 SLICEL internal 45)
	)
	(tile 82 96 INT_X36Y5 INT 1
		(primitive_site TIEOFF_X36Y5 TIEOFF internal 3)
	)
	(tile 82 97 PCIE_INT_INTERFACE_X36Y5 PCIE_INT_INTERFACE 0
	)
	(tile 82 98 NULL_X98Y6 NULL 0
	)
	(tile 82 99 CFG_VBRK_X36Y5 CFG_VBRK 0
	)
	(tile 82 100 INT_X37Y5 INT 1
		(primitive_site TIEOFF_X37Y5 TIEOFF internal 3)
	)
	(tile 82 101 GTP_INT_INTERFACE_X37Y5 GTP_INT_INTERFACE 0
	)
	(tile 82 102 R_TERM_INT_X37Y5 R_TERM_INT 0
	)
	(tile 82 103 NULL_X103Y6 NULL 0
	)
	(tile 83 0 LIOB_X0Y4 LIOB 2
		(primitive_site U10 IOBS bonded 7)
		(primitive_site V10 IOBM bonded 7)
	)
	(tile 83 1 L_TERM_INT_X0Y4 L_TERM_INT 0
	)
	(tile 83 2 INT_X0Y4 INT 1
		(primitive_site TIEOFF_X0Y4 TIEOFF internal 3)
	)
	(tile 83 3 INT_INTERFACE_X0Y4 INT_INTERFACE 0
	)
	(tile 83 4 IOI_X0Y4 IOI 6
		(primitive_site OLOGIC_X0Y8 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y8 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y8 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y9 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y9 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y9 ILOGIC internal 24)
	)
	(tile 83 5 INT_X1Y4 INT 1
		(primitive_site TIEOFF_X1Y4 TIEOFF internal 3)
	)
	(tile 83 6 CLBLM_X1Y4 CLBLM 2
		(primitive_site SLICE_X0Y4 SLICEM internal 50)
		(primitive_site SLICE_X1Y4 SLICEL internal 45)
	)
	(tile 83 7 INT_X2Y4 INT 1
		(primitive_site TIEOFF_X2Y4 TIEOFF internal 3)
	)
	(tile 83 8 CLBLL_X2Y4 CLBLL 2
		(primitive_site SLICE_X2Y4 SLICEL internal 45)
		(primitive_site SLICE_X3Y4 SLICEL internal 45)
	)
	(tile 83 9 CFG_VBRK_X2Y4 CFG_VBRK 0
	)
	(tile 83 10 INT_X3Y4 INT 1
		(primitive_site TIEOFF_X3Y4 TIEOFF internal 3)
	)
	(tile 83 11 CLBLM_X3Y4 CLBLM 2
		(primitive_site SLICE_X4Y4 SLICEM internal 50)
		(primitive_site SLICE_X5Y4 SLICEL internal 45)
	)
	(tile 83 12 INT_X4Y4 INT 1
		(primitive_site TIEOFF_X4Y4 TIEOFF internal 3)
	)
	(tile 83 13 CLBLL_X4Y4 CLBLL 2
		(primitive_site SLICE_X6Y4 SLICEL internal 45)
		(primitive_site SLICE_X7Y4 SLICEL internal 45)
	)
	(tile 83 14 INT_X5Y4 INT 1
		(primitive_site TIEOFF_X5Y4 TIEOFF internal 3)
	)
	(tile 83 15 INT_INTERFACE_X5Y4 INT_INTERFACE 0
	)
	(tile 83 16 NULL_X16Y5 NULL 0
	)
	(tile 83 17 CFG_VBRK_X5Y4 CFG_VBRK 0
	)
	(tile 83 18 INT_X6Y4 INT 1
		(primitive_site TIEOFF_X6Y4 TIEOFF internal 3)
	)
	(tile 83 19 CLBLM_X6Y4 CLBLM 2
		(primitive_site SLICE_X8Y4 SLICEM internal 50)
		(primitive_site SLICE_X9Y4 SLICEL internal 45)
	)
	(tile 83 20 INT_X7Y4 INT 1
		(primitive_site TIEOFF_X7Y4 TIEOFF internal 3)
	)
	(tile 83 21 CLBLM_X7Y4 CLBLM 2
		(primitive_site SLICE_X10Y4 SLICEM internal 50)
		(primitive_site SLICE_X11Y4 SLICEL internal 45)
	)
	(tile 83 22 INT_X8Y4 INT 1
		(primitive_site TIEOFF_X8Y4 TIEOFF internal 3)
	)
	(tile 83 23 INT_INTERFACE_X8Y4 INT_INTERFACE 0
	)
	(tile 83 24 NULL_X24Y5 NULL 0
	)
	(tile 83 25 CFG_VBRK_X8Y4 CFG_VBRK 0
	)
	(tile 83 26 INT_X9Y4 INT 1
		(primitive_site TIEOFF_X9Y4 TIEOFF internal 3)
	)
	(tile 83 27 CLBLM_X9Y4 CLBLM 2
		(primitive_site SLICE_X12Y4 SLICEM internal 50)
		(primitive_site SLICE_X13Y4 SLICEL internal 45)
	)
	(tile 83 28 INT_X10Y4 INT 1
		(primitive_site TIEOFF_X10Y4 TIEOFF internal 3)
	)
	(tile 83 29 CLBLL_X10Y4 CLBLL 2
		(primitive_site SLICE_X14Y4 SLICEL internal 45)
		(primitive_site SLICE_X15Y4 SLICEL internal 45)
	)
	(tile 83 30 INT_X11Y4 INT 1
		(primitive_site TIEOFF_X11Y4 TIEOFF internal 3)
	)
	(tile 83 31 CLBLM_X11Y4 CLBLM 2
		(primitive_site SLICE_X16Y4 SLICEM internal 50)
		(primitive_site SLICE_X17Y4 SLICEL internal 45)
	)
	(tile 83 32 INT_X12Y4 INT 1
		(primitive_site TIEOFF_X12Y4 TIEOFF internal 3)
	)
	(tile 83 33 CLBLL_X12Y4 CLBLL 2
		(primitive_site SLICE_X18Y4 SLICEL internal 45)
		(primitive_site SLICE_X19Y4 SLICEL internal 45)
	)
	(tile 83 34 CFG_VBRK_X12Y4 CFG_VBRK 0
	)
	(tile 83 35 INT_X13Y4 INT 1
		(primitive_site TIEOFF_X13Y4 TIEOFF internal 3)
	)
	(tile 83 36 CLBLM_X13Y4 CLBLM 2
		(primitive_site SLICE_X20Y4 SLICEM internal 50)
		(primitive_site SLICE_X21Y4 SLICEL internal 45)
	)
	(tile 83 37 INT_X14Y4 INT 1
		(primitive_site TIEOFF_X14Y4 TIEOFF internal 3)
	)
	(tile 83 38 CLBLL_X14Y4 CLBLL 2
		(primitive_site SLICE_X22Y4 SLICEL internal 45)
		(primitive_site SLICE_X23Y4 SLICEL internal 45)
	)
	(tile 83 39 INT_X15Y4 INT 1
		(primitive_site TIEOFF_X15Y4 TIEOFF internal 3)
	)
	(tile 83 40 CLBLM_X15Y4 CLBLM 2
		(primitive_site SLICE_X24Y4 SLICEM internal 50)
		(primitive_site SLICE_X25Y4 SLICEL internal 45)
	)
	(tile 83 41 INT_X16Y4 INT 1
		(primitive_site TIEOFF_X16Y4 TIEOFF internal 3)
	)
	(tile 83 42 CLBLL_X16Y4 CLBLL 2
		(primitive_site SLICE_X26Y4 SLICEL internal 45)
		(primitive_site SLICE_X27Y4 SLICEL internal 45)
	)
	(tile 83 43 CFG_VBRK_X16Y4 CFG_VBRK 0
	)
	(tile 83 44 INT_X17Y4 INT 1
		(primitive_site TIEOFF_X17Y4 TIEOFF internal 3)
	)
	(tile 83 45 INT_INTERFACE_X17Y4 INT_INTERFACE 0
	)
	(tile 83 46 INT_BUFS_L_X17Y4 INT_BUFS_L 0
	)
	(tile 83 47 NULL_X47Y5 NULL 0
	)
	(tile 83 48 NULL_X48Y5 NULL 0
	)
	(tile 83 49 NULL_X49Y5 NULL 0
	)
	(tile 83 50 INT_BUFS_R_X18Y4 INT_BUFS_R 0
	)
	(tile 83 51 INT_X18Y4 INT 1
		(primitive_site TIEOFF_X18Y4 TIEOFF internal 3)
	)
	(tile 83 52 CLBLM_X18Y4 CLBLM 2
		(primitive_site SLICE_X28Y4 SLICEM internal 50)
		(primitive_site SLICE_X29Y4 SLICEL internal 45)
	)
	(tile 83 53 INT_X19Y4 INT 1
		(primitive_site TIEOFF_X19Y4 TIEOFF internal 3)
	)
	(tile 83 54 CLBLL_X19Y4 CLBLL 2
		(primitive_site SLICE_X30Y4 SLICEL internal 45)
		(primitive_site SLICE_X31Y4 SLICEL internal 45)
	)
	(tile 83 55 INT_X20Y4 INT 1
		(primitive_site TIEOFF_X20Y4 TIEOFF internal 3)
	)
	(tile 83 56 CLBLM_X20Y4 CLBLM 2
		(primitive_site SLICE_X32Y4 SLICEM internal 50)
		(primitive_site SLICE_X33Y4 SLICEL internal 45)
	)
	(tile 83 57 INT_X21Y4 INT 1
		(primitive_site TIEOFF_X21Y4 TIEOFF internal 3)
	)
	(tile 83 58 CLBLL_X21Y4 CLBLL 2
		(primitive_site SLICE_X34Y4 SLICEL internal 45)
		(primitive_site SLICE_X35Y4 SLICEL internal 45)
	)
	(tile 83 59 CFG_VBRK_X21Y4 CFG_VBRK 0
	)
	(tile 83 60 INT_X22Y4 INT 1
		(primitive_site TIEOFF_X22Y4 TIEOFF internal 3)
	)
	(tile 83 61 CLBLM_X22Y4 CLBLM 2
		(primitive_site SLICE_X36Y4 SLICEM internal 50)
		(primitive_site SLICE_X37Y4 SLICEL internal 45)
	)
	(tile 83 62 INT_X23Y4 INT 1
		(primitive_site TIEOFF_X23Y4 TIEOFF internal 3)
	)
	(tile 83 63 CLBLL_X23Y4 CLBLL 2
		(primitive_site SLICE_X38Y4 SLICEL internal 45)
		(primitive_site SLICE_X39Y4 SLICEL internal 45)
	)
	(tile 83 64 INT_X24Y4 INT 1
		(primitive_site TIEOFF_X24Y4 TIEOFF internal 3)
	)
	(tile 83 65 CLBLM_X24Y4 CLBLM 2
		(primitive_site SLICE_X40Y4 SLICEM internal 50)
		(primitive_site SLICE_X41Y4 SLICEL internal 45)
	)
	(tile 83 66 INT_X25Y4 INT 1
		(primitive_site TIEOFF_X25Y4 TIEOFF internal 3)
	)
	(tile 83 67 CLBLL_X25Y4 CLBLL 2
		(primitive_site SLICE_X42Y4 SLICEL internal 45)
		(primitive_site SLICE_X43Y4 SLICEL internal 45)
	)
	(tile 83 68 CFG_VBRK_X25Y4 CFG_VBRK 0
	)
	(tile 83 69 INT_X26Y4 INT 1
		(primitive_site TIEOFF_X26Y4 TIEOFF internal 3)
	)
	(tile 83 70 INT_INTERFACE_X26Y4 INT_INTERFACE 0
	)
	(tile 83 71 NULL_X71Y5 NULL 0
	)
	(tile 83 72 INT_X27Y4 INT 1
		(primitive_site TIEOFF_X27Y4 TIEOFF internal 3)
	)
	(tile 83 73 CLBLM_X27Y4 CLBLM 2
		(primitive_site SLICE_X44Y4 SLICEM internal 50)
		(primitive_site SLICE_X45Y4 SLICEL internal 45)
	)
	(tile 83 74 INT_X28Y4 INT 1
		(primitive_site TIEOFF_X28Y4 TIEOFF internal 3)
	)
	(tile 83 75 CLBLL_X28Y4 CLBLL 2
		(primitive_site SLICE_X46Y4 SLICEL internal 45)
		(primitive_site SLICE_X47Y4 SLICEL internal 45)
	)
	(tile 83 76 INT_X29Y4 INT 1
		(primitive_site TIEOFF_X29Y4 TIEOFF internal 3)
	)
	(tile 83 77 CLBLM_X29Y4 CLBLM 2
		(primitive_site SLICE_X48Y4 SLICEM internal 50)
		(primitive_site SLICE_X49Y4 SLICEL internal 45)
	)
	(tile 83 78 INT_X30Y4 INT 1
		(primitive_site TIEOFF_X30Y4 TIEOFF internal 3)
	)
	(tile 83 79 CLBLL_X30Y4 CLBLL 2
		(primitive_site SLICE_X50Y4 SLICEL internal 45)
		(primitive_site SLICE_X51Y4 SLICEL internal 45)
	)
	(tile 83 80 CFG_VBRK_X30Y4 CFG_VBRK 0
	)
	(tile 83 81 INT_X31Y4 INT 1
		(primitive_site TIEOFF_X31Y4 TIEOFF internal 3)
	)
	(tile 83 82 INT_INTERFACE_X31Y4 INT_INTERFACE 0
	)
	(tile 83 83 INT_BUFS_L_X31Y4 INT_BUFS_L 0
	)
	(tile 83 84 IOI_X31Y4 IOI 6
		(primitive_site OLOGIC_X2Y8 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y8 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y8 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y9 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y9 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y9 ILOGIC internal 24)
	)
	(tile 83 85 RIOB_X31Y4 RIOB 2
		(primitive_site IOB_X2Y8 IOBS unbonded 7)
		(primitive_site IOB_X2Y9 IOBM unbonded 7)
	)
	(tile 83 86 INT_BUFS_R_X32Y4 INT_BUFS_R 0
	)
	(tile 83 87 CFG_VBRK_X32Y4 CFG_VBRK 0
	)
	(tile 83 88 INT_X32Y4 INT 1
		(primitive_site TIEOFF_X32Y4 TIEOFF internal 3)
	)
	(tile 83 89 CLBLM_X32Y4 CLBLM 2
		(primitive_site SLICE_X52Y4 SLICEM internal 50)
		(primitive_site SLICE_X53Y4 SLICEL internal 45)
	)
	(tile 83 90 INT_X33Y4 INT 1
		(primitive_site TIEOFF_X33Y4 TIEOFF internal 3)
	)
	(tile 83 91 CLBLL_X33Y4 CLBLL 2
		(primitive_site SLICE_X54Y4 SLICEL internal 45)
		(primitive_site SLICE_X55Y4 SLICEL internal 45)
	)
	(tile 83 92 INT_X34Y4 INT 1
		(primitive_site TIEOFF_X34Y4 TIEOFF internal 3)
	)
	(tile 83 93 CLBLM_X34Y4 CLBLM 2
		(primitive_site SLICE_X56Y4 SLICEM internal 50)
		(primitive_site SLICE_X57Y4 SLICEL internal 45)
	)
	(tile 83 94 INT_X35Y4 INT 1
		(primitive_site TIEOFF_X35Y4 TIEOFF internal 3)
	)
	(tile 83 95 CLBLL_X35Y4 CLBLL 2
		(primitive_site SLICE_X58Y4 SLICEL internal 45)
		(primitive_site SLICE_X59Y4 SLICEL internal 45)
	)
	(tile 83 96 INT_X36Y4 INT 1
		(primitive_site TIEOFF_X36Y4 TIEOFF internal 3)
	)
	(tile 83 97 PCIE_INT_INTERFACE_X36Y4 PCIE_INT_INTERFACE 0
	)
	(tile 83 98 NULL_X98Y5 NULL 0
	)
	(tile 83 99 CFG_VBRK_X36Y4 CFG_VBRK 0
	)
	(tile 83 100 INT_X37Y4 INT 1
		(primitive_site TIEOFF_X37Y4 TIEOFF internal 3)
	)
	(tile 83 101 GTP_INT_INTERFACE_X37Y4 GTP_INT_INTERFACE 0
	)
	(tile 83 102 R_TERM_INT_X37Y4 R_TERM_INT 0
	)
	(tile 83 103 NULL_X103Y5 NULL 0
	)
	(tile 84 0 LIOB_X0Y3 LIOB 2
		(primitive_site T13 IOBS bonded 7)
		(primitive_site U14 IOBM bonded 7)
	)
	(tile 84 1 L_TERM_INT_X0Y3 L_TERM_INT 0
	)
	(tile 84 2 INT_X0Y3 INT 1
		(primitive_site TIEOFF_X0Y3 TIEOFF internal 3)
	)
	(tile 84 3 INT_INTERFACE_X0Y3 INT_INTERFACE 0
	)
	(tile 84 4 IOI_X0Y3 IOI 6
		(primitive_site OLOGIC_X0Y6 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y6 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y6 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y7 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y7 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y7 ILOGIC internal 24)
	)
	(tile 84 5 INT_X1Y3 INT 1
		(primitive_site TIEOFF_X1Y3 TIEOFF internal 3)
	)
	(tile 84 6 CLBLM_X1Y3 CLBLM 2
		(primitive_site SLICE_X0Y3 SLICEM internal 50)
		(primitive_site SLICE_X1Y3 SLICEL internal 45)
	)
	(tile 84 7 INT_X2Y3 INT 1
		(primitive_site TIEOFF_X2Y3 TIEOFF internal 3)
	)
	(tile 84 8 CLBLL_X2Y3 CLBLL 2
		(primitive_site SLICE_X2Y3 SLICEL internal 45)
		(primitive_site SLICE_X3Y3 SLICEL internal 45)
	)
	(tile 84 9 CFG_VBRK_X2Y3 CFG_VBRK 0
	)
	(tile 84 10 INT_X3Y3 INT 1
		(primitive_site TIEOFF_X3Y3 TIEOFF internal 3)
	)
	(tile 84 11 CLBLM_X3Y3 CLBLM 2
		(primitive_site SLICE_X4Y3 SLICEM internal 50)
		(primitive_site SLICE_X5Y3 SLICEL internal 45)
	)
	(tile 84 12 INT_X4Y3 INT 1
		(primitive_site TIEOFF_X4Y3 TIEOFF internal 3)
	)
	(tile 84 13 CLBLL_X4Y3 CLBLL 2
		(primitive_site SLICE_X6Y3 SLICEL internal 45)
		(primitive_site SLICE_X7Y3 SLICEL internal 45)
	)
	(tile 84 14 INT_X5Y3 INT 1
		(primitive_site TIEOFF_X5Y3 TIEOFF internal 3)
	)
	(tile 84 15 INT_INTERFACE_X5Y3 INT_INTERFACE 0
	)
	(tile 84 16 NULL_X16Y4 NULL 0
	)
	(tile 84 17 CFG_VBRK_X5Y3 CFG_VBRK 0
	)
	(tile 84 18 INT_X6Y3 INT 1
		(primitive_site TIEOFF_X6Y3 TIEOFF internal 3)
	)
	(tile 84 19 CLBLM_X6Y3 CLBLM 2
		(primitive_site SLICE_X8Y3 SLICEM internal 50)
		(primitive_site SLICE_X9Y3 SLICEL internal 45)
	)
	(tile 84 20 INT_X7Y3 INT 1
		(primitive_site TIEOFF_X7Y3 TIEOFF internal 3)
	)
	(tile 84 21 CLBLM_X7Y3 CLBLM 2
		(primitive_site SLICE_X10Y3 SLICEM internal 50)
		(primitive_site SLICE_X11Y3 SLICEL internal 45)
	)
	(tile 84 22 INT_X8Y3 INT 1
		(primitive_site TIEOFF_X8Y3 TIEOFF internal 3)
	)
	(tile 84 23 INT_INTERFACE_X8Y3 INT_INTERFACE 0
	)
	(tile 84 24 NULL_X24Y4 NULL 0
	)
	(tile 84 25 CFG_VBRK_X8Y3 CFG_VBRK 0
	)
	(tile 84 26 INT_X9Y3 INT 1
		(primitive_site TIEOFF_X9Y3 TIEOFF internal 3)
	)
	(tile 84 27 CLBLM_X9Y3 CLBLM 2
		(primitive_site SLICE_X12Y3 SLICEM internal 50)
		(primitive_site SLICE_X13Y3 SLICEL internal 45)
	)
	(tile 84 28 INT_X10Y3 INT 1
		(primitive_site TIEOFF_X10Y3 TIEOFF internal 3)
	)
	(tile 84 29 CLBLL_X10Y3 CLBLL 2
		(primitive_site SLICE_X14Y3 SLICEL internal 45)
		(primitive_site SLICE_X15Y3 SLICEL internal 45)
	)
	(tile 84 30 INT_X11Y3 INT 1
		(primitive_site TIEOFF_X11Y3 TIEOFF internal 3)
	)
	(tile 84 31 CLBLM_X11Y3 CLBLM 2
		(primitive_site SLICE_X16Y3 SLICEM internal 50)
		(primitive_site SLICE_X17Y3 SLICEL internal 45)
	)
	(tile 84 32 INT_X12Y3 INT 1
		(primitive_site TIEOFF_X12Y3 TIEOFF internal 3)
	)
	(tile 84 33 CLBLL_X12Y3 CLBLL 2
		(primitive_site SLICE_X18Y3 SLICEL internal 45)
		(primitive_site SLICE_X19Y3 SLICEL internal 45)
	)
	(tile 84 34 CFG_VBRK_X12Y3 CFG_VBRK 0
	)
	(tile 84 35 INT_X13Y3 INT 1
		(primitive_site TIEOFF_X13Y3 TIEOFF internal 3)
	)
	(tile 84 36 CLBLM_X13Y3 CLBLM 2
		(primitive_site SLICE_X20Y3 SLICEM internal 50)
		(primitive_site SLICE_X21Y3 SLICEL internal 45)
	)
	(tile 84 37 INT_X14Y3 INT 1
		(primitive_site TIEOFF_X14Y3 TIEOFF internal 3)
	)
	(tile 84 38 CLBLL_X14Y3 CLBLL 2
		(primitive_site SLICE_X22Y3 SLICEL internal 45)
		(primitive_site SLICE_X23Y3 SLICEL internal 45)
	)
	(tile 84 39 INT_X15Y3 INT 1
		(primitive_site TIEOFF_X15Y3 TIEOFF internal 3)
	)
	(tile 84 40 CLBLM_X15Y3 CLBLM 2
		(primitive_site SLICE_X24Y3 SLICEM internal 50)
		(primitive_site SLICE_X25Y3 SLICEL internal 45)
	)
	(tile 84 41 INT_X16Y3 INT 1
		(primitive_site TIEOFF_X16Y3 TIEOFF internal 3)
	)
	(tile 84 42 CLBLL_X16Y3 CLBLL 2
		(primitive_site SLICE_X26Y3 SLICEL internal 45)
		(primitive_site SLICE_X27Y3 SLICEL internal 45)
	)
	(tile 84 43 CFG_VBRK_X16Y3 CFG_VBRK 0
	)
	(tile 84 44 INT_X17Y3 INT 1
		(primitive_site TIEOFF_X17Y3 TIEOFF internal 3)
	)
	(tile 84 45 INT_INTERFACE_X17Y3 INT_INTERFACE 0
	)
	(tile 84 46 INT_BUFS_L_X17Y3 INT_BUFS_L 0
	)
	(tile 84 47 NULL_X47Y4 NULL 0
	)
	(tile 84 48 NULL_X48Y4 NULL 0
	)
	(tile 84 49 NULL_X49Y4 NULL 0
	)
	(tile 84 50 INT_BUFS_R_X18Y3 INT_BUFS_R 0
	)
	(tile 84 51 INT_X18Y3 INT 1
		(primitive_site TIEOFF_X18Y3 TIEOFF internal 3)
	)
	(tile 84 52 CLBLM_X18Y3 CLBLM 2
		(primitive_site SLICE_X28Y3 SLICEM internal 50)
		(primitive_site SLICE_X29Y3 SLICEL internal 45)
	)
	(tile 84 53 INT_X19Y3 INT 1
		(primitive_site TIEOFF_X19Y3 TIEOFF internal 3)
	)
	(tile 84 54 CLBLL_X19Y3 CLBLL 2
		(primitive_site SLICE_X30Y3 SLICEL internal 45)
		(primitive_site SLICE_X31Y3 SLICEL internal 45)
	)
	(tile 84 55 INT_X20Y3 INT 1
		(primitive_site TIEOFF_X20Y3 TIEOFF internal 3)
	)
	(tile 84 56 CLBLM_X20Y3 CLBLM 2
		(primitive_site SLICE_X32Y3 SLICEM internal 50)
		(primitive_site SLICE_X33Y3 SLICEL internal 45)
	)
	(tile 84 57 INT_X21Y3 INT 1
		(primitive_site TIEOFF_X21Y3 TIEOFF internal 3)
	)
	(tile 84 58 CLBLL_X21Y3 CLBLL 2
		(primitive_site SLICE_X34Y3 SLICEL internal 45)
		(primitive_site SLICE_X35Y3 SLICEL internal 45)
	)
	(tile 84 59 CFG_VBRK_X21Y3 CFG_VBRK 0
	)
	(tile 84 60 INT_X22Y3 INT 1
		(primitive_site TIEOFF_X22Y3 TIEOFF internal 3)
	)
	(tile 84 61 CLBLM_X22Y3 CLBLM 2
		(primitive_site SLICE_X36Y3 SLICEM internal 50)
		(primitive_site SLICE_X37Y3 SLICEL internal 45)
	)
	(tile 84 62 INT_X23Y3 INT 1
		(primitive_site TIEOFF_X23Y3 TIEOFF internal 3)
	)
	(tile 84 63 CLBLL_X23Y3 CLBLL 2
		(primitive_site SLICE_X38Y3 SLICEL internal 45)
		(primitive_site SLICE_X39Y3 SLICEL internal 45)
	)
	(tile 84 64 INT_X24Y3 INT 1
		(primitive_site TIEOFF_X24Y3 TIEOFF internal 3)
	)
	(tile 84 65 CLBLM_X24Y3 CLBLM 2
		(primitive_site SLICE_X40Y3 SLICEM internal 50)
		(primitive_site SLICE_X41Y3 SLICEL internal 45)
	)
	(tile 84 66 INT_X25Y3 INT 1
		(primitive_site TIEOFF_X25Y3 TIEOFF internal 3)
	)
	(tile 84 67 CLBLL_X25Y3 CLBLL 2
		(primitive_site SLICE_X42Y3 SLICEL internal 45)
		(primitive_site SLICE_X43Y3 SLICEL internal 45)
	)
	(tile 84 68 CFG_VBRK_X25Y3 CFG_VBRK 0
	)
	(tile 84 69 INT_X26Y3 INT 1
		(primitive_site TIEOFF_X26Y3 TIEOFF internal 3)
	)
	(tile 84 70 INT_INTERFACE_X26Y3 INT_INTERFACE 0
	)
	(tile 84 71 NULL_X71Y4 NULL 0
	)
	(tile 84 72 INT_X27Y3 INT 1
		(primitive_site TIEOFF_X27Y3 TIEOFF internal 3)
	)
	(tile 84 73 CLBLM_X27Y3 CLBLM 2
		(primitive_site SLICE_X44Y3 SLICEM internal 50)
		(primitive_site SLICE_X45Y3 SLICEL internal 45)
	)
	(tile 84 74 INT_X28Y3 INT 1
		(primitive_site TIEOFF_X28Y3 TIEOFF internal 3)
	)
	(tile 84 75 CLBLL_X28Y3 CLBLL 2
		(primitive_site SLICE_X46Y3 SLICEL internal 45)
		(primitive_site SLICE_X47Y3 SLICEL internal 45)
	)
	(tile 84 76 INT_X29Y3 INT 1
		(primitive_site TIEOFF_X29Y3 TIEOFF internal 3)
	)
	(tile 84 77 CLBLM_X29Y3 CLBLM 2
		(primitive_site SLICE_X48Y3 SLICEM internal 50)
		(primitive_site SLICE_X49Y3 SLICEL internal 45)
	)
	(tile 84 78 INT_X30Y3 INT 1
		(primitive_site TIEOFF_X30Y3 TIEOFF internal 3)
	)
	(tile 84 79 CLBLL_X30Y3 CLBLL 2
		(primitive_site SLICE_X50Y3 SLICEL internal 45)
		(primitive_site SLICE_X51Y3 SLICEL internal 45)
	)
	(tile 84 80 CFG_VBRK_X30Y3 CFG_VBRK 0
	)
	(tile 84 81 INT_X31Y3 INT 1
		(primitive_site TIEOFF_X31Y3 TIEOFF internal 3)
	)
	(tile 84 82 INT_INTERFACE_X31Y3 INT_INTERFACE 0
	)
	(tile 84 83 INT_BUFS_L_X31Y3 INT_BUFS_L 0
	)
	(tile 84 84 IOI_X31Y3 IOI 6
		(primitive_site OLOGIC_X2Y6 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y6 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y6 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y7 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y7 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y7 ILOGIC internal 24)
	)
	(tile 84 85 RIOB_X31Y3 RIOB 2
		(primitive_site IOB_X2Y6 IOBS unbonded 7)
		(primitive_site IOB_X2Y7 IOBM unbonded 7)
	)
	(tile 84 86 INT_BUFS_R_X32Y3 INT_BUFS_R 0
	)
	(tile 84 87 CFG_VBRK_X32Y3 CFG_VBRK 0
	)
	(tile 84 88 INT_X32Y3 INT 1
		(primitive_site TIEOFF_X32Y3 TIEOFF internal 3)
	)
	(tile 84 89 CLBLM_X32Y3 CLBLM 2
		(primitive_site SLICE_X52Y3 SLICEM internal 50)
		(primitive_site SLICE_X53Y3 SLICEL internal 45)
	)
	(tile 84 90 INT_X33Y3 INT 1
		(primitive_site TIEOFF_X33Y3 TIEOFF internal 3)
	)
	(tile 84 91 CLBLL_X33Y3 CLBLL 2
		(primitive_site SLICE_X54Y3 SLICEL internal 45)
		(primitive_site SLICE_X55Y3 SLICEL internal 45)
	)
	(tile 84 92 INT_X34Y3 INT 1
		(primitive_site TIEOFF_X34Y3 TIEOFF internal 3)
	)
	(tile 84 93 CLBLM_X34Y3 CLBLM 2
		(primitive_site SLICE_X56Y3 SLICEM internal 50)
		(primitive_site SLICE_X57Y3 SLICEL internal 45)
	)
	(tile 84 94 INT_X35Y3 INT 1
		(primitive_site TIEOFF_X35Y3 TIEOFF internal 3)
	)
	(tile 84 95 CLBLL_X35Y3 CLBLL 2
		(primitive_site SLICE_X58Y3 SLICEL internal 45)
		(primitive_site SLICE_X59Y3 SLICEL internal 45)
	)
	(tile 84 96 INT_X36Y3 INT 1
		(primitive_site TIEOFF_X36Y3 TIEOFF internal 3)
	)
	(tile 84 97 PCIE_INT_INTERFACE_X36Y3 PCIE_INT_INTERFACE 0
	)
	(tile 84 98 NULL_X98Y4 NULL 0
	)
	(tile 84 99 CFG_VBRK_X36Y3 CFG_VBRK 0
	)
	(tile 84 100 INT_X37Y3 INT 1
		(primitive_site TIEOFF_X37Y3 TIEOFF internal 3)
	)
	(tile 84 101 GTP_INT_INTERFACE_X37Y3 GTP_INT_INTERFACE 0
	)
	(tile 84 102 R_TERM_INT_X37Y3 R_TERM_INT 0
	)
	(tile 84 103 NULL_X103Y4 NULL 0
	)
	(tile 85 0 LIOB_X0Y2 LIOB 2
		(primitive_site P13 IOBS bonded 7)
		(primitive_site P12 IOBM bonded 7)
	)
	(tile 85 1 L_TERM_INT_X0Y2 L_TERM_INT 0
	)
	(tile 85 2 INT_X0Y2 INT 1
		(primitive_site TIEOFF_X0Y2 TIEOFF internal 3)
	)
	(tile 85 3 INT_INTERFACE_X0Y2 INT_INTERFACE 0
	)
	(tile 85 4 IOI_X0Y2 IOI 6
		(primitive_site OLOGIC_X0Y4 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y4 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y4 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y5 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y5 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y5 ILOGIC internal 24)
	)
	(tile 85 5 INT_X1Y2 INT 1
		(primitive_site TIEOFF_X1Y2 TIEOFF internal 3)
	)
	(tile 85 6 CLBLM_X1Y2 CLBLM 2
		(primitive_site SLICE_X0Y2 SLICEM internal 50)
		(primitive_site SLICE_X1Y2 SLICEL internal 45)
	)
	(tile 85 7 INT_X2Y2 INT 1
		(primitive_site TIEOFF_X2Y2 TIEOFF internal 3)
	)
	(tile 85 8 CLBLL_X2Y2 CLBLL 2
		(primitive_site SLICE_X2Y2 SLICEL internal 45)
		(primitive_site SLICE_X3Y2 SLICEL internal 45)
	)
	(tile 85 9 CFG_VBRK_X2Y2 CFG_VBRK 0
	)
	(tile 85 10 INT_X3Y2 INT 1
		(primitive_site TIEOFF_X3Y2 TIEOFF internal 3)
	)
	(tile 85 11 CLBLM_X3Y2 CLBLM 2
		(primitive_site SLICE_X4Y2 SLICEM internal 50)
		(primitive_site SLICE_X5Y2 SLICEL internal 45)
	)
	(tile 85 12 INT_X4Y2 INT 1
		(primitive_site TIEOFF_X4Y2 TIEOFF internal 3)
	)
	(tile 85 13 CLBLL_X4Y2 CLBLL 2
		(primitive_site SLICE_X6Y2 SLICEL internal 45)
		(primitive_site SLICE_X7Y2 SLICEL internal 45)
	)
	(tile 85 14 INT_X5Y2 INT 1
		(primitive_site TIEOFF_X5Y2 TIEOFF internal 3)
	)
	(tile 85 15 INT_INTERFACE_X5Y2 INT_INTERFACE 0
	)
	(tile 85 16 NULL_X16Y3 NULL 0
	)
	(tile 85 17 CFG_VBRK_X5Y2 CFG_VBRK 0
	)
	(tile 85 18 INT_X6Y2 INT 1
		(primitive_site TIEOFF_X6Y2 TIEOFF internal 3)
	)
	(tile 85 19 CLBLM_X6Y2 CLBLM 2
		(primitive_site SLICE_X8Y2 SLICEM internal 50)
		(primitive_site SLICE_X9Y2 SLICEL internal 45)
	)
	(tile 85 20 INT_X7Y2 INT 1
		(primitive_site TIEOFF_X7Y2 TIEOFF internal 3)
	)
	(tile 85 21 CLBLM_X7Y2 CLBLM 2
		(primitive_site SLICE_X10Y2 SLICEM internal 50)
		(primitive_site SLICE_X11Y2 SLICEL internal 45)
	)
	(tile 85 22 INT_X8Y2 INT 1
		(primitive_site TIEOFF_X8Y2 TIEOFF internal 3)
	)
	(tile 85 23 INT_INTERFACE_X8Y2 INT_INTERFACE 0
	)
	(tile 85 24 NULL_X24Y3 NULL 0
	)
	(tile 85 25 CFG_VBRK_X8Y2 CFG_VBRK 0
	)
	(tile 85 26 INT_X9Y2 INT 1
		(primitive_site TIEOFF_X9Y2 TIEOFF internal 3)
	)
	(tile 85 27 CLBLM_X9Y2 CLBLM 2
		(primitive_site SLICE_X12Y2 SLICEM internal 50)
		(primitive_site SLICE_X13Y2 SLICEL internal 45)
	)
	(tile 85 28 INT_X10Y2 INT 1
		(primitive_site TIEOFF_X10Y2 TIEOFF internal 3)
	)
	(tile 85 29 CLBLL_X10Y2 CLBLL 2
		(primitive_site SLICE_X14Y2 SLICEL internal 45)
		(primitive_site SLICE_X15Y2 SLICEL internal 45)
	)
	(tile 85 30 INT_X11Y2 INT 1
		(primitive_site TIEOFF_X11Y2 TIEOFF internal 3)
	)
	(tile 85 31 CLBLM_X11Y2 CLBLM 2
		(primitive_site SLICE_X16Y2 SLICEM internal 50)
		(primitive_site SLICE_X17Y2 SLICEL internal 45)
	)
	(tile 85 32 INT_X12Y2 INT 1
		(primitive_site TIEOFF_X12Y2 TIEOFF internal 3)
	)
	(tile 85 33 CLBLL_X12Y2 CLBLL 2
		(primitive_site SLICE_X18Y2 SLICEL internal 45)
		(primitive_site SLICE_X19Y2 SLICEL internal 45)
	)
	(tile 85 34 CFG_VBRK_X12Y2 CFG_VBRK 0
	)
	(tile 85 35 INT_X13Y2 INT 1
		(primitive_site TIEOFF_X13Y2 TIEOFF internal 3)
	)
	(tile 85 36 CLBLM_X13Y2 CLBLM 2
		(primitive_site SLICE_X20Y2 SLICEM internal 50)
		(primitive_site SLICE_X21Y2 SLICEL internal 45)
	)
	(tile 85 37 INT_X14Y2 INT 1
		(primitive_site TIEOFF_X14Y2 TIEOFF internal 3)
	)
	(tile 85 38 CLBLL_X14Y2 CLBLL 2
		(primitive_site SLICE_X22Y2 SLICEL internal 45)
		(primitive_site SLICE_X23Y2 SLICEL internal 45)
	)
	(tile 85 39 INT_X15Y2 INT 1
		(primitive_site TIEOFF_X15Y2 TIEOFF internal 3)
	)
	(tile 85 40 CLBLM_X15Y2 CLBLM 2
		(primitive_site SLICE_X24Y2 SLICEM internal 50)
		(primitive_site SLICE_X25Y2 SLICEL internal 45)
	)
	(tile 85 41 INT_X16Y2 INT 1
		(primitive_site TIEOFF_X16Y2 TIEOFF internal 3)
	)
	(tile 85 42 CLBLL_X16Y2 CLBLL 2
		(primitive_site SLICE_X26Y2 SLICEL internal 45)
		(primitive_site SLICE_X27Y2 SLICEL internal 45)
	)
	(tile 85 43 CFG_VBRK_X16Y2 CFG_VBRK 0
	)
	(tile 85 44 INT_X17Y2 INT 1
		(primitive_site TIEOFF_X17Y2 TIEOFF internal 3)
	)
	(tile 85 45 INT_INTERFACE_X17Y2 INT_INTERFACE 0
	)
	(tile 85 46 INT_BUFS_L_X17Y2 INT_BUFS_L 0
	)
	(tile 85 47 NULL_X47Y3 NULL 0
	)
	(tile 85 48 NULL_X48Y3 NULL 0
	)
	(tile 85 49 NULL_X49Y3 NULL 0
	)
	(tile 85 50 INT_BUFS_R_X18Y2 INT_BUFS_R 0
	)
	(tile 85 51 INT_X18Y2 INT 1
		(primitive_site TIEOFF_X18Y2 TIEOFF internal 3)
	)
	(tile 85 52 CLBLM_X18Y2 CLBLM 2
		(primitive_site SLICE_X28Y2 SLICEM internal 50)
		(primitive_site SLICE_X29Y2 SLICEL internal 45)
	)
	(tile 85 53 INT_X19Y2 INT 1
		(primitive_site TIEOFF_X19Y2 TIEOFF internal 3)
	)
	(tile 85 54 CLBLL_X19Y2 CLBLL 2
		(primitive_site SLICE_X30Y2 SLICEL internal 45)
		(primitive_site SLICE_X31Y2 SLICEL internal 45)
	)
	(tile 85 55 INT_X20Y2 INT 1
		(primitive_site TIEOFF_X20Y2 TIEOFF internal 3)
	)
	(tile 85 56 CLBLM_X20Y2 CLBLM 2
		(primitive_site SLICE_X32Y2 SLICEM internal 50)
		(primitive_site SLICE_X33Y2 SLICEL internal 45)
	)
	(tile 85 57 INT_X21Y2 INT 1
		(primitive_site TIEOFF_X21Y2 TIEOFF internal 3)
	)
	(tile 85 58 CLBLL_X21Y2 CLBLL 2
		(primitive_site SLICE_X34Y2 SLICEL internal 45)
		(primitive_site SLICE_X35Y2 SLICEL internal 45)
	)
	(tile 85 59 CFG_VBRK_X21Y2 CFG_VBRK 0
	)
	(tile 85 60 INT_X22Y2 INT 1
		(primitive_site TIEOFF_X22Y2 TIEOFF internal 3)
	)
	(tile 85 61 CLBLM_X22Y2 CLBLM 2
		(primitive_site SLICE_X36Y2 SLICEM internal 50)
		(primitive_site SLICE_X37Y2 SLICEL internal 45)
	)
	(tile 85 62 INT_X23Y2 INT 1
		(primitive_site TIEOFF_X23Y2 TIEOFF internal 3)
	)
	(tile 85 63 CLBLL_X23Y2 CLBLL 2
		(primitive_site SLICE_X38Y2 SLICEL internal 45)
		(primitive_site SLICE_X39Y2 SLICEL internal 45)
	)
	(tile 85 64 INT_X24Y2 INT 1
		(primitive_site TIEOFF_X24Y2 TIEOFF internal 3)
	)
	(tile 85 65 CLBLM_X24Y2 CLBLM 2
		(primitive_site SLICE_X40Y2 SLICEM internal 50)
		(primitive_site SLICE_X41Y2 SLICEL internal 45)
	)
	(tile 85 66 INT_X25Y2 INT 1
		(primitive_site TIEOFF_X25Y2 TIEOFF internal 3)
	)
	(tile 85 67 CLBLL_X25Y2 CLBLL 2
		(primitive_site SLICE_X42Y2 SLICEL internal 45)
		(primitive_site SLICE_X43Y2 SLICEL internal 45)
	)
	(tile 85 68 CFG_VBRK_X25Y2 CFG_VBRK 0
	)
	(tile 85 69 INT_X26Y2 INT 1
		(primitive_site TIEOFF_X26Y2 TIEOFF internal 3)
	)
	(tile 85 70 INT_INTERFACE_X26Y2 INT_INTERFACE 0
	)
	(tile 85 71 NULL_X71Y3 NULL 0
	)
	(tile 85 72 INT_X27Y2 INT 1
		(primitive_site TIEOFF_X27Y2 TIEOFF internal 3)
	)
	(tile 85 73 CLBLM_X27Y2 CLBLM 2
		(primitive_site SLICE_X44Y2 SLICEM internal 50)
		(primitive_site SLICE_X45Y2 SLICEL internal 45)
	)
	(tile 85 74 INT_X28Y2 INT 1
		(primitive_site TIEOFF_X28Y2 TIEOFF internal 3)
	)
	(tile 85 75 CLBLL_X28Y2 CLBLL 2
		(primitive_site SLICE_X46Y2 SLICEL internal 45)
		(primitive_site SLICE_X47Y2 SLICEL internal 45)
	)
	(tile 85 76 INT_X29Y2 INT 1
		(primitive_site TIEOFF_X29Y2 TIEOFF internal 3)
	)
	(tile 85 77 CLBLM_X29Y2 CLBLM 2
		(primitive_site SLICE_X48Y2 SLICEM internal 50)
		(primitive_site SLICE_X49Y2 SLICEL internal 45)
	)
	(tile 85 78 INT_X30Y2 INT 1
		(primitive_site TIEOFF_X30Y2 TIEOFF internal 3)
	)
	(tile 85 79 CLBLL_X30Y2 CLBLL 2
		(primitive_site SLICE_X50Y2 SLICEL internal 45)
		(primitive_site SLICE_X51Y2 SLICEL internal 45)
	)
	(tile 85 80 CFG_VBRK_X30Y2 CFG_VBRK 0
	)
	(tile 85 81 INT_X31Y2 INT 1
		(primitive_site TIEOFF_X31Y2 TIEOFF internal 3)
	)
	(tile 85 82 INT_INTERFACE_X31Y2 INT_INTERFACE 0
	)
	(tile 85 83 INT_BUFS_L_X31Y2 INT_BUFS_L 0
	)
	(tile 85 84 IOI_X31Y2 IOI 6
		(primitive_site OLOGIC_X2Y4 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y4 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y4 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y5 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y5 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y5 ILOGIC internal 24)
	)
	(tile 85 85 RIOB_X31Y2 RIOB 2
		(primitive_site IOB_X2Y4 IOBS unbonded 7)
		(primitive_site IOB_X2Y5 IOBM unbonded 7)
	)
	(tile 85 86 INT_BUFS_R_X32Y2 INT_BUFS_R 0
	)
	(tile 85 87 CFG_VBRK_X32Y2 CFG_VBRK 0
	)
	(tile 85 88 INT_X32Y2 INT 1
		(primitive_site TIEOFF_X32Y2 TIEOFF internal 3)
	)
	(tile 85 89 CLBLM_X32Y2 CLBLM 2
		(primitive_site SLICE_X52Y2 SLICEM internal 50)
		(primitive_site SLICE_X53Y2 SLICEL internal 45)
	)
	(tile 85 90 INT_X33Y2 INT 1
		(primitive_site TIEOFF_X33Y2 TIEOFF internal 3)
	)
	(tile 85 91 CLBLL_X33Y2 CLBLL 2
		(primitive_site SLICE_X54Y2 SLICEL internal 45)
		(primitive_site SLICE_X55Y2 SLICEL internal 45)
	)
	(tile 85 92 INT_X34Y2 INT 1
		(primitive_site TIEOFF_X34Y2 TIEOFF internal 3)
	)
	(tile 85 93 CLBLM_X34Y2 CLBLM 2
		(primitive_site SLICE_X56Y2 SLICEM internal 50)
		(primitive_site SLICE_X57Y2 SLICEL internal 45)
	)
	(tile 85 94 INT_X35Y2 INT 1
		(primitive_site TIEOFF_X35Y2 TIEOFF internal 3)
	)
	(tile 85 95 CLBLL_X35Y2 CLBLL 2
		(primitive_site SLICE_X58Y2 SLICEL internal 45)
		(primitive_site SLICE_X59Y2 SLICEL internal 45)
	)
	(tile 85 96 INT_X36Y2 INT 1
		(primitive_site TIEOFF_X36Y2 TIEOFF internal 3)
	)
	(tile 85 97 PCIE_INT_INTERFACE_X36Y2 PCIE_INT_INTERFACE 0
	)
	(tile 85 98 NULL_X98Y3 NULL 0
	)
	(tile 85 99 CFG_VBRK_X36Y2 CFG_VBRK 0
	)
	(tile 85 100 INT_X37Y2 INT 1
		(primitive_site TIEOFF_X37Y2 TIEOFF internal 3)
	)
	(tile 85 101 GTP_INT_INTERFACE_X37Y2 GTP_INT_INTERFACE 0
	)
	(tile 85 102 R_TERM_INT_X37Y2 R_TERM_INT 0
	)
	(tile 85 103 NULL_X103Y3 NULL 0
	)
	(tile 86 0 LIOB_X0Y1 LIOB 2
		(primitive_site V13 IOBS bonded 7)
		(primitive_site U13 IOBM bonded 7)
	)
	(tile 86 1 L_TERM_INT_X0Y1 L_TERM_INT 0
	)
	(tile 86 2 INT_X0Y1 INT 1
		(primitive_site TIEOFF_X0Y1 TIEOFF internal 3)
	)
	(tile 86 3 INT_INTERFACE_X0Y1 INT_INTERFACE 0
	)
	(tile 86 4 IOI_X0Y1 IOI 6
		(primitive_site OLOGIC_X0Y2 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y2 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y2 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y3 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y3 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y3 ILOGIC internal 24)
	)
	(tile 86 5 INT_X1Y1 INT 1
		(primitive_site TIEOFF_X1Y1 TIEOFF internal 3)
	)
	(tile 86 6 CLBLM_X1Y1 CLBLM 2
		(primitive_site SLICE_X0Y1 SLICEM internal 50)
		(primitive_site SLICE_X1Y1 SLICEL internal 45)
	)
	(tile 86 7 INT_X2Y1 INT 1
		(primitive_site TIEOFF_X2Y1 TIEOFF internal 3)
	)
	(tile 86 8 CLBLL_X2Y1 CLBLL 2
		(primitive_site SLICE_X2Y1 SLICEL internal 45)
		(primitive_site SLICE_X3Y1 SLICEL internal 45)
	)
	(tile 86 9 CFG_VBRK_X2Y1 CFG_VBRK 0
	)
	(tile 86 10 INT_X3Y1 INT 1
		(primitive_site TIEOFF_X3Y1 TIEOFF internal 3)
	)
	(tile 86 11 CLBLM_X3Y1 CLBLM 2
		(primitive_site SLICE_X4Y1 SLICEM internal 50)
		(primitive_site SLICE_X5Y1 SLICEL internal 45)
	)
	(tile 86 12 INT_X4Y1 INT 1
		(primitive_site TIEOFF_X4Y1 TIEOFF internal 3)
	)
	(tile 86 13 CLBLL_X4Y1 CLBLL 2
		(primitive_site SLICE_X6Y1 SLICEL internal 45)
		(primitive_site SLICE_X7Y1 SLICEL internal 45)
	)
	(tile 86 14 INT_X5Y1 INT 1
		(primitive_site TIEOFF_X5Y1 TIEOFF internal 3)
	)
	(tile 86 15 INT_INTERFACE_X5Y1 INT_INTERFACE 0
	)
	(tile 86 16 NULL_X16Y2 NULL 0
	)
	(tile 86 17 CFG_VBRK_X5Y1 CFG_VBRK 0
	)
	(tile 86 18 INT_X6Y1 INT 1
		(primitive_site TIEOFF_X6Y1 TIEOFF internal 3)
	)
	(tile 86 19 CLBLM_X6Y1 CLBLM 2
		(primitive_site SLICE_X8Y1 SLICEM internal 50)
		(primitive_site SLICE_X9Y1 SLICEL internal 45)
	)
	(tile 86 20 INT_X7Y1 INT 1
		(primitive_site TIEOFF_X7Y1 TIEOFF internal 3)
	)
	(tile 86 21 CLBLM_X7Y1 CLBLM 2
		(primitive_site SLICE_X10Y1 SLICEM internal 50)
		(primitive_site SLICE_X11Y1 SLICEL internal 45)
	)
	(tile 86 22 INT_X8Y1 INT 1
		(primitive_site TIEOFF_X8Y1 TIEOFF internal 3)
	)
	(tile 86 23 INT_INTERFACE_X8Y1 INT_INTERFACE 0
	)
	(tile 86 24 NULL_X24Y2 NULL 0
	)
	(tile 86 25 CFG_VBRK_X8Y1 CFG_VBRK 0
	)
	(tile 86 26 INT_X9Y1 INT 1
		(primitive_site TIEOFF_X9Y1 TIEOFF internal 3)
	)
	(tile 86 27 CLBLM_X9Y1 CLBLM 2
		(primitive_site SLICE_X12Y1 SLICEM internal 50)
		(primitive_site SLICE_X13Y1 SLICEL internal 45)
	)
	(tile 86 28 INT_X10Y1 INT 1
		(primitive_site TIEOFF_X10Y1 TIEOFF internal 3)
	)
	(tile 86 29 CLBLL_X10Y1 CLBLL 2
		(primitive_site SLICE_X14Y1 SLICEL internal 45)
		(primitive_site SLICE_X15Y1 SLICEL internal 45)
	)
	(tile 86 30 INT_X11Y1 INT 1
		(primitive_site TIEOFF_X11Y1 TIEOFF internal 3)
	)
	(tile 86 31 CLBLM_X11Y1 CLBLM 2
		(primitive_site SLICE_X16Y1 SLICEM internal 50)
		(primitive_site SLICE_X17Y1 SLICEL internal 45)
	)
	(tile 86 32 INT_X12Y1 INT 1
		(primitive_site TIEOFF_X12Y1 TIEOFF internal 3)
	)
	(tile 86 33 CLBLL_X12Y1 CLBLL 2
		(primitive_site SLICE_X18Y1 SLICEL internal 45)
		(primitive_site SLICE_X19Y1 SLICEL internal 45)
	)
	(tile 86 34 CFG_VBRK_X12Y1 CFG_VBRK 0
	)
	(tile 86 35 INT_X13Y1 INT 1
		(primitive_site TIEOFF_X13Y1 TIEOFF internal 3)
	)
	(tile 86 36 CLBLM_X13Y1 CLBLM 2
		(primitive_site SLICE_X20Y1 SLICEM internal 50)
		(primitive_site SLICE_X21Y1 SLICEL internal 45)
	)
	(tile 86 37 INT_X14Y1 INT 1
		(primitive_site TIEOFF_X14Y1 TIEOFF internal 3)
	)
	(tile 86 38 CLBLL_X14Y1 CLBLL 2
		(primitive_site SLICE_X22Y1 SLICEL internal 45)
		(primitive_site SLICE_X23Y1 SLICEL internal 45)
	)
	(tile 86 39 INT_X15Y1 INT 1
		(primitive_site TIEOFF_X15Y1 TIEOFF internal 3)
	)
	(tile 86 40 CLBLM_X15Y1 CLBLM 2
		(primitive_site SLICE_X24Y1 SLICEM internal 50)
		(primitive_site SLICE_X25Y1 SLICEL internal 45)
	)
	(tile 86 41 INT_X16Y1 INT 1
		(primitive_site TIEOFF_X16Y1 TIEOFF internal 3)
	)
	(tile 86 42 CLBLL_X16Y1 CLBLL 2
		(primitive_site SLICE_X26Y1 SLICEL internal 45)
		(primitive_site SLICE_X27Y1 SLICEL internal 45)
	)
	(tile 86 43 CFG_VBRK_X16Y1 CFG_VBRK 0
	)
	(tile 86 44 INT_X17Y1 INT 1
		(primitive_site TIEOFF_X17Y1 TIEOFF internal 3)
	)
	(tile 86 45 INT_INTERFACE_X17Y1 INT_INTERFACE 0
	)
	(tile 86 46 INT_BUFS_L_X17Y1 INT_BUFS_L 0
	)
	(tile 86 47 NULL_X47Y2 NULL 0
	)
	(tile 86 48 NULL_X48Y2 NULL 0
	)
	(tile 86 49 NULL_X49Y2 NULL 0
	)
	(tile 86 50 INT_BUFS_R_X18Y1 INT_BUFS_R 0
	)
	(tile 86 51 INT_X18Y1 INT 1
		(primitive_site TIEOFF_X18Y1 TIEOFF internal 3)
	)
	(tile 86 52 CLBLM_X18Y1 CLBLM 2
		(primitive_site SLICE_X28Y1 SLICEM internal 50)
		(primitive_site SLICE_X29Y1 SLICEL internal 45)
	)
	(tile 86 53 INT_X19Y1 INT 1
		(primitive_site TIEOFF_X19Y1 TIEOFF internal 3)
	)
	(tile 86 54 CLBLL_X19Y1 CLBLL 2
		(primitive_site SLICE_X30Y1 SLICEL internal 45)
		(primitive_site SLICE_X31Y1 SLICEL internal 45)
	)
	(tile 86 55 INT_X20Y1 INT 1
		(primitive_site TIEOFF_X20Y1 TIEOFF internal 3)
	)
	(tile 86 56 CLBLM_X20Y1 CLBLM 2
		(primitive_site SLICE_X32Y1 SLICEM internal 50)
		(primitive_site SLICE_X33Y1 SLICEL internal 45)
	)
	(tile 86 57 INT_X21Y1 INT 1
		(primitive_site TIEOFF_X21Y1 TIEOFF internal 3)
	)
	(tile 86 58 CLBLL_X21Y1 CLBLL 2
		(primitive_site SLICE_X34Y1 SLICEL internal 45)
		(primitive_site SLICE_X35Y1 SLICEL internal 45)
	)
	(tile 86 59 CFG_VBRK_X21Y1 CFG_VBRK 0
	)
	(tile 86 60 INT_X22Y1 INT 1
		(primitive_site TIEOFF_X22Y1 TIEOFF internal 3)
	)
	(tile 86 61 CLBLM_X22Y1 CLBLM 2
		(primitive_site SLICE_X36Y1 SLICEM internal 50)
		(primitive_site SLICE_X37Y1 SLICEL internal 45)
	)
	(tile 86 62 INT_X23Y1 INT 1
		(primitive_site TIEOFF_X23Y1 TIEOFF internal 3)
	)
	(tile 86 63 CLBLL_X23Y1 CLBLL 2
		(primitive_site SLICE_X38Y1 SLICEL internal 45)
		(primitive_site SLICE_X39Y1 SLICEL internal 45)
	)
	(tile 86 64 INT_X24Y1 INT 1
		(primitive_site TIEOFF_X24Y1 TIEOFF internal 3)
	)
	(tile 86 65 CLBLM_X24Y1 CLBLM 2
		(primitive_site SLICE_X40Y1 SLICEM internal 50)
		(primitive_site SLICE_X41Y1 SLICEL internal 45)
	)
	(tile 86 66 INT_X25Y1 INT 1
		(primitive_site TIEOFF_X25Y1 TIEOFF internal 3)
	)
	(tile 86 67 CLBLL_X25Y1 CLBLL 2
		(primitive_site SLICE_X42Y1 SLICEL internal 45)
		(primitive_site SLICE_X43Y1 SLICEL internal 45)
	)
	(tile 86 68 CFG_VBRK_X25Y1 CFG_VBRK 0
	)
	(tile 86 69 INT_X26Y1 INT 1
		(primitive_site TIEOFF_X26Y1 TIEOFF internal 3)
	)
	(tile 86 70 INT_INTERFACE_X26Y1 INT_INTERFACE 0
	)
	(tile 86 71 NULL_X71Y2 NULL 0
	)
	(tile 86 72 INT_X27Y1 INT 1
		(primitive_site TIEOFF_X27Y1 TIEOFF internal 3)
	)
	(tile 86 73 CLBLM_X27Y1 CLBLM 2
		(primitive_site SLICE_X44Y1 SLICEM internal 50)
		(primitive_site SLICE_X45Y1 SLICEL internal 45)
	)
	(tile 86 74 INT_X28Y1 INT 1
		(primitive_site TIEOFF_X28Y1 TIEOFF internal 3)
	)
	(tile 86 75 CLBLL_X28Y1 CLBLL 2
		(primitive_site SLICE_X46Y1 SLICEL internal 45)
		(primitive_site SLICE_X47Y1 SLICEL internal 45)
	)
	(tile 86 76 INT_X29Y1 INT 1
		(primitive_site TIEOFF_X29Y1 TIEOFF internal 3)
	)
	(tile 86 77 CLBLM_X29Y1 CLBLM 2
		(primitive_site SLICE_X48Y1 SLICEM internal 50)
		(primitive_site SLICE_X49Y1 SLICEL internal 45)
	)
	(tile 86 78 INT_X30Y1 INT 1
		(primitive_site TIEOFF_X30Y1 TIEOFF internal 3)
	)
	(tile 86 79 CLBLL_X30Y1 CLBLL 2
		(primitive_site SLICE_X50Y1 SLICEL internal 45)
		(primitive_site SLICE_X51Y1 SLICEL internal 45)
	)
	(tile 86 80 CFG_VBRK_X30Y1 CFG_VBRK 0
	)
	(tile 86 81 INT_X31Y1 INT 1
		(primitive_site TIEOFF_X31Y1 TIEOFF internal 3)
	)
	(tile 86 82 INT_INTERFACE_X31Y1 INT_INTERFACE 0
	)
	(tile 86 83 INT_BUFS_L_X31Y1 INT_BUFS_L 0
	)
	(tile 86 84 IOI_X31Y1 IOI 6
		(primitive_site OLOGIC_X2Y2 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y2 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y2 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y3 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y3 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y3 ILOGIC internal 24)
	)
	(tile 86 85 RIOB_X31Y1 RIOB 2
		(primitive_site IOB_X2Y2 IOBS unbonded 7)
		(primitive_site IOB_X2Y3 IOBM unbonded 7)
	)
	(tile 86 86 INT_BUFS_R_X32Y1 INT_BUFS_R 0
	)
	(tile 86 87 CFG_VBRK_X32Y1 CFG_VBRK 0
	)
	(tile 86 88 INT_X32Y1 INT 1
		(primitive_site TIEOFF_X32Y1 TIEOFF internal 3)
	)
	(tile 86 89 CLBLM_X32Y1 CLBLM 2
		(primitive_site SLICE_X52Y1 SLICEM internal 50)
		(primitive_site SLICE_X53Y1 SLICEL internal 45)
	)
	(tile 86 90 INT_X33Y1 INT 1
		(primitive_site TIEOFF_X33Y1 TIEOFF internal 3)
	)
	(tile 86 91 CLBLL_X33Y1 CLBLL 2
		(primitive_site SLICE_X54Y1 SLICEL internal 45)
		(primitive_site SLICE_X55Y1 SLICEL internal 45)
	)
	(tile 86 92 INT_X34Y1 INT 1
		(primitive_site TIEOFF_X34Y1 TIEOFF internal 3)
	)
	(tile 86 93 CLBLM_X34Y1 CLBLM 2
		(primitive_site SLICE_X56Y1 SLICEM internal 50)
		(primitive_site SLICE_X57Y1 SLICEL internal 45)
	)
	(tile 86 94 INT_X35Y1 INT 1
		(primitive_site TIEOFF_X35Y1 TIEOFF internal 3)
	)
	(tile 86 95 CLBLL_X35Y1 CLBLL 2
		(primitive_site SLICE_X58Y1 SLICEL internal 45)
		(primitive_site SLICE_X59Y1 SLICEL internal 45)
	)
	(tile 86 96 INT_X36Y1 INT 1
		(primitive_site TIEOFF_X36Y1 TIEOFF internal 3)
	)
	(tile 86 97 PCIE_INT_INTERFACE_X36Y1 PCIE_INT_INTERFACE 0
	)
	(tile 86 98 NULL_X98Y2 NULL 0
	)
	(tile 86 99 CFG_VBRK_X36Y1 CFG_VBRK 0
	)
	(tile 86 100 INT_X37Y1 INT 1
		(primitive_site TIEOFF_X37Y1 TIEOFF internal 3)
	)
	(tile 86 101 GTP_INT_INTERFACE_X37Y1 GTP_INT_INTERFACE 0
	)
	(tile 86 102 R_TERM_INT_X37Y1 R_TERM_INT 0
	)
	(tile 86 103 NULL_X103Y2 NULL 0
	)
	(tile 87 0 LIOB_X0Y0 LIOB 2
		(primitive_site V11 IOBS bonded 7)
		(primitive_site V12 IOBM bonded 7)
	)
	(tile 87 1 L_TERM_INT_X0Y0 L_TERM_INT 0
	)
	(tile 87 2 INT_X0Y0 INT 1
		(primitive_site TIEOFF_X0Y0 TIEOFF internal 3)
	)
	(tile 87 3 INT_INTERFACE_X0Y0 INT_INTERFACE 0
	)
	(tile 87 4 IOI_X0Y0 IOI 6
		(primitive_site OLOGIC_X0Y0 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y0 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y0 ILOGIC internal 24)
		(primitive_site OLOGIC_X0Y1 OLOGIC internal 22)
		(primitive_site IODELAY_X0Y1 IODELAY internal 9)
		(primitive_site ILOGIC_X0Y1 ILOGIC internal 24)
	)
	(tile 87 5 INT_X1Y0 INT 1
		(primitive_site TIEOFF_X1Y0 TIEOFF internal 3)
	)
	(tile 87 6 CLBLM_X1Y0 CLBLM 2
		(primitive_site SLICE_X0Y0 SLICEM internal 50)
		(primitive_site SLICE_X1Y0 SLICEL internal 45)
	)
	(tile 87 7 INT_X2Y0 INT 1
		(primitive_site TIEOFF_X2Y0 TIEOFF internal 3)
	)
	(tile 87 8 CLBLL_X2Y0 CLBLL 2
		(primitive_site SLICE_X2Y0 SLICEL internal 45)
		(primitive_site SLICE_X3Y0 SLICEL internal 45)
	)
	(tile 87 9 CFG_VBRK_X2Y0 CFG_VBRK 0
	)
	(tile 87 10 INT_X3Y0 INT 1
		(primitive_site TIEOFF_X3Y0 TIEOFF internal 3)
	)
	(tile 87 11 CLBLM_X3Y0 CLBLM 2
		(primitive_site SLICE_X4Y0 SLICEM internal 50)
		(primitive_site SLICE_X5Y0 SLICEL internal 45)
	)
	(tile 87 12 INT_X4Y0 INT 1
		(primitive_site TIEOFF_X4Y0 TIEOFF internal 3)
	)
	(tile 87 13 CLBLL_X4Y0 CLBLL 2
		(primitive_site SLICE_X6Y0 SLICEL internal 45)
		(primitive_site SLICE_X7Y0 SLICEL internal 45)
	)
	(tile 87 14 INT_X5Y0 INT 1
		(primitive_site TIEOFF_X5Y0 TIEOFF internal 3)
	)
	(tile 87 15 INT_INTERFACE_X5Y0 INT_INTERFACE 0
	)
	(tile 87 16 BRAM_X5Y0 BRAM 1
		(primitive_site RAMB36_X0Y0 RAMBFIFO36 internal 343)
	)
	(tile 87 17 CFG_VBRK_X5Y0 CFG_VBRK 0
	)
	(tile 87 18 INT_X6Y0 INT 1
		(primitive_site TIEOFF_X6Y0 TIEOFF internal 3)
	)
	(tile 87 19 CLBLM_X6Y0 CLBLM 2
		(primitive_site SLICE_X8Y0 SLICEM internal 50)
		(primitive_site SLICE_X9Y0 SLICEL internal 45)
	)
	(tile 87 20 INT_X7Y0 INT 1
		(primitive_site TIEOFF_X7Y0 TIEOFF internal 3)
	)
	(tile 87 21 CLBLM_X7Y0 CLBLM 2
		(primitive_site SLICE_X10Y0 SLICEM internal 50)
		(primitive_site SLICE_X11Y0 SLICEL internal 45)
	)
	(tile 87 22 INT_X8Y0 INT 1
		(primitive_site TIEOFF_X8Y0 TIEOFF internal 3)
	)
	(tile 87 23 INT_INTERFACE_X8Y0 INT_INTERFACE 0
	)
	(tile 87 24 DSP_X8Y0 DSP 2
		(primitive_site DSP48_X0Y0 DSP48E internal 390)
		(primitive_site DSP48_X0Y1 DSP48E internal 390)
	)
	(tile 87 25 CFG_VBRK_X8Y0 CFG_VBRK 0
	)
	(tile 87 26 INT_X9Y0 INT 1
		(primitive_site TIEOFF_X9Y0 TIEOFF internal 3)
	)
	(tile 87 27 CLBLM_X9Y0 CLBLM 2
		(primitive_site SLICE_X12Y0 SLICEM internal 50)
		(primitive_site SLICE_X13Y0 SLICEL internal 45)
	)
	(tile 87 28 INT_X10Y0 INT 1
		(primitive_site TIEOFF_X10Y0 TIEOFF internal 3)
	)
	(tile 87 29 CLBLL_X10Y0 CLBLL 2
		(primitive_site SLICE_X14Y0 SLICEL internal 45)
		(primitive_site SLICE_X15Y0 SLICEL internal 45)
	)
	(tile 87 30 INT_X11Y0 INT 1
		(primitive_site TIEOFF_X11Y0 TIEOFF internal 3)
	)
	(tile 87 31 CLBLM_X11Y0 CLBLM 2
		(primitive_site SLICE_X16Y0 SLICEM internal 50)
		(primitive_site SLICE_X17Y0 SLICEL internal 45)
	)
	(tile 87 32 INT_X12Y0 INT 1
		(primitive_site TIEOFF_X12Y0 TIEOFF internal 3)
	)
	(tile 87 33 CLBLL_X12Y0 CLBLL 2
		(primitive_site SLICE_X18Y0 SLICEL internal 45)
		(primitive_site SLICE_X19Y0 SLICEL internal 45)
	)
	(tile 87 34 CFG_VBRK_X12Y0 CFG_VBRK 0
	)
	(tile 87 35 INT_X13Y0 INT 1
		(primitive_site TIEOFF_X13Y0 TIEOFF internal 3)
	)
	(tile 87 36 CLBLM_X13Y0 CLBLM 2
		(primitive_site SLICE_X20Y0 SLICEM internal 50)
		(primitive_site SLICE_X21Y0 SLICEL internal 45)
	)
	(tile 87 37 INT_X14Y0 INT 1
		(primitive_site TIEOFF_X14Y0 TIEOFF internal 3)
	)
	(tile 87 38 CLBLL_X14Y0 CLBLL 2
		(primitive_site SLICE_X22Y0 SLICEL internal 45)
		(primitive_site SLICE_X23Y0 SLICEL internal 45)
	)
	(tile 87 39 INT_X15Y0 INT 1
		(primitive_site TIEOFF_X15Y0 TIEOFF internal 3)
	)
	(tile 87 40 CLBLM_X15Y0 CLBLM 2
		(primitive_site SLICE_X24Y0 SLICEM internal 50)
		(primitive_site SLICE_X25Y0 SLICEL internal 45)
	)
	(tile 87 41 INT_X16Y0 INT 1
		(primitive_site TIEOFF_X16Y0 TIEOFF internal 3)
	)
	(tile 87 42 CLBLL_X16Y0 CLBLL 2
		(primitive_site SLICE_X26Y0 SLICEL internal 45)
		(primitive_site SLICE_X27Y0 SLICEL internal 45)
	)
	(tile 87 43 CFG_VBRK_X16Y0 CFG_VBRK 0
	)
	(tile 87 44 INT_X17Y0 INT 1
		(primitive_site TIEOFF_X17Y0 TIEOFF internal 3)
	)
	(tile 87 45 INT_INTERFACE_X17Y0 INT_INTERFACE 0
	)
	(tile 87 46 INT_BUFS_L_X17Y0 INT_BUFS_L 0
	)
	(tile 87 47 CMT_X17Y0 CMT_BOT 3
		(primitive_site DCM_ADV_X0Y0 DCM_ADV internal 82)
		(primitive_site PLL_ADV_X0Y0 PLL_ADV internal 105)
		(primitive_site DCM_ADV_X0Y1 DCM_ADV internal 82)
	)
	(tile 87 48 NULL_X48Y1 NULL 0
	)
	(tile 87 49 CLK_CMT_BOT_X48Y1 CLK_CMT_BOT 0
	)
	(tile 87 50 INT_BUFS_R_X18Y0 INT_BUFS_R 0
	)
	(tile 87 51 INT_X18Y0 INT 1
		(primitive_site TIEOFF_X18Y0 TIEOFF internal 3)
	)
	(tile 87 52 CLBLM_X18Y0 CLBLM 2
		(primitive_site SLICE_X28Y0 SLICEM internal 50)
		(primitive_site SLICE_X29Y0 SLICEL internal 45)
	)
	(tile 87 53 INT_X19Y0 INT 1
		(primitive_site TIEOFF_X19Y0 TIEOFF internal 3)
	)
	(tile 87 54 CLBLL_X19Y0 CLBLL 2
		(primitive_site SLICE_X30Y0 SLICEL internal 45)
		(primitive_site SLICE_X31Y0 SLICEL internal 45)
	)
	(tile 87 55 INT_X20Y0 INT 1
		(primitive_site TIEOFF_X20Y0 TIEOFF internal 3)
	)
	(tile 87 56 CLBLM_X20Y0 CLBLM 2
		(primitive_site SLICE_X32Y0 SLICEM internal 50)
		(primitive_site SLICE_X33Y0 SLICEL internal 45)
	)
	(tile 87 57 INT_X21Y0 INT 1
		(primitive_site TIEOFF_X21Y0 TIEOFF internal 3)
	)
	(tile 87 58 CLBLL_X21Y0 CLBLL 2
		(primitive_site SLICE_X34Y0 SLICEL internal 45)
		(primitive_site SLICE_X35Y0 SLICEL internal 45)
	)
	(tile 87 59 CFG_VBRK_X21Y0 CFG_VBRK 0
	)
	(tile 87 60 INT_X22Y0 INT 1
		(primitive_site TIEOFF_X22Y0 TIEOFF internal 3)
	)
	(tile 87 61 CLBLM_X22Y0 CLBLM 2
		(primitive_site SLICE_X36Y0 SLICEM internal 50)
		(primitive_site SLICE_X37Y0 SLICEL internal 45)
	)
	(tile 87 62 INT_X23Y0 INT 1
		(primitive_site TIEOFF_X23Y0 TIEOFF internal 3)
	)
	(tile 87 63 CLBLL_X23Y0 CLBLL 2
		(primitive_site SLICE_X38Y0 SLICEL internal 45)
		(primitive_site SLICE_X39Y0 SLICEL internal 45)
	)
	(tile 87 64 INT_X24Y0 INT 1
		(primitive_site TIEOFF_X24Y0 TIEOFF internal 3)
	)
	(tile 87 65 CLBLM_X24Y0 CLBLM 2
		(primitive_site SLICE_X40Y0 SLICEM internal 50)
		(primitive_site SLICE_X41Y0 SLICEL internal 45)
	)
	(tile 87 66 INT_X25Y0 INT 1
		(primitive_site TIEOFF_X25Y0 TIEOFF internal 3)
	)
	(tile 87 67 CLBLL_X25Y0 CLBLL 2
		(primitive_site SLICE_X42Y0 SLICEL internal 45)
		(primitive_site SLICE_X43Y0 SLICEL internal 45)
	)
	(tile 87 68 CFG_VBRK_X25Y0 CFG_VBRK 0
	)
	(tile 87 69 INT_X26Y0 INT 1
		(primitive_site TIEOFF_X26Y0 TIEOFF internal 3)
	)
	(tile 87 70 INT_INTERFACE_X26Y0 INT_INTERFACE 0
	)
	(tile 87 71 BRAM_X26Y0 BRAM 1
		(primitive_site RAMB36_X1Y0 RAMBFIFO36 internal 343)
	)
	(tile 87 72 INT_X27Y0 INT 1
		(primitive_site TIEOFF_X27Y0 TIEOFF internal 3)
	)
	(tile 87 73 CLBLM_X27Y0 CLBLM 2
		(primitive_site SLICE_X44Y0 SLICEM internal 50)
		(primitive_site SLICE_X45Y0 SLICEL internal 45)
	)
	(tile 87 74 INT_X28Y0 INT 1
		(primitive_site TIEOFF_X28Y0 TIEOFF internal 3)
	)
	(tile 87 75 CLBLL_X28Y0 CLBLL 2
		(primitive_site SLICE_X46Y0 SLICEL internal 45)
		(primitive_site SLICE_X47Y0 SLICEL internal 45)
	)
	(tile 87 76 INT_X29Y0 INT 1
		(primitive_site TIEOFF_X29Y0 TIEOFF internal 3)
	)
	(tile 87 77 CLBLM_X29Y0 CLBLM 2
		(primitive_site SLICE_X48Y0 SLICEM internal 50)
		(primitive_site SLICE_X49Y0 SLICEL internal 45)
	)
	(tile 87 78 INT_X30Y0 INT 1
		(primitive_site TIEOFF_X30Y0 TIEOFF internal 3)
	)
	(tile 87 79 CLBLL_X30Y0 CLBLL 2
		(primitive_site SLICE_X50Y0 SLICEL internal 45)
		(primitive_site SLICE_X51Y0 SLICEL internal 45)
	)
	(tile 87 80 CFG_VBRK_X30Y0 CFG_VBRK 0
	)
	(tile 87 81 INT_X31Y0 INT 1
		(primitive_site TIEOFF_X31Y0 TIEOFF internal 3)
	)
	(tile 87 82 INT_INTERFACE_X31Y0 INT_INTERFACE 0
	)
	(tile 87 83 INT_BUFS_L_X31Y0 INT_BUFS_L 0
	)
	(tile 87 84 IOI_X31Y0 IOI 6
		(primitive_site OLOGIC_X2Y0 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y0 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y0 ILOGIC internal 24)
		(primitive_site OLOGIC_X2Y1 OLOGIC internal 22)
		(primitive_site IODELAY_X2Y1 IODELAY internal 9)
		(primitive_site ILOGIC_X2Y1 ILOGIC internal 24)
	)
	(tile 87 85 RIOB_X31Y0 RIOB 2
		(primitive_site IOB_X2Y0 IOBS unbonded 7)
		(primitive_site IOB_X2Y1 IOBM unbonded 7)
	)
	(tile 87 86 INT_BUFS_R_X32Y0 INT_BUFS_R 0
	)
	(tile 87 87 CFG_VBRK_X32Y0 CFG_VBRK 0
	)
	(tile 87 88 INT_X32Y0 INT 1
		(primitive_site TIEOFF_X32Y0 TIEOFF internal 3)
	)
	(tile 87 89 CLBLM_X32Y0 CLBLM 2
		(primitive_site SLICE_X52Y0 SLICEM internal 50)
		(primitive_site SLICE_X53Y0 SLICEL internal 45)
	)
	(tile 87 90 INT_X33Y0 INT 1
		(primitive_site TIEOFF_X33Y0 TIEOFF internal 3)
	)
	(tile 87 91 CLBLL_X33Y0 CLBLL 2
		(primitive_site SLICE_X54Y0 SLICEL internal 45)
		(primitive_site SLICE_X55Y0 SLICEL internal 45)
	)
	(tile 87 92 INT_X34Y0 INT 1
		(primitive_site TIEOFF_X34Y0 TIEOFF internal 3)
	)
	(tile 87 93 CLBLM_X34Y0 CLBLM 2
		(primitive_site SLICE_X56Y0 SLICEM internal 50)
		(primitive_site SLICE_X57Y0 SLICEL internal 45)
	)
	(tile 87 94 INT_X35Y0 INT 1
		(primitive_site TIEOFF_X35Y0 TIEOFF internal 3)
	)
	(tile 87 95 CLBLL_X35Y0 CLBLL 2
		(primitive_site SLICE_X58Y0 SLICEL internal 45)
		(primitive_site SLICE_X59Y0 SLICEL internal 45)
	)
	(tile 87 96 INT_X36Y0 INT 1
		(primitive_site TIEOFF_X36Y0 TIEOFF internal 3)
	)
	(tile 87 97 PCIE_INT_INTERFACE_X36Y0 PCIE_INT_INTERFACE 0
	)
	(tile 87 98 NULL_X98Y1 NULL 0
	)
	(tile 87 99 CFG_VBRK_X36Y0 CFG_VBRK 0
	)
	(tile 87 100 INT_X37Y0 INT 1
		(primitive_site TIEOFF_X37Y0 TIEOFF internal 3)
	)
	(tile 87 101 GTP_INT_INTERFACE_X37Y0 GTP_INT_INTERFACE 0
	)
	(tile 87 102 R_TERM_INT_X37Y0 R_TERM_INT 0
	)
	(tile 87 103 NULL_X103Y1 NULL 0
	)
	(tile 88 0 NULL_X0Y0 NULL 0
	)
	(tile 88 1 NULL_X1Y0 NULL 0
	)
	(tile 88 2 B_TERM_INT_D_X0Y0 B_TERM_INT_D 0
	)
	(tile 88 3 NULL_X3Y0 NULL 0
	)
	(tile 88 4 NULL_X4Y0 NULL 0
	)
	(tile 88 5 B_TERM_INT_D_X1Y0 B_TERM_INT_D 0
	)
	(tile 88 6 NULL_X6Y0 NULL 0
	)
	(tile 88 7 B_TERM_INT_D_X2Y0 B_TERM_INT_D 0
	)
	(tile 88 8 NULL_X8Y0 NULL 0
	)
	(tile 88 9 NULL_X9Y0 NULL 0
	)
	(tile 88 10 B_TERM_INT_D_X3Y0 B_TERM_INT_D 0
	)
	(tile 88 11 NULL_X11Y0 NULL 0
	)
	(tile 88 12 B_TERM_INT_D_X4Y0 B_TERM_INT_D 0
	)
	(tile 88 13 NULL_X13Y0 NULL 0
	)
	(tile 88 14 B_TERM_INT_D_X5Y0 B_TERM_INT_D 0
	)
	(tile 88 15 NULL_X15Y0 NULL 0
	)
	(tile 88 16 NULL_X16Y0 NULL 0
	)
	(tile 88 17 NULL_X17Y0 NULL 0
	)
	(tile 88 18 B_TERM_INT_D_X6Y0 B_TERM_INT_D 0
	)
	(tile 88 19 NULL_X19Y0 NULL 0
	)
	(tile 88 20 B_TERM_INT_D_X7Y0 B_TERM_INT_D 0
	)
	(tile 88 21 NULL_X21Y0 NULL 0
	)
	(tile 88 22 B_TERM_INT_D_X8Y0 B_TERM_INT_D 0
	)
	(tile 88 23 NULL_X23Y0 NULL 0
	)
	(tile 88 24 NULL_X24Y0 NULL 0
	)
	(tile 88 25 NULL_X25Y0 NULL 0
	)
	(tile 88 26 B_TERM_INT_D_X9Y0 B_TERM_INT_D 0
	)
	(tile 88 27 NULL_X27Y0 NULL 0
	)
	(tile 88 28 B_TERM_INT_D_X10Y0 B_TERM_INT_D 0
	)
	(tile 88 29 NULL_X29Y0 NULL 0
	)
	(tile 88 30 B_TERM_INT_D_X11Y0 B_TERM_INT_D 0
	)
	(tile 88 31 NULL_X31Y0 NULL 0
	)
	(tile 88 32 B_TERM_INT_D_X12Y0 B_TERM_INT_D 0
	)
	(tile 88 33 NULL_X33Y0 NULL 0
	)
	(tile 88 34 NULL_X34Y0 NULL 0
	)
	(tile 88 35 B_TERM_INT_D_X13Y0 B_TERM_INT_D 0
	)
	(tile 88 36 NULL_X36Y0 NULL 0
	)
	(tile 88 37 B_TERM_INT_D_X14Y0 B_TERM_INT_D 0
	)
	(tile 88 38 NULL_X38Y0 NULL 0
	)
	(tile 88 39 B_TERM_INT_D_X15Y0 B_TERM_INT_D 0
	)
	(tile 88 40 NULL_X40Y0 NULL 0
	)
	(tile 88 41 B_TERM_INT_D_X16Y0 B_TERM_INT_D 0
	)
	(tile 88 42 NULL_X42Y0 NULL 0
	)
	(tile 88 43 NULL_X43Y0 NULL 0
	)
	(tile 88 44 B_TERM_INT_D_X17Y0 B_TERM_INT_D 0
	)
	(tile 88 45 NULL_X45Y0 NULL 0
	)
	(tile 88 46 NULL_X46Y0 NULL 0
	)
	(tile 88 47 NULL_X47Y0 NULL 0
	)
	(tile 88 48 NULL_X48Y0 NULL 0
	)
	(tile 88 49 CLK_TERM_BOT_X48Y0 CLK_TERM_BOT 0
	)
	(tile 88 50 NULL_X50Y0 NULL 0
	)
	(tile 88 51 B_TERM_INT_D_X18Y0 B_TERM_INT_D 0
	)
	(tile 88 52 NULL_X52Y0 NULL 0
	)
	(tile 88 53 B_TERM_INT_D_X19Y0 B_TERM_INT_D 0
	)
	(tile 88 54 NULL_X54Y0 NULL 0
	)
	(tile 88 55 B_TERM_INT_D_X20Y0 B_TERM_INT_D 0
	)
	(tile 88 56 NULL_X56Y0 NULL 0
	)
	(tile 88 57 B_TERM_INT_D_X21Y0 B_TERM_INT_D 0
	)
	(tile 88 58 NULL_X58Y0 NULL 0
	)
	(tile 88 59 NULL_X59Y0 NULL 0
	)
	(tile 88 60 B_TERM_INT_D_X22Y0 B_TERM_INT_D 0
	)
	(tile 88 61 NULL_X61Y0 NULL 0
	)
	(tile 88 62 B_TERM_INT_D_X23Y0 B_TERM_INT_D 0
	)
	(tile 88 63 NULL_X63Y0 NULL 0
	)
	(tile 88 64 B_TERM_INT_D_X24Y0 B_TERM_INT_D 0
	)
	(tile 88 65 NULL_X65Y0 NULL 0
	)
	(tile 88 66 B_TERM_INT_D_X25Y0 B_TERM_INT_D 0
	)
	(tile 88 67 NULL_X67Y0 NULL 0
	)
	(tile 88 68 NULL_X68Y0 NULL 0
	)
	(tile 88 69 B_TERM_INT_D_X26Y0 B_TERM_INT_D 0
	)
	(tile 88 70 NULL_X70Y0 NULL 0
	)
	(tile 88 71 NULL_X71Y0 NULL 0
	)
	(tile 88 72 B_TERM_INT_D_X27Y0 B_TERM_INT_D 0
	)
	(tile 88 73 NULL_X73Y0 NULL 0
	)
	(tile 88 74 B_TERM_INT_D_X28Y0 B_TERM_INT_D 0
	)
	(tile 88 75 NULL_X75Y0 NULL 0
	)
	(tile 88 76 B_TERM_INT_D_X29Y0 B_TERM_INT_D 0
	)
	(tile 88 77 NULL_X77Y0 NULL 0
	)
	(tile 88 78 B_TERM_INT_D_X30Y0 B_TERM_INT_D 0
	)
	(tile 88 79 NULL_X79Y0 NULL 0
	)
	(tile 88 80 NULL_X80Y0 NULL 0
	)
	(tile 88 81 B_TERM_INT_D_X31Y0 B_TERM_INT_D 0
	)
	(tile 88 82 NULL_X82Y0 NULL 0
	)
	(tile 88 83 NULL_X83Y0 NULL 0
	)
	(tile 88 84 NULL_X84Y0 NULL 0
	)
	(tile 88 85 NULL_X85Y0 NULL 0
	)
	(tile 88 86 NULL_X86Y0 NULL 0
	)
	(tile 88 87 NULL_X87Y0 NULL 0
	)
	(tile 88 88 B_TERM_INT_D_X32Y0 B_TERM_INT_D 0
	)
	(tile 88 89 NULL_X89Y0 NULL 0
	)
	(tile 88 90 B_TERM_INT_D_X33Y0 B_TERM_INT_D 0
	)
	(tile 88 91 NULL_X91Y0 NULL 0
	)
	(tile 88 92 B_TERM_INT_D_X34Y0 B_TERM_INT_D 0
	)
	(tile 88 93 NULL_X93Y0 NULL 0
	)
	(tile 88 94 B_TERM_INT_D_X35Y0 B_TERM_INT_D 0
	)
	(tile 88 95 NULL_X95Y0 NULL 0
	)
	(tile 88 96 B_TERM_INT_D_X36Y0 B_TERM_INT_D 0
	)
	(tile 88 97 NULL_X97Y0 NULL 0
	)
	(tile 88 98 NULL_X98Y0 NULL 0
	)
	(tile 88 99 NULL_X99Y0 NULL 0
	)
	(tile 88 100 B_TERM_INT_D_X37Y0 B_TERM_INT_D 0
	)
	(tile 88 101 NULL_X101Y0 NULL 0
	)
	(tile 88 102 NULL_X102Y0 NULL 0
	)
	(tile 88 103 NULL_X103Y0 NULL 0
	)
)
(primitive_defs 53
	(primitive_def BSCAN 8 10
		(pin TDO TDO input)
		(pin UPDATE UPDATE output)
		(pin TDI TDI output)
		(pin SHIFT SHIFT output)
		(pin SEL SEL output)
		(pin RESET RESET output)
		(pin DRCK DRCK output)
		(pin CAPTURE CAPTURE output)
		(element TDI 1
			(pin TDI input)
			(conn TDI TDI <== BSCAN TDI)
		)
		(element RESET 1
			(pin RESET input)
			(conn RESET RESET <== BSCAN RESET)
		)
		(element UPDATE 1
			(pin UPDATE input)
			(conn UPDATE UPDATE <== BSCAN UPDATE)
		)
		(element CAPTURE 1
			(pin CAPTURE input)
			(conn CAPTURE CAPTURE <== BSCAN CAPTURE)
		)
		(element DRCK 1
			(pin DRCK input)
			(conn DRCK DRCK <== BSCAN DRCK)
		)
		(element SEL 1
			(pin SEL input)
			(conn SEL SEL <== BSCAN SEL)
		)
		(element TDO 1
			(pin TDO output)
			(conn TDO TDO ==> BSCAN TDO)
		)
		(element BSCAN 8 # BEL
			(pin UPDATE output)
			(pin TDO input)
			(pin TDI output)
			(pin SHIFT output)
			(pin SEL output)
			(pin RESET output)
			(pin DRCK output)
			(pin CAPTURE output)
			(conn BSCAN UPDATE ==> UPDATE UPDATE)
			(conn BSCAN TDI ==> TDI TDI)
			(conn BSCAN SHIFT ==> SHIFT SHIFT)
			(conn BSCAN SEL ==> SEL SEL)
			(conn BSCAN RESET ==> RESET RESET)
			(conn BSCAN DRCK ==> DRCK DRCK)
			(conn BSCAN CAPTURE ==> CAPTURE CAPTURE)
			(conn BSCAN TDO <== TDO TDO)
		)
		(element JTAG_CHAIN 0
			(cfg 4 3 2 1)
		)
		(element SHIFT 1
			(pin SHIFT input)
			(conn SHIFT SHIFT <== BSCAN SHIFT)
		)
	)
	(primitive_def BUFDS 3 4
		(pin O O output)
		(pin IP IP input)
		(pin IN IN input)
		(element O 1
			(pin O input)
			(conn O O <== BUFDS O)
		)
		(element IP 1
			(pin IP output)
			(conn IP IP ==> BUFDS IP)
		)
		(element IN 1
			(pin IN output)
			(conn IN IN ==> BUFDS IN)
		)
		(element BUFDS 3 # BEL
			(pin O output)
			(pin IP input)
			(pin IN input)
			(conn BUFDS O ==> O O)
			(conn BUFDS IP <== IP IP)
			(conn BUFDS IN <== IN IN)
		)
	)
	(primitive_def BUFG 2 3
		(pin I0 I0 input)
		(pin O O output)
		(element O 1
			(pin O input)
			(conn O O <== BUFG O)
		)
		(element BUFG 2 # BEL
			(pin I0 input)
			(pin O output)
			(conn BUFG O ==> O O)
			(conn BUFG I0 <== I0 I0)
		)
		(element I0 1
			(pin I0 output)
			(conn I0 I0 ==> BUFG I0)
		)
	)
	(primitive_def BUFGCTRL 9 20
		(pin I0 I0 input)
		(pin O O output)
		(pin S1 S1 input)
		(pin S0 S0 input)
		(pin IGNORE1 IGNORE1 input)
		(pin IGNORE0 IGNORE0 input)
		(pin I1 I1 input)
		(pin CE1 CE1 input)
		(pin CE0 CE0 input)
		(element PRESELECT_I1 0
			(cfg TRUE FALSE)
		)
		(element IGNORE0INV 3
			(pin IGNORE0_B input)
			(pin IGNORE0 input)
			(pin OUT output)
			(cfg IGNORE0_B IGNORE0)
			(conn IGNORE0INV OUT ==> BUFGCTRL IGNORE0)
			(conn IGNORE0INV IGNORE0_B <== IGNORE0 IGNORE0)
			(conn IGNORE0INV IGNORE0 <== IGNORE0 IGNORE0)
		)
		(element CE0INV 3
			(pin CE0_B input)
			(pin CE0 input)
			(pin OUT output)
			(cfg CE0_B CE0)
			(conn CE0INV OUT ==> BUFGCTRL CE0)
			(conn CE0INV CE0_B <== CE0 CE0)
			(conn CE0INV CE0 <== CE0 CE0)
		)
		(element INIT_OUT 0
			(cfg 1 0)
		)
		(element O 1
			(pin O input)
			(conn O O <== BUFGCTRL O)
		)
		(element S1INV 3
			(pin S1_B input)
			(pin S1 input)
			(pin OUT output)
			(cfg S1_B S1)
			(conn S1INV OUT ==> BUFGCTRL S1)
			(conn S1INV S1_B <== S1 S1)
			(conn S1INV S1 <== S1 S1)
		)
		(element IGNORE0 1
			(pin IGNORE0 output)
			(conn IGNORE0 IGNORE0 ==> IGNORE0INV IGNORE0_B)
			(conn IGNORE0 IGNORE0 ==> IGNORE0INV IGNORE0)
		)
		(element IGNORE1 1
			(pin IGNORE1 output)
			(conn IGNORE1 IGNORE1 ==> IGNORE1INV IGNORE1_B)
			(conn IGNORE1 IGNORE1 ==> IGNORE1INV IGNORE1)
		)
		(element CE0 1
			(pin CE0 output)
			(conn CE0 CE0 ==> CE0INV CE0_B)
			(conn CE0 CE0 ==> CE0INV CE0)
		)
		(element CE1 1
			(pin CE1 output)
			(conn CE1 CE1 ==> CE1INV CE1_B)
			(conn CE1 CE1 ==> CE1INV CE1)
		)
		(element I0 1
			(pin I0 output)
			(conn I0 I0 ==> BUFGCTRL I0)
		)
		(element I1 1
			(pin I1 output)
			(conn I1 I1 ==> BUFGCTRL I1)
		)
		(element IGNORE1INV 3
			(pin IGNORE1_B input)
			(pin IGNORE1 input)
			(pin OUT output)
			(cfg IGNORE1_B IGNORE1)
			(conn IGNORE1INV OUT ==> BUFGCTRL IGNORE1)
			(conn IGNORE1INV IGNORE1_B <== IGNORE1 IGNORE1)
			(conn IGNORE1INV IGNORE1 <== IGNORE1 IGNORE1)
		)
		(element S0 1
			(pin S0 output)
			(conn S0 S0 ==> S0INV S0_B)
			(conn S0 S0 ==> S0INV S0)
		)
		(element S1 1
			(pin S1 output)
			(conn S1 S1 ==> S1INV S1_B)
			(conn S1 S1 ==> S1INV S1)
		)
		(element CE1INV 3
			(pin CE1_B input)
			(pin CE1 input)
			(pin OUT output)
			(cfg CE1_B CE1)
			(conn CE1INV OUT ==> BUFGCTRL CE1)
			(conn CE1INV CE1_B <== CE1 CE1)
			(conn CE1INV CE1 <== CE1 CE1)
		)
		(element CREATE_EDGE 0
			(cfg TRUE FALSE)
		)
		(element S0INV 3
			(pin S0_B input)
			(pin S0 input)
			(pin OUT output)
			(cfg S0_B S0)
			(conn S0INV OUT ==> BUFGCTRL S0)
			(conn S0INV S0_B <== S0 S0)
			(conn S0INV S0 <== S0 S0)
		)
		(element BUFGCTRL 9 # BEL
			(pin S1 input)
			(pin S0 input)
			(pin O output)
			(pin IGNORE1 input)
			(pin IGNORE0 input)
			(pin I1 input)
			(pin I0 input)
			(pin CE1 input)
			(pin CE0 input)
			(conn BUFGCTRL O ==> O O)
			(conn BUFGCTRL S1 <== S1INV OUT)
			(conn BUFGCTRL S0 <== S0INV OUT)
			(conn BUFGCTRL IGNORE1 <== IGNORE1INV OUT)
			(conn BUFGCTRL IGNORE0 <== IGNORE0INV OUT)
			(conn BUFGCTRL I1 <== I1 I1)
			(conn BUFGCTRL I0 <== I0 I0)
			(conn BUFGCTRL CE1 <== CE1INV OUT)
			(conn BUFGCTRL CE0 <== CE0INV OUT)
		)
		(element PRESELECT_I0 0
			(cfg TRUE FALSE)
		)
	)
	(primitive_def BUFIO 2 3
		(pin I I input)
		(pin O O output)
		(element BUFIO 2 # BEL
			(pin I input)
			(pin O output)
			(conn BUFIO O ==> O O)
			(conn BUFIO I <== I I)
		)
		(element I 1
			(pin I output)
			(conn I I ==> BUFIO I)
		)
		(element O 1
			(pin O input)
			(conn O O <== BUFIO O)
		)
	)
	(primitive_def BUFR 4 6
		(pin I I input)
		(pin CE CE input)
		(pin CLR CLR input)
		(pin O O output)
		(element O 1
			(pin O input)
			(conn O O <== BUFR O)
		)
		(element I 1
			(pin I output)
			(conn I I ==> BUFR I)
		)
		(element BUFR 4 # BEL
			(pin I input)
			(pin CE input)
			(pin CLR input)
			(pin O output)
			(conn BUFR O ==> O O)
			(conn BUFR I <== I I)
			(conn BUFR CE <== CE CE)
			(conn BUFR CLR <== CLR CLR)
		)
		(element CE 1
			(pin CE output)
			(conn CE CE ==> BUFR CE)
		)
		(element CLR 1
			(pin CLR output)
			(conn CLR CLR ==> BUFR CLR)
		)
		(element BUFR_DIVIDE 0
			(cfg BYPASS 1 2 3 4 5 6 7 8)
		)
	)
	(primitive_def CAPTURE 2 4
		(pin CLK CLK input)
		(pin CAP CAP input)
		(element ONESHOT 0
			(cfg TRUE FALSE)
		)
		(element CAP 1
			(pin CAP output)
			(conn CAP CAP ==> CAPTURE CAP)
		)
		(element CAPTURE 2 # BEL
			(pin CLK input)
			(pin CAP input)
			(conn CAPTURE CLK <== CLK CLK)
			(conn CAPTURE CAP <== CAP CAP)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CAPTURE CLK)
		)
	)
	(primitive_def CRC32 70 72
		(pin CRCRESET CRCRESET input)
		(pin CRCIN31 CRCIN31 input)
		(pin CRCIN30 CRCIN30 input)
		(pin CRCIN29 CRCIN29 input)
		(pin CRCIN28 CRCIN28 input)
		(pin CRCIN27 CRCIN27 input)
		(pin CRCIN26 CRCIN26 input)
		(pin CRCIN25 CRCIN25 input)
		(pin CRCIN24 CRCIN24 input)
		(pin CRCIN23 CRCIN23 input)
		(pin CRCIN22 CRCIN22 input)
		(pin CRCIN21 CRCIN21 input)
		(pin CRCIN20 CRCIN20 input)
		(pin CRCIN19 CRCIN19 input)
		(pin CRCIN18 CRCIN18 input)
		(pin CRCIN17 CRCIN17 input)
		(pin CRCIN16 CRCIN16 input)
		(pin CRCIN15 CRCIN15 input)
		(pin CRCIN14 CRCIN14 input)
		(pin CRCIN13 CRCIN13 input)
		(pin CRCIN12 CRCIN12 input)
		(pin CRCIN11 CRCIN11 input)
		(pin CRCIN10 CRCIN10 input)
		(pin CRCIN9 CRCIN9 input)
		(pin CRCIN8 CRCIN8 input)
		(pin CRCIN7 CRCIN7 input)
		(pin CRCIN6 CRCIN6 input)
		(pin CRCIN5 CRCIN5 input)
		(pin CRCIN4 CRCIN4 input)
		(pin CRCIN3 CRCIN3 input)
		(pin CRCIN2 CRCIN2 input)
		(pin CRCIN1 CRCIN1 input)
		(pin CRCIN0 CRCIN0 input)
		(pin CRCDATAWIDTH2 CRCDATAWIDTH2 input)
		(pin CRCDATAWIDTH1 CRCDATAWIDTH1 input)
		(pin CRCDATAWIDTH0 CRCDATAWIDTH0 input)
		(pin CRCDATAVALID CRCDATAVALID input)
		(pin CRCCLK CRCCLK input)
		(pin CRCOUT31 CRCOUT31 output)
		(pin CRCOUT30 CRCOUT30 output)
		(pin CRCOUT29 CRCOUT29 output)
		(pin CRCOUT28 CRCOUT28 output)
		(pin CRCOUT27 CRCOUT27 output)
		(pin CRCOUT26 CRCOUT26 output)
		(pin CRCOUT25 CRCOUT25 output)
		(pin CRCOUT24 CRCOUT24 output)
		(pin CRCOUT23 CRCOUT23 output)
		(pin CRCOUT22 CRCOUT22 output)
		(pin CRCOUT21 CRCOUT21 output)
		(pin CRCOUT20 CRCOUT20 output)
		(pin CRCOUT19 CRCOUT19 output)
		(pin CRCOUT18 CRCOUT18 output)
		(pin CRCOUT17 CRCOUT17 output)
		(pin CRCOUT16 CRCOUT16 output)
		(pin CRCOUT15 CRCOUT15 output)
		(pin CRCOUT14 CRCOUT14 output)
		(pin CRCOUT13 CRCOUT13 output)
		(pin CRCOUT12 CRCOUT12 output)
		(pin CRCOUT11 CRCOUT11 output)
		(pin CRCOUT10 CRCOUT10 output)
		(pin CRCOUT9 CRCOUT9 output)
		(pin CRCOUT8 CRCOUT8 output)
		(pin CRCOUT7 CRCOUT7 output)
		(pin CRCOUT6 CRCOUT6 output)
		(pin CRCOUT5 CRCOUT5 output)
		(pin CRCOUT4 CRCOUT4 output)
		(pin CRCOUT3 CRCOUT3 output)
		(pin CRCOUT2 CRCOUT2 output)
		(pin CRCOUT1 CRCOUT1 output)
		(pin CRCOUT0 CRCOUT0 output)
		(element CRCOUT27 1
			(pin CRCOUT27 input)
			(conn CRCOUT27 CRCOUT27 <== CRC32 CRCOUT27)
		)
		(element CRCIN29 1
			(pin CRCIN29 output)
			(conn CRCIN29 CRCIN29 ==> CRC32 CRCIN29)
		)
		(element CRCOUT0 1
			(pin CRCOUT0 input)
			(conn CRCOUT0 CRCOUT0 <== CRC32 CRCOUT0)
		)
		(element CRCCLK 1
			(pin CRCCLK output)
			(conn CRCCLK CRCCLK ==> CRCCLKINV CRCCLK_B)
			(conn CRCCLK CRCCLK ==> CRCCLKINV CRCCLK)
		)
		(element CRCIN1 1
			(pin CRCIN1 output)
			(conn CRCIN1 CRCIN1 ==> CRC32 CRCIN1)
		)
		(element CRCRESET 1
			(pin CRCRESET output)
			(conn CRCRESET CRCRESET ==> CRC32 CRCRESET)
		)
		(element CRCOUT14 1
			(pin CRCOUT14 input)
			(conn CRCOUT14 CRCOUT14 <== CRC32 CRCOUT14)
		)
		(element CRCIN21 1
			(pin CRCIN21 output)
			(conn CRCIN21 CRCIN21 ==> CRC32 CRCIN21)
		)
		(element CRCOUT23 1
			(pin CRCOUT23 input)
			(conn CRCOUT23 CRCOUT23 <== CRC32 CRCOUT23)
		)
		(element CRCOUT19 1
			(pin CRCOUT19 input)
			(conn CRCOUT19 CRCOUT19 <== CRC32 CRCOUT19)
		)
		(element CRCIN23 1
			(pin CRCIN23 output)
			(conn CRCIN23 CRCIN23 ==> CRC32 CRCIN23)
		)
		(element CRCIN7 1
			(pin CRCIN7 output)
			(conn CRCIN7 CRCIN7 ==> CRC32 CRCIN7)
		)
		(element CRCIN6 1
			(pin CRCIN6 output)
			(conn CRCIN6 CRCIN6 ==> CRC32 CRCIN6)
		)
		(element CRCIN8 1
			(pin CRCIN8 output)
			(conn CRCIN8 CRCIN8 ==> CRC32 CRCIN8)
		)
		(element CRCOUT11 1
			(pin CRCOUT11 input)
			(conn CRCOUT11 CRCOUT11 <== CRC32 CRCOUT11)
		)
		(element CRCIN15 1
			(pin CRCIN15 output)
			(conn CRCIN15 CRCIN15 ==> CRC32 CRCIN15)
		)
		(element CRCOUT31 1
			(pin CRCOUT31 input)
			(conn CRCOUT31 CRCOUT31 <== CRC32 CRCOUT31)
		)
		(element CRCIN19 1
			(pin CRCIN19 output)
			(conn CRCIN19 CRCIN19 ==> CRC32 CRCIN19)
		)
		(element CRCIN27 1
			(pin CRCIN27 output)
			(conn CRCIN27 CRCIN27 ==> CRC32 CRCIN27)
		)
		(element CRCIN14 1
			(pin CRCIN14 output)
			(conn CRCIN14 CRCIN14 ==> CRC32 CRCIN14)
		)
		(element CRCCLKINV 3
			(pin CRCCLK_B input)
			(pin CRCCLK input)
			(pin OUT output)
			(cfg CRCCLK_B CRCCLK)
			(conn CRCCLKINV OUT ==> CRC32 CRCCLK)
			(conn CRCCLKINV CRCCLK_B <== CRCCLK CRCCLK)
			(conn CRCCLKINV CRCCLK <== CRCCLK CRCCLK)
		)
		(element CRCDATAWIDTH1 1
			(pin CRCDATAWIDTH1 output)
			(conn CRCDATAWIDTH1 CRCDATAWIDTH1 ==> CRC32 CRCDATAWIDTH1)
		)
		(element CRCIN12 1
			(pin CRCIN12 output)
			(conn CRCIN12 CRCIN12 ==> CRC32 CRCIN12)
		)
		(element CRCOUT4 1
			(pin CRCOUT4 input)
			(conn CRCOUT4 CRCOUT4 <== CRC32 CRCOUT4)
		)
		(element CRCIN26 1
			(pin CRCIN26 output)
			(conn CRCIN26 CRCIN26 ==> CRC32 CRCIN26)
		)
		(element CRCOUT29 1
			(pin CRCOUT29 input)
			(conn CRCOUT29 CRCOUT29 <== CRC32 CRCOUT29)
		)
		(element CRCIN30 1
			(pin CRCIN30 output)
			(conn CRCIN30 CRCIN30 ==> CRC32 CRCIN30)
		)
		(element CRCIN5 1
			(pin CRCIN5 output)
			(conn CRCIN5 CRCIN5 ==> CRC32 CRCIN5)
		)
		(element CRCIN25 1
			(pin CRCIN25 output)
			(conn CRCIN25 CRCIN25 ==> CRC32 CRCIN25)
		)
		(element CRCOUT17 1
			(pin CRCOUT17 input)
			(conn CRCOUT17 CRCOUT17 <== CRC32 CRCOUT17)
		)
		(element CRCIN3 1
			(pin CRCIN3 output)
			(conn CRCIN3 CRCIN3 ==> CRC32 CRCIN3)
		)
		(element CRCIN10 1
			(pin CRCIN10 output)
			(conn CRCIN10 CRCIN10 ==> CRC32 CRCIN10)
		)
		(element CRCOUT16 1
			(pin CRCOUT16 input)
			(conn CRCOUT16 CRCOUT16 <== CRC32 CRCOUT16)
		)
		(element CRCOUT26 1
			(pin CRCOUT26 input)
			(conn CRCOUT26 CRCOUT26 <== CRC32 CRCOUT26)
		)
		(element CRCOUT2 1
			(pin CRCOUT2 input)
			(conn CRCOUT2 CRCOUT2 <== CRC32 CRCOUT2)
		)
		(element CRCDATAVALID 1
			(pin CRCDATAVALID output)
			(conn CRCDATAVALID CRCDATAVALID ==> CRC32 CRCDATAVALID)
		)
		(element CRCOUT18 1
			(pin CRCOUT18 input)
			(conn CRCOUT18 CRCOUT18 <== CRC32 CRCOUT18)
		)
		(element CRCIN20 1
			(pin CRCIN20 output)
			(conn CRCIN20 CRCIN20 ==> CRC32 CRCIN20)
		)
		(element CRCOUT28 1
			(pin CRCOUT28 input)
			(conn CRCOUT28 CRCOUT28 <== CRC32 CRCOUT28)
		)
		(element CRCIN0 1
			(pin CRCIN0 output)
			(conn CRCIN0 CRCIN0 ==> CRC32 CRCIN0)
		)
		(element CRCOUT30 1
			(pin CRCOUT30 input)
			(conn CRCOUT30 CRCOUT30 <== CRC32 CRCOUT30)
		)
		(element CRCOUT7 1
			(pin CRCOUT7 input)
			(conn CRCOUT7 CRCOUT7 <== CRC32 CRCOUT7)
		)
		(element CRCIN9 1
			(pin CRCIN9 output)
			(conn CRCIN9 CRCIN9 ==> CRC32 CRCIN9)
		)
		(element CRCOUT9 1
			(pin CRCOUT9 input)
			(conn CRCOUT9 CRCOUT9 <== CRC32 CRCOUT9)
		)
		(element CRCOUT24 1
			(pin CRCOUT24 input)
			(conn CRCOUT24 CRCOUT24 <== CRC32 CRCOUT24)
		)
		(element CRCIN11 1
			(pin CRCIN11 output)
			(conn CRCIN11 CRCIN11 ==> CRC32 CRCIN11)
		)
		(element CRCIN22 1
			(pin CRCIN22 output)
			(conn CRCIN22 CRCIN22 ==> CRC32 CRCIN22)
		)
		(element CRCOUT10 1
			(pin CRCOUT10 input)
			(conn CRCOUT10 CRCOUT10 <== CRC32 CRCOUT10)
		)
		(element CRCOUT12 1
			(pin CRCOUT12 input)
			(conn CRCOUT12 CRCOUT12 <== CRC32 CRCOUT12)
		)
		(element CRCDATAWIDTH0 1
			(pin CRCDATAWIDTH0 output)
			(conn CRCDATAWIDTH0 CRCDATAWIDTH0 ==> CRC32 CRCDATAWIDTH0)
		)
		(element CRCOUT22 1
			(pin CRCOUT22 input)
			(conn CRCOUT22 CRCOUT22 <== CRC32 CRCOUT22)
		)
		(element CRCIN28 1
			(pin CRCIN28 output)
			(conn CRCIN28 CRCIN28 ==> CRC32 CRCIN28)
		)
		(element CRCIN2 1
			(pin CRCIN2 output)
			(conn CRCIN2 CRCIN2 ==> CRC32 CRCIN2)
		)
		(element CRCIN18 1
			(pin CRCIN18 output)
			(conn CRCIN18 CRCIN18 ==> CRC32 CRCIN18)
		)
		(element CRCIN16 1
			(pin CRCIN16 output)
			(conn CRCIN16 CRCIN16 ==> CRC32 CRCIN16)
		)
		(element CRC32 70 # BEL
			(pin CRCRESET input)
			(pin CRCOUT31 output)
			(pin CRCOUT30 output)
			(pin CRCOUT29 output)
			(pin CRCOUT28 output)
			(pin CRCOUT27 output)
			(pin CRCOUT26 output)
			(pin CRCOUT25 output)
			(pin CRCOUT24 output)
			(pin CRCOUT23 output)
			(pin CRCOUT22 output)
			(pin CRCOUT21 output)
			(pin CRCOUT20 output)
			(pin CRCOUT19 output)
			(pin CRCOUT18 output)
			(pin CRCOUT17 output)
			(pin CRCOUT16 output)
			(pin CRCOUT15 output)
			(pin CRCOUT14 output)
			(pin CRCOUT13 output)
			(pin CRCOUT12 output)
			(pin CRCOUT11 output)
			(pin CRCOUT10 output)
			(pin CRCOUT9 output)
			(pin CRCOUT8 output)
			(pin CRCOUT7 output)
			(pin CRCOUT6 output)
			(pin CRCOUT5 output)
			(pin CRCOUT4 output)
			(pin CRCOUT3 output)
			(pin CRCOUT2 output)
			(pin CRCOUT1 output)
			(pin CRCOUT0 output)
			(pin CRCIN31 input)
			(pin CRCIN30 input)
			(pin CRCIN29 input)
			(pin CRCIN28 input)
			(pin CRCIN27 input)
			(pin CRCIN26 input)
			(pin CRCIN25 input)
			(pin CRCIN24 input)
			(pin CRCIN23 input)
			(pin CRCIN22 input)
			(pin CRCIN21 input)
			(pin CRCIN20 input)
			(pin CRCIN19 input)
			(pin CRCIN18 input)
			(pin CRCIN17 input)
			(pin CRCIN16 input)
			(pin CRCIN15 input)
			(pin CRCIN14 input)
			(pin CRCIN13 input)
			(pin CRCIN12 input)
			(pin CRCIN11 input)
			(pin CRCIN10 input)
			(pin CRCIN9 input)
			(pin CRCIN8 input)
			(pin CRCIN7 input)
			(pin CRCIN6 input)
			(pin CRCIN5 input)
			(pin CRCIN4 input)
			(pin CRCIN3 input)
			(pin CRCIN2 input)
			(pin CRCIN1 input)
			(pin CRCIN0 input)
			(pin CRCDATAWIDTH2 input)
			(pin CRCDATAWIDTH1 input)
			(pin CRCDATAWIDTH0 input)
			(pin CRCDATAVALID input)
			(pin CRCCLK input)
			(conn CRC32 CRCOUT31 ==> CRCOUT31 CRCOUT31)
			(conn CRC32 CRCOUT30 ==> CRCOUT30 CRCOUT30)
			(conn CRC32 CRCOUT29 ==> CRCOUT29 CRCOUT29)
			(conn CRC32 CRCOUT28 ==> CRCOUT28 CRCOUT28)
			(conn CRC32 CRCOUT27 ==> CRCOUT27 CRCOUT27)
			(conn CRC32 CRCOUT26 ==> CRCOUT26 CRCOUT26)
			(conn CRC32 CRCOUT25 ==> CRCOUT25 CRCOUT25)
			(conn CRC32 CRCOUT24 ==> CRCOUT24 CRCOUT24)
			(conn CRC32 CRCOUT23 ==> CRCOUT23 CRCOUT23)
			(conn CRC32 CRCOUT22 ==> CRCOUT22 CRCOUT22)
			(conn CRC32 CRCOUT21 ==> CRCOUT21 CRCOUT21)
			(conn CRC32 CRCOUT20 ==> CRCOUT20 CRCOUT20)
			(conn CRC32 CRCOUT19 ==> CRCOUT19 CRCOUT19)
			(conn CRC32 CRCOUT18 ==> CRCOUT18 CRCOUT18)
			(conn CRC32 CRCOUT17 ==> CRCOUT17 CRCOUT17)
			(conn CRC32 CRCOUT16 ==> CRCOUT16 CRCOUT16)
			(conn CRC32 CRCOUT15 ==> CRCOUT15 CRCOUT15)
			(conn CRC32 CRCOUT14 ==> CRCOUT14 CRCOUT14)
			(conn CRC32 CRCOUT13 ==> CRCOUT13 CRCOUT13)
			(conn CRC32 CRCOUT12 ==> CRCOUT12 CRCOUT12)
			(conn CRC32 CRCOUT11 ==> CRCOUT11 CRCOUT11)
			(conn CRC32 CRCOUT10 ==> CRCOUT10 CRCOUT10)
			(conn CRC32 CRCOUT9 ==> CRCOUT9 CRCOUT9)
			(conn CRC32 CRCOUT8 ==> CRCOUT8 CRCOUT8)
			(conn CRC32 CRCOUT7 ==> CRCOUT7 CRCOUT7)
			(conn CRC32 CRCOUT6 ==> CRCOUT6 CRCOUT6)
			(conn CRC32 CRCOUT5 ==> CRCOUT5 CRCOUT5)
			(conn CRC32 CRCOUT4 ==> CRCOUT4 CRCOUT4)
			(conn CRC32 CRCOUT3 ==> CRCOUT3 CRCOUT3)
			(conn CRC32 CRCOUT2 ==> CRCOUT2 CRCOUT2)
			(conn CRC32 CRCOUT1 ==> CRCOUT1 CRCOUT1)
			(conn CRC32 CRCOUT0 ==> CRCOUT0 CRCOUT0)
			(conn CRC32 CRCRESET <== CRCRESET CRCRESET)
			(conn CRC32 CRCIN31 <== CRCIN31 CRCIN31)
			(conn CRC32 CRCIN30 <== CRCIN30 CRCIN30)
			(conn CRC32 CRCIN29 <== CRCIN29 CRCIN29)
			(conn CRC32 CRCIN28 <== CRCIN28 CRCIN28)
			(conn CRC32 CRCIN27 <== CRCIN27 CRCIN27)
			(conn CRC32 CRCIN26 <== CRCIN26 CRCIN26)
			(conn CRC32 CRCIN25 <== CRCIN25 CRCIN25)
			(conn CRC32 CRCIN24 <== CRCIN24 CRCIN24)
			(conn CRC32 CRCIN23 <== CRCIN23 CRCIN23)
			(conn CRC32 CRCIN22 <== CRCIN22 CRCIN22)
			(conn CRC32 CRCIN21 <== CRCIN21 CRCIN21)
			(conn CRC32 CRCIN20 <== CRCIN20 CRCIN20)
			(conn CRC32 CRCIN19 <== CRCIN19 CRCIN19)
			(conn CRC32 CRCIN18 <== CRCIN18 CRCIN18)
			(conn CRC32 CRCIN17 <== CRCIN17 CRCIN17)
			(conn CRC32 CRCIN16 <== CRCIN16 CRCIN16)
			(conn CRC32 CRCIN15 <== CRCIN15 CRCIN15)
			(conn CRC32 CRCIN14 <== CRCIN14 CRCIN14)
			(conn CRC32 CRCIN13 <== CRCIN13 CRCIN13)
			(conn CRC32 CRCIN12 <== CRCIN12 CRCIN12)
			(conn CRC32 CRCIN11 <== CRCIN11 CRCIN11)
			(conn CRC32 CRCIN10 <== CRCIN10 CRCIN10)
			(conn CRC32 CRCIN9 <== CRCIN9 CRCIN9)
			(conn CRC32 CRCIN8 <== CRCIN8 CRCIN8)
			(conn CRC32 CRCIN7 <== CRCIN7 CRCIN7)
			(conn CRC32 CRCIN6 <== CRCIN6 CRCIN6)
			(conn CRC32 CRCIN5 <== CRCIN5 CRCIN5)
			(conn CRC32 CRCIN4 <== CRCIN4 CRCIN4)
			(conn CRC32 CRCIN3 <== CRCIN3 CRCIN3)
			(conn CRC32 CRCIN2 <== CRCIN2 CRCIN2)
			(conn CRC32 CRCIN1 <== CRCIN1 CRCIN1)
			(conn CRC32 CRCIN0 <== CRCIN0 CRCIN0)
			(conn CRC32 CRCDATAWIDTH2 <== CRCDATAWIDTH2 CRCDATAWIDTH2)
			(conn CRC32 CRCDATAWIDTH1 <== CRCDATAWIDTH1 CRCDATAWIDTH1)
			(conn CRC32 CRCDATAWIDTH0 <== CRCDATAWIDTH0 CRCDATAWIDTH0)
			(conn CRC32 CRCDATAVALID <== CRCDATAVALID CRCDATAVALID)
			(conn CRC32 CRCCLK <== CRCCLKINV OUT)
		)
		(element CRCIN17 1
			(pin CRCIN17 output)
			(conn CRCIN17 CRCIN17 ==> CRC32 CRCIN17)
		)
		(element CRCOUT21 1
			(pin CRCOUT21 input)
			(conn CRCOUT21 CRCOUT21 <== CRC32 CRCOUT21)
		)
		(element CRCIN4 1
			(pin CRCIN4 output)
			(conn CRCIN4 CRCIN4 ==> CRC32 CRCIN4)
		)
		(element CRCOUT1 1
			(pin CRCOUT1 input)
			(conn CRCOUT1 CRCOUT1 <== CRC32 CRCOUT1)
		)
		(element CRCOUT20 1
			(pin CRCOUT20 input)
			(conn CRCOUT20 CRCOUT20 <== CRC32 CRCOUT20)
		)
		(element CRCOUT13 1
			(pin CRCOUT13 input)
			(conn CRCOUT13 CRCOUT13 <== CRC32 CRCOUT13)
		)
		(element CRCOUT8 1
			(pin CRCOUT8 input)
			(conn CRCOUT8 CRCOUT8 <== CRC32 CRCOUT8)
		)
		(element CRCIN13 1
			(pin CRCIN13 output)
			(conn CRCIN13 CRCIN13 ==> CRC32 CRCIN13)
		)
		(element CRCOUT6 1
			(pin CRCOUT6 input)
			(conn CRCOUT6 CRCOUT6 <== CRC32 CRCOUT6)
		)
		(element CRCOUT5 1
			(pin CRCOUT5 input)
			(conn CRCOUT5 CRCOUT5 <== CRC32 CRCOUT5)
		)
		(element CRCDATAWIDTH2 1
			(pin CRCDATAWIDTH2 output)
			(conn CRCDATAWIDTH2 CRCDATAWIDTH2 ==> CRC32 CRCDATAWIDTH2)
		)
		(element CRCOUT15 1
			(pin CRCOUT15 input)
			(conn CRCOUT15 CRCOUT15 <== CRC32 CRCOUT15)
		)
		(element CRCOUT25 1
			(pin CRCOUT25 input)
			(conn CRCOUT25 CRCOUT25 <== CRC32 CRCOUT25)
		)
		(element CRCIN24 1
			(pin CRCIN24 output)
			(conn CRCIN24 CRCIN24 ==> CRC32 CRCIN24)
		)
		(element CRCOUT3 1
			(pin CRCOUT3 input)
			(conn CRCOUT3 CRCOUT3 <== CRC32 CRCOUT3)
		)
		(element CRCIN31 1
			(pin CRCIN31 output)
			(conn CRCIN31 CRCIN31 ==> CRC32 CRCIN31)
		)
	)
	(primitive_def CRC64 102 104
		(pin CRCRESET CRCRESET input)
		(pin CRCIN63 CRCIN63 input)
		(pin CRCIN62 CRCIN62 input)
		(pin CRCIN61 CRCIN61 input)
		(pin CRCIN60 CRCIN60 input)
		(pin CRCIN59 CRCIN59 input)
		(pin CRCIN58 CRCIN58 input)
		(pin CRCIN57 CRCIN57 input)
		(pin CRCIN56 CRCIN56 input)
		(pin CRCIN55 CRCIN55 input)
		(pin CRCIN54 CRCIN54 input)
		(pin CRCIN53 CRCIN53 input)
		(pin CRCIN52 CRCIN52 input)
		(pin CRCIN51 CRCIN51 input)
		(pin CRCIN50 CRCIN50 input)
		(pin CRCIN49 CRCIN49 input)
		(pin CRCIN48 CRCIN48 input)
		(pin CRCIN47 CRCIN47 input)
		(pin CRCIN46 CRCIN46 input)
		(pin CRCIN45 CRCIN45 input)
		(pin CRCIN44 CRCIN44 input)
		(pin CRCIN43 CRCIN43 input)
		(pin CRCIN42 CRCIN42 input)
		(pin CRCIN41 CRCIN41 input)
		(pin CRCIN40 CRCIN40 input)
		(pin CRCIN39 CRCIN39 input)
		(pin CRCIN38 CRCIN38 input)
		(pin CRCIN37 CRCIN37 input)
		(pin CRCIN36 CRCIN36 input)
		(pin CRCIN35 CRCIN35 input)
		(pin CRCIN34 CRCIN34 input)
		(pin CRCIN33 CRCIN33 input)
		(pin CRCIN32 CRCIN32 input)
		(pin CRCIN31 CRCIN31 input)
		(pin CRCIN30 CRCIN30 input)
		(pin CRCIN29 CRCIN29 input)
		(pin CRCIN28 CRCIN28 input)
		(pin CRCIN27 CRCIN27 input)
		(pin CRCIN26 CRCIN26 input)
		(pin CRCIN25 CRCIN25 input)
		(pin CRCIN24 CRCIN24 input)
		(pin CRCIN23 CRCIN23 input)
		(pin CRCIN22 CRCIN22 input)
		(pin CRCIN21 CRCIN21 input)
		(pin CRCIN20 CRCIN20 input)
		(pin CRCIN19 CRCIN19 input)
		(pin CRCIN18 CRCIN18 input)
		(pin CRCIN17 CRCIN17 input)
		(pin CRCIN16 CRCIN16 input)
		(pin CRCIN15 CRCIN15 input)
		(pin CRCIN14 CRCIN14 input)
		(pin CRCIN13 CRCIN13 input)
		(pin CRCIN12 CRCIN12 input)
		(pin CRCIN11 CRCIN11 input)
		(pin CRCIN10 CRCIN10 input)
		(pin CRCIN9 CRCIN9 input)
		(pin CRCIN8 CRCIN8 input)
		(pin CRCIN7 CRCIN7 input)
		(pin CRCIN6 CRCIN6 input)
		(pin CRCIN5 CRCIN5 input)
		(pin CRCIN4 CRCIN4 input)
		(pin CRCIN3 CRCIN3 input)
		(pin CRCIN2 CRCIN2 input)
		(pin CRCIN1 CRCIN1 input)
		(pin CRCIN0 CRCIN0 input)
		(pin CRCDATAWIDTH2 CRCDATAWIDTH2 input)
		(pin CRCDATAWIDTH1 CRCDATAWIDTH1 input)
		(pin CRCDATAWIDTH0 CRCDATAWIDTH0 input)
		(pin CRCDATAVALID CRCDATAVALID input)
		(pin CRCCLK CRCCLK input)
		(pin CRCOUT31 CRCOUT31 output)
		(pin CRCOUT30 CRCOUT30 output)
		(pin CRCOUT29 CRCOUT29 output)
		(pin CRCOUT28 CRCOUT28 output)
		(pin CRCOUT27 CRCOUT27 output)
		(pin CRCOUT26 CRCOUT26 output)
		(pin CRCOUT25 CRCOUT25 output)
		(pin CRCOUT24 CRCOUT24 output)
		(pin CRCOUT23 CRCOUT23 output)
		(pin CRCOUT22 CRCOUT22 output)
		(pin CRCOUT21 CRCOUT21 output)
		(pin CRCOUT20 CRCOUT20 output)
		(pin CRCOUT19 CRCOUT19 output)
		(pin CRCOUT18 CRCOUT18 output)
		(pin CRCOUT17 CRCOUT17 output)
		(pin CRCOUT16 CRCOUT16 output)
		(pin CRCOUT15 CRCOUT15 output)
		(pin CRCOUT14 CRCOUT14 output)
		(pin CRCOUT13 CRCOUT13 output)
		(pin CRCOUT12 CRCOUT12 output)
		(pin CRCOUT11 CRCOUT11 output)
		(pin CRCOUT10 CRCOUT10 output)
		(pin CRCOUT9 CRCOUT9 output)
		(pin CRCOUT8 CRCOUT8 output)
		(pin CRCOUT7 CRCOUT7 output)
		(pin CRCOUT6 CRCOUT6 output)
		(pin CRCOUT5 CRCOUT5 output)
		(pin CRCOUT4 CRCOUT4 output)
		(pin CRCOUT3 CRCOUT3 output)
		(pin CRCOUT2 CRCOUT2 output)
		(pin CRCOUT1 CRCOUT1 output)
		(pin CRCOUT0 CRCOUT0 output)
		(element CRCOUT27 1
			(pin CRCOUT27 input)
			(conn CRCOUT27 CRCOUT27 <== CRC64 CRCOUT27)
		)
		(element CRCIN32 1
			(pin CRCIN32 output)
			(conn CRCIN32 CRCIN32 ==> CRC64 CRCIN32)
		)
		(element CRCIN29 1
			(pin CRCIN29 output)
			(conn CRCIN29 CRCIN29 ==> CRC64 CRCIN29)
		)
		(element CRCIN34 1
			(pin CRCIN34 output)
			(conn CRCIN34 CRCIN34 ==> CRC64 CRCIN34)
		)
		(element CRCOUT0 1
			(pin CRCOUT0 input)
			(conn CRCOUT0 CRCOUT0 <== CRC64 CRCOUT0)
		)
		(element CRCIN43 1
			(pin CRCIN43 output)
			(conn CRCIN43 CRCIN43 ==> CRC64 CRCIN43)
		)
		(element CRCCLK 1
			(pin CRCCLK output)
			(conn CRCCLK CRCCLK ==> CRCCLKINV CRCCLK_B)
			(conn CRCCLK CRCCLK ==> CRCCLKINV CRCCLK)
		)
		(element CRCIN1 1
			(pin CRCIN1 output)
			(conn CRCIN1 CRCIN1 ==> CRC64 CRCIN1)
		)
		(element CRCIN39 1
			(pin CRCIN39 output)
			(conn CRCIN39 CRCIN39 ==> CRC64 CRCIN39)
		)
		(element CRCRESET 1
			(pin CRCRESET output)
			(conn CRCRESET CRCRESET ==> CRC64 CRCRESET)
		)
		(element CRCOUT14 1
			(pin CRCOUT14 input)
			(conn CRCOUT14 CRCOUT14 <== CRC64 CRCOUT14)
		)
		(element CRCIN21 1
			(pin CRCIN21 output)
			(conn CRCIN21 CRCIN21 ==> CRC64 CRCIN21)
		)
		(element CRCOUT23 1
			(pin CRCOUT23 input)
			(conn CRCOUT23 CRCOUT23 <== CRC64 CRCOUT23)
		)
		(element CRCOUT19 1
			(pin CRCOUT19 input)
			(conn CRCOUT19 CRCOUT19 <== CRC64 CRCOUT19)
		)
		(element CRCIN48 1
			(pin CRCIN48 output)
			(conn CRCIN48 CRCIN48 ==> CRC64 CRCIN48)
		)
		(element CRCIN23 1
			(pin CRCIN23 output)
			(conn CRCIN23 CRCIN23 ==> CRC64 CRCIN23)
		)
		(element CRCIN7 1
			(pin CRCIN7 output)
			(conn CRCIN7 CRCIN7 ==> CRC64 CRCIN7)
		)
		(element CRCIN54 1
			(pin CRCIN54 output)
			(conn CRCIN54 CRCIN54 ==> CRC64 CRCIN54)
		)
		(element CRCIN6 1
			(pin CRCIN6 output)
			(conn CRCIN6 CRCIN6 ==> CRC64 CRCIN6)
		)
		(element CRCIN8 1
			(pin CRCIN8 output)
			(conn CRCIN8 CRCIN8 ==> CRC64 CRCIN8)
		)
		(element CRCOUT11 1
			(pin CRCOUT11 input)
			(conn CRCOUT11 CRCOUT11 <== CRC64 CRCOUT11)
		)
		(element CRCIN50 1
			(pin CRCIN50 output)
			(conn CRCIN50 CRCIN50 ==> CRC64 CRCIN50)
		)
		(element CRCIN15 1
			(pin CRCIN15 output)
			(conn CRCIN15 CRCIN15 ==> CRC64 CRCIN15)
		)
		(element CRCIN62 1
			(pin CRCIN62 output)
			(conn CRCIN62 CRCIN62 ==> CRC64 CRCIN62)
		)
		(element CRCOUT31 1
			(pin CRCOUT31 input)
			(conn CRCOUT31 CRCOUT31 <== CRC64 CRCOUT31)
		)
		(element CRCIN19 1
			(pin CRCIN19 output)
			(conn CRCIN19 CRCIN19 ==> CRC64 CRCIN19)
		)
		(element CRCIN27 1
			(pin CRCIN27 output)
			(conn CRCIN27 CRCIN27 ==> CRC64 CRCIN27)
		)
		(element CRCIN57 1
			(pin CRCIN57 output)
			(conn CRCIN57 CRCIN57 ==> CRC64 CRCIN57)
		)
		(element CRCIN51 1
			(pin CRCIN51 output)
			(conn CRCIN51 CRCIN51 ==> CRC64 CRCIN51)
		)
		(element CRCIN14 1
			(pin CRCIN14 output)
			(conn CRCIN14 CRCIN14 ==> CRC64 CRCIN14)
		)
		(element CRCIN41 1
			(pin CRCIN41 output)
			(conn CRCIN41 CRCIN41 ==> CRC64 CRCIN41)
		)
		(element CRCCLKINV 3
			(pin CRCCLK_B input)
			(pin CRCCLK input)
			(pin OUT output)
			(cfg CRCCLK_B CRCCLK)
			(conn CRCCLKINV OUT ==> CRC64 CRCCLK)
			(conn CRCCLKINV CRCCLK_B <== CRCCLK CRCCLK)
			(conn CRCCLKINV CRCCLK <== CRCCLK CRCCLK)
		)
		(element CRCDATAWIDTH1 1
			(pin CRCDATAWIDTH1 output)
			(conn CRCDATAWIDTH1 CRCDATAWIDTH1 ==> CRC64 CRCDATAWIDTH1)
		)
		(element CRCIN12 1
			(pin CRCIN12 output)
			(conn CRCIN12 CRCIN12 ==> CRC64 CRCIN12)
		)
		(element CRCIN53 1
			(pin CRCIN53 output)
			(conn CRCIN53 CRCIN53 ==> CRC64 CRCIN53)
		)
		(element CRCIN52 1
			(pin CRCIN52 output)
			(conn CRCIN52 CRCIN52 ==> CRC64 CRCIN52)
		)
		(element CRCIN61 1
			(pin CRCIN61 output)
			(conn CRCIN61 CRCIN61 ==> CRC64 CRCIN61)
		)
		(element CRCOUT4 1
			(pin CRCOUT4 input)
			(conn CRCOUT4 CRCOUT4 <== CRC64 CRCOUT4)
		)
		(element CRCIN26 1
			(pin CRCIN26 output)
			(conn CRCIN26 CRCIN26 ==> CRC64 CRCIN26)
		)
		(element CRCOUT29 1
			(pin CRCOUT29 input)
			(conn CRCOUT29 CRCOUT29 <== CRC64 CRCOUT29)
		)
		(element CRCIN30 1
			(pin CRCIN30 output)
			(conn CRCIN30 CRCIN30 ==> CRC64 CRCIN30)
		)
		(element CRCIN5 1
			(pin CRCIN5 output)
			(conn CRCIN5 CRCIN5 ==> CRC64 CRCIN5)
		)
		(element CRCIN25 1
			(pin CRCIN25 output)
			(conn CRCIN25 CRCIN25 ==> CRC64 CRCIN25)
		)
		(element CRCIN35 1
			(pin CRCIN35 output)
			(conn CRCIN35 CRCIN35 ==> CRC64 CRCIN35)
		)
		(element CRCIN59 1
			(pin CRCIN59 output)
			(conn CRCIN59 CRCIN59 ==> CRC64 CRCIN59)
		)
		(element CRCIN37 1
			(pin CRCIN37 output)
			(conn CRCIN37 CRCIN37 ==> CRC64 CRCIN37)
		)
		(element CRCIN44 1
			(pin CRCIN44 output)
			(conn CRCIN44 CRCIN44 ==> CRC64 CRCIN44)
		)
		(element CRCOUT17 1
			(pin CRCOUT17 input)
			(conn CRCOUT17 CRCOUT17 <== CRC64 CRCOUT17)
		)
		(element CRCIN3 1
			(pin CRCIN3 output)
			(conn CRCIN3 CRCIN3 ==> CRC64 CRCIN3)
		)
		(element CRCIN10 1
			(pin CRCIN10 output)
			(conn CRCIN10 CRCIN10 ==> CRC64 CRCIN10)
		)
		(element CRCOUT16 1
			(pin CRCOUT16 input)
			(conn CRCOUT16 CRCOUT16 <== CRC64 CRCOUT16)
		)
		(element CRCOUT26 1
			(pin CRCOUT26 input)
			(conn CRCOUT26 CRCOUT26 <== CRC64 CRCOUT26)
		)
		(element CRCOUT2 1
			(pin CRCOUT2 input)
			(conn CRCOUT2 CRCOUT2 <== CRC64 CRCOUT2)
		)
		(element CRCIN46 1
			(pin CRCIN46 output)
			(conn CRCIN46 CRCIN46 ==> CRC64 CRCIN46)
		)
		(element CRCDATAVALID 1
			(pin CRCDATAVALID output)
			(conn CRCDATAVALID CRCDATAVALID ==> CRC64 CRCDATAVALID)
		)
		(element CRCIN42 1
			(pin CRCIN42 output)
			(conn CRCIN42 CRCIN42 ==> CRC64 CRCIN42)
		)
		(element CRCIN20 1
			(pin CRCIN20 output)
			(conn CRCIN20 CRCIN20 ==> CRC64 CRCIN20)
		)
		(element CRCOUT18 1
			(pin CRCOUT18 input)
			(conn CRCOUT18 CRCOUT18 <== CRC64 CRCOUT18)
		)
		(element CRCOUT28 1
			(pin CRCOUT28 input)
			(conn CRCOUT28 CRCOUT28 <== CRC64 CRCOUT28)
		)
		(element CRCIN0 1
			(pin CRCIN0 output)
			(conn CRCIN0 CRCIN0 ==> CRC64 CRCIN0)
		)
		(element CRCOUT30 1
			(pin CRCOUT30 input)
			(conn CRCOUT30 CRCOUT30 <== CRC64 CRCOUT30)
		)
		(element CRCIN9 1
			(pin CRCIN9 output)
			(conn CRCIN9 CRCIN9 ==> CRC64 CRCIN9)
		)
		(element CRCOUT7 1
			(pin CRCOUT7 input)
			(conn CRCOUT7 CRCOUT7 <== CRC64 CRCOUT7)
		)
		(element CRCIN58 1
			(pin CRCIN58 output)
			(conn CRCIN58 CRCIN58 ==> CRC64 CRCIN58)
		)
		(element CRCIN55 1
			(pin CRCIN55 output)
			(conn CRCIN55 CRCIN55 ==> CRC64 CRCIN55)
		)
		(element CRCOUT9 1
			(pin CRCOUT9 input)
			(conn CRCOUT9 CRCOUT9 <== CRC64 CRCOUT9)
		)
		(element CRCOUT24 1
			(pin CRCOUT24 input)
			(conn CRCOUT24 CRCOUT24 <== CRC64 CRCOUT24)
		)
		(element CRCIN49 1
			(pin CRCIN49 output)
			(conn CRCIN49 CRCIN49 ==> CRC64 CRCIN49)
		)
		(element CRCIN11 1
			(pin CRCIN11 output)
			(conn CRCIN11 CRCIN11 ==> CRC64 CRCIN11)
		)
		(element CRCIN22 1
			(pin CRCIN22 output)
			(conn CRCIN22 CRCIN22 ==> CRC64 CRCIN22)
		)
		(element CRCOUT10 1
			(pin CRCOUT10 input)
			(conn CRCOUT10 CRCOUT10 <== CRC64 CRCOUT10)
		)
		(element CRCOUT12 1
			(pin CRCOUT12 input)
			(conn CRCOUT12 CRCOUT12 <== CRC64 CRCOUT12)
		)
		(element CRCDATAWIDTH0 1
			(pin CRCDATAWIDTH0 output)
			(conn CRCDATAWIDTH0 CRCDATAWIDTH0 ==> CRC64 CRCDATAWIDTH0)
		)
		(element CRCOUT22 1
			(pin CRCOUT22 input)
			(conn CRCOUT22 CRCOUT22 <== CRC64 CRCOUT22)
		)
		(element CRC64 102 # BEL
			(pin CRCRESET input)
			(pin CRCOUT31 output)
			(pin CRCOUT30 output)
			(pin CRCOUT29 output)
			(pin CRCOUT28 output)
			(pin CRCOUT27 output)
			(pin CRCOUT26 output)
			(pin CRCOUT25 output)
			(pin CRCOUT24 output)
			(pin CRCOUT23 output)
			(pin CRCOUT22 output)
			(pin CRCOUT21 output)
			(pin CRCOUT20 output)
			(pin CRCOUT19 output)
			(pin CRCOUT18 output)
			(pin CRCOUT17 output)
			(pin CRCOUT16 output)
			(pin CRCOUT15 output)
			(pin CRCOUT14 output)
			(pin CRCOUT13 output)
			(pin CRCOUT12 output)
			(pin CRCOUT11 output)
			(pin CRCOUT10 output)
			(pin CRCOUT9 output)
			(pin CRCOUT8 output)
			(pin CRCOUT7 output)
			(pin CRCOUT6 output)
			(pin CRCOUT5 output)
			(pin CRCOUT4 output)
			(pin CRCOUT3 output)
			(pin CRCOUT2 output)
			(pin CRCOUT1 output)
			(pin CRCOUT0 output)
			(pin CRCIN63 input)
			(pin CRCIN62 input)
			(pin CRCIN61 input)
			(pin CRCIN60 input)
			(pin CRCIN59 input)
			(pin CRCIN58 input)
			(pin CRCIN57 input)
			(pin CRCIN56 input)
			(pin CRCIN55 input)
			(pin CRCIN54 input)
			(pin CRCIN53 input)
			(pin CRCIN52 input)
			(pin CRCIN51 input)
			(pin CRCIN50 input)
			(pin CRCIN49 input)
			(pin CRCIN48 input)
			(pin CRCIN47 input)
			(pin CRCIN46 input)
			(pin CRCIN45 input)
			(pin CRCIN44 input)
			(pin CRCIN43 input)
			(pin CRCIN42 input)
			(pin CRCIN41 input)
			(pin CRCIN40 input)
			(pin CRCIN39 input)
			(pin CRCIN38 input)
			(pin CRCIN37 input)
			(pin CRCIN36 input)
			(pin CRCIN35 input)
			(pin CRCIN34 input)
			(pin CRCIN33 input)
			(pin CRCIN32 input)
			(pin CRCIN31 input)
			(pin CRCIN30 input)
			(pin CRCIN29 input)
			(pin CRCIN28 input)
			(pin CRCIN27 input)
			(pin CRCIN26 input)
			(pin CRCIN25 input)
			(pin CRCIN24 input)
			(pin CRCIN23 input)
			(pin CRCIN22 input)
			(pin CRCIN21 input)
			(pin CRCIN20 input)
			(pin CRCIN19 input)
			(pin CRCIN18 input)
			(pin CRCIN17 input)
			(pin CRCIN16 input)
			(pin CRCIN15 input)
			(pin CRCIN14 input)
			(pin CRCIN13 input)
			(pin CRCIN12 input)
			(pin CRCIN11 input)
			(pin CRCIN10 input)
			(pin CRCIN9 input)
			(pin CRCIN8 input)
			(pin CRCIN7 input)
			(pin CRCIN6 input)
			(pin CRCIN5 input)
			(pin CRCIN4 input)
			(pin CRCIN3 input)
			(pin CRCIN2 input)
			(pin CRCIN1 input)
			(pin CRCIN0 input)
			(pin CRCDATAWIDTH2 input)
			(pin CRCDATAWIDTH1 input)
			(pin CRCDATAWIDTH0 input)
			(pin CRCDATAVALID input)
			(pin CRCCLK input)
			(conn CRC64 CRCOUT31 ==> CRCOUT31 CRCOUT31)
			(conn CRC64 CRCOUT30 ==> CRCOUT30 CRCOUT30)
			(conn CRC64 CRCOUT29 ==> CRCOUT29 CRCOUT29)
			(conn CRC64 CRCOUT28 ==> CRCOUT28 CRCOUT28)
			(conn CRC64 CRCOUT27 ==> CRCOUT27 CRCOUT27)
			(conn CRC64 CRCOUT26 ==> CRCOUT26 CRCOUT26)
			(conn CRC64 CRCOUT25 ==> CRCOUT25 CRCOUT25)
			(conn CRC64 CRCOUT24 ==> CRCOUT24 CRCOUT24)
			(conn CRC64 CRCOUT23 ==> CRCOUT23 CRCOUT23)
			(conn CRC64 CRCOUT22 ==> CRCOUT22 CRCOUT22)
			(conn CRC64 CRCOUT21 ==> CRCOUT21 CRCOUT21)
			(conn CRC64 CRCOUT20 ==> CRCOUT20 CRCOUT20)
			(conn CRC64 CRCOUT19 ==> CRCOUT19 CRCOUT19)
			(conn CRC64 CRCOUT18 ==> CRCOUT18 CRCOUT18)
			(conn CRC64 CRCOUT17 ==> CRCOUT17 CRCOUT17)
			(conn CRC64 CRCOUT16 ==> CRCOUT16 CRCOUT16)
			(conn CRC64 CRCOUT15 ==> CRCOUT15 CRCOUT15)
			(conn CRC64 CRCOUT14 ==> CRCOUT14 CRCOUT14)
			(conn CRC64 CRCOUT13 ==> CRCOUT13 CRCOUT13)
			(conn CRC64 CRCOUT12 ==> CRCOUT12 CRCOUT12)
			(conn CRC64 CRCOUT11 ==> CRCOUT11 CRCOUT11)
			(conn CRC64 CRCOUT10 ==> CRCOUT10 CRCOUT10)
			(conn CRC64 CRCOUT9 ==> CRCOUT9 CRCOUT9)
			(conn CRC64 CRCOUT8 ==> CRCOUT8 CRCOUT8)
			(conn CRC64 CRCOUT7 ==> CRCOUT7 CRCOUT7)
			(conn CRC64 CRCOUT6 ==> CRCOUT6 CRCOUT6)
			(conn CRC64 CRCOUT5 ==> CRCOUT5 CRCOUT5)
			(conn CRC64 CRCOUT4 ==> CRCOUT4 CRCOUT4)
			(conn CRC64 CRCOUT3 ==> CRCOUT3 CRCOUT3)
			(conn CRC64 CRCOUT2 ==> CRCOUT2 CRCOUT2)
			(conn CRC64 CRCOUT1 ==> CRCOUT1 CRCOUT1)
			(conn CRC64 CRCOUT0 ==> CRCOUT0 CRCOUT0)
			(conn CRC64 CRCRESET <== CRCRESET CRCRESET)
			(conn CRC64 CRCIN63 <== CRCIN63 CRCIN63)
			(conn CRC64 CRCIN62 <== CRCIN62 CRCIN62)
			(conn CRC64 CRCIN61 <== CRCIN61 CRCIN61)
			(conn CRC64 CRCIN60 <== CRCIN60 CRCIN60)
			(conn CRC64 CRCIN59 <== CRCIN59 CRCIN59)
			(conn CRC64 CRCIN58 <== CRCIN58 CRCIN58)
			(conn CRC64 CRCIN57 <== CRCIN57 CRCIN57)
			(conn CRC64 CRCIN56 <== CRCIN56 CRCIN56)
			(conn CRC64 CRCIN55 <== CRCIN55 CRCIN55)
			(conn CRC64 CRCIN54 <== CRCIN54 CRCIN54)
			(conn CRC64 CRCIN53 <== CRCIN53 CRCIN53)
			(conn CRC64 CRCIN52 <== CRCIN52 CRCIN52)
			(conn CRC64 CRCIN51 <== CRCIN51 CRCIN51)
			(conn CRC64 CRCIN50 <== CRCIN50 CRCIN50)
			(conn CRC64 CRCIN49 <== CRCIN49 CRCIN49)
			(conn CRC64 CRCIN48 <== CRCIN48 CRCIN48)
			(conn CRC64 CRCIN47 <== CRCIN47 CRCIN47)
			(conn CRC64 CRCIN46 <== CRCIN46 CRCIN46)
			(conn CRC64 CRCIN45 <== CRCIN45 CRCIN45)
			(conn CRC64 CRCIN44 <== CRCIN44 CRCIN44)
			(conn CRC64 CRCIN43 <== CRCIN43 CRCIN43)
			(conn CRC64 CRCIN42 <== CRCIN42 CRCIN42)
			(conn CRC64 CRCIN41 <== CRCIN41 CRCIN41)
			(conn CRC64 CRCIN40 <== CRCIN40 CRCIN40)
			(conn CRC64 CRCIN39 <== CRCIN39 CRCIN39)
			(conn CRC64 CRCIN38 <== CRCIN38 CRCIN38)
			(conn CRC64 CRCIN37 <== CRCIN37 CRCIN37)
			(conn CRC64 CRCIN36 <== CRCIN36 CRCIN36)
			(conn CRC64 CRCIN35 <== CRCIN35 CRCIN35)
			(conn CRC64 CRCIN34 <== CRCIN34 CRCIN34)
			(conn CRC64 CRCIN33 <== CRCIN33 CRCIN33)
			(conn CRC64 CRCIN32 <== CRCIN32 CRCIN32)
			(conn CRC64 CRCIN31 <== CRCIN31 CRCIN31)
			(conn CRC64 CRCIN30 <== CRCIN30 CRCIN30)
			(conn CRC64 CRCIN29 <== CRCIN29 CRCIN29)
			(conn CRC64 CRCIN28 <== CRCIN28 CRCIN28)
			(conn CRC64 CRCIN27 <== CRCIN27 CRCIN27)
			(conn CRC64 CRCIN26 <== CRCIN26 CRCIN26)
			(conn CRC64 CRCIN25 <== CRCIN25 CRCIN25)
			(conn CRC64 CRCIN24 <== CRCIN24 CRCIN24)
			(conn CRC64 CRCIN23 <== CRCIN23 CRCIN23)
			(conn CRC64 CRCIN22 <== CRCIN22 CRCIN22)
			(conn CRC64 CRCIN21 <== CRCIN21 CRCIN21)
			(conn CRC64 CRCIN20 <== CRCIN20 CRCIN20)
			(conn CRC64 CRCIN19 <== CRCIN19 CRCIN19)
			(conn CRC64 CRCIN18 <== CRCIN18 CRCIN18)
			(conn CRC64 CRCIN17 <== CRCIN17 CRCIN17)
			(conn CRC64 CRCIN16 <== CRCIN16 CRCIN16)
			(conn CRC64 CRCIN15 <== CRCIN15 CRCIN15)
			(conn CRC64 CRCIN14 <== CRCIN14 CRCIN14)
			(conn CRC64 CRCIN13 <== CRCIN13 CRCIN13)
			(conn CRC64 CRCIN12 <== CRCIN12 CRCIN12)
			(conn CRC64 CRCIN11 <== CRCIN11 CRCIN11)
			(conn CRC64 CRCIN10 <== CRCIN10 CRCIN10)
			(conn CRC64 CRCIN9 <== CRCIN9 CRCIN9)
			(conn CRC64 CRCIN8 <== CRCIN8 CRCIN8)
			(conn CRC64 CRCIN7 <== CRCIN7 CRCIN7)
			(conn CRC64 CRCIN6 <== CRCIN6 CRCIN6)
			(conn CRC64 CRCIN5 <== CRCIN5 CRCIN5)
			(conn CRC64 CRCIN4 <== CRCIN4 CRCIN4)
			(conn CRC64 CRCIN3 <== CRCIN3 CRCIN3)
			(conn CRC64 CRCIN2 <== CRCIN2 CRCIN2)
			(conn CRC64 CRCIN1 <== CRCIN1 CRCIN1)
			(conn CRC64 CRCIN0 <== CRCIN0 CRCIN0)
			(conn CRC64 CRCDATAWIDTH2 <== CRCDATAWIDTH2 CRCDATAWIDTH2)
			(conn CRC64 CRCDATAWIDTH1 <== CRCDATAWIDTH1 CRCDATAWIDTH1)
			(conn CRC64 CRCDATAWIDTH0 <== CRCDATAWIDTH0 CRCDATAWIDTH0)
			(conn CRC64 CRCDATAVALID <== CRCDATAVALID CRCDATAVALID)
			(conn CRC64 CRCCLK <== CRCCLKINV OUT)
		)
		(element CRCIN28 1
			(pin CRCIN28 output)
			(conn CRCIN28 CRCIN28 ==> CRC64 CRCIN28)
		)
		(element CRCIN2 1
			(pin CRCIN2 output)
			(conn CRCIN2 CRCIN2 ==> CRC64 CRCIN2)
		)
		(element CRCIN63 1
			(pin CRCIN63 output)
			(conn CRCIN63 CRCIN63 ==> CRC64 CRCIN63)
		)
		(element CRCIN18 1
			(pin CRCIN18 output)
			(conn CRCIN18 CRCIN18 ==> CRC64 CRCIN18)
		)
		(element CRCIN16 1
			(pin CRCIN16 output)
			(conn CRCIN16 CRCIN16 ==> CRC64 CRCIN16)
		)
		(element CRCIN17 1
			(pin CRCIN17 output)
			(conn CRCIN17 CRCIN17 ==> CRC64 CRCIN17)
		)
		(element CRCIN38 1
			(pin CRCIN38 output)
			(conn CRCIN38 CRCIN38 ==> CRC64 CRCIN38)
		)
		(element CRCIN36 1
			(pin CRCIN36 output)
			(conn CRCIN36 CRCIN36 ==> CRC64 CRCIN36)
		)
		(element CRCOUT21 1
			(pin CRCOUT21 input)
			(conn CRCOUT21 CRCOUT21 <== CRC64 CRCOUT21)
		)
		(element CRCIN4 1
			(pin CRCIN4 output)
			(conn CRCIN4 CRCIN4 ==> CRC64 CRCIN4)
		)
		(element CRCIN40 1
			(pin CRCIN40 output)
			(conn CRCIN40 CRCIN40 ==> CRC64 CRCIN40)
		)
		(element CRCIN33 1
			(pin CRCIN33 output)
			(conn CRCIN33 CRCIN33 ==> CRC64 CRCIN33)
		)
		(element CRCOUT1 1
			(pin CRCOUT1 input)
			(conn CRCOUT1 CRCOUT1 <== CRC64 CRCOUT1)
		)
		(element CRCOUT20 1
			(pin CRCOUT20 input)
			(conn CRCOUT20 CRCOUT20 <== CRC64 CRCOUT20)
		)
		(element CRCOUT13 1
			(pin CRCOUT13 input)
			(conn CRCOUT13 CRCOUT13 <== CRC64 CRCOUT13)
		)
		(element CRCIN47 1
			(pin CRCIN47 output)
			(conn CRCIN47 CRCIN47 ==> CRC64 CRCIN47)
		)
		(element CRCOUT8 1
			(pin CRCOUT8 input)
			(conn CRCOUT8 CRCOUT8 <== CRC64 CRCOUT8)
		)
		(element CRCIN45 1
			(pin CRCIN45 output)
			(conn CRCIN45 CRCIN45 ==> CRC64 CRCIN45)
		)
		(element CRCIN13 1
			(pin CRCIN13 output)
			(conn CRCIN13 CRCIN13 ==> CRC64 CRCIN13)
		)
		(element CRCOUT6 1
			(pin CRCOUT6 input)
			(conn CRCOUT6 CRCOUT6 <== CRC64 CRCOUT6)
		)
		(element CRCIN60 1
			(pin CRCIN60 output)
			(conn CRCIN60 CRCIN60 ==> CRC64 CRCIN60)
		)
		(element CRCOUT5 1
			(pin CRCOUT5 input)
			(conn CRCOUT5 CRCOUT5 <== CRC64 CRCOUT5)
		)
		(element CRCDATAWIDTH2 1
			(pin CRCDATAWIDTH2 output)
			(conn CRCDATAWIDTH2 CRCDATAWIDTH2 ==> CRC64 CRCDATAWIDTH2)
		)
		(element CRCOUT15 1
			(pin CRCOUT15 input)
			(conn CRCOUT15 CRCOUT15 <== CRC64 CRCOUT15)
		)
		(element CRCIN56 1
			(pin CRCIN56 output)
			(conn CRCIN56 CRCIN56 ==> CRC64 CRCIN56)
		)
		(element CRCIN24 1
			(pin CRCIN24 output)
			(conn CRCIN24 CRCIN24 ==> CRC64 CRCIN24)
		)
		(element CRCOUT25 1
			(pin CRCOUT25 input)
			(conn CRCOUT25 CRCOUT25 <== CRC64 CRCOUT25)
		)
		(element CRCIN31 1
			(pin CRCIN31 output)
			(conn CRCIN31 CRCIN31 ==> CRC64 CRCIN31)
		)
		(element CRCOUT3 1
			(pin CRCOUT3 input)
			(conn CRCOUT3 CRCOUT3 <== CRC64 CRCOUT3)
		)
	)
	(primitive_def DCI 12 13
		(pin TSTRST TSTRST input)
		(pin TSTHLP TSTHLP input)
		(pin TSTHLN TSTHLN input)
		(pin TSTCLK TSTCLK input)
		(pin DCISCLK DCISCLK output)
		(pin DCIREFIOUPDATE DCIREFIOUPDATE output)
		(pin DCIIOUPDATE DCIIOUPDATE output)
		(pin DCIDONE DCIDONE output)
		(pin DCIDATA DCIDATA output)
		(pin DCIADDRESS2 DCIADDRESS2 output)
		(pin DCIADDRESS1 DCIADDRESS1 output)
		(pin DCIADDRESS0 DCIADDRESS0 output)
		(element DCIADDRESS0 1
			(pin DCIADDRESS0 input)
			(conn DCIADDRESS0 DCIADDRESS0 <== DCI DCIADDRESS0)
		)
		(element DCIADDRESS1 1
			(pin DCIADDRESS1 input)
			(conn DCIADDRESS1 DCIADDRESS1 <== DCI DCIADDRESS1)
		)
		(element DCIADDRESS2 1
			(pin DCIADDRESS2 input)
			(conn DCIADDRESS2 DCIADDRESS2 <== DCI DCIADDRESS2)
		)
		(element DCIREFIOUPDATE 1
			(pin DCIREFIOUPDATE input)
			(conn DCIREFIOUPDATE DCIREFIOUPDATE <== DCI DCIREFIOUPDATE)
		)
		(element DCIDATA 1
			(pin DCIDATA input)
			(conn DCIDATA DCIDATA <== DCI DCIDATA)
		)
		(element DCIIOUPDATE 1
			(pin DCIIOUPDATE input)
			(conn DCIIOUPDATE DCIIOUPDATE <== DCI DCIIOUPDATE)
		)
		(element DCI 12 # BEL
			(pin TSTRST input)
			(pin TSTHLP input)
			(pin TSTHLN input)
			(pin TSTCLK input)
			(pin DCISCLK output)
			(pin DCIREFIOUPDATE output)
			(pin DCIIOUPDATE output)
			(pin DCIDONE output)
			(pin DCIDATA output)
			(pin DCIADDRESS2 output)
			(pin DCIADDRESS1 output)
			(pin DCIADDRESS0 output)
			(conn DCI DCISCLK ==> DCISCLK DCISCLK)
			(conn DCI DCIREFIOUPDATE ==> DCIREFIOUPDATE DCIREFIOUPDATE)
			(conn DCI DCIIOUPDATE ==> DCIIOUPDATE DCIIOUPDATE)
			(conn DCI DCIDONE ==> DCIDONE DCIDONE)
			(conn DCI DCIDATA ==> DCIDATA DCIDATA)
			(conn DCI DCIADDRESS2 ==> DCIADDRESS2 DCIADDRESS2)
			(conn DCI DCIADDRESS1 ==> DCIADDRESS1 DCIADDRESS1)
			(conn DCI DCIADDRESS0 ==> DCIADDRESS0 DCIADDRESS0)
			(conn DCI TSTRST <== TSTRST TSTRST)
			(conn DCI TSTHLP <== TSTHLP TSTHLP)
			(conn DCI TSTHLN <== TSTHLN TSTHLN)
			(conn DCI TSTCLK <== TSTCLK TSTCLK)
		)
		(element TSTRST 1
			(pin TSTRST output)
			(conn TSTRST TSTRST ==> DCI TSTRST)
		)
		(element TSTCLK 1
			(pin TSTCLK output)
			(conn TSTCLK TSTCLK ==> DCI TSTCLK)
		)
		(element DCIDONE 1
			(pin DCIDONE input)
			(conn DCIDONE DCIDONE <== DCI DCIDONE)
		)
		(element DCISCLK 1
			(pin DCISCLK input)
			(conn DCISCLK DCISCLK <== DCI DCISCLK)
		)
		(element TSTHLN 1
			(pin TSTHLN output)
			(conn TSTHLN TSTHLN ==> DCI TSTHLN)
		)
		(element TSTHLP 1
			(pin TSTHLP output)
			(conn TSTHLP TSTHLP ==> DCI TSTHLP)
		)
	)
	(primitive_def DCIRESET 2 3
		(pin RST RST input)
		(pin LOCKED LOCKED output)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> DCIRESET RST)
		)
		(element LOCKED 1
			(pin LOCKED input)
			(conn LOCKED LOCKED <== DCIRESET LOCKED)
		)
		(element DCIRESET 2 # BEL
			(pin RST input)
			(pin LOCKED output)
			(conn DCIRESET LOCKED ==> LOCKED LOCKED)
			(conn DCIRESET RST <== RST RST)
		)
	)
	(primitive_def DCM_ADV 82 163
		(pin SKEWRST SKEWRST input)
		(pin SKEWIN SKEWIN input)
		(pin SKEWCLKIN2 SKEWCLKIN2 input)
		(pin SKEWCLKIN1 SKEWCLKIN1 input)
		(pin SCANIN4 SCANIN4 input)
		(pin SCANIN3 SCANIN3 input)
		(pin SCANIN2 SCANIN2 input)
		(pin SCANIN1 SCANIN1 input)
		(pin SCANIN0 SCANIN0 input)
		(pin RST RST input)
		(pin PSINCDEC PSINCDEC input)
		(pin PSEN PSEN input)
		(pin PSCLK PSCLK input)
		(pin FREEZEDLL FREEZEDLL input)
		(pin FREEZEDFS FREEZEDFS input)
		(pin DWE DWE input)
		(pin DI15 DI15 input)
		(pin DI14 DI14 input)
		(pin DI13 DI13 input)
		(pin DI12 DI12 input)
		(pin DI11 DI11 input)
		(pin DI10 DI10 input)
		(pin DI9 DI9 input)
		(pin DI8 DI8 input)
		(pin DI7 DI7 input)
		(pin DI6 DI6 input)
		(pin DI5 DI5 input)
		(pin DI4 DI4 input)
		(pin DI3 DI3 input)
		(pin DI2 DI2 input)
		(pin DI1 DI1 input)
		(pin DI0 DI0 input)
		(pin DEN DEN input)
		(pin DCLK DCLK input)
		(pin DADDR6 DADDR6 input)
		(pin DADDR5 DADDR5 input)
		(pin DADDR4 DADDR4 input)
		(pin DADDR3 DADDR3 input)
		(pin DADDR2 DADDR2 input)
		(pin DADDR1 DADDR1 input)
		(pin DADDR0 DADDR0 input)
		(pin CTLSEL2 CTLSEL2 input)
		(pin CTLSEL1 CTLSEL1 input)
		(pin CTLSEL0 CTLSEL0 input)
		(pin CTLOSC2 CTLOSC2 input)
		(pin CTLOSC1 CTLOSC1 input)
		(pin CTLMODE CTLMODE input)
		(pin CTLGO CTLGO input)
		(pin CLKIN CLKIN input)
		(pin CLKFB CLKFB input)
		(pin SKEWOUT SKEWOUT output)
		(pin SCANOUT1 SCANOUT1 output)
		(pin SCANOUT0 SCANOUT0 output)
		(pin PSDONE PSDONE output)
		(pin LOCKED LOCKED output)
		(pin DRDY DRDY output)
		(pin DO15 DO15 output)
		(pin DO14 DO14 output)
		(pin DO13 DO13 output)
		(pin DO12 DO12 output)
		(pin DO11 DO11 output)
		(pin DO10 DO10 output)
		(pin DO9 DO9 output)
		(pin DO8 DO8 output)
		(pin DO7 DO7 output)
		(pin DO6 DO6 output)
		(pin DO5 DO5 output)
		(pin DO4 DO4 output)
		(pin DO3 DO3 output)
		(pin DO2 DO2 output)
		(pin DO1 DO1 output)
		(pin DO0 DO0 output)
		(pin CONCUR CONCUR output)
		(pin CLKFX180 CLKFX180 output)
		(pin CLKFX CLKFX output)
		(pin CLKDV CLKDV output)
		(pin CLK270 CLK270 output)
		(pin CLK180 CLK180 output)
		(pin CLK90 CLK90 output)
		(pin CLK2X180 CLK2X180 output)
		(pin CLK2X CLK2X output)
		(pin CLK0 CLK0 output)
		(element DLL_PERIOD_LOCK_BY1 0
			(cfg FALSE TRUE)
		)
		(element DADDR4 1
			(pin DADDR4 output)
			(conn DADDR4 DADDR4 ==> DCM_ADV DADDR4)
		)
		(element DLL_FREQUENCY_MODE 0
			(cfg LOW HIGH)
		)
		(element DFS_EARLY_LOCK 0
			(cfg FALSE TRUE)
		)
		(element DO13 1
			(pin DO13 input)
			(conn DO13 DO13 <== DCM_ADV DO13)
		)
		(element DFS_REF_ON_FX 0
			(cfg FALSE TRUE)
		)
		(element DI9 1
			(pin DI9 output)
			(conn DI9 DI9 ==> DCM_ADV DI9)
		)
		(element DO5 1
			(pin DO5 input)
			(conn DO5 DO5 <== DCM_ADV DO5)
		)
		(element SCANIN0 1
			(pin SCANIN0 output)
			(conn SCANIN0 SCANIN0 ==> DCM_ADV SCANIN0)
		)
		(element SCANIN4 1
			(pin SCANIN4 output)
			(conn SCANIN4 SCANIN4 ==> DCM_ADV SCANIN4)
		)
		(element DI12 1
			(pin DI12 output)
			(conn DI12 DI12 ==> DCM_ADV DI12)
		)
		(element DCM_OPTINV_RST 0
			(cfg FALSE TRUE)
		)
		(element CLKFX 1
			(pin CLKFX input)
			(conn CLKFX CLKFX <== DCM_ADV CLKFX)
		)
		(element DI7 1
			(pin DI7 output)
			(conn DI7 DI7 ==> DCM_ADV DI7)
		)
		(element DI11 1
			(pin DI11 output)
			(conn DI11 DI11 ==> DCM_ADV DI11)
		)
		(element DEN 1
			(pin DEN output)
			(conn DEN DEN ==> DCM_ADV DEN)
		)
		(element DFS_FREQUENCY_MODE 0
			(cfg LOW HIGH)
		)
		(element DLL_PWRD_STICKY_B 0
			(cfg FALSE TRUE)
		)
		(element DFS_PWRD_REPLY_TIMES_OUT_B 0
			(cfg FALSE TRUE)
		)
		(element DCM_CLKIN_IODLY_MUXINSEL 0
			(cfg PASS DELAY_LINE)
		)
		(element CTLGO 1
			(pin CTLGO output)
			(conn CTLGO CTLGO ==> DCM_ADV CTLGO)
		)
		(element DI14 1
			(pin DI14 output)
			(conn DI14 DI14 ==> DCM_ADV DI14)
		)
		(element CLKFX_DIVIDE 0
			(cfg 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17)
		)
		(element CTLOSC1 1
			(pin CTLOSC1 output)
			(conn CTLOSC1 CTLOSC1 ==> DCM_ADV CTLOSC1)
		)
		(element DRDY 1
			(pin DRDY input)
			(conn DRDY DRDY <== DCM_ADV DRDY)
		)
		(element DI3 1
			(pin DI3 output)
			(conn DI3 DI3 ==> DCM_ADV DI3)
		)
		(element DFS_AVE_FREQ_SAMPLE_INTERVAL 0
			(cfg 7 6 5 4 3 2 1)
		)
		(element PSINCDECINV 3
			(pin PSINCDEC_B input)
			(pin PSINCDEC input)
			(pin OUT output)
			(cfg PSINCDEC_B PSINCDEC)
			(conn PSINCDECINV OUT ==> DCM_ADV PSINCDEC)
			(conn PSINCDECINV PSINCDEC_B <== PSINCDEC PSINCDEC)
			(conn PSINCDECINV PSINCDEC <== PSINCDEC PSINCDEC)
		)
		(element DCM_OPTINV_PSINCDEC 0
			(cfg FALSE TRUE)
		)
		(element DLL_CLKFB_STOPPED_PWRD_EN_B 0
			(cfg FALSE TRUE)
		)
		(element DLL_CLKIN_STOPPED_PWRD_EN_B 0
			(cfg FALSE TRUE)
		)
		(element DI8 1
			(pin DI8 output)
			(conn DI8 DI8 ==> DCM_ADV DI8)
		)
		(element DCM_USE_REG_READY 0
			(cfg FALSE TRUE)
		)
		(element SKEWCLKIN2 1
			(pin SKEWCLKIN2 output)
			(conn SKEWCLKIN2 SKEWCLKIN2 ==> SKEWCLKIN2INV SKEWCLKIN2_B)
			(conn SKEWCLKIN2 SKEWCLKIN2 ==> SKEWCLKIN2INV SKEWCLKIN2)
		)
		(element CONCUR 1
			(pin CONCUR input)
			(conn CONCUR CONCUR <== DCM_ADV CONCUR)
		)
		(element CLKDV 1
			(pin CLKDV input)
			(conn CLKDV CLKDV <== DCM_ADV CLKDV)
		)
		(element DCM_ADV 82 # BEL
			(pin SKEWRST input)
			(pin SKEWOUT output)
			(pin SKEWIN input)
			(pin SKEWCLKIN2 input)
			(pin SKEWCLKIN1 input)
			(pin SCANOUT1 output)
			(pin SCANOUT0 output)
			(pin SCANIN4 input)
			(pin SCANIN3 input)
			(pin SCANIN2 input)
			(pin SCANIN1 input)
			(pin SCANIN0 input)
			(pin RST input)
			(pin PSINCDEC input)
			(pin PSEN input)
			(pin PSDONE output)
			(pin PSCLK input)
			(pin LOCKED output)
			(pin FREEZEDLL input)
			(pin FREEZEDFS input)
			(pin DWE input)
			(pin DRDY output)
			(pin DO15 output)
			(pin DO14 output)
			(pin DO13 output)
			(pin DO12 output)
			(pin DO11 output)
			(pin DO10 output)
			(pin DO9 output)
			(pin DO8 output)
			(pin DO7 output)
			(pin DO6 output)
			(pin DO5 output)
			(pin DO4 output)
			(pin DO3 output)
			(pin DO2 output)
			(pin DO1 output)
			(pin DO0 output)
			(pin DI15 input)
			(pin DI14 input)
			(pin DI13 input)
			(pin DI12 input)
			(pin DI11 input)
			(pin DI10 input)
			(pin DI9 input)
			(pin DI8 input)
			(pin DI7 input)
			(pin DI6 input)
			(pin DI5 input)
			(pin DI4 input)
			(pin DI3 input)
			(pin DI2 input)
			(pin DI1 input)
			(pin DI0 input)
			(pin DEN input)
			(pin DCLK input)
			(pin DADDR6 input)
			(pin DADDR5 input)
			(pin DADDR4 input)
			(pin DADDR3 input)
			(pin DADDR2 input)
			(pin DADDR1 input)
			(pin DADDR0 input)
			(pin CTLSEL2 input)
			(pin CTLSEL1 input)
			(pin CTLSEL0 input)
			(pin CTLOSC2 input)
			(pin CTLOSC1 input)
			(pin CTLMODE input)
			(pin CTLGO input)
			(pin CONCUR output)
			(pin CLKIN input)
			(pin CLKFX180 output)
			(pin CLKFX output)
			(pin CLKFB input)
			(pin CLKDV output)
			(pin CLK2X180 output)
			(pin CLK2X output)
			(pin CLK270 output)
			(pin CLK180 output)
			(pin CLK90 output)
			(pin CLK0 output)
			(conn DCM_ADV SKEWOUT ==> SKEWOUT SKEWOUT)
			(conn DCM_ADV SCANOUT1 ==> SCANOUT1 SCANOUT1)
			(conn DCM_ADV SCANOUT0 ==> SCANOUT0 SCANOUT0)
			(conn DCM_ADV PSDONE ==> PSDONE PSDONE)
			(conn DCM_ADV LOCKED ==> LOCKED LOCKED)
			(conn DCM_ADV DRDY ==> DRDY DRDY)
			(conn DCM_ADV DO15 ==> DO15 DO15)
			(conn DCM_ADV DO14 ==> DO14 DO14)
			(conn DCM_ADV DO13 ==> DO13 DO13)
			(conn DCM_ADV DO12 ==> DO12 DO12)
			(conn DCM_ADV DO11 ==> DO11 DO11)
			(conn DCM_ADV DO10 ==> DO10 DO10)
			(conn DCM_ADV DO9 ==> DO9 DO9)
			(conn DCM_ADV DO8 ==> DO8 DO8)
			(conn DCM_ADV DO7 ==> DO7 DO7)
			(conn DCM_ADV DO6 ==> DO6 DO6)
			(conn DCM_ADV DO5 ==> DO5 DO5)
			(conn DCM_ADV DO4 ==> DO4 DO4)
			(conn DCM_ADV DO3 ==> DO3 DO3)
			(conn DCM_ADV DO2 ==> DO2 DO2)
			(conn DCM_ADV DO1 ==> DO1 DO1)
			(conn DCM_ADV DO0 ==> DO0 DO0)
			(conn DCM_ADV CONCUR ==> CONCUR CONCUR)
			(conn DCM_ADV CLKFX180 ==> CLKFX180 CLKFX180)
			(conn DCM_ADV CLKFX ==> CLKFX CLKFX)
			(conn DCM_ADV CLKDV ==> CLKDV CLKDV)
			(conn DCM_ADV CLK2X180 ==> CLK2X180 CLK2X180)
			(conn DCM_ADV CLK2X ==> CLK2X CLK2X)
			(conn DCM_ADV CLK270 ==> CLK270 CLK270)
			(conn DCM_ADV CLK180 ==> CLK180 CLK180)
			(conn DCM_ADV CLK90 ==> CLK90 CLK90)
			(conn DCM_ADV CLK0 ==> CLK0 CLK0)
			(conn DCM_ADV SKEWRST <== SKEWRSTINV OUT)
			(conn DCM_ADV SKEWIN <== SKEWININV OUT)
			(conn DCM_ADV SKEWCLKIN2 <== SKEWCLKIN2INV OUT)
			(conn DCM_ADV SKEWCLKIN1 <== SKEWCLKIN1INV OUT)
			(conn DCM_ADV SCANIN4 <== SCANIN4 SCANIN4)
			(conn DCM_ADV SCANIN3 <== SCANIN3 SCANIN3)
			(conn DCM_ADV SCANIN2 <== SCANIN2 SCANIN2)
			(conn DCM_ADV SCANIN1 <== SCANIN1 SCANIN1)
			(conn DCM_ADV SCANIN0 <== SCANIN0 SCANIN0)
			(conn DCM_ADV RST <== RSTINV OUT)
			(conn DCM_ADV PSINCDEC <== PSINCDECINV OUT)
			(conn DCM_ADV PSEN <== PSENINV OUT)
			(conn DCM_ADV PSCLK <== PSCLK PSCLK)
			(conn DCM_ADV FREEZEDLL <== FREEZEDLL FREEZEDLL)
			(conn DCM_ADV FREEZEDFS <== FREEZEDFS FREEZEDFS)
			(conn DCM_ADV DWE <== DWE DWE)
			(conn DCM_ADV DI15 <== DI15 DI15)
			(conn DCM_ADV DI14 <== DI14 DI14)
			(conn DCM_ADV DI13 <== DI13 DI13)
			(conn DCM_ADV DI12 <== DI12 DI12)
			(conn DCM_ADV DI11 <== DI11 DI11)
			(conn DCM_ADV DI10 <== DI10 DI10)
			(conn DCM_ADV DI9 <== DI9 DI9)
			(conn DCM_ADV DI8 <== DI8 DI8)
			(conn DCM_ADV DI7 <== DI7 DI7)
			(conn DCM_ADV DI6 <== DI6 DI6)
			(conn DCM_ADV DI5 <== DI5 DI5)
			(conn DCM_ADV DI4 <== DI4 DI4)
			(conn DCM_ADV DI3 <== DI3 DI3)
			(conn DCM_ADV DI2 <== DI2 DI2)
			(conn DCM_ADV DI1 <== DI1 DI1)
			(conn DCM_ADV DI0 <== DI0 DI0)
			(conn DCM_ADV DEN <== DEN DEN)
			(conn DCM_ADV DCLK <== DCLK DCLK)
			(conn DCM_ADV DADDR6 <== DADDR6 DADDR6)
			(conn DCM_ADV DADDR5 <== DADDR5 DADDR5)
			(conn DCM_ADV DADDR4 <== DADDR4 DADDR4)
			(conn DCM_ADV DADDR3 <== DADDR3 DADDR3)
			(conn DCM_ADV DADDR2 <== DADDR2 DADDR2)
			(conn DCM_ADV DADDR1 <== DADDR1 DADDR1)
			(conn DCM_ADV DADDR0 <== DADDR0 DADDR0)
			(conn DCM_ADV CTLSEL2 <== CTLSEL2 CTLSEL2)
			(conn DCM_ADV CTLSEL1 <== CTLSEL1 CTLSEL1)
			(conn DCM_ADV CTLSEL0 <== CTLSEL0 CTLSEL0)
			(conn DCM_ADV CTLOSC2 <== CTLOSC2 CTLOSC2)
			(conn DCM_ADV CTLOSC1 <== CTLOSC1 CTLOSC1)
			(conn DCM_ADV CTLMODE <== CTLMODE CTLMODE)
			(conn DCM_ADV CTLGO <== CTLGO CTLGO)
			(conn DCM_ADV CLKIN <== CLKIN CLKIN)
			(conn DCM_ADV CLKFB <== CLKFB CLKFB)
		)
		(element DI5 1
			(pin DI5 output)
			(conn DI5 DI5 ==> DCM_ADV DI5)
		)
		(element CLKFX_MULTIPLY 0
			(cfg 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18)
		)
		(element DFS_EN 0
			(cfg FALSE TRUE)
		)
		(element SKEWRST 1
			(pin SKEWRST output)
			(conn SKEWRST SKEWRST ==> SKEWRSTINV SKEWRST_B)
			(conn SKEWRST SKEWRST ==> SKEWRSTINV SKEWRST)
		)
		(element DCLK 1
			(pin DCLK output)
			(conn DCLK DCLK ==> DCM_ADV DCLK)
		)
		(element DCM_INPUTMUX_EN 0
			(cfg FALSE TRUE)
		)
		(element DLL_SYNTH_CLOCK_SPEED 0
			(cfg VDD QUARTER NORMAL HALF)
		)
		(element DI0 1
			(pin DI0 output)
			(conn DI0 DI0 ==> DCM_ADV DI0)
		)
		(element DLL_ZD1_PWC_EN 0
			(cfg FALSE TRUE)
		)
		(element MUX_INV_PLL_CLK 0
			(cfg FALSE TRUE)
		)
		(element CLK2X 1
			(pin CLK2X input)
			(conn CLK2X CLK2X <== DCM_ADV CLK2X)
		)
		(element DO10 1
			(pin DO10 input)
			(conn DO10 DO10 <== DCM_ADV DO10)
		)
		(element DCM_SCANMODE 0
			(cfg FALSE TRUE)
		)
		(element DI4 1
			(pin DI4 output)
			(conn DI4 DI4 ==> DCM_ADV DI4)
		)
		(element DCM_EXT_FB_EN 0
			(cfg FALSE TRUE)
		)
		(element DCM_OPTINV_SKEW_IN 0
			(cfg FALSE TRUE)
		)
		(element CTLMODE 1
			(pin CTLMODE output)
			(conn CTLMODE CTLMODE ==> DCM_ADV CTLMODE)
		)
		(element DO2 1
			(pin DO2 input)
			(conn DO2 DO2 <== DCM_ADV DO2)
		)
		(element DO9 1
			(pin DO9 input)
			(conn DO9 DO9 <== DCM_ADV DO9)
		)
		(element CLK180 1
			(pin CLK180 input)
			(conn CLK180 CLK180 <== DCM_ADV CLK180)
		)
		(element DCM_VREF_SOURCE 0
			(cfg VDD VBG_DLL VBG)
		)
		(element DLL_PHASE_SHIFT_LOCK_BY1 0
			(cfg FALSE TRUE)
		)
		(element DADDR1 1
			(pin DADDR1 output)
			(conn DADDR1 DADDR1 ==> DCM_ADV DADDR1)
		)
		(element CTLSEL1 1
			(pin CTLSEL1 output)
			(conn CTLSEL1 CTLSEL1 ==> DCM_ADV CTLSEL1)
		)
		(element DCM_CLKDV_CLKFX_ALIGNMENT 0
			(cfg FALSE TRUE)
		)
		(element DLL_ETPP_HOLD 0
			(cfg FALSE TRUE)
		)
		(element DI1 1
			(pin DI1 output)
			(conn DI1 DI1 ==> DCM_ADV DI1)
		)
		(element CLKIN 1
			(pin CLKIN output)
			(conn CLKIN CLKIN ==> DCM_ADV CLKIN)
		)
		(element DCM_OPTINV_SKEW_RST 0
			(cfg FALSE TRUE)
		)
		(element CLKFB 1
			(pin CLKFB output)
			(conn CLKFB CLKFB ==> DCM_ADV CLKFB)
		)
		(element DCM_REG_PWRD_CFG 0
			(cfg FALSE TRUE)
		)
		(element DFS_PWRD_CLKIN_STOP_STICKY_B 0
			(cfg FALSE TRUE)
		)
		(element DWE 1
			(pin DWE output)
			(conn DWE DWE ==> DCM_ADV DWE)
		)
		(element CTLOSC2 1
			(pin CTLOSC2 output)
			(conn CTLOSC2 CTLOSC2 ==> DCM_ADV CTLOSC2)
		)
		(element DO11 1
			(pin DO11 input)
			(conn DO11 DO11 <== DCM_ADV DO11)
		)
		(element PSEN 1
			(pin PSEN output)
			(conn PSEN PSEN ==> PSENINV PSEN_B)
			(conn PSEN PSEN ==> PSENINV PSEN)
		)
		(element DO6 1
			(pin DO6 input)
			(conn DO6 DO6 <== DCM_ADV DO6)
		)
		(element DADDR2 1
			(pin DADDR2 output)
			(conn DADDR2 DADDR2 ==> DCM_ADV DADDR2)
		)
		(element CLK0 1
			(pin CLK0 input)
			(conn CLK0 CLK0 <== DCM_ADV CLK0)
		)
		(element PSENINV 3
			(pin PSEN_B input)
			(pin PSEN input)
			(pin OUT output)
			(cfg PSEN_B PSEN)
			(conn PSENINV OUT ==> DCM_ADV PSEN)
			(conn PSENINV PSEN_B <== PSEN PSEN)
			(conn PSENINV PSEN <== PSEN PSEN)
		)
		(element DCM_OPTINV_PSEN 0
			(cfg FALSE TRUE)
		)
		(element SCANIN2 1
			(pin SCANIN2 output)
			(conn SCANIN2 SCANIN2 ==> DCM_ADV SCANIN2)
		)
		(element DLL_ZD2_PWC_EN 0
			(cfg FALSE TRUE)
		)
		(element RSTINV 3
			(pin RST_B input)
			(pin RST input)
			(pin OUT output)
			(cfg RST_B RST)
			(conn RSTINV OUT ==> DCM_ADV RST)
			(conn RSTINV RST_B <== RST RST)
			(conn RSTINV RST <== RST RST)
		)
		(element DCM_CLKFB_IODLY_MUXINSEL 0
			(cfg PASS DELAY_LINE)
		)
		(element LOCKED 1
			(pin LOCKED input)
			(conn LOCKED LOCKED <== DCM_ADV LOCKED)
		)
		(element DLL_PHASE_SHIFT_CALIBRATION 0
			(cfg MASK CONFIG AUTO_ZD2 AUTO_DPS)
		)
		(element DADDR3 1
			(pin DADDR3 output)
			(conn DADDR3 DADDR3 ==> DCM_ADV DADDR3)
		)
		(element DADDR6 1
			(pin DADDR6 output)
			(conn DADDR6 DADDR6 ==> DCM_ADV DADDR6)
		)
		(element CLK2X180 1
			(pin CLK2X180 input)
			(conn CLK2X180 CLK2X180 <== DCM_ADV CLK2X180)
		)
		(element DFS_OSC_ON_FX 0
			(cfg FALSE TRUE)
		)
		(element DCM_COM_PWC_FB_EN 0
			(cfg FALSE TRUE)
		)
		(element DCM_CLKFB_IODLY_MUXOUT_SEL 0
			(cfg PASS DELAY_LINE)
		)
		(element DI10 1
			(pin DI10 output)
			(conn DI10 DI10 ==> DCM_ADV DI10)
		)
		(element SCANIN3 1
			(pin SCANIN3 output)
			(conn SCANIN3 SCANIN3 ==> DCM_ADV SCANIN3)
		)
		(element DO14 1
			(pin DO14 input)
			(conn DO14 DO14 <== DCM_ADV DO14)
		)
		(element DCM_WAIT_PLL 0
			(cfg FALSE TRUE)
		)
		(element DFS_EN_RELRST_B 0
			(cfg FALSE TRUE)
		)
		(element DO0 1
			(pin DO0 input)
			(conn DO0 DO0 <== DCM_ADV DO0)
		)
		(element DI2 1
			(pin DI2 output)
			(conn DI2 DI2 ==> DCM_ADV DI2)
		)
		(element DI15 1
			(pin DI15 output)
			(conn DI15 DI15 ==> DCM_ADV DI15)
		)
		(element MUX_INV_TEST_CLK 0
			(cfg FALSE TRUE)
		)
		(element CLK270 1
			(pin CLK270 input)
			(conn CLK270 CLK270 <== DCM_ADV CLK270)
		)
		(element DFS_AVE_FREQ_GAIN 0
			(cfg 8.0 4.0 2.0 1.0 0.5 0.25 0.125)
		)
		(element SKEWININV 3
			(pin SKEWIN_B input)
			(pin SKEWIN input)
			(pin OUT output)
			(cfg SKEWIN_B SKEWIN)
			(conn SKEWININV OUT ==> DCM_ADV SKEWIN)
			(conn SKEWININV SKEWIN_B <== SKEWIN SKEWIN)
			(conn SKEWININV SKEWIN <== SKEWIN SKEWIN)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> RSTINV RST_B)
			(conn RST RST ==> RSTINV RST)
		)
		(element SKEWOUT 1
			(pin SKEWOUT input)
			(conn SKEWOUT SKEWOUT <== DCM_ADV SKEWOUT)
		)
		(element DCM_UNUSED_TAPS_POWERDOWN 0
			(cfg FALSE TRUE)
		)
		(element DCM_CLKIN_IODLY_MUXOUT_SEL 0
			(cfg PASS DELAY_LINE)
		)
		(element CLKDV_DIVIDE 0
			(cfg 6.5 6.0 5.5 5.0 4.5 4.0 3.5 3.0 2.5 2.0 1.5 16.0 15.0 14.0 13.0 12.0 11.0 10.0 9.0 8.0 7.5 7.0)
		)
		(element SKEWCLKIN1 1
			(pin SKEWCLKIN1 output)
			(conn SKEWCLKIN1 SKEWCLKIN1 ==> SKEWCLKIN1INV SKEWCLKIN1_B)
			(conn SKEWCLKIN1 SKEWCLKIN1 ==> SKEWCLKIN1INV SKEWCLKIN1)
		)
		(element CTLSEL2 1
			(pin CTLSEL2 output)
			(conn CTLSEL2 CTLSEL2 ==> DCM_ADV CTLSEL2)
		)
		(element DCM_PERFORMANCE_MODE 0
			(cfg MAX_SPEED MAX_RANGE)
		)
		(element DLL_PWRD_ON_SCANMODE_B 0
			(cfg FALSE TRUE)
		)
		(element DO8 1
			(pin DO8 input)
			(conn DO8 DO8 <== DCM_ADV DO8)
		)
		(element DCM_COM_PWC_REF_EN 0
			(cfg FALSE TRUE)
		)
		(element CLKFX180 1
			(pin CLKFX180 input)
			(conn CLKFX180 CLKFX180 <== DCM_ADV CLKFX180)
		)
		(element SCANOUT1 1
			(pin SCANOUT1 input)
			(conn SCANOUT1 SCANOUT1 <== DCM_ADV SCANOUT1)
		)
		(element DO4 1
			(pin DO4 input)
			(conn DO4 DO4 <== DCM_ADV DO4)
		)
		(element SKEWRSTINV 3
			(pin SKEWRST_B input)
			(pin SKEWRST input)
			(pin OUT output)
			(cfg SKEWRST_B SKEWRST)
			(conn SKEWRSTINV OUT ==> DCM_ADV SKEWRST)
			(conn SKEWRSTINV SKEWRST_B <== SKEWRST SKEWRST)
			(conn SKEWRSTINV SKEWRST <== SKEWRST SKEWRST)
		)
		(element DLL_ZD2_EN 0
			(cfg FALSE TRUE)
		)
		(element DFS_MPW_LOW 0
			(cfg FALSE TRUE)
		)
		(element DCM_VREG_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element DFS_SYNC_TO_DLL 0
			(cfg FALSE TRUE)
		)
		(element DLL_FDBKLOST_EN 0
			(cfg FALSE TRUE)
		)
		(element DO3 1
			(pin DO3 input)
			(conn DO3 DO3 <== DCM_ADV DO3)
		)
		(element DI13 1
			(pin DI13 output)
			(conn DI13 DI13 ==> DCM_ADV DI13)
		)
		(element DFS_OSCILLATOR_MODE 0
			(cfg PHASE_FREQ_LOCK AVE_FREQ_LOCK)
		)
		(element DI6 1
			(pin DI6 output)
			(conn DI6 DI6 ==> DCM_ADV DI6)
		)
		(element DFS_PWRD_CLKIN_STOP_B 0
			(cfg FALSE TRUE)
		)
		(element CLK_FEEDBACK 0
			(cfg NONE 2X 1X)
		)
		(element PSCLK 1
			(pin PSCLK output)
			(conn PSCLK PSCLK ==> DCM_ADV PSCLK)
		)
		(element DLL_DESKEW_LOCK_BY1 0
			(cfg FALSE TRUE)
		)
		(element DCM_POWERDOWN_COMMON_EN_B 0
			(cfg FALSE TRUE)
		)
		(element DFS_FAST_UPDATE 0
			(cfg FALSE TRUE)
		)
		(element DFS_CFG_BYPASS 0
			(cfg FALSE TRUE)
		)
		(element DUTY_CYCLE_CORRECTION 0
			(cfg FALSE TRUE)
		)
		(element SCANIN1 1
			(pin SCANIN1 output)
			(conn SCANIN1 SCANIN1 ==> DCM_ADV SCANIN1)
		)
		(element DESKEW_ADJUST 0
			(cfg 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17)
		)
		(element DCM_LOCK_HIGH_B 0
			(cfg FALSE TRUE)
		)
		(element SCANOUT0 1
			(pin SCANOUT0 input)
			(conn SCANOUT0 SCANOUT0 <== DCM_ADV SCANOUT0)
		)
		(element DCM_CLKLOST_EN 0
			(cfg ENABLE DISABLE)
		)
		(element SKEWIN 1
			(pin SKEWIN output)
			(conn SKEWIN SKEWIN ==> SKEWININV SKEWIN_B)
			(conn SKEWIN SKEWIN ==> SKEWININV SKEWIN)
		)
		(element DLL_ZD1_EN 0
			(cfg FALSE TRUE)
		)
		(element DCM_PLL_RST_DCM 0
			(cfg FALSE TRUE)
		)
		(element PSINCDEC 1
			(pin PSINCDEC output)
			(conn PSINCDEC PSINCDEC ==> PSINCDECINV PSINCDEC_B)
			(conn PSINCDEC PSINCDEC ==> PSINCDECINV PSINCDEC)
		)
		(element DADDR5 1
			(pin DADDR5 output)
			(conn DADDR5 DADDR5 ==> DCM_ADV DADDR5)
		)
		(element CLKIN_DIVIDE_BY_2 0
			(cfg FALSE TRUE)
		)
		(element STARTUP_WAIT 0
			(cfg FALSE TRUE)
		)
		(element SKEWCLKIN1INV 3
			(pin SKEWCLKIN1_B input)
			(pin SKEWCLKIN1 input)
			(pin OUT output)
			(cfg SKEWCLKIN1_B SKEWCLKIN1)
			(conn SKEWCLKIN1INV OUT ==> DCM_ADV SKEWCLKIN1)
			(conn SKEWCLKIN1INV SKEWCLKIN1_B <== SKEWCLKIN1 SKEWCLKIN1)
			(conn SKEWCLKIN1INV SKEWCLKIN1 <== SKEWCLKIN1 SKEWCLKIN1)
		)
		(element DO12 1
			(pin DO12 input)
			(conn DO12 DO12 <== DCM_ADV DO12)
		)
		(element FREEZEDFS 1
			(pin FREEZEDFS output)
			(conn FREEZEDFS FREEZEDFS ==> DCM_ADV FREEZEDFS)
		)
		(element DO7 1
			(pin DO7 input)
			(conn DO7 DO7 <== DCM_ADV DO7)
		)
		(element DO1 1
			(pin DO1 input)
			(conn DO1 DO1 <== DCM_ADV DO1)
		)
		(element DO15 1
			(pin DO15 input)
			(conn DO15 DO15 <== DCM_ADV DO15)
		)
		(element DLL_ZD2_JF_OVERFLOW_HOLD 0
			(cfg FALSE TRUE)
		)
		(element DADDR0 1
			(pin DADDR0 output)
			(conn DADDR0 DADDR0 ==> DCM_ADV DADDR0)
		)
		(element CLKOUT_PHASE_SHIFT 0
			(cfg VARIABLE_POSITIVE VARIABLE_CENTER NONE FIXED DIRECT)
		)
		(element CTLSEL0 1
			(pin CTLSEL0 output)
			(conn CTLSEL0 CTLSEL0 ==> DCM_ADV CTLSEL0)
		)
		(element FREEZEDLL 1
			(pin FREEZEDLL output)
			(conn FREEZEDLL FREEZEDLL ==> DCM_ADV FREEZEDLL)
		)
		(element DFS_OUTPUT_PSDLY_ON_CONCUR 0
			(cfg FALSE TRUE)
		)
		(element DLL_ZD1_JF_OVERFLOW_HOLD 0
			(cfg FALSE TRUE)
		)
		(element CLK90 1
			(pin CLK90 input)
			(conn CLK90 CLK90 <== DCM_ADV CLK90)
		)
		(element PSDONE 1
			(pin PSDONE input)
			(conn PSDONE PSDONE <== DCM_ADV PSDONE)
		)
		(element SKEWCLKIN2INV 3
			(pin SKEWCLKIN2_B input)
			(pin SKEWCLKIN2 input)
			(pin OUT output)
			(cfg SKEWCLKIN2_B SKEWCLKIN2)
			(conn SKEWCLKIN2INV OUT ==> DCM_ADV SKEWCLKIN2)
			(conn SKEWCLKIN2INV SKEWCLKIN2_B <== SKEWCLKIN2 SKEWCLKIN2)
			(conn SKEWCLKIN2INV SKEWCLKIN2 <== SKEWCLKIN2 SKEWCLKIN2)
		)
		(element DFS_MPW_HIGH 0
			(cfg FALSE TRUE)
		)
	)
	(primitive_def DSP48E 390 440
		(pin TESTP TESTP input)
		(pin TESTM TESTM input)
		(pin SCANINP SCANINP input)
		(pin SCANINM SCANINM input)
		(pin RSTP RSTP input)
		(pin RSTM RSTM input)
		(pin RSTCTRL RSTCTRL input)
		(pin RSTC RSTC input)
		(pin RSTB RSTB input)
		(pin RSTALUMODE RSTALUMODE input)
		(pin RSTALLCARRYIN RSTALLCARRYIN input)
		(pin RSTA RSTA input)
		(pin PCIN47 PCIN47 input)
		(pin PCIN46 PCIN46 input)
		(pin PCIN45 PCIN45 input)
		(pin PCIN44 PCIN44 input)
		(pin PCIN43 PCIN43 input)
		(pin PCIN42 PCIN42 input)
		(pin PCIN41 PCIN41 input)
		(pin PCIN40 PCIN40 input)
		(pin PCIN39 PCIN39 input)
		(pin PCIN38 PCIN38 input)
		(pin PCIN37 PCIN37 input)
		(pin PCIN36 PCIN36 input)
		(pin PCIN35 PCIN35 input)
		(pin PCIN34 PCIN34 input)
		(pin PCIN33 PCIN33 input)
		(pin PCIN32 PCIN32 input)
		(pin PCIN31 PCIN31 input)
		(pin PCIN30 PCIN30 input)
		(pin PCIN29 PCIN29 input)
		(pin PCIN28 PCIN28 input)
		(pin PCIN27 PCIN27 input)
		(pin PCIN26 PCIN26 input)
		(pin PCIN25 PCIN25 input)
		(pin PCIN24 PCIN24 input)
		(pin PCIN23 PCIN23 input)
		(pin PCIN22 PCIN22 input)
		(pin PCIN21 PCIN21 input)
		(pin PCIN20 PCIN20 input)
		(pin PCIN19 PCIN19 input)
		(pin PCIN18 PCIN18 input)
		(pin PCIN17 PCIN17 input)
		(pin PCIN16 PCIN16 input)
		(pin PCIN15 PCIN15 input)
		(pin PCIN14 PCIN14 input)
		(pin PCIN13 PCIN13 input)
		(pin PCIN12 PCIN12 input)
		(pin PCIN11 PCIN11 input)
		(pin PCIN10 PCIN10 input)
		(pin PCIN9 PCIN9 input)
		(pin PCIN8 PCIN8 input)
		(pin PCIN7 PCIN7 input)
		(pin PCIN6 PCIN6 input)
		(pin PCIN5 PCIN5 input)
		(pin PCIN4 PCIN4 input)
		(pin PCIN3 PCIN3 input)
		(pin PCIN2 PCIN2 input)
		(pin PCIN1 PCIN1 input)
		(pin PCIN0 PCIN0 input)
		(pin OPMODE6 OPMODE6 input)
		(pin OPMODE5 OPMODE5 input)
		(pin OPMODE4 OPMODE4 input)
		(pin OPMODE3 OPMODE3 input)
		(pin OPMODE2 OPMODE2 input)
		(pin OPMODE1 OPMODE1 input)
		(pin OPMODE0 OPMODE0 input)
		(pin LFSREN LFSREN input)
		(pin CLK CLK input)
		(pin CEP CEP input)
		(pin CEMULTCARRYIN CEMULTCARRYIN input)
		(pin CEM CEM input)
		(pin CECTRL CECTRL input)
		(pin CECARRYIN CECARRYIN input)
		(pin CEC CEC input)
		(pin CEB2 CEB2 input)
		(pin CEB1 CEB1 input)
		(pin CEALUMODE CEALUMODE input)
		(pin CEA2 CEA2 input)
		(pin CEA1 CEA1 input)
		(pin CARRYINSEL2 CARRYINSEL2 input)
		(pin CARRYINSEL1 CARRYINSEL1 input)
		(pin CARRYINSEL0 CARRYINSEL0 input)
		(pin CARRYIN CARRYIN input)
		(pin CARRYCASCIN CARRYCASCIN input)
		(pin C47 C47 input)
		(pin C46 C46 input)
		(pin C45 C45 input)
		(pin C44 C44 input)
		(pin C43 C43 input)
		(pin C42 C42 input)
		(pin C41 C41 input)
		(pin C40 C40 input)
		(pin C39 C39 input)
		(pin C38 C38 input)
		(pin C37 C37 input)
		(pin C36 C36 input)
		(pin C35 C35 input)
		(pin C34 C34 input)
		(pin C33 C33 input)
		(pin C32 C32 input)
		(pin C31 C31 input)
		(pin C30 C30 input)
		(pin C29 C29 input)
		(pin C28 C28 input)
		(pin C27 C27 input)
		(pin C26 C26 input)
		(pin C25 C25 input)
		(pin C24 C24 input)
		(pin C23 C23 input)
		(pin C22 C22 input)
		(pin C21 C21 input)
		(pin C20 C20 input)
		(pin C19 C19 input)
		(pin C18 C18 input)
		(pin C17 C17 input)
		(pin C16 C16 input)
		(pin C15 C15 input)
		(pin C14 C14 input)
		(pin C13 C13 input)
		(pin C12 C12 input)
		(pin C11 C11 input)
		(pin C10 C10 input)
		(pin C9 C9 input)
		(pin C8 C8 input)
		(pin C7 C7 input)
		(pin C6 C6 input)
		(pin C5 C5 input)
		(pin C4 C4 input)
		(pin C3 C3 input)
		(pin C2 C2 input)
		(pin C1 C1 input)
		(pin C0 C0 input)
		(pin BCIN17 BCIN17 input)
		(pin BCIN16 BCIN16 input)
		(pin BCIN15 BCIN15 input)
		(pin BCIN14 BCIN14 input)
		(pin BCIN13 BCIN13 input)
		(pin BCIN12 BCIN12 input)
		(pin BCIN11 BCIN11 input)
		(pin BCIN10 BCIN10 input)
		(pin BCIN9 BCIN9 input)
		(pin BCIN8 BCIN8 input)
		(pin BCIN7 BCIN7 input)
		(pin BCIN6 BCIN6 input)
		(pin BCIN5 BCIN5 input)
		(pin BCIN4 BCIN4 input)
		(pin BCIN3 BCIN3 input)
		(pin BCIN2 BCIN2 input)
		(pin BCIN1 BCIN1 input)
		(pin BCIN0 BCIN0 input)
		(pin B17 B17 input)
		(pin B16 B16 input)
		(pin B15 B15 input)
		(pin B14 B14 input)
		(pin B13 B13 input)
		(pin B12 B12 input)
		(pin B11 B11 input)
		(pin B10 B10 input)
		(pin B9 B9 input)
		(pin B8 B8 input)
		(pin B7 B7 input)
		(pin B6 B6 input)
		(pin B5 B5 input)
		(pin B4 B4 input)
		(pin B3 B3 input)
		(pin B2 B2 input)
		(pin B1 B1 input)
		(pin B0 B0 input)
		(pin ALUMODE3 ALUMODE3 input)
		(pin ALUMODE2 ALUMODE2 input)
		(pin ALUMODE1 ALUMODE1 input)
		(pin ALUMODE0 ALUMODE0 input)
		(pin ACIN29 ACIN29 input)
		(pin ACIN28 ACIN28 input)
		(pin ACIN27 ACIN27 input)
		(pin ACIN26 ACIN26 input)
		(pin ACIN25 ACIN25 input)
		(pin ACIN24 ACIN24 input)
		(pin ACIN23 ACIN23 input)
		(pin ACIN22 ACIN22 input)
		(pin ACIN21 ACIN21 input)
		(pin ACIN20 ACIN20 input)
		(pin ACIN19 ACIN19 input)
		(pin ACIN18 ACIN18 input)
		(pin ACIN17 ACIN17 input)
		(pin ACIN16 ACIN16 input)
		(pin ACIN15 ACIN15 input)
		(pin ACIN14 ACIN14 input)
		(pin ACIN13 ACIN13 input)
		(pin ACIN12 ACIN12 input)
		(pin ACIN11 ACIN11 input)
		(pin ACIN10 ACIN10 input)
		(pin ACIN9 ACIN9 input)
		(pin ACIN8 ACIN8 input)
		(pin ACIN7 ACIN7 input)
		(pin ACIN6 ACIN6 input)
		(pin ACIN5 ACIN5 input)
		(pin ACIN4 ACIN4 input)
		(pin ACIN3 ACIN3 input)
		(pin ACIN2 ACIN2 input)
		(pin ACIN1 ACIN1 input)
		(pin ACIN0 ACIN0 input)
		(pin A29 A29 input)
		(pin A28 A28 input)
		(pin A27 A27 input)
		(pin A26 A26 input)
		(pin A25 A25 input)
		(pin A24 A24 input)
		(pin A23 A23 input)
		(pin A22 A22 input)
		(pin A21 A21 input)
		(pin A20 A20 input)
		(pin A19 A19 input)
		(pin A18 A18 input)
		(pin A17 A17 input)
		(pin A16 A16 input)
		(pin A15 A15 input)
		(pin A14 A14 input)
		(pin A13 A13 input)
		(pin A12 A12 input)
		(pin A11 A11 input)
		(pin A10 A10 input)
		(pin A9 A9 input)
		(pin A8 A8 input)
		(pin A7 A7 input)
		(pin A6 A6 input)
		(pin A5 A5 input)
		(pin A4 A4 input)
		(pin A3 A3 input)
		(pin A2 A2 input)
		(pin A1 A1 input)
		(pin A0 A0 input)
		(pin UNDERFLOW UNDERFLOW output)
		(pin SCANOUTP SCANOUTP output)
		(pin SCANOUTM SCANOUTM output)
		(pin PCOUT47 PCOUT47 output)
		(pin PCOUT46 PCOUT46 output)
		(pin PCOUT45 PCOUT45 output)
		(pin PCOUT44 PCOUT44 output)
		(pin PCOUT43 PCOUT43 output)
		(pin PCOUT42 PCOUT42 output)
		(pin PCOUT41 PCOUT41 output)
		(pin PCOUT40 PCOUT40 output)
		(pin PCOUT39 PCOUT39 output)
		(pin PCOUT38 PCOUT38 output)
		(pin PCOUT37 PCOUT37 output)
		(pin PCOUT36 PCOUT36 output)
		(pin PCOUT35 PCOUT35 output)
		(pin PCOUT34 PCOUT34 output)
		(pin PCOUT33 PCOUT33 output)
		(pin PCOUT32 PCOUT32 output)
		(pin PCOUT31 PCOUT31 output)
		(pin PCOUT30 PCOUT30 output)
		(pin PCOUT29 PCOUT29 output)
		(pin PCOUT28 PCOUT28 output)
		(pin PCOUT27 PCOUT27 output)
		(pin PCOUT26 PCOUT26 output)
		(pin PCOUT25 PCOUT25 output)
		(pin PCOUT24 PCOUT24 output)
		(pin PCOUT23 PCOUT23 output)
		(pin PCOUT22 PCOUT22 output)
		(pin PCOUT21 PCOUT21 output)
		(pin PCOUT20 PCOUT20 output)
		(pin PCOUT19 PCOUT19 output)
		(pin PCOUT18 PCOUT18 output)
		(pin PCOUT17 PCOUT17 output)
		(pin PCOUT16 PCOUT16 output)
		(pin PCOUT15 PCOUT15 output)
		(pin PCOUT14 PCOUT14 output)
		(pin PCOUT13 PCOUT13 output)
		(pin PCOUT12 PCOUT12 output)
		(pin PCOUT11 PCOUT11 output)
		(pin PCOUT10 PCOUT10 output)
		(pin PCOUT9 PCOUT9 output)
		(pin PCOUT8 PCOUT8 output)
		(pin PCOUT7 PCOUT7 output)
		(pin PCOUT6 PCOUT6 output)
		(pin PCOUT5 PCOUT5 output)
		(pin PCOUT4 PCOUT4 output)
		(pin PCOUT3 PCOUT3 output)
		(pin PCOUT2 PCOUT2 output)
		(pin PCOUT1 PCOUT1 output)
		(pin PCOUT0 PCOUT0 output)
		(pin PATTERNDETECT PATTERNDETECT output)
		(pin PATTERNBDETECT PATTERNBDETECT output)
		(pin P47 P47 output)
		(pin P46 P46 output)
		(pin P45 P45 output)
		(pin P44 P44 output)
		(pin P43 P43 output)
		(pin P42 P42 output)
		(pin P41 P41 output)
		(pin P40 P40 output)
		(pin P39 P39 output)
		(pin P38 P38 output)
		(pin P37 P37 output)
		(pin P36 P36 output)
		(pin P35 P35 output)
		(pin P34 P34 output)
		(pin P33 P33 output)
		(pin P32 P32 output)
		(pin P31 P31 output)
		(pin P30 P30 output)
		(pin P29 P29 output)
		(pin P28 P28 output)
		(pin P27 P27 output)
		(pin P26 P26 output)
		(pin P25 P25 output)
		(pin P24 P24 output)
		(pin P23 P23 output)
		(pin P22 P22 output)
		(pin P21 P21 output)
		(pin P20 P20 output)
		(pin P19 P19 output)
		(pin P18 P18 output)
		(pin P17 P17 output)
		(pin P16 P16 output)
		(pin P15 P15 output)
		(pin P14 P14 output)
		(pin P13 P13 output)
		(pin P12 P12 output)
		(pin P11 P11 output)
		(pin P10 P10 output)
		(pin P9 P9 output)
		(pin P8 P8 output)
		(pin P7 P7 output)
		(pin P6 P6 output)
		(pin P5 P5 output)
		(pin P4 P4 output)
		(pin P3 P3 output)
		(pin P2 P2 output)
		(pin P1 P1 output)
		(pin P0 P0 output)
		(pin OVERFLOW OVERFLOW output)
		(pin CARRYOUT3 CARRYOUT3 output)
		(pin CARRYOUT2 CARRYOUT2 output)
		(pin CARRYOUT1 CARRYOUT1 output)
		(pin CARRYOUT0 CARRYOUT0 output)
		(pin CARRYCASCOUT CARRYCASCOUT output)
		(pin BCOUT17 BCOUT17 output)
		(pin BCOUT16 BCOUT16 output)
		(pin BCOUT15 BCOUT15 output)
		(pin BCOUT14 BCOUT14 output)
		(pin BCOUT13 BCOUT13 output)
		(pin BCOUT12 BCOUT12 output)
		(pin BCOUT11 BCOUT11 output)
		(pin BCOUT10 BCOUT10 output)
		(pin BCOUT9 BCOUT9 output)
		(pin BCOUT8 BCOUT8 output)
		(pin BCOUT7 BCOUT7 output)
		(pin BCOUT6 BCOUT6 output)
		(pin BCOUT5 BCOUT5 output)
		(pin BCOUT4 BCOUT4 output)
		(pin BCOUT3 BCOUT3 output)
		(pin BCOUT2 BCOUT2 output)
		(pin BCOUT1 BCOUT1 output)
		(pin BCOUT0 BCOUT0 output)
		(pin ACOUT29 ACOUT29 output)
		(pin ACOUT28 ACOUT28 output)
		(pin ACOUT27 ACOUT27 output)
		(pin ACOUT26 ACOUT26 output)
		(pin ACOUT25 ACOUT25 output)
		(pin ACOUT24 ACOUT24 output)
		(pin ACOUT23 ACOUT23 output)
		(pin ACOUT22 ACOUT22 output)
		(pin ACOUT21 ACOUT21 output)
		(pin ACOUT20 ACOUT20 output)
		(pin ACOUT19 ACOUT19 output)
		(pin ACOUT18 ACOUT18 output)
		(pin ACOUT17 ACOUT17 output)
		(pin ACOUT16 ACOUT16 output)
		(pin ACOUT15 ACOUT15 output)
		(pin ACOUT14 ACOUT14 output)
		(pin ACOUT13 ACOUT13 output)
		(pin ACOUT12 ACOUT12 output)
		(pin ACOUT11 ACOUT11 output)
		(pin ACOUT10 ACOUT10 output)
		(pin ACOUT9 ACOUT9 output)
		(pin ACOUT8 ACOUT8 output)
		(pin ACOUT7 ACOUT7 output)
		(pin ACOUT6 ACOUT6 output)
		(pin ACOUT5 ACOUT5 output)
		(pin ACOUT4 ACOUT4 output)
		(pin ACOUT3 ACOUT3 output)
		(pin ACOUT2 ACOUT2 output)
		(pin ACOUT1 ACOUT1 output)
		(pin ACOUT0 ACOUT0 output)
		(pin MULTSIGNIN MULTSIGNIN input)
		(pin MULTSIGNOUT MULTSIGNOUT output)
		(element PCIN12 1
			(pin PCIN12 output)
			(conn PCIN12 PCIN12 ==> DSP48E PCIN12)
		)
		(element P25 1
			(pin P25 input)
			(conn P25 P25 <== DSP48E P25)
		)
		(element PCIN26 1
			(pin PCIN26 output)
			(conn PCIN26 PCIN26 ==> DSP48E PCIN26)
		)
		(element B6 1
			(pin B6 output)
			(conn B6 B6 ==> DSP48E B6)
		)
		(element C36 1
			(pin C36 output)
			(conn C36 C36 ==> DSP48E C36)
		)
		(element P3 1
			(pin P3 input)
			(conn P3 P3 <== DSP48E P3)
		)
		(element PCOUT0 1
			(pin PCOUT0 input)
			(conn PCOUT0 PCOUT0 <== DSP48E PCOUT0)
		)
		(element C8 1
			(pin C8 output)
			(conn C8 C8 ==> DSP48E C8)
		)
		(element PCIN38 1
			(pin PCIN38 output)
			(conn PCIN38 PCIN38 ==> DSP48E PCIN38)
		)
		(element CLOCK_INVERT_M 0
			(cfg SAME_EDGE OPPOSITE_EDGE)
		)
		(element PCIN7 1
			(pin PCIN7 output)
			(conn PCIN7 PCIN7 ==> DSP48E PCIN7)
		)
		(element A19 1
			(pin A19 output)
			(conn A19 A19 ==> DSP48E A19)
		)
		(element SEL_ROUNDING_MASK 0
			(cfg SEL_MASK MODE2 MODE1)
		)
		(element P38 1
			(pin P38 input)
			(conn P38 P38 <== DSP48E P38)
		)
		(element ACOUT15 1
			(pin ACOUT15 input)
			(conn ACOUT15 ACOUT15 <== DSP48E ACOUT15)
		)
		(element PCOUT32 1
			(pin PCOUT32 input)
			(conn PCOUT32 PCOUT32 <== DSP48E PCOUT32)
		)
		(element C19 1
			(pin C19 output)
			(conn C19 C19 ==> DSP48E C19)
		)
		(element A27 1
			(pin A27 output)
			(conn A27 A27 ==> DSP48E A27)
		)
		(element P15 1
			(pin P15 input)
			(conn P15 P15 <== DSP48E P15)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK_B)
			(conn CLK CLK ==> CLKINV CLK)
		)
		(element BREG 0
			(cfg 2 1 0)
		)
		(element PCOUT25 1
			(pin PCOUT25 input)
			(conn PCOUT25 PCOUT25 <== DSP48E PCOUT25)
		)
		(element ACIN20 1
			(pin ACIN20 output)
			(conn ACIN20 ACIN20 ==> DSP48E ACIN20)
		)
		(element B17 1
			(pin B17 output)
			(conn B17 B17 ==> DSP48E B17)
		)
		(element A1 1
			(pin A1 output)
			(conn A1 A1 ==> DSP48E A1)
		)
		(element ACIN14 1
			(pin ACIN14 output)
			(conn ACIN14 ACIN14 ==> DSP48E ACIN14)
		)
		(element P12 1
			(pin P12 input)
			(conn P12 P12 <== DSP48E P12)
		)
		(element OPMODE1INV 3
			(pin OPMODE1_B input)
			(pin OPMODE1 input)
			(pin OUT output)
			(cfg OPMODE1_B OPMODE1)
			(conn OPMODE1INV OUT ==> DSP48E OPMODE1)
			(conn OPMODE1INV OPMODE1_B <== OPMODE1 OPMODE1)
			(conn OPMODE1INV OPMODE1 <== OPMODE1 OPMODE1)
		)
		(element A11 1
			(pin A11 output)
			(conn A11 A11 ==> DSP48E A11)
		)
		(element PCIN46 1
			(pin PCIN46 output)
			(conn PCIN46 PCIN46 ==> DSP48E PCIN46)
		)
		(element ACOUT7 1
			(pin ACOUT7 input)
			(conn ACOUT7 ACOUT7 <== DSP48E ACOUT7)
		)
		(element ACIN22 1
			(pin ACIN22 output)
			(conn ACIN22 ACIN22 ==> DSP48E ACIN22)
		)
		(element PCOUT12 1
			(pin PCOUT12 input)
			(conn PCOUT12 PCOUT12 <== DSP48E PCOUT12)
		)
		(element C16 1
			(pin C16 output)
			(conn C16 C16 ==> DSP48E C16)
		)
		(element RSTM 1
			(pin RSTM output)
			(conn RSTM RSTM ==> DSP48E RSTM)
		)
		(element C13 1
			(pin C13 output)
			(conn C13 C13 ==> DSP48E C13)
		)
		(element BCOUT12 1
			(pin BCOUT12 input)
			(conn BCOUT12 BCOUT12 <== DSP48E BCOUT12)
		)
		(element CEP 1
			(pin CEP output)
			(conn CEP CEP ==> DSP48E CEP)
		)
		(element MREG 0
			(cfg 1 0)
		)
		(element ALUMODE3 1
			(pin ALUMODE3 output)
			(conn ALUMODE3 ALUMODE3 ==> ALUMODE3INV ALUMODE3_B)
			(conn ALUMODE3 ALUMODE3 ==> ALUMODE3INV ALUMODE3)
		)
		(element C22 1
			(pin C22 output)
			(conn C22 C22 ==> DSP48E C22)
		)
		(element PCOUT43 1
			(pin PCOUT43 input)
			(conn PCOUT43 PCOUT43 <== DSP48E PCOUT43)
		)
		(element CECARRYIN 1
			(pin CECARRYIN output)
			(conn CECARRYIN CECARRYIN ==> DSP48E CECARRYIN)
		)
		(element A20 1
			(pin A20 output)
			(conn A20 A20 ==> DSP48E A20)
		)
		(element C0 1
			(pin C0 output)
			(conn C0 C0 ==> DSP48E C0)
		)
		(element BCOUT17 1
			(pin BCOUT17 input)
			(conn BCOUT17 BCOUT17 <== DSP48E BCOUT17)
		)
		(element ROUNDING_LSB_MASK 0
			(cfg 1 0)
		)
		(element BCIN17 1
			(pin BCIN17 output)
			(conn BCIN17 BCIN17 ==> DSP48E BCIN17)
		)
		(element BCIN6 1
			(pin BCIN6 output)
			(conn BCIN6 BCIN6 ==> DSP48E BCIN6)
		)
		(element OPMODE3 1
			(pin OPMODE3 output)
			(conn OPMODE3 OPMODE3 ==> OPMODE3INV OPMODE3_B)
			(conn OPMODE3 OPMODE3 ==> OPMODE3INV OPMODE3)
		)
		(element ACIN17 1
			(pin ACIN17 output)
			(conn ACIN17 ACIN17 ==> DSP48E ACIN17)
		)
		(element A28 1
			(pin A28 output)
			(conn A28 A28 ==> DSP48E A28)
		)
		(element BCOUT9 1
			(pin BCOUT9 input)
			(conn BCOUT9 BCOUT9 <== DSP48E BCOUT9)
		)
		(element OPMODE4 1
			(pin OPMODE4 output)
			(conn OPMODE4 OPMODE4 ==> OPMODE4INV OPMODE4_B)
			(conn OPMODE4 OPMODE4 ==> OPMODE4INV OPMODE4)
		)
		(element RSTC 1
			(pin RSTC output)
			(conn RSTC RSTC ==> DSP48E RSTC)
		)
		(element P30 1
			(pin P30 input)
			(conn P30 P30 <== DSP48E P30)
		)
		(element PCOUT1 1
			(pin PCOUT1 input)
			(conn PCOUT1 PCOUT1 <== DSP48E PCOUT1)
		)
		(element SCAN_IN_SET_M 0
			(cfg SET DONT_SET)
		)
		(element ACIN21 1
			(pin ACIN21 output)
			(conn ACIN21 ACIN21 ==> DSP48E ACIN21)
		)
		(element PCOUT9 1
			(pin PCOUT9 input)
			(conn PCOUT9 PCOUT9 <== DSP48E PCOUT9)
		)
		(element P44 1
			(pin P44 input)
			(conn P44 P44 <== DSP48E P44)
		)
		(element PCIN29 1
			(pin PCIN29 output)
			(conn PCIN29 PCIN29 ==> DSP48E PCIN29)
		)
		(element PCIN35 1
			(pin PCIN35 output)
			(conn PCIN35 PCIN35 ==> DSP48E PCIN35)
		)
		(element C35 1
			(pin C35 output)
			(conn C35 C35 ==> DSP48E C35)
		)
		(element C25 1
			(pin C25 output)
			(conn C25 C25 ==> DSP48E C25)
		)
		(element USE_PATTERN_DETECT 0
			(cfg PATDET NO_PATDET)
		)
		(element P4 1
			(pin P4 input)
			(conn P4 P4 <== DSP48E P4)
		)
		(element B_INPUT 0
			(cfg DIRECT CASCADE)
		)
		(element ACIN28 1
			(pin ACIN28 output)
			(conn ACIN28 ACIN28 ==> DSP48E ACIN28)
		)
		(element PCIN8 1
			(pin PCIN8 output)
			(conn PCIN8 PCIN8 ==> DSP48E PCIN8)
		)
		(element LFSREN 1
			(pin LFSREN output)
			(conn LFSREN LFSREN ==> DSP48E LFSREN)
		)
		(element ACOUT14 1
			(pin ACOUT14 input)
			(conn ACOUT14 ACOUT14 <== DSP48E ACOUT14)
		)
		(element PCIN10 1
			(pin PCIN10 output)
			(conn PCIN10 PCIN10 ==> DSP48E PCIN10)
		)
		(element PCIN13 1
			(pin PCIN13 output)
			(conn PCIN13 PCIN13 ==> DSP48E PCIN13)
		)
		(element BCOUT16 1
			(pin BCOUT16 input)
			(conn BCOUT16 BCOUT16 <== DSP48E BCOUT16)
		)
		(element CEA1 1
			(pin CEA1 output)
			(conn CEA1 CEA1 ==> DSP48E CEA1)
		)
		(element ACIN5 1
			(pin ACIN5 output)
			(conn ACIN5 ACIN5 ==> DSP48E ACIN5)
		)
		(element CARRYOUT0 1
			(pin CARRYOUT0 input)
			(conn CARRYOUT0 CARRYOUT0 <== DSP48E CARRYOUT0)
		)
		(element A10 1
			(pin A10 output)
			(conn A10 A10 ==> DSP48E A10)
		)
		(element PCOUT45 1
			(pin PCOUT45 input)
			(conn PCOUT45 PCOUT45 <== DSP48E PCOUT45)
		)
		(element ACOUT25 1
			(pin ACOUT25 input)
			(conn ACOUT25 ACOUT25 <== DSP48E ACOUT25)
		)
		(element ALUMODE3INV 3
			(pin ALUMODE3_B input)
			(pin ALUMODE3 input)
			(pin OUT output)
			(cfg ALUMODE3_B ALUMODE3)
			(conn ALUMODE3INV OUT ==> DSP48E ALUMODE3)
			(conn ALUMODE3INV ALUMODE3_B <== ALUMODE3 ALUMODE3)
			(conn ALUMODE3INV ALUMODE3 <== ALUMODE3 ALUMODE3)
		)
		(element C15 1
			(pin C15 output)
			(conn C15 C15 ==> DSP48E C15)
		)
		(element A2 1
			(pin A2 output)
			(conn A2 A2 ==> DSP48E A2)
		)
		(element ACOUT4 1
			(pin ACOUT4 input)
			(conn ACOUT4 ACOUT4 <== DSP48E ACOUT4)
		)
		(element PCOUT14 1
			(pin PCOUT14 input)
			(conn PCOUT14 PCOUT14 <== DSP48E PCOUT14)
		)
		(element SCANINM 1
			(pin SCANINM output)
			(conn SCANINM SCANINM ==> DSP48E SCANINM)
		)
		(element CLKINV 3
			(pin CLK_B input)
			(pin CLK input)
			(pin OUT output)
			(cfg CLK_B CLK)
			(conn CLKINV OUT ==> DSP48E CLK)
			(conn CLKINV CLK_B <== CLK CLK)
			(conn CLKINV CLK <== CLK CLK)
		)
		(element P39 1
			(pin P39 input)
			(conn P39 P39 <== DSP48E P39)
		)
		(element C47 1
			(pin C47 output)
			(conn C47 C47 ==> DSP48E C47)
		)
		(element ACIN23 1
			(pin ACIN23 output)
			(conn ACIN23 ACIN23 ==> DSP48E ACIN23)
		)
		(element ACOUT8 1
			(pin ACOUT8 input)
			(conn ACOUT8 ACOUT8 <== DSP48E ACOUT8)
		)
		(element C32 1
			(pin C32 output)
			(conn C32 C32 ==> DSP48E C32)
		)
		(element PCOUT13 1
			(pin PCOUT13 input)
			(conn PCOUT13 PCOUT13 <== DSP48E PCOUT13)
		)
		(element PCOUT24 1
			(pin PCOUT24 input)
			(conn PCOUT24 PCOUT24 <== DSP48E PCOUT24)
		)
		(element P13 1
			(pin P13 input)
			(conn P13 P13 <== DSP48E P13)
		)
		(element B16 1
			(pin B16 output)
			(conn B16 B16 ==> DSP48E B16)
		)
		(element C40 1
			(pin C40 output)
			(conn C40 C40 ==> DSP48E C40)
		)
		(element PCOUT27 1
			(pin PCOUT27 input)
			(conn PCOUT27 PCOUT27 <== DSP48E PCOUT27)
		)
		(element BCOUT13 1
			(pin BCOUT13 input)
			(conn BCOUT13 BCOUT13 <== DSP48E BCOUT13)
		)
		(element PCIN39 1
			(pin PCIN39 output)
			(conn PCIN39 PCIN39 ==> DSP48E PCIN39)
		)
		(element PCIN40 1
			(pin PCIN40 output)
			(conn PCIN40 PCIN40 ==> DSP48E PCIN40)
		)
		(element PCIN20 1
			(pin PCIN20 output)
			(conn PCIN20 PCIN20 ==> DSP48E PCIN20)
		)
		(element PCOUT33 1
			(pin PCOUT33 input)
			(conn PCOUT33 PCOUT33 <== DSP48E PCOUT33)
		)
		(element ACIN16 1
			(pin ACIN16 output)
			(conn ACIN16 ACIN16 ==> DSP48E ACIN16)
		)
		(element B9 1
			(pin B9 output)
			(conn B9 B9 ==> DSP48E B9)
		)
		(element BCOUT8 1
			(pin BCOUT8 input)
			(conn BCOUT8 BCOUT8 <== DSP48E BCOUT8)
		)
		(element C3 1
			(pin C3 output)
			(conn C3 C3 ==> DSP48E C3)
		)
		(element PCIN47 1
			(pin PCIN47 output)
			(conn PCIN47 PCIN47 ==> DSP48E PCIN47)
		)
		(element C26 1
			(pin C26 output)
			(conn C26 C26 ==> DSP48E C26)
		)
		(element A25 1
			(pin A25 output)
			(conn A25 A25 ==> DSP48E A25)
		)
		(element BCIN16 1
			(pin BCIN16 output)
			(conn BCIN16 BCIN16 ==> DSP48E BCIN16)
		)
		(element C18 1
			(pin C18 output)
			(conn C18 C18 ==> DSP48E C18)
		)
		(element PCOUT15 1
			(pin PCOUT15 input)
			(conn PCOUT15 PCOUT15 <== DSP48E PCOUT15)
		)
		(element BCOUT7 1
			(pin BCOUT7 input)
			(conn BCOUT7 BCOUT7 <== DSP48E BCOUT7)
		)
		(element PCIN18 1
			(pin PCIN18 output)
			(conn PCIN18 PCIN18 ==> DSP48E PCIN18)
		)
		(element A18 1
			(pin A18 output)
			(conn A18 A18 ==> DSP48E A18)
		)
		(element ACOUT23 1
			(pin ACOUT23 input)
			(conn ACOUT23 ACOUT23 <== DSP48E ACOUT23)
		)
		(element B1 1
			(pin B1 output)
			(conn B1 B1 ==> DSP48E B1)
		)
		(element PCIN6 1
			(pin PCIN6 output)
			(conn PCIN6 PCIN6 ==> DSP48E PCIN6)
		)
		(element C46 1
			(pin C46 output)
			(conn C46 C46 ==> DSP48E C46)
		)
		(element ACOUT13 1
			(pin ACOUT13 input)
			(conn ACOUT13 ACOUT13 <== DSP48E ACOUT13)
		)
		(element ACIN3 1
			(pin ACIN3 output)
			(conn ACIN3 ACIN3 ==> DSP48E ACIN3)
		)
		(element ACIN29 1
			(pin ACIN29 output)
			(conn ACIN29 ACIN29 ==> DSP48E ACIN29)
		)
		(element ACOUT1 1
			(pin ACOUT1 input)
			(conn ACOUT1 ACOUT1 <== DSP48E ACOUT1)
		)
		(element B10 1
			(pin B10 output)
			(conn B10 B10 ==> DSP48E B10)
		)
		(element BCOUT14 1
			(pin BCOUT14 input)
			(conn BCOUT14 BCOUT14 <== DSP48E BCOUT14)
		)
		(element PCIN9 1
			(pin PCIN9 output)
			(conn PCIN9 PCIN9 ==> DSP48E PCIN9)
		)
		(element ACIN8 1
			(pin ACIN8 output)
			(conn ACIN8 ACIN8 ==> DSP48E ACIN8)
		)
		(element BCIN11 1
			(pin BCIN11 output)
			(conn BCIN11 BCIN11 ==> DSP48E BCIN11)
		)
		(element P1 1
			(pin P1 input)
			(conn P1 P1 <== DSP48E P1)
		)
		(element PCIN42 1
			(pin PCIN42 output)
			(conn PCIN42 PCIN42 ==> DSP48E PCIN42)
		)
		(element PCOUT41 1
			(pin PCOUT41 input)
			(conn PCOUT41 PCOUT41 <== DSP48E PCOUT41)
		)
		(element OPMODE2INV 3
			(pin OPMODE2_B input)
			(pin OPMODE2 input)
			(pin OUT output)
			(cfg OPMODE2_B OPMODE2)
			(conn OPMODE2INV OUT ==> DSP48E OPMODE2)
			(conn OPMODE2INV OPMODE2_B <== OPMODE2 OPMODE2)
			(conn OPMODE2INV OPMODE2 <== OPMODE2 OPMODE2)
		)
		(element ACIN19 1
			(pin ACIN19 output)
			(conn ACIN19 ACIN19 ==> DSP48E ACIN19)
		)
		(element PCIN3 1
			(pin PCIN3 output)
			(conn PCIN3 PCIN3 ==> DSP48E PCIN3)
		)
		(element SCAN_IN_SETVAL_P 0
			(cfg 1 0)
		)
		(element PCIN34 1
			(pin PCIN34 output)
			(conn PCIN34 PCIN34 ==> DSP48E PCIN34)
		)
		(element C34 1
			(pin C34 output)
			(conn C34 C34 ==> DSP48E C34)
		)
		(element RSTB 1
			(pin RSTB output)
			(conn RSTB RSTB ==> DSP48E RSTB)
		)
		(element PCOUT11 1
			(pin PCOUT11 input)
			(conn PCOUT11 PCOUT11 <== DSP48E PCOUT11)
		)
		(element ACOUT9 1
			(pin ACOUT9 input)
			(conn ACOUT9 ACOUT9 <== DSP48E ACOUT9)
		)
		(element SCANOUTM 1
			(pin SCANOUTM input)
			(conn SCANOUTM SCANOUTM <== DSP48E SCANOUTM)
		)
		(element PCOUT2 1
			(pin PCOUT2 input)
			(conn PCOUT2 PCOUT2 <== DSP48E PCOUT2)
		)
		(element B3 1
			(pin B3 output)
			(conn B3 B3 ==> DSP48E B3)
		)
		(element PCOUT44 1
			(pin PCOUT44 input)
			(conn PCOUT44 PCOUT44 <== DSP48E PCOUT44)
		)
		(element PCOUT30 1
			(pin PCOUT30 input)
			(conn PCOUT30 PCOUT30 <== DSP48E PCOUT30)
		)
		(element C38 1
			(pin C38 output)
			(conn C38 C38 ==> DSP48E C38)
		)
		(element ACOUT20 1
			(pin ACOUT20 input)
			(conn ACOUT20 ACOUT20 <== DSP48E ACOUT20)
		)
		(element ACIN11 1
			(pin ACIN11 output)
			(conn ACIN11 ACIN11 ==> DSP48E ACIN11)
		)
		(element BCOUT1 1
			(pin BCOUT1 input)
			(conn BCOUT1 BCOUT1 <== DSP48E BCOUT1)
		)
		(element ACOUT3 1
			(pin ACOUT3 input)
			(conn ACOUT3 ACOUT3 <== DSP48E ACOUT3)
		)
		(element A26 1
			(pin A26 output)
			(conn A26 A26 ==> DSP48E A26)
		)
		(element MULTSIGNIN 1
			(pin MULTSIGNIN output)
			(conn MULTSIGNIN MULTSIGNIN ==> DSP48E MULTSIGNIN)
		)
		(element ACIN12 1
			(pin ACIN12 output)
			(conn ACIN12 ACIN12 ==> DSP48E ACIN12)
		)
		(element ACIN9 1
			(pin ACIN9 output)
			(conn ACIN9 ACIN9 ==> DSP48E ACIN9)
		)
		(element ALUMODE0INV 3
			(pin ALUMODE0_B input)
			(pin ALUMODE0 input)
			(pin OUT output)
			(cfg ALUMODE0_B ALUMODE0)
			(conn ALUMODE0INV OUT ==> DSP48E ALUMODE0)
			(conn ALUMODE0INV ALUMODE0_B <== ALUMODE0 ALUMODE0)
			(conn ALUMODE0INV ALUMODE0 <== ALUMODE0 ALUMODE0)
		)
		(element OPMODE5 1
			(pin OPMODE5 output)
			(conn OPMODE5 OPMODE5 ==> OPMODE5INV OPMODE5_B)
			(conn OPMODE5 OPMODE5 ==> OPMODE5INV OPMODE5)
		)
		(element PCIN27 1
			(pin PCIN27 output)
			(conn PCIN27 PCIN27 ==> DSP48E PCIN27)
		)
		(element B8 1
			(pin B8 output)
			(conn B8 B8 ==> DSP48E B8)
		)
		(element B13 1
			(pin B13 output)
			(conn B13 B13 ==> DSP48E B13)
		)
		(element CARRYINSEL0 1
			(pin CARRYINSEL0 output)
			(conn CARRYINSEL0 CARRYINSEL0 ==> DSP48E CARRYINSEL0)
		)
		(element B0 1
			(pin B0 output)
			(conn B0 B0 ==> DSP48E B0)
		)
		(element C43 1
			(pin C43 output)
			(conn C43 C43 ==> DSP48E C43)
		)
		(element A6 1
			(pin A6 output)
			(conn A6 A6 ==> DSP48E A6)
		)
		(element CEMULTCARRYIN 1
			(pin CEMULTCARRYIN output)
			(conn CEMULTCARRYIN CEMULTCARRYIN ==> DSP48E CEMULTCARRYIN)
		)
		(element P45 1
			(pin P45 input)
			(conn P45 P45 <== DSP48E P45)
		)
		(element PCOUT26 1
			(pin PCOUT26 input)
			(conn PCOUT26 PCOUT26 <== DSP48E PCOUT26)
		)
		(element ALUMODE0 1
			(pin ALUMODE0 output)
			(conn ALUMODE0 ALUMODE0 ==> ALUMODE0INV ALUMODE0_B)
			(conn ALUMODE0 ALUMODE0 ==> ALUMODE0INV ALUMODE0)
		)
		(element BCIN5 1
			(pin BCIN5 output)
			(conn BCIN5 BCIN5 ==> DSP48E BCIN5)
		)
		(element P24 1
			(pin P24 input)
			(conn P24 P24 <== DSP48E P24)
		)
		(element A9 1
			(pin A9 output)
			(conn A9 A9 ==> DSP48E A9)
		)
		(element C21 1
			(pin C21 output)
			(conn C21 C21 ==> DSP48E C21)
		)
		(element P2 1
			(pin P2 input)
			(conn P2 P2 <== DSP48E P2)
		)
		(element PCIN5 1
			(pin PCIN5 output)
			(conn PCIN5 PCIN5 ==> DSP48E PCIN5)
		)
		(element P9 1
			(pin P9 input)
			(conn P9 P9 <== DSP48E P9)
		)
		(element PCOUT21 1
			(pin PCOUT21 input)
			(conn PCOUT21 PCOUT21 <== DSP48E PCOUT21)
		)
		(element P22 1
			(pin P22 input)
			(conn P22 P22 <== DSP48E P22)
		)
		(element C2 1
			(pin C2 output)
			(conn C2 C2 ==> DSP48E C2)
		)
		(element A17 1
			(pin A17 output)
			(conn A17 A17 ==> DSP48E A17)
		)
		(element C45 1
			(pin C45 output)
			(conn C45 C45 ==> DSP48E C45)
		)
		(element BCOUT6 1
			(pin BCOUT6 input)
			(conn BCOUT6 BCOUT6 <== DSP48E BCOUT6)
		)
		(element PCOUT31 1
			(pin PCOUT31 input)
			(conn PCOUT31 PCOUT31 <== DSP48E PCOUT31)
		)
		(element A16 1
			(pin A16 output)
			(conn A16 A16 ==> DSP48E A16)
		)
		(element ACIN26 1
			(pin ACIN26 output)
			(conn ACIN26 ACIN26 ==> DSP48E ACIN26)
		)
		(element PCIN41 1
			(pin PCIN41 output)
			(conn PCIN41 PCIN41 ==> DSP48E PCIN41)
		)
		(element PCIN19 1
			(pin PCIN19 output)
			(conn PCIN19 PCIN19 ==> DSP48E PCIN19)
		)
		(element USE_SIMD 0
			(cfg TWO24 ONE48 FOUR12)
		)
		(element P34 1
			(pin P34 input)
			(conn P34 P34 <== DSP48E P34)
		)
		(element PCOUT29 1
			(pin PCOUT29 input)
			(conn PCOUT29 PCOUT29 <== DSP48E PCOUT29)
		)
		(element ACASCREG 0
			(cfg 2 1 0)
		)
		(element USE_MULT 0
			(cfg NONE MULT_S MULT)
		)
		(element B11 1
			(pin B11 output)
			(conn B11 B11 ==> DSP48E B11)
		)
		(element P10 1
			(pin P10 input)
			(conn P10 P10 <== DSP48E P10)
		)
		(element LFSR_EN_SETVAL 0
			(cfg 1 0)
		)
		(element A23 1
			(pin A23 output)
			(conn A23 A23 ==> DSP48E A23)
		)
		(element PCOUT36 1
			(pin PCOUT36 input)
			(conn PCOUT36 PCOUT36 <== DSP48E PCOUT36)
		)
		(element PCOUT40 1
			(pin PCOUT40 input)
			(conn PCOUT40 PCOUT40 <== DSP48E PCOUT40)
		)
		(element C33 1
			(pin C33 output)
			(conn C33 C33 ==> DSP48E C33)
		)
		(element PCIN11 1
			(pin PCIN11 output)
			(conn PCIN11 PCIN11 ==> DSP48E PCIN11)
		)
		(element C37 1
			(pin C37 output)
			(conn C37 C37 ==> DSP48E C37)
		)
		(element BCOUT15 1
			(pin BCOUT15 input)
			(conn BCOUT15 BCOUT15 <== DSP48E BCOUT15)
		)
		(element PCIN33 1
			(pin PCIN33 output)
			(conn PCIN33 PCIN33 ==> DSP48E PCIN33)
		)
		(element CLOCK_INVERT_P 0
			(cfg SAME_EDGE OPPOSITE_EDGE)
		)
		(element BCOUT0 1
			(pin BCOUT0 input)
			(conn BCOUT0 BCOUT0 <== DSP48E BCOUT0)
		)
		(element A8 1
			(pin A8 output)
			(conn A8 A8 ==> DSP48E A8)
		)
		(element ACIN2 1
			(pin ACIN2 output)
			(conn ACIN2 ACIN2 ==> DSP48E ACIN2)
		)
		(element ACOUT24 1
			(pin ACOUT24 input)
			(conn ACOUT24 ACOUT24 <== DSP48E ACOUT24)
		)
		(element SEL_PATTERN 0
			(cfg PATTERN C)
		)
		(element C10 1
			(pin C10 output)
			(conn C10 C10 ==> DSP48E C10)
		)
		(element C20 1
			(pin C20 output)
			(conn C20 C20 ==> DSP48E C20)
		)
		(element BCIN7 1
			(pin BCIN7 output)
			(conn BCIN7 BCIN7 ==> DSP48E BCIN7)
		)
		(element P23 1
			(pin P23 input)
			(conn P23 P23 <== DSP48E P23)
		)
		(element ACIN13 1
			(pin ACIN13 output)
			(conn ACIN13 ACIN13 ==> DSP48E ACIN13)
		)
		(element ACIN18 1
			(pin ACIN18 output)
			(conn ACIN18 ACIN18 ==> DSP48E ACIN18)
		)
		(element CARRYINSEL1 1
			(pin CARRYINSEL1 output)
			(conn CARRYINSEL1 CARRYINSEL1 ==> DSP48E CARRYINSEL1)
		)
		(element BCIN4 1
			(pin BCIN4 output)
			(conn BCIN4 BCIN4 ==> DSP48E BCIN4)
		)
		(element OPMODE6 1
			(pin OPMODE6 output)
			(conn OPMODE6 OPMODE6 ==> OPMODE6INV OPMODE6_B)
			(conn OPMODE6 OPMODE6 ==> OPMODE6INV OPMODE6)
		)
		(element ACOUT2 1
			(pin ACOUT2 input)
			(conn ACOUT2 ACOUT2 <== DSP48E ACOUT2)
		)
		(element B2 1
			(pin B2 output)
			(conn B2 B2 ==> DSP48E B2)
		)
		(element A7 1
			(pin A7 output)
			(conn A7 A7 ==> DSP48E A7)
		)
		(element BCIN10 1
			(pin BCIN10 output)
			(conn BCIN10 BCIN10 ==> DSP48E BCIN10)
		)
		(element ALUMODE1 1
			(pin ALUMODE1 output)
			(conn ALUMODE1 ALUMODE1 ==> ALUMODE1INV ALUMODE1_B)
			(conn ALUMODE1 ALUMODE1 ==> ALUMODE1INV ALUMODE1)
		)
		(element A0 1
			(pin A0 output)
			(conn A0 A0 ==> DSP48E A0)
		)
		(element P29 1
			(pin P29 input)
			(conn P29 P29 <== DSP48E P29)
		)
		(element ACIN27 1
			(pin ACIN27 output)
			(conn ACIN27 ACIN27 ==> DSP48E ACIN27)
		)
		(element ACIN1 1
			(pin ACIN1 output)
			(conn ACIN1 ACIN1 ==> DSP48E ACIN1)
		)
		(element P21 1
			(pin P21 input)
			(conn P21 P21 <== DSP48E P21)
		)
		(element PCOUT7 1
			(pin PCOUT7 input)
			(conn PCOUT7 PCOUT7 <== DSP48E PCOUT7)
		)
		(element CEC 1
			(pin CEC output)
			(conn CEC CEC ==> DSP48E CEC)
		)
		(element A15 1
			(pin A15 output)
			(conn A15 A15 ==> DSP48E A15)
		)
		(element SCAN_IN_SET_P 0
			(cfg SET DONT_SET)
		)
		(element PCOUT20 1
			(pin PCOUT20 input)
			(conn PCOUT20 PCOUT20 <== DSP48E PCOUT20)
		)
		(element P11 1
			(pin P11 input)
			(conn P11 P11 <== DSP48E P11)
		)
		(element P43 1
			(pin P43 input)
			(conn P43 P43 <== DSP48E P43)
		)
		(element MULTCARRYINREG 0
			(cfg 1 0)
		)
		(element PCIN30 1
			(pin PCIN30 output)
			(conn PCIN30 PCIN30 ==> DSP48E PCIN30)
		)
		(element A24 1
			(pin A24 output)
			(conn A24 A24 ==> DSP48E A24)
		)
		(element P35 1
			(pin P35 input)
			(conn P35 P35 <== DSP48E P35)
		)
		(element OPMODEREG 0
			(cfg 1 0)
		)
		(element C12 1
			(pin C12 output)
			(conn C12 C12 ==> DSP48E C12)
		)
		(element BCOUT11 1
			(pin BCOUT11 input)
			(conn BCOUT11 BCOUT11 <== DSP48E BCOUT11)
		)
		(element PCOUT28 1
			(pin PCOUT28 input)
			(conn PCOUT28 PCOUT28 <== DSP48E PCOUT28)
		)
		(element C41 1
			(pin C41 output)
			(conn C41 C41 ==> DSP48E C41)
		)
		(element AUTORESET_OVER_UNDER_FLOW 0
			(cfg TRUE FALSE)
		)
		(element A21 1
			(pin A21 output)
			(conn A21 A21 ==> DSP48E A21)
		)
		(element ACIN7 1
			(pin ACIN7 output)
			(conn ACIN7 ACIN7 ==> DSP48E ACIN7)
		)
		(element C28 1
			(pin C28 output)
			(conn C28 C28 ==> DSP48E C28)
		)
		(element CEM 1
			(pin CEM output)
			(conn CEM CEM ==> DSP48E CEM)
		)
		(element PCOUT5 1
			(pin PCOUT5 input)
			(conn PCOUT5 PCOUT5 <== DSP48E PCOUT5)
		)
		(element PCIN4 1
			(pin PCIN4 output)
			(conn PCIN4 PCIN4 ==> DSP48E PCIN4)
		)
		(element P8 1
			(pin P8 input)
			(conn P8 P8 <== DSP48E P8)
		)
		(element CARRYINREG 0
			(cfg 1 0)
		)
		(element PCIN16 1
			(pin PCIN16 output)
			(conn PCIN16 PCIN16 ==> DSP48E PCIN16)
		)
		(element PCOUT18 1
			(pin PCOUT18 input)
			(conn PCOUT18 PCOUT18 <== DSP48E PCOUT18)
		)
		(element PCIN24 1
			(pin PCIN24 output)
			(conn PCIN24 PCIN24 ==> DSP48E PCIN24)
		)
		(element CARRYININV 3
			(pin CARRYIN_B input)
			(pin CARRYIN input)
			(pin OUT output)
			(cfg CARRYIN_B CARRYIN)
			(conn CARRYININV OUT ==> DSP48E CARRYIN)
			(conn CARRYININV CARRYIN_B <== CARRYIN CARRYIN)
			(conn CARRYININV CARRYIN <== CARRYIN CARRYIN)
		)
		(element P16 1
			(pin P16 input)
			(conn P16 P16 <== DSP48E P16)
		)
		(element C44 1
			(pin C44 output)
			(conn C44 C44 ==> DSP48E C44)
		)
		(element BCOUT4 1
			(pin BCOUT4 input)
			(conn BCOUT4 BCOUT4 <== DSP48E BCOUT4)
		)
		(element MULTSIGNOUT 1
			(pin MULTSIGNOUT input)
			(conn MULTSIGNOUT MULTSIGNOUT <== DSP48E MULTSIGNOUT)
		)
		(element PCOUT17 1
			(pin PCOUT17 input)
			(conn PCOUT17 PCOUT17 <== DSP48E PCOUT17)
		)
		(element C5 1
			(pin C5 output)
			(conn C5 C5 ==> DSP48E C5)
		)
		(element ACOUT19 1
			(pin ACOUT19 input)
			(conn ACOUT19 ACOUT19 <== DSP48E ACOUT19)
		)
		(element BCIN13 1
			(pin BCIN13 output)
			(conn BCIN13 BCIN13 ==> DSP48E BCIN13)
		)
		(element RSTA 1
			(pin RSTA output)
			(conn RSTA RSTA ==> DSP48E RSTA)
		)
		(element UNDERFLOW 1
			(pin UNDERFLOW input)
			(conn UNDERFLOW UNDERFLOW <== DSP48E UNDERFLOW)
		)
		(element P40 1
			(pin P40 input)
			(conn P40 P40 <== DSP48E P40)
		)
		(element RSTALLCARRYIN 1
			(pin RSTALLCARRYIN output)
			(conn RSTALLCARRYIN RSTALLCARRYIN ==> DSP48E RSTALLCARRYIN)
		)
		(element PATTERNDETECT 1
			(pin PATTERNDETECT input)
			(conn PATTERNDETECT PATTERNDETECT <== DSP48E PATTERNDETECT)
		)
		(element BCASCREG 0
			(cfg 2 1 0)
		)
		(element ACOUT28 1
			(pin ACOUT28 input)
			(conn ACOUT28 ACOUT28 <== DSP48E ACOUT28)
		)
		(element B15 1
			(pin B15 output)
			(conn B15 B15 ==> DSP48E B15)
		)
		(element BCIN3 1
			(pin BCIN3 output)
			(conn BCIN3 BCIN3 ==> DSP48E BCIN3)
		)
		(element B5 1
			(pin B5 output)
			(conn B5 B5 ==> DSP48E B5)
		)
		(element TESTM 1
			(pin TESTM output)
			(conn TESTM TESTM ==> DSP48E TESTM)
		)
		(element DSP48E 390 # BEL
			(pin UNDERFLOW output)
			(pin TESTP input)
			(pin TESTM input)
			(pin SCANOUTP output)
			(pin SCANOUTM output)
			(pin SCANINP input)
			(pin SCANINM input)
			(pin RSTP input)
			(pin RSTM input)
			(pin RSTCTRL input)
			(pin RSTC input)
			(pin RSTB input)
			(pin RSTALUMODE input)
			(pin RSTALLCARRYIN input)
			(pin RSTA input)
			(pin PCOUT47 output)
			(pin PCOUT46 output)
			(pin PCOUT45 output)
			(pin PCOUT44 output)
			(pin PCOUT43 output)
			(pin PCOUT42 output)
			(pin PCOUT41 output)
			(pin PCOUT40 output)
			(pin PCOUT39 output)
			(pin PCOUT38 output)
			(pin PCOUT37 output)
			(pin PCOUT36 output)
			(pin PCOUT35 output)
			(pin PCOUT34 output)
			(pin PCOUT33 output)
			(pin PCOUT32 output)
			(pin PCOUT31 output)
			(pin PCOUT30 output)
			(pin PCOUT29 output)
			(pin PCOUT28 output)
			(pin PCOUT27 output)
			(pin PCOUT26 output)
			(pin PCOUT25 output)
			(pin PCOUT24 output)
			(pin PCOUT23 output)
			(pin PCOUT22 output)
			(pin PCOUT21 output)
			(pin PCOUT20 output)
			(pin PCOUT19 output)
			(pin PCOUT18 output)
			(pin PCOUT17 output)
			(pin PCOUT16 output)
			(pin PCOUT15 output)
			(pin PCOUT14 output)
			(pin PCOUT13 output)
			(pin PCOUT12 output)
			(pin PCOUT11 output)
			(pin PCOUT10 output)
			(pin PCOUT9 output)
			(pin PCOUT8 output)
			(pin PCOUT7 output)
			(pin PCOUT6 output)
			(pin PCOUT5 output)
			(pin PCOUT4 output)
			(pin PCOUT3 output)
			(pin PCOUT2 output)
			(pin PCOUT1 output)
			(pin PCOUT0 output)
			(pin PCIN47 input)
			(pin PCIN46 input)
			(pin PCIN45 input)
			(pin PCIN44 input)
			(pin PCIN43 input)
			(pin PCIN42 input)
			(pin PCIN41 input)
			(pin PCIN40 input)
			(pin PCIN39 input)
			(pin PCIN38 input)
			(pin PCIN37 input)
			(pin PCIN36 input)
			(pin PCIN35 input)
			(pin PCIN34 input)
			(pin PCIN33 input)
			(pin PCIN32 input)
			(pin PCIN31 input)
			(pin PCIN30 input)
			(pin PCIN29 input)
			(pin PCIN28 input)
			(pin PCIN27 input)
			(pin PCIN26 input)
			(pin PCIN25 input)
			(pin PCIN24 input)
			(pin PCIN23 input)
			(pin PCIN22 input)
			(pin PCIN21 input)
			(pin PCIN20 input)
			(pin PCIN19 input)
			(pin PCIN18 input)
			(pin PCIN17 input)
			(pin PCIN16 input)
			(pin PCIN15 input)
			(pin PCIN14 input)
			(pin PCIN13 input)
			(pin PCIN12 input)
			(pin PCIN11 input)
			(pin PCIN10 input)
			(pin PCIN9 input)
			(pin PCIN8 input)
			(pin PCIN7 input)
			(pin PCIN6 input)
			(pin PCIN5 input)
			(pin PCIN4 input)
			(pin PCIN3 input)
			(pin PCIN2 input)
			(pin PCIN1 input)
			(pin PCIN0 input)
			(pin PATTERNDETECT output)
			(pin PATTERNBDETECT output)
			(pin P47 output)
			(pin P46 output)
			(pin P45 output)
			(pin P44 output)
			(pin P43 output)
			(pin P42 output)
			(pin P41 output)
			(pin P40 output)
			(pin P39 output)
			(pin P38 output)
			(pin P37 output)
			(pin P36 output)
			(pin P35 output)
			(pin P34 output)
			(pin P33 output)
			(pin P32 output)
			(pin P31 output)
			(pin P30 output)
			(pin P29 output)
			(pin P28 output)
			(pin P27 output)
			(pin P26 output)
			(pin P25 output)
			(pin P24 output)
			(pin P23 output)
			(pin P22 output)
			(pin P21 output)
			(pin P20 output)
			(pin P19 output)
			(pin P18 output)
			(pin P17 output)
			(pin P16 output)
			(pin P15 output)
			(pin P14 output)
			(pin P13 output)
			(pin P12 output)
			(pin P11 output)
			(pin P10 output)
			(pin P9 output)
			(pin P8 output)
			(pin P7 output)
			(pin P6 output)
			(pin P5 output)
			(pin P4 output)
			(pin P3 output)
			(pin P2 output)
			(pin P1 output)
			(pin P0 output)
			(pin OVERFLOW output)
			(pin OPMODE6 input)
			(pin OPMODE5 input)
			(pin OPMODE4 input)
			(pin OPMODE3 input)
			(pin OPMODE2 input)
			(pin OPMODE1 input)
			(pin OPMODE0 input)
			(pin MULTSIGNOUT output)
			(pin MULTSIGNIN input)
			(pin LFSREN input)
			(pin CLK input)
			(pin CEP input)
			(pin CEMULTCARRYIN input)
			(pin CEM input)
			(pin CECTRL input)
			(pin CECARRYIN input)
			(pin CEC input)
			(pin CEB2 input)
			(pin CEB1 input)
			(pin CEALUMODE input)
			(pin CEA2 input)
			(pin CEA1 input)
			(pin CARRYOUT3 output)
			(pin CARRYOUT2 output)
			(pin CARRYOUT1 output)
			(pin CARRYOUT0 output)
			(pin CARRYINSEL2 input)
			(pin CARRYINSEL1 input)
			(pin CARRYINSEL0 input)
			(pin CARRYIN input)
			(pin CARRYCASCOUT output)
			(pin CARRYCASCIN input)
			(pin C47 input)
			(pin C46 input)
			(pin C45 input)
			(pin C44 input)
			(pin C43 input)
			(pin C42 input)
			(pin C41 input)
			(pin C40 input)
			(pin C39 input)
			(pin C38 input)
			(pin C37 input)
			(pin C36 input)
			(pin C35 input)
			(pin C34 input)
			(pin C33 input)
			(pin C32 input)
			(pin C31 input)
			(pin C30 input)
			(pin C29 input)
			(pin C28 input)
			(pin C27 input)
			(pin C26 input)
			(pin C25 input)
			(pin C24 input)
			(pin C23 input)
			(pin C22 input)
			(pin C21 input)
			(pin C20 input)
			(pin C19 input)
			(pin C18 input)
			(pin C17 input)
			(pin C16 input)
			(pin C15 input)
			(pin C14 input)
			(pin C13 input)
			(pin C12 input)
			(pin C11 input)
			(pin C10 input)
			(pin C9 input)
			(pin C8 input)
			(pin C7 input)
			(pin C6 input)
			(pin C5 input)
			(pin C4 input)
			(pin C3 input)
			(pin C2 input)
			(pin C1 input)
			(pin C0 input)
			(pin BCOUT17 output)
			(pin BCOUT16 output)
			(pin BCOUT15 output)
			(pin BCOUT14 output)
			(pin BCOUT13 output)
			(pin BCOUT12 output)
			(pin BCOUT11 output)
			(pin BCOUT10 output)
			(pin BCOUT9 output)
			(pin BCOUT8 output)
			(pin BCOUT7 output)
			(pin BCOUT6 output)
			(pin BCOUT5 output)
			(pin BCOUT4 output)
			(pin BCOUT3 output)
			(pin BCOUT2 output)
			(pin BCOUT1 output)
			(pin BCOUT0 output)
			(pin BCIN17 input)
			(pin BCIN16 input)
			(pin BCIN15 input)
			(pin BCIN14 input)
			(pin BCIN13 input)
			(pin BCIN12 input)
			(pin BCIN11 input)
			(pin BCIN10 input)
			(pin BCIN9 input)
			(pin BCIN8 input)
			(pin BCIN7 input)
			(pin BCIN6 input)
			(pin BCIN5 input)
			(pin BCIN4 input)
			(pin BCIN3 input)
			(pin BCIN2 input)
			(pin BCIN1 input)
			(pin BCIN0 input)
			(pin B17 input)
			(pin B16 input)
			(pin B15 input)
			(pin B14 input)
			(pin B13 input)
			(pin B12 input)
			(pin B11 input)
			(pin B10 input)
			(pin B9 input)
			(pin B8 input)
			(pin B7 input)
			(pin B6 input)
			(pin B5 input)
			(pin B4 input)
			(pin B3 input)
			(pin B2 input)
			(pin B1 input)
			(pin B0 input)
			(pin ALUMODE3 input)
			(pin ALUMODE2 input)
			(pin ALUMODE1 input)
			(pin ALUMODE0 input)
			(pin ACOUT29 output)
			(pin ACOUT28 output)
			(pin ACOUT27 output)
			(pin ACOUT26 output)
			(pin ACOUT25 output)
			(pin ACOUT24 output)
			(pin ACOUT23 output)
			(pin ACOUT22 output)
			(pin ACOUT21 output)
			(pin ACOUT20 output)
			(pin ACOUT19 output)
			(pin ACOUT18 output)
			(pin ACOUT17 output)
			(pin ACOUT16 output)
			(pin ACOUT15 output)
			(pin ACOUT14 output)
			(pin ACOUT13 output)
			(pin ACOUT12 output)
			(pin ACOUT11 output)
			(pin ACOUT10 output)
			(pin ACOUT9 output)
			(pin ACOUT8 output)
			(pin ACOUT7 output)
			(pin ACOUT6 output)
			(pin ACOUT5 output)
			(pin ACOUT4 output)
			(pin ACOUT3 output)
			(pin ACOUT2 output)
			(pin ACOUT1 output)
			(pin ACOUT0 output)
			(pin ACIN29 input)
			(pin ACIN28 input)
			(pin ACIN27 input)
			(pin ACIN26 input)
			(pin ACIN25 input)
			(pin ACIN24 input)
			(pin ACIN23 input)
			(pin ACIN22 input)
			(pin ACIN21 input)
			(pin ACIN20 input)
			(pin ACIN19 input)
			(pin ACIN18 input)
			(pin ACIN17 input)
			(pin ACIN16 input)
			(pin ACIN15 input)
			(pin ACIN14 input)
			(pin ACIN13 input)
			(pin ACIN12 input)
			(pin ACIN11 input)
			(pin ACIN10 input)
			(pin ACIN9 input)
			(pin ACIN8 input)
			(pin ACIN7 input)
			(pin ACIN6 input)
			(pin ACIN5 input)
			(pin ACIN4 input)
			(pin ACIN3 input)
			(pin ACIN2 input)
			(pin ACIN1 input)
			(pin ACIN0 input)
			(pin A29 input)
			(pin A28 input)
			(pin A27 input)
			(pin A26 input)
			(pin A25 input)
			(pin A24 input)
			(pin A23 input)
			(pin A22 input)
			(pin A21 input)
			(pin A20 input)
			(pin A19 input)
			(pin A18 input)
			(pin A17 input)
			(pin A16 input)
			(pin A15 input)
			(pin A14 input)
			(pin A13 input)
			(pin A12 input)
			(pin A11 input)
			(pin A10 input)
			(pin A9 input)
			(pin A8 input)
			(pin A7 input)
			(pin A6 input)
			(pin A5 input)
			(pin A4 input)
			(pin A3 input)
			(pin A2 input)
			(pin A1 input)
			(pin A0 input)
			(conn DSP48E UNDERFLOW ==> UNDERFLOW UNDERFLOW)
			(conn DSP48E SCANOUTP ==> SCANOUTP SCANOUTP)
			(conn DSP48E SCANOUTM ==> SCANOUTM SCANOUTM)
			(conn DSP48E PCOUT47 ==> PCOUT47 PCOUT47)
			(conn DSP48E PCOUT46 ==> PCOUT46 PCOUT46)
			(conn DSP48E PCOUT45 ==> PCOUT45 PCOUT45)
			(conn DSP48E PCOUT44 ==> PCOUT44 PCOUT44)
			(conn DSP48E PCOUT43 ==> PCOUT43 PCOUT43)
			(conn DSP48E PCOUT42 ==> PCOUT42 PCOUT42)
			(conn DSP48E PCOUT41 ==> PCOUT41 PCOUT41)
			(conn DSP48E PCOUT40 ==> PCOUT40 PCOUT40)
			(conn DSP48E PCOUT39 ==> PCOUT39 PCOUT39)
			(conn DSP48E PCOUT38 ==> PCOUT38 PCOUT38)
			(conn DSP48E PCOUT37 ==> PCOUT37 PCOUT37)
			(conn DSP48E PCOUT36 ==> PCOUT36 PCOUT36)
			(conn DSP48E PCOUT35 ==> PCOUT35 PCOUT35)
			(conn DSP48E PCOUT34 ==> PCOUT34 PCOUT34)
			(conn DSP48E PCOUT33 ==> PCOUT33 PCOUT33)
			(conn DSP48E PCOUT32 ==> PCOUT32 PCOUT32)
			(conn DSP48E PCOUT31 ==> PCOUT31 PCOUT31)
			(conn DSP48E PCOUT30 ==> PCOUT30 PCOUT30)
			(conn DSP48E PCOUT29 ==> PCOUT29 PCOUT29)
			(conn DSP48E PCOUT28 ==> PCOUT28 PCOUT28)
			(conn DSP48E PCOUT27 ==> PCOUT27 PCOUT27)
			(conn DSP48E PCOUT26 ==> PCOUT26 PCOUT26)
			(conn DSP48E PCOUT25 ==> PCOUT25 PCOUT25)
			(conn DSP48E PCOUT24 ==> PCOUT24 PCOUT24)
			(conn DSP48E PCOUT23 ==> PCOUT23 PCOUT23)
			(conn DSP48E PCOUT22 ==> PCOUT22 PCOUT22)
			(conn DSP48E PCOUT21 ==> PCOUT21 PCOUT21)
			(conn DSP48E PCOUT20 ==> PCOUT20 PCOUT20)
			(conn DSP48E PCOUT19 ==> PCOUT19 PCOUT19)
			(conn DSP48E PCOUT18 ==> PCOUT18 PCOUT18)
			(conn DSP48E PCOUT17 ==> PCOUT17 PCOUT17)
			(conn DSP48E PCOUT16 ==> PCOUT16 PCOUT16)
			(conn DSP48E PCOUT15 ==> PCOUT15 PCOUT15)
			(conn DSP48E PCOUT14 ==> PCOUT14 PCOUT14)
			(conn DSP48E PCOUT13 ==> PCOUT13 PCOUT13)
			(conn DSP48E PCOUT12 ==> PCOUT12 PCOUT12)
			(conn DSP48E PCOUT11 ==> PCOUT11 PCOUT11)
			(conn DSP48E PCOUT10 ==> PCOUT10 PCOUT10)
			(conn DSP48E PCOUT9 ==> PCOUT9 PCOUT9)
			(conn DSP48E PCOUT8 ==> PCOUT8 PCOUT8)
			(conn DSP48E PCOUT7 ==> PCOUT7 PCOUT7)
			(conn DSP48E PCOUT6 ==> PCOUT6 PCOUT6)
			(conn DSP48E PCOUT5 ==> PCOUT5 PCOUT5)
			(conn DSP48E PCOUT4 ==> PCOUT4 PCOUT4)
			(conn DSP48E PCOUT3 ==> PCOUT3 PCOUT3)
			(conn DSP48E PCOUT2 ==> PCOUT2 PCOUT2)
			(conn DSP48E PCOUT1 ==> PCOUT1 PCOUT1)
			(conn DSP48E PCOUT0 ==> PCOUT0 PCOUT0)
			(conn DSP48E PATTERNDETECT ==> PATTERNDETECT PATTERNDETECT)
			(conn DSP48E PATTERNBDETECT ==> PATTERNBDETECT PATTERNBDETECT)
			(conn DSP48E P47 ==> P47 P47)
			(conn DSP48E P46 ==> P46 P46)
			(conn DSP48E P45 ==> P45 P45)
			(conn DSP48E P44 ==> P44 P44)
			(conn DSP48E P43 ==> P43 P43)
			(conn DSP48E P42 ==> P42 P42)
			(conn DSP48E P41 ==> P41 P41)
			(conn DSP48E P40 ==> P40 P40)
			(conn DSP48E P39 ==> P39 P39)
			(conn DSP48E P38 ==> P38 P38)
			(conn DSP48E P37 ==> P37 P37)
			(conn DSP48E P36 ==> P36 P36)
			(conn DSP48E P35 ==> P35 P35)
			(conn DSP48E P34 ==> P34 P34)
			(conn DSP48E P33 ==> P33 P33)
			(conn DSP48E P32 ==> P32 P32)
			(conn DSP48E P31 ==> P31 P31)
			(conn DSP48E P30 ==> P30 P30)
			(conn DSP48E P29 ==> P29 P29)
			(conn DSP48E P28 ==> P28 P28)
			(conn DSP48E P27 ==> P27 P27)
			(conn DSP48E P26 ==> P26 P26)
			(conn DSP48E P25 ==> P25 P25)
			(conn DSP48E P24 ==> P24 P24)
			(conn DSP48E P23 ==> P23 P23)
			(conn DSP48E P22 ==> P22 P22)
			(conn DSP48E P21 ==> P21 P21)
			(conn DSP48E P20 ==> P20 P20)
			(conn DSP48E P19 ==> P19 P19)
			(conn DSP48E P18 ==> P18 P18)
			(conn DSP48E P17 ==> P17 P17)
			(conn DSP48E P16 ==> P16 P16)
			(conn DSP48E P15 ==> P15 P15)
			(conn DSP48E P14 ==> P14 P14)
			(conn DSP48E P13 ==> P13 P13)
			(conn DSP48E P12 ==> P12 P12)
			(conn DSP48E P11 ==> P11 P11)
			(conn DSP48E P10 ==> P10 P10)
			(conn DSP48E P9 ==> P9 P9)
			(conn DSP48E P8 ==> P8 P8)
			(conn DSP48E P7 ==> P7 P7)
			(conn DSP48E P6 ==> P6 P6)
			(conn DSP48E P5 ==> P5 P5)
			(conn DSP48E P4 ==> P4 P4)
			(conn DSP48E P3 ==> P3 P3)
			(conn DSP48E P2 ==> P2 P2)
			(conn DSP48E P1 ==> P1 P1)
			(conn DSP48E P0 ==> P0 P0)
			(conn DSP48E OVERFLOW ==> OVERFLOW OVERFLOW)
			(conn DSP48E MULTSIGNOUT ==> MULTSIGNOUT MULTSIGNOUT)
			(conn DSP48E CARRYOUT3 ==> CARRYOUT3 CARRYOUT3)
			(conn DSP48E CARRYOUT2 ==> CARRYOUT2 CARRYOUT2)
			(conn DSP48E CARRYOUT1 ==> CARRYOUT1 CARRYOUT1)
			(conn DSP48E CARRYOUT0 ==> CARRYOUT0 CARRYOUT0)
			(conn DSP48E CARRYCASCOUT ==> CARRYCASCOUT CARRYCASCOUT)
			(conn DSP48E BCOUT17 ==> BCOUT17 BCOUT17)
			(conn DSP48E BCOUT16 ==> BCOUT16 BCOUT16)
			(conn DSP48E BCOUT15 ==> BCOUT15 BCOUT15)
			(conn DSP48E BCOUT14 ==> BCOUT14 BCOUT14)
			(conn DSP48E BCOUT13 ==> BCOUT13 BCOUT13)
			(conn DSP48E BCOUT12 ==> BCOUT12 BCOUT12)
			(conn DSP48E BCOUT11 ==> BCOUT11 BCOUT11)
			(conn DSP48E BCOUT10 ==> BCOUT10 BCOUT10)
			(conn DSP48E BCOUT9 ==> BCOUT9 BCOUT9)
			(conn DSP48E BCOUT8 ==> BCOUT8 BCOUT8)
			(conn DSP48E BCOUT7 ==> BCOUT7 BCOUT7)
			(conn DSP48E BCOUT6 ==> BCOUT6 BCOUT6)
			(conn DSP48E BCOUT5 ==> BCOUT5 BCOUT5)
			(conn DSP48E BCOUT4 ==> BCOUT4 BCOUT4)
			(conn DSP48E BCOUT3 ==> BCOUT3 BCOUT3)
			(conn DSP48E BCOUT2 ==> BCOUT2 BCOUT2)
			(conn DSP48E BCOUT1 ==> BCOUT1 BCOUT1)
			(conn DSP48E BCOUT0 ==> BCOUT0 BCOUT0)
			(conn DSP48E ACOUT29 ==> ACOUT29 ACOUT29)
			(conn DSP48E ACOUT28 ==> ACOUT28 ACOUT28)
			(conn DSP48E ACOUT27 ==> ACOUT27 ACOUT27)
			(conn DSP48E ACOUT26 ==> ACOUT26 ACOUT26)
			(conn DSP48E ACOUT25 ==> ACOUT25 ACOUT25)
			(conn DSP48E ACOUT24 ==> ACOUT24 ACOUT24)
			(conn DSP48E ACOUT23 ==> ACOUT23 ACOUT23)
			(conn DSP48E ACOUT22 ==> ACOUT22 ACOUT22)
			(conn DSP48E ACOUT21 ==> ACOUT21 ACOUT21)
			(conn DSP48E ACOUT20 ==> ACOUT20 ACOUT20)
			(conn DSP48E ACOUT19 ==> ACOUT19 ACOUT19)
			(conn DSP48E ACOUT18 ==> ACOUT18 ACOUT18)
			(conn DSP48E ACOUT17 ==> ACOUT17 ACOUT17)
			(conn DSP48E ACOUT16 ==> ACOUT16 ACOUT16)
			(conn DSP48E ACOUT15 ==> ACOUT15 ACOUT15)
			(conn DSP48E ACOUT14 ==> ACOUT14 ACOUT14)
			(conn DSP48E ACOUT13 ==> ACOUT13 ACOUT13)
			(conn DSP48E ACOUT12 ==> ACOUT12 ACOUT12)
			(conn DSP48E ACOUT11 ==> ACOUT11 ACOUT11)
			(conn DSP48E ACOUT10 ==> ACOUT10 ACOUT10)
			(conn DSP48E ACOUT9 ==> ACOUT9 ACOUT9)
			(conn DSP48E ACOUT8 ==> ACOUT8 ACOUT8)
			(conn DSP48E ACOUT7 ==> ACOUT7 ACOUT7)
			(conn DSP48E ACOUT6 ==> ACOUT6 ACOUT6)
			(conn DSP48E ACOUT5 ==> ACOUT5 ACOUT5)
			(conn DSP48E ACOUT4 ==> ACOUT4 ACOUT4)
			(conn DSP48E ACOUT3 ==> ACOUT3 ACOUT3)
			(conn DSP48E ACOUT2 ==> ACOUT2 ACOUT2)
			(conn DSP48E ACOUT1 ==> ACOUT1 ACOUT1)
			(conn DSP48E ACOUT0 ==> ACOUT0 ACOUT0)
			(conn DSP48E TESTP <== TESTP TESTP)
			(conn DSP48E TESTM <== TESTM TESTM)
			(conn DSP48E SCANINP <== SCANINP SCANINP)
			(conn DSP48E SCANINM <== SCANINM SCANINM)
			(conn DSP48E RSTP <== RSTP RSTP)
			(conn DSP48E RSTM <== RSTM RSTM)
			(conn DSP48E RSTCTRL <== RSTCTRL RSTCTRL)
			(conn DSP48E RSTC <== RSTC RSTC)
			(conn DSP48E RSTB <== RSTB RSTB)
			(conn DSP48E RSTALUMODE <== RSTALUMODE RSTALUMODE)
			(conn DSP48E RSTALLCARRYIN <== RSTALLCARRYIN RSTALLCARRYIN)
			(conn DSP48E RSTA <== RSTA RSTA)
			(conn DSP48E PCIN47 <== PCIN47 PCIN47)
			(conn DSP48E PCIN46 <== PCIN46 PCIN46)
			(conn DSP48E PCIN45 <== PCIN45 PCIN45)
			(conn DSP48E PCIN44 <== PCIN44 PCIN44)
			(conn DSP48E PCIN43 <== PCIN43 PCIN43)
			(conn DSP48E PCIN42 <== PCIN42 PCIN42)
			(conn DSP48E PCIN41 <== PCIN41 PCIN41)
			(conn DSP48E PCIN40 <== PCIN40 PCIN40)
			(conn DSP48E PCIN39 <== PCIN39 PCIN39)
			(conn DSP48E PCIN38 <== PCIN38 PCIN38)
			(conn DSP48E PCIN37 <== PCIN37 PCIN37)
			(conn DSP48E PCIN36 <== PCIN36 PCIN36)
			(conn DSP48E PCIN35 <== PCIN35 PCIN35)
			(conn DSP48E PCIN34 <== PCIN34 PCIN34)
			(conn DSP48E PCIN33 <== PCIN33 PCIN33)
			(conn DSP48E PCIN32 <== PCIN32 PCIN32)
			(conn DSP48E PCIN31 <== PCIN31 PCIN31)
			(conn DSP48E PCIN30 <== PCIN30 PCIN30)
			(conn DSP48E PCIN29 <== PCIN29 PCIN29)
			(conn DSP48E PCIN28 <== PCIN28 PCIN28)
			(conn DSP48E PCIN27 <== PCIN27 PCIN27)
			(conn DSP48E PCIN26 <== PCIN26 PCIN26)
			(conn DSP48E PCIN25 <== PCIN25 PCIN25)
			(conn DSP48E PCIN24 <== PCIN24 PCIN24)
			(conn DSP48E PCIN23 <== PCIN23 PCIN23)
			(conn DSP48E PCIN22 <== PCIN22 PCIN22)
			(conn DSP48E PCIN21 <== PCIN21 PCIN21)
			(conn DSP48E PCIN20 <== PCIN20 PCIN20)
			(conn DSP48E PCIN19 <== PCIN19 PCIN19)
			(conn DSP48E PCIN18 <== PCIN18 PCIN18)
			(conn DSP48E PCIN17 <== PCIN17 PCIN17)
			(conn DSP48E PCIN16 <== PCIN16 PCIN16)
			(conn DSP48E PCIN15 <== PCIN15 PCIN15)
			(conn DSP48E PCIN14 <== PCIN14 PCIN14)
			(conn DSP48E PCIN13 <== PCIN13 PCIN13)
			(conn DSP48E PCIN12 <== PCIN12 PCIN12)
			(conn DSP48E PCIN11 <== PCIN11 PCIN11)
			(conn DSP48E PCIN10 <== PCIN10 PCIN10)
			(conn DSP48E PCIN9 <== PCIN9 PCIN9)
			(conn DSP48E PCIN8 <== PCIN8 PCIN8)
			(conn DSP48E PCIN7 <== PCIN7 PCIN7)
			(conn DSP48E PCIN6 <== PCIN6 PCIN6)
			(conn DSP48E PCIN5 <== PCIN5 PCIN5)
			(conn DSP48E PCIN4 <== PCIN4 PCIN4)
			(conn DSP48E PCIN3 <== PCIN3 PCIN3)
			(conn DSP48E PCIN2 <== PCIN2 PCIN2)
			(conn DSP48E PCIN1 <== PCIN1 PCIN1)
			(conn DSP48E PCIN0 <== PCIN0 PCIN0)
			(conn DSP48E OPMODE6 <== OPMODE6INV OUT)
			(conn DSP48E OPMODE5 <== OPMODE5INV OUT)
			(conn DSP48E OPMODE4 <== OPMODE4INV OUT)
			(conn DSP48E OPMODE3 <== OPMODE3INV OUT)
			(conn DSP48E OPMODE2 <== OPMODE2INV OUT)
			(conn DSP48E OPMODE1 <== OPMODE1INV OUT)
			(conn DSP48E OPMODE0 <== OPMODE0INV OUT)
			(conn DSP48E MULTSIGNIN <== MULTSIGNIN MULTSIGNIN)
			(conn DSP48E LFSREN <== LFSREN LFSREN)
			(conn DSP48E CLK <== CLKINV OUT)
			(conn DSP48E CEP <== CEP CEP)
			(conn DSP48E CEMULTCARRYIN <== CEMULTCARRYIN CEMULTCARRYIN)
			(conn DSP48E CEM <== CEM CEM)
			(conn DSP48E CECTRL <== CECTRL CECTRL)
			(conn DSP48E CECARRYIN <== CECARRYIN CECARRYIN)
			(conn DSP48E CEC <== CEC CEC)
			(conn DSP48E CEB2 <== CEB2 CEB2)
			(conn DSP48E CEB1 <== CEB1 CEB1)
			(conn DSP48E CEALUMODE <== CEALUMODE CEALUMODE)
			(conn DSP48E CEA2 <== CEA2 CEA2)
			(conn DSP48E CEA1 <== CEA1 CEA1)
			(conn DSP48E CARRYINSEL2 <== CARRYINSEL2 CARRYINSEL2)
			(conn DSP48E CARRYINSEL1 <== CARRYINSEL1 CARRYINSEL1)
			(conn DSP48E CARRYINSEL0 <== CARRYINSEL0 CARRYINSEL0)
			(conn DSP48E CARRYIN <== CARRYININV OUT)
			(conn DSP48E CARRYCASCIN <== CARRYCASCIN CARRYCASCIN)
			(conn DSP48E C47 <== C47 C47)
			(conn DSP48E C46 <== C46 C46)
			(conn DSP48E C45 <== C45 C45)
			(conn DSP48E C44 <== C44 C44)
			(conn DSP48E C43 <== C43 C43)
			(conn DSP48E C42 <== C42 C42)
			(conn DSP48E C41 <== C41 C41)
			(conn DSP48E C40 <== C40 C40)
			(conn DSP48E C39 <== C39 C39)
			(conn DSP48E C38 <== C38 C38)
			(conn DSP48E C37 <== C37 C37)
			(conn DSP48E C36 <== C36 C36)
			(conn DSP48E C35 <== C35 C35)
			(conn DSP48E C34 <== C34 C34)
			(conn DSP48E C33 <== C33 C33)
			(conn DSP48E C32 <== C32 C32)
			(conn DSP48E C31 <== C31 C31)
			(conn DSP48E C30 <== C30 C30)
			(conn DSP48E C29 <== C29 C29)
			(conn DSP48E C28 <== C28 C28)
			(conn DSP48E C27 <== C27 C27)
			(conn DSP48E C26 <== C26 C26)
			(conn DSP48E C25 <== C25 C25)
			(conn DSP48E C24 <== C24 C24)
			(conn DSP48E C23 <== C23 C23)
			(conn DSP48E C22 <== C22 C22)
			(conn DSP48E C21 <== C21 C21)
			(conn DSP48E C20 <== C20 C20)
			(conn DSP48E C19 <== C19 C19)
			(conn DSP48E C18 <== C18 C18)
			(conn DSP48E C17 <== C17 C17)
			(conn DSP48E C16 <== C16 C16)
			(conn DSP48E C15 <== C15 C15)
			(conn DSP48E C14 <== C14 C14)
			(conn DSP48E C13 <== C13 C13)
			(conn DSP48E C12 <== C12 C12)
			(conn DSP48E C11 <== C11 C11)
			(conn DSP48E C10 <== C10 C10)
			(conn DSP48E C9 <== C9 C9)
			(conn DSP48E C8 <== C8 C8)
			(conn DSP48E C7 <== C7 C7)
			(conn DSP48E C6 <== C6 C6)
			(conn DSP48E C5 <== C5 C5)
			(conn DSP48E C4 <== C4 C4)
			(conn DSP48E C3 <== C3 C3)
			(conn DSP48E C2 <== C2 C2)
			(conn DSP48E C1 <== C1 C1)
			(conn DSP48E C0 <== C0 C0)
			(conn DSP48E BCIN17 <== BCIN17 BCIN17)
			(conn DSP48E BCIN16 <== BCIN16 BCIN16)
			(conn DSP48E BCIN15 <== BCIN15 BCIN15)
			(conn DSP48E BCIN14 <== BCIN14 BCIN14)
			(conn DSP48E BCIN13 <== BCIN13 BCIN13)
			(conn DSP48E BCIN12 <== BCIN12 BCIN12)
			(conn DSP48E BCIN11 <== BCIN11 BCIN11)
			(conn DSP48E BCIN10 <== BCIN10 BCIN10)
			(conn DSP48E BCIN9 <== BCIN9 BCIN9)
			(conn DSP48E BCIN8 <== BCIN8 BCIN8)
			(conn DSP48E BCIN7 <== BCIN7 BCIN7)
			(conn DSP48E BCIN6 <== BCIN6 BCIN6)
			(conn DSP48E BCIN5 <== BCIN5 BCIN5)
			(conn DSP48E BCIN4 <== BCIN4 BCIN4)
			(conn DSP48E BCIN3 <== BCIN3 BCIN3)
			(conn DSP48E BCIN2 <== BCIN2 BCIN2)
			(conn DSP48E BCIN1 <== BCIN1 BCIN1)
			(conn DSP48E BCIN0 <== BCIN0 BCIN0)
			(conn DSP48E B17 <== B17 B17)
			(conn DSP48E B16 <== B16 B16)
			(conn DSP48E B15 <== B15 B15)
			(conn DSP48E B14 <== B14 B14)
			(conn DSP48E B13 <== B13 B13)
			(conn DSP48E B12 <== B12 B12)
			(conn DSP48E B11 <== B11 B11)
			(conn DSP48E B10 <== B10 B10)
			(conn DSP48E B9 <== B9 B9)
			(conn DSP48E B8 <== B8 B8)
			(conn DSP48E B7 <== B7 B7)
			(conn DSP48E B6 <== B6 B6)
			(conn DSP48E B5 <== B5 B5)
			(conn DSP48E B4 <== B4 B4)
			(conn DSP48E B3 <== B3 B3)
			(conn DSP48E B2 <== B2 B2)
			(conn DSP48E B1 <== B1 B1)
			(conn DSP48E B0 <== B0 B0)
			(conn DSP48E ALUMODE3 <== ALUMODE3INV OUT)
			(conn DSP48E ALUMODE2 <== ALUMODE2INV OUT)
			(conn DSP48E ALUMODE1 <== ALUMODE1INV OUT)
			(conn DSP48E ALUMODE0 <== ALUMODE0INV OUT)
			(conn DSP48E ACIN29 <== ACIN29 ACIN29)
			(conn DSP48E ACIN28 <== ACIN28 ACIN28)
			(conn DSP48E ACIN27 <== ACIN27 ACIN27)
			(conn DSP48E ACIN26 <== ACIN26 ACIN26)
			(conn DSP48E ACIN25 <== ACIN25 ACIN25)
			(conn DSP48E ACIN24 <== ACIN24 ACIN24)
			(conn DSP48E ACIN23 <== ACIN23 ACIN23)
			(conn DSP48E ACIN22 <== ACIN22 ACIN22)
			(conn DSP48E ACIN21 <== ACIN21 ACIN21)
			(conn DSP48E ACIN20 <== ACIN20 ACIN20)
			(conn DSP48E ACIN19 <== ACIN19 ACIN19)
			(conn DSP48E ACIN18 <== ACIN18 ACIN18)
			(conn DSP48E ACIN17 <== ACIN17 ACIN17)
			(conn DSP48E ACIN16 <== ACIN16 ACIN16)
			(conn DSP48E ACIN15 <== ACIN15 ACIN15)
			(conn DSP48E ACIN14 <== ACIN14 ACIN14)
			(conn DSP48E ACIN13 <== ACIN13 ACIN13)
			(conn DSP48E ACIN12 <== ACIN12 ACIN12)
			(conn DSP48E ACIN11 <== ACIN11 ACIN11)
			(conn DSP48E ACIN10 <== ACIN10 ACIN10)
			(conn DSP48E ACIN9 <== ACIN9 ACIN9)
			(conn DSP48E ACIN8 <== ACIN8 ACIN8)
			(conn DSP48E ACIN7 <== ACIN7 ACIN7)
			(conn DSP48E ACIN6 <== ACIN6 ACIN6)
			(conn DSP48E ACIN5 <== ACIN5 ACIN5)
			(conn DSP48E ACIN4 <== ACIN4 ACIN4)
			(conn DSP48E ACIN3 <== ACIN3 ACIN3)
			(conn DSP48E ACIN2 <== ACIN2 ACIN2)
			(conn DSP48E ACIN1 <== ACIN1 ACIN1)
			(conn DSP48E ACIN0 <== ACIN0 ACIN0)
			(conn DSP48E A29 <== A29 A29)
			(conn DSP48E A28 <== A28 A28)
			(conn DSP48E A27 <== A27 A27)
			(conn DSP48E A26 <== A26 A26)
			(conn DSP48E A25 <== A25 A25)
			(conn DSP48E A24 <== A24 A24)
			(conn DSP48E A23 <== A23 A23)
			(conn DSP48E A22 <== A22 A22)
			(conn DSP48E A21 <== A21 A21)
			(conn DSP48E A20 <== A20 A20)
			(conn DSP48E A19 <== A19 A19)
			(conn DSP48E A18 <== A18 A18)
			(conn DSP48E A17 <== A17 A17)
			(conn DSP48E A16 <== A16 A16)
			(conn DSP48E A15 <== A15 A15)
			(conn DSP48E A14 <== A14 A14)
			(conn DSP48E A13 <== A13 A13)
			(conn DSP48E A12 <== A12 A12)
			(conn DSP48E A11 <== A11 A11)
			(conn DSP48E A10 <== A10 A10)
			(conn DSP48E A9 <== A9 A9)
			(conn DSP48E A8 <== A8 A8)
			(conn DSP48E A7 <== A7 A7)
			(conn DSP48E A6 <== A6 A6)
			(conn DSP48E A5 <== A5 A5)
			(conn DSP48E A4 <== A4 A4)
			(conn DSP48E A3 <== A3 A3)
			(conn DSP48E A2 <== A2 A2)
			(conn DSP48E A1 <== A1 A1)
			(conn DSP48E A0 <== A0 A0)
		)
		(element CARRYOUT1 1
			(pin CARRYOUT1 input)
			(conn CARRYOUT1 CARRYOUT1 <== DSP48E CARRYOUT1)
		)
		(element ACIN0 1
			(pin ACIN0 output)
			(conn ACIN0 ACIN0 ==> DSP48E ACIN0)
		)
		(element BCIN2 1
			(pin BCIN2 output)
			(conn BCIN2 BCIN2 ==> DSP48E BCIN2)
		)
		(element C29 1
			(pin C29 output)
			(conn C29 C29 ==> DSP48E C29)
		)
		(element A29 1
			(pin A29 output)
			(conn A29 A29 ==> DSP48E A29)
		)
		(element C11 1
			(pin C11 output)
			(conn C11 C11 ==> DSP48E C11)
		)
		(element ACOUT12 1
			(pin ACOUT12 input)
			(conn ACOUT12 ACOUT12 <== DSP48E ACOUT12)
		)
		(element PCOUT16 1
			(pin PCOUT16 input)
			(conn PCOUT16 PCOUT16 <== DSP48E PCOUT16)
		)
		(element PCOUT6 1
			(pin PCOUT6 input)
			(conn PCOUT6 PCOUT6 <== DSP48E PCOUT6)
		)
		(element A_INPUT 0
			(cfg DIRECT CASCADE)
		)
		(element P7 1
			(pin P7 input)
			(conn P7 P7 <== DSP48E P7)
		)
		(element CEB2 1
			(pin CEB2 output)
			(conn CEB2 CEB2 ==> DSP48E CEB2)
		)
		(element PCOUT37 1
			(pin PCOUT37 input)
			(conn PCOUT37 PCOUT37 <== DSP48E PCOUT37)
		)
		(element C17 1
			(pin C17 output)
			(conn C17 C17 ==> DSP48E C17)
		)
		(element P42 1
			(pin P42 input)
			(conn P42 P42 <== DSP48E P42)
		)
		(element TEST_SETVAL_M 0
			(cfg 1 0)
		)
		(element TEST_SET_P 0
			(cfg SET DONT_SET)
		)
		(element P0 1
			(pin P0 input)
			(conn P0 P0 <== DSP48E P0)
		)
		(element PCOUT34 1
			(pin PCOUT34 input)
			(conn PCOUT34 PCOUT34 <== DSP48E PCOUT34)
		)
		(element ACIN10 1
			(pin ACIN10 output)
			(conn ACIN10 ACIN10 ==> DSP48E ACIN10)
		)
		(element OPMODE3INV 3
			(pin OPMODE3_B input)
			(pin OPMODE3 input)
			(pin OUT output)
			(cfg OPMODE3_B OPMODE3)
			(conn OPMODE3INV OUT ==> DSP48E OPMODE3)
			(conn OPMODE3INV OPMODE3_B <== OPMODE3 OPMODE3)
			(conn OPMODE3INV OPMODE3 <== OPMODE3 OPMODE3)
		)
		(element PCIN2 1
			(pin PCIN2 output)
			(conn PCIN2 PCIN2 ==> DSP48E PCIN2)
		)
		(element ACIN24 1
			(pin ACIN24 output)
			(conn ACIN24 ACIN24 ==> DSP48E ACIN24)
		)
		(element BCOUT10 1
			(pin BCOUT10 input)
			(conn BCOUT10 BCOUT10 <== DSP48E BCOUT10)
		)
		(element P28 1
			(pin P28 input)
			(conn P28 P28 <== DSP48E P28)
		)
		(element PCOUT10 1
			(pin PCOUT10 input)
			(conn PCOUT10 PCOUT10 <== DSP48E PCOUT10)
		)
		(element PCOUT3 1
			(pin PCOUT3 input)
			(conn PCOUT3 PCOUT3 <== DSP48E PCOUT3)
		)
		(element CECTRL 1
			(pin CECTRL output)
			(conn CECTRL CECTRL ==> DSP48E CECTRL)
		)
		(element PCOUT38 1
			(pin PCOUT38 input)
			(conn PCOUT38 PCOUT38 <== DSP48E PCOUT38)
		)
		(element ACOUT0 1
			(pin ACOUT0 input)
			(conn ACOUT0 ACOUT0 <== DSP48E ACOUT0)
		)
		(element CARRYCASCIN 1
			(pin CARRYCASCIN output)
			(conn CARRYCASCIN CARRYCASCIN ==> DSP48E CARRYCASCIN)
		)
		(element OPMODE5INV 3
			(pin OPMODE5_B input)
			(pin OPMODE5 input)
			(pin OUT output)
			(cfg OPMODE5_B OPMODE5)
			(conn OPMODE5INV OUT ==> DSP48E OPMODE5)
			(conn OPMODE5INV OPMODE5_B <== OPMODE5 OPMODE5)
			(conn OPMODE5INV OPMODE5 <== OPMODE5 OPMODE5)
		)
		(element ACOUT29 1
			(pin ACOUT29 input)
			(conn ACOUT29 ACOUT29 <== DSP48E ACOUT29)
		)
		(element PCIN31 1
			(pin PCIN31 output)
			(conn PCIN31 PCIN31 ==> DSP48E PCIN31)
		)
		(element PCIN25 1
			(pin PCIN25 output)
			(conn PCIN25 PCIN25 ==> DSP48E PCIN25)
		)
		(element P17 1
			(pin P17 input)
			(conn P17 P17 <== DSP48E P17)
		)
		(element B4 1
			(pin B4 output)
			(conn B4 B4 ==> DSP48E B4)
		)
		(element PCOUT39 1
			(pin PCOUT39 input)
			(conn PCOUT39 PCOUT39 <== DSP48E PCOUT39)
		)
		(element PCIN17 1
			(pin PCIN17 output)
			(conn PCIN17 PCIN17 ==> DSP48E PCIN17)
		)
		(element OPMODE2 1
			(pin OPMODE2 output)
			(conn OPMODE2 OPMODE2 ==> OPMODE2INV OPMODE2_B)
			(conn OPMODE2 OPMODE2 ==> OPMODE2INV OPMODE2)
		)
		(element TEST_SET_M 0
			(cfg SET DONT_SET)
		)
		(element BCIN12 1
			(pin BCIN12 output)
			(conn BCIN12 BCIN12 ==> DSP48E BCIN12)
		)
		(element C4 1
			(pin C4 output)
			(conn C4 C4 ==> DSP48E C4)
		)
		(element ACOUT18 1
			(pin ACOUT18 input)
			(conn ACOUT18 ACOUT18 <== DSP48E ACOUT18)
		)
		(element SCANINP 1
			(pin SCANINP output)
			(conn SCANINP SCANINP ==> DSP48E SCANINP)
		)
		(element CARRYOUT3 1
			(pin CARRYOUT3 input)
			(conn CARRYOUT3 CARRYOUT3 <== DSP48E CARRYOUT3)
		)
		(element ACIN6 1
			(pin ACIN6 output)
			(conn ACIN6 ACIN6 ==> DSP48E ACIN6)
		)
		(element SCAN_IN_SETVAL_M 0
			(cfg 1 0)
		)
		(element OPMODE0 1
			(pin OPMODE0 output)
			(conn OPMODE0 OPMODE0 ==> OPMODE0INV OPMODE0_B)
			(conn OPMODE0 OPMODE0 ==> OPMODE0INV OPMODE0)
		)
		(element ALUMODE1INV 3
			(pin ALUMODE1_B input)
			(pin ALUMODE1 input)
			(pin OUT output)
			(cfg ALUMODE1_B ALUMODE1)
			(conn ALUMODE1INV OUT ==> DSP48E ALUMODE1)
			(conn ALUMODE1INV ALUMODE1_B <== ALUMODE1 ALUMODE1)
			(conn ALUMODE1INV ALUMODE1 <== ALUMODE1 ALUMODE1)
		)
		(element CEA2 1
			(pin CEA2 output)
			(conn CEA2 CEA2 ==> DSP48E CEA2)
		)
		(element A5 1
			(pin A5 output)
			(conn A5 A5 ==> DSP48E A5)
		)
		(element B12 1
			(pin B12 output)
			(conn B12 B12 ==> DSP48E B12)
		)
		(element ACOUT11 1
			(pin ACOUT11 input)
			(conn ACOUT11 ACOUT11 <== DSP48E ACOUT11)
		)
		(element BCOUT3 1
			(pin BCOUT3 input)
			(conn BCOUT3 BCOUT3 <== DSP48E BCOUT3)
		)
		(element C1 1
			(pin C1 output)
			(conn C1 C1 ==> DSP48E C1)
		)
		(element P33 1
			(pin P33 input)
			(conn P33 P33 <== DSP48E P33)
		)
		(element OPMODE1 1
			(pin OPMODE1 output)
			(conn OPMODE1 OPMODE1 ==> OPMODE1INV OPMODE1_B)
			(conn OPMODE1 OPMODE1 ==> OPMODE1INV OPMODE1)
		)
		(element PCIN36 1
			(pin PCIN36 output)
			(conn PCIN36 PCIN36 ==> DSP48E PCIN36)
		)
		(element PCIN21 1
			(pin PCIN21 output)
			(conn PCIN21 PCIN21 ==> DSP48E PCIN21)
		)
		(element ACIN15 1
			(pin ACIN15 output)
			(conn ACIN15 ACIN15 ==> DSP48E ACIN15)
		)
		(element P5 1
			(pin P5 input)
			(conn P5 P5 <== DSP48E P5)
		)
		(element CARRYOUT2 1
			(pin CARRYOUT2 input)
			(conn CARRYOUT2 CARRYOUT2 <== DSP48E CARRYOUT2)
		)
		(element PCOUT19 1
			(pin PCOUT19 input)
			(conn PCOUT19 PCOUT19 <== DSP48E PCOUT19)
		)
		(element PCOUT46 1
			(pin PCOUT46 input)
			(conn PCOUT46 PCOUT46 <== DSP48E PCOUT46)
		)
		(element PCIN14 1
			(pin PCIN14 output)
			(conn PCIN14 PCIN14 ==> DSP48E PCIN14)
		)
		(element CARRYCASCOUT 1
			(pin CARRYCASCOUT input)
			(conn CARRYCASCOUT CARRYCASCOUT <== DSP48E CARRYCASCOUT)
		)
		(element ACOUT21 1
			(pin ACOUT21 input)
			(conn ACOUT21 ACOUT21 <== DSP48E ACOUT21)
		)
		(element P36 1
			(pin P36 input)
			(conn P36 P36 <== DSP48E P36)
		)
		(element B14 1
			(pin B14 output)
			(conn B14 B14 ==> DSP48E B14)
		)
		(element PCIN44 1
			(pin PCIN44 output)
			(conn PCIN44 PCIN44 ==> DSP48E PCIN44)
		)
		(element RSTALUMODE 1
			(pin RSTALUMODE output)
			(conn RSTALUMODE RSTALUMODE ==> DSP48E RSTALUMODE)
		)
		(element PCIN45 1
			(pin PCIN45 output)
			(conn PCIN45 PCIN45 ==> DSP48E PCIN45)
		)
		(element P41 1
			(pin P41 input)
			(conn P41 P41 <== DSP48E P41)
		)
		(element ACOUT5 1
			(pin ACOUT5 input)
			(conn ACOUT5 ACOUT5 <== DSP48E ACOUT5)
		)
		(element PCOUT8 1
			(pin PCOUT8 input)
			(conn PCOUT8 PCOUT8 <== DSP48E PCOUT8)
		)
		(element A14 1
			(pin A14 output)
			(conn A14 A14 ==> DSP48E A14)
		)
		(element ACOUT26 1
			(pin ACOUT26 input)
			(conn ACOUT26 ACOUT26 <== DSP48E ACOUT26)
		)
		(element TESTP 1
			(pin TESTP output)
			(conn TESTP TESTP ==> DSP48E TESTP)
		)
		(element P18 1
			(pin P18 input)
			(conn P18 P18 <== DSP48E P18)
		)
		(element PREG 0
			(cfg 1 0)
		)
		(element ACIN4 1
			(pin ACIN4 output)
			(conn ACIN4 ACIN4 ==> DSP48E ACIN4)
		)
		(element C30 1
			(pin C30 output)
			(conn C30 C30 ==> DSP48E C30)
		)
		(element PCIN28 1
			(pin PCIN28 output)
			(conn PCIN28 PCIN28 ==> DSP48E PCIN28)
		)
		(element P46 1
			(pin P46 input)
			(conn P46 P46 <== DSP48E P46)
		)
		(element PCIN43 1
			(pin PCIN43 output)
			(conn PCIN43 PCIN43 ==> DSP48E PCIN43)
		)
		(element PATTERNBDETECT 1
			(pin PATTERNBDETECT input)
			(conn PATTERNBDETECT PATTERNBDETECT <== DSP48E PATTERNBDETECT)
		)
		(element CEB1 1
			(pin CEB1 output)
			(conn CEB1 CEB1 ==> DSP48E CEB1)
		)
		(element OPMODE0INV 3
			(pin OPMODE0_B input)
			(pin OPMODE0 input)
			(pin OUT output)
			(cfg OPMODE0_B OPMODE0)
			(conn OPMODE0INV OUT ==> DSP48E OPMODE0)
			(conn OPMODE0INV OPMODE0_B <== OPMODE0 OPMODE0)
			(conn OPMODE0INV OPMODE0 <== OPMODE0 OPMODE0)
		)
		(element AREG 0
			(cfg 2 1 0)
		)
		(element C31 1
			(pin C31 output)
			(conn C31 C31 ==> DSP48E C31)
		)
		(element PCOUT23 1
			(pin PCOUT23 input)
			(conn PCOUT23 PCOUT23 <== DSP48E PCOUT23)
		)
		(element BCIN15 1
			(pin BCIN15 output)
			(conn BCIN15 BCIN15 ==> DSP48E BCIN15)
		)
		(element C24 1
			(pin C24 output)
			(conn C24 C24 ==> DSP48E C24)
		)
		(element A3 1
			(pin A3 output)
			(conn A3 A3 ==> DSP48E A3)
		)
		(element A22 1
			(pin A22 output)
			(conn A22 A22 ==> DSP48E A22)
		)
		(element PCIN32 1
			(pin PCIN32 output)
			(conn PCIN32 PCIN32 ==> DSP48E PCIN32)
		)
		(element ACOUT17 1
			(pin ACOUT17 input)
			(conn ACOUT17 ACOUT17 <== DSP48E ACOUT17)
		)
		(element C27 1
			(pin C27 output)
			(conn C27 C27 ==> DSP48E C27)
		)
		(element BCIN9 1
			(pin BCIN9 output)
			(conn BCIN9 BCIN9 ==> DSP48E BCIN9)
		)
		(element CEALUMODE 1
			(pin CEALUMODE output)
			(conn CEALUMODE CEALUMODE ==> DSP48E CEALUMODE)
		)
		(element C7 1
			(pin C7 output)
			(conn C7 C7 ==> DSP48E C7)
		)
		(element A4 1
			(pin A4 output)
			(conn A4 A4 ==> DSP48E A4)
		)
		(element BCIN8 1
			(pin BCIN8 output)
			(conn BCIN8 BCIN8 ==> DSP48E BCIN8)
		)
		(element OVERFLOW 1
			(pin OVERFLOW input)
			(conn OVERFLOW OVERFLOW <== DSP48E OVERFLOW)
		)
		(element CARRYIN 1
			(pin CARRYIN output)
			(conn CARRYIN CARRYIN ==> CARRYININV CARRYIN_B)
			(conn CARRYIN CARRYIN ==> CARRYININV CARRYIN)
		)
		(element BCOUT2 1
			(pin BCOUT2 input)
			(conn BCOUT2 BCOUT2 <== DSP48E BCOUT2)
		)
		(element PCIN22 1
			(pin PCIN22 output)
			(conn PCIN22 PCIN22 ==> DSP48E PCIN22)
		)
		(element TEST_SETVAL_P 0
			(cfg 1 0)
		)
		(element ACOUT10 1
			(pin ACOUT10 input)
			(conn ACOUT10 ACOUT10 <== DSP48E ACOUT10)
		)
		(element P37 1
			(pin P37 input)
			(conn P37 P37 <== DSP48E P37)
		)
		(element BCIN0 1
			(pin BCIN0 output)
			(conn BCIN0 BCIN0 ==> DSP48E BCIN0)
		)
		(element ACOUT27 1
			(pin ACOUT27 input)
			(conn ACOUT27 ACOUT27 <== DSP48E ACOUT27)
		)
		(element P47 1
			(pin P47 input)
			(conn P47 P47 <== DSP48E P47)
		)
		(element PCIN37 1
			(pin PCIN37 output)
			(conn PCIN37 PCIN37 ==> DSP48E PCIN37)
		)
		(element P32 1
			(pin P32 input)
			(conn P32 P32 <== DSP48E P32)
		)
		(element ACOUT16 1
			(pin ACOUT16 input)
			(conn ACOUT16 ACOUT16 <== DSP48E ACOUT16)
		)
		(element RSTCTRL 1
			(pin RSTCTRL output)
			(conn RSTCTRL RSTCTRL ==> DSP48E RSTCTRL)
		)
		(element ALUMODEREG 0
			(cfg 1 0)
		)
		(element PCOUT47 1
			(pin PCOUT47 input)
			(conn PCOUT47 PCOUT47 <== DSP48E PCOUT47)
		)
		(element PCIN0 1
			(pin PCIN0 output)
			(conn PCIN0 PCIN0 ==> DSP48E PCIN0)
		)
		(element P14 1
			(pin P14 input)
			(conn P14 P14 <== DSP48E P14)
		)
		(element ACOUT22 1
			(pin ACOUT22 input)
			(conn ACOUT22 ACOUT22 <== DSP48E ACOUT22)
		)
		(element P20 1
			(pin P20 input)
			(conn P20 P20 <== DSP48E P20)
		)
		(element SCANOUTP 1
			(pin SCANOUTP input)
			(conn SCANOUTP SCANOUTP <== DSP48E SCANOUTP)
		)
		(element P6 1
			(pin P6 input)
			(conn P6 P6 <== DSP48E P6)
		)
		(element BCIN1 1
			(pin BCIN1 output)
			(conn BCIN1 BCIN1 ==> DSP48E BCIN1)
		)
		(element P19 1
			(pin P19 input)
			(conn P19 P19 <== DSP48E P19)
		)
		(element PCOUT4 1
			(pin PCOUT4 input)
			(conn PCOUT4 PCOUT4 <== DSP48E PCOUT4)
		)
		(element B7 1
			(pin B7 output)
			(conn B7 B7 ==> DSP48E B7)
		)
		(element C39 1
			(pin C39 output)
			(conn C39 C39 ==> DSP48E C39)
		)
		(element PCIN15 1
			(pin PCIN15 output)
			(conn PCIN15 PCIN15 ==> DSP48E PCIN15)
		)
		(element A13 1
			(pin A13 output)
			(conn A13 A13 ==> DSP48E A13)
		)
		(element P26 1
			(pin P26 input)
			(conn P26 P26 <== DSP48E P26)
		)
		(element ALUMODE2 1
			(pin ALUMODE2 output)
			(conn ALUMODE2 ALUMODE2 ==> ALUMODE2INV ALUMODE2_B)
			(conn ALUMODE2 ALUMODE2 ==> ALUMODE2INV ALUMODE2)
		)
		(element PCOUT22 1
			(pin PCOUT22 input)
			(conn PCOUT22 PCOUT22 <== DSP48E PCOUT22)
		)
		(element ALUMODE2INV 3
			(pin ALUMODE2_B input)
			(pin ALUMODE2 input)
			(pin OUT output)
			(cfg ALUMODE2_B ALUMODE2)
			(conn ALUMODE2INV OUT ==> DSP48E ALUMODE2)
			(conn ALUMODE2INV ALUMODE2_B <== ALUMODE2 ALUMODE2)
			(conn ALUMODE2INV ALUMODE2 <== ALUMODE2 ALUMODE2)
		)
		(element PCIN23 1
			(pin PCIN23 output)
			(conn PCIN23 PCIN23 ==> DSP48E PCIN23)
		)
		(element PCOUT35 1
			(pin PCOUT35 input)
			(conn PCOUT35 PCOUT35 <== DSP48E PCOUT35)
		)
		(element OPMODE6INV 3
			(pin OPMODE6_B input)
			(pin OPMODE6 input)
			(pin OUT output)
			(cfg OPMODE6_B OPMODE6)
			(conn OPMODE6INV OUT ==> DSP48E OPMODE6)
			(conn OPMODE6INV OPMODE6_B <== OPMODE6 OPMODE6)
			(conn OPMODE6INV OPMODE6 <== OPMODE6 OPMODE6)
		)
		(element C6 1
			(pin C6 output)
			(conn C6 C6 ==> DSP48E C6)
		)
		(element SEL_MASK 0
			(cfg MASK C)
		)
		(element PCOUT42 1
			(pin PCOUT42 input)
			(conn PCOUT42 PCOUT42 <== DSP48E PCOUT42)
		)
		(element ACIN25 1
			(pin ACIN25 output)
			(conn ACIN25 ACIN25 ==> DSP48E ACIN25)
		)
		(element ACOUT6 1
			(pin ACOUT6 input)
			(conn ACOUT6 ACOUT6 <== DSP48E ACOUT6)
		)
		(element CARRYINSELREG 0
			(cfg 1 0)
		)
		(element AUTORESET_PATTERN_DETECT_OPTINV 0
			(cfg NOT_MATCH MATCH)
		)
		(element C42 1
			(pin C42 output)
			(conn C42 C42 ==> DSP48E C42)
		)
		(element C9 1
			(pin C9 output)
			(conn C9 C9 ==> DSP48E C9)
		)
		(element PCIN1 1
			(pin PCIN1 output)
			(conn PCIN1 PCIN1 ==> DSP48E PCIN1)
		)
		(element BCOUT5 1
			(pin BCOUT5 input)
			(conn BCOUT5 BCOUT5 <== DSP48E BCOUT5)
		)
		(element C14 1
			(pin C14 output)
			(conn C14 C14 ==> DSP48E C14)
		)
		(element P27 1
			(pin P27 input)
			(conn P27 P27 <== DSP48E P27)
		)
		(element CREG 0
			(cfg 1 0)
		)
		(element CARRYINSEL2 1
			(pin CARRYINSEL2 output)
			(conn CARRYINSEL2 CARRYINSEL2 ==> DSP48E CARRYINSEL2)
		)
		(element AUTORESET_PATTERN_DETECT 0
			(cfg TRUE FALSE)
		)
		(element OPMODE4INV 3
			(pin OPMODE4_B input)
			(pin OPMODE4 input)
			(pin OUT output)
			(cfg OPMODE4_B OPMODE4)
			(conn OPMODE4INV OUT ==> DSP48E OPMODE4)
			(conn OPMODE4INV OPMODE4_B <== OPMODE4 OPMODE4)
			(conn OPMODE4INV OPMODE4 <== OPMODE4 OPMODE4)
		)
		(element P31 1
			(pin P31 input)
			(conn P31 P31 <== DSP48E P31)
		)
		(element BCIN14 1
			(pin BCIN14 output)
			(conn BCIN14 BCIN14 ==> DSP48E BCIN14)
		)
		(element A12 1
			(pin A12 output)
			(conn A12 A12 ==> DSP48E A12)
		)
		(element C23 1
			(pin C23 output)
			(conn C23 C23 ==> DSP48E C23)
		)
		(element LFSR_EN_SET 0
			(cfg SET DONT_SET)
		)
		(element RSTP 1
			(pin RSTP output)
			(conn RSTP RSTP ==> DSP48E RSTP)
		)
	)
	(primitive_def EFUSE_USR 32 33
		(pin EFUSEUSR31 EFUSEUSR31 output)
		(pin EFUSEUSR30 EFUSEUSR30 output)
		(pin EFUSEUSR29 EFUSEUSR29 output)
		(pin EFUSEUSR28 EFUSEUSR28 output)
		(pin EFUSEUSR27 EFUSEUSR27 output)
		(pin EFUSEUSR26 EFUSEUSR26 output)
		(pin EFUSEUSR25 EFUSEUSR25 output)
		(pin EFUSEUSR24 EFUSEUSR24 output)
		(pin EFUSEUSR23 EFUSEUSR23 output)
		(pin EFUSEUSR22 EFUSEUSR22 output)
		(pin EFUSEUSR21 EFUSEUSR21 output)
		(pin EFUSEUSR20 EFUSEUSR20 output)
		(pin EFUSEUSR19 EFUSEUSR19 output)
		(pin EFUSEUSR18 EFUSEUSR18 output)
		(pin EFUSEUSR17 EFUSEUSR17 output)
		(pin EFUSEUSR16 EFUSEUSR16 output)
		(pin EFUSEUSR15 EFUSEUSR15 output)
		(pin EFUSEUSR14 EFUSEUSR14 output)
		(pin EFUSEUSR13 EFUSEUSR13 output)
		(pin EFUSEUSR12 EFUSEUSR12 output)
		(pin EFUSEUSR11 EFUSEUSR11 output)
		(pin EFUSEUSR10 EFUSEUSR10 output)
		(pin EFUSEUSR9 EFUSEUSR9 output)
		(pin EFUSEUSR8 EFUSEUSR8 output)
		(pin EFUSEUSR7 EFUSEUSR7 output)
		(pin EFUSEUSR6 EFUSEUSR6 output)
		(pin EFUSEUSR5 EFUSEUSR5 output)
		(pin EFUSEUSR4 EFUSEUSR4 output)
		(pin EFUSEUSR3 EFUSEUSR3 output)
		(pin EFUSEUSR2 EFUSEUSR2 output)
		(pin EFUSEUSR1 EFUSEUSR1 output)
		(pin EFUSEUSR0 EFUSEUSR0 output)
		(element EFUSEUSR29 1
			(pin EFUSEUSR29 input)
			(conn EFUSEUSR29 EFUSEUSR29 <== EFUSE_USR EFUSEUSR29)
		)
		(element EFUSEUSR16 1
			(pin EFUSEUSR16 input)
			(conn EFUSEUSR16 EFUSEUSR16 <== EFUSE_USR EFUSEUSR16)
		)
		(element EFUSEUSR4 1
			(pin EFUSEUSR4 input)
			(conn EFUSEUSR4 EFUSEUSR4 <== EFUSE_USR EFUSEUSR4)
		)
		(element EFUSEUSR28 1
			(pin EFUSEUSR28 input)
			(conn EFUSEUSR28 EFUSEUSR28 <== EFUSE_USR EFUSEUSR28)
		)
		(element EFUSEUSR26 1
			(pin EFUSEUSR26 input)
			(conn EFUSEUSR26 EFUSEUSR26 <== EFUSE_USR EFUSEUSR26)
		)
		(element EFUSEUSR21 1
			(pin EFUSEUSR21 input)
			(conn EFUSEUSR21 EFUSEUSR21 <== EFUSE_USR EFUSEUSR21)
		)
		(element EFUSEUSR15 1
			(pin EFUSEUSR15 input)
			(conn EFUSEUSR15 EFUSEUSR15 <== EFUSE_USR EFUSEUSR15)
		)
		(element EFUSEUSR13 1
			(pin EFUSEUSR13 input)
			(conn EFUSEUSR13 EFUSEUSR13 <== EFUSE_USR EFUSEUSR13)
		)
		(element EFUSEUSR22 1
			(pin EFUSEUSR22 input)
			(conn EFUSEUSR22 EFUSEUSR22 <== EFUSE_USR EFUSEUSR22)
		)
		(element EFUSEUSR11 1
			(pin EFUSEUSR11 input)
			(conn EFUSEUSR11 EFUSEUSR11 <== EFUSE_USR EFUSEUSR11)
		)
		(element EFUSEUSR30 1
			(pin EFUSEUSR30 input)
			(conn EFUSEUSR30 EFUSEUSR30 <== EFUSE_USR EFUSEUSR30)
		)
		(element EFUSEUSR18 1
			(pin EFUSEUSR18 input)
			(conn EFUSEUSR18 EFUSEUSR18 <== EFUSE_USR EFUSEUSR18)
		)
		(element EFUSEUSR23 1
			(pin EFUSEUSR23 input)
			(conn EFUSEUSR23 EFUSEUSR23 <== EFUSE_USR EFUSEUSR23)
		)
		(element EFUSEUSR10 1
			(pin EFUSEUSR10 input)
			(conn EFUSEUSR10 EFUSEUSR10 <== EFUSE_USR EFUSEUSR10)
		)
		(element EFUSEUSR3 1
			(pin EFUSEUSR3 input)
			(conn EFUSEUSR3 EFUSEUSR3 <== EFUSE_USR EFUSEUSR3)
		)
		(element EFUSEUSR1 1
			(pin EFUSEUSR1 input)
			(conn EFUSEUSR1 EFUSEUSR1 <== EFUSE_USR EFUSEUSR1)
		)
		(element EFUSEUSR31 1
			(pin EFUSEUSR31 input)
			(conn EFUSEUSR31 EFUSEUSR31 <== EFUSE_USR EFUSEUSR31)
		)
		(element EFUSEUSR12 1
			(pin EFUSEUSR12 input)
			(conn EFUSEUSR12 EFUSEUSR12 <== EFUSE_USR EFUSEUSR12)
		)
		(element EFUSEUSR5 1
			(pin EFUSEUSR5 input)
			(conn EFUSEUSR5 EFUSEUSR5 <== EFUSE_USR EFUSEUSR5)
		)
		(element EFUSEUSR6 1
			(pin EFUSEUSR6 input)
			(conn EFUSEUSR6 EFUSEUSR6 <== EFUSE_USR EFUSEUSR6)
		)
		(element EFUSEUSR25 1
			(pin EFUSEUSR25 input)
			(conn EFUSEUSR25 EFUSEUSR25 <== EFUSE_USR EFUSEUSR25)
		)
		(element EFUSEUSR9 1
			(pin EFUSEUSR9 input)
			(conn EFUSEUSR9 EFUSEUSR9 <== EFUSE_USR EFUSEUSR9)
		)
		(element EFUSEUSR20 1
			(pin EFUSEUSR20 input)
			(conn EFUSEUSR20 EFUSEUSR20 <== EFUSE_USR EFUSEUSR20)
		)
		(element EFUSEUSR2 1
			(pin EFUSEUSR2 input)
			(conn EFUSEUSR2 EFUSEUSR2 <== EFUSE_USR EFUSEUSR2)
		)
		(element EFUSEUSR7 1
			(pin EFUSEUSR7 input)
			(conn EFUSEUSR7 EFUSEUSR7 <== EFUSE_USR EFUSEUSR7)
		)
		(element EFUSEUSR8 1
			(pin EFUSEUSR8 input)
			(conn EFUSEUSR8 EFUSEUSR8 <== EFUSE_USR EFUSEUSR8)
		)
		(element EFUSEUSR14 1
			(pin EFUSEUSR14 input)
			(conn EFUSEUSR14 EFUSEUSR14 <== EFUSE_USR EFUSEUSR14)
		)
		(element EFUSEUSR17 1
			(pin EFUSEUSR17 input)
			(conn EFUSEUSR17 EFUSEUSR17 <== EFUSE_USR EFUSEUSR17)
		)
		(element EFUSEUSR19 1
			(pin EFUSEUSR19 input)
			(conn EFUSEUSR19 EFUSEUSR19 <== EFUSE_USR EFUSEUSR19)
		)
		(element EFUSE_USR 32 # BEL
			(pin EFUSEUSR31 output)
			(pin EFUSEUSR30 output)
			(pin EFUSEUSR29 output)
			(pin EFUSEUSR28 output)
			(pin EFUSEUSR27 output)
			(pin EFUSEUSR26 output)
			(pin EFUSEUSR25 output)
			(pin EFUSEUSR24 output)
			(pin EFUSEUSR23 output)
			(pin EFUSEUSR22 output)
			(pin EFUSEUSR21 output)
			(pin EFUSEUSR20 output)
			(pin EFUSEUSR19 output)
			(pin EFUSEUSR18 output)
			(pin EFUSEUSR17 output)
			(pin EFUSEUSR16 output)
			(pin EFUSEUSR15 output)
			(pin EFUSEUSR14 output)
			(pin EFUSEUSR13 output)
			(pin EFUSEUSR12 output)
			(pin EFUSEUSR11 output)
			(pin EFUSEUSR10 output)
			(pin EFUSEUSR9 output)
			(pin EFUSEUSR8 output)
			(pin EFUSEUSR7 output)
			(pin EFUSEUSR6 output)
			(pin EFUSEUSR5 output)
			(pin EFUSEUSR4 output)
			(pin EFUSEUSR3 output)
			(pin EFUSEUSR2 output)
			(pin EFUSEUSR1 output)
			(pin EFUSEUSR0 output)
			(conn EFUSE_USR EFUSEUSR31 ==> EFUSEUSR31 EFUSEUSR31)
			(conn EFUSE_USR EFUSEUSR30 ==> EFUSEUSR30 EFUSEUSR30)
			(conn EFUSE_USR EFUSEUSR29 ==> EFUSEUSR29 EFUSEUSR29)
			(conn EFUSE_USR EFUSEUSR28 ==> EFUSEUSR28 EFUSEUSR28)
			(conn EFUSE_USR EFUSEUSR27 ==> EFUSEUSR27 EFUSEUSR27)
			(conn EFUSE_USR EFUSEUSR26 ==> EFUSEUSR26 EFUSEUSR26)
			(conn EFUSE_USR EFUSEUSR25 ==> EFUSEUSR25 EFUSEUSR25)
			(conn EFUSE_USR EFUSEUSR24 ==> EFUSEUSR24 EFUSEUSR24)
			(conn EFUSE_USR EFUSEUSR23 ==> EFUSEUSR23 EFUSEUSR23)
			(conn EFUSE_USR EFUSEUSR22 ==> EFUSEUSR22 EFUSEUSR22)
			(conn EFUSE_USR EFUSEUSR21 ==> EFUSEUSR21 EFUSEUSR21)
			(conn EFUSE_USR EFUSEUSR20 ==> EFUSEUSR20 EFUSEUSR20)
			(conn EFUSE_USR EFUSEUSR19 ==> EFUSEUSR19 EFUSEUSR19)
			(conn EFUSE_USR EFUSEUSR18 ==> EFUSEUSR18 EFUSEUSR18)
			(conn EFUSE_USR EFUSEUSR17 ==> EFUSEUSR17 EFUSEUSR17)
			(conn EFUSE_USR EFUSEUSR16 ==> EFUSEUSR16 EFUSEUSR16)
			(conn EFUSE_USR EFUSEUSR15 ==> EFUSEUSR15 EFUSEUSR15)
			(conn EFUSE_USR EFUSEUSR14 ==> EFUSEUSR14 EFUSEUSR14)
			(conn EFUSE_USR EFUSEUSR13 ==> EFUSEUSR13 EFUSEUSR13)
			(conn EFUSE_USR EFUSEUSR12 ==> EFUSEUSR12 EFUSEUSR12)
			(conn EFUSE_USR EFUSEUSR11 ==> EFUSEUSR11 EFUSEUSR11)
			(conn EFUSE_USR EFUSEUSR10 ==> EFUSEUSR10 EFUSEUSR10)
			(conn EFUSE_USR EFUSEUSR9 ==> EFUSEUSR9 EFUSEUSR9)
			(conn EFUSE_USR EFUSEUSR8 ==> EFUSEUSR8 EFUSEUSR8)
			(conn EFUSE_USR EFUSEUSR7 ==> EFUSEUSR7 EFUSEUSR7)
			(conn EFUSE_USR EFUSEUSR6 ==> EFUSEUSR6 EFUSEUSR6)
			(conn EFUSE_USR EFUSEUSR5 ==> EFUSEUSR5 EFUSEUSR5)
			(conn EFUSE_USR EFUSEUSR4 ==> EFUSEUSR4 EFUSEUSR4)
			(conn EFUSE_USR EFUSEUSR3 ==> EFUSEUSR3 EFUSEUSR3)
			(conn EFUSE_USR EFUSEUSR2 ==> EFUSEUSR2 EFUSEUSR2)
			(conn EFUSE_USR EFUSEUSR1 ==> EFUSEUSR1 EFUSEUSR1)
			(conn EFUSE_USR EFUSEUSR0 ==> EFUSEUSR0 EFUSEUSR0)
		)
		(element EFUSEUSR27 1
			(pin EFUSEUSR27 input)
			(conn EFUSEUSR27 EFUSEUSR27 <== EFUSE_USR EFUSEUSR27)
		)
		(element EFUSEUSR0 1
			(pin EFUSEUSR0 input)
			(conn EFUSEUSR0 EFUSEUSR0 <== EFUSE_USR EFUSEUSR0)
		)
		(element EFUSEUSR24 1
			(pin EFUSEUSR24 input)
			(conn EFUSEUSR24 EFUSEUSR24 <== EFUSE_USR EFUSEUSR24)
		)
	)
	(primitive_def FIFO36_72_EXP 240 255
		(pin WREN WREN input)
		(pin WRCLKU WRCLKU input)
		(pin WRCLKL WRCLKL input)
		(pin TSTWROS12 TSTWROS12 input)
		(pin TSTWROS11 TSTWROS11 input)
		(pin TSTWROS10 TSTWROS10 input)
		(pin TSTWROS9 TSTWROS9 input)
		(pin TSTWROS8 TSTWROS8 input)
		(pin TSTWROS7 TSTWROS7 input)
		(pin TSTWROS6 TSTWROS6 input)
		(pin TSTWROS5 TSTWROS5 input)
		(pin TSTWROS4 TSTWROS4 input)
		(pin TSTWROS3 TSTWROS3 input)
		(pin TSTWROS2 TSTWROS2 input)
		(pin TSTWROS1 TSTWROS1 input)
		(pin TSTWROS0 TSTWROS0 input)
		(pin TSTWRCNTOFF TSTWRCNTOFF input)
		(pin TSTRDOS12 TSTRDOS12 input)
		(pin TSTRDOS11 TSTRDOS11 input)
		(pin TSTRDOS10 TSTRDOS10 input)
		(pin TSTRDOS9 TSTRDOS9 input)
		(pin TSTRDOS8 TSTRDOS8 input)
		(pin TSTRDOS7 TSTRDOS7 input)
		(pin TSTRDOS6 TSTRDOS6 input)
		(pin TSTRDOS5 TSTRDOS5 input)
		(pin TSTRDOS4 TSTRDOS4 input)
		(pin TSTRDOS3 TSTRDOS3 input)
		(pin TSTRDOS2 TSTRDOS2 input)
		(pin TSTRDOS1 TSTRDOS1 input)
		(pin TSTRDOS0 TSTRDOS0 input)
		(pin TSTRDCNTOFF TSTRDCNTOFF input)
		(pin TSTOFF TSTOFF input)
		(pin TSTFLAGIN TSTFLAGIN input)
		(pin TSTCNT12 TSTCNT12 input)
		(pin TSTCNT11 TSTCNT11 input)
		(pin TSTCNT10 TSTCNT10 input)
		(pin TSTCNT9 TSTCNT9 input)
		(pin TSTCNT8 TSTCNT8 input)
		(pin TSTCNT7 TSTCNT7 input)
		(pin TSTCNT6 TSTCNT6 input)
		(pin TSTCNT5 TSTCNT5 input)
		(pin TSTCNT4 TSTCNT4 input)
		(pin TSTCNT3 TSTCNT3 input)
		(pin TSTCNT2 TSTCNT2 input)
		(pin TSTCNT1 TSTCNT1 input)
		(pin TSTCNT0 TSTCNT0 input)
		(pin RST RST input)
		(pin RDRCLKU RDRCLKU input)
		(pin RDRCLKL RDRCLKL input)
		(pin RDEN RDEN input)
		(pin RDCLKU RDCLKU input)
		(pin RDCLKL RDCLKL input)
		(pin DIP7 DIP7 input)
		(pin DIP6 DIP6 input)
		(pin DIP5 DIP5 input)
		(pin DIP4 DIP4 input)
		(pin DIP3 DIP3 input)
		(pin DIP2 DIP2 input)
		(pin DIP1 DIP1 input)
		(pin DIP0 DIP0 input)
		(pin DI63 DI63 input)
		(pin DI62 DI62 input)
		(pin DI61 DI61 input)
		(pin DI60 DI60 input)
		(pin DI59 DI59 input)
		(pin DI58 DI58 input)
		(pin DI57 DI57 input)
		(pin DI56 DI56 input)
		(pin DI55 DI55 input)
		(pin DI54 DI54 input)
		(pin DI53 DI53 input)
		(pin DI52 DI52 input)
		(pin DI51 DI51 input)
		(pin DI50 DI50 input)
		(pin DI49 DI49 input)
		(pin DI48 DI48 input)
		(pin DI47 DI47 input)
		(pin DI46 DI46 input)
		(pin DI45 DI45 input)
		(pin DI44 DI44 input)
		(pin DI43 DI43 input)
		(pin DI42 DI42 input)
		(pin DI41 DI41 input)
		(pin DI40 DI40 input)
		(pin DI39 DI39 input)
		(pin DI38 DI38 input)
		(pin DI37 DI37 input)
		(pin DI36 DI36 input)
		(pin DI35 DI35 input)
		(pin DI34 DI34 input)
		(pin DI33 DI33 input)
		(pin DI32 DI32 input)
		(pin DI31 DI31 input)
		(pin DI30 DI30 input)
		(pin DI29 DI29 input)
		(pin DI28 DI28 input)
		(pin DI27 DI27 input)
		(pin DI26 DI26 input)
		(pin DI25 DI25 input)
		(pin DI24 DI24 input)
		(pin DI23 DI23 input)
		(pin DI22 DI22 input)
		(pin DI21 DI21 input)
		(pin DI20 DI20 input)
		(pin DI19 DI19 input)
		(pin DI18 DI18 input)
		(pin DI17 DI17 input)
		(pin DI16 DI16 input)
		(pin DI15 DI15 input)
		(pin DI14 DI14 input)
		(pin DI13 DI13 input)
		(pin DI12 DI12 input)
		(pin DI11 DI11 input)
		(pin DI10 DI10 input)
		(pin DI9 DI9 input)
		(pin DI8 DI8 input)
		(pin DI7 DI7 input)
		(pin DI6 DI6 input)
		(pin DI5 DI5 input)
		(pin DI4 DI4 input)
		(pin DI3 DI3 input)
		(pin DI2 DI2 input)
		(pin DI1 DI1 input)
		(pin DI0 DI0 input)
		(pin WRERR WRERR output)
		(pin WRCOUNT12 WRCOUNT12 output)
		(pin WRCOUNT11 WRCOUNT11 output)
		(pin WRCOUNT10 WRCOUNT10 output)
		(pin WRCOUNT9 WRCOUNT9 output)
		(pin WRCOUNT8 WRCOUNT8 output)
		(pin WRCOUNT7 WRCOUNT7 output)
		(pin WRCOUNT6 WRCOUNT6 output)
		(pin WRCOUNT5 WRCOUNT5 output)
		(pin WRCOUNT4 WRCOUNT4 output)
		(pin WRCOUNT3 WRCOUNT3 output)
		(pin WRCOUNT2 WRCOUNT2 output)
		(pin WRCOUNT1 WRCOUNT1 output)
		(pin WRCOUNT0 WRCOUNT0 output)
		(pin SBITERR SBITERR output)
		(pin RDERR RDERR output)
		(pin RDCOUNT12 RDCOUNT12 output)
		(pin RDCOUNT11 RDCOUNT11 output)
		(pin RDCOUNT10 RDCOUNT10 output)
		(pin RDCOUNT9 RDCOUNT9 output)
		(pin RDCOUNT8 RDCOUNT8 output)
		(pin RDCOUNT7 RDCOUNT7 output)
		(pin RDCOUNT6 RDCOUNT6 output)
		(pin RDCOUNT5 RDCOUNT5 output)
		(pin RDCOUNT4 RDCOUNT4 output)
		(pin RDCOUNT3 RDCOUNT3 output)
		(pin RDCOUNT2 RDCOUNT2 output)
		(pin RDCOUNT1 RDCOUNT1 output)
		(pin RDCOUNT0 RDCOUNT0 output)
		(pin FULL FULL output)
		(pin EMPTY EMPTY output)
		(pin ECCPARITY7 ECCPARITY7 output)
		(pin ECCPARITY6 ECCPARITY6 output)
		(pin ECCPARITY5 ECCPARITY5 output)
		(pin ECCPARITY4 ECCPARITY4 output)
		(pin ECCPARITY3 ECCPARITY3 output)
		(pin ECCPARITY2 ECCPARITY2 output)
		(pin ECCPARITY1 ECCPARITY1 output)
		(pin ECCPARITY0 ECCPARITY0 output)
		(pin DOP7 DOP7 output)
		(pin DOP6 DOP6 output)
		(pin DOP5 DOP5 output)
		(pin DOP4 DOP4 output)
		(pin DOP3 DOP3 output)
		(pin DOP2 DOP2 output)
		(pin DOP1 DOP1 output)
		(pin DOP0 DOP0 output)
		(pin DO63 DO63 output)
		(pin DO62 DO62 output)
		(pin DO61 DO61 output)
		(pin DO60 DO60 output)
		(pin DO59 DO59 output)
		(pin DO58 DO58 output)
		(pin DO57 DO57 output)
		(pin DO56 DO56 output)
		(pin DO55 DO55 output)
		(pin DO54 DO54 output)
		(pin DO53 DO53 output)
		(pin DO52 DO52 output)
		(pin DO51 DO51 output)
		(pin DO50 DO50 output)
		(pin DO49 DO49 output)
		(pin DO48 DO48 output)
		(pin DO47 DO47 output)
		(pin DO46 DO46 output)
		(pin DO45 DO45 output)
		(pin DO44 DO44 output)
		(pin DO43 DO43 output)
		(pin DO42 DO42 output)
		(pin DO41 DO41 output)
		(pin DO40 DO40 output)
		(pin DO39 DO39 output)
		(pin DO38 DO38 output)
		(pin DO37 DO37 output)
		(pin DO36 DO36 output)
		(pin DO35 DO35 output)
		(pin DO34 DO34 output)
		(pin DO33 DO33 output)
		(pin DO32 DO32 output)
		(pin DO31 DO31 output)
		(pin DO30 DO30 output)
		(pin DO29 DO29 output)
		(pin DO28 DO28 output)
		(pin DO27 DO27 output)
		(pin DO26 DO26 output)
		(pin DO25 DO25 output)
		(pin DO24 DO24 output)
		(pin DO23 DO23 output)
		(pin DO22 DO22 output)
		(pin DO21 DO21 output)
		(pin DO20 DO20 output)
		(pin DO19 DO19 output)
		(pin DO18 DO18 output)
		(pin DO17 DO17 output)
		(pin DO16 DO16 output)
		(pin DO15 DO15 output)
		(pin DO14 DO14 output)
		(pin DO13 DO13 output)
		(pin DO12 DO12 output)
		(pin DO11 DO11 output)
		(pin DO10 DO10 output)
		(pin DO9 DO9 output)
		(pin DO8 DO8 output)
		(pin DO7 DO7 output)
		(pin DO6 DO6 output)
		(pin DO5 DO5 output)
		(pin DO4 DO4 output)
		(pin DO3 DO3 output)
		(pin DO2 DO2 output)
		(pin DO1 DO1 output)
		(pin DO0 DO0 output)
		(pin DBITERR DBITERR output)
		(pin ALMOSTFULL ALMOSTFULL output)
		(pin ALMOSTEMPTY ALMOSTEMPTY output)
		(pin TIEOFFREGCEAL TIEOFFREGCEAL input)
		(pin TIEOFFREGCEAU TIEOFFREGCEAU input)
		(element DIP0 1
			(pin DIP0 output)
			(conn DIP0 DIP0 ==> FIFO36_72_EXP DIP0)
		)
		(element DI18 1
			(pin DI18 output)
			(conn DI18 DI18 ==> FIFO36_72_EXP DI18)
		)
		(element DO39 1
			(pin DO39 input)
			(conn DO39 DO39 <== FIFO36_72_EXP DO39)
		)
		(element TSTOFF 1
			(pin TSTOFF output)
			(conn TSTOFF TSTOFF ==> FIFO36_72_EXP TSTOFF)
		)
		(element RDCOUNT12 1
			(pin RDCOUNT12 input)
			(conn RDCOUNT12 RDCOUNT12 <== FIFO36_72_EXP RDCOUNT12)
		)
		(element DO13 1
			(pin DO13 input)
			(conn DO13 DO13 <== FIFO36_72_EXP DO13)
		)
		(element DBITERR 1
			(pin DBITERR input)
			(conn DBITERR DBITERR <== FIFO36_72_EXP DBITERR)
		)
		(element DI9 1
			(pin DI9 output)
			(conn DI9 DI9 ==> FIFO36_72_EXP DI9)
		)
		(element DI60 1
			(pin DI60 output)
			(conn DI60 DI60 ==> FIFO36_72_EXP DI60)
		)
		(element DO61 1
			(pin DO61 input)
			(conn DO61 DO61 <== FIFO36_72_EXP DO61)
		)
		(element TSTRDOS7 1
			(pin TSTRDOS7 output)
			(conn TSTRDOS7 TSTRDOS7 ==> FIFO36_72_EXP TSTRDOS7)
		)
		(element DI44 1
			(pin DI44 output)
			(conn DI44 DI44 ==> FIFO36_72_EXP DI44)
		)
		(element DI11 1
			(pin DI11 output)
			(conn DI11 DI11 ==> FIFO36_72_EXP DI11)
		)
		(element DI14 1
			(pin DI14 output)
			(conn DI14 DI14 ==> FIFO36_72_EXP DI14)
		)
		(element DO47 1
			(pin DO47 input)
			(conn DO47 DO47 <== FIFO36_72_EXP DO47)
		)
		(element DI21 1
			(pin DI21 output)
			(conn DI21 DI21 ==> FIFO36_72_EXP DI21)
		)
		(element TSTWROS12 1
			(pin TSTWROS12 output)
			(conn TSTWROS12 TSTWROS12 ==> FIFO36_72_EXP TSTWROS12)
		)
		(element DO26 1
			(pin DO26 input)
			(conn DO26 DO26 <== FIFO36_72_EXP DO26)
		)
		(element DO35 1
			(pin DO35 input)
			(conn DO35 DO35 <== FIFO36_72_EXP DO35)
		)
		(element DI48 1
			(pin DI48 output)
			(conn DI48 DI48 ==> FIFO36_72_EXP DI48)
		)
		(element DI40 1
			(pin DI40 output)
			(conn DI40 DI40 ==> FIFO36_72_EXP DI40)
		)
		(element DI38 1
			(pin DI38 output)
			(conn DI38 DI38 ==> FIFO36_72_EXP DI38)
		)
		(element DI22 1
			(pin DI22 output)
			(conn DI22 DI22 ==> FIFO36_72_EXP DI22)
		)
		(element FULL 1
			(pin FULL input)
			(conn FULL FULL <== FIFO36_72_EXP FULL)
		)
		(element WRCOUNT11 1
			(pin WRCOUNT11 input)
			(conn WRCOUNT11 WRCOUNT11 <== FIFO36_72_EXP WRCOUNT11)
		)
		(element SBITERR 1
			(pin SBITERR input)
			(conn SBITERR SBITERR <== FIFO36_72_EXP SBITERR)
		)
		(element TSTCNT9 1
			(pin TSTCNT9 output)
			(conn TSTCNT9 TSTCNT9 ==> FIFO36_72_EXP TSTCNT9)
		)
		(element WRCOUNT10 1
			(pin WRCOUNT10 input)
			(conn WRCOUNT10 WRCOUNT10 <== FIFO36_72_EXP WRCOUNT10)
		)
		(element FIFO36_72_EXP 240 # BEL
			(pin WRERR output)
			(pin WREN input)
			(pin WRCOUNT12 output)
			(pin WRCOUNT11 output)
			(pin WRCOUNT10 output)
			(pin WRCOUNT9 output)
			(pin WRCOUNT8 output)
			(pin WRCOUNT7 output)
			(pin WRCOUNT6 output)
			(pin WRCOUNT5 output)
			(pin WRCOUNT4 output)
			(pin WRCOUNT3 output)
			(pin WRCOUNT2 output)
			(pin WRCOUNT1 output)
			(pin WRCOUNT0 output)
			(pin WRCLKU input)
			(pin WRCLKL input)
			(pin TSTWROS12 input)
			(pin TSTWROS11 input)
			(pin TSTWROS10 input)
			(pin TSTWROS9 input)
			(pin TSTWROS8 input)
			(pin TSTWROS7 input)
			(pin TSTWROS6 input)
			(pin TSTWROS5 input)
			(pin TSTWROS4 input)
			(pin TSTWROS3 input)
			(pin TSTWROS2 input)
			(pin TSTWROS1 input)
			(pin TSTWROS0 input)
			(pin TSTWRCNTOFF input)
			(pin TSTRDOS12 input)
			(pin TSTRDOS11 input)
			(pin TSTRDOS10 input)
			(pin TSTRDOS9 input)
			(pin TSTRDOS8 input)
			(pin TSTRDOS7 input)
			(pin TSTRDOS6 input)
			(pin TSTRDOS5 input)
			(pin TSTRDOS4 input)
			(pin TSTRDOS3 input)
			(pin TSTRDOS2 input)
			(pin TSTRDOS1 input)
			(pin TSTRDOS0 input)
			(pin TSTRDCNTOFF input)
			(pin TSTOFF input)
			(pin TSTFLAGIN input)
			(pin TSTCNT12 input)
			(pin TSTCNT11 input)
			(pin TSTCNT10 input)
			(pin TSTCNT9 input)
			(pin TSTCNT8 input)
			(pin TSTCNT7 input)
			(pin TSTCNT6 input)
			(pin TSTCNT5 input)
			(pin TSTCNT4 input)
			(pin TSTCNT3 input)
			(pin TSTCNT2 input)
			(pin TSTCNT1 input)
			(pin TSTCNT0 input)
			(pin SBITERR output)
			(pin RST input)
			(pin RDRCLKU input)
			(pin RDRCLKL input)
			(pin RDERR output)
			(pin RDEN input)
			(pin RDCOUNT12 output)
			(pin RDCOUNT11 output)
			(pin RDCOUNT10 output)
			(pin RDCOUNT9 output)
			(pin RDCOUNT8 output)
			(pin RDCOUNT7 output)
			(pin RDCOUNT6 output)
			(pin RDCOUNT5 output)
			(pin RDCOUNT4 output)
			(pin RDCOUNT3 output)
			(pin RDCOUNT2 output)
			(pin RDCOUNT1 output)
			(pin RDCOUNT0 output)
			(pin RDCLKU input)
			(pin RDCLKL input)
			(pin FULL output)
			(pin EMPTY output)
			(pin ECCPARITY7 output)
			(pin ECCPARITY6 output)
			(pin ECCPARITY5 output)
			(pin ECCPARITY4 output)
			(pin ECCPARITY3 output)
			(pin ECCPARITY2 output)
			(pin ECCPARITY1 output)
			(pin ECCPARITY0 output)
			(pin DOP7 output)
			(pin DOP6 output)
			(pin DOP5 output)
			(pin DOP4 output)
			(pin DOP3 output)
			(pin DOP2 output)
			(pin DOP1 output)
			(pin DOP0 output)
			(pin DO63 output)
			(pin DO62 output)
			(pin DO61 output)
			(pin DO60 output)
			(pin DO59 output)
			(pin DO58 output)
			(pin DO57 output)
			(pin DO56 output)
			(pin DO55 output)
			(pin DO54 output)
			(pin DO53 output)
			(pin DO52 output)
			(pin DO51 output)
			(pin DO50 output)
			(pin DO49 output)
			(pin DO48 output)
			(pin DO47 output)
			(pin DO46 output)
			(pin DO45 output)
			(pin DO44 output)
			(pin DO43 output)
			(pin DO42 output)
			(pin DO41 output)
			(pin DO40 output)
			(pin DO39 output)
			(pin DO38 output)
			(pin DO37 output)
			(pin DO36 output)
			(pin DO35 output)
			(pin DO34 output)
			(pin DO33 output)
			(pin DO32 output)
			(pin DO31 output)
			(pin DO30 output)
			(pin DO29 output)
			(pin DO28 output)
			(pin DO27 output)
			(pin DO26 output)
			(pin DO25 output)
			(pin DO24 output)
			(pin DO23 output)
			(pin DO22 output)
			(pin DO21 output)
			(pin DO20 output)
			(pin DO19 output)
			(pin DO18 output)
			(pin DO17 output)
			(pin DO16 output)
			(pin DO15 output)
			(pin DO14 output)
			(pin DO13 output)
			(pin DO12 output)
			(pin DO11 output)
			(pin DO10 output)
			(pin DO9 output)
			(pin DO8 output)
			(pin DO7 output)
			(pin DO6 output)
			(pin DO5 output)
			(pin DO4 output)
			(pin DO3 output)
			(pin DO2 output)
			(pin DO1 output)
			(pin DO0 output)
			(pin DIP7 input)
			(pin DIP6 input)
			(pin DIP5 input)
			(pin DIP4 input)
			(pin DIP3 input)
			(pin DIP2 input)
			(pin DIP1 input)
			(pin DIP0 input)
			(pin DI63 input)
			(pin DI62 input)
			(pin DI61 input)
			(pin DI60 input)
			(pin DI59 input)
			(pin DI58 input)
			(pin DI57 input)
			(pin DI56 input)
			(pin DI55 input)
			(pin DI54 input)
			(pin DI53 input)
			(pin DI52 input)
			(pin DI51 input)
			(pin DI50 input)
			(pin DI49 input)
			(pin DI48 input)
			(pin DI47 input)
			(pin DI46 input)
			(pin DI45 input)
			(pin DI44 input)
			(pin DI43 input)
			(pin DI42 input)
			(pin DI41 input)
			(pin DI40 input)
			(pin DI39 input)
			(pin DI38 input)
			(pin DI37 input)
			(pin DI36 input)
			(pin DI35 input)
			(pin DI34 input)
			(pin DI33 input)
			(pin DI32 input)
			(pin DI31 input)
			(pin DI30 input)
			(pin DI29 input)
			(pin DI28 input)
			(pin DI27 input)
			(pin DI26 input)
			(pin DI25 input)
			(pin DI24 input)
			(pin DI23 input)
			(pin DI22 input)
			(pin DI21 input)
			(pin DI20 input)
			(pin DI19 input)
			(pin DI18 input)
			(pin DI17 input)
			(pin DI16 input)
			(pin DI15 input)
			(pin DI14 input)
			(pin DI13 input)
			(pin DI12 input)
			(pin DI11 input)
			(pin DI10 input)
			(pin DI9 input)
			(pin DI8 input)
			(pin DI7 input)
			(pin DI6 input)
			(pin DI5 input)
			(pin DI4 input)
			(pin DI3 input)
			(pin DI2 input)
			(pin DI1 input)
			(pin DI0 input)
			(pin DBITERR output)
			(pin ALMOSTFULL output)
			(pin ALMOSTEMPTY output)
			(pin TIEOFFREGCEAL input)
			(pin TIEOFFREGCEAU input)
			(conn FIFO36_72_EXP WRERR ==> WRERR WRERR)
			(conn FIFO36_72_EXP WRCOUNT12 ==> WRCOUNT12 WRCOUNT12)
			(conn FIFO36_72_EXP WRCOUNT11 ==> WRCOUNT11 WRCOUNT11)
			(conn FIFO36_72_EXP WRCOUNT10 ==> WRCOUNT10 WRCOUNT10)
			(conn FIFO36_72_EXP WRCOUNT9 ==> WRCOUNT9 WRCOUNT9)
			(conn FIFO36_72_EXP WRCOUNT8 ==> WRCOUNT8 WRCOUNT8)
			(conn FIFO36_72_EXP WRCOUNT7 ==> WRCOUNT7 WRCOUNT7)
			(conn FIFO36_72_EXP WRCOUNT6 ==> WRCOUNT6 WRCOUNT6)
			(conn FIFO36_72_EXP WRCOUNT5 ==> WRCOUNT5 WRCOUNT5)
			(conn FIFO36_72_EXP WRCOUNT4 ==> WRCOUNT4 WRCOUNT4)
			(conn FIFO36_72_EXP WRCOUNT3 ==> WRCOUNT3 WRCOUNT3)
			(conn FIFO36_72_EXP WRCOUNT2 ==> WRCOUNT2 WRCOUNT2)
			(conn FIFO36_72_EXP WRCOUNT1 ==> WRCOUNT1 WRCOUNT1)
			(conn FIFO36_72_EXP WRCOUNT0 ==> WRCOUNT0 WRCOUNT0)
			(conn FIFO36_72_EXP SBITERR ==> SBITERR SBITERR)
			(conn FIFO36_72_EXP RDERR ==> RDERR RDERR)
			(conn FIFO36_72_EXP RDCOUNT12 ==> RDCOUNT12 RDCOUNT12)
			(conn FIFO36_72_EXP RDCOUNT11 ==> RDCOUNT11 RDCOUNT11)
			(conn FIFO36_72_EXP RDCOUNT10 ==> RDCOUNT10 RDCOUNT10)
			(conn FIFO36_72_EXP RDCOUNT9 ==> RDCOUNT9 RDCOUNT9)
			(conn FIFO36_72_EXP RDCOUNT8 ==> RDCOUNT8 RDCOUNT8)
			(conn FIFO36_72_EXP RDCOUNT7 ==> RDCOUNT7 RDCOUNT7)
			(conn FIFO36_72_EXP RDCOUNT6 ==> RDCOUNT6 RDCOUNT6)
			(conn FIFO36_72_EXP RDCOUNT5 ==> RDCOUNT5 RDCOUNT5)
			(conn FIFO36_72_EXP RDCOUNT4 ==> RDCOUNT4 RDCOUNT4)
			(conn FIFO36_72_EXP RDCOUNT3 ==> RDCOUNT3 RDCOUNT3)
			(conn FIFO36_72_EXP RDCOUNT2 ==> RDCOUNT2 RDCOUNT2)
			(conn FIFO36_72_EXP RDCOUNT1 ==> RDCOUNT1 RDCOUNT1)
			(conn FIFO36_72_EXP RDCOUNT0 ==> RDCOUNT0 RDCOUNT0)
			(conn FIFO36_72_EXP FULL ==> FULL FULL)
			(conn FIFO36_72_EXP EMPTY ==> EMPTY EMPTY)
			(conn FIFO36_72_EXP ECCPARITY7 ==> ECCPARITY7 ECCPARITY7)
			(conn FIFO36_72_EXP ECCPARITY6 ==> ECCPARITY6 ECCPARITY6)
			(conn FIFO36_72_EXP ECCPARITY5 ==> ECCPARITY5 ECCPARITY5)
			(conn FIFO36_72_EXP ECCPARITY4 ==> ECCPARITY4 ECCPARITY4)
			(conn FIFO36_72_EXP ECCPARITY3 ==> ECCPARITY3 ECCPARITY3)
			(conn FIFO36_72_EXP ECCPARITY2 ==> ECCPARITY2 ECCPARITY2)
			(conn FIFO36_72_EXP ECCPARITY1 ==> ECCPARITY1 ECCPARITY1)
			(conn FIFO36_72_EXP ECCPARITY0 ==> ECCPARITY0 ECCPARITY0)
			(conn FIFO36_72_EXP DOP7 ==> DOP7 DOP7)
			(conn FIFO36_72_EXP DOP6 ==> DOP6 DOP6)
			(conn FIFO36_72_EXP DOP5 ==> DOP5 DOP5)
			(conn FIFO36_72_EXP DOP4 ==> DOP4 DOP4)
			(conn FIFO36_72_EXP DOP3 ==> DOP3 DOP3)
			(conn FIFO36_72_EXP DOP2 ==> DOP2 DOP2)
			(conn FIFO36_72_EXP DOP1 ==> DOP1 DOP1)
			(conn FIFO36_72_EXP DOP0 ==> DOP0 DOP0)
			(conn FIFO36_72_EXP DO63 ==> DO63 DO63)
			(conn FIFO36_72_EXP DO62 ==> DO62 DO62)
			(conn FIFO36_72_EXP DO61 ==> DO61 DO61)
			(conn FIFO36_72_EXP DO60 ==> DO60 DO60)
			(conn FIFO36_72_EXP DO59 ==> DO59 DO59)
			(conn FIFO36_72_EXP DO58 ==> DO58 DO58)
			(conn FIFO36_72_EXP DO57 ==> DO57 DO57)
			(conn FIFO36_72_EXP DO56 ==> DO56 DO56)
			(conn FIFO36_72_EXP DO55 ==> DO55 DO55)
			(conn FIFO36_72_EXP DO54 ==> DO54 DO54)
			(conn FIFO36_72_EXP DO53 ==> DO53 DO53)
			(conn FIFO36_72_EXP DO52 ==> DO52 DO52)
			(conn FIFO36_72_EXP DO51 ==> DO51 DO51)
			(conn FIFO36_72_EXP DO50 ==> DO50 DO50)
			(conn FIFO36_72_EXP DO49 ==> DO49 DO49)
			(conn FIFO36_72_EXP DO48 ==> DO48 DO48)
			(conn FIFO36_72_EXP DO47 ==> DO47 DO47)
			(conn FIFO36_72_EXP DO46 ==> DO46 DO46)
			(conn FIFO36_72_EXP DO45 ==> DO45 DO45)
			(conn FIFO36_72_EXP DO44 ==> DO44 DO44)
			(conn FIFO36_72_EXP DO43 ==> DO43 DO43)
			(conn FIFO36_72_EXP DO42 ==> DO42 DO42)
			(conn FIFO36_72_EXP DO41 ==> DO41 DO41)
			(conn FIFO36_72_EXP DO40 ==> DO40 DO40)
			(conn FIFO36_72_EXP DO39 ==> DO39 DO39)
			(conn FIFO36_72_EXP DO38 ==> DO38 DO38)
			(conn FIFO36_72_EXP DO37 ==> DO37 DO37)
			(conn FIFO36_72_EXP DO36 ==> DO36 DO36)
			(conn FIFO36_72_EXP DO35 ==> DO35 DO35)
			(conn FIFO36_72_EXP DO34 ==> DO34 DO34)
			(conn FIFO36_72_EXP DO33 ==> DO33 DO33)
			(conn FIFO36_72_EXP DO32 ==> DO32 DO32)
			(conn FIFO36_72_EXP DO31 ==> DO31 DO31)
			(conn FIFO36_72_EXP DO30 ==> DO30 DO30)
			(conn FIFO36_72_EXP DO29 ==> DO29 DO29)
			(conn FIFO36_72_EXP DO28 ==> DO28 DO28)
			(conn FIFO36_72_EXP DO27 ==> DO27 DO27)
			(conn FIFO36_72_EXP DO26 ==> DO26 DO26)
			(conn FIFO36_72_EXP DO25 ==> DO25 DO25)
			(conn FIFO36_72_EXP DO24 ==> DO24 DO24)
			(conn FIFO36_72_EXP DO23 ==> DO23 DO23)
			(conn FIFO36_72_EXP DO22 ==> DO22 DO22)
			(conn FIFO36_72_EXP DO21 ==> DO21 DO21)
			(conn FIFO36_72_EXP DO20 ==> DO20 DO20)
			(conn FIFO36_72_EXP DO19 ==> DO19 DO19)
			(conn FIFO36_72_EXP DO18 ==> DO18 DO18)
			(conn FIFO36_72_EXP DO17 ==> DO17 DO17)
			(conn FIFO36_72_EXP DO16 ==> DO16 DO16)
			(conn FIFO36_72_EXP DO15 ==> DO15 DO15)
			(conn FIFO36_72_EXP DO14 ==> DO14 DO14)
			(conn FIFO36_72_EXP DO13 ==> DO13 DO13)
			(conn FIFO36_72_EXP DO12 ==> DO12 DO12)
			(conn FIFO36_72_EXP DO11 ==> DO11 DO11)
			(conn FIFO36_72_EXP DO10 ==> DO10 DO10)
			(conn FIFO36_72_EXP DO9 ==> DO9 DO9)
			(conn FIFO36_72_EXP DO8 ==> DO8 DO8)
			(conn FIFO36_72_EXP DO7 ==> DO7 DO7)
			(conn FIFO36_72_EXP DO6 ==> DO6 DO6)
			(conn FIFO36_72_EXP DO5 ==> DO5 DO5)
			(conn FIFO36_72_EXP DO4 ==> DO4 DO4)
			(conn FIFO36_72_EXP DO3 ==> DO3 DO3)
			(conn FIFO36_72_EXP DO2 ==> DO2 DO2)
			(conn FIFO36_72_EXP DO1 ==> DO1 DO1)
			(conn FIFO36_72_EXP DO0 ==> DO0 DO0)
			(conn FIFO36_72_EXP DBITERR ==> DBITERR DBITERR)
			(conn FIFO36_72_EXP ALMOSTFULL ==> ALMOSTFULL ALMOSTFULL)
			(conn FIFO36_72_EXP ALMOSTEMPTY ==> ALMOSTEMPTY ALMOSTEMPTY)
			(conn FIFO36_72_EXP WREN <== WRENINV OUT)
			(conn FIFO36_72_EXP WRCLKU <== WRCLKUINV OUT)
			(conn FIFO36_72_EXP WRCLKL <== WRCLKLINV OUT)
			(conn FIFO36_72_EXP TSTWROS12 <== TSTWROS12 TSTWROS12)
			(conn FIFO36_72_EXP TSTWROS11 <== TSTWROS11 TSTWROS11)
			(conn FIFO36_72_EXP TSTWROS10 <== TSTWROS10 TSTWROS10)
			(conn FIFO36_72_EXP TSTWROS9 <== TSTWROS9 TSTWROS9)
			(conn FIFO36_72_EXP TSTWROS8 <== TSTWROS8 TSTWROS8)
			(conn FIFO36_72_EXP TSTWROS7 <== TSTWROS7 TSTWROS7)
			(conn FIFO36_72_EXP TSTWROS6 <== TSTWROS6 TSTWROS6)
			(conn FIFO36_72_EXP TSTWROS5 <== TSTWROS5 TSTWROS5)
			(conn FIFO36_72_EXP TSTWROS4 <== TSTWROS4 TSTWROS4)
			(conn FIFO36_72_EXP TSTWROS3 <== TSTWROS3 TSTWROS3)
			(conn FIFO36_72_EXP TSTWROS2 <== TSTWROS2 TSTWROS2)
			(conn FIFO36_72_EXP TSTWROS1 <== TSTWROS1 TSTWROS1)
			(conn FIFO36_72_EXP TSTWROS0 <== TSTWROS0 TSTWROS0)
			(conn FIFO36_72_EXP TSTWRCNTOFF <== TSTWRCNTOFF TSTWRCNTOFF)
			(conn FIFO36_72_EXP TSTRDOS12 <== TSTRDOS12 TSTRDOS12)
			(conn FIFO36_72_EXP TSTRDOS11 <== TSTRDOS11 TSTRDOS11)
			(conn FIFO36_72_EXP TSTRDOS10 <== TSTRDOS10 TSTRDOS10)
			(conn FIFO36_72_EXP TSTRDOS9 <== TSTRDOS9 TSTRDOS9)
			(conn FIFO36_72_EXP TSTRDOS8 <== TSTRDOS8 TSTRDOS8)
			(conn FIFO36_72_EXP TSTRDOS7 <== TSTRDOS7 TSTRDOS7)
			(conn FIFO36_72_EXP TSTRDOS6 <== TSTRDOS6 TSTRDOS6)
			(conn FIFO36_72_EXP TSTRDOS5 <== TSTRDOS5 TSTRDOS5)
			(conn FIFO36_72_EXP TSTRDOS4 <== TSTRDOS4 TSTRDOS4)
			(conn FIFO36_72_EXP TSTRDOS3 <== TSTRDOS3 TSTRDOS3)
			(conn FIFO36_72_EXP TSTRDOS2 <== TSTRDOS2 TSTRDOS2)
			(conn FIFO36_72_EXP TSTRDOS1 <== TSTRDOS1 TSTRDOS1)
			(conn FIFO36_72_EXP TSTRDOS0 <== TSTRDOS0 TSTRDOS0)
			(conn FIFO36_72_EXP TSTRDCNTOFF <== TSTRDCNTOFF TSTRDCNTOFF)
			(conn FIFO36_72_EXP TSTOFF <== TSTOFF TSTOFF)
			(conn FIFO36_72_EXP TSTFLAGIN <== TSTFLAGIN TSTFLAGIN)
			(conn FIFO36_72_EXP TSTCNT12 <== TSTCNT12 TSTCNT12)
			(conn FIFO36_72_EXP TSTCNT11 <== TSTCNT11 TSTCNT11)
			(conn FIFO36_72_EXP TSTCNT10 <== TSTCNT10 TSTCNT10)
			(conn FIFO36_72_EXP TSTCNT9 <== TSTCNT9 TSTCNT9)
			(conn FIFO36_72_EXP TSTCNT8 <== TSTCNT8 TSTCNT8)
			(conn FIFO36_72_EXP TSTCNT7 <== TSTCNT7 TSTCNT7)
			(conn FIFO36_72_EXP TSTCNT6 <== TSTCNT6 TSTCNT6)
			(conn FIFO36_72_EXP TSTCNT5 <== TSTCNT5 TSTCNT5)
			(conn FIFO36_72_EXP TSTCNT4 <== TSTCNT4 TSTCNT4)
			(conn FIFO36_72_EXP TSTCNT3 <== TSTCNT3 TSTCNT3)
			(conn FIFO36_72_EXP TSTCNT2 <== TSTCNT2 TSTCNT2)
			(conn FIFO36_72_EXP TSTCNT1 <== TSTCNT1 TSTCNT1)
			(conn FIFO36_72_EXP TSTCNT0 <== TSTCNT0 TSTCNT0)
			(conn FIFO36_72_EXP RST <== RSTINV OUT)
			(conn FIFO36_72_EXP RDRCLKU <== RDRCLKUINV OUT)
			(conn FIFO36_72_EXP RDRCLKL <== RDRCLKLINV OUT)
			(conn FIFO36_72_EXP RDEN <== RDENINV OUT)
			(conn FIFO36_72_EXP RDCLKU <== RDCLKUINV OUT)
			(conn FIFO36_72_EXP RDCLKL <== RDCLKLINV OUT)
			(conn FIFO36_72_EXP DIP7 <== DIP7 DIP7)
			(conn FIFO36_72_EXP DIP6 <== DIP6 DIP6)
			(conn FIFO36_72_EXP DIP5 <== DIP5 DIP5)
			(conn FIFO36_72_EXP DIP4 <== DIP4 DIP4)
			(conn FIFO36_72_EXP DIP3 <== DIP3 DIP3)
			(conn FIFO36_72_EXP DIP2 <== DIP2 DIP2)
			(conn FIFO36_72_EXP DIP1 <== DIP1 DIP1)
			(conn FIFO36_72_EXP DIP0 <== DIP0 DIP0)
			(conn FIFO36_72_EXP DI63 <== DI63 DI63)
			(conn FIFO36_72_EXP DI62 <== DI62 DI62)
			(conn FIFO36_72_EXP DI61 <== DI61 DI61)
			(conn FIFO36_72_EXP DI60 <== DI60 DI60)
			(conn FIFO36_72_EXP DI59 <== DI59 DI59)
			(conn FIFO36_72_EXP DI58 <== DI58 DI58)
			(conn FIFO36_72_EXP DI57 <== DI57 DI57)
			(conn FIFO36_72_EXP DI56 <== DI56 DI56)
			(conn FIFO36_72_EXP DI55 <== DI55 DI55)
			(conn FIFO36_72_EXP DI54 <== DI54 DI54)
			(conn FIFO36_72_EXP DI53 <== DI53 DI53)
			(conn FIFO36_72_EXP DI52 <== DI52 DI52)
			(conn FIFO36_72_EXP DI51 <== DI51 DI51)
			(conn FIFO36_72_EXP DI50 <== DI50 DI50)
			(conn FIFO36_72_EXP DI49 <== DI49 DI49)
			(conn FIFO36_72_EXP DI48 <== DI48 DI48)
			(conn FIFO36_72_EXP DI47 <== DI47 DI47)
			(conn FIFO36_72_EXP DI46 <== DI46 DI46)
			(conn FIFO36_72_EXP DI45 <== DI45 DI45)
			(conn FIFO36_72_EXP DI44 <== DI44 DI44)
			(conn FIFO36_72_EXP DI43 <== DI43 DI43)
			(conn FIFO36_72_EXP DI42 <== DI42 DI42)
			(conn FIFO36_72_EXP DI41 <== DI41 DI41)
			(conn FIFO36_72_EXP DI40 <== DI40 DI40)
			(conn FIFO36_72_EXP DI39 <== DI39 DI39)
			(conn FIFO36_72_EXP DI38 <== DI38 DI38)
			(conn FIFO36_72_EXP DI37 <== DI37 DI37)
			(conn FIFO36_72_EXP DI36 <== DI36 DI36)
			(conn FIFO36_72_EXP DI35 <== DI35 DI35)
			(conn FIFO36_72_EXP DI34 <== DI34 DI34)
			(conn FIFO36_72_EXP DI33 <== DI33 DI33)
			(conn FIFO36_72_EXP DI32 <== DI32 DI32)
			(conn FIFO36_72_EXP DI31 <== DI31 DI31)
			(conn FIFO36_72_EXP DI30 <== DI30 DI30)
			(conn FIFO36_72_EXP DI29 <== DI29 DI29)
			(conn FIFO36_72_EXP DI28 <== DI28 DI28)
			(conn FIFO36_72_EXP DI27 <== DI27 DI27)
			(conn FIFO36_72_EXP DI26 <== DI26 DI26)
			(conn FIFO36_72_EXP DI25 <== DI25 DI25)
			(conn FIFO36_72_EXP DI24 <== DI24 DI24)
			(conn FIFO36_72_EXP DI23 <== DI23 DI23)
			(conn FIFO36_72_EXP DI22 <== DI22 DI22)
			(conn FIFO36_72_EXP DI21 <== DI21 DI21)
			(conn FIFO36_72_EXP DI20 <== DI20 DI20)
			(conn FIFO36_72_EXP DI19 <== DI19 DI19)
			(conn FIFO36_72_EXP DI18 <== DI18 DI18)
			(conn FIFO36_72_EXP DI17 <== DI17 DI17)
			(conn FIFO36_72_EXP DI16 <== DI16 DI16)
			(conn FIFO36_72_EXP DI15 <== DI15 DI15)
			(conn FIFO36_72_EXP DI14 <== DI14 DI14)
			(conn FIFO36_72_EXP DI13 <== DI13 DI13)
			(conn FIFO36_72_EXP DI12 <== DI12 DI12)
			(conn FIFO36_72_EXP DI11 <== DI11 DI11)
			(conn FIFO36_72_EXP DI10 <== DI10 DI10)
			(conn FIFO36_72_EXP DI9 <== DI9 DI9)
			(conn FIFO36_72_EXP DI8 <== DI8 DI8)
			(conn FIFO36_72_EXP DI7 <== DI7 DI7)
			(conn FIFO36_72_EXP DI6 <== DI6 DI6)
			(conn FIFO36_72_EXP DI5 <== DI5 DI5)
			(conn FIFO36_72_EXP DI4 <== DI4 DI4)
			(conn FIFO36_72_EXP DI3 <== DI3 DI3)
			(conn FIFO36_72_EXP DI2 <== DI2 DI2)
			(conn FIFO36_72_EXP DI1 <== DI1 DI1)
			(conn FIFO36_72_EXP DI0 <== DI0 DI0)
			(conn FIFO36_72_EXP TIEOFFREGCEAL <== TIEOFFREGCEAL TIEOFFREGCEAL)
			(conn FIFO36_72_EXP TIEOFFREGCEAU <== TIEOFFREGCEAU TIEOFFREGCEAU)
		)
		(element DI8 1
			(pin DI8 output)
			(conn DI8 DI8 ==> FIFO36_72_EXP DI8)
		)
		(element DO58 1
			(pin DO58 input)
			(conn DO58 DO58 <== FIFO36_72_EXP DO58)
		)
		(element DIP4 1
			(pin DIP4 output)
			(conn DIP4 DIP4 ==> FIFO36_72_EXP DIP4)
		)
		(element RDCOUNT7 1
			(pin RDCOUNT7 input)
			(conn RDCOUNT7 RDCOUNT7 <== FIFO36_72_EXP RDCOUNT7)
		)
		(element TSTRDOS11 1
			(pin TSTRDOS11 output)
			(conn TSTRDOS11 TSTRDOS11 ==> FIFO36_72_EXP TSTRDOS11)
		)
		(element DI5 1
			(pin DI5 output)
			(conn DI5 DI5 ==> FIFO36_72_EXP DI5)
		)
		(element RDRCLKU 1
			(pin RDRCLKU output)
			(conn RDRCLKU RDRCLKU ==> RDRCLKUINV RDRCLKU_B)
			(conn RDRCLKU RDRCLKU ==> RDRCLKUINV RDRCLKU)
		)
		(element DI37 1
			(pin DI37 output)
			(conn DI37 DI37 ==> FIFO36_72_EXP DI37)
		)
		(element WRCOUNT1 1
			(pin WRCOUNT1 input)
			(conn WRCOUNT1 WRCOUNT1 <== FIFO36_72_EXP WRCOUNT1)
		)
		(element DI27 1
			(pin DI27 output)
			(conn DI27 DI27 ==> FIFO36_72_EXP DI27)
		)
		(element DO32 1
			(pin DO32 input)
			(conn DO32 DO32 <== FIFO36_72_EXP DO32)
		)
		(element DI31 1
			(pin DI31 output)
			(conn DI31 DI31 ==> FIFO36_72_EXP DI31)
		)
		(element DI43 1
			(pin DI43 output)
			(conn DI43 DI43 ==> FIFO36_72_EXP DI43)
		)
		(element DI0 1
			(pin DI0 output)
			(conn DI0 DI0 ==> FIFO36_72_EXP DI0)
		)
		(element DO44 1
			(pin DO44 input)
			(conn DO44 DO44 <== FIFO36_72_EXP DO44)
		)
		(element DIP3 1
			(pin DIP3 output)
			(conn DIP3 DIP3 ==> FIFO36_72_EXP DIP3)
		)
		(element ECCPARITY6 1
			(pin ECCPARITY6 input)
			(conn ECCPARITY6 ECCPARITY6 <== FIFO36_72_EXP ECCPARITY6)
		)
		(element DOP2 1
			(pin DOP2 input)
			(conn DOP2 DOP2 <== FIFO36_72_EXP DOP2)
		)
		(element RDCOUNT1 1
			(pin RDCOUNT1 input)
			(conn RDCOUNT1 RDCOUNT1 <== FIFO36_72_EXP RDCOUNT1)
		)
		(element DO2 1
			(pin DO2 input)
			(conn DO2 DO2 <== FIFO36_72_EXP DO2)
		)
		(element DI61 1
			(pin DI61 output)
			(conn DI61 DI61 ==> FIFO36_72_EXP DI61)
		)
		(element TSTRDOS0 1
			(pin TSTRDOS0 output)
			(conn TSTRDOS0 TSTRDOS0 ==> FIFO36_72_EXP TSTRDOS0)
		)
		(element DO17 1
			(pin DO17 input)
			(conn DO17 DO17 <== FIFO36_72_EXP DO17)
		)
		(element TSTCNT3 1
			(pin TSTCNT3 output)
			(conn TSTCNT3 TSTCNT3 ==> FIFO36_72_EXP TSTCNT3)
		)
		(element DIP7 1
			(pin DIP7 output)
			(conn DIP7 DIP7 ==> FIFO36_72_EXP DIP7)
		)
		(element DI1 1
			(pin DI1 output)
			(conn DI1 DI1 ==> FIFO36_72_EXP DI1)
		)
		(element DOP6 1
			(pin DOP6 input)
			(conn DOP6 DOP6 <== FIFO36_72_EXP DOP6)
		)
		(element WRCOUNT4 1
			(pin WRCOUNT4 input)
			(conn WRCOUNT4 WRCOUNT4 <== FIFO36_72_EXP WRCOUNT4)
		)
		(element WRCOUNT12 1
			(pin WRCOUNT12 input)
			(conn WRCOUNT12 WRCOUNT12 <== FIFO36_72_EXP WRCOUNT12)
		)
		(element TSTWRCNTOFF 1
			(pin TSTWRCNTOFF output)
			(conn TSTWRCNTOFF TSTWRCNTOFF ==> FIFO36_72_EXP TSTWRCNTOFF)
		)
		(element ECCPARITY2 1
			(pin ECCPARITY2 input)
			(conn ECCPARITY2 ECCPARITY2 <== FIFO36_72_EXP ECCPARITY2)
		)
		(element TSTRDOS4 1
			(pin TSTRDOS4 output)
			(conn TSTRDOS4 TSTRDOS4 ==> FIFO36_72_EXP TSTRDOS4)
		)
		(element TSTWROS0 1
			(pin TSTWROS0 output)
			(conn TSTWROS0 TSTWROS0 ==> FIFO36_72_EXP TSTWROS0)
		)
		(element WRCOUNT9 1
			(pin WRCOUNT9 input)
			(conn WRCOUNT9 WRCOUNT9 <== FIFO36_72_EXP WRCOUNT9)
		)
		(element DO6 1
			(pin DO6 input)
			(conn DO6 DO6 <== FIFO36_72_EXP DO6)
		)
		(element RDCOUNT2 1
			(pin RDCOUNT2 input)
			(conn RDCOUNT2 RDCOUNT2 <== FIFO36_72_EXP RDCOUNT2)
		)
		(element DO22 1
			(pin DO22 input)
			(conn DO22 DO22 <== FIFO36_72_EXP DO22)
		)
		(element RDCOUNT0 1
			(pin RDCOUNT0 input)
			(conn RDCOUNT0 RDCOUNT0 <== FIFO36_72_EXP RDCOUNT0)
		)
		(element TSTWROS3 1
			(pin TSTWROS3 output)
			(conn TSTWROS3 TSTWROS3 ==> FIFO36_72_EXP TSTWROS3)
		)
		(element TSTCNT10 1
			(pin TSTCNT10 output)
			(conn TSTCNT10 TSTCNT10 ==> FIFO36_72_EXP TSTCNT10)
		)
		(element DO60 1
			(pin DO60 input)
			(conn DO60 DO60 <== FIFO36_72_EXP DO60)
		)
		(element RDCOUNT10 1
			(pin RDCOUNT10 input)
			(conn RDCOUNT10 RDCOUNT10 <== FIFO36_72_EXP RDCOUNT10)
		)
		(element DI41 1
			(pin DI41 output)
			(conn DI41 DI41 ==> FIFO36_72_EXP DI41)
		)
		(element DO14 1
			(pin DO14 input)
			(conn DO14 DO14 <== FIFO36_72_EXP DO14)
		)
		(element RDCOUNT3 1
			(pin RDCOUNT3 input)
			(conn RDCOUNT3 RDCOUNT3 <== FIFO36_72_EXP RDCOUNT3)
		)
		(element TSTWROS9 1
			(pin TSTWROS9 output)
			(conn TSTWROS9 TSTWROS9 ==> FIFO36_72_EXP TSTWROS9)
		)
		(element DI2 1
			(pin DI2 output)
			(conn DI2 DI2 ==> FIFO36_72_EXP DI2)
		)
		(element DO46 1
			(pin DO46 input)
			(conn DO46 DO46 <== FIFO36_72_EXP DO46)
		)
		(element DOP5 1
			(pin DOP5 input)
			(conn DOP5 DOP5 <== FIFO36_72_EXP DOP5)
		)
		(element WRCOUNT5 1
			(pin WRCOUNT5 input)
			(conn WRCOUNT5 WRCOUNT5 <== FIFO36_72_EXP WRCOUNT5)
		)
		(element TSTCNT12 1
			(pin TSTCNT12 output)
			(conn TSTCNT12 TSTCNT12 ==> FIFO36_72_EXP TSTCNT12)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> RSTINV RST_B)
			(conn RST RST ==> RSTINV RST)
		)
		(element DO25 1
			(pin DO25 input)
			(conn DO25 DO25 <== FIFO36_72_EXP DO25)
		)
		(element RDENINV 3
			(pin RDEN_B input)
			(pin RDEN input)
			(pin OUT output)
			(cfg RDEN_B RDEN)
			(conn RDENINV OUT ==> FIFO36_72_EXP RDEN)
			(conn RDENINV RDEN_B <== RDEN RDEN)
			(conn RDENINV RDEN <== RDEN RDEN)
		)
		(element TSTWROS11 1
			(pin TSTWROS11 output)
			(conn TSTWROS11 TSTWROS11 ==> FIFO36_72_EXP TSTWROS11)
		)
		(element DO8 1
			(pin DO8 input)
			(conn DO8 DO8 <== FIFO36_72_EXP DO8)
		)
		(element ALMOSTFULL 1
			(pin ALMOSTFULL input)
			(conn ALMOSTFULL ALMOSTFULL <== FIFO36_72_EXP ALMOSTFULL)
		)
		(element TSTCNT1 1
			(pin TSTCNT1 output)
			(conn TSTCNT1 TSTCNT1 ==> FIFO36_72_EXP TSTCNT1)
		)
		(element DI26 1
			(pin DI26 output)
			(conn DI26 DI26 ==> FIFO36_72_EXP DI26)
		)
		(element DIP1 1
			(pin DIP1 output)
			(conn DIP1 DIP1 ==> FIFO36_72_EXP DIP1)
		)
		(element TSTRDOS10 1
			(pin TSTRDOS10 output)
			(conn TSTRDOS10 TSTRDOS10 ==> FIFO36_72_EXP TSTRDOS10)
		)
		(element DI34 1
			(pin DI34 output)
			(conn DI34 DI34 ==> FIFO36_72_EXP DI34)
		)
		(element RDCOUNT8 1
			(pin RDCOUNT8 input)
			(conn RDCOUNT8 RDCOUNT8 <== FIFO36_72_EXP RDCOUNT8)
		)
		(element DI47 1
			(pin DI47 output)
			(conn DI47 DI47 ==> FIFO36_72_EXP DI47)
		)
		(element DI13 1
			(pin DI13 output)
			(conn DI13 DI13 ==> FIFO36_72_EXP DI13)
		)
		(element DI6 1
			(pin DI6 output)
			(conn DI6 DI6 ==> FIFO36_72_EXP DI6)
		)
		(element DI63 1
			(pin DI63 output)
			(conn DI63 DI63 ==> FIFO36_72_EXP DI63)
		)
		(element DI59 1
			(pin DI59 output)
			(conn DI59 DI59 ==> FIFO36_72_EXP DI59)
		)
		(element DO27 1
			(pin DO27 input)
			(conn DO27 DO27 <== FIFO36_72_EXP DO27)
		)
		(element RDRCLKUINV 3
			(pin RDRCLKU_B input)
			(pin RDRCLKU input)
			(pin OUT output)
			(cfg RDRCLKU_B RDRCLKU)
			(conn RDRCLKUINV OUT ==> FIFO36_72_EXP RDRCLKU)
			(conn RDRCLKUINV RDRCLKU_B <== RDRCLKU RDRCLKU)
			(conn RDRCLKUINV RDRCLKU <== RDRCLKU RDRCLKU)
		)
		(element DI25 1
			(pin DI25 output)
			(conn DI25 DI25 ==> FIFO36_72_EXP DI25)
		)
		(element DO18 1
			(pin DO18 input)
			(conn DO18 DO18 <== FIFO36_72_EXP DO18)
		)
		(element TSTWROS6 1
			(pin TSTWROS6 output)
			(conn TSTWROS6 TSTWROS6 ==> FIFO36_72_EXP TSTWROS6)
		)
		(element DO30 1
			(pin DO30 input)
			(conn DO30 DO30 <== FIFO36_72_EXP DO30)
		)
		(element WRCLKL 1
			(pin WRCLKL output)
			(conn WRCLKL WRCLKL ==> WRCLKLINV WRCLKL_B)
			(conn WRCLKL WRCLKL ==> WRCLKLINV WRCLKL)
		)
		(element TSTWROS2 1
			(pin TSTWROS2 output)
			(conn TSTWROS2 TSTWROS2 ==> FIFO36_72_EXP TSTWROS2)
		)
		(element DI20 1
			(pin DI20 output)
			(conn DI20 DI20 ==> FIFO36_72_EXP DI20)
		)
		(element DO28 1
			(pin DO28 input)
			(conn DO28 DO28 <== FIFO36_72_EXP DO28)
		)
		(element DO33 1
			(pin DO33 input)
			(conn DO33 DO33 <== FIFO36_72_EXP DO33)
		)
		(element TSTRDOS1 1
			(pin TSTRDOS1 output)
			(conn TSTRDOS1 TSTRDOS1 ==> FIFO36_72_EXP TSTRDOS1)
		)
		(element TSTRDOS8 1
			(pin TSTRDOS8 output)
			(conn TSTRDOS8 TSTRDOS8 ==> FIFO36_72_EXP TSTRDOS8)
		)
		(element DI17 1
			(pin DI17 output)
			(conn DI17 DI17 ==> FIFO36_72_EXP DI17)
		)
		(element ECCPARITY7 1
			(pin ECCPARITY7 input)
			(conn ECCPARITY7 ECCPARITY7 <== FIFO36_72_EXP ECCPARITY7)
		)
		(element DO43 1
			(pin DO43 input)
			(conn DO43 DO43 <== FIFO36_72_EXP DO43)
		)
		(element RDRCLKLINV 3
			(pin RDRCLKL_B input)
			(pin RDRCLKL input)
			(pin OUT output)
			(cfg RDRCLKL_B RDRCLKL)
			(conn RDRCLKLINV OUT ==> FIFO36_72_EXP RDRCLKL)
			(conn RDRCLKLINV RDRCLKL_B <== RDRCLKL RDRCLKL)
			(conn RDRCLKLINV RDRCLKL <== RDRCLKL RDRCLKL)
		)
		(element WRCOUNT8 1
			(pin WRCOUNT8 input)
			(conn WRCOUNT8 WRCOUNT8 <== FIFO36_72_EXP WRCOUNT8)
		)
		(element DI55 1
			(pin DI55 output)
			(conn DI55 DI55 ==> FIFO36_72_EXP DI55)
		)
		(element DO1 1
			(pin DO1 input)
			(conn DO1 DO1 <== FIFO36_72_EXP DO1)
		)
		(element DO15 1
			(pin DO15 input)
			(conn DO15 DO15 <== FIFO36_72_EXP DO15)
		)
		(element TSTCNT8 1
			(pin TSTCNT8 output)
			(conn TSTCNT8 TSTCNT8 ==> FIFO36_72_EXP TSTCNT8)
		)
		(element DO36 1
			(pin DO36 input)
			(conn DO36 DO36 <== FIFO36_72_EXP DO36)
		)
		(element RDCLKUINV 3
			(pin RDCLKU_B input)
			(pin RDCLKU input)
			(pin OUT output)
			(cfg RDCLKU_B RDCLKU)
			(conn RDCLKUINV OUT ==> FIFO36_72_EXP RDCLKU)
			(conn RDCLKUINV RDCLKU_B <== RDCLKU RDCLKU)
			(conn RDCLKUINV RDCLKU <== RDCLKU RDCLKU)
		)
		(element TSTCNT11 1
			(pin TSTCNT11 output)
			(conn TSTCNT11 TSTCNT11 ==> FIFO36_72_EXP TSTCNT11)
		)
		(element DO50 1
			(pin DO50 input)
			(conn DO50 DO50 <== FIFO36_72_EXP DO50)
		)
		(element RDCOUNT5 1
			(pin RDCOUNT5 input)
			(conn RDCOUNT5 RDCOUNT5 <== FIFO36_72_EXP RDCOUNT5)
		)
		(element DO59 1
			(pin DO59 input)
			(conn DO59 DO59 <== FIFO36_72_EXP DO59)
		)
		(element DI62 1
			(pin DI62 output)
			(conn DI62 DI62 ==> FIFO36_72_EXP DI62)
		)
		(element WRCLKLINV 3
			(pin WRCLKL_B input)
			(pin WRCLKL input)
			(pin OUT output)
			(cfg WRCLKL_B WRCLKL)
			(conn WRCLKLINV OUT ==> FIFO36_72_EXP WRCLKL)
			(conn WRCLKLINV WRCLKL_B <== WRCLKL WRCLKL)
			(conn WRCLKLINV WRCLKL <== WRCLKL WRCLKL)
		)
		(element DI32 1
			(pin DI32 output)
			(conn DI32 DI32 ==> FIFO36_72_EXP DI32)
		)
		(element TSTRDOS9 1
			(pin TSTRDOS9 output)
			(conn TSTRDOS9 TSTRDOS9 ==> FIFO36_72_EXP TSTRDOS9)
		)
		(element TSTRDOS2 1
			(pin TSTRDOS2 output)
			(conn TSTRDOS2 TSTRDOS2 ==> FIFO36_72_EXP TSTRDOS2)
		)
		(element DI24 1
			(pin DI24 output)
			(conn DI24 DI24 ==> FIFO36_72_EXP DI24)
		)
		(element DOP4 1
			(pin DOP4 input)
			(conn DOP4 DOP4 <== FIFO36_72_EXP DOP4)
		)
		(element DI35 1
			(pin DI35 output)
			(conn DI35 DI35 ==> FIFO36_72_EXP DI35)
		)
		(element DO5 1
			(pin DO5 input)
			(conn DO5 DO5 <== FIFO36_72_EXP DO5)
		)
		(element DI12 1
			(pin DI12 output)
			(conn DI12 DI12 ==> FIFO36_72_EXP DI12)
		)
		(element RDCOUNT9 1
			(pin RDCOUNT9 input)
			(conn RDCOUNT9 RDCOUNT9 <== FIFO36_72_EXP RDCOUNT9)
		)
		(element DO19 1
			(pin DO19 input)
			(conn DO19 DO19 <== FIFO36_72_EXP DO19)
		)
		(element RDCOUNT4 1
			(pin RDCOUNT4 input)
			(conn RDCOUNT4 RDCOUNT4 <== FIFO36_72_EXP RDCOUNT4)
		)
		(element DI7 1
			(pin DI7 output)
			(conn DI7 DI7 ==> FIFO36_72_EXP DI7)
		)
		(element TSTCNT2 1
			(pin TSTCNT2 output)
			(conn TSTCNT2 TSTCNT2 ==> FIFO36_72_EXP TSTCNT2)
		)
		(element DO52 1
			(pin DO52 input)
			(conn DO52 DO52 <== FIFO36_72_EXP DO52)
		)
		(element DI3 1
			(pin DI3 output)
			(conn DI3 DI3 ==> FIFO36_72_EXP DI3)
		)
		(element DI16 1
			(pin DI16 output)
			(conn DI16 DI16 ==> FIFO36_72_EXP DI16)
		)
		(element ECCPARITY3 1
			(pin ECCPARITY3 input)
			(conn ECCPARITY3 ECCPARITY3 <== FIFO36_72_EXP ECCPARITY3)
		)
		(element TSTWROS10 1
			(pin TSTWROS10 output)
			(conn TSTWROS10 TSTWROS10 ==> FIFO36_72_EXP TSTWROS10)
		)
		(element TSTRDOS5 1
			(pin TSTRDOS5 output)
			(conn TSTRDOS5 TSTRDOS5 ==> FIFO36_72_EXP TSTRDOS5)
		)
		(element DIP2 1
			(pin DIP2 output)
			(conn DIP2 DIP2 ==> FIFO36_72_EXP DIP2)
		)
		(element ECCPARITY1 1
			(pin ECCPARITY1 input)
			(conn ECCPARITY1 ECCPARITY1 <== FIFO36_72_EXP ECCPARITY1)
		)
		(element DOP0 1
			(pin DOP0 input)
			(conn DOP0 DOP0 <== FIFO36_72_EXP DOP0)
		)
		(element WRCOUNT7 1
			(pin WRCOUNT7 input)
			(conn WRCOUNT7 WRCOUNT7 <== FIFO36_72_EXP WRCOUNT7)
		)
		(element WRCOUNT2 1
			(pin WRCOUNT2 input)
			(conn WRCOUNT2 WRCOUNT2 <== FIFO36_72_EXP WRCOUNT2)
		)
		(element DO21 1
			(pin DO21 input)
			(conn DO21 DO21 <== FIFO36_72_EXP DO21)
		)
		(element DI53 1
			(pin DI53 output)
			(conn DI53 DI53 ==> FIFO36_72_EXP DI53)
		)
		(element ECCPARITY4 1
			(pin ECCPARITY4 input)
			(conn ECCPARITY4 ECCPARITY4 <== FIFO36_72_EXP ECCPARITY4)
		)
		(element DO45 1
			(pin DO45 input)
			(conn DO45 DO45 <== FIFO36_72_EXP DO45)
		)
		(element DI51 1
			(pin DI51 output)
			(conn DI51 DI51 ==> FIFO36_72_EXP DI51)
		)
		(element DI28 1
			(pin DI28 output)
			(conn DI28 DI28 ==> FIFO36_72_EXP DI28)
		)
		(element DI57 1
			(pin DI57 output)
			(conn DI57 DI57 ==> FIFO36_72_EXP DI57)
		)
		(element TSTWROS8 1
			(pin TSTWROS8 output)
			(conn TSTWROS8 TSTWROS8 ==> FIFO36_72_EXP TSTWROS8)
		)
		(element DI58 1
			(pin DI58 output)
			(conn DI58 DI58 ==> FIFO36_72_EXP DI58)
		)
		(element TSTCNT5 1
			(pin TSTCNT5 output)
			(conn TSTCNT5 TSTCNT5 ==> FIFO36_72_EXP TSTCNT5)
		)
		(element TSTCNT0 1
			(pin TSTCNT0 output)
			(conn TSTCNT0 TSTCNT0 ==> FIFO36_72_EXP TSTCNT0)
		)
		(element DO55 1
			(pin DO55 input)
			(conn DO55 DO55 <== FIFO36_72_EXP DO55)
		)
		(element DO49 1
			(pin DO49 input)
			(conn DO49 DO49 <== FIFO36_72_EXP DO49)
		)
		(element DO10 1
			(pin DO10 input)
			(conn DO10 DO10 <== FIFO36_72_EXP DO10)
		)
		(element DI4 1
			(pin DI4 output)
			(conn DI4 DI4 ==> FIFO36_72_EXP DI4)
		)
		(element DO24 1
			(pin DO24 input)
			(conn DO24 DO24 <== FIFO36_72_EXP DO24)
		)
		(element TSTCNT7 1
			(pin TSTCNT7 output)
			(conn TSTCNT7 TSTCNT7 ==> FIFO36_72_EXP TSTCNT7)
		)
		(element DI46 1
			(pin DI46 output)
			(conn DI46 DI46 ==> FIFO36_72_EXP DI46)
		)
		(element DO9 1
			(pin DO9 input)
			(conn DO9 DO9 <== FIFO36_72_EXP DO9)
		)
		(element DO16 1
			(pin DO16 input)
			(conn DO16 DO16 <== FIFO36_72_EXP DO16)
		)
		(element WRCLKU 1
			(pin WRCLKU output)
			(conn WRCLKU WRCLKU ==> WRCLKUINV WRCLKU_B)
			(conn WRCLKU WRCLKU ==> WRCLKUINV WRCLKU)
		)
		(element DI39 1
			(pin DI39 output)
			(conn DI39 DI39 ==> FIFO36_72_EXP DI39)
		)
		(element DI45 1
			(pin DI45 output)
			(conn DI45 DI45 ==> FIFO36_72_EXP DI45)
		)
		(element DIP5 1
			(pin DIP5 output)
			(conn DIP5 DIP5 ==> FIFO36_72_EXP DIP5)
		)
		(element WRCLKUINV 3
			(pin WRCLKU_B input)
			(pin WRCLKU input)
			(pin OUT output)
			(cfg WRCLKU_B WRCLKU)
			(conn WRCLKUINV OUT ==> FIFO36_72_EXP WRCLKU)
			(conn WRCLKUINV WRCLKU_B <== WRCLKU WRCLKU)
			(conn WRCLKUINV WRCLKU <== WRCLKU WRCLKU)
		)
		(element EMPTY 1
			(pin EMPTY input)
			(conn EMPTY EMPTY <== FIFO36_72_EXP EMPTY)
		)
		(element DO11 1
			(pin DO11 input)
			(conn DO11 DO11 <== FIFO36_72_EXP DO11)
		)
		(element DO37 1
			(pin DO37 input)
			(conn DO37 DO37 <== FIFO36_72_EXP DO37)
		)
		(element DO53 1
			(pin DO53 input)
			(conn DO53 DO53 <== FIFO36_72_EXP DO53)
		)
		(element WRERR 1
			(pin WRERR input)
			(conn WRERR WRERR <== FIFO36_72_EXP WRERR)
		)
		(element TSTWROS5 1
			(pin TSTWROS5 output)
			(conn TSTWROS5 TSTWROS5 ==> FIFO36_72_EXP TSTWROS5)
		)
		(element RDCLKLINV 3
			(pin RDCLKL_B input)
			(pin RDCLKL input)
			(pin OUT output)
			(cfg RDCLKL_B RDCLKL)
			(conn RDCLKLINV OUT ==> FIFO36_72_EXP RDCLKL)
			(conn RDCLKLINV RDCLKL_B <== RDCLKL RDCLKL)
			(conn RDCLKLINV RDCLKL <== RDCLKL RDCLKL)
		)
		(element DI29 1
			(pin DI29 output)
			(conn DI29 DI29 ==> FIFO36_72_EXP DI29)
		)
		(element DI54 1
			(pin DI54 output)
			(conn DI54 DI54 ==> FIFO36_72_EXP DI54)
		)
		(element RSTINV 3
			(pin RST_B input)
			(pin RST input)
			(pin OUT output)
			(cfg RST_B RST)
			(conn RSTINV OUT ==> FIFO36_72_EXP RST)
			(conn RSTINV RST_B <== RST RST)
			(conn RSTINV RST <== RST RST)
		)
		(element WRCOUNT6 1
			(pin WRCOUNT6 input)
			(conn WRCOUNT6 WRCOUNT6 <== FIFO36_72_EXP WRCOUNT6)
		)
		(element DO29 1
			(pin DO29 input)
			(conn DO29 DO29 <== FIFO36_72_EXP DO29)
		)
		(element DO20 1
			(pin DO20 input)
			(conn DO20 DO20 <== FIFO36_72_EXP DO20)
		)
		(element DO41 1
			(pin DO41 input)
			(conn DO41 DO41 <== FIFO36_72_EXP DO41)
		)
		(element RDERR 1
			(pin RDERR input)
			(conn RDERR RDERR <== FIFO36_72_EXP RDERR)
		)
		(element DI10 1
			(pin DI10 output)
			(conn DI10 DI10 ==> FIFO36_72_EXP DI10)
		)
		(element DO0 1
			(pin DO0 input)
			(conn DO0 DO0 <== FIFO36_72_EXP DO0)
		)
		(element DI33 1
			(pin DI33 output)
			(conn DI33 DI33 ==> FIFO36_72_EXP DI33)
		)
		(element TSTWROS4 1
			(pin TSTWROS4 output)
			(conn TSTWROS4 TSTWROS4 ==> FIFO36_72_EXP TSTWROS4)
		)
		(element TSTRDCNTOFF 1
			(pin TSTRDCNTOFF output)
			(conn TSTRDCNTOFF TSTRDCNTOFF ==> FIFO36_72_EXP TSTRDCNTOFF)
		)
		(element DI15 1
			(pin DI15 output)
			(conn DI15 DI15 ==> FIFO36_72_EXP DI15)
		)
		(element RDCOUNT11 1
			(pin RDCOUNT11 input)
			(conn RDCOUNT11 RDCOUNT11 <== FIFO36_72_EXP RDCOUNT11)
		)
		(element DI42 1
			(pin DI42 output)
			(conn DI42 DI42 ==> FIFO36_72_EXP DI42)
		)
		(element TSTWROS7 1
			(pin TSTWROS7 output)
			(conn TSTWROS7 TSTWROS7 ==> FIFO36_72_EXP TSTWROS7)
		)
		(element DO57 1
			(pin DO57 input)
			(conn DO57 DO57 <== FIFO36_72_EXP DO57)
		)
		(element DO54 1
			(pin DO54 input)
			(conn DO54 DO54 <== FIFO36_72_EXP DO54)
		)
		(element DI19 1
			(pin DI19 output)
			(conn DI19 DI19 ==> FIFO36_72_EXP DI19)
		)
		(element TSTCNT6 1
			(pin TSTCNT6 output)
			(conn TSTCNT6 TSTCNT6 ==> FIFO36_72_EXP TSTCNT6)
		)
		(element RDRCLKL 1
			(pin RDRCLKL output)
			(conn RDRCLKL RDRCLKL ==> RDRCLKLINV RDRCLKL_B)
			(conn RDRCLKL RDRCLKL ==> RDRCLKLINV RDRCLKL)
		)
		(element TSTWROS1 1
			(pin TSTWROS1 output)
			(conn TSTWROS1 TSTWROS1 ==> FIFO36_72_EXP TSTWROS1)
		)
		(element DI56 1
			(pin DI56 output)
			(conn DI56 DI56 ==> FIFO36_72_EXP DI56)
		)
		(element DO51 1
			(pin DO51 input)
			(conn DO51 DO51 <== FIFO36_72_EXP DO51)
		)
		(element RDEN 1
			(pin RDEN output)
			(conn RDEN RDEN ==> RDENINV RDEN_B)
			(conn RDEN RDEN ==> RDENINV RDEN)
		)
		(element DI52 1
			(pin DI52 output)
			(conn DI52 DI52 ==> FIFO36_72_EXP DI52)
		)
		(element DI49 1
			(pin DI49 output)
			(conn DI49 DI49 ==> FIFO36_72_EXP DI49)
		)
		(element DO4 1
			(pin DO4 input)
			(conn DO4 DO4 <== FIFO36_72_EXP DO4)
		)
		(element RDCOUNT6 1
			(pin RDCOUNT6 input)
			(conn RDCOUNT6 RDCOUNT6 <== FIFO36_72_EXP RDCOUNT6)
		)
		(element DI23 1
			(pin DI23 output)
			(conn DI23 DI23 ==> FIFO36_72_EXP DI23)
		)
		(element RDCLKU 1
			(pin RDCLKU output)
			(conn RDCLKU RDCLKU ==> RDCLKUINV RDCLKU_B)
			(conn RDCLKU RDCLKU ==> RDCLKUINV RDCLKU)
		)
		(element DI50 1
			(pin DI50 output)
			(conn DI50 DI50 ==> FIFO36_72_EXP DI50)
		)
		(element DO34 1
			(pin DO34 input)
			(conn DO34 DO34 <== FIFO36_72_EXP DO34)
		)
		(element DO3 1
			(pin DO3 input)
			(conn DO3 DO3 <== FIFO36_72_EXP DO3)
		)
		(element WREN 1
			(pin WREN output)
			(conn WREN WREN ==> WRENINV WREN_B)
			(conn WREN WREN ==> WRENINV WREN)
		)
		(element TSTCNT4 1
			(pin TSTCNT4 output)
			(conn TSTCNT4 TSTCNT4 ==> FIFO36_72_EXP TSTCNT4)
		)
		(element TSTRDOS12 1
			(pin TSTRDOS12 output)
			(conn TSTRDOS12 TSTRDOS12 ==> FIFO36_72_EXP TSTRDOS12)
		)
		(element ECCPARITY0 1
			(pin ECCPARITY0 input)
			(conn ECCPARITY0 ECCPARITY0 <== FIFO36_72_EXP ECCPARITY0)
		)
		(element DI36 1
			(pin DI36 output)
			(conn DI36 DI36 ==> FIFO36_72_EXP DI36)
		)
		(element DO40 1
			(pin DO40 input)
			(conn DO40 DO40 <== FIFO36_72_EXP DO40)
		)
		(element DI30 1
			(pin DI30 output)
			(conn DI30 DI30 ==> FIFO36_72_EXP DI30)
		)
		(element TSTRDOS6 1
			(pin TSTRDOS6 output)
			(conn TSTRDOS6 TSTRDOS6 ==> FIFO36_72_EXP TSTRDOS6)
		)
		(element ALMOSTEMPTY 1
			(pin ALMOSTEMPTY input)
			(conn ALMOSTEMPTY ALMOSTEMPTY <== FIFO36_72_EXP ALMOSTEMPTY)
		)
		(element DO38 1
			(pin DO38 input)
			(conn DO38 DO38 <== FIFO36_72_EXP DO38)
		)
		(element DO23 1
			(pin DO23 input)
			(conn DO23 DO23 <== FIFO36_72_EXP DO23)
		)
		(element WRCOUNT3 1
			(pin WRCOUNT3 input)
			(conn WRCOUNT3 WRCOUNT3 <== FIFO36_72_EXP WRCOUNT3)
		)
		(element DOP7 1
			(pin DOP7 input)
			(conn DOP7 DOP7 <== FIFO36_72_EXP DOP7)
		)
		(element TSTRDOS3 1
			(pin TSTRDOS3 output)
			(conn TSTRDOS3 TSTRDOS3 ==> FIFO36_72_EXP TSTRDOS3)
		)
		(element DOP1 1
			(pin DOP1 input)
			(conn DOP1 DOP1 <== FIFO36_72_EXP DOP1)
		)
		(element DO31 1
			(pin DO31 input)
			(conn DO31 DO31 <== FIFO36_72_EXP DO31)
		)
		(element WRENINV 3
			(pin WREN_B input)
			(pin WREN input)
			(pin OUT output)
			(cfg WREN_B WREN)
			(conn WRENINV OUT ==> FIFO36_72_EXP WREN)
			(conn WRENINV WREN_B <== WREN WREN)
			(conn WRENINV WREN <== WREN WREN)
		)
		(element ECCPARITY5 1
			(pin ECCPARITY5 input)
			(conn ECCPARITY5 ECCPARITY5 <== FIFO36_72_EXP ECCPARITY5)
		)
		(element TSTFLAGIN 1
			(pin TSTFLAGIN output)
			(conn TSTFLAGIN TSTFLAGIN ==> FIFO36_72_EXP TSTFLAGIN)
		)
		(element DO56 1
			(pin DO56 input)
			(conn DO56 DO56 <== FIFO36_72_EXP DO56)
		)
		(element DOP3 1
			(pin DOP3 input)
			(conn DOP3 DOP3 <== FIFO36_72_EXP DOP3)
		)
		(element DO12 1
			(pin DO12 input)
			(conn DO12 DO12 <== FIFO36_72_EXP DO12)
		)
		(element DO7 1
			(pin DO7 input)
			(conn DO7 DO7 <== FIFO36_72_EXP DO7)
		)
		(element DO48 1
			(pin DO48 input)
			(conn DO48 DO48 <== FIFO36_72_EXP DO48)
		)
		(element DO42 1
			(pin DO42 input)
			(conn DO42 DO42 <== FIFO36_72_EXP DO42)
		)
		(element WRCOUNT0 1
			(pin WRCOUNT0 input)
			(conn WRCOUNT0 WRCOUNT0 <== FIFO36_72_EXP WRCOUNT0)
		)
		(element DO63 1
			(pin DO63 input)
			(conn DO63 DO63 <== FIFO36_72_EXP DO63)
		)
		(element DO62 1
			(pin DO62 input)
			(conn DO62 DO62 <== FIFO36_72_EXP DO62)
		)
		(element RDCLKL 1
			(pin RDCLKL output)
			(conn RDCLKL RDCLKL ==> RDCLKLINV RDCLKL_B)
			(conn RDCLKL RDCLKL ==> RDCLKLINV RDCLKL)
		)
		(element DIP6 1
			(pin DIP6 output)
			(conn DIP6 DIP6 ==> FIFO36_72_EXP DIP6)
		)
		(element DO_REG 0
			(cfg 1 0)
		)
		(element EN_SYN 0
			(cfg FALSE TRUE)
		)
		(element EN_ECC_READ 0
			(cfg FALSE TRUE)
		)
		(element EN_ECC_WRITE 0
			(cfg FALSE TRUE)
		)
		(element FIRST_WORD_FALL_THROUGH 0
			(cfg FALSE TRUE)
		)
		(element TIEOFFREGCEAL 1
			(pin TIEOFFREGCEAL output)
			(conn TIEOFFREGCEAL TIEOFFREGCEAL ==> FIFO36_72_EXP TIEOFFREGCEAL)
		)
		(element TIEOFFREGCEAU 1
			(pin TIEOFFREGCEAU output)
			(conn TIEOFFREGCEAU TIEOFFREGCEAU ==> FIFO36_72_EXP TIEOFFREGCEAU)
		)
	)
	(primitive_def FIFO36_EXP 158 172
		(pin WREN WREN input)
		(pin WRCLKU WRCLKU input)
		(pin WRCLKL WRCLKL input)
		(pin TSTWROS12 TSTWROS12 input)
		(pin TSTWROS11 TSTWROS11 input)
		(pin TSTWROS10 TSTWROS10 input)
		(pin TSTWROS9 TSTWROS9 input)
		(pin TSTWROS8 TSTWROS8 input)
		(pin TSTWROS7 TSTWROS7 input)
		(pin TSTWROS6 TSTWROS6 input)
		(pin TSTWROS5 TSTWROS5 input)
		(pin TSTWROS4 TSTWROS4 input)
		(pin TSTWROS3 TSTWROS3 input)
		(pin TSTWROS2 TSTWROS2 input)
		(pin TSTWROS1 TSTWROS1 input)
		(pin TSTWROS0 TSTWROS0 input)
		(pin TSTWRCNTOFF TSTWRCNTOFF input)
		(pin TSTRDOS12 TSTRDOS12 input)
		(pin TSTRDOS11 TSTRDOS11 input)
		(pin TSTRDOS10 TSTRDOS10 input)
		(pin TSTRDOS9 TSTRDOS9 input)
		(pin TSTRDOS8 TSTRDOS8 input)
		(pin TSTRDOS7 TSTRDOS7 input)
		(pin TSTRDOS6 TSTRDOS6 input)
		(pin TSTRDOS5 TSTRDOS5 input)
		(pin TSTRDOS4 TSTRDOS4 input)
		(pin TSTRDOS3 TSTRDOS3 input)
		(pin TSTRDOS2 TSTRDOS2 input)
		(pin TSTRDOS1 TSTRDOS1 input)
		(pin TSTRDOS0 TSTRDOS0 input)
		(pin TSTRDCNTOFF TSTRDCNTOFF input)
		(pin TSTOFF TSTOFF input)
		(pin TSTFLAGIN TSTFLAGIN input)
		(pin TSTCNT12 TSTCNT12 input)
		(pin TSTCNT11 TSTCNT11 input)
		(pin TSTCNT10 TSTCNT10 input)
		(pin TSTCNT9 TSTCNT9 input)
		(pin TSTCNT8 TSTCNT8 input)
		(pin TSTCNT7 TSTCNT7 input)
		(pin TSTCNT6 TSTCNT6 input)
		(pin TSTCNT5 TSTCNT5 input)
		(pin TSTCNT4 TSTCNT4 input)
		(pin TSTCNT3 TSTCNT3 input)
		(pin TSTCNT2 TSTCNT2 input)
		(pin TSTCNT1 TSTCNT1 input)
		(pin TSTCNT0 TSTCNT0 input)
		(pin RST RST input)
		(pin RDRCLKU RDRCLKU input)
		(pin RDRCLKL RDRCLKL input)
		(pin RDEN RDEN input)
		(pin RDCLKU RDCLKU input)
		(pin RDCLKL RDCLKL input)
		(pin DIP3 DIP3 input)
		(pin DIP2 DIP2 input)
		(pin DIP1 DIP1 input)
		(pin DIP0 DIP0 input)
		(pin DI31 DI31 input)
		(pin DI30 DI30 input)
		(pin DI29 DI29 input)
		(pin DI28 DI28 input)
		(pin DI27 DI27 input)
		(pin DI26 DI26 input)
		(pin DI25 DI25 input)
		(pin DI24 DI24 input)
		(pin DI23 DI23 input)
		(pin DI22 DI22 input)
		(pin DI21 DI21 input)
		(pin DI20 DI20 input)
		(pin DI19 DI19 input)
		(pin DI18 DI18 input)
		(pin DI17 DI17 input)
		(pin DI16 DI16 input)
		(pin DI15 DI15 input)
		(pin DI14 DI14 input)
		(pin DI13 DI13 input)
		(pin DI12 DI12 input)
		(pin DI11 DI11 input)
		(pin DI10 DI10 input)
		(pin DI9 DI9 input)
		(pin DI8 DI8 input)
		(pin DI7 DI7 input)
		(pin DI6 DI6 input)
		(pin DI5 DI5 input)
		(pin DI4 DI4 input)
		(pin DI3 DI3 input)
		(pin DI2 DI2 input)
		(pin DI1 DI1 input)
		(pin DI0 DI0 input)
		(pin WRERR WRERR output)
		(pin WRCOUNT12 WRCOUNT12 output)
		(pin WRCOUNT11 WRCOUNT11 output)
		(pin WRCOUNT10 WRCOUNT10 output)
		(pin WRCOUNT9 WRCOUNT9 output)
		(pin WRCOUNT8 WRCOUNT8 output)
		(pin WRCOUNT7 WRCOUNT7 output)
		(pin WRCOUNT6 WRCOUNT6 output)
		(pin WRCOUNT5 WRCOUNT5 output)
		(pin WRCOUNT4 WRCOUNT4 output)
		(pin WRCOUNT3 WRCOUNT3 output)
		(pin WRCOUNT2 WRCOUNT2 output)
		(pin WRCOUNT1 WRCOUNT1 output)
		(pin WRCOUNT0 WRCOUNT0 output)
		(pin RDERR RDERR output)
		(pin RDCOUNT12 RDCOUNT12 output)
		(pin RDCOUNT11 RDCOUNT11 output)
		(pin RDCOUNT10 RDCOUNT10 output)
		(pin RDCOUNT9 RDCOUNT9 output)
		(pin RDCOUNT8 RDCOUNT8 output)
		(pin RDCOUNT7 RDCOUNT7 output)
		(pin RDCOUNT6 RDCOUNT6 output)
		(pin RDCOUNT5 RDCOUNT5 output)
		(pin RDCOUNT4 RDCOUNT4 output)
		(pin RDCOUNT3 RDCOUNT3 output)
		(pin RDCOUNT2 RDCOUNT2 output)
		(pin RDCOUNT1 RDCOUNT1 output)
		(pin RDCOUNT0 RDCOUNT0 output)
		(pin FULL FULL output)
		(pin EMPTY EMPTY output)
		(pin DOP3 DOP3 output)
		(pin DOP2 DOP2 output)
		(pin DOP1 DOP1 output)
		(pin DOP0 DOP0 output)
		(pin DO31 DO31 output)
		(pin DO30 DO30 output)
		(pin DO29 DO29 output)
		(pin DO28 DO28 output)
		(pin DO27 DO27 output)
		(pin DO26 DO26 output)
		(pin DO25 DO25 output)
		(pin DO24 DO24 output)
		(pin DO23 DO23 output)
		(pin DO22 DO22 output)
		(pin DO21 DO21 output)
		(pin DO20 DO20 output)
		(pin DO19 DO19 output)
		(pin DO18 DO18 output)
		(pin DO17 DO17 output)
		(pin DO16 DO16 output)
		(pin DO15 DO15 output)
		(pin DO14 DO14 output)
		(pin DO13 DO13 output)
		(pin DO12 DO12 output)
		(pin DO11 DO11 output)
		(pin DO10 DO10 output)
		(pin DO9 DO9 output)
		(pin DO8 DO8 output)
		(pin DO7 DO7 output)
		(pin DO6 DO6 output)
		(pin DO5 DO5 output)
		(pin DO4 DO4 output)
		(pin DO3 DO3 output)
		(pin DO2 DO2 output)
		(pin DO1 DO1 output)
		(pin DO0 DO0 output)
		(pin ALMOSTFULL ALMOSTFULL output)
		(pin ALMOSTEMPTY ALMOSTEMPTY output)
		(pin TIEOFFREGCEAL TIEOFFREGCEAL input)
		(pin TIEOFFREGCEAU TIEOFFREGCEAU input)
		(element DIP0 1
			(pin DIP0 output)
			(conn DIP0 DIP0 ==> FIFO36_EXP DIP0)
		)
		(element DI18 1
			(pin DI18 output)
			(conn DI18 DI18 ==> FIFO36_EXP DI18)
		)
		(element TSTOFF 1
			(pin TSTOFF output)
			(conn TSTOFF TSTOFF ==> FIFO36_EXP TSTOFF)
		)
		(element RDCOUNT12 1
			(pin RDCOUNT12 input)
			(conn RDCOUNT12 RDCOUNT12 <== FIFO36_EXP RDCOUNT12)
		)
		(element DO13 1
			(pin DO13 input)
			(conn DO13 DO13 <== FIFO36_EXP DO13)
		)
		(element DI9 1
			(pin DI9 output)
			(conn DI9 DI9 ==> FIFO36_EXP DI9)
		)
		(element TSTRDOS7 1
			(pin TSTRDOS7 output)
			(conn TSTRDOS7 TSTRDOS7 ==> FIFO36_EXP TSTRDOS7)
		)
		(element DI11 1
			(pin DI11 output)
			(conn DI11 DI11 ==> FIFO36_EXP DI11)
		)
		(element DI14 1
			(pin DI14 output)
			(conn DI14 DI14 ==> FIFO36_EXP DI14)
		)
		(element DI21 1
			(pin DI21 output)
			(conn DI21 DI21 ==> FIFO36_EXP DI21)
		)
		(element TSTWROS12 1
			(pin TSTWROS12 output)
			(conn TSTWROS12 TSTWROS12 ==> FIFO36_EXP TSTWROS12)
		)
		(element DO26 1
			(pin DO26 input)
			(conn DO26 DO26 <== FIFO36_EXP DO26)
		)
		(element DI22 1
			(pin DI22 output)
			(conn DI22 DI22 ==> FIFO36_EXP DI22)
		)
		(element FULL 1
			(pin FULL input)
			(conn FULL FULL <== FIFO36_EXP FULL)
		)
		(element WRCOUNT11 1
			(pin WRCOUNT11 input)
			(conn WRCOUNT11 WRCOUNT11 <== FIFO36_EXP WRCOUNT11)
		)
		(element TSTCNT9 1
			(pin TSTCNT9 output)
			(conn TSTCNT9 TSTCNT9 ==> FIFO36_EXP TSTCNT9)
		)
		(element WRCOUNT10 1
			(pin WRCOUNT10 input)
			(conn WRCOUNT10 WRCOUNT10 <== FIFO36_EXP WRCOUNT10)
		)
		(element FIFO36_EXP 158 # BEL
			(pin WRERR output)
			(pin WREN input)
			(pin WRCOUNT12 output)
			(pin WRCOUNT11 output)
			(pin WRCOUNT10 output)
			(pin WRCOUNT9 output)
			(pin WRCOUNT8 output)
			(pin WRCOUNT7 output)
			(pin WRCOUNT6 output)
			(pin WRCOUNT5 output)
			(pin WRCOUNT4 output)
			(pin WRCOUNT3 output)
			(pin WRCOUNT2 output)
			(pin WRCOUNT1 output)
			(pin WRCOUNT0 output)
			(pin WRCLKU input)
			(pin WRCLKL input)
			(pin TSTWROS12 input)
			(pin TSTWROS11 input)
			(pin TSTWROS10 input)
			(pin TSTWROS9 input)
			(pin TSTWROS8 input)
			(pin TSTWROS7 input)
			(pin TSTWROS6 input)
			(pin TSTWROS5 input)
			(pin TSTWROS4 input)
			(pin TSTWROS3 input)
			(pin TSTWROS2 input)
			(pin TSTWROS1 input)
			(pin TSTWROS0 input)
			(pin TSTWRCNTOFF input)
			(pin TSTRDOS12 input)
			(pin TSTRDOS11 input)
			(pin TSTRDOS10 input)
			(pin TSTRDOS9 input)
			(pin TSTRDOS8 input)
			(pin TSTRDOS7 input)
			(pin TSTRDOS6 input)
			(pin TSTRDOS5 input)
			(pin TSTRDOS4 input)
			(pin TSTRDOS3 input)
			(pin TSTRDOS2 input)
			(pin TSTRDOS1 input)
			(pin TSTRDOS0 input)
			(pin TSTRDCNTOFF input)
			(pin TSTOFF input)
			(pin TSTFLAGIN input)
			(pin TSTCNT12 input)
			(pin TSTCNT11 input)
			(pin TSTCNT10 input)
			(pin TSTCNT9 input)
			(pin TSTCNT8 input)
			(pin TSTCNT7 input)
			(pin TSTCNT6 input)
			(pin TSTCNT5 input)
			(pin TSTCNT4 input)
			(pin TSTCNT3 input)
			(pin TSTCNT2 input)
			(pin TSTCNT1 input)
			(pin TSTCNT0 input)
			(pin RST input)
			(pin RDRCLKU input)
			(pin RDRCLKL input)
			(pin RDERR output)
			(pin RDEN input)
			(pin RDCOUNT12 output)
			(pin RDCOUNT11 output)
			(pin RDCOUNT10 output)
			(pin RDCOUNT9 output)
			(pin RDCOUNT8 output)
			(pin RDCOUNT7 output)
			(pin RDCOUNT6 output)
			(pin RDCOUNT5 output)
			(pin RDCOUNT4 output)
			(pin RDCOUNT3 output)
			(pin RDCOUNT2 output)
			(pin RDCOUNT1 output)
			(pin RDCOUNT0 output)
			(pin RDCLKU input)
			(pin RDCLKL input)
			(pin FULL output)
			(pin EMPTY output)
			(pin DOP3 output)
			(pin DOP2 output)
			(pin DOP1 output)
			(pin DOP0 output)
			(pin DO31 output)
			(pin DO30 output)
			(pin DO29 output)
			(pin DO28 output)
			(pin DO27 output)
			(pin DO26 output)
			(pin DO25 output)
			(pin DO24 output)
			(pin DO23 output)
			(pin DO22 output)
			(pin DO21 output)
			(pin DO20 output)
			(pin DO19 output)
			(pin DO18 output)
			(pin DO17 output)
			(pin DO16 output)
			(pin DO15 output)
			(pin DO14 output)
			(pin DO13 output)
			(pin DO12 output)
			(pin DO11 output)
			(pin DO10 output)
			(pin DO9 output)
			(pin DO8 output)
			(pin DO7 output)
			(pin DO6 output)
			(pin DO5 output)
			(pin DO4 output)
			(pin DO3 output)
			(pin DO2 output)
			(pin DO1 output)
			(pin DO0 output)
			(pin DIP3 input)
			(pin DIP2 input)
			(pin DIP1 input)
			(pin DIP0 input)
			(pin DI31 input)
			(pin DI30 input)
			(pin DI29 input)
			(pin DI28 input)
			(pin DI27 input)
			(pin DI26 input)
			(pin DI25 input)
			(pin DI24 input)
			(pin DI23 input)
			(pin DI22 input)
			(pin DI21 input)
			(pin DI20 input)
			(pin DI19 input)
			(pin DI18 input)
			(pin DI17 input)
			(pin DI16 input)
			(pin DI15 input)
			(pin DI14 input)
			(pin DI13 input)
			(pin DI12 input)
			(pin DI11 input)
			(pin DI10 input)
			(pin DI9 input)
			(pin DI8 input)
			(pin DI7 input)
			(pin DI6 input)
			(pin DI5 input)
			(pin DI4 input)
			(pin DI3 input)
			(pin DI2 input)
			(pin DI1 input)
			(pin DI0 input)
			(pin ALMOSTFULL output)
			(pin ALMOSTEMPTY output)
			(pin TIEOFFREGCEAL input)
			(pin TIEOFFREGCEAU input)
			(conn FIFO36_EXP WRERR ==> WRERR WRERR)
			(conn FIFO36_EXP WRCOUNT12 ==> WRCOUNT12 WRCOUNT12)
			(conn FIFO36_EXP WRCOUNT11 ==> WRCOUNT11 WRCOUNT11)
			(conn FIFO36_EXP WRCOUNT10 ==> WRCOUNT10 WRCOUNT10)
			(conn FIFO36_EXP WRCOUNT9 ==> WRCOUNT9 WRCOUNT9)
			(conn FIFO36_EXP WRCOUNT8 ==> WRCOUNT8 WRCOUNT8)
			(conn FIFO36_EXP WRCOUNT7 ==> WRCOUNT7 WRCOUNT7)
			(conn FIFO36_EXP WRCOUNT6 ==> WRCOUNT6 WRCOUNT6)
			(conn FIFO36_EXP WRCOUNT5 ==> WRCOUNT5 WRCOUNT5)
			(conn FIFO36_EXP WRCOUNT4 ==> WRCOUNT4 WRCOUNT4)
			(conn FIFO36_EXP WRCOUNT3 ==> WRCOUNT3 WRCOUNT3)
			(conn FIFO36_EXP WRCOUNT2 ==> WRCOUNT2 WRCOUNT2)
			(conn FIFO36_EXP WRCOUNT1 ==> WRCOUNT1 WRCOUNT1)
			(conn FIFO36_EXP WRCOUNT0 ==> WRCOUNT0 WRCOUNT0)
			(conn FIFO36_EXP RDERR ==> RDERR RDERR)
			(conn FIFO36_EXP RDCOUNT12 ==> RDCOUNT12 RDCOUNT12)
			(conn FIFO36_EXP RDCOUNT11 ==> RDCOUNT11 RDCOUNT11)
			(conn FIFO36_EXP RDCOUNT10 ==> RDCOUNT10 RDCOUNT10)
			(conn FIFO36_EXP RDCOUNT9 ==> RDCOUNT9 RDCOUNT9)
			(conn FIFO36_EXP RDCOUNT8 ==> RDCOUNT8 RDCOUNT8)
			(conn FIFO36_EXP RDCOUNT7 ==> RDCOUNT7 RDCOUNT7)
			(conn FIFO36_EXP RDCOUNT6 ==> RDCOUNT6 RDCOUNT6)
			(conn FIFO36_EXP RDCOUNT5 ==> RDCOUNT5 RDCOUNT5)
			(conn FIFO36_EXP RDCOUNT4 ==> RDCOUNT4 RDCOUNT4)
			(conn FIFO36_EXP RDCOUNT3 ==> RDCOUNT3 RDCOUNT3)
			(conn FIFO36_EXP RDCOUNT2 ==> RDCOUNT2 RDCOUNT2)
			(conn FIFO36_EXP RDCOUNT1 ==> RDCOUNT1 RDCOUNT1)
			(conn FIFO36_EXP RDCOUNT0 ==> RDCOUNT0 RDCOUNT0)
			(conn FIFO36_EXP FULL ==> FULL FULL)
			(conn FIFO36_EXP EMPTY ==> EMPTY EMPTY)
			(conn FIFO36_EXP DOP3 ==> DOP3 DOP3)
			(conn FIFO36_EXP DOP2 ==> DOP2 DOP2)
			(conn FIFO36_EXP DOP1 ==> DOP1 DOP1)
			(conn FIFO36_EXP DOP0 ==> DOP0 DOP0)
			(conn FIFO36_EXP DO31 ==> DO31 DO31)
			(conn FIFO36_EXP DO30 ==> DO30 DO30)
			(conn FIFO36_EXP DO29 ==> DO29 DO29)
			(conn FIFO36_EXP DO28 ==> DO28 DO28)
			(conn FIFO36_EXP DO27 ==> DO27 DO27)
			(conn FIFO36_EXP DO26 ==> DO26 DO26)
			(conn FIFO36_EXP DO25 ==> DO25 DO25)
			(conn FIFO36_EXP DO24 ==> DO24 DO24)
			(conn FIFO36_EXP DO23 ==> DO23 DO23)
			(conn FIFO36_EXP DO22 ==> DO22 DO22)
			(conn FIFO36_EXP DO21 ==> DO21 DO21)
			(conn FIFO36_EXP DO20 ==> DO20 DO20)
			(conn FIFO36_EXP DO19 ==> DO19 DO19)
			(conn FIFO36_EXP DO18 ==> DO18 DO18)
			(conn FIFO36_EXP DO17 ==> DO17 DO17)
			(conn FIFO36_EXP DO16 ==> DO16 DO16)
			(conn FIFO36_EXP DO15 ==> DO15 DO15)
			(conn FIFO36_EXP DO14 ==> DO14 DO14)
			(conn FIFO36_EXP DO13 ==> DO13 DO13)
			(conn FIFO36_EXP DO12 ==> DO12 DO12)
			(conn FIFO36_EXP DO11 ==> DO11 DO11)
			(conn FIFO36_EXP DO10 ==> DO10 DO10)
			(conn FIFO36_EXP DO9 ==> DO9 DO9)
			(conn FIFO36_EXP DO8 ==> DO8 DO8)
			(conn FIFO36_EXP DO7 ==> DO7 DO7)
			(conn FIFO36_EXP DO6 ==> DO6 DO6)
			(conn FIFO36_EXP DO5 ==> DO5 DO5)
			(conn FIFO36_EXP DO4 ==> DO4 DO4)
			(conn FIFO36_EXP DO3 ==> DO3 DO3)
			(conn FIFO36_EXP DO2 ==> DO2 DO2)
			(conn FIFO36_EXP DO1 ==> DO1 DO1)
			(conn FIFO36_EXP DO0 ==> DO0 DO0)
			(conn FIFO36_EXP ALMOSTFULL ==> ALMOSTFULL ALMOSTFULL)
			(conn FIFO36_EXP ALMOSTEMPTY ==> ALMOSTEMPTY ALMOSTEMPTY)
			(conn FIFO36_EXP WREN <== WRENINV OUT)
			(conn FIFO36_EXP WRCLKU <== WRCLKUINV OUT)
			(conn FIFO36_EXP WRCLKL <== WRCLKLINV OUT)
			(conn FIFO36_EXP TSTWROS12 <== TSTWROS12 TSTWROS12)
			(conn FIFO36_EXP TSTWROS11 <== TSTWROS11 TSTWROS11)
			(conn FIFO36_EXP TSTWROS10 <== TSTWROS10 TSTWROS10)
			(conn FIFO36_EXP TSTWROS9 <== TSTWROS9 TSTWROS9)
			(conn FIFO36_EXP TSTWROS8 <== TSTWROS8 TSTWROS8)
			(conn FIFO36_EXP TSTWROS7 <== TSTWROS7 TSTWROS7)
			(conn FIFO36_EXP TSTWROS6 <== TSTWROS6 TSTWROS6)
			(conn FIFO36_EXP TSTWROS5 <== TSTWROS5 TSTWROS5)
			(conn FIFO36_EXP TSTWROS4 <== TSTWROS4 TSTWROS4)
			(conn FIFO36_EXP TSTWROS3 <== TSTWROS3 TSTWROS3)
			(conn FIFO36_EXP TSTWROS2 <== TSTWROS2 TSTWROS2)
			(conn FIFO36_EXP TSTWROS1 <== TSTWROS1 TSTWROS1)
			(conn FIFO36_EXP TSTWROS0 <== TSTWROS0 TSTWROS0)
			(conn FIFO36_EXP TSTWRCNTOFF <== TSTWRCNTOFF TSTWRCNTOFF)
			(conn FIFO36_EXP TSTRDOS12 <== TSTRDOS12 TSTRDOS12)
			(conn FIFO36_EXP TSTRDOS11 <== TSTRDOS11 TSTRDOS11)
			(conn FIFO36_EXP TSTRDOS10 <== TSTRDOS10 TSTRDOS10)
			(conn FIFO36_EXP TSTRDOS9 <== TSTRDOS9 TSTRDOS9)
			(conn FIFO36_EXP TSTRDOS8 <== TSTRDOS8 TSTRDOS8)
			(conn FIFO36_EXP TSTRDOS7 <== TSTRDOS7 TSTRDOS7)
			(conn FIFO36_EXP TSTRDOS6 <== TSTRDOS6 TSTRDOS6)
			(conn FIFO36_EXP TSTRDOS5 <== TSTRDOS5 TSTRDOS5)
			(conn FIFO36_EXP TSTRDOS4 <== TSTRDOS4 TSTRDOS4)
			(conn FIFO36_EXP TSTRDOS3 <== TSTRDOS3 TSTRDOS3)
			(conn FIFO36_EXP TSTRDOS2 <== TSTRDOS2 TSTRDOS2)
			(conn FIFO36_EXP TSTRDOS1 <== TSTRDOS1 TSTRDOS1)
			(conn FIFO36_EXP TSTRDOS0 <== TSTRDOS0 TSTRDOS0)
			(conn FIFO36_EXP TSTRDCNTOFF <== TSTRDCNTOFF TSTRDCNTOFF)
			(conn FIFO36_EXP TSTOFF <== TSTOFF TSTOFF)
			(conn FIFO36_EXP TSTFLAGIN <== TSTFLAGIN TSTFLAGIN)
			(conn FIFO36_EXP TSTCNT12 <== TSTCNT12 TSTCNT12)
			(conn FIFO36_EXP TSTCNT11 <== TSTCNT11 TSTCNT11)
			(conn FIFO36_EXP TSTCNT10 <== TSTCNT10 TSTCNT10)
			(conn FIFO36_EXP TSTCNT9 <== TSTCNT9 TSTCNT9)
			(conn FIFO36_EXP TSTCNT8 <== TSTCNT8 TSTCNT8)
			(conn FIFO36_EXP TSTCNT7 <== TSTCNT7 TSTCNT7)
			(conn FIFO36_EXP TSTCNT6 <== TSTCNT6 TSTCNT6)
			(conn FIFO36_EXP TSTCNT5 <== TSTCNT5 TSTCNT5)
			(conn FIFO36_EXP TSTCNT4 <== TSTCNT4 TSTCNT4)
			(conn FIFO36_EXP TSTCNT3 <== TSTCNT3 TSTCNT3)
			(conn FIFO36_EXP TSTCNT2 <== TSTCNT2 TSTCNT2)
			(conn FIFO36_EXP TSTCNT1 <== TSTCNT1 TSTCNT1)
			(conn FIFO36_EXP TSTCNT0 <== TSTCNT0 TSTCNT0)
			(conn FIFO36_EXP RST <== RSTINV OUT)
			(conn FIFO36_EXP RDRCLKU <== RDRCLKUINV OUT)
			(conn FIFO36_EXP RDRCLKL <== RDRCLKLINV OUT)
			(conn FIFO36_EXP RDEN <== RDENINV OUT)
			(conn FIFO36_EXP RDCLKU <== RDCLKUINV OUT)
			(conn FIFO36_EXP RDCLKL <== RDCLKLINV OUT)
			(conn FIFO36_EXP DIP3 <== DIP3 DIP3)
			(conn FIFO36_EXP DIP2 <== DIP2 DIP2)
			(conn FIFO36_EXP DIP1 <== DIP1 DIP1)
			(conn FIFO36_EXP DIP0 <== DIP0 DIP0)
			(conn FIFO36_EXP DI31 <== DI31 DI31)
			(conn FIFO36_EXP DI30 <== DI30 DI30)
			(conn FIFO36_EXP DI29 <== DI29 DI29)
			(conn FIFO36_EXP DI28 <== DI28 DI28)
			(conn FIFO36_EXP DI27 <== DI27 DI27)
			(conn FIFO36_EXP DI26 <== DI26 DI26)
			(conn FIFO36_EXP DI25 <== DI25 DI25)
			(conn FIFO36_EXP DI24 <== DI24 DI24)
			(conn FIFO36_EXP DI23 <== DI23 DI23)
			(conn FIFO36_EXP DI22 <== DI22 DI22)
			(conn FIFO36_EXP DI21 <== DI21 DI21)
			(conn FIFO36_EXP DI20 <== DI20 DI20)
			(conn FIFO36_EXP DI19 <== DI19 DI19)
			(conn FIFO36_EXP DI18 <== DI18 DI18)
			(conn FIFO36_EXP DI17 <== DI17 DI17)
			(conn FIFO36_EXP DI16 <== DI16 DI16)
			(conn FIFO36_EXP DI15 <== DI15 DI15)
			(conn FIFO36_EXP DI14 <== DI14 DI14)
			(conn FIFO36_EXP DI13 <== DI13 DI13)
			(conn FIFO36_EXP DI12 <== DI12 DI12)
			(conn FIFO36_EXP DI11 <== DI11 DI11)
			(conn FIFO36_EXP DI10 <== DI10 DI10)
			(conn FIFO36_EXP DI9 <== DI9 DI9)
			(conn FIFO36_EXP DI8 <== DI8 DI8)
			(conn FIFO36_EXP DI7 <== DI7 DI7)
			(conn FIFO36_EXP DI6 <== DI6 DI6)
			(conn FIFO36_EXP DI5 <== DI5 DI5)
			(conn FIFO36_EXP DI4 <== DI4 DI4)
			(conn FIFO36_EXP DI3 <== DI3 DI3)
			(conn FIFO36_EXP DI2 <== DI2 DI2)
			(conn FIFO36_EXP DI1 <== DI1 DI1)
			(conn FIFO36_EXP DI0 <== DI0 DI0)
			(conn FIFO36_EXP TIEOFFREGCEAL <== TIEOFFREGCEAL TIEOFFREGCEAL)
			(conn FIFO36_EXP TIEOFFREGCEAU <== TIEOFFREGCEAU TIEOFFREGCEAU)
		)
		(element DI8 1
			(pin DI8 output)
			(conn DI8 DI8 ==> FIFO36_EXP DI8)
		)
		(element RDCOUNT7 1
			(pin RDCOUNT7 input)
			(conn RDCOUNT7 RDCOUNT7 <== FIFO36_EXP RDCOUNT7)
		)
		(element DATA_WIDTH 0
			(cfg 36 18 9 4)
		)
		(element DO_REG 0
			(cfg 1 0)
		)
		(element TSTRDOS11 1
			(pin TSTRDOS11 output)
			(conn TSTRDOS11 TSTRDOS11 ==> FIFO36_EXP TSTRDOS11)
		)
		(element DI5 1
			(pin DI5 output)
			(conn DI5 DI5 ==> FIFO36_EXP DI5)
		)
		(element RDRCLKU 1
			(pin RDRCLKU output)
			(conn RDRCLKU RDRCLKU ==> RDRCLKUINV RDRCLKU_B)
			(conn RDRCLKU RDRCLKU ==> RDRCLKUINV RDRCLKU)
		)
		(element WRCOUNT1 1
			(pin WRCOUNT1 input)
			(conn WRCOUNT1 WRCOUNT1 <== FIFO36_EXP WRCOUNT1)
		)
		(element DI27 1
			(pin DI27 output)
			(conn DI27 DI27 ==> FIFO36_EXP DI27)
		)
		(element DI31 1
			(pin DI31 output)
			(conn DI31 DI31 ==> FIFO36_EXP DI31)
		)
		(element DI0 1
			(pin DI0 output)
			(conn DI0 DI0 ==> FIFO36_EXP DI0)
		)
		(element EN_SYN 0
			(cfg FALSE TRUE)
		)
		(element DIP3 1
			(pin DIP3 output)
			(conn DIP3 DIP3 ==> FIFO36_EXP DIP3)
		)
		(element DOP2 1
			(pin DOP2 input)
			(conn DOP2 DOP2 <== FIFO36_EXP DOP2)
		)
		(element RDCOUNT1 1
			(pin RDCOUNT1 input)
			(conn RDCOUNT1 RDCOUNT1 <== FIFO36_EXP RDCOUNT1)
		)
		(element DO2 1
			(pin DO2 input)
			(conn DO2 DO2 <== FIFO36_EXP DO2)
		)
		(element TSTRDOS0 1
			(pin TSTRDOS0 output)
			(conn TSTRDOS0 TSTRDOS0 ==> FIFO36_EXP TSTRDOS0)
		)
		(element DO17 1
			(pin DO17 input)
			(conn DO17 DO17 <== FIFO36_EXP DO17)
		)
		(element TSTCNT3 1
			(pin TSTCNT3 output)
			(conn TSTCNT3 TSTCNT3 ==> FIFO36_EXP TSTCNT3)
		)
		(element DI1 1
			(pin DI1 output)
			(conn DI1 DI1 ==> FIFO36_EXP DI1)
		)
		(element WRCOUNT4 1
			(pin WRCOUNT4 input)
			(conn WRCOUNT4 WRCOUNT4 <== FIFO36_EXP WRCOUNT4)
		)
		(element WRCOUNT12 1
			(pin WRCOUNT12 input)
			(conn WRCOUNT12 WRCOUNT12 <== FIFO36_EXP WRCOUNT12)
		)
		(element TSTWRCNTOFF 1
			(pin TSTWRCNTOFF output)
			(conn TSTWRCNTOFF TSTWRCNTOFF ==> FIFO36_EXP TSTWRCNTOFF)
		)
		(element TSTRDOS4 1
			(pin TSTRDOS4 output)
			(conn TSTRDOS4 TSTRDOS4 ==> FIFO36_EXP TSTRDOS4)
		)
		(element TSTWROS0 1
			(pin TSTWROS0 output)
			(conn TSTWROS0 TSTWROS0 ==> FIFO36_EXP TSTWROS0)
		)
		(element WRCOUNT9 1
			(pin WRCOUNT9 input)
			(conn WRCOUNT9 WRCOUNT9 <== FIFO36_EXP WRCOUNT9)
		)
		(element DO6 1
			(pin DO6 input)
			(conn DO6 DO6 <== FIFO36_EXP DO6)
		)
		(element RDCOUNT2 1
			(pin RDCOUNT2 input)
			(conn RDCOUNT2 RDCOUNT2 <== FIFO36_EXP RDCOUNT2)
		)
		(element DO22 1
			(pin DO22 input)
			(conn DO22 DO22 <== FIFO36_EXP DO22)
		)
		(element RDCOUNT0 1
			(pin RDCOUNT0 input)
			(conn RDCOUNT0 RDCOUNT0 <== FIFO36_EXP RDCOUNT0)
		)
		(element TSTWROS3 1
			(pin TSTWROS3 output)
			(conn TSTWROS3 TSTWROS3 ==> FIFO36_EXP TSTWROS3)
		)
		(element TSTCNT10 1
			(pin TSTCNT10 output)
			(conn TSTCNT10 TSTCNT10 ==> FIFO36_EXP TSTCNT10)
		)
		(element FIRST_WORD_FALL_THROUGH 0
			(cfg FALSE TRUE)
		)
		(element RDCOUNT10 1
			(pin RDCOUNT10 input)
			(conn RDCOUNT10 RDCOUNT10 <== FIFO36_EXP RDCOUNT10)
		)
		(element DO14 1
			(pin DO14 input)
			(conn DO14 DO14 <== FIFO36_EXP DO14)
		)
		(element RDCOUNT3 1
			(pin RDCOUNT3 input)
			(conn RDCOUNT3 RDCOUNT3 <== FIFO36_EXP RDCOUNT3)
		)
		(element TSTWROS9 1
			(pin TSTWROS9 output)
			(conn TSTWROS9 TSTWROS9 ==> FIFO36_EXP TSTWROS9)
		)
		(element DI2 1
			(pin DI2 output)
			(conn DI2 DI2 ==> FIFO36_EXP DI2)
		)
		(element WRCOUNT5 1
			(pin WRCOUNT5 input)
			(conn WRCOUNT5 WRCOUNT5 <== FIFO36_EXP WRCOUNT5)
		)
		(element TSTCNT12 1
			(pin TSTCNT12 output)
			(conn TSTCNT12 TSTCNT12 ==> FIFO36_EXP TSTCNT12)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> RSTINV RST_B)
			(conn RST RST ==> RSTINV RST)
		)
		(element DO25 1
			(pin DO25 input)
			(conn DO25 DO25 <== FIFO36_EXP DO25)
		)
		(element RDENINV 3
			(pin RDEN_B input)
			(pin RDEN input)
			(pin OUT output)
			(cfg RDEN_B RDEN)
			(conn RDENINV OUT ==> FIFO36_EXP RDEN)
			(conn RDENINV RDEN_B <== RDEN RDEN)
			(conn RDENINV RDEN <== RDEN RDEN)
		)
		(element TSTWROS11 1
			(pin TSTWROS11 output)
			(conn TSTWROS11 TSTWROS11 ==> FIFO36_EXP TSTWROS11)
		)
		(element DO8 1
			(pin DO8 input)
			(conn DO8 DO8 <== FIFO36_EXP DO8)
		)
		(element ALMOSTFULL 1
			(pin ALMOSTFULL input)
			(conn ALMOSTFULL ALMOSTFULL <== FIFO36_EXP ALMOSTFULL)
		)
		(element TSTCNT1 1
			(pin TSTCNT1 output)
			(conn TSTCNT1 TSTCNT1 ==> FIFO36_EXP TSTCNT1)
		)
		(element DI26 1
			(pin DI26 output)
			(conn DI26 DI26 ==> FIFO36_EXP DI26)
		)
		(element DIP1 1
			(pin DIP1 output)
			(conn DIP1 DIP1 ==> FIFO36_EXP DIP1)
		)
		(element TSTRDOS10 1
			(pin TSTRDOS10 output)
			(conn TSTRDOS10 TSTRDOS10 ==> FIFO36_EXP TSTRDOS10)
		)
		(element RDCOUNT8 1
			(pin RDCOUNT8 input)
			(conn RDCOUNT8 RDCOUNT8 <== FIFO36_EXP RDCOUNT8)
		)
		(element DI13 1
			(pin DI13 output)
			(conn DI13 DI13 ==> FIFO36_EXP DI13)
		)
		(element DI6 1
			(pin DI6 output)
			(conn DI6 DI6 ==> FIFO36_EXP DI6)
		)
		(element DO27 1
			(pin DO27 input)
			(conn DO27 DO27 <== FIFO36_EXP DO27)
		)
		(element RDRCLKUINV 3
			(pin RDRCLKU_B input)
			(pin RDRCLKU input)
			(pin OUT output)
			(cfg RDRCLKU_B RDRCLKU)
			(conn RDRCLKUINV OUT ==> FIFO36_EXP RDRCLKU)
			(conn RDRCLKUINV RDRCLKU_B <== RDRCLKU RDRCLKU)
			(conn RDRCLKUINV RDRCLKU <== RDRCLKU RDRCLKU)
		)
		(element DI25 1
			(pin DI25 output)
			(conn DI25 DI25 ==> FIFO36_EXP DI25)
		)
		(element DO18 1
			(pin DO18 input)
			(conn DO18 DO18 <== FIFO36_EXP DO18)
		)
		(element TSTWROS6 1
			(pin TSTWROS6 output)
			(conn TSTWROS6 TSTWROS6 ==> FIFO36_EXP TSTWROS6)
		)
		(element DO30 1
			(pin DO30 input)
			(conn DO30 DO30 <== FIFO36_EXP DO30)
		)
		(element WRCLKL 1
			(pin WRCLKL output)
			(conn WRCLKL WRCLKL ==> WRCLKLINV WRCLKL_B)
			(conn WRCLKL WRCLKL ==> WRCLKLINV WRCLKL)
		)
		(element TSTWROS2 1
			(pin TSTWROS2 output)
			(conn TSTWROS2 TSTWROS2 ==> FIFO36_EXP TSTWROS2)
		)
		(element DI20 1
			(pin DI20 output)
			(conn DI20 DI20 ==> FIFO36_EXP DI20)
		)
		(element DO28 1
			(pin DO28 input)
			(conn DO28 DO28 <== FIFO36_EXP DO28)
		)
		(element TSTRDOS1 1
			(pin TSTRDOS1 output)
			(conn TSTRDOS1 TSTRDOS1 ==> FIFO36_EXP TSTRDOS1)
		)
		(element TSTRDOS8 1
			(pin TSTRDOS8 output)
			(conn TSTRDOS8 TSTRDOS8 ==> FIFO36_EXP TSTRDOS8)
		)
		(element DI17 1
			(pin DI17 output)
			(conn DI17 DI17 ==> FIFO36_EXP DI17)
		)
		(element RDRCLKLINV 3
			(pin RDRCLKL_B input)
			(pin RDRCLKL input)
			(pin OUT output)
			(cfg RDRCLKL_B RDRCLKL)
			(conn RDRCLKLINV OUT ==> FIFO36_EXP RDRCLKL)
			(conn RDRCLKLINV RDRCLKL_B <== RDRCLKL RDRCLKL)
			(conn RDRCLKLINV RDRCLKL <== RDRCLKL RDRCLKL)
		)
		(element WRCOUNT8 1
			(pin WRCOUNT8 input)
			(conn WRCOUNT8 WRCOUNT8 <== FIFO36_EXP WRCOUNT8)
		)
		(element DO1 1
			(pin DO1 input)
			(conn DO1 DO1 <== FIFO36_EXP DO1)
		)
		(element DO15 1
			(pin DO15 input)
			(conn DO15 DO15 <== FIFO36_EXP DO15)
		)
		(element TSTCNT8 1
			(pin TSTCNT8 output)
			(conn TSTCNT8 TSTCNT8 ==> FIFO36_EXP TSTCNT8)
		)
		(element RDCLKUINV 3
			(pin RDCLKU_B input)
			(pin RDCLKU input)
			(pin OUT output)
			(cfg RDCLKU_B RDCLKU)
			(conn RDCLKUINV OUT ==> FIFO36_EXP RDCLKU)
			(conn RDCLKUINV RDCLKU_B <== RDCLKU RDCLKU)
			(conn RDCLKUINV RDCLKU <== RDCLKU RDCLKU)
		)
		(element TSTCNT11 1
			(pin TSTCNT11 output)
			(conn TSTCNT11 TSTCNT11 ==> FIFO36_EXP TSTCNT11)
		)
		(element RDCOUNT5 1
			(pin RDCOUNT5 input)
			(conn RDCOUNT5 RDCOUNT5 <== FIFO36_EXP RDCOUNT5)
		)
		(element WRCLKLINV 3
			(pin WRCLKL_B input)
			(pin WRCLKL input)
			(pin OUT output)
			(cfg WRCLKL_B WRCLKL)
			(conn WRCLKLINV OUT ==> FIFO36_EXP WRCLKL)
			(conn WRCLKLINV WRCLKL_B <== WRCLKL WRCLKL)
			(conn WRCLKLINV WRCLKL <== WRCLKL WRCLKL)
		)
		(element TSTRDOS9 1
			(pin TSTRDOS9 output)
			(conn TSTRDOS9 TSTRDOS9 ==> FIFO36_EXP TSTRDOS9)
		)
		(element TSTRDOS2 1
			(pin TSTRDOS2 output)
			(conn TSTRDOS2 TSTRDOS2 ==> FIFO36_EXP TSTRDOS2)
		)
		(element DI24 1
			(pin DI24 output)
			(conn DI24 DI24 ==> FIFO36_EXP DI24)
		)
		(element DO5 1
			(pin DO5 input)
			(conn DO5 DO5 <== FIFO36_EXP DO5)
		)
		(element DI12 1
			(pin DI12 output)
			(conn DI12 DI12 ==> FIFO36_EXP DI12)
		)
		(element RDCOUNT9 1
			(pin RDCOUNT9 input)
			(conn RDCOUNT9 RDCOUNT9 <== FIFO36_EXP RDCOUNT9)
		)
		(element DO19 1
			(pin DO19 input)
			(conn DO19 DO19 <== FIFO36_EXP DO19)
		)
		(element RDCOUNT4 1
			(pin RDCOUNT4 input)
			(conn RDCOUNT4 RDCOUNT4 <== FIFO36_EXP RDCOUNT4)
		)
		(element DI7 1
			(pin DI7 output)
			(conn DI7 DI7 ==> FIFO36_EXP DI7)
		)
		(element TSTCNT2 1
			(pin TSTCNT2 output)
			(conn TSTCNT2 TSTCNT2 ==> FIFO36_EXP TSTCNT2)
		)
		(element DI3 1
			(pin DI3 output)
			(conn DI3 DI3 ==> FIFO36_EXP DI3)
		)
		(element DI16 1
			(pin DI16 output)
			(conn DI16 DI16 ==> FIFO36_EXP DI16)
		)
		(element TSTWROS10 1
			(pin TSTWROS10 output)
			(conn TSTWROS10 TSTWROS10 ==> FIFO36_EXP TSTWROS10)
		)
		(element TSTRDOS5 1
			(pin TSTRDOS5 output)
			(conn TSTRDOS5 TSTRDOS5 ==> FIFO36_EXP TSTRDOS5)
		)
		(element DIP2 1
			(pin DIP2 output)
			(conn DIP2 DIP2 ==> FIFO36_EXP DIP2)
		)
		(element DOP0 1
			(pin DOP0 input)
			(conn DOP0 DOP0 <== FIFO36_EXP DOP0)
		)
		(element WRCOUNT7 1
			(pin WRCOUNT7 input)
			(conn WRCOUNT7 WRCOUNT7 <== FIFO36_EXP WRCOUNT7)
		)
		(element WRCOUNT2 1
			(pin WRCOUNT2 input)
			(conn WRCOUNT2 WRCOUNT2 <== FIFO36_EXP WRCOUNT2)
		)
		(element DO21 1
			(pin DO21 input)
			(conn DO21 DO21 <== FIFO36_EXP DO21)
		)
		(element DI28 1
			(pin DI28 output)
			(conn DI28 DI28 ==> FIFO36_EXP DI28)
		)
		(element TSTWROS8 1
			(pin TSTWROS8 output)
			(conn TSTWROS8 TSTWROS8 ==> FIFO36_EXP TSTWROS8)
		)
		(element TSTCNT5 1
			(pin TSTCNT5 output)
			(conn TSTCNT5 TSTCNT5 ==> FIFO36_EXP TSTCNT5)
		)
		(element TSTCNT0 1
			(pin TSTCNT0 output)
			(conn TSTCNT0 TSTCNT0 ==> FIFO36_EXP TSTCNT0)
		)
		(element DO10 1
			(pin DO10 input)
			(conn DO10 DO10 <== FIFO36_EXP DO10)
		)
		(element DI4 1
			(pin DI4 output)
			(conn DI4 DI4 ==> FIFO36_EXP DI4)
		)
		(element DO24 1
			(pin DO24 input)
			(conn DO24 DO24 <== FIFO36_EXP DO24)
		)
		(element TSTCNT7 1
			(pin TSTCNT7 output)
			(conn TSTCNT7 TSTCNT7 ==> FIFO36_EXP TSTCNT7)
		)
		(element DO9 1
			(pin DO9 input)
			(conn DO9 DO9 <== FIFO36_EXP DO9)
		)
		(element WRCLKU 1
			(pin WRCLKU output)
			(conn WRCLKU WRCLKU ==> WRCLKUINV WRCLKU_B)
			(conn WRCLKU WRCLKU ==> WRCLKUINV WRCLKU)
		)
		(element DO16 1
			(pin DO16 input)
			(conn DO16 DO16 <== FIFO36_EXP DO16)
		)
		(element WRCLKUINV 3
			(pin WRCLKU_B input)
			(pin WRCLKU input)
			(pin OUT output)
			(cfg WRCLKU_B WRCLKU)
			(conn WRCLKUINV OUT ==> FIFO36_EXP WRCLKU)
			(conn WRCLKUINV WRCLKU_B <== WRCLKU WRCLKU)
			(conn WRCLKUINV WRCLKU <== WRCLKU WRCLKU)
		)
		(element EMPTY 1
			(pin EMPTY input)
			(conn EMPTY EMPTY <== FIFO36_EXP EMPTY)
		)
		(element DO11 1
			(pin DO11 input)
			(conn DO11 DO11 <== FIFO36_EXP DO11)
		)
		(element WRERR 1
			(pin WRERR input)
			(conn WRERR WRERR <== FIFO36_EXP WRERR)
		)
		(element TSTWROS5 1
			(pin TSTWROS5 output)
			(conn TSTWROS5 TSTWROS5 ==> FIFO36_EXP TSTWROS5)
		)
		(element RDCLKLINV 3
			(pin RDCLKL_B input)
			(pin RDCLKL input)
			(pin OUT output)
			(cfg RDCLKL_B RDCLKL)
			(conn RDCLKLINV OUT ==> FIFO36_EXP RDCLKL)
			(conn RDCLKLINV RDCLKL_B <== RDCLKL RDCLKL)
			(conn RDCLKLINV RDCLKL <== RDCLKL RDCLKL)
		)
		(element DI29 1
			(pin DI29 output)
			(conn DI29 DI29 ==> FIFO36_EXP DI29)
		)
		(element RSTINV 3
			(pin RST_B input)
			(pin RST input)
			(pin OUT output)
			(cfg RST_B RST)
			(conn RSTINV OUT ==> FIFO36_EXP RST)
			(conn RSTINV RST_B <== RST RST)
			(conn RSTINV RST <== RST RST)
		)
		(element WRCOUNT6 1
			(pin WRCOUNT6 input)
			(conn WRCOUNT6 WRCOUNT6 <== FIFO36_EXP WRCOUNT6)
		)
		(element DO29 1
			(pin DO29 input)
			(conn DO29 DO29 <== FIFO36_EXP DO29)
		)
		(element DO20 1
			(pin DO20 input)
			(conn DO20 DO20 <== FIFO36_EXP DO20)
		)
		(element RDERR 1
			(pin RDERR input)
			(conn RDERR RDERR <== FIFO36_EXP RDERR)
		)
		(element DI10 1
			(pin DI10 output)
			(conn DI10 DI10 ==> FIFO36_EXP DI10)
		)
		(element DO0 1
			(pin DO0 input)
			(conn DO0 DO0 <== FIFO36_EXP DO0)
		)
		(element TSTWROS4 1
			(pin TSTWROS4 output)
			(conn TSTWROS4 TSTWROS4 ==> FIFO36_EXP TSTWROS4)
		)
		(element TSTRDCNTOFF 1
			(pin TSTRDCNTOFF output)
			(conn TSTRDCNTOFF TSTRDCNTOFF ==> FIFO36_EXP TSTRDCNTOFF)
		)
		(element DI15 1
			(pin DI15 output)
			(conn DI15 DI15 ==> FIFO36_EXP DI15)
		)
		(element RDCOUNT11 1
			(pin RDCOUNT11 input)
			(conn RDCOUNT11 RDCOUNT11 <== FIFO36_EXP RDCOUNT11)
		)
		(element TSTWROS7 1
			(pin TSTWROS7 output)
			(conn TSTWROS7 TSTWROS7 ==> FIFO36_EXP TSTWROS7)
		)
		(element DI19 1
			(pin DI19 output)
			(conn DI19 DI19 ==> FIFO36_EXP DI19)
		)
		(element TSTCNT6 1
			(pin TSTCNT6 output)
			(conn TSTCNT6 TSTCNT6 ==> FIFO36_EXP TSTCNT6)
		)
		(element RDRCLKL 1
			(pin RDRCLKL output)
			(conn RDRCLKL RDRCLKL ==> RDRCLKLINV RDRCLKL_B)
			(conn RDRCLKL RDRCLKL ==> RDRCLKLINV RDRCLKL)
		)
		(element TSTWROS1 1
			(pin TSTWROS1 output)
			(conn TSTWROS1 TSTWROS1 ==> FIFO36_EXP TSTWROS1)
		)
		(element RDEN 1
			(pin RDEN output)
			(conn RDEN RDEN ==> RDENINV RDEN_B)
			(conn RDEN RDEN ==> RDENINV RDEN)
		)
		(element RDCOUNT6 1
			(pin RDCOUNT6 input)
			(conn RDCOUNT6 RDCOUNT6 <== FIFO36_EXP RDCOUNT6)
		)
		(element DO4 1
			(pin DO4 input)
			(conn DO4 DO4 <== FIFO36_EXP DO4)
		)
		(element DI23 1
			(pin DI23 output)
			(conn DI23 DI23 ==> FIFO36_EXP DI23)
		)
		(element RDCLKU 1
			(pin RDCLKU output)
			(conn RDCLKU RDCLKU ==> RDCLKUINV RDCLKU_B)
			(conn RDCLKU RDCLKU ==> RDCLKUINV RDCLKU)
		)
		(element DO3 1
			(pin DO3 input)
			(conn DO3 DO3 <== FIFO36_EXP DO3)
		)
		(element WREN 1
			(pin WREN output)
			(conn WREN WREN ==> WRENINV WREN_B)
			(conn WREN WREN ==> WRENINV WREN)
		)
		(element TSTCNT4 1
			(pin TSTCNT4 output)
			(conn TSTCNT4 TSTCNT4 ==> FIFO36_EXP TSTCNT4)
		)
		(element TSTRDOS12 1
			(pin TSTRDOS12 output)
			(conn TSTRDOS12 TSTRDOS12 ==> FIFO36_EXP TSTRDOS12)
		)
		(element DI30 1
			(pin DI30 output)
			(conn DI30 DI30 ==> FIFO36_EXP DI30)
		)
		(element TSTRDOS6 1
			(pin TSTRDOS6 output)
			(conn TSTRDOS6 TSTRDOS6 ==> FIFO36_EXP TSTRDOS6)
		)
		(element ALMOSTEMPTY 1
			(pin ALMOSTEMPTY input)
			(conn ALMOSTEMPTY ALMOSTEMPTY <== FIFO36_EXP ALMOSTEMPTY)
		)
		(element DO23 1
			(pin DO23 input)
			(conn DO23 DO23 <== FIFO36_EXP DO23)
		)
		(element WRCOUNT3 1
			(pin WRCOUNT3 input)
			(conn WRCOUNT3 WRCOUNT3 <== FIFO36_EXP WRCOUNT3)
		)
		(element TSTRDOS3 1
			(pin TSTRDOS3 output)
			(conn TSTRDOS3 TSTRDOS3 ==> FIFO36_EXP TSTRDOS3)
		)
		(element DOP1 1
			(pin DOP1 input)
			(conn DOP1 DOP1 <== FIFO36_EXP DOP1)
		)
		(element DO31 1
			(pin DO31 input)
			(conn DO31 DO31 <== FIFO36_EXP DO31)
		)
		(element WRENINV 3
			(pin WREN_B input)
			(pin WREN input)
			(pin OUT output)
			(cfg WREN_B WREN)
			(conn WRENINV OUT ==> FIFO36_EXP WREN)
			(conn WRENINV WREN_B <== WREN WREN)
			(conn WRENINV WREN <== WREN WREN)
		)
		(element TSTFLAGIN 1
			(pin TSTFLAGIN output)
			(conn TSTFLAGIN TSTFLAGIN ==> FIFO36_EXP TSTFLAGIN)
		)
		(element DOP3 1
			(pin DOP3 input)
			(conn DOP3 DOP3 <== FIFO36_EXP DOP3)
		)
		(element DO12 1
			(pin DO12 input)
			(conn DO12 DO12 <== FIFO36_EXP DO12)
		)
		(element DO7 1
			(pin DO7 input)
			(conn DO7 DO7 <== FIFO36_EXP DO7)
		)
		(element WRCOUNT0 1
			(pin WRCOUNT0 input)
			(conn WRCOUNT0 WRCOUNT0 <== FIFO36_EXP WRCOUNT0)
		)
		(element RDCLKL 1
			(pin RDCLKL output)
			(conn RDCLKL RDCLKL ==> RDCLKLINV RDCLKL_B)
			(conn RDCLKL RDCLKL ==> RDCLKLINV RDCLKL)
		)
		(element TIEOFFREGCEAL 1
			(pin TIEOFFREGCEAL output)
			(conn TIEOFFREGCEAL TIEOFFREGCEAL ==> FIFO36_EXP TIEOFFREGCEAL)
		)
		(element TIEOFFREGCEAU 1
			(pin TIEOFFREGCEAU output)
			(conn TIEOFFREGCEAU TIEOFFREGCEAU ==> FIFO36_EXP TIEOFFREGCEAU)
		)
	)
	(primitive_def FRAME_ECC 15 16
		(pin SYNDROMEVALID SYNDROMEVALID output)
		(pin SYNDROME11 SYNDROME11 output)
		(pin SYNDROME10 SYNDROME10 output)
		(pin SYNDROME9 SYNDROME9 output)
		(pin SYNDROME8 SYNDROME8 output)
		(pin SYNDROME7 SYNDROME7 output)
		(pin SYNDROME6 SYNDROME6 output)
		(pin SYNDROME5 SYNDROME5 output)
		(pin SYNDROME4 SYNDROME4 output)
		(pin SYNDROME3 SYNDROME3 output)
		(pin SYNDROME2 SYNDROME2 output)
		(pin SYNDROME1 SYNDROME1 output)
		(pin SYNDROME0 SYNDROME0 output)
		(pin ECCERROR ECCERROR output)
		(pin CRCERROR CRCERROR output)
		(element CRCERROR 1
			(pin CRCERROR input)
			(conn CRCERROR CRCERROR <== FRAME_ECC CRCERROR)
		)
		(element SYNDROME0 1
			(pin SYNDROME0 input)
			(conn SYNDROME0 SYNDROME0 <== FRAME_ECC SYNDROME0)
		)
		(element SYNDROME9 1
			(pin SYNDROME9 input)
			(conn SYNDROME9 SYNDROME9 <== FRAME_ECC SYNDROME9)
		)
		(element ECCERROR 1
			(pin ECCERROR input)
			(conn ECCERROR ECCERROR <== FRAME_ECC ECCERROR)
		)
		(element SYNDROMEVALID 1
			(pin SYNDROMEVALID input)
			(conn SYNDROMEVALID SYNDROMEVALID <== FRAME_ECC SYNDROMEVALID)
		)
		(element SYNDROME10 1
			(pin SYNDROME10 input)
			(conn SYNDROME10 SYNDROME10 <== FRAME_ECC SYNDROME10)
		)
		(element SYNDROME4 1
			(pin SYNDROME4 input)
			(conn SYNDROME4 SYNDROME4 <== FRAME_ECC SYNDROME4)
		)
		(element FRAME_ECC 15 # BEL
			(pin SYNDROMEVALID output)
			(pin SYNDROME11 output)
			(pin SYNDROME10 output)
			(pin SYNDROME9 output)
			(pin SYNDROME8 output)
			(pin SYNDROME7 output)
			(pin SYNDROME6 output)
			(pin SYNDROME5 output)
			(pin SYNDROME4 output)
			(pin SYNDROME3 output)
			(pin SYNDROME2 output)
			(pin SYNDROME1 output)
			(pin SYNDROME0 output)
			(pin ECCERROR output)
			(pin CRCERROR output)
			(conn FRAME_ECC SYNDROMEVALID ==> SYNDROMEVALID SYNDROMEVALID)
			(conn FRAME_ECC SYNDROME11 ==> SYNDROME11 SYNDROME11)
			(conn FRAME_ECC SYNDROME10 ==> SYNDROME10 SYNDROME10)
			(conn FRAME_ECC SYNDROME9 ==> SYNDROME9 SYNDROME9)
			(conn FRAME_ECC SYNDROME8 ==> SYNDROME8 SYNDROME8)
			(conn FRAME_ECC SYNDROME7 ==> SYNDROME7 SYNDROME7)
			(conn FRAME_ECC SYNDROME6 ==> SYNDROME6 SYNDROME6)
			(conn FRAME_ECC SYNDROME5 ==> SYNDROME5 SYNDROME5)
			(conn FRAME_ECC SYNDROME4 ==> SYNDROME4 SYNDROME4)
			(conn FRAME_ECC SYNDROME3 ==> SYNDROME3 SYNDROME3)
			(conn FRAME_ECC SYNDROME2 ==> SYNDROME2 SYNDROME2)
			(conn FRAME_ECC SYNDROME1 ==> SYNDROME1 SYNDROME1)
			(conn FRAME_ECC SYNDROME0 ==> SYNDROME0 SYNDROME0)
			(conn FRAME_ECC ECCERROR ==> ECCERROR ECCERROR)
			(conn FRAME_ECC CRCERROR ==> CRCERROR CRCERROR)
		)
		(element SYNDROME3 1
			(pin SYNDROME3 input)
			(conn SYNDROME3 SYNDROME3 <== FRAME_ECC SYNDROME3)
		)
		(element SYNDROME11 1
			(pin SYNDROME11 input)
			(conn SYNDROME11 SYNDROME11 <== FRAME_ECC SYNDROME11)
		)
		(element SYNDROME5 1
			(pin SYNDROME5 input)
			(conn SYNDROME5 SYNDROME5 <== FRAME_ECC SYNDROME5)
		)
		(element SYNDROME2 1
			(pin SYNDROME2 input)
			(conn SYNDROME2 SYNDROME2 <== FRAME_ECC SYNDROME2)
		)
		(element SYNDROME8 1
			(pin SYNDROME8 input)
			(conn SYNDROME8 SYNDROME8 <== FRAME_ECC SYNDROME8)
		)
		(element SYNDROME6 1
			(pin SYNDROME6 input)
			(conn SYNDROME6 SYNDROME6 <== FRAME_ECC SYNDROME6)
		)
		(element SYNDROME7 1
			(pin SYNDROME7 input)
			(conn SYNDROME7 SYNDROME7 <== FRAME_ECC SYNDROME7)
		)
		(element SYNDROME1 1
			(pin SYNDROME1 input)
			(conn SYNDROME1 SYNDROME1 <== FRAME_ECC SYNDROME1)
		)
	)
	(primitive_def GLOBALSIG 0 21
		(element GLOBALSIG 4 # BEL
			(pin GHIGH output)
			(pin GWE output)
			(pin GSR output)
			(pin GSAVE output)
			(conn GLOBALSIG GHIGH ==> GHIGHANDUP 0)
			(conn GLOBALSIG GHIGH ==> GHIGHANDDOWN 1)
			(conn GLOBALSIG GWE ==> GWEANDUP 1)
			(conn GLOBALSIG GWE ==> GWEANDDOWN 0)
			(conn GLOBALSIG GSR ==> GSRANDUP 0)
			(conn GLOBALSIG GSR ==> GSRANDDOWN 1)
			(conn GLOBALSIG GSAVE ==> GSAVEANDUP 1)
			(conn GLOBALSIG GSAVE ==> GSAVEANDDOWN 0)
		)
		(element GWEANDUP 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GWEANDUP 0 <== UP2MUX OUT)
			(conn GWEANDUP 1 <== GLOBALSIG GWE)
		)
		(element GSRANDUP 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GSRANDUP 0 <== GLOBALSIG GSR)
			(conn GSRANDUP 1 <== UP1MUX OUT)
		)
		(element GSAVEANDUP 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GSAVEANDUP 0 <== UP1MUX OUT)
			(conn GSAVEANDUP 1 <== GLOBALSIG GSAVE)
		)
		(element GHIGHANDUP 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GHIGHANDUP 0 <== GLOBALSIG GHIGH)
			(conn GHIGHANDUP 1 <== UP2MUX OUT)
		)
		(element GSAVEANDDOWN 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GSAVEANDDOWN 0 <== GLOBALSIG GSAVE)
			(conn GSAVEANDDOWN 1 <== DOWN2MUX OUT)
		)
		(element GSRANDDOWN 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GSRANDDOWN 0 <== DOWN2MUX OUT)
			(conn GSRANDDOWN 1 <== GLOBALSIG GSR)
		)
		(element GWEANDDOWN 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GWEANDDOWN 0 <== GLOBALSIG GWE)
			(conn GWEANDDOWN 1 <== DOWN1MUX OUT)
		)
		(element GHIGHANDDOWN 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin O output)
			(conn GHIGHANDDOWN 0 <== DOWN1MUX OUT)
			(conn GHIGHANDDOWN 1 <== GLOBALSIG GHIGH)
		)
		(element UP1MUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn UP1MUX OUT ==> GSRANDUP 1)
			(conn UP1MUX OUT ==> GSAVEANDUP 0)
			(conn UP1MUX 0 <== UP1_GND 0)
			(conn UP1MUX 1 <== UP1_VCC 1)
		)
		(element UP2MUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn UP2MUX OUT ==> GWEANDUP 0)
			(conn UP2MUX OUT ==> GHIGHANDUP 1)
			(conn UP2MUX 0 <== UP2_GND 0)
			(conn UP2MUX 1 <== UP2_VCC 1)
		)
		(element DOWN1MUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn DOWN1MUX OUT ==> GWEANDDOWN 1)
			(conn DOWN1MUX OUT ==> GHIGHANDDOWN 0)
			(conn DOWN1MUX 0 <== DOWN1_GND 0)
			(conn DOWN1MUX 1 <== DOWN1_VCC 1)
		)
		(element DOWN2MUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn DOWN2MUX OUT ==> GSAVEANDDOWN 1)
			(conn DOWN2MUX OUT ==> GSRANDDOWN 0)
			(conn DOWN2MUX 0 <== DOWN2_GND 0)
			(conn DOWN2MUX 1 <== DOWN2_VCC 1)
		)
		(element UP1_VCC 1 # BEL
			(pin 1 output)
			(conn UP1_VCC 1 ==> UP1MUX 1)
		)
		(element UP1_GND 1 # BEL
			(pin 0 output)
			(conn UP1_GND 0 ==> UP1MUX 0)
		)
		(element UP2_VCC 1 # BEL
			(pin 1 output)
			(conn UP2_VCC 1 ==> UP2MUX 1)
		)
		(element UP2_GND 1 # BEL
			(pin 0 output)
			(conn UP2_GND 0 ==> UP2MUX 0)
		)
		(element DOWN1_VCC 1 # BEL
			(pin 1 output)
			(conn DOWN1_VCC 1 ==> DOWN1MUX 1)
		)
		(element DOWN1_GND 1 # BEL
			(pin 0 output)
			(conn DOWN1_GND 0 ==> DOWN1MUX 0)
		)
		(element DOWN2_VCC 1 # BEL
			(pin 1 output)
			(conn DOWN2_VCC 1 ==> DOWN2MUX 1)
		)
		(element DOWN2_GND 1 # BEL
			(pin 0 output)
			(conn DOWN2_GND 0 ==> DOWN2MUX 0)
		)
	)
	(primitive_def GTP_DUAL 373 496
		(pin TXUSRCLK21 TXUSRCLK21 input)
		(pin TXUSRCLK20 TXUSRCLK20 input)
		(pin TXUSRCLK1 TXUSRCLK1 input)
		(pin TXUSRCLK0 TXUSRCLK0 input)
		(pin GTPTEST0 GTPTEST0 input)
		(pin RXELECIDLERESET1 RXELECIDLERESET1 input)
		(pin GTPTEST1 GTPTEST1 input)
		(pin RXELECIDLERESET0 RXELECIDLERESET0 input)
		(pin TXRESET1 TXRESET1 input)
		(pin TXRESET0 TXRESET0 input)
		(pin TXPREEMPHASIS12 TXPREEMPHASIS12 input)
		(pin TXPREEMPHASIS11 TXPREEMPHASIS11 input)
		(pin TXPREEMPHASIS10 TXPREEMPHASIS10 input)
		(pin TXPREEMPHASIS02 TXPREEMPHASIS02 input)
		(pin TXPREEMPHASIS01 TXPREEMPHASIS01 input)
		(pin TXPREEMPHASIS00 TXPREEMPHASIS00 input)
		(pin TXPOWERDOWN11 TXPOWERDOWN11 input)
		(pin TXPOWERDOWN10 TXPOWERDOWN10 input)
		(pin TXPOWERDOWN01 TXPOWERDOWN01 input)
		(pin TXPOWERDOWN00 TXPOWERDOWN00 input)
		(pin TXPOLARITY1 TXPOLARITY1 input)
		(pin TXPOLARITY0 TXPOLARITY0 input)
		(pin TXPMASETPHASE TXPMASETPHASE input)
		(pin TXINHIBIT1 TXINHIBIT1 input)
		(pin TXINHIBIT0 TXINHIBIT0 input)
		(pin TXENPRBSTST11 TXENPRBSTST11 input)
		(pin TXENPRBSTST10 TXENPRBSTST10 input)
		(pin TXENPRBSTST01 TXENPRBSTST01 input)
		(pin TXENPRBSTST00 TXENPRBSTST00 input)
		(pin TXENPMAPHASEALIGN TXENPMAPHASEALIGN input)
		(pin TXENC8B10BUSE1 TXENC8B10BUSE1 input)
		(pin TXENC8B10BUSE0 TXENC8B10BUSE0 input)
		(pin TXELECIDLE1 TXELECIDLE1 input)
		(pin TXELECIDLE0 TXELECIDLE0 input)
		(pin TXDIFFCTRL12 TXDIFFCTRL12 input)
		(pin TXDIFFCTRL11 TXDIFFCTRL11 input)
		(pin TXDIFFCTRL10 TXDIFFCTRL10 input)
		(pin TXDIFFCTRL02 TXDIFFCTRL02 input)
		(pin TXDIFFCTRL01 TXDIFFCTRL01 input)
		(pin TXDIFFCTRL00 TXDIFFCTRL00 input)
		(pin TXDETECTRX1 TXDETECTRX1 input)
		(pin TXDETECTRX0 TXDETECTRX0 input)
		(pin TXDATAWIDTH1 TXDATAWIDTH1 input)
		(pin TXDATAWIDTH0 TXDATAWIDTH0 input)
		(pin TXDATA115 TXDATA115 input)
		(pin TXDATA114 TXDATA114 input)
		(pin TXDATA113 TXDATA113 input)
		(pin TXDATA112 TXDATA112 input)
		(pin TXDATA111 TXDATA111 input)
		(pin TXDATA110 TXDATA110 input)
		(pin TXDATA19 TXDATA19 input)
		(pin TXDATA18 TXDATA18 input)
		(pin TXDATA17 TXDATA17 input)
		(pin TXDATA16 TXDATA16 input)
		(pin TXDATA15 TXDATA15 input)
		(pin TXDATA015 TXDATA015 input)
		(pin TXDATA14 TXDATA14 input)
		(pin TXDATA014 TXDATA014 input)
		(pin TXDATA013 TXDATA013 input)
		(pin TXDATA13 TXDATA13 input)
		(pin TXDATA12 TXDATA12 input)
		(pin TXDATA012 TXDATA012 input)
		(pin TXDATA011 TXDATA011 input)
		(pin TXDATA11 TXDATA11 input)
		(pin TXDATA10 TXDATA10 input)
		(pin TXDATA010 TXDATA010 input)
		(pin TXDATA09 TXDATA09 input)
		(pin TXDATA08 TXDATA08 input)
		(pin TXDATA07 TXDATA07 input)
		(pin TXDATA06 TXDATA06 input)
		(pin TXDATA05 TXDATA05 input)
		(pin TXDATA04 TXDATA04 input)
		(pin TXDATA03 TXDATA03 input)
		(pin TXDATA02 TXDATA02 input)
		(pin TXDATA01 TXDATA01 input)
		(pin TXDATA00 TXDATA00 input)
		(pin TXCOMTYPE1 TXCOMTYPE1 input)
		(pin TXCOMTYPE0 TXCOMTYPE0 input)
		(pin TXCOMSTART1 TXCOMSTART1 input)
		(pin TXCOMSTART0 TXCOMSTART0 input)
		(pin TXCHARISK11 TXCHARISK11 input)
		(pin TXCHARISK10 TXCHARISK10 input)
		(pin TXCHARISK01 TXCHARISK01 input)
		(pin TXCHARISK00 TXCHARISK00 input)
		(pin TXCHARDISPVAL11 TXCHARDISPVAL11 input)
		(pin TXCHARDISPVAL10 TXCHARDISPVAL10 input)
		(pin TXCHARDISPVAL01 TXCHARDISPVAL01 input)
		(pin TXCHARDISPVAL00 TXCHARDISPVAL00 input)
		(pin TXCHARDISPMODE11 TXCHARDISPMODE11 input)
		(pin TXCHARDISPMODE10 TXCHARDISPMODE10 input)
		(pin TXCHARDISPMODE01 TXCHARDISPMODE01 input)
		(pin TXCHARDISPMODE00 TXCHARDISPMODE00 input)
		(pin TXBYPASS8B10B11 TXBYPASS8B10B11 input)
		(pin TXBYPASS8B10B10 TXBYPASS8B10B10 input)
		(pin TXBYPASS8B10B01 TXBYPASS8B10B01 input)
		(pin TXBYPASS8B10B00 TXBYPASS8B10B00 input)
		(pin TXBUFDIFFCTRL12 TXBUFDIFFCTRL12 input)
		(pin TXBUFDIFFCTRL11 TXBUFDIFFCTRL11 input)
		(pin TXBUFDIFFCTRL10 TXBUFDIFFCTRL10 input)
		(pin TXBUFDIFFCTRL02 TXBUFDIFFCTRL02 input)
		(pin TXBUFDIFFCTRL01 TXBUFDIFFCTRL01 input)
		(pin TXBUFDIFFCTRL00 TXBUFDIFFCTRL00 input)
		(pin TSTPWRDNOVRD1 TSTPWRDNOVRD1 input)
		(pin TSTPWRDNOVRD0 TSTPWRDNOVRD0 input)
		(pin TSTPWRDN14 TSTPWRDN14 input)
		(pin TSTPWRDN13 TSTPWRDN13 input)
		(pin TSTPWRDN12 TSTPWRDN12 input)
		(pin TSTPWRDN11 TSTPWRDN11 input)
		(pin TSTPWRDN10 TSTPWRDN10 input)
		(pin TSTPWRDN04 TSTPWRDN04 input)
		(pin TSTPWRDN03 TSTPWRDN03 input)
		(pin TSTPWRDN02 TSTPWRDN02 input)
		(pin TSTPWRDN01 TSTPWRDN01 input)
		(pin TSTPWRDN00 TSTPWRDN00 input)
		(pin SCANMODE SCANMODE input)
		(pin SCANIN SCANIN input)
		(pin SCANEN SCANEN input)
		(pin RXUSRCLK21 RXUSRCLK21 input)
		(pin RXUSRCLK20 RXUSRCLK20 input)
		(pin RXUSRCLK1 RXUSRCLK1 input)
		(pin RXUSRCLK0 RXUSRCLK0 input)
		(pin RXSLIDE1 RXSLIDE1 input)
		(pin RXSLIDE0 RXSLIDE0 input)
		(pin RXRESET1 RXRESET1 input)
		(pin RXRESET0 RXRESET0 input)
		(pin RXPOWERDOWN11 RXPOWERDOWN11 input)
		(pin RXPOWERDOWN10 RXPOWERDOWN10 input)
		(pin RXPOWERDOWN01 RXPOWERDOWN01 input)
		(pin RXPOWERDOWN00 RXPOWERDOWN00 input)
		(pin RXPOLARITY1 RXPOLARITY1 input)
		(pin RXPOLARITY0 RXPOLARITY0 input)
		(pin RXPMASETPHASE1 RXPMASETPHASE1 input)
		(pin RXPMASETPHASE0 RXPMASETPHASE0 input)
		(pin RXP1 RXP1 input)
		(pin RXP0 RXP0 input)
		(pin RXN1 RXN1 input)
		(pin RXN0 RXN0 input)
		(pin RXEQPOLE13 RXEQPOLE13 input)
		(pin RXEQPOLE12 RXEQPOLE12 input)
		(pin RXEQPOLE11 RXEQPOLE11 input)
		(pin RXEQPOLE10 RXEQPOLE10 input)
		(pin RXEQPOLE03 RXEQPOLE03 input)
		(pin RXEQPOLE02 RXEQPOLE02 input)
		(pin RXEQPOLE01 RXEQPOLE01 input)
		(pin RXEQPOLE00 RXEQPOLE00 input)
		(pin RXEQMIX11 RXEQMIX11 input)
		(pin RXEQMIX10 RXEQMIX10 input)
		(pin RXEQMIX01 RXEQMIX01 input)
		(pin RXEQMIX00 RXEQMIX00 input)
		(pin RXENSAMPLEALIGN1 RXENSAMPLEALIGN1 input)
		(pin RXENSAMPLEALIGN0 RXENSAMPLEALIGN0 input)
		(pin RXENPRBSTST11 RXENPRBSTST11 input)
		(pin RXENPRBSTST10 RXENPRBSTST10 input)
		(pin RXENPRBSTST01 RXENPRBSTST01 input)
		(pin RXENPRBSTST00 RXENPRBSTST00 input)
		(pin RXENPCOMMAALIGN1 RXENPCOMMAALIGN1 input)
		(pin RXENPCOMMAALIGN0 RXENPCOMMAALIGN0 input)
		(pin RXENMCOMMAALIGN1 RXENMCOMMAALIGN1 input)
		(pin RXENMCOMMAALIGN0 RXENMCOMMAALIGN0 input)
		(pin RXENEQB1 RXENEQB1 input)
		(pin RXENEQB0 RXENEQB0 input)
		(pin RXENCHANSYNC1 RXENCHANSYNC1 input)
		(pin RXENCHANSYNC0 RXENCHANSYNC0 input)
		(pin RXDEC8B10BUSE1 RXDEC8B10BUSE1 input)
		(pin RXDEC8B10BUSE0 RXDEC8B10BUSE0 input)
		(pin RXDATAWIDTH1 RXDATAWIDTH1 input)
		(pin RXDATAWIDTH0 RXDATAWIDTH0 input)
		(pin RXCOMMADETUSE1 RXCOMMADETUSE1 input)
		(pin RXCOMMADETUSE0 RXCOMMADETUSE0 input)
		(pin RXCHBONDI12 RXCHBONDI12 input)
		(pin RXCHBONDI11 RXCHBONDI11 input)
		(pin RXCHBONDI10 RXCHBONDI10 input)
		(pin RXCHBONDI02 RXCHBONDI02 input)
		(pin RXCHBONDI01 RXCHBONDI01 input)
		(pin RXCHBONDI00 RXCHBONDI00 input)
		(pin RXCDRRESET1 RXCDRRESET1 input)
		(pin RXCDRRESET0 RXCDRRESET0 input)
		(pin RXBUFRESET1 RXBUFRESET1 input)
		(pin RXBUFRESET0 RXBUFRESET0 input)
		(pin RXENELECIDLERESETB RXENELECIDLERESETB input)
		(pin REFCLKPWRDNB REFCLKPWRDNB input)
		(pin PRBSCNTRESET1 PRBSCNTRESET1 input)
		(pin PRBSCNTRESET0 PRBSCNTRESET0 input)
		(pin PMATSTCLKSEL2 PMATSTCLKSEL2 input)
		(pin PMATSTCLKSEL1 PMATSTCLKSEL1 input)
		(pin PMATSTCLKSEL0 PMATSTCLKSEL0 input)
		(pin PMAAMUX2 PMAAMUX2 input)
		(pin PMAAMUX1 PMAAMUX1 input)
		(pin PMAAMUX0 PMAAMUX0 input)
		(pin PLLPOWERDOWN PLLPOWERDOWN input)
		(pin PLLLKDETEN PLLLKDETEN input)
		(pin LOOPBACK12 LOOPBACK12 input)
		(pin LOOPBACK11 LOOPBACK11 input)
		(pin LOOPBACK10 LOOPBACK10 input)
		(pin LOOPBACK02 LOOPBACK02 input)
		(pin LOOPBACK01 LOOPBACK01 input)
		(pin LOOPBACK00 LOOPBACK00 input)
		(pin INTDATAWIDTH INTDATAWIDTH input)
		(pin GTPTEST3 GTPTEST3 input)
		(pin GTPTEST2 GTPTEST2 input)
		(pin GTPRESET GTPRESET input)
		(pin DWE DWE input)
		(pin DI15 DI15 input)
		(pin DI14 DI14 input)
		(pin DI13 DI13 input)
		(pin DI12 DI12 input)
		(pin DI11 DI11 input)
		(pin DI10 DI10 input)
		(pin DI9 DI9 input)
		(pin DI8 DI8 input)
		(pin DI7 DI7 input)
		(pin DI6 DI6 input)
		(pin DI5 DI5 input)
		(pin DI4 DI4 input)
		(pin DI3 DI3 input)
		(pin DI2 DI2 input)
		(pin DI1 DI1 input)
		(pin DI0 DI0 input)
		(pin DEN DEN input)
		(pin DCLK DCLK input)
		(pin DADDR6 DADDR6 input)
		(pin DADDR5 DADDR5 input)
		(pin DADDR4 DADDR4 input)
		(pin DADDR3 DADDR3 input)
		(pin DADDR2 DADDR2 input)
		(pin DADDR1 DADDR1 input)
		(pin DADDR0 DADDR0 input)
		(pin CLKIN CLKIN input)
		(pin TXRUNDISP11 TXRUNDISP11 output)
		(pin TXRUNDISP10 TXRUNDISP10 output)
		(pin TXRUNDISP01 TXRUNDISP01 output)
		(pin TXRUNDISP00 TXRUNDISP00 output)
		(pin TXP1 TXP1 output)
		(pin TXP0 TXP0 output)
		(pin TXOUTCLK1 TXOUTCLK1 output)
		(pin TXOUTCLK0 TXOUTCLK0 output)
		(pin TXN1 TXN1 output)
		(pin TXN0 TXN0 output)
		(pin TXKERR11 TXKERR11 output)
		(pin TXKERR10 TXKERR10 output)
		(pin TXKERR01 TXKERR01 output)
		(pin TXKERR00 TXKERR00 output)
		(pin TXBUFSTATUS11 TXBUFSTATUS11 output)
		(pin TXBUFSTATUS10 TXBUFSTATUS10 output)
		(pin TXBUFSTATUS01 TXBUFSTATUS01 output)
		(pin TXBUFSTATUS00 TXBUFSTATUS00 output)
		(pin SCANOUT SCANOUT output)
		(pin RXVALID1 RXVALID1 output)
		(pin RXVALID0 RXVALID0 output)
		(pin RXSTATUS12 RXSTATUS12 output)
		(pin RXSTATUS11 RXSTATUS11 output)
		(pin RXSTATUS10 RXSTATUS10 output)
		(pin RXSTATUS02 RXSTATUS02 output)
		(pin RXSTATUS01 RXSTATUS01 output)
		(pin RXSTATUS00 RXSTATUS00 output)
		(pin RXRUNDISP11 RXRUNDISP11 output)
		(pin RXRUNDISP10 RXRUNDISP10 output)
		(pin RXRUNDISP01 RXRUNDISP01 output)
		(pin RXRUNDISP00 RXRUNDISP00 output)
		(pin RXRECCLK1 RXRECCLK1 output)
		(pin RXRECCLK0 RXRECCLK0 output)
		(pin RXPRBSERR1 RXPRBSERR1 output)
		(pin RXPRBSERR0 RXPRBSERR0 output)
		(pin RXOVERSAMPLEERR1 RXOVERSAMPLEERR1 output)
		(pin RXOVERSAMPLEERR0 RXOVERSAMPLEERR0 output)
		(pin RXNOTINTABLE11 RXNOTINTABLE11 output)
		(pin RXNOTINTABLE10 RXNOTINTABLE10 output)
		(pin RXNOTINTABLE01 RXNOTINTABLE01 output)
		(pin RXNOTINTABLE00 RXNOTINTABLE00 output)
		(pin RXLOSSOFSYNC11 RXLOSSOFSYNC11 output)
		(pin RXLOSSOFSYNC10 RXLOSSOFSYNC10 output)
		(pin RXLOSSOFSYNC01 RXLOSSOFSYNC01 output)
		(pin RXLOSSOFSYNC00 RXLOSSOFSYNC00 output)
		(pin RXELECIDLE1 RXELECIDLE1 output)
		(pin RXELECIDLE0 RXELECIDLE0 output)
		(pin RXDISPERR11 RXDISPERR11 output)
		(pin RXDISPERR10 RXDISPERR10 output)
		(pin RXDISPERR01 RXDISPERR01 output)
		(pin RXDISPERR00 RXDISPERR00 output)
		(pin RXDATA115 RXDATA115 output)
		(pin RXDATA114 RXDATA114 output)
		(pin RXDATA113 RXDATA113 output)
		(pin RXDATA112 RXDATA112 output)
		(pin RXDATA111 RXDATA111 output)
		(pin RXDATA110 RXDATA110 output)
		(pin RXDATA19 RXDATA19 output)
		(pin RXDATA18 RXDATA18 output)
		(pin RXDATA17 RXDATA17 output)
		(pin RXDATA16 RXDATA16 output)
		(pin RXDATA015 RXDATA015 output)
		(pin RXDATA15 RXDATA15 output)
		(pin RXDATA14 RXDATA14 output)
		(pin RXDATA014 RXDATA014 output)
		(pin RXDATA13 RXDATA13 output)
		(pin RXDATA013 RXDATA013 output)
		(pin RXDATA12 RXDATA12 output)
		(pin RXDATA012 RXDATA012 output)
		(pin RXDATA011 RXDATA011 output)
		(pin RXDATA11 RXDATA11 output)
		(pin RXDATA010 RXDATA010 output)
		(pin RXDATA10 RXDATA10 output)
		(pin RXDATA09 RXDATA09 output)
		(pin RXDATA08 RXDATA08 output)
		(pin RXDATA07 RXDATA07 output)
		(pin RXDATA06 RXDATA06 output)
		(pin RXDATA05 RXDATA05 output)
		(pin RXDATA04 RXDATA04 output)
		(pin RXDATA03 RXDATA03 output)
		(pin RXDATA02 RXDATA02 output)
		(pin RXDATA01 RXDATA01 output)
		(pin RXDATA00 RXDATA00 output)
		(pin RXCOMMADET1 RXCOMMADET1 output)
		(pin RXCOMMADET0 RXCOMMADET0 output)
		(pin RXCLKCORCNT12 RXCLKCORCNT12 output)
		(pin RXCLKCORCNT11 RXCLKCORCNT11 output)
		(pin RXCLKCORCNT10 RXCLKCORCNT10 output)
		(pin RXCLKCORCNT02 RXCLKCORCNT02 output)
		(pin RXCLKCORCNT01 RXCLKCORCNT01 output)
		(pin RXCLKCORCNT00 RXCLKCORCNT00 output)
		(pin RXCHBONDO12 RXCHBONDO12 output)
		(pin RXCHBONDO11 RXCHBONDO11 output)
		(pin RXCHBONDO10 RXCHBONDO10 output)
		(pin RXCHBONDO02 RXCHBONDO02 output)
		(pin RXCHBONDO01 RXCHBONDO01 output)
		(pin RXCHBONDO00 RXCHBONDO00 output)
		(pin RXCHARISK11 RXCHARISK11 output)
		(pin RXCHARISK10 RXCHARISK10 output)
		(pin RXCHARISK01 RXCHARISK01 output)
		(pin RXCHARISK00 RXCHARISK00 output)
		(pin RXCHARISCOMMA11 RXCHARISCOMMA11 output)
		(pin RXCHARISCOMMA10 RXCHARISCOMMA10 output)
		(pin RXCHARISCOMMA01 RXCHARISCOMMA01 output)
		(pin RXCHARISCOMMA00 RXCHARISCOMMA00 output)
		(pin RXCHANREALIGN1 RXCHANREALIGN1 output)
		(pin RXCHANREALIGN0 RXCHANREALIGN0 output)
		(pin RXCHANISALIGNED1 RXCHANISALIGNED1 output)
		(pin RXCHANISALIGNED0 RXCHANISALIGNED0 output)
		(pin RXCHANBONDSEQ1 RXCHANBONDSEQ1 output)
		(pin RXCHANBONDSEQ0 RXCHANBONDSEQ0 output)
		(pin RXBYTEREALIGN1 RXBYTEREALIGN1 output)
		(pin RXBYTEREALIGN0 RXBYTEREALIGN0 output)
		(pin RXBYTEISALIGNED1 RXBYTEISALIGNED1 output)
		(pin RXBYTEISALIGNED0 RXBYTEISALIGNED0 output)
		(pin RXBUFSTATUS12 RXBUFSTATUS12 output)
		(pin RXBUFSTATUS11 RXBUFSTATUS11 output)
		(pin RXBUFSTATUS10 RXBUFSTATUS10 output)
		(pin RXBUFSTATUS02 RXBUFSTATUS02 output)
		(pin RXBUFSTATUS01 RXBUFSTATUS01 output)
		(pin RXBUFSTATUS00 RXBUFSTATUS00 output)
		(pin RESETDONE1 RESETDONE1 output)
		(pin RESETDONE0 RESETDONE0 output)
		(pin REFCLKOUT REFCLKOUT output)
		(pin PMATSTCLK PMATSTCLK output)
		(pin PLLLKDET PLLLKDET output)
		(pin PHYSTATUS1 PHYSTATUS1 output)
		(pin PHYSTATUS0 PHYSTATUS0 output)
		(pin DRDY DRDY output)
		(pin DO15 DO15 output)
		(pin DO14 DO14 output)
		(pin DO13 DO13 output)
		(pin DO12 DO12 output)
		(pin DO11 DO11 output)
		(pin DO10 DO10 output)
		(pin DO9 DO9 output)
		(pin DO8 DO8 output)
		(pin DO7 DO7 output)
		(pin DO6 DO6 output)
		(pin DO5 DO5 output)
		(pin DO4 DO4 output)
		(pin DO3 DO3 output)
		(pin DO2 DO2 output)
		(pin DO1 DO1 output)
		(pin DO0 DO0 output)
		(element PLL_SATA_0 0
			(cfg FALSE TRUE)
		)
		(element TXINHIBIT0 1
			(pin TXINHIBIT0 output)
			(conn TXINHIBIT0 TXINHIBIT0 ==> GTP_DUAL TXINHIBIT0)
		)
		(element RXDISPERR01 1
			(pin RXDISPERR01 input)
			(conn RXDISPERR01 RXDISPERR01 <== GTP_DUAL RXDISPERR01)
		)
		(element DADDR4 1
			(pin DADDR4 output)
			(conn DADDR4 DADDR4 ==> GTP_DUAL DADDR4)
		)
		(element DO13 1
			(pin DO13 input)
			(conn DO13 DO13 <== GTP_DUAL DO13)
		)
		(element DI9 1
			(pin DI9 output)
			(conn DI9 DI9 ==> GTP_DUAL DI9)
		)
		(element CHAN_BOND_LEVEL_0 0
			(cfg 7 6 5 4 3 2 1 0)
		)
		(element RXEQPOLE02 1
			(pin RXEQPOLE02 output)
			(conn RXEQPOLE02 RXEQPOLE02 ==> GTP_DUAL RXEQPOLE02)
		)
		(element RXP0 1
			(pin RXP0 output)
			(conn RXP0 RXP0 ==> GTP_DUAL RXP0)
		)
		(element SATA_MAX_BURST_0 0
			(cfg 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32)
		)
		(element DI11 1
			(pin DI11 output)
			(conn DI11 DI11 ==> GTP_DUAL DI11)
		)
		(element RXPOWERDOWN01 1
			(pin RXPOWERDOWN01 output)
			(conn RXPOWERDOWN01 RXPOWERDOWN01 ==> GTP_DUAL RXPOWERDOWN01)
		)
		(element DRDY 1
			(pin DRDY input)
			(conn DRDY DRDY <== GTP_DUAL DRDY)
		)
		(element SCANIN 1
			(pin SCANIN output)
			(conn SCANIN SCANIN ==> GTP_DUAL SCANIN)
		)
		(element TXDIFFCTRL11 1
			(pin TXDIFFCTRL11 output)
			(conn TXDIFFCTRL11 TXDIFFCTRL11 ==> GTP_DUAL TXDIFFCTRL11)
		)
		(element RXOVERSAMPLEERR0 1
			(pin RXOVERSAMPLEERR0 input)
			(conn RXOVERSAMPLEERR0 RXOVERSAMPLEERR0 <== GTP_DUAL RXOVERSAMPLEERR0)
		)
		(element CHAN_BOND_2_MAX_SKEW_0 0
			(cfg 14 13 12 11 10 9 8 7 6 5 4 3 2 1)
		)
		(element TXDATA04 1
			(pin TXDATA04 output)
			(conn TXDATA04 TXDATA04 ==> GTP_DUAL TXDATA04)
		)
		(element TXDATA01 1
			(pin TXDATA01 output)
			(conn TXDATA01 TXDATA01 ==> GTP_DUAL TXDATA01)
		)
		(element TXP1 1
			(pin TXP1 input)
			(conn TXP1 TXP1 <== GTP_DUAL TXP1)
		)
		(element RXBYTEISALIGNED1 1
			(pin RXBYTEISALIGNED1 input)
			(conn RXBYTEISALIGNED1 RXBYTEISALIGNED1 <== GTP_DUAL RXBYTEISALIGNED1)
		)
		(element RXCLKCORCNT00 1
			(pin RXCLKCORCNT00 input)
			(conn RXCLKCORCNT00 RXCLKCORCNT00 <== GTP_DUAL RXCLKCORCNT00)
		)
		(element SATA_MAX_WAKE_1 0
			(cfg 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32)
		)
		(element GTPTEST0 1
			(pin GTPTEST0 output)
			(conn GTPTEST0 GTPTEST0 ==> GTP_DUAL GTPTEST0)
		)
		(element PCI_EXPRESS_MODE_0 0
			(cfg FALSE TRUE)
		)
		(element TXDATA19 1
			(pin TXDATA19 output)
			(conn TXDATA19 TXDATA19 ==> GTP_DUAL TXDATA19)
		)
		(element DI8 1
			(pin DI8 output)
			(conn DI8 DI8 ==> GTP_DUAL DI8)
		)
		(element RXRUNDISP10 1
			(pin RXRUNDISP10 input)
			(conn RXRUNDISP10 RXRUNDISP10 <== GTP_DUAL RXRUNDISP10)
		)
		(element RX_CDR_FORCE_ROTATE_1 0
			(cfg FALSE TRUE)
		)
		(element RCV_TERM_GND_0 0
			(cfg FALSE TRUE)
		)
		(element RXCLKCORCNT12 1
			(pin RXCLKCORCNT12 input)
			(conn RXCLKCORCNT12 RXCLKCORCNT12 <== GTP_DUAL RXCLKCORCNT12)
		)
		(element MCOMMA_DETECT_0 0
			(cfg FALSE TRUE)
		)
		(element SATA_MAX_INIT_1 0
			(cfg 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32)
		)
		(element AC_CAP_DIS_0 0
			(cfg FALSE TRUE)
		)
		(element TSTPWRDN13 1
			(pin TSTPWRDN13 output)
			(conn TSTPWRDN13 TSTPWRDN13 ==> GTP_DUAL TSTPWRDN13)
		)
		(element TXOUTCLK_SEL_1 0
			(cfg 1 0)
		)
		(element CHAN_BOND_MODE_0 0
			(cfg SLAVE #OFF MASTER)
		)
		(element TXRUNDISP10 1
			(pin TXRUNDISP10 input)
			(conn TXRUNDISP10 TXRUNDISP10 <== GTP_DUAL TXRUNDISP10)
		)
		(element DCLK 1
			(pin DCLK output)
			(conn DCLK DCLK ==> DCLKINV DCLK_B)
			(conn DCLK DCLK ==> DCLKINV DCLK)
		)
		(element DI0 1
			(pin DI0 output)
			(conn DI0 DI0 ==> GTP_DUAL DI0)
		)
		(element TXDATA012 1
			(pin TXDATA012 output)
			(conn TXDATA012 TXDATA012 ==> GTP_DUAL TXDATA012)
		)
		(element TERMINATION_OVRD 0
			(cfg FALSE TRUE)
		)
		(element RESETDONE1 1
			(pin RESETDONE1 input)
			(conn RESETDONE1 RESETDONE1 <== GTP_DUAL RESETDONE1)
		)
		(element RXDATA13 1
			(pin RXDATA13 input)
			(conn RXDATA13 RXDATA13 <== GTP_DUAL RXDATA13)
		)
		(element DO2 1
			(pin DO2 input)
			(conn DO2 DO2 <== GTP_DUAL DO2)
		)
		(element TXENPRBSTST01 1
			(pin TXENPRBSTST01 output)
			(conn TXENPRBSTST01 TXENPRBSTST01 ==> GTP_DUAL TXENPRBSTST01)
		)
		(element RX_CDR_FORCE_ROTATE_0 0
			(cfg FALSE TRUE)
		)
		(element RXCHBONDI12 1
			(pin RXCHBONDI12 output)
			(conn RXCHBONDI12 RXCHBONDI12 ==> GTP_DUAL RXCHBONDI12)
		)
		(element RXELECIDLE1 1
			(pin RXELECIDLE1 input)
			(conn RXELECIDLE1 RXELECIDLE1 <== GTP_DUAL RXELECIDLE1)
		)
		(element DI1 1
			(pin DI1 output)
			(conn DI1 DI1 ==> GTP_DUAL DI1)
		)
		(element TXINHIBIT1 1
			(pin TXINHIBIT1 output)
			(conn TXINHIBIT1 TXINHIBIT1 ==> GTP_DUAL TXINHIBIT1)
		)
		(element CLKIN 1
			(pin CLKIN output)
			(conn CLKIN CLKIN ==> GTP_DUAL CLKIN)
		)
		(element TX_DIFF_BOOST_1 0
			(cfg FALSE TRUE)
		)
		(element TXKERR11 1
			(pin TXKERR11 input)
			(conn TXKERR11 TXKERR11 <== GTP_DUAL TXKERR11)
		)
		(element TXDATA114 1
			(pin TXDATA114 output)
			(conn TXDATA114 TXDATA114 ==> GTP_DUAL TXDATA114)
		)
		(element SCANEN 1
			(pin SCANEN output)
			(conn SCANEN SCANEN ==> GTP_DUAL SCANEN)
		)
		(element CLK_COR_MAX_LAT_0 0
			(cfg 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26)
		)
		(element RXBUFSTATUS01 1
			(pin RXBUFSTATUS01 input)
			(conn RXBUFSTATUS01 RXBUFSTATUS01 <== GTP_DUAL RXBUFSTATUS01)
		)
		(element TXDATA03 1
			(pin TXDATA03 output)
			(conn TXDATA03 TXDATA03 ==> GTP_DUAL TXDATA03)
		)
		(element RXRUNDISP00 1
			(pin RXRUNDISP00 input)
			(conn RXRUNDISP00 RXRUNDISP00 <== GTP_DUAL RXRUNDISP00)
		)
		(element CHAN_BOND_SEQ_LEN_1 0
			(cfg 4 3 2 1)
		)
		(element DEC_MCOMMA_DETECT_1 0
			(cfg FALSE TRUE)
		)
		(element PLL_TXDIVSEL_OUT_0 0
			(cfg 4 2 1)
		)
		(element RXDATA18 1
			(pin RXDATA18 input)
			(conn RXDATA18 RXDATA18 <== GTP_DUAL RXDATA18)
		)
		(element COMMA_DOUBLE_1 0
			(cfg FALSE TRUE)
		)
		(element GTPTEST2 1
			(pin GTPTEST2 output)
			(conn GTPTEST2 GTPTEST2 ==> GTP_DUAL GTPTEST2)
		)
		(element RXDATA010 1
			(pin RXDATA010 input)
			(conn RXDATA010 RXDATA010 <== GTP_DUAL RXDATA010)
		)
		(element RXDATA00 1
			(pin RXDATA00 input)
			(conn RXDATA00 RXDATA00 <== GTP_DUAL RXDATA00)
		)
		(element RXCLKCORCNT11 1
			(pin RXCLKCORCNT11 input)
			(conn RXCLKCORCNT11 RXCLKCORCNT11 <== GTP_DUAL RXCLKCORCNT11)
		)
		(element RXCHBONDO12 1
			(pin RXCHBONDO12 input)
			(conn RXCHBONDO12 RXCHBONDO12 <== GTP_DUAL RXCHBONDO12)
		)
		(element TXDATA015 1
			(pin TXDATA015 output)
			(conn TXDATA015 TXDATA015 ==> GTP_DUAL TXDATA015)
		)
		(element DO14 1
			(pin DO14 input)
			(conn DO14 DO14 <== GTP_DUAL DO14)
		)
		(element CLK_COR_KEEP_IDLE_0 0
			(cfg FALSE TRUE)
		)
		(element TXCOMTYPE1 1
			(pin TXCOMTYPE1 output)
			(conn TXCOMTYPE1 TXCOMTYPE1 ==> GTP_DUAL TXCOMTYPE1)
		)
		(element DI2 1
			(pin DI2 output)
			(conn DI2 DI2 ==> GTP_DUAL DI2)
		)
		(element RXDISPERR00 1
			(pin RXDISPERR00 input)
			(conn RXDISPERR00 RXDISPERR00 <== GTP_DUAL RXDISPERR00)
		)
		(element RXEQPOLE01 1
			(pin RXEQPOLE01 output)
			(conn RXEQPOLE01 RXEQPOLE01 ==> GTP_DUAL RXEQPOLE01)
		)
		(element RXCHARISK00 1
			(pin RXCHARISK00 input)
			(conn RXCHARISK00 RXCHARISK00 <== GTP_DUAL RXCHARISK00)
		)
		(element CHAN_BOND_SEQ_2_USE_1 0
			(cfg FALSE TRUE)
		)
		(element RXEQPOLE10 1
			(pin RXEQPOLE10 output)
			(conn RXEQPOLE10 RXEQPOLE10 ==> GTP_DUAL RXEQPOLE10)
		)
		(element RXVALID0 1
			(pin RXVALID0 input)
			(conn RXVALID0 RXVALID0 <== GTP_DUAL RXVALID0)
		)
		(element RXBUFSTATUS11 1
			(pin RXBUFSTATUS11 input)
			(conn RXBUFSTATUS11 RXBUFSTATUS11 <== GTP_DUAL RXBUFSTATUS11)
		)
		(element ALIGN_COMMA_WORD_1 0
			(cfg 2 1)
		)
		(element RX_SLIDE_MODE_0 0
			(cfg PCS PMA)
		)
		(element PMAAMUX1 1
			(pin PMAAMUX1 output)
			(conn PMAAMUX1 PMAAMUX1 ==> GTP_DUAL PMAAMUX1)
		)
		(element RXRUNDISP11 1
			(pin RXRUNDISP11 input)
			(conn RXRUNDISP11 RXRUNDISP11 <== GTP_DUAL RXRUNDISP11)
		)
		(element PMATSTCLK 1
			(pin PMATSTCLK input)
			(conn PMATSTCLK PMATSTCLK <== GTP_DUAL PMATSTCLK)
		)
		(element RXDATA03 1
			(pin RXDATA03 input)
			(conn RXDATA03 RXDATA03 <== GTP_DUAL RXDATA03)
		)
		(element RXBYTEISALIGNED0 1
			(pin RXBYTEISALIGNED0 input)
			(conn RXBYTEISALIGNED0 RXBYTEISALIGNED0 <== GTP_DUAL RXBYTEISALIGNED0)
		)
		(element RXBYTEREALIGN1 1
			(pin RXBYTEREALIGN1 input)
			(conn RXBYTEREALIGN1 RXBYTEREALIGN1 <== GTP_DUAL RXBYTEREALIGN1)
		)
		(element RXCHBONDI00 1
			(pin RXCHBONDI00 output)
			(conn RXCHBONDI00 RXCHBONDI00 ==> GTP_DUAL RXCHBONDI00)
		)
		(element TXCHARDISPMODE01 1
			(pin TXCHARDISPMODE01 output)
			(conn TXCHARDISPMODE01 TXCHARDISPMODE01 ==> GTP_DUAL TXCHARDISPMODE01)
		)
		(element RXELECIDLERESET1 1
			(pin RXELECIDLERESET1 output)
			(conn RXELECIDLERESET1 RXELECIDLERESET1 ==> GTP_DUAL RXELECIDLERESET1)
		)
		(element RXUSRCLK20INV 3
			(pin RXUSRCLK20_B input)
			(pin RXUSRCLK20 input)
			(pin OUT output)
			(cfg RXUSRCLK20_B RXUSRCLK20)
			(conn RXUSRCLK20INV OUT ==> GTP_DUAL RXUSRCLK20)
			(conn RXUSRCLK20INV RXUSRCLK20_B <== RXUSRCLK20 RXUSRCLK20)
			(conn RXUSRCLK20INV RXUSRCLK20 <== RXUSRCLK20 RXUSRCLK20)
		)
		(element LOOPBACK01 1
			(pin LOOPBACK01 output)
			(conn LOOPBACK01 LOOPBACK01 ==> GTP_DUAL LOOPBACK01)
		)
		(element RX_STATUS_FMT_0 0
			(cfg SATA PCIE)
		)
		(element DI13 1
			(pin DI13 output)
			(conn DI13 DI13 ==> GTP_DUAL DI13)
		)
		(element RXCOMMADETUSE0 1
			(pin RXCOMMADETUSE0 output)
			(conn RXCOMMADETUSE0 RXCOMMADETUSE0 ==> GTP_DUAL RXCOMMADETUSE0)
		)
		(element CLK_COR_MAX_LAT_1 0
			(cfg 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26)
		)
		(element PLL_SATA_1 0
			(cfg FALSE TRUE)
		)
		(element TXCHARDISPMODE00 1
			(pin TXCHARDISPMODE00 output)
			(conn TXCHARDISPMODE00 TXCHARDISPMODE00 ==> GTP_DUAL TXCHARDISPMODE00)
		)
		(element PCI_EXPRESS_MODE_1 0
			(cfg FALSE TRUE)
		)
		(element RXDATA110 1
			(pin RXDATA110 input)
			(conn RXDATA110 RXDATA110 <== GTP_DUAL RXDATA110)
		)
		(element PLL_DIVSEL_REF 0
			(cfg 20 16 12 10 8 6 5 4 3 2 1)
		)
		(element TXDATA18 1
			(pin TXDATA18 output)
			(conn TXDATA18 TXDATA18 ==> GTP_DUAL TXDATA18)
		)
		(element TXRUNDISP00 1
			(pin TXRUNDISP00 input)
			(conn TXRUNDISP00 TXRUNDISP00 <== GTP_DUAL TXRUNDISP00)
		)
		(element TXCHARISK10 1
			(pin TXCHARISK10 output)
			(conn TXCHARISK10 TXCHARISK10 ==> GTP_DUAL TXCHARISK10)
		)
		(element TXBUFDIFFCTRL11 1
			(pin TXBUFDIFFCTRL11 output)
			(conn TXBUFDIFFCTRL11 TXBUFDIFFCTRL11 ==> GTP_DUAL TXBUFDIFFCTRL11)
		)
		(element TSTPWRDN12 1
			(pin TSTPWRDN12 output)
			(conn TSTPWRDN12 TSTPWRDN12 ==> GTP_DUAL TSTPWRDN12)
		)
		(element TSTPWRDNOVRD1 1
			(pin TSTPWRDNOVRD1 output)
			(conn TSTPWRDNOVRD1 TSTPWRDNOVRD1 ==> GTP_DUAL TSTPWRDNOVRD1)
		)
		(element DEC_PCOMMA_DETECT_1 0
			(cfg FALSE TRUE)
		)
		(element REFCLKPWRDNB 1
			(pin REFCLKPWRDNB output)
			(conn REFCLKPWRDNB REFCLKPWRDNB ==> GTP_DUAL REFCLKPWRDNB)
		)
		(element PLL_RXDIVSEL_OUT_0 0
			(cfg 4 2 1)
		)
		(element TXENPRBSTST00 1
			(pin TXENPRBSTST00 output)
			(conn TXENPRBSTST00 TXENPRBSTST00 ==> GTP_DUAL TXENPRBSTST00)
		)
		(element RXRESET0 1
			(pin RXRESET0 output)
			(conn RXRESET0 RXRESET0 ==> GTP_DUAL RXRESET0)
		)
		(element TSTPWRDN14 1
			(pin TSTPWRDN14 output)
			(conn TSTPWRDN14 TSTPWRDN14 ==> GTP_DUAL TSTPWRDN14)
		)
		(element RXCHBONDI11 1
			(pin RXCHBONDI11 output)
			(conn RXCHBONDI11 RXCHBONDI11 ==> GTP_DUAL RXCHBONDI11)
		)
		(element TXCHARISK00 1
			(pin TXCHARISK00 output)
			(conn TXCHARISK00 TXCHARISK00 ==> GTP_DUAL TXCHARISK00)
		)
		(element TXRESET0 1
			(pin TXRESET0 output)
			(conn TXRESET0 TXRESET0 ==> GTP_DUAL TXRESET0)
		)
		(element DADDR5 1
			(pin DADDR5 output)
			(conn DADDR5 DADDR5 ==> GTP_DUAL DADDR5)
		)
		(element TXBYPASS8B10B00 1
			(pin TXBYPASS8B10B00 output)
			(conn TXBYPASS8B10B00 TXBYPASS8B10B00 ==> GTP_DUAL TXBYPASS8B10B00)
		)
		(element TXDIFFCTRL12 1
			(pin TXDIFFCTRL12 output)
			(conn TXDIFFCTRL12 TXDIFFCTRL12 ==> GTP_DUAL TXDIFFCTRL12)
		)
		(element SATA_MAX_INIT_0 0
			(cfg 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32)
		)
		(element RXLOSSOFSYNC11 1
			(pin RXLOSSOFSYNC11 input)
			(conn RXLOSSOFSYNC11 RXLOSSOFSYNC11 <== GTP_DUAL RXLOSSOFSYNC11)
		)
		(element SATA_MIN_BURST_0 0
			(cfg 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32)
		)
		(element RX_DECODE_SEQ_MATCH_0 0
			(cfg FALSE TRUE)
		)
		(element DO1 1
			(pin DO1 input)
			(conn DO1 DO1 <== GTP_DUAL DO1)
		)
		(element RXCHBONDO10 1
			(pin RXCHBONDO10 input)
			(conn RXCHBONDO10 RXCHBONDO10 <== GTP_DUAL RXCHBONDO10)
		)
		(element GTP_DUAL 373 # BEL
			(pin TXUSRCLK21 input)
			(pin TXUSRCLK20 input)
			(pin TXUSRCLK1 input)
			(pin TXUSRCLK0 input)
			(pin GTPTEST0 input)
			(pin RXELECIDLERESET1 input)
			(pin GTPTEST1 input)
			(pin RXELECIDLERESET0 input)
			(pin TXRUNDISP11 output)
			(pin TXRUNDISP10 output)
			(pin TXRUNDISP01 output)
			(pin TXRUNDISP00 output)
			(pin TXRESET1 input)
			(pin TXRESET0 input)
			(pin TXPREEMPHASIS12 input)
			(pin TXPREEMPHASIS11 input)
			(pin TXPREEMPHASIS10 input)
			(pin TXPREEMPHASIS02 input)
			(pin TXPREEMPHASIS01 input)
			(pin TXPREEMPHASIS00 input)
			(pin TXPOWERDOWN11 input)
			(pin TXPOWERDOWN10 input)
			(pin TXPOWERDOWN01 input)
			(pin TXPOWERDOWN00 input)
			(pin TXPOLARITY1 input)
			(pin TXPOLARITY0 input)
			(pin TXPMASETPHASE input)
			(pin TXP1 output)
			(pin TXP0 output)
			(pin TXOUTCLK1 output)
			(pin TXOUTCLK0 output)
			(pin TXN1 output)
			(pin TXN0 output)
			(pin TXKERR11 output)
			(pin TXKERR10 output)
			(pin TXKERR01 output)
			(pin TXKERR00 output)
			(pin TXINHIBIT1 input)
			(pin TXINHIBIT0 input)
			(pin TXENPRBSTST11 input)
			(pin TXENPRBSTST10 input)
			(pin TXENPRBSTST01 input)
			(pin TXENPRBSTST00 input)
			(pin TXENPMAPHASEALIGN input)
			(pin TXENC8B10BUSE1 input)
			(pin TXENC8B10BUSE0 input)
			(pin TXELECIDLE1 input)
			(pin TXELECIDLE0 input)
			(pin TXDIFFCTRL12 input)
			(pin TXDIFFCTRL11 input)
			(pin TXDIFFCTRL10 input)
			(pin TXDIFFCTRL02 input)
			(pin TXDIFFCTRL01 input)
			(pin TXDIFFCTRL00 input)
			(pin TXDETECTRX1 input)
			(pin TXDETECTRX0 input)
			(pin TXDATAWIDTH1 input)
			(pin TXDATAWIDTH0 input)
			(pin TXDATA115 input)
			(pin TXDATA114 input)
			(pin TXDATA113 input)
			(pin TXDATA112 input)
			(pin TXDATA111 input)
			(pin TXDATA110 input)
			(pin TXDATA19 input)
			(pin TXDATA18 input)
			(pin TXDATA17 input)
			(pin TXDATA16 input)
			(pin TXDATA15 input)
			(pin TXDATA015 input)
			(pin TXDATA014 input)
			(pin TXDATA14 input)
			(pin TXDATA013 input)
			(pin TXDATA13 input)
			(pin TXDATA12 input)
			(pin TXDATA012 input)
			(pin TXDATA011 input)
			(pin TXDATA11 input)
			(pin TXDATA10 input)
			(pin TXDATA010 input)
			(pin TXDATA09 input)
			(pin TXDATA08 input)
			(pin TXDATA07 input)
			(pin TXDATA06 input)
			(pin TXDATA05 input)
			(pin TXDATA04 input)
			(pin TXDATA03 input)
			(pin TXDATA02 input)
			(pin TXDATA01 input)
			(pin TXDATA00 input)
			(pin TXCOMTYPE1 input)
			(pin TXCOMTYPE0 input)
			(pin TXCOMSTART1 input)
			(pin TXCOMSTART0 input)
			(pin TXCHARISK11 input)
			(pin TXCHARISK10 input)
			(pin TXCHARISK01 input)
			(pin TXCHARISK00 input)
			(pin TXCHARDISPVAL11 input)
			(pin TXCHARDISPVAL10 input)
			(pin TXCHARDISPVAL01 input)
			(pin TXCHARDISPVAL00 input)
			(pin TXCHARDISPMODE11 input)
			(pin TXCHARDISPMODE10 input)
			(pin TXCHARDISPMODE01 input)
			(pin TXCHARDISPMODE00 input)
			(pin TXBYPASS8B10B11 input)
			(pin TXBYPASS8B10B10 input)
			(pin TXBYPASS8B10B01 input)
			(pin TXBYPASS8B10B00 input)
			(pin TXBUFSTATUS11 output)
			(pin TXBUFSTATUS10 output)
			(pin TXBUFSTATUS01 output)
			(pin TXBUFSTATUS00 output)
			(pin TXBUFDIFFCTRL12 input)
			(pin TXBUFDIFFCTRL11 input)
			(pin TXBUFDIFFCTRL10 input)
			(pin TXBUFDIFFCTRL02 input)
			(pin TXBUFDIFFCTRL01 input)
			(pin TXBUFDIFFCTRL00 input)
			(pin TSTPWRDNOVRD1 input)
			(pin TSTPWRDNOVRD0 input)
			(pin TSTPWRDN14 input)
			(pin TSTPWRDN13 input)
			(pin TSTPWRDN12 input)
			(pin TSTPWRDN11 input)
			(pin TSTPWRDN10 input)
			(pin TSTPWRDN04 input)
			(pin TSTPWRDN03 input)
			(pin TSTPWRDN02 input)
			(pin TSTPWRDN01 input)
			(pin TSTPWRDN00 input)
			(pin SCANOUT output)
			(pin SCANMODE input)
			(pin SCANIN input)
			(pin SCANEN input)
			(pin RXVALID1 output)
			(pin RXVALID0 output)
			(pin RXUSRCLK21 input)
			(pin RXUSRCLK20 input)
			(pin RXUSRCLK1 input)
			(pin RXUSRCLK0 input)
			(pin RXSTATUS12 output)
			(pin RXSTATUS11 output)
			(pin RXSTATUS10 output)
			(pin RXSTATUS02 output)
			(pin RXSTATUS01 output)
			(pin RXSTATUS00 output)
			(pin RXSLIDE1 input)
			(pin RXSLIDE0 input)
			(pin RXRUNDISP11 output)
			(pin RXRUNDISP10 output)
			(pin RXRUNDISP01 output)
			(pin RXRUNDISP00 output)
			(pin RXRESET1 input)
			(pin RXRESET0 input)
			(pin RXRECCLK1 output)
			(pin RXRECCLK0 output)
			(pin RXPRBSERR1 output)
			(pin RXPRBSERR0 output)
			(pin RXPOWERDOWN11 input)
			(pin RXPOWERDOWN10 input)
			(pin RXPOWERDOWN01 input)
			(pin RXPOWERDOWN00 input)
			(pin RXPOLARITY1 input)
			(pin RXPOLARITY0 input)
			(pin RXPMASETPHASE1 input)
			(pin RXPMASETPHASE0 input)
			(pin RXP1 input)
			(pin RXP0 input)
			(pin RXOVERSAMPLEERR1 output)
			(pin RXOVERSAMPLEERR0 output)
			(pin RXNOTINTABLE11 output)
			(pin RXNOTINTABLE10 output)
			(pin RXNOTINTABLE01 output)
			(pin RXNOTINTABLE00 output)
			(pin RXN1 input)
			(pin RXN0 input)
			(pin RXLOSSOFSYNC11 output)
			(pin RXLOSSOFSYNC10 output)
			(pin RXLOSSOFSYNC01 output)
			(pin RXLOSSOFSYNC00 output)
			(pin RXEQPOLE13 input)
			(pin RXEQPOLE12 input)
			(pin RXEQPOLE11 input)
			(pin RXEQPOLE10 input)
			(pin RXEQPOLE03 input)
			(pin RXEQPOLE02 input)
			(pin RXEQPOLE01 input)
			(pin RXEQPOLE00 input)
			(pin RXEQMIX11 input)
			(pin RXEQMIX10 input)
			(pin RXEQMIX01 input)
			(pin RXEQMIX00 input)
			(pin RXENSAMPLEALIGN1 input)
			(pin RXENSAMPLEALIGN0 input)
			(pin RXENPRBSTST11 input)
			(pin RXENPRBSTST10 input)
			(pin RXENPRBSTST01 input)
			(pin RXENPRBSTST00 input)
			(pin RXENPCOMMAALIGN1 input)
			(pin RXENPCOMMAALIGN0 input)
			(pin RXENMCOMMAALIGN1 input)
			(pin RXENMCOMMAALIGN0 input)
			(pin RXENEQB1 input)
			(pin RXENEQB0 input)
			(pin RXENCHANSYNC1 input)
			(pin RXENCHANSYNC0 input)
			(pin RXELECIDLE1 output)
			(pin RXELECIDLE0 output)
			(pin RXDISPERR11 output)
			(pin RXDISPERR10 output)
			(pin RXDISPERR01 output)
			(pin RXDISPERR00 output)
			(pin RXDEC8B10BUSE1 input)
			(pin RXDEC8B10BUSE0 input)
			(pin RXDATAWIDTH1 input)
			(pin RXDATAWIDTH0 input)
			(pin RXDATA115 output)
			(pin RXDATA114 output)
			(pin RXDATA113 output)
			(pin RXDATA112 output)
			(pin RXDATA111 output)
			(pin RXDATA110 output)
			(pin RXDATA19 output)
			(pin RXDATA18 output)
			(pin RXDATA17 output)
			(pin RXDATA16 output)
			(pin RXDATA015 output)
			(pin RXDATA15 output)
			(pin RXDATA14 output)
			(pin RXDATA014 output)
			(pin RXDATA13 output)
			(pin RXDATA013 output)
			(pin RXDATA12 output)
			(pin RXDATA012 output)
			(pin RXDATA011 output)
			(pin RXDATA11 output)
			(pin RXDATA10 output)
			(pin RXDATA010 output)
			(pin RXDATA09 output)
			(pin RXDATA08 output)
			(pin RXDATA07 output)
			(pin RXDATA06 output)
			(pin RXDATA05 output)
			(pin RXDATA04 output)
			(pin RXDATA03 output)
			(pin RXDATA02 output)
			(pin RXDATA01 output)
			(pin RXDATA00 output)
			(pin RXCOMMADETUSE1 input)
			(pin RXCOMMADETUSE0 input)
			(pin RXCOMMADET1 output)
			(pin RXCOMMADET0 output)
			(pin RXCLKCORCNT12 output)
			(pin RXCLKCORCNT11 output)
			(pin RXCLKCORCNT10 output)
			(pin RXCLKCORCNT02 output)
			(pin RXCLKCORCNT01 output)
			(pin RXCLKCORCNT00 output)
			(pin RXCHBONDO12 output)
			(pin RXCHBONDO11 output)
			(pin RXCHBONDO10 output)
			(pin RXCHBONDO02 output)
			(pin RXCHBONDO01 output)
			(pin RXCHBONDO00 output)
			(pin RXCHBONDI12 input)
			(pin RXCHBONDI11 input)
			(pin RXCHBONDI10 input)
			(pin RXCHBONDI02 input)
			(pin RXCHBONDI01 input)
			(pin RXCHBONDI00 input)
			(pin RXCHARISK11 output)
			(pin RXCHARISK10 output)
			(pin RXCHARISK01 output)
			(pin RXCHARISK00 output)
			(pin RXCHARISCOMMA11 output)
			(pin RXCHARISCOMMA10 output)
			(pin RXCHARISCOMMA01 output)
			(pin RXCHARISCOMMA00 output)
			(pin RXCHANREALIGN1 output)
			(pin RXCHANREALIGN0 output)
			(pin RXCHANISALIGNED1 output)
			(pin RXCHANISALIGNED0 output)
			(pin RXCHANBONDSEQ1 output)
			(pin RXCHANBONDSEQ0 output)
			(pin RXCDRRESET1 input)
			(pin RXCDRRESET0 input)
			(pin RXBYTEREALIGN1 output)
			(pin RXBYTEREALIGN0 output)
			(pin RXBYTEISALIGNED1 output)
			(pin RXBYTEISALIGNED0 output)
			(pin RXBUFSTATUS12 output)
			(pin RXBUFSTATUS11 output)
			(pin RXBUFSTATUS10 output)
			(pin RXBUFSTATUS02 output)
			(pin RXBUFSTATUS01 output)
			(pin RXBUFSTATUS00 output)
			(pin RXBUFRESET1 input)
			(pin RXBUFRESET0 input)
			(pin RXENELECIDLERESETB input)
			(pin RESETDONE1 output)
			(pin RESETDONE0 output)
			(pin REFCLKPWRDNB input)
			(pin REFCLKOUT output)
			(pin PRBSCNTRESET1 input)
			(pin PRBSCNTRESET0 input)
			(pin PMATSTCLKSEL2 input)
			(pin PMATSTCLKSEL1 input)
			(pin PMATSTCLKSEL0 input)
			(pin PMATSTCLK output)
			(pin PMAAMUX2 input)
			(pin PMAAMUX1 input)
			(pin PMAAMUX0 input)
			(pin PLLPOWERDOWN input)
			(pin PLLLKDETEN input)
			(pin PLLLKDET output)
			(pin PHYSTATUS1 output)
			(pin PHYSTATUS0 output)
			(pin LOOPBACK12 input)
			(pin LOOPBACK11 input)
			(pin LOOPBACK10 input)
			(pin LOOPBACK02 input)
			(pin LOOPBACK01 input)
			(pin LOOPBACK00 input)
			(pin INTDATAWIDTH input)
			(pin GTPTEST3 input)
			(pin GTPTEST2 input)
			(pin GTPRESET input)
			(pin DWE input)
			(pin DRDY output)
			(pin DO15 output)
			(pin DO14 output)
			(pin DO13 output)
			(pin DO12 output)
			(pin DO11 output)
			(pin DO10 output)
			(pin DO9 output)
			(pin DO8 output)
			(pin DO7 output)
			(pin DO6 output)
			(pin DO5 output)
			(pin DO4 output)
			(pin DO3 output)
			(pin DO2 output)
			(pin DO1 output)
			(pin DO0 output)
			(pin DI15 input)
			(pin DI14 input)
			(pin DI13 input)
			(pin DI12 input)
			(pin DI11 input)
			(pin DI10 input)
			(pin DI9 input)
			(pin DI8 input)
			(pin DI7 input)
			(pin DI6 input)
			(pin DI5 input)
			(pin DI4 input)
			(pin DI3 input)
			(pin DI2 input)
			(pin DI1 input)
			(pin DI0 input)
			(pin DEN input)
			(pin DCLK input)
			(pin DADDR6 input)
			(pin DADDR5 input)
			(pin DADDR4 input)
			(pin DADDR3 input)
			(pin DADDR2 input)
			(pin DADDR1 input)
			(pin DADDR0 input)
			(pin CLKIN input)
			(conn GTP_DUAL TXRUNDISP11 ==> TXRUNDISP11 TXRUNDISP11)
			(conn GTP_DUAL TXRUNDISP10 ==> TXRUNDISP10 TXRUNDISP10)
			(conn GTP_DUAL TXRUNDISP01 ==> TXRUNDISP01 TXRUNDISP01)
			(conn GTP_DUAL TXRUNDISP00 ==> TXRUNDISP00 TXRUNDISP00)
			(conn GTP_DUAL TXP1 ==> TXP1 TXP1)
			(conn GTP_DUAL TXP0 ==> TXP0 TXP0)
			(conn GTP_DUAL TXOUTCLK1 ==> TXOUTCLK1 TXOUTCLK1)
			(conn GTP_DUAL TXOUTCLK0 ==> TXOUTCLK0 TXOUTCLK0)
			(conn GTP_DUAL TXN1 ==> TXN1 TXN1)
			(conn GTP_DUAL TXN0 ==> TXN0 TXN0)
			(conn GTP_DUAL TXKERR11 ==> TXKERR11 TXKERR11)
			(conn GTP_DUAL TXKERR10 ==> TXKERR10 TXKERR10)
			(conn GTP_DUAL TXKERR01 ==> TXKERR01 TXKERR01)
			(conn GTP_DUAL TXKERR00 ==> TXKERR00 TXKERR00)
			(conn GTP_DUAL TXBUFSTATUS11 ==> TXBUFSTATUS11 TXBUFSTATUS11)
			(conn GTP_DUAL TXBUFSTATUS10 ==> TXBUFSTATUS10 TXBUFSTATUS10)
			(conn GTP_DUAL TXBUFSTATUS01 ==> TXBUFSTATUS01 TXBUFSTATUS01)
			(conn GTP_DUAL TXBUFSTATUS00 ==> TXBUFSTATUS00 TXBUFSTATUS00)
			(conn GTP_DUAL SCANOUT ==> SCANOUT SCANOUT)
			(conn GTP_DUAL RXVALID1 ==> RXVALID1 RXVALID1)
			(conn GTP_DUAL RXVALID0 ==> RXVALID0 RXVALID0)
			(conn GTP_DUAL RXSTATUS12 ==> RXSTATUS12 RXSTATUS12)
			(conn GTP_DUAL RXSTATUS11 ==> RXSTATUS11 RXSTATUS11)
			(conn GTP_DUAL RXSTATUS10 ==> RXSTATUS10 RXSTATUS10)
			(conn GTP_DUAL RXSTATUS02 ==> RXSTATUS02 RXSTATUS02)
			(conn GTP_DUAL RXSTATUS01 ==> RXSTATUS01 RXSTATUS01)
			(conn GTP_DUAL RXSTATUS00 ==> RXSTATUS00 RXSTATUS00)
			(conn GTP_DUAL RXRUNDISP11 ==> RXRUNDISP11 RXRUNDISP11)
			(conn GTP_DUAL RXRUNDISP10 ==> RXRUNDISP10 RXRUNDISP10)
			(conn GTP_DUAL RXRUNDISP01 ==> RXRUNDISP01 RXRUNDISP01)
			(conn GTP_DUAL RXRUNDISP00 ==> RXRUNDISP00 RXRUNDISP00)
			(conn GTP_DUAL RXRECCLK1 ==> RXRECCLK1 RXRECCLK1)
			(conn GTP_DUAL RXRECCLK0 ==> RXRECCLK0 RXRECCLK0)
			(conn GTP_DUAL RXPRBSERR1 ==> RXPRBSERR1 RXPRBSERR1)
			(conn GTP_DUAL RXPRBSERR0 ==> RXPRBSERR0 RXPRBSERR0)
			(conn GTP_DUAL RXOVERSAMPLEERR1 ==> RXOVERSAMPLEERR1 RXOVERSAMPLEERR1)
			(conn GTP_DUAL RXOVERSAMPLEERR0 ==> RXOVERSAMPLEERR0 RXOVERSAMPLEERR0)
			(conn GTP_DUAL RXNOTINTABLE11 ==> RXNOTINTABLE11 RXNOTINTABLE11)
			(conn GTP_DUAL RXNOTINTABLE10 ==> RXNOTINTABLE10 RXNOTINTABLE10)
			(conn GTP_DUAL RXNOTINTABLE01 ==> RXNOTINTABLE01 RXNOTINTABLE01)
			(conn GTP_DUAL RXNOTINTABLE00 ==> RXNOTINTABLE00 RXNOTINTABLE00)
			(conn GTP_DUAL RXLOSSOFSYNC11 ==> RXLOSSOFSYNC11 RXLOSSOFSYNC11)
			(conn GTP_DUAL RXLOSSOFSYNC10 ==> RXLOSSOFSYNC10 RXLOSSOFSYNC10)
			(conn GTP_DUAL RXLOSSOFSYNC01 ==> RXLOSSOFSYNC01 RXLOSSOFSYNC01)
			(conn GTP_DUAL RXLOSSOFSYNC00 ==> RXLOSSOFSYNC00 RXLOSSOFSYNC00)
			(conn GTP_DUAL RXELECIDLE1 ==> RXELECIDLE1 RXELECIDLE1)
			(conn GTP_DUAL RXELECIDLE0 ==> RXELECIDLE0 RXELECIDLE0)
			(conn GTP_DUAL RXDISPERR11 ==> RXDISPERR11 RXDISPERR11)
			(conn GTP_DUAL RXDISPERR10 ==> RXDISPERR10 RXDISPERR10)
			(conn GTP_DUAL RXDISPERR01 ==> RXDISPERR01 RXDISPERR01)
			(conn GTP_DUAL RXDISPERR00 ==> RXDISPERR00 RXDISPERR00)
			(conn GTP_DUAL RXDATA115 ==> RXDATA115 RXDATA115)
			(conn GTP_DUAL RXDATA114 ==> RXDATA114 RXDATA114)
			(conn GTP_DUAL RXDATA113 ==> RXDATA113 RXDATA113)
			(conn GTP_DUAL RXDATA112 ==> RXDATA112 RXDATA112)
			(conn GTP_DUAL RXDATA111 ==> RXDATA111 RXDATA111)
			(conn GTP_DUAL RXDATA110 ==> RXDATA110 RXDATA110)
			(conn GTP_DUAL RXDATA19 ==> RXDATA19 RXDATA19)
			(conn GTP_DUAL RXDATA18 ==> RXDATA18 RXDATA18)
			(conn GTP_DUAL RXDATA17 ==> RXDATA17 RXDATA17)
			(conn GTP_DUAL RXDATA16 ==> RXDATA16 RXDATA16)
			(conn GTP_DUAL RXDATA015 ==> RXDATA015 RXDATA015)
			(conn GTP_DUAL RXDATA15 ==> RXDATA15 RXDATA15)
			(conn GTP_DUAL RXDATA14 ==> RXDATA14 RXDATA14)
			(conn GTP_DUAL RXDATA014 ==> RXDATA014 RXDATA014)
			(conn GTP_DUAL RXDATA13 ==> RXDATA13 RXDATA13)
			(conn GTP_DUAL RXDATA013 ==> RXDATA013 RXDATA013)
			(conn GTP_DUAL RXDATA12 ==> RXDATA12 RXDATA12)
			(conn GTP_DUAL RXDATA012 ==> RXDATA012 RXDATA012)
			(conn GTP_DUAL RXDATA011 ==> RXDATA011 RXDATA011)
			(conn GTP_DUAL RXDATA11 ==> RXDATA11 RXDATA11)
			(conn GTP_DUAL RXDATA10 ==> RXDATA10 RXDATA10)
			(conn GTP_DUAL RXDATA010 ==> RXDATA010 RXDATA010)
			(conn GTP_DUAL RXDATA09 ==> RXDATA09 RXDATA09)
			(conn GTP_DUAL RXDATA08 ==> RXDATA08 RXDATA08)
			(conn GTP_DUAL RXDATA07 ==> RXDATA07 RXDATA07)
			(conn GTP_DUAL RXDATA06 ==> RXDATA06 RXDATA06)
			(conn GTP_DUAL RXDATA05 ==> RXDATA05 RXDATA05)
			(conn GTP_DUAL RXDATA04 ==> RXDATA04 RXDATA04)
			(conn GTP_DUAL RXDATA03 ==> RXDATA03 RXDATA03)
			(conn GTP_DUAL RXDATA02 ==> RXDATA02 RXDATA02)
			(conn GTP_DUAL RXDATA01 ==> RXDATA01 RXDATA01)
			(conn GTP_DUAL RXDATA00 ==> RXDATA00 RXDATA00)
			(conn GTP_DUAL RXCOMMADET1 ==> RXCOMMADET1 RXCOMMADET1)
			(conn GTP_DUAL RXCOMMADET0 ==> RXCOMMADET0 RXCOMMADET0)
			(conn GTP_DUAL RXCLKCORCNT12 ==> RXCLKCORCNT12 RXCLKCORCNT12)
			(conn GTP_DUAL RXCLKCORCNT11 ==> RXCLKCORCNT11 RXCLKCORCNT11)
			(conn GTP_DUAL RXCLKCORCNT10 ==> RXCLKCORCNT10 RXCLKCORCNT10)
			(conn GTP_DUAL RXCLKCORCNT02 ==> RXCLKCORCNT02 RXCLKCORCNT02)
			(conn GTP_DUAL RXCLKCORCNT01 ==> RXCLKCORCNT01 RXCLKCORCNT01)
			(conn GTP_DUAL RXCLKCORCNT00 ==> RXCLKCORCNT00 RXCLKCORCNT00)
			(conn GTP_DUAL RXCHBONDO12 ==> RXCHBONDO12 RXCHBONDO12)
			(conn GTP_DUAL RXCHBONDO11 ==> RXCHBONDO11 RXCHBONDO11)
			(conn GTP_DUAL RXCHBONDO10 ==> RXCHBONDO10 RXCHBONDO10)
			(conn GTP_DUAL RXCHBONDO02 ==> RXCHBONDO02 RXCHBONDO02)
			(conn GTP_DUAL RXCHBONDO01 ==> RXCHBONDO01 RXCHBONDO01)
			(conn GTP_DUAL RXCHBONDO00 ==> RXCHBONDO00 RXCHBONDO00)
			(conn GTP_DUAL RXCHARISK11 ==> RXCHARISK11 RXCHARISK11)
			(conn GTP_DUAL RXCHARISK10 ==> RXCHARISK10 RXCHARISK10)
			(conn GTP_DUAL RXCHARISK01 ==> RXCHARISK01 RXCHARISK01)
			(conn GTP_DUAL RXCHARISK00 ==> RXCHARISK00 RXCHARISK00)
			(conn GTP_DUAL RXCHARISCOMMA11 ==> RXCHARISCOMMA11 RXCHARISCOMMA11)
			(conn GTP_DUAL RXCHARISCOMMA10 ==> RXCHARISCOMMA10 RXCHARISCOMMA10)
			(conn GTP_DUAL RXCHARISCOMMA01 ==> RXCHARISCOMMA01 RXCHARISCOMMA01)
			(conn GTP_DUAL RXCHARISCOMMA00 ==> RXCHARISCOMMA00 RXCHARISCOMMA00)
			(conn GTP_DUAL RXCHANREALIGN1 ==> RXCHANREALIGN1 RXCHANREALIGN1)
			(conn GTP_DUAL RXCHANREALIGN0 ==> RXCHANREALIGN0 RXCHANREALIGN0)
			(conn GTP_DUAL RXCHANISALIGNED1 ==> RXCHANISALIGNED1 RXCHANISALIGNED1)
			(conn GTP_DUAL RXCHANISALIGNED0 ==> RXCHANISALIGNED0 RXCHANISALIGNED0)
			(conn GTP_DUAL RXCHANBONDSEQ1 ==> RXCHANBONDSEQ1 RXCHANBONDSEQ1)
			(conn GTP_DUAL RXCHANBONDSEQ0 ==> RXCHANBONDSEQ0 RXCHANBONDSEQ0)
			(conn GTP_DUAL RXBYTEREALIGN1 ==> RXBYTEREALIGN1 RXBYTEREALIGN1)
			(conn GTP_DUAL RXBYTEREALIGN0 ==> RXBYTEREALIGN0 RXBYTEREALIGN0)
			(conn GTP_DUAL RXBYTEISALIGNED1 ==> RXBYTEISALIGNED1 RXBYTEISALIGNED1)
			(conn GTP_DUAL RXBYTEISALIGNED0 ==> RXBYTEISALIGNED0 RXBYTEISALIGNED0)
			(conn GTP_DUAL RXBUFSTATUS12 ==> RXBUFSTATUS12 RXBUFSTATUS12)
			(conn GTP_DUAL RXBUFSTATUS11 ==> RXBUFSTATUS11 RXBUFSTATUS11)
			(conn GTP_DUAL RXBUFSTATUS10 ==> RXBUFSTATUS10 RXBUFSTATUS10)
			(conn GTP_DUAL RXBUFSTATUS02 ==> RXBUFSTATUS02 RXBUFSTATUS02)
			(conn GTP_DUAL RXBUFSTATUS01 ==> RXBUFSTATUS01 RXBUFSTATUS01)
			(conn GTP_DUAL RXBUFSTATUS00 ==> RXBUFSTATUS00 RXBUFSTATUS00)
			(conn GTP_DUAL RESETDONE1 ==> RESETDONE1 RESETDONE1)
			(conn GTP_DUAL RESETDONE0 ==> RESETDONE0 RESETDONE0)
			(conn GTP_DUAL REFCLKOUT ==> REFCLKOUT REFCLKOUT)
			(conn GTP_DUAL PMATSTCLK ==> PMATSTCLK PMATSTCLK)
			(conn GTP_DUAL PLLLKDET ==> PLLLKDET PLLLKDET)
			(conn GTP_DUAL PHYSTATUS1 ==> PHYSTATUS1 PHYSTATUS1)
			(conn GTP_DUAL PHYSTATUS0 ==> PHYSTATUS0 PHYSTATUS0)
			(conn GTP_DUAL DRDY ==> DRDY DRDY)
			(conn GTP_DUAL DO15 ==> DO15 DO15)
			(conn GTP_DUAL DO14 ==> DO14 DO14)
			(conn GTP_DUAL DO13 ==> DO13 DO13)
			(conn GTP_DUAL DO12 ==> DO12 DO12)
			(conn GTP_DUAL DO11 ==> DO11 DO11)
			(conn GTP_DUAL DO10 ==> DO10 DO10)
			(conn GTP_DUAL DO9 ==> DO9 DO9)
			(conn GTP_DUAL DO8 ==> DO8 DO8)
			(conn GTP_DUAL DO7 ==> DO7 DO7)
			(conn GTP_DUAL DO6 ==> DO6 DO6)
			(conn GTP_DUAL DO5 ==> DO5 DO5)
			(conn GTP_DUAL DO4 ==> DO4 DO4)
			(conn GTP_DUAL DO3 ==> DO3 DO3)
			(conn GTP_DUAL DO2 ==> DO2 DO2)
			(conn GTP_DUAL DO1 ==> DO1 DO1)
			(conn GTP_DUAL DO0 ==> DO0 DO0)
			(conn GTP_DUAL TXUSRCLK21 <== TXUSRCLK21INV OUT)
			(conn GTP_DUAL TXUSRCLK20 <== TXUSRCLK20INV OUT)
			(conn GTP_DUAL TXUSRCLK1 <== TXUSRCLK1INV OUT)
			(conn GTP_DUAL TXUSRCLK0 <== TXUSRCLK0INV OUT)
			(conn GTP_DUAL GTPTEST0 <== GTPTEST0 GTPTEST0)
			(conn GTP_DUAL RXELECIDLERESET1 <== RXELECIDLERESET1 RXELECIDLERESET1)
			(conn GTP_DUAL GTPTEST1 <== GTPTEST1 GTPTEST1)
			(conn GTP_DUAL RXELECIDLERESET0 <== RXELECIDLERESET0 RXELECIDLERESET0)
			(conn GTP_DUAL TXRESET1 <== TXRESET1 TXRESET1)
			(conn GTP_DUAL TXRESET0 <== TXRESET0 TXRESET0)
			(conn GTP_DUAL TXPREEMPHASIS12 <== TXPREEMPHASIS12 TXPREEMPHASIS12)
			(conn GTP_DUAL TXPREEMPHASIS11 <== TXPREEMPHASIS11 TXPREEMPHASIS11)
			(conn GTP_DUAL TXPREEMPHASIS10 <== TXPREEMPHASIS10 TXPREEMPHASIS10)
			(conn GTP_DUAL TXPREEMPHASIS02 <== TXPREEMPHASIS02 TXPREEMPHASIS02)
			(conn GTP_DUAL TXPREEMPHASIS01 <== TXPREEMPHASIS01 TXPREEMPHASIS01)
			(conn GTP_DUAL TXPREEMPHASIS00 <== TXPREEMPHASIS00 TXPREEMPHASIS00)
			(conn GTP_DUAL TXPOWERDOWN11 <== TXPOWERDOWN11 TXPOWERDOWN11)
			(conn GTP_DUAL TXPOWERDOWN10 <== TXPOWERDOWN10 TXPOWERDOWN10)
			(conn GTP_DUAL TXPOWERDOWN01 <== TXPOWERDOWN01 TXPOWERDOWN01)
			(conn GTP_DUAL TXPOWERDOWN00 <== TXPOWERDOWN00 TXPOWERDOWN00)
			(conn GTP_DUAL TXPOLARITY1 <== TXPOLARITY1 TXPOLARITY1)
			(conn GTP_DUAL TXPOLARITY0 <== TXPOLARITY0 TXPOLARITY0)
			(conn GTP_DUAL TXPMASETPHASE <== TXPMASETPHASE TXPMASETPHASE)
			(conn GTP_DUAL TXINHIBIT1 <== TXINHIBIT1 TXINHIBIT1)
			(conn GTP_DUAL TXINHIBIT0 <== TXINHIBIT0 TXINHIBIT0)
			(conn GTP_DUAL TXENPRBSTST11 <== TXENPRBSTST11 TXENPRBSTST11)
			(conn GTP_DUAL TXENPRBSTST10 <== TXENPRBSTST10 TXENPRBSTST10)
			(conn GTP_DUAL TXENPRBSTST01 <== TXENPRBSTST01 TXENPRBSTST01)
			(conn GTP_DUAL TXENPRBSTST00 <== TXENPRBSTST00 TXENPRBSTST00)
			(conn GTP_DUAL TXENPMAPHASEALIGN <== TXENPMAPHASEALIGN TXENPMAPHASEALIGN)
			(conn GTP_DUAL TXENC8B10BUSE1 <== TXENC8B10BUSE1 TXENC8B10BUSE1)
			(conn GTP_DUAL TXENC8B10BUSE0 <== TXENC8B10BUSE0 TXENC8B10BUSE0)
			(conn GTP_DUAL TXELECIDLE1 <== TXELECIDLE1 TXELECIDLE1)
			(conn GTP_DUAL TXELECIDLE0 <== TXELECIDLE0 TXELECIDLE0)
			(conn GTP_DUAL TXDIFFCTRL12 <== TXDIFFCTRL12 TXDIFFCTRL12)
			(conn GTP_DUAL TXDIFFCTRL11 <== TXDIFFCTRL11 TXDIFFCTRL11)
			(conn GTP_DUAL TXDIFFCTRL10 <== TXDIFFCTRL10 TXDIFFCTRL10)
			(conn GTP_DUAL TXDIFFCTRL02 <== TXDIFFCTRL02 TXDIFFCTRL02)
			(conn GTP_DUAL TXDIFFCTRL01 <== TXDIFFCTRL01 TXDIFFCTRL01)
			(conn GTP_DUAL TXDIFFCTRL00 <== TXDIFFCTRL00 TXDIFFCTRL00)
			(conn GTP_DUAL TXDETECTRX1 <== TXDETECTRX1 TXDETECTRX1)
			(conn GTP_DUAL TXDETECTRX0 <== TXDETECTRX0 TXDETECTRX0)
			(conn GTP_DUAL TXDATAWIDTH1 <== TXDATAWIDTH1 TXDATAWIDTH1)
			(conn GTP_DUAL TXDATAWIDTH0 <== TXDATAWIDTH0 TXDATAWIDTH0)
			(conn GTP_DUAL TXDATA115 <== TXDATA115 TXDATA115)
			(conn GTP_DUAL TXDATA114 <== TXDATA114 TXDATA114)
			(conn GTP_DUAL TXDATA113 <== TXDATA113 TXDATA113)
			(conn GTP_DUAL TXDATA112 <== TXDATA112 TXDATA112)
			(conn GTP_DUAL TXDATA111 <== TXDATA111 TXDATA111)
			(conn GTP_DUAL TXDATA110 <== TXDATA110 TXDATA110)
			(conn GTP_DUAL TXDATA19 <== TXDATA19 TXDATA19)
			(conn GTP_DUAL TXDATA18 <== TXDATA18 TXDATA18)
			(conn GTP_DUAL TXDATA17 <== TXDATA17 TXDATA17)
			(conn GTP_DUAL TXDATA16 <== TXDATA16 TXDATA16)
			(conn GTP_DUAL TXDATA15 <== TXDATA15 TXDATA15)
			(conn GTP_DUAL TXDATA015 <== TXDATA015 TXDATA015)
			(conn GTP_DUAL TXDATA014 <== TXDATA014 TXDATA014)
			(conn GTP_DUAL TXDATA14 <== TXDATA14 TXDATA14)
			(conn GTP_DUAL TXDATA013 <== TXDATA013 TXDATA013)
			(conn GTP_DUAL TXDATA13 <== TXDATA13 TXDATA13)
			(conn GTP_DUAL TXDATA12 <== TXDATA12 TXDATA12)
			(conn GTP_DUAL TXDATA012 <== TXDATA012 TXDATA012)
			(conn GTP_DUAL TXDATA011 <== TXDATA011 TXDATA011)
			(conn GTP_DUAL TXDATA11 <== TXDATA11 TXDATA11)
			(conn GTP_DUAL TXDATA10 <== TXDATA10 TXDATA10)
			(conn GTP_DUAL TXDATA010 <== TXDATA010 TXDATA010)
			(conn GTP_DUAL TXDATA09 <== TXDATA09 TXDATA09)
			(conn GTP_DUAL TXDATA08 <== TXDATA08 TXDATA08)
			(conn GTP_DUAL TXDATA07 <== TXDATA07 TXDATA07)
			(conn GTP_DUAL TXDATA06 <== TXDATA06 TXDATA06)
			(conn GTP_DUAL TXDATA05 <== TXDATA05 TXDATA05)
			(conn GTP_DUAL TXDATA04 <== TXDATA04 TXDATA04)
			(conn GTP_DUAL TXDATA03 <== TXDATA03 TXDATA03)
			(conn GTP_DUAL TXDATA02 <== TXDATA02 TXDATA02)
			(conn GTP_DUAL TXDATA01 <== TXDATA01 TXDATA01)
			(conn GTP_DUAL TXDATA00 <== TXDATA00 TXDATA00)
			(conn GTP_DUAL TXCOMTYPE1 <== TXCOMTYPE1 TXCOMTYPE1)
			(conn GTP_DUAL TXCOMTYPE0 <== TXCOMTYPE0 TXCOMTYPE0)
			(conn GTP_DUAL TXCOMSTART1 <== TXCOMSTART1 TXCOMSTART1)
			(conn GTP_DUAL TXCOMSTART0 <== TXCOMSTART0 TXCOMSTART0)
			(conn GTP_DUAL TXCHARISK11 <== TXCHARISK11 TXCHARISK11)
			(conn GTP_DUAL TXCHARISK10 <== TXCHARISK10 TXCHARISK10)
			(conn GTP_DUAL TXCHARISK01 <== TXCHARISK01 TXCHARISK01)
			(conn GTP_DUAL TXCHARISK00 <== TXCHARISK00 TXCHARISK00)
			(conn GTP_DUAL TXCHARDISPVAL11 <== TXCHARDISPVAL11 TXCHARDISPVAL11)
			(conn GTP_DUAL TXCHARDISPVAL10 <== TXCHARDISPVAL10 TXCHARDISPVAL10)
			(conn GTP_DUAL TXCHARDISPVAL01 <== TXCHARDISPVAL01 TXCHARDISPVAL01)
			(conn GTP_DUAL TXCHARDISPVAL00 <== TXCHARDISPVAL00 TXCHARDISPVAL00)
			(conn GTP_DUAL TXCHARDISPMODE11 <== TXCHARDISPMODE11 TXCHARDISPMODE11)
			(conn GTP_DUAL TXCHARDISPMODE10 <== TXCHARDISPMODE10 TXCHARDISPMODE10)
			(conn GTP_DUAL TXCHARDISPMODE01 <== TXCHARDISPMODE01 TXCHARDISPMODE01)
			(conn GTP_DUAL TXCHARDISPMODE00 <== TXCHARDISPMODE00 TXCHARDISPMODE00)
			(conn GTP_DUAL TXBYPASS8B10B11 <== TXBYPASS8B10B11 TXBYPASS8B10B11)
			(conn GTP_DUAL TXBYPASS8B10B10 <== TXBYPASS8B10B10 TXBYPASS8B10B10)
			(conn GTP_DUAL TXBYPASS8B10B01 <== TXBYPASS8B10B01 TXBYPASS8B10B01)
			(conn GTP_DUAL TXBYPASS8B10B00 <== TXBYPASS8B10B00 TXBYPASS8B10B00)
			(conn GTP_DUAL TXBUFDIFFCTRL12 <== TXBUFDIFFCTRL12 TXBUFDIFFCTRL12)
			(conn GTP_DUAL TXBUFDIFFCTRL11 <== TXBUFDIFFCTRL11 TXBUFDIFFCTRL11)
			(conn GTP_DUAL TXBUFDIFFCTRL10 <== TXBUFDIFFCTRL10 TXBUFDIFFCTRL10)
			(conn GTP_DUAL TXBUFDIFFCTRL02 <== TXBUFDIFFCTRL02 TXBUFDIFFCTRL02)
			(conn GTP_DUAL TXBUFDIFFCTRL01 <== TXBUFDIFFCTRL01 TXBUFDIFFCTRL01)
			(conn GTP_DUAL TXBUFDIFFCTRL00 <== TXBUFDIFFCTRL00 TXBUFDIFFCTRL00)
			(conn GTP_DUAL TSTPWRDNOVRD1 <== TSTPWRDNOVRD1 TSTPWRDNOVRD1)
			(conn GTP_DUAL TSTPWRDNOVRD0 <== TSTPWRDNOVRD0 TSTPWRDNOVRD0)
			(conn GTP_DUAL TSTPWRDN14 <== TSTPWRDN14 TSTPWRDN14)
			(conn GTP_DUAL TSTPWRDN13 <== TSTPWRDN13 TSTPWRDN13)
			(conn GTP_DUAL TSTPWRDN12 <== TSTPWRDN12 TSTPWRDN12)
			(conn GTP_DUAL TSTPWRDN11 <== TSTPWRDN11 TSTPWRDN11)
			(conn GTP_DUAL TSTPWRDN10 <== TSTPWRDN10 TSTPWRDN10)
			(conn GTP_DUAL TSTPWRDN04 <== TSTPWRDN04 TSTPWRDN04)
			(conn GTP_DUAL TSTPWRDN03 <== TSTPWRDN03 TSTPWRDN03)
			(conn GTP_DUAL TSTPWRDN02 <== TSTPWRDN02 TSTPWRDN02)
			(conn GTP_DUAL TSTPWRDN01 <== TSTPWRDN01 TSTPWRDN01)
			(conn GTP_DUAL TSTPWRDN00 <== TSTPWRDN00 TSTPWRDN00)
			(conn GTP_DUAL SCANMODE <== SCANMODE SCANMODE)
			(conn GTP_DUAL SCANIN <== SCANIN SCANIN)
			(conn GTP_DUAL SCANEN <== SCANEN SCANEN)
			(conn GTP_DUAL RXUSRCLK21 <== RXUSRCLK21INV OUT)
			(conn GTP_DUAL RXUSRCLK20 <== RXUSRCLK20INV OUT)
			(conn GTP_DUAL RXUSRCLK1 <== RXUSRCLK1INV OUT)
			(conn GTP_DUAL RXUSRCLK0 <== RXUSRCLK0INV OUT)
			(conn GTP_DUAL RXSLIDE1 <== RXSLIDE1 RXSLIDE1)
			(conn GTP_DUAL RXSLIDE0 <== RXSLIDE0 RXSLIDE0)
			(conn GTP_DUAL RXRESET1 <== RXRESET1 RXRESET1)
			(conn GTP_DUAL RXRESET0 <== RXRESET0 RXRESET0)
			(conn GTP_DUAL RXPOWERDOWN11 <== RXPOWERDOWN11 RXPOWERDOWN11)
			(conn GTP_DUAL RXPOWERDOWN10 <== RXPOWERDOWN10 RXPOWERDOWN10)
			(conn GTP_DUAL RXPOWERDOWN01 <== RXPOWERDOWN01 RXPOWERDOWN01)
			(conn GTP_DUAL RXPOWERDOWN00 <== RXPOWERDOWN00 RXPOWERDOWN00)
			(conn GTP_DUAL RXPOLARITY1 <== RXPOLARITY1 RXPOLARITY1)
			(conn GTP_DUAL RXPOLARITY0 <== RXPOLARITY0 RXPOLARITY0)
			(conn GTP_DUAL RXPMASETPHASE1 <== RXPMASETPHASE1 RXPMASETPHASE1)
			(conn GTP_DUAL RXPMASETPHASE0 <== RXPMASETPHASE0 RXPMASETPHASE0)
			(conn GTP_DUAL RXP1 <== RXP1 RXP1)
			(conn GTP_DUAL RXP0 <== RXP0 RXP0)
			(conn GTP_DUAL RXN1 <== RXN1 RXN1)
			(conn GTP_DUAL RXN0 <== RXN0 RXN0)
			(conn GTP_DUAL RXEQPOLE13 <== RXEQPOLE13 RXEQPOLE13)
			(conn GTP_DUAL RXEQPOLE12 <== RXEQPOLE12 RXEQPOLE12)
			(conn GTP_DUAL RXEQPOLE11 <== RXEQPOLE11 RXEQPOLE11)
			(conn GTP_DUAL RXEQPOLE10 <== RXEQPOLE10 RXEQPOLE10)
			(conn GTP_DUAL RXEQPOLE03 <== RXEQPOLE03 RXEQPOLE03)
			(conn GTP_DUAL RXEQPOLE02 <== RXEQPOLE02 RXEQPOLE02)
			(conn GTP_DUAL RXEQPOLE01 <== RXEQPOLE01 RXEQPOLE01)
			(conn GTP_DUAL RXEQPOLE00 <== RXEQPOLE00 RXEQPOLE00)
			(conn GTP_DUAL RXEQMIX11 <== RXEQMIX11 RXEQMIX11)
			(conn GTP_DUAL RXEQMIX10 <== RXEQMIX10 RXEQMIX10)
			(conn GTP_DUAL RXEQMIX01 <== RXEQMIX01 RXEQMIX01)
			(conn GTP_DUAL RXEQMIX00 <== RXEQMIX00 RXEQMIX00)
			(conn GTP_DUAL RXENSAMPLEALIGN1 <== RXENSAMPLEALIGN1 RXENSAMPLEALIGN1)
			(conn GTP_DUAL RXENSAMPLEALIGN0 <== RXENSAMPLEALIGN0 RXENSAMPLEALIGN0)
			(conn GTP_DUAL RXENPRBSTST11 <== RXENPRBSTST11 RXENPRBSTST11)
			(conn GTP_DUAL RXENPRBSTST10 <== RXENPRBSTST10 RXENPRBSTST10)
			(conn GTP_DUAL RXENPRBSTST01 <== RXENPRBSTST01 RXENPRBSTST01)
			(conn GTP_DUAL RXENPRBSTST00 <== RXENPRBSTST00 RXENPRBSTST00)
			(conn GTP_DUAL RXENPCOMMAALIGN1 <== RXENPCOMMAALIGN1 RXENPCOMMAALIGN1)
			(conn GTP_DUAL RXENPCOMMAALIGN0 <== RXENPCOMMAALIGN0 RXENPCOMMAALIGN0)
			(conn GTP_DUAL RXENMCOMMAALIGN1 <== RXENMCOMMAALIGN1 RXENMCOMMAALIGN1)
			(conn GTP_DUAL RXENMCOMMAALIGN0 <== RXENMCOMMAALIGN0 RXENMCOMMAALIGN0)
			(conn GTP_DUAL RXENEQB1 <== RXENEQB1 RXENEQB1)
			(conn GTP_DUAL RXENEQB0 <== RXENEQB0 RXENEQB0)
			(conn GTP_DUAL RXENCHANSYNC1 <== RXENCHANSYNC1 RXENCHANSYNC1)
			(conn GTP_DUAL RXENCHANSYNC0 <== RXENCHANSYNC0 RXENCHANSYNC0)
			(conn GTP_DUAL RXDEC8B10BUSE1 <== RXDEC8B10BUSE1 RXDEC8B10BUSE1)
			(conn GTP_DUAL RXDEC8B10BUSE0 <== RXDEC8B10BUSE0 RXDEC8B10BUSE0)
			(conn GTP_DUAL RXDATAWIDTH1 <== RXDATAWIDTH1 RXDATAWIDTH1)
			(conn GTP_DUAL RXDATAWIDTH0 <== RXDATAWIDTH0 RXDATAWIDTH0)
			(conn GTP_DUAL RXCOMMADETUSE1 <== RXCOMMADETUSE1 RXCOMMADETUSE1)
			(conn GTP_DUAL RXCOMMADETUSE0 <== RXCOMMADETUSE0 RXCOMMADETUSE0)
			(conn GTP_DUAL RXCHBONDI12 <== RXCHBONDI12 RXCHBONDI12)
			(conn GTP_DUAL RXCHBONDI11 <== RXCHBONDI11 RXCHBONDI11)
			(conn GTP_DUAL RXCHBONDI10 <== RXCHBONDI10 RXCHBONDI10)
			(conn GTP_DUAL RXCHBONDI02 <== RXCHBONDI02 RXCHBONDI02)
			(conn GTP_DUAL RXCHBONDI01 <== RXCHBONDI01 RXCHBONDI01)
			(conn GTP_DUAL RXCHBONDI00 <== RXCHBONDI00 RXCHBONDI00)
			(conn GTP_DUAL RXCDRRESET1 <== RXCDRRESET1 RXCDRRESET1)
			(conn GTP_DUAL RXCDRRESET0 <== RXCDRRESET0 RXCDRRESET0)
			(conn GTP_DUAL RXBUFRESET1 <== RXBUFRESET1 RXBUFRESET1)
			(conn GTP_DUAL RXBUFRESET0 <== RXBUFRESET0 RXBUFRESET0)
			(conn GTP_DUAL RXENELECIDLERESETB <== RXENELECIDLERESETB RXENELECIDLERESETB)
			(conn GTP_DUAL REFCLKPWRDNB <== REFCLKPWRDNB REFCLKPWRDNB)
			(conn GTP_DUAL PRBSCNTRESET1 <== PRBSCNTRESET1 PRBSCNTRESET1)
			(conn GTP_DUAL PRBSCNTRESET0 <== PRBSCNTRESET0 PRBSCNTRESET0)
			(conn GTP_DUAL PMATSTCLKSEL2 <== PMATSTCLKSEL2 PMATSTCLKSEL2)
			(conn GTP_DUAL PMATSTCLKSEL1 <== PMATSTCLKSEL1 PMATSTCLKSEL1)
			(conn GTP_DUAL PMATSTCLKSEL0 <== PMATSTCLKSEL0 PMATSTCLKSEL0)
			(conn GTP_DUAL PMAAMUX2 <== PMAAMUX2 PMAAMUX2)
			(conn GTP_DUAL PMAAMUX1 <== PMAAMUX1 PMAAMUX1)
			(conn GTP_DUAL PMAAMUX0 <== PMAAMUX0 PMAAMUX0)
			(conn GTP_DUAL PLLPOWERDOWN <== PLLPOWERDOWN PLLPOWERDOWN)
			(conn GTP_DUAL PLLLKDETEN <== PLLLKDETEN PLLLKDETEN)
			(conn GTP_DUAL LOOPBACK12 <== LOOPBACK12 LOOPBACK12)
			(conn GTP_DUAL LOOPBACK11 <== LOOPBACK11 LOOPBACK11)
			(conn GTP_DUAL LOOPBACK10 <== LOOPBACK10 LOOPBACK10)
			(conn GTP_DUAL LOOPBACK02 <== LOOPBACK02 LOOPBACK02)
			(conn GTP_DUAL LOOPBACK01 <== LOOPBACK01 LOOPBACK01)
			(conn GTP_DUAL LOOPBACK00 <== LOOPBACK00 LOOPBACK00)
			(conn GTP_DUAL INTDATAWIDTH <== INTDATAWIDTH INTDATAWIDTH)
			(conn GTP_DUAL GTPTEST3 <== GTPTEST3 GTPTEST3)
			(conn GTP_DUAL GTPTEST2 <== GTPTEST2 GTPTEST2)
			(conn GTP_DUAL GTPRESET <== GTPRESET GTPRESET)
			(conn GTP_DUAL DWE <== DWE DWE)
			(conn GTP_DUAL DI15 <== DI15 DI15)
			(conn GTP_DUAL DI14 <== DI14 DI14)
			(conn GTP_DUAL DI13 <== DI13 DI13)
			(conn GTP_DUAL DI12 <== DI12 DI12)
			(conn GTP_DUAL DI11 <== DI11 DI11)
			(conn GTP_DUAL DI10 <== DI10 DI10)
			(conn GTP_DUAL DI9 <== DI9 DI9)
			(conn GTP_DUAL DI8 <== DI8 DI8)
			(conn GTP_DUAL DI7 <== DI7 DI7)
			(conn GTP_DUAL DI6 <== DI6 DI6)
			(conn GTP_DUAL DI5 <== DI5 DI5)
			(conn GTP_DUAL DI4 <== DI4 DI4)
			(conn GTP_DUAL DI3 <== DI3 DI3)
			(conn GTP_DUAL DI2 <== DI2 DI2)
			(conn GTP_DUAL DI1 <== DI1 DI1)
			(conn GTP_DUAL DI0 <== DI0 DI0)
			(conn GTP_DUAL DEN <== DEN DEN)
			(conn GTP_DUAL DCLK <== DCLKINV OUT)
			(conn GTP_DUAL DADDR6 <== DADDR6 DADDR6)
			(conn GTP_DUAL DADDR5 <== DADDR5 DADDR5)
			(conn GTP_DUAL DADDR4 <== DADDR4 DADDR4)
			(conn GTP_DUAL DADDR3 <== DADDR3 DADDR3)
			(conn GTP_DUAL DADDR2 <== DADDR2 DADDR2)
			(conn GTP_DUAL DADDR1 <== DADDR1 DADDR1)
			(conn GTP_DUAL DADDR0 <== DADDR0 DADDR0)
			(conn GTP_DUAL CLKIN <== CLKIN CLKIN)
		)
		(element TXDATA09 1
			(pin TXDATA09 output)
			(conn TXDATA09 TXDATA09 ==> GTP_DUAL TXDATA09)
		)
		(element CLK_CORRECT_USE_0 0
			(cfg FALSE TRUE)
		)
		(element TXBUFSTATUS11 1
			(pin TXBUFSTATUS11 input)
			(conn TXBUFSTATUS11 TXBUFSTATUS11 <== GTP_DUAL TXBUFSTATUS11)
		)
		(element COMMA_DOUBLE_0 0
			(cfg FALSE TRUE)
		)
		(element RXBUFSTATUS02 1
			(pin RXBUFSTATUS02 input)
			(conn RXBUFSTATUS02 RXBUFSTATUS02 <== GTP_DUAL RXBUFSTATUS02)
		)
		(element TXELECIDLE1 1
			(pin TXELECIDLE1 output)
			(conn TXELECIDLE1 TXELECIDLE1 ==> GTP_DUAL TXELECIDLE1)
		)
		(element TX_XCLK_SEL_0 0
			(cfg TXUSR TXOUT)
		)
		(element TXDATAWIDTH0 1
			(pin TXDATAWIDTH0 output)
			(conn TXDATAWIDTH0 TXDATAWIDTH0 ==> GTP_DUAL TXDATAWIDTH0)
		)
		(element RXCHBONDO11 1
			(pin RXCHBONDO11 input)
			(conn RXCHBONDO11 RXCHBONDO11 <== GTP_DUAL RXCHBONDO11)
		)
		(element RXDATA115 1
			(pin RXDATA115 input)
			(conn RXDATA115 RXDATA115 <== GTP_DUAL RXDATA115)
		)
		(element PHYSTATUS0 1
			(pin PHYSTATUS0 input)
			(conn PHYSTATUS0 PHYSTATUS0 <== GTP_DUAL PHYSTATUS0)
		)
		(element TXPREEMPHASIS12 1
			(pin TXPREEMPHASIS12 output)
			(conn TXPREEMPHASIS12 TXPREEMPHASIS12 ==> GTP_DUAL TXPREEMPHASIS12)
		)
		(element TXCOMSTART0 1
			(pin TXCOMSTART0 output)
			(conn TXCOMSTART0 TXCOMSTART0 ==> GTP_DUAL TXCOMSTART0)
		)
		(element TXDATA111 1
			(pin TXDATA111 output)
			(conn TXDATA111 TXDATA111 ==> GTP_DUAL TXDATA111)
		)
		(element DI12 1
			(pin DI12 output)
			(conn DI12 DI12 ==> GTP_DUAL DI12)
		)
		(element LOOPBACK00 1
			(pin LOOPBACK00 output)
			(conn LOOPBACK00 LOOPBACK00 ==> GTP_DUAL LOOPBACK00)
		)
		(element SATA_MIN_WAKE_0 0
			(cfg 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32)
		)
		(element TXBUFSTATUS01 1
			(pin TXBUFSTATUS01 input)
			(conn TXBUFSTATUS01 TXBUFSTATUS01 <== GTP_DUAL TXBUFSTATUS01)
		)
		(element TX_BUFFER_USE_0 0
			(cfg FALSE TRUE)
		)
		(element DEN 1
			(pin DEN output)
			(conn DEN DEN ==> GTP_DUAL DEN)
		)
		(element RXUSRCLK0 1
			(pin RXUSRCLK0 output)
			(conn RXUSRCLK0 RXUSRCLK0 ==> RXUSRCLK0INV RXUSRCLK0_B)
			(conn RXUSRCLK0 RXUSRCLK0 ==> RXUSRCLK0INV RXUSRCLK0)
		)
		(element TXDATA010 1
			(pin TXDATA010 output)
			(conn TXDATA010 TXDATA010 ==> GTP_DUAL TXDATA010)
		)
		(element TXDIFFCTRL00 1
			(pin TXDIFFCTRL00 output)
			(conn TXDIFFCTRL00 TXDIFFCTRL00 ==> GTP_DUAL TXDIFFCTRL00)
		)
		(element DI3 1
			(pin DI3 output)
			(conn DI3 DI3 ==> GTP_DUAL DI3)
		)
		(element CLK_COR_KEEP_IDLE_1 0
			(cfg FALSE TRUE)
		)
		(element RXDATA10 1
			(pin RXDATA10 input)
			(conn RXDATA10 RXDATA10 <== GTP_DUAL RXDATA10)
		)
		(element RXDISPERR11 1
			(pin RXDISPERR11 input)
			(conn RXDISPERR11 RXDISPERR11 <== GTP_DUAL RXDISPERR11)
		)
		(element RXLOSSOFSYNC00 1
			(pin RXLOSSOFSYNC00 input)
			(conn RXLOSSOFSYNC00 RXLOSSOFSYNC00 <== GTP_DUAL RXLOSSOFSYNC00)
		)
		(element TSTPWRDN11 1
			(pin TSTPWRDN11 output)
			(conn TSTPWRDN11 TSTPWRDN11 ==> GTP_DUAL TSTPWRDN11)
		)
		(element TERMINATION_IMP_0 0
			(cfg 75 50)
		)
		(element TXOUTCLK1 1
			(pin TXOUTCLK1 input)
			(conn TXOUTCLK1 TXOUTCLK1 <== GTP_DUAL TXOUTCLK1)
		)
		(element TXBUFDIFFCTRL00 1
			(pin TXBUFDIFFCTRL00 output)
			(conn TXBUFDIFFCTRL00 TXBUFDIFFCTRL00 ==> GTP_DUAL TXBUFDIFFCTRL00)
		)
		(element SATA_MIN_BURST_1 0
			(cfg 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32)
		)
		(element RXCHARISK01 1
			(pin RXCHARISK01 input)
			(conn RXCHARISK01 RXCHARISK01 <== GTP_DUAL RXCHARISK01)
		)
		(element RXUSRCLK1 1
			(pin RXUSRCLK1 output)
			(conn RXUSRCLK1 RXUSRCLK1 ==> RXUSRCLK1INV RXUSRCLK1_B)
			(conn RXUSRCLK1 RXUSRCLK1 ==> RXUSRCLK1INV RXUSRCLK1)
		)
		(element RCV_TERM_MID_1 0
			(cfg FALSE TRUE)
		)
		(element RXCDRRESET0 1
			(pin RXCDRRESET0 output)
			(conn RXCDRRESET0 RXCDRRESET0 ==> GTP_DUAL RXCDRRESET0)
		)
		(element TXPOLARITY1 1
			(pin TXPOLARITY1 output)
			(conn TXPOLARITY1 TXPOLARITY1 ==> GTP_DUAL TXPOLARITY1)
		)
		(element TXPOWERDOWN10 1
			(pin TXPOWERDOWN10 output)
			(conn TXPOWERDOWN10 TXPOWERDOWN10 ==> GTP_DUAL TXPOWERDOWN10)
		)
		(element PLLLKDET 1
			(pin PLLLKDET input)
			(conn PLLLKDET PLLLKDET <== GTP_DUAL PLLLKDET)
		)
		(element RXNOTINTABLE01 1
			(pin RXNOTINTABLE01 input)
			(conn RXNOTINTABLE01 RXNOTINTABLE01 <== GTP_DUAL RXNOTINTABLE01)
		)
		(element RXNOTINTABLE10 1
			(pin RXNOTINTABLE10 input)
			(conn RXNOTINTABLE10 RXNOTINTABLE10 <== GTP_DUAL RXNOTINTABLE10)
		)
		(element RXBUFSTATUS10 1
			(pin RXBUFSTATUS10 input)
			(conn RXBUFSTATUS10 RXBUFSTATUS10 <== GTP_DUAL RXBUFSTATUS10)
		)
		(element RXENEQB1 1
			(pin RXENEQB1 output)
			(conn RXENEQB1 RXENEQB1 ==> GTP_DUAL RXENEQB1)
		)
		(element TXCHARDISPMODE11 1
			(pin TXCHARDISPMODE11 output)
			(conn TXCHARDISPMODE11 TXCHARDISPMODE11 ==> GTP_DUAL TXCHARDISPMODE11)
		)
		(element TXDATA07 1
			(pin TXDATA07 output)
			(conn TXDATA07 TXDATA07 ==> GTP_DUAL TXDATA07)
		)
		(element TXPREEMPHASIS00 1
			(pin TXPREEMPHASIS00 output)
			(conn TXPREEMPHASIS00 TXPREEMPHASIS00 ==> GTP_DUAL TXPREEMPHASIS00)
		)
		(element RXENCHANSYNC1 1
			(pin RXENCHANSYNC1 output)
			(conn RXENCHANSYNC1 RXENCHANSYNC1 ==> GTP_DUAL RXENCHANSYNC1)
		)
		(element DO10 1
			(pin DO10 input)
			(conn DO10 DO10 <== GTP_DUAL DO10)
		)
		(element DI4 1
			(pin DI4 output)
			(conn DI4 DI4 ==> GTP_DUAL DI4)
		)
		(element RXCOMMADET1 1
			(pin RXCOMMADET1 input)
			(conn RXCOMMADET1 RXCOMMADET1 <== GTP_DUAL RXCOMMADET1)
		)
		(element PLL_RXDIVSEL_OUT_1 0
			(cfg 4 2 1)
		)
		(element TXENPRBSTST10 1
			(pin TXENPRBSTST10 output)
			(conn TXENPRBSTST10 TXENPRBSTST10 ==> GTP_DUAL TXENPRBSTST10)
		)
		(element CHAN_BOND_2_MAX_SKEW_1 0
			(cfg 14 13 12 11 10 9 8 7 6 5 4 3 2 1)
		)
		(element DEC_PCOMMA_DETECT_0 0
			(cfg FALSE TRUE)
		)
		(element RXCHARISCOMMA01 1
			(pin RXCHARISCOMMA01 input)
			(conn RXCHARISCOMMA01 RXCHARISCOMMA01 <== GTP_DUAL RXCHARISCOMMA01)
		)
		(element RXCHBONDO00 1
			(pin RXCHBONDO00 input)
			(conn RXCHBONDO00 RXCHBONDO00 <== GTP_DUAL RXCHBONDO00)
		)
		(element RXPOLARITY0 1
			(pin RXPOLARITY0 output)
			(conn RXPOLARITY0 RXPOLARITY0 ==> GTP_DUAL RXPOLARITY0)
		)
		(element TXDATA00 1
			(pin TXDATA00 output)
			(conn TXDATA00 TXDATA00 ==> GTP_DUAL TXDATA00)
		)
		(element RXCLKCORCNT02 1
			(pin RXCLKCORCNT02 input)
			(conn RXCLKCORCNT02 RXCLKCORCNT02 <== GTP_DUAL RXCLKCORCNT02)
		)
		(element RXDEC8B10BUSE1 1
			(pin RXDEC8B10BUSE1 output)
			(conn RXDEC8B10BUSE1 RXDEC8B10BUSE1 ==> GTP_DUAL RXDEC8B10BUSE1)
		)
		(element RXEQPOLE13 1
			(pin RXEQPOLE13 output)
			(conn RXEQPOLE13 RXEQPOLE13 ==> GTP_DUAL RXEQPOLE13)
		)
		(element TXDATA011 1
			(pin TXDATA011 output)
			(conn TXDATA011 TXDATA011 ==> GTP_DUAL TXDATA011)
		)
		(element LOOPBACK02 1
			(pin LOOPBACK02 output)
			(conn LOOPBACK02 LOOPBACK02 ==> GTP_DUAL LOOPBACK02)
		)
		(element CLK_COR_PRECEDENCE_1 0
			(cfg FALSE TRUE)
		)
		(element TXUSRCLK1INV 3
			(pin TXUSRCLK1_B input)
			(pin TXUSRCLK1 input)
			(pin OUT output)
			(cfg TXUSRCLK1_B TXUSRCLK1)
			(conn TXUSRCLK1INV OUT ==> GTP_DUAL TXUSRCLK1)
			(conn TXUSRCLK1INV TXUSRCLK1_B <== TXUSRCLK1 TXUSRCLK1)
			(conn TXUSRCLK1INV TXUSRCLK1 <== TXUSRCLK1 TXUSRCLK1)
		)
		(element TXUSRCLK21INV 3
			(pin TXUSRCLK21_B input)
			(pin TXUSRCLK21 input)
			(pin OUT output)
			(cfg TXUSRCLK21_B TXUSRCLK21)
			(conn TXUSRCLK21INV OUT ==> GTP_DUAL TXUSRCLK21)
			(conn TXUSRCLK21INV TXUSRCLK21_B <== TXUSRCLK21 TXUSRCLK21)
			(conn TXUSRCLK21INV TXUSRCLK21 <== TXUSRCLK21 TXUSRCLK21)
		)
		(element RX_DECODE_SEQ_MATCH_1 0
			(cfg FALSE TRUE)
		)
		(element RXLOSSOFSYNC10 1
			(pin RXLOSSOFSYNC10 input)
			(conn RXLOSSOFSYNC10 RXLOSSOFSYNC10 <== GTP_DUAL RXLOSSOFSYNC10)
		)
		(element TXBUFSTATUS00 1
			(pin TXBUFSTATUS00 input)
			(conn TXBUFSTATUS00 TXBUFSTATUS00 <== GTP_DUAL TXBUFSTATUS00)
		)
		(element RXDATA04 1
			(pin RXDATA04 input)
			(conn RXDATA04 RXDATA04 <== GTP_DUAL RXDATA04)
		)
		(element CLK_COR_INSERT_IDLE_FLAG_1 0
			(cfg FALSE TRUE)
		)
		(element SATA_MIN_INIT_1 0
			(cfg 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32)
		)
		(element DCLKINV 3
			(pin DCLK_B input)
			(pin DCLK input)
			(pin OUT output)
			(cfg DCLK_B DCLK)
			(conn DCLKINV OUT ==> GTP_DUAL DCLK)
			(conn DCLKINV DCLK_B <== DCLK DCLK)
			(conn DCLKINV DCLK <== DCLK DCLK)
		)
		(element DI10 1
			(pin DI10 output)
			(conn DI10 DI10 ==> GTP_DUAL DI10)
		)
		(element RXEQPOLE03 1
			(pin RXEQPOLE03 output)
			(conn RXEQPOLE03 RXEQPOLE03 ==> GTP_DUAL RXEQPOLE03)
		)
		(element DO0 1
			(pin DO0 input)
			(conn DO0 DO0 <== GTP_DUAL DO0)
		)
		(element TSTPWRDN00 1
			(pin TSTPWRDN00 output)
			(conn TSTPWRDN00 TSTPWRDN00 ==> GTP_DUAL TSTPWRDN00)
		)
		(element DI15 1
			(pin DI15 output)
			(conn DI15 DI15 ==> GTP_DUAL DI15)
		)
		(element PCOMMA_DETECT_0 0
			(cfg FALSE TRUE)
		)
		(element TXBUFDIFFCTRL01 1
			(pin TXBUFDIFFCTRL01 output)
			(conn TXBUFDIFFCTRL01 TXBUFDIFFCTRL01 ==> GTP_DUAL TXBUFDIFFCTRL01)
		)
		(element RXSLIDE1 1
			(pin RXSLIDE1 output)
			(conn RXSLIDE1 RXSLIDE1 ==> GTP_DUAL RXSLIDE1)
		)
		(element RXCHARISCOMMA11 1
			(pin RXCHARISCOMMA11 input)
			(conn RXCHARISCOMMA11 RXCHARISCOMMA11 <== GTP_DUAL RXCHARISCOMMA11)
		)
		(element RXDATA02 1
			(pin RXDATA02 input)
			(conn RXDATA02 RXDATA02 <== GTP_DUAL RXDATA02)
		)
		(element SATA_MIN_WAKE_1 0
			(cfg 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32)
		)
		(element TXDATA110 1
			(pin TXDATA110 output)
			(conn TXDATA110 TXDATA110 ==> GTP_DUAL TXDATA110)
		)
		(element TXOUTCLK_SEL_0 0
			(cfg 1 0)
		)
		(element RXOVERSAMPLEERR1 1
			(pin RXOVERSAMPLEERR1 input)
			(conn RXOVERSAMPLEERR1 RXOVERSAMPLEERR1 <== GTP_DUAL RXOVERSAMPLEERR1)
		)
		(element SATA_MAX_BURST_1 0
			(cfg 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32)
		)
		(element RXDATA11 1
			(pin RXDATA11 input)
			(conn RXDATA11 RXDATA11 <== GTP_DUAL RXDATA11)
		)
		(element CLK_COR_MIN_LAT_0 0
			(cfg 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26)
		)
		(element TXDIFFCTRL10 1
			(pin TXDIFFCTRL10 output)
			(conn TXDIFFCTRL10 TXDIFFCTRL10 ==> GTP_DUAL TXDIFFCTRL10)
		)
		(element TXDATA08 1
			(pin TXDATA08 output)
			(conn TXDATA08 TXDATA08 ==> GTP_DUAL TXDATA08)
		)
		(element TXUSRCLK20INV 3
			(pin TXUSRCLK20_B input)
			(pin TXUSRCLK20 input)
			(pin OUT output)
			(cfg TXUSRCLK20_B TXUSRCLK20)
			(conn TXUSRCLK20INV OUT ==> GTP_DUAL TXUSRCLK20)
			(conn TXUSRCLK20INV TXUSRCLK20_B <== TXUSRCLK20 TXUSRCLK20)
			(conn TXUSRCLK20INV TXUSRCLK20 <== TXUSRCLK20 TXUSRCLK20)
		)
		(element RXCHANISALIGNED0 1
			(pin RXCHANISALIGNED0 input)
			(conn RXCHANISALIGNED0 RXCHANISALIGNED0 <== GTP_DUAL RXCHANISALIGNED0)
		)
		(element TXCOMSTART1 1
			(pin TXCOMSTART1 output)
			(conn TXCOMSTART1 TXCOMSTART1 ==> GTP_DUAL TXCOMSTART1)
		)
		(element RXDISPERR10 1
			(pin RXDISPERR10 input)
			(conn RXDISPERR10 RXDISPERR10 <== GTP_DUAL RXDISPERR10)
		)
		(element RXN1 1
			(pin RXN1 output)
			(conn RXN1 RXN1 ==> GTP_DUAL RXN1)
		)
		(element TXCOMTYPE0 1
			(pin TXCOMTYPE0 output)
			(conn TXCOMTYPE0 TXCOMTYPE0 ==> GTP_DUAL TXCOMTYPE0)
		)
		(element TXENPRBSTST11 1
			(pin TXENPRBSTST11 output)
			(conn TXENPRBSTST11 TXENPRBSTST11 ==> GTP_DUAL TXENPRBSTST11)
		)
		(element RXRESET1 1
			(pin RXRESET1 output)
			(conn RXRESET1 RXRESET1 ==> GTP_DUAL RXRESET1)
		)
		(element CHAN_BOND_MODE_1 0
			(cfg SLAVE #OFF MASTER)
		)
		(element TXDATA02 1
			(pin TXDATA02 output)
			(conn TXDATA02 TXDATA02 ==> GTP_DUAL TXDATA02)
		)
		(element RXUSRCLK1INV 3
			(pin RXUSRCLK1_B input)
			(pin RXUSRCLK1 input)
			(pin OUT output)
			(cfg RXUSRCLK1_B RXUSRCLK1)
			(conn RXUSRCLK1INV OUT ==> GTP_DUAL RXUSRCLK1)
			(conn RXUSRCLK1INV RXUSRCLK1_B <== RXUSRCLK1 RXUSRCLK1)
			(conn RXUSRCLK1INV RXUSRCLK1 <== RXUSRCLK1 RXUSRCLK1)
		)
		(element RXCOMMADET0 1
			(pin RXCOMMADET0 input)
			(conn RXCOMMADET0 RXCOMMADET0 <== GTP_DUAL RXCOMMADET0)
		)
		(element TSTPWRDN10 1
			(pin TSTPWRDN10 output)
			(conn TSTPWRDN10 TSTPWRDN10 ==> GTP_DUAL TSTPWRDN10)
		)
		(element RXCHARISCOMMA00 1
			(pin RXCHARISCOMMA00 input)
			(conn RXCHARISCOMMA00 RXCHARISCOMMA00 <== GTP_DUAL RXCHARISCOMMA00)
		)
		(element RX_BUFFER_USE_0 0
			(cfg FALSE TRUE)
		)
		(element TXOUTCLK0 1
			(pin TXOUTCLK0 input)
			(conn TXOUTCLK0 TXOUTCLK0 <== GTP_DUAL TXOUTCLK0)
		)
		(element RXENEQB0 1
			(pin RXENEQB0 output)
			(conn RXENEQB0 RXENEQB0 ==> GTP_DUAL RXENEQB0)
		)
		(element RXSTATUS02 1
			(pin RXSTATUS02 input)
			(conn RXSTATUS02 RXSTATUS02 <== GTP_DUAL RXSTATUS02)
		)
		(element CLK_CORRECT_USE_1 0
			(cfg FALSE TRUE)
		)
		(element RX_XCLK_SEL_1 0
			(cfg RXUSR RXREC)
		)
		(element SCANOUT 1
			(pin SCANOUT input)
			(conn SCANOUT SCANOUT <== GTP_DUAL SCANOUT)
		)
		(element TXDATA013 1
			(pin TXDATA013 output)
			(conn TXDATA013 TXDATA013 ==> GTP_DUAL TXDATA013)
		)
		(element RXENPRBSTST00 1
			(pin RXENPRBSTST00 output)
			(conn RXENPRBSTST00 RXENPRBSTST00 ==> GTP_DUAL RXENPRBSTST00)
		)
		(element RXDATA16 1
			(pin RXDATA16 input)
			(conn RXDATA16 RXDATA16 <== GTP_DUAL RXDATA16)
		)
		(element RXDATA015 1
			(pin RXDATA015 input)
			(conn RXDATA015 RXDATA015 <== GTP_DUAL RXDATA015)
		)
		(element TX_DIFF_BOOST_0 0
			(cfg FALSE TRUE)
		)
		(element PLL_TXDIVSEL_OUT_1 0
			(cfg 4 2 1)
		)
		(element DO7 1
			(pin DO7 input)
			(conn DO7 DO7 <== GTP_DUAL DO7)
		)
		(element CLK_COR_PRECEDENCE_0 0
			(cfg FALSE TRUE)
		)
		(element RXCDRRESET1 1
			(pin RXCDRRESET1 output)
			(conn RXCDRRESET1 RXCDRRESET1 ==> GTP_DUAL RXCDRRESET1)
		)
		(element PHYSTATUS1 1
			(pin PHYSTATUS1 input)
			(conn PHYSTATUS1 PHYSTATUS1 <== GTP_DUAL PHYSTATUS1)
		)
		(element RXCHBONDI10 1
			(pin RXCHBONDI10 output)
			(conn RXCHBONDI10 RXCHBONDI10 ==> GTP_DUAL RXCHBONDI10)
		)
		(element CHAN_BOND_LEVEL_1 0
			(cfg 7 6 5 4 3 2 1 0)
		)
		(element CHAN_BOND_1_MAX_SKEW_0 0
			(cfg 14 13 12 11 10 9 8 7 6 5 4 3 2 1)
		)
		(element RXDATA07 1
			(pin RXDATA07 input)
			(conn RXDATA07 RXDATA07 <== GTP_DUAL RXDATA07)
		)
		(element RX_SLIDE_MODE_1 0
			(cfg PCS PMA)
		)
		(element TXCHARDISPMODE10 1
			(pin TXCHARDISPMODE10 output)
			(conn TXCHARDISPMODE10 TXCHARDISPMODE10 ==> GTP_DUAL TXCHARDISPMODE10)
		)
		(element GTPTEST3 1
			(pin GTPTEST3 output)
			(conn GTPTEST3 GTPTEST3 ==> GTP_DUAL GTPTEST3)
		)
		(element RXDATA013 1
			(pin RXDATA013 input)
			(conn RXDATA013 RXDATA013 <== GTP_DUAL RXDATA013)
		)
		(element CLK_COR_SEQ_2_USE_0 0
			(cfg FALSE TRUE)
		)
		(element RXPRBSERR0 1
			(pin RXPRBSERR0 input)
			(conn RXPRBSERR0 RXPRBSERR0 <== GTP_DUAL RXPRBSERR0)
		)
		(element PMATSTCLKSEL2 1
			(pin PMATSTCLKSEL2 output)
			(conn PMATSTCLKSEL2 PMATSTCLKSEL2 ==> GTP_DUAL PMATSTCLKSEL2)
		)
		(element PMAAMUX0 1
			(pin PMAAMUX0 output)
			(conn PMAAMUX0 PMAAMUX0 ==> GTP_DUAL PMAAMUX0)
		)
		(element PLLLKDETEN 1
			(pin PLLLKDETEN output)
			(conn PLLLKDETEN PLLLKDETEN ==> GTP_DUAL PLLLKDETEN)
		)
		(element CHAN_BOND_SEQ_LEN_0 0
			(cfg 4 3 2 1)
		)
		(element DEC_MCOMMA_DETECT_0 0
			(cfg FALSE TRUE)
		)
		(element RCV_TERM_VTTRX_0 0
			(cfg FALSE TRUE)
		)
		(element TXDATA113 1
			(pin TXDATA113 output)
			(conn TXDATA113 TXDATA113 ==> GTP_DUAL TXDATA113)
		)
		(element GTPRESET 1
			(pin GTPRESET output)
			(conn GTPRESET GTPRESET ==> GTP_DUAL GTPRESET)
		)
		(element TSTPWRDN01 1
			(pin TSTPWRDN01 output)
			(conn TSTPWRDN01 TSTPWRDN01 ==> GTP_DUAL TSTPWRDN01)
		)
		(element DI14 1
			(pin DI14 output)
			(conn DI14 DI14 ==> GTP_DUAL DI14)
		)
		(element RXDATA014 1
			(pin RXDATA014 input)
			(conn RXDATA014 RXDATA014 <== GTP_DUAL RXDATA014)
		)
		(element TXDATA16 1
			(pin TXDATA16 output)
			(conn TXDATA16 TXDATA16 ==> GTP_DUAL TXDATA16)
		)
		(element TXDATA13 1
			(pin TXDATA13 output)
			(conn TXDATA13 TXDATA13 ==> GTP_DUAL TXDATA13)
		)
		(element CLK_COR_ADJ_LEN_1 0
			(cfg 4 3 2 1)
		)
		(element RXEQMIX01 1
			(pin RXEQMIX01 output)
			(conn RXEQMIX01 RXEQMIX01 ==> GTP_DUAL RXEQMIX01)
		)
		(element SATA_MIN_INIT_0 0
			(cfg 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32)
		)
		(element TXUSRCLK20 1
			(pin TXUSRCLK20 output)
			(conn TXUSRCLK20 TXUSRCLK20 ==> TXUSRCLK20INV TXUSRCLK20_B)
			(conn TXUSRCLK20 TXUSRCLK20 ==> TXUSRCLK20INV TXUSRCLK20)
		)
		(element RXCHANBONDSEQ0 1
			(pin RXCHANBONDSEQ0 input)
			(conn RXCHANBONDSEQ0 RXCHANBONDSEQ0 <== GTP_DUAL RXCHANBONDSEQ0)
		)
		(element RXBUFRESET0 1
			(pin RXBUFRESET0 output)
			(conn RXBUFRESET0 RXBUFRESET0 ==> GTP_DUAL RXBUFRESET0)
		)
		(element RXPMASETPHASE0 1
			(pin RXPMASETPHASE0 output)
			(conn RXPMASETPHASE0 RXPMASETPHASE0 ==> GTP_DUAL RXPMASETPHASE0)
		)
		(element CLK_COR_MIN_LAT_1 0
			(cfg 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26)
		)
		(element TXPREEMPHASIS11 1
			(pin TXPREEMPHASIS11 output)
			(conn TXPREEMPHASIS11 TXPREEMPHASIS11 ==> GTP_DUAL TXPREEMPHASIS11)
		)
		(element RXCHANREALIGN0 1
			(pin RXCHANREALIGN0 input)
			(conn RXCHANREALIGN0 RXCHANREALIGN0 <== GTP_DUAL RXCHANREALIGN0)
		)
		(element TXKERR10 1
			(pin TXKERR10 input)
			(conn TXKERR10 TXKERR10 <== GTP_DUAL TXKERR10)
		)
		(element PMAAMUX2 1
			(pin PMAAMUX2 output)
			(conn PMAAMUX2 PMAAMUX2 ==> GTP_DUAL PMAAMUX2)
		)
		(element RXUSRCLK21INV 3
			(pin RXUSRCLK21_B input)
			(pin RXUSRCLK21 input)
			(pin OUT output)
			(cfg RXUSRCLK21_B RXUSRCLK21)
			(conn RXUSRCLK21INV OUT ==> GTP_DUAL RXUSRCLK21)
			(conn RXUSRCLK21INV RXUSRCLK21_B <== RXUSRCLK21 RXUSRCLK21)
			(conn RXUSRCLK21INV RXUSRCLK21 <== RXUSRCLK21 RXUSRCLK21)
		)
		(element SCANMODE 1
			(pin SCANMODE output)
			(conn SCANMODE SCANMODE ==> GTP_DUAL SCANMODE)
		)
		(element DI5 1
			(pin DI5 output)
			(conn DI5 DI5 ==> GTP_DUAL DI5)
		)
		(element TXRUNDISP11 1
			(pin TXRUNDISP11 input)
			(conn TXRUNDISP11 TXRUNDISP11 <== GTP_DUAL TXRUNDISP11)
		)
		(element RXSTATUS12 1
			(pin RXSTATUS12 input)
			(conn RXSTATUS12 RXSTATUS12 <== GTP_DUAL RXSTATUS12)
		)
		(element RXDATA112 1
			(pin RXDATA112 input)
			(conn RXDATA112 RXDATA112 <== GTP_DUAL RXDATA112)
		)
		(element RXCHBONDO01 1
			(pin RXCHBONDO01 input)
			(conn RXCHBONDO01 RXCHBONDO01 <== GTP_DUAL RXCHBONDO01)
		)
		(element TXRUNDISP01 1
			(pin TXRUNDISP01 input)
			(conn TXRUNDISP01 TXRUNDISP01 <== GTP_DUAL TXRUNDISP01)
		)
		(element TXUSRCLK0 1
			(pin TXUSRCLK0 output)
			(conn TXUSRCLK0 TXUSRCLK0 ==> TXUSRCLK0INV TXUSRCLK0_B)
			(conn TXUSRCLK0 TXUSRCLK0 ==> TXUSRCLK0INV TXUSRCLK0)
		)
		(element RXUSRCLK20 1
			(pin RXUSRCLK20 output)
			(conn RXUSRCLK20 RXUSRCLK20 ==> RXUSRCLK20INV RXUSRCLK20_B)
			(conn RXUSRCLK20 RXUSRCLK20 ==> RXUSRCLK20INV RXUSRCLK20)
		)
		(element RXELECIDLERESET0 1
			(pin RXELECIDLERESET0 output)
			(conn RXELECIDLERESET0 RXELECIDLERESET0 ==> GTP_DUAL RXELECIDLERESET0)
		)
		(element RXN0 1
			(pin RXN0 output)
			(conn RXN0 RXN0 ==> GTP_DUAL RXN0)
		)
		(element PLL_TXDIVSEL_COMM_OUT 0
			(cfg 4 2 1)
		)
		(element RCV_TERM_VTTRX_1 0
			(cfg FALSE TRUE)
		)
		(element CLK_COR_SEQ_2_USE_1 0
			(cfg FALSE TRUE)
		)
		(element TXDIFFCTRL01 1
			(pin TXDIFFCTRL01 output)
			(conn TXDIFFCTRL01 TXDIFFCTRL01 ==> GTP_DUAL TXDIFFCTRL01)
		)
		(element TXBUFDIFFCTRL02 1
			(pin TXBUFDIFFCTRL02 output)
			(conn TXBUFDIFFCTRL02 TXBUFDIFFCTRL02 ==> GTP_DUAL TXBUFDIFFCTRL02)
		)
		(element RX_STATUS_FMT_1 0
			(cfg SATA PCIE)
		)
		(element RXSTATUS01 1
			(pin RXSTATUS01 input)
			(conn RXSTATUS01 RXSTATUS01 <== GTP_DUAL RXSTATUS01)
		)
		(element RXENMCOMMAALIGN0 1
			(pin RXENMCOMMAALIGN0 output)
			(conn RXENMCOMMAALIGN0 RXENMCOMMAALIGN0 ==> GTP_DUAL RXENMCOMMAALIGN0)
		)
		(element TXDATA05 1
			(pin TXDATA05 output)
			(conn TXDATA05 TXDATA05 ==> GTP_DUAL TXDATA05)
		)
		(element TXBUFSTATUS10 1
			(pin TXBUFSTATUS10 input)
			(conn TXBUFSTATUS10 TXBUFSTATUS10 <== GTP_DUAL TXBUFSTATUS10)
		)
		(element RXEQMIX11 1
			(pin RXEQMIX11 output)
			(conn RXEQMIX11 RXEQMIX11 ==> GTP_DUAL RXEQMIX11)
		)
		(element TXN0 1
			(pin TXN0 input)
			(conn TXN0 TXN0 <== GTP_DUAL TXN0)
		)
		(element RXCHANISALIGNED1 1
			(pin RXCHANISALIGNED1 input)
			(conn RXCHANISALIGNED1 RXCHANISALIGNED1 <== GTP_DUAL RXCHANISALIGNED1)
		)
		(element DADDR1 1
			(pin DADDR1 output)
			(conn DADDR1 DADDR1 ==> GTP_DUAL DADDR1)
		)
		(element RXENSAMPLEALIGN1 1
			(pin RXENSAMPLEALIGN1 output)
			(conn RXENSAMPLEALIGN1 RXENSAMPLEALIGN1 ==> GTP_DUAL RXENSAMPLEALIGN1)
		)
		(element CLKINDC_B 0
			(cfg FALSE TRUE)
		)
		(element TXBYPASS8B10B11 1
			(pin TXBYPASS8B10B11 output)
			(conn TXBYPASS8B10B11 TXBYPASS8B10B11 ==> GTP_DUAL TXBYPASS8B10B11)
		)
		(element DO6 1
			(pin DO6 input)
			(conn DO6 DO6 <== GTP_DUAL DO6)
		)
		(element RXCHARISK11 1
			(pin RXCHARISK11 input)
			(conn RXCHARISK11 RXCHARISK11 <== GTP_DUAL RXCHARISK11)
		)
		(element RX_LOSS_OF_SYNC_FSM_1 0
			(cfg FALSE TRUE)
		)
		(element TSTPWRDN02 1
			(pin TSTPWRDN02 output)
			(conn TSTPWRDN02 TSTPWRDN02 ==> GTP_DUAL TSTPWRDN02)
		)
		(element CLK_COR_DET_LEN_1 0
			(cfg 4 3 2 1)
		)
		(element RXSLIDE0 1
			(pin RXSLIDE0 output)
			(conn RXSLIDE0 RXSLIDE0 ==> GTP_DUAL RXSLIDE0)
		)
		(element RXPOWERDOWN11 1
			(pin RXPOWERDOWN11 output)
			(conn RXPOWERDOWN11 RXPOWERDOWN11 ==> GTP_DUAL RXPOWERDOWN11)
		)
		(element RXCLKCORCNT01 1
			(pin RXCLKCORCNT01 input)
			(conn RXCLKCORCNT01 RXCLKCORCNT01 <== GTP_DUAL RXCLKCORCNT01)
		)
		(element RXDATAWIDTH1 1
			(pin RXDATAWIDTH1 output)
			(conn RXDATAWIDTH1 RXDATAWIDTH1 ==> GTP_DUAL RXDATAWIDTH1)
		)
		(element TXCHARISK01 1
			(pin TXCHARISK01 output)
			(conn TXCHARISK01 TXCHARISK01 ==> GTP_DUAL TXCHARISK01)
		)
		(element TXKERR00 1
			(pin TXKERR00 input)
			(conn TXKERR00 TXKERR00 <== GTP_DUAL TXKERR00)
		)
		(element LOOPBACK12 1
			(pin LOOPBACK12 output)
			(conn LOOPBACK12 LOOPBACK12 ==> GTP_DUAL LOOPBACK12)
		)
		(element CLK_COR_REPEAT_WAIT_1 0
			(cfg 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16)
		)
		(element DADDR6 1
			(pin DADDR6 output)
			(conn DADDR6 DADDR6 ==> GTP_DUAL DADDR6)
		)
		(element TXUSRCLK0INV 3
			(pin TXUSRCLK0_B input)
			(pin TXUSRCLK0 input)
			(pin OUT output)
			(cfg TXUSRCLK0_B TXUSRCLK0)
			(conn TXUSRCLK0INV OUT ==> GTP_DUAL TXUSRCLK0)
			(conn TXUSRCLK0INV TXUSRCLK0_B <== TXUSRCLK0 TXUSRCLK0)
			(conn TXUSRCLK0INV TXUSRCLK0 <== TXUSRCLK0 TXUSRCLK0)
		)
		(element CLK_COR_ADJ_LEN_0 0
			(cfg 4 3 2 1)
		)
		(element TXBYPASS8B10B01 1
			(pin TXBYPASS8B10B01 output)
			(conn TXBYPASS8B10B01 TXBYPASS8B10B01 ==> GTP_DUAL TXBYPASS8B10B01)
		)
		(element REFCLKOUT 1
			(pin REFCLKOUT input)
			(conn REFCLKOUT REFCLKOUT <== GTP_DUAL REFCLKOUT)
		)
		(element RX_BUFFER_USE_1 0
			(cfg FALSE TRUE)
		)
		(element TXPOLARITY0 1
			(pin TXPOLARITY0 output)
			(conn TXPOLARITY0 TXPOLARITY0 ==> GTP_DUAL TXPOLARITY0)
		)
		(element RXPMASETPHASE1 1
			(pin RXPMASETPHASE1 output)
			(conn RXPMASETPHASE1 RXPMASETPHASE1 ==> GTP_DUAL RXPMASETPHASE1)
		)
		(element TXUSRCLK21 1
			(pin TXUSRCLK21 output)
			(conn TXUSRCLK21 TXUSRCLK21 ==> TXUSRCLK21INV TXUSRCLK21_B)
			(conn TXUSRCLK21 TXUSRCLK21 ==> TXUSRCLK21INV TXUSRCLK21)
		)
		(element RXENPRBSTST01 1
			(pin RXENPRBSTST01 output)
			(conn RXENPRBSTST01 RXENPRBSTST01 ==> GTP_DUAL RXENPRBSTST01)
		)
		(element CLK_COR_DET_LEN_0 0
			(cfg 4 3 2 1)
		)
		(element TXDATAWIDTH1 1
			(pin TXDATAWIDTH1 output)
			(conn TXDATAWIDTH1 TXDATAWIDTH1 ==> GTP_DUAL TXDATAWIDTH1)
		)
		(element TXDATA14 1
			(pin TXDATA14 output)
			(conn TXDATA14 TXDATA14 ==> GTP_DUAL TXDATA14)
		)
		(element TXCHARISK11 1
			(pin TXCHARISK11 output)
			(conn TXCHARISK11 TXCHARISK11 ==> GTP_DUAL TXCHARISK11)
		)
		(element RCV_TERM_GND_1 0
			(cfg FALSE TRUE)
		)
		(element TXPREEMPHASIS10 1
			(pin TXPREEMPHASIS10 output)
			(conn TXPREEMPHASIS10 TXPREEMPHASIS10 ==> GTP_DUAL TXPREEMPHASIS10)
		)
		(element RXDATA17 1
			(pin RXDATA17 input)
			(conn RXDATA17 RXDATA17 <== GTP_DUAL RXDATA17)
		)
		(element PMATSTCLKSEL1 1
			(pin PMATSTCLKSEL1 output)
			(conn PMATSTCLKSEL1 PMATSTCLKSEL1 ==> GTP_DUAL PMATSTCLKSEL1)
		)
		(element RXDATA06 1
			(pin RXDATA06 input)
			(conn RXDATA06 RXDATA06 <== GTP_DUAL RXDATA06)
		)
		(element TX_BUFFER_USE_1 0
			(cfg FALSE TRUE)
		)
		(element TXDATA15 1
			(pin TXDATA15 output)
			(conn TXDATA15 TXDATA15 ==> GTP_DUAL TXDATA15)
		)
		(element OOB_CLK_DIVIDER 0
			(cfg 14 12 10 8 6 4 2 1)
		)
		(element DO8 1
			(pin DO8 input)
			(conn DO8 DO8 <== GTP_DUAL DO8)
		)
		(element RXDATA012 1
			(pin RXDATA012 input)
			(conn RXDATA012 RXDATA012 <== GTP_DUAL RXDATA012)
		)
		(element RXDATA09 1
			(pin RXDATA09 input)
			(conn RXDATA09 RXDATA09 <== GTP_DUAL RXDATA09)
		)
		(element RXDATA114 1
			(pin RXDATA114 input)
			(conn RXDATA114 RXDATA114 <== GTP_DUAL RXDATA114)
		)
		(element PLL_DIVSEL_FB 0
			(cfg 10 8 5 4 3 2 1)
		)
		(element RXCHARISCOMMA10 1
			(pin RXCHARISCOMMA10 input)
			(conn RXCHARISCOMMA10 RXCHARISCOMMA10 <== GTP_DUAL RXCHARISCOMMA10)
		)
		(element ALIGN_COMMA_WORD_0 0
			(cfg 2 1)
		)
		(element RXEQMIX00 1
			(pin RXEQMIX00 output)
			(conn RXEQMIX00 RXEQMIX00 ==> GTP_DUAL RXEQMIX00)
		)
		(element RXNOTINTABLE00 1
			(pin RXNOTINTABLE00 input)
			(conn RXNOTINTABLE00 RXNOTINTABLE00 <== GTP_DUAL RXNOTINTABLE00)
		)
		(element DI6 1
			(pin DI6 output)
			(conn DI6 DI6 ==> GTP_DUAL DI6)
		)
		(element RXDATA113 1
			(pin RXDATA113 input)
			(conn RXDATA113 RXDATA113 <== GTP_DUAL RXDATA113)
		)
		(element GTPTEST1 1
			(pin GTPTEST1 output)
			(conn GTPTEST1 GTPTEST1 ==> GTP_DUAL GTPTEST1)
		)
		(element TXPOWERDOWN11 1
			(pin TXPOWERDOWN11 output)
			(conn TXPOWERDOWN11 TXPOWERDOWN11 ==> GTP_DUAL TXPOWERDOWN11)
		)
		(element RXENMCOMMAALIGN1 1
			(pin RXENMCOMMAALIGN1 output)
			(conn RXENMCOMMAALIGN1 RXENMCOMMAALIGN1 ==> GTP_DUAL RXENMCOMMAALIGN1)
		)
		(element RX_LOS_INVALID_INCR_0 0
			(cfg 128 64 32 16 8 4 2 1)
		)
		(element RCV_TERM_MID_0 0
			(cfg FALSE TRUE)
		)
		(element RXDATA14 1
			(pin RXDATA14 input)
			(conn RXDATA14 RXDATA14 <== GTP_DUAL RXDATA14)
		)
		(element PLLPOWERDOWN 1
			(pin PLLPOWERDOWN output)
			(conn PLLPOWERDOWN PLLPOWERDOWN ==> GTP_DUAL PLLPOWERDOWN)
		)
		(element RXEQMIX10 1
			(pin RXEQMIX10 output)
			(conn RXEQMIX10 RXEQMIX10 ==> GTP_DUAL RXEQMIX10)
		)
		(element DEC_VALID_COMMA_ONLY_0 0
			(cfg FALSE TRUE)
		)
		(element RX_LOSS_OF_SYNC_FSM_0 0
			(cfg FALSE TRUE)
		)
		(element RXSTATUS00 1
			(pin RXSTATUS00 input)
			(conn RXSTATUS00 RXSTATUS00 <== GTP_DUAL RXSTATUS00)
		)
		(element TERMINATION_IMP_1 0
			(cfg 75 50)
		)
		(element TXBUFDIFFCTRL12 1
			(pin TXBUFDIFFCTRL12 output)
			(conn TXBUFDIFFCTRL12 TXBUFDIFFCTRL12 ==> GTP_DUAL TXBUFDIFFCTRL12)
		)
		(element RXELECIDLE0 1
			(pin RXELECIDLE0 input)
			(conn RXELECIDLE0 RXELECIDLE0 <== GTP_DUAL RXELECIDLE0)
		)
		(element TXBYPASS8B10B10 1
			(pin TXBYPASS8B10B10 output)
			(conn TXBYPASS8B10B10 TXBYPASS8B10B10 ==> GTP_DUAL TXBYPASS8B10B10)
		)
		(element DO15 1
			(pin DO15 input)
			(conn DO15 DO15 <== GTP_DUAL DO15)
		)
		(element RXDATA05 1
			(pin RXDATA05 input)
			(conn RXDATA05 RXDATA05 <== GTP_DUAL RXDATA05)
		)
		(element TXCHARDISPVAL10 1
			(pin TXCHARDISPVAL10 output)
			(conn TXCHARDISPVAL10 TXCHARDISPVAL10 ==> GTP_DUAL TXCHARDISPVAL10)
		)
		(element RXPOWERDOWN00 1
			(pin RXPOWERDOWN00 output)
			(conn RXPOWERDOWN00 RXPOWERDOWN00 ==> GTP_DUAL RXPOWERDOWN00)
		)
		(element RXCHARISK10 1
			(pin RXCHARISK10 input)
			(conn RXCHARISK10 RXCHARISK10 <== GTP_DUAL RXCHARISK10)
		)
		(element TXDATA014 1
			(pin TXDATA014 output)
			(conn TXDATA014 TXDATA014 ==> GTP_DUAL TXDATA014)
		)
		(element TXDATA11 1
			(pin TXDATA11 output)
			(conn TXDATA11 TXDATA11 ==> GTP_DUAL TXDATA11)
		)
		(element TXDATA115 1
			(pin TXDATA115 output)
			(conn TXDATA115 TXDATA115 ==> GTP_DUAL TXDATA115)
		)
		(element RXVALID1 1
			(pin RXVALID1 input)
			(conn RXVALID1 RXVALID1 <== GTP_DUAL RXVALID1)
		)
		(element DO5 1
			(pin DO5 input)
			(conn DO5 DO5 <== GTP_DUAL DO5)
		)
		(element RXDATA08 1
			(pin RXDATA08 input)
			(conn RXDATA08 RXDATA08 <== GTP_DUAL RXDATA08)
		)
		(element LOOPBACK10 1
			(pin LOOPBACK10 output)
			(conn LOOPBACK10 LOOPBACK10 ==> GTP_DUAL LOOPBACK10)
		)
		(element DI7 1
			(pin DI7 output)
			(conn DI7 DI7 ==> GTP_DUAL DI7)
		)
		(element TXELECIDLE0 1
			(pin TXELECIDLE0 output)
			(conn TXELECIDLE0 TXELECIDLE0 ==> GTP_DUAL TXELECIDLE0)
		)
		(element RXBYTEREALIGN0 1
			(pin RXBYTEREALIGN0 input)
			(conn RXBYTEREALIGN0 RXBYTEREALIGN0 <== GTP_DUAL RXBYTEREALIGN0)
		)
		(element RXENPCOMMAALIGN1 1
			(pin RXENPCOMMAALIGN1 output)
			(conn RXENPCOMMAALIGN1 RXENPCOMMAALIGN1 ==> GTP_DUAL RXENPCOMMAALIGN1)
		)
		(element TXPMASETPHASE 1
			(pin TXPMASETPHASE output)
			(conn TXPMASETPHASE TXPMASETPHASE ==> GTP_DUAL TXPMASETPHASE)
		)
		(element RXCHBONDI02 1
			(pin RXCHBONDI02 output)
			(conn RXCHBONDI02 RXCHBONDI02 ==> GTP_DUAL RXCHBONDI02)
		)
		(element CHAN_BOND_SEQ_2_USE_0 0
			(cfg FALSE TRUE)
		)
		(element TSTPWRDN03 1
			(pin TSTPWRDN03 output)
			(conn TSTPWRDN03 TSTPWRDN03 ==> GTP_DUAL TSTPWRDN03)
		)
		(element RXUSRCLK0INV 3
			(pin RXUSRCLK0_B input)
			(pin RXUSRCLK0 input)
			(pin OUT output)
			(cfg RXUSRCLK0_B RXUSRCLK0)
			(conn RXUSRCLK0INV OUT ==> GTP_DUAL RXUSRCLK0)
			(conn RXUSRCLK0INV RXUSRCLK0_B <== RXUSRCLK0 RXUSRCLK0)
			(conn RXUSRCLK0INV RXUSRCLK0 <== RXUSRCLK0 RXUSRCLK0)
		)
		(element RXEQPOLE11 1
			(pin RXEQPOLE11 output)
			(conn RXEQPOLE11 RXEQPOLE11 ==> GTP_DUAL RXEQPOLE11)
		)
		(element TXCHARDISPVAL00 1
			(pin TXCHARDISPVAL00 output)
			(conn TXCHARDISPVAL00 TXCHARDISPVAL00 ==> GTP_DUAL TXCHARDISPVAL00)
		)
		(element TXPOWERDOWN00 1
			(pin TXPOWERDOWN00 output)
			(conn TXPOWERDOWN00 TXPOWERDOWN00 ==> GTP_DUAL TXPOWERDOWN00)
		)
		(element TXDATA10 1
			(pin TXDATA10 output)
			(conn TXDATA10 TXDATA10 ==> GTP_DUAL TXDATA10)
		)
		(element RXCHBONDI01 1
			(pin RXCHBONDI01 output)
			(conn RXCHBONDI01 RXCHBONDI01 ==> GTP_DUAL RXCHBONDI01)
		)
		(element RXUSRCLK21 1
			(pin RXUSRCLK21 output)
			(conn RXUSRCLK21 RXUSRCLK21 ==> RXUSRCLK21INV RXUSRCLK21_B)
			(conn RXUSRCLK21 RXUSRCLK21 ==> RXUSRCLK21INV RXUSRCLK21)
		)
		(element RXRECCLK0 1
			(pin RXRECCLK0 input)
			(conn RXRECCLK0 RXRECCLK0 <== GTP_DUAL RXRECCLK0)
		)
		(element PMATSTCLKSEL0 1
			(pin PMATSTCLKSEL0 output)
			(conn PMATSTCLKSEL0 PMATSTCLKSEL0 ==> GTP_DUAL PMATSTCLKSEL0)
		)
		(element RXEQPOLE00 1
			(pin RXEQPOLE00 output)
			(conn RXEQPOLE00 RXEQPOLE00 ==> GTP_DUAL RXEQPOLE00)
		)
		(element RXSTATUS10 1
			(pin RXSTATUS10 input)
			(conn RXSTATUS10 RXSTATUS10 <== GTP_DUAL RXSTATUS10)
		)
		(element DEC_VALID_COMMA_ONLY_1 0
			(cfg FALSE TRUE)
		)
		(element CHAN_BOND_1_MAX_SKEW_1 0
			(cfg 14 13 12 11 10 9 8 7 6 5 4 3 2 1)
		)
		(element TXBUFDIFFCTRL10 1
			(pin TXBUFDIFFCTRL10 output)
			(conn TXBUFDIFFCTRL10 TXBUFDIFFCTRL10 ==> GTP_DUAL TXBUFDIFFCTRL10)
		)
		(element INTDATAWIDTH 1
			(pin INTDATAWIDTH output)
			(conn INTDATAWIDTH INTDATAWIDTH ==> GTP_DUAL INTDATAWIDTH)
		)
		(element RXCHANREALIGN1 1
			(pin RXCHANREALIGN1 input)
			(conn RXCHANREALIGN1 RXCHANREALIGN1 <== GTP_DUAL RXCHANREALIGN1)
		)
		(element TX_SYNC_FILTERB 0
			(cfg 1 0)
		)
		(element RXCLKCORCNT10 1
			(pin RXCLKCORCNT10 input)
			(conn RXCLKCORCNT10 RXCLKCORCNT10 <== GTP_DUAL RXCLKCORCNT10)
		)
		(element TXKERR01 1
			(pin TXKERR01 input)
			(conn TXKERR01 TXKERR01 <== GTP_DUAL TXKERR01)
		)
		(element TXDATA112 1
			(pin TXDATA112 output)
			(conn TXDATA112 TXDATA112 ==> GTP_DUAL TXDATA112)
		)
		(element SYS_CLK_EN 0
			(cfg FALSE TRUE)
		)
		(element DO9 1
			(pin DO9 input)
			(conn DO9 DO9 <== GTP_DUAL DO9)
		)
		(element TXDETECTRX0 1
			(pin TXDETECTRX0 output)
			(conn TXDETECTRX0 TXDETECTRX0 ==> GTP_DUAL TXDETECTRX0)
		)
		(element PCOMMA_DETECT_1 0
			(cfg FALSE TRUE)
		)
		(element RXDATA15 1
			(pin RXDATA15 input)
			(conn RXDATA15 RXDATA15 <== GTP_DUAL RXDATA15)
		)
		(element PLL_STARTUP_EN 0
			(cfg FALSE TRUE)
		)
		(element RX_LOS_INVALID_INCR_1 0
			(cfg 128 64 32 16 8 4 2 1)
		)
		(element TSTPWRDNOVRD0 1
			(pin TSTPWRDNOVRD0 output)
			(conn TSTPWRDNOVRD0 TSTPWRDNOVRD0 ==> GTP_DUAL TSTPWRDNOVRD0)
		)
		(element AC_CAP_DIS_1 0
			(cfg FALSE TRUE)
		)
		(element RX_LOS_THRESHOLD_0 0
			(cfg 512 256 128 64 32 16 8 4)
		)
		(element MCOMMA_DETECT_1 0
			(cfg FALSE TRUE)
		)
		(element DWE 1
			(pin DWE output)
			(conn DWE DWE ==> GTP_DUAL DWE)
		)
		(element DO11 1
			(pin DO11 input)
			(conn DO11 DO11 <== GTP_DUAL DO11)
		)
		(element RXENPRBSTST10 1
			(pin RXENPRBSTST10 output)
			(conn RXENPRBSTST10 RXENPRBSTST10 ==> GTP_DUAL RXENPRBSTST10)
		)
		(element DADDR2 1
			(pin DADDR2 output)
			(conn DADDR2 DADDR2 ==> GTP_DUAL DADDR2)
		)
		(element TXENPMAPHASEALIGN 1
			(pin TXENPMAPHASEALIGN output)
			(conn TXENPMAPHASEALIGN TXENPMAPHASEALIGN ==> GTP_DUAL TXENPMAPHASEALIGN)
		)
		(element TX_XCLK_SEL_1 0
			(cfg TXUSR TXOUT)
		)
		(element TXN1 1
			(pin TXN1 input)
			(conn TXN1 TXN1 <== GTP_DUAL TXN1)
		)
		(element TXCHARDISPVAL11 1
			(pin TXCHARDISPVAL11 output)
			(conn TXCHARDISPVAL11 TXCHARDISPVAL11 ==> GTP_DUAL TXCHARDISPVAL11)
		)
		(element TXRESET1 1
			(pin TXRESET1 output)
			(conn TXRESET1 TXRESET1 ==> GTP_DUAL TXRESET1)
		)
		(element TSTPWRDN04 1
			(pin TSTPWRDN04 output)
			(conn TSTPWRDN04 TSTPWRDN04 ==> GTP_DUAL TSTPWRDN04)
		)
		(element DADDR3 1
			(pin DADDR3 output)
			(conn DADDR3 DADDR3 ==> GTP_DUAL DADDR3)
		)
		(element RXBUFSTATUS12 1
			(pin RXBUFSTATUS12 input)
			(conn RXBUFSTATUS12 RXBUFSTATUS12 <== GTP_DUAL RXBUFSTATUS12)
		)
		(element RXRUNDISP01 1
			(pin RXRUNDISP01 input)
			(conn RXRUNDISP01 RXRUNDISP01 <== GTP_DUAL RXRUNDISP01)
		)
		(element TXPREEMPHASIS01 1
			(pin TXPREEMPHASIS01 output)
			(conn TXPREEMPHASIS01 TXPREEMPHASIS01 ==> GTP_DUAL TXPREEMPHASIS01)
		)
		(element RX_LOS_THRESHOLD_1 0
			(cfg 512 256 128 64 32 16 8 4)
		)
		(element TXDATA12 1
			(pin TXDATA12 output)
			(conn TXDATA12 TXDATA12 ==> GTP_DUAL TXDATA12)
		)
		(element RXP1 1
			(pin RXP1 output)
			(conn RXP1 RXP1 ==> GTP_DUAL RXP1)
		)
		(element RXSTATUS11 1
			(pin RXSTATUS11 input)
			(conn RXSTATUS11 RXSTATUS11 <== GTP_DUAL RXSTATUS11)
		)
		(element RXENPCOMMAALIGN0 1
			(pin RXENPCOMMAALIGN0 output)
			(conn RXENPCOMMAALIGN0 RXENPCOMMAALIGN0 ==> GTP_DUAL RXENPCOMMAALIGN0)
		)
		(element RXEQPOLE12 1
			(pin RXEQPOLE12 output)
			(conn RXEQPOLE12 RXEQPOLE12 ==> GTP_DUAL RXEQPOLE12)
		)
		(element TXDATA17 1
			(pin TXDATA17 output)
			(conn TXDATA17 TXDATA17 ==> GTP_DUAL TXDATA17)
		)
		(element RXDATAWIDTH0 1
			(pin RXDATAWIDTH0 output)
			(conn RXDATAWIDTH0 RXDATAWIDTH0 ==> GTP_DUAL RXDATAWIDTH0)
		)
		(element RXCHBONDO02 1
			(pin RXCHBONDO02 input)
			(conn RXCHBONDO02 RXCHBONDO02 <== GTP_DUAL RXCHBONDO02)
		)
		(element RXDEC8B10BUSE0 1
			(pin RXDEC8B10BUSE0 output)
			(conn RXDEC8B10BUSE0 RXDEC8B10BUSE0 ==> GTP_DUAL RXDEC8B10BUSE0)
		)
		(element TXPOWERDOWN01 1
			(pin TXPOWERDOWN01 output)
			(conn TXPOWERDOWN01 TXPOWERDOWN01 ==> GTP_DUAL TXPOWERDOWN01)
		)
		(element RXRECCLK1 1
			(pin RXRECCLK1 input)
			(conn RXRECCLK1 RXRECCLK1 <== GTP_DUAL RXRECCLK1)
		)
		(element RXPOWERDOWN10 1
			(pin RXPOWERDOWN10 output)
			(conn RXPOWERDOWN10 RXPOWERDOWN10 ==> GTP_DUAL RXPOWERDOWN10)
		)
		(element TXENC8B10BUSE1 1
			(pin TXENC8B10BUSE1 output)
			(conn TXENC8B10BUSE1 TXENC8B10BUSE1 ==> GTP_DUAL TXENC8B10BUSE1)
		)
		(element RXDATA111 1
			(pin RXDATA111 input)
			(conn RXDATA111 RXDATA111 <== GTP_DUAL RXDATA111)
		)
		(element CLK_COR_INSERT_IDLE_FLAG_0 0
			(cfg FALSE TRUE)
		)
		(element DO4 1
			(pin DO4 input)
			(conn DO4 DO4 <== GTP_DUAL DO4)
		)
		(element RXENELECIDLERESETB 1
			(pin RXENELECIDLERESETB output)
			(conn RXENELECIDLERESETB RXENELECIDLERESETB ==> GTP_DUAL RXENELECIDLERESETB)
		)
		(element TXENC8B10BUSE0 1
			(pin TXENC8B10BUSE0 output)
			(conn TXENC8B10BUSE0 TXENC8B10BUSE0 ==> GTP_DUAL TXENC8B10BUSE0)
		)
		(element RXPOLARITY1 1
			(pin RXPOLARITY1 output)
			(conn RXPOLARITY1 RXPOLARITY1 ==> GTP_DUAL RXPOLARITY1)
		)
		(element RXPRBSERR1 1
			(pin RXPRBSERR1 input)
			(conn RXPRBSERR1 RXPRBSERR1 <== GTP_DUAL RXPRBSERR1)
		)
		(element DO3 1
			(pin DO3 input)
			(conn DO3 DO3 <== GTP_DUAL DO3)
		)
		(element TXP0 1
			(pin TXP0 input)
			(conn TXP0 TXP0 <== GTP_DUAL TXP0)
		)
		(element RXNOTINTABLE11 1
			(pin RXNOTINTABLE11 input)
			(conn RXNOTINTABLE11 RXNOTINTABLE11 <== GTP_DUAL RXNOTINTABLE11)
		)
		(element RXBUFRESET1 1
			(pin RXBUFRESET1 output)
			(conn RXBUFRESET1 RXBUFRESET1 ==> GTP_DUAL RXBUFRESET1)
		)
		(element LOOPBACK11 1
			(pin LOOPBACK11 output)
			(conn LOOPBACK11 LOOPBACK11 ==> GTP_DUAL LOOPBACK11)
		)
		(element RXENSAMPLEALIGN0 1
			(pin RXENSAMPLEALIGN0 output)
			(conn RXENSAMPLEALIGN0 RXENSAMPLEALIGN0 ==> GTP_DUAL RXENSAMPLEALIGN0)
		)
		(element RXBUFSTATUS00 1
			(pin RXBUFSTATUS00 input)
			(conn RXBUFSTATUS00 RXBUFSTATUS00 <== GTP_DUAL RXBUFSTATUS00)
		)
		(element OVERSAMPLE_MODE 0
			(cfg FALSE TRUE)
		)
		(element RESETDONE0 1
			(pin RESETDONE0 input)
			(conn RESETDONE0 RESETDONE0 <== GTP_DUAL RESETDONE0)
		)
		(element RX_XCLK_SEL_0 0
			(cfg RXUSR RXREC)
		)
		(element RXLOSSOFSYNC01 1
			(pin RXLOSSOFSYNC01 input)
			(conn RXLOSSOFSYNC01 RXLOSSOFSYNC01 <== GTP_DUAL RXLOSSOFSYNC01)
		)
		(element RXDATA12 1
			(pin RXDATA12 input)
			(conn RXDATA12 RXDATA12 <== GTP_DUAL RXDATA12)
		)
		(element CLK_COR_REPEAT_WAIT_0 0
			(cfg 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16)
		)
		(element RXDATA011 1
			(pin RXDATA011 input)
			(conn RXDATA011 RXDATA011 <== GTP_DUAL RXDATA011)
		)
		(element CLK25_DIVIDER 0
			(cfg 12 10 6 5 4 3 2 1)
		)
		(element RXDATA19 1
			(pin RXDATA19 input)
			(conn RXDATA19 RXDATA19 <== GTP_DUAL RXDATA19)
		)
		(element PRBSCNTRESET0 1
			(pin PRBSCNTRESET0 output)
			(conn PRBSCNTRESET0 PRBSCNTRESET0 ==> GTP_DUAL PRBSCNTRESET0)
		)
		(element RXENCHANSYNC0 1
			(pin RXENCHANSYNC0 output)
			(conn RXENCHANSYNC0 RXENCHANSYNC0 ==> GTP_DUAL RXENCHANSYNC0)
		)
		(element TXUSRCLK1 1
			(pin TXUSRCLK1 output)
			(conn TXUSRCLK1 TXUSRCLK1 ==> TXUSRCLK1INV TXUSRCLK1_B)
			(conn TXUSRCLK1 TXUSRCLK1 ==> TXUSRCLK1INV TXUSRCLK1)
		)
		(element DO12 1
			(pin DO12 input)
			(conn DO12 DO12 <== GTP_DUAL DO12)
		)
		(element TXPREEMPHASIS02 1
			(pin TXPREEMPHASIS02 output)
			(conn TXPREEMPHASIS02 TXPREEMPHASIS02 ==> GTP_DUAL TXPREEMPHASIS02)
		)
		(element DADDR0 1
			(pin DADDR0 output)
			(conn DADDR0 DADDR0 ==> GTP_DUAL DADDR0)
		)
		(element RXCOMMADETUSE1 1
			(pin RXCOMMADETUSE1 output)
			(conn RXCOMMADETUSE1 RXCOMMADETUSE1 ==> GTP_DUAL RXCOMMADETUSE1)
		)
		(element PRBSCNTRESET1 1
			(pin PRBSCNTRESET1 output)
			(conn PRBSCNTRESET1 PRBSCNTRESET1 ==> GTP_DUAL PRBSCNTRESET1)
		)
		(element TXDIFFCTRL02 1
			(pin TXDIFFCTRL02 output)
			(conn TXDIFFCTRL02 TXDIFFCTRL02 ==> GTP_DUAL TXDIFFCTRL02)
		)
		(element RXENPRBSTST11 1
			(pin RXENPRBSTST11 output)
			(conn RXENPRBSTST11 RXENPRBSTST11 ==> GTP_DUAL RXENPRBSTST11)
		)
		(element RXDATA01 1
			(pin RXDATA01 input)
			(conn RXDATA01 RXDATA01 <== GTP_DUAL RXDATA01)
		)
		(element SATA_MAX_WAKE_0 0
			(cfg 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32)
		)
		(element TXCHARDISPVAL01 1
			(pin TXCHARDISPVAL01 output)
			(conn TXCHARDISPVAL01 TXCHARDISPVAL01 ==> GTP_DUAL TXCHARDISPVAL01)
		)
		(element RXCHANBONDSEQ1 1
			(pin RXCHANBONDSEQ1 input)
			(conn RXCHANBONDSEQ1 RXCHANBONDSEQ1 <== GTP_DUAL RXCHANBONDSEQ1)
		)
		(element TXDETECTRX1 1
			(pin TXDETECTRX1 output)
			(conn TXDETECTRX1 TXDETECTRX1 ==> GTP_DUAL TXDETECTRX1)
		)
		(element TXDATA06 1
			(pin TXDATA06 output)
			(conn TXDATA06 TXDATA06 ==> GTP_DUAL TXDATA06)
		)
	)
	(primitive_def GTX_DUAL 656 789
		(pin TXUSRCLK21 TXUSRCLK21 input)
		(pin TXUSRCLK20 TXUSRCLK20 input)
		(pin TXUSRCLK1 TXUSRCLK1 input)
		(pin TXUSRCLK0 TXUSRCLK0 input)
		(pin TXSTARTSEQ1 TXSTARTSEQ1 input)
		(pin TXSTARTSEQ0 TXSTARTSEQ0 input)
		(pin TXSEQUENCE16 TXSEQUENCE16 input)
		(pin TXSEQUENCE15 TXSEQUENCE15 input)
		(pin TXSEQUENCE14 TXSEQUENCE14 input)
		(pin TXSEQUENCE13 TXSEQUENCE13 input)
		(pin TXSEQUENCE12 TXSEQUENCE12 input)
		(pin TXSEQUENCE11 TXSEQUENCE11 input)
		(pin TXSEQUENCE10 TXSEQUENCE10 input)
		(pin TXSEQUENCE06 TXSEQUENCE06 input)
		(pin TXSEQUENCE05 TXSEQUENCE05 input)
		(pin TXSEQUENCE04 TXSEQUENCE04 input)
		(pin TXSEQUENCE03 TXSEQUENCE03 input)
		(pin TXSEQUENCE02 TXSEQUENCE02 input)
		(pin TXSEQUENCE01 TXSEQUENCE01 input)
		(pin TXSEQUENCE00 TXSEQUENCE00 input)
		(pin TXRESET1 TXRESET1 input)
		(pin TXRESET0 TXRESET0 input)
		(pin TXPREEMPHASIS13 TXPREEMPHASIS13 input)
		(pin TXPREEMPHASIS12 TXPREEMPHASIS12 input)
		(pin TXPREEMPHASIS11 TXPREEMPHASIS11 input)
		(pin TXPREEMPHASIS10 TXPREEMPHASIS10 input)
		(pin TXPREEMPHASIS03 TXPREEMPHASIS03 input)
		(pin TXPREEMPHASIS02 TXPREEMPHASIS02 input)
		(pin TXPREEMPHASIS01 TXPREEMPHASIS01 input)
		(pin TXPREEMPHASIS00 TXPREEMPHASIS00 input)
		(pin TXPOWERDOWN11 TXPOWERDOWN11 input)
		(pin TXPOWERDOWN10 TXPOWERDOWN10 input)
		(pin TXPOWERDOWN01 TXPOWERDOWN01 input)
		(pin TXPOWERDOWN00 TXPOWERDOWN00 input)
		(pin TXPOLARITY1 TXPOLARITY1 input)
		(pin TXPOLARITY0 TXPOLARITY0 input)
		(pin TXPMASETPHASE1 TXPMASETPHASE1 input)
		(pin TXPMASETPHASE0 TXPMASETPHASE0 input)
		(pin TXINHIBIT1 TXINHIBIT1 input)
		(pin TXINHIBIT0 TXINHIBIT0 input)
		(pin TXHEADER12 TXHEADER12 input)
		(pin TXHEADER11 TXHEADER11 input)
		(pin TXHEADER10 TXHEADER10 input)
		(pin TXHEADER02 TXHEADER02 input)
		(pin TXHEADER01 TXHEADER01 input)
		(pin TXHEADER00 TXHEADER00 input)
		(pin TXENPRBSTST11 TXENPRBSTST11 input)
		(pin TXENPRBSTST10 TXENPRBSTST10 input)
		(pin TXENPRBSTST01 TXENPRBSTST01 input)
		(pin TXENPRBSTST00 TXENPRBSTST00 input)
		(pin TXENPMAPHASEALIGN1 TXENPMAPHASEALIGN1 input)
		(pin TXENPMAPHASEALIGN0 TXENPMAPHASEALIGN0 input)
		(pin TXENC8B10BUSE1 TXENC8B10BUSE1 input)
		(pin TXENC8B10BUSE0 TXENC8B10BUSE0 input)
		(pin TXELECIDLE1 TXELECIDLE1 input)
		(pin TXELECIDLE0 TXELECIDLE0 input)
		(pin TXDIFFCTRL12 TXDIFFCTRL12 input)
		(pin TXDIFFCTRL11 TXDIFFCTRL11 input)
		(pin TXDIFFCTRL10 TXDIFFCTRL10 input)
		(pin TXDIFFCTRL02 TXDIFFCTRL02 input)
		(pin TXDIFFCTRL01 TXDIFFCTRL01 input)
		(pin TXDIFFCTRL00 TXDIFFCTRL00 input)
		(pin TXDETECTRX1 TXDETECTRX1 input)
		(pin TXDETECTRX0 TXDETECTRX0 input)
		(pin TXDATAWIDTH11 TXDATAWIDTH11 input)
		(pin TXDATAWIDTH10 TXDATAWIDTH10 input)
		(pin TXDATAWIDTH01 TXDATAWIDTH01 input)
		(pin TXDATAWIDTH00 TXDATAWIDTH00 input)
		(pin TXDATA131 TXDATA131 input)
		(pin TXDATA130 TXDATA130 input)
		(pin TXDATA129 TXDATA129 input)
		(pin TXDATA128 TXDATA128 input)
		(pin TXDATA127 TXDATA127 input)
		(pin TXDATA126 TXDATA126 input)
		(pin TXDATA125 TXDATA125 input)
		(pin TXDATA124 TXDATA124 input)
		(pin TXDATA123 TXDATA123 input)
		(pin TXDATA122 TXDATA122 input)
		(pin TXDATA121 TXDATA121 input)
		(pin TXDATA120 TXDATA120 input)
		(pin TXDATA119 TXDATA119 input)
		(pin TXDATA118 TXDATA118 input)
		(pin TXDATA117 TXDATA117 input)
		(pin TXDATA116 TXDATA116 input)
		(pin TXDATA115 TXDATA115 input)
		(pin TXDATA114 TXDATA114 input)
		(pin TXDATA113 TXDATA113 input)
		(pin TXDATA112 TXDATA112 input)
		(pin TXDATA111 TXDATA111 input)
		(pin TXDATA110 TXDATA110 input)
		(pin TXDATA031 TXDATA031 input)
		(pin TXDATA030 TXDATA030 input)
		(pin TXDATA029 TXDATA029 input)
		(pin TXDATA028 TXDATA028 input)
		(pin TXDATA027 TXDATA027 input)
		(pin TXDATA026 TXDATA026 input)
		(pin TXDATA025 TXDATA025 input)
		(pin TXDATA024 TXDATA024 input)
		(pin TXDATA023 TXDATA023 input)
		(pin TXDATA022 TXDATA022 input)
		(pin TXDATA021 TXDATA021 input)
		(pin TXDATA020 TXDATA020 input)
		(pin TXDATA019 TXDATA019 input)
		(pin TXDATA19 TXDATA19 input)
		(pin TXDATA018 TXDATA018 input)
		(pin TXDATA18 TXDATA18 input)
		(pin TXDATA17 TXDATA17 input)
		(pin TXDATA017 TXDATA017 input)
		(pin TXDATA016 TXDATA016 input)
		(pin TXDATA16 TXDATA16 input)
		(pin TXDATA15 TXDATA15 input)
		(pin TXDATA015 TXDATA015 input)
		(pin TXDATA014 TXDATA014 input)
		(pin TXDATA14 TXDATA14 input)
		(pin TXDATA013 TXDATA013 input)
		(pin TXDATA13 TXDATA13 input)
		(pin TXDATA12 TXDATA12 input)
		(pin TXDATA012 TXDATA012 input)
		(pin TXDATA011 TXDATA011 input)
		(pin TXDATA11 TXDATA11 input)
		(pin TXDATA10 TXDATA10 input)
		(pin TXDATA010 TXDATA010 input)
		(pin TXDATA09 TXDATA09 input)
		(pin TXDATA08 TXDATA08 input)
		(pin TXDATA07 TXDATA07 input)
		(pin TXDATA06 TXDATA06 input)
		(pin TXDATA05 TXDATA05 input)
		(pin TXDATA04 TXDATA04 input)
		(pin TXDATA03 TXDATA03 input)
		(pin TXDATA02 TXDATA02 input)
		(pin TXDATA01 TXDATA01 input)
		(pin TXDATA00 TXDATA00 input)
		(pin TXCOMTYPE1 TXCOMTYPE1 input)
		(pin TXCOMTYPE0 TXCOMTYPE0 input)
		(pin TXCOMSTART1 TXCOMSTART1 input)
		(pin TXCOMSTART0 TXCOMSTART0 input)
		(pin TXCHARISK13 TXCHARISK13 input)
		(pin TXCHARISK12 TXCHARISK12 input)
		(pin TXCHARISK11 TXCHARISK11 input)
		(pin TXCHARISK10 TXCHARISK10 input)
		(pin TXCHARISK03 TXCHARISK03 input)
		(pin TXCHARISK02 TXCHARISK02 input)
		(pin TXCHARISK01 TXCHARISK01 input)
		(pin TXCHARISK00 TXCHARISK00 input)
		(pin TXCHARDISPVAL13 TXCHARDISPVAL13 input)
		(pin TXCHARDISPVAL12 TXCHARDISPVAL12 input)
		(pin TXCHARDISPVAL11 TXCHARDISPVAL11 input)
		(pin TXCHARDISPVAL10 TXCHARDISPVAL10 input)
		(pin TXCHARDISPVAL03 TXCHARDISPVAL03 input)
		(pin TXCHARDISPVAL02 TXCHARDISPVAL02 input)
		(pin TXCHARDISPVAL01 TXCHARDISPVAL01 input)
		(pin TXCHARDISPVAL00 TXCHARDISPVAL00 input)
		(pin TXCHARDISPMODE13 TXCHARDISPMODE13 input)
		(pin TXCHARDISPMODE12 TXCHARDISPMODE12 input)
		(pin TXCHARDISPMODE11 TXCHARDISPMODE11 input)
		(pin TXCHARDISPMODE10 TXCHARDISPMODE10 input)
		(pin TXCHARDISPMODE03 TXCHARDISPMODE03 input)
		(pin TXCHARDISPMODE02 TXCHARDISPMODE02 input)
		(pin TXCHARDISPMODE01 TXCHARDISPMODE01 input)
		(pin TXCHARDISPMODE00 TXCHARDISPMODE00 input)
		(pin TXBYPASS8B10B13 TXBYPASS8B10B13 input)
		(pin TXBYPASS8B10B12 TXBYPASS8B10B12 input)
		(pin TXBYPASS8B10B11 TXBYPASS8B10B11 input)
		(pin TXBYPASS8B10B10 TXBYPASS8B10B10 input)
		(pin TXBYPASS8B10B03 TXBYPASS8B10B03 input)
		(pin TXBYPASS8B10B02 TXBYPASS8B10B02 input)
		(pin TXBYPASS8B10B01 TXBYPASS8B10B01 input)
		(pin TXBYPASS8B10B00 TXBYPASS8B10B00 input)
		(pin TXBUFDIFFCTRL12 TXBUFDIFFCTRL12 input)
		(pin TXBUFDIFFCTRL11 TXBUFDIFFCTRL11 input)
		(pin TXBUFDIFFCTRL10 TXBUFDIFFCTRL10 input)
		(pin TXBUFDIFFCTRL02 TXBUFDIFFCTRL02 input)
		(pin TXBUFDIFFCTRL01 TXBUFDIFFCTRL01 input)
		(pin TXBUFDIFFCTRL00 TXBUFDIFFCTRL00 input)
		(pin TSTPWRDNOVRD1 TSTPWRDNOVRD1 input)
		(pin TSTPWRDNOVRD0 TSTPWRDNOVRD0 input)
		(pin TSTPWRDN14 TSTPWRDN14 input)
		(pin TSTPWRDN13 TSTPWRDN13 input)
		(pin TSTPWRDN12 TSTPWRDN12 input)
		(pin TSTPWRDN11 TSTPWRDN11 input)
		(pin TSTPWRDN10 TSTPWRDN10 input)
		(pin TSTPWRDN04 TSTPWRDN04 input)
		(pin TSTPWRDN03 TSTPWRDN03 input)
		(pin TSTPWRDN02 TSTPWRDN02 input)
		(pin TSTPWRDN01 TSTPWRDN01 input)
		(pin TSTPWRDN00 TSTPWRDN00 input)
		(pin SCANMODE SCANMODE input)
		(pin SCANINPCSCOMMON SCANINPCSCOMMON input)
		(pin SCANINPCS1 SCANINPCS1 input)
		(pin SCANINPCS0 SCANINPCS0 input)
		(pin SCANEN SCANEN input)
		(pin RXUSRCLK21 RXUSRCLK21 input)
		(pin RXUSRCLK20 RXUSRCLK20 input)
		(pin RXUSRCLK1 RXUSRCLK1 input)
		(pin RXUSRCLK0 RXUSRCLK0 input)
		(pin RXSLIDE1 RXSLIDE1 input)
		(pin RXSLIDE0 RXSLIDE0 input)
		(pin RXRESET1 RXRESET1 input)
		(pin RXRESET0 RXRESET0 input)
		(pin RXPOWERDOWN11 RXPOWERDOWN11 input)
		(pin RXPOWERDOWN10 RXPOWERDOWN10 input)
		(pin RXPOWERDOWN01 RXPOWERDOWN01 input)
		(pin RXPOWERDOWN00 RXPOWERDOWN00 input)
		(pin RXPOLARITY1 RXPOLARITY1 input)
		(pin RXPOLARITY0 RXPOLARITY0 input)
		(pin RXPMASETPHASE1 RXPMASETPHASE1 input)
		(pin RXPMASETPHASE0 RXPMASETPHASE0 input)
		(pin RXP1 RXP1 input)
		(pin RXP0 RXP0 input)
		(pin RXN1 RXN1 input)
		(pin RXN0 RXN0 input)
		(pin RXGEARBOXSLIP1 RXGEARBOXSLIP1 input)
		(pin RXGEARBOXSLIP0 RXGEARBOXSLIP0 input)
		(pin RXEQPOLE13 RXEQPOLE13 input)
		(pin RXEQPOLE12 RXEQPOLE12 input)
		(pin RXEQPOLE11 RXEQPOLE11 input)
		(pin RXEQPOLE10 RXEQPOLE10 input)
		(pin RXEQPOLE03 RXEQPOLE03 input)
		(pin RXEQPOLE02 RXEQPOLE02 input)
		(pin RXEQPOLE01 RXEQPOLE01 input)
		(pin RXEQPOLE00 RXEQPOLE00 input)
		(pin RXEQMIX11 RXEQMIX11 input)
		(pin RXEQMIX10 RXEQMIX10 input)
		(pin RXEQMIX01 RXEQMIX01 input)
		(pin RXEQMIX00 RXEQMIX00 input)
		(pin RXENSAMPLEALIGN1 RXENSAMPLEALIGN1 input)
		(pin RXENSAMPLEALIGN0 RXENSAMPLEALIGN0 input)
		(pin RXENPRBSTST11 RXENPRBSTST11 input)
		(pin RXENPRBSTST10 RXENPRBSTST10 input)
		(pin RXENPRBSTST01 RXENPRBSTST01 input)
		(pin RXENPRBSTST00 RXENPRBSTST00 input)
		(pin RXENPMAPHASEALIGN1 RXENPMAPHASEALIGN1 input)
		(pin RXENPMAPHASEALIGN0 RXENPMAPHASEALIGN0 input)
		(pin RXENPCOMMAALIGN1 RXENPCOMMAALIGN1 input)
		(pin RXENPCOMMAALIGN0 RXENPCOMMAALIGN0 input)
		(pin RXENMCOMMAALIGN1 RXENMCOMMAALIGN1 input)
		(pin RXENMCOMMAALIGN0 RXENMCOMMAALIGN0 input)
		(pin RXENEQB1 RXENEQB1 input)
		(pin RXENEQB0 RXENEQB0 input)
		(pin RXENCHANSYNC1 RXENCHANSYNC1 input)
		(pin RXENCHANSYNC0 RXENCHANSYNC0 input)
		(pin RXDEC8B10BUSE1 RXDEC8B10BUSE1 input)
		(pin RXDEC8B10BUSE0 RXDEC8B10BUSE0 input)
		(pin RXDATAWIDTH11 RXDATAWIDTH11 input)
		(pin RXDATAWIDTH10 RXDATAWIDTH10 input)
		(pin RXDATAWIDTH01 RXDATAWIDTH01 input)
		(pin RXDATAWIDTH00 RXDATAWIDTH00 input)
		(pin RXCOMMADETUSE1 RXCOMMADETUSE1 input)
		(pin RXCOMMADETUSE0 RXCOMMADETUSE0 input)
		(pin RXCHBONDI13 RXCHBONDI13 input)
		(pin RXCHBONDI12 RXCHBONDI12 input)
		(pin RXCHBONDI11 RXCHBONDI11 input)
		(pin RXCHBONDI10 RXCHBONDI10 input)
		(pin RXCHBONDI03 RXCHBONDI03 input)
		(pin RXCHBONDI02 RXCHBONDI02 input)
		(pin RXCHBONDI01 RXCHBONDI01 input)
		(pin RXCHBONDI00 RXCHBONDI00 input)
		(pin RXCDRRESET1 RXCDRRESET1 input)
		(pin RXCDRRESET0 RXCDRRESET0 input)
		(pin RXBUFRESET1 RXBUFRESET1 input)
		(pin RXBUFRESET0 RXBUFRESET0 input)
		(pin REFCLKPWRDNB REFCLKPWRDNB input)
		(pin PRBSCNTRESET1 PRBSCNTRESET1 input)
		(pin PRBSCNTRESET0 PRBSCNTRESET0 input)
		(pin PMATSTCLKSEL2 PMATSTCLKSEL2 input)
		(pin PMATSTCLKSEL1 PMATSTCLKSEL1 input)
		(pin PMATSTCLKSEL0 PMATSTCLKSEL0 input)
		(pin PMAAMUX2 PMAAMUX2 input)
		(pin PMAAMUX1 PMAAMUX1 input)
		(pin PMAAMUX0 PMAAMUX0 input)
		(pin PLLPOWERDOWN PLLPOWERDOWN input)
		(pin PLLLKDETEN PLLLKDETEN input)
		(pin LOOPBACK12 LOOPBACK12 input)
		(pin LOOPBACK11 LOOPBACK11 input)
		(pin LOOPBACK10 LOOPBACK10 input)
		(pin LOOPBACK02 LOOPBACK02 input)
		(pin LOOPBACK01 LOOPBACK01 input)
		(pin LOOPBACK00 LOOPBACK00 input)
		(pin INTDATAWIDTH INTDATAWIDTH input)
		(pin GTXTEST13 GTXTEST13 input)
		(pin GTXTEST12 GTXTEST12 input)
		(pin GTXTEST11 GTXTEST11 input)
		(pin GTXTEST10 GTXTEST10 input)
		(pin GTXTEST9 GTXTEST9 input)
		(pin GTXTEST8 GTXTEST8 input)
		(pin GTXTEST7 GTXTEST7 input)
		(pin GTXTEST6 GTXTEST6 input)
		(pin GTXTEST5 GTXTEST5 input)
		(pin GTXTEST4 GTXTEST4 input)
		(pin GTXTEST3 GTXTEST3 input)
		(pin GTXTEST2 GTXTEST2 input)
		(pin GTXTEST1 GTXTEST1 input)
		(pin GTXTEST0 GTXTEST0 input)
		(pin GTXRESET GTXRESET input)
		(pin DWE DWE input)
		(pin DI15 DI15 input)
		(pin DI14 DI14 input)
		(pin DI13 DI13 input)
		(pin DI12 DI12 input)
		(pin DI11 DI11 input)
		(pin DI10 DI10 input)
		(pin DI9 DI9 input)
		(pin DI8 DI8 input)
		(pin DI7 DI7 input)
		(pin DI6 DI6 input)
		(pin DI5 DI5 input)
		(pin DI4 DI4 input)
		(pin DI3 DI3 input)
		(pin DI2 DI2 input)
		(pin DI1 DI1 input)
		(pin DI0 DI0 input)
		(pin DFETAP413 DFETAP413 input)
		(pin DFETAP412 DFETAP412 input)
		(pin DFETAP411 DFETAP411 input)
		(pin DFETAP410 DFETAP410 input)
		(pin DFETAP403 DFETAP403 input)
		(pin DFETAP402 DFETAP402 input)
		(pin DFETAP401 DFETAP401 input)
		(pin DFETAP400 DFETAP400 input)
		(pin DFETAP313 DFETAP313 input)
		(pin DFETAP312 DFETAP312 input)
		(pin DFETAP311 DFETAP311 input)
		(pin DFETAP310 DFETAP310 input)
		(pin DFETAP303 DFETAP303 input)
		(pin DFETAP302 DFETAP302 input)
		(pin DFETAP301 DFETAP301 input)
		(pin DFETAP300 DFETAP300 input)
		(pin DFETAP214 DFETAP214 input)
		(pin DFETAP213 DFETAP213 input)
		(pin DFETAP212 DFETAP212 input)
		(pin DFETAP211 DFETAP211 input)
		(pin DFETAP210 DFETAP210 input)
		(pin DFETAP204 DFETAP204 input)
		(pin DFETAP203 DFETAP203 input)
		(pin DFETAP202 DFETAP202 input)
		(pin DFETAP201 DFETAP201 input)
		(pin DFETAP200 DFETAP200 input)
		(pin DFETAP114 DFETAP114 input)
		(pin DFETAP113 DFETAP113 input)
		(pin DFETAP112 DFETAP112 input)
		(pin DFETAP111 DFETAP111 input)
		(pin DFETAP110 DFETAP110 input)
		(pin DFETAP104 DFETAP104 input)
		(pin DFETAP103 DFETAP103 input)
		(pin DFETAP102 DFETAP102 input)
		(pin DFETAP101 DFETAP101 input)
		(pin DFETAP100 DFETAP100 input)
		(pin DFECLKDLYADJ15 DFECLKDLYADJ15 input)
		(pin DFECLKDLYADJ14 DFECLKDLYADJ14 input)
		(pin DFECLKDLYADJ13 DFECLKDLYADJ13 input)
		(pin DFECLKDLYADJ12 DFECLKDLYADJ12 input)
		(pin DFECLKDLYADJ11 DFECLKDLYADJ11 input)
		(pin DFECLKDLYADJ10 DFECLKDLYADJ10 input)
		(pin DFECLKDLYADJ05 DFECLKDLYADJ05 input)
		(pin DFECLKDLYADJ04 DFECLKDLYADJ04 input)
		(pin DFECLKDLYADJ03 DFECLKDLYADJ03 input)
		(pin DFECLKDLYADJ02 DFECLKDLYADJ02 input)
		(pin DFECLKDLYADJ01 DFECLKDLYADJ01 input)
		(pin DFECLKDLYADJ00 DFECLKDLYADJ00 input)
		(pin DEN DEN input)
		(pin DCLK DCLK input)
		(pin DADDR6 DADDR6 input)
		(pin DADDR5 DADDR5 input)
		(pin DADDR4 DADDR4 input)
		(pin DADDR3 DADDR3 input)
		(pin DADDR2 DADDR2 input)
		(pin DADDR1 DADDR1 input)
		(pin DADDR0 DADDR0 input)
		(pin CLKIN CLKIN input)
		(pin TXRUNDISP13 TXRUNDISP13 output)
		(pin TXRUNDISP12 TXRUNDISP12 output)
		(pin TXRUNDISP11 TXRUNDISP11 output)
		(pin TXRUNDISP10 TXRUNDISP10 output)
		(pin TXRUNDISP03 TXRUNDISP03 output)
		(pin TXRUNDISP02 TXRUNDISP02 output)
		(pin TXRUNDISP01 TXRUNDISP01 output)
		(pin TXRUNDISP00 TXRUNDISP00 output)
		(pin TXP1 TXP1 output)
		(pin TXP0 TXP0 output)
		(pin TXOUTCLK1 TXOUTCLK1 output)
		(pin TXOUTCLK0 TXOUTCLK0 output)
		(pin TXN1 TXN1 output)
		(pin TXN0 TXN0 output)
		(pin TXKERR13 TXKERR13 output)
		(pin TXKERR12 TXKERR12 output)
		(pin TXKERR11 TXKERR11 output)
		(pin TXKERR10 TXKERR10 output)
		(pin TXKERR03 TXKERR03 output)
		(pin TXKERR02 TXKERR02 output)
		(pin TXKERR01 TXKERR01 output)
		(pin TXKERR00 TXKERR00 output)
		(pin TXGEARBOXREADY1 TXGEARBOXREADY1 output)
		(pin TXGEARBOXREADY0 TXGEARBOXREADY0 output)
		(pin TXBUFSTATUS11 TXBUFSTATUS11 output)
		(pin TXBUFSTATUS10 TXBUFSTATUS10 output)
		(pin TXBUFSTATUS01 TXBUFSTATUS01 output)
		(pin TXBUFSTATUS00 TXBUFSTATUS00 output)
		(pin SCANOUTPCSCOMMON SCANOUTPCSCOMMON output)
		(pin SCANOUTPCS1 SCANOUTPCS1 output)
		(pin SCANOUTPCS0 SCANOUTPCS0 output)
		(pin RXVALID1 RXVALID1 output)
		(pin RXVALID0 RXVALID0 output)
		(pin RXSTATUS12 RXSTATUS12 output)
		(pin RXSTATUS11 RXSTATUS11 output)
		(pin RXSTATUS10 RXSTATUS10 output)
		(pin RXSTATUS02 RXSTATUS02 output)
		(pin RXSTATUS01 RXSTATUS01 output)
		(pin RXSTATUS00 RXSTATUS00 output)
		(pin RXSTARTOFSEQ1 RXSTARTOFSEQ1 output)
		(pin RXSTARTOFSEQ0 RXSTARTOFSEQ0 output)
		(pin RXRUNDISP13 RXRUNDISP13 output)
		(pin RXRUNDISP12 RXRUNDISP12 output)
		(pin RXRUNDISP11 RXRUNDISP11 output)
		(pin RXRUNDISP10 RXRUNDISP10 output)
		(pin RXRUNDISP03 RXRUNDISP03 output)
		(pin RXRUNDISP02 RXRUNDISP02 output)
		(pin RXRUNDISP01 RXRUNDISP01 output)
		(pin RXRUNDISP00 RXRUNDISP00 output)
		(pin RXRECCLK1 RXRECCLK1 output)
		(pin RXRECCLK0 RXRECCLK0 output)
		(pin RXPRBSERR1 RXPRBSERR1 output)
		(pin RXPRBSERR0 RXPRBSERR0 output)
		(pin RXOVERSAMPLEERR1 RXOVERSAMPLEERR1 output)
		(pin RXOVERSAMPLEERR0 RXOVERSAMPLEERR0 output)
		(pin RXNOTINTABLE13 RXNOTINTABLE13 output)
		(pin RXNOTINTABLE12 RXNOTINTABLE12 output)
		(pin RXNOTINTABLE11 RXNOTINTABLE11 output)
		(pin RXNOTINTABLE10 RXNOTINTABLE10 output)
		(pin RXNOTINTABLE03 RXNOTINTABLE03 output)
		(pin RXNOTINTABLE02 RXNOTINTABLE02 output)
		(pin RXNOTINTABLE01 RXNOTINTABLE01 output)
		(pin RXNOTINTABLE00 RXNOTINTABLE00 output)
		(pin RXLOSSOFSYNC11 RXLOSSOFSYNC11 output)
		(pin RXLOSSOFSYNC10 RXLOSSOFSYNC10 output)
		(pin RXLOSSOFSYNC01 RXLOSSOFSYNC01 output)
		(pin RXLOSSOFSYNC00 RXLOSSOFSYNC00 output)
		(pin RXHEADERVALID1 RXHEADERVALID1 output)
		(pin RXHEADERVALID0 RXHEADERVALID0 output)
		(pin RXHEADER12 RXHEADER12 output)
		(pin RXHEADER11 RXHEADER11 output)
		(pin RXHEADER10 RXHEADER10 output)
		(pin RXHEADER02 RXHEADER02 output)
		(pin RXHEADER01 RXHEADER01 output)
		(pin RXHEADER00 RXHEADER00 output)
		(pin RXELECIDLE1 RXELECIDLE1 output)
		(pin RXELECIDLE0 RXELECIDLE0 output)
		(pin RXDISPERR13 RXDISPERR13 output)
		(pin RXDISPERR12 RXDISPERR12 output)
		(pin RXDISPERR11 RXDISPERR11 output)
		(pin RXDISPERR10 RXDISPERR10 output)
		(pin RXDISPERR03 RXDISPERR03 output)
		(pin RXDISPERR02 RXDISPERR02 output)
		(pin RXDISPERR01 RXDISPERR01 output)
		(pin RXDISPERR00 RXDISPERR00 output)
		(pin RXDATAVALID1 RXDATAVALID1 output)
		(pin RXDATAVALID0 RXDATAVALID0 output)
		(pin RXDATA131 RXDATA131 output)
		(pin RXDATA130 RXDATA130 output)
		(pin RXDATA129 RXDATA129 output)
		(pin RXDATA128 RXDATA128 output)
		(pin RXDATA127 RXDATA127 output)
		(pin RXDATA126 RXDATA126 output)
		(pin RXDATA125 RXDATA125 output)
		(pin RXDATA124 RXDATA124 output)
		(pin RXDATA123 RXDATA123 output)
		(pin RXDATA122 RXDATA122 output)
		(pin RXDATA121 RXDATA121 output)
		(pin RXDATA120 RXDATA120 output)
		(pin RXDATA119 RXDATA119 output)
		(pin RXDATA118 RXDATA118 output)
		(pin RXDATA117 RXDATA117 output)
		(pin RXDATA116 RXDATA116 output)
		(pin RXDATA115 RXDATA115 output)
		(pin RXDATA114 RXDATA114 output)
		(pin RXDATA113 RXDATA113 output)
		(pin RXDATA112 RXDATA112 output)
		(pin RXDATA111 RXDATA111 output)
		(pin RXDATA110 RXDATA110 output)
		(pin RXDATA031 RXDATA031 output)
		(pin RXDATA030 RXDATA030 output)
		(pin RXDATA029 RXDATA029 output)
		(pin RXDATA028 RXDATA028 output)
		(pin RXDATA027 RXDATA027 output)
		(pin RXDATA026 RXDATA026 output)
		(pin RXDATA025 RXDATA025 output)
		(pin RXDATA024 RXDATA024 output)
		(pin RXDATA023 RXDATA023 output)
		(pin RXDATA022 RXDATA022 output)
		(pin RXDATA021 RXDATA021 output)
		(pin RXDATA020 RXDATA020 output)
		(pin RXDATA19 RXDATA19 output)
		(pin RXDATA019 RXDATA019 output)
		(pin RXDATA018 RXDATA018 output)
		(pin RXDATA18 RXDATA18 output)
		(pin RXDATA17 RXDATA17 output)
		(pin RXDATA017 RXDATA017 output)
		(pin RXDATA16 RXDATA16 output)
		(pin RXDATA016 RXDATA016 output)
		(pin RXDATA015 RXDATA015 output)
		(pin RXDATA15 RXDATA15 output)
		(pin RXDATA14 RXDATA14 output)
		(pin RXDATA014 RXDATA014 output)
		(pin RXDATA13 RXDATA13 output)
		(pin RXDATA013 RXDATA013 output)
		(pin RXDATA12 RXDATA12 output)
		(pin RXDATA012 RXDATA012 output)
		(pin RXDATA011 RXDATA011 output)
		(pin RXDATA11 RXDATA11 output)
		(pin RXDATA10 RXDATA10 output)
		(pin RXDATA010 RXDATA010 output)
		(pin RXDATA09 RXDATA09 output)
		(pin RXDATA08 RXDATA08 output)
		(pin RXDATA07 RXDATA07 output)
		(pin RXDATA06 RXDATA06 output)
		(pin RXDATA05 RXDATA05 output)
		(pin RXDATA04 RXDATA04 output)
		(pin RXDATA03 RXDATA03 output)
		(pin RXDATA02 RXDATA02 output)
		(pin RXDATA01 RXDATA01 output)
		(pin RXDATA00 RXDATA00 output)
		(pin RXCOMMADET1 RXCOMMADET1 output)
		(pin RXCOMMADET0 RXCOMMADET0 output)
		(pin RXCLKCORCNT12 RXCLKCORCNT12 output)
		(pin RXCLKCORCNT11 RXCLKCORCNT11 output)
		(pin RXCLKCORCNT10 RXCLKCORCNT10 output)
		(pin RXCLKCORCNT02 RXCLKCORCNT02 output)
		(pin RXCLKCORCNT01 RXCLKCORCNT01 output)
		(pin RXCLKCORCNT00 RXCLKCORCNT00 output)
		(pin RXCHBONDO13 RXCHBONDO13 output)
		(pin RXCHBONDO12 RXCHBONDO12 output)
		(pin RXCHBONDO11 RXCHBONDO11 output)
		(pin RXCHBONDO10 RXCHBONDO10 output)
		(pin RXCHBONDO03 RXCHBONDO03 output)
		(pin RXCHBONDO02 RXCHBONDO02 output)
		(pin RXCHBONDO01 RXCHBONDO01 output)
		(pin RXCHBONDO00 RXCHBONDO00 output)
		(pin RXCHARISK13 RXCHARISK13 output)
		(pin RXCHARISK12 RXCHARISK12 output)
		(pin RXCHARISK11 RXCHARISK11 output)
		(pin RXCHARISK10 RXCHARISK10 output)
		(pin RXCHARISK03 RXCHARISK03 output)
		(pin RXCHARISK02 RXCHARISK02 output)
		(pin RXCHARISK01 RXCHARISK01 output)
		(pin RXCHARISK00 RXCHARISK00 output)
		(pin RXCHARISCOMMA13 RXCHARISCOMMA13 output)
		(pin RXCHARISCOMMA12 RXCHARISCOMMA12 output)
		(pin RXCHARISCOMMA11 RXCHARISCOMMA11 output)
		(pin RXCHARISCOMMA10 RXCHARISCOMMA10 output)
		(pin RXCHARISCOMMA03 RXCHARISCOMMA03 output)
		(pin RXCHARISCOMMA02 RXCHARISCOMMA02 output)
		(pin RXCHARISCOMMA01 RXCHARISCOMMA01 output)
		(pin RXCHARISCOMMA00 RXCHARISCOMMA00 output)
		(pin RXCHANREALIGN1 RXCHANREALIGN1 output)
		(pin RXCHANREALIGN0 RXCHANREALIGN0 output)
		(pin RXCHANISALIGNED1 RXCHANISALIGNED1 output)
		(pin RXCHANISALIGNED0 RXCHANISALIGNED0 output)
		(pin RXCHANBONDSEQ1 RXCHANBONDSEQ1 output)
		(pin RXCHANBONDSEQ0 RXCHANBONDSEQ0 output)
		(pin RXBYTEREALIGN1 RXBYTEREALIGN1 output)
		(pin RXBYTEREALIGN0 RXBYTEREALIGN0 output)
		(pin RXBYTEISALIGNED1 RXBYTEISALIGNED1 output)
		(pin RXBYTEISALIGNED0 RXBYTEISALIGNED0 output)
		(pin RXBUFSTATUS12 RXBUFSTATUS12 output)
		(pin RXBUFSTATUS11 RXBUFSTATUS11 output)
		(pin RXBUFSTATUS10 RXBUFSTATUS10 output)
		(pin RXBUFSTATUS02 RXBUFSTATUS02 output)
		(pin RXBUFSTATUS01 RXBUFSTATUS01 output)
		(pin RXBUFSTATUS00 RXBUFSTATUS00 output)
		(pin RESETDONE1 RESETDONE1 output)
		(pin RESETDONE0 RESETDONE0 output)
		(pin REFCLKOUT REFCLKOUT output)
		(pin PMATSTCLK PMATSTCLK output)
		(pin PLLLKDET PLLLKDET output)
		(pin PHYSTATUS1 PHYSTATUS1 output)
		(pin PHYSTATUS0 PHYSTATUS0 output)
		(pin DRDY DRDY output)
		(pin DO15 DO15 output)
		(pin DO14 DO14 output)
		(pin DO13 DO13 output)
		(pin DO12 DO12 output)
		(pin DO11 DO11 output)
		(pin DO10 DO10 output)
		(pin DO9 DO9 output)
		(pin DO8 DO8 output)
		(pin DO7 DO7 output)
		(pin DO6 DO6 output)
		(pin DO5 DO5 output)
		(pin DO4 DO4 output)
		(pin DO3 DO3 output)
		(pin DO2 DO2 output)
		(pin DO1 DO1 output)
		(pin DO0 DO0 output)
		(pin DFETAP4MONITOR13 DFETAP4MONITOR13 output)
		(pin DFETAP4MONITOR12 DFETAP4MONITOR12 output)
		(pin DFETAP4MONITOR11 DFETAP4MONITOR11 output)
		(pin DFETAP4MONITOR10 DFETAP4MONITOR10 output)
		(pin DFETAP4MONITOR03 DFETAP4MONITOR03 output)
		(pin DFETAP4MONITOR02 DFETAP4MONITOR02 output)
		(pin DFETAP4MONITOR01 DFETAP4MONITOR01 output)
		(pin DFETAP4MONITOR00 DFETAP4MONITOR00 output)
		(pin DFETAP3MONITOR13 DFETAP3MONITOR13 output)
		(pin DFETAP3MONITOR12 DFETAP3MONITOR12 output)
		(pin DFETAP3MONITOR11 DFETAP3MONITOR11 output)
		(pin DFETAP3MONITOR10 DFETAP3MONITOR10 output)
		(pin DFETAP3MONITOR03 DFETAP3MONITOR03 output)
		(pin DFETAP3MONITOR02 DFETAP3MONITOR02 output)
		(pin DFETAP3MONITOR01 DFETAP3MONITOR01 output)
		(pin DFETAP3MONITOR00 DFETAP3MONITOR00 output)
		(pin DFETAP2MONITOR14 DFETAP2MONITOR14 output)
		(pin DFETAP2MONITOR13 DFETAP2MONITOR13 output)
		(pin DFETAP2MONITOR12 DFETAP2MONITOR12 output)
		(pin DFETAP2MONITOR11 DFETAP2MONITOR11 output)
		(pin DFETAP2MONITOR10 DFETAP2MONITOR10 output)
		(pin DFETAP2MONITOR04 DFETAP2MONITOR04 output)
		(pin DFETAP2MONITOR03 DFETAP2MONITOR03 output)
		(pin DFETAP2MONITOR02 DFETAP2MONITOR02 output)
		(pin DFETAP2MONITOR01 DFETAP2MONITOR01 output)
		(pin DFETAP2MONITOR00 DFETAP2MONITOR00 output)
		(pin DFETAP1MONITOR14 DFETAP1MONITOR14 output)
		(pin DFETAP1MONITOR13 DFETAP1MONITOR13 output)
		(pin DFETAP1MONITOR12 DFETAP1MONITOR12 output)
		(pin DFETAP1MONITOR11 DFETAP1MONITOR11 output)
		(pin DFETAP1MONITOR10 DFETAP1MONITOR10 output)
		(pin DFETAP1MONITOR04 DFETAP1MONITOR04 output)
		(pin DFETAP1MONITOR03 DFETAP1MONITOR03 output)
		(pin DFETAP1MONITOR02 DFETAP1MONITOR02 output)
		(pin DFETAP1MONITOR01 DFETAP1MONITOR01 output)
		(pin DFETAP1MONITOR00 DFETAP1MONITOR00 output)
		(pin DFESENSCAL12 DFESENSCAL12 output)
		(pin DFESENSCAL11 DFESENSCAL11 output)
		(pin DFESENSCAL10 DFESENSCAL10 output)
		(pin DFESENSCAL02 DFESENSCAL02 output)
		(pin DFESENSCAL01 DFESENSCAL01 output)
		(pin DFESENSCAL00 DFESENSCAL00 output)
		(pin DFEEYEDACMONITOR14 DFEEYEDACMONITOR14 output)
		(pin DFEEYEDACMONITOR13 DFEEYEDACMONITOR13 output)
		(pin DFEEYEDACMONITOR12 DFEEYEDACMONITOR12 output)
		(pin DFEEYEDACMONITOR11 DFEEYEDACMONITOR11 output)
		(pin DFEEYEDACMONITOR10 DFEEYEDACMONITOR10 output)
		(pin DFEEYEDACMONITOR04 DFEEYEDACMONITOR04 output)
		(pin DFEEYEDACMONITOR03 DFEEYEDACMONITOR03 output)
		(pin DFEEYEDACMONITOR02 DFEEYEDACMONITOR02 output)
		(pin DFEEYEDACMONITOR01 DFEEYEDACMONITOR01 output)
		(pin DFEEYEDACMONITOR00 DFEEYEDACMONITOR00 output)
		(pin DFECLKDLYADJMONITOR15 DFECLKDLYADJMONITOR15 output)
		(pin DFECLKDLYADJMONITOR14 DFECLKDLYADJMONITOR14 output)
		(pin DFECLKDLYADJMONITOR13 DFECLKDLYADJMONITOR13 output)
		(pin DFECLKDLYADJMONITOR12 DFECLKDLYADJMONITOR12 output)
		(pin DFECLKDLYADJMONITOR11 DFECLKDLYADJMONITOR11 output)
		(pin DFECLKDLYADJMONITOR10 DFECLKDLYADJMONITOR10 output)
		(pin DFECLKDLYADJMONITOR05 DFECLKDLYADJMONITOR05 output)
		(pin DFECLKDLYADJMONITOR04 DFECLKDLYADJMONITOR04 output)
		(pin DFECLKDLYADJMONITOR03 DFECLKDLYADJMONITOR03 output)
		(pin DFECLKDLYADJMONITOR02 DFECLKDLYADJMONITOR02 output)
		(pin DFECLKDLYADJMONITOR01 DFECLKDLYADJMONITOR01 output)
		(pin DFECLKDLYADJMONITOR00 DFECLKDLYADJMONITOR00 output)
		(element TXINHIBIT0 1
			(pin TXINHIBIT0 output)
			(conn TXINHIBIT0 TXINHIBIT0 ==> GTX_DUAL TXINHIBIT0)
		)
		(element DADDR4 1
			(pin DADDR4 output)
			(conn DADDR4 DADDR4 ==> GTX_DUAL DADDR4)
		)
		(element RXDATA022 1
			(pin RXDATA022 input)
			(conn RXDATA022 RXDATA022 <== GTX_DUAL RXDATA022)
		)
		(element RXRUNDISP13 1
			(pin RXRUNDISP13 input)
			(conn RXRUNDISP13 RXRUNDISP13 <== GTX_DUAL RXRUNDISP13)
		)
		(element DO13 1
			(pin DO13 input)
			(conn DO13 DO13 <== GTX_DUAL DO13)
		)
		(element DI9 1
			(pin DI9 output)
			(conn DI9 DI9 ==> GTX_DUAL DI9)
		)
		(element RXEQPOLE02 1
			(pin RXEQPOLE02 output)
			(conn RXEQPOLE02 RXEQPOLE02 ==> GTX_DUAL RXEQPOLE02)
		)
		(element TXCHARDISPVAL02 1
			(pin TXCHARDISPVAL02 output)
			(conn TXCHARDISPVAL02 TXCHARDISPVAL02 ==> GTX_DUAL TXCHARDISPVAL02)
		)
		(element TXRUNDISP13 1
			(pin TXRUNDISP13 input)
			(conn TXRUNDISP13 TXRUNDISP13 <== GTX_DUAL TXRUNDISP13)
		)
		(element RXPOWERDOWN01 1
			(pin RXPOWERDOWN01 output)
			(conn RXPOWERDOWN01 RXPOWERDOWN01 ==> GTX_DUAL RXPOWERDOWN01)
		)
		(element TXCHARISK03 1
			(pin TXCHARISK03 output)
			(conn TXCHARISK03 TXCHARISK03 ==> GTX_DUAL TXCHARISK03)
		)
		(element DRDY 1
			(pin DRDY input)
			(conn DRDY DRDY <== GTX_DUAL DRDY)
		)
		(element DFETAP3MONITOR01 1
			(pin DFETAP3MONITOR01 input)
			(conn DFETAP3MONITOR01 DFETAP3MONITOR01 <== GTX_DUAL DFETAP3MONITOR01)
		)
		(element TXDIFFCTRL11 1
			(pin TXDIFFCTRL11 output)
			(conn TXDIFFCTRL11 TXDIFFCTRL11 ==> GTX_DUAL TXDIFFCTRL11)
		)
		(element TXDATA117 1
			(pin TXDATA117 output)
			(conn TXDATA117 TXDATA117 ==> GTX_DUAL TXDATA117)
		)
		(element RXSTARTOFSEQ1 1
			(pin RXSTARTOFSEQ1 input)
			(conn RXSTARTOFSEQ1 RXSTARTOFSEQ1 <== GTX_DUAL RXSTARTOFSEQ1)
		)
		(element RXBYTEISALIGNED1 1
			(pin RXBYTEISALIGNED1 input)
			(conn RXBYTEISALIGNED1 RXBYTEISALIGNED1 <== GTX_DUAL RXBYTEISALIGNED1)
		)
		(element SATA_MAX_WAKE_1 0
			(cfg 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32)
		)
		(element PCI_EXPRESS_MODE_0 0
			(cfg FALSE TRUE)
		)
		(element RXDATA031 1
			(pin RXDATA031 input)
			(conn RXDATA031 RXDATA031 <== GTX_DUAL RXDATA031)
		)
		(element DFECLKDLYADJ10 1
			(pin DFECLKDLYADJ10 output)
			(conn DFECLKDLYADJ10 DFECLKDLYADJ10 ==> GTX_DUAL DFECLKDLYADJ10)
		)
		(element RXDATAWIDTH00 1
			(pin RXDATAWIDTH00 output)
			(conn RXDATAWIDTH00 RXDATAWIDTH00 ==> GTX_DUAL RXDATAWIDTH00)
		)
		(element MCOMMA_DETECT_0 0
			(cfg FALSE TRUE)
		)
		(element SATA_MAX_INIT_1 0
			(cfg 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32)
		)
		(element TSTPWRDN13 1
			(pin TSTPWRDN13 output)
			(conn TSTPWRDN13 TSTPWRDN13 ==> GTX_DUAL TSTPWRDN13)
		)
		(element TXDATA121 1
			(pin TXDATA121 output)
			(conn TXDATA121 TXDATA121 ==> GTX_DUAL TXDATA121)
		)
		(element TXOUTCLK_SEL_1 0
			(cfg 1 0)
		)
		(element CHAN_BOND_MODE_0 0
			(cfg SLAVE #OFF MASTER)
		)
		(element DFETAP211 1
			(pin DFETAP211 output)
			(conn DFETAP211 DFETAP211 ==> GTX_DUAL DFETAP211)
		)
		(element DCLK 1
			(pin DCLK output)
			(conn DCLK DCLK ==> DCLKINV DCLK_B)
			(conn DCLK DCLK ==> DCLKINV DCLK)
		)
		(element DI0 1
			(pin DI0 output)
			(conn DI0 DI0 ==> GTX_DUAL DI0)
		)
		(element TXDATA012 1
			(pin TXDATA012 output)
			(conn TXDATA012 TXDATA012 ==> GTX_DUAL TXDATA012)
		)
		(element TXDATA119 1
			(pin TXDATA119 output)
			(conn TXDATA119 TXDATA119 ==> GTX_DUAL TXDATA119)
		)
		(element RESETDONE1 1
			(pin RESETDONE1 input)
			(conn RESETDONE1 RESETDONE1 <== GTX_DUAL RESETDONE1)
		)
		(element RXNOTINTABLE02 1
			(pin RXNOTINTABLE02 input)
			(conn RXNOTINTABLE02 RXNOTINTABLE02 <== GTX_DUAL RXNOTINTABLE02)
		)
		(element RX_CDR_FORCE_ROTATE_0 0
			(cfg FALSE TRUE)
		)
		(element RXCHBONDI12 1
			(pin RXCHBONDI12 output)
			(conn RXCHBONDI12 RXCHBONDI12 ==> GTX_DUAL RXCHBONDI12)
		)
		(element TXKERR11 1
			(pin TXKERR11 input)
			(conn TXKERR11 TXKERR11 <== GTX_DUAL TXKERR11)
		)
		(element TXDATA128 1
			(pin TXDATA128 output)
			(conn TXDATA128 TXDATA128 ==> GTX_DUAL TXDATA128)
		)
		(element SCANEN 1
			(pin SCANEN output)
			(conn SCANEN SCANEN ==> GTX_DUAL SCANEN)
		)
		(element TXCHARDISPMODE02 1
			(pin TXCHARDISPMODE02 output)
			(conn TXCHARDISPMODE02 TXCHARDISPMODE02 ==> GTX_DUAL TXCHARDISPMODE02)
		)
		(element CLK_COR_MAX_LAT_0 0
			(cfg 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26)
		)
		(element DFEEYEDACMONITOR02 1
			(pin DFEEYEDACMONITOR02 input)
			(conn DFEEYEDACMONITOR02 DFEEYEDACMONITOR02 <== GTX_DUAL DFEEYEDACMONITOR02)
		)
		(element TXDATA03 1
			(pin TXDATA03 output)
			(conn TXDATA03 TXDATA03 ==> GTX_DUAL TXDATA03)
		)
		(element CHAN_BOND_SEQ_LEN_1 0
			(cfg 4 3 2 1)
		)
		(element DEC_MCOMMA_DETECT_1 0
			(cfg FALSE TRUE)
		)
		(element PLL_TXDIVSEL_OUT_0 0
			(cfg 4 2 1)
		)
		(element COMMA_DOUBLE_1 0
			(cfg FALSE TRUE)
		)
		(element RXDATA010 1
			(pin RXDATA010 input)
			(conn RXDATA010 RXDATA010 <== GTX_DUAL RXDATA010)
		)
		(element RXDATA00 1
			(pin RXDATA00 input)
			(conn RXDATA00 RXDATA00 <== GTX_DUAL RXDATA00)
		)
		(element RX_EN_IDLE_HOLD_CDR 0
			(cfg FALSE TRUE)
		)
		(element RXCLKCORCNT11 1
			(pin RXCLKCORCNT11 input)
			(conn RXCLKCORCNT11 RXCLKCORCNT11 <== GTX_DUAL RXCLKCORCNT11)
		)
		(element RXCHBONDO12 1
			(pin RXCHBONDO12 input)
			(conn RXCHBONDO12 RXCHBONDO12 <== GTX_DUAL RXCHBONDO12)
		)
		(element DFETAP4MONITOR03 1
			(pin DFETAP4MONITOR03 input)
			(conn DFETAP4MONITOR03 DFETAP4MONITOR03 <== GTX_DUAL DFETAP4MONITOR03)
		)
		(element TXCOMTYPE1 1
			(pin TXCOMTYPE1 output)
			(conn TXCOMTYPE1 TXCOMTYPE1 ==> GTX_DUAL TXCOMTYPE1)
		)
		(element DI2 1
			(pin DI2 output)
			(conn DI2 DI2 ==> GTX_DUAL DI2)
		)
		(element RXDISPERR00 1
			(pin RXDISPERR00 input)
			(conn RXDISPERR00 RXDISPERR00 <== GTX_DUAL RXDISPERR00)
		)
		(element RXCHARISK00 1
			(pin RXCHARISK00 input)
			(conn RXCHARISK00 RXCHARISK00 <== GTX_DUAL RXCHARISK00)
		)
		(element RXEQPOLE10 1
			(pin RXEQPOLE10 output)
			(conn RXEQPOLE10 RXEQPOLE10 ==> GTX_DUAL RXEQPOLE10)
		)
		(element RXVALID0 1
			(pin RXVALID0 input)
			(conn RXVALID0 RXVALID0 <== GTX_DUAL RXVALID0)
		)
		(element DFETAP2MONITOR00 1
			(pin DFETAP2MONITOR00 input)
			(conn DFETAP2MONITOR00 DFETAP2MONITOR00 <== GTX_DUAL DFETAP2MONITOR00)
		)
		(element RXBUFSTATUS11 1
			(pin RXBUFSTATUS11 input)
			(conn RXBUFSTATUS11 RXBUFSTATUS11 <== GTX_DUAL RXBUFSTATUS11)
		)
		(element ALIGN_COMMA_WORD_1 0
			(cfg 2 1)
		)
		(element DFETAP300 1
			(pin DFETAP300 output)
			(conn DFETAP300 DFETAP300 ==> GTX_DUAL DFETAP300)
		)
		(element RXRUNDISP11 1
			(pin RXRUNDISP11 input)
			(conn RXRUNDISP11 RXRUNDISP11 <== GTX_DUAL RXRUNDISP11)
		)
		(element PMATSTCLK 1
			(pin PMATSTCLK input)
			(conn PMATSTCLK PMATSTCLK <== GTX_DUAL PMATSTCLK)
		)
		(element RXBYTEREALIGN1 1
			(pin RXBYTEREALIGN1 input)
			(conn RXBYTEREALIGN1 RXBYTEREALIGN1 <== GTX_DUAL RXBYTEREALIGN1)
		)
		(element TXDATA130 1
			(pin TXDATA130 output)
			(conn TXDATA130 TXDATA130 ==> GTX_DUAL TXDATA130)
		)
		(element RXCHBONDI00 1
			(pin RXCHBONDI00 output)
			(conn RXCHBONDI00 RXCHBONDI00 ==> GTX_DUAL RXCHBONDI00)
		)
		(element LOOPBACK01 1
			(pin LOOPBACK01 output)
			(conn LOOPBACK01 LOOPBACK01 ==> GTX_DUAL LOOPBACK01)
		)
		(element DFETAP402 1
			(pin DFETAP402 output)
			(conn DFETAP402 DFETAP402 ==> GTX_DUAL DFETAP402)
		)
		(element DI13 1
			(pin DI13 output)
			(conn DI13 DI13 ==> GTX_DUAL DI13)
		)
		(element RXCOMMADETUSE0 1
			(pin RXCOMMADETUSE0 output)
			(conn RXCOMMADETUSE0 RXCOMMADETUSE0 ==> GTX_DUAL RXCOMMADETUSE0)
		)
		(element TXSEQUENCE14 1
			(pin TXSEQUENCE14 output)
			(conn TXSEQUENCE14 TXSEQUENCE14 ==> GTX_DUAL TXSEQUENCE14)
		)
		(element PLL_SATA_1 0
			(cfg FALSE TRUE)
		)
		(element TXCHARDISPMODE00 1
			(pin TXCHARDISPMODE00 output)
			(conn TXCHARDISPMODE00 TXCHARDISPMODE00 ==> GTX_DUAL TXCHARDISPMODE00)
		)
		(element RXDATA110 1
			(pin RXDATA110 input)
			(conn RXDATA110 RXDATA110 <== GTX_DUAL RXDATA110)
		)
		(element PLL_DIVSEL_REF 0
			(cfg 20 16 12 10 8 6 5 4 3 2 1)
		)
		(element TXRUNDISP00 1
			(pin TXRUNDISP00 input)
			(conn TXRUNDISP00 TXRUNDISP00 <== GTX_DUAL TXRUNDISP00)
		)
		(element RXDATA027 1
			(pin RXDATA027 input)
			(conn RXDATA027 RXDATA027 <== GTX_DUAL RXDATA027)
		)
		(element TXBUFDIFFCTRL11 1
			(pin TXBUFDIFFCTRL11 output)
			(conn TXBUFDIFFCTRL11 TXBUFDIFFCTRL11 ==> GTX_DUAL TXBUFDIFFCTRL11)
		)
		(element DFETAP310 1
			(pin DFETAP310 output)
			(conn DFETAP310 DFETAP310 ==> GTX_DUAL DFETAP310)
		)
		(element RXCHBONDO03 1
			(pin RXCHBONDO03 input)
			(conn RXCHBONDO03 RXCHBONDO03 <== GTX_DUAL RXCHBONDO03)
		)
		(element TXENPRBSTST00 1
			(pin TXENPRBSTST00 output)
			(conn TXENPRBSTST00 TXENPRBSTST00 ==> GTX_DUAL TXENPRBSTST00)
		)
		(element RXRESET0 1
			(pin RXRESET0 output)
			(conn RXRESET0 RXRESET0 ==> GTX_DUAL RXRESET0)
		)
		(element TXDATA127 1
			(pin TXDATA127 output)
			(conn TXDATA127 TXDATA127 ==> GTX_DUAL TXDATA127)
		)
		(element RXCHBONDI11 1
			(pin RXCHBONDI11 output)
			(conn RXCHBONDI11 RXCHBONDI11 ==> GTX_DUAL RXCHBONDI11)
		)
		(element TXCHARISK00 1
			(pin TXCHARISK00 output)
			(conn TXCHARISK00 TXCHARISK00 ==> GTX_DUAL TXCHARISK00)
		)
		(element TXRESET0 1
			(pin TXRESET0 output)
			(conn TXRESET0 TXRESET0 ==> GTX_DUAL TXRESET0)
		)
		(element TXBYPASS8B10B00 1
			(pin TXBYPASS8B10B00 output)
			(conn TXBYPASS8B10B00 TXBYPASS8B10B00 ==> GTX_DUAL TXBYPASS8B10B00)
		)
		(element RX_DECODE_SEQ_MATCH_0 0
			(cfg FALSE TRUE)
		)
		(element GTXTEST5 1
			(pin GTXTEST5 output)
			(conn GTXTEST5 GTXTEST5 ==> GTX_DUAL GTXTEST5)
		)
		(element DO1 1
			(pin DO1 input)
			(conn DO1 DO1 <== GTX_DUAL DO1)
		)
		(element RXCHBONDO10 1
			(pin RXCHBONDO10 input)
			(conn RXCHBONDO10 RXCHBONDO10 <== GTX_DUAL RXCHBONDO10)
		)
		(element RXDATA122 1
			(pin RXDATA122 input)
			(conn RXDATA122 RXDATA122 <== GTX_DUAL RXDATA122)
		)
		(element DFETAP1MONITOR11 1
			(pin DFETAP1MONITOR11 input)
			(conn DFETAP1MONITOR11 DFETAP1MONITOR11 <== GTX_DUAL DFETAP1MONITOR11)
		)
		(element TXDATA09 1
			(pin TXDATA09 output)
			(conn TXDATA09 TXDATA09 ==> GTX_DUAL TXDATA09)
		)
		(element CLK_CORRECT_USE_0 0
			(cfg FALSE TRUE)
		)
		(element RXDATAVALID1 1
			(pin RXDATAVALID1 input)
			(conn RXDATAVALID1 RXDATAVALID1 <== GTX_DUAL RXDATAVALID1)
		)
		(element TXSEQUENCE00 1
			(pin TXSEQUENCE00 output)
			(conn TXSEQUENCE00 TXSEQUENCE00 ==> GTX_DUAL TXSEQUENCE00)
		)
		(element RXBUFSTATUS02 1
			(pin RXBUFSTATUS02 input)
			(conn RXBUFSTATUS02 RXBUFSTATUS02 <== GTX_DUAL RXBUFSTATUS02)
		)
		(element TXELECIDLE1 1
			(pin TXELECIDLE1 output)
			(conn TXELECIDLE1 TXELECIDLE1 ==> GTX_DUAL TXELECIDLE1)
		)
		(element TX_XCLK_SEL_0 0
			(cfg TXUSR TXOUT)
		)
		(element DFETAP102 1
			(pin DFETAP102 output)
			(conn DFETAP102 DFETAP102 ==> GTX_DUAL DFETAP102)
		)
		(element TXDATA016 1
			(pin TXDATA016 output)
			(conn TXDATA016 TXDATA016 ==> GTX_DUAL TXDATA016)
		)
		(element DFEEYEDACMONITOR14 1
			(pin DFEEYEDACMONITOR14 input)
			(conn DFEEYEDACMONITOR14 DFEEYEDACMONITOR14 <== GTX_DUAL DFEEYEDACMONITOR14)
		)
		(element TXBYPASS8B10B12 1
			(pin TXBYPASS8B10B12 output)
			(conn TXBYPASS8B10B12 TXBYPASS8B10B12 ==> GTX_DUAL TXBYPASS8B10B12)
		)
		(element PHYSTATUS0 1
			(pin PHYSTATUS0 input)
			(conn PHYSTATUS0 PHYSTATUS0 <== GTX_DUAL PHYSTATUS0)
		)
		(element TXPREEMPHASIS12 1
			(pin TXPREEMPHASIS12 output)
			(conn TXPREEMPHASIS12 TXPREEMPHASIS12 ==> GTX_DUAL TXPREEMPHASIS12)
		)
		(element RXHEADER00 1
			(pin RXHEADER00 input)
			(conn RXHEADER00 RXHEADER00 <== GTX_DUAL RXHEADER00)
		)
		(element TXBUFSTATUS01 1
			(pin TXBUFSTATUS01 input)
			(conn TXBUFSTATUS01 TXBUFSTATUS01 <== GTX_DUAL TXBUFSTATUS01)
		)
		(element TX_BUFFER_USE_0 0
			(cfg FALSE TRUE)
		)
		(element DEN 1
			(pin DEN output)
			(conn DEN DEN ==> GTX_DUAL DEN)
		)
		(element RXUSRCLK0 1
			(pin RXUSRCLK0 output)
			(conn RXUSRCLK0 RXUSRCLK0 ==> RXUSRCLK0INV RXUSRCLK0_B)
			(conn RXUSRCLK0 RXUSRCLK0 ==> RXUSRCLK0INV RXUSRCLK0)
		)
		(element DFETAP2MONITOR04 1
			(pin DFETAP2MONITOR04 input)
			(conn DFETAP2MONITOR04 DFETAP2MONITOR04 <== GTX_DUAL DFETAP2MONITOR04)
		)
		(element TXDIFFCTRL00 1
			(pin TXDIFFCTRL00 output)
			(conn TXDIFFCTRL00 TXDIFFCTRL00 ==> GTX_DUAL TXDIFFCTRL00)
		)
		(element CLK_COR_KEEP_IDLE_1 0
			(cfg FALSE TRUE)
		)
		(element RXDATA10 1
			(pin RXDATA10 input)
			(conn RXDATA10 RXDATA10 <== GTX_DUAL RXDATA10)
		)
		(element TXKERR13 1
			(pin TXKERR13 input)
			(conn TXKERR13 TXKERR13 <== GTX_DUAL TXKERR13)
		)
		(element TSTPWRDN11 1
			(pin TSTPWRDN11 output)
			(conn TSTPWRDN11 TSTPWRDN11 ==> GTX_DUAL TSTPWRDN11)
		)
		(element SATA_MIN_BURST_1 0
			(cfg 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32)
		)
		(element RXUSRCLK1 1
			(pin RXUSRCLK1 output)
			(conn RXUSRCLK1 RXUSRCLK1 ==> RXUSRCLK1INV RXUSRCLK1_B)
			(conn RXUSRCLK1 RXUSRCLK1 ==> RXUSRCLK1INV RXUSRCLK1)
		)
		(element PLLLKDET 1
			(pin PLLLKDET input)
			(conn PLLLKDET PLLLKDET <== GTX_DUAL PLLLKDET)
		)
		(element DFEEYEDACMONITOR03 1
			(pin DFEEYEDACMONITOR03 input)
			(conn DFEEYEDACMONITOR03 DFEEYEDACMONITOR03 <== GTX_DUAL DFEEYEDACMONITOR03)
		)
		(element TXDATA07 1
			(pin TXDATA07 output)
			(conn TXDATA07 TXDATA07 ==> GTX_DUAL TXDATA07)
		)
		(element DO10 1
			(pin DO10 input)
			(conn DO10 DO10 <== GTX_DUAL DO10)
		)
		(element RXCOMMADET1 1
			(pin RXCOMMADET1 input)
			(conn RXCOMMADET1 RXCOMMADET1 <== GTX_DUAL RXCOMMADET1)
		)
		(element TXDATA028 1
			(pin TXDATA028 output)
			(conn TXDATA028 TXDATA028 ==> GTX_DUAL TXDATA028)
		)
		(element RX_EN_IDLE_RESET_BUF_0 0
			(cfg FALSE TRUE)
		)
		(element RXDATA016 1
			(pin RXDATA016 input)
			(conn RXDATA016 RXDATA016 <== GTX_DUAL RXDATA016)
		)
		(element PLL_RXDIVSEL_OUT_1 0
			(cfg 4 2 1)
		)
		(element CHAN_BOND_2_MAX_SKEW_1 0
			(cfg 14 13 12 11 10 9 8 7 6 5 4 3 2 1)
		)
		(element DEC_PCOMMA_DETECT_0 0
			(cfg FALSE TRUE)
		)
		(element DFETAP200 1
			(pin DFETAP200 output)
			(conn DFETAP200 DFETAP200 ==> GTX_DUAL DFETAP200)
		)
		(element GTXTEST7 1
			(pin GTXTEST7 output)
			(conn GTXTEST7 GTXTEST7 ==> GTX_DUAL GTXTEST7)
		)
		(element RXCHBONDO00 1
			(pin RXCHBONDO00 input)
			(conn RXCHBONDO00 RXCHBONDO00 <== GTX_DUAL RXCHBONDO00)
		)
		(element RXPOLARITY0 1
			(pin RXPOLARITY0 output)
			(conn RXPOLARITY0 RXPOLARITY0 ==> GTX_DUAL RXPOLARITY0)
		)
		(element TXDATA00 1
			(pin TXDATA00 output)
			(conn TXDATA00 TXDATA00 ==> GTX_DUAL TXDATA00)
		)
		(element RXDEC8B10BUSE1 1
			(pin RXDEC8B10BUSE1 output)
			(conn RXDEC8B10BUSE1 RXDEC8B10BUSE1 ==> GTX_DUAL RXDEC8B10BUSE1)
		)
		(element TXDATA011 1
			(pin TXDATA011 output)
			(conn TXDATA011 TXDATA011 ==> GTX_DUAL TXDATA011)
		)
		(element TXRUNDISP03 1
			(pin TXRUNDISP03 input)
			(conn TXRUNDISP03 TXRUNDISP03 <== GTX_DUAL TXRUNDISP03)
		)
		(element TXUSRCLK21INV 3
			(pin TXUSRCLK21_B input)
			(pin TXUSRCLK21 input)
			(pin OUT output)
			(cfg TXUSRCLK21_B TXUSRCLK21)
			(conn TXUSRCLK21INV OUT ==> GTX_DUAL TXUSRCLK21)
			(conn TXUSRCLK21INV TXUSRCLK21_B <== TXUSRCLK21 TXUSRCLK21)
			(conn TXUSRCLK21INV TXUSRCLK21 <== TXUSRCLK21 TXUSRCLK21)
		)
		(element RXLOSSOFSYNC10 1
			(pin RXLOSSOFSYNC10 input)
			(conn RXLOSSOFSYNC10 RXLOSSOFSYNC10 <== GTX_DUAL RXLOSSOFSYNC10)
		)
		(element TXBUFSTATUS00 1
			(pin TXBUFSTATUS00 input)
			(conn TXBUFSTATUS00 TXBUFSTATUS00 <== GTX_DUAL TXBUFSTATUS00)
		)
		(element CLK_COR_INSERT_IDLE_FLAG_1 0
			(cfg FALSE TRUE)
		)
		(element TXHEADER01 1
			(pin TXHEADER01 output)
			(conn TXHEADER01 TXHEADER01 ==> GTX_DUAL TXHEADER01)
		)
		(element DFECLKDLYADJ03 1
			(pin DFECLKDLYADJ03 output)
			(conn DFECLKDLYADJ03 DFECLKDLYADJ03 ==> GTX_DUAL DFECLKDLYADJ03)
		)
		(element SATA_MIN_INIT_1 0
			(cfg 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32)
		)
		(element DCLKINV 3
			(pin DCLK_B input)
			(pin DCLK input)
			(pin OUT output)
			(cfg DCLK_B DCLK)
			(conn DCLKINV OUT ==> GTX_DUAL DCLK)
			(conn DCLKINV DCLK_B <== DCLK DCLK)
			(conn DCLKINV DCLK <== DCLK DCLK)
		)
		(element DI10 1
			(pin DI10 output)
			(conn DI10 DI10 ==> GTX_DUAL DI10)
		)
		(element RXDATA120 1
			(pin RXDATA120 input)
			(conn RXDATA120 RXDATA120 <== GTX_DUAL RXDATA120)
		)
		(element RXDATA116 1
			(pin RXDATA116 input)
			(conn RXDATA116 RXDATA116 <== GTX_DUAL RXDATA116)
		)
		(element TXDATA020 1
			(pin TXDATA020 output)
			(conn TXDATA020 TXDATA020 ==> GTX_DUAL TXDATA020)
		)
		(element TXDATA030 1
			(pin TXDATA030 output)
			(conn TXDATA030 TXDATA030 ==> GTX_DUAL TXDATA030)
		)
		(element DI15 1
			(pin DI15 output)
			(conn DI15 DI15 ==> GTX_DUAL DI15)
		)
		(element TXBUFDIFFCTRL01 1
			(pin TXBUFDIFFCTRL01 output)
			(conn TXBUFDIFFCTRL01 TXBUFDIFFCTRL01 ==> GTX_DUAL TXBUFDIFFCTRL01)
		)
		(element RXCHARISCOMMA11 1
			(pin RXCHARISCOMMA11 input)
			(conn RXCHARISCOMMA11 RXCHARISCOMMA11 <== GTX_DUAL RXCHARISCOMMA11)
		)
		(element RXDATA02 1
			(pin RXDATA02 input)
			(conn RXDATA02 RXDATA02 <== GTX_DUAL RXDATA02)
		)
		(element TXDATA110 1
			(pin TXDATA110 output)
			(conn TXDATA110 TXDATA110 ==> GTX_DUAL TXDATA110)
		)
		(element SATA_MIN_WAKE_1 0
			(cfg 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32)
		)
		(element TXGEARBOX_USE_0 0
			(cfg FALSE TRUE)
		)
		(element RXCHARISK02 1
			(pin RXCHARISK02 input)
			(conn RXCHARISK02 RXCHARISK02 <== GTX_DUAL RXCHARISK02)
		)
		(element RXOVERSAMPLEERR1 1
			(pin RXOVERSAMPLEERR1 input)
			(conn RXOVERSAMPLEERR1 RXOVERSAMPLEERR1 <== GTX_DUAL RXOVERSAMPLEERR1)
		)
		(element TXSEQUENCE16 1
			(pin TXSEQUENCE16 output)
			(conn TXSEQUENCE16 TXSEQUENCE16 ==> GTX_DUAL TXSEQUENCE16)
		)
		(element SATA_MAX_BURST_1 0
			(cfg 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32)
		)
		(element CLK_COR_MIN_LAT_0 0
			(cfg 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26)
		)
		(element TXUSRCLK20INV 3
			(pin TXUSRCLK20_B input)
			(pin TXUSRCLK20 input)
			(pin OUT output)
			(cfg TXUSRCLK20_B TXUSRCLK20)
			(conn TXUSRCLK20INV OUT ==> GTX_DUAL TXUSRCLK20)
			(conn TXUSRCLK20INV TXUSRCLK20_B <== TXUSRCLK20 TXUSRCLK20)
			(conn TXUSRCLK20INV TXUSRCLK20 <== TXUSRCLK20 TXUSRCLK20)
		)
		(element TXDATA018 1
			(pin TXDATA018 output)
			(conn TXDATA018 TXDATA018 ==> GTX_DUAL TXDATA018)
		)
		(element RXCHANISALIGNED0 1
			(pin RXCHANISALIGNED0 input)
			(conn RXCHANISALIGNED0 RXCHANISALIGNED0 <== GTX_DUAL RXCHANISALIGNED0)
		)
		(element TXCOMSTART1 1
			(pin TXCOMSTART1 output)
			(conn TXCOMSTART1 TXCOMSTART1 ==> GTX_DUAL TXCOMSTART1)
		)
		(element GTXRESET 1
			(pin GTXRESET output)
			(conn GTXRESET GTXRESET ==> GTX_DUAL GTXRESET)
		)
		(element RXDISPERR10 1
			(pin RXDISPERR10 input)
			(conn RXDISPERR10 RXDISPERR10 <== GTX_DUAL RXDISPERR10)
		)
		(element CB2_INH_CC_PERIOD_0 0
			(cfg 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0)
		)
		(element RXN1 1
			(pin RXN1 output)
			(conn RXN1 RXN1 ==> GTX_DUAL RXN1)
		)
		(element TXENPRBSTST11 1
			(pin TXENPRBSTST11 output)
			(conn TXENPRBSTST11 TXENPRBSTST11 ==> GTX_DUAL TXENPRBSTST11)
		)
		(element TXDATA02 1
			(pin TXDATA02 output)
			(conn TXDATA02 TXDATA02 ==> GTX_DUAL TXDATA02)
		)
		(element RXUSRCLK1INV 3
			(pin RXUSRCLK1_B input)
			(pin RXUSRCLK1 input)
			(pin OUT output)
			(cfg RXUSRCLK1_B RXUSRCLK1)
			(conn RXUSRCLK1INV OUT ==> GTX_DUAL RXUSRCLK1)
			(conn RXUSRCLK1INV RXUSRCLK1_B <== RXUSRCLK1 RXUSRCLK1)
			(conn RXUSRCLK1INV RXUSRCLK1 <== RXUSRCLK1 RXUSRCLK1)
		)
		(element RXDATA119 1
			(pin RXDATA119 input)
			(conn RXDATA119 RXDATA119 <== GTX_DUAL RXDATA119)
		)
		(element RXCHARISCOMMA00 1
			(pin RXCHARISCOMMA00 input)
			(conn RXCHARISCOMMA00 RXCHARISCOMMA00 <== GTX_DUAL RXCHARISCOMMA00)
		)
		(element TXSEQUENCE05 1
			(pin TXSEQUENCE05 output)
			(conn TXSEQUENCE05 TXSEQUENCE05 ==> GTX_DUAL TXSEQUENCE05)
		)
		(element TXOUTCLK0 1
			(pin TXOUTCLK0 input)
			(conn TXOUTCLK0 TXOUTCLK0 <== GTX_DUAL TXOUTCLK0)
		)
		(element RXCHARISK12 1
			(pin RXCHARISK12 input)
			(conn RXCHARISK12 RXCHARISK12 <== GTX_DUAL RXCHARISK12)
		)
		(element RXDATA129 1
			(pin RXDATA129 input)
			(conn RXDATA129 RXDATA129 <== GTX_DUAL RXDATA129)
		)
		(element RX_XCLK_SEL_1 0
			(cfg RXUSR RXREC)
		)
		(element DFETAP3MONITOR12 1
			(pin DFETAP3MONITOR12 input)
			(conn DFETAP3MONITOR12 DFETAP3MONITOR12 <== GTX_DUAL DFETAP3MONITOR12)
		)
		(element RXENPRBSTST00 1
			(pin RXENPRBSTST00 output)
			(conn RXENPRBSTST00 RXENPRBSTST00 ==> GTX_DUAL RXENPRBSTST00)
		)
		(element RXDATA026 1
			(pin RXDATA026 input)
			(conn RXDATA026 RXDATA026 <== GTX_DUAL RXDATA026)
		)
		(element DFECLKDLYADJMONITOR00 1
			(pin DFECLKDLYADJMONITOR00 input)
			(conn DFECLKDLYADJMONITOR00 DFECLKDLYADJMONITOR00 <== GTX_DUAL DFECLKDLYADJMONITOR00)
		)
		(element CLK_COR_PRECEDENCE_0 0
			(cfg FALSE TRUE)
		)
		(element RXCDRRESET1 1
			(pin RXCDRRESET1 output)
			(conn RXCDRRESET1 RXCDRRESET1 ==> GTX_DUAL RXCDRRESET1)
		)
		(element PHYSTATUS1 1
			(pin PHYSTATUS1 input)
			(conn PHYSTATUS1 PHYSTATUS1 <== GTX_DUAL PHYSTATUS1)
		)
		(element CHAN_BOND_LEVEL_1 0
			(cfg 7 6 5 4 3 2 1 0)
		)
		(element RXDATA07 1
			(pin RXDATA07 input)
			(conn RXDATA07 RXDATA07 <== GTX_DUAL RXDATA07)
		)
		(element RX_SLIDE_MODE_1 0
			(cfg PMA PCS)
		)
		(element TXCHARDISPMODE10 1
			(pin TXCHARDISPMODE10 output)
			(conn TXCHARDISPMODE10 TXCHARDISPMODE10 ==> GTX_DUAL TXCHARDISPMODE10)
		)
		(element TXHEADER10 1
			(pin TXHEADER10 output)
			(conn TXHEADER10 TXHEADER10 ==> GTX_DUAL TXHEADER10)
		)
		(element SCANOUTPCSCOMMON 1
			(pin SCANOUTPCSCOMMON input)
			(conn SCANOUTPCSCOMMON SCANOUTPCSCOMMON <== GTX_DUAL SCANOUTPCSCOMMON)
		)
		(element RXDATA013 1
			(pin RXDATA013 input)
			(conn RXDATA013 RXDATA013 <== GTX_DUAL RXDATA013)
		)
		(element CLK_COR_SEQ_2_USE_0 0
			(cfg FALSE TRUE)
		)
		(element RXDATA131 1
			(pin RXDATA131 input)
			(conn RXDATA131 RXDATA131 <== GTX_DUAL RXDATA131)
		)
		(element TXCHARISK02 1
			(pin TXCHARISK02 output)
			(conn TXCHARISK02 TXCHARISK02 ==> GTX_DUAL TXCHARISK02)
		)
		(element PLLLKDETEN 1
			(pin PLLLKDETEN output)
			(conn PLLLKDETEN PLLLKDETEN ==> GTX_DUAL PLLLKDETEN)
		)
		(element TXHEADER12 1
			(pin TXHEADER12 output)
			(conn TXHEADER12 TXHEADER12 ==> GTX_DUAL TXHEADER12)
		)
		(element CHAN_BOND_SEQ_LEN_0 0
			(cfg 4 3 2 1)
		)
		(element DEC_MCOMMA_DETECT_0 0
			(cfg FALSE TRUE)
		)
		(element TXDATA113 1
			(pin TXDATA113 output)
			(conn TXDATA113 TXDATA113 ==> GTX_DUAL TXDATA113)
		)
		(element DFEEYEDACMONITOR10 1
			(pin DFEEYEDACMONITOR10 input)
			(conn DFEEYEDACMONITOR10 DFEEYEDACMONITOR10 <== GTX_DUAL DFEEYEDACMONITOR10)
		)
		(element RXCHARISCOMMA02 1
			(pin RXCHARISCOMMA02 input)
			(conn RXCHARISCOMMA02 RXCHARISCOMMA02 <== GTX_DUAL RXCHARISCOMMA02)
		)
		(element TXDATA031 1
			(pin TXDATA031 output)
			(conn TXDATA031 TXDATA031 ==> GTX_DUAL TXDATA031)
		)
		(element TXDATA13 1
			(pin TXDATA13 output)
			(conn TXDATA13 TXDATA13 ==> GTX_DUAL TXDATA13)
		)
		(element SCANOUTPCS1 1
			(pin SCANOUTPCS1 input)
			(conn SCANOUTPCS1 SCANOUTPCS1 <== GTX_DUAL SCANOUTPCS1)
		)
		(element TXUSRCLK20 1
			(pin TXUSRCLK20 output)
			(conn TXUSRCLK20 TXUSRCLK20 ==> TXUSRCLK20INV TXUSRCLK20_B)
			(conn TXUSRCLK20 TXUSRCLK20 ==> TXUSRCLK20INV TXUSRCLK20)
		)
		(element RXCHANBONDSEQ0 1
			(pin RXCHANBONDSEQ0 input)
			(conn RXCHANBONDSEQ0 RXCHANBONDSEQ0 <== GTX_DUAL RXCHANBONDSEQ0)
		)
		(element RXBUFRESET0 1
			(pin RXBUFRESET0 output)
			(conn RXBUFRESET0 RXBUFRESET0 ==> GTX_DUAL RXBUFRESET0)
		)
		(element RXPMASETPHASE0 1
			(pin RXPMASETPHASE0 output)
			(conn RXPMASETPHASE0 RXPMASETPHASE0 ==> GTX_DUAL RXPMASETPHASE0)
		)
		(element TXPREEMPHASIS03 1
			(pin TXPREEMPHASIS03 output)
			(conn TXPREEMPHASIS03 TXPREEMPHASIS03 ==> GTX_DUAL TXPREEMPHASIS03)
		)
		(element RXDISPERR13 1
			(pin RXDISPERR13 input)
			(conn RXDISPERR13 RXDISPERR13 <== GTX_DUAL RXDISPERR13)
		)
		(element RXCHANREALIGN0 1
			(pin RXCHANREALIGN0 input)
			(conn RXCHANREALIGN0 RXCHANREALIGN0 <== GTX_DUAL RXCHANREALIGN0)
		)
		(element TXKERR10 1
			(pin TXKERR10 input)
			(conn TXKERR10 TXKERR10 <== GTX_DUAL TXKERR10)
		)
		(element RXCHARISK03 1
			(pin RXCHARISK03 input)
			(conn RXCHARISK03 RXCHARISK03 <== GTX_DUAL RXCHARISK03)
		)
		(element DFETAP312 1
			(pin DFETAP312 output)
			(conn DFETAP312 DFETAP312 ==> GTX_DUAL DFETAP312)
		)
		(element DI5 1
			(pin DI5 output)
			(conn DI5 DI5 ==> GTX_DUAL DI5)
		)
		(element TXRUNDISP11 1
			(pin TXRUNDISP11 input)
			(conn TXRUNDISP11 TXRUNDISP11 <== GTX_DUAL TXRUNDISP11)
		)
		(element RXDATA112 1
			(pin RXDATA112 input)
			(conn RXDATA112 RXDATA112 <== GTX_DUAL RXDATA112)
		)
		(element RXCHBONDO01 1
			(pin RXCHBONDO01 input)
			(conn RXCHBONDO01 RXCHBONDO01 <== GTX_DUAL RXCHBONDO01)
		)
		(element TXUSRCLK0 1
			(pin TXUSRCLK0 output)
			(conn TXUSRCLK0 TXUSRCLK0 ==> TXUSRCLK0INV TXUSRCLK0_B)
			(conn TXUSRCLK0 TXUSRCLK0 ==> TXUSRCLK0INV TXUSRCLK0)
		)
		(element RXN0 1
			(pin RXN0 output)
			(conn RXN0 RXN0 ==> GTX_DUAL RXN0)
		)
		(element RCV_TERM_VTTRX_1 0
			(cfg FALSE TRUE)
		)
		(element DFETAP302 1
			(pin DFETAP302 output)
			(conn DFETAP302 DFETAP302 ==> GTX_DUAL DFETAP302)
		)
		(element RXSTATUS01 1
			(pin RXSTATUS01 input)
			(conn RXSTATUS01 RXSTATUS01 <== GTX_DUAL RXSTATUS01)
		)
		(element RX_STATUS_FMT_1 0
			(cfg SATA PCIE)
		)
		(element TXDATA05 1
			(pin TXDATA05 output)
			(conn TXDATA05 TXDATA05 ==> GTX_DUAL TXDATA05)
		)
		(element RXEQMIX11 1
			(pin RXEQMIX11 output)
			(conn RXEQMIX11 RXEQMIX11 ==> GTX_DUAL RXEQMIX11)
		)
		(element TXN0 1
			(pin TXN0 input)
			(conn TXN0 TXN0 <== GTX_DUAL TXN0)
		)
		(element DFETAP1MONITOR00 1
			(pin DFETAP1MONITOR00 input)
			(conn DFETAP1MONITOR00 DFETAP1MONITOR00 <== GTX_DUAL DFETAP1MONITOR00)
		)
		(element RXENSAMPLEALIGN1 1
			(pin RXENSAMPLEALIGN1 output)
			(conn RXENSAMPLEALIGN1 RXENSAMPLEALIGN1 ==> GTX_DUAL RXENSAMPLEALIGN1)
		)
		(element SCANINPCSCOMMON 1
			(pin SCANINPCSCOMMON output)
			(conn SCANINPCSCOMMON SCANINPCSCOMMON ==> GTX_DUAL SCANINPCSCOMMON)
		)
		(element DFETAP1MONITOR14 1
			(pin DFETAP1MONITOR14 input)
			(conn DFETAP1MONITOR14 DFETAP1MONITOR14 <== GTX_DUAL DFETAP1MONITOR14)
		)
		(element DO6 1
			(pin DO6 input)
			(conn DO6 DO6 <== GTX_DUAL DO6)
		)
		(element RXCHARISK11 1
			(pin RXCHARISK11 input)
			(conn RXCHARISK11 RXCHARISK11 <== GTX_DUAL RXCHARISK11)
		)
		(element TSTPWRDN02 1
			(pin TSTPWRDN02 output)
			(conn TSTPWRDN02 TSTPWRDN02 ==> GTX_DUAL TSTPWRDN02)
		)
		(element RXNOTINTABLE12 1
			(pin RXNOTINTABLE12 input)
			(conn RXNOTINTABLE12 RXNOTINTABLE12 <== GTX_DUAL RXNOTINTABLE12)
		)
		(element RXSLIDE0 1
			(pin RXSLIDE0 output)
			(conn RXSLIDE0 RXSLIDE0 ==> GTX_DUAL RXSLIDE0)
		)
		(element SCANINPCS1 1
			(pin SCANINPCS1 output)
			(conn SCANINPCS1 SCANINPCS1 ==> GTX_DUAL SCANINPCS1)
		)
		(element TXSTARTSEQ1 1
			(pin TXSTARTSEQ1 output)
			(conn TXSTARTSEQ1 TXSTARTSEQ1 ==> GTX_DUAL TXSTARTSEQ1)
		)
		(element LOOPBACK12 1
			(pin LOOPBACK12 output)
			(conn LOOPBACK12 LOOPBACK12 ==> GTX_DUAL LOOPBACK12)
		)
		(element TXSEQUENCE03 1
			(pin TXSEQUENCE03 output)
			(conn TXSEQUENCE03 TXSEQUENCE03 ==> GTX_DUAL TXSEQUENCE03)
		)
		(element TXBYPASS8B10B01 1
			(pin TXBYPASS8B10B01 output)
			(conn TXBYPASS8B10B01 TXBYPASS8B10B01 ==> GTX_DUAL TXBYPASS8B10B01)
		)
		(element CLK_COR_ADJ_LEN_0 0
			(cfg 4 3 2 1)
		)
		(element REFCLKOUT 1
			(pin REFCLKOUT input)
			(conn REFCLKOUT REFCLKOUT <== GTX_DUAL REFCLKOUT)
		)
		(element TXSEQUENCE11 1
			(pin TXSEQUENCE11 output)
			(conn TXSEQUENCE11 TXSEQUENCE11 ==> GTX_DUAL TXSEQUENCE11)
		)
		(element TXPOLARITY0 1
			(pin TXPOLARITY0 output)
			(conn TXPOLARITY0 TXPOLARITY0 ==> GTX_DUAL TXPOLARITY0)
		)
		(element RXENPRBSTST01 1
			(pin RXENPRBSTST01 output)
			(conn RXENPRBSTST01 RXENPRBSTST01 ==> GTX_DUAL RXENPRBSTST01)
		)
		(element CLK_COR_DET_LEN_0 0
			(cfg 4 3 2 1)
		)
		(element DFETAP4MONITOR10 1
			(pin DFETAP4MONITOR10 input)
			(conn DFETAP4MONITOR10 DFETAP4MONITOR10 <== GTX_DUAL DFETAP4MONITOR10)
		)
		(element TXDATA022 1
			(pin TXDATA022 output)
			(conn TXDATA022 TXDATA022 ==> GTX_DUAL TXDATA022)
		)
		(element TXDATA14 1
			(pin TXDATA14 output)
			(conn TXDATA14 TXDATA14 ==> GTX_DUAL TXDATA14)
		)
		(element TXCHARISK11 1
			(pin TXCHARISK11 output)
			(conn TXCHARISK11 TXCHARISK11 ==> GTX_DUAL TXCHARISK11)
		)
		(element RCV_TERM_GND_1 0
			(cfg FALSE TRUE)
		)
		(element DFESENSCAL01 1
			(pin DFESENSCAL01 input)
			(conn DFESENSCAL01 DFESENSCAL01 <== GTX_DUAL DFESENSCAL01)
		)
		(element DFETAP412 1
			(pin DFETAP412 output)
			(conn DFETAP412 DFETAP412 ==> GTX_DUAL DFETAP412)
		)
		(element DFETAP112 1
			(pin DFETAP112 output)
			(conn DFETAP112 DFETAP112 ==> GTX_DUAL DFETAP112)
		)
		(element DFETAP204 1
			(pin DFETAP204 output)
			(conn DFETAP204 DFETAP204 ==> GTX_DUAL DFETAP204)
		)
		(element DFESENSCAL02 1
			(pin DFESENSCAL02 input)
			(conn DFESENSCAL02 DFESENSCAL02 <== GTX_DUAL DFESENSCAL02)
		)
		(element TXPREEMPHASIS10 1
			(pin TXPREEMPHASIS10 output)
			(conn TXPREEMPHASIS10 TXPREEMPHASIS10 ==> GTX_DUAL TXPREEMPHASIS10)
		)
		(element PMATSTCLKSEL1 1
			(pin PMATSTCLKSEL1 output)
			(conn PMATSTCLKSEL1 PMATSTCLKSEL1 ==> GTX_DUAL PMATSTCLKSEL1)
		)
		(element TX_BUFFER_USE_1 0
			(cfg FALSE TRUE)
		)
		(element TXDATA15 1
			(pin TXDATA15 output)
			(conn TXDATA15 TXDATA15 ==> GTX_DUAL TXDATA15)
		)
		(element RXDISPERR02 1
			(pin RXDISPERR02 input)
			(conn RXDISPERR02 RXDISPERR02 <== GTX_DUAL RXDISPERR02)
		)
		(element RXDATAWIDTH01 1
			(pin RXDATAWIDTH01 output)
			(conn RXDATAWIDTH01 RXDATAWIDTH01 ==> GTX_DUAL RXDATAWIDTH01)
		)
		(element PLL_DIVSEL_FB 0
			(cfg 10 8 5 4 3 2 1)
		)
		(element TXDATAWIDTH10 1
			(pin TXDATAWIDTH10 output)
			(conn TXDATAWIDTH10 TXDATAWIDTH10 ==> GTX_DUAL TXDATAWIDTH10)
		)
		(element RXENEQB0 1
			(pin RXENEQB0 output)
			(conn RXENEQB0 RXENEQB0 ==> GTX_DUAL RXENEQB0)
		)
		(element RXCHARISCOMMA10 1
			(pin RXCHARISCOMMA10 input)
			(conn RXCHARISCOMMA10 RXCHARISCOMMA10 <== GTX_DUAL RXCHARISCOMMA10)
		)
		(element RXEQMIX00 1
			(pin RXEQMIX00 output)
			(conn RXEQMIX00 RXEQMIX00 ==> GTX_DUAL RXEQMIX00)
		)
		(element RXNOTINTABLE00 1
			(pin RXNOTINTABLE00 input)
			(conn RXNOTINTABLE00 RXNOTINTABLE00 <== GTX_DUAL RXNOTINTABLE00)
		)
		(element DFECLKDLYADJ00 1
			(pin DFECLKDLYADJ00 output)
			(conn DFECLKDLYADJ00 DFECLKDLYADJ00 ==> GTX_DUAL DFECLKDLYADJ00)
		)
		(element DFECLKDLYADJMONITOR11 1
			(pin DFECLKDLYADJMONITOR11 input)
			(conn DFECLKDLYADJMONITOR11 DFECLKDLYADJMONITOR11 <== GTX_DUAL DFECLKDLYADJMONITOR11)
		)
		(element RXENMCOMMAALIGN1 1
			(pin RXENMCOMMAALIGN1 output)
			(conn RXENMCOMMAALIGN1 RXENMCOMMAALIGN1 ==> GTX_DUAL RXENMCOMMAALIGN1)
		)
		(element TXKERR02 1
			(pin TXKERR02 input)
			(conn TXKERR02 TXKERR02 <== GTX_DUAL TXKERR02)
		)
		(element RXDATA14 1
			(pin RXDATA14 input)
			(conn RXDATA14 RXDATA14 <== GTX_DUAL RXDATA14)
		)
		(element DEC_VALID_COMMA_ONLY_0 0
			(cfg FALSE TRUE)
		)
		(element RX_LOSS_OF_SYNC_FSM_0 0
			(cfg FALSE TRUE)
		)
		(element RXHEADERVALID1 1
			(pin RXHEADERVALID1 input)
			(conn RXHEADERVALID1 RXHEADERVALID1 <== GTX_DUAL RXHEADERVALID1)
		)
		(element RXDATA024 1
			(pin RXDATA024 input)
			(conn RXDATA024 RXDATA024 <== GTX_DUAL RXDATA024)
		)
		(element TERMINATION_IMP_1 0
			(cfg 75 50)
		)
		(element DFETAP3MONITOR10 1
			(pin DFETAP3MONITOR10 input)
			(conn DFETAP3MONITOR10 DFETAP3MONITOR10 <== GTX_DUAL DFETAP3MONITOR10)
		)
		(element TXENPMAPHASEALIGN0 1
			(pin TXENPMAPHASEALIGN0 output)
			(conn TXENPMAPHASEALIGN0 TXENPMAPHASEALIGN0 ==> GTX_DUAL TXENPMAPHASEALIGN0)
		)
		(element DFETAP1MONITOR04 1
			(pin DFETAP1MONITOR04 input)
			(conn DFETAP1MONITOR04 DFETAP1MONITOR04 <== GTX_DUAL DFETAP1MONITOR04)
		)
		(element RXELECIDLE0 1
			(pin RXELECIDLE0 input)
			(conn RXELECIDLE0 RXELECIDLE0 <== GTX_DUAL RXELECIDLE0)
		)
		(element TXDATA123 1
			(pin TXDATA123 output)
			(conn TXDATA123 TXDATA123 ==> GTX_DUAL TXDATA123)
		)
		(element TXBYPASS8B10B10 1
			(pin TXBYPASS8B10B10 output)
			(conn TXBYPASS8B10B10 TXBYPASS8B10B10 ==> GTX_DUAL TXBYPASS8B10B10)
		)
		(element RXENPMAPHASEALIGN0 1
			(pin RXENPMAPHASEALIGN0 output)
			(conn RXENPMAPHASEALIGN0 RXENPMAPHASEALIGN0 ==> GTX_DUAL RXENPMAPHASEALIGN0)
		)
		(element TXDATA014 1
			(pin TXDATA014 output)
			(conn TXDATA014 TXDATA014 ==> GTX_DUAL TXDATA014)
		)
		(element TXDATA11 1
			(pin TXDATA11 output)
			(conn TXDATA11 TXDATA11 ==> GTX_DUAL TXDATA11)
		)
		(element TXDATA115 1
			(pin TXDATA115 output)
			(conn TXDATA115 TXDATA115 ==> GTX_DUAL TXDATA115)
		)
		(element GTXTEST1 1
			(pin GTXTEST1 output)
			(conn GTXTEST1 GTXTEST1 ==> GTX_DUAL GTXTEST1)
		)
		(element CHAN_BOND_KEEP_ALIGN_1 0
			(cfg FALSE TRUE)
		)
		(element RXVALID1 1
			(pin RXVALID1 input)
			(conn RXVALID1 RXVALID1 <== GTX_DUAL RXVALID1)
		)
		(element RXDATA08 1
			(pin RXDATA08 input)
			(conn RXDATA08 RXDATA08 <== GTX_DUAL RXDATA08)
		)
		(element LOOPBACK10 1
			(pin LOOPBACK10 output)
			(conn LOOPBACK10 LOOPBACK10 ==> GTX_DUAL LOOPBACK10)
		)
		(element DI7 1
			(pin DI7 output)
			(conn DI7 DI7 ==> GTX_DUAL DI7)
		)
		(element TXELECIDLE0 1
			(pin TXELECIDLE0 output)
			(conn TXELECIDLE0 TXELECIDLE0 ==> GTX_DUAL TXELECIDLE0)
		)
		(element RXENPCOMMAALIGN1 1
			(pin RXENPCOMMAALIGN1 output)
			(conn RXENPCOMMAALIGN1 RXENPCOMMAALIGN1 ==> GTX_DUAL RXENPCOMMAALIGN1)
		)
		(element RXDATA127 1
			(pin RXDATA127 input)
			(conn RXDATA127 RXDATA127 <== GTX_DUAL RXDATA127)
		)
		(element DFESENSCAL10 1
			(pin DFESENSCAL10 input)
			(conn DFESENSCAL10 DFESENSCAL10 <== GTX_DUAL DFESENSCAL10)
		)
		(element RXCHBONDI02 1
			(pin RXCHBONDI02 output)
			(conn RXCHBONDI02 RXCHBONDI02 ==> GTX_DUAL RXCHBONDI02)
		)
		(element RXEQPOLE11 1
			(pin RXEQPOLE11 output)
			(conn RXEQPOLE11 RXEQPOLE11 ==> GTX_DUAL RXEQPOLE11)
		)
		(element RXUSRCLK0INV 3
			(pin RXUSRCLK0_B input)
			(pin RXUSRCLK0 input)
			(pin OUT output)
			(cfg RXUSRCLK0_B RXUSRCLK0)
			(conn RXUSRCLK0INV OUT ==> GTX_DUAL RXUSRCLK0)
			(conn RXUSRCLK0INV RXUSRCLK0_B <== RXUSRCLK0 RXUSRCLK0)
			(conn RXUSRCLK0INV RXUSRCLK0 <== RXUSRCLK0 RXUSRCLK0)
		)
		(element DFETAP3MONITOR03 1
			(pin DFETAP3MONITOR03 input)
			(conn DFETAP3MONITOR03 DFETAP3MONITOR03 <== GTX_DUAL DFETAP3MONITOR03)
		)
		(element DFETAP114 1
			(pin DFETAP114 output)
			(conn DFETAP114 DFETAP114 ==> GTX_DUAL DFETAP114)
		)
		(element DFECLKDLYADJMONITOR13 1
			(pin DFECLKDLYADJMONITOR13 input)
			(conn DFECLKDLYADJMONITOR13 DFECLKDLYADJMONITOR13 <== GTX_DUAL DFECLKDLYADJMONITOR13)
		)
		(element TXPOWERDOWN00 1
			(pin TXPOWERDOWN00 output)
			(conn TXPOWERDOWN00 TXPOWERDOWN00 ==> GTX_DUAL TXPOWERDOWN00)
		)
		(element TXSEQUENCE13 1
			(pin TXSEQUENCE13 output)
			(conn TXSEQUENCE13 TXSEQUENCE13 ==> GTX_DUAL TXSEQUENCE13)
		)
		(element RXUSRCLK21 1
			(pin RXUSRCLK21 output)
			(conn RXUSRCLK21 RXUSRCLK21 ==> RXUSRCLK21INV RXUSRCLK21_B)
			(conn RXUSRCLK21 RXUSRCLK21 ==> RXUSRCLK21INV RXUSRCLK21)
		)
		(element RXRECCLK0 1
			(pin RXRECCLK0 input)
			(conn RXRECCLK0 RXRECCLK0 <== GTX_DUAL RXRECCLK0)
		)
		(element RXEQPOLE00 1
			(pin RXEQPOLE00 output)
			(conn RXEQPOLE00 RXEQPOLE00 ==> GTX_DUAL RXEQPOLE00)
		)
		(element GTXTEST12 1
			(pin GTXTEST12 output)
			(conn GTXTEST12 GTXTEST12 ==> GTX_DUAL GTXTEST12)
		)
		(element DFEEYEDACMONITOR12 1
			(pin DFEEYEDACMONITOR12 input)
			(conn DFEEYEDACMONITOR12 DFEEYEDACMONITOR12 <== GTX_DUAL DFEEYEDACMONITOR12)
		)
		(element DFETAP2MONITOR10 1
			(pin DFETAP2MONITOR10 input)
			(conn DFETAP2MONITOR10 DFETAP2MONITOR10 <== GTX_DUAL DFETAP2MONITOR10)
		)
		(element DFETAP210 1
			(pin DFETAP210 output)
			(conn DFETAP210 DFETAP210 ==> GTX_DUAL DFETAP210)
		)
		(element RXDATA125 1
			(pin RXDATA125 input)
			(conn RXDATA125 RXDATA125 <== GTX_DUAL RXDATA125)
		)
		(element DFETAP410 1
			(pin DFETAP410 output)
			(conn DFETAP410 DFETAP410 ==> GTX_DUAL DFETAP410)
		)
		(element DO9 1
			(pin DO9 input)
			(conn DO9 DO9 <== GTX_DUAL DO9)
		)
		(element PCOMMA_DETECT_1 0
			(cfg FALSE TRUE)
		)
		(element TXBYPASS8B10B03 1
			(pin TXBYPASS8B10B03 output)
			(conn TXBYPASS8B10B03 TXBYPASS8B10B03 ==> GTX_DUAL TXBYPASS8B10B03)
		)
		(element RX_LOS_INVALID_INCR_1 0
			(cfg 128 64 32 16 8 4 2 1)
		)
		(element DFETAP2MONITOR01 1
			(pin DFETAP2MONITOR01 input)
			(conn DFETAP2MONITOR01 DFETAP2MONITOR01 <== GTX_DUAL DFETAP2MONITOR01)
		)
		(element AC_CAP_DIS_1 0
			(cfg FALSE TRUE)
		)
		(element RX_LOS_THRESHOLD_0 0
			(cfg 512 256 128 64 32 16 8 4)
		)
		(element DO11 1
			(pin DO11 input)
			(conn DO11 DO11 <== GTX_DUAL DO11)
		)
		(element DFETAP101 1
			(pin DFETAP101 output)
			(conn DFETAP101 DFETAP101 ==> GTX_DUAL DFETAP101)
		)
		(element TXSEQUENCE01 1
			(pin TXSEQUENCE01 output)
			(conn TXSEQUENCE01 TXSEQUENCE01 ==> GTX_DUAL TXSEQUENCE01)
		)
		(element RXENPRBSTST10 1
			(pin RXENPRBSTST10 output)
			(conn RXENPRBSTST10 RXENPRBSTST10 ==> GTX_DUAL RXENPRBSTST10)
		)
		(element RXRUNDISP02 1
			(pin RXRUNDISP02 input)
			(conn RXRUNDISP02 RXRUNDISP02 <== GTX_DUAL RXRUNDISP02)
		)
		(element RXGEARBOX_USE_1 0
			(cfg FALSE TRUE)
		)
		(element TX_XCLK_SEL_1 0
			(cfg TXUSR TXOUT)
		)
		(element REFCLKPWRDNB 1
			(pin REFCLKPWRDNB output)
			(conn REFCLKPWRDNB REFCLKPWRDNB ==> GTX_DUAL REFCLKPWRDNB)
		)
		(element TXN1 1
			(pin TXN1 input)
			(conn TXN1 TXN1 <== GTX_DUAL TXN1)
		)
		(element TXCHARDISPVAL11 1
			(pin TXCHARDISPVAL11 output)
			(conn TXCHARDISPVAL11 TXCHARDISPVAL11 ==> GTX_DUAL TXCHARDISPVAL11)
		)
		(element TXRESET1 1
			(pin TXRESET1 output)
			(conn TXRESET1 TXRESET1 ==> GTX_DUAL TXRESET1)
		)
		(element TSTPWRDN04 1
			(pin TSTPWRDN04 output)
			(conn TSTPWRDN04 TSTPWRDN04 ==> GTX_DUAL TSTPWRDN04)
		)
		(element DADDR3 1
			(pin DADDR3 output)
			(conn DADDR3 DADDR3 ==> GTX_DUAL DADDR3)
		)
		(element TXGEARBOXREADY1 1
			(pin TXGEARBOXREADY1 input)
			(conn TXGEARBOXREADY1 TXGEARBOXREADY1 <== GTX_DUAL TXGEARBOXREADY1)
		)
		(element DFETAP1MONITOR02 1
			(pin DFETAP1MONITOR02 input)
			(conn DFETAP1MONITOR02 DFETAP1MONITOR02 <== GTX_DUAL DFETAP1MONITOR02)
		)
		(element RXBUFSTATUS12 1
			(pin RXBUFSTATUS12 input)
			(conn RXBUFSTATUS12 RXBUFSTATUS12 <== GTX_DUAL RXBUFSTATUS12)
		)
		(element TXCHARDISPVAL12 1
			(pin TXCHARDISPVAL12 output)
			(conn TXCHARDISPVAL12 TXCHARDISPVAL12 ==> GTX_DUAL TXCHARDISPVAL12)
		)
		(element TXPREEMPHASIS01 1
			(pin TXPREEMPHASIS01 output)
			(conn TXPREEMPHASIS01 TXPREEMPHASIS01 ==> GTX_DUAL TXPREEMPHASIS01)
		)
		(element DFETAP110 1
			(pin DFETAP110 output)
			(conn DFETAP110 DFETAP110 ==> GTX_DUAL DFETAP110)
		)
		(element DFESENSCAL12 1
			(pin DFESENSCAL12 input)
			(conn DFESENSCAL12 DFESENSCAL12 <== GTX_DUAL DFESENSCAL12)
		)
		(element DFETAP4MONITOR01 1
			(pin DFETAP4MONITOR01 input)
			(conn DFETAP4MONITOR01 DFETAP4MONITOR01 <== GTX_DUAL DFETAP4MONITOR01)
		)
		(element RXP1 1
			(pin RXP1 output)
			(conn RXP1 RXP1 ==> GTX_DUAL RXP1)
		)
		(element RXSTATUS11 1
			(pin RXSTATUS11 input)
			(conn RXSTATUS11 RXSTATUS11 <== GTX_DUAL RXSTATUS11)
		)
		(element RXRUNDISP12 1
			(pin RXRUNDISP12 input)
			(conn RXRUNDISP12 RXRUNDISP12 <== GTX_DUAL RXRUNDISP12)
		)
		(element TXDATA17 1
			(pin TXDATA17 output)
			(conn TXDATA17 TXDATA17 ==> GTX_DUAL TXDATA17)
		)
		(element RXCHARISCOMMA12 1
			(pin RXCHARISCOMMA12 input)
			(conn RXCHARISCOMMA12 RXCHARISCOMMA12 <== GTX_DUAL RXCHARISCOMMA12)
		)
		(element TXGEARBOXREADY0 1
			(pin TXGEARBOXREADY0 input)
			(conn TXGEARBOXREADY0 TXGEARBOXREADY0 <== GTX_DUAL TXGEARBOXREADY0)
		)
		(element RXDEC8B10BUSE0 1
			(pin RXDEC8B10BUSE0 output)
			(conn RXDEC8B10BUSE0 RXDEC8B10BUSE0 ==> GTX_DUAL RXDEC8B10BUSE0)
		)
		(element TXCHARISK13 1
			(pin TXCHARISK13 output)
			(conn TXCHARISK13 TXCHARISK13 ==> GTX_DUAL TXCHARISK13)
		)
		(element DFECLKDLYADJ11 1
			(pin DFECLKDLYADJ11 output)
			(conn DFECLKDLYADJ11 DFECLKDLYADJ11 ==> GTX_DUAL DFECLKDLYADJ11)
		)
		(element CLK_COR_INSERT_IDLE_FLAG_0 0
			(cfg FALSE TRUE)
		)
		(element DO4 1
			(pin DO4 input)
			(conn DO4 DO4 <== GTX_DUAL DO4)
		)
		(element DFETAP4MONITOR12 1
			(pin DFETAP4MONITOR12 input)
			(conn DFETAP4MONITOR12 DFETAP4MONITOR12 <== GTX_DUAL DFETAP4MONITOR12)
		)
		(element TXENC8B10BUSE0 1
			(pin TXENC8B10BUSE0 output)
			(conn TXENC8B10BUSE0 TXENC8B10BUSE0 ==> GTX_DUAL TXENC8B10BUSE0)
		)
		(element RX_EN_IDLE_HOLD_DFE_0 0
			(cfg FALSE TRUE)
		)
		(element RXPRBSERR1 1
			(pin RXPRBSERR1 input)
			(conn RXPRBSERR1 RXPRBSERR1 <== GTX_DUAL RXPRBSERR1)
		)
		(element TXDATA024 1
			(pin TXDATA024 output)
			(conn TXDATA024 TXDATA024 ==> GTX_DUAL TXDATA024)
		)
		(element TXRUNDISP02 1
			(pin TXRUNDISP02 input)
			(conn TXRUNDISP02 TXRUNDISP02 <== GTX_DUAL TXRUNDISP02)
		)
		(element TXP0 1
			(pin TXP0 input)
			(conn TXP0 TXP0 <== GTX_DUAL TXP0)
		)
		(element RXHEADER02 1
			(pin RXHEADER02 input)
			(conn RXHEADER02 RXHEADER02 <== GTX_DUAL RXHEADER02)
		)
		(element TXCHARDISPMODE03 1
			(pin TXCHARDISPMODE03 output)
			(conn TXCHARDISPMODE03 TXCHARDISPMODE03 ==> GTX_DUAL TXCHARDISPMODE03)
		)
		(element DFETAP212 1
			(pin DFETAP212 output)
			(conn DFETAP212 DFETAP212 ==> GTX_DUAL DFETAP212)
		)
		(element DFETAP1MONITOR10 1
			(pin DFETAP1MONITOR10 input)
			(conn DFETAP1MONITOR10 DFETAP1MONITOR10 <== GTX_DUAL DFETAP1MONITOR10)
		)
		(element DFECLKDLYADJMONITOR04 1
			(pin DFECLKDLYADJMONITOR04 input)
			(conn DFECLKDLYADJMONITOR04 DFECLKDLYADJMONITOR04 <== GTX_DUAL DFECLKDLYADJMONITOR04)
		)
		(element OVERSAMPLE_MODE 0
			(cfg FALSE TRUE)
		)
		(element DFECLKDLYADJ04 1
			(pin DFECLKDLYADJ04 output)
			(conn DFECLKDLYADJ04 DFECLKDLYADJ04 ==> GTX_DUAL DFECLKDLYADJ04)
		)
		(element RESETDONE0 1
			(pin RESETDONE0 input)
			(conn RESETDONE0 RESETDONE0 <== GTX_DUAL RESETDONE0)
		)
		(element TXCHARDISPMODE13 1
			(pin TXCHARDISPMODE13 output)
			(conn TXCHARDISPMODE13 TXCHARDISPMODE13 ==> GTX_DUAL TXCHARDISPMODE13)
		)
		(element RXLOSSOFSYNC01 1
			(pin RXLOSSOFSYNC01 input)
			(conn RXLOSSOFSYNC01 RXLOSSOFSYNC01 <== GTX_DUAL RXLOSSOFSYNC01)
		)
		(element RXDATA12 1
			(pin RXDATA12 input)
			(conn RXDATA12 RXDATA12 <== GTX_DUAL RXDATA12)
		)
		(element RXDATA018 1
			(pin RXDATA018 input)
			(conn RXDATA018 RXDATA018 <== GTX_DUAL RXDATA018)
		)
		(element CLK_COR_REPEAT_WAIT_0 0
			(cfg 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16)
		)
		(element RXDATA011 1
			(pin RXDATA011 input)
			(conn RXDATA011 RXDATA011 <== GTX_DUAL RXDATA011)
		)
		(element RXDATA19 1
			(pin RXDATA19 input)
			(conn RXDATA19 RXDATA19 <== GTX_DUAL RXDATA19)
		)
		(element PRBSCNTRESET0 1
			(pin PRBSCNTRESET0 output)
			(conn PRBSCNTRESET0 PRBSCNTRESET0 ==> GTX_DUAL PRBSCNTRESET0)
		)
		(element RXENCHANSYNC0 1
			(pin RXENCHANSYNC0 output)
			(conn RXENCHANSYNC0 RXENCHANSYNC0 ==> GTX_DUAL RXENCHANSYNC0)
		)
		(element DFETAP2MONITOR12 1
			(pin DFETAP2MONITOR12 input)
			(conn DFETAP2MONITOR12 DFETAP2MONITOR12 <== GTX_DUAL DFETAP2MONITOR12)
		)
		(element RXGEARBOXSLIP0 1
			(pin RXGEARBOXSLIP0 output)
			(conn RXGEARBOXSLIP0 RXGEARBOXSLIP0 ==> GTX_DUAL RXGEARBOXSLIP0)
		)
		(element DADDR0 1
			(pin DADDR0 output)
			(conn DADDR0 DADDR0 ==> GTX_DUAL DADDR0)
		)
		(element RXCOMMADETUSE1 1
			(pin RXCOMMADETUSE1 output)
			(conn RXCOMMADETUSE1 RXCOMMADETUSE1 ==> GTX_DUAL RXCOMMADETUSE1)
		)
		(element PRBSCNTRESET1 1
			(pin PRBSCNTRESET1 output)
			(conn PRBSCNTRESET1 PRBSCNTRESET1 ==> GTX_DUAL PRBSCNTRESET1)
		)
		(element TXDIFFCTRL02 1
			(pin TXDIFFCTRL02 output)
			(conn TXDIFFCTRL02 TXDIFFCTRL02 ==> GTX_DUAL TXDIFFCTRL02)
		)
		(element RXDATA01 1
			(pin RXDATA01 input)
			(conn RXDATA01 RXDATA01 <== GTX_DUAL RXDATA01)
		)
		(element TXKERR12 1
			(pin TXKERR12 input)
			(conn TXKERR12 TXKERR12 <== GTX_DUAL TXKERR12)
		)
		(element TXCHARDISPVAL01 1
			(pin TXCHARDISPVAL01 output)
			(conn TXCHARDISPVAL01 TXCHARDISPVAL01 ==> GTX_DUAL TXCHARDISPVAL01)
		)
		(element DFECLKDLYADJ14 1
			(pin DFECLKDLYADJ14 output)
			(conn DFECLKDLYADJ14 DFECLKDLYADJ14 ==> GTX_DUAL DFECLKDLYADJ14)
		)
		(element TXDETECTRX1 1
			(pin TXDETECTRX1 output)
			(conn TXDETECTRX1 TXDETECTRX1 ==> GTX_DUAL TXDETECTRX1)
		)
		(element PLL_SATA_0 0
			(cfg FALSE TRUE)
		)
		(element RXDISPERR01 1
			(pin RXDISPERR01 input)
			(conn RXDISPERR01 RXDISPERR01 <== GTX_DUAL RXDISPERR01)
		)
		(element RX_EN_IDLE_HOLD_DFE_1 0
			(cfg FALSE TRUE)
		)
		(element TXDATA021 1
			(pin TXDATA021 output)
			(conn TXDATA021 TXDATA021 ==> GTX_DUAL TXDATA021)
		)
		(element TXGEARBOX_USE_1 0
			(cfg FALSE TRUE)
		)
		(element CHAN_BOND_LEVEL_0 0
			(cfg 7 6 5 4 3 2 1 0)
		)
		(element SATA_MAX_BURST_0 0
			(cfg 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32)
		)
		(element RXP0 1
			(pin RXP0 output)
			(conn RXP0 RXP0 ==> GTX_DUAL RXP0)
		)
		(element DI11 1
			(pin DI11 output)
			(conn DI11 DI11 ==> GTX_DUAL DI11)
		)
		(element RXDATAVALID0 1
			(pin RXDATAVALID0 input)
			(conn RXDATAVALID0 RXDATAVALID0 <== GTX_DUAL RXDATAVALID0)
		)
		(element TXHEADER00 1
			(pin TXHEADER00 output)
			(conn TXHEADER00 TXHEADER00 ==> GTX_DUAL TXHEADER00)
		)
		(element RXOVERSAMPLEERR0 1
			(pin RXOVERSAMPLEERR0 input)
			(conn RXOVERSAMPLEERR0 RXOVERSAMPLEERR0 <== GTX_DUAL RXOVERSAMPLEERR0)
		)
		(element DFETAP104 1
			(pin DFETAP104 output)
			(conn DFETAP104 DFETAP104 ==> GTX_DUAL DFETAP104)
		)
		(element CHAN_BOND_2_MAX_SKEW_0 0
			(cfg 14 13 12 11 10 9 8 7 6 5 4 3 2 1)
		)
		(element TXDATA04 1
			(pin TXDATA04 output)
			(conn TXDATA04 TXDATA04 ==> GTX_DUAL TXDATA04)
		)
		(element TXDATA01 1
			(pin TXDATA01 output)
			(conn TXDATA01 TXDATA01 ==> GTX_DUAL TXDATA01)
		)
		(element TXP1 1
			(pin TXP1 input)
			(conn TXP1 TXP1 <== GTX_DUAL TXP1)
		)
		(element RXCLKCORCNT00 1
			(pin RXCLKCORCNT00 input)
			(conn RXCLKCORCNT00 RXCLKCORCNT00 <== GTX_DUAL RXCLKCORCNT00)
		)
		(element TXDATA19 1
			(pin TXDATA19 output)
			(conn TXDATA19 TXDATA19 ==> GTX_DUAL TXDATA19)
		)
		(element DI8 1
			(pin DI8 output)
			(conn DI8 DI8 ==> GTX_DUAL DI8)
		)
		(element RXSTARTOFSEQ0 1
			(pin RXSTARTOFSEQ0 input)
			(conn RXSTARTOFSEQ0 RXSTARTOFSEQ0 <== GTX_DUAL RXSTARTOFSEQ0)
		)
		(element RXRUNDISP10 1
			(pin RXRUNDISP10 input)
			(conn RXRUNDISP10 RXRUNDISP10 <== GTX_DUAL RXRUNDISP10)
		)
		(element RX_CDR_FORCE_ROTATE_1 0
			(cfg FALSE TRUE)
		)
		(element RCV_TERM_GND_0 0
			(cfg FALSE TRUE)
		)
		(element RXCLKCORCNT12 1
			(pin RXCLKCORCNT12 input)
			(conn RXCLKCORCNT12 RXCLKCORCNT12 <== GTX_DUAL RXCLKCORCNT12)
		)
		(element DFECLKDLYADJ02 1
			(pin DFECLKDLYADJ02 output)
			(conn DFECLKDLYADJ02 DFECLKDLYADJ02 ==> GTX_DUAL DFECLKDLYADJ02)
		)
		(element AC_CAP_DIS_0 0
			(cfg FALSE TRUE)
		)
		(element RXDATA017 1
			(pin RXDATA017 input)
			(conn RXDATA017 RXDATA017 <== GTX_DUAL RXDATA017)
		)
		(element DFETAP3MONITOR13 1
			(pin DFETAP3MONITOR13 input)
			(conn DFETAP3MONITOR13 DFETAP3MONITOR13 <== GTX_DUAL DFETAP3MONITOR13)
		)
		(element TXRUNDISP10 1
			(pin TXRUNDISP10 input)
			(conn TXRUNDISP10 TXRUNDISP10 <== GTX_DUAL TXRUNDISP10)
		)
		(element TERMINATION_OVRD 0
			(cfg FALSE TRUE)
		)
		(element RXDATA13 1
			(pin RXDATA13 input)
			(conn RXDATA13 RXDATA13 <== GTX_DUAL RXDATA13)
		)
		(element DO2 1
			(pin DO2 input)
			(conn DO2 DO2 <== GTX_DUAL DO2)
		)
		(element TXDATA019 1
			(pin TXDATA019 output)
			(conn TXDATA019 TXDATA019 ==> GTX_DUAL TXDATA019)
		)
		(element TXENPRBSTST01 1
			(pin TXENPRBSTST01 output)
			(conn TXENPRBSTST01 TXENPRBSTST01 ==> GTX_DUAL TXENPRBSTST01)
		)
		(element RXELECIDLE1 1
			(pin RXELECIDLE1 input)
			(conn RXELECIDLE1 RXELECIDLE1 <== GTX_DUAL RXELECIDLE1)
		)
		(element DI1 1
			(pin DI1 output)
			(conn DI1 DI1 ==> GTX_DUAL DI1)
		)
		(element TXINHIBIT1 1
			(pin TXINHIBIT1 output)
			(conn TXINHIBIT1 TXINHIBIT1 ==> GTX_DUAL TXINHIBIT1)
		)
		(element RXDATA118 1
			(pin RXDATA118 input)
			(conn RXDATA118 RXDATA118 <== GTX_DUAL RXDATA118)
		)
		(element CLKIN 1
			(pin CLKIN output)
			(conn CLKIN CLKIN ==> GTX_DUAL CLKIN)
		)
		(element DFETAP1MONITOR12 1
			(pin DFETAP1MONITOR12 input)
			(conn DFETAP1MONITOR12 DFETAP1MONITOR12 <== GTX_DUAL DFETAP1MONITOR12)
		)
		(element TXDATA114 1
			(pin TXDATA114 output)
			(conn TXDATA114 TXDATA114 ==> GTX_DUAL TXDATA114)
		)
		(element GTXTEST4 1
			(pin GTXTEST4 output)
			(conn GTXTEST4 GTXTEST4 ==> GTX_DUAL GTXTEST4)
		)
		(element RXDATA123 1
			(pin RXDATA123 input)
			(conn RXDATA123 RXDATA123 <== GTX_DUAL RXDATA123)
		)
		(element RXBUFSTATUS01 1
			(pin RXBUFSTATUS01 input)
			(conn RXBUFSTATUS01 RXBUFSTATUS01 <== GTX_DUAL RXBUFSTATUS01)
		)
		(element TXDATA126 1
			(pin TXDATA126 output)
			(conn TXDATA126 TXDATA126 ==> GTX_DUAL TXDATA126)
		)
		(element RXRUNDISP00 1
			(pin RXRUNDISP00 input)
			(conn RXRUNDISP00 RXRUNDISP00 <== GTX_DUAL RXRUNDISP00)
		)
		(element RXDATA18 1
			(pin RXDATA18 input)
			(conn RXDATA18 RXDATA18 <== GTX_DUAL RXDATA18)
		)
		(element TXDATA015 1
			(pin TXDATA015 output)
			(conn TXDATA015 TXDATA015 ==> GTX_DUAL TXDATA015)
		)
		(element DO14 1
			(pin DO14 input)
			(conn DO14 DO14 <== GTX_DUAL DO14)
		)
		(element CLK_COR_KEEP_IDLE_0 0
			(cfg FALSE TRUE)
		)
		(element RXEQPOLE01 1
			(pin RXEQPOLE01 output)
			(conn RXEQPOLE01 RXEQPOLE01 ==> GTX_DUAL RXEQPOLE01)
		)
		(element TXBYPASS8B10B13 1
			(pin TXBYPASS8B10B13 output)
			(conn TXBYPASS8B10B13 TXBYPASS8B10B13 ==> GTX_DUAL TXBYPASS8B10B13)
		)
		(element CHAN_BOND_SEQ_2_USE_1 0
			(cfg FALSE TRUE)
		)
		(element TXRUNDISP12 1
			(pin TXRUNDISP12 input)
			(conn TXRUNDISP12 TXRUNDISP12 <== GTX_DUAL TXRUNDISP12)
		)
		(element TXCHARDISPVAL03 1
			(pin TXCHARDISPVAL03 output)
			(conn TXCHARDISPVAL03 TXCHARDISPVAL03 ==> GTX_DUAL TXCHARDISPVAL03)
		)
		(element DFECLKDLYADJMONITOR03 1
			(pin DFECLKDLYADJMONITOR03 input)
			(conn DFECLKDLYADJMONITOR03 DFECLKDLYADJMONITOR03 <== GTX_DUAL DFECLKDLYADJMONITOR03)
		)
		(element TXDATA026 1
			(pin TXDATA026 output)
			(conn TXDATA026 TXDATA026 ==> GTX_DUAL TXDATA026)
		)
		(element CHAN_BOND_KEEP_ALIGN_0 0
			(cfg FALSE TRUE)
		)
		(element RX_SLIDE_MODE_0 0
			(cfg PMA PCS)
		)
		(element RXHEADERVALID0 1
			(pin RXHEADERVALID0 input)
			(conn RXHEADERVALID0 RXHEADERVALID0 <== GTX_DUAL RXHEADERVALID0)
		)
		(element PMAAMUX1 1
			(pin PMAAMUX1 output)
			(conn PMAAMUX1 PMAAMUX1 ==> GTX_DUAL PMAAMUX1)
		)
		(element RXDATA03 1
			(pin RXDATA03 input)
			(conn RXDATA03 RXDATA03 <== GTX_DUAL RXDATA03)
		)
		(element RXBYTEISALIGNED0 1
			(pin RXBYTEISALIGNED0 input)
			(conn RXBYTEISALIGNED0 RXBYTEISALIGNED0 <== GTX_DUAL RXBYTEISALIGNED0)
		)
		(element RXNOTINTABLE13 1
			(pin RXNOTINTABLE13 input)
			(conn RXNOTINTABLE13 RXNOTINTABLE13 <== GTX_DUAL RXNOTINTABLE13)
		)
		(element TXCHARDISPMODE01 1
			(pin TXCHARDISPMODE01 output)
			(conn TXCHARDISPMODE01 TXCHARDISPMODE01 ==> GTX_DUAL TXCHARDISPMODE01)
		)
		(element TXKERR03 1
			(pin TXKERR03 input)
			(conn TXKERR03 TXKERR03 <== GTX_DUAL TXKERR03)
		)
		(element RXUSRCLK20INV 3
			(pin RXUSRCLK20_B input)
			(pin RXUSRCLK20 input)
			(pin OUT output)
			(cfg RXUSRCLK20_B RXUSRCLK20)
			(conn RXUSRCLK20INV OUT ==> GTX_DUAL RXUSRCLK20)
			(conn RXUSRCLK20INV RXUSRCLK20_B <== RXUSRCLK20 RXUSRCLK20)
			(conn RXUSRCLK20INV RXUSRCLK20 <== RXUSRCLK20 RXUSRCLK20)
		)
		(element RX_STATUS_FMT_0 0
			(cfg SATA PCIE)
		)
		(element GTX_DUAL 656 # BEL
			(pin TXUSRCLK21 input)
			(pin TXUSRCLK20 input)
			(pin TXUSRCLK1 input)
			(pin TXUSRCLK0 input)
			(pin TXSTARTSEQ1 input)
			(pin TXSTARTSEQ0 input)
			(pin TXSEQUENCE16 input)
			(pin TXSEQUENCE15 input)
			(pin TXSEQUENCE14 input)
			(pin TXSEQUENCE13 input)
			(pin TXSEQUENCE12 input)
			(pin TXSEQUENCE11 input)
			(pin TXSEQUENCE10 input)
			(pin TXSEQUENCE06 input)
			(pin TXSEQUENCE05 input)
			(pin TXSEQUENCE04 input)
			(pin TXSEQUENCE03 input)
			(pin TXSEQUENCE02 input)
			(pin TXSEQUENCE01 input)
			(pin TXSEQUENCE00 input)
			(pin TXRUNDISP13 output)
			(pin TXRUNDISP12 output)
			(pin TXRUNDISP11 output)
			(pin TXRUNDISP10 output)
			(pin TXRUNDISP03 output)
			(pin TXRUNDISP02 output)
			(pin TXRUNDISP01 output)
			(pin TXRUNDISP00 output)
			(pin TXRESET1 input)
			(pin TXRESET0 input)
			(pin TXPREEMPHASIS13 input)
			(pin TXPREEMPHASIS12 input)
			(pin TXPREEMPHASIS11 input)
			(pin TXPREEMPHASIS10 input)
			(pin TXPREEMPHASIS03 input)
			(pin TXPREEMPHASIS02 input)
			(pin TXPREEMPHASIS01 input)
			(pin TXPREEMPHASIS00 input)
			(pin TXPOWERDOWN11 input)
			(pin TXPOWERDOWN10 input)
			(pin TXPOWERDOWN01 input)
			(pin TXPOWERDOWN00 input)
			(pin TXPOLARITY1 input)
			(pin TXPOLARITY0 input)
			(pin TXPMASETPHASE1 input)
			(pin TXPMASETPHASE0 input)
			(pin TXP1 output)
			(pin TXP0 output)
			(pin TXOUTCLK1 output)
			(pin TXOUTCLK0 output)
			(pin TXN1 output)
			(pin TXN0 output)
			(pin TXKERR13 output)
			(pin TXKERR12 output)
			(pin TXKERR11 output)
			(pin TXKERR10 output)
			(pin TXKERR03 output)
			(pin TXKERR02 output)
			(pin TXKERR01 output)
			(pin TXKERR00 output)
			(pin TXINHIBIT1 input)
			(pin TXINHIBIT0 input)
			(pin TXHEADER12 input)
			(pin TXHEADER11 input)
			(pin TXHEADER10 input)
			(pin TXHEADER02 input)
			(pin TXHEADER01 input)
			(pin TXHEADER00 input)
			(pin TXGEARBOXREADY1 output)
			(pin TXGEARBOXREADY0 output)
			(pin TXENPRBSTST11 input)
			(pin TXENPRBSTST10 input)
			(pin TXENPRBSTST01 input)
			(pin TXENPRBSTST00 input)
			(pin TXENPMAPHASEALIGN1 input)
			(pin TXENPMAPHASEALIGN0 input)
			(pin TXENC8B10BUSE1 input)
			(pin TXENC8B10BUSE0 input)
			(pin TXELECIDLE1 input)
			(pin TXELECIDLE0 input)
			(pin TXDIFFCTRL12 input)
			(pin TXDIFFCTRL11 input)
			(pin TXDIFFCTRL10 input)
			(pin TXDIFFCTRL02 input)
			(pin TXDIFFCTRL01 input)
			(pin TXDIFFCTRL00 input)
			(pin TXDETECTRX1 input)
			(pin TXDETECTRX0 input)
			(pin TXDATAWIDTH11 input)
			(pin TXDATAWIDTH10 input)
			(pin TXDATAWIDTH01 input)
			(pin TXDATAWIDTH00 input)
			(pin TXDATA131 input)
			(pin TXDATA130 input)
			(pin TXDATA129 input)
			(pin TXDATA128 input)
			(pin TXDATA127 input)
			(pin TXDATA126 input)
			(pin TXDATA125 input)
			(pin TXDATA124 input)
			(pin TXDATA123 input)
			(pin TXDATA122 input)
			(pin TXDATA121 input)
			(pin TXDATA120 input)
			(pin TXDATA119 input)
			(pin TXDATA118 input)
			(pin TXDATA117 input)
			(pin TXDATA116 input)
			(pin TXDATA115 input)
			(pin TXDATA114 input)
			(pin TXDATA113 input)
			(pin TXDATA112 input)
			(pin TXDATA111 input)
			(pin TXDATA110 input)
			(pin TXDATA031 input)
			(pin TXDATA030 input)
			(pin TXDATA029 input)
			(pin TXDATA028 input)
			(pin TXDATA027 input)
			(pin TXDATA026 input)
			(pin TXDATA025 input)
			(pin TXDATA024 input)
			(pin TXDATA023 input)
			(pin TXDATA022 input)
			(pin TXDATA021 input)
			(pin TXDATA020 input)
			(pin TXDATA019 input)
			(pin TXDATA19 input)
			(pin TXDATA018 input)
			(pin TXDATA18 input)
			(pin TXDATA17 input)
			(pin TXDATA017 input)
			(pin TXDATA16 input)
			(pin TXDATA016 input)
			(pin TXDATA15 input)
			(pin TXDATA015 input)
			(pin TXDATA014 input)
			(pin TXDATA14 input)
			(pin TXDATA13 input)
			(pin TXDATA013 input)
			(pin TXDATA12 input)
			(pin TXDATA012 input)
			(pin TXDATA11 input)
			(pin TXDATA011 input)
			(pin TXDATA10 input)
			(pin TXDATA010 input)
			(pin TXDATA09 input)
			(pin TXDATA08 input)
			(pin TXDATA07 input)
			(pin TXDATA06 input)
			(pin TXDATA05 input)
			(pin TXDATA04 input)
			(pin TXDATA03 input)
			(pin TXDATA02 input)
			(pin TXDATA01 input)
			(pin TXDATA00 input)
			(pin TXCOMTYPE1 input)
			(pin TXCOMTYPE0 input)
			(pin TXCOMSTART1 input)
			(pin TXCOMSTART0 input)
			(pin TXCHARISK13 input)
			(pin TXCHARISK12 input)
			(pin TXCHARISK11 input)
			(pin TXCHARISK10 input)
			(pin TXCHARISK03 input)
			(pin TXCHARISK02 input)
			(pin TXCHARISK01 input)
			(pin TXCHARISK00 input)
			(pin TXCHARDISPVAL13 input)
			(pin TXCHARDISPVAL12 input)
			(pin TXCHARDISPVAL11 input)
			(pin TXCHARDISPVAL10 input)
			(pin TXCHARDISPVAL03 input)
			(pin TXCHARDISPVAL02 input)
			(pin TXCHARDISPVAL01 input)
			(pin TXCHARDISPVAL00 input)
			(pin TXCHARDISPMODE13 input)
			(pin TXCHARDISPMODE12 input)
			(pin TXCHARDISPMODE11 input)
			(pin TXCHARDISPMODE10 input)
			(pin TXCHARDISPMODE03 input)
			(pin TXCHARDISPMODE02 input)
			(pin TXCHARDISPMODE01 input)
			(pin TXCHARDISPMODE00 input)
			(pin TXBYPASS8B10B13 input)
			(pin TXBYPASS8B10B12 input)
			(pin TXBYPASS8B10B11 input)
			(pin TXBYPASS8B10B10 input)
			(pin TXBYPASS8B10B03 input)
			(pin TXBYPASS8B10B02 input)
			(pin TXBYPASS8B10B01 input)
			(pin TXBYPASS8B10B00 input)
			(pin TXBUFSTATUS11 output)
			(pin TXBUFSTATUS10 output)
			(pin TXBUFSTATUS01 output)
			(pin TXBUFSTATUS00 output)
			(pin TXBUFDIFFCTRL12 input)
			(pin TXBUFDIFFCTRL11 input)
			(pin TXBUFDIFFCTRL10 input)
			(pin TXBUFDIFFCTRL02 input)
			(pin TXBUFDIFFCTRL01 input)
			(pin TXBUFDIFFCTRL00 input)
			(pin TSTPWRDNOVRD1 input)
			(pin TSTPWRDNOVRD0 input)
			(pin TSTPWRDN14 input)
			(pin TSTPWRDN13 input)
			(pin TSTPWRDN12 input)
			(pin TSTPWRDN11 input)
			(pin TSTPWRDN10 input)
			(pin TSTPWRDN04 input)
			(pin TSTPWRDN03 input)
			(pin TSTPWRDN02 input)
			(pin TSTPWRDN01 input)
			(pin TSTPWRDN00 input)
			(pin SCANOUTPCSCOMMON output)
			(pin SCANOUTPCS1 output)
			(pin SCANOUTPCS0 output)
			(pin SCANMODE input)
			(pin SCANINPCSCOMMON input)
			(pin SCANINPCS1 input)
			(pin SCANINPCS0 input)
			(pin SCANEN input)
			(pin RXVALID1 output)
			(pin RXVALID0 output)
			(pin RXUSRCLK21 input)
			(pin RXUSRCLK20 input)
			(pin RXUSRCLK1 input)
			(pin RXUSRCLK0 input)
			(pin RXSTATUS12 output)
			(pin RXSTATUS11 output)
			(pin RXSTATUS10 output)
			(pin RXSTATUS02 output)
			(pin RXSTATUS01 output)
			(pin RXSTATUS00 output)
			(pin RXSTARTOFSEQ1 output)
			(pin RXSTARTOFSEQ0 output)
			(pin RXSLIDE1 input)
			(pin RXSLIDE0 input)
			(pin RXRUNDISP13 output)
			(pin RXRUNDISP12 output)
			(pin RXRUNDISP11 output)
			(pin RXRUNDISP10 output)
			(pin RXRUNDISP03 output)
			(pin RXRUNDISP02 output)
			(pin RXRUNDISP01 output)
			(pin RXRUNDISP00 output)
			(pin RXRESET1 input)
			(pin RXRESET0 input)
			(pin RXRECCLK1 output)
			(pin RXRECCLK0 output)
			(pin RXPRBSERR1 output)
			(pin RXPRBSERR0 output)
			(pin RXPOWERDOWN11 input)
			(pin RXPOWERDOWN10 input)
			(pin RXPOWERDOWN01 input)
			(pin RXPOWERDOWN00 input)
			(pin RXPOLARITY1 input)
			(pin RXPOLARITY0 input)
			(pin RXPMASETPHASE1 input)
			(pin RXPMASETPHASE0 input)
			(pin RXP1 input)
			(pin RXP0 input)
			(pin RXOVERSAMPLEERR1 output)
			(pin RXOVERSAMPLEERR0 output)
			(pin RXNOTINTABLE13 output)
			(pin RXNOTINTABLE12 output)
			(pin RXNOTINTABLE11 output)
			(pin RXNOTINTABLE10 output)
			(pin RXNOTINTABLE03 output)
			(pin RXNOTINTABLE02 output)
			(pin RXNOTINTABLE01 output)
			(pin RXNOTINTABLE00 output)
			(pin RXN1 input)
			(pin RXN0 input)
			(pin RXLOSSOFSYNC11 output)
			(pin RXLOSSOFSYNC10 output)
			(pin RXLOSSOFSYNC01 output)
			(pin RXLOSSOFSYNC00 output)
			(pin RXHEADERVALID1 output)
			(pin RXHEADERVALID0 output)
			(pin RXHEADER12 output)
			(pin RXHEADER11 output)
			(pin RXHEADER10 output)
			(pin RXHEADER02 output)
			(pin RXHEADER01 output)
			(pin RXHEADER00 output)
			(pin RXGEARBOXSLIP1 input)
			(pin RXGEARBOXSLIP0 input)
			(pin RXEQPOLE13 input)
			(pin RXEQPOLE12 input)
			(pin RXEQPOLE11 input)
			(pin RXEQPOLE10 input)
			(pin RXEQPOLE03 input)
			(pin RXEQPOLE02 input)
			(pin RXEQPOLE01 input)
			(pin RXEQPOLE00 input)
			(pin RXEQMIX11 input)
			(pin RXEQMIX10 input)
			(pin RXEQMIX01 input)
			(pin RXEQMIX00 input)
			(pin RXENSAMPLEALIGN1 input)
			(pin RXENSAMPLEALIGN0 input)
			(pin RXENPRBSTST11 input)
			(pin RXENPRBSTST10 input)
			(pin RXENPRBSTST01 input)
			(pin RXENPRBSTST00 input)
			(pin RXENPMAPHASEALIGN1 input)
			(pin RXENPMAPHASEALIGN0 input)
			(pin RXENPCOMMAALIGN1 input)
			(pin RXENPCOMMAALIGN0 input)
			(pin RXENMCOMMAALIGN1 input)
			(pin RXENMCOMMAALIGN0 input)
			(pin RXENEQB1 input)
			(pin RXENEQB0 input)
			(pin RXENCHANSYNC1 input)
			(pin RXENCHANSYNC0 input)
			(pin RXELECIDLE1 output)
			(pin RXELECIDLE0 output)
			(pin RXDISPERR13 output)
			(pin RXDISPERR12 output)
			(pin RXDISPERR11 output)
			(pin RXDISPERR10 output)
			(pin RXDISPERR03 output)
			(pin RXDISPERR02 output)
			(pin RXDISPERR01 output)
			(pin RXDISPERR00 output)
			(pin RXDEC8B10BUSE1 input)
			(pin RXDEC8B10BUSE0 input)
			(pin RXDATAWIDTH11 input)
			(pin RXDATAWIDTH10 input)
			(pin RXDATAWIDTH01 input)
			(pin RXDATAWIDTH00 input)
			(pin RXDATAVALID1 output)
			(pin RXDATAVALID0 output)
			(pin RXDATA131 output)
			(pin RXDATA130 output)
			(pin RXDATA129 output)
			(pin RXDATA128 output)
			(pin RXDATA127 output)
			(pin RXDATA126 output)
			(pin RXDATA125 output)
			(pin RXDATA124 output)
			(pin RXDATA123 output)
			(pin RXDATA122 output)
			(pin RXDATA121 output)
			(pin RXDATA120 output)
			(pin RXDATA119 output)
			(pin RXDATA118 output)
			(pin RXDATA117 output)
			(pin RXDATA116 output)
			(pin RXDATA115 output)
			(pin RXDATA114 output)
			(pin RXDATA113 output)
			(pin RXDATA112 output)
			(pin RXDATA111 output)
			(pin RXDATA110 output)
			(pin RXDATA031 output)
			(pin RXDATA030 output)
			(pin RXDATA029 output)
			(pin RXDATA028 output)
			(pin RXDATA027 output)
			(pin RXDATA026 output)
			(pin RXDATA025 output)
			(pin RXDATA024 output)
			(pin RXDATA023 output)
			(pin RXDATA022 output)
			(pin RXDATA021 output)
			(pin RXDATA020 output)
			(pin RXDATA19 output)
			(pin RXDATA019 output)
			(pin RXDATA018 output)
			(pin RXDATA18 output)
			(pin RXDATA17 output)
			(pin RXDATA017 output)
			(pin RXDATA16 output)
			(pin RXDATA016 output)
			(pin RXDATA15 output)
			(pin RXDATA015 output)
			(pin RXDATA14 output)
			(pin RXDATA014 output)
			(pin RXDATA013 output)
			(pin RXDATA13 output)
			(pin RXDATA12 output)
			(pin RXDATA012 output)
			(pin RXDATA011 output)
			(pin RXDATA11 output)
			(pin RXDATA10 output)
			(pin RXDATA010 output)
			(pin RXDATA09 output)
			(pin RXDATA08 output)
			(pin RXDATA07 output)
			(pin RXDATA06 output)
			(pin RXDATA05 output)
			(pin RXDATA04 output)
			(pin RXDATA03 output)
			(pin RXDATA02 output)
			(pin RXDATA01 output)
			(pin RXDATA00 output)
			(pin RXCOMMADETUSE1 input)
			(pin RXCOMMADETUSE0 input)
			(pin RXCOMMADET1 output)
			(pin RXCOMMADET0 output)
			(pin RXCLKCORCNT12 output)
			(pin RXCLKCORCNT11 output)
			(pin RXCLKCORCNT10 output)
			(pin RXCLKCORCNT02 output)
			(pin RXCLKCORCNT01 output)
			(pin RXCLKCORCNT00 output)
			(pin RXCHBONDO13 output)
			(pin RXCHBONDO12 output)
			(pin RXCHBONDO11 output)
			(pin RXCHBONDO10 output)
			(pin RXCHBONDO03 output)
			(pin RXCHBONDO02 output)
			(pin RXCHBONDO01 output)
			(pin RXCHBONDO00 output)
			(pin RXCHBONDI13 input)
			(pin RXCHBONDI12 input)
			(pin RXCHBONDI11 input)
			(pin RXCHBONDI10 input)
			(pin RXCHBONDI03 input)
			(pin RXCHBONDI02 input)
			(pin RXCHBONDI01 input)
			(pin RXCHBONDI00 input)
			(pin RXCHARISK13 output)
			(pin RXCHARISK12 output)
			(pin RXCHARISK11 output)
			(pin RXCHARISK10 output)
			(pin RXCHARISK03 output)
			(pin RXCHARISK02 output)
			(pin RXCHARISK01 output)
			(pin RXCHARISK00 output)
			(pin RXCHARISCOMMA13 output)
			(pin RXCHARISCOMMA12 output)
			(pin RXCHARISCOMMA11 output)
			(pin RXCHARISCOMMA10 output)
			(pin RXCHARISCOMMA03 output)
			(pin RXCHARISCOMMA02 output)
			(pin RXCHARISCOMMA01 output)
			(pin RXCHARISCOMMA00 output)
			(pin RXCHANREALIGN1 output)
			(pin RXCHANREALIGN0 output)
			(pin RXCHANISALIGNED1 output)
			(pin RXCHANISALIGNED0 output)
			(pin RXCHANBONDSEQ1 output)
			(pin RXCHANBONDSEQ0 output)
			(pin RXCDRRESET1 input)
			(pin RXCDRRESET0 input)
			(pin RXBYTEREALIGN1 output)
			(pin RXBYTEREALIGN0 output)
			(pin RXBYTEISALIGNED1 output)
			(pin RXBYTEISALIGNED0 output)
			(pin RXBUFSTATUS12 output)
			(pin RXBUFSTATUS11 output)
			(pin RXBUFSTATUS10 output)
			(pin RXBUFSTATUS02 output)
			(pin RXBUFSTATUS01 output)
			(pin RXBUFSTATUS00 output)
			(pin RXBUFRESET1 input)
			(pin RXBUFRESET0 input)
			(pin RESETDONE1 output)
			(pin RESETDONE0 output)
			(pin REFCLKPWRDNB input)
			(pin REFCLKOUT output)
			(pin PRBSCNTRESET1 input)
			(pin PRBSCNTRESET0 input)
			(pin PMATSTCLKSEL2 input)
			(pin PMATSTCLKSEL1 input)
			(pin PMATSTCLKSEL0 input)
			(pin PMATSTCLK output)
			(pin PMAAMUX2 input)
			(pin PMAAMUX1 input)
			(pin PMAAMUX0 input)
			(pin PLLPOWERDOWN input)
			(pin PLLLKDETEN input)
			(pin PLLLKDET output)
			(pin PHYSTATUS1 output)
			(pin PHYSTATUS0 output)
			(pin LOOPBACK12 input)
			(pin LOOPBACK11 input)
			(pin LOOPBACK10 input)
			(pin LOOPBACK02 input)
			(pin LOOPBACK01 input)
			(pin LOOPBACK00 input)
			(pin INTDATAWIDTH input)
			(pin GTXTEST13 input)
			(pin GTXTEST12 input)
			(pin GTXTEST11 input)
			(pin GTXTEST10 input)
			(pin GTXTEST9 input)
			(pin GTXTEST8 input)
			(pin GTXTEST7 input)
			(pin GTXTEST6 input)
			(pin GTXTEST5 input)
			(pin GTXTEST4 input)
			(pin GTXTEST3 input)
			(pin GTXTEST2 input)
			(pin GTXTEST1 input)
			(pin GTXTEST0 input)
			(pin GTXRESET input)
			(pin DWE input)
			(pin DRDY output)
			(pin DO15 output)
			(pin DO14 output)
			(pin DO13 output)
			(pin DO12 output)
			(pin DO11 output)
			(pin DO10 output)
			(pin DO9 output)
			(pin DO8 output)
			(pin DO7 output)
			(pin DO6 output)
			(pin DO5 output)
			(pin DO4 output)
			(pin DO3 output)
			(pin DO2 output)
			(pin DO1 output)
			(pin DO0 output)
			(pin DI15 input)
			(pin DI14 input)
			(pin DI13 input)
			(pin DI12 input)
			(pin DI11 input)
			(pin DI10 input)
			(pin DI9 input)
			(pin DI8 input)
			(pin DI7 input)
			(pin DI6 input)
			(pin DI5 input)
			(pin DI4 input)
			(pin DI3 input)
			(pin DI2 input)
			(pin DI1 input)
			(pin DI0 input)
			(pin DFETAP4MONITOR13 output)
			(pin DFETAP4MONITOR12 output)
			(pin DFETAP4MONITOR11 output)
			(pin DFETAP4MONITOR10 output)
			(pin DFETAP4MONITOR03 output)
			(pin DFETAP4MONITOR02 output)
			(pin DFETAP4MONITOR01 output)
			(pin DFETAP4MONITOR00 output)
			(pin DFETAP413 input)
			(pin DFETAP412 input)
			(pin DFETAP411 input)
			(pin DFETAP410 input)
			(pin DFETAP403 input)
			(pin DFETAP402 input)
			(pin DFETAP401 input)
			(pin DFETAP400 input)
			(pin DFETAP3MONITOR13 output)
			(pin DFETAP3MONITOR12 output)
			(pin DFETAP3MONITOR11 output)
			(pin DFETAP3MONITOR10 output)
			(pin DFETAP3MONITOR03 output)
			(pin DFETAP3MONITOR02 output)
			(pin DFETAP3MONITOR01 output)
			(pin DFETAP3MONITOR00 output)
			(pin DFETAP313 input)
			(pin DFETAP312 input)
			(pin DFETAP311 input)
			(pin DFETAP310 input)
			(pin DFETAP303 input)
			(pin DFETAP302 input)
			(pin DFETAP301 input)
			(pin DFETAP300 input)
			(pin DFETAP2MONITOR14 output)
			(pin DFETAP2MONITOR13 output)
			(pin DFETAP2MONITOR12 output)
			(pin DFETAP2MONITOR11 output)
			(pin DFETAP2MONITOR10 output)
			(pin DFETAP2MONITOR04 output)
			(pin DFETAP2MONITOR03 output)
			(pin DFETAP2MONITOR02 output)
			(pin DFETAP2MONITOR01 output)
			(pin DFETAP2MONITOR00 output)
			(pin DFETAP214 input)
			(pin DFETAP213 input)
			(pin DFETAP212 input)
			(pin DFETAP211 input)
			(pin DFETAP210 input)
			(pin DFETAP204 input)
			(pin DFETAP203 input)
			(pin DFETAP202 input)
			(pin DFETAP201 input)
			(pin DFETAP200 input)
			(pin DFETAP1MONITOR14 output)
			(pin DFETAP1MONITOR13 output)
			(pin DFETAP1MONITOR12 output)
			(pin DFETAP1MONITOR11 output)
			(pin DFETAP1MONITOR10 output)
			(pin DFETAP1MONITOR04 output)
			(pin DFETAP1MONITOR03 output)
			(pin DFETAP1MONITOR02 output)
			(pin DFETAP1MONITOR01 output)
			(pin DFETAP1MONITOR00 output)
			(pin DFETAP114 input)
			(pin DFETAP113 input)
			(pin DFETAP112 input)
			(pin DFETAP111 input)
			(pin DFETAP110 input)
			(pin DFETAP104 input)
			(pin DFETAP103 input)
			(pin DFETAP102 input)
			(pin DFETAP101 input)
			(pin DFETAP100 input)
			(pin DFESENSCAL12 output)
			(pin DFESENSCAL11 output)
			(pin DFESENSCAL10 output)
			(pin DFESENSCAL02 output)
			(pin DFESENSCAL01 output)
			(pin DFESENSCAL00 output)
			(pin DFEEYEDACMONITOR14 output)
			(pin DFEEYEDACMONITOR13 output)
			(pin DFEEYEDACMONITOR12 output)
			(pin DFEEYEDACMONITOR11 output)
			(pin DFEEYEDACMONITOR10 output)
			(pin DFEEYEDACMONITOR04 output)
			(pin DFEEYEDACMONITOR03 output)
			(pin DFEEYEDACMONITOR02 output)
			(pin DFEEYEDACMONITOR01 output)
			(pin DFEEYEDACMONITOR00 output)
			(pin DFECLKDLYADJMONITOR15 output)
			(pin DFECLKDLYADJMONITOR14 output)
			(pin DFECLKDLYADJMONITOR13 output)
			(pin DFECLKDLYADJMONITOR12 output)
			(pin DFECLKDLYADJMONITOR11 output)
			(pin DFECLKDLYADJMONITOR10 output)
			(pin DFECLKDLYADJMONITOR05 output)
			(pin DFECLKDLYADJMONITOR04 output)
			(pin DFECLKDLYADJMONITOR03 output)
			(pin DFECLKDLYADJMONITOR02 output)
			(pin DFECLKDLYADJMONITOR01 output)
			(pin DFECLKDLYADJMONITOR00 output)
			(pin DFECLKDLYADJ15 input)
			(pin DFECLKDLYADJ14 input)
			(pin DFECLKDLYADJ13 input)
			(pin DFECLKDLYADJ12 input)
			(pin DFECLKDLYADJ11 input)
			(pin DFECLKDLYADJ10 input)
			(pin DFECLKDLYADJ05 input)
			(pin DFECLKDLYADJ04 input)
			(pin DFECLKDLYADJ03 input)
			(pin DFECLKDLYADJ02 input)
			(pin DFECLKDLYADJ01 input)
			(pin DFECLKDLYADJ00 input)
			(pin DEN input)
			(pin DCLK input)
			(pin DADDR6 input)
			(pin DADDR5 input)
			(pin DADDR4 input)
			(pin DADDR3 input)
			(pin DADDR2 input)
			(pin DADDR1 input)
			(pin DADDR0 input)
			(pin CLKIN input)
			(conn GTX_DUAL TXRUNDISP13 ==> TXRUNDISP13 TXRUNDISP13)
			(conn GTX_DUAL TXRUNDISP12 ==> TXRUNDISP12 TXRUNDISP12)
			(conn GTX_DUAL TXRUNDISP11 ==> TXRUNDISP11 TXRUNDISP11)
			(conn GTX_DUAL TXRUNDISP10 ==> TXRUNDISP10 TXRUNDISP10)
			(conn GTX_DUAL TXRUNDISP03 ==> TXRUNDISP03 TXRUNDISP03)
			(conn GTX_DUAL TXRUNDISP02 ==> TXRUNDISP02 TXRUNDISP02)
			(conn GTX_DUAL TXRUNDISP01 ==> TXRUNDISP01 TXRUNDISP01)
			(conn GTX_DUAL TXRUNDISP00 ==> TXRUNDISP00 TXRUNDISP00)
			(conn GTX_DUAL TXP1 ==> TXP1 TXP1)
			(conn GTX_DUAL TXP0 ==> TXP0 TXP0)
			(conn GTX_DUAL TXOUTCLK1 ==> TXOUTCLK1 TXOUTCLK1)
			(conn GTX_DUAL TXOUTCLK0 ==> TXOUTCLK0 TXOUTCLK0)
			(conn GTX_DUAL TXN1 ==> TXN1 TXN1)
			(conn GTX_DUAL TXN0 ==> TXN0 TXN0)
			(conn GTX_DUAL TXKERR13 ==> TXKERR13 TXKERR13)
			(conn GTX_DUAL TXKERR12 ==> TXKERR12 TXKERR12)
			(conn GTX_DUAL TXKERR11 ==> TXKERR11 TXKERR11)
			(conn GTX_DUAL TXKERR10 ==> TXKERR10 TXKERR10)
			(conn GTX_DUAL TXKERR03 ==> TXKERR03 TXKERR03)
			(conn GTX_DUAL TXKERR02 ==> TXKERR02 TXKERR02)
			(conn GTX_DUAL TXKERR01 ==> TXKERR01 TXKERR01)
			(conn GTX_DUAL TXKERR00 ==> TXKERR00 TXKERR00)
			(conn GTX_DUAL TXGEARBOXREADY1 ==> TXGEARBOXREADY1 TXGEARBOXREADY1)
			(conn GTX_DUAL TXGEARBOXREADY0 ==> TXGEARBOXREADY0 TXGEARBOXREADY0)
			(conn GTX_DUAL TXBUFSTATUS11 ==> TXBUFSTATUS11 TXBUFSTATUS11)
			(conn GTX_DUAL TXBUFSTATUS10 ==> TXBUFSTATUS10 TXBUFSTATUS10)
			(conn GTX_DUAL TXBUFSTATUS01 ==> TXBUFSTATUS01 TXBUFSTATUS01)
			(conn GTX_DUAL TXBUFSTATUS00 ==> TXBUFSTATUS00 TXBUFSTATUS00)
			(conn GTX_DUAL SCANOUTPCSCOMMON ==> SCANOUTPCSCOMMON SCANOUTPCSCOMMON)
			(conn GTX_DUAL SCANOUTPCS1 ==> SCANOUTPCS1 SCANOUTPCS1)
			(conn GTX_DUAL SCANOUTPCS0 ==> SCANOUTPCS0 SCANOUTPCS0)
			(conn GTX_DUAL RXVALID1 ==> RXVALID1 RXVALID1)
			(conn GTX_DUAL RXVALID0 ==> RXVALID0 RXVALID0)
			(conn GTX_DUAL RXSTATUS12 ==> RXSTATUS12 RXSTATUS12)
			(conn GTX_DUAL RXSTATUS11 ==> RXSTATUS11 RXSTATUS11)
			(conn GTX_DUAL RXSTATUS10 ==> RXSTATUS10 RXSTATUS10)
			(conn GTX_DUAL RXSTATUS02 ==> RXSTATUS02 RXSTATUS02)
			(conn GTX_DUAL RXSTATUS01 ==> RXSTATUS01 RXSTATUS01)
			(conn GTX_DUAL RXSTATUS00 ==> RXSTATUS00 RXSTATUS00)
			(conn GTX_DUAL RXSTARTOFSEQ1 ==> RXSTARTOFSEQ1 RXSTARTOFSEQ1)
			(conn GTX_DUAL RXSTARTOFSEQ0 ==> RXSTARTOFSEQ0 RXSTARTOFSEQ0)
			(conn GTX_DUAL RXRUNDISP13 ==> RXRUNDISP13 RXRUNDISP13)
			(conn GTX_DUAL RXRUNDISP12 ==> RXRUNDISP12 RXRUNDISP12)
			(conn GTX_DUAL RXRUNDISP11 ==> RXRUNDISP11 RXRUNDISP11)
			(conn GTX_DUAL RXRUNDISP10 ==> RXRUNDISP10 RXRUNDISP10)
			(conn GTX_DUAL RXRUNDISP03 ==> RXRUNDISP03 RXRUNDISP03)
			(conn GTX_DUAL RXRUNDISP02 ==> RXRUNDISP02 RXRUNDISP02)
			(conn GTX_DUAL RXRUNDISP01 ==> RXRUNDISP01 RXRUNDISP01)
			(conn GTX_DUAL RXRUNDISP00 ==> RXRUNDISP00 RXRUNDISP00)
			(conn GTX_DUAL RXRECCLK1 ==> RXRECCLK1 RXRECCLK1)
			(conn GTX_DUAL RXRECCLK0 ==> RXRECCLK0 RXRECCLK0)
			(conn GTX_DUAL RXPRBSERR1 ==> RXPRBSERR1 RXPRBSERR1)
			(conn GTX_DUAL RXPRBSERR0 ==> RXPRBSERR0 RXPRBSERR0)
			(conn GTX_DUAL RXOVERSAMPLEERR1 ==> RXOVERSAMPLEERR1 RXOVERSAMPLEERR1)
			(conn GTX_DUAL RXOVERSAMPLEERR0 ==> RXOVERSAMPLEERR0 RXOVERSAMPLEERR0)
			(conn GTX_DUAL RXNOTINTABLE13 ==> RXNOTINTABLE13 RXNOTINTABLE13)
			(conn GTX_DUAL RXNOTINTABLE12 ==> RXNOTINTABLE12 RXNOTINTABLE12)
			(conn GTX_DUAL RXNOTINTABLE11 ==> RXNOTINTABLE11 RXNOTINTABLE11)
			(conn GTX_DUAL RXNOTINTABLE10 ==> RXNOTINTABLE10 RXNOTINTABLE10)
			(conn GTX_DUAL RXNOTINTABLE03 ==> RXNOTINTABLE03 RXNOTINTABLE03)
			(conn GTX_DUAL RXNOTINTABLE02 ==> RXNOTINTABLE02 RXNOTINTABLE02)
			(conn GTX_DUAL RXNOTINTABLE01 ==> RXNOTINTABLE01 RXNOTINTABLE01)
			(conn GTX_DUAL RXNOTINTABLE00 ==> RXNOTINTABLE00 RXNOTINTABLE00)
			(conn GTX_DUAL RXLOSSOFSYNC11 ==> RXLOSSOFSYNC11 RXLOSSOFSYNC11)
			(conn GTX_DUAL RXLOSSOFSYNC10 ==> RXLOSSOFSYNC10 RXLOSSOFSYNC10)
			(conn GTX_DUAL RXLOSSOFSYNC01 ==> RXLOSSOFSYNC01 RXLOSSOFSYNC01)
			(conn GTX_DUAL RXLOSSOFSYNC00 ==> RXLOSSOFSYNC00 RXLOSSOFSYNC00)
			(conn GTX_DUAL RXHEADERVALID1 ==> RXHEADERVALID1 RXHEADERVALID1)
			(conn GTX_DUAL RXHEADERVALID0 ==> RXHEADERVALID0 RXHEADERVALID0)
			(conn GTX_DUAL RXHEADER12 ==> RXHEADER12 RXHEADER12)
			(conn GTX_DUAL RXHEADER11 ==> RXHEADER11 RXHEADER11)
			(conn GTX_DUAL RXHEADER10 ==> RXHEADER10 RXHEADER10)
			(conn GTX_DUAL RXHEADER02 ==> RXHEADER02 RXHEADER02)
			(conn GTX_DUAL RXHEADER01 ==> RXHEADER01 RXHEADER01)
			(conn GTX_DUAL RXHEADER00 ==> RXHEADER00 RXHEADER00)
			(conn GTX_DUAL RXELECIDLE1 ==> RXELECIDLE1 RXELECIDLE1)
			(conn GTX_DUAL RXELECIDLE0 ==> RXELECIDLE0 RXELECIDLE0)
			(conn GTX_DUAL RXDISPERR13 ==> RXDISPERR13 RXDISPERR13)
			(conn GTX_DUAL RXDISPERR12 ==> RXDISPERR12 RXDISPERR12)
			(conn GTX_DUAL RXDISPERR11 ==> RXDISPERR11 RXDISPERR11)
			(conn GTX_DUAL RXDISPERR10 ==> RXDISPERR10 RXDISPERR10)
			(conn GTX_DUAL RXDISPERR03 ==> RXDISPERR03 RXDISPERR03)
			(conn GTX_DUAL RXDISPERR02 ==> RXDISPERR02 RXDISPERR02)
			(conn GTX_DUAL RXDISPERR01 ==> RXDISPERR01 RXDISPERR01)
			(conn GTX_DUAL RXDISPERR00 ==> RXDISPERR00 RXDISPERR00)
			(conn GTX_DUAL RXDATAVALID1 ==> RXDATAVALID1 RXDATAVALID1)
			(conn GTX_DUAL RXDATAVALID0 ==> RXDATAVALID0 RXDATAVALID0)
			(conn GTX_DUAL RXDATA131 ==> RXDATA131 RXDATA131)
			(conn GTX_DUAL RXDATA130 ==> RXDATA130 RXDATA130)
			(conn GTX_DUAL RXDATA129 ==> RXDATA129 RXDATA129)
			(conn GTX_DUAL RXDATA128 ==> RXDATA128 RXDATA128)
			(conn GTX_DUAL RXDATA127 ==> RXDATA127 RXDATA127)
			(conn GTX_DUAL RXDATA126 ==> RXDATA126 RXDATA126)
			(conn GTX_DUAL RXDATA125 ==> RXDATA125 RXDATA125)
			(conn GTX_DUAL RXDATA124 ==> RXDATA124 RXDATA124)
			(conn GTX_DUAL RXDATA123 ==> RXDATA123 RXDATA123)
			(conn GTX_DUAL RXDATA122 ==> RXDATA122 RXDATA122)
			(conn GTX_DUAL RXDATA121 ==> RXDATA121 RXDATA121)
			(conn GTX_DUAL RXDATA120 ==> RXDATA120 RXDATA120)
			(conn GTX_DUAL RXDATA119 ==> RXDATA119 RXDATA119)
			(conn GTX_DUAL RXDATA118 ==> RXDATA118 RXDATA118)
			(conn GTX_DUAL RXDATA117 ==> RXDATA117 RXDATA117)
			(conn GTX_DUAL RXDATA116 ==> RXDATA116 RXDATA116)
			(conn GTX_DUAL RXDATA115 ==> RXDATA115 RXDATA115)
			(conn GTX_DUAL RXDATA114 ==> RXDATA114 RXDATA114)
			(conn GTX_DUAL RXDATA113 ==> RXDATA113 RXDATA113)
			(conn GTX_DUAL RXDATA112 ==> RXDATA112 RXDATA112)
			(conn GTX_DUAL RXDATA111 ==> RXDATA111 RXDATA111)
			(conn GTX_DUAL RXDATA110 ==> RXDATA110 RXDATA110)
			(conn GTX_DUAL RXDATA031 ==> RXDATA031 RXDATA031)
			(conn GTX_DUAL RXDATA030 ==> RXDATA030 RXDATA030)
			(conn GTX_DUAL RXDATA029 ==> RXDATA029 RXDATA029)
			(conn GTX_DUAL RXDATA028 ==> RXDATA028 RXDATA028)
			(conn GTX_DUAL RXDATA027 ==> RXDATA027 RXDATA027)
			(conn GTX_DUAL RXDATA026 ==> RXDATA026 RXDATA026)
			(conn GTX_DUAL RXDATA025 ==> RXDATA025 RXDATA025)
			(conn GTX_DUAL RXDATA024 ==> RXDATA024 RXDATA024)
			(conn GTX_DUAL RXDATA023 ==> RXDATA023 RXDATA023)
			(conn GTX_DUAL RXDATA022 ==> RXDATA022 RXDATA022)
			(conn GTX_DUAL RXDATA021 ==> RXDATA021 RXDATA021)
			(conn GTX_DUAL RXDATA020 ==> RXDATA020 RXDATA020)
			(conn GTX_DUAL RXDATA19 ==> RXDATA19 RXDATA19)
			(conn GTX_DUAL RXDATA019 ==> RXDATA019 RXDATA019)
			(conn GTX_DUAL RXDATA018 ==> RXDATA018 RXDATA018)
			(conn GTX_DUAL RXDATA18 ==> RXDATA18 RXDATA18)
			(conn GTX_DUAL RXDATA17 ==> RXDATA17 RXDATA17)
			(conn GTX_DUAL RXDATA017 ==> RXDATA017 RXDATA017)
			(conn GTX_DUAL RXDATA16 ==> RXDATA16 RXDATA16)
			(conn GTX_DUAL RXDATA016 ==> RXDATA016 RXDATA016)
			(conn GTX_DUAL RXDATA15 ==> RXDATA15 RXDATA15)
			(conn GTX_DUAL RXDATA015 ==> RXDATA015 RXDATA015)
			(conn GTX_DUAL RXDATA14 ==> RXDATA14 RXDATA14)
			(conn GTX_DUAL RXDATA014 ==> RXDATA014 RXDATA014)
			(conn GTX_DUAL RXDATA013 ==> RXDATA013 RXDATA013)
			(conn GTX_DUAL RXDATA13 ==> RXDATA13 RXDATA13)
			(conn GTX_DUAL RXDATA12 ==> RXDATA12 RXDATA12)
			(conn GTX_DUAL RXDATA012 ==> RXDATA012 RXDATA012)
			(conn GTX_DUAL RXDATA011 ==> RXDATA011 RXDATA011)
			(conn GTX_DUAL RXDATA11 ==> RXDATA11 RXDATA11)
			(conn GTX_DUAL RXDATA10 ==> RXDATA10 RXDATA10)
			(conn GTX_DUAL RXDATA010 ==> RXDATA010 RXDATA010)
			(conn GTX_DUAL RXDATA09 ==> RXDATA09 RXDATA09)
			(conn GTX_DUAL RXDATA08 ==> RXDATA08 RXDATA08)
			(conn GTX_DUAL RXDATA07 ==> RXDATA07 RXDATA07)
			(conn GTX_DUAL RXDATA06 ==> RXDATA06 RXDATA06)
			(conn GTX_DUAL RXDATA05 ==> RXDATA05 RXDATA05)
			(conn GTX_DUAL RXDATA04 ==> RXDATA04 RXDATA04)
			(conn GTX_DUAL RXDATA03 ==> RXDATA03 RXDATA03)
			(conn GTX_DUAL RXDATA02 ==> RXDATA02 RXDATA02)
			(conn GTX_DUAL RXDATA01 ==> RXDATA01 RXDATA01)
			(conn GTX_DUAL RXDATA00 ==> RXDATA00 RXDATA00)
			(conn GTX_DUAL RXCOMMADET1 ==> RXCOMMADET1 RXCOMMADET1)
			(conn GTX_DUAL RXCOMMADET0 ==> RXCOMMADET0 RXCOMMADET0)
			(conn GTX_DUAL RXCLKCORCNT12 ==> RXCLKCORCNT12 RXCLKCORCNT12)
			(conn GTX_DUAL RXCLKCORCNT11 ==> RXCLKCORCNT11 RXCLKCORCNT11)
			(conn GTX_DUAL RXCLKCORCNT10 ==> RXCLKCORCNT10 RXCLKCORCNT10)
			(conn GTX_DUAL RXCLKCORCNT02 ==> RXCLKCORCNT02 RXCLKCORCNT02)
			(conn GTX_DUAL RXCLKCORCNT01 ==> RXCLKCORCNT01 RXCLKCORCNT01)
			(conn GTX_DUAL RXCLKCORCNT00 ==> RXCLKCORCNT00 RXCLKCORCNT00)
			(conn GTX_DUAL RXCHBONDO13 ==> RXCHBONDO13 RXCHBONDO13)
			(conn GTX_DUAL RXCHBONDO12 ==> RXCHBONDO12 RXCHBONDO12)
			(conn GTX_DUAL RXCHBONDO11 ==> RXCHBONDO11 RXCHBONDO11)
			(conn GTX_DUAL RXCHBONDO10 ==> RXCHBONDO10 RXCHBONDO10)
			(conn GTX_DUAL RXCHBONDO03 ==> RXCHBONDO03 RXCHBONDO03)
			(conn GTX_DUAL RXCHBONDO02 ==> RXCHBONDO02 RXCHBONDO02)
			(conn GTX_DUAL RXCHBONDO01 ==> RXCHBONDO01 RXCHBONDO01)
			(conn GTX_DUAL RXCHBONDO00 ==> RXCHBONDO00 RXCHBONDO00)
			(conn GTX_DUAL RXCHARISK13 ==> RXCHARISK13 RXCHARISK13)
			(conn GTX_DUAL RXCHARISK12 ==> RXCHARISK12 RXCHARISK12)
			(conn GTX_DUAL RXCHARISK11 ==> RXCHARISK11 RXCHARISK11)
			(conn GTX_DUAL RXCHARISK10 ==> RXCHARISK10 RXCHARISK10)
			(conn GTX_DUAL RXCHARISK03 ==> RXCHARISK03 RXCHARISK03)
			(conn GTX_DUAL RXCHARISK02 ==> RXCHARISK02 RXCHARISK02)
			(conn GTX_DUAL RXCHARISK01 ==> RXCHARISK01 RXCHARISK01)
			(conn GTX_DUAL RXCHARISK00 ==> RXCHARISK00 RXCHARISK00)
			(conn GTX_DUAL RXCHARISCOMMA13 ==> RXCHARISCOMMA13 RXCHARISCOMMA13)
			(conn GTX_DUAL RXCHARISCOMMA12 ==> RXCHARISCOMMA12 RXCHARISCOMMA12)
			(conn GTX_DUAL RXCHARISCOMMA11 ==> RXCHARISCOMMA11 RXCHARISCOMMA11)
			(conn GTX_DUAL RXCHARISCOMMA10 ==> RXCHARISCOMMA10 RXCHARISCOMMA10)
			(conn GTX_DUAL RXCHARISCOMMA03 ==> RXCHARISCOMMA03 RXCHARISCOMMA03)
			(conn GTX_DUAL RXCHARISCOMMA02 ==> RXCHARISCOMMA02 RXCHARISCOMMA02)
			(conn GTX_DUAL RXCHARISCOMMA01 ==> RXCHARISCOMMA01 RXCHARISCOMMA01)
			(conn GTX_DUAL RXCHARISCOMMA00 ==> RXCHARISCOMMA00 RXCHARISCOMMA00)
			(conn GTX_DUAL RXCHANREALIGN1 ==> RXCHANREALIGN1 RXCHANREALIGN1)
			(conn GTX_DUAL RXCHANREALIGN0 ==> RXCHANREALIGN0 RXCHANREALIGN0)
			(conn GTX_DUAL RXCHANISALIGNED1 ==> RXCHANISALIGNED1 RXCHANISALIGNED1)
			(conn GTX_DUAL RXCHANISALIGNED0 ==> RXCHANISALIGNED0 RXCHANISALIGNED0)
			(conn GTX_DUAL RXCHANBONDSEQ1 ==> RXCHANBONDSEQ1 RXCHANBONDSEQ1)
			(conn GTX_DUAL RXCHANBONDSEQ0 ==> RXCHANBONDSEQ0 RXCHANBONDSEQ0)
			(conn GTX_DUAL RXBYTEREALIGN1 ==> RXBYTEREALIGN1 RXBYTEREALIGN1)
			(conn GTX_DUAL RXBYTEREALIGN0 ==> RXBYTEREALIGN0 RXBYTEREALIGN0)
			(conn GTX_DUAL RXBYTEISALIGNED1 ==> RXBYTEISALIGNED1 RXBYTEISALIGNED1)
			(conn GTX_DUAL RXBYTEISALIGNED0 ==> RXBYTEISALIGNED0 RXBYTEISALIGNED0)
			(conn GTX_DUAL RXBUFSTATUS12 ==> RXBUFSTATUS12 RXBUFSTATUS12)
			(conn GTX_DUAL RXBUFSTATUS11 ==> RXBUFSTATUS11 RXBUFSTATUS11)
			(conn GTX_DUAL RXBUFSTATUS10 ==> RXBUFSTATUS10 RXBUFSTATUS10)
			(conn GTX_DUAL RXBUFSTATUS02 ==> RXBUFSTATUS02 RXBUFSTATUS02)
			(conn GTX_DUAL RXBUFSTATUS01 ==> RXBUFSTATUS01 RXBUFSTATUS01)
			(conn GTX_DUAL RXBUFSTATUS00 ==> RXBUFSTATUS00 RXBUFSTATUS00)
			(conn GTX_DUAL RESETDONE1 ==> RESETDONE1 RESETDONE1)
			(conn GTX_DUAL RESETDONE0 ==> RESETDONE0 RESETDONE0)
			(conn GTX_DUAL REFCLKOUT ==> REFCLKOUT REFCLKOUT)
			(conn GTX_DUAL PMATSTCLK ==> PMATSTCLK PMATSTCLK)
			(conn GTX_DUAL PLLLKDET ==> PLLLKDET PLLLKDET)
			(conn GTX_DUAL PHYSTATUS1 ==> PHYSTATUS1 PHYSTATUS1)
			(conn GTX_DUAL PHYSTATUS0 ==> PHYSTATUS0 PHYSTATUS0)
			(conn GTX_DUAL DRDY ==> DRDY DRDY)
			(conn GTX_DUAL DO15 ==> DO15 DO15)
			(conn GTX_DUAL DO14 ==> DO14 DO14)
			(conn GTX_DUAL DO13 ==> DO13 DO13)
			(conn GTX_DUAL DO12 ==> DO12 DO12)
			(conn GTX_DUAL DO11 ==> DO11 DO11)
			(conn GTX_DUAL DO10 ==> DO10 DO10)
			(conn GTX_DUAL DO9 ==> DO9 DO9)
			(conn GTX_DUAL DO8 ==> DO8 DO8)
			(conn GTX_DUAL DO7 ==> DO7 DO7)
			(conn GTX_DUAL DO6 ==> DO6 DO6)
			(conn GTX_DUAL DO5 ==> DO5 DO5)
			(conn GTX_DUAL DO4 ==> DO4 DO4)
			(conn GTX_DUAL DO3 ==> DO3 DO3)
			(conn GTX_DUAL DO2 ==> DO2 DO2)
			(conn GTX_DUAL DO1 ==> DO1 DO1)
			(conn GTX_DUAL DO0 ==> DO0 DO0)
			(conn GTX_DUAL DFETAP4MONITOR13 ==> DFETAP4MONITOR13 DFETAP4MONITOR13)
			(conn GTX_DUAL DFETAP4MONITOR12 ==> DFETAP4MONITOR12 DFETAP4MONITOR12)
			(conn GTX_DUAL DFETAP4MONITOR11 ==> DFETAP4MONITOR11 DFETAP4MONITOR11)
			(conn GTX_DUAL DFETAP4MONITOR10 ==> DFETAP4MONITOR10 DFETAP4MONITOR10)
			(conn GTX_DUAL DFETAP4MONITOR03 ==> DFETAP4MONITOR03 DFETAP4MONITOR03)
			(conn GTX_DUAL DFETAP4MONITOR02 ==> DFETAP4MONITOR02 DFETAP4MONITOR02)
			(conn GTX_DUAL DFETAP4MONITOR01 ==> DFETAP4MONITOR01 DFETAP4MONITOR01)
			(conn GTX_DUAL DFETAP4MONITOR00 ==> DFETAP4MONITOR00 DFETAP4MONITOR00)
			(conn GTX_DUAL DFETAP3MONITOR13 ==> DFETAP3MONITOR13 DFETAP3MONITOR13)
			(conn GTX_DUAL DFETAP3MONITOR12 ==> DFETAP3MONITOR12 DFETAP3MONITOR12)
			(conn GTX_DUAL DFETAP3MONITOR11 ==> DFETAP3MONITOR11 DFETAP3MONITOR11)
			(conn GTX_DUAL DFETAP3MONITOR10 ==> DFETAP3MONITOR10 DFETAP3MONITOR10)
			(conn GTX_DUAL DFETAP3MONITOR03 ==> DFETAP3MONITOR03 DFETAP3MONITOR03)
			(conn GTX_DUAL DFETAP3MONITOR02 ==> DFETAP3MONITOR02 DFETAP3MONITOR02)
			(conn GTX_DUAL DFETAP3MONITOR01 ==> DFETAP3MONITOR01 DFETAP3MONITOR01)
			(conn GTX_DUAL DFETAP3MONITOR00 ==> DFETAP3MONITOR00 DFETAP3MONITOR00)
			(conn GTX_DUAL DFETAP2MONITOR14 ==> DFETAP2MONITOR14 DFETAP2MONITOR14)
			(conn GTX_DUAL DFETAP2MONITOR13 ==> DFETAP2MONITOR13 DFETAP2MONITOR13)
			(conn GTX_DUAL DFETAP2MONITOR12 ==> DFETAP2MONITOR12 DFETAP2MONITOR12)
			(conn GTX_DUAL DFETAP2MONITOR11 ==> DFETAP2MONITOR11 DFETAP2MONITOR11)
			(conn GTX_DUAL DFETAP2MONITOR10 ==> DFETAP2MONITOR10 DFETAP2MONITOR10)
			(conn GTX_DUAL DFETAP2MONITOR04 ==> DFETAP2MONITOR04 DFETAP2MONITOR04)
			(conn GTX_DUAL DFETAP2MONITOR03 ==> DFETAP2MONITOR03 DFETAP2MONITOR03)
			(conn GTX_DUAL DFETAP2MONITOR02 ==> DFETAP2MONITOR02 DFETAP2MONITOR02)
			(conn GTX_DUAL DFETAP2MONITOR01 ==> DFETAP2MONITOR01 DFETAP2MONITOR01)
			(conn GTX_DUAL DFETAP2MONITOR00 ==> DFETAP2MONITOR00 DFETAP2MONITOR00)
			(conn GTX_DUAL DFETAP1MONITOR14 ==> DFETAP1MONITOR14 DFETAP1MONITOR14)
			(conn GTX_DUAL DFETAP1MONITOR13 ==> DFETAP1MONITOR13 DFETAP1MONITOR13)
			(conn GTX_DUAL DFETAP1MONITOR12 ==> DFETAP1MONITOR12 DFETAP1MONITOR12)
			(conn GTX_DUAL DFETAP1MONITOR11 ==> DFETAP1MONITOR11 DFETAP1MONITOR11)
			(conn GTX_DUAL DFETAP1MONITOR10 ==> DFETAP1MONITOR10 DFETAP1MONITOR10)
			(conn GTX_DUAL DFETAP1MONITOR04 ==> DFETAP1MONITOR04 DFETAP1MONITOR04)
			(conn GTX_DUAL DFETAP1MONITOR03 ==> DFETAP1MONITOR03 DFETAP1MONITOR03)
			(conn GTX_DUAL DFETAP1MONITOR02 ==> DFETAP1MONITOR02 DFETAP1MONITOR02)
			(conn GTX_DUAL DFETAP1MONITOR01 ==> DFETAP1MONITOR01 DFETAP1MONITOR01)
			(conn GTX_DUAL DFETAP1MONITOR00 ==> DFETAP1MONITOR00 DFETAP1MONITOR00)
			(conn GTX_DUAL DFESENSCAL12 ==> DFESENSCAL12 DFESENSCAL12)
			(conn GTX_DUAL DFESENSCAL11 ==> DFESENSCAL11 DFESENSCAL11)
			(conn GTX_DUAL DFESENSCAL10 ==> DFESENSCAL10 DFESENSCAL10)
			(conn GTX_DUAL DFESENSCAL02 ==> DFESENSCAL02 DFESENSCAL02)
			(conn GTX_DUAL DFESENSCAL01 ==> DFESENSCAL01 DFESENSCAL01)
			(conn GTX_DUAL DFESENSCAL00 ==> DFESENSCAL00 DFESENSCAL00)
			(conn GTX_DUAL DFEEYEDACMONITOR14 ==> DFEEYEDACMONITOR14 DFEEYEDACMONITOR14)
			(conn GTX_DUAL DFEEYEDACMONITOR13 ==> DFEEYEDACMONITOR13 DFEEYEDACMONITOR13)
			(conn GTX_DUAL DFEEYEDACMONITOR12 ==> DFEEYEDACMONITOR12 DFEEYEDACMONITOR12)
			(conn GTX_DUAL DFEEYEDACMONITOR11 ==> DFEEYEDACMONITOR11 DFEEYEDACMONITOR11)
			(conn GTX_DUAL DFEEYEDACMONITOR10 ==> DFEEYEDACMONITOR10 DFEEYEDACMONITOR10)
			(conn GTX_DUAL DFEEYEDACMONITOR04 ==> DFEEYEDACMONITOR04 DFEEYEDACMONITOR04)
			(conn GTX_DUAL DFEEYEDACMONITOR03 ==> DFEEYEDACMONITOR03 DFEEYEDACMONITOR03)
			(conn GTX_DUAL DFEEYEDACMONITOR02 ==> DFEEYEDACMONITOR02 DFEEYEDACMONITOR02)
			(conn GTX_DUAL DFEEYEDACMONITOR01 ==> DFEEYEDACMONITOR01 DFEEYEDACMONITOR01)
			(conn GTX_DUAL DFEEYEDACMONITOR00 ==> DFEEYEDACMONITOR00 DFEEYEDACMONITOR00)
			(conn GTX_DUAL DFECLKDLYADJMONITOR15 ==> DFECLKDLYADJMONITOR15 DFECLKDLYADJMONITOR15)
			(conn GTX_DUAL DFECLKDLYADJMONITOR14 ==> DFECLKDLYADJMONITOR14 DFECLKDLYADJMONITOR14)
			(conn GTX_DUAL DFECLKDLYADJMONITOR13 ==> DFECLKDLYADJMONITOR13 DFECLKDLYADJMONITOR13)
			(conn GTX_DUAL DFECLKDLYADJMONITOR12 ==> DFECLKDLYADJMONITOR12 DFECLKDLYADJMONITOR12)
			(conn GTX_DUAL DFECLKDLYADJMONITOR11 ==> DFECLKDLYADJMONITOR11 DFECLKDLYADJMONITOR11)
			(conn GTX_DUAL DFECLKDLYADJMONITOR10 ==> DFECLKDLYADJMONITOR10 DFECLKDLYADJMONITOR10)
			(conn GTX_DUAL DFECLKDLYADJMONITOR05 ==> DFECLKDLYADJMONITOR05 DFECLKDLYADJMONITOR05)
			(conn GTX_DUAL DFECLKDLYADJMONITOR04 ==> DFECLKDLYADJMONITOR04 DFECLKDLYADJMONITOR04)
			(conn GTX_DUAL DFECLKDLYADJMONITOR03 ==> DFECLKDLYADJMONITOR03 DFECLKDLYADJMONITOR03)
			(conn GTX_DUAL DFECLKDLYADJMONITOR02 ==> DFECLKDLYADJMONITOR02 DFECLKDLYADJMONITOR02)
			(conn GTX_DUAL DFECLKDLYADJMONITOR01 ==> DFECLKDLYADJMONITOR01 DFECLKDLYADJMONITOR01)
			(conn GTX_DUAL DFECLKDLYADJMONITOR00 ==> DFECLKDLYADJMONITOR00 DFECLKDLYADJMONITOR00)
			(conn GTX_DUAL TXUSRCLK21 <== TXUSRCLK21INV OUT)
			(conn GTX_DUAL TXUSRCLK20 <== TXUSRCLK20INV OUT)
			(conn GTX_DUAL TXUSRCLK1 <== TXUSRCLK1INV OUT)
			(conn GTX_DUAL TXUSRCLK0 <== TXUSRCLK0INV OUT)
			(conn GTX_DUAL TXSTARTSEQ1 <== TXSTARTSEQ1 TXSTARTSEQ1)
			(conn GTX_DUAL TXSTARTSEQ0 <== TXSTARTSEQ0 TXSTARTSEQ0)
			(conn GTX_DUAL TXSEQUENCE16 <== TXSEQUENCE16 TXSEQUENCE16)
			(conn GTX_DUAL TXSEQUENCE15 <== TXSEQUENCE15 TXSEQUENCE15)
			(conn GTX_DUAL TXSEQUENCE14 <== TXSEQUENCE14 TXSEQUENCE14)
			(conn GTX_DUAL TXSEQUENCE13 <== TXSEQUENCE13 TXSEQUENCE13)
			(conn GTX_DUAL TXSEQUENCE12 <== TXSEQUENCE12 TXSEQUENCE12)
			(conn GTX_DUAL TXSEQUENCE11 <== TXSEQUENCE11 TXSEQUENCE11)
			(conn GTX_DUAL TXSEQUENCE10 <== TXSEQUENCE10 TXSEQUENCE10)
			(conn GTX_DUAL TXSEQUENCE06 <== TXSEQUENCE06 TXSEQUENCE06)
			(conn GTX_DUAL TXSEQUENCE05 <== TXSEQUENCE05 TXSEQUENCE05)
			(conn GTX_DUAL TXSEQUENCE04 <== TXSEQUENCE04 TXSEQUENCE04)
			(conn GTX_DUAL TXSEQUENCE03 <== TXSEQUENCE03 TXSEQUENCE03)
			(conn GTX_DUAL TXSEQUENCE02 <== TXSEQUENCE02 TXSEQUENCE02)
			(conn GTX_DUAL TXSEQUENCE01 <== TXSEQUENCE01 TXSEQUENCE01)
			(conn GTX_DUAL TXSEQUENCE00 <== TXSEQUENCE00 TXSEQUENCE00)
			(conn GTX_DUAL TXRESET1 <== TXRESET1 TXRESET1)
			(conn GTX_DUAL TXRESET0 <== TXRESET0 TXRESET0)
			(conn GTX_DUAL TXPREEMPHASIS13 <== TXPREEMPHASIS13 TXPREEMPHASIS13)
			(conn GTX_DUAL TXPREEMPHASIS12 <== TXPREEMPHASIS12 TXPREEMPHASIS12)
			(conn GTX_DUAL TXPREEMPHASIS11 <== TXPREEMPHASIS11 TXPREEMPHASIS11)
			(conn GTX_DUAL TXPREEMPHASIS10 <== TXPREEMPHASIS10 TXPREEMPHASIS10)
			(conn GTX_DUAL TXPREEMPHASIS03 <== TXPREEMPHASIS03 TXPREEMPHASIS03)
			(conn GTX_DUAL TXPREEMPHASIS02 <== TXPREEMPHASIS02 TXPREEMPHASIS02)
			(conn GTX_DUAL TXPREEMPHASIS01 <== TXPREEMPHASIS01 TXPREEMPHASIS01)
			(conn GTX_DUAL TXPREEMPHASIS00 <== TXPREEMPHASIS00 TXPREEMPHASIS00)
			(conn GTX_DUAL TXPOWERDOWN11 <== TXPOWERDOWN11 TXPOWERDOWN11)
			(conn GTX_DUAL TXPOWERDOWN10 <== TXPOWERDOWN10 TXPOWERDOWN10)
			(conn GTX_DUAL TXPOWERDOWN01 <== TXPOWERDOWN01 TXPOWERDOWN01)
			(conn GTX_DUAL TXPOWERDOWN00 <== TXPOWERDOWN00 TXPOWERDOWN00)
			(conn GTX_DUAL TXPOLARITY1 <== TXPOLARITY1 TXPOLARITY1)
			(conn GTX_DUAL TXPOLARITY0 <== TXPOLARITY0 TXPOLARITY0)
			(conn GTX_DUAL TXPMASETPHASE1 <== TXPMASETPHASE1 TXPMASETPHASE1)
			(conn GTX_DUAL TXPMASETPHASE0 <== TXPMASETPHASE0 TXPMASETPHASE0)
			(conn GTX_DUAL TXINHIBIT1 <== TXINHIBIT1 TXINHIBIT1)
			(conn GTX_DUAL TXINHIBIT0 <== TXINHIBIT0 TXINHIBIT0)
			(conn GTX_DUAL TXHEADER12 <== TXHEADER12 TXHEADER12)
			(conn GTX_DUAL TXHEADER11 <== TXHEADER11 TXHEADER11)
			(conn GTX_DUAL TXHEADER10 <== TXHEADER10 TXHEADER10)
			(conn GTX_DUAL TXHEADER02 <== TXHEADER02 TXHEADER02)
			(conn GTX_DUAL TXHEADER01 <== TXHEADER01 TXHEADER01)
			(conn GTX_DUAL TXHEADER00 <== TXHEADER00 TXHEADER00)
			(conn GTX_DUAL TXENPRBSTST11 <== TXENPRBSTST11 TXENPRBSTST11)
			(conn GTX_DUAL TXENPRBSTST10 <== TXENPRBSTST10 TXENPRBSTST10)
			(conn GTX_DUAL TXENPRBSTST01 <== TXENPRBSTST01 TXENPRBSTST01)
			(conn GTX_DUAL TXENPRBSTST00 <== TXENPRBSTST00 TXENPRBSTST00)
			(conn GTX_DUAL TXENPMAPHASEALIGN1 <== TXENPMAPHASEALIGN1 TXENPMAPHASEALIGN1)
			(conn GTX_DUAL TXENPMAPHASEALIGN0 <== TXENPMAPHASEALIGN0 TXENPMAPHASEALIGN0)
			(conn GTX_DUAL TXENC8B10BUSE1 <== TXENC8B10BUSE1 TXENC8B10BUSE1)
			(conn GTX_DUAL TXENC8B10BUSE0 <== TXENC8B10BUSE0 TXENC8B10BUSE0)
			(conn GTX_DUAL TXELECIDLE1 <== TXELECIDLE1 TXELECIDLE1)
			(conn GTX_DUAL TXELECIDLE0 <== TXELECIDLE0 TXELECIDLE0)
			(conn GTX_DUAL TXDIFFCTRL12 <== TXDIFFCTRL12 TXDIFFCTRL12)
			(conn GTX_DUAL TXDIFFCTRL11 <== TXDIFFCTRL11 TXDIFFCTRL11)
			(conn GTX_DUAL TXDIFFCTRL10 <== TXDIFFCTRL10 TXDIFFCTRL10)
			(conn GTX_DUAL TXDIFFCTRL02 <== TXDIFFCTRL02 TXDIFFCTRL02)
			(conn GTX_DUAL TXDIFFCTRL01 <== TXDIFFCTRL01 TXDIFFCTRL01)
			(conn GTX_DUAL TXDIFFCTRL00 <== TXDIFFCTRL00 TXDIFFCTRL00)
			(conn GTX_DUAL TXDETECTRX1 <== TXDETECTRX1 TXDETECTRX1)
			(conn GTX_DUAL TXDETECTRX0 <== TXDETECTRX0 TXDETECTRX0)
			(conn GTX_DUAL TXDATAWIDTH11 <== TXDATAWIDTH11 TXDATAWIDTH11)
			(conn GTX_DUAL TXDATAWIDTH10 <== TXDATAWIDTH10 TXDATAWIDTH10)
			(conn GTX_DUAL TXDATAWIDTH01 <== TXDATAWIDTH01 TXDATAWIDTH01)
			(conn GTX_DUAL TXDATAWIDTH00 <== TXDATAWIDTH00 TXDATAWIDTH00)
			(conn GTX_DUAL TXDATA131 <== TXDATA131 TXDATA131)
			(conn GTX_DUAL TXDATA130 <== TXDATA130 TXDATA130)
			(conn GTX_DUAL TXDATA129 <== TXDATA129 TXDATA129)
			(conn GTX_DUAL TXDATA128 <== TXDATA128 TXDATA128)
			(conn GTX_DUAL TXDATA127 <== TXDATA127 TXDATA127)
			(conn GTX_DUAL TXDATA126 <== TXDATA126 TXDATA126)
			(conn GTX_DUAL TXDATA125 <== TXDATA125 TXDATA125)
			(conn GTX_DUAL TXDATA124 <== TXDATA124 TXDATA124)
			(conn GTX_DUAL TXDATA123 <== TXDATA123 TXDATA123)
			(conn GTX_DUAL TXDATA122 <== TXDATA122 TXDATA122)
			(conn GTX_DUAL TXDATA121 <== TXDATA121 TXDATA121)
			(conn GTX_DUAL TXDATA120 <== TXDATA120 TXDATA120)
			(conn GTX_DUAL TXDATA119 <== TXDATA119 TXDATA119)
			(conn GTX_DUAL TXDATA118 <== TXDATA118 TXDATA118)
			(conn GTX_DUAL TXDATA117 <== TXDATA117 TXDATA117)
			(conn GTX_DUAL TXDATA116 <== TXDATA116 TXDATA116)
			(conn GTX_DUAL TXDATA115 <== TXDATA115 TXDATA115)
			(conn GTX_DUAL TXDATA114 <== TXDATA114 TXDATA114)
			(conn GTX_DUAL TXDATA113 <== TXDATA113 TXDATA113)
			(conn GTX_DUAL TXDATA112 <== TXDATA112 TXDATA112)
			(conn GTX_DUAL TXDATA111 <== TXDATA111 TXDATA111)
			(conn GTX_DUAL TXDATA110 <== TXDATA110 TXDATA110)
			(conn GTX_DUAL TXDATA031 <== TXDATA031 TXDATA031)
			(conn GTX_DUAL TXDATA030 <== TXDATA030 TXDATA030)
			(conn GTX_DUAL TXDATA029 <== TXDATA029 TXDATA029)
			(conn GTX_DUAL TXDATA028 <== TXDATA028 TXDATA028)
			(conn GTX_DUAL TXDATA027 <== TXDATA027 TXDATA027)
			(conn GTX_DUAL TXDATA026 <== TXDATA026 TXDATA026)
			(conn GTX_DUAL TXDATA025 <== TXDATA025 TXDATA025)
			(conn GTX_DUAL TXDATA024 <== TXDATA024 TXDATA024)
			(conn GTX_DUAL TXDATA023 <== TXDATA023 TXDATA023)
			(conn GTX_DUAL TXDATA022 <== TXDATA022 TXDATA022)
			(conn GTX_DUAL TXDATA021 <== TXDATA021 TXDATA021)
			(conn GTX_DUAL TXDATA020 <== TXDATA020 TXDATA020)
			(conn GTX_DUAL TXDATA019 <== TXDATA019 TXDATA019)
			(conn GTX_DUAL TXDATA19 <== TXDATA19 TXDATA19)
			(conn GTX_DUAL TXDATA018 <== TXDATA018 TXDATA018)
			(conn GTX_DUAL TXDATA18 <== TXDATA18 TXDATA18)
			(conn GTX_DUAL TXDATA17 <== TXDATA17 TXDATA17)
			(conn GTX_DUAL TXDATA017 <== TXDATA017 TXDATA017)
			(conn GTX_DUAL TXDATA16 <== TXDATA16 TXDATA16)
			(conn GTX_DUAL TXDATA016 <== TXDATA016 TXDATA016)
			(conn GTX_DUAL TXDATA15 <== TXDATA15 TXDATA15)
			(conn GTX_DUAL TXDATA015 <== TXDATA015 TXDATA015)
			(conn GTX_DUAL TXDATA014 <== TXDATA014 TXDATA014)
			(conn GTX_DUAL TXDATA14 <== TXDATA14 TXDATA14)
			(conn GTX_DUAL TXDATA13 <== TXDATA13 TXDATA13)
			(conn GTX_DUAL TXDATA013 <== TXDATA013 TXDATA013)
			(conn GTX_DUAL TXDATA12 <== TXDATA12 TXDATA12)
			(conn GTX_DUAL TXDATA012 <== TXDATA012 TXDATA012)
			(conn GTX_DUAL TXDATA11 <== TXDATA11 TXDATA11)
			(conn GTX_DUAL TXDATA011 <== TXDATA011 TXDATA011)
			(conn GTX_DUAL TXDATA10 <== TXDATA10 TXDATA10)
			(conn GTX_DUAL TXDATA010 <== TXDATA010 TXDATA010)
			(conn GTX_DUAL TXDATA09 <== TXDATA09 TXDATA09)
			(conn GTX_DUAL TXDATA08 <== TXDATA08 TXDATA08)
			(conn GTX_DUAL TXDATA07 <== TXDATA07 TXDATA07)
			(conn GTX_DUAL TXDATA06 <== TXDATA06 TXDATA06)
			(conn GTX_DUAL TXDATA05 <== TXDATA05 TXDATA05)
			(conn GTX_DUAL TXDATA04 <== TXDATA04 TXDATA04)
			(conn GTX_DUAL TXDATA03 <== TXDATA03 TXDATA03)
			(conn GTX_DUAL TXDATA02 <== TXDATA02 TXDATA02)
			(conn GTX_DUAL TXDATA01 <== TXDATA01 TXDATA01)
			(conn GTX_DUAL TXDATA00 <== TXDATA00 TXDATA00)
			(conn GTX_DUAL TXCOMTYPE1 <== TXCOMTYPE1 TXCOMTYPE1)
			(conn GTX_DUAL TXCOMTYPE0 <== TXCOMTYPE0 TXCOMTYPE0)
			(conn GTX_DUAL TXCOMSTART1 <== TXCOMSTART1 TXCOMSTART1)
			(conn GTX_DUAL TXCOMSTART0 <== TXCOMSTART0 TXCOMSTART0)
			(conn GTX_DUAL TXCHARISK13 <== TXCHARISK13 TXCHARISK13)
			(conn GTX_DUAL TXCHARISK12 <== TXCHARISK12 TXCHARISK12)
			(conn GTX_DUAL TXCHARISK11 <== TXCHARISK11 TXCHARISK11)
			(conn GTX_DUAL TXCHARISK10 <== TXCHARISK10 TXCHARISK10)
			(conn GTX_DUAL TXCHARISK03 <== TXCHARISK03 TXCHARISK03)
			(conn GTX_DUAL TXCHARISK02 <== TXCHARISK02 TXCHARISK02)
			(conn GTX_DUAL TXCHARISK01 <== TXCHARISK01 TXCHARISK01)
			(conn GTX_DUAL TXCHARISK00 <== TXCHARISK00 TXCHARISK00)
			(conn GTX_DUAL TXCHARDISPVAL13 <== TXCHARDISPVAL13 TXCHARDISPVAL13)
			(conn GTX_DUAL TXCHARDISPVAL12 <== TXCHARDISPVAL12 TXCHARDISPVAL12)
			(conn GTX_DUAL TXCHARDISPVAL11 <== TXCHARDISPVAL11 TXCHARDISPVAL11)
			(conn GTX_DUAL TXCHARDISPVAL10 <== TXCHARDISPVAL10 TXCHARDISPVAL10)
			(conn GTX_DUAL TXCHARDISPVAL03 <== TXCHARDISPVAL03 TXCHARDISPVAL03)
			(conn GTX_DUAL TXCHARDISPVAL02 <== TXCHARDISPVAL02 TXCHARDISPVAL02)
			(conn GTX_DUAL TXCHARDISPVAL01 <== TXCHARDISPVAL01 TXCHARDISPVAL01)
			(conn GTX_DUAL TXCHARDISPVAL00 <== TXCHARDISPVAL00 TXCHARDISPVAL00)
			(conn GTX_DUAL TXCHARDISPMODE13 <== TXCHARDISPMODE13 TXCHARDISPMODE13)
			(conn GTX_DUAL TXCHARDISPMODE12 <== TXCHARDISPMODE12 TXCHARDISPMODE12)
			(conn GTX_DUAL TXCHARDISPMODE11 <== TXCHARDISPMODE11 TXCHARDISPMODE11)
			(conn GTX_DUAL TXCHARDISPMODE10 <== TXCHARDISPMODE10 TXCHARDISPMODE10)
			(conn GTX_DUAL TXCHARDISPMODE03 <== TXCHARDISPMODE03 TXCHARDISPMODE03)
			(conn GTX_DUAL TXCHARDISPMODE02 <== TXCHARDISPMODE02 TXCHARDISPMODE02)
			(conn GTX_DUAL TXCHARDISPMODE01 <== TXCHARDISPMODE01 TXCHARDISPMODE01)
			(conn GTX_DUAL TXCHARDISPMODE00 <== TXCHARDISPMODE00 TXCHARDISPMODE00)
			(conn GTX_DUAL TXBYPASS8B10B13 <== TXBYPASS8B10B13 TXBYPASS8B10B13)
			(conn GTX_DUAL TXBYPASS8B10B12 <== TXBYPASS8B10B12 TXBYPASS8B10B12)
			(conn GTX_DUAL TXBYPASS8B10B11 <== TXBYPASS8B10B11 TXBYPASS8B10B11)
			(conn GTX_DUAL TXBYPASS8B10B10 <== TXBYPASS8B10B10 TXBYPASS8B10B10)
			(conn GTX_DUAL TXBYPASS8B10B03 <== TXBYPASS8B10B03 TXBYPASS8B10B03)
			(conn GTX_DUAL TXBYPASS8B10B02 <== TXBYPASS8B10B02 TXBYPASS8B10B02)
			(conn GTX_DUAL TXBYPASS8B10B01 <== TXBYPASS8B10B01 TXBYPASS8B10B01)
			(conn GTX_DUAL TXBYPASS8B10B00 <== TXBYPASS8B10B00 TXBYPASS8B10B00)
			(conn GTX_DUAL TXBUFDIFFCTRL12 <== TXBUFDIFFCTRL12 TXBUFDIFFCTRL12)
			(conn GTX_DUAL TXBUFDIFFCTRL11 <== TXBUFDIFFCTRL11 TXBUFDIFFCTRL11)
			(conn GTX_DUAL TXBUFDIFFCTRL10 <== TXBUFDIFFCTRL10 TXBUFDIFFCTRL10)
			(conn GTX_DUAL TXBUFDIFFCTRL02 <== TXBUFDIFFCTRL02 TXBUFDIFFCTRL02)
			(conn GTX_DUAL TXBUFDIFFCTRL01 <== TXBUFDIFFCTRL01 TXBUFDIFFCTRL01)
			(conn GTX_DUAL TXBUFDIFFCTRL00 <== TXBUFDIFFCTRL00 TXBUFDIFFCTRL00)
			(conn GTX_DUAL TSTPWRDNOVRD1 <== TSTPWRDNOVRD1 TSTPWRDNOVRD1)
			(conn GTX_DUAL TSTPWRDNOVRD0 <== TSTPWRDNOVRD0 TSTPWRDNOVRD0)
			(conn GTX_DUAL TSTPWRDN14 <== TSTPWRDN14 TSTPWRDN14)
			(conn GTX_DUAL TSTPWRDN13 <== TSTPWRDN13 TSTPWRDN13)
			(conn GTX_DUAL TSTPWRDN12 <== TSTPWRDN12 TSTPWRDN12)
			(conn GTX_DUAL TSTPWRDN11 <== TSTPWRDN11 TSTPWRDN11)
			(conn GTX_DUAL TSTPWRDN10 <== TSTPWRDN10 TSTPWRDN10)
			(conn GTX_DUAL TSTPWRDN04 <== TSTPWRDN04 TSTPWRDN04)
			(conn GTX_DUAL TSTPWRDN03 <== TSTPWRDN03 TSTPWRDN03)
			(conn GTX_DUAL TSTPWRDN02 <== TSTPWRDN02 TSTPWRDN02)
			(conn GTX_DUAL TSTPWRDN01 <== TSTPWRDN01 TSTPWRDN01)
			(conn GTX_DUAL TSTPWRDN00 <== TSTPWRDN00 TSTPWRDN00)
			(conn GTX_DUAL SCANMODE <== SCANMODE SCANMODE)
			(conn GTX_DUAL SCANINPCSCOMMON <== SCANINPCSCOMMON SCANINPCSCOMMON)
			(conn GTX_DUAL SCANINPCS1 <== SCANINPCS1 SCANINPCS1)
			(conn GTX_DUAL SCANINPCS0 <== SCANINPCS0 SCANINPCS0)
			(conn GTX_DUAL SCANEN <== SCANEN SCANEN)
			(conn GTX_DUAL RXUSRCLK21 <== RXUSRCLK21INV OUT)
			(conn GTX_DUAL RXUSRCLK20 <== RXUSRCLK20INV OUT)
			(conn GTX_DUAL RXUSRCLK1 <== RXUSRCLK1INV OUT)
			(conn GTX_DUAL RXUSRCLK0 <== RXUSRCLK0INV OUT)
			(conn GTX_DUAL RXSLIDE1 <== RXSLIDE1 RXSLIDE1)
			(conn GTX_DUAL RXSLIDE0 <== RXSLIDE0 RXSLIDE0)
			(conn GTX_DUAL RXRESET1 <== RXRESET1 RXRESET1)
			(conn GTX_DUAL RXRESET0 <== RXRESET0 RXRESET0)
			(conn GTX_DUAL RXPOWERDOWN11 <== RXPOWERDOWN11 RXPOWERDOWN11)
			(conn GTX_DUAL RXPOWERDOWN10 <== RXPOWERDOWN10 RXPOWERDOWN10)
			(conn GTX_DUAL RXPOWERDOWN01 <== RXPOWERDOWN01 RXPOWERDOWN01)
			(conn GTX_DUAL RXPOWERDOWN00 <== RXPOWERDOWN00 RXPOWERDOWN00)
			(conn GTX_DUAL RXPOLARITY1 <== RXPOLARITY1 RXPOLARITY1)
			(conn GTX_DUAL RXPOLARITY0 <== RXPOLARITY0 RXPOLARITY0)
			(conn GTX_DUAL RXPMASETPHASE1 <== RXPMASETPHASE1 RXPMASETPHASE1)
			(conn GTX_DUAL RXPMASETPHASE0 <== RXPMASETPHASE0 RXPMASETPHASE0)
			(conn GTX_DUAL RXP1 <== RXP1 RXP1)
			(conn GTX_DUAL RXP0 <== RXP0 RXP0)
			(conn GTX_DUAL RXN1 <== RXN1 RXN1)
			(conn GTX_DUAL RXN0 <== RXN0 RXN0)
			(conn GTX_DUAL RXGEARBOXSLIP1 <== RXGEARBOXSLIP1 RXGEARBOXSLIP1)
			(conn GTX_DUAL RXGEARBOXSLIP0 <== RXGEARBOXSLIP0 RXGEARBOXSLIP0)
			(conn GTX_DUAL RXEQPOLE13 <== RXEQPOLE13 RXEQPOLE13)
			(conn GTX_DUAL RXEQPOLE12 <== RXEQPOLE12 RXEQPOLE12)
			(conn GTX_DUAL RXEQPOLE11 <== RXEQPOLE11 RXEQPOLE11)
			(conn GTX_DUAL RXEQPOLE10 <== RXEQPOLE10 RXEQPOLE10)
			(conn GTX_DUAL RXEQPOLE03 <== RXEQPOLE03 RXEQPOLE03)
			(conn GTX_DUAL RXEQPOLE02 <== RXEQPOLE02 RXEQPOLE02)
			(conn GTX_DUAL RXEQPOLE01 <== RXEQPOLE01 RXEQPOLE01)
			(conn GTX_DUAL RXEQPOLE00 <== RXEQPOLE00 RXEQPOLE00)
			(conn GTX_DUAL RXEQMIX11 <== RXEQMIX11 RXEQMIX11)
			(conn GTX_DUAL RXEQMIX10 <== RXEQMIX10 RXEQMIX10)
			(conn GTX_DUAL RXEQMIX01 <== RXEQMIX01 RXEQMIX01)
			(conn GTX_DUAL RXEQMIX00 <== RXEQMIX00 RXEQMIX00)
			(conn GTX_DUAL RXENSAMPLEALIGN1 <== RXENSAMPLEALIGN1 RXENSAMPLEALIGN1)
			(conn GTX_DUAL RXENSAMPLEALIGN0 <== RXENSAMPLEALIGN0 RXENSAMPLEALIGN0)
			(conn GTX_DUAL RXENPRBSTST11 <== RXENPRBSTST11 RXENPRBSTST11)
			(conn GTX_DUAL RXENPRBSTST10 <== RXENPRBSTST10 RXENPRBSTST10)
			(conn GTX_DUAL RXENPRBSTST01 <== RXENPRBSTST01 RXENPRBSTST01)
			(conn GTX_DUAL RXENPRBSTST00 <== RXENPRBSTST00 RXENPRBSTST00)
			(conn GTX_DUAL RXENPMAPHASEALIGN1 <== RXENPMAPHASEALIGN1 RXENPMAPHASEALIGN1)
			(conn GTX_DUAL RXENPMAPHASEALIGN0 <== RXENPMAPHASEALIGN0 RXENPMAPHASEALIGN0)
			(conn GTX_DUAL RXENPCOMMAALIGN1 <== RXENPCOMMAALIGN1 RXENPCOMMAALIGN1)
			(conn GTX_DUAL RXENPCOMMAALIGN0 <== RXENPCOMMAALIGN0 RXENPCOMMAALIGN0)
			(conn GTX_DUAL RXENMCOMMAALIGN1 <== RXENMCOMMAALIGN1 RXENMCOMMAALIGN1)
			(conn GTX_DUAL RXENMCOMMAALIGN0 <== RXENMCOMMAALIGN0 RXENMCOMMAALIGN0)
			(conn GTX_DUAL RXENEQB1 <== RXENEQB1 RXENEQB1)
			(conn GTX_DUAL RXENEQB0 <== RXENEQB0 RXENEQB0)
			(conn GTX_DUAL RXENCHANSYNC1 <== RXENCHANSYNC1 RXENCHANSYNC1)
			(conn GTX_DUAL RXENCHANSYNC0 <== RXENCHANSYNC0 RXENCHANSYNC0)
			(conn GTX_DUAL RXDEC8B10BUSE1 <== RXDEC8B10BUSE1 RXDEC8B10BUSE1)
			(conn GTX_DUAL RXDEC8B10BUSE0 <== RXDEC8B10BUSE0 RXDEC8B10BUSE0)
			(conn GTX_DUAL RXDATAWIDTH11 <== RXDATAWIDTH11 RXDATAWIDTH11)
			(conn GTX_DUAL RXDATAWIDTH10 <== RXDATAWIDTH10 RXDATAWIDTH10)
			(conn GTX_DUAL RXDATAWIDTH01 <== RXDATAWIDTH01 RXDATAWIDTH01)
			(conn GTX_DUAL RXDATAWIDTH00 <== RXDATAWIDTH00 RXDATAWIDTH00)
			(conn GTX_DUAL RXCOMMADETUSE1 <== RXCOMMADETUSE1 RXCOMMADETUSE1)
			(conn GTX_DUAL RXCOMMADETUSE0 <== RXCOMMADETUSE0 RXCOMMADETUSE0)
			(conn GTX_DUAL RXCHBONDI13 <== RXCHBONDI13 RXCHBONDI13)
			(conn GTX_DUAL RXCHBONDI12 <== RXCHBONDI12 RXCHBONDI12)
			(conn GTX_DUAL RXCHBONDI11 <== RXCHBONDI11 RXCHBONDI11)
			(conn GTX_DUAL RXCHBONDI10 <== RXCHBONDI10 RXCHBONDI10)
			(conn GTX_DUAL RXCHBONDI03 <== RXCHBONDI03 RXCHBONDI03)
			(conn GTX_DUAL RXCHBONDI02 <== RXCHBONDI02 RXCHBONDI02)
			(conn GTX_DUAL RXCHBONDI01 <== RXCHBONDI01 RXCHBONDI01)
			(conn GTX_DUAL RXCHBONDI00 <== RXCHBONDI00 RXCHBONDI00)
			(conn GTX_DUAL RXCDRRESET1 <== RXCDRRESET1 RXCDRRESET1)
			(conn GTX_DUAL RXCDRRESET0 <== RXCDRRESET0 RXCDRRESET0)
			(conn GTX_DUAL RXBUFRESET1 <== RXBUFRESET1 RXBUFRESET1)
			(conn GTX_DUAL RXBUFRESET0 <== RXBUFRESET0 RXBUFRESET0)
			(conn GTX_DUAL REFCLKPWRDNB <== REFCLKPWRDNB REFCLKPWRDNB)
			(conn GTX_DUAL PRBSCNTRESET1 <== PRBSCNTRESET1 PRBSCNTRESET1)
			(conn GTX_DUAL PRBSCNTRESET0 <== PRBSCNTRESET0 PRBSCNTRESET0)
			(conn GTX_DUAL PMATSTCLKSEL2 <== PMATSTCLKSEL2 PMATSTCLKSEL2)
			(conn GTX_DUAL PMATSTCLKSEL1 <== PMATSTCLKSEL1 PMATSTCLKSEL1)
			(conn GTX_DUAL PMATSTCLKSEL0 <== PMATSTCLKSEL0 PMATSTCLKSEL0)
			(conn GTX_DUAL PMAAMUX2 <== PMAAMUX2 PMAAMUX2)
			(conn GTX_DUAL PMAAMUX1 <== PMAAMUX1 PMAAMUX1)
			(conn GTX_DUAL PMAAMUX0 <== PMAAMUX0 PMAAMUX0)
			(conn GTX_DUAL PLLPOWERDOWN <== PLLPOWERDOWN PLLPOWERDOWN)
			(conn GTX_DUAL PLLLKDETEN <== PLLLKDETEN PLLLKDETEN)
			(conn GTX_DUAL LOOPBACK12 <== LOOPBACK12 LOOPBACK12)
			(conn GTX_DUAL LOOPBACK11 <== LOOPBACK11 LOOPBACK11)
			(conn GTX_DUAL LOOPBACK10 <== LOOPBACK10 LOOPBACK10)
			(conn GTX_DUAL LOOPBACK02 <== LOOPBACK02 LOOPBACK02)
			(conn GTX_DUAL LOOPBACK01 <== LOOPBACK01 LOOPBACK01)
			(conn GTX_DUAL LOOPBACK00 <== LOOPBACK00 LOOPBACK00)
			(conn GTX_DUAL INTDATAWIDTH <== INTDATAWIDTH INTDATAWIDTH)
			(conn GTX_DUAL GTXTEST13 <== GTXTEST13 GTXTEST13)
			(conn GTX_DUAL GTXTEST12 <== GTXTEST12 GTXTEST12)
			(conn GTX_DUAL GTXTEST11 <== GTXTEST11 GTXTEST11)
			(conn GTX_DUAL GTXTEST10 <== GTXTEST10 GTXTEST10)
			(conn GTX_DUAL GTXTEST9 <== GTXTEST9 GTXTEST9)
			(conn GTX_DUAL GTXTEST8 <== GTXTEST8 GTXTEST8)
			(conn GTX_DUAL GTXTEST7 <== GTXTEST7 GTXTEST7)
			(conn GTX_DUAL GTXTEST6 <== GTXTEST6 GTXTEST6)
			(conn GTX_DUAL GTXTEST5 <== GTXTEST5 GTXTEST5)
			(conn GTX_DUAL GTXTEST4 <== GTXTEST4 GTXTEST4)
			(conn GTX_DUAL GTXTEST3 <== GTXTEST3 GTXTEST3)
			(conn GTX_DUAL GTXTEST2 <== GTXTEST2 GTXTEST2)
			(conn GTX_DUAL GTXTEST1 <== GTXTEST1 GTXTEST1)
			(conn GTX_DUAL GTXTEST0 <== GTXTEST0 GTXTEST0)
			(conn GTX_DUAL GTXRESET <== GTXRESET GTXRESET)
			(conn GTX_DUAL DWE <== DWE DWE)
			(conn GTX_DUAL DI15 <== DI15 DI15)
			(conn GTX_DUAL DI14 <== DI14 DI14)
			(conn GTX_DUAL DI13 <== DI13 DI13)
			(conn GTX_DUAL DI12 <== DI12 DI12)
			(conn GTX_DUAL DI11 <== DI11 DI11)
			(conn GTX_DUAL DI10 <== DI10 DI10)
			(conn GTX_DUAL DI9 <== DI9 DI9)
			(conn GTX_DUAL DI8 <== DI8 DI8)
			(conn GTX_DUAL DI7 <== DI7 DI7)
			(conn GTX_DUAL DI6 <== DI6 DI6)
			(conn GTX_DUAL DI5 <== DI5 DI5)
			(conn GTX_DUAL DI4 <== DI4 DI4)
			(conn GTX_DUAL DI3 <== DI3 DI3)
			(conn GTX_DUAL DI2 <== DI2 DI2)
			(conn GTX_DUAL DI1 <== DI1 DI1)
			(conn GTX_DUAL DI0 <== DI0 DI0)
			(conn GTX_DUAL DFETAP413 <== DFETAP413 DFETAP413)
			(conn GTX_DUAL DFETAP412 <== DFETAP412 DFETAP412)
			(conn GTX_DUAL DFETAP411 <== DFETAP411 DFETAP411)
			(conn GTX_DUAL DFETAP410 <== DFETAP410 DFETAP410)
			(conn GTX_DUAL DFETAP403 <== DFETAP403 DFETAP403)
			(conn GTX_DUAL DFETAP402 <== DFETAP402 DFETAP402)
			(conn GTX_DUAL DFETAP401 <== DFETAP401 DFETAP401)
			(conn GTX_DUAL DFETAP400 <== DFETAP400 DFETAP400)
			(conn GTX_DUAL DFETAP313 <== DFETAP313 DFETAP313)
			(conn GTX_DUAL DFETAP312 <== DFETAP312 DFETAP312)
			(conn GTX_DUAL DFETAP311 <== DFETAP311 DFETAP311)
			(conn GTX_DUAL DFETAP310 <== DFETAP310 DFETAP310)
			(conn GTX_DUAL DFETAP303 <== DFETAP303 DFETAP303)
			(conn GTX_DUAL DFETAP302 <== DFETAP302 DFETAP302)
			(conn GTX_DUAL DFETAP301 <== DFETAP301 DFETAP301)
			(conn GTX_DUAL DFETAP300 <== DFETAP300 DFETAP300)
			(conn GTX_DUAL DFETAP214 <== DFETAP214 DFETAP214)
			(conn GTX_DUAL DFETAP213 <== DFETAP213 DFETAP213)
			(conn GTX_DUAL DFETAP212 <== DFETAP212 DFETAP212)
			(conn GTX_DUAL DFETAP211 <== DFETAP211 DFETAP211)
			(conn GTX_DUAL DFETAP210 <== DFETAP210 DFETAP210)
			(conn GTX_DUAL DFETAP204 <== DFETAP204 DFETAP204)
			(conn GTX_DUAL DFETAP203 <== DFETAP203 DFETAP203)
			(conn GTX_DUAL DFETAP202 <== DFETAP202 DFETAP202)
			(conn GTX_DUAL DFETAP201 <== DFETAP201 DFETAP201)
			(conn GTX_DUAL DFETAP200 <== DFETAP200 DFETAP200)
			(conn GTX_DUAL DFETAP114 <== DFETAP114 DFETAP114)
			(conn GTX_DUAL DFETAP113 <== DFETAP113 DFETAP113)
			(conn GTX_DUAL DFETAP112 <== DFETAP112 DFETAP112)
			(conn GTX_DUAL DFETAP111 <== DFETAP111 DFETAP111)
			(conn GTX_DUAL DFETAP110 <== DFETAP110 DFETAP110)
			(conn GTX_DUAL DFETAP104 <== DFETAP104 DFETAP104)
			(conn GTX_DUAL DFETAP103 <== DFETAP103 DFETAP103)
			(conn GTX_DUAL DFETAP102 <== DFETAP102 DFETAP102)
			(conn GTX_DUAL DFETAP101 <== DFETAP101 DFETAP101)
			(conn GTX_DUAL DFETAP100 <== DFETAP100 DFETAP100)
			(conn GTX_DUAL DFECLKDLYADJ15 <== DFECLKDLYADJ15 DFECLKDLYADJ15)
			(conn GTX_DUAL DFECLKDLYADJ14 <== DFECLKDLYADJ14 DFECLKDLYADJ14)
			(conn GTX_DUAL DFECLKDLYADJ13 <== DFECLKDLYADJ13 DFECLKDLYADJ13)
			(conn GTX_DUAL DFECLKDLYADJ12 <== DFECLKDLYADJ12 DFECLKDLYADJ12)
			(conn GTX_DUAL DFECLKDLYADJ11 <== DFECLKDLYADJ11 DFECLKDLYADJ11)
			(conn GTX_DUAL DFECLKDLYADJ10 <== DFECLKDLYADJ10 DFECLKDLYADJ10)
			(conn GTX_DUAL DFECLKDLYADJ05 <== DFECLKDLYADJ05 DFECLKDLYADJ05)
			(conn GTX_DUAL DFECLKDLYADJ04 <== DFECLKDLYADJ04 DFECLKDLYADJ04)
			(conn GTX_DUAL DFECLKDLYADJ03 <== DFECLKDLYADJ03 DFECLKDLYADJ03)
			(conn GTX_DUAL DFECLKDLYADJ02 <== DFECLKDLYADJ02 DFECLKDLYADJ02)
			(conn GTX_DUAL DFECLKDLYADJ01 <== DFECLKDLYADJ01 DFECLKDLYADJ01)
			(conn GTX_DUAL DFECLKDLYADJ00 <== DFECLKDLYADJ00 DFECLKDLYADJ00)
			(conn GTX_DUAL DEN <== DEN DEN)
			(conn GTX_DUAL DCLK <== DCLKINV OUT)
			(conn GTX_DUAL DADDR6 <== DADDR6 DADDR6)
			(conn GTX_DUAL DADDR5 <== DADDR5 DADDR5)
			(conn GTX_DUAL DADDR4 <== DADDR4 DADDR4)
			(conn GTX_DUAL DADDR3 <== DADDR3 DADDR3)
			(conn GTX_DUAL DADDR2 <== DADDR2 DADDR2)
			(conn GTX_DUAL DADDR1 <== DADDR1 DADDR1)
			(conn GTX_DUAL DADDR0 <== DADDR0 DADDR0)
			(conn GTX_DUAL CLKIN <== CLKIN CLKIN)
		)
		(element CLK_COR_MAX_LAT_1 0
			(cfg 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26)
		)
		(element PCI_EXPRESS_MODE_1 0
			(cfg FALSE TRUE)
		)
		(element TXDATA18 1
			(pin TXDATA18 output)
			(conn TXDATA18 TXDATA18 ==> GTX_DUAL TXDATA18)
		)
		(element RXNOTINTABLE03 1
			(pin RXNOTINTABLE03 input)
			(conn RXNOTINTABLE03 RXNOTINTABLE03 <== GTX_DUAL RXNOTINTABLE03)
		)
		(element TXPMASETPHASE1 1
			(pin TXPMASETPHASE1 output)
			(conn TXPMASETPHASE1 TXPMASETPHASE1 ==> GTX_DUAL TXPMASETPHASE1)
		)
		(element DFEEYEDACMONITOR13 1
			(pin DFEEYEDACMONITOR13 input)
			(conn DFEEYEDACMONITOR13 DFEEYEDACMONITOR13 <== GTX_DUAL DFEEYEDACMONITOR13)
		)
		(element TXCHARISK10 1
			(pin TXCHARISK10 output)
			(conn TXCHARISK10 TXCHARISK10 ==> GTX_DUAL TXCHARISK10)
		)
		(element TSTPWRDN12 1
			(pin TSTPWRDN12 output)
			(conn TSTPWRDN12 TSTPWRDN12 ==> GTX_DUAL TSTPWRDN12)
		)
		(element TSTPWRDNOVRD1 1
			(pin TSTPWRDNOVRD1 output)
			(conn TSTPWRDNOVRD1 TSTPWRDNOVRD1 ==> GTX_DUAL TSTPWRDNOVRD1)
		)
		(element DEC_PCOMMA_DETECT_1 0
			(cfg FALSE TRUE)
		)
		(element PLL_RXDIVSEL_OUT_0 0
			(cfg 4 2 1)
		)
		(element DFECLKDLYADJMONITOR15 1
			(pin DFECLKDLYADJMONITOR15 input)
			(conn DFECLKDLYADJMONITOR15 DFECLKDLYADJMONITOR15 <== GTX_DUAL DFECLKDLYADJMONITOR15)
		)
		(element TSTPWRDN14 1
			(pin TSTPWRDN14 output)
			(conn TSTPWRDN14 TSTPWRDN14 ==> GTX_DUAL TSTPWRDN14)
		)
		(element DADDR5 1
			(pin DADDR5 output)
			(conn DADDR5 DADDR5 ==> GTX_DUAL DADDR5)
		)
		(element GTXTEST8 1
			(pin GTXTEST8 output)
			(conn GTXTEST8 GTXTEST8 ==> GTX_DUAL GTXTEST8)
		)
		(element TXDIFFCTRL12 1
			(pin TXDIFFCTRL12 output)
			(conn TXDIFFCTRL12 TXDIFFCTRL12 ==> GTX_DUAL TXDIFFCTRL12)
		)
		(element SATA_MAX_INIT_0 0
			(cfg 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32)
		)
		(element TXSEQUENCE15 1
			(pin TXSEQUENCE15 output)
			(conn TXSEQUENCE15 TXSEQUENCE15 ==> GTX_DUAL TXSEQUENCE15)
		)
		(element SATA_MIN_BURST_0 0
			(cfg 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32)
		)
		(element RXLOSSOFSYNC11 1
			(pin RXLOSSOFSYNC11 input)
			(conn RXLOSSOFSYNC11 RXLOSSOFSYNC11 <== GTX_DUAL RXLOSSOFSYNC11)
		)
		(element RXDATA021 1
			(pin RXDATA021 input)
			(conn RXDATA021 RXDATA021 <== GTX_DUAL RXDATA021)
		)
		(element TXDATA029 1
			(pin TXDATA029 output)
			(conn TXDATA029 TXDATA029 ==> GTX_DUAL TXDATA029)
		)
		(element TXHEADER02 1
			(pin TXHEADER02 output)
			(conn TXHEADER02 TXHEADER02 ==> GTX_DUAL TXHEADER02)
		)
		(element TXBUFSTATUS11 1
			(pin TXBUFSTATUS11 input)
			(conn TXBUFSTATUS11 TXBUFSTATUS11 <== GTX_DUAL TXBUFSTATUS11)
		)
		(element COMMA_DOUBLE_0 0
			(cfg FALSE TRUE)
		)
		(element RXCHBONDO11 1
			(pin RXCHBONDO11 input)
			(conn RXCHBONDO11 RXCHBONDO11 <== GTX_DUAL RXCHBONDO11)
		)
		(element DFETAP4MONITOR11 1
			(pin DFETAP4MONITOR11 input)
			(conn DFETAP4MONITOR11 DFETAP4MONITOR11 <== GTX_DUAL DFETAP4MONITOR11)
		)
		(element RXDATA115 1
			(pin RXDATA115 input)
			(conn RXDATA115 RXDATA115 <== GTX_DUAL RXDATA115)
		)
		(element DFETAP313 1
			(pin DFETAP313 output)
			(conn DFETAP313 DFETAP313 ==> GTX_DUAL DFETAP313)
		)
		(element TXDATAWIDTH00 1
			(pin TXDATAWIDTH00 output)
			(conn TXDATAWIDTH00 TXDATAWIDTH00 ==> GTX_DUAL TXDATAWIDTH00)
		)
		(element TXCOMSTART0 1
			(pin TXCOMSTART0 output)
			(conn TXCOMSTART0 TXCOMSTART0 ==> GTX_DUAL TXCOMSTART0)
		)
		(element TXDATA111 1
			(pin TXDATA111 output)
			(conn TXDATA111 TXDATA111 ==> GTX_DUAL TXDATA111)
		)
		(element DI12 1
			(pin DI12 output)
			(conn DI12 DI12 ==> GTX_DUAL DI12)
		)
		(element GTXTEST6 1
			(pin GTXTEST6 output)
			(conn GTXTEST6 GTXTEST6 ==> GTX_DUAL GTXTEST6)
		)
		(element LOOPBACK00 1
			(pin LOOPBACK00 output)
			(conn LOOPBACK00 LOOPBACK00 ==> GTX_DUAL LOOPBACK00)
		)
		(element SATA_MIN_WAKE_0 0
			(cfg 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32)
		)
		(element TXDATA010 1
			(pin TXDATA010 output)
			(conn TXDATA010 TXDATA010 ==> GTX_DUAL TXDATA010)
		)
		(element DFECLKDLYADJ15 1
			(pin DFECLKDLYADJ15 output)
			(conn DFECLKDLYADJ15 DFECLKDLYADJ15 ==> GTX_DUAL DFECLKDLYADJ15)
		)
		(element DI3 1
			(pin DI3 output)
			(conn DI3 DI3 ==> GTX_DUAL DI3)
		)
		(element TXDATA023 1
			(pin TXDATA023 output)
			(conn TXDATA023 TXDATA023 ==> GTX_DUAL TXDATA023)
		)
		(element RXLOSSOFSYNC00 1
			(pin RXLOSSOFSYNC00 input)
			(conn RXLOSSOFSYNC00 RXLOSSOFSYNC00 <== GTX_DUAL RXLOSSOFSYNC00)
		)
		(element RXDISPERR11 1
			(pin RXDISPERR11 input)
			(conn RXDISPERR11 RXDISPERR11 <== GTX_DUAL RXDISPERR11)
		)
		(element TERMINATION_IMP_0 0
			(cfg 75 50)
		)
		(element TXOUTCLK1 1
			(pin TXOUTCLK1 input)
			(conn TXOUTCLK1 TXOUTCLK1 <== GTX_DUAL TXOUTCLK1)
		)
		(element TXBUFDIFFCTRL00 1
			(pin TXBUFDIFFCTRL00 output)
			(conn TXBUFDIFFCTRL00 TXBUFDIFFCTRL00 ==> GTX_DUAL TXBUFDIFFCTRL00)
		)
		(element RXCHARISK01 1
			(pin RXCHARISK01 input)
			(conn RXCHARISK01 RXCHARISK01 <== GTX_DUAL RXCHARISK01)
		)
		(element RXCDRRESET0 1
			(pin RXCDRRESET0 output)
			(conn RXCDRRESET0 RXCDRRESET0 ==> GTX_DUAL RXCDRRESET0)
		)
		(element DFETAP301 1
			(pin DFETAP301 output)
			(conn DFETAP301 DFETAP301 ==> GTX_DUAL DFETAP301)
		)
		(element SCANINPCS0 1
			(pin SCANINPCS0 output)
			(conn SCANINPCS0 SCANINPCS0 ==> GTX_DUAL SCANINPCS0)
		)
		(element TXPOLARITY1 1
			(pin TXPOLARITY1 output)
			(conn TXPOLARITY1 TXPOLARITY1 ==> GTX_DUAL TXPOLARITY1)
		)
		(element TXDATA017 1
			(pin TXDATA017 output)
			(conn TXDATA017 TXDATA017 ==> GTX_DUAL TXDATA017)
		)
		(element TXPOWERDOWN10 1
			(pin TXPOWERDOWN10 output)
			(conn TXPOWERDOWN10 TXPOWERDOWN10 ==> GTX_DUAL TXPOWERDOWN10)
		)
		(element RXNOTINTABLE01 1
			(pin RXNOTINTABLE01 input)
			(conn RXNOTINTABLE01 RXNOTINTABLE01 <== GTX_DUAL RXNOTINTABLE01)
		)
		(element TXSEQUENCE06 1
			(pin TXSEQUENCE06 output)
			(conn TXSEQUENCE06 TXSEQUENCE06 ==> GTX_DUAL TXSEQUENCE06)
		)
		(element RXNOTINTABLE10 1
			(pin RXNOTINTABLE10 input)
			(conn RXNOTINTABLE10 RXNOTINTABLE10 <== GTX_DUAL RXNOTINTABLE10)
		)
		(element RXBUFSTATUS10 1
			(pin RXBUFSTATUS10 input)
			(conn RXBUFSTATUS10 RXBUFSTATUS10 <== GTX_DUAL RXBUFSTATUS10)
		)
		(element RXDATA025 1
			(pin RXDATA025 input)
			(conn RXDATA025 RXDATA025 <== GTX_DUAL RXDATA025)
		)
		(element TXCHARDISPMODE11 1
			(pin TXCHARDISPMODE11 output)
			(conn TXCHARDISPMODE11 TXCHARDISPMODE11 ==> GTX_DUAL TXCHARDISPMODE11)
		)
		(element DFECLKDLYADJMONITOR01 1
			(pin DFECLKDLYADJMONITOR01 input)
			(conn DFECLKDLYADJMONITOR01 DFECLKDLYADJMONITOR01 <== GTX_DUAL DFECLKDLYADJMONITOR01)
		)
		(element TXPREEMPHASIS00 1
			(pin TXPREEMPHASIS00 output)
			(conn TXPREEMPHASIS00 TXPREEMPHASIS00 ==> GTX_DUAL TXPREEMPHASIS00)
		)
		(element RXENCHANSYNC1 1
			(pin RXENCHANSYNC1 output)
			(conn RXENCHANSYNC1 RXENCHANSYNC1 ==> GTX_DUAL RXENCHANSYNC1)
		)
		(element TXDATA116 1
			(pin TXDATA116 output)
			(conn TXDATA116 TXDATA116 ==> GTX_DUAL TXDATA116)
		)
		(element DI4 1
			(pin DI4 output)
			(conn DI4 DI4 ==> GTX_DUAL DI4)
		)
		(element TXENPRBSTST10 1
			(pin TXENPRBSTST10 output)
			(conn TXENPRBSTST10 TXENPRBSTST10 ==> GTX_DUAL TXENPRBSTST10)
		)
		(element DFETAP403 1
			(pin DFETAP403 output)
			(conn DFETAP403 DFETAP403 ==> GTX_DUAL DFETAP403)
		)
		(element RXDATA028 1
			(pin RXDATA028 input)
			(conn RXDATA028 RXDATA028 <== GTX_DUAL RXDATA028)
		)
		(element DFESENSCAL00 1
			(pin DFESENSCAL00 input)
			(conn DFESENSCAL00 DFESENSCAL00 <== GTX_DUAL DFESENSCAL00)
		)
		(element RXCHARISCOMMA01 1
			(pin RXCHARISCOMMA01 input)
			(conn RXCHARISCOMMA01 RXCHARISCOMMA01 <== GTX_DUAL RXCHARISCOMMA01)
		)
		(element RXCLKCORCNT02 1
			(pin RXCLKCORCNT02 input)
			(conn RXCLKCORCNT02 RXCLKCORCNT02 <== GTX_DUAL RXCLKCORCNT02)
		)
		(element RXEQPOLE13 1
			(pin RXEQPOLE13 output)
			(conn RXEQPOLE13 RXEQPOLE13 ==> GTX_DUAL RXEQPOLE13)
		)
		(element LOOPBACK02 1
			(pin LOOPBACK02 output)
			(conn LOOPBACK02 LOOPBACK02 ==> GTX_DUAL LOOPBACK02)
		)
		(element CLK_COR_PRECEDENCE_1 0
			(cfg FALSE TRUE)
		)
		(element TXUSRCLK1INV 3
			(pin TXUSRCLK1_B input)
			(pin TXUSRCLK1 input)
			(pin OUT output)
			(cfg TXUSRCLK1_B TXUSRCLK1)
			(conn TXUSRCLK1INV OUT ==> GTX_DUAL TXUSRCLK1)
			(conn TXUSRCLK1INV TXUSRCLK1_B <== TXUSRCLK1 TXUSRCLK1)
			(conn TXUSRCLK1INV TXUSRCLK1 <== TXUSRCLK1 TXUSRCLK1)
		)
		(element RX_DECODE_SEQ_MATCH_1 0
			(cfg FALSE TRUE)
		)
		(element DFETAP400 1
			(pin DFETAP400 output)
			(conn DFETAP400 DFETAP400 ==> GTX_DUAL DFETAP400)
		)
		(element RXDATA04 1
			(pin RXDATA04 input)
			(conn RXDATA04 RXDATA04 <== GTX_DUAL RXDATA04)
		)
		(element RXEQPOLE03 1
			(pin RXEQPOLE03 output)
			(conn RXEQPOLE03 RXEQPOLE03 ==> GTX_DUAL RXEQPOLE03)
		)
		(element TXDATA129 1
			(pin TXDATA129 output)
			(conn TXDATA129 TXDATA129 ==> GTX_DUAL TXDATA129)
		)
		(element DO0 1
			(pin DO0 input)
			(conn DO0 DO0 <== GTX_DUAL DO0)
		)
		(element TSTPWRDN00 1
			(pin TSTPWRDN00 output)
			(conn TSTPWRDN00 TSTPWRDN00 ==> GTX_DUAL TSTPWRDN00)
		)
		(element DFETAP202 1
			(pin DFETAP202 output)
			(conn DFETAP202 DFETAP202 ==> GTX_DUAL DFETAP202)
		)
		(element RX_EN_IDLE_RESET_BUF_1 0
			(cfg FALSE TRUE)
		)
		(element DFETAP103 1
			(pin DFETAP103 output)
			(conn DFETAP103 DFETAP103 ==> GTX_DUAL DFETAP103)
		)
		(element PCOMMA_DETECT_0 0
			(cfg FALSE TRUE)
		)
		(element RXSLIDE1 1
			(pin RXSLIDE1 output)
			(conn RXSLIDE1 RXSLIDE1 ==> GTX_DUAL RXSLIDE1)
		)
		(element DFETAP201 1
			(pin DFETAP201 output)
			(conn DFETAP201 DFETAP201 ==> GTX_DUAL DFETAP201)
		)
		(element TXOUTCLK_SEL_0 0
			(cfg 1 0)
		)
		(element TXHEADER11 1
			(pin TXHEADER11 output)
			(conn TXHEADER11 TXHEADER11 ==> GTX_DUAL TXHEADER11)
		)
		(element DFEEYEDACMONITOR04 1
			(pin DFEEYEDACMONITOR04 input)
			(conn DFEEYEDACMONITOR04 DFEEYEDACMONITOR04 <== GTX_DUAL DFEEYEDACMONITOR04)
		)
		(element TXSEQUENCE10 1
			(pin TXSEQUENCE10 output)
			(conn TXSEQUENCE10 TXSEQUENCE10 ==> GTX_DUAL TXSEQUENCE10)
		)
		(element TXDATA124 1
			(pin TXDATA124 output)
			(conn TXDATA124 TXDATA124 ==> GTX_DUAL TXDATA124)
		)
		(element RXDATA11 1
			(pin RXDATA11 input)
			(conn RXDATA11 RXDATA11 <== GTX_DUAL RXDATA11)
		)
		(element TXDIFFCTRL10 1
			(pin TXDIFFCTRL10 output)
			(conn TXDIFFCTRL10 TXDIFFCTRL10 ==> GTX_DUAL TXDIFFCTRL10)
		)
		(element TXDATA08 1
			(pin TXDATA08 output)
			(conn TXDATA08 TXDATA08 ==> GTX_DUAL TXDATA08)
		)
		(element RXGEARBOX_USE_0 0
			(cfg FALSE TRUE)
		)
		(element RXHEADER01 1
			(pin RXHEADER01 input)
			(conn RXHEADER01 RXHEADER01 <== GTX_DUAL RXHEADER01)
		)
		(element RXDATA030 1
			(pin RXDATA030 input)
			(conn RXDATA030 RXDATA030 <== GTX_DUAL RXDATA030)
		)
		(element TXCOMTYPE0 1
			(pin TXCOMTYPE0 output)
			(conn TXCOMTYPE0 TXCOMTYPE0 ==> GTX_DUAL TXCOMTYPE0)
		)
		(element RXRESET1 1
			(pin RXRESET1 output)
			(conn RXRESET1 RXRESET1 ==> GTX_DUAL RXRESET1)
		)
		(element CHAN_BOND_MODE_1 0
			(cfg SLAVE #OFF MASTER)
		)
		(element RXCOMMADET0 1
			(pin RXCOMMADET0 input)
			(conn RXCOMMADET0 RXCOMMADET0 <== GTX_DUAL RXCOMMADET0)
		)
		(element RXCHARISK13 1
			(pin RXCHARISK13 input)
			(conn RXCHARISK13 RXCHARISK13 <== GTX_DUAL RXCHARISK13)
		)
		(element TSTPWRDN10 1
			(pin TSTPWRDN10 output)
			(conn TSTPWRDN10 TSTPWRDN10 ==> GTX_DUAL TSTPWRDN10)
		)
		(element DFETAP2MONITOR03 1
			(pin DFETAP2MONITOR03 input)
			(conn DFETAP2MONITOR03 DFETAP2MONITOR03 <== GTX_DUAL DFETAP2MONITOR03)
		)
		(element RX_BUFFER_USE_0 0
			(cfg FALSE TRUE)
		)
		(element CB2_INH_CC_PERIOD_1 0
			(cfg 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0)
		)
		(element RXSTATUS02 1
			(pin RXSTATUS02 input)
			(conn RXSTATUS02 RXSTATUS02 <== GTX_DUAL RXSTATUS02)
		)
		(element CLK_CORRECT_USE_1 0
			(cfg FALSE TRUE)
		)
		(element TXDATA013 1
			(pin TXDATA013 output)
			(conn TXDATA013 TXDATA013 ==> GTX_DUAL TXDATA013)
		)
		(element RXHEADER11 1
			(pin RXHEADER11 input)
			(conn RXHEADER11 RXHEADER11 <== GTX_DUAL RXHEADER11)
		)
		(element RXDATA16 1
			(pin RXDATA16 input)
			(conn RXDATA16 RXDATA16 <== GTX_DUAL RXDATA16)
		)
		(element RXDATA015 1
			(pin RXDATA015 input)
			(conn RXDATA015 RXDATA015 <== GTX_DUAL RXDATA015)
		)
		(element DFETAP401 1
			(pin DFETAP401 output)
			(conn DFETAP401 DFETAP401 ==> GTX_DUAL DFETAP401)
		)
		(element PLL_TXDIVSEL_OUT_1 0
			(cfg 4 2 1)
		)
		(element DO7 1
			(pin DO7 input)
			(conn DO7 DO7 <== GTX_DUAL DO7)
		)
		(element DFECLKDLYADJMONITOR10 1
			(pin DFECLKDLYADJMONITOR10 input)
			(conn DFECLKDLYADJMONITOR10 DFECLKDLYADJMONITOR10 <== GTX_DUAL DFECLKDLYADJMONITOR10)
		)
		(element RXCHBONDI10 1
			(pin RXCHBONDI10 output)
			(conn RXCHBONDI10 RXCHBONDI10 ==> GTX_DUAL RXCHBONDI10)
		)
		(element DFEEYEDACMONITOR01 1
			(pin DFEEYEDACMONITOR01 input)
			(conn DFEEYEDACMONITOR01 DFEEYEDACMONITOR01 <== GTX_DUAL DFEEYEDACMONITOR01)
		)
		(element CHAN_BOND_1_MAX_SKEW_0 0
			(cfg 14 13 12 11 10 9 8 7 6 5 4 3 2 1)
		)
		(element TXDATA131 1
			(pin TXDATA131 output)
			(conn TXDATA131 TXDATA131 ==> GTX_DUAL TXDATA131)
		)
		(element RXDATAWIDTH11 1
			(pin RXDATAWIDTH11 output)
			(conn RXDATAWIDTH11 RXDATAWIDTH11 ==> GTX_DUAL RXDATAWIDTH11)
		)
		(element GTXTEST10 1
			(pin GTXTEST10 output)
			(conn GTXTEST10 GTXTEST10 ==> GTX_DUAL GTXTEST10)
		)
		(element TXDATA118 1
			(pin TXDATA118 output)
			(conn TXDATA118 TXDATA118 ==> GTX_DUAL TXDATA118)
		)
		(element TXDATA125 1
			(pin TXDATA125 output)
			(conn TXDATA125 TXDATA125 ==> GTX_DUAL TXDATA125)
		)
		(element DFETAP113 1
			(pin DFETAP113 output)
			(conn DFETAP113 DFETAP113 ==> GTX_DUAL DFETAP113)
		)
		(element RXPRBSERR0 1
			(pin RXPRBSERR0 input)
			(conn RXPRBSERR0 RXPRBSERR0 <== GTX_DUAL RXPRBSERR0)
		)
		(element TXDATA122 1
			(pin TXDATA122 output)
			(conn TXDATA122 TXDATA122 ==> GTX_DUAL TXDATA122)
		)
		(element PMATSTCLKSEL2 1
			(pin PMATSTCLKSEL2 output)
			(conn PMATSTCLKSEL2 PMATSTCLKSEL2 ==> GTX_DUAL PMATSTCLKSEL2)
		)
		(element DFETAP4MONITOR13 1
			(pin DFETAP4MONITOR13 input)
			(conn DFETAP4MONITOR13 DFETAP4MONITOR13 <== GTX_DUAL DFETAP4MONITOR13)
		)
		(element PMAAMUX0 1
			(pin PMAAMUX0 output)
			(conn PMAAMUX0 PMAAMUX0 ==> GTX_DUAL PMAAMUX0)
		)
		(element DFETAP4MONITOR00 1
			(pin DFETAP4MONITOR00 input)
			(conn DFETAP4MONITOR00 DFETAP4MONITOR00 <== GTX_DUAL DFETAP4MONITOR00)
		)
		(element RXDATA121 1
			(pin RXDATA121 input)
			(conn RXDATA121 RXDATA121 <== GTX_DUAL RXDATA121)
		)
		(element RCV_TERM_VTTRX_0 0
			(cfg FALSE TRUE)
		)
		(element TSTPWRDN01 1
			(pin TSTPWRDN01 output)
			(conn TSTPWRDN01 TSTPWRDN01 ==> GTX_DUAL TSTPWRDN01)
		)
		(element DFECLKDLYADJ13 1
			(pin DFECLKDLYADJ13 output)
			(conn DFECLKDLYADJ13 DFECLKDLYADJ13 ==> GTX_DUAL DFECLKDLYADJ13)
		)
		(element DI14 1
			(pin DI14 output)
			(conn DI14 DI14 ==> GTX_DUAL DI14)
		)
		(element RXDATA014 1
			(pin RXDATA014 input)
			(conn RXDATA014 RXDATA014 <== GTX_DUAL RXDATA014)
		)
		(element TXDATA16 1
			(pin TXDATA16 output)
			(conn TXDATA16 TXDATA16 ==> GTX_DUAL TXDATA16)
		)
		(element CLK_COR_ADJ_LEN_1 0
			(cfg 4 3 2 1)
		)
		(element DFETAP100 1
			(pin DFETAP100 output)
			(conn DFETAP100 DFETAP100 ==> GTX_DUAL DFETAP100)
		)
		(element RXEQMIX01 1
			(pin RXEQMIX01 output)
			(conn RXEQMIX01 RXEQMIX01 ==> GTX_DUAL RXEQMIX01)
		)
		(element SATA_MIN_INIT_0 0
			(cfg 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32)
		)
		(element RXDISPERR03 1
			(pin RXDISPERR03 input)
			(conn RXDISPERR03 RXDISPERR03 <== GTX_DUAL RXDISPERR03)
		)
		(element RXHEADER12 1
			(pin RXHEADER12 input)
			(conn RXHEADER12 RXHEADER12 <== GTX_DUAL RXHEADER12)
		)
		(element RXCHBONDO13 1
			(pin RXCHBONDO13 input)
			(conn RXCHBONDO13 RXCHBONDO13 <== GTX_DUAL RXCHBONDO13)
		)
		(element TXPREEMPHASIS11 1
			(pin TXPREEMPHASIS11 output)
			(conn TXPREEMPHASIS11 TXPREEMPHASIS11 ==> GTX_DUAL TXPREEMPHASIS11)
		)
		(element CLK_COR_MIN_LAT_1 0
			(cfg 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26)
		)
		(element DFETAP411 1
			(pin DFETAP411 output)
			(conn DFETAP411 DFETAP411 ==> GTX_DUAL DFETAP411)
		)
		(element PMAAMUX2 1
			(pin PMAAMUX2 output)
			(conn PMAAMUX2 PMAAMUX2 ==> GTX_DUAL PMAAMUX2)
		)
		(element RXUSRCLK21INV 3
			(pin RXUSRCLK21_B input)
			(pin RXUSRCLK21 input)
			(pin OUT output)
			(cfg RXUSRCLK21_B RXUSRCLK21)
			(conn RXUSRCLK21INV OUT ==> GTX_DUAL RXUSRCLK21)
			(conn RXUSRCLK21INV RXUSRCLK21_B <== RXUSRCLK21 RXUSRCLK21)
			(conn RXUSRCLK21INV RXUSRCLK21 <== RXUSRCLK21 RXUSRCLK21)
		)
		(element TXDATA025 1
			(pin TXDATA025 output)
			(conn TXDATA025 TXDATA025 ==> GTX_DUAL TXDATA025)
		)
		(element TXSEQUENCE04 1
			(pin TXSEQUENCE04 output)
			(conn TXSEQUENCE04 TXSEQUENCE04 ==> GTX_DUAL TXSEQUENCE04)
		)
		(element SCANMODE 1
			(pin SCANMODE output)
			(conn SCANMODE SCANMODE ==> GTX_DUAL SCANMODE)
		)
		(element RXSTATUS12 1
			(pin RXSTATUS12 input)
			(conn RXSTATUS12 RXSTATUS12 <== GTX_DUAL RXSTATUS12)
		)
		(element TXRUNDISP01 1
			(pin TXRUNDISP01 input)
			(conn TXRUNDISP01 TXRUNDISP01 <== GTX_DUAL TXRUNDISP01)
		)
		(element RXUSRCLK20 1
			(pin RXUSRCLK20 output)
			(conn RXUSRCLK20 RXUSRCLK20 ==> RXUSRCLK20INV RXUSRCLK20_B)
			(conn RXUSRCLK20 RXUSRCLK20 ==> RXUSRCLK20INV RXUSRCLK20)
		)
		(element TXDIFFCTRL01 1
			(pin TXDIFFCTRL01 output)
			(conn TXDIFFCTRL01 TXDIFFCTRL01 ==> GTX_DUAL TXDIFFCTRL01)
		)
		(element CLK_COR_SEQ_2_USE_1 0
			(cfg FALSE TRUE)
		)
		(element TXBUFDIFFCTRL02 1
			(pin TXBUFDIFFCTRL02 output)
			(conn TXBUFDIFFCTRL02 TXBUFDIFFCTRL02 ==> GTX_DUAL TXBUFDIFFCTRL02)
		)
		(element TXENPMAPHASEALIGN1 1
			(pin TXENPMAPHASEALIGN1 output)
			(conn TXENPMAPHASEALIGN1 TXENPMAPHASEALIGN1 ==> GTX_DUAL TXENPMAPHASEALIGN1)
		)
		(element DFETAP2MONITOR02 1
			(pin DFETAP2MONITOR02 input)
			(conn DFETAP2MONITOR02 DFETAP2MONITOR02 <== GTX_DUAL DFETAP2MONITOR02)
		)
		(element GTXTEST11 1
			(pin GTXTEST11 output)
			(conn GTXTEST11 GTXTEST11 ==> GTX_DUAL GTXTEST11)
		)
		(element RXENMCOMMAALIGN0 1
			(pin RXENMCOMMAALIGN0 output)
			(conn RXENMCOMMAALIGN0 RXENMCOMMAALIGN0 ==> GTX_DUAL RXENMCOMMAALIGN0)
		)
		(element TXBUFSTATUS10 1
			(pin TXBUFSTATUS10 input)
			(conn TXBUFSTATUS10 TXBUFSTATUS10 <== GTX_DUAL TXBUFSTATUS10)
		)
		(element RXCHANISALIGNED1 1
			(pin RXCHANISALIGNED1 input)
			(conn RXCHANISALIGNED1 RXCHANISALIGNED1 <== GTX_DUAL RXCHANISALIGNED1)
		)
		(element TXSEQUENCE12 1
			(pin TXSEQUENCE12 output)
			(conn TXSEQUENCE12 TXSEQUENCE12 ==> GTX_DUAL TXSEQUENCE12)
		)
		(element DADDR1 1
			(pin DADDR1 output)
			(conn DADDR1 DADDR1 ==> GTX_DUAL DADDR1)
		)
		(element CLKINDC_B 0
			(cfg FALSE TRUE)
		)
		(element TXBYPASS8B10B11 1
			(pin TXBYPASS8B10B11 output)
			(conn TXBYPASS8B10B11 TXBYPASS8B10B11 ==> GTX_DUAL TXBYPASS8B10B11)
		)
		(element RX_LOSS_OF_SYNC_FSM_1 0
			(cfg FALSE TRUE)
		)
		(element DFETAP203 1
			(pin DFETAP203 output)
			(conn DFETAP203 DFETAP203 ==> GTX_DUAL DFETAP203)
		)
		(element CLK_COR_DET_LEN_1 0
			(cfg 4 3 2 1)
		)
		(element RXPOWERDOWN11 1
			(pin RXPOWERDOWN11 output)
			(conn RXPOWERDOWN11 RXPOWERDOWN11 ==> GTX_DUAL RXPOWERDOWN11)
		)
		(element RXCLKCORCNT01 1
			(pin RXCLKCORCNT01 input)
			(conn RXCLKCORCNT01 RXCLKCORCNT01 <== GTX_DUAL RXCLKCORCNT01)
		)
		(element CLKRCV_TRST 0
			(cfg FALSE TRUE)
		)
		(element TXCHARISK01 1
			(pin TXCHARISK01 output)
			(conn TXCHARISK01 TXCHARISK01 ==> GTX_DUAL TXCHARISK01)
		)
		(element TXKERR00 1
			(pin TXKERR00 input)
			(conn TXKERR00 TXKERR00 <== GTX_DUAL TXKERR00)
		)
		(element RXENEQB1 1
			(pin RXENEQB1 output)
			(conn RXENEQB1 RXENEQB1 ==> GTX_DUAL RXENEQB1)
		)
		(element RXDATA023 1
			(pin RXDATA023 input)
			(conn RXDATA023 RXDATA023 <== GTX_DUAL RXDATA023)
		)
		(element RXCHARISCOMMA03 1
			(pin RXCHARISCOMMA03 input)
			(conn RXCHARISCOMMA03 RXCHARISCOMMA03 <== GTX_DUAL RXCHARISCOMMA03)
		)
		(element CLK_COR_REPEAT_WAIT_1 0
			(cfg 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16)
		)
		(element DFETAP1MONITOR03 1
			(pin DFETAP1MONITOR03 input)
			(conn DFETAP1MONITOR03 DFETAP1MONITOR03 <== GTX_DUAL DFETAP1MONITOR03)
		)
		(element DADDR6 1
			(pin DADDR6 output)
			(conn DADDR6 DADDR6 ==> GTX_DUAL DADDR6)
		)
		(element DFETAP3MONITOR11 1
			(pin DFETAP3MONITOR11 input)
			(conn DFETAP3MONITOR11 DFETAP3MONITOR11 <== GTX_DUAL DFETAP3MONITOR11)
		)
		(element TXUSRCLK0INV 3
			(pin TXUSRCLK0_B input)
			(pin TXUSRCLK0 input)
			(pin OUT output)
			(cfg TXUSRCLK0_B TXUSRCLK0)
			(conn TXUSRCLK0INV OUT ==> GTX_DUAL TXUSRCLK0)
			(conn TXUSRCLK0INV TXUSRCLK0_B <== TXUSRCLK0 TXUSRCLK0)
			(conn TXUSRCLK0INV TXUSRCLK0 <== TXUSRCLK0 TXUSRCLK0)
		)
		(element RX_BUFFER_USE_1 0
			(cfg FALSE TRUE)
		)
		(element DFETAP311 1
			(pin DFETAP311 output)
			(conn DFETAP311 DFETAP311 ==> GTX_DUAL DFETAP311)
		)
		(element RXGEARBOXSLIP1 1
			(pin RXGEARBOXSLIP1 output)
			(conn RXGEARBOXSLIP1 RXGEARBOXSLIP1 ==> GTX_DUAL RXGEARBOXSLIP1)
		)
		(element RXPMASETPHASE1 1
			(pin RXPMASETPHASE1 output)
			(conn RXPMASETPHASE1 RXPMASETPHASE1 ==> GTX_DUAL RXPMASETPHASE1)
		)
		(element DFEEYEDACMONITOR11 1
			(pin DFEEYEDACMONITOR11 input)
			(conn DFEEYEDACMONITOR11 DFEEYEDACMONITOR11 <== GTX_DUAL DFEEYEDACMONITOR11)
		)
		(element TXUSRCLK21 1
			(pin TXUSRCLK21 output)
			(conn TXUSRCLK21 TXUSRCLK21 ==> TXUSRCLK21INV TXUSRCLK21_B)
			(conn TXUSRCLK21 TXUSRCLK21 ==> TXUSRCLK21INV TXUSRCLK21)
		)
		(element RXDATA128 1
			(pin RXDATA128 input)
			(conn RXDATA128 RXDATA128 <== GTX_DUAL RXDATA128)
		)
		(element DFECLKDLYADJMONITOR12 1
			(pin DFECLKDLYADJMONITOR12 input)
			(conn DFECLKDLYADJMONITOR12 DFECLKDLYADJMONITOR12 <== GTX_DUAL DFECLKDLYADJMONITOR12)
		)
		(element DFETAP2MONITOR13 1
			(pin DFETAP2MONITOR13 input)
			(conn DFETAP2MONITOR13 DFETAP2MONITOR13 <== GTX_DUAL DFETAP2MONITOR13)
		)
		(element TXDATAWIDTH01 1
			(pin TXDATAWIDTH01 output)
			(conn TXDATAWIDTH01 TXDATAWIDTH01 ==> GTX_DUAL TXDATAWIDTH01)
		)
		(element RXDATA17 1
			(pin RXDATA17 input)
			(conn RXDATA17 RXDATA17 <== GTX_DUAL RXDATA17)
		)
		(element DFECLKDLYADJ01 1
			(pin DFECLKDLYADJ01 output)
			(conn DFECLKDLYADJ01 DFECLKDLYADJ01 ==> GTX_DUAL DFECLKDLYADJ01)
		)
		(element RXDATA06 1
			(pin RXDATA06 input)
			(conn RXDATA06 RXDATA06 <== GTX_DUAL RXDATA06)
		)
		(element OOB_CLK_DIVIDER 0
			(cfg 14 12 10 8 6 4 2 1)
		)
		(element DO8 1
			(pin DO8 input)
			(conn DO8 DO8 <== GTX_DUAL DO8)
		)
		(element RXDATA012 1
			(pin RXDATA012 input)
			(conn RXDATA012 RXDATA012 <== GTX_DUAL RXDATA012)
		)
		(element DFESENSCAL11 1
			(pin DFESENSCAL11 input)
			(conn DFESENSCAL11 DFESENSCAL11 <== GTX_DUAL DFESENSCAL11)
		)
		(element RXDATA114 1
			(pin RXDATA114 input)
			(conn RXDATA114 RXDATA114 <== GTX_DUAL RXDATA114)
		)
		(element RXDATA09 1
			(pin RXDATA09 input)
			(conn RXDATA09 RXDATA09 <== GTX_DUAL RXDATA09)
		)
		(element GTXTEST0 1
			(pin GTXTEST0 output)
			(conn GTXTEST0 GTXTEST0 ==> GTX_DUAL GTXTEST0)
		)
		(element RXDATA130 1
			(pin RXDATA130 input)
			(conn RXDATA130 RXDATA130 <== GTX_DUAL RXDATA130)
		)
		(element ALIGN_COMMA_WORD_0 0
			(cfg 2 1)
		)
		(element PLL_FB_DCCEN 0
			(cfg FALSE TRUE)
		)
		(element DI6 1
			(pin DI6 output)
			(conn DI6 DI6 ==> GTX_DUAL DI6)
		)
		(element RXDATA113 1
			(pin RXDATA113 input)
			(conn RXDATA113 RXDATA113 <== GTX_DUAL RXDATA113)
		)
		(element DFETAP3MONITOR02 1
			(pin DFETAP3MONITOR02 input)
			(conn DFETAP3MONITOR02 DFETAP3MONITOR02 <== GTX_DUAL DFETAP3MONITOR02)
		)
		(element TXPOWERDOWN11 1
			(pin TXPOWERDOWN11 output)
			(conn TXPOWERDOWN11 TXPOWERDOWN11 ==> GTX_DUAL TXPOWERDOWN11)
		)
		(element RXCHARISCOMMA13 1
			(pin RXCHARISCOMMA13 input)
			(conn RXCHARISCOMMA13 RXCHARISCOMMA13 <== GTX_DUAL RXCHARISCOMMA13)
		)
		(element RX_LOS_INVALID_INCR_0 0
			(cfg 128 64 32 16 8 4 2 1)
		)
		(element DFETAP413 1
			(pin DFETAP413 output)
			(conn DFETAP413 DFETAP413 ==> GTX_DUAL DFETAP413)
		)
		(element RXDISPERR12 1
			(pin RXDISPERR12 input)
			(conn RXDISPERR12 RXDISPERR12 <== GTX_DUAL RXDISPERR12)
		)
		(element PLLPOWERDOWN 1
			(pin PLLPOWERDOWN output)
			(conn PLLPOWERDOWN PLLPOWERDOWN ==> GTX_DUAL PLLPOWERDOWN)
		)
		(element RXEQMIX10 1
			(pin RXEQMIX10 output)
			(conn RXEQMIX10 RXEQMIX10 ==> GTX_DUAL RXEQMIX10)
		)
		(element RXSTATUS00 1
			(pin RXSTATUS00 input)
			(conn RXSTATUS00 RXSTATUS00 <== GTX_DUAL RXSTATUS00)
		)
		(element TXBUFDIFFCTRL12 1
			(pin TXBUFDIFFCTRL12 output)
			(conn TXBUFDIFFCTRL12 TXBUFDIFFCTRL12 ==> GTX_DUAL TXBUFDIFFCTRL12)
		)
		(element DFETAP214 1
			(pin DFETAP214 output)
			(conn DFETAP214 DFETAP214 ==> GTX_DUAL DFETAP214)
		)
		(element DO15 1
			(pin DO15 input)
			(conn DO15 DO15 <== GTX_DUAL DO15)
		)
		(element RXRUNDISP03 1
			(pin RXRUNDISP03 input)
			(conn RXRUNDISP03 RXRUNDISP03 <== GTX_DUAL RXRUNDISP03)
		)
		(element RXHEADER10 1
			(pin RXHEADER10 input)
			(conn RXHEADER10 RXHEADER10 <== GTX_DUAL RXHEADER10)
		)
		(element RXDATA05 1
			(pin RXDATA05 input)
			(conn RXDATA05 RXDATA05 <== GTX_DUAL RXDATA05)
		)
		(element TXCHARDISPVAL10 1
			(pin TXCHARDISPVAL10 output)
			(conn TXCHARDISPVAL10 TXCHARDISPVAL10 ==> GTX_DUAL TXCHARDISPVAL10)
		)
		(element TXDATAWIDTH11 1
			(pin TXDATAWIDTH11 output)
			(conn TXDATAWIDTH11 TXDATAWIDTH11 ==> GTX_DUAL TXDATAWIDTH11)
		)
		(element RXPOWERDOWN00 1
			(pin RXPOWERDOWN00 output)
			(conn RXPOWERDOWN00 RXPOWERDOWN00 ==> GTX_DUAL RXPOWERDOWN00)
		)
		(element DFETAP303 1
			(pin DFETAP303 output)
			(conn DFETAP303 DFETAP303 ==> GTX_DUAL DFETAP303)
		)
		(element RXCHARISK10 1
			(pin RXCHARISK10 input)
			(conn RXCHARISK10 RXCHARISK10 <== GTX_DUAL RXCHARISK10)
		)
		(element DFECLKDLYADJMONITOR02 1
			(pin DFECLKDLYADJMONITOR02 input)
			(conn DFECLKDLYADJMONITOR02 DFECLKDLYADJMONITOR02 <== GTX_DUAL DFECLKDLYADJMONITOR02)
		)
		(element DFECLKDLYADJ12 1
			(pin DFECLKDLYADJ12 output)
			(conn DFECLKDLYADJ12 DFECLKDLYADJ12 ==> GTX_DUAL DFECLKDLYADJ12)
		)
		(element DFETAP1MONITOR13 1
			(pin DFETAP1MONITOR13 input)
			(conn DFETAP1MONITOR13 DFETAP1MONITOR13 <== GTX_DUAL DFETAP1MONITOR13)
		)
		(element DO5 1
			(pin DO5 input)
			(conn DO5 DO5 <== GTX_DUAL DO5)
		)
		(element TXCHARISK12 1
			(pin TXCHARISK12 output)
			(conn TXCHARISK12 TXCHARISK12 ==> GTX_DUAL TXCHARISK12)
		)
		(element DFETAP4MONITOR02 1
			(pin DFETAP4MONITOR02 input)
			(conn DFETAP4MONITOR02 DFETAP4MONITOR02 <== GTX_DUAL DFETAP4MONITOR02)
		)
		(element TXCHARDISPVAL13 1
			(pin TXCHARDISPVAL13 output)
			(conn TXCHARDISPVAL13 TXCHARDISPVAL13 ==> GTX_DUAL TXCHARDISPVAL13)
		)
		(element RX_EN_IDLE_RESET_PH 0
			(cfg FALSE TRUE)
		)
		(element RXBYTEREALIGN0 1
			(pin RXBYTEREALIGN0 input)
			(conn RXBYTEREALIGN0 RXBYTEREALIGN0 <== GTX_DUAL RXBYTEREALIGN0)
		)
		(element CHAN_BOND_SEQ_2_USE_0 0
			(cfg FALSE TRUE)
		)
		(element TSTPWRDN03 1
			(pin TSTPWRDN03 output)
			(conn TSTPWRDN03 TSTPWRDN03 ==> GTX_DUAL TSTPWRDN03)
		)
		(element DFETAP111 1
			(pin DFETAP111 output)
			(conn DFETAP111 DFETAP111 ==> GTX_DUAL DFETAP111)
		)
		(element TXCHARDISPVAL00 1
			(pin TXCHARDISPVAL00 output)
			(conn TXCHARDISPVAL00 TXCHARDISPVAL00 ==> GTX_DUAL TXCHARDISPVAL00)
		)
		(element TXDATA10 1
			(pin TXDATA10 output)
			(conn TXDATA10 TXDATA10 ==> GTX_DUAL TXDATA10)
		)
		(element DFETAP1MONITOR01 1
			(pin DFETAP1MONITOR01 input)
			(conn DFETAP1MONITOR01 DFETAP1MONITOR01 <== GTX_DUAL DFETAP1MONITOR01)
		)
		(element RXCHBONDI01 1
			(pin RXCHBONDI01 output)
			(conn RXCHBONDI01 RXCHBONDI01 ==> GTX_DUAL RXCHBONDI01)
		)
		(element TXDATA027 1
			(pin TXDATA027 output)
			(conn TXDATA027 TXDATA027 ==> GTX_DUAL TXDATA027)
		)
		(element PMATSTCLKSEL0 1
			(pin PMATSTCLKSEL0 output)
			(conn PMATSTCLKSEL0 PMATSTCLKSEL0 ==> GTX_DUAL PMATSTCLKSEL0)
		)
		(element RX_EN_IDLE_RESET_FR 0
			(cfg FALSE TRUE)
		)
		(element RXSTATUS10 1
			(pin RXSTATUS10 input)
			(conn RXSTATUS10 RXSTATUS10 <== GTX_DUAL RXSTATUS10)
		)
		(element RXDATA029 1
			(pin RXDATA029 input)
			(conn RXDATA029 RXDATA029 <== GTX_DUAL RXDATA029)
		)
		(element CHAN_BOND_1_MAX_SKEW_1 0
			(cfg 14 13 12 11 10 9 8 7 6 5 4 3 2 1)
		)
		(element DEC_VALID_COMMA_ONLY_1 0
			(cfg FALSE TRUE)
		)
		(element TXBUFDIFFCTRL10 1
			(pin TXBUFDIFFCTRL10 output)
			(conn TXBUFDIFFCTRL10 TXBUFDIFFCTRL10 ==> GTX_DUAL TXBUFDIFFCTRL10)
		)
		(element DFECLKDLYADJMONITOR05 1
			(pin DFECLKDLYADJMONITOR05 input)
			(conn DFECLKDLYADJMONITOR05 DFECLKDLYADJMONITOR05 <== GTX_DUAL DFECLKDLYADJMONITOR05)
		)
		(element INTDATAWIDTH 1
			(pin INTDATAWIDTH output)
			(conn INTDATAWIDTH INTDATAWIDTH ==> GTX_DUAL INTDATAWIDTH)
		)
		(element RXDATA020 1
			(pin RXDATA020 input)
			(conn RXDATA020 RXDATA020 <== GTX_DUAL RXDATA020)
		)
		(element RXCHANREALIGN1 1
			(pin RXCHANREALIGN1 input)
			(conn RXCHANREALIGN1 RXCHANREALIGN1 <== GTX_DUAL RXCHANREALIGN1)
		)
		(element TXDATA120 1
			(pin TXDATA120 output)
			(conn TXDATA120 TXDATA120 ==> GTX_DUAL TXDATA120)
		)
		(element TXCHARDISPMODE12 1
			(pin TXCHARDISPMODE12 output)
			(conn TXCHARDISPMODE12 TXCHARDISPMODE12 ==> GTX_DUAL TXCHARDISPMODE12)
		)
		(element DFECLKDLYADJ05 1
			(pin DFECLKDLYADJ05 output)
			(conn DFECLKDLYADJ05 DFECLKDLYADJ05 ==> GTX_DUAL DFECLKDLYADJ05)
		)
		(element TXKERR01 1
			(pin TXKERR01 input)
			(conn TXKERR01 TXKERR01 <== GTX_DUAL TXKERR01)
		)
		(element RXCLKCORCNT10 1
			(pin RXCLKCORCNT10 input)
			(conn RXCLKCORCNT10 RXCLKCORCNT10 <== GTX_DUAL RXCLKCORCNT10)
		)
		(element TXDATA112 1
			(pin TXDATA112 output)
			(conn TXDATA112 TXDATA112 ==> GTX_DUAL TXDATA112)
		)
		(element TXDETECTRX0 1
			(pin TXDETECTRX0 output)
			(conn TXDETECTRX0 TXDETECTRX0 ==> GTX_DUAL TXDETECTRX0)
		)
		(element RXDATA15 1
			(pin RXDATA15 input)
			(conn RXDATA15 RXDATA15 <== GTX_DUAL RXDATA15)
		)
		(element DFETAP213 1
			(pin DFETAP213 output)
			(conn DFETAP213 DFETAP213 ==> GTX_DUAL DFETAP213)
		)
		(element RXDATA117 1
			(pin RXDATA117 input)
			(conn RXDATA117 RXDATA117 <== GTX_DUAL RXDATA117)
		)
		(element PLL_STARTUP_EN 0
			(cfg FALSE TRUE)
		)
		(element TSTPWRDNOVRD0 1
			(pin TSTPWRDNOVRD0 output)
			(conn TSTPWRDNOVRD0 TSTPWRDNOVRD0 ==> GTX_DUAL TSTPWRDNOVRD0)
		)
		(element TXPMASETPHASE0 1
			(pin TXPMASETPHASE0 output)
			(conn TXPMASETPHASE0 TXPMASETPHASE0 ==> GTX_DUAL TXPMASETPHASE0)
		)
		(element RXENPMAPHASEALIGN1 1
			(pin RXENPMAPHASEALIGN1 output)
			(conn RXENPMAPHASEALIGN1 RXENPMAPHASEALIGN1 ==> GTX_DUAL RXENPMAPHASEALIGN1)
		)
		(element DFETAP2MONITOR11 1
			(pin DFETAP2MONITOR11 input)
			(conn DFETAP2MONITOR11 DFETAP2MONITOR11 <== GTX_DUAL DFETAP2MONITOR11)
		)
		(element MCOMMA_DETECT_1 0
			(cfg FALSE TRUE)
		)
		(element DWE 1
			(pin DWE output)
			(conn DWE DWE ==> GTX_DUAL DWE)
		)
		(element DADDR2 1
			(pin DADDR2 output)
			(conn DADDR2 DADDR2 ==> GTX_DUAL DADDR2)
		)
		(element DFETAP2MONITOR14 1
			(pin DFETAP2MONITOR14 input)
			(conn DFETAP2MONITOR14 DFETAP2MONITOR14 <== GTX_DUAL DFETAP2MONITOR14)
		)
		(element RXDATA019 1
			(pin RXDATA019 input)
			(conn RXDATA019 RXDATA019 <== GTX_DUAL RXDATA019)
		)
		(element TXPREEMPHASIS13 1
			(pin TXPREEMPHASIS13 output)
			(conn TXPREEMPHASIS13 TXPREEMPHASIS13 ==> GTX_DUAL TXPREEMPHASIS13)
		)
		(element RXCHBONDI03 1
			(pin RXCHBONDI03 output)
			(conn RXCHBONDI03 RXCHBONDI03 ==> GTX_DUAL RXCHBONDI03)
		)
		(element RXRUNDISP01 1
			(pin RXRUNDISP01 input)
			(conn RXRUNDISP01 RXRUNDISP01 <== GTX_DUAL RXRUNDISP01)
		)
		(element RXDATA126 1
			(pin RXDATA126 input)
			(conn RXDATA126 RXDATA126 <== GTX_DUAL RXDATA126)
		)
		(element TXDATA12 1
			(pin TXDATA12 output)
			(conn TXDATA12 TXDATA12 ==> GTX_DUAL TXDATA12)
		)
		(element RX_LOS_THRESHOLD_1 0
			(cfg 512 256 128 64 32 16 8 4)
		)
		(element RXENPCOMMAALIGN0 1
			(pin RXENPCOMMAALIGN0 output)
			(conn RXENPCOMMAALIGN0 RXENPCOMMAALIGN0 ==> GTX_DUAL RXENPCOMMAALIGN0)
		)
		(element RXEQPOLE12 1
			(pin RXEQPOLE12 output)
			(conn RXEQPOLE12 RXEQPOLE12 ==> GTX_DUAL RXEQPOLE12)
		)
		(element GTXTEST13 1
			(pin GTXTEST13 output)
			(conn GTXTEST13 GTXTEST13 ==> GTX_DUAL GTXTEST13)
		)
		(element DFECLKDLYADJMONITOR14 1
			(pin DFECLKDLYADJMONITOR14 input)
			(conn DFECLKDLYADJMONITOR14 DFECLKDLYADJMONITOR14 <== GTX_DUAL DFECLKDLYADJMONITOR14)
		)
		(element RXCHBONDO02 1
			(pin RXCHBONDO02 input)
			(conn RXCHBONDO02 RXCHBONDO02 <== GTX_DUAL RXCHBONDO02)
		)
		(element DFETAP3MONITOR00 1
			(pin DFETAP3MONITOR00 input)
			(conn DFETAP3MONITOR00 DFETAP3MONITOR00 <== GTX_DUAL DFETAP3MONITOR00)
		)
		(element SCANOUTPCS0 1
			(pin SCANOUTPCS0 input)
			(conn SCANOUTPCS0 SCANOUTPCS0 <== GTX_DUAL SCANOUTPCS0)
		)
		(element TXPOWERDOWN01 1
			(pin TXPOWERDOWN01 output)
			(conn TXPOWERDOWN01 TXPOWERDOWN01 ==> GTX_DUAL TXPOWERDOWN01)
		)
		(element RXRECCLK1 1
			(pin RXRECCLK1 input)
			(conn RXRECCLK1 RXRECCLK1 <== GTX_DUAL RXRECCLK1)
		)
		(element RXPOWERDOWN10 1
			(pin RXPOWERDOWN10 output)
			(conn RXPOWERDOWN10 RXPOWERDOWN10 ==> GTX_DUAL RXPOWERDOWN10)
		)
		(element TXENC8B10BUSE1 1
			(pin TXENC8B10BUSE1 output)
			(conn TXENC8B10BUSE1 TXENC8B10BUSE1 ==> GTX_DUAL TXENC8B10BUSE1)
		)
		(element RXDATA111 1
			(pin RXDATA111 input)
			(conn RXDATA111 RXDATA111 <== GTX_DUAL RXDATA111)
		)
		(element RXPOLARITY1 1
			(pin RXPOLARITY1 output)
			(conn RXPOLARITY1 RXPOLARITY1 ==> GTX_DUAL RXPOLARITY1)
		)
		(element DO3 1
			(pin DO3 input)
			(conn DO3 DO3 <== GTX_DUAL DO3)
		)
		(element RXDATAWIDTH10 1
			(pin RXDATAWIDTH10 output)
			(conn RXDATAWIDTH10 RXDATAWIDTH10 ==> GTX_DUAL RXDATAWIDTH10)
		)
		(element GTXTEST2 1
			(pin GTXTEST2 output)
			(conn GTXTEST2 GTXTEST2 ==> GTX_DUAL GTXTEST2)
		)
		(element GTXTEST9 1
			(pin GTXTEST9 output)
			(conn GTXTEST9 GTXTEST9 ==> GTX_DUAL GTXTEST9)
		)
		(element RXNOTINTABLE11 1
			(pin RXNOTINTABLE11 input)
			(conn RXNOTINTABLE11 RXNOTINTABLE11 <== GTX_DUAL RXNOTINTABLE11)
		)
		(element RXBUFRESET1 1
			(pin RXBUFRESET1 output)
			(conn RXBUFRESET1 RXBUFRESET1 ==> GTX_DUAL RXBUFRESET1)
		)
		(element DFEEYEDACMONITOR00 1
			(pin DFEEYEDACMONITOR00 input)
			(conn DFEEYEDACMONITOR00 DFEEYEDACMONITOR00 <== GTX_DUAL DFEEYEDACMONITOR00)
		)
		(element LOOPBACK11 1
			(pin LOOPBACK11 output)
			(conn LOOPBACK11 LOOPBACK11 ==> GTX_DUAL LOOPBACK11)
		)
		(element TXSTARTSEQ0 1
			(pin TXSTARTSEQ0 output)
			(conn TXSTARTSEQ0 TXSTARTSEQ0 ==> GTX_DUAL TXSTARTSEQ0)
		)
		(element RXENSAMPLEALIGN0 1
			(pin RXENSAMPLEALIGN0 output)
			(conn RXENSAMPLEALIGN0 RXENSAMPLEALIGN0 ==> GTX_DUAL RXENSAMPLEALIGN0)
		)
		(element RXBUFSTATUS00 1
			(pin RXBUFSTATUS00 input)
			(conn RXBUFSTATUS00 RXBUFSTATUS00 <== GTX_DUAL RXBUFSTATUS00)
		)
		(element RXCHBONDI13 1
			(pin RXCHBONDI13 output)
			(conn RXCHBONDI13 RXCHBONDI13 ==> GTX_DUAL RXCHBONDI13)
		)
		(element TXSEQUENCE02 1
			(pin TXSEQUENCE02 output)
			(conn TXSEQUENCE02 TXSEQUENCE02 ==> GTX_DUAL TXSEQUENCE02)
		)
		(element RX_XCLK_SEL_0 0
			(cfg RXUSR RXREC)
		)
		(element CLK25_DIVIDER 0
			(cfg 12 10 6 5 4 3 2 1)
		)
		(element TXUSRCLK1 1
			(pin TXUSRCLK1 output)
			(conn TXUSRCLK1 TXUSRCLK1 ==> TXUSRCLK1INV TXUSRCLK1_B)
			(conn TXUSRCLK1 TXUSRCLK1 ==> TXUSRCLK1INV TXUSRCLK1)
		)
		(element DO12 1
			(pin DO12 input)
			(conn DO12 DO12 <== GTX_DUAL DO12)
		)
		(element TXBYPASS8B10B02 1
			(pin TXBYPASS8B10B02 output)
			(conn TXBYPASS8B10B02 TXBYPASS8B10B02 ==> GTX_DUAL TXBYPASS8B10B02)
		)
		(element TXPREEMPHASIS02 1
			(pin TXPREEMPHASIS02 output)
			(conn TXPREEMPHASIS02 TXPREEMPHASIS02 ==> GTX_DUAL TXPREEMPHASIS02)
		)
		(element RXENPRBSTST11 1
			(pin RXENPRBSTST11 output)
			(conn RXENPRBSTST11 RXENPRBSTST11 ==> GTX_DUAL RXENPRBSTST11)
		)
		(element GTXTEST3 1
			(pin GTXTEST3 output)
			(conn GTXTEST3 GTXTEST3 ==> GTX_DUAL GTXTEST3)
		)
		(element SATA_MAX_WAKE_0 0
			(cfg 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32)
		)
		(element RXDATA124 1
			(pin RXDATA124 input)
			(conn RXDATA124 RXDATA124 <== GTX_DUAL RXDATA124)
		)
		(element RXCHANBONDSEQ1 1
			(pin RXCHANBONDSEQ1 input)
			(conn RXCHANBONDSEQ1 RXCHANBONDSEQ1 <== GTX_DUAL RXCHANBONDSEQ1)
		)
		(element TXDATA06 1
			(pin TXDATA06 output)
			(conn TXDATA06 TXDATA06 ==> GTX_DUAL TXDATA06)
		)
	)
	(primitive_def ICAP 68 70
		(pin WRITE WRITE input)
		(pin I31 I31 input)
		(pin I30 I30 input)
		(pin I29 I29 input)
		(pin I28 I28 input)
		(pin I27 I27 input)
		(pin I26 I26 input)
		(pin I25 I25 input)
		(pin I24 I24 input)
		(pin I23 I23 input)
		(pin I22 I22 input)
		(pin I21 I21 input)
		(pin I20 I20 input)
		(pin I19 I19 input)
		(pin I18 I18 input)
		(pin I17 I17 input)
		(pin I16 I16 input)
		(pin I15 I15 input)
		(pin I14 I14 input)
		(pin I13 I13 input)
		(pin I12 I12 input)
		(pin I11 I11 input)
		(pin I10 I10 input)
		(pin I9 I9 input)
		(pin I8 I8 input)
		(pin I7 I7 input)
		(pin I6 I6 input)
		(pin I5 I5 input)
		(pin I4 I4 input)
		(pin I3 I3 input)
		(pin I2 I2 input)
		(pin I1 I1 input)
		(pin I0 I0 input)
		(pin CLK CLK input)
		(pin CE CE input)
		(pin O31 O31 output)
		(pin O30 O30 output)
		(pin O29 O29 output)
		(pin O28 O28 output)
		(pin O27 O27 output)
		(pin O26 O26 output)
		(pin O25 O25 output)
		(pin O24 O24 output)
		(pin O23 O23 output)
		(pin O22 O22 output)
		(pin O21 O21 output)
		(pin O20 O20 output)
		(pin O19 O19 output)
		(pin O18 O18 output)
		(pin O17 O17 output)
		(pin O16 O16 output)
		(pin O15 O15 output)
		(pin O14 O14 output)
		(pin O13 O13 output)
		(pin O12 O12 output)
		(pin O11 O11 output)
		(pin O10 O10 output)
		(pin O9 O9 output)
		(pin O8 O8 output)
		(pin O7 O7 output)
		(pin O6 O6 output)
		(pin O5 O5 output)
		(pin O4 O4 output)
		(pin O3 O3 output)
		(pin O2 O2 output)
		(pin O1 O1 output)
		(pin O0 O0 output)
		(pin BUSY BUSY output)
		(element I11 1
			(pin I11 output)
			(conn I11 I11 ==> ICAP I11)
		)
		(element O28 1
			(pin O28 input)
			(conn O28 O28 <== ICAP O28)
		)
		(element O19 1
			(pin O19 input)
			(conn O19 O19 <== ICAP O19)
		)
		(element O8 1
			(pin O8 input)
			(conn O8 O8 <== ICAP O8)
		)
		(element I5 1
			(pin I5 output)
			(conn I5 I5 ==> ICAP I5)
		)
		(element ICAP 68 # BEL
			(pin WRITE input)
			(pin O31 output)
			(pin O30 output)
			(pin O29 output)
			(pin O28 output)
			(pin O27 output)
			(pin O26 output)
			(pin O25 output)
			(pin O24 output)
			(pin O23 output)
			(pin O22 output)
			(pin O21 output)
			(pin O20 output)
			(pin O19 output)
			(pin O18 output)
			(pin O17 output)
			(pin O16 output)
			(pin O15 output)
			(pin O14 output)
			(pin O13 output)
			(pin O12 output)
			(pin O11 output)
			(pin O10 output)
			(pin O9 output)
			(pin O8 output)
			(pin O7 output)
			(pin O6 output)
			(pin O5 output)
			(pin O4 output)
			(pin O3 output)
			(pin O2 output)
			(pin O1 output)
			(pin O0 output)
			(pin I31 input)
			(pin I30 input)
			(pin I29 input)
			(pin I28 input)
			(pin I27 input)
			(pin I26 input)
			(pin I25 input)
			(pin I24 input)
			(pin I23 input)
			(pin I22 input)
			(pin I21 input)
			(pin I20 input)
			(pin I19 input)
			(pin I18 input)
			(pin I17 input)
			(pin I16 input)
			(pin I15 input)
			(pin I14 input)
			(pin I13 input)
			(pin I12 input)
			(pin I11 input)
			(pin I10 input)
			(pin I9 input)
			(pin I8 input)
			(pin I7 input)
			(pin I6 input)
			(pin I5 input)
			(pin I4 input)
			(pin I3 input)
			(pin I2 input)
			(pin I1 input)
			(pin I0 input)
			(pin CLK input)
			(pin CE input)
			(pin BUSY output)
			(conn ICAP O31 ==> O31 O31)
			(conn ICAP O30 ==> O30 O30)
			(conn ICAP O29 ==> O29 O29)
			(conn ICAP O28 ==> O28 O28)
			(conn ICAP O27 ==> O27 O27)
			(conn ICAP O26 ==> O26 O26)
			(conn ICAP O25 ==> O25 O25)
			(conn ICAP O24 ==> O24 O24)
			(conn ICAP O23 ==> O23 O23)
			(conn ICAP O22 ==> O22 O22)
			(conn ICAP O21 ==> O21 O21)
			(conn ICAP O20 ==> O20 O20)
			(conn ICAP O19 ==> O19 O19)
			(conn ICAP O18 ==> O18 O18)
			(conn ICAP O17 ==> O17 O17)
			(conn ICAP O16 ==> O16 O16)
			(conn ICAP O15 ==> O15 O15)
			(conn ICAP O14 ==> O14 O14)
			(conn ICAP O13 ==> O13 O13)
			(conn ICAP O12 ==> O12 O12)
			(conn ICAP O11 ==> O11 O11)
			(conn ICAP O10 ==> O10 O10)
			(conn ICAP O9 ==> O9 O9)
			(conn ICAP O8 ==> O8 O8)
			(conn ICAP O7 ==> O7 O7)
			(conn ICAP O6 ==> O6 O6)
			(conn ICAP O5 ==> O5 O5)
			(conn ICAP O4 ==> O4 O4)
			(conn ICAP O3 ==> O3 O3)
			(conn ICAP O2 ==> O2 O2)
			(conn ICAP O1 ==> O1 O1)
			(conn ICAP O0 ==> O0 O0)
			(conn ICAP BUSY ==> BUSY BUSY)
			(conn ICAP WRITE <== WRITE WRITE)
			(conn ICAP I31 <== I31 I31)
			(conn ICAP I30 <== I30 I30)
			(conn ICAP I29 <== I29 I29)
			(conn ICAP I28 <== I28 I28)
			(conn ICAP I27 <== I27 I27)
			(conn ICAP I26 <== I26 I26)
			(conn ICAP I25 <== I25 I25)
			(conn ICAP I24 <== I24 I24)
			(conn ICAP I23 <== I23 I23)
			(conn ICAP I22 <== I22 I22)
			(conn ICAP I21 <== I21 I21)
			(conn ICAP I20 <== I20 I20)
			(conn ICAP I19 <== I19 I19)
			(conn ICAP I18 <== I18 I18)
			(conn ICAP I17 <== I17 I17)
			(conn ICAP I16 <== I16 I16)
			(conn ICAP I15 <== I15 I15)
			(conn ICAP I14 <== I14 I14)
			(conn ICAP I13 <== I13 I13)
			(conn ICAP I12 <== I12 I12)
			(conn ICAP I11 <== I11 I11)
			(conn ICAP I10 <== I10 I10)
			(conn ICAP I9 <== I9 I9)
			(conn ICAP I8 <== I8 I8)
			(conn ICAP I7 <== I7 I7)
			(conn ICAP I6 <== I6 I6)
			(conn ICAP I5 <== I5 I5)
			(conn ICAP I4 <== I4 I4)
			(conn ICAP I3 <== I3 I3)
			(conn ICAP I2 <== I2 I2)
			(conn ICAP I1 <== I1 I1)
			(conn ICAP I0 <== I0 I0)
			(conn ICAP CLK <== CLK CLK)
			(conn ICAP CE <== CE CE)
		)
		(element O4 1
			(pin O4 input)
			(conn O4 O4 <== ICAP O4)
		)
		(element O31 1
			(pin O31 input)
			(conn O31 O31 <== ICAP O31)
		)
		(element I27 1
			(pin I27 output)
			(conn I27 I27 ==> ICAP I27)
		)
		(element O16 1
			(pin O16 input)
			(conn O16 O16 <== ICAP O16)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> ICAP CLK)
		)
		(element I15 1
			(pin I15 output)
			(conn I15 I15 ==> ICAP I15)
		)
		(element I21 1
			(pin I21 output)
			(conn I21 I21 ==> ICAP I21)
		)
		(element O21 1
			(pin O21 input)
			(conn O21 O21 <== ICAP O21)
		)
		(element I25 1
			(pin I25 output)
			(conn I25 I25 ==> ICAP I25)
		)
		(element O14 1
			(pin O14 input)
			(conn O14 O14 <== ICAP O14)
		)
		(element O11 1
			(pin O11 input)
			(conn O11 O11 <== ICAP O11)
		)
		(element I23 1
			(pin I23 output)
			(conn I23 I23 ==> ICAP I23)
		)
		(element I1 1
			(pin I1 output)
			(conn I1 I1 ==> ICAP I1)
		)
		(element I29 1
			(pin I29 output)
			(conn I29 I29 ==> ICAP I29)
		)
		(element I31 1
			(pin I31 output)
			(conn I31 I31 ==> ICAP I31)
		)
		(element O1 1
			(pin O1 input)
			(conn O1 O1 <== ICAP O1)
		)
		(element O20 1
			(pin O20 input)
			(conn O20 O20 <== ICAP O20)
		)
		(element O3 1
			(pin O3 input)
			(conn O3 O3 <== ICAP O3)
		)
		(element O25 1
			(pin O25 input)
			(conn O25 O25 <== ICAP O25)
		)
		(element I0 1
			(pin I0 output)
			(conn I0 I0 ==> ICAP I0)
		)
		(element I8 1
			(pin I8 output)
			(conn I8 I8 ==> ICAP I8)
		)
		(element I18 1
			(pin I18 output)
			(conn I18 I18 ==> ICAP I18)
		)
		(element I7 1
			(pin I7 output)
			(conn I7 I7 ==> ICAP I7)
		)
		(element I13 1
			(pin I13 output)
			(conn I13 I13 ==> ICAP I13)
		)
		(element I19 1
			(pin I19 output)
			(conn I19 I19 ==> ICAP I19)
		)
		(element I24 1
			(pin I24 output)
			(conn I24 I24 ==> ICAP I24)
		)
		(element O23 1
			(pin O23 input)
			(conn O23 O23 <== ICAP O23)
		)
		(element I3 1
			(pin I3 output)
			(conn I3 I3 ==> ICAP I3)
		)
		(element O5 1
			(pin O5 input)
			(conn O5 O5 <== ICAP O5)
		)
		(element I12 1
			(pin I12 output)
			(conn I12 I12 ==> ICAP I12)
		)
		(element I22 1
			(pin I22 output)
			(conn I22 I22 ==> ICAP I22)
		)
		(element I6 1
			(pin I6 output)
			(conn I6 I6 ==> ICAP I6)
		)
		(element O10 1
			(pin O10 input)
			(conn O10 O10 <== ICAP O10)
		)
		(element I20 1
			(pin I20 output)
			(conn I20 I20 ==> ICAP I20)
		)
		(element O13 1
			(pin O13 input)
			(conn O13 O13 <== ICAP O13)
		)
		(element O9 1
			(pin O9 input)
			(conn O9 O9 <== ICAP O9)
		)
		(element I26 1
			(pin I26 output)
			(conn I26 I26 ==> ICAP I26)
		)
		(element CE 1
			(pin CE output)
			(conn CE CE ==> ICAP CE)
		)
		(element O30 1
			(pin O30 input)
			(conn O30 O30 <== ICAP O30)
		)
		(element O7 1
			(pin O7 input)
			(conn O7 O7 <== ICAP O7)
		)
		(element I28 1
			(pin I28 output)
			(conn I28 I28 ==> ICAP I28)
		)
		(element O12 1
			(pin O12 input)
			(conn O12 O12 <== ICAP O12)
		)
		(element O18 1
			(pin O18 input)
			(conn O18 O18 <== ICAP O18)
		)
		(element I4 1
			(pin I4 output)
			(conn I4 I4 ==> ICAP I4)
		)
		(element O22 1
			(pin O22 input)
			(conn O22 O22 <== ICAP O22)
		)
		(element I17 1
			(pin I17 output)
			(conn I17 I17 ==> ICAP I17)
		)
		(element ICAP_WIDTH 0
			(cfg X32 X16 X8)
		)
		(element I16 1
			(pin I16 output)
			(conn I16 I16 ==> ICAP I16)
		)
		(element O15 1
			(pin O15 input)
			(conn O15 O15 <== ICAP O15)
		)
		(element I2 1
			(pin I2 output)
			(conn I2 I2 ==> ICAP I2)
		)
		(element O0 1
			(pin O0 input)
			(conn O0 O0 <== ICAP O0)
		)
		(element WRITE 1
			(pin WRITE output)
			(conn WRITE WRITE ==> ICAP WRITE)
		)
		(element I10 1
			(pin I10 output)
			(conn I10 I10 ==> ICAP I10)
		)
		(element BUSY 1
			(pin BUSY input)
			(conn BUSY BUSY <== ICAP BUSY)
		)
		(element I30 1
			(pin I30 output)
			(conn I30 I30 ==> ICAP I30)
		)
		(element O29 1
			(pin O29 input)
			(conn O29 O29 <== ICAP O29)
		)
		(element O24 1
			(pin O24 input)
			(conn O24 O24 <== ICAP O24)
		)
		(element O2 1
			(pin O2 input)
			(conn O2 O2 <== ICAP O2)
		)
		(element I9 1
			(pin I9 output)
			(conn I9 I9 ==> ICAP I9)
		)
		(element I14 1
			(pin I14 output)
			(conn I14 I14 ==> ICAP I14)
		)
		(element O26 1
			(pin O26 input)
			(conn O26 O26 <== ICAP O26)
		)
		(element O17 1
			(pin O17 input)
			(conn O17 O17 <== ICAP O17)
		)
		(element O27 1
			(pin O27 input)
			(conn O27 O27 <== ICAP O27)
		)
		(element O6 1
			(pin O6 input)
			(conn O6 O6 <== ICAP O6)
		)
	)
	(primitive_def IDELAYCTRL 7 9
		(pin RST RST input)
		(pin REFCLK REFCLK input)
		(pin RDY RDY output)
		(pin OUTN1 OUTN1 output)
		(pin OUTN65 OUTN65 output)
		(pin UPPULSEOUT UPPULSEOUT output)
		(pin DNPULSEOUT DNPULSEOUT output)
		(element OUTN65 1
			(pin OUTN65 input)
			(conn OUTN65 OUTN65 <== IDELAYCTRL OUTN65)
		)
		(element DNPULSEOUT 1
			(pin DNPULSEOUT input)
			(conn DNPULSEOUT DNPULSEOUT <== IDELAYCTRL DNPULSEOUT)
		)
		(element BIAS_MODE 0
			(cfg 3 2 1 0)
		)
		(element OUTN1 1
			(pin OUTN1 input)
			(conn OUTN1 OUTN1 <== IDELAYCTRL OUTN1)
		)
		(element RDY 1
			(pin RDY input)
			(conn RDY RDY <== IDELAYCTRL RDY)
		)
		(element UPPULSEOUT 1
			(pin UPPULSEOUT input)
			(conn UPPULSEOUT UPPULSEOUT <== IDELAYCTRL UPPULSEOUT)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> IDELAYCTRL RST)
		)
		(element IDELAYCTRL 7 # BEL
			(pin UPPULSEOUT output)
			(pin RST input)
			(pin REFCLK input)
			(pin RDY output)
			(pin OUTN65 output)
			(pin OUTN1 output)
			(pin DNPULSEOUT output)
			(conn IDELAYCTRL UPPULSEOUT ==> UPPULSEOUT UPPULSEOUT)
			(conn IDELAYCTRL RDY ==> RDY RDY)
			(conn IDELAYCTRL OUTN65 ==> OUTN65 OUTN65)
			(conn IDELAYCTRL OUTN1 ==> OUTN1 OUTN1)
			(conn IDELAYCTRL DNPULSEOUT ==> DNPULSEOUT DNPULSEOUT)
			(conn IDELAYCTRL RST <== RST RST)
			(conn IDELAYCTRL REFCLK <== REFCLK REFCLK)
		)
		(element REFCLK 1
			(pin REFCLK output)
			(conn REFCLK REFCLK ==> IDELAYCTRL REFCLK)
		)
	)
	(primitive_def ILOGIC 24 47
		(pin REV REV input)
		(pin SR SR input)
		(pin CLK CLK input)
		(pin CE1 CE1 input)
		(pin TFB TFB input)
		(pin OFB OFB input)
		(pin D D input)
		(pin DDLY DDLY input)
		(pin O O output)
		(pin Q1 Q1 output)
		(pin Q2 Q2 output)
		(pin BITSLIP BITSLIP input)
		(pin CE2 CE2 input)
		(pin CLKDIV CLKDIV input)
		(pin OCLK OCLK input)
		(pin SHIFTIN1 SHIFTIN1 input)
		(pin SHIFTIN2 SHIFTIN2 input)
		(pin SHIFTOUT2 SHIFTOUT2 output)
		(pin SHIFTOUT1 SHIFTOUT1 output)
		(pin Q6 Q6 output)
		(pin Q5 Q5 output)
		(pin Q4 Q4 output)
		(pin Q3 Q3 output)
		(pin CLKB CLKB input)
		(element DDR_CLK_EDGE 0
			(cfg SAME_EDGE_PIPELINED SAME_EDGE OPPOSITE_EDGE)
		)
		(element IFF 8 # BEL
			(pin CKB input)
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q1 output)
			(pin Q2 output)
			(pin SR input)
			(pin REV input)
			(conn IFF Q1 ==> Q1 Q1)
			(conn IFF Q2 ==> Q2 Q2)
			(conn IFF CKB <== CLKBINV OUT)
			(conn IFF CK <== CLKINV OUT)
			(conn IFF CE <== CE1USED OUT)
			(conn IFF D <== IFFMUX OUT)
			(conn IFF SR <== SRUSED OUT)
			(conn IFF REV <== REVUSED OUT)
		)
		(element IFFTYPE 0
			(cfg DDR #LATCH #FF)
		)
		(element SRTYPE 0
			(cfg SYNC ASYNC)
		)
		(element CE1 1
			(pin CE1 output)
			(conn CE1 CE1 ==> CE1USED 0)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK_B)
			(conn CLK CLK ==> CLKINV CLK)
		)
		(element CLKB 1
			(pin CLKB output)
			(conn CLKB CLKB ==> CLKBINV CLKB_B)
			(conn CLKB CLKB ==> CLKBINV CLKB)
		)
		(element CLKINV 3
			(pin CLK_B input)
			(pin CLK input)
			(pin OUT output)
			(cfg CLK_B CLK)
			(conn CLKINV OUT ==> IFF CK)
			(conn CLKINV CLK_B <== CLK CLK)
			(conn CLKINV CLK <== CLK CLK)
		)
		(element CLKBINV 3
			(pin CLKB_B input)
			(pin CLKB input)
			(pin OUT output)
			(cfg CLKB_B CLKB)
			(conn CLKBINV OUT ==> IFF CKB)
			(conn CLKBINV CLKB_B <== CLKB CLKB)
			(conn CLKBINV CLKB <== CLKB CLKB)
		)
		(element Q1 1
			(pin Q1 input)
			(conn Q1 Q1 <== IFF Q1)
		)
		(element O 1
			(pin O input)
			(conn O O <== IMUX OUT)
		)
		(element BITSLIP 1
			(pin BITSLIP output)
		)
		(element CE2 1
			(pin CE2 output)
		)
		(element CLKDIV 1
			(pin CLKDIV output)
		)
		(element OCLK 1
			(pin OCLK output)
		)
		(element SHIFTIN1 1
			(pin SHIFTIN1 output)
		)
		(element SHIFTIN2 1
			(pin SHIFTIN2 output)
		)
		(element SHIFTOUT2 1
			(pin SHIFTOUT2 input)
		)
		(element SHIFTOUT1 1
			(pin SHIFTOUT1 input)
		)
		(element Q6 1
			(pin Q6 input)
		)
		(element Q5 1
			(pin Q5 input)
		)
		(element Q4 1
			(pin Q4 input)
		)
		(element Q3 1
			(pin Q3 input)
		)
		(element D2OBYP_SRC 4 # BEL
			(pin O input)
			(pin PAD input)
			(pin OUT output)
			(pin S0 input)
			(conn D2OBYP_SRC OUT ==> IMUX 0)
			(conn D2OBYP_SRC O <== OFB OFB)
			(conn D2OBYP_SRC PAD <== IDELMUX OUT)
			(conn D2OBYP_SRC S0 <== D2OBYP_SEL OUT)
		)
		(element D2OBYP_SEL 3
			(pin GND input)
			(pin T input)
			(pin OUT output)
			(cfg GND T)
			(conn D2OBYP_SEL OUT ==> D2OBYP_SRC S0)
			(conn D2OBYP_SEL GND <== D2OBYP_TSMUX_GND 0)
			(conn D2OBYP_SEL T <== TFB TFB)
		)
		(element D2OBYP_TSMUX_GND 1 # BEL
			(pin 0 output)
			(conn D2OBYP_TSMUX_GND 0 ==> D2OBYP_SEL GND)
		)
		(element INIT_Q1 0
			(cfg 0 1)
		)
		(element SRVAL_Q1 0
			(cfg 0 1)
		)
		(element D2OFFBYP_TSMUX_GND 1 # BEL
			(pin 0 output)
			(conn D2OFFBYP_TSMUX_GND 0 ==> D2OFFBYP_SEL GND)
		)
		(element D2OFFBYP_SEL 3
			(pin GND input)
			(pin T input)
			(pin OUT output)
			(cfg GND T)
			(conn D2OFFBYP_SEL OUT ==> D2OFFBYP_SRC S0)
			(conn D2OFFBYP_SEL GND <== D2OFFBYP_TSMUX_GND 0)
			(conn D2OFFBYP_SEL T <== TFB TFB)
		)
		(element D2OFFBYP_SRC 4 # BEL
			(pin O input)
			(pin PAD input)
			(pin OUT output)
			(pin S0 input)
			(conn D2OFFBYP_SRC OUT ==> IFFMUX 0)
			(conn D2OFFBYP_SRC O <== OFB OFB)
			(conn D2OFFBYP_SRC PAD <== IFFDELMUX OUT)
			(conn D2OFFBYP_SRC S0 <== D2OFFBYP_SEL OUT)
		)
		(element IMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IMUX OUT ==> O O)
			(conn IMUX 0 <== D2OBYP_SRC OUT)
			(conn IMUX 1 <== IDELMUX OUT)
		)
		(element IDELMUX 3 # BEL
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IDELMUX OUT ==> D2OBYP_SRC PAD)
			(conn IDELMUX OUT ==> IMUX 1)
			(conn IDELMUX 0 <== DDLY DDLY)
			(conn IDELMUX 1 <== D D)
		)
		(element IFFMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IFFMUX OUT ==> IFF D)
			(conn IFFMUX 0 <== D2OFFBYP_SRC OUT)
			(conn IFFMUX 1 <== IFFDELMUX OUT)
		)
		(element IFFDELMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn IFFDELMUX OUT ==> D2OFFBYP_SRC PAD)
			(conn IFFDELMUX OUT ==> IFFMUX 1)
			(conn IFFDELMUX 0 <== DDLY DDLY)
			(conn IFFDELMUX 1 <== D D)
		)
		(element D 1
			(pin D output)
			(conn D D ==> IDELMUX 1)
			(conn D D ==> IFFDELMUX 1)
		)
		(element TFB 1
			(pin TFB output)
			(conn TFB TFB ==> D2OBYP_SEL T)
			(conn TFB TFB ==> D2OFFBYP_SEL T)
		)
		(element OFB 1
			(pin OFB output)
			(conn OFB OFB ==> D2OBYP_SRC O)
			(conn OFB OFB ==> D2OFFBYP_SRC O)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> SRUSED 0)
		)
		(element REV 1
			(pin REV output)
			(conn REV REV ==> REVUSED 0)
		)
		(element INIT_Q2 0
			(cfg 0 1)
		)
		(element SRVAL_Q2 0
			(cfg 0 1)
		)
		(element Q2 1
			(pin Q2 input)
			(conn Q2 Q2 <== IFF Q2)
		)
		(element DDLY 1
			(pin DDLY output)
			(conn DDLY DDLY ==> IDELMUX 0)
			(conn DDLY DDLY ==> IFFDELMUX 0)
		)
		(element CE1USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn CE1USED OUT ==> IFF CE)
			(conn CE1USED 0 <== CE1 CE1)
		)
		(element SRUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn SRUSED OUT ==> IFF SR)
			(conn SRUSED 0 <== SR SR)
		)
		(element REVUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn REVUSED OUT ==> IFF REV)
			(conn REVUSED 0 <== REV REV)
		)
	)
	(primitive_def IOB 7 19
		(pin O O input)
		(pin T T input)
		(pin I I output)
		(pin PADOUT PADOUT output)
		(pin DIFFI_IN DIFFI_IN input)
		(pin DIFFO_IN DIFFO_IN input)
		(pin DIFFO_OUT DIFFO_OUT output)
		(element PAD 1 # BEL
			(pin PAD input)
			(conn PAD PAD ==> PULL PAD)
			(conn PAD PAD ==> INBUF PAD)
			(conn PAD PAD ==> PADOUTUSED 0)
			(conn PAD PAD <== PULL PAD)
			(conn PAD PAD <== OUTBUF OUT)
		)
		(element PULL 1 # BEL
			(pin PAD input)
			(conn PULL PAD ==> PAD PAD)
			(conn PULL PAD ==> INBUF PAD)
			(conn PULL PAD ==> PADOUTUSED 0)
			(conn PULL PAD <== PAD PAD)
			(conn PULL PAD <== OUTBUF OUT)
		)
		(element PULLTYPE 0
			(cfg KEEPER PULLDOWN PULLUP)
		)
		(element INBUF 3 # BEL
			(pin PAD input)
			(pin DIFFI_IN input)
			(pin OUT output)
			(conn INBUF OUT ==> IINV IN)
			(conn INBUF OUT ==> IMUX I)
			(conn INBUF PAD <== PAD PAD)
			(conn INBUF PAD <== PULL PAD)
			(conn INBUF PAD <== OUTBUF OUT)
			(conn INBUF DIFFI_IN <== DIFFI_INUSED OUT)
		)
		(element DIFF_TERM 0
			(cfg TRUE FALSE)
		)
		(element DIFFI_IN 1
			(pin DIFFI_IN output)
			(conn DIFFI_IN DIFFI_IN ==> DIFFI_INUSED 0)
		)
		(element DIFFI_INUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DIFFI_INUSED OUT ==> INBUF DIFFI_IN)
			(conn DIFFI_INUSED 0 <== DIFFI_IN DIFFI_IN)
		)
		(element TUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn TUSED OUT ==> OUTBUF TRI)
			(conn TUSED 0 <== T T)
		)
		(element OUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OUSED OUT ==> OUTBUF IN)
			(conn OUSED 0 <== O O)
		)
		(element I 1
			(pin I input)
			(conn I I <== IMUX OUT)
		)
		(element T 1
			(pin T output)
			(conn T T ==> TUSED 0)
		)
		(element O 1
			(pin O output)
			(conn O O ==> OUSED 0)
		)
		(element OUTBUF 3 # BEL
			(pin IN input)
			(pin OUT output)
			(pin TRI input)
			(conn OUTBUF OUT ==> PAD PAD)
			(conn OUTBUF OUT ==> PULL PAD)
			(conn OUTBUF OUT ==> INBUF PAD)
			(conn OUTBUF OUT ==> PADOUTUSED 0)
			(conn OUTBUF IN <== OUSED OUT)
			(conn OUTBUF TRI <== TUSED OUT)
		)
		(element PADOUTUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn PADOUTUSED OUT ==> PADOUT PADOUT)
			(conn PADOUTUSED 0 <== PAD PAD)
			(conn PADOUTUSED 0 <== PULL PAD)
			(conn PADOUTUSED 0 <== OUTBUF OUT)
		)
		(element PADOUT 1
			(pin PADOUT input)
			(conn PADOUT PADOUT <== PADOUTUSED OUT)
		)
		(element DIFFO_IN 1
			(pin DIFFO_IN output)
		)
		(element DIFFO_OUT 1
			(pin DIFFO_OUT input)
		)
		(element IINV 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn IINV OUT ==> IMUX I_B)
			(conn IINV IN <== INBUF OUT)
		)
		(element IMUX 3
			(pin I_B input)
			(pin I input)
			(pin OUT output)
			(cfg I_B I)
			(conn IMUX OUT ==> I I)
			(conn IMUX I_B <== IINV OUT)
			(conn IMUX I <== INBUF OUT)
		)
	)
	(primitive_def IOBM 7 20
		(pin O O input)
		(pin T T input)
		(pin I I output)
		(pin PADOUT PADOUT output)
		(pin DIFFI_IN DIFFI_IN input)
		(pin DIFFO_IN DIFFO_IN input)
		(pin DIFFO_OUT DIFFO_OUT output)
		(element PAD 1 # BEL
			(pin PAD input)
			(conn PAD PAD ==> PULL PAD)
			(conn PAD PAD ==> INBUF PAD)
			(conn PAD PAD ==> PADOUTUSED 0)
			(conn PAD PAD <== PULL PAD)
			(conn PAD PAD <== OUTBUF OUT)
		)
		(element PULL 1 # BEL
			(pin PAD input)
			(conn PULL PAD ==> PAD PAD)
			(conn PULL PAD ==> INBUF PAD)
			(conn PULL PAD ==> PADOUTUSED 0)
			(conn PULL PAD <== PAD PAD)
			(conn PULL PAD <== OUTBUF OUT)
		)
		(element PULLTYPE 0
			(cfg KEEPER PULLDOWN PULLUP)
		)
		(element INBUF 3 # BEL
			(pin PAD input)
			(pin DIFFI_IN input)
			(pin OUT output)
			(conn INBUF OUT ==> IINV IN)
			(conn INBUF OUT ==> IMUX I)
			(conn INBUF PAD <== PAD PAD)
			(conn INBUF PAD <== PULL PAD)
			(conn INBUF PAD <== OUTBUF OUT)
			(conn INBUF DIFFI_IN <== DIFFI_INUSED OUT)
		)
		(element DIFF_TERM 0
			(cfg TRUE FALSE)
		)
		(element DIFFI_IN 1
			(pin DIFFI_IN output)
			(conn DIFFI_IN DIFFI_IN ==> DIFFI_INUSED 0)
		)
		(element DIFFI_INUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DIFFI_INUSED OUT ==> INBUF DIFFI_IN)
			(conn DIFFI_INUSED 0 <== DIFFI_IN DIFFI_IN)
		)
		(element TUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn TUSED OUT ==> OUTBUF TRI)
			(conn TUSED 0 <== T T)
		)
		(element OUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OUSED OUT ==> OUTBUF IN)
			(conn OUSED 0 <== O O)
		)
		(element I 1
			(pin I input)
			(conn I I <== IMUX OUT)
		)
		(element T 1
			(pin T output)
			(conn T T ==> TUSED 0)
		)
		(element O 1
			(pin O output)
			(conn O O ==> OUSED 0)
		)
		(element OUTBUF 4 # BEL
			(pin IN input)
			(pin OUT output)
			(pin TRI input)
			(pin OUTN output)
			(conn OUTBUF OUT ==> PAD PAD)
			(conn OUTBUF OUT ==> PULL PAD)
			(conn OUTBUF OUT ==> INBUF PAD)
			(conn OUTBUF OUT ==> PADOUTUSED 0)
			(conn OUTBUF OUTN ==> DIFFO_OUTUSED 0)
			(conn OUTBUF IN <== OUSED OUT)
			(conn OUTBUF TRI <== TUSED OUT)
		)
		(element PADOUTUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn PADOUTUSED OUT ==> PADOUT PADOUT)
			(conn PADOUTUSED 0 <== PAD PAD)
			(conn PADOUTUSED 0 <== PULL PAD)
			(conn PADOUTUSED 0 <== OUTBUF OUT)
		)
		(element PADOUT 1
			(pin PADOUT input)
			(conn PADOUT PADOUT <== PADOUTUSED OUT)
		)
		(element DIFFO_IN 1
			(pin DIFFO_IN output)
		)
		(element DIFFO_OUT 1
			(pin DIFFO_OUT input)
			(conn DIFFO_OUT DIFFO_OUT <== DIFFO_OUTUSED OUT)
		)
		(element DIFFO_OUTUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DIFFO_OUTUSED OUT ==> DIFFO_OUT DIFFO_OUT)
			(conn DIFFO_OUTUSED 0 <== OUTBUF OUTN)
		)
		(element IINV 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn IINV OUT ==> IMUX I_B)
			(conn IINV IN <== INBUF OUT)
		)
		(element IMUX 3
			(pin I_B input)
			(pin I input)
			(pin OUT output)
			(cfg I_B I)
			(conn IMUX OUT ==> I I)
			(conn IMUX I_B <== IINV OUT)
			(conn IMUX I <== INBUF OUT)
		)
	)
	(primitive_def IOBS 7 21
		(pin O O input)
		(pin T T input)
		(pin I I output)
		(pin PADOUT PADOUT output)
		(pin DIFFI_IN DIFFI_IN input)
		(pin DIFFO_IN DIFFO_IN input)
		(pin DIFFO_OUT DIFFO_OUT output)
		(element PAD 1 # BEL
			(pin PAD input)
			(conn PAD PAD ==> PULL PAD)
			(conn PAD PAD ==> INBUF PAD)
			(conn PAD PAD ==> PADOUTUSED 0)
			(conn PAD PAD <== PULL PAD)
			(conn PAD PAD <== OUTMUX OUT)
		)
		(element PULL 1 # BEL
			(pin PAD input)
			(conn PULL PAD ==> PAD PAD)
			(conn PULL PAD ==> INBUF PAD)
			(conn PULL PAD ==> PADOUTUSED 0)
			(conn PULL PAD <== PAD PAD)
			(conn PULL PAD <== OUTMUX OUT)
		)
		(element PULLTYPE 0
			(cfg KEEPER PULLDOWN PULLUP)
		)
		(element INBUF 3 # BEL
			(pin PAD input)
			(pin DIFFI_IN input)
			(pin OUT output)
			(conn INBUF OUT ==> IINV IN)
			(conn INBUF OUT ==> IMUX I)
			(conn INBUF PAD <== PAD PAD)
			(conn INBUF PAD <== PULL PAD)
			(conn INBUF PAD <== OUTMUX OUT)
			(conn INBUF DIFFI_IN <== DIFFI_INUSED OUT)
		)
		(element DIFF_TERM 0
			(cfg TRUE FALSE)
		)
		(element DIFFI_IN 1
			(pin DIFFI_IN output)
			(conn DIFFI_IN DIFFI_IN ==> DIFFI_INUSED 0)
		)
		(element DIFFI_INUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DIFFI_INUSED OUT ==> INBUF DIFFI_IN)
			(conn DIFFI_INUSED 0 <== DIFFI_IN DIFFI_IN)
		)
		(element TUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn TUSED OUT ==> OUTBUF TRI)
			(conn TUSED 0 <== T T)
		)
		(element OUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OUSED OUT ==> OUTBUF IN)
			(conn OUSED 0 <== O O)
		)
		(element I 1
			(pin I input)
			(conn I I <== IMUX OUT)
		)
		(element T 1
			(pin T output)
			(conn T T ==> TUSED 0)
		)
		(element O 1
			(pin O output)
			(conn O O ==> OUSED 0)
		)
		(element OUTBUF 3 # BEL
			(pin IN input)
			(pin OUT output)
			(pin TRI input)
			(conn OUTBUF OUT ==> OUTMUX 0)
			(conn OUTBUF IN <== OUSED OUT)
			(conn OUTBUF TRI <== TUSED OUT)
		)
		(element PADOUTUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn PADOUTUSED OUT ==> PADOUT PADOUT)
			(conn PADOUTUSED 0 <== PAD PAD)
			(conn PADOUTUSED 0 <== PULL PAD)
			(conn PADOUTUSED 0 <== OUTMUX OUT)
		)
		(element PADOUT 1
			(pin PADOUT input)
			(conn PADOUT PADOUT <== PADOUTUSED OUT)
		)
		(element OUTMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn OUTMUX OUT ==> PAD PAD)
			(conn OUTMUX OUT ==> PULL PAD)
			(conn OUTMUX OUT ==> INBUF PAD)
			(conn OUTMUX OUT ==> PADOUTUSED 0)
			(conn OUTMUX 0 <== OUTBUF OUT)
			(conn OUTMUX 1 <== DIFFO_INUSED OUT)
		)
		(element DIFFO_INUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DIFFO_INUSED OUT ==> OUTMUX 1)
			(conn DIFFO_INUSED 0 <== DIFFO_IN DIFFO_IN)
		)
		(element DIFFO_IN 1
			(pin DIFFO_IN output)
			(conn DIFFO_IN DIFFO_IN ==> DIFFO_INUSED 0)
		)
		(element DIFFO_OUT 1
			(pin DIFFO_OUT input)
		)
		(element IINV 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn IINV OUT ==> IMUX I_B)
			(conn IINV IN <== INBUF OUT)
		)
		(element IMUX 3
			(pin I_B input)
			(pin I input)
			(pin OUT output)
			(cfg I_B I)
			(conn IMUX OUT ==> I I)
			(conn IMUX I_B <== IINV OUT)
			(conn IMUX I <== INBUF OUT)
		)
	)
	(primitive_def IODELAY 9 20
		(pin C C input)
		(pin CE CE input)
		(pin RST RST input)
		(pin INC INC input)
		(pin DATAIN DATAIN input)
		(pin IDATAIN IDATAIN input)
		(pin ODATAIN ODATAIN input)
		(pin T T input)
		(pin DATAOUT DATAOUT output)
		(element C 1
			(pin C output)
			(conn C C ==> CINV C_B)
			(conn C C ==> CINV C)
		)
		(element CE 1
			(pin CE output)
			(conn CE CE ==> IODELAY CE)
		)
		(element CINV 3
			(pin C_B input)
			(pin C input)
			(pin OUT output)
			(cfg C_B C)
			(conn CINV OUT ==> IODELAY C)
			(conn CINV C_B <== C C)
			(conn CINV C <== C C)
		)
		(element DATAININV 3
			(pin DATAIN_B input)
			(pin DATAIN input)
			(pin OUT output)
			(cfg DATAIN_B DATAIN)
			(conn DATAININV OUT ==> IODELAY DATAIN)
			(conn DATAININV DATAIN_B <== DATAIN DATAIN)
			(conn DATAININV DATAIN <== DATAIN DATAIN)
		)
		(element DELAYCHAIN_OSC 0
			(cfg FALSE TRUE)
		)
		(element DELAY_SRC 0
			(cfg DATAIN IO O I)
		)
		(element DATAIN 1
			(pin DATAIN output)
			(conn DATAIN DATAIN ==> DATAININV DATAIN_B)
			(conn DATAIN DATAIN ==> DATAININV DATAIN)
		)
		(element IDATAIN 1
			(pin IDATAIN output)
			(conn IDATAIN IDATAIN ==> IODELAY IDATAIN)
		)
		(element IDELAY_TYPE 0
			(cfg FIXED DEFAULT VARIABLE)
		)
		(element IDELAY_VALUE 0
			(cfg 5 43 37 34 4 38 8 47 9 51 3 36 6 13 23 46 0 42 22 53 24 49 59 14 40 28 25 30 1 2 17 54 62 19 45 56 60 52 15 12 41 58 39 50 29 48 11 35 31 10 20 61 57 27 55 44 16 18 26 7 21 63 32 33)
		)
		(element INC 1
			(pin INC output)
			(conn INC INC ==> IODELAY INC)
		)
		(element IODELAY 9 # BEL
			(pin C input)
			(pin DATAIN input)
			(pin CE input)
			(pin RST input)
			(pin INC input)
			(pin T input)
			(pin IDATAIN input)
			(pin ODATAIN input)
			(pin DATAOUT output)
			(conn IODELAY DATAOUT ==> DATAOUT DATAOUT)
			(conn IODELAY C <== CINV OUT)
			(conn IODELAY DATAIN <== DATAININV OUT)
			(conn IODELAY CE <== CE CE)
			(conn IODELAY RST <== RST RST)
			(conn IODELAY INC <== INC INC)
			(conn IODELAY T <== T T)
			(conn IODELAY IDATAIN <== IDATAIN IDATAIN)
			(conn IODELAY ODATAIN <== ODATAIN ODATAIN)
		)
		(element HIGH_PERFORMANCE_MODE 0
			(cfg FALSE TRUE)
		)
		(element ODATAIN 1
			(pin ODATAIN output)
			(conn ODATAIN ODATAIN ==> IODELAY ODATAIN)
		)
		(element DATAOUT 1
			(pin DATAOUT input)
			(conn DATAOUT DATAOUT <== IODELAY DATAOUT)
		)
		(element ODELAY_VALUE 0
			(cfg 5 43 37 34 4 38 8 47 9 51 3 36 6 13 23 46 0 42 22 53 24 49 59 14 40 28 25 30 1 2 17 54 62 19 45 56 60 52 15 12 41 58 39 50 29 48 11 35 31 10 20 61 57 27 55 44 16 18 26 7 21 63 32 33)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> IODELAY RST)
		)
		(element SELFBIASED 0
			(cfg FALSE TRUE)
		)
		(element T 1
			(pin T output)
			(conn T T ==> IODELAY T)
		)
		(element SIGNAL_PATTERN 0
			(cfg CLOCK DATA)
		)
	)
	(primitive_def IPAD 1 3
		(pin O O output)
		(element PAD 1 # BEL
			(pin PAD input)
			(conn PAD PAD ==> IPAD I)
		)
		(element IPAD 2 # BEL
			(pin I input)
			(pin O output)
			(conn IPAD O ==> O O)
			(conn IPAD I <== PAD PAD)
		)
		(element O 1
			(pin O input)
			(conn O O <== IPAD O)
		)
	)
	(primitive_def ISERDES 23 48
		(pin BITSLIP BITSLIP input)
		(pin CE1 CE1 input)
		(pin CE2 CE2 input)
		(pin CLKDIV CLKDIV input)
		(pin CLK CLK input)
		(pin DDLY DDLY input)
		(pin D D input)
		(pin OCLK OCLK input)
		(pin OFB OFB input)
		(pin SHIFTIN1 SHIFTIN1 input)
		(pin SHIFTIN2 SHIFTIN2 input)
		(pin RST RST input)
		(pin TFB TFB input)
		(pin SHIFTOUT2 SHIFTOUT2 output)
		(pin SHIFTOUT1 SHIFTOUT1 output)
		(pin Q6 Q6 output)
		(pin Q5 Q5 output)
		(pin Q4 Q4 output)
		(pin Q3 Q3 output)
		(pin Q2 Q2 output)
		(pin Q1 Q1 output)
		(pin O O output)
		(pin CLKB CLKB input)
		(element CLKDIV 1
			(pin CLKDIV output)
			(conn CLKDIV CLKDIV ==> CLKDIVINV CLKDIV_B)
			(conn CLKDIV CLKDIV ==> CLKDIVINV CLKDIV)
		)
		(element Q3 1
			(pin Q3 input)
			(conn Q3 Q3 <== ISERDES Q3)
		)
		(element SRVAL_Q4 0
			(cfg 1 0)
		)
		(element SHIFTIN1 1
			(pin SHIFTIN1 output)
			(conn SHIFTIN1 SHIFTIN1 ==> ISERDES SHIFTIN1)
		)
		(element OCLKINV 3
			(pin OCLK_B input)
			(pin OCLK input)
			(pin OUT output)
			(cfg OCLK_B OCLK)
			(conn OCLKINV OUT ==> ISERDES OCLK)
			(conn OCLKINV OCLK_B <== OCLK OCLK)
			(conn OCLKINV OCLK <== OCLK OCLK)
		)
		(element CE1 1
			(pin CE1 output)
			(conn CE1 CE1 ==> ISERDES CE1)
		)
		(element D 1
			(pin D output)
			(conn D D ==> ISERDES D)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> ISERDES RST)
		)
		(element BITSLIP 1
			(pin BITSLIP output)
			(conn BITSLIP BITSLIP ==> ISERDES BITSLIP)
		)
		(element INIT_Q4 0
			(cfg 1 0)
		)
		(element SERDES 0
			(cfg FALSE TRUE)
		)
		(element DDR_CLK_EDGE 0
			(cfg SAME_EDGE_PIPELINED SAME_EDGE OPPOSITE_EDGE)
		)
		(element TFB 1
			(pin TFB output)
			(conn TFB TFB ==> ISERDES TFB)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK_B)
			(conn CLK CLK ==> CLKINV CLK)
		)
		(element DATA_RATE 0
			(cfg SDR DDR)
		)
		(element SRVAL_Q2 0
			(cfg 1 0)
		)
		(element CE2 1
			(pin CE2 output)
			(conn CE2 CE2 ==> ISERDES CE2)
		)
		(element SHIFTOUT2 1
			(pin SHIFTOUT2 input)
			(conn SHIFTOUT2 SHIFTOUT2 <== ISERDES SHIFTOUT2)
		)
		(element DATA_WIDTH 0
			(cfg 10 8 7 6 5 4 3 2)
		)
		(element SRVAL_Q1 0
			(cfg 1 0)
		)
		(element SHIFTOUT1 1
			(pin SHIFTOUT1 input)
			(conn SHIFTOUT1 SHIFTOUT1 <== ISERDES SHIFTOUT1)
		)
		(element ISERDES 23 # BEL
			(pin TFB input)
			(pin SHIFTOUT2 output)
			(pin SHIFTOUT1 output)
			(pin SHIFTIN2 input)
			(pin SHIFTIN1 input)
			(pin RST input)
			(pin Q6 output)
			(pin Q5 output)
			(pin Q4 output)
			(pin Q3 output)
			(pin Q2 output)
			(pin Q1 output)
			(pin OFB input)
			(pin OCLK input)
			(pin O output)
			(pin DDLY input)
			(pin D input)
			(pin CLKDIV input)
			(pin CLKB input)
			(pin CLK input)
			(pin CE2 input)
			(pin CE1 input)
			(pin BITSLIP input)
			(conn ISERDES SHIFTOUT2 ==> SHIFTOUT2 SHIFTOUT2)
			(conn ISERDES SHIFTOUT1 ==> SHIFTOUT1 SHIFTOUT1)
			(conn ISERDES Q6 ==> Q6 Q6)
			(conn ISERDES Q5 ==> Q5 Q5)
			(conn ISERDES Q4 ==> Q4 Q4)
			(conn ISERDES Q3 ==> Q3 Q3)
			(conn ISERDES Q2 ==> Q2 Q2)
			(conn ISERDES Q1 ==> Q1 Q1)
			(conn ISERDES O ==> O O)
			(conn ISERDES TFB <== TFB TFB)
			(conn ISERDES SHIFTIN2 <== SHIFTIN2 SHIFTIN2)
			(conn ISERDES SHIFTIN1 <== SHIFTIN1 SHIFTIN1)
			(conn ISERDES RST <== RST RST)
			(conn ISERDES OFB <== OFB OFB)
			(conn ISERDES OCLK <== OCLKINV OUT)
			(conn ISERDES DDLY <== DDLY DDLY)
			(conn ISERDES D <== D D)
			(conn ISERDES CLKDIV <== CLKDIVINV OUT)
			(conn ISERDES CLKB <== CLKBINV OUT)
			(conn ISERDES CLK <== CLKINV OUT)
			(conn ISERDES CE2 <== CE2 CE2)
			(conn ISERDES CE1 <== CE1 CE1)
			(conn ISERDES BITSLIP <== BITSLIP BITSLIP)
		)
		(element DDLY 1
			(pin DDLY output)
			(conn DDLY DDLY ==> ISERDES DDLY)
		)
		(element CLKINV 3
			(pin CLK_B input)
			(pin CLK input)
			(pin OUT output)
			(cfg CLK_B CLK)
			(conn CLKINV OUT ==> ISERDES CLK)
			(conn CLKINV CLK_B <== CLK CLK)
			(conn CLKINV CLK <== CLK CLK)
		)
		(element Q5 1
			(pin Q5 input)
			(conn Q5 Q5 <== ISERDES Q5)
		)
		(element CLKDIVINV 3
			(pin CLKDIV_B input)
			(pin CLKDIV input)
			(pin OUT output)
			(cfg CLKDIV_B CLKDIV)
			(conn CLKDIVINV OUT ==> ISERDES CLKDIV)
			(conn CLKDIVINV CLKDIV_B <== CLKDIV CLKDIV)
			(conn CLKDIVINV CLKDIV <== CLKDIV CLKDIV)
		)
		(element Q6 1
			(pin Q6 input)
			(conn Q6 Q6 <== ISERDES Q6)
		)
		(element INIT_Q1 0
			(cfg 1 0)
		)
		(element SHIFTIN2 1
			(pin SHIFTIN2 output)
			(conn SHIFTIN2 SHIFTIN2 ==> ISERDES SHIFTIN2)
		)
		(element Q4 1
			(pin Q4 input)
			(conn Q4 Q4 <== ISERDES Q4)
		)
		(element IOBDELAY 0
			(cfg NONE IFD IBUF BOTH)
		)
		(element CLKBINV 3
			(pin CLKB_B input)
			(pin CLKB input)
			(pin OUT output)
			(cfg CLKB_B CLKB)
			(conn CLKBINV OUT ==> ISERDES CLKB)
			(conn CLKBINV CLKB_B <== CLKB CLKB)
			(conn CLKBINV CLKB <== CLKB CLKB)
		)
		(element INTERFACE_TYPE 0
			(cfg NETWORKING MEMORY)
		)
		(element INIT_Q3 0
			(cfg 1 0)
		)
		(element NUM_CE 0
			(cfg 2 1)
		)
		(element SRVAL_Q3 0
			(cfg 1 0)
		)
		(element OCLK 1
			(pin OCLK output)
			(conn OCLK OCLK ==> OCLKINV OCLK_B)
			(conn OCLK OCLK ==> OCLKINV OCLK)
		)
		(element SERDES_MODE 0
			(cfg SLAVE MASTER)
		)
		(element INIT_Q2 0
			(cfg 1 0)
		)
		(element O 1
			(pin O input)
			(conn O O <== ISERDES O)
		)
		(element BITSLIP_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element OFB 1
			(pin OFB output)
			(conn OFB OFB ==> ISERDES OFB)
		)
		(element SRTYPE 0
			(cfg SYNC ASYNC)
		)
		(element CLKB 1
			(pin CLKB output)
			(conn CLKB CLKB ==> CLKBINV CLKB_B)
			(conn CLKB CLKB ==> CLKBINV CLKB)
		)
		(element Q2 1
			(pin Q2 input)
			(conn Q2 Q2 <== ISERDES Q2)
		)
		(element TFB_USED 0
			(cfg FALSE TRUE)
		)
		(element Q1 1
			(pin Q1 input)
			(conn Q1 Q1 <== ISERDES Q1)
		)
		(element OFB_USED 0
			(cfg FALSE TRUE)
		)
	)
	(primitive_def JTAGPPC 4 6
		(pin TDOPPC TDOPPC input)
		(pin TMS TMS output)
		(pin TDIPPC TDIPPC output)
		(pin TCK TCK output)
		(element TDIPPC 1
			(pin TDIPPC input)
			(conn TDIPPC TDIPPC <== JTAGPPC TDIPPC)
		)
		(element TCK 1
			(pin TCK input)
			(conn TCK TCK <== JTAGPPC TCK)
		)
		(element NUM_PPC 0
			(cfg 4 3 2 1 0)
		)
		(element TDOPPC 1
			(pin TDOPPC output)
			(conn TDOPPC TDOPPC ==> JTAGPPC TDOPPC)
		)
		(element TMS 1
			(pin TMS input)
			(conn TMS TMS <== JTAGPPC TMS)
		)
		(element JTAGPPC 4 # BEL
			(pin TMS output)
			(pin TDOPPC input)
			(pin TDIPPC output)
			(pin TCK output)
			(conn JTAGPPC TMS ==> TMS TMS)
			(conn JTAGPPC TDIPPC ==> TDIPPC TDIPPC)
			(conn JTAGPPC TCK ==> TCK TCK)
			(conn JTAGPPC TDOPPC <== TDOPPC TDOPPC)
		)
	)
	(primitive_def KEY_CLEAR 1 2
		(pin KEYCLEARB KEYCLEARB input)
		(element KEYCLEARB 1
			(pin KEYCLEARB output)
			(conn KEYCLEARB KEYCLEARB ==> KEY_CLEAR KEYCLEARB)
		)
		(element KEY_CLEAR 1 # BEL
			(pin KEYCLEARB input)
			(conn KEY_CLEAR KEYCLEARB <== KEYCLEARB KEYCLEARB)
		)
	)
	(primitive_def OLOGIC 22 53
		(pin CLK CLK input)
		(pin REV REV input)
		(pin SR SR input)
		(pin OCE OCE input)
		(pin TCE TCE input)
		(pin D2 D2 input)
		(pin D1 D1 input)
		(pin T2 T2 input)
		(pin T1 T1 input)
		(pin OQ OQ output)
		(pin TQ TQ output)
		(pin T4 T4 input)
		(pin T3 T3 input)
		(pin SHIFTIN2 SHIFTIN2 input)
		(pin SHIFTIN1 SHIFTIN1 input)
		(pin D6 D6 input)
		(pin D5 D5 input)
		(pin D4 D4 input)
		(pin D3 D3 input)
		(pin CLKDIV CLKDIV input)
		(pin SHIFTOUT2 SHIFTOUT2 output)
		(pin SHIFTOUT1 SHIFTOUT1 output)
		(element TDDR_CLK_EDGE 0
			(cfg SAME_EDGE OPPOSITE_EDGE)
		)
		(element ODDR_CLK_EDGE 0
			(cfg SAME_EDGE OPPOSITE_EDGE)
		)
		(element TFFTYPE 0
			(cfg DDR #LATCH #FF)
		)
		(element OUTFFTYPE 0
			(cfg DDR #LATCH #FF)
		)
		(element TMUX 3
			(pin OUT output)
			(pin T1 input)
			(pin TFF input)
			(cfg T1 TFF)
			(conn TMUX OUT ==> TQ TQ)
			(conn TMUX T1 <== T1USED OUT)
			(conn TMUX TFF <== TFF Q)
		)
		(element OMUX 3
			(pin OUT output)
			(pin D1 input)
			(pin OUTFF input)
			(cfg D1 OUTFF)
			(conn OMUX OUT ==> OQ OQ)
			(conn OMUX OUT ==> MISR D)
			(conn OMUX D1 <== O1USED OUT)
			(conn OMUX OUTFF <== OUTFF Q)
		)
		(element TFF 7 # BEL
			(pin CK input)
			(pin CE input)
			(pin D1 input)
			(pin D2 input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(conn TFF Q ==> TMUX TFF)
			(conn TFF CK <== CLKINV OUT)
			(conn TFF CE <== TCEUSED OUT)
			(conn TFF D1 <== T1INV OUT)
			(conn TFF D2 <== T2INV OUT)
			(conn TFF SR <== TSRUSED OUT)
			(conn TFF REV <== TREVUSED OUT)
		)
		(element TCEUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn TCEUSED OUT ==> TFF CE)
			(conn TCEUSED 0 <== TCE TCE)
		)
		(element OCEUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn OCEUSED OUT ==> OUTFF CE)
			(conn OCEUSED 0 <== OCE OCE)
		)
		(element T1USED 2 # BEL
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn T1USED OUT ==> TMUX T1)
			(conn T1USED 0 <== T1INV OUT)
		)
		(element O1USED 2 # BEL
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn O1USED OUT ==> OMUX D1)
			(conn O1USED 0 <== D1INV OUT)
		)
		(element TQ 1
			(pin TQ input)
			(conn TQ TQ <== TMUX OUT)
		)
		(element OQ 1
			(pin OQ input)
			(conn OQ OQ <== OMUX OUT)
		)
		(element SRVAL_OQ 0
			(cfg 0 1)
		)
		(element INIT_OQ 0
			(cfg 0 1)
		)
		(element SRVAL_TQ 0
			(cfg 0 1)
		)
		(element INIT_TQ 0
			(cfg 0 1)
		)
		(element T1 1
			(pin T1 output)
			(conn T1 T1 ==> T1INV T1)
			(conn T1 T1 ==> T1INV T1_B)
		)
		(element T1INV 3
			(pin OUT output)
			(pin T1 input)
			(pin T1_B input)
			(cfg T1 T1_B)
			(conn T1INV OUT ==> TFF D1)
			(conn T1INV OUT ==> T1USED 0)
			(conn T1INV T1 <== T1 T1)
			(conn T1INV T1_B <== T1 T1)
		)
		(element T2 1
			(pin T2 output)
			(conn T2 T2 ==> T2INV T2)
			(conn T2 T2 ==> T2INV T2_B)
		)
		(element T2INV 3
			(pin OUT output)
			(pin T2 input)
			(pin T2_B input)
			(cfg T2 T2_B)
			(conn T2INV OUT ==> TFF D2)
			(conn T2INV T2 <== T2 T2)
			(conn T2INV T2_B <== T2 T2)
		)
		(element TCE 1
			(pin TCE output)
			(conn TCE TCE ==> TCEUSED 0)
		)
		(element CLKINV 3
			(pin OUT output)
			(pin CLK input)
			(pin CLK_B input)
			(cfg CLK CLK_B)
			(conn CLKINV OUT ==> TFF CK)
			(conn CLKINV OUT ==> OUTFF CK)
			(conn CLKINV OUT ==> MISR CLK)
			(conn CLKINV CLK <== CLK CLK)
			(conn CLKINV CLK_B <== CLK CLK)
		)
		(element SRTYPE_TQ 0
			(cfg SYNC ASYNC)
		)
		(element TSRUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn TSRUSED OUT ==> TFF SR)
			(conn TSRUSED 0 <== SR SR)
		)
		(element TREVUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn TREVUSED OUT ==> TFF REV)
			(conn TREVUSED 0 <== REV REV)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK)
			(conn CLK CLK ==> CLKINV CLK_B)
		)
		(element OREVUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn OREVUSED OUT ==> OUTFF REV)
			(conn OREVUSED 0 <== REV REV)
		)
		(element OSRUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn OSRUSED OUT ==> OUTFF SR)
			(conn OSRUSED 0 <== SR SR)
		)
		(element SRTYPE_OQ 0
			(cfg SYNC ASYNC)
		)
		(element OUTFF 7 # BEL
			(pin CK input)
			(pin CE input)
			(pin D1 input)
			(pin D2 input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(conn OUTFF Q ==> OMUX OUTFF)
			(conn OUTFF CK <== CLKINV OUT)
			(conn OUTFF CE <== OCEUSED OUT)
			(conn OUTFF D1 <== D1INV OUT)
			(conn OUTFF D2 <== D2INV OUT)
			(conn OUTFF SR <== OSRUSED OUT)
			(conn OUTFF REV <== OREVUSED OUT)
		)
		(element D1INV 3
			(pin OUT output)
			(pin D1 input)
			(pin D1_B input)
			(cfg D1 D1_B)
			(conn D1INV OUT ==> O1USED 0)
			(conn D1INV OUT ==> OUTFF D1)
			(conn D1INV D1 <== D1 D1)
			(conn D1INV D1_B <== D1 D1)
		)
		(element D1 1
			(pin D1 output)
			(conn D1 D1 ==> D1INV D1)
			(conn D1 D1 ==> D1INV D1_B)
		)
		(element D2INV 3
			(pin OUT output)
			(pin D2 input)
			(pin D2_B input)
			(cfg D2 D2_B)
			(conn D2INV OUT ==> OUTFF D2)
			(conn D2INV D2 <== D2 D2)
			(conn D2INV D2_B <== D2 D2)
		)
		(element OCE 1
			(pin OCE output)
			(conn OCE OCE ==> OCEUSED 0)
		)
		(element D2 1
			(pin D2 output)
			(conn D2 D2 ==> D2INV D2)
			(conn D2 D2 ==> D2INV D2_B)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> TSRUSED 0)
			(conn SR SR ==> OSRUSED 0)
		)
		(element REV 1
			(pin REV output)
			(conn REV REV ==> TREVUSED 0)
			(conn REV REV ==> OREVUSED 0)
		)
		(element MISR_ENABLE_FDBK 0
			(cfg FALSE TRUE)
		)
		(element MISR_CLK_SELECT 0
			(cfg CLK2 CLK1)
		)
		(element MISR_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element MISR 2 # BEL
			(pin CLK input)
			(pin D input)
			(conn MISR CLK <== CLKINV OUT)
			(conn MISR D <== OMUX OUT)
		)
		(element T4 1
			(pin T4 output)
		)
		(element T3 1
			(pin T3 output)
		)
		(element SHIFTIN2 1
			(pin SHIFTIN2 output)
		)
		(element SHIFTIN1 1
			(pin SHIFTIN1 output)
		)
		(element D6 1
			(pin D6 output)
		)
		(element D5 1
			(pin D5 output)
		)
		(element D4 1
			(pin D4 output)
		)
		(element D3 1
			(pin D3 output)
		)
		(element CLKDIV 1
			(pin CLKDIV output)
		)
		(element SHIFTOUT2 1
			(pin SHIFTOUT2 input)
		)
		(element SHIFTOUT1 1
			(pin SHIFTOUT1 input)
		)
	)
	(primitive_def OPAD 1 3
		(pin I I input)
		(element PAD 1 # BEL
			(pin PAD input)
			(conn PAD PAD <== OPAD O)
		)
		(element OPAD 2 # BEL
			(pin I input)
			(pin O output)
			(conn OPAD O ==> PAD PAD)
			(conn OPAD I <== I I)
		)
		(element I 1
			(pin I output)
			(conn I I ==> OPAD I)
		)
	)
	(primitive_def OSERDES 22 47
		(pin TCE TCE input)
		(pin T4 T4 input)
		(pin T3 T3 input)
		(pin T2 T2 input)
		(pin T1 T1 input)
		(pin SR SR input)
		(pin SHIFTIN2 SHIFTIN2 input)
		(pin SHIFTIN1 SHIFTIN1 input)
		(pin REV REV input)
		(pin OCE OCE input)
		(pin D6 D6 input)
		(pin D5 D5 input)
		(pin D4 D4 input)
		(pin D3 D3 input)
		(pin D2 D2 input)
		(pin D1 D1 input)
		(pin CLKDIV CLKDIV input)
		(pin CLK CLK input)
		(pin TQ TQ output)
		(pin SHIFTOUT2 SHIFTOUT2 output)
		(pin SHIFTOUT1 SHIFTOUT1 output)
		(pin OQ OQ output)
		(element DATA_RATE_OQ 0
			(cfg SDR DDR)
		)
		(element CLKDIV 1
			(pin CLKDIV output)
			(conn CLKDIV CLKDIV ==> CLKDIVINV CLKDIV_B)
			(conn CLKDIV CLKDIV ==> CLKDIVINV CLKDIV)
		)
		(element SHIFTIN1 1
			(pin SHIFTIN1 output)
			(conn SHIFTIN1 SHIFTIN1 ==> OSERDES SHIFTIN1)
		)
		(element INIT_OQ 0
			(cfg 1 0)
		)
		(element T4 1
			(pin T4 output)
			(conn T4 T4 ==> T4INV T4_B)
			(conn T4 T4 ==> T4INV T4)
		)
		(element D2INV 3
			(pin D2_B input)
			(pin D2 input)
			(pin OUT output)
			(cfg D2_B D2)
			(conn D2INV OUT ==> OSERDES D2)
			(conn D2INV D2_B <== D2 D2)
			(conn D2INV D2 <== D2 D2)
		)
		(element OQ 1
			(pin OQ input)
			(conn OQ OQ <== OSERDES OQ)
		)
		(element T1 1
			(pin T1 output)
			(conn T1 T1 ==> T1INV T1_B)
			(conn T1 T1 ==> T1INV T1)
		)
		(element D6INV 3
			(pin D6_B input)
			(pin D6 input)
			(pin OUT output)
			(cfg D6_B D6)
			(conn D6INV OUT ==> OSERDES D6)
			(conn D6INV D6_B <== D6 D6)
			(conn D6INV D6 <== D6 D6)
		)
		(element SRVAL_OQ 0
			(cfg 1 0)
		)
		(element T3 1
			(pin T3 output)
			(conn T3 T3 ==> T3INV T3_B)
			(conn T3 T3 ==> T3INV T3)
		)
		(element T2 1
			(pin T2 output)
			(conn T2 T2 ==> T2INV T2_B)
			(conn T2 T2 ==> T2INV T2)
		)
		(element SRVAL_TQ 0
			(cfg 1 0)
		)
		(element D6 1
			(pin D6 output)
			(conn D6 D6 ==> D6INV D6_B)
			(conn D6 D6 ==> D6INV D6)
		)
		(element TRISTATE_WIDTH 0
			(cfg 4 1)
		)
		(element OCE 1
			(pin OCE output)
			(conn OCE OCE ==> OSERDES OCE)
		)
		(element SERDES 0
			(cfg FALSE TRUE)
		)
		(element T1INV 3
			(pin T1_B input)
			(pin T1 input)
			(pin OUT output)
			(cfg T1_B T1)
			(conn T1INV OUT ==> OSERDES T1)
			(conn T1INV T1_B <== T1 T1)
			(conn T1INV T1 <== T1 T1)
		)
		(element DDR_CLK_EDGE 0
			(cfg SAME_EDGE OPPOSITE_EDGE)
		)
		(element T2INV 3
			(pin T2_B input)
			(pin T2 input)
			(pin OUT output)
			(cfg T2_B T2)
			(conn T2INV OUT ==> OSERDES T2)
			(conn T2INV T2_B <== T2 T2)
			(conn T2INV T2 <== T2 T2)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK_B)
			(conn CLK CLK ==> CLKINV CLK)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> OSERDES SR)
		)
		(element SHIFTOUT2 1
			(pin SHIFTOUT2 input)
			(conn SHIFTOUT2 SHIFTOUT2 <== OSERDES SHIFTOUT2)
		)
		(element DATA_WIDTH 0
			(cfg 10 8 7 6 5 4 3 2)
		)
		(element SHIFTOUT1 1
			(pin SHIFTOUT1 input)
			(conn SHIFTOUT1 SHIFTOUT1 <== OSERDES SHIFTOUT1)
		)
		(element T3INV 3
			(pin T3_B input)
			(pin T3 input)
			(pin OUT output)
			(cfg T3_B T3)
			(conn T3INV OUT ==> OSERDES T3)
			(conn T3INV T3_B <== T3 T3)
			(conn T3INV T3 <== T3 T3)
		)
		(element D1INV 3
			(pin D1_B input)
			(pin D1 input)
			(pin OUT output)
			(cfg D1_B D1)
			(conn D1INV OUT ==> OSERDES D1)
			(conn D1INV D1_B <== D1 D1)
			(conn D1INV D1 <== D1 D1)
		)
		(element TQ 1
			(pin TQ input)
			(conn TQ TQ <== OSERDES TQ)
		)
		(element CLKINV 3
			(pin CLK_B input)
			(pin CLK input)
			(pin OUT output)
			(cfg CLK_B CLK)
			(conn CLKINV OUT ==> OSERDES CLK)
			(conn CLKINV CLK_B <== CLK CLK)
			(conn CLKINV CLK <== CLK CLK)
		)
		(element D5INV 3
			(pin D5_B input)
			(pin D5 input)
			(pin OUT output)
			(cfg D5_B D5)
			(conn D5INV OUT ==> OSERDES D5)
			(conn D5INV D5_B <== D5 D5)
			(conn D5INV D5 <== D5 D5)
		)
		(element D4INV 3
			(pin D4_B input)
			(pin D4 input)
			(pin OUT output)
			(cfg D4_B D4)
			(conn D4INV OUT ==> OSERDES D4)
			(conn D4INV D4_B <== D4 D4)
			(conn D4INV D4 <== D4 D4)
		)
		(element D5 1
			(pin D5 output)
			(conn D5 D5 ==> D5INV D5_B)
			(conn D5 D5 ==> D5INV D5)
		)
		(element CLKDIVINV 3
			(pin CLKDIV_B input)
			(pin CLKDIV input)
			(pin OUT output)
			(cfg CLKDIV_B CLKDIV)
			(conn CLKDIVINV OUT ==> OSERDES CLKDIV)
			(conn CLKDIVINV CLKDIV_B <== CLKDIV CLKDIV)
			(conn CLKDIVINV CLKDIV <== CLKDIV CLKDIV)
		)
		(element SHIFTIN2 1
			(pin SHIFTIN2 output)
			(conn SHIFTIN2 SHIFTIN2 ==> OSERDES SHIFTIN2)
		)
		(element TCE 1
			(pin TCE output)
			(conn TCE TCE ==> OSERDES TCE)
		)
		(element REV 1
			(pin REV output)
			(conn REV REV ==> OSERDES REV)
		)
		(element D3INV 3
			(pin D3_B input)
			(pin D3 input)
			(pin OUT output)
			(cfg D3_B D3)
			(conn D3INV OUT ==> OSERDES D3)
			(conn D3INV D3_B <== D3 D3)
			(conn D3INV D3 <== D3 D3)
		)
		(element INIT_TQ 0
			(cfg 1 0)
		)
		(element D2 1
			(pin D2 output)
			(conn D2 D2 ==> D2INV D2_B)
			(conn D2 D2 ==> D2INV D2)
		)
		(element D3 1
			(pin D3 output)
			(conn D3 D3 ==> D3INV D3_B)
			(conn D3 D3 ==> D3INV D3)
		)
		(element DATA_RATE_TQ 0
			(cfg SDR DDR BUF)
		)
		(element SERDES_MODE 0
			(cfg SLAVE MASTER)
		)
		(element OSERDES 22 # BEL
			(pin TQ output)
			(pin TCE input)
			(pin T4 input)
			(pin T3 input)
			(pin T2 input)
			(pin T1 input)
			(pin SR input)
			(pin SHIFTOUT2 output)
			(pin SHIFTOUT1 output)
			(pin SHIFTIN2 input)
			(pin SHIFTIN1 input)
			(pin REV input)
			(pin OQ output)
			(pin OCE input)
			(pin D6 input)
			(pin D5 input)
			(pin D4 input)
			(pin D3 input)
			(pin D2 input)
			(pin D1 input)
			(pin CLKDIV input)
			(pin CLK input)
			(conn OSERDES TQ ==> TQ TQ)
			(conn OSERDES SHIFTOUT2 ==> SHIFTOUT2 SHIFTOUT2)
			(conn OSERDES SHIFTOUT1 ==> SHIFTOUT1 SHIFTOUT1)
			(conn OSERDES OQ ==> OQ OQ)
			(conn OSERDES TCE <== TCE TCE)
			(conn OSERDES T4 <== T4INV OUT)
			(conn OSERDES T3 <== T3INV OUT)
			(conn OSERDES T2 <== T2INV OUT)
			(conn OSERDES T1 <== T1INV OUT)
			(conn OSERDES SR <== SR SR)
			(conn OSERDES SHIFTIN2 <== SHIFTIN2 SHIFTIN2)
			(conn OSERDES SHIFTIN1 <== SHIFTIN1 SHIFTIN1)
			(conn OSERDES REV <== REV REV)
			(conn OSERDES OCE <== OCE OCE)
			(conn OSERDES D6 <== D6INV OUT)
			(conn OSERDES D5 <== D5INV OUT)
			(conn OSERDES D4 <== D4INV OUT)
			(conn OSERDES D3 <== D3INV OUT)
			(conn OSERDES D2 <== D2INV OUT)
			(conn OSERDES D1 <== D1INV OUT)
			(conn OSERDES CLKDIV <== CLKDIVINV OUT)
			(conn OSERDES CLK <== CLKINV OUT)
		)
		(element D1 1
			(pin D1 output)
			(conn D1 D1 ==> D1INV D1_B)
			(conn D1 D1 ==> D1INV D1)
		)
		(element T4INV 3
			(pin T4_B input)
			(pin T4 input)
			(pin OUT output)
			(cfg T4_B T4)
			(conn T4INV OUT ==> OSERDES T4)
			(conn T4INV T4_B <== T4 T4)
			(conn T4INV T4 <== T4 T4)
		)
		(element SRTYPE 0
			(cfg SYNC ASYNC)
		)
		(element D4 1
			(pin D4 output)
			(conn D4 D4 ==> D4INV D4_B)
			(conn D4 D4 ==> D4INV D4)
		)
	)
	(primitive_def PCIE 2402 2495
		(pin SCANMODEN SCANMODEN input)
		(pin SCANIN7 SCANIN7 input)
		(pin SCANIN6 SCANIN6 input)
		(pin SCANIN5 SCANIN5 input)
		(pin SCANIN4 SCANIN4 input)
		(pin SCANIN3 SCANIN3 input)
		(pin SCANIN2 SCANIN2 input)
		(pin SCANIN1 SCANIN1 input)
		(pin SCANIN0 SCANIN0 input)
		(pin SCANENABLEN SCANENABLEN input)
		(pin PIPERXVALIDL7 PIPERXVALIDL7 input)
		(pin PIPERXVALIDL6 PIPERXVALIDL6 input)
		(pin PIPERXVALIDL5 PIPERXVALIDL5 input)
		(pin PIPERXVALIDL4 PIPERXVALIDL4 input)
		(pin PIPERXVALIDL3 PIPERXVALIDL3 input)
		(pin PIPERXVALIDL2 PIPERXVALIDL2 input)
		(pin PIPERXVALIDL1 PIPERXVALIDL1 input)
		(pin PIPERXVALIDL0 PIPERXVALIDL0 input)
		(pin PIPERXSTATUSL72 PIPERXSTATUSL72 input)
		(pin PIPERXSTATUSL71 PIPERXSTATUSL71 input)
		(pin PIPERXSTATUSL70 PIPERXSTATUSL70 input)
		(pin PIPERXSTATUSL62 PIPERXSTATUSL62 input)
		(pin PIPERXSTATUSL61 PIPERXSTATUSL61 input)
		(pin PIPERXSTATUSL60 PIPERXSTATUSL60 input)
		(pin PIPERXSTATUSL52 PIPERXSTATUSL52 input)
		(pin PIPERXSTATUSL51 PIPERXSTATUSL51 input)
		(pin PIPERXSTATUSL50 PIPERXSTATUSL50 input)
		(pin PIPERXSTATUSL42 PIPERXSTATUSL42 input)
		(pin PIPERXSTATUSL41 PIPERXSTATUSL41 input)
		(pin PIPERXSTATUSL40 PIPERXSTATUSL40 input)
		(pin PIPERXSTATUSL32 PIPERXSTATUSL32 input)
		(pin PIPERXSTATUSL31 PIPERXSTATUSL31 input)
		(pin PIPERXSTATUSL30 PIPERXSTATUSL30 input)
		(pin PIPERXSTATUSL22 PIPERXSTATUSL22 input)
		(pin PIPERXSTATUSL21 PIPERXSTATUSL21 input)
		(pin PIPERXSTATUSL20 PIPERXSTATUSL20 input)
		(pin PIPERXSTATUSL12 PIPERXSTATUSL12 input)
		(pin PIPERXSTATUSL11 PIPERXSTATUSL11 input)
		(pin PIPERXSTATUSL10 PIPERXSTATUSL10 input)
		(pin PIPERXSTATUSL02 PIPERXSTATUSL02 input)
		(pin PIPERXSTATUSL01 PIPERXSTATUSL01 input)
		(pin PIPERXSTATUSL00 PIPERXSTATUSL00 input)
		(pin PIPERXELECIDLEL7 PIPERXELECIDLEL7 input)
		(pin PIPERXELECIDLEL6 PIPERXELECIDLEL6 input)
		(pin PIPERXELECIDLEL5 PIPERXELECIDLEL5 input)
		(pin PIPERXELECIDLEL4 PIPERXELECIDLEL4 input)
		(pin PIPERXELECIDLEL3 PIPERXELECIDLEL3 input)
		(pin PIPERXELECIDLEL2 PIPERXELECIDLEL2 input)
		(pin PIPERXELECIDLEL1 PIPERXELECIDLEL1 input)
		(pin PIPERXELECIDLEL0 PIPERXELECIDLEL0 input)
		(pin PIPERXDATAL77 PIPERXDATAL77 input)
		(pin PIPERXDATAL76 PIPERXDATAL76 input)
		(pin PIPERXDATAL75 PIPERXDATAL75 input)
		(pin PIPERXDATAL74 PIPERXDATAL74 input)
		(pin PIPERXDATAL73 PIPERXDATAL73 input)
		(pin PIPERXDATAL72 PIPERXDATAL72 input)
		(pin PIPERXDATAL71 PIPERXDATAL71 input)
		(pin PIPERXDATAL70 PIPERXDATAL70 input)
		(pin PIPERXDATAL67 PIPERXDATAL67 input)
		(pin PIPERXDATAL66 PIPERXDATAL66 input)
		(pin PIPERXDATAL65 PIPERXDATAL65 input)
		(pin PIPERXDATAL64 PIPERXDATAL64 input)
		(pin PIPERXDATAL63 PIPERXDATAL63 input)
		(pin PIPERXDATAL62 PIPERXDATAL62 input)
		(pin PIPERXDATAL61 PIPERXDATAL61 input)
		(pin PIPERXDATAL60 PIPERXDATAL60 input)
		(pin PIPERXDATAL57 PIPERXDATAL57 input)
		(pin PIPERXDATAL56 PIPERXDATAL56 input)
		(pin PIPERXDATAL55 PIPERXDATAL55 input)
		(pin PIPERXDATAL54 PIPERXDATAL54 input)
		(pin PIPERXDATAL53 PIPERXDATAL53 input)
		(pin PIPERXDATAL52 PIPERXDATAL52 input)
		(pin PIPERXDATAL51 PIPERXDATAL51 input)
		(pin PIPERXDATAL50 PIPERXDATAL50 input)
		(pin PIPERXDATAL47 PIPERXDATAL47 input)
		(pin PIPERXDATAL46 PIPERXDATAL46 input)
		(pin PIPERXDATAL45 PIPERXDATAL45 input)
		(pin PIPERXDATAL44 PIPERXDATAL44 input)
		(pin PIPERXDATAL43 PIPERXDATAL43 input)
		(pin PIPERXDATAL42 PIPERXDATAL42 input)
		(pin PIPERXDATAL41 PIPERXDATAL41 input)
		(pin PIPERXDATAL40 PIPERXDATAL40 input)
		(pin PIPERXDATAL37 PIPERXDATAL37 input)
		(pin PIPERXDATAL36 PIPERXDATAL36 input)
		(pin PIPERXDATAL35 PIPERXDATAL35 input)
		(pin PIPERXDATAL34 PIPERXDATAL34 input)
		(pin PIPERXDATAL33 PIPERXDATAL33 input)
		(pin PIPERXDATAL32 PIPERXDATAL32 input)
		(pin PIPERXDATAL31 PIPERXDATAL31 input)
		(pin PIPERXDATAL30 PIPERXDATAL30 input)
		(pin PIPERXDATAL27 PIPERXDATAL27 input)
		(pin PIPERXDATAL26 PIPERXDATAL26 input)
		(pin PIPERXDATAL25 PIPERXDATAL25 input)
		(pin PIPERXDATAL24 PIPERXDATAL24 input)
		(pin PIPERXDATAL23 PIPERXDATAL23 input)
		(pin PIPERXDATAL22 PIPERXDATAL22 input)
		(pin PIPERXDATAL21 PIPERXDATAL21 input)
		(pin PIPERXDATAL20 PIPERXDATAL20 input)
		(pin PIPERXDATAL17 PIPERXDATAL17 input)
		(pin PIPERXDATAL16 PIPERXDATAL16 input)
		(pin PIPERXDATAL15 PIPERXDATAL15 input)
		(pin PIPERXDATAL14 PIPERXDATAL14 input)
		(pin PIPERXDATAL13 PIPERXDATAL13 input)
		(pin PIPERXDATAL12 PIPERXDATAL12 input)
		(pin PIPERXDATAL11 PIPERXDATAL11 input)
		(pin PIPERXDATAL10 PIPERXDATAL10 input)
		(pin PIPERXDATAL07 PIPERXDATAL07 input)
		(pin PIPERXDATAL06 PIPERXDATAL06 input)
		(pin PIPERXDATAL05 PIPERXDATAL05 input)
		(pin PIPERXDATAL04 PIPERXDATAL04 input)
		(pin PIPERXDATAL03 PIPERXDATAL03 input)
		(pin PIPERXDATAL02 PIPERXDATAL02 input)
		(pin PIPERXDATAL01 PIPERXDATAL01 input)
		(pin PIPERXDATAL00 PIPERXDATAL00 input)
		(pin PIPERXDATAKL7 PIPERXDATAKL7 input)
		(pin PIPERXDATAKL6 PIPERXDATAKL6 input)
		(pin PIPERXDATAKL5 PIPERXDATAKL5 input)
		(pin PIPERXDATAKL4 PIPERXDATAKL4 input)
		(pin PIPERXDATAKL3 PIPERXDATAKL3 input)
		(pin PIPERXDATAKL2 PIPERXDATAKL2 input)
		(pin PIPERXDATAKL1 PIPERXDATAKL1 input)
		(pin PIPERXDATAKL0 PIPERXDATAKL0 input)
		(pin PIPERXCHANISALIGNEDL7 PIPERXCHANISALIGNEDL7 input)
		(pin PIPERXCHANISALIGNEDL6 PIPERXCHANISALIGNEDL6 input)
		(pin PIPERXCHANISALIGNEDL5 PIPERXCHANISALIGNEDL5 input)
		(pin PIPERXCHANISALIGNEDL4 PIPERXCHANISALIGNEDL4 input)
		(pin PIPERXCHANISALIGNEDL3 PIPERXCHANISALIGNEDL3 input)
		(pin PIPERXCHANISALIGNEDL2 PIPERXCHANISALIGNEDL2 input)
		(pin PIPERXCHANISALIGNEDL1 PIPERXCHANISALIGNEDL1 input)
		(pin PIPERXCHANISALIGNEDL0 PIPERXCHANISALIGNEDL0 input)
		(pin PIPEPHYSTATUSL7 PIPEPHYSTATUSL7 input)
		(pin PIPEPHYSTATUSL6 PIPEPHYSTATUSL6 input)
		(pin PIPEPHYSTATUSL5 PIPEPHYSTATUSL5 input)
		(pin PIPEPHYSTATUSL4 PIPEPHYSTATUSL4 input)
		(pin PIPEPHYSTATUSL3 PIPEPHYSTATUSL3 input)
		(pin PIPEPHYSTATUSL2 PIPEPHYSTATUSL2 input)
		(pin PIPEPHYSTATUSL1 PIPEPHYSTATUSL1 input)
		(pin PIPEPHYSTATUSL0 PIPEPHYSTATUSL0 input)
		(pin MIMTXBRDATA63 MIMTXBRDATA63 input)
		(pin MIMTXBRDATA62 MIMTXBRDATA62 input)
		(pin MIMTXBRDATA61 MIMTXBRDATA61 input)
		(pin MIMTXBRDATA60 MIMTXBRDATA60 input)
		(pin MIMTXBRDATA59 MIMTXBRDATA59 input)
		(pin MIMTXBRDATA58 MIMTXBRDATA58 input)
		(pin MIMTXBRDATA57 MIMTXBRDATA57 input)
		(pin MIMTXBRDATA56 MIMTXBRDATA56 input)
		(pin MIMTXBRDATA55 MIMTXBRDATA55 input)
		(pin MIMTXBRDATA54 MIMTXBRDATA54 input)
		(pin MIMTXBRDATA53 MIMTXBRDATA53 input)
		(pin MIMTXBRDATA52 MIMTXBRDATA52 input)
		(pin MIMTXBRDATA51 MIMTXBRDATA51 input)
		(pin MIMTXBRDATA50 MIMTXBRDATA50 input)
		(pin MIMTXBRDATA49 MIMTXBRDATA49 input)
		(pin MIMTXBRDATA48 MIMTXBRDATA48 input)
		(pin MIMTXBRDATA47 MIMTXBRDATA47 input)
		(pin MIMTXBRDATA46 MIMTXBRDATA46 input)
		(pin MIMTXBRDATA45 MIMTXBRDATA45 input)
		(pin MIMTXBRDATA44 MIMTXBRDATA44 input)
		(pin MIMTXBRDATA43 MIMTXBRDATA43 input)
		(pin MIMTXBRDATA42 MIMTXBRDATA42 input)
		(pin MIMTXBRDATA41 MIMTXBRDATA41 input)
		(pin MIMTXBRDATA40 MIMTXBRDATA40 input)
		(pin MIMTXBRDATA39 MIMTXBRDATA39 input)
		(pin MIMTXBRDATA38 MIMTXBRDATA38 input)
		(pin MIMTXBRDATA37 MIMTXBRDATA37 input)
		(pin MIMTXBRDATA36 MIMTXBRDATA36 input)
		(pin MIMTXBRDATA35 MIMTXBRDATA35 input)
		(pin MIMTXBRDATA34 MIMTXBRDATA34 input)
		(pin MIMTXBRDATA33 MIMTXBRDATA33 input)
		(pin MIMTXBRDATA32 MIMTXBRDATA32 input)
		(pin MIMTXBRDATA31 MIMTXBRDATA31 input)
		(pin MIMTXBRDATA30 MIMTXBRDATA30 input)
		(pin MIMTXBRDATA29 MIMTXBRDATA29 input)
		(pin MIMTXBRDATA28 MIMTXBRDATA28 input)
		(pin MIMTXBRDATA27 MIMTXBRDATA27 input)
		(pin MIMTXBRDATA26 MIMTXBRDATA26 input)
		(pin MIMTXBRDATA25 MIMTXBRDATA25 input)
		(pin MIMTXBRDATA24 MIMTXBRDATA24 input)
		(pin MIMTXBRDATA23 MIMTXBRDATA23 input)
		(pin MIMTXBRDATA22 MIMTXBRDATA22 input)
		(pin MIMTXBRDATA21 MIMTXBRDATA21 input)
		(pin MIMTXBRDATA20 MIMTXBRDATA20 input)
		(pin MIMTXBRDATA19 MIMTXBRDATA19 input)
		(pin MIMTXBRDATA18 MIMTXBRDATA18 input)
		(pin MIMTXBRDATA17 MIMTXBRDATA17 input)
		(pin MIMTXBRDATA16 MIMTXBRDATA16 input)
		(pin MIMTXBRDATA15 MIMTXBRDATA15 input)
		(pin MIMTXBRDATA14 MIMTXBRDATA14 input)
		(pin MIMTXBRDATA13 MIMTXBRDATA13 input)
		(pin MIMTXBRDATA12 MIMTXBRDATA12 input)
		(pin MIMTXBRDATA11 MIMTXBRDATA11 input)
		(pin MIMTXBRDATA10 MIMTXBRDATA10 input)
		(pin MIMTXBRDATA9 MIMTXBRDATA9 input)
		(pin MIMTXBRDATA8 MIMTXBRDATA8 input)
		(pin MIMTXBRDATA7 MIMTXBRDATA7 input)
		(pin MIMTXBRDATA6 MIMTXBRDATA6 input)
		(pin MIMTXBRDATA5 MIMTXBRDATA5 input)
		(pin MIMTXBRDATA4 MIMTXBRDATA4 input)
		(pin MIMTXBRDATA3 MIMTXBRDATA3 input)
		(pin MIMTXBRDATA2 MIMTXBRDATA2 input)
		(pin MIMTXBRDATA1 MIMTXBRDATA1 input)
		(pin MIMTXBRDATA0 MIMTXBRDATA0 input)
		(pin MIMRXBRDATA63 MIMRXBRDATA63 input)
		(pin MIMRXBRDATA62 MIMRXBRDATA62 input)
		(pin MIMRXBRDATA61 MIMRXBRDATA61 input)
		(pin MIMRXBRDATA60 MIMRXBRDATA60 input)
		(pin MIMRXBRDATA59 MIMRXBRDATA59 input)
		(pin MIMRXBRDATA58 MIMRXBRDATA58 input)
		(pin MIMRXBRDATA57 MIMRXBRDATA57 input)
		(pin MIMRXBRDATA56 MIMRXBRDATA56 input)
		(pin MIMRXBRDATA55 MIMRXBRDATA55 input)
		(pin MIMRXBRDATA54 MIMRXBRDATA54 input)
		(pin MIMRXBRDATA53 MIMRXBRDATA53 input)
		(pin MIMRXBRDATA52 MIMRXBRDATA52 input)
		(pin MIMRXBRDATA51 MIMRXBRDATA51 input)
		(pin MIMRXBRDATA50 MIMRXBRDATA50 input)
		(pin MIMRXBRDATA49 MIMRXBRDATA49 input)
		(pin MIMRXBRDATA48 MIMRXBRDATA48 input)
		(pin MIMRXBRDATA47 MIMRXBRDATA47 input)
		(pin MIMRXBRDATA46 MIMRXBRDATA46 input)
		(pin MIMRXBRDATA45 MIMRXBRDATA45 input)
		(pin MIMRXBRDATA44 MIMRXBRDATA44 input)
		(pin MIMRXBRDATA43 MIMRXBRDATA43 input)
		(pin MIMRXBRDATA42 MIMRXBRDATA42 input)
		(pin MIMRXBRDATA41 MIMRXBRDATA41 input)
		(pin MIMRXBRDATA40 MIMRXBRDATA40 input)
		(pin MIMRXBRDATA39 MIMRXBRDATA39 input)
		(pin MIMRXBRDATA38 MIMRXBRDATA38 input)
		(pin MIMRXBRDATA37 MIMRXBRDATA37 input)
		(pin MIMRXBRDATA36 MIMRXBRDATA36 input)
		(pin MIMRXBRDATA35 MIMRXBRDATA35 input)
		(pin MIMRXBRDATA34 MIMRXBRDATA34 input)
		(pin MIMRXBRDATA33 MIMRXBRDATA33 input)
		(pin MIMRXBRDATA32 MIMRXBRDATA32 input)
		(pin MIMRXBRDATA31 MIMRXBRDATA31 input)
		(pin MIMRXBRDATA30 MIMRXBRDATA30 input)
		(pin MIMRXBRDATA29 MIMRXBRDATA29 input)
		(pin MIMRXBRDATA28 MIMRXBRDATA28 input)
		(pin MIMRXBRDATA27 MIMRXBRDATA27 input)
		(pin MIMRXBRDATA26 MIMRXBRDATA26 input)
		(pin MIMRXBRDATA25 MIMRXBRDATA25 input)
		(pin MIMRXBRDATA24 MIMRXBRDATA24 input)
		(pin MIMRXBRDATA23 MIMRXBRDATA23 input)
		(pin MIMRXBRDATA22 MIMRXBRDATA22 input)
		(pin MIMRXBRDATA21 MIMRXBRDATA21 input)
		(pin MIMRXBRDATA20 MIMRXBRDATA20 input)
		(pin MIMRXBRDATA19 MIMRXBRDATA19 input)
		(pin MIMRXBRDATA18 MIMRXBRDATA18 input)
		(pin MIMRXBRDATA17 MIMRXBRDATA17 input)
		(pin MIMRXBRDATA16 MIMRXBRDATA16 input)
		(pin MIMRXBRDATA15 MIMRXBRDATA15 input)
		(pin MIMRXBRDATA14 MIMRXBRDATA14 input)
		(pin MIMRXBRDATA13 MIMRXBRDATA13 input)
		(pin MIMRXBRDATA12 MIMRXBRDATA12 input)
		(pin MIMRXBRDATA11 MIMRXBRDATA11 input)
		(pin MIMRXBRDATA10 MIMRXBRDATA10 input)
		(pin MIMRXBRDATA9 MIMRXBRDATA9 input)
		(pin MIMRXBRDATA8 MIMRXBRDATA8 input)
		(pin MIMRXBRDATA7 MIMRXBRDATA7 input)
		(pin MIMRXBRDATA6 MIMRXBRDATA6 input)
		(pin MIMRXBRDATA5 MIMRXBRDATA5 input)
		(pin MIMRXBRDATA4 MIMRXBRDATA4 input)
		(pin MIMRXBRDATA3 MIMRXBRDATA3 input)
		(pin MIMRXBRDATA2 MIMRXBRDATA2 input)
		(pin MIMRXBRDATA1 MIMRXBRDATA1 input)
		(pin MIMRXBRDATA0 MIMRXBRDATA0 input)
		(pin MIMDLLBRDATA63 MIMDLLBRDATA63 input)
		(pin MIMDLLBRDATA62 MIMDLLBRDATA62 input)
		(pin MIMDLLBRDATA61 MIMDLLBRDATA61 input)
		(pin MIMDLLBRDATA60 MIMDLLBRDATA60 input)
		(pin MIMDLLBRDATA59 MIMDLLBRDATA59 input)
		(pin MIMDLLBRDATA58 MIMDLLBRDATA58 input)
		(pin MIMDLLBRDATA57 MIMDLLBRDATA57 input)
		(pin MIMDLLBRDATA56 MIMDLLBRDATA56 input)
		(pin MIMDLLBRDATA55 MIMDLLBRDATA55 input)
		(pin MIMDLLBRDATA54 MIMDLLBRDATA54 input)
		(pin MIMDLLBRDATA53 MIMDLLBRDATA53 input)
		(pin MIMDLLBRDATA52 MIMDLLBRDATA52 input)
		(pin MIMDLLBRDATA51 MIMDLLBRDATA51 input)
		(pin MIMDLLBRDATA50 MIMDLLBRDATA50 input)
		(pin MIMDLLBRDATA49 MIMDLLBRDATA49 input)
		(pin MIMDLLBRDATA48 MIMDLLBRDATA48 input)
		(pin MIMDLLBRDATA47 MIMDLLBRDATA47 input)
		(pin MIMDLLBRDATA46 MIMDLLBRDATA46 input)
		(pin MIMDLLBRDATA45 MIMDLLBRDATA45 input)
		(pin MIMDLLBRDATA44 MIMDLLBRDATA44 input)
		(pin MIMDLLBRDATA43 MIMDLLBRDATA43 input)
		(pin MIMDLLBRDATA42 MIMDLLBRDATA42 input)
		(pin MIMDLLBRDATA41 MIMDLLBRDATA41 input)
		(pin MIMDLLBRDATA40 MIMDLLBRDATA40 input)
		(pin MIMDLLBRDATA39 MIMDLLBRDATA39 input)
		(pin MIMDLLBRDATA38 MIMDLLBRDATA38 input)
		(pin MIMDLLBRDATA37 MIMDLLBRDATA37 input)
		(pin MIMDLLBRDATA36 MIMDLLBRDATA36 input)
		(pin MIMDLLBRDATA35 MIMDLLBRDATA35 input)
		(pin MIMDLLBRDATA34 MIMDLLBRDATA34 input)
		(pin MIMDLLBRDATA33 MIMDLLBRDATA33 input)
		(pin MIMDLLBRDATA32 MIMDLLBRDATA32 input)
		(pin MIMDLLBRDATA31 MIMDLLBRDATA31 input)
		(pin MIMDLLBRDATA30 MIMDLLBRDATA30 input)
		(pin MIMDLLBRDATA29 MIMDLLBRDATA29 input)
		(pin MIMDLLBRDATA28 MIMDLLBRDATA28 input)
		(pin MIMDLLBRDATA27 MIMDLLBRDATA27 input)
		(pin MIMDLLBRDATA26 MIMDLLBRDATA26 input)
		(pin MIMDLLBRDATA25 MIMDLLBRDATA25 input)
		(pin MIMDLLBRDATA24 MIMDLLBRDATA24 input)
		(pin MIMDLLBRDATA23 MIMDLLBRDATA23 input)
		(pin MIMDLLBRDATA22 MIMDLLBRDATA22 input)
		(pin MIMDLLBRDATA21 MIMDLLBRDATA21 input)
		(pin MIMDLLBRDATA20 MIMDLLBRDATA20 input)
		(pin MIMDLLBRDATA19 MIMDLLBRDATA19 input)
		(pin MIMDLLBRDATA18 MIMDLLBRDATA18 input)
		(pin MIMDLLBRDATA17 MIMDLLBRDATA17 input)
		(pin MIMDLLBRDATA16 MIMDLLBRDATA16 input)
		(pin MIMDLLBRDATA15 MIMDLLBRDATA15 input)
		(pin MIMDLLBRDATA14 MIMDLLBRDATA14 input)
		(pin MIMDLLBRDATA13 MIMDLLBRDATA13 input)
		(pin MIMDLLBRDATA12 MIMDLLBRDATA12 input)
		(pin MIMDLLBRDATA11 MIMDLLBRDATA11 input)
		(pin MIMDLLBRDATA10 MIMDLLBRDATA10 input)
		(pin MIMDLLBRDATA9 MIMDLLBRDATA9 input)
		(pin MIMDLLBRDATA8 MIMDLLBRDATA8 input)
		(pin MIMDLLBRDATA7 MIMDLLBRDATA7 input)
		(pin MIMDLLBRDATA6 MIMDLLBRDATA6 input)
		(pin MIMDLLBRDATA5 MIMDLLBRDATA5 input)
		(pin MIMDLLBRDATA4 MIMDLLBRDATA4 input)
		(pin MIMDLLBRDATA3 MIMDLLBRDATA3 input)
		(pin MIMDLLBRDATA2 MIMDLLBRDATA2 input)
		(pin MIMDLLBRDATA1 MIMDLLBRDATA1 input)
		(pin MIMDLLBRDATA0 MIMDLLBRDATA0 input)
		(pin MGMTWREN MGMTWREN input)
		(pin MGMTWDATA31 MGMTWDATA31 input)
		(pin MGMTWDATA30 MGMTWDATA30 input)
		(pin MGMTWDATA29 MGMTWDATA29 input)
		(pin MGMTWDATA28 MGMTWDATA28 input)
		(pin MGMTWDATA27 MGMTWDATA27 input)
		(pin MGMTWDATA26 MGMTWDATA26 input)
		(pin MGMTWDATA25 MGMTWDATA25 input)
		(pin MGMTWDATA24 MGMTWDATA24 input)
		(pin MGMTWDATA23 MGMTWDATA23 input)
		(pin MGMTWDATA22 MGMTWDATA22 input)
		(pin MGMTWDATA21 MGMTWDATA21 input)
		(pin MGMTWDATA20 MGMTWDATA20 input)
		(pin MGMTWDATA19 MGMTWDATA19 input)
		(pin MGMTWDATA18 MGMTWDATA18 input)
		(pin MGMTWDATA17 MGMTWDATA17 input)
		(pin MGMTWDATA16 MGMTWDATA16 input)
		(pin MGMTWDATA15 MGMTWDATA15 input)
		(pin MGMTWDATA14 MGMTWDATA14 input)
		(pin MGMTWDATA13 MGMTWDATA13 input)
		(pin MGMTWDATA12 MGMTWDATA12 input)
		(pin MGMTWDATA11 MGMTWDATA11 input)
		(pin MGMTWDATA10 MGMTWDATA10 input)
		(pin MGMTWDATA9 MGMTWDATA9 input)
		(pin MGMTWDATA8 MGMTWDATA8 input)
		(pin MGMTWDATA7 MGMTWDATA7 input)
		(pin MGMTWDATA6 MGMTWDATA6 input)
		(pin MGMTWDATA5 MGMTWDATA5 input)
		(pin MGMTWDATA4 MGMTWDATA4 input)
		(pin MGMTWDATA3 MGMTWDATA3 input)
		(pin MGMTWDATA2 MGMTWDATA2 input)
		(pin MGMTWDATA1 MGMTWDATA1 input)
		(pin MGMTWDATA0 MGMTWDATA0 input)
		(pin MGMTSTATSCREDITSEL6 MGMTSTATSCREDITSEL6 input)
		(pin MGMTSTATSCREDITSEL5 MGMTSTATSCREDITSEL5 input)
		(pin MGMTSTATSCREDITSEL4 MGMTSTATSCREDITSEL4 input)
		(pin MGMTSTATSCREDITSEL3 MGMTSTATSCREDITSEL3 input)
		(pin MGMTSTATSCREDITSEL2 MGMTSTATSCREDITSEL2 input)
		(pin MGMTSTATSCREDITSEL1 MGMTSTATSCREDITSEL1 input)
		(pin MGMTSTATSCREDITSEL0 MGMTSTATSCREDITSEL0 input)
		(pin MGMTRDEN MGMTRDEN input)
		(pin MGMTBWREN3 MGMTBWREN3 input)
		(pin MGMTBWREN2 MGMTBWREN2 input)
		(pin MGMTBWREN1 MGMTBWREN1 input)
		(pin MGMTBWREN0 MGMTBWREN0 input)
		(pin MGMTADDR10 MGMTADDR10 input)
		(pin MGMTADDR9 MGMTADDR9 input)
		(pin MGMTADDR8 MGMTADDR8 input)
		(pin MGMTADDR7 MGMTADDR7 input)
		(pin MGMTADDR6 MGMTADDR6 input)
		(pin MGMTADDR5 MGMTADDR5 input)
		(pin MGMTADDR4 MGMTADDR4 input)
		(pin MGMTADDR3 MGMTADDR3 input)
		(pin MGMTADDR2 MGMTADDR2 input)
		(pin MGMTADDR1 MGMTADDR1 input)
		(pin MGMTADDR0 MGMTADDR0 input)
		(pin MAINPOWER MAINPOWER input)
		(pin LLKTXSRCRDYN LLKTXSRCRDYN input)
		(pin LLKTXSRCDSCN LLKTXSRCDSCN input)
		(pin LLKTXSOPN LLKTXSOPN input)
		(pin LLKTXSOFN LLKTXSOFN input)
		(pin LLKTXEOPN LLKTXEOPN input)
		(pin LLKTXEOFN LLKTXEOFN input)
		(pin LLKTXENABLEN1 LLKTXENABLEN1 input)
		(pin LLKTXENABLEN0 LLKTXENABLEN0 input)
		(pin LLKTXDATA63 LLKTXDATA63 input)
		(pin LLKTXDATA62 LLKTXDATA62 input)
		(pin LLKTXDATA61 LLKTXDATA61 input)
		(pin LLKTXDATA60 LLKTXDATA60 input)
		(pin LLKTXDATA59 LLKTXDATA59 input)
		(pin LLKTXDATA58 LLKTXDATA58 input)
		(pin LLKTXDATA57 LLKTXDATA57 input)
		(pin LLKTXDATA56 LLKTXDATA56 input)
		(pin LLKTXDATA55 LLKTXDATA55 input)
		(pin LLKTXDATA54 LLKTXDATA54 input)
		(pin LLKTXDATA53 LLKTXDATA53 input)
		(pin LLKTXDATA52 LLKTXDATA52 input)
		(pin LLKTXDATA51 LLKTXDATA51 input)
		(pin LLKTXDATA50 LLKTXDATA50 input)
		(pin LLKTXDATA49 LLKTXDATA49 input)
		(pin LLKTXDATA48 LLKTXDATA48 input)
		(pin LLKTXDATA47 LLKTXDATA47 input)
		(pin LLKTXDATA46 LLKTXDATA46 input)
		(pin LLKTXDATA45 LLKTXDATA45 input)
		(pin LLKTXDATA44 LLKTXDATA44 input)
		(pin LLKTXDATA43 LLKTXDATA43 input)
		(pin LLKTXDATA42 LLKTXDATA42 input)
		(pin LLKTXDATA41 LLKTXDATA41 input)
		(pin LLKTXDATA40 LLKTXDATA40 input)
		(pin LLKTXDATA39 LLKTXDATA39 input)
		(pin LLKTXDATA38 LLKTXDATA38 input)
		(pin LLKTXDATA37 LLKTXDATA37 input)
		(pin LLKTXDATA36 LLKTXDATA36 input)
		(pin LLKTXDATA35 LLKTXDATA35 input)
		(pin LLKTXDATA34 LLKTXDATA34 input)
		(pin LLKTXDATA33 LLKTXDATA33 input)
		(pin LLKTXDATA32 LLKTXDATA32 input)
		(pin LLKTXDATA31 LLKTXDATA31 input)
		(pin LLKTXDATA30 LLKTXDATA30 input)
		(pin LLKTXDATA29 LLKTXDATA29 input)
		(pin LLKTXDATA28 LLKTXDATA28 input)
		(pin LLKTXDATA27 LLKTXDATA27 input)
		(pin LLKTXDATA26 LLKTXDATA26 input)
		(pin LLKTXDATA25 LLKTXDATA25 input)
		(pin LLKTXDATA24 LLKTXDATA24 input)
		(pin LLKTXDATA23 LLKTXDATA23 input)
		(pin LLKTXDATA22 LLKTXDATA22 input)
		(pin LLKTXDATA21 LLKTXDATA21 input)
		(pin LLKTXDATA20 LLKTXDATA20 input)
		(pin LLKTXDATA19 LLKTXDATA19 input)
		(pin LLKTXDATA18 LLKTXDATA18 input)
		(pin LLKTXDATA17 LLKTXDATA17 input)
		(pin LLKTXDATA16 LLKTXDATA16 input)
		(pin LLKTXDATA15 LLKTXDATA15 input)
		(pin LLKTXDATA14 LLKTXDATA14 input)
		(pin LLKTXDATA13 LLKTXDATA13 input)
		(pin LLKTXDATA12 LLKTXDATA12 input)
		(pin LLKTXDATA11 LLKTXDATA11 input)
		(pin LLKTXDATA10 LLKTXDATA10 input)
		(pin LLKTXDATA9 LLKTXDATA9 input)
		(pin LLKTXDATA8 LLKTXDATA8 input)
		(pin LLKTXDATA7 LLKTXDATA7 input)
		(pin LLKTXDATA6 LLKTXDATA6 input)
		(pin LLKTXDATA5 LLKTXDATA5 input)
		(pin LLKTXDATA4 LLKTXDATA4 input)
		(pin LLKTXDATA3 LLKTXDATA3 input)
		(pin LLKTXDATA2 LLKTXDATA2 input)
		(pin LLKTXDATA1 LLKTXDATA1 input)
		(pin LLKTXDATA0 LLKTXDATA0 input)
		(pin LLKTXCREATEECRCN LLKTXCREATEECRCN input)
		(pin LLKTXCOMPLETEN LLKTXCOMPLETEN input)
		(pin LLKTXCHTC2 LLKTXCHTC2 input)
		(pin LLKTXCHTC1 LLKTXCHTC1 input)
		(pin LLKTXCHTC0 LLKTXCHTC0 input)
		(pin LLKTXCHFIFO1 LLKTXCHFIFO1 input)
		(pin LLKTXCHFIFO0 LLKTXCHFIFO0 input)
		(pin LLKTX4DWHEADERN LLKTX4DWHEADERN input)
		(pin LLKRXDSTREQN LLKRXDSTREQN input)
		(pin LLKRXDSTCONTREQN LLKRXDSTCONTREQN input)
		(pin LLKRXCHTC2 LLKRXCHTC2 input)
		(pin LLKRXCHTC1 LLKRXCHTC1 input)
		(pin LLKRXCHTC0 LLKRXCHTC0 input)
		(pin LLKRXCHFIFO1 LLKRXCHFIFO1 input)
		(pin LLKRXCHFIFO0 LLKRXCHFIFO0 input)
		(pin L0WAKEN L0WAKEN input)
		(pin L0VC0PREVIEWEXPAND L0VC0PREVIEWEXPAND input)
		(pin L0UPSTREAMRXPORTINL0S L0UPSTREAMRXPORTINL0S input)
		(pin L0TXTLTLPWIDTH L0TXTLTLPWIDTH input)
		(pin L0TXTLTLPREQEND L0TXTLTLPREQEND input)
		(pin L0TXTLTLPREQ L0TXTLTLPREQ input)
		(pin L0TXTLTLPLATENCY3 L0TXTLTLPLATENCY3 input)
		(pin L0TXTLTLPLATENCY2 L0TXTLTLPLATENCY2 input)
		(pin L0TXTLTLPLATENCY1 L0TXTLTLPLATENCY1 input)
		(pin L0TXTLTLPLATENCY0 L0TXTLTLPLATENCY0 input)
		(pin L0TXTLTLPEND1 L0TXTLTLPEND1 input)
		(pin L0TXTLTLPEND0 L0TXTLTLPEND0 input)
		(pin L0TXTLTLPENABLE1 L0TXTLTLPENABLE1 input)
		(pin L0TXTLTLPENABLE0 L0TXTLTLPENABLE0 input)
		(pin L0TXTLTLPEDB L0TXTLTLPEDB input)
		(pin L0TXTLTLPDATA63 L0TXTLTLPDATA63 input)
		(pin L0TXTLTLPDATA62 L0TXTLTLPDATA62 input)
		(pin L0TXTLTLPDATA61 L0TXTLTLPDATA61 input)
		(pin L0TXTLTLPDATA60 L0TXTLTLPDATA60 input)
		(pin L0TXTLTLPDATA59 L0TXTLTLPDATA59 input)
		(pin L0TXTLTLPDATA58 L0TXTLTLPDATA58 input)
		(pin L0TXTLTLPDATA57 L0TXTLTLPDATA57 input)
		(pin L0TXTLTLPDATA56 L0TXTLTLPDATA56 input)
		(pin L0TXTLTLPDATA55 L0TXTLTLPDATA55 input)
		(pin L0TXTLTLPDATA54 L0TXTLTLPDATA54 input)
		(pin L0TXTLTLPDATA53 L0TXTLTLPDATA53 input)
		(pin L0TXTLTLPDATA52 L0TXTLTLPDATA52 input)
		(pin L0TXTLTLPDATA51 L0TXTLTLPDATA51 input)
		(pin L0TXTLTLPDATA50 L0TXTLTLPDATA50 input)
		(pin L0TXTLTLPDATA49 L0TXTLTLPDATA49 input)
		(pin L0TXTLTLPDATA48 L0TXTLTLPDATA48 input)
		(pin L0TXTLTLPDATA47 L0TXTLTLPDATA47 input)
		(pin L0TXTLTLPDATA46 L0TXTLTLPDATA46 input)
		(pin L0TXTLTLPDATA45 L0TXTLTLPDATA45 input)
		(pin L0TXTLTLPDATA44 L0TXTLTLPDATA44 input)
		(pin L0TXTLTLPDATA43 L0TXTLTLPDATA43 input)
		(pin L0TXTLTLPDATA42 L0TXTLTLPDATA42 input)
		(pin L0TXTLTLPDATA41 L0TXTLTLPDATA41 input)
		(pin L0TXTLTLPDATA40 L0TXTLTLPDATA40 input)
		(pin L0TXTLTLPDATA39 L0TXTLTLPDATA39 input)
		(pin L0TXTLTLPDATA38 L0TXTLTLPDATA38 input)
		(pin L0TXTLTLPDATA37 L0TXTLTLPDATA37 input)
		(pin L0TXTLTLPDATA36 L0TXTLTLPDATA36 input)
		(pin L0TXTLTLPDATA35 L0TXTLTLPDATA35 input)
		(pin L0TXTLTLPDATA34 L0TXTLTLPDATA34 input)
		(pin L0TXTLTLPDATA33 L0TXTLTLPDATA33 input)
		(pin L0TXTLTLPDATA32 L0TXTLTLPDATA32 input)
		(pin L0TXTLTLPDATA31 L0TXTLTLPDATA31 input)
		(pin L0TXTLTLPDATA30 L0TXTLTLPDATA30 input)
		(pin L0TXTLTLPDATA29 L0TXTLTLPDATA29 input)
		(pin L0TXTLTLPDATA28 L0TXTLTLPDATA28 input)
		(pin L0TXTLTLPDATA27 L0TXTLTLPDATA27 input)
		(pin L0TXTLTLPDATA26 L0TXTLTLPDATA26 input)
		(pin L0TXTLTLPDATA25 L0TXTLTLPDATA25 input)
		(pin L0TXTLTLPDATA24 L0TXTLTLPDATA24 input)
		(pin L0TXTLTLPDATA23 L0TXTLTLPDATA23 input)
		(pin L0TXTLTLPDATA22 L0TXTLTLPDATA22 input)
		(pin L0TXTLTLPDATA21 L0TXTLTLPDATA21 input)
		(pin L0TXTLTLPDATA20 L0TXTLTLPDATA20 input)
		(pin L0TXTLTLPDATA19 L0TXTLTLPDATA19 input)
		(pin L0TXTLTLPDATA18 L0TXTLTLPDATA18 input)
		(pin L0TXTLTLPDATA17 L0TXTLTLPDATA17 input)
		(pin L0TXTLTLPDATA16 L0TXTLTLPDATA16 input)
		(pin L0TXTLTLPDATA15 L0TXTLTLPDATA15 input)
		(pin L0TXTLTLPDATA14 L0TXTLTLPDATA14 input)
		(pin L0TXTLTLPDATA13 L0TXTLTLPDATA13 input)
		(pin L0TXTLTLPDATA12 L0TXTLTLPDATA12 input)
		(pin L0TXTLTLPDATA11 L0TXTLTLPDATA11 input)
		(pin L0TXTLTLPDATA10 L0TXTLTLPDATA10 input)
		(pin L0TXTLTLPDATA9 L0TXTLTLPDATA9 input)
		(pin L0TXTLTLPDATA8 L0TXTLTLPDATA8 input)
		(pin L0TXTLTLPDATA7 L0TXTLTLPDATA7 input)
		(pin L0TXTLTLPDATA6 L0TXTLTLPDATA6 input)
		(pin L0TXTLTLPDATA5 L0TXTLTLPDATA5 input)
		(pin L0TXTLTLPDATA4 L0TXTLTLPDATA4 input)
		(pin L0TXTLTLPDATA3 L0TXTLTLPDATA3 input)
		(pin L0TXTLTLPDATA2 L0TXTLTLPDATA2 input)
		(pin L0TXTLTLPDATA1 L0TXTLTLPDATA1 input)
		(pin L0TXTLTLPDATA0 L0TXTLTLPDATA0 input)
		(pin L0TXTLSBFCUPDATE L0TXTLSBFCUPDATE input)
		(pin L0TXTLSBFCDATA18 L0TXTLSBFCDATA18 input)
		(pin L0TXTLSBFCDATA17 L0TXTLSBFCDATA17 input)
		(pin L0TXTLSBFCDATA16 L0TXTLSBFCDATA16 input)
		(pin L0TXTLSBFCDATA15 L0TXTLSBFCDATA15 input)
		(pin L0TXTLSBFCDATA14 L0TXTLSBFCDATA14 input)
		(pin L0TXTLSBFCDATA13 L0TXTLSBFCDATA13 input)
		(pin L0TXTLSBFCDATA12 L0TXTLSBFCDATA12 input)
		(pin L0TXTLSBFCDATA11 L0TXTLSBFCDATA11 input)
		(pin L0TXTLSBFCDATA10 L0TXTLSBFCDATA10 input)
		(pin L0TXTLSBFCDATA9 L0TXTLSBFCDATA9 input)
		(pin L0TXTLSBFCDATA8 L0TXTLSBFCDATA8 input)
		(pin L0TXTLSBFCDATA7 L0TXTLSBFCDATA7 input)
		(pin L0TXTLSBFCDATA6 L0TXTLSBFCDATA6 input)
		(pin L0TXTLSBFCDATA5 L0TXTLSBFCDATA5 input)
		(pin L0TXTLSBFCDATA4 L0TXTLSBFCDATA4 input)
		(pin L0TXTLSBFCDATA3 L0TXTLSBFCDATA3 input)
		(pin L0TXTLSBFCDATA2 L0TXTLSBFCDATA2 input)
		(pin L0TXTLSBFCDATA1 L0TXTLSBFCDATA1 input)
		(pin L0TXTLSBFCDATA0 L0TXTLSBFCDATA0 input)
		(pin L0TXTLFCPOSTORDUPDATE15 L0TXTLFCPOSTORDUPDATE15 input)
		(pin L0TXTLFCPOSTORDUPDATE14 L0TXTLFCPOSTORDUPDATE14 input)
		(pin L0TXTLFCPOSTORDUPDATE13 L0TXTLFCPOSTORDUPDATE13 input)
		(pin L0TXTLFCPOSTORDUPDATE12 L0TXTLFCPOSTORDUPDATE12 input)
		(pin L0TXTLFCPOSTORDUPDATE11 L0TXTLFCPOSTORDUPDATE11 input)
		(pin L0TXTLFCPOSTORDUPDATE10 L0TXTLFCPOSTORDUPDATE10 input)
		(pin L0TXTLFCPOSTORDUPDATE9 L0TXTLFCPOSTORDUPDATE9 input)
		(pin L0TXTLFCPOSTORDUPDATE8 L0TXTLFCPOSTORDUPDATE8 input)
		(pin L0TXTLFCPOSTORDUPDATE7 L0TXTLFCPOSTORDUPDATE7 input)
		(pin L0TXTLFCPOSTORDUPDATE6 L0TXTLFCPOSTORDUPDATE6 input)
		(pin L0TXTLFCPOSTORDUPDATE5 L0TXTLFCPOSTORDUPDATE5 input)
		(pin L0TXTLFCPOSTORDUPDATE4 L0TXTLFCPOSTORDUPDATE4 input)
		(pin L0TXTLFCPOSTORDUPDATE3 L0TXTLFCPOSTORDUPDATE3 input)
		(pin L0TXTLFCPOSTORDUPDATE2 L0TXTLFCPOSTORDUPDATE2 input)
		(pin L0TXTLFCPOSTORDUPDATE1 L0TXTLFCPOSTORDUPDATE1 input)
		(pin L0TXTLFCPOSTORDUPDATE0 L0TXTLFCPOSTORDUPDATE0 input)
		(pin L0TXTLFCPOSTORDCRED159 L0TXTLFCPOSTORDCRED159 input)
		(pin L0TXTLFCPOSTORDCRED158 L0TXTLFCPOSTORDCRED158 input)
		(pin L0TXTLFCPOSTORDCRED157 L0TXTLFCPOSTORDCRED157 input)
		(pin L0TXTLFCPOSTORDCRED156 L0TXTLFCPOSTORDCRED156 input)
		(pin L0TXTLFCPOSTORDCRED155 L0TXTLFCPOSTORDCRED155 input)
		(pin L0TXTLFCPOSTORDCRED154 L0TXTLFCPOSTORDCRED154 input)
		(pin L0TXTLFCPOSTORDCRED153 L0TXTLFCPOSTORDCRED153 input)
		(pin L0TXTLFCPOSTORDCRED152 L0TXTLFCPOSTORDCRED152 input)
		(pin L0TXTLFCPOSTORDCRED151 L0TXTLFCPOSTORDCRED151 input)
		(pin L0TXTLFCPOSTORDCRED150 L0TXTLFCPOSTORDCRED150 input)
		(pin L0TXTLFCPOSTORDCRED149 L0TXTLFCPOSTORDCRED149 input)
		(pin L0TXTLFCPOSTORDCRED148 L0TXTLFCPOSTORDCRED148 input)
		(pin L0TXTLFCPOSTORDCRED147 L0TXTLFCPOSTORDCRED147 input)
		(pin L0TXTLFCPOSTORDCRED146 L0TXTLFCPOSTORDCRED146 input)
		(pin L0TXTLFCPOSTORDCRED145 L0TXTLFCPOSTORDCRED145 input)
		(pin L0TXTLFCPOSTORDCRED144 L0TXTLFCPOSTORDCRED144 input)
		(pin L0TXTLFCPOSTORDCRED143 L0TXTLFCPOSTORDCRED143 input)
		(pin L0TXTLFCPOSTORDCRED142 L0TXTLFCPOSTORDCRED142 input)
		(pin L0TXTLFCPOSTORDCRED141 L0TXTLFCPOSTORDCRED141 input)
		(pin L0TXTLFCPOSTORDCRED140 L0TXTLFCPOSTORDCRED140 input)
		(pin L0TXTLFCPOSTORDCRED139 L0TXTLFCPOSTORDCRED139 input)
		(pin L0TXTLFCPOSTORDCRED138 L0TXTLFCPOSTORDCRED138 input)
		(pin L0TXTLFCPOSTORDCRED137 L0TXTLFCPOSTORDCRED137 input)
		(pin L0TXTLFCPOSTORDCRED136 L0TXTLFCPOSTORDCRED136 input)
		(pin L0TXTLFCPOSTORDCRED135 L0TXTLFCPOSTORDCRED135 input)
		(pin L0TXTLFCPOSTORDCRED134 L0TXTLFCPOSTORDCRED134 input)
		(pin L0TXTLFCPOSTORDCRED133 L0TXTLFCPOSTORDCRED133 input)
		(pin L0TXTLFCPOSTORDCRED132 L0TXTLFCPOSTORDCRED132 input)
		(pin L0TXTLFCPOSTORDCRED131 L0TXTLFCPOSTORDCRED131 input)
		(pin L0TXTLFCPOSTORDCRED130 L0TXTLFCPOSTORDCRED130 input)
		(pin L0TXTLFCPOSTORDCRED129 L0TXTLFCPOSTORDCRED129 input)
		(pin L0TXTLFCPOSTORDCRED128 L0TXTLFCPOSTORDCRED128 input)
		(pin L0TXTLFCPOSTORDCRED127 L0TXTLFCPOSTORDCRED127 input)
		(pin L0TXTLFCPOSTORDCRED126 L0TXTLFCPOSTORDCRED126 input)
		(pin L0TXTLFCPOSTORDCRED125 L0TXTLFCPOSTORDCRED125 input)
		(pin L0TXTLFCPOSTORDCRED124 L0TXTLFCPOSTORDCRED124 input)
		(pin L0TXTLFCPOSTORDCRED123 L0TXTLFCPOSTORDCRED123 input)
		(pin L0TXTLFCPOSTORDCRED122 L0TXTLFCPOSTORDCRED122 input)
		(pin L0TXTLFCPOSTORDCRED121 L0TXTLFCPOSTORDCRED121 input)
		(pin L0TXTLFCPOSTORDCRED120 L0TXTLFCPOSTORDCRED120 input)
		(pin L0TXTLFCPOSTORDCRED119 L0TXTLFCPOSTORDCRED119 input)
		(pin L0TXTLFCPOSTORDCRED118 L0TXTLFCPOSTORDCRED118 input)
		(pin L0TXTLFCPOSTORDCRED117 L0TXTLFCPOSTORDCRED117 input)
		(pin L0TXTLFCPOSTORDCRED116 L0TXTLFCPOSTORDCRED116 input)
		(pin L0TXTLFCPOSTORDCRED115 L0TXTLFCPOSTORDCRED115 input)
		(pin L0TXTLFCPOSTORDCRED114 L0TXTLFCPOSTORDCRED114 input)
		(pin L0TXTLFCPOSTORDCRED113 L0TXTLFCPOSTORDCRED113 input)
		(pin L0TXTLFCPOSTORDCRED112 L0TXTLFCPOSTORDCRED112 input)
		(pin L0TXTLFCPOSTORDCRED111 L0TXTLFCPOSTORDCRED111 input)
		(pin L0TXTLFCPOSTORDCRED110 L0TXTLFCPOSTORDCRED110 input)
		(pin L0TXTLFCPOSTORDCRED109 L0TXTLFCPOSTORDCRED109 input)
		(pin L0TXTLFCPOSTORDCRED108 L0TXTLFCPOSTORDCRED108 input)
		(pin L0TXTLFCPOSTORDCRED107 L0TXTLFCPOSTORDCRED107 input)
		(pin L0TXTLFCPOSTORDCRED106 L0TXTLFCPOSTORDCRED106 input)
		(pin L0TXTLFCPOSTORDCRED105 L0TXTLFCPOSTORDCRED105 input)
		(pin L0TXTLFCPOSTORDCRED104 L0TXTLFCPOSTORDCRED104 input)
		(pin L0TXTLFCPOSTORDCRED103 L0TXTLFCPOSTORDCRED103 input)
		(pin L0TXTLFCPOSTORDCRED102 L0TXTLFCPOSTORDCRED102 input)
		(pin L0TXTLFCPOSTORDCRED101 L0TXTLFCPOSTORDCRED101 input)
		(pin L0TXTLFCPOSTORDCRED100 L0TXTLFCPOSTORDCRED100 input)
		(pin L0TXTLFCPOSTORDCRED99 L0TXTLFCPOSTORDCRED99 input)
		(pin L0TXTLFCPOSTORDCRED98 L0TXTLFCPOSTORDCRED98 input)
		(pin L0TXTLFCPOSTORDCRED97 L0TXTLFCPOSTORDCRED97 input)
		(pin L0TXTLFCPOSTORDCRED96 L0TXTLFCPOSTORDCRED96 input)
		(pin L0TXTLFCPOSTORDCRED95 L0TXTLFCPOSTORDCRED95 input)
		(pin L0TXTLFCPOSTORDCRED94 L0TXTLFCPOSTORDCRED94 input)
		(pin L0TXTLFCPOSTORDCRED93 L0TXTLFCPOSTORDCRED93 input)
		(pin L0TXTLFCPOSTORDCRED92 L0TXTLFCPOSTORDCRED92 input)
		(pin L0TXTLFCPOSTORDCRED91 L0TXTLFCPOSTORDCRED91 input)
		(pin L0TXTLFCPOSTORDCRED90 L0TXTLFCPOSTORDCRED90 input)
		(pin L0TXTLFCPOSTORDCRED89 L0TXTLFCPOSTORDCRED89 input)
		(pin L0TXTLFCPOSTORDCRED88 L0TXTLFCPOSTORDCRED88 input)
		(pin L0TXTLFCPOSTORDCRED87 L0TXTLFCPOSTORDCRED87 input)
		(pin L0TXTLFCPOSTORDCRED86 L0TXTLFCPOSTORDCRED86 input)
		(pin L0TXTLFCPOSTORDCRED85 L0TXTLFCPOSTORDCRED85 input)
		(pin L0TXTLFCPOSTORDCRED84 L0TXTLFCPOSTORDCRED84 input)
		(pin L0TXTLFCPOSTORDCRED83 L0TXTLFCPOSTORDCRED83 input)
		(pin L0TXTLFCPOSTORDCRED82 L0TXTLFCPOSTORDCRED82 input)
		(pin L0TXTLFCPOSTORDCRED81 L0TXTLFCPOSTORDCRED81 input)
		(pin L0TXTLFCPOSTORDCRED80 L0TXTLFCPOSTORDCRED80 input)
		(pin L0TXTLFCPOSTORDCRED79 L0TXTLFCPOSTORDCRED79 input)
		(pin L0TXTLFCPOSTORDCRED78 L0TXTLFCPOSTORDCRED78 input)
		(pin L0TXTLFCPOSTORDCRED77 L0TXTLFCPOSTORDCRED77 input)
		(pin L0TXTLFCPOSTORDCRED76 L0TXTLFCPOSTORDCRED76 input)
		(pin L0TXTLFCPOSTORDCRED75 L0TXTLFCPOSTORDCRED75 input)
		(pin L0TXTLFCPOSTORDCRED74 L0TXTLFCPOSTORDCRED74 input)
		(pin L0TXTLFCPOSTORDCRED73 L0TXTLFCPOSTORDCRED73 input)
		(pin L0TXTLFCPOSTORDCRED72 L0TXTLFCPOSTORDCRED72 input)
		(pin L0TXTLFCPOSTORDCRED71 L0TXTLFCPOSTORDCRED71 input)
		(pin L0TXTLFCPOSTORDCRED70 L0TXTLFCPOSTORDCRED70 input)
		(pin L0TXTLFCPOSTORDCRED69 L0TXTLFCPOSTORDCRED69 input)
		(pin L0TXTLFCPOSTORDCRED68 L0TXTLFCPOSTORDCRED68 input)
		(pin L0TXTLFCPOSTORDCRED67 L0TXTLFCPOSTORDCRED67 input)
		(pin L0TXTLFCPOSTORDCRED66 L0TXTLFCPOSTORDCRED66 input)
		(pin L0TXTLFCPOSTORDCRED65 L0TXTLFCPOSTORDCRED65 input)
		(pin L0TXTLFCPOSTORDCRED64 L0TXTLFCPOSTORDCRED64 input)
		(pin L0TXTLFCPOSTORDCRED63 L0TXTLFCPOSTORDCRED63 input)
		(pin L0TXTLFCPOSTORDCRED62 L0TXTLFCPOSTORDCRED62 input)
		(pin L0TXTLFCPOSTORDCRED61 L0TXTLFCPOSTORDCRED61 input)
		(pin L0TXTLFCPOSTORDCRED60 L0TXTLFCPOSTORDCRED60 input)
		(pin L0TXTLFCPOSTORDCRED59 L0TXTLFCPOSTORDCRED59 input)
		(pin L0TXTLFCPOSTORDCRED58 L0TXTLFCPOSTORDCRED58 input)
		(pin L0TXTLFCPOSTORDCRED57 L0TXTLFCPOSTORDCRED57 input)
		(pin L0TXTLFCPOSTORDCRED56 L0TXTLFCPOSTORDCRED56 input)
		(pin L0TXTLFCPOSTORDCRED55 L0TXTLFCPOSTORDCRED55 input)
		(pin L0TXTLFCPOSTORDCRED54 L0TXTLFCPOSTORDCRED54 input)
		(pin L0TXTLFCPOSTORDCRED53 L0TXTLFCPOSTORDCRED53 input)
		(pin L0TXTLFCPOSTORDCRED52 L0TXTLFCPOSTORDCRED52 input)
		(pin L0TXTLFCPOSTORDCRED51 L0TXTLFCPOSTORDCRED51 input)
		(pin L0TXTLFCPOSTORDCRED50 L0TXTLFCPOSTORDCRED50 input)
		(pin L0TXTLFCPOSTORDCRED49 L0TXTLFCPOSTORDCRED49 input)
		(pin L0TXTLFCPOSTORDCRED48 L0TXTLFCPOSTORDCRED48 input)
		(pin L0TXTLFCPOSTORDCRED47 L0TXTLFCPOSTORDCRED47 input)
		(pin L0TXTLFCPOSTORDCRED46 L0TXTLFCPOSTORDCRED46 input)
		(pin L0TXTLFCPOSTORDCRED45 L0TXTLFCPOSTORDCRED45 input)
		(pin L0TXTLFCPOSTORDCRED44 L0TXTLFCPOSTORDCRED44 input)
		(pin L0TXTLFCPOSTORDCRED43 L0TXTLFCPOSTORDCRED43 input)
		(pin L0TXTLFCPOSTORDCRED42 L0TXTLFCPOSTORDCRED42 input)
		(pin L0TXTLFCPOSTORDCRED41 L0TXTLFCPOSTORDCRED41 input)
		(pin L0TXTLFCPOSTORDCRED40 L0TXTLFCPOSTORDCRED40 input)
		(pin L0TXTLFCPOSTORDCRED39 L0TXTLFCPOSTORDCRED39 input)
		(pin L0TXTLFCPOSTORDCRED38 L0TXTLFCPOSTORDCRED38 input)
		(pin L0TXTLFCPOSTORDCRED37 L0TXTLFCPOSTORDCRED37 input)
		(pin L0TXTLFCPOSTORDCRED36 L0TXTLFCPOSTORDCRED36 input)
		(pin L0TXTLFCPOSTORDCRED35 L0TXTLFCPOSTORDCRED35 input)
		(pin L0TXTLFCPOSTORDCRED34 L0TXTLFCPOSTORDCRED34 input)
		(pin L0TXTLFCPOSTORDCRED33 L0TXTLFCPOSTORDCRED33 input)
		(pin L0TXTLFCPOSTORDCRED32 L0TXTLFCPOSTORDCRED32 input)
		(pin L0TXTLFCPOSTORDCRED31 L0TXTLFCPOSTORDCRED31 input)
		(pin L0TXTLFCPOSTORDCRED30 L0TXTLFCPOSTORDCRED30 input)
		(pin L0TXTLFCPOSTORDCRED29 L0TXTLFCPOSTORDCRED29 input)
		(pin L0TXTLFCPOSTORDCRED28 L0TXTLFCPOSTORDCRED28 input)
		(pin L0TXTLFCPOSTORDCRED27 L0TXTLFCPOSTORDCRED27 input)
		(pin L0TXTLFCPOSTORDCRED26 L0TXTLFCPOSTORDCRED26 input)
		(pin L0TXTLFCPOSTORDCRED25 L0TXTLFCPOSTORDCRED25 input)
		(pin L0TXTLFCPOSTORDCRED24 L0TXTLFCPOSTORDCRED24 input)
		(pin L0TXTLFCPOSTORDCRED23 L0TXTLFCPOSTORDCRED23 input)
		(pin L0TXTLFCPOSTORDCRED22 L0TXTLFCPOSTORDCRED22 input)
		(pin L0TXTLFCPOSTORDCRED21 L0TXTLFCPOSTORDCRED21 input)
		(pin L0TXTLFCPOSTORDCRED20 L0TXTLFCPOSTORDCRED20 input)
		(pin L0TXTLFCPOSTORDCRED19 L0TXTLFCPOSTORDCRED19 input)
		(pin L0TXTLFCPOSTORDCRED18 L0TXTLFCPOSTORDCRED18 input)
		(pin L0TXTLFCPOSTORDCRED17 L0TXTLFCPOSTORDCRED17 input)
		(pin L0TXTLFCPOSTORDCRED16 L0TXTLFCPOSTORDCRED16 input)
		(pin L0TXTLFCPOSTORDCRED15 L0TXTLFCPOSTORDCRED15 input)
		(pin L0TXTLFCPOSTORDCRED14 L0TXTLFCPOSTORDCRED14 input)
		(pin L0TXTLFCPOSTORDCRED13 L0TXTLFCPOSTORDCRED13 input)
		(pin L0TXTLFCPOSTORDCRED12 L0TXTLFCPOSTORDCRED12 input)
		(pin L0TXTLFCPOSTORDCRED11 L0TXTLFCPOSTORDCRED11 input)
		(pin L0TXTLFCPOSTORDCRED10 L0TXTLFCPOSTORDCRED10 input)
		(pin L0TXTLFCPOSTORDCRED9 L0TXTLFCPOSTORDCRED9 input)
		(pin L0TXTLFCPOSTORDCRED8 L0TXTLFCPOSTORDCRED8 input)
		(pin L0TXTLFCPOSTORDCRED7 L0TXTLFCPOSTORDCRED7 input)
		(pin L0TXTLFCPOSTORDCRED6 L0TXTLFCPOSTORDCRED6 input)
		(pin L0TXTLFCPOSTORDCRED5 L0TXTLFCPOSTORDCRED5 input)
		(pin L0TXTLFCPOSTORDCRED4 L0TXTLFCPOSTORDCRED4 input)
		(pin L0TXTLFCPOSTORDCRED3 L0TXTLFCPOSTORDCRED3 input)
		(pin L0TXTLFCPOSTORDCRED2 L0TXTLFCPOSTORDCRED2 input)
		(pin L0TXTLFCPOSTORDCRED1 L0TXTLFCPOSTORDCRED1 input)
		(pin L0TXTLFCPOSTORDCRED0 L0TXTLFCPOSTORDCRED0 input)
		(pin L0TXTLFCNPOSTBYPUPDATE15 L0TXTLFCNPOSTBYPUPDATE15 input)
		(pin L0TXTLFCNPOSTBYPUPDATE14 L0TXTLFCNPOSTBYPUPDATE14 input)
		(pin L0TXTLFCNPOSTBYPUPDATE13 L0TXTLFCNPOSTBYPUPDATE13 input)
		(pin L0TXTLFCNPOSTBYPUPDATE12 L0TXTLFCNPOSTBYPUPDATE12 input)
		(pin L0TXTLFCNPOSTBYPUPDATE11 L0TXTLFCNPOSTBYPUPDATE11 input)
		(pin L0TXTLFCNPOSTBYPUPDATE10 L0TXTLFCNPOSTBYPUPDATE10 input)
		(pin L0TXTLFCNPOSTBYPUPDATE9 L0TXTLFCNPOSTBYPUPDATE9 input)
		(pin L0TXTLFCNPOSTBYPUPDATE8 L0TXTLFCNPOSTBYPUPDATE8 input)
		(pin L0TXTLFCNPOSTBYPUPDATE7 L0TXTLFCNPOSTBYPUPDATE7 input)
		(pin L0TXTLFCNPOSTBYPUPDATE6 L0TXTLFCNPOSTBYPUPDATE6 input)
		(pin L0TXTLFCNPOSTBYPUPDATE5 L0TXTLFCNPOSTBYPUPDATE5 input)
		(pin L0TXTLFCNPOSTBYPUPDATE4 L0TXTLFCNPOSTBYPUPDATE4 input)
		(pin L0TXTLFCNPOSTBYPUPDATE3 L0TXTLFCNPOSTBYPUPDATE3 input)
		(pin L0TXTLFCNPOSTBYPUPDATE2 L0TXTLFCNPOSTBYPUPDATE2 input)
		(pin L0TXTLFCNPOSTBYPUPDATE1 L0TXTLFCNPOSTBYPUPDATE1 input)
		(pin L0TXTLFCNPOSTBYPUPDATE0 L0TXTLFCNPOSTBYPUPDATE0 input)
		(pin L0TXTLFCNPOSTBYPCRED191 L0TXTLFCNPOSTBYPCRED191 input)
		(pin L0TXTLFCNPOSTBYPCRED190 L0TXTLFCNPOSTBYPCRED190 input)
		(pin L0TXTLFCNPOSTBYPCRED189 L0TXTLFCNPOSTBYPCRED189 input)
		(pin L0TXTLFCNPOSTBYPCRED188 L0TXTLFCNPOSTBYPCRED188 input)
		(pin L0TXTLFCNPOSTBYPCRED187 L0TXTLFCNPOSTBYPCRED187 input)
		(pin L0TXTLFCNPOSTBYPCRED186 L0TXTLFCNPOSTBYPCRED186 input)
		(pin L0TXTLFCNPOSTBYPCRED185 L0TXTLFCNPOSTBYPCRED185 input)
		(pin L0TXTLFCNPOSTBYPCRED184 L0TXTLFCNPOSTBYPCRED184 input)
		(pin L0TXTLFCNPOSTBYPCRED183 L0TXTLFCNPOSTBYPCRED183 input)
		(pin L0TXTLFCNPOSTBYPCRED182 L0TXTLFCNPOSTBYPCRED182 input)
		(pin L0TXTLFCNPOSTBYPCRED181 L0TXTLFCNPOSTBYPCRED181 input)
		(pin L0TXTLFCNPOSTBYPCRED180 L0TXTLFCNPOSTBYPCRED180 input)
		(pin L0TXTLFCNPOSTBYPCRED179 L0TXTLFCNPOSTBYPCRED179 input)
		(pin L0TXTLFCNPOSTBYPCRED178 L0TXTLFCNPOSTBYPCRED178 input)
		(pin L0TXTLFCNPOSTBYPCRED177 L0TXTLFCNPOSTBYPCRED177 input)
		(pin L0TXTLFCNPOSTBYPCRED176 L0TXTLFCNPOSTBYPCRED176 input)
		(pin L0TXTLFCNPOSTBYPCRED175 L0TXTLFCNPOSTBYPCRED175 input)
		(pin L0TXTLFCNPOSTBYPCRED174 L0TXTLFCNPOSTBYPCRED174 input)
		(pin L0TXTLFCNPOSTBYPCRED173 L0TXTLFCNPOSTBYPCRED173 input)
		(pin L0TXTLFCNPOSTBYPCRED172 L0TXTLFCNPOSTBYPCRED172 input)
		(pin L0TXTLFCNPOSTBYPCRED171 L0TXTLFCNPOSTBYPCRED171 input)
		(pin L0TXTLFCNPOSTBYPCRED170 L0TXTLFCNPOSTBYPCRED170 input)
		(pin L0TXTLFCNPOSTBYPCRED169 L0TXTLFCNPOSTBYPCRED169 input)
		(pin L0TXTLFCNPOSTBYPCRED168 L0TXTLFCNPOSTBYPCRED168 input)
		(pin L0TXTLFCNPOSTBYPCRED167 L0TXTLFCNPOSTBYPCRED167 input)
		(pin L0TXTLFCNPOSTBYPCRED166 L0TXTLFCNPOSTBYPCRED166 input)
		(pin L0TXTLFCNPOSTBYPCRED165 L0TXTLFCNPOSTBYPCRED165 input)
		(pin L0TXTLFCNPOSTBYPCRED164 L0TXTLFCNPOSTBYPCRED164 input)
		(pin L0TXTLFCNPOSTBYPCRED163 L0TXTLFCNPOSTBYPCRED163 input)
		(pin L0TXTLFCNPOSTBYPCRED162 L0TXTLFCNPOSTBYPCRED162 input)
		(pin L0TXTLFCNPOSTBYPCRED161 L0TXTLFCNPOSTBYPCRED161 input)
		(pin L0TXTLFCNPOSTBYPCRED160 L0TXTLFCNPOSTBYPCRED160 input)
		(pin L0TXTLFCNPOSTBYPCRED159 L0TXTLFCNPOSTBYPCRED159 input)
		(pin L0TXTLFCNPOSTBYPCRED158 L0TXTLFCNPOSTBYPCRED158 input)
		(pin L0TXTLFCNPOSTBYPCRED157 L0TXTLFCNPOSTBYPCRED157 input)
		(pin L0TXTLFCNPOSTBYPCRED156 L0TXTLFCNPOSTBYPCRED156 input)
		(pin L0TXTLFCNPOSTBYPCRED155 L0TXTLFCNPOSTBYPCRED155 input)
		(pin L0TXTLFCNPOSTBYPCRED154 L0TXTLFCNPOSTBYPCRED154 input)
		(pin L0TXTLFCNPOSTBYPCRED153 L0TXTLFCNPOSTBYPCRED153 input)
		(pin L0TXTLFCNPOSTBYPCRED152 L0TXTLFCNPOSTBYPCRED152 input)
		(pin L0TXTLFCNPOSTBYPCRED151 L0TXTLFCNPOSTBYPCRED151 input)
		(pin L0TXTLFCNPOSTBYPCRED150 L0TXTLFCNPOSTBYPCRED150 input)
		(pin L0TXTLFCNPOSTBYPCRED149 L0TXTLFCNPOSTBYPCRED149 input)
		(pin L0TXTLFCNPOSTBYPCRED148 L0TXTLFCNPOSTBYPCRED148 input)
		(pin L0TXTLFCNPOSTBYPCRED147 L0TXTLFCNPOSTBYPCRED147 input)
		(pin L0TXTLFCNPOSTBYPCRED146 L0TXTLFCNPOSTBYPCRED146 input)
		(pin L0TXTLFCNPOSTBYPCRED145 L0TXTLFCNPOSTBYPCRED145 input)
		(pin L0TXTLFCNPOSTBYPCRED144 L0TXTLFCNPOSTBYPCRED144 input)
		(pin L0TXTLFCNPOSTBYPCRED143 L0TXTLFCNPOSTBYPCRED143 input)
		(pin L0TXTLFCNPOSTBYPCRED142 L0TXTLFCNPOSTBYPCRED142 input)
		(pin L0TXTLFCNPOSTBYPCRED141 L0TXTLFCNPOSTBYPCRED141 input)
		(pin L0TXTLFCNPOSTBYPCRED140 L0TXTLFCNPOSTBYPCRED140 input)
		(pin L0TXTLFCNPOSTBYPCRED139 L0TXTLFCNPOSTBYPCRED139 input)
		(pin L0TXTLFCNPOSTBYPCRED138 L0TXTLFCNPOSTBYPCRED138 input)
		(pin L0TXTLFCNPOSTBYPCRED137 L0TXTLFCNPOSTBYPCRED137 input)
		(pin L0TXTLFCNPOSTBYPCRED136 L0TXTLFCNPOSTBYPCRED136 input)
		(pin L0TXTLFCNPOSTBYPCRED135 L0TXTLFCNPOSTBYPCRED135 input)
		(pin L0TXTLFCNPOSTBYPCRED134 L0TXTLFCNPOSTBYPCRED134 input)
		(pin L0TXTLFCNPOSTBYPCRED133 L0TXTLFCNPOSTBYPCRED133 input)
		(pin L0TXTLFCNPOSTBYPCRED132 L0TXTLFCNPOSTBYPCRED132 input)
		(pin L0TXTLFCNPOSTBYPCRED131 L0TXTLFCNPOSTBYPCRED131 input)
		(pin L0TXTLFCNPOSTBYPCRED130 L0TXTLFCNPOSTBYPCRED130 input)
		(pin L0TXTLFCNPOSTBYPCRED129 L0TXTLFCNPOSTBYPCRED129 input)
		(pin L0TXTLFCNPOSTBYPCRED128 L0TXTLFCNPOSTBYPCRED128 input)
		(pin L0TXTLFCNPOSTBYPCRED127 L0TXTLFCNPOSTBYPCRED127 input)
		(pin L0TXTLFCNPOSTBYPCRED126 L0TXTLFCNPOSTBYPCRED126 input)
		(pin L0TXTLFCNPOSTBYPCRED125 L0TXTLFCNPOSTBYPCRED125 input)
		(pin L0TXTLFCNPOSTBYPCRED124 L0TXTLFCNPOSTBYPCRED124 input)
		(pin L0TXTLFCNPOSTBYPCRED123 L0TXTLFCNPOSTBYPCRED123 input)
		(pin L0TXTLFCNPOSTBYPCRED122 L0TXTLFCNPOSTBYPCRED122 input)
		(pin L0TXTLFCNPOSTBYPCRED121 L0TXTLFCNPOSTBYPCRED121 input)
		(pin L0TXTLFCNPOSTBYPCRED120 L0TXTLFCNPOSTBYPCRED120 input)
		(pin L0TXTLFCNPOSTBYPCRED119 L0TXTLFCNPOSTBYPCRED119 input)
		(pin L0TXTLFCNPOSTBYPCRED118 L0TXTLFCNPOSTBYPCRED118 input)
		(pin L0TXTLFCNPOSTBYPCRED117 L0TXTLFCNPOSTBYPCRED117 input)
		(pin L0TXTLFCNPOSTBYPCRED116 L0TXTLFCNPOSTBYPCRED116 input)
		(pin L0TXTLFCNPOSTBYPCRED115 L0TXTLFCNPOSTBYPCRED115 input)
		(pin L0TXTLFCNPOSTBYPCRED114 L0TXTLFCNPOSTBYPCRED114 input)
		(pin L0TXTLFCNPOSTBYPCRED113 L0TXTLFCNPOSTBYPCRED113 input)
		(pin L0TXTLFCNPOSTBYPCRED112 L0TXTLFCNPOSTBYPCRED112 input)
		(pin L0TXTLFCNPOSTBYPCRED111 L0TXTLFCNPOSTBYPCRED111 input)
		(pin L0TXTLFCNPOSTBYPCRED110 L0TXTLFCNPOSTBYPCRED110 input)
		(pin L0TXTLFCNPOSTBYPCRED109 L0TXTLFCNPOSTBYPCRED109 input)
		(pin L0TXTLFCNPOSTBYPCRED108 L0TXTLFCNPOSTBYPCRED108 input)
		(pin L0TXTLFCNPOSTBYPCRED107 L0TXTLFCNPOSTBYPCRED107 input)
		(pin L0TXTLFCNPOSTBYPCRED106 L0TXTLFCNPOSTBYPCRED106 input)
		(pin L0TXTLFCNPOSTBYPCRED105 L0TXTLFCNPOSTBYPCRED105 input)
		(pin L0TXTLFCNPOSTBYPCRED104 L0TXTLFCNPOSTBYPCRED104 input)
		(pin L0TXTLFCNPOSTBYPCRED103 L0TXTLFCNPOSTBYPCRED103 input)
		(pin L0TXTLFCNPOSTBYPCRED102 L0TXTLFCNPOSTBYPCRED102 input)
		(pin L0TXTLFCNPOSTBYPCRED101 L0TXTLFCNPOSTBYPCRED101 input)
		(pin L0TXTLFCNPOSTBYPCRED100 L0TXTLFCNPOSTBYPCRED100 input)
		(pin L0TXTLFCNPOSTBYPCRED99 L0TXTLFCNPOSTBYPCRED99 input)
		(pin L0TXTLFCNPOSTBYPCRED98 L0TXTLFCNPOSTBYPCRED98 input)
		(pin L0TXTLFCNPOSTBYPCRED97 L0TXTLFCNPOSTBYPCRED97 input)
		(pin L0TXTLFCNPOSTBYPCRED96 L0TXTLFCNPOSTBYPCRED96 input)
		(pin L0TXTLFCNPOSTBYPCRED95 L0TXTLFCNPOSTBYPCRED95 input)
		(pin L0TXTLFCNPOSTBYPCRED94 L0TXTLFCNPOSTBYPCRED94 input)
		(pin L0TXTLFCNPOSTBYPCRED93 L0TXTLFCNPOSTBYPCRED93 input)
		(pin L0TXTLFCNPOSTBYPCRED92 L0TXTLFCNPOSTBYPCRED92 input)
		(pin L0TXTLFCNPOSTBYPCRED91 L0TXTLFCNPOSTBYPCRED91 input)
		(pin L0TXTLFCNPOSTBYPCRED90 L0TXTLFCNPOSTBYPCRED90 input)
		(pin L0TXTLFCNPOSTBYPCRED89 L0TXTLFCNPOSTBYPCRED89 input)
		(pin L0TXTLFCNPOSTBYPCRED88 L0TXTLFCNPOSTBYPCRED88 input)
		(pin L0TXTLFCNPOSTBYPCRED87 L0TXTLFCNPOSTBYPCRED87 input)
		(pin L0TXTLFCNPOSTBYPCRED86 L0TXTLFCNPOSTBYPCRED86 input)
		(pin L0TXTLFCNPOSTBYPCRED85 L0TXTLFCNPOSTBYPCRED85 input)
		(pin L0TXTLFCNPOSTBYPCRED84 L0TXTLFCNPOSTBYPCRED84 input)
		(pin L0TXTLFCNPOSTBYPCRED83 L0TXTLFCNPOSTBYPCRED83 input)
		(pin L0TXTLFCNPOSTBYPCRED82 L0TXTLFCNPOSTBYPCRED82 input)
		(pin L0TXTLFCNPOSTBYPCRED81 L0TXTLFCNPOSTBYPCRED81 input)
		(pin L0TXTLFCNPOSTBYPCRED80 L0TXTLFCNPOSTBYPCRED80 input)
		(pin L0TXTLFCNPOSTBYPCRED79 L0TXTLFCNPOSTBYPCRED79 input)
		(pin L0TXTLFCNPOSTBYPCRED78 L0TXTLFCNPOSTBYPCRED78 input)
		(pin L0TXTLFCNPOSTBYPCRED77 L0TXTLFCNPOSTBYPCRED77 input)
		(pin L0TXTLFCNPOSTBYPCRED76 L0TXTLFCNPOSTBYPCRED76 input)
		(pin L0TXTLFCNPOSTBYPCRED75 L0TXTLFCNPOSTBYPCRED75 input)
		(pin L0TXTLFCNPOSTBYPCRED74 L0TXTLFCNPOSTBYPCRED74 input)
		(pin L0TXTLFCNPOSTBYPCRED73 L0TXTLFCNPOSTBYPCRED73 input)
		(pin L0TXTLFCNPOSTBYPCRED72 L0TXTLFCNPOSTBYPCRED72 input)
		(pin L0TXTLFCNPOSTBYPCRED71 L0TXTLFCNPOSTBYPCRED71 input)
		(pin L0TXTLFCNPOSTBYPCRED70 L0TXTLFCNPOSTBYPCRED70 input)
		(pin L0TXTLFCNPOSTBYPCRED69 L0TXTLFCNPOSTBYPCRED69 input)
		(pin L0TXTLFCNPOSTBYPCRED68 L0TXTLFCNPOSTBYPCRED68 input)
		(pin L0TXTLFCNPOSTBYPCRED67 L0TXTLFCNPOSTBYPCRED67 input)
		(pin L0TXTLFCNPOSTBYPCRED66 L0TXTLFCNPOSTBYPCRED66 input)
		(pin L0TXTLFCNPOSTBYPCRED65 L0TXTLFCNPOSTBYPCRED65 input)
		(pin L0TXTLFCNPOSTBYPCRED64 L0TXTLFCNPOSTBYPCRED64 input)
		(pin L0TXTLFCNPOSTBYPCRED63 L0TXTLFCNPOSTBYPCRED63 input)
		(pin L0TXTLFCNPOSTBYPCRED62 L0TXTLFCNPOSTBYPCRED62 input)
		(pin L0TXTLFCNPOSTBYPCRED61 L0TXTLFCNPOSTBYPCRED61 input)
		(pin L0TXTLFCNPOSTBYPCRED60 L0TXTLFCNPOSTBYPCRED60 input)
		(pin L0TXTLFCNPOSTBYPCRED59 L0TXTLFCNPOSTBYPCRED59 input)
		(pin L0TXTLFCNPOSTBYPCRED58 L0TXTLFCNPOSTBYPCRED58 input)
		(pin L0TXTLFCNPOSTBYPCRED57 L0TXTLFCNPOSTBYPCRED57 input)
		(pin L0TXTLFCNPOSTBYPCRED56 L0TXTLFCNPOSTBYPCRED56 input)
		(pin L0TXTLFCNPOSTBYPCRED55 L0TXTLFCNPOSTBYPCRED55 input)
		(pin L0TXTLFCNPOSTBYPCRED54 L0TXTLFCNPOSTBYPCRED54 input)
		(pin L0TXTLFCNPOSTBYPCRED53 L0TXTLFCNPOSTBYPCRED53 input)
		(pin L0TXTLFCNPOSTBYPCRED52 L0TXTLFCNPOSTBYPCRED52 input)
		(pin L0TXTLFCNPOSTBYPCRED51 L0TXTLFCNPOSTBYPCRED51 input)
		(pin L0TXTLFCNPOSTBYPCRED50 L0TXTLFCNPOSTBYPCRED50 input)
		(pin L0TXTLFCNPOSTBYPCRED49 L0TXTLFCNPOSTBYPCRED49 input)
		(pin L0TXTLFCNPOSTBYPCRED48 L0TXTLFCNPOSTBYPCRED48 input)
		(pin L0TXTLFCNPOSTBYPCRED47 L0TXTLFCNPOSTBYPCRED47 input)
		(pin L0TXTLFCNPOSTBYPCRED46 L0TXTLFCNPOSTBYPCRED46 input)
		(pin L0TXTLFCNPOSTBYPCRED45 L0TXTLFCNPOSTBYPCRED45 input)
		(pin L0TXTLFCNPOSTBYPCRED44 L0TXTLFCNPOSTBYPCRED44 input)
		(pin L0TXTLFCNPOSTBYPCRED43 L0TXTLFCNPOSTBYPCRED43 input)
		(pin L0TXTLFCNPOSTBYPCRED42 L0TXTLFCNPOSTBYPCRED42 input)
		(pin L0TXTLFCNPOSTBYPCRED41 L0TXTLFCNPOSTBYPCRED41 input)
		(pin L0TXTLFCNPOSTBYPCRED40 L0TXTLFCNPOSTBYPCRED40 input)
		(pin L0TXTLFCNPOSTBYPCRED39 L0TXTLFCNPOSTBYPCRED39 input)
		(pin L0TXTLFCNPOSTBYPCRED38 L0TXTLFCNPOSTBYPCRED38 input)
		(pin L0TXTLFCNPOSTBYPCRED37 L0TXTLFCNPOSTBYPCRED37 input)
		(pin L0TXTLFCNPOSTBYPCRED36 L0TXTLFCNPOSTBYPCRED36 input)
		(pin L0TXTLFCNPOSTBYPCRED35 L0TXTLFCNPOSTBYPCRED35 input)
		(pin L0TXTLFCNPOSTBYPCRED34 L0TXTLFCNPOSTBYPCRED34 input)
		(pin L0TXTLFCNPOSTBYPCRED33 L0TXTLFCNPOSTBYPCRED33 input)
		(pin L0TXTLFCNPOSTBYPCRED32 L0TXTLFCNPOSTBYPCRED32 input)
		(pin L0TXTLFCNPOSTBYPCRED31 L0TXTLFCNPOSTBYPCRED31 input)
		(pin L0TXTLFCNPOSTBYPCRED30 L0TXTLFCNPOSTBYPCRED30 input)
		(pin L0TXTLFCNPOSTBYPCRED29 L0TXTLFCNPOSTBYPCRED29 input)
		(pin L0TXTLFCNPOSTBYPCRED28 L0TXTLFCNPOSTBYPCRED28 input)
		(pin L0TXTLFCNPOSTBYPCRED27 L0TXTLFCNPOSTBYPCRED27 input)
		(pin L0TXTLFCNPOSTBYPCRED26 L0TXTLFCNPOSTBYPCRED26 input)
		(pin L0TXTLFCNPOSTBYPCRED25 L0TXTLFCNPOSTBYPCRED25 input)
		(pin L0TXTLFCNPOSTBYPCRED24 L0TXTLFCNPOSTBYPCRED24 input)
		(pin L0TXTLFCNPOSTBYPCRED23 L0TXTLFCNPOSTBYPCRED23 input)
		(pin L0TXTLFCNPOSTBYPCRED22 L0TXTLFCNPOSTBYPCRED22 input)
		(pin L0TXTLFCNPOSTBYPCRED21 L0TXTLFCNPOSTBYPCRED21 input)
		(pin L0TXTLFCNPOSTBYPCRED20 L0TXTLFCNPOSTBYPCRED20 input)
		(pin L0TXTLFCNPOSTBYPCRED19 L0TXTLFCNPOSTBYPCRED19 input)
		(pin L0TXTLFCNPOSTBYPCRED18 L0TXTLFCNPOSTBYPCRED18 input)
		(pin L0TXTLFCNPOSTBYPCRED17 L0TXTLFCNPOSTBYPCRED17 input)
		(pin L0TXTLFCNPOSTBYPCRED16 L0TXTLFCNPOSTBYPCRED16 input)
		(pin L0TXTLFCNPOSTBYPCRED15 L0TXTLFCNPOSTBYPCRED15 input)
		(pin L0TXTLFCNPOSTBYPCRED14 L0TXTLFCNPOSTBYPCRED14 input)
		(pin L0TXTLFCNPOSTBYPCRED13 L0TXTLFCNPOSTBYPCRED13 input)
		(pin L0TXTLFCNPOSTBYPCRED12 L0TXTLFCNPOSTBYPCRED12 input)
		(pin L0TXTLFCNPOSTBYPCRED11 L0TXTLFCNPOSTBYPCRED11 input)
		(pin L0TXTLFCNPOSTBYPCRED10 L0TXTLFCNPOSTBYPCRED10 input)
		(pin L0TXTLFCNPOSTBYPCRED9 L0TXTLFCNPOSTBYPCRED9 input)
		(pin L0TXTLFCNPOSTBYPCRED8 L0TXTLFCNPOSTBYPCRED8 input)
		(pin L0TXTLFCNPOSTBYPCRED7 L0TXTLFCNPOSTBYPCRED7 input)
		(pin L0TXTLFCNPOSTBYPCRED6 L0TXTLFCNPOSTBYPCRED6 input)
		(pin L0TXTLFCNPOSTBYPCRED5 L0TXTLFCNPOSTBYPCRED5 input)
		(pin L0TXTLFCNPOSTBYPCRED4 L0TXTLFCNPOSTBYPCRED4 input)
		(pin L0TXTLFCNPOSTBYPCRED3 L0TXTLFCNPOSTBYPCRED3 input)
		(pin L0TXTLFCNPOSTBYPCRED2 L0TXTLFCNPOSTBYPCRED2 input)
		(pin L0TXTLFCNPOSTBYPCRED1 L0TXTLFCNPOSTBYPCRED1 input)
		(pin L0TXTLFCNPOSTBYPCRED0 L0TXTLFCNPOSTBYPCRED0 input)
		(pin L0TXTLFCCMPLMCUPDATE15 L0TXTLFCCMPLMCUPDATE15 input)
		(pin L0TXTLFCCMPLMCUPDATE14 L0TXTLFCCMPLMCUPDATE14 input)
		(pin L0TXTLFCCMPLMCUPDATE13 L0TXTLFCCMPLMCUPDATE13 input)
		(pin L0TXTLFCCMPLMCUPDATE12 L0TXTLFCCMPLMCUPDATE12 input)
		(pin L0TXTLFCCMPLMCUPDATE11 L0TXTLFCCMPLMCUPDATE11 input)
		(pin L0TXTLFCCMPLMCUPDATE10 L0TXTLFCCMPLMCUPDATE10 input)
		(pin L0TXTLFCCMPLMCUPDATE9 L0TXTLFCCMPLMCUPDATE9 input)
		(pin L0TXTLFCCMPLMCUPDATE8 L0TXTLFCCMPLMCUPDATE8 input)
		(pin L0TXTLFCCMPLMCUPDATE7 L0TXTLFCCMPLMCUPDATE7 input)
		(pin L0TXTLFCCMPLMCUPDATE6 L0TXTLFCCMPLMCUPDATE6 input)
		(pin L0TXTLFCCMPLMCUPDATE5 L0TXTLFCCMPLMCUPDATE5 input)
		(pin L0TXTLFCCMPLMCUPDATE4 L0TXTLFCCMPLMCUPDATE4 input)
		(pin L0TXTLFCCMPLMCUPDATE3 L0TXTLFCCMPLMCUPDATE3 input)
		(pin L0TXTLFCCMPLMCUPDATE2 L0TXTLFCCMPLMCUPDATE2 input)
		(pin L0TXTLFCCMPLMCUPDATE1 L0TXTLFCCMPLMCUPDATE1 input)
		(pin L0TXTLFCCMPLMCUPDATE0 L0TXTLFCCMPLMCUPDATE0 input)
		(pin L0TXTLFCCMPLMCCRED159 L0TXTLFCCMPLMCCRED159 input)
		(pin L0TXTLFCCMPLMCCRED158 L0TXTLFCCMPLMCCRED158 input)
		(pin L0TXTLFCCMPLMCCRED157 L0TXTLFCCMPLMCCRED157 input)
		(pin L0TXTLFCCMPLMCCRED156 L0TXTLFCCMPLMCCRED156 input)
		(pin L0TXTLFCCMPLMCCRED155 L0TXTLFCCMPLMCCRED155 input)
		(pin L0TXTLFCCMPLMCCRED154 L0TXTLFCCMPLMCCRED154 input)
		(pin L0TXTLFCCMPLMCCRED153 L0TXTLFCCMPLMCCRED153 input)
		(pin L0TXTLFCCMPLMCCRED152 L0TXTLFCCMPLMCCRED152 input)
		(pin L0TXTLFCCMPLMCCRED151 L0TXTLFCCMPLMCCRED151 input)
		(pin L0TXTLFCCMPLMCCRED150 L0TXTLFCCMPLMCCRED150 input)
		(pin L0TXTLFCCMPLMCCRED149 L0TXTLFCCMPLMCCRED149 input)
		(pin L0TXTLFCCMPLMCCRED148 L0TXTLFCCMPLMCCRED148 input)
		(pin L0TXTLFCCMPLMCCRED147 L0TXTLFCCMPLMCCRED147 input)
		(pin L0TXTLFCCMPLMCCRED146 L0TXTLFCCMPLMCCRED146 input)
		(pin L0TXTLFCCMPLMCCRED145 L0TXTLFCCMPLMCCRED145 input)
		(pin L0TXTLFCCMPLMCCRED144 L0TXTLFCCMPLMCCRED144 input)
		(pin L0TXTLFCCMPLMCCRED143 L0TXTLFCCMPLMCCRED143 input)
		(pin L0TXTLFCCMPLMCCRED142 L0TXTLFCCMPLMCCRED142 input)
		(pin L0TXTLFCCMPLMCCRED141 L0TXTLFCCMPLMCCRED141 input)
		(pin L0TXTLFCCMPLMCCRED140 L0TXTLFCCMPLMCCRED140 input)
		(pin L0TXTLFCCMPLMCCRED139 L0TXTLFCCMPLMCCRED139 input)
		(pin L0TXTLFCCMPLMCCRED138 L0TXTLFCCMPLMCCRED138 input)
		(pin L0TXTLFCCMPLMCCRED137 L0TXTLFCCMPLMCCRED137 input)
		(pin L0TXTLFCCMPLMCCRED136 L0TXTLFCCMPLMCCRED136 input)
		(pin L0TXTLFCCMPLMCCRED135 L0TXTLFCCMPLMCCRED135 input)
		(pin L0TXTLFCCMPLMCCRED134 L0TXTLFCCMPLMCCRED134 input)
		(pin L0TXTLFCCMPLMCCRED133 L0TXTLFCCMPLMCCRED133 input)
		(pin L0TXTLFCCMPLMCCRED132 L0TXTLFCCMPLMCCRED132 input)
		(pin L0TXTLFCCMPLMCCRED131 L0TXTLFCCMPLMCCRED131 input)
		(pin L0TXTLFCCMPLMCCRED130 L0TXTLFCCMPLMCCRED130 input)
		(pin L0TXTLFCCMPLMCCRED129 L0TXTLFCCMPLMCCRED129 input)
		(pin L0TXTLFCCMPLMCCRED128 L0TXTLFCCMPLMCCRED128 input)
		(pin L0TXTLFCCMPLMCCRED127 L0TXTLFCCMPLMCCRED127 input)
		(pin L0TXTLFCCMPLMCCRED126 L0TXTLFCCMPLMCCRED126 input)
		(pin L0TXTLFCCMPLMCCRED125 L0TXTLFCCMPLMCCRED125 input)
		(pin L0TXTLFCCMPLMCCRED124 L0TXTLFCCMPLMCCRED124 input)
		(pin L0TXTLFCCMPLMCCRED123 L0TXTLFCCMPLMCCRED123 input)
		(pin L0TXTLFCCMPLMCCRED122 L0TXTLFCCMPLMCCRED122 input)
		(pin L0TXTLFCCMPLMCCRED121 L0TXTLFCCMPLMCCRED121 input)
		(pin L0TXTLFCCMPLMCCRED120 L0TXTLFCCMPLMCCRED120 input)
		(pin L0TXTLFCCMPLMCCRED119 L0TXTLFCCMPLMCCRED119 input)
		(pin L0TXTLFCCMPLMCCRED118 L0TXTLFCCMPLMCCRED118 input)
		(pin L0TXTLFCCMPLMCCRED117 L0TXTLFCCMPLMCCRED117 input)
		(pin L0TXTLFCCMPLMCCRED116 L0TXTLFCCMPLMCCRED116 input)
		(pin L0TXTLFCCMPLMCCRED115 L0TXTLFCCMPLMCCRED115 input)
		(pin L0TXTLFCCMPLMCCRED114 L0TXTLFCCMPLMCCRED114 input)
		(pin L0TXTLFCCMPLMCCRED113 L0TXTLFCCMPLMCCRED113 input)
		(pin L0TXTLFCCMPLMCCRED112 L0TXTLFCCMPLMCCRED112 input)
		(pin L0TXTLFCCMPLMCCRED111 L0TXTLFCCMPLMCCRED111 input)
		(pin L0TXTLFCCMPLMCCRED110 L0TXTLFCCMPLMCCRED110 input)
		(pin L0TXTLFCCMPLMCCRED109 L0TXTLFCCMPLMCCRED109 input)
		(pin L0TXTLFCCMPLMCCRED108 L0TXTLFCCMPLMCCRED108 input)
		(pin L0TXTLFCCMPLMCCRED107 L0TXTLFCCMPLMCCRED107 input)
		(pin L0TXTLFCCMPLMCCRED106 L0TXTLFCCMPLMCCRED106 input)
		(pin L0TXTLFCCMPLMCCRED105 L0TXTLFCCMPLMCCRED105 input)
		(pin L0TXTLFCCMPLMCCRED104 L0TXTLFCCMPLMCCRED104 input)
		(pin L0TXTLFCCMPLMCCRED103 L0TXTLFCCMPLMCCRED103 input)
		(pin L0TXTLFCCMPLMCCRED102 L0TXTLFCCMPLMCCRED102 input)
		(pin L0TXTLFCCMPLMCCRED101 L0TXTLFCCMPLMCCRED101 input)
		(pin L0TXTLFCCMPLMCCRED100 L0TXTLFCCMPLMCCRED100 input)
		(pin L0TXTLFCCMPLMCCRED99 L0TXTLFCCMPLMCCRED99 input)
		(pin L0TXTLFCCMPLMCCRED98 L0TXTLFCCMPLMCCRED98 input)
		(pin L0TXTLFCCMPLMCCRED97 L0TXTLFCCMPLMCCRED97 input)
		(pin L0TXTLFCCMPLMCCRED96 L0TXTLFCCMPLMCCRED96 input)
		(pin L0TXTLFCCMPLMCCRED95 L0TXTLFCCMPLMCCRED95 input)
		(pin L0TXTLFCCMPLMCCRED94 L0TXTLFCCMPLMCCRED94 input)
		(pin L0TXTLFCCMPLMCCRED93 L0TXTLFCCMPLMCCRED93 input)
		(pin L0TXTLFCCMPLMCCRED92 L0TXTLFCCMPLMCCRED92 input)
		(pin L0TXTLFCCMPLMCCRED91 L0TXTLFCCMPLMCCRED91 input)
		(pin L0TXTLFCCMPLMCCRED90 L0TXTLFCCMPLMCCRED90 input)
		(pin L0TXTLFCCMPLMCCRED89 L0TXTLFCCMPLMCCRED89 input)
		(pin L0TXTLFCCMPLMCCRED88 L0TXTLFCCMPLMCCRED88 input)
		(pin L0TXTLFCCMPLMCCRED87 L0TXTLFCCMPLMCCRED87 input)
		(pin L0TXTLFCCMPLMCCRED86 L0TXTLFCCMPLMCCRED86 input)
		(pin L0TXTLFCCMPLMCCRED85 L0TXTLFCCMPLMCCRED85 input)
		(pin L0TXTLFCCMPLMCCRED84 L0TXTLFCCMPLMCCRED84 input)
		(pin L0TXTLFCCMPLMCCRED83 L0TXTLFCCMPLMCCRED83 input)
		(pin L0TXTLFCCMPLMCCRED82 L0TXTLFCCMPLMCCRED82 input)
		(pin L0TXTLFCCMPLMCCRED81 L0TXTLFCCMPLMCCRED81 input)
		(pin L0TXTLFCCMPLMCCRED80 L0TXTLFCCMPLMCCRED80 input)
		(pin L0TXTLFCCMPLMCCRED79 L0TXTLFCCMPLMCCRED79 input)
		(pin L0TXTLFCCMPLMCCRED78 L0TXTLFCCMPLMCCRED78 input)
		(pin L0TXTLFCCMPLMCCRED77 L0TXTLFCCMPLMCCRED77 input)
		(pin L0TXTLFCCMPLMCCRED76 L0TXTLFCCMPLMCCRED76 input)
		(pin L0TXTLFCCMPLMCCRED75 L0TXTLFCCMPLMCCRED75 input)
		(pin L0TXTLFCCMPLMCCRED74 L0TXTLFCCMPLMCCRED74 input)
		(pin L0TXTLFCCMPLMCCRED73 L0TXTLFCCMPLMCCRED73 input)
		(pin L0TXTLFCCMPLMCCRED72 L0TXTLFCCMPLMCCRED72 input)
		(pin L0TXTLFCCMPLMCCRED71 L0TXTLFCCMPLMCCRED71 input)
		(pin L0TXTLFCCMPLMCCRED70 L0TXTLFCCMPLMCCRED70 input)
		(pin L0TXTLFCCMPLMCCRED69 L0TXTLFCCMPLMCCRED69 input)
		(pin L0TXTLFCCMPLMCCRED68 L0TXTLFCCMPLMCCRED68 input)
		(pin L0TXTLFCCMPLMCCRED67 L0TXTLFCCMPLMCCRED67 input)
		(pin L0TXTLFCCMPLMCCRED66 L0TXTLFCCMPLMCCRED66 input)
		(pin L0TXTLFCCMPLMCCRED65 L0TXTLFCCMPLMCCRED65 input)
		(pin L0TXTLFCCMPLMCCRED64 L0TXTLFCCMPLMCCRED64 input)
		(pin L0TXTLFCCMPLMCCRED63 L0TXTLFCCMPLMCCRED63 input)
		(pin L0TXTLFCCMPLMCCRED62 L0TXTLFCCMPLMCCRED62 input)
		(pin L0TXTLFCCMPLMCCRED61 L0TXTLFCCMPLMCCRED61 input)
		(pin L0TXTLFCCMPLMCCRED60 L0TXTLFCCMPLMCCRED60 input)
		(pin L0TXTLFCCMPLMCCRED59 L0TXTLFCCMPLMCCRED59 input)
		(pin L0TXTLFCCMPLMCCRED58 L0TXTLFCCMPLMCCRED58 input)
		(pin L0TXTLFCCMPLMCCRED57 L0TXTLFCCMPLMCCRED57 input)
		(pin L0TXTLFCCMPLMCCRED56 L0TXTLFCCMPLMCCRED56 input)
		(pin L0TXTLFCCMPLMCCRED55 L0TXTLFCCMPLMCCRED55 input)
		(pin L0TXTLFCCMPLMCCRED54 L0TXTLFCCMPLMCCRED54 input)
		(pin L0TXTLFCCMPLMCCRED53 L0TXTLFCCMPLMCCRED53 input)
		(pin L0TXTLFCCMPLMCCRED52 L0TXTLFCCMPLMCCRED52 input)
		(pin L0TXTLFCCMPLMCCRED51 L0TXTLFCCMPLMCCRED51 input)
		(pin L0TXTLFCCMPLMCCRED50 L0TXTLFCCMPLMCCRED50 input)
		(pin L0TXTLFCCMPLMCCRED49 L0TXTLFCCMPLMCCRED49 input)
		(pin L0TXTLFCCMPLMCCRED48 L0TXTLFCCMPLMCCRED48 input)
		(pin L0TXTLFCCMPLMCCRED47 L0TXTLFCCMPLMCCRED47 input)
		(pin L0TXTLFCCMPLMCCRED46 L0TXTLFCCMPLMCCRED46 input)
		(pin L0TXTLFCCMPLMCCRED45 L0TXTLFCCMPLMCCRED45 input)
		(pin L0TXTLFCCMPLMCCRED44 L0TXTLFCCMPLMCCRED44 input)
		(pin L0TXTLFCCMPLMCCRED43 L0TXTLFCCMPLMCCRED43 input)
		(pin L0TXTLFCCMPLMCCRED42 L0TXTLFCCMPLMCCRED42 input)
		(pin L0TXTLFCCMPLMCCRED41 L0TXTLFCCMPLMCCRED41 input)
		(pin L0TXTLFCCMPLMCCRED40 L0TXTLFCCMPLMCCRED40 input)
		(pin L0TXTLFCCMPLMCCRED39 L0TXTLFCCMPLMCCRED39 input)
		(pin L0TXTLFCCMPLMCCRED38 L0TXTLFCCMPLMCCRED38 input)
		(pin L0TXTLFCCMPLMCCRED37 L0TXTLFCCMPLMCCRED37 input)
		(pin L0TXTLFCCMPLMCCRED36 L0TXTLFCCMPLMCCRED36 input)
		(pin L0TXTLFCCMPLMCCRED35 L0TXTLFCCMPLMCCRED35 input)
		(pin L0TXTLFCCMPLMCCRED34 L0TXTLFCCMPLMCCRED34 input)
		(pin L0TXTLFCCMPLMCCRED33 L0TXTLFCCMPLMCCRED33 input)
		(pin L0TXTLFCCMPLMCCRED32 L0TXTLFCCMPLMCCRED32 input)
		(pin L0TXTLFCCMPLMCCRED31 L0TXTLFCCMPLMCCRED31 input)
		(pin L0TXTLFCCMPLMCCRED30 L0TXTLFCCMPLMCCRED30 input)
		(pin L0TXTLFCCMPLMCCRED29 L0TXTLFCCMPLMCCRED29 input)
		(pin L0TXTLFCCMPLMCCRED28 L0TXTLFCCMPLMCCRED28 input)
		(pin L0TXTLFCCMPLMCCRED27 L0TXTLFCCMPLMCCRED27 input)
		(pin L0TXTLFCCMPLMCCRED26 L0TXTLFCCMPLMCCRED26 input)
		(pin L0TXTLFCCMPLMCCRED25 L0TXTLFCCMPLMCCRED25 input)
		(pin L0TXTLFCCMPLMCCRED24 L0TXTLFCCMPLMCCRED24 input)
		(pin L0TXTLFCCMPLMCCRED23 L0TXTLFCCMPLMCCRED23 input)
		(pin L0TXTLFCCMPLMCCRED22 L0TXTLFCCMPLMCCRED22 input)
		(pin L0TXTLFCCMPLMCCRED21 L0TXTLFCCMPLMCCRED21 input)
		(pin L0TXTLFCCMPLMCCRED20 L0TXTLFCCMPLMCCRED20 input)
		(pin L0TXTLFCCMPLMCCRED19 L0TXTLFCCMPLMCCRED19 input)
		(pin L0TXTLFCCMPLMCCRED18 L0TXTLFCCMPLMCCRED18 input)
		(pin L0TXTLFCCMPLMCCRED17 L0TXTLFCCMPLMCCRED17 input)
		(pin L0TXTLFCCMPLMCCRED16 L0TXTLFCCMPLMCCRED16 input)
		(pin L0TXTLFCCMPLMCCRED15 L0TXTLFCCMPLMCCRED15 input)
		(pin L0TXTLFCCMPLMCCRED14 L0TXTLFCCMPLMCCRED14 input)
		(pin L0TXTLFCCMPLMCCRED13 L0TXTLFCCMPLMCCRED13 input)
		(pin L0TXTLFCCMPLMCCRED12 L0TXTLFCCMPLMCCRED12 input)
		(pin L0TXTLFCCMPLMCCRED11 L0TXTLFCCMPLMCCRED11 input)
		(pin L0TXTLFCCMPLMCCRED10 L0TXTLFCCMPLMCCRED10 input)
		(pin L0TXTLFCCMPLMCCRED9 L0TXTLFCCMPLMCCRED9 input)
		(pin L0TXTLFCCMPLMCCRED8 L0TXTLFCCMPLMCCRED8 input)
		(pin L0TXTLFCCMPLMCCRED7 L0TXTLFCCMPLMCCRED7 input)
		(pin L0TXTLFCCMPLMCCRED6 L0TXTLFCCMPLMCCRED6 input)
		(pin L0TXTLFCCMPLMCCRED5 L0TXTLFCCMPLMCCRED5 input)
		(pin L0TXTLFCCMPLMCCRED4 L0TXTLFCCMPLMCCRED4 input)
		(pin L0TXTLFCCMPLMCCRED3 L0TXTLFCCMPLMCCRED3 input)
		(pin L0TXTLFCCMPLMCCRED2 L0TXTLFCCMPLMCCRED2 input)
		(pin L0TXTLFCCMPLMCCRED1 L0TXTLFCCMPLMCCRED1 input)
		(pin L0TXTLFCCMPLMCCRED0 L0TXTLFCCMPLMCCRED0 input)
		(pin L0TXCFGPMTYPE2 L0TXCFGPMTYPE2 input)
		(pin L0TXCFGPMTYPE1 L0TXCFGPMTYPE1 input)
		(pin L0TXCFGPMTYPE0 L0TXCFGPMTYPE0 input)
		(pin L0TXCFGPM L0TXCFGPM input)
		(pin L0TXBEACON L0TXBEACON input)
		(pin L0TRANSACTIONSPENDING L0TRANSACTIONSPENDING input)
		(pin L0TLLINKRETRAIN L0TLLINKRETRAIN input)
		(pin L0TLASFCCREDSTARVATION L0TLASFCCREDSTARVATION input)
		(pin L0SETUSERSYSTEMERROR L0SETUSERSYSTEMERROR input)
		(pin L0SETUSERSIGNALLEDTARGETABORT L0SETUSERSIGNALLEDTARGETABORT input)
		(pin L0SETUSERRECEIVEDTARGETABORT L0SETUSERRECEIVEDTARGETABORT input)
		(pin L0SETUSERRECEIVEDMASTERABORT L0SETUSERRECEIVEDMASTERABORT input)
		(pin L0SETUSERMASTERDATAPARITY L0SETUSERMASTERDATAPARITY input)
		(pin L0SETUSERDETECTEDPARITYERROR L0SETUSERDETECTEDPARITYERROR input)
		(pin L0SETUNSUPPORTEDREQUESTOTHERERROR L0SETUNSUPPORTEDREQUESTOTHERERROR input)
		(pin L0SETUNSUPPORTEDREQUESTNONPOSTEDERROR L0SETUNSUPPORTEDREQUESTNONPOSTEDERROR input)
		(pin L0SETUNEXPECTEDCOMPLETIONUNCORRERROR L0SETUNEXPECTEDCOMPLETIONUNCORRERROR input)
		(pin L0SETUNEXPECTEDCOMPLETIONCORRERROR L0SETUNEXPECTEDCOMPLETIONCORRERROR input)
		(pin L0SETLINKSYSTEMERROR L0SETLINKSYSTEMERROR input)
		(pin L0SETLINKSIGNALLEDTARGETABORT L0SETLINKSIGNALLEDTARGETABORT input)
		(pin L0SETLINKRECEIVEDTARGETABORT L0SETLINKRECEIVEDTARGETABORT input)
		(pin L0SETLINKRECEIVEDMASTERABORT L0SETLINKRECEIVEDMASTERABORT input)
		(pin L0SETLINKMASTERDATAPARITY L0SETLINKMASTERDATAPARITY input)
		(pin L0SETLINKDETECTEDPARITYERROR L0SETLINKDETECTEDPARITYERROR input)
		(pin L0SETDETECTEDNONFATALERROR L0SETDETECTEDNONFATALERROR input)
		(pin L0SETDETECTEDFATALERROR L0SETDETECTEDFATALERROR input)
		(pin L0SETDETECTEDCORRERROR L0SETDETECTEDCORRERROR input)
		(pin L0SETCOMPLETIONTIMEOUTUNCORRERROR L0SETCOMPLETIONTIMEOUTUNCORRERROR input)
		(pin L0SETCOMPLETIONTIMEOUTCORRERROR L0SETCOMPLETIONTIMEOUTCORRERROR input)
		(pin L0SETCOMPLETERABORTERROR L0SETCOMPLETERABORTERROR input)
		(pin L0SENDUNLOCKMESSAGE L0SENDUNLOCKMESSAGE input)
		(pin L0RXTLTLPNONINITIALIZEDVC7 L0RXTLTLPNONINITIALIZEDVC7 input)
		(pin L0RXTLTLPNONINITIALIZEDVC6 L0RXTLTLPNONINITIALIZEDVC6 input)
		(pin L0RXTLTLPNONINITIALIZEDVC5 L0RXTLTLPNONINITIALIZEDVC5 input)
		(pin L0RXTLTLPNONINITIALIZEDVC4 L0RXTLTLPNONINITIALIZEDVC4 input)
		(pin L0RXTLTLPNONINITIALIZEDVC3 L0RXTLTLPNONINITIALIZEDVC3 input)
		(pin L0RXTLTLPNONINITIALIZEDVC2 L0RXTLTLPNONINITIALIZEDVC2 input)
		(pin L0RXTLTLPNONINITIALIZEDVC1 L0RXTLTLPNONINITIALIZEDVC1 input)
		(pin L0RXTLTLPNONINITIALIZEDVC0 L0RXTLTLPNONINITIALIZEDVC0 input)
		(pin L0ROOTTURNOFFREQ L0ROOTTURNOFFREQ input)
		(pin L0REPLAYTIMERADJUSTMENT11 L0REPLAYTIMERADJUSTMENT11 input)
		(pin L0REPLAYTIMERADJUSTMENT10 L0REPLAYTIMERADJUSTMENT10 input)
		(pin L0REPLAYTIMERADJUSTMENT9 L0REPLAYTIMERADJUSTMENT9 input)
		(pin L0REPLAYTIMERADJUSTMENT8 L0REPLAYTIMERADJUSTMENT8 input)
		(pin L0REPLAYTIMERADJUSTMENT7 L0REPLAYTIMERADJUSTMENT7 input)
		(pin L0REPLAYTIMERADJUSTMENT6 L0REPLAYTIMERADJUSTMENT6 input)
		(pin L0REPLAYTIMERADJUSTMENT5 L0REPLAYTIMERADJUSTMENT5 input)
		(pin L0REPLAYTIMERADJUSTMENT4 L0REPLAYTIMERADJUSTMENT4 input)
		(pin L0REPLAYTIMERADJUSTMENT3 L0REPLAYTIMERADJUSTMENT3 input)
		(pin L0REPLAYTIMERADJUSTMENT2 L0REPLAYTIMERADJUSTMENT2 input)
		(pin L0REPLAYTIMERADJUSTMENT1 L0REPLAYTIMERADJUSTMENT1 input)
		(pin L0REPLAYTIMERADJUSTMENT0 L0REPLAYTIMERADJUSTMENT0 input)
		(pin L0PWRNEXTLINKSTATE1 L0PWRNEXTLINKSTATE1 input)
		(pin L0PWRNEXTLINKSTATE0 L0PWRNEXTLINKSTATE0 input)
		(pin L0PWRNEWSTATEREQ L0PWRNEWSTATEREQ input)
		(pin L0PRESENCEDETECTSLOTEMPTYN L0PRESENCEDETECTSLOTEMPTYN input)
		(pin L0POWERFAULTDETECTED L0POWERFAULTDETECTED input)
		(pin L0PORTNUMBER7 L0PORTNUMBER7 input)
		(pin L0PORTNUMBER6 L0PORTNUMBER6 input)
		(pin L0PORTNUMBER5 L0PORTNUMBER5 input)
		(pin L0PORTNUMBER4 L0PORTNUMBER4 input)
		(pin L0PORTNUMBER3 L0PORTNUMBER3 input)
		(pin L0PORTNUMBER2 L0PORTNUMBER2 input)
		(pin L0PORTNUMBER1 L0PORTNUMBER1 input)
		(pin L0PORTNUMBER0 L0PORTNUMBER0 input)
		(pin L0PMEREQIN L0PMEREQIN input)
		(pin L0PACKETHEADERFROMUSER127 L0PACKETHEADERFROMUSER127 input)
		(pin L0PACKETHEADERFROMUSER126 L0PACKETHEADERFROMUSER126 input)
		(pin L0PACKETHEADERFROMUSER125 L0PACKETHEADERFROMUSER125 input)
		(pin L0PACKETHEADERFROMUSER124 L0PACKETHEADERFROMUSER124 input)
		(pin L0PACKETHEADERFROMUSER123 L0PACKETHEADERFROMUSER123 input)
		(pin L0PACKETHEADERFROMUSER122 L0PACKETHEADERFROMUSER122 input)
		(pin L0PACKETHEADERFROMUSER121 L0PACKETHEADERFROMUSER121 input)
		(pin L0PACKETHEADERFROMUSER120 L0PACKETHEADERFROMUSER120 input)
		(pin L0PACKETHEADERFROMUSER119 L0PACKETHEADERFROMUSER119 input)
		(pin L0PACKETHEADERFROMUSER118 L0PACKETHEADERFROMUSER118 input)
		(pin L0PACKETHEADERFROMUSER117 L0PACKETHEADERFROMUSER117 input)
		(pin L0PACKETHEADERFROMUSER116 L0PACKETHEADERFROMUSER116 input)
		(pin L0PACKETHEADERFROMUSER115 L0PACKETHEADERFROMUSER115 input)
		(pin L0PACKETHEADERFROMUSER114 L0PACKETHEADERFROMUSER114 input)
		(pin L0PACKETHEADERFROMUSER113 L0PACKETHEADERFROMUSER113 input)
		(pin L0PACKETHEADERFROMUSER112 L0PACKETHEADERFROMUSER112 input)
		(pin L0PACKETHEADERFROMUSER111 L0PACKETHEADERFROMUSER111 input)
		(pin L0PACKETHEADERFROMUSER110 L0PACKETHEADERFROMUSER110 input)
		(pin L0PACKETHEADERFROMUSER109 L0PACKETHEADERFROMUSER109 input)
		(pin L0PACKETHEADERFROMUSER108 L0PACKETHEADERFROMUSER108 input)
		(pin L0PACKETHEADERFROMUSER107 L0PACKETHEADERFROMUSER107 input)
		(pin L0PACKETHEADERFROMUSER106 L0PACKETHEADERFROMUSER106 input)
		(pin L0PACKETHEADERFROMUSER105 L0PACKETHEADERFROMUSER105 input)
		(pin L0PACKETHEADERFROMUSER104 L0PACKETHEADERFROMUSER104 input)
		(pin L0PACKETHEADERFROMUSER103 L0PACKETHEADERFROMUSER103 input)
		(pin L0PACKETHEADERFROMUSER102 L0PACKETHEADERFROMUSER102 input)
		(pin L0PACKETHEADERFROMUSER101 L0PACKETHEADERFROMUSER101 input)
		(pin L0PACKETHEADERFROMUSER100 L0PACKETHEADERFROMUSER100 input)
		(pin L0PACKETHEADERFROMUSER99 L0PACKETHEADERFROMUSER99 input)
		(pin L0PACKETHEADERFROMUSER98 L0PACKETHEADERFROMUSER98 input)
		(pin L0PACKETHEADERFROMUSER97 L0PACKETHEADERFROMUSER97 input)
		(pin L0PACKETHEADERFROMUSER96 L0PACKETHEADERFROMUSER96 input)
		(pin L0PACKETHEADERFROMUSER95 L0PACKETHEADERFROMUSER95 input)
		(pin L0PACKETHEADERFROMUSER94 L0PACKETHEADERFROMUSER94 input)
		(pin L0PACKETHEADERFROMUSER93 L0PACKETHEADERFROMUSER93 input)
		(pin L0PACKETHEADERFROMUSER92 L0PACKETHEADERFROMUSER92 input)
		(pin L0PACKETHEADERFROMUSER91 L0PACKETHEADERFROMUSER91 input)
		(pin L0PACKETHEADERFROMUSER90 L0PACKETHEADERFROMUSER90 input)
		(pin L0PACKETHEADERFROMUSER89 L0PACKETHEADERFROMUSER89 input)
		(pin L0PACKETHEADERFROMUSER88 L0PACKETHEADERFROMUSER88 input)
		(pin L0PACKETHEADERFROMUSER87 L0PACKETHEADERFROMUSER87 input)
		(pin L0PACKETHEADERFROMUSER86 L0PACKETHEADERFROMUSER86 input)
		(pin L0PACKETHEADERFROMUSER85 L0PACKETHEADERFROMUSER85 input)
		(pin L0PACKETHEADERFROMUSER84 L0PACKETHEADERFROMUSER84 input)
		(pin L0PACKETHEADERFROMUSER83 L0PACKETHEADERFROMUSER83 input)
		(pin L0PACKETHEADERFROMUSER82 L0PACKETHEADERFROMUSER82 input)
		(pin L0PACKETHEADERFROMUSER81 L0PACKETHEADERFROMUSER81 input)
		(pin L0PACKETHEADERFROMUSER80 L0PACKETHEADERFROMUSER80 input)
		(pin L0PACKETHEADERFROMUSER79 L0PACKETHEADERFROMUSER79 input)
		(pin L0PACKETHEADERFROMUSER78 L0PACKETHEADERFROMUSER78 input)
		(pin L0PACKETHEADERFROMUSER77 L0PACKETHEADERFROMUSER77 input)
		(pin L0PACKETHEADERFROMUSER76 L0PACKETHEADERFROMUSER76 input)
		(pin L0PACKETHEADERFROMUSER75 L0PACKETHEADERFROMUSER75 input)
		(pin L0PACKETHEADERFROMUSER74 L0PACKETHEADERFROMUSER74 input)
		(pin L0PACKETHEADERFROMUSER73 L0PACKETHEADERFROMUSER73 input)
		(pin L0PACKETHEADERFROMUSER72 L0PACKETHEADERFROMUSER72 input)
		(pin L0PACKETHEADERFROMUSER71 L0PACKETHEADERFROMUSER71 input)
		(pin L0PACKETHEADERFROMUSER70 L0PACKETHEADERFROMUSER70 input)
		(pin L0PACKETHEADERFROMUSER69 L0PACKETHEADERFROMUSER69 input)
		(pin L0PACKETHEADERFROMUSER68 L0PACKETHEADERFROMUSER68 input)
		(pin L0PACKETHEADERFROMUSER67 L0PACKETHEADERFROMUSER67 input)
		(pin L0PACKETHEADERFROMUSER66 L0PACKETHEADERFROMUSER66 input)
		(pin L0PACKETHEADERFROMUSER65 L0PACKETHEADERFROMUSER65 input)
		(pin L0PACKETHEADERFROMUSER64 L0PACKETHEADERFROMUSER64 input)
		(pin L0PACKETHEADERFROMUSER63 L0PACKETHEADERFROMUSER63 input)
		(pin L0PACKETHEADERFROMUSER62 L0PACKETHEADERFROMUSER62 input)
		(pin L0PACKETHEADERFROMUSER61 L0PACKETHEADERFROMUSER61 input)
		(pin L0PACKETHEADERFROMUSER60 L0PACKETHEADERFROMUSER60 input)
		(pin L0PACKETHEADERFROMUSER59 L0PACKETHEADERFROMUSER59 input)
		(pin L0PACKETHEADERFROMUSER58 L0PACKETHEADERFROMUSER58 input)
		(pin L0PACKETHEADERFROMUSER57 L0PACKETHEADERFROMUSER57 input)
		(pin L0PACKETHEADERFROMUSER56 L0PACKETHEADERFROMUSER56 input)
		(pin L0PACKETHEADERFROMUSER55 L0PACKETHEADERFROMUSER55 input)
		(pin L0PACKETHEADERFROMUSER54 L0PACKETHEADERFROMUSER54 input)
		(pin L0PACKETHEADERFROMUSER53 L0PACKETHEADERFROMUSER53 input)
		(pin L0PACKETHEADERFROMUSER52 L0PACKETHEADERFROMUSER52 input)
		(pin L0PACKETHEADERFROMUSER51 L0PACKETHEADERFROMUSER51 input)
		(pin L0PACKETHEADERFROMUSER50 L0PACKETHEADERFROMUSER50 input)
		(pin L0PACKETHEADERFROMUSER49 L0PACKETHEADERFROMUSER49 input)
		(pin L0PACKETHEADERFROMUSER48 L0PACKETHEADERFROMUSER48 input)
		(pin L0PACKETHEADERFROMUSER47 L0PACKETHEADERFROMUSER47 input)
		(pin L0PACKETHEADERFROMUSER46 L0PACKETHEADERFROMUSER46 input)
		(pin L0PACKETHEADERFROMUSER45 L0PACKETHEADERFROMUSER45 input)
		(pin L0PACKETHEADERFROMUSER44 L0PACKETHEADERFROMUSER44 input)
		(pin L0PACKETHEADERFROMUSER43 L0PACKETHEADERFROMUSER43 input)
		(pin L0PACKETHEADERFROMUSER42 L0PACKETHEADERFROMUSER42 input)
		(pin L0PACKETHEADERFROMUSER41 L0PACKETHEADERFROMUSER41 input)
		(pin L0PACKETHEADERFROMUSER40 L0PACKETHEADERFROMUSER40 input)
		(pin L0PACKETHEADERFROMUSER39 L0PACKETHEADERFROMUSER39 input)
		(pin L0PACKETHEADERFROMUSER38 L0PACKETHEADERFROMUSER38 input)
		(pin L0PACKETHEADERFROMUSER37 L0PACKETHEADERFROMUSER37 input)
		(pin L0PACKETHEADERFROMUSER36 L0PACKETHEADERFROMUSER36 input)
		(pin L0PACKETHEADERFROMUSER35 L0PACKETHEADERFROMUSER35 input)
		(pin L0PACKETHEADERFROMUSER34 L0PACKETHEADERFROMUSER34 input)
		(pin L0PACKETHEADERFROMUSER33 L0PACKETHEADERFROMUSER33 input)
		(pin L0PACKETHEADERFROMUSER32 L0PACKETHEADERFROMUSER32 input)
		(pin L0PACKETHEADERFROMUSER31 L0PACKETHEADERFROMUSER31 input)
		(pin L0PACKETHEADERFROMUSER30 L0PACKETHEADERFROMUSER30 input)
		(pin L0PACKETHEADERFROMUSER29 L0PACKETHEADERFROMUSER29 input)
		(pin L0PACKETHEADERFROMUSER28 L0PACKETHEADERFROMUSER28 input)
		(pin L0PACKETHEADERFROMUSER27 L0PACKETHEADERFROMUSER27 input)
		(pin L0PACKETHEADERFROMUSER26 L0PACKETHEADERFROMUSER26 input)
		(pin L0PACKETHEADERFROMUSER25 L0PACKETHEADERFROMUSER25 input)
		(pin L0PACKETHEADERFROMUSER24 L0PACKETHEADERFROMUSER24 input)
		(pin L0PACKETHEADERFROMUSER23 L0PACKETHEADERFROMUSER23 input)
		(pin L0PACKETHEADERFROMUSER22 L0PACKETHEADERFROMUSER22 input)
		(pin L0PACKETHEADERFROMUSER21 L0PACKETHEADERFROMUSER21 input)
		(pin L0PACKETHEADERFROMUSER20 L0PACKETHEADERFROMUSER20 input)
		(pin L0PACKETHEADERFROMUSER19 L0PACKETHEADERFROMUSER19 input)
		(pin L0PACKETHEADERFROMUSER18 L0PACKETHEADERFROMUSER18 input)
		(pin L0PACKETHEADERFROMUSER17 L0PACKETHEADERFROMUSER17 input)
		(pin L0PACKETHEADERFROMUSER16 L0PACKETHEADERFROMUSER16 input)
		(pin L0PACKETHEADERFROMUSER15 L0PACKETHEADERFROMUSER15 input)
		(pin L0PACKETHEADERFROMUSER14 L0PACKETHEADERFROMUSER14 input)
		(pin L0PACKETHEADERFROMUSER13 L0PACKETHEADERFROMUSER13 input)
		(pin L0PACKETHEADERFROMUSER12 L0PACKETHEADERFROMUSER12 input)
		(pin L0PACKETHEADERFROMUSER11 L0PACKETHEADERFROMUSER11 input)
		(pin L0PACKETHEADERFROMUSER10 L0PACKETHEADERFROMUSER10 input)
		(pin L0PACKETHEADERFROMUSER9 L0PACKETHEADERFROMUSER9 input)
		(pin L0PACKETHEADERFROMUSER8 L0PACKETHEADERFROMUSER8 input)
		(pin L0PACKETHEADERFROMUSER7 L0PACKETHEADERFROMUSER7 input)
		(pin L0PACKETHEADERFROMUSER6 L0PACKETHEADERFROMUSER6 input)
		(pin L0PACKETHEADERFROMUSER5 L0PACKETHEADERFROMUSER5 input)
		(pin L0PACKETHEADERFROMUSER4 L0PACKETHEADERFROMUSER4 input)
		(pin L0PACKETHEADERFROMUSER3 L0PACKETHEADERFROMUSER3 input)
		(pin L0PACKETHEADERFROMUSER2 L0PACKETHEADERFROMUSER2 input)
		(pin L0PACKETHEADERFROMUSER1 L0PACKETHEADERFROMUSER1 input)
		(pin L0PACKETHEADERFROMUSER0 L0PACKETHEADERFROMUSER0 input)
		(pin L0MSIREQUEST03 L0MSIREQUEST03 input)
		(pin L0MSIREQUEST02 L0MSIREQUEST02 input)
		(pin L0MSIREQUEST01 L0MSIREQUEST01 input)
		(pin L0MSIREQUEST00 L0MSIREQUEST00 input)
		(pin L0MRLSENSORCLOSEDN L0MRLSENSORCLOSEDN input)
		(pin L0LEGACYINTFUNCT0 L0LEGACYINTFUNCT0 input)
		(pin L0FWDNONFATALERRIN L0FWDNONFATALERRIN input)
		(pin L0FWDFATALERRIN L0FWDFATALERRIN input)
		(pin L0FWDDEASSERTINTDLEGACYINT L0FWDDEASSERTINTDLEGACYINT input)
		(pin L0FWDDEASSERTINTCLEGACYINT L0FWDDEASSERTINTCLEGACYINT input)
		(pin L0FWDDEASSERTINTBLEGACYINT L0FWDDEASSERTINTBLEGACYINT input)
		(pin L0FWDDEASSERTINTALEGACYINT L0FWDDEASSERTINTALEGACYINT input)
		(pin L0FWDCORRERRIN L0FWDCORRERRIN input)
		(pin L0FWDASSERTINTDLEGACYINT L0FWDASSERTINTDLEGACYINT input)
		(pin L0FWDASSERTINTCLEGACYINT L0FWDASSERTINTCLEGACYINT input)
		(pin L0FWDASSERTINTBLEGACYINT L0FWDASSERTINTBLEGACYINT input)
		(pin L0FWDASSERTINTALEGACYINT L0FWDASSERTINTALEGACYINT input)
		(pin L0ELECTROMECHANICALINTERLOCKENGAGED L0ELECTROMECHANICALINTERLOCKENGAGED input)
		(pin L0DLLHOLDLINKUP L0DLLHOLDLINKUP input)
		(pin L0CFGVCID23 L0CFGVCID23 input)
		(pin L0CFGVCID22 L0CFGVCID22 input)
		(pin L0CFGVCID21 L0CFGVCID21 input)
		(pin L0CFGVCID20 L0CFGVCID20 input)
		(pin L0CFGVCID19 L0CFGVCID19 input)
		(pin L0CFGVCID18 L0CFGVCID18 input)
		(pin L0CFGVCID17 L0CFGVCID17 input)
		(pin L0CFGVCID16 L0CFGVCID16 input)
		(pin L0CFGVCID15 L0CFGVCID15 input)
		(pin L0CFGVCID14 L0CFGVCID14 input)
		(pin L0CFGVCID13 L0CFGVCID13 input)
		(pin L0CFGVCID12 L0CFGVCID12 input)
		(pin L0CFGVCID11 L0CFGVCID11 input)
		(pin L0CFGVCID10 L0CFGVCID10 input)
		(pin L0CFGVCID9 L0CFGVCID9 input)
		(pin L0CFGVCID8 L0CFGVCID8 input)
		(pin L0CFGVCID7 L0CFGVCID7 input)
		(pin L0CFGVCID6 L0CFGVCID6 input)
		(pin L0CFGVCID5 L0CFGVCID5 input)
		(pin L0CFGVCID4 L0CFGVCID4 input)
		(pin L0CFGVCID3 L0CFGVCID3 input)
		(pin L0CFGVCID2 L0CFGVCID2 input)
		(pin L0CFGVCID1 L0CFGVCID1 input)
		(pin L0CFGVCID0 L0CFGVCID0 input)
		(pin L0CFGVCENABLE7 L0CFGVCENABLE7 input)
		(pin L0CFGVCENABLE6 L0CFGVCENABLE6 input)
		(pin L0CFGVCENABLE5 L0CFGVCENABLE5 input)
		(pin L0CFGVCENABLE4 L0CFGVCENABLE4 input)
		(pin L0CFGVCENABLE3 L0CFGVCENABLE3 input)
		(pin L0CFGVCENABLE2 L0CFGVCENABLE2 input)
		(pin L0CFGVCENABLE1 L0CFGVCENABLE1 input)
		(pin L0CFGVCENABLE0 L0CFGVCENABLE0 input)
		(pin L0CFGNEGOTIATEDMAXP2 L0CFGNEGOTIATEDMAXP2 input)
		(pin L0CFGNEGOTIATEDMAXP1 L0CFGNEGOTIATEDMAXP1 input)
		(pin L0CFGNEGOTIATEDMAXP0 L0CFGNEGOTIATEDMAXP0 input)
		(pin L0CFGLOOPBACKMASTER L0CFGLOOPBACKMASTER input)
		(pin L0CFGLINKDISABLE L0CFGLINKDISABLE input)
		(pin L0CFGL0SEXITLAT2 L0CFGL0SEXITLAT2 input)
		(pin L0CFGL0SEXITLAT1 L0CFGL0SEXITLAT1 input)
		(pin L0CFGL0SEXITLAT0 L0CFGL0SEXITLAT0 input)
		(pin L0CFGL0SENTRYSUP L0CFGL0SENTRYSUP input)
		(pin L0CFGL0SENTRYENABLE L0CFGL0SENTRYENABLE input)
		(pin L0CFGEXTENDEDSYNC L0CFGEXTENDEDSYNC input)
		(pin L0CFGDISABLESCRAMBLE L0CFGDISABLESCRAMBLE input)
		(pin L0CFGASSTATECHANGECMD3 L0CFGASSTATECHANGECMD3 input)
		(pin L0CFGASSTATECHANGECMD2 L0CFGASSTATECHANGECMD2 input)
		(pin L0CFGASSTATECHANGECMD1 L0CFGASSTATECHANGECMD1 input)
		(pin L0CFGASSTATECHANGECMD0 L0CFGASSTATECHANGECMD0 input)
		(pin L0CFGASSPANTREEOWNEDSTATE L0CFGASSPANTREEOWNEDSTATE input)
		(pin L0ATTENTIONBUTTONPRESSED L0ATTENTIONBUTTONPRESSED input)
		(pin L0ASTURNPOOLBITSCONSUMED2 L0ASTURNPOOLBITSCONSUMED2 input)
		(pin L0ASTURNPOOLBITSCONSUMED1 L0ASTURNPOOLBITSCONSUMED1 input)
		(pin L0ASTURNPOOLBITSCONSUMED0 L0ASTURNPOOLBITSCONSUMED0 input)
		(pin L0ASPORTCOUNT7 L0ASPORTCOUNT7 input)
		(pin L0ASPORTCOUNT6 L0ASPORTCOUNT6 input)
		(pin L0ASPORTCOUNT5 L0ASPORTCOUNT5 input)
		(pin L0ASPORTCOUNT4 L0ASPORTCOUNT4 input)
		(pin L0ASPORTCOUNT3 L0ASPORTCOUNT3 input)
		(pin L0ASPORTCOUNT2 L0ASPORTCOUNT2 input)
		(pin L0ASPORTCOUNT1 L0ASPORTCOUNT1 input)
		(pin L0ASPORTCOUNT0 L0ASPORTCOUNT0 input)
		(pin L0ASE L0ASE input)
		(pin L0ALLDOWNRXPORTSINL0S L0ALLDOWNRXPORTSINL0S input)
		(pin L0ALLDOWNPORTSINL1 L0ALLDOWNPORTSINL1 input)
		(pin L0ACKNAKTIMERADJUSTMENT11 L0ACKNAKTIMERADJUSTMENT11 input)
		(pin L0ACKNAKTIMERADJUSTMENT10 L0ACKNAKTIMERADJUSTMENT10 input)
		(pin L0ACKNAKTIMERADJUSTMENT9 L0ACKNAKTIMERADJUSTMENT9 input)
		(pin L0ACKNAKTIMERADJUSTMENT8 L0ACKNAKTIMERADJUSTMENT8 input)
		(pin L0ACKNAKTIMERADJUSTMENT7 L0ACKNAKTIMERADJUSTMENT7 input)
		(pin L0ACKNAKTIMERADJUSTMENT6 L0ACKNAKTIMERADJUSTMENT6 input)
		(pin L0ACKNAKTIMERADJUSTMENT5 L0ACKNAKTIMERADJUSTMENT5 input)
		(pin L0ACKNAKTIMERADJUSTMENT4 L0ACKNAKTIMERADJUSTMENT4 input)
		(pin L0ACKNAKTIMERADJUSTMENT3 L0ACKNAKTIMERADJUSTMENT3 input)
		(pin L0ACKNAKTIMERADJUSTMENT2 L0ACKNAKTIMERADJUSTMENT2 input)
		(pin L0ACKNAKTIMERADJUSTMENT1 L0ACKNAKTIMERADJUSTMENT1 input)
		(pin L0ACKNAKTIMERADJUSTMENT0 L0ACKNAKTIMERADJUSTMENT0 input)
		(pin CROSSLINKSEED CROSSLINKSEED input)
		(pin CRMUSERCLKTXO CRMUSERCLKTXO input)
		(pin CRMUSERCLKRXO CRMUSERCLKRXO input)
		(pin CRMUSERCLK CRMUSERCLK input)
		(pin CRMUSERCFGRSTN CRMUSERCFGRSTN input)
		(pin CRMURSTN CRMURSTN input)
		(pin CRMTXHOTRESETN CRMTXHOTRESETN input)
		(pin CRMNVRSTN CRMNVRSTN input)
		(pin CRMMGMTRSTN CRMMGMTRSTN input)
		(pin CRMCORECLKTXO CRMCORECLKTXO input)
		(pin CRMCORECLKRXO CRMCORECLKRXO input)
		(pin CRMCORECLKDLO CRMCORECLKDLO input)
		(pin CRMCORECLK CRMCORECLK input)
		(pin CRMCFGBRIDGEHOTRESET CRMCFGBRIDGEHOTRESET input)
		(pin COMPLIANCEAVOID COMPLIANCEAVOID input)
		(pin CFGNEGOTIATEDLINKWIDTH5 CFGNEGOTIATEDLINKWIDTH5 input)
		(pin CFGNEGOTIATEDLINKWIDTH4 CFGNEGOTIATEDLINKWIDTH4 input)
		(pin CFGNEGOTIATEDLINKWIDTH3 CFGNEGOTIATEDLINKWIDTH3 input)
		(pin CFGNEGOTIATEDLINKWIDTH2 CFGNEGOTIATEDLINKWIDTH2 input)
		(pin CFGNEGOTIATEDLINKWIDTH1 CFGNEGOTIATEDLINKWIDTH1 input)
		(pin CFGNEGOTIATEDLINKWIDTH0 CFGNEGOTIATEDLINKWIDTH0 input)
		(pin AUXPOWER AUXPOWER input)
		(pin MEMSPACEENABLE MEMSPACEENABLE output)
		(pin IOSPACEENABLE IOSPACEENABLE output)
		(pin MAXREADREQUESTSIZE2 MAXREADREQUESTSIZE2 output)
		(pin MAXREADREQUESTSIZE1 MAXREADREQUESTSIZE1 output)
		(pin MAXREADREQUESTSIZE0 MAXREADREQUESTSIZE0 output)
		(pin MAXPAYLOADSIZE2 MAXPAYLOADSIZE2 output)
		(pin MAXPAYLOADSIZE1 MAXPAYLOADSIZE1 output)
		(pin MAXPAYLOADSIZE0 MAXPAYLOADSIZE0 output)
		(pin PIPETXELECIDLEL7 PIPETXELECIDLEL7 output)
		(pin PIPETXELECIDLEL6 PIPETXELECIDLEL6 output)
		(pin PIPETXELECIDLEL5 PIPETXELECIDLEL5 output)
		(pin PIPETXELECIDLEL4 PIPETXELECIDLEL4 output)
		(pin PIPETXELECIDLEL3 PIPETXELECIDLEL3 output)
		(pin PIPETXELECIDLEL2 PIPETXELECIDLEL2 output)
		(pin PIPETXELECIDLEL1 PIPETXELECIDLEL1 output)
		(pin PIPETXELECIDLEL0 PIPETXELECIDLEL0 output)
		(pin PIPETXDETECTRXLOOPBACKL7 PIPETXDETECTRXLOOPBACKL7 output)
		(pin PIPETXDETECTRXLOOPBACKL6 PIPETXDETECTRXLOOPBACKL6 output)
		(pin PIPETXDETECTRXLOOPBACKL5 PIPETXDETECTRXLOOPBACKL5 output)
		(pin PIPETXDETECTRXLOOPBACKL4 PIPETXDETECTRXLOOPBACKL4 output)
		(pin PIPETXDETECTRXLOOPBACKL3 PIPETXDETECTRXLOOPBACKL3 output)
		(pin PIPETXDETECTRXLOOPBACKL2 PIPETXDETECTRXLOOPBACKL2 output)
		(pin PIPETXDETECTRXLOOPBACKL1 PIPETXDETECTRXLOOPBACKL1 output)
		(pin PIPETXDETECTRXLOOPBACKL0 PIPETXDETECTRXLOOPBACKL0 output)
		(pin PIPETXDATAL77 PIPETXDATAL77 output)
		(pin PIPETXDATAL76 PIPETXDATAL76 output)
		(pin PIPETXDATAL75 PIPETXDATAL75 output)
		(pin PIPETXDATAL74 PIPETXDATAL74 output)
		(pin PIPETXDATAL73 PIPETXDATAL73 output)
		(pin PIPETXDATAL72 PIPETXDATAL72 output)
		(pin PIPETXDATAL71 PIPETXDATAL71 output)
		(pin PIPETXDATAL70 PIPETXDATAL70 output)
		(pin PIPETXDATAL67 PIPETXDATAL67 output)
		(pin PIPETXDATAL66 PIPETXDATAL66 output)
		(pin PIPETXDATAL65 PIPETXDATAL65 output)
		(pin PIPETXDATAL64 PIPETXDATAL64 output)
		(pin PIPETXDATAL63 PIPETXDATAL63 output)
		(pin PIPETXDATAL62 PIPETXDATAL62 output)
		(pin PIPETXDATAL61 PIPETXDATAL61 output)
		(pin PIPETXDATAL60 PIPETXDATAL60 output)
		(pin PIPETXDATAL57 PIPETXDATAL57 output)
		(pin PIPETXDATAL56 PIPETXDATAL56 output)
		(pin PIPETXDATAL55 PIPETXDATAL55 output)
		(pin PIPETXDATAL54 PIPETXDATAL54 output)
		(pin PIPETXDATAL53 PIPETXDATAL53 output)
		(pin PIPETXDATAL52 PIPETXDATAL52 output)
		(pin PIPETXDATAL51 PIPETXDATAL51 output)
		(pin PIPETXDATAL50 PIPETXDATAL50 output)
		(pin PIPETXDATAL47 PIPETXDATAL47 output)
		(pin PIPETXDATAL46 PIPETXDATAL46 output)
		(pin PIPETXDATAL45 PIPETXDATAL45 output)
		(pin PIPETXDATAL44 PIPETXDATAL44 output)
		(pin PIPETXDATAL43 PIPETXDATAL43 output)
		(pin PIPETXDATAL42 PIPETXDATAL42 output)
		(pin PIPETXDATAL41 PIPETXDATAL41 output)
		(pin PIPETXDATAL40 PIPETXDATAL40 output)
		(pin PIPETXDATAL37 PIPETXDATAL37 output)
		(pin PIPETXDATAL36 PIPETXDATAL36 output)
		(pin PIPETXDATAL35 PIPETXDATAL35 output)
		(pin PIPETXDATAL34 PIPETXDATAL34 output)
		(pin PIPETXDATAL33 PIPETXDATAL33 output)
		(pin PIPETXDATAL32 PIPETXDATAL32 output)
		(pin PIPETXDATAL31 PIPETXDATAL31 output)
		(pin PIPETXDATAL30 PIPETXDATAL30 output)
		(pin PIPETXDATAL27 PIPETXDATAL27 output)
		(pin PIPETXDATAL26 PIPETXDATAL26 output)
		(pin PIPETXDATAL25 PIPETXDATAL25 output)
		(pin PIPETXDATAL24 PIPETXDATAL24 output)
		(pin PIPETXDATAL23 PIPETXDATAL23 output)
		(pin PIPETXDATAL22 PIPETXDATAL22 output)
		(pin PIPETXDATAL21 PIPETXDATAL21 output)
		(pin PIPETXDATAL20 PIPETXDATAL20 output)
		(pin PIPETXDATAL17 PIPETXDATAL17 output)
		(pin PIPETXDATAL16 PIPETXDATAL16 output)
		(pin PIPETXDATAL15 PIPETXDATAL15 output)
		(pin PIPETXDATAL14 PIPETXDATAL14 output)
		(pin PIPETXDATAL13 PIPETXDATAL13 output)
		(pin PIPETXDATAL12 PIPETXDATAL12 output)
		(pin PIPETXDATAL11 PIPETXDATAL11 output)
		(pin PIPETXDATAL10 PIPETXDATAL10 output)
		(pin PIPETXDATAL07 PIPETXDATAL07 output)
		(pin PIPETXDATAL06 PIPETXDATAL06 output)
		(pin PIPETXDATAL05 PIPETXDATAL05 output)
		(pin PIPETXDATAL04 PIPETXDATAL04 output)
		(pin PIPETXDATAL03 PIPETXDATAL03 output)
		(pin PIPETXDATAL02 PIPETXDATAL02 output)
		(pin PIPETXDATAL01 PIPETXDATAL01 output)
		(pin PIPETXDATAL00 PIPETXDATAL00 output)
		(pin PIPETXDATAKL7 PIPETXDATAKL7 output)
		(pin PIPETXDATAKL6 PIPETXDATAKL6 output)
		(pin PIPETXDATAKL5 PIPETXDATAKL5 output)
		(pin PIPETXDATAKL4 PIPETXDATAKL4 output)
		(pin PIPETXDATAKL3 PIPETXDATAKL3 output)
		(pin PIPETXDATAKL2 PIPETXDATAKL2 output)
		(pin PIPETXDATAKL1 PIPETXDATAKL1 output)
		(pin PIPETXDATAKL0 PIPETXDATAKL0 output)
		(pin PIPETXCOMPLIANCEL7 PIPETXCOMPLIANCEL7 output)
		(pin PIPETXCOMPLIANCEL6 PIPETXCOMPLIANCEL6 output)
		(pin PIPETXCOMPLIANCEL5 PIPETXCOMPLIANCEL5 output)
		(pin PIPETXCOMPLIANCEL4 PIPETXCOMPLIANCEL4 output)
		(pin PIPETXCOMPLIANCEL3 PIPETXCOMPLIANCEL3 output)
		(pin PIPETXCOMPLIANCEL2 PIPETXCOMPLIANCEL2 output)
		(pin PIPETXCOMPLIANCEL1 PIPETXCOMPLIANCEL1 output)
		(pin PIPETXCOMPLIANCEL0 PIPETXCOMPLIANCEL0 output)
		(pin PIPERXPOLARITYL7 PIPERXPOLARITYL7 output)
		(pin PIPERXPOLARITYL6 PIPERXPOLARITYL6 output)
		(pin PIPERXPOLARITYL5 PIPERXPOLARITYL5 output)
		(pin PIPERXPOLARITYL4 PIPERXPOLARITYL4 output)
		(pin PIPERXPOLARITYL3 PIPERXPOLARITYL3 output)
		(pin PIPERXPOLARITYL2 PIPERXPOLARITYL2 output)
		(pin PIPERXPOLARITYL1 PIPERXPOLARITYL1 output)
		(pin PIPERXPOLARITYL0 PIPERXPOLARITYL0 output)
		(pin PIPERESETL7 PIPERESETL7 output)
		(pin PIPERESETL6 PIPERESETL6 output)
		(pin PIPERESETL5 PIPERESETL5 output)
		(pin PIPERESETL4 PIPERESETL4 output)
		(pin PIPERESETL3 PIPERESETL3 output)
		(pin PIPERESETL2 PIPERESETL2 output)
		(pin PIPERESETL1 PIPERESETL1 output)
		(pin PIPERESETL0 PIPERESETL0 output)
		(pin PIPEPOWERDOWNL71 PIPEPOWERDOWNL71 output)
		(pin PIPEPOWERDOWNL70 PIPEPOWERDOWNL70 output)
		(pin PIPEPOWERDOWNL61 PIPEPOWERDOWNL61 output)
		(pin PIPEPOWERDOWNL60 PIPEPOWERDOWNL60 output)
		(pin PIPEPOWERDOWNL51 PIPEPOWERDOWNL51 output)
		(pin PIPEPOWERDOWNL50 PIPEPOWERDOWNL50 output)
		(pin PIPEPOWERDOWNL41 PIPEPOWERDOWNL41 output)
		(pin PIPEPOWERDOWNL40 PIPEPOWERDOWNL40 output)
		(pin PIPEPOWERDOWNL31 PIPEPOWERDOWNL31 output)
		(pin PIPEPOWERDOWNL30 PIPEPOWERDOWNL30 output)
		(pin PIPEPOWERDOWNL21 PIPEPOWERDOWNL21 output)
		(pin PIPEPOWERDOWNL20 PIPEPOWERDOWNL20 output)
		(pin PIPEPOWERDOWNL11 PIPEPOWERDOWNL11 output)
		(pin PIPEPOWERDOWNL10 PIPEPOWERDOWNL10 output)
		(pin PIPEPOWERDOWNL01 PIPEPOWERDOWNL01 output)
		(pin PIPEPOWERDOWNL00 PIPEPOWERDOWNL00 output)
		(pin PIPEDESKEWLANESL7 PIPEDESKEWLANESL7 output)
		(pin PIPEDESKEWLANESL6 PIPEDESKEWLANESL6 output)
		(pin PIPEDESKEWLANESL5 PIPEDESKEWLANESL5 output)
		(pin PIPEDESKEWLANESL4 PIPEDESKEWLANESL4 output)
		(pin PIPEDESKEWLANESL3 PIPEDESKEWLANESL3 output)
		(pin PIPEDESKEWLANESL2 PIPEDESKEWLANESL2 output)
		(pin PIPEDESKEWLANESL1 PIPEDESKEWLANESL1 output)
		(pin PIPEDESKEWLANESL0 PIPEDESKEWLANESL0 output)
		(pin MIMTXBWEN MIMTXBWEN output)
		(pin MIMTXBWDATA63 MIMTXBWDATA63 output)
		(pin MIMTXBWDATA62 MIMTXBWDATA62 output)
		(pin MIMTXBWDATA61 MIMTXBWDATA61 output)
		(pin MIMTXBWDATA60 MIMTXBWDATA60 output)
		(pin MIMTXBWDATA59 MIMTXBWDATA59 output)
		(pin MIMTXBWDATA58 MIMTXBWDATA58 output)
		(pin MIMTXBWDATA57 MIMTXBWDATA57 output)
		(pin MIMTXBWDATA56 MIMTXBWDATA56 output)
		(pin MIMTXBWDATA55 MIMTXBWDATA55 output)
		(pin MIMTXBWDATA54 MIMTXBWDATA54 output)
		(pin MIMTXBWDATA53 MIMTXBWDATA53 output)
		(pin MIMTXBWDATA52 MIMTXBWDATA52 output)
		(pin MIMTXBWDATA51 MIMTXBWDATA51 output)
		(pin MIMTXBWDATA50 MIMTXBWDATA50 output)
		(pin MIMTXBWDATA49 MIMTXBWDATA49 output)
		(pin MIMTXBWDATA48 MIMTXBWDATA48 output)
		(pin MIMTXBWDATA47 MIMTXBWDATA47 output)
		(pin MIMTXBWDATA46 MIMTXBWDATA46 output)
		(pin MIMTXBWDATA45 MIMTXBWDATA45 output)
		(pin MIMTXBWDATA44 MIMTXBWDATA44 output)
		(pin MIMTXBWDATA43 MIMTXBWDATA43 output)
		(pin MIMTXBWDATA42 MIMTXBWDATA42 output)
		(pin MIMTXBWDATA41 MIMTXBWDATA41 output)
		(pin MIMTXBWDATA40 MIMTXBWDATA40 output)
		(pin MIMTXBWDATA39 MIMTXBWDATA39 output)
		(pin MIMTXBWDATA38 MIMTXBWDATA38 output)
		(pin MIMTXBWDATA37 MIMTXBWDATA37 output)
		(pin MIMTXBWDATA36 MIMTXBWDATA36 output)
		(pin MIMTXBWDATA35 MIMTXBWDATA35 output)
		(pin MIMTXBWDATA34 MIMTXBWDATA34 output)
		(pin MIMTXBWDATA33 MIMTXBWDATA33 output)
		(pin MIMTXBWDATA32 MIMTXBWDATA32 output)
		(pin MIMTXBWDATA31 MIMTXBWDATA31 output)
		(pin MIMTXBWDATA30 MIMTXBWDATA30 output)
		(pin MIMTXBWDATA29 MIMTXBWDATA29 output)
		(pin MIMTXBWDATA28 MIMTXBWDATA28 output)
		(pin MIMTXBWDATA27 MIMTXBWDATA27 output)
		(pin MIMTXBWDATA26 MIMTXBWDATA26 output)
		(pin MIMTXBWDATA25 MIMTXBWDATA25 output)
		(pin MIMTXBWDATA24 MIMTXBWDATA24 output)
		(pin MIMTXBWDATA23 MIMTXBWDATA23 output)
		(pin MIMTXBWDATA22 MIMTXBWDATA22 output)
		(pin MIMTXBWDATA21 MIMTXBWDATA21 output)
		(pin MIMTXBWDATA20 MIMTXBWDATA20 output)
		(pin MIMTXBWDATA19 MIMTXBWDATA19 output)
		(pin MIMTXBWDATA18 MIMTXBWDATA18 output)
		(pin MIMTXBWDATA17 MIMTXBWDATA17 output)
		(pin MIMTXBWDATA16 MIMTXBWDATA16 output)
		(pin MIMTXBWDATA15 MIMTXBWDATA15 output)
		(pin MIMTXBWDATA14 MIMTXBWDATA14 output)
		(pin MIMTXBWDATA13 MIMTXBWDATA13 output)
		(pin MIMTXBWDATA12 MIMTXBWDATA12 output)
		(pin MIMTXBWDATA11 MIMTXBWDATA11 output)
		(pin MIMTXBWDATA10 MIMTXBWDATA10 output)
		(pin MIMTXBWDATA9 MIMTXBWDATA9 output)
		(pin MIMTXBWDATA8 MIMTXBWDATA8 output)
		(pin MIMTXBWDATA7 MIMTXBWDATA7 output)
		(pin MIMTXBWDATA6 MIMTXBWDATA6 output)
		(pin MIMTXBWDATA5 MIMTXBWDATA5 output)
		(pin MIMTXBWDATA4 MIMTXBWDATA4 output)
		(pin MIMTXBWDATA3 MIMTXBWDATA3 output)
		(pin MIMTXBWDATA2 MIMTXBWDATA2 output)
		(pin MIMTXBWDATA1 MIMTXBWDATA1 output)
		(pin MIMTXBWDATA0 MIMTXBWDATA0 output)
		(pin MIMTXBWADD12 MIMTXBWADD12 output)
		(pin MIMTXBWADD11 MIMTXBWADD11 output)
		(pin MIMTXBWADD10 MIMTXBWADD10 output)
		(pin MIMTXBWADD9 MIMTXBWADD9 output)
		(pin MIMTXBWADD8 MIMTXBWADD8 output)
		(pin MIMTXBWADD7 MIMTXBWADD7 output)
		(pin MIMTXBWADD6 MIMTXBWADD6 output)
		(pin MIMTXBWADD5 MIMTXBWADD5 output)
		(pin MIMTXBWADD4 MIMTXBWADD4 output)
		(pin MIMTXBWADD3 MIMTXBWADD3 output)
		(pin MIMTXBWADD2 MIMTXBWADD2 output)
		(pin MIMTXBWADD1 MIMTXBWADD1 output)
		(pin MIMTXBWADD0 MIMTXBWADD0 output)
		(pin MIMTXBREN MIMTXBREN output)
		(pin MIMTXBRADD12 MIMTXBRADD12 output)
		(pin MIMTXBRADD11 MIMTXBRADD11 output)
		(pin MIMTXBRADD10 MIMTXBRADD10 output)
		(pin MIMTXBRADD9 MIMTXBRADD9 output)
		(pin MIMTXBRADD8 MIMTXBRADD8 output)
		(pin MIMTXBRADD7 MIMTXBRADD7 output)
		(pin MIMTXBRADD6 MIMTXBRADD6 output)
		(pin MIMTXBRADD5 MIMTXBRADD5 output)
		(pin MIMTXBRADD4 MIMTXBRADD4 output)
		(pin MIMTXBRADD3 MIMTXBRADD3 output)
		(pin MIMTXBRADD2 MIMTXBRADD2 output)
		(pin MIMTXBRADD1 MIMTXBRADD1 output)
		(pin MIMTXBRADD0 MIMTXBRADD0 output)
		(pin MIMRXBWEN MIMRXBWEN output)
		(pin MIMRXBWDATA63 MIMRXBWDATA63 output)
		(pin MIMRXBWDATA62 MIMRXBWDATA62 output)
		(pin MIMRXBWDATA61 MIMRXBWDATA61 output)
		(pin MIMRXBWDATA60 MIMRXBWDATA60 output)
		(pin MIMRXBWDATA59 MIMRXBWDATA59 output)
		(pin MIMRXBWDATA58 MIMRXBWDATA58 output)
		(pin MIMRXBWDATA57 MIMRXBWDATA57 output)
		(pin MIMRXBWDATA56 MIMRXBWDATA56 output)
		(pin MIMRXBWDATA55 MIMRXBWDATA55 output)
		(pin MIMRXBWDATA54 MIMRXBWDATA54 output)
		(pin MIMRXBWDATA53 MIMRXBWDATA53 output)
		(pin MIMRXBWDATA52 MIMRXBWDATA52 output)
		(pin MIMRXBWDATA51 MIMRXBWDATA51 output)
		(pin MIMRXBWDATA50 MIMRXBWDATA50 output)
		(pin MIMRXBWDATA49 MIMRXBWDATA49 output)
		(pin MIMRXBWDATA48 MIMRXBWDATA48 output)
		(pin MIMRXBWDATA47 MIMRXBWDATA47 output)
		(pin MIMRXBWDATA46 MIMRXBWDATA46 output)
		(pin MIMRXBWDATA45 MIMRXBWDATA45 output)
		(pin MIMRXBWDATA44 MIMRXBWDATA44 output)
		(pin MIMRXBWDATA43 MIMRXBWDATA43 output)
		(pin MIMRXBWDATA42 MIMRXBWDATA42 output)
		(pin MIMRXBWDATA41 MIMRXBWDATA41 output)
		(pin MIMRXBWDATA40 MIMRXBWDATA40 output)
		(pin MIMRXBWDATA39 MIMRXBWDATA39 output)
		(pin MIMRXBWDATA38 MIMRXBWDATA38 output)
		(pin MIMRXBWDATA37 MIMRXBWDATA37 output)
		(pin MIMRXBWDATA36 MIMRXBWDATA36 output)
		(pin MIMRXBWDATA35 MIMRXBWDATA35 output)
		(pin MIMRXBWDATA34 MIMRXBWDATA34 output)
		(pin MIMRXBWDATA33 MIMRXBWDATA33 output)
		(pin MIMRXBWDATA32 MIMRXBWDATA32 output)
		(pin MIMRXBWDATA31 MIMRXBWDATA31 output)
		(pin MIMRXBWDATA30 MIMRXBWDATA30 output)
		(pin MIMRXBWDATA29 MIMRXBWDATA29 output)
		(pin MIMRXBWDATA28 MIMRXBWDATA28 output)
		(pin MIMRXBWDATA27 MIMRXBWDATA27 output)
		(pin MIMRXBWDATA26 MIMRXBWDATA26 output)
		(pin MIMRXBWDATA25 MIMRXBWDATA25 output)
		(pin MIMRXBWDATA24 MIMRXBWDATA24 output)
		(pin MIMRXBWDATA23 MIMRXBWDATA23 output)
		(pin MIMRXBWDATA22 MIMRXBWDATA22 output)
		(pin MIMRXBWDATA21 MIMRXBWDATA21 output)
		(pin MIMRXBWDATA20 MIMRXBWDATA20 output)
		(pin MIMRXBWDATA19 MIMRXBWDATA19 output)
		(pin MIMRXBWDATA18 MIMRXBWDATA18 output)
		(pin MIMRXBWDATA17 MIMRXBWDATA17 output)
		(pin MIMRXBWDATA16 MIMRXBWDATA16 output)
		(pin MIMRXBWDATA15 MIMRXBWDATA15 output)
		(pin MIMRXBWDATA14 MIMRXBWDATA14 output)
		(pin MIMRXBWDATA13 MIMRXBWDATA13 output)
		(pin MIMRXBWDATA12 MIMRXBWDATA12 output)
		(pin MIMRXBWDATA11 MIMRXBWDATA11 output)
		(pin MIMRXBWDATA10 MIMRXBWDATA10 output)
		(pin MIMRXBWDATA9 MIMRXBWDATA9 output)
		(pin MIMRXBWDATA8 MIMRXBWDATA8 output)
		(pin MIMRXBWDATA7 MIMRXBWDATA7 output)
		(pin MIMRXBWDATA6 MIMRXBWDATA6 output)
		(pin MIMRXBWDATA5 MIMRXBWDATA5 output)
		(pin MIMRXBWDATA4 MIMRXBWDATA4 output)
		(pin MIMRXBWDATA3 MIMRXBWDATA3 output)
		(pin MIMRXBWDATA2 MIMRXBWDATA2 output)
		(pin MIMRXBWDATA1 MIMRXBWDATA1 output)
		(pin MIMRXBWDATA0 MIMRXBWDATA0 output)
		(pin MIMRXBWADD12 MIMRXBWADD12 output)
		(pin MIMRXBWADD11 MIMRXBWADD11 output)
		(pin MIMRXBWADD10 MIMRXBWADD10 output)
		(pin MIMRXBWADD9 MIMRXBWADD9 output)
		(pin MIMRXBWADD8 MIMRXBWADD8 output)
		(pin MIMRXBWADD7 MIMRXBWADD7 output)
		(pin MIMRXBWADD6 MIMRXBWADD6 output)
		(pin MIMRXBWADD5 MIMRXBWADD5 output)
		(pin MIMRXBWADD4 MIMRXBWADD4 output)
		(pin MIMRXBWADD3 MIMRXBWADD3 output)
		(pin MIMRXBWADD2 MIMRXBWADD2 output)
		(pin MIMRXBWADD1 MIMRXBWADD1 output)
		(pin MIMRXBWADD0 MIMRXBWADD0 output)
		(pin MIMRXBREN MIMRXBREN output)
		(pin MIMRXBRADD12 MIMRXBRADD12 output)
		(pin MIMRXBRADD11 MIMRXBRADD11 output)
		(pin MIMRXBRADD10 MIMRXBRADD10 output)
		(pin MIMRXBRADD9 MIMRXBRADD9 output)
		(pin MIMRXBRADD8 MIMRXBRADD8 output)
		(pin MIMRXBRADD7 MIMRXBRADD7 output)
		(pin MIMRXBRADD6 MIMRXBRADD6 output)
		(pin MIMRXBRADD5 MIMRXBRADD5 output)
		(pin MIMRXBRADD4 MIMRXBRADD4 output)
		(pin MIMRXBRADD3 MIMRXBRADD3 output)
		(pin MIMRXBRADD2 MIMRXBRADD2 output)
		(pin MIMRXBRADD1 MIMRXBRADD1 output)
		(pin MIMRXBRADD0 MIMRXBRADD0 output)
		(pin MIMDLLBWEN MIMDLLBWEN output)
		(pin MIMDLLBWDATA63 MIMDLLBWDATA63 output)
		(pin MIMDLLBWDATA62 MIMDLLBWDATA62 output)
		(pin MIMDLLBWDATA61 MIMDLLBWDATA61 output)
		(pin MIMDLLBWDATA60 MIMDLLBWDATA60 output)
		(pin MIMDLLBWDATA59 MIMDLLBWDATA59 output)
		(pin MIMDLLBWDATA58 MIMDLLBWDATA58 output)
		(pin MIMDLLBWDATA57 MIMDLLBWDATA57 output)
		(pin MIMDLLBWDATA56 MIMDLLBWDATA56 output)
		(pin MIMDLLBWDATA55 MIMDLLBWDATA55 output)
		(pin MIMDLLBWDATA54 MIMDLLBWDATA54 output)
		(pin MIMDLLBWDATA53 MIMDLLBWDATA53 output)
		(pin MIMDLLBWDATA52 MIMDLLBWDATA52 output)
		(pin MIMDLLBWDATA51 MIMDLLBWDATA51 output)
		(pin MIMDLLBWDATA50 MIMDLLBWDATA50 output)
		(pin MIMDLLBWDATA49 MIMDLLBWDATA49 output)
		(pin MIMDLLBWDATA48 MIMDLLBWDATA48 output)
		(pin MIMDLLBWDATA47 MIMDLLBWDATA47 output)
		(pin MIMDLLBWDATA46 MIMDLLBWDATA46 output)
		(pin MIMDLLBWDATA45 MIMDLLBWDATA45 output)
		(pin MIMDLLBWDATA44 MIMDLLBWDATA44 output)
		(pin MIMDLLBWDATA43 MIMDLLBWDATA43 output)
		(pin MIMDLLBWDATA42 MIMDLLBWDATA42 output)
		(pin MIMDLLBWDATA41 MIMDLLBWDATA41 output)
		(pin MIMDLLBWDATA40 MIMDLLBWDATA40 output)
		(pin MIMDLLBWDATA39 MIMDLLBWDATA39 output)
		(pin MIMDLLBWDATA38 MIMDLLBWDATA38 output)
		(pin MIMDLLBWDATA37 MIMDLLBWDATA37 output)
		(pin MIMDLLBWDATA36 MIMDLLBWDATA36 output)
		(pin MIMDLLBWDATA35 MIMDLLBWDATA35 output)
		(pin MIMDLLBWDATA34 MIMDLLBWDATA34 output)
		(pin MIMDLLBWDATA33 MIMDLLBWDATA33 output)
		(pin MIMDLLBWDATA32 MIMDLLBWDATA32 output)
		(pin MIMDLLBWDATA31 MIMDLLBWDATA31 output)
		(pin MIMDLLBWDATA30 MIMDLLBWDATA30 output)
		(pin MIMDLLBWDATA29 MIMDLLBWDATA29 output)
		(pin MIMDLLBWDATA28 MIMDLLBWDATA28 output)
		(pin MIMDLLBWDATA27 MIMDLLBWDATA27 output)
		(pin MIMDLLBWDATA26 MIMDLLBWDATA26 output)
		(pin MIMDLLBWDATA25 MIMDLLBWDATA25 output)
		(pin MIMDLLBWDATA24 MIMDLLBWDATA24 output)
		(pin MIMDLLBWDATA23 MIMDLLBWDATA23 output)
		(pin MIMDLLBWDATA22 MIMDLLBWDATA22 output)
		(pin MIMDLLBWDATA21 MIMDLLBWDATA21 output)
		(pin MIMDLLBWDATA20 MIMDLLBWDATA20 output)
		(pin MIMDLLBWDATA19 MIMDLLBWDATA19 output)
		(pin MIMDLLBWDATA18 MIMDLLBWDATA18 output)
		(pin MIMDLLBWDATA17 MIMDLLBWDATA17 output)
		(pin MIMDLLBWDATA16 MIMDLLBWDATA16 output)
		(pin MIMDLLBWDATA15 MIMDLLBWDATA15 output)
		(pin MIMDLLBWDATA14 MIMDLLBWDATA14 output)
		(pin MIMDLLBWDATA13 MIMDLLBWDATA13 output)
		(pin MIMDLLBWDATA12 MIMDLLBWDATA12 output)
		(pin MIMDLLBWDATA11 MIMDLLBWDATA11 output)
		(pin MIMDLLBWDATA10 MIMDLLBWDATA10 output)
		(pin MIMDLLBWDATA9 MIMDLLBWDATA9 output)
		(pin MIMDLLBWDATA8 MIMDLLBWDATA8 output)
		(pin MIMDLLBWDATA7 MIMDLLBWDATA7 output)
		(pin MIMDLLBWDATA6 MIMDLLBWDATA6 output)
		(pin MIMDLLBWDATA5 MIMDLLBWDATA5 output)
		(pin MIMDLLBWDATA4 MIMDLLBWDATA4 output)
		(pin MIMDLLBWDATA3 MIMDLLBWDATA3 output)
		(pin MIMDLLBWDATA2 MIMDLLBWDATA2 output)
		(pin MIMDLLBWDATA1 MIMDLLBWDATA1 output)
		(pin MIMDLLBWDATA0 MIMDLLBWDATA0 output)
		(pin MIMDLLBWADD11 MIMDLLBWADD11 output)
		(pin MIMDLLBWADD10 MIMDLLBWADD10 output)
		(pin MIMDLLBWADD9 MIMDLLBWADD9 output)
		(pin MIMDLLBWADD8 MIMDLLBWADD8 output)
		(pin MIMDLLBWADD7 MIMDLLBWADD7 output)
		(pin MIMDLLBWADD6 MIMDLLBWADD6 output)
		(pin MIMDLLBWADD5 MIMDLLBWADD5 output)
		(pin MIMDLLBWADD4 MIMDLLBWADD4 output)
		(pin MIMDLLBWADD3 MIMDLLBWADD3 output)
		(pin MIMDLLBWADD2 MIMDLLBWADD2 output)
		(pin MIMDLLBWADD1 MIMDLLBWADD1 output)
		(pin MIMDLLBWADD0 MIMDLLBWADD0 output)
		(pin MIMDLLBREN MIMDLLBREN output)
		(pin MIMDLLBRADD11 MIMDLLBRADD11 output)
		(pin MIMDLLBRADD10 MIMDLLBRADD10 output)
		(pin MIMDLLBRADD9 MIMDLLBRADD9 output)
		(pin MIMDLLBRADD8 MIMDLLBRADD8 output)
		(pin MIMDLLBRADD7 MIMDLLBRADD7 output)
		(pin MIMDLLBRADD6 MIMDLLBRADD6 output)
		(pin MIMDLLBRADD5 MIMDLLBRADD5 output)
		(pin MIMDLLBRADD4 MIMDLLBRADD4 output)
		(pin MIMDLLBRADD3 MIMDLLBRADD3 output)
		(pin MIMDLLBRADD2 MIMDLLBRADD2 output)
		(pin MIMDLLBRADD1 MIMDLLBRADD1 output)
		(pin MIMDLLBRADD0 MIMDLLBRADD0 output)
		(pin MGMTSTATSCREDIT11 MGMTSTATSCREDIT11 output)
		(pin MGMTSTATSCREDIT10 MGMTSTATSCREDIT10 output)
		(pin MGMTSTATSCREDIT9 MGMTSTATSCREDIT9 output)
		(pin MGMTSTATSCREDIT8 MGMTSTATSCREDIT8 output)
		(pin MGMTSTATSCREDIT7 MGMTSTATSCREDIT7 output)
		(pin MGMTSTATSCREDIT6 MGMTSTATSCREDIT6 output)
		(pin MGMTSTATSCREDIT5 MGMTSTATSCREDIT5 output)
		(pin MGMTSTATSCREDIT4 MGMTSTATSCREDIT4 output)
		(pin MGMTSTATSCREDIT3 MGMTSTATSCREDIT3 output)
		(pin MGMTSTATSCREDIT2 MGMTSTATSCREDIT2 output)
		(pin MGMTSTATSCREDIT1 MGMTSTATSCREDIT1 output)
		(pin MGMTSTATSCREDIT0 MGMTSTATSCREDIT0 output)
		(pin MGMTRDATA31 MGMTRDATA31 output)
		(pin MGMTRDATA30 MGMTRDATA30 output)
		(pin MGMTRDATA29 MGMTRDATA29 output)
		(pin MGMTRDATA28 MGMTRDATA28 output)
		(pin MGMTRDATA27 MGMTRDATA27 output)
		(pin MGMTRDATA26 MGMTRDATA26 output)
		(pin MGMTRDATA25 MGMTRDATA25 output)
		(pin MGMTRDATA24 MGMTRDATA24 output)
		(pin MGMTRDATA23 MGMTRDATA23 output)
		(pin MGMTRDATA22 MGMTRDATA22 output)
		(pin MGMTRDATA21 MGMTRDATA21 output)
		(pin MGMTRDATA20 MGMTRDATA20 output)
		(pin MGMTRDATA19 MGMTRDATA19 output)
		(pin MGMTRDATA18 MGMTRDATA18 output)
		(pin MGMTRDATA17 MGMTRDATA17 output)
		(pin MGMTRDATA16 MGMTRDATA16 output)
		(pin MGMTRDATA15 MGMTRDATA15 output)
		(pin MGMTRDATA14 MGMTRDATA14 output)
		(pin MGMTRDATA13 MGMTRDATA13 output)
		(pin MGMTRDATA12 MGMTRDATA12 output)
		(pin MGMTRDATA11 MGMTRDATA11 output)
		(pin MGMTRDATA10 MGMTRDATA10 output)
		(pin MGMTRDATA9 MGMTRDATA9 output)
		(pin MGMTRDATA8 MGMTRDATA8 output)
		(pin MGMTRDATA7 MGMTRDATA7 output)
		(pin MGMTRDATA6 MGMTRDATA6 output)
		(pin MGMTRDATA5 MGMTRDATA5 output)
		(pin MGMTRDATA4 MGMTRDATA4 output)
		(pin MGMTRDATA3 MGMTRDATA3 output)
		(pin MGMTRDATA2 MGMTRDATA2 output)
		(pin MGMTRDATA1 MGMTRDATA1 output)
		(pin MGMTRDATA0 MGMTRDATA0 output)
		(pin MGMTPSO16 MGMTPSO16 output)
		(pin MGMTPSO15 MGMTPSO15 output)
		(pin MGMTPSO14 MGMTPSO14 output)
		(pin MGMTPSO13 MGMTPSO13 output)
		(pin MGMTPSO12 MGMTPSO12 output)
		(pin MGMTPSO11 MGMTPSO11 output)
		(pin MGMTPSO10 MGMTPSO10 output)
		(pin MGMTPSO9 MGMTPSO9 output)
		(pin MGMTPSO8 MGMTPSO8 output)
		(pin MGMTPSO7 MGMTPSO7 output)
		(pin MGMTPSO6 MGMTPSO6 output)
		(pin MGMTPSO5 MGMTPSO5 output)
		(pin MGMTPSO4 MGMTPSO4 output)
		(pin MGMTPSO3 MGMTPSO3 output)
		(pin MGMTPSO2 MGMTPSO2 output)
		(pin MGMTPSO1 MGMTPSO1 output)
		(pin MGMTPSO0 MGMTPSO0 output)
		(pin LLKTXDSTRDYN LLKTXDSTRDYN output)
		(pin LLKTXCONFIGREADYN LLKTXCONFIGREADYN output)
		(pin LLKTXCHPOSTEDREADYN7 LLKTXCHPOSTEDREADYN7 output)
		(pin LLKTXCHPOSTEDREADYN6 LLKTXCHPOSTEDREADYN6 output)
		(pin LLKTXCHPOSTEDREADYN5 LLKTXCHPOSTEDREADYN5 output)
		(pin LLKTXCHPOSTEDREADYN4 LLKTXCHPOSTEDREADYN4 output)
		(pin LLKTXCHPOSTEDREADYN3 LLKTXCHPOSTEDREADYN3 output)
		(pin LLKTXCHPOSTEDREADYN2 LLKTXCHPOSTEDREADYN2 output)
		(pin LLKTXCHPOSTEDREADYN1 LLKTXCHPOSTEDREADYN1 output)
		(pin LLKTXCHPOSTEDREADYN0 LLKTXCHPOSTEDREADYN0 output)
		(pin LLKTXCHNONPOSTEDREADYN7 LLKTXCHNONPOSTEDREADYN7 output)
		(pin LLKTXCHNONPOSTEDREADYN6 LLKTXCHNONPOSTEDREADYN6 output)
		(pin LLKTXCHNONPOSTEDREADYN5 LLKTXCHNONPOSTEDREADYN5 output)
		(pin LLKTXCHNONPOSTEDREADYN4 LLKTXCHNONPOSTEDREADYN4 output)
		(pin LLKTXCHNONPOSTEDREADYN3 LLKTXCHNONPOSTEDREADYN3 output)
		(pin LLKTXCHNONPOSTEDREADYN2 LLKTXCHNONPOSTEDREADYN2 output)
		(pin LLKTXCHNONPOSTEDREADYN1 LLKTXCHNONPOSTEDREADYN1 output)
		(pin LLKTXCHNONPOSTEDREADYN0 LLKTXCHNONPOSTEDREADYN0 output)
		(pin LLKTXCHCOMPLETIONREADYN7 LLKTXCHCOMPLETIONREADYN7 output)
		(pin LLKTXCHCOMPLETIONREADYN6 LLKTXCHCOMPLETIONREADYN6 output)
		(pin LLKTXCHCOMPLETIONREADYN5 LLKTXCHCOMPLETIONREADYN5 output)
		(pin LLKTXCHCOMPLETIONREADYN4 LLKTXCHCOMPLETIONREADYN4 output)
		(pin LLKTXCHCOMPLETIONREADYN3 LLKTXCHCOMPLETIONREADYN3 output)
		(pin LLKTXCHCOMPLETIONREADYN2 LLKTXCHCOMPLETIONREADYN2 output)
		(pin LLKTXCHCOMPLETIONREADYN1 LLKTXCHCOMPLETIONREADYN1 output)
		(pin LLKTXCHCOMPLETIONREADYN0 LLKTXCHCOMPLETIONREADYN0 output)
		(pin LLKTXCHANSPACE9 LLKTXCHANSPACE9 output)
		(pin LLKTXCHANSPACE8 LLKTXCHANSPACE8 output)
		(pin LLKTXCHANSPACE7 LLKTXCHANSPACE7 output)
		(pin LLKTXCHANSPACE6 LLKTXCHANSPACE6 output)
		(pin LLKTXCHANSPACE5 LLKTXCHANSPACE5 output)
		(pin LLKTXCHANSPACE4 LLKTXCHANSPACE4 output)
		(pin LLKTXCHANSPACE3 LLKTXCHANSPACE3 output)
		(pin LLKTXCHANSPACE2 LLKTXCHANSPACE2 output)
		(pin LLKTXCHANSPACE1 LLKTXCHANSPACE1 output)
		(pin LLKTXCHANSPACE0 LLKTXCHANSPACE0 output)
		(pin LLKTCSTATUS7 LLKTCSTATUS7 output)
		(pin LLKTCSTATUS6 LLKTCSTATUS6 output)
		(pin LLKTCSTATUS5 LLKTCSTATUS5 output)
		(pin LLKTCSTATUS4 LLKTCSTATUS4 output)
		(pin LLKTCSTATUS3 LLKTCSTATUS3 output)
		(pin LLKTCSTATUS2 LLKTCSTATUS2 output)
		(pin LLKTCSTATUS1 LLKTCSTATUS1 output)
		(pin LLKTCSTATUS0 LLKTCSTATUS0 output)
		(pin LLKRXVALIDN1 LLKRXVALIDN1 output)
		(pin LLKRXVALIDN0 LLKRXVALIDN0 output)
		(pin LLKRXSRCRDYN LLKRXSRCRDYN output)
		(pin LLKRXSRCLASTREQN LLKRXSRCLASTREQN output)
		(pin LLKRXSRCDSCN LLKRXSRCDSCN output)
		(pin LLKRXSOPN LLKRXSOPN output)
		(pin LLKRXSOFN LLKRXSOFN output)
		(pin LLKRXPREFERREDTYPE15 LLKRXPREFERREDTYPE15 output)
		(pin LLKRXPREFERREDTYPE14 LLKRXPREFERREDTYPE14 output)
		(pin LLKRXPREFERREDTYPE13 LLKRXPREFERREDTYPE13 output)
		(pin LLKRXPREFERREDTYPE12 LLKRXPREFERREDTYPE12 output)
		(pin LLKRXPREFERREDTYPE11 LLKRXPREFERREDTYPE11 output)
		(pin LLKRXPREFERREDTYPE10 LLKRXPREFERREDTYPE10 output)
		(pin LLKRXPREFERREDTYPE9 LLKRXPREFERREDTYPE9 output)
		(pin LLKRXPREFERREDTYPE8 LLKRXPREFERREDTYPE8 output)
		(pin LLKRXPREFERREDTYPE7 LLKRXPREFERREDTYPE7 output)
		(pin LLKRXPREFERREDTYPE6 LLKRXPREFERREDTYPE6 output)
		(pin LLKRXPREFERREDTYPE5 LLKRXPREFERREDTYPE5 output)
		(pin LLKRXPREFERREDTYPE4 LLKRXPREFERREDTYPE4 output)
		(pin LLKRXPREFERREDTYPE3 LLKRXPREFERREDTYPE3 output)
		(pin LLKRXPREFERREDTYPE2 LLKRXPREFERREDTYPE2 output)
		(pin LLKRXPREFERREDTYPE1 LLKRXPREFERREDTYPE1 output)
		(pin LLKRXPREFERREDTYPE0 LLKRXPREFERREDTYPE0 output)
		(pin LLKRXEOPN LLKRXEOPN output)
		(pin LLKRXEOFN LLKRXEOFN output)
		(pin LLKRXECRCBADN LLKRXECRCBADN output)
		(pin LLKRXDATA63 LLKRXDATA63 output)
		(pin LLKRXDATA62 LLKRXDATA62 output)
		(pin LLKRXDATA61 LLKRXDATA61 output)
		(pin LLKRXDATA60 LLKRXDATA60 output)
		(pin LLKRXDATA59 LLKRXDATA59 output)
		(pin LLKRXDATA58 LLKRXDATA58 output)
		(pin LLKRXDATA57 LLKRXDATA57 output)
		(pin LLKRXDATA56 LLKRXDATA56 output)
		(pin LLKRXDATA55 LLKRXDATA55 output)
		(pin LLKRXDATA54 LLKRXDATA54 output)
		(pin LLKRXDATA53 LLKRXDATA53 output)
		(pin LLKRXDATA52 LLKRXDATA52 output)
		(pin LLKRXDATA51 LLKRXDATA51 output)
		(pin LLKRXDATA50 LLKRXDATA50 output)
		(pin LLKRXDATA49 LLKRXDATA49 output)
		(pin LLKRXDATA48 LLKRXDATA48 output)
		(pin LLKRXDATA47 LLKRXDATA47 output)
		(pin LLKRXDATA46 LLKRXDATA46 output)
		(pin LLKRXDATA45 LLKRXDATA45 output)
		(pin LLKRXDATA44 LLKRXDATA44 output)
		(pin LLKRXDATA43 LLKRXDATA43 output)
		(pin LLKRXDATA42 LLKRXDATA42 output)
		(pin LLKRXDATA41 LLKRXDATA41 output)
		(pin LLKRXDATA40 LLKRXDATA40 output)
		(pin LLKRXDATA39 LLKRXDATA39 output)
		(pin LLKRXDATA38 LLKRXDATA38 output)
		(pin LLKRXDATA37 LLKRXDATA37 output)
		(pin LLKRXDATA36 LLKRXDATA36 output)
		(pin LLKRXDATA35 LLKRXDATA35 output)
		(pin LLKRXDATA34 LLKRXDATA34 output)
		(pin LLKRXDATA33 LLKRXDATA33 output)
		(pin LLKRXDATA32 LLKRXDATA32 output)
		(pin LLKRXDATA31 LLKRXDATA31 output)
		(pin LLKRXDATA30 LLKRXDATA30 output)
		(pin LLKRXDATA29 LLKRXDATA29 output)
		(pin LLKRXDATA28 LLKRXDATA28 output)
		(pin LLKRXDATA27 LLKRXDATA27 output)
		(pin LLKRXDATA26 LLKRXDATA26 output)
		(pin LLKRXDATA25 LLKRXDATA25 output)
		(pin LLKRXDATA24 LLKRXDATA24 output)
		(pin LLKRXDATA23 LLKRXDATA23 output)
		(pin LLKRXDATA22 LLKRXDATA22 output)
		(pin LLKRXDATA21 LLKRXDATA21 output)
		(pin LLKRXDATA20 LLKRXDATA20 output)
		(pin LLKRXDATA19 LLKRXDATA19 output)
		(pin LLKRXDATA18 LLKRXDATA18 output)
		(pin LLKRXDATA17 LLKRXDATA17 output)
		(pin LLKRXDATA16 LLKRXDATA16 output)
		(pin LLKRXDATA15 LLKRXDATA15 output)
		(pin LLKRXDATA14 LLKRXDATA14 output)
		(pin LLKRXDATA13 LLKRXDATA13 output)
		(pin LLKRXDATA12 LLKRXDATA12 output)
		(pin LLKRXDATA11 LLKRXDATA11 output)
		(pin LLKRXDATA10 LLKRXDATA10 output)
		(pin LLKRXDATA9 LLKRXDATA9 output)
		(pin LLKRXDATA8 LLKRXDATA8 output)
		(pin LLKRXDATA7 LLKRXDATA7 output)
		(pin LLKRXDATA6 LLKRXDATA6 output)
		(pin LLKRXDATA5 LLKRXDATA5 output)
		(pin LLKRXDATA4 LLKRXDATA4 output)
		(pin LLKRXDATA3 LLKRXDATA3 output)
		(pin LLKRXDATA2 LLKRXDATA2 output)
		(pin LLKRXDATA1 LLKRXDATA1 output)
		(pin LLKRXDATA0 LLKRXDATA0 output)
		(pin LLKRXCHPOSTEDPARTIALN7 LLKRXCHPOSTEDPARTIALN7 output)
		(pin LLKRXCHPOSTEDPARTIALN6 LLKRXCHPOSTEDPARTIALN6 output)
		(pin LLKRXCHPOSTEDPARTIALN5 LLKRXCHPOSTEDPARTIALN5 output)
		(pin LLKRXCHPOSTEDPARTIALN4 LLKRXCHPOSTEDPARTIALN4 output)
		(pin LLKRXCHPOSTEDPARTIALN3 LLKRXCHPOSTEDPARTIALN3 output)
		(pin LLKRXCHPOSTEDPARTIALN2 LLKRXCHPOSTEDPARTIALN2 output)
		(pin LLKRXCHPOSTEDPARTIALN1 LLKRXCHPOSTEDPARTIALN1 output)
		(pin LLKRXCHPOSTEDPARTIALN0 LLKRXCHPOSTEDPARTIALN0 output)
		(pin LLKRXCHPOSTEDAVAILABLEN7 LLKRXCHPOSTEDAVAILABLEN7 output)
		(pin LLKRXCHPOSTEDAVAILABLEN6 LLKRXCHPOSTEDAVAILABLEN6 output)
		(pin LLKRXCHPOSTEDAVAILABLEN5 LLKRXCHPOSTEDAVAILABLEN5 output)
		(pin LLKRXCHPOSTEDAVAILABLEN4 LLKRXCHPOSTEDAVAILABLEN4 output)
		(pin LLKRXCHPOSTEDAVAILABLEN3 LLKRXCHPOSTEDAVAILABLEN3 output)
		(pin LLKRXCHPOSTEDAVAILABLEN2 LLKRXCHPOSTEDAVAILABLEN2 output)
		(pin LLKRXCHPOSTEDAVAILABLEN1 LLKRXCHPOSTEDAVAILABLEN1 output)
		(pin LLKRXCHPOSTEDAVAILABLEN0 LLKRXCHPOSTEDAVAILABLEN0 output)
		(pin LLKRXCHNONPOSTEDPARTIALN7 LLKRXCHNONPOSTEDPARTIALN7 output)
		(pin LLKRXCHNONPOSTEDPARTIALN6 LLKRXCHNONPOSTEDPARTIALN6 output)
		(pin LLKRXCHNONPOSTEDPARTIALN5 LLKRXCHNONPOSTEDPARTIALN5 output)
		(pin LLKRXCHNONPOSTEDPARTIALN4 LLKRXCHNONPOSTEDPARTIALN4 output)
		(pin LLKRXCHNONPOSTEDPARTIALN3 LLKRXCHNONPOSTEDPARTIALN3 output)
		(pin LLKRXCHNONPOSTEDPARTIALN2 LLKRXCHNONPOSTEDPARTIALN2 output)
		(pin LLKRXCHNONPOSTEDPARTIALN1 LLKRXCHNONPOSTEDPARTIALN1 output)
		(pin LLKRXCHNONPOSTEDPARTIALN0 LLKRXCHNONPOSTEDPARTIALN0 output)
		(pin LLKRXCHNONPOSTEDAVAILABLEN7 LLKRXCHNONPOSTEDAVAILABLEN7 output)
		(pin LLKRXCHNONPOSTEDAVAILABLEN6 LLKRXCHNONPOSTEDAVAILABLEN6 output)
		(pin LLKRXCHNONPOSTEDAVAILABLEN5 LLKRXCHNONPOSTEDAVAILABLEN5 output)
		(pin LLKRXCHNONPOSTEDAVAILABLEN4 LLKRXCHNONPOSTEDAVAILABLEN4 output)
		(pin LLKRXCHNONPOSTEDAVAILABLEN3 LLKRXCHNONPOSTEDAVAILABLEN3 output)
		(pin LLKRXCHNONPOSTEDAVAILABLEN2 LLKRXCHNONPOSTEDAVAILABLEN2 output)
		(pin LLKRXCHNONPOSTEDAVAILABLEN1 LLKRXCHNONPOSTEDAVAILABLEN1 output)
		(pin LLKRXCHNONPOSTEDAVAILABLEN0 LLKRXCHNONPOSTEDAVAILABLEN0 output)
		(pin LLKRXCHCONFIGPARTIALN LLKRXCHCONFIGPARTIALN output)
		(pin LLKRXCHCONFIGAVAILABLEN LLKRXCHCONFIGAVAILABLEN output)
		(pin LLKRXCHCOMPLETIONPARTIALN7 LLKRXCHCOMPLETIONPARTIALN7 output)
		(pin LLKRXCHCOMPLETIONPARTIALN6 LLKRXCHCOMPLETIONPARTIALN6 output)
		(pin LLKRXCHCOMPLETIONPARTIALN5 LLKRXCHCOMPLETIONPARTIALN5 output)
		(pin LLKRXCHCOMPLETIONPARTIALN4 LLKRXCHCOMPLETIONPARTIALN4 output)
		(pin LLKRXCHCOMPLETIONPARTIALN3 LLKRXCHCOMPLETIONPARTIALN3 output)
		(pin LLKRXCHCOMPLETIONPARTIALN2 LLKRXCHCOMPLETIONPARTIALN2 output)
		(pin LLKRXCHCOMPLETIONPARTIALN1 LLKRXCHCOMPLETIONPARTIALN1 output)
		(pin LLKRXCHCOMPLETIONPARTIALN0 LLKRXCHCOMPLETIONPARTIALN0 output)
		(pin LLKRXCHCOMPLETIONAVAILABLEN7 LLKRXCHCOMPLETIONAVAILABLEN7 output)
		(pin LLKRXCHCOMPLETIONAVAILABLEN6 LLKRXCHCOMPLETIONAVAILABLEN6 output)
		(pin LLKRXCHCOMPLETIONAVAILABLEN5 LLKRXCHCOMPLETIONAVAILABLEN5 output)
		(pin LLKRXCHCOMPLETIONAVAILABLEN4 LLKRXCHCOMPLETIONAVAILABLEN4 output)
		(pin LLKRXCHCOMPLETIONAVAILABLEN3 LLKRXCHCOMPLETIONAVAILABLEN3 output)
		(pin LLKRXCHCOMPLETIONAVAILABLEN2 LLKRXCHCOMPLETIONAVAILABLEN2 output)
		(pin LLKRXCHCOMPLETIONAVAILABLEN1 LLKRXCHCOMPLETIONAVAILABLEN1 output)
		(pin LLKRXCHCOMPLETIONAVAILABLEN0 LLKRXCHCOMPLETIONAVAILABLEN0 output)
		(pin LLKRX4DWHEADERN LLKRX4DWHEADERN output)
		(pin L0UNLOCKRECEIVED L0UNLOCKRECEIVED output)
		(pin L0UCORDFOUND3 L0UCORDFOUND3 output)
		(pin L0UCORDFOUND2 L0UCORDFOUND2 output)
		(pin L0UCORDFOUND1 L0UCORDFOUND1 output)
		(pin L0UCORDFOUND0 L0UCORDFOUND0 output)
		(pin L0UCBYPFOUND3 L0UCBYPFOUND3 output)
		(pin L0UCBYPFOUND2 L0UCBYPFOUND2 output)
		(pin L0UCBYPFOUND1 L0UCBYPFOUND1 output)
		(pin L0UCBYPFOUND0 L0UCBYPFOUND0 output)
		(pin L0TXDLLSBFCUPDATED L0TXDLLSBFCUPDATED output)
		(pin L0TXDLLPMUPDATED L0TXDLLPMUPDATED output)
		(pin L0TXDLLFCPOSTORDUPDATED7 L0TXDLLFCPOSTORDUPDATED7 output)
		(pin L0TXDLLFCPOSTORDUPDATED6 L0TXDLLFCPOSTORDUPDATED6 output)
		(pin L0TXDLLFCPOSTORDUPDATED5 L0TXDLLFCPOSTORDUPDATED5 output)
		(pin L0TXDLLFCPOSTORDUPDATED4 L0TXDLLFCPOSTORDUPDATED4 output)
		(pin L0TXDLLFCPOSTORDUPDATED3 L0TXDLLFCPOSTORDUPDATED3 output)
		(pin L0TXDLLFCPOSTORDUPDATED2 L0TXDLLFCPOSTORDUPDATED2 output)
		(pin L0TXDLLFCPOSTORDUPDATED1 L0TXDLLFCPOSTORDUPDATED1 output)
		(pin L0TXDLLFCPOSTORDUPDATED0 L0TXDLLFCPOSTORDUPDATED0 output)
		(pin L0TXDLLFCNPOSTBYPUPDATED7 L0TXDLLFCNPOSTBYPUPDATED7 output)
		(pin L0TXDLLFCNPOSTBYPUPDATED6 L0TXDLLFCNPOSTBYPUPDATED6 output)
		(pin L0TXDLLFCNPOSTBYPUPDATED5 L0TXDLLFCNPOSTBYPUPDATED5 output)
		(pin L0TXDLLFCNPOSTBYPUPDATED4 L0TXDLLFCNPOSTBYPUPDATED4 output)
		(pin L0TXDLLFCNPOSTBYPUPDATED3 L0TXDLLFCNPOSTBYPUPDATED3 output)
		(pin L0TXDLLFCNPOSTBYPUPDATED2 L0TXDLLFCNPOSTBYPUPDATED2 output)
		(pin L0TXDLLFCNPOSTBYPUPDATED1 L0TXDLLFCNPOSTBYPUPDATED1 output)
		(pin L0TXDLLFCNPOSTBYPUPDATED0 L0TXDLLFCNPOSTBYPUPDATED0 output)
		(pin L0TXDLLFCCMPLMCUPDATED7 L0TXDLLFCCMPLMCUPDATED7 output)
		(pin L0TXDLLFCCMPLMCUPDATED6 L0TXDLLFCCMPLMCUPDATED6 output)
		(pin L0TXDLLFCCMPLMCUPDATED5 L0TXDLLFCCMPLMCUPDATED5 output)
		(pin L0TXDLLFCCMPLMCUPDATED4 L0TXDLLFCCMPLMCUPDATED4 output)
		(pin L0TXDLLFCCMPLMCUPDATED3 L0TXDLLFCCMPLMCUPDATED3 output)
		(pin L0TXDLLFCCMPLMCUPDATED2 L0TXDLLFCCMPLMCUPDATED2 output)
		(pin L0TXDLLFCCMPLMCUPDATED1 L0TXDLLFCCMPLMCUPDATED1 output)
		(pin L0TXDLLFCCMPLMCUPDATED0 L0TXDLLFCCMPLMCUPDATED0 output)
		(pin L0TRANSFORMEDVC2 L0TRANSFORMEDVC2 output)
		(pin L0TRANSFORMEDVC1 L0TRANSFORMEDVC1 output)
		(pin L0TRANSFORMEDVC0 L0TRANSFORMEDVC0 output)
		(pin L0TOGGLEELECTROMECHANICALINTERLOCK L0TOGGLEELECTROMECHANICALINTERLOCK output)
		(pin L0STATSTLPTRANSMITTED L0STATSTLPTRANSMITTED output)
		(pin L0STATSTLPRECEIVED L0STATSTLPRECEIVED output)
		(pin L0STATSOSTRANSMITTED L0STATSOSTRANSMITTED output)
		(pin L0STATSOSRECEIVED L0STATSOSRECEIVED output)
		(pin L0STATSDLLPTRANSMITTED L0STATSDLLPTRANSMITTED output)
		(pin L0STATSDLLPRECEIVED L0STATSDLLPRECEIVED output)
		(pin L0STATSCFGTRANSMITTED L0STATSCFGTRANSMITTED output)
		(pin L0STATSCFGRECEIVED L0STATSCFGRECEIVED output)
		(pin L0STATSCFGOTHERTRANSMITTED L0STATSCFGOTHERTRANSMITTED output)
		(pin L0STATSCFGOTHERRECEIVED L0STATSCFGOTHERRECEIVED output)
		(pin L0RXMACLINKERROR1 L0RXMACLINKERROR1 output)
		(pin L0RXMACLINKERROR0 L0RXMACLINKERROR0 output)
		(pin L0RXDLLTLPEND1 L0RXDLLTLPEND1 output)
		(pin L0RXDLLTLPEND0 L0RXDLLTLPEND0 output)
		(pin L0RXDLLTLPECRCOK L0RXDLLTLPECRCOK output)
		(pin L0RXDLLSBFCUPDATE L0RXDLLSBFCUPDATE output)
		(pin L0RXDLLSBFCDATA18 L0RXDLLSBFCDATA18 output)
		(pin L0RXDLLSBFCDATA17 L0RXDLLSBFCDATA17 output)
		(pin L0RXDLLSBFCDATA16 L0RXDLLSBFCDATA16 output)
		(pin L0RXDLLSBFCDATA15 L0RXDLLSBFCDATA15 output)
		(pin L0RXDLLSBFCDATA14 L0RXDLLSBFCDATA14 output)
		(pin L0RXDLLSBFCDATA13 L0RXDLLSBFCDATA13 output)
		(pin L0RXDLLSBFCDATA12 L0RXDLLSBFCDATA12 output)
		(pin L0RXDLLSBFCDATA11 L0RXDLLSBFCDATA11 output)
		(pin L0RXDLLSBFCDATA10 L0RXDLLSBFCDATA10 output)
		(pin L0RXDLLSBFCDATA9 L0RXDLLSBFCDATA9 output)
		(pin L0RXDLLSBFCDATA8 L0RXDLLSBFCDATA8 output)
		(pin L0RXDLLSBFCDATA7 L0RXDLLSBFCDATA7 output)
		(pin L0RXDLLSBFCDATA6 L0RXDLLSBFCDATA6 output)
		(pin L0RXDLLSBFCDATA5 L0RXDLLSBFCDATA5 output)
		(pin L0RXDLLSBFCDATA4 L0RXDLLSBFCDATA4 output)
		(pin L0RXDLLSBFCDATA3 L0RXDLLSBFCDATA3 output)
		(pin L0RXDLLSBFCDATA2 L0RXDLLSBFCDATA2 output)
		(pin L0RXDLLSBFCDATA1 L0RXDLLSBFCDATA1 output)
		(pin L0RXDLLSBFCDATA0 L0RXDLLSBFCDATA0 output)
		(pin L0RXDLLPMTYPE2 L0RXDLLPMTYPE2 output)
		(pin L0RXDLLPMTYPE1 L0RXDLLPMTYPE1 output)
		(pin L0RXDLLPMTYPE0 L0RXDLLPMTYPE0 output)
		(pin L0RXDLLPM L0RXDLLPM output)
		(pin L0RXDLLFCPOSTORDUPDATE7 L0RXDLLFCPOSTORDUPDATE7 output)
		(pin L0RXDLLFCPOSTORDUPDATE6 L0RXDLLFCPOSTORDUPDATE6 output)
		(pin L0RXDLLFCPOSTORDUPDATE5 L0RXDLLFCPOSTORDUPDATE5 output)
		(pin L0RXDLLFCPOSTORDUPDATE4 L0RXDLLFCPOSTORDUPDATE4 output)
		(pin L0RXDLLFCPOSTORDUPDATE3 L0RXDLLFCPOSTORDUPDATE3 output)
		(pin L0RXDLLFCPOSTORDUPDATE2 L0RXDLLFCPOSTORDUPDATE2 output)
		(pin L0RXDLLFCPOSTORDUPDATE1 L0RXDLLFCPOSTORDUPDATE1 output)
		(pin L0RXDLLFCPOSTORDUPDATE0 L0RXDLLFCPOSTORDUPDATE0 output)
		(pin L0RXDLLFCPOSTORDCRED23 L0RXDLLFCPOSTORDCRED23 output)
		(pin L0RXDLLFCPOSTORDCRED22 L0RXDLLFCPOSTORDCRED22 output)
		(pin L0RXDLLFCPOSTORDCRED21 L0RXDLLFCPOSTORDCRED21 output)
		(pin L0RXDLLFCPOSTORDCRED20 L0RXDLLFCPOSTORDCRED20 output)
		(pin L0RXDLLFCPOSTORDCRED19 L0RXDLLFCPOSTORDCRED19 output)
		(pin L0RXDLLFCPOSTORDCRED18 L0RXDLLFCPOSTORDCRED18 output)
		(pin L0RXDLLFCPOSTORDCRED17 L0RXDLLFCPOSTORDCRED17 output)
		(pin L0RXDLLFCPOSTORDCRED16 L0RXDLLFCPOSTORDCRED16 output)
		(pin L0RXDLLFCPOSTORDCRED15 L0RXDLLFCPOSTORDCRED15 output)
		(pin L0RXDLLFCPOSTORDCRED14 L0RXDLLFCPOSTORDCRED14 output)
		(pin L0RXDLLFCPOSTORDCRED13 L0RXDLLFCPOSTORDCRED13 output)
		(pin L0RXDLLFCPOSTORDCRED12 L0RXDLLFCPOSTORDCRED12 output)
		(pin L0RXDLLFCPOSTORDCRED11 L0RXDLLFCPOSTORDCRED11 output)
		(pin L0RXDLLFCPOSTORDCRED10 L0RXDLLFCPOSTORDCRED10 output)
		(pin L0RXDLLFCPOSTORDCRED9 L0RXDLLFCPOSTORDCRED9 output)
		(pin L0RXDLLFCPOSTORDCRED8 L0RXDLLFCPOSTORDCRED8 output)
		(pin L0RXDLLFCPOSTORDCRED7 L0RXDLLFCPOSTORDCRED7 output)
		(pin L0RXDLLFCPOSTORDCRED6 L0RXDLLFCPOSTORDCRED6 output)
		(pin L0RXDLLFCPOSTORDCRED5 L0RXDLLFCPOSTORDCRED5 output)
		(pin L0RXDLLFCPOSTORDCRED4 L0RXDLLFCPOSTORDCRED4 output)
		(pin L0RXDLLFCPOSTORDCRED3 L0RXDLLFCPOSTORDCRED3 output)
		(pin L0RXDLLFCPOSTORDCRED2 L0RXDLLFCPOSTORDCRED2 output)
		(pin L0RXDLLFCPOSTORDCRED1 L0RXDLLFCPOSTORDCRED1 output)
		(pin L0RXDLLFCPOSTORDCRED0 L0RXDLLFCPOSTORDCRED0 output)
		(pin L0RXDLLFCNPOSTBYPUPDATE7 L0RXDLLFCNPOSTBYPUPDATE7 output)
		(pin L0RXDLLFCNPOSTBYPUPDATE6 L0RXDLLFCNPOSTBYPUPDATE6 output)
		(pin L0RXDLLFCNPOSTBYPUPDATE5 L0RXDLLFCNPOSTBYPUPDATE5 output)
		(pin L0RXDLLFCNPOSTBYPUPDATE4 L0RXDLLFCNPOSTBYPUPDATE4 output)
		(pin L0RXDLLFCNPOSTBYPUPDATE3 L0RXDLLFCNPOSTBYPUPDATE3 output)
		(pin L0RXDLLFCNPOSTBYPUPDATE2 L0RXDLLFCNPOSTBYPUPDATE2 output)
		(pin L0RXDLLFCNPOSTBYPUPDATE1 L0RXDLLFCNPOSTBYPUPDATE1 output)
		(pin L0RXDLLFCNPOSTBYPUPDATE0 L0RXDLLFCNPOSTBYPUPDATE0 output)
		(pin L0RXDLLFCNPOSTBYPCRED19 L0RXDLLFCNPOSTBYPCRED19 output)
		(pin L0RXDLLFCNPOSTBYPCRED18 L0RXDLLFCNPOSTBYPCRED18 output)
		(pin L0RXDLLFCNPOSTBYPCRED17 L0RXDLLFCNPOSTBYPCRED17 output)
		(pin L0RXDLLFCNPOSTBYPCRED16 L0RXDLLFCNPOSTBYPCRED16 output)
		(pin L0RXDLLFCNPOSTBYPCRED15 L0RXDLLFCNPOSTBYPCRED15 output)
		(pin L0RXDLLFCNPOSTBYPCRED14 L0RXDLLFCNPOSTBYPCRED14 output)
		(pin L0RXDLLFCNPOSTBYPCRED13 L0RXDLLFCNPOSTBYPCRED13 output)
		(pin L0RXDLLFCNPOSTBYPCRED12 L0RXDLLFCNPOSTBYPCRED12 output)
		(pin L0RXDLLFCNPOSTBYPCRED11 L0RXDLLFCNPOSTBYPCRED11 output)
		(pin L0RXDLLFCNPOSTBYPCRED10 L0RXDLLFCNPOSTBYPCRED10 output)
		(pin L0RXDLLFCNPOSTBYPCRED9 L0RXDLLFCNPOSTBYPCRED9 output)
		(pin L0RXDLLFCNPOSTBYPCRED8 L0RXDLLFCNPOSTBYPCRED8 output)
		(pin L0RXDLLFCNPOSTBYPCRED7 L0RXDLLFCNPOSTBYPCRED7 output)
		(pin L0RXDLLFCNPOSTBYPCRED6 L0RXDLLFCNPOSTBYPCRED6 output)
		(pin L0RXDLLFCNPOSTBYPCRED5 L0RXDLLFCNPOSTBYPCRED5 output)
		(pin L0RXDLLFCNPOSTBYPCRED4 L0RXDLLFCNPOSTBYPCRED4 output)
		(pin L0RXDLLFCNPOSTBYPCRED3 L0RXDLLFCNPOSTBYPCRED3 output)
		(pin L0RXDLLFCNPOSTBYPCRED2 L0RXDLLFCNPOSTBYPCRED2 output)
		(pin L0RXDLLFCNPOSTBYPCRED1 L0RXDLLFCNPOSTBYPCRED1 output)
		(pin L0RXDLLFCNPOSTBYPCRED0 L0RXDLLFCNPOSTBYPCRED0 output)
		(pin L0RXDLLFCCMPLMCUPDATE7 L0RXDLLFCCMPLMCUPDATE7 output)
		(pin L0RXDLLFCCMPLMCUPDATE6 L0RXDLLFCCMPLMCUPDATE6 output)
		(pin L0RXDLLFCCMPLMCUPDATE5 L0RXDLLFCCMPLMCUPDATE5 output)
		(pin L0RXDLLFCCMPLMCUPDATE4 L0RXDLLFCCMPLMCUPDATE4 output)
		(pin L0RXDLLFCCMPLMCUPDATE3 L0RXDLLFCCMPLMCUPDATE3 output)
		(pin L0RXDLLFCCMPLMCUPDATE2 L0RXDLLFCCMPLMCUPDATE2 output)
		(pin L0RXDLLFCCMPLMCUPDATE1 L0RXDLLFCCMPLMCUPDATE1 output)
		(pin L0RXDLLFCCMPLMCUPDATE0 L0RXDLLFCCMPLMCUPDATE0 output)
		(pin L0RXDLLFCCMPLMCCRED23 L0RXDLLFCCMPLMCCRED23 output)
		(pin L0RXDLLFCCMPLMCCRED22 L0RXDLLFCCMPLMCCRED22 output)
		(pin L0RXDLLFCCMPLMCCRED21 L0RXDLLFCCMPLMCCRED21 output)
		(pin L0RXDLLFCCMPLMCCRED20 L0RXDLLFCCMPLMCCRED20 output)
		(pin L0RXDLLFCCMPLMCCRED19 L0RXDLLFCCMPLMCCRED19 output)
		(pin L0RXDLLFCCMPLMCCRED18 L0RXDLLFCCMPLMCCRED18 output)
		(pin L0RXDLLFCCMPLMCCRED17 L0RXDLLFCCMPLMCCRED17 output)
		(pin L0RXDLLFCCMPLMCCRED16 L0RXDLLFCCMPLMCCRED16 output)
		(pin L0RXDLLFCCMPLMCCRED15 L0RXDLLFCCMPLMCCRED15 output)
		(pin L0RXDLLFCCMPLMCCRED14 L0RXDLLFCCMPLMCCRED14 output)
		(pin L0RXDLLFCCMPLMCCRED13 L0RXDLLFCCMPLMCCRED13 output)
		(pin L0RXDLLFCCMPLMCCRED12 L0RXDLLFCCMPLMCCRED12 output)
		(pin L0RXDLLFCCMPLMCCRED11 L0RXDLLFCCMPLMCCRED11 output)
		(pin L0RXDLLFCCMPLMCCRED10 L0RXDLLFCCMPLMCCRED10 output)
		(pin L0RXDLLFCCMPLMCCRED9 L0RXDLLFCCMPLMCCRED9 output)
		(pin L0RXDLLFCCMPLMCCRED8 L0RXDLLFCCMPLMCCRED8 output)
		(pin L0RXDLLFCCMPLMCCRED7 L0RXDLLFCCMPLMCCRED7 output)
		(pin L0RXDLLFCCMPLMCCRED6 L0RXDLLFCCMPLMCCRED6 output)
		(pin L0RXDLLFCCMPLMCCRED5 L0RXDLLFCCMPLMCCRED5 output)
		(pin L0RXDLLFCCMPLMCCRED4 L0RXDLLFCCMPLMCCRED4 output)
		(pin L0RXDLLFCCMPLMCCRED3 L0RXDLLFCCMPLMCCRED3 output)
		(pin L0RXDLLFCCMPLMCCRED2 L0RXDLLFCCMPLMCCRED2 output)
		(pin L0RXDLLFCCMPLMCCRED1 L0RXDLLFCCMPLMCCRED1 output)
		(pin L0RXDLLFCCMPLMCCRED0 L0RXDLLFCCMPLMCCRED0 output)
		(pin L0RXBEACON L0RXBEACON output)
		(pin L0RECEIVEDDEASSERTINTDLEGACYINT L0RECEIVEDDEASSERTINTDLEGACYINT output)
		(pin L0RECEIVEDDEASSERTINTCLEGACYINT L0RECEIVEDDEASSERTINTCLEGACYINT output)
		(pin L0RECEIVEDDEASSERTINTBLEGACYINT L0RECEIVEDDEASSERTINTBLEGACYINT output)
		(pin L0RECEIVEDDEASSERTINTALEGACYINT L0RECEIVEDDEASSERTINTALEGACYINT output)
		(pin L0RECEIVEDASSERTINTDLEGACYINT L0RECEIVEDASSERTINTDLEGACYINT output)
		(pin L0RECEIVEDASSERTINTCLEGACYINT L0RECEIVEDASSERTINTCLEGACYINT output)
		(pin L0RECEIVEDASSERTINTBLEGACYINT L0RECEIVEDASSERTINTBLEGACYINT output)
		(pin L0RECEIVEDASSERTINTALEGACYINT L0RECEIVEDASSERTINTALEGACYINT output)
		(pin L0PWRTXL0SSTATE L0PWRTXL0SSTATE output)
		(pin L0PWRTURNOFFREQ L0PWRTURNOFFREQ output)
		(pin L0PWRSTATE01 L0PWRSTATE01 output)
		(pin L0PWRSTATE00 L0PWRSTATE00 output)
		(pin L0PWRL23READYSTATE L0PWRL23READYSTATE output)
		(pin L0PWRL23READYDEVICE L0PWRL23READYDEVICE output)
		(pin L0PWRL1STATE L0PWRL1STATE output)
		(pin L0PWRINHIBITTRANSFERS L0PWRINHIBITTRANSFERS output)
		(pin L0POWERINDICATORCONTROL1 L0POWERINDICATORCONTROL1 output)
		(pin L0POWERINDICATORCONTROL0 L0POWERINDICATORCONTROL0 output)
		(pin L0POWERCONTROLLERCONTROL L0POWERCONTROLLERCONTROL output)
		(pin L0PMEREQOUT L0PMEREQOUT output)
		(pin L0PMEEN L0PMEEN output)
		(pin L0PMEACK L0PMEACK output)
		(pin L0NONFATALERRMSGRCVD L0NONFATALERRMSGRCVD output)
		(pin L0MULTIMSGEN02 L0MULTIMSGEN02 output)
		(pin L0MULTIMSGEN01 L0MULTIMSGEN01 output)
		(pin L0MULTIMSGEN00 L0MULTIMSGEN00 output)
		(pin L0MSIENABLE0 L0MSIENABLE0 output)
		(pin L0MCFOUND2 L0MCFOUND2 output)
		(pin L0MCFOUND1 L0MCFOUND1 output)
		(pin L0MCFOUND0 L0MCFOUND0 output)
		(pin L0MACUPSTREAMDOWNSTREAM L0MACUPSTREAMDOWNSTREAM output)
		(pin L0MACRXL0SSTATE L0MACRXL0SSTATE output)
		(pin L0MACNEWSTATEACK L0MACNEWSTATEACK output)
		(pin L0MACNEGOTIATEDLINKWIDTH3 L0MACNEGOTIATEDLINKWIDTH3 output)
		(pin L0MACNEGOTIATEDLINKWIDTH2 L0MACNEGOTIATEDLINKWIDTH2 output)
		(pin L0MACNEGOTIATEDLINKWIDTH1 L0MACNEGOTIATEDLINKWIDTH1 output)
		(pin L0MACNEGOTIATEDLINKWIDTH0 L0MACNEGOTIATEDLINKWIDTH0 output)
		(pin L0MACLINKUP L0MACLINKUP output)
		(pin L0MACLINKTRAINING L0MACLINKTRAINING output)
		(pin L0MACENTEREDL0 L0MACENTEREDL0 output)
		(pin L0LTSSMSTATE3 L0LTSSMSTATE3 output)
		(pin L0LTSSMSTATE2 L0LTSSMSTATE2 output)
		(pin L0LTSSMSTATE1 L0LTSSMSTATE1 output)
		(pin L0LTSSMSTATE0 L0LTSSMSTATE0 output)
		(pin L0FWDNONFATALERROUT L0FWDNONFATALERROUT output)
		(pin L0FWDFATALERROUT L0FWDFATALERROUT output)
		(pin L0FWDCORRERROUT L0FWDCORRERROUT output)
		(pin L0FIRSTCFGWRITEOCCURRED L0FIRSTCFGWRITEOCCURRED output)
		(pin L0FATALERRMSGRCVD L0FATALERRMSGRCVD output)
		(pin L0ERRMSGREQID15 L0ERRMSGREQID15 output)
		(pin L0ERRMSGREQID14 L0ERRMSGREQID14 output)
		(pin L0ERRMSGREQID13 L0ERRMSGREQID13 output)
		(pin L0ERRMSGREQID12 L0ERRMSGREQID12 output)
		(pin L0ERRMSGREQID11 L0ERRMSGREQID11 output)
		(pin L0ERRMSGREQID10 L0ERRMSGREQID10 output)
		(pin L0ERRMSGREQID9 L0ERRMSGREQID9 output)
		(pin L0ERRMSGREQID8 L0ERRMSGREQID8 output)
		(pin L0ERRMSGREQID7 L0ERRMSGREQID7 output)
		(pin L0ERRMSGREQID6 L0ERRMSGREQID6 output)
		(pin L0ERRMSGREQID5 L0ERRMSGREQID5 output)
		(pin L0ERRMSGREQID4 L0ERRMSGREQID4 output)
		(pin L0ERRMSGREQID3 L0ERRMSGREQID3 output)
		(pin L0ERRMSGREQID2 L0ERRMSGREQID2 output)
		(pin L0ERRMSGREQID1 L0ERRMSGREQID1 output)
		(pin L0ERRMSGREQID0 L0ERRMSGREQID0 output)
		(pin L0DLUPDOWN7 L0DLUPDOWN7 output)
		(pin L0DLUPDOWN6 L0DLUPDOWN6 output)
		(pin L0DLUPDOWN5 L0DLUPDOWN5 output)
		(pin L0DLUPDOWN4 L0DLUPDOWN4 output)
		(pin L0DLUPDOWN3 L0DLUPDOWN3 output)
		(pin L0DLUPDOWN2 L0DLUPDOWN2 output)
		(pin L0DLUPDOWN1 L0DLUPDOWN1 output)
		(pin L0DLUPDOWN0 L0DLUPDOWN0 output)
		(pin L0DLLVCSTATUS7 L0DLLVCSTATUS7 output)
		(pin L0DLLVCSTATUS6 L0DLLVCSTATUS6 output)
		(pin L0DLLVCSTATUS5 L0DLLVCSTATUS5 output)
		(pin L0DLLVCSTATUS4 L0DLLVCSTATUS4 output)
		(pin L0DLLVCSTATUS3 L0DLLVCSTATUS3 output)
		(pin L0DLLVCSTATUS2 L0DLLVCSTATUS2 output)
		(pin L0DLLVCSTATUS1 L0DLLVCSTATUS1 output)
		(pin L0DLLVCSTATUS0 L0DLLVCSTATUS0 output)
		(pin L0DLLTXOUTSTANDING L0DLLTXOUTSTANDING output)
		(pin L0DLLTXNONFCOUTSTANDING L0DLLTXNONFCOUTSTANDING output)
		(pin L0DLLRXACKOUTSTANDING L0DLLRXACKOUTSTANDING output)
		(pin L0DLLERRORVECTOR6 L0DLLERRORVECTOR6 output)
		(pin L0DLLERRORVECTOR5 L0DLLERRORVECTOR5 output)
		(pin L0DLLERRORVECTOR4 L0DLLERRORVECTOR4 output)
		(pin L0DLLERRORVECTOR3 L0DLLERRORVECTOR3 output)
		(pin L0DLLERRORVECTOR2 L0DLLERRORVECTOR2 output)
		(pin L0DLLERRORVECTOR1 L0DLLERRORVECTOR1 output)
		(pin L0DLLERRORVECTOR0 L0DLLERRORVECTOR0 output)
		(pin L0DLLASTXSTATE L0DLLASTXSTATE output)
		(pin L0DLLASRXSTATE1 L0DLLASRXSTATE1 output)
		(pin L0DLLASRXSTATE0 L0DLLASRXSTATE0 output)
		(pin L0CORRERRMSGRCVD L0CORRERRMSGRCVD output)
		(pin L0COMPLETERID12 L0COMPLETERID12 output)
		(pin L0COMPLETERID11 L0COMPLETERID11 output)
		(pin L0COMPLETERID10 L0COMPLETERID10 output)
		(pin L0COMPLETERID9 L0COMPLETERID9 output)
		(pin L0COMPLETERID8 L0COMPLETERID8 output)
		(pin L0COMPLETERID7 L0COMPLETERID7 output)
		(pin L0COMPLETERID6 L0COMPLETERID6 output)
		(pin L0COMPLETERID5 L0COMPLETERID5 output)
		(pin L0COMPLETERID4 L0COMPLETERID4 output)
		(pin L0COMPLETERID3 L0COMPLETERID3 output)
		(pin L0COMPLETERID2 L0COMPLETERID2 output)
		(pin L0COMPLETERID1 L0COMPLETERID1 output)
		(pin L0COMPLETERID0 L0COMPLETERID0 output)
		(pin L0CFGLOOPBACKACK L0CFGLOOPBACKACK output)
		(pin L0ATTENTIONINDICATORCONTROL1 L0ATTENTIONINDICATORCONTROL1 output)
		(pin L0ATTENTIONINDICATORCONTROL0 L0ATTENTIONINDICATORCONTROL0 output)
		(pin L0ASAUTONOMOUSINITCOMPLETED L0ASAUTONOMOUSINITCOMPLETED output)
		(pin DLLTXPMDLLPOUTSTANDING DLLTXPMDLLPOUTSTANDING output)
		(pin CRMRXHOTRESETN CRMRXHOTRESETN output)
		(pin CRMPWRSOFTRESETN CRMPWRSOFTRESETN output)
		(pin CRMDOHOTRESETN CRMDOHOTRESETN output)
		(pin BUSMASTERENABLE BUSMASTERENABLE output)
		(pin PARITYERRORRESPONSE PARITYERRORRESPONSE output)
		(pin SERRENABLE SERRENABLE output)
		(pin INTERRUPTDISABLE INTERRUPTDISABLE output)
		(pin URREPORTINGENABLE URREPORTINGENABLE output)
		(pin CRMMACRSTN CRMMACRSTN input)
		(pin CRMLINKRSTN CRMLINKRSTN input)
		(element AERCAPABILITYECRCCHECKCAPABLE 0
			(cfg FALSE TRUE)
		)
		(element AERCAPABILITYECRCGENCAPABLE 0
			(cfg FALSE TRUE)
		)
		(element AUXPOWER 1
			(pin AUXPOWER output)
			(conn AUXPOWER AUXPOWER ==> PCIE AUXPOWER)
		)
		(element BAR0ADDRWIDTH 0
			(cfg 1 0)
		)
		(element BAR0IOMEMN 0
			(cfg 1 0)
		)
		(element BAR0EXIST 0
			(cfg FALSE TRUE)
		)
		(element BAR0PREFETCHABLE 0
			(cfg FALSE TRUE)
		)
		(element BAR1ADDRWIDTH 0
			(cfg 1 0)
		)
		(element BAR1IOMEMN 0
			(cfg 1 0)
		)
		(element BAR1EXIST 0
			(cfg FALSE TRUE)
		)
		(element BAR1PREFETCHABLE 0
			(cfg FALSE TRUE)
		)
		(element BAR2ADDRWIDTH 0
			(cfg 1 0)
		)
		(element BAR2IOMEMN 0
			(cfg 1 0)
		)
		(element BAR2EXIST 0
			(cfg FALSE TRUE)
		)
		(element BAR2PREFETCHABLE 0
			(cfg FALSE TRUE)
		)
		(element BAR3ADDRWIDTH 0
			(cfg 1 0)
		)
		(element BAR3IOMEMN 0
			(cfg 1 0)
		)
		(element BAR3EXIST 0
			(cfg FALSE TRUE)
		)
		(element BAR3PREFETCHABLE 0
			(cfg FALSE TRUE)
		)
		(element BAR4ADDRWIDTH 0
			(cfg 1 0)
		)
		(element BAR4IOMEMN 0
			(cfg 1 0)
		)
		(element BAR4EXIST 0
			(cfg FALSE TRUE)
		)
		(element BAR4PREFETCHABLE 0
			(cfg FALSE TRUE)
		)
		(element BAR5ADDRWIDTH 0
			(cfg 1 0)
		)
		(element BAR5IOMEMN 0
			(cfg 1 0)
		)
		(element BAR5EXIST 0
			(cfg FALSE TRUE)
		)
		(element BAR5PREFETCHABLE 0
			(cfg FALSE TRUE)
		)
		(element BUSMASTERENABLE 1
			(pin BUSMASTERENABLE input)
			(conn BUSMASTERENABLE BUSMASTERENABLE <== PCIE BUSMASTERENABLE)
		)
		(element CLKDIVIDED 0
			(cfg FALSE TRUE)
		)
		(element CFGNEGOTIATEDLINKWIDTH0 1
			(pin CFGNEGOTIATEDLINKWIDTH0 output)
			(conn CFGNEGOTIATEDLINKWIDTH0 CFGNEGOTIATEDLINKWIDTH0 ==> PCIE CFGNEGOTIATEDLINKWIDTH0)
		)
		(element CFGNEGOTIATEDLINKWIDTH1 1
			(pin CFGNEGOTIATEDLINKWIDTH1 output)
			(conn CFGNEGOTIATEDLINKWIDTH1 CFGNEGOTIATEDLINKWIDTH1 ==> PCIE CFGNEGOTIATEDLINKWIDTH1)
		)
		(element CFGNEGOTIATEDLINKWIDTH2 1
			(pin CFGNEGOTIATEDLINKWIDTH2 output)
			(conn CFGNEGOTIATEDLINKWIDTH2 CFGNEGOTIATEDLINKWIDTH2 ==> PCIE CFGNEGOTIATEDLINKWIDTH2)
		)
		(element CFGNEGOTIATEDLINKWIDTH3 1
			(pin CFGNEGOTIATEDLINKWIDTH3 output)
			(conn CFGNEGOTIATEDLINKWIDTH3 CFGNEGOTIATEDLINKWIDTH3 ==> PCIE CFGNEGOTIATEDLINKWIDTH3)
		)
		(element CFGNEGOTIATEDLINKWIDTH4 1
			(pin CFGNEGOTIATEDLINKWIDTH4 output)
			(conn CFGNEGOTIATEDLINKWIDTH4 CFGNEGOTIATEDLINKWIDTH4 ==> PCIE CFGNEGOTIATEDLINKWIDTH4)
		)
		(element CFGNEGOTIATEDLINKWIDTH5 1
			(pin CFGNEGOTIATEDLINKWIDTH5 output)
			(conn CFGNEGOTIATEDLINKWIDTH5 CFGNEGOTIATEDLINKWIDTH5 ==> PCIE CFGNEGOTIATEDLINKWIDTH5)
		)
		(element COMPLIANCEAVOID 1
			(pin COMPLIANCEAVOID output)
			(conn COMPLIANCEAVOID COMPLIANCEAVOID ==> PCIE COMPLIANCEAVOID)
		)
		(element CRMCFGBRIDGEHOTRESET 1
			(pin CRMCFGBRIDGEHOTRESET output)
			(conn CRMCFGBRIDGEHOTRESET CRMCFGBRIDGEHOTRESET ==> PCIE CRMCFGBRIDGEHOTRESET)
		)
		(element CRMCORECLK 1
			(pin CRMCORECLK output)
			(conn CRMCORECLK CRMCORECLK ==> CRMCORECLKINV CRMCORECLK_B)
			(conn CRMCORECLK CRMCORECLK ==> CRMCORECLKINV CRMCORECLK)
		)
		(element CRMCORECLKDLO 1
			(pin CRMCORECLKDLO output)
			(conn CRMCORECLKDLO CRMCORECLKDLO ==> CRMCORECLKDLOINV CRMCORECLKDLO_B)
			(conn CRMCORECLKDLO CRMCORECLKDLO ==> CRMCORECLKDLOINV CRMCORECLKDLO)
		)
		(element CRMCORECLKDLOINV 3
			(pin CRMCORECLKDLO_B input)
			(pin CRMCORECLKDLO input)
			(pin OUT output)
			(cfg CRMCORECLKDLO_B CRMCORECLKDLO)
			(conn CRMCORECLKDLOINV OUT ==> PCIE CRMCORECLKDLO)
			(conn CRMCORECLKDLOINV CRMCORECLKDLO_B <== CRMCORECLKDLO CRMCORECLKDLO)
			(conn CRMCORECLKDLOINV CRMCORECLKDLO <== CRMCORECLKDLO CRMCORECLKDLO)
		)
		(element CRMCORECLKINV 3
			(pin CRMCORECLK_B input)
			(pin CRMCORECLK input)
			(pin OUT output)
			(cfg CRMCORECLK_B CRMCORECLK)
			(conn CRMCORECLKINV OUT ==> PCIE CRMCORECLK)
			(conn CRMCORECLKINV CRMCORECLK_B <== CRMCORECLK CRMCORECLK)
			(conn CRMCORECLKINV CRMCORECLK <== CRMCORECLK CRMCORECLK)
		)
		(element CRMCORECLKRXO 1
			(pin CRMCORECLKRXO output)
			(conn CRMCORECLKRXO CRMCORECLKRXO ==> CRMCORECLKRXOINV CRMCORECLKRXO_B)
			(conn CRMCORECLKRXO CRMCORECLKRXO ==> CRMCORECLKRXOINV CRMCORECLKRXO)
		)
		(element CRMCORECLKRXOINV 3
			(pin CRMCORECLKRXO_B input)
			(pin CRMCORECLKRXO input)
			(pin OUT output)
			(cfg CRMCORECLKRXO_B CRMCORECLKRXO)
			(conn CRMCORECLKRXOINV OUT ==> PCIE CRMCORECLKRXO)
			(conn CRMCORECLKRXOINV CRMCORECLKRXO_B <== CRMCORECLKRXO CRMCORECLKRXO)
			(conn CRMCORECLKRXOINV CRMCORECLKRXO <== CRMCORECLKRXO CRMCORECLKRXO)
		)
		(element CRMCORECLKTXO 1
			(pin CRMCORECLKTXO output)
			(conn CRMCORECLKTXO CRMCORECLKTXO ==> CRMCORECLKTXOINV CRMCORECLKTXO_B)
			(conn CRMCORECLKTXO CRMCORECLKTXO ==> CRMCORECLKTXOINV CRMCORECLKTXO)
		)
		(element CRMCORECLKTXOINV 3
			(pin CRMCORECLKTXO_B input)
			(pin CRMCORECLKTXO input)
			(pin OUT output)
			(cfg CRMCORECLKTXO_B CRMCORECLKTXO)
			(conn CRMCORECLKTXOINV OUT ==> PCIE CRMCORECLKTXO)
			(conn CRMCORECLKTXOINV CRMCORECLKTXO_B <== CRMCORECLKTXO CRMCORECLKTXO)
			(conn CRMCORECLKTXOINV CRMCORECLKTXO <== CRMCORECLKTXO CRMCORECLKTXO)
		)
		(element CRMDOHOTRESETN 1
			(pin CRMDOHOTRESETN input)
			(conn CRMDOHOTRESETN CRMDOHOTRESETN <== PCIE CRMDOHOTRESETN)
		)
		(element CRMLINKRSTN 1
			(pin CRMLINKRSTN output)
			(conn CRMLINKRSTN CRMLINKRSTN ==> PCIE CRMLINKRSTN)
		)
		(element CRMMACRSTN 1
			(pin CRMMACRSTN output)
			(conn CRMMACRSTN CRMMACRSTN ==> PCIE CRMMACRSTN)
		)
		(element CRMMGMTRSTN 1
			(pin CRMMGMTRSTN output)
			(conn CRMMGMTRSTN CRMMGMTRSTN ==> PCIE CRMMGMTRSTN)
		)
		(element CRMNVRSTN 1
			(pin CRMNVRSTN output)
			(conn CRMNVRSTN CRMNVRSTN ==> PCIE CRMNVRSTN)
		)
		(element CRMPWRSOFTRESETN 1
			(pin CRMPWRSOFTRESETN input)
			(conn CRMPWRSOFTRESETN CRMPWRSOFTRESETN <== PCIE CRMPWRSOFTRESETN)
		)
		(element CRMRXHOTRESETN 1
			(pin CRMRXHOTRESETN input)
			(conn CRMRXHOTRESETN CRMRXHOTRESETN <== PCIE CRMRXHOTRESETN)
		)
		(element CRMTXHOTRESETN 1
			(pin CRMTXHOTRESETN output)
			(conn CRMTXHOTRESETN CRMTXHOTRESETN ==> PCIE CRMTXHOTRESETN)
		)
		(element CRMURSTN 1
			(pin CRMURSTN output)
			(conn CRMURSTN CRMURSTN ==> PCIE CRMURSTN)
		)
		(element CRMUSERCFGRSTN 1
			(pin CRMUSERCFGRSTN output)
			(conn CRMUSERCFGRSTN CRMUSERCFGRSTN ==> PCIE CRMUSERCFGRSTN)
		)
		(element CRMUSERCLK 1
			(pin CRMUSERCLK output)
			(conn CRMUSERCLK CRMUSERCLK ==> CRMUSERCLKINV CRMUSERCLK_B)
			(conn CRMUSERCLK CRMUSERCLK ==> CRMUSERCLKINV CRMUSERCLK)
		)
		(element CRMUSERCLKINV 3
			(pin CRMUSERCLK_B input)
			(pin CRMUSERCLK input)
			(pin OUT output)
			(cfg CRMUSERCLK_B CRMUSERCLK)
			(conn CRMUSERCLKINV OUT ==> PCIE CRMUSERCLK)
			(conn CRMUSERCLKINV CRMUSERCLK_B <== CRMUSERCLK CRMUSERCLK)
			(conn CRMUSERCLKINV CRMUSERCLK <== CRMUSERCLK CRMUSERCLK)
		)
		(element CRMUSERCLKRXO 1
			(pin CRMUSERCLKRXO output)
			(conn CRMUSERCLKRXO CRMUSERCLKRXO ==> CRMUSERCLKRXOINV CRMUSERCLKRXO_B)
			(conn CRMUSERCLKRXO CRMUSERCLKRXO ==> CRMUSERCLKRXOINV CRMUSERCLKRXO)
		)
		(element CRMUSERCLKRXOINV 3
			(pin CRMUSERCLKRXO_B input)
			(pin CRMUSERCLKRXO input)
			(pin OUT output)
			(cfg CRMUSERCLKRXO_B CRMUSERCLKRXO)
			(conn CRMUSERCLKRXOINV OUT ==> PCIE CRMUSERCLKRXO)
			(conn CRMUSERCLKRXOINV CRMUSERCLKRXO_B <== CRMUSERCLKRXO CRMUSERCLKRXO)
			(conn CRMUSERCLKRXOINV CRMUSERCLKRXO <== CRMUSERCLKRXO CRMUSERCLKRXO)
		)
		(element CRMUSERCLKTXO 1
			(pin CRMUSERCLKTXO output)
			(conn CRMUSERCLKTXO CRMUSERCLKTXO ==> CRMUSERCLKTXOINV CRMUSERCLKTXO_B)
			(conn CRMUSERCLKTXO CRMUSERCLKTXO ==> CRMUSERCLKTXOINV CRMUSERCLKTXO)
		)
		(element CRMUSERCLKTXOINV 3
			(pin CRMUSERCLKTXO_B input)
			(pin CRMUSERCLKTXO input)
			(pin OUT output)
			(cfg CRMUSERCLKTXO_B CRMUSERCLKTXO)
			(conn CRMUSERCLKTXOINV OUT ==> PCIE CRMUSERCLKTXO)
			(conn CRMUSERCLKTXOINV CRMUSERCLKTXO_B <== CRMUSERCLKTXO CRMUSERCLKTXO)
			(conn CRMUSERCLKTXOINV CRMUSERCLKTXO <== CRMUSERCLKTXO CRMUSERCLKTXO)
		)
		(element CROSSLINKSEED 1
			(pin CROSSLINKSEED output)
			(conn CROSSLINKSEED CROSSLINKSEED ==> PCIE CROSSLINKSEED)
		)
		(element DLLTXPMDLLPOUTSTANDING 1
			(pin DLLTXPMDLLPOUTSTANDING input)
			(conn DLLTXPMDLLPOUTSTANDING DLLTXPMDLLPOUTSTANDING <== PCIE DLLTXPMDLLPOUTSTANDING)
		)
		(element DUALCOREENABLE 0
			(cfg FALSE TRUE)
		)
		(element DUALCORESLAVE 0
			(cfg FALSE TRUE)
		)
		(element DUALROLECFGCNTRLROOTEPN 0
			(cfg 1 0)
		)
		(element INFINITECOMPLETIONS 0
			(cfg FALSE TRUE)
		)
		(element INTERRUPTDISABLE 1
			(pin INTERRUPTDISABLE input)
			(conn INTERRUPTDISABLE INTERRUPTDISABLE <== PCIE INTERRUPTDISABLE)
		)
		(element ISSWITCH 0
			(cfg FALSE TRUE)
		)
		(element L0ACKNAKTIMERADJUSTMENT0 1
			(pin L0ACKNAKTIMERADJUSTMENT0 output)
			(conn L0ACKNAKTIMERADJUSTMENT0 L0ACKNAKTIMERADJUSTMENT0 ==> PCIE L0ACKNAKTIMERADJUSTMENT0)
		)
		(element L0ACKNAKTIMERADJUSTMENT1 1
			(pin L0ACKNAKTIMERADJUSTMENT1 output)
			(conn L0ACKNAKTIMERADJUSTMENT1 L0ACKNAKTIMERADJUSTMENT1 ==> PCIE L0ACKNAKTIMERADJUSTMENT1)
		)
		(element L0ACKNAKTIMERADJUSTMENT10 1
			(pin L0ACKNAKTIMERADJUSTMENT10 output)
			(conn L0ACKNAKTIMERADJUSTMENT10 L0ACKNAKTIMERADJUSTMENT10 ==> PCIE L0ACKNAKTIMERADJUSTMENT10)
		)
		(element L0ACKNAKTIMERADJUSTMENT11 1
			(pin L0ACKNAKTIMERADJUSTMENT11 output)
			(conn L0ACKNAKTIMERADJUSTMENT11 L0ACKNAKTIMERADJUSTMENT11 ==> PCIE L0ACKNAKTIMERADJUSTMENT11)
		)
		(element L0ACKNAKTIMERADJUSTMENT2 1
			(pin L0ACKNAKTIMERADJUSTMENT2 output)
			(conn L0ACKNAKTIMERADJUSTMENT2 L0ACKNAKTIMERADJUSTMENT2 ==> PCIE L0ACKNAKTIMERADJUSTMENT2)
		)
		(element L0ACKNAKTIMERADJUSTMENT3 1
			(pin L0ACKNAKTIMERADJUSTMENT3 output)
			(conn L0ACKNAKTIMERADJUSTMENT3 L0ACKNAKTIMERADJUSTMENT3 ==> PCIE L0ACKNAKTIMERADJUSTMENT3)
		)
		(element L0ACKNAKTIMERADJUSTMENT4 1
			(pin L0ACKNAKTIMERADJUSTMENT4 output)
			(conn L0ACKNAKTIMERADJUSTMENT4 L0ACKNAKTIMERADJUSTMENT4 ==> PCIE L0ACKNAKTIMERADJUSTMENT4)
		)
		(element L0ACKNAKTIMERADJUSTMENT5 1
			(pin L0ACKNAKTIMERADJUSTMENT5 output)
			(conn L0ACKNAKTIMERADJUSTMENT5 L0ACKNAKTIMERADJUSTMENT5 ==> PCIE L0ACKNAKTIMERADJUSTMENT5)
		)
		(element L0ACKNAKTIMERADJUSTMENT6 1
			(pin L0ACKNAKTIMERADJUSTMENT6 output)
			(conn L0ACKNAKTIMERADJUSTMENT6 L0ACKNAKTIMERADJUSTMENT6 ==> PCIE L0ACKNAKTIMERADJUSTMENT6)
		)
		(element L0ACKNAKTIMERADJUSTMENT7 1
			(pin L0ACKNAKTIMERADJUSTMENT7 output)
			(conn L0ACKNAKTIMERADJUSTMENT7 L0ACKNAKTIMERADJUSTMENT7 ==> PCIE L0ACKNAKTIMERADJUSTMENT7)
		)
		(element L0ACKNAKTIMERADJUSTMENT8 1
			(pin L0ACKNAKTIMERADJUSTMENT8 output)
			(conn L0ACKNAKTIMERADJUSTMENT8 L0ACKNAKTIMERADJUSTMENT8 ==> PCIE L0ACKNAKTIMERADJUSTMENT8)
		)
		(element L0ACKNAKTIMERADJUSTMENT9 1
			(pin L0ACKNAKTIMERADJUSTMENT9 output)
			(conn L0ACKNAKTIMERADJUSTMENT9 L0ACKNAKTIMERADJUSTMENT9 ==> PCIE L0ACKNAKTIMERADJUSTMENT9)
		)
		(element L0ALLDOWNPORTSINL1 1
			(pin L0ALLDOWNPORTSINL1 output)
			(conn L0ALLDOWNPORTSINL1 L0ALLDOWNPORTSINL1 ==> PCIE L0ALLDOWNPORTSINL1)
		)
		(element L0ALLDOWNRXPORTSINL0S 1
			(pin L0ALLDOWNRXPORTSINL0S output)
			(conn L0ALLDOWNRXPORTSINL0S L0ALLDOWNRXPORTSINL0S ==> PCIE L0ALLDOWNRXPORTSINL0S)
		)
		(element L0ASAUTONOMOUSINITCOMPLETED 1
			(pin L0ASAUTONOMOUSINITCOMPLETED input)
			(conn L0ASAUTONOMOUSINITCOMPLETED L0ASAUTONOMOUSINITCOMPLETED <== PCIE L0ASAUTONOMOUSINITCOMPLETED)
		)
		(element L0ASE 1
			(pin L0ASE output)
			(conn L0ASE L0ASE ==> PCIE L0ASE)
		)
		(element L0ASPORTCOUNT0 1
			(pin L0ASPORTCOUNT0 output)
			(conn L0ASPORTCOUNT0 L0ASPORTCOUNT0 ==> PCIE L0ASPORTCOUNT0)
		)
		(element L0ASPORTCOUNT1 1
			(pin L0ASPORTCOUNT1 output)
			(conn L0ASPORTCOUNT1 L0ASPORTCOUNT1 ==> PCIE L0ASPORTCOUNT1)
		)
		(element L0ASPORTCOUNT2 1
			(pin L0ASPORTCOUNT2 output)
			(conn L0ASPORTCOUNT2 L0ASPORTCOUNT2 ==> PCIE L0ASPORTCOUNT2)
		)
		(element L0ASPORTCOUNT3 1
			(pin L0ASPORTCOUNT3 output)
			(conn L0ASPORTCOUNT3 L0ASPORTCOUNT3 ==> PCIE L0ASPORTCOUNT3)
		)
		(element L0ASPORTCOUNT4 1
			(pin L0ASPORTCOUNT4 output)
			(conn L0ASPORTCOUNT4 L0ASPORTCOUNT4 ==> PCIE L0ASPORTCOUNT4)
		)
		(element L0ASPORTCOUNT5 1
			(pin L0ASPORTCOUNT5 output)
			(conn L0ASPORTCOUNT5 L0ASPORTCOUNT5 ==> PCIE L0ASPORTCOUNT5)
		)
		(element L0ASPORTCOUNT6 1
			(pin L0ASPORTCOUNT6 output)
			(conn L0ASPORTCOUNT6 L0ASPORTCOUNT6 ==> PCIE L0ASPORTCOUNT6)
		)
		(element L0ASPORTCOUNT7 1
			(pin L0ASPORTCOUNT7 output)
			(conn L0ASPORTCOUNT7 L0ASPORTCOUNT7 ==> PCIE L0ASPORTCOUNT7)
		)
		(element L0ASTURNPOOLBITSCONSUMED0 1
			(pin L0ASTURNPOOLBITSCONSUMED0 output)
			(conn L0ASTURNPOOLBITSCONSUMED0 L0ASTURNPOOLBITSCONSUMED0 ==> PCIE L0ASTURNPOOLBITSCONSUMED0)
		)
		(element L0ASTURNPOOLBITSCONSUMED1 1
			(pin L0ASTURNPOOLBITSCONSUMED1 output)
			(conn L0ASTURNPOOLBITSCONSUMED1 L0ASTURNPOOLBITSCONSUMED1 ==> PCIE L0ASTURNPOOLBITSCONSUMED1)
		)
		(element L0ASTURNPOOLBITSCONSUMED2 1
			(pin L0ASTURNPOOLBITSCONSUMED2 output)
			(conn L0ASTURNPOOLBITSCONSUMED2 L0ASTURNPOOLBITSCONSUMED2 ==> PCIE L0ASTURNPOOLBITSCONSUMED2)
		)
		(element L0ATTENTIONBUTTONPRESSED 1
			(pin L0ATTENTIONBUTTONPRESSED output)
			(conn L0ATTENTIONBUTTONPRESSED L0ATTENTIONBUTTONPRESSED ==> PCIE L0ATTENTIONBUTTONPRESSED)
		)
		(element L0ATTENTIONINDICATORCONTROL0 1
			(pin L0ATTENTIONINDICATORCONTROL0 input)
			(conn L0ATTENTIONINDICATORCONTROL0 L0ATTENTIONINDICATORCONTROL0 <== PCIE L0ATTENTIONINDICATORCONTROL0)
		)
		(element L0ATTENTIONINDICATORCONTROL1 1
			(pin L0ATTENTIONINDICATORCONTROL1 input)
			(conn L0ATTENTIONINDICATORCONTROL1 L0ATTENTIONINDICATORCONTROL1 <== PCIE L0ATTENTIONINDICATORCONTROL1)
		)
		(element L0CFGASSPANTREEOWNEDSTATE 1
			(pin L0CFGASSPANTREEOWNEDSTATE output)
			(conn L0CFGASSPANTREEOWNEDSTATE L0CFGASSPANTREEOWNEDSTATE ==> PCIE L0CFGASSPANTREEOWNEDSTATE)
		)
		(element L0CFGASSTATECHANGECMD0 1
			(pin L0CFGASSTATECHANGECMD0 output)
			(conn L0CFGASSTATECHANGECMD0 L0CFGASSTATECHANGECMD0 ==> PCIE L0CFGASSTATECHANGECMD0)
		)
		(element L0CFGASSTATECHANGECMD1 1
			(pin L0CFGASSTATECHANGECMD1 output)
			(conn L0CFGASSTATECHANGECMD1 L0CFGASSTATECHANGECMD1 ==> PCIE L0CFGASSTATECHANGECMD1)
		)
		(element L0CFGASSTATECHANGECMD2 1
			(pin L0CFGASSTATECHANGECMD2 output)
			(conn L0CFGASSTATECHANGECMD2 L0CFGASSTATECHANGECMD2 ==> PCIE L0CFGASSTATECHANGECMD2)
		)
		(element L0CFGASSTATECHANGECMD3 1
			(pin L0CFGASSTATECHANGECMD3 output)
			(conn L0CFGASSTATECHANGECMD3 L0CFGASSTATECHANGECMD3 ==> PCIE L0CFGASSTATECHANGECMD3)
		)
		(element L0CFGDISABLESCRAMBLE 1
			(pin L0CFGDISABLESCRAMBLE output)
			(conn L0CFGDISABLESCRAMBLE L0CFGDISABLESCRAMBLE ==> PCIE L0CFGDISABLESCRAMBLE)
		)
		(element L0CFGEXTENDEDSYNC 1
			(pin L0CFGEXTENDEDSYNC output)
			(conn L0CFGEXTENDEDSYNC L0CFGEXTENDEDSYNC ==> PCIE L0CFGEXTENDEDSYNC)
		)
		(element L0CFGL0SENTRYENABLE 1
			(pin L0CFGL0SENTRYENABLE output)
			(conn L0CFGL0SENTRYENABLE L0CFGL0SENTRYENABLE ==> PCIE L0CFGL0SENTRYENABLE)
		)
		(element L0CFGL0SENTRYSUP 1
			(pin L0CFGL0SENTRYSUP output)
			(conn L0CFGL0SENTRYSUP L0CFGL0SENTRYSUP ==> PCIE L0CFGL0SENTRYSUP)
		)
		(element L0CFGL0SEXITLAT0 1
			(pin L0CFGL0SEXITLAT0 output)
			(conn L0CFGL0SEXITLAT0 L0CFGL0SEXITLAT0 ==> PCIE L0CFGL0SEXITLAT0)
		)
		(element L0CFGL0SEXITLAT1 1
			(pin L0CFGL0SEXITLAT1 output)
			(conn L0CFGL0SEXITLAT1 L0CFGL0SEXITLAT1 ==> PCIE L0CFGL0SEXITLAT1)
		)
		(element L0CFGL0SEXITLAT2 1
			(pin L0CFGL0SEXITLAT2 output)
			(conn L0CFGL0SEXITLAT2 L0CFGL0SEXITLAT2 ==> PCIE L0CFGL0SEXITLAT2)
		)
		(element L0CFGLINKDISABLE 1
			(pin L0CFGLINKDISABLE output)
			(conn L0CFGLINKDISABLE L0CFGLINKDISABLE ==> PCIE L0CFGLINKDISABLE)
		)
		(element L0CFGLOOPBACKACK 1
			(pin L0CFGLOOPBACKACK input)
			(conn L0CFGLOOPBACKACK L0CFGLOOPBACKACK <== PCIE L0CFGLOOPBACKACK)
		)
		(element L0CFGLOOPBACKMASTER 1
			(pin L0CFGLOOPBACKMASTER output)
			(conn L0CFGLOOPBACKMASTER L0CFGLOOPBACKMASTER ==> PCIE L0CFGLOOPBACKMASTER)
		)
		(element L0CFGNEGOTIATEDMAXP0 1
			(pin L0CFGNEGOTIATEDMAXP0 output)
			(conn L0CFGNEGOTIATEDMAXP0 L0CFGNEGOTIATEDMAXP0 ==> PCIE L0CFGNEGOTIATEDMAXP0)
		)
		(element L0CFGNEGOTIATEDMAXP1 1
			(pin L0CFGNEGOTIATEDMAXP1 output)
			(conn L0CFGNEGOTIATEDMAXP1 L0CFGNEGOTIATEDMAXP1 ==> PCIE L0CFGNEGOTIATEDMAXP1)
		)
		(element L0CFGNEGOTIATEDMAXP2 1
			(pin L0CFGNEGOTIATEDMAXP2 output)
			(conn L0CFGNEGOTIATEDMAXP2 L0CFGNEGOTIATEDMAXP2 ==> PCIE L0CFGNEGOTIATEDMAXP2)
		)
		(element L0CFGVCENABLE0 1
			(pin L0CFGVCENABLE0 output)
			(conn L0CFGVCENABLE0 L0CFGVCENABLE0 ==> PCIE L0CFGVCENABLE0)
		)
		(element L0CFGVCENABLE1 1
			(pin L0CFGVCENABLE1 output)
			(conn L0CFGVCENABLE1 L0CFGVCENABLE1 ==> PCIE L0CFGVCENABLE1)
		)
		(element L0CFGVCENABLE2 1
			(pin L0CFGVCENABLE2 output)
			(conn L0CFGVCENABLE2 L0CFGVCENABLE2 ==> PCIE L0CFGVCENABLE2)
		)
		(element L0CFGVCENABLE3 1
			(pin L0CFGVCENABLE3 output)
			(conn L0CFGVCENABLE3 L0CFGVCENABLE3 ==> PCIE L0CFGVCENABLE3)
		)
		(element L0CFGVCENABLE4 1
			(pin L0CFGVCENABLE4 output)
			(conn L0CFGVCENABLE4 L0CFGVCENABLE4 ==> PCIE L0CFGVCENABLE4)
		)
		(element L0CFGVCENABLE5 1
			(pin L0CFGVCENABLE5 output)
			(conn L0CFGVCENABLE5 L0CFGVCENABLE5 ==> PCIE L0CFGVCENABLE5)
		)
		(element L0CFGVCENABLE6 1
			(pin L0CFGVCENABLE6 output)
			(conn L0CFGVCENABLE6 L0CFGVCENABLE6 ==> PCIE L0CFGVCENABLE6)
		)
		(element L0CFGVCENABLE7 1
			(pin L0CFGVCENABLE7 output)
			(conn L0CFGVCENABLE7 L0CFGVCENABLE7 ==> PCIE L0CFGVCENABLE7)
		)
		(element L0CFGVCID0 1
			(pin L0CFGVCID0 output)
			(conn L0CFGVCID0 L0CFGVCID0 ==> PCIE L0CFGVCID0)
		)
		(element L0CFGVCID1 1
			(pin L0CFGVCID1 output)
			(conn L0CFGVCID1 L0CFGVCID1 ==> PCIE L0CFGVCID1)
		)
		(element L0CFGVCID10 1
			(pin L0CFGVCID10 output)
			(conn L0CFGVCID10 L0CFGVCID10 ==> PCIE L0CFGVCID10)
		)
		(element L0CFGVCID11 1
			(pin L0CFGVCID11 output)
			(conn L0CFGVCID11 L0CFGVCID11 ==> PCIE L0CFGVCID11)
		)
		(element L0CFGVCID12 1
			(pin L0CFGVCID12 output)
			(conn L0CFGVCID12 L0CFGVCID12 ==> PCIE L0CFGVCID12)
		)
		(element L0CFGVCID13 1
			(pin L0CFGVCID13 output)
			(conn L0CFGVCID13 L0CFGVCID13 ==> PCIE L0CFGVCID13)
		)
		(element L0CFGVCID14 1
			(pin L0CFGVCID14 output)
			(conn L0CFGVCID14 L0CFGVCID14 ==> PCIE L0CFGVCID14)
		)
		(element L0CFGVCID15 1
			(pin L0CFGVCID15 output)
			(conn L0CFGVCID15 L0CFGVCID15 ==> PCIE L0CFGVCID15)
		)
		(element L0CFGVCID16 1
			(pin L0CFGVCID16 output)
			(conn L0CFGVCID16 L0CFGVCID16 ==> PCIE L0CFGVCID16)
		)
		(element L0CFGVCID17 1
			(pin L0CFGVCID17 output)
			(conn L0CFGVCID17 L0CFGVCID17 ==> PCIE L0CFGVCID17)
		)
		(element L0CFGVCID18 1
			(pin L0CFGVCID18 output)
			(conn L0CFGVCID18 L0CFGVCID18 ==> PCIE L0CFGVCID18)
		)
		(element L0CFGVCID19 1
			(pin L0CFGVCID19 output)
			(conn L0CFGVCID19 L0CFGVCID19 ==> PCIE L0CFGVCID19)
		)
		(element L0CFGVCID2 1
			(pin L0CFGVCID2 output)
			(conn L0CFGVCID2 L0CFGVCID2 ==> PCIE L0CFGVCID2)
		)
		(element L0CFGVCID20 1
			(pin L0CFGVCID20 output)
			(conn L0CFGVCID20 L0CFGVCID20 ==> PCIE L0CFGVCID20)
		)
		(element L0CFGVCID21 1
			(pin L0CFGVCID21 output)
			(conn L0CFGVCID21 L0CFGVCID21 ==> PCIE L0CFGVCID21)
		)
		(element L0CFGVCID22 1
			(pin L0CFGVCID22 output)
			(conn L0CFGVCID22 L0CFGVCID22 ==> PCIE L0CFGVCID22)
		)
		(element L0CFGVCID23 1
			(pin L0CFGVCID23 output)
			(conn L0CFGVCID23 L0CFGVCID23 ==> PCIE L0CFGVCID23)
		)
		(element L0CFGVCID3 1
			(pin L0CFGVCID3 output)
			(conn L0CFGVCID3 L0CFGVCID3 ==> PCIE L0CFGVCID3)
		)
		(element L0CFGVCID4 1
			(pin L0CFGVCID4 output)
			(conn L0CFGVCID4 L0CFGVCID4 ==> PCIE L0CFGVCID4)
		)
		(element L0CFGVCID5 1
			(pin L0CFGVCID5 output)
			(conn L0CFGVCID5 L0CFGVCID5 ==> PCIE L0CFGVCID5)
		)
		(element L0CFGVCID6 1
			(pin L0CFGVCID6 output)
			(conn L0CFGVCID6 L0CFGVCID6 ==> PCIE L0CFGVCID6)
		)
		(element L0CFGVCID7 1
			(pin L0CFGVCID7 output)
			(conn L0CFGVCID7 L0CFGVCID7 ==> PCIE L0CFGVCID7)
		)
		(element L0CFGVCID8 1
			(pin L0CFGVCID8 output)
			(conn L0CFGVCID8 L0CFGVCID8 ==> PCIE L0CFGVCID8)
		)
		(element L0CFGVCID9 1
			(pin L0CFGVCID9 output)
			(conn L0CFGVCID9 L0CFGVCID9 ==> PCIE L0CFGVCID9)
		)
		(element L0COMPLETERID0 1
			(pin L0COMPLETERID0 input)
			(conn L0COMPLETERID0 L0COMPLETERID0 <== PCIE L0COMPLETERID0)
		)
		(element L0COMPLETERID1 1
			(pin L0COMPLETERID1 input)
			(conn L0COMPLETERID1 L0COMPLETERID1 <== PCIE L0COMPLETERID1)
		)
		(element L0COMPLETERID10 1
			(pin L0COMPLETERID10 input)
			(conn L0COMPLETERID10 L0COMPLETERID10 <== PCIE L0COMPLETERID10)
		)
		(element L0COMPLETERID11 1
			(pin L0COMPLETERID11 input)
			(conn L0COMPLETERID11 L0COMPLETERID11 <== PCIE L0COMPLETERID11)
		)
		(element L0COMPLETERID12 1
			(pin L0COMPLETERID12 input)
			(conn L0COMPLETERID12 L0COMPLETERID12 <== PCIE L0COMPLETERID12)
		)
		(element L0COMPLETERID2 1
			(pin L0COMPLETERID2 input)
			(conn L0COMPLETERID2 L0COMPLETERID2 <== PCIE L0COMPLETERID2)
		)
		(element L0COMPLETERID3 1
			(pin L0COMPLETERID3 input)
			(conn L0COMPLETERID3 L0COMPLETERID3 <== PCIE L0COMPLETERID3)
		)
		(element L0COMPLETERID4 1
			(pin L0COMPLETERID4 input)
			(conn L0COMPLETERID4 L0COMPLETERID4 <== PCIE L0COMPLETERID4)
		)
		(element L0COMPLETERID5 1
			(pin L0COMPLETERID5 input)
			(conn L0COMPLETERID5 L0COMPLETERID5 <== PCIE L0COMPLETERID5)
		)
		(element L0COMPLETERID6 1
			(pin L0COMPLETERID6 input)
			(conn L0COMPLETERID6 L0COMPLETERID6 <== PCIE L0COMPLETERID6)
		)
		(element L0COMPLETERID7 1
			(pin L0COMPLETERID7 input)
			(conn L0COMPLETERID7 L0COMPLETERID7 <== PCIE L0COMPLETERID7)
		)
		(element L0COMPLETERID8 1
			(pin L0COMPLETERID8 input)
			(conn L0COMPLETERID8 L0COMPLETERID8 <== PCIE L0COMPLETERID8)
		)
		(element L0COMPLETERID9 1
			(pin L0COMPLETERID9 input)
			(conn L0COMPLETERID9 L0COMPLETERID9 <== PCIE L0COMPLETERID9)
		)
		(element L0CORRERRMSGRCVD 1
			(pin L0CORRERRMSGRCVD input)
			(conn L0CORRERRMSGRCVD L0CORRERRMSGRCVD <== PCIE L0CORRERRMSGRCVD)
		)
		(element L0DLLASRXSTATE0 1
			(pin L0DLLASRXSTATE0 input)
			(conn L0DLLASRXSTATE0 L0DLLASRXSTATE0 <== PCIE L0DLLASRXSTATE0)
		)
		(element L0DLLASRXSTATE1 1
			(pin L0DLLASRXSTATE1 input)
			(conn L0DLLASRXSTATE1 L0DLLASRXSTATE1 <== PCIE L0DLLASRXSTATE1)
		)
		(element L0DLLASTXSTATE 1
			(pin L0DLLASTXSTATE input)
			(conn L0DLLASTXSTATE L0DLLASTXSTATE <== PCIE L0DLLASTXSTATE)
		)
		(element L0DLLERRORVECTOR0 1
			(pin L0DLLERRORVECTOR0 input)
			(conn L0DLLERRORVECTOR0 L0DLLERRORVECTOR0 <== PCIE L0DLLERRORVECTOR0)
		)
		(element L0DLLERRORVECTOR1 1
			(pin L0DLLERRORVECTOR1 input)
			(conn L0DLLERRORVECTOR1 L0DLLERRORVECTOR1 <== PCIE L0DLLERRORVECTOR1)
		)
		(element L0DLLERRORVECTOR2 1
			(pin L0DLLERRORVECTOR2 input)
			(conn L0DLLERRORVECTOR2 L0DLLERRORVECTOR2 <== PCIE L0DLLERRORVECTOR2)
		)
		(element L0DLLERRORVECTOR3 1
			(pin L0DLLERRORVECTOR3 input)
			(conn L0DLLERRORVECTOR3 L0DLLERRORVECTOR3 <== PCIE L0DLLERRORVECTOR3)
		)
		(element L0DLLERRORVECTOR4 1
			(pin L0DLLERRORVECTOR4 input)
			(conn L0DLLERRORVECTOR4 L0DLLERRORVECTOR4 <== PCIE L0DLLERRORVECTOR4)
		)
		(element L0DLLERRORVECTOR5 1
			(pin L0DLLERRORVECTOR5 input)
			(conn L0DLLERRORVECTOR5 L0DLLERRORVECTOR5 <== PCIE L0DLLERRORVECTOR5)
		)
		(element L0DLLERRORVECTOR6 1
			(pin L0DLLERRORVECTOR6 input)
			(conn L0DLLERRORVECTOR6 L0DLLERRORVECTOR6 <== PCIE L0DLLERRORVECTOR6)
		)
		(element L0DLLHOLDLINKUP 1
			(pin L0DLLHOLDLINKUP output)
			(conn L0DLLHOLDLINKUP L0DLLHOLDLINKUP ==> PCIE L0DLLHOLDLINKUP)
		)
		(element L0DLLRXACKOUTSTANDING 1
			(pin L0DLLRXACKOUTSTANDING input)
			(conn L0DLLRXACKOUTSTANDING L0DLLRXACKOUTSTANDING <== PCIE L0DLLRXACKOUTSTANDING)
		)
		(element L0DLLTXNONFCOUTSTANDING 1
			(pin L0DLLTXNONFCOUTSTANDING input)
			(conn L0DLLTXNONFCOUTSTANDING L0DLLTXNONFCOUTSTANDING <== PCIE L0DLLTXNONFCOUTSTANDING)
		)
		(element L0DLLTXOUTSTANDING 1
			(pin L0DLLTXOUTSTANDING input)
			(conn L0DLLTXOUTSTANDING L0DLLTXOUTSTANDING <== PCIE L0DLLTXOUTSTANDING)
		)
		(element L0DLLVCSTATUS0 1
			(pin L0DLLVCSTATUS0 input)
			(conn L0DLLVCSTATUS0 L0DLLVCSTATUS0 <== PCIE L0DLLVCSTATUS0)
		)
		(element L0DLLVCSTATUS1 1
			(pin L0DLLVCSTATUS1 input)
			(conn L0DLLVCSTATUS1 L0DLLVCSTATUS1 <== PCIE L0DLLVCSTATUS1)
		)
		(element L0DLLVCSTATUS2 1
			(pin L0DLLVCSTATUS2 input)
			(conn L0DLLVCSTATUS2 L0DLLVCSTATUS2 <== PCIE L0DLLVCSTATUS2)
		)
		(element L0DLLVCSTATUS3 1
			(pin L0DLLVCSTATUS3 input)
			(conn L0DLLVCSTATUS3 L0DLLVCSTATUS3 <== PCIE L0DLLVCSTATUS3)
		)
		(element L0DLLVCSTATUS4 1
			(pin L0DLLVCSTATUS4 input)
			(conn L0DLLVCSTATUS4 L0DLLVCSTATUS4 <== PCIE L0DLLVCSTATUS4)
		)
		(element L0DLLVCSTATUS5 1
			(pin L0DLLVCSTATUS5 input)
			(conn L0DLLVCSTATUS5 L0DLLVCSTATUS5 <== PCIE L0DLLVCSTATUS5)
		)
		(element L0DLLVCSTATUS6 1
			(pin L0DLLVCSTATUS6 input)
			(conn L0DLLVCSTATUS6 L0DLLVCSTATUS6 <== PCIE L0DLLVCSTATUS6)
		)
		(element L0DLLVCSTATUS7 1
			(pin L0DLLVCSTATUS7 input)
			(conn L0DLLVCSTATUS7 L0DLLVCSTATUS7 <== PCIE L0DLLVCSTATUS7)
		)
		(element L0DLUPDOWN0 1
			(pin L0DLUPDOWN0 input)
			(conn L0DLUPDOWN0 L0DLUPDOWN0 <== PCIE L0DLUPDOWN0)
		)
		(element L0DLUPDOWN1 1
			(pin L0DLUPDOWN1 input)
			(conn L0DLUPDOWN1 L0DLUPDOWN1 <== PCIE L0DLUPDOWN1)
		)
		(element L0DLUPDOWN2 1
			(pin L0DLUPDOWN2 input)
			(conn L0DLUPDOWN2 L0DLUPDOWN2 <== PCIE L0DLUPDOWN2)
		)
		(element L0DLUPDOWN3 1
			(pin L0DLUPDOWN3 input)
			(conn L0DLUPDOWN3 L0DLUPDOWN3 <== PCIE L0DLUPDOWN3)
		)
		(element L0DLUPDOWN4 1
			(pin L0DLUPDOWN4 input)
			(conn L0DLUPDOWN4 L0DLUPDOWN4 <== PCIE L0DLUPDOWN4)
		)
		(element L0DLUPDOWN5 1
			(pin L0DLUPDOWN5 input)
			(conn L0DLUPDOWN5 L0DLUPDOWN5 <== PCIE L0DLUPDOWN5)
		)
		(element L0DLUPDOWN6 1
			(pin L0DLUPDOWN6 input)
			(conn L0DLUPDOWN6 L0DLUPDOWN6 <== PCIE L0DLUPDOWN6)
		)
		(element L0DLUPDOWN7 1
			(pin L0DLUPDOWN7 input)
			(conn L0DLUPDOWN7 L0DLUPDOWN7 <== PCIE L0DLUPDOWN7)
		)
		(element L0ELECTROMECHANICALINTERLOCKENGAGED 1
			(pin L0ELECTROMECHANICALINTERLOCKENGAGED output)
			(conn L0ELECTROMECHANICALINTERLOCKENGAGED L0ELECTROMECHANICALINTERLOCKENGAGED ==> PCIE L0ELECTROMECHANICALINTERLOCKENGAGED)
		)
		(element L0ERRMSGREQID0 1
			(pin L0ERRMSGREQID0 input)
			(conn L0ERRMSGREQID0 L0ERRMSGREQID0 <== PCIE L0ERRMSGREQID0)
		)
		(element L0ERRMSGREQID1 1
			(pin L0ERRMSGREQID1 input)
			(conn L0ERRMSGREQID1 L0ERRMSGREQID1 <== PCIE L0ERRMSGREQID1)
		)
		(element L0ERRMSGREQID10 1
			(pin L0ERRMSGREQID10 input)
			(conn L0ERRMSGREQID10 L0ERRMSGREQID10 <== PCIE L0ERRMSGREQID10)
		)
		(element L0ERRMSGREQID11 1
			(pin L0ERRMSGREQID11 input)
			(conn L0ERRMSGREQID11 L0ERRMSGREQID11 <== PCIE L0ERRMSGREQID11)
		)
		(element L0ERRMSGREQID12 1
			(pin L0ERRMSGREQID12 input)
			(conn L0ERRMSGREQID12 L0ERRMSGREQID12 <== PCIE L0ERRMSGREQID12)
		)
		(element L0ERRMSGREQID13 1
			(pin L0ERRMSGREQID13 input)
			(conn L0ERRMSGREQID13 L0ERRMSGREQID13 <== PCIE L0ERRMSGREQID13)
		)
		(element L0ERRMSGREQID14 1
			(pin L0ERRMSGREQID14 input)
			(conn L0ERRMSGREQID14 L0ERRMSGREQID14 <== PCIE L0ERRMSGREQID14)
		)
		(element L0ERRMSGREQID15 1
			(pin L0ERRMSGREQID15 input)
			(conn L0ERRMSGREQID15 L0ERRMSGREQID15 <== PCIE L0ERRMSGREQID15)
		)
		(element L0ERRMSGREQID2 1
			(pin L0ERRMSGREQID2 input)
			(conn L0ERRMSGREQID2 L0ERRMSGREQID2 <== PCIE L0ERRMSGREQID2)
		)
		(element L0ERRMSGREQID3 1
			(pin L0ERRMSGREQID3 input)
			(conn L0ERRMSGREQID3 L0ERRMSGREQID3 <== PCIE L0ERRMSGREQID3)
		)
		(element L0ERRMSGREQID4 1
			(pin L0ERRMSGREQID4 input)
			(conn L0ERRMSGREQID4 L0ERRMSGREQID4 <== PCIE L0ERRMSGREQID4)
		)
		(element L0ERRMSGREQID5 1
			(pin L0ERRMSGREQID5 input)
			(conn L0ERRMSGREQID5 L0ERRMSGREQID5 <== PCIE L0ERRMSGREQID5)
		)
		(element L0ERRMSGREQID6 1
			(pin L0ERRMSGREQID6 input)
			(conn L0ERRMSGREQID6 L0ERRMSGREQID6 <== PCIE L0ERRMSGREQID6)
		)
		(element L0ERRMSGREQID7 1
			(pin L0ERRMSGREQID7 input)
			(conn L0ERRMSGREQID7 L0ERRMSGREQID7 <== PCIE L0ERRMSGREQID7)
		)
		(element L0ERRMSGREQID8 1
			(pin L0ERRMSGREQID8 input)
			(conn L0ERRMSGREQID8 L0ERRMSGREQID8 <== PCIE L0ERRMSGREQID8)
		)
		(element L0ERRMSGREQID9 1
			(pin L0ERRMSGREQID9 input)
			(conn L0ERRMSGREQID9 L0ERRMSGREQID9 <== PCIE L0ERRMSGREQID9)
		)
		(element L0FATALERRMSGRCVD 1
			(pin L0FATALERRMSGRCVD input)
			(conn L0FATALERRMSGRCVD L0FATALERRMSGRCVD <== PCIE L0FATALERRMSGRCVD)
		)
		(element L0FIRSTCFGWRITEOCCURRED 1
			(pin L0FIRSTCFGWRITEOCCURRED input)
			(conn L0FIRSTCFGWRITEOCCURRED L0FIRSTCFGWRITEOCCURRED <== PCIE L0FIRSTCFGWRITEOCCURRED)
		)
		(element L0FWDASSERTINTALEGACYINT 1
			(pin L0FWDASSERTINTALEGACYINT output)
			(conn L0FWDASSERTINTALEGACYINT L0FWDASSERTINTALEGACYINT ==> PCIE L0FWDASSERTINTALEGACYINT)
		)
		(element L0FWDASSERTINTBLEGACYINT 1
			(pin L0FWDASSERTINTBLEGACYINT output)
			(conn L0FWDASSERTINTBLEGACYINT L0FWDASSERTINTBLEGACYINT ==> PCIE L0FWDASSERTINTBLEGACYINT)
		)
		(element L0FWDASSERTINTCLEGACYINT 1
			(pin L0FWDASSERTINTCLEGACYINT output)
			(conn L0FWDASSERTINTCLEGACYINT L0FWDASSERTINTCLEGACYINT ==> PCIE L0FWDASSERTINTCLEGACYINT)
		)
		(element L0FWDASSERTINTDLEGACYINT 1
			(pin L0FWDASSERTINTDLEGACYINT output)
			(conn L0FWDASSERTINTDLEGACYINT L0FWDASSERTINTDLEGACYINT ==> PCIE L0FWDASSERTINTDLEGACYINT)
		)
		(element L0FWDCORRERRIN 1
			(pin L0FWDCORRERRIN output)
			(conn L0FWDCORRERRIN L0FWDCORRERRIN ==> PCIE L0FWDCORRERRIN)
		)
		(element L0FWDCORRERROUT 1
			(pin L0FWDCORRERROUT input)
			(conn L0FWDCORRERROUT L0FWDCORRERROUT <== PCIE L0FWDCORRERROUT)
		)
		(element L0FWDDEASSERTINTALEGACYINT 1
			(pin L0FWDDEASSERTINTALEGACYINT output)
			(conn L0FWDDEASSERTINTALEGACYINT L0FWDDEASSERTINTALEGACYINT ==> PCIE L0FWDDEASSERTINTALEGACYINT)
		)
		(element L0FWDDEASSERTINTBLEGACYINT 1
			(pin L0FWDDEASSERTINTBLEGACYINT output)
			(conn L0FWDDEASSERTINTBLEGACYINT L0FWDDEASSERTINTBLEGACYINT ==> PCIE L0FWDDEASSERTINTBLEGACYINT)
		)
		(element L0FWDDEASSERTINTCLEGACYINT 1
			(pin L0FWDDEASSERTINTCLEGACYINT output)
			(conn L0FWDDEASSERTINTCLEGACYINT L0FWDDEASSERTINTCLEGACYINT ==> PCIE L0FWDDEASSERTINTCLEGACYINT)
		)
		(element L0FWDDEASSERTINTDLEGACYINT 1
			(pin L0FWDDEASSERTINTDLEGACYINT output)
			(conn L0FWDDEASSERTINTDLEGACYINT L0FWDDEASSERTINTDLEGACYINT ==> PCIE L0FWDDEASSERTINTDLEGACYINT)
		)
		(element L0FWDFATALERRIN 1
			(pin L0FWDFATALERRIN output)
			(conn L0FWDFATALERRIN L0FWDFATALERRIN ==> PCIE L0FWDFATALERRIN)
		)
		(element L0FWDFATALERROUT 1
			(pin L0FWDFATALERROUT input)
			(conn L0FWDFATALERROUT L0FWDFATALERROUT <== PCIE L0FWDFATALERROUT)
		)
		(element L0FWDNONFATALERRIN 1
			(pin L0FWDNONFATALERRIN output)
			(conn L0FWDNONFATALERRIN L0FWDNONFATALERRIN ==> PCIE L0FWDNONFATALERRIN)
		)
		(element L0FWDNONFATALERROUT 1
			(pin L0FWDNONFATALERROUT input)
			(conn L0FWDNONFATALERROUT L0FWDNONFATALERROUT <== PCIE L0FWDNONFATALERROUT)
		)
		(element L0LEGACYINTFUNCT0 1
			(pin L0LEGACYINTFUNCT0 output)
			(conn L0LEGACYINTFUNCT0 L0LEGACYINTFUNCT0 ==> PCIE L0LEGACYINTFUNCT0)
		)
		(element L0LTSSMSTATE0 1
			(pin L0LTSSMSTATE0 input)
			(conn L0LTSSMSTATE0 L0LTSSMSTATE0 <== PCIE L0LTSSMSTATE0)
		)
		(element L0LTSSMSTATE1 1
			(pin L0LTSSMSTATE1 input)
			(conn L0LTSSMSTATE1 L0LTSSMSTATE1 <== PCIE L0LTSSMSTATE1)
		)
		(element L0LTSSMSTATE2 1
			(pin L0LTSSMSTATE2 input)
			(conn L0LTSSMSTATE2 L0LTSSMSTATE2 <== PCIE L0LTSSMSTATE2)
		)
		(element L0LTSSMSTATE3 1
			(pin L0LTSSMSTATE3 input)
			(conn L0LTSSMSTATE3 L0LTSSMSTATE3 <== PCIE L0LTSSMSTATE3)
		)
		(element L0MACENTEREDL0 1
			(pin L0MACENTEREDL0 input)
			(conn L0MACENTEREDL0 L0MACENTEREDL0 <== PCIE L0MACENTEREDL0)
		)
		(element L0MACLINKTRAINING 1
			(pin L0MACLINKTRAINING input)
			(conn L0MACLINKTRAINING L0MACLINKTRAINING <== PCIE L0MACLINKTRAINING)
		)
		(element L0MACLINKUP 1
			(pin L0MACLINKUP input)
			(conn L0MACLINKUP L0MACLINKUP <== PCIE L0MACLINKUP)
		)
		(element L0MACNEGOTIATEDLINKWIDTH0 1
			(pin L0MACNEGOTIATEDLINKWIDTH0 input)
			(conn L0MACNEGOTIATEDLINKWIDTH0 L0MACNEGOTIATEDLINKWIDTH0 <== PCIE L0MACNEGOTIATEDLINKWIDTH0)
		)
		(element L0MACNEGOTIATEDLINKWIDTH1 1
			(pin L0MACNEGOTIATEDLINKWIDTH1 input)
			(conn L0MACNEGOTIATEDLINKWIDTH1 L0MACNEGOTIATEDLINKWIDTH1 <== PCIE L0MACNEGOTIATEDLINKWIDTH1)
		)
		(element L0MACNEGOTIATEDLINKWIDTH2 1
			(pin L0MACNEGOTIATEDLINKWIDTH2 input)
			(conn L0MACNEGOTIATEDLINKWIDTH2 L0MACNEGOTIATEDLINKWIDTH2 <== PCIE L0MACNEGOTIATEDLINKWIDTH2)
		)
		(element L0MACNEGOTIATEDLINKWIDTH3 1
			(pin L0MACNEGOTIATEDLINKWIDTH3 input)
			(conn L0MACNEGOTIATEDLINKWIDTH3 L0MACNEGOTIATEDLINKWIDTH3 <== PCIE L0MACNEGOTIATEDLINKWIDTH3)
		)
		(element L0MACNEWSTATEACK 1
			(pin L0MACNEWSTATEACK input)
			(conn L0MACNEWSTATEACK L0MACNEWSTATEACK <== PCIE L0MACNEWSTATEACK)
		)
		(element L0MACRXL0SSTATE 1
			(pin L0MACRXL0SSTATE input)
			(conn L0MACRXL0SSTATE L0MACRXL0SSTATE <== PCIE L0MACRXL0SSTATE)
		)
		(element L0MACUPSTREAMDOWNSTREAM 1
			(pin L0MACUPSTREAMDOWNSTREAM input)
			(conn L0MACUPSTREAMDOWNSTREAM L0MACUPSTREAMDOWNSTREAM <== PCIE L0MACUPSTREAMDOWNSTREAM)
		)
		(element L0MCFOUND0 1
			(pin L0MCFOUND0 input)
			(conn L0MCFOUND0 L0MCFOUND0 <== PCIE L0MCFOUND0)
		)
		(element L0MCFOUND1 1
			(pin L0MCFOUND1 input)
			(conn L0MCFOUND1 L0MCFOUND1 <== PCIE L0MCFOUND1)
		)
		(element L0MCFOUND2 1
			(pin L0MCFOUND2 input)
			(conn L0MCFOUND2 L0MCFOUND2 <== PCIE L0MCFOUND2)
		)
		(element L0MRLSENSORCLOSEDN 1
			(pin L0MRLSENSORCLOSEDN output)
			(conn L0MRLSENSORCLOSEDN L0MRLSENSORCLOSEDN ==> PCIE L0MRLSENSORCLOSEDN)
		)
		(element L0MSIENABLE0 1
			(pin L0MSIENABLE0 input)
			(conn L0MSIENABLE0 L0MSIENABLE0 <== PCIE L0MSIENABLE0)
		)
		(element L0MSIREQUEST00 1
			(pin L0MSIREQUEST00 output)
			(conn L0MSIREQUEST00 L0MSIREQUEST00 ==> PCIE L0MSIREQUEST00)
		)
		(element L0MSIREQUEST01 1
			(pin L0MSIREQUEST01 output)
			(conn L0MSIREQUEST01 L0MSIREQUEST01 ==> PCIE L0MSIREQUEST01)
		)
		(element L0MSIREQUEST02 1
			(pin L0MSIREQUEST02 output)
			(conn L0MSIREQUEST02 L0MSIREQUEST02 ==> PCIE L0MSIREQUEST02)
		)
		(element L0MSIREQUEST03 1
			(pin L0MSIREQUEST03 output)
			(conn L0MSIREQUEST03 L0MSIREQUEST03 ==> PCIE L0MSIREQUEST03)
		)
		(element L0MULTIMSGEN00 1
			(pin L0MULTIMSGEN00 input)
			(conn L0MULTIMSGEN00 L0MULTIMSGEN00 <== PCIE L0MULTIMSGEN00)
		)
		(element L0MULTIMSGEN01 1
			(pin L0MULTIMSGEN01 input)
			(conn L0MULTIMSGEN01 L0MULTIMSGEN01 <== PCIE L0MULTIMSGEN01)
		)
		(element L0MULTIMSGEN02 1
			(pin L0MULTIMSGEN02 input)
			(conn L0MULTIMSGEN02 L0MULTIMSGEN02 <== PCIE L0MULTIMSGEN02)
		)
		(element L0NONFATALERRMSGRCVD 1
			(pin L0NONFATALERRMSGRCVD input)
			(conn L0NONFATALERRMSGRCVD L0NONFATALERRMSGRCVD <== PCIE L0NONFATALERRMSGRCVD)
		)
		(element L0PACKETHEADERFROMUSER0 1
			(pin L0PACKETHEADERFROMUSER0 output)
			(conn L0PACKETHEADERFROMUSER0 L0PACKETHEADERFROMUSER0 ==> PCIE L0PACKETHEADERFROMUSER0)
		)
		(element L0PACKETHEADERFROMUSER1 1
			(pin L0PACKETHEADERFROMUSER1 output)
			(conn L0PACKETHEADERFROMUSER1 L0PACKETHEADERFROMUSER1 ==> PCIE L0PACKETHEADERFROMUSER1)
		)
		(element L0PACKETHEADERFROMUSER10 1
			(pin L0PACKETHEADERFROMUSER10 output)
			(conn L0PACKETHEADERFROMUSER10 L0PACKETHEADERFROMUSER10 ==> PCIE L0PACKETHEADERFROMUSER10)
		)
		(element L0PACKETHEADERFROMUSER100 1
			(pin L0PACKETHEADERFROMUSER100 output)
			(conn L0PACKETHEADERFROMUSER100 L0PACKETHEADERFROMUSER100 ==> PCIE L0PACKETHEADERFROMUSER100)
		)
		(element L0PACKETHEADERFROMUSER101 1
			(pin L0PACKETHEADERFROMUSER101 output)
			(conn L0PACKETHEADERFROMUSER101 L0PACKETHEADERFROMUSER101 ==> PCIE L0PACKETHEADERFROMUSER101)
		)
		(element L0PACKETHEADERFROMUSER102 1
			(pin L0PACKETHEADERFROMUSER102 output)
			(conn L0PACKETHEADERFROMUSER102 L0PACKETHEADERFROMUSER102 ==> PCIE L0PACKETHEADERFROMUSER102)
		)
		(element L0PACKETHEADERFROMUSER103 1
			(pin L0PACKETHEADERFROMUSER103 output)
			(conn L0PACKETHEADERFROMUSER103 L0PACKETHEADERFROMUSER103 ==> PCIE L0PACKETHEADERFROMUSER103)
		)
		(element L0PACKETHEADERFROMUSER104 1
			(pin L0PACKETHEADERFROMUSER104 output)
			(conn L0PACKETHEADERFROMUSER104 L0PACKETHEADERFROMUSER104 ==> PCIE L0PACKETHEADERFROMUSER104)
		)
		(element L0PACKETHEADERFROMUSER105 1
			(pin L0PACKETHEADERFROMUSER105 output)
			(conn L0PACKETHEADERFROMUSER105 L0PACKETHEADERFROMUSER105 ==> PCIE L0PACKETHEADERFROMUSER105)
		)
		(element L0PACKETHEADERFROMUSER106 1
			(pin L0PACKETHEADERFROMUSER106 output)
			(conn L0PACKETHEADERFROMUSER106 L0PACKETHEADERFROMUSER106 ==> PCIE L0PACKETHEADERFROMUSER106)
		)
		(element L0PACKETHEADERFROMUSER107 1
			(pin L0PACKETHEADERFROMUSER107 output)
			(conn L0PACKETHEADERFROMUSER107 L0PACKETHEADERFROMUSER107 ==> PCIE L0PACKETHEADERFROMUSER107)
		)
		(element L0PACKETHEADERFROMUSER108 1
			(pin L0PACKETHEADERFROMUSER108 output)
			(conn L0PACKETHEADERFROMUSER108 L0PACKETHEADERFROMUSER108 ==> PCIE L0PACKETHEADERFROMUSER108)
		)
		(element L0PACKETHEADERFROMUSER109 1
			(pin L0PACKETHEADERFROMUSER109 output)
			(conn L0PACKETHEADERFROMUSER109 L0PACKETHEADERFROMUSER109 ==> PCIE L0PACKETHEADERFROMUSER109)
		)
		(element L0PACKETHEADERFROMUSER11 1
			(pin L0PACKETHEADERFROMUSER11 output)
			(conn L0PACKETHEADERFROMUSER11 L0PACKETHEADERFROMUSER11 ==> PCIE L0PACKETHEADERFROMUSER11)
		)
		(element L0PACKETHEADERFROMUSER110 1
			(pin L0PACKETHEADERFROMUSER110 output)
			(conn L0PACKETHEADERFROMUSER110 L0PACKETHEADERFROMUSER110 ==> PCIE L0PACKETHEADERFROMUSER110)
		)
		(element L0PACKETHEADERFROMUSER111 1
			(pin L0PACKETHEADERFROMUSER111 output)
			(conn L0PACKETHEADERFROMUSER111 L0PACKETHEADERFROMUSER111 ==> PCIE L0PACKETHEADERFROMUSER111)
		)
		(element L0PACKETHEADERFROMUSER112 1
			(pin L0PACKETHEADERFROMUSER112 output)
			(conn L0PACKETHEADERFROMUSER112 L0PACKETHEADERFROMUSER112 ==> PCIE L0PACKETHEADERFROMUSER112)
		)
		(element L0PACKETHEADERFROMUSER113 1
			(pin L0PACKETHEADERFROMUSER113 output)
			(conn L0PACKETHEADERFROMUSER113 L0PACKETHEADERFROMUSER113 ==> PCIE L0PACKETHEADERFROMUSER113)
		)
		(element L0PACKETHEADERFROMUSER114 1
			(pin L0PACKETHEADERFROMUSER114 output)
			(conn L0PACKETHEADERFROMUSER114 L0PACKETHEADERFROMUSER114 ==> PCIE L0PACKETHEADERFROMUSER114)
		)
		(element L0PACKETHEADERFROMUSER115 1
			(pin L0PACKETHEADERFROMUSER115 output)
			(conn L0PACKETHEADERFROMUSER115 L0PACKETHEADERFROMUSER115 ==> PCIE L0PACKETHEADERFROMUSER115)
		)
		(element L0PACKETHEADERFROMUSER116 1
			(pin L0PACKETHEADERFROMUSER116 output)
			(conn L0PACKETHEADERFROMUSER116 L0PACKETHEADERFROMUSER116 ==> PCIE L0PACKETHEADERFROMUSER116)
		)
		(element L0PACKETHEADERFROMUSER117 1
			(pin L0PACKETHEADERFROMUSER117 output)
			(conn L0PACKETHEADERFROMUSER117 L0PACKETHEADERFROMUSER117 ==> PCIE L0PACKETHEADERFROMUSER117)
		)
		(element L0PACKETHEADERFROMUSER118 1
			(pin L0PACKETHEADERFROMUSER118 output)
			(conn L0PACKETHEADERFROMUSER118 L0PACKETHEADERFROMUSER118 ==> PCIE L0PACKETHEADERFROMUSER118)
		)
		(element L0PACKETHEADERFROMUSER119 1
			(pin L0PACKETHEADERFROMUSER119 output)
			(conn L0PACKETHEADERFROMUSER119 L0PACKETHEADERFROMUSER119 ==> PCIE L0PACKETHEADERFROMUSER119)
		)
		(element L0PACKETHEADERFROMUSER12 1
			(pin L0PACKETHEADERFROMUSER12 output)
			(conn L0PACKETHEADERFROMUSER12 L0PACKETHEADERFROMUSER12 ==> PCIE L0PACKETHEADERFROMUSER12)
		)
		(element L0PACKETHEADERFROMUSER120 1
			(pin L0PACKETHEADERFROMUSER120 output)
			(conn L0PACKETHEADERFROMUSER120 L0PACKETHEADERFROMUSER120 ==> PCIE L0PACKETHEADERFROMUSER120)
		)
		(element L0PACKETHEADERFROMUSER121 1
			(pin L0PACKETHEADERFROMUSER121 output)
			(conn L0PACKETHEADERFROMUSER121 L0PACKETHEADERFROMUSER121 ==> PCIE L0PACKETHEADERFROMUSER121)
		)
		(element L0PACKETHEADERFROMUSER122 1
			(pin L0PACKETHEADERFROMUSER122 output)
			(conn L0PACKETHEADERFROMUSER122 L0PACKETHEADERFROMUSER122 ==> PCIE L0PACKETHEADERFROMUSER122)
		)
		(element L0PACKETHEADERFROMUSER123 1
			(pin L0PACKETHEADERFROMUSER123 output)
			(conn L0PACKETHEADERFROMUSER123 L0PACKETHEADERFROMUSER123 ==> PCIE L0PACKETHEADERFROMUSER123)
		)
		(element L0PACKETHEADERFROMUSER124 1
			(pin L0PACKETHEADERFROMUSER124 output)
			(conn L0PACKETHEADERFROMUSER124 L0PACKETHEADERFROMUSER124 ==> PCIE L0PACKETHEADERFROMUSER124)
		)
		(element L0PACKETHEADERFROMUSER125 1
			(pin L0PACKETHEADERFROMUSER125 output)
			(conn L0PACKETHEADERFROMUSER125 L0PACKETHEADERFROMUSER125 ==> PCIE L0PACKETHEADERFROMUSER125)
		)
		(element L0PACKETHEADERFROMUSER126 1
			(pin L0PACKETHEADERFROMUSER126 output)
			(conn L0PACKETHEADERFROMUSER126 L0PACKETHEADERFROMUSER126 ==> PCIE L0PACKETHEADERFROMUSER126)
		)
		(element L0PACKETHEADERFROMUSER127 1
			(pin L0PACKETHEADERFROMUSER127 output)
			(conn L0PACKETHEADERFROMUSER127 L0PACKETHEADERFROMUSER127 ==> PCIE L0PACKETHEADERFROMUSER127)
		)
		(element L0PACKETHEADERFROMUSER13 1
			(pin L0PACKETHEADERFROMUSER13 output)
			(conn L0PACKETHEADERFROMUSER13 L0PACKETHEADERFROMUSER13 ==> PCIE L0PACKETHEADERFROMUSER13)
		)
		(element L0PACKETHEADERFROMUSER14 1
			(pin L0PACKETHEADERFROMUSER14 output)
			(conn L0PACKETHEADERFROMUSER14 L0PACKETHEADERFROMUSER14 ==> PCIE L0PACKETHEADERFROMUSER14)
		)
		(element L0PACKETHEADERFROMUSER15 1
			(pin L0PACKETHEADERFROMUSER15 output)
			(conn L0PACKETHEADERFROMUSER15 L0PACKETHEADERFROMUSER15 ==> PCIE L0PACKETHEADERFROMUSER15)
		)
		(element L0PACKETHEADERFROMUSER16 1
			(pin L0PACKETHEADERFROMUSER16 output)
			(conn L0PACKETHEADERFROMUSER16 L0PACKETHEADERFROMUSER16 ==> PCIE L0PACKETHEADERFROMUSER16)
		)
		(element L0PACKETHEADERFROMUSER17 1
			(pin L0PACKETHEADERFROMUSER17 output)
			(conn L0PACKETHEADERFROMUSER17 L0PACKETHEADERFROMUSER17 ==> PCIE L0PACKETHEADERFROMUSER17)
		)
		(element L0PACKETHEADERFROMUSER18 1
			(pin L0PACKETHEADERFROMUSER18 output)
			(conn L0PACKETHEADERFROMUSER18 L0PACKETHEADERFROMUSER18 ==> PCIE L0PACKETHEADERFROMUSER18)
		)
		(element L0PACKETHEADERFROMUSER19 1
			(pin L0PACKETHEADERFROMUSER19 output)
			(conn L0PACKETHEADERFROMUSER19 L0PACKETHEADERFROMUSER19 ==> PCIE L0PACKETHEADERFROMUSER19)
		)
		(element L0PACKETHEADERFROMUSER2 1
			(pin L0PACKETHEADERFROMUSER2 output)
			(conn L0PACKETHEADERFROMUSER2 L0PACKETHEADERFROMUSER2 ==> PCIE L0PACKETHEADERFROMUSER2)
		)
		(element L0PACKETHEADERFROMUSER20 1
			(pin L0PACKETHEADERFROMUSER20 output)
			(conn L0PACKETHEADERFROMUSER20 L0PACKETHEADERFROMUSER20 ==> PCIE L0PACKETHEADERFROMUSER20)
		)
		(element L0PACKETHEADERFROMUSER21 1
			(pin L0PACKETHEADERFROMUSER21 output)
			(conn L0PACKETHEADERFROMUSER21 L0PACKETHEADERFROMUSER21 ==> PCIE L0PACKETHEADERFROMUSER21)
		)
		(element L0PACKETHEADERFROMUSER22 1
			(pin L0PACKETHEADERFROMUSER22 output)
			(conn L0PACKETHEADERFROMUSER22 L0PACKETHEADERFROMUSER22 ==> PCIE L0PACKETHEADERFROMUSER22)
		)
		(element L0PACKETHEADERFROMUSER23 1
			(pin L0PACKETHEADERFROMUSER23 output)
			(conn L0PACKETHEADERFROMUSER23 L0PACKETHEADERFROMUSER23 ==> PCIE L0PACKETHEADERFROMUSER23)
		)
		(element L0PACKETHEADERFROMUSER24 1
			(pin L0PACKETHEADERFROMUSER24 output)
			(conn L0PACKETHEADERFROMUSER24 L0PACKETHEADERFROMUSER24 ==> PCIE L0PACKETHEADERFROMUSER24)
		)
		(element L0PACKETHEADERFROMUSER25 1
			(pin L0PACKETHEADERFROMUSER25 output)
			(conn L0PACKETHEADERFROMUSER25 L0PACKETHEADERFROMUSER25 ==> PCIE L0PACKETHEADERFROMUSER25)
		)
		(element L0PACKETHEADERFROMUSER26 1
			(pin L0PACKETHEADERFROMUSER26 output)
			(conn L0PACKETHEADERFROMUSER26 L0PACKETHEADERFROMUSER26 ==> PCIE L0PACKETHEADERFROMUSER26)
		)
		(element L0PACKETHEADERFROMUSER27 1
			(pin L0PACKETHEADERFROMUSER27 output)
			(conn L0PACKETHEADERFROMUSER27 L0PACKETHEADERFROMUSER27 ==> PCIE L0PACKETHEADERFROMUSER27)
		)
		(element L0PACKETHEADERFROMUSER28 1
			(pin L0PACKETHEADERFROMUSER28 output)
			(conn L0PACKETHEADERFROMUSER28 L0PACKETHEADERFROMUSER28 ==> PCIE L0PACKETHEADERFROMUSER28)
		)
		(element L0PACKETHEADERFROMUSER29 1
			(pin L0PACKETHEADERFROMUSER29 output)
			(conn L0PACKETHEADERFROMUSER29 L0PACKETHEADERFROMUSER29 ==> PCIE L0PACKETHEADERFROMUSER29)
		)
		(element L0PACKETHEADERFROMUSER3 1
			(pin L0PACKETHEADERFROMUSER3 output)
			(conn L0PACKETHEADERFROMUSER3 L0PACKETHEADERFROMUSER3 ==> PCIE L0PACKETHEADERFROMUSER3)
		)
		(element L0PACKETHEADERFROMUSER30 1
			(pin L0PACKETHEADERFROMUSER30 output)
			(conn L0PACKETHEADERFROMUSER30 L0PACKETHEADERFROMUSER30 ==> PCIE L0PACKETHEADERFROMUSER30)
		)
		(element L0PACKETHEADERFROMUSER31 1
			(pin L0PACKETHEADERFROMUSER31 output)
			(conn L0PACKETHEADERFROMUSER31 L0PACKETHEADERFROMUSER31 ==> PCIE L0PACKETHEADERFROMUSER31)
		)
		(element L0PACKETHEADERFROMUSER32 1
			(pin L0PACKETHEADERFROMUSER32 output)
			(conn L0PACKETHEADERFROMUSER32 L0PACKETHEADERFROMUSER32 ==> PCIE L0PACKETHEADERFROMUSER32)
		)
		(element L0PACKETHEADERFROMUSER33 1
			(pin L0PACKETHEADERFROMUSER33 output)
			(conn L0PACKETHEADERFROMUSER33 L0PACKETHEADERFROMUSER33 ==> PCIE L0PACKETHEADERFROMUSER33)
		)
		(element L0PACKETHEADERFROMUSER34 1
			(pin L0PACKETHEADERFROMUSER34 output)
			(conn L0PACKETHEADERFROMUSER34 L0PACKETHEADERFROMUSER34 ==> PCIE L0PACKETHEADERFROMUSER34)
		)
		(element L0PACKETHEADERFROMUSER35 1
			(pin L0PACKETHEADERFROMUSER35 output)
			(conn L0PACKETHEADERFROMUSER35 L0PACKETHEADERFROMUSER35 ==> PCIE L0PACKETHEADERFROMUSER35)
		)
		(element L0PACKETHEADERFROMUSER36 1
			(pin L0PACKETHEADERFROMUSER36 output)
			(conn L0PACKETHEADERFROMUSER36 L0PACKETHEADERFROMUSER36 ==> PCIE L0PACKETHEADERFROMUSER36)
		)
		(element L0PACKETHEADERFROMUSER37 1
			(pin L0PACKETHEADERFROMUSER37 output)
			(conn L0PACKETHEADERFROMUSER37 L0PACKETHEADERFROMUSER37 ==> PCIE L0PACKETHEADERFROMUSER37)
		)
		(element L0PACKETHEADERFROMUSER38 1
			(pin L0PACKETHEADERFROMUSER38 output)
			(conn L0PACKETHEADERFROMUSER38 L0PACKETHEADERFROMUSER38 ==> PCIE L0PACKETHEADERFROMUSER38)
		)
		(element L0PACKETHEADERFROMUSER39 1
			(pin L0PACKETHEADERFROMUSER39 output)
			(conn L0PACKETHEADERFROMUSER39 L0PACKETHEADERFROMUSER39 ==> PCIE L0PACKETHEADERFROMUSER39)
		)
		(element L0PACKETHEADERFROMUSER4 1
			(pin L0PACKETHEADERFROMUSER4 output)
			(conn L0PACKETHEADERFROMUSER4 L0PACKETHEADERFROMUSER4 ==> PCIE L0PACKETHEADERFROMUSER4)
		)
		(element L0PACKETHEADERFROMUSER40 1
			(pin L0PACKETHEADERFROMUSER40 output)
			(conn L0PACKETHEADERFROMUSER40 L0PACKETHEADERFROMUSER40 ==> PCIE L0PACKETHEADERFROMUSER40)
		)
		(element L0PACKETHEADERFROMUSER41 1
			(pin L0PACKETHEADERFROMUSER41 output)
			(conn L0PACKETHEADERFROMUSER41 L0PACKETHEADERFROMUSER41 ==> PCIE L0PACKETHEADERFROMUSER41)
		)
		(element L0PACKETHEADERFROMUSER42 1
			(pin L0PACKETHEADERFROMUSER42 output)
			(conn L0PACKETHEADERFROMUSER42 L0PACKETHEADERFROMUSER42 ==> PCIE L0PACKETHEADERFROMUSER42)
		)
		(element L0PACKETHEADERFROMUSER43 1
			(pin L0PACKETHEADERFROMUSER43 output)
			(conn L0PACKETHEADERFROMUSER43 L0PACKETHEADERFROMUSER43 ==> PCIE L0PACKETHEADERFROMUSER43)
		)
		(element L0PACKETHEADERFROMUSER44 1
			(pin L0PACKETHEADERFROMUSER44 output)
			(conn L0PACKETHEADERFROMUSER44 L0PACKETHEADERFROMUSER44 ==> PCIE L0PACKETHEADERFROMUSER44)
		)
		(element L0PACKETHEADERFROMUSER45 1
			(pin L0PACKETHEADERFROMUSER45 output)
			(conn L0PACKETHEADERFROMUSER45 L0PACKETHEADERFROMUSER45 ==> PCIE L0PACKETHEADERFROMUSER45)
		)
		(element L0PACKETHEADERFROMUSER46 1
			(pin L0PACKETHEADERFROMUSER46 output)
			(conn L0PACKETHEADERFROMUSER46 L0PACKETHEADERFROMUSER46 ==> PCIE L0PACKETHEADERFROMUSER46)
		)
		(element L0PACKETHEADERFROMUSER47 1
			(pin L0PACKETHEADERFROMUSER47 output)
			(conn L0PACKETHEADERFROMUSER47 L0PACKETHEADERFROMUSER47 ==> PCIE L0PACKETHEADERFROMUSER47)
		)
		(element L0PACKETHEADERFROMUSER48 1
			(pin L0PACKETHEADERFROMUSER48 output)
			(conn L0PACKETHEADERFROMUSER48 L0PACKETHEADERFROMUSER48 ==> PCIE L0PACKETHEADERFROMUSER48)
		)
		(element L0PACKETHEADERFROMUSER49 1
			(pin L0PACKETHEADERFROMUSER49 output)
			(conn L0PACKETHEADERFROMUSER49 L0PACKETHEADERFROMUSER49 ==> PCIE L0PACKETHEADERFROMUSER49)
		)
		(element L0PACKETHEADERFROMUSER5 1
			(pin L0PACKETHEADERFROMUSER5 output)
			(conn L0PACKETHEADERFROMUSER5 L0PACKETHEADERFROMUSER5 ==> PCIE L0PACKETHEADERFROMUSER5)
		)
		(element L0PACKETHEADERFROMUSER50 1
			(pin L0PACKETHEADERFROMUSER50 output)
			(conn L0PACKETHEADERFROMUSER50 L0PACKETHEADERFROMUSER50 ==> PCIE L0PACKETHEADERFROMUSER50)
		)
		(element L0PACKETHEADERFROMUSER51 1
			(pin L0PACKETHEADERFROMUSER51 output)
			(conn L0PACKETHEADERFROMUSER51 L0PACKETHEADERFROMUSER51 ==> PCIE L0PACKETHEADERFROMUSER51)
		)
		(element L0PACKETHEADERFROMUSER52 1
			(pin L0PACKETHEADERFROMUSER52 output)
			(conn L0PACKETHEADERFROMUSER52 L0PACKETHEADERFROMUSER52 ==> PCIE L0PACKETHEADERFROMUSER52)
		)
		(element L0PACKETHEADERFROMUSER53 1
			(pin L0PACKETHEADERFROMUSER53 output)
			(conn L0PACKETHEADERFROMUSER53 L0PACKETHEADERFROMUSER53 ==> PCIE L0PACKETHEADERFROMUSER53)
		)
		(element L0PACKETHEADERFROMUSER54 1
			(pin L0PACKETHEADERFROMUSER54 output)
			(conn L0PACKETHEADERFROMUSER54 L0PACKETHEADERFROMUSER54 ==> PCIE L0PACKETHEADERFROMUSER54)
		)
		(element L0PACKETHEADERFROMUSER55 1
			(pin L0PACKETHEADERFROMUSER55 output)
			(conn L0PACKETHEADERFROMUSER55 L0PACKETHEADERFROMUSER55 ==> PCIE L0PACKETHEADERFROMUSER55)
		)
		(element L0PACKETHEADERFROMUSER56 1
			(pin L0PACKETHEADERFROMUSER56 output)
			(conn L0PACKETHEADERFROMUSER56 L0PACKETHEADERFROMUSER56 ==> PCIE L0PACKETHEADERFROMUSER56)
		)
		(element L0PACKETHEADERFROMUSER57 1
			(pin L0PACKETHEADERFROMUSER57 output)
			(conn L0PACKETHEADERFROMUSER57 L0PACKETHEADERFROMUSER57 ==> PCIE L0PACKETHEADERFROMUSER57)
		)
		(element L0PACKETHEADERFROMUSER58 1
			(pin L0PACKETHEADERFROMUSER58 output)
			(conn L0PACKETHEADERFROMUSER58 L0PACKETHEADERFROMUSER58 ==> PCIE L0PACKETHEADERFROMUSER58)
		)
		(element L0PACKETHEADERFROMUSER59 1
			(pin L0PACKETHEADERFROMUSER59 output)
			(conn L0PACKETHEADERFROMUSER59 L0PACKETHEADERFROMUSER59 ==> PCIE L0PACKETHEADERFROMUSER59)
		)
		(element L0PACKETHEADERFROMUSER6 1
			(pin L0PACKETHEADERFROMUSER6 output)
			(conn L0PACKETHEADERFROMUSER6 L0PACKETHEADERFROMUSER6 ==> PCIE L0PACKETHEADERFROMUSER6)
		)
		(element L0PACKETHEADERFROMUSER60 1
			(pin L0PACKETHEADERFROMUSER60 output)
			(conn L0PACKETHEADERFROMUSER60 L0PACKETHEADERFROMUSER60 ==> PCIE L0PACKETHEADERFROMUSER60)
		)
		(element L0PACKETHEADERFROMUSER61 1
			(pin L0PACKETHEADERFROMUSER61 output)
			(conn L0PACKETHEADERFROMUSER61 L0PACKETHEADERFROMUSER61 ==> PCIE L0PACKETHEADERFROMUSER61)
		)
		(element L0PACKETHEADERFROMUSER62 1
			(pin L0PACKETHEADERFROMUSER62 output)
			(conn L0PACKETHEADERFROMUSER62 L0PACKETHEADERFROMUSER62 ==> PCIE L0PACKETHEADERFROMUSER62)
		)
		(element L0PACKETHEADERFROMUSER63 1
			(pin L0PACKETHEADERFROMUSER63 output)
			(conn L0PACKETHEADERFROMUSER63 L0PACKETHEADERFROMUSER63 ==> PCIE L0PACKETHEADERFROMUSER63)
		)
		(element L0PACKETHEADERFROMUSER64 1
			(pin L0PACKETHEADERFROMUSER64 output)
			(conn L0PACKETHEADERFROMUSER64 L0PACKETHEADERFROMUSER64 ==> PCIE L0PACKETHEADERFROMUSER64)
		)
		(element L0PACKETHEADERFROMUSER65 1
			(pin L0PACKETHEADERFROMUSER65 output)
			(conn L0PACKETHEADERFROMUSER65 L0PACKETHEADERFROMUSER65 ==> PCIE L0PACKETHEADERFROMUSER65)
		)
		(element L0PACKETHEADERFROMUSER66 1
			(pin L0PACKETHEADERFROMUSER66 output)
			(conn L0PACKETHEADERFROMUSER66 L0PACKETHEADERFROMUSER66 ==> PCIE L0PACKETHEADERFROMUSER66)
		)
		(element L0PACKETHEADERFROMUSER67 1
			(pin L0PACKETHEADERFROMUSER67 output)
			(conn L0PACKETHEADERFROMUSER67 L0PACKETHEADERFROMUSER67 ==> PCIE L0PACKETHEADERFROMUSER67)
		)
		(element L0PACKETHEADERFROMUSER68 1
			(pin L0PACKETHEADERFROMUSER68 output)
			(conn L0PACKETHEADERFROMUSER68 L0PACKETHEADERFROMUSER68 ==> PCIE L0PACKETHEADERFROMUSER68)
		)
		(element L0PACKETHEADERFROMUSER69 1
			(pin L0PACKETHEADERFROMUSER69 output)
			(conn L0PACKETHEADERFROMUSER69 L0PACKETHEADERFROMUSER69 ==> PCIE L0PACKETHEADERFROMUSER69)
		)
		(element L0PACKETHEADERFROMUSER7 1
			(pin L0PACKETHEADERFROMUSER7 output)
			(conn L0PACKETHEADERFROMUSER7 L0PACKETHEADERFROMUSER7 ==> PCIE L0PACKETHEADERFROMUSER7)
		)
		(element L0PACKETHEADERFROMUSER70 1
			(pin L0PACKETHEADERFROMUSER70 output)
			(conn L0PACKETHEADERFROMUSER70 L0PACKETHEADERFROMUSER70 ==> PCIE L0PACKETHEADERFROMUSER70)
		)
		(element L0PACKETHEADERFROMUSER71 1
			(pin L0PACKETHEADERFROMUSER71 output)
			(conn L0PACKETHEADERFROMUSER71 L0PACKETHEADERFROMUSER71 ==> PCIE L0PACKETHEADERFROMUSER71)
		)
		(element L0PACKETHEADERFROMUSER72 1
			(pin L0PACKETHEADERFROMUSER72 output)
			(conn L0PACKETHEADERFROMUSER72 L0PACKETHEADERFROMUSER72 ==> PCIE L0PACKETHEADERFROMUSER72)
		)
		(element L0PACKETHEADERFROMUSER73 1
			(pin L0PACKETHEADERFROMUSER73 output)
			(conn L0PACKETHEADERFROMUSER73 L0PACKETHEADERFROMUSER73 ==> PCIE L0PACKETHEADERFROMUSER73)
		)
		(element L0PACKETHEADERFROMUSER74 1
			(pin L0PACKETHEADERFROMUSER74 output)
			(conn L0PACKETHEADERFROMUSER74 L0PACKETHEADERFROMUSER74 ==> PCIE L0PACKETHEADERFROMUSER74)
		)
		(element L0PACKETHEADERFROMUSER75 1
			(pin L0PACKETHEADERFROMUSER75 output)
			(conn L0PACKETHEADERFROMUSER75 L0PACKETHEADERFROMUSER75 ==> PCIE L0PACKETHEADERFROMUSER75)
		)
		(element L0PACKETHEADERFROMUSER76 1
			(pin L0PACKETHEADERFROMUSER76 output)
			(conn L0PACKETHEADERFROMUSER76 L0PACKETHEADERFROMUSER76 ==> PCIE L0PACKETHEADERFROMUSER76)
		)
		(element L0PACKETHEADERFROMUSER77 1
			(pin L0PACKETHEADERFROMUSER77 output)
			(conn L0PACKETHEADERFROMUSER77 L0PACKETHEADERFROMUSER77 ==> PCIE L0PACKETHEADERFROMUSER77)
		)
		(element L0PACKETHEADERFROMUSER78 1
			(pin L0PACKETHEADERFROMUSER78 output)
			(conn L0PACKETHEADERFROMUSER78 L0PACKETHEADERFROMUSER78 ==> PCIE L0PACKETHEADERFROMUSER78)
		)
		(element L0PACKETHEADERFROMUSER79 1
			(pin L0PACKETHEADERFROMUSER79 output)
			(conn L0PACKETHEADERFROMUSER79 L0PACKETHEADERFROMUSER79 ==> PCIE L0PACKETHEADERFROMUSER79)
		)
		(element L0PACKETHEADERFROMUSER8 1
			(pin L0PACKETHEADERFROMUSER8 output)
			(conn L0PACKETHEADERFROMUSER8 L0PACKETHEADERFROMUSER8 ==> PCIE L0PACKETHEADERFROMUSER8)
		)
		(element L0PACKETHEADERFROMUSER80 1
			(pin L0PACKETHEADERFROMUSER80 output)
			(conn L0PACKETHEADERFROMUSER80 L0PACKETHEADERFROMUSER80 ==> PCIE L0PACKETHEADERFROMUSER80)
		)
		(element L0PACKETHEADERFROMUSER81 1
			(pin L0PACKETHEADERFROMUSER81 output)
			(conn L0PACKETHEADERFROMUSER81 L0PACKETHEADERFROMUSER81 ==> PCIE L0PACKETHEADERFROMUSER81)
		)
		(element L0PACKETHEADERFROMUSER82 1
			(pin L0PACKETHEADERFROMUSER82 output)
			(conn L0PACKETHEADERFROMUSER82 L0PACKETHEADERFROMUSER82 ==> PCIE L0PACKETHEADERFROMUSER82)
		)
		(element L0PACKETHEADERFROMUSER83 1
			(pin L0PACKETHEADERFROMUSER83 output)
			(conn L0PACKETHEADERFROMUSER83 L0PACKETHEADERFROMUSER83 ==> PCIE L0PACKETHEADERFROMUSER83)
		)
		(element L0PACKETHEADERFROMUSER84 1
			(pin L0PACKETHEADERFROMUSER84 output)
			(conn L0PACKETHEADERFROMUSER84 L0PACKETHEADERFROMUSER84 ==> PCIE L0PACKETHEADERFROMUSER84)
		)
		(element L0PACKETHEADERFROMUSER85 1
			(pin L0PACKETHEADERFROMUSER85 output)
			(conn L0PACKETHEADERFROMUSER85 L0PACKETHEADERFROMUSER85 ==> PCIE L0PACKETHEADERFROMUSER85)
		)
		(element L0PACKETHEADERFROMUSER86 1
			(pin L0PACKETHEADERFROMUSER86 output)
			(conn L0PACKETHEADERFROMUSER86 L0PACKETHEADERFROMUSER86 ==> PCIE L0PACKETHEADERFROMUSER86)
		)
		(element L0PACKETHEADERFROMUSER87 1
			(pin L0PACKETHEADERFROMUSER87 output)
			(conn L0PACKETHEADERFROMUSER87 L0PACKETHEADERFROMUSER87 ==> PCIE L0PACKETHEADERFROMUSER87)
		)
		(element L0PACKETHEADERFROMUSER88 1
			(pin L0PACKETHEADERFROMUSER88 output)
			(conn L0PACKETHEADERFROMUSER88 L0PACKETHEADERFROMUSER88 ==> PCIE L0PACKETHEADERFROMUSER88)
		)
		(element L0PACKETHEADERFROMUSER89 1
			(pin L0PACKETHEADERFROMUSER89 output)
			(conn L0PACKETHEADERFROMUSER89 L0PACKETHEADERFROMUSER89 ==> PCIE L0PACKETHEADERFROMUSER89)
		)
		(element L0PACKETHEADERFROMUSER9 1
			(pin L0PACKETHEADERFROMUSER9 output)
			(conn L0PACKETHEADERFROMUSER9 L0PACKETHEADERFROMUSER9 ==> PCIE L0PACKETHEADERFROMUSER9)
		)
		(element L0PACKETHEADERFROMUSER90 1
			(pin L0PACKETHEADERFROMUSER90 output)
			(conn L0PACKETHEADERFROMUSER90 L0PACKETHEADERFROMUSER90 ==> PCIE L0PACKETHEADERFROMUSER90)
		)
		(element L0PACKETHEADERFROMUSER91 1
			(pin L0PACKETHEADERFROMUSER91 output)
			(conn L0PACKETHEADERFROMUSER91 L0PACKETHEADERFROMUSER91 ==> PCIE L0PACKETHEADERFROMUSER91)
		)
		(element L0PACKETHEADERFROMUSER92 1
			(pin L0PACKETHEADERFROMUSER92 output)
			(conn L0PACKETHEADERFROMUSER92 L0PACKETHEADERFROMUSER92 ==> PCIE L0PACKETHEADERFROMUSER92)
		)
		(element L0PACKETHEADERFROMUSER93 1
			(pin L0PACKETHEADERFROMUSER93 output)
			(conn L0PACKETHEADERFROMUSER93 L0PACKETHEADERFROMUSER93 ==> PCIE L0PACKETHEADERFROMUSER93)
		)
		(element L0PACKETHEADERFROMUSER94 1
			(pin L0PACKETHEADERFROMUSER94 output)
			(conn L0PACKETHEADERFROMUSER94 L0PACKETHEADERFROMUSER94 ==> PCIE L0PACKETHEADERFROMUSER94)
		)
		(element L0PACKETHEADERFROMUSER95 1
			(pin L0PACKETHEADERFROMUSER95 output)
			(conn L0PACKETHEADERFROMUSER95 L0PACKETHEADERFROMUSER95 ==> PCIE L0PACKETHEADERFROMUSER95)
		)
		(element L0PACKETHEADERFROMUSER96 1
			(pin L0PACKETHEADERFROMUSER96 output)
			(conn L0PACKETHEADERFROMUSER96 L0PACKETHEADERFROMUSER96 ==> PCIE L0PACKETHEADERFROMUSER96)
		)
		(element L0PACKETHEADERFROMUSER97 1
			(pin L0PACKETHEADERFROMUSER97 output)
			(conn L0PACKETHEADERFROMUSER97 L0PACKETHEADERFROMUSER97 ==> PCIE L0PACKETHEADERFROMUSER97)
		)
		(element L0PACKETHEADERFROMUSER98 1
			(pin L0PACKETHEADERFROMUSER98 output)
			(conn L0PACKETHEADERFROMUSER98 L0PACKETHEADERFROMUSER98 ==> PCIE L0PACKETHEADERFROMUSER98)
		)
		(element L0PACKETHEADERFROMUSER99 1
			(pin L0PACKETHEADERFROMUSER99 output)
			(conn L0PACKETHEADERFROMUSER99 L0PACKETHEADERFROMUSER99 ==> PCIE L0PACKETHEADERFROMUSER99)
		)
		(element L0PMEACK 1
			(pin L0PMEACK input)
			(conn L0PMEACK L0PMEACK <== PCIE L0PMEACK)
		)
		(element L0PMEEN 1
			(pin L0PMEEN input)
			(conn L0PMEEN L0PMEEN <== PCIE L0PMEEN)
		)
		(element L0PMEREQIN 1
			(pin L0PMEREQIN output)
			(conn L0PMEREQIN L0PMEREQIN ==> PCIE L0PMEREQIN)
		)
		(element L0PMEREQOUT 1
			(pin L0PMEREQOUT input)
			(conn L0PMEREQOUT L0PMEREQOUT <== PCIE L0PMEREQOUT)
		)
		(element L0PORTNUMBER0 1
			(pin L0PORTNUMBER0 output)
			(conn L0PORTNUMBER0 L0PORTNUMBER0 ==> PCIE L0PORTNUMBER0)
		)
		(element L0PORTNUMBER1 1
			(pin L0PORTNUMBER1 output)
			(conn L0PORTNUMBER1 L0PORTNUMBER1 ==> PCIE L0PORTNUMBER1)
		)
		(element L0PORTNUMBER2 1
			(pin L0PORTNUMBER2 output)
			(conn L0PORTNUMBER2 L0PORTNUMBER2 ==> PCIE L0PORTNUMBER2)
		)
		(element L0PORTNUMBER3 1
			(pin L0PORTNUMBER3 output)
			(conn L0PORTNUMBER3 L0PORTNUMBER3 ==> PCIE L0PORTNUMBER3)
		)
		(element L0PORTNUMBER4 1
			(pin L0PORTNUMBER4 output)
			(conn L0PORTNUMBER4 L0PORTNUMBER4 ==> PCIE L0PORTNUMBER4)
		)
		(element L0PORTNUMBER5 1
			(pin L0PORTNUMBER5 output)
			(conn L0PORTNUMBER5 L0PORTNUMBER5 ==> PCIE L0PORTNUMBER5)
		)
		(element L0PORTNUMBER6 1
			(pin L0PORTNUMBER6 output)
			(conn L0PORTNUMBER6 L0PORTNUMBER6 ==> PCIE L0PORTNUMBER6)
		)
		(element L0PORTNUMBER7 1
			(pin L0PORTNUMBER7 output)
			(conn L0PORTNUMBER7 L0PORTNUMBER7 ==> PCIE L0PORTNUMBER7)
		)
		(element L0POWERCONTROLLERCONTROL 1
			(pin L0POWERCONTROLLERCONTROL input)
			(conn L0POWERCONTROLLERCONTROL L0POWERCONTROLLERCONTROL <== PCIE L0POWERCONTROLLERCONTROL)
		)
		(element L0POWERFAULTDETECTED 1
			(pin L0POWERFAULTDETECTED output)
			(conn L0POWERFAULTDETECTED L0POWERFAULTDETECTED ==> PCIE L0POWERFAULTDETECTED)
		)
		(element L0POWERINDICATORCONTROL0 1
			(pin L0POWERINDICATORCONTROL0 input)
			(conn L0POWERINDICATORCONTROL0 L0POWERINDICATORCONTROL0 <== PCIE L0POWERINDICATORCONTROL0)
		)
		(element L0POWERINDICATORCONTROL1 1
			(pin L0POWERINDICATORCONTROL1 input)
			(conn L0POWERINDICATORCONTROL1 L0POWERINDICATORCONTROL1 <== PCIE L0POWERINDICATORCONTROL1)
		)
		(element L0PRESENCEDETECTSLOTEMPTYN 1
			(pin L0PRESENCEDETECTSLOTEMPTYN output)
			(conn L0PRESENCEDETECTSLOTEMPTYN L0PRESENCEDETECTSLOTEMPTYN ==> PCIE L0PRESENCEDETECTSLOTEMPTYN)
		)
		(element L0PWRINHIBITTRANSFERS 1
			(pin L0PWRINHIBITTRANSFERS input)
			(conn L0PWRINHIBITTRANSFERS L0PWRINHIBITTRANSFERS <== PCIE L0PWRINHIBITTRANSFERS)
		)
		(element L0PWRL1STATE 1
			(pin L0PWRL1STATE input)
			(conn L0PWRL1STATE L0PWRL1STATE <== PCIE L0PWRL1STATE)
		)
		(element L0PWRL23READYDEVICE 1
			(pin L0PWRL23READYDEVICE input)
			(conn L0PWRL23READYDEVICE L0PWRL23READYDEVICE <== PCIE L0PWRL23READYDEVICE)
		)
		(element L0PWRL23READYSTATE 1
			(pin L0PWRL23READYSTATE input)
			(conn L0PWRL23READYSTATE L0PWRL23READYSTATE <== PCIE L0PWRL23READYSTATE)
		)
		(element L0PWRNEWSTATEREQ 1
			(pin L0PWRNEWSTATEREQ output)
			(conn L0PWRNEWSTATEREQ L0PWRNEWSTATEREQ ==> PCIE L0PWRNEWSTATEREQ)
		)
		(element L0PWRNEXTLINKSTATE0 1
			(pin L0PWRNEXTLINKSTATE0 output)
			(conn L0PWRNEXTLINKSTATE0 L0PWRNEXTLINKSTATE0 ==> PCIE L0PWRNEXTLINKSTATE0)
		)
		(element L0PWRNEXTLINKSTATE1 1
			(pin L0PWRNEXTLINKSTATE1 output)
			(conn L0PWRNEXTLINKSTATE1 L0PWRNEXTLINKSTATE1 ==> PCIE L0PWRNEXTLINKSTATE1)
		)
		(element L0PWRSTATE00 1
			(pin L0PWRSTATE00 input)
			(conn L0PWRSTATE00 L0PWRSTATE00 <== PCIE L0PWRSTATE00)
		)
		(element L0PWRSTATE01 1
			(pin L0PWRSTATE01 input)
			(conn L0PWRSTATE01 L0PWRSTATE01 <== PCIE L0PWRSTATE01)
		)
		(element L0PWRTURNOFFREQ 1
			(pin L0PWRTURNOFFREQ input)
			(conn L0PWRTURNOFFREQ L0PWRTURNOFFREQ <== PCIE L0PWRTURNOFFREQ)
		)
		(element L0PWRTXL0SSTATE 1
			(pin L0PWRTXL0SSTATE input)
			(conn L0PWRTXL0SSTATE L0PWRTXL0SSTATE <== PCIE L0PWRTXL0SSTATE)
		)
		(element L0RECEIVEDASSERTINTALEGACYINT 1
			(pin L0RECEIVEDASSERTINTALEGACYINT input)
			(conn L0RECEIVEDASSERTINTALEGACYINT L0RECEIVEDASSERTINTALEGACYINT <== PCIE L0RECEIVEDASSERTINTALEGACYINT)
		)
		(element L0RECEIVEDASSERTINTBLEGACYINT 1
			(pin L0RECEIVEDASSERTINTBLEGACYINT input)
			(conn L0RECEIVEDASSERTINTBLEGACYINT L0RECEIVEDASSERTINTBLEGACYINT <== PCIE L0RECEIVEDASSERTINTBLEGACYINT)
		)
		(element L0RECEIVEDASSERTINTCLEGACYINT 1
			(pin L0RECEIVEDASSERTINTCLEGACYINT input)
			(conn L0RECEIVEDASSERTINTCLEGACYINT L0RECEIVEDASSERTINTCLEGACYINT <== PCIE L0RECEIVEDASSERTINTCLEGACYINT)
		)
		(element L0RECEIVEDASSERTINTDLEGACYINT 1
			(pin L0RECEIVEDASSERTINTDLEGACYINT input)
			(conn L0RECEIVEDASSERTINTDLEGACYINT L0RECEIVEDASSERTINTDLEGACYINT <== PCIE L0RECEIVEDASSERTINTDLEGACYINT)
		)
		(element L0RECEIVEDDEASSERTINTALEGACYINT 1
			(pin L0RECEIVEDDEASSERTINTALEGACYINT input)
			(conn L0RECEIVEDDEASSERTINTALEGACYINT L0RECEIVEDDEASSERTINTALEGACYINT <== PCIE L0RECEIVEDDEASSERTINTALEGACYINT)
		)
		(element L0RECEIVEDDEASSERTINTBLEGACYINT 1
			(pin L0RECEIVEDDEASSERTINTBLEGACYINT input)
			(conn L0RECEIVEDDEASSERTINTBLEGACYINT L0RECEIVEDDEASSERTINTBLEGACYINT <== PCIE L0RECEIVEDDEASSERTINTBLEGACYINT)
		)
		(element L0RECEIVEDDEASSERTINTCLEGACYINT 1
			(pin L0RECEIVEDDEASSERTINTCLEGACYINT input)
			(conn L0RECEIVEDDEASSERTINTCLEGACYINT L0RECEIVEDDEASSERTINTCLEGACYINT <== PCIE L0RECEIVEDDEASSERTINTCLEGACYINT)
		)
		(element L0RECEIVEDDEASSERTINTDLEGACYINT 1
			(pin L0RECEIVEDDEASSERTINTDLEGACYINT input)
			(conn L0RECEIVEDDEASSERTINTDLEGACYINT L0RECEIVEDDEASSERTINTDLEGACYINT <== PCIE L0RECEIVEDDEASSERTINTDLEGACYINT)
		)
		(element L0REPLAYTIMERADJUSTMENT0 1
			(pin L0REPLAYTIMERADJUSTMENT0 output)
			(conn L0REPLAYTIMERADJUSTMENT0 L0REPLAYTIMERADJUSTMENT0 ==> PCIE L0REPLAYTIMERADJUSTMENT0)
		)
		(element L0REPLAYTIMERADJUSTMENT1 1
			(pin L0REPLAYTIMERADJUSTMENT1 output)
			(conn L0REPLAYTIMERADJUSTMENT1 L0REPLAYTIMERADJUSTMENT1 ==> PCIE L0REPLAYTIMERADJUSTMENT1)
		)
		(element L0REPLAYTIMERADJUSTMENT10 1
			(pin L0REPLAYTIMERADJUSTMENT10 output)
			(conn L0REPLAYTIMERADJUSTMENT10 L0REPLAYTIMERADJUSTMENT10 ==> PCIE L0REPLAYTIMERADJUSTMENT10)
		)
		(element L0REPLAYTIMERADJUSTMENT11 1
			(pin L0REPLAYTIMERADJUSTMENT11 output)
			(conn L0REPLAYTIMERADJUSTMENT11 L0REPLAYTIMERADJUSTMENT11 ==> PCIE L0REPLAYTIMERADJUSTMENT11)
		)
		(element L0REPLAYTIMERADJUSTMENT2 1
			(pin L0REPLAYTIMERADJUSTMENT2 output)
			(conn L0REPLAYTIMERADJUSTMENT2 L0REPLAYTIMERADJUSTMENT2 ==> PCIE L0REPLAYTIMERADJUSTMENT2)
		)
		(element L0REPLAYTIMERADJUSTMENT3 1
			(pin L0REPLAYTIMERADJUSTMENT3 output)
			(conn L0REPLAYTIMERADJUSTMENT3 L0REPLAYTIMERADJUSTMENT3 ==> PCIE L0REPLAYTIMERADJUSTMENT3)
		)
		(element L0REPLAYTIMERADJUSTMENT4 1
			(pin L0REPLAYTIMERADJUSTMENT4 output)
			(conn L0REPLAYTIMERADJUSTMENT4 L0REPLAYTIMERADJUSTMENT4 ==> PCIE L0REPLAYTIMERADJUSTMENT4)
		)
		(element L0REPLAYTIMERADJUSTMENT5 1
			(pin L0REPLAYTIMERADJUSTMENT5 output)
			(conn L0REPLAYTIMERADJUSTMENT5 L0REPLAYTIMERADJUSTMENT5 ==> PCIE L0REPLAYTIMERADJUSTMENT5)
		)
		(element L0REPLAYTIMERADJUSTMENT6 1
			(pin L0REPLAYTIMERADJUSTMENT6 output)
			(conn L0REPLAYTIMERADJUSTMENT6 L0REPLAYTIMERADJUSTMENT6 ==> PCIE L0REPLAYTIMERADJUSTMENT6)
		)
		(element L0REPLAYTIMERADJUSTMENT7 1
			(pin L0REPLAYTIMERADJUSTMENT7 output)
			(conn L0REPLAYTIMERADJUSTMENT7 L0REPLAYTIMERADJUSTMENT7 ==> PCIE L0REPLAYTIMERADJUSTMENT7)
		)
		(element L0REPLAYTIMERADJUSTMENT8 1
			(pin L0REPLAYTIMERADJUSTMENT8 output)
			(conn L0REPLAYTIMERADJUSTMENT8 L0REPLAYTIMERADJUSTMENT8 ==> PCIE L0REPLAYTIMERADJUSTMENT8)
		)
		(element L0REPLAYTIMERADJUSTMENT9 1
			(pin L0REPLAYTIMERADJUSTMENT9 output)
			(conn L0REPLAYTIMERADJUSTMENT9 L0REPLAYTIMERADJUSTMENT9 ==> PCIE L0REPLAYTIMERADJUSTMENT9)
		)
		(element L0ROOTTURNOFFREQ 1
			(pin L0ROOTTURNOFFREQ output)
			(conn L0ROOTTURNOFFREQ L0ROOTTURNOFFREQ ==> PCIE L0ROOTTURNOFFREQ)
		)
		(element L0RXBEACON 1
			(pin L0RXBEACON input)
			(conn L0RXBEACON L0RXBEACON <== PCIE L0RXBEACON)
		)
		(element L0RXDLLFCCMPLMCCRED0 1
			(pin L0RXDLLFCCMPLMCCRED0 input)
			(conn L0RXDLLFCCMPLMCCRED0 L0RXDLLFCCMPLMCCRED0 <== PCIE L0RXDLLFCCMPLMCCRED0)
		)
		(element L0RXDLLFCCMPLMCCRED1 1
			(pin L0RXDLLFCCMPLMCCRED1 input)
			(conn L0RXDLLFCCMPLMCCRED1 L0RXDLLFCCMPLMCCRED1 <== PCIE L0RXDLLFCCMPLMCCRED1)
		)
		(element L0RXDLLFCCMPLMCCRED10 1
			(pin L0RXDLLFCCMPLMCCRED10 input)
			(conn L0RXDLLFCCMPLMCCRED10 L0RXDLLFCCMPLMCCRED10 <== PCIE L0RXDLLFCCMPLMCCRED10)
		)
		(element L0RXDLLFCCMPLMCCRED11 1
			(pin L0RXDLLFCCMPLMCCRED11 input)
			(conn L0RXDLLFCCMPLMCCRED11 L0RXDLLFCCMPLMCCRED11 <== PCIE L0RXDLLFCCMPLMCCRED11)
		)
		(element L0RXDLLFCCMPLMCCRED12 1
			(pin L0RXDLLFCCMPLMCCRED12 input)
			(conn L0RXDLLFCCMPLMCCRED12 L0RXDLLFCCMPLMCCRED12 <== PCIE L0RXDLLFCCMPLMCCRED12)
		)
		(element L0RXDLLFCCMPLMCCRED13 1
			(pin L0RXDLLFCCMPLMCCRED13 input)
			(conn L0RXDLLFCCMPLMCCRED13 L0RXDLLFCCMPLMCCRED13 <== PCIE L0RXDLLFCCMPLMCCRED13)
		)
		(element L0RXDLLFCCMPLMCCRED14 1
			(pin L0RXDLLFCCMPLMCCRED14 input)
			(conn L0RXDLLFCCMPLMCCRED14 L0RXDLLFCCMPLMCCRED14 <== PCIE L0RXDLLFCCMPLMCCRED14)
		)
		(element L0RXDLLFCCMPLMCCRED15 1
			(pin L0RXDLLFCCMPLMCCRED15 input)
			(conn L0RXDLLFCCMPLMCCRED15 L0RXDLLFCCMPLMCCRED15 <== PCIE L0RXDLLFCCMPLMCCRED15)
		)
		(element L0RXDLLFCCMPLMCCRED16 1
			(pin L0RXDLLFCCMPLMCCRED16 input)
			(conn L0RXDLLFCCMPLMCCRED16 L0RXDLLFCCMPLMCCRED16 <== PCIE L0RXDLLFCCMPLMCCRED16)
		)
		(element L0RXDLLFCCMPLMCCRED17 1
			(pin L0RXDLLFCCMPLMCCRED17 input)
			(conn L0RXDLLFCCMPLMCCRED17 L0RXDLLFCCMPLMCCRED17 <== PCIE L0RXDLLFCCMPLMCCRED17)
		)
		(element L0RXDLLFCCMPLMCCRED18 1
			(pin L0RXDLLFCCMPLMCCRED18 input)
			(conn L0RXDLLFCCMPLMCCRED18 L0RXDLLFCCMPLMCCRED18 <== PCIE L0RXDLLFCCMPLMCCRED18)
		)
		(element L0RXDLLFCCMPLMCCRED19 1
			(pin L0RXDLLFCCMPLMCCRED19 input)
			(conn L0RXDLLFCCMPLMCCRED19 L0RXDLLFCCMPLMCCRED19 <== PCIE L0RXDLLFCCMPLMCCRED19)
		)
		(element L0RXDLLFCCMPLMCCRED2 1
			(pin L0RXDLLFCCMPLMCCRED2 input)
			(conn L0RXDLLFCCMPLMCCRED2 L0RXDLLFCCMPLMCCRED2 <== PCIE L0RXDLLFCCMPLMCCRED2)
		)
		(element L0RXDLLFCCMPLMCCRED20 1
			(pin L0RXDLLFCCMPLMCCRED20 input)
			(conn L0RXDLLFCCMPLMCCRED20 L0RXDLLFCCMPLMCCRED20 <== PCIE L0RXDLLFCCMPLMCCRED20)
		)
		(element L0RXDLLFCCMPLMCCRED21 1
			(pin L0RXDLLFCCMPLMCCRED21 input)
			(conn L0RXDLLFCCMPLMCCRED21 L0RXDLLFCCMPLMCCRED21 <== PCIE L0RXDLLFCCMPLMCCRED21)
		)
		(element L0RXDLLFCCMPLMCCRED22 1
			(pin L0RXDLLFCCMPLMCCRED22 input)
			(conn L0RXDLLFCCMPLMCCRED22 L0RXDLLFCCMPLMCCRED22 <== PCIE L0RXDLLFCCMPLMCCRED22)
		)
		(element L0RXDLLFCCMPLMCCRED23 1
			(pin L0RXDLLFCCMPLMCCRED23 input)
			(conn L0RXDLLFCCMPLMCCRED23 L0RXDLLFCCMPLMCCRED23 <== PCIE L0RXDLLFCCMPLMCCRED23)
		)
		(element L0RXDLLFCCMPLMCCRED3 1
			(pin L0RXDLLFCCMPLMCCRED3 input)
			(conn L0RXDLLFCCMPLMCCRED3 L0RXDLLFCCMPLMCCRED3 <== PCIE L0RXDLLFCCMPLMCCRED3)
		)
		(element L0RXDLLFCCMPLMCCRED4 1
			(pin L0RXDLLFCCMPLMCCRED4 input)
			(conn L0RXDLLFCCMPLMCCRED4 L0RXDLLFCCMPLMCCRED4 <== PCIE L0RXDLLFCCMPLMCCRED4)
		)
		(element L0RXDLLFCCMPLMCCRED5 1
			(pin L0RXDLLFCCMPLMCCRED5 input)
			(conn L0RXDLLFCCMPLMCCRED5 L0RXDLLFCCMPLMCCRED5 <== PCIE L0RXDLLFCCMPLMCCRED5)
		)
		(element L0RXDLLFCCMPLMCCRED6 1
			(pin L0RXDLLFCCMPLMCCRED6 input)
			(conn L0RXDLLFCCMPLMCCRED6 L0RXDLLFCCMPLMCCRED6 <== PCIE L0RXDLLFCCMPLMCCRED6)
		)
		(element L0RXDLLFCCMPLMCCRED7 1
			(pin L0RXDLLFCCMPLMCCRED7 input)
			(conn L0RXDLLFCCMPLMCCRED7 L0RXDLLFCCMPLMCCRED7 <== PCIE L0RXDLLFCCMPLMCCRED7)
		)
		(element L0RXDLLFCCMPLMCCRED8 1
			(pin L0RXDLLFCCMPLMCCRED8 input)
			(conn L0RXDLLFCCMPLMCCRED8 L0RXDLLFCCMPLMCCRED8 <== PCIE L0RXDLLFCCMPLMCCRED8)
		)
		(element L0RXDLLFCCMPLMCCRED9 1
			(pin L0RXDLLFCCMPLMCCRED9 input)
			(conn L0RXDLLFCCMPLMCCRED9 L0RXDLLFCCMPLMCCRED9 <== PCIE L0RXDLLFCCMPLMCCRED9)
		)
		(element L0RXDLLFCCMPLMCUPDATE0 1
			(pin L0RXDLLFCCMPLMCUPDATE0 input)
			(conn L0RXDLLFCCMPLMCUPDATE0 L0RXDLLFCCMPLMCUPDATE0 <== PCIE L0RXDLLFCCMPLMCUPDATE0)
		)
		(element L0RXDLLFCCMPLMCUPDATE1 1
			(pin L0RXDLLFCCMPLMCUPDATE1 input)
			(conn L0RXDLLFCCMPLMCUPDATE1 L0RXDLLFCCMPLMCUPDATE1 <== PCIE L0RXDLLFCCMPLMCUPDATE1)
		)
		(element L0RXDLLFCCMPLMCUPDATE2 1
			(pin L0RXDLLFCCMPLMCUPDATE2 input)
			(conn L0RXDLLFCCMPLMCUPDATE2 L0RXDLLFCCMPLMCUPDATE2 <== PCIE L0RXDLLFCCMPLMCUPDATE2)
		)
		(element L0RXDLLFCCMPLMCUPDATE3 1
			(pin L0RXDLLFCCMPLMCUPDATE3 input)
			(conn L0RXDLLFCCMPLMCUPDATE3 L0RXDLLFCCMPLMCUPDATE3 <== PCIE L0RXDLLFCCMPLMCUPDATE3)
		)
		(element L0RXDLLFCCMPLMCUPDATE4 1
			(pin L0RXDLLFCCMPLMCUPDATE4 input)
			(conn L0RXDLLFCCMPLMCUPDATE4 L0RXDLLFCCMPLMCUPDATE4 <== PCIE L0RXDLLFCCMPLMCUPDATE4)
		)
		(element L0RXDLLFCCMPLMCUPDATE5 1
			(pin L0RXDLLFCCMPLMCUPDATE5 input)
			(conn L0RXDLLFCCMPLMCUPDATE5 L0RXDLLFCCMPLMCUPDATE5 <== PCIE L0RXDLLFCCMPLMCUPDATE5)
		)
		(element L0RXDLLFCCMPLMCUPDATE6 1
			(pin L0RXDLLFCCMPLMCUPDATE6 input)
			(conn L0RXDLLFCCMPLMCUPDATE6 L0RXDLLFCCMPLMCUPDATE6 <== PCIE L0RXDLLFCCMPLMCUPDATE6)
		)
		(element L0RXDLLFCCMPLMCUPDATE7 1
			(pin L0RXDLLFCCMPLMCUPDATE7 input)
			(conn L0RXDLLFCCMPLMCUPDATE7 L0RXDLLFCCMPLMCUPDATE7 <== PCIE L0RXDLLFCCMPLMCUPDATE7)
		)
		(element L0RXDLLFCNPOSTBYPCRED0 1
			(pin L0RXDLLFCNPOSTBYPCRED0 input)
			(conn L0RXDLLFCNPOSTBYPCRED0 L0RXDLLFCNPOSTBYPCRED0 <== PCIE L0RXDLLFCNPOSTBYPCRED0)
		)
		(element L0RXDLLFCNPOSTBYPCRED1 1
			(pin L0RXDLLFCNPOSTBYPCRED1 input)
			(conn L0RXDLLFCNPOSTBYPCRED1 L0RXDLLFCNPOSTBYPCRED1 <== PCIE L0RXDLLFCNPOSTBYPCRED1)
		)
		(element L0RXDLLFCNPOSTBYPCRED10 1
			(pin L0RXDLLFCNPOSTBYPCRED10 input)
			(conn L0RXDLLFCNPOSTBYPCRED10 L0RXDLLFCNPOSTBYPCRED10 <== PCIE L0RXDLLFCNPOSTBYPCRED10)
		)
		(element L0RXDLLFCNPOSTBYPCRED11 1
			(pin L0RXDLLFCNPOSTBYPCRED11 input)
			(conn L0RXDLLFCNPOSTBYPCRED11 L0RXDLLFCNPOSTBYPCRED11 <== PCIE L0RXDLLFCNPOSTBYPCRED11)
		)
		(element L0RXDLLFCNPOSTBYPCRED12 1
			(pin L0RXDLLFCNPOSTBYPCRED12 input)
			(conn L0RXDLLFCNPOSTBYPCRED12 L0RXDLLFCNPOSTBYPCRED12 <== PCIE L0RXDLLFCNPOSTBYPCRED12)
		)
		(element L0RXDLLFCNPOSTBYPCRED13 1
			(pin L0RXDLLFCNPOSTBYPCRED13 input)
			(conn L0RXDLLFCNPOSTBYPCRED13 L0RXDLLFCNPOSTBYPCRED13 <== PCIE L0RXDLLFCNPOSTBYPCRED13)
		)
		(element L0RXDLLFCNPOSTBYPCRED14 1
			(pin L0RXDLLFCNPOSTBYPCRED14 input)
			(conn L0RXDLLFCNPOSTBYPCRED14 L0RXDLLFCNPOSTBYPCRED14 <== PCIE L0RXDLLFCNPOSTBYPCRED14)
		)
		(element L0RXDLLFCNPOSTBYPCRED15 1
			(pin L0RXDLLFCNPOSTBYPCRED15 input)
			(conn L0RXDLLFCNPOSTBYPCRED15 L0RXDLLFCNPOSTBYPCRED15 <== PCIE L0RXDLLFCNPOSTBYPCRED15)
		)
		(element L0RXDLLFCNPOSTBYPCRED16 1
			(pin L0RXDLLFCNPOSTBYPCRED16 input)
			(conn L0RXDLLFCNPOSTBYPCRED16 L0RXDLLFCNPOSTBYPCRED16 <== PCIE L0RXDLLFCNPOSTBYPCRED16)
		)
		(element L0RXDLLFCNPOSTBYPCRED17 1
			(pin L0RXDLLFCNPOSTBYPCRED17 input)
			(conn L0RXDLLFCNPOSTBYPCRED17 L0RXDLLFCNPOSTBYPCRED17 <== PCIE L0RXDLLFCNPOSTBYPCRED17)
		)
		(element L0RXDLLFCNPOSTBYPCRED18 1
			(pin L0RXDLLFCNPOSTBYPCRED18 input)
			(conn L0RXDLLFCNPOSTBYPCRED18 L0RXDLLFCNPOSTBYPCRED18 <== PCIE L0RXDLLFCNPOSTBYPCRED18)
		)
		(element L0RXDLLFCNPOSTBYPCRED19 1
			(pin L0RXDLLFCNPOSTBYPCRED19 input)
			(conn L0RXDLLFCNPOSTBYPCRED19 L0RXDLLFCNPOSTBYPCRED19 <== PCIE L0RXDLLFCNPOSTBYPCRED19)
		)
		(element L0RXDLLFCNPOSTBYPCRED2 1
			(pin L0RXDLLFCNPOSTBYPCRED2 input)
			(conn L0RXDLLFCNPOSTBYPCRED2 L0RXDLLFCNPOSTBYPCRED2 <== PCIE L0RXDLLFCNPOSTBYPCRED2)
		)
		(element L0RXDLLFCNPOSTBYPCRED3 1
			(pin L0RXDLLFCNPOSTBYPCRED3 input)
			(conn L0RXDLLFCNPOSTBYPCRED3 L0RXDLLFCNPOSTBYPCRED3 <== PCIE L0RXDLLFCNPOSTBYPCRED3)
		)
		(element L0RXDLLFCNPOSTBYPCRED4 1
			(pin L0RXDLLFCNPOSTBYPCRED4 input)
			(conn L0RXDLLFCNPOSTBYPCRED4 L0RXDLLFCNPOSTBYPCRED4 <== PCIE L0RXDLLFCNPOSTBYPCRED4)
		)
		(element L0RXDLLFCNPOSTBYPCRED5 1
			(pin L0RXDLLFCNPOSTBYPCRED5 input)
			(conn L0RXDLLFCNPOSTBYPCRED5 L0RXDLLFCNPOSTBYPCRED5 <== PCIE L0RXDLLFCNPOSTBYPCRED5)
		)
		(element L0RXDLLFCNPOSTBYPCRED6 1
			(pin L0RXDLLFCNPOSTBYPCRED6 input)
			(conn L0RXDLLFCNPOSTBYPCRED6 L0RXDLLFCNPOSTBYPCRED6 <== PCIE L0RXDLLFCNPOSTBYPCRED6)
		)
		(element L0RXDLLFCNPOSTBYPCRED7 1
			(pin L0RXDLLFCNPOSTBYPCRED7 input)
			(conn L0RXDLLFCNPOSTBYPCRED7 L0RXDLLFCNPOSTBYPCRED7 <== PCIE L0RXDLLFCNPOSTBYPCRED7)
		)
		(element L0RXDLLFCNPOSTBYPCRED8 1
			(pin L0RXDLLFCNPOSTBYPCRED8 input)
			(conn L0RXDLLFCNPOSTBYPCRED8 L0RXDLLFCNPOSTBYPCRED8 <== PCIE L0RXDLLFCNPOSTBYPCRED8)
		)
		(element L0RXDLLFCNPOSTBYPCRED9 1
			(pin L0RXDLLFCNPOSTBYPCRED9 input)
			(conn L0RXDLLFCNPOSTBYPCRED9 L0RXDLLFCNPOSTBYPCRED9 <== PCIE L0RXDLLFCNPOSTBYPCRED9)
		)
		(element L0RXDLLFCNPOSTBYPUPDATE0 1
			(pin L0RXDLLFCNPOSTBYPUPDATE0 input)
			(conn L0RXDLLFCNPOSTBYPUPDATE0 L0RXDLLFCNPOSTBYPUPDATE0 <== PCIE L0RXDLLFCNPOSTBYPUPDATE0)
		)
		(element L0RXDLLFCNPOSTBYPUPDATE1 1
			(pin L0RXDLLFCNPOSTBYPUPDATE1 input)
			(conn L0RXDLLFCNPOSTBYPUPDATE1 L0RXDLLFCNPOSTBYPUPDATE1 <== PCIE L0RXDLLFCNPOSTBYPUPDATE1)
		)
		(element L0RXDLLFCNPOSTBYPUPDATE2 1
			(pin L0RXDLLFCNPOSTBYPUPDATE2 input)
			(conn L0RXDLLFCNPOSTBYPUPDATE2 L0RXDLLFCNPOSTBYPUPDATE2 <== PCIE L0RXDLLFCNPOSTBYPUPDATE2)
		)
		(element L0RXDLLFCNPOSTBYPUPDATE3 1
			(pin L0RXDLLFCNPOSTBYPUPDATE3 input)
			(conn L0RXDLLFCNPOSTBYPUPDATE3 L0RXDLLFCNPOSTBYPUPDATE3 <== PCIE L0RXDLLFCNPOSTBYPUPDATE3)
		)
		(element L0RXDLLFCNPOSTBYPUPDATE4 1
			(pin L0RXDLLFCNPOSTBYPUPDATE4 input)
			(conn L0RXDLLFCNPOSTBYPUPDATE4 L0RXDLLFCNPOSTBYPUPDATE4 <== PCIE L0RXDLLFCNPOSTBYPUPDATE4)
		)
		(element L0RXDLLFCNPOSTBYPUPDATE5 1
			(pin L0RXDLLFCNPOSTBYPUPDATE5 input)
			(conn L0RXDLLFCNPOSTBYPUPDATE5 L0RXDLLFCNPOSTBYPUPDATE5 <== PCIE L0RXDLLFCNPOSTBYPUPDATE5)
		)
		(element L0RXDLLFCNPOSTBYPUPDATE6 1
			(pin L0RXDLLFCNPOSTBYPUPDATE6 input)
			(conn L0RXDLLFCNPOSTBYPUPDATE6 L0RXDLLFCNPOSTBYPUPDATE6 <== PCIE L0RXDLLFCNPOSTBYPUPDATE6)
		)
		(element L0RXDLLFCNPOSTBYPUPDATE7 1
			(pin L0RXDLLFCNPOSTBYPUPDATE7 input)
			(conn L0RXDLLFCNPOSTBYPUPDATE7 L0RXDLLFCNPOSTBYPUPDATE7 <== PCIE L0RXDLLFCNPOSTBYPUPDATE7)
		)
		(element L0RXDLLFCPOSTORDCRED0 1
			(pin L0RXDLLFCPOSTORDCRED0 input)
			(conn L0RXDLLFCPOSTORDCRED0 L0RXDLLFCPOSTORDCRED0 <== PCIE L0RXDLLFCPOSTORDCRED0)
		)
		(element L0RXDLLFCPOSTORDCRED1 1
			(pin L0RXDLLFCPOSTORDCRED1 input)
			(conn L0RXDLLFCPOSTORDCRED1 L0RXDLLFCPOSTORDCRED1 <== PCIE L0RXDLLFCPOSTORDCRED1)
		)
		(element L0RXDLLFCPOSTORDCRED10 1
			(pin L0RXDLLFCPOSTORDCRED10 input)
			(conn L0RXDLLFCPOSTORDCRED10 L0RXDLLFCPOSTORDCRED10 <== PCIE L0RXDLLFCPOSTORDCRED10)
		)
		(element L0RXDLLFCPOSTORDCRED11 1
			(pin L0RXDLLFCPOSTORDCRED11 input)
			(conn L0RXDLLFCPOSTORDCRED11 L0RXDLLFCPOSTORDCRED11 <== PCIE L0RXDLLFCPOSTORDCRED11)
		)
		(element L0RXDLLFCPOSTORDCRED12 1
			(pin L0RXDLLFCPOSTORDCRED12 input)
			(conn L0RXDLLFCPOSTORDCRED12 L0RXDLLFCPOSTORDCRED12 <== PCIE L0RXDLLFCPOSTORDCRED12)
		)
		(element L0RXDLLFCPOSTORDCRED13 1
			(pin L0RXDLLFCPOSTORDCRED13 input)
			(conn L0RXDLLFCPOSTORDCRED13 L0RXDLLFCPOSTORDCRED13 <== PCIE L0RXDLLFCPOSTORDCRED13)
		)
		(element L0RXDLLFCPOSTORDCRED14 1
			(pin L0RXDLLFCPOSTORDCRED14 input)
			(conn L0RXDLLFCPOSTORDCRED14 L0RXDLLFCPOSTORDCRED14 <== PCIE L0RXDLLFCPOSTORDCRED14)
		)
		(element L0RXDLLFCPOSTORDCRED15 1
			(pin L0RXDLLFCPOSTORDCRED15 input)
			(conn L0RXDLLFCPOSTORDCRED15 L0RXDLLFCPOSTORDCRED15 <== PCIE L0RXDLLFCPOSTORDCRED15)
		)
		(element L0RXDLLFCPOSTORDCRED16 1
			(pin L0RXDLLFCPOSTORDCRED16 input)
			(conn L0RXDLLFCPOSTORDCRED16 L0RXDLLFCPOSTORDCRED16 <== PCIE L0RXDLLFCPOSTORDCRED16)
		)
		(element L0RXDLLFCPOSTORDCRED17 1
			(pin L0RXDLLFCPOSTORDCRED17 input)
			(conn L0RXDLLFCPOSTORDCRED17 L0RXDLLFCPOSTORDCRED17 <== PCIE L0RXDLLFCPOSTORDCRED17)
		)
		(element L0RXDLLFCPOSTORDCRED18 1
			(pin L0RXDLLFCPOSTORDCRED18 input)
			(conn L0RXDLLFCPOSTORDCRED18 L0RXDLLFCPOSTORDCRED18 <== PCIE L0RXDLLFCPOSTORDCRED18)
		)
		(element L0RXDLLFCPOSTORDCRED19 1
			(pin L0RXDLLFCPOSTORDCRED19 input)
			(conn L0RXDLLFCPOSTORDCRED19 L0RXDLLFCPOSTORDCRED19 <== PCIE L0RXDLLFCPOSTORDCRED19)
		)
		(element L0RXDLLFCPOSTORDCRED2 1
			(pin L0RXDLLFCPOSTORDCRED2 input)
			(conn L0RXDLLFCPOSTORDCRED2 L0RXDLLFCPOSTORDCRED2 <== PCIE L0RXDLLFCPOSTORDCRED2)
		)
		(element L0RXDLLFCPOSTORDCRED20 1
			(pin L0RXDLLFCPOSTORDCRED20 input)
			(conn L0RXDLLFCPOSTORDCRED20 L0RXDLLFCPOSTORDCRED20 <== PCIE L0RXDLLFCPOSTORDCRED20)
		)
		(element L0RXDLLFCPOSTORDCRED21 1
			(pin L0RXDLLFCPOSTORDCRED21 input)
			(conn L0RXDLLFCPOSTORDCRED21 L0RXDLLFCPOSTORDCRED21 <== PCIE L0RXDLLFCPOSTORDCRED21)
		)
		(element L0RXDLLFCPOSTORDCRED22 1
			(pin L0RXDLLFCPOSTORDCRED22 input)
			(conn L0RXDLLFCPOSTORDCRED22 L0RXDLLFCPOSTORDCRED22 <== PCIE L0RXDLLFCPOSTORDCRED22)
		)
		(element L0RXDLLFCPOSTORDCRED23 1
			(pin L0RXDLLFCPOSTORDCRED23 input)
			(conn L0RXDLLFCPOSTORDCRED23 L0RXDLLFCPOSTORDCRED23 <== PCIE L0RXDLLFCPOSTORDCRED23)
		)
		(element L0RXDLLFCPOSTORDCRED3 1
			(pin L0RXDLLFCPOSTORDCRED3 input)
			(conn L0RXDLLFCPOSTORDCRED3 L0RXDLLFCPOSTORDCRED3 <== PCIE L0RXDLLFCPOSTORDCRED3)
		)
		(element L0RXDLLFCPOSTORDCRED4 1
			(pin L0RXDLLFCPOSTORDCRED4 input)
			(conn L0RXDLLFCPOSTORDCRED4 L0RXDLLFCPOSTORDCRED4 <== PCIE L0RXDLLFCPOSTORDCRED4)
		)
		(element L0RXDLLFCPOSTORDCRED5 1
			(pin L0RXDLLFCPOSTORDCRED5 input)
			(conn L0RXDLLFCPOSTORDCRED5 L0RXDLLFCPOSTORDCRED5 <== PCIE L0RXDLLFCPOSTORDCRED5)
		)
		(element L0RXDLLFCPOSTORDCRED6 1
			(pin L0RXDLLFCPOSTORDCRED6 input)
			(conn L0RXDLLFCPOSTORDCRED6 L0RXDLLFCPOSTORDCRED6 <== PCIE L0RXDLLFCPOSTORDCRED6)
		)
		(element L0RXDLLFCPOSTORDCRED7 1
			(pin L0RXDLLFCPOSTORDCRED7 input)
			(conn L0RXDLLFCPOSTORDCRED7 L0RXDLLFCPOSTORDCRED7 <== PCIE L0RXDLLFCPOSTORDCRED7)
		)
		(element L0RXDLLFCPOSTORDCRED8 1
			(pin L0RXDLLFCPOSTORDCRED8 input)
			(conn L0RXDLLFCPOSTORDCRED8 L0RXDLLFCPOSTORDCRED8 <== PCIE L0RXDLLFCPOSTORDCRED8)
		)
		(element L0RXDLLFCPOSTORDCRED9 1
			(pin L0RXDLLFCPOSTORDCRED9 input)
			(conn L0RXDLLFCPOSTORDCRED9 L0RXDLLFCPOSTORDCRED9 <== PCIE L0RXDLLFCPOSTORDCRED9)
		)
		(element L0RXDLLFCPOSTORDUPDATE0 1
			(pin L0RXDLLFCPOSTORDUPDATE0 input)
			(conn L0RXDLLFCPOSTORDUPDATE0 L0RXDLLFCPOSTORDUPDATE0 <== PCIE L0RXDLLFCPOSTORDUPDATE0)
		)
		(element L0RXDLLFCPOSTORDUPDATE1 1
			(pin L0RXDLLFCPOSTORDUPDATE1 input)
			(conn L0RXDLLFCPOSTORDUPDATE1 L0RXDLLFCPOSTORDUPDATE1 <== PCIE L0RXDLLFCPOSTORDUPDATE1)
		)
		(element L0RXDLLFCPOSTORDUPDATE2 1
			(pin L0RXDLLFCPOSTORDUPDATE2 input)
			(conn L0RXDLLFCPOSTORDUPDATE2 L0RXDLLFCPOSTORDUPDATE2 <== PCIE L0RXDLLFCPOSTORDUPDATE2)
		)
		(element L0RXDLLFCPOSTORDUPDATE3 1
			(pin L0RXDLLFCPOSTORDUPDATE3 input)
			(conn L0RXDLLFCPOSTORDUPDATE3 L0RXDLLFCPOSTORDUPDATE3 <== PCIE L0RXDLLFCPOSTORDUPDATE3)
		)
		(element L0RXDLLFCPOSTORDUPDATE4 1
			(pin L0RXDLLFCPOSTORDUPDATE4 input)
			(conn L0RXDLLFCPOSTORDUPDATE4 L0RXDLLFCPOSTORDUPDATE4 <== PCIE L0RXDLLFCPOSTORDUPDATE4)
		)
		(element L0RXDLLFCPOSTORDUPDATE5 1
			(pin L0RXDLLFCPOSTORDUPDATE5 input)
			(conn L0RXDLLFCPOSTORDUPDATE5 L0RXDLLFCPOSTORDUPDATE5 <== PCIE L0RXDLLFCPOSTORDUPDATE5)
		)
		(element L0RXDLLFCPOSTORDUPDATE6 1
			(pin L0RXDLLFCPOSTORDUPDATE6 input)
			(conn L0RXDLLFCPOSTORDUPDATE6 L0RXDLLFCPOSTORDUPDATE6 <== PCIE L0RXDLLFCPOSTORDUPDATE6)
		)
		(element L0RXDLLFCPOSTORDUPDATE7 1
			(pin L0RXDLLFCPOSTORDUPDATE7 input)
			(conn L0RXDLLFCPOSTORDUPDATE7 L0RXDLLFCPOSTORDUPDATE7 <== PCIE L0RXDLLFCPOSTORDUPDATE7)
		)
		(element L0RXDLLPM 1
			(pin L0RXDLLPM input)
			(conn L0RXDLLPM L0RXDLLPM <== PCIE L0RXDLLPM)
		)
		(element L0RXDLLPMTYPE0 1
			(pin L0RXDLLPMTYPE0 input)
			(conn L0RXDLLPMTYPE0 L0RXDLLPMTYPE0 <== PCIE L0RXDLLPMTYPE0)
		)
		(element L0RXDLLPMTYPE1 1
			(pin L0RXDLLPMTYPE1 input)
			(conn L0RXDLLPMTYPE1 L0RXDLLPMTYPE1 <== PCIE L0RXDLLPMTYPE1)
		)
		(element L0RXDLLPMTYPE2 1
			(pin L0RXDLLPMTYPE2 input)
			(conn L0RXDLLPMTYPE2 L0RXDLLPMTYPE2 <== PCIE L0RXDLLPMTYPE2)
		)
		(element L0RXDLLSBFCDATA0 1
			(pin L0RXDLLSBFCDATA0 input)
			(conn L0RXDLLSBFCDATA0 L0RXDLLSBFCDATA0 <== PCIE L0RXDLLSBFCDATA0)
		)
		(element L0RXDLLSBFCDATA1 1
			(pin L0RXDLLSBFCDATA1 input)
			(conn L0RXDLLSBFCDATA1 L0RXDLLSBFCDATA1 <== PCIE L0RXDLLSBFCDATA1)
		)
		(element L0RXDLLSBFCDATA10 1
			(pin L0RXDLLSBFCDATA10 input)
			(conn L0RXDLLSBFCDATA10 L0RXDLLSBFCDATA10 <== PCIE L0RXDLLSBFCDATA10)
		)
		(element L0RXDLLSBFCDATA11 1
			(pin L0RXDLLSBFCDATA11 input)
			(conn L0RXDLLSBFCDATA11 L0RXDLLSBFCDATA11 <== PCIE L0RXDLLSBFCDATA11)
		)
		(element L0RXDLLSBFCDATA12 1
			(pin L0RXDLLSBFCDATA12 input)
			(conn L0RXDLLSBFCDATA12 L0RXDLLSBFCDATA12 <== PCIE L0RXDLLSBFCDATA12)
		)
		(element L0RXDLLSBFCDATA13 1
			(pin L0RXDLLSBFCDATA13 input)
			(conn L0RXDLLSBFCDATA13 L0RXDLLSBFCDATA13 <== PCIE L0RXDLLSBFCDATA13)
		)
		(element L0RXDLLSBFCDATA14 1
			(pin L0RXDLLSBFCDATA14 input)
			(conn L0RXDLLSBFCDATA14 L0RXDLLSBFCDATA14 <== PCIE L0RXDLLSBFCDATA14)
		)
		(element L0RXDLLSBFCDATA15 1
			(pin L0RXDLLSBFCDATA15 input)
			(conn L0RXDLLSBFCDATA15 L0RXDLLSBFCDATA15 <== PCIE L0RXDLLSBFCDATA15)
		)
		(element L0RXDLLSBFCDATA16 1
			(pin L0RXDLLSBFCDATA16 input)
			(conn L0RXDLLSBFCDATA16 L0RXDLLSBFCDATA16 <== PCIE L0RXDLLSBFCDATA16)
		)
		(element L0RXDLLSBFCDATA17 1
			(pin L0RXDLLSBFCDATA17 input)
			(conn L0RXDLLSBFCDATA17 L0RXDLLSBFCDATA17 <== PCIE L0RXDLLSBFCDATA17)
		)
		(element L0RXDLLSBFCDATA18 1
			(pin L0RXDLLSBFCDATA18 input)
			(conn L0RXDLLSBFCDATA18 L0RXDLLSBFCDATA18 <== PCIE L0RXDLLSBFCDATA18)
		)
		(element L0RXDLLSBFCDATA2 1
			(pin L0RXDLLSBFCDATA2 input)
			(conn L0RXDLLSBFCDATA2 L0RXDLLSBFCDATA2 <== PCIE L0RXDLLSBFCDATA2)
		)
		(element L0RXDLLSBFCDATA3 1
			(pin L0RXDLLSBFCDATA3 input)
			(conn L0RXDLLSBFCDATA3 L0RXDLLSBFCDATA3 <== PCIE L0RXDLLSBFCDATA3)
		)
		(element L0RXDLLSBFCDATA4 1
			(pin L0RXDLLSBFCDATA4 input)
			(conn L0RXDLLSBFCDATA4 L0RXDLLSBFCDATA4 <== PCIE L0RXDLLSBFCDATA4)
		)
		(element L0RXDLLSBFCDATA5 1
			(pin L0RXDLLSBFCDATA5 input)
			(conn L0RXDLLSBFCDATA5 L0RXDLLSBFCDATA5 <== PCIE L0RXDLLSBFCDATA5)
		)
		(element L0RXDLLSBFCDATA6 1
			(pin L0RXDLLSBFCDATA6 input)
			(conn L0RXDLLSBFCDATA6 L0RXDLLSBFCDATA6 <== PCIE L0RXDLLSBFCDATA6)
		)
		(element L0RXDLLSBFCDATA7 1
			(pin L0RXDLLSBFCDATA7 input)
			(conn L0RXDLLSBFCDATA7 L0RXDLLSBFCDATA7 <== PCIE L0RXDLLSBFCDATA7)
		)
		(element L0RXDLLSBFCDATA8 1
			(pin L0RXDLLSBFCDATA8 input)
			(conn L0RXDLLSBFCDATA8 L0RXDLLSBFCDATA8 <== PCIE L0RXDLLSBFCDATA8)
		)
		(element L0RXDLLSBFCDATA9 1
			(pin L0RXDLLSBFCDATA9 input)
			(conn L0RXDLLSBFCDATA9 L0RXDLLSBFCDATA9 <== PCIE L0RXDLLSBFCDATA9)
		)
		(element L0RXDLLSBFCUPDATE 1
			(pin L0RXDLLSBFCUPDATE input)
			(conn L0RXDLLSBFCUPDATE L0RXDLLSBFCUPDATE <== PCIE L0RXDLLSBFCUPDATE)
		)
		(element L0RXDLLTLPECRCOK 1
			(pin L0RXDLLTLPECRCOK input)
			(conn L0RXDLLTLPECRCOK L0RXDLLTLPECRCOK <== PCIE L0RXDLLTLPECRCOK)
		)
		(element L0RXDLLTLPEND0 1
			(pin L0RXDLLTLPEND0 input)
			(conn L0RXDLLTLPEND0 L0RXDLLTLPEND0 <== PCIE L0RXDLLTLPEND0)
		)
		(element L0RXDLLTLPEND1 1
			(pin L0RXDLLTLPEND1 input)
			(conn L0RXDLLTLPEND1 L0RXDLLTLPEND1 <== PCIE L0RXDLLTLPEND1)
		)
		(element L0RXMACLINKERROR0 1
			(pin L0RXMACLINKERROR0 input)
			(conn L0RXMACLINKERROR0 L0RXMACLINKERROR0 <== PCIE L0RXMACLINKERROR0)
		)
		(element L0RXMACLINKERROR1 1
			(pin L0RXMACLINKERROR1 input)
			(conn L0RXMACLINKERROR1 L0RXMACLINKERROR1 <== PCIE L0RXMACLINKERROR1)
		)
		(element L0RXTLTLPNONINITIALIZEDVC0 1
			(pin L0RXTLTLPNONINITIALIZEDVC0 output)
			(conn L0RXTLTLPNONINITIALIZEDVC0 L0RXTLTLPNONINITIALIZEDVC0 ==> PCIE L0RXTLTLPNONINITIALIZEDVC0)
		)
		(element L0RXTLTLPNONINITIALIZEDVC1 1
			(pin L0RXTLTLPNONINITIALIZEDVC1 output)
			(conn L0RXTLTLPNONINITIALIZEDVC1 L0RXTLTLPNONINITIALIZEDVC1 ==> PCIE L0RXTLTLPNONINITIALIZEDVC1)
		)
		(element L0RXTLTLPNONINITIALIZEDVC2 1
			(pin L0RXTLTLPNONINITIALIZEDVC2 output)
			(conn L0RXTLTLPNONINITIALIZEDVC2 L0RXTLTLPNONINITIALIZEDVC2 ==> PCIE L0RXTLTLPNONINITIALIZEDVC2)
		)
		(element L0RXTLTLPNONINITIALIZEDVC3 1
			(pin L0RXTLTLPNONINITIALIZEDVC3 output)
			(conn L0RXTLTLPNONINITIALIZEDVC3 L0RXTLTLPNONINITIALIZEDVC3 ==> PCIE L0RXTLTLPNONINITIALIZEDVC3)
		)
		(element L0RXTLTLPNONINITIALIZEDVC4 1
			(pin L0RXTLTLPNONINITIALIZEDVC4 output)
			(conn L0RXTLTLPNONINITIALIZEDVC4 L0RXTLTLPNONINITIALIZEDVC4 ==> PCIE L0RXTLTLPNONINITIALIZEDVC4)
		)
		(element L0RXTLTLPNONINITIALIZEDVC5 1
			(pin L0RXTLTLPNONINITIALIZEDVC5 output)
			(conn L0RXTLTLPNONINITIALIZEDVC5 L0RXTLTLPNONINITIALIZEDVC5 ==> PCIE L0RXTLTLPNONINITIALIZEDVC5)
		)
		(element L0RXTLTLPNONINITIALIZEDVC6 1
			(pin L0RXTLTLPNONINITIALIZEDVC6 output)
			(conn L0RXTLTLPNONINITIALIZEDVC6 L0RXTLTLPNONINITIALIZEDVC6 ==> PCIE L0RXTLTLPNONINITIALIZEDVC6)
		)
		(element L0RXTLTLPNONINITIALIZEDVC7 1
			(pin L0RXTLTLPNONINITIALIZEDVC7 output)
			(conn L0RXTLTLPNONINITIALIZEDVC7 L0RXTLTLPNONINITIALIZEDVC7 ==> PCIE L0RXTLTLPNONINITIALIZEDVC7)
		)
		(element L0SENDUNLOCKMESSAGE 1
			(pin L0SENDUNLOCKMESSAGE output)
			(conn L0SENDUNLOCKMESSAGE L0SENDUNLOCKMESSAGE ==> PCIE L0SENDUNLOCKMESSAGE)
		)
		(element L0SETCOMPLETERABORTERROR 1
			(pin L0SETCOMPLETERABORTERROR output)
			(conn L0SETCOMPLETERABORTERROR L0SETCOMPLETERABORTERROR ==> PCIE L0SETCOMPLETERABORTERROR)
		)
		(element L0SETCOMPLETIONTIMEOUTCORRERROR 1
			(pin L0SETCOMPLETIONTIMEOUTCORRERROR output)
			(conn L0SETCOMPLETIONTIMEOUTCORRERROR L0SETCOMPLETIONTIMEOUTCORRERROR ==> PCIE L0SETCOMPLETIONTIMEOUTCORRERROR)
		)
		(element L0SETCOMPLETIONTIMEOUTUNCORRERROR 1
			(pin L0SETCOMPLETIONTIMEOUTUNCORRERROR output)
			(conn L0SETCOMPLETIONTIMEOUTUNCORRERROR L0SETCOMPLETIONTIMEOUTUNCORRERROR ==> PCIE L0SETCOMPLETIONTIMEOUTUNCORRERROR)
		)
		(element L0SETDETECTEDCORRERROR 1
			(pin L0SETDETECTEDCORRERROR output)
			(conn L0SETDETECTEDCORRERROR L0SETDETECTEDCORRERROR ==> PCIE L0SETDETECTEDCORRERROR)
		)
		(element L0SETDETECTEDFATALERROR 1
			(pin L0SETDETECTEDFATALERROR output)
			(conn L0SETDETECTEDFATALERROR L0SETDETECTEDFATALERROR ==> PCIE L0SETDETECTEDFATALERROR)
		)
		(element L0SETDETECTEDNONFATALERROR 1
			(pin L0SETDETECTEDNONFATALERROR output)
			(conn L0SETDETECTEDNONFATALERROR L0SETDETECTEDNONFATALERROR ==> PCIE L0SETDETECTEDNONFATALERROR)
		)
		(element L0SETLINKDETECTEDPARITYERROR 1
			(pin L0SETLINKDETECTEDPARITYERROR output)
			(conn L0SETLINKDETECTEDPARITYERROR L0SETLINKDETECTEDPARITYERROR ==> PCIE L0SETLINKDETECTEDPARITYERROR)
		)
		(element L0SETLINKMASTERDATAPARITY 1
			(pin L0SETLINKMASTERDATAPARITY output)
			(conn L0SETLINKMASTERDATAPARITY L0SETLINKMASTERDATAPARITY ==> PCIE L0SETLINKMASTERDATAPARITY)
		)
		(element L0SETLINKRECEIVEDMASTERABORT 1
			(pin L0SETLINKRECEIVEDMASTERABORT output)
			(conn L0SETLINKRECEIVEDMASTERABORT L0SETLINKRECEIVEDMASTERABORT ==> PCIE L0SETLINKRECEIVEDMASTERABORT)
		)
		(element L0SETLINKRECEIVEDTARGETABORT 1
			(pin L0SETLINKRECEIVEDTARGETABORT output)
			(conn L0SETLINKRECEIVEDTARGETABORT L0SETLINKRECEIVEDTARGETABORT ==> PCIE L0SETLINKRECEIVEDTARGETABORT)
		)
		(element L0SETLINKSIGNALLEDTARGETABORT 1
			(pin L0SETLINKSIGNALLEDTARGETABORT output)
			(conn L0SETLINKSIGNALLEDTARGETABORT L0SETLINKSIGNALLEDTARGETABORT ==> PCIE L0SETLINKSIGNALLEDTARGETABORT)
		)
		(element L0SETLINKSYSTEMERROR 1
			(pin L0SETLINKSYSTEMERROR output)
			(conn L0SETLINKSYSTEMERROR L0SETLINKSYSTEMERROR ==> PCIE L0SETLINKSYSTEMERROR)
		)
		(element L0SETUNEXPECTEDCOMPLETIONCORRERROR 1
			(pin L0SETUNEXPECTEDCOMPLETIONCORRERROR output)
			(conn L0SETUNEXPECTEDCOMPLETIONCORRERROR L0SETUNEXPECTEDCOMPLETIONCORRERROR ==> PCIE L0SETUNEXPECTEDCOMPLETIONCORRERROR)
		)
		(element L0SETUNEXPECTEDCOMPLETIONUNCORRERROR 1
			(pin L0SETUNEXPECTEDCOMPLETIONUNCORRERROR output)
			(conn L0SETUNEXPECTEDCOMPLETIONUNCORRERROR L0SETUNEXPECTEDCOMPLETIONUNCORRERROR ==> PCIE L0SETUNEXPECTEDCOMPLETIONUNCORRERROR)
		)
		(element L0SETUNSUPPORTEDREQUESTNONPOSTEDERROR 1
			(pin L0SETUNSUPPORTEDREQUESTNONPOSTEDERROR output)
			(conn L0SETUNSUPPORTEDREQUESTNONPOSTEDERROR L0SETUNSUPPORTEDREQUESTNONPOSTEDERROR ==> PCIE L0SETUNSUPPORTEDREQUESTNONPOSTEDERROR)
		)
		(element L0SETUNSUPPORTEDREQUESTOTHERERROR 1
			(pin L0SETUNSUPPORTEDREQUESTOTHERERROR output)
			(conn L0SETUNSUPPORTEDREQUESTOTHERERROR L0SETUNSUPPORTEDREQUESTOTHERERROR ==> PCIE L0SETUNSUPPORTEDREQUESTOTHERERROR)
		)
		(element L0SETUSERDETECTEDPARITYERROR 1
			(pin L0SETUSERDETECTEDPARITYERROR output)
			(conn L0SETUSERDETECTEDPARITYERROR L0SETUSERDETECTEDPARITYERROR ==> PCIE L0SETUSERDETECTEDPARITYERROR)
		)
		(element L0SETUSERMASTERDATAPARITY 1
			(pin L0SETUSERMASTERDATAPARITY output)
			(conn L0SETUSERMASTERDATAPARITY L0SETUSERMASTERDATAPARITY ==> PCIE L0SETUSERMASTERDATAPARITY)
		)
		(element L0SETUSERRECEIVEDMASTERABORT 1
			(pin L0SETUSERRECEIVEDMASTERABORT output)
			(conn L0SETUSERRECEIVEDMASTERABORT L0SETUSERRECEIVEDMASTERABORT ==> PCIE L0SETUSERRECEIVEDMASTERABORT)
		)
		(element L0SETUSERRECEIVEDTARGETABORT 1
			(pin L0SETUSERRECEIVEDTARGETABORT output)
			(conn L0SETUSERRECEIVEDTARGETABORT L0SETUSERRECEIVEDTARGETABORT ==> PCIE L0SETUSERRECEIVEDTARGETABORT)
		)
		(element L0SETUSERSIGNALLEDTARGETABORT 1
			(pin L0SETUSERSIGNALLEDTARGETABORT output)
			(conn L0SETUSERSIGNALLEDTARGETABORT L0SETUSERSIGNALLEDTARGETABORT ==> PCIE L0SETUSERSIGNALLEDTARGETABORT)
		)
		(element L0SETUSERSYSTEMERROR 1
			(pin L0SETUSERSYSTEMERROR output)
			(conn L0SETUSERSYSTEMERROR L0SETUSERSYSTEMERROR ==> PCIE L0SETUSERSYSTEMERROR)
		)
		(element L0SEXITLATENCY 0
			(cfg 7 6 5 4 3 2 1 0)
		)
		(element L0SEXITLATENCYCOMCLK 0
			(cfg 7 6 5 4 3 2 1 0)
		)
		(element L0STATSCFGOTHERRECEIVED 1
			(pin L0STATSCFGOTHERRECEIVED input)
			(conn L0STATSCFGOTHERRECEIVED L0STATSCFGOTHERRECEIVED <== PCIE L0STATSCFGOTHERRECEIVED)
		)
		(element L0STATSCFGOTHERTRANSMITTED 1
			(pin L0STATSCFGOTHERTRANSMITTED input)
			(conn L0STATSCFGOTHERTRANSMITTED L0STATSCFGOTHERTRANSMITTED <== PCIE L0STATSCFGOTHERTRANSMITTED)
		)
		(element L0STATSCFGRECEIVED 1
			(pin L0STATSCFGRECEIVED input)
			(conn L0STATSCFGRECEIVED L0STATSCFGRECEIVED <== PCIE L0STATSCFGRECEIVED)
		)
		(element L0STATSCFGTRANSMITTED 1
			(pin L0STATSCFGTRANSMITTED input)
			(conn L0STATSCFGTRANSMITTED L0STATSCFGTRANSMITTED <== PCIE L0STATSCFGTRANSMITTED)
		)
		(element L0STATSDLLPRECEIVED 1
			(pin L0STATSDLLPRECEIVED input)
			(conn L0STATSDLLPRECEIVED L0STATSDLLPRECEIVED <== PCIE L0STATSDLLPRECEIVED)
		)
		(element L0STATSDLLPTRANSMITTED 1
			(pin L0STATSDLLPTRANSMITTED input)
			(conn L0STATSDLLPTRANSMITTED L0STATSDLLPTRANSMITTED <== PCIE L0STATSDLLPTRANSMITTED)
		)
		(element L0STATSOSRECEIVED 1
			(pin L0STATSOSRECEIVED input)
			(conn L0STATSOSRECEIVED L0STATSOSRECEIVED <== PCIE L0STATSOSRECEIVED)
		)
		(element L0STATSOSTRANSMITTED 1
			(pin L0STATSOSTRANSMITTED input)
			(conn L0STATSOSTRANSMITTED L0STATSOSTRANSMITTED <== PCIE L0STATSOSTRANSMITTED)
		)
		(element L0STATSTLPRECEIVED 1
			(pin L0STATSTLPRECEIVED input)
			(conn L0STATSTLPRECEIVED L0STATSTLPRECEIVED <== PCIE L0STATSTLPRECEIVED)
		)
		(element L0STATSTLPTRANSMITTED 1
			(pin L0STATSTLPTRANSMITTED input)
			(conn L0STATSTLPTRANSMITTED L0STATSTLPTRANSMITTED <== PCIE L0STATSTLPTRANSMITTED)
		)
		(element L0TLASFCCREDSTARVATION 1
			(pin L0TLASFCCREDSTARVATION output)
			(conn L0TLASFCCREDSTARVATION L0TLASFCCREDSTARVATION ==> PCIE L0TLASFCCREDSTARVATION)
		)
		(element L0TLLINKRETRAIN 1
			(pin L0TLLINKRETRAIN output)
			(conn L0TLLINKRETRAIN L0TLLINKRETRAIN ==> PCIE L0TLLINKRETRAIN)
		)
		(element L0TOGGLEELECTROMECHANICALINTERLOCK 1
			(pin L0TOGGLEELECTROMECHANICALINTERLOCK input)
			(conn L0TOGGLEELECTROMECHANICALINTERLOCK L0TOGGLEELECTROMECHANICALINTERLOCK <== PCIE L0TOGGLEELECTROMECHANICALINTERLOCK)
		)
		(element L0TRANSACTIONSPENDING 1
			(pin L0TRANSACTIONSPENDING output)
			(conn L0TRANSACTIONSPENDING L0TRANSACTIONSPENDING ==> PCIE L0TRANSACTIONSPENDING)
		)
		(element L0TRANSFORMEDVC0 1
			(pin L0TRANSFORMEDVC0 input)
			(conn L0TRANSFORMEDVC0 L0TRANSFORMEDVC0 <== PCIE L0TRANSFORMEDVC0)
		)
		(element L0TRANSFORMEDVC1 1
			(pin L0TRANSFORMEDVC1 input)
			(conn L0TRANSFORMEDVC1 L0TRANSFORMEDVC1 <== PCIE L0TRANSFORMEDVC1)
		)
		(element L0TRANSFORMEDVC2 1
			(pin L0TRANSFORMEDVC2 input)
			(conn L0TRANSFORMEDVC2 L0TRANSFORMEDVC2 <== PCIE L0TRANSFORMEDVC2)
		)
		(element L0TXBEACON 1
			(pin L0TXBEACON output)
			(conn L0TXBEACON L0TXBEACON ==> PCIE L0TXBEACON)
		)
		(element L0TXCFGPM 1
			(pin L0TXCFGPM output)
			(conn L0TXCFGPM L0TXCFGPM ==> PCIE L0TXCFGPM)
		)
		(element L0TXCFGPMTYPE0 1
			(pin L0TXCFGPMTYPE0 output)
			(conn L0TXCFGPMTYPE0 L0TXCFGPMTYPE0 ==> PCIE L0TXCFGPMTYPE0)
		)
		(element L0TXCFGPMTYPE1 1
			(pin L0TXCFGPMTYPE1 output)
			(conn L0TXCFGPMTYPE1 L0TXCFGPMTYPE1 ==> PCIE L0TXCFGPMTYPE1)
		)
		(element L0TXCFGPMTYPE2 1
			(pin L0TXCFGPMTYPE2 output)
			(conn L0TXCFGPMTYPE2 L0TXCFGPMTYPE2 ==> PCIE L0TXCFGPMTYPE2)
		)
		(element L0TXDLLFCCMPLMCUPDATED0 1
			(pin L0TXDLLFCCMPLMCUPDATED0 input)
			(conn L0TXDLLFCCMPLMCUPDATED0 L0TXDLLFCCMPLMCUPDATED0 <== PCIE L0TXDLLFCCMPLMCUPDATED0)
		)
		(element L0TXDLLFCCMPLMCUPDATED1 1
			(pin L0TXDLLFCCMPLMCUPDATED1 input)
			(conn L0TXDLLFCCMPLMCUPDATED1 L0TXDLLFCCMPLMCUPDATED1 <== PCIE L0TXDLLFCCMPLMCUPDATED1)
		)
		(element L0TXDLLFCCMPLMCUPDATED2 1
			(pin L0TXDLLFCCMPLMCUPDATED2 input)
			(conn L0TXDLLFCCMPLMCUPDATED2 L0TXDLLFCCMPLMCUPDATED2 <== PCIE L0TXDLLFCCMPLMCUPDATED2)
		)
		(element L0TXDLLFCCMPLMCUPDATED3 1
			(pin L0TXDLLFCCMPLMCUPDATED3 input)
			(conn L0TXDLLFCCMPLMCUPDATED3 L0TXDLLFCCMPLMCUPDATED3 <== PCIE L0TXDLLFCCMPLMCUPDATED3)
		)
		(element L0TXDLLFCCMPLMCUPDATED4 1
			(pin L0TXDLLFCCMPLMCUPDATED4 input)
			(conn L0TXDLLFCCMPLMCUPDATED4 L0TXDLLFCCMPLMCUPDATED4 <== PCIE L0TXDLLFCCMPLMCUPDATED4)
		)
		(element L0TXDLLFCCMPLMCUPDATED5 1
			(pin L0TXDLLFCCMPLMCUPDATED5 input)
			(conn L0TXDLLFCCMPLMCUPDATED5 L0TXDLLFCCMPLMCUPDATED5 <== PCIE L0TXDLLFCCMPLMCUPDATED5)
		)
		(element L0TXDLLFCCMPLMCUPDATED6 1
			(pin L0TXDLLFCCMPLMCUPDATED6 input)
			(conn L0TXDLLFCCMPLMCUPDATED6 L0TXDLLFCCMPLMCUPDATED6 <== PCIE L0TXDLLFCCMPLMCUPDATED6)
		)
		(element L0TXDLLFCCMPLMCUPDATED7 1
			(pin L0TXDLLFCCMPLMCUPDATED7 input)
			(conn L0TXDLLFCCMPLMCUPDATED7 L0TXDLLFCCMPLMCUPDATED7 <== PCIE L0TXDLLFCCMPLMCUPDATED7)
		)
		(element L0TXDLLFCNPOSTBYPUPDATED0 1
			(pin L0TXDLLFCNPOSTBYPUPDATED0 input)
			(conn L0TXDLLFCNPOSTBYPUPDATED0 L0TXDLLFCNPOSTBYPUPDATED0 <== PCIE L0TXDLLFCNPOSTBYPUPDATED0)
		)
		(element L0TXDLLFCNPOSTBYPUPDATED1 1
			(pin L0TXDLLFCNPOSTBYPUPDATED1 input)
			(conn L0TXDLLFCNPOSTBYPUPDATED1 L0TXDLLFCNPOSTBYPUPDATED1 <== PCIE L0TXDLLFCNPOSTBYPUPDATED1)
		)
		(element L0TXDLLFCNPOSTBYPUPDATED2 1
			(pin L0TXDLLFCNPOSTBYPUPDATED2 input)
			(conn L0TXDLLFCNPOSTBYPUPDATED2 L0TXDLLFCNPOSTBYPUPDATED2 <== PCIE L0TXDLLFCNPOSTBYPUPDATED2)
		)
		(element L0TXDLLFCNPOSTBYPUPDATED3 1
			(pin L0TXDLLFCNPOSTBYPUPDATED3 input)
			(conn L0TXDLLFCNPOSTBYPUPDATED3 L0TXDLLFCNPOSTBYPUPDATED3 <== PCIE L0TXDLLFCNPOSTBYPUPDATED3)
		)
		(element L0TXDLLFCNPOSTBYPUPDATED4 1
			(pin L0TXDLLFCNPOSTBYPUPDATED4 input)
			(conn L0TXDLLFCNPOSTBYPUPDATED4 L0TXDLLFCNPOSTBYPUPDATED4 <== PCIE L0TXDLLFCNPOSTBYPUPDATED4)
		)
		(element L0TXDLLFCNPOSTBYPUPDATED5 1
			(pin L0TXDLLFCNPOSTBYPUPDATED5 input)
			(conn L0TXDLLFCNPOSTBYPUPDATED5 L0TXDLLFCNPOSTBYPUPDATED5 <== PCIE L0TXDLLFCNPOSTBYPUPDATED5)
		)
		(element L0TXDLLFCNPOSTBYPUPDATED6 1
			(pin L0TXDLLFCNPOSTBYPUPDATED6 input)
			(conn L0TXDLLFCNPOSTBYPUPDATED6 L0TXDLLFCNPOSTBYPUPDATED6 <== PCIE L0TXDLLFCNPOSTBYPUPDATED6)
		)
		(element L0TXDLLFCNPOSTBYPUPDATED7 1
			(pin L0TXDLLFCNPOSTBYPUPDATED7 input)
			(conn L0TXDLLFCNPOSTBYPUPDATED7 L0TXDLLFCNPOSTBYPUPDATED7 <== PCIE L0TXDLLFCNPOSTBYPUPDATED7)
		)
		(element L0TXDLLFCPOSTORDUPDATED0 1
			(pin L0TXDLLFCPOSTORDUPDATED0 input)
			(conn L0TXDLLFCPOSTORDUPDATED0 L0TXDLLFCPOSTORDUPDATED0 <== PCIE L0TXDLLFCPOSTORDUPDATED0)
		)
		(element L0TXDLLFCPOSTORDUPDATED1 1
			(pin L0TXDLLFCPOSTORDUPDATED1 input)
			(conn L0TXDLLFCPOSTORDUPDATED1 L0TXDLLFCPOSTORDUPDATED1 <== PCIE L0TXDLLFCPOSTORDUPDATED1)
		)
		(element L0TXDLLFCPOSTORDUPDATED2 1
			(pin L0TXDLLFCPOSTORDUPDATED2 input)
			(conn L0TXDLLFCPOSTORDUPDATED2 L0TXDLLFCPOSTORDUPDATED2 <== PCIE L0TXDLLFCPOSTORDUPDATED2)
		)
		(element L0TXDLLFCPOSTORDUPDATED3 1
			(pin L0TXDLLFCPOSTORDUPDATED3 input)
			(conn L0TXDLLFCPOSTORDUPDATED3 L0TXDLLFCPOSTORDUPDATED3 <== PCIE L0TXDLLFCPOSTORDUPDATED3)
		)
		(element L0TXDLLFCPOSTORDUPDATED4 1
			(pin L0TXDLLFCPOSTORDUPDATED4 input)
			(conn L0TXDLLFCPOSTORDUPDATED4 L0TXDLLFCPOSTORDUPDATED4 <== PCIE L0TXDLLFCPOSTORDUPDATED4)
		)
		(element L0TXDLLFCPOSTORDUPDATED5 1
			(pin L0TXDLLFCPOSTORDUPDATED5 input)
			(conn L0TXDLLFCPOSTORDUPDATED5 L0TXDLLFCPOSTORDUPDATED5 <== PCIE L0TXDLLFCPOSTORDUPDATED5)
		)
		(element L0TXDLLFCPOSTORDUPDATED6 1
			(pin L0TXDLLFCPOSTORDUPDATED6 input)
			(conn L0TXDLLFCPOSTORDUPDATED6 L0TXDLLFCPOSTORDUPDATED6 <== PCIE L0TXDLLFCPOSTORDUPDATED6)
		)
		(element L0TXDLLFCPOSTORDUPDATED7 1
			(pin L0TXDLLFCPOSTORDUPDATED7 input)
			(conn L0TXDLLFCPOSTORDUPDATED7 L0TXDLLFCPOSTORDUPDATED7 <== PCIE L0TXDLLFCPOSTORDUPDATED7)
		)
		(element L0TXDLLPMUPDATED 1
			(pin L0TXDLLPMUPDATED input)
			(conn L0TXDLLPMUPDATED L0TXDLLPMUPDATED <== PCIE L0TXDLLPMUPDATED)
		)
		(element L0TXDLLSBFCUPDATED 1
			(pin L0TXDLLSBFCUPDATED input)
			(conn L0TXDLLSBFCUPDATED L0TXDLLSBFCUPDATED <== PCIE L0TXDLLSBFCUPDATED)
		)
		(element L0TXTLFCCMPLMCCRED0 1
			(pin L0TXTLFCCMPLMCCRED0 output)
			(conn L0TXTLFCCMPLMCCRED0 L0TXTLFCCMPLMCCRED0 ==> PCIE L0TXTLFCCMPLMCCRED0)
		)
		(element L0TXTLFCCMPLMCCRED1 1
			(pin L0TXTLFCCMPLMCCRED1 output)
			(conn L0TXTLFCCMPLMCCRED1 L0TXTLFCCMPLMCCRED1 ==> PCIE L0TXTLFCCMPLMCCRED1)
		)
		(element L0TXTLFCCMPLMCCRED10 1
			(pin L0TXTLFCCMPLMCCRED10 output)
			(conn L0TXTLFCCMPLMCCRED10 L0TXTLFCCMPLMCCRED10 ==> PCIE L0TXTLFCCMPLMCCRED10)
		)
		(element L0TXTLFCCMPLMCCRED100 1
			(pin L0TXTLFCCMPLMCCRED100 output)
			(conn L0TXTLFCCMPLMCCRED100 L0TXTLFCCMPLMCCRED100 ==> PCIE L0TXTLFCCMPLMCCRED100)
		)
		(element L0TXTLFCCMPLMCCRED101 1
			(pin L0TXTLFCCMPLMCCRED101 output)
			(conn L0TXTLFCCMPLMCCRED101 L0TXTLFCCMPLMCCRED101 ==> PCIE L0TXTLFCCMPLMCCRED101)
		)
		(element L0TXTLFCCMPLMCCRED102 1
			(pin L0TXTLFCCMPLMCCRED102 output)
			(conn L0TXTLFCCMPLMCCRED102 L0TXTLFCCMPLMCCRED102 ==> PCIE L0TXTLFCCMPLMCCRED102)
		)
		(element L0TXTLFCCMPLMCCRED103 1
			(pin L0TXTLFCCMPLMCCRED103 output)
			(conn L0TXTLFCCMPLMCCRED103 L0TXTLFCCMPLMCCRED103 ==> PCIE L0TXTLFCCMPLMCCRED103)
		)
		(element L0TXTLFCCMPLMCCRED104 1
			(pin L0TXTLFCCMPLMCCRED104 output)
			(conn L0TXTLFCCMPLMCCRED104 L0TXTLFCCMPLMCCRED104 ==> PCIE L0TXTLFCCMPLMCCRED104)
		)
		(element L0TXTLFCCMPLMCCRED105 1
			(pin L0TXTLFCCMPLMCCRED105 output)
			(conn L0TXTLFCCMPLMCCRED105 L0TXTLFCCMPLMCCRED105 ==> PCIE L0TXTLFCCMPLMCCRED105)
		)
		(element L0TXTLFCCMPLMCCRED106 1
			(pin L0TXTLFCCMPLMCCRED106 output)
			(conn L0TXTLFCCMPLMCCRED106 L0TXTLFCCMPLMCCRED106 ==> PCIE L0TXTLFCCMPLMCCRED106)
		)
		(element L0TXTLFCCMPLMCCRED107 1
			(pin L0TXTLFCCMPLMCCRED107 output)
			(conn L0TXTLFCCMPLMCCRED107 L0TXTLFCCMPLMCCRED107 ==> PCIE L0TXTLFCCMPLMCCRED107)
		)
		(element L0TXTLFCCMPLMCCRED108 1
			(pin L0TXTLFCCMPLMCCRED108 output)
			(conn L0TXTLFCCMPLMCCRED108 L0TXTLFCCMPLMCCRED108 ==> PCIE L0TXTLFCCMPLMCCRED108)
		)
		(element L0TXTLFCCMPLMCCRED109 1
			(pin L0TXTLFCCMPLMCCRED109 output)
			(conn L0TXTLFCCMPLMCCRED109 L0TXTLFCCMPLMCCRED109 ==> PCIE L0TXTLFCCMPLMCCRED109)
		)
		(element L0TXTLFCCMPLMCCRED11 1
			(pin L0TXTLFCCMPLMCCRED11 output)
			(conn L0TXTLFCCMPLMCCRED11 L0TXTLFCCMPLMCCRED11 ==> PCIE L0TXTLFCCMPLMCCRED11)
		)
		(element L0TXTLFCCMPLMCCRED110 1
			(pin L0TXTLFCCMPLMCCRED110 output)
			(conn L0TXTLFCCMPLMCCRED110 L0TXTLFCCMPLMCCRED110 ==> PCIE L0TXTLFCCMPLMCCRED110)
		)
		(element L0TXTLFCCMPLMCCRED111 1
			(pin L0TXTLFCCMPLMCCRED111 output)
			(conn L0TXTLFCCMPLMCCRED111 L0TXTLFCCMPLMCCRED111 ==> PCIE L0TXTLFCCMPLMCCRED111)
		)
		(element L0TXTLFCCMPLMCCRED112 1
			(pin L0TXTLFCCMPLMCCRED112 output)
			(conn L0TXTLFCCMPLMCCRED112 L0TXTLFCCMPLMCCRED112 ==> PCIE L0TXTLFCCMPLMCCRED112)
		)
		(element L0TXTLFCCMPLMCCRED113 1
			(pin L0TXTLFCCMPLMCCRED113 output)
			(conn L0TXTLFCCMPLMCCRED113 L0TXTLFCCMPLMCCRED113 ==> PCIE L0TXTLFCCMPLMCCRED113)
		)
		(element L0TXTLFCCMPLMCCRED114 1
			(pin L0TXTLFCCMPLMCCRED114 output)
			(conn L0TXTLFCCMPLMCCRED114 L0TXTLFCCMPLMCCRED114 ==> PCIE L0TXTLFCCMPLMCCRED114)
		)
		(element L0TXTLFCCMPLMCCRED115 1
			(pin L0TXTLFCCMPLMCCRED115 output)
			(conn L0TXTLFCCMPLMCCRED115 L0TXTLFCCMPLMCCRED115 ==> PCIE L0TXTLFCCMPLMCCRED115)
		)
		(element L0TXTLFCCMPLMCCRED116 1
			(pin L0TXTLFCCMPLMCCRED116 output)
			(conn L0TXTLFCCMPLMCCRED116 L0TXTLFCCMPLMCCRED116 ==> PCIE L0TXTLFCCMPLMCCRED116)
		)
		(element L0TXTLFCCMPLMCCRED117 1
			(pin L0TXTLFCCMPLMCCRED117 output)
			(conn L0TXTLFCCMPLMCCRED117 L0TXTLFCCMPLMCCRED117 ==> PCIE L0TXTLFCCMPLMCCRED117)
		)
		(element L0TXTLFCCMPLMCCRED118 1
			(pin L0TXTLFCCMPLMCCRED118 output)
			(conn L0TXTLFCCMPLMCCRED118 L0TXTLFCCMPLMCCRED118 ==> PCIE L0TXTLFCCMPLMCCRED118)
		)
		(element L0TXTLFCCMPLMCCRED119 1
			(pin L0TXTLFCCMPLMCCRED119 output)
			(conn L0TXTLFCCMPLMCCRED119 L0TXTLFCCMPLMCCRED119 ==> PCIE L0TXTLFCCMPLMCCRED119)
		)
		(element L0TXTLFCCMPLMCCRED12 1
			(pin L0TXTLFCCMPLMCCRED12 output)
			(conn L0TXTLFCCMPLMCCRED12 L0TXTLFCCMPLMCCRED12 ==> PCIE L0TXTLFCCMPLMCCRED12)
		)
		(element L0TXTLFCCMPLMCCRED120 1
			(pin L0TXTLFCCMPLMCCRED120 output)
			(conn L0TXTLFCCMPLMCCRED120 L0TXTLFCCMPLMCCRED120 ==> PCIE L0TXTLFCCMPLMCCRED120)
		)
		(element L0TXTLFCCMPLMCCRED121 1
			(pin L0TXTLFCCMPLMCCRED121 output)
			(conn L0TXTLFCCMPLMCCRED121 L0TXTLFCCMPLMCCRED121 ==> PCIE L0TXTLFCCMPLMCCRED121)
		)
		(element L0TXTLFCCMPLMCCRED122 1
			(pin L0TXTLFCCMPLMCCRED122 output)
			(conn L0TXTLFCCMPLMCCRED122 L0TXTLFCCMPLMCCRED122 ==> PCIE L0TXTLFCCMPLMCCRED122)
		)
		(element L0TXTLFCCMPLMCCRED123 1
			(pin L0TXTLFCCMPLMCCRED123 output)
			(conn L0TXTLFCCMPLMCCRED123 L0TXTLFCCMPLMCCRED123 ==> PCIE L0TXTLFCCMPLMCCRED123)
		)
		(element L0TXTLFCCMPLMCCRED124 1
			(pin L0TXTLFCCMPLMCCRED124 output)
			(conn L0TXTLFCCMPLMCCRED124 L0TXTLFCCMPLMCCRED124 ==> PCIE L0TXTLFCCMPLMCCRED124)
		)
		(element L0TXTLFCCMPLMCCRED125 1
			(pin L0TXTLFCCMPLMCCRED125 output)
			(conn L0TXTLFCCMPLMCCRED125 L0TXTLFCCMPLMCCRED125 ==> PCIE L0TXTLFCCMPLMCCRED125)
		)
		(element L0TXTLFCCMPLMCCRED126 1
			(pin L0TXTLFCCMPLMCCRED126 output)
			(conn L0TXTLFCCMPLMCCRED126 L0TXTLFCCMPLMCCRED126 ==> PCIE L0TXTLFCCMPLMCCRED126)
		)
		(element L0TXTLFCCMPLMCCRED127 1
			(pin L0TXTLFCCMPLMCCRED127 output)
			(conn L0TXTLFCCMPLMCCRED127 L0TXTLFCCMPLMCCRED127 ==> PCIE L0TXTLFCCMPLMCCRED127)
		)
		(element L0TXTLFCCMPLMCCRED128 1
			(pin L0TXTLFCCMPLMCCRED128 output)
			(conn L0TXTLFCCMPLMCCRED128 L0TXTLFCCMPLMCCRED128 ==> PCIE L0TXTLFCCMPLMCCRED128)
		)
		(element L0TXTLFCCMPLMCCRED129 1
			(pin L0TXTLFCCMPLMCCRED129 output)
			(conn L0TXTLFCCMPLMCCRED129 L0TXTLFCCMPLMCCRED129 ==> PCIE L0TXTLFCCMPLMCCRED129)
		)
		(element L0TXTLFCCMPLMCCRED13 1
			(pin L0TXTLFCCMPLMCCRED13 output)
			(conn L0TXTLFCCMPLMCCRED13 L0TXTLFCCMPLMCCRED13 ==> PCIE L0TXTLFCCMPLMCCRED13)
		)
		(element L0TXTLFCCMPLMCCRED130 1
			(pin L0TXTLFCCMPLMCCRED130 output)
			(conn L0TXTLFCCMPLMCCRED130 L0TXTLFCCMPLMCCRED130 ==> PCIE L0TXTLFCCMPLMCCRED130)
		)
		(element L0TXTLFCCMPLMCCRED131 1
			(pin L0TXTLFCCMPLMCCRED131 output)
			(conn L0TXTLFCCMPLMCCRED131 L0TXTLFCCMPLMCCRED131 ==> PCIE L0TXTLFCCMPLMCCRED131)
		)
		(element L0TXTLFCCMPLMCCRED132 1
			(pin L0TXTLFCCMPLMCCRED132 output)
			(conn L0TXTLFCCMPLMCCRED132 L0TXTLFCCMPLMCCRED132 ==> PCIE L0TXTLFCCMPLMCCRED132)
		)
		(element L0TXTLFCCMPLMCCRED133 1
			(pin L0TXTLFCCMPLMCCRED133 output)
			(conn L0TXTLFCCMPLMCCRED133 L0TXTLFCCMPLMCCRED133 ==> PCIE L0TXTLFCCMPLMCCRED133)
		)
		(element L0TXTLFCCMPLMCCRED134 1
			(pin L0TXTLFCCMPLMCCRED134 output)
			(conn L0TXTLFCCMPLMCCRED134 L0TXTLFCCMPLMCCRED134 ==> PCIE L0TXTLFCCMPLMCCRED134)
		)
		(element L0TXTLFCCMPLMCCRED135 1
			(pin L0TXTLFCCMPLMCCRED135 output)
			(conn L0TXTLFCCMPLMCCRED135 L0TXTLFCCMPLMCCRED135 ==> PCIE L0TXTLFCCMPLMCCRED135)
		)
		(element L0TXTLFCCMPLMCCRED136 1
			(pin L0TXTLFCCMPLMCCRED136 output)
			(conn L0TXTLFCCMPLMCCRED136 L0TXTLFCCMPLMCCRED136 ==> PCIE L0TXTLFCCMPLMCCRED136)
		)
		(element L0TXTLFCCMPLMCCRED137 1
			(pin L0TXTLFCCMPLMCCRED137 output)
			(conn L0TXTLFCCMPLMCCRED137 L0TXTLFCCMPLMCCRED137 ==> PCIE L0TXTLFCCMPLMCCRED137)
		)
		(element L0TXTLFCCMPLMCCRED138 1
			(pin L0TXTLFCCMPLMCCRED138 output)
			(conn L0TXTLFCCMPLMCCRED138 L0TXTLFCCMPLMCCRED138 ==> PCIE L0TXTLFCCMPLMCCRED138)
		)
		(element L0TXTLFCCMPLMCCRED139 1
			(pin L0TXTLFCCMPLMCCRED139 output)
			(conn L0TXTLFCCMPLMCCRED139 L0TXTLFCCMPLMCCRED139 ==> PCIE L0TXTLFCCMPLMCCRED139)
		)
		(element L0TXTLFCCMPLMCCRED14 1
			(pin L0TXTLFCCMPLMCCRED14 output)
			(conn L0TXTLFCCMPLMCCRED14 L0TXTLFCCMPLMCCRED14 ==> PCIE L0TXTLFCCMPLMCCRED14)
		)
		(element L0TXTLFCCMPLMCCRED140 1
			(pin L0TXTLFCCMPLMCCRED140 output)
			(conn L0TXTLFCCMPLMCCRED140 L0TXTLFCCMPLMCCRED140 ==> PCIE L0TXTLFCCMPLMCCRED140)
		)
		(element L0TXTLFCCMPLMCCRED141 1
			(pin L0TXTLFCCMPLMCCRED141 output)
			(conn L0TXTLFCCMPLMCCRED141 L0TXTLFCCMPLMCCRED141 ==> PCIE L0TXTLFCCMPLMCCRED141)
		)
		(element L0TXTLFCCMPLMCCRED142 1
			(pin L0TXTLFCCMPLMCCRED142 output)
			(conn L0TXTLFCCMPLMCCRED142 L0TXTLFCCMPLMCCRED142 ==> PCIE L0TXTLFCCMPLMCCRED142)
		)
		(element L0TXTLFCCMPLMCCRED143 1
			(pin L0TXTLFCCMPLMCCRED143 output)
			(conn L0TXTLFCCMPLMCCRED143 L0TXTLFCCMPLMCCRED143 ==> PCIE L0TXTLFCCMPLMCCRED143)
		)
		(element L0TXTLFCCMPLMCCRED144 1
			(pin L0TXTLFCCMPLMCCRED144 output)
			(conn L0TXTLFCCMPLMCCRED144 L0TXTLFCCMPLMCCRED144 ==> PCIE L0TXTLFCCMPLMCCRED144)
		)
		(element L0TXTLFCCMPLMCCRED145 1
			(pin L0TXTLFCCMPLMCCRED145 output)
			(conn L0TXTLFCCMPLMCCRED145 L0TXTLFCCMPLMCCRED145 ==> PCIE L0TXTLFCCMPLMCCRED145)
		)
		(element L0TXTLFCCMPLMCCRED146 1
			(pin L0TXTLFCCMPLMCCRED146 output)
			(conn L0TXTLFCCMPLMCCRED146 L0TXTLFCCMPLMCCRED146 ==> PCIE L0TXTLFCCMPLMCCRED146)
		)
		(element L0TXTLFCCMPLMCCRED147 1
			(pin L0TXTLFCCMPLMCCRED147 output)
			(conn L0TXTLFCCMPLMCCRED147 L0TXTLFCCMPLMCCRED147 ==> PCIE L0TXTLFCCMPLMCCRED147)
		)
		(element L0TXTLFCCMPLMCCRED148 1
			(pin L0TXTLFCCMPLMCCRED148 output)
			(conn L0TXTLFCCMPLMCCRED148 L0TXTLFCCMPLMCCRED148 ==> PCIE L0TXTLFCCMPLMCCRED148)
		)
		(element L0TXTLFCCMPLMCCRED149 1
			(pin L0TXTLFCCMPLMCCRED149 output)
			(conn L0TXTLFCCMPLMCCRED149 L0TXTLFCCMPLMCCRED149 ==> PCIE L0TXTLFCCMPLMCCRED149)
		)
		(element L0TXTLFCCMPLMCCRED15 1
			(pin L0TXTLFCCMPLMCCRED15 output)
			(conn L0TXTLFCCMPLMCCRED15 L0TXTLFCCMPLMCCRED15 ==> PCIE L0TXTLFCCMPLMCCRED15)
		)
		(element L0TXTLFCCMPLMCCRED150 1
			(pin L0TXTLFCCMPLMCCRED150 output)
			(conn L0TXTLFCCMPLMCCRED150 L0TXTLFCCMPLMCCRED150 ==> PCIE L0TXTLFCCMPLMCCRED150)
		)
		(element L0TXTLFCCMPLMCCRED151 1
			(pin L0TXTLFCCMPLMCCRED151 output)
			(conn L0TXTLFCCMPLMCCRED151 L0TXTLFCCMPLMCCRED151 ==> PCIE L0TXTLFCCMPLMCCRED151)
		)
		(element L0TXTLFCCMPLMCCRED152 1
			(pin L0TXTLFCCMPLMCCRED152 output)
			(conn L0TXTLFCCMPLMCCRED152 L0TXTLFCCMPLMCCRED152 ==> PCIE L0TXTLFCCMPLMCCRED152)
		)
		(element L0TXTLFCCMPLMCCRED153 1
			(pin L0TXTLFCCMPLMCCRED153 output)
			(conn L0TXTLFCCMPLMCCRED153 L0TXTLFCCMPLMCCRED153 ==> PCIE L0TXTLFCCMPLMCCRED153)
		)
		(element L0TXTLFCCMPLMCCRED154 1
			(pin L0TXTLFCCMPLMCCRED154 output)
			(conn L0TXTLFCCMPLMCCRED154 L0TXTLFCCMPLMCCRED154 ==> PCIE L0TXTLFCCMPLMCCRED154)
		)
		(element L0TXTLFCCMPLMCCRED155 1
			(pin L0TXTLFCCMPLMCCRED155 output)
			(conn L0TXTLFCCMPLMCCRED155 L0TXTLFCCMPLMCCRED155 ==> PCIE L0TXTLFCCMPLMCCRED155)
		)
		(element L0TXTLFCCMPLMCCRED156 1
			(pin L0TXTLFCCMPLMCCRED156 output)
			(conn L0TXTLFCCMPLMCCRED156 L0TXTLFCCMPLMCCRED156 ==> PCIE L0TXTLFCCMPLMCCRED156)
		)
		(element L0TXTLFCCMPLMCCRED157 1
			(pin L0TXTLFCCMPLMCCRED157 output)
			(conn L0TXTLFCCMPLMCCRED157 L0TXTLFCCMPLMCCRED157 ==> PCIE L0TXTLFCCMPLMCCRED157)
		)
		(element L0TXTLFCCMPLMCCRED158 1
			(pin L0TXTLFCCMPLMCCRED158 output)
			(conn L0TXTLFCCMPLMCCRED158 L0TXTLFCCMPLMCCRED158 ==> PCIE L0TXTLFCCMPLMCCRED158)
		)
		(element L0TXTLFCCMPLMCCRED159 1
			(pin L0TXTLFCCMPLMCCRED159 output)
			(conn L0TXTLFCCMPLMCCRED159 L0TXTLFCCMPLMCCRED159 ==> PCIE L0TXTLFCCMPLMCCRED159)
		)
		(element L0TXTLFCCMPLMCCRED16 1
			(pin L0TXTLFCCMPLMCCRED16 output)
			(conn L0TXTLFCCMPLMCCRED16 L0TXTLFCCMPLMCCRED16 ==> PCIE L0TXTLFCCMPLMCCRED16)
		)
		(element L0TXTLFCCMPLMCCRED17 1
			(pin L0TXTLFCCMPLMCCRED17 output)
			(conn L0TXTLFCCMPLMCCRED17 L0TXTLFCCMPLMCCRED17 ==> PCIE L0TXTLFCCMPLMCCRED17)
		)
		(element L0TXTLFCCMPLMCCRED18 1
			(pin L0TXTLFCCMPLMCCRED18 output)
			(conn L0TXTLFCCMPLMCCRED18 L0TXTLFCCMPLMCCRED18 ==> PCIE L0TXTLFCCMPLMCCRED18)
		)
		(element L0TXTLFCCMPLMCCRED19 1
			(pin L0TXTLFCCMPLMCCRED19 output)
			(conn L0TXTLFCCMPLMCCRED19 L0TXTLFCCMPLMCCRED19 ==> PCIE L0TXTLFCCMPLMCCRED19)
		)
		(element L0TXTLFCCMPLMCCRED2 1
			(pin L0TXTLFCCMPLMCCRED2 output)
			(conn L0TXTLFCCMPLMCCRED2 L0TXTLFCCMPLMCCRED2 ==> PCIE L0TXTLFCCMPLMCCRED2)
		)
		(element L0TXTLFCCMPLMCCRED20 1
			(pin L0TXTLFCCMPLMCCRED20 output)
			(conn L0TXTLFCCMPLMCCRED20 L0TXTLFCCMPLMCCRED20 ==> PCIE L0TXTLFCCMPLMCCRED20)
		)
		(element L0TXTLFCCMPLMCCRED21 1
			(pin L0TXTLFCCMPLMCCRED21 output)
			(conn L0TXTLFCCMPLMCCRED21 L0TXTLFCCMPLMCCRED21 ==> PCIE L0TXTLFCCMPLMCCRED21)
		)
		(element L0TXTLFCCMPLMCCRED22 1
			(pin L0TXTLFCCMPLMCCRED22 output)
			(conn L0TXTLFCCMPLMCCRED22 L0TXTLFCCMPLMCCRED22 ==> PCIE L0TXTLFCCMPLMCCRED22)
		)
		(element L0TXTLFCCMPLMCCRED23 1
			(pin L0TXTLFCCMPLMCCRED23 output)
			(conn L0TXTLFCCMPLMCCRED23 L0TXTLFCCMPLMCCRED23 ==> PCIE L0TXTLFCCMPLMCCRED23)
		)
		(element L0TXTLFCCMPLMCCRED24 1
			(pin L0TXTLFCCMPLMCCRED24 output)
			(conn L0TXTLFCCMPLMCCRED24 L0TXTLFCCMPLMCCRED24 ==> PCIE L0TXTLFCCMPLMCCRED24)
		)
		(element L0TXTLFCCMPLMCCRED25 1
			(pin L0TXTLFCCMPLMCCRED25 output)
			(conn L0TXTLFCCMPLMCCRED25 L0TXTLFCCMPLMCCRED25 ==> PCIE L0TXTLFCCMPLMCCRED25)
		)
		(element L0TXTLFCCMPLMCCRED26 1
			(pin L0TXTLFCCMPLMCCRED26 output)
			(conn L0TXTLFCCMPLMCCRED26 L0TXTLFCCMPLMCCRED26 ==> PCIE L0TXTLFCCMPLMCCRED26)
		)
		(element L0TXTLFCCMPLMCCRED27 1
			(pin L0TXTLFCCMPLMCCRED27 output)
			(conn L0TXTLFCCMPLMCCRED27 L0TXTLFCCMPLMCCRED27 ==> PCIE L0TXTLFCCMPLMCCRED27)
		)
		(element L0TXTLFCCMPLMCCRED28 1
			(pin L0TXTLFCCMPLMCCRED28 output)
			(conn L0TXTLFCCMPLMCCRED28 L0TXTLFCCMPLMCCRED28 ==> PCIE L0TXTLFCCMPLMCCRED28)
		)
		(element L0TXTLFCCMPLMCCRED29 1
			(pin L0TXTLFCCMPLMCCRED29 output)
			(conn L0TXTLFCCMPLMCCRED29 L0TXTLFCCMPLMCCRED29 ==> PCIE L0TXTLFCCMPLMCCRED29)
		)
		(element L0TXTLFCCMPLMCCRED3 1
			(pin L0TXTLFCCMPLMCCRED3 output)
			(conn L0TXTLFCCMPLMCCRED3 L0TXTLFCCMPLMCCRED3 ==> PCIE L0TXTLFCCMPLMCCRED3)
		)
		(element L0TXTLFCCMPLMCCRED30 1
			(pin L0TXTLFCCMPLMCCRED30 output)
			(conn L0TXTLFCCMPLMCCRED30 L0TXTLFCCMPLMCCRED30 ==> PCIE L0TXTLFCCMPLMCCRED30)
		)
		(element L0TXTLFCCMPLMCCRED31 1
			(pin L0TXTLFCCMPLMCCRED31 output)
			(conn L0TXTLFCCMPLMCCRED31 L0TXTLFCCMPLMCCRED31 ==> PCIE L0TXTLFCCMPLMCCRED31)
		)
		(element L0TXTLFCCMPLMCCRED32 1
			(pin L0TXTLFCCMPLMCCRED32 output)
			(conn L0TXTLFCCMPLMCCRED32 L0TXTLFCCMPLMCCRED32 ==> PCIE L0TXTLFCCMPLMCCRED32)
		)
		(element L0TXTLFCCMPLMCCRED33 1
			(pin L0TXTLFCCMPLMCCRED33 output)
			(conn L0TXTLFCCMPLMCCRED33 L0TXTLFCCMPLMCCRED33 ==> PCIE L0TXTLFCCMPLMCCRED33)
		)
		(element L0TXTLFCCMPLMCCRED34 1
			(pin L0TXTLFCCMPLMCCRED34 output)
			(conn L0TXTLFCCMPLMCCRED34 L0TXTLFCCMPLMCCRED34 ==> PCIE L0TXTLFCCMPLMCCRED34)
		)
		(element L0TXTLFCCMPLMCCRED35 1
			(pin L0TXTLFCCMPLMCCRED35 output)
			(conn L0TXTLFCCMPLMCCRED35 L0TXTLFCCMPLMCCRED35 ==> PCIE L0TXTLFCCMPLMCCRED35)
		)
		(element L0TXTLFCCMPLMCCRED36 1
			(pin L0TXTLFCCMPLMCCRED36 output)
			(conn L0TXTLFCCMPLMCCRED36 L0TXTLFCCMPLMCCRED36 ==> PCIE L0TXTLFCCMPLMCCRED36)
		)
		(element L0TXTLFCCMPLMCCRED37 1
			(pin L0TXTLFCCMPLMCCRED37 output)
			(conn L0TXTLFCCMPLMCCRED37 L0TXTLFCCMPLMCCRED37 ==> PCIE L0TXTLFCCMPLMCCRED37)
		)
		(element L0TXTLFCCMPLMCCRED38 1
			(pin L0TXTLFCCMPLMCCRED38 output)
			(conn L0TXTLFCCMPLMCCRED38 L0TXTLFCCMPLMCCRED38 ==> PCIE L0TXTLFCCMPLMCCRED38)
		)
		(element L0TXTLFCCMPLMCCRED39 1
			(pin L0TXTLFCCMPLMCCRED39 output)
			(conn L0TXTLFCCMPLMCCRED39 L0TXTLFCCMPLMCCRED39 ==> PCIE L0TXTLFCCMPLMCCRED39)
		)
		(element L0TXTLFCCMPLMCCRED4 1
			(pin L0TXTLFCCMPLMCCRED4 output)
			(conn L0TXTLFCCMPLMCCRED4 L0TXTLFCCMPLMCCRED4 ==> PCIE L0TXTLFCCMPLMCCRED4)
		)
		(element L0TXTLFCCMPLMCCRED40 1
			(pin L0TXTLFCCMPLMCCRED40 output)
			(conn L0TXTLFCCMPLMCCRED40 L0TXTLFCCMPLMCCRED40 ==> PCIE L0TXTLFCCMPLMCCRED40)
		)
		(element L0TXTLFCCMPLMCCRED41 1
			(pin L0TXTLFCCMPLMCCRED41 output)
			(conn L0TXTLFCCMPLMCCRED41 L0TXTLFCCMPLMCCRED41 ==> PCIE L0TXTLFCCMPLMCCRED41)
		)
		(element L0TXTLFCCMPLMCCRED42 1
			(pin L0TXTLFCCMPLMCCRED42 output)
			(conn L0TXTLFCCMPLMCCRED42 L0TXTLFCCMPLMCCRED42 ==> PCIE L0TXTLFCCMPLMCCRED42)
		)
		(element L0TXTLFCCMPLMCCRED43 1
			(pin L0TXTLFCCMPLMCCRED43 output)
			(conn L0TXTLFCCMPLMCCRED43 L0TXTLFCCMPLMCCRED43 ==> PCIE L0TXTLFCCMPLMCCRED43)
		)
		(element L0TXTLFCCMPLMCCRED44 1
			(pin L0TXTLFCCMPLMCCRED44 output)
			(conn L0TXTLFCCMPLMCCRED44 L0TXTLFCCMPLMCCRED44 ==> PCIE L0TXTLFCCMPLMCCRED44)
		)
		(element L0TXTLFCCMPLMCCRED45 1
			(pin L0TXTLFCCMPLMCCRED45 output)
			(conn L0TXTLFCCMPLMCCRED45 L0TXTLFCCMPLMCCRED45 ==> PCIE L0TXTLFCCMPLMCCRED45)
		)
		(element L0TXTLFCCMPLMCCRED46 1
			(pin L0TXTLFCCMPLMCCRED46 output)
			(conn L0TXTLFCCMPLMCCRED46 L0TXTLFCCMPLMCCRED46 ==> PCIE L0TXTLFCCMPLMCCRED46)
		)
		(element L0TXTLFCCMPLMCCRED47 1
			(pin L0TXTLFCCMPLMCCRED47 output)
			(conn L0TXTLFCCMPLMCCRED47 L0TXTLFCCMPLMCCRED47 ==> PCIE L0TXTLFCCMPLMCCRED47)
		)
		(element L0TXTLFCCMPLMCCRED48 1
			(pin L0TXTLFCCMPLMCCRED48 output)
			(conn L0TXTLFCCMPLMCCRED48 L0TXTLFCCMPLMCCRED48 ==> PCIE L0TXTLFCCMPLMCCRED48)
		)
		(element L0TXTLFCCMPLMCCRED49 1
			(pin L0TXTLFCCMPLMCCRED49 output)
			(conn L0TXTLFCCMPLMCCRED49 L0TXTLFCCMPLMCCRED49 ==> PCIE L0TXTLFCCMPLMCCRED49)
		)
		(element L0TXTLFCCMPLMCCRED5 1
			(pin L0TXTLFCCMPLMCCRED5 output)
			(conn L0TXTLFCCMPLMCCRED5 L0TXTLFCCMPLMCCRED5 ==> PCIE L0TXTLFCCMPLMCCRED5)
		)
		(element L0TXTLFCCMPLMCCRED50 1
			(pin L0TXTLFCCMPLMCCRED50 output)
			(conn L0TXTLFCCMPLMCCRED50 L0TXTLFCCMPLMCCRED50 ==> PCIE L0TXTLFCCMPLMCCRED50)
		)
		(element L0TXTLFCCMPLMCCRED51 1
			(pin L0TXTLFCCMPLMCCRED51 output)
			(conn L0TXTLFCCMPLMCCRED51 L0TXTLFCCMPLMCCRED51 ==> PCIE L0TXTLFCCMPLMCCRED51)
		)
		(element L0TXTLFCCMPLMCCRED52 1
			(pin L0TXTLFCCMPLMCCRED52 output)
			(conn L0TXTLFCCMPLMCCRED52 L0TXTLFCCMPLMCCRED52 ==> PCIE L0TXTLFCCMPLMCCRED52)
		)
		(element L0TXTLFCCMPLMCCRED53 1
			(pin L0TXTLFCCMPLMCCRED53 output)
			(conn L0TXTLFCCMPLMCCRED53 L0TXTLFCCMPLMCCRED53 ==> PCIE L0TXTLFCCMPLMCCRED53)
		)
		(element L0TXTLFCCMPLMCCRED54 1
			(pin L0TXTLFCCMPLMCCRED54 output)
			(conn L0TXTLFCCMPLMCCRED54 L0TXTLFCCMPLMCCRED54 ==> PCIE L0TXTLFCCMPLMCCRED54)
		)
		(element L0TXTLFCCMPLMCCRED55 1
			(pin L0TXTLFCCMPLMCCRED55 output)
			(conn L0TXTLFCCMPLMCCRED55 L0TXTLFCCMPLMCCRED55 ==> PCIE L0TXTLFCCMPLMCCRED55)
		)
		(element L0TXTLFCCMPLMCCRED56 1
			(pin L0TXTLFCCMPLMCCRED56 output)
			(conn L0TXTLFCCMPLMCCRED56 L0TXTLFCCMPLMCCRED56 ==> PCIE L0TXTLFCCMPLMCCRED56)
		)
		(element L0TXTLFCCMPLMCCRED57 1
			(pin L0TXTLFCCMPLMCCRED57 output)
			(conn L0TXTLFCCMPLMCCRED57 L0TXTLFCCMPLMCCRED57 ==> PCIE L0TXTLFCCMPLMCCRED57)
		)
		(element L0TXTLFCCMPLMCCRED58 1
			(pin L0TXTLFCCMPLMCCRED58 output)
			(conn L0TXTLFCCMPLMCCRED58 L0TXTLFCCMPLMCCRED58 ==> PCIE L0TXTLFCCMPLMCCRED58)
		)
		(element L0TXTLFCCMPLMCCRED59 1
			(pin L0TXTLFCCMPLMCCRED59 output)
			(conn L0TXTLFCCMPLMCCRED59 L0TXTLFCCMPLMCCRED59 ==> PCIE L0TXTLFCCMPLMCCRED59)
		)
		(element L0TXTLFCCMPLMCCRED6 1
			(pin L0TXTLFCCMPLMCCRED6 output)
			(conn L0TXTLFCCMPLMCCRED6 L0TXTLFCCMPLMCCRED6 ==> PCIE L0TXTLFCCMPLMCCRED6)
		)
		(element L0TXTLFCCMPLMCCRED60 1
			(pin L0TXTLFCCMPLMCCRED60 output)
			(conn L0TXTLFCCMPLMCCRED60 L0TXTLFCCMPLMCCRED60 ==> PCIE L0TXTLFCCMPLMCCRED60)
		)
		(element L0TXTLFCCMPLMCCRED61 1
			(pin L0TXTLFCCMPLMCCRED61 output)
			(conn L0TXTLFCCMPLMCCRED61 L0TXTLFCCMPLMCCRED61 ==> PCIE L0TXTLFCCMPLMCCRED61)
		)
		(element L0TXTLFCCMPLMCCRED62 1
			(pin L0TXTLFCCMPLMCCRED62 output)
			(conn L0TXTLFCCMPLMCCRED62 L0TXTLFCCMPLMCCRED62 ==> PCIE L0TXTLFCCMPLMCCRED62)
		)
		(element L0TXTLFCCMPLMCCRED63 1
			(pin L0TXTLFCCMPLMCCRED63 output)
			(conn L0TXTLFCCMPLMCCRED63 L0TXTLFCCMPLMCCRED63 ==> PCIE L0TXTLFCCMPLMCCRED63)
		)
		(element L0TXTLFCCMPLMCCRED64 1
			(pin L0TXTLFCCMPLMCCRED64 output)
			(conn L0TXTLFCCMPLMCCRED64 L0TXTLFCCMPLMCCRED64 ==> PCIE L0TXTLFCCMPLMCCRED64)
		)
		(element L0TXTLFCCMPLMCCRED65 1
			(pin L0TXTLFCCMPLMCCRED65 output)
			(conn L0TXTLFCCMPLMCCRED65 L0TXTLFCCMPLMCCRED65 ==> PCIE L0TXTLFCCMPLMCCRED65)
		)
		(element L0TXTLFCCMPLMCCRED66 1
			(pin L0TXTLFCCMPLMCCRED66 output)
			(conn L0TXTLFCCMPLMCCRED66 L0TXTLFCCMPLMCCRED66 ==> PCIE L0TXTLFCCMPLMCCRED66)
		)
		(element L0TXTLFCCMPLMCCRED67 1
			(pin L0TXTLFCCMPLMCCRED67 output)
			(conn L0TXTLFCCMPLMCCRED67 L0TXTLFCCMPLMCCRED67 ==> PCIE L0TXTLFCCMPLMCCRED67)
		)
		(element L0TXTLFCCMPLMCCRED68 1
			(pin L0TXTLFCCMPLMCCRED68 output)
			(conn L0TXTLFCCMPLMCCRED68 L0TXTLFCCMPLMCCRED68 ==> PCIE L0TXTLFCCMPLMCCRED68)
		)
		(element L0TXTLFCCMPLMCCRED69 1
			(pin L0TXTLFCCMPLMCCRED69 output)
			(conn L0TXTLFCCMPLMCCRED69 L0TXTLFCCMPLMCCRED69 ==> PCIE L0TXTLFCCMPLMCCRED69)
		)
		(element L0TXTLFCCMPLMCCRED7 1
			(pin L0TXTLFCCMPLMCCRED7 output)
			(conn L0TXTLFCCMPLMCCRED7 L0TXTLFCCMPLMCCRED7 ==> PCIE L0TXTLFCCMPLMCCRED7)
		)
		(element L0TXTLFCCMPLMCCRED70 1
			(pin L0TXTLFCCMPLMCCRED70 output)
			(conn L0TXTLFCCMPLMCCRED70 L0TXTLFCCMPLMCCRED70 ==> PCIE L0TXTLFCCMPLMCCRED70)
		)
		(element L0TXTLFCCMPLMCCRED71 1
			(pin L0TXTLFCCMPLMCCRED71 output)
			(conn L0TXTLFCCMPLMCCRED71 L0TXTLFCCMPLMCCRED71 ==> PCIE L0TXTLFCCMPLMCCRED71)
		)
		(element L0TXTLFCCMPLMCCRED72 1
			(pin L0TXTLFCCMPLMCCRED72 output)
			(conn L0TXTLFCCMPLMCCRED72 L0TXTLFCCMPLMCCRED72 ==> PCIE L0TXTLFCCMPLMCCRED72)
		)
		(element L0TXTLFCCMPLMCCRED73 1
			(pin L0TXTLFCCMPLMCCRED73 output)
			(conn L0TXTLFCCMPLMCCRED73 L0TXTLFCCMPLMCCRED73 ==> PCIE L0TXTLFCCMPLMCCRED73)
		)
		(element L0TXTLFCCMPLMCCRED74 1
			(pin L0TXTLFCCMPLMCCRED74 output)
			(conn L0TXTLFCCMPLMCCRED74 L0TXTLFCCMPLMCCRED74 ==> PCIE L0TXTLFCCMPLMCCRED74)
		)
		(element L0TXTLFCCMPLMCCRED75 1
			(pin L0TXTLFCCMPLMCCRED75 output)
			(conn L0TXTLFCCMPLMCCRED75 L0TXTLFCCMPLMCCRED75 ==> PCIE L0TXTLFCCMPLMCCRED75)
		)
		(element L0TXTLFCCMPLMCCRED76 1
			(pin L0TXTLFCCMPLMCCRED76 output)
			(conn L0TXTLFCCMPLMCCRED76 L0TXTLFCCMPLMCCRED76 ==> PCIE L0TXTLFCCMPLMCCRED76)
		)
		(element L0TXTLFCCMPLMCCRED77 1
			(pin L0TXTLFCCMPLMCCRED77 output)
			(conn L0TXTLFCCMPLMCCRED77 L0TXTLFCCMPLMCCRED77 ==> PCIE L0TXTLFCCMPLMCCRED77)
		)
		(element L0TXTLFCCMPLMCCRED78 1
			(pin L0TXTLFCCMPLMCCRED78 output)
			(conn L0TXTLFCCMPLMCCRED78 L0TXTLFCCMPLMCCRED78 ==> PCIE L0TXTLFCCMPLMCCRED78)
		)
		(element L0TXTLFCCMPLMCCRED79 1
			(pin L0TXTLFCCMPLMCCRED79 output)
			(conn L0TXTLFCCMPLMCCRED79 L0TXTLFCCMPLMCCRED79 ==> PCIE L0TXTLFCCMPLMCCRED79)
		)
		(element L0TXTLFCCMPLMCCRED8 1
			(pin L0TXTLFCCMPLMCCRED8 output)
			(conn L0TXTLFCCMPLMCCRED8 L0TXTLFCCMPLMCCRED8 ==> PCIE L0TXTLFCCMPLMCCRED8)
		)
		(element L0TXTLFCCMPLMCCRED80 1
			(pin L0TXTLFCCMPLMCCRED80 output)
			(conn L0TXTLFCCMPLMCCRED80 L0TXTLFCCMPLMCCRED80 ==> PCIE L0TXTLFCCMPLMCCRED80)
		)
		(element L0TXTLFCCMPLMCCRED81 1
			(pin L0TXTLFCCMPLMCCRED81 output)
			(conn L0TXTLFCCMPLMCCRED81 L0TXTLFCCMPLMCCRED81 ==> PCIE L0TXTLFCCMPLMCCRED81)
		)
		(element L0TXTLFCCMPLMCCRED82 1
			(pin L0TXTLFCCMPLMCCRED82 output)
			(conn L0TXTLFCCMPLMCCRED82 L0TXTLFCCMPLMCCRED82 ==> PCIE L0TXTLFCCMPLMCCRED82)
		)
		(element L0TXTLFCCMPLMCCRED83 1
			(pin L0TXTLFCCMPLMCCRED83 output)
			(conn L0TXTLFCCMPLMCCRED83 L0TXTLFCCMPLMCCRED83 ==> PCIE L0TXTLFCCMPLMCCRED83)
		)
		(element L0TXTLFCCMPLMCCRED84 1
			(pin L0TXTLFCCMPLMCCRED84 output)
			(conn L0TXTLFCCMPLMCCRED84 L0TXTLFCCMPLMCCRED84 ==> PCIE L0TXTLFCCMPLMCCRED84)
		)
		(element L0TXTLFCCMPLMCCRED85 1
			(pin L0TXTLFCCMPLMCCRED85 output)
			(conn L0TXTLFCCMPLMCCRED85 L0TXTLFCCMPLMCCRED85 ==> PCIE L0TXTLFCCMPLMCCRED85)
		)
		(element L0TXTLFCCMPLMCCRED86 1
			(pin L0TXTLFCCMPLMCCRED86 output)
			(conn L0TXTLFCCMPLMCCRED86 L0TXTLFCCMPLMCCRED86 ==> PCIE L0TXTLFCCMPLMCCRED86)
		)
		(element L0TXTLFCCMPLMCCRED87 1
			(pin L0TXTLFCCMPLMCCRED87 output)
			(conn L0TXTLFCCMPLMCCRED87 L0TXTLFCCMPLMCCRED87 ==> PCIE L0TXTLFCCMPLMCCRED87)
		)
		(element L0TXTLFCCMPLMCCRED88 1
			(pin L0TXTLFCCMPLMCCRED88 output)
			(conn L0TXTLFCCMPLMCCRED88 L0TXTLFCCMPLMCCRED88 ==> PCIE L0TXTLFCCMPLMCCRED88)
		)
		(element L0TXTLFCCMPLMCCRED89 1
			(pin L0TXTLFCCMPLMCCRED89 output)
			(conn L0TXTLFCCMPLMCCRED89 L0TXTLFCCMPLMCCRED89 ==> PCIE L0TXTLFCCMPLMCCRED89)
		)
		(element L0TXTLFCCMPLMCCRED9 1
			(pin L0TXTLFCCMPLMCCRED9 output)
			(conn L0TXTLFCCMPLMCCRED9 L0TXTLFCCMPLMCCRED9 ==> PCIE L0TXTLFCCMPLMCCRED9)
		)
		(element L0TXTLFCCMPLMCCRED90 1
			(pin L0TXTLFCCMPLMCCRED90 output)
			(conn L0TXTLFCCMPLMCCRED90 L0TXTLFCCMPLMCCRED90 ==> PCIE L0TXTLFCCMPLMCCRED90)
		)
		(element L0TXTLFCCMPLMCCRED91 1
			(pin L0TXTLFCCMPLMCCRED91 output)
			(conn L0TXTLFCCMPLMCCRED91 L0TXTLFCCMPLMCCRED91 ==> PCIE L0TXTLFCCMPLMCCRED91)
		)
		(element L0TXTLFCCMPLMCCRED92 1
			(pin L0TXTLFCCMPLMCCRED92 output)
			(conn L0TXTLFCCMPLMCCRED92 L0TXTLFCCMPLMCCRED92 ==> PCIE L0TXTLFCCMPLMCCRED92)
		)
		(element L0TXTLFCCMPLMCCRED93 1
			(pin L0TXTLFCCMPLMCCRED93 output)
			(conn L0TXTLFCCMPLMCCRED93 L0TXTLFCCMPLMCCRED93 ==> PCIE L0TXTLFCCMPLMCCRED93)
		)
		(element L0TXTLFCCMPLMCCRED94 1
			(pin L0TXTLFCCMPLMCCRED94 output)
			(conn L0TXTLFCCMPLMCCRED94 L0TXTLFCCMPLMCCRED94 ==> PCIE L0TXTLFCCMPLMCCRED94)
		)
		(element L0TXTLFCCMPLMCCRED95 1
			(pin L0TXTLFCCMPLMCCRED95 output)
			(conn L0TXTLFCCMPLMCCRED95 L0TXTLFCCMPLMCCRED95 ==> PCIE L0TXTLFCCMPLMCCRED95)
		)
		(element L0TXTLFCCMPLMCCRED96 1
			(pin L0TXTLFCCMPLMCCRED96 output)
			(conn L0TXTLFCCMPLMCCRED96 L0TXTLFCCMPLMCCRED96 ==> PCIE L0TXTLFCCMPLMCCRED96)
		)
		(element L0TXTLFCCMPLMCCRED97 1
			(pin L0TXTLFCCMPLMCCRED97 output)
			(conn L0TXTLFCCMPLMCCRED97 L0TXTLFCCMPLMCCRED97 ==> PCIE L0TXTLFCCMPLMCCRED97)
		)
		(element L0TXTLFCCMPLMCCRED98 1
			(pin L0TXTLFCCMPLMCCRED98 output)
			(conn L0TXTLFCCMPLMCCRED98 L0TXTLFCCMPLMCCRED98 ==> PCIE L0TXTLFCCMPLMCCRED98)
		)
		(element L0TXTLFCCMPLMCCRED99 1
			(pin L0TXTLFCCMPLMCCRED99 output)
			(conn L0TXTLFCCMPLMCCRED99 L0TXTLFCCMPLMCCRED99 ==> PCIE L0TXTLFCCMPLMCCRED99)
		)
		(element L0TXTLFCCMPLMCUPDATE0 1
			(pin L0TXTLFCCMPLMCUPDATE0 output)
			(conn L0TXTLFCCMPLMCUPDATE0 L0TXTLFCCMPLMCUPDATE0 ==> PCIE L0TXTLFCCMPLMCUPDATE0)
		)
		(element L0TXTLFCCMPLMCUPDATE1 1
			(pin L0TXTLFCCMPLMCUPDATE1 output)
			(conn L0TXTLFCCMPLMCUPDATE1 L0TXTLFCCMPLMCUPDATE1 ==> PCIE L0TXTLFCCMPLMCUPDATE1)
		)
		(element L0TXTLFCCMPLMCUPDATE10 1
			(pin L0TXTLFCCMPLMCUPDATE10 output)
			(conn L0TXTLFCCMPLMCUPDATE10 L0TXTLFCCMPLMCUPDATE10 ==> PCIE L0TXTLFCCMPLMCUPDATE10)
		)
		(element L0TXTLFCCMPLMCUPDATE11 1
			(pin L0TXTLFCCMPLMCUPDATE11 output)
			(conn L0TXTLFCCMPLMCUPDATE11 L0TXTLFCCMPLMCUPDATE11 ==> PCIE L0TXTLFCCMPLMCUPDATE11)
		)
		(element L0TXTLFCCMPLMCUPDATE12 1
			(pin L0TXTLFCCMPLMCUPDATE12 output)
			(conn L0TXTLFCCMPLMCUPDATE12 L0TXTLFCCMPLMCUPDATE12 ==> PCIE L0TXTLFCCMPLMCUPDATE12)
		)
		(element L0TXTLFCCMPLMCUPDATE13 1
			(pin L0TXTLFCCMPLMCUPDATE13 output)
			(conn L0TXTLFCCMPLMCUPDATE13 L0TXTLFCCMPLMCUPDATE13 ==> PCIE L0TXTLFCCMPLMCUPDATE13)
		)
		(element L0TXTLFCCMPLMCUPDATE14 1
			(pin L0TXTLFCCMPLMCUPDATE14 output)
			(conn L0TXTLFCCMPLMCUPDATE14 L0TXTLFCCMPLMCUPDATE14 ==> PCIE L0TXTLFCCMPLMCUPDATE14)
		)
		(element L0TXTLFCCMPLMCUPDATE15 1
			(pin L0TXTLFCCMPLMCUPDATE15 output)
			(conn L0TXTLFCCMPLMCUPDATE15 L0TXTLFCCMPLMCUPDATE15 ==> PCIE L0TXTLFCCMPLMCUPDATE15)
		)
		(element L0TXTLFCCMPLMCUPDATE2 1
			(pin L0TXTLFCCMPLMCUPDATE2 output)
			(conn L0TXTLFCCMPLMCUPDATE2 L0TXTLFCCMPLMCUPDATE2 ==> PCIE L0TXTLFCCMPLMCUPDATE2)
		)
		(element L0TXTLFCCMPLMCUPDATE3 1
			(pin L0TXTLFCCMPLMCUPDATE3 output)
			(conn L0TXTLFCCMPLMCUPDATE3 L0TXTLFCCMPLMCUPDATE3 ==> PCIE L0TXTLFCCMPLMCUPDATE3)
		)
		(element L0TXTLFCCMPLMCUPDATE4 1
			(pin L0TXTLFCCMPLMCUPDATE4 output)
			(conn L0TXTLFCCMPLMCUPDATE4 L0TXTLFCCMPLMCUPDATE4 ==> PCIE L0TXTLFCCMPLMCUPDATE4)
		)
		(element L0TXTLFCCMPLMCUPDATE5 1
			(pin L0TXTLFCCMPLMCUPDATE5 output)
			(conn L0TXTLFCCMPLMCUPDATE5 L0TXTLFCCMPLMCUPDATE5 ==> PCIE L0TXTLFCCMPLMCUPDATE5)
		)
		(element L0TXTLFCCMPLMCUPDATE6 1
			(pin L0TXTLFCCMPLMCUPDATE6 output)
			(conn L0TXTLFCCMPLMCUPDATE6 L0TXTLFCCMPLMCUPDATE6 ==> PCIE L0TXTLFCCMPLMCUPDATE6)
		)
		(element L0TXTLFCCMPLMCUPDATE7 1
			(pin L0TXTLFCCMPLMCUPDATE7 output)
			(conn L0TXTLFCCMPLMCUPDATE7 L0TXTLFCCMPLMCUPDATE7 ==> PCIE L0TXTLFCCMPLMCUPDATE7)
		)
		(element L0TXTLFCCMPLMCUPDATE8 1
			(pin L0TXTLFCCMPLMCUPDATE8 output)
			(conn L0TXTLFCCMPLMCUPDATE8 L0TXTLFCCMPLMCUPDATE8 ==> PCIE L0TXTLFCCMPLMCUPDATE8)
		)
		(element L0TXTLFCCMPLMCUPDATE9 1
			(pin L0TXTLFCCMPLMCUPDATE9 output)
			(conn L0TXTLFCCMPLMCUPDATE9 L0TXTLFCCMPLMCUPDATE9 ==> PCIE L0TXTLFCCMPLMCUPDATE9)
		)
		(element L0TXTLFCNPOSTBYPCRED0 1
			(pin L0TXTLFCNPOSTBYPCRED0 output)
			(conn L0TXTLFCNPOSTBYPCRED0 L0TXTLFCNPOSTBYPCRED0 ==> PCIE L0TXTLFCNPOSTBYPCRED0)
		)
		(element L0TXTLFCNPOSTBYPCRED1 1
			(pin L0TXTLFCNPOSTBYPCRED1 output)
			(conn L0TXTLFCNPOSTBYPCRED1 L0TXTLFCNPOSTBYPCRED1 ==> PCIE L0TXTLFCNPOSTBYPCRED1)
		)
		(element L0TXTLFCNPOSTBYPCRED10 1
			(pin L0TXTLFCNPOSTBYPCRED10 output)
			(conn L0TXTLFCNPOSTBYPCRED10 L0TXTLFCNPOSTBYPCRED10 ==> PCIE L0TXTLFCNPOSTBYPCRED10)
		)
		(element L0TXTLFCNPOSTBYPCRED100 1
			(pin L0TXTLFCNPOSTBYPCRED100 output)
			(conn L0TXTLFCNPOSTBYPCRED100 L0TXTLFCNPOSTBYPCRED100 ==> PCIE L0TXTLFCNPOSTBYPCRED100)
		)
		(element L0TXTLFCNPOSTBYPCRED101 1
			(pin L0TXTLFCNPOSTBYPCRED101 output)
			(conn L0TXTLFCNPOSTBYPCRED101 L0TXTLFCNPOSTBYPCRED101 ==> PCIE L0TXTLFCNPOSTBYPCRED101)
		)
		(element L0TXTLFCNPOSTBYPCRED102 1
			(pin L0TXTLFCNPOSTBYPCRED102 output)
			(conn L0TXTLFCNPOSTBYPCRED102 L0TXTLFCNPOSTBYPCRED102 ==> PCIE L0TXTLFCNPOSTBYPCRED102)
		)
		(element L0TXTLFCNPOSTBYPCRED103 1
			(pin L0TXTLFCNPOSTBYPCRED103 output)
			(conn L0TXTLFCNPOSTBYPCRED103 L0TXTLFCNPOSTBYPCRED103 ==> PCIE L0TXTLFCNPOSTBYPCRED103)
		)
		(element L0TXTLFCNPOSTBYPCRED104 1
			(pin L0TXTLFCNPOSTBYPCRED104 output)
			(conn L0TXTLFCNPOSTBYPCRED104 L0TXTLFCNPOSTBYPCRED104 ==> PCIE L0TXTLFCNPOSTBYPCRED104)
		)
		(element L0TXTLFCNPOSTBYPCRED105 1
			(pin L0TXTLFCNPOSTBYPCRED105 output)
			(conn L0TXTLFCNPOSTBYPCRED105 L0TXTLFCNPOSTBYPCRED105 ==> PCIE L0TXTLFCNPOSTBYPCRED105)
		)
		(element L0TXTLFCNPOSTBYPCRED106 1
			(pin L0TXTLFCNPOSTBYPCRED106 output)
			(conn L0TXTLFCNPOSTBYPCRED106 L0TXTLFCNPOSTBYPCRED106 ==> PCIE L0TXTLFCNPOSTBYPCRED106)
		)
		(element L0TXTLFCNPOSTBYPCRED107 1
			(pin L0TXTLFCNPOSTBYPCRED107 output)
			(conn L0TXTLFCNPOSTBYPCRED107 L0TXTLFCNPOSTBYPCRED107 ==> PCIE L0TXTLFCNPOSTBYPCRED107)
		)
		(element L0TXTLFCNPOSTBYPCRED108 1
			(pin L0TXTLFCNPOSTBYPCRED108 output)
			(conn L0TXTLFCNPOSTBYPCRED108 L0TXTLFCNPOSTBYPCRED108 ==> PCIE L0TXTLFCNPOSTBYPCRED108)
		)
		(element L0TXTLFCNPOSTBYPCRED109 1
			(pin L0TXTLFCNPOSTBYPCRED109 output)
			(conn L0TXTLFCNPOSTBYPCRED109 L0TXTLFCNPOSTBYPCRED109 ==> PCIE L0TXTLFCNPOSTBYPCRED109)
		)
		(element L0TXTLFCNPOSTBYPCRED11 1
			(pin L0TXTLFCNPOSTBYPCRED11 output)
			(conn L0TXTLFCNPOSTBYPCRED11 L0TXTLFCNPOSTBYPCRED11 ==> PCIE L0TXTLFCNPOSTBYPCRED11)
		)
		(element L0TXTLFCNPOSTBYPCRED110 1
			(pin L0TXTLFCNPOSTBYPCRED110 output)
			(conn L0TXTLFCNPOSTBYPCRED110 L0TXTLFCNPOSTBYPCRED110 ==> PCIE L0TXTLFCNPOSTBYPCRED110)
		)
		(element L0TXTLFCNPOSTBYPCRED111 1
			(pin L0TXTLFCNPOSTBYPCRED111 output)
			(conn L0TXTLFCNPOSTBYPCRED111 L0TXTLFCNPOSTBYPCRED111 ==> PCIE L0TXTLFCNPOSTBYPCRED111)
		)
		(element L0TXTLFCNPOSTBYPCRED112 1
			(pin L0TXTLFCNPOSTBYPCRED112 output)
			(conn L0TXTLFCNPOSTBYPCRED112 L0TXTLFCNPOSTBYPCRED112 ==> PCIE L0TXTLFCNPOSTBYPCRED112)
		)
		(element L0TXTLFCNPOSTBYPCRED113 1
			(pin L0TXTLFCNPOSTBYPCRED113 output)
			(conn L0TXTLFCNPOSTBYPCRED113 L0TXTLFCNPOSTBYPCRED113 ==> PCIE L0TXTLFCNPOSTBYPCRED113)
		)
		(element L0TXTLFCNPOSTBYPCRED114 1
			(pin L0TXTLFCNPOSTBYPCRED114 output)
			(conn L0TXTLFCNPOSTBYPCRED114 L0TXTLFCNPOSTBYPCRED114 ==> PCIE L0TXTLFCNPOSTBYPCRED114)
		)
		(element L0TXTLFCNPOSTBYPCRED115 1
			(pin L0TXTLFCNPOSTBYPCRED115 output)
			(conn L0TXTLFCNPOSTBYPCRED115 L0TXTLFCNPOSTBYPCRED115 ==> PCIE L0TXTLFCNPOSTBYPCRED115)
		)
		(element L0TXTLFCNPOSTBYPCRED116 1
			(pin L0TXTLFCNPOSTBYPCRED116 output)
			(conn L0TXTLFCNPOSTBYPCRED116 L0TXTLFCNPOSTBYPCRED116 ==> PCIE L0TXTLFCNPOSTBYPCRED116)
		)
		(element L0TXTLFCNPOSTBYPCRED117 1
			(pin L0TXTLFCNPOSTBYPCRED117 output)
			(conn L0TXTLFCNPOSTBYPCRED117 L0TXTLFCNPOSTBYPCRED117 ==> PCIE L0TXTLFCNPOSTBYPCRED117)
		)
		(element L0TXTLFCNPOSTBYPCRED118 1
			(pin L0TXTLFCNPOSTBYPCRED118 output)
			(conn L0TXTLFCNPOSTBYPCRED118 L0TXTLFCNPOSTBYPCRED118 ==> PCIE L0TXTLFCNPOSTBYPCRED118)
		)
		(element L0TXTLFCNPOSTBYPCRED119 1
			(pin L0TXTLFCNPOSTBYPCRED119 output)
			(conn L0TXTLFCNPOSTBYPCRED119 L0TXTLFCNPOSTBYPCRED119 ==> PCIE L0TXTLFCNPOSTBYPCRED119)
		)
		(element L0TXTLFCNPOSTBYPCRED12 1
			(pin L0TXTLFCNPOSTBYPCRED12 output)
			(conn L0TXTLFCNPOSTBYPCRED12 L0TXTLFCNPOSTBYPCRED12 ==> PCIE L0TXTLFCNPOSTBYPCRED12)
		)
		(element L0TXTLFCNPOSTBYPCRED120 1
			(pin L0TXTLFCNPOSTBYPCRED120 output)
			(conn L0TXTLFCNPOSTBYPCRED120 L0TXTLFCNPOSTBYPCRED120 ==> PCIE L0TXTLFCNPOSTBYPCRED120)
		)
		(element L0TXTLFCNPOSTBYPCRED121 1
			(pin L0TXTLFCNPOSTBYPCRED121 output)
			(conn L0TXTLFCNPOSTBYPCRED121 L0TXTLFCNPOSTBYPCRED121 ==> PCIE L0TXTLFCNPOSTBYPCRED121)
		)
		(element L0TXTLFCNPOSTBYPCRED122 1
			(pin L0TXTLFCNPOSTBYPCRED122 output)
			(conn L0TXTLFCNPOSTBYPCRED122 L0TXTLFCNPOSTBYPCRED122 ==> PCIE L0TXTLFCNPOSTBYPCRED122)
		)
		(element L0TXTLFCNPOSTBYPCRED123 1
			(pin L0TXTLFCNPOSTBYPCRED123 output)
			(conn L0TXTLFCNPOSTBYPCRED123 L0TXTLFCNPOSTBYPCRED123 ==> PCIE L0TXTLFCNPOSTBYPCRED123)
		)
		(element L0TXTLFCNPOSTBYPCRED124 1
			(pin L0TXTLFCNPOSTBYPCRED124 output)
			(conn L0TXTLFCNPOSTBYPCRED124 L0TXTLFCNPOSTBYPCRED124 ==> PCIE L0TXTLFCNPOSTBYPCRED124)
		)
		(element L0TXTLFCNPOSTBYPCRED125 1
			(pin L0TXTLFCNPOSTBYPCRED125 output)
			(conn L0TXTLFCNPOSTBYPCRED125 L0TXTLFCNPOSTBYPCRED125 ==> PCIE L0TXTLFCNPOSTBYPCRED125)
		)
		(element L0TXTLFCNPOSTBYPCRED126 1
			(pin L0TXTLFCNPOSTBYPCRED126 output)
			(conn L0TXTLFCNPOSTBYPCRED126 L0TXTLFCNPOSTBYPCRED126 ==> PCIE L0TXTLFCNPOSTBYPCRED126)
		)
		(element L0TXTLFCNPOSTBYPCRED127 1
			(pin L0TXTLFCNPOSTBYPCRED127 output)
			(conn L0TXTLFCNPOSTBYPCRED127 L0TXTLFCNPOSTBYPCRED127 ==> PCIE L0TXTLFCNPOSTBYPCRED127)
		)
		(element L0TXTLFCNPOSTBYPCRED128 1
			(pin L0TXTLFCNPOSTBYPCRED128 output)
			(conn L0TXTLFCNPOSTBYPCRED128 L0TXTLFCNPOSTBYPCRED128 ==> PCIE L0TXTLFCNPOSTBYPCRED128)
		)
		(element L0TXTLFCNPOSTBYPCRED129 1
			(pin L0TXTLFCNPOSTBYPCRED129 output)
			(conn L0TXTLFCNPOSTBYPCRED129 L0TXTLFCNPOSTBYPCRED129 ==> PCIE L0TXTLFCNPOSTBYPCRED129)
		)
		(element L0TXTLFCNPOSTBYPCRED13 1
			(pin L0TXTLFCNPOSTBYPCRED13 output)
			(conn L0TXTLFCNPOSTBYPCRED13 L0TXTLFCNPOSTBYPCRED13 ==> PCIE L0TXTLFCNPOSTBYPCRED13)
		)
		(element L0TXTLFCNPOSTBYPCRED130 1
			(pin L0TXTLFCNPOSTBYPCRED130 output)
			(conn L0TXTLFCNPOSTBYPCRED130 L0TXTLFCNPOSTBYPCRED130 ==> PCIE L0TXTLFCNPOSTBYPCRED130)
		)
		(element L0TXTLFCNPOSTBYPCRED131 1
			(pin L0TXTLFCNPOSTBYPCRED131 output)
			(conn L0TXTLFCNPOSTBYPCRED131 L0TXTLFCNPOSTBYPCRED131 ==> PCIE L0TXTLFCNPOSTBYPCRED131)
		)
		(element L0TXTLFCNPOSTBYPCRED132 1
			(pin L0TXTLFCNPOSTBYPCRED132 output)
			(conn L0TXTLFCNPOSTBYPCRED132 L0TXTLFCNPOSTBYPCRED132 ==> PCIE L0TXTLFCNPOSTBYPCRED132)
		)
		(element L0TXTLFCNPOSTBYPCRED133 1
			(pin L0TXTLFCNPOSTBYPCRED133 output)
			(conn L0TXTLFCNPOSTBYPCRED133 L0TXTLFCNPOSTBYPCRED133 ==> PCIE L0TXTLFCNPOSTBYPCRED133)
		)
		(element L0TXTLFCNPOSTBYPCRED134 1
			(pin L0TXTLFCNPOSTBYPCRED134 output)
			(conn L0TXTLFCNPOSTBYPCRED134 L0TXTLFCNPOSTBYPCRED134 ==> PCIE L0TXTLFCNPOSTBYPCRED134)
		)
		(element L0TXTLFCNPOSTBYPCRED135 1
			(pin L0TXTLFCNPOSTBYPCRED135 output)
			(conn L0TXTLFCNPOSTBYPCRED135 L0TXTLFCNPOSTBYPCRED135 ==> PCIE L0TXTLFCNPOSTBYPCRED135)
		)
		(element L0TXTLFCNPOSTBYPCRED136 1
			(pin L0TXTLFCNPOSTBYPCRED136 output)
			(conn L0TXTLFCNPOSTBYPCRED136 L0TXTLFCNPOSTBYPCRED136 ==> PCIE L0TXTLFCNPOSTBYPCRED136)
		)
		(element L0TXTLFCNPOSTBYPCRED137 1
			(pin L0TXTLFCNPOSTBYPCRED137 output)
			(conn L0TXTLFCNPOSTBYPCRED137 L0TXTLFCNPOSTBYPCRED137 ==> PCIE L0TXTLFCNPOSTBYPCRED137)
		)
		(element L0TXTLFCNPOSTBYPCRED138 1
			(pin L0TXTLFCNPOSTBYPCRED138 output)
			(conn L0TXTLFCNPOSTBYPCRED138 L0TXTLFCNPOSTBYPCRED138 ==> PCIE L0TXTLFCNPOSTBYPCRED138)
		)
		(element L0TXTLFCNPOSTBYPCRED139 1
			(pin L0TXTLFCNPOSTBYPCRED139 output)
			(conn L0TXTLFCNPOSTBYPCRED139 L0TXTLFCNPOSTBYPCRED139 ==> PCIE L0TXTLFCNPOSTBYPCRED139)
		)
		(element L0TXTLFCNPOSTBYPCRED14 1
			(pin L0TXTLFCNPOSTBYPCRED14 output)
			(conn L0TXTLFCNPOSTBYPCRED14 L0TXTLFCNPOSTBYPCRED14 ==> PCIE L0TXTLFCNPOSTBYPCRED14)
		)
		(element L0TXTLFCNPOSTBYPCRED140 1
			(pin L0TXTLFCNPOSTBYPCRED140 output)
			(conn L0TXTLFCNPOSTBYPCRED140 L0TXTLFCNPOSTBYPCRED140 ==> PCIE L0TXTLFCNPOSTBYPCRED140)
		)
		(element L0TXTLFCNPOSTBYPCRED141 1
			(pin L0TXTLFCNPOSTBYPCRED141 output)
			(conn L0TXTLFCNPOSTBYPCRED141 L0TXTLFCNPOSTBYPCRED141 ==> PCIE L0TXTLFCNPOSTBYPCRED141)
		)
		(element L0TXTLFCNPOSTBYPCRED142 1
			(pin L0TXTLFCNPOSTBYPCRED142 output)
			(conn L0TXTLFCNPOSTBYPCRED142 L0TXTLFCNPOSTBYPCRED142 ==> PCIE L0TXTLFCNPOSTBYPCRED142)
		)
		(element L0TXTLFCNPOSTBYPCRED143 1
			(pin L0TXTLFCNPOSTBYPCRED143 output)
			(conn L0TXTLFCNPOSTBYPCRED143 L0TXTLFCNPOSTBYPCRED143 ==> PCIE L0TXTLFCNPOSTBYPCRED143)
		)
		(element L0TXTLFCNPOSTBYPCRED144 1
			(pin L0TXTLFCNPOSTBYPCRED144 output)
			(conn L0TXTLFCNPOSTBYPCRED144 L0TXTLFCNPOSTBYPCRED144 ==> PCIE L0TXTLFCNPOSTBYPCRED144)
		)
		(element L0TXTLFCNPOSTBYPCRED145 1
			(pin L0TXTLFCNPOSTBYPCRED145 output)
			(conn L0TXTLFCNPOSTBYPCRED145 L0TXTLFCNPOSTBYPCRED145 ==> PCIE L0TXTLFCNPOSTBYPCRED145)
		)
		(element L0TXTLFCNPOSTBYPCRED146 1
			(pin L0TXTLFCNPOSTBYPCRED146 output)
			(conn L0TXTLFCNPOSTBYPCRED146 L0TXTLFCNPOSTBYPCRED146 ==> PCIE L0TXTLFCNPOSTBYPCRED146)
		)
		(element L0TXTLFCNPOSTBYPCRED147 1
			(pin L0TXTLFCNPOSTBYPCRED147 output)
			(conn L0TXTLFCNPOSTBYPCRED147 L0TXTLFCNPOSTBYPCRED147 ==> PCIE L0TXTLFCNPOSTBYPCRED147)
		)
		(element L0TXTLFCNPOSTBYPCRED148 1
			(pin L0TXTLFCNPOSTBYPCRED148 output)
			(conn L0TXTLFCNPOSTBYPCRED148 L0TXTLFCNPOSTBYPCRED148 ==> PCIE L0TXTLFCNPOSTBYPCRED148)
		)
		(element L0TXTLFCNPOSTBYPCRED149 1
			(pin L0TXTLFCNPOSTBYPCRED149 output)
			(conn L0TXTLFCNPOSTBYPCRED149 L0TXTLFCNPOSTBYPCRED149 ==> PCIE L0TXTLFCNPOSTBYPCRED149)
		)
		(element L0TXTLFCNPOSTBYPCRED15 1
			(pin L0TXTLFCNPOSTBYPCRED15 output)
			(conn L0TXTLFCNPOSTBYPCRED15 L0TXTLFCNPOSTBYPCRED15 ==> PCIE L0TXTLFCNPOSTBYPCRED15)
		)
		(element L0TXTLFCNPOSTBYPCRED150 1
			(pin L0TXTLFCNPOSTBYPCRED150 output)
			(conn L0TXTLFCNPOSTBYPCRED150 L0TXTLFCNPOSTBYPCRED150 ==> PCIE L0TXTLFCNPOSTBYPCRED150)
		)
		(element L0TXTLFCNPOSTBYPCRED151 1
			(pin L0TXTLFCNPOSTBYPCRED151 output)
			(conn L0TXTLFCNPOSTBYPCRED151 L0TXTLFCNPOSTBYPCRED151 ==> PCIE L0TXTLFCNPOSTBYPCRED151)
		)
		(element L0TXTLFCNPOSTBYPCRED152 1
			(pin L0TXTLFCNPOSTBYPCRED152 output)
			(conn L0TXTLFCNPOSTBYPCRED152 L0TXTLFCNPOSTBYPCRED152 ==> PCIE L0TXTLFCNPOSTBYPCRED152)
		)
		(element L0TXTLFCNPOSTBYPCRED153 1
			(pin L0TXTLFCNPOSTBYPCRED153 output)
			(conn L0TXTLFCNPOSTBYPCRED153 L0TXTLFCNPOSTBYPCRED153 ==> PCIE L0TXTLFCNPOSTBYPCRED153)
		)
		(element L0TXTLFCNPOSTBYPCRED154 1
			(pin L0TXTLFCNPOSTBYPCRED154 output)
			(conn L0TXTLFCNPOSTBYPCRED154 L0TXTLFCNPOSTBYPCRED154 ==> PCIE L0TXTLFCNPOSTBYPCRED154)
		)
		(element L0TXTLFCNPOSTBYPCRED155 1
			(pin L0TXTLFCNPOSTBYPCRED155 output)
			(conn L0TXTLFCNPOSTBYPCRED155 L0TXTLFCNPOSTBYPCRED155 ==> PCIE L0TXTLFCNPOSTBYPCRED155)
		)
		(element L0TXTLFCNPOSTBYPCRED156 1
			(pin L0TXTLFCNPOSTBYPCRED156 output)
			(conn L0TXTLFCNPOSTBYPCRED156 L0TXTLFCNPOSTBYPCRED156 ==> PCIE L0TXTLFCNPOSTBYPCRED156)
		)
		(element L0TXTLFCNPOSTBYPCRED157 1
			(pin L0TXTLFCNPOSTBYPCRED157 output)
			(conn L0TXTLFCNPOSTBYPCRED157 L0TXTLFCNPOSTBYPCRED157 ==> PCIE L0TXTLFCNPOSTBYPCRED157)
		)
		(element L0TXTLFCNPOSTBYPCRED158 1
			(pin L0TXTLFCNPOSTBYPCRED158 output)
			(conn L0TXTLFCNPOSTBYPCRED158 L0TXTLFCNPOSTBYPCRED158 ==> PCIE L0TXTLFCNPOSTBYPCRED158)
		)
		(element L0TXTLFCNPOSTBYPCRED159 1
			(pin L0TXTLFCNPOSTBYPCRED159 output)
			(conn L0TXTLFCNPOSTBYPCRED159 L0TXTLFCNPOSTBYPCRED159 ==> PCIE L0TXTLFCNPOSTBYPCRED159)
		)
		(element L0TXTLFCNPOSTBYPCRED16 1
			(pin L0TXTLFCNPOSTBYPCRED16 output)
			(conn L0TXTLFCNPOSTBYPCRED16 L0TXTLFCNPOSTBYPCRED16 ==> PCIE L0TXTLFCNPOSTBYPCRED16)
		)
		(element L0TXTLFCNPOSTBYPCRED160 1
			(pin L0TXTLFCNPOSTBYPCRED160 output)
			(conn L0TXTLFCNPOSTBYPCRED160 L0TXTLFCNPOSTBYPCRED160 ==> PCIE L0TXTLFCNPOSTBYPCRED160)
		)
		(element L0TXTLFCNPOSTBYPCRED161 1
			(pin L0TXTLFCNPOSTBYPCRED161 output)
			(conn L0TXTLFCNPOSTBYPCRED161 L0TXTLFCNPOSTBYPCRED161 ==> PCIE L0TXTLFCNPOSTBYPCRED161)
		)
		(element L0TXTLFCNPOSTBYPCRED162 1
			(pin L0TXTLFCNPOSTBYPCRED162 output)
			(conn L0TXTLFCNPOSTBYPCRED162 L0TXTLFCNPOSTBYPCRED162 ==> PCIE L0TXTLFCNPOSTBYPCRED162)
		)
		(element L0TXTLFCNPOSTBYPCRED163 1
			(pin L0TXTLFCNPOSTBYPCRED163 output)
			(conn L0TXTLFCNPOSTBYPCRED163 L0TXTLFCNPOSTBYPCRED163 ==> PCIE L0TXTLFCNPOSTBYPCRED163)
		)
		(element L0TXTLFCNPOSTBYPCRED164 1
			(pin L0TXTLFCNPOSTBYPCRED164 output)
			(conn L0TXTLFCNPOSTBYPCRED164 L0TXTLFCNPOSTBYPCRED164 ==> PCIE L0TXTLFCNPOSTBYPCRED164)
		)
		(element L0TXTLFCNPOSTBYPCRED165 1
			(pin L0TXTLFCNPOSTBYPCRED165 output)
			(conn L0TXTLFCNPOSTBYPCRED165 L0TXTLFCNPOSTBYPCRED165 ==> PCIE L0TXTLFCNPOSTBYPCRED165)
		)
		(element L0TXTLFCNPOSTBYPCRED166 1
			(pin L0TXTLFCNPOSTBYPCRED166 output)
			(conn L0TXTLFCNPOSTBYPCRED166 L0TXTLFCNPOSTBYPCRED166 ==> PCIE L0TXTLFCNPOSTBYPCRED166)
		)
		(element L0TXTLFCNPOSTBYPCRED167 1
			(pin L0TXTLFCNPOSTBYPCRED167 output)
			(conn L0TXTLFCNPOSTBYPCRED167 L0TXTLFCNPOSTBYPCRED167 ==> PCIE L0TXTLFCNPOSTBYPCRED167)
		)
		(element L0TXTLFCNPOSTBYPCRED168 1
			(pin L0TXTLFCNPOSTBYPCRED168 output)
			(conn L0TXTLFCNPOSTBYPCRED168 L0TXTLFCNPOSTBYPCRED168 ==> PCIE L0TXTLFCNPOSTBYPCRED168)
		)
		(element L0TXTLFCNPOSTBYPCRED169 1
			(pin L0TXTLFCNPOSTBYPCRED169 output)
			(conn L0TXTLFCNPOSTBYPCRED169 L0TXTLFCNPOSTBYPCRED169 ==> PCIE L0TXTLFCNPOSTBYPCRED169)
		)
		(element L0TXTLFCNPOSTBYPCRED17 1
			(pin L0TXTLFCNPOSTBYPCRED17 output)
			(conn L0TXTLFCNPOSTBYPCRED17 L0TXTLFCNPOSTBYPCRED17 ==> PCIE L0TXTLFCNPOSTBYPCRED17)
		)
		(element L0TXTLFCNPOSTBYPCRED170 1
			(pin L0TXTLFCNPOSTBYPCRED170 output)
			(conn L0TXTLFCNPOSTBYPCRED170 L0TXTLFCNPOSTBYPCRED170 ==> PCIE L0TXTLFCNPOSTBYPCRED170)
		)
		(element L0TXTLFCNPOSTBYPCRED171 1
			(pin L0TXTLFCNPOSTBYPCRED171 output)
			(conn L0TXTLFCNPOSTBYPCRED171 L0TXTLFCNPOSTBYPCRED171 ==> PCIE L0TXTLFCNPOSTBYPCRED171)
		)
		(element L0TXTLFCNPOSTBYPCRED172 1
			(pin L0TXTLFCNPOSTBYPCRED172 output)
			(conn L0TXTLFCNPOSTBYPCRED172 L0TXTLFCNPOSTBYPCRED172 ==> PCIE L0TXTLFCNPOSTBYPCRED172)
		)
		(element L0TXTLFCNPOSTBYPCRED173 1
			(pin L0TXTLFCNPOSTBYPCRED173 output)
			(conn L0TXTLFCNPOSTBYPCRED173 L0TXTLFCNPOSTBYPCRED173 ==> PCIE L0TXTLFCNPOSTBYPCRED173)
		)
		(element L0TXTLFCNPOSTBYPCRED174 1
			(pin L0TXTLFCNPOSTBYPCRED174 output)
			(conn L0TXTLFCNPOSTBYPCRED174 L0TXTLFCNPOSTBYPCRED174 ==> PCIE L0TXTLFCNPOSTBYPCRED174)
		)
		(element L0TXTLFCNPOSTBYPCRED175 1
			(pin L0TXTLFCNPOSTBYPCRED175 output)
			(conn L0TXTLFCNPOSTBYPCRED175 L0TXTLFCNPOSTBYPCRED175 ==> PCIE L0TXTLFCNPOSTBYPCRED175)
		)
		(element L0TXTLFCNPOSTBYPCRED176 1
			(pin L0TXTLFCNPOSTBYPCRED176 output)
			(conn L0TXTLFCNPOSTBYPCRED176 L0TXTLFCNPOSTBYPCRED176 ==> PCIE L0TXTLFCNPOSTBYPCRED176)
		)
		(element L0TXTLFCNPOSTBYPCRED177 1
			(pin L0TXTLFCNPOSTBYPCRED177 output)
			(conn L0TXTLFCNPOSTBYPCRED177 L0TXTLFCNPOSTBYPCRED177 ==> PCIE L0TXTLFCNPOSTBYPCRED177)
		)
		(element L0TXTLFCNPOSTBYPCRED178 1
			(pin L0TXTLFCNPOSTBYPCRED178 output)
			(conn L0TXTLFCNPOSTBYPCRED178 L0TXTLFCNPOSTBYPCRED178 ==> PCIE L0TXTLFCNPOSTBYPCRED178)
		)
		(element L0TXTLFCNPOSTBYPCRED179 1
			(pin L0TXTLFCNPOSTBYPCRED179 output)
			(conn L0TXTLFCNPOSTBYPCRED179 L0TXTLFCNPOSTBYPCRED179 ==> PCIE L0TXTLFCNPOSTBYPCRED179)
		)
		(element L0TXTLFCNPOSTBYPCRED18 1
			(pin L0TXTLFCNPOSTBYPCRED18 output)
			(conn L0TXTLFCNPOSTBYPCRED18 L0TXTLFCNPOSTBYPCRED18 ==> PCIE L0TXTLFCNPOSTBYPCRED18)
		)
		(element L0TXTLFCNPOSTBYPCRED180 1
			(pin L0TXTLFCNPOSTBYPCRED180 output)
			(conn L0TXTLFCNPOSTBYPCRED180 L0TXTLFCNPOSTBYPCRED180 ==> PCIE L0TXTLFCNPOSTBYPCRED180)
		)
		(element L0TXTLFCNPOSTBYPCRED181 1
			(pin L0TXTLFCNPOSTBYPCRED181 output)
			(conn L0TXTLFCNPOSTBYPCRED181 L0TXTLFCNPOSTBYPCRED181 ==> PCIE L0TXTLFCNPOSTBYPCRED181)
		)
		(element L0TXTLFCNPOSTBYPCRED182 1
			(pin L0TXTLFCNPOSTBYPCRED182 output)
			(conn L0TXTLFCNPOSTBYPCRED182 L0TXTLFCNPOSTBYPCRED182 ==> PCIE L0TXTLFCNPOSTBYPCRED182)
		)
		(element L0TXTLFCNPOSTBYPCRED183 1
			(pin L0TXTLFCNPOSTBYPCRED183 output)
			(conn L0TXTLFCNPOSTBYPCRED183 L0TXTLFCNPOSTBYPCRED183 ==> PCIE L0TXTLFCNPOSTBYPCRED183)
		)
		(element L0TXTLFCNPOSTBYPCRED184 1
			(pin L0TXTLFCNPOSTBYPCRED184 output)
			(conn L0TXTLFCNPOSTBYPCRED184 L0TXTLFCNPOSTBYPCRED184 ==> PCIE L0TXTLFCNPOSTBYPCRED184)
		)
		(element L0TXTLFCNPOSTBYPCRED185 1
			(pin L0TXTLFCNPOSTBYPCRED185 output)
			(conn L0TXTLFCNPOSTBYPCRED185 L0TXTLFCNPOSTBYPCRED185 ==> PCIE L0TXTLFCNPOSTBYPCRED185)
		)
		(element L0TXTLFCNPOSTBYPCRED186 1
			(pin L0TXTLFCNPOSTBYPCRED186 output)
			(conn L0TXTLFCNPOSTBYPCRED186 L0TXTLFCNPOSTBYPCRED186 ==> PCIE L0TXTLFCNPOSTBYPCRED186)
		)
		(element L0TXTLFCNPOSTBYPCRED187 1
			(pin L0TXTLFCNPOSTBYPCRED187 output)
			(conn L0TXTLFCNPOSTBYPCRED187 L0TXTLFCNPOSTBYPCRED187 ==> PCIE L0TXTLFCNPOSTBYPCRED187)
		)
		(element L0TXTLFCNPOSTBYPCRED188 1
			(pin L0TXTLFCNPOSTBYPCRED188 output)
			(conn L0TXTLFCNPOSTBYPCRED188 L0TXTLFCNPOSTBYPCRED188 ==> PCIE L0TXTLFCNPOSTBYPCRED188)
		)
		(element L0TXTLFCNPOSTBYPCRED189 1
			(pin L0TXTLFCNPOSTBYPCRED189 output)
			(conn L0TXTLFCNPOSTBYPCRED189 L0TXTLFCNPOSTBYPCRED189 ==> PCIE L0TXTLFCNPOSTBYPCRED189)
		)
		(element L0TXTLFCNPOSTBYPCRED19 1
			(pin L0TXTLFCNPOSTBYPCRED19 output)
			(conn L0TXTLFCNPOSTBYPCRED19 L0TXTLFCNPOSTBYPCRED19 ==> PCIE L0TXTLFCNPOSTBYPCRED19)
		)
		(element L0TXTLFCNPOSTBYPCRED190 1
			(pin L0TXTLFCNPOSTBYPCRED190 output)
			(conn L0TXTLFCNPOSTBYPCRED190 L0TXTLFCNPOSTBYPCRED190 ==> PCIE L0TXTLFCNPOSTBYPCRED190)
		)
		(element L0TXTLFCNPOSTBYPCRED191 1
			(pin L0TXTLFCNPOSTBYPCRED191 output)
			(conn L0TXTLFCNPOSTBYPCRED191 L0TXTLFCNPOSTBYPCRED191 ==> PCIE L0TXTLFCNPOSTBYPCRED191)
		)
		(element L0TXTLFCNPOSTBYPCRED2 1
			(pin L0TXTLFCNPOSTBYPCRED2 output)
			(conn L0TXTLFCNPOSTBYPCRED2 L0TXTLFCNPOSTBYPCRED2 ==> PCIE L0TXTLFCNPOSTBYPCRED2)
		)
		(element L0TXTLFCNPOSTBYPCRED20 1
			(pin L0TXTLFCNPOSTBYPCRED20 output)
			(conn L0TXTLFCNPOSTBYPCRED20 L0TXTLFCNPOSTBYPCRED20 ==> PCIE L0TXTLFCNPOSTBYPCRED20)
		)
		(element L0TXTLFCNPOSTBYPCRED21 1
			(pin L0TXTLFCNPOSTBYPCRED21 output)
			(conn L0TXTLFCNPOSTBYPCRED21 L0TXTLFCNPOSTBYPCRED21 ==> PCIE L0TXTLFCNPOSTBYPCRED21)
		)
		(element L0TXTLFCNPOSTBYPCRED22 1
			(pin L0TXTLFCNPOSTBYPCRED22 output)
			(conn L0TXTLFCNPOSTBYPCRED22 L0TXTLFCNPOSTBYPCRED22 ==> PCIE L0TXTLFCNPOSTBYPCRED22)
		)
		(element L0TXTLFCNPOSTBYPCRED23 1
			(pin L0TXTLFCNPOSTBYPCRED23 output)
			(conn L0TXTLFCNPOSTBYPCRED23 L0TXTLFCNPOSTBYPCRED23 ==> PCIE L0TXTLFCNPOSTBYPCRED23)
		)
		(element L0TXTLFCNPOSTBYPCRED24 1
			(pin L0TXTLFCNPOSTBYPCRED24 output)
			(conn L0TXTLFCNPOSTBYPCRED24 L0TXTLFCNPOSTBYPCRED24 ==> PCIE L0TXTLFCNPOSTBYPCRED24)
		)
		(element L0TXTLFCNPOSTBYPCRED25 1
			(pin L0TXTLFCNPOSTBYPCRED25 output)
			(conn L0TXTLFCNPOSTBYPCRED25 L0TXTLFCNPOSTBYPCRED25 ==> PCIE L0TXTLFCNPOSTBYPCRED25)
		)
		(element L0TXTLFCNPOSTBYPCRED26 1
			(pin L0TXTLFCNPOSTBYPCRED26 output)
			(conn L0TXTLFCNPOSTBYPCRED26 L0TXTLFCNPOSTBYPCRED26 ==> PCIE L0TXTLFCNPOSTBYPCRED26)
		)
		(element L0TXTLFCNPOSTBYPCRED27 1
			(pin L0TXTLFCNPOSTBYPCRED27 output)
			(conn L0TXTLFCNPOSTBYPCRED27 L0TXTLFCNPOSTBYPCRED27 ==> PCIE L0TXTLFCNPOSTBYPCRED27)
		)
		(element L0TXTLFCNPOSTBYPCRED28 1
			(pin L0TXTLFCNPOSTBYPCRED28 output)
			(conn L0TXTLFCNPOSTBYPCRED28 L0TXTLFCNPOSTBYPCRED28 ==> PCIE L0TXTLFCNPOSTBYPCRED28)
		)
		(element L0TXTLFCNPOSTBYPCRED29 1
			(pin L0TXTLFCNPOSTBYPCRED29 output)
			(conn L0TXTLFCNPOSTBYPCRED29 L0TXTLFCNPOSTBYPCRED29 ==> PCIE L0TXTLFCNPOSTBYPCRED29)
		)
		(element L0TXTLFCNPOSTBYPCRED3 1
			(pin L0TXTLFCNPOSTBYPCRED3 output)
			(conn L0TXTLFCNPOSTBYPCRED3 L0TXTLFCNPOSTBYPCRED3 ==> PCIE L0TXTLFCNPOSTBYPCRED3)
		)
		(element L0TXTLFCNPOSTBYPCRED30 1
			(pin L0TXTLFCNPOSTBYPCRED30 output)
			(conn L0TXTLFCNPOSTBYPCRED30 L0TXTLFCNPOSTBYPCRED30 ==> PCIE L0TXTLFCNPOSTBYPCRED30)
		)
		(element L0TXTLFCNPOSTBYPCRED31 1
			(pin L0TXTLFCNPOSTBYPCRED31 output)
			(conn L0TXTLFCNPOSTBYPCRED31 L0TXTLFCNPOSTBYPCRED31 ==> PCIE L0TXTLFCNPOSTBYPCRED31)
		)
		(element L0TXTLFCNPOSTBYPCRED32 1
			(pin L0TXTLFCNPOSTBYPCRED32 output)
			(conn L0TXTLFCNPOSTBYPCRED32 L0TXTLFCNPOSTBYPCRED32 ==> PCIE L0TXTLFCNPOSTBYPCRED32)
		)
		(element L0TXTLFCNPOSTBYPCRED33 1
			(pin L0TXTLFCNPOSTBYPCRED33 output)
			(conn L0TXTLFCNPOSTBYPCRED33 L0TXTLFCNPOSTBYPCRED33 ==> PCIE L0TXTLFCNPOSTBYPCRED33)
		)
		(element L0TXTLFCNPOSTBYPCRED34 1
			(pin L0TXTLFCNPOSTBYPCRED34 output)
			(conn L0TXTLFCNPOSTBYPCRED34 L0TXTLFCNPOSTBYPCRED34 ==> PCIE L0TXTLFCNPOSTBYPCRED34)
		)
		(element L0TXTLFCNPOSTBYPCRED35 1
			(pin L0TXTLFCNPOSTBYPCRED35 output)
			(conn L0TXTLFCNPOSTBYPCRED35 L0TXTLFCNPOSTBYPCRED35 ==> PCIE L0TXTLFCNPOSTBYPCRED35)
		)
		(element L0TXTLFCNPOSTBYPCRED36 1
			(pin L0TXTLFCNPOSTBYPCRED36 output)
			(conn L0TXTLFCNPOSTBYPCRED36 L0TXTLFCNPOSTBYPCRED36 ==> PCIE L0TXTLFCNPOSTBYPCRED36)
		)
		(element L0TXTLFCNPOSTBYPCRED37 1
			(pin L0TXTLFCNPOSTBYPCRED37 output)
			(conn L0TXTLFCNPOSTBYPCRED37 L0TXTLFCNPOSTBYPCRED37 ==> PCIE L0TXTLFCNPOSTBYPCRED37)
		)
		(element L0TXTLFCNPOSTBYPCRED38 1
			(pin L0TXTLFCNPOSTBYPCRED38 output)
			(conn L0TXTLFCNPOSTBYPCRED38 L0TXTLFCNPOSTBYPCRED38 ==> PCIE L0TXTLFCNPOSTBYPCRED38)
		)
		(element L0TXTLFCNPOSTBYPCRED39 1
			(pin L0TXTLFCNPOSTBYPCRED39 output)
			(conn L0TXTLFCNPOSTBYPCRED39 L0TXTLFCNPOSTBYPCRED39 ==> PCIE L0TXTLFCNPOSTBYPCRED39)
		)
		(element L0TXTLFCNPOSTBYPCRED4 1
			(pin L0TXTLFCNPOSTBYPCRED4 output)
			(conn L0TXTLFCNPOSTBYPCRED4 L0TXTLFCNPOSTBYPCRED4 ==> PCIE L0TXTLFCNPOSTBYPCRED4)
		)
		(element L0TXTLFCNPOSTBYPCRED40 1
			(pin L0TXTLFCNPOSTBYPCRED40 output)
			(conn L0TXTLFCNPOSTBYPCRED40 L0TXTLFCNPOSTBYPCRED40 ==> PCIE L0TXTLFCNPOSTBYPCRED40)
		)
		(element L0TXTLFCNPOSTBYPCRED41 1
			(pin L0TXTLFCNPOSTBYPCRED41 output)
			(conn L0TXTLFCNPOSTBYPCRED41 L0TXTLFCNPOSTBYPCRED41 ==> PCIE L0TXTLFCNPOSTBYPCRED41)
		)
		(element L0TXTLFCNPOSTBYPCRED42 1
			(pin L0TXTLFCNPOSTBYPCRED42 output)
			(conn L0TXTLFCNPOSTBYPCRED42 L0TXTLFCNPOSTBYPCRED42 ==> PCIE L0TXTLFCNPOSTBYPCRED42)
		)
		(element L0TXTLFCNPOSTBYPCRED43 1
			(pin L0TXTLFCNPOSTBYPCRED43 output)
			(conn L0TXTLFCNPOSTBYPCRED43 L0TXTLFCNPOSTBYPCRED43 ==> PCIE L0TXTLFCNPOSTBYPCRED43)
		)
		(element L0TXTLFCNPOSTBYPCRED44 1
			(pin L0TXTLFCNPOSTBYPCRED44 output)
			(conn L0TXTLFCNPOSTBYPCRED44 L0TXTLFCNPOSTBYPCRED44 ==> PCIE L0TXTLFCNPOSTBYPCRED44)
		)
		(element L0TXTLFCNPOSTBYPCRED45 1
			(pin L0TXTLFCNPOSTBYPCRED45 output)
			(conn L0TXTLFCNPOSTBYPCRED45 L0TXTLFCNPOSTBYPCRED45 ==> PCIE L0TXTLFCNPOSTBYPCRED45)
		)
		(element L0TXTLFCNPOSTBYPCRED46 1
			(pin L0TXTLFCNPOSTBYPCRED46 output)
			(conn L0TXTLFCNPOSTBYPCRED46 L0TXTLFCNPOSTBYPCRED46 ==> PCIE L0TXTLFCNPOSTBYPCRED46)
		)
		(element L0TXTLFCNPOSTBYPCRED47 1
			(pin L0TXTLFCNPOSTBYPCRED47 output)
			(conn L0TXTLFCNPOSTBYPCRED47 L0TXTLFCNPOSTBYPCRED47 ==> PCIE L0TXTLFCNPOSTBYPCRED47)
		)
		(element L0TXTLFCNPOSTBYPCRED48 1
			(pin L0TXTLFCNPOSTBYPCRED48 output)
			(conn L0TXTLFCNPOSTBYPCRED48 L0TXTLFCNPOSTBYPCRED48 ==> PCIE L0TXTLFCNPOSTBYPCRED48)
		)
		(element L0TXTLFCNPOSTBYPCRED49 1
			(pin L0TXTLFCNPOSTBYPCRED49 output)
			(conn L0TXTLFCNPOSTBYPCRED49 L0TXTLFCNPOSTBYPCRED49 ==> PCIE L0TXTLFCNPOSTBYPCRED49)
		)
		(element L0TXTLFCNPOSTBYPCRED5 1
			(pin L0TXTLFCNPOSTBYPCRED5 output)
			(conn L0TXTLFCNPOSTBYPCRED5 L0TXTLFCNPOSTBYPCRED5 ==> PCIE L0TXTLFCNPOSTBYPCRED5)
		)
		(element L0TXTLFCNPOSTBYPCRED50 1
			(pin L0TXTLFCNPOSTBYPCRED50 output)
			(conn L0TXTLFCNPOSTBYPCRED50 L0TXTLFCNPOSTBYPCRED50 ==> PCIE L0TXTLFCNPOSTBYPCRED50)
		)
		(element L0TXTLFCNPOSTBYPCRED51 1
			(pin L0TXTLFCNPOSTBYPCRED51 output)
			(conn L0TXTLFCNPOSTBYPCRED51 L0TXTLFCNPOSTBYPCRED51 ==> PCIE L0TXTLFCNPOSTBYPCRED51)
		)
		(element L0TXTLFCNPOSTBYPCRED52 1
			(pin L0TXTLFCNPOSTBYPCRED52 output)
			(conn L0TXTLFCNPOSTBYPCRED52 L0TXTLFCNPOSTBYPCRED52 ==> PCIE L0TXTLFCNPOSTBYPCRED52)
		)
		(element L0TXTLFCNPOSTBYPCRED53 1
			(pin L0TXTLFCNPOSTBYPCRED53 output)
			(conn L0TXTLFCNPOSTBYPCRED53 L0TXTLFCNPOSTBYPCRED53 ==> PCIE L0TXTLFCNPOSTBYPCRED53)
		)
		(element L0TXTLFCNPOSTBYPCRED54 1
			(pin L0TXTLFCNPOSTBYPCRED54 output)
			(conn L0TXTLFCNPOSTBYPCRED54 L0TXTLFCNPOSTBYPCRED54 ==> PCIE L0TXTLFCNPOSTBYPCRED54)
		)
		(element L0TXTLFCNPOSTBYPCRED55 1
			(pin L0TXTLFCNPOSTBYPCRED55 output)
			(conn L0TXTLFCNPOSTBYPCRED55 L0TXTLFCNPOSTBYPCRED55 ==> PCIE L0TXTLFCNPOSTBYPCRED55)
		)
		(element L0TXTLFCNPOSTBYPCRED56 1
			(pin L0TXTLFCNPOSTBYPCRED56 output)
			(conn L0TXTLFCNPOSTBYPCRED56 L0TXTLFCNPOSTBYPCRED56 ==> PCIE L0TXTLFCNPOSTBYPCRED56)
		)
		(element L0TXTLFCNPOSTBYPCRED57 1
			(pin L0TXTLFCNPOSTBYPCRED57 output)
			(conn L0TXTLFCNPOSTBYPCRED57 L0TXTLFCNPOSTBYPCRED57 ==> PCIE L0TXTLFCNPOSTBYPCRED57)
		)
		(element L0TXTLFCNPOSTBYPCRED58 1
			(pin L0TXTLFCNPOSTBYPCRED58 output)
			(conn L0TXTLFCNPOSTBYPCRED58 L0TXTLFCNPOSTBYPCRED58 ==> PCIE L0TXTLFCNPOSTBYPCRED58)
		)
		(element L0TXTLFCNPOSTBYPCRED59 1
			(pin L0TXTLFCNPOSTBYPCRED59 output)
			(conn L0TXTLFCNPOSTBYPCRED59 L0TXTLFCNPOSTBYPCRED59 ==> PCIE L0TXTLFCNPOSTBYPCRED59)
		)
		(element L0TXTLFCNPOSTBYPCRED6 1
			(pin L0TXTLFCNPOSTBYPCRED6 output)
			(conn L0TXTLFCNPOSTBYPCRED6 L0TXTLFCNPOSTBYPCRED6 ==> PCIE L0TXTLFCNPOSTBYPCRED6)
		)
		(element L0TXTLFCNPOSTBYPCRED60 1
			(pin L0TXTLFCNPOSTBYPCRED60 output)
			(conn L0TXTLFCNPOSTBYPCRED60 L0TXTLFCNPOSTBYPCRED60 ==> PCIE L0TXTLFCNPOSTBYPCRED60)
		)
		(element L0TXTLFCNPOSTBYPCRED61 1
			(pin L0TXTLFCNPOSTBYPCRED61 output)
			(conn L0TXTLFCNPOSTBYPCRED61 L0TXTLFCNPOSTBYPCRED61 ==> PCIE L0TXTLFCNPOSTBYPCRED61)
		)
		(element L0TXTLFCNPOSTBYPCRED62 1
			(pin L0TXTLFCNPOSTBYPCRED62 output)
			(conn L0TXTLFCNPOSTBYPCRED62 L0TXTLFCNPOSTBYPCRED62 ==> PCIE L0TXTLFCNPOSTBYPCRED62)
		)
		(element L0TXTLFCNPOSTBYPCRED63 1
			(pin L0TXTLFCNPOSTBYPCRED63 output)
			(conn L0TXTLFCNPOSTBYPCRED63 L0TXTLFCNPOSTBYPCRED63 ==> PCIE L0TXTLFCNPOSTBYPCRED63)
		)
		(element L0TXTLFCNPOSTBYPCRED64 1
			(pin L0TXTLFCNPOSTBYPCRED64 output)
			(conn L0TXTLFCNPOSTBYPCRED64 L0TXTLFCNPOSTBYPCRED64 ==> PCIE L0TXTLFCNPOSTBYPCRED64)
		)
		(element L0TXTLFCNPOSTBYPCRED65 1
			(pin L0TXTLFCNPOSTBYPCRED65 output)
			(conn L0TXTLFCNPOSTBYPCRED65 L0TXTLFCNPOSTBYPCRED65 ==> PCIE L0TXTLFCNPOSTBYPCRED65)
		)
		(element L0TXTLFCNPOSTBYPCRED66 1
			(pin L0TXTLFCNPOSTBYPCRED66 output)
			(conn L0TXTLFCNPOSTBYPCRED66 L0TXTLFCNPOSTBYPCRED66 ==> PCIE L0TXTLFCNPOSTBYPCRED66)
		)
		(element L0TXTLFCNPOSTBYPCRED67 1
			(pin L0TXTLFCNPOSTBYPCRED67 output)
			(conn L0TXTLFCNPOSTBYPCRED67 L0TXTLFCNPOSTBYPCRED67 ==> PCIE L0TXTLFCNPOSTBYPCRED67)
		)
		(element L0TXTLFCNPOSTBYPCRED68 1
			(pin L0TXTLFCNPOSTBYPCRED68 output)
			(conn L0TXTLFCNPOSTBYPCRED68 L0TXTLFCNPOSTBYPCRED68 ==> PCIE L0TXTLFCNPOSTBYPCRED68)
		)
		(element L0TXTLFCNPOSTBYPCRED69 1
			(pin L0TXTLFCNPOSTBYPCRED69 output)
			(conn L0TXTLFCNPOSTBYPCRED69 L0TXTLFCNPOSTBYPCRED69 ==> PCIE L0TXTLFCNPOSTBYPCRED69)
		)
		(element L0TXTLFCNPOSTBYPCRED7 1
			(pin L0TXTLFCNPOSTBYPCRED7 output)
			(conn L0TXTLFCNPOSTBYPCRED7 L0TXTLFCNPOSTBYPCRED7 ==> PCIE L0TXTLFCNPOSTBYPCRED7)
		)
		(element L0TXTLFCNPOSTBYPCRED70 1
			(pin L0TXTLFCNPOSTBYPCRED70 output)
			(conn L0TXTLFCNPOSTBYPCRED70 L0TXTLFCNPOSTBYPCRED70 ==> PCIE L0TXTLFCNPOSTBYPCRED70)
		)
		(element L0TXTLFCNPOSTBYPCRED71 1
			(pin L0TXTLFCNPOSTBYPCRED71 output)
			(conn L0TXTLFCNPOSTBYPCRED71 L0TXTLFCNPOSTBYPCRED71 ==> PCIE L0TXTLFCNPOSTBYPCRED71)
		)
		(element L0TXTLFCNPOSTBYPCRED72 1
			(pin L0TXTLFCNPOSTBYPCRED72 output)
			(conn L0TXTLFCNPOSTBYPCRED72 L0TXTLFCNPOSTBYPCRED72 ==> PCIE L0TXTLFCNPOSTBYPCRED72)
		)
		(element L0TXTLFCNPOSTBYPCRED73 1
			(pin L0TXTLFCNPOSTBYPCRED73 output)
			(conn L0TXTLFCNPOSTBYPCRED73 L0TXTLFCNPOSTBYPCRED73 ==> PCIE L0TXTLFCNPOSTBYPCRED73)
		)
		(element L0TXTLFCNPOSTBYPCRED74 1
			(pin L0TXTLFCNPOSTBYPCRED74 output)
			(conn L0TXTLFCNPOSTBYPCRED74 L0TXTLFCNPOSTBYPCRED74 ==> PCIE L0TXTLFCNPOSTBYPCRED74)
		)
		(element L0TXTLFCNPOSTBYPCRED75 1
			(pin L0TXTLFCNPOSTBYPCRED75 output)
			(conn L0TXTLFCNPOSTBYPCRED75 L0TXTLFCNPOSTBYPCRED75 ==> PCIE L0TXTLFCNPOSTBYPCRED75)
		)
		(element L0TXTLFCNPOSTBYPCRED76 1
			(pin L0TXTLFCNPOSTBYPCRED76 output)
			(conn L0TXTLFCNPOSTBYPCRED76 L0TXTLFCNPOSTBYPCRED76 ==> PCIE L0TXTLFCNPOSTBYPCRED76)
		)
		(element L0TXTLFCNPOSTBYPCRED77 1
			(pin L0TXTLFCNPOSTBYPCRED77 output)
			(conn L0TXTLFCNPOSTBYPCRED77 L0TXTLFCNPOSTBYPCRED77 ==> PCIE L0TXTLFCNPOSTBYPCRED77)
		)
		(element L0TXTLFCNPOSTBYPCRED78 1
			(pin L0TXTLFCNPOSTBYPCRED78 output)
			(conn L0TXTLFCNPOSTBYPCRED78 L0TXTLFCNPOSTBYPCRED78 ==> PCIE L0TXTLFCNPOSTBYPCRED78)
		)
		(element L0TXTLFCNPOSTBYPCRED79 1
			(pin L0TXTLFCNPOSTBYPCRED79 output)
			(conn L0TXTLFCNPOSTBYPCRED79 L0TXTLFCNPOSTBYPCRED79 ==> PCIE L0TXTLFCNPOSTBYPCRED79)
		)
		(element L0TXTLFCNPOSTBYPCRED8 1
			(pin L0TXTLFCNPOSTBYPCRED8 output)
			(conn L0TXTLFCNPOSTBYPCRED8 L0TXTLFCNPOSTBYPCRED8 ==> PCIE L0TXTLFCNPOSTBYPCRED8)
		)
		(element L0TXTLFCNPOSTBYPCRED80 1
			(pin L0TXTLFCNPOSTBYPCRED80 output)
			(conn L0TXTLFCNPOSTBYPCRED80 L0TXTLFCNPOSTBYPCRED80 ==> PCIE L0TXTLFCNPOSTBYPCRED80)
		)
		(element L0TXTLFCNPOSTBYPCRED81 1
			(pin L0TXTLFCNPOSTBYPCRED81 output)
			(conn L0TXTLFCNPOSTBYPCRED81 L0TXTLFCNPOSTBYPCRED81 ==> PCIE L0TXTLFCNPOSTBYPCRED81)
		)
		(element L0TXTLFCNPOSTBYPCRED82 1
			(pin L0TXTLFCNPOSTBYPCRED82 output)
			(conn L0TXTLFCNPOSTBYPCRED82 L0TXTLFCNPOSTBYPCRED82 ==> PCIE L0TXTLFCNPOSTBYPCRED82)
		)
		(element L0TXTLFCNPOSTBYPCRED83 1
			(pin L0TXTLFCNPOSTBYPCRED83 output)
			(conn L0TXTLFCNPOSTBYPCRED83 L0TXTLFCNPOSTBYPCRED83 ==> PCIE L0TXTLFCNPOSTBYPCRED83)
		)
		(element L0TXTLFCNPOSTBYPCRED84 1
			(pin L0TXTLFCNPOSTBYPCRED84 output)
			(conn L0TXTLFCNPOSTBYPCRED84 L0TXTLFCNPOSTBYPCRED84 ==> PCIE L0TXTLFCNPOSTBYPCRED84)
		)
		(element L0TXTLFCNPOSTBYPCRED85 1
			(pin L0TXTLFCNPOSTBYPCRED85 output)
			(conn L0TXTLFCNPOSTBYPCRED85 L0TXTLFCNPOSTBYPCRED85 ==> PCIE L0TXTLFCNPOSTBYPCRED85)
		)
		(element L0TXTLFCNPOSTBYPCRED86 1
			(pin L0TXTLFCNPOSTBYPCRED86 output)
			(conn L0TXTLFCNPOSTBYPCRED86 L0TXTLFCNPOSTBYPCRED86 ==> PCIE L0TXTLFCNPOSTBYPCRED86)
		)
		(element L0TXTLFCNPOSTBYPCRED87 1
			(pin L0TXTLFCNPOSTBYPCRED87 output)
			(conn L0TXTLFCNPOSTBYPCRED87 L0TXTLFCNPOSTBYPCRED87 ==> PCIE L0TXTLFCNPOSTBYPCRED87)
		)
		(element L0TXTLFCNPOSTBYPCRED88 1
			(pin L0TXTLFCNPOSTBYPCRED88 output)
			(conn L0TXTLFCNPOSTBYPCRED88 L0TXTLFCNPOSTBYPCRED88 ==> PCIE L0TXTLFCNPOSTBYPCRED88)
		)
		(element L0TXTLFCNPOSTBYPCRED89 1
			(pin L0TXTLFCNPOSTBYPCRED89 output)
			(conn L0TXTLFCNPOSTBYPCRED89 L0TXTLFCNPOSTBYPCRED89 ==> PCIE L0TXTLFCNPOSTBYPCRED89)
		)
		(element L0TXTLFCNPOSTBYPCRED9 1
			(pin L0TXTLFCNPOSTBYPCRED9 output)
			(conn L0TXTLFCNPOSTBYPCRED9 L0TXTLFCNPOSTBYPCRED9 ==> PCIE L0TXTLFCNPOSTBYPCRED9)
		)
		(element L0TXTLFCNPOSTBYPCRED90 1
			(pin L0TXTLFCNPOSTBYPCRED90 output)
			(conn L0TXTLFCNPOSTBYPCRED90 L0TXTLFCNPOSTBYPCRED90 ==> PCIE L0TXTLFCNPOSTBYPCRED90)
		)
		(element L0TXTLFCNPOSTBYPCRED91 1
			(pin L0TXTLFCNPOSTBYPCRED91 output)
			(conn L0TXTLFCNPOSTBYPCRED91 L0TXTLFCNPOSTBYPCRED91 ==> PCIE L0TXTLFCNPOSTBYPCRED91)
		)
		(element L0TXTLFCNPOSTBYPCRED92 1
			(pin L0TXTLFCNPOSTBYPCRED92 output)
			(conn L0TXTLFCNPOSTBYPCRED92 L0TXTLFCNPOSTBYPCRED92 ==> PCIE L0TXTLFCNPOSTBYPCRED92)
		)
		(element L0TXTLFCNPOSTBYPCRED93 1
			(pin L0TXTLFCNPOSTBYPCRED93 output)
			(conn L0TXTLFCNPOSTBYPCRED93 L0TXTLFCNPOSTBYPCRED93 ==> PCIE L0TXTLFCNPOSTBYPCRED93)
		)
		(element L0TXTLFCNPOSTBYPCRED94 1
			(pin L0TXTLFCNPOSTBYPCRED94 output)
			(conn L0TXTLFCNPOSTBYPCRED94 L0TXTLFCNPOSTBYPCRED94 ==> PCIE L0TXTLFCNPOSTBYPCRED94)
		)
		(element L0TXTLFCNPOSTBYPCRED95 1
			(pin L0TXTLFCNPOSTBYPCRED95 output)
			(conn L0TXTLFCNPOSTBYPCRED95 L0TXTLFCNPOSTBYPCRED95 ==> PCIE L0TXTLFCNPOSTBYPCRED95)
		)
		(element L0TXTLFCNPOSTBYPCRED96 1
			(pin L0TXTLFCNPOSTBYPCRED96 output)
			(conn L0TXTLFCNPOSTBYPCRED96 L0TXTLFCNPOSTBYPCRED96 ==> PCIE L0TXTLFCNPOSTBYPCRED96)
		)
		(element L0TXTLFCNPOSTBYPCRED97 1
			(pin L0TXTLFCNPOSTBYPCRED97 output)
			(conn L0TXTLFCNPOSTBYPCRED97 L0TXTLFCNPOSTBYPCRED97 ==> PCIE L0TXTLFCNPOSTBYPCRED97)
		)
		(element L0TXTLFCNPOSTBYPCRED98 1
			(pin L0TXTLFCNPOSTBYPCRED98 output)
			(conn L0TXTLFCNPOSTBYPCRED98 L0TXTLFCNPOSTBYPCRED98 ==> PCIE L0TXTLFCNPOSTBYPCRED98)
		)
		(element L0TXTLFCNPOSTBYPCRED99 1
			(pin L0TXTLFCNPOSTBYPCRED99 output)
			(conn L0TXTLFCNPOSTBYPCRED99 L0TXTLFCNPOSTBYPCRED99 ==> PCIE L0TXTLFCNPOSTBYPCRED99)
		)
		(element L0TXTLFCNPOSTBYPUPDATE0 1
			(pin L0TXTLFCNPOSTBYPUPDATE0 output)
			(conn L0TXTLFCNPOSTBYPUPDATE0 L0TXTLFCNPOSTBYPUPDATE0 ==> PCIE L0TXTLFCNPOSTBYPUPDATE0)
		)
		(element L0TXTLFCNPOSTBYPUPDATE1 1
			(pin L0TXTLFCNPOSTBYPUPDATE1 output)
			(conn L0TXTLFCNPOSTBYPUPDATE1 L0TXTLFCNPOSTBYPUPDATE1 ==> PCIE L0TXTLFCNPOSTBYPUPDATE1)
		)
		(element L0TXTLFCNPOSTBYPUPDATE10 1
			(pin L0TXTLFCNPOSTBYPUPDATE10 output)
			(conn L0TXTLFCNPOSTBYPUPDATE10 L0TXTLFCNPOSTBYPUPDATE10 ==> PCIE L0TXTLFCNPOSTBYPUPDATE10)
		)
		(element L0TXTLFCNPOSTBYPUPDATE11 1
			(pin L0TXTLFCNPOSTBYPUPDATE11 output)
			(conn L0TXTLFCNPOSTBYPUPDATE11 L0TXTLFCNPOSTBYPUPDATE11 ==> PCIE L0TXTLFCNPOSTBYPUPDATE11)
		)
		(element L0TXTLFCNPOSTBYPUPDATE12 1
			(pin L0TXTLFCNPOSTBYPUPDATE12 output)
			(conn L0TXTLFCNPOSTBYPUPDATE12 L0TXTLFCNPOSTBYPUPDATE12 ==> PCIE L0TXTLFCNPOSTBYPUPDATE12)
		)
		(element L0TXTLFCNPOSTBYPUPDATE13 1
			(pin L0TXTLFCNPOSTBYPUPDATE13 output)
			(conn L0TXTLFCNPOSTBYPUPDATE13 L0TXTLFCNPOSTBYPUPDATE13 ==> PCIE L0TXTLFCNPOSTBYPUPDATE13)
		)
		(element L0TXTLFCNPOSTBYPUPDATE14 1
			(pin L0TXTLFCNPOSTBYPUPDATE14 output)
			(conn L0TXTLFCNPOSTBYPUPDATE14 L0TXTLFCNPOSTBYPUPDATE14 ==> PCIE L0TXTLFCNPOSTBYPUPDATE14)
		)
		(element L0TXTLFCNPOSTBYPUPDATE15 1
			(pin L0TXTLFCNPOSTBYPUPDATE15 output)
			(conn L0TXTLFCNPOSTBYPUPDATE15 L0TXTLFCNPOSTBYPUPDATE15 ==> PCIE L0TXTLFCNPOSTBYPUPDATE15)
		)
		(element L0TXTLFCNPOSTBYPUPDATE2 1
			(pin L0TXTLFCNPOSTBYPUPDATE2 output)
			(conn L0TXTLFCNPOSTBYPUPDATE2 L0TXTLFCNPOSTBYPUPDATE2 ==> PCIE L0TXTLFCNPOSTBYPUPDATE2)
		)
		(element L0TXTLFCNPOSTBYPUPDATE3 1
			(pin L0TXTLFCNPOSTBYPUPDATE3 output)
			(conn L0TXTLFCNPOSTBYPUPDATE3 L0TXTLFCNPOSTBYPUPDATE3 ==> PCIE L0TXTLFCNPOSTBYPUPDATE3)
		)
		(element L0TXTLFCNPOSTBYPUPDATE4 1
			(pin L0TXTLFCNPOSTBYPUPDATE4 output)
			(conn L0TXTLFCNPOSTBYPUPDATE4 L0TXTLFCNPOSTBYPUPDATE4 ==> PCIE L0TXTLFCNPOSTBYPUPDATE4)
		)
		(element L0TXTLFCNPOSTBYPUPDATE5 1
			(pin L0TXTLFCNPOSTBYPUPDATE5 output)
			(conn L0TXTLFCNPOSTBYPUPDATE5 L0TXTLFCNPOSTBYPUPDATE5 ==> PCIE L0TXTLFCNPOSTBYPUPDATE5)
		)
		(element L0TXTLFCNPOSTBYPUPDATE6 1
			(pin L0TXTLFCNPOSTBYPUPDATE6 output)
			(conn L0TXTLFCNPOSTBYPUPDATE6 L0TXTLFCNPOSTBYPUPDATE6 ==> PCIE L0TXTLFCNPOSTBYPUPDATE6)
		)
		(element L0TXTLFCNPOSTBYPUPDATE7 1
			(pin L0TXTLFCNPOSTBYPUPDATE7 output)
			(conn L0TXTLFCNPOSTBYPUPDATE7 L0TXTLFCNPOSTBYPUPDATE7 ==> PCIE L0TXTLFCNPOSTBYPUPDATE7)
		)
		(element L0TXTLFCNPOSTBYPUPDATE8 1
			(pin L0TXTLFCNPOSTBYPUPDATE8 output)
			(conn L0TXTLFCNPOSTBYPUPDATE8 L0TXTLFCNPOSTBYPUPDATE8 ==> PCIE L0TXTLFCNPOSTBYPUPDATE8)
		)
		(element L0TXTLFCNPOSTBYPUPDATE9 1
			(pin L0TXTLFCNPOSTBYPUPDATE9 output)
			(conn L0TXTLFCNPOSTBYPUPDATE9 L0TXTLFCNPOSTBYPUPDATE9 ==> PCIE L0TXTLFCNPOSTBYPUPDATE9)
		)
		(element L0TXTLFCPOSTORDCRED0 1
			(pin L0TXTLFCPOSTORDCRED0 output)
			(conn L0TXTLFCPOSTORDCRED0 L0TXTLFCPOSTORDCRED0 ==> PCIE L0TXTLFCPOSTORDCRED0)
		)
		(element L0TXTLFCPOSTORDCRED1 1
			(pin L0TXTLFCPOSTORDCRED1 output)
			(conn L0TXTLFCPOSTORDCRED1 L0TXTLFCPOSTORDCRED1 ==> PCIE L0TXTLFCPOSTORDCRED1)
		)
		(element L0TXTLFCPOSTORDCRED10 1
			(pin L0TXTLFCPOSTORDCRED10 output)
			(conn L0TXTLFCPOSTORDCRED10 L0TXTLFCPOSTORDCRED10 ==> PCIE L0TXTLFCPOSTORDCRED10)
		)
		(element L0TXTLFCPOSTORDCRED100 1
			(pin L0TXTLFCPOSTORDCRED100 output)
			(conn L0TXTLFCPOSTORDCRED100 L0TXTLFCPOSTORDCRED100 ==> PCIE L0TXTLFCPOSTORDCRED100)
		)
		(element L0TXTLFCPOSTORDCRED101 1
			(pin L0TXTLFCPOSTORDCRED101 output)
			(conn L0TXTLFCPOSTORDCRED101 L0TXTLFCPOSTORDCRED101 ==> PCIE L0TXTLFCPOSTORDCRED101)
		)
		(element L0TXTLFCPOSTORDCRED102 1
			(pin L0TXTLFCPOSTORDCRED102 output)
			(conn L0TXTLFCPOSTORDCRED102 L0TXTLFCPOSTORDCRED102 ==> PCIE L0TXTLFCPOSTORDCRED102)
		)
		(element L0TXTLFCPOSTORDCRED103 1
			(pin L0TXTLFCPOSTORDCRED103 output)
			(conn L0TXTLFCPOSTORDCRED103 L0TXTLFCPOSTORDCRED103 ==> PCIE L0TXTLFCPOSTORDCRED103)
		)
		(element L0TXTLFCPOSTORDCRED104 1
			(pin L0TXTLFCPOSTORDCRED104 output)
			(conn L0TXTLFCPOSTORDCRED104 L0TXTLFCPOSTORDCRED104 ==> PCIE L0TXTLFCPOSTORDCRED104)
		)
		(element L0TXTLFCPOSTORDCRED105 1
			(pin L0TXTLFCPOSTORDCRED105 output)
			(conn L0TXTLFCPOSTORDCRED105 L0TXTLFCPOSTORDCRED105 ==> PCIE L0TXTLFCPOSTORDCRED105)
		)
		(element L0TXTLFCPOSTORDCRED106 1
			(pin L0TXTLFCPOSTORDCRED106 output)
			(conn L0TXTLFCPOSTORDCRED106 L0TXTLFCPOSTORDCRED106 ==> PCIE L0TXTLFCPOSTORDCRED106)
		)
		(element L0TXTLFCPOSTORDCRED107 1
			(pin L0TXTLFCPOSTORDCRED107 output)
			(conn L0TXTLFCPOSTORDCRED107 L0TXTLFCPOSTORDCRED107 ==> PCIE L0TXTLFCPOSTORDCRED107)
		)
		(element L0TXTLFCPOSTORDCRED108 1
			(pin L0TXTLFCPOSTORDCRED108 output)
			(conn L0TXTLFCPOSTORDCRED108 L0TXTLFCPOSTORDCRED108 ==> PCIE L0TXTLFCPOSTORDCRED108)
		)
		(element L0TXTLFCPOSTORDCRED109 1
			(pin L0TXTLFCPOSTORDCRED109 output)
			(conn L0TXTLFCPOSTORDCRED109 L0TXTLFCPOSTORDCRED109 ==> PCIE L0TXTLFCPOSTORDCRED109)
		)
		(element L0TXTLFCPOSTORDCRED11 1
			(pin L0TXTLFCPOSTORDCRED11 output)
			(conn L0TXTLFCPOSTORDCRED11 L0TXTLFCPOSTORDCRED11 ==> PCIE L0TXTLFCPOSTORDCRED11)
		)
		(element L0TXTLFCPOSTORDCRED110 1
			(pin L0TXTLFCPOSTORDCRED110 output)
			(conn L0TXTLFCPOSTORDCRED110 L0TXTLFCPOSTORDCRED110 ==> PCIE L0TXTLFCPOSTORDCRED110)
		)
		(element L0TXTLFCPOSTORDCRED111 1
			(pin L0TXTLFCPOSTORDCRED111 output)
			(conn L0TXTLFCPOSTORDCRED111 L0TXTLFCPOSTORDCRED111 ==> PCIE L0TXTLFCPOSTORDCRED111)
		)
		(element L0TXTLFCPOSTORDCRED112 1
			(pin L0TXTLFCPOSTORDCRED112 output)
			(conn L0TXTLFCPOSTORDCRED112 L0TXTLFCPOSTORDCRED112 ==> PCIE L0TXTLFCPOSTORDCRED112)
		)
		(element L0TXTLFCPOSTORDCRED113 1
			(pin L0TXTLFCPOSTORDCRED113 output)
			(conn L0TXTLFCPOSTORDCRED113 L0TXTLFCPOSTORDCRED113 ==> PCIE L0TXTLFCPOSTORDCRED113)
		)
		(element L0TXTLFCPOSTORDCRED114 1
			(pin L0TXTLFCPOSTORDCRED114 output)
			(conn L0TXTLFCPOSTORDCRED114 L0TXTLFCPOSTORDCRED114 ==> PCIE L0TXTLFCPOSTORDCRED114)
		)
		(element L0TXTLFCPOSTORDCRED115 1
			(pin L0TXTLFCPOSTORDCRED115 output)
			(conn L0TXTLFCPOSTORDCRED115 L0TXTLFCPOSTORDCRED115 ==> PCIE L0TXTLFCPOSTORDCRED115)
		)
		(element L0TXTLFCPOSTORDCRED116 1
			(pin L0TXTLFCPOSTORDCRED116 output)
			(conn L0TXTLFCPOSTORDCRED116 L0TXTLFCPOSTORDCRED116 ==> PCIE L0TXTLFCPOSTORDCRED116)
		)
		(element L0TXTLFCPOSTORDCRED117 1
			(pin L0TXTLFCPOSTORDCRED117 output)
			(conn L0TXTLFCPOSTORDCRED117 L0TXTLFCPOSTORDCRED117 ==> PCIE L0TXTLFCPOSTORDCRED117)
		)
		(element L0TXTLFCPOSTORDCRED118 1
			(pin L0TXTLFCPOSTORDCRED118 output)
			(conn L0TXTLFCPOSTORDCRED118 L0TXTLFCPOSTORDCRED118 ==> PCIE L0TXTLFCPOSTORDCRED118)
		)
		(element L0TXTLFCPOSTORDCRED119 1
			(pin L0TXTLFCPOSTORDCRED119 output)
			(conn L0TXTLFCPOSTORDCRED119 L0TXTLFCPOSTORDCRED119 ==> PCIE L0TXTLFCPOSTORDCRED119)
		)
		(element L0TXTLFCPOSTORDCRED12 1
			(pin L0TXTLFCPOSTORDCRED12 output)
			(conn L0TXTLFCPOSTORDCRED12 L0TXTLFCPOSTORDCRED12 ==> PCIE L0TXTLFCPOSTORDCRED12)
		)
		(element L0TXTLFCPOSTORDCRED120 1
			(pin L0TXTLFCPOSTORDCRED120 output)
			(conn L0TXTLFCPOSTORDCRED120 L0TXTLFCPOSTORDCRED120 ==> PCIE L0TXTLFCPOSTORDCRED120)
		)
		(element L0TXTLFCPOSTORDCRED121 1
			(pin L0TXTLFCPOSTORDCRED121 output)
			(conn L0TXTLFCPOSTORDCRED121 L0TXTLFCPOSTORDCRED121 ==> PCIE L0TXTLFCPOSTORDCRED121)
		)
		(element L0TXTLFCPOSTORDCRED122 1
			(pin L0TXTLFCPOSTORDCRED122 output)
			(conn L0TXTLFCPOSTORDCRED122 L0TXTLFCPOSTORDCRED122 ==> PCIE L0TXTLFCPOSTORDCRED122)
		)
		(element L0TXTLFCPOSTORDCRED123 1
			(pin L0TXTLFCPOSTORDCRED123 output)
			(conn L0TXTLFCPOSTORDCRED123 L0TXTLFCPOSTORDCRED123 ==> PCIE L0TXTLFCPOSTORDCRED123)
		)
		(element L0TXTLFCPOSTORDCRED124 1
			(pin L0TXTLFCPOSTORDCRED124 output)
			(conn L0TXTLFCPOSTORDCRED124 L0TXTLFCPOSTORDCRED124 ==> PCIE L0TXTLFCPOSTORDCRED124)
		)
		(element L0TXTLFCPOSTORDCRED125 1
			(pin L0TXTLFCPOSTORDCRED125 output)
			(conn L0TXTLFCPOSTORDCRED125 L0TXTLFCPOSTORDCRED125 ==> PCIE L0TXTLFCPOSTORDCRED125)
		)
		(element L0TXTLFCPOSTORDCRED126 1
			(pin L0TXTLFCPOSTORDCRED126 output)
			(conn L0TXTLFCPOSTORDCRED126 L0TXTLFCPOSTORDCRED126 ==> PCIE L0TXTLFCPOSTORDCRED126)
		)
		(element L0TXTLFCPOSTORDCRED127 1
			(pin L0TXTLFCPOSTORDCRED127 output)
			(conn L0TXTLFCPOSTORDCRED127 L0TXTLFCPOSTORDCRED127 ==> PCIE L0TXTLFCPOSTORDCRED127)
		)
		(element L0TXTLFCPOSTORDCRED128 1
			(pin L0TXTLFCPOSTORDCRED128 output)
			(conn L0TXTLFCPOSTORDCRED128 L0TXTLFCPOSTORDCRED128 ==> PCIE L0TXTLFCPOSTORDCRED128)
		)
		(element L0TXTLFCPOSTORDCRED129 1
			(pin L0TXTLFCPOSTORDCRED129 output)
			(conn L0TXTLFCPOSTORDCRED129 L0TXTLFCPOSTORDCRED129 ==> PCIE L0TXTLFCPOSTORDCRED129)
		)
		(element L0TXTLFCPOSTORDCRED13 1
			(pin L0TXTLFCPOSTORDCRED13 output)
			(conn L0TXTLFCPOSTORDCRED13 L0TXTLFCPOSTORDCRED13 ==> PCIE L0TXTLFCPOSTORDCRED13)
		)
		(element L0TXTLFCPOSTORDCRED130 1
			(pin L0TXTLFCPOSTORDCRED130 output)
			(conn L0TXTLFCPOSTORDCRED130 L0TXTLFCPOSTORDCRED130 ==> PCIE L0TXTLFCPOSTORDCRED130)
		)
		(element L0TXTLFCPOSTORDCRED131 1
			(pin L0TXTLFCPOSTORDCRED131 output)
			(conn L0TXTLFCPOSTORDCRED131 L0TXTLFCPOSTORDCRED131 ==> PCIE L0TXTLFCPOSTORDCRED131)
		)
		(element L0TXTLFCPOSTORDCRED132 1
			(pin L0TXTLFCPOSTORDCRED132 output)
			(conn L0TXTLFCPOSTORDCRED132 L0TXTLFCPOSTORDCRED132 ==> PCIE L0TXTLFCPOSTORDCRED132)
		)
		(element L0TXTLFCPOSTORDCRED133 1
			(pin L0TXTLFCPOSTORDCRED133 output)
			(conn L0TXTLFCPOSTORDCRED133 L0TXTLFCPOSTORDCRED133 ==> PCIE L0TXTLFCPOSTORDCRED133)
		)
		(element L0TXTLFCPOSTORDCRED134 1
			(pin L0TXTLFCPOSTORDCRED134 output)
			(conn L0TXTLFCPOSTORDCRED134 L0TXTLFCPOSTORDCRED134 ==> PCIE L0TXTLFCPOSTORDCRED134)
		)
		(element L0TXTLFCPOSTORDCRED135 1
			(pin L0TXTLFCPOSTORDCRED135 output)
			(conn L0TXTLFCPOSTORDCRED135 L0TXTLFCPOSTORDCRED135 ==> PCIE L0TXTLFCPOSTORDCRED135)
		)
		(element L0TXTLFCPOSTORDCRED136 1
			(pin L0TXTLFCPOSTORDCRED136 output)
			(conn L0TXTLFCPOSTORDCRED136 L0TXTLFCPOSTORDCRED136 ==> PCIE L0TXTLFCPOSTORDCRED136)
		)
		(element L0TXTLFCPOSTORDCRED137 1
			(pin L0TXTLFCPOSTORDCRED137 output)
			(conn L0TXTLFCPOSTORDCRED137 L0TXTLFCPOSTORDCRED137 ==> PCIE L0TXTLFCPOSTORDCRED137)
		)
		(element L0TXTLFCPOSTORDCRED138 1
			(pin L0TXTLFCPOSTORDCRED138 output)
			(conn L0TXTLFCPOSTORDCRED138 L0TXTLFCPOSTORDCRED138 ==> PCIE L0TXTLFCPOSTORDCRED138)
		)
		(element L0TXTLFCPOSTORDCRED139 1
			(pin L0TXTLFCPOSTORDCRED139 output)
			(conn L0TXTLFCPOSTORDCRED139 L0TXTLFCPOSTORDCRED139 ==> PCIE L0TXTLFCPOSTORDCRED139)
		)
		(element L0TXTLFCPOSTORDCRED14 1
			(pin L0TXTLFCPOSTORDCRED14 output)
			(conn L0TXTLFCPOSTORDCRED14 L0TXTLFCPOSTORDCRED14 ==> PCIE L0TXTLFCPOSTORDCRED14)
		)
		(element L0TXTLFCPOSTORDCRED140 1
			(pin L0TXTLFCPOSTORDCRED140 output)
			(conn L0TXTLFCPOSTORDCRED140 L0TXTLFCPOSTORDCRED140 ==> PCIE L0TXTLFCPOSTORDCRED140)
		)
		(element L0TXTLFCPOSTORDCRED141 1
			(pin L0TXTLFCPOSTORDCRED141 output)
			(conn L0TXTLFCPOSTORDCRED141 L0TXTLFCPOSTORDCRED141 ==> PCIE L0TXTLFCPOSTORDCRED141)
		)
		(element L0TXTLFCPOSTORDCRED142 1
			(pin L0TXTLFCPOSTORDCRED142 output)
			(conn L0TXTLFCPOSTORDCRED142 L0TXTLFCPOSTORDCRED142 ==> PCIE L0TXTLFCPOSTORDCRED142)
		)
		(element L0TXTLFCPOSTORDCRED143 1
			(pin L0TXTLFCPOSTORDCRED143 output)
			(conn L0TXTLFCPOSTORDCRED143 L0TXTLFCPOSTORDCRED143 ==> PCIE L0TXTLFCPOSTORDCRED143)
		)
		(element L0TXTLFCPOSTORDCRED144 1
			(pin L0TXTLFCPOSTORDCRED144 output)
			(conn L0TXTLFCPOSTORDCRED144 L0TXTLFCPOSTORDCRED144 ==> PCIE L0TXTLFCPOSTORDCRED144)
		)
		(element L0TXTLFCPOSTORDCRED145 1
			(pin L0TXTLFCPOSTORDCRED145 output)
			(conn L0TXTLFCPOSTORDCRED145 L0TXTLFCPOSTORDCRED145 ==> PCIE L0TXTLFCPOSTORDCRED145)
		)
		(element L0TXTLFCPOSTORDCRED146 1
			(pin L0TXTLFCPOSTORDCRED146 output)
			(conn L0TXTLFCPOSTORDCRED146 L0TXTLFCPOSTORDCRED146 ==> PCIE L0TXTLFCPOSTORDCRED146)
		)
		(element L0TXTLFCPOSTORDCRED147 1
			(pin L0TXTLFCPOSTORDCRED147 output)
			(conn L0TXTLFCPOSTORDCRED147 L0TXTLFCPOSTORDCRED147 ==> PCIE L0TXTLFCPOSTORDCRED147)
		)
		(element L0TXTLFCPOSTORDCRED148 1
			(pin L0TXTLFCPOSTORDCRED148 output)
			(conn L0TXTLFCPOSTORDCRED148 L0TXTLFCPOSTORDCRED148 ==> PCIE L0TXTLFCPOSTORDCRED148)
		)
		(element L0TXTLFCPOSTORDCRED149 1
			(pin L0TXTLFCPOSTORDCRED149 output)
			(conn L0TXTLFCPOSTORDCRED149 L0TXTLFCPOSTORDCRED149 ==> PCIE L0TXTLFCPOSTORDCRED149)
		)
		(element L0TXTLFCPOSTORDCRED15 1
			(pin L0TXTLFCPOSTORDCRED15 output)
			(conn L0TXTLFCPOSTORDCRED15 L0TXTLFCPOSTORDCRED15 ==> PCIE L0TXTLFCPOSTORDCRED15)
		)
		(element L0TXTLFCPOSTORDCRED150 1
			(pin L0TXTLFCPOSTORDCRED150 output)
			(conn L0TXTLFCPOSTORDCRED150 L0TXTLFCPOSTORDCRED150 ==> PCIE L0TXTLFCPOSTORDCRED150)
		)
		(element L0TXTLFCPOSTORDCRED151 1
			(pin L0TXTLFCPOSTORDCRED151 output)
			(conn L0TXTLFCPOSTORDCRED151 L0TXTLFCPOSTORDCRED151 ==> PCIE L0TXTLFCPOSTORDCRED151)
		)
		(element L0TXTLFCPOSTORDCRED152 1
			(pin L0TXTLFCPOSTORDCRED152 output)
			(conn L0TXTLFCPOSTORDCRED152 L0TXTLFCPOSTORDCRED152 ==> PCIE L0TXTLFCPOSTORDCRED152)
		)
		(element L0TXTLFCPOSTORDCRED153 1
			(pin L0TXTLFCPOSTORDCRED153 output)
			(conn L0TXTLFCPOSTORDCRED153 L0TXTLFCPOSTORDCRED153 ==> PCIE L0TXTLFCPOSTORDCRED153)
		)
		(element L0TXTLFCPOSTORDCRED154 1
			(pin L0TXTLFCPOSTORDCRED154 output)
			(conn L0TXTLFCPOSTORDCRED154 L0TXTLFCPOSTORDCRED154 ==> PCIE L0TXTLFCPOSTORDCRED154)
		)
		(element L0TXTLFCPOSTORDCRED155 1
			(pin L0TXTLFCPOSTORDCRED155 output)
			(conn L0TXTLFCPOSTORDCRED155 L0TXTLFCPOSTORDCRED155 ==> PCIE L0TXTLFCPOSTORDCRED155)
		)
		(element L0TXTLFCPOSTORDCRED156 1
			(pin L0TXTLFCPOSTORDCRED156 output)
			(conn L0TXTLFCPOSTORDCRED156 L0TXTLFCPOSTORDCRED156 ==> PCIE L0TXTLFCPOSTORDCRED156)
		)
		(element L0TXTLFCPOSTORDCRED157 1
			(pin L0TXTLFCPOSTORDCRED157 output)
			(conn L0TXTLFCPOSTORDCRED157 L0TXTLFCPOSTORDCRED157 ==> PCIE L0TXTLFCPOSTORDCRED157)
		)
		(element L0TXTLFCPOSTORDCRED158 1
			(pin L0TXTLFCPOSTORDCRED158 output)
			(conn L0TXTLFCPOSTORDCRED158 L0TXTLFCPOSTORDCRED158 ==> PCIE L0TXTLFCPOSTORDCRED158)
		)
		(element L0TXTLFCPOSTORDCRED159 1
			(pin L0TXTLFCPOSTORDCRED159 output)
			(conn L0TXTLFCPOSTORDCRED159 L0TXTLFCPOSTORDCRED159 ==> PCIE L0TXTLFCPOSTORDCRED159)
		)
		(element L0TXTLFCPOSTORDCRED16 1
			(pin L0TXTLFCPOSTORDCRED16 output)
			(conn L0TXTLFCPOSTORDCRED16 L0TXTLFCPOSTORDCRED16 ==> PCIE L0TXTLFCPOSTORDCRED16)
		)
		(element L0TXTLFCPOSTORDCRED17 1
			(pin L0TXTLFCPOSTORDCRED17 output)
			(conn L0TXTLFCPOSTORDCRED17 L0TXTLFCPOSTORDCRED17 ==> PCIE L0TXTLFCPOSTORDCRED17)
		)
		(element L0TXTLFCPOSTORDCRED18 1
			(pin L0TXTLFCPOSTORDCRED18 output)
			(conn L0TXTLFCPOSTORDCRED18 L0TXTLFCPOSTORDCRED18 ==> PCIE L0TXTLFCPOSTORDCRED18)
		)
		(element L0TXTLFCPOSTORDCRED19 1
			(pin L0TXTLFCPOSTORDCRED19 output)
			(conn L0TXTLFCPOSTORDCRED19 L0TXTLFCPOSTORDCRED19 ==> PCIE L0TXTLFCPOSTORDCRED19)
		)
		(element L0TXTLFCPOSTORDCRED2 1
			(pin L0TXTLFCPOSTORDCRED2 output)
			(conn L0TXTLFCPOSTORDCRED2 L0TXTLFCPOSTORDCRED2 ==> PCIE L0TXTLFCPOSTORDCRED2)
		)
		(element L0TXTLFCPOSTORDCRED20 1
			(pin L0TXTLFCPOSTORDCRED20 output)
			(conn L0TXTLFCPOSTORDCRED20 L0TXTLFCPOSTORDCRED20 ==> PCIE L0TXTLFCPOSTORDCRED20)
		)
		(element L0TXTLFCPOSTORDCRED21 1
			(pin L0TXTLFCPOSTORDCRED21 output)
			(conn L0TXTLFCPOSTORDCRED21 L0TXTLFCPOSTORDCRED21 ==> PCIE L0TXTLFCPOSTORDCRED21)
		)
		(element L0TXTLFCPOSTORDCRED22 1
			(pin L0TXTLFCPOSTORDCRED22 output)
			(conn L0TXTLFCPOSTORDCRED22 L0TXTLFCPOSTORDCRED22 ==> PCIE L0TXTLFCPOSTORDCRED22)
		)
		(element L0TXTLFCPOSTORDCRED23 1
			(pin L0TXTLFCPOSTORDCRED23 output)
			(conn L0TXTLFCPOSTORDCRED23 L0TXTLFCPOSTORDCRED23 ==> PCIE L0TXTLFCPOSTORDCRED23)
		)
		(element L0TXTLFCPOSTORDCRED24 1
			(pin L0TXTLFCPOSTORDCRED24 output)
			(conn L0TXTLFCPOSTORDCRED24 L0TXTLFCPOSTORDCRED24 ==> PCIE L0TXTLFCPOSTORDCRED24)
		)
		(element L0TXTLFCPOSTORDCRED25 1
			(pin L0TXTLFCPOSTORDCRED25 output)
			(conn L0TXTLFCPOSTORDCRED25 L0TXTLFCPOSTORDCRED25 ==> PCIE L0TXTLFCPOSTORDCRED25)
		)
		(element L0TXTLFCPOSTORDCRED26 1
			(pin L0TXTLFCPOSTORDCRED26 output)
			(conn L0TXTLFCPOSTORDCRED26 L0TXTLFCPOSTORDCRED26 ==> PCIE L0TXTLFCPOSTORDCRED26)
		)
		(element L0TXTLFCPOSTORDCRED27 1
			(pin L0TXTLFCPOSTORDCRED27 output)
			(conn L0TXTLFCPOSTORDCRED27 L0TXTLFCPOSTORDCRED27 ==> PCIE L0TXTLFCPOSTORDCRED27)
		)
		(element L0TXTLFCPOSTORDCRED28 1
			(pin L0TXTLFCPOSTORDCRED28 output)
			(conn L0TXTLFCPOSTORDCRED28 L0TXTLFCPOSTORDCRED28 ==> PCIE L0TXTLFCPOSTORDCRED28)
		)
		(element L0TXTLFCPOSTORDCRED29 1
			(pin L0TXTLFCPOSTORDCRED29 output)
			(conn L0TXTLFCPOSTORDCRED29 L0TXTLFCPOSTORDCRED29 ==> PCIE L0TXTLFCPOSTORDCRED29)
		)
		(element L0TXTLFCPOSTORDCRED3 1
			(pin L0TXTLFCPOSTORDCRED3 output)
			(conn L0TXTLFCPOSTORDCRED3 L0TXTLFCPOSTORDCRED3 ==> PCIE L0TXTLFCPOSTORDCRED3)
		)
		(element L0TXTLFCPOSTORDCRED30 1
			(pin L0TXTLFCPOSTORDCRED30 output)
			(conn L0TXTLFCPOSTORDCRED30 L0TXTLFCPOSTORDCRED30 ==> PCIE L0TXTLFCPOSTORDCRED30)
		)
		(element L0TXTLFCPOSTORDCRED31 1
			(pin L0TXTLFCPOSTORDCRED31 output)
			(conn L0TXTLFCPOSTORDCRED31 L0TXTLFCPOSTORDCRED31 ==> PCIE L0TXTLFCPOSTORDCRED31)
		)
		(element L0TXTLFCPOSTORDCRED32 1
			(pin L0TXTLFCPOSTORDCRED32 output)
			(conn L0TXTLFCPOSTORDCRED32 L0TXTLFCPOSTORDCRED32 ==> PCIE L0TXTLFCPOSTORDCRED32)
		)
		(element L0TXTLFCPOSTORDCRED33 1
			(pin L0TXTLFCPOSTORDCRED33 output)
			(conn L0TXTLFCPOSTORDCRED33 L0TXTLFCPOSTORDCRED33 ==> PCIE L0TXTLFCPOSTORDCRED33)
		)
		(element L0TXTLFCPOSTORDCRED34 1
			(pin L0TXTLFCPOSTORDCRED34 output)
			(conn L0TXTLFCPOSTORDCRED34 L0TXTLFCPOSTORDCRED34 ==> PCIE L0TXTLFCPOSTORDCRED34)
		)
		(element L0TXTLFCPOSTORDCRED35 1
			(pin L0TXTLFCPOSTORDCRED35 output)
			(conn L0TXTLFCPOSTORDCRED35 L0TXTLFCPOSTORDCRED35 ==> PCIE L0TXTLFCPOSTORDCRED35)
		)
		(element L0TXTLFCPOSTORDCRED36 1
			(pin L0TXTLFCPOSTORDCRED36 output)
			(conn L0TXTLFCPOSTORDCRED36 L0TXTLFCPOSTORDCRED36 ==> PCIE L0TXTLFCPOSTORDCRED36)
		)
		(element L0TXTLFCPOSTORDCRED37 1
			(pin L0TXTLFCPOSTORDCRED37 output)
			(conn L0TXTLFCPOSTORDCRED37 L0TXTLFCPOSTORDCRED37 ==> PCIE L0TXTLFCPOSTORDCRED37)
		)
		(element L0TXTLFCPOSTORDCRED38 1
			(pin L0TXTLFCPOSTORDCRED38 output)
			(conn L0TXTLFCPOSTORDCRED38 L0TXTLFCPOSTORDCRED38 ==> PCIE L0TXTLFCPOSTORDCRED38)
		)
		(element L0TXTLFCPOSTORDCRED39 1
			(pin L0TXTLFCPOSTORDCRED39 output)
			(conn L0TXTLFCPOSTORDCRED39 L0TXTLFCPOSTORDCRED39 ==> PCIE L0TXTLFCPOSTORDCRED39)
		)
		(element L0TXTLFCPOSTORDCRED4 1
			(pin L0TXTLFCPOSTORDCRED4 output)
			(conn L0TXTLFCPOSTORDCRED4 L0TXTLFCPOSTORDCRED4 ==> PCIE L0TXTLFCPOSTORDCRED4)
		)
		(element L0TXTLFCPOSTORDCRED40 1
			(pin L0TXTLFCPOSTORDCRED40 output)
			(conn L0TXTLFCPOSTORDCRED40 L0TXTLFCPOSTORDCRED40 ==> PCIE L0TXTLFCPOSTORDCRED40)
		)
		(element L0TXTLFCPOSTORDCRED41 1
			(pin L0TXTLFCPOSTORDCRED41 output)
			(conn L0TXTLFCPOSTORDCRED41 L0TXTLFCPOSTORDCRED41 ==> PCIE L0TXTLFCPOSTORDCRED41)
		)
		(element L0TXTLFCPOSTORDCRED42 1
			(pin L0TXTLFCPOSTORDCRED42 output)
			(conn L0TXTLFCPOSTORDCRED42 L0TXTLFCPOSTORDCRED42 ==> PCIE L0TXTLFCPOSTORDCRED42)
		)
		(element L0TXTLFCPOSTORDCRED43 1
			(pin L0TXTLFCPOSTORDCRED43 output)
			(conn L0TXTLFCPOSTORDCRED43 L0TXTLFCPOSTORDCRED43 ==> PCIE L0TXTLFCPOSTORDCRED43)
		)
		(element L0TXTLFCPOSTORDCRED44 1
			(pin L0TXTLFCPOSTORDCRED44 output)
			(conn L0TXTLFCPOSTORDCRED44 L0TXTLFCPOSTORDCRED44 ==> PCIE L0TXTLFCPOSTORDCRED44)
		)
		(element L0TXTLFCPOSTORDCRED45 1
			(pin L0TXTLFCPOSTORDCRED45 output)
			(conn L0TXTLFCPOSTORDCRED45 L0TXTLFCPOSTORDCRED45 ==> PCIE L0TXTLFCPOSTORDCRED45)
		)
		(element L0TXTLFCPOSTORDCRED46 1
			(pin L0TXTLFCPOSTORDCRED46 output)
			(conn L0TXTLFCPOSTORDCRED46 L0TXTLFCPOSTORDCRED46 ==> PCIE L0TXTLFCPOSTORDCRED46)
		)
		(element L0TXTLFCPOSTORDCRED47 1
			(pin L0TXTLFCPOSTORDCRED47 output)
			(conn L0TXTLFCPOSTORDCRED47 L0TXTLFCPOSTORDCRED47 ==> PCIE L0TXTLFCPOSTORDCRED47)
		)
		(element L0TXTLFCPOSTORDCRED48 1
			(pin L0TXTLFCPOSTORDCRED48 output)
			(conn L0TXTLFCPOSTORDCRED48 L0TXTLFCPOSTORDCRED48 ==> PCIE L0TXTLFCPOSTORDCRED48)
		)
		(element L0TXTLFCPOSTORDCRED49 1
			(pin L0TXTLFCPOSTORDCRED49 output)
			(conn L0TXTLFCPOSTORDCRED49 L0TXTLFCPOSTORDCRED49 ==> PCIE L0TXTLFCPOSTORDCRED49)
		)
		(element L0TXTLFCPOSTORDCRED5 1
			(pin L0TXTLFCPOSTORDCRED5 output)
			(conn L0TXTLFCPOSTORDCRED5 L0TXTLFCPOSTORDCRED5 ==> PCIE L0TXTLFCPOSTORDCRED5)
		)
		(element L0TXTLFCPOSTORDCRED50 1
			(pin L0TXTLFCPOSTORDCRED50 output)
			(conn L0TXTLFCPOSTORDCRED50 L0TXTLFCPOSTORDCRED50 ==> PCIE L0TXTLFCPOSTORDCRED50)
		)
		(element L0TXTLFCPOSTORDCRED51 1
			(pin L0TXTLFCPOSTORDCRED51 output)
			(conn L0TXTLFCPOSTORDCRED51 L0TXTLFCPOSTORDCRED51 ==> PCIE L0TXTLFCPOSTORDCRED51)
		)
		(element L0TXTLFCPOSTORDCRED52 1
			(pin L0TXTLFCPOSTORDCRED52 output)
			(conn L0TXTLFCPOSTORDCRED52 L0TXTLFCPOSTORDCRED52 ==> PCIE L0TXTLFCPOSTORDCRED52)
		)
		(element L0TXTLFCPOSTORDCRED53 1
			(pin L0TXTLFCPOSTORDCRED53 output)
			(conn L0TXTLFCPOSTORDCRED53 L0TXTLFCPOSTORDCRED53 ==> PCIE L0TXTLFCPOSTORDCRED53)
		)
		(element L0TXTLFCPOSTORDCRED54 1
			(pin L0TXTLFCPOSTORDCRED54 output)
			(conn L0TXTLFCPOSTORDCRED54 L0TXTLFCPOSTORDCRED54 ==> PCIE L0TXTLFCPOSTORDCRED54)
		)
		(element L0TXTLFCPOSTORDCRED55 1
			(pin L0TXTLFCPOSTORDCRED55 output)
			(conn L0TXTLFCPOSTORDCRED55 L0TXTLFCPOSTORDCRED55 ==> PCIE L0TXTLFCPOSTORDCRED55)
		)
		(element L0TXTLFCPOSTORDCRED56 1
			(pin L0TXTLFCPOSTORDCRED56 output)
			(conn L0TXTLFCPOSTORDCRED56 L0TXTLFCPOSTORDCRED56 ==> PCIE L0TXTLFCPOSTORDCRED56)
		)
		(element L0TXTLFCPOSTORDCRED57 1
			(pin L0TXTLFCPOSTORDCRED57 output)
			(conn L0TXTLFCPOSTORDCRED57 L0TXTLFCPOSTORDCRED57 ==> PCIE L0TXTLFCPOSTORDCRED57)
		)
		(element L0TXTLFCPOSTORDCRED58 1
			(pin L0TXTLFCPOSTORDCRED58 output)
			(conn L0TXTLFCPOSTORDCRED58 L0TXTLFCPOSTORDCRED58 ==> PCIE L0TXTLFCPOSTORDCRED58)
		)
		(element L0TXTLFCPOSTORDCRED59 1
			(pin L0TXTLFCPOSTORDCRED59 output)
			(conn L0TXTLFCPOSTORDCRED59 L0TXTLFCPOSTORDCRED59 ==> PCIE L0TXTLFCPOSTORDCRED59)
		)
		(element L0TXTLFCPOSTORDCRED6 1
			(pin L0TXTLFCPOSTORDCRED6 output)
			(conn L0TXTLFCPOSTORDCRED6 L0TXTLFCPOSTORDCRED6 ==> PCIE L0TXTLFCPOSTORDCRED6)
		)
		(element L0TXTLFCPOSTORDCRED60 1
			(pin L0TXTLFCPOSTORDCRED60 output)
			(conn L0TXTLFCPOSTORDCRED60 L0TXTLFCPOSTORDCRED60 ==> PCIE L0TXTLFCPOSTORDCRED60)
		)
		(element L0TXTLFCPOSTORDCRED61 1
			(pin L0TXTLFCPOSTORDCRED61 output)
			(conn L0TXTLFCPOSTORDCRED61 L0TXTLFCPOSTORDCRED61 ==> PCIE L0TXTLFCPOSTORDCRED61)
		)
		(element L0TXTLFCPOSTORDCRED62 1
			(pin L0TXTLFCPOSTORDCRED62 output)
			(conn L0TXTLFCPOSTORDCRED62 L0TXTLFCPOSTORDCRED62 ==> PCIE L0TXTLFCPOSTORDCRED62)
		)
		(element L0TXTLFCPOSTORDCRED63 1
			(pin L0TXTLFCPOSTORDCRED63 output)
			(conn L0TXTLFCPOSTORDCRED63 L0TXTLFCPOSTORDCRED63 ==> PCIE L0TXTLFCPOSTORDCRED63)
		)
		(element L0TXTLFCPOSTORDCRED64 1
			(pin L0TXTLFCPOSTORDCRED64 output)
			(conn L0TXTLFCPOSTORDCRED64 L0TXTLFCPOSTORDCRED64 ==> PCIE L0TXTLFCPOSTORDCRED64)
		)
		(element L0TXTLFCPOSTORDCRED65 1
			(pin L0TXTLFCPOSTORDCRED65 output)
			(conn L0TXTLFCPOSTORDCRED65 L0TXTLFCPOSTORDCRED65 ==> PCIE L0TXTLFCPOSTORDCRED65)
		)
		(element L0TXTLFCPOSTORDCRED66 1
			(pin L0TXTLFCPOSTORDCRED66 output)
			(conn L0TXTLFCPOSTORDCRED66 L0TXTLFCPOSTORDCRED66 ==> PCIE L0TXTLFCPOSTORDCRED66)
		)
		(element L0TXTLFCPOSTORDCRED67 1
			(pin L0TXTLFCPOSTORDCRED67 output)
			(conn L0TXTLFCPOSTORDCRED67 L0TXTLFCPOSTORDCRED67 ==> PCIE L0TXTLFCPOSTORDCRED67)
		)
		(element L0TXTLFCPOSTORDCRED68 1
			(pin L0TXTLFCPOSTORDCRED68 output)
			(conn L0TXTLFCPOSTORDCRED68 L0TXTLFCPOSTORDCRED68 ==> PCIE L0TXTLFCPOSTORDCRED68)
		)
		(element L0TXTLFCPOSTORDCRED69 1
			(pin L0TXTLFCPOSTORDCRED69 output)
			(conn L0TXTLFCPOSTORDCRED69 L0TXTLFCPOSTORDCRED69 ==> PCIE L0TXTLFCPOSTORDCRED69)
		)
		(element L0TXTLFCPOSTORDCRED7 1
			(pin L0TXTLFCPOSTORDCRED7 output)
			(conn L0TXTLFCPOSTORDCRED7 L0TXTLFCPOSTORDCRED7 ==> PCIE L0TXTLFCPOSTORDCRED7)
		)
		(element L0TXTLFCPOSTORDCRED70 1
			(pin L0TXTLFCPOSTORDCRED70 output)
			(conn L0TXTLFCPOSTORDCRED70 L0TXTLFCPOSTORDCRED70 ==> PCIE L0TXTLFCPOSTORDCRED70)
		)
		(element L0TXTLFCPOSTORDCRED71 1
			(pin L0TXTLFCPOSTORDCRED71 output)
			(conn L0TXTLFCPOSTORDCRED71 L0TXTLFCPOSTORDCRED71 ==> PCIE L0TXTLFCPOSTORDCRED71)
		)
		(element L0TXTLFCPOSTORDCRED72 1
			(pin L0TXTLFCPOSTORDCRED72 output)
			(conn L0TXTLFCPOSTORDCRED72 L0TXTLFCPOSTORDCRED72 ==> PCIE L0TXTLFCPOSTORDCRED72)
		)
		(element L0TXTLFCPOSTORDCRED73 1
			(pin L0TXTLFCPOSTORDCRED73 output)
			(conn L0TXTLFCPOSTORDCRED73 L0TXTLFCPOSTORDCRED73 ==> PCIE L0TXTLFCPOSTORDCRED73)
		)
		(element L0TXTLFCPOSTORDCRED74 1
			(pin L0TXTLFCPOSTORDCRED74 output)
			(conn L0TXTLFCPOSTORDCRED74 L0TXTLFCPOSTORDCRED74 ==> PCIE L0TXTLFCPOSTORDCRED74)
		)
		(element L0TXTLFCPOSTORDCRED75 1
			(pin L0TXTLFCPOSTORDCRED75 output)
			(conn L0TXTLFCPOSTORDCRED75 L0TXTLFCPOSTORDCRED75 ==> PCIE L0TXTLFCPOSTORDCRED75)
		)
		(element L0TXTLFCPOSTORDCRED76 1
			(pin L0TXTLFCPOSTORDCRED76 output)
			(conn L0TXTLFCPOSTORDCRED76 L0TXTLFCPOSTORDCRED76 ==> PCIE L0TXTLFCPOSTORDCRED76)
		)
		(element L0TXTLFCPOSTORDCRED77 1
			(pin L0TXTLFCPOSTORDCRED77 output)
			(conn L0TXTLFCPOSTORDCRED77 L0TXTLFCPOSTORDCRED77 ==> PCIE L0TXTLFCPOSTORDCRED77)
		)
		(element L0TXTLFCPOSTORDCRED78 1
			(pin L0TXTLFCPOSTORDCRED78 output)
			(conn L0TXTLFCPOSTORDCRED78 L0TXTLFCPOSTORDCRED78 ==> PCIE L0TXTLFCPOSTORDCRED78)
		)
		(element L0TXTLFCPOSTORDCRED79 1
			(pin L0TXTLFCPOSTORDCRED79 output)
			(conn L0TXTLFCPOSTORDCRED79 L0TXTLFCPOSTORDCRED79 ==> PCIE L0TXTLFCPOSTORDCRED79)
		)
		(element L0TXTLFCPOSTORDCRED8 1
			(pin L0TXTLFCPOSTORDCRED8 output)
			(conn L0TXTLFCPOSTORDCRED8 L0TXTLFCPOSTORDCRED8 ==> PCIE L0TXTLFCPOSTORDCRED8)
		)
		(element L0TXTLFCPOSTORDCRED80 1
			(pin L0TXTLFCPOSTORDCRED80 output)
			(conn L0TXTLFCPOSTORDCRED80 L0TXTLFCPOSTORDCRED80 ==> PCIE L0TXTLFCPOSTORDCRED80)
		)
		(element L0TXTLFCPOSTORDCRED81 1
			(pin L0TXTLFCPOSTORDCRED81 output)
			(conn L0TXTLFCPOSTORDCRED81 L0TXTLFCPOSTORDCRED81 ==> PCIE L0TXTLFCPOSTORDCRED81)
		)
		(element L0TXTLFCPOSTORDCRED82 1
			(pin L0TXTLFCPOSTORDCRED82 output)
			(conn L0TXTLFCPOSTORDCRED82 L0TXTLFCPOSTORDCRED82 ==> PCIE L0TXTLFCPOSTORDCRED82)
		)
		(element L0TXTLFCPOSTORDCRED83 1
			(pin L0TXTLFCPOSTORDCRED83 output)
			(conn L0TXTLFCPOSTORDCRED83 L0TXTLFCPOSTORDCRED83 ==> PCIE L0TXTLFCPOSTORDCRED83)
		)
		(element L0TXTLFCPOSTORDCRED84 1
			(pin L0TXTLFCPOSTORDCRED84 output)
			(conn L0TXTLFCPOSTORDCRED84 L0TXTLFCPOSTORDCRED84 ==> PCIE L0TXTLFCPOSTORDCRED84)
		)
		(element L0TXTLFCPOSTORDCRED85 1
			(pin L0TXTLFCPOSTORDCRED85 output)
			(conn L0TXTLFCPOSTORDCRED85 L0TXTLFCPOSTORDCRED85 ==> PCIE L0TXTLFCPOSTORDCRED85)
		)
		(element L0TXTLFCPOSTORDCRED86 1
			(pin L0TXTLFCPOSTORDCRED86 output)
			(conn L0TXTLFCPOSTORDCRED86 L0TXTLFCPOSTORDCRED86 ==> PCIE L0TXTLFCPOSTORDCRED86)
		)
		(element L0TXTLFCPOSTORDCRED87 1
			(pin L0TXTLFCPOSTORDCRED87 output)
			(conn L0TXTLFCPOSTORDCRED87 L0TXTLFCPOSTORDCRED87 ==> PCIE L0TXTLFCPOSTORDCRED87)
		)
		(element L0TXTLFCPOSTORDCRED88 1
			(pin L0TXTLFCPOSTORDCRED88 output)
			(conn L0TXTLFCPOSTORDCRED88 L0TXTLFCPOSTORDCRED88 ==> PCIE L0TXTLFCPOSTORDCRED88)
		)
		(element L0TXTLFCPOSTORDCRED89 1
			(pin L0TXTLFCPOSTORDCRED89 output)
			(conn L0TXTLFCPOSTORDCRED89 L0TXTLFCPOSTORDCRED89 ==> PCIE L0TXTLFCPOSTORDCRED89)
		)
		(element L0TXTLFCPOSTORDCRED9 1
			(pin L0TXTLFCPOSTORDCRED9 output)
			(conn L0TXTLFCPOSTORDCRED9 L0TXTLFCPOSTORDCRED9 ==> PCIE L0TXTLFCPOSTORDCRED9)
		)
		(element L0TXTLFCPOSTORDCRED90 1
			(pin L0TXTLFCPOSTORDCRED90 output)
			(conn L0TXTLFCPOSTORDCRED90 L0TXTLFCPOSTORDCRED90 ==> PCIE L0TXTLFCPOSTORDCRED90)
		)
		(element L0TXTLFCPOSTORDCRED91 1
			(pin L0TXTLFCPOSTORDCRED91 output)
			(conn L0TXTLFCPOSTORDCRED91 L0TXTLFCPOSTORDCRED91 ==> PCIE L0TXTLFCPOSTORDCRED91)
		)
		(element L0TXTLFCPOSTORDCRED92 1
			(pin L0TXTLFCPOSTORDCRED92 output)
			(conn L0TXTLFCPOSTORDCRED92 L0TXTLFCPOSTORDCRED92 ==> PCIE L0TXTLFCPOSTORDCRED92)
		)
		(element L0TXTLFCPOSTORDCRED93 1
			(pin L0TXTLFCPOSTORDCRED93 output)
			(conn L0TXTLFCPOSTORDCRED93 L0TXTLFCPOSTORDCRED93 ==> PCIE L0TXTLFCPOSTORDCRED93)
		)
		(element L0TXTLFCPOSTORDCRED94 1
			(pin L0TXTLFCPOSTORDCRED94 output)
			(conn L0TXTLFCPOSTORDCRED94 L0TXTLFCPOSTORDCRED94 ==> PCIE L0TXTLFCPOSTORDCRED94)
		)
		(element L0TXTLFCPOSTORDCRED95 1
			(pin L0TXTLFCPOSTORDCRED95 output)
			(conn L0TXTLFCPOSTORDCRED95 L0TXTLFCPOSTORDCRED95 ==> PCIE L0TXTLFCPOSTORDCRED95)
		)
		(element L0TXTLFCPOSTORDCRED96 1
			(pin L0TXTLFCPOSTORDCRED96 output)
			(conn L0TXTLFCPOSTORDCRED96 L0TXTLFCPOSTORDCRED96 ==> PCIE L0TXTLFCPOSTORDCRED96)
		)
		(element L0TXTLFCPOSTORDCRED97 1
			(pin L0TXTLFCPOSTORDCRED97 output)
			(conn L0TXTLFCPOSTORDCRED97 L0TXTLFCPOSTORDCRED97 ==> PCIE L0TXTLFCPOSTORDCRED97)
		)
		(element L0TXTLFCPOSTORDCRED98 1
			(pin L0TXTLFCPOSTORDCRED98 output)
			(conn L0TXTLFCPOSTORDCRED98 L0TXTLFCPOSTORDCRED98 ==> PCIE L0TXTLFCPOSTORDCRED98)
		)
		(element L0TXTLFCPOSTORDCRED99 1
			(pin L0TXTLFCPOSTORDCRED99 output)
			(conn L0TXTLFCPOSTORDCRED99 L0TXTLFCPOSTORDCRED99 ==> PCIE L0TXTLFCPOSTORDCRED99)
		)
		(element L0TXTLFCPOSTORDUPDATE0 1
			(pin L0TXTLFCPOSTORDUPDATE0 output)
			(conn L0TXTLFCPOSTORDUPDATE0 L0TXTLFCPOSTORDUPDATE0 ==> PCIE L0TXTLFCPOSTORDUPDATE0)
		)
		(element L0TXTLFCPOSTORDUPDATE1 1
			(pin L0TXTLFCPOSTORDUPDATE1 output)
			(conn L0TXTLFCPOSTORDUPDATE1 L0TXTLFCPOSTORDUPDATE1 ==> PCIE L0TXTLFCPOSTORDUPDATE1)
		)
		(element L0TXTLFCPOSTORDUPDATE10 1
			(pin L0TXTLFCPOSTORDUPDATE10 output)
			(conn L0TXTLFCPOSTORDUPDATE10 L0TXTLFCPOSTORDUPDATE10 ==> PCIE L0TXTLFCPOSTORDUPDATE10)
		)
		(element L0TXTLFCPOSTORDUPDATE11 1
			(pin L0TXTLFCPOSTORDUPDATE11 output)
			(conn L0TXTLFCPOSTORDUPDATE11 L0TXTLFCPOSTORDUPDATE11 ==> PCIE L0TXTLFCPOSTORDUPDATE11)
		)
		(element L0TXTLFCPOSTORDUPDATE12 1
			(pin L0TXTLFCPOSTORDUPDATE12 output)
			(conn L0TXTLFCPOSTORDUPDATE12 L0TXTLFCPOSTORDUPDATE12 ==> PCIE L0TXTLFCPOSTORDUPDATE12)
		)
		(element L0TXTLFCPOSTORDUPDATE13 1
			(pin L0TXTLFCPOSTORDUPDATE13 output)
			(conn L0TXTLFCPOSTORDUPDATE13 L0TXTLFCPOSTORDUPDATE13 ==> PCIE L0TXTLFCPOSTORDUPDATE13)
		)
		(element L0TXTLFCPOSTORDUPDATE14 1
			(pin L0TXTLFCPOSTORDUPDATE14 output)
			(conn L0TXTLFCPOSTORDUPDATE14 L0TXTLFCPOSTORDUPDATE14 ==> PCIE L0TXTLFCPOSTORDUPDATE14)
		)
		(element L0TXTLFCPOSTORDUPDATE15 1
			(pin L0TXTLFCPOSTORDUPDATE15 output)
			(conn L0TXTLFCPOSTORDUPDATE15 L0TXTLFCPOSTORDUPDATE15 ==> PCIE L0TXTLFCPOSTORDUPDATE15)
		)
		(element L0TXTLFCPOSTORDUPDATE2 1
			(pin L0TXTLFCPOSTORDUPDATE2 output)
			(conn L0TXTLFCPOSTORDUPDATE2 L0TXTLFCPOSTORDUPDATE2 ==> PCIE L0TXTLFCPOSTORDUPDATE2)
		)
		(element L0TXTLFCPOSTORDUPDATE3 1
			(pin L0TXTLFCPOSTORDUPDATE3 output)
			(conn L0TXTLFCPOSTORDUPDATE3 L0TXTLFCPOSTORDUPDATE3 ==> PCIE L0TXTLFCPOSTORDUPDATE3)
		)
		(element L0TXTLFCPOSTORDUPDATE4 1
			(pin L0TXTLFCPOSTORDUPDATE4 output)
			(conn L0TXTLFCPOSTORDUPDATE4 L0TXTLFCPOSTORDUPDATE4 ==> PCIE L0TXTLFCPOSTORDUPDATE4)
		)
		(element L0TXTLFCPOSTORDUPDATE5 1
			(pin L0TXTLFCPOSTORDUPDATE5 output)
			(conn L0TXTLFCPOSTORDUPDATE5 L0TXTLFCPOSTORDUPDATE5 ==> PCIE L0TXTLFCPOSTORDUPDATE5)
		)
		(element L0TXTLFCPOSTORDUPDATE6 1
			(pin L0TXTLFCPOSTORDUPDATE6 output)
			(conn L0TXTLFCPOSTORDUPDATE6 L0TXTLFCPOSTORDUPDATE6 ==> PCIE L0TXTLFCPOSTORDUPDATE6)
		)
		(element L0TXTLFCPOSTORDUPDATE7 1
			(pin L0TXTLFCPOSTORDUPDATE7 output)
			(conn L0TXTLFCPOSTORDUPDATE7 L0TXTLFCPOSTORDUPDATE7 ==> PCIE L0TXTLFCPOSTORDUPDATE7)
		)
		(element L0TXTLFCPOSTORDUPDATE8 1
			(pin L0TXTLFCPOSTORDUPDATE8 output)
			(conn L0TXTLFCPOSTORDUPDATE8 L0TXTLFCPOSTORDUPDATE8 ==> PCIE L0TXTLFCPOSTORDUPDATE8)
		)
		(element L0TXTLFCPOSTORDUPDATE9 1
			(pin L0TXTLFCPOSTORDUPDATE9 output)
			(conn L0TXTLFCPOSTORDUPDATE9 L0TXTLFCPOSTORDUPDATE9 ==> PCIE L0TXTLFCPOSTORDUPDATE9)
		)
		(element L0TXTLSBFCDATA0 1
			(pin L0TXTLSBFCDATA0 output)
			(conn L0TXTLSBFCDATA0 L0TXTLSBFCDATA0 ==> PCIE L0TXTLSBFCDATA0)
		)
		(element L0TXTLSBFCDATA1 1
			(pin L0TXTLSBFCDATA1 output)
			(conn L0TXTLSBFCDATA1 L0TXTLSBFCDATA1 ==> PCIE L0TXTLSBFCDATA1)
		)
		(element L0TXTLSBFCDATA10 1
			(pin L0TXTLSBFCDATA10 output)
			(conn L0TXTLSBFCDATA10 L0TXTLSBFCDATA10 ==> PCIE L0TXTLSBFCDATA10)
		)
		(element L0TXTLSBFCDATA11 1
			(pin L0TXTLSBFCDATA11 output)
			(conn L0TXTLSBFCDATA11 L0TXTLSBFCDATA11 ==> PCIE L0TXTLSBFCDATA11)
		)
		(element L0TXTLSBFCDATA12 1
			(pin L0TXTLSBFCDATA12 output)
			(conn L0TXTLSBFCDATA12 L0TXTLSBFCDATA12 ==> PCIE L0TXTLSBFCDATA12)
		)
		(element L0TXTLSBFCDATA13 1
			(pin L0TXTLSBFCDATA13 output)
			(conn L0TXTLSBFCDATA13 L0TXTLSBFCDATA13 ==> PCIE L0TXTLSBFCDATA13)
		)
		(element L0TXTLSBFCDATA14 1
			(pin L0TXTLSBFCDATA14 output)
			(conn L0TXTLSBFCDATA14 L0TXTLSBFCDATA14 ==> PCIE L0TXTLSBFCDATA14)
		)
		(element L0TXTLSBFCDATA15 1
			(pin L0TXTLSBFCDATA15 output)
			(conn L0TXTLSBFCDATA15 L0TXTLSBFCDATA15 ==> PCIE L0TXTLSBFCDATA15)
		)
		(element L0TXTLSBFCDATA16 1
			(pin L0TXTLSBFCDATA16 output)
			(conn L0TXTLSBFCDATA16 L0TXTLSBFCDATA16 ==> PCIE L0TXTLSBFCDATA16)
		)
		(element L0TXTLSBFCDATA17 1
			(pin L0TXTLSBFCDATA17 output)
			(conn L0TXTLSBFCDATA17 L0TXTLSBFCDATA17 ==> PCIE L0TXTLSBFCDATA17)
		)
		(element L0TXTLSBFCDATA18 1
			(pin L0TXTLSBFCDATA18 output)
			(conn L0TXTLSBFCDATA18 L0TXTLSBFCDATA18 ==> PCIE L0TXTLSBFCDATA18)
		)
		(element L0TXTLSBFCDATA2 1
			(pin L0TXTLSBFCDATA2 output)
			(conn L0TXTLSBFCDATA2 L0TXTLSBFCDATA2 ==> PCIE L0TXTLSBFCDATA2)
		)
		(element L0TXTLSBFCDATA3 1
			(pin L0TXTLSBFCDATA3 output)
			(conn L0TXTLSBFCDATA3 L0TXTLSBFCDATA3 ==> PCIE L0TXTLSBFCDATA3)
		)
		(element L0TXTLSBFCDATA4 1
			(pin L0TXTLSBFCDATA4 output)
			(conn L0TXTLSBFCDATA4 L0TXTLSBFCDATA4 ==> PCIE L0TXTLSBFCDATA4)
		)
		(element L0TXTLSBFCDATA5 1
			(pin L0TXTLSBFCDATA5 output)
			(conn L0TXTLSBFCDATA5 L0TXTLSBFCDATA5 ==> PCIE L0TXTLSBFCDATA5)
		)
		(element L0TXTLSBFCDATA6 1
			(pin L0TXTLSBFCDATA6 output)
			(conn L0TXTLSBFCDATA6 L0TXTLSBFCDATA6 ==> PCIE L0TXTLSBFCDATA6)
		)
		(element L0TXTLSBFCDATA7 1
			(pin L0TXTLSBFCDATA7 output)
			(conn L0TXTLSBFCDATA7 L0TXTLSBFCDATA7 ==> PCIE L0TXTLSBFCDATA7)
		)
		(element L0TXTLSBFCDATA8 1
			(pin L0TXTLSBFCDATA8 output)
			(conn L0TXTLSBFCDATA8 L0TXTLSBFCDATA8 ==> PCIE L0TXTLSBFCDATA8)
		)
		(element L0TXTLSBFCDATA9 1
			(pin L0TXTLSBFCDATA9 output)
			(conn L0TXTLSBFCDATA9 L0TXTLSBFCDATA9 ==> PCIE L0TXTLSBFCDATA9)
		)
		(element L0TXTLSBFCUPDATE 1
			(pin L0TXTLSBFCUPDATE output)
			(conn L0TXTLSBFCUPDATE L0TXTLSBFCUPDATE ==> PCIE L0TXTLSBFCUPDATE)
		)
		(element L0TXTLTLPDATA0 1
			(pin L0TXTLTLPDATA0 output)
			(conn L0TXTLTLPDATA0 L0TXTLTLPDATA0 ==> PCIE L0TXTLTLPDATA0)
		)
		(element L0TXTLTLPDATA1 1
			(pin L0TXTLTLPDATA1 output)
			(conn L0TXTLTLPDATA1 L0TXTLTLPDATA1 ==> PCIE L0TXTLTLPDATA1)
		)
		(element L0TXTLTLPDATA10 1
			(pin L0TXTLTLPDATA10 output)
			(conn L0TXTLTLPDATA10 L0TXTLTLPDATA10 ==> PCIE L0TXTLTLPDATA10)
		)
		(element L0TXTLTLPDATA11 1
			(pin L0TXTLTLPDATA11 output)
			(conn L0TXTLTLPDATA11 L0TXTLTLPDATA11 ==> PCIE L0TXTLTLPDATA11)
		)
		(element L0TXTLTLPDATA12 1
			(pin L0TXTLTLPDATA12 output)
			(conn L0TXTLTLPDATA12 L0TXTLTLPDATA12 ==> PCIE L0TXTLTLPDATA12)
		)
		(element L0TXTLTLPDATA13 1
			(pin L0TXTLTLPDATA13 output)
			(conn L0TXTLTLPDATA13 L0TXTLTLPDATA13 ==> PCIE L0TXTLTLPDATA13)
		)
		(element L0TXTLTLPDATA14 1
			(pin L0TXTLTLPDATA14 output)
			(conn L0TXTLTLPDATA14 L0TXTLTLPDATA14 ==> PCIE L0TXTLTLPDATA14)
		)
		(element L0TXTLTLPDATA15 1
			(pin L0TXTLTLPDATA15 output)
			(conn L0TXTLTLPDATA15 L0TXTLTLPDATA15 ==> PCIE L0TXTLTLPDATA15)
		)
		(element L0TXTLTLPDATA16 1
			(pin L0TXTLTLPDATA16 output)
			(conn L0TXTLTLPDATA16 L0TXTLTLPDATA16 ==> PCIE L0TXTLTLPDATA16)
		)
		(element L0TXTLTLPDATA17 1
			(pin L0TXTLTLPDATA17 output)
			(conn L0TXTLTLPDATA17 L0TXTLTLPDATA17 ==> PCIE L0TXTLTLPDATA17)
		)
		(element L0TXTLTLPDATA18 1
			(pin L0TXTLTLPDATA18 output)
			(conn L0TXTLTLPDATA18 L0TXTLTLPDATA18 ==> PCIE L0TXTLTLPDATA18)
		)
		(element L0TXTLTLPDATA19 1
			(pin L0TXTLTLPDATA19 output)
			(conn L0TXTLTLPDATA19 L0TXTLTLPDATA19 ==> PCIE L0TXTLTLPDATA19)
		)
		(element L0TXTLTLPDATA2 1
			(pin L0TXTLTLPDATA2 output)
			(conn L0TXTLTLPDATA2 L0TXTLTLPDATA2 ==> PCIE L0TXTLTLPDATA2)
		)
		(element L0TXTLTLPDATA20 1
			(pin L0TXTLTLPDATA20 output)
			(conn L0TXTLTLPDATA20 L0TXTLTLPDATA20 ==> PCIE L0TXTLTLPDATA20)
		)
		(element L0TXTLTLPDATA21 1
			(pin L0TXTLTLPDATA21 output)
			(conn L0TXTLTLPDATA21 L0TXTLTLPDATA21 ==> PCIE L0TXTLTLPDATA21)
		)
		(element L0TXTLTLPDATA22 1
			(pin L0TXTLTLPDATA22 output)
			(conn L0TXTLTLPDATA22 L0TXTLTLPDATA22 ==> PCIE L0TXTLTLPDATA22)
		)
		(element L0TXTLTLPDATA23 1
			(pin L0TXTLTLPDATA23 output)
			(conn L0TXTLTLPDATA23 L0TXTLTLPDATA23 ==> PCIE L0TXTLTLPDATA23)
		)
		(element L0TXTLTLPDATA24 1
			(pin L0TXTLTLPDATA24 output)
			(conn L0TXTLTLPDATA24 L0TXTLTLPDATA24 ==> PCIE L0TXTLTLPDATA24)
		)
		(element L0TXTLTLPDATA25 1
			(pin L0TXTLTLPDATA25 output)
			(conn L0TXTLTLPDATA25 L0TXTLTLPDATA25 ==> PCIE L0TXTLTLPDATA25)
		)
		(element L0TXTLTLPDATA26 1
			(pin L0TXTLTLPDATA26 output)
			(conn L0TXTLTLPDATA26 L0TXTLTLPDATA26 ==> PCIE L0TXTLTLPDATA26)
		)
		(element L0TXTLTLPDATA27 1
			(pin L0TXTLTLPDATA27 output)
			(conn L0TXTLTLPDATA27 L0TXTLTLPDATA27 ==> PCIE L0TXTLTLPDATA27)
		)
		(element L0TXTLTLPDATA28 1
			(pin L0TXTLTLPDATA28 output)
			(conn L0TXTLTLPDATA28 L0TXTLTLPDATA28 ==> PCIE L0TXTLTLPDATA28)
		)
		(element L0TXTLTLPDATA29 1
			(pin L0TXTLTLPDATA29 output)
			(conn L0TXTLTLPDATA29 L0TXTLTLPDATA29 ==> PCIE L0TXTLTLPDATA29)
		)
		(element L0TXTLTLPDATA3 1
			(pin L0TXTLTLPDATA3 output)
			(conn L0TXTLTLPDATA3 L0TXTLTLPDATA3 ==> PCIE L0TXTLTLPDATA3)
		)
		(element L0TXTLTLPDATA30 1
			(pin L0TXTLTLPDATA30 output)
			(conn L0TXTLTLPDATA30 L0TXTLTLPDATA30 ==> PCIE L0TXTLTLPDATA30)
		)
		(element L0TXTLTLPDATA31 1
			(pin L0TXTLTLPDATA31 output)
			(conn L0TXTLTLPDATA31 L0TXTLTLPDATA31 ==> PCIE L0TXTLTLPDATA31)
		)
		(element L0TXTLTLPDATA32 1
			(pin L0TXTLTLPDATA32 output)
			(conn L0TXTLTLPDATA32 L0TXTLTLPDATA32 ==> PCIE L0TXTLTLPDATA32)
		)
		(element L0TXTLTLPDATA33 1
			(pin L0TXTLTLPDATA33 output)
			(conn L0TXTLTLPDATA33 L0TXTLTLPDATA33 ==> PCIE L0TXTLTLPDATA33)
		)
		(element L0TXTLTLPDATA34 1
			(pin L0TXTLTLPDATA34 output)
			(conn L0TXTLTLPDATA34 L0TXTLTLPDATA34 ==> PCIE L0TXTLTLPDATA34)
		)
		(element L0TXTLTLPDATA35 1
			(pin L0TXTLTLPDATA35 output)
			(conn L0TXTLTLPDATA35 L0TXTLTLPDATA35 ==> PCIE L0TXTLTLPDATA35)
		)
		(element L0TXTLTLPDATA36 1
			(pin L0TXTLTLPDATA36 output)
			(conn L0TXTLTLPDATA36 L0TXTLTLPDATA36 ==> PCIE L0TXTLTLPDATA36)
		)
		(element L0TXTLTLPDATA37 1
			(pin L0TXTLTLPDATA37 output)
			(conn L0TXTLTLPDATA37 L0TXTLTLPDATA37 ==> PCIE L0TXTLTLPDATA37)
		)
		(element L0TXTLTLPDATA38 1
			(pin L0TXTLTLPDATA38 output)
			(conn L0TXTLTLPDATA38 L0TXTLTLPDATA38 ==> PCIE L0TXTLTLPDATA38)
		)
		(element L0TXTLTLPDATA39 1
			(pin L0TXTLTLPDATA39 output)
			(conn L0TXTLTLPDATA39 L0TXTLTLPDATA39 ==> PCIE L0TXTLTLPDATA39)
		)
		(element L0TXTLTLPDATA4 1
			(pin L0TXTLTLPDATA4 output)
			(conn L0TXTLTLPDATA4 L0TXTLTLPDATA4 ==> PCIE L0TXTLTLPDATA4)
		)
		(element L0TXTLTLPDATA40 1
			(pin L0TXTLTLPDATA40 output)
			(conn L0TXTLTLPDATA40 L0TXTLTLPDATA40 ==> PCIE L0TXTLTLPDATA40)
		)
		(element L0TXTLTLPDATA41 1
			(pin L0TXTLTLPDATA41 output)
			(conn L0TXTLTLPDATA41 L0TXTLTLPDATA41 ==> PCIE L0TXTLTLPDATA41)
		)
		(element L0TXTLTLPDATA42 1
			(pin L0TXTLTLPDATA42 output)
			(conn L0TXTLTLPDATA42 L0TXTLTLPDATA42 ==> PCIE L0TXTLTLPDATA42)
		)
		(element L0TXTLTLPDATA43 1
			(pin L0TXTLTLPDATA43 output)
			(conn L0TXTLTLPDATA43 L0TXTLTLPDATA43 ==> PCIE L0TXTLTLPDATA43)
		)
		(element L0TXTLTLPDATA44 1
			(pin L0TXTLTLPDATA44 output)
			(conn L0TXTLTLPDATA44 L0TXTLTLPDATA44 ==> PCIE L0TXTLTLPDATA44)
		)
		(element L0TXTLTLPDATA45 1
			(pin L0TXTLTLPDATA45 output)
			(conn L0TXTLTLPDATA45 L0TXTLTLPDATA45 ==> PCIE L0TXTLTLPDATA45)
		)
		(element L0TXTLTLPDATA46 1
			(pin L0TXTLTLPDATA46 output)
			(conn L0TXTLTLPDATA46 L0TXTLTLPDATA46 ==> PCIE L0TXTLTLPDATA46)
		)
		(element L0TXTLTLPDATA47 1
			(pin L0TXTLTLPDATA47 output)
			(conn L0TXTLTLPDATA47 L0TXTLTLPDATA47 ==> PCIE L0TXTLTLPDATA47)
		)
		(element L0TXTLTLPDATA48 1
			(pin L0TXTLTLPDATA48 output)
			(conn L0TXTLTLPDATA48 L0TXTLTLPDATA48 ==> PCIE L0TXTLTLPDATA48)
		)
		(element L0TXTLTLPDATA49 1
			(pin L0TXTLTLPDATA49 output)
			(conn L0TXTLTLPDATA49 L0TXTLTLPDATA49 ==> PCIE L0TXTLTLPDATA49)
		)
		(element L0TXTLTLPDATA5 1
			(pin L0TXTLTLPDATA5 output)
			(conn L0TXTLTLPDATA5 L0TXTLTLPDATA5 ==> PCIE L0TXTLTLPDATA5)
		)
		(element L0TXTLTLPDATA50 1
			(pin L0TXTLTLPDATA50 output)
			(conn L0TXTLTLPDATA50 L0TXTLTLPDATA50 ==> PCIE L0TXTLTLPDATA50)
		)
		(element L0TXTLTLPDATA51 1
			(pin L0TXTLTLPDATA51 output)
			(conn L0TXTLTLPDATA51 L0TXTLTLPDATA51 ==> PCIE L0TXTLTLPDATA51)
		)
		(element L0TXTLTLPDATA52 1
			(pin L0TXTLTLPDATA52 output)
			(conn L0TXTLTLPDATA52 L0TXTLTLPDATA52 ==> PCIE L0TXTLTLPDATA52)
		)
		(element L0TXTLTLPDATA53 1
			(pin L0TXTLTLPDATA53 output)
			(conn L0TXTLTLPDATA53 L0TXTLTLPDATA53 ==> PCIE L0TXTLTLPDATA53)
		)
		(element L0TXTLTLPDATA54 1
			(pin L0TXTLTLPDATA54 output)
			(conn L0TXTLTLPDATA54 L0TXTLTLPDATA54 ==> PCIE L0TXTLTLPDATA54)
		)
		(element L0TXTLTLPDATA55 1
			(pin L0TXTLTLPDATA55 output)
			(conn L0TXTLTLPDATA55 L0TXTLTLPDATA55 ==> PCIE L0TXTLTLPDATA55)
		)
		(element L0TXTLTLPDATA56 1
			(pin L0TXTLTLPDATA56 output)
			(conn L0TXTLTLPDATA56 L0TXTLTLPDATA56 ==> PCIE L0TXTLTLPDATA56)
		)
		(element L0TXTLTLPDATA57 1
			(pin L0TXTLTLPDATA57 output)
			(conn L0TXTLTLPDATA57 L0TXTLTLPDATA57 ==> PCIE L0TXTLTLPDATA57)
		)
		(element L0TXTLTLPDATA58 1
			(pin L0TXTLTLPDATA58 output)
			(conn L0TXTLTLPDATA58 L0TXTLTLPDATA58 ==> PCIE L0TXTLTLPDATA58)
		)
		(element L0TXTLTLPDATA59 1
			(pin L0TXTLTLPDATA59 output)
			(conn L0TXTLTLPDATA59 L0TXTLTLPDATA59 ==> PCIE L0TXTLTLPDATA59)
		)
		(element L0TXTLTLPDATA6 1
			(pin L0TXTLTLPDATA6 output)
			(conn L0TXTLTLPDATA6 L0TXTLTLPDATA6 ==> PCIE L0TXTLTLPDATA6)
		)
		(element L0TXTLTLPDATA60 1
			(pin L0TXTLTLPDATA60 output)
			(conn L0TXTLTLPDATA60 L0TXTLTLPDATA60 ==> PCIE L0TXTLTLPDATA60)
		)
		(element L0TXTLTLPDATA61 1
			(pin L0TXTLTLPDATA61 output)
			(conn L0TXTLTLPDATA61 L0TXTLTLPDATA61 ==> PCIE L0TXTLTLPDATA61)
		)
		(element L0TXTLTLPDATA62 1
			(pin L0TXTLTLPDATA62 output)
			(conn L0TXTLTLPDATA62 L0TXTLTLPDATA62 ==> PCIE L0TXTLTLPDATA62)
		)
		(element L0TXTLTLPDATA63 1
			(pin L0TXTLTLPDATA63 output)
			(conn L0TXTLTLPDATA63 L0TXTLTLPDATA63 ==> PCIE L0TXTLTLPDATA63)
		)
		(element L0TXTLTLPDATA7 1
			(pin L0TXTLTLPDATA7 output)
			(conn L0TXTLTLPDATA7 L0TXTLTLPDATA7 ==> PCIE L0TXTLTLPDATA7)
		)
		(element L0TXTLTLPDATA8 1
			(pin L0TXTLTLPDATA8 output)
			(conn L0TXTLTLPDATA8 L0TXTLTLPDATA8 ==> PCIE L0TXTLTLPDATA8)
		)
		(element L0TXTLTLPDATA9 1
			(pin L0TXTLTLPDATA9 output)
			(conn L0TXTLTLPDATA9 L0TXTLTLPDATA9 ==> PCIE L0TXTLTLPDATA9)
		)
		(element L0TXTLTLPEDB 1
			(pin L0TXTLTLPEDB output)
			(conn L0TXTLTLPEDB L0TXTLTLPEDB ==> PCIE L0TXTLTLPEDB)
		)
		(element L0TXTLTLPENABLE0 1
			(pin L0TXTLTLPENABLE0 output)
			(conn L0TXTLTLPENABLE0 L0TXTLTLPENABLE0 ==> PCIE L0TXTLTLPENABLE0)
		)
		(element L0TXTLTLPENABLE1 1
			(pin L0TXTLTLPENABLE1 output)
			(conn L0TXTLTLPENABLE1 L0TXTLTLPENABLE1 ==> PCIE L0TXTLTLPENABLE1)
		)
		(element L0TXTLTLPEND0 1
			(pin L0TXTLTLPEND0 output)
			(conn L0TXTLTLPEND0 L0TXTLTLPEND0 ==> PCIE L0TXTLTLPEND0)
		)
		(element L0TXTLTLPEND1 1
			(pin L0TXTLTLPEND1 output)
			(conn L0TXTLTLPEND1 L0TXTLTLPEND1 ==> PCIE L0TXTLTLPEND1)
		)
		(element L0TXTLTLPLATENCY0 1
			(pin L0TXTLTLPLATENCY0 output)
			(conn L0TXTLTLPLATENCY0 L0TXTLTLPLATENCY0 ==> PCIE L0TXTLTLPLATENCY0)
		)
		(element L0TXTLTLPLATENCY1 1
			(pin L0TXTLTLPLATENCY1 output)
			(conn L0TXTLTLPLATENCY1 L0TXTLTLPLATENCY1 ==> PCIE L0TXTLTLPLATENCY1)
		)
		(element L0TXTLTLPLATENCY2 1
			(pin L0TXTLTLPLATENCY2 output)
			(conn L0TXTLTLPLATENCY2 L0TXTLTLPLATENCY2 ==> PCIE L0TXTLTLPLATENCY2)
		)
		(element L0TXTLTLPLATENCY3 1
			(pin L0TXTLTLPLATENCY3 output)
			(conn L0TXTLTLPLATENCY3 L0TXTLTLPLATENCY3 ==> PCIE L0TXTLTLPLATENCY3)
		)
		(element L0TXTLTLPREQ 1
			(pin L0TXTLTLPREQ output)
			(conn L0TXTLTLPREQ L0TXTLTLPREQ ==> PCIE L0TXTLTLPREQ)
		)
		(element L0TXTLTLPREQEND 1
			(pin L0TXTLTLPREQEND output)
			(conn L0TXTLTLPREQEND L0TXTLTLPREQEND ==> PCIE L0TXTLTLPREQEND)
		)
		(element L0TXTLTLPWIDTH 1
			(pin L0TXTLTLPWIDTH output)
			(conn L0TXTLTLPWIDTH L0TXTLTLPWIDTH ==> PCIE L0TXTLTLPWIDTH)
		)
		(element L0UCBYPFOUND0 1
			(pin L0UCBYPFOUND0 input)
			(conn L0UCBYPFOUND0 L0UCBYPFOUND0 <== PCIE L0UCBYPFOUND0)
		)
		(element L0UCBYPFOUND1 1
			(pin L0UCBYPFOUND1 input)
			(conn L0UCBYPFOUND1 L0UCBYPFOUND1 <== PCIE L0UCBYPFOUND1)
		)
		(element L0UCBYPFOUND2 1
			(pin L0UCBYPFOUND2 input)
			(conn L0UCBYPFOUND2 L0UCBYPFOUND2 <== PCIE L0UCBYPFOUND2)
		)
		(element L0UCBYPFOUND3 1
			(pin L0UCBYPFOUND3 input)
			(conn L0UCBYPFOUND3 L0UCBYPFOUND3 <== PCIE L0UCBYPFOUND3)
		)
		(element L0UCORDFOUND0 1
			(pin L0UCORDFOUND0 input)
			(conn L0UCORDFOUND0 L0UCORDFOUND0 <== PCIE L0UCORDFOUND0)
		)
		(element L0UCORDFOUND1 1
			(pin L0UCORDFOUND1 input)
			(conn L0UCORDFOUND1 L0UCORDFOUND1 <== PCIE L0UCORDFOUND1)
		)
		(element L0UCORDFOUND2 1
			(pin L0UCORDFOUND2 input)
			(conn L0UCORDFOUND2 L0UCORDFOUND2 <== PCIE L0UCORDFOUND2)
		)
		(element L0UCORDFOUND3 1
			(pin L0UCORDFOUND3 input)
			(conn L0UCORDFOUND3 L0UCORDFOUND3 <== PCIE L0UCORDFOUND3)
		)
		(element L0UNLOCKRECEIVED 1
			(pin L0UNLOCKRECEIVED input)
			(conn L0UNLOCKRECEIVED L0UNLOCKRECEIVED <== PCIE L0UNLOCKRECEIVED)
		)
		(element L0UPSTREAMRXPORTINL0S 1
			(pin L0UPSTREAMRXPORTINL0S output)
			(conn L0UPSTREAMRXPORTINL0S L0UPSTREAMRXPORTINL0S ==> PCIE L0UPSTREAMRXPORTINL0S)
		)
		(element L0VC0PREVIEWEXPAND 1
			(pin L0VC0PREVIEWEXPAND output)
			(conn L0VC0PREVIEWEXPAND L0VC0PREVIEWEXPAND ==> PCIE L0VC0PREVIEWEXPAND)
		)
		(element L0WAKEN 1
			(pin L0WAKEN output)
			(conn L0WAKEN L0WAKEN ==> PCIE L0WAKEN)
		)
		(element L1EXITLATENCY 0
			(cfg 7 6 5 4 3 2 1 0)
		)
		(element L1EXITLATENCYCOMCLK 0
			(cfg 7 6 5 4 3 2 1 0)
		)
		(element LINKSTATUSSLOTCLOCKCONFIG 0
			(cfg FALSE TRUE)
		)
		(element LLKBYPASS 0
			(cfg FALSE TRUE)
		)
		(element LLKRX4DWHEADERN 1
			(pin LLKRX4DWHEADERN input)
			(conn LLKRX4DWHEADERN LLKRX4DWHEADERN <== PCIE LLKRX4DWHEADERN)
		)
		(element LLKRXCHCOMPLETIONAVAILABLEN0 1
			(pin LLKRXCHCOMPLETIONAVAILABLEN0 input)
			(conn LLKRXCHCOMPLETIONAVAILABLEN0 LLKRXCHCOMPLETIONAVAILABLEN0 <== PCIE LLKRXCHCOMPLETIONAVAILABLEN0)
		)
		(element LLKRXCHCOMPLETIONAVAILABLEN1 1
			(pin LLKRXCHCOMPLETIONAVAILABLEN1 input)
			(conn LLKRXCHCOMPLETIONAVAILABLEN1 LLKRXCHCOMPLETIONAVAILABLEN1 <== PCIE LLKRXCHCOMPLETIONAVAILABLEN1)
		)
		(element LLKRXCHCOMPLETIONAVAILABLEN2 1
			(pin LLKRXCHCOMPLETIONAVAILABLEN2 input)
			(conn LLKRXCHCOMPLETIONAVAILABLEN2 LLKRXCHCOMPLETIONAVAILABLEN2 <== PCIE LLKRXCHCOMPLETIONAVAILABLEN2)
		)
		(element LLKRXCHCOMPLETIONAVAILABLEN3 1
			(pin LLKRXCHCOMPLETIONAVAILABLEN3 input)
			(conn LLKRXCHCOMPLETIONAVAILABLEN3 LLKRXCHCOMPLETIONAVAILABLEN3 <== PCIE LLKRXCHCOMPLETIONAVAILABLEN3)
		)
		(element LLKRXCHCOMPLETIONAVAILABLEN4 1
			(pin LLKRXCHCOMPLETIONAVAILABLEN4 input)
			(conn LLKRXCHCOMPLETIONAVAILABLEN4 LLKRXCHCOMPLETIONAVAILABLEN4 <== PCIE LLKRXCHCOMPLETIONAVAILABLEN4)
		)
		(element LLKRXCHCOMPLETIONAVAILABLEN5 1
			(pin LLKRXCHCOMPLETIONAVAILABLEN5 input)
			(conn LLKRXCHCOMPLETIONAVAILABLEN5 LLKRXCHCOMPLETIONAVAILABLEN5 <== PCIE LLKRXCHCOMPLETIONAVAILABLEN5)
		)
		(element LLKRXCHCOMPLETIONAVAILABLEN6 1
			(pin LLKRXCHCOMPLETIONAVAILABLEN6 input)
			(conn LLKRXCHCOMPLETIONAVAILABLEN6 LLKRXCHCOMPLETIONAVAILABLEN6 <== PCIE LLKRXCHCOMPLETIONAVAILABLEN6)
		)
		(element LLKRXCHCOMPLETIONAVAILABLEN7 1
			(pin LLKRXCHCOMPLETIONAVAILABLEN7 input)
			(conn LLKRXCHCOMPLETIONAVAILABLEN7 LLKRXCHCOMPLETIONAVAILABLEN7 <== PCIE LLKRXCHCOMPLETIONAVAILABLEN7)
		)
		(element LLKRXCHCOMPLETIONPARTIALN0 1
			(pin LLKRXCHCOMPLETIONPARTIALN0 input)
			(conn LLKRXCHCOMPLETIONPARTIALN0 LLKRXCHCOMPLETIONPARTIALN0 <== PCIE LLKRXCHCOMPLETIONPARTIALN0)
		)
		(element LLKRXCHCOMPLETIONPARTIALN1 1
			(pin LLKRXCHCOMPLETIONPARTIALN1 input)
			(conn LLKRXCHCOMPLETIONPARTIALN1 LLKRXCHCOMPLETIONPARTIALN1 <== PCIE LLKRXCHCOMPLETIONPARTIALN1)
		)
		(element LLKRXCHCOMPLETIONPARTIALN2 1
			(pin LLKRXCHCOMPLETIONPARTIALN2 input)
			(conn LLKRXCHCOMPLETIONPARTIALN2 LLKRXCHCOMPLETIONPARTIALN2 <== PCIE LLKRXCHCOMPLETIONPARTIALN2)
		)
		(element LLKRXCHCOMPLETIONPARTIALN3 1
			(pin LLKRXCHCOMPLETIONPARTIALN3 input)
			(conn LLKRXCHCOMPLETIONPARTIALN3 LLKRXCHCOMPLETIONPARTIALN3 <== PCIE LLKRXCHCOMPLETIONPARTIALN3)
		)
		(element LLKRXCHCOMPLETIONPARTIALN4 1
			(pin LLKRXCHCOMPLETIONPARTIALN4 input)
			(conn LLKRXCHCOMPLETIONPARTIALN4 LLKRXCHCOMPLETIONPARTIALN4 <== PCIE LLKRXCHCOMPLETIONPARTIALN4)
		)
		(element LLKRXCHCOMPLETIONPARTIALN5 1
			(pin LLKRXCHCOMPLETIONPARTIALN5 input)
			(conn LLKRXCHCOMPLETIONPARTIALN5 LLKRXCHCOMPLETIONPARTIALN5 <== PCIE LLKRXCHCOMPLETIONPARTIALN5)
		)
		(element LLKRXCHCOMPLETIONPARTIALN6 1
			(pin LLKRXCHCOMPLETIONPARTIALN6 input)
			(conn LLKRXCHCOMPLETIONPARTIALN6 LLKRXCHCOMPLETIONPARTIALN6 <== PCIE LLKRXCHCOMPLETIONPARTIALN6)
		)
		(element LLKRXCHCOMPLETIONPARTIALN7 1
			(pin LLKRXCHCOMPLETIONPARTIALN7 input)
			(conn LLKRXCHCOMPLETIONPARTIALN7 LLKRXCHCOMPLETIONPARTIALN7 <== PCIE LLKRXCHCOMPLETIONPARTIALN7)
		)
		(element LLKRXCHCONFIGAVAILABLEN 1
			(pin LLKRXCHCONFIGAVAILABLEN input)
			(conn LLKRXCHCONFIGAVAILABLEN LLKRXCHCONFIGAVAILABLEN <== PCIE LLKRXCHCONFIGAVAILABLEN)
		)
		(element LLKRXCHCONFIGPARTIALN 1
			(pin LLKRXCHCONFIGPARTIALN input)
			(conn LLKRXCHCONFIGPARTIALN LLKRXCHCONFIGPARTIALN <== PCIE LLKRXCHCONFIGPARTIALN)
		)
		(element LLKRXCHFIFO0 1
			(pin LLKRXCHFIFO0 output)
			(conn LLKRXCHFIFO0 LLKRXCHFIFO0 ==> PCIE LLKRXCHFIFO0)
		)
		(element LLKRXCHFIFO1 1
			(pin LLKRXCHFIFO1 output)
			(conn LLKRXCHFIFO1 LLKRXCHFIFO1 ==> PCIE LLKRXCHFIFO1)
		)
		(element LLKRXCHNONPOSTEDAVAILABLEN0 1
			(pin LLKRXCHNONPOSTEDAVAILABLEN0 input)
			(conn LLKRXCHNONPOSTEDAVAILABLEN0 LLKRXCHNONPOSTEDAVAILABLEN0 <== PCIE LLKRXCHNONPOSTEDAVAILABLEN0)
		)
		(element LLKRXCHNONPOSTEDAVAILABLEN1 1
			(pin LLKRXCHNONPOSTEDAVAILABLEN1 input)
			(conn LLKRXCHNONPOSTEDAVAILABLEN1 LLKRXCHNONPOSTEDAVAILABLEN1 <== PCIE LLKRXCHNONPOSTEDAVAILABLEN1)
		)
		(element LLKRXCHNONPOSTEDAVAILABLEN2 1
			(pin LLKRXCHNONPOSTEDAVAILABLEN2 input)
			(conn LLKRXCHNONPOSTEDAVAILABLEN2 LLKRXCHNONPOSTEDAVAILABLEN2 <== PCIE LLKRXCHNONPOSTEDAVAILABLEN2)
		)
		(element LLKRXCHNONPOSTEDAVAILABLEN3 1
			(pin LLKRXCHNONPOSTEDAVAILABLEN3 input)
			(conn LLKRXCHNONPOSTEDAVAILABLEN3 LLKRXCHNONPOSTEDAVAILABLEN3 <== PCIE LLKRXCHNONPOSTEDAVAILABLEN3)
		)
		(element LLKRXCHNONPOSTEDAVAILABLEN4 1
			(pin LLKRXCHNONPOSTEDAVAILABLEN4 input)
			(conn LLKRXCHNONPOSTEDAVAILABLEN4 LLKRXCHNONPOSTEDAVAILABLEN4 <== PCIE LLKRXCHNONPOSTEDAVAILABLEN4)
		)
		(element LLKRXCHNONPOSTEDAVAILABLEN5 1
			(pin LLKRXCHNONPOSTEDAVAILABLEN5 input)
			(conn LLKRXCHNONPOSTEDAVAILABLEN5 LLKRXCHNONPOSTEDAVAILABLEN5 <== PCIE LLKRXCHNONPOSTEDAVAILABLEN5)
		)
		(element LLKRXCHNONPOSTEDAVAILABLEN6 1
			(pin LLKRXCHNONPOSTEDAVAILABLEN6 input)
			(conn LLKRXCHNONPOSTEDAVAILABLEN6 LLKRXCHNONPOSTEDAVAILABLEN6 <== PCIE LLKRXCHNONPOSTEDAVAILABLEN6)
		)
		(element LLKRXCHNONPOSTEDAVAILABLEN7 1
			(pin LLKRXCHNONPOSTEDAVAILABLEN7 input)
			(conn LLKRXCHNONPOSTEDAVAILABLEN7 LLKRXCHNONPOSTEDAVAILABLEN7 <== PCIE LLKRXCHNONPOSTEDAVAILABLEN7)
		)
		(element LLKRXCHNONPOSTEDPARTIALN0 1
			(pin LLKRXCHNONPOSTEDPARTIALN0 input)
			(conn LLKRXCHNONPOSTEDPARTIALN0 LLKRXCHNONPOSTEDPARTIALN0 <== PCIE LLKRXCHNONPOSTEDPARTIALN0)
		)
		(element LLKRXCHNONPOSTEDPARTIALN1 1
			(pin LLKRXCHNONPOSTEDPARTIALN1 input)
			(conn LLKRXCHNONPOSTEDPARTIALN1 LLKRXCHNONPOSTEDPARTIALN1 <== PCIE LLKRXCHNONPOSTEDPARTIALN1)
		)
		(element LLKRXCHNONPOSTEDPARTIALN2 1
			(pin LLKRXCHNONPOSTEDPARTIALN2 input)
			(conn LLKRXCHNONPOSTEDPARTIALN2 LLKRXCHNONPOSTEDPARTIALN2 <== PCIE LLKRXCHNONPOSTEDPARTIALN2)
		)
		(element LLKRXCHNONPOSTEDPARTIALN3 1
			(pin LLKRXCHNONPOSTEDPARTIALN3 input)
			(conn LLKRXCHNONPOSTEDPARTIALN3 LLKRXCHNONPOSTEDPARTIALN3 <== PCIE LLKRXCHNONPOSTEDPARTIALN3)
		)
		(element LLKRXCHNONPOSTEDPARTIALN4 1
			(pin LLKRXCHNONPOSTEDPARTIALN4 input)
			(conn LLKRXCHNONPOSTEDPARTIALN4 LLKRXCHNONPOSTEDPARTIALN4 <== PCIE LLKRXCHNONPOSTEDPARTIALN4)
		)
		(element LLKRXCHNONPOSTEDPARTIALN5 1
			(pin LLKRXCHNONPOSTEDPARTIALN5 input)
			(conn LLKRXCHNONPOSTEDPARTIALN5 LLKRXCHNONPOSTEDPARTIALN5 <== PCIE LLKRXCHNONPOSTEDPARTIALN5)
		)
		(element LLKRXCHNONPOSTEDPARTIALN6 1
			(pin LLKRXCHNONPOSTEDPARTIALN6 input)
			(conn LLKRXCHNONPOSTEDPARTIALN6 LLKRXCHNONPOSTEDPARTIALN6 <== PCIE LLKRXCHNONPOSTEDPARTIALN6)
		)
		(element LLKRXCHNONPOSTEDPARTIALN7 1
			(pin LLKRXCHNONPOSTEDPARTIALN7 input)
			(conn LLKRXCHNONPOSTEDPARTIALN7 LLKRXCHNONPOSTEDPARTIALN7 <== PCIE LLKRXCHNONPOSTEDPARTIALN7)
		)
		(element LLKRXCHPOSTEDAVAILABLEN0 1
			(pin LLKRXCHPOSTEDAVAILABLEN0 input)
			(conn LLKRXCHPOSTEDAVAILABLEN0 LLKRXCHPOSTEDAVAILABLEN0 <== PCIE LLKRXCHPOSTEDAVAILABLEN0)
		)
		(element LLKRXCHPOSTEDAVAILABLEN1 1
			(pin LLKRXCHPOSTEDAVAILABLEN1 input)
			(conn LLKRXCHPOSTEDAVAILABLEN1 LLKRXCHPOSTEDAVAILABLEN1 <== PCIE LLKRXCHPOSTEDAVAILABLEN1)
		)
		(element LLKRXCHPOSTEDAVAILABLEN2 1
			(pin LLKRXCHPOSTEDAVAILABLEN2 input)
			(conn LLKRXCHPOSTEDAVAILABLEN2 LLKRXCHPOSTEDAVAILABLEN2 <== PCIE LLKRXCHPOSTEDAVAILABLEN2)
		)
		(element LLKRXCHPOSTEDAVAILABLEN3 1
			(pin LLKRXCHPOSTEDAVAILABLEN3 input)
			(conn LLKRXCHPOSTEDAVAILABLEN3 LLKRXCHPOSTEDAVAILABLEN3 <== PCIE LLKRXCHPOSTEDAVAILABLEN3)
		)
		(element LLKRXCHPOSTEDAVAILABLEN4 1
			(pin LLKRXCHPOSTEDAVAILABLEN4 input)
			(conn LLKRXCHPOSTEDAVAILABLEN4 LLKRXCHPOSTEDAVAILABLEN4 <== PCIE LLKRXCHPOSTEDAVAILABLEN4)
		)
		(element LLKRXCHPOSTEDAVAILABLEN5 1
			(pin LLKRXCHPOSTEDAVAILABLEN5 input)
			(conn LLKRXCHPOSTEDAVAILABLEN5 LLKRXCHPOSTEDAVAILABLEN5 <== PCIE LLKRXCHPOSTEDAVAILABLEN5)
		)
		(element LLKRXCHPOSTEDAVAILABLEN6 1
			(pin LLKRXCHPOSTEDAVAILABLEN6 input)
			(conn LLKRXCHPOSTEDAVAILABLEN6 LLKRXCHPOSTEDAVAILABLEN6 <== PCIE LLKRXCHPOSTEDAVAILABLEN6)
		)
		(element LLKRXCHPOSTEDAVAILABLEN7 1
			(pin LLKRXCHPOSTEDAVAILABLEN7 input)
			(conn LLKRXCHPOSTEDAVAILABLEN7 LLKRXCHPOSTEDAVAILABLEN7 <== PCIE LLKRXCHPOSTEDAVAILABLEN7)
		)
		(element LLKRXCHPOSTEDPARTIALN0 1
			(pin LLKRXCHPOSTEDPARTIALN0 input)
			(conn LLKRXCHPOSTEDPARTIALN0 LLKRXCHPOSTEDPARTIALN0 <== PCIE LLKRXCHPOSTEDPARTIALN0)
		)
		(element LLKRXCHPOSTEDPARTIALN1 1
			(pin LLKRXCHPOSTEDPARTIALN1 input)
			(conn LLKRXCHPOSTEDPARTIALN1 LLKRXCHPOSTEDPARTIALN1 <== PCIE LLKRXCHPOSTEDPARTIALN1)
		)
		(element LLKRXCHPOSTEDPARTIALN2 1
			(pin LLKRXCHPOSTEDPARTIALN2 input)
			(conn LLKRXCHPOSTEDPARTIALN2 LLKRXCHPOSTEDPARTIALN2 <== PCIE LLKRXCHPOSTEDPARTIALN2)
		)
		(element LLKRXCHPOSTEDPARTIALN3 1
			(pin LLKRXCHPOSTEDPARTIALN3 input)
			(conn LLKRXCHPOSTEDPARTIALN3 LLKRXCHPOSTEDPARTIALN3 <== PCIE LLKRXCHPOSTEDPARTIALN3)
		)
		(element LLKRXCHPOSTEDPARTIALN4 1
			(pin LLKRXCHPOSTEDPARTIALN4 input)
			(conn LLKRXCHPOSTEDPARTIALN4 LLKRXCHPOSTEDPARTIALN4 <== PCIE LLKRXCHPOSTEDPARTIALN4)
		)
		(element LLKRXCHPOSTEDPARTIALN5 1
			(pin LLKRXCHPOSTEDPARTIALN5 input)
			(conn LLKRXCHPOSTEDPARTIALN5 LLKRXCHPOSTEDPARTIALN5 <== PCIE LLKRXCHPOSTEDPARTIALN5)
		)
		(element LLKRXCHPOSTEDPARTIALN6 1
			(pin LLKRXCHPOSTEDPARTIALN6 input)
			(conn LLKRXCHPOSTEDPARTIALN6 LLKRXCHPOSTEDPARTIALN6 <== PCIE LLKRXCHPOSTEDPARTIALN6)
		)
		(element LLKRXCHPOSTEDPARTIALN7 1
			(pin LLKRXCHPOSTEDPARTIALN7 input)
			(conn LLKRXCHPOSTEDPARTIALN7 LLKRXCHPOSTEDPARTIALN7 <== PCIE LLKRXCHPOSTEDPARTIALN7)
		)
		(element LLKRXCHTC0 1
			(pin LLKRXCHTC0 output)
			(conn LLKRXCHTC0 LLKRXCHTC0 ==> PCIE LLKRXCHTC0)
		)
		(element LLKRXCHTC1 1
			(pin LLKRXCHTC1 output)
			(conn LLKRXCHTC1 LLKRXCHTC1 ==> PCIE LLKRXCHTC1)
		)
		(element LLKRXCHTC2 1
			(pin LLKRXCHTC2 output)
			(conn LLKRXCHTC2 LLKRXCHTC2 ==> PCIE LLKRXCHTC2)
		)
		(element LLKRXDATA0 1
			(pin LLKRXDATA0 input)
			(conn LLKRXDATA0 LLKRXDATA0 <== PCIE LLKRXDATA0)
		)
		(element LLKRXDATA1 1
			(pin LLKRXDATA1 input)
			(conn LLKRXDATA1 LLKRXDATA1 <== PCIE LLKRXDATA1)
		)
		(element LLKRXDATA10 1
			(pin LLKRXDATA10 input)
			(conn LLKRXDATA10 LLKRXDATA10 <== PCIE LLKRXDATA10)
		)
		(element LLKRXDATA11 1
			(pin LLKRXDATA11 input)
			(conn LLKRXDATA11 LLKRXDATA11 <== PCIE LLKRXDATA11)
		)
		(element LLKRXDATA12 1
			(pin LLKRXDATA12 input)
			(conn LLKRXDATA12 LLKRXDATA12 <== PCIE LLKRXDATA12)
		)
		(element LLKRXDATA13 1
			(pin LLKRXDATA13 input)
			(conn LLKRXDATA13 LLKRXDATA13 <== PCIE LLKRXDATA13)
		)
		(element LLKRXDATA14 1
			(pin LLKRXDATA14 input)
			(conn LLKRXDATA14 LLKRXDATA14 <== PCIE LLKRXDATA14)
		)
		(element LLKRXDATA15 1
			(pin LLKRXDATA15 input)
			(conn LLKRXDATA15 LLKRXDATA15 <== PCIE LLKRXDATA15)
		)
		(element LLKRXDATA16 1
			(pin LLKRXDATA16 input)
			(conn LLKRXDATA16 LLKRXDATA16 <== PCIE LLKRXDATA16)
		)
		(element LLKRXDATA17 1
			(pin LLKRXDATA17 input)
			(conn LLKRXDATA17 LLKRXDATA17 <== PCIE LLKRXDATA17)
		)
		(element LLKRXDATA18 1
			(pin LLKRXDATA18 input)
			(conn LLKRXDATA18 LLKRXDATA18 <== PCIE LLKRXDATA18)
		)
		(element LLKRXDATA19 1
			(pin LLKRXDATA19 input)
			(conn LLKRXDATA19 LLKRXDATA19 <== PCIE LLKRXDATA19)
		)
		(element LLKRXDATA2 1
			(pin LLKRXDATA2 input)
			(conn LLKRXDATA2 LLKRXDATA2 <== PCIE LLKRXDATA2)
		)
		(element LLKRXDATA20 1
			(pin LLKRXDATA20 input)
			(conn LLKRXDATA20 LLKRXDATA20 <== PCIE LLKRXDATA20)
		)
		(element LLKRXDATA21 1
			(pin LLKRXDATA21 input)
			(conn LLKRXDATA21 LLKRXDATA21 <== PCIE LLKRXDATA21)
		)
		(element LLKRXDATA22 1
			(pin LLKRXDATA22 input)
			(conn LLKRXDATA22 LLKRXDATA22 <== PCIE LLKRXDATA22)
		)
		(element LLKRXDATA23 1
			(pin LLKRXDATA23 input)
			(conn LLKRXDATA23 LLKRXDATA23 <== PCIE LLKRXDATA23)
		)
		(element LLKRXDATA24 1
			(pin LLKRXDATA24 input)
			(conn LLKRXDATA24 LLKRXDATA24 <== PCIE LLKRXDATA24)
		)
		(element LLKRXDATA25 1
			(pin LLKRXDATA25 input)
			(conn LLKRXDATA25 LLKRXDATA25 <== PCIE LLKRXDATA25)
		)
		(element LLKRXDATA26 1
			(pin LLKRXDATA26 input)
			(conn LLKRXDATA26 LLKRXDATA26 <== PCIE LLKRXDATA26)
		)
		(element LLKRXDATA27 1
			(pin LLKRXDATA27 input)
			(conn LLKRXDATA27 LLKRXDATA27 <== PCIE LLKRXDATA27)
		)
		(element LLKRXDATA28 1
			(pin LLKRXDATA28 input)
			(conn LLKRXDATA28 LLKRXDATA28 <== PCIE LLKRXDATA28)
		)
		(element LLKRXDATA29 1
			(pin LLKRXDATA29 input)
			(conn LLKRXDATA29 LLKRXDATA29 <== PCIE LLKRXDATA29)
		)
		(element LLKRXDATA3 1
			(pin LLKRXDATA3 input)
			(conn LLKRXDATA3 LLKRXDATA3 <== PCIE LLKRXDATA3)
		)
		(element LLKRXDATA30 1
			(pin LLKRXDATA30 input)
			(conn LLKRXDATA30 LLKRXDATA30 <== PCIE LLKRXDATA30)
		)
		(element LLKRXDATA31 1
			(pin LLKRXDATA31 input)
			(conn LLKRXDATA31 LLKRXDATA31 <== PCIE LLKRXDATA31)
		)
		(element LLKRXDATA32 1
			(pin LLKRXDATA32 input)
			(conn LLKRXDATA32 LLKRXDATA32 <== PCIE LLKRXDATA32)
		)
		(element LLKRXDATA33 1
			(pin LLKRXDATA33 input)
			(conn LLKRXDATA33 LLKRXDATA33 <== PCIE LLKRXDATA33)
		)
		(element LLKRXDATA34 1
			(pin LLKRXDATA34 input)
			(conn LLKRXDATA34 LLKRXDATA34 <== PCIE LLKRXDATA34)
		)
		(element LLKRXDATA35 1
			(pin LLKRXDATA35 input)
			(conn LLKRXDATA35 LLKRXDATA35 <== PCIE LLKRXDATA35)
		)
		(element LLKRXDATA36 1
			(pin LLKRXDATA36 input)
			(conn LLKRXDATA36 LLKRXDATA36 <== PCIE LLKRXDATA36)
		)
		(element LLKRXDATA37 1
			(pin LLKRXDATA37 input)
			(conn LLKRXDATA37 LLKRXDATA37 <== PCIE LLKRXDATA37)
		)
		(element LLKRXDATA38 1
			(pin LLKRXDATA38 input)
			(conn LLKRXDATA38 LLKRXDATA38 <== PCIE LLKRXDATA38)
		)
		(element LLKRXDATA39 1
			(pin LLKRXDATA39 input)
			(conn LLKRXDATA39 LLKRXDATA39 <== PCIE LLKRXDATA39)
		)
		(element LLKRXDATA4 1
			(pin LLKRXDATA4 input)
			(conn LLKRXDATA4 LLKRXDATA4 <== PCIE LLKRXDATA4)
		)
		(element LLKRXDATA40 1
			(pin LLKRXDATA40 input)
			(conn LLKRXDATA40 LLKRXDATA40 <== PCIE LLKRXDATA40)
		)
		(element LLKRXDATA41 1
			(pin LLKRXDATA41 input)
			(conn LLKRXDATA41 LLKRXDATA41 <== PCIE LLKRXDATA41)
		)
		(element LLKRXDATA42 1
			(pin LLKRXDATA42 input)
			(conn LLKRXDATA42 LLKRXDATA42 <== PCIE LLKRXDATA42)
		)
		(element LLKRXDATA43 1
			(pin LLKRXDATA43 input)
			(conn LLKRXDATA43 LLKRXDATA43 <== PCIE LLKRXDATA43)
		)
		(element LLKRXDATA44 1
			(pin LLKRXDATA44 input)
			(conn LLKRXDATA44 LLKRXDATA44 <== PCIE LLKRXDATA44)
		)
		(element LLKRXDATA45 1
			(pin LLKRXDATA45 input)
			(conn LLKRXDATA45 LLKRXDATA45 <== PCIE LLKRXDATA45)
		)
		(element LLKRXDATA46 1
			(pin LLKRXDATA46 input)
			(conn LLKRXDATA46 LLKRXDATA46 <== PCIE LLKRXDATA46)
		)
		(element LLKRXDATA47 1
			(pin LLKRXDATA47 input)
			(conn LLKRXDATA47 LLKRXDATA47 <== PCIE LLKRXDATA47)
		)
		(element LLKRXDATA48 1
			(pin LLKRXDATA48 input)
			(conn LLKRXDATA48 LLKRXDATA48 <== PCIE LLKRXDATA48)
		)
		(element LLKRXDATA49 1
			(pin LLKRXDATA49 input)
			(conn LLKRXDATA49 LLKRXDATA49 <== PCIE LLKRXDATA49)
		)
		(element LLKRXDATA5 1
			(pin LLKRXDATA5 input)
			(conn LLKRXDATA5 LLKRXDATA5 <== PCIE LLKRXDATA5)
		)
		(element LLKRXDATA50 1
			(pin LLKRXDATA50 input)
			(conn LLKRXDATA50 LLKRXDATA50 <== PCIE LLKRXDATA50)
		)
		(element LLKRXDATA51 1
			(pin LLKRXDATA51 input)
			(conn LLKRXDATA51 LLKRXDATA51 <== PCIE LLKRXDATA51)
		)
		(element LLKRXDATA52 1
			(pin LLKRXDATA52 input)
			(conn LLKRXDATA52 LLKRXDATA52 <== PCIE LLKRXDATA52)
		)
		(element LLKRXDATA53 1
			(pin LLKRXDATA53 input)
			(conn LLKRXDATA53 LLKRXDATA53 <== PCIE LLKRXDATA53)
		)
		(element LLKRXDATA54 1
			(pin LLKRXDATA54 input)
			(conn LLKRXDATA54 LLKRXDATA54 <== PCIE LLKRXDATA54)
		)
		(element LLKRXDATA55 1
			(pin LLKRXDATA55 input)
			(conn LLKRXDATA55 LLKRXDATA55 <== PCIE LLKRXDATA55)
		)
		(element LLKRXDATA56 1
			(pin LLKRXDATA56 input)
			(conn LLKRXDATA56 LLKRXDATA56 <== PCIE LLKRXDATA56)
		)
		(element LLKRXDATA57 1
			(pin LLKRXDATA57 input)
			(conn LLKRXDATA57 LLKRXDATA57 <== PCIE LLKRXDATA57)
		)
		(element LLKRXDATA58 1
			(pin LLKRXDATA58 input)
			(conn LLKRXDATA58 LLKRXDATA58 <== PCIE LLKRXDATA58)
		)
		(element LLKRXDATA59 1
			(pin LLKRXDATA59 input)
			(conn LLKRXDATA59 LLKRXDATA59 <== PCIE LLKRXDATA59)
		)
		(element LLKRXDATA6 1
			(pin LLKRXDATA6 input)
			(conn LLKRXDATA6 LLKRXDATA6 <== PCIE LLKRXDATA6)
		)
		(element LLKRXDATA60 1
			(pin LLKRXDATA60 input)
			(conn LLKRXDATA60 LLKRXDATA60 <== PCIE LLKRXDATA60)
		)
		(element LLKRXDATA61 1
			(pin LLKRXDATA61 input)
			(conn LLKRXDATA61 LLKRXDATA61 <== PCIE LLKRXDATA61)
		)
		(element LLKRXDATA62 1
			(pin LLKRXDATA62 input)
			(conn LLKRXDATA62 LLKRXDATA62 <== PCIE LLKRXDATA62)
		)
		(element LLKRXDATA63 1
			(pin LLKRXDATA63 input)
			(conn LLKRXDATA63 LLKRXDATA63 <== PCIE LLKRXDATA63)
		)
		(element LLKRXDATA7 1
			(pin LLKRXDATA7 input)
			(conn LLKRXDATA7 LLKRXDATA7 <== PCIE LLKRXDATA7)
		)
		(element LLKRXDATA8 1
			(pin LLKRXDATA8 input)
			(conn LLKRXDATA8 LLKRXDATA8 <== PCIE LLKRXDATA8)
		)
		(element LLKRXDATA9 1
			(pin LLKRXDATA9 input)
			(conn LLKRXDATA9 LLKRXDATA9 <== PCIE LLKRXDATA9)
		)
		(element LLKRXDSTCONTREQN 1
			(pin LLKRXDSTCONTREQN output)
			(conn LLKRXDSTCONTREQN LLKRXDSTCONTREQN ==> PCIE LLKRXDSTCONTREQN)
		)
		(element LLKRXDSTREQN 1
			(pin LLKRXDSTREQN output)
			(conn LLKRXDSTREQN LLKRXDSTREQN ==> PCIE LLKRXDSTREQN)
		)
		(element LLKRXECRCBADN 1
			(pin LLKRXECRCBADN input)
			(conn LLKRXECRCBADN LLKRXECRCBADN <== PCIE LLKRXECRCBADN)
		)
		(element LLKRXEOFN 1
			(pin LLKRXEOFN input)
			(conn LLKRXEOFN LLKRXEOFN <== PCIE LLKRXEOFN)
		)
		(element LLKRXEOPN 1
			(pin LLKRXEOPN input)
			(conn LLKRXEOPN LLKRXEOPN <== PCIE LLKRXEOPN)
		)
		(element LLKRXPREFERREDTYPE0 1
			(pin LLKRXPREFERREDTYPE0 input)
			(conn LLKRXPREFERREDTYPE0 LLKRXPREFERREDTYPE0 <== PCIE LLKRXPREFERREDTYPE0)
		)
		(element LLKRXPREFERREDTYPE1 1
			(pin LLKRXPREFERREDTYPE1 input)
			(conn LLKRXPREFERREDTYPE1 LLKRXPREFERREDTYPE1 <== PCIE LLKRXPREFERREDTYPE1)
		)
		(element LLKRXPREFERREDTYPE10 1
			(pin LLKRXPREFERREDTYPE10 input)
			(conn LLKRXPREFERREDTYPE10 LLKRXPREFERREDTYPE10 <== PCIE LLKRXPREFERREDTYPE10)
		)
		(element LLKRXPREFERREDTYPE11 1
			(pin LLKRXPREFERREDTYPE11 input)
			(conn LLKRXPREFERREDTYPE11 LLKRXPREFERREDTYPE11 <== PCIE LLKRXPREFERREDTYPE11)
		)
		(element LLKRXPREFERREDTYPE12 1
			(pin LLKRXPREFERREDTYPE12 input)
			(conn LLKRXPREFERREDTYPE12 LLKRXPREFERREDTYPE12 <== PCIE LLKRXPREFERREDTYPE12)
		)
		(element LLKRXPREFERREDTYPE13 1
			(pin LLKRXPREFERREDTYPE13 input)
			(conn LLKRXPREFERREDTYPE13 LLKRXPREFERREDTYPE13 <== PCIE LLKRXPREFERREDTYPE13)
		)
		(element LLKRXPREFERREDTYPE14 1
			(pin LLKRXPREFERREDTYPE14 input)
			(conn LLKRXPREFERREDTYPE14 LLKRXPREFERREDTYPE14 <== PCIE LLKRXPREFERREDTYPE14)
		)
		(element LLKRXPREFERREDTYPE15 1
			(pin LLKRXPREFERREDTYPE15 input)
			(conn LLKRXPREFERREDTYPE15 LLKRXPREFERREDTYPE15 <== PCIE LLKRXPREFERREDTYPE15)
		)
		(element LLKRXPREFERREDTYPE2 1
			(pin LLKRXPREFERREDTYPE2 input)
			(conn LLKRXPREFERREDTYPE2 LLKRXPREFERREDTYPE2 <== PCIE LLKRXPREFERREDTYPE2)
		)
		(element LLKRXPREFERREDTYPE3 1
			(pin LLKRXPREFERREDTYPE3 input)
			(conn LLKRXPREFERREDTYPE3 LLKRXPREFERREDTYPE3 <== PCIE LLKRXPREFERREDTYPE3)
		)
		(element LLKRXPREFERREDTYPE4 1
			(pin LLKRXPREFERREDTYPE4 input)
			(conn LLKRXPREFERREDTYPE4 LLKRXPREFERREDTYPE4 <== PCIE LLKRXPREFERREDTYPE4)
		)
		(element LLKRXPREFERREDTYPE5 1
			(pin LLKRXPREFERREDTYPE5 input)
			(conn LLKRXPREFERREDTYPE5 LLKRXPREFERREDTYPE5 <== PCIE LLKRXPREFERREDTYPE5)
		)
		(element LLKRXPREFERREDTYPE6 1
			(pin LLKRXPREFERREDTYPE6 input)
			(conn LLKRXPREFERREDTYPE6 LLKRXPREFERREDTYPE6 <== PCIE LLKRXPREFERREDTYPE6)
		)
		(element LLKRXPREFERREDTYPE7 1
			(pin LLKRXPREFERREDTYPE7 input)
			(conn LLKRXPREFERREDTYPE7 LLKRXPREFERREDTYPE7 <== PCIE LLKRXPREFERREDTYPE7)
		)
		(element LLKRXPREFERREDTYPE8 1
			(pin LLKRXPREFERREDTYPE8 input)
			(conn LLKRXPREFERREDTYPE8 LLKRXPREFERREDTYPE8 <== PCIE LLKRXPREFERREDTYPE8)
		)
		(element LLKRXPREFERREDTYPE9 1
			(pin LLKRXPREFERREDTYPE9 input)
			(conn LLKRXPREFERREDTYPE9 LLKRXPREFERREDTYPE9 <== PCIE LLKRXPREFERREDTYPE9)
		)
		(element LLKRXSOFN 1
			(pin LLKRXSOFN input)
			(conn LLKRXSOFN LLKRXSOFN <== PCIE LLKRXSOFN)
		)
		(element LLKRXSOPN 1
			(pin LLKRXSOPN input)
			(conn LLKRXSOPN LLKRXSOPN <== PCIE LLKRXSOPN)
		)
		(element LLKRXSRCDSCN 1
			(pin LLKRXSRCDSCN input)
			(conn LLKRXSRCDSCN LLKRXSRCDSCN <== PCIE LLKRXSRCDSCN)
		)
		(element LLKRXSRCLASTREQN 1
			(pin LLKRXSRCLASTREQN input)
			(conn LLKRXSRCLASTREQN LLKRXSRCLASTREQN <== PCIE LLKRXSRCLASTREQN)
		)
		(element LLKRXSRCRDYN 1
			(pin LLKRXSRCRDYN input)
			(conn LLKRXSRCRDYN LLKRXSRCRDYN <== PCIE LLKRXSRCRDYN)
		)
		(element LLKRXVALIDN0 1
			(pin LLKRXVALIDN0 input)
			(conn LLKRXVALIDN0 LLKRXVALIDN0 <== PCIE LLKRXVALIDN0)
		)
		(element LLKRXVALIDN1 1
			(pin LLKRXVALIDN1 input)
			(conn LLKRXVALIDN1 LLKRXVALIDN1 <== PCIE LLKRXVALIDN1)
		)
		(element LLKTCSTATUS0 1
			(pin LLKTCSTATUS0 input)
			(conn LLKTCSTATUS0 LLKTCSTATUS0 <== PCIE LLKTCSTATUS0)
		)
		(element LLKTCSTATUS1 1
			(pin LLKTCSTATUS1 input)
			(conn LLKTCSTATUS1 LLKTCSTATUS1 <== PCIE LLKTCSTATUS1)
		)
		(element LLKTCSTATUS2 1
			(pin LLKTCSTATUS2 input)
			(conn LLKTCSTATUS2 LLKTCSTATUS2 <== PCIE LLKTCSTATUS2)
		)
		(element LLKTCSTATUS3 1
			(pin LLKTCSTATUS3 input)
			(conn LLKTCSTATUS3 LLKTCSTATUS3 <== PCIE LLKTCSTATUS3)
		)
		(element LLKTCSTATUS4 1
			(pin LLKTCSTATUS4 input)
			(conn LLKTCSTATUS4 LLKTCSTATUS4 <== PCIE LLKTCSTATUS4)
		)
		(element LLKTCSTATUS5 1
			(pin LLKTCSTATUS5 input)
			(conn LLKTCSTATUS5 LLKTCSTATUS5 <== PCIE LLKTCSTATUS5)
		)
		(element LLKTCSTATUS6 1
			(pin LLKTCSTATUS6 input)
			(conn LLKTCSTATUS6 LLKTCSTATUS6 <== PCIE LLKTCSTATUS6)
		)
		(element LLKTCSTATUS7 1
			(pin LLKTCSTATUS7 input)
			(conn LLKTCSTATUS7 LLKTCSTATUS7 <== PCIE LLKTCSTATUS7)
		)
		(element LLKTX4DWHEADERN 1
			(pin LLKTX4DWHEADERN output)
			(conn LLKTX4DWHEADERN LLKTX4DWHEADERN ==> PCIE LLKTX4DWHEADERN)
		)
		(element LLKTXCHANSPACE0 1
			(pin LLKTXCHANSPACE0 input)
			(conn LLKTXCHANSPACE0 LLKTXCHANSPACE0 <== PCIE LLKTXCHANSPACE0)
		)
		(element LLKTXCHANSPACE1 1
			(pin LLKTXCHANSPACE1 input)
			(conn LLKTXCHANSPACE1 LLKTXCHANSPACE1 <== PCIE LLKTXCHANSPACE1)
		)
		(element LLKTXCHANSPACE2 1
			(pin LLKTXCHANSPACE2 input)
			(conn LLKTXCHANSPACE2 LLKTXCHANSPACE2 <== PCIE LLKTXCHANSPACE2)
		)
		(element LLKTXCHANSPACE3 1
			(pin LLKTXCHANSPACE3 input)
			(conn LLKTXCHANSPACE3 LLKTXCHANSPACE3 <== PCIE LLKTXCHANSPACE3)
		)
		(element LLKTXCHANSPACE4 1
			(pin LLKTXCHANSPACE4 input)
			(conn LLKTXCHANSPACE4 LLKTXCHANSPACE4 <== PCIE LLKTXCHANSPACE4)
		)
		(element LLKTXCHANSPACE5 1
			(pin LLKTXCHANSPACE5 input)
			(conn LLKTXCHANSPACE5 LLKTXCHANSPACE5 <== PCIE LLKTXCHANSPACE5)
		)
		(element LLKTXCHANSPACE6 1
			(pin LLKTXCHANSPACE6 input)
			(conn LLKTXCHANSPACE6 LLKTXCHANSPACE6 <== PCIE LLKTXCHANSPACE6)
		)
		(element LLKTXCHANSPACE7 1
			(pin LLKTXCHANSPACE7 input)
			(conn LLKTXCHANSPACE7 LLKTXCHANSPACE7 <== PCIE LLKTXCHANSPACE7)
		)
		(element LLKTXCHANSPACE8 1
			(pin LLKTXCHANSPACE8 input)
			(conn LLKTXCHANSPACE8 LLKTXCHANSPACE8 <== PCIE LLKTXCHANSPACE8)
		)
		(element LLKTXCHANSPACE9 1
			(pin LLKTXCHANSPACE9 input)
			(conn LLKTXCHANSPACE9 LLKTXCHANSPACE9 <== PCIE LLKTXCHANSPACE9)
		)
		(element LLKTXCHCOMPLETIONREADYN0 1
			(pin LLKTXCHCOMPLETIONREADYN0 input)
			(conn LLKTXCHCOMPLETIONREADYN0 LLKTXCHCOMPLETIONREADYN0 <== PCIE LLKTXCHCOMPLETIONREADYN0)
		)
		(element LLKTXCHCOMPLETIONREADYN1 1
			(pin LLKTXCHCOMPLETIONREADYN1 input)
			(conn LLKTXCHCOMPLETIONREADYN1 LLKTXCHCOMPLETIONREADYN1 <== PCIE LLKTXCHCOMPLETIONREADYN1)
		)
		(element LLKTXCHCOMPLETIONREADYN2 1
			(pin LLKTXCHCOMPLETIONREADYN2 input)
			(conn LLKTXCHCOMPLETIONREADYN2 LLKTXCHCOMPLETIONREADYN2 <== PCIE LLKTXCHCOMPLETIONREADYN2)
		)
		(element LLKTXCHCOMPLETIONREADYN3 1
			(pin LLKTXCHCOMPLETIONREADYN3 input)
			(conn LLKTXCHCOMPLETIONREADYN3 LLKTXCHCOMPLETIONREADYN3 <== PCIE LLKTXCHCOMPLETIONREADYN3)
		)
		(element LLKTXCHCOMPLETIONREADYN4 1
			(pin LLKTXCHCOMPLETIONREADYN4 input)
			(conn LLKTXCHCOMPLETIONREADYN4 LLKTXCHCOMPLETIONREADYN4 <== PCIE LLKTXCHCOMPLETIONREADYN4)
		)
		(element LLKTXCHCOMPLETIONREADYN5 1
			(pin LLKTXCHCOMPLETIONREADYN5 input)
			(conn LLKTXCHCOMPLETIONREADYN5 LLKTXCHCOMPLETIONREADYN5 <== PCIE LLKTXCHCOMPLETIONREADYN5)
		)
		(element LLKTXCHCOMPLETIONREADYN6 1
			(pin LLKTXCHCOMPLETIONREADYN6 input)
			(conn LLKTXCHCOMPLETIONREADYN6 LLKTXCHCOMPLETIONREADYN6 <== PCIE LLKTXCHCOMPLETIONREADYN6)
		)
		(element LLKTXCHCOMPLETIONREADYN7 1
			(pin LLKTXCHCOMPLETIONREADYN7 input)
			(conn LLKTXCHCOMPLETIONREADYN7 LLKTXCHCOMPLETIONREADYN7 <== PCIE LLKTXCHCOMPLETIONREADYN7)
		)
		(element LLKTXCHFIFO0 1
			(pin LLKTXCHFIFO0 output)
			(conn LLKTXCHFIFO0 LLKTXCHFIFO0 ==> PCIE LLKTXCHFIFO0)
		)
		(element LLKTXCHFIFO1 1
			(pin LLKTXCHFIFO1 output)
			(conn LLKTXCHFIFO1 LLKTXCHFIFO1 ==> PCIE LLKTXCHFIFO1)
		)
		(element LLKTXCHNONPOSTEDREADYN0 1
			(pin LLKTXCHNONPOSTEDREADYN0 input)
			(conn LLKTXCHNONPOSTEDREADYN0 LLKTXCHNONPOSTEDREADYN0 <== PCIE LLKTXCHNONPOSTEDREADYN0)
		)
		(element LLKTXCHNONPOSTEDREADYN1 1
			(pin LLKTXCHNONPOSTEDREADYN1 input)
			(conn LLKTXCHNONPOSTEDREADYN1 LLKTXCHNONPOSTEDREADYN1 <== PCIE LLKTXCHNONPOSTEDREADYN1)
		)
		(element LLKTXCHNONPOSTEDREADYN2 1
			(pin LLKTXCHNONPOSTEDREADYN2 input)
			(conn LLKTXCHNONPOSTEDREADYN2 LLKTXCHNONPOSTEDREADYN2 <== PCIE LLKTXCHNONPOSTEDREADYN2)
		)
		(element LLKTXCHNONPOSTEDREADYN3 1
			(pin LLKTXCHNONPOSTEDREADYN3 input)
			(conn LLKTXCHNONPOSTEDREADYN3 LLKTXCHNONPOSTEDREADYN3 <== PCIE LLKTXCHNONPOSTEDREADYN3)
		)
		(element LLKTXCHNONPOSTEDREADYN4 1
			(pin LLKTXCHNONPOSTEDREADYN4 input)
			(conn LLKTXCHNONPOSTEDREADYN4 LLKTXCHNONPOSTEDREADYN4 <== PCIE LLKTXCHNONPOSTEDREADYN4)
		)
		(element LLKTXCHNONPOSTEDREADYN5 1
			(pin LLKTXCHNONPOSTEDREADYN5 input)
			(conn LLKTXCHNONPOSTEDREADYN5 LLKTXCHNONPOSTEDREADYN5 <== PCIE LLKTXCHNONPOSTEDREADYN5)
		)
		(element LLKTXCHNONPOSTEDREADYN6 1
			(pin LLKTXCHNONPOSTEDREADYN6 input)
			(conn LLKTXCHNONPOSTEDREADYN6 LLKTXCHNONPOSTEDREADYN6 <== PCIE LLKTXCHNONPOSTEDREADYN6)
		)
		(element LLKTXCHNONPOSTEDREADYN7 1
			(pin LLKTXCHNONPOSTEDREADYN7 input)
			(conn LLKTXCHNONPOSTEDREADYN7 LLKTXCHNONPOSTEDREADYN7 <== PCIE LLKTXCHNONPOSTEDREADYN7)
		)
		(element LLKTXCHPOSTEDREADYN0 1
			(pin LLKTXCHPOSTEDREADYN0 input)
			(conn LLKTXCHPOSTEDREADYN0 LLKTXCHPOSTEDREADYN0 <== PCIE LLKTXCHPOSTEDREADYN0)
		)
		(element LLKTXCHPOSTEDREADYN1 1
			(pin LLKTXCHPOSTEDREADYN1 input)
			(conn LLKTXCHPOSTEDREADYN1 LLKTXCHPOSTEDREADYN1 <== PCIE LLKTXCHPOSTEDREADYN1)
		)
		(element LLKTXCHPOSTEDREADYN2 1
			(pin LLKTXCHPOSTEDREADYN2 input)
			(conn LLKTXCHPOSTEDREADYN2 LLKTXCHPOSTEDREADYN2 <== PCIE LLKTXCHPOSTEDREADYN2)
		)
		(element LLKTXCHPOSTEDREADYN3 1
			(pin LLKTXCHPOSTEDREADYN3 input)
			(conn LLKTXCHPOSTEDREADYN3 LLKTXCHPOSTEDREADYN3 <== PCIE LLKTXCHPOSTEDREADYN3)
		)
		(element LLKTXCHPOSTEDREADYN4 1
			(pin LLKTXCHPOSTEDREADYN4 input)
			(conn LLKTXCHPOSTEDREADYN4 LLKTXCHPOSTEDREADYN4 <== PCIE LLKTXCHPOSTEDREADYN4)
		)
		(element LLKTXCHPOSTEDREADYN5 1
			(pin LLKTXCHPOSTEDREADYN5 input)
			(conn LLKTXCHPOSTEDREADYN5 LLKTXCHPOSTEDREADYN5 <== PCIE LLKTXCHPOSTEDREADYN5)
		)
		(element LLKTXCHPOSTEDREADYN6 1
			(pin LLKTXCHPOSTEDREADYN6 input)
			(conn LLKTXCHPOSTEDREADYN6 LLKTXCHPOSTEDREADYN6 <== PCIE LLKTXCHPOSTEDREADYN6)
		)
		(element LLKTXCHPOSTEDREADYN7 1
			(pin LLKTXCHPOSTEDREADYN7 input)
			(conn LLKTXCHPOSTEDREADYN7 LLKTXCHPOSTEDREADYN7 <== PCIE LLKTXCHPOSTEDREADYN7)
		)
		(element LLKTXCHTC0 1
			(pin LLKTXCHTC0 output)
			(conn LLKTXCHTC0 LLKTXCHTC0 ==> PCIE LLKTXCHTC0)
		)
		(element LLKTXCHTC1 1
			(pin LLKTXCHTC1 output)
			(conn LLKTXCHTC1 LLKTXCHTC1 ==> PCIE LLKTXCHTC1)
		)
		(element LLKTXCHTC2 1
			(pin LLKTXCHTC2 output)
			(conn LLKTXCHTC2 LLKTXCHTC2 ==> PCIE LLKTXCHTC2)
		)
		(element LLKTXCOMPLETEN 1
			(pin LLKTXCOMPLETEN output)
			(conn LLKTXCOMPLETEN LLKTXCOMPLETEN ==> PCIE LLKTXCOMPLETEN)
		)
		(element LLKTXCONFIGREADYN 1
			(pin LLKTXCONFIGREADYN input)
			(conn LLKTXCONFIGREADYN LLKTXCONFIGREADYN <== PCIE LLKTXCONFIGREADYN)
		)
		(element LLKTXCREATEECRCN 1
			(pin LLKTXCREATEECRCN output)
			(conn LLKTXCREATEECRCN LLKTXCREATEECRCN ==> PCIE LLKTXCREATEECRCN)
		)
		(element LLKTXDATA0 1
			(pin LLKTXDATA0 output)
			(conn LLKTXDATA0 LLKTXDATA0 ==> PCIE LLKTXDATA0)
		)
		(element LLKTXDATA1 1
			(pin LLKTXDATA1 output)
			(conn LLKTXDATA1 LLKTXDATA1 ==> PCIE LLKTXDATA1)
		)
		(element LLKTXDATA10 1
			(pin LLKTXDATA10 output)
			(conn LLKTXDATA10 LLKTXDATA10 ==> PCIE LLKTXDATA10)
		)
		(element LLKTXDATA11 1
			(pin LLKTXDATA11 output)
			(conn LLKTXDATA11 LLKTXDATA11 ==> PCIE LLKTXDATA11)
		)
		(element LLKTXDATA12 1
			(pin LLKTXDATA12 output)
			(conn LLKTXDATA12 LLKTXDATA12 ==> PCIE LLKTXDATA12)
		)
		(element LLKTXDATA13 1
			(pin LLKTXDATA13 output)
			(conn LLKTXDATA13 LLKTXDATA13 ==> PCIE LLKTXDATA13)
		)
		(element LLKTXDATA14 1
			(pin LLKTXDATA14 output)
			(conn LLKTXDATA14 LLKTXDATA14 ==> PCIE LLKTXDATA14)
		)
		(element LLKTXDATA15 1
			(pin LLKTXDATA15 output)
			(conn LLKTXDATA15 LLKTXDATA15 ==> PCIE LLKTXDATA15)
		)
		(element LLKTXDATA16 1
			(pin LLKTXDATA16 output)
			(conn LLKTXDATA16 LLKTXDATA16 ==> PCIE LLKTXDATA16)
		)
		(element LLKTXDATA17 1
			(pin LLKTXDATA17 output)
			(conn LLKTXDATA17 LLKTXDATA17 ==> PCIE LLKTXDATA17)
		)
		(element LLKTXDATA18 1
			(pin LLKTXDATA18 output)
			(conn LLKTXDATA18 LLKTXDATA18 ==> PCIE LLKTXDATA18)
		)
		(element LLKTXDATA19 1
			(pin LLKTXDATA19 output)
			(conn LLKTXDATA19 LLKTXDATA19 ==> PCIE LLKTXDATA19)
		)
		(element LLKTXDATA2 1
			(pin LLKTXDATA2 output)
			(conn LLKTXDATA2 LLKTXDATA2 ==> PCIE LLKTXDATA2)
		)
		(element LLKTXDATA20 1
			(pin LLKTXDATA20 output)
			(conn LLKTXDATA20 LLKTXDATA20 ==> PCIE LLKTXDATA20)
		)
		(element LLKTXDATA21 1
			(pin LLKTXDATA21 output)
			(conn LLKTXDATA21 LLKTXDATA21 ==> PCIE LLKTXDATA21)
		)
		(element LLKTXDATA22 1
			(pin LLKTXDATA22 output)
			(conn LLKTXDATA22 LLKTXDATA22 ==> PCIE LLKTXDATA22)
		)
		(element LLKTXDATA23 1
			(pin LLKTXDATA23 output)
			(conn LLKTXDATA23 LLKTXDATA23 ==> PCIE LLKTXDATA23)
		)
		(element LLKTXDATA24 1
			(pin LLKTXDATA24 output)
			(conn LLKTXDATA24 LLKTXDATA24 ==> PCIE LLKTXDATA24)
		)
		(element LLKTXDATA25 1
			(pin LLKTXDATA25 output)
			(conn LLKTXDATA25 LLKTXDATA25 ==> PCIE LLKTXDATA25)
		)
		(element LLKTXDATA26 1
			(pin LLKTXDATA26 output)
			(conn LLKTXDATA26 LLKTXDATA26 ==> PCIE LLKTXDATA26)
		)
		(element LLKTXDATA27 1
			(pin LLKTXDATA27 output)
			(conn LLKTXDATA27 LLKTXDATA27 ==> PCIE LLKTXDATA27)
		)
		(element LLKTXDATA28 1
			(pin LLKTXDATA28 output)
			(conn LLKTXDATA28 LLKTXDATA28 ==> PCIE LLKTXDATA28)
		)
		(element LLKTXDATA29 1
			(pin LLKTXDATA29 output)
			(conn LLKTXDATA29 LLKTXDATA29 ==> PCIE LLKTXDATA29)
		)
		(element LLKTXDATA3 1
			(pin LLKTXDATA3 output)
			(conn LLKTXDATA3 LLKTXDATA3 ==> PCIE LLKTXDATA3)
		)
		(element LLKTXDATA30 1
			(pin LLKTXDATA30 output)
			(conn LLKTXDATA30 LLKTXDATA30 ==> PCIE LLKTXDATA30)
		)
		(element LLKTXDATA31 1
			(pin LLKTXDATA31 output)
			(conn LLKTXDATA31 LLKTXDATA31 ==> PCIE LLKTXDATA31)
		)
		(element LLKTXDATA32 1
			(pin LLKTXDATA32 output)
			(conn LLKTXDATA32 LLKTXDATA32 ==> PCIE LLKTXDATA32)
		)
		(element LLKTXDATA33 1
			(pin LLKTXDATA33 output)
			(conn LLKTXDATA33 LLKTXDATA33 ==> PCIE LLKTXDATA33)
		)
		(element LLKTXDATA34 1
			(pin LLKTXDATA34 output)
			(conn LLKTXDATA34 LLKTXDATA34 ==> PCIE LLKTXDATA34)
		)
		(element LLKTXDATA35 1
			(pin LLKTXDATA35 output)
			(conn LLKTXDATA35 LLKTXDATA35 ==> PCIE LLKTXDATA35)
		)
		(element LLKTXDATA36 1
			(pin LLKTXDATA36 output)
			(conn LLKTXDATA36 LLKTXDATA36 ==> PCIE LLKTXDATA36)
		)
		(element LLKTXDATA37 1
			(pin LLKTXDATA37 output)
			(conn LLKTXDATA37 LLKTXDATA37 ==> PCIE LLKTXDATA37)
		)
		(element LLKTXDATA38 1
			(pin LLKTXDATA38 output)
			(conn LLKTXDATA38 LLKTXDATA38 ==> PCIE LLKTXDATA38)
		)
		(element LLKTXDATA39 1
			(pin LLKTXDATA39 output)
			(conn LLKTXDATA39 LLKTXDATA39 ==> PCIE LLKTXDATA39)
		)
		(element LLKTXDATA4 1
			(pin LLKTXDATA4 output)
			(conn LLKTXDATA4 LLKTXDATA4 ==> PCIE LLKTXDATA4)
		)
		(element LLKTXDATA40 1
			(pin LLKTXDATA40 output)
			(conn LLKTXDATA40 LLKTXDATA40 ==> PCIE LLKTXDATA40)
		)
		(element LLKTXDATA41 1
			(pin LLKTXDATA41 output)
			(conn LLKTXDATA41 LLKTXDATA41 ==> PCIE LLKTXDATA41)
		)
		(element LLKTXDATA42 1
			(pin LLKTXDATA42 output)
			(conn LLKTXDATA42 LLKTXDATA42 ==> PCIE LLKTXDATA42)
		)
		(element LLKTXDATA43 1
			(pin LLKTXDATA43 output)
			(conn LLKTXDATA43 LLKTXDATA43 ==> PCIE LLKTXDATA43)
		)
		(element LLKTXDATA44 1
			(pin LLKTXDATA44 output)
			(conn LLKTXDATA44 LLKTXDATA44 ==> PCIE LLKTXDATA44)
		)
		(element LLKTXDATA45 1
			(pin LLKTXDATA45 output)
			(conn LLKTXDATA45 LLKTXDATA45 ==> PCIE LLKTXDATA45)
		)
		(element LLKTXDATA46 1
			(pin LLKTXDATA46 output)
			(conn LLKTXDATA46 LLKTXDATA46 ==> PCIE LLKTXDATA46)
		)
		(element LLKTXDATA47 1
			(pin LLKTXDATA47 output)
			(conn LLKTXDATA47 LLKTXDATA47 ==> PCIE LLKTXDATA47)
		)
		(element LLKTXDATA48 1
			(pin LLKTXDATA48 output)
			(conn LLKTXDATA48 LLKTXDATA48 ==> PCIE LLKTXDATA48)
		)
		(element LLKTXDATA49 1
			(pin LLKTXDATA49 output)
			(conn LLKTXDATA49 LLKTXDATA49 ==> PCIE LLKTXDATA49)
		)
		(element LLKTXDATA5 1
			(pin LLKTXDATA5 output)
			(conn LLKTXDATA5 LLKTXDATA5 ==> PCIE LLKTXDATA5)
		)
		(element LLKTXDATA50 1
			(pin LLKTXDATA50 output)
			(conn LLKTXDATA50 LLKTXDATA50 ==> PCIE LLKTXDATA50)
		)
		(element LLKTXDATA51 1
			(pin LLKTXDATA51 output)
			(conn LLKTXDATA51 LLKTXDATA51 ==> PCIE LLKTXDATA51)
		)
		(element LLKTXDATA52 1
			(pin LLKTXDATA52 output)
			(conn LLKTXDATA52 LLKTXDATA52 ==> PCIE LLKTXDATA52)
		)
		(element LLKTXDATA53 1
			(pin LLKTXDATA53 output)
			(conn LLKTXDATA53 LLKTXDATA53 ==> PCIE LLKTXDATA53)
		)
		(element LLKTXDATA54 1
			(pin LLKTXDATA54 output)
			(conn LLKTXDATA54 LLKTXDATA54 ==> PCIE LLKTXDATA54)
		)
		(element LLKTXDATA55 1
			(pin LLKTXDATA55 output)
			(conn LLKTXDATA55 LLKTXDATA55 ==> PCIE LLKTXDATA55)
		)
		(element LLKTXDATA56 1
			(pin LLKTXDATA56 output)
			(conn LLKTXDATA56 LLKTXDATA56 ==> PCIE LLKTXDATA56)
		)
		(element LLKTXDATA57 1
			(pin LLKTXDATA57 output)
			(conn LLKTXDATA57 LLKTXDATA57 ==> PCIE LLKTXDATA57)
		)
		(element LLKTXDATA58 1
			(pin LLKTXDATA58 output)
			(conn LLKTXDATA58 LLKTXDATA58 ==> PCIE LLKTXDATA58)
		)
		(element LLKTXDATA59 1
			(pin LLKTXDATA59 output)
			(conn LLKTXDATA59 LLKTXDATA59 ==> PCIE LLKTXDATA59)
		)
		(element LLKTXDATA6 1
			(pin LLKTXDATA6 output)
			(conn LLKTXDATA6 LLKTXDATA6 ==> PCIE LLKTXDATA6)
		)
		(element LLKTXDATA60 1
			(pin LLKTXDATA60 output)
			(conn LLKTXDATA60 LLKTXDATA60 ==> PCIE LLKTXDATA60)
		)
		(element LLKTXDATA61 1
			(pin LLKTXDATA61 output)
			(conn LLKTXDATA61 LLKTXDATA61 ==> PCIE LLKTXDATA61)
		)
		(element LLKTXDATA62 1
			(pin LLKTXDATA62 output)
			(conn LLKTXDATA62 LLKTXDATA62 ==> PCIE LLKTXDATA62)
		)
		(element LLKTXDATA63 1
			(pin LLKTXDATA63 output)
			(conn LLKTXDATA63 LLKTXDATA63 ==> PCIE LLKTXDATA63)
		)
		(element LLKTXDATA7 1
			(pin LLKTXDATA7 output)
			(conn LLKTXDATA7 LLKTXDATA7 ==> PCIE LLKTXDATA7)
		)
		(element LLKTXDATA8 1
			(pin LLKTXDATA8 output)
			(conn LLKTXDATA8 LLKTXDATA8 ==> PCIE LLKTXDATA8)
		)
		(element LLKTXDATA9 1
			(pin LLKTXDATA9 output)
			(conn LLKTXDATA9 LLKTXDATA9 ==> PCIE LLKTXDATA9)
		)
		(element LLKTXDSTRDYN 1
			(pin LLKTXDSTRDYN input)
			(conn LLKTXDSTRDYN LLKTXDSTRDYN <== PCIE LLKTXDSTRDYN)
		)
		(element LLKTXENABLEN0 1
			(pin LLKTXENABLEN0 output)
			(conn LLKTXENABLEN0 LLKTXENABLEN0 ==> PCIE LLKTXENABLEN0)
		)
		(element LLKTXENABLEN1 1
			(pin LLKTXENABLEN1 output)
			(conn LLKTXENABLEN1 LLKTXENABLEN1 ==> PCIE LLKTXENABLEN1)
		)
		(element LLKTXEOFN 1
			(pin LLKTXEOFN output)
			(conn LLKTXEOFN LLKTXEOFN ==> PCIE LLKTXEOFN)
		)
		(element LLKTXEOPN 1
			(pin LLKTXEOPN output)
			(conn LLKTXEOPN LLKTXEOPN ==> PCIE LLKTXEOPN)
		)
		(element LLKTXSOFN 1
			(pin LLKTXSOFN output)
			(conn LLKTXSOFN LLKTXSOFN ==> PCIE LLKTXSOFN)
		)
		(element LLKTXSOPN 1
			(pin LLKTXSOPN output)
			(conn LLKTXSOPN LLKTXSOPN ==> PCIE LLKTXSOPN)
		)
		(element LLKTXSRCDSCN 1
			(pin LLKTXSRCDSCN output)
			(conn LLKTXSRCDSCN LLKTXSRCDSCN ==> PCIE LLKTXSRCDSCN)
		)
		(element LLKTXSRCRDYN 1
			(pin LLKTXSRCRDYN output)
			(conn LLKTXSRCRDYN LLKTXSRCRDYN ==> PCIE LLKTXSRCRDYN)
		)
		(element LOWPRIORITYVCCOUNT 0
			(cfg 7 6 5 4 3 2 1 0)
		)
		(element MAINPOWER 1
			(pin MAINPOWER output)
			(conn MAINPOWER MAINPOWER ==> PCIE MAINPOWER)
		)
		(element MGMTADDR0 1
			(pin MGMTADDR0 output)
			(conn MGMTADDR0 MGMTADDR0 ==> PCIE MGMTADDR0)
		)
		(element MGMTADDR1 1
			(pin MGMTADDR1 output)
			(conn MGMTADDR1 MGMTADDR1 ==> PCIE MGMTADDR1)
		)
		(element MGMTADDR10 1
			(pin MGMTADDR10 output)
			(conn MGMTADDR10 MGMTADDR10 ==> PCIE MGMTADDR10)
		)
		(element MGMTADDR2 1
			(pin MGMTADDR2 output)
			(conn MGMTADDR2 MGMTADDR2 ==> PCIE MGMTADDR2)
		)
		(element MGMTADDR3 1
			(pin MGMTADDR3 output)
			(conn MGMTADDR3 MGMTADDR3 ==> PCIE MGMTADDR3)
		)
		(element MGMTADDR4 1
			(pin MGMTADDR4 output)
			(conn MGMTADDR4 MGMTADDR4 ==> PCIE MGMTADDR4)
		)
		(element MGMTADDR5 1
			(pin MGMTADDR5 output)
			(conn MGMTADDR5 MGMTADDR5 ==> PCIE MGMTADDR5)
		)
		(element MGMTADDR6 1
			(pin MGMTADDR6 output)
			(conn MGMTADDR6 MGMTADDR6 ==> PCIE MGMTADDR6)
		)
		(element MGMTADDR7 1
			(pin MGMTADDR7 output)
			(conn MGMTADDR7 MGMTADDR7 ==> PCIE MGMTADDR7)
		)
		(element MGMTADDR8 1
			(pin MGMTADDR8 output)
			(conn MGMTADDR8 MGMTADDR8 ==> PCIE MGMTADDR8)
		)
		(element MGMTADDR9 1
			(pin MGMTADDR9 output)
			(conn MGMTADDR9 MGMTADDR9 ==> PCIE MGMTADDR9)
		)
		(element MGMTBWREN0 1
			(pin MGMTBWREN0 output)
			(conn MGMTBWREN0 MGMTBWREN0 ==> PCIE MGMTBWREN0)
		)
		(element MGMTBWREN1 1
			(pin MGMTBWREN1 output)
			(conn MGMTBWREN1 MGMTBWREN1 ==> PCIE MGMTBWREN1)
		)
		(element MGMTBWREN2 1
			(pin MGMTBWREN2 output)
			(conn MGMTBWREN2 MGMTBWREN2 ==> PCIE MGMTBWREN2)
		)
		(element MGMTBWREN3 1
			(pin MGMTBWREN3 output)
			(conn MGMTBWREN3 MGMTBWREN3 ==> PCIE MGMTBWREN3)
		)
		(element MGMTPSO0 1
			(pin MGMTPSO0 input)
			(conn MGMTPSO0 MGMTPSO0 <== PCIE MGMTPSO0)
		)
		(element MGMTPSO1 1
			(pin MGMTPSO1 input)
			(conn MGMTPSO1 MGMTPSO1 <== PCIE MGMTPSO1)
		)
		(element MGMTPSO10 1
			(pin MGMTPSO10 input)
			(conn MGMTPSO10 MGMTPSO10 <== PCIE MGMTPSO10)
		)
		(element MGMTPSO11 1
			(pin MGMTPSO11 input)
			(conn MGMTPSO11 MGMTPSO11 <== PCIE MGMTPSO11)
		)
		(element MGMTPSO12 1
			(pin MGMTPSO12 input)
			(conn MGMTPSO12 MGMTPSO12 <== PCIE MGMTPSO12)
		)
		(element MGMTPSO13 1
			(pin MGMTPSO13 input)
			(conn MGMTPSO13 MGMTPSO13 <== PCIE MGMTPSO13)
		)
		(element MGMTPSO14 1
			(pin MGMTPSO14 input)
			(conn MGMTPSO14 MGMTPSO14 <== PCIE MGMTPSO14)
		)
		(element MGMTPSO15 1
			(pin MGMTPSO15 input)
			(conn MGMTPSO15 MGMTPSO15 <== PCIE MGMTPSO15)
		)
		(element MGMTPSO16 1
			(pin MGMTPSO16 input)
			(conn MGMTPSO16 MGMTPSO16 <== PCIE MGMTPSO16)
		)
		(element MGMTPSO2 1
			(pin MGMTPSO2 input)
			(conn MGMTPSO2 MGMTPSO2 <== PCIE MGMTPSO2)
		)
		(element MGMTPSO3 1
			(pin MGMTPSO3 input)
			(conn MGMTPSO3 MGMTPSO3 <== PCIE MGMTPSO3)
		)
		(element MGMTPSO4 1
			(pin MGMTPSO4 input)
			(conn MGMTPSO4 MGMTPSO4 <== PCIE MGMTPSO4)
		)
		(element MGMTPSO5 1
			(pin MGMTPSO5 input)
			(conn MGMTPSO5 MGMTPSO5 <== PCIE MGMTPSO5)
		)
		(element MGMTPSO6 1
			(pin MGMTPSO6 input)
			(conn MGMTPSO6 MGMTPSO6 <== PCIE MGMTPSO6)
		)
		(element MGMTPSO7 1
			(pin MGMTPSO7 input)
			(conn MGMTPSO7 MGMTPSO7 <== PCIE MGMTPSO7)
		)
		(element MGMTPSO8 1
			(pin MGMTPSO8 input)
			(conn MGMTPSO8 MGMTPSO8 <== PCIE MGMTPSO8)
		)
		(element MGMTPSO9 1
			(pin MGMTPSO9 input)
			(conn MGMTPSO9 MGMTPSO9 <== PCIE MGMTPSO9)
		)
		(element MGMTRDATA0 1
			(pin MGMTRDATA0 input)
			(conn MGMTRDATA0 MGMTRDATA0 <== PCIE MGMTRDATA0)
		)
		(element MGMTRDATA1 1
			(pin MGMTRDATA1 input)
			(conn MGMTRDATA1 MGMTRDATA1 <== PCIE MGMTRDATA1)
		)
		(element MGMTRDATA10 1
			(pin MGMTRDATA10 input)
			(conn MGMTRDATA10 MGMTRDATA10 <== PCIE MGMTRDATA10)
		)
		(element MGMTRDATA11 1
			(pin MGMTRDATA11 input)
			(conn MGMTRDATA11 MGMTRDATA11 <== PCIE MGMTRDATA11)
		)
		(element MGMTRDATA12 1
			(pin MGMTRDATA12 input)
			(conn MGMTRDATA12 MGMTRDATA12 <== PCIE MGMTRDATA12)
		)
		(element MGMTRDATA13 1
			(pin MGMTRDATA13 input)
			(conn MGMTRDATA13 MGMTRDATA13 <== PCIE MGMTRDATA13)
		)
		(element MGMTRDATA14 1
			(pin MGMTRDATA14 input)
			(conn MGMTRDATA14 MGMTRDATA14 <== PCIE MGMTRDATA14)
		)
		(element MGMTRDATA15 1
			(pin MGMTRDATA15 input)
			(conn MGMTRDATA15 MGMTRDATA15 <== PCIE MGMTRDATA15)
		)
		(element MGMTRDATA16 1
			(pin MGMTRDATA16 input)
			(conn MGMTRDATA16 MGMTRDATA16 <== PCIE MGMTRDATA16)
		)
		(element MGMTRDATA17 1
			(pin MGMTRDATA17 input)
			(conn MGMTRDATA17 MGMTRDATA17 <== PCIE MGMTRDATA17)
		)
		(element MGMTRDATA18 1
			(pin MGMTRDATA18 input)
			(conn MGMTRDATA18 MGMTRDATA18 <== PCIE MGMTRDATA18)
		)
		(element MGMTRDATA19 1
			(pin MGMTRDATA19 input)
			(conn MGMTRDATA19 MGMTRDATA19 <== PCIE MGMTRDATA19)
		)
		(element MGMTRDATA2 1
			(pin MGMTRDATA2 input)
			(conn MGMTRDATA2 MGMTRDATA2 <== PCIE MGMTRDATA2)
		)
		(element MGMTRDATA20 1
			(pin MGMTRDATA20 input)
			(conn MGMTRDATA20 MGMTRDATA20 <== PCIE MGMTRDATA20)
		)
		(element MGMTRDATA21 1
			(pin MGMTRDATA21 input)
			(conn MGMTRDATA21 MGMTRDATA21 <== PCIE MGMTRDATA21)
		)
		(element MGMTRDATA22 1
			(pin MGMTRDATA22 input)
			(conn MGMTRDATA22 MGMTRDATA22 <== PCIE MGMTRDATA22)
		)
		(element MGMTRDATA23 1
			(pin MGMTRDATA23 input)
			(conn MGMTRDATA23 MGMTRDATA23 <== PCIE MGMTRDATA23)
		)
		(element MGMTRDATA24 1
			(pin MGMTRDATA24 input)
			(conn MGMTRDATA24 MGMTRDATA24 <== PCIE MGMTRDATA24)
		)
		(element MGMTRDATA25 1
			(pin MGMTRDATA25 input)
			(conn MGMTRDATA25 MGMTRDATA25 <== PCIE MGMTRDATA25)
		)
		(element MGMTRDATA26 1
			(pin MGMTRDATA26 input)
			(conn MGMTRDATA26 MGMTRDATA26 <== PCIE MGMTRDATA26)
		)
		(element MGMTRDATA27 1
			(pin MGMTRDATA27 input)
			(conn MGMTRDATA27 MGMTRDATA27 <== PCIE MGMTRDATA27)
		)
		(element MGMTRDATA28 1
			(pin MGMTRDATA28 input)
			(conn MGMTRDATA28 MGMTRDATA28 <== PCIE MGMTRDATA28)
		)
		(element MGMTRDATA29 1
			(pin MGMTRDATA29 input)
			(conn MGMTRDATA29 MGMTRDATA29 <== PCIE MGMTRDATA29)
		)
		(element MGMTRDATA3 1
			(pin MGMTRDATA3 input)
			(conn MGMTRDATA3 MGMTRDATA3 <== PCIE MGMTRDATA3)
		)
		(element MGMTRDATA30 1
			(pin MGMTRDATA30 input)
			(conn MGMTRDATA30 MGMTRDATA30 <== PCIE MGMTRDATA30)
		)
		(element MGMTRDATA31 1
			(pin MGMTRDATA31 input)
			(conn MGMTRDATA31 MGMTRDATA31 <== PCIE MGMTRDATA31)
		)
		(element MGMTRDATA4 1
			(pin MGMTRDATA4 input)
			(conn MGMTRDATA4 MGMTRDATA4 <== PCIE MGMTRDATA4)
		)
		(element MGMTRDATA5 1
			(pin MGMTRDATA5 input)
			(conn MGMTRDATA5 MGMTRDATA5 <== PCIE MGMTRDATA5)
		)
		(element MGMTRDATA6 1
			(pin MGMTRDATA6 input)
			(conn MGMTRDATA6 MGMTRDATA6 <== PCIE MGMTRDATA6)
		)
		(element MGMTRDATA7 1
			(pin MGMTRDATA7 input)
			(conn MGMTRDATA7 MGMTRDATA7 <== PCIE MGMTRDATA7)
		)
		(element MGMTRDATA8 1
			(pin MGMTRDATA8 input)
			(conn MGMTRDATA8 MGMTRDATA8 <== PCIE MGMTRDATA8)
		)
		(element MGMTRDATA9 1
			(pin MGMTRDATA9 input)
			(conn MGMTRDATA9 MGMTRDATA9 <== PCIE MGMTRDATA9)
		)
		(element MGMTRDEN 1
			(pin MGMTRDEN output)
			(conn MGMTRDEN MGMTRDEN ==> PCIE MGMTRDEN)
		)
		(element MGMTSTATSCREDIT0 1
			(pin MGMTSTATSCREDIT0 input)
			(conn MGMTSTATSCREDIT0 MGMTSTATSCREDIT0 <== PCIE MGMTSTATSCREDIT0)
		)
		(element MGMTSTATSCREDIT1 1
			(pin MGMTSTATSCREDIT1 input)
			(conn MGMTSTATSCREDIT1 MGMTSTATSCREDIT1 <== PCIE MGMTSTATSCREDIT1)
		)
		(element MGMTSTATSCREDIT10 1
			(pin MGMTSTATSCREDIT10 input)
			(conn MGMTSTATSCREDIT10 MGMTSTATSCREDIT10 <== PCIE MGMTSTATSCREDIT10)
		)
		(element MGMTSTATSCREDIT11 1
			(pin MGMTSTATSCREDIT11 input)
			(conn MGMTSTATSCREDIT11 MGMTSTATSCREDIT11 <== PCIE MGMTSTATSCREDIT11)
		)
		(element MGMTSTATSCREDIT2 1
			(pin MGMTSTATSCREDIT2 input)
			(conn MGMTSTATSCREDIT2 MGMTSTATSCREDIT2 <== PCIE MGMTSTATSCREDIT2)
		)
		(element MGMTSTATSCREDIT3 1
			(pin MGMTSTATSCREDIT3 input)
			(conn MGMTSTATSCREDIT3 MGMTSTATSCREDIT3 <== PCIE MGMTSTATSCREDIT3)
		)
		(element MGMTSTATSCREDIT4 1
			(pin MGMTSTATSCREDIT4 input)
			(conn MGMTSTATSCREDIT4 MGMTSTATSCREDIT4 <== PCIE MGMTSTATSCREDIT4)
		)
		(element MGMTSTATSCREDIT5 1
			(pin MGMTSTATSCREDIT5 input)
			(conn MGMTSTATSCREDIT5 MGMTSTATSCREDIT5 <== PCIE MGMTSTATSCREDIT5)
		)
		(element MGMTSTATSCREDIT6 1
			(pin MGMTSTATSCREDIT6 input)
			(conn MGMTSTATSCREDIT6 MGMTSTATSCREDIT6 <== PCIE MGMTSTATSCREDIT6)
		)
		(element MGMTSTATSCREDIT7 1
			(pin MGMTSTATSCREDIT7 input)
			(conn MGMTSTATSCREDIT7 MGMTSTATSCREDIT7 <== PCIE MGMTSTATSCREDIT7)
		)
		(element MGMTSTATSCREDIT8 1
			(pin MGMTSTATSCREDIT8 input)
			(conn MGMTSTATSCREDIT8 MGMTSTATSCREDIT8 <== PCIE MGMTSTATSCREDIT8)
		)
		(element MGMTSTATSCREDIT9 1
			(pin MGMTSTATSCREDIT9 input)
			(conn MGMTSTATSCREDIT9 MGMTSTATSCREDIT9 <== PCIE MGMTSTATSCREDIT9)
		)
		(element MGMTSTATSCREDITSEL0 1
			(pin MGMTSTATSCREDITSEL0 output)
			(conn MGMTSTATSCREDITSEL0 MGMTSTATSCREDITSEL0 ==> PCIE MGMTSTATSCREDITSEL0)
		)
		(element MGMTSTATSCREDITSEL1 1
			(pin MGMTSTATSCREDITSEL1 output)
			(conn MGMTSTATSCREDITSEL1 MGMTSTATSCREDITSEL1 ==> PCIE MGMTSTATSCREDITSEL1)
		)
		(element MGMTSTATSCREDITSEL2 1
			(pin MGMTSTATSCREDITSEL2 output)
			(conn MGMTSTATSCREDITSEL2 MGMTSTATSCREDITSEL2 ==> PCIE MGMTSTATSCREDITSEL2)
		)
		(element MGMTSTATSCREDITSEL3 1
			(pin MGMTSTATSCREDITSEL3 output)
			(conn MGMTSTATSCREDITSEL3 MGMTSTATSCREDITSEL3 ==> PCIE MGMTSTATSCREDITSEL3)
		)
		(element MGMTSTATSCREDITSEL4 1
			(pin MGMTSTATSCREDITSEL4 output)
			(conn MGMTSTATSCREDITSEL4 MGMTSTATSCREDITSEL4 ==> PCIE MGMTSTATSCREDITSEL4)
		)
		(element MGMTSTATSCREDITSEL5 1
			(pin MGMTSTATSCREDITSEL5 output)
			(conn MGMTSTATSCREDITSEL5 MGMTSTATSCREDITSEL5 ==> PCIE MGMTSTATSCREDITSEL5)
		)
		(element MGMTSTATSCREDITSEL6 1
			(pin MGMTSTATSCREDITSEL6 output)
			(conn MGMTSTATSCREDITSEL6 MGMTSTATSCREDITSEL6 ==> PCIE MGMTSTATSCREDITSEL6)
		)
		(element MGMTWDATA0 1
			(pin MGMTWDATA0 output)
			(conn MGMTWDATA0 MGMTWDATA0 ==> PCIE MGMTWDATA0)
		)
		(element MGMTWDATA1 1
			(pin MGMTWDATA1 output)
			(conn MGMTWDATA1 MGMTWDATA1 ==> PCIE MGMTWDATA1)
		)
		(element MGMTWDATA10 1
			(pin MGMTWDATA10 output)
			(conn MGMTWDATA10 MGMTWDATA10 ==> PCIE MGMTWDATA10)
		)
		(element MGMTWDATA11 1
			(pin MGMTWDATA11 output)
			(conn MGMTWDATA11 MGMTWDATA11 ==> PCIE MGMTWDATA11)
		)
		(element MGMTWDATA12 1
			(pin MGMTWDATA12 output)
			(conn MGMTWDATA12 MGMTWDATA12 ==> PCIE MGMTWDATA12)
		)
		(element MGMTWDATA13 1
			(pin MGMTWDATA13 output)
			(conn MGMTWDATA13 MGMTWDATA13 ==> PCIE MGMTWDATA13)
		)
		(element MGMTWDATA14 1
			(pin MGMTWDATA14 output)
			(conn MGMTWDATA14 MGMTWDATA14 ==> PCIE MGMTWDATA14)
		)
		(element MGMTWDATA15 1
			(pin MGMTWDATA15 output)
			(conn MGMTWDATA15 MGMTWDATA15 ==> PCIE MGMTWDATA15)
		)
		(element MGMTWDATA16 1
			(pin MGMTWDATA16 output)
			(conn MGMTWDATA16 MGMTWDATA16 ==> PCIE MGMTWDATA16)
		)
		(element MGMTWDATA17 1
			(pin MGMTWDATA17 output)
			(conn MGMTWDATA17 MGMTWDATA17 ==> PCIE MGMTWDATA17)
		)
		(element MGMTWDATA18 1
			(pin MGMTWDATA18 output)
			(conn MGMTWDATA18 MGMTWDATA18 ==> PCIE MGMTWDATA18)
		)
		(element MGMTWDATA19 1
			(pin MGMTWDATA19 output)
			(conn MGMTWDATA19 MGMTWDATA19 ==> PCIE MGMTWDATA19)
		)
		(element MGMTWDATA2 1
			(pin MGMTWDATA2 output)
			(conn MGMTWDATA2 MGMTWDATA2 ==> PCIE MGMTWDATA2)
		)
		(element MGMTWDATA20 1
			(pin MGMTWDATA20 output)
			(conn MGMTWDATA20 MGMTWDATA20 ==> PCIE MGMTWDATA20)
		)
		(element MGMTWDATA21 1
			(pin MGMTWDATA21 output)
			(conn MGMTWDATA21 MGMTWDATA21 ==> PCIE MGMTWDATA21)
		)
		(element MGMTWDATA22 1
			(pin MGMTWDATA22 output)
			(conn MGMTWDATA22 MGMTWDATA22 ==> PCIE MGMTWDATA22)
		)
		(element MGMTWDATA23 1
			(pin MGMTWDATA23 output)
			(conn MGMTWDATA23 MGMTWDATA23 ==> PCIE MGMTWDATA23)
		)
		(element MGMTWDATA24 1
			(pin MGMTWDATA24 output)
			(conn MGMTWDATA24 MGMTWDATA24 ==> PCIE MGMTWDATA24)
		)
		(element MGMTWDATA25 1
			(pin MGMTWDATA25 output)
			(conn MGMTWDATA25 MGMTWDATA25 ==> PCIE MGMTWDATA25)
		)
		(element MGMTWDATA26 1
			(pin MGMTWDATA26 output)
			(conn MGMTWDATA26 MGMTWDATA26 ==> PCIE MGMTWDATA26)
		)
		(element MGMTWDATA27 1
			(pin MGMTWDATA27 output)
			(conn MGMTWDATA27 MGMTWDATA27 ==> PCIE MGMTWDATA27)
		)
		(element MGMTWDATA28 1
			(pin MGMTWDATA28 output)
			(conn MGMTWDATA28 MGMTWDATA28 ==> PCIE MGMTWDATA28)
		)
		(element MGMTWDATA29 1
			(pin MGMTWDATA29 output)
			(conn MGMTWDATA29 MGMTWDATA29 ==> PCIE MGMTWDATA29)
		)
		(element MGMTWDATA3 1
			(pin MGMTWDATA3 output)
			(conn MGMTWDATA3 MGMTWDATA3 ==> PCIE MGMTWDATA3)
		)
		(element MGMTWDATA30 1
			(pin MGMTWDATA30 output)
			(conn MGMTWDATA30 MGMTWDATA30 ==> PCIE MGMTWDATA30)
		)
		(element MGMTWDATA31 1
			(pin MGMTWDATA31 output)
			(conn MGMTWDATA31 MGMTWDATA31 ==> PCIE MGMTWDATA31)
		)
		(element MGMTWDATA4 1
			(pin MGMTWDATA4 output)
			(conn MGMTWDATA4 MGMTWDATA4 ==> PCIE MGMTWDATA4)
		)
		(element MGMTWDATA5 1
			(pin MGMTWDATA5 output)
			(conn MGMTWDATA5 MGMTWDATA5 ==> PCIE MGMTWDATA5)
		)
		(element MGMTWDATA6 1
			(pin MGMTWDATA6 output)
			(conn MGMTWDATA6 MGMTWDATA6 ==> PCIE MGMTWDATA6)
		)
		(element MGMTWDATA7 1
			(pin MGMTWDATA7 output)
			(conn MGMTWDATA7 MGMTWDATA7 ==> PCIE MGMTWDATA7)
		)
		(element MGMTWDATA8 1
			(pin MGMTWDATA8 output)
			(conn MGMTWDATA8 MGMTWDATA8 ==> PCIE MGMTWDATA8)
		)
		(element MGMTWDATA9 1
			(pin MGMTWDATA9 output)
			(conn MGMTWDATA9 MGMTWDATA9 ==> PCIE MGMTWDATA9)
		)
		(element MGMTWREN 1
			(pin MGMTWREN output)
			(conn MGMTWREN MGMTWREN ==> PCIE MGMTWREN)
		)
		(element MIMDLLBRADD0 1
			(pin MIMDLLBRADD0 input)
			(conn MIMDLLBRADD0 MIMDLLBRADD0 <== PCIE MIMDLLBRADD0)
		)
		(element MIMDLLBRADD1 1
			(pin MIMDLLBRADD1 input)
			(conn MIMDLLBRADD1 MIMDLLBRADD1 <== PCIE MIMDLLBRADD1)
		)
		(element MIMDLLBRADD10 1
			(pin MIMDLLBRADD10 input)
			(conn MIMDLLBRADD10 MIMDLLBRADD10 <== PCIE MIMDLLBRADD10)
		)
		(element MIMDLLBRADD11 1
			(pin MIMDLLBRADD11 input)
			(conn MIMDLLBRADD11 MIMDLLBRADD11 <== PCIE MIMDLLBRADD11)
		)
		(element MIMDLLBRADD2 1
			(pin MIMDLLBRADD2 input)
			(conn MIMDLLBRADD2 MIMDLLBRADD2 <== PCIE MIMDLLBRADD2)
		)
		(element MIMDLLBRADD3 1
			(pin MIMDLLBRADD3 input)
			(conn MIMDLLBRADD3 MIMDLLBRADD3 <== PCIE MIMDLLBRADD3)
		)
		(element MIMDLLBRADD4 1
			(pin MIMDLLBRADD4 input)
			(conn MIMDLLBRADD4 MIMDLLBRADD4 <== PCIE MIMDLLBRADD4)
		)
		(element MIMDLLBRADD5 1
			(pin MIMDLLBRADD5 input)
			(conn MIMDLLBRADD5 MIMDLLBRADD5 <== PCIE MIMDLLBRADD5)
		)
		(element MIMDLLBRADD6 1
			(pin MIMDLLBRADD6 input)
			(conn MIMDLLBRADD6 MIMDLLBRADD6 <== PCIE MIMDLLBRADD6)
		)
		(element MIMDLLBRADD7 1
			(pin MIMDLLBRADD7 input)
			(conn MIMDLLBRADD7 MIMDLLBRADD7 <== PCIE MIMDLLBRADD7)
		)
		(element MIMDLLBRADD8 1
			(pin MIMDLLBRADD8 input)
			(conn MIMDLLBRADD8 MIMDLLBRADD8 <== PCIE MIMDLLBRADD8)
		)
		(element MIMDLLBRADD9 1
			(pin MIMDLLBRADD9 input)
			(conn MIMDLLBRADD9 MIMDLLBRADD9 <== PCIE MIMDLLBRADD9)
		)
		(element MIMDLLBRDATA0 1
			(pin MIMDLLBRDATA0 output)
			(conn MIMDLLBRDATA0 MIMDLLBRDATA0 ==> PCIE MIMDLLBRDATA0)
		)
		(element MIMDLLBRDATA1 1
			(pin MIMDLLBRDATA1 output)
			(conn MIMDLLBRDATA1 MIMDLLBRDATA1 ==> PCIE MIMDLLBRDATA1)
		)
		(element MIMDLLBRDATA10 1
			(pin MIMDLLBRDATA10 output)
			(conn MIMDLLBRDATA10 MIMDLLBRDATA10 ==> PCIE MIMDLLBRDATA10)
		)
		(element MIMDLLBRDATA11 1
			(pin MIMDLLBRDATA11 output)
			(conn MIMDLLBRDATA11 MIMDLLBRDATA11 ==> PCIE MIMDLLBRDATA11)
		)
		(element MIMDLLBRDATA12 1
			(pin MIMDLLBRDATA12 output)
			(conn MIMDLLBRDATA12 MIMDLLBRDATA12 ==> PCIE MIMDLLBRDATA12)
		)
		(element MIMDLLBRDATA13 1
			(pin MIMDLLBRDATA13 output)
			(conn MIMDLLBRDATA13 MIMDLLBRDATA13 ==> PCIE MIMDLLBRDATA13)
		)
		(element MIMDLLBRDATA14 1
			(pin MIMDLLBRDATA14 output)
			(conn MIMDLLBRDATA14 MIMDLLBRDATA14 ==> PCIE MIMDLLBRDATA14)
		)
		(element MIMDLLBRDATA15 1
			(pin MIMDLLBRDATA15 output)
			(conn MIMDLLBRDATA15 MIMDLLBRDATA15 ==> PCIE MIMDLLBRDATA15)
		)
		(element MIMDLLBRDATA16 1
			(pin MIMDLLBRDATA16 output)
			(conn MIMDLLBRDATA16 MIMDLLBRDATA16 ==> PCIE MIMDLLBRDATA16)
		)
		(element MIMDLLBRDATA17 1
			(pin MIMDLLBRDATA17 output)
			(conn MIMDLLBRDATA17 MIMDLLBRDATA17 ==> PCIE MIMDLLBRDATA17)
		)
		(element MIMDLLBRDATA18 1
			(pin MIMDLLBRDATA18 output)
			(conn MIMDLLBRDATA18 MIMDLLBRDATA18 ==> PCIE MIMDLLBRDATA18)
		)
		(element MIMDLLBRDATA19 1
			(pin MIMDLLBRDATA19 output)
			(conn MIMDLLBRDATA19 MIMDLLBRDATA19 ==> PCIE MIMDLLBRDATA19)
		)
		(element MIMDLLBRDATA2 1
			(pin MIMDLLBRDATA2 output)
			(conn MIMDLLBRDATA2 MIMDLLBRDATA2 ==> PCIE MIMDLLBRDATA2)
		)
		(element MIMDLLBRDATA20 1
			(pin MIMDLLBRDATA20 output)
			(conn MIMDLLBRDATA20 MIMDLLBRDATA20 ==> PCIE MIMDLLBRDATA20)
		)
		(element MIMDLLBRDATA21 1
			(pin MIMDLLBRDATA21 output)
			(conn MIMDLLBRDATA21 MIMDLLBRDATA21 ==> PCIE MIMDLLBRDATA21)
		)
		(element MIMDLLBRDATA22 1
			(pin MIMDLLBRDATA22 output)
			(conn MIMDLLBRDATA22 MIMDLLBRDATA22 ==> PCIE MIMDLLBRDATA22)
		)
		(element MIMDLLBRDATA23 1
			(pin MIMDLLBRDATA23 output)
			(conn MIMDLLBRDATA23 MIMDLLBRDATA23 ==> PCIE MIMDLLBRDATA23)
		)
		(element MIMDLLBRDATA24 1
			(pin MIMDLLBRDATA24 output)
			(conn MIMDLLBRDATA24 MIMDLLBRDATA24 ==> PCIE MIMDLLBRDATA24)
		)
		(element MIMDLLBRDATA25 1
			(pin MIMDLLBRDATA25 output)
			(conn MIMDLLBRDATA25 MIMDLLBRDATA25 ==> PCIE MIMDLLBRDATA25)
		)
		(element MIMDLLBRDATA26 1
			(pin MIMDLLBRDATA26 output)
			(conn MIMDLLBRDATA26 MIMDLLBRDATA26 ==> PCIE MIMDLLBRDATA26)
		)
		(element MIMDLLBRDATA27 1
			(pin MIMDLLBRDATA27 output)
			(conn MIMDLLBRDATA27 MIMDLLBRDATA27 ==> PCIE MIMDLLBRDATA27)
		)
		(element MIMDLLBRDATA28 1
			(pin MIMDLLBRDATA28 output)
			(conn MIMDLLBRDATA28 MIMDLLBRDATA28 ==> PCIE MIMDLLBRDATA28)
		)
		(element MIMDLLBRDATA29 1
			(pin MIMDLLBRDATA29 output)
			(conn MIMDLLBRDATA29 MIMDLLBRDATA29 ==> PCIE MIMDLLBRDATA29)
		)
		(element MIMDLLBRDATA3 1
			(pin MIMDLLBRDATA3 output)
			(conn MIMDLLBRDATA3 MIMDLLBRDATA3 ==> PCIE MIMDLLBRDATA3)
		)
		(element MIMDLLBRDATA30 1
			(pin MIMDLLBRDATA30 output)
			(conn MIMDLLBRDATA30 MIMDLLBRDATA30 ==> PCIE MIMDLLBRDATA30)
		)
		(element MIMDLLBRDATA31 1
			(pin MIMDLLBRDATA31 output)
			(conn MIMDLLBRDATA31 MIMDLLBRDATA31 ==> PCIE MIMDLLBRDATA31)
		)
		(element MIMDLLBRDATA32 1
			(pin MIMDLLBRDATA32 output)
			(conn MIMDLLBRDATA32 MIMDLLBRDATA32 ==> PCIE MIMDLLBRDATA32)
		)
		(element MIMDLLBRDATA33 1
			(pin MIMDLLBRDATA33 output)
			(conn MIMDLLBRDATA33 MIMDLLBRDATA33 ==> PCIE MIMDLLBRDATA33)
		)
		(element MIMDLLBRDATA34 1
			(pin MIMDLLBRDATA34 output)
			(conn MIMDLLBRDATA34 MIMDLLBRDATA34 ==> PCIE MIMDLLBRDATA34)
		)
		(element MIMDLLBRDATA35 1
			(pin MIMDLLBRDATA35 output)
			(conn MIMDLLBRDATA35 MIMDLLBRDATA35 ==> PCIE MIMDLLBRDATA35)
		)
		(element MIMDLLBRDATA36 1
			(pin MIMDLLBRDATA36 output)
			(conn MIMDLLBRDATA36 MIMDLLBRDATA36 ==> PCIE MIMDLLBRDATA36)
		)
		(element MIMDLLBRDATA37 1
			(pin MIMDLLBRDATA37 output)
			(conn MIMDLLBRDATA37 MIMDLLBRDATA37 ==> PCIE MIMDLLBRDATA37)
		)
		(element MIMDLLBRDATA38 1
			(pin MIMDLLBRDATA38 output)
			(conn MIMDLLBRDATA38 MIMDLLBRDATA38 ==> PCIE MIMDLLBRDATA38)
		)
		(element MIMDLLBRDATA39 1
			(pin MIMDLLBRDATA39 output)
			(conn MIMDLLBRDATA39 MIMDLLBRDATA39 ==> PCIE MIMDLLBRDATA39)
		)
		(element MIMDLLBRDATA4 1
			(pin MIMDLLBRDATA4 output)
			(conn MIMDLLBRDATA4 MIMDLLBRDATA4 ==> PCIE MIMDLLBRDATA4)
		)
		(element MIMDLLBRDATA40 1
			(pin MIMDLLBRDATA40 output)
			(conn MIMDLLBRDATA40 MIMDLLBRDATA40 ==> PCIE MIMDLLBRDATA40)
		)
		(element MIMDLLBRDATA41 1
			(pin MIMDLLBRDATA41 output)
			(conn MIMDLLBRDATA41 MIMDLLBRDATA41 ==> PCIE MIMDLLBRDATA41)
		)
		(element MIMDLLBRDATA42 1
			(pin MIMDLLBRDATA42 output)
			(conn MIMDLLBRDATA42 MIMDLLBRDATA42 ==> PCIE MIMDLLBRDATA42)
		)
		(element MIMDLLBRDATA43 1
			(pin MIMDLLBRDATA43 output)
			(conn MIMDLLBRDATA43 MIMDLLBRDATA43 ==> PCIE MIMDLLBRDATA43)
		)
		(element MIMDLLBRDATA44 1
			(pin MIMDLLBRDATA44 output)
			(conn MIMDLLBRDATA44 MIMDLLBRDATA44 ==> PCIE MIMDLLBRDATA44)
		)
		(element MIMDLLBRDATA45 1
			(pin MIMDLLBRDATA45 output)
			(conn MIMDLLBRDATA45 MIMDLLBRDATA45 ==> PCIE MIMDLLBRDATA45)
		)
		(element MIMDLLBRDATA46 1
			(pin MIMDLLBRDATA46 output)
			(conn MIMDLLBRDATA46 MIMDLLBRDATA46 ==> PCIE MIMDLLBRDATA46)
		)
		(element MIMDLLBRDATA47 1
			(pin MIMDLLBRDATA47 output)
			(conn MIMDLLBRDATA47 MIMDLLBRDATA47 ==> PCIE MIMDLLBRDATA47)
		)
		(element MIMDLLBRDATA48 1
			(pin MIMDLLBRDATA48 output)
			(conn MIMDLLBRDATA48 MIMDLLBRDATA48 ==> PCIE MIMDLLBRDATA48)
		)
		(element MIMDLLBRDATA49 1
			(pin MIMDLLBRDATA49 output)
			(conn MIMDLLBRDATA49 MIMDLLBRDATA49 ==> PCIE MIMDLLBRDATA49)
		)
		(element MIMDLLBRDATA5 1
			(pin MIMDLLBRDATA5 output)
			(conn MIMDLLBRDATA5 MIMDLLBRDATA5 ==> PCIE MIMDLLBRDATA5)
		)
		(element MIMDLLBRDATA50 1
			(pin MIMDLLBRDATA50 output)
			(conn MIMDLLBRDATA50 MIMDLLBRDATA50 ==> PCIE MIMDLLBRDATA50)
		)
		(element MIMDLLBRDATA51 1
			(pin MIMDLLBRDATA51 output)
			(conn MIMDLLBRDATA51 MIMDLLBRDATA51 ==> PCIE MIMDLLBRDATA51)
		)
		(element MIMDLLBRDATA52 1
			(pin MIMDLLBRDATA52 output)
			(conn MIMDLLBRDATA52 MIMDLLBRDATA52 ==> PCIE MIMDLLBRDATA52)
		)
		(element MIMDLLBRDATA53 1
			(pin MIMDLLBRDATA53 output)
			(conn MIMDLLBRDATA53 MIMDLLBRDATA53 ==> PCIE MIMDLLBRDATA53)
		)
		(element MIMDLLBRDATA54 1
			(pin MIMDLLBRDATA54 output)
			(conn MIMDLLBRDATA54 MIMDLLBRDATA54 ==> PCIE MIMDLLBRDATA54)
		)
		(element MIMDLLBRDATA55 1
			(pin MIMDLLBRDATA55 output)
			(conn MIMDLLBRDATA55 MIMDLLBRDATA55 ==> PCIE MIMDLLBRDATA55)
		)
		(element MIMDLLBRDATA56 1
			(pin MIMDLLBRDATA56 output)
			(conn MIMDLLBRDATA56 MIMDLLBRDATA56 ==> PCIE MIMDLLBRDATA56)
		)
		(element MIMDLLBRDATA57 1
			(pin MIMDLLBRDATA57 output)
			(conn MIMDLLBRDATA57 MIMDLLBRDATA57 ==> PCIE MIMDLLBRDATA57)
		)
		(element MIMDLLBRDATA58 1
			(pin MIMDLLBRDATA58 output)
			(conn MIMDLLBRDATA58 MIMDLLBRDATA58 ==> PCIE MIMDLLBRDATA58)
		)
		(element MIMDLLBRDATA59 1
			(pin MIMDLLBRDATA59 output)
			(conn MIMDLLBRDATA59 MIMDLLBRDATA59 ==> PCIE MIMDLLBRDATA59)
		)
		(element MIMDLLBRDATA6 1
			(pin MIMDLLBRDATA6 output)
			(conn MIMDLLBRDATA6 MIMDLLBRDATA6 ==> PCIE MIMDLLBRDATA6)
		)
		(element MIMDLLBRDATA60 1
			(pin MIMDLLBRDATA60 output)
			(conn MIMDLLBRDATA60 MIMDLLBRDATA60 ==> PCIE MIMDLLBRDATA60)
		)
		(element MIMDLLBRDATA61 1
			(pin MIMDLLBRDATA61 output)
			(conn MIMDLLBRDATA61 MIMDLLBRDATA61 ==> PCIE MIMDLLBRDATA61)
		)
		(element MIMDLLBRDATA62 1
			(pin MIMDLLBRDATA62 output)
			(conn MIMDLLBRDATA62 MIMDLLBRDATA62 ==> PCIE MIMDLLBRDATA62)
		)
		(element MIMDLLBRDATA63 1
			(pin MIMDLLBRDATA63 output)
			(conn MIMDLLBRDATA63 MIMDLLBRDATA63 ==> PCIE MIMDLLBRDATA63)
		)
		(element MIMDLLBRDATA7 1
			(pin MIMDLLBRDATA7 output)
			(conn MIMDLLBRDATA7 MIMDLLBRDATA7 ==> PCIE MIMDLLBRDATA7)
		)
		(element MIMDLLBRDATA8 1
			(pin MIMDLLBRDATA8 output)
			(conn MIMDLLBRDATA8 MIMDLLBRDATA8 ==> PCIE MIMDLLBRDATA8)
		)
		(element MIMDLLBRDATA9 1
			(pin MIMDLLBRDATA9 output)
			(conn MIMDLLBRDATA9 MIMDLLBRDATA9 ==> PCIE MIMDLLBRDATA9)
		)
		(element MIMDLLBREN 1
			(pin MIMDLLBREN input)
			(conn MIMDLLBREN MIMDLLBREN <== PCIE MIMDLLBREN)
		)
		(element MIMDLLBWADD0 1
			(pin MIMDLLBWADD0 input)
			(conn MIMDLLBWADD0 MIMDLLBWADD0 <== PCIE MIMDLLBWADD0)
		)
		(element MIMDLLBWADD1 1
			(pin MIMDLLBWADD1 input)
			(conn MIMDLLBWADD1 MIMDLLBWADD1 <== PCIE MIMDLLBWADD1)
		)
		(element MIMDLLBWADD10 1
			(pin MIMDLLBWADD10 input)
			(conn MIMDLLBWADD10 MIMDLLBWADD10 <== PCIE MIMDLLBWADD10)
		)
		(element MIMDLLBWADD11 1
			(pin MIMDLLBWADD11 input)
			(conn MIMDLLBWADD11 MIMDLLBWADD11 <== PCIE MIMDLLBWADD11)
		)
		(element MIMDLLBWADD2 1
			(pin MIMDLLBWADD2 input)
			(conn MIMDLLBWADD2 MIMDLLBWADD2 <== PCIE MIMDLLBWADD2)
		)
		(element MIMDLLBWADD3 1
			(pin MIMDLLBWADD3 input)
			(conn MIMDLLBWADD3 MIMDLLBWADD3 <== PCIE MIMDLLBWADD3)
		)
		(element MIMDLLBWADD4 1
			(pin MIMDLLBWADD4 input)
			(conn MIMDLLBWADD4 MIMDLLBWADD4 <== PCIE MIMDLLBWADD4)
		)
		(element MIMDLLBWADD5 1
			(pin MIMDLLBWADD5 input)
			(conn MIMDLLBWADD5 MIMDLLBWADD5 <== PCIE MIMDLLBWADD5)
		)
		(element MIMDLLBWADD6 1
			(pin MIMDLLBWADD6 input)
			(conn MIMDLLBWADD6 MIMDLLBWADD6 <== PCIE MIMDLLBWADD6)
		)
		(element MIMDLLBWADD7 1
			(pin MIMDLLBWADD7 input)
			(conn MIMDLLBWADD7 MIMDLLBWADD7 <== PCIE MIMDLLBWADD7)
		)
		(element MIMDLLBWADD8 1
			(pin MIMDLLBWADD8 input)
			(conn MIMDLLBWADD8 MIMDLLBWADD8 <== PCIE MIMDLLBWADD8)
		)
		(element MIMDLLBWADD9 1
			(pin MIMDLLBWADD9 input)
			(conn MIMDLLBWADD9 MIMDLLBWADD9 <== PCIE MIMDLLBWADD9)
		)
		(element MIMDLLBWDATA0 1
			(pin MIMDLLBWDATA0 input)
			(conn MIMDLLBWDATA0 MIMDLLBWDATA0 <== PCIE MIMDLLBWDATA0)
		)
		(element MIMDLLBWDATA1 1
			(pin MIMDLLBWDATA1 input)
			(conn MIMDLLBWDATA1 MIMDLLBWDATA1 <== PCIE MIMDLLBWDATA1)
		)
		(element MIMDLLBWDATA10 1
			(pin MIMDLLBWDATA10 input)
			(conn MIMDLLBWDATA10 MIMDLLBWDATA10 <== PCIE MIMDLLBWDATA10)
		)
		(element MIMDLLBWDATA11 1
			(pin MIMDLLBWDATA11 input)
			(conn MIMDLLBWDATA11 MIMDLLBWDATA11 <== PCIE MIMDLLBWDATA11)
		)
		(element MIMDLLBWDATA12 1
			(pin MIMDLLBWDATA12 input)
			(conn MIMDLLBWDATA12 MIMDLLBWDATA12 <== PCIE MIMDLLBWDATA12)
		)
		(element MIMDLLBWDATA13 1
			(pin MIMDLLBWDATA13 input)
			(conn MIMDLLBWDATA13 MIMDLLBWDATA13 <== PCIE MIMDLLBWDATA13)
		)
		(element MIMDLLBWDATA14 1
			(pin MIMDLLBWDATA14 input)
			(conn MIMDLLBWDATA14 MIMDLLBWDATA14 <== PCIE MIMDLLBWDATA14)
		)
		(element MIMDLLBWDATA15 1
			(pin MIMDLLBWDATA15 input)
			(conn MIMDLLBWDATA15 MIMDLLBWDATA15 <== PCIE MIMDLLBWDATA15)
		)
		(element MIMDLLBWDATA16 1
			(pin MIMDLLBWDATA16 input)
			(conn MIMDLLBWDATA16 MIMDLLBWDATA16 <== PCIE MIMDLLBWDATA16)
		)
		(element MIMDLLBWDATA17 1
			(pin MIMDLLBWDATA17 input)
			(conn MIMDLLBWDATA17 MIMDLLBWDATA17 <== PCIE MIMDLLBWDATA17)
		)
		(element MIMDLLBWDATA18 1
			(pin MIMDLLBWDATA18 input)
			(conn MIMDLLBWDATA18 MIMDLLBWDATA18 <== PCIE MIMDLLBWDATA18)
		)
		(element MIMDLLBWDATA19 1
			(pin MIMDLLBWDATA19 input)
			(conn MIMDLLBWDATA19 MIMDLLBWDATA19 <== PCIE MIMDLLBWDATA19)
		)
		(element MIMDLLBWDATA2 1
			(pin MIMDLLBWDATA2 input)
			(conn MIMDLLBWDATA2 MIMDLLBWDATA2 <== PCIE MIMDLLBWDATA2)
		)
		(element MIMDLLBWDATA20 1
			(pin MIMDLLBWDATA20 input)
			(conn MIMDLLBWDATA20 MIMDLLBWDATA20 <== PCIE MIMDLLBWDATA20)
		)
		(element MIMDLLBWDATA21 1
			(pin MIMDLLBWDATA21 input)
			(conn MIMDLLBWDATA21 MIMDLLBWDATA21 <== PCIE MIMDLLBWDATA21)
		)
		(element MIMDLLBWDATA22 1
			(pin MIMDLLBWDATA22 input)
			(conn MIMDLLBWDATA22 MIMDLLBWDATA22 <== PCIE MIMDLLBWDATA22)
		)
		(element MIMDLLBWDATA23 1
			(pin MIMDLLBWDATA23 input)
			(conn MIMDLLBWDATA23 MIMDLLBWDATA23 <== PCIE MIMDLLBWDATA23)
		)
		(element MIMDLLBWDATA24 1
			(pin MIMDLLBWDATA24 input)
			(conn MIMDLLBWDATA24 MIMDLLBWDATA24 <== PCIE MIMDLLBWDATA24)
		)
		(element MIMDLLBWDATA25 1
			(pin MIMDLLBWDATA25 input)
			(conn MIMDLLBWDATA25 MIMDLLBWDATA25 <== PCIE MIMDLLBWDATA25)
		)
		(element MIMDLLBWDATA26 1
			(pin MIMDLLBWDATA26 input)
			(conn MIMDLLBWDATA26 MIMDLLBWDATA26 <== PCIE MIMDLLBWDATA26)
		)
		(element MIMDLLBWDATA27 1
			(pin MIMDLLBWDATA27 input)
			(conn MIMDLLBWDATA27 MIMDLLBWDATA27 <== PCIE MIMDLLBWDATA27)
		)
		(element MIMDLLBWDATA28 1
			(pin MIMDLLBWDATA28 input)
			(conn MIMDLLBWDATA28 MIMDLLBWDATA28 <== PCIE MIMDLLBWDATA28)
		)
		(element MIMDLLBWDATA29 1
			(pin MIMDLLBWDATA29 input)
			(conn MIMDLLBWDATA29 MIMDLLBWDATA29 <== PCIE MIMDLLBWDATA29)
		)
		(element MIMDLLBWDATA3 1
			(pin MIMDLLBWDATA3 input)
			(conn MIMDLLBWDATA3 MIMDLLBWDATA3 <== PCIE MIMDLLBWDATA3)
		)
		(element MIMDLLBWDATA30 1
			(pin MIMDLLBWDATA30 input)
			(conn MIMDLLBWDATA30 MIMDLLBWDATA30 <== PCIE MIMDLLBWDATA30)
		)
		(element MIMDLLBWDATA31 1
			(pin MIMDLLBWDATA31 input)
			(conn MIMDLLBWDATA31 MIMDLLBWDATA31 <== PCIE MIMDLLBWDATA31)
		)
		(element MIMDLLBWDATA32 1
			(pin MIMDLLBWDATA32 input)
			(conn MIMDLLBWDATA32 MIMDLLBWDATA32 <== PCIE MIMDLLBWDATA32)
		)
		(element MIMDLLBWDATA33 1
			(pin MIMDLLBWDATA33 input)
			(conn MIMDLLBWDATA33 MIMDLLBWDATA33 <== PCIE MIMDLLBWDATA33)
		)
		(element MIMDLLBWDATA34 1
			(pin MIMDLLBWDATA34 input)
			(conn MIMDLLBWDATA34 MIMDLLBWDATA34 <== PCIE MIMDLLBWDATA34)
		)
		(element MIMDLLBWDATA35 1
			(pin MIMDLLBWDATA35 input)
			(conn MIMDLLBWDATA35 MIMDLLBWDATA35 <== PCIE MIMDLLBWDATA35)
		)
		(element MIMDLLBWDATA36 1
			(pin MIMDLLBWDATA36 input)
			(conn MIMDLLBWDATA36 MIMDLLBWDATA36 <== PCIE MIMDLLBWDATA36)
		)
		(element MIMDLLBWDATA37 1
			(pin MIMDLLBWDATA37 input)
			(conn MIMDLLBWDATA37 MIMDLLBWDATA37 <== PCIE MIMDLLBWDATA37)
		)
		(element MIMDLLBWDATA38 1
			(pin MIMDLLBWDATA38 input)
			(conn MIMDLLBWDATA38 MIMDLLBWDATA38 <== PCIE MIMDLLBWDATA38)
		)
		(element MIMDLLBWDATA39 1
			(pin MIMDLLBWDATA39 input)
			(conn MIMDLLBWDATA39 MIMDLLBWDATA39 <== PCIE MIMDLLBWDATA39)
		)
		(element MIMDLLBWDATA4 1
			(pin MIMDLLBWDATA4 input)
			(conn MIMDLLBWDATA4 MIMDLLBWDATA4 <== PCIE MIMDLLBWDATA4)
		)
		(element MIMDLLBWDATA40 1
			(pin MIMDLLBWDATA40 input)
			(conn MIMDLLBWDATA40 MIMDLLBWDATA40 <== PCIE MIMDLLBWDATA40)
		)
		(element MIMDLLBWDATA41 1
			(pin MIMDLLBWDATA41 input)
			(conn MIMDLLBWDATA41 MIMDLLBWDATA41 <== PCIE MIMDLLBWDATA41)
		)
		(element MIMDLLBWDATA42 1
			(pin MIMDLLBWDATA42 input)
			(conn MIMDLLBWDATA42 MIMDLLBWDATA42 <== PCIE MIMDLLBWDATA42)
		)
		(element MIMDLLBWDATA43 1
			(pin MIMDLLBWDATA43 input)
			(conn MIMDLLBWDATA43 MIMDLLBWDATA43 <== PCIE MIMDLLBWDATA43)
		)
		(element MIMDLLBWDATA44 1
			(pin MIMDLLBWDATA44 input)
			(conn MIMDLLBWDATA44 MIMDLLBWDATA44 <== PCIE MIMDLLBWDATA44)
		)
		(element MIMDLLBWDATA45 1
			(pin MIMDLLBWDATA45 input)
			(conn MIMDLLBWDATA45 MIMDLLBWDATA45 <== PCIE MIMDLLBWDATA45)
		)
		(element MIMDLLBWDATA46 1
			(pin MIMDLLBWDATA46 input)
			(conn MIMDLLBWDATA46 MIMDLLBWDATA46 <== PCIE MIMDLLBWDATA46)
		)
		(element MIMDLLBWDATA47 1
			(pin MIMDLLBWDATA47 input)
			(conn MIMDLLBWDATA47 MIMDLLBWDATA47 <== PCIE MIMDLLBWDATA47)
		)
		(element MIMDLLBWDATA48 1
			(pin MIMDLLBWDATA48 input)
			(conn MIMDLLBWDATA48 MIMDLLBWDATA48 <== PCIE MIMDLLBWDATA48)
		)
		(element MIMDLLBWDATA49 1
			(pin MIMDLLBWDATA49 input)
			(conn MIMDLLBWDATA49 MIMDLLBWDATA49 <== PCIE MIMDLLBWDATA49)
		)
		(element MIMDLLBWDATA5 1
			(pin MIMDLLBWDATA5 input)
			(conn MIMDLLBWDATA5 MIMDLLBWDATA5 <== PCIE MIMDLLBWDATA5)
		)
		(element MIMDLLBWDATA50 1
			(pin MIMDLLBWDATA50 input)
			(conn MIMDLLBWDATA50 MIMDLLBWDATA50 <== PCIE MIMDLLBWDATA50)
		)
		(element MIMDLLBWDATA51 1
			(pin MIMDLLBWDATA51 input)
			(conn MIMDLLBWDATA51 MIMDLLBWDATA51 <== PCIE MIMDLLBWDATA51)
		)
		(element MIMDLLBWDATA52 1
			(pin MIMDLLBWDATA52 input)
			(conn MIMDLLBWDATA52 MIMDLLBWDATA52 <== PCIE MIMDLLBWDATA52)
		)
		(element MIMDLLBWDATA53 1
			(pin MIMDLLBWDATA53 input)
			(conn MIMDLLBWDATA53 MIMDLLBWDATA53 <== PCIE MIMDLLBWDATA53)
		)
		(element MIMDLLBWDATA54 1
			(pin MIMDLLBWDATA54 input)
			(conn MIMDLLBWDATA54 MIMDLLBWDATA54 <== PCIE MIMDLLBWDATA54)
		)
		(element MIMDLLBWDATA55 1
			(pin MIMDLLBWDATA55 input)
			(conn MIMDLLBWDATA55 MIMDLLBWDATA55 <== PCIE MIMDLLBWDATA55)
		)
		(element MIMDLLBWDATA56 1
			(pin MIMDLLBWDATA56 input)
			(conn MIMDLLBWDATA56 MIMDLLBWDATA56 <== PCIE MIMDLLBWDATA56)
		)
		(element MIMDLLBWDATA57 1
			(pin MIMDLLBWDATA57 input)
			(conn MIMDLLBWDATA57 MIMDLLBWDATA57 <== PCIE MIMDLLBWDATA57)
		)
		(element MIMDLLBWDATA58 1
			(pin MIMDLLBWDATA58 input)
			(conn MIMDLLBWDATA58 MIMDLLBWDATA58 <== PCIE MIMDLLBWDATA58)
		)
		(element MIMDLLBWDATA59 1
			(pin MIMDLLBWDATA59 input)
			(conn MIMDLLBWDATA59 MIMDLLBWDATA59 <== PCIE MIMDLLBWDATA59)
		)
		(element MIMDLLBWDATA6 1
			(pin MIMDLLBWDATA6 input)
			(conn MIMDLLBWDATA6 MIMDLLBWDATA6 <== PCIE MIMDLLBWDATA6)
		)
		(element MIMDLLBWDATA60 1
			(pin MIMDLLBWDATA60 input)
			(conn MIMDLLBWDATA60 MIMDLLBWDATA60 <== PCIE MIMDLLBWDATA60)
		)
		(element MIMDLLBWDATA61 1
			(pin MIMDLLBWDATA61 input)
			(conn MIMDLLBWDATA61 MIMDLLBWDATA61 <== PCIE MIMDLLBWDATA61)
		)
		(element MIMDLLBWDATA62 1
			(pin MIMDLLBWDATA62 input)
			(conn MIMDLLBWDATA62 MIMDLLBWDATA62 <== PCIE MIMDLLBWDATA62)
		)
		(element MIMDLLBWDATA63 1
			(pin MIMDLLBWDATA63 input)
			(conn MIMDLLBWDATA63 MIMDLLBWDATA63 <== PCIE MIMDLLBWDATA63)
		)
		(element MIMDLLBWDATA7 1
			(pin MIMDLLBWDATA7 input)
			(conn MIMDLLBWDATA7 MIMDLLBWDATA7 <== PCIE MIMDLLBWDATA7)
		)
		(element MIMDLLBWDATA8 1
			(pin MIMDLLBWDATA8 input)
			(conn MIMDLLBWDATA8 MIMDLLBWDATA8 <== PCIE MIMDLLBWDATA8)
		)
		(element MIMDLLBWDATA9 1
			(pin MIMDLLBWDATA9 input)
			(conn MIMDLLBWDATA9 MIMDLLBWDATA9 <== PCIE MIMDLLBWDATA9)
		)
		(element MIMDLLBWEN 1
			(pin MIMDLLBWEN input)
			(conn MIMDLLBWEN MIMDLLBWEN <== PCIE MIMDLLBWEN)
		)
		(element MIMRXBRADD0 1
			(pin MIMRXBRADD0 input)
			(conn MIMRXBRADD0 MIMRXBRADD0 <== PCIE MIMRXBRADD0)
		)
		(element MIMRXBRADD1 1
			(pin MIMRXBRADD1 input)
			(conn MIMRXBRADD1 MIMRXBRADD1 <== PCIE MIMRXBRADD1)
		)
		(element MIMRXBRADD10 1
			(pin MIMRXBRADD10 input)
			(conn MIMRXBRADD10 MIMRXBRADD10 <== PCIE MIMRXBRADD10)
		)
		(element MIMRXBRADD11 1
			(pin MIMRXBRADD11 input)
			(conn MIMRXBRADD11 MIMRXBRADD11 <== PCIE MIMRXBRADD11)
		)
		(element MIMRXBRADD12 1
			(pin MIMRXBRADD12 input)
			(conn MIMRXBRADD12 MIMRXBRADD12 <== PCIE MIMRXBRADD12)
		)
		(element MIMRXBRADD2 1
			(pin MIMRXBRADD2 input)
			(conn MIMRXBRADD2 MIMRXBRADD2 <== PCIE MIMRXBRADD2)
		)
		(element MIMRXBRADD3 1
			(pin MIMRXBRADD3 input)
			(conn MIMRXBRADD3 MIMRXBRADD3 <== PCIE MIMRXBRADD3)
		)
		(element MIMRXBRADD4 1
			(pin MIMRXBRADD4 input)
			(conn MIMRXBRADD4 MIMRXBRADD4 <== PCIE MIMRXBRADD4)
		)
		(element MIMRXBRADD5 1
			(pin MIMRXBRADD5 input)
			(conn MIMRXBRADD5 MIMRXBRADD5 <== PCIE MIMRXBRADD5)
		)
		(element MIMRXBRADD6 1
			(pin MIMRXBRADD6 input)
			(conn MIMRXBRADD6 MIMRXBRADD6 <== PCIE MIMRXBRADD6)
		)
		(element MIMRXBRADD7 1
			(pin MIMRXBRADD7 input)
			(conn MIMRXBRADD7 MIMRXBRADD7 <== PCIE MIMRXBRADD7)
		)
		(element MIMRXBRADD8 1
			(pin MIMRXBRADD8 input)
			(conn MIMRXBRADD8 MIMRXBRADD8 <== PCIE MIMRXBRADD8)
		)
		(element MIMRXBRADD9 1
			(pin MIMRXBRADD9 input)
			(conn MIMRXBRADD9 MIMRXBRADD9 <== PCIE MIMRXBRADD9)
		)
		(element MIMRXBRDATA0 1
			(pin MIMRXBRDATA0 output)
			(conn MIMRXBRDATA0 MIMRXBRDATA0 ==> PCIE MIMRXBRDATA0)
		)
		(element MIMRXBRDATA1 1
			(pin MIMRXBRDATA1 output)
			(conn MIMRXBRDATA1 MIMRXBRDATA1 ==> PCIE MIMRXBRDATA1)
		)
		(element MIMRXBRDATA10 1
			(pin MIMRXBRDATA10 output)
			(conn MIMRXBRDATA10 MIMRXBRDATA10 ==> PCIE MIMRXBRDATA10)
		)
		(element MIMRXBRDATA11 1
			(pin MIMRXBRDATA11 output)
			(conn MIMRXBRDATA11 MIMRXBRDATA11 ==> PCIE MIMRXBRDATA11)
		)
		(element MIMRXBRDATA12 1
			(pin MIMRXBRDATA12 output)
			(conn MIMRXBRDATA12 MIMRXBRDATA12 ==> PCIE MIMRXBRDATA12)
		)
		(element MIMRXBRDATA13 1
			(pin MIMRXBRDATA13 output)
			(conn MIMRXBRDATA13 MIMRXBRDATA13 ==> PCIE MIMRXBRDATA13)
		)
		(element MIMRXBRDATA14 1
			(pin MIMRXBRDATA14 output)
			(conn MIMRXBRDATA14 MIMRXBRDATA14 ==> PCIE MIMRXBRDATA14)
		)
		(element MIMRXBRDATA15 1
			(pin MIMRXBRDATA15 output)
			(conn MIMRXBRDATA15 MIMRXBRDATA15 ==> PCIE MIMRXBRDATA15)
		)
		(element MIMRXBRDATA16 1
			(pin MIMRXBRDATA16 output)
			(conn MIMRXBRDATA16 MIMRXBRDATA16 ==> PCIE MIMRXBRDATA16)
		)
		(element MIMRXBRDATA17 1
			(pin MIMRXBRDATA17 output)
			(conn MIMRXBRDATA17 MIMRXBRDATA17 ==> PCIE MIMRXBRDATA17)
		)
		(element MIMRXBRDATA18 1
			(pin MIMRXBRDATA18 output)
			(conn MIMRXBRDATA18 MIMRXBRDATA18 ==> PCIE MIMRXBRDATA18)
		)
		(element MIMRXBRDATA19 1
			(pin MIMRXBRDATA19 output)
			(conn MIMRXBRDATA19 MIMRXBRDATA19 ==> PCIE MIMRXBRDATA19)
		)
		(element MIMRXBRDATA2 1
			(pin MIMRXBRDATA2 output)
			(conn MIMRXBRDATA2 MIMRXBRDATA2 ==> PCIE MIMRXBRDATA2)
		)
		(element MIMRXBRDATA20 1
			(pin MIMRXBRDATA20 output)
			(conn MIMRXBRDATA20 MIMRXBRDATA20 ==> PCIE MIMRXBRDATA20)
		)
		(element MIMRXBRDATA21 1
			(pin MIMRXBRDATA21 output)
			(conn MIMRXBRDATA21 MIMRXBRDATA21 ==> PCIE MIMRXBRDATA21)
		)
		(element MIMRXBRDATA22 1
			(pin MIMRXBRDATA22 output)
			(conn MIMRXBRDATA22 MIMRXBRDATA22 ==> PCIE MIMRXBRDATA22)
		)
		(element MIMRXBRDATA23 1
			(pin MIMRXBRDATA23 output)
			(conn MIMRXBRDATA23 MIMRXBRDATA23 ==> PCIE MIMRXBRDATA23)
		)
		(element MIMRXBRDATA24 1
			(pin MIMRXBRDATA24 output)
			(conn MIMRXBRDATA24 MIMRXBRDATA24 ==> PCIE MIMRXBRDATA24)
		)
		(element MIMRXBRDATA25 1
			(pin MIMRXBRDATA25 output)
			(conn MIMRXBRDATA25 MIMRXBRDATA25 ==> PCIE MIMRXBRDATA25)
		)
		(element MIMRXBRDATA26 1
			(pin MIMRXBRDATA26 output)
			(conn MIMRXBRDATA26 MIMRXBRDATA26 ==> PCIE MIMRXBRDATA26)
		)
		(element MIMRXBRDATA27 1
			(pin MIMRXBRDATA27 output)
			(conn MIMRXBRDATA27 MIMRXBRDATA27 ==> PCIE MIMRXBRDATA27)
		)
		(element MIMRXBRDATA28 1
			(pin MIMRXBRDATA28 output)
			(conn MIMRXBRDATA28 MIMRXBRDATA28 ==> PCIE MIMRXBRDATA28)
		)
		(element MIMRXBRDATA29 1
			(pin MIMRXBRDATA29 output)
			(conn MIMRXBRDATA29 MIMRXBRDATA29 ==> PCIE MIMRXBRDATA29)
		)
		(element MIMRXBRDATA3 1
			(pin MIMRXBRDATA3 output)
			(conn MIMRXBRDATA3 MIMRXBRDATA3 ==> PCIE MIMRXBRDATA3)
		)
		(element MIMRXBRDATA30 1
			(pin MIMRXBRDATA30 output)
			(conn MIMRXBRDATA30 MIMRXBRDATA30 ==> PCIE MIMRXBRDATA30)
		)
		(element MIMRXBRDATA31 1
			(pin MIMRXBRDATA31 output)
			(conn MIMRXBRDATA31 MIMRXBRDATA31 ==> PCIE MIMRXBRDATA31)
		)
		(element MIMRXBRDATA32 1
			(pin MIMRXBRDATA32 output)
			(conn MIMRXBRDATA32 MIMRXBRDATA32 ==> PCIE MIMRXBRDATA32)
		)
		(element MIMRXBRDATA33 1
			(pin MIMRXBRDATA33 output)
			(conn MIMRXBRDATA33 MIMRXBRDATA33 ==> PCIE MIMRXBRDATA33)
		)
		(element MIMRXBRDATA34 1
			(pin MIMRXBRDATA34 output)
			(conn MIMRXBRDATA34 MIMRXBRDATA34 ==> PCIE MIMRXBRDATA34)
		)
		(element MIMRXBRDATA35 1
			(pin MIMRXBRDATA35 output)
			(conn MIMRXBRDATA35 MIMRXBRDATA35 ==> PCIE MIMRXBRDATA35)
		)
		(element MIMRXBRDATA36 1
			(pin MIMRXBRDATA36 output)
			(conn MIMRXBRDATA36 MIMRXBRDATA36 ==> PCIE MIMRXBRDATA36)
		)
		(element MIMRXBRDATA37 1
			(pin MIMRXBRDATA37 output)
			(conn MIMRXBRDATA37 MIMRXBRDATA37 ==> PCIE MIMRXBRDATA37)
		)
		(element MIMRXBRDATA38 1
			(pin MIMRXBRDATA38 output)
			(conn MIMRXBRDATA38 MIMRXBRDATA38 ==> PCIE MIMRXBRDATA38)
		)
		(element MIMRXBRDATA39 1
			(pin MIMRXBRDATA39 output)
			(conn MIMRXBRDATA39 MIMRXBRDATA39 ==> PCIE MIMRXBRDATA39)
		)
		(element MIMRXBRDATA4 1
			(pin MIMRXBRDATA4 output)
			(conn MIMRXBRDATA4 MIMRXBRDATA4 ==> PCIE MIMRXBRDATA4)
		)
		(element MIMRXBRDATA40 1
			(pin MIMRXBRDATA40 output)
			(conn MIMRXBRDATA40 MIMRXBRDATA40 ==> PCIE MIMRXBRDATA40)
		)
		(element MIMRXBRDATA41 1
			(pin MIMRXBRDATA41 output)
			(conn MIMRXBRDATA41 MIMRXBRDATA41 ==> PCIE MIMRXBRDATA41)
		)
		(element MIMRXBRDATA42 1
			(pin MIMRXBRDATA42 output)
			(conn MIMRXBRDATA42 MIMRXBRDATA42 ==> PCIE MIMRXBRDATA42)
		)
		(element MIMRXBRDATA43 1
			(pin MIMRXBRDATA43 output)
			(conn MIMRXBRDATA43 MIMRXBRDATA43 ==> PCIE MIMRXBRDATA43)
		)
		(element MIMRXBRDATA44 1
			(pin MIMRXBRDATA44 output)
			(conn MIMRXBRDATA44 MIMRXBRDATA44 ==> PCIE MIMRXBRDATA44)
		)
		(element MIMRXBRDATA45 1
			(pin MIMRXBRDATA45 output)
			(conn MIMRXBRDATA45 MIMRXBRDATA45 ==> PCIE MIMRXBRDATA45)
		)
		(element MIMRXBRDATA46 1
			(pin MIMRXBRDATA46 output)
			(conn MIMRXBRDATA46 MIMRXBRDATA46 ==> PCIE MIMRXBRDATA46)
		)
		(element MIMRXBRDATA47 1
			(pin MIMRXBRDATA47 output)
			(conn MIMRXBRDATA47 MIMRXBRDATA47 ==> PCIE MIMRXBRDATA47)
		)
		(element MIMRXBRDATA48 1
			(pin MIMRXBRDATA48 output)
			(conn MIMRXBRDATA48 MIMRXBRDATA48 ==> PCIE MIMRXBRDATA48)
		)
		(element MIMRXBRDATA49 1
			(pin MIMRXBRDATA49 output)
			(conn MIMRXBRDATA49 MIMRXBRDATA49 ==> PCIE MIMRXBRDATA49)
		)
		(element MIMRXBRDATA5 1
			(pin MIMRXBRDATA5 output)
			(conn MIMRXBRDATA5 MIMRXBRDATA5 ==> PCIE MIMRXBRDATA5)
		)
		(element MIMRXBRDATA50 1
			(pin MIMRXBRDATA50 output)
			(conn MIMRXBRDATA50 MIMRXBRDATA50 ==> PCIE MIMRXBRDATA50)
		)
		(element MIMRXBRDATA51 1
			(pin MIMRXBRDATA51 output)
			(conn MIMRXBRDATA51 MIMRXBRDATA51 ==> PCIE MIMRXBRDATA51)
		)
		(element MIMRXBRDATA52 1
			(pin MIMRXBRDATA52 output)
			(conn MIMRXBRDATA52 MIMRXBRDATA52 ==> PCIE MIMRXBRDATA52)
		)
		(element MIMRXBRDATA53 1
			(pin MIMRXBRDATA53 output)
			(conn MIMRXBRDATA53 MIMRXBRDATA53 ==> PCIE MIMRXBRDATA53)
		)
		(element MIMRXBRDATA54 1
			(pin MIMRXBRDATA54 output)
			(conn MIMRXBRDATA54 MIMRXBRDATA54 ==> PCIE MIMRXBRDATA54)
		)
		(element MIMRXBRDATA55 1
			(pin MIMRXBRDATA55 output)
			(conn MIMRXBRDATA55 MIMRXBRDATA55 ==> PCIE MIMRXBRDATA55)
		)
		(element MIMRXBRDATA56 1
			(pin MIMRXBRDATA56 output)
			(conn MIMRXBRDATA56 MIMRXBRDATA56 ==> PCIE MIMRXBRDATA56)
		)
		(element MIMRXBRDATA57 1
			(pin MIMRXBRDATA57 output)
			(conn MIMRXBRDATA57 MIMRXBRDATA57 ==> PCIE MIMRXBRDATA57)
		)
		(element MIMRXBRDATA58 1
			(pin MIMRXBRDATA58 output)
			(conn MIMRXBRDATA58 MIMRXBRDATA58 ==> PCIE MIMRXBRDATA58)
		)
		(element MIMRXBRDATA59 1
			(pin MIMRXBRDATA59 output)
			(conn MIMRXBRDATA59 MIMRXBRDATA59 ==> PCIE MIMRXBRDATA59)
		)
		(element MIMRXBRDATA6 1
			(pin MIMRXBRDATA6 output)
			(conn MIMRXBRDATA6 MIMRXBRDATA6 ==> PCIE MIMRXBRDATA6)
		)
		(element MIMRXBRDATA60 1
			(pin MIMRXBRDATA60 output)
			(conn MIMRXBRDATA60 MIMRXBRDATA60 ==> PCIE MIMRXBRDATA60)
		)
		(element MIMRXBRDATA61 1
			(pin MIMRXBRDATA61 output)
			(conn MIMRXBRDATA61 MIMRXBRDATA61 ==> PCIE MIMRXBRDATA61)
		)
		(element MIMRXBRDATA62 1
			(pin MIMRXBRDATA62 output)
			(conn MIMRXBRDATA62 MIMRXBRDATA62 ==> PCIE MIMRXBRDATA62)
		)
		(element MIMRXBRDATA63 1
			(pin MIMRXBRDATA63 output)
			(conn MIMRXBRDATA63 MIMRXBRDATA63 ==> PCIE MIMRXBRDATA63)
		)
		(element MIMRXBRDATA7 1
			(pin MIMRXBRDATA7 output)
			(conn MIMRXBRDATA7 MIMRXBRDATA7 ==> PCIE MIMRXBRDATA7)
		)
		(element MIMRXBRDATA8 1
			(pin MIMRXBRDATA8 output)
			(conn MIMRXBRDATA8 MIMRXBRDATA8 ==> PCIE MIMRXBRDATA8)
		)
		(element MIMRXBRDATA9 1
			(pin MIMRXBRDATA9 output)
			(conn MIMRXBRDATA9 MIMRXBRDATA9 ==> PCIE MIMRXBRDATA9)
		)
		(element MIMRXBREN 1
			(pin MIMRXBREN input)
			(conn MIMRXBREN MIMRXBREN <== PCIE MIMRXBREN)
		)
		(element MIMRXBWADD0 1
			(pin MIMRXBWADD0 input)
			(conn MIMRXBWADD0 MIMRXBWADD0 <== PCIE MIMRXBWADD0)
		)
		(element MIMRXBWADD1 1
			(pin MIMRXBWADD1 input)
			(conn MIMRXBWADD1 MIMRXBWADD1 <== PCIE MIMRXBWADD1)
		)
		(element MIMRXBWADD10 1
			(pin MIMRXBWADD10 input)
			(conn MIMRXBWADD10 MIMRXBWADD10 <== PCIE MIMRXBWADD10)
		)
		(element MIMRXBWADD11 1
			(pin MIMRXBWADD11 input)
			(conn MIMRXBWADD11 MIMRXBWADD11 <== PCIE MIMRXBWADD11)
		)
		(element MIMRXBWADD12 1
			(pin MIMRXBWADD12 input)
			(conn MIMRXBWADD12 MIMRXBWADD12 <== PCIE MIMRXBWADD12)
		)
		(element MIMRXBWADD2 1
			(pin MIMRXBWADD2 input)
			(conn MIMRXBWADD2 MIMRXBWADD2 <== PCIE MIMRXBWADD2)
		)
		(element MIMRXBWADD3 1
			(pin MIMRXBWADD3 input)
			(conn MIMRXBWADD3 MIMRXBWADD3 <== PCIE MIMRXBWADD3)
		)
		(element MIMRXBWADD4 1
			(pin MIMRXBWADD4 input)
			(conn MIMRXBWADD4 MIMRXBWADD4 <== PCIE MIMRXBWADD4)
		)
		(element MIMRXBWADD5 1
			(pin MIMRXBWADD5 input)
			(conn MIMRXBWADD5 MIMRXBWADD5 <== PCIE MIMRXBWADD5)
		)
		(element MIMRXBWADD6 1
			(pin MIMRXBWADD6 input)
			(conn MIMRXBWADD6 MIMRXBWADD6 <== PCIE MIMRXBWADD6)
		)
		(element MIMRXBWADD7 1
			(pin MIMRXBWADD7 input)
			(conn MIMRXBWADD7 MIMRXBWADD7 <== PCIE MIMRXBWADD7)
		)
		(element MIMRXBWADD8 1
			(pin MIMRXBWADD8 input)
			(conn MIMRXBWADD8 MIMRXBWADD8 <== PCIE MIMRXBWADD8)
		)
		(element MIMRXBWADD9 1
			(pin MIMRXBWADD9 input)
			(conn MIMRXBWADD9 MIMRXBWADD9 <== PCIE MIMRXBWADD9)
		)
		(element MIMRXBWDATA0 1
			(pin MIMRXBWDATA0 input)
			(conn MIMRXBWDATA0 MIMRXBWDATA0 <== PCIE MIMRXBWDATA0)
		)
		(element MIMRXBWDATA1 1
			(pin MIMRXBWDATA1 input)
			(conn MIMRXBWDATA1 MIMRXBWDATA1 <== PCIE MIMRXBWDATA1)
		)
		(element MIMRXBWDATA10 1
			(pin MIMRXBWDATA10 input)
			(conn MIMRXBWDATA10 MIMRXBWDATA10 <== PCIE MIMRXBWDATA10)
		)
		(element MIMRXBWDATA11 1
			(pin MIMRXBWDATA11 input)
			(conn MIMRXBWDATA11 MIMRXBWDATA11 <== PCIE MIMRXBWDATA11)
		)
		(element MIMRXBWDATA12 1
			(pin MIMRXBWDATA12 input)
			(conn MIMRXBWDATA12 MIMRXBWDATA12 <== PCIE MIMRXBWDATA12)
		)
		(element MIMRXBWDATA13 1
			(pin MIMRXBWDATA13 input)
			(conn MIMRXBWDATA13 MIMRXBWDATA13 <== PCIE MIMRXBWDATA13)
		)
		(element MIMRXBWDATA14 1
			(pin MIMRXBWDATA14 input)
			(conn MIMRXBWDATA14 MIMRXBWDATA14 <== PCIE MIMRXBWDATA14)
		)
		(element MIMRXBWDATA15 1
			(pin MIMRXBWDATA15 input)
			(conn MIMRXBWDATA15 MIMRXBWDATA15 <== PCIE MIMRXBWDATA15)
		)
		(element MIMRXBWDATA16 1
			(pin MIMRXBWDATA16 input)
			(conn MIMRXBWDATA16 MIMRXBWDATA16 <== PCIE MIMRXBWDATA16)
		)
		(element MIMRXBWDATA17 1
			(pin MIMRXBWDATA17 input)
			(conn MIMRXBWDATA17 MIMRXBWDATA17 <== PCIE MIMRXBWDATA17)
		)
		(element MIMRXBWDATA18 1
			(pin MIMRXBWDATA18 input)
			(conn MIMRXBWDATA18 MIMRXBWDATA18 <== PCIE MIMRXBWDATA18)
		)
		(element MIMRXBWDATA19 1
			(pin MIMRXBWDATA19 input)
			(conn MIMRXBWDATA19 MIMRXBWDATA19 <== PCIE MIMRXBWDATA19)
		)
		(element MIMRXBWDATA2 1
			(pin MIMRXBWDATA2 input)
			(conn MIMRXBWDATA2 MIMRXBWDATA2 <== PCIE MIMRXBWDATA2)
		)
		(element MIMRXBWDATA20 1
			(pin MIMRXBWDATA20 input)
			(conn MIMRXBWDATA20 MIMRXBWDATA20 <== PCIE MIMRXBWDATA20)
		)
		(element MIMRXBWDATA21 1
			(pin MIMRXBWDATA21 input)
			(conn MIMRXBWDATA21 MIMRXBWDATA21 <== PCIE MIMRXBWDATA21)
		)
		(element MIMRXBWDATA22 1
			(pin MIMRXBWDATA22 input)
			(conn MIMRXBWDATA22 MIMRXBWDATA22 <== PCIE MIMRXBWDATA22)
		)
		(element MIMRXBWDATA23 1
			(pin MIMRXBWDATA23 input)
			(conn MIMRXBWDATA23 MIMRXBWDATA23 <== PCIE MIMRXBWDATA23)
		)
		(element MIMRXBWDATA24 1
			(pin MIMRXBWDATA24 input)
			(conn MIMRXBWDATA24 MIMRXBWDATA24 <== PCIE MIMRXBWDATA24)
		)
		(element MIMRXBWDATA25 1
			(pin MIMRXBWDATA25 input)
			(conn MIMRXBWDATA25 MIMRXBWDATA25 <== PCIE MIMRXBWDATA25)
		)
		(element MIMRXBWDATA26 1
			(pin MIMRXBWDATA26 input)
			(conn MIMRXBWDATA26 MIMRXBWDATA26 <== PCIE MIMRXBWDATA26)
		)
		(element MIMRXBWDATA27 1
			(pin MIMRXBWDATA27 input)
			(conn MIMRXBWDATA27 MIMRXBWDATA27 <== PCIE MIMRXBWDATA27)
		)
		(element MIMRXBWDATA28 1
			(pin MIMRXBWDATA28 input)
			(conn MIMRXBWDATA28 MIMRXBWDATA28 <== PCIE MIMRXBWDATA28)
		)
		(element MIMRXBWDATA29 1
			(pin MIMRXBWDATA29 input)
			(conn MIMRXBWDATA29 MIMRXBWDATA29 <== PCIE MIMRXBWDATA29)
		)
		(element MIMRXBWDATA3 1
			(pin MIMRXBWDATA3 input)
			(conn MIMRXBWDATA3 MIMRXBWDATA3 <== PCIE MIMRXBWDATA3)
		)
		(element MIMRXBWDATA30 1
			(pin MIMRXBWDATA30 input)
			(conn MIMRXBWDATA30 MIMRXBWDATA30 <== PCIE MIMRXBWDATA30)
		)
		(element MIMRXBWDATA31 1
			(pin MIMRXBWDATA31 input)
			(conn MIMRXBWDATA31 MIMRXBWDATA31 <== PCIE MIMRXBWDATA31)
		)
		(element MIMRXBWDATA32 1
			(pin MIMRXBWDATA32 input)
			(conn MIMRXBWDATA32 MIMRXBWDATA32 <== PCIE MIMRXBWDATA32)
		)
		(element MIMRXBWDATA33 1
			(pin MIMRXBWDATA33 input)
			(conn MIMRXBWDATA33 MIMRXBWDATA33 <== PCIE MIMRXBWDATA33)
		)
		(element MIMRXBWDATA34 1
			(pin MIMRXBWDATA34 input)
			(conn MIMRXBWDATA34 MIMRXBWDATA34 <== PCIE MIMRXBWDATA34)
		)
		(element MIMRXBWDATA35 1
			(pin MIMRXBWDATA35 input)
			(conn MIMRXBWDATA35 MIMRXBWDATA35 <== PCIE MIMRXBWDATA35)
		)
		(element MIMRXBWDATA36 1
			(pin MIMRXBWDATA36 input)
			(conn MIMRXBWDATA36 MIMRXBWDATA36 <== PCIE MIMRXBWDATA36)
		)
		(element MIMRXBWDATA37 1
			(pin MIMRXBWDATA37 input)
			(conn MIMRXBWDATA37 MIMRXBWDATA37 <== PCIE MIMRXBWDATA37)
		)
		(element MIMRXBWDATA38 1
			(pin MIMRXBWDATA38 input)
			(conn MIMRXBWDATA38 MIMRXBWDATA38 <== PCIE MIMRXBWDATA38)
		)
		(element MIMRXBWDATA39 1
			(pin MIMRXBWDATA39 input)
			(conn MIMRXBWDATA39 MIMRXBWDATA39 <== PCIE MIMRXBWDATA39)
		)
		(element MIMRXBWDATA4 1
			(pin MIMRXBWDATA4 input)
			(conn MIMRXBWDATA4 MIMRXBWDATA4 <== PCIE MIMRXBWDATA4)
		)
		(element MIMRXBWDATA40 1
			(pin MIMRXBWDATA40 input)
			(conn MIMRXBWDATA40 MIMRXBWDATA40 <== PCIE MIMRXBWDATA40)
		)
		(element MIMRXBWDATA41 1
			(pin MIMRXBWDATA41 input)
			(conn MIMRXBWDATA41 MIMRXBWDATA41 <== PCIE MIMRXBWDATA41)
		)
		(element MIMRXBWDATA42 1
			(pin MIMRXBWDATA42 input)
			(conn MIMRXBWDATA42 MIMRXBWDATA42 <== PCIE MIMRXBWDATA42)
		)
		(element MIMRXBWDATA43 1
			(pin MIMRXBWDATA43 input)
			(conn MIMRXBWDATA43 MIMRXBWDATA43 <== PCIE MIMRXBWDATA43)
		)
		(element MIMRXBWDATA44 1
			(pin MIMRXBWDATA44 input)
			(conn MIMRXBWDATA44 MIMRXBWDATA44 <== PCIE MIMRXBWDATA44)
		)
		(element MIMRXBWDATA45 1
			(pin MIMRXBWDATA45 input)
			(conn MIMRXBWDATA45 MIMRXBWDATA45 <== PCIE MIMRXBWDATA45)
		)
		(element MIMRXBWDATA46 1
			(pin MIMRXBWDATA46 input)
			(conn MIMRXBWDATA46 MIMRXBWDATA46 <== PCIE MIMRXBWDATA46)
		)
		(element MIMRXBWDATA47 1
			(pin MIMRXBWDATA47 input)
			(conn MIMRXBWDATA47 MIMRXBWDATA47 <== PCIE MIMRXBWDATA47)
		)
		(element MIMRXBWDATA48 1
			(pin MIMRXBWDATA48 input)
			(conn MIMRXBWDATA48 MIMRXBWDATA48 <== PCIE MIMRXBWDATA48)
		)
		(element MIMRXBWDATA49 1
			(pin MIMRXBWDATA49 input)
			(conn MIMRXBWDATA49 MIMRXBWDATA49 <== PCIE MIMRXBWDATA49)
		)
		(element MIMRXBWDATA5 1
			(pin MIMRXBWDATA5 input)
			(conn MIMRXBWDATA5 MIMRXBWDATA5 <== PCIE MIMRXBWDATA5)
		)
		(element MIMRXBWDATA50 1
			(pin MIMRXBWDATA50 input)
			(conn MIMRXBWDATA50 MIMRXBWDATA50 <== PCIE MIMRXBWDATA50)
		)
		(element MIMRXBWDATA51 1
			(pin MIMRXBWDATA51 input)
			(conn MIMRXBWDATA51 MIMRXBWDATA51 <== PCIE MIMRXBWDATA51)
		)
		(element MIMRXBWDATA52 1
			(pin MIMRXBWDATA52 input)
			(conn MIMRXBWDATA52 MIMRXBWDATA52 <== PCIE MIMRXBWDATA52)
		)
		(element MIMRXBWDATA53 1
			(pin MIMRXBWDATA53 input)
			(conn MIMRXBWDATA53 MIMRXBWDATA53 <== PCIE MIMRXBWDATA53)
		)
		(element MIMRXBWDATA54 1
			(pin MIMRXBWDATA54 input)
			(conn MIMRXBWDATA54 MIMRXBWDATA54 <== PCIE MIMRXBWDATA54)
		)
		(element MIMRXBWDATA55 1
			(pin MIMRXBWDATA55 input)
			(conn MIMRXBWDATA55 MIMRXBWDATA55 <== PCIE MIMRXBWDATA55)
		)
		(element MIMRXBWDATA56 1
			(pin MIMRXBWDATA56 input)
			(conn MIMRXBWDATA56 MIMRXBWDATA56 <== PCIE MIMRXBWDATA56)
		)
		(element MIMRXBWDATA57 1
			(pin MIMRXBWDATA57 input)
			(conn MIMRXBWDATA57 MIMRXBWDATA57 <== PCIE MIMRXBWDATA57)
		)
		(element MIMRXBWDATA58 1
			(pin MIMRXBWDATA58 input)
			(conn MIMRXBWDATA58 MIMRXBWDATA58 <== PCIE MIMRXBWDATA58)
		)
		(element MIMRXBWDATA59 1
			(pin MIMRXBWDATA59 input)
			(conn MIMRXBWDATA59 MIMRXBWDATA59 <== PCIE MIMRXBWDATA59)
		)
		(element MIMRXBWDATA6 1
			(pin MIMRXBWDATA6 input)
			(conn MIMRXBWDATA6 MIMRXBWDATA6 <== PCIE MIMRXBWDATA6)
		)
		(element MIMRXBWDATA60 1
			(pin MIMRXBWDATA60 input)
			(conn MIMRXBWDATA60 MIMRXBWDATA60 <== PCIE MIMRXBWDATA60)
		)
		(element MIMRXBWDATA61 1
			(pin MIMRXBWDATA61 input)
			(conn MIMRXBWDATA61 MIMRXBWDATA61 <== PCIE MIMRXBWDATA61)
		)
		(element MIMRXBWDATA62 1
			(pin MIMRXBWDATA62 input)
			(conn MIMRXBWDATA62 MIMRXBWDATA62 <== PCIE MIMRXBWDATA62)
		)
		(element MIMRXBWDATA63 1
			(pin MIMRXBWDATA63 input)
			(conn MIMRXBWDATA63 MIMRXBWDATA63 <== PCIE MIMRXBWDATA63)
		)
		(element MIMRXBWDATA7 1
			(pin MIMRXBWDATA7 input)
			(conn MIMRXBWDATA7 MIMRXBWDATA7 <== PCIE MIMRXBWDATA7)
		)
		(element MIMRXBWDATA8 1
			(pin MIMRXBWDATA8 input)
			(conn MIMRXBWDATA8 MIMRXBWDATA8 <== PCIE MIMRXBWDATA8)
		)
		(element MIMRXBWDATA9 1
			(pin MIMRXBWDATA9 input)
			(conn MIMRXBWDATA9 MIMRXBWDATA9 <== PCIE MIMRXBWDATA9)
		)
		(element MIMRXBWEN 1
			(pin MIMRXBWEN input)
			(conn MIMRXBWEN MIMRXBWEN <== PCIE MIMRXBWEN)
		)
		(element MIMTXBRADD0 1
			(pin MIMTXBRADD0 input)
			(conn MIMTXBRADD0 MIMTXBRADD0 <== PCIE MIMTXBRADD0)
		)
		(element MIMTXBRADD1 1
			(pin MIMTXBRADD1 input)
			(conn MIMTXBRADD1 MIMTXBRADD1 <== PCIE MIMTXBRADD1)
		)
		(element MIMTXBRADD10 1
			(pin MIMTXBRADD10 input)
			(conn MIMTXBRADD10 MIMTXBRADD10 <== PCIE MIMTXBRADD10)
		)
		(element MIMTXBRADD11 1
			(pin MIMTXBRADD11 input)
			(conn MIMTXBRADD11 MIMTXBRADD11 <== PCIE MIMTXBRADD11)
		)
		(element MIMTXBRADD12 1
			(pin MIMTXBRADD12 input)
			(conn MIMTXBRADD12 MIMTXBRADD12 <== PCIE MIMTXBRADD12)
		)
		(element MIMTXBRADD2 1
			(pin MIMTXBRADD2 input)
			(conn MIMTXBRADD2 MIMTXBRADD2 <== PCIE MIMTXBRADD2)
		)
		(element MIMTXBRADD3 1
			(pin MIMTXBRADD3 input)
			(conn MIMTXBRADD3 MIMTXBRADD3 <== PCIE MIMTXBRADD3)
		)
		(element MIMTXBRADD4 1
			(pin MIMTXBRADD4 input)
			(conn MIMTXBRADD4 MIMTXBRADD4 <== PCIE MIMTXBRADD4)
		)
		(element MIMTXBRADD5 1
			(pin MIMTXBRADD5 input)
			(conn MIMTXBRADD5 MIMTXBRADD5 <== PCIE MIMTXBRADD5)
		)
		(element MIMTXBRADD6 1
			(pin MIMTXBRADD6 input)
			(conn MIMTXBRADD6 MIMTXBRADD6 <== PCIE MIMTXBRADD6)
		)
		(element MIMTXBRADD7 1
			(pin MIMTXBRADD7 input)
			(conn MIMTXBRADD7 MIMTXBRADD7 <== PCIE MIMTXBRADD7)
		)
		(element MIMTXBRADD8 1
			(pin MIMTXBRADD8 input)
			(conn MIMTXBRADD8 MIMTXBRADD8 <== PCIE MIMTXBRADD8)
		)
		(element MIMTXBRADD9 1
			(pin MIMTXBRADD9 input)
			(conn MIMTXBRADD9 MIMTXBRADD9 <== PCIE MIMTXBRADD9)
		)
		(element MIMTXBRDATA0 1
			(pin MIMTXBRDATA0 output)
			(conn MIMTXBRDATA0 MIMTXBRDATA0 ==> PCIE MIMTXBRDATA0)
		)
		(element MIMTXBRDATA1 1
			(pin MIMTXBRDATA1 output)
			(conn MIMTXBRDATA1 MIMTXBRDATA1 ==> PCIE MIMTXBRDATA1)
		)
		(element MIMTXBRDATA10 1
			(pin MIMTXBRDATA10 output)
			(conn MIMTXBRDATA10 MIMTXBRDATA10 ==> PCIE MIMTXBRDATA10)
		)
		(element MIMTXBRDATA11 1
			(pin MIMTXBRDATA11 output)
			(conn MIMTXBRDATA11 MIMTXBRDATA11 ==> PCIE MIMTXBRDATA11)
		)
		(element MIMTXBRDATA12 1
			(pin MIMTXBRDATA12 output)
			(conn MIMTXBRDATA12 MIMTXBRDATA12 ==> PCIE MIMTXBRDATA12)
		)
		(element MIMTXBRDATA13 1
			(pin MIMTXBRDATA13 output)
			(conn MIMTXBRDATA13 MIMTXBRDATA13 ==> PCIE MIMTXBRDATA13)
		)
		(element MIMTXBRDATA14 1
			(pin MIMTXBRDATA14 output)
			(conn MIMTXBRDATA14 MIMTXBRDATA14 ==> PCIE MIMTXBRDATA14)
		)
		(element MIMTXBRDATA15 1
			(pin MIMTXBRDATA15 output)
			(conn MIMTXBRDATA15 MIMTXBRDATA15 ==> PCIE MIMTXBRDATA15)
		)
		(element MIMTXBRDATA16 1
			(pin MIMTXBRDATA16 output)
			(conn MIMTXBRDATA16 MIMTXBRDATA16 ==> PCIE MIMTXBRDATA16)
		)
		(element MIMTXBRDATA17 1
			(pin MIMTXBRDATA17 output)
			(conn MIMTXBRDATA17 MIMTXBRDATA17 ==> PCIE MIMTXBRDATA17)
		)
		(element MIMTXBRDATA18 1
			(pin MIMTXBRDATA18 output)
			(conn MIMTXBRDATA18 MIMTXBRDATA18 ==> PCIE MIMTXBRDATA18)
		)
		(element MIMTXBRDATA19 1
			(pin MIMTXBRDATA19 output)
			(conn MIMTXBRDATA19 MIMTXBRDATA19 ==> PCIE MIMTXBRDATA19)
		)
		(element MIMTXBRDATA2 1
			(pin MIMTXBRDATA2 output)
			(conn MIMTXBRDATA2 MIMTXBRDATA2 ==> PCIE MIMTXBRDATA2)
		)
		(element MIMTXBRDATA20 1
			(pin MIMTXBRDATA20 output)
			(conn MIMTXBRDATA20 MIMTXBRDATA20 ==> PCIE MIMTXBRDATA20)
		)
		(element MIMTXBRDATA21 1
			(pin MIMTXBRDATA21 output)
			(conn MIMTXBRDATA21 MIMTXBRDATA21 ==> PCIE MIMTXBRDATA21)
		)
		(element MIMTXBRDATA22 1
			(pin MIMTXBRDATA22 output)
			(conn MIMTXBRDATA22 MIMTXBRDATA22 ==> PCIE MIMTXBRDATA22)
		)
		(element MIMTXBRDATA23 1
			(pin MIMTXBRDATA23 output)
			(conn MIMTXBRDATA23 MIMTXBRDATA23 ==> PCIE MIMTXBRDATA23)
		)
		(element MIMTXBRDATA24 1
			(pin MIMTXBRDATA24 output)
			(conn MIMTXBRDATA24 MIMTXBRDATA24 ==> PCIE MIMTXBRDATA24)
		)
		(element MIMTXBRDATA25 1
			(pin MIMTXBRDATA25 output)
			(conn MIMTXBRDATA25 MIMTXBRDATA25 ==> PCIE MIMTXBRDATA25)
		)
		(element MIMTXBRDATA26 1
			(pin MIMTXBRDATA26 output)
			(conn MIMTXBRDATA26 MIMTXBRDATA26 ==> PCIE MIMTXBRDATA26)
		)
		(element MIMTXBRDATA27 1
			(pin MIMTXBRDATA27 output)
			(conn MIMTXBRDATA27 MIMTXBRDATA27 ==> PCIE MIMTXBRDATA27)
		)
		(element MIMTXBRDATA28 1
			(pin MIMTXBRDATA28 output)
			(conn MIMTXBRDATA28 MIMTXBRDATA28 ==> PCIE MIMTXBRDATA28)
		)
		(element MIMTXBRDATA29 1
			(pin MIMTXBRDATA29 output)
			(conn MIMTXBRDATA29 MIMTXBRDATA29 ==> PCIE MIMTXBRDATA29)
		)
		(element MIMTXBRDATA3 1
			(pin MIMTXBRDATA3 output)
			(conn MIMTXBRDATA3 MIMTXBRDATA3 ==> PCIE MIMTXBRDATA3)
		)
		(element MIMTXBRDATA30 1
			(pin MIMTXBRDATA30 output)
			(conn MIMTXBRDATA30 MIMTXBRDATA30 ==> PCIE MIMTXBRDATA30)
		)
		(element MIMTXBRDATA31 1
			(pin MIMTXBRDATA31 output)
			(conn MIMTXBRDATA31 MIMTXBRDATA31 ==> PCIE MIMTXBRDATA31)
		)
		(element MIMTXBRDATA32 1
			(pin MIMTXBRDATA32 output)
			(conn MIMTXBRDATA32 MIMTXBRDATA32 ==> PCIE MIMTXBRDATA32)
		)
		(element MIMTXBRDATA33 1
			(pin MIMTXBRDATA33 output)
			(conn MIMTXBRDATA33 MIMTXBRDATA33 ==> PCIE MIMTXBRDATA33)
		)
		(element MIMTXBRDATA34 1
			(pin MIMTXBRDATA34 output)
			(conn MIMTXBRDATA34 MIMTXBRDATA34 ==> PCIE MIMTXBRDATA34)
		)
		(element MIMTXBRDATA35 1
			(pin MIMTXBRDATA35 output)
			(conn MIMTXBRDATA35 MIMTXBRDATA35 ==> PCIE MIMTXBRDATA35)
		)
		(element MIMTXBRDATA36 1
			(pin MIMTXBRDATA36 output)
			(conn MIMTXBRDATA36 MIMTXBRDATA36 ==> PCIE MIMTXBRDATA36)
		)
		(element MIMTXBRDATA37 1
			(pin MIMTXBRDATA37 output)
			(conn MIMTXBRDATA37 MIMTXBRDATA37 ==> PCIE MIMTXBRDATA37)
		)
		(element MIMTXBRDATA38 1
			(pin MIMTXBRDATA38 output)
			(conn MIMTXBRDATA38 MIMTXBRDATA38 ==> PCIE MIMTXBRDATA38)
		)
		(element MIMTXBRDATA39 1
			(pin MIMTXBRDATA39 output)
			(conn MIMTXBRDATA39 MIMTXBRDATA39 ==> PCIE MIMTXBRDATA39)
		)
		(element MIMTXBRDATA4 1
			(pin MIMTXBRDATA4 output)
			(conn MIMTXBRDATA4 MIMTXBRDATA4 ==> PCIE MIMTXBRDATA4)
		)
		(element MIMTXBRDATA40 1
			(pin MIMTXBRDATA40 output)
			(conn MIMTXBRDATA40 MIMTXBRDATA40 ==> PCIE MIMTXBRDATA40)
		)
		(element MIMTXBRDATA41 1
			(pin MIMTXBRDATA41 output)
			(conn MIMTXBRDATA41 MIMTXBRDATA41 ==> PCIE MIMTXBRDATA41)
		)
		(element MIMTXBRDATA42 1
			(pin MIMTXBRDATA42 output)
			(conn MIMTXBRDATA42 MIMTXBRDATA42 ==> PCIE MIMTXBRDATA42)
		)
		(element MIMTXBRDATA43 1
			(pin MIMTXBRDATA43 output)
			(conn MIMTXBRDATA43 MIMTXBRDATA43 ==> PCIE MIMTXBRDATA43)
		)
		(element MIMTXBRDATA44 1
			(pin MIMTXBRDATA44 output)
			(conn MIMTXBRDATA44 MIMTXBRDATA44 ==> PCIE MIMTXBRDATA44)
		)
		(element MIMTXBRDATA45 1
			(pin MIMTXBRDATA45 output)
			(conn MIMTXBRDATA45 MIMTXBRDATA45 ==> PCIE MIMTXBRDATA45)
		)
		(element MIMTXBRDATA46 1
			(pin MIMTXBRDATA46 output)
			(conn MIMTXBRDATA46 MIMTXBRDATA46 ==> PCIE MIMTXBRDATA46)
		)
		(element MIMTXBRDATA47 1
			(pin MIMTXBRDATA47 output)
			(conn MIMTXBRDATA47 MIMTXBRDATA47 ==> PCIE MIMTXBRDATA47)
		)
		(element MIMTXBRDATA48 1
			(pin MIMTXBRDATA48 output)
			(conn MIMTXBRDATA48 MIMTXBRDATA48 ==> PCIE MIMTXBRDATA48)
		)
		(element MIMTXBRDATA49 1
			(pin MIMTXBRDATA49 output)
			(conn MIMTXBRDATA49 MIMTXBRDATA49 ==> PCIE MIMTXBRDATA49)
		)
		(element MIMTXBRDATA5 1
			(pin MIMTXBRDATA5 output)
			(conn MIMTXBRDATA5 MIMTXBRDATA5 ==> PCIE MIMTXBRDATA5)
		)
		(element MIMTXBRDATA50 1
			(pin MIMTXBRDATA50 output)
			(conn MIMTXBRDATA50 MIMTXBRDATA50 ==> PCIE MIMTXBRDATA50)
		)
		(element MIMTXBRDATA51 1
			(pin MIMTXBRDATA51 output)
			(conn MIMTXBRDATA51 MIMTXBRDATA51 ==> PCIE MIMTXBRDATA51)
		)
		(element MIMTXBRDATA52 1
			(pin MIMTXBRDATA52 output)
			(conn MIMTXBRDATA52 MIMTXBRDATA52 ==> PCIE MIMTXBRDATA52)
		)
		(element MIMTXBRDATA53 1
			(pin MIMTXBRDATA53 output)
			(conn MIMTXBRDATA53 MIMTXBRDATA53 ==> PCIE MIMTXBRDATA53)
		)
		(element MIMTXBRDATA54 1
			(pin MIMTXBRDATA54 output)
			(conn MIMTXBRDATA54 MIMTXBRDATA54 ==> PCIE MIMTXBRDATA54)
		)
		(element MIMTXBRDATA55 1
			(pin MIMTXBRDATA55 output)
			(conn MIMTXBRDATA55 MIMTXBRDATA55 ==> PCIE MIMTXBRDATA55)
		)
		(element MIMTXBRDATA56 1
			(pin MIMTXBRDATA56 output)
			(conn MIMTXBRDATA56 MIMTXBRDATA56 ==> PCIE MIMTXBRDATA56)
		)
		(element MIMTXBRDATA57 1
			(pin MIMTXBRDATA57 output)
			(conn MIMTXBRDATA57 MIMTXBRDATA57 ==> PCIE MIMTXBRDATA57)
		)
		(element MIMTXBRDATA58 1
			(pin MIMTXBRDATA58 output)
			(conn MIMTXBRDATA58 MIMTXBRDATA58 ==> PCIE MIMTXBRDATA58)
		)
		(element MIMTXBRDATA59 1
			(pin MIMTXBRDATA59 output)
			(conn MIMTXBRDATA59 MIMTXBRDATA59 ==> PCIE MIMTXBRDATA59)
		)
		(element MIMTXBRDATA6 1
			(pin MIMTXBRDATA6 output)
			(conn MIMTXBRDATA6 MIMTXBRDATA6 ==> PCIE MIMTXBRDATA6)
		)
		(element MIMTXBRDATA60 1
			(pin MIMTXBRDATA60 output)
			(conn MIMTXBRDATA60 MIMTXBRDATA60 ==> PCIE MIMTXBRDATA60)
		)
		(element MIMTXBRDATA61 1
			(pin MIMTXBRDATA61 output)
			(conn MIMTXBRDATA61 MIMTXBRDATA61 ==> PCIE MIMTXBRDATA61)
		)
		(element MIMTXBRDATA62 1
			(pin MIMTXBRDATA62 output)
			(conn MIMTXBRDATA62 MIMTXBRDATA62 ==> PCIE MIMTXBRDATA62)
		)
		(element MIMTXBRDATA63 1
			(pin MIMTXBRDATA63 output)
			(conn MIMTXBRDATA63 MIMTXBRDATA63 ==> PCIE MIMTXBRDATA63)
		)
		(element MIMTXBRDATA7 1
			(pin MIMTXBRDATA7 output)
			(conn MIMTXBRDATA7 MIMTXBRDATA7 ==> PCIE MIMTXBRDATA7)
		)
		(element MIMTXBRDATA8 1
			(pin MIMTXBRDATA8 output)
			(conn MIMTXBRDATA8 MIMTXBRDATA8 ==> PCIE MIMTXBRDATA8)
		)
		(element MIMTXBRDATA9 1
			(pin MIMTXBRDATA9 output)
			(conn MIMTXBRDATA9 MIMTXBRDATA9 ==> PCIE MIMTXBRDATA9)
		)
		(element MIMTXBREN 1
			(pin MIMTXBREN input)
			(conn MIMTXBREN MIMTXBREN <== PCIE MIMTXBREN)
		)
		(element MIMTXBWADD0 1
			(pin MIMTXBWADD0 input)
			(conn MIMTXBWADD0 MIMTXBWADD0 <== PCIE MIMTXBWADD0)
		)
		(element MIMTXBWADD1 1
			(pin MIMTXBWADD1 input)
			(conn MIMTXBWADD1 MIMTXBWADD1 <== PCIE MIMTXBWADD1)
		)
		(element MIMTXBWADD10 1
			(pin MIMTXBWADD10 input)
			(conn MIMTXBWADD10 MIMTXBWADD10 <== PCIE MIMTXBWADD10)
		)
		(element MIMTXBWADD11 1
			(pin MIMTXBWADD11 input)
			(conn MIMTXBWADD11 MIMTXBWADD11 <== PCIE MIMTXBWADD11)
		)
		(element MIMTXBWADD12 1
			(pin MIMTXBWADD12 input)
			(conn MIMTXBWADD12 MIMTXBWADD12 <== PCIE MIMTXBWADD12)
		)
		(element MIMTXBWADD2 1
			(pin MIMTXBWADD2 input)
			(conn MIMTXBWADD2 MIMTXBWADD2 <== PCIE MIMTXBWADD2)
		)
		(element MIMTXBWADD3 1
			(pin MIMTXBWADD3 input)
			(conn MIMTXBWADD3 MIMTXBWADD3 <== PCIE MIMTXBWADD3)
		)
		(element MIMTXBWADD4 1
			(pin MIMTXBWADD4 input)
			(conn MIMTXBWADD4 MIMTXBWADD4 <== PCIE MIMTXBWADD4)
		)
		(element MIMTXBWADD5 1
			(pin MIMTXBWADD5 input)
			(conn MIMTXBWADD5 MIMTXBWADD5 <== PCIE MIMTXBWADD5)
		)
		(element MIMTXBWADD6 1
			(pin MIMTXBWADD6 input)
			(conn MIMTXBWADD6 MIMTXBWADD6 <== PCIE MIMTXBWADD6)
		)
		(element MIMTXBWADD7 1
			(pin MIMTXBWADD7 input)
			(conn MIMTXBWADD7 MIMTXBWADD7 <== PCIE MIMTXBWADD7)
		)
		(element MIMTXBWADD8 1
			(pin MIMTXBWADD8 input)
			(conn MIMTXBWADD8 MIMTXBWADD8 <== PCIE MIMTXBWADD8)
		)
		(element MIMTXBWADD9 1
			(pin MIMTXBWADD9 input)
			(conn MIMTXBWADD9 MIMTXBWADD9 <== PCIE MIMTXBWADD9)
		)
		(element MIMTXBWDATA0 1
			(pin MIMTXBWDATA0 input)
			(conn MIMTXBWDATA0 MIMTXBWDATA0 <== PCIE MIMTXBWDATA0)
		)
		(element MIMTXBWDATA1 1
			(pin MIMTXBWDATA1 input)
			(conn MIMTXBWDATA1 MIMTXBWDATA1 <== PCIE MIMTXBWDATA1)
		)
		(element MIMTXBWDATA10 1
			(pin MIMTXBWDATA10 input)
			(conn MIMTXBWDATA10 MIMTXBWDATA10 <== PCIE MIMTXBWDATA10)
		)
		(element MIMTXBWDATA11 1
			(pin MIMTXBWDATA11 input)
			(conn MIMTXBWDATA11 MIMTXBWDATA11 <== PCIE MIMTXBWDATA11)
		)
		(element MIMTXBWDATA12 1
			(pin MIMTXBWDATA12 input)
			(conn MIMTXBWDATA12 MIMTXBWDATA12 <== PCIE MIMTXBWDATA12)
		)
		(element MIMTXBWDATA13 1
			(pin MIMTXBWDATA13 input)
			(conn MIMTXBWDATA13 MIMTXBWDATA13 <== PCIE MIMTXBWDATA13)
		)
		(element MIMTXBWDATA14 1
			(pin MIMTXBWDATA14 input)
			(conn MIMTXBWDATA14 MIMTXBWDATA14 <== PCIE MIMTXBWDATA14)
		)
		(element MIMTXBWDATA15 1
			(pin MIMTXBWDATA15 input)
			(conn MIMTXBWDATA15 MIMTXBWDATA15 <== PCIE MIMTXBWDATA15)
		)
		(element MIMTXBWDATA16 1
			(pin MIMTXBWDATA16 input)
			(conn MIMTXBWDATA16 MIMTXBWDATA16 <== PCIE MIMTXBWDATA16)
		)
		(element MIMTXBWDATA17 1
			(pin MIMTXBWDATA17 input)
			(conn MIMTXBWDATA17 MIMTXBWDATA17 <== PCIE MIMTXBWDATA17)
		)
		(element MIMTXBWDATA18 1
			(pin MIMTXBWDATA18 input)
			(conn MIMTXBWDATA18 MIMTXBWDATA18 <== PCIE MIMTXBWDATA18)
		)
		(element MIMTXBWDATA19 1
			(pin MIMTXBWDATA19 input)
			(conn MIMTXBWDATA19 MIMTXBWDATA19 <== PCIE MIMTXBWDATA19)
		)
		(element MIMTXBWDATA2 1
			(pin MIMTXBWDATA2 input)
			(conn MIMTXBWDATA2 MIMTXBWDATA2 <== PCIE MIMTXBWDATA2)
		)
		(element MIMTXBWDATA20 1
			(pin MIMTXBWDATA20 input)
			(conn MIMTXBWDATA20 MIMTXBWDATA20 <== PCIE MIMTXBWDATA20)
		)
		(element MIMTXBWDATA21 1
			(pin MIMTXBWDATA21 input)
			(conn MIMTXBWDATA21 MIMTXBWDATA21 <== PCIE MIMTXBWDATA21)
		)
		(element MIMTXBWDATA22 1
			(pin MIMTXBWDATA22 input)
			(conn MIMTXBWDATA22 MIMTXBWDATA22 <== PCIE MIMTXBWDATA22)
		)
		(element MIMTXBWDATA23 1
			(pin MIMTXBWDATA23 input)
			(conn MIMTXBWDATA23 MIMTXBWDATA23 <== PCIE MIMTXBWDATA23)
		)
		(element MIMTXBWDATA24 1
			(pin MIMTXBWDATA24 input)
			(conn MIMTXBWDATA24 MIMTXBWDATA24 <== PCIE MIMTXBWDATA24)
		)
		(element MIMTXBWDATA25 1
			(pin MIMTXBWDATA25 input)
			(conn MIMTXBWDATA25 MIMTXBWDATA25 <== PCIE MIMTXBWDATA25)
		)
		(element MIMTXBWDATA26 1
			(pin MIMTXBWDATA26 input)
			(conn MIMTXBWDATA26 MIMTXBWDATA26 <== PCIE MIMTXBWDATA26)
		)
		(element MIMTXBWDATA27 1
			(pin MIMTXBWDATA27 input)
			(conn MIMTXBWDATA27 MIMTXBWDATA27 <== PCIE MIMTXBWDATA27)
		)
		(element MIMTXBWDATA28 1
			(pin MIMTXBWDATA28 input)
			(conn MIMTXBWDATA28 MIMTXBWDATA28 <== PCIE MIMTXBWDATA28)
		)
		(element MIMTXBWDATA29 1
			(pin MIMTXBWDATA29 input)
			(conn MIMTXBWDATA29 MIMTXBWDATA29 <== PCIE MIMTXBWDATA29)
		)
		(element MIMTXBWDATA3 1
			(pin MIMTXBWDATA3 input)
			(conn MIMTXBWDATA3 MIMTXBWDATA3 <== PCIE MIMTXBWDATA3)
		)
		(element MIMTXBWDATA30 1
			(pin MIMTXBWDATA30 input)
			(conn MIMTXBWDATA30 MIMTXBWDATA30 <== PCIE MIMTXBWDATA30)
		)
		(element MIMTXBWDATA31 1
			(pin MIMTXBWDATA31 input)
			(conn MIMTXBWDATA31 MIMTXBWDATA31 <== PCIE MIMTXBWDATA31)
		)
		(element MIMTXBWDATA32 1
			(pin MIMTXBWDATA32 input)
			(conn MIMTXBWDATA32 MIMTXBWDATA32 <== PCIE MIMTXBWDATA32)
		)
		(element MIMTXBWDATA33 1
			(pin MIMTXBWDATA33 input)
			(conn MIMTXBWDATA33 MIMTXBWDATA33 <== PCIE MIMTXBWDATA33)
		)
		(element MIMTXBWDATA34 1
			(pin MIMTXBWDATA34 input)
			(conn MIMTXBWDATA34 MIMTXBWDATA34 <== PCIE MIMTXBWDATA34)
		)
		(element MIMTXBWDATA35 1
			(pin MIMTXBWDATA35 input)
			(conn MIMTXBWDATA35 MIMTXBWDATA35 <== PCIE MIMTXBWDATA35)
		)
		(element MIMTXBWDATA36 1
			(pin MIMTXBWDATA36 input)
			(conn MIMTXBWDATA36 MIMTXBWDATA36 <== PCIE MIMTXBWDATA36)
		)
		(element MIMTXBWDATA37 1
			(pin MIMTXBWDATA37 input)
			(conn MIMTXBWDATA37 MIMTXBWDATA37 <== PCIE MIMTXBWDATA37)
		)
		(element MIMTXBWDATA38 1
			(pin MIMTXBWDATA38 input)
			(conn MIMTXBWDATA38 MIMTXBWDATA38 <== PCIE MIMTXBWDATA38)
		)
		(element MIMTXBWDATA39 1
			(pin MIMTXBWDATA39 input)
			(conn MIMTXBWDATA39 MIMTXBWDATA39 <== PCIE MIMTXBWDATA39)
		)
		(element MIMTXBWDATA4 1
			(pin MIMTXBWDATA4 input)
			(conn MIMTXBWDATA4 MIMTXBWDATA4 <== PCIE MIMTXBWDATA4)
		)
		(element MIMTXBWDATA40 1
			(pin MIMTXBWDATA40 input)
			(conn MIMTXBWDATA40 MIMTXBWDATA40 <== PCIE MIMTXBWDATA40)
		)
		(element MIMTXBWDATA41 1
			(pin MIMTXBWDATA41 input)
			(conn MIMTXBWDATA41 MIMTXBWDATA41 <== PCIE MIMTXBWDATA41)
		)
		(element MIMTXBWDATA42 1
			(pin MIMTXBWDATA42 input)
			(conn MIMTXBWDATA42 MIMTXBWDATA42 <== PCIE MIMTXBWDATA42)
		)
		(element MIMTXBWDATA43 1
			(pin MIMTXBWDATA43 input)
			(conn MIMTXBWDATA43 MIMTXBWDATA43 <== PCIE MIMTXBWDATA43)
		)
		(element MIMTXBWDATA44 1
			(pin MIMTXBWDATA44 input)
			(conn MIMTXBWDATA44 MIMTXBWDATA44 <== PCIE MIMTXBWDATA44)
		)
		(element MIMTXBWDATA45 1
			(pin MIMTXBWDATA45 input)
			(conn MIMTXBWDATA45 MIMTXBWDATA45 <== PCIE MIMTXBWDATA45)
		)
		(element MIMTXBWDATA46 1
			(pin MIMTXBWDATA46 input)
			(conn MIMTXBWDATA46 MIMTXBWDATA46 <== PCIE MIMTXBWDATA46)
		)
		(element MIMTXBWDATA47 1
			(pin MIMTXBWDATA47 input)
			(conn MIMTXBWDATA47 MIMTXBWDATA47 <== PCIE MIMTXBWDATA47)
		)
		(element MIMTXBWDATA48 1
			(pin MIMTXBWDATA48 input)
			(conn MIMTXBWDATA48 MIMTXBWDATA48 <== PCIE MIMTXBWDATA48)
		)
		(element MIMTXBWDATA49 1
			(pin MIMTXBWDATA49 input)
			(conn MIMTXBWDATA49 MIMTXBWDATA49 <== PCIE MIMTXBWDATA49)
		)
		(element MIMTXBWDATA5 1
			(pin MIMTXBWDATA5 input)
			(conn MIMTXBWDATA5 MIMTXBWDATA5 <== PCIE MIMTXBWDATA5)
		)
		(element MIMTXBWDATA50 1
			(pin MIMTXBWDATA50 input)
			(conn MIMTXBWDATA50 MIMTXBWDATA50 <== PCIE MIMTXBWDATA50)
		)
		(element MIMTXBWDATA51 1
			(pin MIMTXBWDATA51 input)
			(conn MIMTXBWDATA51 MIMTXBWDATA51 <== PCIE MIMTXBWDATA51)
		)
		(element MIMTXBWDATA52 1
			(pin MIMTXBWDATA52 input)
			(conn MIMTXBWDATA52 MIMTXBWDATA52 <== PCIE MIMTXBWDATA52)
		)
		(element MIMTXBWDATA53 1
			(pin MIMTXBWDATA53 input)
			(conn MIMTXBWDATA53 MIMTXBWDATA53 <== PCIE MIMTXBWDATA53)
		)
		(element MIMTXBWDATA54 1
			(pin MIMTXBWDATA54 input)
			(conn MIMTXBWDATA54 MIMTXBWDATA54 <== PCIE MIMTXBWDATA54)
		)
		(element MIMTXBWDATA55 1
			(pin MIMTXBWDATA55 input)
			(conn MIMTXBWDATA55 MIMTXBWDATA55 <== PCIE MIMTXBWDATA55)
		)
		(element MIMTXBWDATA56 1
			(pin MIMTXBWDATA56 input)
			(conn MIMTXBWDATA56 MIMTXBWDATA56 <== PCIE MIMTXBWDATA56)
		)
		(element MIMTXBWDATA57 1
			(pin MIMTXBWDATA57 input)
			(conn MIMTXBWDATA57 MIMTXBWDATA57 <== PCIE MIMTXBWDATA57)
		)
		(element MIMTXBWDATA58 1
			(pin MIMTXBWDATA58 input)
			(conn MIMTXBWDATA58 MIMTXBWDATA58 <== PCIE MIMTXBWDATA58)
		)
		(element MIMTXBWDATA59 1
			(pin MIMTXBWDATA59 input)
			(conn MIMTXBWDATA59 MIMTXBWDATA59 <== PCIE MIMTXBWDATA59)
		)
		(element MIMTXBWDATA6 1
			(pin MIMTXBWDATA6 input)
			(conn MIMTXBWDATA6 MIMTXBWDATA6 <== PCIE MIMTXBWDATA6)
		)
		(element MIMTXBWDATA60 1
			(pin MIMTXBWDATA60 input)
			(conn MIMTXBWDATA60 MIMTXBWDATA60 <== PCIE MIMTXBWDATA60)
		)
		(element MIMTXBWDATA61 1
			(pin MIMTXBWDATA61 input)
			(conn MIMTXBWDATA61 MIMTXBWDATA61 <== PCIE MIMTXBWDATA61)
		)
		(element MIMTXBWDATA62 1
			(pin MIMTXBWDATA62 input)
			(conn MIMTXBWDATA62 MIMTXBWDATA62 <== PCIE MIMTXBWDATA62)
		)
		(element MIMTXBWDATA63 1
			(pin MIMTXBWDATA63 input)
			(conn MIMTXBWDATA63 MIMTXBWDATA63 <== PCIE MIMTXBWDATA63)
		)
		(element MIMTXBWDATA7 1
			(pin MIMTXBWDATA7 input)
			(conn MIMTXBWDATA7 MIMTXBWDATA7 <== PCIE MIMTXBWDATA7)
		)
		(element MIMTXBWDATA8 1
			(pin MIMTXBWDATA8 input)
			(conn MIMTXBWDATA8 MIMTXBWDATA8 <== PCIE MIMTXBWDATA8)
		)
		(element MIMTXBWDATA9 1
			(pin MIMTXBWDATA9 input)
			(conn MIMTXBWDATA9 MIMTXBWDATA9 <== PCIE MIMTXBWDATA9)
		)
		(element MIMTXBWEN 1
			(pin MIMTXBWEN input)
			(conn MIMTXBWEN MIMTXBWEN <== PCIE MIMTXBWEN)
		)
		(element PARITYERRORRESPONSE 1
			(pin PARITYERRORRESPONSE input)
			(conn PARITYERRORRESPONSE PARITYERRORRESPONSE <== PCIE PARITYERRORRESPONSE)
		)
		(element PBCAPABILITYSYSTEMALLOCATED 0
			(cfg FALSE TRUE)
		)
		(element PCIE 2402 # BEL
			(pin MEMSPACEENABLE output)
			(pin IOSPACEENABLE output)
			(pin MAXREADREQUESTSIZE2 output)
			(pin MAXREADREQUESTSIZE1 output)
			(pin MAXREADREQUESTSIZE0 output)
			(pin MAXPAYLOADSIZE2 output)
			(pin MAXPAYLOADSIZE1 output)
			(pin MAXPAYLOADSIZE0 output)
			(pin SCANMODEN input)
			(pin SCANIN7 input)
			(pin SCANIN6 input)
			(pin SCANIN5 input)
			(pin SCANIN4 input)
			(pin SCANIN3 input)
			(pin SCANIN2 input)
			(pin SCANIN1 input)
			(pin SCANIN0 input)
			(pin SCANENABLEN input)
			(pin PIPETXELECIDLEL7 output)
			(pin PIPETXELECIDLEL6 output)
			(pin PIPETXELECIDLEL5 output)
			(pin PIPETXELECIDLEL4 output)
			(pin PIPETXELECIDLEL3 output)
			(pin PIPETXELECIDLEL2 output)
			(pin PIPETXELECIDLEL1 output)
			(pin PIPETXELECIDLEL0 output)
			(pin PIPETXDETECTRXLOOPBACKL7 output)
			(pin PIPETXDETECTRXLOOPBACKL6 output)
			(pin PIPETXDETECTRXLOOPBACKL5 output)
			(pin PIPETXDETECTRXLOOPBACKL4 output)
			(pin PIPETXDETECTRXLOOPBACKL3 output)
			(pin PIPETXDETECTRXLOOPBACKL2 output)
			(pin PIPETXDETECTRXLOOPBACKL1 output)
			(pin PIPETXDETECTRXLOOPBACKL0 output)
			(pin PIPETXDATAL77 output)
			(pin PIPETXDATAL76 output)
			(pin PIPETXDATAL75 output)
			(pin PIPETXDATAL74 output)
			(pin PIPETXDATAL73 output)
			(pin PIPETXDATAL72 output)
			(pin PIPETXDATAL71 output)
			(pin PIPETXDATAL70 output)
			(pin PIPETXDATAL67 output)
			(pin PIPETXDATAL66 output)
			(pin PIPETXDATAL65 output)
			(pin PIPETXDATAL64 output)
			(pin PIPETXDATAL63 output)
			(pin PIPETXDATAL62 output)
			(pin PIPETXDATAL61 output)
			(pin PIPETXDATAL60 output)
			(pin PIPETXDATAL57 output)
			(pin PIPETXDATAL56 output)
			(pin PIPETXDATAL55 output)
			(pin PIPETXDATAL54 output)
			(pin PIPETXDATAL53 output)
			(pin PIPETXDATAL52 output)
			(pin PIPETXDATAL51 output)
			(pin PIPETXDATAL50 output)
			(pin PIPETXDATAL47 output)
			(pin PIPETXDATAL46 output)
			(pin PIPETXDATAL45 output)
			(pin PIPETXDATAL44 output)
			(pin PIPETXDATAL43 output)
			(pin PIPETXDATAL42 output)
			(pin PIPETXDATAL41 output)
			(pin PIPETXDATAL40 output)
			(pin PIPETXDATAL37 output)
			(pin PIPETXDATAL36 output)
			(pin PIPETXDATAL35 output)
			(pin PIPETXDATAL34 output)
			(pin PIPETXDATAL33 output)
			(pin PIPETXDATAL32 output)
			(pin PIPETXDATAL31 output)
			(pin PIPETXDATAL30 output)
			(pin PIPETXDATAL27 output)
			(pin PIPETXDATAL26 output)
			(pin PIPETXDATAL25 output)
			(pin PIPETXDATAL24 output)
			(pin PIPETXDATAL23 output)
			(pin PIPETXDATAL22 output)
			(pin PIPETXDATAL21 output)
			(pin PIPETXDATAL20 output)
			(pin PIPETXDATAL17 output)
			(pin PIPETXDATAL16 output)
			(pin PIPETXDATAL15 output)
			(pin PIPETXDATAL14 output)
			(pin PIPETXDATAL13 output)
			(pin PIPETXDATAL12 output)
			(pin PIPETXDATAL11 output)
			(pin PIPETXDATAL10 output)
			(pin PIPETXDATAL07 output)
			(pin PIPETXDATAL06 output)
			(pin PIPETXDATAL05 output)
			(pin PIPETXDATAL04 output)
			(pin PIPETXDATAL03 output)
			(pin PIPETXDATAL02 output)
			(pin PIPETXDATAL01 output)
			(pin PIPETXDATAL00 output)
			(pin PIPETXDATAKL7 output)
			(pin PIPETXDATAKL6 output)
			(pin PIPETXDATAKL5 output)
			(pin PIPETXDATAKL4 output)
			(pin PIPETXDATAKL3 output)
			(pin PIPETXDATAKL2 output)
			(pin PIPETXDATAKL1 output)
			(pin PIPETXDATAKL0 output)
			(pin PIPETXCOMPLIANCEL7 output)
			(pin PIPETXCOMPLIANCEL6 output)
			(pin PIPETXCOMPLIANCEL5 output)
			(pin PIPETXCOMPLIANCEL4 output)
			(pin PIPETXCOMPLIANCEL3 output)
			(pin PIPETXCOMPLIANCEL2 output)
			(pin PIPETXCOMPLIANCEL1 output)
			(pin PIPETXCOMPLIANCEL0 output)
			(pin PIPERXVALIDL7 input)
			(pin PIPERXVALIDL6 input)
			(pin PIPERXVALIDL5 input)
			(pin PIPERXVALIDL4 input)
			(pin PIPERXVALIDL3 input)
			(pin PIPERXVALIDL2 input)
			(pin PIPERXVALIDL1 input)
			(pin PIPERXVALIDL0 input)
			(pin PIPERXSTATUSL72 input)
			(pin PIPERXSTATUSL71 input)
			(pin PIPERXSTATUSL70 input)
			(pin PIPERXSTATUSL62 input)
			(pin PIPERXSTATUSL61 input)
			(pin PIPERXSTATUSL60 input)
			(pin PIPERXSTATUSL52 input)
			(pin PIPERXSTATUSL51 input)
			(pin PIPERXSTATUSL50 input)
			(pin PIPERXSTATUSL42 input)
			(pin PIPERXSTATUSL41 input)
			(pin PIPERXSTATUSL40 input)
			(pin PIPERXSTATUSL32 input)
			(pin PIPERXSTATUSL31 input)
			(pin PIPERXSTATUSL30 input)
			(pin PIPERXSTATUSL22 input)
			(pin PIPERXSTATUSL21 input)
			(pin PIPERXSTATUSL20 input)
			(pin PIPERXSTATUSL12 input)
			(pin PIPERXSTATUSL11 input)
			(pin PIPERXSTATUSL10 input)
			(pin PIPERXSTATUSL02 input)
			(pin PIPERXSTATUSL01 input)
			(pin PIPERXSTATUSL00 input)
			(pin PIPERXPOLARITYL7 output)
			(pin PIPERXPOLARITYL6 output)
			(pin PIPERXPOLARITYL5 output)
			(pin PIPERXPOLARITYL4 output)
			(pin PIPERXPOLARITYL3 output)
			(pin PIPERXPOLARITYL2 output)
			(pin PIPERXPOLARITYL1 output)
			(pin PIPERXPOLARITYL0 output)
			(pin PIPERXELECIDLEL7 input)
			(pin PIPERXELECIDLEL6 input)
			(pin PIPERXELECIDLEL5 input)
			(pin PIPERXELECIDLEL4 input)
			(pin PIPERXELECIDLEL3 input)
			(pin PIPERXELECIDLEL2 input)
			(pin PIPERXELECIDLEL1 input)
			(pin PIPERXELECIDLEL0 input)
			(pin PIPERXDATAL77 input)
			(pin PIPERXDATAL76 input)
			(pin PIPERXDATAL75 input)
			(pin PIPERXDATAL74 input)
			(pin PIPERXDATAL73 input)
			(pin PIPERXDATAL72 input)
			(pin PIPERXDATAL71 input)
			(pin PIPERXDATAL70 input)
			(pin PIPERXDATAL67 input)
			(pin PIPERXDATAL66 input)
			(pin PIPERXDATAL65 input)
			(pin PIPERXDATAL64 input)
			(pin PIPERXDATAL63 input)
			(pin PIPERXDATAL62 input)
			(pin PIPERXDATAL61 input)
			(pin PIPERXDATAL60 input)
			(pin PIPERXDATAL57 input)
			(pin PIPERXDATAL56 input)
			(pin PIPERXDATAL55 input)
			(pin PIPERXDATAL54 input)
			(pin PIPERXDATAL53 input)
			(pin PIPERXDATAL52 input)
			(pin PIPERXDATAL51 input)
			(pin PIPERXDATAL50 input)
			(pin PIPERXDATAL47 input)
			(pin PIPERXDATAL46 input)
			(pin PIPERXDATAL45 input)
			(pin PIPERXDATAL44 input)
			(pin PIPERXDATAL43 input)
			(pin PIPERXDATAL42 input)
			(pin PIPERXDATAL41 input)
			(pin PIPERXDATAL40 input)
			(pin PIPERXDATAL37 input)
			(pin PIPERXDATAL36 input)
			(pin PIPERXDATAL35 input)
			(pin PIPERXDATAL34 input)
			(pin PIPERXDATAL33 input)
			(pin PIPERXDATAL32 input)
			(pin PIPERXDATAL31 input)
			(pin PIPERXDATAL30 input)
			(pin PIPERXDATAL27 input)
			(pin PIPERXDATAL26 input)
			(pin PIPERXDATAL25 input)
			(pin PIPERXDATAL24 input)
			(pin PIPERXDATAL23 input)
			(pin PIPERXDATAL22 input)
			(pin PIPERXDATAL21 input)
			(pin PIPERXDATAL20 input)
			(pin PIPERXDATAL17 input)
			(pin PIPERXDATAL16 input)
			(pin PIPERXDATAL15 input)
			(pin PIPERXDATAL14 input)
			(pin PIPERXDATAL13 input)
			(pin PIPERXDATAL12 input)
			(pin PIPERXDATAL11 input)
			(pin PIPERXDATAL10 input)
			(pin PIPERXDATAL07 input)
			(pin PIPERXDATAL06 input)
			(pin PIPERXDATAL05 input)
			(pin PIPERXDATAL04 input)
			(pin PIPERXDATAL03 input)
			(pin PIPERXDATAL02 input)
			(pin PIPERXDATAL01 input)
			(pin PIPERXDATAL00 input)
			(pin PIPERXDATAKL7 input)
			(pin PIPERXDATAKL6 input)
			(pin PIPERXDATAKL5 input)
			(pin PIPERXDATAKL4 input)
			(pin PIPERXDATAKL3 input)
			(pin PIPERXDATAKL2 input)
			(pin PIPERXDATAKL1 input)
			(pin PIPERXDATAKL0 input)
			(pin PIPERXCHANISALIGNEDL7 input)
			(pin PIPERXCHANISALIGNEDL6 input)
			(pin PIPERXCHANISALIGNEDL5 input)
			(pin PIPERXCHANISALIGNEDL4 input)
			(pin PIPERXCHANISALIGNEDL3 input)
			(pin PIPERXCHANISALIGNEDL2 input)
			(pin PIPERXCHANISALIGNEDL1 input)
			(pin PIPERXCHANISALIGNEDL0 input)
			(pin PIPERESETL7 output)
			(pin PIPERESETL6 output)
			(pin PIPERESETL5 output)
			(pin PIPERESETL4 output)
			(pin PIPERESETL3 output)
			(pin PIPERESETL2 output)
			(pin PIPERESETL1 output)
			(pin PIPERESETL0 output)
			(pin PIPEPOWERDOWNL71 output)
			(pin PIPEPOWERDOWNL70 output)
			(pin PIPEPOWERDOWNL61 output)
			(pin PIPEPOWERDOWNL60 output)
			(pin PIPEPOWERDOWNL51 output)
			(pin PIPEPOWERDOWNL50 output)
			(pin PIPEPOWERDOWNL41 output)
			(pin PIPEPOWERDOWNL40 output)
			(pin PIPEPOWERDOWNL31 output)
			(pin PIPEPOWERDOWNL30 output)
			(pin PIPEPOWERDOWNL21 output)
			(pin PIPEPOWERDOWNL20 output)
			(pin PIPEPOWERDOWNL11 output)
			(pin PIPEPOWERDOWNL10 output)
			(pin PIPEPOWERDOWNL01 output)
			(pin PIPEPOWERDOWNL00 output)
			(pin PIPEPHYSTATUSL7 input)
			(pin PIPEPHYSTATUSL6 input)
			(pin PIPEPHYSTATUSL5 input)
			(pin PIPEPHYSTATUSL4 input)
			(pin PIPEPHYSTATUSL3 input)
			(pin PIPEPHYSTATUSL2 input)
			(pin PIPEPHYSTATUSL1 input)
			(pin PIPEPHYSTATUSL0 input)
			(pin PIPEDESKEWLANESL7 output)
			(pin PIPEDESKEWLANESL6 output)
			(pin PIPEDESKEWLANESL5 output)
			(pin PIPEDESKEWLANESL4 output)
			(pin PIPEDESKEWLANESL3 output)
			(pin PIPEDESKEWLANESL2 output)
			(pin PIPEDESKEWLANESL1 output)
			(pin PIPEDESKEWLANESL0 output)
			(pin MIMTXBWEN output)
			(pin MIMTXBWDATA63 output)
			(pin MIMTXBWDATA62 output)
			(pin MIMTXBWDATA61 output)
			(pin MIMTXBWDATA60 output)
			(pin MIMTXBWDATA59 output)
			(pin MIMTXBWDATA58 output)
			(pin MIMTXBWDATA57 output)
			(pin MIMTXBWDATA56 output)
			(pin MIMTXBWDATA55 output)
			(pin MIMTXBWDATA54 output)
			(pin MIMTXBWDATA53 output)
			(pin MIMTXBWDATA52 output)
			(pin MIMTXBWDATA51 output)
			(pin MIMTXBWDATA50 output)
			(pin MIMTXBWDATA49 output)
			(pin MIMTXBWDATA48 output)
			(pin MIMTXBWDATA47 output)
			(pin MIMTXBWDATA46 output)
			(pin MIMTXBWDATA45 output)
			(pin MIMTXBWDATA44 output)
			(pin MIMTXBWDATA43 output)
			(pin MIMTXBWDATA42 output)
			(pin MIMTXBWDATA41 output)
			(pin MIMTXBWDATA40 output)
			(pin MIMTXBWDATA39 output)
			(pin MIMTXBWDATA38 output)
			(pin MIMTXBWDATA37 output)
			(pin MIMTXBWDATA36 output)
			(pin MIMTXBWDATA35 output)
			(pin MIMTXBWDATA34 output)
			(pin MIMTXBWDATA33 output)
			(pin MIMTXBWDATA32 output)
			(pin MIMTXBWDATA31 output)
			(pin MIMTXBWDATA30 output)
			(pin MIMTXBWDATA29 output)
			(pin MIMTXBWDATA28 output)
			(pin MIMTXBWDATA27 output)
			(pin MIMTXBWDATA26 output)
			(pin MIMTXBWDATA25 output)
			(pin MIMTXBWDATA24 output)
			(pin MIMTXBWDATA23 output)
			(pin MIMTXBWDATA22 output)
			(pin MIMTXBWDATA21 output)
			(pin MIMTXBWDATA20 output)
			(pin MIMTXBWDATA19 output)
			(pin MIMTXBWDATA18 output)
			(pin MIMTXBWDATA17 output)
			(pin MIMTXBWDATA16 output)
			(pin MIMTXBWDATA15 output)
			(pin MIMTXBWDATA14 output)
			(pin MIMTXBWDATA13 output)
			(pin MIMTXBWDATA12 output)
			(pin MIMTXBWDATA11 output)
			(pin MIMTXBWDATA10 output)
			(pin MIMTXBWDATA9 output)
			(pin MIMTXBWDATA8 output)
			(pin MIMTXBWDATA7 output)
			(pin MIMTXBWDATA6 output)
			(pin MIMTXBWDATA5 output)
			(pin MIMTXBWDATA4 output)
			(pin MIMTXBWDATA3 output)
			(pin MIMTXBWDATA2 output)
			(pin MIMTXBWDATA1 output)
			(pin MIMTXBWDATA0 output)
			(pin MIMTXBWADD12 output)
			(pin MIMTXBWADD11 output)
			(pin MIMTXBWADD10 output)
			(pin MIMTXBWADD9 output)
			(pin MIMTXBWADD8 output)
			(pin MIMTXBWADD7 output)
			(pin MIMTXBWADD6 output)
			(pin MIMTXBWADD5 output)
			(pin MIMTXBWADD4 output)
			(pin MIMTXBWADD3 output)
			(pin MIMTXBWADD2 output)
			(pin MIMTXBWADD1 output)
			(pin MIMTXBWADD0 output)
			(pin MIMTXBREN output)
			(pin MIMTXBRDATA63 input)
			(pin MIMTXBRDATA62 input)
			(pin MIMTXBRDATA61 input)
			(pin MIMTXBRDATA60 input)
			(pin MIMTXBRDATA59 input)
			(pin MIMTXBRDATA58 input)
			(pin MIMTXBRDATA57 input)
			(pin MIMTXBRDATA56 input)
			(pin MIMTXBRDATA55 input)
			(pin MIMTXBRDATA54 input)
			(pin MIMTXBRDATA53 input)
			(pin MIMTXBRDATA52 input)
			(pin MIMTXBRDATA51 input)
			(pin MIMTXBRDATA50 input)
			(pin MIMTXBRDATA49 input)
			(pin MIMTXBRDATA48 input)
			(pin MIMTXBRDATA47 input)
			(pin MIMTXBRDATA46 input)
			(pin MIMTXBRDATA45 input)
			(pin MIMTXBRDATA44 input)
			(pin MIMTXBRDATA43 input)
			(pin MIMTXBRDATA42 input)
			(pin MIMTXBRDATA41 input)
			(pin MIMTXBRDATA40 input)
			(pin MIMTXBRDATA39 input)
			(pin MIMTXBRDATA38 input)
			(pin MIMTXBRDATA37 input)
			(pin MIMTXBRDATA36 input)
			(pin MIMTXBRDATA35 input)
			(pin MIMTXBRDATA34 input)
			(pin MIMTXBRDATA33 input)
			(pin MIMTXBRDATA32 input)
			(pin MIMTXBRDATA31 input)
			(pin MIMTXBRDATA30 input)
			(pin MIMTXBRDATA29 input)
			(pin MIMTXBRDATA28 input)
			(pin MIMTXBRDATA27 input)
			(pin MIMTXBRDATA26 input)
			(pin MIMTXBRDATA25 input)
			(pin MIMTXBRDATA24 input)
			(pin MIMTXBRDATA23 input)
			(pin MIMTXBRDATA22 input)
			(pin MIMTXBRDATA21 input)
			(pin MIMTXBRDATA20 input)
			(pin MIMTXBRDATA19 input)
			(pin MIMTXBRDATA18 input)
			(pin MIMTXBRDATA17 input)
			(pin MIMTXBRDATA16 input)
			(pin MIMTXBRDATA15 input)
			(pin MIMTXBRDATA14 input)
			(pin MIMTXBRDATA13 input)
			(pin MIMTXBRDATA12 input)
			(pin MIMTXBRDATA11 input)
			(pin MIMTXBRDATA10 input)
			(pin MIMTXBRDATA9 input)
			(pin MIMTXBRDATA8 input)
			(pin MIMTXBRDATA7 input)
			(pin MIMTXBRDATA6 input)
			(pin MIMTXBRDATA5 input)
			(pin MIMTXBRDATA4 input)
			(pin MIMTXBRDATA3 input)
			(pin MIMTXBRDATA2 input)
			(pin MIMTXBRDATA1 input)
			(pin MIMTXBRDATA0 input)
			(pin MIMTXBRADD12 output)
			(pin MIMTXBRADD11 output)
			(pin MIMTXBRADD10 output)
			(pin MIMTXBRADD9 output)
			(pin MIMTXBRADD8 output)
			(pin MIMTXBRADD7 output)
			(pin MIMTXBRADD6 output)
			(pin MIMTXBRADD5 output)
			(pin MIMTXBRADD4 output)
			(pin MIMTXBRADD3 output)
			(pin MIMTXBRADD2 output)
			(pin MIMTXBRADD1 output)
			(pin MIMTXBRADD0 output)
			(pin MIMRXBWEN output)
			(pin MIMRXBWDATA63 output)
			(pin MIMRXBWDATA62 output)
			(pin MIMRXBWDATA61 output)
			(pin MIMRXBWDATA60 output)
			(pin MIMRXBWDATA59 output)
			(pin MIMRXBWDATA58 output)
			(pin MIMRXBWDATA57 output)
			(pin MIMRXBWDATA56 output)
			(pin MIMRXBWDATA55 output)
			(pin MIMRXBWDATA54 output)
			(pin MIMRXBWDATA53 output)
			(pin MIMRXBWDATA52 output)
			(pin MIMRXBWDATA51 output)
			(pin MIMRXBWDATA50 output)
			(pin MIMRXBWDATA49 output)
			(pin MIMRXBWDATA48 output)
			(pin MIMRXBWDATA47 output)
			(pin MIMRXBWDATA46 output)
			(pin MIMRXBWDATA45 output)
			(pin MIMRXBWDATA44 output)
			(pin MIMRXBWDATA43 output)
			(pin MIMRXBWDATA42 output)
			(pin MIMRXBWDATA41 output)
			(pin MIMRXBWDATA40 output)
			(pin MIMRXBWDATA39 output)
			(pin MIMRXBWDATA38 output)
			(pin MIMRXBWDATA37 output)
			(pin MIMRXBWDATA36 output)
			(pin MIMRXBWDATA35 output)
			(pin MIMRXBWDATA34 output)
			(pin MIMRXBWDATA33 output)
			(pin MIMRXBWDATA32 output)
			(pin MIMRXBWDATA31 output)
			(pin MIMRXBWDATA30 output)
			(pin MIMRXBWDATA29 output)
			(pin MIMRXBWDATA28 output)
			(pin MIMRXBWDATA27 output)
			(pin MIMRXBWDATA26 output)
			(pin MIMRXBWDATA25 output)
			(pin MIMRXBWDATA24 output)
			(pin MIMRXBWDATA23 output)
			(pin MIMRXBWDATA22 output)
			(pin MIMRXBWDATA21 output)
			(pin MIMRXBWDATA20 output)
			(pin MIMRXBWDATA19 output)
			(pin MIMRXBWDATA18 output)
			(pin MIMRXBWDATA17 output)
			(pin MIMRXBWDATA16 output)
			(pin MIMRXBWDATA15 output)
			(pin MIMRXBWDATA14 output)
			(pin MIMRXBWDATA13 output)
			(pin MIMRXBWDATA12 output)
			(pin MIMRXBWDATA11 output)
			(pin MIMRXBWDATA10 output)
			(pin MIMRXBWDATA9 output)
			(pin MIMRXBWDATA8 output)
			(pin MIMRXBWDATA7 output)
			(pin MIMRXBWDATA6 output)
			(pin MIMRXBWDATA5 output)
			(pin MIMRXBWDATA4 output)
			(pin MIMRXBWDATA3 output)
			(pin MIMRXBWDATA2 output)
			(pin MIMRXBWDATA1 output)
			(pin MIMRXBWDATA0 output)
			(pin MIMRXBWADD12 output)
			(pin MIMRXBWADD11 output)
			(pin MIMRXBWADD10 output)
			(pin MIMRXBWADD9 output)
			(pin MIMRXBWADD8 output)
			(pin MIMRXBWADD7 output)
			(pin MIMRXBWADD6 output)
			(pin MIMRXBWADD5 output)
			(pin MIMRXBWADD4 output)
			(pin MIMRXBWADD3 output)
			(pin MIMRXBWADD2 output)
			(pin MIMRXBWADD1 output)
			(pin MIMRXBWADD0 output)
			(pin MIMRXBREN output)
			(pin MIMRXBRDATA63 input)
			(pin MIMRXBRDATA62 input)
			(pin MIMRXBRDATA61 input)
			(pin MIMRXBRDATA60 input)
			(pin MIMRXBRDATA59 input)
			(pin MIMRXBRDATA58 input)
			(pin MIMRXBRDATA57 input)
			(pin MIMRXBRDATA56 input)
			(pin MIMRXBRDATA55 input)
			(pin MIMRXBRDATA54 input)
			(pin MIMRXBRDATA53 input)
			(pin MIMRXBRDATA52 input)
			(pin MIMRXBRDATA51 input)
			(pin MIMRXBRDATA50 input)
			(pin MIMRXBRDATA49 input)
			(pin MIMRXBRDATA48 input)
			(pin MIMRXBRDATA47 input)
			(pin MIMRXBRDATA46 input)
			(pin MIMRXBRDATA45 input)
			(pin MIMRXBRDATA44 input)
			(pin MIMRXBRDATA43 input)
			(pin MIMRXBRDATA42 input)
			(pin MIMRXBRDATA41 input)
			(pin MIMRXBRDATA40 input)
			(pin MIMRXBRDATA39 input)
			(pin MIMRXBRDATA38 input)
			(pin MIMRXBRDATA37 input)
			(pin MIMRXBRDATA36 input)
			(pin MIMRXBRDATA35 input)
			(pin MIMRXBRDATA34 input)
			(pin MIMRXBRDATA33 input)
			(pin MIMRXBRDATA32 input)
			(pin MIMRXBRDATA31 input)
			(pin MIMRXBRDATA30 input)
			(pin MIMRXBRDATA29 input)
			(pin MIMRXBRDATA28 input)
			(pin MIMRXBRDATA27 input)
			(pin MIMRXBRDATA26 input)
			(pin MIMRXBRDATA25 input)
			(pin MIMRXBRDATA24 input)
			(pin MIMRXBRDATA23 input)
			(pin MIMRXBRDATA22 input)
			(pin MIMRXBRDATA21 input)
			(pin MIMRXBRDATA20 input)
			(pin MIMRXBRDATA19 input)
			(pin MIMRXBRDATA18 input)
			(pin MIMRXBRDATA17 input)
			(pin MIMRXBRDATA16 input)
			(pin MIMRXBRDATA15 input)
			(pin MIMRXBRDATA14 input)
			(pin MIMRXBRDATA13 input)
			(pin MIMRXBRDATA12 input)
			(pin MIMRXBRDATA11 input)
			(pin MIMRXBRDATA10 input)
			(pin MIMRXBRDATA9 input)
			(pin MIMRXBRDATA8 input)
			(pin MIMRXBRDATA7 input)
			(pin MIMRXBRDATA6 input)
			(pin MIMRXBRDATA5 input)
			(pin MIMRXBRDATA4 input)
			(pin MIMRXBRDATA3 input)
			(pin MIMRXBRDATA2 input)
			(pin MIMRXBRDATA1 input)
			(pin MIMRXBRDATA0 input)
			(pin MIMRXBRADD12 output)
			(pin MIMRXBRADD11 output)
			(pin MIMRXBRADD10 output)
			(pin MIMRXBRADD9 output)
			(pin MIMRXBRADD8 output)
			(pin MIMRXBRADD7 output)
			(pin MIMRXBRADD6 output)
			(pin MIMRXBRADD5 output)
			(pin MIMRXBRADD4 output)
			(pin MIMRXBRADD3 output)
			(pin MIMRXBRADD2 output)
			(pin MIMRXBRADD1 output)
			(pin MIMRXBRADD0 output)
			(pin MIMDLLBWEN output)
			(pin MIMDLLBWDATA63 output)
			(pin MIMDLLBWDATA62 output)
			(pin MIMDLLBWDATA61 output)
			(pin MIMDLLBWDATA60 output)
			(pin MIMDLLBWDATA59 output)
			(pin MIMDLLBWDATA58 output)
			(pin MIMDLLBWDATA57 output)
			(pin MIMDLLBWDATA56 output)
			(pin MIMDLLBWDATA55 output)
			(pin MIMDLLBWDATA54 output)
			(pin MIMDLLBWDATA53 output)
			(pin MIMDLLBWDATA52 output)
			(pin MIMDLLBWDATA51 output)
			(pin MIMDLLBWDATA50 output)
			(pin MIMDLLBWDATA49 output)
			(pin MIMDLLBWDATA48 output)
			(pin MIMDLLBWDATA47 output)
			(pin MIMDLLBWDATA46 output)
			(pin MIMDLLBWDATA45 output)
			(pin MIMDLLBWDATA44 output)
			(pin MIMDLLBWDATA43 output)
			(pin MIMDLLBWDATA42 output)
			(pin MIMDLLBWDATA41 output)
			(pin MIMDLLBWDATA40 output)
			(pin MIMDLLBWDATA39 output)
			(pin MIMDLLBWDATA38 output)
			(pin MIMDLLBWDATA37 output)
			(pin MIMDLLBWDATA36 output)
			(pin MIMDLLBWDATA35 output)
			(pin MIMDLLBWDATA34 output)
			(pin MIMDLLBWDATA33 output)
			(pin MIMDLLBWDATA32 output)
			(pin MIMDLLBWDATA31 output)
			(pin MIMDLLBWDATA30 output)
			(pin MIMDLLBWDATA29 output)
			(pin MIMDLLBWDATA28 output)
			(pin MIMDLLBWDATA27 output)
			(pin MIMDLLBWDATA26 output)
			(pin MIMDLLBWDATA25 output)
			(pin MIMDLLBWDATA24 output)
			(pin MIMDLLBWDATA23 output)
			(pin MIMDLLBWDATA22 output)
			(pin MIMDLLBWDATA21 output)
			(pin MIMDLLBWDATA20 output)
			(pin MIMDLLBWDATA19 output)
			(pin MIMDLLBWDATA18 output)
			(pin MIMDLLBWDATA17 output)
			(pin MIMDLLBWDATA16 output)
			(pin MIMDLLBWDATA15 output)
			(pin MIMDLLBWDATA14 output)
			(pin MIMDLLBWDATA13 output)
			(pin MIMDLLBWDATA12 output)
			(pin MIMDLLBWDATA11 output)
			(pin MIMDLLBWDATA10 output)
			(pin MIMDLLBWDATA9 output)
			(pin MIMDLLBWDATA8 output)
			(pin MIMDLLBWDATA7 output)
			(pin MIMDLLBWDATA6 output)
			(pin MIMDLLBWDATA5 output)
			(pin MIMDLLBWDATA4 output)
			(pin MIMDLLBWDATA3 output)
			(pin MIMDLLBWDATA2 output)
			(pin MIMDLLBWDATA1 output)
			(pin MIMDLLBWDATA0 output)
			(pin MIMDLLBWADD11 output)
			(pin MIMDLLBWADD10 output)
			(pin MIMDLLBWADD9 output)
			(pin MIMDLLBWADD8 output)
			(pin MIMDLLBWADD7 output)
			(pin MIMDLLBWADD6 output)
			(pin MIMDLLBWADD5 output)
			(pin MIMDLLBWADD4 output)
			(pin MIMDLLBWADD3 output)
			(pin MIMDLLBWADD2 output)
			(pin MIMDLLBWADD1 output)
			(pin MIMDLLBWADD0 output)
			(pin MIMDLLBREN output)
			(pin MIMDLLBRDATA63 input)
			(pin MIMDLLBRDATA62 input)
			(pin MIMDLLBRDATA61 input)
			(pin MIMDLLBRDATA60 input)
			(pin MIMDLLBRDATA59 input)
			(pin MIMDLLBRDATA58 input)
			(pin MIMDLLBRDATA57 input)
			(pin MIMDLLBRDATA56 input)
			(pin MIMDLLBRDATA55 input)
			(pin MIMDLLBRDATA54 input)
			(pin MIMDLLBRDATA53 input)
			(pin MIMDLLBRDATA52 input)
			(pin MIMDLLBRDATA51 input)
			(pin MIMDLLBRDATA50 input)
			(pin MIMDLLBRDATA49 input)
			(pin MIMDLLBRDATA48 input)
			(pin MIMDLLBRDATA47 input)
			(pin MIMDLLBRDATA46 input)
			(pin MIMDLLBRDATA45 input)
			(pin MIMDLLBRDATA44 input)
			(pin MIMDLLBRDATA43 input)
			(pin MIMDLLBRDATA42 input)
			(pin MIMDLLBRDATA41 input)
			(pin MIMDLLBRDATA40 input)
			(pin MIMDLLBRDATA39 input)
			(pin MIMDLLBRDATA38 input)
			(pin MIMDLLBRDATA37 input)
			(pin MIMDLLBRDATA36 input)
			(pin MIMDLLBRDATA35 input)
			(pin MIMDLLBRDATA34 input)
			(pin MIMDLLBRDATA33 input)
			(pin MIMDLLBRDATA32 input)
			(pin MIMDLLBRDATA31 input)
			(pin MIMDLLBRDATA30 input)
			(pin MIMDLLBRDATA29 input)
			(pin MIMDLLBRDATA28 input)
			(pin MIMDLLBRDATA27 input)
			(pin MIMDLLBRDATA26 input)
			(pin MIMDLLBRDATA25 input)
			(pin MIMDLLBRDATA24 input)
			(pin MIMDLLBRDATA23 input)
			(pin MIMDLLBRDATA22 input)
			(pin MIMDLLBRDATA21 input)
			(pin MIMDLLBRDATA20 input)
			(pin MIMDLLBRDATA19 input)
			(pin MIMDLLBRDATA18 input)
			(pin MIMDLLBRDATA17 input)
			(pin MIMDLLBRDATA16 input)
			(pin MIMDLLBRDATA15 input)
			(pin MIMDLLBRDATA14 input)
			(pin MIMDLLBRDATA13 input)
			(pin MIMDLLBRDATA12 input)
			(pin MIMDLLBRDATA11 input)
			(pin MIMDLLBRDATA10 input)
			(pin MIMDLLBRDATA9 input)
			(pin MIMDLLBRDATA8 input)
			(pin MIMDLLBRDATA7 input)
			(pin MIMDLLBRDATA6 input)
			(pin MIMDLLBRDATA5 input)
			(pin MIMDLLBRDATA4 input)
			(pin MIMDLLBRDATA3 input)
			(pin MIMDLLBRDATA2 input)
			(pin MIMDLLBRDATA1 input)
			(pin MIMDLLBRDATA0 input)
			(pin MIMDLLBRADD11 output)
			(pin MIMDLLBRADD10 output)
			(pin MIMDLLBRADD9 output)
			(pin MIMDLLBRADD8 output)
			(pin MIMDLLBRADD7 output)
			(pin MIMDLLBRADD6 output)
			(pin MIMDLLBRADD5 output)
			(pin MIMDLLBRADD4 output)
			(pin MIMDLLBRADD3 output)
			(pin MIMDLLBRADD2 output)
			(pin MIMDLLBRADD1 output)
			(pin MIMDLLBRADD0 output)
			(pin MGMTWREN input)
			(pin MGMTWDATA31 input)
			(pin MGMTWDATA30 input)
			(pin MGMTWDATA29 input)
			(pin MGMTWDATA28 input)
			(pin MGMTWDATA27 input)
			(pin MGMTWDATA26 input)
			(pin MGMTWDATA25 input)
			(pin MGMTWDATA24 input)
			(pin MGMTWDATA23 input)
			(pin MGMTWDATA22 input)
			(pin MGMTWDATA21 input)
			(pin MGMTWDATA20 input)
			(pin MGMTWDATA19 input)
			(pin MGMTWDATA18 input)
			(pin MGMTWDATA17 input)
			(pin MGMTWDATA16 input)
			(pin MGMTWDATA15 input)
			(pin MGMTWDATA14 input)
			(pin MGMTWDATA13 input)
			(pin MGMTWDATA12 input)
			(pin MGMTWDATA11 input)
			(pin MGMTWDATA10 input)
			(pin MGMTWDATA9 input)
			(pin MGMTWDATA8 input)
			(pin MGMTWDATA7 input)
			(pin MGMTWDATA6 input)
			(pin MGMTWDATA5 input)
			(pin MGMTWDATA4 input)
			(pin MGMTWDATA3 input)
			(pin MGMTWDATA2 input)
			(pin MGMTWDATA1 input)
			(pin MGMTWDATA0 input)
			(pin MGMTSTATSCREDITSEL6 input)
			(pin MGMTSTATSCREDITSEL5 input)
			(pin MGMTSTATSCREDITSEL4 input)
			(pin MGMTSTATSCREDITSEL3 input)
			(pin MGMTSTATSCREDITSEL2 input)
			(pin MGMTSTATSCREDITSEL1 input)
			(pin MGMTSTATSCREDITSEL0 input)
			(pin MGMTSTATSCREDIT11 output)
			(pin MGMTSTATSCREDIT10 output)
			(pin MGMTSTATSCREDIT9 output)
			(pin MGMTSTATSCREDIT8 output)
			(pin MGMTSTATSCREDIT7 output)
			(pin MGMTSTATSCREDIT6 output)
			(pin MGMTSTATSCREDIT5 output)
			(pin MGMTSTATSCREDIT4 output)
			(pin MGMTSTATSCREDIT3 output)
			(pin MGMTSTATSCREDIT2 output)
			(pin MGMTSTATSCREDIT1 output)
			(pin MGMTSTATSCREDIT0 output)
			(pin MGMTRDEN input)
			(pin MGMTRDATA31 output)
			(pin MGMTRDATA30 output)
			(pin MGMTRDATA29 output)
			(pin MGMTRDATA28 output)
			(pin MGMTRDATA27 output)
			(pin MGMTRDATA26 output)
			(pin MGMTRDATA25 output)
			(pin MGMTRDATA24 output)
			(pin MGMTRDATA23 output)
			(pin MGMTRDATA22 output)
			(pin MGMTRDATA21 output)
			(pin MGMTRDATA20 output)
			(pin MGMTRDATA19 output)
			(pin MGMTRDATA18 output)
			(pin MGMTRDATA17 output)
			(pin MGMTRDATA16 output)
			(pin MGMTRDATA15 output)
			(pin MGMTRDATA14 output)
			(pin MGMTRDATA13 output)
			(pin MGMTRDATA12 output)
			(pin MGMTRDATA11 output)
			(pin MGMTRDATA10 output)
			(pin MGMTRDATA9 output)
			(pin MGMTRDATA8 output)
			(pin MGMTRDATA7 output)
			(pin MGMTRDATA6 output)
			(pin MGMTRDATA5 output)
			(pin MGMTRDATA4 output)
			(pin MGMTRDATA3 output)
			(pin MGMTRDATA2 output)
			(pin MGMTRDATA1 output)
			(pin MGMTRDATA0 output)
			(pin MGMTPSO16 output)
			(pin MGMTPSO15 output)
			(pin MGMTPSO14 output)
			(pin MGMTPSO13 output)
			(pin MGMTPSO12 output)
			(pin MGMTPSO11 output)
			(pin MGMTPSO10 output)
			(pin MGMTPSO9 output)
			(pin MGMTPSO8 output)
			(pin MGMTPSO7 output)
			(pin MGMTPSO6 output)
			(pin MGMTPSO5 output)
			(pin MGMTPSO4 output)
			(pin MGMTPSO3 output)
			(pin MGMTPSO2 output)
			(pin MGMTPSO1 output)
			(pin MGMTPSO0 output)
			(pin MGMTBWREN3 input)
			(pin MGMTBWREN2 input)
			(pin MGMTBWREN1 input)
			(pin MGMTBWREN0 input)
			(pin MGMTADDR10 input)
			(pin MGMTADDR9 input)
			(pin MGMTADDR8 input)
			(pin MGMTADDR7 input)
			(pin MGMTADDR6 input)
			(pin MGMTADDR5 input)
			(pin MGMTADDR4 input)
			(pin MGMTADDR3 input)
			(pin MGMTADDR2 input)
			(pin MGMTADDR1 input)
			(pin MGMTADDR0 input)
			(pin MAINPOWER input)
			(pin LLKTXSRCRDYN input)
			(pin LLKTXSRCDSCN input)
			(pin LLKTXSOPN input)
			(pin LLKTXSOFN input)
			(pin LLKTXEOPN input)
			(pin LLKTXEOFN input)
			(pin LLKTXENABLEN1 input)
			(pin LLKTXENABLEN0 input)
			(pin LLKTXDSTRDYN output)
			(pin LLKTXDATA63 input)
			(pin LLKTXDATA62 input)
			(pin LLKTXDATA61 input)
			(pin LLKTXDATA60 input)
			(pin LLKTXDATA59 input)
			(pin LLKTXDATA58 input)
			(pin LLKTXDATA57 input)
			(pin LLKTXDATA56 input)
			(pin LLKTXDATA55 input)
			(pin LLKTXDATA54 input)
			(pin LLKTXDATA53 input)
			(pin LLKTXDATA52 input)
			(pin LLKTXDATA51 input)
			(pin LLKTXDATA50 input)
			(pin LLKTXDATA49 input)
			(pin LLKTXDATA48 input)
			(pin LLKTXDATA47 input)
			(pin LLKTXDATA46 input)
			(pin LLKTXDATA45 input)
			(pin LLKTXDATA44 input)
			(pin LLKTXDATA43 input)
			(pin LLKTXDATA42 input)
			(pin LLKTXDATA41 input)
			(pin LLKTXDATA40 input)
			(pin LLKTXDATA39 input)
			(pin LLKTXDATA38 input)
			(pin LLKTXDATA37 input)
			(pin LLKTXDATA36 input)
			(pin LLKTXDATA35 input)
			(pin LLKTXDATA34 input)
			(pin LLKTXDATA33 input)
			(pin LLKTXDATA32 input)
			(pin LLKTXDATA31 input)
			(pin LLKTXDATA30 input)
			(pin LLKTXDATA29 input)
			(pin LLKTXDATA28 input)
			(pin LLKTXDATA27 input)
			(pin LLKTXDATA26 input)
			(pin LLKTXDATA25 input)
			(pin LLKTXDATA24 input)
			(pin LLKTXDATA23 input)
			(pin LLKTXDATA22 input)
			(pin LLKTXDATA21 input)
			(pin LLKTXDATA20 input)
			(pin LLKTXDATA19 input)
			(pin LLKTXDATA18 input)
			(pin LLKTXDATA17 input)
			(pin LLKTXDATA16 input)
			(pin LLKTXDATA15 input)
			(pin LLKTXDATA14 input)
			(pin LLKTXDATA13 input)
			(pin LLKTXDATA12 input)
			(pin LLKTXDATA11 input)
			(pin LLKTXDATA10 input)
			(pin LLKTXDATA9 input)
			(pin LLKTXDATA8 input)
			(pin LLKTXDATA7 input)
			(pin LLKTXDATA6 input)
			(pin LLKTXDATA5 input)
			(pin LLKTXDATA4 input)
			(pin LLKTXDATA3 input)
			(pin LLKTXDATA2 input)
			(pin LLKTXDATA1 input)
			(pin LLKTXDATA0 input)
			(pin LLKTXCREATEECRCN input)
			(pin LLKTXCONFIGREADYN output)
			(pin LLKTXCOMPLETEN input)
			(pin LLKTXCHTC2 input)
			(pin LLKTXCHTC1 input)
			(pin LLKTXCHTC0 input)
			(pin LLKTXCHPOSTEDREADYN7 output)
			(pin LLKTXCHPOSTEDREADYN6 output)
			(pin LLKTXCHPOSTEDREADYN5 output)
			(pin LLKTXCHPOSTEDREADYN4 output)
			(pin LLKTXCHPOSTEDREADYN3 output)
			(pin LLKTXCHPOSTEDREADYN2 output)
			(pin LLKTXCHPOSTEDREADYN1 output)
			(pin LLKTXCHPOSTEDREADYN0 output)
			(pin LLKTXCHNONPOSTEDREADYN7 output)
			(pin LLKTXCHNONPOSTEDREADYN6 output)
			(pin LLKTXCHNONPOSTEDREADYN5 output)
			(pin LLKTXCHNONPOSTEDREADYN4 output)
			(pin LLKTXCHNONPOSTEDREADYN3 output)
			(pin LLKTXCHNONPOSTEDREADYN2 output)
			(pin LLKTXCHNONPOSTEDREADYN1 output)
			(pin LLKTXCHNONPOSTEDREADYN0 output)
			(pin LLKTXCHFIFO1 input)
			(pin LLKTXCHFIFO0 input)
			(pin LLKTXCHCOMPLETIONREADYN7 output)
			(pin LLKTXCHCOMPLETIONREADYN6 output)
			(pin LLKTXCHCOMPLETIONREADYN5 output)
			(pin LLKTXCHCOMPLETIONREADYN4 output)
			(pin LLKTXCHCOMPLETIONREADYN3 output)
			(pin LLKTXCHCOMPLETIONREADYN2 output)
			(pin LLKTXCHCOMPLETIONREADYN1 output)
			(pin LLKTXCHCOMPLETIONREADYN0 output)
			(pin LLKTXCHANSPACE9 output)
			(pin LLKTXCHANSPACE8 output)
			(pin LLKTXCHANSPACE7 output)
			(pin LLKTXCHANSPACE6 output)
			(pin LLKTXCHANSPACE5 output)
			(pin LLKTXCHANSPACE4 output)
			(pin LLKTXCHANSPACE3 output)
			(pin LLKTXCHANSPACE2 output)
			(pin LLKTXCHANSPACE1 output)
			(pin LLKTXCHANSPACE0 output)
			(pin LLKTX4DWHEADERN input)
			(pin LLKTCSTATUS7 output)
			(pin LLKTCSTATUS6 output)
			(pin LLKTCSTATUS5 output)
			(pin LLKTCSTATUS4 output)
			(pin LLKTCSTATUS3 output)
			(pin LLKTCSTATUS2 output)
			(pin LLKTCSTATUS1 output)
			(pin LLKTCSTATUS0 output)
			(pin LLKRXVALIDN1 output)
			(pin LLKRXVALIDN0 output)
			(pin LLKRXSRCRDYN output)
			(pin LLKRXSRCLASTREQN output)
			(pin LLKRXSRCDSCN output)
			(pin LLKRXSOPN output)
			(pin LLKRXSOFN output)
			(pin LLKRXPREFERREDTYPE15 output)
			(pin LLKRXPREFERREDTYPE14 output)
			(pin LLKRXPREFERREDTYPE13 output)
			(pin LLKRXPREFERREDTYPE12 output)
			(pin LLKRXPREFERREDTYPE11 output)
			(pin LLKRXPREFERREDTYPE10 output)
			(pin LLKRXPREFERREDTYPE9 output)
			(pin LLKRXPREFERREDTYPE8 output)
			(pin LLKRXPREFERREDTYPE7 output)
			(pin LLKRXPREFERREDTYPE6 output)
			(pin LLKRXPREFERREDTYPE5 output)
			(pin LLKRXPREFERREDTYPE4 output)
			(pin LLKRXPREFERREDTYPE3 output)
			(pin LLKRXPREFERREDTYPE2 output)
			(pin LLKRXPREFERREDTYPE1 output)
			(pin LLKRXPREFERREDTYPE0 output)
			(pin LLKRXEOPN output)
			(pin LLKRXEOFN output)
			(pin LLKRXECRCBADN output)
			(pin LLKRXDSTREQN input)
			(pin LLKRXDSTCONTREQN input)
			(pin LLKRXDATA63 output)
			(pin LLKRXDATA62 output)
			(pin LLKRXDATA61 output)
			(pin LLKRXDATA60 output)
			(pin LLKRXDATA59 output)
			(pin LLKRXDATA58 output)
			(pin LLKRXDATA57 output)
			(pin LLKRXDATA56 output)
			(pin LLKRXDATA55 output)
			(pin LLKRXDATA54 output)
			(pin LLKRXDATA53 output)
			(pin LLKRXDATA52 output)
			(pin LLKRXDATA51 output)
			(pin LLKRXDATA50 output)
			(pin LLKRXDATA49 output)
			(pin LLKRXDATA48 output)
			(pin LLKRXDATA47 output)
			(pin LLKRXDATA46 output)
			(pin LLKRXDATA45 output)
			(pin LLKRXDATA44 output)
			(pin LLKRXDATA43 output)
			(pin LLKRXDATA42 output)
			(pin LLKRXDATA41 output)
			(pin LLKRXDATA40 output)
			(pin LLKRXDATA39 output)
			(pin LLKRXDATA38 output)
			(pin LLKRXDATA37 output)
			(pin LLKRXDATA36 output)
			(pin LLKRXDATA35 output)
			(pin LLKRXDATA34 output)
			(pin LLKRXDATA33 output)
			(pin LLKRXDATA32 output)
			(pin LLKRXDATA31 output)
			(pin LLKRXDATA30 output)
			(pin LLKRXDATA29 output)
			(pin LLKRXDATA28 output)
			(pin LLKRXDATA27 output)
			(pin LLKRXDATA26 output)
			(pin LLKRXDATA25 output)
			(pin LLKRXDATA24 output)
			(pin LLKRXDATA23 output)
			(pin LLKRXDATA22 output)
			(pin LLKRXDATA21 output)
			(pin LLKRXDATA20 output)
			(pin LLKRXDATA19 output)
			(pin LLKRXDATA18 output)
			(pin LLKRXDATA17 output)
			(pin LLKRXDATA16 output)
			(pin LLKRXDATA15 output)
			(pin LLKRXDATA14 output)
			(pin LLKRXDATA13 output)
			(pin LLKRXDATA12 output)
			(pin LLKRXDATA11 output)
			(pin LLKRXDATA10 output)
			(pin LLKRXDATA9 output)
			(pin LLKRXDATA8 output)
			(pin LLKRXDATA7 output)
			(pin LLKRXDATA6 output)
			(pin LLKRXDATA5 output)
			(pin LLKRXDATA4 output)
			(pin LLKRXDATA3 output)
			(pin LLKRXDATA2 output)
			(pin LLKRXDATA1 output)
			(pin LLKRXDATA0 output)
			(pin LLKRXCHTC2 input)
			(pin LLKRXCHTC1 input)
			(pin LLKRXCHTC0 input)
			(pin LLKRXCHPOSTEDPARTIALN7 output)
			(pin LLKRXCHPOSTEDPARTIALN6 output)
			(pin LLKRXCHPOSTEDPARTIALN5 output)
			(pin LLKRXCHPOSTEDPARTIALN4 output)
			(pin LLKRXCHPOSTEDPARTIALN3 output)
			(pin LLKRXCHPOSTEDPARTIALN2 output)
			(pin LLKRXCHPOSTEDPARTIALN1 output)
			(pin LLKRXCHPOSTEDPARTIALN0 output)
			(pin LLKRXCHPOSTEDAVAILABLEN7 output)
			(pin LLKRXCHPOSTEDAVAILABLEN6 output)
			(pin LLKRXCHPOSTEDAVAILABLEN5 output)
			(pin LLKRXCHPOSTEDAVAILABLEN4 output)
			(pin LLKRXCHPOSTEDAVAILABLEN3 output)
			(pin LLKRXCHPOSTEDAVAILABLEN2 output)
			(pin LLKRXCHPOSTEDAVAILABLEN1 output)
			(pin LLKRXCHPOSTEDAVAILABLEN0 output)
			(pin LLKRXCHNONPOSTEDPARTIALN7 output)
			(pin LLKRXCHNONPOSTEDPARTIALN6 output)
			(pin LLKRXCHNONPOSTEDPARTIALN5 output)
			(pin LLKRXCHNONPOSTEDPARTIALN4 output)
			(pin LLKRXCHNONPOSTEDPARTIALN3 output)
			(pin LLKRXCHNONPOSTEDPARTIALN2 output)
			(pin LLKRXCHNONPOSTEDPARTIALN1 output)
			(pin LLKRXCHNONPOSTEDPARTIALN0 output)
			(pin LLKRXCHNONPOSTEDAVAILABLEN7 output)
			(pin LLKRXCHNONPOSTEDAVAILABLEN6 output)
			(pin LLKRXCHNONPOSTEDAVAILABLEN5 output)
			(pin LLKRXCHNONPOSTEDAVAILABLEN4 output)
			(pin LLKRXCHNONPOSTEDAVAILABLEN3 output)
			(pin LLKRXCHNONPOSTEDAVAILABLEN2 output)
			(pin LLKRXCHNONPOSTEDAVAILABLEN1 output)
			(pin LLKRXCHNONPOSTEDAVAILABLEN0 output)
			(pin LLKRXCHFIFO1 input)
			(pin LLKRXCHFIFO0 input)
			(pin LLKRXCHCONFIGPARTIALN output)
			(pin LLKRXCHCONFIGAVAILABLEN output)
			(pin LLKRXCHCOMPLETIONPARTIALN7 output)
			(pin LLKRXCHCOMPLETIONPARTIALN6 output)
			(pin LLKRXCHCOMPLETIONPARTIALN5 output)
			(pin LLKRXCHCOMPLETIONPARTIALN4 output)
			(pin LLKRXCHCOMPLETIONPARTIALN3 output)
			(pin LLKRXCHCOMPLETIONPARTIALN2 output)
			(pin LLKRXCHCOMPLETIONPARTIALN1 output)
			(pin LLKRXCHCOMPLETIONPARTIALN0 output)
			(pin LLKRXCHCOMPLETIONAVAILABLEN7 output)
			(pin LLKRXCHCOMPLETIONAVAILABLEN6 output)
			(pin LLKRXCHCOMPLETIONAVAILABLEN5 output)
			(pin LLKRXCHCOMPLETIONAVAILABLEN4 output)
			(pin LLKRXCHCOMPLETIONAVAILABLEN3 output)
			(pin LLKRXCHCOMPLETIONAVAILABLEN2 output)
			(pin LLKRXCHCOMPLETIONAVAILABLEN1 output)
			(pin LLKRXCHCOMPLETIONAVAILABLEN0 output)
			(pin LLKRX4DWHEADERN output)
			(pin L0WAKEN input)
			(pin L0VC0PREVIEWEXPAND input)
			(pin L0UPSTREAMRXPORTINL0S input)
			(pin L0UNLOCKRECEIVED output)
			(pin L0UCORDFOUND3 output)
			(pin L0UCORDFOUND2 output)
			(pin L0UCORDFOUND1 output)
			(pin L0UCORDFOUND0 output)
			(pin L0UCBYPFOUND3 output)
			(pin L0UCBYPFOUND2 output)
			(pin L0UCBYPFOUND1 output)
			(pin L0UCBYPFOUND0 output)
			(pin L0TXTLTLPWIDTH input)
			(pin L0TXTLTLPREQEND input)
			(pin L0TXTLTLPREQ input)
			(pin L0TXTLTLPLATENCY3 input)
			(pin L0TXTLTLPLATENCY2 input)
			(pin L0TXTLTLPLATENCY1 input)
			(pin L0TXTLTLPLATENCY0 input)
			(pin L0TXTLTLPEND1 input)
			(pin L0TXTLTLPEND0 input)
			(pin L0TXTLTLPENABLE1 input)
			(pin L0TXTLTLPENABLE0 input)
			(pin L0TXTLTLPEDB input)
			(pin L0TXTLTLPDATA63 input)
			(pin L0TXTLTLPDATA62 input)
			(pin L0TXTLTLPDATA61 input)
			(pin L0TXTLTLPDATA60 input)
			(pin L0TXTLTLPDATA59 input)
			(pin L0TXTLTLPDATA58 input)
			(pin L0TXTLTLPDATA57 input)
			(pin L0TXTLTLPDATA56 input)
			(pin L0TXTLTLPDATA55 input)
			(pin L0TXTLTLPDATA54 input)
			(pin L0TXTLTLPDATA53 input)
			(pin L0TXTLTLPDATA52 input)
			(pin L0TXTLTLPDATA51 input)
			(pin L0TXTLTLPDATA50 input)
			(pin L0TXTLTLPDATA49 input)
			(pin L0TXTLTLPDATA48 input)
			(pin L0TXTLTLPDATA47 input)
			(pin L0TXTLTLPDATA46 input)
			(pin L0TXTLTLPDATA45 input)
			(pin L0TXTLTLPDATA44 input)
			(pin L0TXTLTLPDATA43 input)
			(pin L0TXTLTLPDATA42 input)
			(pin L0TXTLTLPDATA41 input)
			(pin L0TXTLTLPDATA40 input)
			(pin L0TXTLTLPDATA39 input)
			(pin L0TXTLTLPDATA38 input)
			(pin L0TXTLTLPDATA37 input)
			(pin L0TXTLTLPDATA36 input)
			(pin L0TXTLTLPDATA35 input)
			(pin L0TXTLTLPDATA34 input)
			(pin L0TXTLTLPDATA33 input)
			(pin L0TXTLTLPDATA32 input)
			(pin L0TXTLTLPDATA31 input)
			(pin L0TXTLTLPDATA30 input)
			(pin L0TXTLTLPDATA29 input)
			(pin L0TXTLTLPDATA28 input)
			(pin L0TXTLTLPDATA27 input)
			(pin L0TXTLTLPDATA26 input)
			(pin L0TXTLTLPDATA25 input)
			(pin L0TXTLTLPDATA24 input)
			(pin L0TXTLTLPDATA23 input)
			(pin L0TXTLTLPDATA22 input)
			(pin L0TXTLTLPDATA21 input)
			(pin L0TXTLTLPDATA20 input)
			(pin L0TXTLTLPDATA19 input)
			(pin L0TXTLTLPDATA18 input)
			(pin L0TXTLTLPDATA17 input)
			(pin L0TXTLTLPDATA16 input)
			(pin L0TXTLTLPDATA15 input)
			(pin L0TXTLTLPDATA14 input)
			(pin L0TXTLTLPDATA13 input)
			(pin L0TXTLTLPDATA12 input)
			(pin L0TXTLTLPDATA11 input)
			(pin L0TXTLTLPDATA10 input)
			(pin L0TXTLTLPDATA9 input)
			(pin L0TXTLTLPDATA8 input)
			(pin L0TXTLTLPDATA7 input)
			(pin L0TXTLTLPDATA6 input)
			(pin L0TXTLTLPDATA5 input)
			(pin L0TXTLTLPDATA4 input)
			(pin L0TXTLTLPDATA3 input)
			(pin L0TXTLTLPDATA2 input)
			(pin L0TXTLTLPDATA1 input)
			(pin L0TXTLTLPDATA0 input)
			(pin L0TXTLSBFCUPDATE input)
			(pin L0TXTLSBFCDATA18 input)
			(pin L0TXTLSBFCDATA17 input)
			(pin L0TXTLSBFCDATA16 input)
			(pin L0TXTLSBFCDATA15 input)
			(pin L0TXTLSBFCDATA14 input)
			(pin L0TXTLSBFCDATA13 input)
			(pin L0TXTLSBFCDATA12 input)
			(pin L0TXTLSBFCDATA11 input)
			(pin L0TXTLSBFCDATA10 input)
			(pin L0TXTLSBFCDATA9 input)
			(pin L0TXTLSBFCDATA8 input)
			(pin L0TXTLSBFCDATA7 input)
			(pin L0TXTLSBFCDATA6 input)
			(pin L0TXTLSBFCDATA5 input)
			(pin L0TXTLSBFCDATA4 input)
			(pin L0TXTLSBFCDATA3 input)
			(pin L0TXTLSBFCDATA2 input)
			(pin L0TXTLSBFCDATA1 input)
			(pin L0TXTLSBFCDATA0 input)
			(pin L0TXTLFCPOSTORDUPDATE15 input)
			(pin L0TXTLFCPOSTORDUPDATE14 input)
			(pin L0TXTLFCPOSTORDUPDATE13 input)
			(pin L0TXTLFCPOSTORDUPDATE12 input)
			(pin L0TXTLFCPOSTORDUPDATE11 input)
			(pin L0TXTLFCPOSTORDUPDATE10 input)
			(pin L0TXTLFCPOSTORDUPDATE9 input)
			(pin L0TXTLFCPOSTORDUPDATE8 input)
			(pin L0TXTLFCPOSTORDUPDATE7 input)
			(pin L0TXTLFCPOSTORDUPDATE6 input)
			(pin L0TXTLFCPOSTORDUPDATE5 input)
			(pin L0TXTLFCPOSTORDUPDATE4 input)
			(pin L0TXTLFCPOSTORDUPDATE3 input)
			(pin L0TXTLFCPOSTORDUPDATE2 input)
			(pin L0TXTLFCPOSTORDUPDATE1 input)
			(pin L0TXTLFCPOSTORDUPDATE0 input)
			(pin L0TXTLFCPOSTORDCRED159 input)
			(pin L0TXTLFCPOSTORDCRED158 input)
			(pin L0TXTLFCPOSTORDCRED157 input)
			(pin L0TXTLFCPOSTORDCRED156 input)
			(pin L0TXTLFCPOSTORDCRED155 input)
			(pin L0TXTLFCPOSTORDCRED154 input)
			(pin L0TXTLFCPOSTORDCRED153 input)
			(pin L0TXTLFCPOSTORDCRED152 input)
			(pin L0TXTLFCPOSTORDCRED151 input)
			(pin L0TXTLFCPOSTORDCRED150 input)
			(pin L0TXTLFCPOSTORDCRED149 input)
			(pin L0TXTLFCPOSTORDCRED148 input)
			(pin L0TXTLFCPOSTORDCRED147 input)
			(pin L0TXTLFCPOSTORDCRED146 input)
			(pin L0TXTLFCPOSTORDCRED145 input)
			(pin L0TXTLFCPOSTORDCRED144 input)
			(pin L0TXTLFCPOSTORDCRED143 input)
			(pin L0TXTLFCPOSTORDCRED142 input)
			(pin L0TXTLFCPOSTORDCRED141 input)
			(pin L0TXTLFCPOSTORDCRED140 input)
			(pin L0TXTLFCPOSTORDCRED139 input)
			(pin L0TXTLFCPOSTORDCRED138 input)
			(pin L0TXTLFCPOSTORDCRED137 input)
			(pin L0TXTLFCPOSTORDCRED136 input)
			(pin L0TXTLFCPOSTORDCRED135 input)
			(pin L0TXTLFCPOSTORDCRED134 input)
			(pin L0TXTLFCPOSTORDCRED133 input)
			(pin L0TXTLFCPOSTORDCRED132 input)
			(pin L0TXTLFCPOSTORDCRED131 input)
			(pin L0TXTLFCPOSTORDCRED130 input)
			(pin L0TXTLFCPOSTORDCRED129 input)
			(pin L0TXTLFCPOSTORDCRED128 input)
			(pin L0TXTLFCPOSTORDCRED127 input)
			(pin L0TXTLFCPOSTORDCRED126 input)
			(pin L0TXTLFCPOSTORDCRED125 input)
			(pin L0TXTLFCPOSTORDCRED124 input)
			(pin L0TXTLFCPOSTORDCRED123 input)
			(pin L0TXTLFCPOSTORDCRED122 input)
			(pin L0TXTLFCPOSTORDCRED121 input)
			(pin L0TXTLFCPOSTORDCRED120 input)
			(pin L0TXTLFCPOSTORDCRED119 input)
			(pin L0TXTLFCPOSTORDCRED118 input)
			(pin L0TXTLFCPOSTORDCRED117 input)
			(pin L0TXTLFCPOSTORDCRED116 input)
			(pin L0TXTLFCPOSTORDCRED115 input)
			(pin L0TXTLFCPOSTORDCRED114 input)
			(pin L0TXTLFCPOSTORDCRED113 input)
			(pin L0TXTLFCPOSTORDCRED112 input)
			(pin L0TXTLFCPOSTORDCRED111 input)
			(pin L0TXTLFCPOSTORDCRED110 input)
			(pin L0TXTLFCPOSTORDCRED109 input)
			(pin L0TXTLFCPOSTORDCRED108 input)
			(pin L0TXTLFCPOSTORDCRED107 input)
			(pin L0TXTLFCPOSTORDCRED106 input)
			(pin L0TXTLFCPOSTORDCRED105 input)
			(pin L0TXTLFCPOSTORDCRED104 input)
			(pin L0TXTLFCPOSTORDCRED103 input)
			(pin L0TXTLFCPOSTORDCRED102 input)
			(pin L0TXTLFCPOSTORDCRED101 input)
			(pin L0TXTLFCPOSTORDCRED100 input)
			(pin L0TXTLFCPOSTORDCRED99 input)
			(pin L0TXTLFCPOSTORDCRED98 input)
			(pin L0TXTLFCPOSTORDCRED97 input)
			(pin L0TXTLFCPOSTORDCRED96 input)
			(pin L0TXTLFCPOSTORDCRED95 input)
			(pin L0TXTLFCPOSTORDCRED94 input)
			(pin L0TXTLFCPOSTORDCRED93 input)
			(pin L0TXTLFCPOSTORDCRED92 input)
			(pin L0TXTLFCPOSTORDCRED91 input)
			(pin L0TXTLFCPOSTORDCRED90 input)
			(pin L0TXTLFCPOSTORDCRED89 input)
			(pin L0TXTLFCPOSTORDCRED88 input)
			(pin L0TXTLFCPOSTORDCRED87 input)
			(pin L0TXTLFCPOSTORDCRED86 input)
			(pin L0TXTLFCPOSTORDCRED85 input)
			(pin L0TXTLFCPOSTORDCRED84 input)
			(pin L0TXTLFCPOSTORDCRED83 input)
			(pin L0TXTLFCPOSTORDCRED82 input)
			(pin L0TXTLFCPOSTORDCRED81 input)
			(pin L0TXTLFCPOSTORDCRED80 input)
			(pin L0TXTLFCPOSTORDCRED79 input)
			(pin L0TXTLFCPOSTORDCRED78 input)
			(pin L0TXTLFCPOSTORDCRED77 input)
			(pin L0TXTLFCPOSTORDCRED76 input)
			(pin L0TXTLFCPOSTORDCRED75 input)
			(pin L0TXTLFCPOSTORDCRED74 input)
			(pin L0TXTLFCPOSTORDCRED73 input)
			(pin L0TXTLFCPOSTORDCRED72 input)
			(pin L0TXTLFCPOSTORDCRED71 input)
			(pin L0TXTLFCPOSTORDCRED70 input)
			(pin L0TXTLFCPOSTORDCRED69 input)
			(pin L0TXTLFCPOSTORDCRED68 input)
			(pin L0TXTLFCPOSTORDCRED67 input)
			(pin L0TXTLFCPOSTORDCRED66 input)
			(pin L0TXTLFCPOSTORDCRED65 input)
			(pin L0TXTLFCPOSTORDCRED64 input)
			(pin L0TXTLFCPOSTORDCRED63 input)
			(pin L0TXTLFCPOSTORDCRED62 input)
			(pin L0TXTLFCPOSTORDCRED61 input)
			(pin L0TXTLFCPOSTORDCRED60 input)
			(pin L0TXTLFCPOSTORDCRED59 input)
			(pin L0TXTLFCPOSTORDCRED58 input)
			(pin L0TXTLFCPOSTORDCRED57 input)
			(pin L0TXTLFCPOSTORDCRED56 input)
			(pin L0TXTLFCPOSTORDCRED55 input)
			(pin L0TXTLFCPOSTORDCRED54 input)
			(pin L0TXTLFCPOSTORDCRED53 input)
			(pin L0TXTLFCPOSTORDCRED52 input)
			(pin L0TXTLFCPOSTORDCRED51 input)
			(pin L0TXTLFCPOSTORDCRED50 input)
			(pin L0TXTLFCPOSTORDCRED49 input)
			(pin L0TXTLFCPOSTORDCRED48 input)
			(pin L0TXTLFCPOSTORDCRED47 input)
			(pin L0TXTLFCPOSTORDCRED46 input)
			(pin L0TXTLFCPOSTORDCRED45 input)
			(pin L0TXTLFCPOSTORDCRED44 input)
			(pin L0TXTLFCPOSTORDCRED43 input)
			(pin L0TXTLFCPOSTORDCRED42 input)
			(pin L0TXTLFCPOSTORDCRED41 input)
			(pin L0TXTLFCPOSTORDCRED40 input)
			(pin L0TXTLFCPOSTORDCRED39 input)
			(pin L0TXTLFCPOSTORDCRED38 input)
			(pin L0TXTLFCPOSTORDCRED37 input)
			(pin L0TXTLFCPOSTORDCRED36 input)
			(pin L0TXTLFCPOSTORDCRED35 input)
			(pin L0TXTLFCPOSTORDCRED34 input)
			(pin L0TXTLFCPOSTORDCRED33 input)
			(pin L0TXTLFCPOSTORDCRED32 input)
			(pin L0TXTLFCPOSTORDCRED31 input)
			(pin L0TXTLFCPOSTORDCRED30 input)
			(pin L0TXTLFCPOSTORDCRED29 input)
			(pin L0TXTLFCPOSTORDCRED28 input)
			(pin L0TXTLFCPOSTORDCRED27 input)
			(pin L0TXTLFCPOSTORDCRED26 input)
			(pin L0TXTLFCPOSTORDCRED25 input)
			(pin L0TXTLFCPOSTORDCRED24 input)
			(pin L0TXTLFCPOSTORDCRED23 input)
			(pin L0TXTLFCPOSTORDCRED22 input)
			(pin L0TXTLFCPOSTORDCRED21 input)
			(pin L0TXTLFCPOSTORDCRED20 input)
			(pin L0TXTLFCPOSTORDCRED19 input)
			(pin L0TXTLFCPOSTORDCRED18 input)
			(pin L0TXTLFCPOSTORDCRED17 input)
			(pin L0TXTLFCPOSTORDCRED16 input)
			(pin L0TXTLFCPOSTORDCRED15 input)
			(pin L0TXTLFCPOSTORDCRED14 input)
			(pin L0TXTLFCPOSTORDCRED13 input)
			(pin L0TXTLFCPOSTORDCRED12 input)
			(pin L0TXTLFCPOSTORDCRED11 input)
			(pin L0TXTLFCPOSTORDCRED10 input)
			(pin L0TXTLFCPOSTORDCRED9 input)
			(pin L0TXTLFCPOSTORDCRED8 input)
			(pin L0TXTLFCPOSTORDCRED7 input)
			(pin L0TXTLFCPOSTORDCRED6 input)
			(pin L0TXTLFCPOSTORDCRED5 input)
			(pin L0TXTLFCPOSTORDCRED4 input)
			(pin L0TXTLFCPOSTORDCRED3 input)
			(pin L0TXTLFCPOSTORDCRED2 input)
			(pin L0TXTLFCPOSTORDCRED1 input)
			(pin L0TXTLFCPOSTORDCRED0 input)
			(pin L0TXTLFCNPOSTBYPUPDATE15 input)
			(pin L0TXTLFCNPOSTBYPUPDATE14 input)
			(pin L0TXTLFCNPOSTBYPUPDATE13 input)
			(pin L0TXTLFCNPOSTBYPUPDATE12 input)
			(pin L0TXTLFCNPOSTBYPUPDATE11 input)
			(pin L0TXTLFCNPOSTBYPUPDATE10 input)
			(pin L0TXTLFCNPOSTBYPUPDATE9 input)
			(pin L0TXTLFCNPOSTBYPUPDATE8 input)
			(pin L0TXTLFCNPOSTBYPUPDATE7 input)
			(pin L0TXTLFCNPOSTBYPUPDATE6 input)
			(pin L0TXTLFCNPOSTBYPUPDATE5 input)
			(pin L0TXTLFCNPOSTBYPUPDATE4 input)
			(pin L0TXTLFCNPOSTBYPUPDATE3 input)
			(pin L0TXTLFCNPOSTBYPUPDATE2 input)
			(pin L0TXTLFCNPOSTBYPUPDATE1 input)
			(pin L0TXTLFCNPOSTBYPUPDATE0 input)
			(pin L0TXTLFCNPOSTBYPCRED191 input)
			(pin L0TXTLFCNPOSTBYPCRED190 input)
			(pin L0TXTLFCNPOSTBYPCRED189 input)
			(pin L0TXTLFCNPOSTBYPCRED188 input)
			(pin L0TXTLFCNPOSTBYPCRED187 input)
			(pin L0TXTLFCNPOSTBYPCRED186 input)
			(pin L0TXTLFCNPOSTBYPCRED185 input)
			(pin L0TXTLFCNPOSTBYPCRED184 input)
			(pin L0TXTLFCNPOSTBYPCRED183 input)
			(pin L0TXTLFCNPOSTBYPCRED182 input)
			(pin L0TXTLFCNPOSTBYPCRED181 input)
			(pin L0TXTLFCNPOSTBYPCRED180 input)
			(pin L0TXTLFCNPOSTBYPCRED179 input)
			(pin L0TXTLFCNPOSTBYPCRED178 input)
			(pin L0TXTLFCNPOSTBYPCRED177 input)
			(pin L0TXTLFCNPOSTBYPCRED176 input)
			(pin L0TXTLFCNPOSTBYPCRED175 input)
			(pin L0TXTLFCNPOSTBYPCRED174 input)
			(pin L0TXTLFCNPOSTBYPCRED173 input)
			(pin L0TXTLFCNPOSTBYPCRED172 input)
			(pin L0TXTLFCNPOSTBYPCRED171 input)
			(pin L0TXTLFCNPOSTBYPCRED170 input)
			(pin L0TXTLFCNPOSTBYPCRED169 input)
			(pin L0TXTLFCNPOSTBYPCRED168 input)
			(pin L0TXTLFCNPOSTBYPCRED167 input)
			(pin L0TXTLFCNPOSTBYPCRED166 input)
			(pin L0TXTLFCNPOSTBYPCRED165 input)
			(pin L0TXTLFCNPOSTBYPCRED164 input)
			(pin L0TXTLFCNPOSTBYPCRED163 input)
			(pin L0TXTLFCNPOSTBYPCRED162 input)
			(pin L0TXTLFCNPOSTBYPCRED161 input)
			(pin L0TXTLFCNPOSTBYPCRED160 input)
			(pin L0TXTLFCNPOSTBYPCRED159 input)
			(pin L0TXTLFCNPOSTBYPCRED158 input)
			(pin L0TXTLFCNPOSTBYPCRED157 input)
			(pin L0TXTLFCNPOSTBYPCRED156 input)
			(pin L0TXTLFCNPOSTBYPCRED155 input)
			(pin L0TXTLFCNPOSTBYPCRED154 input)
			(pin L0TXTLFCNPOSTBYPCRED153 input)
			(pin L0TXTLFCNPOSTBYPCRED152 input)
			(pin L0TXTLFCNPOSTBYPCRED151 input)
			(pin L0TXTLFCNPOSTBYPCRED150 input)
			(pin L0TXTLFCNPOSTBYPCRED149 input)
			(pin L0TXTLFCNPOSTBYPCRED148 input)
			(pin L0TXTLFCNPOSTBYPCRED147 input)
			(pin L0TXTLFCNPOSTBYPCRED146 input)
			(pin L0TXTLFCNPOSTBYPCRED145 input)
			(pin L0TXTLFCNPOSTBYPCRED144 input)
			(pin L0TXTLFCNPOSTBYPCRED143 input)
			(pin L0TXTLFCNPOSTBYPCRED142 input)
			(pin L0TXTLFCNPOSTBYPCRED141 input)
			(pin L0TXTLFCNPOSTBYPCRED140 input)
			(pin L0TXTLFCNPOSTBYPCRED139 input)
			(pin L0TXTLFCNPOSTBYPCRED138 input)
			(pin L0TXTLFCNPOSTBYPCRED137 input)
			(pin L0TXTLFCNPOSTBYPCRED136 input)
			(pin L0TXTLFCNPOSTBYPCRED135 input)
			(pin L0TXTLFCNPOSTBYPCRED134 input)
			(pin L0TXTLFCNPOSTBYPCRED133 input)
			(pin L0TXTLFCNPOSTBYPCRED132 input)
			(pin L0TXTLFCNPOSTBYPCRED131 input)
			(pin L0TXTLFCNPOSTBYPCRED130 input)
			(pin L0TXTLFCNPOSTBYPCRED129 input)
			(pin L0TXTLFCNPOSTBYPCRED128 input)
			(pin L0TXTLFCNPOSTBYPCRED127 input)
			(pin L0TXTLFCNPOSTBYPCRED126 input)
			(pin L0TXTLFCNPOSTBYPCRED125 input)
			(pin L0TXTLFCNPOSTBYPCRED124 input)
			(pin L0TXTLFCNPOSTBYPCRED123 input)
			(pin L0TXTLFCNPOSTBYPCRED122 input)
			(pin L0TXTLFCNPOSTBYPCRED121 input)
			(pin L0TXTLFCNPOSTBYPCRED120 input)
			(pin L0TXTLFCNPOSTBYPCRED119 input)
			(pin L0TXTLFCNPOSTBYPCRED118 input)
			(pin L0TXTLFCNPOSTBYPCRED117 input)
			(pin L0TXTLFCNPOSTBYPCRED116 input)
			(pin L0TXTLFCNPOSTBYPCRED115 input)
			(pin L0TXTLFCNPOSTBYPCRED114 input)
			(pin L0TXTLFCNPOSTBYPCRED113 input)
			(pin L0TXTLFCNPOSTBYPCRED112 input)
			(pin L0TXTLFCNPOSTBYPCRED111 input)
			(pin L0TXTLFCNPOSTBYPCRED110 input)
			(pin L0TXTLFCNPOSTBYPCRED109 input)
			(pin L0TXTLFCNPOSTBYPCRED108 input)
			(pin L0TXTLFCNPOSTBYPCRED107 input)
			(pin L0TXTLFCNPOSTBYPCRED106 input)
			(pin L0TXTLFCNPOSTBYPCRED105 input)
			(pin L0TXTLFCNPOSTBYPCRED104 input)
			(pin L0TXTLFCNPOSTBYPCRED103 input)
			(pin L0TXTLFCNPOSTBYPCRED102 input)
			(pin L0TXTLFCNPOSTBYPCRED101 input)
			(pin L0TXTLFCNPOSTBYPCRED100 input)
			(pin L0TXTLFCNPOSTBYPCRED99 input)
			(pin L0TXTLFCNPOSTBYPCRED98 input)
			(pin L0TXTLFCNPOSTBYPCRED97 input)
			(pin L0TXTLFCNPOSTBYPCRED96 input)
			(pin L0TXTLFCNPOSTBYPCRED95 input)
			(pin L0TXTLFCNPOSTBYPCRED94 input)
			(pin L0TXTLFCNPOSTBYPCRED93 input)
			(pin L0TXTLFCNPOSTBYPCRED92 input)
			(pin L0TXTLFCNPOSTBYPCRED91 input)
			(pin L0TXTLFCNPOSTBYPCRED90 input)
			(pin L0TXTLFCNPOSTBYPCRED89 input)
			(pin L0TXTLFCNPOSTBYPCRED88 input)
			(pin L0TXTLFCNPOSTBYPCRED87 input)
			(pin L0TXTLFCNPOSTBYPCRED86 input)
			(pin L0TXTLFCNPOSTBYPCRED85 input)
			(pin L0TXTLFCNPOSTBYPCRED84 input)
			(pin L0TXTLFCNPOSTBYPCRED83 input)
			(pin L0TXTLFCNPOSTBYPCRED82 input)
			(pin L0TXTLFCNPOSTBYPCRED81 input)
			(pin L0TXTLFCNPOSTBYPCRED80 input)
			(pin L0TXTLFCNPOSTBYPCRED79 input)
			(pin L0TXTLFCNPOSTBYPCRED78 input)
			(pin L0TXTLFCNPOSTBYPCRED77 input)
			(pin L0TXTLFCNPOSTBYPCRED76 input)
			(pin L0TXTLFCNPOSTBYPCRED75 input)
			(pin L0TXTLFCNPOSTBYPCRED74 input)
			(pin L0TXTLFCNPOSTBYPCRED73 input)
			(pin L0TXTLFCNPOSTBYPCRED72 input)
			(pin L0TXTLFCNPOSTBYPCRED71 input)
			(pin L0TXTLFCNPOSTBYPCRED70 input)
			(pin L0TXTLFCNPOSTBYPCRED69 input)
			(pin L0TXTLFCNPOSTBYPCRED68 input)
			(pin L0TXTLFCNPOSTBYPCRED67 input)
			(pin L0TXTLFCNPOSTBYPCRED66 input)
			(pin L0TXTLFCNPOSTBYPCRED65 input)
			(pin L0TXTLFCNPOSTBYPCRED64 input)
			(pin L0TXTLFCNPOSTBYPCRED63 input)
			(pin L0TXTLFCNPOSTBYPCRED62 input)
			(pin L0TXTLFCNPOSTBYPCRED61 input)
			(pin L0TXTLFCNPOSTBYPCRED60 input)
			(pin L0TXTLFCNPOSTBYPCRED59 input)
			(pin L0TXTLFCNPOSTBYPCRED58 input)
			(pin L0TXTLFCNPOSTBYPCRED57 input)
			(pin L0TXTLFCNPOSTBYPCRED56 input)
			(pin L0TXTLFCNPOSTBYPCRED55 input)
			(pin L0TXTLFCNPOSTBYPCRED54 input)
			(pin L0TXTLFCNPOSTBYPCRED53 input)
			(pin L0TXTLFCNPOSTBYPCRED52 input)
			(pin L0TXTLFCNPOSTBYPCRED51 input)
			(pin L0TXTLFCNPOSTBYPCRED50 input)
			(pin L0TXTLFCNPOSTBYPCRED49 input)
			(pin L0TXTLFCNPOSTBYPCRED48 input)
			(pin L0TXTLFCNPOSTBYPCRED47 input)
			(pin L0TXTLFCNPOSTBYPCRED46 input)
			(pin L0TXTLFCNPOSTBYPCRED45 input)
			(pin L0TXTLFCNPOSTBYPCRED44 input)
			(pin L0TXTLFCNPOSTBYPCRED43 input)
			(pin L0TXTLFCNPOSTBYPCRED42 input)
			(pin L0TXTLFCNPOSTBYPCRED41 input)
			(pin L0TXTLFCNPOSTBYPCRED40 input)
			(pin L0TXTLFCNPOSTBYPCRED39 input)
			(pin L0TXTLFCNPOSTBYPCRED38 input)
			(pin L0TXTLFCNPOSTBYPCRED37 input)
			(pin L0TXTLFCNPOSTBYPCRED36 input)
			(pin L0TXTLFCNPOSTBYPCRED35 input)
			(pin L0TXTLFCNPOSTBYPCRED34 input)
			(pin L0TXTLFCNPOSTBYPCRED33 input)
			(pin L0TXTLFCNPOSTBYPCRED32 input)
			(pin L0TXTLFCNPOSTBYPCRED31 input)
			(pin L0TXTLFCNPOSTBYPCRED30 input)
			(pin L0TXTLFCNPOSTBYPCRED29 input)
			(pin L0TXTLFCNPOSTBYPCRED28 input)
			(pin L0TXTLFCNPOSTBYPCRED27 input)
			(pin L0TXTLFCNPOSTBYPCRED26 input)
			(pin L0TXTLFCNPOSTBYPCRED25 input)
			(pin L0TXTLFCNPOSTBYPCRED24 input)
			(pin L0TXTLFCNPOSTBYPCRED23 input)
			(pin L0TXTLFCNPOSTBYPCRED22 input)
			(pin L0TXTLFCNPOSTBYPCRED21 input)
			(pin L0TXTLFCNPOSTBYPCRED20 input)
			(pin L0TXTLFCNPOSTBYPCRED19 input)
			(pin L0TXTLFCNPOSTBYPCRED18 input)
			(pin L0TXTLFCNPOSTBYPCRED17 input)
			(pin L0TXTLFCNPOSTBYPCRED16 input)
			(pin L0TXTLFCNPOSTBYPCRED15 input)
			(pin L0TXTLFCNPOSTBYPCRED14 input)
			(pin L0TXTLFCNPOSTBYPCRED13 input)
			(pin L0TXTLFCNPOSTBYPCRED12 input)
			(pin L0TXTLFCNPOSTBYPCRED11 input)
			(pin L0TXTLFCNPOSTBYPCRED10 input)
			(pin L0TXTLFCNPOSTBYPCRED9 input)
			(pin L0TXTLFCNPOSTBYPCRED8 input)
			(pin L0TXTLFCNPOSTBYPCRED7 input)
			(pin L0TXTLFCNPOSTBYPCRED6 input)
			(pin L0TXTLFCNPOSTBYPCRED5 input)
			(pin L0TXTLFCNPOSTBYPCRED4 input)
			(pin L0TXTLFCNPOSTBYPCRED3 input)
			(pin L0TXTLFCNPOSTBYPCRED2 input)
			(pin L0TXTLFCNPOSTBYPCRED1 input)
			(pin L0TXTLFCNPOSTBYPCRED0 input)
			(pin L0TXTLFCCMPLMCUPDATE15 input)
			(pin L0TXTLFCCMPLMCUPDATE14 input)
			(pin L0TXTLFCCMPLMCUPDATE13 input)
			(pin L0TXTLFCCMPLMCUPDATE12 input)
			(pin L0TXTLFCCMPLMCUPDATE11 input)
			(pin L0TXTLFCCMPLMCUPDATE10 input)
			(pin L0TXTLFCCMPLMCUPDATE9 input)
			(pin L0TXTLFCCMPLMCUPDATE8 input)
			(pin L0TXTLFCCMPLMCUPDATE7 input)
			(pin L0TXTLFCCMPLMCUPDATE6 input)
			(pin L0TXTLFCCMPLMCUPDATE5 input)
			(pin L0TXTLFCCMPLMCUPDATE4 input)
			(pin L0TXTLFCCMPLMCUPDATE3 input)
			(pin L0TXTLFCCMPLMCUPDATE2 input)
			(pin L0TXTLFCCMPLMCUPDATE1 input)
			(pin L0TXTLFCCMPLMCUPDATE0 input)
			(pin L0TXTLFCCMPLMCCRED159 input)
			(pin L0TXTLFCCMPLMCCRED158 input)
			(pin L0TXTLFCCMPLMCCRED157 input)
			(pin L0TXTLFCCMPLMCCRED156 input)
			(pin L0TXTLFCCMPLMCCRED155 input)
			(pin L0TXTLFCCMPLMCCRED154 input)
			(pin L0TXTLFCCMPLMCCRED153 input)
			(pin L0TXTLFCCMPLMCCRED152 input)
			(pin L0TXTLFCCMPLMCCRED151 input)
			(pin L0TXTLFCCMPLMCCRED150 input)
			(pin L0TXTLFCCMPLMCCRED149 input)
			(pin L0TXTLFCCMPLMCCRED148 input)
			(pin L0TXTLFCCMPLMCCRED147 input)
			(pin L0TXTLFCCMPLMCCRED146 input)
			(pin L0TXTLFCCMPLMCCRED145 input)
			(pin L0TXTLFCCMPLMCCRED144 input)
			(pin L0TXTLFCCMPLMCCRED143 input)
			(pin L0TXTLFCCMPLMCCRED142 input)
			(pin L0TXTLFCCMPLMCCRED141 input)
			(pin L0TXTLFCCMPLMCCRED140 input)
			(pin L0TXTLFCCMPLMCCRED139 input)
			(pin L0TXTLFCCMPLMCCRED138 input)
			(pin L0TXTLFCCMPLMCCRED137 input)
			(pin L0TXTLFCCMPLMCCRED136 input)
			(pin L0TXTLFCCMPLMCCRED135 input)
			(pin L0TXTLFCCMPLMCCRED134 input)
			(pin L0TXTLFCCMPLMCCRED133 input)
			(pin L0TXTLFCCMPLMCCRED132 input)
			(pin L0TXTLFCCMPLMCCRED131 input)
			(pin L0TXTLFCCMPLMCCRED130 input)
			(pin L0TXTLFCCMPLMCCRED129 input)
			(pin L0TXTLFCCMPLMCCRED128 input)
			(pin L0TXTLFCCMPLMCCRED127 input)
			(pin L0TXTLFCCMPLMCCRED126 input)
			(pin L0TXTLFCCMPLMCCRED125 input)
			(pin L0TXTLFCCMPLMCCRED124 input)
			(pin L0TXTLFCCMPLMCCRED123 input)
			(pin L0TXTLFCCMPLMCCRED122 input)
			(pin L0TXTLFCCMPLMCCRED121 input)
			(pin L0TXTLFCCMPLMCCRED120 input)
			(pin L0TXTLFCCMPLMCCRED119 input)
			(pin L0TXTLFCCMPLMCCRED118 input)
			(pin L0TXTLFCCMPLMCCRED117 input)
			(pin L0TXTLFCCMPLMCCRED116 input)
			(pin L0TXTLFCCMPLMCCRED115 input)
			(pin L0TXTLFCCMPLMCCRED114 input)
			(pin L0TXTLFCCMPLMCCRED113 input)
			(pin L0TXTLFCCMPLMCCRED112 input)
			(pin L0TXTLFCCMPLMCCRED111 input)
			(pin L0TXTLFCCMPLMCCRED110 input)
			(pin L0TXTLFCCMPLMCCRED109 input)
			(pin L0TXTLFCCMPLMCCRED108 input)
			(pin L0TXTLFCCMPLMCCRED107 input)
			(pin L0TXTLFCCMPLMCCRED106 input)
			(pin L0TXTLFCCMPLMCCRED105 input)
			(pin L0TXTLFCCMPLMCCRED104 input)
			(pin L0TXTLFCCMPLMCCRED103 input)
			(pin L0TXTLFCCMPLMCCRED102 input)
			(pin L0TXTLFCCMPLMCCRED101 input)
			(pin L0TXTLFCCMPLMCCRED100 input)
			(pin L0TXTLFCCMPLMCCRED99 input)
			(pin L0TXTLFCCMPLMCCRED98 input)
			(pin L0TXTLFCCMPLMCCRED97 input)
			(pin L0TXTLFCCMPLMCCRED96 input)
			(pin L0TXTLFCCMPLMCCRED95 input)
			(pin L0TXTLFCCMPLMCCRED94 input)
			(pin L0TXTLFCCMPLMCCRED93 input)
			(pin L0TXTLFCCMPLMCCRED92 input)
			(pin L0TXTLFCCMPLMCCRED91 input)
			(pin L0TXTLFCCMPLMCCRED90 input)
			(pin L0TXTLFCCMPLMCCRED89 input)
			(pin L0TXTLFCCMPLMCCRED88 input)
			(pin L0TXTLFCCMPLMCCRED87 input)
			(pin L0TXTLFCCMPLMCCRED86 input)
			(pin L0TXTLFCCMPLMCCRED85 input)
			(pin L0TXTLFCCMPLMCCRED84 input)
			(pin L0TXTLFCCMPLMCCRED83 input)
			(pin L0TXTLFCCMPLMCCRED82 input)
			(pin L0TXTLFCCMPLMCCRED81 input)
			(pin L0TXTLFCCMPLMCCRED80 input)
			(pin L0TXTLFCCMPLMCCRED79 input)
			(pin L0TXTLFCCMPLMCCRED78 input)
			(pin L0TXTLFCCMPLMCCRED77 input)
			(pin L0TXTLFCCMPLMCCRED76 input)
			(pin L0TXTLFCCMPLMCCRED75 input)
			(pin L0TXTLFCCMPLMCCRED74 input)
			(pin L0TXTLFCCMPLMCCRED73 input)
			(pin L0TXTLFCCMPLMCCRED72 input)
			(pin L0TXTLFCCMPLMCCRED71 input)
			(pin L0TXTLFCCMPLMCCRED70 input)
			(pin L0TXTLFCCMPLMCCRED69 input)
			(pin L0TXTLFCCMPLMCCRED68 input)
			(pin L0TXTLFCCMPLMCCRED67 input)
			(pin L0TXTLFCCMPLMCCRED66 input)
			(pin L0TXTLFCCMPLMCCRED65 input)
			(pin L0TXTLFCCMPLMCCRED64 input)
			(pin L0TXTLFCCMPLMCCRED63 input)
			(pin L0TXTLFCCMPLMCCRED62 input)
			(pin L0TXTLFCCMPLMCCRED61 input)
			(pin L0TXTLFCCMPLMCCRED60 input)
			(pin L0TXTLFCCMPLMCCRED59 input)
			(pin L0TXTLFCCMPLMCCRED58 input)
			(pin L0TXTLFCCMPLMCCRED57 input)
			(pin L0TXTLFCCMPLMCCRED56 input)
			(pin L0TXTLFCCMPLMCCRED55 input)
			(pin L0TXTLFCCMPLMCCRED54 input)
			(pin L0TXTLFCCMPLMCCRED53 input)
			(pin L0TXTLFCCMPLMCCRED52 input)
			(pin L0TXTLFCCMPLMCCRED51 input)
			(pin L0TXTLFCCMPLMCCRED50 input)
			(pin L0TXTLFCCMPLMCCRED49 input)
			(pin L0TXTLFCCMPLMCCRED48 input)
			(pin L0TXTLFCCMPLMCCRED47 input)
			(pin L0TXTLFCCMPLMCCRED46 input)
			(pin L0TXTLFCCMPLMCCRED45 input)
			(pin L0TXTLFCCMPLMCCRED44 input)
			(pin L0TXTLFCCMPLMCCRED43 input)
			(pin L0TXTLFCCMPLMCCRED42 input)
			(pin L0TXTLFCCMPLMCCRED41 input)
			(pin L0TXTLFCCMPLMCCRED40 input)
			(pin L0TXTLFCCMPLMCCRED39 input)
			(pin L0TXTLFCCMPLMCCRED38 input)
			(pin L0TXTLFCCMPLMCCRED37 input)
			(pin L0TXTLFCCMPLMCCRED36 input)
			(pin L0TXTLFCCMPLMCCRED35 input)
			(pin L0TXTLFCCMPLMCCRED34 input)
			(pin L0TXTLFCCMPLMCCRED33 input)
			(pin L0TXTLFCCMPLMCCRED32 input)
			(pin L0TXTLFCCMPLMCCRED31 input)
			(pin L0TXTLFCCMPLMCCRED30 input)
			(pin L0TXTLFCCMPLMCCRED29 input)
			(pin L0TXTLFCCMPLMCCRED28 input)
			(pin L0TXTLFCCMPLMCCRED27 input)
			(pin L0TXTLFCCMPLMCCRED26 input)
			(pin L0TXTLFCCMPLMCCRED25 input)
			(pin L0TXTLFCCMPLMCCRED24 input)
			(pin L0TXTLFCCMPLMCCRED23 input)
			(pin L0TXTLFCCMPLMCCRED22 input)
			(pin L0TXTLFCCMPLMCCRED21 input)
			(pin L0TXTLFCCMPLMCCRED20 input)
			(pin L0TXTLFCCMPLMCCRED19 input)
			(pin L0TXTLFCCMPLMCCRED18 input)
			(pin L0TXTLFCCMPLMCCRED17 input)
			(pin L0TXTLFCCMPLMCCRED16 input)
			(pin L0TXTLFCCMPLMCCRED15 input)
			(pin L0TXTLFCCMPLMCCRED14 input)
			(pin L0TXTLFCCMPLMCCRED13 input)
			(pin L0TXTLFCCMPLMCCRED12 input)
			(pin L0TXTLFCCMPLMCCRED11 input)
			(pin L0TXTLFCCMPLMCCRED10 input)
			(pin L0TXTLFCCMPLMCCRED9 input)
			(pin L0TXTLFCCMPLMCCRED8 input)
			(pin L0TXTLFCCMPLMCCRED7 input)
			(pin L0TXTLFCCMPLMCCRED6 input)
			(pin L0TXTLFCCMPLMCCRED5 input)
			(pin L0TXTLFCCMPLMCCRED4 input)
			(pin L0TXTLFCCMPLMCCRED3 input)
			(pin L0TXTLFCCMPLMCCRED2 input)
			(pin L0TXTLFCCMPLMCCRED1 input)
			(pin L0TXTLFCCMPLMCCRED0 input)
			(pin L0TXDLLSBFCUPDATED output)
			(pin L0TXDLLPMUPDATED output)
			(pin L0TXDLLFCPOSTORDUPDATED7 output)
			(pin L0TXDLLFCPOSTORDUPDATED6 output)
			(pin L0TXDLLFCPOSTORDUPDATED5 output)
			(pin L0TXDLLFCPOSTORDUPDATED4 output)
			(pin L0TXDLLFCPOSTORDUPDATED3 output)
			(pin L0TXDLLFCPOSTORDUPDATED2 output)
			(pin L0TXDLLFCPOSTORDUPDATED1 output)
			(pin L0TXDLLFCPOSTORDUPDATED0 output)
			(pin L0TXDLLFCNPOSTBYPUPDATED7 output)
			(pin L0TXDLLFCNPOSTBYPUPDATED6 output)
			(pin L0TXDLLFCNPOSTBYPUPDATED5 output)
			(pin L0TXDLLFCNPOSTBYPUPDATED4 output)
			(pin L0TXDLLFCNPOSTBYPUPDATED3 output)
			(pin L0TXDLLFCNPOSTBYPUPDATED2 output)
			(pin L0TXDLLFCNPOSTBYPUPDATED1 output)
			(pin L0TXDLLFCNPOSTBYPUPDATED0 output)
			(pin L0TXDLLFCCMPLMCUPDATED7 output)
			(pin L0TXDLLFCCMPLMCUPDATED6 output)
			(pin L0TXDLLFCCMPLMCUPDATED5 output)
			(pin L0TXDLLFCCMPLMCUPDATED4 output)
			(pin L0TXDLLFCCMPLMCUPDATED3 output)
			(pin L0TXDLLFCCMPLMCUPDATED2 output)
			(pin L0TXDLLFCCMPLMCUPDATED1 output)
			(pin L0TXDLLFCCMPLMCUPDATED0 output)
			(pin L0TXCFGPMTYPE2 input)
			(pin L0TXCFGPMTYPE1 input)
			(pin L0TXCFGPMTYPE0 input)
			(pin L0TXCFGPM input)
			(pin L0TXBEACON input)
			(pin L0TRANSFORMEDVC2 output)
			(pin L0TRANSFORMEDVC1 output)
			(pin L0TRANSFORMEDVC0 output)
			(pin L0TRANSACTIONSPENDING input)
			(pin L0TOGGLEELECTROMECHANICALINTERLOCK output)
			(pin L0TLLINKRETRAIN input)
			(pin L0TLASFCCREDSTARVATION input)
			(pin L0STATSTLPTRANSMITTED output)
			(pin L0STATSTLPRECEIVED output)
			(pin L0STATSOSTRANSMITTED output)
			(pin L0STATSOSRECEIVED output)
			(pin L0STATSDLLPTRANSMITTED output)
			(pin L0STATSDLLPRECEIVED output)
			(pin L0STATSCFGTRANSMITTED output)
			(pin L0STATSCFGRECEIVED output)
			(pin L0STATSCFGOTHERTRANSMITTED output)
			(pin L0STATSCFGOTHERRECEIVED output)
			(pin L0SETUSERSYSTEMERROR input)
			(pin L0SETUSERSIGNALLEDTARGETABORT input)
			(pin L0SETUSERRECEIVEDTARGETABORT input)
			(pin L0SETUSERRECEIVEDMASTERABORT input)
			(pin L0SETUSERMASTERDATAPARITY input)
			(pin L0SETUSERDETECTEDPARITYERROR input)
			(pin L0SETUNSUPPORTEDREQUESTOTHERERROR input)
			(pin L0SETUNSUPPORTEDREQUESTNONPOSTEDERROR input)
			(pin L0SETUNEXPECTEDCOMPLETIONUNCORRERROR input)
			(pin L0SETUNEXPECTEDCOMPLETIONCORRERROR input)
			(pin L0SETLINKSYSTEMERROR input)
			(pin L0SETLINKSIGNALLEDTARGETABORT input)
			(pin L0SETLINKRECEIVEDTARGETABORT input)
			(pin L0SETLINKRECEIVEDMASTERABORT input)
			(pin L0SETLINKMASTERDATAPARITY input)
			(pin L0SETLINKDETECTEDPARITYERROR input)
			(pin L0SETDETECTEDNONFATALERROR input)
			(pin L0SETDETECTEDFATALERROR input)
			(pin L0SETDETECTEDCORRERROR input)
			(pin L0SETCOMPLETIONTIMEOUTUNCORRERROR input)
			(pin L0SETCOMPLETIONTIMEOUTCORRERROR input)
			(pin L0SETCOMPLETERABORTERROR input)
			(pin L0SENDUNLOCKMESSAGE input)
			(pin L0RXTLTLPNONINITIALIZEDVC7 input)
			(pin L0RXTLTLPNONINITIALIZEDVC6 input)
			(pin L0RXTLTLPNONINITIALIZEDVC5 input)
			(pin L0RXTLTLPNONINITIALIZEDVC4 input)
			(pin L0RXTLTLPNONINITIALIZEDVC3 input)
			(pin L0RXTLTLPNONINITIALIZEDVC2 input)
			(pin L0RXTLTLPNONINITIALIZEDVC1 input)
			(pin L0RXTLTLPNONINITIALIZEDVC0 input)
			(pin L0RXMACLINKERROR1 output)
			(pin L0RXMACLINKERROR0 output)
			(pin L0RXDLLTLPEND1 output)
			(pin L0RXDLLTLPEND0 output)
			(pin L0RXDLLTLPECRCOK output)
			(pin L0RXDLLSBFCUPDATE output)
			(pin L0RXDLLSBFCDATA18 output)
			(pin L0RXDLLSBFCDATA17 output)
			(pin L0RXDLLSBFCDATA16 output)
			(pin L0RXDLLSBFCDATA15 output)
			(pin L0RXDLLSBFCDATA14 output)
			(pin L0RXDLLSBFCDATA13 output)
			(pin L0RXDLLSBFCDATA12 output)
			(pin L0RXDLLSBFCDATA11 output)
			(pin L0RXDLLSBFCDATA10 output)
			(pin L0RXDLLSBFCDATA9 output)
			(pin L0RXDLLSBFCDATA8 output)
			(pin L0RXDLLSBFCDATA7 output)
			(pin L0RXDLLSBFCDATA6 output)
			(pin L0RXDLLSBFCDATA5 output)
			(pin L0RXDLLSBFCDATA4 output)
			(pin L0RXDLLSBFCDATA3 output)
			(pin L0RXDLLSBFCDATA2 output)
			(pin L0RXDLLSBFCDATA1 output)
			(pin L0RXDLLSBFCDATA0 output)
			(pin L0RXDLLPMTYPE2 output)
			(pin L0RXDLLPMTYPE1 output)
			(pin L0RXDLLPMTYPE0 output)
			(pin L0RXDLLPM output)
			(pin L0RXDLLFCPOSTORDUPDATE7 output)
			(pin L0RXDLLFCPOSTORDUPDATE6 output)
			(pin L0RXDLLFCPOSTORDUPDATE5 output)
			(pin L0RXDLLFCPOSTORDUPDATE4 output)
			(pin L0RXDLLFCPOSTORDUPDATE3 output)
			(pin L0RXDLLFCPOSTORDUPDATE2 output)
			(pin L0RXDLLFCPOSTORDUPDATE1 output)
			(pin L0RXDLLFCPOSTORDUPDATE0 output)
			(pin L0RXDLLFCPOSTORDCRED23 output)
			(pin L0RXDLLFCPOSTORDCRED22 output)
			(pin L0RXDLLFCPOSTORDCRED21 output)
			(pin L0RXDLLFCPOSTORDCRED20 output)
			(pin L0RXDLLFCPOSTORDCRED19 output)
			(pin L0RXDLLFCPOSTORDCRED18 output)
			(pin L0RXDLLFCPOSTORDCRED17 output)
			(pin L0RXDLLFCPOSTORDCRED16 output)
			(pin L0RXDLLFCPOSTORDCRED15 output)
			(pin L0RXDLLFCPOSTORDCRED14 output)
			(pin L0RXDLLFCPOSTORDCRED13 output)
			(pin L0RXDLLFCPOSTORDCRED12 output)
			(pin L0RXDLLFCPOSTORDCRED11 output)
			(pin L0RXDLLFCPOSTORDCRED10 output)
			(pin L0RXDLLFCPOSTORDCRED9 output)
			(pin L0RXDLLFCPOSTORDCRED8 output)
			(pin L0RXDLLFCPOSTORDCRED7 output)
			(pin L0RXDLLFCPOSTORDCRED6 output)
			(pin L0RXDLLFCPOSTORDCRED5 output)
			(pin L0RXDLLFCPOSTORDCRED4 output)
			(pin L0RXDLLFCPOSTORDCRED3 output)
			(pin L0RXDLLFCPOSTORDCRED2 output)
			(pin L0RXDLLFCPOSTORDCRED1 output)
			(pin L0RXDLLFCPOSTORDCRED0 output)
			(pin L0RXDLLFCNPOSTBYPUPDATE7 output)
			(pin L0RXDLLFCNPOSTBYPUPDATE6 output)
			(pin L0RXDLLFCNPOSTBYPUPDATE5 output)
			(pin L0RXDLLFCNPOSTBYPUPDATE4 output)
			(pin L0RXDLLFCNPOSTBYPUPDATE3 output)
			(pin L0RXDLLFCNPOSTBYPUPDATE2 output)
			(pin L0RXDLLFCNPOSTBYPUPDATE1 output)
			(pin L0RXDLLFCNPOSTBYPUPDATE0 output)
			(pin L0RXDLLFCNPOSTBYPCRED19 output)
			(pin L0RXDLLFCNPOSTBYPCRED18 output)
			(pin L0RXDLLFCNPOSTBYPCRED17 output)
			(pin L0RXDLLFCNPOSTBYPCRED16 output)
			(pin L0RXDLLFCNPOSTBYPCRED15 output)
			(pin L0RXDLLFCNPOSTBYPCRED14 output)
			(pin L0RXDLLFCNPOSTBYPCRED13 output)
			(pin L0RXDLLFCNPOSTBYPCRED12 output)
			(pin L0RXDLLFCNPOSTBYPCRED11 output)
			(pin L0RXDLLFCNPOSTBYPCRED10 output)
			(pin L0RXDLLFCNPOSTBYPCRED9 output)
			(pin L0RXDLLFCNPOSTBYPCRED8 output)
			(pin L0RXDLLFCNPOSTBYPCRED7 output)
			(pin L0RXDLLFCNPOSTBYPCRED6 output)
			(pin L0RXDLLFCNPOSTBYPCRED5 output)
			(pin L0RXDLLFCNPOSTBYPCRED4 output)
			(pin L0RXDLLFCNPOSTBYPCRED3 output)
			(pin L0RXDLLFCNPOSTBYPCRED2 output)
			(pin L0RXDLLFCNPOSTBYPCRED1 output)
			(pin L0RXDLLFCNPOSTBYPCRED0 output)
			(pin L0RXDLLFCCMPLMCUPDATE7 output)
			(pin L0RXDLLFCCMPLMCUPDATE6 output)
			(pin L0RXDLLFCCMPLMCUPDATE5 output)
			(pin L0RXDLLFCCMPLMCUPDATE4 output)
			(pin L0RXDLLFCCMPLMCUPDATE3 output)
			(pin L0RXDLLFCCMPLMCUPDATE2 output)
			(pin L0RXDLLFCCMPLMCUPDATE1 output)
			(pin L0RXDLLFCCMPLMCUPDATE0 output)
			(pin L0RXDLLFCCMPLMCCRED23 output)
			(pin L0RXDLLFCCMPLMCCRED22 output)
			(pin L0RXDLLFCCMPLMCCRED21 output)
			(pin L0RXDLLFCCMPLMCCRED20 output)
			(pin L0RXDLLFCCMPLMCCRED19 output)
			(pin L0RXDLLFCCMPLMCCRED18 output)
			(pin L0RXDLLFCCMPLMCCRED17 output)
			(pin L0RXDLLFCCMPLMCCRED16 output)
			(pin L0RXDLLFCCMPLMCCRED15 output)
			(pin L0RXDLLFCCMPLMCCRED14 output)
			(pin L0RXDLLFCCMPLMCCRED13 output)
			(pin L0RXDLLFCCMPLMCCRED12 output)
			(pin L0RXDLLFCCMPLMCCRED11 output)
			(pin L0RXDLLFCCMPLMCCRED10 output)
			(pin L0RXDLLFCCMPLMCCRED9 output)
			(pin L0RXDLLFCCMPLMCCRED8 output)
			(pin L0RXDLLFCCMPLMCCRED7 output)
			(pin L0RXDLLFCCMPLMCCRED6 output)
			(pin L0RXDLLFCCMPLMCCRED5 output)
			(pin L0RXDLLFCCMPLMCCRED4 output)
			(pin L0RXDLLFCCMPLMCCRED3 output)
			(pin L0RXDLLFCCMPLMCCRED2 output)
			(pin L0RXDLLFCCMPLMCCRED1 output)
			(pin L0RXDLLFCCMPLMCCRED0 output)
			(pin L0RXBEACON output)
			(pin L0ROOTTURNOFFREQ input)
			(pin L0REPLAYTIMERADJUSTMENT11 input)
			(pin L0REPLAYTIMERADJUSTMENT10 input)
			(pin L0REPLAYTIMERADJUSTMENT9 input)
			(pin L0REPLAYTIMERADJUSTMENT8 input)
			(pin L0REPLAYTIMERADJUSTMENT7 input)
			(pin L0REPLAYTIMERADJUSTMENT6 input)
			(pin L0REPLAYTIMERADJUSTMENT5 input)
			(pin L0REPLAYTIMERADJUSTMENT4 input)
			(pin L0REPLAYTIMERADJUSTMENT3 input)
			(pin L0REPLAYTIMERADJUSTMENT2 input)
			(pin L0REPLAYTIMERADJUSTMENT1 input)
			(pin L0REPLAYTIMERADJUSTMENT0 input)
			(pin L0RECEIVEDDEASSERTINTDLEGACYINT output)
			(pin L0RECEIVEDDEASSERTINTCLEGACYINT output)
			(pin L0RECEIVEDDEASSERTINTBLEGACYINT output)
			(pin L0RECEIVEDDEASSERTINTALEGACYINT output)
			(pin L0RECEIVEDASSERTINTDLEGACYINT output)
			(pin L0RECEIVEDASSERTINTCLEGACYINT output)
			(pin L0RECEIVEDASSERTINTBLEGACYINT output)
			(pin L0RECEIVEDASSERTINTALEGACYINT output)
			(pin L0PWRTXL0SSTATE output)
			(pin L0PWRTURNOFFREQ output)
			(pin L0PWRSTATE01 output)
			(pin L0PWRSTATE00 output)
			(pin L0PWRNEXTLINKSTATE1 input)
			(pin L0PWRNEXTLINKSTATE0 input)
			(pin L0PWRNEWSTATEREQ input)
			(pin L0PWRL23READYSTATE output)
			(pin L0PWRL23READYDEVICE output)
			(pin L0PWRL1STATE output)
			(pin L0PWRINHIBITTRANSFERS output)
			(pin L0PRESENCEDETECTSLOTEMPTYN input)
			(pin L0POWERINDICATORCONTROL1 output)
			(pin L0POWERINDICATORCONTROL0 output)
			(pin L0POWERFAULTDETECTED input)
			(pin L0POWERCONTROLLERCONTROL output)
			(pin L0PORTNUMBER7 input)
			(pin L0PORTNUMBER6 input)
			(pin L0PORTNUMBER5 input)
			(pin L0PORTNUMBER4 input)
			(pin L0PORTNUMBER3 input)
			(pin L0PORTNUMBER2 input)
			(pin L0PORTNUMBER1 input)
			(pin L0PORTNUMBER0 input)
			(pin L0PMEREQOUT output)
			(pin L0PMEREQIN input)
			(pin L0PMEEN output)
			(pin L0PMEACK output)
			(pin L0PACKETHEADERFROMUSER127 input)
			(pin L0PACKETHEADERFROMUSER126 input)
			(pin L0PACKETHEADERFROMUSER125 input)
			(pin L0PACKETHEADERFROMUSER124 input)
			(pin L0PACKETHEADERFROMUSER123 input)
			(pin L0PACKETHEADERFROMUSER122 input)
			(pin L0PACKETHEADERFROMUSER121 input)
			(pin L0PACKETHEADERFROMUSER120 input)
			(pin L0PACKETHEADERFROMUSER119 input)
			(pin L0PACKETHEADERFROMUSER118 input)
			(pin L0PACKETHEADERFROMUSER117 input)
			(pin L0PACKETHEADERFROMUSER116 input)
			(pin L0PACKETHEADERFROMUSER115 input)
			(pin L0PACKETHEADERFROMUSER114 input)
			(pin L0PACKETHEADERFROMUSER113 input)
			(pin L0PACKETHEADERFROMUSER112 input)
			(pin L0PACKETHEADERFROMUSER111 input)
			(pin L0PACKETHEADERFROMUSER110 input)
			(pin L0PACKETHEADERFROMUSER109 input)
			(pin L0PACKETHEADERFROMUSER108 input)
			(pin L0PACKETHEADERFROMUSER107 input)
			(pin L0PACKETHEADERFROMUSER106 input)
			(pin L0PACKETHEADERFROMUSER105 input)
			(pin L0PACKETHEADERFROMUSER104 input)
			(pin L0PACKETHEADERFROMUSER103 input)
			(pin L0PACKETHEADERFROMUSER102 input)
			(pin L0PACKETHEADERFROMUSER101 input)
			(pin L0PACKETHEADERFROMUSER100 input)
			(pin L0PACKETHEADERFROMUSER99 input)
			(pin L0PACKETHEADERFROMUSER98 input)
			(pin L0PACKETHEADERFROMUSER97 input)
			(pin L0PACKETHEADERFROMUSER96 input)
			(pin L0PACKETHEADERFROMUSER95 input)
			(pin L0PACKETHEADERFROMUSER94 input)
			(pin L0PACKETHEADERFROMUSER93 input)
			(pin L0PACKETHEADERFROMUSER92 input)
			(pin L0PACKETHEADERFROMUSER91 input)
			(pin L0PACKETHEADERFROMUSER90 input)
			(pin L0PACKETHEADERFROMUSER89 input)
			(pin L0PACKETHEADERFROMUSER88 input)
			(pin L0PACKETHEADERFROMUSER87 input)
			(pin L0PACKETHEADERFROMUSER86 input)
			(pin L0PACKETHEADERFROMUSER85 input)
			(pin L0PACKETHEADERFROMUSER84 input)
			(pin L0PACKETHEADERFROMUSER83 input)
			(pin L0PACKETHEADERFROMUSER82 input)
			(pin L0PACKETHEADERFROMUSER81 input)
			(pin L0PACKETHEADERFROMUSER80 input)
			(pin L0PACKETHEADERFROMUSER79 input)
			(pin L0PACKETHEADERFROMUSER78 input)
			(pin L0PACKETHEADERFROMUSER77 input)
			(pin L0PACKETHEADERFROMUSER76 input)
			(pin L0PACKETHEADERFROMUSER75 input)
			(pin L0PACKETHEADERFROMUSER74 input)
			(pin L0PACKETHEADERFROMUSER73 input)
			(pin L0PACKETHEADERFROMUSER72 input)
			(pin L0PACKETHEADERFROMUSER71 input)
			(pin L0PACKETHEADERFROMUSER70 input)
			(pin L0PACKETHEADERFROMUSER69 input)
			(pin L0PACKETHEADERFROMUSER68 input)
			(pin L0PACKETHEADERFROMUSER67 input)
			(pin L0PACKETHEADERFROMUSER66 input)
			(pin L0PACKETHEADERFROMUSER65 input)
			(pin L0PACKETHEADERFROMUSER64 input)
			(pin L0PACKETHEADERFROMUSER63 input)
			(pin L0PACKETHEADERFROMUSER62 input)
			(pin L0PACKETHEADERFROMUSER61 input)
			(pin L0PACKETHEADERFROMUSER60 input)
			(pin L0PACKETHEADERFROMUSER59 input)
			(pin L0PACKETHEADERFROMUSER58 input)
			(pin L0PACKETHEADERFROMUSER57 input)
			(pin L0PACKETHEADERFROMUSER56 input)
			(pin L0PACKETHEADERFROMUSER55 input)
			(pin L0PACKETHEADERFROMUSER54 input)
			(pin L0PACKETHEADERFROMUSER53 input)
			(pin L0PACKETHEADERFROMUSER52 input)
			(pin L0PACKETHEADERFROMUSER51 input)
			(pin L0PACKETHEADERFROMUSER50 input)
			(pin L0PACKETHEADERFROMUSER49 input)
			(pin L0PACKETHEADERFROMUSER48 input)
			(pin L0PACKETHEADERFROMUSER47 input)
			(pin L0PACKETHEADERFROMUSER46 input)
			(pin L0PACKETHEADERFROMUSER45 input)
			(pin L0PACKETHEADERFROMUSER44 input)
			(pin L0PACKETHEADERFROMUSER43 input)
			(pin L0PACKETHEADERFROMUSER42 input)
			(pin L0PACKETHEADERFROMUSER41 input)
			(pin L0PACKETHEADERFROMUSER40 input)
			(pin L0PACKETHEADERFROMUSER39 input)
			(pin L0PACKETHEADERFROMUSER38 input)
			(pin L0PACKETHEADERFROMUSER37 input)
			(pin L0PACKETHEADERFROMUSER36 input)
			(pin L0PACKETHEADERFROMUSER35 input)
			(pin L0PACKETHEADERFROMUSER34 input)
			(pin L0PACKETHEADERFROMUSER33 input)
			(pin L0PACKETHEADERFROMUSER32 input)
			(pin L0PACKETHEADERFROMUSER31 input)
			(pin L0PACKETHEADERFROMUSER30 input)
			(pin L0PACKETHEADERFROMUSER29 input)
			(pin L0PACKETHEADERFROMUSER28 input)
			(pin L0PACKETHEADERFROMUSER27 input)
			(pin L0PACKETHEADERFROMUSER26 input)
			(pin L0PACKETHEADERFROMUSER25 input)
			(pin L0PACKETHEADERFROMUSER24 input)
			(pin L0PACKETHEADERFROMUSER23 input)
			(pin L0PACKETHEADERFROMUSER22 input)
			(pin L0PACKETHEADERFROMUSER21 input)
			(pin L0PACKETHEADERFROMUSER20 input)
			(pin L0PACKETHEADERFROMUSER19 input)
			(pin L0PACKETHEADERFROMUSER18 input)
			(pin L0PACKETHEADERFROMUSER17 input)
			(pin L0PACKETHEADERFROMUSER16 input)
			(pin L0PACKETHEADERFROMUSER15 input)
			(pin L0PACKETHEADERFROMUSER14 input)
			(pin L0PACKETHEADERFROMUSER13 input)
			(pin L0PACKETHEADERFROMUSER12 input)
			(pin L0PACKETHEADERFROMUSER11 input)
			(pin L0PACKETHEADERFROMUSER10 input)
			(pin L0PACKETHEADERFROMUSER9 input)
			(pin L0PACKETHEADERFROMUSER8 input)
			(pin L0PACKETHEADERFROMUSER7 input)
			(pin L0PACKETHEADERFROMUSER6 input)
			(pin L0PACKETHEADERFROMUSER5 input)
			(pin L0PACKETHEADERFROMUSER4 input)
			(pin L0PACKETHEADERFROMUSER3 input)
			(pin L0PACKETHEADERFROMUSER2 input)
			(pin L0PACKETHEADERFROMUSER1 input)
			(pin L0PACKETHEADERFROMUSER0 input)
			(pin L0NONFATALERRMSGRCVD output)
			(pin L0MULTIMSGEN02 output)
			(pin L0MULTIMSGEN01 output)
			(pin L0MULTIMSGEN00 output)
			(pin L0MSIREQUEST03 input)
			(pin L0MSIREQUEST02 input)
			(pin L0MSIREQUEST01 input)
			(pin L0MSIREQUEST00 input)
			(pin L0MSIENABLE0 output)
			(pin L0MRLSENSORCLOSEDN input)
			(pin L0MCFOUND2 output)
			(pin L0MCFOUND1 output)
			(pin L0MCFOUND0 output)
			(pin L0MACUPSTREAMDOWNSTREAM output)
			(pin L0MACRXL0SSTATE output)
			(pin L0MACNEWSTATEACK output)
			(pin L0MACNEGOTIATEDLINKWIDTH3 output)
			(pin L0MACNEGOTIATEDLINKWIDTH2 output)
			(pin L0MACNEGOTIATEDLINKWIDTH1 output)
			(pin L0MACNEGOTIATEDLINKWIDTH0 output)
			(pin L0MACLINKUP output)
			(pin L0MACLINKTRAINING output)
			(pin L0MACENTEREDL0 output)
			(pin L0LTSSMSTATE3 output)
			(pin L0LTSSMSTATE2 output)
			(pin L0LTSSMSTATE1 output)
			(pin L0LTSSMSTATE0 output)
			(pin L0LEGACYINTFUNCT0 input)
			(pin L0FWDNONFATALERROUT output)
			(pin L0FWDNONFATALERRIN input)
			(pin L0FWDFATALERROUT output)
			(pin L0FWDFATALERRIN input)
			(pin L0FWDDEASSERTINTDLEGACYINT input)
			(pin L0FWDDEASSERTINTCLEGACYINT input)
			(pin L0FWDDEASSERTINTBLEGACYINT input)
			(pin L0FWDDEASSERTINTALEGACYINT input)
			(pin L0FWDCORRERROUT output)
			(pin L0FWDCORRERRIN input)
			(pin L0FWDASSERTINTDLEGACYINT input)
			(pin L0FWDASSERTINTCLEGACYINT input)
			(pin L0FWDASSERTINTBLEGACYINT input)
			(pin L0FWDASSERTINTALEGACYINT input)
			(pin L0FIRSTCFGWRITEOCCURRED output)
			(pin L0FATALERRMSGRCVD output)
			(pin L0ERRMSGREQID15 output)
			(pin L0ERRMSGREQID14 output)
			(pin L0ERRMSGREQID13 output)
			(pin L0ERRMSGREQID12 output)
			(pin L0ERRMSGREQID11 output)
			(pin L0ERRMSGREQID10 output)
			(pin L0ERRMSGREQID9 output)
			(pin L0ERRMSGREQID8 output)
			(pin L0ERRMSGREQID7 output)
			(pin L0ERRMSGREQID6 output)
			(pin L0ERRMSGREQID5 output)
			(pin L0ERRMSGREQID4 output)
			(pin L0ERRMSGREQID3 output)
			(pin L0ERRMSGREQID2 output)
			(pin L0ERRMSGREQID1 output)
			(pin L0ERRMSGREQID0 output)
			(pin L0ELECTROMECHANICALINTERLOCKENGAGED input)
			(pin L0DLUPDOWN7 output)
			(pin L0DLUPDOWN6 output)
			(pin L0DLUPDOWN5 output)
			(pin L0DLUPDOWN4 output)
			(pin L0DLUPDOWN3 output)
			(pin L0DLUPDOWN2 output)
			(pin L0DLUPDOWN1 output)
			(pin L0DLUPDOWN0 output)
			(pin L0DLLVCSTATUS7 output)
			(pin L0DLLVCSTATUS6 output)
			(pin L0DLLVCSTATUS5 output)
			(pin L0DLLVCSTATUS4 output)
			(pin L0DLLVCSTATUS3 output)
			(pin L0DLLVCSTATUS2 output)
			(pin L0DLLVCSTATUS1 output)
			(pin L0DLLVCSTATUS0 output)
			(pin L0DLLTXOUTSTANDING output)
			(pin L0DLLTXNONFCOUTSTANDING output)
			(pin L0DLLRXACKOUTSTANDING output)
			(pin L0DLLHOLDLINKUP input)
			(pin L0DLLERRORVECTOR6 output)
			(pin L0DLLERRORVECTOR5 output)
			(pin L0DLLERRORVECTOR4 output)
			(pin L0DLLERRORVECTOR3 output)
			(pin L0DLLERRORVECTOR2 output)
			(pin L0DLLERRORVECTOR1 output)
			(pin L0DLLERRORVECTOR0 output)
			(pin L0DLLASTXSTATE output)
			(pin L0DLLASRXSTATE1 output)
			(pin L0DLLASRXSTATE0 output)
			(pin L0CORRERRMSGRCVD output)
			(pin L0COMPLETERID12 output)
			(pin L0COMPLETERID11 output)
			(pin L0COMPLETERID10 output)
			(pin L0COMPLETERID9 output)
			(pin L0COMPLETERID8 output)
			(pin L0COMPLETERID7 output)
			(pin L0COMPLETERID6 output)
			(pin L0COMPLETERID5 output)
			(pin L0COMPLETERID4 output)
			(pin L0COMPLETERID3 output)
			(pin L0COMPLETERID2 output)
			(pin L0COMPLETERID1 output)
			(pin L0COMPLETERID0 output)
			(pin L0CFGVCID23 input)
			(pin L0CFGVCID22 input)
			(pin L0CFGVCID21 input)
			(pin L0CFGVCID20 input)
			(pin L0CFGVCID19 input)
			(pin L0CFGVCID18 input)
			(pin L0CFGVCID17 input)
			(pin L0CFGVCID16 input)
			(pin L0CFGVCID15 input)
			(pin L0CFGVCID14 input)
			(pin L0CFGVCID13 input)
			(pin L0CFGVCID12 input)
			(pin L0CFGVCID11 input)
			(pin L0CFGVCID10 input)
			(pin L0CFGVCID9 input)
			(pin L0CFGVCID8 input)
			(pin L0CFGVCID7 input)
			(pin L0CFGVCID6 input)
			(pin L0CFGVCID5 input)
			(pin L0CFGVCID4 input)
			(pin L0CFGVCID3 input)
			(pin L0CFGVCID2 input)
			(pin L0CFGVCID1 input)
			(pin L0CFGVCID0 input)
			(pin L0CFGVCENABLE7 input)
			(pin L0CFGVCENABLE6 input)
			(pin L0CFGVCENABLE5 input)
			(pin L0CFGVCENABLE4 input)
			(pin L0CFGVCENABLE3 input)
			(pin L0CFGVCENABLE2 input)
			(pin L0CFGVCENABLE1 input)
			(pin L0CFGVCENABLE0 input)
			(pin L0CFGNEGOTIATEDMAXP2 input)
			(pin L0CFGNEGOTIATEDMAXP1 input)
			(pin L0CFGNEGOTIATEDMAXP0 input)
			(pin L0CFGLOOPBACKMASTER input)
			(pin L0CFGLOOPBACKACK output)
			(pin L0CFGLINKDISABLE input)
			(pin L0CFGL0SEXITLAT2 input)
			(pin L0CFGL0SEXITLAT1 input)
			(pin L0CFGL0SEXITLAT0 input)
			(pin L0CFGL0SENTRYSUP input)
			(pin L0CFGL0SENTRYENABLE input)
			(pin L0CFGEXTENDEDSYNC input)
			(pin L0CFGDISABLESCRAMBLE input)
			(pin L0CFGASSTATECHANGECMD3 input)
			(pin L0CFGASSTATECHANGECMD2 input)
			(pin L0CFGASSTATECHANGECMD1 input)
			(pin L0CFGASSTATECHANGECMD0 input)
			(pin L0CFGASSPANTREEOWNEDSTATE input)
			(pin L0ATTENTIONINDICATORCONTROL1 output)
			(pin L0ATTENTIONINDICATORCONTROL0 output)
			(pin L0ATTENTIONBUTTONPRESSED input)
			(pin L0ASTURNPOOLBITSCONSUMED2 input)
			(pin L0ASTURNPOOLBITSCONSUMED1 input)
			(pin L0ASTURNPOOLBITSCONSUMED0 input)
			(pin L0ASPORTCOUNT7 input)
			(pin L0ASPORTCOUNT6 input)
			(pin L0ASPORTCOUNT5 input)
			(pin L0ASPORTCOUNT4 input)
			(pin L0ASPORTCOUNT3 input)
			(pin L0ASPORTCOUNT2 input)
			(pin L0ASPORTCOUNT1 input)
			(pin L0ASPORTCOUNT0 input)
			(pin L0ASE input)
			(pin L0ASAUTONOMOUSINITCOMPLETED output)
			(pin L0ALLDOWNRXPORTSINL0S input)
			(pin L0ALLDOWNPORTSINL1 input)
			(pin L0ACKNAKTIMERADJUSTMENT11 input)
			(pin L0ACKNAKTIMERADJUSTMENT10 input)
			(pin L0ACKNAKTIMERADJUSTMENT9 input)
			(pin L0ACKNAKTIMERADJUSTMENT8 input)
			(pin L0ACKNAKTIMERADJUSTMENT7 input)
			(pin L0ACKNAKTIMERADJUSTMENT6 input)
			(pin L0ACKNAKTIMERADJUSTMENT5 input)
			(pin L0ACKNAKTIMERADJUSTMENT4 input)
			(pin L0ACKNAKTIMERADJUSTMENT3 input)
			(pin L0ACKNAKTIMERADJUSTMENT2 input)
			(pin L0ACKNAKTIMERADJUSTMENT1 input)
			(pin L0ACKNAKTIMERADJUSTMENT0 input)
			(pin DLLTXPMDLLPOUTSTANDING output)
			(pin CROSSLINKSEED input)
			(pin CRMUSERCLKTXO input)
			(pin CRMUSERCLKRXO input)
			(pin CRMUSERCLK input)
			(pin CRMUSERCFGRSTN input)
			(pin CRMURSTN input)
			(pin CRMTXHOTRESETN input)
			(pin CRMRXHOTRESETN output)
			(pin CRMPWRSOFTRESETN output)
			(pin CRMNVRSTN input)
			(pin CRMMGMTRSTN input)
			(pin CRMDOHOTRESETN output)
			(pin CRMCORECLKTXO input)
			(pin CRMCORECLKRXO input)
			(pin CRMCORECLKDLO input)
			(pin CRMCORECLK input)
			(pin CRMCFGBRIDGEHOTRESET input)
			(pin COMPLIANCEAVOID input)
			(pin CFGNEGOTIATEDLINKWIDTH5 input)
			(pin CFGNEGOTIATEDLINKWIDTH4 input)
			(pin CFGNEGOTIATEDLINKWIDTH3 input)
			(pin CFGNEGOTIATEDLINKWIDTH2 input)
			(pin CFGNEGOTIATEDLINKWIDTH1 input)
			(pin CFGNEGOTIATEDLINKWIDTH0 input)
			(pin AUXPOWER input)
			(pin CRMMACRSTN input)
			(pin CRMLINKRSTN input)
			(pin BUSMASTERENABLE output)
			(pin PARITYERRORRESPONSE output)
			(pin SERRENABLE output)
			(pin INTERRUPTDISABLE output)
			(pin URREPORTINGENABLE output)
			(conn PCIE MEMSPACEENABLE ==> MEMSPACEENABLE MEMSPACEENABLE)
			(conn PCIE IOSPACEENABLE ==> IOSPACEENABLE IOSPACEENABLE)
			(conn PCIE MAXREADREQUESTSIZE2 ==> MAXREADREQUESTSIZE2 MAXREADREQUESTSIZE2)
			(conn PCIE MAXREADREQUESTSIZE1 ==> MAXREADREQUESTSIZE1 MAXREADREQUESTSIZE1)
			(conn PCIE MAXREADREQUESTSIZE0 ==> MAXREADREQUESTSIZE0 MAXREADREQUESTSIZE0)
			(conn PCIE MAXPAYLOADSIZE2 ==> MAXPAYLOADSIZE2 MAXPAYLOADSIZE2)
			(conn PCIE MAXPAYLOADSIZE1 ==> MAXPAYLOADSIZE1 MAXPAYLOADSIZE1)
			(conn PCIE MAXPAYLOADSIZE0 ==> MAXPAYLOADSIZE0 MAXPAYLOADSIZE0)
			(conn PCIE PIPETXELECIDLEL7 ==> PIPETXELECIDLEL7 PIPETXELECIDLEL7)
			(conn PCIE PIPETXELECIDLEL6 ==> PIPETXELECIDLEL6 PIPETXELECIDLEL6)
			(conn PCIE PIPETXELECIDLEL5 ==> PIPETXELECIDLEL5 PIPETXELECIDLEL5)
			(conn PCIE PIPETXELECIDLEL4 ==> PIPETXELECIDLEL4 PIPETXELECIDLEL4)
			(conn PCIE PIPETXELECIDLEL3 ==> PIPETXELECIDLEL3 PIPETXELECIDLEL3)
			(conn PCIE PIPETXELECIDLEL2 ==> PIPETXELECIDLEL2 PIPETXELECIDLEL2)
			(conn PCIE PIPETXELECIDLEL1 ==> PIPETXELECIDLEL1 PIPETXELECIDLEL1)
			(conn PCIE PIPETXELECIDLEL0 ==> PIPETXELECIDLEL0 PIPETXELECIDLEL0)
			(conn PCIE PIPETXDETECTRXLOOPBACKL7 ==> PIPETXDETECTRXLOOPBACKL7 PIPETXDETECTRXLOOPBACKL7)
			(conn PCIE PIPETXDETECTRXLOOPBACKL6 ==> PIPETXDETECTRXLOOPBACKL6 PIPETXDETECTRXLOOPBACKL6)
			(conn PCIE PIPETXDETECTRXLOOPBACKL5 ==> PIPETXDETECTRXLOOPBACKL5 PIPETXDETECTRXLOOPBACKL5)
			(conn PCIE PIPETXDETECTRXLOOPBACKL4 ==> PIPETXDETECTRXLOOPBACKL4 PIPETXDETECTRXLOOPBACKL4)
			(conn PCIE PIPETXDETECTRXLOOPBACKL3 ==> PIPETXDETECTRXLOOPBACKL3 PIPETXDETECTRXLOOPBACKL3)
			(conn PCIE PIPETXDETECTRXLOOPBACKL2 ==> PIPETXDETECTRXLOOPBACKL2 PIPETXDETECTRXLOOPBACKL2)
			(conn PCIE PIPETXDETECTRXLOOPBACKL1 ==> PIPETXDETECTRXLOOPBACKL1 PIPETXDETECTRXLOOPBACKL1)
			(conn PCIE PIPETXDETECTRXLOOPBACKL0 ==> PIPETXDETECTRXLOOPBACKL0 PIPETXDETECTRXLOOPBACKL0)
			(conn PCIE PIPETXDATAL77 ==> PIPETXDATAL77 PIPETXDATAL77)
			(conn PCIE PIPETXDATAL76 ==> PIPETXDATAL76 PIPETXDATAL76)
			(conn PCIE PIPETXDATAL75 ==> PIPETXDATAL75 PIPETXDATAL75)
			(conn PCIE PIPETXDATAL74 ==> PIPETXDATAL74 PIPETXDATAL74)
			(conn PCIE PIPETXDATAL73 ==> PIPETXDATAL73 PIPETXDATAL73)
			(conn PCIE PIPETXDATAL72 ==> PIPETXDATAL72 PIPETXDATAL72)
			(conn PCIE PIPETXDATAL71 ==> PIPETXDATAL71 PIPETXDATAL71)
			(conn PCIE PIPETXDATAL70 ==> PIPETXDATAL70 PIPETXDATAL70)
			(conn PCIE PIPETXDATAL67 ==> PIPETXDATAL67 PIPETXDATAL67)
			(conn PCIE PIPETXDATAL66 ==> PIPETXDATAL66 PIPETXDATAL66)
			(conn PCIE PIPETXDATAL65 ==> PIPETXDATAL65 PIPETXDATAL65)
			(conn PCIE PIPETXDATAL64 ==> PIPETXDATAL64 PIPETXDATAL64)
			(conn PCIE PIPETXDATAL63 ==> PIPETXDATAL63 PIPETXDATAL63)
			(conn PCIE PIPETXDATAL62 ==> PIPETXDATAL62 PIPETXDATAL62)
			(conn PCIE PIPETXDATAL61 ==> PIPETXDATAL61 PIPETXDATAL61)
			(conn PCIE PIPETXDATAL60 ==> PIPETXDATAL60 PIPETXDATAL60)
			(conn PCIE PIPETXDATAL57 ==> PIPETXDATAL57 PIPETXDATAL57)
			(conn PCIE PIPETXDATAL56 ==> PIPETXDATAL56 PIPETXDATAL56)
			(conn PCIE PIPETXDATAL55 ==> PIPETXDATAL55 PIPETXDATAL55)
			(conn PCIE PIPETXDATAL54 ==> PIPETXDATAL54 PIPETXDATAL54)
			(conn PCIE PIPETXDATAL53 ==> PIPETXDATAL53 PIPETXDATAL53)
			(conn PCIE PIPETXDATAL52 ==> PIPETXDATAL52 PIPETXDATAL52)
			(conn PCIE PIPETXDATAL51 ==> PIPETXDATAL51 PIPETXDATAL51)
			(conn PCIE PIPETXDATAL50 ==> PIPETXDATAL50 PIPETXDATAL50)
			(conn PCIE PIPETXDATAL47 ==> PIPETXDATAL47 PIPETXDATAL47)
			(conn PCIE PIPETXDATAL46 ==> PIPETXDATAL46 PIPETXDATAL46)
			(conn PCIE PIPETXDATAL45 ==> PIPETXDATAL45 PIPETXDATAL45)
			(conn PCIE PIPETXDATAL44 ==> PIPETXDATAL44 PIPETXDATAL44)
			(conn PCIE PIPETXDATAL43 ==> PIPETXDATAL43 PIPETXDATAL43)
			(conn PCIE PIPETXDATAL42 ==> PIPETXDATAL42 PIPETXDATAL42)
			(conn PCIE PIPETXDATAL41 ==> PIPETXDATAL41 PIPETXDATAL41)
			(conn PCIE PIPETXDATAL40 ==> PIPETXDATAL40 PIPETXDATAL40)
			(conn PCIE PIPETXDATAL37 ==> PIPETXDATAL37 PIPETXDATAL37)
			(conn PCIE PIPETXDATAL36 ==> PIPETXDATAL36 PIPETXDATAL36)
			(conn PCIE PIPETXDATAL35 ==> PIPETXDATAL35 PIPETXDATAL35)
			(conn PCIE PIPETXDATAL34 ==> PIPETXDATAL34 PIPETXDATAL34)
			(conn PCIE PIPETXDATAL33 ==> PIPETXDATAL33 PIPETXDATAL33)
			(conn PCIE PIPETXDATAL32 ==> PIPETXDATAL32 PIPETXDATAL32)
			(conn PCIE PIPETXDATAL31 ==> PIPETXDATAL31 PIPETXDATAL31)
			(conn PCIE PIPETXDATAL30 ==> PIPETXDATAL30 PIPETXDATAL30)
			(conn PCIE PIPETXDATAL27 ==> PIPETXDATAL27 PIPETXDATAL27)
			(conn PCIE PIPETXDATAL26 ==> PIPETXDATAL26 PIPETXDATAL26)
			(conn PCIE PIPETXDATAL25 ==> PIPETXDATAL25 PIPETXDATAL25)
			(conn PCIE PIPETXDATAL24 ==> PIPETXDATAL24 PIPETXDATAL24)
			(conn PCIE PIPETXDATAL23 ==> PIPETXDATAL23 PIPETXDATAL23)
			(conn PCIE PIPETXDATAL22 ==> PIPETXDATAL22 PIPETXDATAL22)
			(conn PCIE PIPETXDATAL21 ==> PIPETXDATAL21 PIPETXDATAL21)
			(conn PCIE PIPETXDATAL20 ==> PIPETXDATAL20 PIPETXDATAL20)
			(conn PCIE PIPETXDATAL17 ==> PIPETXDATAL17 PIPETXDATAL17)
			(conn PCIE PIPETXDATAL16 ==> PIPETXDATAL16 PIPETXDATAL16)
			(conn PCIE PIPETXDATAL15 ==> PIPETXDATAL15 PIPETXDATAL15)
			(conn PCIE PIPETXDATAL14 ==> PIPETXDATAL14 PIPETXDATAL14)
			(conn PCIE PIPETXDATAL13 ==> PIPETXDATAL13 PIPETXDATAL13)
			(conn PCIE PIPETXDATAL12 ==> PIPETXDATAL12 PIPETXDATAL12)
			(conn PCIE PIPETXDATAL11 ==> PIPETXDATAL11 PIPETXDATAL11)
			(conn PCIE PIPETXDATAL10 ==> PIPETXDATAL10 PIPETXDATAL10)
			(conn PCIE PIPETXDATAL07 ==> PIPETXDATAL07 PIPETXDATAL07)
			(conn PCIE PIPETXDATAL06 ==> PIPETXDATAL06 PIPETXDATAL06)
			(conn PCIE PIPETXDATAL05 ==> PIPETXDATAL05 PIPETXDATAL05)
			(conn PCIE PIPETXDATAL04 ==> PIPETXDATAL04 PIPETXDATAL04)
			(conn PCIE PIPETXDATAL03 ==> PIPETXDATAL03 PIPETXDATAL03)
			(conn PCIE PIPETXDATAL02 ==> PIPETXDATAL02 PIPETXDATAL02)
			(conn PCIE PIPETXDATAL01 ==> PIPETXDATAL01 PIPETXDATAL01)
			(conn PCIE PIPETXDATAL00 ==> PIPETXDATAL00 PIPETXDATAL00)
			(conn PCIE PIPETXDATAKL7 ==> PIPETXDATAKL7 PIPETXDATAKL7)
			(conn PCIE PIPETXDATAKL6 ==> PIPETXDATAKL6 PIPETXDATAKL6)
			(conn PCIE PIPETXDATAKL5 ==> PIPETXDATAKL5 PIPETXDATAKL5)
			(conn PCIE PIPETXDATAKL4 ==> PIPETXDATAKL4 PIPETXDATAKL4)
			(conn PCIE PIPETXDATAKL3 ==> PIPETXDATAKL3 PIPETXDATAKL3)
			(conn PCIE PIPETXDATAKL2 ==> PIPETXDATAKL2 PIPETXDATAKL2)
			(conn PCIE PIPETXDATAKL1 ==> PIPETXDATAKL1 PIPETXDATAKL1)
			(conn PCIE PIPETXDATAKL0 ==> PIPETXDATAKL0 PIPETXDATAKL0)
			(conn PCIE PIPETXCOMPLIANCEL7 ==> PIPETXCOMPLIANCEL7 PIPETXCOMPLIANCEL7)
			(conn PCIE PIPETXCOMPLIANCEL6 ==> PIPETXCOMPLIANCEL6 PIPETXCOMPLIANCEL6)
			(conn PCIE PIPETXCOMPLIANCEL5 ==> PIPETXCOMPLIANCEL5 PIPETXCOMPLIANCEL5)
			(conn PCIE PIPETXCOMPLIANCEL4 ==> PIPETXCOMPLIANCEL4 PIPETXCOMPLIANCEL4)
			(conn PCIE PIPETXCOMPLIANCEL3 ==> PIPETXCOMPLIANCEL3 PIPETXCOMPLIANCEL3)
			(conn PCIE PIPETXCOMPLIANCEL2 ==> PIPETXCOMPLIANCEL2 PIPETXCOMPLIANCEL2)
			(conn PCIE PIPETXCOMPLIANCEL1 ==> PIPETXCOMPLIANCEL1 PIPETXCOMPLIANCEL1)
			(conn PCIE PIPETXCOMPLIANCEL0 ==> PIPETXCOMPLIANCEL0 PIPETXCOMPLIANCEL0)
			(conn PCIE PIPERXPOLARITYL7 ==> PIPERXPOLARITYL7 PIPERXPOLARITYL7)
			(conn PCIE PIPERXPOLARITYL6 ==> PIPERXPOLARITYL6 PIPERXPOLARITYL6)
			(conn PCIE PIPERXPOLARITYL5 ==> PIPERXPOLARITYL5 PIPERXPOLARITYL5)
			(conn PCIE PIPERXPOLARITYL4 ==> PIPERXPOLARITYL4 PIPERXPOLARITYL4)
			(conn PCIE PIPERXPOLARITYL3 ==> PIPERXPOLARITYL3 PIPERXPOLARITYL3)
			(conn PCIE PIPERXPOLARITYL2 ==> PIPERXPOLARITYL2 PIPERXPOLARITYL2)
			(conn PCIE PIPERXPOLARITYL1 ==> PIPERXPOLARITYL1 PIPERXPOLARITYL1)
			(conn PCIE PIPERXPOLARITYL0 ==> PIPERXPOLARITYL0 PIPERXPOLARITYL0)
			(conn PCIE PIPERESETL7 ==> PIPERESETL7 PIPERESETL7)
			(conn PCIE PIPERESETL6 ==> PIPERESETL6 PIPERESETL6)
			(conn PCIE PIPERESETL5 ==> PIPERESETL5 PIPERESETL5)
			(conn PCIE PIPERESETL4 ==> PIPERESETL4 PIPERESETL4)
			(conn PCIE PIPERESETL3 ==> PIPERESETL3 PIPERESETL3)
			(conn PCIE PIPERESETL2 ==> PIPERESETL2 PIPERESETL2)
			(conn PCIE PIPERESETL1 ==> PIPERESETL1 PIPERESETL1)
			(conn PCIE PIPERESETL0 ==> PIPERESETL0 PIPERESETL0)
			(conn PCIE PIPEPOWERDOWNL71 ==> PIPEPOWERDOWNL71 PIPEPOWERDOWNL71)
			(conn PCIE PIPEPOWERDOWNL70 ==> PIPEPOWERDOWNL70 PIPEPOWERDOWNL70)
			(conn PCIE PIPEPOWERDOWNL61 ==> PIPEPOWERDOWNL61 PIPEPOWERDOWNL61)
			(conn PCIE PIPEPOWERDOWNL60 ==> PIPEPOWERDOWNL60 PIPEPOWERDOWNL60)
			(conn PCIE PIPEPOWERDOWNL51 ==> PIPEPOWERDOWNL51 PIPEPOWERDOWNL51)
			(conn PCIE PIPEPOWERDOWNL50 ==> PIPEPOWERDOWNL50 PIPEPOWERDOWNL50)
			(conn PCIE PIPEPOWERDOWNL41 ==> PIPEPOWERDOWNL41 PIPEPOWERDOWNL41)
			(conn PCIE PIPEPOWERDOWNL40 ==> PIPEPOWERDOWNL40 PIPEPOWERDOWNL40)
			(conn PCIE PIPEPOWERDOWNL31 ==> PIPEPOWERDOWNL31 PIPEPOWERDOWNL31)
			(conn PCIE PIPEPOWERDOWNL30 ==> PIPEPOWERDOWNL30 PIPEPOWERDOWNL30)
			(conn PCIE PIPEPOWERDOWNL21 ==> PIPEPOWERDOWNL21 PIPEPOWERDOWNL21)
			(conn PCIE PIPEPOWERDOWNL20 ==> PIPEPOWERDOWNL20 PIPEPOWERDOWNL20)
			(conn PCIE PIPEPOWERDOWNL11 ==> PIPEPOWERDOWNL11 PIPEPOWERDOWNL11)
			(conn PCIE PIPEPOWERDOWNL10 ==> PIPEPOWERDOWNL10 PIPEPOWERDOWNL10)
			(conn PCIE PIPEPOWERDOWNL01 ==> PIPEPOWERDOWNL01 PIPEPOWERDOWNL01)
			(conn PCIE PIPEPOWERDOWNL00 ==> PIPEPOWERDOWNL00 PIPEPOWERDOWNL00)
			(conn PCIE PIPEDESKEWLANESL7 ==> PIPEDESKEWLANESL7 PIPEDESKEWLANESL7)
			(conn PCIE PIPEDESKEWLANESL6 ==> PIPEDESKEWLANESL6 PIPEDESKEWLANESL6)
			(conn PCIE PIPEDESKEWLANESL5 ==> PIPEDESKEWLANESL5 PIPEDESKEWLANESL5)
			(conn PCIE PIPEDESKEWLANESL4 ==> PIPEDESKEWLANESL4 PIPEDESKEWLANESL4)
			(conn PCIE PIPEDESKEWLANESL3 ==> PIPEDESKEWLANESL3 PIPEDESKEWLANESL3)
			(conn PCIE PIPEDESKEWLANESL2 ==> PIPEDESKEWLANESL2 PIPEDESKEWLANESL2)
			(conn PCIE PIPEDESKEWLANESL1 ==> PIPEDESKEWLANESL1 PIPEDESKEWLANESL1)
			(conn PCIE PIPEDESKEWLANESL0 ==> PIPEDESKEWLANESL0 PIPEDESKEWLANESL0)
			(conn PCIE MIMTXBWEN ==> MIMTXBWEN MIMTXBWEN)
			(conn PCIE MIMTXBWDATA63 ==> MIMTXBWDATA63 MIMTXBWDATA63)
			(conn PCIE MIMTXBWDATA62 ==> MIMTXBWDATA62 MIMTXBWDATA62)
			(conn PCIE MIMTXBWDATA61 ==> MIMTXBWDATA61 MIMTXBWDATA61)
			(conn PCIE MIMTXBWDATA60 ==> MIMTXBWDATA60 MIMTXBWDATA60)
			(conn PCIE MIMTXBWDATA59 ==> MIMTXBWDATA59 MIMTXBWDATA59)
			(conn PCIE MIMTXBWDATA58 ==> MIMTXBWDATA58 MIMTXBWDATA58)
			(conn PCIE MIMTXBWDATA57 ==> MIMTXBWDATA57 MIMTXBWDATA57)
			(conn PCIE MIMTXBWDATA56 ==> MIMTXBWDATA56 MIMTXBWDATA56)
			(conn PCIE MIMTXBWDATA55 ==> MIMTXBWDATA55 MIMTXBWDATA55)
			(conn PCIE MIMTXBWDATA54 ==> MIMTXBWDATA54 MIMTXBWDATA54)
			(conn PCIE MIMTXBWDATA53 ==> MIMTXBWDATA53 MIMTXBWDATA53)
			(conn PCIE MIMTXBWDATA52 ==> MIMTXBWDATA52 MIMTXBWDATA52)
			(conn PCIE MIMTXBWDATA51 ==> MIMTXBWDATA51 MIMTXBWDATA51)
			(conn PCIE MIMTXBWDATA50 ==> MIMTXBWDATA50 MIMTXBWDATA50)
			(conn PCIE MIMTXBWDATA49 ==> MIMTXBWDATA49 MIMTXBWDATA49)
			(conn PCIE MIMTXBWDATA48 ==> MIMTXBWDATA48 MIMTXBWDATA48)
			(conn PCIE MIMTXBWDATA47 ==> MIMTXBWDATA47 MIMTXBWDATA47)
			(conn PCIE MIMTXBWDATA46 ==> MIMTXBWDATA46 MIMTXBWDATA46)
			(conn PCIE MIMTXBWDATA45 ==> MIMTXBWDATA45 MIMTXBWDATA45)
			(conn PCIE MIMTXBWDATA44 ==> MIMTXBWDATA44 MIMTXBWDATA44)
			(conn PCIE MIMTXBWDATA43 ==> MIMTXBWDATA43 MIMTXBWDATA43)
			(conn PCIE MIMTXBWDATA42 ==> MIMTXBWDATA42 MIMTXBWDATA42)
			(conn PCIE MIMTXBWDATA41 ==> MIMTXBWDATA41 MIMTXBWDATA41)
			(conn PCIE MIMTXBWDATA40 ==> MIMTXBWDATA40 MIMTXBWDATA40)
			(conn PCIE MIMTXBWDATA39 ==> MIMTXBWDATA39 MIMTXBWDATA39)
			(conn PCIE MIMTXBWDATA38 ==> MIMTXBWDATA38 MIMTXBWDATA38)
			(conn PCIE MIMTXBWDATA37 ==> MIMTXBWDATA37 MIMTXBWDATA37)
			(conn PCIE MIMTXBWDATA36 ==> MIMTXBWDATA36 MIMTXBWDATA36)
			(conn PCIE MIMTXBWDATA35 ==> MIMTXBWDATA35 MIMTXBWDATA35)
			(conn PCIE MIMTXBWDATA34 ==> MIMTXBWDATA34 MIMTXBWDATA34)
			(conn PCIE MIMTXBWDATA33 ==> MIMTXBWDATA33 MIMTXBWDATA33)
			(conn PCIE MIMTXBWDATA32 ==> MIMTXBWDATA32 MIMTXBWDATA32)
			(conn PCIE MIMTXBWDATA31 ==> MIMTXBWDATA31 MIMTXBWDATA31)
			(conn PCIE MIMTXBWDATA30 ==> MIMTXBWDATA30 MIMTXBWDATA30)
			(conn PCIE MIMTXBWDATA29 ==> MIMTXBWDATA29 MIMTXBWDATA29)
			(conn PCIE MIMTXBWDATA28 ==> MIMTXBWDATA28 MIMTXBWDATA28)
			(conn PCIE MIMTXBWDATA27 ==> MIMTXBWDATA27 MIMTXBWDATA27)
			(conn PCIE MIMTXBWDATA26 ==> MIMTXBWDATA26 MIMTXBWDATA26)
			(conn PCIE MIMTXBWDATA25 ==> MIMTXBWDATA25 MIMTXBWDATA25)
			(conn PCIE MIMTXBWDATA24 ==> MIMTXBWDATA24 MIMTXBWDATA24)
			(conn PCIE MIMTXBWDATA23 ==> MIMTXBWDATA23 MIMTXBWDATA23)
			(conn PCIE MIMTXBWDATA22 ==> MIMTXBWDATA22 MIMTXBWDATA22)
			(conn PCIE MIMTXBWDATA21 ==> MIMTXBWDATA21 MIMTXBWDATA21)
			(conn PCIE MIMTXBWDATA20 ==> MIMTXBWDATA20 MIMTXBWDATA20)
			(conn PCIE MIMTXBWDATA19 ==> MIMTXBWDATA19 MIMTXBWDATA19)
			(conn PCIE MIMTXBWDATA18 ==> MIMTXBWDATA18 MIMTXBWDATA18)
			(conn PCIE MIMTXBWDATA17 ==> MIMTXBWDATA17 MIMTXBWDATA17)
			(conn PCIE MIMTXBWDATA16 ==> MIMTXBWDATA16 MIMTXBWDATA16)
			(conn PCIE MIMTXBWDATA15 ==> MIMTXBWDATA15 MIMTXBWDATA15)
			(conn PCIE MIMTXBWDATA14 ==> MIMTXBWDATA14 MIMTXBWDATA14)
			(conn PCIE MIMTXBWDATA13 ==> MIMTXBWDATA13 MIMTXBWDATA13)
			(conn PCIE MIMTXBWDATA12 ==> MIMTXBWDATA12 MIMTXBWDATA12)
			(conn PCIE MIMTXBWDATA11 ==> MIMTXBWDATA11 MIMTXBWDATA11)
			(conn PCIE MIMTXBWDATA10 ==> MIMTXBWDATA10 MIMTXBWDATA10)
			(conn PCIE MIMTXBWDATA9 ==> MIMTXBWDATA9 MIMTXBWDATA9)
			(conn PCIE MIMTXBWDATA8 ==> MIMTXBWDATA8 MIMTXBWDATA8)
			(conn PCIE MIMTXBWDATA7 ==> MIMTXBWDATA7 MIMTXBWDATA7)
			(conn PCIE MIMTXBWDATA6 ==> MIMTXBWDATA6 MIMTXBWDATA6)
			(conn PCIE MIMTXBWDATA5 ==> MIMTXBWDATA5 MIMTXBWDATA5)
			(conn PCIE MIMTXBWDATA4 ==> MIMTXBWDATA4 MIMTXBWDATA4)
			(conn PCIE MIMTXBWDATA3 ==> MIMTXBWDATA3 MIMTXBWDATA3)
			(conn PCIE MIMTXBWDATA2 ==> MIMTXBWDATA2 MIMTXBWDATA2)
			(conn PCIE MIMTXBWDATA1 ==> MIMTXBWDATA1 MIMTXBWDATA1)
			(conn PCIE MIMTXBWDATA0 ==> MIMTXBWDATA0 MIMTXBWDATA0)
			(conn PCIE MIMTXBWADD12 ==> MIMTXBWADD12 MIMTXBWADD12)
			(conn PCIE MIMTXBWADD11 ==> MIMTXBWADD11 MIMTXBWADD11)
			(conn PCIE MIMTXBWADD10 ==> MIMTXBWADD10 MIMTXBWADD10)
			(conn PCIE MIMTXBWADD9 ==> MIMTXBWADD9 MIMTXBWADD9)
			(conn PCIE MIMTXBWADD8 ==> MIMTXBWADD8 MIMTXBWADD8)
			(conn PCIE MIMTXBWADD7 ==> MIMTXBWADD7 MIMTXBWADD7)
			(conn PCIE MIMTXBWADD6 ==> MIMTXBWADD6 MIMTXBWADD6)
			(conn PCIE MIMTXBWADD5 ==> MIMTXBWADD5 MIMTXBWADD5)
			(conn PCIE MIMTXBWADD4 ==> MIMTXBWADD4 MIMTXBWADD4)
			(conn PCIE MIMTXBWADD3 ==> MIMTXBWADD3 MIMTXBWADD3)
			(conn PCIE MIMTXBWADD2 ==> MIMTXBWADD2 MIMTXBWADD2)
			(conn PCIE MIMTXBWADD1 ==> MIMTXBWADD1 MIMTXBWADD1)
			(conn PCIE MIMTXBWADD0 ==> MIMTXBWADD0 MIMTXBWADD0)
			(conn PCIE MIMTXBREN ==> MIMTXBREN MIMTXBREN)
			(conn PCIE MIMTXBRADD12 ==> MIMTXBRADD12 MIMTXBRADD12)
			(conn PCIE MIMTXBRADD11 ==> MIMTXBRADD11 MIMTXBRADD11)
			(conn PCIE MIMTXBRADD10 ==> MIMTXBRADD10 MIMTXBRADD10)
			(conn PCIE MIMTXBRADD9 ==> MIMTXBRADD9 MIMTXBRADD9)
			(conn PCIE MIMTXBRADD8 ==> MIMTXBRADD8 MIMTXBRADD8)
			(conn PCIE MIMTXBRADD7 ==> MIMTXBRADD7 MIMTXBRADD7)
			(conn PCIE MIMTXBRADD6 ==> MIMTXBRADD6 MIMTXBRADD6)
			(conn PCIE MIMTXBRADD5 ==> MIMTXBRADD5 MIMTXBRADD5)
			(conn PCIE MIMTXBRADD4 ==> MIMTXBRADD4 MIMTXBRADD4)
			(conn PCIE MIMTXBRADD3 ==> MIMTXBRADD3 MIMTXBRADD3)
			(conn PCIE MIMTXBRADD2 ==> MIMTXBRADD2 MIMTXBRADD2)
			(conn PCIE MIMTXBRADD1 ==> MIMTXBRADD1 MIMTXBRADD1)
			(conn PCIE MIMTXBRADD0 ==> MIMTXBRADD0 MIMTXBRADD0)
			(conn PCIE MIMRXBWEN ==> MIMRXBWEN MIMRXBWEN)
			(conn PCIE MIMRXBWDATA63 ==> MIMRXBWDATA63 MIMRXBWDATA63)
			(conn PCIE MIMRXBWDATA62 ==> MIMRXBWDATA62 MIMRXBWDATA62)
			(conn PCIE MIMRXBWDATA61 ==> MIMRXBWDATA61 MIMRXBWDATA61)
			(conn PCIE MIMRXBWDATA60 ==> MIMRXBWDATA60 MIMRXBWDATA60)
			(conn PCIE MIMRXBWDATA59 ==> MIMRXBWDATA59 MIMRXBWDATA59)
			(conn PCIE MIMRXBWDATA58 ==> MIMRXBWDATA58 MIMRXBWDATA58)
			(conn PCIE MIMRXBWDATA57 ==> MIMRXBWDATA57 MIMRXBWDATA57)
			(conn PCIE MIMRXBWDATA56 ==> MIMRXBWDATA56 MIMRXBWDATA56)
			(conn PCIE MIMRXBWDATA55 ==> MIMRXBWDATA55 MIMRXBWDATA55)
			(conn PCIE MIMRXBWDATA54 ==> MIMRXBWDATA54 MIMRXBWDATA54)
			(conn PCIE MIMRXBWDATA53 ==> MIMRXBWDATA53 MIMRXBWDATA53)
			(conn PCIE MIMRXBWDATA52 ==> MIMRXBWDATA52 MIMRXBWDATA52)
			(conn PCIE MIMRXBWDATA51 ==> MIMRXBWDATA51 MIMRXBWDATA51)
			(conn PCIE MIMRXBWDATA50 ==> MIMRXBWDATA50 MIMRXBWDATA50)
			(conn PCIE MIMRXBWDATA49 ==> MIMRXBWDATA49 MIMRXBWDATA49)
			(conn PCIE MIMRXBWDATA48 ==> MIMRXBWDATA48 MIMRXBWDATA48)
			(conn PCIE MIMRXBWDATA47 ==> MIMRXBWDATA47 MIMRXBWDATA47)
			(conn PCIE MIMRXBWDATA46 ==> MIMRXBWDATA46 MIMRXBWDATA46)
			(conn PCIE MIMRXBWDATA45 ==> MIMRXBWDATA45 MIMRXBWDATA45)
			(conn PCIE MIMRXBWDATA44 ==> MIMRXBWDATA44 MIMRXBWDATA44)
			(conn PCIE MIMRXBWDATA43 ==> MIMRXBWDATA43 MIMRXBWDATA43)
			(conn PCIE MIMRXBWDATA42 ==> MIMRXBWDATA42 MIMRXBWDATA42)
			(conn PCIE MIMRXBWDATA41 ==> MIMRXBWDATA41 MIMRXBWDATA41)
			(conn PCIE MIMRXBWDATA40 ==> MIMRXBWDATA40 MIMRXBWDATA40)
			(conn PCIE MIMRXBWDATA39 ==> MIMRXBWDATA39 MIMRXBWDATA39)
			(conn PCIE MIMRXBWDATA38 ==> MIMRXBWDATA38 MIMRXBWDATA38)
			(conn PCIE MIMRXBWDATA37 ==> MIMRXBWDATA37 MIMRXBWDATA37)
			(conn PCIE MIMRXBWDATA36 ==> MIMRXBWDATA36 MIMRXBWDATA36)
			(conn PCIE MIMRXBWDATA35 ==> MIMRXBWDATA35 MIMRXBWDATA35)
			(conn PCIE MIMRXBWDATA34 ==> MIMRXBWDATA34 MIMRXBWDATA34)
			(conn PCIE MIMRXBWDATA33 ==> MIMRXBWDATA33 MIMRXBWDATA33)
			(conn PCIE MIMRXBWDATA32 ==> MIMRXBWDATA32 MIMRXBWDATA32)
			(conn PCIE MIMRXBWDATA31 ==> MIMRXBWDATA31 MIMRXBWDATA31)
			(conn PCIE MIMRXBWDATA30 ==> MIMRXBWDATA30 MIMRXBWDATA30)
			(conn PCIE MIMRXBWDATA29 ==> MIMRXBWDATA29 MIMRXBWDATA29)
			(conn PCIE MIMRXBWDATA28 ==> MIMRXBWDATA28 MIMRXBWDATA28)
			(conn PCIE MIMRXBWDATA27 ==> MIMRXBWDATA27 MIMRXBWDATA27)
			(conn PCIE MIMRXBWDATA26 ==> MIMRXBWDATA26 MIMRXBWDATA26)
			(conn PCIE MIMRXBWDATA25 ==> MIMRXBWDATA25 MIMRXBWDATA25)
			(conn PCIE MIMRXBWDATA24 ==> MIMRXBWDATA24 MIMRXBWDATA24)
			(conn PCIE MIMRXBWDATA23 ==> MIMRXBWDATA23 MIMRXBWDATA23)
			(conn PCIE MIMRXBWDATA22 ==> MIMRXBWDATA22 MIMRXBWDATA22)
			(conn PCIE MIMRXBWDATA21 ==> MIMRXBWDATA21 MIMRXBWDATA21)
			(conn PCIE MIMRXBWDATA20 ==> MIMRXBWDATA20 MIMRXBWDATA20)
			(conn PCIE MIMRXBWDATA19 ==> MIMRXBWDATA19 MIMRXBWDATA19)
			(conn PCIE MIMRXBWDATA18 ==> MIMRXBWDATA18 MIMRXBWDATA18)
			(conn PCIE MIMRXBWDATA17 ==> MIMRXBWDATA17 MIMRXBWDATA17)
			(conn PCIE MIMRXBWDATA16 ==> MIMRXBWDATA16 MIMRXBWDATA16)
			(conn PCIE MIMRXBWDATA15 ==> MIMRXBWDATA15 MIMRXBWDATA15)
			(conn PCIE MIMRXBWDATA14 ==> MIMRXBWDATA14 MIMRXBWDATA14)
			(conn PCIE MIMRXBWDATA13 ==> MIMRXBWDATA13 MIMRXBWDATA13)
			(conn PCIE MIMRXBWDATA12 ==> MIMRXBWDATA12 MIMRXBWDATA12)
			(conn PCIE MIMRXBWDATA11 ==> MIMRXBWDATA11 MIMRXBWDATA11)
			(conn PCIE MIMRXBWDATA10 ==> MIMRXBWDATA10 MIMRXBWDATA10)
			(conn PCIE MIMRXBWDATA9 ==> MIMRXBWDATA9 MIMRXBWDATA9)
			(conn PCIE MIMRXBWDATA8 ==> MIMRXBWDATA8 MIMRXBWDATA8)
			(conn PCIE MIMRXBWDATA7 ==> MIMRXBWDATA7 MIMRXBWDATA7)
			(conn PCIE MIMRXBWDATA6 ==> MIMRXBWDATA6 MIMRXBWDATA6)
			(conn PCIE MIMRXBWDATA5 ==> MIMRXBWDATA5 MIMRXBWDATA5)
			(conn PCIE MIMRXBWDATA4 ==> MIMRXBWDATA4 MIMRXBWDATA4)
			(conn PCIE MIMRXBWDATA3 ==> MIMRXBWDATA3 MIMRXBWDATA3)
			(conn PCIE MIMRXBWDATA2 ==> MIMRXBWDATA2 MIMRXBWDATA2)
			(conn PCIE MIMRXBWDATA1 ==> MIMRXBWDATA1 MIMRXBWDATA1)
			(conn PCIE MIMRXBWDATA0 ==> MIMRXBWDATA0 MIMRXBWDATA0)
			(conn PCIE MIMRXBWADD12 ==> MIMRXBWADD12 MIMRXBWADD12)
			(conn PCIE MIMRXBWADD11 ==> MIMRXBWADD11 MIMRXBWADD11)
			(conn PCIE MIMRXBWADD10 ==> MIMRXBWADD10 MIMRXBWADD10)
			(conn PCIE MIMRXBWADD9 ==> MIMRXBWADD9 MIMRXBWADD9)
			(conn PCIE MIMRXBWADD8 ==> MIMRXBWADD8 MIMRXBWADD8)
			(conn PCIE MIMRXBWADD7 ==> MIMRXBWADD7 MIMRXBWADD7)
			(conn PCIE MIMRXBWADD6 ==> MIMRXBWADD6 MIMRXBWADD6)
			(conn PCIE MIMRXBWADD5 ==> MIMRXBWADD5 MIMRXBWADD5)
			(conn PCIE MIMRXBWADD4 ==> MIMRXBWADD4 MIMRXBWADD4)
			(conn PCIE MIMRXBWADD3 ==> MIMRXBWADD3 MIMRXBWADD3)
			(conn PCIE MIMRXBWADD2 ==> MIMRXBWADD2 MIMRXBWADD2)
			(conn PCIE MIMRXBWADD1 ==> MIMRXBWADD1 MIMRXBWADD1)
			(conn PCIE MIMRXBWADD0 ==> MIMRXBWADD0 MIMRXBWADD0)
			(conn PCIE MIMRXBREN ==> MIMRXBREN MIMRXBREN)
			(conn PCIE MIMRXBRADD12 ==> MIMRXBRADD12 MIMRXBRADD12)
			(conn PCIE MIMRXBRADD11 ==> MIMRXBRADD11 MIMRXBRADD11)
			(conn PCIE MIMRXBRADD10 ==> MIMRXBRADD10 MIMRXBRADD10)
			(conn PCIE MIMRXBRADD9 ==> MIMRXBRADD9 MIMRXBRADD9)
			(conn PCIE MIMRXBRADD8 ==> MIMRXBRADD8 MIMRXBRADD8)
			(conn PCIE MIMRXBRADD7 ==> MIMRXBRADD7 MIMRXBRADD7)
			(conn PCIE MIMRXBRADD6 ==> MIMRXBRADD6 MIMRXBRADD6)
			(conn PCIE MIMRXBRADD5 ==> MIMRXBRADD5 MIMRXBRADD5)
			(conn PCIE MIMRXBRADD4 ==> MIMRXBRADD4 MIMRXBRADD4)
			(conn PCIE MIMRXBRADD3 ==> MIMRXBRADD3 MIMRXBRADD3)
			(conn PCIE MIMRXBRADD2 ==> MIMRXBRADD2 MIMRXBRADD2)
			(conn PCIE MIMRXBRADD1 ==> MIMRXBRADD1 MIMRXBRADD1)
			(conn PCIE MIMRXBRADD0 ==> MIMRXBRADD0 MIMRXBRADD0)
			(conn PCIE MIMDLLBWEN ==> MIMDLLBWEN MIMDLLBWEN)
			(conn PCIE MIMDLLBWDATA63 ==> MIMDLLBWDATA63 MIMDLLBWDATA63)
			(conn PCIE MIMDLLBWDATA62 ==> MIMDLLBWDATA62 MIMDLLBWDATA62)
			(conn PCIE MIMDLLBWDATA61 ==> MIMDLLBWDATA61 MIMDLLBWDATA61)
			(conn PCIE MIMDLLBWDATA60 ==> MIMDLLBWDATA60 MIMDLLBWDATA60)
			(conn PCIE MIMDLLBWDATA59 ==> MIMDLLBWDATA59 MIMDLLBWDATA59)
			(conn PCIE MIMDLLBWDATA58 ==> MIMDLLBWDATA58 MIMDLLBWDATA58)
			(conn PCIE MIMDLLBWDATA57 ==> MIMDLLBWDATA57 MIMDLLBWDATA57)
			(conn PCIE MIMDLLBWDATA56 ==> MIMDLLBWDATA56 MIMDLLBWDATA56)
			(conn PCIE MIMDLLBWDATA55 ==> MIMDLLBWDATA55 MIMDLLBWDATA55)
			(conn PCIE MIMDLLBWDATA54 ==> MIMDLLBWDATA54 MIMDLLBWDATA54)
			(conn PCIE MIMDLLBWDATA53 ==> MIMDLLBWDATA53 MIMDLLBWDATA53)
			(conn PCIE MIMDLLBWDATA52 ==> MIMDLLBWDATA52 MIMDLLBWDATA52)
			(conn PCIE MIMDLLBWDATA51 ==> MIMDLLBWDATA51 MIMDLLBWDATA51)
			(conn PCIE MIMDLLBWDATA50 ==> MIMDLLBWDATA50 MIMDLLBWDATA50)
			(conn PCIE MIMDLLBWDATA49 ==> MIMDLLBWDATA49 MIMDLLBWDATA49)
			(conn PCIE MIMDLLBWDATA48 ==> MIMDLLBWDATA48 MIMDLLBWDATA48)
			(conn PCIE MIMDLLBWDATA47 ==> MIMDLLBWDATA47 MIMDLLBWDATA47)
			(conn PCIE MIMDLLBWDATA46 ==> MIMDLLBWDATA46 MIMDLLBWDATA46)
			(conn PCIE MIMDLLBWDATA45 ==> MIMDLLBWDATA45 MIMDLLBWDATA45)
			(conn PCIE MIMDLLBWDATA44 ==> MIMDLLBWDATA44 MIMDLLBWDATA44)
			(conn PCIE MIMDLLBWDATA43 ==> MIMDLLBWDATA43 MIMDLLBWDATA43)
			(conn PCIE MIMDLLBWDATA42 ==> MIMDLLBWDATA42 MIMDLLBWDATA42)
			(conn PCIE MIMDLLBWDATA41 ==> MIMDLLBWDATA41 MIMDLLBWDATA41)
			(conn PCIE MIMDLLBWDATA40 ==> MIMDLLBWDATA40 MIMDLLBWDATA40)
			(conn PCIE MIMDLLBWDATA39 ==> MIMDLLBWDATA39 MIMDLLBWDATA39)
			(conn PCIE MIMDLLBWDATA38 ==> MIMDLLBWDATA38 MIMDLLBWDATA38)
			(conn PCIE MIMDLLBWDATA37 ==> MIMDLLBWDATA37 MIMDLLBWDATA37)
			(conn PCIE MIMDLLBWDATA36 ==> MIMDLLBWDATA36 MIMDLLBWDATA36)
			(conn PCIE MIMDLLBWDATA35 ==> MIMDLLBWDATA35 MIMDLLBWDATA35)
			(conn PCIE MIMDLLBWDATA34 ==> MIMDLLBWDATA34 MIMDLLBWDATA34)
			(conn PCIE MIMDLLBWDATA33 ==> MIMDLLBWDATA33 MIMDLLBWDATA33)
			(conn PCIE MIMDLLBWDATA32 ==> MIMDLLBWDATA32 MIMDLLBWDATA32)
			(conn PCIE MIMDLLBWDATA31 ==> MIMDLLBWDATA31 MIMDLLBWDATA31)
			(conn PCIE MIMDLLBWDATA30 ==> MIMDLLBWDATA30 MIMDLLBWDATA30)
			(conn PCIE MIMDLLBWDATA29 ==> MIMDLLBWDATA29 MIMDLLBWDATA29)
			(conn PCIE MIMDLLBWDATA28 ==> MIMDLLBWDATA28 MIMDLLBWDATA28)
			(conn PCIE MIMDLLBWDATA27 ==> MIMDLLBWDATA27 MIMDLLBWDATA27)
			(conn PCIE MIMDLLBWDATA26 ==> MIMDLLBWDATA26 MIMDLLBWDATA26)
			(conn PCIE MIMDLLBWDATA25 ==> MIMDLLBWDATA25 MIMDLLBWDATA25)
			(conn PCIE MIMDLLBWDATA24 ==> MIMDLLBWDATA24 MIMDLLBWDATA24)
			(conn PCIE MIMDLLBWDATA23 ==> MIMDLLBWDATA23 MIMDLLBWDATA23)
			(conn PCIE MIMDLLBWDATA22 ==> MIMDLLBWDATA22 MIMDLLBWDATA22)
			(conn PCIE MIMDLLBWDATA21 ==> MIMDLLBWDATA21 MIMDLLBWDATA21)
			(conn PCIE MIMDLLBWDATA20 ==> MIMDLLBWDATA20 MIMDLLBWDATA20)
			(conn PCIE MIMDLLBWDATA19 ==> MIMDLLBWDATA19 MIMDLLBWDATA19)
			(conn PCIE MIMDLLBWDATA18 ==> MIMDLLBWDATA18 MIMDLLBWDATA18)
			(conn PCIE MIMDLLBWDATA17 ==> MIMDLLBWDATA17 MIMDLLBWDATA17)
			(conn PCIE MIMDLLBWDATA16 ==> MIMDLLBWDATA16 MIMDLLBWDATA16)
			(conn PCIE MIMDLLBWDATA15 ==> MIMDLLBWDATA15 MIMDLLBWDATA15)
			(conn PCIE MIMDLLBWDATA14 ==> MIMDLLBWDATA14 MIMDLLBWDATA14)
			(conn PCIE MIMDLLBWDATA13 ==> MIMDLLBWDATA13 MIMDLLBWDATA13)
			(conn PCIE MIMDLLBWDATA12 ==> MIMDLLBWDATA12 MIMDLLBWDATA12)
			(conn PCIE MIMDLLBWDATA11 ==> MIMDLLBWDATA11 MIMDLLBWDATA11)
			(conn PCIE MIMDLLBWDATA10 ==> MIMDLLBWDATA10 MIMDLLBWDATA10)
			(conn PCIE MIMDLLBWDATA9 ==> MIMDLLBWDATA9 MIMDLLBWDATA9)
			(conn PCIE MIMDLLBWDATA8 ==> MIMDLLBWDATA8 MIMDLLBWDATA8)
			(conn PCIE MIMDLLBWDATA7 ==> MIMDLLBWDATA7 MIMDLLBWDATA7)
			(conn PCIE MIMDLLBWDATA6 ==> MIMDLLBWDATA6 MIMDLLBWDATA6)
			(conn PCIE MIMDLLBWDATA5 ==> MIMDLLBWDATA5 MIMDLLBWDATA5)
			(conn PCIE MIMDLLBWDATA4 ==> MIMDLLBWDATA4 MIMDLLBWDATA4)
			(conn PCIE MIMDLLBWDATA3 ==> MIMDLLBWDATA3 MIMDLLBWDATA3)
			(conn PCIE MIMDLLBWDATA2 ==> MIMDLLBWDATA2 MIMDLLBWDATA2)
			(conn PCIE MIMDLLBWDATA1 ==> MIMDLLBWDATA1 MIMDLLBWDATA1)
			(conn PCIE MIMDLLBWDATA0 ==> MIMDLLBWDATA0 MIMDLLBWDATA0)
			(conn PCIE MIMDLLBWADD11 ==> MIMDLLBWADD11 MIMDLLBWADD11)
			(conn PCIE MIMDLLBWADD10 ==> MIMDLLBWADD10 MIMDLLBWADD10)
			(conn PCIE MIMDLLBWADD9 ==> MIMDLLBWADD9 MIMDLLBWADD9)
			(conn PCIE MIMDLLBWADD8 ==> MIMDLLBWADD8 MIMDLLBWADD8)
			(conn PCIE MIMDLLBWADD7 ==> MIMDLLBWADD7 MIMDLLBWADD7)
			(conn PCIE MIMDLLBWADD6 ==> MIMDLLBWADD6 MIMDLLBWADD6)
			(conn PCIE MIMDLLBWADD5 ==> MIMDLLBWADD5 MIMDLLBWADD5)
			(conn PCIE MIMDLLBWADD4 ==> MIMDLLBWADD4 MIMDLLBWADD4)
			(conn PCIE MIMDLLBWADD3 ==> MIMDLLBWADD3 MIMDLLBWADD3)
			(conn PCIE MIMDLLBWADD2 ==> MIMDLLBWADD2 MIMDLLBWADD2)
			(conn PCIE MIMDLLBWADD1 ==> MIMDLLBWADD1 MIMDLLBWADD1)
			(conn PCIE MIMDLLBWADD0 ==> MIMDLLBWADD0 MIMDLLBWADD0)
			(conn PCIE MIMDLLBREN ==> MIMDLLBREN MIMDLLBREN)
			(conn PCIE MIMDLLBRADD11 ==> MIMDLLBRADD11 MIMDLLBRADD11)
			(conn PCIE MIMDLLBRADD10 ==> MIMDLLBRADD10 MIMDLLBRADD10)
			(conn PCIE MIMDLLBRADD9 ==> MIMDLLBRADD9 MIMDLLBRADD9)
			(conn PCIE MIMDLLBRADD8 ==> MIMDLLBRADD8 MIMDLLBRADD8)
			(conn PCIE MIMDLLBRADD7 ==> MIMDLLBRADD7 MIMDLLBRADD7)
			(conn PCIE MIMDLLBRADD6 ==> MIMDLLBRADD6 MIMDLLBRADD6)
			(conn PCIE MIMDLLBRADD5 ==> MIMDLLBRADD5 MIMDLLBRADD5)
			(conn PCIE MIMDLLBRADD4 ==> MIMDLLBRADD4 MIMDLLBRADD4)
			(conn PCIE MIMDLLBRADD3 ==> MIMDLLBRADD3 MIMDLLBRADD3)
			(conn PCIE MIMDLLBRADD2 ==> MIMDLLBRADD2 MIMDLLBRADD2)
			(conn PCIE MIMDLLBRADD1 ==> MIMDLLBRADD1 MIMDLLBRADD1)
			(conn PCIE MIMDLLBRADD0 ==> MIMDLLBRADD0 MIMDLLBRADD0)
			(conn PCIE MGMTSTATSCREDIT11 ==> MGMTSTATSCREDIT11 MGMTSTATSCREDIT11)
			(conn PCIE MGMTSTATSCREDIT10 ==> MGMTSTATSCREDIT10 MGMTSTATSCREDIT10)
			(conn PCIE MGMTSTATSCREDIT9 ==> MGMTSTATSCREDIT9 MGMTSTATSCREDIT9)
			(conn PCIE MGMTSTATSCREDIT8 ==> MGMTSTATSCREDIT8 MGMTSTATSCREDIT8)
			(conn PCIE MGMTSTATSCREDIT7 ==> MGMTSTATSCREDIT7 MGMTSTATSCREDIT7)
			(conn PCIE MGMTSTATSCREDIT6 ==> MGMTSTATSCREDIT6 MGMTSTATSCREDIT6)
			(conn PCIE MGMTSTATSCREDIT5 ==> MGMTSTATSCREDIT5 MGMTSTATSCREDIT5)
			(conn PCIE MGMTSTATSCREDIT4 ==> MGMTSTATSCREDIT4 MGMTSTATSCREDIT4)
			(conn PCIE MGMTSTATSCREDIT3 ==> MGMTSTATSCREDIT3 MGMTSTATSCREDIT3)
			(conn PCIE MGMTSTATSCREDIT2 ==> MGMTSTATSCREDIT2 MGMTSTATSCREDIT2)
			(conn PCIE MGMTSTATSCREDIT1 ==> MGMTSTATSCREDIT1 MGMTSTATSCREDIT1)
			(conn PCIE MGMTSTATSCREDIT0 ==> MGMTSTATSCREDIT0 MGMTSTATSCREDIT0)
			(conn PCIE MGMTRDATA31 ==> MGMTRDATA31 MGMTRDATA31)
			(conn PCIE MGMTRDATA30 ==> MGMTRDATA30 MGMTRDATA30)
			(conn PCIE MGMTRDATA29 ==> MGMTRDATA29 MGMTRDATA29)
			(conn PCIE MGMTRDATA28 ==> MGMTRDATA28 MGMTRDATA28)
			(conn PCIE MGMTRDATA27 ==> MGMTRDATA27 MGMTRDATA27)
			(conn PCIE MGMTRDATA26 ==> MGMTRDATA26 MGMTRDATA26)
			(conn PCIE MGMTRDATA25 ==> MGMTRDATA25 MGMTRDATA25)
			(conn PCIE MGMTRDATA24 ==> MGMTRDATA24 MGMTRDATA24)
			(conn PCIE MGMTRDATA23 ==> MGMTRDATA23 MGMTRDATA23)
			(conn PCIE MGMTRDATA22 ==> MGMTRDATA22 MGMTRDATA22)
			(conn PCIE MGMTRDATA21 ==> MGMTRDATA21 MGMTRDATA21)
			(conn PCIE MGMTRDATA20 ==> MGMTRDATA20 MGMTRDATA20)
			(conn PCIE MGMTRDATA19 ==> MGMTRDATA19 MGMTRDATA19)
			(conn PCIE MGMTRDATA18 ==> MGMTRDATA18 MGMTRDATA18)
			(conn PCIE MGMTRDATA17 ==> MGMTRDATA17 MGMTRDATA17)
			(conn PCIE MGMTRDATA16 ==> MGMTRDATA16 MGMTRDATA16)
			(conn PCIE MGMTRDATA15 ==> MGMTRDATA15 MGMTRDATA15)
			(conn PCIE MGMTRDATA14 ==> MGMTRDATA14 MGMTRDATA14)
			(conn PCIE MGMTRDATA13 ==> MGMTRDATA13 MGMTRDATA13)
			(conn PCIE MGMTRDATA12 ==> MGMTRDATA12 MGMTRDATA12)
			(conn PCIE MGMTRDATA11 ==> MGMTRDATA11 MGMTRDATA11)
			(conn PCIE MGMTRDATA10 ==> MGMTRDATA10 MGMTRDATA10)
			(conn PCIE MGMTRDATA9 ==> MGMTRDATA9 MGMTRDATA9)
			(conn PCIE MGMTRDATA8 ==> MGMTRDATA8 MGMTRDATA8)
			(conn PCIE MGMTRDATA7 ==> MGMTRDATA7 MGMTRDATA7)
			(conn PCIE MGMTRDATA6 ==> MGMTRDATA6 MGMTRDATA6)
			(conn PCIE MGMTRDATA5 ==> MGMTRDATA5 MGMTRDATA5)
			(conn PCIE MGMTRDATA4 ==> MGMTRDATA4 MGMTRDATA4)
			(conn PCIE MGMTRDATA3 ==> MGMTRDATA3 MGMTRDATA3)
			(conn PCIE MGMTRDATA2 ==> MGMTRDATA2 MGMTRDATA2)
			(conn PCIE MGMTRDATA1 ==> MGMTRDATA1 MGMTRDATA1)
			(conn PCIE MGMTRDATA0 ==> MGMTRDATA0 MGMTRDATA0)
			(conn PCIE MGMTPSO16 ==> MGMTPSO16 MGMTPSO16)
			(conn PCIE MGMTPSO15 ==> MGMTPSO15 MGMTPSO15)
			(conn PCIE MGMTPSO14 ==> MGMTPSO14 MGMTPSO14)
			(conn PCIE MGMTPSO13 ==> MGMTPSO13 MGMTPSO13)
			(conn PCIE MGMTPSO12 ==> MGMTPSO12 MGMTPSO12)
			(conn PCIE MGMTPSO11 ==> MGMTPSO11 MGMTPSO11)
			(conn PCIE MGMTPSO10 ==> MGMTPSO10 MGMTPSO10)
			(conn PCIE MGMTPSO9 ==> MGMTPSO9 MGMTPSO9)
			(conn PCIE MGMTPSO8 ==> MGMTPSO8 MGMTPSO8)
			(conn PCIE MGMTPSO7 ==> MGMTPSO7 MGMTPSO7)
			(conn PCIE MGMTPSO6 ==> MGMTPSO6 MGMTPSO6)
			(conn PCIE MGMTPSO5 ==> MGMTPSO5 MGMTPSO5)
			(conn PCIE MGMTPSO4 ==> MGMTPSO4 MGMTPSO4)
			(conn PCIE MGMTPSO3 ==> MGMTPSO3 MGMTPSO3)
			(conn PCIE MGMTPSO2 ==> MGMTPSO2 MGMTPSO2)
			(conn PCIE MGMTPSO1 ==> MGMTPSO1 MGMTPSO1)
			(conn PCIE MGMTPSO0 ==> MGMTPSO0 MGMTPSO0)
			(conn PCIE LLKTXDSTRDYN ==> LLKTXDSTRDYN LLKTXDSTRDYN)
			(conn PCIE LLKTXCONFIGREADYN ==> LLKTXCONFIGREADYN LLKTXCONFIGREADYN)
			(conn PCIE LLKTXCHPOSTEDREADYN7 ==> LLKTXCHPOSTEDREADYN7 LLKTXCHPOSTEDREADYN7)
			(conn PCIE LLKTXCHPOSTEDREADYN6 ==> LLKTXCHPOSTEDREADYN6 LLKTXCHPOSTEDREADYN6)
			(conn PCIE LLKTXCHPOSTEDREADYN5 ==> LLKTXCHPOSTEDREADYN5 LLKTXCHPOSTEDREADYN5)
			(conn PCIE LLKTXCHPOSTEDREADYN4 ==> LLKTXCHPOSTEDREADYN4 LLKTXCHPOSTEDREADYN4)
			(conn PCIE LLKTXCHPOSTEDREADYN3 ==> LLKTXCHPOSTEDREADYN3 LLKTXCHPOSTEDREADYN3)
			(conn PCIE LLKTXCHPOSTEDREADYN2 ==> LLKTXCHPOSTEDREADYN2 LLKTXCHPOSTEDREADYN2)
			(conn PCIE LLKTXCHPOSTEDREADYN1 ==> LLKTXCHPOSTEDREADYN1 LLKTXCHPOSTEDREADYN1)
			(conn PCIE LLKTXCHPOSTEDREADYN0 ==> LLKTXCHPOSTEDREADYN0 LLKTXCHPOSTEDREADYN0)
			(conn PCIE LLKTXCHNONPOSTEDREADYN7 ==> LLKTXCHNONPOSTEDREADYN7 LLKTXCHNONPOSTEDREADYN7)
			(conn PCIE LLKTXCHNONPOSTEDREADYN6 ==> LLKTXCHNONPOSTEDREADYN6 LLKTXCHNONPOSTEDREADYN6)
			(conn PCIE LLKTXCHNONPOSTEDREADYN5 ==> LLKTXCHNONPOSTEDREADYN5 LLKTXCHNONPOSTEDREADYN5)
			(conn PCIE LLKTXCHNONPOSTEDREADYN4 ==> LLKTXCHNONPOSTEDREADYN4 LLKTXCHNONPOSTEDREADYN4)
			(conn PCIE LLKTXCHNONPOSTEDREADYN3 ==> LLKTXCHNONPOSTEDREADYN3 LLKTXCHNONPOSTEDREADYN3)
			(conn PCIE LLKTXCHNONPOSTEDREADYN2 ==> LLKTXCHNONPOSTEDREADYN2 LLKTXCHNONPOSTEDREADYN2)
			(conn PCIE LLKTXCHNONPOSTEDREADYN1 ==> LLKTXCHNONPOSTEDREADYN1 LLKTXCHNONPOSTEDREADYN1)
			(conn PCIE LLKTXCHNONPOSTEDREADYN0 ==> LLKTXCHNONPOSTEDREADYN0 LLKTXCHNONPOSTEDREADYN0)
			(conn PCIE LLKTXCHCOMPLETIONREADYN7 ==> LLKTXCHCOMPLETIONREADYN7 LLKTXCHCOMPLETIONREADYN7)
			(conn PCIE LLKTXCHCOMPLETIONREADYN6 ==> LLKTXCHCOMPLETIONREADYN6 LLKTXCHCOMPLETIONREADYN6)
			(conn PCIE LLKTXCHCOMPLETIONREADYN5 ==> LLKTXCHCOMPLETIONREADYN5 LLKTXCHCOMPLETIONREADYN5)
			(conn PCIE LLKTXCHCOMPLETIONREADYN4 ==> LLKTXCHCOMPLETIONREADYN4 LLKTXCHCOMPLETIONREADYN4)
			(conn PCIE LLKTXCHCOMPLETIONREADYN3 ==> LLKTXCHCOMPLETIONREADYN3 LLKTXCHCOMPLETIONREADYN3)
			(conn PCIE LLKTXCHCOMPLETIONREADYN2 ==> LLKTXCHCOMPLETIONREADYN2 LLKTXCHCOMPLETIONREADYN2)
			(conn PCIE LLKTXCHCOMPLETIONREADYN1 ==> LLKTXCHCOMPLETIONREADYN1 LLKTXCHCOMPLETIONREADYN1)
			(conn PCIE LLKTXCHCOMPLETIONREADYN0 ==> LLKTXCHCOMPLETIONREADYN0 LLKTXCHCOMPLETIONREADYN0)
			(conn PCIE LLKTXCHANSPACE9 ==> LLKTXCHANSPACE9 LLKTXCHANSPACE9)
			(conn PCIE LLKTXCHANSPACE8 ==> LLKTXCHANSPACE8 LLKTXCHANSPACE8)
			(conn PCIE LLKTXCHANSPACE7 ==> LLKTXCHANSPACE7 LLKTXCHANSPACE7)
			(conn PCIE LLKTXCHANSPACE6 ==> LLKTXCHANSPACE6 LLKTXCHANSPACE6)
			(conn PCIE LLKTXCHANSPACE5 ==> LLKTXCHANSPACE5 LLKTXCHANSPACE5)
			(conn PCIE LLKTXCHANSPACE4 ==> LLKTXCHANSPACE4 LLKTXCHANSPACE4)
			(conn PCIE LLKTXCHANSPACE3 ==> LLKTXCHANSPACE3 LLKTXCHANSPACE3)
			(conn PCIE LLKTXCHANSPACE2 ==> LLKTXCHANSPACE2 LLKTXCHANSPACE2)
			(conn PCIE LLKTXCHANSPACE1 ==> LLKTXCHANSPACE1 LLKTXCHANSPACE1)
			(conn PCIE LLKTXCHANSPACE0 ==> LLKTXCHANSPACE0 LLKTXCHANSPACE0)
			(conn PCIE LLKTCSTATUS7 ==> LLKTCSTATUS7 LLKTCSTATUS7)
			(conn PCIE LLKTCSTATUS6 ==> LLKTCSTATUS6 LLKTCSTATUS6)
			(conn PCIE LLKTCSTATUS5 ==> LLKTCSTATUS5 LLKTCSTATUS5)
			(conn PCIE LLKTCSTATUS4 ==> LLKTCSTATUS4 LLKTCSTATUS4)
			(conn PCIE LLKTCSTATUS3 ==> LLKTCSTATUS3 LLKTCSTATUS3)
			(conn PCIE LLKTCSTATUS2 ==> LLKTCSTATUS2 LLKTCSTATUS2)
			(conn PCIE LLKTCSTATUS1 ==> LLKTCSTATUS1 LLKTCSTATUS1)
			(conn PCIE LLKTCSTATUS0 ==> LLKTCSTATUS0 LLKTCSTATUS0)
			(conn PCIE LLKRXVALIDN1 ==> LLKRXVALIDN1 LLKRXVALIDN1)
			(conn PCIE LLKRXVALIDN0 ==> LLKRXVALIDN0 LLKRXVALIDN0)
			(conn PCIE LLKRXSRCRDYN ==> LLKRXSRCRDYN LLKRXSRCRDYN)
			(conn PCIE LLKRXSRCLASTREQN ==> LLKRXSRCLASTREQN LLKRXSRCLASTREQN)
			(conn PCIE LLKRXSRCDSCN ==> LLKRXSRCDSCN LLKRXSRCDSCN)
			(conn PCIE LLKRXSOPN ==> LLKRXSOPN LLKRXSOPN)
			(conn PCIE LLKRXSOFN ==> LLKRXSOFN LLKRXSOFN)
			(conn PCIE LLKRXPREFERREDTYPE15 ==> LLKRXPREFERREDTYPE15 LLKRXPREFERREDTYPE15)
			(conn PCIE LLKRXPREFERREDTYPE14 ==> LLKRXPREFERREDTYPE14 LLKRXPREFERREDTYPE14)
			(conn PCIE LLKRXPREFERREDTYPE13 ==> LLKRXPREFERREDTYPE13 LLKRXPREFERREDTYPE13)
			(conn PCIE LLKRXPREFERREDTYPE12 ==> LLKRXPREFERREDTYPE12 LLKRXPREFERREDTYPE12)
			(conn PCIE LLKRXPREFERREDTYPE11 ==> LLKRXPREFERREDTYPE11 LLKRXPREFERREDTYPE11)
			(conn PCIE LLKRXPREFERREDTYPE10 ==> LLKRXPREFERREDTYPE10 LLKRXPREFERREDTYPE10)
			(conn PCIE LLKRXPREFERREDTYPE9 ==> LLKRXPREFERREDTYPE9 LLKRXPREFERREDTYPE9)
			(conn PCIE LLKRXPREFERREDTYPE8 ==> LLKRXPREFERREDTYPE8 LLKRXPREFERREDTYPE8)
			(conn PCIE LLKRXPREFERREDTYPE7 ==> LLKRXPREFERREDTYPE7 LLKRXPREFERREDTYPE7)
			(conn PCIE LLKRXPREFERREDTYPE6 ==> LLKRXPREFERREDTYPE6 LLKRXPREFERREDTYPE6)
			(conn PCIE LLKRXPREFERREDTYPE5 ==> LLKRXPREFERREDTYPE5 LLKRXPREFERREDTYPE5)
			(conn PCIE LLKRXPREFERREDTYPE4 ==> LLKRXPREFERREDTYPE4 LLKRXPREFERREDTYPE4)
			(conn PCIE LLKRXPREFERREDTYPE3 ==> LLKRXPREFERREDTYPE3 LLKRXPREFERREDTYPE3)
			(conn PCIE LLKRXPREFERREDTYPE2 ==> LLKRXPREFERREDTYPE2 LLKRXPREFERREDTYPE2)
			(conn PCIE LLKRXPREFERREDTYPE1 ==> LLKRXPREFERREDTYPE1 LLKRXPREFERREDTYPE1)
			(conn PCIE LLKRXPREFERREDTYPE0 ==> LLKRXPREFERREDTYPE0 LLKRXPREFERREDTYPE0)
			(conn PCIE LLKRXEOPN ==> LLKRXEOPN LLKRXEOPN)
			(conn PCIE LLKRXEOFN ==> LLKRXEOFN LLKRXEOFN)
			(conn PCIE LLKRXECRCBADN ==> LLKRXECRCBADN LLKRXECRCBADN)
			(conn PCIE LLKRXDATA63 ==> LLKRXDATA63 LLKRXDATA63)
			(conn PCIE LLKRXDATA62 ==> LLKRXDATA62 LLKRXDATA62)
			(conn PCIE LLKRXDATA61 ==> LLKRXDATA61 LLKRXDATA61)
			(conn PCIE LLKRXDATA60 ==> LLKRXDATA60 LLKRXDATA60)
			(conn PCIE LLKRXDATA59 ==> LLKRXDATA59 LLKRXDATA59)
			(conn PCIE LLKRXDATA58 ==> LLKRXDATA58 LLKRXDATA58)
			(conn PCIE LLKRXDATA57 ==> LLKRXDATA57 LLKRXDATA57)
			(conn PCIE LLKRXDATA56 ==> LLKRXDATA56 LLKRXDATA56)
			(conn PCIE LLKRXDATA55 ==> LLKRXDATA55 LLKRXDATA55)
			(conn PCIE LLKRXDATA54 ==> LLKRXDATA54 LLKRXDATA54)
			(conn PCIE LLKRXDATA53 ==> LLKRXDATA53 LLKRXDATA53)
			(conn PCIE LLKRXDATA52 ==> LLKRXDATA52 LLKRXDATA52)
			(conn PCIE LLKRXDATA51 ==> LLKRXDATA51 LLKRXDATA51)
			(conn PCIE LLKRXDATA50 ==> LLKRXDATA50 LLKRXDATA50)
			(conn PCIE LLKRXDATA49 ==> LLKRXDATA49 LLKRXDATA49)
			(conn PCIE LLKRXDATA48 ==> LLKRXDATA48 LLKRXDATA48)
			(conn PCIE LLKRXDATA47 ==> LLKRXDATA47 LLKRXDATA47)
			(conn PCIE LLKRXDATA46 ==> LLKRXDATA46 LLKRXDATA46)
			(conn PCIE LLKRXDATA45 ==> LLKRXDATA45 LLKRXDATA45)
			(conn PCIE LLKRXDATA44 ==> LLKRXDATA44 LLKRXDATA44)
			(conn PCIE LLKRXDATA43 ==> LLKRXDATA43 LLKRXDATA43)
			(conn PCIE LLKRXDATA42 ==> LLKRXDATA42 LLKRXDATA42)
			(conn PCIE LLKRXDATA41 ==> LLKRXDATA41 LLKRXDATA41)
			(conn PCIE LLKRXDATA40 ==> LLKRXDATA40 LLKRXDATA40)
			(conn PCIE LLKRXDATA39 ==> LLKRXDATA39 LLKRXDATA39)
			(conn PCIE LLKRXDATA38 ==> LLKRXDATA38 LLKRXDATA38)
			(conn PCIE LLKRXDATA37 ==> LLKRXDATA37 LLKRXDATA37)
			(conn PCIE LLKRXDATA36 ==> LLKRXDATA36 LLKRXDATA36)
			(conn PCIE LLKRXDATA35 ==> LLKRXDATA35 LLKRXDATA35)
			(conn PCIE LLKRXDATA34 ==> LLKRXDATA34 LLKRXDATA34)
			(conn PCIE LLKRXDATA33 ==> LLKRXDATA33 LLKRXDATA33)
			(conn PCIE LLKRXDATA32 ==> LLKRXDATA32 LLKRXDATA32)
			(conn PCIE LLKRXDATA31 ==> LLKRXDATA31 LLKRXDATA31)
			(conn PCIE LLKRXDATA30 ==> LLKRXDATA30 LLKRXDATA30)
			(conn PCIE LLKRXDATA29 ==> LLKRXDATA29 LLKRXDATA29)
			(conn PCIE LLKRXDATA28 ==> LLKRXDATA28 LLKRXDATA28)
			(conn PCIE LLKRXDATA27 ==> LLKRXDATA27 LLKRXDATA27)
			(conn PCIE LLKRXDATA26 ==> LLKRXDATA26 LLKRXDATA26)
			(conn PCIE LLKRXDATA25 ==> LLKRXDATA25 LLKRXDATA25)
			(conn PCIE LLKRXDATA24 ==> LLKRXDATA24 LLKRXDATA24)
			(conn PCIE LLKRXDATA23 ==> LLKRXDATA23 LLKRXDATA23)
			(conn PCIE LLKRXDATA22 ==> LLKRXDATA22 LLKRXDATA22)
			(conn PCIE LLKRXDATA21 ==> LLKRXDATA21 LLKRXDATA21)
			(conn PCIE LLKRXDATA20 ==> LLKRXDATA20 LLKRXDATA20)
			(conn PCIE LLKRXDATA19 ==> LLKRXDATA19 LLKRXDATA19)
			(conn PCIE LLKRXDATA18 ==> LLKRXDATA18 LLKRXDATA18)
			(conn PCIE LLKRXDATA17 ==> LLKRXDATA17 LLKRXDATA17)
			(conn PCIE LLKRXDATA16 ==> LLKRXDATA16 LLKRXDATA16)
			(conn PCIE LLKRXDATA15 ==> LLKRXDATA15 LLKRXDATA15)
			(conn PCIE LLKRXDATA14 ==> LLKRXDATA14 LLKRXDATA14)
			(conn PCIE LLKRXDATA13 ==> LLKRXDATA13 LLKRXDATA13)
			(conn PCIE LLKRXDATA12 ==> LLKRXDATA12 LLKRXDATA12)
			(conn PCIE LLKRXDATA11 ==> LLKRXDATA11 LLKRXDATA11)
			(conn PCIE LLKRXDATA10 ==> LLKRXDATA10 LLKRXDATA10)
			(conn PCIE LLKRXDATA9 ==> LLKRXDATA9 LLKRXDATA9)
			(conn PCIE LLKRXDATA8 ==> LLKRXDATA8 LLKRXDATA8)
			(conn PCIE LLKRXDATA7 ==> LLKRXDATA7 LLKRXDATA7)
			(conn PCIE LLKRXDATA6 ==> LLKRXDATA6 LLKRXDATA6)
			(conn PCIE LLKRXDATA5 ==> LLKRXDATA5 LLKRXDATA5)
			(conn PCIE LLKRXDATA4 ==> LLKRXDATA4 LLKRXDATA4)
			(conn PCIE LLKRXDATA3 ==> LLKRXDATA3 LLKRXDATA3)
			(conn PCIE LLKRXDATA2 ==> LLKRXDATA2 LLKRXDATA2)
			(conn PCIE LLKRXDATA1 ==> LLKRXDATA1 LLKRXDATA1)
			(conn PCIE LLKRXDATA0 ==> LLKRXDATA0 LLKRXDATA0)
			(conn PCIE LLKRXCHPOSTEDPARTIALN7 ==> LLKRXCHPOSTEDPARTIALN7 LLKRXCHPOSTEDPARTIALN7)
			(conn PCIE LLKRXCHPOSTEDPARTIALN6 ==> LLKRXCHPOSTEDPARTIALN6 LLKRXCHPOSTEDPARTIALN6)
			(conn PCIE LLKRXCHPOSTEDPARTIALN5 ==> LLKRXCHPOSTEDPARTIALN5 LLKRXCHPOSTEDPARTIALN5)
			(conn PCIE LLKRXCHPOSTEDPARTIALN4 ==> LLKRXCHPOSTEDPARTIALN4 LLKRXCHPOSTEDPARTIALN4)
			(conn PCIE LLKRXCHPOSTEDPARTIALN3 ==> LLKRXCHPOSTEDPARTIALN3 LLKRXCHPOSTEDPARTIALN3)
			(conn PCIE LLKRXCHPOSTEDPARTIALN2 ==> LLKRXCHPOSTEDPARTIALN2 LLKRXCHPOSTEDPARTIALN2)
			(conn PCIE LLKRXCHPOSTEDPARTIALN1 ==> LLKRXCHPOSTEDPARTIALN1 LLKRXCHPOSTEDPARTIALN1)
			(conn PCIE LLKRXCHPOSTEDPARTIALN0 ==> LLKRXCHPOSTEDPARTIALN0 LLKRXCHPOSTEDPARTIALN0)
			(conn PCIE LLKRXCHPOSTEDAVAILABLEN7 ==> LLKRXCHPOSTEDAVAILABLEN7 LLKRXCHPOSTEDAVAILABLEN7)
			(conn PCIE LLKRXCHPOSTEDAVAILABLEN6 ==> LLKRXCHPOSTEDAVAILABLEN6 LLKRXCHPOSTEDAVAILABLEN6)
			(conn PCIE LLKRXCHPOSTEDAVAILABLEN5 ==> LLKRXCHPOSTEDAVAILABLEN5 LLKRXCHPOSTEDAVAILABLEN5)
			(conn PCIE LLKRXCHPOSTEDAVAILABLEN4 ==> LLKRXCHPOSTEDAVAILABLEN4 LLKRXCHPOSTEDAVAILABLEN4)
			(conn PCIE LLKRXCHPOSTEDAVAILABLEN3 ==> LLKRXCHPOSTEDAVAILABLEN3 LLKRXCHPOSTEDAVAILABLEN3)
			(conn PCIE LLKRXCHPOSTEDAVAILABLEN2 ==> LLKRXCHPOSTEDAVAILABLEN2 LLKRXCHPOSTEDAVAILABLEN2)
			(conn PCIE LLKRXCHPOSTEDAVAILABLEN1 ==> LLKRXCHPOSTEDAVAILABLEN1 LLKRXCHPOSTEDAVAILABLEN1)
			(conn PCIE LLKRXCHPOSTEDAVAILABLEN0 ==> LLKRXCHPOSTEDAVAILABLEN0 LLKRXCHPOSTEDAVAILABLEN0)
			(conn PCIE LLKRXCHNONPOSTEDPARTIALN7 ==> LLKRXCHNONPOSTEDPARTIALN7 LLKRXCHNONPOSTEDPARTIALN7)
			(conn PCIE LLKRXCHNONPOSTEDPARTIALN6 ==> LLKRXCHNONPOSTEDPARTIALN6 LLKRXCHNONPOSTEDPARTIALN6)
			(conn PCIE LLKRXCHNONPOSTEDPARTIALN5 ==> LLKRXCHNONPOSTEDPARTIALN5 LLKRXCHNONPOSTEDPARTIALN5)
			(conn PCIE LLKRXCHNONPOSTEDPARTIALN4 ==> LLKRXCHNONPOSTEDPARTIALN4 LLKRXCHNONPOSTEDPARTIALN4)
			(conn PCIE LLKRXCHNONPOSTEDPARTIALN3 ==> LLKRXCHNONPOSTEDPARTIALN3 LLKRXCHNONPOSTEDPARTIALN3)
			(conn PCIE LLKRXCHNONPOSTEDPARTIALN2 ==> LLKRXCHNONPOSTEDPARTIALN2 LLKRXCHNONPOSTEDPARTIALN2)
			(conn PCIE LLKRXCHNONPOSTEDPARTIALN1 ==> LLKRXCHNONPOSTEDPARTIALN1 LLKRXCHNONPOSTEDPARTIALN1)
			(conn PCIE LLKRXCHNONPOSTEDPARTIALN0 ==> LLKRXCHNONPOSTEDPARTIALN0 LLKRXCHNONPOSTEDPARTIALN0)
			(conn PCIE LLKRXCHNONPOSTEDAVAILABLEN7 ==> LLKRXCHNONPOSTEDAVAILABLEN7 LLKRXCHNONPOSTEDAVAILABLEN7)
			(conn PCIE LLKRXCHNONPOSTEDAVAILABLEN6 ==> LLKRXCHNONPOSTEDAVAILABLEN6 LLKRXCHNONPOSTEDAVAILABLEN6)
			(conn PCIE LLKRXCHNONPOSTEDAVAILABLEN5 ==> LLKRXCHNONPOSTEDAVAILABLEN5 LLKRXCHNONPOSTEDAVAILABLEN5)
			(conn PCIE LLKRXCHNONPOSTEDAVAILABLEN4 ==> LLKRXCHNONPOSTEDAVAILABLEN4 LLKRXCHNONPOSTEDAVAILABLEN4)
			(conn PCIE LLKRXCHNONPOSTEDAVAILABLEN3 ==> LLKRXCHNONPOSTEDAVAILABLEN3 LLKRXCHNONPOSTEDAVAILABLEN3)
			(conn PCIE LLKRXCHNONPOSTEDAVAILABLEN2 ==> LLKRXCHNONPOSTEDAVAILABLEN2 LLKRXCHNONPOSTEDAVAILABLEN2)
			(conn PCIE LLKRXCHNONPOSTEDAVAILABLEN1 ==> LLKRXCHNONPOSTEDAVAILABLEN1 LLKRXCHNONPOSTEDAVAILABLEN1)
			(conn PCIE LLKRXCHNONPOSTEDAVAILABLEN0 ==> LLKRXCHNONPOSTEDAVAILABLEN0 LLKRXCHNONPOSTEDAVAILABLEN0)
			(conn PCIE LLKRXCHCONFIGPARTIALN ==> LLKRXCHCONFIGPARTIALN LLKRXCHCONFIGPARTIALN)
			(conn PCIE LLKRXCHCONFIGAVAILABLEN ==> LLKRXCHCONFIGAVAILABLEN LLKRXCHCONFIGAVAILABLEN)
			(conn PCIE LLKRXCHCOMPLETIONPARTIALN7 ==> LLKRXCHCOMPLETIONPARTIALN7 LLKRXCHCOMPLETIONPARTIALN7)
			(conn PCIE LLKRXCHCOMPLETIONPARTIALN6 ==> LLKRXCHCOMPLETIONPARTIALN6 LLKRXCHCOMPLETIONPARTIALN6)
			(conn PCIE LLKRXCHCOMPLETIONPARTIALN5 ==> LLKRXCHCOMPLETIONPARTIALN5 LLKRXCHCOMPLETIONPARTIALN5)
			(conn PCIE LLKRXCHCOMPLETIONPARTIALN4 ==> LLKRXCHCOMPLETIONPARTIALN4 LLKRXCHCOMPLETIONPARTIALN4)
			(conn PCIE LLKRXCHCOMPLETIONPARTIALN3 ==> LLKRXCHCOMPLETIONPARTIALN3 LLKRXCHCOMPLETIONPARTIALN3)
			(conn PCIE LLKRXCHCOMPLETIONPARTIALN2 ==> LLKRXCHCOMPLETIONPARTIALN2 LLKRXCHCOMPLETIONPARTIALN2)
			(conn PCIE LLKRXCHCOMPLETIONPARTIALN1 ==> LLKRXCHCOMPLETIONPARTIALN1 LLKRXCHCOMPLETIONPARTIALN1)
			(conn PCIE LLKRXCHCOMPLETIONPARTIALN0 ==> LLKRXCHCOMPLETIONPARTIALN0 LLKRXCHCOMPLETIONPARTIALN0)
			(conn PCIE LLKRXCHCOMPLETIONAVAILABLEN7 ==> LLKRXCHCOMPLETIONAVAILABLEN7 LLKRXCHCOMPLETIONAVAILABLEN7)
			(conn PCIE LLKRXCHCOMPLETIONAVAILABLEN6 ==> LLKRXCHCOMPLETIONAVAILABLEN6 LLKRXCHCOMPLETIONAVAILABLEN6)
			(conn PCIE LLKRXCHCOMPLETIONAVAILABLEN5 ==> LLKRXCHCOMPLETIONAVAILABLEN5 LLKRXCHCOMPLETIONAVAILABLEN5)
			(conn PCIE LLKRXCHCOMPLETIONAVAILABLEN4 ==> LLKRXCHCOMPLETIONAVAILABLEN4 LLKRXCHCOMPLETIONAVAILABLEN4)
			(conn PCIE LLKRXCHCOMPLETIONAVAILABLEN3 ==> LLKRXCHCOMPLETIONAVAILABLEN3 LLKRXCHCOMPLETIONAVAILABLEN3)
			(conn PCIE LLKRXCHCOMPLETIONAVAILABLEN2 ==> LLKRXCHCOMPLETIONAVAILABLEN2 LLKRXCHCOMPLETIONAVAILABLEN2)
			(conn PCIE LLKRXCHCOMPLETIONAVAILABLEN1 ==> LLKRXCHCOMPLETIONAVAILABLEN1 LLKRXCHCOMPLETIONAVAILABLEN1)
			(conn PCIE LLKRXCHCOMPLETIONAVAILABLEN0 ==> LLKRXCHCOMPLETIONAVAILABLEN0 LLKRXCHCOMPLETIONAVAILABLEN0)
			(conn PCIE LLKRX4DWHEADERN ==> LLKRX4DWHEADERN LLKRX4DWHEADERN)
			(conn PCIE L0UNLOCKRECEIVED ==> L0UNLOCKRECEIVED L0UNLOCKRECEIVED)
			(conn PCIE L0UCORDFOUND3 ==> L0UCORDFOUND3 L0UCORDFOUND3)
			(conn PCIE L0UCORDFOUND2 ==> L0UCORDFOUND2 L0UCORDFOUND2)
			(conn PCIE L0UCORDFOUND1 ==> L0UCORDFOUND1 L0UCORDFOUND1)
			(conn PCIE L0UCORDFOUND0 ==> L0UCORDFOUND0 L0UCORDFOUND0)
			(conn PCIE L0UCBYPFOUND3 ==> L0UCBYPFOUND3 L0UCBYPFOUND3)
			(conn PCIE L0UCBYPFOUND2 ==> L0UCBYPFOUND2 L0UCBYPFOUND2)
			(conn PCIE L0UCBYPFOUND1 ==> L0UCBYPFOUND1 L0UCBYPFOUND1)
			(conn PCIE L0UCBYPFOUND0 ==> L0UCBYPFOUND0 L0UCBYPFOUND0)
			(conn PCIE L0TXDLLSBFCUPDATED ==> L0TXDLLSBFCUPDATED L0TXDLLSBFCUPDATED)
			(conn PCIE L0TXDLLPMUPDATED ==> L0TXDLLPMUPDATED L0TXDLLPMUPDATED)
			(conn PCIE L0TXDLLFCPOSTORDUPDATED7 ==> L0TXDLLFCPOSTORDUPDATED7 L0TXDLLFCPOSTORDUPDATED7)
			(conn PCIE L0TXDLLFCPOSTORDUPDATED6 ==> L0TXDLLFCPOSTORDUPDATED6 L0TXDLLFCPOSTORDUPDATED6)
			(conn PCIE L0TXDLLFCPOSTORDUPDATED5 ==> L0TXDLLFCPOSTORDUPDATED5 L0TXDLLFCPOSTORDUPDATED5)
			(conn PCIE L0TXDLLFCPOSTORDUPDATED4 ==> L0TXDLLFCPOSTORDUPDATED4 L0TXDLLFCPOSTORDUPDATED4)
			(conn PCIE L0TXDLLFCPOSTORDUPDATED3 ==> L0TXDLLFCPOSTORDUPDATED3 L0TXDLLFCPOSTORDUPDATED3)
			(conn PCIE L0TXDLLFCPOSTORDUPDATED2 ==> L0TXDLLFCPOSTORDUPDATED2 L0TXDLLFCPOSTORDUPDATED2)
			(conn PCIE L0TXDLLFCPOSTORDUPDATED1 ==> L0TXDLLFCPOSTORDUPDATED1 L0TXDLLFCPOSTORDUPDATED1)
			(conn PCIE L0TXDLLFCPOSTORDUPDATED0 ==> L0TXDLLFCPOSTORDUPDATED0 L0TXDLLFCPOSTORDUPDATED0)
			(conn PCIE L0TXDLLFCNPOSTBYPUPDATED7 ==> L0TXDLLFCNPOSTBYPUPDATED7 L0TXDLLFCNPOSTBYPUPDATED7)
			(conn PCIE L0TXDLLFCNPOSTBYPUPDATED6 ==> L0TXDLLFCNPOSTBYPUPDATED6 L0TXDLLFCNPOSTBYPUPDATED6)
			(conn PCIE L0TXDLLFCNPOSTBYPUPDATED5 ==> L0TXDLLFCNPOSTBYPUPDATED5 L0TXDLLFCNPOSTBYPUPDATED5)
			(conn PCIE L0TXDLLFCNPOSTBYPUPDATED4 ==> L0TXDLLFCNPOSTBYPUPDATED4 L0TXDLLFCNPOSTBYPUPDATED4)
			(conn PCIE L0TXDLLFCNPOSTBYPUPDATED3 ==> L0TXDLLFCNPOSTBYPUPDATED3 L0TXDLLFCNPOSTBYPUPDATED3)
			(conn PCIE L0TXDLLFCNPOSTBYPUPDATED2 ==> L0TXDLLFCNPOSTBYPUPDATED2 L0TXDLLFCNPOSTBYPUPDATED2)
			(conn PCIE L0TXDLLFCNPOSTBYPUPDATED1 ==> L0TXDLLFCNPOSTBYPUPDATED1 L0TXDLLFCNPOSTBYPUPDATED1)
			(conn PCIE L0TXDLLFCNPOSTBYPUPDATED0 ==> L0TXDLLFCNPOSTBYPUPDATED0 L0TXDLLFCNPOSTBYPUPDATED0)
			(conn PCIE L0TXDLLFCCMPLMCUPDATED7 ==> L0TXDLLFCCMPLMCUPDATED7 L0TXDLLFCCMPLMCUPDATED7)
			(conn PCIE L0TXDLLFCCMPLMCUPDATED6 ==> L0TXDLLFCCMPLMCUPDATED6 L0TXDLLFCCMPLMCUPDATED6)
			(conn PCIE L0TXDLLFCCMPLMCUPDATED5 ==> L0TXDLLFCCMPLMCUPDATED5 L0TXDLLFCCMPLMCUPDATED5)
			(conn PCIE L0TXDLLFCCMPLMCUPDATED4 ==> L0TXDLLFCCMPLMCUPDATED4 L0TXDLLFCCMPLMCUPDATED4)
			(conn PCIE L0TXDLLFCCMPLMCUPDATED3 ==> L0TXDLLFCCMPLMCUPDATED3 L0TXDLLFCCMPLMCUPDATED3)
			(conn PCIE L0TXDLLFCCMPLMCUPDATED2 ==> L0TXDLLFCCMPLMCUPDATED2 L0TXDLLFCCMPLMCUPDATED2)
			(conn PCIE L0TXDLLFCCMPLMCUPDATED1 ==> L0TXDLLFCCMPLMCUPDATED1 L0TXDLLFCCMPLMCUPDATED1)
			(conn PCIE L0TXDLLFCCMPLMCUPDATED0 ==> L0TXDLLFCCMPLMCUPDATED0 L0TXDLLFCCMPLMCUPDATED0)
			(conn PCIE L0TRANSFORMEDVC2 ==> L0TRANSFORMEDVC2 L0TRANSFORMEDVC2)
			(conn PCIE L0TRANSFORMEDVC1 ==> L0TRANSFORMEDVC1 L0TRANSFORMEDVC1)
			(conn PCIE L0TRANSFORMEDVC0 ==> L0TRANSFORMEDVC0 L0TRANSFORMEDVC0)
			(conn PCIE L0TOGGLEELECTROMECHANICALINTERLOCK ==> L0TOGGLEELECTROMECHANICALINTERLOCK L0TOGGLEELECTROMECHANICALINTERLOCK)
			(conn PCIE L0STATSTLPTRANSMITTED ==> L0STATSTLPTRANSMITTED L0STATSTLPTRANSMITTED)
			(conn PCIE L0STATSTLPRECEIVED ==> L0STATSTLPRECEIVED L0STATSTLPRECEIVED)
			(conn PCIE L0STATSOSTRANSMITTED ==> L0STATSOSTRANSMITTED L0STATSOSTRANSMITTED)
			(conn PCIE L0STATSOSRECEIVED ==> L0STATSOSRECEIVED L0STATSOSRECEIVED)
			(conn PCIE L0STATSDLLPTRANSMITTED ==> L0STATSDLLPTRANSMITTED L0STATSDLLPTRANSMITTED)
			(conn PCIE L0STATSDLLPRECEIVED ==> L0STATSDLLPRECEIVED L0STATSDLLPRECEIVED)
			(conn PCIE L0STATSCFGTRANSMITTED ==> L0STATSCFGTRANSMITTED L0STATSCFGTRANSMITTED)
			(conn PCIE L0STATSCFGRECEIVED ==> L0STATSCFGRECEIVED L0STATSCFGRECEIVED)
			(conn PCIE L0STATSCFGOTHERTRANSMITTED ==> L0STATSCFGOTHERTRANSMITTED L0STATSCFGOTHERTRANSMITTED)
			(conn PCIE L0STATSCFGOTHERRECEIVED ==> L0STATSCFGOTHERRECEIVED L0STATSCFGOTHERRECEIVED)
			(conn PCIE L0RXMACLINKERROR1 ==> L0RXMACLINKERROR1 L0RXMACLINKERROR1)
			(conn PCIE L0RXMACLINKERROR0 ==> L0RXMACLINKERROR0 L0RXMACLINKERROR0)
			(conn PCIE L0RXDLLTLPEND1 ==> L0RXDLLTLPEND1 L0RXDLLTLPEND1)
			(conn PCIE L0RXDLLTLPEND0 ==> L0RXDLLTLPEND0 L0RXDLLTLPEND0)
			(conn PCIE L0RXDLLTLPECRCOK ==> L0RXDLLTLPECRCOK L0RXDLLTLPECRCOK)
			(conn PCIE L0RXDLLSBFCUPDATE ==> L0RXDLLSBFCUPDATE L0RXDLLSBFCUPDATE)
			(conn PCIE L0RXDLLSBFCDATA18 ==> L0RXDLLSBFCDATA18 L0RXDLLSBFCDATA18)
			(conn PCIE L0RXDLLSBFCDATA17 ==> L0RXDLLSBFCDATA17 L0RXDLLSBFCDATA17)
			(conn PCIE L0RXDLLSBFCDATA16 ==> L0RXDLLSBFCDATA16 L0RXDLLSBFCDATA16)
			(conn PCIE L0RXDLLSBFCDATA15 ==> L0RXDLLSBFCDATA15 L0RXDLLSBFCDATA15)
			(conn PCIE L0RXDLLSBFCDATA14 ==> L0RXDLLSBFCDATA14 L0RXDLLSBFCDATA14)
			(conn PCIE L0RXDLLSBFCDATA13 ==> L0RXDLLSBFCDATA13 L0RXDLLSBFCDATA13)
			(conn PCIE L0RXDLLSBFCDATA12 ==> L0RXDLLSBFCDATA12 L0RXDLLSBFCDATA12)
			(conn PCIE L0RXDLLSBFCDATA11 ==> L0RXDLLSBFCDATA11 L0RXDLLSBFCDATA11)
			(conn PCIE L0RXDLLSBFCDATA10 ==> L0RXDLLSBFCDATA10 L0RXDLLSBFCDATA10)
			(conn PCIE L0RXDLLSBFCDATA9 ==> L0RXDLLSBFCDATA9 L0RXDLLSBFCDATA9)
			(conn PCIE L0RXDLLSBFCDATA8 ==> L0RXDLLSBFCDATA8 L0RXDLLSBFCDATA8)
			(conn PCIE L0RXDLLSBFCDATA7 ==> L0RXDLLSBFCDATA7 L0RXDLLSBFCDATA7)
			(conn PCIE L0RXDLLSBFCDATA6 ==> L0RXDLLSBFCDATA6 L0RXDLLSBFCDATA6)
			(conn PCIE L0RXDLLSBFCDATA5 ==> L0RXDLLSBFCDATA5 L0RXDLLSBFCDATA5)
			(conn PCIE L0RXDLLSBFCDATA4 ==> L0RXDLLSBFCDATA4 L0RXDLLSBFCDATA4)
			(conn PCIE L0RXDLLSBFCDATA3 ==> L0RXDLLSBFCDATA3 L0RXDLLSBFCDATA3)
			(conn PCIE L0RXDLLSBFCDATA2 ==> L0RXDLLSBFCDATA2 L0RXDLLSBFCDATA2)
			(conn PCIE L0RXDLLSBFCDATA1 ==> L0RXDLLSBFCDATA1 L0RXDLLSBFCDATA1)
			(conn PCIE L0RXDLLSBFCDATA0 ==> L0RXDLLSBFCDATA0 L0RXDLLSBFCDATA0)
			(conn PCIE L0RXDLLPMTYPE2 ==> L0RXDLLPMTYPE2 L0RXDLLPMTYPE2)
			(conn PCIE L0RXDLLPMTYPE1 ==> L0RXDLLPMTYPE1 L0RXDLLPMTYPE1)
			(conn PCIE L0RXDLLPMTYPE0 ==> L0RXDLLPMTYPE0 L0RXDLLPMTYPE0)
			(conn PCIE L0RXDLLPM ==> L0RXDLLPM L0RXDLLPM)
			(conn PCIE L0RXDLLFCPOSTORDUPDATE7 ==> L0RXDLLFCPOSTORDUPDATE7 L0RXDLLFCPOSTORDUPDATE7)
			(conn PCIE L0RXDLLFCPOSTORDUPDATE6 ==> L0RXDLLFCPOSTORDUPDATE6 L0RXDLLFCPOSTORDUPDATE6)
			(conn PCIE L0RXDLLFCPOSTORDUPDATE5 ==> L0RXDLLFCPOSTORDUPDATE5 L0RXDLLFCPOSTORDUPDATE5)
			(conn PCIE L0RXDLLFCPOSTORDUPDATE4 ==> L0RXDLLFCPOSTORDUPDATE4 L0RXDLLFCPOSTORDUPDATE4)
			(conn PCIE L0RXDLLFCPOSTORDUPDATE3 ==> L0RXDLLFCPOSTORDUPDATE3 L0RXDLLFCPOSTORDUPDATE3)
			(conn PCIE L0RXDLLFCPOSTORDUPDATE2 ==> L0RXDLLFCPOSTORDUPDATE2 L0RXDLLFCPOSTORDUPDATE2)
			(conn PCIE L0RXDLLFCPOSTORDUPDATE1 ==> L0RXDLLFCPOSTORDUPDATE1 L0RXDLLFCPOSTORDUPDATE1)
			(conn PCIE L0RXDLLFCPOSTORDUPDATE0 ==> L0RXDLLFCPOSTORDUPDATE0 L0RXDLLFCPOSTORDUPDATE0)
			(conn PCIE L0RXDLLFCPOSTORDCRED23 ==> L0RXDLLFCPOSTORDCRED23 L0RXDLLFCPOSTORDCRED23)
			(conn PCIE L0RXDLLFCPOSTORDCRED22 ==> L0RXDLLFCPOSTORDCRED22 L0RXDLLFCPOSTORDCRED22)
			(conn PCIE L0RXDLLFCPOSTORDCRED21 ==> L0RXDLLFCPOSTORDCRED21 L0RXDLLFCPOSTORDCRED21)
			(conn PCIE L0RXDLLFCPOSTORDCRED20 ==> L0RXDLLFCPOSTORDCRED20 L0RXDLLFCPOSTORDCRED20)
			(conn PCIE L0RXDLLFCPOSTORDCRED19 ==> L0RXDLLFCPOSTORDCRED19 L0RXDLLFCPOSTORDCRED19)
			(conn PCIE L0RXDLLFCPOSTORDCRED18 ==> L0RXDLLFCPOSTORDCRED18 L0RXDLLFCPOSTORDCRED18)
			(conn PCIE L0RXDLLFCPOSTORDCRED17 ==> L0RXDLLFCPOSTORDCRED17 L0RXDLLFCPOSTORDCRED17)
			(conn PCIE L0RXDLLFCPOSTORDCRED16 ==> L0RXDLLFCPOSTORDCRED16 L0RXDLLFCPOSTORDCRED16)
			(conn PCIE L0RXDLLFCPOSTORDCRED15 ==> L0RXDLLFCPOSTORDCRED15 L0RXDLLFCPOSTORDCRED15)
			(conn PCIE L0RXDLLFCPOSTORDCRED14 ==> L0RXDLLFCPOSTORDCRED14 L0RXDLLFCPOSTORDCRED14)
			(conn PCIE L0RXDLLFCPOSTORDCRED13 ==> L0RXDLLFCPOSTORDCRED13 L0RXDLLFCPOSTORDCRED13)
			(conn PCIE L0RXDLLFCPOSTORDCRED12 ==> L0RXDLLFCPOSTORDCRED12 L0RXDLLFCPOSTORDCRED12)
			(conn PCIE L0RXDLLFCPOSTORDCRED11 ==> L0RXDLLFCPOSTORDCRED11 L0RXDLLFCPOSTORDCRED11)
			(conn PCIE L0RXDLLFCPOSTORDCRED10 ==> L0RXDLLFCPOSTORDCRED10 L0RXDLLFCPOSTORDCRED10)
			(conn PCIE L0RXDLLFCPOSTORDCRED9 ==> L0RXDLLFCPOSTORDCRED9 L0RXDLLFCPOSTORDCRED9)
			(conn PCIE L0RXDLLFCPOSTORDCRED8 ==> L0RXDLLFCPOSTORDCRED8 L0RXDLLFCPOSTORDCRED8)
			(conn PCIE L0RXDLLFCPOSTORDCRED7 ==> L0RXDLLFCPOSTORDCRED7 L0RXDLLFCPOSTORDCRED7)
			(conn PCIE L0RXDLLFCPOSTORDCRED6 ==> L0RXDLLFCPOSTORDCRED6 L0RXDLLFCPOSTORDCRED6)
			(conn PCIE L0RXDLLFCPOSTORDCRED5 ==> L0RXDLLFCPOSTORDCRED5 L0RXDLLFCPOSTORDCRED5)
			(conn PCIE L0RXDLLFCPOSTORDCRED4 ==> L0RXDLLFCPOSTORDCRED4 L0RXDLLFCPOSTORDCRED4)
			(conn PCIE L0RXDLLFCPOSTORDCRED3 ==> L0RXDLLFCPOSTORDCRED3 L0RXDLLFCPOSTORDCRED3)
			(conn PCIE L0RXDLLFCPOSTORDCRED2 ==> L0RXDLLFCPOSTORDCRED2 L0RXDLLFCPOSTORDCRED2)
			(conn PCIE L0RXDLLFCPOSTORDCRED1 ==> L0RXDLLFCPOSTORDCRED1 L0RXDLLFCPOSTORDCRED1)
			(conn PCIE L0RXDLLFCPOSTORDCRED0 ==> L0RXDLLFCPOSTORDCRED0 L0RXDLLFCPOSTORDCRED0)
			(conn PCIE L0RXDLLFCNPOSTBYPUPDATE7 ==> L0RXDLLFCNPOSTBYPUPDATE7 L0RXDLLFCNPOSTBYPUPDATE7)
			(conn PCIE L0RXDLLFCNPOSTBYPUPDATE6 ==> L0RXDLLFCNPOSTBYPUPDATE6 L0RXDLLFCNPOSTBYPUPDATE6)
			(conn PCIE L0RXDLLFCNPOSTBYPUPDATE5 ==> L0RXDLLFCNPOSTBYPUPDATE5 L0RXDLLFCNPOSTBYPUPDATE5)
			(conn PCIE L0RXDLLFCNPOSTBYPUPDATE4 ==> L0RXDLLFCNPOSTBYPUPDATE4 L0RXDLLFCNPOSTBYPUPDATE4)
			(conn PCIE L0RXDLLFCNPOSTBYPUPDATE3 ==> L0RXDLLFCNPOSTBYPUPDATE3 L0RXDLLFCNPOSTBYPUPDATE3)
			(conn PCIE L0RXDLLFCNPOSTBYPUPDATE2 ==> L0RXDLLFCNPOSTBYPUPDATE2 L0RXDLLFCNPOSTBYPUPDATE2)
			(conn PCIE L0RXDLLFCNPOSTBYPUPDATE1 ==> L0RXDLLFCNPOSTBYPUPDATE1 L0RXDLLFCNPOSTBYPUPDATE1)
			(conn PCIE L0RXDLLFCNPOSTBYPUPDATE0 ==> L0RXDLLFCNPOSTBYPUPDATE0 L0RXDLLFCNPOSTBYPUPDATE0)
			(conn PCIE L0RXDLLFCNPOSTBYPCRED19 ==> L0RXDLLFCNPOSTBYPCRED19 L0RXDLLFCNPOSTBYPCRED19)
			(conn PCIE L0RXDLLFCNPOSTBYPCRED18 ==> L0RXDLLFCNPOSTBYPCRED18 L0RXDLLFCNPOSTBYPCRED18)
			(conn PCIE L0RXDLLFCNPOSTBYPCRED17 ==> L0RXDLLFCNPOSTBYPCRED17 L0RXDLLFCNPOSTBYPCRED17)
			(conn PCIE L0RXDLLFCNPOSTBYPCRED16 ==> L0RXDLLFCNPOSTBYPCRED16 L0RXDLLFCNPOSTBYPCRED16)
			(conn PCIE L0RXDLLFCNPOSTBYPCRED15 ==> L0RXDLLFCNPOSTBYPCRED15 L0RXDLLFCNPOSTBYPCRED15)
			(conn PCIE L0RXDLLFCNPOSTBYPCRED14 ==> L0RXDLLFCNPOSTBYPCRED14 L0RXDLLFCNPOSTBYPCRED14)
			(conn PCIE L0RXDLLFCNPOSTBYPCRED13 ==> L0RXDLLFCNPOSTBYPCRED13 L0RXDLLFCNPOSTBYPCRED13)
			(conn PCIE L0RXDLLFCNPOSTBYPCRED12 ==> L0RXDLLFCNPOSTBYPCRED12 L0RXDLLFCNPOSTBYPCRED12)
			(conn PCIE L0RXDLLFCNPOSTBYPCRED11 ==> L0RXDLLFCNPOSTBYPCRED11 L0RXDLLFCNPOSTBYPCRED11)
			(conn PCIE L0RXDLLFCNPOSTBYPCRED10 ==> L0RXDLLFCNPOSTBYPCRED10 L0RXDLLFCNPOSTBYPCRED10)
			(conn PCIE L0RXDLLFCNPOSTBYPCRED9 ==> L0RXDLLFCNPOSTBYPCRED9 L0RXDLLFCNPOSTBYPCRED9)
			(conn PCIE L0RXDLLFCNPOSTBYPCRED8 ==> L0RXDLLFCNPOSTBYPCRED8 L0RXDLLFCNPOSTBYPCRED8)
			(conn PCIE L0RXDLLFCNPOSTBYPCRED7 ==> L0RXDLLFCNPOSTBYPCRED7 L0RXDLLFCNPOSTBYPCRED7)
			(conn PCIE L0RXDLLFCNPOSTBYPCRED6 ==> L0RXDLLFCNPOSTBYPCRED6 L0RXDLLFCNPOSTBYPCRED6)
			(conn PCIE L0RXDLLFCNPOSTBYPCRED5 ==> L0RXDLLFCNPOSTBYPCRED5 L0RXDLLFCNPOSTBYPCRED5)
			(conn PCIE L0RXDLLFCNPOSTBYPCRED4 ==> L0RXDLLFCNPOSTBYPCRED4 L0RXDLLFCNPOSTBYPCRED4)
			(conn PCIE L0RXDLLFCNPOSTBYPCRED3 ==> L0RXDLLFCNPOSTBYPCRED3 L0RXDLLFCNPOSTBYPCRED3)
			(conn PCIE L0RXDLLFCNPOSTBYPCRED2 ==> L0RXDLLFCNPOSTBYPCRED2 L0RXDLLFCNPOSTBYPCRED2)
			(conn PCIE L0RXDLLFCNPOSTBYPCRED1 ==> L0RXDLLFCNPOSTBYPCRED1 L0RXDLLFCNPOSTBYPCRED1)
			(conn PCIE L0RXDLLFCNPOSTBYPCRED0 ==> L0RXDLLFCNPOSTBYPCRED0 L0RXDLLFCNPOSTBYPCRED0)
			(conn PCIE L0RXDLLFCCMPLMCUPDATE7 ==> L0RXDLLFCCMPLMCUPDATE7 L0RXDLLFCCMPLMCUPDATE7)
			(conn PCIE L0RXDLLFCCMPLMCUPDATE6 ==> L0RXDLLFCCMPLMCUPDATE6 L0RXDLLFCCMPLMCUPDATE6)
			(conn PCIE L0RXDLLFCCMPLMCUPDATE5 ==> L0RXDLLFCCMPLMCUPDATE5 L0RXDLLFCCMPLMCUPDATE5)
			(conn PCIE L0RXDLLFCCMPLMCUPDATE4 ==> L0RXDLLFCCMPLMCUPDATE4 L0RXDLLFCCMPLMCUPDATE4)
			(conn PCIE L0RXDLLFCCMPLMCUPDATE3 ==> L0RXDLLFCCMPLMCUPDATE3 L0RXDLLFCCMPLMCUPDATE3)
			(conn PCIE L0RXDLLFCCMPLMCUPDATE2 ==> L0RXDLLFCCMPLMCUPDATE2 L0RXDLLFCCMPLMCUPDATE2)
			(conn PCIE L0RXDLLFCCMPLMCUPDATE1 ==> L0RXDLLFCCMPLMCUPDATE1 L0RXDLLFCCMPLMCUPDATE1)
			(conn PCIE L0RXDLLFCCMPLMCUPDATE0 ==> L0RXDLLFCCMPLMCUPDATE0 L0RXDLLFCCMPLMCUPDATE0)
			(conn PCIE L0RXDLLFCCMPLMCCRED23 ==> L0RXDLLFCCMPLMCCRED23 L0RXDLLFCCMPLMCCRED23)
			(conn PCIE L0RXDLLFCCMPLMCCRED22 ==> L0RXDLLFCCMPLMCCRED22 L0RXDLLFCCMPLMCCRED22)
			(conn PCIE L0RXDLLFCCMPLMCCRED21 ==> L0RXDLLFCCMPLMCCRED21 L0RXDLLFCCMPLMCCRED21)
			(conn PCIE L0RXDLLFCCMPLMCCRED20 ==> L0RXDLLFCCMPLMCCRED20 L0RXDLLFCCMPLMCCRED20)
			(conn PCIE L0RXDLLFCCMPLMCCRED19 ==> L0RXDLLFCCMPLMCCRED19 L0RXDLLFCCMPLMCCRED19)
			(conn PCIE L0RXDLLFCCMPLMCCRED18 ==> L0RXDLLFCCMPLMCCRED18 L0RXDLLFCCMPLMCCRED18)
			(conn PCIE L0RXDLLFCCMPLMCCRED17 ==> L0RXDLLFCCMPLMCCRED17 L0RXDLLFCCMPLMCCRED17)
			(conn PCIE L0RXDLLFCCMPLMCCRED16 ==> L0RXDLLFCCMPLMCCRED16 L0RXDLLFCCMPLMCCRED16)
			(conn PCIE L0RXDLLFCCMPLMCCRED15 ==> L0RXDLLFCCMPLMCCRED15 L0RXDLLFCCMPLMCCRED15)
			(conn PCIE L0RXDLLFCCMPLMCCRED14 ==> L0RXDLLFCCMPLMCCRED14 L0RXDLLFCCMPLMCCRED14)
			(conn PCIE L0RXDLLFCCMPLMCCRED13 ==> L0RXDLLFCCMPLMCCRED13 L0RXDLLFCCMPLMCCRED13)
			(conn PCIE L0RXDLLFCCMPLMCCRED12 ==> L0RXDLLFCCMPLMCCRED12 L0RXDLLFCCMPLMCCRED12)
			(conn PCIE L0RXDLLFCCMPLMCCRED11 ==> L0RXDLLFCCMPLMCCRED11 L0RXDLLFCCMPLMCCRED11)
			(conn PCIE L0RXDLLFCCMPLMCCRED10 ==> L0RXDLLFCCMPLMCCRED10 L0RXDLLFCCMPLMCCRED10)
			(conn PCIE L0RXDLLFCCMPLMCCRED9 ==> L0RXDLLFCCMPLMCCRED9 L0RXDLLFCCMPLMCCRED9)
			(conn PCIE L0RXDLLFCCMPLMCCRED8 ==> L0RXDLLFCCMPLMCCRED8 L0RXDLLFCCMPLMCCRED8)
			(conn PCIE L0RXDLLFCCMPLMCCRED7 ==> L0RXDLLFCCMPLMCCRED7 L0RXDLLFCCMPLMCCRED7)
			(conn PCIE L0RXDLLFCCMPLMCCRED6 ==> L0RXDLLFCCMPLMCCRED6 L0RXDLLFCCMPLMCCRED6)
			(conn PCIE L0RXDLLFCCMPLMCCRED5 ==> L0RXDLLFCCMPLMCCRED5 L0RXDLLFCCMPLMCCRED5)
			(conn PCIE L0RXDLLFCCMPLMCCRED4 ==> L0RXDLLFCCMPLMCCRED4 L0RXDLLFCCMPLMCCRED4)
			(conn PCIE L0RXDLLFCCMPLMCCRED3 ==> L0RXDLLFCCMPLMCCRED3 L0RXDLLFCCMPLMCCRED3)
			(conn PCIE L0RXDLLFCCMPLMCCRED2 ==> L0RXDLLFCCMPLMCCRED2 L0RXDLLFCCMPLMCCRED2)
			(conn PCIE L0RXDLLFCCMPLMCCRED1 ==> L0RXDLLFCCMPLMCCRED1 L0RXDLLFCCMPLMCCRED1)
			(conn PCIE L0RXDLLFCCMPLMCCRED0 ==> L0RXDLLFCCMPLMCCRED0 L0RXDLLFCCMPLMCCRED0)
			(conn PCIE L0RXBEACON ==> L0RXBEACON L0RXBEACON)
			(conn PCIE L0RECEIVEDDEASSERTINTDLEGACYINT ==> L0RECEIVEDDEASSERTINTDLEGACYINT L0RECEIVEDDEASSERTINTDLEGACYINT)
			(conn PCIE L0RECEIVEDDEASSERTINTCLEGACYINT ==> L0RECEIVEDDEASSERTINTCLEGACYINT L0RECEIVEDDEASSERTINTCLEGACYINT)
			(conn PCIE L0RECEIVEDDEASSERTINTBLEGACYINT ==> L0RECEIVEDDEASSERTINTBLEGACYINT L0RECEIVEDDEASSERTINTBLEGACYINT)
			(conn PCIE L0RECEIVEDDEASSERTINTALEGACYINT ==> L0RECEIVEDDEASSERTINTALEGACYINT L0RECEIVEDDEASSERTINTALEGACYINT)
			(conn PCIE L0RECEIVEDASSERTINTDLEGACYINT ==> L0RECEIVEDASSERTINTDLEGACYINT L0RECEIVEDASSERTINTDLEGACYINT)
			(conn PCIE L0RECEIVEDASSERTINTCLEGACYINT ==> L0RECEIVEDASSERTINTCLEGACYINT L0RECEIVEDASSERTINTCLEGACYINT)
			(conn PCIE L0RECEIVEDASSERTINTBLEGACYINT ==> L0RECEIVEDASSERTINTBLEGACYINT L0RECEIVEDASSERTINTBLEGACYINT)
			(conn PCIE L0RECEIVEDASSERTINTALEGACYINT ==> L0RECEIVEDASSERTINTALEGACYINT L0RECEIVEDASSERTINTALEGACYINT)
			(conn PCIE L0PWRTXL0SSTATE ==> L0PWRTXL0SSTATE L0PWRTXL0SSTATE)
			(conn PCIE L0PWRTURNOFFREQ ==> L0PWRTURNOFFREQ L0PWRTURNOFFREQ)
			(conn PCIE L0PWRSTATE01 ==> L0PWRSTATE01 L0PWRSTATE01)
			(conn PCIE L0PWRSTATE00 ==> L0PWRSTATE00 L0PWRSTATE00)
			(conn PCIE L0PWRL23READYSTATE ==> L0PWRL23READYSTATE L0PWRL23READYSTATE)
			(conn PCIE L0PWRL23READYDEVICE ==> L0PWRL23READYDEVICE L0PWRL23READYDEVICE)
			(conn PCIE L0PWRL1STATE ==> L0PWRL1STATE L0PWRL1STATE)
			(conn PCIE L0PWRINHIBITTRANSFERS ==> L0PWRINHIBITTRANSFERS L0PWRINHIBITTRANSFERS)
			(conn PCIE L0POWERINDICATORCONTROL1 ==> L0POWERINDICATORCONTROL1 L0POWERINDICATORCONTROL1)
			(conn PCIE L0POWERINDICATORCONTROL0 ==> L0POWERINDICATORCONTROL0 L0POWERINDICATORCONTROL0)
			(conn PCIE L0POWERCONTROLLERCONTROL ==> L0POWERCONTROLLERCONTROL L0POWERCONTROLLERCONTROL)
			(conn PCIE L0PMEREQOUT ==> L0PMEREQOUT L0PMEREQOUT)
			(conn PCIE L0PMEEN ==> L0PMEEN L0PMEEN)
			(conn PCIE L0PMEACK ==> L0PMEACK L0PMEACK)
			(conn PCIE L0NONFATALERRMSGRCVD ==> L0NONFATALERRMSGRCVD L0NONFATALERRMSGRCVD)
			(conn PCIE L0MULTIMSGEN02 ==> L0MULTIMSGEN02 L0MULTIMSGEN02)
			(conn PCIE L0MULTIMSGEN01 ==> L0MULTIMSGEN01 L0MULTIMSGEN01)
			(conn PCIE L0MULTIMSGEN00 ==> L0MULTIMSGEN00 L0MULTIMSGEN00)
			(conn PCIE L0MSIENABLE0 ==> L0MSIENABLE0 L0MSIENABLE0)
			(conn PCIE L0MCFOUND2 ==> L0MCFOUND2 L0MCFOUND2)
			(conn PCIE L0MCFOUND1 ==> L0MCFOUND1 L0MCFOUND1)
			(conn PCIE L0MCFOUND0 ==> L0MCFOUND0 L0MCFOUND0)
			(conn PCIE L0MACUPSTREAMDOWNSTREAM ==> L0MACUPSTREAMDOWNSTREAM L0MACUPSTREAMDOWNSTREAM)
			(conn PCIE L0MACRXL0SSTATE ==> L0MACRXL0SSTATE L0MACRXL0SSTATE)
			(conn PCIE L0MACNEWSTATEACK ==> L0MACNEWSTATEACK L0MACNEWSTATEACK)
			(conn PCIE L0MACNEGOTIATEDLINKWIDTH3 ==> L0MACNEGOTIATEDLINKWIDTH3 L0MACNEGOTIATEDLINKWIDTH3)
			(conn PCIE L0MACNEGOTIATEDLINKWIDTH2 ==> L0MACNEGOTIATEDLINKWIDTH2 L0MACNEGOTIATEDLINKWIDTH2)
			(conn PCIE L0MACNEGOTIATEDLINKWIDTH1 ==> L0MACNEGOTIATEDLINKWIDTH1 L0MACNEGOTIATEDLINKWIDTH1)
			(conn PCIE L0MACNEGOTIATEDLINKWIDTH0 ==> L0MACNEGOTIATEDLINKWIDTH0 L0MACNEGOTIATEDLINKWIDTH0)
			(conn PCIE L0MACLINKUP ==> L0MACLINKUP L0MACLINKUP)
			(conn PCIE L0MACLINKTRAINING ==> L0MACLINKTRAINING L0MACLINKTRAINING)
			(conn PCIE L0MACENTEREDL0 ==> L0MACENTEREDL0 L0MACENTEREDL0)
			(conn PCIE L0LTSSMSTATE3 ==> L0LTSSMSTATE3 L0LTSSMSTATE3)
			(conn PCIE L0LTSSMSTATE2 ==> L0LTSSMSTATE2 L0LTSSMSTATE2)
			(conn PCIE L0LTSSMSTATE1 ==> L0LTSSMSTATE1 L0LTSSMSTATE1)
			(conn PCIE L0LTSSMSTATE0 ==> L0LTSSMSTATE0 L0LTSSMSTATE0)
			(conn PCIE L0FWDNONFATALERROUT ==> L0FWDNONFATALERROUT L0FWDNONFATALERROUT)
			(conn PCIE L0FWDFATALERROUT ==> L0FWDFATALERROUT L0FWDFATALERROUT)
			(conn PCIE L0FWDCORRERROUT ==> L0FWDCORRERROUT L0FWDCORRERROUT)
			(conn PCIE L0FIRSTCFGWRITEOCCURRED ==> L0FIRSTCFGWRITEOCCURRED L0FIRSTCFGWRITEOCCURRED)
			(conn PCIE L0FATALERRMSGRCVD ==> L0FATALERRMSGRCVD L0FATALERRMSGRCVD)
			(conn PCIE L0ERRMSGREQID15 ==> L0ERRMSGREQID15 L0ERRMSGREQID15)
			(conn PCIE L0ERRMSGREQID14 ==> L0ERRMSGREQID14 L0ERRMSGREQID14)
			(conn PCIE L0ERRMSGREQID13 ==> L0ERRMSGREQID13 L0ERRMSGREQID13)
			(conn PCIE L0ERRMSGREQID12 ==> L0ERRMSGREQID12 L0ERRMSGREQID12)
			(conn PCIE L0ERRMSGREQID11 ==> L0ERRMSGREQID11 L0ERRMSGREQID11)
			(conn PCIE L0ERRMSGREQID10 ==> L0ERRMSGREQID10 L0ERRMSGREQID10)
			(conn PCIE L0ERRMSGREQID9 ==> L0ERRMSGREQID9 L0ERRMSGREQID9)
			(conn PCIE L0ERRMSGREQID8 ==> L0ERRMSGREQID8 L0ERRMSGREQID8)
			(conn PCIE L0ERRMSGREQID7 ==> L0ERRMSGREQID7 L0ERRMSGREQID7)
			(conn PCIE L0ERRMSGREQID6 ==> L0ERRMSGREQID6 L0ERRMSGREQID6)
			(conn PCIE L0ERRMSGREQID5 ==> L0ERRMSGREQID5 L0ERRMSGREQID5)
			(conn PCIE L0ERRMSGREQID4 ==> L0ERRMSGREQID4 L0ERRMSGREQID4)
			(conn PCIE L0ERRMSGREQID3 ==> L0ERRMSGREQID3 L0ERRMSGREQID3)
			(conn PCIE L0ERRMSGREQID2 ==> L0ERRMSGREQID2 L0ERRMSGREQID2)
			(conn PCIE L0ERRMSGREQID1 ==> L0ERRMSGREQID1 L0ERRMSGREQID1)
			(conn PCIE L0ERRMSGREQID0 ==> L0ERRMSGREQID0 L0ERRMSGREQID0)
			(conn PCIE L0DLUPDOWN7 ==> L0DLUPDOWN7 L0DLUPDOWN7)
			(conn PCIE L0DLUPDOWN6 ==> L0DLUPDOWN6 L0DLUPDOWN6)
			(conn PCIE L0DLUPDOWN5 ==> L0DLUPDOWN5 L0DLUPDOWN5)
			(conn PCIE L0DLUPDOWN4 ==> L0DLUPDOWN4 L0DLUPDOWN4)
			(conn PCIE L0DLUPDOWN3 ==> L0DLUPDOWN3 L0DLUPDOWN3)
			(conn PCIE L0DLUPDOWN2 ==> L0DLUPDOWN2 L0DLUPDOWN2)
			(conn PCIE L0DLUPDOWN1 ==> L0DLUPDOWN1 L0DLUPDOWN1)
			(conn PCIE L0DLUPDOWN0 ==> L0DLUPDOWN0 L0DLUPDOWN0)
			(conn PCIE L0DLLVCSTATUS7 ==> L0DLLVCSTATUS7 L0DLLVCSTATUS7)
			(conn PCIE L0DLLVCSTATUS6 ==> L0DLLVCSTATUS6 L0DLLVCSTATUS6)
			(conn PCIE L0DLLVCSTATUS5 ==> L0DLLVCSTATUS5 L0DLLVCSTATUS5)
			(conn PCIE L0DLLVCSTATUS4 ==> L0DLLVCSTATUS4 L0DLLVCSTATUS4)
			(conn PCIE L0DLLVCSTATUS3 ==> L0DLLVCSTATUS3 L0DLLVCSTATUS3)
			(conn PCIE L0DLLVCSTATUS2 ==> L0DLLVCSTATUS2 L0DLLVCSTATUS2)
			(conn PCIE L0DLLVCSTATUS1 ==> L0DLLVCSTATUS1 L0DLLVCSTATUS1)
			(conn PCIE L0DLLVCSTATUS0 ==> L0DLLVCSTATUS0 L0DLLVCSTATUS0)
			(conn PCIE L0DLLTXOUTSTANDING ==> L0DLLTXOUTSTANDING L0DLLTXOUTSTANDING)
			(conn PCIE L0DLLTXNONFCOUTSTANDING ==> L0DLLTXNONFCOUTSTANDING L0DLLTXNONFCOUTSTANDING)
			(conn PCIE L0DLLRXACKOUTSTANDING ==> L0DLLRXACKOUTSTANDING L0DLLRXACKOUTSTANDING)
			(conn PCIE L0DLLERRORVECTOR6 ==> L0DLLERRORVECTOR6 L0DLLERRORVECTOR6)
			(conn PCIE L0DLLERRORVECTOR5 ==> L0DLLERRORVECTOR5 L0DLLERRORVECTOR5)
			(conn PCIE L0DLLERRORVECTOR4 ==> L0DLLERRORVECTOR4 L0DLLERRORVECTOR4)
			(conn PCIE L0DLLERRORVECTOR3 ==> L0DLLERRORVECTOR3 L0DLLERRORVECTOR3)
			(conn PCIE L0DLLERRORVECTOR2 ==> L0DLLERRORVECTOR2 L0DLLERRORVECTOR2)
			(conn PCIE L0DLLERRORVECTOR1 ==> L0DLLERRORVECTOR1 L0DLLERRORVECTOR1)
			(conn PCIE L0DLLERRORVECTOR0 ==> L0DLLERRORVECTOR0 L0DLLERRORVECTOR0)
			(conn PCIE L0DLLASTXSTATE ==> L0DLLASTXSTATE L0DLLASTXSTATE)
			(conn PCIE L0DLLASRXSTATE1 ==> L0DLLASRXSTATE1 L0DLLASRXSTATE1)
			(conn PCIE L0DLLASRXSTATE0 ==> L0DLLASRXSTATE0 L0DLLASRXSTATE0)
			(conn PCIE L0CORRERRMSGRCVD ==> L0CORRERRMSGRCVD L0CORRERRMSGRCVD)
			(conn PCIE L0COMPLETERID12 ==> L0COMPLETERID12 L0COMPLETERID12)
			(conn PCIE L0COMPLETERID11 ==> L0COMPLETERID11 L0COMPLETERID11)
			(conn PCIE L0COMPLETERID10 ==> L0COMPLETERID10 L0COMPLETERID10)
			(conn PCIE L0COMPLETERID9 ==> L0COMPLETERID9 L0COMPLETERID9)
			(conn PCIE L0COMPLETERID8 ==> L0COMPLETERID8 L0COMPLETERID8)
			(conn PCIE L0COMPLETERID7 ==> L0COMPLETERID7 L0COMPLETERID7)
			(conn PCIE L0COMPLETERID6 ==> L0COMPLETERID6 L0COMPLETERID6)
			(conn PCIE L0COMPLETERID5 ==> L0COMPLETERID5 L0COMPLETERID5)
			(conn PCIE L0COMPLETERID4 ==> L0COMPLETERID4 L0COMPLETERID4)
			(conn PCIE L0COMPLETERID3 ==> L0COMPLETERID3 L0COMPLETERID3)
			(conn PCIE L0COMPLETERID2 ==> L0COMPLETERID2 L0COMPLETERID2)
			(conn PCIE L0COMPLETERID1 ==> L0COMPLETERID1 L0COMPLETERID1)
			(conn PCIE L0COMPLETERID0 ==> L0COMPLETERID0 L0COMPLETERID0)
			(conn PCIE L0CFGLOOPBACKACK ==> L0CFGLOOPBACKACK L0CFGLOOPBACKACK)
			(conn PCIE L0ATTENTIONINDICATORCONTROL1 ==> L0ATTENTIONINDICATORCONTROL1 L0ATTENTIONINDICATORCONTROL1)
			(conn PCIE L0ATTENTIONINDICATORCONTROL0 ==> L0ATTENTIONINDICATORCONTROL0 L0ATTENTIONINDICATORCONTROL0)
			(conn PCIE L0ASAUTONOMOUSINITCOMPLETED ==> L0ASAUTONOMOUSINITCOMPLETED L0ASAUTONOMOUSINITCOMPLETED)
			(conn PCIE DLLTXPMDLLPOUTSTANDING ==> DLLTXPMDLLPOUTSTANDING DLLTXPMDLLPOUTSTANDING)
			(conn PCIE CRMRXHOTRESETN ==> CRMRXHOTRESETN CRMRXHOTRESETN)
			(conn PCIE CRMPWRSOFTRESETN ==> CRMPWRSOFTRESETN CRMPWRSOFTRESETN)
			(conn PCIE CRMDOHOTRESETN ==> CRMDOHOTRESETN CRMDOHOTRESETN)
			(conn PCIE BUSMASTERENABLE ==> BUSMASTERENABLE BUSMASTERENABLE)
			(conn PCIE PARITYERRORRESPONSE ==> PARITYERRORRESPONSE PARITYERRORRESPONSE)
			(conn PCIE SERRENABLE ==> SERRENABLE SERRENABLE)
			(conn PCIE INTERRUPTDISABLE ==> INTERRUPTDISABLE INTERRUPTDISABLE)
			(conn PCIE URREPORTINGENABLE ==> URREPORTINGENABLE URREPORTINGENABLE)
			(conn PCIE SCANMODEN <== SCANMODEN SCANMODEN)
			(conn PCIE SCANIN7 <== SCANIN7 SCANIN7)
			(conn PCIE SCANIN6 <== SCANIN6 SCANIN6)
			(conn PCIE SCANIN5 <== SCANIN5 SCANIN5)
			(conn PCIE SCANIN4 <== SCANIN4 SCANIN4)
			(conn PCIE SCANIN3 <== SCANIN3 SCANIN3)
			(conn PCIE SCANIN2 <== SCANIN2 SCANIN2)
			(conn PCIE SCANIN1 <== SCANIN1 SCANIN1)
			(conn PCIE SCANIN0 <== SCANIN0 SCANIN0)
			(conn PCIE SCANENABLEN <== SCANENABLEN SCANENABLEN)
			(conn PCIE PIPERXVALIDL7 <== PIPERXVALIDL7 PIPERXVALIDL7)
			(conn PCIE PIPERXVALIDL6 <== PIPERXVALIDL6 PIPERXVALIDL6)
			(conn PCIE PIPERXVALIDL5 <== PIPERXVALIDL5 PIPERXVALIDL5)
			(conn PCIE PIPERXVALIDL4 <== PIPERXVALIDL4 PIPERXVALIDL4)
			(conn PCIE PIPERXVALIDL3 <== PIPERXVALIDL3 PIPERXVALIDL3)
			(conn PCIE PIPERXVALIDL2 <== PIPERXVALIDL2 PIPERXVALIDL2)
			(conn PCIE PIPERXVALIDL1 <== PIPERXVALIDL1 PIPERXVALIDL1)
			(conn PCIE PIPERXVALIDL0 <== PIPERXVALIDL0 PIPERXVALIDL0)
			(conn PCIE PIPERXSTATUSL72 <== PIPERXSTATUSL72 PIPERXSTATUSL72)
			(conn PCIE PIPERXSTATUSL71 <== PIPERXSTATUSL71 PIPERXSTATUSL71)
			(conn PCIE PIPERXSTATUSL70 <== PIPERXSTATUSL70 PIPERXSTATUSL70)
			(conn PCIE PIPERXSTATUSL62 <== PIPERXSTATUSL62 PIPERXSTATUSL62)
			(conn PCIE PIPERXSTATUSL61 <== PIPERXSTATUSL61 PIPERXSTATUSL61)
			(conn PCIE PIPERXSTATUSL60 <== PIPERXSTATUSL60 PIPERXSTATUSL60)
			(conn PCIE PIPERXSTATUSL52 <== PIPERXSTATUSL52 PIPERXSTATUSL52)
			(conn PCIE PIPERXSTATUSL51 <== PIPERXSTATUSL51 PIPERXSTATUSL51)
			(conn PCIE PIPERXSTATUSL50 <== PIPERXSTATUSL50 PIPERXSTATUSL50)
			(conn PCIE PIPERXSTATUSL42 <== PIPERXSTATUSL42 PIPERXSTATUSL42)
			(conn PCIE PIPERXSTATUSL41 <== PIPERXSTATUSL41 PIPERXSTATUSL41)
			(conn PCIE PIPERXSTATUSL40 <== PIPERXSTATUSL40 PIPERXSTATUSL40)
			(conn PCIE PIPERXSTATUSL32 <== PIPERXSTATUSL32 PIPERXSTATUSL32)
			(conn PCIE PIPERXSTATUSL31 <== PIPERXSTATUSL31 PIPERXSTATUSL31)
			(conn PCIE PIPERXSTATUSL30 <== PIPERXSTATUSL30 PIPERXSTATUSL30)
			(conn PCIE PIPERXSTATUSL22 <== PIPERXSTATUSL22 PIPERXSTATUSL22)
			(conn PCIE PIPERXSTATUSL21 <== PIPERXSTATUSL21 PIPERXSTATUSL21)
			(conn PCIE PIPERXSTATUSL20 <== PIPERXSTATUSL20 PIPERXSTATUSL20)
			(conn PCIE PIPERXSTATUSL12 <== PIPERXSTATUSL12 PIPERXSTATUSL12)
			(conn PCIE PIPERXSTATUSL11 <== PIPERXSTATUSL11 PIPERXSTATUSL11)
			(conn PCIE PIPERXSTATUSL10 <== PIPERXSTATUSL10 PIPERXSTATUSL10)
			(conn PCIE PIPERXSTATUSL02 <== PIPERXSTATUSL02 PIPERXSTATUSL02)
			(conn PCIE PIPERXSTATUSL01 <== PIPERXSTATUSL01 PIPERXSTATUSL01)
			(conn PCIE PIPERXSTATUSL00 <== PIPERXSTATUSL00 PIPERXSTATUSL00)
			(conn PCIE PIPERXELECIDLEL7 <== PIPERXELECIDLEL7 PIPERXELECIDLEL7)
			(conn PCIE PIPERXELECIDLEL6 <== PIPERXELECIDLEL6 PIPERXELECIDLEL6)
			(conn PCIE PIPERXELECIDLEL5 <== PIPERXELECIDLEL5 PIPERXELECIDLEL5)
			(conn PCIE PIPERXELECIDLEL4 <== PIPERXELECIDLEL4 PIPERXELECIDLEL4)
			(conn PCIE PIPERXELECIDLEL3 <== PIPERXELECIDLEL3 PIPERXELECIDLEL3)
			(conn PCIE PIPERXELECIDLEL2 <== PIPERXELECIDLEL2 PIPERXELECIDLEL2)
			(conn PCIE PIPERXELECIDLEL1 <== PIPERXELECIDLEL1 PIPERXELECIDLEL1)
			(conn PCIE PIPERXELECIDLEL0 <== PIPERXELECIDLEL0 PIPERXELECIDLEL0)
			(conn PCIE PIPERXDATAL77 <== PIPERXDATAL77 PIPERXDATAL77)
			(conn PCIE PIPERXDATAL76 <== PIPERXDATAL76 PIPERXDATAL76)
			(conn PCIE PIPERXDATAL75 <== PIPERXDATAL75 PIPERXDATAL75)
			(conn PCIE PIPERXDATAL74 <== PIPERXDATAL74 PIPERXDATAL74)
			(conn PCIE PIPERXDATAL73 <== PIPERXDATAL73 PIPERXDATAL73)
			(conn PCIE PIPERXDATAL72 <== PIPERXDATAL72 PIPERXDATAL72)
			(conn PCIE PIPERXDATAL71 <== PIPERXDATAL71 PIPERXDATAL71)
			(conn PCIE PIPERXDATAL70 <== PIPERXDATAL70 PIPERXDATAL70)
			(conn PCIE PIPERXDATAL67 <== PIPERXDATAL67 PIPERXDATAL67)
			(conn PCIE PIPERXDATAL66 <== PIPERXDATAL66 PIPERXDATAL66)
			(conn PCIE PIPERXDATAL65 <== PIPERXDATAL65 PIPERXDATAL65)
			(conn PCIE PIPERXDATAL64 <== PIPERXDATAL64 PIPERXDATAL64)
			(conn PCIE PIPERXDATAL63 <== PIPERXDATAL63 PIPERXDATAL63)
			(conn PCIE PIPERXDATAL62 <== PIPERXDATAL62 PIPERXDATAL62)
			(conn PCIE PIPERXDATAL61 <== PIPERXDATAL61 PIPERXDATAL61)
			(conn PCIE PIPERXDATAL60 <== PIPERXDATAL60 PIPERXDATAL60)
			(conn PCIE PIPERXDATAL57 <== PIPERXDATAL57 PIPERXDATAL57)
			(conn PCIE PIPERXDATAL56 <== PIPERXDATAL56 PIPERXDATAL56)
			(conn PCIE PIPERXDATAL55 <== PIPERXDATAL55 PIPERXDATAL55)
			(conn PCIE PIPERXDATAL54 <== PIPERXDATAL54 PIPERXDATAL54)
			(conn PCIE PIPERXDATAL53 <== PIPERXDATAL53 PIPERXDATAL53)
			(conn PCIE PIPERXDATAL52 <== PIPERXDATAL52 PIPERXDATAL52)
			(conn PCIE PIPERXDATAL51 <== PIPERXDATAL51 PIPERXDATAL51)
			(conn PCIE PIPERXDATAL50 <== PIPERXDATAL50 PIPERXDATAL50)
			(conn PCIE PIPERXDATAL47 <== PIPERXDATAL47 PIPERXDATAL47)
			(conn PCIE PIPERXDATAL46 <== PIPERXDATAL46 PIPERXDATAL46)
			(conn PCIE PIPERXDATAL45 <== PIPERXDATAL45 PIPERXDATAL45)
			(conn PCIE PIPERXDATAL44 <== PIPERXDATAL44 PIPERXDATAL44)
			(conn PCIE PIPERXDATAL43 <== PIPERXDATAL43 PIPERXDATAL43)
			(conn PCIE PIPERXDATAL42 <== PIPERXDATAL42 PIPERXDATAL42)
			(conn PCIE PIPERXDATAL41 <== PIPERXDATAL41 PIPERXDATAL41)
			(conn PCIE PIPERXDATAL40 <== PIPERXDATAL40 PIPERXDATAL40)
			(conn PCIE PIPERXDATAL37 <== PIPERXDATAL37 PIPERXDATAL37)
			(conn PCIE PIPERXDATAL36 <== PIPERXDATAL36 PIPERXDATAL36)
			(conn PCIE PIPERXDATAL35 <== PIPERXDATAL35 PIPERXDATAL35)
			(conn PCIE PIPERXDATAL34 <== PIPERXDATAL34 PIPERXDATAL34)
			(conn PCIE PIPERXDATAL33 <== PIPERXDATAL33 PIPERXDATAL33)
			(conn PCIE PIPERXDATAL32 <== PIPERXDATAL32 PIPERXDATAL32)
			(conn PCIE PIPERXDATAL31 <== PIPERXDATAL31 PIPERXDATAL31)
			(conn PCIE PIPERXDATAL30 <== PIPERXDATAL30 PIPERXDATAL30)
			(conn PCIE PIPERXDATAL27 <== PIPERXDATAL27 PIPERXDATAL27)
			(conn PCIE PIPERXDATAL26 <== PIPERXDATAL26 PIPERXDATAL26)
			(conn PCIE PIPERXDATAL25 <== PIPERXDATAL25 PIPERXDATAL25)
			(conn PCIE PIPERXDATAL24 <== PIPERXDATAL24 PIPERXDATAL24)
			(conn PCIE PIPERXDATAL23 <== PIPERXDATAL23 PIPERXDATAL23)
			(conn PCIE PIPERXDATAL22 <== PIPERXDATAL22 PIPERXDATAL22)
			(conn PCIE PIPERXDATAL21 <== PIPERXDATAL21 PIPERXDATAL21)
			(conn PCIE PIPERXDATAL20 <== PIPERXDATAL20 PIPERXDATAL20)
			(conn PCIE PIPERXDATAL17 <== PIPERXDATAL17 PIPERXDATAL17)
			(conn PCIE PIPERXDATAL16 <== PIPERXDATAL16 PIPERXDATAL16)
			(conn PCIE PIPERXDATAL15 <== PIPERXDATAL15 PIPERXDATAL15)
			(conn PCIE PIPERXDATAL14 <== PIPERXDATAL14 PIPERXDATAL14)
			(conn PCIE PIPERXDATAL13 <== PIPERXDATAL13 PIPERXDATAL13)
			(conn PCIE PIPERXDATAL12 <== PIPERXDATAL12 PIPERXDATAL12)
			(conn PCIE PIPERXDATAL11 <== PIPERXDATAL11 PIPERXDATAL11)
			(conn PCIE PIPERXDATAL10 <== PIPERXDATAL10 PIPERXDATAL10)
			(conn PCIE PIPERXDATAL07 <== PIPERXDATAL07 PIPERXDATAL07)
			(conn PCIE PIPERXDATAL06 <== PIPERXDATAL06 PIPERXDATAL06)
			(conn PCIE PIPERXDATAL05 <== PIPERXDATAL05 PIPERXDATAL05)
			(conn PCIE PIPERXDATAL04 <== PIPERXDATAL04 PIPERXDATAL04)
			(conn PCIE PIPERXDATAL03 <== PIPERXDATAL03 PIPERXDATAL03)
			(conn PCIE PIPERXDATAL02 <== PIPERXDATAL02 PIPERXDATAL02)
			(conn PCIE PIPERXDATAL01 <== PIPERXDATAL01 PIPERXDATAL01)
			(conn PCIE PIPERXDATAL00 <== PIPERXDATAL00 PIPERXDATAL00)
			(conn PCIE PIPERXDATAKL7 <== PIPERXDATAKL7 PIPERXDATAKL7)
			(conn PCIE PIPERXDATAKL6 <== PIPERXDATAKL6 PIPERXDATAKL6)
			(conn PCIE PIPERXDATAKL5 <== PIPERXDATAKL5 PIPERXDATAKL5)
			(conn PCIE PIPERXDATAKL4 <== PIPERXDATAKL4 PIPERXDATAKL4)
			(conn PCIE PIPERXDATAKL3 <== PIPERXDATAKL3 PIPERXDATAKL3)
			(conn PCIE PIPERXDATAKL2 <== PIPERXDATAKL2 PIPERXDATAKL2)
			(conn PCIE PIPERXDATAKL1 <== PIPERXDATAKL1 PIPERXDATAKL1)
			(conn PCIE PIPERXDATAKL0 <== PIPERXDATAKL0 PIPERXDATAKL0)
			(conn PCIE PIPERXCHANISALIGNEDL7 <== PIPERXCHANISALIGNEDL7 PIPERXCHANISALIGNEDL7)
			(conn PCIE PIPERXCHANISALIGNEDL6 <== PIPERXCHANISALIGNEDL6 PIPERXCHANISALIGNEDL6)
			(conn PCIE PIPERXCHANISALIGNEDL5 <== PIPERXCHANISALIGNEDL5 PIPERXCHANISALIGNEDL5)
			(conn PCIE PIPERXCHANISALIGNEDL4 <== PIPERXCHANISALIGNEDL4 PIPERXCHANISALIGNEDL4)
			(conn PCIE PIPERXCHANISALIGNEDL3 <== PIPERXCHANISALIGNEDL3 PIPERXCHANISALIGNEDL3)
			(conn PCIE PIPERXCHANISALIGNEDL2 <== PIPERXCHANISALIGNEDL2 PIPERXCHANISALIGNEDL2)
			(conn PCIE PIPERXCHANISALIGNEDL1 <== PIPERXCHANISALIGNEDL1 PIPERXCHANISALIGNEDL1)
			(conn PCIE PIPERXCHANISALIGNEDL0 <== PIPERXCHANISALIGNEDL0 PIPERXCHANISALIGNEDL0)
			(conn PCIE PIPEPHYSTATUSL7 <== PIPEPHYSTATUSL7 PIPEPHYSTATUSL7)
			(conn PCIE PIPEPHYSTATUSL6 <== PIPEPHYSTATUSL6 PIPEPHYSTATUSL6)
			(conn PCIE PIPEPHYSTATUSL5 <== PIPEPHYSTATUSL5 PIPEPHYSTATUSL5)
			(conn PCIE PIPEPHYSTATUSL4 <== PIPEPHYSTATUSL4 PIPEPHYSTATUSL4)
			(conn PCIE PIPEPHYSTATUSL3 <== PIPEPHYSTATUSL3 PIPEPHYSTATUSL3)
			(conn PCIE PIPEPHYSTATUSL2 <== PIPEPHYSTATUSL2 PIPEPHYSTATUSL2)
			(conn PCIE PIPEPHYSTATUSL1 <== PIPEPHYSTATUSL1 PIPEPHYSTATUSL1)
			(conn PCIE PIPEPHYSTATUSL0 <== PIPEPHYSTATUSL0 PIPEPHYSTATUSL0)
			(conn PCIE MIMTXBRDATA63 <== MIMTXBRDATA63 MIMTXBRDATA63)
			(conn PCIE MIMTXBRDATA62 <== MIMTXBRDATA62 MIMTXBRDATA62)
			(conn PCIE MIMTXBRDATA61 <== MIMTXBRDATA61 MIMTXBRDATA61)
			(conn PCIE MIMTXBRDATA60 <== MIMTXBRDATA60 MIMTXBRDATA60)
			(conn PCIE MIMTXBRDATA59 <== MIMTXBRDATA59 MIMTXBRDATA59)
			(conn PCIE MIMTXBRDATA58 <== MIMTXBRDATA58 MIMTXBRDATA58)
			(conn PCIE MIMTXBRDATA57 <== MIMTXBRDATA57 MIMTXBRDATA57)
			(conn PCIE MIMTXBRDATA56 <== MIMTXBRDATA56 MIMTXBRDATA56)
			(conn PCIE MIMTXBRDATA55 <== MIMTXBRDATA55 MIMTXBRDATA55)
			(conn PCIE MIMTXBRDATA54 <== MIMTXBRDATA54 MIMTXBRDATA54)
			(conn PCIE MIMTXBRDATA53 <== MIMTXBRDATA53 MIMTXBRDATA53)
			(conn PCIE MIMTXBRDATA52 <== MIMTXBRDATA52 MIMTXBRDATA52)
			(conn PCIE MIMTXBRDATA51 <== MIMTXBRDATA51 MIMTXBRDATA51)
			(conn PCIE MIMTXBRDATA50 <== MIMTXBRDATA50 MIMTXBRDATA50)
			(conn PCIE MIMTXBRDATA49 <== MIMTXBRDATA49 MIMTXBRDATA49)
			(conn PCIE MIMTXBRDATA48 <== MIMTXBRDATA48 MIMTXBRDATA48)
			(conn PCIE MIMTXBRDATA47 <== MIMTXBRDATA47 MIMTXBRDATA47)
			(conn PCIE MIMTXBRDATA46 <== MIMTXBRDATA46 MIMTXBRDATA46)
			(conn PCIE MIMTXBRDATA45 <== MIMTXBRDATA45 MIMTXBRDATA45)
			(conn PCIE MIMTXBRDATA44 <== MIMTXBRDATA44 MIMTXBRDATA44)
			(conn PCIE MIMTXBRDATA43 <== MIMTXBRDATA43 MIMTXBRDATA43)
			(conn PCIE MIMTXBRDATA42 <== MIMTXBRDATA42 MIMTXBRDATA42)
			(conn PCIE MIMTXBRDATA41 <== MIMTXBRDATA41 MIMTXBRDATA41)
			(conn PCIE MIMTXBRDATA40 <== MIMTXBRDATA40 MIMTXBRDATA40)
			(conn PCIE MIMTXBRDATA39 <== MIMTXBRDATA39 MIMTXBRDATA39)
			(conn PCIE MIMTXBRDATA38 <== MIMTXBRDATA38 MIMTXBRDATA38)
			(conn PCIE MIMTXBRDATA37 <== MIMTXBRDATA37 MIMTXBRDATA37)
			(conn PCIE MIMTXBRDATA36 <== MIMTXBRDATA36 MIMTXBRDATA36)
			(conn PCIE MIMTXBRDATA35 <== MIMTXBRDATA35 MIMTXBRDATA35)
			(conn PCIE MIMTXBRDATA34 <== MIMTXBRDATA34 MIMTXBRDATA34)
			(conn PCIE MIMTXBRDATA33 <== MIMTXBRDATA33 MIMTXBRDATA33)
			(conn PCIE MIMTXBRDATA32 <== MIMTXBRDATA32 MIMTXBRDATA32)
			(conn PCIE MIMTXBRDATA31 <== MIMTXBRDATA31 MIMTXBRDATA31)
			(conn PCIE MIMTXBRDATA30 <== MIMTXBRDATA30 MIMTXBRDATA30)
			(conn PCIE MIMTXBRDATA29 <== MIMTXBRDATA29 MIMTXBRDATA29)
			(conn PCIE MIMTXBRDATA28 <== MIMTXBRDATA28 MIMTXBRDATA28)
			(conn PCIE MIMTXBRDATA27 <== MIMTXBRDATA27 MIMTXBRDATA27)
			(conn PCIE MIMTXBRDATA26 <== MIMTXBRDATA26 MIMTXBRDATA26)
			(conn PCIE MIMTXBRDATA25 <== MIMTXBRDATA25 MIMTXBRDATA25)
			(conn PCIE MIMTXBRDATA24 <== MIMTXBRDATA24 MIMTXBRDATA24)
			(conn PCIE MIMTXBRDATA23 <== MIMTXBRDATA23 MIMTXBRDATA23)
			(conn PCIE MIMTXBRDATA22 <== MIMTXBRDATA22 MIMTXBRDATA22)
			(conn PCIE MIMTXBRDATA21 <== MIMTXBRDATA21 MIMTXBRDATA21)
			(conn PCIE MIMTXBRDATA20 <== MIMTXBRDATA20 MIMTXBRDATA20)
			(conn PCIE MIMTXBRDATA19 <== MIMTXBRDATA19 MIMTXBRDATA19)
			(conn PCIE MIMTXBRDATA18 <== MIMTXBRDATA18 MIMTXBRDATA18)
			(conn PCIE MIMTXBRDATA17 <== MIMTXBRDATA17 MIMTXBRDATA17)
			(conn PCIE MIMTXBRDATA16 <== MIMTXBRDATA16 MIMTXBRDATA16)
			(conn PCIE MIMTXBRDATA15 <== MIMTXBRDATA15 MIMTXBRDATA15)
			(conn PCIE MIMTXBRDATA14 <== MIMTXBRDATA14 MIMTXBRDATA14)
			(conn PCIE MIMTXBRDATA13 <== MIMTXBRDATA13 MIMTXBRDATA13)
			(conn PCIE MIMTXBRDATA12 <== MIMTXBRDATA12 MIMTXBRDATA12)
			(conn PCIE MIMTXBRDATA11 <== MIMTXBRDATA11 MIMTXBRDATA11)
			(conn PCIE MIMTXBRDATA10 <== MIMTXBRDATA10 MIMTXBRDATA10)
			(conn PCIE MIMTXBRDATA9 <== MIMTXBRDATA9 MIMTXBRDATA9)
			(conn PCIE MIMTXBRDATA8 <== MIMTXBRDATA8 MIMTXBRDATA8)
			(conn PCIE MIMTXBRDATA7 <== MIMTXBRDATA7 MIMTXBRDATA7)
			(conn PCIE MIMTXBRDATA6 <== MIMTXBRDATA6 MIMTXBRDATA6)
			(conn PCIE MIMTXBRDATA5 <== MIMTXBRDATA5 MIMTXBRDATA5)
			(conn PCIE MIMTXBRDATA4 <== MIMTXBRDATA4 MIMTXBRDATA4)
			(conn PCIE MIMTXBRDATA3 <== MIMTXBRDATA3 MIMTXBRDATA3)
			(conn PCIE MIMTXBRDATA2 <== MIMTXBRDATA2 MIMTXBRDATA2)
			(conn PCIE MIMTXBRDATA1 <== MIMTXBRDATA1 MIMTXBRDATA1)
			(conn PCIE MIMTXBRDATA0 <== MIMTXBRDATA0 MIMTXBRDATA0)
			(conn PCIE MIMRXBRDATA63 <== MIMRXBRDATA63 MIMRXBRDATA63)
			(conn PCIE MIMRXBRDATA62 <== MIMRXBRDATA62 MIMRXBRDATA62)
			(conn PCIE MIMRXBRDATA61 <== MIMRXBRDATA61 MIMRXBRDATA61)
			(conn PCIE MIMRXBRDATA60 <== MIMRXBRDATA60 MIMRXBRDATA60)
			(conn PCIE MIMRXBRDATA59 <== MIMRXBRDATA59 MIMRXBRDATA59)
			(conn PCIE MIMRXBRDATA58 <== MIMRXBRDATA58 MIMRXBRDATA58)
			(conn PCIE MIMRXBRDATA57 <== MIMRXBRDATA57 MIMRXBRDATA57)
			(conn PCIE MIMRXBRDATA56 <== MIMRXBRDATA56 MIMRXBRDATA56)
			(conn PCIE MIMRXBRDATA55 <== MIMRXBRDATA55 MIMRXBRDATA55)
			(conn PCIE MIMRXBRDATA54 <== MIMRXBRDATA54 MIMRXBRDATA54)
			(conn PCIE MIMRXBRDATA53 <== MIMRXBRDATA53 MIMRXBRDATA53)
			(conn PCIE MIMRXBRDATA52 <== MIMRXBRDATA52 MIMRXBRDATA52)
			(conn PCIE MIMRXBRDATA51 <== MIMRXBRDATA51 MIMRXBRDATA51)
			(conn PCIE MIMRXBRDATA50 <== MIMRXBRDATA50 MIMRXBRDATA50)
			(conn PCIE MIMRXBRDATA49 <== MIMRXBRDATA49 MIMRXBRDATA49)
			(conn PCIE MIMRXBRDATA48 <== MIMRXBRDATA48 MIMRXBRDATA48)
			(conn PCIE MIMRXBRDATA47 <== MIMRXBRDATA47 MIMRXBRDATA47)
			(conn PCIE MIMRXBRDATA46 <== MIMRXBRDATA46 MIMRXBRDATA46)
			(conn PCIE MIMRXBRDATA45 <== MIMRXBRDATA45 MIMRXBRDATA45)
			(conn PCIE MIMRXBRDATA44 <== MIMRXBRDATA44 MIMRXBRDATA44)
			(conn PCIE MIMRXBRDATA43 <== MIMRXBRDATA43 MIMRXBRDATA43)
			(conn PCIE MIMRXBRDATA42 <== MIMRXBRDATA42 MIMRXBRDATA42)
			(conn PCIE MIMRXBRDATA41 <== MIMRXBRDATA41 MIMRXBRDATA41)
			(conn PCIE MIMRXBRDATA40 <== MIMRXBRDATA40 MIMRXBRDATA40)
			(conn PCIE MIMRXBRDATA39 <== MIMRXBRDATA39 MIMRXBRDATA39)
			(conn PCIE MIMRXBRDATA38 <== MIMRXBRDATA38 MIMRXBRDATA38)
			(conn PCIE MIMRXBRDATA37 <== MIMRXBRDATA37 MIMRXBRDATA37)
			(conn PCIE MIMRXBRDATA36 <== MIMRXBRDATA36 MIMRXBRDATA36)
			(conn PCIE MIMRXBRDATA35 <== MIMRXBRDATA35 MIMRXBRDATA35)
			(conn PCIE MIMRXBRDATA34 <== MIMRXBRDATA34 MIMRXBRDATA34)
			(conn PCIE MIMRXBRDATA33 <== MIMRXBRDATA33 MIMRXBRDATA33)
			(conn PCIE MIMRXBRDATA32 <== MIMRXBRDATA32 MIMRXBRDATA32)
			(conn PCIE MIMRXBRDATA31 <== MIMRXBRDATA31 MIMRXBRDATA31)
			(conn PCIE MIMRXBRDATA30 <== MIMRXBRDATA30 MIMRXBRDATA30)
			(conn PCIE MIMRXBRDATA29 <== MIMRXBRDATA29 MIMRXBRDATA29)
			(conn PCIE MIMRXBRDATA28 <== MIMRXBRDATA28 MIMRXBRDATA28)
			(conn PCIE MIMRXBRDATA27 <== MIMRXBRDATA27 MIMRXBRDATA27)
			(conn PCIE MIMRXBRDATA26 <== MIMRXBRDATA26 MIMRXBRDATA26)
			(conn PCIE MIMRXBRDATA25 <== MIMRXBRDATA25 MIMRXBRDATA25)
			(conn PCIE MIMRXBRDATA24 <== MIMRXBRDATA24 MIMRXBRDATA24)
			(conn PCIE MIMRXBRDATA23 <== MIMRXBRDATA23 MIMRXBRDATA23)
			(conn PCIE MIMRXBRDATA22 <== MIMRXBRDATA22 MIMRXBRDATA22)
			(conn PCIE MIMRXBRDATA21 <== MIMRXBRDATA21 MIMRXBRDATA21)
			(conn PCIE MIMRXBRDATA20 <== MIMRXBRDATA20 MIMRXBRDATA20)
			(conn PCIE MIMRXBRDATA19 <== MIMRXBRDATA19 MIMRXBRDATA19)
			(conn PCIE MIMRXBRDATA18 <== MIMRXBRDATA18 MIMRXBRDATA18)
			(conn PCIE MIMRXBRDATA17 <== MIMRXBRDATA17 MIMRXBRDATA17)
			(conn PCIE MIMRXBRDATA16 <== MIMRXBRDATA16 MIMRXBRDATA16)
			(conn PCIE MIMRXBRDATA15 <== MIMRXBRDATA15 MIMRXBRDATA15)
			(conn PCIE MIMRXBRDATA14 <== MIMRXBRDATA14 MIMRXBRDATA14)
			(conn PCIE MIMRXBRDATA13 <== MIMRXBRDATA13 MIMRXBRDATA13)
			(conn PCIE MIMRXBRDATA12 <== MIMRXBRDATA12 MIMRXBRDATA12)
			(conn PCIE MIMRXBRDATA11 <== MIMRXBRDATA11 MIMRXBRDATA11)
			(conn PCIE MIMRXBRDATA10 <== MIMRXBRDATA10 MIMRXBRDATA10)
			(conn PCIE MIMRXBRDATA9 <== MIMRXBRDATA9 MIMRXBRDATA9)
			(conn PCIE MIMRXBRDATA8 <== MIMRXBRDATA8 MIMRXBRDATA8)
			(conn PCIE MIMRXBRDATA7 <== MIMRXBRDATA7 MIMRXBRDATA7)
			(conn PCIE MIMRXBRDATA6 <== MIMRXBRDATA6 MIMRXBRDATA6)
			(conn PCIE MIMRXBRDATA5 <== MIMRXBRDATA5 MIMRXBRDATA5)
			(conn PCIE MIMRXBRDATA4 <== MIMRXBRDATA4 MIMRXBRDATA4)
			(conn PCIE MIMRXBRDATA3 <== MIMRXBRDATA3 MIMRXBRDATA3)
			(conn PCIE MIMRXBRDATA2 <== MIMRXBRDATA2 MIMRXBRDATA2)
			(conn PCIE MIMRXBRDATA1 <== MIMRXBRDATA1 MIMRXBRDATA1)
			(conn PCIE MIMRXBRDATA0 <== MIMRXBRDATA0 MIMRXBRDATA0)
			(conn PCIE MIMDLLBRDATA63 <== MIMDLLBRDATA63 MIMDLLBRDATA63)
			(conn PCIE MIMDLLBRDATA62 <== MIMDLLBRDATA62 MIMDLLBRDATA62)
			(conn PCIE MIMDLLBRDATA61 <== MIMDLLBRDATA61 MIMDLLBRDATA61)
			(conn PCIE MIMDLLBRDATA60 <== MIMDLLBRDATA60 MIMDLLBRDATA60)
			(conn PCIE MIMDLLBRDATA59 <== MIMDLLBRDATA59 MIMDLLBRDATA59)
			(conn PCIE MIMDLLBRDATA58 <== MIMDLLBRDATA58 MIMDLLBRDATA58)
			(conn PCIE MIMDLLBRDATA57 <== MIMDLLBRDATA57 MIMDLLBRDATA57)
			(conn PCIE MIMDLLBRDATA56 <== MIMDLLBRDATA56 MIMDLLBRDATA56)
			(conn PCIE MIMDLLBRDATA55 <== MIMDLLBRDATA55 MIMDLLBRDATA55)
			(conn PCIE MIMDLLBRDATA54 <== MIMDLLBRDATA54 MIMDLLBRDATA54)
			(conn PCIE MIMDLLBRDATA53 <== MIMDLLBRDATA53 MIMDLLBRDATA53)
			(conn PCIE MIMDLLBRDATA52 <== MIMDLLBRDATA52 MIMDLLBRDATA52)
			(conn PCIE MIMDLLBRDATA51 <== MIMDLLBRDATA51 MIMDLLBRDATA51)
			(conn PCIE MIMDLLBRDATA50 <== MIMDLLBRDATA50 MIMDLLBRDATA50)
			(conn PCIE MIMDLLBRDATA49 <== MIMDLLBRDATA49 MIMDLLBRDATA49)
			(conn PCIE MIMDLLBRDATA48 <== MIMDLLBRDATA48 MIMDLLBRDATA48)
			(conn PCIE MIMDLLBRDATA47 <== MIMDLLBRDATA47 MIMDLLBRDATA47)
			(conn PCIE MIMDLLBRDATA46 <== MIMDLLBRDATA46 MIMDLLBRDATA46)
			(conn PCIE MIMDLLBRDATA45 <== MIMDLLBRDATA45 MIMDLLBRDATA45)
			(conn PCIE MIMDLLBRDATA44 <== MIMDLLBRDATA44 MIMDLLBRDATA44)
			(conn PCIE MIMDLLBRDATA43 <== MIMDLLBRDATA43 MIMDLLBRDATA43)
			(conn PCIE MIMDLLBRDATA42 <== MIMDLLBRDATA42 MIMDLLBRDATA42)
			(conn PCIE MIMDLLBRDATA41 <== MIMDLLBRDATA41 MIMDLLBRDATA41)
			(conn PCIE MIMDLLBRDATA40 <== MIMDLLBRDATA40 MIMDLLBRDATA40)
			(conn PCIE MIMDLLBRDATA39 <== MIMDLLBRDATA39 MIMDLLBRDATA39)
			(conn PCIE MIMDLLBRDATA38 <== MIMDLLBRDATA38 MIMDLLBRDATA38)
			(conn PCIE MIMDLLBRDATA37 <== MIMDLLBRDATA37 MIMDLLBRDATA37)
			(conn PCIE MIMDLLBRDATA36 <== MIMDLLBRDATA36 MIMDLLBRDATA36)
			(conn PCIE MIMDLLBRDATA35 <== MIMDLLBRDATA35 MIMDLLBRDATA35)
			(conn PCIE MIMDLLBRDATA34 <== MIMDLLBRDATA34 MIMDLLBRDATA34)
			(conn PCIE MIMDLLBRDATA33 <== MIMDLLBRDATA33 MIMDLLBRDATA33)
			(conn PCIE MIMDLLBRDATA32 <== MIMDLLBRDATA32 MIMDLLBRDATA32)
			(conn PCIE MIMDLLBRDATA31 <== MIMDLLBRDATA31 MIMDLLBRDATA31)
			(conn PCIE MIMDLLBRDATA30 <== MIMDLLBRDATA30 MIMDLLBRDATA30)
			(conn PCIE MIMDLLBRDATA29 <== MIMDLLBRDATA29 MIMDLLBRDATA29)
			(conn PCIE MIMDLLBRDATA28 <== MIMDLLBRDATA28 MIMDLLBRDATA28)
			(conn PCIE MIMDLLBRDATA27 <== MIMDLLBRDATA27 MIMDLLBRDATA27)
			(conn PCIE MIMDLLBRDATA26 <== MIMDLLBRDATA26 MIMDLLBRDATA26)
			(conn PCIE MIMDLLBRDATA25 <== MIMDLLBRDATA25 MIMDLLBRDATA25)
			(conn PCIE MIMDLLBRDATA24 <== MIMDLLBRDATA24 MIMDLLBRDATA24)
			(conn PCIE MIMDLLBRDATA23 <== MIMDLLBRDATA23 MIMDLLBRDATA23)
			(conn PCIE MIMDLLBRDATA22 <== MIMDLLBRDATA22 MIMDLLBRDATA22)
			(conn PCIE MIMDLLBRDATA21 <== MIMDLLBRDATA21 MIMDLLBRDATA21)
			(conn PCIE MIMDLLBRDATA20 <== MIMDLLBRDATA20 MIMDLLBRDATA20)
			(conn PCIE MIMDLLBRDATA19 <== MIMDLLBRDATA19 MIMDLLBRDATA19)
			(conn PCIE MIMDLLBRDATA18 <== MIMDLLBRDATA18 MIMDLLBRDATA18)
			(conn PCIE MIMDLLBRDATA17 <== MIMDLLBRDATA17 MIMDLLBRDATA17)
			(conn PCIE MIMDLLBRDATA16 <== MIMDLLBRDATA16 MIMDLLBRDATA16)
			(conn PCIE MIMDLLBRDATA15 <== MIMDLLBRDATA15 MIMDLLBRDATA15)
			(conn PCIE MIMDLLBRDATA14 <== MIMDLLBRDATA14 MIMDLLBRDATA14)
			(conn PCIE MIMDLLBRDATA13 <== MIMDLLBRDATA13 MIMDLLBRDATA13)
			(conn PCIE MIMDLLBRDATA12 <== MIMDLLBRDATA12 MIMDLLBRDATA12)
			(conn PCIE MIMDLLBRDATA11 <== MIMDLLBRDATA11 MIMDLLBRDATA11)
			(conn PCIE MIMDLLBRDATA10 <== MIMDLLBRDATA10 MIMDLLBRDATA10)
			(conn PCIE MIMDLLBRDATA9 <== MIMDLLBRDATA9 MIMDLLBRDATA9)
			(conn PCIE MIMDLLBRDATA8 <== MIMDLLBRDATA8 MIMDLLBRDATA8)
			(conn PCIE MIMDLLBRDATA7 <== MIMDLLBRDATA7 MIMDLLBRDATA7)
			(conn PCIE MIMDLLBRDATA6 <== MIMDLLBRDATA6 MIMDLLBRDATA6)
			(conn PCIE MIMDLLBRDATA5 <== MIMDLLBRDATA5 MIMDLLBRDATA5)
			(conn PCIE MIMDLLBRDATA4 <== MIMDLLBRDATA4 MIMDLLBRDATA4)
			(conn PCIE MIMDLLBRDATA3 <== MIMDLLBRDATA3 MIMDLLBRDATA3)
			(conn PCIE MIMDLLBRDATA2 <== MIMDLLBRDATA2 MIMDLLBRDATA2)
			(conn PCIE MIMDLLBRDATA1 <== MIMDLLBRDATA1 MIMDLLBRDATA1)
			(conn PCIE MIMDLLBRDATA0 <== MIMDLLBRDATA0 MIMDLLBRDATA0)
			(conn PCIE MGMTWREN <== MGMTWREN MGMTWREN)
			(conn PCIE MGMTWDATA31 <== MGMTWDATA31 MGMTWDATA31)
			(conn PCIE MGMTWDATA30 <== MGMTWDATA30 MGMTWDATA30)
			(conn PCIE MGMTWDATA29 <== MGMTWDATA29 MGMTWDATA29)
			(conn PCIE MGMTWDATA28 <== MGMTWDATA28 MGMTWDATA28)
			(conn PCIE MGMTWDATA27 <== MGMTWDATA27 MGMTWDATA27)
			(conn PCIE MGMTWDATA26 <== MGMTWDATA26 MGMTWDATA26)
			(conn PCIE MGMTWDATA25 <== MGMTWDATA25 MGMTWDATA25)
			(conn PCIE MGMTWDATA24 <== MGMTWDATA24 MGMTWDATA24)
			(conn PCIE MGMTWDATA23 <== MGMTWDATA23 MGMTWDATA23)
			(conn PCIE MGMTWDATA22 <== MGMTWDATA22 MGMTWDATA22)
			(conn PCIE MGMTWDATA21 <== MGMTWDATA21 MGMTWDATA21)
			(conn PCIE MGMTWDATA20 <== MGMTWDATA20 MGMTWDATA20)
			(conn PCIE MGMTWDATA19 <== MGMTWDATA19 MGMTWDATA19)
			(conn PCIE MGMTWDATA18 <== MGMTWDATA18 MGMTWDATA18)
			(conn PCIE MGMTWDATA17 <== MGMTWDATA17 MGMTWDATA17)
			(conn PCIE MGMTWDATA16 <== MGMTWDATA16 MGMTWDATA16)
			(conn PCIE MGMTWDATA15 <== MGMTWDATA15 MGMTWDATA15)
			(conn PCIE MGMTWDATA14 <== MGMTWDATA14 MGMTWDATA14)
			(conn PCIE MGMTWDATA13 <== MGMTWDATA13 MGMTWDATA13)
			(conn PCIE MGMTWDATA12 <== MGMTWDATA12 MGMTWDATA12)
			(conn PCIE MGMTWDATA11 <== MGMTWDATA11 MGMTWDATA11)
			(conn PCIE MGMTWDATA10 <== MGMTWDATA10 MGMTWDATA10)
			(conn PCIE MGMTWDATA9 <== MGMTWDATA9 MGMTWDATA9)
			(conn PCIE MGMTWDATA8 <== MGMTWDATA8 MGMTWDATA8)
			(conn PCIE MGMTWDATA7 <== MGMTWDATA7 MGMTWDATA7)
			(conn PCIE MGMTWDATA6 <== MGMTWDATA6 MGMTWDATA6)
			(conn PCIE MGMTWDATA5 <== MGMTWDATA5 MGMTWDATA5)
			(conn PCIE MGMTWDATA4 <== MGMTWDATA4 MGMTWDATA4)
			(conn PCIE MGMTWDATA3 <== MGMTWDATA3 MGMTWDATA3)
			(conn PCIE MGMTWDATA2 <== MGMTWDATA2 MGMTWDATA2)
			(conn PCIE MGMTWDATA1 <== MGMTWDATA1 MGMTWDATA1)
			(conn PCIE MGMTWDATA0 <== MGMTWDATA0 MGMTWDATA0)
			(conn PCIE MGMTSTATSCREDITSEL6 <== MGMTSTATSCREDITSEL6 MGMTSTATSCREDITSEL6)
			(conn PCIE MGMTSTATSCREDITSEL5 <== MGMTSTATSCREDITSEL5 MGMTSTATSCREDITSEL5)
			(conn PCIE MGMTSTATSCREDITSEL4 <== MGMTSTATSCREDITSEL4 MGMTSTATSCREDITSEL4)
			(conn PCIE MGMTSTATSCREDITSEL3 <== MGMTSTATSCREDITSEL3 MGMTSTATSCREDITSEL3)
			(conn PCIE MGMTSTATSCREDITSEL2 <== MGMTSTATSCREDITSEL2 MGMTSTATSCREDITSEL2)
			(conn PCIE MGMTSTATSCREDITSEL1 <== MGMTSTATSCREDITSEL1 MGMTSTATSCREDITSEL1)
			(conn PCIE MGMTSTATSCREDITSEL0 <== MGMTSTATSCREDITSEL0 MGMTSTATSCREDITSEL0)
			(conn PCIE MGMTRDEN <== MGMTRDEN MGMTRDEN)
			(conn PCIE MGMTBWREN3 <== MGMTBWREN3 MGMTBWREN3)
			(conn PCIE MGMTBWREN2 <== MGMTBWREN2 MGMTBWREN2)
			(conn PCIE MGMTBWREN1 <== MGMTBWREN1 MGMTBWREN1)
			(conn PCIE MGMTBWREN0 <== MGMTBWREN0 MGMTBWREN0)
			(conn PCIE MGMTADDR10 <== MGMTADDR10 MGMTADDR10)
			(conn PCIE MGMTADDR9 <== MGMTADDR9 MGMTADDR9)
			(conn PCIE MGMTADDR8 <== MGMTADDR8 MGMTADDR8)
			(conn PCIE MGMTADDR7 <== MGMTADDR7 MGMTADDR7)
			(conn PCIE MGMTADDR6 <== MGMTADDR6 MGMTADDR6)
			(conn PCIE MGMTADDR5 <== MGMTADDR5 MGMTADDR5)
			(conn PCIE MGMTADDR4 <== MGMTADDR4 MGMTADDR4)
			(conn PCIE MGMTADDR3 <== MGMTADDR3 MGMTADDR3)
			(conn PCIE MGMTADDR2 <== MGMTADDR2 MGMTADDR2)
			(conn PCIE MGMTADDR1 <== MGMTADDR1 MGMTADDR1)
			(conn PCIE MGMTADDR0 <== MGMTADDR0 MGMTADDR0)
			(conn PCIE MAINPOWER <== MAINPOWER MAINPOWER)
			(conn PCIE LLKTXSRCRDYN <== LLKTXSRCRDYN LLKTXSRCRDYN)
			(conn PCIE LLKTXSRCDSCN <== LLKTXSRCDSCN LLKTXSRCDSCN)
			(conn PCIE LLKTXSOPN <== LLKTXSOPN LLKTXSOPN)
			(conn PCIE LLKTXSOFN <== LLKTXSOFN LLKTXSOFN)
			(conn PCIE LLKTXEOPN <== LLKTXEOPN LLKTXEOPN)
			(conn PCIE LLKTXEOFN <== LLKTXEOFN LLKTXEOFN)
			(conn PCIE LLKTXENABLEN1 <== LLKTXENABLEN1 LLKTXENABLEN1)
			(conn PCIE LLKTXENABLEN0 <== LLKTXENABLEN0 LLKTXENABLEN0)
			(conn PCIE LLKTXDATA63 <== LLKTXDATA63 LLKTXDATA63)
			(conn PCIE LLKTXDATA62 <== LLKTXDATA62 LLKTXDATA62)
			(conn PCIE LLKTXDATA61 <== LLKTXDATA61 LLKTXDATA61)
			(conn PCIE LLKTXDATA60 <== LLKTXDATA60 LLKTXDATA60)
			(conn PCIE LLKTXDATA59 <== LLKTXDATA59 LLKTXDATA59)
			(conn PCIE LLKTXDATA58 <== LLKTXDATA58 LLKTXDATA58)
			(conn PCIE LLKTXDATA57 <== LLKTXDATA57 LLKTXDATA57)
			(conn PCIE LLKTXDATA56 <== LLKTXDATA56 LLKTXDATA56)
			(conn PCIE LLKTXDATA55 <== LLKTXDATA55 LLKTXDATA55)
			(conn PCIE LLKTXDATA54 <== LLKTXDATA54 LLKTXDATA54)
			(conn PCIE LLKTXDATA53 <== LLKTXDATA53 LLKTXDATA53)
			(conn PCIE LLKTXDATA52 <== LLKTXDATA52 LLKTXDATA52)
			(conn PCIE LLKTXDATA51 <== LLKTXDATA51 LLKTXDATA51)
			(conn PCIE LLKTXDATA50 <== LLKTXDATA50 LLKTXDATA50)
			(conn PCIE LLKTXDATA49 <== LLKTXDATA49 LLKTXDATA49)
			(conn PCIE LLKTXDATA48 <== LLKTXDATA48 LLKTXDATA48)
			(conn PCIE LLKTXDATA47 <== LLKTXDATA47 LLKTXDATA47)
			(conn PCIE LLKTXDATA46 <== LLKTXDATA46 LLKTXDATA46)
			(conn PCIE LLKTXDATA45 <== LLKTXDATA45 LLKTXDATA45)
			(conn PCIE LLKTXDATA44 <== LLKTXDATA44 LLKTXDATA44)
			(conn PCIE LLKTXDATA43 <== LLKTXDATA43 LLKTXDATA43)
			(conn PCIE LLKTXDATA42 <== LLKTXDATA42 LLKTXDATA42)
			(conn PCIE LLKTXDATA41 <== LLKTXDATA41 LLKTXDATA41)
			(conn PCIE LLKTXDATA40 <== LLKTXDATA40 LLKTXDATA40)
			(conn PCIE LLKTXDATA39 <== LLKTXDATA39 LLKTXDATA39)
			(conn PCIE LLKTXDATA38 <== LLKTXDATA38 LLKTXDATA38)
			(conn PCIE LLKTXDATA37 <== LLKTXDATA37 LLKTXDATA37)
			(conn PCIE LLKTXDATA36 <== LLKTXDATA36 LLKTXDATA36)
			(conn PCIE LLKTXDATA35 <== LLKTXDATA35 LLKTXDATA35)
			(conn PCIE LLKTXDATA34 <== LLKTXDATA34 LLKTXDATA34)
			(conn PCIE LLKTXDATA33 <== LLKTXDATA33 LLKTXDATA33)
			(conn PCIE LLKTXDATA32 <== LLKTXDATA32 LLKTXDATA32)
			(conn PCIE LLKTXDATA31 <== LLKTXDATA31 LLKTXDATA31)
			(conn PCIE LLKTXDATA30 <== LLKTXDATA30 LLKTXDATA30)
			(conn PCIE LLKTXDATA29 <== LLKTXDATA29 LLKTXDATA29)
			(conn PCIE LLKTXDATA28 <== LLKTXDATA28 LLKTXDATA28)
			(conn PCIE LLKTXDATA27 <== LLKTXDATA27 LLKTXDATA27)
			(conn PCIE LLKTXDATA26 <== LLKTXDATA26 LLKTXDATA26)
			(conn PCIE LLKTXDATA25 <== LLKTXDATA25 LLKTXDATA25)
			(conn PCIE LLKTXDATA24 <== LLKTXDATA24 LLKTXDATA24)
			(conn PCIE LLKTXDATA23 <== LLKTXDATA23 LLKTXDATA23)
			(conn PCIE LLKTXDATA22 <== LLKTXDATA22 LLKTXDATA22)
			(conn PCIE LLKTXDATA21 <== LLKTXDATA21 LLKTXDATA21)
			(conn PCIE LLKTXDATA20 <== LLKTXDATA20 LLKTXDATA20)
			(conn PCIE LLKTXDATA19 <== LLKTXDATA19 LLKTXDATA19)
			(conn PCIE LLKTXDATA18 <== LLKTXDATA18 LLKTXDATA18)
			(conn PCIE LLKTXDATA17 <== LLKTXDATA17 LLKTXDATA17)
			(conn PCIE LLKTXDATA16 <== LLKTXDATA16 LLKTXDATA16)
			(conn PCIE LLKTXDATA15 <== LLKTXDATA15 LLKTXDATA15)
			(conn PCIE LLKTXDATA14 <== LLKTXDATA14 LLKTXDATA14)
			(conn PCIE LLKTXDATA13 <== LLKTXDATA13 LLKTXDATA13)
			(conn PCIE LLKTXDATA12 <== LLKTXDATA12 LLKTXDATA12)
			(conn PCIE LLKTXDATA11 <== LLKTXDATA11 LLKTXDATA11)
			(conn PCIE LLKTXDATA10 <== LLKTXDATA10 LLKTXDATA10)
			(conn PCIE LLKTXDATA9 <== LLKTXDATA9 LLKTXDATA9)
			(conn PCIE LLKTXDATA8 <== LLKTXDATA8 LLKTXDATA8)
			(conn PCIE LLKTXDATA7 <== LLKTXDATA7 LLKTXDATA7)
			(conn PCIE LLKTXDATA6 <== LLKTXDATA6 LLKTXDATA6)
			(conn PCIE LLKTXDATA5 <== LLKTXDATA5 LLKTXDATA5)
			(conn PCIE LLKTXDATA4 <== LLKTXDATA4 LLKTXDATA4)
			(conn PCIE LLKTXDATA3 <== LLKTXDATA3 LLKTXDATA3)
			(conn PCIE LLKTXDATA2 <== LLKTXDATA2 LLKTXDATA2)
			(conn PCIE LLKTXDATA1 <== LLKTXDATA1 LLKTXDATA1)
			(conn PCIE LLKTXDATA0 <== LLKTXDATA0 LLKTXDATA0)
			(conn PCIE LLKTXCREATEECRCN <== LLKTXCREATEECRCN LLKTXCREATEECRCN)
			(conn PCIE LLKTXCOMPLETEN <== LLKTXCOMPLETEN LLKTXCOMPLETEN)
			(conn PCIE LLKTXCHTC2 <== LLKTXCHTC2 LLKTXCHTC2)
			(conn PCIE LLKTXCHTC1 <== LLKTXCHTC1 LLKTXCHTC1)
			(conn PCIE LLKTXCHTC0 <== LLKTXCHTC0 LLKTXCHTC0)
			(conn PCIE LLKTXCHFIFO1 <== LLKTXCHFIFO1 LLKTXCHFIFO1)
			(conn PCIE LLKTXCHFIFO0 <== LLKTXCHFIFO0 LLKTXCHFIFO0)
			(conn PCIE LLKTX4DWHEADERN <== LLKTX4DWHEADERN LLKTX4DWHEADERN)
			(conn PCIE LLKRXDSTREQN <== LLKRXDSTREQN LLKRXDSTREQN)
			(conn PCIE LLKRXDSTCONTREQN <== LLKRXDSTCONTREQN LLKRXDSTCONTREQN)
			(conn PCIE LLKRXCHTC2 <== LLKRXCHTC2 LLKRXCHTC2)
			(conn PCIE LLKRXCHTC1 <== LLKRXCHTC1 LLKRXCHTC1)
			(conn PCIE LLKRXCHTC0 <== LLKRXCHTC0 LLKRXCHTC0)
			(conn PCIE LLKRXCHFIFO1 <== LLKRXCHFIFO1 LLKRXCHFIFO1)
			(conn PCIE LLKRXCHFIFO0 <== LLKRXCHFIFO0 LLKRXCHFIFO0)
			(conn PCIE L0WAKEN <== L0WAKEN L0WAKEN)
			(conn PCIE L0VC0PREVIEWEXPAND <== L0VC0PREVIEWEXPAND L0VC0PREVIEWEXPAND)
			(conn PCIE L0UPSTREAMRXPORTINL0S <== L0UPSTREAMRXPORTINL0S L0UPSTREAMRXPORTINL0S)
			(conn PCIE L0TXTLTLPWIDTH <== L0TXTLTLPWIDTH L0TXTLTLPWIDTH)
			(conn PCIE L0TXTLTLPREQEND <== L0TXTLTLPREQEND L0TXTLTLPREQEND)
			(conn PCIE L0TXTLTLPREQ <== L0TXTLTLPREQ L0TXTLTLPREQ)
			(conn PCIE L0TXTLTLPLATENCY3 <== L0TXTLTLPLATENCY3 L0TXTLTLPLATENCY3)
			(conn PCIE L0TXTLTLPLATENCY2 <== L0TXTLTLPLATENCY2 L0TXTLTLPLATENCY2)
			(conn PCIE L0TXTLTLPLATENCY1 <== L0TXTLTLPLATENCY1 L0TXTLTLPLATENCY1)
			(conn PCIE L0TXTLTLPLATENCY0 <== L0TXTLTLPLATENCY0 L0TXTLTLPLATENCY0)
			(conn PCIE L0TXTLTLPEND1 <== L0TXTLTLPEND1 L0TXTLTLPEND1)
			(conn PCIE L0TXTLTLPEND0 <== L0TXTLTLPEND0 L0TXTLTLPEND0)
			(conn PCIE L0TXTLTLPENABLE1 <== L0TXTLTLPENABLE1 L0TXTLTLPENABLE1)
			(conn PCIE L0TXTLTLPENABLE0 <== L0TXTLTLPENABLE0 L0TXTLTLPENABLE0)
			(conn PCIE L0TXTLTLPEDB <== L0TXTLTLPEDB L0TXTLTLPEDB)
			(conn PCIE L0TXTLTLPDATA63 <== L0TXTLTLPDATA63 L0TXTLTLPDATA63)
			(conn PCIE L0TXTLTLPDATA62 <== L0TXTLTLPDATA62 L0TXTLTLPDATA62)
			(conn PCIE L0TXTLTLPDATA61 <== L0TXTLTLPDATA61 L0TXTLTLPDATA61)
			(conn PCIE L0TXTLTLPDATA60 <== L0TXTLTLPDATA60 L0TXTLTLPDATA60)
			(conn PCIE L0TXTLTLPDATA59 <== L0TXTLTLPDATA59 L0TXTLTLPDATA59)
			(conn PCIE L0TXTLTLPDATA58 <== L0TXTLTLPDATA58 L0TXTLTLPDATA58)
			(conn PCIE L0TXTLTLPDATA57 <== L0TXTLTLPDATA57 L0TXTLTLPDATA57)
			(conn PCIE L0TXTLTLPDATA56 <== L0TXTLTLPDATA56 L0TXTLTLPDATA56)
			(conn PCIE L0TXTLTLPDATA55 <== L0TXTLTLPDATA55 L0TXTLTLPDATA55)
			(conn PCIE L0TXTLTLPDATA54 <== L0TXTLTLPDATA54 L0TXTLTLPDATA54)
			(conn PCIE L0TXTLTLPDATA53 <== L0TXTLTLPDATA53 L0TXTLTLPDATA53)
			(conn PCIE L0TXTLTLPDATA52 <== L0TXTLTLPDATA52 L0TXTLTLPDATA52)
			(conn PCIE L0TXTLTLPDATA51 <== L0TXTLTLPDATA51 L0TXTLTLPDATA51)
			(conn PCIE L0TXTLTLPDATA50 <== L0TXTLTLPDATA50 L0TXTLTLPDATA50)
			(conn PCIE L0TXTLTLPDATA49 <== L0TXTLTLPDATA49 L0TXTLTLPDATA49)
			(conn PCIE L0TXTLTLPDATA48 <== L0TXTLTLPDATA48 L0TXTLTLPDATA48)
			(conn PCIE L0TXTLTLPDATA47 <== L0TXTLTLPDATA47 L0TXTLTLPDATA47)
			(conn PCIE L0TXTLTLPDATA46 <== L0TXTLTLPDATA46 L0TXTLTLPDATA46)
			(conn PCIE L0TXTLTLPDATA45 <== L0TXTLTLPDATA45 L0TXTLTLPDATA45)
			(conn PCIE L0TXTLTLPDATA44 <== L0TXTLTLPDATA44 L0TXTLTLPDATA44)
			(conn PCIE L0TXTLTLPDATA43 <== L0TXTLTLPDATA43 L0TXTLTLPDATA43)
			(conn PCIE L0TXTLTLPDATA42 <== L0TXTLTLPDATA42 L0TXTLTLPDATA42)
			(conn PCIE L0TXTLTLPDATA41 <== L0TXTLTLPDATA41 L0TXTLTLPDATA41)
			(conn PCIE L0TXTLTLPDATA40 <== L0TXTLTLPDATA40 L0TXTLTLPDATA40)
			(conn PCIE L0TXTLTLPDATA39 <== L0TXTLTLPDATA39 L0TXTLTLPDATA39)
			(conn PCIE L0TXTLTLPDATA38 <== L0TXTLTLPDATA38 L0TXTLTLPDATA38)
			(conn PCIE L0TXTLTLPDATA37 <== L0TXTLTLPDATA37 L0TXTLTLPDATA37)
			(conn PCIE L0TXTLTLPDATA36 <== L0TXTLTLPDATA36 L0TXTLTLPDATA36)
			(conn PCIE L0TXTLTLPDATA35 <== L0TXTLTLPDATA35 L0TXTLTLPDATA35)
			(conn PCIE L0TXTLTLPDATA34 <== L0TXTLTLPDATA34 L0TXTLTLPDATA34)
			(conn PCIE L0TXTLTLPDATA33 <== L0TXTLTLPDATA33 L0TXTLTLPDATA33)
			(conn PCIE L0TXTLTLPDATA32 <== L0TXTLTLPDATA32 L0TXTLTLPDATA32)
			(conn PCIE L0TXTLTLPDATA31 <== L0TXTLTLPDATA31 L0TXTLTLPDATA31)
			(conn PCIE L0TXTLTLPDATA30 <== L0TXTLTLPDATA30 L0TXTLTLPDATA30)
			(conn PCIE L0TXTLTLPDATA29 <== L0TXTLTLPDATA29 L0TXTLTLPDATA29)
			(conn PCIE L0TXTLTLPDATA28 <== L0TXTLTLPDATA28 L0TXTLTLPDATA28)
			(conn PCIE L0TXTLTLPDATA27 <== L0TXTLTLPDATA27 L0TXTLTLPDATA27)
			(conn PCIE L0TXTLTLPDATA26 <== L0TXTLTLPDATA26 L0TXTLTLPDATA26)
			(conn PCIE L0TXTLTLPDATA25 <== L0TXTLTLPDATA25 L0TXTLTLPDATA25)
			(conn PCIE L0TXTLTLPDATA24 <== L0TXTLTLPDATA24 L0TXTLTLPDATA24)
			(conn PCIE L0TXTLTLPDATA23 <== L0TXTLTLPDATA23 L0TXTLTLPDATA23)
			(conn PCIE L0TXTLTLPDATA22 <== L0TXTLTLPDATA22 L0TXTLTLPDATA22)
			(conn PCIE L0TXTLTLPDATA21 <== L0TXTLTLPDATA21 L0TXTLTLPDATA21)
			(conn PCIE L0TXTLTLPDATA20 <== L0TXTLTLPDATA20 L0TXTLTLPDATA20)
			(conn PCIE L0TXTLTLPDATA19 <== L0TXTLTLPDATA19 L0TXTLTLPDATA19)
			(conn PCIE L0TXTLTLPDATA18 <== L0TXTLTLPDATA18 L0TXTLTLPDATA18)
			(conn PCIE L0TXTLTLPDATA17 <== L0TXTLTLPDATA17 L0TXTLTLPDATA17)
			(conn PCIE L0TXTLTLPDATA16 <== L0TXTLTLPDATA16 L0TXTLTLPDATA16)
			(conn PCIE L0TXTLTLPDATA15 <== L0TXTLTLPDATA15 L0TXTLTLPDATA15)
			(conn PCIE L0TXTLTLPDATA14 <== L0TXTLTLPDATA14 L0TXTLTLPDATA14)
			(conn PCIE L0TXTLTLPDATA13 <== L0TXTLTLPDATA13 L0TXTLTLPDATA13)
			(conn PCIE L0TXTLTLPDATA12 <== L0TXTLTLPDATA12 L0TXTLTLPDATA12)
			(conn PCIE L0TXTLTLPDATA11 <== L0TXTLTLPDATA11 L0TXTLTLPDATA11)
			(conn PCIE L0TXTLTLPDATA10 <== L0TXTLTLPDATA10 L0TXTLTLPDATA10)
			(conn PCIE L0TXTLTLPDATA9 <== L0TXTLTLPDATA9 L0TXTLTLPDATA9)
			(conn PCIE L0TXTLTLPDATA8 <== L0TXTLTLPDATA8 L0TXTLTLPDATA8)
			(conn PCIE L0TXTLTLPDATA7 <== L0TXTLTLPDATA7 L0TXTLTLPDATA7)
			(conn PCIE L0TXTLTLPDATA6 <== L0TXTLTLPDATA6 L0TXTLTLPDATA6)
			(conn PCIE L0TXTLTLPDATA5 <== L0TXTLTLPDATA5 L0TXTLTLPDATA5)
			(conn PCIE L0TXTLTLPDATA4 <== L0TXTLTLPDATA4 L0TXTLTLPDATA4)
			(conn PCIE L0TXTLTLPDATA3 <== L0TXTLTLPDATA3 L0TXTLTLPDATA3)
			(conn PCIE L0TXTLTLPDATA2 <== L0TXTLTLPDATA2 L0TXTLTLPDATA2)
			(conn PCIE L0TXTLTLPDATA1 <== L0TXTLTLPDATA1 L0TXTLTLPDATA1)
			(conn PCIE L0TXTLTLPDATA0 <== L0TXTLTLPDATA0 L0TXTLTLPDATA0)
			(conn PCIE L0TXTLSBFCUPDATE <== L0TXTLSBFCUPDATE L0TXTLSBFCUPDATE)
			(conn PCIE L0TXTLSBFCDATA18 <== L0TXTLSBFCDATA18 L0TXTLSBFCDATA18)
			(conn PCIE L0TXTLSBFCDATA17 <== L0TXTLSBFCDATA17 L0TXTLSBFCDATA17)
			(conn PCIE L0TXTLSBFCDATA16 <== L0TXTLSBFCDATA16 L0TXTLSBFCDATA16)
			(conn PCIE L0TXTLSBFCDATA15 <== L0TXTLSBFCDATA15 L0TXTLSBFCDATA15)
			(conn PCIE L0TXTLSBFCDATA14 <== L0TXTLSBFCDATA14 L0TXTLSBFCDATA14)
			(conn PCIE L0TXTLSBFCDATA13 <== L0TXTLSBFCDATA13 L0TXTLSBFCDATA13)
			(conn PCIE L0TXTLSBFCDATA12 <== L0TXTLSBFCDATA12 L0TXTLSBFCDATA12)
			(conn PCIE L0TXTLSBFCDATA11 <== L0TXTLSBFCDATA11 L0TXTLSBFCDATA11)
			(conn PCIE L0TXTLSBFCDATA10 <== L0TXTLSBFCDATA10 L0TXTLSBFCDATA10)
			(conn PCIE L0TXTLSBFCDATA9 <== L0TXTLSBFCDATA9 L0TXTLSBFCDATA9)
			(conn PCIE L0TXTLSBFCDATA8 <== L0TXTLSBFCDATA8 L0TXTLSBFCDATA8)
			(conn PCIE L0TXTLSBFCDATA7 <== L0TXTLSBFCDATA7 L0TXTLSBFCDATA7)
			(conn PCIE L0TXTLSBFCDATA6 <== L0TXTLSBFCDATA6 L0TXTLSBFCDATA6)
			(conn PCIE L0TXTLSBFCDATA5 <== L0TXTLSBFCDATA5 L0TXTLSBFCDATA5)
			(conn PCIE L0TXTLSBFCDATA4 <== L0TXTLSBFCDATA4 L0TXTLSBFCDATA4)
			(conn PCIE L0TXTLSBFCDATA3 <== L0TXTLSBFCDATA3 L0TXTLSBFCDATA3)
			(conn PCIE L0TXTLSBFCDATA2 <== L0TXTLSBFCDATA2 L0TXTLSBFCDATA2)
			(conn PCIE L0TXTLSBFCDATA1 <== L0TXTLSBFCDATA1 L0TXTLSBFCDATA1)
			(conn PCIE L0TXTLSBFCDATA0 <== L0TXTLSBFCDATA0 L0TXTLSBFCDATA0)
			(conn PCIE L0TXTLFCPOSTORDUPDATE15 <== L0TXTLFCPOSTORDUPDATE15 L0TXTLFCPOSTORDUPDATE15)
			(conn PCIE L0TXTLFCPOSTORDUPDATE14 <== L0TXTLFCPOSTORDUPDATE14 L0TXTLFCPOSTORDUPDATE14)
			(conn PCIE L0TXTLFCPOSTORDUPDATE13 <== L0TXTLFCPOSTORDUPDATE13 L0TXTLFCPOSTORDUPDATE13)
			(conn PCIE L0TXTLFCPOSTORDUPDATE12 <== L0TXTLFCPOSTORDUPDATE12 L0TXTLFCPOSTORDUPDATE12)
			(conn PCIE L0TXTLFCPOSTORDUPDATE11 <== L0TXTLFCPOSTORDUPDATE11 L0TXTLFCPOSTORDUPDATE11)
			(conn PCIE L0TXTLFCPOSTORDUPDATE10 <== L0TXTLFCPOSTORDUPDATE10 L0TXTLFCPOSTORDUPDATE10)
			(conn PCIE L0TXTLFCPOSTORDUPDATE9 <== L0TXTLFCPOSTORDUPDATE9 L0TXTLFCPOSTORDUPDATE9)
			(conn PCIE L0TXTLFCPOSTORDUPDATE8 <== L0TXTLFCPOSTORDUPDATE8 L0TXTLFCPOSTORDUPDATE8)
			(conn PCIE L0TXTLFCPOSTORDUPDATE7 <== L0TXTLFCPOSTORDUPDATE7 L0TXTLFCPOSTORDUPDATE7)
			(conn PCIE L0TXTLFCPOSTORDUPDATE6 <== L0TXTLFCPOSTORDUPDATE6 L0TXTLFCPOSTORDUPDATE6)
			(conn PCIE L0TXTLFCPOSTORDUPDATE5 <== L0TXTLFCPOSTORDUPDATE5 L0TXTLFCPOSTORDUPDATE5)
			(conn PCIE L0TXTLFCPOSTORDUPDATE4 <== L0TXTLFCPOSTORDUPDATE4 L0TXTLFCPOSTORDUPDATE4)
			(conn PCIE L0TXTLFCPOSTORDUPDATE3 <== L0TXTLFCPOSTORDUPDATE3 L0TXTLFCPOSTORDUPDATE3)
			(conn PCIE L0TXTLFCPOSTORDUPDATE2 <== L0TXTLFCPOSTORDUPDATE2 L0TXTLFCPOSTORDUPDATE2)
			(conn PCIE L0TXTLFCPOSTORDUPDATE1 <== L0TXTLFCPOSTORDUPDATE1 L0TXTLFCPOSTORDUPDATE1)
			(conn PCIE L0TXTLFCPOSTORDUPDATE0 <== L0TXTLFCPOSTORDUPDATE0 L0TXTLFCPOSTORDUPDATE0)
			(conn PCIE L0TXTLFCPOSTORDCRED159 <== L0TXTLFCPOSTORDCRED159 L0TXTLFCPOSTORDCRED159)
			(conn PCIE L0TXTLFCPOSTORDCRED158 <== L0TXTLFCPOSTORDCRED158 L0TXTLFCPOSTORDCRED158)
			(conn PCIE L0TXTLFCPOSTORDCRED157 <== L0TXTLFCPOSTORDCRED157 L0TXTLFCPOSTORDCRED157)
			(conn PCIE L0TXTLFCPOSTORDCRED156 <== L0TXTLFCPOSTORDCRED156 L0TXTLFCPOSTORDCRED156)
			(conn PCIE L0TXTLFCPOSTORDCRED155 <== L0TXTLFCPOSTORDCRED155 L0TXTLFCPOSTORDCRED155)
			(conn PCIE L0TXTLFCPOSTORDCRED154 <== L0TXTLFCPOSTORDCRED154 L0TXTLFCPOSTORDCRED154)
			(conn PCIE L0TXTLFCPOSTORDCRED153 <== L0TXTLFCPOSTORDCRED153 L0TXTLFCPOSTORDCRED153)
			(conn PCIE L0TXTLFCPOSTORDCRED152 <== L0TXTLFCPOSTORDCRED152 L0TXTLFCPOSTORDCRED152)
			(conn PCIE L0TXTLFCPOSTORDCRED151 <== L0TXTLFCPOSTORDCRED151 L0TXTLFCPOSTORDCRED151)
			(conn PCIE L0TXTLFCPOSTORDCRED150 <== L0TXTLFCPOSTORDCRED150 L0TXTLFCPOSTORDCRED150)
			(conn PCIE L0TXTLFCPOSTORDCRED149 <== L0TXTLFCPOSTORDCRED149 L0TXTLFCPOSTORDCRED149)
			(conn PCIE L0TXTLFCPOSTORDCRED148 <== L0TXTLFCPOSTORDCRED148 L0TXTLFCPOSTORDCRED148)
			(conn PCIE L0TXTLFCPOSTORDCRED147 <== L0TXTLFCPOSTORDCRED147 L0TXTLFCPOSTORDCRED147)
			(conn PCIE L0TXTLFCPOSTORDCRED146 <== L0TXTLFCPOSTORDCRED146 L0TXTLFCPOSTORDCRED146)
			(conn PCIE L0TXTLFCPOSTORDCRED145 <== L0TXTLFCPOSTORDCRED145 L0TXTLFCPOSTORDCRED145)
			(conn PCIE L0TXTLFCPOSTORDCRED144 <== L0TXTLFCPOSTORDCRED144 L0TXTLFCPOSTORDCRED144)
			(conn PCIE L0TXTLFCPOSTORDCRED143 <== L0TXTLFCPOSTORDCRED143 L0TXTLFCPOSTORDCRED143)
			(conn PCIE L0TXTLFCPOSTORDCRED142 <== L0TXTLFCPOSTORDCRED142 L0TXTLFCPOSTORDCRED142)
			(conn PCIE L0TXTLFCPOSTORDCRED141 <== L0TXTLFCPOSTORDCRED141 L0TXTLFCPOSTORDCRED141)
			(conn PCIE L0TXTLFCPOSTORDCRED140 <== L0TXTLFCPOSTORDCRED140 L0TXTLFCPOSTORDCRED140)
			(conn PCIE L0TXTLFCPOSTORDCRED139 <== L0TXTLFCPOSTORDCRED139 L0TXTLFCPOSTORDCRED139)
			(conn PCIE L0TXTLFCPOSTORDCRED138 <== L0TXTLFCPOSTORDCRED138 L0TXTLFCPOSTORDCRED138)
			(conn PCIE L0TXTLFCPOSTORDCRED137 <== L0TXTLFCPOSTORDCRED137 L0TXTLFCPOSTORDCRED137)
			(conn PCIE L0TXTLFCPOSTORDCRED136 <== L0TXTLFCPOSTORDCRED136 L0TXTLFCPOSTORDCRED136)
			(conn PCIE L0TXTLFCPOSTORDCRED135 <== L0TXTLFCPOSTORDCRED135 L0TXTLFCPOSTORDCRED135)
			(conn PCIE L0TXTLFCPOSTORDCRED134 <== L0TXTLFCPOSTORDCRED134 L0TXTLFCPOSTORDCRED134)
			(conn PCIE L0TXTLFCPOSTORDCRED133 <== L0TXTLFCPOSTORDCRED133 L0TXTLFCPOSTORDCRED133)
			(conn PCIE L0TXTLFCPOSTORDCRED132 <== L0TXTLFCPOSTORDCRED132 L0TXTLFCPOSTORDCRED132)
			(conn PCIE L0TXTLFCPOSTORDCRED131 <== L0TXTLFCPOSTORDCRED131 L0TXTLFCPOSTORDCRED131)
			(conn PCIE L0TXTLFCPOSTORDCRED130 <== L0TXTLFCPOSTORDCRED130 L0TXTLFCPOSTORDCRED130)
			(conn PCIE L0TXTLFCPOSTORDCRED129 <== L0TXTLFCPOSTORDCRED129 L0TXTLFCPOSTORDCRED129)
			(conn PCIE L0TXTLFCPOSTORDCRED128 <== L0TXTLFCPOSTORDCRED128 L0TXTLFCPOSTORDCRED128)
			(conn PCIE L0TXTLFCPOSTORDCRED127 <== L0TXTLFCPOSTORDCRED127 L0TXTLFCPOSTORDCRED127)
			(conn PCIE L0TXTLFCPOSTORDCRED126 <== L0TXTLFCPOSTORDCRED126 L0TXTLFCPOSTORDCRED126)
			(conn PCIE L0TXTLFCPOSTORDCRED125 <== L0TXTLFCPOSTORDCRED125 L0TXTLFCPOSTORDCRED125)
			(conn PCIE L0TXTLFCPOSTORDCRED124 <== L0TXTLFCPOSTORDCRED124 L0TXTLFCPOSTORDCRED124)
			(conn PCIE L0TXTLFCPOSTORDCRED123 <== L0TXTLFCPOSTORDCRED123 L0TXTLFCPOSTORDCRED123)
			(conn PCIE L0TXTLFCPOSTORDCRED122 <== L0TXTLFCPOSTORDCRED122 L0TXTLFCPOSTORDCRED122)
			(conn PCIE L0TXTLFCPOSTORDCRED121 <== L0TXTLFCPOSTORDCRED121 L0TXTLFCPOSTORDCRED121)
			(conn PCIE L0TXTLFCPOSTORDCRED120 <== L0TXTLFCPOSTORDCRED120 L0TXTLFCPOSTORDCRED120)
			(conn PCIE L0TXTLFCPOSTORDCRED119 <== L0TXTLFCPOSTORDCRED119 L0TXTLFCPOSTORDCRED119)
			(conn PCIE L0TXTLFCPOSTORDCRED118 <== L0TXTLFCPOSTORDCRED118 L0TXTLFCPOSTORDCRED118)
			(conn PCIE L0TXTLFCPOSTORDCRED117 <== L0TXTLFCPOSTORDCRED117 L0TXTLFCPOSTORDCRED117)
			(conn PCIE L0TXTLFCPOSTORDCRED116 <== L0TXTLFCPOSTORDCRED116 L0TXTLFCPOSTORDCRED116)
			(conn PCIE L0TXTLFCPOSTORDCRED115 <== L0TXTLFCPOSTORDCRED115 L0TXTLFCPOSTORDCRED115)
			(conn PCIE L0TXTLFCPOSTORDCRED114 <== L0TXTLFCPOSTORDCRED114 L0TXTLFCPOSTORDCRED114)
			(conn PCIE L0TXTLFCPOSTORDCRED113 <== L0TXTLFCPOSTORDCRED113 L0TXTLFCPOSTORDCRED113)
			(conn PCIE L0TXTLFCPOSTORDCRED112 <== L0TXTLFCPOSTORDCRED112 L0TXTLFCPOSTORDCRED112)
			(conn PCIE L0TXTLFCPOSTORDCRED111 <== L0TXTLFCPOSTORDCRED111 L0TXTLFCPOSTORDCRED111)
			(conn PCIE L0TXTLFCPOSTORDCRED110 <== L0TXTLFCPOSTORDCRED110 L0TXTLFCPOSTORDCRED110)
			(conn PCIE L0TXTLFCPOSTORDCRED109 <== L0TXTLFCPOSTORDCRED109 L0TXTLFCPOSTORDCRED109)
			(conn PCIE L0TXTLFCPOSTORDCRED108 <== L0TXTLFCPOSTORDCRED108 L0TXTLFCPOSTORDCRED108)
			(conn PCIE L0TXTLFCPOSTORDCRED107 <== L0TXTLFCPOSTORDCRED107 L0TXTLFCPOSTORDCRED107)
			(conn PCIE L0TXTLFCPOSTORDCRED106 <== L0TXTLFCPOSTORDCRED106 L0TXTLFCPOSTORDCRED106)
			(conn PCIE L0TXTLFCPOSTORDCRED105 <== L0TXTLFCPOSTORDCRED105 L0TXTLFCPOSTORDCRED105)
			(conn PCIE L0TXTLFCPOSTORDCRED104 <== L0TXTLFCPOSTORDCRED104 L0TXTLFCPOSTORDCRED104)
			(conn PCIE L0TXTLFCPOSTORDCRED103 <== L0TXTLFCPOSTORDCRED103 L0TXTLFCPOSTORDCRED103)
			(conn PCIE L0TXTLFCPOSTORDCRED102 <== L0TXTLFCPOSTORDCRED102 L0TXTLFCPOSTORDCRED102)
			(conn PCIE L0TXTLFCPOSTORDCRED101 <== L0TXTLFCPOSTORDCRED101 L0TXTLFCPOSTORDCRED101)
			(conn PCIE L0TXTLFCPOSTORDCRED100 <== L0TXTLFCPOSTORDCRED100 L0TXTLFCPOSTORDCRED100)
			(conn PCIE L0TXTLFCPOSTORDCRED99 <== L0TXTLFCPOSTORDCRED99 L0TXTLFCPOSTORDCRED99)
			(conn PCIE L0TXTLFCPOSTORDCRED98 <== L0TXTLFCPOSTORDCRED98 L0TXTLFCPOSTORDCRED98)
			(conn PCIE L0TXTLFCPOSTORDCRED97 <== L0TXTLFCPOSTORDCRED97 L0TXTLFCPOSTORDCRED97)
			(conn PCIE L0TXTLFCPOSTORDCRED96 <== L0TXTLFCPOSTORDCRED96 L0TXTLFCPOSTORDCRED96)
			(conn PCIE L0TXTLFCPOSTORDCRED95 <== L0TXTLFCPOSTORDCRED95 L0TXTLFCPOSTORDCRED95)
			(conn PCIE L0TXTLFCPOSTORDCRED94 <== L0TXTLFCPOSTORDCRED94 L0TXTLFCPOSTORDCRED94)
			(conn PCIE L0TXTLFCPOSTORDCRED93 <== L0TXTLFCPOSTORDCRED93 L0TXTLFCPOSTORDCRED93)
			(conn PCIE L0TXTLFCPOSTORDCRED92 <== L0TXTLFCPOSTORDCRED92 L0TXTLFCPOSTORDCRED92)
			(conn PCIE L0TXTLFCPOSTORDCRED91 <== L0TXTLFCPOSTORDCRED91 L0TXTLFCPOSTORDCRED91)
			(conn PCIE L0TXTLFCPOSTORDCRED90 <== L0TXTLFCPOSTORDCRED90 L0TXTLFCPOSTORDCRED90)
			(conn PCIE L0TXTLFCPOSTORDCRED89 <== L0TXTLFCPOSTORDCRED89 L0TXTLFCPOSTORDCRED89)
			(conn PCIE L0TXTLFCPOSTORDCRED88 <== L0TXTLFCPOSTORDCRED88 L0TXTLFCPOSTORDCRED88)
			(conn PCIE L0TXTLFCPOSTORDCRED87 <== L0TXTLFCPOSTORDCRED87 L0TXTLFCPOSTORDCRED87)
			(conn PCIE L0TXTLFCPOSTORDCRED86 <== L0TXTLFCPOSTORDCRED86 L0TXTLFCPOSTORDCRED86)
			(conn PCIE L0TXTLFCPOSTORDCRED85 <== L0TXTLFCPOSTORDCRED85 L0TXTLFCPOSTORDCRED85)
			(conn PCIE L0TXTLFCPOSTORDCRED84 <== L0TXTLFCPOSTORDCRED84 L0TXTLFCPOSTORDCRED84)
			(conn PCIE L0TXTLFCPOSTORDCRED83 <== L0TXTLFCPOSTORDCRED83 L0TXTLFCPOSTORDCRED83)
			(conn PCIE L0TXTLFCPOSTORDCRED82 <== L0TXTLFCPOSTORDCRED82 L0TXTLFCPOSTORDCRED82)
			(conn PCIE L0TXTLFCPOSTORDCRED81 <== L0TXTLFCPOSTORDCRED81 L0TXTLFCPOSTORDCRED81)
			(conn PCIE L0TXTLFCPOSTORDCRED80 <== L0TXTLFCPOSTORDCRED80 L0TXTLFCPOSTORDCRED80)
			(conn PCIE L0TXTLFCPOSTORDCRED79 <== L0TXTLFCPOSTORDCRED79 L0TXTLFCPOSTORDCRED79)
			(conn PCIE L0TXTLFCPOSTORDCRED78 <== L0TXTLFCPOSTORDCRED78 L0TXTLFCPOSTORDCRED78)
			(conn PCIE L0TXTLFCPOSTORDCRED77 <== L0TXTLFCPOSTORDCRED77 L0TXTLFCPOSTORDCRED77)
			(conn PCIE L0TXTLFCPOSTORDCRED76 <== L0TXTLFCPOSTORDCRED76 L0TXTLFCPOSTORDCRED76)
			(conn PCIE L0TXTLFCPOSTORDCRED75 <== L0TXTLFCPOSTORDCRED75 L0TXTLFCPOSTORDCRED75)
			(conn PCIE L0TXTLFCPOSTORDCRED74 <== L0TXTLFCPOSTORDCRED74 L0TXTLFCPOSTORDCRED74)
			(conn PCIE L0TXTLFCPOSTORDCRED73 <== L0TXTLFCPOSTORDCRED73 L0TXTLFCPOSTORDCRED73)
			(conn PCIE L0TXTLFCPOSTORDCRED72 <== L0TXTLFCPOSTORDCRED72 L0TXTLFCPOSTORDCRED72)
			(conn PCIE L0TXTLFCPOSTORDCRED71 <== L0TXTLFCPOSTORDCRED71 L0TXTLFCPOSTORDCRED71)
			(conn PCIE L0TXTLFCPOSTORDCRED70 <== L0TXTLFCPOSTORDCRED70 L0TXTLFCPOSTORDCRED70)
			(conn PCIE L0TXTLFCPOSTORDCRED69 <== L0TXTLFCPOSTORDCRED69 L0TXTLFCPOSTORDCRED69)
			(conn PCIE L0TXTLFCPOSTORDCRED68 <== L0TXTLFCPOSTORDCRED68 L0TXTLFCPOSTORDCRED68)
			(conn PCIE L0TXTLFCPOSTORDCRED67 <== L0TXTLFCPOSTORDCRED67 L0TXTLFCPOSTORDCRED67)
			(conn PCIE L0TXTLFCPOSTORDCRED66 <== L0TXTLFCPOSTORDCRED66 L0TXTLFCPOSTORDCRED66)
			(conn PCIE L0TXTLFCPOSTORDCRED65 <== L0TXTLFCPOSTORDCRED65 L0TXTLFCPOSTORDCRED65)
			(conn PCIE L0TXTLFCPOSTORDCRED64 <== L0TXTLFCPOSTORDCRED64 L0TXTLFCPOSTORDCRED64)
			(conn PCIE L0TXTLFCPOSTORDCRED63 <== L0TXTLFCPOSTORDCRED63 L0TXTLFCPOSTORDCRED63)
			(conn PCIE L0TXTLFCPOSTORDCRED62 <== L0TXTLFCPOSTORDCRED62 L0TXTLFCPOSTORDCRED62)
			(conn PCIE L0TXTLFCPOSTORDCRED61 <== L0TXTLFCPOSTORDCRED61 L0TXTLFCPOSTORDCRED61)
			(conn PCIE L0TXTLFCPOSTORDCRED60 <== L0TXTLFCPOSTORDCRED60 L0TXTLFCPOSTORDCRED60)
			(conn PCIE L0TXTLFCPOSTORDCRED59 <== L0TXTLFCPOSTORDCRED59 L0TXTLFCPOSTORDCRED59)
			(conn PCIE L0TXTLFCPOSTORDCRED58 <== L0TXTLFCPOSTORDCRED58 L0TXTLFCPOSTORDCRED58)
			(conn PCIE L0TXTLFCPOSTORDCRED57 <== L0TXTLFCPOSTORDCRED57 L0TXTLFCPOSTORDCRED57)
			(conn PCIE L0TXTLFCPOSTORDCRED56 <== L0TXTLFCPOSTORDCRED56 L0TXTLFCPOSTORDCRED56)
			(conn PCIE L0TXTLFCPOSTORDCRED55 <== L0TXTLFCPOSTORDCRED55 L0TXTLFCPOSTORDCRED55)
			(conn PCIE L0TXTLFCPOSTORDCRED54 <== L0TXTLFCPOSTORDCRED54 L0TXTLFCPOSTORDCRED54)
			(conn PCIE L0TXTLFCPOSTORDCRED53 <== L0TXTLFCPOSTORDCRED53 L0TXTLFCPOSTORDCRED53)
			(conn PCIE L0TXTLFCPOSTORDCRED52 <== L0TXTLFCPOSTORDCRED52 L0TXTLFCPOSTORDCRED52)
			(conn PCIE L0TXTLFCPOSTORDCRED51 <== L0TXTLFCPOSTORDCRED51 L0TXTLFCPOSTORDCRED51)
			(conn PCIE L0TXTLFCPOSTORDCRED50 <== L0TXTLFCPOSTORDCRED50 L0TXTLFCPOSTORDCRED50)
			(conn PCIE L0TXTLFCPOSTORDCRED49 <== L0TXTLFCPOSTORDCRED49 L0TXTLFCPOSTORDCRED49)
			(conn PCIE L0TXTLFCPOSTORDCRED48 <== L0TXTLFCPOSTORDCRED48 L0TXTLFCPOSTORDCRED48)
			(conn PCIE L0TXTLFCPOSTORDCRED47 <== L0TXTLFCPOSTORDCRED47 L0TXTLFCPOSTORDCRED47)
			(conn PCIE L0TXTLFCPOSTORDCRED46 <== L0TXTLFCPOSTORDCRED46 L0TXTLFCPOSTORDCRED46)
			(conn PCIE L0TXTLFCPOSTORDCRED45 <== L0TXTLFCPOSTORDCRED45 L0TXTLFCPOSTORDCRED45)
			(conn PCIE L0TXTLFCPOSTORDCRED44 <== L0TXTLFCPOSTORDCRED44 L0TXTLFCPOSTORDCRED44)
			(conn PCIE L0TXTLFCPOSTORDCRED43 <== L0TXTLFCPOSTORDCRED43 L0TXTLFCPOSTORDCRED43)
			(conn PCIE L0TXTLFCPOSTORDCRED42 <== L0TXTLFCPOSTORDCRED42 L0TXTLFCPOSTORDCRED42)
			(conn PCIE L0TXTLFCPOSTORDCRED41 <== L0TXTLFCPOSTORDCRED41 L0TXTLFCPOSTORDCRED41)
			(conn PCIE L0TXTLFCPOSTORDCRED40 <== L0TXTLFCPOSTORDCRED40 L0TXTLFCPOSTORDCRED40)
			(conn PCIE L0TXTLFCPOSTORDCRED39 <== L0TXTLFCPOSTORDCRED39 L0TXTLFCPOSTORDCRED39)
			(conn PCIE L0TXTLFCPOSTORDCRED38 <== L0TXTLFCPOSTORDCRED38 L0TXTLFCPOSTORDCRED38)
			(conn PCIE L0TXTLFCPOSTORDCRED37 <== L0TXTLFCPOSTORDCRED37 L0TXTLFCPOSTORDCRED37)
			(conn PCIE L0TXTLFCPOSTORDCRED36 <== L0TXTLFCPOSTORDCRED36 L0TXTLFCPOSTORDCRED36)
			(conn PCIE L0TXTLFCPOSTORDCRED35 <== L0TXTLFCPOSTORDCRED35 L0TXTLFCPOSTORDCRED35)
			(conn PCIE L0TXTLFCPOSTORDCRED34 <== L0TXTLFCPOSTORDCRED34 L0TXTLFCPOSTORDCRED34)
			(conn PCIE L0TXTLFCPOSTORDCRED33 <== L0TXTLFCPOSTORDCRED33 L0TXTLFCPOSTORDCRED33)
			(conn PCIE L0TXTLFCPOSTORDCRED32 <== L0TXTLFCPOSTORDCRED32 L0TXTLFCPOSTORDCRED32)
			(conn PCIE L0TXTLFCPOSTORDCRED31 <== L0TXTLFCPOSTORDCRED31 L0TXTLFCPOSTORDCRED31)
			(conn PCIE L0TXTLFCPOSTORDCRED30 <== L0TXTLFCPOSTORDCRED30 L0TXTLFCPOSTORDCRED30)
			(conn PCIE L0TXTLFCPOSTORDCRED29 <== L0TXTLFCPOSTORDCRED29 L0TXTLFCPOSTORDCRED29)
			(conn PCIE L0TXTLFCPOSTORDCRED28 <== L0TXTLFCPOSTORDCRED28 L0TXTLFCPOSTORDCRED28)
			(conn PCIE L0TXTLFCPOSTORDCRED27 <== L0TXTLFCPOSTORDCRED27 L0TXTLFCPOSTORDCRED27)
			(conn PCIE L0TXTLFCPOSTORDCRED26 <== L0TXTLFCPOSTORDCRED26 L0TXTLFCPOSTORDCRED26)
			(conn PCIE L0TXTLFCPOSTORDCRED25 <== L0TXTLFCPOSTORDCRED25 L0TXTLFCPOSTORDCRED25)
			(conn PCIE L0TXTLFCPOSTORDCRED24 <== L0TXTLFCPOSTORDCRED24 L0TXTLFCPOSTORDCRED24)
			(conn PCIE L0TXTLFCPOSTORDCRED23 <== L0TXTLFCPOSTORDCRED23 L0TXTLFCPOSTORDCRED23)
			(conn PCIE L0TXTLFCPOSTORDCRED22 <== L0TXTLFCPOSTORDCRED22 L0TXTLFCPOSTORDCRED22)
			(conn PCIE L0TXTLFCPOSTORDCRED21 <== L0TXTLFCPOSTORDCRED21 L0TXTLFCPOSTORDCRED21)
			(conn PCIE L0TXTLFCPOSTORDCRED20 <== L0TXTLFCPOSTORDCRED20 L0TXTLFCPOSTORDCRED20)
			(conn PCIE L0TXTLFCPOSTORDCRED19 <== L0TXTLFCPOSTORDCRED19 L0TXTLFCPOSTORDCRED19)
			(conn PCIE L0TXTLFCPOSTORDCRED18 <== L0TXTLFCPOSTORDCRED18 L0TXTLFCPOSTORDCRED18)
			(conn PCIE L0TXTLFCPOSTORDCRED17 <== L0TXTLFCPOSTORDCRED17 L0TXTLFCPOSTORDCRED17)
			(conn PCIE L0TXTLFCPOSTORDCRED16 <== L0TXTLFCPOSTORDCRED16 L0TXTLFCPOSTORDCRED16)
			(conn PCIE L0TXTLFCPOSTORDCRED15 <== L0TXTLFCPOSTORDCRED15 L0TXTLFCPOSTORDCRED15)
			(conn PCIE L0TXTLFCPOSTORDCRED14 <== L0TXTLFCPOSTORDCRED14 L0TXTLFCPOSTORDCRED14)
			(conn PCIE L0TXTLFCPOSTORDCRED13 <== L0TXTLFCPOSTORDCRED13 L0TXTLFCPOSTORDCRED13)
			(conn PCIE L0TXTLFCPOSTORDCRED12 <== L0TXTLFCPOSTORDCRED12 L0TXTLFCPOSTORDCRED12)
			(conn PCIE L0TXTLFCPOSTORDCRED11 <== L0TXTLFCPOSTORDCRED11 L0TXTLFCPOSTORDCRED11)
			(conn PCIE L0TXTLFCPOSTORDCRED10 <== L0TXTLFCPOSTORDCRED10 L0TXTLFCPOSTORDCRED10)
			(conn PCIE L0TXTLFCPOSTORDCRED9 <== L0TXTLFCPOSTORDCRED9 L0TXTLFCPOSTORDCRED9)
			(conn PCIE L0TXTLFCPOSTORDCRED8 <== L0TXTLFCPOSTORDCRED8 L0TXTLFCPOSTORDCRED8)
			(conn PCIE L0TXTLFCPOSTORDCRED7 <== L0TXTLFCPOSTORDCRED7 L0TXTLFCPOSTORDCRED7)
			(conn PCIE L0TXTLFCPOSTORDCRED6 <== L0TXTLFCPOSTORDCRED6 L0TXTLFCPOSTORDCRED6)
			(conn PCIE L0TXTLFCPOSTORDCRED5 <== L0TXTLFCPOSTORDCRED5 L0TXTLFCPOSTORDCRED5)
			(conn PCIE L0TXTLFCPOSTORDCRED4 <== L0TXTLFCPOSTORDCRED4 L0TXTLFCPOSTORDCRED4)
			(conn PCIE L0TXTLFCPOSTORDCRED3 <== L0TXTLFCPOSTORDCRED3 L0TXTLFCPOSTORDCRED3)
			(conn PCIE L0TXTLFCPOSTORDCRED2 <== L0TXTLFCPOSTORDCRED2 L0TXTLFCPOSTORDCRED2)
			(conn PCIE L0TXTLFCPOSTORDCRED1 <== L0TXTLFCPOSTORDCRED1 L0TXTLFCPOSTORDCRED1)
			(conn PCIE L0TXTLFCPOSTORDCRED0 <== L0TXTLFCPOSTORDCRED0 L0TXTLFCPOSTORDCRED0)
			(conn PCIE L0TXTLFCNPOSTBYPUPDATE15 <== L0TXTLFCNPOSTBYPUPDATE15 L0TXTLFCNPOSTBYPUPDATE15)
			(conn PCIE L0TXTLFCNPOSTBYPUPDATE14 <== L0TXTLFCNPOSTBYPUPDATE14 L0TXTLFCNPOSTBYPUPDATE14)
			(conn PCIE L0TXTLFCNPOSTBYPUPDATE13 <== L0TXTLFCNPOSTBYPUPDATE13 L0TXTLFCNPOSTBYPUPDATE13)
			(conn PCIE L0TXTLFCNPOSTBYPUPDATE12 <== L0TXTLFCNPOSTBYPUPDATE12 L0TXTLFCNPOSTBYPUPDATE12)
			(conn PCIE L0TXTLFCNPOSTBYPUPDATE11 <== L0TXTLFCNPOSTBYPUPDATE11 L0TXTLFCNPOSTBYPUPDATE11)
			(conn PCIE L0TXTLFCNPOSTBYPUPDATE10 <== L0TXTLFCNPOSTBYPUPDATE10 L0TXTLFCNPOSTBYPUPDATE10)
			(conn PCIE L0TXTLFCNPOSTBYPUPDATE9 <== L0TXTLFCNPOSTBYPUPDATE9 L0TXTLFCNPOSTBYPUPDATE9)
			(conn PCIE L0TXTLFCNPOSTBYPUPDATE8 <== L0TXTLFCNPOSTBYPUPDATE8 L0TXTLFCNPOSTBYPUPDATE8)
			(conn PCIE L0TXTLFCNPOSTBYPUPDATE7 <== L0TXTLFCNPOSTBYPUPDATE7 L0TXTLFCNPOSTBYPUPDATE7)
			(conn PCIE L0TXTLFCNPOSTBYPUPDATE6 <== L0TXTLFCNPOSTBYPUPDATE6 L0TXTLFCNPOSTBYPUPDATE6)
			(conn PCIE L0TXTLFCNPOSTBYPUPDATE5 <== L0TXTLFCNPOSTBYPUPDATE5 L0TXTLFCNPOSTBYPUPDATE5)
			(conn PCIE L0TXTLFCNPOSTBYPUPDATE4 <== L0TXTLFCNPOSTBYPUPDATE4 L0TXTLFCNPOSTBYPUPDATE4)
			(conn PCIE L0TXTLFCNPOSTBYPUPDATE3 <== L0TXTLFCNPOSTBYPUPDATE3 L0TXTLFCNPOSTBYPUPDATE3)
			(conn PCIE L0TXTLFCNPOSTBYPUPDATE2 <== L0TXTLFCNPOSTBYPUPDATE2 L0TXTLFCNPOSTBYPUPDATE2)
			(conn PCIE L0TXTLFCNPOSTBYPUPDATE1 <== L0TXTLFCNPOSTBYPUPDATE1 L0TXTLFCNPOSTBYPUPDATE1)
			(conn PCIE L0TXTLFCNPOSTBYPUPDATE0 <== L0TXTLFCNPOSTBYPUPDATE0 L0TXTLFCNPOSTBYPUPDATE0)
			(conn PCIE L0TXTLFCNPOSTBYPCRED191 <== L0TXTLFCNPOSTBYPCRED191 L0TXTLFCNPOSTBYPCRED191)
			(conn PCIE L0TXTLFCNPOSTBYPCRED190 <== L0TXTLFCNPOSTBYPCRED190 L0TXTLFCNPOSTBYPCRED190)
			(conn PCIE L0TXTLFCNPOSTBYPCRED189 <== L0TXTLFCNPOSTBYPCRED189 L0TXTLFCNPOSTBYPCRED189)
			(conn PCIE L0TXTLFCNPOSTBYPCRED188 <== L0TXTLFCNPOSTBYPCRED188 L0TXTLFCNPOSTBYPCRED188)
			(conn PCIE L0TXTLFCNPOSTBYPCRED187 <== L0TXTLFCNPOSTBYPCRED187 L0TXTLFCNPOSTBYPCRED187)
			(conn PCIE L0TXTLFCNPOSTBYPCRED186 <== L0TXTLFCNPOSTBYPCRED186 L0TXTLFCNPOSTBYPCRED186)
			(conn PCIE L0TXTLFCNPOSTBYPCRED185 <== L0TXTLFCNPOSTBYPCRED185 L0TXTLFCNPOSTBYPCRED185)
			(conn PCIE L0TXTLFCNPOSTBYPCRED184 <== L0TXTLFCNPOSTBYPCRED184 L0TXTLFCNPOSTBYPCRED184)
			(conn PCIE L0TXTLFCNPOSTBYPCRED183 <== L0TXTLFCNPOSTBYPCRED183 L0TXTLFCNPOSTBYPCRED183)
			(conn PCIE L0TXTLFCNPOSTBYPCRED182 <== L0TXTLFCNPOSTBYPCRED182 L0TXTLFCNPOSTBYPCRED182)
			(conn PCIE L0TXTLFCNPOSTBYPCRED181 <== L0TXTLFCNPOSTBYPCRED181 L0TXTLFCNPOSTBYPCRED181)
			(conn PCIE L0TXTLFCNPOSTBYPCRED180 <== L0TXTLFCNPOSTBYPCRED180 L0TXTLFCNPOSTBYPCRED180)
			(conn PCIE L0TXTLFCNPOSTBYPCRED179 <== L0TXTLFCNPOSTBYPCRED179 L0TXTLFCNPOSTBYPCRED179)
			(conn PCIE L0TXTLFCNPOSTBYPCRED178 <== L0TXTLFCNPOSTBYPCRED178 L0TXTLFCNPOSTBYPCRED178)
			(conn PCIE L0TXTLFCNPOSTBYPCRED177 <== L0TXTLFCNPOSTBYPCRED177 L0TXTLFCNPOSTBYPCRED177)
			(conn PCIE L0TXTLFCNPOSTBYPCRED176 <== L0TXTLFCNPOSTBYPCRED176 L0TXTLFCNPOSTBYPCRED176)
			(conn PCIE L0TXTLFCNPOSTBYPCRED175 <== L0TXTLFCNPOSTBYPCRED175 L0TXTLFCNPOSTBYPCRED175)
			(conn PCIE L0TXTLFCNPOSTBYPCRED174 <== L0TXTLFCNPOSTBYPCRED174 L0TXTLFCNPOSTBYPCRED174)
			(conn PCIE L0TXTLFCNPOSTBYPCRED173 <== L0TXTLFCNPOSTBYPCRED173 L0TXTLFCNPOSTBYPCRED173)
			(conn PCIE L0TXTLFCNPOSTBYPCRED172 <== L0TXTLFCNPOSTBYPCRED172 L0TXTLFCNPOSTBYPCRED172)
			(conn PCIE L0TXTLFCNPOSTBYPCRED171 <== L0TXTLFCNPOSTBYPCRED171 L0TXTLFCNPOSTBYPCRED171)
			(conn PCIE L0TXTLFCNPOSTBYPCRED170 <== L0TXTLFCNPOSTBYPCRED170 L0TXTLFCNPOSTBYPCRED170)
			(conn PCIE L0TXTLFCNPOSTBYPCRED169 <== L0TXTLFCNPOSTBYPCRED169 L0TXTLFCNPOSTBYPCRED169)
			(conn PCIE L0TXTLFCNPOSTBYPCRED168 <== L0TXTLFCNPOSTBYPCRED168 L0TXTLFCNPOSTBYPCRED168)
			(conn PCIE L0TXTLFCNPOSTBYPCRED167 <== L0TXTLFCNPOSTBYPCRED167 L0TXTLFCNPOSTBYPCRED167)
			(conn PCIE L0TXTLFCNPOSTBYPCRED166 <== L0TXTLFCNPOSTBYPCRED166 L0TXTLFCNPOSTBYPCRED166)
			(conn PCIE L0TXTLFCNPOSTBYPCRED165 <== L0TXTLFCNPOSTBYPCRED165 L0TXTLFCNPOSTBYPCRED165)
			(conn PCIE L0TXTLFCNPOSTBYPCRED164 <== L0TXTLFCNPOSTBYPCRED164 L0TXTLFCNPOSTBYPCRED164)
			(conn PCIE L0TXTLFCNPOSTBYPCRED163 <== L0TXTLFCNPOSTBYPCRED163 L0TXTLFCNPOSTBYPCRED163)
			(conn PCIE L0TXTLFCNPOSTBYPCRED162 <== L0TXTLFCNPOSTBYPCRED162 L0TXTLFCNPOSTBYPCRED162)
			(conn PCIE L0TXTLFCNPOSTBYPCRED161 <== L0TXTLFCNPOSTBYPCRED161 L0TXTLFCNPOSTBYPCRED161)
			(conn PCIE L0TXTLFCNPOSTBYPCRED160 <== L0TXTLFCNPOSTBYPCRED160 L0TXTLFCNPOSTBYPCRED160)
			(conn PCIE L0TXTLFCNPOSTBYPCRED159 <== L0TXTLFCNPOSTBYPCRED159 L0TXTLFCNPOSTBYPCRED159)
			(conn PCIE L0TXTLFCNPOSTBYPCRED158 <== L0TXTLFCNPOSTBYPCRED158 L0TXTLFCNPOSTBYPCRED158)
			(conn PCIE L0TXTLFCNPOSTBYPCRED157 <== L0TXTLFCNPOSTBYPCRED157 L0TXTLFCNPOSTBYPCRED157)
			(conn PCIE L0TXTLFCNPOSTBYPCRED156 <== L0TXTLFCNPOSTBYPCRED156 L0TXTLFCNPOSTBYPCRED156)
			(conn PCIE L0TXTLFCNPOSTBYPCRED155 <== L0TXTLFCNPOSTBYPCRED155 L0TXTLFCNPOSTBYPCRED155)
			(conn PCIE L0TXTLFCNPOSTBYPCRED154 <== L0TXTLFCNPOSTBYPCRED154 L0TXTLFCNPOSTBYPCRED154)
			(conn PCIE L0TXTLFCNPOSTBYPCRED153 <== L0TXTLFCNPOSTBYPCRED153 L0TXTLFCNPOSTBYPCRED153)
			(conn PCIE L0TXTLFCNPOSTBYPCRED152 <== L0TXTLFCNPOSTBYPCRED152 L0TXTLFCNPOSTBYPCRED152)
			(conn PCIE L0TXTLFCNPOSTBYPCRED151 <== L0TXTLFCNPOSTBYPCRED151 L0TXTLFCNPOSTBYPCRED151)
			(conn PCIE L0TXTLFCNPOSTBYPCRED150 <== L0TXTLFCNPOSTBYPCRED150 L0TXTLFCNPOSTBYPCRED150)
			(conn PCIE L0TXTLFCNPOSTBYPCRED149 <== L0TXTLFCNPOSTBYPCRED149 L0TXTLFCNPOSTBYPCRED149)
			(conn PCIE L0TXTLFCNPOSTBYPCRED148 <== L0TXTLFCNPOSTBYPCRED148 L0TXTLFCNPOSTBYPCRED148)
			(conn PCIE L0TXTLFCNPOSTBYPCRED147 <== L0TXTLFCNPOSTBYPCRED147 L0TXTLFCNPOSTBYPCRED147)
			(conn PCIE L0TXTLFCNPOSTBYPCRED146 <== L0TXTLFCNPOSTBYPCRED146 L0TXTLFCNPOSTBYPCRED146)
			(conn PCIE L0TXTLFCNPOSTBYPCRED145 <== L0TXTLFCNPOSTBYPCRED145 L0TXTLFCNPOSTBYPCRED145)
			(conn PCIE L0TXTLFCNPOSTBYPCRED144 <== L0TXTLFCNPOSTBYPCRED144 L0TXTLFCNPOSTBYPCRED144)
			(conn PCIE L0TXTLFCNPOSTBYPCRED143 <== L0TXTLFCNPOSTBYPCRED143 L0TXTLFCNPOSTBYPCRED143)
			(conn PCIE L0TXTLFCNPOSTBYPCRED142 <== L0TXTLFCNPOSTBYPCRED142 L0TXTLFCNPOSTBYPCRED142)
			(conn PCIE L0TXTLFCNPOSTBYPCRED141 <== L0TXTLFCNPOSTBYPCRED141 L0TXTLFCNPOSTBYPCRED141)
			(conn PCIE L0TXTLFCNPOSTBYPCRED140 <== L0TXTLFCNPOSTBYPCRED140 L0TXTLFCNPOSTBYPCRED140)
			(conn PCIE L0TXTLFCNPOSTBYPCRED139 <== L0TXTLFCNPOSTBYPCRED139 L0TXTLFCNPOSTBYPCRED139)
			(conn PCIE L0TXTLFCNPOSTBYPCRED138 <== L0TXTLFCNPOSTBYPCRED138 L0TXTLFCNPOSTBYPCRED138)
			(conn PCIE L0TXTLFCNPOSTBYPCRED137 <== L0TXTLFCNPOSTBYPCRED137 L0TXTLFCNPOSTBYPCRED137)
			(conn PCIE L0TXTLFCNPOSTBYPCRED136 <== L0TXTLFCNPOSTBYPCRED136 L0TXTLFCNPOSTBYPCRED136)
			(conn PCIE L0TXTLFCNPOSTBYPCRED135 <== L0TXTLFCNPOSTBYPCRED135 L0TXTLFCNPOSTBYPCRED135)
			(conn PCIE L0TXTLFCNPOSTBYPCRED134 <== L0TXTLFCNPOSTBYPCRED134 L0TXTLFCNPOSTBYPCRED134)
			(conn PCIE L0TXTLFCNPOSTBYPCRED133 <== L0TXTLFCNPOSTBYPCRED133 L0TXTLFCNPOSTBYPCRED133)
			(conn PCIE L0TXTLFCNPOSTBYPCRED132 <== L0TXTLFCNPOSTBYPCRED132 L0TXTLFCNPOSTBYPCRED132)
			(conn PCIE L0TXTLFCNPOSTBYPCRED131 <== L0TXTLFCNPOSTBYPCRED131 L0TXTLFCNPOSTBYPCRED131)
			(conn PCIE L0TXTLFCNPOSTBYPCRED130 <== L0TXTLFCNPOSTBYPCRED130 L0TXTLFCNPOSTBYPCRED130)
			(conn PCIE L0TXTLFCNPOSTBYPCRED129 <== L0TXTLFCNPOSTBYPCRED129 L0TXTLFCNPOSTBYPCRED129)
			(conn PCIE L0TXTLFCNPOSTBYPCRED128 <== L0TXTLFCNPOSTBYPCRED128 L0TXTLFCNPOSTBYPCRED128)
			(conn PCIE L0TXTLFCNPOSTBYPCRED127 <== L0TXTLFCNPOSTBYPCRED127 L0TXTLFCNPOSTBYPCRED127)
			(conn PCIE L0TXTLFCNPOSTBYPCRED126 <== L0TXTLFCNPOSTBYPCRED126 L0TXTLFCNPOSTBYPCRED126)
			(conn PCIE L0TXTLFCNPOSTBYPCRED125 <== L0TXTLFCNPOSTBYPCRED125 L0TXTLFCNPOSTBYPCRED125)
			(conn PCIE L0TXTLFCNPOSTBYPCRED124 <== L0TXTLFCNPOSTBYPCRED124 L0TXTLFCNPOSTBYPCRED124)
			(conn PCIE L0TXTLFCNPOSTBYPCRED123 <== L0TXTLFCNPOSTBYPCRED123 L0TXTLFCNPOSTBYPCRED123)
			(conn PCIE L0TXTLFCNPOSTBYPCRED122 <== L0TXTLFCNPOSTBYPCRED122 L0TXTLFCNPOSTBYPCRED122)
			(conn PCIE L0TXTLFCNPOSTBYPCRED121 <== L0TXTLFCNPOSTBYPCRED121 L0TXTLFCNPOSTBYPCRED121)
			(conn PCIE L0TXTLFCNPOSTBYPCRED120 <== L0TXTLFCNPOSTBYPCRED120 L0TXTLFCNPOSTBYPCRED120)
			(conn PCIE L0TXTLFCNPOSTBYPCRED119 <== L0TXTLFCNPOSTBYPCRED119 L0TXTLFCNPOSTBYPCRED119)
			(conn PCIE L0TXTLFCNPOSTBYPCRED118 <== L0TXTLFCNPOSTBYPCRED118 L0TXTLFCNPOSTBYPCRED118)
			(conn PCIE L0TXTLFCNPOSTBYPCRED117 <== L0TXTLFCNPOSTBYPCRED117 L0TXTLFCNPOSTBYPCRED117)
			(conn PCIE L0TXTLFCNPOSTBYPCRED116 <== L0TXTLFCNPOSTBYPCRED116 L0TXTLFCNPOSTBYPCRED116)
			(conn PCIE L0TXTLFCNPOSTBYPCRED115 <== L0TXTLFCNPOSTBYPCRED115 L0TXTLFCNPOSTBYPCRED115)
			(conn PCIE L0TXTLFCNPOSTBYPCRED114 <== L0TXTLFCNPOSTBYPCRED114 L0TXTLFCNPOSTBYPCRED114)
			(conn PCIE L0TXTLFCNPOSTBYPCRED113 <== L0TXTLFCNPOSTBYPCRED113 L0TXTLFCNPOSTBYPCRED113)
			(conn PCIE L0TXTLFCNPOSTBYPCRED112 <== L0TXTLFCNPOSTBYPCRED112 L0TXTLFCNPOSTBYPCRED112)
			(conn PCIE L0TXTLFCNPOSTBYPCRED111 <== L0TXTLFCNPOSTBYPCRED111 L0TXTLFCNPOSTBYPCRED111)
			(conn PCIE L0TXTLFCNPOSTBYPCRED110 <== L0TXTLFCNPOSTBYPCRED110 L0TXTLFCNPOSTBYPCRED110)
			(conn PCIE L0TXTLFCNPOSTBYPCRED109 <== L0TXTLFCNPOSTBYPCRED109 L0TXTLFCNPOSTBYPCRED109)
			(conn PCIE L0TXTLFCNPOSTBYPCRED108 <== L0TXTLFCNPOSTBYPCRED108 L0TXTLFCNPOSTBYPCRED108)
			(conn PCIE L0TXTLFCNPOSTBYPCRED107 <== L0TXTLFCNPOSTBYPCRED107 L0TXTLFCNPOSTBYPCRED107)
			(conn PCIE L0TXTLFCNPOSTBYPCRED106 <== L0TXTLFCNPOSTBYPCRED106 L0TXTLFCNPOSTBYPCRED106)
			(conn PCIE L0TXTLFCNPOSTBYPCRED105 <== L0TXTLFCNPOSTBYPCRED105 L0TXTLFCNPOSTBYPCRED105)
			(conn PCIE L0TXTLFCNPOSTBYPCRED104 <== L0TXTLFCNPOSTBYPCRED104 L0TXTLFCNPOSTBYPCRED104)
			(conn PCIE L0TXTLFCNPOSTBYPCRED103 <== L0TXTLFCNPOSTBYPCRED103 L0TXTLFCNPOSTBYPCRED103)
			(conn PCIE L0TXTLFCNPOSTBYPCRED102 <== L0TXTLFCNPOSTBYPCRED102 L0TXTLFCNPOSTBYPCRED102)
			(conn PCIE L0TXTLFCNPOSTBYPCRED101 <== L0TXTLFCNPOSTBYPCRED101 L0TXTLFCNPOSTBYPCRED101)
			(conn PCIE L0TXTLFCNPOSTBYPCRED100 <== L0TXTLFCNPOSTBYPCRED100 L0TXTLFCNPOSTBYPCRED100)
			(conn PCIE L0TXTLFCNPOSTBYPCRED99 <== L0TXTLFCNPOSTBYPCRED99 L0TXTLFCNPOSTBYPCRED99)
			(conn PCIE L0TXTLFCNPOSTBYPCRED98 <== L0TXTLFCNPOSTBYPCRED98 L0TXTLFCNPOSTBYPCRED98)
			(conn PCIE L0TXTLFCNPOSTBYPCRED97 <== L0TXTLFCNPOSTBYPCRED97 L0TXTLFCNPOSTBYPCRED97)
			(conn PCIE L0TXTLFCNPOSTBYPCRED96 <== L0TXTLFCNPOSTBYPCRED96 L0TXTLFCNPOSTBYPCRED96)
			(conn PCIE L0TXTLFCNPOSTBYPCRED95 <== L0TXTLFCNPOSTBYPCRED95 L0TXTLFCNPOSTBYPCRED95)
			(conn PCIE L0TXTLFCNPOSTBYPCRED94 <== L0TXTLFCNPOSTBYPCRED94 L0TXTLFCNPOSTBYPCRED94)
			(conn PCIE L0TXTLFCNPOSTBYPCRED93 <== L0TXTLFCNPOSTBYPCRED93 L0TXTLFCNPOSTBYPCRED93)
			(conn PCIE L0TXTLFCNPOSTBYPCRED92 <== L0TXTLFCNPOSTBYPCRED92 L0TXTLFCNPOSTBYPCRED92)
			(conn PCIE L0TXTLFCNPOSTBYPCRED91 <== L0TXTLFCNPOSTBYPCRED91 L0TXTLFCNPOSTBYPCRED91)
			(conn PCIE L0TXTLFCNPOSTBYPCRED90 <== L0TXTLFCNPOSTBYPCRED90 L0TXTLFCNPOSTBYPCRED90)
			(conn PCIE L0TXTLFCNPOSTBYPCRED89 <== L0TXTLFCNPOSTBYPCRED89 L0TXTLFCNPOSTBYPCRED89)
			(conn PCIE L0TXTLFCNPOSTBYPCRED88 <== L0TXTLFCNPOSTBYPCRED88 L0TXTLFCNPOSTBYPCRED88)
			(conn PCIE L0TXTLFCNPOSTBYPCRED87 <== L0TXTLFCNPOSTBYPCRED87 L0TXTLFCNPOSTBYPCRED87)
			(conn PCIE L0TXTLFCNPOSTBYPCRED86 <== L0TXTLFCNPOSTBYPCRED86 L0TXTLFCNPOSTBYPCRED86)
			(conn PCIE L0TXTLFCNPOSTBYPCRED85 <== L0TXTLFCNPOSTBYPCRED85 L0TXTLFCNPOSTBYPCRED85)
			(conn PCIE L0TXTLFCNPOSTBYPCRED84 <== L0TXTLFCNPOSTBYPCRED84 L0TXTLFCNPOSTBYPCRED84)
			(conn PCIE L0TXTLFCNPOSTBYPCRED83 <== L0TXTLFCNPOSTBYPCRED83 L0TXTLFCNPOSTBYPCRED83)
			(conn PCIE L0TXTLFCNPOSTBYPCRED82 <== L0TXTLFCNPOSTBYPCRED82 L0TXTLFCNPOSTBYPCRED82)
			(conn PCIE L0TXTLFCNPOSTBYPCRED81 <== L0TXTLFCNPOSTBYPCRED81 L0TXTLFCNPOSTBYPCRED81)
			(conn PCIE L0TXTLFCNPOSTBYPCRED80 <== L0TXTLFCNPOSTBYPCRED80 L0TXTLFCNPOSTBYPCRED80)
			(conn PCIE L0TXTLFCNPOSTBYPCRED79 <== L0TXTLFCNPOSTBYPCRED79 L0TXTLFCNPOSTBYPCRED79)
			(conn PCIE L0TXTLFCNPOSTBYPCRED78 <== L0TXTLFCNPOSTBYPCRED78 L0TXTLFCNPOSTBYPCRED78)
			(conn PCIE L0TXTLFCNPOSTBYPCRED77 <== L0TXTLFCNPOSTBYPCRED77 L0TXTLFCNPOSTBYPCRED77)
			(conn PCIE L0TXTLFCNPOSTBYPCRED76 <== L0TXTLFCNPOSTBYPCRED76 L0TXTLFCNPOSTBYPCRED76)
			(conn PCIE L0TXTLFCNPOSTBYPCRED75 <== L0TXTLFCNPOSTBYPCRED75 L0TXTLFCNPOSTBYPCRED75)
			(conn PCIE L0TXTLFCNPOSTBYPCRED74 <== L0TXTLFCNPOSTBYPCRED74 L0TXTLFCNPOSTBYPCRED74)
			(conn PCIE L0TXTLFCNPOSTBYPCRED73 <== L0TXTLFCNPOSTBYPCRED73 L0TXTLFCNPOSTBYPCRED73)
			(conn PCIE L0TXTLFCNPOSTBYPCRED72 <== L0TXTLFCNPOSTBYPCRED72 L0TXTLFCNPOSTBYPCRED72)
			(conn PCIE L0TXTLFCNPOSTBYPCRED71 <== L0TXTLFCNPOSTBYPCRED71 L0TXTLFCNPOSTBYPCRED71)
			(conn PCIE L0TXTLFCNPOSTBYPCRED70 <== L0TXTLFCNPOSTBYPCRED70 L0TXTLFCNPOSTBYPCRED70)
			(conn PCIE L0TXTLFCNPOSTBYPCRED69 <== L0TXTLFCNPOSTBYPCRED69 L0TXTLFCNPOSTBYPCRED69)
			(conn PCIE L0TXTLFCNPOSTBYPCRED68 <== L0TXTLFCNPOSTBYPCRED68 L0TXTLFCNPOSTBYPCRED68)
			(conn PCIE L0TXTLFCNPOSTBYPCRED67 <== L0TXTLFCNPOSTBYPCRED67 L0TXTLFCNPOSTBYPCRED67)
			(conn PCIE L0TXTLFCNPOSTBYPCRED66 <== L0TXTLFCNPOSTBYPCRED66 L0TXTLFCNPOSTBYPCRED66)
			(conn PCIE L0TXTLFCNPOSTBYPCRED65 <== L0TXTLFCNPOSTBYPCRED65 L0TXTLFCNPOSTBYPCRED65)
			(conn PCIE L0TXTLFCNPOSTBYPCRED64 <== L0TXTLFCNPOSTBYPCRED64 L0TXTLFCNPOSTBYPCRED64)
			(conn PCIE L0TXTLFCNPOSTBYPCRED63 <== L0TXTLFCNPOSTBYPCRED63 L0TXTLFCNPOSTBYPCRED63)
			(conn PCIE L0TXTLFCNPOSTBYPCRED62 <== L0TXTLFCNPOSTBYPCRED62 L0TXTLFCNPOSTBYPCRED62)
			(conn PCIE L0TXTLFCNPOSTBYPCRED61 <== L0TXTLFCNPOSTBYPCRED61 L0TXTLFCNPOSTBYPCRED61)
			(conn PCIE L0TXTLFCNPOSTBYPCRED60 <== L0TXTLFCNPOSTBYPCRED60 L0TXTLFCNPOSTBYPCRED60)
			(conn PCIE L0TXTLFCNPOSTBYPCRED59 <== L0TXTLFCNPOSTBYPCRED59 L0TXTLFCNPOSTBYPCRED59)
			(conn PCIE L0TXTLFCNPOSTBYPCRED58 <== L0TXTLFCNPOSTBYPCRED58 L0TXTLFCNPOSTBYPCRED58)
			(conn PCIE L0TXTLFCNPOSTBYPCRED57 <== L0TXTLFCNPOSTBYPCRED57 L0TXTLFCNPOSTBYPCRED57)
			(conn PCIE L0TXTLFCNPOSTBYPCRED56 <== L0TXTLFCNPOSTBYPCRED56 L0TXTLFCNPOSTBYPCRED56)
			(conn PCIE L0TXTLFCNPOSTBYPCRED55 <== L0TXTLFCNPOSTBYPCRED55 L0TXTLFCNPOSTBYPCRED55)
			(conn PCIE L0TXTLFCNPOSTBYPCRED54 <== L0TXTLFCNPOSTBYPCRED54 L0TXTLFCNPOSTBYPCRED54)
			(conn PCIE L0TXTLFCNPOSTBYPCRED53 <== L0TXTLFCNPOSTBYPCRED53 L0TXTLFCNPOSTBYPCRED53)
			(conn PCIE L0TXTLFCNPOSTBYPCRED52 <== L0TXTLFCNPOSTBYPCRED52 L0TXTLFCNPOSTBYPCRED52)
			(conn PCIE L0TXTLFCNPOSTBYPCRED51 <== L0TXTLFCNPOSTBYPCRED51 L0TXTLFCNPOSTBYPCRED51)
			(conn PCIE L0TXTLFCNPOSTBYPCRED50 <== L0TXTLFCNPOSTBYPCRED50 L0TXTLFCNPOSTBYPCRED50)
			(conn PCIE L0TXTLFCNPOSTBYPCRED49 <== L0TXTLFCNPOSTBYPCRED49 L0TXTLFCNPOSTBYPCRED49)
			(conn PCIE L0TXTLFCNPOSTBYPCRED48 <== L0TXTLFCNPOSTBYPCRED48 L0TXTLFCNPOSTBYPCRED48)
			(conn PCIE L0TXTLFCNPOSTBYPCRED47 <== L0TXTLFCNPOSTBYPCRED47 L0TXTLFCNPOSTBYPCRED47)
			(conn PCIE L0TXTLFCNPOSTBYPCRED46 <== L0TXTLFCNPOSTBYPCRED46 L0TXTLFCNPOSTBYPCRED46)
			(conn PCIE L0TXTLFCNPOSTBYPCRED45 <== L0TXTLFCNPOSTBYPCRED45 L0TXTLFCNPOSTBYPCRED45)
			(conn PCIE L0TXTLFCNPOSTBYPCRED44 <== L0TXTLFCNPOSTBYPCRED44 L0TXTLFCNPOSTBYPCRED44)
			(conn PCIE L0TXTLFCNPOSTBYPCRED43 <== L0TXTLFCNPOSTBYPCRED43 L0TXTLFCNPOSTBYPCRED43)
			(conn PCIE L0TXTLFCNPOSTBYPCRED42 <== L0TXTLFCNPOSTBYPCRED42 L0TXTLFCNPOSTBYPCRED42)
			(conn PCIE L0TXTLFCNPOSTBYPCRED41 <== L0TXTLFCNPOSTBYPCRED41 L0TXTLFCNPOSTBYPCRED41)
			(conn PCIE L0TXTLFCNPOSTBYPCRED40 <== L0TXTLFCNPOSTBYPCRED40 L0TXTLFCNPOSTBYPCRED40)
			(conn PCIE L0TXTLFCNPOSTBYPCRED39 <== L0TXTLFCNPOSTBYPCRED39 L0TXTLFCNPOSTBYPCRED39)
			(conn PCIE L0TXTLFCNPOSTBYPCRED38 <== L0TXTLFCNPOSTBYPCRED38 L0TXTLFCNPOSTBYPCRED38)
			(conn PCIE L0TXTLFCNPOSTBYPCRED37 <== L0TXTLFCNPOSTBYPCRED37 L0TXTLFCNPOSTBYPCRED37)
			(conn PCIE L0TXTLFCNPOSTBYPCRED36 <== L0TXTLFCNPOSTBYPCRED36 L0TXTLFCNPOSTBYPCRED36)
			(conn PCIE L0TXTLFCNPOSTBYPCRED35 <== L0TXTLFCNPOSTBYPCRED35 L0TXTLFCNPOSTBYPCRED35)
			(conn PCIE L0TXTLFCNPOSTBYPCRED34 <== L0TXTLFCNPOSTBYPCRED34 L0TXTLFCNPOSTBYPCRED34)
			(conn PCIE L0TXTLFCNPOSTBYPCRED33 <== L0TXTLFCNPOSTBYPCRED33 L0TXTLFCNPOSTBYPCRED33)
			(conn PCIE L0TXTLFCNPOSTBYPCRED32 <== L0TXTLFCNPOSTBYPCRED32 L0TXTLFCNPOSTBYPCRED32)
			(conn PCIE L0TXTLFCNPOSTBYPCRED31 <== L0TXTLFCNPOSTBYPCRED31 L0TXTLFCNPOSTBYPCRED31)
			(conn PCIE L0TXTLFCNPOSTBYPCRED30 <== L0TXTLFCNPOSTBYPCRED30 L0TXTLFCNPOSTBYPCRED30)
			(conn PCIE L0TXTLFCNPOSTBYPCRED29 <== L0TXTLFCNPOSTBYPCRED29 L0TXTLFCNPOSTBYPCRED29)
			(conn PCIE L0TXTLFCNPOSTBYPCRED28 <== L0TXTLFCNPOSTBYPCRED28 L0TXTLFCNPOSTBYPCRED28)
			(conn PCIE L0TXTLFCNPOSTBYPCRED27 <== L0TXTLFCNPOSTBYPCRED27 L0TXTLFCNPOSTBYPCRED27)
			(conn PCIE L0TXTLFCNPOSTBYPCRED26 <== L0TXTLFCNPOSTBYPCRED26 L0TXTLFCNPOSTBYPCRED26)
			(conn PCIE L0TXTLFCNPOSTBYPCRED25 <== L0TXTLFCNPOSTBYPCRED25 L0TXTLFCNPOSTBYPCRED25)
			(conn PCIE L0TXTLFCNPOSTBYPCRED24 <== L0TXTLFCNPOSTBYPCRED24 L0TXTLFCNPOSTBYPCRED24)
			(conn PCIE L0TXTLFCNPOSTBYPCRED23 <== L0TXTLFCNPOSTBYPCRED23 L0TXTLFCNPOSTBYPCRED23)
			(conn PCIE L0TXTLFCNPOSTBYPCRED22 <== L0TXTLFCNPOSTBYPCRED22 L0TXTLFCNPOSTBYPCRED22)
			(conn PCIE L0TXTLFCNPOSTBYPCRED21 <== L0TXTLFCNPOSTBYPCRED21 L0TXTLFCNPOSTBYPCRED21)
			(conn PCIE L0TXTLFCNPOSTBYPCRED20 <== L0TXTLFCNPOSTBYPCRED20 L0TXTLFCNPOSTBYPCRED20)
			(conn PCIE L0TXTLFCNPOSTBYPCRED19 <== L0TXTLFCNPOSTBYPCRED19 L0TXTLFCNPOSTBYPCRED19)
			(conn PCIE L0TXTLFCNPOSTBYPCRED18 <== L0TXTLFCNPOSTBYPCRED18 L0TXTLFCNPOSTBYPCRED18)
			(conn PCIE L0TXTLFCNPOSTBYPCRED17 <== L0TXTLFCNPOSTBYPCRED17 L0TXTLFCNPOSTBYPCRED17)
			(conn PCIE L0TXTLFCNPOSTBYPCRED16 <== L0TXTLFCNPOSTBYPCRED16 L0TXTLFCNPOSTBYPCRED16)
			(conn PCIE L0TXTLFCNPOSTBYPCRED15 <== L0TXTLFCNPOSTBYPCRED15 L0TXTLFCNPOSTBYPCRED15)
			(conn PCIE L0TXTLFCNPOSTBYPCRED14 <== L0TXTLFCNPOSTBYPCRED14 L0TXTLFCNPOSTBYPCRED14)
			(conn PCIE L0TXTLFCNPOSTBYPCRED13 <== L0TXTLFCNPOSTBYPCRED13 L0TXTLFCNPOSTBYPCRED13)
			(conn PCIE L0TXTLFCNPOSTBYPCRED12 <== L0TXTLFCNPOSTBYPCRED12 L0TXTLFCNPOSTBYPCRED12)
			(conn PCIE L0TXTLFCNPOSTBYPCRED11 <== L0TXTLFCNPOSTBYPCRED11 L0TXTLFCNPOSTBYPCRED11)
			(conn PCIE L0TXTLFCNPOSTBYPCRED10 <== L0TXTLFCNPOSTBYPCRED10 L0TXTLFCNPOSTBYPCRED10)
			(conn PCIE L0TXTLFCNPOSTBYPCRED9 <== L0TXTLFCNPOSTBYPCRED9 L0TXTLFCNPOSTBYPCRED9)
			(conn PCIE L0TXTLFCNPOSTBYPCRED8 <== L0TXTLFCNPOSTBYPCRED8 L0TXTLFCNPOSTBYPCRED8)
			(conn PCIE L0TXTLFCNPOSTBYPCRED7 <== L0TXTLFCNPOSTBYPCRED7 L0TXTLFCNPOSTBYPCRED7)
			(conn PCIE L0TXTLFCNPOSTBYPCRED6 <== L0TXTLFCNPOSTBYPCRED6 L0TXTLFCNPOSTBYPCRED6)
			(conn PCIE L0TXTLFCNPOSTBYPCRED5 <== L0TXTLFCNPOSTBYPCRED5 L0TXTLFCNPOSTBYPCRED5)
			(conn PCIE L0TXTLFCNPOSTBYPCRED4 <== L0TXTLFCNPOSTBYPCRED4 L0TXTLFCNPOSTBYPCRED4)
			(conn PCIE L0TXTLFCNPOSTBYPCRED3 <== L0TXTLFCNPOSTBYPCRED3 L0TXTLFCNPOSTBYPCRED3)
			(conn PCIE L0TXTLFCNPOSTBYPCRED2 <== L0TXTLFCNPOSTBYPCRED2 L0TXTLFCNPOSTBYPCRED2)
			(conn PCIE L0TXTLFCNPOSTBYPCRED1 <== L0TXTLFCNPOSTBYPCRED1 L0TXTLFCNPOSTBYPCRED1)
			(conn PCIE L0TXTLFCNPOSTBYPCRED0 <== L0TXTLFCNPOSTBYPCRED0 L0TXTLFCNPOSTBYPCRED0)
			(conn PCIE L0TXTLFCCMPLMCUPDATE15 <== L0TXTLFCCMPLMCUPDATE15 L0TXTLFCCMPLMCUPDATE15)
			(conn PCIE L0TXTLFCCMPLMCUPDATE14 <== L0TXTLFCCMPLMCUPDATE14 L0TXTLFCCMPLMCUPDATE14)
			(conn PCIE L0TXTLFCCMPLMCUPDATE13 <== L0TXTLFCCMPLMCUPDATE13 L0TXTLFCCMPLMCUPDATE13)
			(conn PCIE L0TXTLFCCMPLMCUPDATE12 <== L0TXTLFCCMPLMCUPDATE12 L0TXTLFCCMPLMCUPDATE12)
			(conn PCIE L0TXTLFCCMPLMCUPDATE11 <== L0TXTLFCCMPLMCUPDATE11 L0TXTLFCCMPLMCUPDATE11)
			(conn PCIE L0TXTLFCCMPLMCUPDATE10 <== L0TXTLFCCMPLMCUPDATE10 L0TXTLFCCMPLMCUPDATE10)
			(conn PCIE L0TXTLFCCMPLMCUPDATE9 <== L0TXTLFCCMPLMCUPDATE9 L0TXTLFCCMPLMCUPDATE9)
			(conn PCIE L0TXTLFCCMPLMCUPDATE8 <== L0TXTLFCCMPLMCUPDATE8 L0TXTLFCCMPLMCUPDATE8)
			(conn PCIE L0TXTLFCCMPLMCUPDATE7 <== L0TXTLFCCMPLMCUPDATE7 L0TXTLFCCMPLMCUPDATE7)
			(conn PCIE L0TXTLFCCMPLMCUPDATE6 <== L0TXTLFCCMPLMCUPDATE6 L0TXTLFCCMPLMCUPDATE6)
			(conn PCIE L0TXTLFCCMPLMCUPDATE5 <== L0TXTLFCCMPLMCUPDATE5 L0TXTLFCCMPLMCUPDATE5)
			(conn PCIE L0TXTLFCCMPLMCUPDATE4 <== L0TXTLFCCMPLMCUPDATE4 L0TXTLFCCMPLMCUPDATE4)
			(conn PCIE L0TXTLFCCMPLMCUPDATE3 <== L0TXTLFCCMPLMCUPDATE3 L0TXTLFCCMPLMCUPDATE3)
			(conn PCIE L0TXTLFCCMPLMCUPDATE2 <== L0TXTLFCCMPLMCUPDATE2 L0TXTLFCCMPLMCUPDATE2)
			(conn PCIE L0TXTLFCCMPLMCUPDATE1 <== L0TXTLFCCMPLMCUPDATE1 L0TXTLFCCMPLMCUPDATE1)
			(conn PCIE L0TXTLFCCMPLMCUPDATE0 <== L0TXTLFCCMPLMCUPDATE0 L0TXTLFCCMPLMCUPDATE0)
			(conn PCIE L0TXTLFCCMPLMCCRED159 <== L0TXTLFCCMPLMCCRED159 L0TXTLFCCMPLMCCRED159)
			(conn PCIE L0TXTLFCCMPLMCCRED158 <== L0TXTLFCCMPLMCCRED158 L0TXTLFCCMPLMCCRED158)
			(conn PCIE L0TXTLFCCMPLMCCRED157 <== L0TXTLFCCMPLMCCRED157 L0TXTLFCCMPLMCCRED157)
			(conn PCIE L0TXTLFCCMPLMCCRED156 <== L0TXTLFCCMPLMCCRED156 L0TXTLFCCMPLMCCRED156)
			(conn PCIE L0TXTLFCCMPLMCCRED155 <== L0TXTLFCCMPLMCCRED155 L0TXTLFCCMPLMCCRED155)
			(conn PCIE L0TXTLFCCMPLMCCRED154 <== L0TXTLFCCMPLMCCRED154 L0TXTLFCCMPLMCCRED154)
			(conn PCIE L0TXTLFCCMPLMCCRED153 <== L0TXTLFCCMPLMCCRED153 L0TXTLFCCMPLMCCRED153)
			(conn PCIE L0TXTLFCCMPLMCCRED152 <== L0TXTLFCCMPLMCCRED152 L0TXTLFCCMPLMCCRED152)
			(conn PCIE L0TXTLFCCMPLMCCRED151 <== L0TXTLFCCMPLMCCRED151 L0TXTLFCCMPLMCCRED151)
			(conn PCIE L0TXTLFCCMPLMCCRED150 <== L0TXTLFCCMPLMCCRED150 L0TXTLFCCMPLMCCRED150)
			(conn PCIE L0TXTLFCCMPLMCCRED149 <== L0TXTLFCCMPLMCCRED149 L0TXTLFCCMPLMCCRED149)
			(conn PCIE L0TXTLFCCMPLMCCRED148 <== L0TXTLFCCMPLMCCRED148 L0TXTLFCCMPLMCCRED148)
			(conn PCIE L0TXTLFCCMPLMCCRED147 <== L0TXTLFCCMPLMCCRED147 L0TXTLFCCMPLMCCRED147)
			(conn PCIE L0TXTLFCCMPLMCCRED146 <== L0TXTLFCCMPLMCCRED146 L0TXTLFCCMPLMCCRED146)
			(conn PCIE L0TXTLFCCMPLMCCRED145 <== L0TXTLFCCMPLMCCRED145 L0TXTLFCCMPLMCCRED145)
			(conn PCIE L0TXTLFCCMPLMCCRED144 <== L0TXTLFCCMPLMCCRED144 L0TXTLFCCMPLMCCRED144)
			(conn PCIE L0TXTLFCCMPLMCCRED143 <== L0TXTLFCCMPLMCCRED143 L0TXTLFCCMPLMCCRED143)
			(conn PCIE L0TXTLFCCMPLMCCRED142 <== L0TXTLFCCMPLMCCRED142 L0TXTLFCCMPLMCCRED142)
			(conn PCIE L0TXTLFCCMPLMCCRED141 <== L0TXTLFCCMPLMCCRED141 L0TXTLFCCMPLMCCRED141)
			(conn PCIE L0TXTLFCCMPLMCCRED140 <== L0TXTLFCCMPLMCCRED140 L0TXTLFCCMPLMCCRED140)
			(conn PCIE L0TXTLFCCMPLMCCRED139 <== L0TXTLFCCMPLMCCRED139 L0TXTLFCCMPLMCCRED139)
			(conn PCIE L0TXTLFCCMPLMCCRED138 <== L0TXTLFCCMPLMCCRED138 L0TXTLFCCMPLMCCRED138)
			(conn PCIE L0TXTLFCCMPLMCCRED137 <== L0TXTLFCCMPLMCCRED137 L0TXTLFCCMPLMCCRED137)
			(conn PCIE L0TXTLFCCMPLMCCRED136 <== L0TXTLFCCMPLMCCRED136 L0TXTLFCCMPLMCCRED136)
			(conn PCIE L0TXTLFCCMPLMCCRED135 <== L0TXTLFCCMPLMCCRED135 L0TXTLFCCMPLMCCRED135)
			(conn PCIE L0TXTLFCCMPLMCCRED134 <== L0TXTLFCCMPLMCCRED134 L0TXTLFCCMPLMCCRED134)
			(conn PCIE L0TXTLFCCMPLMCCRED133 <== L0TXTLFCCMPLMCCRED133 L0TXTLFCCMPLMCCRED133)
			(conn PCIE L0TXTLFCCMPLMCCRED132 <== L0TXTLFCCMPLMCCRED132 L0TXTLFCCMPLMCCRED132)
			(conn PCIE L0TXTLFCCMPLMCCRED131 <== L0TXTLFCCMPLMCCRED131 L0TXTLFCCMPLMCCRED131)
			(conn PCIE L0TXTLFCCMPLMCCRED130 <== L0TXTLFCCMPLMCCRED130 L0TXTLFCCMPLMCCRED130)
			(conn PCIE L0TXTLFCCMPLMCCRED129 <== L0TXTLFCCMPLMCCRED129 L0TXTLFCCMPLMCCRED129)
			(conn PCIE L0TXTLFCCMPLMCCRED128 <== L0TXTLFCCMPLMCCRED128 L0TXTLFCCMPLMCCRED128)
			(conn PCIE L0TXTLFCCMPLMCCRED127 <== L0TXTLFCCMPLMCCRED127 L0TXTLFCCMPLMCCRED127)
			(conn PCIE L0TXTLFCCMPLMCCRED126 <== L0TXTLFCCMPLMCCRED126 L0TXTLFCCMPLMCCRED126)
			(conn PCIE L0TXTLFCCMPLMCCRED125 <== L0TXTLFCCMPLMCCRED125 L0TXTLFCCMPLMCCRED125)
			(conn PCIE L0TXTLFCCMPLMCCRED124 <== L0TXTLFCCMPLMCCRED124 L0TXTLFCCMPLMCCRED124)
			(conn PCIE L0TXTLFCCMPLMCCRED123 <== L0TXTLFCCMPLMCCRED123 L0TXTLFCCMPLMCCRED123)
			(conn PCIE L0TXTLFCCMPLMCCRED122 <== L0TXTLFCCMPLMCCRED122 L0TXTLFCCMPLMCCRED122)
			(conn PCIE L0TXTLFCCMPLMCCRED121 <== L0TXTLFCCMPLMCCRED121 L0TXTLFCCMPLMCCRED121)
			(conn PCIE L0TXTLFCCMPLMCCRED120 <== L0TXTLFCCMPLMCCRED120 L0TXTLFCCMPLMCCRED120)
			(conn PCIE L0TXTLFCCMPLMCCRED119 <== L0TXTLFCCMPLMCCRED119 L0TXTLFCCMPLMCCRED119)
			(conn PCIE L0TXTLFCCMPLMCCRED118 <== L0TXTLFCCMPLMCCRED118 L0TXTLFCCMPLMCCRED118)
			(conn PCIE L0TXTLFCCMPLMCCRED117 <== L0TXTLFCCMPLMCCRED117 L0TXTLFCCMPLMCCRED117)
			(conn PCIE L0TXTLFCCMPLMCCRED116 <== L0TXTLFCCMPLMCCRED116 L0TXTLFCCMPLMCCRED116)
			(conn PCIE L0TXTLFCCMPLMCCRED115 <== L0TXTLFCCMPLMCCRED115 L0TXTLFCCMPLMCCRED115)
			(conn PCIE L0TXTLFCCMPLMCCRED114 <== L0TXTLFCCMPLMCCRED114 L0TXTLFCCMPLMCCRED114)
			(conn PCIE L0TXTLFCCMPLMCCRED113 <== L0TXTLFCCMPLMCCRED113 L0TXTLFCCMPLMCCRED113)
			(conn PCIE L0TXTLFCCMPLMCCRED112 <== L0TXTLFCCMPLMCCRED112 L0TXTLFCCMPLMCCRED112)
			(conn PCIE L0TXTLFCCMPLMCCRED111 <== L0TXTLFCCMPLMCCRED111 L0TXTLFCCMPLMCCRED111)
			(conn PCIE L0TXTLFCCMPLMCCRED110 <== L0TXTLFCCMPLMCCRED110 L0TXTLFCCMPLMCCRED110)
			(conn PCIE L0TXTLFCCMPLMCCRED109 <== L0TXTLFCCMPLMCCRED109 L0TXTLFCCMPLMCCRED109)
			(conn PCIE L0TXTLFCCMPLMCCRED108 <== L0TXTLFCCMPLMCCRED108 L0TXTLFCCMPLMCCRED108)
			(conn PCIE L0TXTLFCCMPLMCCRED107 <== L0TXTLFCCMPLMCCRED107 L0TXTLFCCMPLMCCRED107)
			(conn PCIE L0TXTLFCCMPLMCCRED106 <== L0TXTLFCCMPLMCCRED106 L0TXTLFCCMPLMCCRED106)
			(conn PCIE L0TXTLFCCMPLMCCRED105 <== L0TXTLFCCMPLMCCRED105 L0TXTLFCCMPLMCCRED105)
			(conn PCIE L0TXTLFCCMPLMCCRED104 <== L0TXTLFCCMPLMCCRED104 L0TXTLFCCMPLMCCRED104)
			(conn PCIE L0TXTLFCCMPLMCCRED103 <== L0TXTLFCCMPLMCCRED103 L0TXTLFCCMPLMCCRED103)
			(conn PCIE L0TXTLFCCMPLMCCRED102 <== L0TXTLFCCMPLMCCRED102 L0TXTLFCCMPLMCCRED102)
			(conn PCIE L0TXTLFCCMPLMCCRED101 <== L0TXTLFCCMPLMCCRED101 L0TXTLFCCMPLMCCRED101)
			(conn PCIE L0TXTLFCCMPLMCCRED100 <== L0TXTLFCCMPLMCCRED100 L0TXTLFCCMPLMCCRED100)
			(conn PCIE L0TXTLFCCMPLMCCRED99 <== L0TXTLFCCMPLMCCRED99 L0TXTLFCCMPLMCCRED99)
			(conn PCIE L0TXTLFCCMPLMCCRED98 <== L0TXTLFCCMPLMCCRED98 L0TXTLFCCMPLMCCRED98)
			(conn PCIE L0TXTLFCCMPLMCCRED97 <== L0TXTLFCCMPLMCCRED97 L0TXTLFCCMPLMCCRED97)
			(conn PCIE L0TXTLFCCMPLMCCRED96 <== L0TXTLFCCMPLMCCRED96 L0TXTLFCCMPLMCCRED96)
			(conn PCIE L0TXTLFCCMPLMCCRED95 <== L0TXTLFCCMPLMCCRED95 L0TXTLFCCMPLMCCRED95)
			(conn PCIE L0TXTLFCCMPLMCCRED94 <== L0TXTLFCCMPLMCCRED94 L0TXTLFCCMPLMCCRED94)
			(conn PCIE L0TXTLFCCMPLMCCRED93 <== L0TXTLFCCMPLMCCRED93 L0TXTLFCCMPLMCCRED93)
			(conn PCIE L0TXTLFCCMPLMCCRED92 <== L0TXTLFCCMPLMCCRED92 L0TXTLFCCMPLMCCRED92)
			(conn PCIE L0TXTLFCCMPLMCCRED91 <== L0TXTLFCCMPLMCCRED91 L0TXTLFCCMPLMCCRED91)
			(conn PCIE L0TXTLFCCMPLMCCRED90 <== L0TXTLFCCMPLMCCRED90 L0TXTLFCCMPLMCCRED90)
			(conn PCIE L0TXTLFCCMPLMCCRED89 <== L0TXTLFCCMPLMCCRED89 L0TXTLFCCMPLMCCRED89)
			(conn PCIE L0TXTLFCCMPLMCCRED88 <== L0TXTLFCCMPLMCCRED88 L0TXTLFCCMPLMCCRED88)
			(conn PCIE L0TXTLFCCMPLMCCRED87 <== L0TXTLFCCMPLMCCRED87 L0TXTLFCCMPLMCCRED87)
			(conn PCIE L0TXTLFCCMPLMCCRED86 <== L0TXTLFCCMPLMCCRED86 L0TXTLFCCMPLMCCRED86)
			(conn PCIE L0TXTLFCCMPLMCCRED85 <== L0TXTLFCCMPLMCCRED85 L0TXTLFCCMPLMCCRED85)
			(conn PCIE L0TXTLFCCMPLMCCRED84 <== L0TXTLFCCMPLMCCRED84 L0TXTLFCCMPLMCCRED84)
			(conn PCIE L0TXTLFCCMPLMCCRED83 <== L0TXTLFCCMPLMCCRED83 L0TXTLFCCMPLMCCRED83)
			(conn PCIE L0TXTLFCCMPLMCCRED82 <== L0TXTLFCCMPLMCCRED82 L0TXTLFCCMPLMCCRED82)
			(conn PCIE L0TXTLFCCMPLMCCRED81 <== L0TXTLFCCMPLMCCRED81 L0TXTLFCCMPLMCCRED81)
			(conn PCIE L0TXTLFCCMPLMCCRED80 <== L0TXTLFCCMPLMCCRED80 L0TXTLFCCMPLMCCRED80)
			(conn PCIE L0TXTLFCCMPLMCCRED79 <== L0TXTLFCCMPLMCCRED79 L0TXTLFCCMPLMCCRED79)
			(conn PCIE L0TXTLFCCMPLMCCRED78 <== L0TXTLFCCMPLMCCRED78 L0TXTLFCCMPLMCCRED78)
			(conn PCIE L0TXTLFCCMPLMCCRED77 <== L0TXTLFCCMPLMCCRED77 L0TXTLFCCMPLMCCRED77)
			(conn PCIE L0TXTLFCCMPLMCCRED76 <== L0TXTLFCCMPLMCCRED76 L0TXTLFCCMPLMCCRED76)
			(conn PCIE L0TXTLFCCMPLMCCRED75 <== L0TXTLFCCMPLMCCRED75 L0TXTLFCCMPLMCCRED75)
			(conn PCIE L0TXTLFCCMPLMCCRED74 <== L0TXTLFCCMPLMCCRED74 L0TXTLFCCMPLMCCRED74)
			(conn PCIE L0TXTLFCCMPLMCCRED73 <== L0TXTLFCCMPLMCCRED73 L0TXTLFCCMPLMCCRED73)
			(conn PCIE L0TXTLFCCMPLMCCRED72 <== L0TXTLFCCMPLMCCRED72 L0TXTLFCCMPLMCCRED72)
			(conn PCIE L0TXTLFCCMPLMCCRED71 <== L0TXTLFCCMPLMCCRED71 L0TXTLFCCMPLMCCRED71)
			(conn PCIE L0TXTLFCCMPLMCCRED70 <== L0TXTLFCCMPLMCCRED70 L0TXTLFCCMPLMCCRED70)
			(conn PCIE L0TXTLFCCMPLMCCRED69 <== L0TXTLFCCMPLMCCRED69 L0TXTLFCCMPLMCCRED69)
			(conn PCIE L0TXTLFCCMPLMCCRED68 <== L0TXTLFCCMPLMCCRED68 L0TXTLFCCMPLMCCRED68)
			(conn PCIE L0TXTLFCCMPLMCCRED67 <== L0TXTLFCCMPLMCCRED67 L0TXTLFCCMPLMCCRED67)
			(conn PCIE L0TXTLFCCMPLMCCRED66 <== L0TXTLFCCMPLMCCRED66 L0TXTLFCCMPLMCCRED66)
			(conn PCIE L0TXTLFCCMPLMCCRED65 <== L0TXTLFCCMPLMCCRED65 L0TXTLFCCMPLMCCRED65)
			(conn PCIE L0TXTLFCCMPLMCCRED64 <== L0TXTLFCCMPLMCCRED64 L0TXTLFCCMPLMCCRED64)
			(conn PCIE L0TXTLFCCMPLMCCRED63 <== L0TXTLFCCMPLMCCRED63 L0TXTLFCCMPLMCCRED63)
			(conn PCIE L0TXTLFCCMPLMCCRED62 <== L0TXTLFCCMPLMCCRED62 L0TXTLFCCMPLMCCRED62)
			(conn PCIE L0TXTLFCCMPLMCCRED61 <== L0TXTLFCCMPLMCCRED61 L0TXTLFCCMPLMCCRED61)
			(conn PCIE L0TXTLFCCMPLMCCRED60 <== L0TXTLFCCMPLMCCRED60 L0TXTLFCCMPLMCCRED60)
			(conn PCIE L0TXTLFCCMPLMCCRED59 <== L0TXTLFCCMPLMCCRED59 L0TXTLFCCMPLMCCRED59)
			(conn PCIE L0TXTLFCCMPLMCCRED58 <== L0TXTLFCCMPLMCCRED58 L0TXTLFCCMPLMCCRED58)
			(conn PCIE L0TXTLFCCMPLMCCRED57 <== L0TXTLFCCMPLMCCRED57 L0TXTLFCCMPLMCCRED57)
			(conn PCIE L0TXTLFCCMPLMCCRED56 <== L0TXTLFCCMPLMCCRED56 L0TXTLFCCMPLMCCRED56)
			(conn PCIE L0TXTLFCCMPLMCCRED55 <== L0TXTLFCCMPLMCCRED55 L0TXTLFCCMPLMCCRED55)
			(conn PCIE L0TXTLFCCMPLMCCRED54 <== L0TXTLFCCMPLMCCRED54 L0TXTLFCCMPLMCCRED54)
			(conn PCIE L0TXTLFCCMPLMCCRED53 <== L0TXTLFCCMPLMCCRED53 L0TXTLFCCMPLMCCRED53)
			(conn PCIE L0TXTLFCCMPLMCCRED52 <== L0TXTLFCCMPLMCCRED52 L0TXTLFCCMPLMCCRED52)
			(conn PCIE L0TXTLFCCMPLMCCRED51 <== L0TXTLFCCMPLMCCRED51 L0TXTLFCCMPLMCCRED51)
			(conn PCIE L0TXTLFCCMPLMCCRED50 <== L0TXTLFCCMPLMCCRED50 L0TXTLFCCMPLMCCRED50)
			(conn PCIE L0TXTLFCCMPLMCCRED49 <== L0TXTLFCCMPLMCCRED49 L0TXTLFCCMPLMCCRED49)
			(conn PCIE L0TXTLFCCMPLMCCRED48 <== L0TXTLFCCMPLMCCRED48 L0TXTLFCCMPLMCCRED48)
			(conn PCIE L0TXTLFCCMPLMCCRED47 <== L0TXTLFCCMPLMCCRED47 L0TXTLFCCMPLMCCRED47)
			(conn PCIE L0TXTLFCCMPLMCCRED46 <== L0TXTLFCCMPLMCCRED46 L0TXTLFCCMPLMCCRED46)
			(conn PCIE L0TXTLFCCMPLMCCRED45 <== L0TXTLFCCMPLMCCRED45 L0TXTLFCCMPLMCCRED45)
			(conn PCIE L0TXTLFCCMPLMCCRED44 <== L0TXTLFCCMPLMCCRED44 L0TXTLFCCMPLMCCRED44)
			(conn PCIE L0TXTLFCCMPLMCCRED43 <== L0TXTLFCCMPLMCCRED43 L0TXTLFCCMPLMCCRED43)
			(conn PCIE L0TXTLFCCMPLMCCRED42 <== L0TXTLFCCMPLMCCRED42 L0TXTLFCCMPLMCCRED42)
			(conn PCIE L0TXTLFCCMPLMCCRED41 <== L0TXTLFCCMPLMCCRED41 L0TXTLFCCMPLMCCRED41)
			(conn PCIE L0TXTLFCCMPLMCCRED40 <== L0TXTLFCCMPLMCCRED40 L0TXTLFCCMPLMCCRED40)
			(conn PCIE L0TXTLFCCMPLMCCRED39 <== L0TXTLFCCMPLMCCRED39 L0TXTLFCCMPLMCCRED39)
			(conn PCIE L0TXTLFCCMPLMCCRED38 <== L0TXTLFCCMPLMCCRED38 L0TXTLFCCMPLMCCRED38)
			(conn PCIE L0TXTLFCCMPLMCCRED37 <== L0TXTLFCCMPLMCCRED37 L0TXTLFCCMPLMCCRED37)
			(conn PCIE L0TXTLFCCMPLMCCRED36 <== L0TXTLFCCMPLMCCRED36 L0TXTLFCCMPLMCCRED36)
			(conn PCIE L0TXTLFCCMPLMCCRED35 <== L0TXTLFCCMPLMCCRED35 L0TXTLFCCMPLMCCRED35)
			(conn PCIE L0TXTLFCCMPLMCCRED34 <== L0TXTLFCCMPLMCCRED34 L0TXTLFCCMPLMCCRED34)
			(conn PCIE L0TXTLFCCMPLMCCRED33 <== L0TXTLFCCMPLMCCRED33 L0TXTLFCCMPLMCCRED33)
			(conn PCIE L0TXTLFCCMPLMCCRED32 <== L0TXTLFCCMPLMCCRED32 L0TXTLFCCMPLMCCRED32)
			(conn PCIE L0TXTLFCCMPLMCCRED31 <== L0TXTLFCCMPLMCCRED31 L0TXTLFCCMPLMCCRED31)
			(conn PCIE L0TXTLFCCMPLMCCRED30 <== L0TXTLFCCMPLMCCRED30 L0TXTLFCCMPLMCCRED30)
			(conn PCIE L0TXTLFCCMPLMCCRED29 <== L0TXTLFCCMPLMCCRED29 L0TXTLFCCMPLMCCRED29)
			(conn PCIE L0TXTLFCCMPLMCCRED28 <== L0TXTLFCCMPLMCCRED28 L0TXTLFCCMPLMCCRED28)
			(conn PCIE L0TXTLFCCMPLMCCRED27 <== L0TXTLFCCMPLMCCRED27 L0TXTLFCCMPLMCCRED27)
			(conn PCIE L0TXTLFCCMPLMCCRED26 <== L0TXTLFCCMPLMCCRED26 L0TXTLFCCMPLMCCRED26)
			(conn PCIE L0TXTLFCCMPLMCCRED25 <== L0TXTLFCCMPLMCCRED25 L0TXTLFCCMPLMCCRED25)
			(conn PCIE L0TXTLFCCMPLMCCRED24 <== L0TXTLFCCMPLMCCRED24 L0TXTLFCCMPLMCCRED24)
			(conn PCIE L0TXTLFCCMPLMCCRED23 <== L0TXTLFCCMPLMCCRED23 L0TXTLFCCMPLMCCRED23)
			(conn PCIE L0TXTLFCCMPLMCCRED22 <== L0TXTLFCCMPLMCCRED22 L0TXTLFCCMPLMCCRED22)
			(conn PCIE L0TXTLFCCMPLMCCRED21 <== L0TXTLFCCMPLMCCRED21 L0TXTLFCCMPLMCCRED21)
			(conn PCIE L0TXTLFCCMPLMCCRED20 <== L0TXTLFCCMPLMCCRED20 L0TXTLFCCMPLMCCRED20)
			(conn PCIE L0TXTLFCCMPLMCCRED19 <== L0TXTLFCCMPLMCCRED19 L0TXTLFCCMPLMCCRED19)
			(conn PCIE L0TXTLFCCMPLMCCRED18 <== L0TXTLFCCMPLMCCRED18 L0TXTLFCCMPLMCCRED18)
			(conn PCIE L0TXTLFCCMPLMCCRED17 <== L0TXTLFCCMPLMCCRED17 L0TXTLFCCMPLMCCRED17)
			(conn PCIE L0TXTLFCCMPLMCCRED16 <== L0TXTLFCCMPLMCCRED16 L0TXTLFCCMPLMCCRED16)
			(conn PCIE L0TXTLFCCMPLMCCRED15 <== L0TXTLFCCMPLMCCRED15 L0TXTLFCCMPLMCCRED15)
			(conn PCIE L0TXTLFCCMPLMCCRED14 <== L0TXTLFCCMPLMCCRED14 L0TXTLFCCMPLMCCRED14)
			(conn PCIE L0TXTLFCCMPLMCCRED13 <== L0TXTLFCCMPLMCCRED13 L0TXTLFCCMPLMCCRED13)
			(conn PCIE L0TXTLFCCMPLMCCRED12 <== L0TXTLFCCMPLMCCRED12 L0TXTLFCCMPLMCCRED12)
			(conn PCIE L0TXTLFCCMPLMCCRED11 <== L0TXTLFCCMPLMCCRED11 L0TXTLFCCMPLMCCRED11)
			(conn PCIE L0TXTLFCCMPLMCCRED10 <== L0TXTLFCCMPLMCCRED10 L0TXTLFCCMPLMCCRED10)
			(conn PCIE L0TXTLFCCMPLMCCRED9 <== L0TXTLFCCMPLMCCRED9 L0TXTLFCCMPLMCCRED9)
			(conn PCIE L0TXTLFCCMPLMCCRED8 <== L0TXTLFCCMPLMCCRED8 L0TXTLFCCMPLMCCRED8)
			(conn PCIE L0TXTLFCCMPLMCCRED7 <== L0TXTLFCCMPLMCCRED7 L0TXTLFCCMPLMCCRED7)
			(conn PCIE L0TXTLFCCMPLMCCRED6 <== L0TXTLFCCMPLMCCRED6 L0TXTLFCCMPLMCCRED6)
			(conn PCIE L0TXTLFCCMPLMCCRED5 <== L0TXTLFCCMPLMCCRED5 L0TXTLFCCMPLMCCRED5)
			(conn PCIE L0TXTLFCCMPLMCCRED4 <== L0TXTLFCCMPLMCCRED4 L0TXTLFCCMPLMCCRED4)
			(conn PCIE L0TXTLFCCMPLMCCRED3 <== L0TXTLFCCMPLMCCRED3 L0TXTLFCCMPLMCCRED3)
			(conn PCIE L0TXTLFCCMPLMCCRED2 <== L0TXTLFCCMPLMCCRED2 L0TXTLFCCMPLMCCRED2)
			(conn PCIE L0TXTLFCCMPLMCCRED1 <== L0TXTLFCCMPLMCCRED1 L0TXTLFCCMPLMCCRED1)
			(conn PCIE L0TXTLFCCMPLMCCRED0 <== L0TXTLFCCMPLMCCRED0 L0TXTLFCCMPLMCCRED0)
			(conn PCIE L0TXCFGPMTYPE2 <== L0TXCFGPMTYPE2 L0TXCFGPMTYPE2)
			(conn PCIE L0TXCFGPMTYPE1 <== L0TXCFGPMTYPE1 L0TXCFGPMTYPE1)
			(conn PCIE L0TXCFGPMTYPE0 <== L0TXCFGPMTYPE0 L0TXCFGPMTYPE0)
			(conn PCIE L0TXCFGPM <== L0TXCFGPM L0TXCFGPM)
			(conn PCIE L0TXBEACON <== L0TXBEACON L0TXBEACON)
			(conn PCIE L0TRANSACTIONSPENDING <== L0TRANSACTIONSPENDING L0TRANSACTIONSPENDING)
			(conn PCIE L0TLLINKRETRAIN <== L0TLLINKRETRAIN L0TLLINKRETRAIN)
			(conn PCIE L0TLASFCCREDSTARVATION <== L0TLASFCCREDSTARVATION L0TLASFCCREDSTARVATION)
			(conn PCIE L0SETUSERSYSTEMERROR <== L0SETUSERSYSTEMERROR L0SETUSERSYSTEMERROR)
			(conn PCIE L0SETUSERSIGNALLEDTARGETABORT <== L0SETUSERSIGNALLEDTARGETABORT L0SETUSERSIGNALLEDTARGETABORT)
			(conn PCIE L0SETUSERRECEIVEDTARGETABORT <== L0SETUSERRECEIVEDTARGETABORT L0SETUSERRECEIVEDTARGETABORT)
			(conn PCIE L0SETUSERRECEIVEDMASTERABORT <== L0SETUSERRECEIVEDMASTERABORT L0SETUSERRECEIVEDMASTERABORT)
			(conn PCIE L0SETUSERMASTERDATAPARITY <== L0SETUSERMASTERDATAPARITY L0SETUSERMASTERDATAPARITY)
			(conn PCIE L0SETUSERDETECTEDPARITYERROR <== L0SETUSERDETECTEDPARITYERROR L0SETUSERDETECTEDPARITYERROR)
			(conn PCIE L0SETUNSUPPORTEDREQUESTOTHERERROR <== L0SETUNSUPPORTEDREQUESTOTHERERROR L0SETUNSUPPORTEDREQUESTOTHERERROR)
			(conn PCIE L0SETUNSUPPORTEDREQUESTNONPOSTEDERROR <== L0SETUNSUPPORTEDREQUESTNONPOSTEDERROR L0SETUNSUPPORTEDREQUESTNONPOSTEDERROR)
			(conn PCIE L0SETUNEXPECTEDCOMPLETIONUNCORRERROR <== L0SETUNEXPECTEDCOMPLETIONUNCORRERROR L0SETUNEXPECTEDCOMPLETIONUNCORRERROR)
			(conn PCIE L0SETUNEXPECTEDCOMPLETIONCORRERROR <== L0SETUNEXPECTEDCOMPLETIONCORRERROR L0SETUNEXPECTEDCOMPLETIONCORRERROR)
			(conn PCIE L0SETLINKSYSTEMERROR <== L0SETLINKSYSTEMERROR L0SETLINKSYSTEMERROR)
			(conn PCIE L0SETLINKSIGNALLEDTARGETABORT <== L0SETLINKSIGNALLEDTARGETABORT L0SETLINKSIGNALLEDTARGETABORT)
			(conn PCIE L0SETLINKRECEIVEDTARGETABORT <== L0SETLINKRECEIVEDTARGETABORT L0SETLINKRECEIVEDTARGETABORT)
			(conn PCIE L0SETLINKRECEIVEDMASTERABORT <== L0SETLINKRECEIVEDMASTERABORT L0SETLINKRECEIVEDMASTERABORT)
			(conn PCIE L0SETLINKMASTERDATAPARITY <== L0SETLINKMASTERDATAPARITY L0SETLINKMASTERDATAPARITY)
			(conn PCIE L0SETLINKDETECTEDPARITYERROR <== L0SETLINKDETECTEDPARITYERROR L0SETLINKDETECTEDPARITYERROR)
			(conn PCIE L0SETDETECTEDNONFATALERROR <== L0SETDETECTEDNONFATALERROR L0SETDETECTEDNONFATALERROR)
			(conn PCIE L0SETDETECTEDFATALERROR <== L0SETDETECTEDFATALERROR L0SETDETECTEDFATALERROR)
			(conn PCIE L0SETDETECTEDCORRERROR <== L0SETDETECTEDCORRERROR L0SETDETECTEDCORRERROR)
			(conn PCIE L0SETCOMPLETIONTIMEOUTUNCORRERROR <== L0SETCOMPLETIONTIMEOUTUNCORRERROR L0SETCOMPLETIONTIMEOUTUNCORRERROR)
			(conn PCIE L0SETCOMPLETIONTIMEOUTCORRERROR <== L0SETCOMPLETIONTIMEOUTCORRERROR L0SETCOMPLETIONTIMEOUTCORRERROR)
			(conn PCIE L0SETCOMPLETERABORTERROR <== L0SETCOMPLETERABORTERROR L0SETCOMPLETERABORTERROR)
			(conn PCIE L0SENDUNLOCKMESSAGE <== L0SENDUNLOCKMESSAGE L0SENDUNLOCKMESSAGE)
			(conn PCIE L0RXTLTLPNONINITIALIZEDVC7 <== L0RXTLTLPNONINITIALIZEDVC7 L0RXTLTLPNONINITIALIZEDVC7)
			(conn PCIE L0RXTLTLPNONINITIALIZEDVC6 <== L0RXTLTLPNONINITIALIZEDVC6 L0RXTLTLPNONINITIALIZEDVC6)
			(conn PCIE L0RXTLTLPNONINITIALIZEDVC5 <== L0RXTLTLPNONINITIALIZEDVC5 L0RXTLTLPNONINITIALIZEDVC5)
			(conn PCIE L0RXTLTLPNONINITIALIZEDVC4 <== L0RXTLTLPNONINITIALIZEDVC4 L0RXTLTLPNONINITIALIZEDVC4)
			(conn PCIE L0RXTLTLPNONINITIALIZEDVC3 <== L0RXTLTLPNONINITIALIZEDVC3 L0RXTLTLPNONINITIALIZEDVC3)
			(conn PCIE L0RXTLTLPNONINITIALIZEDVC2 <== L0RXTLTLPNONINITIALIZEDVC2 L0RXTLTLPNONINITIALIZEDVC2)
			(conn PCIE L0RXTLTLPNONINITIALIZEDVC1 <== L0RXTLTLPNONINITIALIZEDVC1 L0RXTLTLPNONINITIALIZEDVC1)
			(conn PCIE L0RXTLTLPNONINITIALIZEDVC0 <== L0RXTLTLPNONINITIALIZEDVC0 L0RXTLTLPNONINITIALIZEDVC0)
			(conn PCIE L0ROOTTURNOFFREQ <== L0ROOTTURNOFFREQ L0ROOTTURNOFFREQ)
			(conn PCIE L0REPLAYTIMERADJUSTMENT11 <== L0REPLAYTIMERADJUSTMENT11 L0REPLAYTIMERADJUSTMENT11)
			(conn PCIE L0REPLAYTIMERADJUSTMENT10 <== L0REPLAYTIMERADJUSTMENT10 L0REPLAYTIMERADJUSTMENT10)
			(conn PCIE L0REPLAYTIMERADJUSTMENT9 <== L0REPLAYTIMERADJUSTMENT9 L0REPLAYTIMERADJUSTMENT9)
			(conn PCIE L0REPLAYTIMERADJUSTMENT8 <== L0REPLAYTIMERADJUSTMENT8 L0REPLAYTIMERADJUSTMENT8)
			(conn PCIE L0REPLAYTIMERADJUSTMENT7 <== L0REPLAYTIMERADJUSTMENT7 L0REPLAYTIMERADJUSTMENT7)
			(conn PCIE L0REPLAYTIMERADJUSTMENT6 <== L0REPLAYTIMERADJUSTMENT6 L0REPLAYTIMERADJUSTMENT6)
			(conn PCIE L0REPLAYTIMERADJUSTMENT5 <== L0REPLAYTIMERADJUSTMENT5 L0REPLAYTIMERADJUSTMENT5)
			(conn PCIE L0REPLAYTIMERADJUSTMENT4 <== L0REPLAYTIMERADJUSTMENT4 L0REPLAYTIMERADJUSTMENT4)
			(conn PCIE L0REPLAYTIMERADJUSTMENT3 <== L0REPLAYTIMERADJUSTMENT3 L0REPLAYTIMERADJUSTMENT3)
			(conn PCIE L0REPLAYTIMERADJUSTMENT2 <== L0REPLAYTIMERADJUSTMENT2 L0REPLAYTIMERADJUSTMENT2)
			(conn PCIE L0REPLAYTIMERADJUSTMENT1 <== L0REPLAYTIMERADJUSTMENT1 L0REPLAYTIMERADJUSTMENT1)
			(conn PCIE L0REPLAYTIMERADJUSTMENT0 <== L0REPLAYTIMERADJUSTMENT0 L0REPLAYTIMERADJUSTMENT0)
			(conn PCIE L0PWRNEXTLINKSTATE1 <== L0PWRNEXTLINKSTATE1 L0PWRNEXTLINKSTATE1)
			(conn PCIE L0PWRNEXTLINKSTATE0 <== L0PWRNEXTLINKSTATE0 L0PWRNEXTLINKSTATE0)
			(conn PCIE L0PWRNEWSTATEREQ <== L0PWRNEWSTATEREQ L0PWRNEWSTATEREQ)
			(conn PCIE L0PRESENCEDETECTSLOTEMPTYN <== L0PRESENCEDETECTSLOTEMPTYN L0PRESENCEDETECTSLOTEMPTYN)
			(conn PCIE L0POWERFAULTDETECTED <== L0POWERFAULTDETECTED L0POWERFAULTDETECTED)
			(conn PCIE L0PORTNUMBER7 <== L0PORTNUMBER7 L0PORTNUMBER7)
			(conn PCIE L0PORTNUMBER6 <== L0PORTNUMBER6 L0PORTNUMBER6)
			(conn PCIE L0PORTNUMBER5 <== L0PORTNUMBER5 L0PORTNUMBER5)
			(conn PCIE L0PORTNUMBER4 <== L0PORTNUMBER4 L0PORTNUMBER4)
			(conn PCIE L0PORTNUMBER3 <== L0PORTNUMBER3 L0PORTNUMBER3)
			(conn PCIE L0PORTNUMBER2 <== L0PORTNUMBER2 L0PORTNUMBER2)
			(conn PCIE L0PORTNUMBER1 <== L0PORTNUMBER1 L0PORTNUMBER1)
			(conn PCIE L0PORTNUMBER0 <== L0PORTNUMBER0 L0PORTNUMBER0)
			(conn PCIE L0PMEREQIN <== L0PMEREQIN L0PMEREQIN)
			(conn PCIE L0PACKETHEADERFROMUSER127 <== L0PACKETHEADERFROMUSER127 L0PACKETHEADERFROMUSER127)
			(conn PCIE L0PACKETHEADERFROMUSER126 <== L0PACKETHEADERFROMUSER126 L0PACKETHEADERFROMUSER126)
			(conn PCIE L0PACKETHEADERFROMUSER125 <== L0PACKETHEADERFROMUSER125 L0PACKETHEADERFROMUSER125)
			(conn PCIE L0PACKETHEADERFROMUSER124 <== L0PACKETHEADERFROMUSER124 L0PACKETHEADERFROMUSER124)
			(conn PCIE L0PACKETHEADERFROMUSER123 <== L0PACKETHEADERFROMUSER123 L0PACKETHEADERFROMUSER123)
			(conn PCIE L0PACKETHEADERFROMUSER122 <== L0PACKETHEADERFROMUSER122 L0PACKETHEADERFROMUSER122)
			(conn PCIE L0PACKETHEADERFROMUSER121 <== L0PACKETHEADERFROMUSER121 L0PACKETHEADERFROMUSER121)
			(conn PCIE L0PACKETHEADERFROMUSER120 <== L0PACKETHEADERFROMUSER120 L0PACKETHEADERFROMUSER120)
			(conn PCIE L0PACKETHEADERFROMUSER119 <== L0PACKETHEADERFROMUSER119 L0PACKETHEADERFROMUSER119)
			(conn PCIE L0PACKETHEADERFROMUSER118 <== L0PACKETHEADERFROMUSER118 L0PACKETHEADERFROMUSER118)
			(conn PCIE L0PACKETHEADERFROMUSER117 <== L0PACKETHEADERFROMUSER117 L0PACKETHEADERFROMUSER117)
			(conn PCIE L0PACKETHEADERFROMUSER116 <== L0PACKETHEADERFROMUSER116 L0PACKETHEADERFROMUSER116)
			(conn PCIE L0PACKETHEADERFROMUSER115 <== L0PACKETHEADERFROMUSER115 L0PACKETHEADERFROMUSER115)
			(conn PCIE L0PACKETHEADERFROMUSER114 <== L0PACKETHEADERFROMUSER114 L0PACKETHEADERFROMUSER114)
			(conn PCIE L0PACKETHEADERFROMUSER113 <== L0PACKETHEADERFROMUSER113 L0PACKETHEADERFROMUSER113)
			(conn PCIE L0PACKETHEADERFROMUSER112 <== L0PACKETHEADERFROMUSER112 L0PACKETHEADERFROMUSER112)
			(conn PCIE L0PACKETHEADERFROMUSER111 <== L0PACKETHEADERFROMUSER111 L0PACKETHEADERFROMUSER111)
			(conn PCIE L0PACKETHEADERFROMUSER110 <== L0PACKETHEADERFROMUSER110 L0PACKETHEADERFROMUSER110)
			(conn PCIE L0PACKETHEADERFROMUSER109 <== L0PACKETHEADERFROMUSER109 L0PACKETHEADERFROMUSER109)
			(conn PCIE L0PACKETHEADERFROMUSER108 <== L0PACKETHEADERFROMUSER108 L0PACKETHEADERFROMUSER108)
			(conn PCIE L0PACKETHEADERFROMUSER107 <== L0PACKETHEADERFROMUSER107 L0PACKETHEADERFROMUSER107)
			(conn PCIE L0PACKETHEADERFROMUSER106 <== L0PACKETHEADERFROMUSER106 L0PACKETHEADERFROMUSER106)
			(conn PCIE L0PACKETHEADERFROMUSER105 <== L0PACKETHEADERFROMUSER105 L0PACKETHEADERFROMUSER105)
			(conn PCIE L0PACKETHEADERFROMUSER104 <== L0PACKETHEADERFROMUSER104 L0PACKETHEADERFROMUSER104)
			(conn PCIE L0PACKETHEADERFROMUSER103 <== L0PACKETHEADERFROMUSER103 L0PACKETHEADERFROMUSER103)
			(conn PCIE L0PACKETHEADERFROMUSER102 <== L0PACKETHEADERFROMUSER102 L0PACKETHEADERFROMUSER102)
			(conn PCIE L0PACKETHEADERFROMUSER101 <== L0PACKETHEADERFROMUSER101 L0PACKETHEADERFROMUSER101)
			(conn PCIE L0PACKETHEADERFROMUSER100 <== L0PACKETHEADERFROMUSER100 L0PACKETHEADERFROMUSER100)
			(conn PCIE L0PACKETHEADERFROMUSER99 <== L0PACKETHEADERFROMUSER99 L0PACKETHEADERFROMUSER99)
			(conn PCIE L0PACKETHEADERFROMUSER98 <== L0PACKETHEADERFROMUSER98 L0PACKETHEADERFROMUSER98)
			(conn PCIE L0PACKETHEADERFROMUSER97 <== L0PACKETHEADERFROMUSER97 L0PACKETHEADERFROMUSER97)
			(conn PCIE L0PACKETHEADERFROMUSER96 <== L0PACKETHEADERFROMUSER96 L0PACKETHEADERFROMUSER96)
			(conn PCIE L0PACKETHEADERFROMUSER95 <== L0PACKETHEADERFROMUSER95 L0PACKETHEADERFROMUSER95)
			(conn PCIE L0PACKETHEADERFROMUSER94 <== L0PACKETHEADERFROMUSER94 L0PACKETHEADERFROMUSER94)
			(conn PCIE L0PACKETHEADERFROMUSER93 <== L0PACKETHEADERFROMUSER93 L0PACKETHEADERFROMUSER93)
			(conn PCIE L0PACKETHEADERFROMUSER92 <== L0PACKETHEADERFROMUSER92 L0PACKETHEADERFROMUSER92)
			(conn PCIE L0PACKETHEADERFROMUSER91 <== L0PACKETHEADERFROMUSER91 L0PACKETHEADERFROMUSER91)
			(conn PCIE L0PACKETHEADERFROMUSER90 <== L0PACKETHEADERFROMUSER90 L0PACKETHEADERFROMUSER90)
			(conn PCIE L0PACKETHEADERFROMUSER89 <== L0PACKETHEADERFROMUSER89 L0PACKETHEADERFROMUSER89)
			(conn PCIE L0PACKETHEADERFROMUSER88 <== L0PACKETHEADERFROMUSER88 L0PACKETHEADERFROMUSER88)
			(conn PCIE L0PACKETHEADERFROMUSER87 <== L0PACKETHEADERFROMUSER87 L0PACKETHEADERFROMUSER87)
			(conn PCIE L0PACKETHEADERFROMUSER86 <== L0PACKETHEADERFROMUSER86 L0PACKETHEADERFROMUSER86)
			(conn PCIE L0PACKETHEADERFROMUSER85 <== L0PACKETHEADERFROMUSER85 L0PACKETHEADERFROMUSER85)
			(conn PCIE L0PACKETHEADERFROMUSER84 <== L0PACKETHEADERFROMUSER84 L0PACKETHEADERFROMUSER84)
			(conn PCIE L0PACKETHEADERFROMUSER83 <== L0PACKETHEADERFROMUSER83 L0PACKETHEADERFROMUSER83)
			(conn PCIE L0PACKETHEADERFROMUSER82 <== L0PACKETHEADERFROMUSER82 L0PACKETHEADERFROMUSER82)
			(conn PCIE L0PACKETHEADERFROMUSER81 <== L0PACKETHEADERFROMUSER81 L0PACKETHEADERFROMUSER81)
			(conn PCIE L0PACKETHEADERFROMUSER80 <== L0PACKETHEADERFROMUSER80 L0PACKETHEADERFROMUSER80)
			(conn PCIE L0PACKETHEADERFROMUSER79 <== L0PACKETHEADERFROMUSER79 L0PACKETHEADERFROMUSER79)
			(conn PCIE L0PACKETHEADERFROMUSER78 <== L0PACKETHEADERFROMUSER78 L0PACKETHEADERFROMUSER78)
			(conn PCIE L0PACKETHEADERFROMUSER77 <== L0PACKETHEADERFROMUSER77 L0PACKETHEADERFROMUSER77)
			(conn PCIE L0PACKETHEADERFROMUSER76 <== L0PACKETHEADERFROMUSER76 L0PACKETHEADERFROMUSER76)
			(conn PCIE L0PACKETHEADERFROMUSER75 <== L0PACKETHEADERFROMUSER75 L0PACKETHEADERFROMUSER75)
			(conn PCIE L0PACKETHEADERFROMUSER74 <== L0PACKETHEADERFROMUSER74 L0PACKETHEADERFROMUSER74)
			(conn PCIE L0PACKETHEADERFROMUSER73 <== L0PACKETHEADERFROMUSER73 L0PACKETHEADERFROMUSER73)
			(conn PCIE L0PACKETHEADERFROMUSER72 <== L0PACKETHEADERFROMUSER72 L0PACKETHEADERFROMUSER72)
			(conn PCIE L0PACKETHEADERFROMUSER71 <== L0PACKETHEADERFROMUSER71 L0PACKETHEADERFROMUSER71)
			(conn PCIE L0PACKETHEADERFROMUSER70 <== L0PACKETHEADERFROMUSER70 L0PACKETHEADERFROMUSER70)
			(conn PCIE L0PACKETHEADERFROMUSER69 <== L0PACKETHEADERFROMUSER69 L0PACKETHEADERFROMUSER69)
			(conn PCIE L0PACKETHEADERFROMUSER68 <== L0PACKETHEADERFROMUSER68 L0PACKETHEADERFROMUSER68)
			(conn PCIE L0PACKETHEADERFROMUSER67 <== L0PACKETHEADERFROMUSER67 L0PACKETHEADERFROMUSER67)
			(conn PCIE L0PACKETHEADERFROMUSER66 <== L0PACKETHEADERFROMUSER66 L0PACKETHEADERFROMUSER66)
			(conn PCIE L0PACKETHEADERFROMUSER65 <== L0PACKETHEADERFROMUSER65 L0PACKETHEADERFROMUSER65)
			(conn PCIE L0PACKETHEADERFROMUSER64 <== L0PACKETHEADERFROMUSER64 L0PACKETHEADERFROMUSER64)
			(conn PCIE L0PACKETHEADERFROMUSER63 <== L0PACKETHEADERFROMUSER63 L0PACKETHEADERFROMUSER63)
			(conn PCIE L0PACKETHEADERFROMUSER62 <== L0PACKETHEADERFROMUSER62 L0PACKETHEADERFROMUSER62)
			(conn PCIE L0PACKETHEADERFROMUSER61 <== L0PACKETHEADERFROMUSER61 L0PACKETHEADERFROMUSER61)
			(conn PCIE L0PACKETHEADERFROMUSER60 <== L0PACKETHEADERFROMUSER60 L0PACKETHEADERFROMUSER60)
			(conn PCIE L0PACKETHEADERFROMUSER59 <== L0PACKETHEADERFROMUSER59 L0PACKETHEADERFROMUSER59)
			(conn PCIE L0PACKETHEADERFROMUSER58 <== L0PACKETHEADERFROMUSER58 L0PACKETHEADERFROMUSER58)
			(conn PCIE L0PACKETHEADERFROMUSER57 <== L0PACKETHEADERFROMUSER57 L0PACKETHEADERFROMUSER57)
			(conn PCIE L0PACKETHEADERFROMUSER56 <== L0PACKETHEADERFROMUSER56 L0PACKETHEADERFROMUSER56)
			(conn PCIE L0PACKETHEADERFROMUSER55 <== L0PACKETHEADERFROMUSER55 L0PACKETHEADERFROMUSER55)
			(conn PCIE L0PACKETHEADERFROMUSER54 <== L0PACKETHEADERFROMUSER54 L0PACKETHEADERFROMUSER54)
			(conn PCIE L0PACKETHEADERFROMUSER53 <== L0PACKETHEADERFROMUSER53 L0PACKETHEADERFROMUSER53)
			(conn PCIE L0PACKETHEADERFROMUSER52 <== L0PACKETHEADERFROMUSER52 L0PACKETHEADERFROMUSER52)
			(conn PCIE L0PACKETHEADERFROMUSER51 <== L0PACKETHEADERFROMUSER51 L0PACKETHEADERFROMUSER51)
			(conn PCIE L0PACKETHEADERFROMUSER50 <== L0PACKETHEADERFROMUSER50 L0PACKETHEADERFROMUSER50)
			(conn PCIE L0PACKETHEADERFROMUSER49 <== L0PACKETHEADERFROMUSER49 L0PACKETHEADERFROMUSER49)
			(conn PCIE L0PACKETHEADERFROMUSER48 <== L0PACKETHEADERFROMUSER48 L0PACKETHEADERFROMUSER48)
			(conn PCIE L0PACKETHEADERFROMUSER47 <== L0PACKETHEADERFROMUSER47 L0PACKETHEADERFROMUSER47)
			(conn PCIE L0PACKETHEADERFROMUSER46 <== L0PACKETHEADERFROMUSER46 L0PACKETHEADERFROMUSER46)
			(conn PCIE L0PACKETHEADERFROMUSER45 <== L0PACKETHEADERFROMUSER45 L0PACKETHEADERFROMUSER45)
			(conn PCIE L0PACKETHEADERFROMUSER44 <== L0PACKETHEADERFROMUSER44 L0PACKETHEADERFROMUSER44)
			(conn PCIE L0PACKETHEADERFROMUSER43 <== L0PACKETHEADERFROMUSER43 L0PACKETHEADERFROMUSER43)
			(conn PCIE L0PACKETHEADERFROMUSER42 <== L0PACKETHEADERFROMUSER42 L0PACKETHEADERFROMUSER42)
			(conn PCIE L0PACKETHEADERFROMUSER41 <== L0PACKETHEADERFROMUSER41 L0PACKETHEADERFROMUSER41)
			(conn PCIE L0PACKETHEADERFROMUSER40 <== L0PACKETHEADERFROMUSER40 L0PACKETHEADERFROMUSER40)
			(conn PCIE L0PACKETHEADERFROMUSER39 <== L0PACKETHEADERFROMUSER39 L0PACKETHEADERFROMUSER39)
			(conn PCIE L0PACKETHEADERFROMUSER38 <== L0PACKETHEADERFROMUSER38 L0PACKETHEADERFROMUSER38)
			(conn PCIE L0PACKETHEADERFROMUSER37 <== L0PACKETHEADERFROMUSER37 L0PACKETHEADERFROMUSER37)
			(conn PCIE L0PACKETHEADERFROMUSER36 <== L0PACKETHEADERFROMUSER36 L0PACKETHEADERFROMUSER36)
			(conn PCIE L0PACKETHEADERFROMUSER35 <== L0PACKETHEADERFROMUSER35 L0PACKETHEADERFROMUSER35)
			(conn PCIE L0PACKETHEADERFROMUSER34 <== L0PACKETHEADERFROMUSER34 L0PACKETHEADERFROMUSER34)
			(conn PCIE L0PACKETHEADERFROMUSER33 <== L0PACKETHEADERFROMUSER33 L0PACKETHEADERFROMUSER33)
			(conn PCIE L0PACKETHEADERFROMUSER32 <== L0PACKETHEADERFROMUSER32 L0PACKETHEADERFROMUSER32)
			(conn PCIE L0PACKETHEADERFROMUSER31 <== L0PACKETHEADERFROMUSER31 L0PACKETHEADERFROMUSER31)
			(conn PCIE L0PACKETHEADERFROMUSER30 <== L0PACKETHEADERFROMUSER30 L0PACKETHEADERFROMUSER30)
			(conn PCIE L0PACKETHEADERFROMUSER29 <== L0PACKETHEADERFROMUSER29 L0PACKETHEADERFROMUSER29)
			(conn PCIE L0PACKETHEADERFROMUSER28 <== L0PACKETHEADERFROMUSER28 L0PACKETHEADERFROMUSER28)
			(conn PCIE L0PACKETHEADERFROMUSER27 <== L0PACKETHEADERFROMUSER27 L0PACKETHEADERFROMUSER27)
			(conn PCIE L0PACKETHEADERFROMUSER26 <== L0PACKETHEADERFROMUSER26 L0PACKETHEADERFROMUSER26)
			(conn PCIE L0PACKETHEADERFROMUSER25 <== L0PACKETHEADERFROMUSER25 L0PACKETHEADERFROMUSER25)
			(conn PCIE L0PACKETHEADERFROMUSER24 <== L0PACKETHEADERFROMUSER24 L0PACKETHEADERFROMUSER24)
			(conn PCIE L0PACKETHEADERFROMUSER23 <== L0PACKETHEADERFROMUSER23 L0PACKETHEADERFROMUSER23)
			(conn PCIE L0PACKETHEADERFROMUSER22 <== L0PACKETHEADERFROMUSER22 L0PACKETHEADERFROMUSER22)
			(conn PCIE L0PACKETHEADERFROMUSER21 <== L0PACKETHEADERFROMUSER21 L0PACKETHEADERFROMUSER21)
			(conn PCIE L0PACKETHEADERFROMUSER20 <== L0PACKETHEADERFROMUSER20 L0PACKETHEADERFROMUSER20)
			(conn PCIE L0PACKETHEADERFROMUSER19 <== L0PACKETHEADERFROMUSER19 L0PACKETHEADERFROMUSER19)
			(conn PCIE L0PACKETHEADERFROMUSER18 <== L0PACKETHEADERFROMUSER18 L0PACKETHEADERFROMUSER18)
			(conn PCIE L0PACKETHEADERFROMUSER17 <== L0PACKETHEADERFROMUSER17 L0PACKETHEADERFROMUSER17)
			(conn PCIE L0PACKETHEADERFROMUSER16 <== L0PACKETHEADERFROMUSER16 L0PACKETHEADERFROMUSER16)
			(conn PCIE L0PACKETHEADERFROMUSER15 <== L0PACKETHEADERFROMUSER15 L0PACKETHEADERFROMUSER15)
			(conn PCIE L0PACKETHEADERFROMUSER14 <== L0PACKETHEADERFROMUSER14 L0PACKETHEADERFROMUSER14)
			(conn PCIE L0PACKETHEADERFROMUSER13 <== L0PACKETHEADERFROMUSER13 L0PACKETHEADERFROMUSER13)
			(conn PCIE L0PACKETHEADERFROMUSER12 <== L0PACKETHEADERFROMUSER12 L0PACKETHEADERFROMUSER12)
			(conn PCIE L0PACKETHEADERFROMUSER11 <== L0PACKETHEADERFROMUSER11 L0PACKETHEADERFROMUSER11)
			(conn PCIE L0PACKETHEADERFROMUSER10 <== L0PACKETHEADERFROMUSER10 L0PACKETHEADERFROMUSER10)
			(conn PCIE L0PACKETHEADERFROMUSER9 <== L0PACKETHEADERFROMUSER9 L0PACKETHEADERFROMUSER9)
			(conn PCIE L0PACKETHEADERFROMUSER8 <== L0PACKETHEADERFROMUSER8 L0PACKETHEADERFROMUSER8)
			(conn PCIE L0PACKETHEADERFROMUSER7 <== L0PACKETHEADERFROMUSER7 L0PACKETHEADERFROMUSER7)
			(conn PCIE L0PACKETHEADERFROMUSER6 <== L0PACKETHEADERFROMUSER6 L0PACKETHEADERFROMUSER6)
			(conn PCIE L0PACKETHEADERFROMUSER5 <== L0PACKETHEADERFROMUSER5 L0PACKETHEADERFROMUSER5)
			(conn PCIE L0PACKETHEADERFROMUSER4 <== L0PACKETHEADERFROMUSER4 L0PACKETHEADERFROMUSER4)
			(conn PCIE L0PACKETHEADERFROMUSER3 <== L0PACKETHEADERFROMUSER3 L0PACKETHEADERFROMUSER3)
			(conn PCIE L0PACKETHEADERFROMUSER2 <== L0PACKETHEADERFROMUSER2 L0PACKETHEADERFROMUSER2)
			(conn PCIE L0PACKETHEADERFROMUSER1 <== L0PACKETHEADERFROMUSER1 L0PACKETHEADERFROMUSER1)
			(conn PCIE L0PACKETHEADERFROMUSER0 <== L0PACKETHEADERFROMUSER0 L0PACKETHEADERFROMUSER0)
			(conn PCIE L0MSIREQUEST03 <== L0MSIREQUEST03 L0MSIREQUEST03)
			(conn PCIE L0MSIREQUEST02 <== L0MSIREQUEST02 L0MSIREQUEST02)
			(conn PCIE L0MSIREQUEST01 <== L0MSIREQUEST01 L0MSIREQUEST01)
			(conn PCIE L0MSIREQUEST00 <== L0MSIREQUEST00 L0MSIREQUEST00)
			(conn PCIE L0MRLSENSORCLOSEDN <== L0MRLSENSORCLOSEDN L0MRLSENSORCLOSEDN)
			(conn PCIE L0LEGACYINTFUNCT0 <== L0LEGACYINTFUNCT0 L0LEGACYINTFUNCT0)
			(conn PCIE L0FWDNONFATALERRIN <== L0FWDNONFATALERRIN L0FWDNONFATALERRIN)
			(conn PCIE L0FWDFATALERRIN <== L0FWDFATALERRIN L0FWDFATALERRIN)
			(conn PCIE L0FWDDEASSERTINTDLEGACYINT <== L0FWDDEASSERTINTDLEGACYINT L0FWDDEASSERTINTDLEGACYINT)
			(conn PCIE L0FWDDEASSERTINTCLEGACYINT <== L0FWDDEASSERTINTCLEGACYINT L0FWDDEASSERTINTCLEGACYINT)
			(conn PCIE L0FWDDEASSERTINTBLEGACYINT <== L0FWDDEASSERTINTBLEGACYINT L0FWDDEASSERTINTBLEGACYINT)
			(conn PCIE L0FWDDEASSERTINTALEGACYINT <== L0FWDDEASSERTINTALEGACYINT L0FWDDEASSERTINTALEGACYINT)
			(conn PCIE L0FWDCORRERRIN <== L0FWDCORRERRIN L0FWDCORRERRIN)
			(conn PCIE L0FWDASSERTINTDLEGACYINT <== L0FWDASSERTINTDLEGACYINT L0FWDASSERTINTDLEGACYINT)
			(conn PCIE L0FWDASSERTINTCLEGACYINT <== L0FWDASSERTINTCLEGACYINT L0FWDASSERTINTCLEGACYINT)
			(conn PCIE L0FWDASSERTINTBLEGACYINT <== L0FWDASSERTINTBLEGACYINT L0FWDASSERTINTBLEGACYINT)
			(conn PCIE L0FWDASSERTINTALEGACYINT <== L0FWDASSERTINTALEGACYINT L0FWDASSERTINTALEGACYINT)
			(conn PCIE L0ELECTROMECHANICALINTERLOCKENGAGED <== L0ELECTROMECHANICALINTERLOCKENGAGED L0ELECTROMECHANICALINTERLOCKENGAGED)
			(conn PCIE L0DLLHOLDLINKUP <== L0DLLHOLDLINKUP L0DLLHOLDLINKUP)
			(conn PCIE L0CFGVCID23 <== L0CFGVCID23 L0CFGVCID23)
			(conn PCIE L0CFGVCID22 <== L0CFGVCID22 L0CFGVCID22)
			(conn PCIE L0CFGVCID21 <== L0CFGVCID21 L0CFGVCID21)
			(conn PCIE L0CFGVCID20 <== L0CFGVCID20 L0CFGVCID20)
			(conn PCIE L0CFGVCID19 <== L0CFGVCID19 L0CFGVCID19)
			(conn PCIE L0CFGVCID18 <== L0CFGVCID18 L0CFGVCID18)
			(conn PCIE L0CFGVCID17 <== L0CFGVCID17 L0CFGVCID17)
			(conn PCIE L0CFGVCID16 <== L0CFGVCID16 L0CFGVCID16)
			(conn PCIE L0CFGVCID15 <== L0CFGVCID15 L0CFGVCID15)
			(conn PCIE L0CFGVCID14 <== L0CFGVCID14 L0CFGVCID14)
			(conn PCIE L0CFGVCID13 <== L0CFGVCID13 L0CFGVCID13)
			(conn PCIE L0CFGVCID12 <== L0CFGVCID12 L0CFGVCID12)
			(conn PCIE L0CFGVCID11 <== L0CFGVCID11 L0CFGVCID11)
			(conn PCIE L0CFGVCID10 <== L0CFGVCID10 L0CFGVCID10)
			(conn PCIE L0CFGVCID9 <== L0CFGVCID9 L0CFGVCID9)
			(conn PCIE L0CFGVCID8 <== L0CFGVCID8 L0CFGVCID8)
			(conn PCIE L0CFGVCID7 <== L0CFGVCID7 L0CFGVCID7)
			(conn PCIE L0CFGVCID6 <== L0CFGVCID6 L0CFGVCID6)
			(conn PCIE L0CFGVCID5 <== L0CFGVCID5 L0CFGVCID5)
			(conn PCIE L0CFGVCID4 <== L0CFGVCID4 L0CFGVCID4)
			(conn PCIE L0CFGVCID3 <== L0CFGVCID3 L0CFGVCID3)
			(conn PCIE L0CFGVCID2 <== L0CFGVCID2 L0CFGVCID2)
			(conn PCIE L0CFGVCID1 <== L0CFGVCID1 L0CFGVCID1)
			(conn PCIE L0CFGVCID0 <== L0CFGVCID0 L0CFGVCID0)
			(conn PCIE L0CFGVCENABLE7 <== L0CFGVCENABLE7 L0CFGVCENABLE7)
			(conn PCIE L0CFGVCENABLE6 <== L0CFGVCENABLE6 L0CFGVCENABLE6)
			(conn PCIE L0CFGVCENABLE5 <== L0CFGVCENABLE5 L0CFGVCENABLE5)
			(conn PCIE L0CFGVCENABLE4 <== L0CFGVCENABLE4 L0CFGVCENABLE4)
			(conn PCIE L0CFGVCENABLE3 <== L0CFGVCENABLE3 L0CFGVCENABLE3)
			(conn PCIE L0CFGVCENABLE2 <== L0CFGVCENABLE2 L0CFGVCENABLE2)
			(conn PCIE L0CFGVCENABLE1 <== L0CFGVCENABLE1 L0CFGVCENABLE1)
			(conn PCIE L0CFGVCENABLE0 <== L0CFGVCENABLE0 L0CFGVCENABLE0)
			(conn PCIE L0CFGNEGOTIATEDMAXP2 <== L0CFGNEGOTIATEDMAXP2 L0CFGNEGOTIATEDMAXP2)
			(conn PCIE L0CFGNEGOTIATEDMAXP1 <== L0CFGNEGOTIATEDMAXP1 L0CFGNEGOTIATEDMAXP1)
			(conn PCIE L0CFGNEGOTIATEDMAXP0 <== L0CFGNEGOTIATEDMAXP0 L0CFGNEGOTIATEDMAXP0)
			(conn PCIE L0CFGLOOPBACKMASTER <== L0CFGLOOPBACKMASTER L0CFGLOOPBACKMASTER)
			(conn PCIE L0CFGLINKDISABLE <== L0CFGLINKDISABLE L0CFGLINKDISABLE)
			(conn PCIE L0CFGL0SEXITLAT2 <== L0CFGL0SEXITLAT2 L0CFGL0SEXITLAT2)
			(conn PCIE L0CFGL0SEXITLAT1 <== L0CFGL0SEXITLAT1 L0CFGL0SEXITLAT1)
			(conn PCIE L0CFGL0SEXITLAT0 <== L0CFGL0SEXITLAT0 L0CFGL0SEXITLAT0)
			(conn PCIE L0CFGL0SENTRYSUP <== L0CFGL0SENTRYSUP L0CFGL0SENTRYSUP)
			(conn PCIE L0CFGL0SENTRYENABLE <== L0CFGL0SENTRYENABLE L0CFGL0SENTRYENABLE)
			(conn PCIE L0CFGEXTENDEDSYNC <== L0CFGEXTENDEDSYNC L0CFGEXTENDEDSYNC)
			(conn PCIE L0CFGDISABLESCRAMBLE <== L0CFGDISABLESCRAMBLE L0CFGDISABLESCRAMBLE)
			(conn PCIE L0CFGASSTATECHANGECMD3 <== L0CFGASSTATECHANGECMD3 L0CFGASSTATECHANGECMD3)
			(conn PCIE L0CFGASSTATECHANGECMD2 <== L0CFGASSTATECHANGECMD2 L0CFGASSTATECHANGECMD2)
			(conn PCIE L0CFGASSTATECHANGECMD1 <== L0CFGASSTATECHANGECMD1 L0CFGASSTATECHANGECMD1)
			(conn PCIE L0CFGASSTATECHANGECMD0 <== L0CFGASSTATECHANGECMD0 L0CFGASSTATECHANGECMD0)
			(conn PCIE L0CFGASSPANTREEOWNEDSTATE <== L0CFGASSPANTREEOWNEDSTATE L0CFGASSPANTREEOWNEDSTATE)
			(conn PCIE L0ATTENTIONBUTTONPRESSED <== L0ATTENTIONBUTTONPRESSED L0ATTENTIONBUTTONPRESSED)
			(conn PCIE L0ASTURNPOOLBITSCONSUMED2 <== L0ASTURNPOOLBITSCONSUMED2 L0ASTURNPOOLBITSCONSUMED2)
			(conn PCIE L0ASTURNPOOLBITSCONSUMED1 <== L0ASTURNPOOLBITSCONSUMED1 L0ASTURNPOOLBITSCONSUMED1)
			(conn PCIE L0ASTURNPOOLBITSCONSUMED0 <== L0ASTURNPOOLBITSCONSUMED0 L0ASTURNPOOLBITSCONSUMED0)
			(conn PCIE L0ASPORTCOUNT7 <== L0ASPORTCOUNT7 L0ASPORTCOUNT7)
			(conn PCIE L0ASPORTCOUNT6 <== L0ASPORTCOUNT6 L0ASPORTCOUNT6)
			(conn PCIE L0ASPORTCOUNT5 <== L0ASPORTCOUNT5 L0ASPORTCOUNT5)
			(conn PCIE L0ASPORTCOUNT4 <== L0ASPORTCOUNT4 L0ASPORTCOUNT4)
			(conn PCIE L0ASPORTCOUNT3 <== L0ASPORTCOUNT3 L0ASPORTCOUNT3)
			(conn PCIE L0ASPORTCOUNT2 <== L0ASPORTCOUNT2 L0ASPORTCOUNT2)
			(conn PCIE L0ASPORTCOUNT1 <== L0ASPORTCOUNT1 L0ASPORTCOUNT1)
			(conn PCIE L0ASPORTCOUNT0 <== L0ASPORTCOUNT0 L0ASPORTCOUNT0)
			(conn PCIE L0ASE <== L0ASE L0ASE)
			(conn PCIE L0ALLDOWNRXPORTSINL0S <== L0ALLDOWNRXPORTSINL0S L0ALLDOWNRXPORTSINL0S)
			(conn PCIE L0ALLDOWNPORTSINL1 <== L0ALLDOWNPORTSINL1 L0ALLDOWNPORTSINL1)
			(conn PCIE L0ACKNAKTIMERADJUSTMENT11 <== L0ACKNAKTIMERADJUSTMENT11 L0ACKNAKTIMERADJUSTMENT11)
			(conn PCIE L0ACKNAKTIMERADJUSTMENT10 <== L0ACKNAKTIMERADJUSTMENT10 L0ACKNAKTIMERADJUSTMENT10)
			(conn PCIE L0ACKNAKTIMERADJUSTMENT9 <== L0ACKNAKTIMERADJUSTMENT9 L0ACKNAKTIMERADJUSTMENT9)
			(conn PCIE L0ACKNAKTIMERADJUSTMENT8 <== L0ACKNAKTIMERADJUSTMENT8 L0ACKNAKTIMERADJUSTMENT8)
			(conn PCIE L0ACKNAKTIMERADJUSTMENT7 <== L0ACKNAKTIMERADJUSTMENT7 L0ACKNAKTIMERADJUSTMENT7)
			(conn PCIE L0ACKNAKTIMERADJUSTMENT6 <== L0ACKNAKTIMERADJUSTMENT6 L0ACKNAKTIMERADJUSTMENT6)
			(conn PCIE L0ACKNAKTIMERADJUSTMENT5 <== L0ACKNAKTIMERADJUSTMENT5 L0ACKNAKTIMERADJUSTMENT5)
			(conn PCIE L0ACKNAKTIMERADJUSTMENT4 <== L0ACKNAKTIMERADJUSTMENT4 L0ACKNAKTIMERADJUSTMENT4)
			(conn PCIE L0ACKNAKTIMERADJUSTMENT3 <== L0ACKNAKTIMERADJUSTMENT3 L0ACKNAKTIMERADJUSTMENT3)
			(conn PCIE L0ACKNAKTIMERADJUSTMENT2 <== L0ACKNAKTIMERADJUSTMENT2 L0ACKNAKTIMERADJUSTMENT2)
			(conn PCIE L0ACKNAKTIMERADJUSTMENT1 <== L0ACKNAKTIMERADJUSTMENT1 L0ACKNAKTIMERADJUSTMENT1)
			(conn PCIE L0ACKNAKTIMERADJUSTMENT0 <== L0ACKNAKTIMERADJUSTMENT0 L0ACKNAKTIMERADJUSTMENT0)
			(conn PCIE CROSSLINKSEED <== CROSSLINKSEED CROSSLINKSEED)
			(conn PCIE CRMUSERCLKTXO <== CRMUSERCLKTXOINV OUT)
			(conn PCIE CRMUSERCLKRXO <== CRMUSERCLKRXOINV OUT)
			(conn PCIE CRMUSERCLK <== CRMUSERCLKINV OUT)
			(conn PCIE CRMUSERCFGRSTN <== CRMUSERCFGRSTN CRMUSERCFGRSTN)
			(conn PCIE CRMURSTN <== CRMURSTN CRMURSTN)
			(conn PCIE CRMTXHOTRESETN <== CRMTXHOTRESETN CRMTXHOTRESETN)
			(conn PCIE CRMNVRSTN <== CRMNVRSTN CRMNVRSTN)
			(conn PCIE CRMMGMTRSTN <== CRMMGMTRSTN CRMMGMTRSTN)
			(conn PCIE CRMCORECLKTXO <== CRMCORECLKTXOINV OUT)
			(conn PCIE CRMCORECLKRXO <== CRMCORECLKRXOINV OUT)
			(conn PCIE CRMCORECLKDLO <== CRMCORECLKDLOINV OUT)
			(conn PCIE CRMCORECLK <== CRMCORECLKINV OUT)
			(conn PCIE CRMCFGBRIDGEHOTRESET <== CRMCFGBRIDGEHOTRESET CRMCFGBRIDGEHOTRESET)
			(conn PCIE COMPLIANCEAVOID <== COMPLIANCEAVOID COMPLIANCEAVOID)
			(conn PCIE CFGNEGOTIATEDLINKWIDTH5 <== CFGNEGOTIATEDLINKWIDTH5 CFGNEGOTIATEDLINKWIDTH5)
			(conn PCIE CFGNEGOTIATEDLINKWIDTH4 <== CFGNEGOTIATEDLINKWIDTH4 CFGNEGOTIATEDLINKWIDTH4)
			(conn PCIE CFGNEGOTIATEDLINKWIDTH3 <== CFGNEGOTIATEDLINKWIDTH3 CFGNEGOTIATEDLINKWIDTH3)
			(conn PCIE CFGNEGOTIATEDLINKWIDTH2 <== CFGNEGOTIATEDLINKWIDTH2 CFGNEGOTIATEDLINKWIDTH2)
			(conn PCIE CFGNEGOTIATEDLINKWIDTH1 <== CFGNEGOTIATEDLINKWIDTH1 CFGNEGOTIATEDLINKWIDTH1)
			(conn PCIE CFGNEGOTIATEDLINKWIDTH0 <== CFGNEGOTIATEDLINKWIDTH0 CFGNEGOTIATEDLINKWIDTH0)
			(conn PCIE AUXPOWER <== AUXPOWER AUXPOWER)
			(conn PCIE CRMMACRSTN <== CRMMACRSTN CRMMACRSTN)
			(conn PCIE CRMLINKRSTN <== CRMLINKRSTN CRMLINKRSTN)
		)
		(element PCIECAPABILITYSLOTIMPL 0
			(cfg FALSE TRUE)
		)
		(element PCIEREVISION 0
			(cfg 1 0)
		)
		(element PIPEDESKEWLANESL0 1
			(pin PIPEDESKEWLANESL0 input)
			(conn PIPEDESKEWLANESL0 PIPEDESKEWLANESL0 <== PCIE PIPEDESKEWLANESL0)
		)
		(element PIPEDESKEWLANESL1 1
			(pin PIPEDESKEWLANESL1 input)
			(conn PIPEDESKEWLANESL1 PIPEDESKEWLANESL1 <== PCIE PIPEDESKEWLANESL1)
		)
		(element PIPEDESKEWLANESL2 1
			(pin PIPEDESKEWLANESL2 input)
			(conn PIPEDESKEWLANESL2 PIPEDESKEWLANESL2 <== PCIE PIPEDESKEWLANESL2)
		)
		(element PIPEDESKEWLANESL3 1
			(pin PIPEDESKEWLANESL3 input)
			(conn PIPEDESKEWLANESL3 PIPEDESKEWLANESL3 <== PCIE PIPEDESKEWLANESL3)
		)
		(element PIPEDESKEWLANESL4 1
			(pin PIPEDESKEWLANESL4 input)
			(conn PIPEDESKEWLANESL4 PIPEDESKEWLANESL4 <== PCIE PIPEDESKEWLANESL4)
		)
		(element PIPEDESKEWLANESL5 1
			(pin PIPEDESKEWLANESL5 input)
			(conn PIPEDESKEWLANESL5 PIPEDESKEWLANESL5 <== PCIE PIPEDESKEWLANESL5)
		)
		(element PIPEDESKEWLANESL6 1
			(pin PIPEDESKEWLANESL6 input)
			(conn PIPEDESKEWLANESL6 PIPEDESKEWLANESL6 <== PCIE PIPEDESKEWLANESL6)
		)
		(element PIPEDESKEWLANESL7 1
			(pin PIPEDESKEWLANESL7 input)
			(conn PIPEDESKEWLANESL7 PIPEDESKEWLANESL7 <== PCIE PIPEDESKEWLANESL7)
		)
		(element PIPEPHYSTATUSL0 1
			(pin PIPEPHYSTATUSL0 output)
			(conn PIPEPHYSTATUSL0 PIPEPHYSTATUSL0 ==> PCIE PIPEPHYSTATUSL0)
		)
		(element PIPEPHYSTATUSL1 1
			(pin PIPEPHYSTATUSL1 output)
			(conn PIPEPHYSTATUSL1 PIPEPHYSTATUSL1 ==> PCIE PIPEPHYSTATUSL1)
		)
		(element PIPEPHYSTATUSL2 1
			(pin PIPEPHYSTATUSL2 output)
			(conn PIPEPHYSTATUSL2 PIPEPHYSTATUSL2 ==> PCIE PIPEPHYSTATUSL2)
		)
		(element PIPEPHYSTATUSL3 1
			(pin PIPEPHYSTATUSL3 output)
			(conn PIPEPHYSTATUSL3 PIPEPHYSTATUSL3 ==> PCIE PIPEPHYSTATUSL3)
		)
		(element PIPEPHYSTATUSL4 1
			(pin PIPEPHYSTATUSL4 output)
			(conn PIPEPHYSTATUSL4 PIPEPHYSTATUSL4 ==> PCIE PIPEPHYSTATUSL4)
		)
		(element PIPEPHYSTATUSL5 1
			(pin PIPEPHYSTATUSL5 output)
			(conn PIPEPHYSTATUSL5 PIPEPHYSTATUSL5 ==> PCIE PIPEPHYSTATUSL5)
		)
		(element PIPEPHYSTATUSL6 1
			(pin PIPEPHYSTATUSL6 output)
			(conn PIPEPHYSTATUSL6 PIPEPHYSTATUSL6 ==> PCIE PIPEPHYSTATUSL6)
		)
		(element PIPEPHYSTATUSL7 1
			(pin PIPEPHYSTATUSL7 output)
			(conn PIPEPHYSTATUSL7 PIPEPHYSTATUSL7 ==> PCIE PIPEPHYSTATUSL7)
		)
		(element PIPEPOWERDOWNL00 1
			(pin PIPEPOWERDOWNL00 input)
			(conn PIPEPOWERDOWNL00 PIPEPOWERDOWNL00 <== PCIE PIPEPOWERDOWNL00)
		)
		(element PIPEPOWERDOWNL01 1
			(pin PIPEPOWERDOWNL01 input)
			(conn PIPEPOWERDOWNL01 PIPEPOWERDOWNL01 <== PCIE PIPEPOWERDOWNL01)
		)
		(element PIPEPOWERDOWNL10 1
			(pin PIPEPOWERDOWNL10 input)
			(conn PIPEPOWERDOWNL10 PIPEPOWERDOWNL10 <== PCIE PIPEPOWERDOWNL10)
		)
		(element PIPEPOWERDOWNL11 1
			(pin PIPEPOWERDOWNL11 input)
			(conn PIPEPOWERDOWNL11 PIPEPOWERDOWNL11 <== PCIE PIPEPOWERDOWNL11)
		)
		(element PIPEPOWERDOWNL20 1
			(pin PIPEPOWERDOWNL20 input)
			(conn PIPEPOWERDOWNL20 PIPEPOWERDOWNL20 <== PCIE PIPEPOWERDOWNL20)
		)
		(element PIPEPOWERDOWNL21 1
			(pin PIPEPOWERDOWNL21 input)
			(conn PIPEPOWERDOWNL21 PIPEPOWERDOWNL21 <== PCIE PIPEPOWERDOWNL21)
		)
		(element PIPEPOWERDOWNL30 1
			(pin PIPEPOWERDOWNL30 input)
			(conn PIPEPOWERDOWNL30 PIPEPOWERDOWNL30 <== PCIE PIPEPOWERDOWNL30)
		)
		(element PIPEPOWERDOWNL31 1
			(pin PIPEPOWERDOWNL31 input)
			(conn PIPEPOWERDOWNL31 PIPEPOWERDOWNL31 <== PCIE PIPEPOWERDOWNL31)
		)
		(element PIPEPOWERDOWNL40 1
			(pin PIPEPOWERDOWNL40 input)
			(conn PIPEPOWERDOWNL40 PIPEPOWERDOWNL40 <== PCIE PIPEPOWERDOWNL40)
		)
		(element PIPEPOWERDOWNL41 1
			(pin PIPEPOWERDOWNL41 input)
			(conn PIPEPOWERDOWNL41 PIPEPOWERDOWNL41 <== PCIE PIPEPOWERDOWNL41)
		)
		(element PIPEPOWERDOWNL50 1
			(pin PIPEPOWERDOWNL50 input)
			(conn PIPEPOWERDOWNL50 PIPEPOWERDOWNL50 <== PCIE PIPEPOWERDOWNL50)
		)
		(element PIPEPOWERDOWNL51 1
			(pin PIPEPOWERDOWNL51 input)
			(conn PIPEPOWERDOWNL51 PIPEPOWERDOWNL51 <== PCIE PIPEPOWERDOWNL51)
		)
		(element PIPEPOWERDOWNL60 1
			(pin PIPEPOWERDOWNL60 input)
			(conn PIPEPOWERDOWNL60 PIPEPOWERDOWNL60 <== PCIE PIPEPOWERDOWNL60)
		)
		(element PIPEPOWERDOWNL61 1
			(pin PIPEPOWERDOWNL61 input)
			(conn PIPEPOWERDOWNL61 PIPEPOWERDOWNL61 <== PCIE PIPEPOWERDOWNL61)
		)
		(element PIPEPOWERDOWNL70 1
			(pin PIPEPOWERDOWNL70 input)
			(conn PIPEPOWERDOWNL70 PIPEPOWERDOWNL70 <== PCIE PIPEPOWERDOWNL70)
		)
		(element PIPEPOWERDOWNL71 1
			(pin PIPEPOWERDOWNL71 input)
			(conn PIPEPOWERDOWNL71 PIPEPOWERDOWNL71 <== PCIE PIPEPOWERDOWNL71)
		)
		(element PIPERESETL0 1
			(pin PIPERESETL0 input)
			(conn PIPERESETL0 PIPERESETL0 <== PCIE PIPERESETL0)
		)
		(element PIPERESETL1 1
			(pin PIPERESETL1 input)
			(conn PIPERESETL1 PIPERESETL1 <== PCIE PIPERESETL1)
		)
		(element PIPERESETL2 1
			(pin PIPERESETL2 input)
			(conn PIPERESETL2 PIPERESETL2 <== PCIE PIPERESETL2)
		)
		(element PIPERESETL3 1
			(pin PIPERESETL3 input)
			(conn PIPERESETL3 PIPERESETL3 <== PCIE PIPERESETL3)
		)
		(element PIPERESETL4 1
			(pin PIPERESETL4 input)
			(conn PIPERESETL4 PIPERESETL4 <== PCIE PIPERESETL4)
		)
		(element PIPERESETL5 1
			(pin PIPERESETL5 input)
			(conn PIPERESETL5 PIPERESETL5 <== PCIE PIPERESETL5)
		)
		(element PIPERESETL6 1
			(pin PIPERESETL6 input)
			(conn PIPERESETL6 PIPERESETL6 <== PCIE PIPERESETL6)
		)
		(element PIPERESETL7 1
			(pin PIPERESETL7 input)
			(conn PIPERESETL7 PIPERESETL7 <== PCIE PIPERESETL7)
		)
		(element PIPERXCHANISALIGNEDL0 1
			(pin PIPERXCHANISALIGNEDL0 output)
			(conn PIPERXCHANISALIGNEDL0 PIPERXCHANISALIGNEDL0 ==> PCIE PIPERXCHANISALIGNEDL0)
		)
		(element PIPERXCHANISALIGNEDL1 1
			(pin PIPERXCHANISALIGNEDL1 output)
			(conn PIPERXCHANISALIGNEDL1 PIPERXCHANISALIGNEDL1 ==> PCIE PIPERXCHANISALIGNEDL1)
		)
		(element PIPERXCHANISALIGNEDL2 1
			(pin PIPERXCHANISALIGNEDL2 output)
			(conn PIPERXCHANISALIGNEDL2 PIPERXCHANISALIGNEDL2 ==> PCIE PIPERXCHANISALIGNEDL2)
		)
		(element PIPERXCHANISALIGNEDL3 1
			(pin PIPERXCHANISALIGNEDL3 output)
			(conn PIPERXCHANISALIGNEDL3 PIPERXCHANISALIGNEDL3 ==> PCIE PIPERXCHANISALIGNEDL3)
		)
		(element PIPERXCHANISALIGNEDL4 1
			(pin PIPERXCHANISALIGNEDL4 output)
			(conn PIPERXCHANISALIGNEDL4 PIPERXCHANISALIGNEDL4 ==> PCIE PIPERXCHANISALIGNEDL4)
		)
		(element PIPERXCHANISALIGNEDL5 1
			(pin PIPERXCHANISALIGNEDL5 output)
			(conn PIPERXCHANISALIGNEDL5 PIPERXCHANISALIGNEDL5 ==> PCIE PIPERXCHANISALIGNEDL5)
		)
		(element PIPERXCHANISALIGNEDL6 1
			(pin PIPERXCHANISALIGNEDL6 output)
			(conn PIPERXCHANISALIGNEDL6 PIPERXCHANISALIGNEDL6 ==> PCIE PIPERXCHANISALIGNEDL6)
		)
		(element PIPERXCHANISALIGNEDL7 1
			(pin PIPERXCHANISALIGNEDL7 output)
			(conn PIPERXCHANISALIGNEDL7 PIPERXCHANISALIGNEDL7 ==> PCIE PIPERXCHANISALIGNEDL7)
		)
		(element PIPERXDATAKL0 1
			(pin PIPERXDATAKL0 output)
			(conn PIPERXDATAKL0 PIPERXDATAKL0 ==> PCIE PIPERXDATAKL0)
		)
		(element PIPERXDATAKL1 1
			(pin PIPERXDATAKL1 output)
			(conn PIPERXDATAKL1 PIPERXDATAKL1 ==> PCIE PIPERXDATAKL1)
		)
		(element PIPERXDATAKL2 1
			(pin PIPERXDATAKL2 output)
			(conn PIPERXDATAKL2 PIPERXDATAKL2 ==> PCIE PIPERXDATAKL2)
		)
		(element PIPERXDATAKL3 1
			(pin PIPERXDATAKL3 output)
			(conn PIPERXDATAKL3 PIPERXDATAKL3 ==> PCIE PIPERXDATAKL3)
		)
		(element PIPERXDATAKL4 1
			(pin PIPERXDATAKL4 output)
			(conn PIPERXDATAKL4 PIPERXDATAKL4 ==> PCIE PIPERXDATAKL4)
		)
		(element PIPERXDATAKL5 1
			(pin PIPERXDATAKL5 output)
			(conn PIPERXDATAKL5 PIPERXDATAKL5 ==> PCIE PIPERXDATAKL5)
		)
		(element PIPERXDATAKL6 1
			(pin PIPERXDATAKL6 output)
			(conn PIPERXDATAKL6 PIPERXDATAKL6 ==> PCIE PIPERXDATAKL6)
		)
		(element PIPERXDATAKL7 1
			(pin PIPERXDATAKL7 output)
			(conn PIPERXDATAKL7 PIPERXDATAKL7 ==> PCIE PIPERXDATAKL7)
		)
		(element PIPERXDATAL00 1
			(pin PIPERXDATAL00 output)
			(conn PIPERXDATAL00 PIPERXDATAL00 ==> PCIE PIPERXDATAL00)
		)
		(element PIPERXDATAL01 1
			(pin PIPERXDATAL01 output)
			(conn PIPERXDATAL01 PIPERXDATAL01 ==> PCIE PIPERXDATAL01)
		)
		(element PIPERXDATAL02 1
			(pin PIPERXDATAL02 output)
			(conn PIPERXDATAL02 PIPERXDATAL02 ==> PCIE PIPERXDATAL02)
		)
		(element PIPERXDATAL03 1
			(pin PIPERXDATAL03 output)
			(conn PIPERXDATAL03 PIPERXDATAL03 ==> PCIE PIPERXDATAL03)
		)
		(element PIPERXDATAL04 1
			(pin PIPERXDATAL04 output)
			(conn PIPERXDATAL04 PIPERXDATAL04 ==> PCIE PIPERXDATAL04)
		)
		(element PIPERXDATAL05 1
			(pin PIPERXDATAL05 output)
			(conn PIPERXDATAL05 PIPERXDATAL05 ==> PCIE PIPERXDATAL05)
		)
		(element PIPERXDATAL06 1
			(pin PIPERXDATAL06 output)
			(conn PIPERXDATAL06 PIPERXDATAL06 ==> PCIE PIPERXDATAL06)
		)
		(element PIPERXDATAL07 1
			(pin PIPERXDATAL07 output)
			(conn PIPERXDATAL07 PIPERXDATAL07 ==> PCIE PIPERXDATAL07)
		)
		(element PIPERXDATAL10 1
			(pin PIPERXDATAL10 output)
			(conn PIPERXDATAL10 PIPERXDATAL10 ==> PCIE PIPERXDATAL10)
		)
		(element PIPERXDATAL11 1
			(pin PIPERXDATAL11 output)
			(conn PIPERXDATAL11 PIPERXDATAL11 ==> PCIE PIPERXDATAL11)
		)
		(element PIPERXDATAL12 1
			(pin PIPERXDATAL12 output)
			(conn PIPERXDATAL12 PIPERXDATAL12 ==> PCIE PIPERXDATAL12)
		)
		(element PIPERXDATAL13 1
			(pin PIPERXDATAL13 output)
			(conn PIPERXDATAL13 PIPERXDATAL13 ==> PCIE PIPERXDATAL13)
		)
		(element PIPERXDATAL14 1
			(pin PIPERXDATAL14 output)
			(conn PIPERXDATAL14 PIPERXDATAL14 ==> PCIE PIPERXDATAL14)
		)
		(element PIPERXDATAL15 1
			(pin PIPERXDATAL15 output)
			(conn PIPERXDATAL15 PIPERXDATAL15 ==> PCIE PIPERXDATAL15)
		)
		(element PIPERXDATAL16 1
			(pin PIPERXDATAL16 output)
			(conn PIPERXDATAL16 PIPERXDATAL16 ==> PCIE PIPERXDATAL16)
		)
		(element PIPERXDATAL17 1
			(pin PIPERXDATAL17 output)
			(conn PIPERXDATAL17 PIPERXDATAL17 ==> PCIE PIPERXDATAL17)
		)
		(element PIPERXDATAL20 1
			(pin PIPERXDATAL20 output)
			(conn PIPERXDATAL20 PIPERXDATAL20 ==> PCIE PIPERXDATAL20)
		)
		(element PIPERXDATAL21 1
			(pin PIPERXDATAL21 output)
			(conn PIPERXDATAL21 PIPERXDATAL21 ==> PCIE PIPERXDATAL21)
		)
		(element PIPERXDATAL22 1
			(pin PIPERXDATAL22 output)
			(conn PIPERXDATAL22 PIPERXDATAL22 ==> PCIE PIPERXDATAL22)
		)
		(element PIPERXDATAL23 1
			(pin PIPERXDATAL23 output)
			(conn PIPERXDATAL23 PIPERXDATAL23 ==> PCIE PIPERXDATAL23)
		)
		(element PIPERXDATAL24 1
			(pin PIPERXDATAL24 output)
			(conn PIPERXDATAL24 PIPERXDATAL24 ==> PCIE PIPERXDATAL24)
		)
		(element PIPERXDATAL25 1
			(pin PIPERXDATAL25 output)
			(conn PIPERXDATAL25 PIPERXDATAL25 ==> PCIE PIPERXDATAL25)
		)
		(element PIPERXDATAL26 1
			(pin PIPERXDATAL26 output)
			(conn PIPERXDATAL26 PIPERXDATAL26 ==> PCIE PIPERXDATAL26)
		)
		(element PIPERXDATAL27 1
			(pin PIPERXDATAL27 output)
			(conn PIPERXDATAL27 PIPERXDATAL27 ==> PCIE PIPERXDATAL27)
		)
		(element PIPERXDATAL30 1
			(pin PIPERXDATAL30 output)
			(conn PIPERXDATAL30 PIPERXDATAL30 ==> PCIE PIPERXDATAL30)
		)
		(element PIPERXDATAL31 1
			(pin PIPERXDATAL31 output)
			(conn PIPERXDATAL31 PIPERXDATAL31 ==> PCIE PIPERXDATAL31)
		)
		(element PIPERXDATAL32 1
			(pin PIPERXDATAL32 output)
			(conn PIPERXDATAL32 PIPERXDATAL32 ==> PCIE PIPERXDATAL32)
		)
		(element PIPERXDATAL33 1
			(pin PIPERXDATAL33 output)
			(conn PIPERXDATAL33 PIPERXDATAL33 ==> PCIE PIPERXDATAL33)
		)
		(element PIPERXDATAL34 1
			(pin PIPERXDATAL34 output)
			(conn PIPERXDATAL34 PIPERXDATAL34 ==> PCIE PIPERXDATAL34)
		)
		(element PIPERXDATAL35 1
			(pin PIPERXDATAL35 output)
			(conn PIPERXDATAL35 PIPERXDATAL35 ==> PCIE PIPERXDATAL35)
		)
		(element PIPERXDATAL36 1
			(pin PIPERXDATAL36 output)
			(conn PIPERXDATAL36 PIPERXDATAL36 ==> PCIE PIPERXDATAL36)
		)
		(element PIPERXDATAL37 1
			(pin PIPERXDATAL37 output)
			(conn PIPERXDATAL37 PIPERXDATAL37 ==> PCIE PIPERXDATAL37)
		)
		(element PIPERXDATAL40 1
			(pin PIPERXDATAL40 output)
			(conn PIPERXDATAL40 PIPERXDATAL40 ==> PCIE PIPERXDATAL40)
		)
		(element PIPERXDATAL41 1
			(pin PIPERXDATAL41 output)
			(conn PIPERXDATAL41 PIPERXDATAL41 ==> PCIE PIPERXDATAL41)
		)
		(element PIPERXDATAL42 1
			(pin PIPERXDATAL42 output)
			(conn PIPERXDATAL42 PIPERXDATAL42 ==> PCIE PIPERXDATAL42)
		)
		(element PIPERXDATAL43 1
			(pin PIPERXDATAL43 output)
			(conn PIPERXDATAL43 PIPERXDATAL43 ==> PCIE PIPERXDATAL43)
		)
		(element PIPERXDATAL44 1
			(pin PIPERXDATAL44 output)
			(conn PIPERXDATAL44 PIPERXDATAL44 ==> PCIE PIPERXDATAL44)
		)
		(element PIPERXDATAL45 1
			(pin PIPERXDATAL45 output)
			(conn PIPERXDATAL45 PIPERXDATAL45 ==> PCIE PIPERXDATAL45)
		)
		(element PIPERXDATAL46 1
			(pin PIPERXDATAL46 output)
			(conn PIPERXDATAL46 PIPERXDATAL46 ==> PCIE PIPERXDATAL46)
		)
		(element PIPERXDATAL47 1
			(pin PIPERXDATAL47 output)
			(conn PIPERXDATAL47 PIPERXDATAL47 ==> PCIE PIPERXDATAL47)
		)
		(element PIPERXDATAL50 1
			(pin PIPERXDATAL50 output)
			(conn PIPERXDATAL50 PIPERXDATAL50 ==> PCIE PIPERXDATAL50)
		)
		(element PIPERXDATAL51 1
			(pin PIPERXDATAL51 output)
			(conn PIPERXDATAL51 PIPERXDATAL51 ==> PCIE PIPERXDATAL51)
		)
		(element PIPERXDATAL52 1
			(pin PIPERXDATAL52 output)
			(conn PIPERXDATAL52 PIPERXDATAL52 ==> PCIE PIPERXDATAL52)
		)
		(element PIPERXDATAL53 1
			(pin PIPERXDATAL53 output)
			(conn PIPERXDATAL53 PIPERXDATAL53 ==> PCIE PIPERXDATAL53)
		)
		(element PIPERXDATAL54 1
			(pin PIPERXDATAL54 output)
			(conn PIPERXDATAL54 PIPERXDATAL54 ==> PCIE PIPERXDATAL54)
		)
		(element PIPERXDATAL55 1
			(pin PIPERXDATAL55 output)
			(conn PIPERXDATAL55 PIPERXDATAL55 ==> PCIE PIPERXDATAL55)
		)
		(element PIPERXDATAL56 1
			(pin PIPERXDATAL56 output)
			(conn PIPERXDATAL56 PIPERXDATAL56 ==> PCIE PIPERXDATAL56)
		)
		(element PIPERXDATAL57 1
			(pin PIPERXDATAL57 output)
			(conn PIPERXDATAL57 PIPERXDATAL57 ==> PCIE PIPERXDATAL57)
		)
		(element PIPERXDATAL60 1
			(pin PIPERXDATAL60 output)
			(conn PIPERXDATAL60 PIPERXDATAL60 ==> PCIE PIPERXDATAL60)
		)
		(element PIPERXDATAL61 1
			(pin PIPERXDATAL61 output)
			(conn PIPERXDATAL61 PIPERXDATAL61 ==> PCIE PIPERXDATAL61)
		)
		(element PIPERXDATAL62 1
			(pin PIPERXDATAL62 output)
			(conn PIPERXDATAL62 PIPERXDATAL62 ==> PCIE PIPERXDATAL62)
		)
		(element PIPERXDATAL63 1
			(pin PIPERXDATAL63 output)
			(conn PIPERXDATAL63 PIPERXDATAL63 ==> PCIE PIPERXDATAL63)
		)
		(element PIPERXDATAL64 1
			(pin PIPERXDATAL64 output)
			(conn PIPERXDATAL64 PIPERXDATAL64 ==> PCIE PIPERXDATAL64)
		)
		(element PIPERXDATAL65 1
			(pin PIPERXDATAL65 output)
			(conn PIPERXDATAL65 PIPERXDATAL65 ==> PCIE PIPERXDATAL65)
		)
		(element PIPERXDATAL66 1
			(pin PIPERXDATAL66 output)
			(conn PIPERXDATAL66 PIPERXDATAL66 ==> PCIE PIPERXDATAL66)
		)
		(element PIPERXDATAL67 1
			(pin PIPERXDATAL67 output)
			(conn PIPERXDATAL67 PIPERXDATAL67 ==> PCIE PIPERXDATAL67)
		)
		(element PIPERXDATAL70 1
			(pin PIPERXDATAL70 output)
			(conn PIPERXDATAL70 PIPERXDATAL70 ==> PCIE PIPERXDATAL70)
		)
		(element PIPERXDATAL71 1
			(pin PIPERXDATAL71 output)
			(conn PIPERXDATAL71 PIPERXDATAL71 ==> PCIE PIPERXDATAL71)
		)
		(element PIPERXDATAL72 1
			(pin PIPERXDATAL72 output)
			(conn PIPERXDATAL72 PIPERXDATAL72 ==> PCIE PIPERXDATAL72)
		)
		(element PIPERXDATAL73 1
			(pin PIPERXDATAL73 output)
			(conn PIPERXDATAL73 PIPERXDATAL73 ==> PCIE PIPERXDATAL73)
		)
		(element PIPERXDATAL74 1
			(pin PIPERXDATAL74 output)
			(conn PIPERXDATAL74 PIPERXDATAL74 ==> PCIE PIPERXDATAL74)
		)
		(element PIPERXDATAL75 1
			(pin PIPERXDATAL75 output)
			(conn PIPERXDATAL75 PIPERXDATAL75 ==> PCIE PIPERXDATAL75)
		)
		(element PIPERXDATAL76 1
			(pin PIPERXDATAL76 output)
			(conn PIPERXDATAL76 PIPERXDATAL76 ==> PCIE PIPERXDATAL76)
		)
		(element PIPERXDATAL77 1
			(pin PIPERXDATAL77 output)
			(conn PIPERXDATAL77 PIPERXDATAL77 ==> PCIE PIPERXDATAL77)
		)
		(element PIPERXELECIDLEL0 1
			(pin PIPERXELECIDLEL0 output)
			(conn PIPERXELECIDLEL0 PIPERXELECIDLEL0 ==> PCIE PIPERXELECIDLEL0)
		)
		(element PIPERXELECIDLEL1 1
			(pin PIPERXELECIDLEL1 output)
			(conn PIPERXELECIDLEL1 PIPERXELECIDLEL1 ==> PCIE PIPERXELECIDLEL1)
		)
		(element PIPERXELECIDLEL2 1
			(pin PIPERXELECIDLEL2 output)
			(conn PIPERXELECIDLEL2 PIPERXELECIDLEL2 ==> PCIE PIPERXELECIDLEL2)
		)
		(element PIPERXELECIDLEL3 1
			(pin PIPERXELECIDLEL3 output)
			(conn PIPERXELECIDLEL3 PIPERXELECIDLEL3 ==> PCIE PIPERXELECIDLEL3)
		)
		(element PIPERXELECIDLEL4 1
			(pin PIPERXELECIDLEL4 output)
			(conn PIPERXELECIDLEL4 PIPERXELECIDLEL4 ==> PCIE PIPERXELECIDLEL4)
		)
		(element PIPERXELECIDLEL5 1
			(pin PIPERXELECIDLEL5 output)
			(conn PIPERXELECIDLEL5 PIPERXELECIDLEL5 ==> PCIE PIPERXELECIDLEL5)
		)
		(element PIPERXELECIDLEL6 1
			(pin PIPERXELECIDLEL6 output)
			(conn PIPERXELECIDLEL6 PIPERXELECIDLEL6 ==> PCIE PIPERXELECIDLEL6)
		)
		(element PIPERXELECIDLEL7 1
			(pin PIPERXELECIDLEL7 output)
			(conn PIPERXELECIDLEL7 PIPERXELECIDLEL7 ==> PCIE PIPERXELECIDLEL7)
		)
		(element PIPERXPOLARITYL0 1
			(pin PIPERXPOLARITYL0 input)
			(conn PIPERXPOLARITYL0 PIPERXPOLARITYL0 <== PCIE PIPERXPOLARITYL0)
		)
		(element PIPERXPOLARITYL1 1
			(pin PIPERXPOLARITYL1 input)
			(conn PIPERXPOLARITYL1 PIPERXPOLARITYL1 <== PCIE PIPERXPOLARITYL1)
		)
		(element PIPERXPOLARITYL2 1
			(pin PIPERXPOLARITYL2 input)
			(conn PIPERXPOLARITYL2 PIPERXPOLARITYL2 <== PCIE PIPERXPOLARITYL2)
		)
		(element PIPERXPOLARITYL3 1
			(pin PIPERXPOLARITYL3 input)
			(conn PIPERXPOLARITYL3 PIPERXPOLARITYL3 <== PCIE PIPERXPOLARITYL3)
		)
		(element PIPERXPOLARITYL4 1
			(pin PIPERXPOLARITYL4 input)
			(conn PIPERXPOLARITYL4 PIPERXPOLARITYL4 <== PCIE PIPERXPOLARITYL4)
		)
		(element PIPERXPOLARITYL5 1
			(pin PIPERXPOLARITYL5 input)
			(conn PIPERXPOLARITYL5 PIPERXPOLARITYL5 <== PCIE PIPERXPOLARITYL5)
		)
		(element PIPERXPOLARITYL6 1
			(pin PIPERXPOLARITYL6 input)
			(conn PIPERXPOLARITYL6 PIPERXPOLARITYL6 <== PCIE PIPERXPOLARITYL6)
		)
		(element PIPERXPOLARITYL7 1
			(pin PIPERXPOLARITYL7 input)
			(conn PIPERXPOLARITYL7 PIPERXPOLARITYL7 <== PCIE PIPERXPOLARITYL7)
		)
		(element PIPERXSTATUSL00 1
			(pin PIPERXSTATUSL00 output)
			(conn PIPERXSTATUSL00 PIPERXSTATUSL00 ==> PCIE PIPERXSTATUSL00)
		)
		(element PIPERXSTATUSL01 1
			(pin PIPERXSTATUSL01 output)
			(conn PIPERXSTATUSL01 PIPERXSTATUSL01 ==> PCIE PIPERXSTATUSL01)
		)
		(element PIPERXSTATUSL02 1
			(pin PIPERXSTATUSL02 output)
			(conn PIPERXSTATUSL02 PIPERXSTATUSL02 ==> PCIE PIPERXSTATUSL02)
		)
		(element PIPERXSTATUSL10 1
			(pin PIPERXSTATUSL10 output)
			(conn PIPERXSTATUSL10 PIPERXSTATUSL10 ==> PCIE PIPERXSTATUSL10)
		)
		(element PIPERXSTATUSL11 1
			(pin PIPERXSTATUSL11 output)
			(conn PIPERXSTATUSL11 PIPERXSTATUSL11 ==> PCIE PIPERXSTATUSL11)
		)
		(element PIPERXSTATUSL12 1
			(pin PIPERXSTATUSL12 output)
			(conn PIPERXSTATUSL12 PIPERXSTATUSL12 ==> PCIE PIPERXSTATUSL12)
		)
		(element PIPERXSTATUSL20 1
			(pin PIPERXSTATUSL20 output)
			(conn PIPERXSTATUSL20 PIPERXSTATUSL20 ==> PCIE PIPERXSTATUSL20)
		)
		(element PIPERXSTATUSL21 1
			(pin PIPERXSTATUSL21 output)
			(conn PIPERXSTATUSL21 PIPERXSTATUSL21 ==> PCIE PIPERXSTATUSL21)
		)
		(element PIPERXSTATUSL22 1
			(pin PIPERXSTATUSL22 output)
			(conn PIPERXSTATUSL22 PIPERXSTATUSL22 ==> PCIE PIPERXSTATUSL22)
		)
		(element PIPERXSTATUSL30 1
			(pin PIPERXSTATUSL30 output)
			(conn PIPERXSTATUSL30 PIPERXSTATUSL30 ==> PCIE PIPERXSTATUSL30)
		)
		(element PIPERXSTATUSL31 1
			(pin PIPERXSTATUSL31 output)
			(conn PIPERXSTATUSL31 PIPERXSTATUSL31 ==> PCIE PIPERXSTATUSL31)
		)
		(element PIPERXSTATUSL32 1
			(pin PIPERXSTATUSL32 output)
			(conn PIPERXSTATUSL32 PIPERXSTATUSL32 ==> PCIE PIPERXSTATUSL32)
		)
		(element PIPERXSTATUSL40 1
			(pin PIPERXSTATUSL40 output)
			(conn PIPERXSTATUSL40 PIPERXSTATUSL40 ==> PCIE PIPERXSTATUSL40)
		)
		(element PIPERXSTATUSL41 1
			(pin PIPERXSTATUSL41 output)
			(conn PIPERXSTATUSL41 PIPERXSTATUSL41 ==> PCIE PIPERXSTATUSL41)
		)
		(element PIPERXSTATUSL42 1
			(pin PIPERXSTATUSL42 output)
			(conn PIPERXSTATUSL42 PIPERXSTATUSL42 ==> PCIE PIPERXSTATUSL42)
		)
		(element PIPERXSTATUSL50 1
			(pin PIPERXSTATUSL50 output)
			(conn PIPERXSTATUSL50 PIPERXSTATUSL50 ==> PCIE PIPERXSTATUSL50)
		)
		(element PIPERXSTATUSL51 1
			(pin PIPERXSTATUSL51 output)
			(conn PIPERXSTATUSL51 PIPERXSTATUSL51 ==> PCIE PIPERXSTATUSL51)
		)
		(element PIPERXSTATUSL52 1
			(pin PIPERXSTATUSL52 output)
			(conn PIPERXSTATUSL52 PIPERXSTATUSL52 ==> PCIE PIPERXSTATUSL52)
		)
		(element PIPERXSTATUSL60 1
			(pin PIPERXSTATUSL60 output)
			(conn PIPERXSTATUSL60 PIPERXSTATUSL60 ==> PCIE PIPERXSTATUSL60)
		)
		(element PIPERXSTATUSL61 1
			(pin PIPERXSTATUSL61 output)
			(conn PIPERXSTATUSL61 PIPERXSTATUSL61 ==> PCIE PIPERXSTATUSL61)
		)
		(element PIPERXSTATUSL62 1
			(pin PIPERXSTATUSL62 output)
			(conn PIPERXSTATUSL62 PIPERXSTATUSL62 ==> PCIE PIPERXSTATUSL62)
		)
		(element PIPERXSTATUSL70 1
			(pin PIPERXSTATUSL70 output)
			(conn PIPERXSTATUSL70 PIPERXSTATUSL70 ==> PCIE PIPERXSTATUSL70)
		)
		(element PIPERXSTATUSL71 1
			(pin PIPERXSTATUSL71 output)
			(conn PIPERXSTATUSL71 PIPERXSTATUSL71 ==> PCIE PIPERXSTATUSL71)
		)
		(element PIPERXSTATUSL72 1
			(pin PIPERXSTATUSL72 output)
			(conn PIPERXSTATUSL72 PIPERXSTATUSL72 ==> PCIE PIPERXSTATUSL72)
		)
		(element PIPERXVALIDL0 1
			(pin PIPERXVALIDL0 output)
			(conn PIPERXVALIDL0 PIPERXVALIDL0 ==> PCIE PIPERXVALIDL0)
		)
		(element PIPERXVALIDL1 1
			(pin PIPERXVALIDL1 output)
			(conn PIPERXVALIDL1 PIPERXVALIDL1 ==> PCIE PIPERXVALIDL1)
		)
		(element PIPERXVALIDL2 1
			(pin PIPERXVALIDL2 output)
			(conn PIPERXVALIDL2 PIPERXVALIDL2 ==> PCIE PIPERXVALIDL2)
		)
		(element PIPERXVALIDL3 1
			(pin PIPERXVALIDL3 output)
			(conn PIPERXVALIDL3 PIPERXVALIDL3 ==> PCIE PIPERXVALIDL3)
		)
		(element PIPERXVALIDL4 1
			(pin PIPERXVALIDL4 output)
			(conn PIPERXVALIDL4 PIPERXVALIDL4 ==> PCIE PIPERXVALIDL4)
		)
		(element PIPERXVALIDL5 1
			(pin PIPERXVALIDL5 output)
			(conn PIPERXVALIDL5 PIPERXVALIDL5 ==> PCIE PIPERXVALIDL5)
		)
		(element PIPERXVALIDL6 1
			(pin PIPERXVALIDL6 output)
			(conn PIPERXVALIDL6 PIPERXVALIDL6 ==> PCIE PIPERXVALIDL6)
		)
		(element PIPERXVALIDL7 1
			(pin PIPERXVALIDL7 output)
			(conn PIPERXVALIDL7 PIPERXVALIDL7 ==> PCIE PIPERXVALIDL7)
		)
		(element PIPETXCOMPLIANCEL0 1
			(pin PIPETXCOMPLIANCEL0 input)
			(conn PIPETXCOMPLIANCEL0 PIPETXCOMPLIANCEL0 <== PCIE PIPETXCOMPLIANCEL0)
		)
		(element PIPETXCOMPLIANCEL1 1
			(pin PIPETXCOMPLIANCEL1 input)
			(conn PIPETXCOMPLIANCEL1 PIPETXCOMPLIANCEL1 <== PCIE PIPETXCOMPLIANCEL1)
		)
		(element PIPETXCOMPLIANCEL2 1
			(pin PIPETXCOMPLIANCEL2 input)
			(conn PIPETXCOMPLIANCEL2 PIPETXCOMPLIANCEL2 <== PCIE PIPETXCOMPLIANCEL2)
		)
		(element PIPETXCOMPLIANCEL3 1
			(pin PIPETXCOMPLIANCEL3 input)
			(conn PIPETXCOMPLIANCEL3 PIPETXCOMPLIANCEL3 <== PCIE PIPETXCOMPLIANCEL3)
		)
		(element PIPETXCOMPLIANCEL4 1
			(pin PIPETXCOMPLIANCEL4 input)
			(conn PIPETXCOMPLIANCEL4 PIPETXCOMPLIANCEL4 <== PCIE PIPETXCOMPLIANCEL4)
		)
		(element PIPETXCOMPLIANCEL5 1
			(pin PIPETXCOMPLIANCEL5 input)
			(conn PIPETXCOMPLIANCEL5 PIPETXCOMPLIANCEL5 <== PCIE PIPETXCOMPLIANCEL5)
		)
		(element PIPETXCOMPLIANCEL6 1
			(pin PIPETXCOMPLIANCEL6 input)
			(conn PIPETXCOMPLIANCEL6 PIPETXCOMPLIANCEL6 <== PCIE PIPETXCOMPLIANCEL6)
		)
		(element PIPETXCOMPLIANCEL7 1
			(pin PIPETXCOMPLIANCEL7 input)
			(conn PIPETXCOMPLIANCEL7 PIPETXCOMPLIANCEL7 <== PCIE PIPETXCOMPLIANCEL7)
		)
		(element PIPETXDATAKL0 1
			(pin PIPETXDATAKL0 input)
			(conn PIPETXDATAKL0 PIPETXDATAKL0 <== PCIE PIPETXDATAKL0)
		)
		(element PIPETXDATAKL1 1
			(pin PIPETXDATAKL1 input)
			(conn PIPETXDATAKL1 PIPETXDATAKL1 <== PCIE PIPETXDATAKL1)
		)
		(element PIPETXDATAKL2 1
			(pin PIPETXDATAKL2 input)
			(conn PIPETXDATAKL2 PIPETXDATAKL2 <== PCIE PIPETXDATAKL2)
		)
		(element PIPETXDATAKL3 1
			(pin PIPETXDATAKL3 input)
			(conn PIPETXDATAKL3 PIPETXDATAKL3 <== PCIE PIPETXDATAKL3)
		)
		(element PIPETXDATAKL4 1
			(pin PIPETXDATAKL4 input)
			(conn PIPETXDATAKL4 PIPETXDATAKL4 <== PCIE PIPETXDATAKL4)
		)
		(element PIPETXDATAKL5 1
			(pin PIPETXDATAKL5 input)
			(conn PIPETXDATAKL5 PIPETXDATAKL5 <== PCIE PIPETXDATAKL5)
		)
		(element PIPETXDATAKL6 1
			(pin PIPETXDATAKL6 input)
			(conn PIPETXDATAKL6 PIPETXDATAKL6 <== PCIE PIPETXDATAKL6)
		)
		(element PIPETXDATAKL7 1
			(pin PIPETXDATAKL7 input)
			(conn PIPETXDATAKL7 PIPETXDATAKL7 <== PCIE PIPETXDATAKL7)
		)
		(element PIPETXDATAL00 1
			(pin PIPETXDATAL00 input)
			(conn PIPETXDATAL00 PIPETXDATAL00 <== PCIE PIPETXDATAL00)
		)
		(element PIPETXDATAL01 1
			(pin PIPETXDATAL01 input)
			(conn PIPETXDATAL01 PIPETXDATAL01 <== PCIE PIPETXDATAL01)
		)
		(element PIPETXDATAL02 1
			(pin PIPETXDATAL02 input)
			(conn PIPETXDATAL02 PIPETXDATAL02 <== PCIE PIPETXDATAL02)
		)
		(element PIPETXDATAL03 1
			(pin PIPETXDATAL03 input)
			(conn PIPETXDATAL03 PIPETXDATAL03 <== PCIE PIPETXDATAL03)
		)
		(element PIPETXDATAL04 1
			(pin PIPETXDATAL04 input)
			(conn PIPETXDATAL04 PIPETXDATAL04 <== PCIE PIPETXDATAL04)
		)
		(element PIPETXDATAL05 1
			(pin PIPETXDATAL05 input)
			(conn PIPETXDATAL05 PIPETXDATAL05 <== PCIE PIPETXDATAL05)
		)
		(element PIPETXDATAL06 1
			(pin PIPETXDATAL06 input)
			(conn PIPETXDATAL06 PIPETXDATAL06 <== PCIE PIPETXDATAL06)
		)
		(element PIPETXDATAL07 1
			(pin PIPETXDATAL07 input)
			(conn PIPETXDATAL07 PIPETXDATAL07 <== PCIE PIPETXDATAL07)
		)
		(element PIPETXDATAL10 1
			(pin PIPETXDATAL10 input)
			(conn PIPETXDATAL10 PIPETXDATAL10 <== PCIE PIPETXDATAL10)
		)
		(element PIPETXDATAL11 1
			(pin PIPETXDATAL11 input)
			(conn PIPETXDATAL11 PIPETXDATAL11 <== PCIE PIPETXDATAL11)
		)
		(element PIPETXDATAL12 1
			(pin PIPETXDATAL12 input)
			(conn PIPETXDATAL12 PIPETXDATAL12 <== PCIE PIPETXDATAL12)
		)
		(element PIPETXDATAL13 1
			(pin PIPETXDATAL13 input)
			(conn PIPETXDATAL13 PIPETXDATAL13 <== PCIE PIPETXDATAL13)
		)
		(element PIPETXDATAL14 1
			(pin PIPETXDATAL14 input)
			(conn PIPETXDATAL14 PIPETXDATAL14 <== PCIE PIPETXDATAL14)
		)
		(element PIPETXDATAL15 1
			(pin PIPETXDATAL15 input)
			(conn PIPETXDATAL15 PIPETXDATAL15 <== PCIE PIPETXDATAL15)
		)
		(element PIPETXDATAL16 1
			(pin PIPETXDATAL16 input)
			(conn PIPETXDATAL16 PIPETXDATAL16 <== PCIE PIPETXDATAL16)
		)
		(element PIPETXDATAL17 1
			(pin PIPETXDATAL17 input)
			(conn PIPETXDATAL17 PIPETXDATAL17 <== PCIE PIPETXDATAL17)
		)
		(element PIPETXDATAL20 1
			(pin PIPETXDATAL20 input)
			(conn PIPETXDATAL20 PIPETXDATAL20 <== PCIE PIPETXDATAL20)
		)
		(element PIPETXDATAL21 1
			(pin PIPETXDATAL21 input)
			(conn PIPETXDATAL21 PIPETXDATAL21 <== PCIE PIPETXDATAL21)
		)
		(element PIPETXDATAL22 1
			(pin PIPETXDATAL22 input)
			(conn PIPETXDATAL22 PIPETXDATAL22 <== PCIE PIPETXDATAL22)
		)
		(element PIPETXDATAL23 1
			(pin PIPETXDATAL23 input)
			(conn PIPETXDATAL23 PIPETXDATAL23 <== PCIE PIPETXDATAL23)
		)
		(element PIPETXDATAL24 1
			(pin PIPETXDATAL24 input)
			(conn PIPETXDATAL24 PIPETXDATAL24 <== PCIE PIPETXDATAL24)
		)
		(element PIPETXDATAL25 1
			(pin PIPETXDATAL25 input)
			(conn PIPETXDATAL25 PIPETXDATAL25 <== PCIE PIPETXDATAL25)
		)
		(element PIPETXDATAL26 1
			(pin PIPETXDATAL26 input)
			(conn PIPETXDATAL26 PIPETXDATAL26 <== PCIE PIPETXDATAL26)
		)
		(element PIPETXDATAL27 1
			(pin PIPETXDATAL27 input)
			(conn PIPETXDATAL27 PIPETXDATAL27 <== PCIE PIPETXDATAL27)
		)
		(element PIPETXDATAL30 1
			(pin PIPETXDATAL30 input)
			(conn PIPETXDATAL30 PIPETXDATAL30 <== PCIE PIPETXDATAL30)
		)
		(element PIPETXDATAL31 1
			(pin PIPETXDATAL31 input)
			(conn PIPETXDATAL31 PIPETXDATAL31 <== PCIE PIPETXDATAL31)
		)
		(element PIPETXDATAL32 1
			(pin PIPETXDATAL32 input)
			(conn PIPETXDATAL32 PIPETXDATAL32 <== PCIE PIPETXDATAL32)
		)
		(element PIPETXDATAL33 1
			(pin PIPETXDATAL33 input)
			(conn PIPETXDATAL33 PIPETXDATAL33 <== PCIE PIPETXDATAL33)
		)
		(element PIPETXDATAL34 1
			(pin PIPETXDATAL34 input)
			(conn PIPETXDATAL34 PIPETXDATAL34 <== PCIE PIPETXDATAL34)
		)
		(element PIPETXDATAL35 1
			(pin PIPETXDATAL35 input)
			(conn PIPETXDATAL35 PIPETXDATAL35 <== PCIE PIPETXDATAL35)
		)
		(element PIPETXDATAL36 1
			(pin PIPETXDATAL36 input)
			(conn PIPETXDATAL36 PIPETXDATAL36 <== PCIE PIPETXDATAL36)
		)
		(element PIPETXDATAL37 1
			(pin PIPETXDATAL37 input)
			(conn PIPETXDATAL37 PIPETXDATAL37 <== PCIE PIPETXDATAL37)
		)
		(element PIPETXDATAL40 1
			(pin PIPETXDATAL40 input)
			(conn PIPETXDATAL40 PIPETXDATAL40 <== PCIE PIPETXDATAL40)
		)
		(element PIPETXDATAL41 1
			(pin PIPETXDATAL41 input)
			(conn PIPETXDATAL41 PIPETXDATAL41 <== PCIE PIPETXDATAL41)
		)
		(element PIPETXDATAL42 1
			(pin PIPETXDATAL42 input)
			(conn PIPETXDATAL42 PIPETXDATAL42 <== PCIE PIPETXDATAL42)
		)
		(element PIPETXDATAL43 1
			(pin PIPETXDATAL43 input)
			(conn PIPETXDATAL43 PIPETXDATAL43 <== PCIE PIPETXDATAL43)
		)
		(element PIPETXDATAL44 1
			(pin PIPETXDATAL44 input)
			(conn PIPETXDATAL44 PIPETXDATAL44 <== PCIE PIPETXDATAL44)
		)
		(element PIPETXDATAL45 1
			(pin PIPETXDATAL45 input)
			(conn PIPETXDATAL45 PIPETXDATAL45 <== PCIE PIPETXDATAL45)
		)
		(element PIPETXDATAL46 1
			(pin PIPETXDATAL46 input)
			(conn PIPETXDATAL46 PIPETXDATAL46 <== PCIE PIPETXDATAL46)
		)
		(element PIPETXDATAL47 1
			(pin PIPETXDATAL47 input)
			(conn PIPETXDATAL47 PIPETXDATAL47 <== PCIE PIPETXDATAL47)
		)
		(element PIPETXDATAL50 1
			(pin PIPETXDATAL50 input)
			(conn PIPETXDATAL50 PIPETXDATAL50 <== PCIE PIPETXDATAL50)
		)
		(element PIPETXDATAL51 1
			(pin PIPETXDATAL51 input)
			(conn PIPETXDATAL51 PIPETXDATAL51 <== PCIE PIPETXDATAL51)
		)
		(element PIPETXDATAL52 1
			(pin PIPETXDATAL52 input)
			(conn PIPETXDATAL52 PIPETXDATAL52 <== PCIE PIPETXDATAL52)
		)
		(element PIPETXDATAL53 1
			(pin PIPETXDATAL53 input)
			(conn PIPETXDATAL53 PIPETXDATAL53 <== PCIE PIPETXDATAL53)
		)
		(element PIPETXDATAL54 1
			(pin PIPETXDATAL54 input)
			(conn PIPETXDATAL54 PIPETXDATAL54 <== PCIE PIPETXDATAL54)
		)
		(element PIPETXDATAL55 1
			(pin PIPETXDATAL55 input)
			(conn PIPETXDATAL55 PIPETXDATAL55 <== PCIE PIPETXDATAL55)
		)
		(element PIPETXDATAL56 1
			(pin PIPETXDATAL56 input)
			(conn PIPETXDATAL56 PIPETXDATAL56 <== PCIE PIPETXDATAL56)
		)
		(element PIPETXDATAL57 1
			(pin PIPETXDATAL57 input)
			(conn PIPETXDATAL57 PIPETXDATAL57 <== PCIE PIPETXDATAL57)
		)
		(element PIPETXDATAL60 1
			(pin PIPETXDATAL60 input)
			(conn PIPETXDATAL60 PIPETXDATAL60 <== PCIE PIPETXDATAL60)
		)
		(element PIPETXDATAL61 1
			(pin PIPETXDATAL61 input)
			(conn PIPETXDATAL61 PIPETXDATAL61 <== PCIE PIPETXDATAL61)
		)
		(element PIPETXDATAL62 1
			(pin PIPETXDATAL62 input)
			(conn PIPETXDATAL62 PIPETXDATAL62 <== PCIE PIPETXDATAL62)
		)
		(element PIPETXDATAL63 1
			(pin PIPETXDATAL63 input)
			(conn PIPETXDATAL63 PIPETXDATAL63 <== PCIE PIPETXDATAL63)
		)
		(element PIPETXDATAL64 1
			(pin PIPETXDATAL64 input)
			(conn PIPETXDATAL64 PIPETXDATAL64 <== PCIE PIPETXDATAL64)
		)
		(element PIPETXDATAL65 1
			(pin PIPETXDATAL65 input)
			(conn PIPETXDATAL65 PIPETXDATAL65 <== PCIE PIPETXDATAL65)
		)
		(element PIPETXDATAL66 1
			(pin PIPETXDATAL66 input)
			(conn PIPETXDATAL66 PIPETXDATAL66 <== PCIE PIPETXDATAL66)
		)
		(element PIPETXDATAL67 1
			(pin PIPETXDATAL67 input)
			(conn PIPETXDATAL67 PIPETXDATAL67 <== PCIE PIPETXDATAL67)
		)
		(element PIPETXDATAL70 1
			(pin PIPETXDATAL70 input)
			(conn PIPETXDATAL70 PIPETXDATAL70 <== PCIE PIPETXDATAL70)
		)
		(element PIPETXDATAL71 1
			(pin PIPETXDATAL71 input)
			(conn PIPETXDATAL71 PIPETXDATAL71 <== PCIE PIPETXDATAL71)
		)
		(element PIPETXDATAL72 1
			(pin PIPETXDATAL72 input)
			(conn PIPETXDATAL72 PIPETXDATAL72 <== PCIE PIPETXDATAL72)
		)
		(element PIPETXDATAL73 1
			(pin PIPETXDATAL73 input)
			(conn PIPETXDATAL73 PIPETXDATAL73 <== PCIE PIPETXDATAL73)
		)
		(element PIPETXDATAL74 1
			(pin PIPETXDATAL74 input)
			(conn PIPETXDATAL74 PIPETXDATAL74 <== PCIE PIPETXDATAL74)
		)
		(element PIPETXDATAL75 1
			(pin PIPETXDATAL75 input)
			(conn PIPETXDATAL75 PIPETXDATAL75 <== PCIE PIPETXDATAL75)
		)
		(element PIPETXDATAL76 1
			(pin PIPETXDATAL76 input)
			(conn PIPETXDATAL76 PIPETXDATAL76 <== PCIE PIPETXDATAL76)
		)
		(element PIPETXDATAL77 1
			(pin PIPETXDATAL77 input)
			(conn PIPETXDATAL77 PIPETXDATAL77 <== PCIE PIPETXDATAL77)
		)
		(element PIPETXDETECTRXLOOPBACKL0 1
			(pin PIPETXDETECTRXLOOPBACKL0 input)
			(conn PIPETXDETECTRXLOOPBACKL0 PIPETXDETECTRXLOOPBACKL0 <== PCIE PIPETXDETECTRXLOOPBACKL0)
		)
		(element PIPETXDETECTRXLOOPBACKL1 1
			(pin PIPETXDETECTRXLOOPBACKL1 input)
			(conn PIPETXDETECTRXLOOPBACKL1 PIPETXDETECTRXLOOPBACKL1 <== PCIE PIPETXDETECTRXLOOPBACKL1)
		)
		(element PIPETXDETECTRXLOOPBACKL2 1
			(pin PIPETXDETECTRXLOOPBACKL2 input)
			(conn PIPETXDETECTRXLOOPBACKL2 PIPETXDETECTRXLOOPBACKL2 <== PCIE PIPETXDETECTRXLOOPBACKL2)
		)
		(element PIPETXDETECTRXLOOPBACKL3 1
			(pin PIPETXDETECTRXLOOPBACKL3 input)
			(conn PIPETXDETECTRXLOOPBACKL3 PIPETXDETECTRXLOOPBACKL3 <== PCIE PIPETXDETECTRXLOOPBACKL3)
		)
		(element PIPETXDETECTRXLOOPBACKL4 1
			(pin PIPETXDETECTRXLOOPBACKL4 input)
			(conn PIPETXDETECTRXLOOPBACKL4 PIPETXDETECTRXLOOPBACKL4 <== PCIE PIPETXDETECTRXLOOPBACKL4)
		)
		(element PIPETXDETECTRXLOOPBACKL5 1
			(pin PIPETXDETECTRXLOOPBACKL5 input)
			(conn PIPETXDETECTRXLOOPBACKL5 PIPETXDETECTRXLOOPBACKL5 <== PCIE PIPETXDETECTRXLOOPBACKL5)
		)
		(element PIPETXDETECTRXLOOPBACKL6 1
			(pin PIPETXDETECTRXLOOPBACKL6 input)
			(conn PIPETXDETECTRXLOOPBACKL6 PIPETXDETECTRXLOOPBACKL6 <== PCIE PIPETXDETECTRXLOOPBACKL6)
		)
		(element PIPETXDETECTRXLOOPBACKL7 1
			(pin PIPETXDETECTRXLOOPBACKL7 input)
			(conn PIPETXDETECTRXLOOPBACKL7 PIPETXDETECTRXLOOPBACKL7 <== PCIE PIPETXDETECTRXLOOPBACKL7)
		)
		(element PIPETXELECIDLEL0 1
			(pin PIPETXELECIDLEL0 input)
			(conn PIPETXELECIDLEL0 PIPETXELECIDLEL0 <== PCIE PIPETXELECIDLEL0)
		)
		(element PIPETXELECIDLEL1 1
			(pin PIPETXELECIDLEL1 input)
			(conn PIPETXELECIDLEL1 PIPETXELECIDLEL1 <== PCIE PIPETXELECIDLEL1)
		)
		(element PIPETXELECIDLEL2 1
			(pin PIPETXELECIDLEL2 input)
			(conn PIPETXELECIDLEL2 PIPETXELECIDLEL2 <== PCIE PIPETXELECIDLEL2)
		)
		(element PIPETXELECIDLEL3 1
			(pin PIPETXELECIDLEL3 input)
			(conn PIPETXELECIDLEL3 PIPETXELECIDLEL3 <== PCIE PIPETXELECIDLEL3)
		)
		(element PIPETXELECIDLEL4 1
			(pin PIPETXELECIDLEL4 input)
			(conn PIPETXELECIDLEL4 PIPETXELECIDLEL4 <== PCIE PIPETXELECIDLEL4)
		)
		(element PIPETXELECIDLEL5 1
			(pin PIPETXELECIDLEL5 input)
			(conn PIPETXELECIDLEL5 PIPETXELECIDLEL5 <== PCIE PIPETXELECIDLEL5)
		)
		(element PIPETXELECIDLEL6 1
			(pin PIPETXELECIDLEL6 input)
			(conn PIPETXELECIDLEL6 PIPETXELECIDLEL6 <== PCIE PIPETXELECIDLEL6)
		)
		(element PIPETXELECIDLEL7 1
			(pin PIPETXELECIDLEL7 input)
			(conn PIPETXELECIDLEL7 PIPETXELECIDLEL7 <== PCIE PIPETXELECIDLEL7)
		)
		(element PMCAPABILITYD1SUPPORT 0
			(cfg FALSE TRUE)
		)
		(element PMCAPABILITYD2SUPPORT 0
			(cfg FALSE TRUE)
		)
		(element PMCAPABILITYDSI 0
			(cfg FALSE TRUE)
		)
		(element PMDATASCALE0 0
			(cfg 3 2 1 0)
		)
		(element PMDATASCALE1 0
			(cfg 3 2 1 0)
		)
		(element PMDATASCALE2 0
			(cfg 3 2 1 0)
		)
		(element PMDATASCALE3 0
			(cfg 3 2 1 0)
		)
		(element PMDATASCALE4 0
			(cfg 3 2 1 0)
		)
		(element PMDATASCALE5 0
			(cfg 3 2 1 0)
		)
		(element PMDATASCALE6 0
			(cfg 3 2 1 0)
		)
		(element PMDATASCALE7 0
			(cfg 3 2 1 0)
		)
		(element PMDATASCALE8 0
			(cfg 3 2 1 0)
		)
		(element RAMSHARETXRX 0
			(cfg FALSE TRUE)
		)
		(element RESETMODE 0
			(cfg FALSE TRUE)
		)
		(element RETRYRAMREADLATENCY 0
			(cfg 7 6 5 4 3 2 1 0)
		)
		(element RETRYRAMWIDTH 0
			(cfg 1 0)
		)
		(element RETRYRAMWRITELATENCY 0
			(cfg 7 6 5 4 3 2 1 0)
		)
		(element RETRYREADADDRPIPE 0
			(cfg FALSE TRUE)
		)
		(element RETRYREADDATAPIPE 0
			(cfg FALSE TRUE)
		)
		(element RETRYWRITEPIPE 0
			(cfg FALSE TRUE)
		)
		(element RXREADADDRPIPE 0
			(cfg FALSE TRUE)
		)
		(element RXREADDATAPIPE 0
			(cfg FALSE TRUE)
		)
		(element RXWRITEPIPE 0
			(cfg FALSE TRUE)
		)
		(element SCANENABLEN 1
			(pin SCANENABLEN output)
			(conn SCANENABLEN SCANENABLEN ==> PCIE SCANENABLEN)
		)
		(element SCANIN0 1
			(pin SCANIN0 output)
			(conn SCANIN0 SCANIN0 ==> PCIE SCANIN0)
		)
		(element SCANIN1 1
			(pin SCANIN1 output)
			(conn SCANIN1 SCANIN1 ==> PCIE SCANIN1)
		)
		(element SCANIN2 1
			(pin SCANIN2 output)
			(conn SCANIN2 SCANIN2 ==> PCIE SCANIN2)
		)
		(element SCANIN3 1
			(pin SCANIN3 output)
			(conn SCANIN3 SCANIN3 ==> PCIE SCANIN3)
		)
		(element SCANIN4 1
			(pin SCANIN4 output)
			(conn SCANIN4 SCANIN4 ==> PCIE SCANIN4)
		)
		(element SCANIN5 1
			(pin SCANIN5 output)
			(conn SCANIN5 SCANIN5 ==> PCIE SCANIN5)
		)
		(element SCANIN6 1
			(pin SCANIN6 output)
			(conn SCANIN6 SCANIN6 ==> PCIE SCANIN6)
		)
		(element SCANIN7 1
			(pin SCANIN7 output)
			(conn SCANIN7 SCANIN7 ==> PCIE SCANIN7)
		)
		(element SCANMODEN 1
			(pin SCANMODEN output)
			(conn SCANMODEN SCANMODEN ==> PCIE SCANMODEN)
		)
		(element MAXPAYLOADSIZE0 1
			(pin MAXPAYLOADSIZE0 input)
			(conn MAXPAYLOADSIZE0 MAXPAYLOADSIZE0 <== PCIE MAXPAYLOADSIZE0)
		)
		(element MAXPAYLOADSIZE1 1
			(pin MAXPAYLOADSIZE1 input)
			(conn MAXPAYLOADSIZE1 MAXPAYLOADSIZE1 <== PCIE MAXPAYLOADSIZE1)
		)
		(element MAXPAYLOADSIZE2 1
			(pin MAXPAYLOADSIZE2 input)
			(conn MAXPAYLOADSIZE2 MAXPAYLOADSIZE2 <== PCIE MAXPAYLOADSIZE2)
		)
		(element MAXREADREQUESTSIZE0 1
			(pin MAXREADREQUESTSIZE0 input)
			(conn MAXREADREQUESTSIZE0 MAXREADREQUESTSIZE0 <== PCIE MAXREADREQUESTSIZE0)
		)
		(element MAXREADREQUESTSIZE1 1
			(pin MAXREADREQUESTSIZE1 input)
			(conn MAXREADREQUESTSIZE1 MAXREADREQUESTSIZE1 <== PCIE MAXREADREQUESTSIZE1)
		)
		(element MAXREADREQUESTSIZE2 1
			(pin MAXREADREQUESTSIZE2 input)
			(conn MAXREADREQUESTSIZE2 MAXREADREQUESTSIZE2 <== PCIE MAXREADREQUESTSIZE2)
		)
		(element IOSPACEENABLE 1
			(pin IOSPACEENABLE input)
			(conn IOSPACEENABLE IOSPACEENABLE <== PCIE IOSPACEENABLE)
		)
		(element MEMSPACEENABLE 1
			(pin MEMSPACEENABLE input)
			(conn MEMSPACEENABLE MEMSPACEENABLE <== PCIE MEMSPACEENABLE)
		)
		(element SELECTASMODE 0
			(cfg FALSE TRUE)
		)
		(element SELECTDLLIF 0
			(cfg FALSE TRUE)
		)
		(element SERRENABLE 1
			(pin SERRENABLE input)
			(conn SERRENABLE SERRENABLE <== PCIE SERRENABLE)
		)
		(element SLOTCAPABILITYATTBUTTONPRESENT 0
			(cfg FALSE TRUE)
		)
		(element SLOTCAPABILITYATTINDICATORPRESENT 0
			(cfg FALSE TRUE)
		)
		(element SLOTCAPABILITYHOTPLUGCAPABLE 0
			(cfg FALSE TRUE)
		)
		(element SLOTCAPABILITYHOTPLUGSURPRISE 0
			(cfg FALSE TRUE)
		)
		(element SLOTCAPABILITYMSLSENSORPRESENT 0
			(cfg FALSE TRUE)
		)
		(element SLOTCAPABILITYPOWERCONTROLLERPRESENT 0
			(cfg FALSE TRUE)
		)
		(element SLOTCAPABILITYPOWERINDICATORPRESENT 0
			(cfg FALSE TRUE)
		)
		(element SLOTIMPLEMENTED 0
			(cfg FALSE TRUE)
		)
		(element TLRAMREADLATENCY 0
			(cfg 7 6 5 4 3 2 1 0)
		)
		(element TLRAMWIDTH 0
			(cfg 1 0)
		)
		(element TLRAMWRITELATENCY 0
			(cfg 7 6 5 4 3 2 1 0)
		)
		(element TXREADADDRPIPE 0
			(cfg FALSE TRUE)
		)
		(element TXREADDATAPIPE 0
			(cfg FALSE TRUE)
		)
		(element TXWRITEPIPE 0
			(cfg FALSE TRUE)
		)
		(element UPSTREAMFACING 0
			(cfg FALSE TRUE)
		)
		(element URREPORTINGENABLE 1
			(pin URREPORTINGENABLE input)
			(conn URREPORTINGENABLE URREPORTINGENABLE <== PCIE URREPORTINGENABLE)
		)
		(element XLINKSUPPORTED 0
			(cfg FALSE TRUE)
		)
		(element XPMAXPAYLOAD 0
			(cfg 7 6 5 4 3 2 1 0)
		)
		(element XPRCBCONTROL 0
			(cfg 1 0)
		)
	)
	(primitive_def PLL_ADV 105 222
		(pin SKEWSTB SKEWSTB input)
		(pin SKEWRST SKEWRST input)
		(pin SKEWCLKIN2 SKEWCLKIN2 input)
		(pin SKEWCLKIN1 SKEWCLKIN1 input)
		(pin RST RST input)
		(pin REL REL input)
		(pin MANPULF MANPULF input)
		(pin MANPDLF MANPDLF input)
		(pin ENOUTSYNC ENOUTSYNC input)
		(pin DWE DWE input)
		(pin DI15 DI15 input)
		(pin DI14 DI14 input)
		(pin DI13 DI13 input)
		(pin DI12 DI12 input)
		(pin DI11 DI11 input)
		(pin DI10 DI10 input)
		(pin DI9 DI9 input)
		(pin DI8 DI8 input)
		(pin DI7 DI7 input)
		(pin DI6 DI6 input)
		(pin DI5 DI5 input)
		(pin DI4 DI4 input)
		(pin DI3 DI3 input)
		(pin DI2 DI2 input)
		(pin DI1 DI1 input)
		(pin DI0 DI0 input)
		(pin DEN DEN input)
		(pin DCLK DCLK input)
		(pin DADDR4 DADDR4 input)
		(pin DADDR3 DADDR3 input)
		(pin DADDR2 DADDR2 input)
		(pin DADDR1 DADDR1 input)
		(pin DADDR0 DADDR0 input)
		(pin CLKINSEL CLKINSEL input)
		(pin CLKIN2 CLKIN2 input)
		(pin CLKIN1 CLKIN1 input)
		(pin CLKFBIN CLKFBIN input)
		(pin CLKBRST CLKBRST input)
		(pin TEST34 TEST34 output)
		(pin TEST33 TEST33 output)
		(pin TEST32 TEST32 output)
		(pin TEST31 TEST31 output)
		(pin TEST30 TEST30 output)
		(pin TEST29 TEST29 output)
		(pin TEST28 TEST28 output)
		(pin TEST27 TEST27 output)
		(pin TEST26 TEST26 output)
		(pin TEST25 TEST25 output)
		(pin TEST24 TEST24 output)
		(pin TEST23 TEST23 output)
		(pin TEST22 TEST22 output)
		(pin TEST21 TEST21 output)
		(pin TEST20 TEST20 output)
		(pin TEST19 TEST19 output)
		(pin TEST18 TEST18 output)
		(pin TEST17 TEST17 output)
		(pin TEST16 TEST16 output)
		(pin TEST15 TEST15 output)
		(pin TEST14 TEST14 output)
		(pin TEST13 TEST13 output)
		(pin TEST12 TEST12 output)
		(pin TEST11 TEST11 output)
		(pin TEST10 TEST10 output)
		(pin TEST9 TEST9 output)
		(pin TEST8 TEST8 output)
		(pin TEST7 TEST7 output)
		(pin TEST6 TEST6 output)
		(pin TEST5 TEST5 output)
		(pin TEST4 TEST4 output)
		(pin TEST3 TEST3 output)
		(pin TEST2 TEST2 output)
		(pin TEST1 TEST1 output)
		(pin TEST0 TEST0 output)
		(pin LOCKED LOCKED output)
		(pin DRDY DRDY output)
		(pin DO15 DO15 output)
		(pin DO14 DO14 output)
		(pin DO13 DO13 output)
		(pin DO12 DO12 output)
		(pin DO11 DO11 output)
		(pin DO10 DO10 output)
		(pin DO9 DO9 output)
		(pin DO8 DO8 output)
		(pin DO7 DO7 output)
		(pin DO6 DO6 output)
		(pin DO5 DO5 output)
		(pin DO4 DO4 output)
		(pin DO3 DO3 output)
		(pin DO2 DO2 output)
		(pin DO1 DO1 output)
		(pin DO0 DO0 output)
		(pin CLKOUTDCM5 CLKOUTDCM5 output)
		(pin CLKOUTDCM4 CLKOUTDCM4 output)
		(pin CLKOUTDCM3 CLKOUTDCM3 output)
		(pin CLKOUTDCM2 CLKOUTDCM2 output)
		(pin CLKOUTDCM1 CLKOUTDCM1 output)
		(pin CLKOUTDCM0 CLKOUTDCM0 output)
		(pin CLKOUT5 CLKOUT5 output)
		(pin CLKOUT4 CLKOUT4 output)
		(pin CLKOUT3 CLKOUT3 output)
		(pin CLKOUT2 CLKOUT2 output)
		(pin CLKOUT1 CLKOUT1 output)
		(pin CLKOUT0 CLKOUT0 output)
		(pin CLKFBOUT CLKFBOUT output)
		(pin CLKFBDCM CLKFBDCM output)
		(element PLL_CLKFBOUT_EN 0
			(cfg FALSE TRUE)
		)
		(element COMPENSATION 0
			(cfg SYSTEM_SYNCHRONOUS SOURCE_SYNCHRONOUS PLL2DCM INTERNAL EXTERNAL DCM2PLL)
		)
		(element DADDR4 1
			(pin DADDR4 output)
			(conn DADDR4 DADDR4 ==> PLL_ADV DADDR4)
		)
		(element TEST8 1
			(pin TEST8 input)
			(conn TEST8 TEST8 <== PLL_ADV TEST8)
		)
		(element PLL_CLKBURST_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element DO13 1
			(pin DO13 input)
			(conn DO13 DO13 <== PLL_ADV DO13)
		)
		(element TEST19 1
			(pin TEST19 input)
			(conn TEST19 TEST19 <== PLL_ADV TEST19)
		)
		(element DI9 1
			(pin DI9 output)
			(conn DI9 DI9 ==> PLL_ADV DI9)
		)
		(element PLL_UNLOCK_CNT 0
			(cfg 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0)
		)
		(element MANPULF 1
			(pin MANPULF output)
			(conn MANPULF MANPULF ==> MANPULFINV MANPULF_B)
			(conn MANPULF MANPULF ==> MANPULFINV MANPULF)
		)
		(element CLKBRSTINV 3
			(pin CLKBRST_B input)
			(pin CLKBRST input)
			(pin OUT output)
			(cfg CLKBRST_B CLKBRST)
			(conn CLKBRSTINV OUT ==> PLL_ADV CLKBRST)
			(conn CLKBRSTINV CLKBRST_B <== CLKBRST CLKBRST)
			(conn CLKBRSTINV CLKBRST <== CLKBRST CLKBRST)
		)
		(element TEST4 1
			(pin TEST4 input)
			(conn TEST4 TEST4 <== PLL_ADV TEST4)
		)
		(element DI11 1
			(pin DI11 output)
			(conn DI11 DI11 ==> PLL_ADV DI11)
		)
		(element PLL_CP_BIAS_TRIP_SHIFT 0
			(cfg FALSE TRUE)
		)
		(element TEST3 1
			(pin TEST3 input)
			(conn TEST3 TEST3 <== PLL_ADV TEST3)
		)
		(element DI14 1
			(pin DI14 output)
			(conn DI14 DI14 ==> PLL_ADV DI14)
		)
		(element PLL_AVDD_COMP_SET 0
			(cfg 3 2 1 0)
		)
		(element CLKINSEL 1
			(pin CLKINSEL output)
			(conn CLKINSEL CLKINSEL ==> CLKINSELINV CLKINSEL_B)
			(conn CLKINSEL CLKINSEL ==> CLKINSELINV CLKINSEL)
		)
		(element DRDY 1
			(pin DRDY input)
			(conn DRDY DRDY <== PLL_ADV DRDY)
		)
		(element PLL_SKEW_CNTRL 0
			(cfg 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0)
		)
		(element PLL_EN_TCLK1 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLK5MX 0
			(cfg 3 2 1 0)
		)
		(element PLL_SEL_SLIPD 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKOUT1_NOCOUNT 0
			(cfg FALSE TRUE)
		)
		(element PLL_RES 0
			(cfg 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0)
		)
		(element PLL_CLKOUT4_EDGE 0
			(cfg FALSE TRUE)
		)
		(element DI8 1
			(pin DI8 output)
			(conn DI8 DI8 ==> PLL_ADV DI8)
		)
		(element PLL_EN_VCO4 0
			(cfg FALSE TRUE)
		)
		(element REL 1
			(pin REL output)
			(conn REL REL ==> RELINV REL_B)
			(conn REL REL ==> RELINV REL)
		)
		(element PLL_CLKFBMX 0
			(cfg 3 2 1 0)
		)
		(element CLKOUT2 1
			(pin CLKOUT2 input)
			(conn CLKOUT2 CLKOUT2 <== PLL_ADV CLKOUT2)
		)
		(element TEST29 1
			(pin TEST29 input)
			(conn TEST29 TEST29 <== PLL_ADV TEST29)
		)
		(element DI5 1
			(pin DI5 output)
			(conn DI5 DI5 ==> PLL_ADV DI5)
		)
		(element TEST14 1
			(pin TEST14 input)
			(conn TEST14 TEST14 <== PLL_ADV TEST14)
		)
		(element ENOUTSYNCINV 3
			(pin ENOUTSYNC_B input)
			(pin ENOUTSYNC input)
			(pin OUT output)
			(cfg ENOUTSYNC_B ENOUTSYNC)
			(conn ENOUTSYNCINV OUT ==> PLL_ADV ENOUTSYNC)
			(conn ENOUTSYNCINV ENOUTSYNC_B <== ENOUTSYNC ENOUTSYNC)
			(conn ENOUTSYNCINV ENOUTSYNC <== ENOUTSYNC ENOUTSYNC)
		)
		(element SKEWRST 1
			(pin SKEWRST output)
			(conn SKEWRST SKEWRST ==> SKEWRSTINV SKEWRST_B)
			(conn SKEWRST SKEWRST ==> SKEWRSTINV SKEWRST)
		)
		(element DCLK 1
			(pin DCLK output)
			(conn DCLK DCLK ==> PLL_ADV DCLK)
		)
		(element LOCK_SLOW_FILTER 0
			(cfg LOW HIGH)
		)
		(element DI0 1
			(pin DI0 output)
			(conn DI0 DI0 ==> PLL_ADV DI0)
		)
		(element DIVCLK_DIVIDE 0
			(cfg 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27)
		)
		(element PLL_CLKFBOUT2_NOCOUNT 0
			(cfg FALSE TRUE)
		)
		(element DO2 1
			(pin DO2 input)
			(conn DO2 DO2 <== PLL_ADV DO2)
		)
		(element PLL_EN_VCO1 0
			(cfg FALSE TRUE)
		)
		(element EN_REL 0
			(cfg FALSE TRUE)
		)
		(element DADDR1 1
			(pin DADDR1 output)
			(conn DADDR1 DADDR1 ==> PLL_ADV DADDR1)
		)
		(element PLL_INTFB 0
			(cfg 3 2 1 0)
		)
		(element PLL_EN_VCO_DIV6 0
			(cfg FALSE TRUE)
		)
		(element RELINV 3
			(pin REL_B input)
			(pin REL input)
			(pin OUT output)
			(cfg REL_B REL)
			(conn RELINV OUT ==> PLL_ADV REL)
			(conn RELINV REL_B <== REL REL)
			(conn RELINV REL <== REL REL)
		)
		(element TEST13 1
			(pin TEST13 input)
			(conn TEST13 TEST13 <== PLL_ADV TEST13)
		)
		(element PLL_CLKOUT0_NOCOUNT 0
			(cfg FALSE TRUE)
		)
		(element DI1 1
			(pin DI1 output)
			(conn DI1 DI1 ==> PLL_ADV DI1)
		)
		(element CLKOUTDCM5 1
			(pin CLKOUTDCM5 input)
			(conn CLKOUTDCM5 CLKOUTDCM5 <== PLL_ADV CLKOUTDCM5)
		)
		(element PLL_CLKFB_MUX_SEL 0
			(cfg 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16)
		)
		(element DO6 1
			(pin DO6 input)
			(conn DO6 DO6 <== PLL_ADV DO6)
		)
		(element TEST20 1
			(pin TEST20 input)
			(conn TEST20 TEST20 <== PLL_ADV TEST20)
		)
		(element TEST26 1
			(pin TEST26 input)
			(conn TEST26 TEST26 <== PLL_ADV TEST26)
		)
		(element TEST30 1
			(pin TEST30 input)
			(conn TEST30 TEST30 <== PLL_ADV TEST30)
		)
		(element PLL_CLKOUT5_EDGE 0
			(cfg FALSE TRUE)
		)
		(element PLL_EN_TCLK0 0
			(cfg FALSE TRUE)
		)
		(element LOCK_FAST_FILTER 0
			(cfg LOW HIGH)
		)
		(element DO14 1
			(pin DO14 input)
			(conn DO14 DO14 <== PLL_ADV DO14)
		)
		(element CLKFBOUT 1
			(pin CLKFBOUT input)
			(conn CLKFBOUT CLKFBOUT <== PLL_ADV CLKFBOUT)
		)
		(element PLL_AVDD_VBG_PD 0
			(cfg 3 2 1 0)
		)
		(element DI2 1
			(pin DI2 output)
			(conn DI2 DI2 ==> PLL_ADV DI2)
		)
		(element TEST25 1
			(pin TEST25 input)
			(conn TEST25 TEST25 <== PLL_ADV TEST25)
		)
		(element TEST33 1
			(pin TEST33 input)
			(conn TEST33 TEST33 <== PLL_ADV TEST33)
		)
		(element PLL_CLK1MX 0
			(cfg 3 2 1 0)
		)
		(element PLL_CLKOUT0_EN 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKOUT3_EN 0
			(cfg FALSE TRUE)
		)
		(element MANPULFINV 3
			(pin MANPULF_B input)
			(pin MANPULF input)
			(pin OUT output)
			(cfg MANPULF_B MANPULF)
			(conn MANPULFINV OUT ==> PLL_ADV MANPULF)
			(conn MANPULFINV MANPULF_B <== MANPULF MANPULF)
			(conn MANPULFINV MANPULF <== MANPULF MANPULF)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> RSTINV RST_B)
			(conn RST RST ==> RSTINV RST)
		)
		(element PLL_EN_TCLK2 0
			(cfg FALSE TRUE)
		)
		(element TEST0 1
			(pin TEST0 input)
			(conn TEST0 TEST0 <== PLL_ADV TEST0)
		)
		(element PLL_EN_VCO2 0
			(cfg FALSE TRUE)
		)
		(element CLKFBDCM 1
			(pin CLKFBDCM input)
			(conn CLKFBDCM CLKFBDCM <== PLL_ADV CLKFBDCM)
		)
		(element DO8 1
			(pin DO8 input)
			(conn DO8 DO8 <== PLL_ADV DO8)
		)
		(element PLL_MAN_LF_EN 0
			(cfg FALSE TRUE)
		)
		(element PLL_EN_VCO7 0
			(cfg FALSE TRUE)
		)
		(element PLL_NBTI_EN 0
			(cfg FALSE TRUE)
		)
		(element DI13 1
			(pin DI13 output)
			(conn DI13 DI13 ==> PLL_ADV DI13)
		)
		(element PLL_AVDD_VBG_SEL 0
			(cfg 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0)
		)
		(element DI6 1
			(pin DI6 output)
			(conn DI6 DI6 ==> PLL_ADV DI6)
		)
		(element PLL_PMCD_MODE 0
			(cfg FALSE TRUE)
		)
		(element PLL_LOCK_CNT_RST_FAST 0
			(cfg FALSE TRUE)
		)
		(element TEST12 1
			(pin TEST12 input)
			(conn TEST12 TEST12 <== PLL_ADV TEST12)
		)
		(element TEST7 1
			(pin TEST7 input)
			(conn TEST7 TEST7 <== PLL_ADV TEST7)
		)
		(element TEST10 1
			(pin TEST10 input)
			(conn TEST10 TEST10 <== PLL_ADV TEST10)
		)
		(element PLL_CLKFBOUT2_EDGE 0
			(cfg FALSE TRUE)
		)
		(element PLL_PWRD_CFG 0
			(cfg FALSE TRUE)
		)
		(element TEST16 1
			(pin TEST16 input)
			(conn TEST16 TEST16 <== PLL_ADV TEST16)
		)
		(element CLKOUTDCM2 1
			(pin CLKOUTDCM2 input)
			(conn CLKOUTDCM2 CLKOUTDCM2 <== PLL_ADV CLKOUTDCM2)
		)
		(element PLL_CLKOUT4_NOCOUNT 0
			(cfg FALSE TRUE)
		)
		(element SKEWCLKIN1INV 3
			(pin SKEWCLKIN1_B input)
			(pin SKEWCLKIN1 input)
			(pin OUT output)
			(cfg SKEWCLKIN1_B SKEWCLKIN1)
			(conn SKEWCLKIN1INV OUT ==> PLL_ADV SKEWCLKIN1)
			(conn SKEWCLKIN1INV SKEWCLKIN1_B <== SKEWCLKIN1 SKEWCLKIN1)
			(conn SKEWCLKIN1INV SKEWCLKIN1 <== SKEWCLKIN1 SKEWCLKIN1)
		)
		(element PLL_UNLOCK_CNT_RST_FAST 0
			(cfg FALSE TRUE)
		)
		(element MANPDLF 1
			(pin MANPDLF output)
			(conn MANPDLF MANPDLF ==> MANPDLFINV MANPDLF_B)
			(conn MANPDLF MANPDLF ==> MANPDLFINV MANPDLF)
		)
		(element TEST32 1
			(pin TEST32 input)
			(conn TEST32 TEST32 <== PLL_ADV TEST32)
		)
		(element PLL_CLKOUT1_EN 0
			(cfg FALSE TRUE)
		)
		(element DO1 1
			(pin DO1 input)
			(conn DO1 DO1 <== PLL_ADV DO1)
		)
		(element DO15 1
			(pin DO15 input)
			(conn DO15 DO15 <== PLL_ADV DO15)
		)
		(element TEST17 1
			(pin TEST17 input)
			(conn TEST17 TEST17 <== PLL_ADV TEST17)
		)
		(element PLL_LF_PEN 0
			(cfg 3 2 1 0)
		)
		(element RESET_ON_LOSS_OF_LOCK 0
			(cfg FALSE TRUE)
		)
		(element SKEWSTBINV 3
			(pin SKEWSTB_B input)
			(pin SKEWSTB input)
			(pin OUT output)
			(cfg SKEWSTB_B SKEWSTB)
			(conn SKEWSTBINV OUT ==> PLL_ADV SKEWSTB)
			(conn SKEWSTBINV SKEWSTB_B <== SKEWSTB SKEWSTB)
			(conn SKEWSTBINV SKEWSTB <== SKEWSTB SKEWSTB)
		)
		(element TEST23 1
			(pin TEST23 input)
			(conn TEST23 TEST23 <== PLL_ADV TEST23)
		)
		(element PLL_EN_DLY 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKOUT2_EDGE 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLK2MX 0
			(cfg 3 2 1 0)
		)
		(element PLL_CLKOUT2_NOCOUNT 0
			(cfg FALSE TRUE)
		)
		(element DO5 1
			(pin DO5 input)
			(conn DO5 DO5 <== PLL_ADV DO5)
		)
		(element DI12 1
			(pin DI12 output)
			(conn DI12 DI12 ==> PLL_ADV DI12)
		)
		(element CLKOUTDCM4 1
			(pin CLKOUTDCM4 input)
			(conn CLKOUTDCM4 CLKOUTDCM4 <== PLL_ADV CLKOUTDCM4)
		)
		(element PLL_DVDD_VBG_PD 0
			(cfg 3 2 1 0)
		)
		(element DI7 1
			(pin DI7 output)
			(conn DI7 DI7 ==> PLL_ADV DI7)
		)
		(element DEN 1
			(pin DEN output)
			(conn DEN DEN ==> PLL_ADV DEN)
		)
		(element PLL_2_DCM2_CLK_SEL 0
			(cfg 7 6 5 4 3 2 1 0)
		)
		(element DI3 1
			(pin DI3 output)
			(conn DI3 DI3 ==> PLL_ADV DI3)
		)
		(element PLL_DVDD_COMP_SET 0
			(cfg 3 2 1 0)
		)
		(element PLL_INC_SLOCK 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLK3MX 0
			(cfg 3 2 1 0)
		)
		(element PLL_EN_TCLK3 0
			(cfg FALSE TRUE)
		)
		(element PLL_EN_VCO6 0
			(cfg FALSE TRUE)
		)
		(element PLL_EN_VCO_DIV1 0
			(cfg FALSE TRUE)
		)
		(element CLKOUT0 1
			(pin CLKOUT0 input)
			(conn CLKOUT0 CLKOUT0 <== PLL_ADV CLKOUT0)
		)
		(element TEST24 1
			(pin TEST24 input)
			(conn TEST24 TEST24 <== PLL_ADV TEST24)
		)
		(element WAIT_DCM2_LOCK 0
			(cfg FALSE TRUE)
		)
		(element PLL_EN_VCO3 0
			(cfg FALSE TRUE)
		)
		(element TEST11 1
			(pin TEST11 input)
			(conn TEST11 TEST11 <== PLL_ADV TEST11)
		)
		(element SKEWCLKIN2 1
			(pin SKEWCLKIN2 output)
			(conn SKEWCLKIN2 SKEWCLKIN2 ==> SKEWCLKIN2INV SKEWCLKIN2_B)
			(conn SKEWCLKIN2 SKEWCLKIN2 ==> SKEWCLKIN2INV SKEWCLKIN2)
		)
		(element PLL_VLFHIGH_DIS 0
			(cfg FALSE TRUE)
		)
		(element CLKOUTDCM0 1
			(pin CLKOUTDCM0 input)
			(conn CLKOUTDCM0 CLKOUTDCM0 <== PLL_ADV CLKOUTDCM0)
		)
		(element PLL_ADV 105 # BEL
			(pin TEST34 output)
			(pin TEST33 output)
			(pin TEST32 output)
			(pin TEST31 output)
			(pin TEST30 output)
			(pin TEST29 output)
			(pin TEST28 output)
			(pin TEST27 output)
			(pin TEST26 output)
			(pin TEST25 output)
			(pin TEST24 output)
			(pin TEST23 output)
			(pin TEST22 output)
			(pin TEST21 output)
			(pin TEST20 output)
			(pin TEST19 output)
			(pin TEST18 output)
			(pin TEST17 output)
			(pin TEST16 output)
			(pin TEST15 output)
			(pin TEST14 output)
			(pin TEST13 output)
			(pin TEST12 output)
			(pin TEST11 output)
			(pin TEST10 output)
			(pin TEST9 output)
			(pin TEST8 output)
			(pin TEST7 output)
			(pin TEST6 output)
			(pin TEST5 output)
			(pin TEST4 output)
			(pin TEST3 output)
			(pin TEST2 output)
			(pin TEST1 output)
			(pin TEST0 output)
			(pin SKEWSTB input)
			(pin SKEWRST input)
			(pin SKEWCLKIN2 input)
			(pin SKEWCLKIN1 input)
			(pin RST input)
			(pin REL input)
			(pin MANPULF input)
			(pin MANPDLF input)
			(pin LOCKED output)
			(pin ENOUTSYNC input)
			(pin DWE input)
			(pin DRDY output)
			(pin DO15 output)
			(pin DO14 output)
			(pin DO13 output)
			(pin DO12 output)
			(pin DO11 output)
			(pin DO10 output)
			(pin DO9 output)
			(pin DO8 output)
			(pin DO7 output)
			(pin DO6 output)
			(pin DO5 output)
			(pin DO4 output)
			(pin DO3 output)
			(pin DO2 output)
			(pin DO1 output)
			(pin DO0 output)
			(pin DI15 input)
			(pin DI14 input)
			(pin DI13 input)
			(pin DI12 input)
			(pin DI11 input)
			(pin DI10 input)
			(pin DI9 input)
			(pin DI8 input)
			(pin DI7 input)
			(pin DI6 input)
			(pin DI5 input)
			(pin DI4 input)
			(pin DI3 input)
			(pin DI2 input)
			(pin DI1 input)
			(pin DI0 input)
			(pin DEN input)
			(pin DCLK input)
			(pin DADDR4 input)
			(pin DADDR3 input)
			(pin DADDR2 input)
			(pin DADDR1 input)
			(pin DADDR0 input)
			(pin CLKOUTDCM5 output)
			(pin CLKOUTDCM4 output)
			(pin CLKOUTDCM3 output)
			(pin CLKOUTDCM2 output)
			(pin CLKOUTDCM1 output)
			(pin CLKOUTDCM0 output)
			(pin CLKOUT5 output)
			(pin CLKOUT4 output)
			(pin CLKOUT3 output)
			(pin CLKOUT2 output)
			(pin CLKOUT1 output)
			(pin CLKOUT0 output)
			(pin CLKINSEL input)
			(pin CLKIN2 input)
			(pin CLKIN1 input)
			(pin CLKFBOUT output)
			(pin CLKFBIN input)
			(pin CLKFBDCM output)
			(pin CLKBRST input)
			(conn PLL_ADV TEST34 ==> TEST34 TEST34)
			(conn PLL_ADV TEST33 ==> TEST33 TEST33)
			(conn PLL_ADV TEST32 ==> TEST32 TEST32)
			(conn PLL_ADV TEST31 ==> TEST31 TEST31)
			(conn PLL_ADV TEST30 ==> TEST30 TEST30)
			(conn PLL_ADV TEST29 ==> TEST29 TEST29)
			(conn PLL_ADV TEST28 ==> TEST28 TEST28)
			(conn PLL_ADV TEST27 ==> TEST27 TEST27)
			(conn PLL_ADV TEST26 ==> TEST26 TEST26)
			(conn PLL_ADV TEST25 ==> TEST25 TEST25)
			(conn PLL_ADV TEST24 ==> TEST24 TEST24)
			(conn PLL_ADV TEST23 ==> TEST23 TEST23)
			(conn PLL_ADV TEST22 ==> TEST22 TEST22)
			(conn PLL_ADV TEST21 ==> TEST21 TEST21)
			(conn PLL_ADV TEST20 ==> TEST20 TEST20)
			(conn PLL_ADV TEST19 ==> TEST19 TEST19)
			(conn PLL_ADV TEST18 ==> TEST18 TEST18)
			(conn PLL_ADV TEST17 ==> TEST17 TEST17)
			(conn PLL_ADV TEST16 ==> TEST16 TEST16)
			(conn PLL_ADV TEST15 ==> TEST15 TEST15)
			(conn PLL_ADV TEST14 ==> TEST14 TEST14)
			(conn PLL_ADV TEST13 ==> TEST13 TEST13)
			(conn PLL_ADV TEST12 ==> TEST12 TEST12)
			(conn PLL_ADV TEST11 ==> TEST11 TEST11)
			(conn PLL_ADV TEST10 ==> TEST10 TEST10)
			(conn PLL_ADV TEST9 ==> TEST9 TEST9)
			(conn PLL_ADV TEST8 ==> TEST8 TEST8)
			(conn PLL_ADV TEST7 ==> TEST7 TEST7)
			(conn PLL_ADV TEST6 ==> TEST6 TEST6)
			(conn PLL_ADV TEST5 ==> TEST5 TEST5)
			(conn PLL_ADV TEST4 ==> TEST4 TEST4)
			(conn PLL_ADV TEST3 ==> TEST3 TEST3)
			(conn PLL_ADV TEST2 ==> TEST2 TEST2)
			(conn PLL_ADV TEST1 ==> TEST1 TEST1)
			(conn PLL_ADV TEST0 ==> TEST0 TEST0)
			(conn PLL_ADV LOCKED ==> LOCKED LOCKED)
			(conn PLL_ADV DRDY ==> DRDY DRDY)
			(conn PLL_ADV DO15 ==> DO15 DO15)
			(conn PLL_ADV DO14 ==> DO14 DO14)
			(conn PLL_ADV DO13 ==> DO13 DO13)
			(conn PLL_ADV DO12 ==> DO12 DO12)
			(conn PLL_ADV DO11 ==> DO11 DO11)
			(conn PLL_ADV DO10 ==> DO10 DO10)
			(conn PLL_ADV DO9 ==> DO9 DO9)
			(conn PLL_ADV DO8 ==> DO8 DO8)
			(conn PLL_ADV DO7 ==> DO7 DO7)
			(conn PLL_ADV DO6 ==> DO6 DO6)
			(conn PLL_ADV DO5 ==> DO5 DO5)
			(conn PLL_ADV DO4 ==> DO4 DO4)
			(conn PLL_ADV DO3 ==> DO3 DO3)
			(conn PLL_ADV DO2 ==> DO2 DO2)
			(conn PLL_ADV DO1 ==> DO1 DO1)
			(conn PLL_ADV DO0 ==> DO0 DO0)
			(conn PLL_ADV CLKOUTDCM5 ==> CLKOUTDCM5 CLKOUTDCM5)
			(conn PLL_ADV CLKOUTDCM4 ==> CLKOUTDCM4 CLKOUTDCM4)
			(conn PLL_ADV CLKOUTDCM3 ==> CLKOUTDCM3 CLKOUTDCM3)
			(conn PLL_ADV CLKOUTDCM2 ==> CLKOUTDCM2 CLKOUTDCM2)
			(conn PLL_ADV CLKOUTDCM1 ==> CLKOUTDCM1 CLKOUTDCM1)
			(conn PLL_ADV CLKOUTDCM0 ==> CLKOUTDCM0 CLKOUTDCM0)
			(conn PLL_ADV CLKOUT5 ==> CLKOUT5 CLKOUT5)
			(conn PLL_ADV CLKOUT4 ==> CLKOUT4 CLKOUT4)
			(conn PLL_ADV CLKOUT3 ==> CLKOUT3 CLKOUT3)
			(conn PLL_ADV CLKOUT2 ==> CLKOUT2 CLKOUT2)
			(conn PLL_ADV CLKOUT1 ==> CLKOUT1 CLKOUT1)
			(conn PLL_ADV CLKOUT0 ==> CLKOUT0 CLKOUT0)
			(conn PLL_ADV CLKFBOUT ==> CLKFBOUT CLKFBOUT)
			(conn PLL_ADV CLKFBDCM ==> CLKFBDCM CLKFBDCM)
			(conn PLL_ADV SKEWSTB <== SKEWSTBINV OUT)
			(conn PLL_ADV SKEWRST <== SKEWRSTINV OUT)
			(conn PLL_ADV SKEWCLKIN2 <== SKEWCLKIN2INV OUT)
			(conn PLL_ADV SKEWCLKIN1 <== SKEWCLKIN1INV OUT)
			(conn PLL_ADV RST <== RSTINV OUT)
			(conn PLL_ADV REL <== RELINV OUT)
			(conn PLL_ADV MANPULF <== MANPULFINV OUT)
			(conn PLL_ADV MANPDLF <== MANPDLFINV OUT)
			(conn PLL_ADV ENOUTSYNC <== ENOUTSYNCINV OUT)
			(conn PLL_ADV DWE <== DWE DWE)
			(conn PLL_ADV DI15 <== DI15 DI15)
			(conn PLL_ADV DI14 <== DI14 DI14)
			(conn PLL_ADV DI13 <== DI13 DI13)
			(conn PLL_ADV DI12 <== DI12 DI12)
			(conn PLL_ADV DI11 <== DI11 DI11)
			(conn PLL_ADV DI10 <== DI10 DI10)
			(conn PLL_ADV DI9 <== DI9 DI9)
			(conn PLL_ADV DI8 <== DI8 DI8)
			(conn PLL_ADV DI7 <== DI7 DI7)
			(conn PLL_ADV DI6 <== DI6 DI6)
			(conn PLL_ADV DI5 <== DI5 DI5)
			(conn PLL_ADV DI4 <== DI4 DI4)
			(conn PLL_ADV DI3 <== DI3 DI3)
			(conn PLL_ADV DI2 <== DI2 DI2)
			(conn PLL_ADV DI1 <== DI1 DI1)
			(conn PLL_ADV DI0 <== DI0 DI0)
			(conn PLL_ADV DEN <== DEN DEN)
			(conn PLL_ADV DCLK <== DCLK DCLK)
			(conn PLL_ADV DADDR4 <== DADDR4 DADDR4)
			(conn PLL_ADV DADDR3 <== DADDR3 DADDR3)
			(conn PLL_ADV DADDR2 <== DADDR2 DADDR2)
			(conn PLL_ADV DADDR1 <== DADDR1 DADDR1)
			(conn PLL_ADV DADDR0 <== DADDR0 DADDR0)
			(conn PLL_ADV CLKINSEL <== CLKINSELINV OUT)
			(conn PLL_ADV CLKIN2 <== CLKIN2 CLKIN2)
			(conn PLL_ADV CLKIN1 <== CLKIN1 CLKIN1)
			(conn PLL_ADV CLKFBIN <== CLKFBIN CLKFBIN)
			(conn PLL_ADV CLKBRST <== CLKBRSTINV OUT)
		)
		(element CLKOUT3 1
			(pin CLKOUT3 input)
			(conn CLKOUT3 CLKOUT3 <== PLL_ADV CLKOUT3)
		)
		(element PLL_DIRECT_PATH_CNTRL 0
			(cfg FALSE TRUE)
		)
		(element CLKOUTDCM3 1
			(pin CLKOUTDCM3 input)
			(conn CLKOUTDCM3 CLKOUTDCM3 <== PLL_ADV CLKOUTDCM3)
		)
		(element PLL_CLKOUT5_NOCOUNT 0
			(cfg FALSE TRUE)
		)
		(element CMT_TEST_CLK_SEL 0
			(cfg 7 6 5 4 3 2 1 0)
		)
		(element DO10 1
			(pin DO10 input)
			(conn DO10 DO10 <== PLL_ADV DO10)
		)
		(element TEST6 1
			(pin TEST6 input)
			(conn TEST6 TEST6 <== PLL_ADV TEST6)
		)
		(element DI4 1
			(pin DI4 output)
			(conn DI4 DI4 ==> PLL_ADV DI4)
		)
		(element TEST1 1
			(pin TEST1 input)
			(conn TEST1 TEST1 <== PLL_ADV TEST1)
		)
		(element DO9 1
			(pin DO9 input)
			(conn DO9 DO9 <== PLL_ADV DO9)
		)
		(element CLKOUT1 1
			(pin CLKOUT1 input)
			(conn CLKOUT1 CLKOUT1 <== PLL_ADV CLKOUT1)
		)
		(element CLKIN2 1
			(pin CLKIN2 output)
			(conn CLKIN2 CLKIN2 ==> PLL_ADV CLKIN2)
		)
		(element TEST28 1
			(pin TEST28 input)
			(conn TEST28 TEST28 <== PLL_ADV TEST28)
		)
		(element SKEWSTB 1
			(pin SKEWSTB output)
			(conn SKEWSTB SKEWSTB ==> SKEWSTBINV SKEWSTB_B)
			(conn SKEWSTB SKEWSTB ==> SKEWSTBINV SKEWSTB)
		)
		(element PLL_CLKIN_MUX_SEL 0
			(cfg 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0)
		)
		(element TEST2 1
			(pin TEST2 input)
			(conn TEST2 TEST2 <== PLL_ADV TEST2)
		)
		(element PLL_CLKOUT3_EDGE 0
			(cfg FALSE TRUE)
		)
		(element TEST18 1
			(pin TEST18 input)
			(conn TEST18 TEST18 <== PLL_ADV TEST18)
		)
		(element DWE 1
			(pin DWE output)
			(conn DWE DWE ==> PLL_ADV DWE)
		)
		(element DO11 1
			(pin DO11 input)
			(conn DO11 DO11 <== PLL_ADV DO11)
		)
		(element DADDR2 1
			(pin DADDR2 output)
			(conn DADDR2 DADDR2 ==> PLL_ADV DADDR2)
		)
		(element PLL_CLKOUT0_EDGE 0
			(cfg FALSE TRUE)
		)
		(element MANPDLFINV 3
			(pin MANPDLF_B input)
			(pin MANPDLF input)
			(pin OUT output)
			(cfg MANPDLF_B MANPDLF)
			(conn MANPDLFINV OUT ==> PLL_ADV MANPDLF)
			(conn MANPDLFINV MANPDLF_B <== MANPDLF MANPDLF)
			(conn MANPDLFINV MANPDLF <== MANPDLF MANPDLF)
		)
		(element PLL_CLKOUT5_EN 0
			(cfg FALSE TRUE)
		)
		(element PLL_LOCK_CNT 0
			(cfg 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32)
		)
		(element TEST31 1
			(pin TEST31 input)
			(conn TEST31 TEST31 <== PLL_ADV TEST31)
		)
		(element RSTINV 3
			(pin RST_B input)
			(pin RST input)
			(pin OUT output)
			(cfg RST_B RST)
			(conn RSTINV OUT ==> PLL_ADV RST)
			(conn RSTINV RST_B <== RST RST)
			(conn RSTINV RST <== RST RST)
		)
		(element LOCKED 1
			(pin LOCKED input)
			(conn LOCKED LOCKED <== PLL_ADV LOCKED)
		)
		(element DADDR3 1
			(pin DADDR3 output)
			(conn DADDR3 DADDR3 ==> PLL_ADV DADDR3)
		)
		(element TEST5 1
			(pin TEST5 input)
			(conn TEST5 TEST5 <== PLL_ADV TEST5)
		)
		(element TEST15 1
			(pin TEST15 input)
			(conn TEST15 TEST15 <== PLL_ADV TEST15)
		)
		(element DI10 1
			(pin DI10 output)
			(conn DI10 DI10 ==> PLL_ADV DI10)
		)
		(element DO0 1
			(pin DO0 input)
			(conn DO0 DO0 <== PLL_ADV DO0)
		)
		(element PLL_DVDD_VBG_SEL 0
			(cfg 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0)
		)
		(element PLL_DIVCLK_NOCOUNT 0
			(cfg FALSE TRUE)
		)
		(element BANDWIDTH 0
			(cfg OPTIMIZED LOW HIGH)
		)
		(element PLL_CLKOUT4_EN 0
			(cfg FALSE TRUE)
		)
		(element PLL_EN_VCO5 0
			(cfg FALSE TRUE)
		)
		(element TEST9 1
			(pin TEST9 input)
			(conn TEST9 TEST9 <== PLL_ADV TEST9)
		)
		(element DI15 1
			(pin DI15 output)
			(conn DI15 DI15 ==> PLL_ADV DI15)
		)
		(element TEST21 1
			(pin TEST21 input)
			(conn TEST21 TEST21 <== PLL_ADV TEST21)
		)
		(element PLL_EN 0
			(cfg FALSE TRUE)
		)
		(element CLKINSELINV 3
			(pin CLKINSEL_B input)
			(pin CLKINSEL input)
			(pin OUT output)
			(cfg CLKINSEL_B CLKINSEL)
			(conn CLKINSELINV OUT ==> PLL_ADV CLKINSEL)
			(conn CLKINSELINV CLKINSEL_B <== CLKINSEL CLKINSEL)
			(conn CLKINSELINV CLKINSEL <== CLKINSEL CLKINSEL)
		)
		(element TEST22 1
			(pin TEST22 input)
			(conn TEST22 TEST22 <== PLL_ADV TEST22)
		)
		(element CLKOUTDCM1 1
			(pin CLKOUTDCM1 input)
			(conn CLKOUTDCM1 CLKOUTDCM1 <== PLL_ADV CLKOUTDCM1)
		)
		(element PLL_CLK0MX 0
			(cfg 3 2 1 0)
		)
		(element CLKBRST 1
			(pin CLKBRST output)
			(conn CLKBRST CLKBRST ==> CLKBRSTINV CLKBRST_B)
			(conn CLKBRST CLKBRST ==> CLKBRSTINV CLKBRST)
		)
		(element SKEWCLKIN1 1
			(pin SKEWCLKIN1 output)
			(conn SKEWCLKIN1 SKEWCLKIN1 ==> SKEWCLKIN1INV SKEWCLKIN1_B)
			(conn SKEWCLKIN1 SKEWCLKIN1 ==> SKEWCLKIN1INV SKEWCLKIN1)
		)
		(element PLL_2_DCM1_CLK_SEL 0
			(cfg 7 6 5 4 3 2 1 0)
		)
		(element PLL_CLKOUT1_EDGE 0
			(cfg FALSE TRUE)
		)
		(element ENOUTSYNC 1
			(pin ENOUTSYNC output)
			(conn ENOUTSYNC ENOUTSYNC ==> ENOUTSYNCINV ENOUTSYNC_B)
			(conn ENOUTSYNC ENOUTSYNC ==> ENOUTSYNCINV ENOUTSYNC)
		)
		(element PLL_EN_VCO0 0
			(cfg FALSE TRUE)
		)
		(element PLL_EN_TCLK4 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKOUT2_EN 0
			(cfg FALSE TRUE)
		)
		(element SKEWRSTINV 3
			(pin SKEWRST_B input)
			(pin SKEWRST input)
			(pin OUT output)
			(cfg SKEWRST_B SKEWRST)
			(conn SKEWRSTINV OUT ==> PLL_ADV SKEWRST)
			(conn SKEWRSTINV SKEWRST_B <== SKEWRST SKEWRST)
			(conn SKEWRSTINV SKEWRST <== SKEWRST SKEWRST)
		)
		(element DO4 1
			(pin DO4 input)
			(conn DO4 DO4 <== PLL_ADV DO4)
		)
		(element DO3 1
			(pin DO3 input)
			(conn DO3 DO3 <== PLL_ADV DO3)
		)
		(element RST_DEASSERT_CLK 0
			(cfg CLKIN1 CLKFBIN)
		)
		(element WAIT_DCM1_LOCK 0
			(cfg FALSE TRUE)
		)
		(element CLKFBIN 1
			(pin CLKFBIN output)
			(conn CLKFBIN CLKFBIN ==> PLL_ADV CLKFBIN)
		)
		(element PLL_CP 0
			(cfg 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0)
		)
		(element TEST27 1
			(pin TEST27 input)
			(conn TEST27 TEST27 <== PLL_ADV TEST27)
		)
		(element PLL_LF_NEN 0
			(cfg 3 2 1 0)
		)
		(element PLL_CLKFBOUT_EDGE 0
			(cfg FALSE TRUE)
		)
		(element PLL_INC_FLOCK 0
			(cfg FALSE TRUE)
		)
		(element CLKOUT5 1
			(pin CLKOUT5 input)
			(conn CLKOUT5 CLKOUT5 <== PLL_ADV CLKOUT5)
		)
		(element PLL_CP_RES 0
			(cfg 3 2 1 0)
		)
		(element PLL_LFHF 0
			(cfg 3 2 1 0)
		)
		(element PLL_CLKOUT3_NOCOUNT 0
			(cfg FALSE TRUE)
		)
		(element PLL_PFD_CNTRL 0
			(cfg 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0)
		)
		(element PLL_CLKCNTRL 0
			(cfg 1 0)
		)
		(element TEST34 1
			(pin TEST34 input)
			(conn TEST34 TEST34 <== PLL_ADV TEST34)
		)
		(element CLKOUT4 1
			(pin CLKOUT4 input)
			(conn CLKOUT4 CLKOUT4 <== PLL_ADV CLKOUT4)
		)
		(element PLL_CLKBURST_CNT 0
			(cfg 7 6 5 4 3 2 1 0)
		)
		(element PLL_CLKFBOUT_NOCOUNT 0
			(cfg FALSE TRUE)
		)
		(element DO12 1
			(pin DO12 input)
			(conn DO12 DO12 <== PLL_ADV DO12)
		)
		(element DO7 1
			(pin DO7 input)
			(conn DO7 DO7 <== PLL_ADV DO7)
		)
		(element PLL_CLK4MX 0
			(cfg 3 2 1 0)
		)
		(element CLKIN1 1
			(pin CLKIN1 output)
			(conn CLKIN1 CLKIN1 ==> PLL_ADV CLKIN1)
		)
		(element DADDR0 1
			(pin DADDR0 output)
			(conn DADDR0 DADDR0 ==> PLL_ADV DADDR0)
		)
		(element PLL_TCK4_SEL 0
			(cfg 1 0)
		)
		(element PLL_PFD_DLY 0
			(cfg 3 2 1 0)
		)
		(element PLL_DIVCLK_EDGE 0
			(cfg FALSE TRUE)
		)
		(element SKEWCLKIN2INV 3
			(pin SKEWCLKIN2_B input)
			(pin SKEWCLKIN2 input)
			(pin OUT output)
			(cfg SKEWCLKIN2_B SKEWCLKIN2)
			(conn SKEWCLKIN2INV OUT ==> PLL_ADV SKEWCLKIN2)
			(conn SKEWCLKIN2INV SKEWCLKIN2_B <== SKEWCLKIN2 SKEWCLKIN2)
			(conn SKEWCLKIN2INV SKEWCLKIN2 <== SKEWCLKIN2 SKEWCLKIN2)
		)
		(element CLKOUT0_DESKEW_ADJUST 0
			(cfg 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17)
		)
		(element CLKOUT1_DESKEW_ADJUST 0
			(cfg 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17)
		)
		(element CLKOUT2_DESKEW_ADJUST 0
			(cfg 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17)
		)
		(element CLKOUT3_DESKEW_ADJUST 0
			(cfg 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17)
		)
		(element CLKOUT4_DESKEW_ADJUST 0
			(cfg 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17)
		)
		(element CLKOUT5_DESKEW_ADJUST 0
			(cfg 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17)
		)
		(element CLKFBOUT_DESKEW_ADJUST 0
			(cfg 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17)
		)
	)
	(primitive_def PMV 10 11
		(pin O O output)
		(pin ODIV2 ODIV2 output)
		(pin ODIV4 ODIV4 output)
		(pin EN EN input)
		(pin A0 A0 input)
		(pin A1 A1 input)
		(pin A2 A2 input)
		(pin A3 A3 input)
		(pin A4 A4 input)
		(pin A5 A5 input)
		(element PMV 10 # BEL
			(pin EN input)
			(pin A0 input)
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O output)
			(pin ODIV2 output)
			(pin ODIV4 output)
			(conn PMV O ==> O O)
			(conn PMV ODIV2 ==> ODIV2 ODIV2)
			(conn PMV ODIV4 ==> ODIV4 ODIV4)
			(conn PMV EN <== EN EN)
			(conn PMV A0 <== A0 A0)
			(conn PMV A1 <== A1 A1)
			(conn PMV A2 <== A2 A2)
			(conn PMV A3 <== A3 A3)
			(conn PMV A4 <== A4 A4)
			(conn PMV A5 <== A5 A5)
		)
		(element A5 1
			(pin A5 output)
			(conn A5 A5 ==> PMV A5)
		)
		(element A4 1
			(pin A4 output)
			(conn A4 A4 ==> PMV A4)
		)
		(element A3 1
			(pin A3 output)
			(conn A3 A3 ==> PMV A3)
		)
		(element A2 1
			(pin A2 output)
			(conn A2 A2 ==> PMV A2)
		)
		(element A1 1
			(pin A1 output)
			(conn A1 A1 ==> PMV A1)
		)
		(element A0 1
			(pin A0 output)
			(conn A0 A0 ==> PMV A0)
		)
		(element EN 1
			(pin EN output)
			(conn EN EN ==> PMV EN)
		)
		(element O 1
			(pin O input)
			(conn O O <== PMV O)
		)
		(element ODIV2 1
			(pin ODIV2 input)
			(conn ODIV2 ODIV2 <== PMV ODIV2)
		)
		(element ODIV4 1
			(pin ODIV4 input)
			(conn ODIV4 ODIV4 <== PMV ODIV4)
		)
	)
	(primitive_def PMVBRAM 5 6
		(pin O O output)
		(pin ODIV2 ODIV2 output)
		(pin ODIV4 ODIV4 output)
		(pin DISABLE0 DISABLE0 input)
		(pin DISABLE1 DISABLE1 input)
		(element PMVBRAM 5 # BEL
			(pin DISABLE0 input)
			(pin DISABLE1 input)
			(pin O output)
			(pin ODIV2 output)
			(pin ODIV4 output)
			(conn PMVBRAM O ==> O O)
			(conn PMVBRAM ODIV2 ==> ODIV2 ODIV2)
			(conn PMVBRAM ODIV4 ==> ODIV4 ODIV4)
			(conn PMVBRAM DISABLE0 <== DISABLE0 DISABLE0)
			(conn PMVBRAM DISABLE1 <== DISABLE1 DISABLE1)
		)
		(element DISABLE0 1
			(pin DISABLE0 output)
			(conn DISABLE0 DISABLE0 ==> PMVBRAM DISABLE0)
		)
		(element DISABLE1 1
			(pin DISABLE1 output)
			(conn DISABLE1 DISABLE1 ==> PMVBRAM DISABLE1)
		)
		(element O 1
			(pin O input)
			(conn O O <== PMVBRAM O)
		)
		(element ODIV2 1
			(pin ODIV2 input)
			(conn ODIV2 ODIV2 <== PMVBRAM ODIV2)
		)
		(element ODIV4 1
			(pin ODIV4 input)
			(conn ODIV4 ODIV4 <== PMVBRAM ODIV4)
		)
	)
	(primitive_def PPC440 2804 2826
		(pin TIEDCRBASEADDR1 TIEDCRBASEADDR1 input)
		(pin TIEDCRBASEADDR0 TIEDCRBASEADDR0 input)
		(pin PLBPPCS1WRPRIM PLBPPCS1WRPRIM input)
		(pin PLBPPCS1WRPENDREQ PLBPPCS1WRPENDREQ input)
		(pin PLBPPCS1WRPENDPRI1 PLBPPCS1WRPENDPRI1 input)
		(pin PLBPPCS1WRPENDPRI0 PLBPPCS1WRPENDPRI0 input)
		(pin PLBPPCS1WRDBUS127 PLBPPCS1WRDBUS127 input)
		(pin PLBPPCS1WRDBUS126 PLBPPCS1WRDBUS126 input)
		(pin PLBPPCS1WRDBUS125 PLBPPCS1WRDBUS125 input)
		(pin PLBPPCS1WRDBUS124 PLBPPCS1WRDBUS124 input)
		(pin PLBPPCS1WRDBUS123 PLBPPCS1WRDBUS123 input)
		(pin PLBPPCS1WRDBUS122 PLBPPCS1WRDBUS122 input)
		(pin PLBPPCS1WRDBUS121 PLBPPCS1WRDBUS121 input)
		(pin PLBPPCS1WRDBUS120 PLBPPCS1WRDBUS120 input)
		(pin PLBPPCS1WRDBUS119 PLBPPCS1WRDBUS119 input)
		(pin PLBPPCS1WRDBUS118 PLBPPCS1WRDBUS118 input)
		(pin PLBPPCS1WRDBUS117 PLBPPCS1WRDBUS117 input)
		(pin PLBPPCS1WRDBUS116 PLBPPCS1WRDBUS116 input)
		(pin PLBPPCS1WRDBUS115 PLBPPCS1WRDBUS115 input)
		(pin PLBPPCS1WRDBUS114 PLBPPCS1WRDBUS114 input)
		(pin PLBPPCS1WRDBUS113 PLBPPCS1WRDBUS113 input)
		(pin PLBPPCS1WRDBUS112 PLBPPCS1WRDBUS112 input)
		(pin PLBPPCS1WRDBUS111 PLBPPCS1WRDBUS111 input)
		(pin PLBPPCS1WRDBUS110 PLBPPCS1WRDBUS110 input)
		(pin PLBPPCS1WRDBUS109 PLBPPCS1WRDBUS109 input)
		(pin PLBPPCS1WRDBUS108 PLBPPCS1WRDBUS108 input)
		(pin PLBPPCS1WRDBUS107 PLBPPCS1WRDBUS107 input)
		(pin PLBPPCS1WRDBUS106 PLBPPCS1WRDBUS106 input)
		(pin PLBPPCS1WRDBUS105 PLBPPCS1WRDBUS105 input)
		(pin PLBPPCS1WRDBUS104 PLBPPCS1WRDBUS104 input)
		(pin PLBPPCS1WRDBUS103 PLBPPCS1WRDBUS103 input)
		(pin PLBPPCS1WRDBUS102 PLBPPCS1WRDBUS102 input)
		(pin PLBPPCS1WRDBUS101 PLBPPCS1WRDBUS101 input)
		(pin PLBPPCS1WRDBUS100 PLBPPCS1WRDBUS100 input)
		(pin PLBPPCS1WRDBUS99 PLBPPCS1WRDBUS99 input)
		(pin PLBPPCS1WRDBUS98 PLBPPCS1WRDBUS98 input)
		(pin PLBPPCS1WRDBUS97 PLBPPCS1WRDBUS97 input)
		(pin PLBPPCS1WRDBUS96 PLBPPCS1WRDBUS96 input)
		(pin PLBPPCS1WRDBUS95 PLBPPCS1WRDBUS95 input)
		(pin PLBPPCS1WRDBUS94 PLBPPCS1WRDBUS94 input)
		(pin PLBPPCS1WRDBUS93 PLBPPCS1WRDBUS93 input)
		(pin PLBPPCS1WRDBUS92 PLBPPCS1WRDBUS92 input)
		(pin PLBPPCS1WRDBUS91 PLBPPCS1WRDBUS91 input)
		(pin PLBPPCS1WRDBUS90 PLBPPCS1WRDBUS90 input)
		(pin PLBPPCS1WRDBUS89 PLBPPCS1WRDBUS89 input)
		(pin PLBPPCS1WRDBUS88 PLBPPCS1WRDBUS88 input)
		(pin PLBPPCS1WRDBUS87 PLBPPCS1WRDBUS87 input)
		(pin PLBPPCS1WRDBUS86 PLBPPCS1WRDBUS86 input)
		(pin PLBPPCS1WRDBUS85 PLBPPCS1WRDBUS85 input)
		(pin PLBPPCS1WRDBUS84 PLBPPCS1WRDBUS84 input)
		(pin PLBPPCS1WRDBUS83 PLBPPCS1WRDBUS83 input)
		(pin PLBPPCS1WRDBUS82 PLBPPCS1WRDBUS82 input)
		(pin PLBPPCS1WRDBUS81 PLBPPCS1WRDBUS81 input)
		(pin PLBPPCS1WRDBUS80 PLBPPCS1WRDBUS80 input)
		(pin PLBPPCS1WRDBUS79 PLBPPCS1WRDBUS79 input)
		(pin PLBPPCS1WRDBUS78 PLBPPCS1WRDBUS78 input)
		(pin PLBPPCS1WRDBUS77 PLBPPCS1WRDBUS77 input)
		(pin PLBPPCS1WRDBUS76 PLBPPCS1WRDBUS76 input)
		(pin PLBPPCS1WRDBUS75 PLBPPCS1WRDBUS75 input)
		(pin PLBPPCS1WRDBUS74 PLBPPCS1WRDBUS74 input)
		(pin PLBPPCS1WRDBUS73 PLBPPCS1WRDBUS73 input)
		(pin PLBPPCS1WRDBUS72 PLBPPCS1WRDBUS72 input)
		(pin PLBPPCS1WRDBUS71 PLBPPCS1WRDBUS71 input)
		(pin PLBPPCS1WRDBUS70 PLBPPCS1WRDBUS70 input)
		(pin PLBPPCS1WRDBUS69 PLBPPCS1WRDBUS69 input)
		(pin PLBPPCS1WRDBUS68 PLBPPCS1WRDBUS68 input)
		(pin PLBPPCS1WRDBUS67 PLBPPCS1WRDBUS67 input)
		(pin PLBPPCS1WRDBUS66 PLBPPCS1WRDBUS66 input)
		(pin PLBPPCS1WRDBUS65 PLBPPCS1WRDBUS65 input)
		(pin PLBPPCS1WRDBUS64 PLBPPCS1WRDBUS64 input)
		(pin PLBPPCS1WRDBUS63 PLBPPCS1WRDBUS63 input)
		(pin PLBPPCS1WRDBUS62 PLBPPCS1WRDBUS62 input)
		(pin PLBPPCS1WRDBUS61 PLBPPCS1WRDBUS61 input)
		(pin PLBPPCS1WRDBUS60 PLBPPCS1WRDBUS60 input)
		(pin PLBPPCS1WRDBUS59 PLBPPCS1WRDBUS59 input)
		(pin PLBPPCS1WRDBUS58 PLBPPCS1WRDBUS58 input)
		(pin PLBPPCS1WRDBUS57 PLBPPCS1WRDBUS57 input)
		(pin PLBPPCS1WRDBUS56 PLBPPCS1WRDBUS56 input)
		(pin PLBPPCS1WRDBUS55 PLBPPCS1WRDBUS55 input)
		(pin PLBPPCS1WRDBUS54 PLBPPCS1WRDBUS54 input)
		(pin PLBPPCS1WRDBUS53 PLBPPCS1WRDBUS53 input)
		(pin PLBPPCS1WRDBUS52 PLBPPCS1WRDBUS52 input)
		(pin PLBPPCS1WRDBUS51 PLBPPCS1WRDBUS51 input)
		(pin PLBPPCS1WRDBUS50 PLBPPCS1WRDBUS50 input)
		(pin PLBPPCS1WRDBUS49 PLBPPCS1WRDBUS49 input)
		(pin PLBPPCS1WRDBUS48 PLBPPCS1WRDBUS48 input)
		(pin PLBPPCS1WRDBUS47 PLBPPCS1WRDBUS47 input)
		(pin PLBPPCS1WRDBUS46 PLBPPCS1WRDBUS46 input)
		(pin PLBPPCS1WRDBUS45 PLBPPCS1WRDBUS45 input)
		(pin PLBPPCS1WRDBUS44 PLBPPCS1WRDBUS44 input)
		(pin PLBPPCS1WRDBUS43 PLBPPCS1WRDBUS43 input)
		(pin PLBPPCS1WRDBUS42 PLBPPCS1WRDBUS42 input)
		(pin PLBPPCS1WRDBUS41 PLBPPCS1WRDBUS41 input)
		(pin PLBPPCS1WRDBUS40 PLBPPCS1WRDBUS40 input)
		(pin PLBPPCS1WRDBUS39 PLBPPCS1WRDBUS39 input)
		(pin PLBPPCS1WRDBUS38 PLBPPCS1WRDBUS38 input)
		(pin PLBPPCS1WRDBUS37 PLBPPCS1WRDBUS37 input)
		(pin PLBPPCS1WRDBUS36 PLBPPCS1WRDBUS36 input)
		(pin PLBPPCS1WRDBUS35 PLBPPCS1WRDBUS35 input)
		(pin PLBPPCS1WRDBUS34 PLBPPCS1WRDBUS34 input)
		(pin PLBPPCS1WRDBUS33 PLBPPCS1WRDBUS33 input)
		(pin PLBPPCS1WRDBUS32 PLBPPCS1WRDBUS32 input)
		(pin PLBPPCS1WRDBUS31 PLBPPCS1WRDBUS31 input)
		(pin PLBPPCS1WRDBUS30 PLBPPCS1WRDBUS30 input)
		(pin PLBPPCS1WRDBUS29 PLBPPCS1WRDBUS29 input)
		(pin PLBPPCS1WRDBUS28 PLBPPCS1WRDBUS28 input)
		(pin PLBPPCS1WRDBUS27 PLBPPCS1WRDBUS27 input)
		(pin PLBPPCS1WRDBUS26 PLBPPCS1WRDBUS26 input)
		(pin PLBPPCS1WRDBUS25 PLBPPCS1WRDBUS25 input)
		(pin PLBPPCS1WRDBUS24 PLBPPCS1WRDBUS24 input)
		(pin PLBPPCS1WRDBUS23 PLBPPCS1WRDBUS23 input)
		(pin PLBPPCS1WRDBUS22 PLBPPCS1WRDBUS22 input)
		(pin PLBPPCS1WRDBUS21 PLBPPCS1WRDBUS21 input)
		(pin PLBPPCS1WRDBUS20 PLBPPCS1WRDBUS20 input)
		(pin PLBPPCS1WRDBUS19 PLBPPCS1WRDBUS19 input)
		(pin PLBPPCS1WRDBUS18 PLBPPCS1WRDBUS18 input)
		(pin PLBPPCS1WRDBUS17 PLBPPCS1WRDBUS17 input)
		(pin PLBPPCS1WRDBUS16 PLBPPCS1WRDBUS16 input)
		(pin PLBPPCS1WRDBUS15 PLBPPCS1WRDBUS15 input)
		(pin PLBPPCS1WRDBUS14 PLBPPCS1WRDBUS14 input)
		(pin PLBPPCS1WRDBUS13 PLBPPCS1WRDBUS13 input)
		(pin PLBPPCS1WRDBUS12 PLBPPCS1WRDBUS12 input)
		(pin PLBPPCS1WRDBUS11 PLBPPCS1WRDBUS11 input)
		(pin PLBPPCS1WRDBUS10 PLBPPCS1WRDBUS10 input)
		(pin PLBPPCS1WRDBUS9 PLBPPCS1WRDBUS9 input)
		(pin PLBPPCS1WRDBUS8 PLBPPCS1WRDBUS8 input)
		(pin PLBPPCS1WRDBUS7 PLBPPCS1WRDBUS7 input)
		(pin PLBPPCS1WRDBUS6 PLBPPCS1WRDBUS6 input)
		(pin PLBPPCS1WRDBUS5 PLBPPCS1WRDBUS5 input)
		(pin PLBPPCS1WRDBUS4 PLBPPCS1WRDBUS4 input)
		(pin PLBPPCS1WRDBUS3 PLBPPCS1WRDBUS3 input)
		(pin PLBPPCS1WRDBUS2 PLBPPCS1WRDBUS2 input)
		(pin PLBPPCS1WRDBUS1 PLBPPCS1WRDBUS1 input)
		(pin PLBPPCS1WRDBUS0 PLBPPCS1WRDBUS0 input)
		(pin PLBPPCS1WRBURST PLBPPCS1WRBURST input)
		(pin PLBPPCS1UABUS31 PLBPPCS1UABUS31 input)
		(pin PLBPPCS1UABUS30 PLBPPCS1UABUS30 input)
		(pin PLBPPCS1UABUS29 PLBPPCS1UABUS29 input)
		(pin PLBPPCS1UABUS28 PLBPPCS1UABUS28 input)
		(pin PLBPPCS1TYPE2 PLBPPCS1TYPE2 input)
		(pin PLBPPCS1TYPE1 PLBPPCS1TYPE1 input)
		(pin PLBPPCS1TYPE0 PLBPPCS1TYPE0 input)
		(pin PLBPPCS1TATTRIBUTE15 PLBPPCS1TATTRIBUTE15 input)
		(pin PLBPPCS1TATTRIBUTE14 PLBPPCS1TATTRIBUTE14 input)
		(pin PLBPPCS1TATTRIBUTE13 PLBPPCS1TATTRIBUTE13 input)
		(pin PLBPPCS1TATTRIBUTE12 PLBPPCS1TATTRIBUTE12 input)
		(pin PLBPPCS1TATTRIBUTE11 PLBPPCS1TATTRIBUTE11 input)
		(pin PLBPPCS1TATTRIBUTE10 PLBPPCS1TATTRIBUTE10 input)
		(pin PLBPPCS1TATTRIBUTE9 PLBPPCS1TATTRIBUTE9 input)
		(pin PLBPPCS1TATTRIBUTE8 PLBPPCS1TATTRIBUTE8 input)
		(pin PLBPPCS1TATTRIBUTE7 PLBPPCS1TATTRIBUTE7 input)
		(pin PLBPPCS1TATTRIBUTE6 PLBPPCS1TATTRIBUTE6 input)
		(pin PLBPPCS1TATTRIBUTE5 PLBPPCS1TATTRIBUTE5 input)
		(pin PLBPPCS1TATTRIBUTE4 PLBPPCS1TATTRIBUTE4 input)
		(pin PLBPPCS1TATTRIBUTE3 PLBPPCS1TATTRIBUTE3 input)
		(pin PLBPPCS1TATTRIBUTE2 PLBPPCS1TATTRIBUTE2 input)
		(pin PLBPPCS1TATTRIBUTE1 PLBPPCS1TATTRIBUTE1 input)
		(pin PLBPPCS1TATTRIBUTE0 PLBPPCS1TATTRIBUTE0 input)
		(pin PLBPPCS1SIZE3 PLBPPCS1SIZE3 input)
		(pin PLBPPCS1SIZE2 PLBPPCS1SIZE2 input)
		(pin PLBPPCS1SIZE1 PLBPPCS1SIZE1 input)
		(pin PLBPPCS1SIZE0 PLBPPCS1SIZE0 input)
		(pin PLBPPCS1SAVALID PLBPPCS1SAVALID input)
		(pin PLBPPCS1RNW PLBPPCS1RNW input)
		(pin PLBPPCS1REQPRI1 PLBPPCS1REQPRI1 input)
		(pin PLBPPCS1REQPRI0 PLBPPCS1REQPRI0 input)
		(pin PLBPPCS1RDPRIM PLBPPCS1RDPRIM input)
		(pin PLBPPCS1RDPENDREQ PLBPPCS1RDPENDREQ input)
		(pin PLBPPCS1RDPENDPRI1 PLBPPCS1RDPENDPRI1 input)
		(pin PLBPPCS1RDPENDPRI0 PLBPPCS1RDPENDPRI0 input)
		(pin PLBPPCS1RDBURST PLBPPCS1RDBURST input)
		(pin PLBPPCS1PAVALID PLBPPCS1PAVALID input)
		(pin PLBPPCS1MSIZE1 PLBPPCS1MSIZE1 input)
		(pin PLBPPCS1MSIZE0 PLBPPCS1MSIZE0 input)
		(pin PLBPPCS1MASTERID1 PLBPPCS1MASTERID1 input)
		(pin PLBPPCS1MASTERID0 PLBPPCS1MASTERID0 input)
		(pin PLBPPCS1LOCKERR PLBPPCS1LOCKERR input)
		(pin PLBPPCS1BUSLOCK PLBPPCS1BUSLOCK input)
		(pin PLBPPCS1BE15 PLBPPCS1BE15 input)
		(pin PLBPPCS1BE14 PLBPPCS1BE14 input)
		(pin PLBPPCS1BE13 PLBPPCS1BE13 input)
		(pin PLBPPCS1BE12 PLBPPCS1BE12 input)
		(pin PLBPPCS1BE11 PLBPPCS1BE11 input)
		(pin PLBPPCS1BE10 PLBPPCS1BE10 input)
		(pin PLBPPCS1BE9 PLBPPCS1BE9 input)
		(pin PLBPPCS1BE8 PLBPPCS1BE8 input)
		(pin PLBPPCS1BE7 PLBPPCS1BE7 input)
		(pin PLBPPCS1BE6 PLBPPCS1BE6 input)
		(pin PLBPPCS1BE5 PLBPPCS1BE5 input)
		(pin PLBPPCS1BE4 PLBPPCS1BE4 input)
		(pin PLBPPCS1BE3 PLBPPCS1BE3 input)
		(pin PLBPPCS1BE2 PLBPPCS1BE2 input)
		(pin PLBPPCS1BE1 PLBPPCS1BE1 input)
		(pin PLBPPCS1BE0 PLBPPCS1BE0 input)
		(pin PLBPPCS1ABUS31 PLBPPCS1ABUS31 input)
		(pin PLBPPCS1ABUS30 PLBPPCS1ABUS30 input)
		(pin PLBPPCS1ABUS29 PLBPPCS1ABUS29 input)
		(pin PLBPPCS1ABUS28 PLBPPCS1ABUS28 input)
		(pin PLBPPCS1ABUS27 PLBPPCS1ABUS27 input)
		(pin PLBPPCS1ABUS26 PLBPPCS1ABUS26 input)
		(pin PLBPPCS1ABUS25 PLBPPCS1ABUS25 input)
		(pin PLBPPCS1ABUS24 PLBPPCS1ABUS24 input)
		(pin PLBPPCS1ABUS23 PLBPPCS1ABUS23 input)
		(pin PLBPPCS1ABUS22 PLBPPCS1ABUS22 input)
		(pin PLBPPCS1ABUS21 PLBPPCS1ABUS21 input)
		(pin PLBPPCS1ABUS20 PLBPPCS1ABUS20 input)
		(pin PLBPPCS1ABUS19 PLBPPCS1ABUS19 input)
		(pin PLBPPCS1ABUS18 PLBPPCS1ABUS18 input)
		(pin PLBPPCS1ABUS17 PLBPPCS1ABUS17 input)
		(pin PLBPPCS1ABUS16 PLBPPCS1ABUS16 input)
		(pin PLBPPCS1ABUS15 PLBPPCS1ABUS15 input)
		(pin PLBPPCS1ABUS14 PLBPPCS1ABUS14 input)
		(pin PLBPPCS1ABUS13 PLBPPCS1ABUS13 input)
		(pin PLBPPCS1ABUS12 PLBPPCS1ABUS12 input)
		(pin PLBPPCS1ABUS11 PLBPPCS1ABUS11 input)
		(pin PLBPPCS1ABUS10 PLBPPCS1ABUS10 input)
		(pin PLBPPCS1ABUS9 PLBPPCS1ABUS9 input)
		(pin PLBPPCS1ABUS8 PLBPPCS1ABUS8 input)
		(pin PLBPPCS1ABUS7 PLBPPCS1ABUS7 input)
		(pin PLBPPCS1ABUS6 PLBPPCS1ABUS6 input)
		(pin PLBPPCS1ABUS5 PLBPPCS1ABUS5 input)
		(pin PLBPPCS1ABUS4 PLBPPCS1ABUS4 input)
		(pin PLBPPCS1ABUS3 PLBPPCS1ABUS3 input)
		(pin PLBPPCS1ABUS2 PLBPPCS1ABUS2 input)
		(pin PLBPPCS1ABUS1 PLBPPCS1ABUS1 input)
		(pin PLBPPCS1ABUS0 PLBPPCS1ABUS0 input)
		(pin PLBPPCS1ABORT PLBPPCS1ABORT input)
		(pin PLBPPCMWRPENDREQ PLBPPCMWRPENDREQ input)
		(pin PLBPPCMWRPENDPRI1 PLBPPCMWRPENDPRI1 input)
		(pin PLBPPCMWRPENDPRI0 PLBPPCMWRPENDPRI0 input)
		(pin PLBPPCMTIMEOUT PLBPPCMTIMEOUT input)
		(pin PLBPPCMREQPRI1 PLBPPCMREQPRI1 input)
		(pin PLBPPCMREQPRI0 PLBPPCMREQPRI0 input)
		(pin PLBPPCMRDPENDREQ PLBPPCMRDPENDREQ input)
		(pin PLBPPCMRDPENDPRI1 PLBPPCMRDPENDPRI1 input)
		(pin PLBPPCMRDPENDPRI0 PLBPPCMRDPENDPRI0 input)
		(pin PLBPPCMRDDBUS63 PLBPPCMRDDBUS63 input)
		(pin PLBPPCMRDDBUS62 PLBPPCMRDDBUS62 input)
		(pin PLBPPCMRDDBUS61 PLBPPCMRDDBUS61 input)
		(pin PLBPPCMRDDBUS60 PLBPPCMRDDBUS60 input)
		(pin PLBPPCMRDDBUS59 PLBPPCMRDDBUS59 input)
		(pin PLBPPCMRDDBUS58 PLBPPCMRDDBUS58 input)
		(pin PLBPPCMRDDBUS57 PLBPPCMRDDBUS57 input)
		(pin PLBPPCMRDDBUS56 PLBPPCMRDDBUS56 input)
		(pin PLBPPCMRDDBUS55 PLBPPCMRDDBUS55 input)
		(pin PLBPPCMRDDBUS54 PLBPPCMRDDBUS54 input)
		(pin PLBPPCMRDDBUS53 PLBPPCMRDDBUS53 input)
		(pin PLBPPCMRDDBUS52 PLBPPCMRDDBUS52 input)
		(pin PLBPPCMRDDBUS51 PLBPPCMRDDBUS51 input)
		(pin PLBPPCMRDDBUS50 PLBPPCMRDDBUS50 input)
		(pin PLBPPCMRDDBUS49 PLBPPCMRDDBUS49 input)
		(pin PLBPPCMRDDBUS48 PLBPPCMRDDBUS48 input)
		(pin PLBPPCMRDDBUS47 PLBPPCMRDDBUS47 input)
		(pin PLBPPCMRDDBUS46 PLBPPCMRDDBUS46 input)
		(pin PLBPPCMRDDBUS45 PLBPPCMRDDBUS45 input)
		(pin PLBPPCMRDDBUS44 PLBPPCMRDDBUS44 input)
		(pin PLBPPCMRDDBUS43 PLBPPCMRDDBUS43 input)
		(pin PLBPPCMRDDBUS42 PLBPPCMRDDBUS42 input)
		(pin PLBPPCMRDDBUS41 PLBPPCMRDDBUS41 input)
		(pin PLBPPCMRDDBUS40 PLBPPCMRDDBUS40 input)
		(pin PLBPPCMRDDBUS39 PLBPPCMRDDBUS39 input)
		(pin PLBPPCMRDDBUS38 PLBPPCMRDDBUS38 input)
		(pin PLBPPCMRDDBUS37 PLBPPCMRDDBUS37 input)
		(pin PLBPPCMRDDBUS36 PLBPPCMRDDBUS36 input)
		(pin PLBPPCMRDDBUS35 PLBPPCMRDDBUS35 input)
		(pin PLBPPCMRDDBUS34 PLBPPCMRDDBUS34 input)
		(pin PLBPPCMRDDBUS33 PLBPPCMRDDBUS33 input)
		(pin PLBPPCMRDDBUS32 PLBPPCMRDDBUS32 input)
		(pin PLBPPCMRDDBUS31 PLBPPCMRDDBUS31 input)
		(pin PLBPPCMRDDBUS30 PLBPPCMRDDBUS30 input)
		(pin PLBPPCMRDDBUS29 PLBPPCMRDDBUS29 input)
		(pin PLBPPCMRDDBUS28 PLBPPCMRDDBUS28 input)
		(pin PLBPPCMRDDBUS27 PLBPPCMRDDBUS27 input)
		(pin PLBPPCMRDDBUS26 PLBPPCMRDDBUS26 input)
		(pin PLBPPCMRDDBUS25 PLBPPCMRDDBUS25 input)
		(pin PLBPPCMRDDBUS24 PLBPPCMRDDBUS24 input)
		(pin PLBPPCMRDDBUS23 PLBPPCMRDDBUS23 input)
		(pin PLBPPCMRDDBUS22 PLBPPCMRDDBUS22 input)
		(pin PLBPPCMRDDBUS21 PLBPPCMRDDBUS21 input)
		(pin PLBPPCMRDDBUS20 PLBPPCMRDDBUS20 input)
		(pin PLBPPCMRDDBUS19 PLBPPCMRDDBUS19 input)
		(pin PLBPPCMRDDBUS18 PLBPPCMRDDBUS18 input)
		(pin PLBPPCMRDDBUS17 PLBPPCMRDDBUS17 input)
		(pin PLBPPCMRDDBUS16 PLBPPCMRDDBUS16 input)
		(pin PLBPPCMRDDBUS15 PLBPPCMRDDBUS15 input)
		(pin PLBPPCMRDDBUS14 PLBPPCMRDDBUS14 input)
		(pin PLBPPCMRDDBUS13 PLBPPCMRDDBUS13 input)
		(pin PLBPPCMRDDBUS12 PLBPPCMRDDBUS12 input)
		(pin PLBPPCMRDDBUS11 PLBPPCMRDDBUS11 input)
		(pin PLBPPCMRDDBUS10 PLBPPCMRDDBUS10 input)
		(pin PLBPPCMRDDBUS9 PLBPPCMRDDBUS9 input)
		(pin PLBPPCMRDDBUS8 PLBPPCMRDDBUS8 input)
		(pin PLBPPCMRDDBUS7 PLBPPCMRDDBUS7 input)
		(pin PLBPPCMRDDBUS6 PLBPPCMRDDBUS6 input)
		(pin PLBPPCMRDDBUS5 PLBPPCMRDDBUS5 input)
		(pin PLBPPCMRDDBUS4 PLBPPCMRDDBUS4 input)
		(pin PLBPPCMRDDBUS3 PLBPPCMRDDBUS3 input)
		(pin PLBPPCMRDDBUS2 PLBPPCMRDDBUS2 input)
		(pin PLBPPCMRDDBUS1 PLBPPCMRDDBUS1 input)
		(pin PLBPPCMRDDBUS0 PLBPPCMRDDBUS0 input)
		(pin PLBPPCMMWRERR PLBPPCMMWRERR input)
		(pin PLBPPCMMRDERR PLBPPCMMRDERR input)
		(pin PLBPPCMMIRQ PLBPPCMMIRQ input)
		(pin LLDMA3TXDSTRDYN LLDMA3TXDSTRDYN input)
		(pin LLDMA3RXSRCRDYN LLDMA3RXSRCRDYN input)
		(pin LLDMA3RXSOPN LLDMA3RXSOPN input)
		(pin LLDMA3RXSOFN LLDMA3RXSOFN input)
		(pin LLDMA3RXREM3 LLDMA3RXREM3 input)
		(pin LLDMA3RXREM2 LLDMA3RXREM2 input)
		(pin LLDMA3RXREM1 LLDMA3RXREM1 input)
		(pin LLDMA3RXREM0 LLDMA3RXREM0 input)
		(pin LLDMA3RXEOPN LLDMA3RXEOPN input)
		(pin LLDMA3RXEOFN LLDMA3RXEOFN input)
		(pin LLDMA3RXD31 LLDMA3RXD31 input)
		(pin LLDMA3RXD30 LLDMA3RXD30 input)
		(pin LLDMA3RXD29 LLDMA3RXD29 input)
		(pin LLDMA3RXD28 LLDMA3RXD28 input)
		(pin LLDMA3RXD27 LLDMA3RXD27 input)
		(pin LLDMA3RXD26 LLDMA3RXD26 input)
		(pin LLDMA3RXD25 LLDMA3RXD25 input)
		(pin LLDMA3RXD24 LLDMA3RXD24 input)
		(pin LLDMA3RXD23 LLDMA3RXD23 input)
		(pin LLDMA3RXD22 LLDMA3RXD22 input)
		(pin LLDMA3RXD21 LLDMA3RXD21 input)
		(pin LLDMA3RXD20 LLDMA3RXD20 input)
		(pin LLDMA3RXD19 LLDMA3RXD19 input)
		(pin LLDMA3RXD18 LLDMA3RXD18 input)
		(pin LLDMA3RXD17 LLDMA3RXD17 input)
		(pin LLDMA3RXD16 LLDMA3RXD16 input)
		(pin LLDMA3RXD15 LLDMA3RXD15 input)
		(pin LLDMA3RXD14 LLDMA3RXD14 input)
		(pin LLDMA3RXD13 LLDMA3RXD13 input)
		(pin LLDMA3RXD12 LLDMA3RXD12 input)
		(pin LLDMA3RXD11 LLDMA3RXD11 input)
		(pin LLDMA3RXD10 LLDMA3RXD10 input)
		(pin LLDMA3RXD9 LLDMA3RXD9 input)
		(pin LLDMA3RXD8 LLDMA3RXD8 input)
		(pin LLDMA3RXD7 LLDMA3RXD7 input)
		(pin LLDMA3RXD6 LLDMA3RXD6 input)
		(pin LLDMA3RXD5 LLDMA3RXD5 input)
		(pin LLDMA3RXD4 LLDMA3RXD4 input)
		(pin LLDMA3RXD3 LLDMA3RXD3 input)
		(pin LLDMA3RXD2 LLDMA3RXD2 input)
		(pin LLDMA3RXD1 LLDMA3RXD1 input)
		(pin LLDMA3RXD0 LLDMA3RXD0 input)
		(pin LLDMA3RSTENGINEREQ LLDMA3RSTENGINEREQ input)
		(pin LLDMA2TXDSTRDYN LLDMA2TXDSTRDYN input)
		(pin LLDMA2RXSRCRDYN LLDMA2RXSRCRDYN input)
		(pin LLDMA2RXSOPN LLDMA2RXSOPN input)
		(pin LLDMA2RXSOFN LLDMA2RXSOFN input)
		(pin LLDMA2RXREM3 LLDMA2RXREM3 input)
		(pin LLDMA2RXREM2 LLDMA2RXREM2 input)
		(pin LLDMA2RXREM1 LLDMA2RXREM1 input)
		(pin LLDMA2RXREM0 LLDMA2RXREM0 input)
		(pin LLDMA2RXEOPN LLDMA2RXEOPN input)
		(pin LLDMA2RXEOFN LLDMA2RXEOFN input)
		(pin LLDMA2RXD31 LLDMA2RXD31 input)
		(pin LLDMA2RXD30 LLDMA2RXD30 input)
		(pin LLDMA2RXD29 LLDMA2RXD29 input)
		(pin LLDMA2RXD28 LLDMA2RXD28 input)
		(pin LLDMA2RXD27 LLDMA2RXD27 input)
		(pin LLDMA2RXD26 LLDMA2RXD26 input)
		(pin LLDMA2RXD25 LLDMA2RXD25 input)
		(pin LLDMA2RXD24 LLDMA2RXD24 input)
		(pin LLDMA2RXD23 LLDMA2RXD23 input)
		(pin LLDMA2RXD22 LLDMA2RXD22 input)
		(pin LLDMA2RXD21 LLDMA2RXD21 input)
		(pin LLDMA2RXD20 LLDMA2RXD20 input)
		(pin LLDMA2RXD19 LLDMA2RXD19 input)
		(pin LLDMA2RXD18 LLDMA2RXD18 input)
		(pin LLDMA2RXD17 LLDMA2RXD17 input)
		(pin LLDMA2RXD16 LLDMA2RXD16 input)
		(pin LLDMA2RXD15 LLDMA2RXD15 input)
		(pin LLDMA2RXD14 LLDMA2RXD14 input)
		(pin LLDMA2RXD13 LLDMA2RXD13 input)
		(pin LLDMA2RXD12 LLDMA2RXD12 input)
		(pin LLDMA2RXD11 LLDMA2RXD11 input)
		(pin LLDMA2RXD10 LLDMA2RXD10 input)
		(pin LLDMA2RXD9 LLDMA2RXD9 input)
		(pin LLDMA2RXD8 LLDMA2RXD8 input)
		(pin LLDMA2RXD7 LLDMA2RXD7 input)
		(pin LLDMA2RXD6 LLDMA2RXD6 input)
		(pin LLDMA2RXD5 LLDMA2RXD5 input)
		(pin LLDMA2RXD4 LLDMA2RXD4 input)
		(pin LLDMA2RXD3 LLDMA2RXD3 input)
		(pin LLDMA2RXD2 LLDMA2RXD2 input)
		(pin LLDMA2RXD1 LLDMA2RXD1 input)
		(pin LLDMA2RXD0 LLDMA2RXD0 input)
		(pin LLDMA2RSTENGINEREQ LLDMA2RSTENGINEREQ input)
		(pin DCRPPCDMDBUSIN15 DCRPPCDMDBUSIN15 input)
		(pin DCRPPCDMDBUSIN14 DCRPPCDMDBUSIN14 input)
		(pin DCRPPCDMDBUSIN13 DCRPPCDMDBUSIN13 input)
		(pin DCRPPCDMDBUSIN12 DCRPPCDMDBUSIN12 input)
		(pin DCRPPCDMDBUSIN11 DCRPPCDMDBUSIN11 input)
		(pin DCRPPCDMDBUSIN10 DCRPPCDMDBUSIN10 input)
		(pin DCRPPCDMDBUSIN9 DCRPPCDMDBUSIN9 input)
		(pin DCRPPCDMDBUSIN8 DCRPPCDMDBUSIN8 input)
		(pin DCRPPCDMDBUSIN7 DCRPPCDMDBUSIN7 input)
		(pin DCRPPCDMDBUSIN6 DCRPPCDMDBUSIN6 input)
		(pin DCRPPCDMDBUSIN5 DCRPPCDMDBUSIN5 input)
		(pin DCRPPCDMDBUSIN4 DCRPPCDMDBUSIN4 input)
		(pin DCRPPCDMDBUSIN3 DCRPPCDMDBUSIN3 input)
		(pin DCRPPCDMDBUSIN2 DCRPPCDMDBUSIN2 input)
		(pin DCRPPCDMDBUSIN1 DCRPPCDMDBUSIN1 input)
		(pin DCRPPCDMDBUSIN0 DCRPPCDMDBUSIN0 input)
		(pin CPMPPCS1PLBCLK CPMPPCS1PLBCLK input)
		(pin CPMDMA3LLCLK CPMDMA3LLCLK input)
		(pin CPMDMA2LLCLK CPMDMA2LLCLK input)
		(pin TRCC440TRIGGEREVENTIN TRCC440TRIGGEREVENTIN input)
		(pin TRCC440TRACEDISABLE TRCC440TRACEDISABLE input)
		(pin TIEC440USERRESET3 TIEC440USERRESET3 input)
		(pin TIEC440USERRESET2 TIEC440USERRESET2 input)
		(pin TIEC440USERRESET1 TIEC440USERRESET1 input)
		(pin TIEC440USERRESET0 TIEC440USERRESET0 input)
		(pin TIEC440ICURDTOUCHPLBPRIO1 TIEC440ICURDTOUCHPLBPRIO1 input)
		(pin TIEC440ICURDTOUCHPLBPRIO0 TIEC440ICURDTOUCHPLBPRIO0 input)
		(pin TIEC440ICURDSPECPLBPRIO1 TIEC440ICURDSPECPLBPRIO1 input)
		(pin TIEC440ICURDSPECPLBPRIO0 TIEC440ICURDSPECPLBPRIO0 input)
		(pin TIEC440ICURDFETCHPLBPRIO1 TIEC440ICURDFETCHPLBPRIO1 input)
		(pin TIEC440ICURDFETCHPLBPRIO0 TIEC440ICURDFETCHPLBPRIO0 input)
		(pin TIEC440ERPNRESET3 TIEC440ERPNRESET3 input)
		(pin TIEC440ERPNRESET2 TIEC440ERPNRESET2 input)
		(pin TIEC440ERPNRESET1 TIEC440ERPNRESET1 input)
		(pin TIEC440ERPNRESET0 TIEC440ERPNRESET0 input)
		(pin TIEC440ENDIANRESET TIEC440ENDIANRESET input)
		(pin TIEC440DCUWRURGENTPLBPRIO1 TIEC440DCUWRURGENTPLBPRIO1 input)
		(pin TIEC440DCUWRURGENTPLBPRIO0 TIEC440DCUWRURGENTPLBPRIO0 input)
		(pin TIEC440DCUWRSTOREPLBPRIO1 TIEC440DCUWRSTOREPLBPRIO1 input)
		(pin TIEC440DCUWRSTOREPLBPRIO0 TIEC440DCUWRSTOREPLBPRIO0 input)
		(pin TIEC440DCUWRFLUSHPLBPRIO1 TIEC440DCUWRFLUSHPLBPRIO1 input)
		(pin TIEC440DCUWRFLUSHPLBPRIO0 TIEC440DCUWRFLUSHPLBPRIO0 input)
		(pin TIEC440DCURDURGENTPLBPRIO1 TIEC440DCURDURGENTPLBPRIO1 input)
		(pin TIEC440DCURDURGENTPLBPRIO0 TIEC440DCURDURGENTPLBPRIO0 input)
		(pin TIEC440DCURDTOUCHPLBPRIO1 TIEC440DCURDTOUCHPLBPRIO1 input)
		(pin TIEC440DCURDTOUCHPLBPRIO0 TIEC440DCURDTOUCHPLBPRIO0 input)
		(pin TIEC440DCURDNONCACHEPLBPRIO1 TIEC440DCURDNONCACHEPLBPRIO1 input)
		(pin TIEC440DCURDNONCACHEPLBPRIO0 TIEC440DCURDNONCACHEPLBPRIO0 input)
		(pin TIEC440DCURDLDCACHEPLBPRIO1 TIEC440DCURDLDCACHEPLBPRIO1 input)
		(pin TIEC440DCURDLDCACHEPLBPRIO0 TIEC440DCURDLDCACHEPLBPRIO0 input)
		(pin PLBPPCS0WRPRIM PLBPPCS0WRPRIM input)
		(pin PLBPPCS0WRPENDREQ PLBPPCS0WRPENDREQ input)
		(pin PLBPPCS0WRPENDPRI1 PLBPPCS0WRPENDPRI1 input)
		(pin PLBPPCS0WRPENDPRI0 PLBPPCS0WRPENDPRI0 input)
		(pin PLBPPCS0WRDBUS127 PLBPPCS0WRDBUS127 input)
		(pin PLBPPCS0WRDBUS126 PLBPPCS0WRDBUS126 input)
		(pin PLBPPCS0WRDBUS125 PLBPPCS0WRDBUS125 input)
		(pin PLBPPCS0WRDBUS124 PLBPPCS0WRDBUS124 input)
		(pin PLBPPCS0WRDBUS123 PLBPPCS0WRDBUS123 input)
		(pin PLBPPCS0WRDBUS122 PLBPPCS0WRDBUS122 input)
		(pin PLBPPCS0WRDBUS121 PLBPPCS0WRDBUS121 input)
		(pin PLBPPCS0WRDBUS120 PLBPPCS0WRDBUS120 input)
		(pin PLBPPCS0WRDBUS119 PLBPPCS0WRDBUS119 input)
		(pin PLBPPCS0WRDBUS118 PLBPPCS0WRDBUS118 input)
		(pin PLBPPCS0WRDBUS117 PLBPPCS0WRDBUS117 input)
		(pin PLBPPCS0WRDBUS116 PLBPPCS0WRDBUS116 input)
		(pin PLBPPCS0WRDBUS115 PLBPPCS0WRDBUS115 input)
		(pin PLBPPCS0WRDBUS114 PLBPPCS0WRDBUS114 input)
		(pin PLBPPCS0WRDBUS113 PLBPPCS0WRDBUS113 input)
		(pin PLBPPCS0WRDBUS112 PLBPPCS0WRDBUS112 input)
		(pin PLBPPCS0WRDBUS111 PLBPPCS0WRDBUS111 input)
		(pin PLBPPCS0WRDBUS110 PLBPPCS0WRDBUS110 input)
		(pin PLBPPCS0WRDBUS109 PLBPPCS0WRDBUS109 input)
		(pin PLBPPCS0WRDBUS108 PLBPPCS0WRDBUS108 input)
		(pin PLBPPCS0WRDBUS107 PLBPPCS0WRDBUS107 input)
		(pin PLBPPCS0WRDBUS106 PLBPPCS0WRDBUS106 input)
		(pin PLBPPCS0WRDBUS105 PLBPPCS0WRDBUS105 input)
		(pin PLBPPCS0WRDBUS104 PLBPPCS0WRDBUS104 input)
		(pin PLBPPCS0WRDBUS103 PLBPPCS0WRDBUS103 input)
		(pin PLBPPCS0WRDBUS102 PLBPPCS0WRDBUS102 input)
		(pin PLBPPCS0WRDBUS101 PLBPPCS0WRDBUS101 input)
		(pin PLBPPCS0WRDBUS100 PLBPPCS0WRDBUS100 input)
		(pin PLBPPCS0WRDBUS99 PLBPPCS0WRDBUS99 input)
		(pin PLBPPCS0WRDBUS98 PLBPPCS0WRDBUS98 input)
		(pin PLBPPCS0WRDBUS97 PLBPPCS0WRDBUS97 input)
		(pin PLBPPCS0WRDBUS96 PLBPPCS0WRDBUS96 input)
		(pin PLBPPCS0WRDBUS95 PLBPPCS0WRDBUS95 input)
		(pin PLBPPCS0WRDBUS94 PLBPPCS0WRDBUS94 input)
		(pin PLBPPCS0WRDBUS93 PLBPPCS0WRDBUS93 input)
		(pin PLBPPCS0WRDBUS92 PLBPPCS0WRDBUS92 input)
		(pin PLBPPCS0WRDBUS91 PLBPPCS0WRDBUS91 input)
		(pin PLBPPCS0WRDBUS90 PLBPPCS0WRDBUS90 input)
		(pin PLBPPCS0WRDBUS89 PLBPPCS0WRDBUS89 input)
		(pin PLBPPCS0WRDBUS88 PLBPPCS0WRDBUS88 input)
		(pin PLBPPCS0WRDBUS87 PLBPPCS0WRDBUS87 input)
		(pin PLBPPCS0WRDBUS86 PLBPPCS0WRDBUS86 input)
		(pin PLBPPCS0WRDBUS85 PLBPPCS0WRDBUS85 input)
		(pin PLBPPCS0WRDBUS84 PLBPPCS0WRDBUS84 input)
		(pin PLBPPCS0WRDBUS83 PLBPPCS0WRDBUS83 input)
		(pin PLBPPCS0WRDBUS82 PLBPPCS0WRDBUS82 input)
		(pin PLBPPCS0WRDBUS81 PLBPPCS0WRDBUS81 input)
		(pin PLBPPCS0WRDBUS80 PLBPPCS0WRDBUS80 input)
		(pin PLBPPCS0WRDBUS79 PLBPPCS0WRDBUS79 input)
		(pin PLBPPCS0WRDBUS78 PLBPPCS0WRDBUS78 input)
		(pin PLBPPCS0WRDBUS77 PLBPPCS0WRDBUS77 input)
		(pin PLBPPCS0WRDBUS76 PLBPPCS0WRDBUS76 input)
		(pin PLBPPCS0WRDBUS75 PLBPPCS0WRDBUS75 input)
		(pin PLBPPCS0WRDBUS74 PLBPPCS0WRDBUS74 input)
		(pin PLBPPCS0WRDBUS73 PLBPPCS0WRDBUS73 input)
		(pin PLBPPCS0WRDBUS72 PLBPPCS0WRDBUS72 input)
		(pin PLBPPCS0WRDBUS71 PLBPPCS0WRDBUS71 input)
		(pin PLBPPCS0WRDBUS70 PLBPPCS0WRDBUS70 input)
		(pin PLBPPCS0WRDBUS69 PLBPPCS0WRDBUS69 input)
		(pin PLBPPCS0WRDBUS68 PLBPPCS0WRDBUS68 input)
		(pin PLBPPCS0WRDBUS67 PLBPPCS0WRDBUS67 input)
		(pin PLBPPCS0WRDBUS66 PLBPPCS0WRDBUS66 input)
		(pin PLBPPCS0WRDBUS65 PLBPPCS0WRDBUS65 input)
		(pin PLBPPCS0WRDBUS64 PLBPPCS0WRDBUS64 input)
		(pin PLBPPCS0WRDBUS63 PLBPPCS0WRDBUS63 input)
		(pin PLBPPCS0WRDBUS62 PLBPPCS0WRDBUS62 input)
		(pin PLBPPCS0WRDBUS61 PLBPPCS0WRDBUS61 input)
		(pin PLBPPCS0WRDBUS60 PLBPPCS0WRDBUS60 input)
		(pin PLBPPCS0WRDBUS59 PLBPPCS0WRDBUS59 input)
		(pin PLBPPCS0WRDBUS58 PLBPPCS0WRDBUS58 input)
		(pin PLBPPCS0WRDBUS57 PLBPPCS0WRDBUS57 input)
		(pin PLBPPCS0WRDBUS56 PLBPPCS0WRDBUS56 input)
		(pin PLBPPCS0WRDBUS55 PLBPPCS0WRDBUS55 input)
		(pin PLBPPCS0WRDBUS54 PLBPPCS0WRDBUS54 input)
		(pin PLBPPCS0WRDBUS53 PLBPPCS0WRDBUS53 input)
		(pin PLBPPCS0WRDBUS52 PLBPPCS0WRDBUS52 input)
		(pin PLBPPCS0WRDBUS51 PLBPPCS0WRDBUS51 input)
		(pin PLBPPCS0WRDBUS50 PLBPPCS0WRDBUS50 input)
		(pin PLBPPCS0WRDBUS49 PLBPPCS0WRDBUS49 input)
		(pin PLBPPCS0WRDBUS48 PLBPPCS0WRDBUS48 input)
		(pin PLBPPCS0WRDBUS47 PLBPPCS0WRDBUS47 input)
		(pin PLBPPCS0WRDBUS46 PLBPPCS0WRDBUS46 input)
		(pin PLBPPCS0WRDBUS45 PLBPPCS0WRDBUS45 input)
		(pin PLBPPCS0WRDBUS44 PLBPPCS0WRDBUS44 input)
		(pin PLBPPCS0WRDBUS43 PLBPPCS0WRDBUS43 input)
		(pin PLBPPCS0WRDBUS42 PLBPPCS0WRDBUS42 input)
		(pin PLBPPCS0WRDBUS41 PLBPPCS0WRDBUS41 input)
		(pin PLBPPCS0WRDBUS40 PLBPPCS0WRDBUS40 input)
		(pin PLBPPCS0WRDBUS39 PLBPPCS0WRDBUS39 input)
		(pin PLBPPCS0WRDBUS38 PLBPPCS0WRDBUS38 input)
		(pin PLBPPCS0WRDBUS37 PLBPPCS0WRDBUS37 input)
		(pin PLBPPCS0WRDBUS36 PLBPPCS0WRDBUS36 input)
		(pin PLBPPCS0WRDBUS35 PLBPPCS0WRDBUS35 input)
		(pin PLBPPCS0WRDBUS34 PLBPPCS0WRDBUS34 input)
		(pin PLBPPCS0WRDBUS33 PLBPPCS0WRDBUS33 input)
		(pin PLBPPCS0WRDBUS32 PLBPPCS0WRDBUS32 input)
		(pin PLBPPCS0WRDBUS31 PLBPPCS0WRDBUS31 input)
		(pin PLBPPCS0WRDBUS30 PLBPPCS0WRDBUS30 input)
		(pin PLBPPCS0WRDBUS29 PLBPPCS0WRDBUS29 input)
		(pin PLBPPCS0WRDBUS28 PLBPPCS0WRDBUS28 input)
		(pin PLBPPCS0WRDBUS27 PLBPPCS0WRDBUS27 input)
		(pin PLBPPCS0WRDBUS26 PLBPPCS0WRDBUS26 input)
		(pin PLBPPCS0WRDBUS25 PLBPPCS0WRDBUS25 input)
		(pin PLBPPCS0WRDBUS24 PLBPPCS0WRDBUS24 input)
		(pin PLBPPCS0WRDBUS23 PLBPPCS0WRDBUS23 input)
		(pin PLBPPCS0WRDBUS22 PLBPPCS0WRDBUS22 input)
		(pin PLBPPCS0WRDBUS21 PLBPPCS0WRDBUS21 input)
		(pin PLBPPCS0WRDBUS20 PLBPPCS0WRDBUS20 input)
		(pin PLBPPCS0WRDBUS19 PLBPPCS0WRDBUS19 input)
		(pin PLBPPCS0WRDBUS18 PLBPPCS0WRDBUS18 input)
		(pin PLBPPCS0WRDBUS17 PLBPPCS0WRDBUS17 input)
		(pin PLBPPCS0WRDBUS16 PLBPPCS0WRDBUS16 input)
		(pin PLBPPCS0WRDBUS15 PLBPPCS0WRDBUS15 input)
		(pin PLBPPCS0WRDBUS14 PLBPPCS0WRDBUS14 input)
		(pin PLBPPCS0WRDBUS13 PLBPPCS0WRDBUS13 input)
		(pin PLBPPCS0WRDBUS12 PLBPPCS0WRDBUS12 input)
		(pin PLBPPCS0WRDBUS11 PLBPPCS0WRDBUS11 input)
		(pin PLBPPCS0WRDBUS10 PLBPPCS0WRDBUS10 input)
		(pin PLBPPCS0WRDBUS9 PLBPPCS0WRDBUS9 input)
		(pin PLBPPCS0WRDBUS8 PLBPPCS0WRDBUS8 input)
		(pin PLBPPCS0WRDBUS7 PLBPPCS0WRDBUS7 input)
		(pin PLBPPCS0WRDBUS6 PLBPPCS0WRDBUS6 input)
		(pin PLBPPCS0WRDBUS5 PLBPPCS0WRDBUS5 input)
		(pin PLBPPCS0WRDBUS4 PLBPPCS0WRDBUS4 input)
		(pin PLBPPCS0WRDBUS3 PLBPPCS0WRDBUS3 input)
		(pin PLBPPCS0WRDBUS2 PLBPPCS0WRDBUS2 input)
		(pin PLBPPCS0WRDBUS1 PLBPPCS0WRDBUS1 input)
		(pin PLBPPCS0WRDBUS0 PLBPPCS0WRDBUS0 input)
		(pin PLBPPCS0WRBURST PLBPPCS0WRBURST input)
		(pin PLBPPCS0UABUS31 PLBPPCS0UABUS31 input)
		(pin PLBPPCS0UABUS30 PLBPPCS0UABUS30 input)
		(pin PLBPPCS0UABUS29 PLBPPCS0UABUS29 input)
		(pin PLBPPCS0UABUS28 PLBPPCS0UABUS28 input)
		(pin PLBPPCS0TYPE2 PLBPPCS0TYPE2 input)
		(pin PLBPPCS0TYPE1 PLBPPCS0TYPE1 input)
		(pin PLBPPCS0TYPE0 PLBPPCS0TYPE0 input)
		(pin PLBPPCS0TATTRIBUTE15 PLBPPCS0TATTRIBUTE15 input)
		(pin PLBPPCS0TATTRIBUTE14 PLBPPCS0TATTRIBUTE14 input)
		(pin PLBPPCS0TATTRIBUTE13 PLBPPCS0TATTRIBUTE13 input)
		(pin PLBPPCS0TATTRIBUTE12 PLBPPCS0TATTRIBUTE12 input)
		(pin PLBPPCS0TATTRIBUTE11 PLBPPCS0TATTRIBUTE11 input)
		(pin PLBPPCS0TATTRIBUTE10 PLBPPCS0TATTRIBUTE10 input)
		(pin PLBPPCS0TATTRIBUTE9 PLBPPCS0TATTRIBUTE9 input)
		(pin PLBPPCS0TATTRIBUTE8 PLBPPCS0TATTRIBUTE8 input)
		(pin PLBPPCS0TATTRIBUTE7 PLBPPCS0TATTRIBUTE7 input)
		(pin PLBPPCS0TATTRIBUTE6 PLBPPCS0TATTRIBUTE6 input)
		(pin PLBPPCS0TATTRIBUTE5 PLBPPCS0TATTRIBUTE5 input)
		(pin PLBPPCS0TATTRIBUTE4 PLBPPCS0TATTRIBUTE4 input)
		(pin PLBPPCS0TATTRIBUTE3 PLBPPCS0TATTRIBUTE3 input)
		(pin PLBPPCS0TATTRIBUTE2 PLBPPCS0TATTRIBUTE2 input)
		(pin PLBPPCS0TATTRIBUTE1 PLBPPCS0TATTRIBUTE1 input)
		(pin PLBPPCS0TATTRIBUTE0 PLBPPCS0TATTRIBUTE0 input)
		(pin PLBPPCS0SIZE3 PLBPPCS0SIZE3 input)
		(pin PLBPPCS0SIZE2 PLBPPCS0SIZE2 input)
		(pin PLBPPCS0SIZE1 PLBPPCS0SIZE1 input)
		(pin PLBPPCS0SIZE0 PLBPPCS0SIZE0 input)
		(pin PLBPPCS0SAVALID PLBPPCS0SAVALID input)
		(pin PLBPPCS0RNW PLBPPCS0RNW input)
		(pin PLBPPCS0REQPRI1 PLBPPCS0REQPRI1 input)
		(pin PLBPPCS0REQPRI0 PLBPPCS0REQPRI0 input)
		(pin PLBPPCS0RDPRIM PLBPPCS0RDPRIM input)
		(pin PLBPPCS0RDPENDREQ PLBPPCS0RDPENDREQ input)
		(pin PLBPPCS0RDPENDPRI1 PLBPPCS0RDPENDPRI1 input)
		(pin PLBPPCS0RDPENDPRI0 PLBPPCS0RDPENDPRI0 input)
		(pin PLBPPCS0RDBURST PLBPPCS0RDBURST input)
		(pin PLBPPCS0PAVALID PLBPPCS0PAVALID input)
		(pin PLBPPCS0MSIZE1 PLBPPCS0MSIZE1 input)
		(pin PLBPPCS0MSIZE0 PLBPPCS0MSIZE0 input)
		(pin PLBPPCS0MASTERID1 PLBPPCS0MASTERID1 input)
		(pin PLBPPCS0MASTERID0 PLBPPCS0MASTERID0 input)
		(pin PLBPPCS0LOCKERR PLBPPCS0LOCKERR input)
		(pin PLBPPCS0BUSLOCK PLBPPCS0BUSLOCK input)
		(pin PLBPPCS0BE15 PLBPPCS0BE15 input)
		(pin PLBPPCS0BE14 PLBPPCS0BE14 input)
		(pin PLBPPCS0BE13 PLBPPCS0BE13 input)
		(pin PLBPPCS0BE12 PLBPPCS0BE12 input)
		(pin PLBPPCS0BE11 PLBPPCS0BE11 input)
		(pin PLBPPCS0BE10 PLBPPCS0BE10 input)
		(pin PLBPPCS0BE9 PLBPPCS0BE9 input)
		(pin PLBPPCS0BE8 PLBPPCS0BE8 input)
		(pin PLBPPCS0BE7 PLBPPCS0BE7 input)
		(pin PLBPPCS0BE6 PLBPPCS0BE6 input)
		(pin PLBPPCS0BE5 PLBPPCS0BE5 input)
		(pin PLBPPCS0BE4 PLBPPCS0BE4 input)
		(pin PLBPPCS0BE3 PLBPPCS0BE3 input)
		(pin PLBPPCS0BE2 PLBPPCS0BE2 input)
		(pin PLBPPCS0BE1 PLBPPCS0BE1 input)
		(pin PLBPPCS0BE0 PLBPPCS0BE0 input)
		(pin PLBPPCS0ABUS31 PLBPPCS0ABUS31 input)
		(pin PLBPPCS0ABUS30 PLBPPCS0ABUS30 input)
		(pin PLBPPCS0ABUS29 PLBPPCS0ABUS29 input)
		(pin PLBPPCS0ABUS28 PLBPPCS0ABUS28 input)
		(pin PLBPPCS0ABUS27 PLBPPCS0ABUS27 input)
		(pin PLBPPCS0ABUS26 PLBPPCS0ABUS26 input)
		(pin PLBPPCS0ABUS25 PLBPPCS0ABUS25 input)
		(pin PLBPPCS0ABUS24 PLBPPCS0ABUS24 input)
		(pin PLBPPCS0ABUS23 PLBPPCS0ABUS23 input)
		(pin PLBPPCS0ABUS22 PLBPPCS0ABUS22 input)
		(pin PLBPPCS0ABUS21 PLBPPCS0ABUS21 input)
		(pin PLBPPCS0ABUS20 PLBPPCS0ABUS20 input)
		(pin PLBPPCS0ABUS19 PLBPPCS0ABUS19 input)
		(pin PLBPPCS0ABUS18 PLBPPCS0ABUS18 input)
		(pin PLBPPCS0ABUS17 PLBPPCS0ABUS17 input)
		(pin PLBPPCS0ABUS16 PLBPPCS0ABUS16 input)
		(pin PLBPPCS0ABUS15 PLBPPCS0ABUS15 input)
		(pin PLBPPCS0ABUS14 PLBPPCS0ABUS14 input)
		(pin PLBPPCS0ABUS13 PLBPPCS0ABUS13 input)
		(pin PLBPPCS0ABUS12 PLBPPCS0ABUS12 input)
		(pin PLBPPCS0ABUS11 PLBPPCS0ABUS11 input)
		(pin PLBPPCS0ABUS10 PLBPPCS0ABUS10 input)
		(pin PLBPPCS0ABUS9 PLBPPCS0ABUS9 input)
		(pin PLBPPCS0ABUS8 PLBPPCS0ABUS8 input)
		(pin PLBPPCS0ABUS7 PLBPPCS0ABUS7 input)
		(pin PLBPPCS0ABUS6 PLBPPCS0ABUS6 input)
		(pin PLBPPCS0ABUS5 PLBPPCS0ABUS5 input)
		(pin PLBPPCS0ABUS4 PLBPPCS0ABUS4 input)
		(pin PLBPPCS0ABUS3 PLBPPCS0ABUS3 input)
		(pin PLBPPCS0ABUS2 PLBPPCS0ABUS2 input)
		(pin PLBPPCS0ABUS1 PLBPPCS0ABUS1 input)
		(pin PLBPPCS0ABUS0 PLBPPCS0ABUS0 input)
		(pin PLBPPCS0ABORT PLBPPCS0ABORT input)
		(pin PLBPPCMWRDACK PLBPPCMWRDACK input)
		(pin PLBPPCMWRBTERM PLBPPCMWRBTERM input)
		(pin PLBPPCMSSIZE1 PLBPPCMSSIZE1 input)
		(pin PLBPPCMSSIZE0 PLBPPCMSSIZE0 input)
		(pin PLBPPCMREARBITRATE PLBPPCMREARBITRATE input)
		(pin PLBPPCMRDWDADDR3 PLBPPCMRDWDADDR3 input)
		(pin PLBPPCMRDWDADDR2 PLBPPCMRDWDADDR2 input)
		(pin PLBPPCMRDWDADDR1 PLBPPCMRDWDADDR1 input)
		(pin PLBPPCMRDWDADDR0 PLBPPCMRDWDADDR0 input)
		(pin PLBPPCMRDDBUS127 PLBPPCMRDDBUS127 input)
		(pin PLBPPCMRDDBUS126 PLBPPCMRDDBUS126 input)
		(pin PLBPPCMRDDBUS125 PLBPPCMRDDBUS125 input)
		(pin PLBPPCMRDDBUS124 PLBPPCMRDDBUS124 input)
		(pin PLBPPCMRDDBUS123 PLBPPCMRDDBUS123 input)
		(pin PLBPPCMRDDBUS122 PLBPPCMRDDBUS122 input)
		(pin PLBPPCMRDDBUS121 PLBPPCMRDDBUS121 input)
		(pin PLBPPCMRDDBUS120 PLBPPCMRDDBUS120 input)
		(pin PLBPPCMRDDBUS119 PLBPPCMRDDBUS119 input)
		(pin PLBPPCMRDDBUS118 PLBPPCMRDDBUS118 input)
		(pin PLBPPCMRDDBUS117 PLBPPCMRDDBUS117 input)
		(pin PLBPPCMRDDBUS116 PLBPPCMRDDBUS116 input)
		(pin PLBPPCMRDDBUS115 PLBPPCMRDDBUS115 input)
		(pin PLBPPCMRDDBUS114 PLBPPCMRDDBUS114 input)
		(pin PLBPPCMRDDBUS113 PLBPPCMRDDBUS113 input)
		(pin PLBPPCMRDDBUS112 PLBPPCMRDDBUS112 input)
		(pin PLBPPCMRDDBUS111 PLBPPCMRDDBUS111 input)
		(pin PLBPPCMRDDBUS110 PLBPPCMRDDBUS110 input)
		(pin PLBPPCMRDDBUS109 PLBPPCMRDDBUS109 input)
		(pin PLBPPCMRDDBUS108 PLBPPCMRDDBUS108 input)
		(pin PLBPPCMRDDBUS107 PLBPPCMRDDBUS107 input)
		(pin PLBPPCMRDDBUS106 PLBPPCMRDDBUS106 input)
		(pin PLBPPCMRDDBUS105 PLBPPCMRDDBUS105 input)
		(pin PLBPPCMRDDBUS104 PLBPPCMRDDBUS104 input)
		(pin PLBPPCMRDDBUS103 PLBPPCMRDDBUS103 input)
		(pin PLBPPCMRDDBUS102 PLBPPCMRDDBUS102 input)
		(pin PLBPPCMRDDBUS101 PLBPPCMRDDBUS101 input)
		(pin PLBPPCMRDDBUS100 PLBPPCMRDDBUS100 input)
		(pin PLBPPCMRDDBUS99 PLBPPCMRDDBUS99 input)
		(pin PLBPPCMRDDBUS98 PLBPPCMRDDBUS98 input)
		(pin PLBPPCMRDDBUS97 PLBPPCMRDDBUS97 input)
		(pin PLBPPCMRDDBUS96 PLBPPCMRDDBUS96 input)
		(pin PLBPPCMRDDBUS95 PLBPPCMRDDBUS95 input)
		(pin PLBPPCMRDDBUS94 PLBPPCMRDDBUS94 input)
		(pin PLBPPCMRDDBUS93 PLBPPCMRDDBUS93 input)
		(pin PLBPPCMRDDBUS92 PLBPPCMRDDBUS92 input)
		(pin PLBPPCMRDDBUS91 PLBPPCMRDDBUS91 input)
		(pin PLBPPCMRDDBUS90 PLBPPCMRDDBUS90 input)
		(pin PLBPPCMRDDBUS89 PLBPPCMRDDBUS89 input)
		(pin PLBPPCMRDDBUS88 PLBPPCMRDDBUS88 input)
		(pin PLBPPCMRDDBUS87 PLBPPCMRDDBUS87 input)
		(pin PLBPPCMRDDBUS86 PLBPPCMRDDBUS86 input)
		(pin PLBPPCMRDDBUS85 PLBPPCMRDDBUS85 input)
		(pin PLBPPCMRDDBUS84 PLBPPCMRDDBUS84 input)
		(pin PLBPPCMRDDBUS83 PLBPPCMRDDBUS83 input)
		(pin PLBPPCMRDDBUS82 PLBPPCMRDDBUS82 input)
		(pin PLBPPCMRDDBUS81 PLBPPCMRDDBUS81 input)
		(pin PLBPPCMRDDBUS80 PLBPPCMRDDBUS80 input)
		(pin PLBPPCMRDDBUS79 PLBPPCMRDDBUS79 input)
		(pin PLBPPCMRDDBUS78 PLBPPCMRDDBUS78 input)
		(pin PLBPPCMRDDBUS77 PLBPPCMRDDBUS77 input)
		(pin PLBPPCMRDDBUS76 PLBPPCMRDDBUS76 input)
		(pin PLBPPCMRDDBUS75 PLBPPCMRDDBUS75 input)
		(pin PLBPPCMRDDBUS74 PLBPPCMRDDBUS74 input)
		(pin PLBPPCMRDDBUS73 PLBPPCMRDDBUS73 input)
		(pin PLBPPCMRDDBUS72 PLBPPCMRDDBUS72 input)
		(pin PLBPPCMRDDBUS71 PLBPPCMRDDBUS71 input)
		(pin PLBPPCMRDDBUS70 PLBPPCMRDDBUS70 input)
		(pin PLBPPCMRDDBUS69 PLBPPCMRDDBUS69 input)
		(pin PLBPPCMRDDBUS68 PLBPPCMRDDBUS68 input)
		(pin PLBPPCMRDDBUS67 PLBPPCMRDDBUS67 input)
		(pin PLBPPCMRDDBUS66 PLBPPCMRDDBUS66 input)
		(pin PLBPPCMRDDBUS65 PLBPPCMRDDBUS65 input)
		(pin PLBPPCMRDDBUS64 PLBPPCMRDDBUS64 input)
		(pin PLBPPCMRDDACK PLBPPCMRDDACK input)
		(pin PLBPPCMRDBTERM PLBPPCMRDBTERM input)
		(pin PLBPPCMMBUSY PLBPPCMMBUSY input)
		(pin PLBPPCMADDRACK PLBPPCMADDRACK input)
		(pin LLDMA1TXDSTRDYN LLDMA1TXDSTRDYN input)
		(pin LLDMA1RXSRCRDYN LLDMA1RXSRCRDYN input)
		(pin LLDMA1RXSOPN LLDMA1RXSOPN input)
		(pin LLDMA1RXSOFN LLDMA1RXSOFN input)
		(pin LLDMA1RXREM3 LLDMA1RXREM3 input)
		(pin LLDMA1RXREM2 LLDMA1RXREM2 input)
		(pin LLDMA1RXREM1 LLDMA1RXREM1 input)
		(pin LLDMA1RXREM0 LLDMA1RXREM0 input)
		(pin LLDMA1RXEOPN LLDMA1RXEOPN input)
		(pin LLDMA1RXEOFN LLDMA1RXEOFN input)
		(pin LLDMA1RXD31 LLDMA1RXD31 input)
		(pin LLDMA1RXD30 LLDMA1RXD30 input)
		(pin LLDMA1RXD29 LLDMA1RXD29 input)
		(pin LLDMA1RXD28 LLDMA1RXD28 input)
		(pin LLDMA1RXD27 LLDMA1RXD27 input)
		(pin LLDMA1RXD26 LLDMA1RXD26 input)
		(pin LLDMA1RXD25 LLDMA1RXD25 input)
		(pin LLDMA1RXD24 LLDMA1RXD24 input)
		(pin LLDMA1RXD23 LLDMA1RXD23 input)
		(pin LLDMA1RXD22 LLDMA1RXD22 input)
		(pin LLDMA1RXD21 LLDMA1RXD21 input)
		(pin LLDMA1RXD20 LLDMA1RXD20 input)
		(pin LLDMA1RXD19 LLDMA1RXD19 input)
		(pin LLDMA1RXD18 LLDMA1RXD18 input)
		(pin LLDMA1RXD17 LLDMA1RXD17 input)
		(pin LLDMA1RXD16 LLDMA1RXD16 input)
		(pin LLDMA1RXD15 LLDMA1RXD15 input)
		(pin LLDMA1RXD14 LLDMA1RXD14 input)
		(pin LLDMA1RXD13 LLDMA1RXD13 input)
		(pin LLDMA1RXD12 LLDMA1RXD12 input)
		(pin LLDMA1RXD11 LLDMA1RXD11 input)
		(pin LLDMA1RXD10 LLDMA1RXD10 input)
		(pin LLDMA1RXD9 LLDMA1RXD9 input)
		(pin LLDMA1RXD8 LLDMA1RXD8 input)
		(pin LLDMA1RXD7 LLDMA1RXD7 input)
		(pin LLDMA1RXD6 LLDMA1RXD6 input)
		(pin LLDMA1RXD5 LLDMA1RXD5 input)
		(pin LLDMA1RXD4 LLDMA1RXD4 input)
		(pin LLDMA1RXD3 LLDMA1RXD3 input)
		(pin LLDMA1RXD2 LLDMA1RXD2 input)
		(pin LLDMA1RXD1 LLDMA1RXD1 input)
		(pin LLDMA1RXD0 LLDMA1RXD0 input)
		(pin LLDMA1RSTENGINEREQ LLDMA1RSTENGINEREQ input)
		(pin LLDMA0TXDSTRDYN LLDMA0TXDSTRDYN input)
		(pin LLDMA0RXSRCRDYN LLDMA0RXSRCRDYN input)
		(pin LLDMA0RXSOPN LLDMA0RXSOPN input)
		(pin LLDMA0RXSOFN LLDMA0RXSOFN input)
		(pin LLDMA0RXREM3 LLDMA0RXREM3 input)
		(pin LLDMA0RXREM2 LLDMA0RXREM2 input)
		(pin LLDMA0RXREM1 LLDMA0RXREM1 input)
		(pin LLDMA0RXREM0 LLDMA0RXREM0 input)
		(pin LLDMA0RXEOPN LLDMA0RXEOPN input)
		(pin LLDMA0RXEOFN LLDMA0RXEOFN input)
		(pin LLDMA0RXD31 LLDMA0RXD31 input)
		(pin LLDMA0RXD30 LLDMA0RXD30 input)
		(pin LLDMA0RXD29 LLDMA0RXD29 input)
		(pin LLDMA0RXD28 LLDMA0RXD28 input)
		(pin LLDMA0RXD27 LLDMA0RXD27 input)
		(pin LLDMA0RXD26 LLDMA0RXD26 input)
		(pin LLDMA0RXD25 LLDMA0RXD25 input)
		(pin LLDMA0RXD24 LLDMA0RXD24 input)
		(pin LLDMA0RXD23 LLDMA0RXD23 input)
		(pin LLDMA0RXD22 LLDMA0RXD22 input)
		(pin LLDMA0RXD21 LLDMA0RXD21 input)
		(pin LLDMA0RXD20 LLDMA0RXD20 input)
		(pin LLDMA0RXD19 LLDMA0RXD19 input)
		(pin LLDMA0RXD18 LLDMA0RXD18 input)
		(pin LLDMA0RXD17 LLDMA0RXD17 input)
		(pin LLDMA0RXD16 LLDMA0RXD16 input)
		(pin LLDMA0RXD15 LLDMA0RXD15 input)
		(pin LLDMA0RXD14 LLDMA0RXD14 input)
		(pin LLDMA0RXD13 LLDMA0RXD13 input)
		(pin LLDMA0RXD12 LLDMA0RXD12 input)
		(pin LLDMA0RXD11 LLDMA0RXD11 input)
		(pin LLDMA0RXD10 LLDMA0RXD10 input)
		(pin LLDMA0RXD9 LLDMA0RXD9 input)
		(pin LLDMA0RXD8 LLDMA0RXD8 input)
		(pin LLDMA0RXD7 LLDMA0RXD7 input)
		(pin LLDMA0RXD6 LLDMA0RXD6 input)
		(pin LLDMA0RXD5 LLDMA0RXD5 input)
		(pin LLDMA0RXD4 LLDMA0RXD4 input)
		(pin LLDMA0RXD3 LLDMA0RXD3 input)
		(pin LLDMA0RXD2 LLDMA0RXD2 input)
		(pin LLDMA0RXD1 LLDMA0RXD1 input)
		(pin LLDMA0RXD0 LLDMA0RXD0 input)
		(pin LLDMA0RSTENGINEREQ LLDMA0RSTENGINEREQ input)
		(pin JTGC440TCK JTGC440TCK input)
		(pin FCMAPUSTOREDATA127 FCMAPUSTOREDATA127 input)
		(pin FCMAPUSTOREDATA126 FCMAPUSTOREDATA126 input)
		(pin FCMAPUSTOREDATA125 FCMAPUSTOREDATA125 input)
		(pin FCMAPUSTOREDATA124 FCMAPUSTOREDATA124 input)
		(pin FCMAPUSTOREDATA123 FCMAPUSTOREDATA123 input)
		(pin FCMAPUSTOREDATA122 FCMAPUSTOREDATA122 input)
		(pin FCMAPUSTOREDATA121 FCMAPUSTOREDATA121 input)
		(pin FCMAPUSTOREDATA120 FCMAPUSTOREDATA120 input)
		(pin FCMAPUSTOREDATA119 FCMAPUSTOREDATA119 input)
		(pin FCMAPUSTOREDATA118 FCMAPUSTOREDATA118 input)
		(pin FCMAPUSTOREDATA117 FCMAPUSTOREDATA117 input)
		(pin FCMAPUSTOREDATA116 FCMAPUSTOREDATA116 input)
		(pin FCMAPUSTOREDATA115 FCMAPUSTOREDATA115 input)
		(pin FCMAPUSTOREDATA114 FCMAPUSTOREDATA114 input)
		(pin FCMAPUSTOREDATA113 FCMAPUSTOREDATA113 input)
		(pin FCMAPUSTOREDATA112 FCMAPUSTOREDATA112 input)
		(pin FCMAPUSTOREDATA111 FCMAPUSTOREDATA111 input)
		(pin FCMAPUSTOREDATA110 FCMAPUSTOREDATA110 input)
		(pin FCMAPUSTOREDATA109 FCMAPUSTOREDATA109 input)
		(pin FCMAPUSTOREDATA108 FCMAPUSTOREDATA108 input)
		(pin FCMAPUSTOREDATA107 FCMAPUSTOREDATA107 input)
		(pin FCMAPUSTOREDATA106 FCMAPUSTOREDATA106 input)
		(pin FCMAPUSTOREDATA105 FCMAPUSTOREDATA105 input)
		(pin FCMAPUSTOREDATA104 FCMAPUSTOREDATA104 input)
		(pin FCMAPUSTOREDATA103 FCMAPUSTOREDATA103 input)
		(pin FCMAPUSTOREDATA102 FCMAPUSTOREDATA102 input)
		(pin FCMAPUSTOREDATA101 FCMAPUSTOREDATA101 input)
		(pin FCMAPUSTOREDATA100 FCMAPUSTOREDATA100 input)
		(pin FCMAPUSTOREDATA99 FCMAPUSTOREDATA99 input)
		(pin FCMAPUSTOREDATA98 FCMAPUSTOREDATA98 input)
		(pin FCMAPUSTOREDATA97 FCMAPUSTOREDATA97 input)
		(pin FCMAPUSTOREDATA96 FCMAPUSTOREDATA96 input)
		(pin FCMAPUSTOREDATA95 FCMAPUSTOREDATA95 input)
		(pin FCMAPUSTOREDATA94 FCMAPUSTOREDATA94 input)
		(pin FCMAPUSTOREDATA93 FCMAPUSTOREDATA93 input)
		(pin FCMAPUSTOREDATA92 FCMAPUSTOREDATA92 input)
		(pin FCMAPUSTOREDATA91 FCMAPUSTOREDATA91 input)
		(pin FCMAPUSTOREDATA90 FCMAPUSTOREDATA90 input)
		(pin FCMAPUSTOREDATA89 FCMAPUSTOREDATA89 input)
		(pin FCMAPUSTOREDATA88 FCMAPUSTOREDATA88 input)
		(pin FCMAPUSTOREDATA87 FCMAPUSTOREDATA87 input)
		(pin FCMAPUSTOREDATA86 FCMAPUSTOREDATA86 input)
		(pin FCMAPUSTOREDATA85 FCMAPUSTOREDATA85 input)
		(pin FCMAPUSTOREDATA84 FCMAPUSTOREDATA84 input)
		(pin FCMAPUSTOREDATA83 FCMAPUSTOREDATA83 input)
		(pin FCMAPUSTOREDATA82 FCMAPUSTOREDATA82 input)
		(pin FCMAPUSTOREDATA81 FCMAPUSTOREDATA81 input)
		(pin FCMAPUSTOREDATA80 FCMAPUSTOREDATA80 input)
		(pin FCMAPUSTOREDATA79 FCMAPUSTOREDATA79 input)
		(pin FCMAPUSTOREDATA78 FCMAPUSTOREDATA78 input)
		(pin FCMAPUSTOREDATA77 FCMAPUSTOREDATA77 input)
		(pin FCMAPUSTOREDATA76 FCMAPUSTOREDATA76 input)
		(pin FCMAPUSTOREDATA75 FCMAPUSTOREDATA75 input)
		(pin FCMAPUSTOREDATA74 FCMAPUSTOREDATA74 input)
		(pin FCMAPUSTOREDATA73 FCMAPUSTOREDATA73 input)
		(pin FCMAPUSTOREDATA72 FCMAPUSTOREDATA72 input)
		(pin FCMAPUSTOREDATA71 FCMAPUSTOREDATA71 input)
		(pin FCMAPUSTOREDATA70 FCMAPUSTOREDATA70 input)
		(pin FCMAPUSTOREDATA69 FCMAPUSTOREDATA69 input)
		(pin FCMAPUSTOREDATA68 FCMAPUSTOREDATA68 input)
		(pin FCMAPUSTOREDATA67 FCMAPUSTOREDATA67 input)
		(pin FCMAPUSTOREDATA66 FCMAPUSTOREDATA66 input)
		(pin FCMAPUSTOREDATA65 FCMAPUSTOREDATA65 input)
		(pin FCMAPUSTOREDATA64 FCMAPUSTOREDATA64 input)
		(pin FCMAPUSTOREDATA63 FCMAPUSTOREDATA63 input)
		(pin FCMAPUSTOREDATA62 FCMAPUSTOREDATA62 input)
		(pin FCMAPUSTOREDATA61 FCMAPUSTOREDATA61 input)
		(pin FCMAPUSTOREDATA60 FCMAPUSTOREDATA60 input)
		(pin FCMAPUSTOREDATA59 FCMAPUSTOREDATA59 input)
		(pin FCMAPUSTOREDATA58 FCMAPUSTOREDATA58 input)
		(pin FCMAPUSTOREDATA57 FCMAPUSTOREDATA57 input)
		(pin FCMAPUSTOREDATA56 FCMAPUSTOREDATA56 input)
		(pin FCMAPUSTOREDATA55 FCMAPUSTOREDATA55 input)
		(pin FCMAPUSTOREDATA54 FCMAPUSTOREDATA54 input)
		(pin FCMAPUSTOREDATA53 FCMAPUSTOREDATA53 input)
		(pin FCMAPUSTOREDATA52 FCMAPUSTOREDATA52 input)
		(pin FCMAPUSTOREDATA51 FCMAPUSTOREDATA51 input)
		(pin FCMAPUSTOREDATA50 FCMAPUSTOREDATA50 input)
		(pin FCMAPUSTOREDATA49 FCMAPUSTOREDATA49 input)
		(pin FCMAPUSTOREDATA48 FCMAPUSTOREDATA48 input)
		(pin FCMAPUSTOREDATA47 FCMAPUSTOREDATA47 input)
		(pin FCMAPUSTOREDATA46 FCMAPUSTOREDATA46 input)
		(pin FCMAPUSTOREDATA45 FCMAPUSTOREDATA45 input)
		(pin FCMAPUSTOREDATA44 FCMAPUSTOREDATA44 input)
		(pin FCMAPUSTOREDATA43 FCMAPUSTOREDATA43 input)
		(pin FCMAPUSTOREDATA42 FCMAPUSTOREDATA42 input)
		(pin FCMAPUSTOREDATA41 FCMAPUSTOREDATA41 input)
		(pin FCMAPUSTOREDATA40 FCMAPUSTOREDATA40 input)
		(pin FCMAPUSTOREDATA39 FCMAPUSTOREDATA39 input)
		(pin FCMAPUSTOREDATA38 FCMAPUSTOREDATA38 input)
		(pin FCMAPUSTOREDATA37 FCMAPUSTOREDATA37 input)
		(pin FCMAPUSTOREDATA36 FCMAPUSTOREDATA36 input)
		(pin FCMAPUSTOREDATA35 FCMAPUSTOREDATA35 input)
		(pin FCMAPUSTOREDATA34 FCMAPUSTOREDATA34 input)
		(pin FCMAPUSTOREDATA33 FCMAPUSTOREDATA33 input)
		(pin FCMAPUSTOREDATA32 FCMAPUSTOREDATA32 input)
		(pin FCMAPUSTOREDATA31 FCMAPUSTOREDATA31 input)
		(pin FCMAPUSTOREDATA30 FCMAPUSTOREDATA30 input)
		(pin FCMAPUSTOREDATA29 FCMAPUSTOREDATA29 input)
		(pin FCMAPUSTOREDATA28 FCMAPUSTOREDATA28 input)
		(pin FCMAPUSTOREDATA27 FCMAPUSTOREDATA27 input)
		(pin FCMAPUSTOREDATA26 FCMAPUSTOREDATA26 input)
		(pin FCMAPUSTOREDATA25 FCMAPUSTOREDATA25 input)
		(pin FCMAPUSTOREDATA24 FCMAPUSTOREDATA24 input)
		(pin FCMAPUSTOREDATA23 FCMAPUSTOREDATA23 input)
		(pin FCMAPUSTOREDATA22 FCMAPUSTOREDATA22 input)
		(pin FCMAPUSTOREDATA21 FCMAPUSTOREDATA21 input)
		(pin FCMAPUSTOREDATA20 FCMAPUSTOREDATA20 input)
		(pin FCMAPUSTOREDATA19 FCMAPUSTOREDATA19 input)
		(pin FCMAPUSTOREDATA18 FCMAPUSTOREDATA18 input)
		(pin FCMAPUSTOREDATA17 FCMAPUSTOREDATA17 input)
		(pin FCMAPUSTOREDATA16 FCMAPUSTOREDATA16 input)
		(pin FCMAPUSTOREDATA15 FCMAPUSTOREDATA15 input)
		(pin FCMAPUSTOREDATA14 FCMAPUSTOREDATA14 input)
		(pin FCMAPUSTOREDATA13 FCMAPUSTOREDATA13 input)
		(pin FCMAPUSTOREDATA12 FCMAPUSTOREDATA12 input)
		(pin FCMAPUSTOREDATA11 FCMAPUSTOREDATA11 input)
		(pin FCMAPUSTOREDATA10 FCMAPUSTOREDATA10 input)
		(pin FCMAPUSTOREDATA9 FCMAPUSTOREDATA9 input)
		(pin FCMAPUSTOREDATA8 FCMAPUSTOREDATA8 input)
		(pin FCMAPUSTOREDATA7 FCMAPUSTOREDATA7 input)
		(pin FCMAPUSTOREDATA6 FCMAPUSTOREDATA6 input)
		(pin FCMAPUSTOREDATA5 FCMAPUSTOREDATA5 input)
		(pin FCMAPUSTOREDATA4 FCMAPUSTOREDATA4 input)
		(pin FCMAPUSTOREDATA3 FCMAPUSTOREDATA3 input)
		(pin FCMAPUSTOREDATA2 FCMAPUSTOREDATA2 input)
		(pin FCMAPUSTOREDATA1 FCMAPUSTOREDATA1 input)
		(pin FCMAPUSTOREDATA0 FCMAPUSTOREDATA0 input)
		(pin FCMAPUSLEEPNOTREADY FCMAPUSLEEPNOTREADY input)
		(pin FCMAPURESULTVALID FCMAPURESULTVALID input)
		(pin FCMAPURESULT31 FCMAPURESULT31 input)
		(pin FCMAPURESULT30 FCMAPURESULT30 input)
		(pin FCMAPURESULT29 FCMAPURESULT29 input)
		(pin FCMAPURESULT28 FCMAPURESULT28 input)
		(pin FCMAPURESULT27 FCMAPURESULT27 input)
		(pin FCMAPURESULT26 FCMAPURESULT26 input)
		(pin FCMAPURESULT25 FCMAPURESULT25 input)
		(pin FCMAPURESULT24 FCMAPURESULT24 input)
		(pin FCMAPURESULT23 FCMAPURESULT23 input)
		(pin FCMAPURESULT22 FCMAPURESULT22 input)
		(pin FCMAPURESULT21 FCMAPURESULT21 input)
		(pin FCMAPURESULT20 FCMAPURESULT20 input)
		(pin FCMAPURESULT19 FCMAPURESULT19 input)
		(pin FCMAPURESULT18 FCMAPURESULT18 input)
		(pin FCMAPURESULT17 FCMAPURESULT17 input)
		(pin FCMAPURESULT16 FCMAPURESULT16 input)
		(pin FCMAPURESULT15 FCMAPURESULT15 input)
		(pin FCMAPURESULT14 FCMAPURESULT14 input)
		(pin FCMAPURESULT13 FCMAPURESULT13 input)
		(pin FCMAPURESULT12 FCMAPURESULT12 input)
		(pin FCMAPURESULT11 FCMAPURESULT11 input)
		(pin FCMAPURESULT10 FCMAPURESULT10 input)
		(pin FCMAPURESULT9 FCMAPURESULT9 input)
		(pin FCMAPURESULT8 FCMAPURESULT8 input)
		(pin FCMAPURESULT7 FCMAPURESULT7 input)
		(pin FCMAPURESULT6 FCMAPURESULT6 input)
		(pin FCMAPURESULT5 FCMAPURESULT5 input)
		(pin FCMAPURESULT4 FCMAPURESULT4 input)
		(pin FCMAPURESULT3 FCMAPURESULT3 input)
		(pin FCMAPURESULT2 FCMAPURESULT2 input)
		(pin FCMAPURESULT1 FCMAPURESULT1 input)
		(pin FCMAPURESULT0 FCMAPURESULT0 input)
		(pin FCMAPUFPSCRFEX FCMAPUFPSCRFEX input)
		(pin FCMAPUEXCEPTION FCMAPUEXCEPTION input)
		(pin FCMAPUDONE FCMAPUDONE input)
		(pin FCMAPUCR3 FCMAPUCR3 input)
		(pin FCMAPUCR2 FCMAPUCR2 input)
		(pin FCMAPUCR1 FCMAPUCR1 input)
		(pin FCMAPUCR0 FCMAPUCR0 input)
		(pin FCMAPUCONFIRMINSTR FCMAPUCONFIRMINSTR input)
		(pin DCRPPCDMTIMEOUTWAIT DCRPPCDMTIMEOUTWAIT input)
		(pin DCRPPCDMDBUSIN31 DCRPPCDMDBUSIN31 input)
		(pin DCRPPCDMDBUSIN30 DCRPPCDMDBUSIN30 input)
		(pin DCRPPCDMDBUSIN29 DCRPPCDMDBUSIN29 input)
		(pin DCRPPCDMDBUSIN28 DCRPPCDMDBUSIN28 input)
		(pin DCRPPCDMDBUSIN27 DCRPPCDMDBUSIN27 input)
		(pin DCRPPCDMDBUSIN26 DCRPPCDMDBUSIN26 input)
		(pin DCRPPCDMDBUSIN25 DCRPPCDMDBUSIN25 input)
		(pin DCRPPCDMDBUSIN24 DCRPPCDMDBUSIN24 input)
		(pin DCRPPCDMDBUSIN23 DCRPPCDMDBUSIN23 input)
		(pin DCRPPCDMDBUSIN22 DCRPPCDMDBUSIN22 input)
		(pin DCRPPCDMDBUSIN21 DCRPPCDMDBUSIN21 input)
		(pin DCRPPCDMDBUSIN20 DCRPPCDMDBUSIN20 input)
		(pin DCRPPCDMDBUSIN19 DCRPPCDMDBUSIN19 input)
		(pin DCRPPCDMDBUSIN18 DCRPPCDMDBUSIN18 input)
		(pin DCRPPCDMDBUSIN17 DCRPPCDMDBUSIN17 input)
		(pin DCRPPCDMDBUSIN16 DCRPPCDMDBUSIN16 input)
		(pin DCRPPCDMACK DCRPPCDMACK input)
		(pin DBGC440UNCONDDEBUGEVENT DBGC440UNCONDDEBUGEVENT input)
		(pin DBGC440SYSTEMSTATUS4 DBGC440SYSTEMSTATUS4 input)
		(pin DBGC440SYSTEMSTATUS3 DBGC440SYSTEMSTATUS3 input)
		(pin DBGC440SYSTEMSTATUS2 DBGC440SYSTEMSTATUS2 input)
		(pin DBGC440SYSTEMSTATUS1 DBGC440SYSTEMSTATUS1 input)
		(pin DBGC440SYSTEMSTATUS0 DBGC440SYSTEMSTATUS0 input)
		(pin DBGC440DEBUGHALT DBGC440DEBUGHALT input)
		(pin CPMPPCS0PLBCLK CPMPPCS0PLBCLK input)
		(pin CPMPPCMPLBCLK CPMPPCMPLBCLK input)
		(pin CPMINTERCONNECTCLKNTO1 CPMINTERCONNECTCLKNTO1 input)
		(pin CPMDMA1LLCLK CPMDMA1LLCLK input)
		(pin CPMDMA0LLCLK CPMDMA0LLCLK input)
		(pin CPMDCRCLK CPMDCRCLK input)
		(pin CPMC440TIMERCLOCK CPMC440TIMERCLOCK input)
		(pin TSTPPCSCANIN15 TSTPPCSCANIN15 input)
		(pin TSTPPCSCANIN14 TSTPPCSCANIN14 input)
		(pin TSTPPCSCANIN13 TSTPPCSCANIN13 input)
		(pin TSTPPCSCANIN12 TSTPPCSCANIN12 input)
		(pin TSTPPCSCANIN11 TSTPPCSCANIN11 input)
		(pin TSTPPCSCANIN10 TSTPPCSCANIN10 input)
		(pin TSTPPCSCANIN9 TSTPPCSCANIN9 input)
		(pin TSTPPCSCANIN8 TSTPPCSCANIN8 input)
		(pin TSTPPCSCANIN7 TSTPPCSCANIN7 input)
		(pin TSTPPCSCANIN6 TSTPPCSCANIN6 input)
		(pin TSTPPCSCANIN5 TSTPPCSCANIN5 input)
		(pin TSTPPCSCANIN4 TSTPPCSCANIN4 input)
		(pin TSTPPCSCANIN3 TSTPPCSCANIN3 input)
		(pin TSTPPCSCANIN2 TSTPPCSCANIN2 input)
		(pin TSTPPCSCANIN1 TSTPPCSCANIN1 input)
		(pin TSTPPCSCANIN0 TSTPPCSCANIN0 input)
		(pin TSTPPCSCANENABLEN TSTPPCSCANENABLEN input)
		(pin TSTC440TESTMODEN TSTC440TESTMODEN input)
		(pin TSTC440TESTCNTLPOINTN TSTC440TESTCNTLPOINTN input)
		(pin TSTC440SCANENABLEN TSTC440SCANENABLEN input)
		(pin TIEPPCTESTENABLEN TIEPPCTESTENABLEN input)
		(pin TIEC440PVRTEST27 TIEC440PVRTEST27 input)
		(pin TIEC440PVRTEST26 TIEC440PVRTEST26 input)
		(pin TIEC440PVRTEST25 TIEC440PVRTEST25 input)
		(pin TIEC440PVRTEST24 TIEC440PVRTEST24 input)
		(pin TIEC440PVRTEST23 TIEC440PVRTEST23 input)
		(pin TIEC440PVRTEST22 TIEC440PVRTEST22 input)
		(pin TIEC440PVRTEST21 TIEC440PVRTEST21 input)
		(pin TIEC440PVRTEST20 TIEC440PVRTEST20 input)
		(pin TIEC440PVRTEST19 TIEC440PVRTEST19 input)
		(pin TIEC440PVRTEST18 TIEC440PVRTEST18 input)
		(pin TIEC440PVRTEST17 TIEC440PVRTEST17 input)
		(pin TIEC440PVRTEST16 TIEC440PVRTEST16 input)
		(pin TIEC440PVRTEST15 TIEC440PVRTEST15 input)
		(pin TIEC440PVRTEST14 TIEC440PVRTEST14 input)
		(pin TIEC440PVRTEST13 TIEC440PVRTEST13 input)
		(pin TIEC440PVRTEST12 TIEC440PVRTEST12 input)
		(pin TIEC440PVRTEST11 TIEC440PVRTEST11 input)
		(pin TIEC440PVRTEST10 TIEC440PVRTEST10 input)
		(pin TIEC440PVRTEST9 TIEC440PVRTEST9 input)
		(pin TIEC440PVRTEST8 TIEC440PVRTEST8 input)
		(pin TIEC440PVRTEST7 TIEC440PVRTEST7 input)
		(pin TIEC440PVRTEST6 TIEC440PVRTEST6 input)
		(pin TIEC440PVRTEST5 TIEC440PVRTEST5 input)
		(pin TIEC440PVRTEST4 TIEC440PVRTEST4 input)
		(pin TIEC440PVRTEST3 TIEC440PVRTEST3 input)
		(pin TIEC440PVRTEST2 TIEC440PVRTEST2 input)
		(pin TIEC440PVRTEST1 TIEC440PVRTEST1 input)
		(pin TIEC440PVRTEST0 TIEC440PVRTEST0 input)
		(pin TIEC440PVR31 TIEC440PVR31 input)
		(pin TIEC440PVR30 TIEC440PVR30 input)
		(pin TIEC440PVR29 TIEC440PVR29 input)
		(pin TIEC440PVR28 TIEC440PVR28 input)
		(pin TIEC440PIR31 TIEC440PIR31 input)
		(pin TIEC440PIR30 TIEC440PIR30 input)
		(pin TIEC440PIR29 TIEC440PIR29 input)
		(pin TIEC440PIR28 TIEC440PIR28 input)
		(pin RSTC440RESETSYSTEM RSTC440RESETSYSTEM input)
		(pin RSTC440RESETCORE RSTC440RESETCORE input)
		(pin RSTC440RESETCHIP RSTC440RESETCHIP input)
		(pin MCMIREADDATAVALID MCMIREADDATAVALID input)
		(pin MCMIREADDATAERR MCMIREADDATAERR input)
		(pin MCMIREADDATA127 MCMIREADDATA127 input)
		(pin MCMIREADDATA126 MCMIREADDATA126 input)
		(pin MCMIREADDATA125 MCMIREADDATA125 input)
		(pin MCMIREADDATA124 MCMIREADDATA124 input)
		(pin MCMIREADDATA123 MCMIREADDATA123 input)
		(pin MCMIREADDATA122 MCMIREADDATA122 input)
		(pin MCMIREADDATA121 MCMIREADDATA121 input)
		(pin MCMIREADDATA120 MCMIREADDATA120 input)
		(pin MCMIREADDATA119 MCMIREADDATA119 input)
		(pin MCMIREADDATA118 MCMIREADDATA118 input)
		(pin MCMIREADDATA117 MCMIREADDATA117 input)
		(pin MCMIREADDATA116 MCMIREADDATA116 input)
		(pin MCMIREADDATA115 MCMIREADDATA115 input)
		(pin MCMIREADDATA114 MCMIREADDATA114 input)
		(pin MCMIREADDATA113 MCMIREADDATA113 input)
		(pin MCMIREADDATA112 MCMIREADDATA112 input)
		(pin MCMIREADDATA111 MCMIREADDATA111 input)
		(pin MCMIREADDATA110 MCMIREADDATA110 input)
		(pin MCMIREADDATA109 MCMIREADDATA109 input)
		(pin MCMIREADDATA108 MCMIREADDATA108 input)
		(pin MCMIREADDATA107 MCMIREADDATA107 input)
		(pin MCMIREADDATA106 MCMIREADDATA106 input)
		(pin MCMIREADDATA105 MCMIREADDATA105 input)
		(pin MCMIREADDATA104 MCMIREADDATA104 input)
		(pin MCMIREADDATA103 MCMIREADDATA103 input)
		(pin MCMIREADDATA102 MCMIREADDATA102 input)
		(pin MCMIREADDATA101 MCMIREADDATA101 input)
		(pin MCMIREADDATA100 MCMIREADDATA100 input)
		(pin MCMIREADDATA99 MCMIREADDATA99 input)
		(pin MCMIREADDATA98 MCMIREADDATA98 input)
		(pin MCMIREADDATA97 MCMIREADDATA97 input)
		(pin MCMIREADDATA96 MCMIREADDATA96 input)
		(pin MCMIREADDATA95 MCMIREADDATA95 input)
		(pin MCMIREADDATA94 MCMIREADDATA94 input)
		(pin MCMIREADDATA93 MCMIREADDATA93 input)
		(pin MCMIREADDATA92 MCMIREADDATA92 input)
		(pin MCMIREADDATA91 MCMIREADDATA91 input)
		(pin MCMIREADDATA90 MCMIREADDATA90 input)
		(pin MCMIREADDATA89 MCMIREADDATA89 input)
		(pin MCMIREADDATA88 MCMIREADDATA88 input)
		(pin MCMIREADDATA87 MCMIREADDATA87 input)
		(pin MCMIREADDATA86 MCMIREADDATA86 input)
		(pin MCMIREADDATA85 MCMIREADDATA85 input)
		(pin MCMIREADDATA84 MCMIREADDATA84 input)
		(pin MCMIREADDATA83 MCMIREADDATA83 input)
		(pin MCMIREADDATA82 MCMIREADDATA82 input)
		(pin MCMIREADDATA81 MCMIREADDATA81 input)
		(pin MCMIREADDATA80 MCMIREADDATA80 input)
		(pin MCMIREADDATA79 MCMIREADDATA79 input)
		(pin MCMIREADDATA78 MCMIREADDATA78 input)
		(pin MCMIREADDATA77 MCMIREADDATA77 input)
		(pin MCMIREADDATA76 MCMIREADDATA76 input)
		(pin MCMIREADDATA75 MCMIREADDATA75 input)
		(pin MCMIREADDATA74 MCMIREADDATA74 input)
		(pin MCMIREADDATA73 MCMIREADDATA73 input)
		(pin MCMIREADDATA72 MCMIREADDATA72 input)
		(pin MCMIREADDATA71 MCMIREADDATA71 input)
		(pin MCMIREADDATA70 MCMIREADDATA70 input)
		(pin MCMIREADDATA69 MCMIREADDATA69 input)
		(pin MCMIREADDATA68 MCMIREADDATA68 input)
		(pin MCMIREADDATA67 MCMIREADDATA67 input)
		(pin MCMIREADDATA66 MCMIREADDATA66 input)
		(pin MCMIREADDATA65 MCMIREADDATA65 input)
		(pin MCMIREADDATA64 MCMIREADDATA64 input)
		(pin MCMIREADDATA63 MCMIREADDATA63 input)
		(pin MCMIREADDATA62 MCMIREADDATA62 input)
		(pin MCMIREADDATA61 MCMIREADDATA61 input)
		(pin MCMIREADDATA60 MCMIREADDATA60 input)
		(pin MCMIREADDATA59 MCMIREADDATA59 input)
		(pin MCMIREADDATA58 MCMIREADDATA58 input)
		(pin MCMIREADDATA57 MCMIREADDATA57 input)
		(pin MCMIREADDATA56 MCMIREADDATA56 input)
		(pin MCMIREADDATA55 MCMIREADDATA55 input)
		(pin MCMIREADDATA54 MCMIREADDATA54 input)
		(pin MCMIREADDATA53 MCMIREADDATA53 input)
		(pin MCMIREADDATA52 MCMIREADDATA52 input)
		(pin MCMIREADDATA51 MCMIREADDATA51 input)
		(pin MCMIREADDATA50 MCMIREADDATA50 input)
		(pin MCMIREADDATA49 MCMIREADDATA49 input)
		(pin MCMIREADDATA48 MCMIREADDATA48 input)
		(pin MCMIREADDATA47 MCMIREADDATA47 input)
		(pin MCMIREADDATA46 MCMIREADDATA46 input)
		(pin MCMIREADDATA45 MCMIREADDATA45 input)
		(pin MCMIREADDATA44 MCMIREADDATA44 input)
		(pin MCMIREADDATA43 MCMIREADDATA43 input)
		(pin MCMIREADDATA42 MCMIREADDATA42 input)
		(pin MCMIREADDATA41 MCMIREADDATA41 input)
		(pin MCMIREADDATA40 MCMIREADDATA40 input)
		(pin MCMIREADDATA39 MCMIREADDATA39 input)
		(pin MCMIREADDATA38 MCMIREADDATA38 input)
		(pin MCMIREADDATA37 MCMIREADDATA37 input)
		(pin MCMIREADDATA36 MCMIREADDATA36 input)
		(pin MCMIREADDATA35 MCMIREADDATA35 input)
		(pin MCMIREADDATA34 MCMIREADDATA34 input)
		(pin MCMIREADDATA33 MCMIREADDATA33 input)
		(pin MCMIREADDATA32 MCMIREADDATA32 input)
		(pin MCMIREADDATA31 MCMIREADDATA31 input)
		(pin MCMIREADDATA30 MCMIREADDATA30 input)
		(pin MCMIREADDATA29 MCMIREADDATA29 input)
		(pin MCMIREADDATA28 MCMIREADDATA28 input)
		(pin MCMIREADDATA27 MCMIREADDATA27 input)
		(pin MCMIREADDATA26 MCMIREADDATA26 input)
		(pin MCMIREADDATA25 MCMIREADDATA25 input)
		(pin MCMIREADDATA24 MCMIREADDATA24 input)
		(pin MCMIREADDATA23 MCMIREADDATA23 input)
		(pin MCMIREADDATA22 MCMIREADDATA22 input)
		(pin MCMIREADDATA21 MCMIREADDATA21 input)
		(pin MCMIREADDATA20 MCMIREADDATA20 input)
		(pin MCMIREADDATA19 MCMIREADDATA19 input)
		(pin MCMIREADDATA18 MCMIREADDATA18 input)
		(pin MCMIREADDATA17 MCMIREADDATA17 input)
		(pin MCMIREADDATA16 MCMIREADDATA16 input)
		(pin MCMIREADDATA15 MCMIREADDATA15 input)
		(pin MCMIREADDATA14 MCMIREADDATA14 input)
		(pin MCMIREADDATA13 MCMIREADDATA13 input)
		(pin MCMIREADDATA12 MCMIREADDATA12 input)
		(pin MCMIREADDATA11 MCMIREADDATA11 input)
		(pin MCMIREADDATA10 MCMIREADDATA10 input)
		(pin MCMIREADDATA9 MCMIREADDATA9 input)
		(pin MCMIREADDATA8 MCMIREADDATA8 input)
		(pin MCMIREADDATA7 MCMIREADDATA7 input)
		(pin MCMIREADDATA6 MCMIREADDATA6 input)
		(pin MCMIREADDATA5 MCMIREADDATA5 input)
		(pin MCMIREADDATA4 MCMIREADDATA4 input)
		(pin MCMIREADDATA3 MCMIREADDATA3 input)
		(pin MCMIREADDATA2 MCMIREADDATA2 input)
		(pin MCMIREADDATA1 MCMIREADDATA1 input)
		(pin MCMIREADDATA0 MCMIREADDATA0 input)
		(pin MCMIADDRREADYTOACCEPT MCMIADDRREADYTOACCEPT input)
		(pin MBISTC440STARTN MBISTC440STARTN input)
		(pin MBISTC440RST MBISTC440RST input)
		(pin MBISTC440CLK MBISTC440CLK input)
		(pin JTGC440TRSTNEG JTGC440TRSTNEG input)
		(pin JTGC440TMS JTGC440TMS input)
		(pin JTGC440TDI JTGC440TDI input)
		(pin EICC440EXTIRQ EICC440EXTIRQ input)
		(pin EICC440CRITIRQ EICC440CRITIRQ input)
		(pin DCRPPCDSWRITE DCRPPCDSWRITE input)
		(pin DCRPPCDSREAD DCRPPCDSREAD input)
		(pin DCRPPCDSDBUSOUT31 DCRPPCDSDBUSOUT31 input)
		(pin DCRPPCDSDBUSOUT30 DCRPPCDSDBUSOUT30 input)
		(pin DCRPPCDSDBUSOUT29 DCRPPCDSDBUSOUT29 input)
		(pin DCRPPCDSDBUSOUT28 DCRPPCDSDBUSOUT28 input)
		(pin DCRPPCDSDBUSOUT27 DCRPPCDSDBUSOUT27 input)
		(pin DCRPPCDSDBUSOUT26 DCRPPCDSDBUSOUT26 input)
		(pin DCRPPCDSDBUSOUT25 DCRPPCDSDBUSOUT25 input)
		(pin DCRPPCDSDBUSOUT24 DCRPPCDSDBUSOUT24 input)
		(pin DCRPPCDSDBUSOUT23 DCRPPCDSDBUSOUT23 input)
		(pin DCRPPCDSDBUSOUT22 DCRPPCDSDBUSOUT22 input)
		(pin DCRPPCDSDBUSOUT21 DCRPPCDSDBUSOUT21 input)
		(pin DCRPPCDSDBUSOUT20 DCRPPCDSDBUSOUT20 input)
		(pin DCRPPCDSDBUSOUT19 DCRPPCDSDBUSOUT19 input)
		(pin DCRPPCDSDBUSOUT18 DCRPPCDSDBUSOUT18 input)
		(pin DCRPPCDSDBUSOUT17 DCRPPCDSDBUSOUT17 input)
		(pin DCRPPCDSDBUSOUT16 DCRPPCDSDBUSOUT16 input)
		(pin DCRPPCDSDBUSOUT15 DCRPPCDSDBUSOUT15 input)
		(pin DCRPPCDSDBUSOUT14 DCRPPCDSDBUSOUT14 input)
		(pin DCRPPCDSDBUSOUT13 DCRPPCDSDBUSOUT13 input)
		(pin DCRPPCDSDBUSOUT12 DCRPPCDSDBUSOUT12 input)
		(pin DCRPPCDSDBUSOUT11 DCRPPCDSDBUSOUT11 input)
		(pin DCRPPCDSDBUSOUT10 DCRPPCDSDBUSOUT10 input)
		(pin DCRPPCDSDBUSOUT9 DCRPPCDSDBUSOUT9 input)
		(pin DCRPPCDSDBUSOUT8 DCRPPCDSDBUSOUT8 input)
		(pin DCRPPCDSDBUSOUT7 DCRPPCDSDBUSOUT7 input)
		(pin DCRPPCDSDBUSOUT6 DCRPPCDSDBUSOUT6 input)
		(pin DCRPPCDSDBUSOUT5 DCRPPCDSDBUSOUT5 input)
		(pin DCRPPCDSDBUSOUT4 DCRPPCDSDBUSOUT4 input)
		(pin DCRPPCDSDBUSOUT3 DCRPPCDSDBUSOUT3 input)
		(pin DCRPPCDSDBUSOUT2 DCRPPCDSDBUSOUT2 input)
		(pin DCRPPCDSDBUSOUT1 DCRPPCDSDBUSOUT1 input)
		(pin DCRPPCDSDBUSOUT0 DCRPPCDSDBUSOUT0 input)
		(pin DCRPPCDSABUS9 DCRPPCDSABUS9 input)
		(pin DCRPPCDSABUS8 DCRPPCDSABUS8 input)
		(pin DCRPPCDSABUS7 DCRPPCDSABUS7 input)
		(pin DCRPPCDSABUS6 DCRPPCDSABUS6 input)
		(pin DCRPPCDSABUS5 DCRPPCDSABUS5 input)
		(pin DCRPPCDSABUS4 DCRPPCDSABUS4 input)
		(pin DCRPPCDSABUS3 DCRPPCDSABUS3 input)
		(pin DCRPPCDSABUS2 DCRPPCDSABUS2 input)
		(pin DCRPPCDSABUS1 DCRPPCDSABUS1 input)
		(pin DCRPPCDSABUS0 DCRPPCDSABUS0 input)
		(pin CPMMCCLK CPMMCCLK input)
		(pin CPMINTERCONNECTCLKEN CPMINTERCONNECTCLKEN input)
		(pin CPMINTERCONNECTCLK CPMINTERCONNECTCLK input)
		(pin CPMFCMCLK CPMFCMCLK input)
		(pin CPMC440CORECLOCKINACTIVE CPMC440CORECLOCKINACTIVE input)
		(pin CPMC440CLKEN CPMC440CLKEN input)
		(pin CPMC440CLK CPMC440CLK input)
		(pin BISTC440LRACCSTARTN BISTC440LRACCSTARTN input)
		(pin BISTC440LRACCRST BISTC440LRACCRST input)
		(pin BISTC440LRACCCLK BISTC440LRACCCLK input)
		(pin BISTC440LEAKAGETESTN BISTC440LEAKAGETESTN input)
		(pin BISTC440IRACCSTARTN BISTC440IRACCSTARTN input)
		(pin BISTC440IRACCRST BISTC440IRACCRST input)
		(pin BISTC440IRACCCLK BISTC440IRACCCLK input)
		(pin BISTC440BISTSTARTN BISTC440BISTSTARTN input)
		(pin BISTC440BISTRESTARTN BISTC440BISTRESTARTN input)
		(pin BISTC440BISTMODE BISTC440BISTMODE input)
		(pin BISTC440BISTCLOCK BISTC440BISTCLOCK input)
		(pin BISTC440BISTCLKENABLEN BISTC440BISTCLKENABLEN input)
		(pin BISTC440ARRAYISOLATEN BISTC440ARRAYISOLATEN input)
		(pin PPCS1PLBWRDACK PPCS1PLBWRDACK output)
		(pin PPCS1PLBWRCOMP PPCS1PLBWRCOMP output)
		(pin PPCS1PLBWRBTERM PPCS1PLBWRBTERM output)
		(pin PPCS1PLBWAIT PPCS1PLBWAIT output)
		(pin PPCS1PLBSSIZE1 PPCS1PLBSSIZE1 output)
		(pin PPCS1PLBSSIZE0 PPCS1PLBSSIZE0 output)
		(pin PPCS1PLBREARBITRATE PPCS1PLBREARBITRATE output)
		(pin PPCS1PLBRDWDADDR3 PPCS1PLBRDWDADDR3 output)
		(pin PPCS1PLBRDWDADDR2 PPCS1PLBRDWDADDR2 output)
		(pin PPCS1PLBRDWDADDR1 PPCS1PLBRDWDADDR1 output)
		(pin PPCS1PLBRDWDADDR0 PPCS1PLBRDWDADDR0 output)
		(pin PPCS1PLBRDDBUS127 PPCS1PLBRDDBUS127 output)
		(pin PPCS1PLBRDDBUS126 PPCS1PLBRDDBUS126 output)
		(pin PPCS1PLBRDDBUS125 PPCS1PLBRDDBUS125 output)
		(pin PPCS1PLBRDDBUS124 PPCS1PLBRDDBUS124 output)
		(pin PPCS1PLBRDDBUS123 PPCS1PLBRDDBUS123 output)
		(pin PPCS1PLBRDDBUS122 PPCS1PLBRDDBUS122 output)
		(pin PPCS1PLBRDDBUS121 PPCS1PLBRDDBUS121 output)
		(pin PPCS1PLBRDDBUS120 PPCS1PLBRDDBUS120 output)
		(pin PPCS1PLBRDDBUS119 PPCS1PLBRDDBUS119 output)
		(pin PPCS1PLBRDDBUS118 PPCS1PLBRDDBUS118 output)
		(pin PPCS1PLBRDDBUS117 PPCS1PLBRDDBUS117 output)
		(pin PPCS1PLBRDDBUS116 PPCS1PLBRDDBUS116 output)
		(pin PPCS1PLBRDDBUS115 PPCS1PLBRDDBUS115 output)
		(pin PPCS1PLBRDDBUS114 PPCS1PLBRDDBUS114 output)
		(pin PPCS1PLBRDDBUS113 PPCS1PLBRDDBUS113 output)
		(pin PPCS1PLBRDDBUS112 PPCS1PLBRDDBUS112 output)
		(pin PPCS1PLBRDDBUS111 PPCS1PLBRDDBUS111 output)
		(pin PPCS1PLBRDDBUS110 PPCS1PLBRDDBUS110 output)
		(pin PPCS1PLBRDDBUS109 PPCS1PLBRDDBUS109 output)
		(pin PPCS1PLBRDDBUS108 PPCS1PLBRDDBUS108 output)
		(pin PPCS1PLBRDDBUS107 PPCS1PLBRDDBUS107 output)
		(pin PPCS1PLBRDDBUS106 PPCS1PLBRDDBUS106 output)
		(pin PPCS1PLBRDDBUS105 PPCS1PLBRDDBUS105 output)
		(pin PPCS1PLBRDDBUS104 PPCS1PLBRDDBUS104 output)
		(pin PPCS1PLBRDDBUS103 PPCS1PLBRDDBUS103 output)
		(pin PPCS1PLBRDDBUS102 PPCS1PLBRDDBUS102 output)
		(pin PPCS1PLBRDDBUS101 PPCS1PLBRDDBUS101 output)
		(pin PPCS1PLBRDDBUS100 PPCS1PLBRDDBUS100 output)
		(pin PPCS1PLBRDDBUS99 PPCS1PLBRDDBUS99 output)
		(pin PPCS1PLBRDDBUS98 PPCS1PLBRDDBUS98 output)
		(pin PPCS1PLBRDDBUS97 PPCS1PLBRDDBUS97 output)
		(pin PPCS1PLBRDDBUS96 PPCS1PLBRDDBUS96 output)
		(pin PPCS1PLBRDDBUS95 PPCS1PLBRDDBUS95 output)
		(pin PPCS1PLBRDDBUS94 PPCS1PLBRDDBUS94 output)
		(pin PPCS1PLBRDDBUS93 PPCS1PLBRDDBUS93 output)
		(pin PPCS1PLBRDDBUS92 PPCS1PLBRDDBUS92 output)
		(pin PPCS1PLBRDDBUS91 PPCS1PLBRDDBUS91 output)
		(pin PPCS1PLBRDDBUS90 PPCS1PLBRDDBUS90 output)
		(pin PPCS1PLBRDDBUS89 PPCS1PLBRDDBUS89 output)
		(pin PPCS1PLBRDDBUS88 PPCS1PLBRDDBUS88 output)
		(pin PPCS1PLBRDDBUS87 PPCS1PLBRDDBUS87 output)
		(pin PPCS1PLBRDDBUS86 PPCS1PLBRDDBUS86 output)
		(pin PPCS1PLBRDDBUS85 PPCS1PLBRDDBUS85 output)
		(pin PPCS1PLBRDDBUS84 PPCS1PLBRDDBUS84 output)
		(pin PPCS1PLBRDDBUS83 PPCS1PLBRDDBUS83 output)
		(pin PPCS1PLBRDDBUS82 PPCS1PLBRDDBUS82 output)
		(pin PPCS1PLBRDDBUS81 PPCS1PLBRDDBUS81 output)
		(pin PPCS1PLBRDDBUS80 PPCS1PLBRDDBUS80 output)
		(pin PPCS1PLBRDDBUS79 PPCS1PLBRDDBUS79 output)
		(pin PPCS1PLBRDDBUS78 PPCS1PLBRDDBUS78 output)
		(pin PPCS1PLBRDDBUS77 PPCS1PLBRDDBUS77 output)
		(pin PPCS1PLBRDDBUS76 PPCS1PLBRDDBUS76 output)
		(pin PPCS1PLBRDDBUS75 PPCS1PLBRDDBUS75 output)
		(pin PPCS1PLBRDDBUS74 PPCS1PLBRDDBUS74 output)
		(pin PPCS1PLBRDDBUS73 PPCS1PLBRDDBUS73 output)
		(pin PPCS1PLBRDDBUS72 PPCS1PLBRDDBUS72 output)
		(pin PPCS1PLBRDDBUS71 PPCS1PLBRDDBUS71 output)
		(pin PPCS1PLBRDDBUS70 PPCS1PLBRDDBUS70 output)
		(pin PPCS1PLBRDDBUS69 PPCS1PLBRDDBUS69 output)
		(pin PPCS1PLBRDDBUS68 PPCS1PLBRDDBUS68 output)
		(pin PPCS1PLBRDDBUS67 PPCS1PLBRDDBUS67 output)
		(pin PPCS1PLBRDDBUS66 PPCS1PLBRDDBUS66 output)
		(pin PPCS1PLBRDDBUS65 PPCS1PLBRDDBUS65 output)
		(pin PPCS1PLBRDDBUS64 PPCS1PLBRDDBUS64 output)
		(pin PPCS1PLBRDDBUS63 PPCS1PLBRDDBUS63 output)
		(pin PPCS1PLBRDDBUS62 PPCS1PLBRDDBUS62 output)
		(pin PPCS1PLBRDDBUS61 PPCS1PLBRDDBUS61 output)
		(pin PPCS1PLBRDDBUS60 PPCS1PLBRDDBUS60 output)
		(pin PPCS1PLBRDDBUS59 PPCS1PLBRDDBUS59 output)
		(pin PPCS1PLBRDDBUS58 PPCS1PLBRDDBUS58 output)
		(pin PPCS1PLBRDDBUS57 PPCS1PLBRDDBUS57 output)
		(pin PPCS1PLBRDDBUS56 PPCS1PLBRDDBUS56 output)
		(pin PPCS1PLBRDDBUS55 PPCS1PLBRDDBUS55 output)
		(pin PPCS1PLBRDDBUS54 PPCS1PLBRDDBUS54 output)
		(pin PPCS1PLBRDDBUS53 PPCS1PLBRDDBUS53 output)
		(pin PPCS1PLBRDDBUS52 PPCS1PLBRDDBUS52 output)
		(pin PPCS1PLBRDDBUS51 PPCS1PLBRDDBUS51 output)
		(pin PPCS1PLBRDDBUS50 PPCS1PLBRDDBUS50 output)
		(pin PPCS1PLBRDDBUS49 PPCS1PLBRDDBUS49 output)
		(pin PPCS1PLBRDDBUS48 PPCS1PLBRDDBUS48 output)
		(pin PPCS1PLBRDDBUS47 PPCS1PLBRDDBUS47 output)
		(pin PPCS1PLBRDDBUS46 PPCS1PLBRDDBUS46 output)
		(pin PPCS1PLBRDDBUS45 PPCS1PLBRDDBUS45 output)
		(pin PPCS1PLBRDDBUS44 PPCS1PLBRDDBUS44 output)
		(pin PPCS1PLBRDDBUS43 PPCS1PLBRDDBUS43 output)
		(pin PPCS1PLBRDDBUS42 PPCS1PLBRDDBUS42 output)
		(pin PPCS1PLBRDDBUS41 PPCS1PLBRDDBUS41 output)
		(pin PPCS1PLBRDDBUS40 PPCS1PLBRDDBUS40 output)
		(pin PPCS1PLBRDDBUS39 PPCS1PLBRDDBUS39 output)
		(pin PPCS1PLBRDDBUS38 PPCS1PLBRDDBUS38 output)
		(pin PPCS1PLBRDDBUS37 PPCS1PLBRDDBUS37 output)
		(pin PPCS1PLBRDDBUS36 PPCS1PLBRDDBUS36 output)
		(pin PPCS1PLBRDDBUS35 PPCS1PLBRDDBUS35 output)
		(pin PPCS1PLBRDDBUS34 PPCS1PLBRDDBUS34 output)
		(pin PPCS1PLBRDDBUS33 PPCS1PLBRDDBUS33 output)
		(pin PPCS1PLBRDDBUS32 PPCS1PLBRDDBUS32 output)
		(pin PPCS1PLBRDDBUS31 PPCS1PLBRDDBUS31 output)
		(pin PPCS1PLBRDDBUS30 PPCS1PLBRDDBUS30 output)
		(pin PPCS1PLBRDDBUS29 PPCS1PLBRDDBUS29 output)
		(pin PPCS1PLBRDDBUS28 PPCS1PLBRDDBUS28 output)
		(pin PPCS1PLBRDDBUS27 PPCS1PLBRDDBUS27 output)
		(pin PPCS1PLBRDDBUS26 PPCS1PLBRDDBUS26 output)
		(pin PPCS1PLBRDDBUS25 PPCS1PLBRDDBUS25 output)
		(pin PPCS1PLBRDDBUS24 PPCS1PLBRDDBUS24 output)
		(pin PPCS1PLBRDDBUS23 PPCS1PLBRDDBUS23 output)
		(pin PPCS1PLBRDDBUS22 PPCS1PLBRDDBUS22 output)
		(pin PPCS1PLBRDDBUS21 PPCS1PLBRDDBUS21 output)
		(pin PPCS1PLBRDDBUS20 PPCS1PLBRDDBUS20 output)
		(pin PPCS1PLBRDDBUS19 PPCS1PLBRDDBUS19 output)
		(pin PPCS1PLBRDDBUS18 PPCS1PLBRDDBUS18 output)
		(pin PPCS1PLBRDDBUS17 PPCS1PLBRDDBUS17 output)
		(pin PPCS1PLBRDDBUS16 PPCS1PLBRDDBUS16 output)
		(pin PPCS1PLBRDDBUS15 PPCS1PLBRDDBUS15 output)
		(pin PPCS1PLBRDDBUS14 PPCS1PLBRDDBUS14 output)
		(pin PPCS1PLBRDDBUS13 PPCS1PLBRDDBUS13 output)
		(pin PPCS1PLBRDDBUS12 PPCS1PLBRDDBUS12 output)
		(pin PPCS1PLBRDDBUS11 PPCS1PLBRDDBUS11 output)
		(pin PPCS1PLBRDDBUS10 PPCS1PLBRDDBUS10 output)
		(pin PPCS1PLBRDDBUS9 PPCS1PLBRDDBUS9 output)
		(pin PPCS1PLBRDDBUS8 PPCS1PLBRDDBUS8 output)
		(pin PPCS1PLBRDDBUS7 PPCS1PLBRDDBUS7 output)
		(pin PPCS1PLBRDDBUS6 PPCS1PLBRDDBUS6 output)
		(pin PPCS1PLBRDDBUS5 PPCS1PLBRDDBUS5 output)
		(pin PPCS1PLBRDDBUS4 PPCS1PLBRDDBUS4 output)
		(pin PPCS1PLBRDDBUS3 PPCS1PLBRDDBUS3 output)
		(pin PPCS1PLBRDDBUS2 PPCS1PLBRDDBUS2 output)
		(pin PPCS1PLBRDDBUS1 PPCS1PLBRDDBUS1 output)
		(pin PPCS1PLBRDDBUS0 PPCS1PLBRDDBUS0 output)
		(pin PPCS1PLBRDDACK PPCS1PLBRDDACK output)
		(pin PPCS1PLBRDCOMP PPCS1PLBRDCOMP output)
		(pin PPCS1PLBRDBTERM PPCS1PLBRDBTERM output)
		(pin PPCS1PLBMWRERR3 PPCS1PLBMWRERR3 output)
		(pin PPCS1PLBMWRERR2 PPCS1PLBMWRERR2 output)
		(pin PPCS1PLBMWRERR1 PPCS1PLBMWRERR1 output)
		(pin PPCS1PLBMWRERR0 PPCS1PLBMWRERR0 output)
		(pin PPCS1PLBMRDERR3 PPCS1PLBMRDERR3 output)
		(pin PPCS1PLBMRDERR2 PPCS1PLBMRDERR2 output)
		(pin PPCS1PLBMRDERR1 PPCS1PLBMRDERR1 output)
		(pin PPCS1PLBMRDERR0 PPCS1PLBMRDERR0 output)
		(pin PPCS1PLBMIRQ3 PPCS1PLBMIRQ3 output)
		(pin PPCS1PLBMIRQ2 PPCS1PLBMIRQ2 output)
		(pin PPCS1PLBMIRQ1 PPCS1PLBMIRQ1 output)
		(pin PPCS1PLBMIRQ0 PPCS1PLBMIRQ0 output)
		(pin PPCS1PLBMBUSY3 PPCS1PLBMBUSY3 output)
		(pin PPCS1PLBMBUSY2 PPCS1PLBMBUSY2 output)
		(pin PPCS1PLBMBUSY1 PPCS1PLBMBUSY1 output)
		(pin PPCS1PLBMBUSY0 PPCS1PLBMBUSY0 output)
		(pin PPCS1PLBADDRACK PPCS1PLBADDRACK output)
		(pin PPCMPLBWRDBUS63 PPCMPLBWRDBUS63 output)
		(pin PPCMPLBWRDBUS62 PPCMPLBWRDBUS62 output)
		(pin PPCMPLBWRDBUS61 PPCMPLBWRDBUS61 output)
		(pin PPCMPLBWRDBUS60 PPCMPLBWRDBUS60 output)
		(pin PPCMPLBWRDBUS59 PPCMPLBWRDBUS59 output)
		(pin PPCMPLBWRDBUS58 PPCMPLBWRDBUS58 output)
		(pin PPCMPLBWRDBUS57 PPCMPLBWRDBUS57 output)
		(pin PPCMPLBWRDBUS56 PPCMPLBWRDBUS56 output)
		(pin PPCMPLBWRDBUS55 PPCMPLBWRDBUS55 output)
		(pin PPCMPLBWRDBUS54 PPCMPLBWRDBUS54 output)
		(pin PPCMPLBWRDBUS53 PPCMPLBWRDBUS53 output)
		(pin PPCMPLBWRDBUS52 PPCMPLBWRDBUS52 output)
		(pin PPCMPLBWRDBUS51 PPCMPLBWRDBUS51 output)
		(pin PPCMPLBWRDBUS50 PPCMPLBWRDBUS50 output)
		(pin PPCMPLBWRDBUS49 PPCMPLBWRDBUS49 output)
		(pin PPCMPLBWRDBUS48 PPCMPLBWRDBUS48 output)
		(pin PPCMPLBWRDBUS47 PPCMPLBWRDBUS47 output)
		(pin PPCMPLBWRDBUS46 PPCMPLBWRDBUS46 output)
		(pin PPCMPLBWRDBUS45 PPCMPLBWRDBUS45 output)
		(pin PPCMPLBWRDBUS44 PPCMPLBWRDBUS44 output)
		(pin PPCMPLBWRDBUS43 PPCMPLBWRDBUS43 output)
		(pin PPCMPLBWRDBUS42 PPCMPLBWRDBUS42 output)
		(pin PPCMPLBWRDBUS41 PPCMPLBWRDBUS41 output)
		(pin PPCMPLBWRDBUS40 PPCMPLBWRDBUS40 output)
		(pin PPCMPLBWRDBUS39 PPCMPLBWRDBUS39 output)
		(pin PPCMPLBWRDBUS38 PPCMPLBWRDBUS38 output)
		(pin PPCMPLBWRDBUS37 PPCMPLBWRDBUS37 output)
		(pin PPCMPLBWRDBUS36 PPCMPLBWRDBUS36 output)
		(pin PPCMPLBWRDBUS35 PPCMPLBWRDBUS35 output)
		(pin PPCMPLBWRDBUS34 PPCMPLBWRDBUS34 output)
		(pin PPCMPLBWRDBUS33 PPCMPLBWRDBUS33 output)
		(pin PPCMPLBWRDBUS32 PPCMPLBWRDBUS32 output)
		(pin PPCMPLBWRDBUS31 PPCMPLBWRDBUS31 output)
		(pin PPCMPLBWRDBUS30 PPCMPLBWRDBUS30 output)
		(pin PPCMPLBWRDBUS29 PPCMPLBWRDBUS29 output)
		(pin PPCMPLBWRDBUS28 PPCMPLBWRDBUS28 output)
		(pin PPCMPLBWRDBUS27 PPCMPLBWRDBUS27 output)
		(pin PPCMPLBWRDBUS26 PPCMPLBWRDBUS26 output)
		(pin PPCMPLBWRDBUS25 PPCMPLBWRDBUS25 output)
		(pin PPCMPLBWRDBUS24 PPCMPLBWRDBUS24 output)
		(pin PPCMPLBWRDBUS23 PPCMPLBWRDBUS23 output)
		(pin PPCMPLBWRDBUS22 PPCMPLBWRDBUS22 output)
		(pin PPCMPLBWRDBUS21 PPCMPLBWRDBUS21 output)
		(pin PPCMPLBWRDBUS20 PPCMPLBWRDBUS20 output)
		(pin PPCMPLBWRDBUS19 PPCMPLBWRDBUS19 output)
		(pin PPCMPLBWRDBUS18 PPCMPLBWRDBUS18 output)
		(pin PPCMPLBWRDBUS17 PPCMPLBWRDBUS17 output)
		(pin PPCMPLBWRDBUS16 PPCMPLBWRDBUS16 output)
		(pin PPCMPLBWRDBUS15 PPCMPLBWRDBUS15 output)
		(pin PPCMPLBWRDBUS14 PPCMPLBWRDBUS14 output)
		(pin PPCMPLBWRDBUS13 PPCMPLBWRDBUS13 output)
		(pin PPCMPLBWRDBUS12 PPCMPLBWRDBUS12 output)
		(pin PPCMPLBWRDBUS11 PPCMPLBWRDBUS11 output)
		(pin PPCMPLBWRDBUS10 PPCMPLBWRDBUS10 output)
		(pin PPCMPLBWRDBUS9 PPCMPLBWRDBUS9 output)
		(pin PPCMPLBWRDBUS8 PPCMPLBWRDBUS8 output)
		(pin PPCMPLBWRDBUS7 PPCMPLBWRDBUS7 output)
		(pin PPCMPLBWRDBUS6 PPCMPLBWRDBUS6 output)
		(pin PPCMPLBWRDBUS5 PPCMPLBWRDBUS5 output)
		(pin PPCMPLBWRDBUS4 PPCMPLBWRDBUS4 output)
		(pin PPCMPLBWRDBUS3 PPCMPLBWRDBUS3 output)
		(pin PPCMPLBWRDBUS2 PPCMPLBWRDBUS2 output)
		(pin PPCMPLBWRDBUS1 PPCMPLBWRDBUS1 output)
		(pin PPCMPLBWRDBUS0 PPCMPLBWRDBUS0 output)
		(pin PPCMPLBUABUS31 PPCMPLBUABUS31 output)
		(pin PPCMPLBUABUS30 PPCMPLBUABUS30 output)
		(pin PPCMPLBUABUS29 PPCMPLBUABUS29 output)
		(pin PPCMPLBUABUS28 PPCMPLBUABUS28 output)
		(pin PPCMPLBBE15 PPCMPLBBE15 output)
		(pin PPCMPLBBE14 PPCMPLBBE14 output)
		(pin PPCMPLBBE13 PPCMPLBBE13 output)
		(pin PPCMPLBBE12 PPCMPLBBE12 output)
		(pin PPCMPLBBE11 PPCMPLBBE11 output)
		(pin PPCMPLBBE10 PPCMPLBBE10 output)
		(pin PPCMPLBBE9 PPCMPLBBE9 output)
		(pin PPCMPLBBE8 PPCMPLBBE8 output)
		(pin PPCMPLBBE7 PPCMPLBBE7 output)
		(pin PPCMPLBBE6 PPCMPLBBE6 output)
		(pin PPCMPLBBE5 PPCMPLBBE5 output)
		(pin PPCMPLBBE4 PPCMPLBBE4 output)
		(pin PPCMPLBBE3 PPCMPLBBE3 output)
		(pin PPCMPLBBE2 PPCMPLBBE2 output)
		(pin PPCMPLBBE1 PPCMPLBBE1 output)
		(pin PPCMPLBBE0 PPCMPLBBE0 output)
		(pin PPCMPLBABUS31 PPCMPLBABUS31 output)
		(pin PPCMPLBABUS30 PPCMPLBABUS30 output)
		(pin PPCMPLBABUS29 PPCMPLBABUS29 output)
		(pin PPCMPLBABUS28 PPCMPLBABUS28 output)
		(pin PPCMPLBABUS27 PPCMPLBABUS27 output)
		(pin PPCMPLBABUS26 PPCMPLBABUS26 output)
		(pin PPCMPLBABUS25 PPCMPLBABUS25 output)
		(pin PPCMPLBABUS24 PPCMPLBABUS24 output)
		(pin PPCMPLBABUS23 PPCMPLBABUS23 output)
		(pin PPCMPLBABUS22 PPCMPLBABUS22 output)
		(pin PPCMPLBABUS21 PPCMPLBABUS21 output)
		(pin PPCMPLBABUS20 PPCMPLBABUS20 output)
		(pin PPCMPLBABUS19 PPCMPLBABUS19 output)
		(pin PPCMPLBABUS18 PPCMPLBABUS18 output)
		(pin PPCMPLBABUS17 PPCMPLBABUS17 output)
		(pin PPCMPLBABUS16 PPCMPLBABUS16 output)
		(pin PPCMPLBABUS15 PPCMPLBABUS15 output)
		(pin PPCMPLBABUS14 PPCMPLBABUS14 output)
		(pin PPCMPLBABUS13 PPCMPLBABUS13 output)
		(pin PPCMPLBABUS12 PPCMPLBABUS12 output)
		(pin PPCMPLBABUS11 PPCMPLBABUS11 output)
		(pin PPCMPLBABUS10 PPCMPLBABUS10 output)
		(pin PPCMPLBABUS9 PPCMPLBABUS9 output)
		(pin PPCMPLBABUS8 PPCMPLBABUS8 output)
		(pin PPCMPLBABUS7 PPCMPLBABUS7 output)
		(pin PPCMPLBABUS6 PPCMPLBABUS6 output)
		(pin PPCMPLBABUS5 PPCMPLBABUS5 output)
		(pin PPCMPLBABUS4 PPCMPLBABUS4 output)
		(pin PPCMPLBABUS3 PPCMPLBABUS3 output)
		(pin PPCMPLBABUS2 PPCMPLBABUS2 output)
		(pin PPCMPLBABUS1 PPCMPLBABUS1 output)
		(pin PPCMPLBABUS0 PPCMPLBABUS0 output)
		(pin PPCEICINTERCONNECTIRQ PPCEICINTERCONNECTIRQ output)
		(pin PPCDMDCRDBUSOUT15 PPCDMDCRDBUSOUT15 output)
		(pin PPCDMDCRDBUSOUT14 PPCDMDCRDBUSOUT14 output)
		(pin PPCDMDCRDBUSOUT13 PPCDMDCRDBUSOUT13 output)
		(pin PPCDMDCRDBUSOUT12 PPCDMDCRDBUSOUT12 output)
		(pin PPCDMDCRDBUSOUT11 PPCDMDCRDBUSOUT11 output)
		(pin PPCDMDCRDBUSOUT10 PPCDMDCRDBUSOUT10 output)
		(pin PPCDMDCRDBUSOUT9 PPCDMDCRDBUSOUT9 output)
		(pin PPCDMDCRDBUSOUT8 PPCDMDCRDBUSOUT8 output)
		(pin PPCDMDCRDBUSOUT7 PPCDMDCRDBUSOUT7 output)
		(pin PPCDMDCRDBUSOUT6 PPCDMDCRDBUSOUT6 output)
		(pin PPCDMDCRDBUSOUT5 PPCDMDCRDBUSOUT5 output)
		(pin PPCDMDCRDBUSOUT4 PPCDMDCRDBUSOUT4 output)
		(pin PPCDMDCRDBUSOUT3 PPCDMDCRDBUSOUT3 output)
		(pin PPCDMDCRDBUSOUT2 PPCDMDCRDBUSOUT2 output)
		(pin PPCDMDCRDBUSOUT1 PPCDMDCRDBUSOUT1 output)
		(pin PPCDMDCRDBUSOUT0 PPCDMDCRDBUSOUT0 output)
		(pin PPCDIAGPORTB96 PPCDIAGPORTB96 output)
		(pin PPCDIAGPORTB95 PPCDIAGPORTB95 output)
		(pin PPCDIAGPORTB94 PPCDIAGPORTB94 output)
		(pin PPCDIAGPORTB93 PPCDIAGPORTB93 output)
		(pin PPCDIAGPORTB92 PPCDIAGPORTB92 output)
		(pin PPCDIAGPORTB91 PPCDIAGPORTB91 output)
		(pin PPCDIAGPORTB90 PPCDIAGPORTB90 output)
		(pin PPCDIAGPORTB89 PPCDIAGPORTB89 output)
		(pin PPCDIAGPORTB88 PPCDIAGPORTB88 output)
		(pin PPCDIAGPORTB87 PPCDIAGPORTB87 output)
		(pin PPCDIAGPORTB86 PPCDIAGPORTB86 output)
		(pin PPCDIAGPORTB85 PPCDIAGPORTB85 output)
		(pin PPCDIAGPORTB84 PPCDIAGPORTB84 output)
		(pin PPCDIAGPORTB83 PPCDIAGPORTB83 output)
		(pin PPCDIAGPORTB82 PPCDIAGPORTB82 output)
		(pin PPCDIAGPORTB54 PPCDIAGPORTB54 output)
		(pin PPCDIAGPORTB53 PPCDIAGPORTB53 output)
		(pin DMA3TXIRQ DMA3TXIRQ output)
		(pin DMA3RXIRQ DMA3RXIRQ output)
		(pin DMA3LLTXSRCRDYN DMA3LLTXSRCRDYN output)
		(pin DMA3LLTXSOPN DMA3LLTXSOPN output)
		(pin DMA3LLTXSOFN DMA3LLTXSOFN output)
		(pin DMA3LLTXREM3 DMA3LLTXREM3 output)
		(pin DMA3LLTXREM2 DMA3LLTXREM2 output)
		(pin DMA3LLTXREM1 DMA3LLTXREM1 output)
		(pin DMA3LLTXREM0 DMA3LLTXREM0 output)
		(pin DMA3LLTXEOPN DMA3LLTXEOPN output)
		(pin DMA3LLTXEOFN DMA3LLTXEOFN output)
		(pin DMA3LLTXD31 DMA3LLTXD31 output)
		(pin DMA3LLTXD30 DMA3LLTXD30 output)
		(pin DMA3LLTXD29 DMA3LLTXD29 output)
		(pin DMA3LLTXD28 DMA3LLTXD28 output)
		(pin DMA3LLTXD27 DMA3LLTXD27 output)
		(pin DMA3LLTXD26 DMA3LLTXD26 output)
		(pin DMA3LLTXD25 DMA3LLTXD25 output)
		(pin DMA3LLTXD24 DMA3LLTXD24 output)
		(pin DMA3LLTXD23 DMA3LLTXD23 output)
		(pin DMA3LLTXD22 DMA3LLTXD22 output)
		(pin DMA3LLTXD21 DMA3LLTXD21 output)
		(pin DMA3LLTXD20 DMA3LLTXD20 output)
		(pin DMA3LLTXD19 DMA3LLTXD19 output)
		(pin DMA3LLTXD18 DMA3LLTXD18 output)
		(pin DMA3LLTXD17 DMA3LLTXD17 output)
		(pin DMA3LLTXD16 DMA3LLTXD16 output)
		(pin DMA3LLTXD15 DMA3LLTXD15 output)
		(pin DMA3LLTXD14 DMA3LLTXD14 output)
		(pin DMA3LLTXD13 DMA3LLTXD13 output)
		(pin DMA3LLTXD12 DMA3LLTXD12 output)
		(pin DMA3LLTXD11 DMA3LLTXD11 output)
		(pin DMA3LLTXD10 DMA3LLTXD10 output)
		(pin DMA3LLTXD9 DMA3LLTXD9 output)
		(pin DMA3LLTXD8 DMA3LLTXD8 output)
		(pin DMA3LLTXD7 DMA3LLTXD7 output)
		(pin DMA3LLTXD6 DMA3LLTXD6 output)
		(pin DMA3LLTXD5 DMA3LLTXD5 output)
		(pin DMA3LLTXD4 DMA3LLTXD4 output)
		(pin DMA3LLTXD3 DMA3LLTXD3 output)
		(pin DMA3LLTXD2 DMA3LLTXD2 output)
		(pin DMA3LLTXD1 DMA3LLTXD1 output)
		(pin DMA3LLTXD0 DMA3LLTXD0 output)
		(pin DMA3LLRXDSTRDYN DMA3LLRXDSTRDYN output)
		(pin DMA3LLRSTENGINEACK DMA3LLRSTENGINEACK output)
		(pin DMA2TXIRQ DMA2TXIRQ output)
		(pin DMA2RXIRQ DMA2RXIRQ output)
		(pin DMA2LLTXSRCRDYN DMA2LLTXSRCRDYN output)
		(pin DMA2LLTXSOPN DMA2LLTXSOPN output)
		(pin DMA2LLTXSOFN DMA2LLTXSOFN output)
		(pin DMA2LLTXREM3 DMA2LLTXREM3 output)
		(pin DMA2LLTXREM2 DMA2LLTXREM2 output)
		(pin DMA2LLTXREM1 DMA2LLTXREM1 output)
		(pin DMA2LLTXREM0 DMA2LLTXREM0 output)
		(pin DMA2LLTXEOPN DMA2LLTXEOPN output)
		(pin DMA2LLTXEOFN DMA2LLTXEOFN output)
		(pin DMA2LLTXD31 DMA2LLTXD31 output)
		(pin DMA2LLTXD30 DMA2LLTXD30 output)
		(pin DMA2LLTXD29 DMA2LLTXD29 output)
		(pin DMA2LLTXD28 DMA2LLTXD28 output)
		(pin DMA2LLTXD27 DMA2LLTXD27 output)
		(pin DMA2LLTXD26 DMA2LLTXD26 output)
		(pin DMA2LLTXD25 DMA2LLTXD25 output)
		(pin DMA2LLTXD24 DMA2LLTXD24 output)
		(pin DMA2LLTXD23 DMA2LLTXD23 output)
		(pin DMA2LLTXD22 DMA2LLTXD22 output)
		(pin DMA2LLTXD21 DMA2LLTXD21 output)
		(pin DMA2LLTXD20 DMA2LLTXD20 output)
		(pin DMA2LLTXD19 DMA2LLTXD19 output)
		(pin DMA2LLTXD18 DMA2LLTXD18 output)
		(pin DMA2LLTXD17 DMA2LLTXD17 output)
		(pin DMA2LLTXD16 DMA2LLTXD16 output)
		(pin DMA2LLTXD15 DMA2LLTXD15 output)
		(pin DMA2LLTXD14 DMA2LLTXD14 output)
		(pin DMA2LLTXD13 DMA2LLTXD13 output)
		(pin DMA2LLTXD12 DMA2LLTXD12 output)
		(pin DMA2LLTXD11 DMA2LLTXD11 output)
		(pin DMA2LLTXD10 DMA2LLTXD10 output)
		(pin DMA2LLTXD9 DMA2LLTXD9 output)
		(pin DMA2LLTXD8 DMA2LLTXD8 output)
		(pin DMA2LLTXD7 DMA2LLTXD7 output)
		(pin DMA2LLTXD6 DMA2LLTXD6 output)
		(pin DMA2LLTXD5 DMA2LLTXD5 output)
		(pin DMA2LLTXD4 DMA2LLTXD4 output)
		(pin DMA2LLTXD3 DMA2LLTXD3 output)
		(pin DMA2LLTXD2 DMA2LLTXD2 output)
		(pin DMA2LLTXD1 DMA2LLTXD1 output)
		(pin DMA2LLTXD0 DMA2LLTXD0 output)
		(pin DMA2LLRXDSTRDYN DMA2LLRXDSTRDYN output)
		(pin DMA2LLRSTENGINEACK DMA2LLRSTENGINEACK output)
		(pin PPCS0PLBWRDACK PPCS0PLBWRDACK output)
		(pin PPCS0PLBWRCOMP PPCS0PLBWRCOMP output)
		(pin PPCS0PLBWRBTERM PPCS0PLBWRBTERM output)
		(pin PPCS0PLBWAIT PPCS0PLBWAIT output)
		(pin PPCS0PLBSSIZE1 PPCS0PLBSSIZE1 output)
		(pin PPCS0PLBSSIZE0 PPCS0PLBSSIZE0 output)
		(pin PPCS0PLBREARBITRATE PPCS0PLBREARBITRATE output)
		(pin PPCS0PLBRDWDADDR3 PPCS0PLBRDWDADDR3 output)
		(pin PPCS0PLBRDWDADDR2 PPCS0PLBRDWDADDR2 output)
		(pin PPCS0PLBRDWDADDR1 PPCS0PLBRDWDADDR1 output)
		(pin PPCS0PLBRDWDADDR0 PPCS0PLBRDWDADDR0 output)
		(pin PPCS0PLBRDDBUS127 PPCS0PLBRDDBUS127 output)
		(pin PPCS0PLBRDDBUS126 PPCS0PLBRDDBUS126 output)
		(pin PPCS0PLBRDDBUS125 PPCS0PLBRDDBUS125 output)
		(pin PPCS0PLBRDDBUS124 PPCS0PLBRDDBUS124 output)
		(pin PPCS0PLBRDDBUS123 PPCS0PLBRDDBUS123 output)
		(pin PPCS0PLBRDDBUS122 PPCS0PLBRDDBUS122 output)
		(pin PPCS0PLBRDDBUS121 PPCS0PLBRDDBUS121 output)
		(pin PPCS0PLBRDDBUS120 PPCS0PLBRDDBUS120 output)
		(pin PPCS0PLBRDDBUS119 PPCS0PLBRDDBUS119 output)
		(pin PPCS0PLBRDDBUS118 PPCS0PLBRDDBUS118 output)
		(pin PPCS0PLBRDDBUS117 PPCS0PLBRDDBUS117 output)
		(pin PPCS0PLBRDDBUS116 PPCS0PLBRDDBUS116 output)
		(pin PPCS0PLBRDDBUS115 PPCS0PLBRDDBUS115 output)
		(pin PPCS0PLBRDDBUS114 PPCS0PLBRDDBUS114 output)
		(pin PPCS0PLBRDDBUS113 PPCS0PLBRDDBUS113 output)
		(pin PPCS0PLBRDDBUS112 PPCS0PLBRDDBUS112 output)
		(pin PPCS0PLBRDDBUS111 PPCS0PLBRDDBUS111 output)
		(pin PPCS0PLBRDDBUS110 PPCS0PLBRDDBUS110 output)
		(pin PPCS0PLBRDDBUS109 PPCS0PLBRDDBUS109 output)
		(pin PPCS0PLBRDDBUS108 PPCS0PLBRDDBUS108 output)
		(pin PPCS0PLBRDDBUS107 PPCS0PLBRDDBUS107 output)
		(pin PPCS0PLBRDDBUS106 PPCS0PLBRDDBUS106 output)
		(pin PPCS0PLBRDDBUS105 PPCS0PLBRDDBUS105 output)
		(pin PPCS0PLBRDDBUS104 PPCS0PLBRDDBUS104 output)
		(pin PPCS0PLBRDDBUS103 PPCS0PLBRDDBUS103 output)
		(pin PPCS0PLBRDDBUS102 PPCS0PLBRDDBUS102 output)
		(pin PPCS0PLBRDDBUS101 PPCS0PLBRDDBUS101 output)
		(pin PPCS0PLBRDDBUS100 PPCS0PLBRDDBUS100 output)
		(pin PPCS0PLBRDDBUS99 PPCS0PLBRDDBUS99 output)
		(pin PPCS0PLBRDDBUS98 PPCS0PLBRDDBUS98 output)
		(pin PPCS0PLBRDDBUS97 PPCS0PLBRDDBUS97 output)
		(pin PPCS0PLBRDDBUS96 PPCS0PLBRDDBUS96 output)
		(pin PPCS0PLBRDDBUS95 PPCS0PLBRDDBUS95 output)
		(pin PPCS0PLBRDDBUS94 PPCS0PLBRDDBUS94 output)
		(pin PPCS0PLBRDDBUS93 PPCS0PLBRDDBUS93 output)
		(pin PPCS0PLBRDDBUS92 PPCS0PLBRDDBUS92 output)
		(pin PPCS0PLBRDDBUS91 PPCS0PLBRDDBUS91 output)
		(pin PPCS0PLBRDDBUS90 PPCS0PLBRDDBUS90 output)
		(pin PPCS0PLBRDDBUS89 PPCS0PLBRDDBUS89 output)
		(pin PPCS0PLBRDDBUS88 PPCS0PLBRDDBUS88 output)
		(pin PPCS0PLBRDDBUS87 PPCS0PLBRDDBUS87 output)
		(pin PPCS0PLBRDDBUS86 PPCS0PLBRDDBUS86 output)
		(pin PPCS0PLBRDDBUS85 PPCS0PLBRDDBUS85 output)
		(pin PPCS0PLBRDDBUS84 PPCS0PLBRDDBUS84 output)
		(pin PPCS0PLBRDDBUS83 PPCS0PLBRDDBUS83 output)
		(pin PPCS0PLBRDDBUS82 PPCS0PLBRDDBUS82 output)
		(pin PPCS0PLBRDDBUS81 PPCS0PLBRDDBUS81 output)
		(pin PPCS0PLBRDDBUS80 PPCS0PLBRDDBUS80 output)
		(pin PPCS0PLBRDDBUS79 PPCS0PLBRDDBUS79 output)
		(pin PPCS0PLBRDDBUS78 PPCS0PLBRDDBUS78 output)
		(pin PPCS0PLBRDDBUS77 PPCS0PLBRDDBUS77 output)
		(pin PPCS0PLBRDDBUS76 PPCS0PLBRDDBUS76 output)
		(pin PPCS0PLBRDDBUS75 PPCS0PLBRDDBUS75 output)
		(pin PPCS0PLBRDDBUS74 PPCS0PLBRDDBUS74 output)
		(pin PPCS0PLBRDDBUS73 PPCS0PLBRDDBUS73 output)
		(pin PPCS0PLBRDDBUS72 PPCS0PLBRDDBUS72 output)
		(pin PPCS0PLBRDDBUS71 PPCS0PLBRDDBUS71 output)
		(pin PPCS0PLBRDDBUS70 PPCS0PLBRDDBUS70 output)
		(pin PPCS0PLBRDDBUS69 PPCS0PLBRDDBUS69 output)
		(pin PPCS0PLBRDDBUS68 PPCS0PLBRDDBUS68 output)
		(pin PPCS0PLBRDDBUS67 PPCS0PLBRDDBUS67 output)
		(pin PPCS0PLBRDDBUS66 PPCS0PLBRDDBUS66 output)
		(pin PPCS0PLBRDDBUS65 PPCS0PLBRDDBUS65 output)
		(pin PPCS0PLBRDDBUS64 PPCS0PLBRDDBUS64 output)
		(pin PPCS0PLBRDDBUS63 PPCS0PLBRDDBUS63 output)
		(pin PPCS0PLBRDDBUS62 PPCS0PLBRDDBUS62 output)
		(pin PPCS0PLBRDDBUS61 PPCS0PLBRDDBUS61 output)
		(pin PPCS0PLBRDDBUS60 PPCS0PLBRDDBUS60 output)
		(pin PPCS0PLBRDDBUS59 PPCS0PLBRDDBUS59 output)
		(pin PPCS0PLBRDDBUS58 PPCS0PLBRDDBUS58 output)
		(pin PPCS0PLBRDDBUS57 PPCS0PLBRDDBUS57 output)
		(pin PPCS0PLBRDDBUS56 PPCS0PLBRDDBUS56 output)
		(pin PPCS0PLBRDDBUS55 PPCS0PLBRDDBUS55 output)
		(pin PPCS0PLBRDDBUS54 PPCS0PLBRDDBUS54 output)
		(pin PPCS0PLBRDDBUS53 PPCS0PLBRDDBUS53 output)
		(pin PPCS0PLBRDDBUS52 PPCS0PLBRDDBUS52 output)
		(pin PPCS0PLBRDDBUS51 PPCS0PLBRDDBUS51 output)
		(pin PPCS0PLBRDDBUS50 PPCS0PLBRDDBUS50 output)
		(pin PPCS0PLBRDDBUS49 PPCS0PLBRDDBUS49 output)
		(pin PPCS0PLBRDDBUS48 PPCS0PLBRDDBUS48 output)
		(pin PPCS0PLBRDDBUS47 PPCS0PLBRDDBUS47 output)
		(pin PPCS0PLBRDDBUS46 PPCS0PLBRDDBUS46 output)
		(pin PPCS0PLBRDDBUS45 PPCS0PLBRDDBUS45 output)
		(pin PPCS0PLBRDDBUS44 PPCS0PLBRDDBUS44 output)
		(pin PPCS0PLBRDDBUS43 PPCS0PLBRDDBUS43 output)
		(pin PPCS0PLBRDDBUS42 PPCS0PLBRDDBUS42 output)
		(pin PPCS0PLBRDDBUS41 PPCS0PLBRDDBUS41 output)
		(pin PPCS0PLBRDDBUS40 PPCS0PLBRDDBUS40 output)
		(pin PPCS0PLBRDDBUS39 PPCS0PLBRDDBUS39 output)
		(pin PPCS0PLBRDDBUS38 PPCS0PLBRDDBUS38 output)
		(pin PPCS0PLBRDDBUS37 PPCS0PLBRDDBUS37 output)
		(pin PPCS0PLBRDDBUS36 PPCS0PLBRDDBUS36 output)
		(pin PPCS0PLBRDDBUS35 PPCS0PLBRDDBUS35 output)
		(pin PPCS0PLBRDDBUS34 PPCS0PLBRDDBUS34 output)
		(pin PPCS0PLBRDDBUS33 PPCS0PLBRDDBUS33 output)
		(pin PPCS0PLBRDDBUS32 PPCS0PLBRDDBUS32 output)
		(pin PPCS0PLBRDDBUS31 PPCS0PLBRDDBUS31 output)
		(pin PPCS0PLBRDDBUS30 PPCS0PLBRDDBUS30 output)
		(pin PPCS0PLBRDDBUS29 PPCS0PLBRDDBUS29 output)
		(pin PPCS0PLBRDDBUS28 PPCS0PLBRDDBUS28 output)
		(pin PPCS0PLBRDDBUS27 PPCS0PLBRDDBUS27 output)
		(pin PPCS0PLBRDDBUS26 PPCS0PLBRDDBUS26 output)
		(pin PPCS0PLBRDDBUS25 PPCS0PLBRDDBUS25 output)
		(pin PPCS0PLBRDDBUS24 PPCS0PLBRDDBUS24 output)
		(pin PPCS0PLBRDDBUS23 PPCS0PLBRDDBUS23 output)
		(pin PPCS0PLBRDDBUS22 PPCS0PLBRDDBUS22 output)
		(pin PPCS0PLBRDDBUS21 PPCS0PLBRDDBUS21 output)
		(pin PPCS0PLBRDDBUS20 PPCS0PLBRDDBUS20 output)
		(pin PPCS0PLBRDDBUS19 PPCS0PLBRDDBUS19 output)
		(pin PPCS0PLBRDDBUS18 PPCS0PLBRDDBUS18 output)
		(pin PPCS0PLBRDDBUS17 PPCS0PLBRDDBUS17 output)
		(pin PPCS0PLBRDDBUS16 PPCS0PLBRDDBUS16 output)
		(pin PPCS0PLBRDDBUS15 PPCS0PLBRDDBUS15 output)
		(pin PPCS0PLBRDDBUS14 PPCS0PLBRDDBUS14 output)
		(pin PPCS0PLBRDDBUS13 PPCS0PLBRDDBUS13 output)
		(pin PPCS0PLBRDDBUS12 PPCS0PLBRDDBUS12 output)
		(pin PPCS0PLBRDDBUS11 PPCS0PLBRDDBUS11 output)
		(pin PPCS0PLBRDDBUS10 PPCS0PLBRDDBUS10 output)
		(pin PPCS0PLBRDDBUS9 PPCS0PLBRDDBUS9 output)
		(pin PPCS0PLBRDDBUS8 PPCS0PLBRDDBUS8 output)
		(pin PPCS0PLBRDDBUS7 PPCS0PLBRDDBUS7 output)
		(pin PPCS0PLBRDDBUS6 PPCS0PLBRDDBUS6 output)
		(pin PPCS0PLBRDDBUS5 PPCS0PLBRDDBUS5 output)
		(pin PPCS0PLBRDDBUS4 PPCS0PLBRDDBUS4 output)
		(pin PPCS0PLBRDDBUS3 PPCS0PLBRDDBUS3 output)
		(pin PPCS0PLBRDDBUS2 PPCS0PLBRDDBUS2 output)
		(pin PPCS0PLBRDDBUS1 PPCS0PLBRDDBUS1 output)
		(pin PPCS0PLBRDDBUS0 PPCS0PLBRDDBUS0 output)
		(pin PPCS0PLBRDDACK PPCS0PLBRDDACK output)
		(pin PPCS0PLBRDCOMP PPCS0PLBRDCOMP output)
		(pin PPCS0PLBRDBTERM PPCS0PLBRDBTERM output)
		(pin PPCS0PLBMWRERR3 PPCS0PLBMWRERR3 output)
		(pin PPCS0PLBMWRERR2 PPCS0PLBMWRERR2 output)
		(pin PPCS0PLBMWRERR1 PPCS0PLBMWRERR1 output)
		(pin PPCS0PLBMWRERR0 PPCS0PLBMWRERR0 output)
		(pin PPCS0PLBMRDERR3 PPCS0PLBMRDERR3 output)
		(pin PPCS0PLBMRDERR2 PPCS0PLBMRDERR2 output)
		(pin PPCS0PLBMRDERR1 PPCS0PLBMRDERR1 output)
		(pin PPCS0PLBMRDERR0 PPCS0PLBMRDERR0 output)
		(pin PPCS0PLBMIRQ3 PPCS0PLBMIRQ3 output)
		(pin PPCS0PLBMIRQ2 PPCS0PLBMIRQ2 output)
		(pin PPCS0PLBMIRQ1 PPCS0PLBMIRQ1 output)
		(pin PPCS0PLBMIRQ0 PPCS0PLBMIRQ0 output)
		(pin PPCS0PLBMBUSY3 PPCS0PLBMBUSY3 output)
		(pin PPCS0PLBMBUSY2 PPCS0PLBMBUSY2 output)
		(pin PPCS0PLBMBUSY1 PPCS0PLBMBUSY1 output)
		(pin PPCS0PLBMBUSY0 PPCS0PLBMBUSY0 output)
		(pin PPCS0PLBADDRACK PPCS0PLBADDRACK output)
		(pin PPCMPLBWRDBUS127 PPCMPLBWRDBUS127 output)
		(pin PPCMPLBWRDBUS126 PPCMPLBWRDBUS126 output)
		(pin PPCMPLBWRDBUS125 PPCMPLBWRDBUS125 output)
		(pin PPCMPLBWRDBUS124 PPCMPLBWRDBUS124 output)
		(pin PPCMPLBWRDBUS123 PPCMPLBWRDBUS123 output)
		(pin PPCMPLBWRDBUS122 PPCMPLBWRDBUS122 output)
		(pin PPCMPLBWRDBUS121 PPCMPLBWRDBUS121 output)
		(pin PPCMPLBWRDBUS120 PPCMPLBWRDBUS120 output)
		(pin PPCMPLBWRDBUS119 PPCMPLBWRDBUS119 output)
		(pin PPCMPLBWRDBUS118 PPCMPLBWRDBUS118 output)
		(pin PPCMPLBWRDBUS117 PPCMPLBWRDBUS117 output)
		(pin PPCMPLBWRDBUS116 PPCMPLBWRDBUS116 output)
		(pin PPCMPLBWRDBUS115 PPCMPLBWRDBUS115 output)
		(pin PPCMPLBWRDBUS114 PPCMPLBWRDBUS114 output)
		(pin PPCMPLBWRDBUS113 PPCMPLBWRDBUS113 output)
		(pin PPCMPLBWRDBUS112 PPCMPLBWRDBUS112 output)
		(pin PPCMPLBWRDBUS111 PPCMPLBWRDBUS111 output)
		(pin PPCMPLBWRDBUS110 PPCMPLBWRDBUS110 output)
		(pin PPCMPLBWRDBUS109 PPCMPLBWRDBUS109 output)
		(pin PPCMPLBWRDBUS108 PPCMPLBWRDBUS108 output)
		(pin PPCMPLBWRDBUS107 PPCMPLBWRDBUS107 output)
		(pin PPCMPLBWRDBUS106 PPCMPLBWRDBUS106 output)
		(pin PPCMPLBWRDBUS105 PPCMPLBWRDBUS105 output)
		(pin PPCMPLBWRDBUS104 PPCMPLBWRDBUS104 output)
		(pin PPCMPLBWRDBUS103 PPCMPLBWRDBUS103 output)
		(pin PPCMPLBWRDBUS102 PPCMPLBWRDBUS102 output)
		(pin PPCMPLBWRDBUS101 PPCMPLBWRDBUS101 output)
		(pin PPCMPLBWRDBUS100 PPCMPLBWRDBUS100 output)
		(pin PPCMPLBWRDBUS99 PPCMPLBWRDBUS99 output)
		(pin PPCMPLBWRDBUS98 PPCMPLBWRDBUS98 output)
		(pin PPCMPLBWRDBUS97 PPCMPLBWRDBUS97 output)
		(pin PPCMPLBWRDBUS96 PPCMPLBWRDBUS96 output)
		(pin PPCMPLBWRDBUS95 PPCMPLBWRDBUS95 output)
		(pin PPCMPLBWRDBUS94 PPCMPLBWRDBUS94 output)
		(pin PPCMPLBWRDBUS93 PPCMPLBWRDBUS93 output)
		(pin PPCMPLBWRDBUS92 PPCMPLBWRDBUS92 output)
		(pin PPCMPLBWRDBUS91 PPCMPLBWRDBUS91 output)
		(pin PPCMPLBWRDBUS90 PPCMPLBWRDBUS90 output)
		(pin PPCMPLBWRDBUS89 PPCMPLBWRDBUS89 output)
		(pin PPCMPLBWRDBUS88 PPCMPLBWRDBUS88 output)
		(pin PPCMPLBWRDBUS87 PPCMPLBWRDBUS87 output)
		(pin PPCMPLBWRDBUS86 PPCMPLBWRDBUS86 output)
		(pin PPCMPLBWRDBUS85 PPCMPLBWRDBUS85 output)
		(pin PPCMPLBWRDBUS84 PPCMPLBWRDBUS84 output)
		(pin PPCMPLBWRDBUS83 PPCMPLBWRDBUS83 output)
		(pin PPCMPLBWRDBUS82 PPCMPLBWRDBUS82 output)
		(pin PPCMPLBWRDBUS81 PPCMPLBWRDBUS81 output)
		(pin PPCMPLBWRDBUS80 PPCMPLBWRDBUS80 output)
		(pin PPCMPLBWRDBUS79 PPCMPLBWRDBUS79 output)
		(pin PPCMPLBWRDBUS78 PPCMPLBWRDBUS78 output)
		(pin PPCMPLBWRDBUS77 PPCMPLBWRDBUS77 output)
		(pin PPCMPLBWRDBUS76 PPCMPLBWRDBUS76 output)
		(pin PPCMPLBWRDBUS75 PPCMPLBWRDBUS75 output)
		(pin PPCMPLBWRDBUS74 PPCMPLBWRDBUS74 output)
		(pin PPCMPLBWRDBUS73 PPCMPLBWRDBUS73 output)
		(pin PPCMPLBWRDBUS72 PPCMPLBWRDBUS72 output)
		(pin PPCMPLBWRDBUS71 PPCMPLBWRDBUS71 output)
		(pin PPCMPLBWRDBUS70 PPCMPLBWRDBUS70 output)
		(pin PPCMPLBWRDBUS69 PPCMPLBWRDBUS69 output)
		(pin PPCMPLBWRDBUS68 PPCMPLBWRDBUS68 output)
		(pin PPCMPLBWRDBUS67 PPCMPLBWRDBUS67 output)
		(pin PPCMPLBWRDBUS66 PPCMPLBWRDBUS66 output)
		(pin PPCMPLBWRDBUS65 PPCMPLBWRDBUS65 output)
		(pin PPCMPLBWRDBUS64 PPCMPLBWRDBUS64 output)
		(pin PPCMPLBWRBURST PPCMPLBWRBURST output)
		(pin PPCMPLBTYPE2 PPCMPLBTYPE2 output)
		(pin PPCMPLBTYPE1 PPCMPLBTYPE1 output)
		(pin PPCMPLBTYPE0 PPCMPLBTYPE0 output)
		(pin PPCMPLBTATTRIBUTE15 PPCMPLBTATTRIBUTE15 output)
		(pin PPCMPLBTATTRIBUTE14 PPCMPLBTATTRIBUTE14 output)
		(pin PPCMPLBTATTRIBUTE13 PPCMPLBTATTRIBUTE13 output)
		(pin PPCMPLBTATTRIBUTE12 PPCMPLBTATTRIBUTE12 output)
		(pin PPCMPLBTATTRIBUTE11 PPCMPLBTATTRIBUTE11 output)
		(pin PPCMPLBTATTRIBUTE10 PPCMPLBTATTRIBUTE10 output)
		(pin PPCMPLBTATTRIBUTE9 PPCMPLBTATTRIBUTE9 output)
		(pin PPCMPLBTATTRIBUTE8 PPCMPLBTATTRIBUTE8 output)
		(pin PPCMPLBTATTRIBUTE7 PPCMPLBTATTRIBUTE7 output)
		(pin PPCMPLBTATTRIBUTE6 PPCMPLBTATTRIBUTE6 output)
		(pin PPCMPLBTATTRIBUTE5 PPCMPLBTATTRIBUTE5 output)
		(pin PPCMPLBTATTRIBUTE4 PPCMPLBTATTRIBUTE4 output)
		(pin PPCMPLBTATTRIBUTE3 PPCMPLBTATTRIBUTE3 output)
		(pin PPCMPLBTATTRIBUTE2 PPCMPLBTATTRIBUTE2 output)
		(pin PPCMPLBTATTRIBUTE1 PPCMPLBTATTRIBUTE1 output)
		(pin PPCMPLBTATTRIBUTE0 PPCMPLBTATTRIBUTE0 output)
		(pin PPCMPLBSIZE3 PPCMPLBSIZE3 output)
		(pin PPCMPLBSIZE2 PPCMPLBSIZE2 output)
		(pin PPCMPLBSIZE1 PPCMPLBSIZE1 output)
		(pin PPCMPLBSIZE0 PPCMPLBSIZE0 output)
		(pin PPCMPLBRNW PPCMPLBRNW output)
		(pin PPCMPLBREQUEST PPCMPLBREQUEST output)
		(pin PPCMPLBRDBURST PPCMPLBRDBURST output)
		(pin PPCMPLBPRIORITY1 PPCMPLBPRIORITY1 output)
		(pin PPCMPLBPRIORITY0 PPCMPLBPRIORITY0 output)
		(pin PPCMPLBLOCKERR PPCMPLBLOCKERR output)
		(pin PPCMPLBBUSLOCK PPCMPLBBUSLOCK output)
		(pin PPCMPLBABORT PPCMPLBABORT output)
		(pin PPCDMDCRWRITE PPCDMDCRWRITE output)
		(pin PPCDMDCRUABUS21 PPCDMDCRUABUS21 output)
		(pin PPCDMDCRUABUS20 PPCDMDCRUABUS20 output)
		(pin PPCDMDCRREAD PPCDMDCRREAD output)
		(pin PPCDMDCRDBUSOUT31 PPCDMDCRDBUSOUT31 output)
		(pin PPCDMDCRDBUSOUT30 PPCDMDCRDBUSOUT30 output)
		(pin PPCDMDCRDBUSOUT29 PPCDMDCRDBUSOUT29 output)
		(pin PPCDMDCRDBUSOUT28 PPCDMDCRDBUSOUT28 output)
		(pin PPCDMDCRDBUSOUT27 PPCDMDCRDBUSOUT27 output)
		(pin PPCDMDCRDBUSOUT26 PPCDMDCRDBUSOUT26 output)
		(pin PPCDMDCRDBUSOUT25 PPCDMDCRDBUSOUT25 output)
		(pin PPCDMDCRDBUSOUT24 PPCDMDCRDBUSOUT24 output)
		(pin PPCDMDCRDBUSOUT23 PPCDMDCRDBUSOUT23 output)
		(pin PPCDMDCRDBUSOUT22 PPCDMDCRDBUSOUT22 output)
		(pin PPCDMDCRDBUSOUT21 PPCDMDCRDBUSOUT21 output)
		(pin PPCDMDCRDBUSOUT20 PPCDMDCRDBUSOUT20 output)
		(pin PPCDMDCRDBUSOUT19 PPCDMDCRDBUSOUT19 output)
		(pin PPCDMDCRDBUSOUT18 PPCDMDCRDBUSOUT18 output)
		(pin PPCDMDCRDBUSOUT17 PPCDMDCRDBUSOUT17 output)
		(pin PPCDMDCRDBUSOUT16 PPCDMDCRDBUSOUT16 output)
		(pin PPCDMDCRABUS9 PPCDMDCRABUS9 output)
		(pin PPCDMDCRABUS8 PPCDMDCRABUS8 output)
		(pin PPCDMDCRABUS7 PPCDMDCRABUS7 output)
		(pin PPCDMDCRABUS6 PPCDMDCRABUS6 output)
		(pin PPCDMDCRABUS5 PPCDMDCRABUS5 output)
		(pin PPCDMDCRABUS4 PPCDMDCRABUS4 output)
		(pin PPCDMDCRABUS3 PPCDMDCRABUS3 output)
		(pin PPCDMDCRABUS2 PPCDMDCRABUS2 output)
		(pin PPCDMDCRABUS1 PPCDMDCRABUS1 output)
		(pin PPCDMDCRABUS0 PPCDMDCRABUS0 output)
		(pin PPCDIAGPORTC19 PPCDIAGPORTC19 output)
		(pin PPCDIAGPORTC18 PPCDIAGPORTC18 output)
		(pin PPCDIAGPORTC17 PPCDIAGPORTC17 output)
		(pin PPCDIAGPORTC16 PPCDIAGPORTC16 output)
		(pin PPCDIAGPORTC15 PPCDIAGPORTC15 output)
		(pin PPCDIAGPORTC14 PPCDIAGPORTC14 output)
		(pin PPCDIAGPORTC13 PPCDIAGPORTC13 output)
		(pin PPCDIAGPORTC12 PPCDIAGPORTC12 output)
		(pin PPCDIAGPORTC11 PPCDIAGPORTC11 output)
		(pin PPCDIAGPORTC10 PPCDIAGPORTC10 output)
		(pin PPCDIAGPORTC9 PPCDIAGPORTC9 output)
		(pin PPCDIAGPORTC8 PPCDIAGPORTC8 output)
		(pin PPCDIAGPORTC7 PPCDIAGPORTC7 output)
		(pin PPCDIAGPORTC6 PPCDIAGPORTC6 output)
		(pin PPCDIAGPORTC5 PPCDIAGPORTC5 output)
		(pin PPCDIAGPORTC4 PPCDIAGPORTC4 output)
		(pin PPCDIAGPORTB135 PPCDIAGPORTB135 output)
		(pin PPCDIAGPORTB134 PPCDIAGPORTB134 output)
		(pin PPCDIAGPORTB133 PPCDIAGPORTB133 output)
		(pin PPCDIAGPORTB132 PPCDIAGPORTB132 output)
		(pin PPCDIAGPORTB131 PPCDIAGPORTB131 output)
		(pin PPCDIAGPORTB130 PPCDIAGPORTB130 output)
		(pin PPCDIAGPORTB129 PPCDIAGPORTB129 output)
		(pin PPCDIAGPORTB128 PPCDIAGPORTB128 output)
		(pin PPCDIAGPORTB127 PPCDIAGPORTB127 output)
		(pin PPCDIAGPORTB126 PPCDIAGPORTB126 output)
		(pin PPCDIAGPORTB125 PPCDIAGPORTB125 output)
		(pin PPCDIAGPORTB124 PPCDIAGPORTB124 output)
		(pin PPCDIAGPORTB123 PPCDIAGPORTB123 output)
		(pin PPCDIAGPORTB122 PPCDIAGPORTB122 output)
		(pin PPCDIAGPORTB121 PPCDIAGPORTB121 output)
		(pin PPCDIAGPORTB120 PPCDIAGPORTB120 output)
		(pin PPCDIAGPORTB119 PPCDIAGPORTB119 output)
		(pin PPCDIAGPORTB118 PPCDIAGPORTB118 output)
		(pin PPCDIAGPORTB117 PPCDIAGPORTB117 output)
		(pin PPCDIAGPORTB116 PPCDIAGPORTB116 output)
		(pin PPCDIAGPORTB115 PPCDIAGPORTB115 output)
		(pin PPCDIAGPORTB114 PPCDIAGPORTB114 output)
		(pin PPCDIAGPORTB113 PPCDIAGPORTB113 output)
		(pin PPCDIAGPORTB112 PPCDIAGPORTB112 output)
		(pin PPCDIAGPORTB111 PPCDIAGPORTB111 output)
		(pin PPCDIAGPORTB110 PPCDIAGPORTB110 output)
		(pin PPCDIAGPORTB109 PPCDIAGPORTB109 output)
		(pin PPCDIAGPORTB108 PPCDIAGPORTB108 output)
		(pin PPCDIAGPORTB107 PPCDIAGPORTB107 output)
		(pin PPCDIAGPORTB106 PPCDIAGPORTB106 output)
		(pin PPCDIAGPORTB105 PPCDIAGPORTB105 output)
		(pin PPCDIAGPORTB104 PPCDIAGPORTB104 output)
		(pin PPCDIAGPORTB103 PPCDIAGPORTB103 output)
		(pin PPCDIAGPORTB102 PPCDIAGPORTB102 output)
		(pin PPCDIAGPORTB101 PPCDIAGPORTB101 output)
		(pin PPCDIAGPORTB100 PPCDIAGPORTB100 output)
		(pin PPCDIAGPORTB99 PPCDIAGPORTB99 output)
		(pin PPCDIAGPORTB98 PPCDIAGPORTB98 output)
		(pin PPCDIAGPORTB97 PPCDIAGPORTB97 output)
		(pin PPCDIAGPORTA43 PPCDIAGPORTA43 output)
		(pin PPCDIAGPORTA42 PPCDIAGPORTA42 output)
		(pin PPCDIAGPORTA41 PPCDIAGPORTA41 output)
		(pin PPCDIAGPORTA40 PPCDIAGPORTA40 output)
		(pin PPCDIAGPORTA39 PPCDIAGPORTA39 output)
		(pin PPCDIAGPORTA38 PPCDIAGPORTA38 output)
		(pin PPCDIAGPORTA37 PPCDIAGPORTA37 output)
		(pin PPCDIAGPORTA36 PPCDIAGPORTA36 output)
		(pin PPCDIAGPORTA35 PPCDIAGPORTA35 output)
		(pin PPCDIAGPORTA34 PPCDIAGPORTA34 output)
		(pin PPCDIAGPORTA33 PPCDIAGPORTA33 output)
		(pin PPCDIAGPORTA32 PPCDIAGPORTA32 output)
		(pin PPCDIAGPORTA31 PPCDIAGPORTA31 output)
		(pin PPCDIAGPORTA30 PPCDIAGPORTA30 output)
		(pin PPCDIAGPORTA29 PPCDIAGPORTA29 output)
		(pin PPCDIAGPORTA28 PPCDIAGPORTA28 output)
		(pin PPCDIAGPORTA27 PPCDIAGPORTA27 output)
		(pin PPCDIAGPORTA26 PPCDIAGPORTA26 output)
		(pin DMA1TXIRQ DMA1TXIRQ output)
		(pin DMA1RXIRQ DMA1RXIRQ output)
		(pin DMA1LLTXSRCRDYN DMA1LLTXSRCRDYN output)
		(pin DMA1LLTXSOPN DMA1LLTXSOPN output)
		(pin DMA1LLTXSOFN DMA1LLTXSOFN output)
		(pin DMA1LLTXREM3 DMA1LLTXREM3 output)
		(pin DMA1LLTXREM2 DMA1LLTXREM2 output)
		(pin DMA1LLTXREM1 DMA1LLTXREM1 output)
		(pin DMA1LLTXREM0 DMA1LLTXREM0 output)
		(pin DMA1LLTXEOPN DMA1LLTXEOPN output)
		(pin DMA1LLTXEOFN DMA1LLTXEOFN output)
		(pin DMA1LLTXD31 DMA1LLTXD31 output)
		(pin DMA1LLTXD30 DMA1LLTXD30 output)
		(pin DMA1LLTXD29 DMA1LLTXD29 output)
		(pin DMA1LLTXD28 DMA1LLTXD28 output)
		(pin DMA1LLTXD27 DMA1LLTXD27 output)
		(pin DMA1LLTXD26 DMA1LLTXD26 output)
		(pin DMA1LLTXD25 DMA1LLTXD25 output)
		(pin DMA1LLTXD24 DMA1LLTXD24 output)
		(pin DMA1LLTXD23 DMA1LLTXD23 output)
		(pin DMA1LLTXD22 DMA1LLTXD22 output)
		(pin DMA1LLTXD21 DMA1LLTXD21 output)
		(pin DMA1LLTXD20 DMA1LLTXD20 output)
		(pin DMA1LLTXD19 DMA1LLTXD19 output)
		(pin DMA1LLTXD18 DMA1LLTXD18 output)
		(pin DMA1LLTXD17 DMA1LLTXD17 output)
		(pin DMA1LLTXD16 DMA1LLTXD16 output)
		(pin DMA1LLTXD15 DMA1LLTXD15 output)
		(pin DMA1LLTXD14 DMA1LLTXD14 output)
		(pin DMA1LLTXD13 DMA1LLTXD13 output)
		(pin DMA1LLTXD12 DMA1LLTXD12 output)
		(pin DMA1LLTXD11 DMA1LLTXD11 output)
		(pin DMA1LLTXD10 DMA1LLTXD10 output)
		(pin DMA1LLTXD9 DMA1LLTXD9 output)
		(pin DMA1LLTXD8 DMA1LLTXD8 output)
		(pin DMA1LLTXD7 DMA1LLTXD7 output)
		(pin DMA1LLTXD6 DMA1LLTXD6 output)
		(pin DMA1LLTXD5 DMA1LLTXD5 output)
		(pin DMA1LLTXD4 DMA1LLTXD4 output)
		(pin DMA1LLTXD3 DMA1LLTXD3 output)
		(pin DMA1LLTXD2 DMA1LLTXD2 output)
		(pin DMA1LLTXD1 DMA1LLTXD1 output)
		(pin DMA1LLTXD0 DMA1LLTXD0 output)
		(pin DMA1LLRXDSTRDYN DMA1LLRXDSTRDYN output)
		(pin DMA1LLRSTENGINEACK DMA1LLRSTENGINEACK output)
		(pin DMA0TXIRQ DMA0TXIRQ output)
		(pin DMA0RXIRQ DMA0RXIRQ output)
		(pin DMA0LLTXSRCRDYN DMA0LLTXSRCRDYN output)
		(pin DMA0LLTXSOPN DMA0LLTXSOPN output)
		(pin DMA0LLTXSOFN DMA0LLTXSOFN output)
		(pin DMA0LLTXREM3 DMA0LLTXREM3 output)
		(pin DMA0LLTXREM2 DMA0LLTXREM2 output)
		(pin DMA0LLTXREM1 DMA0LLTXREM1 output)
		(pin DMA0LLTXREM0 DMA0LLTXREM0 output)
		(pin DMA0LLTXEOPN DMA0LLTXEOPN output)
		(pin DMA0LLTXEOFN DMA0LLTXEOFN output)
		(pin DMA0LLTXD31 DMA0LLTXD31 output)
		(pin DMA0LLTXD30 DMA0LLTXD30 output)
		(pin DMA0LLTXD29 DMA0LLTXD29 output)
		(pin DMA0LLTXD28 DMA0LLTXD28 output)
		(pin DMA0LLTXD27 DMA0LLTXD27 output)
		(pin DMA0LLTXD26 DMA0LLTXD26 output)
		(pin DMA0LLTXD25 DMA0LLTXD25 output)
		(pin DMA0LLTXD24 DMA0LLTXD24 output)
		(pin DMA0LLTXD23 DMA0LLTXD23 output)
		(pin DMA0LLTXD22 DMA0LLTXD22 output)
		(pin DMA0LLTXD21 DMA0LLTXD21 output)
		(pin DMA0LLTXD20 DMA0LLTXD20 output)
		(pin DMA0LLTXD19 DMA0LLTXD19 output)
		(pin DMA0LLTXD18 DMA0LLTXD18 output)
		(pin DMA0LLTXD17 DMA0LLTXD17 output)
		(pin DMA0LLTXD16 DMA0LLTXD16 output)
		(pin DMA0LLTXD15 DMA0LLTXD15 output)
		(pin DMA0LLTXD14 DMA0LLTXD14 output)
		(pin DMA0LLTXD13 DMA0LLTXD13 output)
		(pin DMA0LLTXD12 DMA0LLTXD12 output)
		(pin DMA0LLTXD11 DMA0LLTXD11 output)
		(pin DMA0LLTXD10 DMA0LLTXD10 output)
		(pin DMA0LLTXD9 DMA0LLTXD9 output)
		(pin DMA0LLTXD8 DMA0LLTXD8 output)
		(pin DMA0LLTXD7 DMA0LLTXD7 output)
		(pin DMA0LLTXD6 DMA0LLTXD6 output)
		(pin DMA0LLTXD5 DMA0LLTXD5 output)
		(pin DMA0LLTXD4 DMA0LLTXD4 output)
		(pin DMA0LLTXD3 DMA0LLTXD3 output)
		(pin DMA0LLTXD2 DMA0LLTXD2 output)
		(pin DMA0LLTXD1 DMA0LLTXD1 output)
		(pin DMA0LLTXD0 DMA0LLTXD0 output)
		(pin DMA0LLRXDSTRDYN DMA0LLRXDSTRDYN output)
		(pin DMA0LLRSTENGINEACK DMA0LLRSTENGINEACK output)
		(pin C440TRCTRIGGEREVENTTYPE13 C440TRCTRIGGEREVENTTYPE13 output)
		(pin C440TRCTRIGGEREVENTTYPE12 C440TRCTRIGGEREVENTTYPE12 output)
		(pin C440TRCTRIGGEREVENTTYPE11 C440TRCTRIGGEREVENTTYPE11 output)
		(pin C440TRCTRIGGEREVENTTYPE10 C440TRCTRIGGEREVENTTYPE10 output)
		(pin C440TRCTRIGGEREVENTTYPE9 C440TRCTRIGGEREVENTTYPE9 output)
		(pin C440TRCTRIGGEREVENTTYPE8 C440TRCTRIGGEREVENTTYPE8 output)
		(pin C440TRCTRIGGEREVENTTYPE7 C440TRCTRIGGEREVENTTYPE7 output)
		(pin C440TRCTRIGGEREVENTTYPE6 C440TRCTRIGGEREVENTTYPE6 output)
		(pin C440TRCTRIGGEREVENTTYPE5 C440TRCTRIGGEREVENTTYPE5 output)
		(pin C440TRCTRIGGEREVENTTYPE4 C440TRCTRIGGEREVENTTYPE4 output)
		(pin C440TRCTRIGGEREVENTTYPE3 C440TRCTRIGGEREVENTTYPE3 output)
		(pin C440TRCTRIGGEREVENTTYPE2 C440TRCTRIGGEREVENTTYPE2 output)
		(pin C440TRCTRIGGEREVENTTYPE1 C440TRCTRIGGEREVENTTYPE1 output)
		(pin C440TRCTRIGGEREVENTTYPE0 C440TRCTRIGGEREVENTTYPE0 output)
		(pin C440TRCTRIGGEREVENTOUT C440TRCTRIGGEREVENTOUT output)
		(pin C440TRCTRACESTATUS6 C440TRCTRACESTATUS6 output)
		(pin C440TRCTRACESTATUS5 C440TRCTRACESTATUS5 output)
		(pin C440TRCTRACESTATUS4 C440TRCTRACESTATUS4 output)
		(pin C440TRCTRACESTATUS3 C440TRCTRACESTATUS3 output)
		(pin C440TRCTRACESTATUS2 C440TRCTRACESTATUS2 output)
		(pin C440TRCTRACESTATUS1 C440TRCTRACESTATUS1 output)
		(pin C440TRCTRACESTATUS0 C440TRCTRACESTATUS0 output)
		(pin C440TRCEXECUTIONSTATUS4 C440TRCEXECUTIONSTATUS4 output)
		(pin C440TRCEXECUTIONSTATUS3 C440TRCEXECUTIONSTATUS3 output)
		(pin C440TRCEXECUTIONSTATUS2 C440TRCEXECUTIONSTATUS2 output)
		(pin C440TRCEXECUTIONSTATUS1 C440TRCEXECUTIONSTATUS1 output)
		(pin C440TRCEXECUTIONSTATUS0 C440TRCEXECUTIONSTATUS0 output)
		(pin C440TRCCYCLE C440TRCCYCLE output)
		(pin C440TRCBRANCHSTATUS2 C440TRCBRANCHSTATUS2 output)
		(pin C440TRCBRANCHSTATUS1 C440TRCBRANCHSTATUS1 output)
		(pin C440TRCBRANCHSTATUS0 C440TRCBRANCHSTATUS0 output)
		(pin C440MACHINECHECK C440MACHINECHECK output)
		(pin C440DBGSYSTEMCONTROL7 C440DBGSYSTEMCONTROL7 output)
		(pin C440DBGSYSTEMCONTROL6 C440DBGSYSTEMCONTROL6 output)
		(pin C440DBGSYSTEMCONTROL5 C440DBGSYSTEMCONTROL5 output)
		(pin C440DBGSYSTEMCONTROL4 C440DBGSYSTEMCONTROL4 output)
		(pin C440DBGSYSTEMCONTROL3 C440DBGSYSTEMCONTROL3 output)
		(pin C440DBGSYSTEMCONTROL2 C440DBGSYSTEMCONTROL2 output)
		(pin C440DBGSYSTEMCONTROL1 C440DBGSYSTEMCONTROL1 output)
		(pin C440DBGSYSTEMCONTROL0 C440DBGSYSTEMCONTROL0 output)
		(pin C440CPMWDIRPTREQ C440CPMWDIRPTREQ output)
		(pin C440CPMTIMERRESETREQ C440CPMTIMERRESETREQ output)
		(pin C440CPMMSREE C440CPMMSREE output)
		(pin C440CPMMSRCE C440CPMMSRCE output)
		(pin C440CPMFITIRPTREQ C440CPMFITIRPTREQ output)
		(pin C440CPMDECIRPTREQ C440CPMDECIRPTREQ output)
		(pin C440CPMCORESLEEPREQ C440CPMCORESLEEPREQ output)
		(pin C440CPMCLOCKFB C440CPMCLOCKFB output)
		(pin C440CPMCLOCKDCURDFB C440CPMCLOCKDCURDFB output)
		(pin APUFCMWRITEBACKOK APUFCMWRITEBACKOK output)
		(pin APUFCMRBDATA31 APUFCMRBDATA31 output)
		(pin APUFCMRBDATA30 APUFCMRBDATA30 output)
		(pin APUFCMRBDATA29 APUFCMRBDATA29 output)
		(pin APUFCMRBDATA28 APUFCMRBDATA28 output)
		(pin APUFCMRBDATA27 APUFCMRBDATA27 output)
		(pin APUFCMRBDATA26 APUFCMRBDATA26 output)
		(pin APUFCMRBDATA25 APUFCMRBDATA25 output)
		(pin APUFCMRBDATA24 APUFCMRBDATA24 output)
		(pin APUFCMRBDATA23 APUFCMRBDATA23 output)
		(pin APUFCMRBDATA22 APUFCMRBDATA22 output)
		(pin APUFCMRBDATA21 APUFCMRBDATA21 output)
		(pin APUFCMRBDATA20 APUFCMRBDATA20 output)
		(pin APUFCMRBDATA19 APUFCMRBDATA19 output)
		(pin APUFCMRBDATA18 APUFCMRBDATA18 output)
		(pin APUFCMRBDATA17 APUFCMRBDATA17 output)
		(pin APUFCMRBDATA16 APUFCMRBDATA16 output)
		(pin APUFCMRBDATA15 APUFCMRBDATA15 output)
		(pin APUFCMRBDATA14 APUFCMRBDATA14 output)
		(pin APUFCMRBDATA13 APUFCMRBDATA13 output)
		(pin APUFCMRBDATA12 APUFCMRBDATA12 output)
		(pin APUFCMRBDATA11 APUFCMRBDATA11 output)
		(pin APUFCMRBDATA10 APUFCMRBDATA10 output)
		(pin APUFCMRBDATA9 APUFCMRBDATA9 output)
		(pin APUFCMRBDATA8 APUFCMRBDATA8 output)
		(pin APUFCMRBDATA7 APUFCMRBDATA7 output)
		(pin APUFCMRBDATA6 APUFCMRBDATA6 output)
		(pin APUFCMRBDATA5 APUFCMRBDATA5 output)
		(pin APUFCMRBDATA4 APUFCMRBDATA4 output)
		(pin APUFCMRBDATA3 APUFCMRBDATA3 output)
		(pin APUFCMRBDATA2 APUFCMRBDATA2 output)
		(pin APUFCMRBDATA1 APUFCMRBDATA1 output)
		(pin APUFCMRBDATA0 APUFCMRBDATA0 output)
		(pin APUFCMRADATA31 APUFCMRADATA31 output)
		(pin APUFCMRADATA30 APUFCMRADATA30 output)
		(pin APUFCMRADATA29 APUFCMRADATA29 output)
		(pin APUFCMRADATA28 APUFCMRADATA28 output)
		(pin APUFCMRADATA27 APUFCMRADATA27 output)
		(pin APUFCMRADATA26 APUFCMRADATA26 output)
		(pin APUFCMRADATA25 APUFCMRADATA25 output)
		(pin APUFCMRADATA24 APUFCMRADATA24 output)
		(pin APUFCMRADATA23 APUFCMRADATA23 output)
		(pin APUFCMRADATA22 APUFCMRADATA22 output)
		(pin APUFCMRADATA21 APUFCMRADATA21 output)
		(pin APUFCMRADATA20 APUFCMRADATA20 output)
		(pin APUFCMRADATA19 APUFCMRADATA19 output)
		(pin APUFCMRADATA18 APUFCMRADATA18 output)
		(pin APUFCMRADATA17 APUFCMRADATA17 output)
		(pin APUFCMRADATA16 APUFCMRADATA16 output)
		(pin APUFCMRADATA15 APUFCMRADATA15 output)
		(pin APUFCMRADATA14 APUFCMRADATA14 output)
		(pin APUFCMRADATA13 APUFCMRADATA13 output)
		(pin APUFCMRADATA12 APUFCMRADATA12 output)
		(pin APUFCMRADATA11 APUFCMRADATA11 output)
		(pin APUFCMRADATA10 APUFCMRADATA10 output)
		(pin APUFCMRADATA9 APUFCMRADATA9 output)
		(pin APUFCMRADATA8 APUFCMRADATA8 output)
		(pin APUFCMRADATA7 APUFCMRADATA7 output)
		(pin APUFCMRADATA6 APUFCMRADATA6 output)
		(pin APUFCMRADATA5 APUFCMRADATA5 output)
		(pin APUFCMRADATA4 APUFCMRADATA4 output)
		(pin APUFCMRADATA3 APUFCMRADATA3 output)
		(pin APUFCMRADATA2 APUFCMRADATA2 output)
		(pin APUFCMRADATA1 APUFCMRADATA1 output)
		(pin APUFCMRADATA0 APUFCMRADATA0 output)
		(pin APUFCMOPERANDVALID APUFCMOPERANDVALID output)
		(pin APUFCMNEXTINSTRREADY APUFCMNEXTINSTRREADY output)
		(pin APUFCMMSRFE1 APUFCMMSRFE1 output)
		(pin APUFCMMSRFE0 APUFCMMSRFE0 output)
		(pin APUFCMLOADDVALID APUFCMLOADDVALID output)
		(pin APUFCMLOADDATA127 APUFCMLOADDATA127 output)
		(pin APUFCMLOADDATA126 APUFCMLOADDATA126 output)
		(pin APUFCMLOADDATA125 APUFCMLOADDATA125 output)
		(pin APUFCMLOADDATA124 APUFCMLOADDATA124 output)
		(pin APUFCMLOADDATA123 APUFCMLOADDATA123 output)
		(pin APUFCMLOADDATA122 APUFCMLOADDATA122 output)
		(pin APUFCMLOADDATA121 APUFCMLOADDATA121 output)
		(pin APUFCMLOADDATA120 APUFCMLOADDATA120 output)
		(pin APUFCMLOADDATA119 APUFCMLOADDATA119 output)
		(pin APUFCMLOADDATA118 APUFCMLOADDATA118 output)
		(pin APUFCMLOADDATA117 APUFCMLOADDATA117 output)
		(pin APUFCMLOADDATA116 APUFCMLOADDATA116 output)
		(pin APUFCMLOADDATA115 APUFCMLOADDATA115 output)
		(pin APUFCMLOADDATA114 APUFCMLOADDATA114 output)
		(pin APUFCMLOADDATA113 APUFCMLOADDATA113 output)
		(pin APUFCMLOADDATA112 APUFCMLOADDATA112 output)
		(pin APUFCMLOADDATA111 APUFCMLOADDATA111 output)
		(pin APUFCMLOADDATA110 APUFCMLOADDATA110 output)
		(pin APUFCMLOADDATA109 APUFCMLOADDATA109 output)
		(pin APUFCMLOADDATA108 APUFCMLOADDATA108 output)
		(pin APUFCMLOADDATA107 APUFCMLOADDATA107 output)
		(pin APUFCMLOADDATA106 APUFCMLOADDATA106 output)
		(pin APUFCMLOADDATA105 APUFCMLOADDATA105 output)
		(pin APUFCMLOADDATA104 APUFCMLOADDATA104 output)
		(pin APUFCMLOADDATA103 APUFCMLOADDATA103 output)
		(pin APUFCMLOADDATA102 APUFCMLOADDATA102 output)
		(pin APUFCMLOADDATA101 APUFCMLOADDATA101 output)
		(pin APUFCMLOADDATA100 APUFCMLOADDATA100 output)
		(pin APUFCMLOADDATA99 APUFCMLOADDATA99 output)
		(pin APUFCMLOADDATA98 APUFCMLOADDATA98 output)
		(pin APUFCMLOADDATA97 APUFCMLOADDATA97 output)
		(pin APUFCMLOADDATA96 APUFCMLOADDATA96 output)
		(pin APUFCMLOADDATA95 APUFCMLOADDATA95 output)
		(pin APUFCMLOADDATA94 APUFCMLOADDATA94 output)
		(pin APUFCMLOADDATA93 APUFCMLOADDATA93 output)
		(pin APUFCMLOADDATA92 APUFCMLOADDATA92 output)
		(pin APUFCMLOADDATA91 APUFCMLOADDATA91 output)
		(pin APUFCMLOADDATA90 APUFCMLOADDATA90 output)
		(pin APUFCMLOADDATA89 APUFCMLOADDATA89 output)
		(pin APUFCMLOADDATA88 APUFCMLOADDATA88 output)
		(pin APUFCMLOADDATA87 APUFCMLOADDATA87 output)
		(pin APUFCMLOADDATA86 APUFCMLOADDATA86 output)
		(pin APUFCMLOADDATA85 APUFCMLOADDATA85 output)
		(pin APUFCMLOADDATA84 APUFCMLOADDATA84 output)
		(pin APUFCMLOADDATA83 APUFCMLOADDATA83 output)
		(pin APUFCMLOADDATA82 APUFCMLOADDATA82 output)
		(pin APUFCMLOADDATA81 APUFCMLOADDATA81 output)
		(pin APUFCMLOADDATA80 APUFCMLOADDATA80 output)
		(pin APUFCMLOADDATA79 APUFCMLOADDATA79 output)
		(pin APUFCMLOADDATA78 APUFCMLOADDATA78 output)
		(pin APUFCMLOADDATA77 APUFCMLOADDATA77 output)
		(pin APUFCMLOADDATA76 APUFCMLOADDATA76 output)
		(pin APUFCMLOADDATA75 APUFCMLOADDATA75 output)
		(pin APUFCMLOADDATA74 APUFCMLOADDATA74 output)
		(pin APUFCMLOADDATA73 APUFCMLOADDATA73 output)
		(pin APUFCMLOADDATA72 APUFCMLOADDATA72 output)
		(pin APUFCMLOADDATA71 APUFCMLOADDATA71 output)
		(pin APUFCMLOADDATA70 APUFCMLOADDATA70 output)
		(pin APUFCMLOADDATA69 APUFCMLOADDATA69 output)
		(pin APUFCMLOADDATA68 APUFCMLOADDATA68 output)
		(pin APUFCMLOADDATA67 APUFCMLOADDATA67 output)
		(pin APUFCMLOADDATA66 APUFCMLOADDATA66 output)
		(pin APUFCMLOADDATA65 APUFCMLOADDATA65 output)
		(pin APUFCMLOADDATA64 APUFCMLOADDATA64 output)
		(pin APUFCMLOADDATA63 APUFCMLOADDATA63 output)
		(pin APUFCMLOADDATA62 APUFCMLOADDATA62 output)
		(pin APUFCMLOADDATA61 APUFCMLOADDATA61 output)
		(pin APUFCMLOADDATA60 APUFCMLOADDATA60 output)
		(pin APUFCMLOADDATA59 APUFCMLOADDATA59 output)
		(pin APUFCMLOADDATA58 APUFCMLOADDATA58 output)
		(pin APUFCMLOADDATA57 APUFCMLOADDATA57 output)
		(pin APUFCMLOADDATA56 APUFCMLOADDATA56 output)
		(pin APUFCMLOADDATA55 APUFCMLOADDATA55 output)
		(pin APUFCMLOADDATA54 APUFCMLOADDATA54 output)
		(pin APUFCMLOADDATA53 APUFCMLOADDATA53 output)
		(pin APUFCMLOADDATA52 APUFCMLOADDATA52 output)
		(pin APUFCMLOADDATA51 APUFCMLOADDATA51 output)
		(pin APUFCMLOADDATA50 APUFCMLOADDATA50 output)
		(pin APUFCMLOADDATA49 APUFCMLOADDATA49 output)
		(pin APUFCMLOADDATA48 APUFCMLOADDATA48 output)
		(pin APUFCMLOADDATA47 APUFCMLOADDATA47 output)
		(pin APUFCMLOADDATA46 APUFCMLOADDATA46 output)
		(pin APUFCMLOADDATA45 APUFCMLOADDATA45 output)
		(pin APUFCMLOADDATA44 APUFCMLOADDATA44 output)
		(pin APUFCMLOADDATA43 APUFCMLOADDATA43 output)
		(pin APUFCMLOADDATA42 APUFCMLOADDATA42 output)
		(pin APUFCMLOADDATA41 APUFCMLOADDATA41 output)
		(pin APUFCMLOADDATA40 APUFCMLOADDATA40 output)
		(pin APUFCMLOADDATA39 APUFCMLOADDATA39 output)
		(pin APUFCMLOADDATA38 APUFCMLOADDATA38 output)
		(pin APUFCMLOADDATA37 APUFCMLOADDATA37 output)
		(pin APUFCMLOADDATA36 APUFCMLOADDATA36 output)
		(pin APUFCMLOADDATA35 APUFCMLOADDATA35 output)
		(pin APUFCMLOADDATA34 APUFCMLOADDATA34 output)
		(pin APUFCMLOADDATA33 APUFCMLOADDATA33 output)
		(pin APUFCMLOADDATA32 APUFCMLOADDATA32 output)
		(pin APUFCMLOADDATA31 APUFCMLOADDATA31 output)
		(pin APUFCMLOADDATA30 APUFCMLOADDATA30 output)
		(pin APUFCMLOADDATA29 APUFCMLOADDATA29 output)
		(pin APUFCMLOADDATA28 APUFCMLOADDATA28 output)
		(pin APUFCMLOADDATA27 APUFCMLOADDATA27 output)
		(pin APUFCMLOADDATA26 APUFCMLOADDATA26 output)
		(pin APUFCMLOADDATA25 APUFCMLOADDATA25 output)
		(pin APUFCMLOADDATA24 APUFCMLOADDATA24 output)
		(pin APUFCMLOADDATA23 APUFCMLOADDATA23 output)
		(pin APUFCMLOADDATA22 APUFCMLOADDATA22 output)
		(pin APUFCMLOADDATA21 APUFCMLOADDATA21 output)
		(pin APUFCMLOADDATA20 APUFCMLOADDATA20 output)
		(pin APUFCMLOADDATA19 APUFCMLOADDATA19 output)
		(pin APUFCMLOADDATA18 APUFCMLOADDATA18 output)
		(pin APUFCMLOADDATA17 APUFCMLOADDATA17 output)
		(pin APUFCMLOADDATA16 APUFCMLOADDATA16 output)
		(pin APUFCMLOADDATA15 APUFCMLOADDATA15 output)
		(pin APUFCMLOADDATA14 APUFCMLOADDATA14 output)
		(pin APUFCMLOADDATA13 APUFCMLOADDATA13 output)
		(pin APUFCMLOADDATA12 APUFCMLOADDATA12 output)
		(pin APUFCMLOADDATA11 APUFCMLOADDATA11 output)
		(pin APUFCMLOADDATA10 APUFCMLOADDATA10 output)
		(pin APUFCMLOADDATA9 APUFCMLOADDATA9 output)
		(pin APUFCMLOADDATA8 APUFCMLOADDATA8 output)
		(pin APUFCMLOADDATA7 APUFCMLOADDATA7 output)
		(pin APUFCMLOADDATA6 APUFCMLOADDATA6 output)
		(pin APUFCMLOADDATA5 APUFCMLOADDATA5 output)
		(pin APUFCMLOADDATA4 APUFCMLOADDATA4 output)
		(pin APUFCMLOADDATA3 APUFCMLOADDATA3 output)
		(pin APUFCMLOADDATA2 APUFCMLOADDATA2 output)
		(pin APUFCMLOADDATA1 APUFCMLOADDATA1 output)
		(pin APUFCMLOADDATA0 APUFCMLOADDATA0 output)
		(pin APUFCMLOADBYTEADDR3 APUFCMLOADBYTEADDR3 output)
		(pin APUFCMLOADBYTEADDR2 APUFCMLOADBYTEADDR2 output)
		(pin APUFCMLOADBYTEADDR1 APUFCMLOADBYTEADDR1 output)
		(pin APUFCMLOADBYTEADDR0 APUFCMLOADBYTEADDR0 output)
		(pin APUFCMINSTRVALID APUFCMINSTRVALID output)
		(pin APUFCMINSTRUCTION31 APUFCMINSTRUCTION31 output)
		(pin APUFCMINSTRUCTION30 APUFCMINSTRUCTION30 output)
		(pin APUFCMINSTRUCTION29 APUFCMINSTRUCTION29 output)
		(pin APUFCMINSTRUCTION28 APUFCMINSTRUCTION28 output)
		(pin APUFCMINSTRUCTION27 APUFCMINSTRUCTION27 output)
		(pin APUFCMINSTRUCTION26 APUFCMINSTRUCTION26 output)
		(pin APUFCMINSTRUCTION25 APUFCMINSTRUCTION25 output)
		(pin APUFCMINSTRUCTION24 APUFCMINSTRUCTION24 output)
		(pin APUFCMINSTRUCTION23 APUFCMINSTRUCTION23 output)
		(pin APUFCMINSTRUCTION22 APUFCMINSTRUCTION22 output)
		(pin APUFCMINSTRUCTION21 APUFCMINSTRUCTION21 output)
		(pin APUFCMINSTRUCTION20 APUFCMINSTRUCTION20 output)
		(pin APUFCMINSTRUCTION19 APUFCMINSTRUCTION19 output)
		(pin APUFCMINSTRUCTION18 APUFCMINSTRUCTION18 output)
		(pin APUFCMINSTRUCTION17 APUFCMINSTRUCTION17 output)
		(pin APUFCMINSTRUCTION16 APUFCMINSTRUCTION16 output)
		(pin APUFCMINSTRUCTION15 APUFCMINSTRUCTION15 output)
		(pin APUFCMINSTRUCTION14 APUFCMINSTRUCTION14 output)
		(pin APUFCMINSTRUCTION13 APUFCMINSTRUCTION13 output)
		(pin APUFCMINSTRUCTION12 APUFCMINSTRUCTION12 output)
		(pin APUFCMINSTRUCTION11 APUFCMINSTRUCTION11 output)
		(pin APUFCMINSTRUCTION10 APUFCMINSTRUCTION10 output)
		(pin APUFCMINSTRUCTION9 APUFCMINSTRUCTION9 output)
		(pin APUFCMINSTRUCTION8 APUFCMINSTRUCTION8 output)
		(pin APUFCMINSTRUCTION7 APUFCMINSTRUCTION7 output)
		(pin APUFCMINSTRUCTION6 APUFCMINSTRUCTION6 output)
		(pin APUFCMINSTRUCTION5 APUFCMINSTRUCTION5 output)
		(pin APUFCMINSTRUCTION4 APUFCMINSTRUCTION4 output)
		(pin APUFCMINSTRUCTION3 APUFCMINSTRUCTION3 output)
		(pin APUFCMINSTRUCTION2 APUFCMINSTRUCTION2 output)
		(pin APUFCMINSTRUCTION1 APUFCMINSTRUCTION1 output)
		(pin APUFCMINSTRUCTION0 APUFCMINSTRUCTION0 output)
		(pin APUFCMFLUSH APUFCMFLUSH output)
		(pin APUFCMENDIAN APUFCMENDIAN output)
		(pin APUFCMDECUDIVALID APUFCMDECUDIVALID output)
		(pin APUFCMDECUDI3 APUFCMDECUDI3 output)
		(pin APUFCMDECUDI2 APUFCMDECUDI2 output)
		(pin APUFCMDECUDI1 APUFCMDECUDI1 output)
		(pin APUFCMDECUDI0 APUFCMDECUDI0 output)
		(pin APUFCMDECSTORE APUFCMDECSTORE output)
		(pin APUFCMDECNONAUTON APUFCMDECNONAUTON output)
		(pin APUFCMDECLOAD APUFCMDECLOAD output)
		(pin APUFCMDECLDSTXFERSIZE2 APUFCMDECLDSTXFERSIZE2 output)
		(pin APUFCMDECLDSTXFERSIZE1 APUFCMDECLDSTXFERSIZE1 output)
		(pin APUFCMDECLDSTXFERSIZE0 APUFCMDECLDSTXFERSIZE0 output)
		(pin APUFCMDECFPUOP APUFCMDECFPUOP output)
		(pin PPCTSTSCANOUT15 PPCTSTSCANOUT15 output)
		(pin PPCTSTSCANOUT14 PPCTSTSCANOUT14 output)
		(pin PPCTSTSCANOUT13 PPCTSTSCANOUT13 output)
		(pin PPCTSTSCANOUT12 PPCTSTSCANOUT12 output)
		(pin PPCTSTSCANOUT11 PPCTSTSCANOUT11 output)
		(pin PPCTSTSCANOUT10 PPCTSTSCANOUT10 output)
		(pin PPCTSTSCANOUT9 PPCTSTSCANOUT9 output)
		(pin PPCTSTSCANOUT8 PPCTSTSCANOUT8 output)
		(pin PPCTSTSCANOUT7 PPCTSTSCANOUT7 output)
		(pin PPCTSTSCANOUT6 PPCTSTSCANOUT6 output)
		(pin PPCTSTSCANOUT5 PPCTSTSCANOUT5 output)
		(pin PPCTSTSCANOUT4 PPCTSTSCANOUT4 output)
		(pin PPCTSTSCANOUT3 PPCTSTSCANOUT3 output)
		(pin PPCTSTSCANOUT2 PPCTSTSCANOUT2 output)
		(pin PPCTSTSCANOUT1 PPCTSTSCANOUT1 output)
		(pin PPCTSTSCANOUT0 PPCTSTSCANOUT0 output)
		(pin PPCDSDCRTIMEOUTWAIT PPCDSDCRTIMEOUTWAIT output)
		(pin PPCDSDCRDBUSIN31 PPCDSDCRDBUSIN31 output)
		(pin PPCDSDCRDBUSIN30 PPCDSDCRDBUSIN30 output)
		(pin PPCDSDCRDBUSIN29 PPCDSDCRDBUSIN29 output)
		(pin PPCDSDCRDBUSIN28 PPCDSDCRDBUSIN28 output)
		(pin PPCDSDCRDBUSIN27 PPCDSDCRDBUSIN27 output)
		(pin PPCDSDCRDBUSIN26 PPCDSDCRDBUSIN26 output)
		(pin PPCDSDCRDBUSIN25 PPCDSDCRDBUSIN25 output)
		(pin PPCDSDCRDBUSIN24 PPCDSDCRDBUSIN24 output)
		(pin PPCDSDCRDBUSIN23 PPCDSDCRDBUSIN23 output)
		(pin PPCDSDCRDBUSIN22 PPCDSDCRDBUSIN22 output)
		(pin PPCDSDCRDBUSIN21 PPCDSDCRDBUSIN21 output)
		(pin PPCDSDCRDBUSIN20 PPCDSDCRDBUSIN20 output)
		(pin PPCDSDCRDBUSIN19 PPCDSDCRDBUSIN19 output)
		(pin PPCDSDCRDBUSIN18 PPCDSDCRDBUSIN18 output)
		(pin PPCDSDCRDBUSIN17 PPCDSDCRDBUSIN17 output)
		(pin PPCDSDCRDBUSIN16 PPCDSDCRDBUSIN16 output)
		(pin PPCDSDCRDBUSIN15 PPCDSDCRDBUSIN15 output)
		(pin PPCDSDCRDBUSIN14 PPCDSDCRDBUSIN14 output)
		(pin PPCDSDCRDBUSIN13 PPCDSDCRDBUSIN13 output)
		(pin PPCDSDCRDBUSIN12 PPCDSDCRDBUSIN12 output)
		(pin PPCDSDCRDBUSIN11 PPCDSDCRDBUSIN11 output)
		(pin PPCDSDCRDBUSIN10 PPCDSDCRDBUSIN10 output)
		(pin PPCDSDCRDBUSIN9 PPCDSDCRDBUSIN9 output)
		(pin PPCDSDCRDBUSIN8 PPCDSDCRDBUSIN8 output)
		(pin PPCDSDCRDBUSIN7 PPCDSDCRDBUSIN7 output)
		(pin PPCDSDCRDBUSIN6 PPCDSDCRDBUSIN6 output)
		(pin PPCDSDCRDBUSIN5 PPCDSDCRDBUSIN5 output)
		(pin PPCDSDCRDBUSIN4 PPCDSDCRDBUSIN4 output)
		(pin PPCDSDCRDBUSIN3 PPCDSDCRDBUSIN3 output)
		(pin PPCDSDCRDBUSIN2 PPCDSDCRDBUSIN2 output)
		(pin PPCDSDCRDBUSIN1 PPCDSDCRDBUSIN1 output)
		(pin PPCDSDCRDBUSIN0 PPCDSDCRDBUSIN0 output)
		(pin PPCDSDCRACK PPCDSDCRACK output)
		(pin PPCDIAGPORTC3 PPCDIAGPORTC3 output)
		(pin PPCDIAGPORTC2 PPCDIAGPORTC2 output)
		(pin PPCDIAGPORTC1 PPCDIAGPORTC1 output)
		(pin PPCDIAGPORTC0 PPCDIAGPORTC0 output)
		(pin PPCDIAGPORTB81 PPCDIAGPORTB81 output)
		(pin PPCDIAGPORTB80 PPCDIAGPORTB80 output)
		(pin PPCDIAGPORTB79 PPCDIAGPORTB79 output)
		(pin PPCDIAGPORTB78 PPCDIAGPORTB78 output)
		(pin PPCDIAGPORTB77 PPCDIAGPORTB77 output)
		(pin PPCDIAGPORTB76 PPCDIAGPORTB76 output)
		(pin PPCDIAGPORTB75 PPCDIAGPORTB75 output)
		(pin PPCDIAGPORTB74 PPCDIAGPORTB74 output)
		(pin PPCDIAGPORTB73 PPCDIAGPORTB73 output)
		(pin PPCDIAGPORTB72 PPCDIAGPORTB72 output)
		(pin PPCDIAGPORTB71 PPCDIAGPORTB71 output)
		(pin PPCDIAGPORTB70 PPCDIAGPORTB70 output)
		(pin PPCDIAGPORTB69 PPCDIAGPORTB69 output)
		(pin PPCDIAGPORTB68 PPCDIAGPORTB68 output)
		(pin PPCDIAGPORTB67 PPCDIAGPORTB67 output)
		(pin PPCDIAGPORTB66 PPCDIAGPORTB66 output)
		(pin PPCDIAGPORTB65 PPCDIAGPORTB65 output)
		(pin PPCDIAGPORTB64 PPCDIAGPORTB64 output)
		(pin PPCDIAGPORTB63 PPCDIAGPORTB63 output)
		(pin PPCDIAGPORTB62 PPCDIAGPORTB62 output)
		(pin PPCDIAGPORTB61 PPCDIAGPORTB61 output)
		(pin PPCDIAGPORTB60 PPCDIAGPORTB60 output)
		(pin PPCDIAGPORTB59 PPCDIAGPORTB59 output)
		(pin PPCDIAGPORTB58 PPCDIAGPORTB58 output)
		(pin PPCDIAGPORTB57 PPCDIAGPORTB57 output)
		(pin PPCDIAGPORTB56 PPCDIAGPORTB56 output)
		(pin PPCDIAGPORTB55 PPCDIAGPORTB55 output)
		(pin PPCDIAGPORTB52 PPCDIAGPORTB52 output)
		(pin PPCDIAGPORTB51 PPCDIAGPORTB51 output)
		(pin PPCDIAGPORTB50 PPCDIAGPORTB50 output)
		(pin PPCDIAGPORTB49 PPCDIAGPORTB49 output)
		(pin PPCDIAGPORTB48 PPCDIAGPORTB48 output)
		(pin PPCDIAGPORTB47 PPCDIAGPORTB47 output)
		(pin PPCDIAGPORTB46 PPCDIAGPORTB46 output)
		(pin PPCDIAGPORTB45 PPCDIAGPORTB45 output)
		(pin PPCDIAGPORTB44 PPCDIAGPORTB44 output)
		(pin PPCDIAGPORTB43 PPCDIAGPORTB43 output)
		(pin PPCDIAGPORTB42 PPCDIAGPORTB42 output)
		(pin PPCDIAGPORTB41 PPCDIAGPORTB41 output)
		(pin PPCDIAGPORTB40 PPCDIAGPORTB40 output)
		(pin PPCDIAGPORTB39 PPCDIAGPORTB39 output)
		(pin PPCDIAGPORTB38 PPCDIAGPORTB38 output)
		(pin PPCDIAGPORTB37 PPCDIAGPORTB37 output)
		(pin PPCDIAGPORTB36 PPCDIAGPORTB36 output)
		(pin PPCDIAGPORTB35 PPCDIAGPORTB35 output)
		(pin PPCDIAGPORTB34 PPCDIAGPORTB34 output)
		(pin PPCDIAGPORTB33 PPCDIAGPORTB33 output)
		(pin PPCDIAGPORTB32 PPCDIAGPORTB32 output)
		(pin PPCDIAGPORTB31 PPCDIAGPORTB31 output)
		(pin PPCDIAGPORTB30 PPCDIAGPORTB30 output)
		(pin PPCDIAGPORTB29 PPCDIAGPORTB29 output)
		(pin PPCDIAGPORTB28 PPCDIAGPORTB28 output)
		(pin PPCDIAGPORTB27 PPCDIAGPORTB27 output)
		(pin PPCDIAGPORTB26 PPCDIAGPORTB26 output)
		(pin PPCDIAGPORTB25 PPCDIAGPORTB25 output)
		(pin PPCDIAGPORTB24 PPCDIAGPORTB24 output)
		(pin PPCDIAGPORTB23 PPCDIAGPORTB23 output)
		(pin PPCDIAGPORTB22 PPCDIAGPORTB22 output)
		(pin PPCDIAGPORTB21 PPCDIAGPORTB21 output)
		(pin PPCDIAGPORTB20 PPCDIAGPORTB20 output)
		(pin PPCDIAGPORTB19 PPCDIAGPORTB19 output)
		(pin PPCDIAGPORTB18 PPCDIAGPORTB18 output)
		(pin PPCDIAGPORTB17 PPCDIAGPORTB17 output)
		(pin PPCDIAGPORTB16 PPCDIAGPORTB16 output)
		(pin PPCDIAGPORTB15 PPCDIAGPORTB15 output)
		(pin PPCDIAGPORTB14 PPCDIAGPORTB14 output)
		(pin PPCDIAGPORTB13 PPCDIAGPORTB13 output)
		(pin PPCDIAGPORTB12 PPCDIAGPORTB12 output)
		(pin PPCDIAGPORTB11 PPCDIAGPORTB11 output)
		(pin PPCDIAGPORTB10 PPCDIAGPORTB10 output)
		(pin PPCDIAGPORTB9 PPCDIAGPORTB9 output)
		(pin PPCDIAGPORTB8 PPCDIAGPORTB8 output)
		(pin PPCDIAGPORTB7 PPCDIAGPORTB7 output)
		(pin PPCDIAGPORTB6 PPCDIAGPORTB6 output)
		(pin PPCDIAGPORTB5 PPCDIAGPORTB5 output)
		(pin PPCDIAGPORTB4 PPCDIAGPORTB4 output)
		(pin PPCDIAGPORTB3 PPCDIAGPORTB3 output)
		(pin PPCDIAGPORTB2 PPCDIAGPORTB2 output)
		(pin PPCDIAGPORTB1 PPCDIAGPORTB1 output)
		(pin PPCDIAGPORTB0 PPCDIAGPORTB0 output)
		(pin PPCDIAGPORTA25 PPCDIAGPORTA25 output)
		(pin PPCDIAGPORTA24 PPCDIAGPORTA24 output)
		(pin PPCDIAGPORTA23 PPCDIAGPORTA23 output)
		(pin PPCDIAGPORTA22 PPCDIAGPORTA22 output)
		(pin PPCDIAGPORTA21 PPCDIAGPORTA21 output)
		(pin PPCDIAGPORTA20 PPCDIAGPORTA20 output)
		(pin PPCDIAGPORTA19 PPCDIAGPORTA19 output)
		(pin PPCDIAGPORTA18 PPCDIAGPORTA18 output)
		(pin PPCDIAGPORTA17 PPCDIAGPORTA17 output)
		(pin PPCDIAGPORTA16 PPCDIAGPORTA16 output)
		(pin PPCDIAGPORTA15 PPCDIAGPORTA15 output)
		(pin PPCDIAGPORTA14 PPCDIAGPORTA14 output)
		(pin PPCDIAGPORTA13 PPCDIAGPORTA13 output)
		(pin PPCDIAGPORTA12 PPCDIAGPORTA12 output)
		(pin PPCDIAGPORTA11 PPCDIAGPORTA11 output)
		(pin PPCDIAGPORTA10 PPCDIAGPORTA10 output)
		(pin PPCDIAGPORTA9 PPCDIAGPORTA9 output)
		(pin PPCDIAGPORTA8 PPCDIAGPORTA8 output)
		(pin PPCDIAGPORTA7 PPCDIAGPORTA7 output)
		(pin PPCDIAGPORTA6 PPCDIAGPORTA6 output)
		(pin PPCDIAGPORTA5 PPCDIAGPORTA5 output)
		(pin PPCDIAGPORTA4 PPCDIAGPORTA4 output)
		(pin PPCDIAGPORTA3 PPCDIAGPORTA3 output)
		(pin PPCDIAGPORTA2 PPCDIAGPORTA2 output)
		(pin PPCDIAGPORTA1 PPCDIAGPORTA1 output)
		(pin PPCDIAGPORTA0 PPCDIAGPORTA0 output)
		(pin PPCCPMINTERCONNECTBUSY PPCCPMINTERCONNECTBUSY output)
		(pin MIMCWRITEDATAVALID MIMCWRITEDATAVALID output)
		(pin MIMCWRITEDATA127 MIMCWRITEDATA127 output)
		(pin MIMCWRITEDATA126 MIMCWRITEDATA126 output)
		(pin MIMCWRITEDATA125 MIMCWRITEDATA125 output)
		(pin MIMCWRITEDATA124 MIMCWRITEDATA124 output)
		(pin MIMCWRITEDATA123 MIMCWRITEDATA123 output)
		(pin MIMCWRITEDATA122 MIMCWRITEDATA122 output)
		(pin MIMCWRITEDATA121 MIMCWRITEDATA121 output)
		(pin MIMCWRITEDATA120 MIMCWRITEDATA120 output)
		(pin MIMCWRITEDATA119 MIMCWRITEDATA119 output)
		(pin MIMCWRITEDATA118 MIMCWRITEDATA118 output)
		(pin MIMCWRITEDATA117 MIMCWRITEDATA117 output)
		(pin MIMCWRITEDATA116 MIMCWRITEDATA116 output)
		(pin MIMCWRITEDATA115 MIMCWRITEDATA115 output)
		(pin MIMCWRITEDATA114 MIMCWRITEDATA114 output)
		(pin MIMCWRITEDATA113 MIMCWRITEDATA113 output)
		(pin MIMCWRITEDATA112 MIMCWRITEDATA112 output)
		(pin MIMCWRITEDATA111 MIMCWRITEDATA111 output)
		(pin MIMCWRITEDATA110 MIMCWRITEDATA110 output)
		(pin MIMCWRITEDATA109 MIMCWRITEDATA109 output)
		(pin MIMCWRITEDATA108 MIMCWRITEDATA108 output)
		(pin MIMCWRITEDATA107 MIMCWRITEDATA107 output)
		(pin MIMCWRITEDATA106 MIMCWRITEDATA106 output)
		(pin MIMCWRITEDATA105 MIMCWRITEDATA105 output)
		(pin MIMCWRITEDATA104 MIMCWRITEDATA104 output)
		(pin MIMCWRITEDATA103 MIMCWRITEDATA103 output)
		(pin MIMCWRITEDATA102 MIMCWRITEDATA102 output)
		(pin MIMCWRITEDATA101 MIMCWRITEDATA101 output)
		(pin MIMCWRITEDATA100 MIMCWRITEDATA100 output)
		(pin MIMCWRITEDATA99 MIMCWRITEDATA99 output)
		(pin MIMCWRITEDATA98 MIMCWRITEDATA98 output)
		(pin MIMCWRITEDATA97 MIMCWRITEDATA97 output)
		(pin MIMCWRITEDATA96 MIMCWRITEDATA96 output)
		(pin MIMCWRITEDATA95 MIMCWRITEDATA95 output)
		(pin MIMCWRITEDATA94 MIMCWRITEDATA94 output)
		(pin MIMCWRITEDATA93 MIMCWRITEDATA93 output)
		(pin MIMCWRITEDATA92 MIMCWRITEDATA92 output)
		(pin MIMCWRITEDATA91 MIMCWRITEDATA91 output)
		(pin MIMCWRITEDATA90 MIMCWRITEDATA90 output)
		(pin MIMCWRITEDATA89 MIMCWRITEDATA89 output)
		(pin MIMCWRITEDATA88 MIMCWRITEDATA88 output)
		(pin MIMCWRITEDATA87 MIMCWRITEDATA87 output)
		(pin MIMCWRITEDATA86 MIMCWRITEDATA86 output)
		(pin MIMCWRITEDATA85 MIMCWRITEDATA85 output)
		(pin MIMCWRITEDATA84 MIMCWRITEDATA84 output)
		(pin MIMCWRITEDATA83 MIMCWRITEDATA83 output)
		(pin MIMCWRITEDATA82 MIMCWRITEDATA82 output)
		(pin MIMCWRITEDATA81 MIMCWRITEDATA81 output)
		(pin MIMCWRITEDATA80 MIMCWRITEDATA80 output)
		(pin MIMCWRITEDATA79 MIMCWRITEDATA79 output)
		(pin MIMCWRITEDATA78 MIMCWRITEDATA78 output)
		(pin MIMCWRITEDATA77 MIMCWRITEDATA77 output)
		(pin MIMCWRITEDATA76 MIMCWRITEDATA76 output)
		(pin MIMCWRITEDATA75 MIMCWRITEDATA75 output)
		(pin MIMCWRITEDATA74 MIMCWRITEDATA74 output)
		(pin MIMCWRITEDATA73 MIMCWRITEDATA73 output)
		(pin MIMCWRITEDATA72 MIMCWRITEDATA72 output)
		(pin MIMCWRITEDATA71 MIMCWRITEDATA71 output)
		(pin MIMCWRITEDATA70 MIMCWRITEDATA70 output)
		(pin MIMCWRITEDATA69 MIMCWRITEDATA69 output)
		(pin MIMCWRITEDATA68 MIMCWRITEDATA68 output)
		(pin MIMCWRITEDATA67 MIMCWRITEDATA67 output)
		(pin MIMCWRITEDATA66 MIMCWRITEDATA66 output)
		(pin MIMCWRITEDATA65 MIMCWRITEDATA65 output)
		(pin MIMCWRITEDATA64 MIMCWRITEDATA64 output)
		(pin MIMCWRITEDATA63 MIMCWRITEDATA63 output)
		(pin MIMCWRITEDATA62 MIMCWRITEDATA62 output)
		(pin MIMCWRITEDATA61 MIMCWRITEDATA61 output)
		(pin MIMCWRITEDATA60 MIMCWRITEDATA60 output)
		(pin MIMCWRITEDATA59 MIMCWRITEDATA59 output)
		(pin MIMCWRITEDATA58 MIMCWRITEDATA58 output)
		(pin MIMCWRITEDATA57 MIMCWRITEDATA57 output)
		(pin MIMCWRITEDATA56 MIMCWRITEDATA56 output)
		(pin MIMCWRITEDATA55 MIMCWRITEDATA55 output)
		(pin MIMCWRITEDATA54 MIMCWRITEDATA54 output)
		(pin MIMCWRITEDATA53 MIMCWRITEDATA53 output)
		(pin MIMCWRITEDATA52 MIMCWRITEDATA52 output)
		(pin MIMCWRITEDATA51 MIMCWRITEDATA51 output)
		(pin MIMCWRITEDATA50 MIMCWRITEDATA50 output)
		(pin MIMCWRITEDATA49 MIMCWRITEDATA49 output)
		(pin MIMCWRITEDATA48 MIMCWRITEDATA48 output)
		(pin MIMCWRITEDATA47 MIMCWRITEDATA47 output)
		(pin MIMCWRITEDATA46 MIMCWRITEDATA46 output)
		(pin MIMCWRITEDATA45 MIMCWRITEDATA45 output)
		(pin MIMCWRITEDATA44 MIMCWRITEDATA44 output)
		(pin MIMCWRITEDATA43 MIMCWRITEDATA43 output)
		(pin MIMCWRITEDATA42 MIMCWRITEDATA42 output)
		(pin MIMCWRITEDATA41 MIMCWRITEDATA41 output)
		(pin MIMCWRITEDATA40 MIMCWRITEDATA40 output)
		(pin MIMCWRITEDATA39 MIMCWRITEDATA39 output)
		(pin MIMCWRITEDATA38 MIMCWRITEDATA38 output)
		(pin MIMCWRITEDATA37 MIMCWRITEDATA37 output)
		(pin MIMCWRITEDATA36 MIMCWRITEDATA36 output)
		(pin MIMCWRITEDATA35 MIMCWRITEDATA35 output)
		(pin MIMCWRITEDATA34 MIMCWRITEDATA34 output)
		(pin MIMCWRITEDATA33 MIMCWRITEDATA33 output)
		(pin MIMCWRITEDATA32 MIMCWRITEDATA32 output)
		(pin MIMCWRITEDATA31 MIMCWRITEDATA31 output)
		(pin MIMCWRITEDATA30 MIMCWRITEDATA30 output)
		(pin MIMCWRITEDATA29 MIMCWRITEDATA29 output)
		(pin MIMCWRITEDATA28 MIMCWRITEDATA28 output)
		(pin MIMCWRITEDATA27 MIMCWRITEDATA27 output)
		(pin MIMCWRITEDATA26 MIMCWRITEDATA26 output)
		(pin MIMCWRITEDATA25 MIMCWRITEDATA25 output)
		(pin MIMCWRITEDATA24 MIMCWRITEDATA24 output)
		(pin MIMCWRITEDATA23 MIMCWRITEDATA23 output)
		(pin MIMCWRITEDATA22 MIMCWRITEDATA22 output)
		(pin MIMCWRITEDATA21 MIMCWRITEDATA21 output)
		(pin MIMCWRITEDATA20 MIMCWRITEDATA20 output)
		(pin MIMCWRITEDATA19 MIMCWRITEDATA19 output)
		(pin MIMCWRITEDATA18 MIMCWRITEDATA18 output)
		(pin MIMCWRITEDATA17 MIMCWRITEDATA17 output)
		(pin MIMCWRITEDATA16 MIMCWRITEDATA16 output)
		(pin MIMCWRITEDATA15 MIMCWRITEDATA15 output)
		(pin MIMCWRITEDATA14 MIMCWRITEDATA14 output)
		(pin MIMCWRITEDATA13 MIMCWRITEDATA13 output)
		(pin MIMCWRITEDATA12 MIMCWRITEDATA12 output)
		(pin MIMCWRITEDATA11 MIMCWRITEDATA11 output)
		(pin MIMCWRITEDATA10 MIMCWRITEDATA10 output)
		(pin MIMCWRITEDATA9 MIMCWRITEDATA9 output)
		(pin MIMCWRITEDATA8 MIMCWRITEDATA8 output)
		(pin MIMCWRITEDATA7 MIMCWRITEDATA7 output)
		(pin MIMCWRITEDATA6 MIMCWRITEDATA6 output)
		(pin MIMCWRITEDATA5 MIMCWRITEDATA5 output)
		(pin MIMCWRITEDATA4 MIMCWRITEDATA4 output)
		(pin MIMCWRITEDATA3 MIMCWRITEDATA3 output)
		(pin MIMCWRITEDATA2 MIMCWRITEDATA2 output)
		(pin MIMCWRITEDATA1 MIMCWRITEDATA1 output)
		(pin MIMCWRITEDATA0 MIMCWRITEDATA0 output)
		(pin MIMCROWCONFLICT MIMCROWCONFLICT output)
		(pin MIMCREADNOTWRITE MIMCREADNOTWRITE output)
		(pin MIMCBYTEENABLE15 MIMCBYTEENABLE15 output)
		(pin MIMCBYTEENABLE14 MIMCBYTEENABLE14 output)
		(pin MIMCBYTEENABLE13 MIMCBYTEENABLE13 output)
		(pin MIMCBYTEENABLE12 MIMCBYTEENABLE12 output)
		(pin MIMCBYTEENABLE11 MIMCBYTEENABLE11 output)
		(pin MIMCBYTEENABLE10 MIMCBYTEENABLE10 output)
		(pin MIMCBYTEENABLE9 MIMCBYTEENABLE9 output)
		(pin MIMCBYTEENABLE8 MIMCBYTEENABLE8 output)
		(pin MIMCBYTEENABLE7 MIMCBYTEENABLE7 output)
		(pin MIMCBYTEENABLE6 MIMCBYTEENABLE6 output)
		(pin MIMCBYTEENABLE5 MIMCBYTEENABLE5 output)
		(pin MIMCBYTEENABLE4 MIMCBYTEENABLE4 output)
		(pin MIMCBYTEENABLE3 MIMCBYTEENABLE3 output)
		(pin MIMCBYTEENABLE2 MIMCBYTEENABLE2 output)
		(pin MIMCBYTEENABLE1 MIMCBYTEENABLE1 output)
		(pin MIMCBYTEENABLE0 MIMCBYTEENABLE0 output)
		(pin MIMCBANKCONFLICT MIMCBANKCONFLICT output)
		(pin MIMCADDRESSVALID MIMCADDRESSVALID output)
		(pin MIMCADDRESS35 MIMCADDRESS35 output)
		(pin MIMCADDRESS34 MIMCADDRESS34 output)
		(pin MIMCADDRESS33 MIMCADDRESS33 output)
		(pin MIMCADDRESS32 MIMCADDRESS32 output)
		(pin MIMCADDRESS31 MIMCADDRESS31 output)
		(pin MIMCADDRESS30 MIMCADDRESS30 output)
		(pin MIMCADDRESS29 MIMCADDRESS29 output)
		(pin MIMCADDRESS28 MIMCADDRESS28 output)
		(pin MIMCADDRESS27 MIMCADDRESS27 output)
		(pin MIMCADDRESS26 MIMCADDRESS26 output)
		(pin MIMCADDRESS25 MIMCADDRESS25 output)
		(pin MIMCADDRESS24 MIMCADDRESS24 output)
		(pin MIMCADDRESS23 MIMCADDRESS23 output)
		(pin MIMCADDRESS22 MIMCADDRESS22 output)
		(pin MIMCADDRESS21 MIMCADDRESS21 output)
		(pin MIMCADDRESS20 MIMCADDRESS20 output)
		(pin MIMCADDRESS19 MIMCADDRESS19 output)
		(pin MIMCADDRESS18 MIMCADDRESS18 output)
		(pin MIMCADDRESS17 MIMCADDRESS17 output)
		(pin MIMCADDRESS16 MIMCADDRESS16 output)
		(pin MIMCADDRESS15 MIMCADDRESS15 output)
		(pin MIMCADDRESS14 MIMCADDRESS14 output)
		(pin MIMCADDRESS13 MIMCADDRESS13 output)
		(pin MIMCADDRESS12 MIMCADDRESS12 output)
		(pin MIMCADDRESS11 MIMCADDRESS11 output)
		(pin MIMCADDRESS10 MIMCADDRESS10 output)
		(pin MIMCADDRESS9 MIMCADDRESS9 output)
		(pin MIMCADDRESS8 MIMCADDRESS8 output)
		(pin MIMCADDRESS7 MIMCADDRESS7 output)
		(pin MIMCADDRESS6 MIMCADDRESS6 output)
		(pin MIMCADDRESS5 MIMCADDRESS5 output)
		(pin MIMCADDRESS4 MIMCADDRESS4 output)
		(pin MIMCADDRESS3 MIMCADDRESS3 output)
		(pin MIMCADDRESS2 MIMCADDRESS2 output)
		(pin MIMCADDRESS1 MIMCADDRESS1 output)
		(pin MIMCADDRESS0 MIMCADDRESS0 output)
		(pin C440RSTSYSTEMRESETREQ C440RSTSYSTEMRESETREQ output)
		(pin C440RSTCORERESETREQ C440RSTCORERESETREQ output)
		(pin C440RSTCHIPRESETREQ C440RSTCHIPRESETREQ output)
		(pin C440MBISTFAIL C440MBISTFAIL output)
		(pin C440MBISTDONE C440MBISTDONE output)
		(pin C440JTGTDOEN C440JTGTDOEN output)
		(pin C440JTGTDO C440JTGTDO output)
		(pin C440BISTREALTIMEFAIL C440BISTREALTIMEFAIL output)
		(pin C440BISTLRACCFAIL C440BISTLRACCFAIL output)
		(pin C440BISTLRACCDONE C440BISTLRACCDONE output)
		(pin C440BISTIRACCFAIL C440BISTIRACCFAIL output)
		(pin C440BISTIRACCDONE C440BISTIRACCDONE output)
		(pin C440BISTFAILSRAM C440BISTFAILSRAM output)
		(pin C440BISTFAILMMU C440BISTFAILMMU output)
		(pin C440BISTFAILICATOP C440BISTFAILICATOP output)
		(pin C440BISTFAILICABOT C440BISTFAILICABOT output)
		(pin C440BISTFAILDCATOP C440BISTFAILDCATOP output)
		(pin C440BISTFAILDCABOT C440BISTFAILDCABOT output)
		(pin C440BISTDONE C440BISTDONE output)
		(pin TIEPPCOPENLATCHN TIEPPCOPENLATCHN input)
		(element DCRPPCDSABUS6 1
			(pin DCRPPCDSABUS6 output)
			(conn DCRPPCDSABUS6 DCRPPCDSABUS6 ==> PPC440 DCRPPCDSABUS6)
		)
		(element APUFCMINSTRUCTION2 1
			(pin APUFCMINSTRUCTION2 input)
			(conn APUFCMINSTRUCTION2 APUFCMINSTRUCTION2 <== PPC440 APUFCMINSTRUCTION2)
		)
		(element PPCS1PLBRDDBUS65 1
			(pin PPCS1PLBRDDBUS65 input)
			(conn PPCS1PLBRDDBUS65 PPCS1PLBRDDBUS65 <== PPC440 PPCS1PLBRDDBUS65)
		)
		(element BISTC440LEAKAGETESTN 1
			(pin BISTC440LEAKAGETESTN output)
			(conn BISTC440LEAKAGETESTN BISTC440LEAKAGETESTN ==> PPC440 BISTC440LEAKAGETESTN)
		)
		(element PLBPPCS0PAVALID 1
			(pin PLBPPCS0PAVALID output)
			(conn PLBPPCS0PAVALID PLBPPCS0PAVALID ==> PPC440 PLBPPCS0PAVALID)
		)
		(element PPCS1PLBRDDBUS92 1
			(pin PPCS1PLBRDDBUS92 input)
			(conn PPCS1PLBRDDBUS92 PPCS1PLBRDDBUS92 <== PPC440 PPCS1PLBRDDBUS92)
		)
		(element PPCDMDCRDBUSOUT22 1
			(pin PPCDMDCRDBUSOUT22 input)
			(conn PPCDMDCRDBUSOUT22 PPCDMDCRDBUSOUT22 <== PPC440 PPCDMDCRDBUSOUT22)
		)
		(element PPCS1PLBRDDBUS126 1
			(pin PPCS1PLBRDDBUS126 input)
			(conn PPCS1PLBRDDBUS126 PPCS1PLBRDDBUS126 <== PPC440 PPCS1PLBRDDBUS126)
		)
		(element PLBPPCS1WRDBUS96 1
			(pin PLBPPCS1WRDBUS96 output)
			(conn PLBPPCS1WRDBUS96 PLBPPCS1WRDBUS96 ==> PPC440 PLBPPCS1WRDBUS96)
		)
		(element PPCMPLBWRDBUS57 1
			(pin PPCMPLBWRDBUS57 input)
			(conn PPCMPLBWRDBUS57 PPCMPLBWRDBUS57 <== PPC440 PPCMPLBWRDBUS57)
		)
		(element PLBPPCS1WRDBUS89 1
			(pin PLBPPCS1WRDBUS89 output)
			(conn PLBPPCS1WRDBUS89 PLBPPCS1WRDBUS89 ==> PPC440 PLBPPCS1WRDBUS89)
		)
		(element MIMCWRITEDATA98 1
			(pin MIMCWRITEDATA98 input)
			(conn MIMCWRITEDATA98 MIMCWRITEDATA98 <== PPC440 MIMCWRITEDATA98)
		)
		(element MIMCBYTEENABLE15 1
			(pin MIMCBYTEENABLE15 input)
			(conn MIMCBYTEENABLE15 MIMCBYTEENABLE15 <== PPC440 MIMCBYTEENABLE15)
		)
		(element PPCDIAGPORTB103 1
			(pin PPCDIAGPORTB103 input)
			(conn PPCDIAGPORTB103 PPCDIAGPORTB103 <== PPC440 PPCDIAGPORTB103)
		)
		(element PLBPPCMRDDBUS52 1
			(pin PLBPPCMRDDBUS52 output)
			(conn PLBPPCMRDDBUS52 PLBPPCMRDDBUS52 ==> PPC440 PLBPPCMRDDBUS52)
		)
		(element FCMAPUSTOREDATA56 1
			(pin FCMAPUSTOREDATA56 output)
			(conn FCMAPUSTOREDATA56 FCMAPUSTOREDATA56 ==> PPC440 FCMAPUSTOREDATA56)
		)
		(element APUFCMRADATA15 1
			(pin APUFCMRADATA15 input)
			(conn APUFCMRADATA15 APUFCMRADATA15 <== PPC440 APUFCMRADATA15)
		)
		(element PLBPPCS0ABUS0 1
			(pin PLBPPCS0ABUS0 output)
			(conn PLBPPCS0ABUS0 PLBPPCS0ABUS0 ==> PPC440 PLBPPCS0ABUS0)
		)
		(element PLBPPCS1ABUS20 1
			(pin PLBPPCS1ABUS20 output)
			(conn PLBPPCS1ABUS20 PLBPPCS1ABUS20 ==> PPC440 PLBPPCS1ABUS20)
		)
		(element PPCDIAGPORTB67 1
			(pin PPCDIAGPORTB67 input)
			(conn PPCDIAGPORTB67 PPCDIAGPORTB67 <== PPC440 PPCDIAGPORTB67)
		)
		(element APUFCMRBDATA19 1
			(pin APUFCMRBDATA19 input)
			(conn APUFCMRBDATA19 APUFCMRBDATA19 <== PPC440 APUFCMRBDATA19)
		)
		(element PPCS1PLBRDDBUS3 1
			(pin PPCS1PLBRDDBUS3 input)
			(conn PPCS1PLBRDDBUS3 PPCS1PLBRDDBUS3 <== PPC440 PPCS1PLBRDDBUS3)
		)
		(element PLBPPCMRDDBUS123 1
			(pin PLBPPCMRDDBUS123 output)
			(conn PLBPPCMRDDBUS123 PLBPPCMRDDBUS123 ==> PPC440 PLBPPCMRDDBUS123)
		)
		(element FCMAPUSTOREDATA8 1
			(pin FCMAPUSTOREDATA8 output)
			(conn FCMAPUSTOREDATA8 FCMAPUSTOREDATA8 ==> PPC440 FCMAPUSTOREDATA8)
		)
		(element LLDMA2RXD7 1
			(pin LLDMA2RXD7 output)
			(conn LLDMA2RXD7 LLDMA2RXD7 ==> PPC440 LLDMA2RXD7)
		)
		(element DMA2TXIRQ 1
			(pin DMA2TXIRQ input)
			(conn DMA2TXIRQ DMA2TXIRQ <== PPC440 DMA2TXIRQ)
		)
		(element FCMAPUSTOREDATA4 1
			(pin FCMAPUSTOREDATA4 output)
			(conn FCMAPUSTOREDATA4 FCMAPUSTOREDATA4 ==> PPC440 FCMAPUSTOREDATA4)
		)
		(element LLDMA1RXD9 1
			(pin LLDMA1RXD9 output)
			(conn LLDMA1RXD9 LLDMA1RXD9 ==> PPC440 LLDMA1RXD9)
		)
		(element PPCMPLBBE9 1
			(pin PPCMPLBBE9 input)
			(conn PPCMPLBBE9 PPCMPLBBE9 <== PPC440 PPCMPLBBE9)
		)
		(element PLBPPCS0SIZE1 1
			(pin PLBPPCS0SIZE1 output)
			(conn PLBPPCS0SIZE1 PLBPPCS0SIZE1 ==> PPC440 PLBPPCS0SIZE1)
		)
		(element PLBPPCS0WRDBUS115 1
			(pin PLBPPCS0WRDBUS115 output)
			(conn PLBPPCS0WRDBUS115 PLBPPCS0WRDBUS115 ==> PPC440 PLBPPCS0WRDBUS115)
		)
		(element TIEC440DCURDLDCACHEPLBPRIO1 1
			(pin TIEC440DCURDLDCACHEPLBPRIO1 output)
			(conn TIEC440DCURDLDCACHEPLBPRIO1 TIEC440DCURDLDCACHEPLBPRIO1 ==> PPC440 TIEC440DCURDLDCACHEPLBPRIO1)
		)
		(element PLBPPCS0WRDBUS35 1
			(pin PLBPPCS0WRDBUS35 output)
			(conn PLBPPCS0WRDBUS35 PLBPPCS0WRDBUS35 ==> PPC440 PLBPPCS0WRDBUS35)
		)
		(element PPCMPLBABUS14 1
			(pin PPCMPLBABUS14 input)
			(conn PPCMPLBABUS14 PPCMPLBABUS14 <== PPC440 PPCMPLBABUS14)
		)
		(element PPCMPLBTATTRIBUTE3 1
			(pin PPCMPLBTATTRIBUTE3 input)
			(conn PPCMPLBTATTRIBUTE3 PPCMPLBTATTRIBUTE3 <== PPC440 PPCMPLBTATTRIBUTE3)
		)
		(element PPCS0PLBRDDBUS31 1
			(pin PPCS0PLBRDDBUS31 input)
			(conn PPCS0PLBRDDBUS31 PPCS0PLBRDDBUS31 <== PPC440 PPCS0PLBRDDBUS31)
		)
		(element PLBPPCMSSIZE1 1
			(pin PLBPPCMSSIZE1 output)
			(conn PLBPPCMSSIZE1 PLBPPCMSSIZE1 ==> PPC440 PLBPPCMSSIZE1)
		)
		(element PPCDMDCRDBUSOUT17 1
			(pin PPCDMDCRDBUSOUT17 input)
			(conn PPCDMDCRDBUSOUT17 PPCDMDCRDBUSOUT17 <== PPC440 PPCDMDCRDBUSOUT17)
		)
		(element PPCMPLBRDBURST 1
			(pin PPCMPLBRDBURST input)
			(conn PPCMPLBRDBURST PPCMPLBRDBURST <== PPC440 PPCMPLBRDBURST)
		)
		(element DMA3LLRXDSTRDYN 1
			(pin DMA3LLRXDSTRDYN input)
			(conn DMA3LLRXDSTRDYN DMA3LLRXDSTRDYN <== PPC440 DMA3LLRXDSTRDYN)
		)
		(element TSTPPCSCANIN10 1
			(pin TSTPPCSCANIN10 output)
			(conn TSTPPCSCANIN10 TSTPPCSCANIN10 ==> PPC440 TSTPPCSCANIN10)
		)
		(element DCRPPCDSDBUSOUT13 1
			(pin DCRPPCDSDBUSOUT13 output)
			(conn DCRPPCDSDBUSOUT13 DCRPPCDSDBUSOUT13 ==> PPC440 DCRPPCDSDBUSOUT13)
		)
		(element PLBPPCS0ABUS7 1
			(pin PLBPPCS0ABUS7 output)
			(conn PLBPPCS0ABUS7 PLBPPCS0ABUS7 ==> PPC440 PLBPPCS0ABUS7)
		)
		(element PPCDIAGPORTC12 1
			(pin PPCDIAGPORTC12 input)
			(conn PPCDIAGPORTC12 PPCDIAGPORTC12 <== PPC440 PPCDIAGPORTC12)
		)
		(element PPCMPLBABUS1 1
			(pin PPCMPLBABUS1 input)
			(conn PPCMPLBABUS1 PPCMPLBABUS1 <== PPC440 PPCMPLBABUS1)
		)
		(element DMA2LLTXD6 1
			(pin DMA2LLTXD6 input)
			(conn DMA2LLTXD6 DMA2LLTXD6 <== PPC440 DMA2LLTXD6)
		)
		(element PPCDIAGPORTA40 1
			(pin PPCDIAGPORTA40 input)
			(conn PPCDIAGPORTA40 PPCDIAGPORTA40 <== PPC440 PPCDIAGPORTA40)
		)
		(element TIEC440PVR29 1
			(pin TIEC440PVR29 output)
			(conn TIEC440PVR29 TIEC440PVR29 ==> PPC440 TIEC440PVR29)
		)
		(element PLBPPCS0WRDBUS17 1
			(pin PLBPPCS0WRDBUS17 output)
			(conn PLBPPCS0WRDBUS17 PLBPPCS0WRDBUS17 ==> PPC440 PLBPPCS0WRDBUS17)
		)
		(element PPCDSDCRDBUSIN13 1
			(pin PPCDSDCRDBUSIN13 input)
			(conn PPCDSDCRDBUSIN13 PPCDSDCRDBUSIN13 <== PPC440 PPCDSDCRDBUSIN13)
		)
		(element APUFCMLOADDATA31 1
			(pin APUFCMLOADDATA31 input)
			(conn APUFCMLOADDATA31 APUFCMLOADDATA31 <== PPC440 APUFCMLOADDATA31)
		)
		(element PPCS0PLBRDDBUS113 1
			(pin PPCS0PLBRDDBUS113 input)
			(conn PPCS0PLBRDDBUS113 PPCS0PLBRDDBUS113 <== PPC440 PPCS0PLBRDDBUS113)
		)
		(element PPCDIAGPORTB22 1
			(pin PPCDIAGPORTB22 input)
			(conn PPCDIAGPORTB22 PPCDIAGPORTB22 <== PPC440 PPCDIAGPORTB22)
		)
		(element PLBPPCS0WRPENDPRI1 1
			(pin PLBPPCS0WRPENDPRI1 output)
			(conn PLBPPCS0WRPENDPRI1 PLBPPCS0WRPENDPRI1 ==> PPC440 PLBPPCS0WRPENDPRI1)
		)
		(element PLBPPCS0TATTRIBUTE13 1
			(pin PLBPPCS0TATTRIBUTE13 output)
			(conn PLBPPCS0TATTRIBUTE13 PLBPPCS0TATTRIBUTE13 ==> PPC440 PLBPPCS0TATTRIBUTE13)
		)
		(element APUFCMLOADDATA34 1
			(pin APUFCMLOADDATA34 input)
			(conn APUFCMLOADDATA34 APUFCMLOADDATA34 <== PPC440 APUFCMLOADDATA34)
		)
		(element FCMAPUCR0 1
			(pin FCMAPUCR0 output)
			(conn FCMAPUCR0 FCMAPUCR0 ==> PPC440 FCMAPUCR0)
		)
		(element MIMCWRITEDATA70 1
			(pin MIMCWRITEDATA70 input)
			(conn MIMCWRITEDATA70 MIMCWRITEDATA70 <== PPC440 MIMCWRITEDATA70)
		)
		(element PLBPPCMRDDBUS102 1
			(pin PLBPPCMRDDBUS102 output)
			(conn PLBPPCMRDDBUS102 PLBPPCMRDDBUS102 ==> PPC440 PLBPPCMRDDBUS102)
		)
		(element PPCDMDCRDBUSOUT3 1
			(pin PPCDMDCRDBUSOUT3 input)
			(conn PPCDMDCRDBUSOUT3 PPCDMDCRDBUSOUT3 <== PPC440 PPCDMDCRDBUSOUT3)
		)
		(element MIMCWRITEDATA111 1
			(pin MIMCWRITEDATA111 input)
			(conn MIMCWRITEDATA111 MIMCWRITEDATA111 <== PPC440 MIMCWRITEDATA111)
		)
		(element MIMCWRITEDATA118 1
			(pin MIMCWRITEDATA118 input)
			(conn MIMCWRITEDATA118 MIMCWRITEDATA118 <== PPC440 MIMCWRITEDATA118)
		)
		(element DBGC440SYSTEMSTATUS2 1
			(pin DBGC440SYSTEMSTATUS2 output)
			(conn DBGC440SYSTEMSTATUS2 DBGC440SYSTEMSTATUS2 ==> PPC440 DBGC440SYSTEMSTATUS2)
		)
		(element PLBPPCS0WRDBUS5 1
			(pin PLBPPCS0WRDBUS5 output)
			(conn PLBPPCS0WRDBUS5 PLBPPCS0WRDBUS5 ==> PPC440 PLBPPCS0WRDBUS5)
		)
		(element PPCDIAGPORTB45 1
			(pin PPCDIAGPORTB45 input)
			(conn PPCDIAGPORTB45 PPCDIAGPORTB45 <== PPC440 PPCDIAGPORTB45)
		)
		(element APUFCMDECNONAUTON 1
			(pin APUFCMDECNONAUTON input)
			(conn APUFCMDECNONAUTON APUFCMDECNONAUTON <== PPC440 APUFCMDECNONAUTON)
		)
		(element PPCMPLBWRDBUS64 1
			(pin PPCMPLBWRDBUS64 input)
			(conn PPCMPLBWRDBUS64 PPCMPLBWRDBUS64 <== PPC440 PPCMPLBWRDBUS64)
		)
		(element PLBPPCS0WRDBUS89 1
			(pin PLBPPCS0WRDBUS89 output)
			(conn PLBPPCS0WRDBUS89 PLBPPCS0WRDBUS89 ==> PPC440 PLBPPCS0WRDBUS89)
		)
		(element LLDMA2RXD15 1
			(pin LLDMA2RXD15 output)
			(conn LLDMA2RXD15 LLDMA2RXD15 ==> PPC440 LLDMA2RXD15)
		)
		(element PPCS1PLBRDDBUS49 1
			(pin PPCS1PLBRDDBUS49 input)
			(conn PPCS1PLBRDDBUS49 PPCS1PLBRDDBUS49 <== PPC440 PPCS1PLBRDDBUS49)
		)
		(element PPCDIAGPORTB10 1
			(pin PPCDIAGPORTB10 input)
			(conn PPCDIAGPORTB10 PPCDIAGPORTB10 <== PPC440 PPCDIAGPORTB10)
		)
		(element TIEDCRBASEADDR1 1
			(pin TIEDCRBASEADDR1 output)
			(conn TIEDCRBASEADDR1 TIEDCRBASEADDR1 ==> PPC440 TIEDCRBASEADDR1)
		)
		(element FCMAPURESULT31 1
			(pin FCMAPURESULT31 output)
			(conn FCMAPURESULT31 FCMAPURESULT31 ==> PPC440 FCMAPURESULT31)
		)
		(element PPCS0PLBRDDBUS70 1
			(pin PPCS0PLBRDDBUS70 input)
			(conn PPCS0PLBRDDBUS70 PPCS0PLBRDDBUS70 <== PPC440 PPCS0PLBRDDBUS70)
		)
		(element MCMIREADDATA43 1
			(pin MCMIREADDATA43 output)
			(conn MCMIREADDATA43 MCMIREADDATA43 ==> PPC440 MCMIREADDATA43)
		)
		(element PPCS0PLBRDDBUS108 1
			(pin PPCS0PLBRDDBUS108 input)
			(conn PPCS0PLBRDDBUS108 PPCS0PLBRDDBUS108 <== PPC440 PPCS0PLBRDDBUS108)
		)
		(element TIEC440DCURDNONCACHEPLBPRIO0 1
			(pin TIEC440DCURDNONCACHEPLBPRIO0 output)
			(conn TIEC440DCURDNONCACHEPLBPRIO0 TIEC440DCURDNONCACHEPLBPRIO0 ==> PPC440 TIEC440DCURDNONCACHEPLBPRIO0)
		)
		(element PLBPPCMRDDBUS25 1
			(pin PLBPPCMRDDBUS25 output)
			(conn PLBPPCMRDDBUS25 PLBPPCMRDDBUS25 ==> PPC440 PLBPPCMRDDBUS25)
		)
		(element PLBPPCS0ABUS12 1
			(pin PLBPPCS0ABUS12 output)
			(conn PLBPPCS0ABUS12 PLBPPCS0ABUS12 ==> PPC440 PLBPPCS0ABUS12)
		)
		(element PLBPPCS0UABUS30 1
			(pin PLBPPCS0UABUS30 output)
			(conn PLBPPCS0UABUS30 PLBPPCS0UABUS30 ==> PPC440 PLBPPCS0UABUS30)
		)
		(element PPCS0PLBRDDBUS67 1
			(pin PPCS0PLBRDDBUS67 input)
			(conn PPCS0PLBRDDBUS67 PPCS0PLBRDDBUS67 <== PPC440 PPCS0PLBRDDBUS67)
		)
		(element PPCS1PLBRDDBUS30 1
			(pin PPCS1PLBRDDBUS30 input)
			(conn PPCS1PLBRDDBUS30 PPCS1PLBRDDBUS30 <== PPC440 PPCS1PLBRDDBUS30)
		)
		(element PPCS1PLBRDDBUS25 1
			(pin PPCS1PLBRDDBUS25 input)
			(conn PPCS1PLBRDDBUS25 PPCS1PLBRDDBUS25 <== PPC440 PPCS1PLBRDDBUS25)
		)
		(element PLBPPCS0ABUS19 1
			(pin PLBPPCS0ABUS19 output)
			(conn PLBPPCS0ABUS19 PLBPPCS0ABUS19 ==> PPC440 PLBPPCS0ABUS19)
		)
		(element APUFCMRADATA18 1
			(pin APUFCMRADATA18 input)
			(conn APUFCMRADATA18 APUFCMRADATA18 <== PPC440 APUFCMRADATA18)
		)
		(element FCMAPUSTOREDATA117 1
			(pin FCMAPUSTOREDATA117 output)
			(conn FCMAPUSTOREDATA117 FCMAPUSTOREDATA117 ==> PPC440 FCMAPUSTOREDATA117)
		)
		(element LLDMA1RXD0 1
			(pin LLDMA1RXD0 output)
			(conn LLDMA1RXD0 LLDMA1RXD0 ==> PPC440 LLDMA1RXD0)
		)
		(element PPCS0PLBRDDBUS0 1
			(pin PPCS0PLBRDDBUS0 input)
			(conn PPCS0PLBRDDBUS0 PPCS0PLBRDDBUS0 <== PPC440 PPCS0PLBRDDBUS0)
		)
		(element TSTC440SCANENABLEN 1
			(pin TSTC440SCANENABLEN output)
			(conn TSTC440SCANENABLEN TSTC440SCANENABLEN ==> PPC440 TSTC440SCANENABLEN)
		)
		(element LLDMA2RXEOFN 1
			(pin LLDMA2RXEOFN output)
			(conn LLDMA2RXEOFN LLDMA2RXEOFN ==> PPC440 LLDMA2RXEOFN)
		)
		(element APUFCMINSTRUCTION21 1
			(pin APUFCMINSTRUCTION21 input)
			(conn APUFCMINSTRUCTION21 APUFCMINSTRUCTION21 <== PPC440 APUFCMINSTRUCTION21)
		)
		(element PPCDIAGPORTB88 1
			(pin PPCDIAGPORTB88 input)
			(conn PPCDIAGPORTB88 PPCDIAGPORTB88 <== PPC440 PPCDIAGPORTB88)
		)
		(element C440TRCTRACESTATUS6 1
			(pin C440TRCTRACESTATUS6 input)
			(conn C440TRCTRACESTATUS6 C440TRCTRACESTATUS6 <== PPC440 C440TRCTRACESTATUS6)
		)
		(element PLBPPCS1WRDBUS12 1
			(pin PLBPPCS1WRDBUS12 output)
			(conn PLBPPCS1WRDBUS12 PLBPPCS1WRDBUS12 ==> PPC440 PLBPPCS1WRDBUS12)
		)
		(element MIMCWRITEDATA8 1
			(pin MIMCWRITEDATA8 input)
			(conn MIMCWRITEDATA8 MIMCWRITEDATA8 <== PPC440 MIMCWRITEDATA8)
		)
		(element LLDMA2RXD12 1
			(pin LLDMA2RXD12 output)
			(conn LLDMA2RXD12 LLDMA2RXD12 ==> PPC440 LLDMA2RXD12)
		)
		(element APUFCMRADATA23 1
			(pin APUFCMRADATA23 input)
			(conn APUFCMRADATA23 APUFCMRADATA23 <== PPC440 APUFCMRADATA23)
		)
		(element PPCS1PLBRDDBUS56 1
			(pin PPCS1PLBRDDBUS56 input)
			(conn PPCS1PLBRDDBUS56 PPCS1PLBRDDBUS56 <== PPC440 PPCS1PLBRDDBUS56)
		)
		(element BISTC440BISTCLKENABLEN 1
			(pin BISTC440BISTCLKENABLEN output)
			(conn BISTC440BISTCLKENABLEN BISTC440BISTCLKENABLEN ==> PPC440 BISTC440BISTCLKENABLEN)
		)
		(element MCMIREADDATA126 1
			(pin MCMIREADDATA126 output)
			(conn MCMIREADDATA126 MCMIREADDATA126 ==> PPC440 MCMIREADDATA126)
		)
		(element PLBPPCMRDDBUS84 1
			(pin PLBPPCMRDDBUS84 output)
			(conn PLBPPCMRDDBUS84 PLBPPCMRDDBUS84 ==> PPC440 PLBPPCMRDDBUS84)
		)
		(element PPCDIAGPORTB87 1
			(pin PPCDIAGPORTB87 input)
			(conn PPCDIAGPORTB87 PPCDIAGPORTB87 <== PPC440 PPCDIAGPORTB87)
		)
		(element DMA3LLTXD21 1
			(pin DMA3LLTXD21 input)
			(conn DMA3LLTXD21 DMA3LLTXD21 <== PPC440 DMA3LLTXD21)
		)
		(element C440BISTFAILSRAM 1
			(pin C440BISTFAILSRAM input)
			(conn C440BISTFAILSRAM C440BISTFAILSRAM <== PPC440 C440BISTFAILSRAM)
		)
		(element APUFCMLOADDATA26 1
			(pin APUFCMLOADDATA26 input)
			(conn APUFCMLOADDATA26 APUFCMLOADDATA26 <== PPC440 APUFCMLOADDATA26)
		)
		(element LLDMA3RXD14 1
			(pin LLDMA3RXD14 output)
			(conn LLDMA3RXD14 LLDMA3RXD14 ==> PPC440 LLDMA3RXD14)
		)
		(element FCMAPUSTOREDATA65 1
			(pin FCMAPUSTOREDATA65 output)
			(conn FCMAPUSTOREDATA65 FCMAPUSTOREDATA65 ==> PPC440 FCMAPUSTOREDATA65)
		)
		(element PPCS1PLBMIRQ0 1
			(pin PPCS1PLBMIRQ0 input)
			(conn PPCS1PLBMIRQ0 PPCS1PLBMIRQ0 <== PPC440 PPCS1PLBMIRQ0)
		)
		(element FCMAPURESULT16 1
			(pin FCMAPURESULT16 output)
			(conn FCMAPURESULT16 FCMAPURESULT16 ==> PPC440 FCMAPURESULT16)
		)
		(element PPCS0PLBRDDBUS112 1
			(pin PPCS0PLBRDDBUS112 input)
			(conn PPCS0PLBRDDBUS112 PPCS0PLBRDDBUS112 <== PPC440 PPCS0PLBRDDBUS112)
		)
		(element MIMCWRITEDATA14 1
			(pin MIMCWRITEDATA14 input)
			(conn MIMCWRITEDATA14 MIMCWRITEDATA14 <== PPC440 MIMCWRITEDATA14)
		)
		(element PPCS0PLBRDDBUS77 1
			(pin PPCS0PLBRDDBUS77 input)
			(conn PPCS0PLBRDDBUS77 PPCS0PLBRDDBUS77 <== PPC440 PPCS0PLBRDDBUS77)
		)
		(element PPCDIAGPORTB72 1
			(pin PPCDIAGPORTB72 input)
			(conn PPCDIAGPORTB72 PPCDIAGPORTB72 <== PPC440 PPCDIAGPORTB72)
		)
		(element DMA1LLTXD8 1
			(pin DMA1LLTXD8 input)
			(conn DMA1LLTXD8 DMA1LLTXD8 <== PPC440 DMA1LLTXD8)
		)
		(element DMA3LLTXREM1 1
			(pin DMA3LLTXREM1 input)
			(conn DMA3LLTXREM1 DMA3LLTXREM1 <== PPC440 DMA3LLTXREM1)
		)
		(element PPCDMDCRABUS3 1
			(pin PPCDMDCRABUS3 input)
			(conn PPCDMDCRABUS3 PPCDMDCRABUS3 <== PPC440 PPCDMDCRABUS3)
		)
		(element PPCDIAGPORTB126 1
			(pin PPCDIAGPORTB126 input)
			(conn PPCDIAGPORTB126 PPCDIAGPORTB126 <== PPC440 PPCDIAGPORTB126)
		)
		(element APUFCMNEXTINSTRREADY 1
			(pin APUFCMNEXTINSTRREADY input)
			(conn APUFCMNEXTINSTRREADY APUFCMNEXTINSTRREADY <== PPC440 APUFCMNEXTINSTRREADY)
		)
		(element PLBPPCS0WRDBUS22 1
			(pin PLBPPCS0WRDBUS22 output)
			(conn PLBPPCS0WRDBUS22 PLBPPCS0WRDBUS22 ==> PPC440 PLBPPCS0WRDBUS22)
		)
		(element PLBPPCMREQPRI1 1
			(pin PLBPPCMREQPRI1 output)
			(conn PLBPPCMREQPRI1 PLBPPCMREQPRI1 ==> PPC440 PLBPPCMREQPRI1)
		)
		(element PPCS0PLBRDDBUS21 1
			(pin PPCS0PLBRDDBUS21 input)
			(conn PPCS0PLBRDDBUS21 PPCS0PLBRDDBUS21 <== PPC440 PPCS0PLBRDDBUS21)
		)
		(element PPCS0PLBRDDBUS91 1
			(pin PPCS0PLBRDDBUS91 input)
			(conn PPCS0PLBRDDBUS91 PPCS0PLBRDDBUS91 <== PPC440 PPCS0PLBRDDBUS91)
		)
		(element DCRPPCDSDBUSOUT9 1
			(pin DCRPPCDSDBUSOUT9 output)
			(conn DCRPPCDSDBUSOUT9 DCRPPCDSDBUSOUT9 ==> PPC440 DCRPPCDSDBUSOUT9)
		)
		(element FCMAPURESULT19 1
			(pin FCMAPURESULT19 output)
			(conn FCMAPURESULT19 FCMAPURESULT19 ==> PPC440 FCMAPURESULT19)
		)
		(element PPCMPLBWRDBUS91 1
			(pin PPCMPLBWRDBUS91 input)
			(conn PPCMPLBWRDBUS91 PPCMPLBWRDBUS91 <== PPC440 PPCMPLBWRDBUS91)
		)
		(element FCMAPUSTOREDATA94 1
			(pin FCMAPUSTOREDATA94 output)
			(conn FCMAPUSTOREDATA94 FCMAPUSTOREDATA94 ==> PPC440 FCMAPUSTOREDATA94)
		)
		(element MCMIADDRREADYTOACCEPT 1
			(pin MCMIADDRREADYTOACCEPT output)
			(conn MCMIADDRREADYTOACCEPT MCMIADDRREADYTOACCEPT ==> PPC440 MCMIADDRREADYTOACCEPT)
		)
		(element PLBPPCS1ABUS27 1
			(pin PLBPPCS1ABUS27 output)
			(conn PLBPPCS1ABUS27 PLBPPCS1ABUS27 ==> PPC440 PLBPPCS1ABUS27)
		)
		(element APUFCMRBDATA7 1
			(pin APUFCMRBDATA7 input)
			(conn APUFCMRBDATA7 APUFCMRBDATA7 <== PPC440 APUFCMRBDATA7)
		)
		(element LLDMA0RXD9 1
			(pin LLDMA0RXD9 output)
			(conn LLDMA0RXD9 LLDMA0RXD9 ==> PPC440 LLDMA0RXD9)
		)
		(element TIEC440DCUWRFLUSHPLBPRIO0 1
			(pin TIEC440DCUWRFLUSHPLBPRIO0 output)
			(conn TIEC440DCUWRFLUSHPLBPRIO0 TIEC440DCUWRFLUSHPLBPRIO0 ==> PPC440 TIEC440DCUWRFLUSHPLBPRIO0)
		)
		(element PPCDIAGPORTA5 1
			(pin PPCDIAGPORTA5 input)
			(conn PPCDIAGPORTA5 PPCDIAGPORTA5 <== PPC440 PPCDIAGPORTA5)
		)
		(element PLBPPCMRDDBUS99 1
			(pin PLBPPCMRDDBUS99 output)
			(conn PLBPPCMRDDBUS99 PLBPPCMRDDBUS99 ==> PPC440 PLBPPCMRDDBUS99)
		)
		(element TIEC440PVRTEST4 1
			(pin TIEC440PVRTEST4 output)
			(conn TIEC440PVRTEST4 TIEC440PVRTEST4 ==> PPC440 TIEC440PVRTEST4)
		)
		(element MCMIREADDATA114 1
			(pin MCMIREADDATA114 output)
			(conn MCMIREADDATA114 MCMIREADDATA114 ==> PPC440 MCMIREADDATA114)
		)
		(element APUFCMLOADDATA108 1
			(pin APUFCMLOADDATA108 input)
			(conn APUFCMLOADDATA108 APUFCMLOADDATA108 <== PPC440 APUFCMLOADDATA108)
		)
		(element PPCMPLBWRDBUS29 1
			(pin PPCMPLBWRDBUS29 input)
			(conn PPCMPLBWRDBUS29 PPCMPLBWRDBUS29 <== PPC440 PPCMPLBWRDBUS29)
		)
		(element FCMAPURESULT3 1
			(pin FCMAPURESULT3 output)
			(conn FCMAPURESULT3 FCMAPURESULT3 ==> PPC440 FCMAPURESULT3)
		)
		(element MCMIREADDATA20 1
			(pin MCMIREADDATA20 output)
			(conn MCMIREADDATA20 MCMIREADDATA20 ==> PPC440 MCMIREADDATA20)
		)
		(element MCMIREADDATAVALID 1
			(pin MCMIREADDATAVALID output)
			(conn MCMIREADDATAVALID MCMIREADDATAVALID ==> PPC440 MCMIREADDATAVALID)
		)
		(element PPCS0PLBRDDBUS44 1
			(pin PPCS0PLBRDDBUS44 input)
			(conn PPCS0PLBRDDBUS44 PPCS0PLBRDDBUS44 <== PPC440 PPCS0PLBRDDBUS44)
		)
		(element LLDMA2RXD9 1
			(pin LLDMA2RXD9 output)
			(conn LLDMA2RXD9 LLDMA2RXD9 ==> PPC440 LLDMA2RXD9)
		)
		(element PPCDIAGPORTA36 1
			(pin PPCDIAGPORTA36 input)
			(conn PPCDIAGPORTA36 PPCDIAGPORTA36 <== PPC440 PPCDIAGPORTA36)
		)
		(element PLBPPCS0WRDBUS64 1
			(pin PLBPPCS0WRDBUS64 output)
			(conn PLBPPCS0WRDBUS64 PLBPPCS0WRDBUS64 ==> PPC440 PLBPPCS0WRDBUS64)
		)
		(element PPCS1PLBMBUSY2 1
			(pin PPCS1PLBMBUSY2 input)
			(conn PPCS1PLBMBUSY2 PPCS1PLBMBUSY2 <== PPC440 PPCS1PLBMBUSY2)
		)
		(element PPCMPLBBE0 1
			(pin PPCMPLBBE0 input)
			(conn PPCMPLBBE0 PPCMPLBBE0 <== PPC440 PPCMPLBBE0)
		)
		(element LLDMA3RXEOFN 1
			(pin LLDMA3RXEOFN output)
			(conn LLDMA3RXEOFN LLDMA3RXEOFN ==> PPC440 LLDMA3RXEOFN)
		)
		(element MIMCWRITEDATA123 1
			(pin MIMCWRITEDATA123 input)
			(conn MIMCWRITEDATA123 MIMCWRITEDATA123 <== PPC440 MIMCWRITEDATA123)
		)
		(element PPCDIAGPORTB131 1
			(pin PPCDIAGPORTB131 input)
			(conn PPCDIAGPORTB131 PPCDIAGPORTB131 <== PPC440 PPCDIAGPORTB131)
		)
		(element PLBPPCS0TATTRIBUTE5 1
			(pin PLBPPCS0TATTRIBUTE5 output)
			(conn PLBPPCS0TATTRIBUTE5 PLBPPCS0TATTRIBUTE5 ==> PPC440 PLBPPCS0TATTRIBUTE5)
		)
		(element FCMAPUSTOREDATA27 1
			(pin FCMAPUSTOREDATA27 output)
			(conn FCMAPUSTOREDATA27 FCMAPUSTOREDATA27 ==> PPC440 FCMAPUSTOREDATA27)
		)
		(element LLDMA1RXD30 1
			(pin LLDMA1RXD30 output)
			(conn LLDMA1RXD30 LLDMA1RXD30 ==> PPC440 LLDMA1RXD30)
		)
		(element PPCS0PLBMBUSY2 1
			(pin PPCS0PLBMBUSY2 input)
			(conn PPCS0PLBMBUSY2 PPCS0PLBMBUSY2 <== PPC440 PPCS0PLBMBUSY2)
		)
		(element TIEC440USERRESET3 1
			(pin TIEC440USERRESET3 output)
			(conn TIEC440USERRESET3 TIEC440USERRESET3 ==> PPC440 TIEC440USERRESET3)
		)
		(element PPCMPLBWRDBUS44 1
			(pin PPCMPLBWRDBUS44 input)
			(conn PPCMPLBWRDBUS44 PPCMPLBWRDBUS44 <== PPC440 PPCMPLBWRDBUS44)
		)
		(element DMA2LLTXREM0 1
			(pin DMA2LLTXREM0 input)
			(conn DMA2LLTXREM0 DMA2LLTXREM0 <== PPC440 DMA2LLTXREM0)
		)
		(element PLBPPCS0ABUS31 1
			(pin PLBPPCS0ABUS31 output)
			(conn PLBPPCS0ABUS31 PLBPPCS0ABUS31 ==> PPC440 PLBPPCS0ABUS31)
		)
		(element TIEC440USERRESET2 1
			(pin TIEC440USERRESET2 output)
			(conn TIEC440USERRESET2 TIEC440USERRESET2 ==> PPC440 TIEC440USERRESET2)
		)
		(element APUFCMLOADDATA6 1
			(pin APUFCMLOADDATA6 input)
			(conn APUFCMLOADDATA6 APUFCMLOADDATA6 <== PPC440 APUFCMLOADDATA6)
		)
		(element PPCMPLBWRDBUS104 1
			(pin PPCMPLBWRDBUS104 input)
			(conn PPCMPLBWRDBUS104 PPCMPLBWRDBUS104 <== PPC440 PPCMPLBWRDBUS104)
		)
		(element FCMAPURESULT25 1
			(pin FCMAPURESULT25 output)
			(conn FCMAPURESULT25 FCMAPURESULT25 ==> PPC440 FCMAPURESULT25)
		)
		(element PLBPPCMRDDBUS72 1
			(pin PLBPPCMRDDBUS72 output)
			(conn PLBPPCMRDDBUS72 PLBPPCMRDDBUS72 ==> PPC440 PLBPPCMRDDBUS72)
		)
		(element FCMAPUSTOREDATA20 1
			(pin FCMAPUSTOREDATA20 output)
			(conn FCMAPUSTOREDATA20 FCMAPUSTOREDATA20 ==> PPC440 FCMAPUSTOREDATA20)
		)
		(element MCMIREADDATA77 1
			(pin MCMIREADDATA77 output)
			(conn MCMIREADDATA77 MCMIREADDATA77 ==> PPC440 MCMIREADDATA77)
		)
		(element LLDMA3RXD4 1
			(pin LLDMA3RXD4 output)
			(conn LLDMA3RXD4 LLDMA3RXD4 ==> PPC440 LLDMA3RXD4)
		)
		(element PLBPPCMMWRERR 1
			(pin PLBPPCMMWRERR output)
			(conn PLBPPCMMWRERR PLBPPCMMWRERR ==> PPC440 PLBPPCMMWRERR)
		)
		(element PPCDIAGPORTB5 1
			(pin PPCDIAGPORTB5 input)
			(conn PPCDIAGPORTB5 PPCDIAGPORTB5 <== PPC440 PPCDIAGPORTB5)
		)
		(element PLBPPCS0WRDBUS105 1
			(pin PLBPPCS0WRDBUS105 output)
			(conn PLBPPCS0WRDBUS105 PLBPPCS0WRDBUS105 ==> PPC440 PLBPPCS0WRDBUS105)
		)
		(element DMA2LLTXEOPN 1
			(pin DMA2LLTXEOPN input)
			(conn DMA2LLTXEOPN DMA2LLTXEOPN <== PPC440 DMA2LLTXEOPN)
		)
		(element LLDMA0RXD22 1
			(pin LLDMA0RXD22 output)
			(conn LLDMA0RXD22 LLDMA0RXD22 ==> PPC440 LLDMA0RXD22)
		)
		(element TIEC440DCUWRSTOREPLBPRIO1 1
			(pin TIEC440DCUWRSTOREPLBPRIO1 output)
			(conn TIEC440DCUWRSTOREPLBPRIO1 TIEC440DCUWRSTOREPLBPRIO1 ==> PPC440 TIEC440DCUWRSTOREPLBPRIO1)
		)
		(element PPCDIAGPORTB95 1
			(pin PPCDIAGPORTB95 input)
			(conn PPCDIAGPORTB95 PPCDIAGPORTB95 <== PPC440 PPCDIAGPORTB95)
		)
		(element DMA0LLTXEOPN 1
			(pin DMA0LLTXEOPN input)
			(conn DMA0LLTXEOPN DMA0LLTXEOPN <== PPC440 DMA0LLTXEOPN)
		)
		(element PLBPPCS1WRDBUS77 1
			(pin PLBPPCS1WRDBUS77 output)
			(conn PLBPPCS1WRDBUS77 PLBPPCS1WRDBUS77 ==> PPC440 PLBPPCS1WRDBUS77)
		)
		(element MIMCWRITEDATA23 1
			(pin MIMCWRITEDATA23 input)
			(conn MIMCWRITEDATA23 MIMCWRITEDATA23 <== PPC440 MIMCWRITEDATA23)
		)
		(element PPCDM_ASYNCMODE 0
			(cfg FALSE TRUE)
		)
		(element LLDMA3RXD31 1
			(pin LLDMA3RXD31 output)
			(conn LLDMA3RXD31 LLDMA3RXD31 ==> PPC440 LLDMA3RXD31)
		)
		(element PPCDIAGPORTB127 1
			(pin PPCDIAGPORTB127 input)
			(conn PPCDIAGPORTB127 PPCDIAGPORTB127 <== PPC440 PPCDIAGPORTB127)
		)
		(element MCMIREADDATA25 1
			(pin MCMIREADDATA25 output)
			(conn MCMIREADDATA25 MCMIREADDATA25 ==> PPC440 MCMIREADDATA25)
		)
		(element FCMAPUSTOREDATA45 1
			(pin FCMAPUSTOREDATA45 output)
			(conn FCMAPUSTOREDATA45 FCMAPUSTOREDATA45 ==> PPC440 FCMAPUSTOREDATA45)
		)
		(element LLDMA0RXD10 1
			(pin LLDMA0RXD10 output)
			(conn LLDMA0RXD10 LLDMA0RXD10 ==> PPC440 LLDMA0RXD10)
		)
		(element PLBPPCMRDDBUS65 1
			(pin PLBPPCMRDDBUS65 output)
			(conn PLBPPCMRDDBUS65 PLBPPCMRDDBUS65 ==> PPC440 PLBPPCMRDDBUS65)
		)
		(element MIMCWRITEDATA51 1
			(pin MIMCWRITEDATA51 input)
			(conn MIMCWRITEDATA51 MIMCWRITEDATA51 <== PPC440 MIMCWRITEDATA51)
		)
		(element PPCTSTSCANOUT7 1
			(pin PPCTSTSCANOUT7 input)
			(conn PPCTSTSCANOUT7 PPCTSTSCANOUT7 <== PPC440 PPCTSTSCANOUT7)
		)
		(element PLBPPCS1WRDBUS76 1
			(pin PLBPPCS1WRDBUS76 output)
			(conn PLBPPCS1WRDBUS76 PLBPPCS1WRDBUS76 ==> PPC440 PLBPPCS1WRDBUS76)
		)
		(element PPCDIAGPORTB130 1
			(pin PPCDIAGPORTB130 input)
			(conn PPCDIAGPORTB130 PPCDIAGPORTB130 <== PPC440 PPCDIAGPORTB130)
		)
		(element MCMIREADDATA55 1
			(pin MCMIREADDATA55 output)
			(conn MCMIREADDATA55 MCMIREADDATA55 ==> PPC440 MCMIREADDATA55)
		)
		(element PPCDSDCRDBUSIN26 1
			(pin PPCDSDCRDBUSIN26 input)
			(conn PPCDSDCRDBUSIN26 PPCDSDCRDBUSIN26 <== PPC440 PPCDSDCRDBUSIN26)
		)
		(element FCMAPURESULT9 1
			(pin FCMAPURESULT9 output)
			(conn FCMAPURESULT9 FCMAPURESULT9 ==> PPC440 FCMAPURESULT9)
		)
		(element APUFCMLOADDATA49 1
			(pin APUFCMLOADDATA49 input)
			(conn APUFCMLOADDATA49 APUFCMLOADDATA49 <== PPC440 APUFCMLOADDATA49)
		)
		(element PLBPPCS0WRDBUS121 1
			(pin PLBPPCS0WRDBUS121 output)
			(conn PLBPPCS0WRDBUS121 PLBPPCS0WRDBUS121 ==> PPC440 PLBPPCS0WRDBUS121)
		)
		(element TIEC440PVRTEST13 1
			(pin TIEC440PVRTEST13 output)
			(conn TIEC440PVRTEST13 TIEC440PVRTEST13 ==> PPC440 TIEC440PVRTEST13)
		)
		(element APUFCMLOADDATA20 1
			(pin APUFCMLOADDATA20 input)
			(conn APUFCMLOADDATA20 APUFCMLOADDATA20 <== PPC440 APUFCMLOADDATA20)
		)
		(element MIMCADDRESS22 1
			(pin MIMCADDRESS22 input)
			(conn MIMCADDRESS22 MIMCADDRESS22 <== PPC440 MIMCADDRESS22)
		)
		(element MIMCWRITEDATA122 1
			(pin MIMCWRITEDATA122 input)
			(conn MIMCWRITEDATA122 MIMCWRITEDATA122 <== PPC440 MIMCWRITEDATA122)
		)
		(element C440DBGSYSTEMCONTROL3 1
			(pin C440DBGSYSTEMCONTROL3 input)
			(conn C440DBGSYSTEMCONTROL3 C440DBGSYSTEMCONTROL3 <== PPC440 C440DBGSYSTEMCONTROL3)
		)
		(element PLBPPCS0WRDBUS40 1
			(pin PLBPPCS0WRDBUS40 output)
			(conn PLBPPCS0WRDBUS40 PLBPPCS0WRDBUS40 ==> PPC440 PLBPPCS0WRDBUS40)
		)
		(element C440BISTLRACCFAIL 1
			(pin C440BISTLRACCFAIL input)
			(conn C440BISTLRACCFAIL C440BISTLRACCFAIL <== PPC440 C440BISTLRACCFAIL)
		)
		(element PLBPPCMWRDACK 1
			(pin PLBPPCMWRDACK output)
			(conn PLBPPCMWRDACK PLBPPCMWRDACK ==> PPC440 PLBPPCMWRDACK)
		)
		(element PLBPPCS1WRDBUS37 1
			(pin PLBPPCS1WRDBUS37 output)
			(conn PLBPPCS1WRDBUS37 PLBPPCS1WRDBUS37 ==> PPC440 PLBPPCS1WRDBUS37)
		)
		(element PPCMPLBWRDBUS127 1
			(pin PPCMPLBWRDBUS127 input)
			(conn PPCMPLBWRDBUS127 PPCMPLBWRDBUS127 <== PPC440 PPCMPLBWRDBUS127)
		)
		(element APUFCMDECUDI1 1
			(pin APUFCMDECUDI1 input)
			(conn APUFCMDECUDI1 APUFCMDECUDI1 <== PPC440 APUFCMDECUDI1)
		)
		(element APUFCMINSTRUCTION0 1
			(pin APUFCMINSTRUCTION0 input)
			(conn APUFCMINSTRUCTION0 APUFCMINSTRUCTION0 <== PPC440 APUFCMINSTRUCTION0)
		)
		(element C440RSTCHIPRESETREQ 1
			(pin C440RSTCHIPRESETREQ input)
			(conn C440RSTCHIPRESETREQ C440RSTCHIPRESETREQ <== PPC440 C440RSTCHIPRESETREQ)
		)
		(element MIMCWRITEDATA33 1
			(pin MIMCWRITEDATA33 input)
			(conn MIMCWRITEDATA33 MIMCWRITEDATA33 <== PPC440 MIMCWRITEDATA33)
		)
		(element MCMIREADDATA97 1
			(pin MCMIREADDATA97 output)
			(conn MCMIREADDATA97 MCMIREADDATA97 ==> PPC440 MCMIREADDATA97)
		)
		(element PLBPPCS0ABUS22 1
			(pin PLBPPCS0ABUS22 output)
			(conn PLBPPCS0ABUS22 PLBPPCS0ABUS22 ==> PPC440 PLBPPCS0ABUS22)
		)
		(element APUFCMLOADDATA86 1
			(pin APUFCMLOADDATA86 input)
			(conn APUFCMLOADDATA86 APUFCMLOADDATA86 <== PPC440 APUFCMLOADDATA86)
		)
		(element PPCMPLBWRDBUS113 1
			(pin PPCMPLBWRDBUS113 input)
			(conn PPCMPLBWRDBUS113 PPCMPLBWRDBUS113 <== PPC440 PPCMPLBWRDBUS113)
		)
		(element C440TRCTRIGGEREVENTTYPE10 1
			(pin C440TRCTRIGGEREVENTTYPE10 input)
			(conn C440TRCTRIGGEREVENTTYPE10 C440TRCTRIGGEREVENTTYPE10 <== PPC440 C440TRCTRIGGEREVENTTYPE10)
		)
		(element PPCDIAGPORTB51 1
			(pin PPCDIAGPORTB51 input)
			(conn PPCDIAGPORTB51 PPCDIAGPORTB51 <== PPC440 PPCDIAGPORTB51)
		)
		(element PLBPPCS1WRDBUS48 1
			(pin PLBPPCS1WRDBUS48 output)
			(conn PLBPPCS1WRDBUS48 PLBPPCS1WRDBUS48 ==> PPC440 PLBPPCS1WRDBUS48)
		)
		(element PPCDIAGPORTB16 1
			(pin PPCDIAGPORTB16 input)
			(conn PPCDIAGPORTB16 PPCDIAGPORTB16 <== PPC440 PPCDIAGPORTB16)
		)
		(element PLBPPCS1BE9 1
			(pin PLBPPCS1BE9 output)
			(conn PLBPPCS1BE9 PLBPPCS1BE9 ==> PPC440 PLBPPCS1BE9)
		)
		(element DMA0LLTXD23 1
			(pin DMA0LLTXD23 input)
			(conn DMA0LLTXD23 DMA0LLTXD23 <== PPC440 DMA0LLTXD23)
		)
		(element APUFCMRBDATA9 1
			(pin APUFCMRBDATA9 input)
			(conn APUFCMRBDATA9 APUFCMRBDATA9 <== PPC440 APUFCMRBDATA9)
		)
		(element PLBPPCS1WRDBUS67 1
			(pin PLBPPCS1WRDBUS67 output)
			(conn PLBPPCS1WRDBUS67 PLBPPCS1WRDBUS67 ==> PPC440 PLBPPCS1WRDBUS67)
		)
		(element MIMCADDRESS14 1
			(pin MIMCADDRESS14 input)
			(conn MIMCADDRESS14 MIMCADDRESS14 <== PPC440 MIMCADDRESS14)
		)
		(element LLDMA3RXD27 1
			(pin LLDMA3RXD27 output)
			(conn LLDMA3RXD27 LLDMA3RXD27 ==> PPC440 LLDMA3RXD27)
		)
		(element PLBPPCS1WRDBUS68 1
			(pin PLBPPCS1WRDBUS68 output)
			(conn PLBPPCS1WRDBUS68 PLBPPCS1WRDBUS68 ==> PPC440 PLBPPCS1WRDBUS68)
		)
		(element PPCS0PLBRDDBUS59 1
			(pin PPCS0PLBRDDBUS59 input)
			(conn PPCS0PLBRDDBUS59 PPCS0PLBRDDBUS59 <== PPC440 PPCS0PLBRDDBUS59)
		)
		(element PLBPPCS0UABUS31 1
			(pin PLBPPCS0UABUS31 output)
			(conn PLBPPCS0UABUS31 PLBPPCS0UABUS31 ==> PPC440 PLBPPCS0UABUS31)
		)
		(element C440CPMMSRCE 1
			(pin C440CPMMSRCE input)
			(conn C440CPMMSRCE C440CPMMSRCE <== PPC440 C440CPMMSRCE)
		)
		(element MIMCADDRESS11 1
			(pin MIMCADDRESS11 input)
			(conn MIMCADDRESS11 MIMCADDRESS11 <== PPC440 MIMCADDRESS11)
		)
		(element PPCMPLBWRDBUS25 1
			(pin PPCMPLBWRDBUS25 input)
			(conn PPCMPLBWRDBUS25 PPCMPLBWRDBUS25 <== PPC440 PPCMPLBWRDBUS25)
		)
		(element PLBPPCS0WRDBUS53 1
			(pin PLBPPCS0WRDBUS53 output)
			(conn PLBPPCS0WRDBUS53 PLBPPCS0WRDBUS53 ==> PPC440 PLBPPCS0WRDBUS53)
		)
		(element FCMAPURESULT17 1
			(pin FCMAPURESULT17 output)
			(conn FCMAPURESULT17 FCMAPURESULT17 ==> PPC440 FCMAPURESULT17)
		)
		(element PPCDIAGPORTB109 1
			(pin PPCDIAGPORTB109 input)
			(conn PPCDIAGPORTB109 PPCDIAGPORTB109 <== PPC440 PPCDIAGPORTB109)
		)
		(element MIMCWRITEDATA13 1
			(pin MIMCWRITEDATA13 input)
			(conn MIMCWRITEDATA13 MIMCWRITEDATA13 <== PPC440 MIMCWRITEDATA13)
		)
		(element PLBPPCS0BE1 1
			(pin PLBPPCS0BE1 output)
			(conn PLBPPCS0BE1 PLBPPCS0BE1 ==> PPC440 PLBPPCS0BE1)
		)
		(element PLBPPCMRDPENDPRI0 1
			(pin PLBPPCMRDPENDPRI0 output)
			(conn PLBPPCMRDPENDPRI0 PLBPPCMRDPENDPRI0 ==> PPC440 PLBPPCMRDPENDPRI0)
		)
		(element APUFCMRADATA10 1
			(pin APUFCMRADATA10 input)
			(conn APUFCMRADATA10 APUFCMRADATA10 <== PPC440 APUFCMRADATA10)
		)
		(element TSTPPCSCANIN1 1
			(pin TSTPPCSCANIN1 output)
			(conn TSTPPCSCANIN1 TSTPPCSCANIN1 ==> PPC440 TSTPPCSCANIN1)
		)
		(element APUFCMINSTRUCTION16 1
			(pin APUFCMINSTRUCTION16 input)
			(conn APUFCMINSTRUCTION16 APUFCMINSTRUCTION16 <== PPC440 APUFCMINSTRUCTION16)
		)
		(element APUFCMLOADDATA46 1
			(pin APUFCMLOADDATA46 input)
			(conn APUFCMLOADDATA46 APUFCMLOADDATA46 <== PPC440 APUFCMLOADDATA46)
		)
		(element APUFCMLOADDATA57 1
			(pin APUFCMLOADDATA57 input)
			(conn APUFCMLOADDATA57 APUFCMLOADDATA57 <== PPC440 APUFCMLOADDATA57)
		)
		(element PLBPPCS1WRDBUS24 1
			(pin PLBPPCS1WRDBUS24 output)
			(conn PLBPPCS1WRDBUS24 PLBPPCS1WRDBUS24 ==> PPC440 PLBPPCS1WRDBUS24)
		)
		(element DMA2LLTXSRCRDYN 1
			(pin DMA2LLTXSRCRDYN input)
			(conn DMA2LLTXSRCRDYN DMA2LLTXSRCRDYN <== PPC440 DMA2LLTXSRCRDYN)
		)
		(element DMA0LLTXREM3 1
			(pin DMA0LLTXREM3 input)
			(conn DMA0LLTXREM3 DMA0LLTXREM3 <== PPC440 DMA0LLTXREM3)
		)
		(element FCMAPUSTOREDATA12 1
			(pin FCMAPUSTOREDATA12 output)
			(conn FCMAPUSTOREDATA12 FCMAPUSTOREDATA12 ==> PPC440 FCMAPUSTOREDATA12)
		)
		(element LLDMA1RXD21 1
			(pin LLDMA1RXD21 output)
			(conn LLDMA1RXD21 LLDMA1RXD21 ==> PPC440 LLDMA1RXD21)
		)
		(element PPCDMDCRABUS4 1
			(pin PPCDMDCRABUS4 input)
			(conn PPCDMDCRABUS4 PPCDMDCRABUS4 <== PPC440 PPCDMDCRABUS4)
		)
		(element DCRPPCDMDBUSIN11 1
			(pin DCRPPCDMDBUSIN11 output)
			(conn DCRPPCDMDBUSIN11 DCRPPCDMDBUSIN11 ==> PPC440 DCRPPCDMDBUSIN11)
		)
		(element DMA2LLTXD15 1
			(pin DMA2LLTXD15 input)
			(conn DMA2LLTXD15 DMA2LLTXD15 <== PPC440 DMA2LLTXD15)
		)
		(element PPCDIAGPORTB25 1
			(pin PPCDIAGPORTB25 input)
			(conn PPCDIAGPORTB25 PPCDIAGPORTB25 <== PPC440 PPCDIAGPORTB25)
		)
		(element PPCDSDCRDBUSIN19 1
			(pin PPCDSDCRDBUSIN19 input)
			(conn PPCDSDCRDBUSIN19 PPCDSDCRDBUSIN19 <== PPC440 PPCDSDCRDBUSIN19)
		)
		(element DMA3LLTXD15 1
			(pin DMA3LLTXD15 input)
			(conn DMA3LLTXD15 DMA3LLTXD15 <== PPC440 DMA3LLTXD15)
		)
		(element TIEC440PIR28 1
			(pin TIEC440PIR28 output)
			(conn TIEC440PIR28 TIEC440PIR28 ==> PPC440 TIEC440PIR28)
		)
		(element PLBPPCMRDDBUS31 1
			(pin PLBPPCMRDDBUS31 output)
			(conn PLBPPCMRDDBUS31 PLBPPCMRDDBUS31 ==> PPC440 PLBPPCMRDDBUS31)
		)
		(element PPCDIAGPORTB33 1
			(pin PPCDIAGPORTB33 input)
			(conn PPCDIAGPORTB33 PPCDIAGPORTB33 <== PPC440 PPCDIAGPORTB33)
		)
		(element PLBPPCS1WRPENDPRI0 1
			(pin PLBPPCS1WRPENDPRI0 output)
			(conn PLBPPCS1WRPENDPRI0 PLBPPCS1WRPENDPRI0 ==> PPC440 PLBPPCS1WRPENDPRI0)
		)
		(element PLBPPCS1RDPENDPRI1 1
			(pin PLBPPCS1RDPENDPRI1 output)
			(conn PLBPPCS1RDPENDPRI1 PLBPPCS1RDPENDPRI1 ==> PPC440 PLBPPCS1RDPENDPRI1)
		)
		(element PLBPPCS0WRDBUS14 1
			(pin PLBPPCS0WRDBUS14 output)
			(conn PLBPPCS0WRDBUS14 PLBPPCS0WRDBUS14 ==> PPC440 PLBPPCS0WRDBUS14)
		)
		(element PLBPPCS0WRDBUS47 1
			(pin PLBPPCS0WRDBUS47 output)
			(conn PLBPPCS0WRDBUS47 PLBPPCS0WRDBUS47 ==> PPC440 PLBPPCS0WRDBUS47)
		)
		(element DMA3LLTXEOFN 1
			(pin DMA3LLTXEOFN input)
			(conn DMA3LLTXEOFN DMA3LLTXEOFN <== PPC440 DMA3LLTXEOFN)
		)
		(element PLBPPCS1WRDBUS0 1
			(pin PLBPPCS1WRDBUS0 output)
			(conn PLBPPCS1WRDBUS0 PLBPPCS1WRDBUS0 ==> PPC440 PLBPPCS1WRDBUS0)
		)
		(element PPCDSDCRDBUSIN2 1
			(pin PPCDSDCRDBUSIN2 input)
			(conn PPCDSDCRDBUSIN2 PPCDSDCRDBUSIN2 <== PPC440 PPCDSDCRDBUSIN2)
		)
		(element PPCS1PLBWRBTERM 1
			(pin PPCS1PLBWRBTERM input)
			(conn PPCS1PLBWRBTERM PPCS1PLBWRBTERM <== PPC440 PPCS1PLBWRBTERM)
		)
		(element PLBPPCS1ABUS19 1
			(pin PLBPPCS1ABUS19 output)
			(conn PLBPPCS1ABUS19 PLBPPCS1ABUS19 ==> PPC440 PLBPPCS1ABUS19)
		)
		(element PLBPPCMRDDBUS90 1
			(pin PLBPPCMRDDBUS90 output)
			(conn PLBPPCMRDDBUS90 PLBPPCMRDDBUS90 ==> PPC440 PLBPPCMRDDBUS90)
		)
		(element PLBPPCS0REQPRI1 1
			(pin PLBPPCS0REQPRI1 output)
			(conn PLBPPCS0REQPRI1 PLBPPCS0REQPRI1 ==> PPC440 PLBPPCS0REQPRI1)
		)
		(element APUFCMLOADDATA99 1
			(pin APUFCMLOADDATA99 input)
			(conn APUFCMLOADDATA99 APUFCMLOADDATA99 <== PPC440 APUFCMLOADDATA99)
		)
		(element TSTPPCSCANIN6 1
			(pin TSTPPCSCANIN6 output)
			(conn TSTPPCSCANIN6 TSTPPCSCANIN6 ==> PPC440 TSTPPCSCANIN6)
		)
		(element PPCMPLBWRDBUS7 1
			(pin PPCMPLBWRDBUS7 input)
			(conn PPCMPLBWRDBUS7 PPCMPLBWRDBUS7 <== PPC440 PPCMPLBWRDBUS7)
		)
		(element PLBPPCS0WRPENDPRI0 1
			(pin PLBPPCS0WRPENDPRI0 output)
			(conn PLBPPCS0WRPENDPRI0 PLBPPCS0WRPENDPRI0 ==> PPC440 PLBPPCS0WRPENDPRI0)
		)
		(element PPCDSDCRDBUSIN12 1
			(pin PPCDSDCRDBUSIN12 input)
			(conn PPCDSDCRDBUSIN12 PPCDSDCRDBUSIN12 <== PPC440 PPCDSDCRDBUSIN12)
		)
		(element PLBPPCS0ABUS8 1
			(pin PLBPPCS0ABUS8 output)
			(conn PLBPPCS0ABUS8 PLBPPCS0ABUS8 ==> PPC440 PLBPPCS0ABUS8)
		)
		(element CPMDMA2LLCLKINV 3
			(pin CPMDMA2LLCLK_B input)
			(pin CPMDMA2LLCLK input)
			(pin OUT output)
			(cfg CPMDMA2LLCLK_B CPMDMA2LLCLK)
			(conn CPMDMA2LLCLKINV OUT ==> PPC440 CPMDMA2LLCLK)
			(conn CPMDMA2LLCLKINV CPMDMA2LLCLK_B <== CPMDMA2LLCLK CPMDMA2LLCLK)
			(conn CPMDMA2LLCLKINV CPMDMA2LLCLK <== CPMDMA2LLCLK CPMDMA2LLCLK)
		)
		(element PPCDIAGPORTC13 1
			(pin PPCDIAGPORTC13 input)
			(conn PPCDIAGPORTC13 PPCDIAGPORTC13 <== PPC440 PPCDIAGPORTC13)
		)
		(element FCMAPUSTOREDATA36 1
			(pin FCMAPUSTOREDATA36 output)
			(conn FCMAPUSTOREDATA36 FCMAPUSTOREDATA36 ==> PPC440 FCMAPUSTOREDATA36)
		)
		(element DCRPPCDSDBUSOUT18 1
			(pin DCRPPCDSDBUSOUT18 output)
			(conn DCRPPCDSDBUSOUT18 DCRPPCDSDBUSOUT18 ==> PPC440 DCRPPCDSDBUSOUT18)
		)
		(element PPCS1PLBRDDBUS102 1
			(pin PPCS1PLBRDDBUS102 input)
			(conn PPCS1PLBRDDBUS102 PPCS1PLBRDDBUS102 <== PPC440 PPCS1PLBRDDBUS102)
		)
		(element PPCMPLBWRDBUS58 1
			(pin PPCMPLBWRDBUS58 input)
			(conn PPCMPLBWRDBUS58 PPCMPLBWRDBUS58 <== PPC440 PPCMPLBWRDBUS58)
		)
		(element MIMCWRITEDATA107 1
			(pin MIMCWRITEDATA107 input)
			(conn MIMCWRITEDATA107 MIMCWRITEDATA107 <== PPC440 MIMCWRITEDATA107)
		)
		(element PPCS1PLBRDDBUS23 1
			(pin PPCS1PLBRDDBUS23 input)
			(conn PPCS1PLBRDDBUS23 PPCS1PLBRDDBUS23 <== PPC440 PPCS1PLBRDDBUS23)
		)
		(element CPMINTERCONNECTCLKINV 3
			(pin CPMINTERCONNECTCLK_B input)
			(pin CPMINTERCONNECTCLK input)
			(pin OUT output)
			(cfg CPMINTERCONNECTCLK_B CPMINTERCONNECTCLK)
			(conn CPMINTERCONNECTCLKINV OUT ==> PPC440 CPMINTERCONNECTCLK)
			(conn CPMINTERCONNECTCLKINV CPMINTERCONNECTCLK_B <== CPMINTERCONNECTCLK CPMINTERCONNECTCLK)
			(conn CPMINTERCONNECTCLKINV CPMINTERCONNECTCLK <== CPMINTERCONNECTCLK CPMINTERCONNECTCLK)
		)
		(element DMA1LLTXD10 1
			(pin DMA1LLTXD10 input)
			(conn DMA1LLTXD10 DMA1LLTXD10 <== PPC440 DMA1LLTXD10)
		)
		(element PLBPPCS1TATTRIBUTE7 1
			(pin PLBPPCS1TATTRIBUTE7 output)
			(conn PLBPPCS1TATTRIBUTE7 PLBPPCS1TATTRIBUTE7 ==> PPC440 PLBPPCS1TATTRIBUTE7)
		)
		(element DBGC440SYSTEMSTATUS1 1
			(pin DBGC440SYSTEMSTATUS1 output)
			(conn DBGC440SYSTEMSTATUS1 DBGC440SYSTEMSTATUS1 ==> PPC440 DBGC440SYSTEMSTATUS1)
		)
		(element DCRPPCDSDBUSOUT4 1
			(pin DCRPPCDSDBUSOUT4 output)
			(conn DCRPPCDSDBUSOUT4 DCRPPCDSDBUSOUT4 ==> PPC440 DCRPPCDSDBUSOUT4)
		)
		(element FCMAPUSTOREDATA123 1
			(pin FCMAPUSTOREDATA123 output)
			(conn FCMAPUSTOREDATA123 FCMAPUSTOREDATA123 ==> PPC440 FCMAPUSTOREDATA123)
		)
		(element PLBPPCS1WRDBUS105 1
			(pin PLBPPCS1WRDBUS105 output)
			(conn PLBPPCS1WRDBUS105 PLBPPCS1WRDBUS105 ==> PPC440 PLBPPCS1WRDBUS105)
		)
		(element PLBPPCMMRDERR 1
			(pin PLBPPCMMRDERR output)
			(conn PLBPPCMMRDERR PLBPPCMMRDERR ==> PPC440 PLBPPCMMRDERR)
		)
		(element PPCTSTSCANOUT10 1
			(pin PPCTSTSCANOUT10 input)
			(conn PPCTSTSCANOUT10 PPCTSTSCANOUT10 <== PPC440 PPCTSTSCANOUT10)
		)
		(element PLBPPCS1WRDBUS32 1
			(pin PLBPPCS1WRDBUS32 output)
			(conn PLBPPCS1WRDBUS32 PLBPPCS1WRDBUS32 ==> PPC440 PLBPPCS1WRDBUS32)
		)
		(element PLBPPCS1WRDBUS80 1
			(pin PLBPPCS1WRDBUS80 output)
			(conn PLBPPCS1WRDBUS80 PLBPPCS1WRDBUS80 ==> PPC440 PLBPPCS1WRDBUS80)
		)
		(element C440TRCTRIGGEREVENTTYPE11 1
			(pin C440TRCTRIGGEREVENTTYPE11 input)
			(conn C440TRCTRIGGEREVENTTYPE11 C440TRCTRIGGEREVENTTYPE11 <== PPC440 C440TRCTRIGGEREVENTTYPE11)
		)
		(element FCMAPUSTOREDATA66 1
			(pin FCMAPUSTOREDATA66 output)
			(conn FCMAPUSTOREDATA66 FCMAPUSTOREDATA66 ==> PPC440 FCMAPUSTOREDATA66)
		)
		(element DCRPPCDSABUS3 1
			(pin DCRPPCDSABUS3 output)
			(conn DCRPPCDSABUS3 DCRPPCDSABUS3 ==> PPC440 DCRPPCDSABUS3)
		)
		(element APUFCMRBDATA0 1
			(pin APUFCMRBDATA0 input)
			(conn APUFCMRBDATA0 APUFCMRBDATA0 <== PPC440 APUFCMRBDATA0)
		)
		(element PPCDMDCRDBUSOUT21 1
			(pin PPCDMDCRDBUSOUT21 input)
			(conn PPCDMDCRDBUSOUT21 PPCDMDCRDBUSOUT21 <== PPC440 PPCDMDCRDBUSOUT21)
		)
		(element PPCS0PLBRDDBUS66 1
			(pin PPCS0PLBRDDBUS66 input)
			(conn PPCS0PLBRDDBUS66 PPCS0PLBRDDBUS66 <== PPC440 PPCS0PLBRDDBUS66)
		)
		(element C440TRCTRIGGEREVENTTYPE5 1
			(pin C440TRCTRIGGEREVENTTYPE5 input)
			(conn C440TRCTRIGGEREVENTTYPE5 C440TRCTRIGGEREVENTTYPE5 <== PPC440 C440TRCTRIGGEREVENTTYPE5)
		)
		(element APUFCMLOADDATA113 1
			(pin APUFCMLOADDATA113 input)
			(conn APUFCMLOADDATA113 APUFCMLOADDATA113 <== PPC440 APUFCMLOADDATA113)
		)
		(element PPCS1PLBRDDBUS82 1
			(pin PPCS1PLBRDDBUS82 input)
			(conn PPCS1PLBRDDBUS82 PPCS1PLBRDDBUS82 <== PPC440 PPCS1PLBRDDBUS82)
		)
		(element PLBPPCS1TATTRIBUTE8 1
			(pin PLBPPCS1TATTRIBUTE8 output)
			(conn PLBPPCS1TATTRIBUTE8 PLBPPCS1TATTRIBUTE8 ==> PPC440 PLBPPCS1TATTRIBUTE8)
		)
		(element PLBPPCMRDDBUS111 1
			(pin PLBPPCMRDDBUS111 output)
			(conn PLBPPCMRDDBUS111 PLBPPCMRDDBUS111 ==> PPC440 PLBPPCMRDDBUS111)
		)
		(element DMA3LLTXD8 1
			(pin DMA3LLTXD8 input)
			(conn DMA3LLTXD8 DMA3LLTXD8 <== PPC440 DMA3LLTXD8)
		)
		(element PLBPPCMRDDBUS1 1
			(pin PLBPPCMRDDBUS1 output)
			(conn PLBPPCMRDDBUS1 PLBPPCMRDDBUS1 ==> PPC440 PLBPPCMRDDBUS1)
		)
		(element PPCMPLBABUS21 1
			(pin PPCMPLBABUS21 input)
			(conn PPCMPLBABUS21 PPCMPLBABUS21 <== PPC440 PPCMPLBABUS21)
		)
		(element PPCS0PLBMRDERR2 1
			(pin PPCS0PLBMRDERR2 input)
			(conn PPCS0PLBMRDERR2 PPCS0PLBMRDERR2 <== PPC440 PPCS0PLBMRDERR2)
		)
		(element PPCMPLBABUS24 1
			(pin PPCMPLBABUS24 input)
			(conn PPCMPLBABUS24 PPCMPLBABUS24 <== PPC440 PPCMPLBABUS24)
		)
		(element DCRPPCDSDBUSOUT25 1
			(pin DCRPPCDSDBUSOUT25 output)
			(conn DCRPPCDSDBUSOUT25 DCRPPCDSDBUSOUT25 ==> PPC440 DCRPPCDSDBUSOUT25)
		)
		(element APUFCMLOADDATA126 1
			(pin APUFCMLOADDATA126 input)
			(conn APUFCMLOADDATA126 APUFCMLOADDATA126 <== PPC440 APUFCMLOADDATA126)
		)
		(element PPCS1PLBRDDBUS99 1
			(pin PPCS1PLBRDDBUS99 input)
			(conn PPCS1PLBRDDBUS99 PPCS1PLBRDDBUS99 <== PPC440 PPCS1PLBRDDBUS99)
		)
		(element LLDMA2RXSOFN 1
			(pin LLDMA2RXSOFN output)
			(conn LLDMA2RXSOFN LLDMA2RXSOFN ==> PPC440 LLDMA2RXSOFN)
		)
		(element PPCS0PLBRDDBUS13 1
			(pin PPCS0PLBRDDBUS13 input)
			(conn PPCS0PLBRDDBUS13 PPCS0PLBRDDBUS13 <== PPC440 PPCS0PLBRDDBUS13)
		)
		(element MIMCWRITEDATA26 1
			(pin MIMCWRITEDATA26 input)
			(conn MIMCWRITEDATA26 MIMCWRITEDATA26 <== PPC440 MIMCWRITEDATA26)
		)
		(element PPCDIAGPORTC2 1
			(pin PPCDIAGPORTC2 input)
			(conn PPCDIAGPORTC2 PPCDIAGPORTC2 <== PPC440 PPCDIAGPORTC2)
		)
		(element TIEC440PIR31 1
			(pin TIEC440PIR31 output)
			(conn TIEC440PIR31 TIEC440PIR31 ==> PPC440 TIEC440PIR31)
		)
		(element APUFCMLOADDATA102 1
			(pin APUFCMLOADDATA102 input)
			(conn APUFCMLOADDATA102 APUFCMLOADDATA102 <== PPC440 APUFCMLOADDATA102)
		)
		(element PLBPPCS1WRDBUS4 1
			(pin PLBPPCS1WRDBUS4 output)
			(conn PLBPPCS1WRDBUS4 PLBPPCS1WRDBUS4 ==> PPC440 PLBPPCS1WRDBUS4)
		)
		(element PLBPPCS1REQPRI1 1
			(pin PLBPPCS1REQPRI1 output)
			(conn PLBPPCS1REQPRI1 PLBPPCS1REQPRI1 ==> PPC440 PLBPPCS1REQPRI1)
		)
		(element PPCS0PLBRDCOMP 1
			(pin PPCS0PLBRDCOMP input)
			(conn PPCS0PLBRDCOMP PPCS0PLBRDCOMP <== PPC440 PPCS0PLBRDCOMP)
		)
		(element TIEC440DCURDURGENTPLBPRIO1 1
			(pin TIEC440DCURDURGENTPLBPRIO1 output)
			(conn TIEC440DCURDURGENTPLBPRIO1 TIEC440DCURDURGENTPLBPRIO1 ==> PPC440 TIEC440DCURDURGENTPLBPRIO1)
		)
		(element DMA1LLTXD23 1
			(pin DMA1LLTXD23 input)
			(conn DMA1LLTXD23 DMA1LLTXD23 <== PPC440 DMA1LLTXD23)
		)
		(element FCMAPUCR1 1
			(pin FCMAPUCR1 output)
			(conn FCMAPUCR1 FCMAPUCR1 ==> PPC440 FCMAPUCR1)
		)
		(element DMA2LLTXD24 1
			(pin DMA2LLTXD24 input)
			(conn DMA2LLTXD24 DMA2LLTXD24 <== PPC440 DMA2LLTXD24)
		)
		(element PLBPPCS1WRDBUS112 1
			(pin PLBPPCS1WRDBUS112 output)
			(conn PLBPPCS1WRDBUS112 PLBPPCS1WRDBUS112 ==> PPC440 PLBPPCS1WRDBUS112)
		)
		(element FCMAPUSTOREDATA75 1
			(pin FCMAPUSTOREDATA75 output)
			(conn FCMAPUSTOREDATA75 FCMAPUSTOREDATA75 ==> PPC440 FCMAPUSTOREDATA75)
		)
		(element PPCMPLBWRDBUS77 1
			(pin PPCMPLBWRDBUS77 input)
			(conn PPCMPLBWRDBUS77 PPCMPLBWRDBUS77 <== PPC440 PPCMPLBWRDBUS77)
		)
		(element MIMCADDRESS33 1
			(pin MIMCADDRESS33 input)
			(conn MIMCADDRESS33 MIMCADDRESS33 <== PPC440 MIMCADDRESS33)
		)
		(element CPMPPCMPLBCLK 1
			(pin CPMPPCMPLBCLK output)
			(conn CPMPPCMPLBCLK CPMPPCMPLBCLK ==> CPMPPCMPLBCLKINV CPMPPCMPLBCLK_B)
			(conn CPMPPCMPLBCLK CPMPPCMPLBCLK ==> CPMPPCMPLBCLKINV CPMPPCMPLBCLK)
		)
		(element MCMIREADDATA106 1
			(pin MCMIREADDATA106 output)
			(conn MCMIREADDATA106 MCMIREADDATA106 ==> PPC440 MCMIREADDATA106)
		)
		(element PPCDIAGPORTB112 1
			(pin PPCDIAGPORTB112 input)
			(conn PPCDIAGPORTB112 PPCDIAGPORTB112 <== PPC440 PPCDIAGPORTB112)
		)
		(element APUFCMINSTRUCTION26 1
			(pin APUFCMINSTRUCTION26 input)
			(conn APUFCMINSTRUCTION26 APUFCMINSTRUCTION26 <== PPC440 APUFCMINSTRUCTION26)
		)
		(element APUFCMRBDATA29 1
			(pin APUFCMRBDATA29 input)
			(conn APUFCMRBDATA29 APUFCMRBDATA29 <== PPC440 APUFCMRBDATA29)
		)
		(element APUFCMLOADDATA50 1
			(pin APUFCMLOADDATA50 input)
			(conn APUFCMLOADDATA50 APUFCMLOADDATA50 <== PPC440 APUFCMLOADDATA50)
		)
		(element LLDMA2RXD6 1
			(pin LLDMA2RXD6 output)
			(conn LLDMA2RXD6 LLDMA2RXD6 ==> PPC440 LLDMA2RXD6)
		)
		(element PPCS1PLBMWRERR0 1
			(pin PPCS1PLBMWRERR0 input)
			(conn PPCS1PLBMWRERR0 PPCS1PLBMWRERR0 <== PPC440 PPCS1PLBMWRERR0)
		)
		(element PPCDIAGPORTC9 1
			(pin PPCDIAGPORTC9 input)
			(conn PPCDIAGPORTC9 PPCDIAGPORTC9 <== PPC440 PPCDIAGPORTC9)
		)
		(element DMA0LLTXD7 1
			(pin DMA0LLTXD7 input)
			(conn DMA0LLTXD7 DMA0LLTXD7 <== PPC440 DMA0LLTXD7)
		)
		(element DMA3LLTXD29 1
			(pin DMA3LLTXD29 input)
			(conn DMA3LLTXD29 DMA3LLTXD29 <== PPC440 DMA3LLTXD29)
		)
		(element PPCMPLBTATTRIBUTE2 1
			(pin PPCMPLBTATTRIBUTE2 input)
			(conn PPCMPLBTATTRIBUTE2 PPCMPLBTATTRIBUTE2 <== PPC440 PPCMPLBTATTRIBUTE2)
		)
		(element MIMCWRITEDATA86 1
			(pin MIMCWRITEDATA86 input)
			(conn MIMCWRITEDATA86 MIMCWRITEDATA86 <== PPC440 MIMCWRITEDATA86)
		)
		(element PLBPPCS0WRDBUS36 1
			(pin PLBPPCS0WRDBUS36 output)
			(conn PLBPPCS0WRDBUS36 PLBPPCS0WRDBUS36 ==> PPC440 PLBPPCS0WRDBUS36)
		)
		(element PPCMPLBWRDBUS38 1
			(pin PPCMPLBWRDBUS38 input)
			(conn PPCMPLBWRDBUS38 PPCMPLBWRDBUS38 <== PPC440 PPCMPLBWRDBUS38)
		)
		(element PLBPPCS1ABUS7 1
			(pin PLBPPCS1ABUS7 output)
			(conn PLBPPCS1ABUS7 PLBPPCS1ABUS7 ==> PPC440 PLBPPCS1ABUS7)
		)
		(element LLDMA2RXD24 1
			(pin LLDMA2RXD24 output)
			(conn LLDMA2RXD24 LLDMA2RXD24 ==> PPC440 LLDMA2RXD24)
		)
		(element PLBPPCMRDDBUS49 1
			(pin PLBPPCMRDDBUS49 output)
			(conn PLBPPCMRDDBUS49 PLBPPCMRDDBUS49 ==> PPC440 PLBPPCMRDDBUS49)
		)
		(element DMA3LLTXD12 1
			(pin DMA3LLTXD12 input)
			(conn DMA3LLTXD12 DMA3LLTXD12 <== PPC440 DMA3LLTXD12)
		)
		(element APUFCMLOADDATA77 1
			(pin APUFCMLOADDATA77 input)
			(conn APUFCMLOADDATA77 APUFCMLOADDATA77 <== PPC440 APUFCMLOADDATA77)
		)
		(element MIMCWRITEDATA76 1
			(pin MIMCWRITEDATA76 input)
			(conn MIMCWRITEDATA76 MIMCWRITEDATA76 <== PPC440 MIMCWRITEDATA76)
		)
		(element MIMCWRITEDATA116 1
			(pin MIMCWRITEDATA116 input)
			(conn MIMCWRITEDATA116 MIMCWRITEDATA116 <== PPC440 MIMCWRITEDATA116)
		)
		(element LLDMA0RXD8 1
			(pin LLDMA0RXD8 output)
			(conn LLDMA0RXD8 LLDMA0RXD8 ==> PPC440 LLDMA0RXD8)
		)
		(element PLBPPCS0BE12 1
			(pin PLBPPCS0BE12 output)
			(conn PLBPPCS0BE12 PLBPPCS0BE12 ==> PPC440 PLBPPCS0BE12)
		)
		(element APUFCMINSTRUCTION20 1
			(pin APUFCMINSTRUCTION20 input)
			(conn APUFCMINSTRUCTION20 APUFCMINSTRUCTION20 <== PPC440 APUFCMINSTRUCTION20)
		)
		(element DMA0LLTXD6 1
			(pin DMA0LLTXD6 input)
			(conn DMA0LLTXD6 DMA0LLTXD6 <== PPC440 DMA0LLTXD6)
		)
		(element PPCDIAGPORTB57 1
			(pin PPCDIAGPORTB57 input)
			(conn PPCDIAGPORTB57 PPCDIAGPORTB57 <== PPC440 PPCDIAGPORTB57)
		)
		(element PPCS0PLBRDDBUS71 1
			(pin PPCS0PLBRDDBUS71 input)
			(conn PPCS0PLBRDDBUS71 PPCS0PLBRDDBUS71 <== PPC440 PPCS0PLBRDDBUS71)
		)
		(element CPMINTERCONNECTCLKEN 1
			(pin CPMINTERCONNECTCLKEN output)
			(conn CPMINTERCONNECTCLKEN CPMINTERCONNECTCLKEN ==> PPC440 CPMINTERCONNECTCLKEN)
		)
		(element MCMIREADDATA85 1
			(pin MCMIREADDATA85 output)
			(conn MCMIREADDATA85 MCMIREADDATA85 ==> PPC440 MCMIREADDATA85)
		)
		(element PPCS0PLBRDDBUS87 1
			(pin PPCS0PLBRDDBUS87 input)
			(conn PPCS0PLBRDDBUS87 PPCS0PLBRDDBUS87 <== PPC440 PPCS0PLBRDDBUS87)
		)
		(element MCMIREADDATA13 1
			(pin MCMIREADDATA13 output)
			(conn MCMIREADDATA13 MCMIREADDATA13 ==> PPC440 MCMIREADDATA13)
		)
		(element CPMC440TIMERCLOCKINV 3
			(pin CPMC440TIMERCLOCK_B input)
			(pin CPMC440TIMERCLOCK input)
			(pin OUT output)
			(cfg CPMC440TIMERCLOCK_B CPMC440TIMERCLOCK)
			(conn CPMC440TIMERCLOCKINV OUT ==> PPC440 CPMC440TIMERCLOCK)
			(conn CPMC440TIMERCLOCKINV CPMC440TIMERCLOCK_B <== CPMC440TIMERCLOCK CPMC440TIMERCLOCK)
			(conn CPMC440TIMERCLOCKINV CPMC440TIMERCLOCK <== CPMC440TIMERCLOCK CPMC440TIMERCLOCK)
		)
		(element APUFCMRADATA29 1
			(pin APUFCMRADATA29 input)
			(conn APUFCMRADATA29 APUFCMRADATA29 <== PPC440 APUFCMRADATA29)
		)
		(element DMA1TXIRQ 1
			(pin DMA1TXIRQ input)
			(conn DMA1TXIRQ DMA1TXIRQ <== PPC440 DMA1TXIRQ)
		)
		(element PLBPPCS0WRDBUS16 1
			(pin PLBPPCS0WRDBUS16 output)
			(conn PLBPPCS0WRDBUS16 PLBPPCS0WRDBUS16 ==> PPC440 PLBPPCS0WRDBUS16)
		)
		(element APUFCMRADATA4 1
			(pin APUFCMRADATA4 input)
			(conn APUFCMRADATA4 APUFCMRADATA4 <== PPC440 APUFCMRADATA4)
		)
		(element PPCMPLBWRDBUS114 1
			(pin PPCMPLBWRDBUS114 input)
			(conn PPCMPLBWRDBUS114 PPCMPLBWRDBUS114 <== PPC440 PPCMPLBWRDBUS114)
		)
		(element APUFCMLOADDATA25 1
			(pin APUFCMLOADDATA25 input)
			(conn APUFCMLOADDATA25 APUFCMLOADDATA25 <== PPC440 APUFCMLOADDATA25)
		)
		(element PPCS0PLBRDDBUS121 1
			(pin PPCS0PLBRDDBUS121 input)
			(conn PPCS0PLBRDDBUS121 PPCS0PLBRDDBUS121 <== PPC440 PPCS0PLBRDDBUS121)
		)
		(element APUFCMLOADBYTEADDR1 1
			(pin APUFCMLOADBYTEADDR1 input)
			(conn APUFCMLOADBYTEADDR1 APUFCMLOADBYTEADDR1 <== PPC440 APUFCMLOADBYTEADDR1)
		)
		(element APUFCMRADATA9 1
			(pin APUFCMRADATA9 input)
			(conn APUFCMRADATA9 APUFCMRADATA9 <== PPC440 APUFCMRADATA9)
		)
		(element C440TRCTRIGGEREVENTTYPE3 1
			(pin C440TRCTRIGGEREVENTTYPE3 input)
			(conn C440TRCTRIGGEREVENTTYPE3 C440TRCTRIGGEREVENTTYPE3 <== PPC440 C440TRCTRIGGEREVENTTYPE3)
		)
		(element LLDMA2RXD30 1
			(pin LLDMA2RXD30 output)
			(conn LLDMA2RXD30 LLDMA2RXD30 ==> PPC440 LLDMA2RXD30)
		)
		(element PLBPPCS0WRDBUS50 1
			(pin PLBPPCS0WRDBUS50 output)
			(conn PLBPPCS0WRDBUS50 PLBPPCS0WRDBUS50 ==> PPC440 PLBPPCS0WRDBUS50)
		)
		(element MCMIREADDATA70 1
			(pin MCMIREADDATA70 output)
			(conn MCMIREADDATA70 MCMIREADDATA70 ==> PPC440 MCMIREADDATA70)
		)
		(element PLBPPCS0WRDBUS82 1
			(pin PLBPPCS0WRDBUS82 output)
			(conn PLBPPCS0WRDBUS82 PLBPPCS0WRDBUS82 ==> PPC440 PLBPPCS0WRDBUS82)
		)
		(element PPCDIAGPORTA11 1
			(pin PPCDIAGPORTA11 input)
			(conn PPCDIAGPORTA11 PPCDIAGPORTA11 <== PPC440 PPCDIAGPORTA11)
		)
		(element FCMAPURESULT30 1
			(pin FCMAPURESULT30 output)
			(conn FCMAPURESULT30 FCMAPURESULT30 ==> PPC440 FCMAPURESULT30)
		)
		(element DMA1LLTXD25 1
			(pin DMA1LLTXD25 input)
			(conn DMA1LLTXD25 DMA1LLTXD25 <== PPC440 DMA1LLTXD25)
		)
		(element TIEC440PVR28 1
			(pin TIEC440PVR28 output)
			(conn TIEC440PVR28 TIEC440PVR28 ==> PPC440 TIEC440PVR28)
		)
		(element PLBPPCS0TATTRIBUTE14 1
			(pin PLBPPCS0TATTRIBUTE14 output)
			(conn PLBPPCS0TATTRIBUTE14 PLBPPCS0TATTRIBUTE14 ==> PPC440 PLBPPCS0TATTRIBUTE14)
		)
		(element TIEC440PVRTEST22 1
			(pin TIEC440PVRTEST22 output)
			(conn TIEC440PVRTEST22 TIEC440PVRTEST22 ==> PPC440 TIEC440PVRTEST22)
		)
		(element FCMAPUSTOREDATA116 1
			(pin FCMAPUSTOREDATA116 output)
			(conn FCMAPUSTOREDATA116 FCMAPUSTOREDATA116 ==> PPC440 FCMAPUSTOREDATA116)
		)
		(element FCMAPUSTOREDATA84 1
			(pin FCMAPUSTOREDATA84 output)
			(conn FCMAPUSTOREDATA84 FCMAPUSTOREDATA84 ==> PPC440 FCMAPUSTOREDATA84)
		)
		(element PPCMPLBWRDBUS14 1
			(pin PPCMPLBWRDBUS14 input)
			(conn PPCMPLBWRDBUS14 PPCMPLBWRDBUS14 <== PPC440 PPCMPLBWRDBUS14)
		)
		(element PPCDIAGPORTB18 1
			(pin PPCDIAGPORTB18 input)
			(conn PPCDIAGPORTB18 PPCDIAGPORTB18 <== PPC440 PPCDIAGPORTB18)
		)
		(element MIMCWRITEDATA119 1
			(pin MIMCWRITEDATA119 input)
			(conn MIMCWRITEDATA119 MIMCWRITEDATA119 <== PPC440 MIMCWRITEDATA119)
		)
		(element PPCMPLBTATTRIBUTE15 1
			(pin PPCMPLBTATTRIBUTE15 input)
			(conn PPCMPLBTATTRIBUTE15 PPCMPLBTATTRIBUTE15 <== PPC440 PPCMPLBTATTRIBUTE15)
		)
		(element APUFCMINSTRUCTION24 1
			(pin APUFCMINSTRUCTION24 input)
			(conn APUFCMINSTRUCTION24 APUFCMINSTRUCTION24 <== PPC440 APUFCMINSTRUCTION24)
		)
		(element PLBPPCS0WRDBUS116 1
			(pin PLBPPCS0WRDBUS116 output)
			(conn PLBPPCS0WRDBUS116 PLBPPCS0WRDBUS116 ==> PPC440 PLBPPCS0WRDBUS116)
		)
		(element LLDMA0RXD23 1
			(pin LLDMA0RXD23 output)
			(conn LLDMA0RXD23 LLDMA0RXD23 ==> PPC440 LLDMA0RXD23)
		)
		(element PPCMPLBWRDBUS120 1
			(pin PPCMPLBWRDBUS120 input)
			(conn PPCMPLBWRDBUS120 PPCMPLBWRDBUS120 <== PPC440 PPCMPLBWRDBUS120)
		)
		(element PPCDIAGPORTA27 1
			(pin PPCDIAGPORTA27 input)
			(conn PPCDIAGPORTA27 PPCDIAGPORTA27 <== PPC440 PPCDIAGPORTA27)
		)
		(element PLBPPCS1WRDBUS27 1
			(pin PLBPPCS1WRDBUS27 output)
			(conn PLBPPCS1WRDBUS27 PLBPPCS1WRDBUS27 ==> PPC440 PLBPPCS1WRDBUS27)
		)
		(element PLBPPCS0WRDBUS38 1
			(pin PLBPPCS0WRDBUS38 output)
			(conn PLBPPCS0WRDBUS38 PLBPPCS0WRDBUS38 ==> PPC440 PLBPPCS0WRDBUS38)
		)
		(element DCRPPCDMDBUSIN9 1
			(pin DCRPPCDMDBUSIN9 output)
			(conn DCRPPCDMDBUSIN9 DCRPPCDMDBUSIN9 ==> PPC440 DCRPPCDMDBUSIN9)
		)
		(element FCMAPUSTOREDATA121 1
			(pin FCMAPUSTOREDATA121 output)
			(conn FCMAPUSTOREDATA121 FCMAPUSTOREDATA121 ==> PPC440 FCMAPUSTOREDATA121)
		)
		(element PLBPPCMRDDBUS51 1
			(pin PLBPPCMRDDBUS51 output)
			(conn PLBPPCMRDDBUS51 PLBPPCMRDDBUS51 ==> PPC440 PLBPPCMRDDBUS51)
		)
		(element LLDMA1RXSOPN 1
			(pin LLDMA1RXSOPN output)
			(conn LLDMA1RXSOPN LLDMA1RXSOPN ==> PPC440 LLDMA1RXSOPN)
		)
		(element MCMIREADDATA39 1
			(pin MCMIREADDATA39 output)
			(conn MCMIREADDATA39 MCMIREADDATA39 ==> PPC440 MCMIREADDATA39)
		)
		(element PLBPPCS0ABUS11 1
			(pin PLBPPCS0ABUS11 output)
			(conn PLBPPCS0ABUS11 PLBPPCS0ABUS11 ==> PPC440 PLBPPCS0ABUS11)
		)
		(element PPCMPLBWRDBUS1 1
			(pin PPCMPLBWRDBUS1 input)
			(conn PPCMPLBWRDBUS1 PPCMPLBWRDBUS1 <== PPC440 PPCMPLBWRDBUS1)
		)
		(element PPCDIAGPORTB66 1
			(pin PPCDIAGPORTB66 input)
			(conn PPCDIAGPORTB66 PPCDIAGPORTB66 <== PPC440 PPCDIAGPORTB66)
		)
		(element DMA0LLTXD26 1
			(pin DMA0LLTXD26 input)
			(conn DMA0LLTXD26 DMA0LLTXD26 <== PPC440 DMA0LLTXD26)
		)
		(element FCMAPUSTOREDATA5 1
			(pin FCMAPUSTOREDATA5 output)
			(conn FCMAPUSTOREDATA5 FCMAPUSTOREDATA5 ==> PPC440 FCMAPUSTOREDATA5)
		)
		(element PLBPPCMRDDBUS11 1
			(pin PLBPPCMRDDBUS11 output)
			(conn PLBPPCMRDDBUS11 PLBPPCMRDDBUS11 ==> PPC440 PLBPPCMRDDBUS11)
		)
		(element PPCDIAGPORTB11 1
			(pin PPCDIAGPORTB11 input)
			(conn PPCDIAGPORTB11 PPCDIAGPORTB11 <== PPC440 PPCDIAGPORTB11)
		)
		(element PLBPPCS0WRDBUS6 1
			(pin PLBPPCS0WRDBUS6 output)
			(conn PLBPPCS0WRDBUS6 PLBPPCS0WRDBUS6 ==> PPC440 PLBPPCS0WRDBUS6)
		)
		(element MIMCWRITEDATA97 1
			(pin MIMCWRITEDATA97 input)
			(conn MIMCWRITEDATA97 MIMCWRITEDATA97 <== PPC440 MIMCWRITEDATA97)
		)
		(element FCMAPUSTOREDATA9 1
			(pin FCMAPUSTOREDATA9 output)
			(conn FCMAPUSTOREDATA9 FCMAPUSTOREDATA9 ==> PPC440 FCMAPUSTOREDATA9)
		)
		(element PPCS1PLBRDDBUS6 1
			(pin PPCS1PLBRDDBUS6 input)
			(conn PPCS1PLBRDDBUS6 PPCS1PLBRDDBUS6 <== PPC440 PPCS1PLBRDDBUS6)
		)
		(element FCMAPUSTOREDATA44 1
			(pin FCMAPUSTOREDATA44 output)
			(conn FCMAPUSTOREDATA44 FCMAPUSTOREDATA44 ==> PPC440 FCMAPUSTOREDATA44)
		)
		(element C440TRCTRIGGEREVENTTYPE4 1
			(pin C440TRCTRIGGEREVENTTYPE4 input)
			(conn C440TRCTRIGGEREVENTTYPE4 C440TRCTRIGGEREVENTTYPE4 <== PPC440 C440TRCTRIGGEREVENTTYPE4)
		)
		(element PPCMPLBTATTRIBUTE4 1
			(pin PPCMPLBTATTRIBUTE4 input)
			(conn PPCMPLBTATTRIBUTE4 PPCMPLBTATTRIBUTE4 <== PPC440 PPCMPLBTATTRIBUTE4)
		)
		(element PPCDIAGPORTA4 1
			(pin PPCDIAGPORTA4 input)
			(conn PPCDIAGPORTA4 PPCDIAGPORTA4 <== PPC440 PPCDIAGPORTA4)
		)
		(element PLBPPCMRDDBUS120 1
			(pin PLBPPCMRDDBUS120 output)
			(conn PLBPPCMRDDBUS120 PLBPPCMRDDBUS120 ==> PPC440 PLBPPCMRDDBUS120)
		)
		(element TIEC440PVRTEST11 1
			(pin TIEC440PVRTEST11 output)
			(conn TIEC440PVRTEST11 TIEC440PVRTEST11 ==> PPC440 TIEC440PVRTEST11)
		)
		(element BISTC440ARRAYISOLATEN 1
			(pin BISTC440ARRAYISOLATEN output)
			(conn BISTC440ARRAYISOLATEN BISTC440ARRAYISOLATEN ==> PPC440 BISTC440ARRAYISOLATEN)
		)
		(element PLBPPCMRDDBUS98 1
			(pin PLBPPCMRDDBUS98 output)
			(conn PLBPPCMRDDBUS98 PLBPPCMRDDBUS98 ==> PPC440 PLBPPCMRDDBUS98)
		)
		(element PLBPPCS0TYPE0 1
			(pin PLBPPCS0TYPE0 output)
			(conn PLBPPCS0TYPE0 PLBPPCS0TYPE0 ==> PPC440 PLBPPCS0TYPE0)
		)
		(element MCMIREADDATA40 1
			(pin MCMIREADDATA40 output)
			(conn MCMIREADDATA40 MCMIREADDATA40 ==> PPC440 MCMIREADDATA40)
		)
		(element PPCS0PLBRDDBUS12 1
			(pin PPCS0PLBRDDBUS12 input)
			(conn PPCS0PLBRDDBUS12 PPCS0PLBRDDBUS12 <== PPC440 PPCS0PLBRDDBUS12)
		)
		(element PLBPPCS1RNW 1
			(pin PLBPPCS1RNW output)
			(conn PLBPPCS1RNW PLBPPCS1RNW ==> PPC440 PLBPPCS1RNW)
		)
		(element PPCMPLBUABUS30 1
			(pin PPCMPLBUABUS30 input)
			(conn PPCMPLBUABUS30 PPCMPLBUABUS30 <== PPC440 PPCMPLBUABUS30)
		)
		(element DMA0LLTXD20 1
			(pin DMA0LLTXD20 input)
			(conn DMA0LLTXD20 DMA0LLTXD20 <== PPC440 DMA0LLTXD20)
		)
		(element DMA3LLTXREM0 1
			(pin DMA3LLTXREM0 input)
			(conn DMA3LLTXREM0 DMA3LLTXREM0 <== PPC440 DMA3LLTXREM0)
		)
		(element PPCS0PLBRDDBUS55 1
			(pin PPCS0PLBRDDBUS55 input)
			(conn PPCS0PLBRDDBUS55 PPCS0PLBRDDBUS55 <== PPC440 PPCS0PLBRDDBUS55)
		)
		(element DBGC440DEBUGHALT 1
			(pin DBGC440DEBUGHALT output)
			(conn DBGC440DEBUGHALT DBGC440DEBUGHALT ==> PPC440 DBGC440DEBUGHALT)
		)
		(element PPCS1PLBRDDBUS41 1
			(pin PPCS1PLBRDDBUS41 input)
			(conn PPCS1PLBRDDBUS41 PPCS1PLBRDDBUS41 <== PPC440 PPCS1PLBRDDBUS41)
		)
		(element FCMAPUSTOREDATA26 1
			(pin FCMAPUSTOREDATA26 output)
			(conn FCMAPUSTOREDATA26 FCMAPUSTOREDATA26 ==> PPC440 FCMAPUSTOREDATA26)
		)
		(element LLDMA2RXSRCRDYN 1
			(pin LLDMA2RXSRCRDYN output)
			(conn LLDMA2RXSRCRDYN LLDMA2RXSRCRDYN ==> PPC440 LLDMA2RXSRCRDYN)
		)
		(element PPCDS_ASYNCMODE 0
			(cfg FALSE TRUE)
		)
		(element PPCMPLBWRDBUS103 1
			(pin PPCMPLBWRDBUS103 input)
			(conn PPCMPLBWRDBUS103 PPCMPLBWRDBUS103 <== PPC440 PPCMPLBWRDBUS103)
		)
		(element PPCDIAGPORTC4 1
			(pin PPCDIAGPORTC4 input)
			(conn PPCDIAGPORTC4 PPCDIAGPORTC4 <== PPC440 PPCDIAGPORTC4)
		)
		(element PPCMPLBWRDBUS43 1
			(pin PPCMPLBWRDBUS43 input)
			(conn PPCMPLBWRDBUS43 PPCMPLBWRDBUS43 <== PPC440 PPCMPLBWRDBUS43)
		)
		(element APUFCMLOADDATA107 1
			(pin APUFCMLOADDATA107 input)
			(conn APUFCMLOADDATA107 APUFCMLOADDATA107 <== PPC440 APUFCMLOADDATA107)
		)
		(element DCRPPCDMDBUSIN22 1
			(pin DCRPPCDMDBUSIN22 output)
			(conn DCRPPCDMDBUSIN22 DCRPPCDMDBUSIN22 ==> PPC440 DCRPPCDMDBUSIN22)
		)
		(element PPCDIAGPORTB86 1
			(pin PPCDIAGPORTB86 input)
			(conn PPCDIAGPORTB86 PPCDIAGPORTB86 <== PPC440 PPCDIAGPORTB86)
		)
		(element LLDMA0RXD12 1
			(pin LLDMA0RXD12 output)
			(conn LLDMA0RXD12 LLDMA0RXD12 ==> PPC440 LLDMA0RXD12)
		)
		(element PPCS1PLBMBUSY3 1
			(pin PPCS1PLBMBUSY3 input)
			(conn PPCS1PLBMBUSY3 PPCS1PLBMBUSY3 <== PPC440 PPCS1PLBMBUSY3)
		)
		(element PPCS1PLBRDDBUS31 1
			(pin PPCS1PLBRDDBUS31 input)
			(conn PPCS1PLBRDDBUS31 PPCS1PLBRDDBUS31 <== PPC440 PPCS1PLBRDDBUS31)
		)
		(element APUFCMLOADDATA84 1
			(pin APUFCMLOADDATA84 input)
			(conn APUFCMLOADDATA84 APUFCMLOADDATA84 <== PPC440 APUFCMLOADDATA84)
		)
		(element LLDMA0RXD1 1
			(pin LLDMA0RXD1 output)
			(conn LLDMA0RXD1 LLDMA0RXD1 ==> PPC440 LLDMA0RXD1)
		)
		(element PPCS1PLBRDDBUS109 1
			(pin PPCS1PLBRDDBUS109 input)
			(conn PPCS1PLBRDDBUS109 PPCS1PLBRDDBUS109 <== PPC440 PPCS1PLBRDDBUS109)
		)
		(element DMA2LLTXD16 1
			(pin DMA2LLTXD16 input)
			(conn DMA2LLTXD16 DMA2LLTXD16 <== PPC440 DMA2LLTXD16)
		)
		(element C440MBISTFAIL 1
			(pin C440MBISTFAIL input)
			(conn C440MBISTFAIL C440MBISTFAIL <== PPC440 C440MBISTFAIL)
		)
		(element PLBPPCMRDDBUS116 1
			(pin PLBPPCMRDDBUS116 output)
			(conn PLBPPCMRDDBUS116 PLBPPCMRDDBUS116 ==> PPC440 PLBPPCMRDDBUS116)
		)
		(element PPCS0PLBRDDBUS107 1
			(pin PPCS0PLBRDDBUS107 input)
			(conn PPCS0PLBRDDBUS107 PPCS0PLBRDDBUS107 <== PPC440 PPCS0PLBRDDBUS107)
		)
		(element PPCMPLBWRDBUS73 1
			(pin PPCMPLBWRDBUS73 input)
			(conn PPCMPLBWRDBUS73 PPCMPLBWRDBUS73 <== PPC440 PPCMPLBWRDBUS73)
		)
		(element APUFCMINSTRUCTION3 1
			(pin APUFCMINSTRUCTION3 input)
			(conn APUFCMINSTRUCTION3 APUFCMINSTRUCTION3 <== PPC440 APUFCMINSTRUCTION3)
		)
		(element FCMAPUSTOREDATA109 1
			(pin FCMAPUSTOREDATA109 output)
			(conn FCMAPUSTOREDATA109 FCMAPUSTOREDATA109 ==> PPC440 FCMAPUSTOREDATA109)
		)
		(element PLBPPCS1WRDBUS51 1
			(pin PLBPPCS1WRDBUS51 output)
			(conn PLBPPCS1WRDBUS51 PLBPPCS1WRDBUS51 ==> PPC440 PLBPPCS1WRDBUS51)
		)
		(element PPCS1PLBRDDBUS127 1
			(pin PPCS1PLBRDDBUS127 input)
			(conn PPCS1PLBRDDBUS127 PPCS1PLBRDDBUS127 <== PPC440 PPCS1PLBRDDBUS127)
		)
		(element LLDMA3RXD3 1
			(pin LLDMA3RXD3 output)
			(conn LLDMA3RXD3 LLDMA3RXD3 ==> PPC440 LLDMA3RXD3)
		)
		(element APUFCMLOADDATA119 1
			(pin APUFCMLOADDATA119 input)
			(conn APUFCMLOADDATA119 APUFCMLOADDATA119 <== PPC440 APUFCMLOADDATA119)
		)
		(element PPCS1PLBRDDBUS55 1
			(pin PPCS1PLBRDDBUS55 input)
			(conn PPCS1PLBRDDBUS55 PPCS1PLBRDDBUS55 <== PPC440 PPCS1PLBRDDBUS55)
		)
		(element PPCMPLBABUS5 1
			(pin PPCMPLBABUS5 input)
			(conn PPCMPLBABUS5 PPCMPLBABUS5 <== PPC440 PPCMPLBABUS5)
		)
		(element TIEC440DCURDTOUCHPLBPRIO0 1
			(pin TIEC440DCURDTOUCHPLBPRIO0 output)
			(conn TIEC440DCURDTOUCHPLBPRIO0 TIEC440DCURDTOUCHPLBPRIO0 ==> PPC440 TIEC440DCURDTOUCHPLBPRIO0)
		)
		(element PPCS0PLBRDDBUS111 1
			(pin PPCS0PLBRDDBUS111 input)
			(conn PPCS0PLBRDDBUS111 PPCS0PLBRDDBUS111 <== PPC440 PPCS0PLBRDDBUS111)
		)
		(element MCMIREADDATA59 1
			(pin MCMIREADDATA59 output)
			(conn MCMIREADDATA59 MCMIREADDATA59 ==> PPC440 MCMIREADDATA59)
		)
		(element PLBPPCMRDDACK 1
			(pin PLBPPCMRDDACK output)
			(conn PLBPPCMRDDACK PLBPPCMRDDACK ==> PPC440 PLBPPCMRDDACK)
		)
		(element APUFCMLOADDATA13 1
			(pin APUFCMLOADDATA13 input)
			(conn APUFCMLOADDATA13 APUFCMLOADDATA13 <== PPC440 APUFCMLOADDATA13)
		)
		(element PPCDIAGPORTB54 1
			(pin PPCDIAGPORTB54 input)
			(conn PPCDIAGPORTB54 PPCDIAGPORTB54 <== PPC440 PPCDIAGPORTB54)
		)
		(element PPCDIAGPORTA35 1
			(pin PPCDIAGPORTA35 input)
			(conn PPCDIAGPORTA35 PPCDIAGPORTA35 <== PPC440 PPCDIAGPORTA35)
		)
		(element PLBPPCS0REQPRI0 1
			(pin PLBPPCS0REQPRI0 output)
			(conn PLBPPCS0REQPRI0 PLBPPCS0REQPRI0 ==> PPC440 PLBPPCS0REQPRI0)
		)
		(element LLDMA3RXD13 1
			(pin LLDMA3RXD13 output)
			(conn LLDMA3RXD13 LLDMA3RXD13 ==> PPC440 LLDMA3RXD13)
		)
		(element PLBPPCS1WRDBUS75 1
			(pin PLBPPCS1WRDBUS75 output)
			(conn PLBPPCS1WRDBUS75 PLBPPCS1WRDBUS75 ==> PPC440 PLBPPCS1WRDBUS75)
		)
		(element PPCDIAGPORTB24 1
			(pin PPCDIAGPORTB24 input)
			(conn PPCDIAGPORTB24 PPCDIAGPORTB24 <== PPC440 PPCDIAGPORTB24)
		)
		(element RSTC440RESETCHIP 1
			(pin RSTC440RESETCHIP output)
			(conn RSTC440RESETCHIP RSTC440RESETCHIP ==> PPC440 RSTC440RESETCHIP)
		)
		(element PLBPPCS0WRDBUS28 1
			(pin PLBPPCS0WRDBUS28 output)
			(conn PLBPPCS0WRDBUS28 PLBPPCS0WRDBUS28 ==> PPC440 PLBPPCS0WRDBUS28)
		)
		(element PPCDIAGPORTB89 1
			(pin PPCDIAGPORTB89 input)
			(conn PPCDIAGPORTB89 PPCDIAGPORTB89 <== PPC440 PPCDIAGPORTB89)
		)
		(element PPCS0PLBRDDBUS80 1
			(pin PPCS0PLBRDDBUS80 input)
			(conn PPCS0PLBRDDBUS80 PPCS0PLBRDDBUS80 <== PPC440 PPCS0PLBRDDBUS80)
		)
		(element PPCDIAGPORTB125 1
			(pin PPCDIAGPORTB125 input)
			(conn PPCDIAGPORTB125 PPCDIAGPORTB125 <== PPC440 PPCDIAGPORTB125)
		)
		(element PPCS0PLBRDDBUS20 1
			(pin PPCS0PLBRDDBUS20 input)
			(conn PPCS0PLBRDDBUS20 PPCS0PLBRDDBUS20 <== PPC440 PPCS0PLBRDDBUS20)
		)
		(element MIMCWRITEDATA72 1
			(pin MIMCWRITEDATA72 input)
			(conn MIMCWRITEDATA72 MIMCWRITEDATA72 <== PPC440 MIMCWRITEDATA72)
		)
		(element PLBPPCS1ABUS28 1
			(pin PLBPPCS1ABUS28 output)
			(conn PLBPPCS1ABUS28 PLBPPCS1ABUS28 ==> PPC440 PLBPPCS1ABUS28)
		)
		(element PPCS1PLBRDDBUS39 1
			(pin PPCS1PLBRDDBUS39 input)
			(conn PPCS1PLBRDDBUS39 PPCS1PLBRDDBUS39 <== PPC440 PPCS1PLBRDDBUS39)
		)
		(element DMA1LLTXD9 1
			(pin DMA1LLTXD9 input)
			(conn DMA1LLTXD9 DMA1LLTXD9 <== PPC440 DMA1LLTXD9)
		)
		(element LLDMA3RXD19 1
			(pin LLDMA3RXD19 output)
			(conn LLDMA3RXD19 LLDMA3RXD19 ==> PPC440 LLDMA3RXD19)
		)
		(element PPCS1PLBRDDBUS104 1
			(pin PPCS1PLBRDDBUS104 input)
			(conn PPCS1PLBRDDBUS104 PPCS1PLBRDDBUS104 <== PPC440 PPCS1PLBRDDBUS104)
		)
		(element PPCMPLBBE8 1
			(pin PPCMPLBBE8 input)
			(conn PPCMPLBBE8 PPCMPLBBE8 <== PPC440 PPCMPLBBE8)
		)
		(element PPCS0PLBRDDBUS43 1
			(pin PPCS0PLBRDDBUS43 input)
			(conn PPCS0PLBRDDBUS43 PPCS0PLBRDDBUS43 <== PPC440 PPCS0PLBRDDBUS43)
		)
		(element LLDMA3RXSOPN 1
			(pin LLDMA3RXSOPN output)
			(conn LLDMA3RXSOPN LLDMA3RXSOPN ==> PPC440 LLDMA3RXSOPN)
		)
		(element APUFCMLOADDATA32 1
			(pin APUFCMLOADDATA32 input)
			(conn APUFCMLOADDATA32 APUFCMLOADDATA32 <== PPC440 APUFCMLOADDATA32)
		)
		(element DMA2LLTXD5 1
			(pin DMA2LLTXD5 input)
			(conn DMA2LLTXD5 DMA2LLTXD5 <== PPC440 DMA2LLTXD5)
		)
		(element APUFCMRBDATA6 1
			(pin APUFCMRBDATA6 input)
			(conn APUFCMRBDATA6 APUFCMRBDATA6 <== PPC440 APUFCMRBDATA6)
		)
		(element PLBPPCS0WRDBUS27 1
			(pin PLBPPCS0WRDBUS27 output)
			(conn PLBPPCS0WRDBUS27 PLBPPCS0WRDBUS27 ==> PPC440 PLBPPCS0WRDBUS27)
		)
		(element APUFCMRBDATA17 1
			(pin APUFCMRBDATA17 input)
			(conn APUFCMRBDATA17 APUFCMRBDATA17 <== PPC440 APUFCMRBDATA17)
		)
		(element DMA1LLTXD6 1
			(pin DMA1LLTXD6 input)
			(conn DMA1LLTXD6 DMA1LLTXD6 <== PPC440 DMA1LLTXD6)
		)
		(element PPCS0PLBRDWDADDR1 1
			(pin PPCS0PLBRDWDADDR1 input)
			(conn PPCS0PLBRDWDADDR1 PPCS0PLBRDWDADDR1 <== PPC440 PPCS0PLBRDWDADDR1)
		)
		(element APUFCMINSTRUCTION17 1
			(pin APUFCMINSTRUCTION17 input)
			(conn APUFCMINSTRUCTION17 APUFCMINSTRUCTION17 <== PPC440 APUFCMINSTRUCTION17)
		)
		(element DMA0LLRXDSTRDYN 1
			(pin DMA0LLRXDSTRDYN input)
			(conn DMA0LLRXDSTRDYN DMA0LLRXDSTRDYN <== PPC440 DMA0LLRXDSTRDYN)
		)
		(element PPCMPLBWRDBUS92 1
			(pin PPCMPLBWRDBUS92 input)
			(conn PPCMPLBWRDBUS92 PPCMPLBWRDBUS92 <== PPC440 PPCMPLBWRDBUS92)
		)
		(element DMA3LLTXD9 1
			(pin DMA3LLTXD9 input)
			(conn DMA3LLTXD9 DMA3LLTXD9 <== PPC440 DMA3LLTXD9)
		)
		(element MCMIREADDATA117 1
			(pin MCMIREADDATA117 output)
			(conn MCMIREADDATA117 MCMIREADDATA117 ==> PPC440 MCMIREADDATA117)
		)
		(element DCRPPCDSABUS2 1
			(pin DCRPPCDSABUS2 output)
			(conn DCRPPCDSABUS2 DCRPPCDSABUS2 ==> PPC440 DCRPPCDSABUS2)
		)
		(element PLBPPCS1WRDBUS69 1
			(pin PLBPPCS1WRDBUS69 output)
			(conn PLBPPCS1WRDBUS69 PLBPPCS1WRDBUS69 ==> PPC440 PLBPPCS1WRDBUS69)
		)
		(element LLDMA3RXD28 1
			(pin LLDMA3RXD28 output)
			(conn LLDMA3RXD28 LLDMA3RXD28 ==> PPC440 LLDMA3RXD28)
		)
		(element MIMCADDRESS10 1
			(pin MIMCADDRESS10 input)
			(conn MIMCADDRESS10 MIMCADDRESS10 <== PPC440 MIMCADDRESS10)
		)
		(element PLBPPCS0WRDBUS65 1
			(pin PLBPPCS0WRDBUS65 output)
			(conn PLBPPCS0WRDBUS65 PLBPPCS0WRDBUS65 ==> PPC440 PLBPPCS0WRDBUS65)
		)
		(element PLBPPCS1BE3 1
			(pin PLBPPCS1BE3 output)
			(conn PLBPPCS1BE3 PLBPPCS1BE3 ==> PPC440 PLBPPCS1BE3)
		)
		(element MCMIREADDATA46 1
			(pin MCMIREADDATA46 output)
			(conn MCMIREADDATA46 MCMIREADDATA46 ==> PPC440 MCMIREADDATA46)
		)
		(element DMA3LLTXD0 1
			(pin DMA3LLTXD0 input)
			(conn DMA3LLTXD0 DMA3LLTXD0 <== PPC440 DMA3LLTXD0)
		)
		(element LLDMA2RXD14 1
			(pin LLDMA2RXD14 output)
			(conn LLDMA2RXD14 LLDMA2RXD14 ==> PPC440 LLDMA2RXD14)
		)
		(element PLBPPCS0ABUS18 1
			(pin PLBPPCS0ABUS18 output)
			(conn PLBPPCS0ABUS18 PLBPPCS0ABUS18 ==> PPC440 PLBPPCS0ABUS18)
		)
		(element MIMCADDRESS15 1
			(pin MIMCADDRESS15 input)
			(conn MIMCADDRESS15 MIMCADDRESS15 <== PPC440 MIMCADDRESS15)
		)
		(element PPCDIAGPORTB17 1
			(pin PPCDIAGPORTB17 input)
			(conn PPCDIAGPORTB17 PPCDIAGPORTB17 <== PPC440 PPCDIAGPORTB17)
		)
		(element LLDMA0RXD13 1
			(pin LLDMA0RXD13 output)
			(conn LLDMA0RXD13 LLDMA0RXD13 ==> PPC440 LLDMA0RXD13)
		)
		(element PPCS0PLBRDDBUS32 1
			(pin PPCS0PLBRDDBUS32 input)
			(conn PPCS0PLBRDDBUS32 PPCS0PLBRDDBUS32 <== PPC440 PPCS0PLBRDDBUS32)
		)
		(element FCMAPUSTOREDATA76 1
			(pin FCMAPUSTOREDATA76 output)
			(conn FCMAPUSTOREDATA76 FCMAPUSTOREDATA76 ==> PPC440 FCMAPUSTOREDATA76)
		)
		(element CPMDMA1LLCLKINV 3
			(pin CPMDMA1LLCLK_B input)
			(pin CPMDMA1LLCLK input)
			(pin OUT output)
			(cfg CPMDMA1LLCLK_B CPMDMA1LLCLK)
			(conn CPMDMA1LLCLKINV OUT ==> PPC440 CPMDMA1LLCLK)
			(conn CPMDMA1LLCLKINV CPMDMA1LLCLK_B <== CPMDMA1LLCLK CPMDMA1LLCLK)
			(conn CPMDMA1LLCLKINV CPMDMA1LLCLK <== CPMDMA1LLCLK CPMDMA1LLCLK)
		)
		(element C440TRCTRACESTATUS1 1
			(pin C440TRCTRACESTATUS1 input)
			(conn C440TRCTRACESTATUS1 C440TRCTRACESTATUS1 <== PPC440 C440TRCTRACESTATUS1)
		)
		(element MCMIREADDATA84 1
			(pin MCMIREADDATA84 output)
			(conn MCMIREADDATA84 MCMIREADDATA84 ==> PPC440 MCMIREADDATA84)
		)
		(element CPMDMA3LLCLKINV 3
			(pin CPMDMA3LLCLK_B input)
			(pin CPMDMA3LLCLK input)
			(pin OUT output)
			(cfg CPMDMA3LLCLK_B CPMDMA3LLCLK)
			(conn CPMDMA3LLCLKINV OUT ==> PPC440 CPMDMA3LLCLK)
			(conn CPMDMA3LLCLKINV CPMDMA3LLCLK_B <== CPMDMA3LLCLK CPMDMA3LLCLK)
			(conn CPMDMA3LLCLKINV CPMDMA3LLCLK <== CPMDMA3LLCLK CPMDMA3LLCLK)
		)
		(element PPCTSTSCANOUT6 1
			(pin PPCTSTSCANOUT6 input)
			(conn PPCTSTSCANOUT6 PPCTSTSCANOUT6 <== PPC440 PPCTSTSCANOUT6)
		)
		(element PPCS0PLBMBUSY3 1
			(pin PPCS0PLBMBUSY3 input)
			(conn PPCS0PLBMBUSY3 PPCS0PLBMBUSY3 <== PPC440 PPCS0PLBMBUSY3)
		)
		(element APUFCMFLUSH 1
			(pin APUFCMFLUSH input)
			(conn APUFCMFLUSH APUFCMFLUSH <== PPC440 APUFCMFLUSH)
		)
		(element LLDMA1RXEOFN 1
			(pin LLDMA1RXEOFN output)
			(conn LLDMA1RXEOFN LLDMA1RXEOFN ==> PPC440 LLDMA1RXEOFN)
		)
		(element DCRPPCDMDBUSIN12 1
			(pin DCRPPCDMDBUSIN12 output)
			(conn DCRPPCDMDBUSIN12 DCRPPCDMDBUSIN12 ==> PPC440 DCRPPCDMDBUSIN12)
		)
		(element CPMINTERCONNECTCLK 1
			(pin CPMINTERCONNECTCLK output)
			(conn CPMINTERCONNECTCLK CPMINTERCONNECTCLK ==> CPMINTERCONNECTCLKINV CPMINTERCONNECTCLK_B)
			(conn CPMINTERCONNECTCLK CPMINTERCONNECTCLK ==> CPMINTERCONNECTCLKINV CPMINTERCONNECTCLK)
		)
		(element APUFCMLOADDATA58 1
			(pin APUFCMLOADDATA58 input)
			(conn APUFCMLOADDATA58 APUFCMLOADDATA58 <== PPC440 APUFCMLOADDATA58)
		)
		(element PPCDSDCRDBUSIN3 1
			(pin PPCDSDCRDBUSIN3 input)
			(conn PPCDSDCRDBUSIN3 PPCDSDCRDBUSIN3 <== PPC440 PPCDSDCRDBUSIN3)
		)
		(element PPCS1PLBWAIT 1
			(pin PPCS1PLBWAIT input)
			(conn PPCS1PLBWAIT PPCS1PLBWAIT <== PPC440 PPCS1PLBWAIT)
		)
		(element PLBPPCS1ABUS10 1
			(pin PLBPPCS1ABUS10 output)
			(conn PLBPPCS1ABUS10 PLBPPCS1ABUS10 ==> PPC440 PLBPPCS1ABUS10)
		)
		(element MIMCWRITEDATA34 1
			(pin MIMCWRITEDATA34 input)
			(conn MIMCWRITEDATA34 MIMCWRITEDATA34 <== PPC440 MIMCWRITEDATA34)
		)
		(element LLDMA3RXEOPN 1
			(pin LLDMA3RXEOPN output)
			(conn LLDMA3RXEOPN LLDMA3RXEOPN ==> PPC440 LLDMA3RXEOPN)
		)
		(element FCMAPURESULT8 1
			(pin FCMAPURESULT8 output)
			(conn FCMAPURESULT8 FCMAPURESULT8 ==> PPC440 FCMAPURESULT8)
		)
		(element PLBPPCS1WRDBUS13 1
			(pin PLBPPCS1WRDBUS13 output)
			(conn PLBPPCS1WRDBUS13 PLBPPCS1WRDBUS13 ==> PPC440 PLBPPCS1WRDBUS13)
		)
		(element FCMAPUSTOREDATA111 1
			(pin FCMAPUSTOREDATA111 output)
			(conn FCMAPUSTOREDATA111 FCMAPUSTOREDATA111 ==> PPC440 FCMAPUSTOREDATA111)
		)
		(element PLBPPCS0BE9 1
			(pin PLBPPCS0BE9 output)
			(conn PLBPPCS0BE9 PLBPPCS0BE9 ==> PPC440 PLBPPCS0BE9)
		)
		(element PLBPPCS0WRDBUS0 1
			(pin PLBPPCS0WRDBUS0 output)
			(conn PLBPPCS0WRDBUS0 PLBPPCS0WRDBUS0 ==> PPC440 PLBPPCS0WRDBUS0)
		)
		(element PLBPPCS0WRDBUS7 1
			(pin PLBPPCS0WRDBUS7 output)
			(conn PLBPPCS0WRDBUS7 PLBPPCS0WRDBUS7 ==> PPC440 PLBPPCS0WRDBUS7)
		)
		(element MCMIREADDATA101 1
			(pin MCMIREADDATA101 output)
			(conn MCMIREADDATA101 MCMIREADDATA101 ==> PPC440 MCMIREADDATA101)
		)
		(element PPCS1PLBRDDBUS111 1
			(pin PPCS1PLBRDDBUS111 input)
			(conn PPCS1PLBRDDBUS111 PPCS1PLBRDDBUS111 <== PPC440 PPCS1PLBRDDBUS111)
		)
		(element PPCS0PLBMWRERR2 1
			(pin PPCS0PLBMWRERR2 input)
			(conn PPCS0PLBMWRERR2 PPCS0PLBMWRERR2 <== PPC440 PPCS0PLBMWRERR2)
		)
		(element APUFCMLOADDATA112 1
			(pin APUFCMLOADDATA112 input)
			(conn APUFCMLOADDATA112 APUFCMLOADDATA112 <== PPC440 APUFCMLOADDATA112)
		)
		(element LLDMA0RXD30 1
			(pin LLDMA0RXD30 output)
			(conn LLDMA0RXD30 LLDMA0RXD30 ==> PPC440 LLDMA0RXD30)
		)
		(element LLDMA1RXD22 1
			(pin LLDMA1RXD22 output)
			(conn LLDMA1RXD22 LLDMA1RXD22 ==> PPC440 LLDMA1RXD22)
		)
		(element PPCDIAGPORTB61 1
			(pin PPCDIAGPORTB61 input)
			(conn PPCDIAGPORTB61 PPCDIAGPORTB61 <== PPC440 PPCDIAGPORTB61)
		)
		(element PLBPPCS1BUSLOCK 1
			(pin PLBPPCS1BUSLOCK output)
			(conn PLBPPCS1BUSLOCK PLBPPCS1BUSLOCK ==> PPC440 PLBPPCS1BUSLOCK)
		)
		(element PPCDSDCRDBUSIN27 1
			(pin PPCDSDCRDBUSIN27 input)
			(conn PPCDSDCRDBUSIN27 PPCDSDCRDBUSIN27 <== PPC440 PPCDSDCRDBUSIN27)
		)
		(element PPCDIAGPORTB32 1
			(pin PPCDIAGPORTB32 input)
			(conn PPCDIAGPORTB32 PPCDIAGPORTB32 <== PPC440 PPCDIAGPORTB32)
		)
		(element PPCS1PLBRDDBUS112 1
			(pin PPCS1PLBRDDBUS112 input)
			(conn PPCS1PLBRDDBUS112 PPCS1PLBRDDBUS112 <== PPC440 PPCS1PLBRDDBUS112)
		)
		(element C440DBGSYSTEMCONTROL2 1
			(pin C440DBGSYSTEMCONTROL2 input)
			(conn C440DBGSYSTEMCONTROL2 C440DBGSYSTEMCONTROL2 <== PPC440 C440DBGSYSTEMCONTROL2)
		)
		(element MCMIREADDATA65 1
			(pin MCMIREADDATA65 output)
			(conn MCMIREADDATA65 MCMIREADDATA65 ==> PPC440 MCMIREADDATA65)
		)
		(element MCMIREADDATA78 1
			(pin MCMIREADDATA78 output)
			(conn MCMIREADDATA78 MCMIREADDATA78 ==> PPC440 MCMIREADDATA78)
		)
		(element PPCMPLBABUS17 1
			(pin PPCMPLBABUS17 input)
			(conn PPCMPLBABUS17 PPCMPLBABUS17 <== PPC440 PPCMPLBABUS17)
		)
		(element TIEC440PVRTEST16 1
			(pin TIEC440PVRTEST16 output)
			(conn TIEC440PVRTEST16 TIEC440PVRTEST16 ==> PPC440 TIEC440PVRTEST16)
		)
		(element DCRPPCDMDBUSIN4 1
			(pin DCRPPCDMDBUSIN4 output)
			(conn DCRPPCDMDBUSIN4 DCRPPCDMDBUSIN4 ==> PPC440 DCRPPCDMDBUSIN4)
		)
		(element LLDMA1RXD13 1
			(pin LLDMA1RXD13 output)
			(conn LLDMA1RXD13 LLDMA1RXD13 ==> PPC440 LLDMA1RXD13)
		)
		(element PLBPPCS0TATTRIBUTE4 1
			(pin PLBPPCS0TATTRIBUTE4 output)
			(conn PLBPPCS0TATTRIBUTE4 PLBPPCS0TATTRIBUTE4 ==> PPC440 PLBPPCS0TATTRIBUTE4)
		)
		(element MIMCWRITEDATA80 1
			(pin MIMCWRITEDATA80 input)
			(conn MIMCWRITEDATA80 MIMCWRITEDATA80 <== PPC440 MIMCWRITEDATA80)
		)
		(element APUFCMDECUDI0 1
			(pin APUFCMDECUDI0 input)
			(conn APUFCMDECUDI0 APUFCMDECUDI0 <== PPC440 APUFCMDECUDI0)
		)
		(element PLBPPCS0WRDBUS122 1
			(pin PLBPPCS0WRDBUS122 output)
			(conn PLBPPCS0WRDBUS122 PLBPPCS0WRDBUS122 ==> PPC440 PLBPPCS0WRDBUS122)
		)
		(element MIMCWRITEDATA83 1
			(pin MIMCWRITEDATA83 input)
			(conn MIMCWRITEDATA83 MIMCWRITEDATA83 <== PPC440 MIMCWRITEDATA83)
		)
		(element EICC440EXTIRQ 1
			(pin EICC440EXTIRQ output)
			(conn EICC440EXTIRQ EICC440EXTIRQ ==> PPC440 EICC440EXTIRQ)
		)
		(element MIMCBYTEENABLE10 1
			(pin MIMCBYTEENABLE10 input)
			(conn MIMCBYTEENABLE10 MIMCBYTEENABLE10 <== PPC440 MIMCBYTEENABLE10)
		)
		(element PLBPPCS1WRDBUS38 1
			(pin PLBPPCS1WRDBUS38 output)
			(conn PLBPPCS1WRDBUS38 PLBPPCS1WRDBUS38 ==> PPC440 PLBPPCS1WRDBUS38)
		)
		(element APUFCMLOADDATA106 1
			(pin APUFCMLOADDATA106 input)
			(conn APUFCMLOADDATA106 APUFCMLOADDATA106 <== PPC440 APUFCMLOADDATA106)
		)
		(element PPCDMDCRDBUSOUT31 1
			(pin PPCDMDCRDBUSOUT31 input)
			(conn PPCDMDCRDBUSOUT31 PPCDMDCRDBUSOUT31 <== PPC440 PPCDMDCRDBUSOUT31)
		)
		(element MCMIREADDATA26 1
			(pin MCMIREADDATA26 output)
			(conn MCMIREADDATA26 MCMIREADDATA26 ==> PPC440 MCMIREADDATA26)
		)
		(element MCMIREADDATA56 1
			(pin MCMIREADDATA56 output)
			(conn MCMIREADDATA56 MCMIREADDATA56 ==> PPC440 MCMIREADDATA56)
		)
		(element DMA0LLTXD18 1
			(pin DMA0LLTXD18 input)
			(conn DMA0LLTXD18 DMA0LLTXD18 <== PPC440 DMA0LLTXD18)
		)
		(element PLBPPCS1WRDBUS42 1
			(pin PLBPPCS1WRDBUS42 output)
			(conn PLBPPCS1WRDBUS42 PLBPPCS1WRDBUS42 ==> PPC440 PLBPPCS1WRDBUS42)
		)
		(element PPCTSTSCANOUT1 1
			(pin PPCTSTSCANOUT1 input)
			(conn PPCTSTSCANOUT1 PPCTSTSCANOUT1 <== PPC440 PPCTSTSCANOUT1)
		)
		(element PPCDMDCRDBUSOUT27 1
			(pin PPCDMDCRDBUSOUT27 input)
			(conn PPCDMDCRDBUSOUT27 PPCDMDCRDBUSOUT27 <== PPC440 PPCDMDCRDBUSOUT27)
		)
		(element PLBPPCS0ABUS21 1
			(pin PLBPPCS0ABUS21 output)
			(conn PLBPPCS0ABUS21 PLBPPCS0ABUS21 ==> PPC440 PLBPPCS0ABUS21)
		)
		(element PLBPPCS0RDPENDREQ 1
			(pin PLBPPCS0RDPENDREQ output)
			(conn PLBPPCS0RDPENDREQ PLBPPCS0RDPENDREQ ==> PPC440 PLBPPCS0RDPENDREQ)
		)
		(element PLBPPCS1WRDBUS47 1
			(pin PLBPPCS1WRDBUS47 output)
			(conn PLBPPCS1WRDBUS47 PLBPPCS1WRDBUS47 ==> PPC440 PLBPPCS1WRDBUS47)
		)
		(element MIMCADDRESS21 1
			(pin MIMCADDRESS21 input)
			(conn MIMCADDRESS21 MIMCADDRESS21 <== PPC440 MIMCADDRESS21)
		)
		(element PPCDIAGPORTB50 1
			(pin PPCDIAGPORTB50 input)
			(conn PPCDIAGPORTB50 PPCDIAGPORTB50 <== PPC440 PPCDIAGPORTB50)
		)
		(element PPCS0PLBWRBTERM 1
			(pin PPCS0PLBWRBTERM input)
			(conn PPCS0PLBWRBTERM PPCS0PLBWRBTERM <== PPC440 PPCS0PLBWRBTERM)
		)
		(element PLBPPCS1PAVALID 1
			(pin PLBPPCS1PAVALID output)
			(conn PLBPPCS1PAVALID PLBPPCS1PAVALID ==> PPC440 PLBPPCS1PAVALID)
		)
		(element MIMCWRITEDATA125 1
			(pin MIMCWRITEDATA125 input)
			(conn MIMCWRITEDATA125 MIMCWRITEDATA125 <== PPC440 MIMCWRITEDATA125)
		)
		(element APUFCMLOADDATA87 1
			(pin APUFCMLOADDATA87 input)
			(conn APUFCMLOADDATA87 APUFCMLOADDATA87 <== PPC440 APUFCMLOADDATA87)
		)
		(element PLBPPCMRDDBUS9 1
			(pin PLBPPCMRDDBUS9 output)
			(conn PLBPPCMRDDBUS9 PLBPPCMRDDBUS9 ==> PPC440 PLBPPCMRDDBUS9)
		)
		(element MIMCWRITEDATA25 1
			(pin MIMCWRITEDATA25 input)
			(conn MIMCWRITEDATA25 MIMCWRITEDATA25 <== PPC440 MIMCWRITEDATA25)
		)
		(element APUFCMLOADDATA125 1
			(pin APUFCMLOADDATA125 input)
			(conn APUFCMLOADDATA125 APUFCMLOADDATA125 <== PPC440 APUFCMLOADDATA125)
		)
		(element APUFCMLOADDATA3 1
			(pin APUFCMLOADDATA3 input)
			(conn APUFCMLOADDATA3 APUFCMLOADDATA3 <== PPC440 APUFCMLOADDATA3)
		)
		(element PLBPPCS0WRDBUS75 1
			(pin PLBPPCS0WRDBUS75 output)
			(conn PLBPPCS0WRDBUS75 PLBPPCS0WRDBUS75 ==> PPC440 PLBPPCS0WRDBUS75)
		)
		(element DCRPPCDSDBUSOUT10 1
			(pin DCRPPCDSDBUSOUT10 output)
			(conn DCRPPCDSDBUSOUT10 DCRPPCDSDBUSOUT10 ==> PPC440 DCRPPCDSDBUSOUT10)
		)
		(element APUFCMRBDATA8 1
			(pin APUFCMRBDATA8 input)
			(conn APUFCMRBDATA8 APUFCMRBDATA8 <== PPC440 APUFCMRBDATA8)
		)
		(element PPCMPLBABUS4 1
			(pin PPCMPLBABUS4 input)
			(conn PPCMPLBABUS4 PPCMPLBABUS4 <== PPC440 PPCMPLBABUS4)
		)
		(element TIEC440PVRTEST7 1
			(pin TIEC440PVRTEST7 output)
			(conn TIEC440PVRTEST7 TIEC440PVRTEST7 ==> PPC440 TIEC440PVRTEST7)
		)
		(element PPCMPLBABUS23 1
			(pin PPCMPLBABUS23 input)
			(conn PPCMPLBABUS23 PPCMPLBABUS23 <== PPC440 PPCMPLBABUS23)
		)
		(element C440BISTFAILICATOP 1
			(pin C440BISTFAILICATOP input)
			(conn C440BISTFAILICATOP C440BISTFAILICATOP <== PPC440 C440BISTFAILICATOP)
		)
		(element PPCMPLBABUS30 1
			(pin PPCMPLBABUS30 input)
			(conn PPCMPLBABUS30 PPCMPLBABUS30 <== PPC440 PPCMPLBABUS30)
		)
		(element PLBPPCS0MSIZE1 1
			(pin PLBPPCS0MSIZE1 output)
			(conn PLBPPCS0MSIZE1 PLBPPCS0MSIZE1 ==> PPC440 PLBPPCS0MSIZE1)
		)
		(element DMA2LLTXREM3 1
			(pin DMA2LLTXREM3 input)
			(conn DMA2LLTXREM3 DMA2LLTXREM3 <== PPC440 DMA2LLTXREM3)
		)
		(element APUFCMINSTRUCTION1 1
			(pin APUFCMINSTRUCTION1 input)
			(conn APUFCMINSTRUCTION1 APUFCMINSTRUCTION1 <== PPC440 APUFCMINSTRUCTION1)
		)
		(element APUFCMINSTRUCTION25 1
			(pin APUFCMINSTRUCTION25 input)
			(conn APUFCMINSTRUCTION25 APUFCMINSTRUCTION25 <== PPC440 APUFCMINSTRUCTION25)
		)
		(element DMA1LLTXD18 1
			(pin DMA1LLTXD18 input)
			(conn DMA1LLTXD18 DMA1LLTXD18 <== PPC440 DMA1LLTXD18)
		)
		(element PPCS1PLBMIRQ1 1
			(pin PPCS1PLBMIRQ1 input)
			(conn PPCS1PLBMIRQ1 PPCS1PLBMIRQ1 <== PPC440 PPCS1PLBMIRQ1)
		)
		(element PLBPPCS1WRDBUS127 1
			(pin PLBPPCS1WRDBUS127 output)
			(conn PLBPPCS1WRDBUS127 PLBPPCS1WRDBUS127 ==> PPC440 PLBPPCS1WRDBUS127)
		)
		(element FCMAPUSTOREDATA11 1
			(pin FCMAPUSTOREDATA11 output)
			(conn FCMAPUSTOREDATA11 FCMAPUSTOREDATA11 ==> PPC440 FCMAPUSTOREDATA11)
		)
		(element PLBPPCMRDDBUS0 1
			(pin PLBPPCMRDDBUS0 output)
			(conn PLBPPCMRDDBUS0 PLBPPCMRDDBUS0 ==> PPC440 PLBPPCMRDDBUS0)
		)
		(element PLBPPCS1WRDBUS122 1
			(pin PLBPPCS1WRDBUS122 output)
			(conn PLBPPCS1WRDBUS122 PLBPPCS1WRDBUS122 ==> PPC440 PLBPPCS1WRDBUS122)
		)
		(element PPCS0PLBMRDERR0 1
			(pin PPCS0PLBMRDERR0 input)
			(conn PPCS0PLBMRDERR0 PPCS0PLBMRDERR0 <== PPC440 PPCS0PLBMRDERR0)
		)
		(element MIMCADDRESS32 1
			(pin MIMCADDRESS32 input)
			(conn MIMCADDRESS32 MIMCADDRESS32 <== PPC440 MIMCADDRESS32)
		)
		(element LLDMA2RXREM1 1
			(pin LLDMA2RXREM1 output)
			(conn LLDMA2RXREM1 LLDMA2RXREM1 ==> PPC440 LLDMA2RXREM1)
		)
		(element PPCDIAGPORTA10 1
			(pin PPCDIAGPORTA10 input)
			(conn PPCDIAGPORTA10 PPCDIAGPORTA10 <== PPC440 PPCDIAGPORTA10)
		)
		(element PPCMPLBWRDBUS78 1
			(pin PPCMPLBWRDBUS78 input)
			(conn PPCMPLBWRDBUS78 PPCMPLBWRDBUS78 <== PPC440 PPCMPLBWRDBUS78)
		)
		(element MIMCWRITEDATA60 1
			(pin MIMCWRITEDATA60 input)
			(conn MIMCWRITEDATA60 MIMCWRITEDATA60 <== PPC440 MIMCWRITEDATA60)
		)
		(element PPCDIAGPORTC1 1
			(pin PPCDIAGPORTC1 input)
			(conn PPCDIAGPORTC1 PPCDIAGPORTC1 <== PPC440 PPCDIAGPORTC1)
		)
		(element TIEC440PIR30 1
			(pin TIEC440PIR30 output)
			(conn TIEC440PIR30 TIEC440PIR30 ==> PPC440 TIEC440PIR30)
		)
		(element PPCS0PLBRDDBUS90 1
			(pin PPCS0PLBRDDBUS90 input)
			(conn PPCS0PLBRDDBUS90 PPCS0PLBRDDBUS90 <== PPC440 PPCS0PLBRDDBUS90)
		)
		(element TIEC440DCURDLDCACHEPLBPRIO0 1
			(pin TIEC440DCURDLDCACHEPLBPRIO0 output)
			(conn TIEC440DCURDLDCACHEPLBPRIO0 TIEC440DCURDLDCACHEPLBPRIO0 ==> PPC440 TIEC440DCURDLDCACHEPLBPRIO0)
		)
		(element PLBPPCS1WRDBUS5 1
			(pin PLBPPCS1WRDBUS5 output)
			(conn PLBPPCS1WRDBUS5 PLBPPCS1WRDBUS5 ==> PPC440 PLBPPCS1WRDBUS5)
		)
		(element PPCS1PLBMRDERR1 1
			(pin PPCS1PLBMRDERR1 input)
			(conn PPCS1PLBMRDERR1 PPCS1PLBMRDERR1 <== PPC440 PPCS1PLBMRDERR1)
		)
		(element MIMCWRITEDATA52 1
			(pin MIMCWRITEDATA52 input)
			(conn MIMCWRITEDATA52 MIMCWRITEDATA52 <== PPC440 MIMCWRITEDATA52)
		)
		(element FCMAPUEXCEPTION 1
			(pin FCMAPUEXCEPTION output)
			(conn FCMAPUEXCEPTION FCMAPUEXCEPTION ==> PPC440 FCMAPUEXCEPTION)
		)
		(element PPCDIAGPORTB113 1
			(pin PPCDIAGPORTB113 input)
			(conn PPCDIAGPORTB113 PPCDIAGPORTB113 <== PPC440 PPCDIAGPORTB113)
		)
		(element PPCS1PLBRDDBUS71 1
			(pin PPCS1PLBRDDBUS71 input)
			(conn PPCS1PLBRDDBUS71 PPCS1PLBRDDBUS71 <== PPC440 PPCS1PLBRDDBUS71)
		)
		(element APUFCMRADATA16 1
			(pin APUFCMRADATA16 input)
			(conn APUFCMRADATA16 APUFCMRADATA16 <== PPC440 APUFCMRADATA16)
		)
		(element PPCS1PLBRDDBUS13 1
			(pin PPCS1PLBRDDBUS13 input)
			(conn PPCS1PLBRDDBUS13 PPCS1PLBRDDBUS13 <== PPC440 PPCS1PLBRDDBUS13)
		)
		(element PPCDIAGPORTB75 1
			(pin PPCDIAGPORTB75 input)
			(conn PPCDIAGPORTB75 PPCDIAGPORTB75 <== PPC440 PPCDIAGPORTB75)
		)
		(element MIMCBYTEENABLE5 1
			(pin MIMCBYTEENABLE5 input)
			(conn MIMCBYTEENABLE5 MIMCBYTEENABLE5 <== PPC440 MIMCBYTEENABLE5)
		)
		(element APUFCMLOADDATA76 1
			(pin APUFCMLOADDATA76 input)
			(conn APUFCMLOADDATA76 APUFCMLOADDATA76 <== PPC440 APUFCMLOADDATA76)
		)
		(element PPCDIAGPORTB92 1
			(pin PPCDIAGPORTB92 input)
			(conn PPCDIAGPORTB92 PPCDIAGPORTB92 <== PPC440 PPCDIAGPORTB92)
		)
		(element DMA0LLTXSOFN 1
			(pin DMA0LLTXSOFN input)
			(conn DMA0LLTXSOFN DMA0LLTXSOFN <== PPC440 DMA0LLTXSOFN)
		)
		(element PPCS0PLBRDDBUS78 1
			(pin PPCS0PLBRDDBUS78 input)
			(conn PPCS0PLBRDDBUS78 PPCS0PLBRDDBUS78 <== PPC440 PPCS0PLBRDDBUS78)
		)
		(element PLBPPCS1ABUS6 1
			(pin PLBPPCS1ABUS6 output)
			(conn PLBPPCS1ABUS6 PLBPPCS1ABUS6 ==> PPC440 PLBPPCS1ABUS6)
		)
		(element LLDMA2RXD27 1
			(pin LLDMA2RXD27 output)
			(conn LLDMA2RXD27 LLDMA2RXD27 ==> PPC440 LLDMA2RXD27)
		)
		(element PPCMPLBWRDBUS85 1
			(pin PPCMPLBWRDBUS85 input)
			(conn PPCMPLBWRDBUS85 PPCMPLBWRDBUS85 <== PPC440 PPCMPLBWRDBUS85)
		)
		(element PLBPPCS1WRDBUS118 1
			(pin PLBPPCS1WRDBUS118 output)
			(conn PLBPPCS1WRDBUS118 PLBPPCS1WRDBUS118 ==> PPC440 PLBPPCS1WRDBUS118)
		)
		(element PPCMPLBWRDBUS6 1
			(pin PPCMPLBWRDBUS6 input)
			(conn PPCMPLBWRDBUS6 PPCMPLBWRDBUS6 <== PPC440 PPCMPLBWRDBUS6)
		)
		(element PPCDSDCRDBUSIN11 1
			(pin PPCDSDCRDBUSIN11 input)
			(conn PPCDSDCRDBUSIN11 PPCDSDCRDBUSIN11 <== PPC440 PPCDSDCRDBUSIN11)
		)
		(element APUFCMRBDATA21 1
			(pin APUFCMRBDATA21 input)
			(conn APUFCMRBDATA21 APUFCMRBDATA21 <== PPC440 APUFCMRBDATA21)
		)
		(element PPCS0PLBRDDBUS19 1
			(pin PPCS0PLBRDDBUS19 input)
			(conn PPCS0PLBRDDBUS19 PPCS0PLBRDDBUS19 <== PPC440 PPCS0PLBRDDBUS19)
		)
		(element PPCDIAGPORTA19 1
			(pin PPCDIAGPORTA19 input)
			(conn PPCDIAGPORTA19 PPCDIAGPORTA19 <== PPC440 PPCDIAGPORTA19)
		)
		(element FCMAPUSTOREDATA67 1
			(pin FCMAPUSTOREDATA67 output)
			(conn FCMAPUSTOREDATA67 FCMAPUSTOREDATA67 ==> PPC440 FCMAPUSTOREDATA67)
		)
		(element PLBPPCS0ABUS28 1
			(pin PLBPPCS0ABUS28 output)
			(conn PLBPPCS0ABUS28 PLBPPCS0ABUS28 ==> PPC440 PLBPPCS0ABUS28)
		)
		(element LLDMA1RXSRCRDYN 1
			(pin LLDMA1RXSRCRDYN output)
			(conn LLDMA1RXSRCRDYN LLDMA1RXSRCRDYN ==> PPC440 LLDMA1RXSRCRDYN)
		)
		(element PLBPPCS1WRDBUS1 1
			(pin PLBPPCS1WRDBUS1 output)
			(conn PLBPPCS1WRDBUS1 PLBPPCS1WRDBUS1 ==> PPC440 PLBPPCS1WRDBUS1)
		)
		(element PLBPPCMRDDBUS32 1
			(pin PLBPPCMRDDBUS32 output)
			(conn PLBPPCMRDDBUS32 PLBPPCMRDDBUS32 ==> PPC440 PLBPPCMRDDBUS32)
		)
		(element PLBPPCS1WRDBUS88 1
			(pin PLBPPCS1WRDBUS88 output)
			(conn PLBPPCS1WRDBUS88 PLBPPCS1WRDBUS88 ==> PPC440 PLBPPCS1WRDBUS88)
		)
		(element MCMIREADDATA90 1
			(pin MCMIREADDATA90 output)
			(conn MCMIREADDATA90 MCMIREADDATA90 ==> PPC440 MCMIREADDATA90)
		)
		(element DMA3LLTXD26 1
			(pin DMA3LLTXD26 input)
			(conn DMA3LLTXD26 DMA3LLTXD26 <== PPC440 DMA3LLTXD26)
		)
		(element PLBPPCMRDDBUS39 1
			(pin PLBPPCMRDDBUS39 output)
			(conn PLBPPCMRDDBUS39 PLBPPCMRDDBUS39 ==> PPC440 PLBPPCMRDDBUS39)
		)
		(element MCMIREADDATA60 1
			(pin MCMIREADDATA60 output)
			(conn MCMIREADDATA60 MCMIREADDATA60 ==> PPC440 MCMIREADDATA60)
		)
		(element PLBPPCMRDDBUS46 1
			(pin PLBPPCMRDDBUS46 output)
			(conn PLBPPCMRDDBUS46 PLBPPCMRDDBUS46 ==> PPC440 PLBPPCMRDDBUS46)
		)
		(element PLBPPCS1TATTRIBUTE6 1
			(pin PLBPPCS1TATTRIBUTE6 output)
			(conn PLBPPCS1TATTRIBUTE6 PLBPPCS1TATTRIBUTE6 ==> PPC440 PLBPPCS1TATTRIBUTE6)
		)
		(element PPCS0PLBRDDBUS24 1
			(pin PPCS0PLBRDDBUS24 input)
			(conn PPCS0PLBRDDBUS24 PPCS0PLBRDDBUS24 <== PPC440 PPCS0PLBRDDBUS24)
		)
		(element DCRPPCDSDBUSOUT19 1
			(pin DCRPPCDSDBUSOUT19 output)
			(conn DCRPPCDSDBUSOUT19 DCRPPCDSDBUSOUT19 ==> PPC440 DCRPPCDSDBUSOUT19)
		)
		(element PLBPPCMRDDBUS64 1
			(pin PLBPPCMRDDBUS64 output)
			(conn PLBPPCMRDDBUS64 PLBPPCMRDDBUS64 ==> PPC440 PLBPPCMRDDBUS64)
		)
		(element PLBPPCMTIMEOUT 1
			(pin PLBPPCMTIMEOUT output)
			(conn PLBPPCMTIMEOUT PLBPPCMTIMEOUT ==> PPC440 PLBPPCMTIMEOUT)
		)
		(element PLBPPCMRDDBUS73 1
			(pin PLBPPCMRDDBUS73 output)
			(conn PLBPPCMRDDBUS73 PLBPPCMRDDBUS73 ==> PPC440 PLBPPCMRDDBUS73)
		)
		(element PPCDIAGPORTB135 1
			(pin PPCDIAGPORTB135 input)
			(conn PPCDIAGPORTB135 PPCDIAGPORTB135 <== PPC440 PPCDIAGPORTB135)
		)
		(element DMA1LLTXD24 1
			(pin DMA1LLTXD24 input)
			(conn DMA1LLTXD24 DMA1LLTXD24 <== PPC440 DMA1LLTXD24)
		)
		(element PLBPPCS1WRDBUS111 1
			(pin PLBPPCS1WRDBUS111 output)
			(conn PLBPPCS1WRDBUS111 PLBPPCS1WRDBUS111 ==> PPC440 PLBPPCS1WRDBUS111)
		)
		(element PPCMPLBABUS0 1
			(pin PPCMPLBABUS0 input)
			(conn PPCMPLBABUS0 PPCMPLBABUS0 <== PPC440 PPCMPLBABUS0)
		)
		(element PLBPPCS1TATTRIBUTE0 1
			(pin PLBPPCS1TATTRIBUTE0 output)
			(conn PLBPPCS1TATTRIBUTE0 PLBPPCS1TATTRIBUTE0 ==> PPC440 PLBPPCS1TATTRIBUTE0)
		)
		(element PLBPPCMRDPENDPRI1 1
			(pin PLBPPCMRDPENDPRI1 output)
			(conn PLBPPCMRDPENDPRI1 PLBPPCMRDPENDPRI1 ==> PPC440 PLBPPCMRDPENDPRI1)
		)
		(element FCMAPUSTOREDATA120 1
			(pin FCMAPUSTOREDATA120 output)
			(conn FCMAPUSTOREDATA120 FCMAPUSTOREDATA120 ==> PPC440 FCMAPUSTOREDATA120)
		)
		(element C440JTGTDOEN 1
			(pin C440JTGTDOEN input)
			(conn C440JTGTDOEN C440JTGTDOEN <== PPC440 C440JTGTDOEN)
		)
		(element PLBPPCMRDDBUS85 1
			(pin PLBPPCMRDDBUS85 output)
			(conn PLBPPCMRDDBUS85 PLBPPCMRDDBUS85 ==> PPC440 PLBPPCMRDDBUS85)
		)
		(element PPCTSTSCANOUT11 1
			(pin PPCTSTSCANOUT11 input)
			(conn PPCTSTSCANOUT11 PPCTSTSCANOUT11 <== PPC440 PPCTSTSCANOUT11)
		)
		(element PPCS0PLBRDDBUS119 1
			(pin PPCS0PLBRDDBUS119 input)
			(conn PPCS0PLBRDDBUS119 PPCS0PLBRDDBUS119 <== PPC440 PPCS0PLBRDDBUS119)
		)
		(element MCMIREADDATA121 1
			(pin MCMIREADDATA121 output)
			(conn MCMIREADDATA121 MCMIREADDATA121 ==> PPC440 MCMIREADDATA121)
		)
		(element DCRPPCDMDBUSIN24 1
			(pin DCRPPCDMDBUSIN24 output)
			(conn DCRPPCDMDBUSIN24 DCRPPCDMDBUSIN24 ==> PPC440 DCRPPCDMDBUSIN24)
		)
		(element PPCS0PLBRDDBUS63 1
			(pin PPCS0PLBRDDBUS63 input)
			(conn PPCS0PLBRDDBUS63 PPCS0PLBRDDBUS63 <== PPC440 PPCS0PLBRDDBUS63)
		)
		(element PPCS1PLBRDDBUS103 1
			(pin PPCS1PLBRDDBUS103 input)
			(conn PPCS1PLBRDDBUS103 PPCS1PLBRDDBUS103 <== PPC440 PPCS1PLBRDDBUS103)
		)
		(element PLBPPCS1WRDBUS99 1
			(pin PLBPPCS1WRDBUS99 output)
			(conn PLBPPCS1WRDBUS99 PLBPPCS1WRDBUS99 ==> PPC440 PLBPPCS1WRDBUS99)
		)
		(element PLBPPCS1RDPENDREQ 1
			(pin PLBPPCS1RDPENDREQ output)
			(conn PLBPPCS1RDPENDREQ PLBPPCS1RDPENDREQ ==> PPC440 PLBPPCS1RDPENDREQ)
		)
		(element PPCDIAGPORTA26 1
			(pin PPCDIAGPORTA26 input)
			(conn PPCDIAGPORTA26 PPCDIAGPORTA26 <== PPC440 PPCDIAGPORTA26)
		)
		(element PLBPPCS0TATTRIBUTE1 1
			(pin PLBPPCS0TATTRIBUTE1 output)
			(conn PLBPPCS0TATTRIBUTE1 PLBPPCS0TATTRIBUTE1 ==> PPC440 PLBPPCS0TATTRIBUTE1)
		)
		(element PLBPPCS1WRDBUS98 1
			(pin PLBPPCS1WRDBUS98 output)
			(conn PLBPPCS1WRDBUS98 PLBPPCS1WRDBUS98 ==> PPC440 PLBPPCS1WRDBUS98)
		)
		(element TIEC440PVR31 1
			(pin TIEC440PVR31 output)
			(conn TIEC440PVR31 TIEC440PVR31 ==> PPC440 TIEC440PVR31)
		)
		(element MCMIREADDATA124 1
			(pin MCMIREADDATA124 output)
			(conn MCMIREADDATA124 MCMIREADDATA124 ==> PPC440 MCMIREADDATA124)
		)
		(element PPCS1PLBRDDBUS36 1
			(pin PPCS1PLBRDDBUS36 input)
			(conn PPCS1PLBRDDBUS36 PPCS1PLBRDDBUS36 <== PPC440 PPCS1PLBRDDBUS36)
		)
		(element PPCDIAGPORTB27 1
			(pin PPCDIAGPORTB27 input)
			(conn PPCDIAGPORTB27 PPCDIAGPORTB27 <== PPC440 PPCDIAGPORTB27)
		)
		(element PLBPPCS1TYPE1 1
			(pin PLBPPCS1TYPE1 output)
			(conn PLBPPCS1TYPE1 PLBPPCS1TYPE1 ==> PPC440 PLBPPCS1TYPE1)
		)
		(element PPCS0PLBRDDBUS110 1
			(pin PPCS0PLBRDDBUS110 input)
			(conn PPCS0PLBRDDBUS110 PPCS0PLBRDDBUS110 <== PPC440 PPCS0PLBRDDBUS110)
		)
		(element MCMIREADDATA38 1
			(pin MCMIREADDATA38 output)
			(conn MCMIREADDATA38 MCMIREADDATA38 ==> PPC440 MCMIREADDATA38)
		)
		(element PLBPPCMRDDBUS82 1
			(pin PLBPPCMRDDBUS82 output)
			(conn PLBPPCMRDDBUS82 PLBPPCMRDDBUS82 ==> PPC440 PLBPPCMRDDBUS82)
		)
		(element APUFCMINSTRUCTION23 1
			(pin APUFCMINSTRUCTION23 input)
			(conn APUFCMINSTRUCTION23 APUFCMINSTRUCTION23 <== PPC440 APUFCMINSTRUCTION23)
		)
		(element PLBPPCS1WRDBUS74 1
			(pin PLBPPCS1WRDBUS74 output)
			(conn PLBPPCS1WRDBUS74 PLBPPCS1WRDBUS74 ==> PPC440 PLBPPCS1WRDBUS74)
		)
		(element DMA3LLTXD27 1
			(pin DMA3LLTXD27 input)
			(conn DMA3LLTXD27 DMA3LLTXD27 <== PPC440 DMA3LLTXD27)
		)
		(element PLBPPCMRDDBUS118 1
			(pin PLBPPCMRDDBUS118 output)
			(conn PLBPPCMRDDBUS118 PLBPPCMRDDBUS118 ==> PPC440 PLBPPCMRDDBUS118)
		)
		(element APUFCMRBDATA1 1
			(pin APUFCMRBDATA1 input)
			(conn APUFCMRBDATA1 APUFCMRBDATA1 <== PPC440 APUFCMRBDATA1)
		)
		(element APUFCMLOADDATA14 1
			(pin APUFCMLOADDATA14 input)
			(conn APUFCMLOADDATA14 APUFCMLOADDATA14 <== PPC440 APUFCMLOADDATA14)
		)
		(element MIMCWRITEDATA2 1
			(pin MIMCWRITEDATA2 input)
			(conn MIMCWRITEDATA2 MIMCWRITEDATA2 <== PPC440 MIMCWRITEDATA2)
		)
		(element PPCS1PLBRDDBUS38 1
			(pin PPCS1PLBRDDBUS38 input)
			(conn PPCS1PLBRDDBUS38 PPCS1PLBRDDBUS38 <== PPC440 PPCS1PLBRDDBUS38)
		)
		(element MCMIREADDATA54 1
			(pin MCMIREADDATA54 output)
			(conn MCMIREADDATA54 MCMIREADDATA54 ==> PPC440 MCMIREADDATA54)
		)
		(element LLDMA2RXD31 1
			(pin LLDMA2RXD31 output)
			(conn LLDMA2RXD31 LLDMA2RXD31 ==> PPC440 LLDMA2RXD31)
		)
		(element PPCDIAGPORTB81 1
			(pin PPCDIAGPORTB81 input)
			(conn PPCDIAGPORTB81 PPCDIAGPORTB81 <== PPC440 PPCDIAGPORTB81)
		)
		(element PPCDIAGPORTA34 1
			(pin PPCDIAGPORTA34 input)
			(conn PPCDIAGPORTA34 PPCDIAGPORTA34 <== PPC440 PPCDIAGPORTA34)
		)
		(element PPCMPLBWRDBUS11 1
			(pin PPCMPLBWRDBUS11 input)
			(conn PPCMPLBWRDBUS11 PPCMPLBWRDBUS11 <== PPC440 PPCMPLBWRDBUS11)
		)
		(element DMA1LLTXD3 1
			(pin DMA1LLTXD3 input)
			(conn DMA1LLTXD3 DMA1LLTXD3 <== PPC440 DMA1LLTXD3)
		)
		(element PLBPPCMRDDBUS5 1
			(pin PLBPPCMRDDBUS5 output)
			(conn PLBPPCMRDDBUS5 PLBPPCMRDDBUS5 ==> PPC440 PLBPPCMRDDBUS5)
		)
		(element DCRPPCDSDBUSOUT30 1
			(pin DCRPPCDSDBUSOUT30 output)
			(conn DCRPPCDSDBUSOUT30 DCRPPCDSDBUSOUT30 ==> PPC440 DCRPPCDSDBUSOUT30)
		)
		(element PPCS0PLBMBUSY0 1
			(pin PPCS0PLBMBUSY0 input)
			(conn PPCS0PLBMBUSY0 PPCS0PLBMBUSY0 <== PPC440 PPCS0PLBMBUSY0)
		)
		(element MIMCADDRESS4 1
			(pin MIMCADDRESS4 input)
			(conn MIMCADDRESS4 MIMCADDRESS4 <== PPC440 MIMCADDRESS4)
		)
		(element APUFCMLOADDATA61 1
			(pin APUFCMLOADDATA61 input)
			(conn APUFCMLOADDATA61 APUFCMLOADDATA61 <== PPC440 APUFCMLOADDATA61)
		)
		(element PLBPPCS1MSIZE1 1
			(pin PLBPPCS1MSIZE1 output)
			(conn PLBPPCS1MSIZE1 PLBPPCS1MSIZE1 ==> PPC440 PLBPPCS1MSIZE1)
		)
		(element LLDMA3RXD16 1
			(pin LLDMA3RXD16 output)
			(conn LLDMA3RXD16 LLDMA3RXD16 ==> PPC440 LLDMA3RXD16)
		)
		(element MIMCWRITEDATA121 1
			(pin MIMCWRITEDATA121 input)
			(conn MIMCWRITEDATA121 MIMCWRITEDATA121 <== PPC440 MIMCWRITEDATA121)
		)
		(element PLBPPCS1WRDBUS82 1
			(pin PLBPPCS1WRDBUS82 output)
			(conn PLBPPCS1WRDBUS82 PLBPPCS1WRDBUS82 ==> PPC440 PLBPPCS1WRDBUS82)
		)
		(element C440CPMFITIRPTREQ 1
			(pin C440CPMFITIRPTREQ input)
			(conn C440CPMFITIRPTREQ C440CPMFITIRPTREQ <== PPC440 C440CPMFITIRPTREQ)
		)
		(element PPCDIAGPORTA7 1
			(pin PPCDIAGPORTA7 input)
			(conn PPCDIAGPORTA7 PPCDIAGPORTA7 <== PPC440 PPCDIAGPORTA7)
		)
		(element PPCDSDCRDBUSIN23 1
			(pin PPCDSDCRDBUSIN23 input)
			(conn PPCDSDCRDBUSIN23 PPCDSDCRDBUSIN23 <== PPC440 PPCDSDCRDBUSIN23)
		)
		(element APUFCMRADATA20 1
			(pin APUFCMRADATA20 input)
			(conn APUFCMRADATA20 APUFCMRADATA20 <== PPC440 APUFCMRADATA20)
		)
		(element FCMAPURESULT1 1
			(pin FCMAPURESULT1 output)
			(conn FCMAPURESULT1 FCMAPURESULT1 ==> PPC440 FCMAPURESULT1)
		)
		(element LLDMA0RXD0 1
			(pin LLDMA0RXD0 output)
			(conn LLDMA0RXD0 LLDMA0RXD0 ==> PPC440 LLDMA0RXD0)
		)
		(element DMA1LLTXD0 1
			(pin DMA1LLTXD0 input)
			(conn DMA1LLTXD0 DMA1LLTXD0 <== PPC440 DMA1LLTXD0)
		)
		(element LLDMA3RXD9 1
			(pin LLDMA3RXD9 output)
			(conn LLDMA3RXD9 LLDMA3RXD9 ==> PPC440 LLDMA3RXD9)
		)
		(element MCMIREADDATA71 1
			(pin MCMIREADDATA71 output)
			(conn MCMIREADDATA71 MCMIREADDATA71 ==> PPC440 MCMIREADDATA71)
		)
		(element PPCDIAGPORTB79 1
			(pin PPCDIAGPORTB79 input)
			(conn PPCDIAGPORTB79 PPCDIAGPORTB79 <== PPC440 PPCDIAGPORTB79)
		)
		(element PLBPPCS0WRDBUS92 1
			(pin PLBPPCS0WRDBUS92 output)
			(conn PLBPPCS0WRDBUS92 PLBPPCS0WRDBUS92 ==> PPC440 PLBPPCS0WRDBUS92)
		)
		(element PPCDMDCRDBUSOUT15 1
			(pin PPCDMDCRDBUSOUT15 input)
			(conn PPCDMDCRDBUSOUT15 PPCDMDCRDBUSOUT15 <== PPC440 PPCDMDCRDBUSOUT15)
		)
		(element PPCS0PLBRDDBUS58 1
			(pin PPCS0PLBRDDBUS58 input)
			(conn PPCS0PLBRDDBUS58 PPCS0PLBRDDBUS58 <== PPC440 PPCS0PLBRDDBUS58)
		)
		(element MCMIREADDATA14 1
			(pin MCMIREADDATA14 output)
			(conn MCMIREADDATA14 MCMIREADDATA14 ==> PPC440 MCMIREADDATA14)
		)
		(element PLBPPCS1BE13 1
			(pin PLBPPCS1BE13 output)
			(conn PLBPPCS1BE13 PLBPPCS1BE13 ==> PPC440 PLBPPCS1BE13)
		)
		(element PPCS0PLBRDDBUS85 1
			(pin PPCS0PLBRDDBUS85 input)
			(conn PPCS0PLBRDDBUS85 PPCS0PLBRDDBUS85 <== PPC440 PPCS0PLBRDDBUS85)
		)
		(element PPCMPLBWRDBUS115 1
			(pin PPCMPLBWRDBUS115 input)
			(conn PPCMPLBWRDBUS115 PPCMPLBWRDBUS115 <== PPC440 PPCMPLBWRDBUS115)
		)
		(element PPCMPLBWRDBUS32 1
			(pin PPCMPLBWRDBUS32 input)
			(conn PPCMPLBWRDBUS32 PPCMPLBWRDBUS32 <== PPC440 PPCMPLBWRDBUS32)
		)
		(element PPCMPLBWRDBUS42 1
			(pin PPCMPLBWRDBUS42 input)
			(conn PPCMPLBWRDBUS42 PPCMPLBWRDBUS42 <== PPC440 PPCMPLBWRDBUS42)
		)
		(element APUFCMLOADDATA118 1
			(pin APUFCMLOADDATA118 input)
			(conn APUFCMLOADDATA118 APUFCMLOADDATA118 <== PPC440 APUFCMLOADDATA118)
		)
		(element MCMIREADDATA79 1
			(pin MCMIREADDATA79 output)
			(conn MCMIREADDATA79 MCMIREADDATA79 ==> PPC440 MCMIREADDATA79)
		)
		(element FCMAPURESULT14 1
			(pin FCMAPURESULT14 output)
			(conn FCMAPURESULT14 FCMAPURESULT14 ==> PPC440 FCMAPURESULT14)
		)
		(element FCMAPUSTOREDATA87 1
			(pin FCMAPUSTOREDATA87 output)
			(conn FCMAPUSTOREDATA87 FCMAPUSTOREDATA87 ==> PPC440 FCMAPUSTOREDATA87)
		)
		(element APUFCMINSTRUCTION8 1
			(pin APUFCMINSTRUCTION8 input)
			(conn APUFCMINSTRUCTION8 APUFCMINSTRUCTION8 <== PPC440 APUFCMINSTRUCTION8)
		)
		(element PLBPPCS1WRDBUS34 1
			(pin PLBPPCS1WRDBUS34 output)
			(conn PLBPPCS1WRDBUS34 PLBPPCS1WRDBUS34 ==> PPC440 PLBPPCS1WRDBUS34)
		)
		(element FCMAPUSTOREDATA108 1
			(pin FCMAPUSTOREDATA108 output)
			(conn FCMAPUSTOREDATA108 FCMAPUSTOREDATA108 ==> PPC440 FCMAPUSTOREDATA108)
		)
		(element FCMAPUSTOREDATA25 1
			(pin FCMAPUSTOREDATA25 output)
			(conn FCMAPUSTOREDATA25 FCMAPUSTOREDATA25 ==> PPC440 FCMAPUSTOREDATA25)
		)
		(element MIMCADDRESS8 1
			(pin MIMCADDRESS8 input)
			(conn MIMCADDRESS8 MIMCADDRESS8 <== PPC440 MIMCADDRESS8)
		)
		(element MCMIREADDATA112 1
			(pin MCMIREADDATA112 output)
			(conn MCMIREADDATA112 MCMIREADDATA112 ==> PPC440 MCMIREADDATA112)
		)
		(element PLBPPCS0WRDBUS29 1
			(pin PLBPPCS0WRDBUS29 output)
			(conn PLBPPCS0WRDBUS29 PLBPPCS0WRDBUS29 ==> PPC440 PLBPPCS0WRDBUS29)
		)
		(element PPCS1PLBRDDBUS48 1
			(pin PPCS1PLBRDDBUS48 input)
			(conn PPCS1PLBRDDBUS48 PPCS1PLBRDDBUS48 <== PPC440 PPCS1PLBRDDBUS48)
		)
		(element C440BISTFAILDCABOT 1
			(pin C440BISTFAILDCABOT input)
			(conn C440BISTFAILDCABOT C440BISTFAILDCABOT <== PPC440 C440BISTFAILDCABOT)
		)
		(element PPCDIAGPORTB42 1
			(pin PPCDIAGPORTB42 input)
			(conn PPCDIAGPORTB42 PPCDIAGPORTB42 <== PPC440 PPCDIAGPORTB42)
		)
		(element PPCMPLBWRDBUS106 1
			(pin PPCMPLBWRDBUS106 input)
			(conn PPCMPLBWRDBUS106 PPCMPLBWRDBUS106 <== PPC440 PPCMPLBWRDBUS106)
		)
		(element LLDMA2RXD26 1
			(pin LLDMA2RXD26 output)
			(conn LLDMA2RXD26 LLDMA2RXD26 ==> PPC440 LLDMA2RXD26)
		)
		(element PLBPPCS1WRDBUS91 1
			(pin PLBPPCS1WRDBUS91 output)
			(conn PLBPPCS1WRDBUS91 PLBPPCS1WRDBUS91 ==> PPC440 PLBPPCS1WRDBUS91)
		)
		(element PLBPPCS1WRDBUS14 1
			(pin PLBPPCS1WRDBUS14 output)
			(conn PLBPPCS1WRDBUS14 PLBPPCS1WRDBUS14 ==> PPC440 PLBPPCS1WRDBUS14)
		)
		(element PLBPPCS0MSIZE0 1
			(pin PLBPPCS0MSIZE0 output)
			(conn PLBPPCS0MSIZE0 PLBPPCS0MSIZE0 ==> PPC440 PLBPPCS0MSIZE0)
		)
		(element PLBPPCS1WRDBUS16 1
			(pin PLBPPCS1WRDBUS16 output)
			(conn PLBPPCS1WRDBUS16 PLBPPCS1WRDBUS16 ==> PPC440 PLBPPCS1WRDBUS16)
		)
		(element LLDMA0RXEOPN 1
			(pin LLDMA0RXEOPN output)
			(conn LLDMA0RXEOPN LLDMA0RXEOPN ==> PPC440 LLDMA0RXEOPN)
		)
		(element PPCS0PLBRDDBUS34 1
			(pin PPCS0PLBRDDBUS34 input)
			(conn PPCS0PLBRDDBUS34 PPCS0PLBRDDBUS34 <== PPC440 PPCS0PLBRDDBUS34)
		)
		(element DMA0LLTXD25 1
			(pin DMA0LLTXD25 input)
			(conn DMA0LLTXD25 DMA0LLTXD25 <== PPC440 DMA0LLTXD25)
		)
		(element PPCDIAGPORTB71 1
			(pin PPCDIAGPORTB71 input)
			(conn PPCDIAGPORTB71 PPCDIAGPORTB71 <== PPC440 PPCDIAGPORTB71)
		)
		(element CPMINTERCONNECTCLKNTO1 1
			(pin CPMINTERCONNECTCLKNTO1 output)
			(conn CPMINTERCONNECTCLKNTO1 CPMINTERCONNECTCLKNTO1 ==> PPC440 CPMINTERCONNECTCLKNTO1)
		)
		(element PPCMPLBWRDBUS51 1
			(pin PPCMPLBWRDBUS51 input)
			(conn PPCMPLBWRDBUS51 PPCMPLBWRDBUS51 <== PPC440 PPCMPLBWRDBUS51)
		)
		(element MCMIREADDATA19 1
			(pin MCMIREADDATA19 output)
			(conn MCMIREADDATA19 MCMIREADDATA19 ==> PPC440 MCMIREADDATA19)
		)
		(element PPCS1PLBRDDBUS90 1
			(pin PPCS1PLBRDDBUS90 input)
			(conn PPCS1PLBRDDBUS90 PPCS1PLBRDDBUS90 <== PPC440 PPCS1PLBRDDBUS90)
		)
		(element C440CPMDECIRPTREQ 1
			(pin C440CPMDECIRPTREQ input)
			(conn C440CPMDECIRPTREQ C440CPMDECIRPTREQ <== PPC440 C440CPMDECIRPTREQ)
		)
		(element PLBPPCMRDDBUS50 1
			(pin PLBPPCMRDDBUS50 output)
			(conn PLBPPCMRDDBUS50 PLBPPCMRDDBUS50 ==> PPC440 PLBPPCMRDDBUS50)
		)
		(element LLDMA3RXD2 1
			(pin LLDMA3RXD2 output)
			(conn LLDMA3RXD2 LLDMA3RXD2 ==> PPC440 LLDMA3RXD2)
		)
		(element LLDMA1RXD2 1
			(pin LLDMA1RXD2 output)
			(conn LLDMA1RXD2 LLDMA1RXD2 ==> PPC440 LLDMA1RXD2)
		)
		(element APUFCMRADATA13 1
			(pin APUFCMRADATA13 input)
			(conn APUFCMRADATA13 APUFCMRADATA13 <== PPC440 APUFCMRADATA13)
		)
		(element CPMFCMCLKINV 3
			(pin CPMFCMCLK_B input)
			(pin CPMFCMCLK input)
			(pin OUT output)
			(cfg CPMFCMCLK_B CPMFCMCLK)
			(conn CPMFCMCLKINV OUT ==> PPC440 CPMFCMCLK)
			(conn CPMFCMCLKINV CPMFCMCLK_B <== CPMFCMCLK CPMFCMCLK)
			(conn CPMFCMCLKINV CPMFCMCLK <== CPMFCMCLK CPMFCMCLK)
		)
		(element PPCDIAGPORTB65 1
			(pin PPCDIAGPORTB65 input)
			(conn PPCDIAGPORTB65 PPCDIAGPORTB65 <== PPC440 PPCDIAGPORTB65)
		)
		(element PPCDIAGPORTC16 1
			(pin PPCDIAGPORTC16 input)
			(conn PPCDIAGPORTC16 PPCDIAGPORTC16 <== PPC440 PPCDIAGPORTC16)
		)
		(element MIMCWRITEDATA64 1
			(pin MIMCWRITEDATA64 input)
			(conn MIMCWRITEDATA64 MIMCWRITEDATA64 <== PPC440 MIMCWRITEDATA64)
		)
		(element PLBPPCS0BE15 1
			(pin PLBPPCS0BE15 output)
			(conn PLBPPCS0BE15 PLBPPCS0BE15 ==> PPC440 PLBPPCS0BE15)
		)
		(element APUFCMRBDATA10 1
			(pin APUFCMRBDATA10 input)
			(conn APUFCMRBDATA10 APUFCMRBDATA10 <== PPC440 APUFCMRBDATA10)
		)
		(element PLBPPCS0WRDBUS107 1
			(pin PLBPPCS0WRDBUS107 output)
			(conn PLBPPCS0WRDBUS107 PLBPPCS0WRDBUS107 ==> PPC440 PLBPPCS0WRDBUS107)
		)
		(element LLDMA2RXD21 1
			(pin LLDMA2RXD21 output)
			(conn LLDMA2RXD21 LLDMA2RXD21 ==> PPC440 LLDMA2RXD21)
		)
		(element LLDMA0RXD20 1
			(pin LLDMA0RXD20 output)
			(conn LLDMA0RXD20 LLDMA0RXD20 ==> PPC440 LLDMA0RXD20)
		)
		(element PLBPPCS0TYPE1 1
			(pin PLBPPCS0TYPE1 output)
			(conn PLBPPCS0TYPE1 PLBPPCS0TYPE1 ==> PPC440 PLBPPCS0TYPE1)
		)
		(element DMA0LLTXSRCRDYN 1
			(pin DMA0LLTXSRCRDYN input)
			(conn DMA0LLTXSRCRDYN DMA0LLTXSRCRDYN <== PPC440 DMA0LLTXSRCRDYN)
		)
		(element LLDMA2RXD5 1
			(pin LLDMA2RXD5 output)
			(conn LLDMA2RXD5 LLDMA2RXD5 ==> PPC440 LLDMA2RXD5)
		)
		(element PPCDIAGPORTB12 1
			(pin PPCDIAGPORTB12 input)
			(conn PPCDIAGPORTB12 PPCDIAGPORTB12 <== PPC440 PPCDIAGPORTB12)
		)
		(element PPCDMDCRDBUSOUT8 1
			(pin PPCDMDCRDBUSOUT8 input)
			(conn PPCDMDCRDBUSOUT8 PPCDMDCRDBUSOUT8 <== PPC440 PPCDMDCRDBUSOUT8)
		)
		(element PPCS0PLBRDDBUS7 1
			(pin PPCS0PLBRDDBUS7 input)
			(conn PPCS0PLBRDDBUS7 PPCS0PLBRDDBUS7 <== PPC440 PPCS0PLBRDDBUS7)
		)
		(element DMA2LLTXSOPN 1
			(pin DMA2LLTXSOPN input)
			(conn DMA2LLTXSOPN DMA2LLTXSOPN <== PPC440 DMA2LLTXSOPN)
		)
		(element FCMAPUSTOREDATA101 1
			(pin FCMAPUSTOREDATA101 output)
			(conn FCMAPUSTOREDATA101 FCMAPUSTOREDATA101 ==> PPC440 FCMAPUSTOREDATA101)
		)
		(element PLBPPCS1WRDBUS2 1
			(pin PLBPPCS1WRDBUS2 output)
			(conn PLBPPCS1WRDBUS2 PLBPPCS1WRDBUS2 ==> PPC440 PLBPPCS1WRDBUS2)
		)
		(element MIMCWRITEDATA96 1
			(pin MIMCWRITEDATA96 input)
			(conn MIMCWRITEDATA96 MIMCWRITEDATA96 <== PPC440 MIMCWRITEDATA96)
		)
		(element PPCS1PLBRDDBUS64 1
			(pin PPCS1PLBRDDBUS64 input)
			(conn PPCS1PLBRDDBUS64 PPCS1PLBRDDBUS64 <== PPC440 PPCS1PLBRDDBUS64)
		)
		(element FCMAPUSTOREDATA6 1
			(pin FCMAPUSTOREDATA6 output)
			(conn FCMAPUSTOREDATA6 FCMAPUSTOREDATA6 ==> PPC440 FCMAPUSTOREDATA6)
		)
		(element PPCS0PLBRDDBUS127 1
			(pin PPCS0PLBRDDBUS127 input)
			(conn PPCS0PLBRDDBUS127 PPCS0PLBRDDBUS127 <== PPC440 PPCS0PLBRDDBUS127)
		)
		(element PPCTSTSCANOUT15 1
			(pin PPCTSTSCANOUT15 input)
			(conn PPCTSTSCANOUT15 PPCTSTSCANOUT15 <== PPC440 PPCTSTSCANOUT15)
		)
		(element PPCS1PLBMBUSY0 1
			(pin PPCS1PLBMBUSY0 input)
			(conn PPCS1PLBMBUSY0 PPCS1PLBMBUSY0 <== PPC440 PPCS1PLBMBUSY0)
		)
		(element MCMIREADDATA92 1
			(pin MCMIREADDATA92 output)
			(conn MCMIREADDATA92 MCMIREADDATA92 ==> PPC440 MCMIREADDATA92)
		)
		(element PLBPPCS1BE10 1
			(pin PLBPPCS1BE10 output)
			(conn PLBPPCS1BE10 PLBPPCS1BE10 ==> PPC440 PLBPPCS1BE10)
		)
		(element LLDMA0RXD15 1
			(pin LLDMA0RXD15 output)
			(conn LLDMA0RXD15 LLDMA0RXD15 ==> PPC440 LLDMA0RXD15)
		)
		(element PLBPPCS1SIZE3 1
			(pin PLBPPCS1SIZE3 output)
			(conn PLBPPCS1SIZE3 PLBPPCS1SIZE3 ==> PPC440 PLBPPCS1SIZE3)
		)
		(element PLBPPCS1WRDBUS109 1
			(pin PLBPPCS1WRDBUS109 output)
			(conn PLBPPCS1WRDBUS109 PLBPPCS1WRDBUS109 ==> PPC440 PLBPPCS1WRDBUS109)
		)
		(element PPCS0PLBRDDBUS120 1
			(pin PPCS0PLBRDDBUS120 input)
			(conn PPCS0PLBRDDBUS120 PPCS0PLBRDDBUS120 <== PPC440 PPCS0PLBRDDBUS120)
		)
		(element PPCDIAGPORTA14 1
			(pin PPCDIAGPORTA14 input)
			(conn PPCDIAGPORTA14 PPCDIAGPORTA14 <== PPC440 PPCDIAGPORTA14)
		)
		(element C440TRCTRIGGEREVENTTYPE2 1
			(pin C440TRCTRIGGEREVENTTYPE2 input)
			(conn C440TRCTRIGGEREVENTTYPE2 C440TRCTRIGGEREVENTTYPE2 <== PPC440 C440TRCTRIGGEREVENTTYPE2)
		)
		(element C440TRCEXECUTIONSTATUS0 1
			(pin C440TRCEXECUTIONSTATUS0 input)
			(conn C440TRCEXECUTIONSTATUS0 C440TRCEXECUTIONSTATUS0 <== PPC440 C440TRCEXECUTIONSTATUS0)
		)
		(element PPCMPLBTATTRIBUTE5 1
			(pin PPCMPLBTATTRIBUTE5 input)
			(conn PPCMPLBTATTRIBUTE5 PPCMPLBTATTRIBUTE5 <== PPC440 PPCMPLBTATTRIBUTE5)
		)
		(element FCMAPUSTOREDATA88 1
			(pin FCMAPUSTOREDATA88 output)
			(conn FCMAPUSTOREDATA88 FCMAPUSTOREDATA88 ==> PPC440 FCMAPUSTOREDATA88)
		)
		(element C440TRCTRIGGEREVENTTYPE9 1
			(pin C440TRCTRIGGEREVENTTYPE9 input)
			(conn C440TRCTRIGGEREVENTTYPE9 C440TRCTRIGGEREVENTTYPE9 <== PPC440 C440TRCTRIGGEREVENTTYPE9)
		)
		(element PPCDIAGPORTC14 1
			(pin PPCDIAGPORTC14 input)
			(conn PPCDIAGPORTC14 PPCDIAGPORTC14 <== PPC440 PPCDIAGPORTC14)
		)
		(element PLBPPCS0ABUS13 1
			(pin PLBPPCS0ABUS13 output)
			(conn PLBPPCS0ABUS13 PLBPPCS0ABUS13 ==> PPC440 PLBPPCS0ABUS13)
		)
		(element DCRPPCDSABUS1 1
			(pin DCRPPCDSABUS1 output)
			(conn DCRPPCDSABUS1 DCRPPCDSABUS1 ==> PPC440 DCRPPCDSABUS1)
		)
		(element TSTPPCSCANIN4 1
			(pin TSTPPCSCANIN4 output)
			(conn TSTPPCSCANIN4 TSTPPCSCANIN4 ==> PPC440 TSTPPCSCANIN4)
		)
		(element TIEC440PVRTEST3 1
			(pin TIEC440PVRTEST3 output)
			(conn TIEC440PVRTEST3 TIEC440PVRTEST3 ==> PPC440 TIEC440PVRTEST3)
		)
		(element APUFCMRADATA0 1
			(pin APUFCMRADATA0 input)
			(conn APUFCMRADATA0 APUFCMRADATA0 <== PPC440 APUFCMRADATA0)
		)
		(element DCRPPCDSDBUSOUT28 1
			(pin DCRPPCDSDBUSOUT28 output)
			(conn DCRPPCDSDBUSOUT28 DCRPPCDSDBUSOUT28 ==> PPC440 DCRPPCDSDBUSOUT28)
		)
		(element PPCDMDCRDBUSOUT1 1
			(pin PPCDMDCRDBUSOUT1 input)
			(conn PPCDMDCRDBUSOUT1 PPCDMDCRDBUSOUT1 <== PPC440 PPCDMDCRDBUSOUT1)
		)
		(element PPCS1PLBRDWDADDR0 1
			(pin PPCS1PLBRDWDADDR0 input)
			(conn PPCS1PLBRDWDADDR0 PPCS1PLBRDWDADDR0 <== PPC440 PPCS1PLBRDWDADDR0)
		)
		(element LLDMA3RXREM0 1
			(pin LLDMA3RXREM0 output)
			(conn LLDMA3RXREM0 LLDMA3RXREM0 ==> PPC440 LLDMA3RXREM0)
		)
		(element LLDMA0RXD28 1
			(pin LLDMA0RXD28 output)
			(conn LLDMA0RXD28 LLDMA0RXD28 ==> PPC440 LLDMA0RXD28)
		)
		(element MIMCWRITEDATA71 1
			(pin MIMCWRITEDATA71 input)
			(conn MIMCWRITEDATA71 MIMCWRITEDATA71 <== PPC440 MIMCWRITEDATA71)
		)
		(element PPCS0PLBWRCOMP 1
			(pin PPCS0PLBWRCOMP input)
			(conn PPCS0PLBWRCOMP PPCS0PLBWRCOMP <== PPC440 PPCS0PLBWRCOMP)
		)
		(element MIMCBYTEENABLE4 1
			(pin MIMCBYTEENABLE4 input)
			(conn MIMCBYTEENABLE4 MIMCBYTEENABLE4 <== PPC440 MIMCBYTEENABLE4)
		)
		(element APUFCMLOADBYTEADDR0 1
			(pin APUFCMLOADBYTEADDR0 input)
			(conn APUFCMLOADBYTEADDR0 APUFCMLOADBYTEADDR0 <== PPC440 APUFCMLOADBYTEADDR0)
		)
		(element PLBPPCS0WRDBUS99 1
			(pin PLBPPCS0WRDBUS99 output)
			(conn PLBPPCS0WRDBUS99 PLBPPCS0WRDBUS99 ==> PPC440 PLBPPCS0WRDBUS99)
		)
		(element PLBPPCS1WRDBUS115 1
			(pin PLBPPCS1WRDBUS115 output)
			(conn PLBPPCS1WRDBUS115 PLBPPCS1WRDBUS115 ==> PPC440 PLBPPCS1WRDBUS115)
		)
		(element LLDMA2RXD19 1
			(pin LLDMA2RXD19 output)
			(conn LLDMA2RXD19 LLDMA2RXD19 ==> PPC440 LLDMA2RXD19)
		)
		(element PLBPPCS0TATTRIBUTE15 1
			(pin PLBPPCS0TATTRIBUTE15 output)
			(conn PLBPPCS0TATTRIBUTE15 PLBPPCS0TATTRIBUTE15 ==> PPC440 PLBPPCS0TATTRIBUTE15)
		)
		(element PPCMPLBABUS12 1
			(pin PPCMPLBABUS12 input)
			(conn PPCMPLBABUS12 PPCMPLBABUS12 <== PPC440 PPCMPLBABUS12)
		)
		(element PLBPPCS1ABUS25 1
			(pin PLBPPCS1ABUS25 output)
			(conn PLBPPCS1ABUS25 PLBPPCS1ABUS25 ==> PPC440 PLBPPCS1ABUS25)
		)
		(element PLBPPCS1RDPRIM 1
			(pin PLBPPCS1RDPRIM output)
			(conn PLBPPCS1RDPRIM PLBPPCS1RDPRIM ==> PPC440 PLBPPCS1RDPRIM)
		)
		(element LLDMA1RXEOPN 1
			(pin LLDMA1RXEOPN output)
			(conn LLDMA1RXEOPN LLDMA1RXEOPN ==> PPC440 LLDMA1RXEOPN)
		)
		(element MCMIREADDATA49 1
			(pin MCMIREADDATA49 output)
			(conn MCMIREADDATA49 MCMIREADDATA49 ==> PPC440 MCMIREADDATA49)
		)
		(element PLBPPCS0WRDBUS55 1
			(pin PLBPPCS0WRDBUS55 output)
			(conn PLBPPCS0WRDBUS55 PLBPPCS0WRDBUS55 ==> PPC440 PLBPPCS0WRDBUS55)
		)
		(element PLBPPCS1WRDBUS54 1
			(pin PLBPPCS1WRDBUS54 output)
			(conn PLBPPCS1WRDBUS54 PLBPPCS1WRDBUS54 ==> PPC440 PLBPPCS1WRDBUS54)
		)
		(element FCMAPUCR2 1
			(pin FCMAPUCR2 output)
			(conn FCMAPUCR2 FCMAPUCR2 ==> PPC440 FCMAPUCR2)
		)
		(element PPCS1PLBRDDBUS108 1
			(pin PPCS1PLBRDDBUS108 input)
			(conn PPCS1PLBRDDBUS108 PPCS1PLBRDDBUS108 <== PPC440 PPCS1PLBRDDBUS108)
		)
		(element DMA3LLTXD18 1
			(pin DMA3LLTXD18 input)
			(conn DMA3LLTXD18 DMA3LLTXD18 <== PPC440 DMA3LLTXD18)
		)
		(element PPCS0PLBRDDBUS2 1
			(pin PPCS0PLBRDDBUS2 input)
			(conn PPCS0PLBRDDBUS2 PPCS0PLBRDDBUS2 <== PPC440 PPCS0PLBRDDBUS2)
		)
		(element PPCDSDCRACK 1
			(pin PPCDSDCRACK input)
			(conn PPCDSDCRACK PPCDSDCRACK <== PPC440 PPCDSDCRACK)
		)
		(element PLBPPCS0WRDBUS19 1
			(pin PLBPPCS0WRDBUS19 output)
			(conn PLBPPCS0WRDBUS19 PLBPPCS0WRDBUS19 ==> PPC440 PLBPPCS0WRDBUS19)
		)
		(element MIMCWRITEDATA38 1
			(pin MIMCWRITEDATA38 input)
			(conn MIMCWRITEDATA38 MIMCWRITEDATA38 <== PPC440 MIMCWRITEDATA38)
		)
		(element PPCS0PLBRDDBUS106 1
			(pin PPCS0PLBRDDBUS106 input)
			(conn PPCS0PLBRDDBUS106 PPCS0PLBRDDBUS106 <== PPC440 PPCS0PLBRDDBUS106)
		)
		(element FCMAPUSTOREDATA115 1
			(pin FCMAPUSTOREDATA115 output)
			(conn FCMAPUSTOREDATA115 FCMAPUSTOREDATA115 ==> PPC440 FCMAPUSTOREDATA115)
		)
		(element APUFCMRBDATA22 1
			(pin APUFCMRBDATA22 input)
			(conn APUFCMRBDATA22 APUFCMRBDATA22 <== PPC440 APUFCMRBDATA22)
		)
		(element PPCS1PLBRDDBUS110 1
			(pin PPCS1PLBRDDBUS110 input)
			(conn PPCS1PLBRDDBUS110 PPCS1PLBRDDBUS110 <== PPC440 PPCS1PLBRDDBUS110)
		)
		(element PPCS0PLBRDDBUS64 1
			(pin PPCS0PLBRDDBUS64 input)
			(conn PPCS0PLBRDDBUS64 PPCS0PLBRDDBUS64 <== PPC440 PPCS0PLBRDDBUS64)
		)
		(element PPCS0PLBWRDACK 1
			(pin PPCS0PLBWRDACK input)
			(conn PPCS0PLBWRDACK PPCS0PLBWRDACK <== PPC440 PPCS0PLBWRDACK)
		)
		(element APUFCMLOADDATA111 1
			(pin APUFCMLOADDATA111 input)
			(conn APUFCMLOADDATA111 APUFCMLOADDATA111 <== PPC440 APUFCMLOADDATA111)
		)
		(element PLBPPCMWRPENDPRI1 1
			(pin PLBPPCMWRPENDPRI1 output)
			(conn PLBPPCMWRPENDPRI1 PLBPPCMWRPENDPRI1 ==> PPC440 PLBPPCMWRPENDPRI1)
		)
		(element APUFCMRADATA5 1
			(pin APUFCMRADATA5 input)
			(conn APUFCMRADATA5 APUFCMRADATA5 <== PPC440 APUFCMRADATA5)
		)
		(element APUFCMLOADDATA21 1
			(pin APUFCMLOADDATA21 input)
			(conn APUFCMLOADDATA21 APUFCMLOADDATA21 <== PPC440 APUFCMLOADDATA21)
		)
		(element PLBPPCS0WRDBUS34 1
			(pin PLBPPCS0WRDBUS34 output)
			(conn PLBPPCS0WRDBUS34 PLBPPCS0WRDBUS34 ==> PPC440 PLBPPCS0WRDBUS34)
		)
		(element PPCMPLBWRDBUS5 1
			(pin PPCMPLBWRDBUS5 input)
			(conn PPCMPLBWRDBUS5 PPCMPLBWRDBUS5 <== PPC440 PPCMPLBWRDBUS5)
		)
		(element FCMAPUSTOREDATA40 1
			(pin FCMAPUSTOREDATA40 output)
			(conn FCMAPUSTOREDATA40 FCMAPUSTOREDATA40 ==> PPC440 FCMAPUSTOREDATA40)
		)
		(element FCMAPUSTOREDATA63 1
			(pin FCMAPUSTOREDATA63 output)
			(conn FCMAPUSTOREDATA63 FCMAPUSTOREDATA63 ==> PPC440 FCMAPUSTOREDATA63)
		)
		(element FCMAPUSTOREDATA35 1
			(pin FCMAPUSTOREDATA35 output)
			(conn FCMAPUSTOREDATA35 FCMAPUSTOREDATA35 ==> PPC440 FCMAPUSTOREDATA35)
		)
		(element PLBPPCS0ABUS6 1
			(pin PLBPPCS0ABUS6 output)
			(conn PLBPPCS0ABUS6 PLBPPCS0ABUS6 ==> PPC440 PLBPPCS0ABUS6)
		)
		(element PPCS1PLBRDDBUS100 1
			(pin PPCS1PLBRDDBUS100 input)
			(conn PPCS1PLBRDDBUS100 PPCS1PLBRDDBUS100 <== PPC440 PPCS1PLBRDDBUS100)
		)
		(element PPCS1PLBRDDBUS80 1
			(pin PPCS1PLBRDDBUS80 input)
			(conn PPCS1PLBRDDBUS80 PPCS1PLBRDDBUS80 <== PPC440 PPCS1PLBRDDBUS80)
		)
		(element PLBPPCMRDDBUS26 1
			(pin PLBPPCMRDDBUS26 output)
			(conn PLBPPCMRDDBUS26 PLBPPCMRDDBUS26 ==> PPC440 PLBPPCMRDDBUS26)
		)
		(element TIEC440ICURDFETCHPLBPRIO1 1
			(pin TIEC440ICURDFETCHPLBPRIO1 output)
			(conn TIEC440ICURDFETCHPLBPRIO1 TIEC440ICURDFETCHPLBPRIO1 ==> PPC440 TIEC440ICURDFETCHPLBPRIO1)
		)
		(element FCMAPUSTOREDATA58 1
			(pin FCMAPUSTOREDATA58 output)
			(conn FCMAPUSTOREDATA58 FCMAPUSTOREDATA58 ==> PPC440 FCMAPUSTOREDATA58)
		)
		(element APUFCMRBDATA2 1
			(pin APUFCMRBDATA2 input)
			(conn APUFCMRBDATA2 APUFCMRBDATA2 <== PPC440 APUFCMRBDATA2)
		)
		(element MCMIREADDATA66 1
			(pin MCMIREADDATA66 output)
			(conn MCMIREADDATA66 MCMIREADDATA66 ==> PPC440 MCMIREADDATA66)
		)
		(element DCRPPCDMDBUSIN29 1
			(pin DCRPPCDMDBUSIN29 output)
			(conn DCRPPCDMDBUSIN29 DCRPPCDMDBUSIN29 ==> PPC440 DCRPPCDMDBUSIN29)
		)
		(element APUFCMLOADDATA62 1
			(pin APUFCMLOADDATA62 input)
			(conn APUFCMLOADDATA62 APUFCMLOADDATA62 <== PPC440 APUFCMLOADDATA62)
		)
		(element DBGC440SYSTEMSTATUS3 1
			(pin DBGC440SYSTEMSTATUS3 output)
			(conn DBGC440SYSTEMSTATUS3 DBGC440SYSTEMSTATUS3 ==> PPC440 DBGC440SYSTEMSTATUS3)
		)
		(element PPCS0PLBRDDBUS33 1
			(pin PPCS0PLBRDDBUS33 input)
			(conn PPCS0PLBRDDBUS33 PPCS0PLBRDDBUS33 <== PPC440 PPCS0PLBRDDBUS33)
		)
		(element PLBPPCMRDDBUS113 1
			(pin PLBPPCMRDDBUS113 output)
			(conn PLBPPCMRDDBUS113 PLBPPCMRDDBUS113 ==> PPC440 PLBPPCMRDDBUS113)
		)
		(element PPCDIAGPORTB120 1
			(pin PPCDIAGPORTB120 input)
			(conn PPCDIAGPORTB120 PPCDIAGPORTB120 <== PPC440 PPCDIAGPORTB120)
		)
		(element MIMCWRITEDATA101 1
			(pin MIMCWRITEDATA101 input)
			(conn MIMCWRITEDATA101 MIMCWRITEDATA101 <== PPC440 MIMCWRITEDATA101)
		)
		(element PPCDSDCRDBUSIN4 1
			(pin PPCDSDCRDBUSIN4 input)
			(conn PPCDSDCRDBUSIN4 PPCDSDCRDBUSIN4 <== PPC440 PPCDSDCRDBUSIN4)
		)
		(element PLBPPCS1WRDBUS22 1
			(pin PLBPPCS1WRDBUS22 output)
			(conn PLBPPCS1WRDBUS22 PLBPPCS1WRDBUS22 ==> PPC440 PLBPPCS1WRDBUS22)
		)
		(element MCMIREADDATA93 1
			(pin MCMIREADDATA93 output)
			(conn MCMIREADDATA93 MCMIREADDATA93 ==> PPC440 MCMIREADDATA93)
		)
		(element PLBPPCS1TATTRIBUTE5 1
			(pin PLBPPCS1TATTRIBUTE5 output)
			(conn PLBPPCS1TATTRIBUTE5 PLBPPCS1TATTRIBUTE5 ==> PPC440 PLBPPCS1TATTRIBUTE5)
		)
		(element LLDMA1RXD28 1
			(pin LLDMA1RXD28 output)
			(conn LLDMA1RXD28 LLDMA1RXD28 ==> PPC440 LLDMA1RXD28)
		)
		(element PPCS1PLBRDDBUS87 1
			(pin PPCS1PLBRDDBUS87 input)
			(conn PPCS1PLBRDDBUS87 PPCS1PLBRDDBUS87 <== PPC440 PPCS1PLBRDDBUS87)
		)
		(element PPCS0PLBRDDBUS118 1
			(pin PPCS0PLBRDDBUS118 input)
			(conn PPCS0PLBRDDBUS118 PPCS0PLBRDDBUS118 <== PPC440 PPCS0PLBRDDBUS118)
		)
		(element MIMCADDRESS29 1
			(pin MIMCADDRESS29 input)
			(conn MIMCADDRESS29 MIMCADDRESS29 <== PPC440 MIMCADDRESS29)
		)
		(element PLBPPCS0TATTRIBUTE3 1
			(pin PLBPPCS0TATTRIBUTE3 output)
			(conn PLBPPCS0TATTRIBUTE3 PLBPPCS0TATTRIBUTE3 ==> PPC440 PLBPPCS0TATTRIBUTE3)
		)
		(element MCMIREADDATA80 1
			(pin MCMIREADDATA80 output)
			(conn MCMIREADDATA80 MCMIREADDATA80 ==> PPC440 MCMIREADDATA80)
		)
		(element MIMCWRITEDATA49 1
			(pin MIMCWRITEDATA49 input)
			(conn MIMCWRITEDATA49 MIMCWRITEDATA49 <== PPC440 MIMCWRITEDATA49)
		)
		(element PLBPPCS1WRDBUS103 1
			(pin PLBPPCS1WRDBUS103 output)
			(conn PLBPPCS1WRDBUS103 PLBPPCS1WRDBUS103 ==> PPC440 PLBPPCS1WRDBUS103)
		)
		(element DCRPPCDMDBUSIN7 1
			(pin DCRPPCDMDBUSIN7 output)
			(conn DCRPPCDMDBUSIN7 DCRPPCDMDBUSIN7 ==> PPC440 DCRPPCDMDBUSIN7)
		)
		(element APUFCMLOADDATA93 1
			(pin APUFCMLOADDATA93 input)
			(conn APUFCMLOADDATA93 APUFCMLOADDATA93 <== PPC440 APUFCMLOADDATA93)
		)
		(element PLBPPCS0ABUS27 1
			(pin PLBPPCS0ABUS27 output)
			(conn PLBPPCS0ABUS27 PLBPPCS0ABUS27 ==> PPC440 PLBPPCS0ABUS27)
		)
		(element LLDMA1RXD18 1
			(pin LLDMA1RXD18 output)
			(conn LLDMA1RXD18 LLDMA1RXD18 ==> PPC440 LLDMA1RXD18)
		)
		(element DCRPPCDSDBUSOUT23 1
			(pin DCRPPCDSDBUSOUT23 output)
			(conn DCRPPCDSDBUSOUT23 DCRPPCDSDBUSOUT23 ==> PPC440 DCRPPCDSDBUSOUT23)
		)
		(element MIMCWRITEDATA113 1
			(pin MIMCWRITEDATA113 input)
			(conn MIMCWRITEDATA113 MIMCWRITEDATA113 <== PPC440 MIMCWRITEDATA113)
		)
		(element PPCMPLBWRDBUS69 1
			(pin PPCMPLBWRDBUS69 input)
			(conn PPCMPLBWRDBUS69 PPCMPLBWRDBUS69 <== PPC440 PPCMPLBWRDBUS69)
		)
		(element DMA1LLTXD16 1
			(pin DMA1LLTXD16 input)
			(conn DMA1LLTXD16 DMA1LLTXD16 <== PPC440 DMA1LLTXD16)
		)
		(element PPCS0PLBRDDBUS61 1
			(pin PPCS0PLBRDDBUS61 input)
			(conn PPCS0PLBRDDBUS61 PPCS0PLBRDDBUS61 <== PPC440 PPCS0PLBRDDBUS61)
		)
		(element RSTC440RESETSYSTEM 1
			(pin RSTC440RESETSYSTEM output)
			(conn RSTC440RESETSYSTEM RSTC440RESETSYSTEM ==> PPC440 RSTC440RESETSYSTEM)
		)
		(element PLBPPCS0WRDBUS87 1
			(pin PLBPPCS0WRDBUS87 output)
			(conn PLBPPCS0WRDBUS87 PLBPPCS0WRDBUS87 ==> PPC440 PLBPPCS0WRDBUS87)
		)
		(element C440TRCTRIGGEREVENTTYPE13 1
			(pin C440TRCTRIGGEREVENTTYPE13 input)
			(conn C440TRCTRIGGEREVENTTYPE13 C440TRCTRIGGEREVENTTYPE13 <== PPC440 C440TRCTRIGGEREVENTTYPE13)
		)
		(element FCMAPURESULT29 1
			(pin FCMAPURESULT29 output)
			(conn FCMAPURESULT29 FCMAPURESULT29 ==> PPC440 FCMAPURESULT29)
		)
		(element TIEC440PVRTEST2 1
			(pin TIEC440PVRTEST2 output)
			(conn TIEC440PVRTEST2 TIEC440PVRTEST2 ==> PPC440 TIEC440PVRTEST2)
		)
		(element APUFCMLOADDATA100 1
			(pin APUFCMLOADDATA100 input)
			(conn APUFCMLOADDATA100 APUFCMLOADDATA100 <== PPC440 APUFCMLOADDATA100)
		)
		(element MIMCWRITEDATA42 1
			(pin MIMCWRITEDATA42 input)
			(conn MIMCWRITEDATA42 MIMCWRITEDATA42 <== PPC440 MIMCWRITEDATA42)
		)
		(element PPCDIAGPORTB90 1
			(pin PPCDIAGPORTB90 input)
			(conn PPCDIAGPORTB90 PPCDIAGPORTB90 <== PPC440 PPCDIAGPORTB90)
		)
		(element PPCS0PLBRDDBUS18 1
			(pin PPCS0PLBRDDBUS18 input)
			(conn PPCS0PLBRDDBUS18 PPCS0PLBRDDBUS18 <== PPC440 PPCS0PLBRDDBUS18)
		)
		(element LLDMA2RXD18 1
			(pin LLDMA2RXD18 output)
			(conn LLDMA2RXD18 LLDMA2RXD18 ==> PPC440 LLDMA2RXD18)
		)
		(element PPCS1PLBRDDBUS97 1
			(pin PPCS1PLBRDDBUS97 input)
			(conn PPCS1PLBRDDBUS97 PPCS1PLBRDDBUS97 <== PPC440 PPCS1PLBRDDBUS97)
		)
		(element PLBPPCS0WRDBUS54 1
			(pin PLBPPCS0WRDBUS54 output)
			(conn PLBPPCS0WRDBUS54 PLBPPCS0WRDBUS54 ==> PPC440 PLBPPCS0WRDBUS54)
		)
		(element DMA2LLTXREM2 1
			(pin DMA2LLTXREM2 input)
			(conn DMA2LLTXREM2 DMA2LLTXREM2 <== PPC440 DMA2LLTXREM2)
		)
		(element DMA0LLTXD9 1
			(pin DMA0LLTXD9 input)
			(conn DMA0LLTXD9 DMA0LLTXD9 <== PPC440 DMA0LLTXD9)
		)
		(element PLBPPCS0WRDBUS78 1
			(pin PLBPPCS0WRDBUS78 output)
			(conn PLBPPCS0WRDBUS78 PLBPPCS0WRDBUS78 ==> PPC440 PLBPPCS0WRDBUS78)
		)
		(element APUFCMLOADDATA124 1
			(pin APUFCMLOADDATA124 input)
			(conn APUFCMLOADDATA124 APUFCMLOADDATA124 <== PPC440 APUFCMLOADDATA124)
		)
		(element PPCMPLBWRDBUS75 1
			(pin PPCMPLBWRDBUS75 input)
			(conn PPCMPLBWRDBUS75 PPCMPLBWRDBUS75 <== PPC440 PPCMPLBWRDBUS75)
		)
		(element PPCMPLBABUS7 1
			(pin PPCMPLBABUS7 input)
			(conn PPCMPLBABUS7 PPCMPLBABUS7 <== PPC440 PPCMPLBABUS7)
		)
		(element APUFCMRBDATA27 1
			(pin APUFCMRBDATA27 input)
			(conn APUFCMRBDATA27 APUFCMRBDATA27 <== PPC440 APUFCMRBDATA27)
		)
		(element PLBPPCS0WRDBUS76 1
			(pin PLBPPCS0WRDBUS76 output)
			(conn PLBPPCS0WRDBUS76 PLBPPCS0WRDBUS76 ==> PPC440 PLBPPCS0WRDBUS76)
		)
		(element PLBPPCS1BE4 1
			(pin PLBPPCS1BE4 output)
			(conn PLBPPCS1BE4 PLBPPCS1BE4 ==> PPC440 PLBPPCS1BE4)
		)
		(element PPCS0PLBRDDBUS11 1
			(pin PPCS0PLBRDDBUS11 input)
			(conn PPCS0PLBRDDBUS11 PPCS0PLBRDDBUS11 <== PPC440 PPCS0PLBRDDBUS11)
		)
		(element PPCDIAGPORTC0 1
			(pin PPCDIAGPORTC0 input)
			(conn PPCDIAGPORTC0 PPCDIAGPORTC0 <== PPC440 PPCDIAGPORTC0)
		)
		(element LLDMA2RXD13 1
			(pin LLDMA2RXD13 output)
			(conn LLDMA2RXD13 LLDMA2RXD13 ==> PPC440 LLDMA2RXD13)
		)
		(element PPCS0PLBRDDBUS25 1
			(pin PPCS0PLBRDDBUS25 input)
			(conn PPCS0PLBRDDBUS25 PPCS0PLBRDDBUS25 <== PPC440 PPCS0PLBRDDBUS25)
		)
		(element PPCDIAGPORTA13 1
			(pin PPCDIAGPORTA13 input)
			(conn PPCDIAGPORTA13 PPCDIAGPORTA13 <== PPC440 PPCDIAGPORTA13)
		)
		(element PPCS1PLBMRDERR0 1
			(pin PPCS1PLBMRDERR0 input)
			(conn PPCS1PLBMRDERR0 PPCS1PLBMRDERR0 <== PPC440 PPCS1PLBMRDERR0)
		)
		(element PLBPPCS0WRDBUS112 1
			(pin PLBPPCS0WRDBUS112 output)
			(conn PLBPPCS0WRDBUS112 PLBPPCS0WRDBUS112 ==> PPC440 PLBPPCS0WRDBUS112)
		)
		(element C440CPMMSREE 1
			(pin C440CPMMSREE input)
			(conn C440CPMMSREE C440CPMMSREE <== PPC440 C440CPMMSREE)
		)
		(element DMA1LLTXD1 1
			(pin DMA1LLTXD1 input)
			(conn DMA1LLTXD1 DMA1LLTXD1 <== PPC440 DMA1LLTXD1)
		)
		(element PLBPPCMRDDBUS74 1
			(pin PLBPPCMRDDBUS74 output)
			(conn PLBPPCMRDDBUS74 PLBPPCMRDDBUS74 ==> PPC440 PLBPPCMRDDBUS74)
		)
		(element PPCS0PLBRDDBUS46 1
			(pin PPCS0PLBRDDBUS46 input)
			(conn PPCS0PLBRDDBUS46 PPCS0PLBRDDBUS46 <== PPC440 PPCS0PLBRDDBUS46)
		)
		(element PPCDMDCRWRITE 1
			(pin PPCDMDCRWRITE input)
			(conn PPCDMDCRWRITE PPCDMDCRWRITE <== PPC440 PPCDMDCRWRITE)
		)
		(element DMA2LLTXD4 1
			(pin DMA2LLTXD4 input)
			(conn DMA2LLTXD4 DMA2LLTXD4 <== PPC440 DMA2LLTXD4)
		)
		(element DMA1LLTXD17 1
			(pin DMA1LLTXD17 input)
			(conn DMA1LLTXD17 DMA1LLTXD17 <== PPC440 DMA1LLTXD17)
		)
		(element LLDMA2RXD20 1
			(pin LLDMA2RXD20 output)
			(conn LLDMA2RXD20 LLDMA2RXD20 ==> PPC440 LLDMA2RXD20)
		)
		(element APUFCMLOADDATA75 1
			(pin APUFCMLOADDATA75 input)
			(conn APUFCMLOADDATA75 APUFCMLOADDATA75 <== PPC440 APUFCMLOADDATA75)
		)
		(element PLBPPCS1WRDBUS110 1
			(pin PLBPPCS1WRDBUS110 output)
			(conn PLBPPCS1WRDBUS110 PLBPPCS1WRDBUS110 ==> PPC440 PLBPPCS1WRDBUS110)
		)
		(element TIEC440ERPNRESET3 1
			(pin TIEC440ERPNRESET3 output)
			(conn TIEC440ERPNRESET3 TIEC440ERPNRESET3 ==> PPC440 TIEC440ERPNRESET3)
		)
		(element PPCDMDCRABUS9 1
			(pin PPCDMDCRABUS9 input)
			(conn PPCDMDCRABUS9 PPCDMDCRABUS9 <== PPC440 PPCDMDCRABUS9)
		)
		(element DMA2LLTXD31 1
			(pin DMA2LLTXD31 input)
			(conn DMA2LLTXD31 DMA2LLTXD31 <== PPC440 DMA2LLTXD31)
		)
		(element PPCDIAGPORTB134 1
			(pin PPCDIAGPORTB134 input)
			(conn PPCDIAGPORTB134 PPCDIAGPORTB134 <== PPC440 PPCDIAGPORTB134)
		)
		(element PPCDSDCRDBUSIN18 1
			(pin PPCDSDCRDBUSIN18 input)
			(conn PPCDSDCRDBUSIN18 PPCDSDCRDBUSIN18 <== PPC440 PPCDSDCRDBUSIN18)
		)
		(element PPCS1PLBRDDBUS72 1
			(pin PPCS1PLBRDDBUS72 input)
			(conn PPCS1PLBRDDBUS72 PPCS1PLBRDDBUS72 <== PPC440 PPCS1PLBRDDBUS72)
		)
		(element PPCS1PLBRDDBUS1 1
			(pin PPCS1PLBRDDBUS1 input)
			(conn PPCS1PLBRDDBUS1 PPCS1PLBRDDBUS1 <== PPC440 PPCS1PLBRDDBUS1)
		)
		(element PPCS0PLBRDDBUS56 1
			(pin PPCS0PLBRDDBUS56 input)
			(conn PPCS0PLBRDDBUS56 PPCS0PLBRDDBUS56 <== PPC440 PPCS0PLBRDDBUS56)
		)
		(element MIMCWRITEDATA61 1
			(pin MIMCWRITEDATA61 input)
			(conn MIMCWRITEDATA61 MIMCWRITEDATA61 <== PPC440 MIMCWRITEDATA61)
		)
		(element PPCS1PLBRDDBUS16 1
			(pin PPCS1PLBRDDBUS16 input)
			(conn PPCS1PLBRDDBUS16 PPCS1PLBRDDBUS16 <== PPC440 PPCS1PLBRDDBUS16)
		)
		(element PPCDIAGPORTB93 1
			(pin PPCDIAGPORTB93 input)
			(conn PPCDIAGPORTB93 PPCDIAGPORTB93 <== PPC440 PPCDIAGPORTB93)
		)
		(element PLBPPCS1SIZE2 1
			(pin PLBPPCS1SIZE2 output)
			(conn PLBPPCS1SIZE2 PLBPPCS1SIZE2 ==> PPC440 PLBPPCS1SIZE2)
		)
		(element PPCDIAGPORTB104 1
			(pin PPCDIAGPORTB104 input)
			(conn PPCDIAGPORTB104 PPCDIAGPORTB104 <== PPC440 PPCDIAGPORTB104)
		)
		(element APUFCMLOADDATA81 1
			(pin APUFCMLOADDATA81 input)
			(conn APUFCMLOADDATA81 APUFCMLOADDATA81 <== PPC440 APUFCMLOADDATA81)
		)
		(element PLBPPCS1ABUS17 1
			(pin PLBPPCS1ABUS17 output)
			(conn PLBPPCS1ABUS17 PLBPPCS1ABUS17 ==> PPC440 PLBPPCS1ABUS17)
		)
		(element FCMAPUSTOREDATA73 1
			(pin FCMAPUSTOREDATA73 output)
			(conn FCMAPUSTOREDATA73 FCMAPUSTOREDATA73 ==> PPC440 FCMAPUSTOREDATA73)
		)
		(element DCRPPCDMDBUSIN13 1
			(pin DCRPPCDMDBUSIN13 output)
			(conn DCRPPCDMDBUSIN13 DCRPPCDMDBUSIN13 ==> PPC440 DCRPPCDMDBUSIN13)
		)
		(element EICC440CRITIRQ 1
			(pin EICC440CRITIRQ output)
			(conn EICC440CRITIRQ EICC440CRITIRQ ==> PPC440 EICC440CRITIRQ)
		)
		(element PPCDMDCRABUS2 1
			(pin PPCDMDCRABUS2 input)
			(conn PPCDMDCRABUS2 PPCDMDCRABUS2 <== PPC440 PPCDMDCRABUS2)
		)
		(element APUFCMLOADDATA69 1
			(pin APUFCMLOADDATA69 input)
			(conn APUFCMLOADDATA69 APUFCMLOADDATA69 <== PPC440 APUFCMLOADDATA69)
		)
		(element MIMCWRITEDATA31 1
			(pin MIMCWRITEDATA31 input)
			(conn MIMCWRITEDATA31 MIMCWRITEDATA31 <== PPC440 MIMCWRITEDATA31)
		)
		(element C440DBGSYSTEMCONTROL1 1
			(pin C440DBGSYSTEMCONTROL1 input)
			(conn C440DBGSYSTEMCONTROL1 C440DBGSYSTEMCONTROL1 <== PPC440 C440DBGSYSTEMCONTROL1)
		)
		(element PLBPPCS0WRDBUS93 1
			(pin PLBPPCS0WRDBUS93 output)
			(conn PLBPPCS0WRDBUS93 PLBPPCS0WRDBUS93 ==> PPC440 PLBPPCS0WRDBUS93)
		)
		(element APUFCMLOADDATA44 1
			(pin APUFCMLOADDATA44 input)
			(conn APUFCMLOADDATA44 APUFCMLOADDATA44 <== PPC440 APUFCMLOADDATA44)
		)
		(element DMA3LLTXD31 1
			(pin DMA3LLTXD31 input)
			(conn DMA3LLTXD31 DMA3LLTXD31 <== PPC440 DMA3LLTXD31)
		)
		(element PLBPPCS1WRDBUS39 1
			(pin PLBPPCS1WRDBUS39 output)
			(conn PLBPPCS1WRDBUS39 PLBPPCS1WRDBUS39 ==> PPC440 PLBPPCS1WRDBUS39)
		)
		(element PPCS0PLBRDDBUS57 1
			(pin PPCS0PLBRDDBUS57 input)
			(conn PPCS0PLBRDDBUS57 PPCS0PLBRDDBUS57 <== PPC440 PPCS0PLBRDDBUS57)
		)
		(element DCRPPCDMDBUSIN8 1
			(pin DCRPPCDMDBUSIN8 output)
			(conn DCRPPCDMDBUSIN8 DCRPPCDMDBUSIN8 ==> PPC440 DCRPPCDMDBUSIN8)
		)
		(element PPCDMDCRDBUSOUT28 1
			(pin PPCDMDCRDBUSOUT28 input)
			(conn PPCDMDCRDBUSOUT28 PPCDMDCRDBUSOUT28 <== PPC440 PPCDMDCRDBUSOUT28)
		)
		(element MIMCWRITEDATA57 1
			(pin MIMCWRITEDATA57 input)
			(conn MIMCWRITEDATA57 MIMCWRITEDATA57 <== PPC440 MIMCWRITEDATA57)
		)
		(element PLBPPCMRDDBUS12 1
			(pin PLBPPCMRDDBUS12 output)
			(conn PLBPPCMRDDBUS12 PLBPPCMRDDBUS12 ==> PPC440 PLBPPCMRDDBUS12)
		)
		(element PPCMPLBBUSLOCK 1
			(pin PPCMPLBBUSLOCK input)
			(conn PPCMPLBBUSLOCK PPCMPLBBUSLOCK <== PPC440 PPCMPLBBUSLOCK)
		)
		(element APUFCMLOADDATA88 1
			(pin APUFCMLOADDATA88 input)
			(conn APUFCMLOADDATA88 APUFCMLOADDATA88 <== PPC440 APUFCMLOADDATA88)
		)
		(element PPCMPLBWRDBUS121 1
			(pin PPCMPLBWRDBUS121 input)
			(conn PPCMPLBWRDBUS121 PPCMPLBWRDBUS121 <== PPC440 PPCMPLBWRDBUS121)
		)
		(element TIEC440PVRTEST19 1
			(pin TIEC440PVRTEST19 output)
			(conn TIEC440PVRTEST19 TIEC440PVRTEST19 ==> PPC440 TIEC440PVRTEST19)
		)
		(element MCMIREADDATA72 1
			(pin MCMIREADDATA72 output)
			(conn MCMIREADDATA72 MCMIREADDATA72 ==> PPC440 MCMIREADDATA72)
		)
		(element LLDMA1RXD11 1
			(pin LLDMA1RXD11 output)
			(conn LLDMA1RXD11 LLDMA1RXD11 ==> PPC440 LLDMA1RXD11)
		)
		(element C440BISTREALTIMEFAIL 1
			(pin C440BISTREALTIMEFAIL input)
			(conn C440BISTREALTIMEFAIL C440BISTREALTIMEFAIL <== PPC440 C440BISTREALTIMEFAIL)
		)
		(element PLBPPCMRDDBUS97 1
			(pin PLBPPCMRDDBUS97 output)
			(conn PLBPPCMRDDBUS97 PLBPPCMRDDBUS97 ==> PPC440 PLBPPCMRDDBUS97)
		)
		(element APUFCMRBDATA16 1
			(pin APUFCMRBDATA16 input)
			(conn APUFCMRBDATA16 APUFCMRBDATA16 <== PPC440 APUFCMRBDATA16)
		)
		(element TIEC440USERRESET0 1
			(pin TIEC440USERRESET0 output)
			(conn TIEC440USERRESET0 TIEC440USERRESET0 ==> PPC440 TIEC440USERRESET0)
		)
		(element PPCS1PLBRDDBUS27 1
			(pin PPCS1PLBRDDBUS27 input)
			(conn PPCS1PLBRDDBUS27 PPCS1PLBRDDBUS27 <== PPC440 PPCS1PLBRDDBUS27)
		)
		(element MCMIREADDATA4 1
			(pin MCMIREADDATA4 output)
			(conn MCMIREADDATA4 MCMIREADDATA4 ==> PPC440 MCMIREADDATA4)
		)
		(element PLBPPCS0WRDBUS100 1
			(pin PLBPPCS0WRDBUS100 output)
			(conn PLBPPCS0WRDBUS100 PLBPPCS0WRDBUS100 ==> PPC440 PLBPPCS0WRDBUS100)
		)
		(element LLDMA2RXREM0 1
			(pin LLDMA2RXREM0 output)
			(conn LLDMA2RXREM0 LLDMA2RXREM0 ==> PPC440 LLDMA2RXREM0)
		)
		(element PLBPPCS1WRDBUS41 1
			(pin PLBPPCS1WRDBUS41 output)
			(conn PLBPPCS1WRDBUS41 PLBPPCS1WRDBUS41 ==> PPC440 PLBPPCS1WRDBUS41)
		)
		(element MIMCWRITEDATA11 1
			(pin MIMCWRITEDATA11 input)
			(conn MIMCWRITEDATA11 MIMCWRITEDATA11 <== PPC440 MIMCWRITEDATA11)
		)
		(element DMA0LLTXD10 1
			(pin DMA0LLTXD10 input)
			(conn DMA0LLTXD10 DMA0LLTXD10 <== PPC440 DMA0LLTXD10)
		)
		(element PPCDIAGPORTB0 1
			(pin PPCDIAGPORTB0 input)
			(conn PPCDIAGPORTB0 PPCDIAGPORTB0 <== PPC440 PPCDIAGPORTB0)
		)
		(element PPCDIAGPORTB37 1
			(pin PPCDIAGPORTB37 input)
			(conn PPCDIAGPORTB37 PPCDIAGPORTB37 <== PPC440 PPCDIAGPORTB37)
		)
		(element MBISTC440RST 1
			(pin MBISTC440RST output)
			(conn MBISTC440RST MBISTC440RST ==> PPC440 MBISTC440RST)
		)
		(element PLBPPCS0WRDBUS123 1
			(pin PLBPPCS0WRDBUS123 output)
			(conn PLBPPCS0WRDBUS123 PLBPPCS0WRDBUS123 ==> PPC440 PLBPPCS0WRDBUS123)
		)
		(element MCMIREADDATA23 1
			(pin MCMIREADDATA23 output)
			(conn MCMIREADDATA23 MCMIREADDATA23 ==> PPC440 MCMIREADDATA23)
		)
		(element C440DBGSYSTEMCONTROL6 1
			(pin C440DBGSYSTEMCONTROL6 input)
			(conn C440DBGSYSTEMCONTROL6 C440DBGSYSTEMCONTROL6 <== PPC440 C440DBGSYSTEMCONTROL6)
		)
		(element DCRPPCDSABUS9 1
			(pin DCRPPCDSABUS9 output)
			(conn DCRPPCDSABUS9 DCRPPCDSABUS9 ==> PPC440 DCRPPCDSABUS9)
		)
		(element PPCMPLBRNW 1
			(pin PPCMPLBRNW input)
			(conn PPCMPLBRNW PPCMPLBRNW <== PPC440 PPCMPLBRNW)
		)
		(element LLDMA1RXD1 1
			(pin LLDMA1RXD1 output)
			(conn LLDMA1RXD1 LLDMA1RXD1 ==> PPC440 LLDMA1RXD1)
		)
		(element PPCDMDCRDBUSOUT19 1
			(pin PPCDMDCRDBUSOUT19 input)
			(conn PPCDMDCRDBUSOUT19 PPCDMDCRDBUSOUT19 <== PPC440 PPCDMDCRDBUSOUT19)
		)
		(element PLBPPCMRDDBUS45 1
			(pin PLBPPCMRDDBUS45 output)
			(conn PLBPPCMRDDBUS45 PLBPPCMRDDBUS45 ==> PPC440 PLBPPCMRDDBUS45)
		)
		(element PPCDIAGPORTB114 1
			(pin PPCDIAGPORTB114 input)
			(conn PPCDIAGPORTB114 PPCDIAGPORTB114 <== PPC440 PPCDIAGPORTB114)
		)
		(element DMA0LLTXD31 1
			(pin DMA0LLTXD31 input)
			(conn DMA0LLTXD31 DMA0LLTXD31 <== PPC440 DMA0LLTXD31)
		)
		(element PPCTSTSCANOUT0 1
			(pin PPCTSTSCANOUT0 input)
			(conn PPCTSTSCANOUT0 PPCTSTSCANOUT0 <== PPC440 PPCTSTSCANOUT0)
		)
		(element PPCDSDCRDBUSIN24 1
			(pin PPCDSDCRDBUSIN24 input)
			(conn PPCDSDCRDBUSIN24 PPCDSDCRDBUSIN24 <== PPC440 PPCDSDCRDBUSIN24)
		)
		(element DMA1LLTXREM0 1
			(pin DMA1LLTXREM0 input)
			(conn DMA1LLTXREM0 DMA1LLTXREM0 <== PPC440 DMA1LLTXREM0)
		)
		(element MCMIREADDATA86 1
			(pin MCMIREADDATA86 output)
			(conn MCMIREADDATA86 MCMIREADDATA86 ==> PPC440 MCMIREADDATA86)
		)
		(element APUFCMINSTRUCTION14 1
			(pin APUFCMINSTRUCTION14 input)
			(conn APUFCMINSTRUCTION14 APUFCMINSTRUCTION14 <== PPC440 APUFCMINSTRUCTION14)
		)
		(element DMA2LLTXD9 1
			(pin DMA2LLTXD9 input)
			(conn DMA2LLTXD9 DMA2LLTXD9 <== PPC440 DMA2LLTXD9)
		)
		(element PPCDIAGPORTB129 1
			(pin PPCDIAGPORTB129 input)
			(conn PPCDIAGPORTB129 PPCDIAGPORTB129 <== PPC440 PPCDIAGPORTB129)
		)
		(element PLBPPCS0WRDBUS46 1
			(pin PLBPPCS0WRDBUS46 output)
			(conn PLBPPCS0WRDBUS46 PLBPPCS0WRDBUS46 ==> PPC440 PLBPPCS0WRDBUS46)
		)
		(element PLBPPCS0ABUS20 1
			(pin PLBPPCS0ABUS20 output)
			(conn PLBPPCS0ABUS20 PLBPPCS0ABUS20 ==> PPC440 PLBPPCS0ABUS20)
		)
		(element PLBPPCS1WRDBUS60 1
			(pin PLBPPCS1WRDBUS60 output)
			(conn PLBPPCS1WRDBUS60 PLBPPCS1WRDBUS60 ==> PPC440 PLBPPCS1WRDBUS60)
		)
		(element PPCS0PLBRDBTERM 1
			(pin PPCS0PLBRDBTERM input)
			(conn PPCS0PLBRDBTERM PPCS0PLBRDBTERM <== PPC440 PPCS0PLBRDBTERM)
		)
		(element DMA0LLTXD15 1
			(pin DMA0LLTXD15 input)
			(conn DMA0LLTXD15 DMA0LLTXD15 <== PPC440 DMA0LLTXD15)
		)
		(element PLBPPCMRDDBUS100 1
			(pin PLBPPCMRDDBUS100 output)
			(conn PLBPPCMRDDBUS100 PLBPPCMRDDBUS100 ==> PPC440 PLBPPCMRDDBUS100)
		)
		(element DMA0LLTXREM1 1
			(pin DMA0LLTXREM1 input)
			(conn DMA0LLTXREM1 DMA0LLTXREM1 <== PPC440 DMA0LLTXREM1)
		)
		(element MIMCWRITEDATA75 1
			(pin MIMCWRITEDATA75 input)
			(conn MIMCWRITEDATA75 MIMCWRITEDATA75 <== PPC440 MIMCWRITEDATA75)
		)
		(element FCMAPUSTOREDATA10 1
			(pin FCMAPUSTOREDATA10 output)
			(conn FCMAPUSTOREDATA10 FCMAPUSTOREDATA10 ==> PPC440 FCMAPUSTOREDATA10)
		)
		(element PLBPPCS0WRDBUS83 1
			(pin PLBPPCS0WRDBUS83 output)
			(conn PLBPPCS0WRDBUS83 PLBPPCS0WRDBUS83 ==> PPC440 PLBPPCS0WRDBUS83)
		)
		(element PLBPPCS0WRDBUS24 1
			(pin PLBPPCS0WRDBUS24 output)
			(conn PLBPPCS0WRDBUS24 PLBPPCS0WRDBUS24 ==> PPC440 PLBPPCS0WRDBUS24)
		)
		(element PPCMPLBWRDBUS31 1
			(pin PPCMPLBWRDBUS31 input)
			(conn PPCMPLBWRDBUS31 PPCMPLBWRDBUS31 <== PPC440 PPCMPLBWRDBUS31)
		)
		(element PPCMPLBABUS3 1
			(pin PPCMPLBABUS3 input)
			(conn PPCMPLBABUS3 PPCMPLBABUS3 <== PPC440 PPCMPLBABUS3)
		)
		(element APUFCMINSTRUCTION7 1
			(pin APUFCMINSTRUCTION7 input)
			(conn APUFCMINSTRUCTION7 APUFCMINSTRUCTION7 <== PPC440 APUFCMINSTRUCTION7)
		)
		(element PPCDIAGPORTB53 1
			(pin PPCDIAGPORTB53 input)
			(conn PPCDIAGPORTB53 PPCDIAGPORTB53 <== PPC440 PPCDIAGPORTB53)
		)
		(element PPCS1PLBRDDBUS54 1
			(pin PPCS1PLBRDDBUS54 input)
			(conn PPCS1PLBRDDBUS54 PPCS1PLBRDDBUS54 <== PPC440 PPCS1PLBRDDBUS54)
		)
		(element PPCMPLBWRDBUS95 1
			(pin PPCMPLBWRDBUS95 input)
			(conn PPCMPLBWRDBUS95 PPCMPLBWRDBUS95 <== PPC440 PPCMPLBWRDBUS95)
		)
		(element PPCS0PLBRDDBUS84 1
			(pin PPCS0PLBRDDBUS84 input)
			(conn PPCS0PLBRDDBUS84 PPCS0PLBRDDBUS84 <== PPC440 PPCS0PLBRDDBUS84)
		)
		(element DCRPPCDMDBUSIN18 1
			(pin DCRPPCDMDBUSIN18 output)
			(conn DCRPPCDMDBUSIN18 DCRPPCDMDBUSIN18 ==> PPC440 DCRPPCDMDBUSIN18)
		)
		(element PLBPPCS0BE2 1
			(pin PLBPPCS0BE2 output)
			(conn PLBPPCS0BE2 PLBPPCS0BE2 ==> PPC440 PLBPPCS0BE2)
		)
		(element PPCDIAGPORTA6 1
			(pin PPCDIAGPORTA6 input)
			(conn PPCDIAGPORTA6 PPCDIAGPORTA6 <== PPC440 PPCDIAGPORTA6)
		)
		(element PPCMPLBWRDBUS23 1
			(pin PPCMPLBWRDBUS23 input)
			(conn PPCMPLBWRDBUS23 PPCMPLBWRDBUS23 <== PPC440 PPCMPLBWRDBUS23)
		)
		(element PPCMPLBWRDBUS93 1
			(pin PPCMPLBWRDBUS93 input)
			(conn PPCMPLBWRDBUS93 PPCMPLBWRDBUS93 <== PPC440 PPCMPLBWRDBUS93)
		)
		(element FCMAPUSTOREDATA19 1
			(pin FCMAPUSTOREDATA19 output)
			(conn FCMAPUSTOREDATA19 FCMAPUSTOREDATA19 ==> PPC440 FCMAPUSTOREDATA19)
		)
		(element MCMIREADDATA37 1
			(pin MCMIREADDATA37 output)
			(conn MCMIREADDATA37 MCMIREADDATA37 ==> PPC440 MCMIREADDATA37)
		)
		(element LLDMA3RXD25 1
			(pin LLDMA3RXD25 output)
			(conn LLDMA3RXD25 LLDMA3RXD25 ==> PPC440 LLDMA3RXD25)
		)
		(element PPCTSTSCANOUT9 1
			(pin PPCTSTSCANOUT9 input)
			(conn PPCTSTSCANOUT9 PPCTSTSCANOUT9 <== PPC440 PPCTSTSCANOUT9)
		)
		(element PPCS1PLBRDDBUS119 1
			(pin PPCS1PLBRDDBUS119 input)
			(conn PPCS1PLBRDDBUS119 PPCS1PLBRDDBUS119 <== PPC440 PPCS1PLBRDDBUS119)
		)
		(element FCMAPUSLEEPNOTREADY 1
			(pin FCMAPUSLEEPNOTREADY output)
			(conn FCMAPUSLEEPNOTREADY FCMAPUSLEEPNOTREADY ==> PPC440 FCMAPUSLEEPNOTREADY)
		)
		(element BISTC440LRACCRST 1
			(pin BISTC440LRACCRST output)
			(conn BISTC440LRACCRST BISTC440LRACCRST ==> PPC440 BISTC440LRACCRST)
		)
		(element MCMIREADDATA53 1
			(pin MCMIREADDATA53 output)
			(conn MCMIREADDATA53 MCMIREADDATA53 ==> PPC440 MCMIREADDATA53)
		)
		(element PPCDIAGPORTB35 1
			(pin PPCDIAGPORTB35 input)
			(conn PPCDIAGPORTB35 PPCDIAGPORTB35 <== PPC440 PPCDIAGPORTB35)
		)
		(element PPCMPLBBE10 1
			(pin PPCMPLBBE10 input)
			(conn PPCMPLBBE10 PPCMPLBBE10 <== PPC440 PPCMPLBBE10)
		)
		(element APUFCMLOADDATA90 1
			(pin APUFCMLOADDATA90 input)
			(conn APUFCMLOADDATA90 APUFCMLOADDATA90 <== PPC440 APUFCMLOADDATA90)
		)
		(element PLBPPCS0TATTRIBUTE2 1
			(pin PLBPPCS0TATTRIBUTE2 output)
			(conn PLBPPCS0TATTRIBUTE2 PLBPPCS0TATTRIBUTE2 ==> PPC440 PLBPPCS0TATTRIBUTE2)
		)
		(element PLBPPCMRDDBUS19 1
			(pin PLBPPCMRDDBUS19 output)
			(conn PLBPPCMRDDBUS19 PLBPPCMRDDBUS19 ==> PPC440 PLBPPCMRDDBUS19)
		)
		(element MIMCADDRESS16 1
			(pin MIMCADDRESS16 input)
			(conn MIMCADDRESS16 MIMCADDRESS16 <== PPC440 MIMCADDRESS16)
		)
		(element LLDMA0RXD31 1
			(pin LLDMA0RXD31 output)
			(conn LLDMA0RXD31 LLDMA0RXD31 ==> PPC440 LLDMA0RXD31)
		)
		(element PPCMPLBWRDBUS86 1
			(pin PPCMPLBWRDBUS86 input)
			(conn PPCMPLBWRDBUS86 PPCMPLBWRDBUS86 <== PPC440 PPCMPLBWRDBUS86)
		)
		(element TIEC440DCURDNONCACHEPLBPRIO1 1
			(pin TIEC440DCURDNONCACHEPLBPRIO1 output)
			(conn TIEC440DCURDNONCACHEPLBPRIO1 TIEC440DCURDNONCACHEPLBPRIO1 ==> PPC440 TIEC440DCURDNONCACHEPLBPRIO1)
		)
		(element APUFCMLOADDATA59 1
			(pin APUFCMLOADDATA59 input)
			(conn APUFCMLOADDATA59 APUFCMLOADDATA59 <== PPC440 APUFCMLOADDATA59)
		)
		(element FCMAPURESULTVALID 1
			(pin FCMAPURESULTVALID output)
			(conn FCMAPURESULTVALID FCMAPURESULTVALID ==> PPC440 FCMAPURESULTVALID)
		)
		(element PPCDIAGPORTB43 1
			(pin PPCDIAGPORTB43 input)
			(conn PPCDIAGPORTB43 PPCDIAGPORTB43 <== PPC440 PPCDIAGPORTB43)
		)
		(element FCMAPURESULT0 1
			(pin FCMAPURESULT0 output)
			(conn FCMAPURESULT0 FCMAPURESULT0 ==> PPC440 FCMAPURESULT0)
		)
		(element TIEC440PVRTEST5 1
			(pin TIEC440PVRTEST5 output)
			(conn TIEC440PVRTEST5 TIEC440PVRTEST5 ==> PPC440 TIEC440PVRTEST5)
		)
		(element LLDMA0TXDSTRDYN 1
			(pin LLDMA0TXDSTRDYN output)
			(conn LLDMA0TXDSTRDYN LLDMA0TXDSTRDYN ==> PPC440 LLDMA0TXDSTRDYN)
		)
		(element PLBPPCS0WRDBUS91 1
			(pin PLBPPCS0WRDBUS91 output)
			(conn PLBPPCS0WRDBUS91 PLBPPCS0WRDBUS91 ==> PPC440 PLBPPCS0WRDBUS91)
		)
		(element PLBPPCS0WRDBUS98 1
			(pin PLBPPCS0WRDBUS98 output)
			(conn PLBPPCS0WRDBUS98 PLBPPCS0WRDBUS98 ==> PPC440 PLBPPCS0WRDBUS98)
		)
		(element PPCS1PLBMBUSY1 1
			(pin PPCS1PLBMBUSY1 input)
			(conn PPCS1PLBMBUSY1 PPCS1PLBMBUSY1 <== PPC440 PPCS1PLBMBUSY1)
		)
		(element PPCMPLBWRDBUS33 1
			(pin PPCMPLBWRDBUS33 input)
			(conn PPCMPLBWRDBUS33 PPCMPLBWRDBUS33 <== PPC440 PPCMPLBWRDBUS33)
		)
		(element DMA3LLTXREM3 1
			(pin DMA3LLTXREM3 input)
			(conn DMA3LLTXREM3 DMA3LLTXREM3 <== PPC440 DMA3LLTXREM3)
		)
		(element TIEC440PVRTEST20 1
			(pin TIEC440PVRTEST20 output)
			(conn TIEC440PVRTEST20 TIEC440PVRTEST20 ==> PPC440 TIEC440PVRTEST20)
		)
		(element PPCDIAGPORTB78 1
			(pin PPCDIAGPORTB78 input)
			(conn PPCDIAGPORTB78 PPCDIAGPORTB78 <== PPC440 PPCDIAGPORTB78)
		)
		(element PPCDMDCRDBUSOUT9 1
			(pin PPCDMDCRDBUSOUT9 input)
			(conn PPCDMDCRDBUSOUT9 PPCDMDCRDBUSOUT9 <== PPC440 PPCDMDCRDBUSOUT9)
		)
		(element PLBPPCMRDDBUS75 1
			(pin PLBPPCMRDDBUS75 output)
			(conn PLBPPCMRDDBUS75 PLBPPCMRDDBUS75 ==> PPC440 PLBPPCMRDDBUS75)
		)
		(element PPCDIAGPORTC15 1
			(pin PPCDIAGPORTC15 input)
			(conn PPCDIAGPORTC15 PPCDIAGPORTC15 <== PPC440 PPCDIAGPORTC15)
		)
		(element PLBPPCMRDDBUS61 1
			(pin PLBPPCMRDDBUS61 output)
			(conn PLBPPCMRDDBUS61 PLBPPCMRDDBUS61 ==> PPC440 PLBPPCMRDDBUS61)
		)
		(element C440CPMWDIRPTREQ 1
			(pin C440CPMWDIRPTREQ input)
			(conn C440CPMWDIRPTREQ C440CPMWDIRPTREQ <== PPC440 C440CPMWDIRPTREQ)
		)
		(element LLDMA1RXD19 1
			(pin LLDMA1RXD19 output)
			(conn LLDMA1RXD19 LLDMA1RXD19 ==> PPC440 LLDMA1RXD19)
		)
		(element PLBPPCS0ABUS30 1
			(pin PLBPPCS0ABUS30 output)
			(conn PLBPPCS0ABUS30 PLBPPCS0ABUS30 ==> PPC440 PLBPPCS0ABUS30)
		)
		(element LLDMA3RXD1 1
			(pin LLDMA3RXD1 output)
			(conn LLDMA3RXD1 LLDMA3RXD1 ==> PPC440 LLDMA3RXD1)
		)
		(element PPCS1PLBRDDBUS14 1
			(pin PPCS1PLBRDDBUS14 input)
			(conn PPCS1PLBRDDBUS14 PPCS1PLBRDDBUS14 <== PPC440 PPCS1PLBRDDBUS14)
		)
		(element C440CPMCLOCKFB 1
			(pin C440CPMCLOCKFB input)
			(conn C440CPMCLOCKFB C440CPMCLOCKFB <== PPC440 C440CPMCLOCKFB)
		)
		(element PPCMPLBBE1 1
			(pin PPCMPLBBE1 input)
			(conn PPCMPLBBE1 PPCMPLBBE1 <== PPC440 PPCMPLBBE1)
		)
		(element MIMCWRITEDATA39 1
			(pin MIMCWRITEDATA39 input)
			(conn MIMCWRITEDATA39 MIMCWRITEDATA39 <== PPC440 MIMCWRITEDATA39)
		)
		(element BISTC440BISTCLOCK 1
			(pin BISTC440BISTCLOCK output)
			(conn BISTC440BISTCLOCK BISTC440BISTCLOCK ==> PPC440 BISTC440BISTCLOCK)
		)
		(element MCMIREADDATA115 1
			(pin MCMIREADDATA115 output)
			(conn MCMIREADDATA115 MCMIREADDATA115 ==> PPC440 MCMIREADDATA115)
		)
		(element PPCDMDCRDBUSOUT14 1
			(pin PPCDMDCRDBUSOUT14 input)
			(conn PPCDMDCRDBUSOUT14 PPCDMDCRDBUSOUT14 <== PPC440 PPCDMDCRDBUSOUT14)
		)
		(element LLDMA3RXD8 1
			(pin LLDMA3RXD8 output)
			(conn LLDMA3RXD8 LLDMA3RXD8 ==> PPC440 LLDMA3RXD8)
		)
		(element PPCS0PLBRDDBUS86 1
			(pin PPCS0PLBRDDBUS86 input)
			(conn PPCS0PLBRDDBUS86 PPCS0PLBRDDBUS86 <== PPC440 PPCS0PLBRDDBUS86)
		)
		(element PLBPPCS1WRDBUS106 1
			(pin PLBPPCS1WRDBUS106 output)
			(conn PLBPPCS1WRDBUS106 PLBPPCS1WRDBUS106 ==> PPC440 PLBPPCS1WRDBUS106)
		)
		(element PLBPPCMRDDBUS23 1
			(pin PLBPPCMRDDBUS23 output)
			(conn PLBPPCMRDDBUS23 PLBPPCMRDDBUS23 ==> PPC440 PLBPPCMRDDBUS23)
		)
		(element PPCDIAGPORTA25 1
			(pin PPCDIAGPORTA25 input)
			(conn PPCDIAGPORTA25 PPCDIAGPORTA25 <== PPC440 PPCDIAGPORTA25)
		)
		(element PLBPPCMWRPENDPRI0 1
			(pin PLBPPCMWRPENDPRI0 output)
			(conn PLBPPCMWRPENDPRI0 PLBPPCMWRPENDPRI0 ==> PPC440 PLBPPCMWRPENDPRI0)
		)
		(element FCMAPUSTOREDATA24 1
			(pin FCMAPUSTOREDATA24 output)
			(conn FCMAPUSTOREDATA24 FCMAPUSTOREDATA24 ==> PPC440 FCMAPUSTOREDATA24)
		)
		(element PLBPPCS1WRDBUS56 1
			(pin PLBPPCS1WRDBUS56 output)
			(conn PLBPPCS1WRDBUS56 PLBPPCS1WRDBUS56 ==> PPC440 PLBPPCS1WRDBUS56)
		)
		(element PLBPPCS0RDPENDPRI0 1
			(pin PLBPPCS0RDPENDPRI0 output)
			(conn PLBPPCS0RDPENDPRI0 PLBPPCS0RDPENDPRI0 ==> PPC440 PLBPPCS0RDPENDPRI0)
		)
		(element PPCMPLBWRDBUS41 1
			(pin PPCMPLBWRDBUS41 input)
			(conn PPCMPLBWRDBUS41 PPCMPLBWRDBUS41 <== PPC440 PPCMPLBWRDBUS41)
		)
		(element APUFCMINSTRUCTION9 1
			(pin APUFCMINSTRUCTION9 input)
			(conn APUFCMINSTRUCTION9 APUFCMINSTRUCTION9 <== PPC440 APUFCMINSTRUCTION9)
		)
		(element PPCS1PLBRDDBUS53 1
			(pin PPCS1PLBRDDBUS53 input)
			(conn PPCS1PLBRDDBUS53 PPCS1PLBRDDBUS53 <== PPC440 PPCS1PLBRDDBUS53)
		)
		(element PLBPPCS1WRDBUS17 1
			(pin PLBPPCS1WRDBUS17 output)
			(conn PLBPPCS1WRDBUS17 PLBPPCS1WRDBUS17 ==> PPC440 PLBPPCS1WRDBUS17)
		)
		(element PPCDIAGPORTB73 1
			(pin PPCDIAGPORTB73 input)
			(conn PPCDIAGPORTB73 PPCDIAGPORTB73 <== PPC440 PPCDIAGPORTB73)
		)
		(element PLBPPCS0WRDBUS88 1
			(pin PLBPPCS0WRDBUS88 output)
			(conn PLBPPCS0WRDBUS88 PLBPPCS0WRDBUS88 ==> PPC440 PLBPPCS0WRDBUS88)
		)
		(element PLBPPCS1RDBURST 1
			(pin PLBPPCS1RDBURST output)
			(conn PLBPPCS1RDBURST PLBPPCS1RDBURST ==> PPC440 PLBPPCS1RDBURST)
		)
		(element PPCMPLBWRDBUS105 1
			(pin PPCMPLBWRDBUS105 input)
			(conn PPCMPLBWRDBUS105 PPCMPLBWRDBUS105 <== PPC440 PPCMPLBWRDBUS105)
		)
		(element PLBPPCS1WRDBUS73 1
			(pin PLBPPCS1WRDBUS73 output)
			(conn PLBPPCS1WRDBUS73 PLBPPCS1WRDBUS73 ==> PPC440 PLBPPCS1WRDBUS73)
		)
		(element LLDMA1RXD3 1
			(pin LLDMA1RXD3 output)
			(conn LLDMA1RXD3 LLDMA1RXD3 ==> PPC440 LLDMA1RXD3)
		)
		(element APUFCMDECUDIVALID 1
			(pin APUFCMDECUDIVALID input)
			(conn APUFCMDECUDIVALID APUFCMDECUDIVALID <== PPC440 APUFCMDECUDIVALID)
		)
		(element PPCS0PLBRDDBUS45 1
			(pin PPCS0PLBRDDBUS45 input)
			(conn PPCS0PLBRDDBUS45 PPCS0PLBRDDBUS45 <== PPC440 PPCS0PLBRDDBUS45)
		)
		(element PPCTSTSCANOUT3 1
			(pin PPCTSTSCANOUT3 input)
			(conn PPCTSTSCANOUT3 PPCTSTSCANOUT3 <== PPC440 PPCTSTSCANOUT3)
		)
		(element PPCDMDCRDBUSOUT2 1
			(pin PPCDMDCRDBUSOUT2 input)
			(conn PPCDMDCRDBUSOUT2 PPCDMDCRDBUSOUT2 <== PPC440 PPCDMDCRDBUSOUT2)
		)
		(element DMA0LLTXD27 1
			(pin DMA0LLTXD27 input)
			(conn DMA0LLTXD27 DMA0LLTXD27 <== PPC440 DMA0LLTXD27)
		)
		(element APUFCMLOADDATA109 1
			(pin APUFCMLOADDATA109 input)
			(conn APUFCMLOADDATA109 APUFCMLOADDATA109 <== PPC440 APUFCMLOADDATA109)
		)
		(element MIMCADDRESS9 1
			(pin MIMCADDRESS9 input)
			(conn MIMCADDRESS9 MIMCADDRESS9 <== PPC440 MIMCADDRESS9)
		)
		(element PLBPPCS1WRDBUS15 1
			(pin PLBPPCS1WRDBUS15 output)
			(conn PLBPPCS1WRDBUS15 PLBPPCS1WRDBUS15 ==> PPC440 PLBPPCS1WRDBUS15)
		)
		(element FCMAPUSTOREDATA97 1
			(pin FCMAPUSTOREDATA97 output)
			(conn FCMAPUSTOREDATA97 FCMAPUSTOREDATA97 ==> PPC440 FCMAPUSTOREDATA97)
		)
		(element DCRPPCDMACK 1
			(pin DCRPPCDMACK output)
			(conn DCRPPCDMACK DCRPPCDMACK ==> PPC440 DCRPPCDMACK)
		)
		(element APUFCMLOADDATA117 1
			(pin APUFCMLOADDATA117 input)
			(conn APUFCMLOADDATA117 APUFCMLOADDATA117 <== PPC440 APUFCMLOADDATA117)
		)
		(element FCMAPUSTOREDATA55 1
			(pin FCMAPUSTOREDATA55 output)
			(conn FCMAPUSTOREDATA55 FCMAPUSTOREDATA55 ==> PPC440 FCMAPUSTOREDATA55)
		)
		(element DMA0LLTXEOFN 1
			(pin DMA0LLTXEOFN input)
			(conn DMA0LLTXEOFN DMA0LLTXEOFN <== PPC440 DMA0LLTXEOFN)
		)
		(element C440TRCTRACESTATUS3 1
			(pin C440TRCTRACESTATUS3 input)
			(conn C440TRCTRACESTATUS3 C440TRCTRACESTATUS3 <== PPC440 C440TRCTRACESTATUS3)
		)
		(element PLBPPCS1WRDBUS53 1
			(pin PLBPPCS1WRDBUS53 output)
			(conn PLBPPCS1WRDBUS53 PLBPPCS1WRDBUS53 ==> PPC440 PLBPPCS1WRDBUS53)
		)
		(element PLBPPCS0ABUS26 1
			(pin PLBPPCS0ABUS26 output)
			(conn PLBPPCS0ABUS26 PLBPPCS0ABUS26 ==> PPC440 PLBPPCS0ABUS26)
		)
		(element PPCMPLBBE6 1
			(pin PPCMPLBBE6 input)
			(conn PPCMPLBBE6 PPCMPLBBE6 <== PPC440 PPCMPLBBE6)
		)
		(element PLBPPCS1MSIZE0 1
			(pin PLBPPCS1MSIZE0 output)
			(conn PLBPPCS1MSIZE0 PLBPPCS1MSIZE0 ==> PPC440 PLBPPCS1MSIZE0)
		)
		(element PPCS1PLBRDDBUS66 1
			(pin PPCS1PLBRDDBUS66 input)
			(conn PPCS1PLBRDDBUS66 PPCS1PLBRDDBUS66 <== PPC440 PPCS1PLBRDDBUS66)
		)
		(element PPCDMDCRABUS8 1
			(pin PPCDMDCRABUS8 input)
			(conn PPCDMDCRABUS8 PPCDMDCRABUS8 <== PPC440 PPCDMDCRABUS8)
		)
		(element APUFCMLOADDATA15 1
			(pin APUFCMLOADDATA15 input)
			(conn APUFCMLOADDATA15 APUFCMLOADDATA15 <== PPC440 APUFCMLOADDATA15)
		)
		(element DCRPPCDMDBUSIN14 1
			(pin DCRPPCDMDBUSIN14 output)
			(conn DCRPPCDMDBUSIN14 DCRPPCDMDBUSIN14 ==> PPC440 DCRPPCDMDBUSIN14)
		)
		(element PLBPPCMRDDBUS4 1
			(pin PLBPPCMRDDBUS4 output)
			(conn PLBPPCMRDDBUS4 PLBPPCMRDDBUS4 ==> PPC440 PLBPPCMRDDBUS4)
		)
		(element PPCDIAGPORTB26 1
			(pin PPCDIAGPORTB26 input)
			(conn PPCDIAGPORTB26 PPCDIAGPORTB26 <== PPC440 PPCDIAGPORTB26)
		)
		(element DMA3TXIRQ 1
			(pin DMA3TXIRQ input)
			(conn DMA3TXIRQ DMA3TXIRQ <== PPC440 DMA3TXIRQ)
		)
		(element PPCS1PLBRDDBUS125 1
			(pin PPCS1PLBRDDBUS125 input)
			(conn PPCS1PLBRDDBUS125 PPCS1PLBRDDBUS125 <== PPC440 PPCS1PLBRDDBUS125)
		)
		(element PLBPPCS0TATTRIBUTE0 1
			(pin PLBPPCS0TATTRIBUTE0 output)
			(conn PLBPPCS0TATTRIBUTE0 PLBPPCS0TATTRIBUTE0 ==> PPC440 PLBPPCS0TATTRIBUTE0)
		)
		(element DCRPPCDSDBUSOUT31 1
			(pin DCRPPCDSDBUSOUT31 output)
			(conn DCRPPCDSDBUSOUT31 DCRPPCDSDBUSOUT31 ==> PPC440 DCRPPCDSDBUSOUT31)
		)
		(element PPCS1PLBRDDBUS37 1
			(pin PPCS1PLBRDDBUS37 input)
			(conn PPCS1PLBRDDBUS37 PPCS1PLBRDDBUS37 <== PPC440 PPCS1PLBRDDBUS37)
		)
		(element PLBPPCS0SIZE2 1
			(pin PLBPPCS0SIZE2 output)
			(conn PLBPPCS0SIZE2 PLBPPCS0SIZE2 ==> PPC440 PLBPPCS0SIZE2)
		)
		(element PPCS0PLBMBUSY1 1
			(pin PPCS0PLBMBUSY1 input)
			(conn PPCS0PLBMBUSY1 PPCS0PLBMBUSY1 <== PPC440 PPCS0PLBMBUSY1)
		)
		(element LLDMA3RXD15 1
			(pin LLDMA3RXD15 output)
			(conn LLDMA3RXD15 LLDMA3RXD15 ==> PPC440 LLDMA3RXD15)
		)
		(element LLDMA2RXD4 1
			(pin LLDMA2RXD4 output)
			(conn LLDMA2RXD4 LLDMA2RXD4 ==> PPC440 LLDMA2RXD4)
		)
		(element PPCDIAGPORTA33 1
			(pin PPCDIAGPORTA33 input)
			(conn PPCDIAGPORTA33 PPCDIAGPORTA33 <== PPC440 PPCDIAGPORTA33)
		)
		(element MIMCWRITEDATA120 1
			(pin MIMCWRITEDATA120 input)
			(conn MIMCWRITEDATA120 MIMCWRITEDATA120 <== PPC440 MIMCWRITEDATA120)
		)
		(element APUFCMWRITEBACKOK 1
			(pin APUFCMWRITEBACKOK input)
			(conn APUFCMWRITEBACKOK APUFCMWRITEBACKOK <== PPC440 APUFCMWRITEBACKOK)
		)
		(element PPCMPLBWRDBUS59 1
			(pin PPCMPLBWRDBUS59 input)
			(conn PPCMPLBWRDBUS59 PPCMPLBWRDBUS59 <== PPC440 PPCMPLBWRDBUS59)
		)
		(element TIEC440USERRESET1 1
			(pin TIEC440USERRESET1 output)
			(conn TIEC440USERRESET1 TIEC440USERRESET1 ==> PPC440 TIEC440USERRESET1)
		)
		(element PPCS1PLBRDDBUS63 1
			(pin PPCS1PLBRDDBUS63 input)
			(conn PPCS1PLBRDDBUS63 PPCS1PLBRDDBUS63 <== PPC440 PPCS1PLBRDDBUS63)
		)
		(element PLBPPCMRDDBUS42 1
			(pin PLBPPCMRDDBUS42 output)
			(conn PLBPPCMRDDBUS42 PLBPPCMRDDBUS42 ==> PPC440 PLBPPCMRDDBUS42)
		)
		(element DCRPPCDSDBUSOUT12 1
			(pin DCRPPCDSDBUSOUT12 output)
			(conn DCRPPCDSDBUSOUT12 DCRPPCDSDBUSOUT12 ==> PPC440 DCRPPCDSDBUSOUT12)
		)
		(element DCRPPCDSDBUSOUT5 1
			(pin DCRPPCDSDBUSOUT5 output)
			(conn DCRPPCDSDBUSOUT5 DCRPPCDSDBUSOUT5 ==> PPC440 DCRPPCDSDBUSOUT5)
		)
		(element DMA1LLTXD26 1
			(pin DMA1LLTXD26 input)
			(conn DMA1LLTXD26 DMA1LLTXD26 <== PPC440 DMA1LLTXD26)
		)
		(element LLDMA0RXD14 1
			(pin LLDMA0RXD14 output)
			(conn LLDMA0RXD14 LLDMA0RXD14 ==> PPC440 LLDMA0RXD14)
		)
		(element FCMAPUSTOREDATA100 1
			(pin FCMAPUSTOREDATA100 output)
			(conn FCMAPUSTOREDATA100 FCMAPUSTOREDATA100 ==> PPC440 FCMAPUSTOREDATA100)
		)
		(element MIMCADDRESS5 1
			(pin MIMCADDRESS5 input)
			(conn MIMCADDRESS5 MIMCADDRESS5 <== PPC440 MIMCADDRESS5)
		)
		(element PLBPPCS0WRDBUS62 1
			(pin PLBPPCS0WRDBUS62 output)
			(conn PLBPPCS0WRDBUS62 PLBPPCS0WRDBUS62 ==> PPC440 PLBPPCS0WRDBUS62)
		)
		(element PLBPPCS1WRDBUS61 1
			(pin PLBPPCS1WRDBUS61 output)
			(conn PLBPPCS1WRDBUS61 PLBPPCS1WRDBUS61 ==> PPC440 PLBPPCS1WRDBUS61)
		)
		(element MIMCBYTEENABLE3 1
			(pin MIMCBYTEENABLE3 input)
			(conn MIMCBYTEENABLE3 MIMCBYTEENABLE3 <== PPC440 MIMCBYTEENABLE3)
		)
		(element C440TRCTRIGGEREVENTTYPE8 1
			(pin C440TRCTRIGGEREVENTTYPE8 input)
			(conn C440TRCTRIGGEREVENTTYPE8 C440TRCTRIGGEREVENTTYPE8 <== PPC440 C440TRCTRIGGEREVENTTYPE8)
		)
		(element FCMAPUSTOREDATA89 1
			(pin FCMAPUSTOREDATA89 output)
			(conn FCMAPUSTOREDATA89 FCMAPUSTOREDATA89 ==> PPC440 FCMAPUSTOREDATA89)
		)
		(element PPCS1PLBRDDBUS26 1
			(pin PPCS1PLBRDDBUS26 input)
			(conn PPCS1PLBRDDBUS26 PPCS1PLBRDDBUS26 <== PPC440 PPCS1PLBRDDBUS26)
		)
		(element TIEC440PVRTEST27 1
			(pin TIEC440PVRTEST27 output)
			(conn TIEC440PVRTEST27 TIEC440PVRTEST27 ==> PPC440 TIEC440PVRTEST27)
		)
		(element MCMIREADDATA91 1
			(pin MCMIREADDATA91 output)
			(conn MCMIREADDATA91 MCMIREADDATA91 ==> PPC440 MCMIREADDATA91)
		)
		(element MCMIREADDATA11 1
			(pin MCMIREADDATA11 output)
			(conn MCMIREADDATA11 MCMIREADDATA11 ==> PPC440 MCMIREADDATA11)
		)
		(element PPCS0PLBRDDBUS1 1
			(pin PPCS0PLBRDDBUS1 input)
			(conn PPCS0PLBRDDBUS1 PPCS0PLBRDDBUS1 <== PPC440 PPCS0PLBRDDBUS1)
		)
		(element PLBPPCMWRPENDREQ 1
			(pin PLBPPCMWRPENDREQ output)
			(conn PLBPPCMWRPENDREQ PLBPPCMWRPENDREQ ==> PPC440 PLBPPCMWRPENDREQ)
		)
		(element LLDMA2RSTENGINEREQ 1
			(pin LLDMA2RSTENGINEREQ output)
			(conn LLDMA2RSTENGINEREQ LLDMA2RSTENGINEREQ ==> PPC440 LLDMA2RSTENGINEREQ)
		)
		(element PLBPPCS0WRDBUS18 1
			(pin PLBPPCS0WRDBUS18 output)
			(conn PLBPPCS0WRDBUS18 PLBPPCS0WRDBUS18 ==> PPC440 PLBPPCS0WRDBUS18)
		)
		(element LLDMA1RXREM3 1
			(pin LLDMA1RXREM3 output)
			(conn LLDMA1RXREM3 LLDMA1RXREM3 ==> PPC440 LLDMA1RXREM3)
		)
		(element PPCMPLBTATTRIBUTE6 1
			(pin PPCMPLBTATTRIBUTE6 input)
			(conn PPCMPLBTATTRIBUTE6 PPCMPLBTATTRIBUTE6 <== PPC440 PPCMPLBTATTRIBUTE6)
		)
		(element MIMCWRITEDATA74 1
			(pin MIMCWRITEDATA74 input)
			(conn MIMCWRITEDATA74 MIMCWRITEDATA74 <== PPC440 MIMCWRITEDATA74)
		)
		(element PLBPPCS0WRDBUS110 1
			(pin PLBPPCS0WRDBUS110 output)
			(conn PLBPPCS0WRDBUS110 PLBPPCS0WRDBUS110 ==> PPC440 PLBPPCS0WRDBUS110)
		)
		(element TSTPPCSCANIN3 1
			(pin TSTPPCSCANIN3 output)
			(conn TSTPPCSCANIN3 TSTPPCSCANIN3 ==> PPC440 TSTPPCSCANIN3)
		)
		(element PPCMPLBWRDBUS10 1
			(pin PPCMPLBWRDBUS10 input)
			(conn PPCMPLBWRDBUS10 PPCMPLBWRDBUS10 <== PPC440 PPCMPLBWRDBUS10)
		)
		(element APUFCMRADATA26 1
			(pin APUFCMRADATA26 input)
			(conn APUFCMRADATA26 APUFCMRADATA26 <== PPC440 APUFCMRADATA26)
		)
		(element PLBPPCS1ABUS26 1
			(pin PLBPPCS1ABUS26 output)
			(conn PLBPPCS1ABUS26 PLBPPCS1ABUS26 ==> PPC440 PLBPPCS1ABUS26)
		)
		(element PPCS1PLBRDWDADDR1 1
			(pin PPCS1PLBRDWDADDR1 input)
			(conn PPCS1PLBRDWDADDR1 PPCS1PLBRDWDADDR1 <== PPC440 PPCS1PLBRDWDADDR1)
		)
		(element TSTPPCSCANIN15 1
			(pin TSTPPCSCANIN15 output)
			(conn TSTPPCSCANIN15 TSTPPCSCANIN15 ==> PPC440 TSTPPCSCANIN15)
		)
		(element FCMAPUSTOREDATA86 1
			(pin FCMAPUSTOREDATA86 output)
			(conn FCMAPUSTOREDATA86 FCMAPUSTOREDATA86 ==> PPC440 FCMAPUSTOREDATA86)
		)
		(element LLDMA2RXD29 1
			(pin LLDMA2RXD29 output)
			(conn LLDMA2RXD29 LLDMA2RXD29 ==> PPC440 LLDMA2RXD29)
		)
		(element PPCMPLBWRDBUS12 1
			(pin PPCMPLBWRDBUS12 input)
			(conn PPCMPLBWRDBUS12 PPCMPLBWRDBUS12 <== PPC440 PPCMPLBWRDBUS12)
		)
		(element PLBPPCMMIRQ 1
			(pin PLBPPCMMIRQ output)
			(conn PLBPPCMMIRQ PLBPPCMMIRQ ==> PPC440 PLBPPCMMIRQ)
		)
		(element PLBPPCMRDPENDREQ 1
			(pin PLBPPCMRDPENDREQ output)
			(conn PLBPPCMRDPENDREQ PLBPPCMRDPENDREQ ==> PPC440 PLBPPCMRDPENDREQ)
		)
		(element PPCS1PLBRDDBUS40 1
			(pin PPCS1PLBRDDBUS40 input)
			(conn PPCS1PLBRDDBUS40 PPCS1PLBRDDBUS40 <== PPC440 PPCS1PLBRDDBUS40)
		)
		(element DCRPPCDSWRITE 1
			(pin DCRPPCDSWRITE output)
			(conn DCRPPCDSWRITE DCRPPCDSWRITE ==> PPC440 DCRPPCDSWRITE)
		)
		(element FCMAPUSTOREDATA114 1
			(pin FCMAPUSTOREDATA114 output)
			(conn FCMAPUSTOREDATA114 FCMAPUSTOREDATA114 ==> PPC440 FCMAPUSTOREDATA114)
		)
		(element DMA1LLTXD14 1
			(pin DMA1LLTXD14 input)
			(conn DMA1LLTXD14 DMA1LLTXD14 <== PPC440 DMA1LLTXD14)
		)
		(element PLBPPCMRDDBUS3 1
			(pin PLBPPCMRDDBUS3 output)
			(conn PLBPPCMRDDBUS3 PLBPPCMRDDBUS3 ==> PPC440 PLBPPCMRDDBUS3)
		)
		(element APUFCMINSTRUCTION22 1
			(pin APUFCMINSTRUCTION22 input)
			(conn APUFCMINSTRUCTION22 APUFCMINSTRUCTION22 <== PPC440 APUFCMINSTRUCTION22)
		)
		(element PLBPPCS0WRDBUS11 1
			(pin PLBPPCS0WRDBUS11 output)
			(conn PLBPPCS0WRDBUS11 PLBPPCS0WRDBUS11 ==> PPC440 PLBPPCS0WRDBUS11)
		)
		(element LLDMA3RXSRCRDYN 1
			(pin LLDMA3RXSRCRDYN output)
			(conn LLDMA3RXSRCRDYN LLDMA3RXSRCRDYN ==> PPC440 LLDMA3RXSRCRDYN)
		)
		(element CPMDMA0LLCLKINV 3
			(pin CPMDMA0LLCLK_B input)
			(pin CPMDMA0LLCLK input)
			(pin OUT output)
			(cfg CPMDMA0LLCLK_B CPMDMA0LLCLK)
			(conn CPMDMA0LLCLKINV OUT ==> PPC440 CPMDMA0LLCLK)
			(conn CPMDMA0LLCLKINV CPMDMA0LLCLK_B <== CPMDMA0LLCLK CPMDMA0LLCLK)
			(conn CPMDMA0LLCLKINV CPMDMA0LLCLK <== CPMDMA0LLCLK CPMDMA0LLCLK)
		)
		(element PPCS1PLBWRCOMP 1
			(pin PPCS1PLBWRCOMP input)
			(conn PPCS1PLBWRCOMP PPCS1PLBWRCOMP <== PPC440 PPCS1PLBWRCOMP)
		)
		(element PPCDIAGPORTA20 1
			(pin PPCDIAGPORTA20 input)
			(conn PPCDIAGPORTA20 PPCDIAGPORTA20 <== PPC440 PPCDIAGPORTA20)
		)
		(element DMA3LLTXD10 1
			(pin DMA3LLTXD10 input)
			(conn DMA3LLTXD10 DMA3LLTXD10 <== PPC440 DMA3LLTXD10)
		)
		(element APUFCMRADATA31 1
			(pin APUFCMRADATA31 input)
			(conn APUFCMRADATA31 APUFCMRADATA31 <== PPC440 APUFCMRADATA31)
		)
		(element LLDMA0RXD21 1
			(pin LLDMA0RXD21 output)
			(conn LLDMA0RXD21 LLDMA0RXD21 ==> PPC440 LLDMA0RXD21)
		)
		(element DCRPPCDMDBUSIN27 1
			(pin DCRPPCDMDBUSIN27 output)
			(conn DCRPPCDMDBUSIN27 DCRPPCDMDBUSIN27 ==> PPC440 DCRPPCDMDBUSIN27)
		)
		(element PLBPPCMRDDBUS67 1
			(pin PLBPPCMRDDBUS67 output)
			(conn PLBPPCMRDDBUS67 PLBPPCMRDDBUS67 ==> PPC440 PLBPPCMRDDBUS67)
		)
		(element FCMAPUSTOREDATA33 1
			(pin FCMAPUSTOREDATA33 output)
			(conn FCMAPUSTOREDATA33 FCMAPUSTOREDATA33 ==> PPC440 FCMAPUSTOREDATA33)
		)
		(element APUFCMRBDATA31 1
			(pin APUFCMRBDATA31 input)
			(conn APUFCMRBDATA31 APUFCMRBDATA31 <== PPC440 APUFCMRBDATA31)
		)
		(element PLBPPCS0RDPENDPRI1 1
			(pin PLBPPCS0RDPENDPRI1 output)
			(conn PLBPPCS0RDPENDPRI1 PLBPPCS0RDPENDPRI1 ==> PPC440 PLBPPCS0RDPENDPRI1)
		)
		(element CPMDCRCLKINV 3
			(pin CPMDCRCLK_B input)
			(pin CPMDCRCLK input)
			(pin OUT output)
			(cfg CPMDCRCLK_B CPMDCRCLK)
			(conn CPMDCRCLKINV OUT ==> PPC440 CPMDCRCLK)
			(conn CPMDCRCLKINV CPMDCRCLK_B <== CPMDCRCLK CPMDCRCLK)
			(conn CPMDCRCLKINV CPMDCRCLK <== CPMDCRCLK CPMDCRCLK)
		)
		(element PLBPPCS0RDPRIM 1
			(pin PLBPPCS0RDPRIM output)
			(conn PLBPPCS0RDPRIM PLBPPCS0RDPRIM ==> PPC440 PLBPPCS0RDPRIM)
		)
		(element APUFCMDECLDSTXFERSIZE0 1
			(pin APUFCMDECLDSTXFERSIZE0 input)
			(conn APUFCMDECLDSTXFERSIZE0 APUFCMDECLDSTXFERSIZE0 <== PPC440 APUFCMDECLDSTXFERSIZE0)
		)
		(element MIMCWRITEDATA94 1
			(pin MIMCWRITEDATA94 input)
			(conn MIMCWRITEDATA94 MIMCWRITEDATA94 <== PPC440 MIMCWRITEDATA94)
		)
		(element MIMCWRITEDATA110 1
			(pin MIMCWRITEDATA110 input)
			(conn MIMCWRITEDATA110 MIMCWRITEDATA110 <== PPC440 MIMCWRITEDATA110)
		)
		(element CPMPPCMPLBCLKINV 3
			(pin CPMPPCMPLBCLK_B input)
			(pin CPMPPCMPLBCLK input)
			(pin OUT output)
			(cfg CPMPPCMPLBCLK_B CPMPPCMPLBCLK)
			(conn CPMPPCMPLBCLKINV OUT ==> PPC440 CPMPPCMPLBCLK)
			(conn CPMPPCMPLBCLKINV CPMPPCMPLBCLK_B <== CPMPPCMPLBCLK CPMPPCMPLBCLK)
			(conn CPMPPCMPLBCLKINV CPMPPCMPLBCLK <== CPMPPCMPLBCLK CPMPPCMPLBCLK)
		)
		(element PLBPPCS1ABORT 1
			(pin PLBPPCS1ABORT output)
			(conn PLBPPCS1ABORT PLBPPCS1ABORT ==> PPC440 PLBPPCS1ABORT)
		)
		(element DCRPPCDMDBUSIN31 1
			(pin DCRPPCDMDBUSIN31 output)
			(conn DCRPPCDMDBUSIN31 DCRPPCDMDBUSIN31 ==> PPC440 DCRPPCDMDBUSIN31)
		)
		(element CPMMCCLK 1
			(pin CPMMCCLK output)
			(conn CPMMCCLK CPMMCCLK ==> CPMMCCLKINV CPMMCCLK_B)
			(conn CPMMCCLK CPMMCCLK ==> CPMMCCLKINV CPMMCCLK)
		)
		(element PLBPPCS0WRDBUS21 1
			(pin PLBPPCS0WRDBUS21 output)
			(conn PLBPPCS0WRDBUS21 PLBPPCS0WRDBUS21 ==> PPC440 PLBPPCS0WRDBUS21)
		)
		(element BISTC440BISTMODE 1
			(pin BISTC440BISTMODE output)
			(conn BISTC440BISTMODE BISTC440BISTMODE ==> PPC440 BISTC440BISTMODE)
		)
		(element PPCDIAGPORTB105 1
			(pin PPCDIAGPORTB105 input)
			(conn PPCDIAGPORTB105 PPCDIAGPORTB105 <== PPC440 PPCDIAGPORTB105)
		)
		(element C440MACHINECHECK 1
			(pin C440MACHINECHECK input)
			(conn C440MACHINECHECK C440MACHINECHECK <== PPC440 C440MACHINECHECK)
		)
		(element TIEC440PVR30 1
			(pin TIEC440PVR30 output)
			(conn TIEC440PVR30 TIEC440PVR30 ==> PPC440 TIEC440PVR30)
		)
		(element APUFCMLOADDATA27 1
			(pin APUFCMLOADDATA27 input)
			(conn APUFCMLOADDATA27 APUFCMLOADDATA27 <== PPC440 APUFCMLOADDATA27)
		)
		(element PPCDIAGPORTB64 1
			(pin PPCDIAGPORTB64 input)
			(conn PPCDIAGPORTB64 PPCDIAGPORTB64 <== PPC440 PPCDIAGPORTB64)
		)
		(element PLBPPCS1BE11 1
			(pin PLBPPCS1BE11 output)
			(conn PLBPPCS1BE11 PLBPPCS1BE11 ==> PPC440 PLBPPCS1BE11)
		)
		(element PLBPPCS1MASTERID1 1
			(pin PLBPPCS1MASTERID1 output)
			(conn PLBPPCS1MASTERID1 PLBPPCS1MASTERID1 ==> PPC440 PLBPPCS1MASTERID1)
		)
		(element DCRPPCDSDBUSOUT0 1
			(pin DCRPPCDSDBUSOUT0 output)
			(conn DCRPPCDSDBUSOUT0 DCRPPCDSDBUSOUT0 ==> PPC440 DCRPPCDSDBUSOUT0)
		)
		(element PLBPPCS1BE1 1
			(pin PLBPPCS1BE1 output)
			(conn PLBPPCS1BE1 PLBPPCS1BE1 ==> PPC440 PLBPPCS1BE1)
		)
		(element PPCDIAGPORTB13 1
			(pin PPCDIAGPORTB13 input)
			(conn PPCDIAGPORTB13 PPCDIAGPORTB13 <== PPC440 PPCDIAGPORTB13)
		)
		(element PPCMPLBWRDBUS49 1
			(pin PPCMPLBWRDBUS49 input)
			(conn PPCMPLBWRDBUS49 PPCMPLBWRDBUS49 <== PPC440 PPCMPLBWRDBUS49)
		)
		(element PPCMPLBWRDBUS122 1
			(pin PPCMPLBWRDBUS122 input)
			(conn PPCMPLBWRDBUS122 PPCMPLBWRDBUS122 <== PPC440 PPCMPLBWRDBUS122)
		)
		(element PLBPPCS1WRDBUS25 1
			(pin PLBPPCS1WRDBUS25 output)
			(conn PLBPPCS1WRDBUS25 PLBPPCS1WRDBUS25 ==> PPC440 PLBPPCS1WRDBUS25)
		)
		(element APUFCMRBDATA18 1
			(pin APUFCMRBDATA18 input)
			(conn APUFCMRBDATA18 APUFCMRBDATA18 <== PPC440 APUFCMRBDATA18)
		)
		(element MCMIREADDATA127 1
			(pin MCMIREADDATA127 output)
			(conn MCMIREADDATA127 MCMIREADDATA127 ==> PPC440 MCMIREADDATA127)
		)
		(element FCMAPUSTOREDATA64 1
			(pin FCMAPUSTOREDATA64 output)
			(conn FCMAPUSTOREDATA64 FCMAPUSTOREDATA64 ==> PPC440 FCMAPUSTOREDATA64)
		)
		(element APUFCMRADATA14 1
			(pin APUFCMRADATA14 input)
			(conn APUFCMRADATA14 APUFCMRADATA14 <== PPC440 APUFCMRADATA14)
		)
		(element FCMAPURESULT15 1
			(pin FCMAPURESULT15 output)
			(conn FCMAPURESULT15 FCMAPURESULT15 ==> PPC440 FCMAPURESULT15)
		)
		(element PPCMPLBWRDBUS52 1
			(pin PPCMPLBWRDBUS52 input)
			(conn PPCMPLBWRDBUS52 PPCMPLBWRDBUS52 <== PPC440 PPCMPLBWRDBUS52)
		)
		(element C440TRCEXECUTIONSTATUS1 1
			(pin C440TRCEXECUTIONSTATUS1 input)
			(conn C440TRCEXECUTIONSTATUS1 C440TRCEXECUTIONSTATUS1 <== PPC440 C440TRCEXECUTIONSTATUS1)
		)
		(element PPCDMDCRDBUSOUT25 1
			(pin PPCDMDCRDBUSOUT25 input)
			(conn PPCDMDCRDBUSOUT25 PPCDMDCRDBUSOUT25 <== PPC440 PPCDMDCRDBUSOUT25)
		)
		(element APUFCMLOADDATA39 1
			(pin APUFCMLOADDATA39 input)
			(conn APUFCMLOADDATA39 APUFCMLOADDATA39 <== PPC440 APUFCMLOADDATA39)
		)
		(element PPCDIAGPORTC17 1
			(pin PPCDIAGPORTC17 input)
			(conn PPCDIAGPORTC17 PPCDIAGPORTC17 <== PPC440 PPCDIAGPORTC17)
		)
		(element PPCS0PLBRDDBUS6 1
			(pin PPCS0PLBRDDBUS6 input)
			(conn PPCS0PLBRDDBUS6 PPCS0PLBRDDBUS6 <== PPC440 PPCS0PLBRDDBUS6)
		)
		(element PLBPPCS0TYPE2 1
			(pin PLBPPCS0TYPE2 output)
			(conn PLBPPCS0TYPE2 PLBPPCS0TYPE2 ==> PPC440 PLBPPCS0TYPE2)
		)
		(element FCMAPUSTOREDATA7 1
			(pin FCMAPUSTOREDATA7 output)
			(conn FCMAPUSTOREDATA7 FCMAPUSTOREDATA7 ==> PPC440 FCMAPUSTOREDATA7)
		)
		(element PLBPPCMRDDBUS103 1
			(pin PLBPPCMRDDBUS103 output)
			(conn PLBPPCMRDDBUS103 PLBPPCMRDDBUS103 ==> PPC440 PLBPPCMRDDBUS103)
		)
		(element PPCDIAGPORTB80 1
			(pin PPCDIAGPORTB80 input)
			(conn PPCDIAGPORTB80 PPCDIAGPORTB80 <== PPC440 PPCDIAGPORTB80)
		)
		(element PLBPPCS0BE14 1
			(pin PLBPPCS0BE14 output)
			(conn PLBPPCS0BE14 PLBPPCS0BE14 ==> PPC440 PLBPPCS0BE14)
		)
		(element PLBPPCS0WRDBUS106 1
			(pin PLBPPCS0WRDBUS106 output)
			(conn PLBPPCS0WRDBUS106 PLBPPCS0WRDBUS106 ==> PPC440 PLBPPCS0WRDBUS106)
		)
		(element MIMCWRITEDATA55 1
			(pin MIMCWRITEDATA55 input)
			(conn MIMCWRITEDATA55 MIMCWRITEDATA55 <== PPC440 MIMCWRITEDATA55)
		)
		(element APUFCMLOADDATA5 1
			(pin APUFCMLOADDATA5 input)
			(conn APUFCMLOADDATA5 APUFCMLOADDATA5 <== PPC440 APUFCMLOADDATA5)
		)
		(element MIMCWRITEDATA7 1
			(pin MIMCWRITEDATA7 input)
			(conn MIMCWRITEDATA7 MIMCWRITEDATA7 <== PPC440 MIMCWRITEDATA7)
		)
		(element PPCDIAGPORTB70 1
			(pin PPCDIAGPORTB70 input)
			(conn PPCDIAGPORTB70 PPCDIAGPORTB70 <== PPC440 PPCDIAGPORTB70)
		)
		(element APUFCMDECLOAD 1
			(pin APUFCMDECLOAD input)
			(conn APUFCMDECLOAD APUFCMDECLOAD <== PPC440 APUFCMDECLOAD)
		)
		(element CPMC440TIMERCLOCK 1
			(pin CPMC440TIMERCLOCK output)
			(conn CPMC440TIMERCLOCK CPMC440TIMERCLOCK ==> CPMC440TIMERCLOCKINV CPMC440TIMERCLOCK_B)
			(conn CPMC440TIMERCLOCK CPMC440TIMERCLOCK ==> CPMC440TIMERCLOCKINV CPMC440TIMERCLOCK)
		)
		(element PLBPPCS0WRDBUS70 1
			(pin PLBPPCS0WRDBUS70 output)
			(conn PLBPPCS0WRDBUS70 PLBPPCS0WRDBUS70 ==> PPC440 PLBPPCS0WRDBUS70)
		)
		(element PPCS1PLBRDDBUS98 1
			(pin PPCS1PLBRDDBUS98 input)
			(conn PPCS1PLBRDDBUS98 PPCS1PLBRDDBUS98 <== PPC440 PPCS1PLBRDDBUS98)
		)
		(element FCMAPUSTOREDATA91 1
			(pin FCMAPUSTOREDATA91 output)
			(conn FCMAPUSTOREDATA91 FCMAPUSTOREDATA91 ==> PPC440 FCMAPUSTOREDATA91)
		)
		(element PLBPPCS1WRDBUS31 1
			(pin PLBPPCS1WRDBUS31 output)
			(conn PLBPPCS1WRDBUS31 PLBPPCS1WRDBUS31 ==> PPC440 PLBPPCS1WRDBUS31)
		)
		(element MIMCWRITEDATA95 1
			(pin MIMCWRITEDATA95 input)
			(conn MIMCWRITEDATA95 MIMCWRITEDATA95 <== PPC440 MIMCWRITEDATA95)
		)
		(element PLBPPCMRDDBUS2 1
			(pin PLBPPCMRDDBUS2 output)
			(conn PLBPPCMRDDBUS2 PLBPPCMRDDBUS2 ==> PPC440 PLBPPCMRDDBUS2)
		)
		(element FCMAPUCR3 1
			(pin FCMAPUCR3 output)
			(conn FCMAPUCR3 FCMAPUCR3 ==> PPC440 FCMAPUCR3)
		)
		(element PLBPPCS0WRDBUS77 1
			(pin PLBPPCS0WRDBUS77 output)
			(conn PLBPPCS0WRDBUS77 PLBPPCS0WRDBUS77 ==> PPC440 PLBPPCS0WRDBUS77)
		)
		(element PPCMPLBWRDBUS74 1
			(pin PPCMPLBWRDBUS74 input)
			(conn PPCMPLBWRDBUS74 PPCMPLBWRDBUS74 <== PPC440 PPCMPLBWRDBUS74)
		)
		(element PPCMPLBWRDBUS76 1
			(pin PPCMPLBWRDBUS76 input)
			(conn PPCMPLBWRDBUS76 PPCMPLBWRDBUS76 <== PPC440 PPCMPLBWRDBUS76)
		)
		(element BISTC440LRACCCLK 1
			(pin BISTC440LRACCCLK output)
			(conn BISTC440LRACCCLK BISTC440LRACCCLK ==> PPC440 BISTC440LRACCCLK)
		)
		(element MIMCWRITEDATA12 1
			(pin MIMCWRITEDATA12 input)
			(conn MIMCWRITEDATA12 MIMCWRITEDATA12 <== PPC440 MIMCWRITEDATA12)
		)
		(element APUFCMLOADDATA28 1
			(pin APUFCMLOADDATA28 input)
			(conn APUFCMLOADDATA28 APUFCMLOADDATA28 <== PPC440 APUFCMLOADDATA28)
		)
		(element PPCS0PLBRDDBUS26 1
			(pin PPCS0PLBRDDBUS26 input)
			(conn PPCS0PLBRDDBUS26 PPCS0PLBRDDBUS26 <== PPC440 PPCS0PLBRDDBUS26)
		)
		(element PPCDIAGPORTA12 1
			(pin PPCDIAGPORTA12 input)
			(conn PPCDIAGPORTA12 PPCDIAGPORTA12 <== PPC440 PPCDIAGPORTA12)
		)
		(element FCMAPUSTOREDATA50 1
			(pin FCMAPUSTOREDATA50 output)
			(conn FCMAPUSTOREDATA50 FCMAPUSTOREDATA50 ==> PPC440 FCMAPUSTOREDATA50)
		)
		(element PLBPPCS1WRDBUS3 1
			(pin PLBPPCS1WRDBUS3 output)
			(conn PLBPPCS1WRDBUS3 PLBPPCS1WRDBUS3 ==> PPC440 PLBPPCS1WRDBUS3)
		)
		(element LLDMA2RXD23 1
			(pin LLDMA2RXD23 output)
			(conn LLDMA2RXD23 LLDMA2RXD23 ==> PPC440 LLDMA2RXD23)
		)
		(element PPCMPLBABUS2 1
			(pin PPCMPLBABUS2 input)
			(conn PPCMPLBABUS2 PPCMPLBABUS2 <== PPC440 PPCMPLBABUS2)
		)
		(element LLDMA2RXD8 1
			(pin LLDMA2RXD8 output)
			(conn LLDMA2RXD8 LLDMA2RXD8 ==> PPC440 LLDMA2RXD8)
		)
		(element PLBPPCMRDDBUS110 1
			(pin PLBPPCMRDDBUS110 output)
			(conn PLBPPCMRDDBUS110 PLBPPCMRDDBUS110 ==> PPC440 PLBPPCMRDDBUS110)
		)
		(element APUFCMLOADDATA123 1
			(pin APUFCMLOADDATA123 input)
			(conn APUFCMLOADDATA123 APUFCMLOADDATA123 <== PPC440 APUFCMLOADDATA123)
		)
		(element MIMCWRITEDATA17 1
			(pin MIMCWRITEDATA17 input)
			(conn MIMCWRITEDATA17 MIMCWRITEDATA17 <== PPC440 MIMCWRITEDATA17)
		)
		(element MIMCBANKCONFLICT 1
			(pin MIMCBANKCONFLICT input)
			(conn MIMCBANKCONFLICT MIMCBANKCONFLICT <== PPC440 MIMCBANKCONFLICT)
		)
		(element PPCMPLBABUS22 1
			(pin PPCMPLBABUS22 input)
			(conn PPCMPLBABUS22 PPCMPLBABUS22 <== PPC440 PPCMPLBABUS22)
		)
		(element PPCS0PLBRDDBUS92 1
			(pin PPCS0PLBRDDBUS92 input)
			(conn PPCS0PLBRDDBUS92 PPCS0PLBRDDBUS92 <== PPC440 PPCS0PLBRDDBUS92)
		)
		(element PPCS1PLBMWRERR3 1
			(pin PPCS1PLBMWRERR3 input)
			(conn PPCS1PLBMWRERR3 PPCS1PLBMWRERR3 <== PPC440 PPCS1PLBMWRERR3)
		)
		(element PPCDSDCRDBUSIN17 1
			(pin PPCDSDCRDBUSIN17 input)
			(conn PPCDSDCRDBUSIN17 PPCDSDCRDBUSIN17 <== PPC440 PPCDSDCRDBUSIN17)
		)
		(element C440TRCTRACESTATUS0 1
			(pin C440TRCTRACESTATUS0 input)
			(conn C440TRCTRACESTATUS0 C440TRCTRACESTATUS0 <== PPC440 C440TRCTRACESTATUS0)
		)
		(element PLBPPCS1ABUS8 1
			(pin PLBPPCS1ABUS8 output)
			(conn PLBPPCS1ABUS8 PLBPPCS1ABUS8 ==> PPC440 PLBPPCS1ABUS8)
		)
		(element DMA2LLTXD30 1
			(pin DMA2LLTXD30 input)
			(conn DMA2LLTXD30 DMA2LLTXD30 <== PPC440 DMA2LLTXD30)
		)
		(element MIMCWRITEDATA20 1
			(pin MIMCWRITEDATA20 input)
			(conn MIMCWRITEDATA20 MIMCWRITEDATA20 <== PPC440 MIMCWRITEDATA20)
		)
		(element PPCDSDCRDBUSIN10 1
			(pin PPCDSDCRDBUSIN10 input)
			(conn PPCDSDCRDBUSIN10 PPCDSDCRDBUSIN10 <== PPC440 PPCDSDCRDBUSIN10)
		)
		(element DMA2LLTXD3 1
			(pin DMA2LLTXD3 input)
			(conn DMA2LLTXD3 DMA2LLTXD3 <== PPC440 DMA2LLTXD3)
		)
		(element DMA0LLTXD8 1
			(pin DMA0LLTXD8 input)
			(conn DMA0LLTXD8 DMA0LLTXD8 <== PPC440 DMA0LLTXD8)
		)
		(element PPCS1PLBRDDBUS24 1
			(pin PPCS1PLBRDDBUS24 input)
			(conn PPCS1PLBRDDBUS24 PPCS1PLBRDDBUS24 <== PPC440 PPCS1PLBRDDBUS24)
		)
		(element PPCS0PLBRDDBUS5 1
			(pin PPCS0PLBRDDBUS5 input)
			(conn PPCS0PLBRDDBUS5 PPCS0PLBRDDBUS5 <== PPC440 PPCS0PLBRDDBUS5)
		)
		(element FCMAPUSTOREDATA74 1
			(pin FCMAPUSTOREDATA74 output)
			(conn FCMAPUSTOREDATA74 FCMAPUSTOREDATA74 ==> PPC440 FCMAPUSTOREDATA74)
		)
		(element PPCDIAGPORTB34 1
			(pin PPCDIAGPORTB34 input)
			(conn PPCDIAGPORTB34 PPCDIAGPORTB34 <== PPC440 PPCDIAGPORTB34)
		)
		(element TRCC440TRIGGEREVENTIN 1
			(pin TRCC440TRIGGEREVENTIN output)
			(conn TRCC440TRIGGEREVENTIN TRCC440TRIGGEREVENTIN ==> PPC440 TRCC440TRIGGEREVENTIN)
		)
		(element PPCMPLBWRDBUS87 1
			(pin PPCMPLBWRDBUS87 input)
			(conn PPCMPLBWRDBUS87 PPCMPLBWRDBUS87 <== PPC440 PPCMPLBWRDBUS87)
		)
		(element PLBPPCS1ABUS9 1
			(pin PLBPPCS1ABUS9 output)
			(conn PLBPPCS1ABUS9 PLBPPCS1ABUS9 ==> PPC440 PLBPPCS1ABUS9)
		)
		(element MIMCWRITEDATA62 1
			(pin MIMCWRITEDATA62 input)
			(conn MIMCWRITEDATA62 MIMCWRITEDATA62 <== PPC440 MIMCWRITEDATA62)
		)
		(element PPCDMDCRUABUS21 1
			(pin PPCDMDCRUABUS21 input)
			(conn PPCDMDCRUABUS21 PPCDMDCRUABUS21 <== PPC440 PPCDMDCRUABUS21)
		)
		(element PLBPPCS0WRDBUS79 1
			(pin PLBPPCS0WRDBUS79 output)
			(conn PLBPPCS0WRDBUS79 PLBPPCS0WRDBUS79 ==> PPC440 PLBPPCS0WRDBUS79)
		)
		(element PLBPPCS1WRDBUS120 1
			(pin PLBPPCS1WRDBUS120 output)
			(conn PLBPPCS1WRDBUS120 PLBPPCS1WRDBUS120 ==> PPC440 PLBPPCS1WRDBUS120)
		)
		(element APUFCMLOADDATA74 1
			(pin APUFCMLOADDATA74 input)
			(conn APUFCMLOADDATA74 APUFCMLOADDATA74 <== PPC440 APUFCMLOADDATA74)
		)
		(element PPCS1PLBRDDBUS15 1
			(pin PPCS1PLBRDDBUS15 input)
			(conn PPCS1PLBRDDBUS15 PPCS1PLBRDDBUS15 <== PPC440 PPCS1PLBRDDBUS15)
		)
		(element PLBPPCS1WRDBUS81 1
			(pin PLBPPCS1WRDBUS81 output)
			(conn PLBPPCS1WRDBUS81 PLBPPCS1WRDBUS81 ==> PPC440 PLBPPCS1WRDBUS81)
		)
		(element PPCMPLBWRDBUS4 1
			(pin PPCMPLBWRDBUS4 input)
			(conn PPCMPLBWRDBUS4 PPCMPLBWRDBUS4 <== PPC440 PPCMPLBWRDBUS4)
		)
		(element APUFCMLOADDATA43 1
			(pin APUFCMLOADDATA43 input)
			(conn APUFCMLOADDATA43 APUFCMLOADDATA43 <== PPC440 APUFCMLOADDATA43)
		)
		(element MIMCADDRESS28 1
			(pin MIMCADDRESS28 input)
			(conn MIMCADDRESS28 MIMCADDRESS28 <== PPC440 MIMCADDRESS28)
		)
		(element APUFCMLOADDATA91 1
			(pin APUFCMLOADDATA91 input)
			(conn APUFCMLOADDATA91 APUFCMLOADDATA91 <== PPC440 APUFCMLOADDATA91)
		)
		(element PPCMPLBWRDBUS39 1
			(pin PPCMPLBWRDBUS39 input)
			(conn PPCMPLBWRDBUS39 PPCMPLBWRDBUS39 <== PPC440 PPCMPLBWRDBUS39)
		)
		(element DMA2LLTXD14 1
			(pin DMA2LLTXD14 input)
			(conn DMA2LLTXD14 DMA2LLTXD14 <== PPC440 DMA2LLTXD14)
		)
		(element PPCDIAGPORTB115 1
			(pin PPCDIAGPORTB115 input)
			(conn PPCDIAGPORTB115 PPCDIAGPORTB115 <== PPC440 PPCDIAGPORTB115)
		)
		(element PPCMPLBWRDBUS17 1
			(pin PPCMPLBWRDBUS17 input)
			(conn PPCMPLBWRDBUS17 PPCMPLBWRDBUS17 <== PPC440 PPCMPLBWRDBUS17)
		)
		(element PPCTSTSCANOUT8 1
			(pin PPCTSTSCANOUT8 input)
			(conn PPCTSTSCANOUT8 PPCTSTSCANOUT8 <== PPC440 PPCTSTSCANOUT8)
		)
		(element TIEC440ICURDFETCHPLBPRIO0 1
			(pin TIEC440ICURDFETCHPLBPRIO0 output)
			(conn TIEC440ICURDFETCHPLBPRIO0 TIEC440ICURDFETCHPLBPRIO0 ==> PPC440 TIEC440ICURDFETCHPLBPRIO0)
		)
		(element DCRPPCDMDBUSIN26 1
			(pin DCRPPCDMDBUSIN26 output)
			(conn DCRPPCDMDBUSIN26 DCRPPCDMDBUSIN26 ==> PPC440 DCRPPCDMDBUSIN26)
		)
		(element FCMAPUSTOREDATA34 1
			(pin FCMAPUSTOREDATA34 output)
			(conn FCMAPUSTOREDATA34 FCMAPUSTOREDATA34 ==> PPC440 FCMAPUSTOREDATA34)
		)
		(element DMA3LLTXD24 1
			(pin DMA3LLTXD24 input)
			(conn DMA3LLTXD24 DMA3LLTXD24 <== PPC440 DMA3LLTXD24)
		)
		(element DMA1LLTXEOPN 1
			(pin DMA1LLTXEOPN input)
			(conn DMA1LLTXEOPN DMA1LLTXEOPN <== PPC440 DMA1LLTXEOPN)
		)
		(element FCMAPURESULT18 1
			(pin FCMAPURESULT18 output)
			(conn FCMAPURESULT18 FCMAPURESULT18 ==> PPC440 FCMAPURESULT18)
		)
		(element DMA0LLTXD1 1
			(pin DMA0LLTXD1 input)
			(conn DMA0LLTXD1 DMA0LLTXD1 <== PPC440 DMA0LLTXD1)
		)
		(element PPCMPLBWRDBUS68 1
			(pin PPCMPLBWRDBUS68 input)
			(conn PPCMPLBWRDBUS68 PPCMPLBWRDBUS68 <== PPC440 PPCMPLBWRDBUS68)
		)
		(element PLBPPCMRDDBUS44 1
			(pin PLBPPCMRDDBUS44 output)
			(conn PLBPPCMRDDBUS44 PLBPPCMRDDBUS44 ==> PPC440 PLBPPCMRDDBUS44)
		)
		(element TSTC440TESTMODEN 1
			(pin TSTC440TESTMODEN output)
			(conn TSTC440TESTMODEN TSTC440TESTMODEN ==> PPC440 TSTC440TESTMODEN)
		)
		(element C440TRCTRIGGEREVENTTYPE12 1
			(pin C440TRCTRIGGEREVENTTYPE12 input)
			(conn C440TRCTRIGGEREVENTTYPE12 C440TRCTRIGGEREVENTTYPE12 <== PPC440 C440TRCTRIGGEREVENTTYPE12)
		)
		(element JTGC440TRSTNEG 1
			(pin JTGC440TRSTNEG output)
			(conn JTGC440TRSTNEG JTGC440TRSTNEG ==> PPC440 JTGC440TRSTNEG)
		)
		(element LLDMA1RXD29 1
			(pin LLDMA1RXD29 output)
			(conn LLDMA1RXD29 LLDMA1RXD29 ==> PPC440 LLDMA1RXD29)
		)
		(element PPCDSDCRDBUSIN5 1
			(pin PPCDSDCRDBUSIN5 input)
			(conn PPCDSDCRDBUSIN5 PPCDSDCRDBUSIN5 <== PPC440 PPCDSDCRDBUSIN5)
		)
		(element LLDMA1RXREM2 1
			(pin LLDMA1RXREM2 output)
			(conn LLDMA1RXREM2 LLDMA1RXREM2 ==> PPC440 LLDMA1RXREM2)
		)
		(element DMA2RXIRQ 1
			(pin DMA2RXIRQ input)
			(conn DMA2RXIRQ DMA2RXIRQ <== PPC440 DMA2RXIRQ)
		)
		(element PLBPPCS1BE7 1
			(pin PLBPPCS1BE7 output)
			(conn PLBPPCS1BE7 PLBPPCS1BE7 ==> PPC440 PLBPPCS1BE7)
		)
		(element MIMCWRITEDATA48 1
			(pin MIMCWRITEDATA48 input)
			(conn MIMCWRITEDATA48 MIMCWRITEDATA48 <== PPC440 MIMCWRITEDATA48)
		)
		(element LLDMA3RXREM1 1
			(pin LLDMA3RXREM1 output)
			(conn LLDMA3RXREM1 LLDMA3RXREM1 ==> PPC440 LLDMA3RXREM1)
		)
		(element PLBPPCS0WRDBUS118 1
			(pin PLBPPCS0WRDBUS118 output)
			(conn PLBPPCS0WRDBUS118 PLBPPCS0WRDBUS118 ==> PPC440 PLBPPCS0WRDBUS118)
		)
		(element PLBPPCMMBUSY 1
			(pin PLBPPCMMBUSY output)
			(conn PLBPPCMMBUSY PLBPPCMMBUSY ==> PPC440 PLBPPCMMBUSY)
		)
		(element PPCS0PLBRDDBUS62 1
			(pin PPCS0PLBRDDBUS62 input)
			(conn PPCS0PLBRDDBUS62 PPCS0PLBRDDBUS62 <== PPC440 PPCS0PLBRDDBUS62)
		)
		(element PPCS0PLBRDDBUS10 1
			(pin PPCS0PLBRDDBUS10 input)
			(conn PPCS0PLBRDDBUS10 PPCS0PLBRDDBUS10 <== PPC440 PPCS0PLBRDDBUS10)
		)
		(element DMA1LLTXD15 1
			(pin DMA1LLTXD15 input)
			(conn DMA1LLTXD15 DMA1LLTXD15 <== PPC440 DMA1LLTXD15)
		)
		(element PPCMPLBREQUEST 1
			(pin PPCMPLBREQUEST input)
			(conn PPCMPLBREQUEST PPCMPLBREQUEST <== PPC440 PPCMPLBREQUEST)
		)
		(element PLBPPCMADDRACK 1
			(pin PLBPPCMADDRACK output)
			(conn PLBPPCMADDRACK PLBPPCMADDRACK ==> PPC440 PLBPPCMADDRACK)
		)
		(element PLBPPCMRDDBUS83 1
			(pin PLBPPCMRDDBUS83 output)
			(conn PLBPPCMRDDBUS83 PLBPPCMRDDBUS83 ==> PPC440 PLBPPCMRDDBUS83)
		)
		(element PLBPPCS1RDPENDPRI0 1
			(pin PLBPPCS1RDPENDPRI0 output)
			(conn PLBPPCS1RDPENDPRI0 PLBPPCS1RDPENDPRI0 ==> PPC440 PLBPPCS1RDPENDPRI0)
		)
		(element PLBPPCMRDDBUS66 1
			(pin PLBPPCMRDDBUS66 output)
			(conn PLBPPCMRDDBUS66 PLBPPCMRDDBUS66 ==> PPC440 PLBPPCMRDDBUS66)
		)
		(element PPCS1PLBRDDBUS101 1
			(pin PPCS1PLBRDDBUS101 input)
			(conn PPCS1PLBRDDBUS101 PPCS1PLBRDDBUS101 <== PPC440 PPCS1PLBRDDBUS101)
		)
		(element PLBPPCS1TATTRIBUTE4 1
			(pin PLBPPCS1TATTRIBUTE4 output)
			(conn PLBPPCS1TATTRIBUTE4 PLBPPCS1TATTRIBUTE4 ==> PPC440 PLBPPCS1TATTRIBUTE4)
		)
		(element PLBPPCMREQPRI0 1
			(pin PLBPPCMREQPRI0 output)
			(conn PLBPPCMREQPRI0 PLBPPCMREQPRI0 ==> PPC440 PLBPPCMREQPRI0)
		)
		(element DCRPPCDSDBUSOUT22 1
			(pin DCRPPCDSDBUSOUT22 output)
			(conn DCRPPCDSDBUSOUT22 DCRPPCDSDBUSOUT22 ==> PPC440 DCRPPCDSDBUSOUT22)
		)
		(element APUFCMLOADDATA110 1
			(pin APUFCMLOADDATA110 input)
			(conn APUFCMLOADDATA110 APUFCMLOADDATA110 <== PPC440 APUFCMLOADDATA110)
		)
		(element MCMIREADDATA57 1
			(pin MCMIREADDATA57 output)
			(conn MCMIREADDATA57 MCMIREADDATA57 ==> PPC440 MCMIREADDATA57)
		)
		(element APUFCMINSTRUCTION15 1
			(pin APUFCMINSTRUCTION15 input)
			(conn APUFCMINSTRUCTION15 APUFCMINSTRUCTION15 <== PPC440 APUFCMINSTRUCTION15)
		)
		(element DMA0LLTXREM2 1
			(pin DMA0LLTXREM2 input)
			(conn DMA0LLTXREM2 DMA0LLTXREM2 <== PPC440 DMA0LLTXREM2)
		)
		(element DMA3LLTXD7 1
			(pin DMA3LLTXD7 input)
			(conn DMA3LLTXD7 DMA3LLTXD7 <== PPC440 DMA3LLTXD7)
		)
		(element DMA3LLTXD6 1
			(pin DMA3LLTXD6 input)
			(conn DMA3LLTXD6 DMA3LLTXD6 <== PPC440 DMA3LLTXD6)
		)
		(element PPCDIAGPORTB91 1
			(pin PPCDIAGPORTB91 input)
			(conn PPCDIAGPORTB91 PPCDIAGPORTB91 <== PPC440 PPCDIAGPORTB91)
		)
		(element MCMIREADDATA87 1
			(pin MCMIREADDATA87 output)
			(conn MCMIREADDATA87 MCMIREADDATA87 ==> PPC440 MCMIREADDATA87)
		)
		(element PLBPPCS0BE3 1
			(pin PLBPPCS0BE3 output)
			(conn PLBPPCS0BE3 PLBPPCS0BE3 ==> PPC440 PLBPPCS0BE3)
		)
		(element PLBPPCS0WRDBUS80 1
			(pin PLBPPCS0WRDBUS80 output)
			(conn PLBPPCS0WRDBUS80 PLBPPCS0WRDBUS80 ==> PPC440 PLBPPCS0WRDBUS80)
		)
		(element MCMIREADDATA81 1
			(pin MCMIREADDATA81 output)
			(conn MCMIREADDATA81 MCMIREADDATA81 ==> PPC440 MCMIREADDATA81)
		)
		(element LLDMA3RXD26 1
			(pin LLDMA3RXD26 output)
			(conn LLDMA3RXD26 LLDMA3RXD26 ==> PPC440 LLDMA3RXD26)
		)
		(element APUFCMLOADDATA101 1
			(pin APUFCMLOADDATA101 input)
			(conn APUFCMLOADDATA101 APUFCMLOADDATA101 <== PPC440 APUFCMLOADDATA101)
		)
		(element PLBPPCS1SAVALID 1
			(pin PLBPPCS1SAVALID output)
			(conn PLBPPCS1SAVALID PLBPPCS1SAVALID ==> PPC440 PLBPPCS1SAVALID)
		)
		(element MIMCADDRESS17 1
			(pin MIMCADDRESS17 input)
			(conn MIMCADDRESS17 MIMCADDRESS17 <== PPC440 MIMCADDRESS17)
		)
		(element APUFCMLOADBYTEADDR3 1
			(pin APUFCMLOADBYTEADDR3 input)
			(conn APUFCMLOADBYTEADDR3 APUFCMLOADBYTEADDR3 <== PPC440 APUFCMLOADBYTEADDR3)
		)
		(element MIMCWRITEDATA78 1
			(pin MIMCWRITEDATA78 input)
			(conn MIMCWRITEDATA78 MIMCWRITEDATA78 <== PPC440 MIMCWRITEDATA78)
		)
		(element PPCS1PLBRDDBUS124 1
			(pin PPCS1PLBRDDBUS124 input)
			(conn PPCS1PLBRDDBUS124 PPCS1PLBRDDBUS124 <== PPC440 PPCS1PLBRDDBUS124)
		)
		(element MIMCWRITEDATA82 1
			(pin MIMCWRITEDATA82 input)
			(conn MIMCWRITEDATA82 MIMCWRITEDATA82 <== PPC440 MIMCWRITEDATA82)
		)
		(element MCMIREADDATA107 1
			(pin MCMIREADDATA107 output)
			(conn MCMIREADDATA107 MCMIREADDATA107 ==> PPC440 MCMIREADDATA107)
		)
		(element DMA0LLTXD16 1
			(pin DMA0LLTXD16 input)
			(conn DMA0LLTXD16 DMA0LLTXD16 <== PPC440 DMA0LLTXD16)
		)
		(element DMA2LLTXD25 1
			(pin DMA2LLTXD25 input)
			(conn DMA2LLTXD25 DMA2LLTXD25 <== PPC440 DMA2LLTXD25)
		)
		(element CPMDMA0LLCLK 1
			(pin CPMDMA0LLCLK output)
			(conn CPMDMA0LLCLK CPMDMA0LLCLK ==> CPMDMA0LLCLKINV CPMDMA0LLCLK_B)
			(conn CPMDMA0LLCLK CPMDMA0LLCLK ==> CPMDMA0LLCLKINV CPMDMA0LLCLK)
		)
		(element PPCMPLBWRDBUS94 1
			(pin PPCMPLBWRDBUS94 input)
			(conn PPCMPLBWRDBUS94 PPCMPLBWRDBUS94 <== PPC440 PPCMPLBWRDBUS94)
		)
		(element PLBPPCS0WRDBUS52 1
			(pin PLBPPCS0WRDBUS52 output)
			(conn PLBPPCS0WRDBUS52 PLBPPCS0WRDBUS52 ==> PPC440 PLBPPCS0WRDBUS52)
		)
		(element PPCMPLBWRDBUS24 1
			(pin PPCMPLBWRDBUS24 input)
			(conn PPCMPLBWRDBUS24 PPCMPLBWRDBUS24 <== PPC440 PPCMPLBWRDBUS24)
		)
		(element PLBPPCS0WRDBUS48 1
			(pin PLBPPCS0WRDBUS48 output)
			(conn PLBPPCS0WRDBUS48 PLBPPCS0WRDBUS48 ==> PPC440 PLBPPCS0WRDBUS48)
		)
		(element LLDMA3RSTENGINEREQ 1
			(pin LLDMA3RSTENGINEREQ output)
			(conn LLDMA3RSTENGINEREQ LLDMA3RSTENGINEREQ ==> PPC440 LLDMA3RSTENGINEREQ)
		)
		(element PPCS0PLBRDWDADDR3 1
			(pin PPCS0PLBRDWDADDR3 input)
			(conn PPCS0PLBRDWDADDR3 PPCS0PLBRDWDADDR3 <== PPC440 PPCS0PLBRDWDADDR3)
		)
		(element PLBPPCS1ABUS12 1
			(pin PLBPPCS1ABUS12 output)
			(conn PLBPPCS1ABUS12 PLBPPCS1ABUS12 ==> PPC440 PLBPPCS1ABUS12)
		)
		(element DCRPPCDMDBUSIN19 1
			(pin DCRPPCDMDBUSIN19 output)
			(conn DCRPPCDMDBUSIN19 DCRPPCDMDBUSIN19 ==> PPC440 DCRPPCDMDBUSIN19)
		)
		(element PLBPPCS0WRDBUS45 1
			(pin PLBPPCS0WRDBUS45 output)
			(conn PLBPPCS0WRDBUS45 PLBPPCS0WRDBUS45 ==> PPC440 PLBPPCS0WRDBUS45)
		)
		(element PLBPPCS0WRDBUS33 1
			(pin PLBPPCS0WRDBUS33 output)
			(conn PLBPPCS0WRDBUS33 PLBPPCS0WRDBUS33 ==> PPC440 PLBPPCS0WRDBUS33)
		)
		(element PPCS1PLBRDDBUS118 1
			(pin PPCS1PLBRDDBUS118 input)
			(conn PPCS1PLBRDDBUS118 PPCS1PLBRDDBUS118 <== PPC440 PPCS1PLBRDDBUS118)
		)
		(element MCMIREADDATA44 1
			(pin MCMIREADDATA44 output)
			(conn MCMIREADDATA44 MCMIREADDATA44 ==> PPC440 MCMIREADDATA44)
		)
		(element FCMAPUSTOREDATA18 1
			(pin FCMAPUSTOREDATA18 output)
			(conn FCMAPUSTOREDATA18 FCMAPUSTOREDATA18 ==> PPC440 FCMAPUSTOREDATA18)
		)
		(element LLDMA2RXEOPN 1
			(pin LLDMA2RXEOPN output)
			(conn LLDMA2RXEOPN LLDMA2RXEOPN ==> PPC440 LLDMA2RXEOPN)
		)
		(element PPCMPLBWRDBUS96 1
			(pin PPCMPLBWRDBUS96 input)
			(conn PPCMPLBWRDBUS96 PPCMPLBWRDBUS96 <== PPC440 PPCMPLBWRDBUS96)
		)
		(element PPCMPLBBE11 1
			(pin PPCMPLBBE11 input)
			(conn PPCMPLBBE11 PPCMPLBBE11 <== PPC440 PPCMPLBBE11)
		)
		(element LLDMA3RXD23 1
			(pin LLDMA3RXD23 output)
			(conn LLDMA3RXD23 LLDMA3RXD23 ==> PPC440 LLDMA3RXD23)
		)
		(element DMA0LLTXD13 1
			(pin DMA0LLTXD13 input)
			(conn DMA0LLTXD13 DMA0LLTXD13 <== PPC440 DMA0LLTXD13)
		)
		(element MIMCWRITEDATA85 1
			(pin MIMCWRITEDATA85 input)
			(conn MIMCWRITEDATA85 MIMCWRITEDATA85 <== PPC440 MIMCWRITEDATA85)
		)
		(element PPCDIAGPORTB128 1
			(pin PPCDIAGPORTB128 input)
			(conn PPCDIAGPORTB128 PPCDIAGPORTB128 <== PPC440 PPCDIAGPORTB128)
		)
		(element DCRPPCDMDBUSIN30 1
			(pin DCRPPCDMDBUSIN30 output)
			(conn DCRPPCDMDBUSIN30 DCRPPCDMDBUSIN30 ==> PPC440 DCRPPCDMDBUSIN30)
		)
		(element MIMCWRITEDATA106 1
			(pin MIMCWRITEDATA106 input)
			(conn MIMCWRITEDATA106 MIMCWRITEDATA106 <== PPC440 MIMCWRITEDATA106)
		)
		(element DBGC440SYSTEMSTATUS4 1
			(pin DBGC440SYSTEMSTATUS4 output)
			(conn DBGC440SYSTEMSTATUS4 DBGC440SYSTEMSTATUS4 ==> PPC440 DBGC440SYSTEMSTATUS4)
		)
		(element PLBPPCS1TYPE0 1
			(pin PLBPPCS1TYPE0 output)
			(conn PLBPPCS1TYPE0 PLBPPCS1TYPE0 ==> PPC440 PLBPPCS1TYPE0)
		)
		(element MIMCWRITEDATA10 1
			(pin MIMCWRITEDATA10 input)
			(conn MIMCWRITEDATA10 MIMCWRITEDATA10 <== PPC440 MIMCWRITEDATA10)
		)
		(element PLBPPCS1WRDBUS90 1
			(pin PLBPPCS1WRDBUS90 output)
			(conn PLBPPCS1WRDBUS90 PLBPPCS1WRDBUS90 ==> PPC440 PLBPPCS1WRDBUS90)
		)
		(element PLBPPCS0BE13 1
			(pin PLBPPCS0BE13 output)
			(conn PLBPPCS0BE13 PLBPPCS0BE13 ==> PPC440 PLBPPCS0BE13)
		)
		(element PPCDMDCRABUS1 1
			(pin PPCDMDCRABUS1 input)
			(conn PPCDMDCRABUS1 PPCDMDCRABUS1 <== PPC440 PPCDMDCRABUS1)
		)
		(element APUFCMLOADDATA89 1
			(pin APUFCMLOADDATA89 input)
			(conn APUFCMLOADDATA89 APUFCMLOADDATA89 <== PPC440 APUFCMLOADDATA89)
		)
		(element MIMCWRITEDATA32 1
			(pin MIMCWRITEDATA32 input)
			(conn MIMCWRITEDATA32 MIMCWRITEDATA32 <== PPC440 MIMCWRITEDATA32)
		)
		(element PPCMPLBABUS15 1
			(pin PPCMPLBABUS15 input)
			(conn PPCMPLBABUS15 PPCMPLBABUS15 <== PPC440 PPCMPLBABUS15)
		)
		(element LLDMA1RXD12 1
			(pin LLDMA1RXD12 output)
			(conn LLDMA1RXD12 LLDMA1RXD12 ==> PPC440 LLDMA1RXD12)
		)
		(element PPCDIAGPORTB19 1
			(pin PPCDIAGPORTB19 input)
			(conn PPCDIAGPORTB19 PPCDIAGPORTB19 <== PPC440 PPCDIAGPORTB19)
		)
		(element PLBPPCS1ABUS18 1
			(pin PLBPPCS1ABUS18 output)
			(conn PLBPPCS1ABUS18 PLBPPCS1ABUS18 ==> PPC440 PLBPPCS1ABUS18)
		)
		(element PLBPPCMRDDBUS122 1
			(pin PLBPPCMRDDBUS122 output)
			(conn PLBPPCMRDDBUS122 PLBPPCMRDDBUS122 ==> PPC440 PLBPPCMRDDBUS122)
		)
		(element PLBPPCMRDDBUS43 1
			(pin PLBPPCMRDDBUS43 output)
			(conn PLBPPCMRDDBUS43 PLBPPCMRDDBUS43 ==> PPC440 PLBPPCMRDDBUS43)
		)
		(element TIEC440PVRTEST14 1
			(pin TIEC440PVRTEST14 output)
			(conn TIEC440PVRTEST14 TIEC440PVRTEST14 ==> PPC440 TIEC440PVRTEST14)
		)
		(element DMA3LLTXD30 1
			(pin DMA3LLTXD30 input)
			(conn DMA3LLTXD30 DMA3LLTXD30 <== PPC440 DMA3LLTXD30)
		)
		(element DCRPPCDMDBUSIN6 1
			(pin DCRPPCDMDBUSIN6 output)
			(conn DCRPPCDMDBUSIN6 DCRPPCDMDBUSIN6 ==> PPC440 DCRPPCDMDBUSIN6)
		)
		(element MIMCWRITEDATA58 1
			(pin MIMCWRITEDATA58 input)
			(conn MIMCWRITEDATA58 MIMCWRITEDATA58 <== PPC440 MIMCWRITEDATA58)
		)
		(element PPCDIAGPORTB36 1
			(pin PPCDIAGPORTB36 input)
			(conn PPCDIAGPORTB36 PPCDIAGPORTB36 <== PPC440 PPCDIAGPORTB36)
		)
		(element PPCMPLBABUS29 1
			(pin PPCMPLBABUS29 input)
			(conn PPCMPLBABUS29 PPCMPLBABUS29 <== PPC440 PPCMPLBABUS29)
		)
		(element C440DBGSYSTEMCONTROL0 1
			(pin C440DBGSYSTEMCONTROL0 input)
			(conn C440DBGSYSTEMCONTROL0 C440DBGSYSTEMCONTROL0 <== PPC440 C440DBGSYSTEMCONTROL0)
		)
		(element PPCS0PLBRDDBUS53 1
			(pin PPCS0PLBRDDBUS53 input)
			(conn PPCS0PLBRDDBUS53 PPCS0PLBRDDBUS53 <== PPC440 PPCS0PLBRDDBUS53)
		)
		(element PLBPPCS0ABUS5 1
			(pin PLBPPCS0ABUS5 output)
			(conn PLBPPCS0ABUS5 PLBPPCS0ABUS5 ==> PPC440 PLBPPCS0ABUS5)
		)
		(element FCMAPUSTOREDATA46 1
			(pin FCMAPUSTOREDATA46 output)
			(conn FCMAPUSTOREDATA46 FCMAPUSTOREDATA46 ==> PPC440 FCMAPUSTOREDATA46)
		)
		(element PLBPPCMRDDBUS62 1
			(pin PLBPPCMRDDBUS62 output)
			(conn PLBPPCMRDDBUS62 PLBPPCMRDDBUS62 ==> PPC440 PLBPPCMRDDBUS62)
		)
		(element LLDMA3RXD20 1
			(pin LLDMA3RXD20 output)
			(conn LLDMA3RXD20 LLDMA3RXD20 ==> PPC440 LLDMA3RXD20)
		)
		(element LLDMA1RXD20 1
			(pin LLDMA1RXD20 output)
			(conn LLDMA1RXD20 LLDMA1RXD20 ==> PPC440 LLDMA1RXD20)
		)
		(element PLBPPCS1WRDBUS49 1
			(pin PLBPPCS1WRDBUS49 output)
			(conn PLBPPCS1WRDBUS49 PLBPPCS1WRDBUS49 ==> PPC440 PLBPPCS1WRDBUS49)
		)
		(element PPCS1PLBRDDBUS4 1
			(pin PPCS1PLBRDDBUS4 input)
			(conn PPCS1PLBRDDBUS4 PPCS1PLBRDDBUS4 <== PPC440 PPCS1PLBRDDBUS4)
		)
		(element MCMIREADDATA3 1
			(pin MCMIREADDATA3 output)
			(conn MCMIREADDATA3 MCMIREADDATA3 ==> PPC440 MCMIREADDATA3)
		)
		(element PLBPPCMRDDBUS76 1
			(pin PLBPPCMRDDBUS76 output)
			(conn PLBPPCMRDDBUS76 PLBPPCMRDDBUS76 ==> PPC440 PLBPPCMRDDBUS76)
		)
		(element PLBPPCS0WRDBUS124 1
			(pin PLBPPCS0WRDBUS124 output)
			(conn PLBPPCS0WRDBUS124 PLBPPCS0WRDBUS124 ==> PPC440 PLBPPCS0WRDBUS124)
		)
		(element PPCDSDCRDBUSIN25 1
			(pin PPCDSDCRDBUSIN25 input)
			(conn PPCDSDCRDBUSIN25 PPCDSDCRDBUSIN25 <== PPC440 PPCDSDCRDBUSIN25)
		)
		(element DMA0LLTXD28 1
			(pin DMA0LLTXD28 input)
			(conn DMA0LLTXD28 DMA0LLTXD28 <== PPC440 DMA0LLTXD28)
		)
		(element MCMIREADDATA24 1
			(pin MCMIREADDATA24 output)
			(conn MCMIREADDATA24 MCMIREADDATA24 ==> PPC440 MCMIREADDATA24)
		)
		(element LLDMA0RXD29 1
			(pin LLDMA0RXD29 output)
			(conn LLDMA0RXD29 LLDMA0RXD29 ==> PPC440 LLDMA0RXD29)
		)
		(element PPCMPLBABUS6 1
			(pin PPCMPLBABUS6 input)
			(conn PPCMPLBABUS6 PPCMPLBABUS6 <== PPC440 PPCMPLBABUS6)
		)
		(element PPCMPLBPRIORITY0 1
			(pin PPCMPLBPRIORITY0 input)
			(conn PPCMPLBPRIORITY0 PPCMPLBPRIORITY0 <== PPC440 PPCMPLBPRIORITY0)
		)
		(element PPCMPLBPRIORITY1 1
			(pin PPCMPLBPRIORITY1 input)
			(conn PPCMPLBPRIORITY1 PPCMPLBPRIORITY1 <== PPC440 PPCMPLBPRIORITY1)
		)
		(element PLBPPCS1WRDBUS44 1
			(pin PLBPPCS1WRDBUS44 output)
			(conn PLBPPCS1WRDBUS44 PLBPPCS1WRDBUS44 ==> PPC440 PLBPPCS1WRDBUS44)
		)
		(element PLBPPCMRDDBUS96 1
			(pin PLBPPCMRDDBUS96 output)
			(conn PLBPPCMRDDBUS96 PLBPPCMRDDBUS96 ==> PPC440 PLBPPCMRDDBUS96)
		)
		(element APUFCMRBDATA15 1
			(pin APUFCMRBDATA15 input)
			(conn APUFCMRBDATA15 APUFCMRBDATA15 <== PPC440 APUFCMRBDATA15)
		)
		(element MIMCWRITEDATA41 1
			(pin MIMCWRITEDATA41 input)
			(conn MIMCWRITEDATA41 MIMCWRITEDATA41 <== PPC440 MIMCWRITEDATA41)
		)
		(element APUFCMLOADDATA98 1
			(pin APUFCMLOADDATA98 input)
			(conn APUFCMLOADDATA98 APUFCMLOADDATA98 <== PPC440 APUFCMLOADDATA98)
		)
		(element DMA3LLTXD13 1
			(pin DMA3LLTXD13 input)
			(conn DMA3LLTXD13 DMA3LLTXD13 <== PPC440 DMA3LLTXD13)
		)
		(element PPCDIAGPORTB1 1
			(pin PPCDIAGPORTB1 input)
			(conn PPCDIAGPORTB1 PPCDIAGPORTB1 <== PPC440 PPCDIAGPORTB1)
		)
		(element FCMAPUSTOREDATA48 1
			(pin FCMAPUSTOREDATA48 output)
			(conn FCMAPUSTOREDATA48 FCMAPUSTOREDATA48 ==> PPC440 FCMAPUSTOREDATA48)
		)
		(element PPCMPLBABUS28 1
			(pin PPCMPLBABUS28 input)
			(conn PPCMPLBABUS28 PPCMPLBABUS28 <== PPC440 PPCMPLBABUS28)
		)
		(element PLBPPCS1TATTRIBUTE15 1
			(pin PLBPPCS1TATTRIBUTE15 output)
			(conn PLBPPCS1TATTRIBUTE15 PLBPPCS1TATTRIBUTE15 ==> PPC440 PLBPPCS1TATTRIBUTE15)
		)
		(element DMA3LLTXD4 1
			(pin DMA3LLTXD4 input)
			(conn DMA3LLTXD4 DMA3LLTXD4 <== PPC440 DMA3LLTXD4)
		)
		(element PPCMPLBWRDBUS2 1
			(pin PPCMPLBWRDBUS2 input)
			(conn PPCMPLBWRDBUS2 PPCMPLBWRDBUS2 <== PPC440 PPCMPLBWRDBUS2)
		)
		(element MCMIREADDATA105 1
			(pin MCMIREADDATA105 output)
			(conn MCMIREADDATA105 MCMIREADDATA105 ==> PPC440 MCMIREADDATA105)
		)
		(element APUFCMLOADDATA47 1
			(pin APUFCMLOADDATA47 input)
			(conn APUFCMLOADDATA47 APUFCMLOADDATA47 <== PPC440 APUFCMLOADDATA47)
		)
		(element PPCTSTSCANOUT2 1
			(pin PPCTSTSCANOUT2 input)
			(conn PPCTSTSCANOUT2 PPCTSTSCANOUT2 <== PPC440 PPCTSTSCANOUT2)
		)
		(element PLBPPCS0RDBURST 1
			(pin PLBPPCS0RDBURST output)
			(conn PLBPPCS0RDBURST PLBPPCS0RDBURST ==> PPC440 PLBPPCS0RDBURST)
		)
		(element PPCMPLBWRDBUS117 1
			(pin PPCMPLBWRDBUS117 input)
			(conn PPCMPLBWRDBUS117 PPCMPLBWRDBUS117 <== PPC440 PPCMPLBWRDBUS117)
		)
		(element PLBPPCMRDDBUS69 1
			(pin PLBPPCMRDDBUS69 output)
			(conn PLBPPCMRDDBUS69 PLBPPCMRDDBUS69 ==> PPC440 PLBPPCMRDDBUS69)
		)
		(element MIMCBYTEENABLE9 1
			(pin MIMCBYTEENABLE9 input)
			(conn MIMCBYTEENABLE9 MIMCBYTEENABLE9 <== PPC440 MIMCBYTEENABLE9)
		)
		(element DCRPPCDMDBUSIN15 1
			(pin DCRPPCDMDBUSIN15 output)
			(conn DCRPPCDMDBUSIN15 DCRPPCDMDBUSIN15 ==> PPC440 DCRPPCDMDBUSIN15)
		)
		(element DCRPPCDMDBUSIN21 1
			(pin DCRPPCDMDBUSIN21 output)
			(conn DCRPPCDMDBUSIN21 DCRPPCDMDBUSIN21 ==> PPC440 DCRPPCDMDBUSIN21)
		)
		(element DMA2LLTXD18 1
			(pin DMA2LLTXD18 input)
			(conn DMA2LLTXD18 DMA2LLTXD18 <== PPC440 DMA2LLTXD18)
		)
		(element DMA1LLTXD13 1
			(pin DMA1LLTXD13 input)
			(conn DMA1LLTXD13 DMA1LLTXD13 <== PPC440 DMA1LLTXD13)
		)
		(element APUFCMLOADDATA42 1
			(pin APUFCMLOADDATA42 input)
			(conn APUFCMLOADDATA42 APUFCMLOADDATA42 <== PPC440 APUFCMLOADDATA42)
		)
		(element PPCMPLBWRDBUS123 1
			(pin PPCMPLBWRDBUS123 input)
			(conn PPCMPLBWRDBUS123 PPCMPLBWRDBUS123 <== PPC440 PPCMPLBWRDBUS123)
		)
		(element DMA0LLTXD21 1
			(pin DMA0LLTXD21 input)
			(conn DMA0LLTXD21 DMA0LLTXD21 <== PPC440 DMA0LLTXD21)
		)
		(element MIMCWRITEDATA126 1
			(pin MIMCWRITEDATA126 input)
			(conn MIMCWRITEDATA126 MIMCWRITEDATA126 <== PPC440 MIMCWRITEDATA126)
		)
		(element PLBPPCS0WRDBUS10 1
			(pin PLBPPCS0WRDBUS10 output)
			(conn PLBPPCS0WRDBUS10 PLBPPCS0WRDBUS10 ==> PPC440 PLBPPCS0WRDBUS10)
		)
		(element MIMCBYTEENABLE14 1
			(pin MIMCBYTEENABLE14 input)
			(conn MIMCBYTEENABLE14 MIMCBYTEENABLE14 <== PPC440 MIMCBYTEENABLE14)
		)
		(element PPCS0PLBRDDBUS9 1
			(pin PPCS0PLBRDDBUS9 input)
			(conn PPCS0PLBRDDBUS9 PPCS0PLBRDDBUS9 <== PPC440 PPCS0PLBRDDBUS9)
		)
		(element MIMCWRITEDATA87 1
			(pin MIMCWRITEDATA87 input)
			(conn MIMCWRITEDATA87 MIMCWRITEDATA87 <== PPC440 MIMCWRITEDATA87)
		)
		(element PPCS0PLBRDWDADDR0 1
			(pin PPCS0PLBRDWDADDR0 input)
			(conn PPCS0PLBRDWDADDR0 PPCS0PLBRDWDADDR0 <== PPC440 PPCS0PLBRDWDADDR0)
		)
		(element MCMIREADDATA69 1
			(pin MCMIREADDATA69 output)
			(conn MCMIREADDATA69 MCMIREADDATA69 ==> PPC440 MCMIREADDATA69)
		)
		(element FCMAPUSTOREDATA41 1
			(pin FCMAPUSTOREDATA41 output)
			(conn FCMAPUSTOREDATA41 FCMAPUSTOREDATA41 ==> PPC440 FCMAPUSTOREDATA41)
		)
		(element PPCS1PLBRDDBUS89 1
			(pin PPCS1PLBRDDBUS89 input)
			(conn PPCS1PLBRDDBUS89 PPCS1PLBRDDBUS89 <== PPC440 PPCS1PLBRDDBUS89)
		)
		(element APUFCMLOADDATA51 1
			(pin APUFCMLOADDATA51 input)
			(conn APUFCMLOADDATA51 APUFCMLOADDATA51 <== PPC440 APUFCMLOADDATA51)
		)
		(element PPCS1PLBRDDBUS20 1
			(pin PPCS1PLBRDDBUS20 input)
			(conn PPCS1PLBRDDBUS20 PPCS1PLBRDDBUS20 <== PPC440 PPCS1PLBRDDBUS20)
		)
		(element PPCDIAGPORTB55 1
			(pin PPCDIAGPORTB55 input)
			(conn PPCDIAGPORTB55 PPCDIAGPORTB55 <== PPC440 PPCDIAGPORTB55)
		)
		(element APUFCMLOADDATA40 1
			(pin APUFCMLOADDATA40 input)
			(conn APUFCMLOADDATA40 APUFCMLOADDATA40 <== PPC440 APUFCMLOADDATA40)
		)
		(element JTGC440TDI 1
			(pin JTGC440TDI output)
			(conn JTGC440TDI JTGC440TDI ==> PPC440 JTGC440TDI)
		)
		(element PLBPPCS1WRDBUS8 1
			(pin PLBPPCS1WRDBUS8 output)
			(conn PLBPPCS1WRDBUS8 PLBPPCS1WRDBUS8 ==> PPC440 PLBPPCS1WRDBUS8)
		)
		(element PPCDMDCRABUS0 1
			(pin PPCDMDCRABUS0 input)
			(conn PPCDMDCRABUS0 PPCDMDCRABUS0 <== PPC440 PPCDMDCRABUS0)
		)
		(element PLBPPCS1BE2 1
			(pin PLBPPCS1BE2 output)
			(conn PLBPPCS1BE2 PLBPPCS1BE2 ==> PPC440 PLBPPCS1BE2)
		)
		(element PPCDIAGPORTB6 1
			(pin PPCDIAGPORTB6 input)
			(conn PPCDIAGPORTB6 PPCDIAGPORTB6 <== PPC440 PPCDIAGPORTB6)
		)
		(element APUFCMLOADDATA67 1
			(pin APUFCMLOADDATA67 input)
			(conn APUFCMLOADDATA67 APUFCMLOADDATA67 <== PPC440 APUFCMLOADDATA67)
		)
		(element PLBPPCMRDDBUS35 1
			(pin PLBPPCMRDDBUS35 output)
			(conn PLBPPCMRDDBUS35 PLBPPCMRDDBUS35 ==> PPC440 PLBPPCMRDDBUS35)
		)
		(element MIMCWRITEDATA9 1
			(pin MIMCWRITEDATA9 input)
			(conn MIMCWRITEDATA9 MIMCWRITEDATA9 <== PPC440 MIMCWRITEDATA9)
		)
		(element PLBPPCS1WRDBUS62 1
			(pin PLBPPCS1WRDBUS62 output)
			(conn PLBPPCS1WRDBUS62 PLBPPCS1WRDBUS62 ==> PPC440 PLBPPCS1WRDBUS62)
		)
		(element C440CPMTIMERRESETREQ 1
			(pin C440CPMTIMERRESETREQ input)
			(conn C440CPMTIMERRESETREQ C440CPMTIMERRESETREQ <== PPC440 C440CPMTIMERRESETREQ)
		)
		(element FCMAPUSTOREDATA126 1
			(pin FCMAPUSTOREDATA126 output)
			(conn FCMAPUSTOREDATA126 FCMAPUSTOREDATA126 ==> PPC440 FCMAPUSTOREDATA126)
		)
		(element APUFCMRBDATA14 1
			(pin APUFCMRBDATA14 input)
			(conn APUFCMRBDATA14 APUFCMRBDATA14 <== PPC440 APUFCMRBDATA14)
		)
		(element PPCTSTSCANOUT13 1
			(pin PPCTSTSCANOUT13 input)
			(conn PPCTSTSCANOUT13 PPCTSTSCANOUT13 <== PPC440 PPCTSTSCANOUT13)
		)
		(element PPCS0PLBRDDACK 1
			(pin PPCS0PLBRDDACK input)
			(conn PPCS0PLBRDDACK PPCS0PLBRDDACK <== PPC440 PPCS0PLBRDDACK)
		)
		(element PPCDIAGPORTB68 1
			(pin PPCDIAGPORTB68 input)
			(conn PPCDIAGPORTB68 PPCDIAGPORTB68 <== PPC440 PPCDIAGPORTB68)
		)
		(element PLBPPCS0WRDBUS44 1
			(pin PLBPPCS0WRDBUS44 output)
			(conn PLBPPCS0WRDBUS44 PLBPPCS0WRDBUS44 ==> PPC440 PLBPPCS0WRDBUS44)
		)
		(element DMA0LLTXD19 1
			(pin DMA0LLTXD19 input)
			(conn DMA0LLTXD19 DMA0LLTXD19 <== PPC440 DMA0LLTXD19)
		)
		(element APUFCMLOADDATA78 1
			(pin APUFCMLOADDATA78 input)
			(conn APUFCMLOADDATA78 APUFCMLOADDATA78 <== PPC440 APUFCMLOADDATA78)
		)
		(element PLBPPCS1WRDBUS107 1
			(pin PLBPPCS1WRDBUS107 output)
			(conn PLBPPCS1WRDBUS107 PLBPPCS1WRDBUS107 ==> PPC440 PLBPPCS1WRDBUS107)
		)
		(element MIMCWRITEDATA56 1
			(pin MIMCWRITEDATA56 input)
			(conn MIMCWRITEDATA56 MIMCWRITEDATA56 <== PPC440 MIMCWRITEDATA56)
		)
		(element PPCDIAGPORTA16 1
			(pin PPCDIAGPORTA16 input)
			(conn PPCDIAGPORTA16 PPCDIAGPORTA16 <== PPC440 PPCDIAGPORTA16)
		)
		(element PPCDIAGPORTB122 1
			(pin PPCDIAGPORTB122 input)
			(conn PPCDIAGPORTB122 PPCDIAGPORTB122 <== PPC440 PPCDIAGPORTB122)
		)
		(element PLBPPCMRDDBUS7 1
			(pin PLBPPCMRDDBUS7 output)
			(conn PLBPPCMRDDBUS7 PLBPPCMRDDBUS7 ==> PPC440 PLBPPCMRDDBUS7)
		)
		(element PLBPPCS0BE4 1
			(pin PLBPPCS0BE4 output)
			(conn PLBPPCS0BE4 PLBPPCS0BE4 ==> PPC440 PLBPPCS0BE4)
		)
		(element TSTPPCSCANIN2 1
			(pin TSTPPCSCANIN2 output)
			(conn TSTPPCSCANIN2 TSTPPCSCANIN2 ==> PPC440 TSTPPCSCANIN2)
		)
		(element PLBPPCMRDDBUS37 1
			(pin PLBPPCMRDDBUS37 output)
			(conn PLBPPCMRDDBUS37 PLBPPCMRDDBUS37 ==> PPC440 PLBPPCMRDDBUS37)
		)
		(element PPCS1PLBRDDBUS117 1
			(pin PPCS1PLBRDDBUS117 input)
			(conn PPCS1PLBRDDBUS117 PPCS1PLBRDDBUS117 <== PPC440 PPCS1PLBRDDBUS117)
		)
		(element FCMAPUSTOREDATA69 1
			(pin FCMAPUSTOREDATA69 output)
			(conn FCMAPUSTOREDATA69 FCMAPUSTOREDATA69 ==> PPC440 FCMAPUSTOREDATA69)
		)
		(element MCMIREADDATA6 1
			(pin MCMIREADDATA6 output)
			(conn MCMIREADDATA6 MCMIREADDATA6 ==> PPC440 MCMIREADDATA6)
		)
		(element PLBPPCMRDDBUS17 1
			(pin PLBPPCMRDDBUS17 output)
			(conn PLBPPCMRDDBUS17 PLBPPCMRDDBUS17 ==> PPC440 PLBPPCMRDDBUS17)
		)
		(element APUFCMLOADBYTEADDR2 1
			(pin APUFCMLOADBYTEADDR2 input)
			(conn APUFCMLOADBYTEADDR2 APUFCMLOADBYTEADDR2 <== PPC440 APUFCMLOADBYTEADDR2)
		)
		(element PLBPPCMRDDBUS30 1
			(pin PLBPPCMRDDBUS30 output)
			(conn PLBPPCMRDDBUS30 PLBPPCMRDDBUS30 ==> PPC440 PLBPPCMRDDBUS30)
		)
		(element PPCS0PLBRDDBUS51 1
			(pin PPCS0PLBRDDBUS51 input)
			(conn PPCS0PLBRDDBUS51 PPCS0PLBRDDBUS51 <== PPC440 PPCS0PLBRDDBUS51)
		)
		(element PLBPPCS0WRDBUS57 1
			(pin PLBPPCS0WRDBUS57 output)
			(conn PLBPPCS0WRDBUS57 PLBPPCS0WRDBUS57 ==> PPC440 PLBPPCS0WRDBUS57)
		)
		(element PPCDMDCRREAD 1
			(pin PPCDMDCRREAD input)
			(conn PPCDMDCRREAD PPCDMDCRREAD <== PPC440 PPCDMDCRREAD)
		)
		(element MCMIREADDATA82 1
			(pin MCMIREADDATA82 output)
			(conn MCMIREADDATA82 MCMIREADDATA82 ==> PPC440 MCMIREADDATA82)
		)
		(element DMA1LLTXREM3 1
			(pin DMA1LLTXREM3 input)
			(conn DMA1LLTXREM3 DMA1LLTXREM3 <== PPC440 DMA1LLTXREM3)
		)
		(element APUFCMLOADDATA8 1
			(pin APUFCMLOADDATA8 input)
			(conn APUFCMLOADDATA8 APUFCMLOADDATA8 <== PPC440 APUFCMLOADDATA8)
		)
		(element MIMCBYTEENABLE2 1
			(pin MIMCBYTEENABLE2 input)
			(conn MIMCBYTEENABLE2 MIMCBYTEENABLE2 <== PPC440 MIMCBYTEENABLE2)
		)
		(element MCMIREADDATA51 1
			(pin MCMIREADDATA51 output)
			(conn MCMIREADDATA51 MCMIREADDATA51 ==> PPC440 MCMIREADDATA51)
		)
		(element PLBPPCS1WRDBUS113 1
			(pin PLBPPCS1WRDBUS113 output)
			(conn PLBPPCS1WRDBUS113 PLBPPCS1WRDBUS113 ==> PPC440 PLBPPCS1WRDBUS113)
		)
		(element LLDMA1RXD25 1
			(pin LLDMA1RXD25 output)
			(conn LLDMA1RXD25 LLDMA1RXD25 ==> PPC440 LLDMA1RXD25)
		)
		(element MIMCWRITEDATA109 1
			(pin MIMCWRITEDATA109 input)
			(conn MIMCWRITEDATA109 MIMCWRITEDATA109 <== PPC440 MIMCWRITEDATA109)
		)
		(element PPCMPLBWRDBUS28 1
			(pin PPCMPLBWRDBUS28 input)
			(conn PPCMPLBWRDBUS28 PPCMPLBWRDBUS28 <== PPC440 PPCMPLBWRDBUS28)
		)
		(element LLDMA2RXREM3 1
			(pin LLDMA2RXREM3 output)
			(conn LLDMA2RXREM3 LLDMA2RXREM3 ==> PPC440 LLDMA2RXREM3)
		)
		(element MIMCWRITEDATA103 1
			(pin MIMCWRITEDATA103 input)
			(conn MIMCWRITEDATA103 MIMCWRITEDATA103 <== PPC440 MIMCWRITEDATA103)
		)
		(element MIMCWRITEDATA93 1
			(pin MIMCWRITEDATA93 input)
			(conn MIMCWRITEDATA93 MIMCWRITEDATA93 <== PPC440 MIMCWRITEDATA93)
		)
		(element APUFCMLOADDATA53 1
			(pin APUFCMLOADDATA53 input)
			(conn APUFCMLOADDATA53 APUFCMLOADDATA53 <== PPC440 APUFCMLOADDATA53)
		)
		(element FCMAPUSTOREDATA60 1
			(pin FCMAPUSTOREDATA60 output)
			(conn FCMAPUSTOREDATA60 FCMAPUSTOREDATA60 ==> PPC440 FCMAPUSTOREDATA60)
		)
		(element PLBPPCS0TATTRIBUTE8 1
			(pin PLBPPCS0TATTRIBUTE8 output)
			(conn PLBPPCS0TATTRIBUTE8 PLBPPCS0TATTRIBUTE8 ==> PPC440 PLBPPCS0TATTRIBUTE8)
		)
		(element PPCMPLBWRDBUS21 1
			(pin PPCMPLBWRDBUS21 input)
			(conn PPCMPLBWRDBUS21 PPCMPLBWRDBUS21 <== PPC440 PPCMPLBWRDBUS21)
		)
		(element DMA3LLTXD11 1
			(pin DMA3LLTXD11 input)
			(conn DMA3LLTXD11 DMA3LLTXD11 <== PPC440 DMA3LLTXD11)
		)
		(element FCMAPUSTOREDATA17 1
			(pin FCMAPUSTOREDATA17 output)
			(conn FCMAPUSTOREDATA17 FCMAPUSTOREDATA17 ==> PPC440 FCMAPUSTOREDATA17)
		)
		(element DMA0LLTXD14 1
			(pin DMA0LLTXD14 input)
			(conn DMA0LLTXD14 DMA0LLTXD14 <== PPC440 DMA0LLTXD14)
		)
		(element C440RSTSYSTEMRESETREQ 1
			(pin C440RSTSYSTEMRESETREQ input)
			(conn C440RSTSYSTEMRESETREQ C440RSTSYSTEMRESETREQ <== PPC440 C440RSTSYSTEMRESETREQ)
		)
		(element MIMCWRITEDATA66 1
			(pin MIMCWRITEDATA66 input)
			(conn MIMCWRITEDATA66 MIMCWRITEDATA66 <== PPC440 MIMCWRITEDATA66)
		)
		(element PPCS1PLBRDDBUS75 1
			(pin PPCS1PLBRDDBUS75 input)
			(conn PPCS1PLBRDDBUS75 PPCS1PLBRDDBUS75 <== PPC440 PPCS1PLBRDDBUS75)
		)
		(element DMA3LLRSTENGINEACK 1
			(pin DMA3LLRSTENGINEACK input)
			(conn DMA3LLRSTENGINEACK DMA3LLRSTENGINEACK <== PPC440 DMA3LLRSTENGINEACK)
		)
		(element PLBPPCS0WRDBUS41 1
			(pin PLBPPCS0WRDBUS41 output)
			(conn PLBPPCS0WRDBUS41 PLBPPCS0WRDBUS41 ==> PPC440 PLBPPCS0WRDBUS41)
		)
		(element PLBPPCS0WRDBUS32 1
			(pin PLBPPCS0WRDBUS32 output)
			(conn PLBPPCS0WRDBUS32 PLBPPCS0WRDBUS32 ==> PPC440 PLBPPCS0WRDBUS32)
		)
		(element PPCS0PLBRDDBUS17 1
			(pin PPCS0PLBRDDBUS17 input)
			(conn PPCS0PLBRDDBUS17 PPCS0PLBRDDBUS17 <== PPC440 PPCS0PLBRDDBUS17)
		)
		(element FCMAPUSTOREDATA79 1
			(pin FCMAPUSTOREDATA79 output)
			(conn FCMAPUSTOREDATA79 FCMAPUSTOREDATA79 ==> PPC440 FCMAPUSTOREDATA79)
		)
		(element DCRPPCDSDBUSOUT26 1
			(pin DCRPPCDSDBUSOUT26 output)
			(conn DCRPPCDSDBUSOUT26 DCRPPCDSDBUSOUT26 ==> PPC440 DCRPPCDSDBUSOUT26)
		)
		(element DMA2LLTXD20 1
			(pin DMA2LLTXD20 input)
			(conn DMA2LLTXD20 DMA2LLTXD20 <== PPC440 DMA2LLTXD20)
		)
		(element LLDMA2RXD11 1
			(pin LLDMA2RXD11 output)
			(conn LLDMA2RXD11 LLDMA2RXD11 ==> PPC440 LLDMA2RXD11)
		)
		(element FCMAPUSTOREDATA96 1
			(pin FCMAPUSTOREDATA96 output)
			(conn FCMAPUSTOREDATA96 FCMAPUSTOREDATA96 ==> PPC440 FCMAPUSTOREDATA96)
		)
		(element PLBPPCS0WRDBUS3 1
			(pin PLBPPCS0WRDBUS3 output)
			(conn PLBPPCS0WRDBUS3 PLBPPCS0WRDBUS3 ==> PPC440 PLBPPCS0WRDBUS3)
		)
		(element C440TRCTRACESTATUS2 1
			(pin C440TRCTRACESTATUS2 input)
			(conn C440TRCTRACESTATUS2 C440TRCTRACESTATUS2 <== PPC440 C440TRCTRACESTATUS2)
		)
		(element DCRPPCDSDBUSOUT21 1
			(pin DCRPPCDSDBUSOUT21 output)
			(conn DCRPPCDSDBUSOUT21 DCRPPCDSDBUSOUT21 ==> PPC440 DCRPPCDSDBUSOUT21)
		)
		(element PLBPPCS1WRDBUS125 1
			(pin PLBPPCS1WRDBUS125 output)
			(conn PLBPPCS1WRDBUS125 PLBPPCS1WRDBUS125 ==> PPC440 PLBPPCS1WRDBUS125)
		)
		(element LLDMA0RXSOFN 1
			(pin LLDMA0RXSOFN output)
			(conn LLDMA0RXSOFN LLDMA0RXSOFN ==> PPC440 LLDMA0RXSOFN)
		)
		(element PPCS0PLBRDDBUS41 1
			(pin PPCS0PLBRDDBUS41 input)
			(conn PPCS0PLBRDDBUS41 PPCS0PLBRDDBUS41 <== PPC440 PPCS0PLBRDDBUS41)
		)
		(element PLBPPCS0BE10 1
			(pin PLBPPCS0BE10 output)
			(conn PLBPPCS0BE10 PLBPPCS0BE10 ==> PPC440 PLBPPCS0BE10)
		)
		(element PPCS0PLBRDDBUS124 1
			(pin PPCS0PLBRDDBUS124 input)
			(conn PPCS0PLBRDDBUS124 PPCS0PLBRDDBUS124 <== PPC440 PPCS0PLBRDDBUS124)
		)
		(element PLBPPCS1WRDBUS36 1
			(pin PLBPPCS1WRDBUS36 output)
			(conn PLBPPCS1WRDBUS36 PLBPPCS1WRDBUS36 ==> PPC440 PLBPPCS1WRDBUS36)
		)
		(element PLBPPCS0BUSLOCK 1
			(pin PLBPPCS0BUSLOCK output)
			(conn PLBPPCS0BUSLOCK PLBPPCS0BUSLOCK ==> PPC440 PLBPPCS0BUSLOCK)
		)
		(element PPCS1PLBRDDBUS45 1
			(pin PPCS1PLBRDDBUS45 input)
			(conn PPCS1PLBRDDBUS45 PPCS1PLBRDDBUS45 <== PPC440 PPCS1PLBRDDBUS45)
		)
		(element PLBPPCMRDDBUS89 1
			(pin PLBPPCMRDDBUS89 output)
			(conn PLBPPCMRDDBUS89 PLBPPCMRDDBUS89 ==> PPC440 PLBPPCMRDDBUS89)
		)
		(element FCMAPUSTOREDATA72 1
			(pin FCMAPUSTOREDATA72 output)
			(conn FCMAPUSTOREDATA72 FCMAPUSTOREDATA72 ==> PPC440 FCMAPUSTOREDATA72)
		)
		(element PLBPPCS0WRDBUS71 1
			(pin PLBPPCS0WRDBUS71 output)
			(conn PLBPPCS0WRDBUS71 PLBPPCS0WRDBUS71 ==> PPC440 PLBPPCS0WRDBUS71)
		)
		(element PPCS0PLBRDDBUS98 1
			(pin PPCS0PLBRDDBUS98 input)
			(conn PPCS0PLBRDDBUS98 PPCS0PLBRDDBUS98 <== PPC440 PPCS0PLBRDDBUS98)
		)
		(element PLBPPCS0WRDBUS63 1
			(pin PLBPPCS0WRDBUS63 output)
			(conn PLBPPCS0WRDBUS63 PLBPPCS0WRDBUS63 ==> PPC440 PLBPPCS0WRDBUS63)
		)
		(element FCMAPUSTOREDATA51 1
			(pin FCMAPUSTOREDATA51 output)
			(conn FCMAPUSTOREDATA51 FCMAPUSTOREDATA51 ==> PPC440 FCMAPUSTOREDATA51)
		)
		(element PPCS1PLBRDDBUS0 1
			(pin PPCS1PLBRDDBUS0 input)
			(conn PPCS1PLBRDDBUS0 PPCS1PLBRDDBUS0 <== PPC440 PPCS1PLBRDDBUS0)
		)
		(element PLBPPCMRDDBUS41 1
			(pin PLBPPCMRDDBUS41 output)
			(conn PLBPPCMRDDBUS41 PLBPPCMRDDBUS41 ==> PPC440 PLBPPCMRDDBUS41)
		)
		(element PPCS0PLBRDDBUS94 1
			(pin PPCS0PLBRDDBUS94 input)
			(conn PPCS0PLBRDDBUS94 PPCS0PLBRDDBUS94 <== PPC440 PPCS0PLBRDDBUS94)
		)
		(element PLBPPCS0RNW 1
			(pin PLBPPCS0RNW output)
			(conn PLBPPCS0RNW PLBPPCS0RNW ==> PPC440 PLBPPCS0RNW)
		)
		(element DMA1LLTXD27 1
			(pin DMA1LLTXD27 input)
			(conn DMA1LLTXD27 DMA1LLTXD27 <== PPC440 DMA1LLTXD27)
		)
		(element PPCMPLBTATTRIBUTE12 1
			(pin PPCMPLBTATTRIBUTE12 input)
			(conn PPCMPLBTATTRIBUTE12 PPCMPLBTATTRIBUTE12 <== PPC440 PPCMPLBTATTRIBUTE12)
		)
		(element PPCS1PLBRDDBUS85 1
			(pin PPCS1PLBRDDBUS85 input)
			(conn PPCS1PLBRDDBUS85 PPCS1PLBRDDBUS85 <== PPC440 PPCS1PLBRDDBUS85)
		)
		(element PPCMPLBWRDBUS63 1
			(pin PPCMPLBWRDBUS63 input)
			(conn PPCMPLBWRDBUS63 PPCMPLBWRDBUS63 <== PPC440 PPCMPLBWRDBUS63)
		)
		(element MCMIREADDATA27 1
			(pin MCMIREADDATA27 output)
			(conn MCMIREADDATA27 MCMIREADDATA27 ==> PPC440 MCMIREADDATA27)
		)
		(element MIMCADDRESS27 1
			(pin MIMCADDRESS27 input)
			(conn MIMCADDRESS27 MIMCADDRESS27 <== PPC440 MIMCADDRESS27)
		)
		(element PPCS0PLBSSIZE1 1
			(pin PPCS0PLBSSIZE1 input)
			(conn PPCS0PLBSSIZE1 PPCS0PLBSSIZE1 <== PPC440 PPCS0PLBSSIZE1)
		)
		(element DCRPPCDSDBUSOUT14 1
			(pin DCRPPCDSDBUSOUT14 output)
			(conn DCRPPCDSDBUSOUT14 DCRPPCDSDBUSOUT14 ==> PPC440 DCRPPCDSDBUSOUT14)
		)
		(element MIMCWRITEDATA67 1
			(pin MIMCWRITEDATA67 input)
			(conn MIMCWRITEDATA67 MIMCWRITEDATA67 <== PPC440 MIMCWRITEDATA67)
		)
		(element APUFCMLOADDATA80 1
			(pin APUFCMLOADDATA80 input)
			(conn APUFCMLOADDATA80 APUFCMLOADDATA80 <== PPC440 APUFCMLOADDATA80)
		)
		(element PLBPPCS0WRDBUS90 1
			(pin PLBPPCS0WRDBUS90 output)
			(conn PLBPPCS0WRDBUS90 PLBPPCS0WRDBUS90 ==> PPC440 PLBPPCS0WRDBUS90)
		)
		(element PPCDSDCRDBUSIN30 1
			(pin PPCDSDCRDBUSIN30 input)
			(conn PPCDSDCRDBUSIN30 PPCDSDCRDBUSIN30 <== PPC440 PPCDSDCRDBUSIN30)
		)
		(element LLDMA3RXD30 1
			(pin LLDMA3RXD30 output)
			(conn LLDMA3RXD30 LLDMA3RXD30 ==> PPC440 LLDMA3RXD30)
		)
		(element PPCS1PLBREARBITRATE 1
			(pin PPCS1PLBREARBITRATE input)
			(conn PPCS1PLBREARBITRATE PPCS1PLBREARBITRATE <== PPC440 PPCS1PLBREARBITRATE)
		)
		(element PPCDSDCRDBUSIN28 1
			(pin PPCDSDCRDBUSIN28 input)
			(conn PPCDSDCRDBUSIN28 PPCDSDCRDBUSIN28 <== PPC440 PPCDSDCRDBUSIN28)
		)
		(element PLBPPCS1ABUS2 1
			(pin PLBPPCS1ABUS2 output)
			(conn PLBPPCS1ABUS2 PLBPPCS1ABUS2 ==> PPC440 PLBPPCS1ABUS2)
		)
		(element MIMCWRITEDATA46 1
			(pin MIMCWRITEDATA46 input)
			(conn MIMCWRITEDATA46 MIMCWRITEDATA46 <== PPC440 MIMCWRITEDATA46)
		)
		(element APUFCMLOADDATA73 1
			(pin APUFCMLOADDATA73 input)
			(conn APUFCMLOADDATA73 APUFCMLOADDATA73 <== PPC440 APUFCMLOADDATA73)
		)
		(element DCRPPCDSABUS0 1
			(pin DCRPPCDSABUS0 output)
			(conn DCRPPCDSABUS0 DCRPPCDSABUS0 ==> PPC440 DCRPPCDSABUS0)
		)
		(element C440DBGSYSTEMCONTROL4 1
			(pin C440DBGSYSTEMCONTROL4 input)
			(conn C440DBGSYSTEMCONTROL4 C440DBGSYSTEMCONTROL4 <== PPC440 C440DBGSYSTEMCONTROL4)
		)
		(element APUFCMLOADDATA83 1
			(pin APUFCMLOADDATA83 input)
			(conn APUFCMLOADDATA83 APUFCMLOADDATA83 <== PPC440 APUFCMLOADDATA83)
		)
		(element CPMPPCS1PLBCLK 1
			(pin CPMPPCS1PLBCLK output)
			(conn CPMPPCS1PLBCLK CPMPPCS1PLBCLK ==> CPMPPCS1PLBCLKINV CPMPPCS1PLBCLK_B)
			(conn CPMPPCS1PLBCLK CPMPPCS1PLBCLK ==> CPMPPCS1PLBCLKINV CPMPPCS1PLBCLK)
		)
		(element PLBPPCMRDDBUS10 1
			(pin PLBPPCMRDDBUS10 output)
			(conn PLBPPCMRDDBUS10 PLBPPCMRDDBUS10 ==> PPC440 PLBPPCMRDDBUS10)
		)
		(element LLDMA2RXD28 1
			(pin LLDMA2RXD28 output)
			(conn LLDMA2RXD28 LLDMA2RXD28 ==> PPC440 LLDMA2RXD28)
		)
		(element APUFCMINSTRUCTION12 1
			(pin APUFCMINSTRUCTION12 input)
			(conn APUFCMINSTRUCTION12 APUFCMINSTRUCTION12 <== PPC440 APUFCMINSTRUCTION12)
		)
		(element PLBPPCS1WRDBUS102 1
			(pin PLBPPCS1WRDBUS102 output)
			(conn PLBPPCS1WRDBUS102 PLBPPCS1WRDBUS102 ==> PPC440 PLBPPCS1WRDBUS102)
		)
		(element TIEC440ERPNRESET2 1
			(pin TIEC440ERPNRESET2 output)
			(conn TIEC440ERPNRESET2 TIEC440ERPNRESET2 ==> PPC440 TIEC440ERPNRESET2)
		)
		(element APUFCMLOADDATA95 1
			(pin APUFCMLOADDATA95 input)
			(conn APUFCMLOADDATA95 APUFCMLOADDATA95 <== PPC440 APUFCMLOADDATA95)
		)
		(element PLBPPCMRDDBUS24 1
			(pin PLBPPCMRDDBUS24 output)
			(conn PLBPPCMRDDBUS24 PLBPPCMRDDBUS24 ==> PPC440 PLBPPCMRDDBUS24)
		)
		(element LLDMA0RXD2 1
			(pin LLDMA0RXD2 output)
			(conn LLDMA0RXD2 LLDMA0RXD2 ==> PPC440 LLDMA0RXD2)
		)
		(element PPCS1PLBRDDBUS107 1
			(pin PPCS1PLBRDDBUS107 input)
			(conn PPCS1PLBRDDBUS107 PPCS1PLBRDDBUS107 <== PPC440 PPCS1PLBRDDBUS107)
		)
		(element MCMIREADDATA17 1
			(pin MCMIREADDATA17 output)
			(conn MCMIREADDATA17 MCMIREADDATA17 ==> PPC440 MCMIREADDATA17)
		)
		(element PPCMPLBWRDBUS34 1
			(pin PPCMPLBWRDBUS34 input)
			(conn PPCMPLBWRDBUS34 PPCMPLBWRDBUS34 <== PPC440 PPCMPLBWRDBUS34)
		)
		(element FCMAPUSTOREDATA32 1
			(pin FCMAPUSTOREDATA32 output)
			(conn FCMAPUSTOREDATA32 FCMAPUSTOREDATA32 ==> PPC440 FCMAPUSTOREDATA32)
		)
		(element PPCS1PLBRDDBUS29 1
			(pin PPCS1PLBRDDBUS29 input)
			(conn PPCS1PLBRDDBUS29 PPCS1PLBRDDBUS29 <== PPC440 PPCS1PLBRDDBUS29)
		)
		(element PLBPPCS1TATTRIBUTE11 1
			(pin PLBPPCS1TATTRIBUTE11 output)
			(conn PLBPPCS1TATTRIBUTE11 PLBPPCS1TATTRIBUTE11 ==> PPC440 PLBPPCS1TATTRIBUTE11)
		)
		(element PPCS0PLBMIRQ1 1
			(pin PPCS0PLBMIRQ1 input)
			(conn PPCS0PLBMIRQ1 PPCS0PLBMIRQ1 <== PPC440 PPCS0PLBMIRQ1)
		)
		(element APUFCMRADATA6 1
			(pin APUFCMRADATA6 input)
			(conn APUFCMRADATA6 APUFCMRADATA6 <== PPC440 APUFCMRADATA6)
		)
		(element DMA0LLTXD3 1
			(pin DMA0LLTXD3 input)
			(conn DMA0LLTXD3 DMA0LLTXD3 <== PPC440 DMA0LLTXD3)
		)
		(element MIMCWRITEDATA40 1
			(pin MIMCWRITEDATA40 input)
			(conn MIMCWRITEDATA40 MIMCWRITEDATA40 <== PPC440 MIMCWRITEDATA40)
		)
		(element PPCS1PLBSSIZE0 1
			(pin PPCS1PLBSSIZE0 input)
			(conn PPCS1PLBSSIZE0 PPCS1PLBSSIZE0 <== PPC440 PPCS1PLBSSIZE0)
		)
		(element APUFCMRBDATA28 1
			(pin APUFCMRBDATA28 input)
			(conn APUFCMRBDATA28 APUFCMRBDATA28 <== PPC440 APUFCMRBDATA28)
		)
		(element MCMIREADDATA63 1
			(pin MCMIREADDATA63 output)
			(conn MCMIREADDATA63 MCMIREADDATA63 ==> PPC440 MCMIREADDATA63)
		)
		(element APUFCMRADATA30 1
			(pin APUFCMRADATA30 input)
			(conn APUFCMRADATA30 APUFCMRADATA30 <== PPC440 APUFCMRADATA30)
		)
		(element DMA2LLTXD2 1
			(pin DMA2LLTXD2 input)
			(conn DMA2LLTXD2 DMA2LLTXD2 <== PPC440 DMA2LLTXD2)
		)
		(element PPCDSDCRDBUSIN16 1
			(pin PPCDSDCRDBUSIN16 input)
			(conn PPCDSDCRDBUSIN16 PPCDSDCRDBUSIN16 <== PPC440 PPCDSDCRDBUSIN16)
		)
		(element DMA2LLTXD27 1
			(pin DMA2LLTXD27 input)
			(conn DMA2LLTXD27 DMA2LLTXD27 <== PPC440 DMA2LLTXD27)
		)
		(element APUFCMLOADDATA122 1
			(pin APUFCMLOADDATA122 input)
			(conn APUFCMLOADDATA122 APUFCMLOADDATA122 <== PPC440 APUFCMLOADDATA122)
		)
		(element PPCDSDCRDBUSIN6 1
			(pin PPCDSDCRDBUSIN6 input)
			(conn PPCDSDCRDBUSIN6 PPCDSDCRDBUSIN6 <== PPC440 PPCDSDCRDBUSIN6)
		)
		(element MCMIREADDATA102 1
			(pin MCMIREADDATA102 output)
			(conn MCMIREADDATA102 MCMIREADDATA102 ==> PPC440 MCMIREADDATA102)
		)
		(element C440BISTLRACCDONE 1
			(pin C440BISTLRACCDONE input)
			(conn C440BISTLRACCDONE C440BISTLRACCDONE <== PPC440 C440BISTLRACCDONE)
		)
		(element APUFCMRBDATA25 1
			(pin APUFCMRBDATA25 input)
			(conn APUFCMRBDATA25 APUFCMRBDATA25 <== PPC440 APUFCMRBDATA25)
		)
		(element PLBPPCS0SAVALID 1
			(pin PLBPPCS0SAVALID output)
			(conn PLBPPCS0SAVALID PLBPPCS0SAVALID ==> PPC440 PLBPPCS0SAVALID)
		)
		(element LLDMA0RXREM0 1
			(pin LLDMA0RXREM0 output)
			(conn LLDMA0RXREM0 LLDMA0RXREM0 ==> PPC440 LLDMA0RXREM0)
		)
		(element PLBPPCS1REQPRI0 1
			(pin PLBPPCS1REQPRI0 output)
			(conn PLBPPCS1REQPRI0 PLBPPCS1REQPRI0 ==> PPC440 PLBPPCS1REQPRI0)
		)
		(element DMA3LLTXREM2 1
			(pin DMA3LLTXREM2 input)
			(conn DMA3LLTXREM2 DMA3LLTXREM2 <== PPC440 DMA3LLTXREM2)
		)
		(element PPCS1PLBRDDBUS10 1
			(pin PPCS1PLBRDDBUS10 input)
			(conn PPCS1PLBRDDBUS10 PPCS1PLBRDDBUS10 <== PPC440 PPCS1PLBRDDBUS10)
		)
		(element CPMDMA1LLCLK 1
			(pin CPMDMA1LLCLK output)
			(conn CPMDMA1LLCLK CPMDMA1LLCLK ==> CPMDMA1LLCLKINV CPMDMA1LLCLK_B)
			(conn CPMDMA1LLCLK CPMDMA1LLCLK ==> CPMDMA1LLCLKINV CPMDMA1LLCLK)
		)
		(element PLBPPCS0ABUS4 1
			(pin PLBPPCS0ABUS4 output)
			(conn PLBPPCS0ABUS4 PLBPPCS0ABUS4 ==> PPC440 PLBPPCS0ABUS4)
		)
		(element PPCS0PLBRDDBUS27 1
			(pin PPCS0PLBRDDBUS27 input)
			(conn PPCS0PLBRDDBUS27 PPCS0PLBRDDBUS27 <== PPC440 PPCS0PLBRDDBUS27)
		)
		(element PPCMPLBABUS25 1
			(pin PPCMPLBABUS25 input)
			(conn PPCMPLBABUS25 PPCMPLBABUS25 <== PPC440 PPCMPLBABUS25)
		)
		(element TIEC440PVRTEST10 1
			(pin TIEC440PVRTEST10 output)
			(conn TIEC440PVRTEST10 TIEC440PVRTEST10 ==> PPC440 TIEC440PVRTEST10)
		)
		(element PPCDMDCRDBUSOUT26 1
			(pin PPCDMDCRDBUSOUT26 input)
			(conn PPCDMDCRDBUSOUT26 PPCDMDCRDBUSOUT26 <== PPC440 PPCDMDCRDBUSOUT26)
		)
		(element PPCMPLBWRDBUS101 1
			(pin PPCMPLBWRDBUS101 input)
			(conn PPCMPLBWRDBUS101 PPCMPLBWRDBUS101 <== PPC440 PPCMPLBWRDBUS101)
		)
		(element PLBPPCMRDDBUS95 1
			(pin PLBPPCMRDDBUS95 output)
			(conn PLBPPCMRDDBUS95 PLBPPCMRDDBUS95 ==> PPC440 PLBPPCMRDDBUS95)
		)
		(element TIEC440PVRTEST25 1
			(pin TIEC440PVRTEST25 output)
			(conn TIEC440PVRTEST25 TIEC440PVRTEST25 ==> PPC440 TIEC440PVRTEST25)
		)
		(element PPCDIAGPORTB62 1
			(pin PPCDIAGPORTB62 input)
			(conn PPCDIAGPORTB62 PPCDIAGPORTB62 <== PPC440 PPCDIAGPORTB62)
		)
		(element MIMCWRITEDATA35 1
			(pin MIMCWRITEDATA35 input)
			(conn MIMCWRITEDATA35 MIMCWRITEDATA35 <== PPC440 MIMCWRITEDATA35)
		)
		(element PPCMPLBABUS11 1
			(pin PPCMPLBABUS11 input)
			(conn PPCMPLBABUS11 PPCMPLBABUS11 <== PPC440 PPCMPLBABUS11)
		)
		(element LLDMA1RXD4 1
			(pin LLDMA1RXD4 output)
			(conn LLDMA1RXD4 LLDMA1RXD4 ==> PPC440 LLDMA1RXD4)
		)
		(element DMA3LLTXD19 1
			(pin DMA3LLTXD19 input)
			(conn DMA3LLTXD19 DMA3LLTXD19 <== PPC440 DMA3LLTXD19)
		)
		(element PPCDIAGPORTC18 1
			(pin PPCDIAGPORTC18 input)
			(conn PPCDIAGPORTC18 PPCDIAGPORTC18 <== PPC440 PPCDIAGPORTC18)
		)
		(element PPCDMDCRDBUSOUT6 1
			(pin PPCDMDCRDBUSOUT6 input)
			(conn PPCDMDCRDBUSOUT6 PPCDMDCRDBUSOUT6 <== PPC440 PPCDMDCRDBUSOUT6)
		)
		(element LLDMA0RXD3 1
			(pin LLDMA0RXD3 output)
			(conn LLDMA0RXD3 LLDMA0RXD3 ==> PPC440 LLDMA0RXD3)
		)
		(element TIEC440PVRTEST23 1
			(pin TIEC440PVRTEST23 output)
			(conn TIEC440PVRTEST23 TIEC440PVRTEST23 ==> PPC440 TIEC440PVRTEST23)
		)
		(element DMA2LLTXD12 1
			(pin DMA2LLTXD12 input)
			(conn DMA2LLTXD12 DMA2LLTXD12 <== PPC440 DMA2LLTXD12)
		)
		(element PPCDIAGPORTB116 1
			(pin PPCDIAGPORTB116 input)
			(conn PPCDIAGPORTB116 PPCDIAGPORTB116 <== PPC440 PPCDIAGPORTB116)
		)
		(element DMA1LLTXD30 1
			(pin DMA1LLTXD30 input)
			(conn DMA1LLTXD30 DMA1LLTXD30 <== PPC440 DMA1LLTXD30)
		)
		(element PLBPPCS0WRDBUS97 1
			(pin PLBPPCS0WRDBUS97 output)
			(conn PLBPPCS0WRDBUS97 PLBPPCS0WRDBUS97 ==> PPC440 PLBPPCS0WRDBUS97)
		)
		(element PPCS0PLBMIRQ0 1
			(pin PPCS0PLBMIRQ0 input)
			(conn PPCS0PLBMIRQ0 PPCS0PLBMIRQ0 <== PPC440 PPCS0PLBMIRQ0)
		)
		(element LLDMA0RXD26 1
			(pin LLDMA0RXD26 output)
			(conn LLDMA0RXD26 LLDMA0RXD26 ==> PPC440 LLDMA0RXD26)
		)
		(element PPCMPLBTATTRIBUTE7 1
			(pin PPCMPLBTATTRIBUTE7 input)
			(conn PPCMPLBTATTRIBUTE7 PPCMPLBTATTRIBUTE7 <== PPC440 PPCMPLBTATTRIBUTE7)
		)
		(element PPCS0PLBRDDBUS3 1
			(pin PPCS0PLBRDDBUS3 input)
			(conn PPCS0PLBRDDBUS3 PPCS0PLBRDDBUS3 <== PPC440 PPCS0PLBRDDBUS3)
		)
		(element LLDMA1RXD16 1
			(pin LLDMA1RXD16 output)
			(conn LLDMA1RXD16 LLDMA1RXD16 ==> PPC440 LLDMA1RXD16)
		)
		(element FCMAPUSTOREDATA81 1
			(pin FCMAPUSTOREDATA81 output)
			(conn FCMAPUSTOREDATA81 FCMAPUSTOREDATA81 ==> PPC440 FCMAPUSTOREDATA81)
		)
		(element PPCS0PLBRDDBUS125 1
			(pin PPCS0PLBRDDBUS125 input)
			(conn PPCS0PLBRDDBUS125 PPCS0PLBRDDBUS125 <== PPC440 PPCS0PLBRDDBUS125)
		)
		(element MIMCWRITEDATA47 1
			(pin MIMCWRITEDATA47 input)
			(conn MIMCWRITEDATA47 MIMCWRITEDATA47 <== PPC440 MIMCWRITEDATA47)
		)
		(element PPCMPLBWRDBUS53 1
			(pin PPCMPLBWRDBUS53 input)
			(conn PPCMPLBWRDBUS53 PPCMPLBWRDBUS53 <== PPC440 PPCMPLBWRDBUS53)
		)
		(element MCMIREADDATA7 1
			(pin MCMIREADDATA7 output)
			(conn MCMIREADDATA7 MCMIREADDATA7 ==> PPC440 MCMIREADDATA7)
		)
		(element LLDMA3RXREM2 1
			(pin LLDMA3RXREM2 output)
			(conn LLDMA3RXREM2 LLDMA3RXREM2 ==> PPC440 LLDMA3RXREM2)
		)
		(element PPCDIAGPORTB14 1
			(pin PPCDIAGPORTB14 input)
			(conn PPCDIAGPORTB14 PPCDIAGPORTB14 <== PPC440 PPCDIAGPORTB14)
		)
		(element PPCS1PLBRDDBUS62 1
			(pin PPCS1PLBRDDBUS62 input)
			(conn PPCS1PLBRDDBUS62 PPCS1PLBRDDBUS62 <== PPC440 PPCS1PLBRDDBUS62)
		)
		(element PPCDMDCRDBUSOUT13 1
			(pin PPCDMDCRDBUSOUT13 input)
			(conn PPCDMDCRDBUSOUT13 PPCDMDCRDBUSOUT13 <== PPC440 PPCDMDCRDBUSOUT13)
		)
		(element PPCS0PLBRDDBUS105 1
			(pin PPCS0PLBRDDBUS105 input)
			(conn PPCS0PLBRDDBUS105 PPCS0PLBRDDBUS105 <== PPC440 PPCS0PLBRDDBUS105)
		)
		(element PPCMPLBBE5 1
			(pin PPCMPLBBE5 input)
			(conn PPCMPLBBE5 PPCMPLBBE5 <== PPC440 PPCMPLBBE5)
		)
		(element PPCS1PLBRDWDADDR3 1
			(pin PPCS1PLBRDWDADDR3 input)
			(conn PPCS1PLBRDWDADDR3 PPCS1PLBRDWDADDR3 <== PPC440 PPCS1PLBRDWDADDR3)
		)
		(element BISTC440BISTRESTARTN 1
			(pin BISTC440BISTRESTARTN output)
			(conn BISTC440BISTRESTARTN BISTC440BISTRESTARTN ==> PPC440 BISTC440BISTRESTARTN)
		)
		(element MIMCWRITEDATA73 1
			(pin MIMCWRITEDATA73 input)
			(conn MIMCWRITEDATA73 MIMCWRITEDATA73 <== PPC440 MIMCWRITEDATA73)
		)
		(element CPMDCRCLK 1
			(pin CPMDCRCLK output)
			(conn CPMDCRCLK CPMDCRCLK ==> CPMDCRCLKINV CPMDCRCLK_B)
			(conn CPMDCRCLK CPMDCRCLK ==> CPMDCRCLKINV CPMDCRCLK)
		)
		(element PPCS1PLBRDDBUS17 1
			(pin PPCS1PLBRDDBUS17 input)
			(conn PPCS1PLBRDDBUS17 PPCS1PLBRDDBUS17 <== PPC440 PPCS1PLBRDDBUS17)
		)
		(element MCMIREADDATA12 1
			(pin MCMIREADDATA12 output)
			(conn MCMIREADDATA12 MCMIREADDATA12 ==> PPC440 MCMIREADDATA12)
		)
		(element PLBPPCS1MASTERID0 1
			(pin PLBPPCS1MASTERID0 output)
			(conn PLBPPCS1MASTERID0 PLBPPCS1MASTERID0 ==> PPC440 PLBPPCS1MASTERID0)
		)
		(element PLBPPCMRDDBUS56 1
			(pin PLBPPCMRDDBUS56 output)
			(conn PLBPPCMRDDBUS56 PLBPPCMRDDBUS56 ==> PPC440 PLBPPCMRDDBUS56)
		)
		(element PPCMPLBWRDBUS67 1
			(pin PPCMPLBWRDBUS67 input)
			(conn PPCMPLBWRDBUS67 PPCMPLBWRDBUS67 <== PPC440 PPCMPLBWRDBUS67)
		)
		(element FCMAPUSTOREDATA105 1
			(pin FCMAPUSTOREDATA105 output)
			(conn FCMAPUSTOREDATA105 FCMAPUSTOREDATA105 ==> PPC440 FCMAPUSTOREDATA105)
		)
		(element FCMAPUSTOREDATA103 1
			(pin FCMAPUSTOREDATA103 output)
			(conn FCMAPUSTOREDATA103 FCMAPUSTOREDATA103 ==> PPC440 FCMAPUSTOREDATA103)
		)
		(element PLBPPCS0WRDBUS81 1
			(pin PLBPPCS0WRDBUS81 output)
			(conn PLBPPCS0WRDBUS81 PLBPPCS0WRDBUS81 ==> PPC440 PLBPPCS0WRDBUS81)
		)
		(element FCMAPUSTOREDATA0 1
			(pin FCMAPUSTOREDATA0 output)
			(conn FCMAPUSTOREDATA0 FCMAPUSTOREDATA0 ==> PPC440 FCMAPUSTOREDATA0)
		)
		(element PPCS1PLBRDDBUS69 1
			(pin PPCS1PLBRDDBUS69 input)
			(conn PPCS1PLBRDDBUS69 PPCS1PLBRDDBUS69 <== PPC440 PPCS1PLBRDDBUS69)
		)
		(element MCMIREADDATA88 1
			(pin MCMIREADDATA88 output)
			(conn MCMIREADDATA88 MCMIREADDATA88 ==> PPC440 MCMIREADDATA88)
		)
		(element FCMAPUSTOREDATA52 1
			(pin FCMAPUSTOREDATA52 output)
			(conn FCMAPUSTOREDATA52 FCMAPUSTOREDATA52 ==> PPC440 FCMAPUSTOREDATA52)
		)
		(element PPCMPLBTATTRIBUTE10 1
			(pin PPCMPLBTATTRIBUTE10 input)
			(conn PPCMPLBTATTRIBUTE10 PPCMPLBTATTRIBUTE10 <== PPC440 PPCMPLBTATTRIBUTE10)
		)
		(element PLBPPCMRDDBUS124 1
			(pin PLBPPCMRDDBUS124 output)
			(conn PLBPPCMRDDBUS124 PLBPPCMRDDBUS124 ==> PPC440 PLBPPCMRDDBUS124)
		)
		(element TIEC440ICURDSPECPLBPRIO1 1
			(pin TIEC440ICURDSPECPLBPRIO1 output)
			(conn TIEC440ICURDSPECPLBPRIO1 TIEC440ICURDSPECPLBPRIO1 ==> PPC440 TIEC440ICURDSPECPLBPRIO1)
		)
		(element PPCS0PLBRDDBUS75 1
			(pin PPCS0PLBRDDBUS75 input)
			(conn PPCS0PLBRDDBUS75 PPCS0PLBRDDBUS75 <== PPC440 PPCS0PLBRDDBUS75)
		)
		(element TIEDCRBASEADDR0 1
			(pin TIEDCRBASEADDR0 output)
			(conn TIEDCRBASEADDR0 TIEDCRBASEADDR0 ==> PPC440 TIEDCRBASEADDR0)
		)
		(element PPCDIAGPORTB58 1
			(pin PPCDIAGPORTB58 input)
			(conn PPCDIAGPORTB58 PPCDIAGPORTB58 <== PPC440 PPCDIAGPORTB58)
		)
		(element APUFCMRADATA25 1
			(pin APUFCMRADATA25 input)
			(conn APUFCMRADATA25 APUFCMRADATA25 <== PPC440 APUFCMRADATA25)
		)
		(element C440TRCTRIGGEREVENTTYPE1 1
			(pin C440TRCTRIGGEREVENTTYPE1 input)
			(conn C440TRCTRIGGEREVENTTYPE1 C440TRCTRIGGEREVENTTYPE1 <== PPC440 C440TRCTRIGGEREVENTTYPE1)
		)
		(element PPCS0PLBRDDBUS16 1
			(pin PPCS0PLBRDDBUS16 input)
			(conn PPCS0PLBRDDBUS16 PPCS0PLBRDDBUS16 <== PPC440 PPCS0PLBRDDBUS16)
		)
		(element PPCS1PLBRDDBUS96 1
			(pin PPCS1PLBRDDBUS96 input)
			(conn PPCS1PLBRDDBUS96 PPCS1PLBRDDBUS96 <== PPC440 PPCS1PLBRDDBUS96)
		)
		(element PPCS0PLBRDDBUS117 1
			(pin PPCS0PLBRDDBUS117 input)
			(conn PPCS0PLBRDDBUS117 PPCS0PLBRDDBUS117 <== PPC440 PPCS0PLBRDDBUS117)
		)
		(element FCMAPUSTOREDATA49 1
			(pin FCMAPUSTOREDATA49 output)
			(conn FCMAPUSTOREDATA49 FCMAPUSTOREDATA49 ==> PPC440 FCMAPUSTOREDATA49)
		)
		(element PPCDIAGPORTA21 1
			(pin PPCDIAGPORTA21 input)
			(conn PPCDIAGPORTA21 PPCDIAGPORTA21 <== PPC440 PPCDIAGPORTA21)
		)
		(element PPCDIAGPORTB110 1
			(pin PPCDIAGPORTB110 input)
			(conn PPCDIAGPORTB110 PPCDIAGPORTB110 <== PPC440 PPCDIAGPORTB110)
		)
		(element PPCS0PLBRDDBUS116 1
			(pin PPCS0PLBRDDBUS116 input)
			(conn PPCS0PLBRDDBUS116 PPCS0PLBRDDBUS116 <== PPC440 PPCS0PLBRDDBUS116)
		)
		(element PPCMPLBBE12 1
			(pin PPCMPLBBE12 input)
			(conn PPCMPLBBE12 PPCMPLBBE12 <== PPC440 PPCMPLBBE12)
		)
		(element PLBPPCMRDBTERM 1
			(pin PLBPPCMRDBTERM output)
			(conn PLBPPCMRDBTERM PLBPPCMRDBTERM ==> PPC440 PLBPPCMRDBTERM)
		)
		(element PLBPPCS0TATTRIBUTE12 1
			(pin PLBPPCS0TATTRIBUTE12 output)
			(conn PLBPPCS0TATTRIBUTE12 PLBPPCS0TATTRIBUTE12 ==> PPC440 PLBPPCS0TATTRIBUTE12)
		)
		(element PPCMPLBWRDBUS18 1
			(pin PPCMPLBWRDBUS18 input)
			(conn PPCMPLBWRDBUS18 PPCMPLBWRDBUS18 <== PPC440 PPCMPLBWRDBUS18)
		)
		(element LLDMA2RXSOPN 1
			(pin LLDMA2RXSOPN output)
			(conn LLDMA2RXSOPN LLDMA2RXSOPN ==> PPC440 LLDMA2RXSOPN)
		)
		(element LLDMA2RXD3 1
			(pin LLDMA2RXD3 output)
			(conn LLDMA2RXD3 LLDMA2RXD3 ==> PPC440 LLDMA2RXD3)
		)
		(element PPCMPLBSIZE0 1
			(pin PPCMPLBSIZE0 input)
			(conn PPCMPLBSIZE0 PPCMPLBSIZE0 <== PPC440 PPCMPLBSIZE0)
		)
		(element PLBPPCS0ABUS16 1
			(pin PLBPPCS0ABUS16 output)
			(conn PLBPPCS0ABUS16 PLBPPCS0ABUS16 ==> PPC440 PLBPPCS0ABUS16)
		)
		(element PPCMPLBWRDBUS88 1
			(pin PPCMPLBWRDBUS88 input)
			(conn PPCMPLBWRDBUS88 PPCMPLBWRDBUS88 <== PPC440 PPCMPLBWRDBUS88)
		)
		(element MIMCWRITEDATA77 1
			(pin MIMCWRITEDATA77 input)
			(conn MIMCWRITEDATA77 MIMCWRITEDATA77 <== PPC440 MIMCWRITEDATA77)
		)
		(element APUFCMLOADDATA30 1
			(pin APUFCMLOADDATA30 input)
			(conn APUFCMLOADDATA30 APUFCMLOADDATA30 <== PPC440 APUFCMLOADDATA30)
		)
		(element PLBPPCS0ABUS25 1
			(pin PLBPPCS0ABUS25 output)
			(conn PLBPPCS0ABUS25 PLBPPCS0ABUS25 ==> PPC440 PLBPPCS0ABUS25)
		)
		(element PLBPPCS0WRDBUS39 1
			(pin PLBPPCS0WRDBUS39 output)
			(conn PLBPPCS0WRDBUS39 PLBPPCS0WRDBUS39 ==> PPC440 PLBPPCS0WRDBUS39)
		)
		(element APUFCMRADATA1 1
			(pin APUFCMRADATA1 input)
			(conn APUFCMRADATA1 APUFCMRADATA1 <== PPC440 APUFCMRADATA1)
		)
		(element FCMAPUSTOREDATA90 1
			(pin FCMAPUSTOREDATA90 output)
			(conn FCMAPUSTOREDATA90 FCMAPUSTOREDATA90 ==> PPC440 FCMAPUSTOREDATA90)
		)
		(element PLBPPCS0WRDBUS60 1
			(pin PLBPPCS0WRDBUS60 output)
			(conn PLBPPCS0WRDBUS60 PLBPPCS0WRDBUS60 ==> PPC440 PLBPPCS0WRDBUS60)
		)
		(element MCMIREADDATA0 1
			(pin MCMIREADDATA0 output)
			(conn MCMIREADDATA0 MCMIREADDATA0 ==> PPC440 MCMIREADDATA0)
		)
		(element MIMCWRITEDATA4 1
			(pin MIMCWRITEDATA4 input)
			(conn MIMCWRITEDATA4 MIMCWRITEDATA4 <== PPC440 MIMCWRITEDATA4)
		)
		(element PLBPPCS1ABUS11 1
			(pin PLBPPCS1ABUS11 output)
			(conn PLBPPCS1ABUS11 PLBPPCS1ABUS11 ==> PPC440 PLBPPCS1ABUS11)
		)
		(element MCMIREADDATA48 1
			(pin MCMIREADDATA48 output)
			(conn MCMIREADDATA48 MCMIREADDATA48 ==> PPC440 MCMIREADDATA48)
		)
		(element PLBPPCS0WRDBUS26 1
			(pin PLBPPCS0WRDBUS26 output)
			(conn PLBPPCS0WRDBUS26 PLBPPCS0WRDBUS26 ==> PPC440 PLBPPCS0WRDBUS26)
		)
		(element C440BISTIRACCDONE 1
			(pin C440BISTIRACCDONE input)
			(conn C440BISTIRACCDONE C440BISTIRACCDONE <== PPC440 C440BISTIRACCDONE)
		)
		(element BISTC440LRACCSTARTN 1
			(pin BISTC440LRACCSTARTN output)
			(conn BISTC440LRACCSTARTN BISTC440LRACCSTARTN ==> PPC440 BISTC440LRACCSTARTN)
		)
		(element MIMCADDRESS2 1
			(pin MIMCADDRESS2 input)
			(conn MIMCADDRESS2 MIMCADDRESS2 <== PPC440 MIMCADDRESS2)
		)
		(element PPCDIAGPORTB83 1
			(pin PPCDIAGPORTB83 input)
			(conn PPCDIAGPORTB83 PPCDIAGPORTB83 <== PPC440 PPCDIAGPORTB83)
		)
		(element APUFCMLOADDATA23 1
			(pin APUFCMLOADDATA23 input)
			(conn APUFCMLOADDATA23 APUFCMLOADDATA23 <== PPC440 APUFCMLOADDATA23)
		)
		(element PPCMPLBWRDBUS48 1
			(pin PPCMPLBWRDBUS48 input)
			(conn PPCMPLBWRDBUS48 PPCMPLBWRDBUS48 <== PPC440 PPCMPLBWRDBUS48)
		)
		(element PPCDMDCRABUS7 1
			(pin PPCDMDCRABUS7 input)
			(conn PPCDMDCRABUS7 PPCDMDCRABUS7 <== PPC440 PPCDMDCRABUS7)
		)
		(element PLBPPCS0WRDBUS102 1
			(pin PLBPPCS0WRDBUS102 output)
			(conn PLBPPCS0WRDBUS102 PLBPPCS0WRDBUS102 ==> PPC440 PLBPPCS0WRDBUS102)
		)
		(element FCMAPURESULT7 1
			(pin FCMAPURESULT7 output)
			(conn FCMAPURESULT7 FCMAPURESULT7 ==> PPC440 FCMAPURESULT7)
		)
		(element MCMIREADDATA58 1
			(pin MCMIREADDATA58 output)
			(conn MCMIREADDATA58 MCMIREADDATA58 ==> PPC440 MCMIREADDATA58)
		)
		(element PLBPPCS1WRDBUS93 1
			(pin PLBPPCS1WRDBUS93 output)
			(conn PLBPPCS1WRDBUS93 PLBPPCS1WRDBUS93 ==> PPC440 PLBPPCS1WRDBUS93)
		)
		(element DMA3LLTXD25 1
			(pin DMA3LLTXD25 input)
			(conn DMA3LLTXD25 DMA3LLTXD25 <== PPC440 DMA3LLTXD25)
		)
		(element PPCMPLBABORT 1
			(pin PPCMPLBABORT input)
			(conn PPCMPLBABORT PPCMPLBABORT <== PPC440 PPCMPLBABORT)
		)
		(element PPCS1PLBRDDBUS52 1
			(pin PPCS1PLBRDDBUS52 input)
			(conn PPCS1PLBRDDBUS52 PPCS1PLBRDDBUS52 <== PPC440 PPCS1PLBRDDBUS52)
		)
		(element PLBPPCMRDDBUS107 1
			(pin PLBPPCMRDDBUS107 output)
			(conn PLBPPCMRDDBUS107 PLBPPCMRDDBUS107 ==> PPC440 PLBPPCMRDDBUS107)
		)
		(element APUFCMLOADDATA103 1
			(pin APUFCMLOADDATA103 input)
			(conn APUFCMLOADDATA103 APUFCMLOADDATA103 <== PPC440 APUFCMLOADDATA103)
		)
		(element APUFCMOPERANDVALID 1
			(pin APUFCMOPERANDVALID input)
			(conn APUFCMOPERANDVALID APUFCMOPERANDVALID <== PPC440 APUFCMOPERANDVALID)
		)
		(element DCRPPCDMDBUSIN1 1
			(pin DCRPPCDMDBUSIN1 output)
			(conn DCRPPCDMDBUSIN1 DCRPPCDMDBUSIN1 ==> PPC440 DCRPPCDMDBUSIN1)
		)
		(element PLBPPCS1WRDBUS55 1
			(pin PLBPPCS1WRDBUS55 output)
			(conn PLBPPCS1WRDBUS55 PLBPPCS1WRDBUS55 ==> PPC440 PLBPPCS1WRDBUS55)
		)
		(element PLBPPCS0WRPENDREQ 1
			(pin PLBPPCS0WRPENDREQ output)
			(conn PLBPPCS0WRPENDREQ PLBPPCS0WRPENDREQ ==> PPC440 PLBPPCS0WRPENDREQ)
		)
		(element PLBPPCS1ABUS14 1
			(pin PLBPPCS1ABUS14 output)
			(conn PLBPPCS1ABUS14 PLBPPCS1ABUS14 ==> PPC440 PLBPPCS1ABUS14)
		)
		(element FCMAPUSTOREDATA61 1
			(pin FCMAPUSTOREDATA61 output)
			(conn FCMAPUSTOREDATA61 FCMAPUSTOREDATA61 ==> PPC440 FCMAPUSTOREDATA61)
		)
		(element DMA0LLTXD22 1
			(pin DMA0LLTXD22 input)
			(conn DMA0LLTXD22 DMA0LLTXD22 <== PPC440 DMA0LLTXD22)
		)
		(element PPCS1PLBRDDBUS70 1
			(pin PPCS1PLBRDDBUS70 input)
			(conn PPCS1PLBRDDBUS70 PPCS1PLBRDDBUS70 <== PPC440 PPCS1PLBRDDBUS70)
		)
		(element C440RSTCORERESETREQ 1
			(pin C440RSTCORERESETREQ input)
			(conn C440RSTCORERESETREQ C440RSTCORERESETREQ <== PPC440 C440RSTCORERESETREQ)
		)
		(element TIEC440DCUWRURGENTPLBPRIO1 1
			(pin TIEC440DCUWRURGENTPLBPRIO1 output)
			(conn TIEC440DCUWRURGENTPLBPRIO1 TIEC440DCUWRURGENTPLBPRIO1 ==> PPC440 TIEC440DCUWRURGENTPLBPRIO1)
		)
		(element PLBPPCS0TATTRIBUTE9 1
			(pin PLBPPCS0TATTRIBUTE9 output)
			(conn PLBPPCS0TATTRIBUTE9 PLBPPCS0TATTRIBUTE9 ==> PPC440 PLBPPCS0TATTRIBUTE9)
		)
		(element DMA0LLTXD0 1
			(pin DMA0LLTXD0 input)
			(conn DMA0LLTXD0 DMA0LLTXD0 <== PPC440 DMA0LLTXD0)
		)
		(element PPCS0PLBRDDBUS104 1
			(pin PPCS0PLBRDDBUS104 input)
			(conn PPCS0PLBRDDBUS104 PPCS0PLBRDDBUS104 <== PPC440 PPCS0PLBRDDBUS104)
		)
		(element PPCMPLBLOCKERR 1
			(pin PPCMPLBLOCKERR input)
			(conn PPCMPLBLOCKERR PPCMPLBLOCKERR <== PPC440 PPCMPLBLOCKERR)
		)
		(element RSTC440RESETCORE 1
			(pin RSTC440RESETCORE output)
			(conn RSTC440RESETCORE RSTC440RESETCORE ==> PPC440 RSTC440RESETCORE)
		)
		(element PLBPPCS1BE8 1
			(pin PLBPPCS1BE8 output)
			(conn PLBPPCS1BE8 PLBPPCS1BE8 ==> PPC440 PLBPPCS1BE8)
		)
		(element PPCS0PLBRDDBUS48 1
			(pin PPCS0PLBRDDBUS48 input)
			(conn PPCS0PLBRDDBUS48 PPCS0PLBRDDBUS48 <== PPC440 PPCS0PLBRDDBUS48)
		)
		(element TIEC440ICURDSPECPLBPRIO0 1
			(pin TIEC440ICURDSPECPLBPRIO0 output)
			(conn TIEC440ICURDSPECPLBPRIO0 TIEC440ICURDSPECPLBPRIO0 ==> PPC440 TIEC440ICURDSPECPLBPRIO0)
		)
		(element PLBPPCS0WRDBUS85 1
			(pin PLBPPCS0WRDBUS85 output)
			(conn PLBPPCS0WRDBUS85 PLBPPCS0WRDBUS85 ==> PPC440 PLBPPCS0WRDBUS85)
		)
		(element PLBPPCS1WRDBUS64 1
			(pin PLBPPCS1WRDBUS64 output)
			(conn PLBPPCS1WRDBUS64 PLBPPCS1WRDBUS64 ==> PPC440 PLBPPCS1WRDBUS64)
		)
		(element PPCS0PLBRDDBUS37 1
			(pin PPCS0PLBRDDBUS37 input)
			(conn PPCS0PLBRDDBUS37 PPCS0PLBRDDBUS37 <== PPC440 PPCS0PLBRDDBUS37)
		)
		(element MIMCWRITEDATA114 1
			(pin MIMCWRITEDATA114 input)
			(conn MIMCWRITEDATA114 MIMCWRITEDATA114 <== PPC440 MIMCWRITEDATA114)
		)
		(element PPCS0PLBREARBITRATE 1
			(pin PPCS0PLBREARBITRATE input)
			(conn PPCS0PLBREARBITRATE PPCS0PLBREARBITRATE <== PPC440 PPCS0PLBREARBITRATE)
		)
		(element PLBPPCMRDWDADDR3 1
			(pin PLBPPCMRDWDADDR3 output)
			(conn PLBPPCMRDWDADDR3 PLBPPCMRDWDADDR3 ==> PPC440 PLBPPCMRDWDADDR3)
		)
		(element PPCS1PLBRDDBUS79 1
			(pin PPCS1PLBRDDBUS79 input)
			(conn PPCS1PLBRDDBUS79 PPCS1PLBRDDBUS79 <== PPC440 PPCS1PLBRDDBUS79)
		)
		(element LLDMA3RXD10 1
			(pin LLDMA3RXD10 output)
			(conn LLDMA3RXD10 LLDMA3RXD10 ==> PPC440 LLDMA3RXD10)
		)
		(element PPCMPLBWRDBUS116 1
			(pin PPCMPLBWRDBUS116 input)
			(conn PPCMPLBWRDBUS116 PPCMPLBWRDBUS116 <== PPC440 PPCMPLBWRDBUS116)
		)
		(element LLDMA0RXD17 1
			(pin LLDMA0RXD17 output)
			(conn LLDMA0RXD17 LLDMA0RXD17 ==> PPC440 LLDMA0RXD17)
		)
		(element MCMIREADDATA118 1
			(pin MCMIREADDATA118 output)
			(conn MCMIREADDATA118 MCMIREADDATA118 ==> PPC440 MCMIREADDATA118)
		)
		(element FCMAPURESULT12 1
			(pin FCMAPURESULT12 output)
			(conn FCMAPURESULT12 FCMAPURESULT12 ==> PPC440 FCMAPURESULT12)
		)
		(element PPCS1PLBRDDBUS44 1
			(pin PPCS1PLBRDDBUS44 input)
			(conn PPCS1PLBRDDBUS44 PPCS1PLBRDDBUS44 <== PPC440 PPCS1PLBRDDBUS44)
		)
		(element MIMCWRITEDATA18 1
			(pin MIMCWRITEDATA18 input)
			(conn MIMCWRITEDATA18 MIMCWRITEDATA18 <== PPC440 MIMCWRITEDATA18)
		)
		(element PPCDIAGPORTB77 1
			(pin PPCDIAGPORTB77 input)
			(conn PPCDIAGPORTB77 PPCDIAGPORTB77 <== PPC440 PPCDIAGPORTB77)
		)
		(element TIEC440PVRTEST0 1
			(pin TIEC440PVRTEST0 output)
			(conn TIEC440PVRTEST0 TIEC440PVRTEST0 ==> PPC440 TIEC440PVRTEST0)
		)
		(element MCMIREADDATA113 1
			(pin MCMIREADDATA113 output)
			(conn MCMIREADDATA113 MCMIREADDATA113 ==> PPC440 MCMIREADDATA113)
		)
		(element MCMIREADDATA32 1
			(pin MCMIREADDATA32 output)
			(conn MCMIREADDATA32 MCMIREADDATA32 ==> PPC440 MCMIREADDATA32)
		)
		(element PPCS1PLBRDDBUS35 1
			(pin PPCS1PLBRDDBUS35 input)
			(conn PPCS1PLBRDDBUS35 PPCS1PLBRDDBUS35 <== PPC440 PPCS1PLBRDDBUS35)
		)
		(element LLDMA2RXD16 1
			(pin LLDMA2RXD16 output)
			(conn LLDMA2RXD16 LLDMA2RXD16 ==> PPC440 LLDMA2RXD16)
		)
		(element FCMAPURESULT27 1
			(pin FCMAPURESULT27 output)
			(conn FCMAPURESULT27 FCMAPURESULT27 ==> PPC440 FCMAPURESULT27)
		)
		(element PPCDSDCRDBUSIN9 1
			(pin PPCDSDCRDBUSIN9 input)
			(conn PPCDSDCRDBUSIN9 PPCDSDCRDBUSIN9 <== PPC440 PPCDSDCRDBUSIN9)
		)
		(element DMA1LLTXD5 1
			(pin DMA1LLTXD5 input)
			(conn DMA1LLTXD5 DMA1LLTXD5 <== PPC440 DMA1LLTXD5)
		)
		(element PPCS0PLBMWRERR1 1
			(pin PPCS0PLBMWRERR1 input)
			(conn PPCS0PLBMWRERR1 PPCS0PLBMWRERR1 <== PPC440 PPCS0PLBMWRERR1)
		)
		(element LLDMA2RXD22 1
			(pin LLDMA2RXD22 output)
			(conn LLDMA2RXD22 LLDMA2RXD22 ==> PPC440 LLDMA2RXD22)
		)
		(element MCMIREADDATA41 1
			(pin MCMIREADDATA41 output)
			(conn MCMIREADDATA41 MCMIREADDATA41 ==> PPC440 MCMIREADDATA41)
		)
		(element CPMPPCS1PLBCLKINV 3
			(pin CPMPPCS1PLBCLK_B input)
			(pin CPMPPCS1PLBCLK input)
			(pin OUT output)
			(cfg CPMPPCS1PLBCLK_B CPMPPCS1PLBCLK)
			(conn CPMPPCS1PLBCLKINV OUT ==> PPC440 CPMPPCS1PLBCLK)
			(conn CPMPPCS1PLBCLKINV CPMPPCS1PLBCLK_B <== CPMPPCS1PLBCLK CPMPPCS1PLBCLK)
			(conn CPMPPCS1PLBCLKINV CPMPPCS1PLBCLK <== CPMPPCS1PLBCLK CPMPPCS1PLBCLK)
		)
		(element PLBPPCS0LOCKERR 1
			(pin PLBPPCS0LOCKERR output)
			(conn PLBPPCS0LOCKERR PLBPPCS0LOCKERR ==> PPC440 PLBPPCS0LOCKERR)
		)
		(element PLBPPCS1WRDBUS85 1
			(pin PLBPPCS1WRDBUS85 output)
			(conn PLBPPCS1WRDBUS85 PLBPPCS1WRDBUS85 ==> PPC440 PLBPPCS1WRDBUS85)
		)
		(element PPCDIAGPORTA43 1
			(pin PPCDIAGPORTA43 input)
			(conn PPCDIAGPORTA43 PPCDIAGPORTA43 <== PPC440 PPCDIAGPORTA43)
		)
		(element MIMCADDRESS6 1
			(pin MIMCADDRESS6 input)
			(conn MIMCADDRESS6 MIMCADDRESS6 <== PPC440 MIMCADDRESS6)
		)
		(element PPCS0PLBRDDBUS54 1
			(pin PPCS0PLBRDDBUS54 input)
			(conn PPCS0PLBRDDBUS54 PPCS0PLBRDDBUS54 <== PPC440 PPCS0PLBRDDBUS54)
		)
		(element LLDMA3RXSOFN 1
			(pin LLDMA3RXSOFN output)
			(conn LLDMA3RXSOFN LLDMA3RXSOFN ==> PPC440 LLDMA3RXSOFN)
		)
		(element PLBPPCS0WRDBUS109 1
			(pin PLBPPCS0WRDBUS109 output)
			(conn PLBPPCS0WRDBUS109 PLBPPCS0WRDBUS109 ==> PPC440 PLBPPCS0WRDBUS109)
		)
		(element PLBPPCS1UABUS30 1
			(pin PLBPPCS1UABUS30 output)
			(conn PLBPPCS1UABUS30 PLBPPCS1UABUS30 ==> PPC440 PLBPPCS1UABUS30)
		)
		(element TIEC440ENDIANRESET 1
			(pin TIEC440ENDIANRESET output)
			(conn TIEC440ENDIANRESET TIEC440ENDIANRESET ==> PPC440 TIEC440ENDIANRESET)
		)
		(element PLBPPCS1WRDBUS19 1
			(pin PLBPPCS1WRDBUS19 output)
			(conn PLBPPCS1WRDBUS19 PLBPPCS1WRDBUS19 ==> PPC440 PLBPPCS1WRDBUS19)
		)
		(element PPCMPLBWRDBUS108 1
			(pin PPCMPLBWRDBUS108 input)
			(conn PPCMPLBWRDBUS108 PPCMPLBWRDBUS108 <== PPC440 PPCMPLBWRDBUS108)
		)
		(element FCMAPURESULT20 1
			(pin FCMAPURESULT20 output)
			(conn FCMAPURESULT20 FCMAPURESULT20 ==> PPC440 FCMAPURESULT20)
		)
		(element MCMIREADDATA95 1
			(pin MCMIREADDATA95 output)
			(conn MCMIREADDATA95 MCMIREADDATA95 ==> PPC440 MCMIREADDATA95)
		)
		(element APUFCMRADATA22 1
			(pin APUFCMRADATA22 input)
			(conn APUFCMRADATA22 APUFCMRADATA22 <== PPC440 APUFCMRADATA22)
		)
		(element LLDMA0RXREM3 1
			(pin LLDMA0RXREM3 output)
			(conn LLDMA0RXREM3 LLDMA0RXREM3 ==> PPC440 LLDMA0RXREM3)
		)
		(element PPCS1PLBRDDBUS122 1
			(pin PPCS1PLBRDDBUS122 input)
			(conn PPCS1PLBRDDBUS122 PPCS1PLBRDDBUS122 <== PPC440 PPCS1PLBRDDBUS122)
		)
		(element PPCDIAGPORTB7 1
			(pin PPCDIAGPORTB7 input)
			(conn PPCDIAGPORTB7 PPCDIAGPORTB7 <== PPC440 PPCDIAGPORTB7)
		)
		(element MCMIREADDATA36 1
			(pin MCMIREADDATA36 output)
			(conn MCMIREADDATA36 MCMIREADDATA36 ==> PPC440 MCMIREADDATA36)
		)
		(element PLBPPCS1ABUS23 1
			(pin PLBPPCS1ABUS23 output)
			(conn PLBPPCS1ABUS23 PLBPPCS1ABUS23 ==> PPC440 PLBPPCS1ABUS23)
		)
		(element PLBPPCS1WRDBUS71 1
			(pin PLBPPCS1WRDBUS71 output)
			(conn PLBPPCS1WRDBUS71 PLBPPCS1WRDBUS71 ==> PPC440 PLBPPCS1WRDBUS71)
		)
		(element MIMCWRITEDATA28 1
			(pin MIMCWRITEDATA28 input)
			(conn MIMCWRITEDATA28 MIMCWRITEDATA28 <== PPC440 MIMCWRITEDATA28)
		)
		(element PPCDIAGPORTB40 1
			(pin PPCDIAGPORTB40 input)
			(conn PPCDIAGPORTB40 PPCDIAGPORTB40 <== PPC440 PPCDIAGPORTB40)
		)
		(element PLBPPCS1WRDBUS72 1
			(pin PLBPPCS1WRDBUS72 output)
			(conn PLBPPCS1WRDBUS72 PLBPPCS1WRDBUS72 ==> PPC440 PLBPPCS1WRDBUS72)
		)
		(element PPCDIAGPORTC7 1
			(pin PPCDIAGPORTC7 input)
			(conn PPCDIAGPORTC7 PPCDIAGPORTC7 <== PPC440 PPCDIAGPORTC7)
		)
		(element PLBPPCS1BE15 1
			(pin PLBPPCS1BE15 output)
			(conn PLBPPCS1BE15 PLBPPCS1BE15 ==> PPC440 PLBPPCS1BE15)
		)
		(element PPCDIAGPORTA1 1
			(pin PPCDIAGPORTA1 input)
			(conn PPCDIAGPORTA1 PPCDIAGPORTA1 <== PPC440 PPCDIAGPORTA1)
		)
		(element PPCDIAGPORTB106 1
			(pin PPCDIAGPORTB106 input)
			(conn PPCDIAGPORTB106 PPCDIAGPORTB106 <== PPC440 PPCDIAGPORTB106)
		)
		(element C440TRCEXECUTIONSTATUS2 1
			(pin C440TRCEXECUTIONSTATUS2 input)
			(conn C440TRCEXECUTIONSTATUS2 C440TRCEXECUTIONSTATUS2 <== PPC440 C440TRCEXECUTIONSTATUS2)
		)
		(element FCMAPUSTOREDATA23 1
			(pin FCMAPUSTOREDATA23 output)
			(conn FCMAPUSTOREDATA23 FCMAPUSTOREDATA23 ==> PPC440 FCMAPUSTOREDATA23)
		)
		(element PPCMPLBWRDBUS70 1
			(pin PPCMPLBWRDBUS70 input)
			(conn PPCMPLBWRDBUS70 PPCMPLBWRDBUS70 <== PPC440 PPCMPLBWRDBUS70)
		)
		(element PPCMPLBWRDBUS97 1
			(pin PPCMPLBWRDBUS97 input)
			(conn PPCMPLBWRDBUS97 PPCMPLBWRDBUS97 <== PPC440 PPCMPLBWRDBUS97)
		)
		(element BISTC440IRACCCLK 1
			(pin BISTC440IRACCCLK output)
			(conn BISTC440IRACCCLK BISTC440IRACCCLK ==> PPC440 BISTC440IRACCCLK)
		)
		(element DCR_AUTOLOCK_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element PLBPPCS0UABUS29 1
			(pin PLBPPCS0UABUS29 output)
			(conn PLBPPCS0UABUS29 PLBPPCS0UABUS29 ==> PPC440 PLBPPCS0UABUS29)
		)
		(element PPCS1PLBRDDBUS28 1
			(pin PPCS1PLBRDDBUS28 input)
			(conn PPCS1PLBRDDBUS28 PPCS1PLBRDDBUS28 <== PPC440 PPCS1PLBRDDBUS28)
		)
		(element PLBPPCS1WRDBUS29 1
			(pin PLBPPCS1WRDBUS29 output)
			(conn PLBPPCS1WRDBUS29 PLBPPCS1WRDBUS29 ==> PPC440 PLBPPCS1WRDBUS29)
		)
		(element PPCMPLBSIZE2 1
			(pin PPCMPLBSIZE2 input)
			(conn PPCMPLBSIZE2 PPCMPLBSIZE2 <== PPC440 PPCMPLBSIZE2)
		)
		(element PPCS1PLBRDDBUS115 1
			(pin PPCS1PLBRDDBUS115 input)
			(conn PPCS1PLBRDDBUS115 PPCS1PLBRDDBUS115 <== PPC440 PPCS1PLBRDDBUS115)
		)
		(element PLBPPCS1ABUS0 1
			(pin PLBPPCS1ABUS0 output)
			(conn PLBPPCS1ABUS0 PLBPPCS1ABUS0 ==> PPC440 PLBPPCS1ABUS0)
		)
		(element APUFCMDECLDSTXFERSIZE2 1
			(pin APUFCMDECLDSTXFERSIZE2 input)
			(conn APUFCMDECLDSTXFERSIZE2 APUFCMDECLDSTXFERSIZE2 <== PPC440 APUFCMDECLDSTXFERSIZE2)
		)
		(element DMA0LLTXD11 1
			(pin DMA0LLTXD11 input)
			(conn DMA0LLTXD11 DMA0LLTXD11 <== PPC440 DMA0LLTXD11)
		)
		(element PPCS0PLBRDDBUS52 1
			(pin PPCS0PLBRDDBUS52 input)
			(conn PPCS0PLBRDDBUS52 PPCS0PLBRDDBUS52 <== PPC440 PPCS0PLBRDDBUS52)
		)
		(element PPCDIAGPORTB21 1
			(pin PPCDIAGPORTB21 input)
			(conn PPCDIAGPORTB21 PPCDIAGPORTB21 <== PPC440 PPCDIAGPORTB21)
		)
		(element PPCS1PLBRDDBUS116 1
			(pin PPCS1PLBRDDBUS116 input)
			(conn PPCS1PLBRDDBUS116 PPCS1PLBRDDBUS116 <== PPC440 PPCS1PLBRDDBUS116)
		)
		(element PPCDMDCRDBUSOUT30 1
			(pin PPCDMDCRDBUSOUT30 input)
			(conn PPCDMDCRDBUSOUT30 PPCDMDCRDBUSOUT30 <== PPC440 PPCDMDCRDBUSOUT30)
		)
		(element PLBPPCS0BE5 1
			(pin PLBPPCS0BE5 output)
			(conn PLBPPCS0BE5 PLBPPCS0BE5 ==> PPC440 PLBPPCS0BE5)
		)
		(element MIMCWRITEDATA92 1
			(pin MIMCWRITEDATA92 input)
			(conn MIMCWRITEDATA92 MIMCWRITEDATA92 <== PPC440 MIMCWRITEDATA92)
		)
		(element APUFCMINSTRVALID 1
			(pin APUFCMINSTRVALID input)
			(conn APUFCMINSTRVALID APUFCMINSTRVALID <== PPC440 APUFCMINSTRVALID)
		)
		(element C440BISTFAILICABOT 1
			(pin C440BISTFAILICABOT input)
			(conn C440BISTFAILICABOT C440BISTFAILICABOT <== PPC440 C440BISTFAILICABOT)
		)
		(element PPCDSDCRDBUSIN22 1
			(pin PPCDSDCRDBUSIN22 input)
			(conn PPCDSDCRDBUSIN22 PPCDSDCRDBUSIN22 <== PPC440 PPCDSDCRDBUSIN22)
		)
		(element PLBPPCMRDDBUS18 1
			(pin PLBPPCMRDDBUS18 output)
			(conn PLBPPCMRDDBUS18 PLBPPCMRDDBUS18 ==> PPC440 PLBPPCMRDDBUS18)
		)
		(element MCMIREADDATA5 1
			(pin MCMIREADDATA5 output)
			(conn MCMIREADDATA5 MCMIREADDATA5 ==> PPC440 MCMIREADDATA5)
		)
		(element PPCS1PLBRDDBUS9 1
			(pin PPCS1PLBRDDBUS9 input)
			(conn PPCS1PLBRDDBUS9 PPCS1PLBRDDBUS9 <== PPC440 PPCS1PLBRDDBUS9)
		)
		(element DMA0RXIRQ 1
			(pin DMA0RXIRQ input)
			(conn DMA0RXIRQ DMA0RXIRQ <== PPC440 DMA0RXIRQ)
		)
		(element PLBPPCS0BE6 1
			(pin PLBPPCS0BE6 output)
			(conn PLBPPCS0BE6 PLBPPCS0BE6 ==> PPC440 PLBPPCS0BE6)
		)
		(element DCRPPCDSREAD 1
			(pin DCRPPCDSREAD output)
			(conn DCRPPCDSREAD DCRPPCDSREAD ==> PPC440 DCRPPCDSREAD)
		)
		(element LLDMA2RXREM2 1
			(pin LLDMA2RXREM2 output)
			(conn LLDMA2RXREM2 LLDMA2RXREM2 ==> PPC440 LLDMA2RXREM2)
		)
		(element PPCMPLBWRDBUS22 1
			(pin PPCMPLBWRDBUS22 input)
			(conn PPCMPLBWRDBUS22 PPCMPLBWRDBUS22 <== PPC440 PPCMPLBWRDBUS22)
		)
		(element PLBPPCS0WRDBUS126 1
			(pin PLBPPCS0WRDBUS126 output)
			(conn PLBPPCS0WRDBUS126 PLBPPCS0WRDBUS126 ==> PPC440 PLBPPCS0WRDBUS126)
		)
		(element MIMCWRITEDATA1 1
			(pin MIMCWRITEDATA1 input)
			(conn MIMCWRITEDATA1 MIMCWRITEDATA1 <== PPC440 MIMCWRITEDATA1)
		)
		(element PLBPPCS0ABUS24 1
			(pin PLBPPCS0ABUS24 output)
			(conn PLBPPCS0ABUS24 PLBPPCS0ABUS24 ==> PPC440 PLBPPCS0ABUS24)
		)
		(element DMA0LLTXREM0 1
			(pin DMA0LLTXREM0 input)
			(conn DMA0LLTXREM0 DMA0LLTXREM0 <== PPC440 DMA0LLTXREM0)
		)
		(element PLBPPCS0ABUS14 1
			(pin PLBPPCS0ABUS14 output)
			(conn PLBPPCS0ABUS14 PLBPPCS0ABUS14 ==> PPC440 PLBPPCS0ABUS14)
		)
		(element PLBPPCS1WRDBUS43 1
			(pin PLBPPCS1WRDBUS43 output)
			(conn PLBPPCS1WRDBUS43 PLBPPCS1WRDBUS43 ==> PPC440 PLBPPCS1WRDBUS43)
		)
		(element PPCDIAGPORTB69 1
			(pin PPCDIAGPORTB69 input)
			(conn PPCDIAGPORTB69 PPCDIAGPORTB69 <== PPC440 PPCDIAGPORTB69)
		)
		(element PPCS1PLBRDDACK 1
			(pin PPCS1PLBRDDACK input)
			(conn PPCS1PLBRDDACK PPCS1PLBRDDACK <== PPC440 PPCS1PLBRDDACK)
		)
		(element APUFCMRADATA19 1
			(pin APUFCMRADATA19 input)
			(conn APUFCMRADATA19 APUFCMRADATA19 <== PPC440 APUFCMRADATA19)
		)
		(element PPCS1PLBRDDBUS76 1
			(pin PPCS1PLBRDDBUS76 input)
			(conn PPCS1PLBRDDBUS76 PPCS1PLBRDDBUS76 <== PPC440 PPCS1PLBRDDBUS76)
		)
		(element PLBPPCS0WRDBUS43 1
			(pin PLBPPCS0WRDBUS43 output)
			(conn PLBPPCS0WRDBUS43 PLBPPCS0WRDBUS43 ==> PPC440 PLBPPCS0WRDBUS43)
		)
		(element DMA1LLTXEOFN 1
			(pin DMA1LLTXEOFN input)
			(conn DMA1LLTXEOFN DMA1LLTXEOFN <== PPC440 DMA1LLTXEOFN)
		)
		(element FCMAPUSTOREDATA16 1
			(pin FCMAPUSTOREDATA16 output)
			(conn FCMAPUSTOREDATA16 FCMAPUSTOREDATA16 ==> PPC440 FCMAPUSTOREDATA16)
		)
		(element APUFCMLOADDATA41 1
			(pin APUFCMLOADDATA41 input)
			(conn APUFCMLOADDATA41 APUFCMLOADDATA41 <== PPC440 APUFCMLOADDATA41)
		)
		(element FCMAPURESULT6 1
			(pin FCMAPURESULT6 output)
			(conn FCMAPURESULT6 FCMAPURESULT6 ==> PPC440 FCMAPURESULT6)
		)
		(element DMA2LLTXSOFN 1
			(pin DMA2LLTXSOFN input)
			(conn DMA2LLTXSOFN DMA2LLTXSOFN <== PPC440 DMA2LLTXSOFN)
		)
		(element PLBPPCS0TATTRIBUTE7 1
			(pin PLBPPCS0TATTRIBUTE7 output)
			(conn PLBPPCS0TATTRIBUTE7 PLBPPCS0TATTRIBUTE7 ==> PPC440 PLBPPCS0TATTRIBUTE7)
		)
		(element FCMAPUSTOREDATA2 1
			(pin FCMAPUSTOREDATA2 output)
			(conn FCMAPUSTOREDATA2 FCMAPUSTOREDATA2 ==> PPC440 FCMAPUSTOREDATA2)
		)
		(element CPMDMA3LLCLK 1
			(pin CPMDMA3LLCLK output)
			(conn CPMDMA3LLCLK CPMDMA3LLCLK ==> CPMDMA3LLCLKINV CPMDMA3LLCLK_B)
			(conn CPMDMA3LLCLK CPMDMA3LLCLK ==> CPMDMA3LLCLKINV CPMDMA3LLCLK)
		)
		(element C440TRCTRACESTATUS5 1
			(pin C440TRCTRACESTATUS5 input)
			(conn C440TRCTRACESTATUS5 C440TRCTRACESTATUS5 <== PPC440 C440TRCTRACESTATUS5)
		)
		(element PPCDIAGPORTB2 1
			(pin PPCDIAGPORTB2 input)
			(conn PPCDIAGPORTB2 PPCDIAGPORTB2 <== PPC440 PPCDIAGPORTB2)
		)
		(element PPCDIAGPORTB39 1
			(pin PPCDIAGPORTB39 input)
			(conn PPCDIAGPORTB39 PPCDIAGPORTB39 <== PPC440 PPCDIAGPORTB39)
		)
		(element PPCDMDCRDBUSOUT23 1
			(pin PPCDMDCRDBUSOUT23 input)
			(conn PPCDMDCRDBUSOUT23 PPCDMDCRDBUSOUT23 <== PPC440 PPCDMDCRDBUSOUT23)
		)
		(element DMA1RXIRQ 1
			(pin DMA1RXIRQ input)
			(conn DMA1RXIRQ DMA1RXIRQ <== PPC440 DMA1RXIRQ)
		)
		(element FCMAPUSTOREDATA127 1
			(pin FCMAPUSTOREDATA127 output)
			(conn FCMAPUSTOREDATA127 FCMAPUSTOREDATA127 ==> PPC440 FCMAPUSTOREDATA127)
		)
		(element MCMIREADDATA73 1
			(pin MCMIREADDATA73 output)
			(conn MCMIREADDATA73 MCMIREADDATA73 ==> PPC440 MCMIREADDATA73)
		)
		(element APUFCMRBDATA13 1
			(pin APUFCMRBDATA13 input)
			(conn APUFCMRBDATA13 APUFCMRBDATA13 <== PPC440 APUFCMRBDATA13)
		)
		(element MCMIREADDATA104 1
			(pin MCMIREADDATA104 output)
			(conn MCMIREADDATA104 MCMIREADDATA104 ==> PPC440 MCMIREADDATA104)
		)
		(element DMA3LLTXD5 1
			(pin DMA3LLTXD5 input)
			(conn DMA3LLTXD5 DMA3LLTXD5 <== PPC440 DMA3LLTXD5)
		)
		(element PLBPPCS0WRDBUS4 1
			(pin PLBPPCS0WRDBUS4 output)
			(conn PLBPPCS0WRDBUS4 PLBPPCS0WRDBUS4 ==> PPC440 PLBPPCS0WRDBUS4)
		)
		(element PPCS1PLBRDDBUS19 1
			(pin PPCS1PLBRDDBUS19 input)
			(conn PPCS1PLBRDDBUS19 PPCS1PLBRDDBUS19 <== PPC440 PPCS1PLBRDDBUS19)
		)
		(element MIMCADDRESS20 1
			(pin MIMCADDRESS20 input)
			(conn MIMCADDRESS20 MIMCADDRESS20 <== PPC440 MIMCADDRESS20)
		)
		(element PPCS0PLBRDDBUS35 1
			(pin PPCS0PLBRDDBUS35 input)
			(conn PPCS0PLBRDDBUS35 PPCS0PLBRDDBUS35 <== PPC440 PPCS0PLBRDDBUS35)
		)
		(element DCRPPCDSABUS7 1
			(pin DCRPPCDSABUS7 output)
			(conn DCRPPCDSABUS7 DCRPPCDSABUS7 ==> PPC440 DCRPPCDSABUS7)
		)
		(element LLDMA1RXD26 1
			(pin LLDMA1RXD26 output)
			(conn LLDMA1RXD26 LLDMA1RXD26 ==> PPC440 LLDMA1RXD26)
		)
		(element PPCMPLBABUS13 1
			(pin PPCMPLBABUS13 input)
			(conn PPCMPLBABUS13 PPCMPLBABUS13 <== PPC440 PPCMPLBABUS13)
		)
		(element APUFCMLOADDVALID 1
			(pin APUFCMLOADDVALID input)
			(conn APUFCMLOADDVALID APUFCMLOADDVALID <== PPC440 APUFCMLOADDVALID)
		)
		(element PLBPPCS1TATTRIBUTE14 1
			(pin PLBPPCS1TATTRIBUTE14 output)
			(conn PLBPPCS1TATTRIBUTE14 PLBPPCS1TATTRIBUTE14 ==> PPC440 PLBPPCS1TATTRIBUTE14)
		)
		(element PLBPPCS0WRDBUS23 1
			(pin PLBPPCS0WRDBUS23 output)
			(conn PLBPPCS0WRDBUS23 PLBPPCS0WRDBUS23 ==> PPC440 PLBPPCS0WRDBUS23)
		)
		(element APUFCMLOADDATA52 1
			(pin APUFCMLOADDATA52 input)
			(conn APUFCMLOADDATA52 APUFCMLOADDATA52 <== PPC440 APUFCMLOADDATA52)
		)
		(element DCRPPCDMDBUSIN0 1
			(pin DCRPPCDMDBUSIN0 output)
			(conn DCRPPCDMDBUSIN0 DCRPPCDMDBUSIN0 ==> PPC440 DCRPPCDMDBUSIN0)
		)
		(element PPCS0PLBRDDBUS8 1
			(pin PPCS0PLBRDDBUS8 input)
			(conn PPCS0PLBRDDBUS8 PPCS0PLBRDDBUS8 <== PPC440 PPCS0PLBRDDBUS8)
		)
		(element MIMCADDRESS18 1
			(pin MIMCADDRESS18 input)
			(conn MIMCADDRESS18 MIMCADDRESS18 <== PPC440 MIMCADDRESS18)
		)
		(element MIMCWRITEDATA81 1
			(pin MIMCWRITEDATA81 input)
			(conn MIMCWRITEDATA81 MIMCWRITEDATA81 <== PPC440 MIMCWRITEDATA81)
		)
		(element DCRPPCDSDBUSOUT15 1
			(pin DCRPPCDSDBUSOUT15 output)
			(conn DCRPPCDSDBUSOUT15 DCRPPCDSDBUSOUT15 ==> PPC440 DCRPPCDSDBUSOUT15)
		)
		(element PLBPPCMRDDBUS38 1
			(pin PLBPPCMRDDBUS38 output)
			(conn PLBPPCMRDDBUS38 PLBPPCMRDDBUS38 ==> PPC440 PLBPPCMRDDBUS38)
		)
		(element PLBPPCMRDDBUS101 1
			(pin PLBPPCMRDDBUS101 output)
			(conn PLBPPCMRDDBUS101 PLBPPCMRDDBUS101 ==> PPC440 PLBPPCMRDDBUS101)
		)
		(element PLBPPCMRDDBUS36 1
			(pin PLBPPCMRDDBUS36 output)
			(conn PLBPPCMRDDBUS36 PLBPPCMRDDBUS36 ==> PPC440 PLBPPCMRDDBUS36)
		)
		(element PPCDMDCRDBUSOUT16 1
			(pin PPCDMDCRDBUSOUT16 input)
			(conn PPCDMDCRDBUSOUT16 PPCDMDCRDBUSOUT16 <== PPC440 PPCDMDCRDBUSOUT16)
		)
		(element LLDMA1RXD10 1
			(pin LLDMA1RXD10 output)
			(conn LLDMA1RXD10 LLDMA1RXD10 ==> PPC440 LLDMA1RXD10)
		)
		(element TSTC440TESTCNTLPOINTN 1
			(pin TSTC440TESTCNTLPOINTN output)
			(conn TSTC440TESTCNTLPOINTN TSTC440TESTCNTLPOINTN ==> PPC440 TSTC440TESTCNTLPOINTN)
		)
		(element PLBPPCMRDDBUS119 1
			(pin PLBPPCMRDDBUS119 output)
			(conn PLBPPCMRDDBUS119 PLBPPCMRDDBUS119 ==> PPC440 PLBPPCMRDDBUS119)
		)
		(element PPCTSTSCANOUT14 1
			(pin PPCTSTSCANOUT14 input)
			(conn PPCTSTSCANOUT14 PPCTSTSCANOUT14 <== PPC440 PPCTSTSCANOUT14)
		)
		(element LLDMA3RXD24 1
			(pin LLDMA3RXD24 output)
			(conn LLDMA3RXD24 LLDMA3RXD24 ==> PPC440 LLDMA3RXD24)
		)
		(element MIMCWRITEDATA0 1
			(pin MIMCWRITEDATA0 input)
			(conn MIMCWRITEDATA0 MIMCWRITEDATA0 <== PPC440 MIMCWRITEDATA0)
		)
		(element C440DBGSYSTEMCONTROL7 1
			(pin C440DBGSYSTEMCONTROL7 input)
			(conn C440DBGSYSTEMCONTROL7 C440DBGSYSTEMCONTROL7 <== PPC440 C440DBGSYSTEMCONTROL7)
		)
		(element MIMCWRITEDATA88 1
			(pin MIMCWRITEDATA88 input)
			(conn MIMCWRITEDATA88 MIMCWRITEDATA88 <== PPC440 MIMCWRITEDATA88)
		)
		(element PPCDMDCRUABUS20 1
			(pin PPCDMDCRUABUS20 input)
			(conn PPCDMDCRUABUS20 PPCDMDCRUABUS20 <== PPC440 PPCDMDCRUABUS20)
		)
		(element DMA2LLTXD19 1
			(pin DMA2LLTXD19 input)
			(conn DMA2LLTXD19 DMA2LLTXD19 <== PPC440 DMA2LLTXD19)
		)
		(element LLDMA3RXD29 1
			(pin LLDMA3RXD29 output)
			(conn LLDMA3RXD29 LLDMA3RXD29 ==> PPC440 LLDMA3RXD29)
		)
		(element PLBPPCMREARBITRATE 1
			(pin PLBPPCMREARBITRATE output)
			(conn PLBPPCMREARBITRATE PLBPPCMREARBITRATE ==> PPC440 PLBPPCMREARBITRATE)
		)
		(element PPCDSDCRDBUSIN29 1
			(pin PPCDSDCRDBUSIN29 input)
			(conn PPCDSDCRDBUSIN29 PPCDSDCRDBUSIN29 <== PPC440 PPCDSDCRDBUSIN29)
		)
		(element PPCMPLBWRDBUS35 1
			(pin PPCMPLBWRDBUS35 input)
			(conn PPCMPLBWRDBUS35 PPCMPLBWRDBUS35 <== PPC440 PPCMPLBWRDBUS35)
		)
		(element PLBPPCS1WRDBUS101 1
			(pin PLBPPCS1WRDBUS101 output)
			(conn PLBPPCS1WRDBUS101 PLBPPCS1WRDBUS101 ==> PPC440 PLBPPCS1WRDBUS101)
		)
		(element PLBPPCS1ABUS1 1
			(pin PLBPPCS1ABUS1 output)
			(conn PLBPPCS1ABUS1 PLBPPCS1ABUS1 ==> PPC440 PLBPPCS1ABUS1)
		)
		(element PPCTSTSCANOUT5 1
			(pin PPCTSTSCANOUT5 input)
			(conn PPCTSTSCANOUT5 PPCTSTSCANOUT5 <== PPC440 PPCTSTSCANOUT5)
		)
		(element PLBPPCMRDDBUS77 1
			(pin PLBPPCMRDDBUS77 output)
			(conn PLBPPCMRDDBUS77 PLBPPCMRDDBUS77 ==> PPC440 PLBPPCMRDDBUS77)
		)
		(element PPCMPLBABUS20 1
			(pin PPCMPLBABUS20 input)
			(conn PPCMPLBABUS20 PPCMPLBABUS20 <== PPC440 PPCMPLBABUS20)
		)
		(element MIMCWRITEDATA37 1
			(pin MIMCWRITEDATA37 input)
			(conn MIMCWRITEDATA37 MIMCWRITEDATA37 <== PPC440 MIMCWRITEDATA37)
		)
		(element PLBPPCS0WRDBUS96 1
			(pin PLBPPCS0WRDBUS96 output)
			(conn PLBPPCS0WRDBUS96 PLBPPCS0WRDBUS96 ==> PPC440 PLBPPCS0WRDBUS96)
		)
		(element PPCDMDCRDBUSOUT0 1
			(pin PPCDMDCRDBUSOUT0 input)
			(conn PPCDMDCRDBUSOUT0 PPCDMDCRDBUSOUT0 <== PPC440 PPCDMDCRDBUSOUT0)
		)
		(element PLBPPCMRDDBUS15 1
			(pin PLBPPCMRDDBUS15 output)
			(conn PLBPPCMRDDBUS15 PLBPPCMRDDBUS15 ==> PPC440 PLBPPCMRDDBUS15)
		)
		(element MCMIREADDATA52 1
			(pin MCMIREADDATA52 output)
			(conn MCMIREADDATA52 MCMIREADDATA52 ==> PPC440 MCMIREADDATA52)
		)
		(element PPCDSDCRDBUSIN15 1
			(pin PPCDSDCRDBUSIN15 input)
			(conn PPCDSDCRDBUSIN15 PPCDSDCRDBUSIN15 <== PPC440 PPCDSDCRDBUSIN15)
		)
		(element PPCS0PLBRDDBUS47 1
			(pin PPCS0PLBRDDBUS47 input)
			(conn PPCS0PLBRDDBUS47 PPCS0PLBRDDBUS47 <== PPC440 PPCS0PLBRDDBUS47)
		)
		(element PPCMPLBWRDBUS89 1
			(pin PPCMPLBWRDBUS89 input)
			(conn PPCMPLBWRDBUS89 PPCMPLBWRDBUS89 <== PPC440 PPCMPLBWRDBUS89)
		)
		(element APUFCMLOADDATA121 1
			(pin APUFCMLOADDATA121 input)
			(conn APUFCMLOADDATA121 APUFCMLOADDATA121 <== PPC440 APUFCMLOADDATA121)
		)
		(element MIMCWRITEDATA45 1
			(pin MIMCWRITEDATA45 input)
			(conn MIMCWRITEDATA45 MIMCWRITEDATA45 <== PPC440 MIMCWRITEDATA45)
		)
		(element DMA2LLTXREM1 1
			(pin DMA2LLTXREM1 input)
			(conn DMA2LLTXREM1 DMA2LLTXREM1 <== PPC440 DMA2LLTXREM1)
		)
		(element MCMIREADDATA94 1
			(pin MCMIREADDATA94 output)
			(conn MCMIREADDATA94 MCMIREADDATA94 ==> PPC440 MCMIREADDATA94)
		)
		(element PLBPPCS1ABUS21 1
			(pin PLBPPCS1ABUS21 output)
			(conn PLBPPCS1ABUS21 PLBPPCS1ABUS21 ==> PPC440 PLBPPCS1ABUS21)
		)
		(element PPCS0PLBRDDBUS97 1
			(pin PPCS0PLBRDDBUS97 input)
			(conn PPCS0PLBRDDBUS97 PPCS0PLBRDDBUS97 <== PPC440 PPCS0PLBRDDBUS97)
		)
		(element APUFCMLOADDATA72 1
			(pin APUFCMLOADDATA72 input)
			(conn APUFCMLOADDATA72 APUFCMLOADDATA72 <== PPC440 APUFCMLOADDATA72)
		)
		(element APUFCMLOADDATA9 1
			(pin APUFCMLOADDATA9 input)
			(conn APUFCMLOADDATA9 APUFCMLOADDATA9 <== PPC440 APUFCMLOADDATA9)
		)
		(element MCMIREADDATA68 1
			(pin MCMIREADDATA68 output)
			(conn MCMIREADDATA68 MCMIREADDATA68 ==> PPC440 MCMIREADDATA68)
		)
		(element APUFCMINSTRUCTION13 1
			(pin APUFCMINSTRUCTION13 input)
			(conn APUFCMINSTRUCTION13 APUFCMINSTRUCTION13 <== PPC440 APUFCMINSTRUCTION13)
		)
		(element LLDMA0RXREM1 1
			(pin LLDMA0RXREM1 output)
			(conn LLDMA0RXREM1 LLDMA0RXREM1 ==> PPC440 LLDMA0RXREM1)
		)
		(element PLBPPCMRDDBUS112 1
			(pin PLBPPCMRDDBUS112 output)
			(conn PLBPPCMRDDBUS112 PLBPPCMRDDBUS112 ==> PPC440 PLBPPCMRDDBUS112)
		)
		(element DCRPPCDMDBUSIN28 1
			(pin DCRPPCDMDBUSIN28 output)
			(conn DCRPPCDMDBUSIN28 DCRPPCDMDBUSIN28 ==> PPC440 DCRPPCDMDBUSIN28)
		)
		(element PLBPPCMRDDBUS68 1
			(pin PLBPPCMRDDBUS68 output)
			(conn PLBPPCMRDDBUS68 PLBPPCMRDDBUS68 ==> PPC440 PLBPPCMRDDBUS68)
		)
		(element PLBPPCS1TATTRIBUTE10 1
			(pin PLBPPCS1TATTRIBUTE10 output)
			(conn PLBPPCS1TATTRIBUTE10 PLBPPCS1TATTRIBUTE10 ==> PPC440 PLBPPCS1TATTRIBUTE10)
		)
		(element DMA2LLTXD26 1
			(pin DMA2LLTXD26 input)
			(conn DMA2LLTXD26 DMA2LLTXD26 <== PPC440 DMA2LLTXD26)
		)
		(element MCMIREADDATA64 1
			(pin MCMIREADDATA64 output)
			(conn MCMIREADDATA64 MCMIREADDATA64 ==> PPC440 MCMIREADDATA64)
		)
		(element TIEPPCTESTENABLEN 1
			(pin TIEPPCTESTENABLEN output)
			(conn TIEPPCTESTENABLEN TIEPPCTESTENABLEN ==> PPC440 TIEPPCTESTENABLEN)
		)
		(element MIMCWRITEDATA30 1
			(pin MIMCWRITEDATA30 input)
			(conn MIMCWRITEDATA30 MIMCWRITEDATA30 <== PPC440 MIMCWRITEDATA30)
		)
		(element MIMCBYTEENABLE8 1
			(pin MIMCBYTEENABLE8 input)
			(conn MIMCBYTEENABLE8 MIMCBYTEENABLE8 <== PPC440 MIMCBYTEENABLE8)
		)
		(element PPCS0PLBRDDBUS28 1
			(pin PPCS0PLBRDDBUS28 input)
			(conn PPCS0PLBRDDBUS28 PPCS0PLBRDDBUS28 <== PPC440 PPCS0PLBRDDBUS28)
		)
		(element PPCDSDCRDBUSIN7 1
			(pin PPCDSDCRDBUSIN7 input)
			(conn PPCDSDCRDBUSIN7 PPCDSDCRDBUSIN7 <== PPC440 PPCDSDCRDBUSIN7)
		)
		(element FCMAPUSTOREDATA99 1
			(pin FCMAPUSTOREDATA99 output)
			(conn FCMAPUSTOREDATA99 FCMAPUSTOREDATA99 ==> PPC440 FCMAPUSTOREDATA99)
		)
		(element PLBPPCS0WRDBUS117 1
			(pin PLBPPCS0WRDBUS117 output)
			(conn PLBPPCS0WRDBUS117 PLBPPCS0WRDBUS117 ==> PPC440 PLBPPCS0WRDBUS117)
		)
		(element PPCMPLBABUS27 1
			(pin PPCMPLBABUS27 input)
			(conn PPCMPLBABUS27 PPCMPLBABUS27 <== PPC440 PPCMPLBABUS27)
		)
		(element APUFCMINSTRUCTION31 1
			(pin APUFCMINSTRUCTION31 input)
			(conn APUFCMINSTRUCTION31 APUFCMINSTRUCTION31 <== PPC440 APUFCMINSTRUCTION31)
		)
		(element PLBPPCS1WRDBUS119 1
			(pin PLBPPCS1WRDBUS119 output)
			(conn PLBPPCS1WRDBUS119 PLBPPCS1WRDBUS119 ==> PPC440 PLBPPCS1WRDBUS119)
		)
		(element DMA2LLTXD1 1
			(pin DMA2LLTXD1 input)
			(conn DMA2LLTXD1 DMA2LLTXD1 <== PPC440 DMA2LLTXD1)
		)
		(element LLDMA2RXD10 1
			(pin LLDMA2RXD10 output)
			(conn LLDMA2RXD10 LLDMA2RXD10 ==> PPC440 LLDMA2RXD10)
		)
		(element PLBPPCS1WRDBUS20 1
			(pin PLBPPCS1WRDBUS20 output)
			(conn PLBPPCS1WRDBUS20 PLBPPCS1WRDBUS20 ==> PPC440 PLBPPCS1WRDBUS20)
		)
		(element PLBPPCS0ABUS3 1
			(pin PLBPPCS0ABUS3 output)
			(conn PLBPPCS0ABUS3 PLBPPCS0ABUS3 ==> PPC440 PLBPPCS0ABUS3)
		)
		(element PPCMPLBWRDBUS80 1
			(pin PPCMPLBWRDBUS80 input)
			(conn PPCMPLBWRDBUS80 PPCMPLBWRDBUS80 <== PPC440 PPCMPLBWRDBUS80)
		)
		(element PPCS1PLBRDDBUS86 1
			(pin PPCS1PLBRDDBUS86 input)
			(conn PPCS1PLBRDDBUS86 PPCS1PLBRDDBUS86 <== PPC440 PPCS1PLBRDDBUS86)
		)
		(element JTGC440TCK 1
			(pin JTGC440TCK output)
			(conn JTGC440TCK JTGC440TCK ==> JTGC440TCKINV JTGC440TCK_B)
			(conn JTGC440TCK JTGC440TCK ==> JTGC440TCKINV JTGC440TCK)
		)
		(element APUFCMLOADDATA54 1
			(pin APUFCMLOADDATA54 input)
			(conn APUFCMLOADDATA54 APUFCMLOADDATA54 <== PPC440 APUFCMLOADDATA54)
		)
		(element BISTC440IRACCSTARTN 1
			(pin BISTC440IRACCSTARTN output)
			(conn BISTC440IRACCSTARTN BISTC440IRACCSTARTN ==> PPC440 BISTC440IRACCSTARTN)
		)
		(element DMA3LLTXSOPN 1
			(pin DMA3LLTXSOPN input)
			(conn DMA3LLTXSOPN DMA3LLTXSOPN <== PPC440 DMA3LLTXSOPN)
		)
		(element APUFCMRBDATA26 1
			(pin APUFCMRBDATA26 input)
			(conn APUFCMRBDATA26 APUFCMRBDATA26 <== PPC440 APUFCMRBDATA26)
		)
		(element MIMCWRITEDATA22 1
			(pin MIMCWRITEDATA22 input)
			(conn MIMCWRITEDATA22 MIMCWRITEDATA22 <== PPC440 MIMCWRITEDATA22)
		)
		(element DCRPPCDSDBUSOUT20 1
			(pin DCRPPCDSDBUSOUT20 output)
			(conn DCRPPCDSDBUSOUT20 DCRPPCDSDBUSOUT20 ==> PPC440 DCRPPCDSDBUSOUT20)
		)
		(element PPCS0PLBSSIZE0 1
			(pin PPCS0PLBSSIZE0 input)
			(conn PPCS0PLBSSIZE0 PPCS0PLBSSIZE0 <== PPC440 PPCS0PLBSSIZE0)
		)
		(element PPCDIAGPORTB117 1
			(pin PPCDIAGPORTB117 input)
			(conn PPCDIAGPORTB117 PPCDIAGPORTB117 <== PPC440 PPCDIAGPORTB117)
		)
		(element MIMCWRITEDATA15 1
			(pin MIMCWRITEDATA15 input)
			(conn MIMCWRITEDATA15 MIMCWRITEDATA15 <== PPC440 MIMCWRITEDATA15)
		)
		(element PLBPPCS0WRDBUS31 1
			(pin PLBPPCS0WRDBUS31 output)
			(conn PLBPPCS0WRDBUS31 PLBPPCS0WRDBUS31 ==> PPC440 PLBPPCS0WRDBUS31)
		)
		(element PLBPPCS1WRDBUS126 1
			(pin PLBPPCS1WRDBUS126 output)
			(conn PLBPPCS1WRDBUS126 PLBPPCS1WRDBUS126 ==> PPC440 PLBPPCS1WRDBUS126)
		)
		(element CPMC440CLKEN 1
			(pin CPMC440CLKEN output)
			(conn CPMC440CLKEN CPMC440CLKEN ==> PPC440 CPMC440CLKEN)
		)
		(element PLBPPCS0TATTRIBUTE11 1
			(pin PLBPPCS0TATTRIBUTE11 output)
			(conn PLBPPCS0TATTRIBUTE11 PLBPPCS0TATTRIBUTE11 ==> PPC440 PLBPPCS0TATTRIBUTE11)
		)
		(element PLBPPCMRDDBUS81 1
			(pin PLBPPCMRDDBUS81 output)
			(conn PLBPPCMRDDBUS81 PLBPPCMRDDBUS81 ==> PPC440 PLBPPCMRDDBUS81)
		)
		(element PLBPPCS0WRDBUS72 1
			(pin PLBPPCS0WRDBUS72 output)
			(conn PLBPPCS0WRDBUS72 PLBPPCS0WRDBUS72 ==> PPC440 PLBPPCS0WRDBUS72)
		)
		(element FCMAPUSTOREDATA47 1
			(pin FCMAPUSTOREDATA47 output)
			(conn FCMAPUSTOREDATA47 FCMAPUSTOREDATA47 ==> PPC440 FCMAPUSTOREDATA47)
		)
		(element PPCS0PLBRDDBUS40 1
			(pin PPCS0PLBRDDBUS40 input)
			(conn PPCS0PLBRDDBUS40 PPCS0PLBRDDBUS40 <== PPC440 PPCS0PLBRDDBUS40)
		)
		(element MIMCADDRESS26 1
			(pin MIMCADDRESS26 input)
			(conn MIMCADDRESS26 MIMCADDRESS26 <== PPC440 MIMCADDRESS26)
		)
		(element PPCS0PLBRDDBUS93 1
			(pin PPCS0PLBRDDBUS93 input)
			(conn PPCS0PLBRDDBUS93 PPCS0PLBRDDBUS93 <== PPC440 PPCS0PLBRDDBUS93)
		)
		(element PLBPPCS1TATTRIBUTE3 1
			(pin PLBPPCS1TATTRIBUTE3 output)
			(conn PLBPPCS1TATTRIBUTE3 PLBPPCS1TATTRIBUTE3 ==> PPC440 PLBPPCS1TATTRIBUTE3)
		)
		(element PLBPPCMRDDBUS63 1
			(pin PLBPPCMRDDBUS63 output)
			(conn PLBPPCMRDDBUS63 PLBPPCMRDDBUS63 ==> PPC440 PLBPPCMRDDBUS63)
		)
		(element PPCDIAGPORTB99 1
			(pin PPCDIAGPORTB99 input)
			(conn PPCDIAGPORTB99 PPCDIAGPORTB99 <== PPC440 PPCDIAGPORTB99)
		)
		(element PLBPPCMRDDBUS93 1
			(pin PLBPPCMRDDBUS93 output)
			(conn PLBPPCMRDDBUS93 PLBPPCMRDDBUS93 ==> PPC440 PLBPPCMRDDBUS93)
		)
		(element PPCDIAGPORTB46 1
			(pin PPCDIAGPORTB46 input)
			(conn PPCDIAGPORTB46 PPCDIAGPORTB46 <== PPC440 PPCDIAGPORTB46)
		)
		(element PPCMPLBABUS31 1
			(pin PPCMPLBABUS31 input)
			(conn PPCMPLBABUS31 PPCMPLBABUS31 <== PPC440 PPCMPLBABUS31)
		)
		(element PPCDMDCRABUS6 1
			(pin PPCDMDCRABUS6 input)
			(conn PPCDMDCRABUS6 PPCDMDCRABUS6 <== PPC440 PPCDMDCRABUS6)
		)
		(element PPCMPLBWRBURST 1
			(pin PPCMPLBWRBURST input)
			(conn PPCMPLBWRBURST PPCMPLBWRBURST <== PPC440 PPCMPLBWRBURST)
		)
		(element PLBPPCS1WRDBUS63 1
			(pin PLBPPCS1WRDBUS63 output)
			(conn PLBPPCS1WRDBUS63 PLBPPCS1WRDBUS63 ==> PPC440 PLBPPCS1WRDBUS63)
		)
		(element PPCMPLBTATTRIBUTE11 1
			(pin PPCMPLBTATTRIBUTE11 input)
			(conn PPCMPLBTATTRIBUTE11 PPCMPLBTATTRIBUTE11 <== PPC440 PPCMPLBTATTRIBUTE11)
		)
		(element PPCS1PLBRDDBUS95 1
			(pin PPCS1PLBRDDBUS95 input)
			(conn PPCS1PLBRDDBUS95 PPCS1PLBRDDBUS95 <== PPC440 PPCS1PLBRDDBUS95)
		)
		(element DMA3LLTXSRCRDYN 1
			(pin DMA3LLTXSRCRDYN input)
			(conn DMA3LLTXSRCRDYN DMA3LLTXSRCRDYN <== PPC440 DMA3LLTXSRCRDYN)
		)
		(element TIEC440ICURDTOUCHPLBPRIO0 1
			(pin TIEC440ICURDTOUCHPLBPRIO0 output)
			(conn TIEC440ICURDTOUCHPLBPRIO0 TIEC440ICURDTOUCHPLBPRIO0 ==> PPC440 TIEC440ICURDTOUCHPLBPRIO0)
		)
		(element PLBPPCS1WRDBUS9 1
			(pin PLBPPCS1WRDBUS9 output)
			(conn PLBPPCS1WRDBUS9 PLBPPCS1WRDBUS9 ==> PPC440 PLBPPCS1WRDBUS9)
		)
		(element APUFCMRBDATA20 1
			(pin APUFCMRBDATA20 input)
			(conn APUFCMRBDATA20 APUFCMRBDATA20 <== PPC440 APUFCMRBDATA20)
		)
		(element MIMCWRITEDATA68 1
			(pin MIMCWRITEDATA68 input)
			(conn MIMCWRITEDATA68 MIMCWRITEDATA68 <== PPC440 MIMCWRITEDATA68)
		)
		(element MCMIREADDATA28 1
			(pin MCMIREADDATA28 output)
			(conn MCMIREADDATA28 MCMIREADDATA28 ==> PPC440 MCMIREADDATA28)
		)
		(element PPCS0PLBMRDERR3 1
			(pin PPCS0PLBMRDERR3 input)
			(conn PPCS0PLBMRDERR3 PPCS0PLBMRDERR3 <== PPC440 PPCS0PLBMRDERR3)
		)
		(element PLBPPCS0WRDBUS86 1
			(pin PLBPPCS0WRDBUS86 output)
			(conn PLBPPCS0WRDBUS86 PLBPPCS0WRDBUS86 ==> PPC440 PLBPPCS0WRDBUS86)
		)
		(element PLBPPCMRDDBUS40 1
			(pin PLBPPCMRDDBUS40 output)
			(conn PLBPPCMRDDBUS40 PLBPPCMRDDBUS40 ==> PPC440 PLBPPCMRDDBUS40)
		)
		(element PPCS1PLBRDDBUS46 1
			(pin PPCS1PLBRDDBUS46 input)
			(conn PPCS1PLBRDDBUS46 PPCS1PLBRDDBUS46 <== PPC440 PPCS1PLBRDDBUS46)
		)
		(element MCMIREADDATA125 1
			(pin MCMIREADDATA125 output)
			(conn MCMIREADDATA125 MCMIREADDATA125 ==> PPC440 MCMIREADDATA125)
		)
		(element DCRPPCDMDBUSIN16 1
			(pin DCRPPCDMDBUSIN16 output)
			(conn DCRPPCDMDBUSIN16 DCRPPCDMDBUSIN16 ==> PPC440 DCRPPCDMDBUSIN16)
		)
		(element PPCMPLBBE14 1
			(pin PPCMPLBBE14 input)
			(conn PPCMPLBBE14 PPCMPLBBE14 <== PPC440 PPCMPLBBE14)
		)
		(element DMA1LLTXD2 1
			(pin DMA1LLTXD2 input)
			(conn DMA1LLTXD2 DMA1LLTXD2 <== PPC440 DMA1LLTXD2)
		)
		(element FCMAPUSTOREDATA29 1
			(pin FCMAPUSTOREDATA29 output)
			(conn FCMAPUSTOREDATA29 FCMAPUSTOREDATA29 ==> PPC440 FCMAPUSTOREDATA29)
		)
		(element PLBPPCS1SIZE1 1
			(pin PLBPPCS1SIZE1 output)
			(conn PLBPPCS1SIZE1 PLBPPCS1SIZE1 ==> PPC440 PLBPPCS1SIZE1)
		)
		(element PLBPPCS1ABUS30 1
			(pin PLBPPCS1ABUS30 output)
			(conn PLBPPCS1ABUS30 PLBPPCS1ABUS30 ==> PPC440 PLBPPCS1ABUS30)
		)
		(element PLBPPCS0WRDBUS61 1
			(pin PLBPPCS0WRDBUS61 output)
			(conn PLBPPCS0WRDBUS61 PLBPPCS0WRDBUS61 ==> PPC440 PLBPPCS0WRDBUS61)
		)
		(element PLBPPCS1WRDBUS116 1
			(pin PLBPPCS1WRDBUS116 output)
			(conn PLBPPCS1WRDBUS116 PLBPPCS1WRDBUS116 ==> PPC440 PLBPPCS1WRDBUS116)
		)
		(element FCMAPUSTOREDATA98 1
			(pin FCMAPUSTOREDATA98 output)
			(conn FCMAPUSTOREDATA98 FCMAPUSTOREDATA98 ==> PPC440 FCMAPUSTOREDATA98)
		)
		(element MCMIREADDATA89 1
			(pin MCMIREADDATA89 output)
			(conn MCMIREADDATA89 MCMIREADDATA89 ==> PPC440 MCMIREADDATA89)
		)
		(element PLBPPCS1BE12 1
			(pin PLBPPCS1BE12 output)
			(conn PLBPPCS1BE12 PLBPPCS1BE12 ==> PPC440 PLBPPCS1BE12)
		)
		(element PLBPPCS1ABUS24 1
			(pin PLBPPCS1ABUS24 output)
			(conn PLBPPCS1ABUS24 PLBPPCS1ABUS24 ==> PPC440 PLBPPCS1ABUS24)
		)
		(element PLBPPCS0SIZE0 1
			(pin PLBPPCS0SIZE0 output)
			(conn PLBPPCS0SIZE0 PLBPPCS0SIZE0 ==> PPC440 PLBPPCS0SIZE0)
		)
		(element LLDMA3RXD18 1
			(pin LLDMA3RXD18 output)
			(conn LLDMA3RXD18 LLDMA3RXD18 ==> PPC440 LLDMA3RXD18)
		)
		(element FCMAPUSTOREDATA1 1
			(pin FCMAPUSTOREDATA1 output)
			(conn FCMAPUSTOREDATA1 FCMAPUSTOREDATA1 ==> PPC440 FCMAPUSTOREDATA1)
		)
		(element PPCDIAGPORTA22 1
			(pin PPCDIAGPORTA22 input)
			(conn PPCDIAGPORTA22 PPCDIAGPORTA22 <== PPC440 PPCDIAGPORTA22)
		)
		(element C440TRCTRIGGEREVENTTYPE0 1
			(pin C440TRCTRIGGEREVENTTYPE0 input)
			(conn C440TRCTRIGGEREVENTTYPE0 C440TRCTRIGGEREVENTTYPE0 <== PPC440 C440TRCTRIGGEREVENTTYPE0)
		)
		(element JTGC440TMS 1
			(pin JTGC440TMS output)
			(conn JTGC440TMS JTGC440TMS ==> PPC440 JTGC440TMS)
		)
		(element PPCDIAGPORTA15 1
			(pin PPCDIAGPORTA15 input)
			(conn PPCDIAGPORTA15 PPCDIAGPORTA15 <== PPC440 PPCDIAGPORTA15)
		)
		(element PPCS0PLBRDDBUS76 1
			(pin PPCS0PLBRDDBUS76 input)
			(conn PPCS0PLBRDDBUS76 PPCS0PLBRDDBUS76 <== PPC440 PPCS0PLBRDDBUS76)
		)
		(element PLBPPCMRDDBUS16 1
			(pin PLBPPCMRDDBUS16 output)
			(conn PLBPPCMRDDBUS16 PLBPPCMRDDBUS16 ==> PPC440 PLBPPCMRDDBUS16)
		)
		(element DMA3LLTXD22 1
			(pin DMA3LLTXD22 input)
			(conn DMA3LLTXD22 DMA3LLTXD22 <== PPC440 DMA3LLTXD22)
		)
		(element PPCS1PLBRDDBUS2 1
			(pin PPCS1PLBRDDBUS2 input)
			(conn PPCS1PLBRDDBUS2 PPCS1PLBRDDBUS2 <== PPC440 PPCS1PLBRDDBUS2)
		)
		(element PLBPPCS1WRPENDPRI1 1
			(pin PLBPPCS1WRPENDPRI1 output)
			(conn PLBPPCS1WRPENDPRI1 PLBPPCS1WRPENDPRI1 ==> PPC440 PLBPPCS1WRPENDPRI1)
		)
		(element FCMAPUSTOREDATA102 1
			(pin FCMAPUSTOREDATA102 output)
			(conn FCMAPUSTOREDATA102 FCMAPUSTOREDATA102 ==> PPC440 FCMAPUSTOREDATA102)
		)
		(element FCMAPUSTOREDATA104 1
			(pin FCMAPUSTOREDATA104 output)
			(conn FCMAPUSTOREDATA104 FCMAPUSTOREDATA104 ==> PPC440 FCMAPUSTOREDATA104)
		)
		(element PPCMPLBBE13 1
			(pin PPCMPLBBE13 input)
			(conn PPCMPLBBE13 PPCMPLBBE13 <== PPC440 PPCMPLBBE13)
		)
		(element LLDMA2RXD2 1
			(pin LLDMA2RXD2 output)
			(conn LLDMA2RXD2 LLDMA2RXD2 ==> PPC440 LLDMA2RXD2)
		)
		(element PPCDIAGPORTB76 1
			(pin PPCDIAGPORTB76 input)
			(conn PPCDIAGPORTB76 PPCDIAGPORTB76 <== PPC440 PPCDIAGPORTB76)
		)
		(element MIMCWRITEDATA100 1
			(pin MIMCWRITEDATA100 input)
			(conn MIMCWRITEDATA100 MIMCWRITEDATA100 <== PPC440 MIMCWRITEDATA100)
		)
		(element MCMIREADDATA47 1
			(pin MCMIREADDATA47 output)
			(conn MCMIREADDATA47 MCMIREADDATA47 ==> PPC440 MCMIREADDATA47)
		)
		(element APUFCMINSTRUCTION6 1
			(pin APUFCMINSTRUCTION6 input)
			(conn APUFCMINSTRUCTION6 APUFCMINSTRUCTION6 <== PPC440 APUFCMINSTRUCTION6)
		)
		(element PPCS0PLBRDDBUS83 1
			(pin PPCS0PLBRDDBUS83 input)
			(conn PPCS0PLBRDDBUS83 PPCS0PLBRDDBUS83 <== PPC440 PPCS0PLBRDDBUS83)
		)
		(element DMA3LLTXD16 1
			(pin DMA3LLTXD16 input)
			(conn DMA3LLTXD16 DMA3LLTXD16 <== PPC440 DMA3LLTXD16)
		)
		(element PPCS1PLBRDDBUS47 1
			(pin PPCS1PLBRDDBUS47 input)
			(conn PPCS1PLBRDDBUS47 PPCS1PLBRDDBUS47 <== PPC440 PPCS1PLBRDDBUS47)
		)
		(element PLBPPCS0WRDBUS13 1
			(pin PLBPPCS0WRDBUS13 output)
			(conn PLBPPCS0WRDBUS13 PLBPPCS0WRDBUS13 ==> PPC440 PLBPPCS0WRDBUS13)
		)
		(element PPCS1PLBRDDBUS61 1
			(pin PPCS1PLBRDDBUS61 input)
			(conn PPCS1PLBRDDBUS61 PPCS1PLBRDDBUS61 <== PPC440 PPCS1PLBRDDBUS61)
		)
		(element PPCDSDCRTIMEOUTWAIT 1
			(pin PPCDSDCRTIMEOUTWAIT input)
			(conn PPCDSDCRTIMEOUTWAIT PPCDSDCRTIMEOUTWAIT <== PPC440 PPCDSDCRTIMEOUTWAIT)
		)
		(element PLBPPCS1WRDBUS79 1
			(pin PLBPPCS1WRDBUS79 output)
			(conn PLBPPCS1WRDBUS79 PLBPPCS1WRDBUS79 ==> PPC440 PLBPPCS1WRDBUS79)
		)
		(element MIMCWRITEDATA115 1
			(pin MIMCWRITEDATA115 input)
			(conn MIMCWRITEDATA115 MIMCWRITEDATA115 <== PPC440 MIMCWRITEDATA115)
		)
		(element APUFCMLOADDATA92 1
			(pin APUFCMLOADDATA92 input)
			(conn APUFCMLOADDATA92 APUFCMLOADDATA92 <== PPC440 APUFCMLOADDATA92)
		)
		(element APUFCMLOADDATA35 1
			(pin APUFCMLOADDATA35 input)
			(conn APUFCMLOADDATA35 APUFCMLOADDATA35 <== PPC440 APUFCMLOADDATA35)
		)
		(element PPCDIAGPORTB107 1
			(pin PPCDIAGPORTB107 input)
			(conn PPCDIAGPORTB107 PPCDIAGPORTB107 <== PPC440 PPCDIAGPORTB107)
		)
		(element PPCMPLBWRDBUS110 1
			(pin PPCMPLBWRDBUS110 input)
			(conn PPCMPLBWRDBUS110 PPCMPLBWRDBUS110 <== PPC440 PPCMPLBWRDBUS110)
		)
		(element FCMAPUSTOREDATA80 1
			(pin FCMAPUSTOREDATA80 output)
			(conn FCMAPUSTOREDATA80 FCMAPUSTOREDATA80 ==> PPC440 FCMAPUSTOREDATA80)
		)
		(element MIMCWRITEDATA63 1
			(pin MIMCWRITEDATA63 input)
			(conn MIMCWRITEDATA63 MIMCWRITEDATA63 <== PPC440 MIMCWRITEDATA63)
		)
		(element DMA2LLTXD13 1
			(pin DMA2LLTXD13 input)
			(conn DMA2LLTXD13 DMA2LLTXD13 <== PPC440 DMA2LLTXD13)
		)
		(element LLDMA1RXD5 1
			(pin LLDMA1RXD5 output)
			(conn LLDMA1RXD5 LLDMA1RXD5 ==> PPC440 LLDMA1RXD5)
		)
		(element MCMIREADDATA18 1
			(pin MCMIREADDATA18 output)
			(conn MCMIREADDATA18 MCMIREADDATA18 ==> PPC440 MCMIREADDATA18)
		)
		(element PPCDMDCRDBUSOUT7 1
			(pin PPCDMDCRDBUSOUT7 input)
			(conn PPCDMDCRDBUSOUT7 PPCDMDCRDBUSOUT7 <== PPC440 PPCDMDCRDBUSOUT7)
		)
		(element PPCMPLBTATTRIBUTE8 1
			(pin PPCMPLBTATTRIBUTE8 input)
			(conn PPCMPLBTATTRIBUTE8 PPCMPLBTATTRIBUTE8 <== PPC440 PPCMPLBTATTRIBUTE8)
		)
		(element MCMIREADDATA35 1
			(pin MCMIREADDATA35 output)
			(conn MCMIREADDATA35 MCMIREADDATA35 ==> PPC440 MCMIREADDATA35)
		)
		(element PLBPPCS1WRDBUS92 1
			(pin PLBPPCS1WRDBUS92 output)
			(conn PLBPPCS1WRDBUS92 PLBPPCS1WRDBUS92 ==> PPC440 PLBPPCS1WRDBUS92)
		)
		(element PLBPPCS1WRDBUS104 1
			(pin PLBPPCS1WRDBUS104 output)
			(conn PLBPPCS1WRDBUS104 PLBPPCS1WRDBUS104 ==> PPC440 PLBPPCS1WRDBUS104)
		)
		(element PLBPPCMRDDBUS94 1
			(pin PLBPPCMRDDBUS94 output)
			(conn PLBPPCMRDDBUS94 PLBPPCMRDDBUS94 ==> PPC440 PLBPPCMRDDBUS94)
		)
		(element PLBPPCS0ABUS15 1
			(pin PLBPPCS0ABUS15 output)
			(conn PLBPPCS0ABUS15 PLBPPCS0ABUS15 ==> PPC440 PLBPPCS0ABUS15)
		)
		(element PPCDIAGPORTA0 1
			(pin PPCDIAGPORTA0 input)
			(conn PPCDIAGPORTA0 PPCDIAGPORTA0 <== PPC440 PPCDIAGPORTA0)
		)
		(element PPCDIAGPORTB15 1
			(pin PPCDIAGPORTB15 input)
			(conn PPCDIAGPORTB15 PPCDIAGPORTB15 <== PPC440 PPCDIAGPORTB15)
		)
		(element DCRPPCDSDBUSOUT29 1
			(pin DCRPPCDSDBUSOUT29 output)
			(conn DCRPPCDSDBUSOUT29 DCRPPCDSDBUSOUT29 ==> PPC440 DCRPPCDSDBUSOUT29)
		)
		(element APUFCMDECUDI3 1
			(pin APUFCMDECUDI3 input)
			(conn APUFCMDECUDI3 APUFCMDECUDI3 <== PPC440 APUFCMDECUDI3)
		)
		(element PLBPPCMRDDBUS21 1
			(pin PLBPPCMRDDBUS21 output)
			(conn PLBPPCMRDDBUS21 PLBPPCMRDDBUS21 ==> PPC440 PLBPPCMRDDBUS21)
		)
		(element PPCMPLBWRDBUS124 1
			(pin PPCMPLBWRDBUS124 input)
			(conn PPCMPLBWRDBUS124 PPCMPLBWRDBUS124 <== PPC440 PPCMPLBWRDBUS124)
		)
		(element PPCS1PLBRDDBUS18 1
			(pin PPCS1PLBRDDBUS18 input)
			(conn PPCS1PLBRDDBUS18 PPCS1PLBRDDBUS18 <== PPC440 PPCS1PLBRDDBUS18)
		)
		(element MIMCWRITEDATA112 1
			(pin MIMCWRITEDATA112 input)
			(conn MIMCWRITEDATA112 MIMCWRITEDATA112 <== PPC440 MIMCWRITEDATA112)
		)
		(element CPMMCCLKINV 3
			(pin CPMMCCLK_B input)
			(pin CPMMCCLK input)
			(pin OUT output)
			(cfg CPMMCCLK_B CPMMCCLK)
			(conn CPMMCCLKINV OUT ==> PPC440 CPMMCCLK)
			(conn CPMMCCLKINV CPMMCCLK_B <== CPMMCCLK CPMMCCLK)
			(conn CPMMCCLKINV CPMMCCLK <== CPMMCCLK CPMMCCLK)
		)
		(element PPCMPLBABUS10 1
			(pin PPCMPLBABUS10 input)
			(conn PPCMPLBABUS10 PPCMPLBABUS10 <== PPC440 PPCMPLBABUS10)
		)
		(element MIMCWRITEDATA36 1
			(pin MIMCWRITEDATA36 input)
			(conn MIMCWRITEDATA36 MIMCWRITEDATA36 <== PPC440 MIMCWRITEDATA36)
		)
		(element PPCMPLBWRDBUS54 1
			(pin PPCMPLBWRDBUS54 input)
			(conn PPCMPLBWRDBUS54 PPCMPLBWRDBUS54 <== PPC440 PPCMPLBWRDBUS54)
		)
		(element PLBPPCMRDDBUS55 1
			(pin PLBPPCMRDDBUS55 output)
			(conn PLBPPCMRDDBUS55 PLBPPCMRDDBUS55 ==> PPC440 PLBPPCMRDDBUS55)
		)
		(element LLDMA0RXD27 1
			(pin LLDMA0RXD27 output)
			(conn LLDMA0RXD27 LLDMA0RXD27 ==> PPC440 LLDMA0RXD27)
		)
		(element APUFCMLOADDATA29 1
			(pin APUFCMLOADDATA29 input)
			(conn APUFCMLOADDATA29 APUFCMLOADDATA29 <== PPC440 APUFCMLOADDATA29)
		)
		(element PPCDIAGPORTC8 1
			(pin PPCDIAGPORTC8 input)
			(conn PPCDIAGPORTC8 PPCDIAGPORTC8 <== PPC440 PPCDIAGPORTC8)
		)
		(element LLDMA1RXD17 1
			(pin LLDMA1RXD17 output)
			(conn LLDMA1RXD17 LLDMA1RXD17 ==> PPC440 LLDMA1RXD17)
		)
		(element PPCS1PLBRDDBUS123 1
			(pin PPCS1PLBRDDBUS123 input)
			(conn PPCS1PLBRDDBUS123 PPCS1PLBRDDBUS123 <== PPC440 PPCS1PLBRDDBUS123)
		)
		(element DMA0LLRSTENGINEACK 1
			(pin DMA0LLRSTENGINEACK input)
			(conn DMA0LLRSTENGINEACK DMA0LLRSTENGINEACK <== PPC440 DMA0LLRSTENGINEACK)
		)
		(element PPCDMDCRDBUSOUT12 1
			(pin PPCDMDCRDBUSOUT12 input)
			(conn PPCDMDCRDBUSOUT12 PPCDMDCRDBUSOUT12 <== PPC440 PPCDMDCRDBUSOUT12)
		)
		(element LLDMA0RXD16 1
			(pin LLDMA0RXD16 output)
			(conn LLDMA0RXD16 LLDMA0RXD16 ==> PPC440 LLDMA0RXD16)
		)
		(element PLBPPCS1WRDBUS84 1
			(pin PLBPPCS1WRDBUS84 output)
			(conn PLBPPCS1WRDBUS84 PLBPPCS1WRDBUS84 ==> PPC440 PLBPPCS1WRDBUS84)
		)
		(element FCMAPURESULT13 1
			(pin FCMAPURESULT13 output)
			(conn FCMAPURESULT13 FCMAPURESULT13 ==> PPC440 FCMAPURESULT13)
		)
		(element PLBPPCMRDDBUS59 1
			(pin PLBPPCMRDDBUS59 output)
			(conn PLBPPCMRDDBUS59 PLBPPCMRDDBUS59 ==> PPC440 PLBPPCMRDDBUS59)
		)
		(element PPCMPLBBE7 1
			(pin PPCMPLBBE7 input)
			(conn PPCMPLBBE7 PPCMPLBBE7 <== PPC440 PPCMPLBBE7)
		)
		(element PPCS1PLBRDDBUS59 1
			(pin PPCS1PLBRDDBUS59 input)
			(conn PPCS1PLBRDDBUS59 PPCS1PLBRDDBUS59 <== PPC440 PPCS1PLBRDDBUS59)
		)
		(element APUFCMLOADDATA127 1
			(pin APUFCMLOADDATA127 input)
			(conn APUFCMLOADDATA127 APUFCMLOADDATA127 <== PPC440 APUFCMLOADDATA127)
		)
		(element MIMCADDRESS7 1
			(pin MIMCADDRESS7 input)
			(conn MIMCADDRESS7 MIMCADDRESS7 <== PPC440 MIMCADDRESS7)
		)
		(element MIMCWRITEDATA27 1
			(pin MIMCWRITEDATA27 input)
			(conn MIMCWRITEDATA27 MIMCWRITEDATA27 <== PPC440 MIMCWRITEDATA27)
		)
		(element MCMIREADDATA74 1
			(pin MCMIREADDATA74 output)
			(conn MCMIREADDATA74 MCMIREADDATA74 ==> PPC440 MCMIREADDATA74)
		)
		(element PLBPPCS1WRDBUS33 1
			(pin PLBPPCS1WRDBUS33 output)
			(conn PLBPPCS1WRDBUS33 PLBPPCS1WRDBUS33 ==> PPC440 PLBPPCS1WRDBUS33)
		)
		(element PPCDIAGPORTB121 1
			(pin PPCDIAGPORTB121 input)
			(conn PPCDIAGPORTB121 PPCDIAGPORTB121 <== PPC440 PPCDIAGPORTB121)
		)
		(element PLBPPCS1UABUS29 1
			(pin PLBPPCS1UABUS29 output)
			(conn PLBPPCS1UABUS29 PLBPPCS1UABUS29 ==> PPC440 PLBPPCS1UABUS29)
		)
		(element APUFCMRADATA21 1
			(pin APUFCMRADATA21 input)
			(conn APUFCMRADATA21 APUFCMRADATA21 <== PPC440 APUFCMRADATA21)
		)
		(element C440TRCEXECUTIONSTATUS3 1
			(pin C440TRCEXECUTIONSTATUS3 input)
			(conn C440TRCEXECUTIONSTATUS3 C440TRCEXECUTIONSTATUS3 <== PPC440 C440TRCEXECUTIONSTATUS3)
		)
		(element PPCMPLBWRDBUS107 1
			(pin PPCMPLBWRDBUS107 input)
			(conn PPCMPLBWRDBUS107 PPCMPLBWRDBUS107 <== PPC440 PPCMPLBWRDBUS107)
		)
		(element PPCDIAGPORTC19 1
			(pin PPCDIAGPORTC19 input)
			(conn PPCDIAGPORTC19 PPCDIAGPORTC19 <== PPC440 PPCDIAGPORTC19)
		)
		(element PLBPPCS0WRDBUS108 1
			(pin PLBPPCS0WRDBUS108 output)
			(conn PLBPPCS0WRDBUS108 PLBPPCS0WRDBUS108 ==> PPC440 PLBPPCS0WRDBUS108)
		)
		(element PPCMPLBBE4 1
			(pin PPCMPLBBE4 input)
			(conn PPCMPLBBE4 PPCMPLBBE4 <== PPC440 PPCMPLBBE4)
		)
		(element LLDMA3RXD7 1
			(pin LLDMA3RXD7 output)
			(conn LLDMA3RXD7 LLDMA3RXD7 ==> PPC440 LLDMA3RXD7)
		)
		(element PLBPPCS1UABUS31 1
			(pin PLBPPCS1UABUS31 output)
			(conn PLBPPCS1UABUS31 PLBPPCS1UABUS31 ==> PPC440 PLBPPCS1UABUS31)
		)
		(element PLBPPCS0WRDBUS111 1
			(pin PLBPPCS0WRDBUS111 output)
			(conn PLBPPCS0WRDBUS111 PLBPPCS0WRDBUS111 ==> PPC440 PLBPPCS0WRDBUS111)
		)
		(element PLBPPCS1WRDBUS70 1
			(pin PLBPPCS1WRDBUS70 output)
			(conn PLBPPCS1WRDBUS70 PLBPPCS1WRDBUS70 ==> PPC440 PLBPPCS1WRDBUS70)
		)
		(element FCMAPURESULT28 1
			(pin FCMAPURESULT28 output)
			(conn FCMAPURESULT28 FCMAPURESULT28 ==> PPC440 FCMAPURESULT28)
		)
		(element PPCDIAGPORTA32 1
			(pin PPCDIAGPORTA32 input)
			(conn PPCDIAGPORTA32 PPCDIAGPORTA32 <== PPC440 PPCDIAGPORTA32)
		)
		(element PLBPPCS1TYPE2 1
			(pin PLBPPCS1TYPE2 output)
			(conn PLBPPCS1TYPE2 PLBPPCS1TYPE2 ==> PPC440 PLBPPCS1TYPE2)
		)
		(element DCRPPCDSDBUSOUT6 1
			(pin DCRPPCDSDBUSOUT6 output)
			(conn DCRPPCDSDBUSOUT6 DCRPPCDSDBUSOUT6 ==> PPC440 DCRPPCDSDBUSOUT6)
		)
		(element PPCDIAGPORTB41 1
			(pin PPCDIAGPORTB41 input)
			(conn PPCDIAGPORTB41 PPCDIAGPORTB41 <== PPC440 PPCDIAGPORTB41)
		)
		(element C440TRCTRIGGEREVENTOUT 1
			(pin C440TRCTRIGGEREVENTOUT input)
			(conn C440TRCTRIGGEREVENTOUT C440TRCTRIGGEREVENTOUT <== PPC440 C440TRCTRIGGEREVENTOUT)
		)
		(element PPCS1PLBSSIZE1 1
			(pin PPCS1PLBSSIZE1 input)
			(conn PPCS1PLBSSIZE1 PPCS1PLBSSIZE1 <== PPC440 PPCS1PLBSSIZE1)
		)
		(element DMA1LLTXD31 1
			(pin DMA1LLTXD31 input)
			(conn DMA1LLTXD31 DMA1LLTXD31 <== PPC440 DMA1LLTXD31)
		)
		(element DMA1LLTXD28 1
			(pin DMA1LLTXD28 input)
			(conn DMA1LLTXD28 DMA1LLTXD28 <== PPC440 DMA1LLTXD28)
		)
		(element PPCMPLBABUS9 1
			(pin PPCMPLBABUS9 input)
			(conn PPCMPLBABUS9 PPCMPLBABUS9 <== PPC440 PPCMPLBABUS9)
		)
		(element PLBPPCS1WRDBUS83 1
			(pin PLBPPCS1WRDBUS83 output)
			(conn PLBPPCS1WRDBUS83 PLBPPCS1WRDBUS83 ==> PPC440 PLBPPCS1WRDBUS83)
		)
		(element FCMAPUSTOREDATA39 1
			(pin FCMAPUSTOREDATA39 output)
			(conn FCMAPUSTOREDATA39 FCMAPUSTOREDATA39 ==> PPC440 FCMAPUSTOREDATA39)
		)
		(element PPCMPLBWRDBUS100 1
			(pin PPCMPLBWRDBUS100 input)
			(conn PPCMPLBWRDBUS100 PPCMPLBWRDBUS100 <== PPC440 PPCMPLBWRDBUS100)
		)
		(element LLDMA3RXD0 1
			(pin LLDMA3RXD0 output)
			(conn LLDMA3RXD0 LLDMA3RXD0 ==> PPC440 LLDMA3RXD0)
		)
		(element PPCDIAGPORTA39 1
			(pin PPCDIAGPORTA39 input)
			(conn PPCDIAGPORTA39 PPCDIAGPORTA39 <== PPC440 PPCDIAGPORTA39)
		)
		(element FCMAPUSTOREDATA22 1
			(pin FCMAPUSTOREDATA22 output)
			(conn FCMAPUSTOREDATA22 FCMAPUSTOREDATA22 ==> PPC440 FCMAPUSTOREDATA22)
		)
		(element MIMCBYTEENABLE13 1
			(pin MIMCBYTEENABLE13 input)
			(conn MIMCBYTEENABLE13 MIMCBYTEENABLE13 <== PPC440 MIMCBYTEENABLE13)
		)
		(element APUFCMLOADDATA22 1
			(pin APUFCMLOADDATA22 input)
			(conn APUFCMLOADDATA22 APUFCMLOADDATA22 <== PPC440 APUFCMLOADDATA22)
		)
		(element FCMAPUSTOREDATA62 1
			(pin FCMAPUSTOREDATA62 output)
			(conn FCMAPUSTOREDATA62 FCMAPUSTOREDATA62 ==> PPC440 FCMAPUSTOREDATA62)
		)
		(element APUFCMRBDATA3 1
			(pin APUFCMRBDATA3 input)
			(conn APUFCMRBDATA3 APUFCMRBDATA3 <== PPC440 APUFCMRBDATA3)
		)
		(element PPCS0PLBRDDBUS115 1
			(pin PPCS0PLBRDDBUS115 input)
			(conn PPCS0PLBRDDBUS115 PPCS0PLBRDDBUS115 <== PPC440 PPCS0PLBRDDBUS115)
		)
		(element PPCS1PLBRDDBUS51 1
			(pin PPCS1PLBRDDBUS51 input)
			(conn PPCS1PLBRDDBUS51 PPCS1PLBRDDBUS51 <== PPC440 PPCS1PLBRDDBUS51)
		)
		(element PPCMPLBWRDBUS15 1
			(pin PPCMPLBWRDBUS15 input)
			(conn PPCMPLBWRDBUS15 PPCMPLBWRDBUS15 <== PPC440 PPCMPLBWRDBUS15)
		)
		(element C440TRCBRANCHSTATUS0 1
			(pin C440TRCBRANCHSTATUS0 input)
			(conn C440TRCBRANCHSTATUS0 C440TRCBRANCHSTATUS0 <== PPC440 C440TRCBRANCHSTATUS0)
		)
		(element FCMAPURESULT21 1
			(pin FCMAPURESULT21 output)
			(conn FCMAPURESULT21 FCMAPURESULT21 ==> PPC440 FCMAPURESULT21)
		)
		(element FCMAPUSTOREDATA57 1
			(pin FCMAPUSTOREDATA57 output)
			(conn FCMAPUSTOREDATA57 FCMAPUSTOREDATA57 ==> PPC440 FCMAPUSTOREDATA57)
		)
		(element PLBPPCS0WRDBUS101 1
			(pin PLBPPCS0WRDBUS101 output)
			(conn PLBPPCS0WRDBUS101 PLBPPCS0WRDBUS101 ==> PPC440 PLBPPCS0WRDBUS101)
		)
		(element PLBPPCS1WRDBUS58 1
			(pin PLBPPCS1WRDBUS58 output)
			(conn PLBPPCS1WRDBUS58 PLBPPCS1WRDBUS58 ==> PPC440 PLBPPCS1WRDBUS58)
		)
		(element DCRPPCDSDBUSOUT1 1
			(pin DCRPPCDSDBUSOUT1 output)
			(conn DCRPPCDSDBUSOUT1 DCRPPCDSDBUSOUT1 ==> PPC440 DCRPPCDSDBUSOUT1)
		)
		(element APUFCMLOADDATA0 1
			(pin APUFCMLOADDATA0 input)
			(conn APUFCMLOADDATA0 APUFCMLOADDATA0 <== PPC440 APUFCMLOADDATA0)
		)
		(element PLBPPCS1WRDBUS23 1
			(pin PLBPPCS1WRDBUS23 output)
			(conn PLBPPCS1WRDBUS23 PLBPPCS1WRDBUS23 ==> PPC440 PLBPPCS1WRDBUS23)
		)
		(element PPCS0PLBRDDBUS126 1
			(pin PPCS0PLBRDDBUS126 input)
			(conn PPCS0PLBRDDBUS126 PPCS0PLBRDDBUS126 <== PPC440 PPCS0PLBRDDBUS126)
		)
		(element PPCS0PLBRDDBUS36 1
			(pin PPCS0PLBRDDBUS36 input)
			(conn PPCS0PLBRDDBUS36 PPCS0PLBRDDBUS36 <== PPC440 PPCS0PLBRDDBUS36)
		)
		(element FCMAPURESULT22 1
			(pin FCMAPURESULT22 output)
			(conn FCMAPURESULT22 FCMAPURESULT22 ==> PPC440 FCMAPURESULT22)
		)
		(element PLBPPCMRDDBUS125 1
			(pin PLBPPCMRDDBUS125 output)
			(conn PLBPPCMRDDBUS125 PLBPPCMRDDBUS125 ==> PPC440 PLBPPCMRDDBUS125)
		)
		(element PLBPPCS1BE5 1
			(pin PLBPPCS1BE5 output)
			(conn PLBPPCS1BE5 PLBPPCS1BE5 ==> PPC440 PLBPPCS1BE5)
		)
		(element APUFCMLOADDATA10 1
			(pin APUFCMLOADDATA10 input)
			(conn APUFCMLOADDATA10 APUFCMLOADDATA10 <== PPC440 APUFCMLOADDATA10)
		)
		(element MCMIREADDATA31 1
			(pin MCMIREADDATA31 output)
			(conn MCMIREADDATA31 MCMIREADDATA31 ==> PPC440 MCMIREADDATA31)
		)
		(element APUFCMLOADDATA68 1
			(pin APUFCMLOADDATA68 input)
			(conn APUFCMLOADDATA68 APUFCMLOADDATA68 <== PPC440 APUFCMLOADDATA68)
		)
		(element APUFCMDECLDSTXFERSIZE1 1
			(pin APUFCMDECLDSTXFERSIZE1 input)
			(conn APUFCMDECLDSTXFERSIZE1 APUFCMDECLDSTXFERSIZE1 <== PPC440 APUFCMDECLDSTXFERSIZE1)
		)
		(element APUFCMLOADDATA60 1
			(pin APUFCMLOADDATA60 input)
			(conn APUFCMLOADDATA60 APUFCMLOADDATA60 <== PPC440 APUFCMLOADDATA60)
		)
		(element PPCDIAGPORTB82 1
			(pin PPCDIAGPORTB82 input)
			(conn PPCDIAGPORTB82 PPCDIAGPORTB82 <== PPC440 PPCDIAGPORTB82)
		)
		(element TSTPPCSCANIN14 1
			(pin TSTPPCSCANIN14 output)
			(conn TSTPPCSCANIN14 TSTPPCSCANIN14 ==> PPC440 TSTPPCSCANIN14)
		)
		(element PPCDIAGPORTC10 1
			(pin PPCDIAGPORTC10 input)
			(conn PPCDIAGPORTC10 PPCDIAGPORTC10 <== PPC440 PPCDIAGPORTC10)
		)
		(element FCMAPUCONFIRMINSTR 1
			(pin FCMAPUCONFIRMINSTR output)
			(conn FCMAPUCONFIRMINSTR FCMAPUCONFIRMINSTR ==> PPC440 FCMAPUCONFIRMINSTR)
		)
		(element APUFCMRADATA28 1
			(pin APUFCMRADATA28 input)
			(conn APUFCMRADATA28 APUFCMRADATA28 <== PPC440 APUFCMRADATA28)
		)
		(element PLBPPCMRDDBUS106 1
			(pin PLBPPCMRDDBUS106 output)
			(conn PLBPPCMRDDBUS106 PLBPPCMRDDBUS106 ==> PPC440 PLBPPCMRDDBUS106)
		)
		(element CPMC440CLKINV 3
			(pin CPMC440CLK_B input)
			(pin CPMC440CLK input)
			(pin OUT output)
			(cfg CPMC440CLK_B CPMC440CLK)
			(conn CPMC440CLKINV OUT ==> PPC440 CPMC440CLK)
			(conn CPMC440CLKINV CPMC440CLK_B <== CPMC440CLK CPMC440CLK)
			(conn CPMC440CLKINV CPMC440CLK <== CPMC440CLK CPMC440CLK)
		)
		(element PLBPPCMRDDBUS6 1
			(pin PLBPPCMRDDBUS6 output)
			(conn PLBPPCMRDDBUS6 PLBPPCMRDDBUS6 ==> PPC440 PLBPPCMRDDBUS6)
		)
		(element MIMCADDRESS3 1
			(pin MIMCADDRESS3 input)
			(conn MIMCADDRESS3 MIMCADDRESS3 <== PPC440 MIMCADDRESS3)
		)
		(element PPCS0PLBRDDBUS103 1
			(pin PPCS0PLBRDDBUS103 input)
			(conn PPCS0PLBRDDBUS103 PPCS0PLBRDDBUS103 <== PPC440 PPCS0PLBRDDBUS103)
		)
		(element PLBPPCMRDWDADDR2 1
			(pin PLBPPCMRDWDADDR2 output)
			(conn PLBPPCMRDWDADDR2 PLBPPCMRDWDADDR2 ==> PPC440 PLBPPCMRDWDADDR2)
		)
		(element APUFCMLOADDATA17 1
			(pin APUFCMLOADDATA17 input)
			(conn APUFCMLOADDATA17 APUFCMLOADDATA17 <== PPC440 APUFCMLOADDATA17)
		)
		(element PPCMPLBWRDBUS20 1
			(pin PPCMPLBWRDBUS20 input)
			(conn PPCMPLBWRDBUS20 PPCMPLBWRDBUS20 <== PPC440 PPCMPLBWRDBUS20)
		)
		(element FCMAPUSTOREDATA93 1
			(pin FCMAPUSTOREDATA93 output)
			(conn FCMAPUSTOREDATA93 FCMAPUSTOREDATA93 ==> PPC440 FCMAPUSTOREDATA93)
		)
		(element PLBPPCS1ABUS13 1
			(pin PLBPPCS1ABUS13 output)
			(conn PLBPPCS1ABUS13 PLBPPCS1ABUS13 ==> PPC440 PLBPPCS1ABUS13)
		)
		(element MIMCWRITEDATAVALID 1
			(pin MIMCWRITEDATAVALID input)
			(conn MIMCWRITEDATAVALID MIMCWRITEDATAVALID <== PPC440 MIMCWRITEDATAVALID)
		)
		(element PLBPPCMRDDBUS80 1
			(pin PLBPPCMRDDBUS80 output)
			(conn PLBPPCMRDDBUS80 PLBPPCMRDDBUS80 ==> PPC440 PLBPPCMRDDBUS80)
		)
		(element APUFCMLOADDATA16 1
			(pin APUFCMLOADDATA16 input)
			(conn APUFCMLOADDATA16 APUFCMLOADDATA16 <== PPC440 APUFCMLOADDATA16)
		)
		(element LLDMA1RXD27 1
			(pin LLDMA1RXD27 output)
			(conn LLDMA1RXD27 LLDMA1RXD27 ==> PPC440 LLDMA1RXD27)
		)
		(element MCMIREADDATA21 1
			(pin MCMIREADDATA21 output)
			(conn MCMIREADDATA21 MCMIREADDATA21 ==> PPC440 MCMIREADDATA21)
		)
		(element PPCMPLBWRDBUS55 1
			(pin PPCMPLBWRDBUS55 input)
			(conn PPCMPLBWRDBUS55 PPCMPLBWRDBUS55 <== PPC440 PPCMPLBWRDBUS55)
		)
		(element LLDMA3RXREM3 1
			(pin LLDMA3RXREM3 output)
			(conn LLDMA3RXREM3 LLDMA3RXREM3 ==> PPC440 LLDMA3RXREM3)
		)
		(element DCRPPCDSDBUSOUT24 1
			(pin DCRPPCDSDBUSOUT24 output)
			(conn DCRPPCDSDBUSOUT24 DCRPPCDSDBUSOUT24 ==> PPC440 DCRPPCDSDBUSOUT24)
		)
		(element PLBPPCS1WRDBUS26 1
			(pin PLBPPCS1WRDBUS26 output)
			(conn PLBPPCS1WRDBUS26 PLBPPCS1WRDBUS26 ==> PPC440 PLBPPCS1WRDBUS26)
		)
		(element DMA1LLTXD12 1
			(pin DMA1LLTXD12 input)
			(conn DMA1LLTXD12 DMA1LLTXD12 <== PPC440 DMA1LLTXD12)
		)
		(element PPCDSDCRDBUSIN8 1
			(pin PPCDSDCRDBUSIN8 input)
			(conn PPCDSDCRDBUSIN8 PPCDSDCRDBUSIN8 <== PPC440 PPCDSDCRDBUSIN8)
		)
		(element PLBPPCS1BE6 1
			(pin PLBPPCS1BE6 output)
			(conn PLBPPCS1BE6 PLBPPCS1BE6 ==> PPC440 PLBPPCS1BE6)
		)
		(element PPCS1PLBRDDBUS83 1
			(pin PPCS1PLBRDDBUS83 input)
			(conn PPCS1PLBRDDBUS83 PPCS1PLBRDDBUS83 <== PPC440 PPCS1PLBRDDBUS83)
		)
		(element PPCS0PLBRDDBUS96 1
			(pin PPCS0PLBRDDBUS96 input)
			(conn PPCS0PLBRDDBUS96 PPCS0PLBRDDBUS96 <== PPC440 PPCS0PLBRDDBUS96)
		)
		(element PPCDIAGPORTB29 1
			(pin PPCDIAGPORTB29 input)
			(conn PPCDIAGPORTB29 PPCDIAGPORTB29 <== PPC440 PPCDIAGPORTB29)
		)
		(element PPCS1PLBMIRQ3 1
			(pin PPCS1PLBMIRQ3 input)
			(conn PPCS1PLBMIRQ3 PPCS1PLBMIRQ3 <== PPC440 PPCS1PLBMIRQ3)
		)
		(element PPCS1PLBRDCOMP 1
			(pin PPCS1PLBRDCOMP input)
			(conn PPCS1PLBRDCOMP PPCS1PLBRDCOMP <== PPC440 PPCS1PLBRDCOMP)
		)
		(element PPCMPLBWRDBUS83 1
			(pin PPCMPLBWRDBUS83 input)
			(conn PPCMPLBWRDBUS83 PPCMPLBWRDBUS83 <== PPC440 PPCMPLBWRDBUS83)
		)
		(element APUFCMLOADDATA85 1
			(pin APUFCMLOADDATA85 input)
			(conn APUFCMLOADDATA85 APUFCMLOADDATA85 <== PPC440 APUFCMLOADDATA85)
		)
		(element DBGC440SYSTEMSTATUS0 1
			(pin DBGC440SYSTEMSTATUS0 output)
			(conn DBGC440SYSTEMSTATUS0 DBGC440SYSTEMSTATUS0 ==> PPC440 DBGC440SYSTEMSTATUS0)
		)
		(element PLBPPCS1TATTRIBUTE2 1
			(pin PLBPPCS1TATTRIBUTE2 output)
			(conn PLBPPCS1TATTRIBUTE2 PLBPPCS1TATTRIBUTE2 ==> PPC440 PLBPPCS1TATTRIBUTE2)
		)
		(element FCMAPUSTOREDATA31 1
			(pin FCMAPUSTOREDATA31 output)
			(conn FCMAPUSTOREDATA31 FCMAPUSTOREDATA31 ==> PPC440 FCMAPUSTOREDATA31)
		)
		(element PLBPPCS1WRDBUS123 1
			(pin PLBPPCS1WRDBUS123 output)
			(conn PLBPPCS1WRDBUS123 PLBPPCS1WRDBUS123 ==> PPC440 PLBPPCS1WRDBUS123)
		)
		(element DMA2LLTXD17 1
			(pin DMA2LLTXD17 input)
			(conn DMA2LLTXD17 DMA2LLTXD17 <== PPC440 DMA2LLTXD17)
		)
		(element LLDMA1RXREM1 1
			(pin LLDMA1RXREM1 output)
			(conn LLDMA1RXREM1 LLDMA1RXREM1 ==> PPC440 LLDMA1RXREM1)
		)
		(element PPCDMDCRABUS5 1
			(pin PPCDMDCRABUS5 input)
			(conn PPCDMDCRABUS5 PPCDMDCRABUS5 <== PPC440 PPCDMDCRABUS5)
		)
		(element PPCS0PLBMIRQ3 1
			(pin PPCS0PLBMIRQ3 input)
			(conn PPCS0PLBMIRQ3 PPCS0PLBMIRQ3 <== PPC440 PPCS0PLBMIRQ3)
		)
		(element PPCMPLBWRDBUS61 1
			(pin PPCMPLBWRDBUS61 input)
			(conn PPCMPLBWRDBUS61 PPCMPLBWRDBUS61 <== PPC440 PPCMPLBWRDBUS61)
		)
		(element PLBPPCMRDDBUS117 1
			(pin PLBPPCMRDDBUS117 output)
			(conn PLBPPCMRDDBUS117 PLBPPCMRDDBUS117 ==> PPC440 PLBPPCMRDDBUS117)
		)
		(element FCMAPUSTOREDATA38 1
			(pin FCMAPUSTOREDATA38 output)
			(conn FCMAPUSTOREDATA38 FCMAPUSTOREDATA38 ==> PPC440 FCMAPUSTOREDATA38)
		)
		(element PPCDSDCRDBUSIN0 1
			(pin PPCDSDCRDBUSIN0 input)
			(conn PPCDSDCRDBUSIN0 PPCDSDCRDBUSIN0 <== PPC440 PPCDSDCRDBUSIN0)
		)
		(element PPCMPLBWRDBUS81 1
			(pin PPCMPLBWRDBUS81 input)
			(conn PPCMPLBWRDBUS81 PPCMPLBWRDBUS81 <== PPC440 PPCMPLBWRDBUS81)
		)
		(element PLBPPCS0SIZE3 1
			(pin PLBPPCS0SIZE3 output)
			(conn PLBPPCS0SIZE3 PLBPPCS0SIZE3 ==> PPC440 PLBPPCS0SIZE3)
		)
		(element PLBPPCMRDDBUS29 1
			(pin PLBPPCMRDDBUS29 output)
			(conn PLBPPCMRDDBUS29 PLBPPCMRDDBUS29 ==> PPC440 PLBPPCMRDDBUS29)
		)
		(element PLBPPCS0WRDBUS68 1
			(pin PLBPPCS0WRDBUS68 output)
			(conn PLBPPCS0WRDBUS68 PLBPPCS0WRDBUS68 ==> PPC440 PLBPPCS0WRDBUS68)
		)
		(element DCRPPCDMDBUSIN3 1
			(pin DCRPPCDMDBUSIN3 output)
			(conn DCRPPCDMDBUSIN3 DCRPPCDMDBUSIN3 ==> PPC440 DCRPPCDMDBUSIN3)
		)
		(element PLBPPCMRDDBUS87 1
			(pin PLBPPCMRDDBUS87 output)
			(conn PLBPPCMRDDBUS87 PLBPPCMRDDBUS87 ==> PPC440 PLBPPCMRDDBUS87)
		)
		(element APUFCMRBDATA23 1
			(pin APUFCMRBDATA23 input)
			(conn APUFCMRBDATA23 APUFCMRBDATA23 <== PPC440 APUFCMRBDATA23)
		)
		(element CPMC440CORECLOCKINACTIVE 1
			(pin CPMC440CORECLOCKINACTIVE output)
			(conn CPMC440CORECLOCKINACTIVE CPMC440CORECLOCKINACTIVE ==> PPC440 CPMC440CORECLOCKINACTIVE)
		)
		(element PLBPPCS0WRDBUS73 1
			(pin PLBPPCS0WRDBUS73 output)
			(conn PLBPPCS0WRDBUS73 PLBPPCS0WRDBUS73 ==> PPC440 PLBPPCS0WRDBUS73)
		)
		(element PPCS0PLBRDDBUS122 1
			(pin PPCS0PLBRDDBUS122 input)
			(conn PPCS0PLBRDDBUS122 PPCS0PLBRDDBUS122 <== PPC440 PPCS0PLBRDDBUS122)
		)
		(element PLBPPCS0WRDBUS30 1
			(pin PLBPPCS0WRDBUS30 output)
			(conn PLBPPCS0WRDBUS30 PLBPPCS0WRDBUS30 ==> PPC440 PLBPPCS0WRDBUS30)
		)
		(element DCRPPCDMTIMEOUTWAIT 1
			(pin DCRPPCDMTIMEOUTWAIT output)
			(conn DCRPPCDMTIMEOUTWAIT DCRPPCDMTIMEOUTWAIT ==> PPC440 DCRPPCDMTIMEOUTWAIT)
		)
		(element TIEC440ICURDTOUCHPLBPRIO1 1
			(pin TIEC440ICURDTOUCHPLBPRIO1 output)
			(conn TIEC440ICURDTOUCHPLBPRIO1 TIEC440ICURDTOUCHPLBPRIO1 ==> PPC440 TIEC440ICURDTOUCHPLBPRIO1)
		)
		(element PPCMPLBABUS8 1
			(pin PPCMPLBABUS8 input)
			(conn PPCMPLBABUS8 PPCMPLBABUS8 <== PPC440 PPCMPLBABUS8)
		)
		(element PPCS1PLBRDDBUS42 1
			(pin PPCS1PLBRDDBUS42 input)
			(conn PPCS1PLBRDDBUS42 PPCS1PLBRDDBUS42 <== PPC440 PPCS1PLBRDDBUS42)
		)
		(element PPCS0PLBRDDBUS42 1
			(pin PPCS0PLBRDDBUS42 input)
			(conn PPCS0PLBRDDBUS42 PPCS0PLBRDDBUS42 <== PPC440 PPCS0PLBRDDBUS42)
		)
		(element PPCDMDCRDBUSOUT29 1
			(pin PPCDMDCRDBUSOUT29 input)
			(conn PPCDMDCRDBUSOUT29 PPCDMDCRDBUSOUT29 <== PPC440 PPCDMDCRDBUSOUT29)
		)
		(element PLBPPCMRDDBUS92 1
			(pin PLBPPCMRDDBUS92 output)
			(conn PLBPPCMRDDBUS92 PLBPPCMRDDBUS92 ==> PPC440 PLBPPCMRDDBUS92)
		)
		(element MCMIREADDATA29 1
			(pin MCMIREADDATA29 output)
			(conn MCMIREADDATA29 MCMIREADDATA29 ==> PPC440 MCMIREADDATA29)
		)
		(element C440BISTIRACCFAIL 1
			(pin C440BISTIRACCFAIL input)
			(conn C440BISTIRACCFAIL C440BISTIRACCFAIL <== PPC440 C440BISTIRACCFAIL)
		)
		(element PPCMPLBTYPE0 1
			(pin PPCMPLBTYPE0 input)
			(conn PPCMPLBTYPE0 PPCMPLBTYPE0 <== PPC440 PPCMPLBTYPE0)
		)
		(element PPCDIAGPORTB98 1
			(pin PPCDIAGPORTB98 input)
			(conn PPCDIAGPORTB98 PPCDIAGPORTB98 <== PPC440 PPCDIAGPORTB98)
		)
		(element PPCDIAGPORTA8 1
			(pin PPCDIAGPORTA8 input)
			(conn PPCDIAGPORTA8 PPCDIAGPORTA8 <== PPC440 PPCDIAGPORTA8)
		)
		(element PPCDIAGPORTB56 1
			(pin PPCDIAGPORTB56 input)
			(conn PPCDIAGPORTB56 PPCDIAGPORTB56 <== PPC440 PPCDIAGPORTB56)
		)
		(element PLBPPCMRDDBUS27 1
			(pin PLBPPCMRDDBUS27 output)
			(conn PLBPPCMRDDBUS27 PLBPPCMRDDBUS27 ==> PPC440 PLBPPCMRDDBUS27)
		)
		(element DCRPPCDMDBUSIN17 1
			(pin DCRPPCDMDBUSIN17 output)
			(conn DCRPPCDMDBUSIN17 DCRPPCDMDBUSIN17 ==> PPC440 DCRPPCDMDBUSIN17)
		)
		(element PPCDIAGPORTB124 1
			(pin PPCDIAGPORTB124 input)
			(conn PPCDIAGPORTB124 PPCDIAGPORTB124 <== PPC440 PPCDIAGPORTB124)
		)
		(element MCMIREADDATA22 1
			(pin MCMIREADDATA22 output)
			(conn MCMIREADDATA22 MCMIREADDATA22 ==> PPC440 MCMIREADDATA22)
		)
		(element APUFCMLOADDATA4 1
			(pin APUFCMLOADDATA4 input)
			(conn APUFCMLOADDATA4 APUFCMLOADDATA4 <== PPC440 APUFCMLOADDATA4)
		)
		(element FCMAPUSTOREDATA77 1
			(pin FCMAPUSTOREDATA77 output)
			(conn FCMAPUSTOREDATA77 FCMAPUSTOREDATA77 ==> PPC440 FCMAPUSTOREDATA77)
		)
		(element FCMAPUSTOREDATA53 1
			(pin FCMAPUSTOREDATA53 output)
			(conn FCMAPUSTOREDATA53 FCMAPUSTOREDATA53 ==> PPC440 FCMAPUSTOREDATA53)
		)
		(element PPCS0PLBRDDBUS15 1
			(pin PPCS0PLBRDDBUS15 input)
			(conn PPCS0PLBRDDBUS15 PPCS0PLBRDDBUS15 <== PPC440 PPCS0PLBRDDBUS15)
		)
		(element TIEC440PVRTEST18 1
			(pin TIEC440PVRTEST18 output)
			(conn TIEC440PVRTEST18 TIEC440PVRTEST18 ==> PPC440 TIEC440PVRTEST18)
		)
		(element MIMCWRITEDATA69 1
			(pin MIMCWRITEDATA69 input)
			(conn MIMCWRITEDATA69 MIMCWRITEDATA69 <== PPC440 MIMCWRITEDATA69)
		)
		(element TIEC440PVRTEST6 1
			(pin TIEC440PVRTEST6 output)
			(conn TIEC440PVRTEST6 TIEC440PVRTEST6 ==> PPC440 TIEC440PVRTEST6)
		)
		(element PLBPPCS1WRDBUS100 1
			(pin PLBPPCS1WRDBUS100 output)
			(conn PLBPPCS1WRDBUS100 PLBPPCS1WRDBUS100 ==> PPC440 PLBPPCS1WRDBUS100)
		)
		(element PPCS1PLBRDDBUS105 1
			(pin PPCS1PLBRDDBUS105 input)
			(conn PPCS1PLBRDDBUS105 PPCS1PLBRDDBUS105 <== PPC440 PPCS1PLBRDDBUS105)
		)
		(element PPCDIAGPORTB133 1
			(pin PPCDIAGPORTB133 input)
			(conn PPCDIAGPORTB133 PPCDIAGPORTB133 <== PPC440 PPCDIAGPORTB133)
		)
		(element PLBPPCMRDDBUS20 1
			(pin PLBPPCMRDDBUS20 output)
			(conn PLBPPCMRDDBUS20 PLBPPCMRDDBUS20 ==> PPC440 PLBPPCMRDDBUS20)
		)
		(element PLBPPCS1TATTRIBUTE9 1
			(pin PLBPPCS1TATTRIBUTE9 output)
			(conn PLBPPCS1TATTRIBUTE9 PLBPPCS1TATTRIBUTE9 ==> PPC440 PLBPPCS1TATTRIBUTE9)
		)
		(element PPCS0PLBRDDBUS22 1
			(pin PPCS0PLBRDDBUS22 input)
			(conn PPCS0PLBRDDBUS22 PPCS0PLBRDDBUS22 <== PPC440 PPCS0PLBRDDBUS22)
		)
		(element DMA0LLTXD5 1
			(pin DMA0LLTXD5 input)
			(conn DMA0LLTXD5 DMA0LLTXD5 <== PPC440 DMA0LLTXD5)
		)
		(element PPCDIAGPORTA24 1
			(pin PPCDIAGPORTA24 input)
			(conn PPCDIAGPORTA24 PPCDIAGPORTA24 <== PPC440 PPCDIAGPORTA24)
		)
		(element PLBPPCS1WRBURST 1
			(pin PLBPPCS1WRBURST output)
			(conn PLBPPCS1WRBURST PLBPPCS1WRBURST ==> PPC440 PLBPPCS1WRBURST)
		)
		(element PPCS1PLBRDDBUS12 1
			(pin PPCS1PLBRDDBUS12 input)
			(conn PPCS1PLBRDDBUS12 PPCS1PLBRDDBUS12 <== PPC440 PPCS1PLBRDDBUS12)
		)
		(element PLBPPCS0WRDBUS58 1
			(pin PLBPPCS0WRDBUS58 output)
			(conn PLBPPCS0WRDBUS58 PLBPPCS0WRDBUS58 ==> PPC440 PLBPPCS0WRDBUS58)
		)
		(element APUFCMLOADDATA96 1
			(pin APUFCMLOADDATA96 input)
			(conn APUFCMLOADDATA96 APUFCMLOADDATA96 <== PPC440 APUFCMLOADDATA96)
		)
		(element MIMCWRITEDATA44 1
			(pin MIMCWRITEDATA44 input)
			(conn MIMCWRITEDATA44 MIMCWRITEDATA44 <== PPC440 MIMCWRITEDATA44)
		)
		(element DMA2LLTXD29 1
			(pin DMA2LLTXD29 input)
			(conn DMA2LLTXD29 DMA2LLTXD29 <== PPC440 DMA2LLTXD29)
		)
		(element APUFCMINSTRUCTION10 1
			(pin APUFCMINSTRUCTION10 input)
			(conn APUFCMINSTRUCTION10 APUFCMINSTRUCTION10 <== PPC440 APUFCMINSTRUCTION10)
		)
		(element MIMCWRITEDATA53 1
			(pin MIMCWRITEDATA53 input)
			(conn MIMCWRITEDATA53 MIMCWRITEDATA53 <== PPC440 MIMCWRITEDATA53)
		)
		(element MCMIREADDATA67 1
			(pin MCMIREADDATA67 output)
			(conn MCMIREADDATA67 MCMIREADDATA67 ==> PPC440 MCMIREADDATA67)
		)
		(element PPCS0PLBRDDBUS29 1
			(pin PPCS0PLBRDDBUS29 input)
			(conn PPCS0PLBRDDBUS29 PPCS0PLBRDDBUS29 <== PPC440 PPCS0PLBRDDBUS29)
		)
		(element TIEC440ERPNRESET0 1
			(pin TIEC440ERPNRESET0 output)
			(conn TIEC440ERPNRESET0 TIEC440ERPNRESET0 ==> PPC440 TIEC440ERPNRESET0)
		)
		(element MIMCADDRESS35 1
			(pin MIMCADDRESS35 input)
			(conn MIMCADDRESS35 MIMCADDRESS35 <== PPC440 MIMCADDRESS35)
		)
		(element MIMCBYTEENABLE1 1
			(pin MIMCBYTEENABLE1 input)
			(conn MIMCBYTEENABLE1 MIMCBYTEENABLE1 <== PPC440 MIMCBYTEENABLE1)
		)
		(element PPCTSTSCANOUT4 1
			(pin PPCTSTSCANOUT4 input)
			(conn PPCTSTSCANOUT4 PPCTSTSCANOUT4 <== PPC440 PPCTSTSCANOUT4)
		)
		(element PPCS1PLBMWRERR1 1
			(pin PPCS1PLBMWRERR1 input)
			(conn PPCS1PLBMWRERR1 PPCS1PLBMWRERR1 <== PPC440 PPCS1PLBMWRERR1)
		)
		(element PPCS0PLBWAIT 1
			(pin PPCS0PLBWAIT input)
			(conn PPCS0PLBWAIT PPCS0PLBWAIT <== PPC440 PPCS0PLBWAIT)
		)
		(element APUFCMRBDATA12 1
			(pin APUFCMRBDATA12 input)
			(conn APUFCMRBDATA12 APUFCMRBDATA12 <== PPC440 APUFCMRBDATA12)
		)
		(element APUFCMRADATA8 1
			(pin APUFCMRADATA8 input)
			(conn APUFCMRADATA8 APUFCMRADATA8 <== PPC440 APUFCMRADATA8)
		)
		(element LLDMA0RXREM2 1
			(pin LLDMA0RXREM2 output)
			(conn LLDMA0RXREM2 LLDMA0RXREM2 ==> PPC440 LLDMA0RXREM2)
		)
		(element APUFCMLOADDATA71 1
			(pin APUFCMLOADDATA71 input)
			(conn APUFCMLOADDATA71 APUFCMLOADDATA71 <== PPC440 APUFCMLOADDATA71)
		)
		(element PLBPPCS0WRDBUS127 1
			(pin PLBPPCS0WRDBUS127 output)
			(conn PLBPPCS0WRDBUS127 PLBPPCS0WRDBUS127 ==> PPC440 PLBPPCS0WRDBUS127)
		)
		(element PLBPPCS1ABUS5 1
			(pin PLBPPCS1ABUS5 output)
			(conn PLBPPCS1ABUS5 PLBPPCS1ABUS5 ==> PPC440 PLBPPCS1ABUS5)
		)
		(element MIMCADDRESS25 1
			(pin MIMCADDRESS25 input)
			(conn MIMCADDRESS25 MIMCADDRESS25 <== PPC440 MIMCADDRESS25)
		)
		(element PLBPPCMRDDBUS48 1
			(pin PLBPPCMRDDBUS48 output)
			(conn PLBPPCMRDDBUS48 PLBPPCMRDDBUS48 ==> PPC440 PLBPPCMRDDBUS48)
		)
		(element PLBPPCMRDDBUS78 1
			(pin PLBPPCMRDDBUS78 output)
			(conn PLBPPCMRDDBUS78 PLBPPCMRDDBUS78 ==> PPC440 PLBPPCMRDDBUS78)
		)
		(element PPCDMDCRDBUSOUT24 1
			(pin PPCDMDCRDBUSOUT24 input)
			(conn PPCDMDCRDBUSOUT24 PPCDMDCRDBUSOUT24 <== PPC440 PPCDMDCRDBUSOUT24)
		)
		(element DMA0TXIRQ 1
			(pin DMA0TXIRQ input)
			(conn DMA0TXIRQ DMA0TXIRQ <== PPC440 DMA0TXIRQ)
		)
		(element PPCS0PLBMWRERR3 1
			(pin PPCS0PLBMWRERR3 input)
			(conn PPCS0PLBMWRERR3 PPCS0PLBMWRERR3 <== PPC440 PPCS0PLBMWRERR3)
		)
		(element MIMCWRITEDATA104 1
			(pin MIMCWRITEDATA104 input)
			(conn MIMCWRITEDATA104 MIMCWRITEDATA104 <== PPC440 MIMCWRITEDATA104)
		)
		(element PPCDIAGPORTB3 1
			(pin PPCDIAGPORTB3 input)
			(conn PPCDIAGPORTB3 PPCDIAGPORTB3 <== PPC440 PPCDIAGPORTB3)
		)
		(element PPCDIAGPORTB118 1
			(pin PPCDIAGPORTB118 input)
			(conn PPCDIAGPORTB118 PPCDIAGPORTB118 <== PPC440 PPCDIAGPORTB118)
		)
		(element TSTPPCSCANIN9 1
			(pin TSTPPCSCANIN9 output)
			(conn TSTPPCSCANIN9 TSTPPCSCANIN9 ==> PPC440 TSTPPCSCANIN9)
		)
		(element DMA2LLTXD23 1
			(pin DMA2LLTXD23 input)
			(conn DMA2LLTXD23 DMA2LLTXD23 <== PPC440 DMA2LLTXD23)
		)
		(element APUFCMLOADDATA116 1
			(pin APUFCMLOADDATA116 input)
			(conn APUFCMLOADDATA116 APUFCMLOADDATA116 <== PPC440 APUFCMLOADDATA116)
		)
		(element PPCDIAGPORTB38 1
			(pin PPCDIAGPORTB38 input)
			(conn PPCDIAGPORTB38 PPCDIAGPORTB38 <== PPC440 PPCDIAGPORTB38)
		)
		(element PLBPPCS1ABUS4 1
			(pin PLBPPCS1ABUS4 output)
			(conn PLBPPCS1ABUS4 PLBPPCS1ABUS4 ==> PPC440 PLBPPCS1ABUS4)
		)
		(element DMA2LLRXDSTRDYN 1
			(pin DMA2LLRXDSTRDYN input)
			(conn DMA2LLRXDSTRDYN DMA2LLRXDSTRDYN <== PPC440 DMA2LLRXDSTRDYN)
		)
		(element PPCMPLBWRDBUS40 1
			(pin PPCMPLBWRDBUS40 input)
			(conn PPCMPLBWRDBUS40 PPCMPLBWRDBUS40 <== PPC440 PPCMPLBWRDBUS40)
		)
		(element PLBPPCS0ABUS2 1
			(pin PLBPPCS0ABUS2 output)
			(conn PLBPPCS0ABUS2 PLBPPCS0ABUS2 ==> PPC440 PLBPPCS0ABUS2)
		)
		(element APUFCMRADATA11 1
			(pin APUFCMRADATA11 input)
			(conn APUFCMRADATA11 APUFCMRADATA11 <== PPC440 APUFCMRADATA11)
		)
		(element C440MBISTDONE 1
			(pin C440MBISTDONE input)
			(conn C440MBISTDONE C440MBISTDONE <== PPC440 C440MBISTDONE)
		)
		(element MCMIREADDATA123 1
			(pin MCMIREADDATA123 output)
			(conn MCMIREADDATA123 MCMIREADDATA123 ==> PPC440 MCMIREADDATA123)
		)
		(element LLDMA1RXD23 1
			(pin LLDMA1RXD23 output)
			(conn LLDMA1RXD23 LLDMA1RXD23 ==> PPC440 LLDMA1RXD23)
		)
		(element MIMCWRITEDATA89 1
			(pin MIMCWRITEDATA89 input)
			(conn MIMCWRITEDATA89 MIMCWRITEDATA89 <== PPC440 MIMCWRITEDATA89)
		)
		(element PLBPPCS1TATTRIBUTE13 1
			(pin PLBPPCS1TATTRIBUTE13 output)
			(conn PLBPPCS1TATTRIBUTE13 PLBPPCS1TATTRIBUTE13 ==> PPC440 PLBPPCS1TATTRIBUTE13)
		)
		(element MCMIREADDATA61 1
			(pin MCMIREADDATA61 output)
			(conn MCMIREADDATA61 MCMIREADDATA61 ==> PPC440 MCMIREADDATA61)
		)
		(element FCMAPUSTOREDATA124 1
			(pin FCMAPUSTOREDATA124 output)
			(conn FCMAPUSTOREDATA124 FCMAPUSTOREDATA124 ==> PPC440 FCMAPUSTOREDATA124)
		)
		(element APUFCMINSTRUCTION4 1
			(pin APUFCMINSTRUCTION4 input)
			(conn APUFCMINSTRUCTION4 APUFCMINSTRUCTION4 <== PPC440 APUFCMINSTRUCTION4)
		)
		(element PPCDIAGPORTB31 1
			(pin PPCDIAGPORTB31 input)
			(conn PPCDIAGPORTB31 PPCDIAGPORTB31 <== PPC440 PPCDIAGPORTB31)
		)
		(element PLBPPCS1WRDBUS94 1
			(pin PLBPPCS1WRDBUS94 output)
			(conn PLBPPCS1WRDBUS94 PLBPPCS1WRDBUS94 ==> PPC440 PLBPPCS1WRDBUS94)
		)
		(element PLBPPCS0WRDBUS37 1
			(pin PLBPPCS0WRDBUS37 output)
			(conn PLBPPCS0WRDBUS37 PLBPPCS0WRDBUS37 ==> PPC440 PLBPPCS0WRDBUS37)
		)
		(element APUFCMLOADDATA45 1
			(pin APUFCMLOADDATA45 input)
			(conn APUFCMLOADDATA45 APUFCMLOADDATA45 <== PPC440 APUFCMLOADDATA45)
		)
		(element APUFCMLOADDATA55 1
			(pin APUFCMLOADDATA55 input)
			(conn APUFCMLOADDATA55 APUFCMLOADDATA55 <== PPC440 APUFCMLOADDATA55)
		)
		(element PPCDIAGPORTB96 1
			(pin PPCDIAGPORTB96 input)
			(conn PPCDIAGPORTB96 PPCDIAGPORTB96 <== PPC440 PPCDIAGPORTB96)
		)
		(element PPCS1PLBRDDBUS120 1
			(pin PPCS1PLBRDDBUS120 input)
			(conn PPCS1PLBRDDBUS120 PPCS1PLBRDDBUS120 <== PPC440 PPCS1PLBRDDBUS120)
		)
		(element PLBPPCS1WRDBUS46 1
			(pin PLBPPCS1WRDBUS46 output)
			(conn PLBPPCS1WRDBUS46 PLBPPCS1WRDBUS46 ==> PPC440 PLBPPCS1WRDBUS46)
		)
		(element PPCMPLBTATTRIBUTE9 1
			(pin PPCMPLBTATTRIBUTE9 input)
			(conn PPCMPLBTATTRIBUTE9 PPCMPLBTATTRIBUTE9 <== PPC440 PPCMPLBTATTRIBUTE9)
		)
		(element TIEC440PVRTEST15 1
			(pin TIEC440PVRTEST15 output)
			(conn TIEC440PVRTEST15 TIEC440PVRTEST15 ==> PPC440 TIEC440PVRTEST15)
		)
		(element APUFCMDECUDI2 1
			(pin APUFCMDECUDI2 input)
			(conn APUFCMDECUDI2 APUFCMDECUDI2 <== PPC440 APUFCMDECUDI2)
		)
		(element DMA1LLTXD20 1
			(pin DMA1LLTXD20 input)
			(conn DMA1LLTXD20 DMA1LLTXD20 <== PPC440 DMA1LLTXD20)
		)
		(element PPCMPLBABUS19 1
			(pin PPCMPLBABUS19 input)
			(conn PPCMPLBABUS19 PPCMPLBABUS19 <== PPC440 PPCMPLBABUS19)
		)
		(element FCMAPUSTOREDATA70 1
			(pin FCMAPUSTOREDATA70 output)
			(conn FCMAPUSTOREDATA70 FCMAPUSTOREDATA70 ==> PPC440 FCMAPUSTOREDATA70)
		)
		(element TSTPPCSCANENABLEN 1
			(pin TSTPPCSCANENABLEN output)
			(conn TSTPPCSCANENABLEN TSTPPCSCANENABLEN ==> PPC440 TSTPPCSCANENABLEN)
		)
		(element PPCS1PLBRDDBUS5 1
			(pin PPCS1PLBRDDBUS5 input)
			(conn PPCS1PLBRDDBUS5 PPCS1PLBRDDBUS5 <== PPC440 PPCS1PLBRDDBUS5)
		)
		(element PPCMPLBBE15 1
			(pin PPCMPLBBE15 input)
			(conn PPCMPLBBE15 PPCMPLBBE15 <== PPC440 PPCMPLBBE15)
		)
		(element MIMCWRITEDATA84 1
			(pin MIMCWRITEDATA84 input)
			(conn MIMCWRITEDATA84 MIMCWRITEDATA84 <== PPC440 MIMCWRITEDATA84)
		)
		(element APUFCMMSRFE1 1
			(pin APUFCMMSRFE1 input)
			(conn APUFCMMSRFE1 APUFCMMSRFE1 <== PPC440 APUFCMMSRFE1)
		)
		(element PPCMPLBWRDBUS47 1
			(pin PPCMPLBWRDBUS47 input)
			(conn PPCMPLBWRDBUS47 PPCMPLBWRDBUS47 <== PPC440 PPCMPLBWRDBUS47)
		)
		(element PLBPPCMRDDBUS121 1
			(pin PLBPPCMRDDBUS121 output)
			(conn PLBPPCMRDDBUS121 PLBPPCMRDDBUS121 ==> PPC440 PLBPPCMRDDBUS121)
		)
		(element PPCS1PLBRDDBUS22 1
			(pin PPCS1PLBRDDBUS22 input)
			(conn PPCS1PLBRDDBUS22 PPCS1PLBRDDBUS22 <== PPC440 PPCS1PLBRDDBUS22)
		)
		(element PLBPPCS1WRDBUS65 1
			(pin PLBPPCS1WRDBUS65 output)
			(conn PLBPPCS1WRDBUS65 PLBPPCS1WRDBUS65 ==> PPC440 PLBPPCS1WRDBUS65)
		)
		(element PLBPPCS0UABUS28 1
			(pin PLBPPCS0UABUS28 output)
			(conn PLBPPCS0UABUS28 PLBPPCS0UABUS28 ==> PPC440 PLBPPCS0UABUS28)
		)
		(element PPCS0PLBRDDBUS60 1
			(pin PPCS0PLBRDDBUS60 input)
			(conn PPCS0PLBRDDBUS60 PPCS0PLBRDDBUS60 <== PPC440 PPCS0PLBRDDBUS60)
		)
		(element DMA3LLTXD1 1
			(pin DMA3LLTXD1 input)
			(conn DMA3LLTXD1 DMA3LLTXD1 <== PPC440 DMA3LLTXD1)
		)
		(element C440CPMCORESLEEPREQ 1
			(pin C440CPMCORESLEEPREQ input)
			(conn C440CPMCORESLEEPREQ C440CPMCORESLEEPREQ <== PPC440 C440CPMCORESLEEPREQ)
		)
		(element LLDMA0RXSOPN 1
			(pin LLDMA0RXSOPN output)
			(conn LLDMA0RXSOPN LLDMA0RXSOPN ==> PPC440 LLDMA0RXSOPN)
		)
		(element MIMCADDRESS31 1
			(pin MIMCADDRESS31 input)
			(conn MIMCADDRESS31 MIMCADDRESS31 <== PPC440 MIMCADDRESS31)
		)
		(element FCMAPUSTOREDATA28 1
			(pin FCMAPUSTOREDATA28 output)
			(conn FCMAPUSTOREDATA28 FCMAPUSTOREDATA28 ==> PPC440 FCMAPUSTOREDATA28)
		)
		(element FCMAPUSTOREDATA15 1
			(pin FCMAPUSTOREDATA15 output)
			(conn FCMAPUSTOREDATA15 FCMAPUSTOREDATA15 ==> PPC440 FCMAPUSTOREDATA15)
		)
		(element PLBPPCS0WRDBUS12 1
			(pin PLBPPCS0WRDBUS12 output)
			(conn PLBPPCS0WRDBUS12 PLBPPCS0WRDBUS12 ==> PPC440 PLBPPCS0WRDBUS12)
		)
		(element FCMAPUDONE 1
			(pin FCMAPUDONE output)
			(conn FCMAPUDONE FCMAPUDONE ==> PPC440 FCMAPUDONE)
		)
		(element PPCMPLBWRDBUS98 1
			(pin PPCMPLBWRDBUS98 input)
			(conn PPCMPLBWRDBUS98 PPCMPLBWRDBUS98 <== PPC440 PPCMPLBWRDBUS98)
		)
		(element PPCDIAGPORTB8 1
			(pin PPCDIAGPORTB8 input)
			(conn PPCDIAGPORTB8 PPCDIAGPORTB8 <== PPC440 PPCDIAGPORTB8)
		)
		(element APUFCMLOADDATA65 1
			(pin APUFCMLOADDATA65 input)
			(conn APUFCMLOADDATA65 APUFCMLOADDATA65 <== PPC440 APUFCMLOADDATA65)
		)
		(element PPCS1PLBRDDBUS114 1
			(pin PPCS1PLBRDDBUS114 input)
			(conn PPCS1PLBRDDBUS114 PPCS1PLBRDDBUS114 <== PPC440 PPCS1PLBRDDBUS114)
		)
		(element LLDMA3RXD21 1
			(pin LLDMA3RXD21 output)
			(conn LLDMA3RXD21 LLDMA3RXD21 ==> PPC440 LLDMA3RXD21)
		)
		(element PPCS0PLBRDDBUS88 1
			(pin PPCS0PLBRDDBUS88 input)
			(conn PPCS0PLBRDDBUS88 PPCS0PLBRDDBUS88 <== PPC440 PPCS0PLBRDDBUS88)
		)
		(element APUFCMINSTRUCTION18 1
			(pin APUFCMINSTRUCTION18 input)
			(conn APUFCMINSTRUCTION18 APUFCMINSTRUCTION18 <== PPC440 APUFCMINSTRUCTION18)
		)
		(element DMA0LLTXD12 1
			(pin DMA0LLTXD12 input)
			(conn DMA0LLTXD12 DMA0LLTXD12 <== PPC440 DMA0LLTXD12)
		)
		(element CPMDMA2LLCLK 1
			(pin CPMDMA2LLCLK output)
			(conn CPMDMA2LLCLK CPMDMA2LLCLK ==> CPMDMA2LLCLKINV CPMDMA2LLCLK_B)
			(conn CPMDMA2LLCLK CPMDMA2LLCLK ==> CPMDMA2LLCLKINV CPMDMA2LLCLK)
		)
		(element PPC440 2804 # BEL
			(pin TIEDCRBASEADDR1 input)
			(pin TIEDCRBASEADDR0 input)
			(pin PPCS1PLBWRDACK output)
			(pin PPCS1PLBWRCOMP output)
			(pin PPCS1PLBWRBTERM output)
			(pin PPCS1PLBWAIT output)
			(pin PPCS1PLBSSIZE1 output)
			(pin PPCS1PLBSSIZE0 output)
			(pin PPCS1PLBREARBITRATE output)
			(pin PPCS1PLBRDWDADDR3 output)
			(pin PPCS1PLBRDWDADDR2 output)
			(pin PPCS1PLBRDWDADDR1 output)
			(pin PPCS1PLBRDWDADDR0 output)
			(pin PPCS1PLBRDDBUS127 output)
			(pin PPCS1PLBRDDBUS126 output)
			(pin PPCS1PLBRDDBUS125 output)
			(pin PPCS1PLBRDDBUS124 output)
			(pin PPCS1PLBRDDBUS123 output)
			(pin PPCS1PLBRDDBUS122 output)
			(pin PPCS1PLBRDDBUS121 output)
			(pin PPCS1PLBRDDBUS120 output)
			(pin PPCS1PLBRDDBUS119 output)
			(pin PPCS1PLBRDDBUS118 output)
			(pin PPCS1PLBRDDBUS117 output)
			(pin PPCS1PLBRDDBUS116 output)
			(pin PPCS1PLBRDDBUS115 output)
			(pin PPCS1PLBRDDBUS114 output)
			(pin PPCS1PLBRDDBUS113 output)
			(pin PPCS1PLBRDDBUS112 output)
			(pin PPCS1PLBRDDBUS111 output)
			(pin PPCS1PLBRDDBUS110 output)
			(pin PPCS1PLBRDDBUS109 output)
			(pin PPCS1PLBRDDBUS108 output)
			(pin PPCS1PLBRDDBUS107 output)
			(pin PPCS1PLBRDDBUS106 output)
			(pin PPCS1PLBRDDBUS105 output)
			(pin PPCS1PLBRDDBUS104 output)
			(pin PPCS1PLBRDDBUS103 output)
			(pin PPCS1PLBRDDBUS102 output)
			(pin PPCS1PLBRDDBUS101 output)
			(pin PPCS1PLBRDDBUS100 output)
			(pin PPCS1PLBRDDBUS99 output)
			(pin PPCS1PLBRDDBUS98 output)
			(pin PPCS1PLBRDDBUS97 output)
			(pin PPCS1PLBRDDBUS96 output)
			(pin PPCS1PLBRDDBUS95 output)
			(pin PPCS1PLBRDDBUS94 output)
			(pin PPCS1PLBRDDBUS93 output)
			(pin PPCS1PLBRDDBUS92 output)
			(pin PPCS1PLBRDDBUS91 output)
			(pin PPCS1PLBRDDBUS90 output)
			(pin PPCS1PLBRDDBUS89 output)
			(pin PPCS1PLBRDDBUS88 output)
			(pin PPCS1PLBRDDBUS87 output)
			(pin PPCS1PLBRDDBUS86 output)
			(pin PPCS1PLBRDDBUS85 output)
			(pin PPCS1PLBRDDBUS84 output)
			(pin PPCS1PLBRDDBUS83 output)
			(pin PPCS1PLBRDDBUS82 output)
			(pin PPCS1PLBRDDBUS81 output)
			(pin PPCS1PLBRDDBUS80 output)
			(pin PPCS1PLBRDDBUS79 output)
			(pin PPCS1PLBRDDBUS78 output)
			(pin PPCS1PLBRDDBUS77 output)
			(pin PPCS1PLBRDDBUS76 output)
			(pin PPCS1PLBRDDBUS75 output)
			(pin PPCS1PLBRDDBUS74 output)
			(pin PPCS1PLBRDDBUS73 output)
			(pin PPCS1PLBRDDBUS72 output)
			(pin PPCS1PLBRDDBUS71 output)
			(pin PPCS1PLBRDDBUS70 output)
			(pin PPCS1PLBRDDBUS69 output)
			(pin PPCS1PLBRDDBUS68 output)
			(pin PPCS1PLBRDDBUS67 output)
			(pin PPCS1PLBRDDBUS66 output)
			(pin PPCS1PLBRDDBUS65 output)
			(pin PPCS1PLBRDDBUS64 output)
			(pin PPCS1PLBRDDBUS63 output)
			(pin PPCS1PLBRDDBUS62 output)
			(pin PPCS1PLBRDDBUS61 output)
			(pin PPCS1PLBRDDBUS60 output)
			(pin PPCS1PLBRDDBUS59 output)
			(pin PPCS1PLBRDDBUS58 output)
			(pin PPCS1PLBRDDBUS57 output)
			(pin PPCS1PLBRDDBUS56 output)
			(pin PPCS1PLBRDDBUS55 output)
			(pin PPCS1PLBRDDBUS54 output)
			(pin PPCS1PLBRDDBUS53 output)
			(pin PPCS1PLBRDDBUS52 output)
			(pin PPCS1PLBRDDBUS51 output)
			(pin PPCS1PLBRDDBUS50 output)
			(pin PPCS1PLBRDDBUS49 output)
			(pin PPCS1PLBRDDBUS48 output)
			(pin PPCS1PLBRDDBUS47 output)
			(pin PPCS1PLBRDDBUS46 output)
			(pin PPCS1PLBRDDBUS45 output)
			(pin PPCS1PLBRDDBUS44 output)
			(pin PPCS1PLBRDDBUS43 output)
			(pin PPCS1PLBRDDBUS42 output)
			(pin PPCS1PLBRDDBUS41 output)
			(pin PPCS1PLBRDDBUS40 output)
			(pin PPCS1PLBRDDBUS39 output)
			(pin PPCS1PLBRDDBUS38 output)
			(pin PPCS1PLBRDDBUS37 output)
			(pin PPCS1PLBRDDBUS36 output)
			(pin PPCS1PLBRDDBUS35 output)
			(pin PPCS1PLBRDDBUS34 output)
			(pin PPCS1PLBRDDBUS33 output)
			(pin PPCS1PLBRDDBUS32 output)
			(pin PPCS1PLBRDDBUS31 output)
			(pin PPCS1PLBRDDBUS30 output)
			(pin PPCS1PLBRDDBUS29 output)
			(pin PPCS1PLBRDDBUS28 output)
			(pin PPCS1PLBRDDBUS27 output)
			(pin PPCS1PLBRDDBUS26 output)
			(pin PPCS1PLBRDDBUS25 output)
			(pin PPCS1PLBRDDBUS24 output)
			(pin PPCS1PLBRDDBUS23 output)
			(pin PPCS1PLBRDDBUS22 output)
			(pin PPCS1PLBRDDBUS21 output)
			(pin PPCS1PLBRDDBUS20 output)
			(pin PPCS1PLBRDDBUS19 output)
			(pin PPCS1PLBRDDBUS18 output)
			(pin PPCS1PLBRDDBUS17 output)
			(pin PPCS1PLBRDDBUS16 output)
			(pin PPCS1PLBRDDBUS15 output)
			(pin PPCS1PLBRDDBUS14 output)
			(pin PPCS1PLBRDDBUS13 output)
			(pin PPCS1PLBRDDBUS12 output)
			(pin PPCS1PLBRDDBUS11 output)
			(pin PPCS1PLBRDDBUS10 output)
			(pin PPCS1PLBRDDBUS9 output)
			(pin PPCS1PLBRDDBUS8 output)
			(pin PPCS1PLBRDDBUS7 output)
			(pin PPCS1PLBRDDBUS6 output)
			(pin PPCS1PLBRDDBUS5 output)
			(pin PPCS1PLBRDDBUS4 output)
			(pin PPCS1PLBRDDBUS3 output)
			(pin PPCS1PLBRDDBUS2 output)
			(pin PPCS1PLBRDDBUS1 output)
			(pin PPCS1PLBRDDBUS0 output)
			(pin PPCS1PLBRDDACK output)
			(pin PPCS1PLBRDCOMP output)
			(pin PPCS1PLBRDBTERM output)
			(pin PPCS1PLBMWRERR3 output)
			(pin PPCS1PLBMWRERR2 output)
			(pin PPCS1PLBMWRERR1 output)
			(pin PPCS1PLBMWRERR0 output)
			(pin PPCS1PLBMRDERR3 output)
			(pin PPCS1PLBMRDERR2 output)
			(pin PPCS1PLBMRDERR1 output)
			(pin PPCS1PLBMRDERR0 output)
			(pin PPCS1PLBMIRQ3 output)
			(pin PPCS1PLBMIRQ2 output)
			(pin PPCS1PLBMIRQ1 output)
			(pin PPCS1PLBMIRQ0 output)
			(pin PPCS1PLBMBUSY3 output)
			(pin PPCS1PLBMBUSY2 output)
			(pin PPCS1PLBMBUSY1 output)
			(pin PPCS1PLBMBUSY0 output)
			(pin PPCS1PLBADDRACK output)
			(pin PPCMPLBWRDBUS63 output)
			(pin PPCMPLBWRDBUS62 output)
			(pin PPCMPLBWRDBUS61 output)
			(pin PPCMPLBWRDBUS60 output)
			(pin PPCMPLBWRDBUS59 output)
			(pin PPCMPLBWRDBUS58 output)
			(pin PPCMPLBWRDBUS57 output)
			(pin PPCMPLBWRDBUS56 output)
			(pin PPCMPLBWRDBUS55 output)
			(pin PPCMPLBWRDBUS54 output)
			(pin PPCMPLBWRDBUS53 output)
			(pin PPCMPLBWRDBUS52 output)
			(pin PPCMPLBWRDBUS51 output)
			(pin PPCMPLBWRDBUS50 output)
			(pin PPCMPLBWRDBUS49 output)
			(pin PPCMPLBWRDBUS48 output)
			(pin PPCMPLBWRDBUS47 output)
			(pin PPCMPLBWRDBUS46 output)
			(pin PPCMPLBWRDBUS45 output)
			(pin PPCMPLBWRDBUS44 output)
			(pin PPCMPLBWRDBUS43 output)
			(pin PPCMPLBWRDBUS42 output)
			(pin PPCMPLBWRDBUS41 output)
			(pin PPCMPLBWRDBUS40 output)
			(pin PPCMPLBWRDBUS39 output)
			(pin PPCMPLBWRDBUS38 output)
			(pin PPCMPLBWRDBUS37 output)
			(pin PPCMPLBWRDBUS36 output)
			(pin PPCMPLBWRDBUS35 output)
			(pin PPCMPLBWRDBUS34 output)
			(pin PPCMPLBWRDBUS33 output)
			(pin PPCMPLBWRDBUS32 output)
			(pin PPCMPLBWRDBUS31 output)
			(pin PPCMPLBWRDBUS30 output)
			(pin PPCMPLBWRDBUS29 output)
			(pin PPCMPLBWRDBUS28 output)
			(pin PPCMPLBWRDBUS27 output)
			(pin PPCMPLBWRDBUS26 output)
			(pin PPCMPLBWRDBUS25 output)
			(pin PPCMPLBWRDBUS24 output)
			(pin PPCMPLBWRDBUS23 output)
			(pin PPCMPLBWRDBUS22 output)
			(pin PPCMPLBWRDBUS21 output)
			(pin PPCMPLBWRDBUS20 output)
			(pin PPCMPLBWRDBUS19 output)
			(pin PPCMPLBWRDBUS18 output)
			(pin PPCMPLBWRDBUS17 output)
			(pin PPCMPLBWRDBUS16 output)
			(pin PPCMPLBWRDBUS15 output)
			(pin PPCMPLBWRDBUS14 output)
			(pin PPCMPLBWRDBUS13 output)
			(pin PPCMPLBWRDBUS12 output)
			(pin PPCMPLBWRDBUS11 output)
			(pin PPCMPLBWRDBUS10 output)
			(pin PPCMPLBWRDBUS9 output)
			(pin PPCMPLBWRDBUS8 output)
			(pin PPCMPLBWRDBUS7 output)
			(pin PPCMPLBWRDBUS6 output)
			(pin PPCMPLBWRDBUS5 output)
			(pin PPCMPLBWRDBUS4 output)
			(pin PPCMPLBWRDBUS3 output)
			(pin PPCMPLBWRDBUS2 output)
			(pin PPCMPLBWRDBUS1 output)
			(pin PPCMPLBWRDBUS0 output)
			(pin PPCMPLBUABUS31 output)
			(pin PPCMPLBUABUS30 output)
			(pin PPCMPLBUABUS29 output)
			(pin PPCMPLBUABUS28 output)
			(pin PPCMPLBBE15 output)
			(pin PPCMPLBBE14 output)
			(pin PPCMPLBBE13 output)
			(pin PPCMPLBBE12 output)
			(pin PPCMPLBBE11 output)
			(pin PPCMPLBBE10 output)
			(pin PPCMPLBBE9 output)
			(pin PPCMPLBBE8 output)
			(pin PPCMPLBBE7 output)
			(pin PPCMPLBBE6 output)
			(pin PPCMPLBBE5 output)
			(pin PPCMPLBBE4 output)
			(pin PPCMPLBBE3 output)
			(pin PPCMPLBBE2 output)
			(pin PPCMPLBBE1 output)
			(pin PPCMPLBBE0 output)
			(pin PPCMPLBABUS31 output)
			(pin PPCMPLBABUS30 output)
			(pin PPCMPLBABUS29 output)
			(pin PPCMPLBABUS28 output)
			(pin PPCMPLBABUS27 output)
			(pin PPCMPLBABUS26 output)
			(pin PPCMPLBABUS25 output)
			(pin PPCMPLBABUS24 output)
			(pin PPCMPLBABUS23 output)
			(pin PPCMPLBABUS22 output)
			(pin PPCMPLBABUS21 output)
			(pin PPCMPLBABUS20 output)
			(pin PPCMPLBABUS19 output)
			(pin PPCMPLBABUS18 output)
			(pin PPCMPLBABUS17 output)
			(pin PPCMPLBABUS16 output)
			(pin PPCMPLBABUS15 output)
			(pin PPCMPLBABUS14 output)
			(pin PPCMPLBABUS13 output)
			(pin PPCMPLBABUS12 output)
			(pin PPCMPLBABUS11 output)
			(pin PPCMPLBABUS10 output)
			(pin PPCMPLBABUS9 output)
			(pin PPCMPLBABUS8 output)
			(pin PPCMPLBABUS7 output)
			(pin PPCMPLBABUS6 output)
			(pin PPCMPLBABUS5 output)
			(pin PPCMPLBABUS4 output)
			(pin PPCMPLBABUS3 output)
			(pin PPCMPLBABUS2 output)
			(pin PPCMPLBABUS1 output)
			(pin PPCMPLBABUS0 output)
			(pin PPCEICINTERCONNECTIRQ output)
			(pin PPCDMDCRDBUSOUT15 output)
			(pin PPCDMDCRDBUSOUT14 output)
			(pin PPCDMDCRDBUSOUT13 output)
			(pin PPCDMDCRDBUSOUT12 output)
			(pin PPCDMDCRDBUSOUT11 output)
			(pin PPCDMDCRDBUSOUT10 output)
			(pin PPCDMDCRDBUSOUT9 output)
			(pin PPCDMDCRDBUSOUT8 output)
			(pin PPCDMDCRDBUSOUT7 output)
			(pin PPCDMDCRDBUSOUT6 output)
			(pin PPCDMDCRDBUSOUT5 output)
			(pin PPCDMDCRDBUSOUT4 output)
			(pin PPCDMDCRDBUSOUT3 output)
			(pin PPCDMDCRDBUSOUT2 output)
			(pin PPCDMDCRDBUSOUT1 output)
			(pin PPCDMDCRDBUSOUT0 output)
			(pin PPCDIAGPORTB96 output)
			(pin PPCDIAGPORTB95 output)
			(pin PPCDIAGPORTB94 output)
			(pin PPCDIAGPORTB93 output)
			(pin PPCDIAGPORTB92 output)
			(pin PPCDIAGPORTB91 output)
			(pin PPCDIAGPORTB90 output)
			(pin PPCDIAGPORTB89 output)
			(pin PPCDIAGPORTB88 output)
			(pin PPCDIAGPORTB87 output)
			(pin PPCDIAGPORTB86 output)
			(pin PPCDIAGPORTB85 output)
			(pin PPCDIAGPORTB84 output)
			(pin PPCDIAGPORTB83 output)
			(pin PPCDIAGPORTB82 output)
			(pin PPCDIAGPORTB54 output)
			(pin PPCDIAGPORTB53 output)
			(pin PLBPPCS1WRPRIM input)
			(pin PLBPPCS1WRPENDREQ input)
			(pin PLBPPCS1WRPENDPRI1 input)
			(pin PLBPPCS1WRPENDPRI0 input)
			(pin PLBPPCS1WRDBUS127 input)
			(pin PLBPPCS1WRDBUS126 input)
			(pin PLBPPCS1WRDBUS125 input)
			(pin PLBPPCS1WRDBUS124 input)
			(pin PLBPPCS1WRDBUS123 input)
			(pin PLBPPCS1WRDBUS122 input)
			(pin PLBPPCS1WRDBUS121 input)
			(pin PLBPPCS1WRDBUS120 input)
			(pin PLBPPCS1WRDBUS119 input)
			(pin PLBPPCS1WRDBUS118 input)
			(pin PLBPPCS1WRDBUS117 input)
			(pin PLBPPCS1WRDBUS116 input)
			(pin PLBPPCS1WRDBUS115 input)
			(pin PLBPPCS1WRDBUS114 input)
			(pin PLBPPCS1WRDBUS113 input)
			(pin PLBPPCS1WRDBUS112 input)
			(pin PLBPPCS1WRDBUS111 input)
			(pin PLBPPCS1WRDBUS110 input)
			(pin PLBPPCS1WRDBUS109 input)
			(pin PLBPPCS1WRDBUS108 input)
			(pin PLBPPCS1WRDBUS107 input)
			(pin PLBPPCS1WRDBUS106 input)
			(pin PLBPPCS1WRDBUS105 input)
			(pin PLBPPCS1WRDBUS104 input)
			(pin PLBPPCS1WRDBUS103 input)
			(pin PLBPPCS1WRDBUS102 input)
			(pin PLBPPCS1WRDBUS101 input)
			(pin PLBPPCS1WRDBUS100 input)
			(pin PLBPPCS1WRDBUS99 input)
			(pin PLBPPCS1WRDBUS98 input)
			(pin PLBPPCS1WRDBUS97 input)
			(pin PLBPPCS1WRDBUS96 input)
			(pin PLBPPCS1WRDBUS95 input)
			(pin PLBPPCS1WRDBUS94 input)
			(pin PLBPPCS1WRDBUS93 input)
			(pin PLBPPCS1WRDBUS92 input)
			(pin PLBPPCS1WRDBUS91 input)
			(pin PLBPPCS1WRDBUS90 input)
			(pin PLBPPCS1WRDBUS89 input)
			(pin PLBPPCS1WRDBUS88 input)
			(pin PLBPPCS1WRDBUS87 input)
			(pin PLBPPCS1WRDBUS86 input)
			(pin PLBPPCS1WRDBUS85 input)
			(pin PLBPPCS1WRDBUS84 input)
			(pin PLBPPCS1WRDBUS83 input)
			(pin PLBPPCS1WRDBUS82 input)
			(pin PLBPPCS1WRDBUS81 input)
			(pin PLBPPCS1WRDBUS80 input)
			(pin PLBPPCS1WRDBUS79 input)
			(pin PLBPPCS1WRDBUS78 input)
			(pin PLBPPCS1WRDBUS77 input)
			(pin PLBPPCS1WRDBUS76 input)
			(pin PLBPPCS1WRDBUS75 input)
			(pin PLBPPCS1WRDBUS74 input)
			(pin PLBPPCS1WRDBUS73 input)
			(pin PLBPPCS1WRDBUS72 input)
			(pin PLBPPCS1WRDBUS71 input)
			(pin PLBPPCS1WRDBUS70 input)
			(pin PLBPPCS1WRDBUS69 input)
			(pin PLBPPCS1WRDBUS68 input)
			(pin PLBPPCS1WRDBUS67 input)
			(pin PLBPPCS1WRDBUS66 input)
			(pin PLBPPCS1WRDBUS65 input)
			(pin PLBPPCS1WRDBUS64 input)
			(pin PLBPPCS1WRDBUS63 input)
			(pin PLBPPCS1WRDBUS62 input)
			(pin PLBPPCS1WRDBUS61 input)
			(pin PLBPPCS1WRDBUS60 input)
			(pin PLBPPCS1WRDBUS59 input)
			(pin PLBPPCS1WRDBUS58 input)
			(pin PLBPPCS1WRDBUS57 input)
			(pin PLBPPCS1WRDBUS56 input)
			(pin PLBPPCS1WRDBUS55 input)
			(pin PLBPPCS1WRDBUS54 input)
			(pin PLBPPCS1WRDBUS53 input)
			(pin PLBPPCS1WRDBUS52 input)
			(pin PLBPPCS1WRDBUS51 input)
			(pin PLBPPCS1WRDBUS50 input)
			(pin PLBPPCS1WRDBUS49 input)
			(pin PLBPPCS1WRDBUS48 input)
			(pin PLBPPCS1WRDBUS47 input)
			(pin PLBPPCS1WRDBUS46 input)
			(pin PLBPPCS1WRDBUS45 input)
			(pin PLBPPCS1WRDBUS44 input)
			(pin PLBPPCS1WRDBUS43 input)
			(pin PLBPPCS1WRDBUS42 input)
			(pin PLBPPCS1WRDBUS41 input)
			(pin PLBPPCS1WRDBUS40 input)
			(pin PLBPPCS1WRDBUS39 input)
			(pin PLBPPCS1WRDBUS38 input)
			(pin PLBPPCS1WRDBUS37 input)
			(pin PLBPPCS1WRDBUS36 input)
			(pin PLBPPCS1WRDBUS35 input)
			(pin PLBPPCS1WRDBUS34 input)
			(pin PLBPPCS1WRDBUS33 input)
			(pin PLBPPCS1WRDBUS32 input)
			(pin PLBPPCS1WRDBUS31 input)
			(pin PLBPPCS1WRDBUS30 input)
			(pin PLBPPCS1WRDBUS29 input)
			(pin PLBPPCS1WRDBUS28 input)
			(pin PLBPPCS1WRDBUS27 input)
			(pin PLBPPCS1WRDBUS26 input)
			(pin PLBPPCS1WRDBUS25 input)
			(pin PLBPPCS1WRDBUS24 input)
			(pin PLBPPCS1WRDBUS23 input)
			(pin PLBPPCS1WRDBUS22 input)
			(pin PLBPPCS1WRDBUS21 input)
			(pin PLBPPCS1WRDBUS20 input)
			(pin PLBPPCS1WRDBUS19 input)
			(pin PLBPPCS1WRDBUS18 input)
			(pin PLBPPCS1WRDBUS17 input)
			(pin PLBPPCS1WRDBUS16 input)
			(pin PLBPPCS1WRDBUS15 input)
			(pin PLBPPCS1WRDBUS14 input)
			(pin PLBPPCS1WRDBUS13 input)
			(pin PLBPPCS1WRDBUS12 input)
			(pin PLBPPCS1WRDBUS11 input)
			(pin PLBPPCS1WRDBUS10 input)
			(pin PLBPPCS1WRDBUS9 input)
			(pin PLBPPCS1WRDBUS8 input)
			(pin PLBPPCS1WRDBUS7 input)
			(pin PLBPPCS1WRDBUS6 input)
			(pin PLBPPCS1WRDBUS5 input)
			(pin PLBPPCS1WRDBUS4 input)
			(pin PLBPPCS1WRDBUS3 input)
			(pin PLBPPCS1WRDBUS2 input)
			(pin PLBPPCS1WRDBUS1 input)
			(pin PLBPPCS1WRDBUS0 input)
			(pin PLBPPCS1WRBURST input)
			(pin PLBPPCS1UABUS31 input)
			(pin PLBPPCS1UABUS30 input)
			(pin PLBPPCS1UABUS29 input)
			(pin PLBPPCS1UABUS28 input)
			(pin PLBPPCS1TYPE2 input)
			(pin PLBPPCS1TYPE1 input)
			(pin PLBPPCS1TYPE0 input)
			(pin PLBPPCS1TATTRIBUTE15 input)
			(pin PLBPPCS1TATTRIBUTE14 input)
			(pin PLBPPCS1TATTRIBUTE13 input)
			(pin PLBPPCS1TATTRIBUTE12 input)
			(pin PLBPPCS1TATTRIBUTE11 input)
			(pin PLBPPCS1TATTRIBUTE10 input)
			(pin PLBPPCS1TATTRIBUTE9 input)
			(pin PLBPPCS1TATTRIBUTE8 input)
			(pin PLBPPCS1TATTRIBUTE7 input)
			(pin PLBPPCS1TATTRIBUTE6 input)
			(pin PLBPPCS1TATTRIBUTE5 input)
			(pin PLBPPCS1TATTRIBUTE4 input)
			(pin PLBPPCS1TATTRIBUTE3 input)
			(pin PLBPPCS1TATTRIBUTE2 input)
			(pin PLBPPCS1TATTRIBUTE1 input)
			(pin PLBPPCS1TATTRIBUTE0 input)
			(pin PLBPPCS1SIZE3 input)
			(pin PLBPPCS1SIZE2 input)
			(pin PLBPPCS1SIZE1 input)
			(pin PLBPPCS1SIZE0 input)
			(pin PLBPPCS1SAVALID input)
			(pin PLBPPCS1RNW input)
			(pin PLBPPCS1REQPRI1 input)
			(pin PLBPPCS1REQPRI0 input)
			(pin PLBPPCS1RDPRIM input)
			(pin PLBPPCS1RDPENDREQ input)
			(pin PLBPPCS1RDPENDPRI1 input)
			(pin PLBPPCS1RDPENDPRI0 input)
			(pin PLBPPCS1RDBURST input)
			(pin PLBPPCS1PAVALID input)
			(pin PLBPPCS1MSIZE1 input)
			(pin PLBPPCS1MSIZE0 input)
			(pin PLBPPCS1MASTERID1 input)
			(pin PLBPPCS1MASTERID0 input)
			(pin PLBPPCS1LOCKERR input)
			(pin PLBPPCS1BUSLOCK input)
			(pin PLBPPCS1BE15 input)
			(pin PLBPPCS1BE14 input)
			(pin PLBPPCS1BE13 input)
			(pin PLBPPCS1BE12 input)
			(pin PLBPPCS1BE11 input)
			(pin PLBPPCS1BE10 input)
			(pin PLBPPCS1BE9 input)
			(pin PLBPPCS1BE8 input)
			(pin PLBPPCS1BE7 input)
			(pin PLBPPCS1BE6 input)
			(pin PLBPPCS1BE5 input)
			(pin PLBPPCS1BE4 input)
			(pin PLBPPCS1BE3 input)
			(pin PLBPPCS1BE2 input)
			(pin PLBPPCS1BE1 input)
			(pin PLBPPCS1BE0 input)
			(pin PLBPPCS1ABUS31 input)
			(pin PLBPPCS1ABUS30 input)
			(pin PLBPPCS1ABUS29 input)
			(pin PLBPPCS1ABUS28 input)
			(pin PLBPPCS1ABUS27 input)
			(pin PLBPPCS1ABUS26 input)
			(pin PLBPPCS1ABUS25 input)
			(pin PLBPPCS1ABUS24 input)
			(pin PLBPPCS1ABUS23 input)
			(pin PLBPPCS1ABUS22 input)
			(pin PLBPPCS1ABUS21 input)
			(pin PLBPPCS1ABUS20 input)
			(pin PLBPPCS1ABUS19 input)
			(pin PLBPPCS1ABUS18 input)
			(pin PLBPPCS1ABUS17 input)
			(pin PLBPPCS1ABUS16 input)
			(pin PLBPPCS1ABUS15 input)
			(pin PLBPPCS1ABUS14 input)
			(pin PLBPPCS1ABUS13 input)
			(pin PLBPPCS1ABUS12 input)
			(pin PLBPPCS1ABUS11 input)
			(pin PLBPPCS1ABUS10 input)
			(pin PLBPPCS1ABUS9 input)
			(pin PLBPPCS1ABUS8 input)
			(pin PLBPPCS1ABUS7 input)
			(pin PLBPPCS1ABUS6 input)
			(pin PLBPPCS1ABUS5 input)
			(pin PLBPPCS1ABUS4 input)
			(pin PLBPPCS1ABUS3 input)
			(pin PLBPPCS1ABUS2 input)
			(pin PLBPPCS1ABUS1 input)
			(pin PLBPPCS1ABUS0 input)
			(pin PLBPPCS1ABORT input)
			(pin PLBPPCMWRPENDREQ input)
			(pin PLBPPCMWRPENDPRI1 input)
			(pin PLBPPCMWRPENDPRI0 input)
			(pin PLBPPCMTIMEOUT input)
			(pin PLBPPCMREQPRI1 input)
			(pin PLBPPCMREQPRI0 input)
			(pin PLBPPCMRDPENDREQ input)
			(pin PLBPPCMRDPENDPRI1 input)
			(pin PLBPPCMRDPENDPRI0 input)
			(pin PLBPPCMRDDBUS63 input)
			(pin PLBPPCMRDDBUS62 input)
			(pin PLBPPCMRDDBUS61 input)
			(pin PLBPPCMRDDBUS60 input)
			(pin PLBPPCMRDDBUS59 input)
			(pin PLBPPCMRDDBUS58 input)
			(pin PLBPPCMRDDBUS57 input)
			(pin PLBPPCMRDDBUS56 input)
			(pin PLBPPCMRDDBUS55 input)
			(pin PLBPPCMRDDBUS54 input)
			(pin PLBPPCMRDDBUS53 input)
			(pin PLBPPCMRDDBUS52 input)
			(pin PLBPPCMRDDBUS51 input)
			(pin PLBPPCMRDDBUS50 input)
			(pin PLBPPCMRDDBUS49 input)
			(pin PLBPPCMRDDBUS48 input)
			(pin PLBPPCMRDDBUS47 input)
			(pin PLBPPCMRDDBUS46 input)
			(pin PLBPPCMRDDBUS45 input)
			(pin PLBPPCMRDDBUS44 input)
			(pin PLBPPCMRDDBUS43 input)
			(pin PLBPPCMRDDBUS42 input)
			(pin PLBPPCMRDDBUS41 input)
			(pin PLBPPCMRDDBUS40 input)
			(pin PLBPPCMRDDBUS39 input)
			(pin PLBPPCMRDDBUS38 input)
			(pin PLBPPCMRDDBUS37 input)
			(pin PLBPPCMRDDBUS36 input)
			(pin PLBPPCMRDDBUS35 input)
			(pin PLBPPCMRDDBUS34 input)
			(pin PLBPPCMRDDBUS33 input)
			(pin PLBPPCMRDDBUS32 input)
			(pin PLBPPCMRDDBUS31 input)
			(pin PLBPPCMRDDBUS30 input)
			(pin PLBPPCMRDDBUS29 input)
			(pin PLBPPCMRDDBUS28 input)
			(pin PLBPPCMRDDBUS27 input)
			(pin PLBPPCMRDDBUS26 input)
			(pin PLBPPCMRDDBUS25 input)
			(pin PLBPPCMRDDBUS24 input)
			(pin PLBPPCMRDDBUS23 input)
			(pin PLBPPCMRDDBUS22 input)
			(pin PLBPPCMRDDBUS21 input)
			(pin PLBPPCMRDDBUS20 input)
			(pin PLBPPCMRDDBUS19 input)
			(pin PLBPPCMRDDBUS18 input)
			(pin PLBPPCMRDDBUS17 input)
			(pin PLBPPCMRDDBUS16 input)
			(pin PLBPPCMRDDBUS15 input)
			(pin PLBPPCMRDDBUS14 input)
			(pin PLBPPCMRDDBUS13 input)
			(pin PLBPPCMRDDBUS12 input)
			(pin PLBPPCMRDDBUS11 input)
			(pin PLBPPCMRDDBUS10 input)
			(pin PLBPPCMRDDBUS9 input)
			(pin PLBPPCMRDDBUS8 input)
			(pin PLBPPCMRDDBUS7 input)
			(pin PLBPPCMRDDBUS6 input)
			(pin PLBPPCMRDDBUS5 input)
			(pin PLBPPCMRDDBUS4 input)
			(pin PLBPPCMRDDBUS3 input)
			(pin PLBPPCMRDDBUS2 input)
			(pin PLBPPCMRDDBUS1 input)
			(pin PLBPPCMRDDBUS0 input)
			(pin PLBPPCMMWRERR input)
			(pin PLBPPCMMRDERR input)
			(pin PLBPPCMMIRQ input)
			(pin LLDMA3TXDSTRDYN input)
			(pin LLDMA3RXSRCRDYN input)
			(pin LLDMA3RXSOPN input)
			(pin LLDMA3RXSOFN input)
			(pin LLDMA3RXREM3 input)
			(pin LLDMA3RXREM2 input)
			(pin LLDMA3RXREM1 input)
			(pin LLDMA3RXREM0 input)
			(pin LLDMA3RXEOPN input)
			(pin LLDMA3RXEOFN input)
			(pin LLDMA3RXD31 input)
			(pin LLDMA3RXD30 input)
			(pin LLDMA3RXD29 input)
			(pin LLDMA3RXD28 input)
			(pin LLDMA3RXD27 input)
			(pin LLDMA3RXD26 input)
			(pin LLDMA3RXD25 input)
			(pin LLDMA3RXD24 input)
			(pin LLDMA3RXD23 input)
			(pin LLDMA3RXD22 input)
			(pin LLDMA3RXD21 input)
			(pin LLDMA3RXD20 input)
			(pin LLDMA3RXD19 input)
			(pin LLDMA3RXD18 input)
			(pin LLDMA3RXD17 input)
			(pin LLDMA3RXD16 input)
			(pin LLDMA3RXD15 input)
			(pin LLDMA3RXD14 input)
			(pin LLDMA3RXD13 input)
			(pin LLDMA3RXD12 input)
			(pin LLDMA3RXD11 input)
			(pin LLDMA3RXD10 input)
			(pin LLDMA3RXD9 input)
			(pin LLDMA3RXD8 input)
			(pin LLDMA3RXD7 input)
			(pin LLDMA3RXD6 input)
			(pin LLDMA3RXD5 input)
			(pin LLDMA3RXD4 input)
			(pin LLDMA3RXD3 input)
			(pin LLDMA3RXD2 input)
			(pin LLDMA3RXD1 input)
			(pin LLDMA3RXD0 input)
			(pin LLDMA3RSTENGINEREQ input)
			(pin LLDMA2TXDSTRDYN input)
			(pin LLDMA2RXSRCRDYN input)
			(pin LLDMA2RXSOPN input)
			(pin LLDMA2RXSOFN input)
			(pin LLDMA2RXREM3 input)
			(pin LLDMA2RXREM2 input)
			(pin LLDMA2RXREM1 input)
			(pin LLDMA2RXREM0 input)
			(pin LLDMA2RXEOPN input)
			(pin LLDMA2RXEOFN input)
			(pin LLDMA2RXD31 input)
			(pin LLDMA2RXD30 input)
			(pin LLDMA2RXD29 input)
			(pin LLDMA2RXD28 input)
			(pin LLDMA2RXD27 input)
			(pin LLDMA2RXD26 input)
			(pin LLDMA2RXD25 input)
			(pin LLDMA2RXD24 input)
			(pin LLDMA2RXD23 input)
			(pin LLDMA2RXD22 input)
			(pin LLDMA2RXD21 input)
			(pin LLDMA2RXD20 input)
			(pin LLDMA2RXD19 input)
			(pin LLDMA2RXD18 input)
			(pin LLDMA2RXD17 input)
			(pin LLDMA2RXD16 input)
			(pin LLDMA2RXD15 input)
			(pin LLDMA2RXD14 input)
			(pin LLDMA2RXD13 input)
			(pin LLDMA2RXD12 input)
			(pin LLDMA2RXD11 input)
			(pin LLDMA2RXD10 input)
			(pin LLDMA2RXD9 input)
			(pin LLDMA2RXD8 input)
			(pin LLDMA2RXD7 input)
			(pin LLDMA2RXD6 input)
			(pin LLDMA2RXD5 input)
			(pin LLDMA2RXD4 input)
			(pin LLDMA2RXD3 input)
			(pin LLDMA2RXD2 input)
			(pin LLDMA2RXD1 input)
			(pin LLDMA2RXD0 input)
			(pin LLDMA2RSTENGINEREQ input)
			(pin DMA3TXIRQ output)
			(pin DMA3RXIRQ output)
			(pin DMA3LLTXSRCRDYN output)
			(pin DMA3LLTXSOPN output)
			(pin DMA3LLTXSOFN output)
			(pin DMA3LLTXREM3 output)
			(pin DMA3LLTXREM2 output)
			(pin DMA3LLTXREM1 output)
			(pin DMA3LLTXREM0 output)
			(pin DMA3LLTXEOPN output)
			(pin DMA3LLTXEOFN output)
			(pin DMA3LLTXD31 output)
			(pin DMA3LLTXD30 output)
			(pin DMA3LLTXD29 output)
			(pin DMA3LLTXD28 output)
			(pin DMA3LLTXD27 output)
			(pin DMA3LLTXD26 output)
			(pin DMA3LLTXD25 output)
			(pin DMA3LLTXD24 output)
			(pin DMA3LLTXD23 output)
			(pin DMA3LLTXD22 output)
			(pin DMA3LLTXD21 output)
			(pin DMA3LLTXD20 output)
			(pin DMA3LLTXD19 output)
			(pin DMA3LLTXD18 output)
			(pin DMA3LLTXD17 output)
			(pin DMA3LLTXD16 output)
			(pin DMA3LLTXD15 output)
			(pin DMA3LLTXD14 output)
			(pin DMA3LLTXD13 output)
			(pin DMA3LLTXD12 output)
			(pin DMA3LLTXD11 output)
			(pin DMA3LLTXD10 output)
			(pin DMA3LLTXD9 output)
			(pin DMA3LLTXD8 output)
			(pin DMA3LLTXD7 output)
			(pin DMA3LLTXD6 output)
			(pin DMA3LLTXD5 output)
			(pin DMA3LLTXD4 output)
			(pin DMA3LLTXD3 output)
			(pin DMA3LLTXD2 output)
			(pin DMA3LLTXD1 output)
			(pin DMA3LLTXD0 output)
			(pin DMA3LLRXDSTRDYN output)
			(pin DMA3LLRSTENGINEACK output)
			(pin DMA2TXIRQ output)
			(pin DMA2RXIRQ output)
			(pin DMA2LLTXSRCRDYN output)
			(pin DMA2LLTXSOPN output)
			(pin DMA2LLTXSOFN output)
			(pin DMA2LLTXREM3 output)
			(pin DMA2LLTXREM2 output)
			(pin DMA2LLTXREM1 output)
			(pin DMA2LLTXREM0 output)
			(pin DMA2LLTXEOPN output)
			(pin DMA2LLTXEOFN output)
			(pin DMA2LLTXD31 output)
			(pin DMA2LLTXD30 output)
			(pin DMA2LLTXD29 output)
			(pin DMA2LLTXD28 output)
			(pin DMA2LLTXD27 output)
			(pin DMA2LLTXD26 output)
			(pin DMA2LLTXD25 output)
			(pin DMA2LLTXD24 output)
			(pin DMA2LLTXD23 output)
			(pin DMA2LLTXD22 output)
			(pin DMA2LLTXD21 output)
			(pin DMA2LLTXD20 output)
			(pin DMA2LLTXD19 output)
			(pin DMA2LLTXD18 output)
			(pin DMA2LLTXD17 output)
			(pin DMA2LLTXD16 output)
			(pin DMA2LLTXD15 output)
			(pin DMA2LLTXD14 output)
			(pin DMA2LLTXD13 output)
			(pin DMA2LLTXD12 output)
			(pin DMA2LLTXD11 output)
			(pin DMA2LLTXD10 output)
			(pin DMA2LLTXD9 output)
			(pin DMA2LLTXD8 output)
			(pin DMA2LLTXD7 output)
			(pin DMA2LLTXD6 output)
			(pin DMA2LLTXD5 output)
			(pin DMA2LLTXD4 output)
			(pin DMA2LLTXD3 output)
			(pin DMA2LLTXD2 output)
			(pin DMA2LLTXD1 output)
			(pin DMA2LLTXD0 output)
			(pin DMA2LLRXDSTRDYN output)
			(pin DMA2LLRSTENGINEACK output)
			(pin DCRPPCDMDBUSIN15 input)
			(pin DCRPPCDMDBUSIN14 input)
			(pin DCRPPCDMDBUSIN13 input)
			(pin DCRPPCDMDBUSIN12 input)
			(pin DCRPPCDMDBUSIN11 input)
			(pin DCRPPCDMDBUSIN10 input)
			(pin DCRPPCDMDBUSIN9 input)
			(pin DCRPPCDMDBUSIN8 input)
			(pin DCRPPCDMDBUSIN7 input)
			(pin DCRPPCDMDBUSIN6 input)
			(pin DCRPPCDMDBUSIN5 input)
			(pin DCRPPCDMDBUSIN4 input)
			(pin DCRPPCDMDBUSIN3 input)
			(pin DCRPPCDMDBUSIN2 input)
			(pin DCRPPCDMDBUSIN1 input)
			(pin DCRPPCDMDBUSIN0 input)
			(pin CPMPPCS1PLBCLK input)
			(pin CPMDMA3LLCLK input)
			(pin CPMDMA2LLCLK input)
			(pin TRCC440TRIGGEREVENTIN input)
			(pin TRCC440TRACEDISABLE input)
			(pin TIEC440USERRESET3 input)
			(pin TIEC440USERRESET2 input)
			(pin TIEC440USERRESET1 input)
			(pin TIEC440USERRESET0 input)
			(pin TIEC440ICURDTOUCHPLBPRIO1 input)
			(pin TIEC440ICURDTOUCHPLBPRIO0 input)
			(pin TIEC440ICURDSPECPLBPRIO1 input)
			(pin TIEC440ICURDSPECPLBPRIO0 input)
			(pin TIEC440ICURDFETCHPLBPRIO1 input)
			(pin TIEC440ICURDFETCHPLBPRIO0 input)
			(pin TIEC440ERPNRESET3 input)
			(pin TIEC440ERPNRESET2 input)
			(pin TIEC440ERPNRESET1 input)
			(pin TIEC440ERPNRESET0 input)
			(pin TIEC440ENDIANRESET input)
			(pin TIEC440DCUWRURGENTPLBPRIO1 input)
			(pin TIEC440DCUWRURGENTPLBPRIO0 input)
			(pin TIEC440DCUWRSTOREPLBPRIO1 input)
			(pin TIEC440DCUWRSTOREPLBPRIO0 input)
			(pin TIEC440DCUWRFLUSHPLBPRIO1 input)
			(pin TIEC440DCUWRFLUSHPLBPRIO0 input)
			(pin TIEC440DCURDURGENTPLBPRIO1 input)
			(pin TIEC440DCURDURGENTPLBPRIO0 input)
			(pin TIEC440DCURDTOUCHPLBPRIO1 input)
			(pin TIEC440DCURDTOUCHPLBPRIO0 input)
			(pin TIEC440DCURDNONCACHEPLBPRIO1 input)
			(pin TIEC440DCURDNONCACHEPLBPRIO0 input)
			(pin TIEC440DCURDLDCACHEPLBPRIO1 input)
			(pin TIEC440DCURDLDCACHEPLBPRIO0 input)
			(pin PPCS0PLBWRDACK output)
			(pin PPCS0PLBWRCOMP output)
			(pin PPCS0PLBWRBTERM output)
			(pin PPCS0PLBWAIT output)
			(pin PPCS0PLBSSIZE1 output)
			(pin PPCS0PLBSSIZE0 output)
			(pin PPCS0PLBREARBITRATE output)
			(pin PPCS0PLBRDWDADDR3 output)
			(pin PPCS0PLBRDWDADDR2 output)
			(pin PPCS0PLBRDWDADDR1 output)
			(pin PPCS0PLBRDWDADDR0 output)
			(pin PPCS0PLBRDDBUS127 output)
			(pin PPCS0PLBRDDBUS126 output)
			(pin PPCS0PLBRDDBUS125 output)
			(pin PPCS0PLBRDDBUS124 output)
			(pin PPCS0PLBRDDBUS123 output)
			(pin PPCS0PLBRDDBUS122 output)
			(pin PPCS0PLBRDDBUS121 output)
			(pin PPCS0PLBRDDBUS120 output)
			(pin PPCS0PLBRDDBUS119 output)
			(pin PPCS0PLBRDDBUS118 output)
			(pin PPCS0PLBRDDBUS117 output)
			(pin PPCS0PLBRDDBUS116 output)
			(pin PPCS0PLBRDDBUS115 output)
			(pin PPCS0PLBRDDBUS114 output)
			(pin PPCS0PLBRDDBUS113 output)
			(pin PPCS0PLBRDDBUS112 output)
			(pin PPCS0PLBRDDBUS111 output)
			(pin PPCS0PLBRDDBUS110 output)
			(pin PPCS0PLBRDDBUS109 output)
			(pin PPCS0PLBRDDBUS108 output)
			(pin PPCS0PLBRDDBUS107 output)
			(pin PPCS0PLBRDDBUS106 output)
			(pin PPCS0PLBRDDBUS105 output)
			(pin PPCS0PLBRDDBUS104 output)
			(pin PPCS0PLBRDDBUS103 output)
			(pin PPCS0PLBRDDBUS102 output)
			(pin PPCS0PLBRDDBUS101 output)
			(pin PPCS0PLBRDDBUS100 output)
			(pin PPCS0PLBRDDBUS99 output)
			(pin PPCS0PLBRDDBUS98 output)
			(pin PPCS0PLBRDDBUS97 output)
			(pin PPCS0PLBRDDBUS96 output)
			(pin PPCS0PLBRDDBUS95 output)
			(pin PPCS0PLBRDDBUS94 output)
			(pin PPCS0PLBRDDBUS93 output)
			(pin PPCS0PLBRDDBUS92 output)
			(pin PPCS0PLBRDDBUS91 output)
			(pin PPCS0PLBRDDBUS90 output)
			(pin PPCS0PLBRDDBUS89 output)
			(pin PPCS0PLBRDDBUS88 output)
			(pin PPCS0PLBRDDBUS87 output)
			(pin PPCS0PLBRDDBUS86 output)
			(pin PPCS0PLBRDDBUS85 output)
			(pin PPCS0PLBRDDBUS84 output)
			(pin PPCS0PLBRDDBUS83 output)
			(pin PPCS0PLBRDDBUS82 output)
			(pin PPCS0PLBRDDBUS81 output)
			(pin PPCS0PLBRDDBUS80 output)
			(pin PPCS0PLBRDDBUS79 output)
			(pin PPCS0PLBRDDBUS78 output)
			(pin PPCS0PLBRDDBUS77 output)
			(pin PPCS0PLBRDDBUS76 output)
			(pin PPCS0PLBRDDBUS75 output)
			(pin PPCS0PLBRDDBUS74 output)
			(pin PPCS0PLBRDDBUS73 output)
			(pin PPCS0PLBRDDBUS72 output)
			(pin PPCS0PLBRDDBUS71 output)
			(pin PPCS0PLBRDDBUS70 output)
			(pin PPCS0PLBRDDBUS69 output)
			(pin PPCS0PLBRDDBUS68 output)
			(pin PPCS0PLBRDDBUS67 output)
			(pin PPCS0PLBRDDBUS66 output)
			(pin PPCS0PLBRDDBUS65 output)
			(pin PPCS0PLBRDDBUS64 output)
			(pin PPCS0PLBRDDBUS63 output)
			(pin PPCS0PLBRDDBUS62 output)
			(pin PPCS0PLBRDDBUS61 output)
			(pin PPCS0PLBRDDBUS60 output)
			(pin PPCS0PLBRDDBUS59 output)
			(pin PPCS0PLBRDDBUS58 output)
			(pin PPCS0PLBRDDBUS57 output)
			(pin PPCS0PLBRDDBUS56 output)
			(pin PPCS0PLBRDDBUS55 output)
			(pin PPCS0PLBRDDBUS54 output)
			(pin PPCS0PLBRDDBUS53 output)
			(pin PPCS0PLBRDDBUS52 output)
			(pin PPCS0PLBRDDBUS51 output)
			(pin PPCS0PLBRDDBUS50 output)
			(pin PPCS0PLBRDDBUS49 output)
			(pin PPCS0PLBRDDBUS48 output)
			(pin PPCS0PLBRDDBUS47 output)
			(pin PPCS0PLBRDDBUS46 output)
			(pin PPCS0PLBRDDBUS45 output)
			(pin PPCS0PLBRDDBUS44 output)
			(pin PPCS0PLBRDDBUS43 output)
			(pin PPCS0PLBRDDBUS42 output)
			(pin PPCS0PLBRDDBUS41 output)
			(pin PPCS0PLBRDDBUS40 output)
			(pin PPCS0PLBRDDBUS39 output)
			(pin PPCS0PLBRDDBUS38 output)
			(pin PPCS0PLBRDDBUS37 output)
			(pin PPCS0PLBRDDBUS36 output)
			(pin PPCS0PLBRDDBUS35 output)
			(pin PPCS0PLBRDDBUS34 output)
			(pin PPCS0PLBRDDBUS33 output)
			(pin PPCS0PLBRDDBUS32 output)
			(pin PPCS0PLBRDDBUS31 output)
			(pin PPCS0PLBRDDBUS30 output)
			(pin PPCS0PLBRDDBUS29 output)
			(pin PPCS0PLBRDDBUS28 output)
			(pin PPCS0PLBRDDBUS27 output)
			(pin PPCS0PLBRDDBUS26 output)
			(pin PPCS0PLBRDDBUS25 output)
			(pin PPCS0PLBRDDBUS24 output)
			(pin PPCS0PLBRDDBUS23 output)
			(pin PPCS0PLBRDDBUS22 output)
			(pin PPCS0PLBRDDBUS21 output)
			(pin PPCS0PLBRDDBUS20 output)
			(pin PPCS0PLBRDDBUS19 output)
			(pin PPCS0PLBRDDBUS18 output)
			(pin PPCS0PLBRDDBUS17 output)
			(pin PPCS0PLBRDDBUS16 output)
			(pin PPCS0PLBRDDBUS15 output)
			(pin PPCS0PLBRDDBUS14 output)
			(pin PPCS0PLBRDDBUS13 output)
			(pin PPCS0PLBRDDBUS12 output)
			(pin PPCS0PLBRDDBUS11 output)
			(pin PPCS0PLBRDDBUS10 output)
			(pin PPCS0PLBRDDBUS9 output)
			(pin PPCS0PLBRDDBUS8 output)
			(pin PPCS0PLBRDDBUS7 output)
			(pin PPCS0PLBRDDBUS6 output)
			(pin PPCS0PLBRDDBUS5 output)
			(pin PPCS0PLBRDDBUS4 output)
			(pin PPCS0PLBRDDBUS3 output)
			(pin PPCS0PLBRDDBUS2 output)
			(pin PPCS0PLBRDDBUS1 output)
			(pin PPCS0PLBRDDBUS0 output)
			(pin PPCS0PLBRDDACK output)
			(pin PPCS0PLBRDCOMP output)
			(pin PPCS0PLBRDBTERM output)
			(pin PPCS0PLBMWRERR3 output)
			(pin PPCS0PLBMWRERR2 output)
			(pin PPCS0PLBMWRERR1 output)
			(pin PPCS0PLBMWRERR0 output)
			(pin PPCS0PLBMRDERR3 output)
			(pin PPCS0PLBMRDERR2 output)
			(pin PPCS0PLBMRDERR1 output)
			(pin PPCS0PLBMRDERR0 output)
			(pin PPCS0PLBMIRQ3 output)
			(pin PPCS0PLBMIRQ2 output)
			(pin PPCS0PLBMIRQ1 output)
			(pin PPCS0PLBMIRQ0 output)
			(pin PPCS0PLBMBUSY3 output)
			(pin PPCS0PLBMBUSY2 output)
			(pin PPCS0PLBMBUSY1 output)
			(pin PPCS0PLBMBUSY0 output)
			(pin PPCS0PLBADDRACK output)
			(pin PPCMPLBWRDBUS127 output)
			(pin PPCMPLBWRDBUS126 output)
			(pin PPCMPLBWRDBUS125 output)
			(pin PPCMPLBWRDBUS124 output)
			(pin PPCMPLBWRDBUS123 output)
			(pin PPCMPLBWRDBUS122 output)
			(pin PPCMPLBWRDBUS121 output)
			(pin PPCMPLBWRDBUS120 output)
			(pin PPCMPLBWRDBUS119 output)
			(pin PPCMPLBWRDBUS118 output)
			(pin PPCMPLBWRDBUS117 output)
			(pin PPCMPLBWRDBUS116 output)
			(pin PPCMPLBWRDBUS115 output)
			(pin PPCMPLBWRDBUS114 output)
			(pin PPCMPLBWRDBUS113 output)
			(pin PPCMPLBWRDBUS112 output)
			(pin PPCMPLBWRDBUS111 output)
			(pin PPCMPLBWRDBUS110 output)
			(pin PPCMPLBWRDBUS109 output)
			(pin PPCMPLBWRDBUS108 output)
			(pin PPCMPLBWRDBUS107 output)
			(pin PPCMPLBWRDBUS106 output)
			(pin PPCMPLBWRDBUS105 output)
			(pin PPCMPLBWRDBUS104 output)
			(pin PPCMPLBWRDBUS103 output)
			(pin PPCMPLBWRDBUS102 output)
			(pin PPCMPLBWRDBUS101 output)
			(pin PPCMPLBWRDBUS100 output)
			(pin PPCMPLBWRDBUS99 output)
			(pin PPCMPLBWRDBUS98 output)
			(pin PPCMPLBWRDBUS97 output)
			(pin PPCMPLBWRDBUS96 output)
			(pin PPCMPLBWRDBUS95 output)
			(pin PPCMPLBWRDBUS94 output)
			(pin PPCMPLBWRDBUS93 output)
			(pin PPCMPLBWRDBUS92 output)
			(pin PPCMPLBWRDBUS91 output)
			(pin PPCMPLBWRDBUS90 output)
			(pin PPCMPLBWRDBUS89 output)
			(pin PPCMPLBWRDBUS88 output)
			(pin PPCMPLBWRDBUS87 output)
			(pin PPCMPLBWRDBUS86 output)
			(pin PPCMPLBWRDBUS85 output)
			(pin PPCMPLBWRDBUS84 output)
			(pin PPCMPLBWRDBUS83 output)
			(pin PPCMPLBWRDBUS82 output)
			(pin PPCMPLBWRDBUS81 output)
			(pin PPCMPLBWRDBUS80 output)
			(pin PPCMPLBWRDBUS79 output)
			(pin PPCMPLBWRDBUS78 output)
			(pin PPCMPLBWRDBUS77 output)
			(pin PPCMPLBWRDBUS76 output)
			(pin PPCMPLBWRDBUS75 output)
			(pin PPCMPLBWRDBUS74 output)
			(pin PPCMPLBWRDBUS73 output)
			(pin PPCMPLBWRDBUS72 output)
			(pin PPCMPLBWRDBUS71 output)
			(pin PPCMPLBWRDBUS70 output)
			(pin PPCMPLBWRDBUS69 output)
			(pin PPCMPLBWRDBUS68 output)
			(pin PPCMPLBWRDBUS67 output)
			(pin PPCMPLBWRDBUS66 output)
			(pin PPCMPLBWRDBUS65 output)
			(pin PPCMPLBWRDBUS64 output)
			(pin PPCMPLBWRBURST output)
			(pin PPCMPLBTYPE2 output)
			(pin PPCMPLBTYPE1 output)
			(pin PPCMPLBTYPE0 output)
			(pin PPCMPLBTATTRIBUTE15 output)
			(pin PPCMPLBTATTRIBUTE14 output)
			(pin PPCMPLBTATTRIBUTE13 output)
			(pin PPCMPLBTATTRIBUTE12 output)
			(pin PPCMPLBTATTRIBUTE11 output)
			(pin PPCMPLBTATTRIBUTE10 output)
			(pin PPCMPLBTATTRIBUTE9 output)
			(pin PPCMPLBTATTRIBUTE8 output)
			(pin PPCMPLBTATTRIBUTE7 output)
			(pin PPCMPLBTATTRIBUTE6 output)
			(pin PPCMPLBTATTRIBUTE5 output)
			(pin PPCMPLBTATTRIBUTE4 output)
			(pin PPCMPLBTATTRIBUTE3 output)
			(pin PPCMPLBTATTRIBUTE2 output)
			(pin PPCMPLBTATTRIBUTE1 output)
			(pin PPCMPLBTATTRIBUTE0 output)
			(pin PPCMPLBSIZE3 output)
			(pin PPCMPLBSIZE2 output)
			(pin PPCMPLBSIZE1 output)
			(pin PPCMPLBSIZE0 output)
			(pin PPCMPLBRNW output)
			(pin PPCMPLBREQUEST output)
			(pin PPCMPLBRDBURST output)
			(pin PPCMPLBPRIORITY1 output)
			(pin PPCMPLBPRIORITY0 output)
			(pin PPCMPLBLOCKERR output)
			(pin PPCMPLBBUSLOCK output)
			(pin PPCMPLBABORT output)
			(pin PPCDMDCRWRITE output)
			(pin PPCDMDCRUABUS21 output)
			(pin PPCDMDCRUABUS20 output)
			(pin PPCDMDCRREAD output)
			(pin PPCDMDCRDBUSOUT31 output)
			(pin PPCDMDCRDBUSOUT30 output)
			(pin PPCDMDCRDBUSOUT29 output)
			(pin PPCDMDCRDBUSOUT28 output)
			(pin PPCDMDCRDBUSOUT27 output)
			(pin PPCDMDCRDBUSOUT26 output)
			(pin PPCDMDCRDBUSOUT25 output)
			(pin PPCDMDCRDBUSOUT24 output)
			(pin PPCDMDCRDBUSOUT23 output)
			(pin PPCDMDCRDBUSOUT22 output)
			(pin PPCDMDCRDBUSOUT21 output)
			(pin PPCDMDCRDBUSOUT20 output)
			(pin PPCDMDCRDBUSOUT19 output)
			(pin PPCDMDCRDBUSOUT18 output)
			(pin PPCDMDCRDBUSOUT17 output)
			(pin PPCDMDCRDBUSOUT16 output)
			(pin PPCDMDCRABUS9 output)
			(pin PPCDMDCRABUS8 output)
			(pin PPCDMDCRABUS7 output)
			(pin PPCDMDCRABUS6 output)
			(pin PPCDMDCRABUS5 output)
			(pin PPCDMDCRABUS4 output)
			(pin PPCDMDCRABUS3 output)
			(pin PPCDMDCRABUS2 output)
			(pin PPCDMDCRABUS1 output)
			(pin PPCDMDCRABUS0 output)
			(pin PPCDIAGPORTC19 output)
			(pin PPCDIAGPORTC18 output)
			(pin PPCDIAGPORTC17 output)
			(pin PPCDIAGPORTC16 output)
			(pin PPCDIAGPORTC15 output)
			(pin PPCDIAGPORTC14 output)
			(pin PPCDIAGPORTC13 output)
			(pin PPCDIAGPORTC12 output)
			(pin PPCDIAGPORTC11 output)
			(pin PPCDIAGPORTC10 output)
			(pin PPCDIAGPORTC9 output)
			(pin PPCDIAGPORTC8 output)
			(pin PPCDIAGPORTC7 output)
			(pin PPCDIAGPORTC6 output)
			(pin PPCDIAGPORTC5 output)
			(pin PPCDIAGPORTC4 output)
			(pin PPCDIAGPORTB135 output)
			(pin PPCDIAGPORTB134 output)
			(pin PPCDIAGPORTB133 output)
			(pin PPCDIAGPORTB132 output)
			(pin PPCDIAGPORTB131 output)
			(pin PPCDIAGPORTB130 output)
			(pin PPCDIAGPORTB129 output)
			(pin PPCDIAGPORTB128 output)
			(pin PPCDIAGPORTB127 output)
			(pin PPCDIAGPORTB126 output)
			(pin PPCDIAGPORTB125 output)
			(pin PPCDIAGPORTB124 output)
			(pin PPCDIAGPORTB123 output)
			(pin PPCDIAGPORTB122 output)
			(pin PPCDIAGPORTB121 output)
			(pin PPCDIAGPORTB120 output)
			(pin PPCDIAGPORTB119 output)
			(pin PPCDIAGPORTB118 output)
			(pin PPCDIAGPORTB117 output)
			(pin PPCDIAGPORTB116 output)
			(pin PPCDIAGPORTB115 output)
			(pin PPCDIAGPORTB114 output)
			(pin PPCDIAGPORTB113 output)
			(pin PPCDIAGPORTB112 output)
			(pin PPCDIAGPORTB111 output)
			(pin PPCDIAGPORTB110 output)
			(pin PPCDIAGPORTB109 output)
			(pin PPCDIAGPORTB108 output)
			(pin PPCDIAGPORTB107 output)
			(pin PPCDIAGPORTB106 output)
			(pin PPCDIAGPORTB105 output)
			(pin PPCDIAGPORTB104 output)
			(pin PPCDIAGPORTB103 output)
			(pin PPCDIAGPORTB102 output)
			(pin PPCDIAGPORTB101 output)
			(pin PPCDIAGPORTB100 output)
			(pin PPCDIAGPORTB99 output)
			(pin PPCDIAGPORTB98 output)
			(pin PPCDIAGPORTB97 output)
			(pin PPCDIAGPORTA43 output)
			(pin PPCDIAGPORTA42 output)
			(pin PPCDIAGPORTA41 output)
			(pin PPCDIAGPORTA40 output)
			(pin PPCDIAGPORTA39 output)
			(pin PPCDIAGPORTA38 output)
			(pin PPCDIAGPORTA37 output)
			(pin PPCDIAGPORTA36 output)
			(pin PPCDIAGPORTA35 output)
			(pin PPCDIAGPORTA34 output)
			(pin PPCDIAGPORTA33 output)
			(pin PPCDIAGPORTA32 output)
			(pin PPCDIAGPORTA31 output)
			(pin PPCDIAGPORTA30 output)
			(pin PPCDIAGPORTA29 output)
			(pin PPCDIAGPORTA28 output)
			(pin PPCDIAGPORTA27 output)
			(pin PPCDIAGPORTA26 output)
			(pin PLBPPCS0WRPRIM input)
			(pin PLBPPCS0WRPENDREQ input)
			(pin PLBPPCS0WRPENDPRI1 input)
			(pin PLBPPCS0WRPENDPRI0 input)
			(pin PLBPPCS0WRDBUS127 input)
			(pin PLBPPCS0WRDBUS126 input)
			(pin PLBPPCS0WRDBUS125 input)
			(pin PLBPPCS0WRDBUS124 input)
			(pin PLBPPCS0WRDBUS123 input)
			(pin PLBPPCS0WRDBUS122 input)
			(pin PLBPPCS0WRDBUS121 input)
			(pin PLBPPCS0WRDBUS120 input)
			(pin PLBPPCS0WRDBUS119 input)
			(pin PLBPPCS0WRDBUS118 input)
			(pin PLBPPCS0WRDBUS117 input)
			(pin PLBPPCS0WRDBUS116 input)
			(pin PLBPPCS0WRDBUS115 input)
			(pin PLBPPCS0WRDBUS114 input)
			(pin PLBPPCS0WRDBUS113 input)
			(pin PLBPPCS0WRDBUS112 input)
			(pin PLBPPCS0WRDBUS111 input)
			(pin PLBPPCS0WRDBUS110 input)
			(pin PLBPPCS0WRDBUS109 input)
			(pin PLBPPCS0WRDBUS108 input)
			(pin PLBPPCS0WRDBUS107 input)
			(pin PLBPPCS0WRDBUS106 input)
			(pin PLBPPCS0WRDBUS105 input)
			(pin PLBPPCS0WRDBUS104 input)
			(pin PLBPPCS0WRDBUS103 input)
			(pin PLBPPCS0WRDBUS102 input)
			(pin PLBPPCS0WRDBUS101 input)
			(pin PLBPPCS0WRDBUS100 input)
			(pin PLBPPCS0WRDBUS99 input)
			(pin PLBPPCS0WRDBUS98 input)
			(pin PLBPPCS0WRDBUS97 input)
			(pin PLBPPCS0WRDBUS96 input)
			(pin PLBPPCS0WRDBUS95 input)
			(pin PLBPPCS0WRDBUS94 input)
			(pin PLBPPCS0WRDBUS93 input)
			(pin PLBPPCS0WRDBUS92 input)
			(pin PLBPPCS0WRDBUS91 input)
			(pin PLBPPCS0WRDBUS90 input)
			(pin PLBPPCS0WRDBUS89 input)
			(pin PLBPPCS0WRDBUS88 input)
			(pin PLBPPCS0WRDBUS87 input)
			(pin PLBPPCS0WRDBUS86 input)
			(pin PLBPPCS0WRDBUS85 input)
			(pin PLBPPCS0WRDBUS84 input)
			(pin PLBPPCS0WRDBUS83 input)
			(pin PLBPPCS0WRDBUS82 input)
			(pin PLBPPCS0WRDBUS81 input)
			(pin PLBPPCS0WRDBUS80 input)
			(pin PLBPPCS0WRDBUS79 input)
			(pin PLBPPCS0WRDBUS78 input)
			(pin PLBPPCS0WRDBUS77 input)
			(pin PLBPPCS0WRDBUS76 input)
			(pin PLBPPCS0WRDBUS75 input)
			(pin PLBPPCS0WRDBUS74 input)
			(pin PLBPPCS0WRDBUS73 input)
			(pin PLBPPCS0WRDBUS72 input)
			(pin PLBPPCS0WRDBUS71 input)
			(pin PLBPPCS0WRDBUS70 input)
			(pin PLBPPCS0WRDBUS69 input)
			(pin PLBPPCS0WRDBUS68 input)
			(pin PLBPPCS0WRDBUS67 input)
			(pin PLBPPCS0WRDBUS66 input)
			(pin PLBPPCS0WRDBUS65 input)
			(pin PLBPPCS0WRDBUS64 input)
			(pin PLBPPCS0WRDBUS63 input)
			(pin PLBPPCS0WRDBUS62 input)
			(pin PLBPPCS0WRDBUS61 input)
			(pin PLBPPCS0WRDBUS60 input)
			(pin PLBPPCS0WRDBUS59 input)
			(pin PLBPPCS0WRDBUS58 input)
			(pin PLBPPCS0WRDBUS57 input)
			(pin PLBPPCS0WRDBUS56 input)
			(pin PLBPPCS0WRDBUS55 input)
			(pin PLBPPCS0WRDBUS54 input)
			(pin PLBPPCS0WRDBUS53 input)
			(pin PLBPPCS0WRDBUS52 input)
			(pin PLBPPCS0WRDBUS51 input)
			(pin PLBPPCS0WRDBUS50 input)
			(pin PLBPPCS0WRDBUS49 input)
			(pin PLBPPCS0WRDBUS48 input)
			(pin PLBPPCS0WRDBUS47 input)
			(pin PLBPPCS0WRDBUS46 input)
			(pin PLBPPCS0WRDBUS45 input)
			(pin PLBPPCS0WRDBUS44 input)
			(pin PLBPPCS0WRDBUS43 input)
			(pin PLBPPCS0WRDBUS42 input)
			(pin PLBPPCS0WRDBUS41 input)
			(pin PLBPPCS0WRDBUS40 input)
			(pin PLBPPCS0WRDBUS39 input)
			(pin PLBPPCS0WRDBUS38 input)
			(pin PLBPPCS0WRDBUS37 input)
			(pin PLBPPCS0WRDBUS36 input)
			(pin PLBPPCS0WRDBUS35 input)
			(pin PLBPPCS0WRDBUS34 input)
			(pin PLBPPCS0WRDBUS33 input)
			(pin PLBPPCS0WRDBUS32 input)
			(pin PLBPPCS0WRDBUS31 input)
			(pin PLBPPCS0WRDBUS30 input)
			(pin PLBPPCS0WRDBUS29 input)
			(pin PLBPPCS0WRDBUS28 input)
			(pin PLBPPCS0WRDBUS27 input)
			(pin PLBPPCS0WRDBUS26 input)
			(pin PLBPPCS0WRDBUS25 input)
			(pin PLBPPCS0WRDBUS24 input)
			(pin PLBPPCS0WRDBUS23 input)
			(pin PLBPPCS0WRDBUS22 input)
			(pin PLBPPCS0WRDBUS21 input)
			(pin PLBPPCS0WRDBUS20 input)
			(pin PLBPPCS0WRDBUS19 input)
			(pin PLBPPCS0WRDBUS18 input)
			(pin PLBPPCS0WRDBUS17 input)
			(pin PLBPPCS0WRDBUS16 input)
			(pin PLBPPCS0WRDBUS15 input)
			(pin PLBPPCS0WRDBUS14 input)
			(pin PLBPPCS0WRDBUS13 input)
			(pin PLBPPCS0WRDBUS12 input)
			(pin PLBPPCS0WRDBUS11 input)
			(pin PLBPPCS0WRDBUS10 input)
			(pin PLBPPCS0WRDBUS9 input)
			(pin PLBPPCS0WRDBUS8 input)
			(pin PLBPPCS0WRDBUS7 input)
			(pin PLBPPCS0WRDBUS6 input)
			(pin PLBPPCS0WRDBUS5 input)
			(pin PLBPPCS0WRDBUS4 input)
			(pin PLBPPCS0WRDBUS3 input)
			(pin PLBPPCS0WRDBUS2 input)
			(pin PLBPPCS0WRDBUS1 input)
			(pin PLBPPCS0WRDBUS0 input)
			(pin PLBPPCS0WRBURST input)
			(pin PLBPPCS0UABUS31 input)
			(pin PLBPPCS0UABUS30 input)
			(pin PLBPPCS0UABUS29 input)
			(pin PLBPPCS0UABUS28 input)
			(pin PLBPPCS0TYPE2 input)
			(pin PLBPPCS0TYPE1 input)
			(pin PLBPPCS0TYPE0 input)
			(pin PLBPPCS0TATTRIBUTE15 input)
			(pin PLBPPCS0TATTRIBUTE14 input)
			(pin PLBPPCS0TATTRIBUTE13 input)
			(pin PLBPPCS0TATTRIBUTE12 input)
			(pin PLBPPCS0TATTRIBUTE11 input)
			(pin PLBPPCS0TATTRIBUTE10 input)
			(pin PLBPPCS0TATTRIBUTE9 input)
			(pin PLBPPCS0TATTRIBUTE8 input)
			(pin PLBPPCS0TATTRIBUTE7 input)
			(pin PLBPPCS0TATTRIBUTE6 input)
			(pin PLBPPCS0TATTRIBUTE5 input)
			(pin PLBPPCS0TATTRIBUTE4 input)
			(pin PLBPPCS0TATTRIBUTE3 input)
			(pin PLBPPCS0TATTRIBUTE2 input)
			(pin PLBPPCS0TATTRIBUTE1 input)
			(pin PLBPPCS0TATTRIBUTE0 input)
			(pin PLBPPCS0SIZE3 input)
			(pin PLBPPCS0SIZE2 input)
			(pin PLBPPCS0SIZE1 input)
			(pin PLBPPCS0SIZE0 input)
			(pin PLBPPCS0SAVALID input)
			(pin PLBPPCS0RNW input)
			(pin PLBPPCS0REQPRI1 input)
			(pin PLBPPCS0REQPRI0 input)
			(pin PLBPPCS0RDPRIM input)
			(pin PLBPPCS0RDPENDREQ input)
			(pin PLBPPCS0RDPENDPRI1 input)
			(pin PLBPPCS0RDPENDPRI0 input)
			(pin PLBPPCS0RDBURST input)
			(pin PLBPPCS0PAVALID input)
			(pin PLBPPCS0MSIZE1 input)
			(pin PLBPPCS0MSIZE0 input)
			(pin PLBPPCS0MASTERID1 input)
			(pin PLBPPCS0MASTERID0 input)
			(pin PLBPPCS0LOCKERR input)
			(pin PLBPPCS0BUSLOCK input)
			(pin PLBPPCS0BE15 input)
			(pin PLBPPCS0BE14 input)
			(pin PLBPPCS0BE13 input)
			(pin PLBPPCS0BE12 input)
			(pin PLBPPCS0BE11 input)
			(pin PLBPPCS0BE10 input)
			(pin PLBPPCS0BE9 input)
			(pin PLBPPCS0BE8 input)
			(pin PLBPPCS0BE7 input)
			(pin PLBPPCS0BE6 input)
			(pin PLBPPCS0BE5 input)
			(pin PLBPPCS0BE4 input)
			(pin PLBPPCS0BE3 input)
			(pin PLBPPCS0BE2 input)
			(pin PLBPPCS0BE1 input)
			(pin PLBPPCS0BE0 input)
			(pin PLBPPCS0ABUS31 input)
			(pin PLBPPCS0ABUS30 input)
			(pin PLBPPCS0ABUS29 input)
			(pin PLBPPCS0ABUS28 input)
			(pin PLBPPCS0ABUS27 input)
			(pin PLBPPCS0ABUS26 input)
			(pin PLBPPCS0ABUS25 input)
			(pin PLBPPCS0ABUS24 input)
			(pin PLBPPCS0ABUS23 input)
			(pin PLBPPCS0ABUS22 input)
			(pin PLBPPCS0ABUS21 input)
			(pin PLBPPCS0ABUS20 input)
			(pin PLBPPCS0ABUS19 input)
			(pin PLBPPCS0ABUS18 input)
			(pin PLBPPCS0ABUS17 input)
			(pin PLBPPCS0ABUS16 input)
			(pin PLBPPCS0ABUS15 input)
			(pin PLBPPCS0ABUS14 input)
			(pin PLBPPCS0ABUS13 input)
			(pin PLBPPCS0ABUS12 input)
			(pin PLBPPCS0ABUS11 input)
			(pin PLBPPCS0ABUS10 input)
			(pin PLBPPCS0ABUS9 input)
			(pin PLBPPCS0ABUS8 input)
			(pin PLBPPCS0ABUS7 input)
			(pin PLBPPCS0ABUS6 input)
			(pin PLBPPCS0ABUS5 input)
			(pin PLBPPCS0ABUS4 input)
			(pin PLBPPCS0ABUS3 input)
			(pin PLBPPCS0ABUS2 input)
			(pin PLBPPCS0ABUS1 input)
			(pin PLBPPCS0ABUS0 input)
			(pin PLBPPCS0ABORT input)
			(pin PLBPPCMWRDACK input)
			(pin PLBPPCMWRBTERM input)
			(pin PLBPPCMSSIZE1 input)
			(pin PLBPPCMSSIZE0 input)
			(pin PLBPPCMREARBITRATE input)
			(pin PLBPPCMRDWDADDR3 input)
			(pin PLBPPCMRDWDADDR2 input)
			(pin PLBPPCMRDWDADDR1 input)
			(pin PLBPPCMRDWDADDR0 input)
			(pin PLBPPCMRDDBUS127 input)
			(pin PLBPPCMRDDBUS126 input)
			(pin PLBPPCMRDDBUS125 input)
			(pin PLBPPCMRDDBUS124 input)
			(pin PLBPPCMRDDBUS123 input)
			(pin PLBPPCMRDDBUS122 input)
			(pin PLBPPCMRDDBUS121 input)
			(pin PLBPPCMRDDBUS120 input)
			(pin PLBPPCMRDDBUS119 input)
			(pin PLBPPCMRDDBUS118 input)
			(pin PLBPPCMRDDBUS117 input)
			(pin PLBPPCMRDDBUS116 input)
			(pin PLBPPCMRDDBUS115 input)
			(pin PLBPPCMRDDBUS114 input)
			(pin PLBPPCMRDDBUS113 input)
			(pin PLBPPCMRDDBUS112 input)
			(pin PLBPPCMRDDBUS111 input)
			(pin PLBPPCMRDDBUS110 input)
			(pin PLBPPCMRDDBUS109 input)
			(pin PLBPPCMRDDBUS108 input)
			(pin PLBPPCMRDDBUS107 input)
			(pin PLBPPCMRDDBUS106 input)
			(pin PLBPPCMRDDBUS105 input)
			(pin PLBPPCMRDDBUS104 input)
			(pin PLBPPCMRDDBUS103 input)
			(pin PLBPPCMRDDBUS102 input)
			(pin PLBPPCMRDDBUS101 input)
			(pin PLBPPCMRDDBUS100 input)
			(pin PLBPPCMRDDBUS99 input)
			(pin PLBPPCMRDDBUS98 input)
			(pin PLBPPCMRDDBUS97 input)
			(pin PLBPPCMRDDBUS96 input)
			(pin PLBPPCMRDDBUS95 input)
			(pin PLBPPCMRDDBUS94 input)
			(pin PLBPPCMRDDBUS93 input)
			(pin PLBPPCMRDDBUS92 input)
			(pin PLBPPCMRDDBUS91 input)
			(pin PLBPPCMRDDBUS90 input)
			(pin PLBPPCMRDDBUS89 input)
			(pin PLBPPCMRDDBUS88 input)
			(pin PLBPPCMRDDBUS87 input)
			(pin PLBPPCMRDDBUS86 input)
			(pin PLBPPCMRDDBUS85 input)
			(pin PLBPPCMRDDBUS84 input)
			(pin PLBPPCMRDDBUS83 input)
			(pin PLBPPCMRDDBUS82 input)
			(pin PLBPPCMRDDBUS81 input)
			(pin PLBPPCMRDDBUS80 input)
			(pin PLBPPCMRDDBUS79 input)
			(pin PLBPPCMRDDBUS78 input)
			(pin PLBPPCMRDDBUS77 input)
			(pin PLBPPCMRDDBUS76 input)
			(pin PLBPPCMRDDBUS75 input)
			(pin PLBPPCMRDDBUS74 input)
			(pin PLBPPCMRDDBUS73 input)
			(pin PLBPPCMRDDBUS72 input)
			(pin PLBPPCMRDDBUS71 input)
			(pin PLBPPCMRDDBUS70 input)
			(pin PLBPPCMRDDBUS69 input)
			(pin PLBPPCMRDDBUS68 input)
			(pin PLBPPCMRDDBUS67 input)
			(pin PLBPPCMRDDBUS66 input)
			(pin PLBPPCMRDDBUS65 input)
			(pin PLBPPCMRDDBUS64 input)
			(pin PLBPPCMRDDACK input)
			(pin PLBPPCMRDBTERM input)
			(pin PLBPPCMMBUSY input)
			(pin PLBPPCMADDRACK input)
			(pin LLDMA1TXDSTRDYN input)
			(pin LLDMA1RXSRCRDYN input)
			(pin LLDMA1RXSOPN input)
			(pin LLDMA1RXSOFN input)
			(pin LLDMA1RXREM3 input)
			(pin LLDMA1RXREM2 input)
			(pin LLDMA1RXREM1 input)
			(pin LLDMA1RXREM0 input)
			(pin LLDMA1RXEOPN input)
			(pin LLDMA1RXEOFN input)
			(pin LLDMA1RXD31 input)
			(pin LLDMA1RXD30 input)
			(pin LLDMA1RXD29 input)
			(pin LLDMA1RXD28 input)
			(pin LLDMA1RXD27 input)
			(pin LLDMA1RXD26 input)
			(pin LLDMA1RXD25 input)
			(pin LLDMA1RXD24 input)
			(pin LLDMA1RXD23 input)
			(pin LLDMA1RXD22 input)
			(pin LLDMA1RXD21 input)
			(pin LLDMA1RXD20 input)
			(pin LLDMA1RXD19 input)
			(pin LLDMA1RXD18 input)
			(pin LLDMA1RXD17 input)
			(pin LLDMA1RXD16 input)
			(pin LLDMA1RXD15 input)
			(pin LLDMA1RXD14 input)
			(pin LLDMA1RXD13 input)
			(pin LLDMA1RXD12 input)
			(pin LLDMA1RXD11 input)
			(pin LLDMA1RXD10 input)
			(pin LLDMA1RXD9 input)
			(pin LLDMA1RXD8 input)
			(pin LLDMA1RXD7 input)
			(pin LLDMA1RXD6 input)
			(pin LLDMA1RXD5 input)
			(pin LLDMA1RXD4 input)
			(pin LLDMA1RXD3 input)
			(pin LLDMA1RXD2 input)
			(pin LLDMA1RXD1 input)
			(pin LLDMA1RXD0 input)
			(pin LLDMA1RSTENGINEREQ input)
			(pin LLDMA0TXDSTRDYN input)
			(pin LLDMA0RXSRCRDYN input)
			(pin LLDMA0RXSOPN input)
			(pin LLDMA0RXSOFN input)
			(pin LLDMA0RXREM3 input)
			(pin LLDMA0RXREM2 input)
			(pin LLDMA0RXREM1 input)
			(pin LLDMA0RXREM0 input)
			(pin LLDMA0RXEOPN input)
			(pin LLDMA0RXEOFN input)
			(pin LLDMA0RXD31 input)
			(pin LLDMA0RXD30 input)
			(pin LLDMA0RXD29 input)
			(pin LLDMA0RXD28 input)
			(pin LLDMA0RXD27 input)
			(pin LLDMA0RXD26 input)
			(pin LLDMA0RXD25 input)
			(pin LLDMA0RXD24 input)
			(pin LLDMA0RXD23 input)
			(pin LLDMA0RXD22 input)
			(pin LLDMA0RXD21 input)
			(pin LLDMA0RXD20 input)
			(pin LLDMA0RXD19 input)
			(pin LLDMA0RXD18 input)
			(pin LLDMA0RXD17 input)
			(pin LLDMA0RXD16 input)
			(pin LLDMA0RXD15 input)
			(pin LLDMA0RXD14 input)
			(pin LLDMA0RXD13 input)
			(pin LLDMA0RXD12 input)
			(pin LLDMA0RXD11 input)
			(pin LLDMA0RXD10 input)
			(pin LLDMA0RXD9 input)
			(pin LLDMA0RXD8 input)
			(pin LLDMA0RXD7 input)
			(pin LLDMA0RXD6 input)
			(pin LLDMA0RXD5 input)
			(pin LLDMA0RXD4 input)
			(pin LLDMA0RXD3 input)
			(pin LLDMA0RXD2 input)
			(pin LLDMA0RXD1 input)
			(pin LLDMA0RXD0 input)
			(pin LLDMA0RSTENGINEREQ input)
			(pin JTGC440TCK input)
			(pin FCMAPUSTOREDATA127 input)
			(pin FCMAPUSTOREDATA126 input)
			(pin FCMAPUSTOREDATA125 input)
			(pin FCMAPUSTOREDATA124 input)
			(pin FCMAPUSTOREDATA123 input)
			(pin FCMAPUSTOREDATA122 input)
			(pin FCMAPUSTOREDATA121 input)
			(pin FCMAPUSTOREDATA120 input)
			(pin FCMAPUSTOREDATA119 input)
			(pin FCMAPUSTOREDATA118 input)
			(pin FCMAPUSTOREDATA117 input)
			(pin FCMAPUSTOREDATA116 input)
			(pin FCMAPUSTOREDATA115 input)
			(pin FCMAPUSTOREDATA114 input)
			(pin FCMAPUSTOREDATA113 input)
			(pin FCMAPUSTOREDATA112 input)
			(pin FCMAPUSTOREDATA111 input)
			(pin FCMAPUSTOREDATA110 input)
			(pin FCMAPUSTOREDATA109 input)
			(pin FCMAPUSTOREDATA108 input)
			(pin FCMAPUSTOREDATA107 input)
			(pin FCMAPUSTOREDATA106 input)
			(pin FCMAPUSTOREDATA105 input)
			(pin FCMAPUSTOREDATA104 input)
			(pin FCMAPUSTOREDATA103 input)
			(pin FCMAPUSTOREDATA102 input)
			(pin FCMAPUSTOREDATA101 input)
			(pin FCMAPUSTOREDATA100 input)
			(pin FCMAPUSTOREDATA99 input)
			(pin FCMAPUSTOREDATA98 input)
			(pin FCMAPUSTOREDATA97 input)
			(pin FCMAPUSTOREDATA96 input)
			(pin FCMAPUSTOREDATA95 input)
			(pin FCMAPUSTOREDATA94 input)
			(pin FCMAPUSTOREDATA93 input)
			(pin FCMAPUSTOREDATA92 input)
			(pin FCMAPUSTOREDATA91 input)
			(pin FCMAPUSTOREDATA90 input)
			(pin FCMAPUSTOREDATA89 input)
			(pin FCMAPUSTOREDATA88 input)
			(pin FCMAPUSTOREDATA87 input)
			(pin FCMAPUSTOREDATA86 input)
			(pin FCMAPUSTOREDATA85 input)
			(pin FCMAPUSTOREDATA84 input)
			(pin FCMAPUSTOREDATA83 input)
			(pin FCMAPUSTOREDATA82 input)
			(pin FCMAPUSTOREDATA81 input)
			(pin FCMAPUSTOREDATA80 input)
			(pin FCMAPUSTOREDATA79 input)
			(pin FCMAPUSTOREDATA78 input)
			(pin FCMAPUSTOREDATA77 input)
			(pin FCMAPUSTOREDATA76 input)
			(pin FCMAPUSTOREDATA75 input)
			(pin FCMAPUSTOREDATA74 input)
			(pin FCMAPUSTOREDATA73 input)
			(pin FCMAPUSTOREDATA72 input)
			(pin FCMAPUSTOREDATA71 input)
			(pin FCMAPUSTOREDATA70 input)
			(pin FCMAPUSTOREDATA69 input)
			(pin FCMAPUSTOREDATA68 input)
			(pin FCMAPUSTOREDATA67 input)
			(pin FCMAPUSTOREDATA66 input)
			(pin FCMAPUSTOREDATA65 input)
			(pin FCMAPUSTOREDATA64 input)
			(pin FCMAPUSTOREDATA63 input)
			(pin FCMAPUSTOREDATA62 input)
			(pin FCMAPUSTOREDATA61 input)
			(pin FCMAPUSTOREDATA60 input)
			(pin FCMAPUSTOREDATA59 input)
			(pin FCMAPUSTOREDATA58 input)
			(pin FCMAPUSTOREDATA57 input)
			(pin FCMAPUSTOREDATA56 input)
			(pin FCMAPUSTOREDATA55 input)
			(pin FCMAPUSTOREDATA54 input)
			(pin FCMAPUSTOREDATA53 input)
			(pin FCMAPUSTOREDATA52 input)
			(pin FCMAPUSTOREDATA51 input)
			(pin FCMAPUSTOREDATA50 input)
			(pin FCMAPUSTOREDATA49 input)
			(pin FCMAPUSTOREDATA48 input)
			(pin FCMAPUSTOREDATA47 input)
			(pin FCMAPUSTOREDATA46 input)
			(pin FCMAPUSTOREDATA45 input)
			(pin FCMAPUSTOREDATA44 input)
			(pin FCMAPUSTOREDATA43 input)
			(pin FCMAPUSTOREDATA42 input)
			(pin FCMAPUSTOREDATA41 input)
			(pin FCMAPUSTOREDATA40 input)
			(pin FCMAPUSTOREDATA39 input)
			(pin FCMAPUSTOREDATA38 input)
			(pin FCMAPUSTOREDATA37 input)
			(pin FCMAPUSTOREDATA36 input)
			(pin FCMAPUSTOREDATA35 input)
			(pin FCMAPUSTOREDATA34 input)
			(pin FCMAPUSTOREDATA33 input)
			(pin FCMAPUSTOREDATA32 input)
			(pin FCMAPUSTOREDATA31 input)
			(pin FCMAPUSTOREDATA30 input)
			(pin FCMAPUSTOREDATA29 input)
			(pin FCMAPUSTOREDATA28 input)
			(pin FCMAPUSTOREDATA27 input)
			(pin FCMAPUSTOREDATA26 input)
			(pin FCMAPUSTOREDATA25 input)
			(pin FCMAPUSTOREDATA24 input)
			(pin FCMAPUSTOREDATA23 input)
			(pin FCMAPUSTOREDATA22 input)
			(pin FCMAPUSTOREDATA21 input)
			(pin FCMAPUSTOREDATA20 input)
			(pin FCMAPUSTOREDATA19 input)
			(pin FCMAPUSTOREDATA18 input)
			(pin FCMAPUSTOREDATA17 input)
			(pin FCMAPUSTOREDATA16 input)
			(pin FCMAPUSTOREDATA15 input)
			(pin FCMAPUSTOREDATA14 input)
			(pin FCMAPUSTOREDATA13 input)
			(pin FCMAPUSTOREDATA12 input)
			(pin FCMAPUSTOREDATA11 input)
			(pin FCMAPUSTOREDATA10 input)
			(pin FCMAPUSTOREDATA9 input)
			(pin FCMAPUSTOREDATA8 input)
			(pin FCMAPUSTOREDATA7 input)
			(pin FCMAPUSTOREDATA6 input)
			(pin FCMAPUSTOREDATA5 input)
			(pin FCMAPUSTOREDATA4 input)
			(pin FCMAPUSTOREDATA3 input)
			(pin FCMAPUSTOREDATA2 input)
			(pin FCMAPUSTOREDATA1 input)
			(pin FCMAPUSTOREDATA0 input)
			(pin FCMAPUSLEEPNOTREADY input)
			(pin FCMAPURESULTVALID input)
			(pin FCMAPURESULT31 input)
			(pin FCMAPURESULT30 input)
			(pin FCMAPURESULT29 input)
			(pin FCMAPURESULT28 input)
			(pin FCMAPURESULT27 input)
			(pin FCMAPURESULT26 input)
			(pin FCMAPURESULT25 input)
			(pin FCMAPURESULT24 input)
			(pin FCMAPURESULT23 input)
			(pin FCMAPURESULT22 input)
			(pin FCMAPURESULT21 input)
			(pin FCMAPURESULT20 input)
			(pin FCMAPURESULT19 input)
			(pin FCMAPURESULT18 input)
			(pin FCMAPURESULT17 input)
			(pin FCMAPURESULT16 input)
			(pin FCMAPURESULT15 input)
			(pin FCMAPURESULT14 input)
			(pin FCMAPURESULT13 input)
			(pin FCMAPURESULT12 input)
			(pin FCMAPURESULT11 input)
			(pin FCMAPURESULT10 input)
			(pin FCMAPURESULT9 input)
			(pin FCMAPURESULT8 input)
			(pin FCMAPURESULT7 input)
			(pin FCMAPURESULT6 input)
			(pin FCMAPURESULT5 input)
			(pin FCMAPURESULT4 input)
			(pin FCMAPURESULT3 input)
			(pin FCMAPURESULT2 input)
			(pin FCMAPURESULT1 input)
			(pin FCMAPURESULT0 input)
			(pin FCMAPUFPSCRFEX input)
			(pin FCMAPUEXCEPTION input)
			(pin FCMAPUDONE input)
			(pin FCMAPUCR3 input)
			(pin FCMAPUCR2 input)
			(pin FCMAPUCR1 input)
			(pin FCMAPUCR0 input)
			(pin FCMAPUCONFIRMINSTR input)
			(pin DMA1TXIRQ output)
			(pin DMA1RXIRQ output)
			(pin DMA1LLTXSRCRDYN output)
			(pin DMA1LLTXSOPN output)
			(pin DMA1LLTXSOFN output)
			(pin DMA1LLTXREM3 output)
			(pin DMA1LLTXREM2 output)
			(pin DMA1LLTXREM1 output)
			(pin DMA1LLTXREM0 output)
			(pin DMA1LLTXEOPN output)
			(pin DMA1LLTXEOFN output)
			(pin DMA1LLTXD31 output)
			(pin DMA1LLTXD30 output)
			(pin DMA1LLTXD29 output)
			(pin DMA1LLTXD28 output)
			(pin DMA1LLTXD27 output)
			(pin DMA1LLTXD26 output)
			(pin DMA1LLTXD25 output)
			(pin DMA1LLTXD24 output)
			(pin DMA1LLTXD23 output)
			(pin DMA1LLTXD22 output)
			(pin DMA1LLTXD21 output)
			(pin DMA1LLTXD20 output)
			(pin DMA1LLTXD19 output)
			(pin DMA1LLTXD18 output)
			(pin DMA1LLTXD17 output)
			(pin DMA1LLTXD16 output)
			(pin DMA1LLTXD15 output)
			(pin DMA1LLTXD14 output)
			(pin DMA1LLTXD13 output)
			(pin DMA1LLTXD12 output)
			(pin DMA1LLTXD11 output)
			(pin DMA1LLTXD10 output)
			(pin DMA1LLTXD9 output)
			(pin DMA1LLTXD8 output)
			(pin DMA1LLTXD7 output)
			(pin DMA1LLTXD6 output)
			(pin DMA1LLTXD5 output)
			(pin DMA1LLTXD4 output)
			(pin DMA1LLTXD3 output)
			(pin DMA1LLTXD2 output)
			(pin DMA1LLTXD1 output)
			(pin DMA1LLTXD0 output)
			(pin DMA1LLRXDSTRDYN output)
			(pin DMA1LLRSTENGINEACK output)
			(pin DMA0TXIRQ output)
			(pin DMA0RXIRQ output)
			(pin DMA0LLTXSRCRDYN output)
			(pin DMA0LLTXSOPN output)
			(pin DMA0LLTXSOFN output)
			(pin DMA0LLTXREM3 output)
			(pin DMA0LLTXREM2 output)
			(pin DMA0LLTXREM1 output)
			(pin DMA0LLTXREM0 output)
			(pin DMA0LLTXEOPN output)
			(pin DMA0LLTXEOFN output)
			(pin DMA0LLTXD31 output)
			(pin DMA0LLTXD30 output)
			(pin DMA0LLTXD29 output)
			(pin DMA0LLTXD28 output)
			(pin DMA0LLTXD27 output)
			(pin DMA0LLTXD26 output)
			(pin DMA0LLTXD25 output)
			(pin DMA0LLTXD24 output)
			(pin DMA0LLTXD23 output)
			(pin DMA0LLTXD22 output)
			(pin DMA0LLTXD21 output)
			(pin DMA0LLTXD20 output)
			(pin DMA0LLTXD19 output)
			(pin DMA0LLTXD18 output)
			(pin DMA0LLTXD17 output)
			(pin DMA0LLTXD16 output)
			(pin DMA0LLTXD15 output)
			(pin DMA0LLTXD14 output)
			(pin DMA0LLTXD13 output)
			(pin DMA0LLTXD12 output)
			(pin DMA0LLTXD11 output)
			(pin DMA0LLTXD10 output)
			(pin DMA0LLTXD9 output)
			(pin DMA0LLTXD8 output)
			(pin DMA0LLTXD7 output)
			(pin DMA0LLTXD6 output)
			(pin DMA0LLTXD5 output)
			(pin DMA0LLTXD4 output)
			(pin DMA0LLTXD3 output)
			(pin DMA0LLTXD2 output)
			(pin DMA0LLTXD1 output)
			(pin DMA0LLTXD0 output)
			(pin DMA0LLRXDSTRDYN output)
			(pin DMA0LLRSTENGINEACK output)
			(pin DCRPPCDMTIMEOUTWAIT input)
			(pin DCRPPCDMDBUSIN31 input)
			(pin DCRPPCDMDBUSIN30 input)
			(pin DCRPPCDMDBUSIN29 input)
			(pin DCRPPCDMDBUSIN28 input)
			(pin DCRPPCDMDBUSIN27 input)
			(pin DCRPPCDMDBUSIN26 input)
			(pin DCRPPCDMDBUSIN25 input)
			(pin DCRPPCDMDBUSIN24 input)
			(pin DCRPPCDMDBUSIN23 input)
			(pin DCRPPCDMDBUSIN22 input)
			(pin DCRPPCDMDBUSIN21 input)
			(pin DCRPPCDMDBUSIN20 input)
			(pin DCRPPCDMDBUSIN19 input)
			(pin DCRPPCDMDBUSIN18 input)
			(pin DCRPPCDMDBUSIN17 input)
			(pin DCRPPCDMDBUSIN16 input)
			(pin DCRPPCDMACK input)
			(pin DBGC440UNCONDDEBUGEVENT input)
			(pin DBGC440SYSTEMSTATUS4 input)
			(pin DBGC440SYSTEMSTATUS3 input)
			(pin DBGC440SYSTEMSTATUS2 input)
			(pin DBGC440SYSTEMSTATUS1 input)
			(pin DBGC440SYSTEMSTATUS0 input)
			(pin DBGC440DEBUGHALT input)
			(pin CPMPPCS0PLBCLK input)
			(pin CPMPPCMPLBCLK input)
			(pin CPMINTERCONNECTCLKNTO1 input)
			(pin CPMDMA1LLCLK input)
			(pin CPMDMA0LLCLK input)
			(pin CPMDCRCLK input)
			(pin CPMC440TIMERCLOCK input)
			(pin C440TRCTRIGGEREVENTTYPE13 output)
			(pin C440TRCTRIGGEREVENTTYPE12 output)
			(pin C440TRCTRIGGEREVENTTYPE11 output)
			(pin C440TRCTRIGGEREVENTTYPE10 output)
			(pin C440TRCTRIGGEREVENTTYPE9 output)
			(pin C440TRCTRIGGEREVENTTYPE8 output)
			(pin C440TRCTRIGGEREVENTTYPE7 output)
			(pin C440TRCTRIGGEREVENTTYPE6 output)
			(pin C440TRCTRIGGEREVENTTYPE5 output)
			(pin C440TRCTRIGGEREVENTTYPE4 output)
			(pin C440TRCTRIGGEREVENTTYPE3 output)
			(pin C440TRCTRIGGEREVENTTYPE2 output)
			(pin C440TRCTRIGGEREVENTTYPE1 output)
			(pin C440TRCTRIGGEREVENTTYPE0 output)
			(pin C440TRCTRIGGEREVENTOUT output)
			(pin C440TRCTRACESTATUS6 output)
			(pin C440TRCTRACESTATUS5 output)
			(pin C440TRCTRACESTATUS4 output)
			(pin C440TRCTRACESTATUS3 output)
			(pin C440TRCTRACESTATUS2 output)
			(pin C440TRCTRACESTATUS1 output)
			(pin C440TRCTRACESTATUS0 output)
			(pin C440TRCEXECUTIONSTATUS4 output)
			(pin C440TRCEXECUTIONSTATUS3 output)
			(pin C440TRCEXECUTIONSTATUS2 output)
			(pin C440TRCEXECUTIONSTATUS1 output)
			(pin C440TRCEXECUTIONSTATUS0 output)
			(pin C440TRCCYCLE output)
			(pin C440TRCBRANCHSTATUS2 output)
			(pin C440TRCBRANCHSTATUS1 output)
			(pin C440TRCBRANCHSTATUS0 output)
			(pin C440MACHINECHECK output)
			(pin C440DBGSYSTEMCONTROL7 output)
			(pin C440DBGSYSTEMCONTROL6 output)
			(pin C440DBGSYSTEMCONTROL5 output)
			(pin C440DBGSYSTEMCONTROL4 output)
			(pin C440DBGSYSTEMCONTROL3 output)
			(pin C440DBGSYSTEMCONTROL2 output)
			(pin C440DBGSYSTEMCONTROL1 output)
			(pin C440DBGSYSTEMCONTROL0 output)
			(pin C440CPMWDIRPTREQ output)
			(pin C440CPMTIMERRESETREQ output)
			(pin C440CPMMSREE output)
			(pin C440CPMMSRCE output)
			(pin C440CPMFITIRPTREQ output)
			(pin C440CPMDECIRPTREQ output)
			(pin C440CPMCORESLEEPREQ output)
			(pin C440CPMCLOCKFB output)
			(pin C440CPMCLOCKDCURDFB output)
			(pin APUFCMWRITEBACKOK output)
			(pin APUFCMRBDATA31 output)
			(pin APUFCMRBDATA30 output)
			(pin APUFCMRBDATA29 output)
			(pin APUFCMRBDATA28 output)
			(pin APUFCMRBDATA27 output)
			(pin APUFCMRBDATA26 output)
			(pin APUFCMRBDATA25 output)
			(pin APUFCMRBDATA24 output)
			(pin APUFCMRBDATA23 output)
			(pin APUFCMRBDATA22 output)
			(pin APUFCMRBDATA21 output)
			(pin APUFCMRBDATA20 output)
			(pin APUFCMRBDATA19 output)
			(pin APUFCMRBDATA18 output)
			(pin APUFCMRBDATA17 output)
			(pin APUFCMRBDATA16 output)
			(pin APUFCMRBDATA15 output)
			(pin APUFCMRBDATA14 output)
			(pin APUFCMRBDATA13 output)
			(pin APUFCMRBDATA12 output)
			(pin APUFCMRBDATA11 output)
			(pin APUFCMRBDATA10 output)
			(pin APUFCMRBDATA9 output)
			(pin APUFCMRBDATA8 output)
			(pin APUFCMRBDATA7 output)
			(pin APUFCMRBDATA6 output)
			(pin APUFCMRBDATA5 output)
			(pin APUFCMRBDATA4 output)
			(pin APUFCMRBDATA3 output)
			(pin APUFCMRBDATA2 output)
			(pin APUFCMRBDATA1 output)
			(pin APUFCMRBDATA0 output)
			(pin APUFCMRADATA31 output)
			(pin APUFCMRADATA30 output)
			(pin APUFCMRADATA29 output)
			(pin APUFCMRADATA28 output)
			(pin APUFCMRADATA27 output)
			(pin APUFCMRADATA26 output)
			(pin APUFCMRADATA25 output)
			(pin APUFCMRADATA24 output)
			(pin APUFCMRADATA23 output)
			(pin APUFCMRADATA22 output)
			(pin APUFCMRADATA21 output)
			(pin APUFCMRADATA20 output)
			(pin APUFCMRADATA19 output)
			(pin APUFCMRADATA18 output)
			(pin APUFCMRADATA17 output)
			(pin APUFCMRADATA16 output)
			(pin APUFCMRADATA15 output)
			(pin APUFCMRADATA14 output)
			(pin APUFCMRADATA13 output)
			(pin APUFCMRADATA12 output)
			(pin APUFCMRADATA11 output)
			(pin APUFCMRADATA10 output)
			(pin APUFCMRADATA9 output)
			(pin APUFCMRADATA8 output)
			(pin APUFCMRADATA7 output)
			(pin APUFCMRADATA6 output)
			(pin APUFCMRADATA5 output)
			(pin APUFCMRADATA4 output)
			(pin APUFCMRADATA3 output)
			(pin APUFCMRADATA2 output)
			(pin APUFCMRADATA1 output)
			(pin APUFCMRADATA0 output)
			(pin APUFCMOPERANDVALID output)
			(pin APUFCMNEXTINSTRREADY output)
			(pin APUFCMMSRFE1 output)
			(pin APUFCMMSRFE0 output)
			(pin APUFCMLOADDVALID output)
			(pin APUFCMLOADDATA127 output)
			(pin APUFCMLOADDATA126 output)
			(pin APUFCMLOADDATA125 output)
			(pin APUFCMLOADDATA124 output)
			(pin APUFCMLOADDATA123 output)
			(pin APUFCMLOADDATA122 output)
			(pin APUFCMLOADDATA121 output)
			(pin APUFCMLOADDATA120 output)
			(pin APUFCMLOADDATA119 output)
			(pin APUFCMLOADDATA118 output)
			(pin APUFCMLOADDATA117 output)
			(pin APUFCMLOADDATA116 output)
			(pin APUFCMLOADDATA115 output)
			(pin APUFCMLOADDATA114 output)
			(pin APUFCMLOADDATA113 output)
			(pin APUFCMLOADDATA112 output)
			(pin APUFCMLOADDATA111 output)
			(pin APUFCMLOADDATA110 output)
			(pin APUFCMLOADDATA109 output)
			(pin APUFCMLOADDATA108 output)
			(pin APUFCMLOADDATA107 output)
			(pin APUFCMLOADDATA106 output)
			(pin APUFCMLOADDATA105 output)
			(pin APUFCMLOADDATA104 output)
			(pin APUFCMLOADDATA103 output)
			(pin APUFCMLOADDATA102 output)
			(pin APUFCMLOADDATA101 output)
			(pin APUFCMLOADDATA100 output)
			(pin APUFCMLOADDATA99 output)
			(pin APUFCMLOADDATA98 output)
			(pin APUFCMLOADDATA97 output)
			(pin APUFCMLOADDATA96 output)
			(pin APUFCMLOADDATA95 output)
			(pin APUFCMLOADDATA94 output)
			(pin APUFCMLOADDATA93 output)
			(pin APUFCMLOADDATA92 output)
			(pin APUFCMLOADDATA91 output)
			(pin APUFCMLOADDATA90 output)
			(pin APUFCMLOADDATA89 output)
			(pin APUFCMLOADDATA88 output)
			(pin APUFCMLOADDATA87 output)
			(pin APUFCMLOADDATA86 output)
			(pin APUFCMLOADDATA85 output)
			(pin APUFCMLOADDATA84 output)
			(pin APUFCMLOADDATA83 output)
			(pin APUFCMLOADDATA82 output)
			(pin APUFCMLOADDATA81 output)
			(pin APUFCMLOADDATA80 output)
			(pin APUFCMLOADDATA79 output)
			(pin APUFCMLOADDATA78 output)
			(pin APUFCMLOADDATA77 output)
			(pin APUFCMLOADDATA76 output)
			(pin APUFCMLOADDATA75 output)
			(pin APUFCMLOADDATA74 output)
			(pin APUFCMLOADDATA73 output)
			(pin APUFCMLOADDATA72 output)
			(pin APUFCMLOADDATA71 output)
			(pin APUFCMLOADDATA70 output)
			(pin APUFCMLOADDATA69 output)
			(pin APUFCMLOADDATA68 output)
			(pin APUFCMLOADDATA67 output)
			(pin APUFCMLOADDATA66 output)
			(pin APUFCMLOADDATA65 output)
			(pin APUFCMLOADDATA64 output)
			(pin APUFCMLOADDATA63 output)
			(pin APUFCMLOADDATA62 output)
			(pin APUFCMLOADDATA61 output)
			(pin APUFCMLOADDATA60 output)
			(pin APUFCMLOADDATA59 output)
			(pin APUFCMLOADDATA58 output)
			(pin APUFCMLOADDATA57 output)
			(pin APUFCMLOADDATA56 output)
			(pin APUFCMLOADDATA55 output)
			(pin APUFCMLOADDATA54 output)
			(pin APUFCMLOADDATA53 output)
			(pin APUFCMLOADDATA52 output)
			(pin APUFCMLOADDATA51 output)
			(pin APUFCMLOADDATA50 output)
			(pin APUFCMLOADDATA49 output)
			(pin APUFCMLOADDATA48 output)
			(pin APUFCMLOADDATA47 output)
			(pin APUFCMLOADDATA46 output)
			(pin APUFCMLOADDATA45 output)
			(pin APUFCMLOADDATA44 output)
			(pin APUFCMLOADDATA43 output)
			(pin APUFCMLOADDATA42 output)
			(pin APUFCMLOADDATA41 output)
			(pin APUFCMLOADDATA40 output)
			(pin APUFCMLOADDATA39 output)
			(pin APUFCMLOADDATA38 output)
			(pin APUFCMLOADDATA37 output)
			(pin APUFCMLOADDATA36 output)
			(pin APUFCMLOADDATA35 output)
			(pin APUFCMLOADDATA34 output)
			(pin APUFCMLOADDATA33 output)
			(pin APUFCMLOADDATA32 output)
			(pin APUFCMLOADDATA31 output)
			(pin APUFCMLOADDATA30 output)
			(pin APUFCMLOADDATA29 output)
			(pin APUFCMLOADDATA28 output)
			(pin APUFCMLOADDATA27 output)
			(pin APUFCMLOADDATA26 output)
			(pin APUFCMLOADDATA25 output)
			(pin APUFCMLOADDATA24 output)
			(pin APUFCMLOADDATA23 output)
			(pin APUFCMLOADDATA22 output)
			(pin APUFCMLOADDATA21 output)
			(pin APUFCMLOADDATA20 output)
			(pin APUFCMLOADDATA19 output)
			(pin APUFCMLOADDATA18 output)
			(pin APUFCMLOADDATA17 output)
			(pin APUFCMLOADDATA16 output)
			(pin APUFCMLOADDATA15 output)
			(pin APUFCMLOADDATA14 output)
			(pin APUFCMLOADDATA13 output)
			(pin APUFCMLOADDATA12 output)
			(pin APUFCMLOADDATA11 output)
			(pin APUFCMLOADDATA10 output)
			(pin APUFCMLOADDATA9 output)
			(pin APUFCMLOADDATA8 output)
			(pin APUFCMLOADDATA7 output)
			(pin APUFCMLOADDATA6 output)
			(pin APUFCMLOADDATA5 output)
			(pin APUFCMLOADDATA4 output)
			(pin APUFCMLOADDATA3 output)
			(pin APUFCMLOADDATA2 output)
			(pin APUFCMLOADDATA1 output)
			(pin APUFCMLOADDATA0 output)
			(pin APUFCMLOADBYTEADDR3 output)
			(pin APUFCMLOADBYTEADDR2 output)
			(pin APUFCMLOADBYTEADDR1 output)
			(pin APUFCMLOADBYTEADDR0 output)
			(pin APUFCMINSTRVALID output)
			(pin APUFCMINSTRUCTION31 output)
			(pin APUFCMINSTRUCTION30 output)
			(pin APUFCMINSTRUCTION29 output)
			(pin APUFCMINSTRUCTION28 output)
			(pin APUFCMINSTRUCTION27 output)
			(pin APUFCMINSTRUCTION26 output)
			(pin APUFCMINSTRUCTION25 output)
			(pin APUFCMINSTRUCTION24 output)
			(pin APUFCMINSTRUCTION23 output)
			(pin APUFCMINSTRUCTION22 output)
			(pin APUFCMINSTRUCTION21 output)
			(pin APUFCMINSTRUCTION20 output)
			(pin APUFCMINSTRUCTION19 output)
			(pin APUFCMINSTRUCTION18 output)
			(pin APUFCMINSTRUCTION17 output)
			(pin APUFCMINSTRUCTION16 output)
			(pin APUFCMINSTRUCTION15 output)
			(pin APUFCMINSTRUCTION14 output)
			(pin APUFCMINSTRUCTION13 output)
			(pin APUFCMINSTRUCTION12 output)
			(pin APUFCMINSTRUCTION11 output)
			(pin APUFCMINSTRUCTION10 output)
			(pin APUFCMINSTRUCTION9 output)
			(pin APUFCMINSTRUCTION8 output)
			(pin APUFCMINSTRUCTION7 output)
			(pin APUFCMINSTRUCTION6 output)
			(pin APUFCMINSTRUCTION5 output)
			(pin APUFCMINSTRUCTION4 output)
			(pin APUFCMINSTRUCTION3 output)
			(pin APUFCMINSTRUCTION2 output)
			(pin APUFCMINSTRUCTION1 output)
			(pin APUFCMINSTRUCTION0 output)
			(pin APUFCMFLUSH output)
			(pin APUFCMENDIAN output)
			(pin APUFCMDECUDIVALID output)
			(pin APUFCMDECUDI3 output)
			(pin APUFCMDECUDI2 output)
			(pin APUFCMDECUDI1 output)
			(pin APUFCMDECUDI0 output)
			(pin APUFCMDECSTORE output)
			(pin APUFCMDECNONAUTON output)
			(pin APUFCMDECLOAD output)
			(pin APUFCMDECLDSTXFERSIZE2 output)
			(pin APUFCMDECLDSTXFERSIZE1 output)
			(pin APUFCMDECLDSTXFERSIZE0 output)
			(pin APUFCMDECFPUOP output)
			(pin TSTPPCSCANIN15 input)
			(pin TSTPPCSCANIN14 input)
			(pin TSTPPCSCANIN13 input)
			(pin TSTPPCSCANIN12 input)
			(pin TSTPPCSCANIN11 input)
			(pin TSTPPCSCANIN10 input)
			(pin TSTPPCSCANIN9 input)
			(pin TSTPPCSCANIN8 input)
			(pin TSTPPCSCANIN7 input)
			(pin TSTPPCSCANIN6 input)
			(pin TSTPPCSCANIN5 input)
			(pin TSTPPCSCANIN4 input)
			(pin TSTPPCSCANIN3 input)
			(pin TSTPPCSCANIN2 input)
			(pin TSTPPCSCANIN1 input)
			(pin TSTPPCSCANIN0 input)
			(pin TSTPPCSCANENABLEN input)
			(pin TSTC440TESTMODEN input)
			(pin TSTC440TESTCNTLPOINTN input)
			(pin TSTC440SCANENABLEN input)
			(pin TIEPPCTESTENABLEN input)
			(pin TIEC440PVRTEST27 input)
			(pin TIEC440PVRTEST26 input)
			(pin TIEC440PVRTEST25 input)
			(pin TIEC440PVRTEST24 input)
			(pin TIEC440PVRTEST23 input)
			(pin TIEC440PVRTEST22 input)
			(pin TIEC440PVRTEST21 input)
			(pin TIEC440PVRTEST20 input)
			(pin TIEC440PVRTEST19 input)
			(pin TIEC440PVRTEST18 input)
			(pin TIEC440PVRTEST17 input)
			(pin TIEC440PVRTEST16 input)
			(pin TIEC440PVRTEST15 input)
			(pin TIEC440PVRTEST14 input)
			(pin TIEC440PVRTEST13 input)
			(pin TIEC440PVRTEST12 input)
			(pin TIEC440PVRTEST11 input)
			(pin TIEC440PVRTEST10 input)
			(pin TIEC440PVRTEST9 input)
			(pin TIEC440PVRTEST8 input)
			(pin TIEC440PVRTEST7 input)
			(pin TIEC440PVRTEST6 input)
			(pin TIEC440PVRTEST5 input)
			(pin TIEC440PVRTEST4 input)
			(pin TIEC440PVRTEST3 input)
			(pin TIEC440PVRTEST2 input)
			(pin TIEC440PVRTEST1 input)
			(pin TIEC440PVRTEST0 input)
			(pin TIEC440PVR31 input)
			(pin TIEC440PVR30 input)
			(pin TIEC440PVR29 input)
			(pin TIEC440PVR28 input)
			(pin TIEC440PIR31 input)
			(pin TIEC440PIR30 input)
			(pin TIEC440PIR29 input)
			(pin TIEC440PIR28 input)
			(pin RSTC440RESETSYSTEM input)
			(pin RSTC440RESETCORE input)
			(pin RSTC440RESETCHIP input)
			(pin PPCTSTSCANOUT15 output)
			(pin PPCTSTSCANOUT14 output)
			(pin PPCTSTSCANOUT13 output)
			(pin PPCTSTSCANOUT12 output)
			(pin PPCTSTSCANOUT11 output)
			(pin PPCTSTSCANOUT10 output)
			(pin PPCTSTSCANOUT9 output)
			(pin PPCTSTSCANOUT8 output)
			(pin PPCTSTSCANOUT7 output)
			(pin PPCTSTSCANOUT6 output)
			(pin PPCTSTSCANOUT5 output)
			(pin PPCTSTSCANOUT4 output)
			(pin PPCTSTSCANOUT3 output)
			(pin PPCTSTSCANOUT2 output)
			(pin PPCTSTSCANOUT1 output)
			(pin PPCTSTSCANOUT0 output)
			(pin PPCDSDCRTIMEOUTWAIT output)
			(pin PPCDSDCRDBUSIN31 output)
			(pin PPCDSDCRDBUSIN30 output)
			(pin PPCDSDCRDBUSIN29 output)
			(pin PPCDSDCRDBUSIN28 output)
			(pin PPCDSDCRDBUSIN27 output)
			(pin PPCDSDCRDBUSIN26 output)
			(pin PPCDSDCRDBUSIN25 output)
			(pin PPCDSDCRDBUSIN24 output)
			(pin PPCDSDCRDBUSIN23 output)
			(pin PPCDSDCRDBUSIN22 output)
			(pin PPCDSDCRDBUSIN21 output)
			(pin PPCDSDCRDBUSIN20 output)
			(pin PPCDSDCRDBUSIN19 output)
			(pin PPCDSDCRDBUSIN18 output)
			(pin PPCDSDCRDBUSIN17 output)
			(pin PPCDSDCRDBUSIN16 output)
			(pin PPCDSDCRDBUSIN15 output)
			(pin PPCDSDCRDBUSIN14 output)
			(pin PPCDSDCRDBUSIN13 output)
			(pin PPCDSDCRDBUSIN12 output)
			(pin PPCDSDCRDBUSIN11 output)
			(pin PPCDSDCRDBUSIN10 output)
			(pin PPCDSDCRDBUSIN9 output)
			(pin PPCDSDCRDBUSIN8 output)
			(pin PPCDSDCRDBUSIN7 output)
			(pin PPCDSDCRDBUSIN6 output)
			(pin PPCDSDCRDBUSIN5 output)
			(pin PPCDSDCRDBUSIN4 output)
			(pin PPCDSDCRDBUSIN3 output)
			(pin PPCDSDCRDBUSIN2 output)
			(pin PPCDSDCRDBUSIN1 output)
			(pin PPCDSDCRDBUSIN0 output)
			(pin PPCDSDCRACK output)
			(pin PPCDIAGPORTC3 output)
			(pin PPCDIAGPORTC2 output)
			(pin PPCDIAGPORTC1 output)
			(pin PPCDIAGPORTC0 output)
			(pin PPCDIAGPORTB81 output)
			(pin PPCDIAGPORTB80 output)
			(pin PPCDIAGPORTB79 output)
			(pin PPCDIAGPORTB78 output)
			(pin PPCDIAGPORTB77 output)
			(pin PPCDIAGPORTB76 output)
			(pin PPCDIAGPORTB75 output)
			(pin PPCDIAGPORTB74 output)
			(pin PPCDIAGPORTB73 output)
			(pin PPCDIAGPORTB72 output)
			(pin PPCDIAGPORTB71 output)
			(pin PPCDIAGPORTB70 output)
			(pin PPCDIAGPORTB69 output)
			(pin PPCDIAGPORTB68 output)
			(pin PPCDIAGPORTB67 output)
			(pin PPCDIAGPORTB66 output)
			(pin PPCDIAGPORTB65 output)
			(pin PPCDIAGPORTB64 output)
			(pin PPCDIAGPORTB63 output)
			(pin PPCDIAGPORTB62 output)
			(pin PPCDIAGPORTB61 output)
			(pin PPCDIAGPORTB60 output)
			(pin PPCDIAGPORTB59 output)
			(pin PPCDIAGPORTB58 output)
			(pin PPCDIAGPORTB57 output)
			(pin PPCDIAGPORTB56 output)
			(pin PPCDIAGPORTB55 output)
			(pin PPCDIAGPORTB52 output)
			(pin PPCDIAGPORTB51 output)
			(pin PPCDIAGPORTB50 output)
			(pin PPCDIAGPORTB49 output)
			(pin PPCDIAGPORTB48 output)
			(pin PPCDIAGPORTB47 output)
			(pin PPCDIAGPORTB46 output)
			(pin PPCDIAGPORTB45 output)
			(pin PPCDIAGPORTB44 output)
			(pin PPCDIAGPORTB43 output)
			(pin PPCDIAGPORTB42 output)
			(pin PPCDIAGPORTB41 output)
			(pin PPCDIAGPORTB40 output)
			(pin PPCDIAGPORTB39 output)
			(pin PPCDIAGPORTB38 output)
			(pin PPCDIAGPORTB37 output)
			(pin PPCDIAGPORTB36 output)
			(pin PPCDIAGPORTB35 output)
			(pin PPCDIAGPORTB34 output)
			(pin PPCDIAGPORTB33 output)
			(pin PPCDIAGPORTB32 output)
			(pin PPCDIAGPORTB31 output)
			(pin PPCDIAGPORTB30 output)
			(pin PPCDIAGPORTB29 output)
			(pin PPCDIAGPORTB28 output)
			(pin PPCDIAGPORTB27 output)
			(pin PPCDIAGPORTB26 output)
			(pin PPCDIAGPORTB25 output)
			(pin PPCDIAGPORTB24 output)
			(pin PPCDIAGPORTB23 output)
			(pin PPCDIAGPORTB22 output)
			(pin PPCDIAGPORTB21 output)
			(pin PPCDIAGPORTB20 output)
			(pin PPCDIAGPORTB19 output)
			(pin PPCDIAGPORTB18 output)
			(pin PPCDIAGPORTB17 output)
			(pin PPCDIAGPORTB16 output)
			(pin PPCDIAGPORTB15 output)
			(pin PPCDIAGPORTB14 output)
			(pin PPCDIAGPORTB13 output)
			(pin PPCDIAGPORTB12 output)
			(pin PPCDIAGPORTB11 output)
			(pin PPCDIAGPORTB10 output)
			(pin PPCDIAGPORTB9 output)
			(pin PPCDIAGPORTB8 output)
			(pin PPCDIAGPORTB7 output)
			(pin PPCDIAGPORTB6 output)
			(pin PPCDIAGPORTB5 output)
			(pin PPCDIAGPORTB4 output)
			(pin PPCDIAGPORTB3 output)
			(pin PPCDIAGPORTB2 output)
			(pin PPCDIAGPORTB1 output)
			(pin PPCDIAGPORTB0 output)
			(pin PPCDIAGPORTA25 output)
			(pin PPCDIAGPORTA24 output)
			(pin PPCDIAGPORTA23 output)
			(pin PPCDIAGPORTA22 output)
			(pin PPCDIAGPORTA21 output)
			(pin PPCDIAGPORTA20 output)
			(pin PPCDIAGPORTA19 output)
			(pin PPCDIAGPORTA18 output)
			(pin PPCDIAGPORTA17 output)
			(pin PPCDIAGPORTA16 output)
			(pin PPCDIAGPORTA15 output)
			(pin PPCDIAGPORTA14 output)
			(pin PPCDIAGPORTA13 output)
			(pin PPCDIAGPORTA12 output)
			(pin PPCDIAGPORTA11 output)
			(pin PPCDIAGPORTA10 output)
			(pin PPCDIAGPORTA9 output)
			(pin PPCDIAGPORTA8 output)
			(pin PPCDIAGPORTA7 output)
			(pin PPCDIAGPORTA6 output)
			(pin PPCDIAGPORTA5 output)
			(pin PPCDIAGPORTA4 output)
			(pin PPCDIAGPORTA3 output)
			(pin PPCDIAGPORTA2 output)
			(pin PPCDIAGPORTA1 output)
			(pin PPCDIAGPORTA0 output)
			(pin PPCCPMINTERCONNECTBUSY output)
			(pin MIMCWRITEDATAVALID output)
			(pin MIMCWRITEDATA127 output)
			(pin MIMCWRITEDATA126 output)
			(pin MIMCWRITEDATA125 output)
			(pin MIMCWRITEDATA124 output)
			(pin MIMCWRITEDATA123 output)
			(pin MIMCWRITEDATA122 output)
			(pin MIMCWRITEDATA121 output)
			(pin MIMCWRITEDATA120 output)
			(pin MIMCWRITEDATA119 output)
			(pin MIMCWRITEDATA118 output)
			(pin MIMCWRITEDATA117 output)
			(pin MIMCWRITEDATA116 output)
			(pin MIMCWRITEDATA115 output)
			(pin MIMCWRITEDATA114 output)
			(pin MIMCWRITEDATA113 output)
			(pin MIMCWRITEDATA112 output)
			(pin MIMCWRITEDATA111 output)
			(pin MIMCWRITEDATA110 output)
			(pin MIMCWRITEDATA109 output)
			(pin MIMCWRITEDATA108 output)
			(pin MIMCWRITEDATA107 output)
			(pin MIMCWRITEDATA106 output)
			(pin MIMCWRITEDATA105 output)
			(pin MIMCWRITEDATA104 output)
			(pin MIMCWRITEDATA103 output)
			(pin MIMCWRITEDATA102 output)
			(pin MIMCWRITEDATA101 output)
			(pin MIMCWRITEDATA100 output)
			(pin MIMCWRITEDATA99 output)
			(pin MIMCWRITEDATA98 output)
			(pin MIMCWRITEDATA97 output)
			(pin MIMCWRITEDATA96 output)
			(pin MIMCWRITEDATA95 output)
			(pin MIMCWRITEDATA94 output)
			(pin MIMCWRITEDATA93 output)
			(pin MIMCWRITEDATA92 output)
			(pin MIMCWRITEDATA91 output)
			(pin MIMCWRITEDATA90 output)
			(pin MIMCWRITEDATA89 output)
			(pin MIMCWRITEDATA88 output)
			(pin MIMCWRITEDATA87 output)
			(pin MIMCWRITEDATA86 output)
			(pin MIMCWRITEDATA85 output)
			(pin MIMCWRITEDATA84 output)
			(pin MIMCWRITEDATA83 output)
			(pin MIMCWRITEDATA82 output)
			(pin MIMCWRITEDATA81 output)
			(pin MIMCWRITEDATA80 output)
			(pin MIMCWRITEDATA79 output)
			(pin MIMCWRITEDATA78 output)
			(pin MIMCWRITEDATA77 output)
			(pin MIMCWRITEDATA76 output)
			(pin MIMCWRITEDATA75 output)
			(pin MIMCWRITEDATA74 output)
			(pin MIMCWRITEDATA73 output)
			(pin MIMCWRITEDATA72 output)
			(pin MIMCWRITEDATA71 output)
			(pin MIMCWRITEDATA70 output)
			(pin MIMCWRITEDATA69 output)
			(pin MIMCWRITEDATA68 output)
			(pin MIMCWRITEDATA67 output)
			(pin MIMCWRITEDATA66 output)
			(pin MIMCWRITEDATA65 output)
			(pin MIMCWRITEDATA64 output)
			(pin MIMCWRITEDATA63 output)
			(pin MIMCWRITEDATA62 output)
			(pin MIMCWRITEDATA61 output)
			(pin MIMCWRITEDATA60 output)
			(pin MIMCWRITEDATA59 output)
			(pin MIMCWRITEDATA58 output)
			(pin MIMCWRITEDATA57 output)
			(pin MIMCWRITEDATA56 output)
			(pin MIMCWRITEDATA55 output)
			(pin MIMCWRITEDATA54 output)
			(pin MIMCWRITEDATA53 output)
			(pin MIMCWRITEDATA52 output)
			(pin MIMCWRITEDATA51 output)
			(pin MIMCWRITEDATA50 output)
			(pin MIMCWRITEDATA49 output)
			(pin MIMCWRITEDATA48 output)
			(pin MIMCWRITEDATA47 output)
			(pin MIMCWRITEDATA46 output)
			(pin MIMCWRITEDATA45 output)
			(pin MIMCWRITEDATA44 output)
			(pin MIMCWRITEDATA43 output)
			(pin MIMCWRITEDATA42 output)
			(pin MIMCWRITEDATA41 output)
			(pin MIMCWRITEDATA40 output)
			(pin MIMCWRITEDATA39 output)
			(pin MIMCWRITEDATA38 output)
			(pin MIMCWRITEDATA37 output)
			(pin MIMCWRITEDATA36 output)
			(pin MIMCWRITEDATA35 output)
			(pin MIMCWRITEDATA34 output)
			(pin MIMCWRITEDATA33 output)
			(pin MIMCWRITEDATA32 output)
			(pin MIMCWRITEDATA31 output)
			(pin MIMCWRITEDATA30 output)
			(pin MIMCWRITEDATA29 output)
			(pin MIMCWRITEDATA28 output)
			(pin MIMCWRITEDATA27 output)
			(pin MIMCWRITEDATA26 output)
			(pin MIMCWRITEDATA25 output)
			(pin MIMCWRITEDATA24 output)
			(pin MIMCWRITEDATA23 output)
			(pin MIMCWRITEDATA22 output)
			(pin MIMCWRITEDATA21 output)
			(pin MIMCWRITEDATA20 output)
			(pin MIMCWRITEDATA19 output)
			(pin MIMCWRITEDATA18 output)
			(pin MIMCWRITEDATA17 output)
			(pin MIMCWRITEDATA16 output)
			(pin MIMCWRITEDATA15 output)
			(pin MIMCWRITEDATA14 output)
			(pin MIMCWRITEDATA13 output)
			(pin MIMCWRITEDATA12 output)
			(pin MIMCWRITEDATA11 output)
			(pin MIMCWRITEDATA10 output)
			(pin MIMCWRITEDATA9 output)
			(pin MIMCWRITEDATA8 output)
			(pin MIMCWRITEDATA7 output)
			(pin MIMCWRITEDATA6 output)
			(pin MIMCWRITEDATA5 output)
			(pin MIMCWRITEDATA4 output)
			(pin MIMCWRITEDATA3 output)
			(pin MIMCWRITEDATA2 output)
			(pin MIMCWRITEDATA1 output)
			(pin MIMCWRITEDATA0 output)
			(pin MIMCROWCONFLICT output)
			(pin MIMCREADNOTWRITE output)
			(pin MIMCBYTEENABLE15 output)
			(pin MIMCBYTEENABLE14 output)
			(pin MIMCBYTEENABLE13 output)
			(pin MIMCBYTEENABLE12 output)
			(pin MIMCBYTEENABLE11 output)
			(pin MIMCBYTEENABLE10 output)
			(pin MIMCBYTEENABLE9 output)
			(pin MIMCBYTEENABLE8 output)
			(pin MIMCBYTEENABLE7 output)
			(pin MIMCBYTEENABLE6 output)
			(pin MIMCBYTEENABLE5 output)
			(pin MIMCBYTEENABLE4 output)
			(pin MIMCBYTEENABLE3 output)
			(pin MIMCBYTEENABLE2 output)
			(pin MIMCBYTEENABLE1 output)
			(pin MIMCBYTEENABLE0 output)
			(pin MIMCBANKCONFLICT output)
			(pin MIMCADDRESSVALID output)
			(pin MIMCADDRESS35 output)
			(pin MIMCADDRESS34 output)
			(pin MIMCADDRESS33 output)
			(pin MIMCADDRESS32 output)
			(pin MIMCADDRESS31 output)
			(pin MIMCADDRESS30 output)
			(pin MIMCADDRESS29 output)
			(pin MIMCADDRESS28 output)
			(pin MIMCADDRESS27 output)
			(pin MIMCADDRESS26 output)
			(pin MIMCADDRESS25 output)
			(pin MIMCADDRESS24 output)
			(pin MIMCADDRESS23 output)
			(pin MIMCADDRESS22 output)
			(pin MIMCADDRESS21 output)
			(pin MIMCADDRESS20 output)
			(pin MIMCADDRESS19 output)
			(pin MIMCADDRESS18 output)
			(pin MIMCADDRESS17 output)
			(pin MIMCADDRESS16 output)
			(pin MIMCADDRESS15 output)
			(pin MIMCADDRESS14 output)
			(pin MIMCADDRESS13 output)
			(pin MIMCADDRESS12 output)
			(pin MIMCADDRESS11 output)
			(pin MIMCADDRESS10 output)
			(pin MIMCADDRESS9 output)
			(pin MIMCADDRESS8 output)
			(pin MIMCADDRESS7 output)
			(pin MIMCADDRESS6 output)
			(pin MIMCADDRESS5 output)
			(pin MIMCADDRESS4 output)
			(pin MIMCADDRESS3 output)
			(pin MIMCADDRESS2 output)
			(pin MIMCADDRESS1 output)
			(pin MIMCADDRESS0 output)
			(pin MCMIREADDATAVALID input)
			(pin MCMIREADDATAERR input)
			(pin MCMIREADDATA127 input)
			(pin MCMIREADDATA126 input)
			(pin MCMIREADDATA125 input)
			(pin MCMIREADDATA124 input)
			(pin MCMIREADDATA123 input)
			(pin MCMIREADDATA122 input)
			(pin MCMIREADDATA121 input)
			(pin MCMIREADDATA120 input)
			(pin MCMIREADDATA119 input)
			(pin MCMIREADDATA118 input)
			(pin MCMIREADDATA117 input)
			(pin MCMIREADDATA116 input)
			(pin MCMIREADDATA115 input)
			(pin MCMIREADDATA114 input)
			(pin MCMIREADDATA113 input)
			(pin MCMIREADDATA112 input)
			(pin MCMIREADDATA111 input)
			(pin MCMIREADDATA110 input)
			(pin MCMIREADDATA109 input)
			(pin MCMIREADDATA108 input)
			(pin MCMIREADDATA107 input)
			(pin MCMIREADDATA106 input)
			(pin MCMIREADDATA105 input)
			(pin MCMIREADDATA104 input)
			(pin MCMIREADDATA103 input)
			(pin MCMIREADDATA102 input)
			(pin MCMIREADDATA101 input)
			(pin MCMIREADDATA100 input)
			(pin MCMIREADDATA99 input)
			(pin MCMIREADDATA98 input)
			(pin MCMIREADDATA97 input)
			(pin MCMIREADDATA96 input)
			(pin MCMIREADDATA95 input)
			(pin MCMIREADDATA94 input)
			(pin MCMIREADDATA93 input)
			(pin MCMIREADDATA92 input)
			(pin MCMIREADDATA91 input)
			(pin MCMIREADDATA90 input)
			(pin MCMIREADDATA89 input)
			(pin MCMIREADDATA88 input)
			(pin MCMIREADDATA87 input)
			(pin MCMIREADDATA86 input)
			(pin MCMIREADDATA85 input)
			(pin MCMIREADDATA84 input)
			(pin MCMIREADDATA83 input)
			(pin MCMIREADDATA82 input)
			(pin MCMIREADDATA81 input)
			(pin MCMIREADDATA80 input)
			(pin MCMIREADDATA79 input)
			(pin MCMIREADDATA78 input)
			(pin MCMIREADDATA77 input)
			(pin MCMIREADDATA76 input)
			(pin MCMIREADDATA75 input)
			(pin MCMIREADDATA74 input)
			(pin MCMIREADDATA73 input)
			(pin MCMIREADDATA72 input)
			(pin MCMIREADDATA71 input)
			(pin MCMIREADDATA70 input)
			(pin MCMIREADDATA69 input)
			(pin MCMIREADDATA68 input)
			(pin MCMIREADDATA67 input)
			(pin MCMIREADDATA66 input)
			(pin MCMIREADDATA65 input)
			(pin MCMIREADDATA64 input)
			(pin MCMIREADDATA63 input)
			(pin MCMIREADDATA62 input)
			(pin MCMIREADDATA61 input)
			(pin MCMIREADDATA60 input)
			(pin MCMIREADDATA59 input)
			(pin MCMIREADDATA58 input)
			(pin MCMIREADDATA57 input)
			(pin MCMIREADDATA56 input)
			(pin MCMIREADDATA55 input)
			(pin MCMIREADDATA54 input)
			(pin MCMIREADDATA53 input)
			(pin MCMIREADDATA52 input)
			(pin MCMIREADDATA51 input)
			(pin MCMIREADDATA50 input)
			(pin MCMIREADDATA49 input)
			(pin MCMIREADDATA48 input)
			(pin MCMIREADDATA47 input)
			(pin MCMIREADDATA46 input)
			(pin MCMIREADDATA45 input)
			(pin MCMIREADDATA44 input)
			(pin MCMIREADDATA43 input)
			(pin MCMIREADDATA42 input)
			(pin MCMIREADDATA41 input)
			(pin MCMIREADDATA40 input)
			(pin MCMIREADDATA39 input)
			(pin MCMIREADDATA38 input)
			(pin MCMIREADDATA37 input)
			(pin MCMIREADDATA36 input)
			(pin MCMIREADDATA35 input)
			(pin MCMIREADDATA34 input)
			(pin MCMIREADDATA33 input)
			(pin MCMIREADDATA32 input)
			(pin MCMIREADDATA31 input)
			(pin MCMIREADDATA30 input)
			(pin MCMIREADDATA29 input)
			(pin MCMIREADDATA28 input)
			(pin MCMIREADDATA27 input)
			(pin MCMIREADDATA26 input)
			(pin MCMIREADDATA25 input)
			(pin MCMIREADDATA24 input)
			(pin MCMIREADDATA23 input)
			(pin MCMIREADDATA22 input)
			(pin MCMIREADDATA21 input)
			(pin MCMIREADDATA20 input)
			(pin MCMIREADDATA19 input)
			(pin MCMIREADDATA18 input)
			(pin MCMIREADDATA17 input)
			(pin MCMIREADDATA16 input)
			(pin MCMIREADDATA15 input)
			(pin MCMIREADDATA14 input)
			(pin MCMIREADDATA13 input)
			(pin MCMIREADDATA12 input)
			(pin MCMIREADDATA11 input)
			(pin MCMIREADDATA10 input)
			(pin MCMIREADDATA9 input)
			(pin MCMIREADDATA8 input)
			(pin MCMIREADDATA7 input)
			(pin MCMIREADDATA6 input)
			(pin MCMIREADDATA5 input)
			(pin MCMIREADDATA4 input)
			(pin MCMIREADDATA3 input)
			(pin MCMIREADDATA2 input)
			(pin MCMIREADDATA1 input)
			(pin MCMIREADDATA0 input)
			(pin MCMIADDRREADYTOACCEPT input)
			(pin MBISTC440STARTN input)
			(pin MBISTC440RST input)
			(pin MBISTC440CLK input)
			(pin JTGC440TRSTNEG input)
			(pin JTGC440TMS input)
			(pin JTGC440TDI input)
			(pin EICC440EXTIRQ input)
			(pin EICC440CRITIRQ input)
			(pin DCRPPCDSWRITE input)
			(pin DCRPPCDSREAD input)
			(pin DCRPPCDSDBUSOUT31 input)
			(pin DCRPPCDSDBUSOUT30 input)
			(pin DCRPPCDSDBUSOUT29 input)
			(pin DCRPPCDSDBUSOUT28 input)
			(pin DCRPPCDSDBUSOUT27 input)
			(pin DCRPPCDSDBUSOUT26 input)
			(pin DCRPPCDSDBUSOUT25 input)
			(pin DCRPPCDSDBUSOUT24 input)
			(pin DCRPPCDSDBUSOUT23 input)
			(pin DCRPPCDSDBUSOUT22 input)
			(pin DCRPPCDSDBUSOUT21 input)
			(pin DCRPPCDSDBUSOUT20 input)
			(pin DCRPPCDSDBUSOUT19 input)
			(pin DCRPPCDSDBUSOUT18 input)
			(pin DCRPPCDSDBUSOUT17 input)
			(pin DCRPPCDSDBUSOUT16 input)
			(pin DCRPPCDSDBUSOUT15 input)
			(pin DCRPPCDSDBUSOUT14 input)
			(pin DCRPPCDSDBUSOUT13 input)
			(pin DCRPPCDSDBUSOUT12 input)
			(pin DCRPPCDSDBUSOUT11 input)
			(pin DCRPPCDSDBUSOUT10 input)
			(pin DCRPPCDSDBUSOUT9 input)
			(pin DCRPPCDSDBUSOUT8 input)
			(pin DCRPPCDSDBUSOUT7 input)
			(pin DCRPPCDSDBUSOUT6 input)
			(pin DCRPPCDSDBUSOUT5 input)
			(pin DCRPPCDSDBUSOUT4 input)
			(pin DCRPPCDSDBUSOUT3 input)
			(pin DCRPPCDSDBUSOUT2 input)
			(pin DCRPPCDSDBUSOUT1 input)
			(pin DCRPPCDSDBUSOUT0 input)
			(pin DCRPPCDSABUS9 input)
			(pin DCRPPCDSABUS8 input)
			(pin DCRPPCDSABUS7 input)
			(pin DCRPPCDSABUS6 input)
			(pin DCRPPCDSABUS5 input)
			(pin DCRPPCDSABUS4 input)
			(pin DCRPPCDSABUS3 input)
			(pin DCRPPCDSABUS2 input)
			(pin DCRPPCDSABUS1 input)
			(pin DCRPPCDSABUS0 input)
			(pin CPMMCCLK input)
			(pin CPMINTERCONNECTCLKEN input)
			(pin CPMINTERCONNECTCLK input)
			(pin CPMFCMCLK input)
			(pin CPMC440CORECLOCKINACTIVE input)
			(pin CPMC440CLKEN input)
			(pin CPMC440CLK input)
			(pin C440RSTSYSTEMRESETREQ output)
			(pin C440RSTCORERESETREQ output)
			(pin C440RSTCHIPRESETREQ output)
			(pin C440MBISTFAIL output)
			(pin C440MBISTDONE output)
			(pin C440JTGTDOEN output)
			(pin C440JTGTDO output)
			(pin C440BISTREALTIMEFAIL output)
			(pin C440BISTLRACCFAIL output)
			(pin C440BISTLRACCDONE output)
			(pin C440BISTIRACCFAIL output)
			(pin C440BISTIRACCDONE output)
			(pin C440BISTFAILSRAM output)
			(pin C440BISTFAILMMU output)
			(pin C440BISTFAILICATOP output)
			(pin C440BISTFAILICABOT output)
			(pin C440BISTFAILDCATOP output)
			(pin C440BISTFAILDCABOT output)
			(pin C440BISTDONE output)
			(pin BISTC440LRACCSTARTN input)
			(pin BISTC440LRACCRST input)
			(pin BISTC440LRACCCLK input)
			(pin BISTC440LEAKAGETESTN input)
			(pin BISTC440IRACCSTARTN input)
			(pin BISTC440IRACCRST input)
			(pin BISTC440IRACCCLK input)
			(pin BISTC440BISTSTARTN input)
			(pin BISTC440BISTRESTARTN input)
			(pin BISTC440BISTMODE input)
			(pin BISTC440BISTCLOCK input)
			(pin BISTC440BISTCLKENABLEN input)
			(pin BISTC440ARRAYISOLATEN input)
			(pin TIEPPCOPENLATCHN input)
			(conn PPC440 PPCS1PLBWRDACK ==> PPCS1PLBWRDACK PPCS1PLBWRDACK)
			(conn PPC440 PPCS1PLBWRCOMP ==> PPCS1PLBWRCOMP PPCS1PLBWRCOMP)
			(conn PPC440 PPCS1PLBWRBTERM ==> PPCS1PLBWRBTERM PPCS1PLBWRBTERM)
			(conn PPC440 PPCS1PLBWAIT ==> PPCS1PLBWAIT PPCS1PLBWAIT)
			(conn PPC440 PPCS1PLBSSIZE1 ==> PPCS1PLBSSIZE1 PPCS1PLBSSIZE1)
			(conn PPC440 PPCS1PLBSSIZE0 ==> PPCS1PLBSSIZE0 PPCS1PLBSSIZE0)
			(conn PPC440 PPCS1PLBREARBITRATE ==> PPCS1PLBREARBITRATE PPCS1PLBREARBITRATE)
			(conn PPC440 PPCS1PLBRDWDADDR3 ==> PPCS1PLBRDWDADDR3 PPCS1PLBRDWDADDR3)
			(conn PPC440 PPCS1PLBRDWDADDR2 ==> PPCS1PLBRDWDADDR2 PPCS1PLBRDWDADDR2)
			(conn PPC440 PPCS1PLBRDWDADDR1 ==> PPCS1PLBRDWDADDR1 PPCS1PLBRDWDADDR1)
			(conn PPC440 PPCS1PLBRDWDADDR0 ==> PPCS1PLBRDWDADDR0 PPCS1PLBRDWDADDR0)
			(conn PPC440 PPCS1PLBRDDBUS127 ==> PPCS1PLBRDDBUS127 PPCS1PLBRDDBUS127)
			(conn PPC440 PPCS1PLBRDDBUS126 ==> PPCS1PLBRDDBUS126 PPCS1PLBRDDBUS126)
			(conn PPC440 PPCS1PLBRDDBUS125 ==> PPCS1PLBRDDBUS125 PPCS1PLBRDDBUS125)
			(conn PPC440 PPCS1PLBRDDBUS124 ==> PPCS1PLBRDDBUS124 PPCS1PLBRDDBUS124)
			(conn PPC440 PPCS1PLBRDDBUS123 ==> PPCS1PLBRDDBUS123 PPCS1PLBRDDBUS123)
			(conn PPC440 PPCS1PLBRDDBUS122 ==> PPCS1PLBRDDBUS122 PPCS1PLBRDDBUS122)
			(conn PPC440 PPCS1PLBRDDBUS121 ==> PPCS1PLBRDDBUS121 PPCS1PLBRDDBUS121)
			(conn PPC440 PPCS1PLBRDDBUS120 ==> PPCS1PLBRDDBUS120 PPCS1PLBRDDBUS120)
			(conn PPC440 PPCS1PLBRDDBUS119 ==> PPCS1PLBRDDBUS119 PPCS1PLBRDDBUS119)
			(conn PPC440 PPCS1PLBRDDBUS118 ==> PPCS1PLBRDDBUS118 PPCS1PLBRDDBUS118)
			(conn PPC440 PPCS1PLBRDDBUS117 ==> PPCS1PLBRDDBUS117 PPCS1PLBRDDBUS117)
			(conn PPC440 PPCS1PLBRDDBUS116 ==> PPCS1PLBRDDBUS116 PPCS1PLBRDDBUS116)
			(conn PPC440 PPCS1PLBRDDBUS115 ==> PPCS1PLBRDDBUS115 PPCS1PLBRDDBUS115)
			(conn PPC440 PPCS1PLBRDDBUS114 ==> PPCS1PLBRDDBUS114 PPCS1PLBRDDBUS114)
			(conn PPC440 PPCS1PLBRDDBUS113 ==> PPCS1PLBRDDBUS113 PPCS1PLBRDDBUS113)
			(conn PPC440 PPCS1PLBRDDBUS112 ==> PPCS1PLBRDDBUS112 PPCS1PLBRDDBUS112)
			(conn PPC440 PPCS1PLBRDDBUS111 ==> PPCS1PLBRDDBUS111 PPCS1PLBRDDBUS111)
			(conn PPC440 PPCS1PLBRDDBUS110 ==> PPCS1PLBRDDBUS110 PPCS1PLBRDDBUS110)
			(conn PPC440 PPCS1PLBRDDBUS109 ==> PPCS1PLBRDDBUS109 PPCS1PLBRDDBUS109)
			(conn PPC440 PPCS1PLBRDDBUS108 ==> PPCS1PLBRDDBUS108 PPCS1PLBRDDBUS108)
			(conn PPC440 PPCS1PLBRDDBUS107 ==> PPCS1PLBRDDBUS107 PPCS1PLBRDDBUS107)
			(conn PPC440 PPCS1PLBRDDBUS106 ==> PPCS1PLBRDDBUS106 PPCS1PLBRDDBUS106)
			(conn PPC440 PPCS1PLBRDDBUS105 ==> PPCS1PLBRDDBUS105 PPCS1PLBRDDBUS105)
			(conn PPC440 PPCS1PLBRDDBUS104 ==> PPCS1PLBRDDBUS104 PPCS1PLBRDDBUS104)
			(conn PPC440 PPCS1PLBRDDBUS103 ==> PPCS1PLBRDDBUS103 PPCS1PLBRDDBUS103)
			(conn PPC440 PPCS1PLBRDDBUS102 ==> PPCS1PLBRDDBUS102 PPCS1PLBRDDBUS102)
			(conn PPC440 PPCS1PLBRDDBUS101 ==> PPCS1PLBRDDBUS101 PPCS1PLBRDDBUS101)
			(conn PPC440 PPCS1PLBRDDBUS100 ==> PPCS1PLBRDDBUS100 PPCS1PLBRDDBUS100)
			(conn PPC440 PPCS1PLBRDDBUS99 ==> PPCS1PLBRDDBUS99 PPCS1PLBRDDBUS99)
			(conn PPC440 PPCS1PLBRDDBUS98 ==> PPCS1PLBRDDBUS98 PPCS1PLBRDDBUS98)
			(conn PPC440 PPCS1PLBRDDBUS97 ==> PPCS1PLBRDDBUS97 PPCS1PLBRDDBUS97)
			(conn PPC440 PPCS1PLBRDDBUS96 ==> PPCS1PLBRDDBUS96 PPCS1PLBRDDBUS96)
			(conn PPC440 PPCS1PLBRDDBUS95 ==> PPCS1PLBRDDBUS95 PPCS1PLBRDDBUS95)
			(conn PPC440 PPCS1PLBRDDBUS94 ==> PPCS1PLBRDDBUS94 PPCS1PLBRDDBUS94)
			(conn PPC440 PPCS1PLBRDDBUS93 ==> PPCS1PLBRDDBUS93 PPCS1PLBRDDBUS93)
			(conn PPC440 PPCS1PLBRDDBUS92 ==> PPCS1PLBRDDBUS92 PPCS1PLBRDDBUS92)
			(conn PPC440 PPCS1PLBRDDBUS91 ==> PPCS1PLBRDDBUS91 PPCS1PLBRDDBUS91)
			(conn PPC440 PPCS1PLBRDDBUS90 ==> PPCS1PLBRDDBUS90 PPCS1PLBRDDBUS90)
			(conn PPC440 PPCS1PLBRDDBUS89 ==> PPCS1PLBRDDBUS89 PPCS1PLBRDDBUS89)
			(conn PPC440 PPCS1PLBRDDBUS88 ==> PPCS1PLBRDDBUS88 PPCS1PLBRDDBUS88)
			(conn PPC440 PPCS1PLBRDDBUS87 ==> PPCS1PLBRDDBUS87 PPCS1PLBRDDBUS87)
			(conn PPC440 PPCS1PLBRDDBUS86 ==> PPCS1PLBRDDBUS86 PPCS1PLBRDDBUS86)
			(conn PPC440 PPCS1PLBRDDBUS85 ==> PPCS1PLBRDDBUS85 PPCS1PLBRDDBUS85)
			(conn PPC440 PPCS1PLBRDDBUS84 ==> PPCS1PLBRDDBUS84 PPCS1PLBRDDBUS84)
			(conn PPC440 PPCS1PLBRDDBUS83 ==> PPCS1PLBRDDBUS83 PPCS1PLBRDDBUS83)
			(conn PPC440 PPCS1PLBRDDBUS82 ==> PPCS1PLBRDDBUS82 PPCS1PLBRDDBUS82)
			(conn PPC440 PPCS1PLBRDDBUS81 ==> PPCS1PLBRDDBUS81 PPCS1PLBRDDBUS81)
			(conn PPC440 PPCS1PLBRDDBUS80 ==> PPCS1PLBRDDBUS80 PPCS1PLBRDDBUS80)
			(conn PPC440 PPCS1PLBRDDBUS79 ==> PPCS1PLBRDDBUS79 PPCS1PLBRDDBUS79)
			(conn PPC440 PPCS1PLBRDDBUS78 ==> PPCS1PLBRDDBUS78 PPCS1PLBRDDBUS78)
			(conn PPC440 PPCS1PLBRDDBUS77 ==> PPCS1PLBRDDBUS77 PPCS1PLBRDDBUS77)
			(conn PPC440 PPCS1PLBRDDBUS76 ==> PPCS1PLBRDDBUS76 PPCS1PLBRDDBUS76)
			(conn PPC440 PPCS1PLBRDDBUS75 ==> PPCS1PLBRDDBUS75 PPCS1PLBRDDBUS75)
			(conn PPC440 PPCS1PLBRDDBUS74 ==> PPCS1PLBRDDBUS74 PPCS1PLBRDDBUS74)
			(conn PPC440 PPCS1PLBRDDBUS73 ==> PPCS1PLBRDDBUS73 PPCS1PLBRDDBUS73)
			(conn PPC440 PPCS1PLBRDDBUS72 ==> PPCS1PLBRDDBUS72 PPCS1PLBRDDBUS72)
			(conn PPC440 PPCS1PLBRDDBUS71 ==> PPCS1PLBRDDBUS71 PPCS1PLBRDDBUS71)
			(conn PPC440 PPCS1PLBRDDBUS70 ==> PPCS1PLBRDDBUS70 PPCS1PLBRDDBUS70)
			(conn PPC440 PPCS1PLBRDDBUS69 ==> PPCS1PLBRDDBUS69 PPCS1PLBRDDBUS69)
			(conn PPC440 PPCS1PLBRDDBUS68 ==> PPCS1PLBRDDBUS68 PPCS1PLBRDDBUS68)
			(conn PPC440 PPCS1PLBRDDBUS67 ==> PPCS1PLBRDDBUS67 PPCS1PLBRDDBUS67)
			(conn PPC440 PPCS1PLBRDDBUS66 ==> PPCS1PLBRDDBUS66 PPCS1PLBRDDBUS66)
			(conn PPC440 PPCS1PLBRDDBUS65 ==> PPCS1PLBRDDBUS65 PPCS1PLBRDDBUS65)
			(conn PPC440 PPCS1PLBRDDBUS64 ==> PPCS1PLBRDDBUS64 PPCS1PLBRDDBUS64)
			(conn PPC440 PPCS1PLBRDDBUS63 ==> PPCS1PLBRDDBUS63 PPCS1PLBRDDBUS63)
			(conn PPC440 PPCS1PLBRDDBUS62 ==> PPCS1PLBRDDBUS62 PPCS1PLBRDDBUS62)
			(conn PPC440 PPCS1PLBRDDBUS61 ==> PPCS1PLBRDDBUS61 PPCS1PLBRDDBUS61)
			(conn PPC440 PPCS1PLBRDDBUS60 ==> PPCS1PLBRDDBUS60 PPCS1PLBRDDBUS60)
			(conn PPC440 PPCS1PLBRDDBUS59 ==> PPCS1PLBRDDBUS59 PPCS1PLBRDDBUS59)
			(conn PPC440 PPCS1PLBRDDBUS58 ==> PPCS1PLBRDDBUS58 PPCS1PLBRDDBUS58)
			(conn PPC440 PPCS1PLBRDDBUS57 ==> PPCS1PLBRDDBUS57 PPCS1PLBRDDBUS57)
			(conn PPC440 PPCS1PLBRDDBUS56 ==> PPCS1PLBRDDBUS56 PPCS1PLBRDDBUS56)
			(conn PPC440 PPCS1PLBRDDBUS55 ==> PPCS1PLBRDDBUS55 PPCS1PLBRDDBUS55)
			(conn PPC440 PPCS1PLBRDDBUS54 ==> PPCS1PLBRDDBUS54 PPCS1PLBRDDBUS54)
			(conn PPC440 PPCS1PLBRDDBUS53 ==> PPCS1PLBRDDBUS53 PPCS1PLBRDDBUS53)
			(conn PPC440 PPCS1PLBRDDBUS52 ==> PPCS1PLBRDDBUS52 PPCS1PLBRDDBUS52)
			(conn PPC440 PPCS1PLBRDDBUS51 ==> PPCS1PLBRDDBUS51 PPCS1PLBRDDBUS51)
			(conn PPC440 PPCS1PLBRDDBUS50 ==> PPCS1PLBRDDBUS50 PPCS1PLBRDDBUS50)
			(conn PPC440 PPCS1PLBRDDBUS49 ==> PPCS1PLBRDDBUS49 PPCS1PLBRDDBUS49)
			(conn PPC440 PPCS1PLBRDDBUS48 ==> PPCS1PLBRDDBUS48 PPCS1PLBRDDBUS48)
			(conn PPC440 PPCS1PLBRDDBUS47 ==> PPCS1PLBRDDBUS47 PPCS1PLBRDDBUS47)
			(conn PPC440 PPCS1PLBRDDBUS46 ==> PPCS1PLBRDDBUS46 PPCS1PLBRDDBUS46)
			(conn PPC440 PPCS1PLBRDDBUS45 ==> PPCS1PLBRDDBUS45 PPCS1PLBRDDBUS45)
			(conn PPC440 PPCS1PLBRDDBUS44 ==> PPCS1PLBRDDBUS44 PPCS1PLBRDDBUS44)
			(conn PPC440 PPCS1PLBRDDBUS43 ==> PPCS1PLBRDDBUS43 PPCS1PLBRDDBUS43)
			(conn PPC440 PPCS1PLBRDDBUS42 ==> PPCS1PLBRDDBUS42 PPCS1PLBRDDBUS42)
			(conn PPC440 PPCS1PLBRDDBUS41 ==> PPCS1PLBRDDBUS41 PPCS1PLBRDDBUS41)
			(conn PPC440 PPCS1PLBRDDBUS40 ==> PPCS1PLBRDDBUS40 PPCS1PLBRDDBUS40)
			(conn PPC440 PPCS1PLBRDDBUS39 ==> PPCS1PLBRDDBUS39 PPCS1PLBRDDBUS39)
			(conn PPC440 PPCS1PLBRDDBUS38 ==> PPCS1PLBRDDBUS38 PPCS1PLBRDDBUS38)
			(conn PPC440 PPCS1PLBRDDBUS37 ==> PPCS1PLBRDDBUS37 PPCS1PLBRDDBUS37)
			(conn PPC440 PPCS1PLBRDDBUS36 ==> PPCS1PLBRDDBUS36 PPCS1PLBRDDBUS36)
			(conn PPC440 PPCS1PLBRDDBUS35 ==> PPCS1PLBRDDBUS35 PPCS1PLBRDDBUS35)
			(conn PPC440 PPCS1PLBRDDBUS34 ==> PPCS1PLBRDDBUS34 PPCS1PLBRDDBUS34)
			(conn PPC440 PPCS1PLBRDDBUS33 ==> PPCS1PLBRDDBUS33 PPCS1PLBRDDBUS33)
			(conn PPC440 PPCS1PLBRDDBUS32 ==> PPCS1PLBRDDBUS32 PPCS1PLBRDDBUS32)
			(conn PPC440 PPCS1PLBRDDBUS31 ==> PPCS1PLBRDDBUS31 PPCS1PLBRDDBUS31)
			(conn PPC440 PPCS1PLBRDDBUS30 ==> PPCS1PLBRDDBUS30 PPCS1PLBRDDBUS30)
			(conn PPC440 PPCS1PLBRDDBUS29 ==> PPCS1PLBRDDBUS29 PPCS1PLBRDDBUS29)
			(conn PPC440 PPCS1PLBRDDBUS28 ==> PPCS1PLBRDDBUS28 PPCS1PLBRDDBUS28)
			(conn PPC440 PPCS1PLBRDDBUS27 ==> PPCS1PLBRDDBUS27 PPCS1PLBRDDBUS27)
			(conn PPC440 PPCS1PLBRDDBUS26 ==> PPCS1PLBRDDBUS26 PPCS1PLBRDDBUS26)
			(conn PPC440 PPCS1PLBRDDBUS25 ==> PPCS1PLBRDDBUS25 PPCS1PLBRDDBUS25)
			(conn PPC440 PPCS1PLBRDDBUS24 ==> PPCS1PLBRDDBUS24 PPCS1PLBRDDBUS24)
			(conn PPC440 PPCS1PLBRDDBUS23 ==> PPCS1PLBRDDBUS23 PPCS1PLBRDDBUS23)
			(conn PPC440 PPCS1PLBRDDBUS22 ==> PPCS1PLBRDDBUS22 PPCS1PLBRDDBUS22)
			(conn PPC440 PPCS1PLBRDDBUS21 ==> PPCS1PLBRDDBUS21 PPCS1PLBRDDBUS21)
			(conn PPC440 PPCS1PLBRDDBUS20 ==> PPCS1PLBRDDBUS20 PPCS1PLBRDDBUS20)
			(conn PPC440 PPCS1PLBRDDBUS19 ==> PPCS1PLBRDDBUS19 PPCS1PLBRDDBUS19)
			(conn PPC440 PPCS1PLBRDDBUS18 ==> PPCS1PLBRDDBUS18 PPCS1PLBRDDBUS18)
			(conn PPC440 PPCS1PLBRDDBUS17 ==> PPCS1PLBRDDBUS17 PPCS1PLBRDDBUS17)
			(conn PPC440 PPCS1PLBRDDBUS16 ==> PPCS1PLBRDDBUS16 PPCS1PLBRDDBUS16)
			(conn PPC440 PPCS1PLBRDDBUS15 ==> PPCS1PLBRDDBUS15 PPCS1PLBRDDBUS15)
			(conn PPC440 PPCS1PLBRDDBUS14 ==> PPCS1PLBRDDBUS14 PPCS1PLBRDDBUS14)
			(conn PPC440 PPCS1PLBRDDBUS13 ==> PPCS1PLBRDDBUS13 PPCS1PLBRDDBUS13)
			(conn PPC440 PPCS1PLBRDDBUS12 ==> PPCS1PLBRDDBUS12 PPCS1PLBRDDBUS12)
			(conn PPC440 PPCS1PLBRDDBUS11 ==> PPCS1PLBRDDBUS11 PPCS1PLBRDDBUS11)
			(conn PPC440 PPCS1PLBRDDBUS10 ==> PPCS1PLBRDDBUS10 PPCS1PLBRDDBUS10)
			(conn PPC440 PPCS1PLBRDDBUS9 ==> PPCS1PLBRDDBUS9 PPCS1PLBRDDBUS9)
			(conn PPC440 PPCS1PLBRDDBUS8 ==> PPCS1PLBRDDBUS8 PPCS1PLBRDDBUS8)
			(conn PPC440 PPCS1PLBRDDBUS7 ==> PPCS1PLBRDDBUS7 PPCS1PLBRDDBUS7)
			(conn PPC440 PPCS1PLBRDDBUS6 ==> PPCS1PLBRDDBUS6 PPCS1PLBRDDBUS6)
			(conn PPC440 PPCS1PLBRDDBUS5 ==> PPCS1PLBRDDBUS5 PPCS1PLBRDDBUS5)
			(conn PPC440 PPCS1PLBRDDBUS4 ==> PPCS1PLBRDDBUS4 PPCS1PLBRDDBUS4)
			(conn PPC440 PPCS1PLBRDDBUS3 ==> PPCS1PLBRDDBUS3 PPCS1PLBRDDBUS3)
			(conn PPC440 PPCS1PLBRDDBUS2 ==> PPCS1PLBRDDBUS2 PPCS1PLBRDDBUS2)
			(conn PPC440 PPCS1PLBRDDBUS1 ==> PPCS1PLBRDDBUS1 PPCS1PLBRDDBUS1)
			(conn PPC440 PPCS1PLBRDDBUS0 ==> PPCS1PLBRDDBUS0 PPCS1PLBRDDBUS0)
			(conn PPC440 PPCS1PLBRDDACK ==> PPCS1PLBRDDACK PPCS1PLBRDDACK)
			(conn PPC440 PPCS1PLBRDCOMP ==> PPCS1PLBRDCOMP PPCS1PLBRDCOMP)
			(conn PPC440 PPCS1PLBRDBTERM ==> PPCS1PLBRDBTERM PPCS1PLBRDBTERM)
			(conn PPC440 PPCS1PLBMWRERR3 ==> PPCS1PLBMWRERR3 PPCS1PLBMWRERR3)
			(conn PPC440 PPCS1PLBMWRERR2 ==> PPCS1PLBMWRERR2 PPCS1PLBMWRERR2)
			(conn PPC440 PPCS1PLBMWRERR1 ==> PPCS1PLBMWRERR1 PPCS1PLBMWRERR1)
			(conn PPC440 PPCS1PLBMWRERR0 ==> PPCS1PLBMWRERR0 PPCS1PLBMWRERR0)
			(conn PPC440 PPCS1PLBMRDERR3 ==> PPCS1PLBMRDERR3 PPCS1PLBMRDERR3)
			(conn PPC440 PPCS1PLBMRDERR2 ==> PPCS1PLBMRDERR2 PPCS1PLBMRDERR2)
			(conn PPC440 PPCS1PLBMRDERR1 ==> PPCS1PLBMRDERR1 PPCS1PLBMRDERR1)
			(conn PPC440 PPCS1PLBMRDERR0 ==> PPCS1PLBMRDERR0 PPCS1PLBMRDERR0)
			(conn PPC440 PPCS1PLBMIRQ3 ==> PPCS1PLBMIRQ3 PPCS1PLBMIRQ3)
			(conn PPC440 PPCS1PLBMIRQ2 ==> PPCS1PLBMIRQ2 PPCS1PLBMIRQ2)
			(conn PPC440 PPCS1PLBMIRQ1 ==> PPCS1PLBMIRQ1 PPCS1PLBMIRQ1)
			(conn PPC440 PPCS1PLBMIRQ0 ==> PPCS1PLBMIRQ0 PPCS1PLBMIRQ0)
			(conn PPC440 PPCS1PLBMBUSY3 ==> PPCS1PLBMBUSY3 PPCS1PLBMBUSY3)
			(conn PPC440 PPCS1PLBMBUSY2 ==> PPCS1PLBMBUSY2 PPCS1PLBMBUSY2)
			(conn PPC440 PPCS1PLBMBUSY1 ==> PPCS1PLBMBUSY1 PPCS1PLBMBUSY1)
			(conn PPC440 PPCS1PLBMBUSY0 ==> PPCS1PLBMBUSY0 PPCS1PLBMBUSY0)
			(conn PPC440 PPCS1PLBADDRACK ==> PPCS1PLBADDRACK PPCS1PLBADDRACK)
			(conn PPC440 PPCMPLBWRDBUS63 ==> PPCMPLBWRDBUS63 PPCMPLBWRDBUS63)
			(conn PPC440 PPCMPLBWRDBUS62 ==> PPCMPLBWRDBUS62 PPCMPLBWRDBUS62)
			(conn PPC440 PPCMPLBWRDBUS61 ==> PPCMPLBWRDBUS61 PPCMPLBWRDBUS61)
			(conn PPC440 PPCMPLBWRDBUS60 ==> PPCMPLBWRDBUS60 PPCMPLBWRDBUS60)
			(conn PPC440 PPCMPLBWRDBUS59 ==> PPCMPLBWRDBUS59 PPCMPLBWRDBUS59)
			(conn PPC440 PPCMPLBWRDBUS58 ==> PPCMPLBWRDBUS58 PPCMPLBWRDBUS58)
			(conn PPC440 PPCMPLBWRDBUS57 ==> PPCMPLBWRDBUS57 PPCMPLBWRDBUS57)
			(conn PPC440 PPCMPLBWRDBUS56 ==> PPCMPLBWRDBUS56 PPCMPLBWRDBUS56)
			(conn PPC440 PPCMPLBWRDBUS55 ==> PPCMPLBWRDBUS55 PPCMPLBWRDBUS55)
			(conn PPC440 PPCMPLBWRDBUS54 ==> PPCMPLBWRDBUS54 PPCMPLBWRDBUS54)
			(conn PPC440 PPCMPLBWRDBUS53 ==> PPCMPLBWRDBUS53 PPCMPLBWRDBUS53)
			(conn PPC440 PPCMPLBWRDBUS52 ==> PPCMPLBWRDBUS52 PPCMPLBWRDBUS52)
			(conn PPC440 PPCMPLBWRDBUS51 ==> PPCMPLBWRDBUS51 PPCMPLBWRDBUS51)
			(conn PPC440 PPCMPLBWRDBUS50 ==> PPCMPLBWRDBUS50 PPCMPLBWRDBUS50)
			(conn PPC440 PPCMPLBWRDBUS49 ==> PPCMPLBWRDBUS49 PPCMPLBWRDBUS49)
			(conn PPC440 PPCMPLBWRDBUS48 ==> PPCMPLBWRDBUS48 PPCMPLBWRDBUS48)
			(conn PPC440 PPCMPLBWRDBUS47 ==> PPCMPLBWRDBUS47 PPCMPLBWRDBUS47)
			(conn PPC440 PPCMPLBWRDBUS46 ==> PPCMPLBWRDBUS46 PPCMPLBWRDBUS46)
			(conn PPC440 PPCMPLBWRDBUS45 ==> PPCMPLBWRDBUS45 PPCMPLBWRDBUS45)
			(conn PPC440 PPCMPLBWRDBUS44 ==> PPCMPLBWRDBUS44 PPCMPLBWRDBUS44)
			(conn PPC440 PPCMPLBWRDBUS43 ==> PPCMPLBWRDBUS43 PPCMPLBWRDBUS43)
			(conn PPC440 PPCMPLBWRDBUS42 ==> PPCMPLBWRDBUS42 PPCMPLBWRDBUS42)
			(conn PPC440 PPCMPLBWRDBUS41 ==> PPCMPLBWRDBUS41 PPCMPLBWRDBUS41)
			(conn PPC440 PPCMPLBWRDBUS40 ==> PPCMPLBWRDBUS40 PPCMPLBWRDBUS40)
			(conn PPC440 PPCMPLBWRDBUS39 ==> PPCMPLBWRDBUS39 PPCMPLBWRDBUS39)
			(conn PPC440 PPCMPLBWRDBUS38 ==> PPCMPLBWRDBUS38 PPCMPLBWRDBUS38)
			(conn PPC440 PPCMPLBWRDBUS37 ==> PPCMPLBWRDBUS37 PPCMPLBWRDBUS37)
			(conn PPC440 PPCMPLBWRDBUS36 ==> PPCMPLBWRDBUS36 PPCMPLBWRDBUS36)
			(conn PPC440 PPCMPLBWRDBUS35 ==> PPCMPLBWRDBUS35 PPCMPLBWRDBUS35)
			(conn PPC440 PPCMPLBWRDBUS34 ==> PPCMPLBWRDBUS34 PPCMPLBWRDBUS34)
			(conn PPC440 PPCMPLBWRDBUS33 ==> PPCMPLBWRDBUS33 PPCMPLBWRDBUS33)
			(conn PPC440 PPCMPLBWRDBUS32 ==> PPCMPLBWRDBUS32 PPCMPLBWRDBUS32)
			(conn PPC440 PPCMPLBWRDBUS31 ==> PPCMPLBWRDBUS31 PPCMPLBWRDBUS31)
			(conn PPC440 PPCMPLBWRDBUS30 ==> PPCMPLBWRDBUS30 PPCMPLBWRDBUS30)
			(conn PPC440 PPCMPLBWRDBUS29 ==> PPCMPLBWRDBUS29 PPCMPLBWRDBUS29)
			(conn PPC440 PPCMPLBWRDBUS28 ==> PPCMPLBWRDBUS28 PPCMPLBWRDBUS28)
			(conn PPC440 PPCMPLBWRDBUS27 ==> PPCMPLBWRDBUS27 PPCMPLBWRDBUS27)
			(conn PPC440 PPCMPLBWRDBUS26 ==> PPCMPLBWRDBUS26 PPCMPLBWRDBUS26)
			(conn PPC440 PPCMPLBWRDBUS25 ==> PPCMPLBWRDBUS25 PPCMPLBWRDBUS25)
			(conn PPC440 PPCMPLBWRDBUS24 ==> PPCMPLBWRDBUS24 PPCMPLBWRDBUS24)
			(conn PPC440 PPCMPLBWRDBUS23 ==> PPCMPLBWRDBUS23 PPCMPLBWRDBUS23)
			(conn PPC440 PPCMPLBWRDBUS22 ==> PPCMPLBWRDBUS22 PPCMPLBWRDBUS22)
			(conn PPC440 PPCMPLBWRDBUS21 ==> PPCMPLBWRDBUS21 PPCMPLBWRDBUS21)
			(conn PPC440 PPCMPLBWRDBUS20 ==> PPCMPLBWRDBUS20 PPCMPLBWRDBUS20)
			(conn PPC440 PPCMPLBWRDBUS19 ==> PPCMPLBWRDBUS19 PPCMPLBWRDBUS19)
			(conn PPC440 PPCMPLBWRDBUS18 ==> PPCMPLBWRDBUS18 PPCMPLBWRDBUS18)
			(conn PPC440 PPCMPLBWRDBUS17 ==> PPCMPLBWRDBUS17 PPCMPLBWRDBUS17)
			(conn PPC440 PPCMPLBWRDBUS16 ==> PPCMPLBWRDBUS16 PPCMPLBWRDBUS16)
			(conn PPC440 PPCMPLBWRDBUS15 ==> PPCMPLBWRDBUS15 PPCMPLBWRDBUS15)
			(conn PPC440 PPCMPLBWRDBUS14 ==> PPCMPLBWRDBUS14 PPCMPLBWRDBUS14)
			(conn PPC440 PPCMPLBWRDBUS13 ==> PPCMPLBWRDBUS13 PPCMPLBWRDBUS13)
			(conn PPC440 PPCMPLBWRDBUS12 ==> PPCMPLBWRDBUS12 PPCMPLBWRDBUS12)
			(conn PPC440 PPCMPLBWRDBUS11 ==> PPCMPLBWRDBUS11 PPCMPLBWRDBUS11)
			(conn PPC440 PPCMPLBWRDBUS10 ==> PPCMPLBWRDBUS10 PPCMPLBWRDBUS10)
			(conn PPC440 PPCMPLBWRDBUS9 ==> PPCMPLBWRDBUS9 PPCMPLBWRDBUS9)
			(conn PPC440 PPCMPLBWRDBUS8 ==> PPCMPLBWRDBUS8 PPCMPLBWRDBUS8)
			(conn PPC440 PPCMPLBWRDBUS7 ==> PPCMPLBWRDBUS7 PPCMPLBWRDBUS7)
			(conn PPC440 PPCMPLBWRDBUS6 ==> PPCMPLBWRDBUS6 PPCMPLBWRDBUS6)
			(conn PPC440 PPCMPLBWRDBUS5 ==> PPCMPLBWRDBUS5 PPCMPLBWRDBUS5)
			(conn PPC440 PPCMPLBWRDBUS4 ==> PPCMPLBWRDBUS4 PPCMPLBWRDBUS4)
			(conn PPC440 PPCMPLBWRDBUS3 ==> PPCMPLBWRDBUS3 PPCMPLBWRDBUS3)
			(conn PPC440 PPCMPLBWRDBUS2 ==> PPCMPLBWRDBUS2 PPCMPLBWRDBUS2)
			(conn PPC440 PPCMPLBWRDBUS1 ==> PPCMPLBWRDBUS1 PPCMPLBWRDBUS1)
			(conn PPC440 PPCMPLBWRDBUS0 ==> PPCMPLBWRDBUS0 PPCMPLBWRDBUS0)
			(conn PPC440 PPCMPLBUABUS31 ==> PPCMPLBUABUS31 PPCMPLBUABUS31)
			(conn PPC440 PPCMPLBUABUS30 ==> PPCMPLBUABUS30 PPCMPLBUABUS30)
			(conn PPC440 PPCMPLBUABUS29 ==> PPCMPLBUABUS29 PPCMPLBUABUS29)
			(conn PPC440 PPCMPLBUABUS28 ==> PPCMPLBUABUS28 PPCMPLBUABUS28)
			(conn PPC440 PPCMPLBBE15 ==> PPCMPLBBE15 PPCMPLBBE15)
			(conn PPC440 PPCMPLBBE14 ==> PPCMPLBBE14 PPCMPLBBE14)
			(conn PPC440 PPCMPLBBE13 ==> PPCMPLBBE13 PPCMPLBBE13)
			(conn PPC440 PPCMPLBBE12 ==> PPCMPLBBE12 PPCMPLBBE12)
			(conn PPC440 PPCMPLBBE11 ==> PPCMPLBBE11 PPCMPLBBE11)
			(conn PPC440 PPCMPLBBE10 ==> PPCMPLBBE10 PPCMPLBBE10)
			(conn PPC440 PPCMPLBBE9 ==> PPCMPLBBE9 PPCMPLBBE9)
			(conn PPC440 PPCMPLBBE8 ==> PPCMPLBBE8 PPCMPLBBE8)
			(conn PPC440 PPCMPLBBE7 ==> PPCMPLBBE7 PPCMPLBBE7)
			(conn PPC440 PPCMPLBBE6 ==> PPCMPLBBE6 PPCMPLBBE6)
			(conn PPC440 PPCMPLBBE5 ==> PPCMPLBBE5 PPCMPLBBE5)
			(conn PPC440 PPCMPLBBE4 ==> PPCMPLBBE4 PPCMPLBBE4)
			(conn PPC440 PPCMPLBBE3 ==> PPCMPLBBE3 PPCMPLBBE3)
			(conn PPC440 PPCMPLBBE2 ==> PPCMPLBBE2 PPCMPLBBE2)
			(conn PPC440 PPCMPLBBE1 ==> PPCMPLBBE1 PPCMPLBBE1)
			(conn PPC440 PPCMPLBBE0 ==> PPCMPLBBE0 PPCMPLBBE0)
			(conn PPC440 PPCMPLBABUS31 ==> PPCMPLBABUS31 PPCMPLBABUS31)
			(conn PPC440 PPCMPLBABUS30 ==> PPCMPLBABUS30 PPCMPLBABUS30)
			(conn PPC440 PPCMPLBABUS29 ==> PPCMPLBABUS29 PPCMPLBABUS29)
			(conn PPC440 PPCMPLBABUS28 ==> PPCMPLBABUS28 PPCMPLBABUS28)
			(conn PPC440 PPCMPLBABUS27 ==> PPCMPLBABUS27 PPCMPLBABUS27)
			(conn PPC440 PPCMPLBABUS26 ==> PPCMPLBABUS26 PPCMPLBABUS26)
			(conn PPC440 PPCMPLBABUS25 ==> PPCMPLBABUS25 PPCMPLBABUS25)
			(conn PPC440 PPCMPLBABUS24 ==> PPCMPLBABUS24 PPCMPLBABUS24)
			(conn PPC440 PPCMPLBABUS23 ==> PPCMPLBABUS23 PPCMPLBABUS23)
			(conn PPC440 PPCMPLBABUS22 ==> PPCMPLBABUS22 PPCMPLBABUS22)
			(conn PPC440 PPCMPLBABUS21 ==> PPCMPLBABUS21 PPCMPLBABUS21)
			(conn PPC440 PPCMPLBABUS20 ==> PPCMPLBABUS20 PPCMPLBABUS20)
			(conn PPC440 PPCMPLBABUS19 ==> PPCMPLBABUS19 PPCMPLBABUS19)
			(conn PPC440 PPCMPLBABUS18 ==> PPCMPLBABUS18 PPCMPLBABUS18)
			(conn PPC440 PPCMPLBABUS17 ==> PPCMPLBABUS17 PPCMPLBABUS17)
			(conn PPC440 PPCMPLBABUS16 ==> PPCMPLBABUS16 PPCMPLBABUS16)
			(conn PPC440 PPCMPLBABUS15 ==> PPCMPLBABUS15 PPCMPLBABUS15)
			(conn PPC440 PPCMPLBABUS14 ==> PPCMPLBABUS14 PPCMPLBABUS14)
			(conn PPC440 PPCMPLBABUS13 ==> PPCMPLBABUS13 PPCMPLBABUS13)
			(conn PPC440 PPCMPLBABUS12 ==> PPCMPLBABUS12 PPCMPLBABUS12)
			(conn PPC440 PPCMPLBABUS11 ==> PPCMPLBABUS11 PPCMPLBABUS11)
			(conn PPC440 PPCMPLBABUS10 ==> PPCMPLBABUS10 PPCMPLBABUS10)
			(conn PPC440 PPCMPLBABUS9 ==> PPCMPLBABUS9 PPCMPLBABUS9)
			(conn PPC440 PPCMPLBABUS8 ==> PPCMPLBABUS8 PPCMPLBABUS8)
			(conn PPC440 PPCMPLBABUS7 ==> PPCMPLBABUS7 PPCMPLBABUS7)
			(conn PPC440 PPCMPLBABUS6 ==> PPCMPLBABUS6 PPCMPLBABUS6)
			(conn PPC440 PPCMPLBABUS5 ==> PPCMPLBABUS5 PPCMPLBABUS5)
			(conn PPC440 PPCMPLBABUS4 ==> PPCMPLBABUS4 PPCMPLBABUS4)
			(conn PPC440 PPCMPLBABUS3 ==> PPCMPLBABUS3 PPCMPLBABUS3)
			(conn PPC440 PPCMPLBABUS2 ==> PPCMPLBABUS2 PPCMPLBABUS2)
			(conn PPC440 PPCMPLBABUS1 ==> PPCMPLBABUS1 PPCMPLBABUS1)
			(conn PPC440 PPCMPLBABUS0 ==> PPCMPLBABUS0 PPCMPLBABUS0)
			(conn PPC440 PPCEICINTERCONNECTIRQ ==> PPCEICINTERCONNECTIRQ PPCEICINTERCONNECTIRQ)
			(conn PPC440 PPCDMDCRDBUSOUT15 ==> PPCDMDCRDBUSOUT15 PPCDMDCRDBUSOUT15)
			(conn PPC440 PPCDMDCRDBUSOUT14 ==> PPCDMDCRDBUSOUT14 PPCDMDCRDBUSOUT14)
			(conn PPC440 PPCDMDCRDBUSOUT13 ==> PPCDMDCRDBUSOUT13 PPCDMDCRDBUSOUT13)
			(conn PPC440 PPCDMDCRDBUSOUT12 ==> PPCDMDCRDBUSOUT12 PPCDMDCRDBUSOUT12)
			(conn PPC440 PPCDMDCRDBUSOUT11 ==> PPCDMDCRDBUSOUT11 PPCDMDCRDBUSOUT11)
			(conn PPC440 PPCDMDCRDBUSOUT10 ==> PPCDMDCRDBUSOUT10 PPCDMDCRDBUSOUT10)
			(conn PPC440 PPCDMDCRDBUSOUT9 ==> PPCDMDCRDBUSOUT9 PPCDMDCRDBUSOUT9)
			(conn PPC440 PPCDMDCRDBUSOUT8 ==> PPCDMDCRDBUSOUT8 PPCDMDCRDBUSOUT8)
			(conn PPC440 PPCDMDCRDBUSOUT7 ==> PPCDMDCRDBUSOUT7 PPCDMDCRDBUSOUT7)
			(conn PPC440 PPCDMDCRDBUSOUT6 ==> PPCDMDCRDBUSOUT6 PPCDMDCRDBUSOUT6)
			(conn PPC440 PPCDMDCRDBUSOUT5 ==> PPCDMDCRDBUSOUT5 PPCDMDCRDBUSOUT5)
			(conn PPC440 PPCDMDCRDBUSOUT4 ==> PPCDMDCRDBUSOUT4 PPCDMDCRDBUSOUT4)
			(conn PPC440 PPCDMDCRDBUSOUT3 ==> PPCDMDCRDBUSOUT3 PPCDMDCRDBUSOUT3)
			(conn PPC440 PPCDMDCRDBUSOUT2 ==> PPCDMDCRDBUSOUT2 PPCDMDCRDBUSOUT2)
			(conn PPC440 PPCDMDCRDBUSOUT1 ==> PPCDMDCRDBUSOUT1 PPCDMDCRDBUSOUT1)
			(conn PPC440 PPCDMDCRDBUSOUT0 ==> PPCDMDCRDBUSOUT0 PPCDMDCRDBUSOUT0)
			(conn PPC440 PPCDIAGPORTB96 ==> PPCDIAGPORTB96 PPCDIAGPORTB96)
			(conn PPC440 PPCDIAGPORTB95 ==> PPCDIAGPORTB95 PPCDIAGPORTB95)
			(conn PPC440 PPCDIAGPORTB94 ==> PPCDIAGPORTB94 PPCDIAGPORTB94)
			(conn PPC440 PPCDIAGPORTB93 ==> PPCDIAGPORTB93 PPCDIAGPORTB93)
			(conn PPC440 PPCDIAGPORTB92 ==> PPCDIAGPORTB92 PPCDIAGPORTB92)
			(conn PPC440 PPCDIAGPORTB91 ==> PPCDIAGPORTB91 PPCDIAGPORTB91)
			(conn PPC440 PPCDIAGPORTB90 ==> PPCDIAGPORTB90 PPCDIAGPORTB90)
			(conn PPC440 PPCDIAGPORTB89 ==> PPCDIAGPORTB89 PPCDIAGPORTB89)
			(conn PPC440 PPCDIAGPORTB88 ==> PPCDIAGPORTB88 PPCDIAGPORTB88)
			(conn PPC440 PPCDIAGPORTB87 ==> PPCDIAGPORTB87 PPCDIAGPORTB87)
			(conn PPC440 PPCDIAGPORTB86 ==> PPCDIAGPORTB86 PPCDIAGPORTB86)
			(conn PPC440 PPCDIAGPORTB85 ==> PPCDIAGPORTB85 PPCDIAGPORTB85)
			(conn PPC440 PPCDIAGPORTB84 ==> PPCDIAGPORTB84 PPCDIAGPORTB84)
			(conn PPC440 PPCDIAGPORTB83 ==> PPCDIAGPORTB83 PPCDIAGPORTB83)
			(conn PPC440 PPCDIAGPORTB82 ==> PPCDIAGPORTB82 PPCDIAGPORTB82)
			(conn PPC440 PPCDIAGPORTB54 ==> PPCDIAGPORTB54 PPCDIAGPORTB54)
			(conn PPC440 PPCDIAGPORTB53 ==> PPCDIAGPORTB53 PPCDIAGPORTB53)
			(conn PPC440 DMA3TXIRQ ==> DMA3TXIRQ DMA3TXIRQ)
			(conn PPC440 DMA3RXIRQ ==> DMA3RXIRQ DMA3RXIRQ)
			(conn PPC440 DMA3LLTXSRCRDYN ==> DMA3LLTXSRCRDYN DMA3LLTXSRCRDYN)
			(conn PPC440 DMA3LLTXSOPN ==> DMA3LLTXSOPN DMA3LLTXSOPN)
			(conn PPC440 DMA3LLTXSOFN ==> DMA3LLTXSOFN DMA3LLTXSOFN)
			(conn PPC440 DMA3LLTXREM3 ==> DMA3LLTXREM3 DMA3LLTXREM3)
			(conn PPC440 DMA3LLTXREM2 ==> DMA3LLTXREM2 DMA3LLTXREM2)
			(conn PPC440 DMA3LLTXREM1 ==> DMA3LLTXREM1 DMA3LLTXREM1)
			(conn PPC440 DMA3LLTXREM0 ==> DMA3LLTXREM0 DMA3LLTXREM0)
			(conn PPC440 DMA3LLTXEOPN ==> DMA3LLTXEOPN DMA3LLTXEOPN)
			(conn PPC440 DMA3LLTXEOFN ==> DMA3LLTXEOFN DMA3LLTXEOFN)
			(conn PPC440 DMA3LLTXD31 ==> DMA3LLTXD31 DMA3LLTXD31)
			(conn PPC440 DMA3LLTXD30 ==> DMA3LLTXD30 DMA3LLTXD30)
			(conn PPC440 DMA3LLTXD29 ==> DMA3LLTXD29 DMA3LLTXD29)
			(conn PPC440 DMA3LLTXD28 ==> DMA3LLTXD28 DMA3LLTXD28)
			(conn PPC440 DMA3LLTXD27 ==> DMA3LLTXD27 DMA3LLTXD27)
			(conn PPC440 DMA3LLTXD26 ==> DMA3LLTXD26 DMA3LLTXD26)
			(conn PPC440 DMA3LLTXD25 ==> DMA3LLTXD25 DMA3LLTXD25)
			(conn PPC440 DMA3LLTXD24 ==> DMA3LLTXD24 DMA3LLTXD24)
			(conn PPC440 DMA3LLTXD23 ==> DMA3LLTXD23 DMA3LLTXD23)
			(conn PPC440 DMA3LLTXD22 ==> DMA3LLTXD22 DMA3LLTXD22)
			(conn PPC440 DMA3LLTXD21 ==> DMA3LLTXD21 DMA3LLTXD21)
			(conn PPC440 DMA3LLTXD20 ==> DMA3LLTXD20 DMA3LLTXD20)
			(conn PPC440 DMA3LLTXD19 ==> DMA3LLTXD19 DMA3LLTXD19)
			(conn PPC440 DMA3LLTXD18 ==> DMA3LLTXD18 DMA3LLTXD18)
			(conn PPC440 DMA3LLTXD17 ==> DMA3LLTXD17 DMA3LLTXD17)
			(conn PPC440 DMA3LLTXD16 ==> DMA3LLTXD16 DMA3LLTXD16)
			(conn PPC440 DMA3LLTXD15 ==> DMA3LLTXD15 DMA3LLTXD15)
			(conn PPC440 DMA3LLTXD14 ==> DMA3LLTXD14 DMA3LLTXD14)
			(conn PPC440 DMA3LLTXD13 ==> DMA3LLTXD13 DMA3LLTXD13)
			(conn PPC440 DMA3LLTXD12 ==> DMA3LLTXD12 DMA3LLTXD12)
			(conn PPC440 DMA3LLTXD11 ==> DMA3LLTXD11 DMA3LLTXD11)
			(conn PPC440 DMA3LLTXD10 ==> DMA3LLTXD10 DMA3LLTXD10)
			(conn PPC440 DMA3LLTXD9 ==> DMA3LLTXD9 DMA3LLTXD9)
			(conn PPC440 DMA3LLTXD8 ==> DMA3LLTXD8 DMA3LLTXD8)
			(conn PPC440 DMA3LLTXD7 ==> DMA3LLTXD7 DMA3LLTXD7)
			(conn PPC440 DMA3LLTXD6 ==> DMA3LLTXD6 DMA3LLTXD6)
			(conn PPC440 DMA3LLTXD5 ==> DMA3LLTXD5 DMA3LLTXD5)
			(conn PPC440 DMA3LLTXD4 ==> DMA3LLTXD4 DMA3LLTXD4)
			(conn PPC440 DMA3LLTXD3 ==> DMA3LLTXD3 DMA3LLTXD3)
			(conn PPC440 DMA3LLTXD2 ==> DMA3LLTXD2 DMA3LLTXD2)
			(conn PPC440 DMA3LLTXD1 ==> DMA3LLTXD1 DMA3LLTXD1)
			(conn PPC440 DMA3LLTXD0 ==> DMA3LLTXD0 DMA3LLTXD0)
			(conn PPC440 DMA3LLRXDSTRDYN ==> DMA3LLRXDSTRDYN DMA3LLRXDSTRDYN)
			(conn PPC440 DMA3LLRSTENGINEACK ==> DMA3LLRSTENGINEACK DMA3LLRSTENGINEACK)
			(conn PPC440 DMA2TXIRQ ==> DMA2TXIRQ DMA2TXIRQ)
			(conn PPC440 DMA2RXIRQ ==> DMA2RXIRQ DMA2RXIRQ)
			(conn PPC440 DMA2LLTXSRCRDYN ==> DMA2LLTXSRCRDYN DMA2LLTXSRCRDYN)
			(conn PPC440 DMA2LLTXSOPN ==> DMA2LLTXSOPN DMA2LLTXSOPN)
			(conn PPC440 DMA2LLTXSOFN ==> DMA2LLTXSOFN DMA2LLTXSOFN)
			(conn PPC440 DMA2LLTXREM3 ==> DMA2LLTXREM3 DMA2LLTXREM3)
			(conn PPC440 DMA2LLTXREM2 ==> DMA2LLTXREM2 DMA2LLTXREM2)
			(conn PPC440 DMA2LLTXREM1 ==> DMA2LLTXREM1 DMA2LLTXREM1)
			(conn PPC440 DMA2LLTXREM0 ==> DMA2LLTXREM0 DMA2LLTXREM0)
			(conn PPC440 DMA2LLTXEOPN ==> DMA2LLTXEOPN DMA2LLTXEOPN)
			(conn PPC440 DMA2LLTXEOFN ==> DMA2LLTXEOFN DMA2LLTXEOFN)
			(conn PPC440 DMA2LLTXD31 ==> DMA2LLTXD31 DMA2LLTXD31)
			(conn PPC440 DMA2LLTXD30 ==> DMA2LLTXD30 DMA2LLTXD30)
			(conn PPC440 DMA2LLTXD29 ==> DMA2LLTXD29 DMA2LLTXD29)
			(conn PPC440 DMA2LLTXD28 ==> DMA2LLTXD28 DMA2LLTXD28)
			(conn PPC440 DMA2LLTXD27 ==> DMA2LLTXD27 DMA2LLTXD27)
			(conn PPC440 DMA2LLTXD26 ==> DMA2LLTXD26 DMA2LLTXD26)
			(conn PPC440 DMA2LLTXD25 ==> DMA2LLTXD25 DMA2LLTXD25)
			(conn PPC440 DMA2LLTXD24 ==> DMA2LLTXD24 DMA2LLTXD24)
			(conn PPC440 DMA2LLTXD23 ==> DMA2LLTXD23 DMA2LLTXD23)
			(conn PPC440 DMA2LLTXD22 ==> DMA2LLTXD22 DMA2LLTXD22)
			(conn PPC440 DMA2LLTXD21 ==> DMA2LLTXD21 DMA2LLTXD21)
			(conn PPC440 DMA2LLTXD20 ==> DMA2LLTXD20 DMA2LLTXD20)
			(conn PPC440 DMA2LLTXD19 ==> DMA2LLTXD19 DMA2LLTXD19)
			(conn PPC440 DMA2LLTXD18 ==> DMA2LLTXD18 DMA2LLTXD18)
			(conn PPC440 DMA2LLTXD17 ==> DMA2LLTXD17 DMA2LLTXD17)
			(conn PPC440 DMA2LLTXD16 ==> DMA2LLTXD16 DMA2LLTXD16)
			(conn PPC440 DMA2LLTXD15 ==> DMA2LLTXD15 DMA2LLTXD15)
			(conn PPC440 DMA2LLTXD14 ==> DMA2LLTXD14 DMA2LLTXD14)
			(conn PPC440 DMA2LLTXD13 ==> DMA2LLTXD13 DMA2LLTXD13)
			(conn PPC440 DMA2LLTXD12 ==> DMA2LLTXD12 DMA2LLTXD12)
			(conn PPC440 DMA2LLTXD11 ==> DMA2LLTXD11 DMA2LLTXD11)
			(conn PPC440 DMA2LLTXD10 ==> DMA2LLTXD10 DMA2LLTXD10)
			(conn PPC440 DMA2LLTXD9 ==> DMA2LLTXD9 DMA2LLTXD9)
			(conn PPC440 DMA2LLTXD8 ==> DMA2LLTXD8 DMA2LLTXD8)
			(conn PPC440 DMA2LLTXD7 ==> DMA2LLTXD7 DMA2LLTXD7)
			(conn PPC440 DMA2LLTXD6 ==> DMA2LLTXD6 DMA2LLTXD6)
			(conn PPC440 DMA2LLTXD5 ==> DMA2LLTXD5 DMA2LLTXD5)
			(conn PPC440 DMA2LLTXD4 ==> DMA2LLTXD4 DMA2LLTXD4)
			(conn PPC440 DMA2LLTXD3 ==> DMA2LLTXD3 DMA2LLTXD3)
			(conn PPC440 DMA2LLTXD2 ==> DMA2LLTXD2 DMA2LLTXD2)
			(conn PPC440 DMA2LLTXD1 ==> DMA2LLTXD1 DMA2LLTXD1)
			(conn PPC440 DMA2LLTXD0 ==> DMA2LLTXD0 DMA2LLTXD0)
			(conn PPC440 DMA2LLRXDSTRDYN ==> DMA2LLRXDSTRDYN DMA2LLRXDSTRDYN)
			(conn PPC440 DMA2LLRSTENGINEACK ==> DMA2LLRSTENGINEACK DMA2LLRSTENGINEACK)
			(conn PPC440 PPCS0PLBWRDACK ==> PPCS0PLBWRDACK PPCS0PLBWRDACK)
			(conn PPC440 PPCS0PLBWRCOMP ==> PPCS0PLBWRCOMP PPCS0PLBWRCOMP)
			(conn PPC440 PPCS0PLBWRBTERM ==> PPCS0PLBWRBTERM PPCS0PLBWRBTERM)
			(conn PPC440 PPCS0PLBWAIT ==> PPCS0PLBWAIT PPCS0PLBWAIT)
			(conn PPC440 PPCS0PLBSSIZE1 ==> PPCS0PLBSSIZE1 PPCS0PLBSSIZE1)
			(conn PPC440 PPCS0PLBSSIZE0 ==> PPCS0PLBSSIZE0 PPCS0PLBSSIZE0)
			(conn PPC440 PPCS0PLBREARBITRATE ==> PPCS0PLBREARBITRATE PPCS0PLBREARBITRATE)
			(conn PPC440 PPCS0PLBRDWDADDR3 ==> PPCS0PLBRDWDADDR3 PPCS0PLBRDWDADDR3)
			(conn PPC440 PPCS0PLBRDWDADDR2 ==> PPCS0PLBRDWDADDR2 PPCS0PLBRDWDADDR2)
			(conn PPC440 PPCS0PLBRDWDADDR1 ==> PPCS0PLBRDWDADDR1 PPCS0PLBRDWDADDR1)
			(conn PPC440 PPCS0PLBRDWDADDR0 ==> PPCS0PLBRDWDADDR0 PPCS0PLBRDWDADDR0)
			(conn PPC440 PPCS0PLBRDDBUS127 ==> PPCS0PLBRDDBUS127 PPCS0PLBRDDBUS127)
			(conn PPC440 PPCS0PLBRDDBUS126 ==> PPCS0PLBRDDBUS126 PPCS0PLBRDDBUS126)
			(conn PPC440 PPCS0PLBRDDBUS125 ==> PPCS0PLBRDDBUS125 PPCS0PLBRDDBUS125)
			(conn PPC440 PPCS0PLBRDDBUS124 ==> PPCS0PLBRDDBUS124 PPCS0PLBRDDBUS124)
			(conn PPC440 PPCS0PLBRDDBUS123 ==> PPCS0PLBRDDBUS123 PPCS0PLBRDDBUS123)
			(conn PPC440 PPCS0PLBRDDBUS122 ==> PPCS0PLBRDDBUS122 PPCS0PLBRDDBUS122)
			(conn PPC440 PPCS0PLBRDDBUS121 ==> PPCS0PLBRDDBUS121 PPCS0PLBRDDBUS121)
			(conn PPC440 PPCS0PLBRDDBUS120 ==> PPCS0PLBRDDBUS120 PPCS0PLBRDDBUS120)
			(conn PPC440 PPCS0PLBRDDBUS119 ==> PPCS0PLBRDDBUS119 PPCS0PLBRDDBUS119)
			(conn PPC440 PPCS0PLBRDDBUS118 ==> PPCS0PLBRDDBUS118 PPCS0PLBRDDBUS118)
			(conn PPC440 PPCS0PLBRDDBUS117 ==> PPCS0PLBRDDBUS117 PPCS0PLBRDDBUS117)
			(conn PPC440 PPCS0PLBRDDBUS116 ==> PPCS0PLBRDDBUS116 PPCS0PLBRDDBUS116)
			(conn PPC440 PPCS0PLBRDDBUS115 ==> PPCS0PLBRDDBUS115 PPCS0PLBRDDBUS115)
			(conn PPC440 PPCS0PLBRDDBUS114 ==> PPCS0PLBRDDBUS114 PPCS0PLBRDDBUS114)
			(conn PPC440 PPCS0PLBRDDBUS113 ==> PPCS0PLBRDDBUS113 PPCS0PLBRDDBUS113)
			(conn PPC440 PPCS0PLBRDDBUS112 ==> PPCS0PLBRDDBUS112 PPCS0PLBRDDBUS112)
			(conn PPC440 PPCS0PLBRDDBUS111 ==> PPCS0PLBRDDBUS111 PPCS0PLBRDDBUS111)
			(conn PPC440 PPCS0PLBRDDBUS110 ==> PPCS0PLBRDDBUS110 PPCS0PLBRDDBUS110)
			(conn PPC440 PPCS0PLBRDDBUS109 ==> PPCS0PLBRDDBUS109 PPCS0PLBRDDBUS109)
			(conn PPC440 PPCS0PLBRDDBUS108 ==> PPCS0PLBRDDBUS108 PPCS0PLBRDDBUS108)
			(conn PPC440 PPCS0PLBRDDBUS107 ==> PPCS0PLBRDDBUS107 PPCS0PLBRDDBUS107)
			(conn PPC440 PPCS0PLBRDDBUS106 ==> PPCS0PLBRDDBUS106 PPCS0PLBRDDBUS106)
			(conn PPC440 PPCS0PLBRDDBUS105 ==> PPCS0PLBRDDBUS105 PPCS0PLBRDDBUS105)
			(conn PPC440 PPCS0PLBRDDBUS104 ==> PPCS0PLBRDDBUS104 PPCS0PLBRDDBUS104)
			(conn PPC440 PPCS0PLBRDDBUS103 ==> PPCS0PLBRDDBUS103 PPCS0PLBRDDBUS103)
			(conn PPC440 PPCS0PLBRDDBUS102 ==> PPCS0PLBRDDBUS102 PPCS0PLBRDDBUS102)
			(conn PPC440 PPCS0PLBRDDBUS101 ==> PPCS0PLBRDDBUS101 PPCS0PLBRDDBUS101)
			(conn PPC440 PPCS0PLBRDDBUS100 ==> PPCS0PLBRDDBUS100 PPCS0PLBRDDBUS100)
			(conn PPC440 PPCS0PLBRDDBUS99 ==> PPCS0PLBRDDBUS99 PPCS0PLBRDDBUS99)
			(conn PPC440 PPCS0PLBRDDBUS98 ==> PPCS0PLBRDDBUS98 PPCS0PLBRDDBUS98)
			(conn PPC440 PPCS0PLBRDDBUS97 ==> PPCS0PLBRDDBUS97 PPCS0PLBRDDBUS97)
			(conn PPC440 PPCS0PLBRDDBUS96 ==> PPCS0PLBRDDBUS96 PPCS0PLBRDDBUS96)
			(conn PPC440 PPCS0PLBRDDBUS95 ==> PPCS0PLBRDDBUS95 PPCS0PLBRDDBUS95)
			(conn PPC440 PPCS0PLBRDDBUS94 ==> PPCS0PLBRDDBUS94 PPCS0PLBRDDBUS94)
			(conn PPC440 PPCS0PLBRDDBUS93 ==> PPCS0PLBRDDBUS93 PPCS0PLBRDDBUS93)
			(conn PPC440 PPCS0PLBRDDBUS92 ==> PPCS0PLBRDDBUS92 PPCS0PLBRDDBUS92)
			(conn PPC440 PPCS0PLBRDDBUS91 ==> PPCS0PLBRDDBUS91 PPCS0PLBRDDBUS91)
			(conn PPC440 PPCS0PLBRDDBUS90 ==> PPCS0PLBRDDBUS90 PPCS0PLBRDDBUS90)
			(conn PPC440 PPCS0PLBRDDBUS89 ==> PPCS0PLBRDDBUS89 PPCS0PLBRDDBUS89)
			(conn PPC440 PPCS0PLBRDDBUS88 ==> PPCS0PLBRDDBUS88 PPCS0PLBRDDBUS88)
			(conn PPC440 PPCS0PLBRDDBUS87 ==> PPCS0PLBRDDBUS87 PPCS0PLBRDDBUS87)
			(conn PPC440 PPCS0PLBRDDBUS86 ==> PPCS0PLBRDDBUS86 PPCS0PLBRDDBUS86)
			(conn PPC440 PPCS0PLBRDDBUS85 ==> PPCS0PLBRDDBUS85 PPCS0PLBRDDBUS85)
			(conn PPC440 PPCS0PLBRDDBUS84 ==> PPCS0PLBRDDBUS84 PPCS0PLBRDDBUS84)
			(conn PPC440 PPCS0PLBRDDBUS83 ==> PPCS0PLBRDDBUS83 PPCS0PLBRDDBUS83)
			(conn PPC440 PPCS0PLBRDDBUS82 ==> PPCS0PLBRDDBUS82 PPCS0PLBRDDBUS82)
			(conn PPC440 PPCS0PLBRDDBUS81 ==> PPCS0PLBRDDBUS81 PPCS0PLBRDDBUS81)
			(conn PPC440 PPCS0PLBRDDBUS80 ==> PPCS0PLBRDDBUS80 PPCS0PLBRDDBUS80)
			(conn PPC440 PPCS0PLBRDDBUS79 ==> PPCS0PLBRDDBUS79 PPCS0PLBRDDBUS79)
			(conn PPC440 PPCS0PLBRDDBUS78 ==> PPCS0PLBRDDBUS78 PPCS0PLBRDDBUS78)
			(conn PPC440 PPCS0PLBRDDBUS77 ==> PPCS0PLBRDDBUS77 PPCS0PLBRDDBUS77)
			(conn PPC440 PPCS0PLBRDDBUS76 ==> PPCS0PLBRDDBUS76 PPCS0PLBRDDBUS76)
			(conn PPC440 PPCS0PLBRDDBUS75 ==> PPCS0PLBRDDBUS75 PPCS0PLBRDDBUS75)
			(conn PPC440 PPCS0PLBRDDBUS74 ==> PPCS0PLBRDDBUS74 PPCS0PLBRDDBUS74)
			(conn PPC440 PPCS0PLBRDDBUS73 ==> PPCS0PLBRDDBUS73 PPCS0PLBRDDBUS73)
			(conn PPC440 PPCS0PLBRDDBUS72 ==> PPCS0PLBRDDBUS72 PPCS0PLBRDDBUS72)
			(conn PPC440 PPCS0PLBRDDBUS71 ==> PPCS0PLBRDDBUS71 PPCS0PLBRDDBUS71)
			(conn PPC440 PPCS0PLBRDDBUS70 ==> PPCS0PLBRDDBUS70 PPCS0PLBRDDBUS70)
			(conn PPC440 PPCS0PLBRDDBUS69 ==> PPCS0PLBRDDBUS69 PPCS0PLBRDDBUS69)
			(conn PPC440 PPCS0PLBRDDBUS68 ==> PPCS0PLBRDDBUS68 PPCS0PLBRDDBUS68)
			(conn PPC440 PPCS0PLBRDDBUS67 ==> PPCS0PLBRDDBUS67 PPCS0PLBRDDBUS67)
			(conn PPC440 PPCS0PLBRDDBUS66 ==> PPCS0PLBRDDBUS66 PPCS0PLBRDDBUS66)
			(conn PPC440 PPCS0PLBRDDBUS65 ==> PPCS0PLBRDDBUS65 PPCS0PLBRDDBUS65)
			(conn PPC440 PPCS0PLBRDDBUS64 ==> PPCS0PLBRDDBUS64 PPCS0PLBRDDBUS64)
			(conn PPC440 PPCS0PLBRDDBUS63 ==> PPCS0PLBRDDBUS63 PPCS0PLBRDDBUS63)
			(conn PPC440 PPCS0PLBRDDBUS62 ==> PPCS0PLBRDDBUS62 PPCS0PLBRDDBUS62)
			(conn PPC440 PPCS0PLBRDDBUS61 ==> PPCS0PLBRDDBUS61 PPCS0PLBRDDBUS61)
			(conn PPC440 PPCS0PLBRDDBUS60 ==> PPCS0PLBRDDBUS60 PPCS0PLBRDDBUS60)
			(conn PPC440 PPCS0PLBRDDBUS59 ==> PPCS0PLBRDDBUS59 PPCS0PLBRDDBUS59)
			(conn PPC440 PPCS0PLBRDDBUS58 ==> PPCS0PLBRDDBUS58 PPCS0PLBRDDBUS58)
			(conn PPC440 PPCS0PLBRDDBUS57 ==> PPCS0PLBRDDBUS57 PPCS0PLBRDDBUS57)
			(conn PPC440 PPCS0PLBRDDBUS56 ==> PPCS0PLBRDDBUS56 PPCS0PLBRDDBUS56)
			(conn PPC440 PPCS0PLBRDDBUS55 ==> PPCS0PLBRDDBUS55 PPCS0PLBRDDBUS55)
			(conn PPC440 PPCS0PLBRDDBUS54 ==> PPCS0PLBRDDBUS54 PPCS0PLBRDDBUS54)
			(conn PPC440 PPCS0PLBRDDBUS53 ==> PPCS0PLBRDDBUS53 PPCS0PLBRDDBUS53)
			(conn PPC440 PPCS0PLBRDDBUS52 ==> PPCS0PLBRDDBUS52 PPCS0PLBRDDBUS52)
			(conn PPC440 PPCS0PLBRDDBUS51 ==> PPCS0PLBRDDBUS51 PPCS0PLBRDDBUS51)
			(conn PPC440 PPCS0PLBRDDBUS50 ==> PPCS0PLBRDDBUS50 PPCS0PLBRDDBUS50)
			(conn PPC440 PPCS0PLBRDDBUS49 ==> PPCS0PLBRDDBUS49 PPCS0PLBRDDBUS49)
			(conn PPC440 PPCS0PLBRDDBUS48 ==> PPCS0PLBRDDBUS48 PPCS0PLBRDDBUS48)
			(conn PPC440 PPCS0PLBRDDBUS47 ==> PPCS0PLBRDDBUS47 PPCS0PLBRDDBUS47)
			(conn PPC440 PPCS0PLBRDDBUS46 ==> PPCS0PLBRDDBUS46 PPCS0PLBRDDBUS46)
			(conn PPC440 PPCS0PLBRDDBUS45 ==> PPCS0PLBRDDBUS45 PPCS0PLBRDDBUS45)
			(conn PPC440 PPCS0PLBRDDBUS44 ==> PPCS0PLBRDDBUS44 PPCS0PLBRDDBUS44)
			(conn PPC440 PPCS0PLBRDDBUS43 ==> PPCS0PLBRDDBUS43 PPCS0PLBRDDBUS43)
			(conn PPC440 PPCS0PLBRDDBUS42 ==> PPCS0PLBRDDBUS42 PPCS0PLBRDDBUS42)
			(conn PPC440 PPCS0PLBRDDBUS41 ==> PPCS0PLBRDDBUS41 PPCS0PLBRDDBUS41)
			(conn PPC440 PPCS0PLBRDDBUS40 ==> PPCS0PLBRDDBUS40 PPCS0PLBRDDBUS40)
			(conn PPC440 PPCS0PLBRDDBUS39 ==> PPCS0PLBRDDBUS39 PPCS0PLBRDDBUS39)
			(conn PPC440 PPCS0PLBRDDBUS38 ==> PPCS0PLBRDDBUS38 PPCS0PLBRDDBUS38)
			(conn PPC440 PPCS0PLBRDDBUS37 ==> PPCS0PLBRDDBUS37 PPCS0PLBRDDBUS37)
			(conn PPC440 PPCS0PLBRDDBUS36 ==> PPCS0PLBRDDBUS36 PPCS0PLBRDDBUS36)
			(conn PPC440 PPCS0PLBRDDBUS35 ==> PPCS0PLBRDDBUS35 PPCS0PLBRDDBUS35)
			(conn PPC440 PPCS0PLBRDDBUS34 ==> PPCS0PLBRDDBUS34 PPCS0PLBRDDBUS34)
			(conn PPC440 PPCS0PLBRDDBUS33 ==> PPCS0PLBRDDBUS33 PPCS0PLBRDDBUS33)
			(conn PPC440 PPCS0PLBRDDBUS32 ==> PPCS0PLBRDDBUS32 PPCS0PLBRDDBUS32)
			(conn PPC440 PPCS0PLBRDDBUS31 ==> PPCS0PLBRDDBUS31 PPCS0PLBRDDBUS31)
			(conn PPC440 PPCS0PLBRDDBUS30 ==> PPCS0PLBRDDBUS30 PPCS0PLBRDDBUS30)
			(conn PPC440 PPCS0PLBRDDBUS29 ==> PPCS0PLBRDDBUS29 PPCS0PLBRDDBUS29)
			(conn PPC440 PPCS0PLBRDDBUS28 ==> PPCS0PLBRDDBUS28 PPCS0PLBRDDBUS28)
			(conn PPC440 PPCS0PLBRDDBUS27 ==> PPCS0PLBRDDBUS27 PPCS0PLBRDDBUS27)
			(conn PPC440 PPCS0PLBRDDBUS26 ==> PPCS0PLBRDDBUS26 PPCS0PLBRDDBUS26)
			(conn PPC440 PPCS0PLBRDDBUS25 ==> PPCS0PLBRDDBUS25 PPCS0PLBRDDBUS25)
			(conn PPC440 PPCS0PLBRDDBUS24 ==> PPCS0PLBRDDBUS24 PPCS0PLBRDDBUS24)
			(conn PPC440 PPCS0PLBRDDBUS23 ==> PPCS0PLBRDDBUS23 PPCS0PLBRDDBUS23)
			(conn PPC440 PPCS0PLBRDDBUS22 ==> PPCS0PLBRDDBUS22 PPCS0PLBRDDBUS22)
			(conn PPC440 PPCS0PLBRDDBUS21 ==> PPCS0PLBRDDBUS21 PPCS0PLBRDDBUS21)
			(conn PPC440 PPCS0PLBRDDBUS20 ==> PPCS0PLBRDDBUS20 PPCS0PLBRDDBUS20)
			(conn PPC440 PPCS0PLBRDDBUS19 ==> PPCS0PLBRDDBUS19 PPCS0PLBRDDBUS19)
			(conn PPC440 PPCS0PLBRDDBUS18 ==> PPCS0PLBRDDBUS18 PPCS0PLBRDDBUS18)
			(conn PPC440 PPCS0PLBRDDBUS17 ==> PPCS0PLBRDDBUS17 PPCS0PLBRDDBUS17)
			(conn PPC440 PPCS0PLBRDDBUS16 ==> PPCS0PLBRDDBUS16 PPCS0PLBRDDBUS16)
			(conn PPC440 PPCS0PLBRDDBUS15 ==> PPCS0PLBRDDBUS15 PPCS0PLBRDDBUS15)
			(conn PPC440 PPCS0PLBRDDBUS14 ==> PPCS0PLBRDDBUS14 PPCS0PLBRDDBUS14)
			(conn PPC440 PPCS0PLBRDDBUS13 ==> PPCS0PLBRDDBUS13 PPCS0PLBRDDBUS13)
			(conn PPC440 PPCS0PLBRDDBUS12 ==> PPCS0PLBRDDBUS12 PPCS0PLBRDDBUS12)
			(conn PPC440 PPCS0PLBRDDBUS11 ==> PPCS0PLBRDDBUS11 PPCS0PLBRDDBUS11)
			(conn PPC440 PPCS0PLBRDDBUS10 ==> PPCS0PLBRDDBUS10 PPCS0PLBRDDBUS10)
			(conn PPC440 PPCS0PLBRDDBUS9 ==> PPCS0PLBRDDBUS9 PPCS0PLBRDDBUS9)
			(conn PPC440 PPCS0PLBRDDBUS8 ==> PPCS0PLBRDDBUS8 PPCS0PLBRDDBUS8)
			(conn PPC440 PPCS0PLBRDDBUS7 ==> PPCS0PLBRDDBUS7 PPCS0PLBRDDBUS7)
			(conn PPC440 PPCS0PLBRDDBUS6 ==> PPCS0PLBRDDBUS6 PPCS0PLBRDDBUS6)
			(conn PPC440 PPCS0PLBRDDBUS5 ==> PPCS0PLBRDDBUS5 PPCS0PLBRDDBUS5)
			(conn PPC440 PPCS0PLBRDDBUS4 ==> PPCS0PLBRDDBUS4 PPCS0PLBRDDBUS4)
			(conn PPC440 PPCS0PLBRDDBUS3 ==> PPCS0PLBRDDBUS3 PPCS0PLBRDDBUS3)
			(conn PPC440 PPCS0PLBRDDBUS2 ==> PPCS0PLBRDDBUS2 PPCS0PLBRDDBUS2)
			(conn PPC440 PPCS0PLBRDDBUS1 ==> PPCS0PLBRDDBUS1 PPCS0PLBRDDBUS1)
			(conn PPC440 PPCS0PLBRDDBUS0 ==> PPCS0PLBRDDBUS0 PPCS0PLBRDDBUS0)
			(conn PPC440 PPCS0PLBRDDACK ==> PPCS0PLBRDDACK PPCS0PLBRDDACK)
			(conn PPC440 PPCS0PLBRDCOMP ==> PPCS0PLBRDCOMP PPCS0PLBRDCOMP)
			(conn PPC440 PPCS0PLBRDBTERM ==> PPCS0PLBRDBTERM PPCS0PLBRDBTERM)
			(conn PPC440 PPCS0PLBMWRERR3 ==> PPCS0PLBMWRERR3 PPCS0PLBMWRERR3)
			(conn PPC440 PPCS0PLBMWRERR2 ==> PPCS0PLBMWRERR2 PPCS0PLBMWRERR2)
			(conn PPC440 PPCS0PLBMWRERR1 ==> PPCS0PLBMWRERR1 PPCS0PLBMWRERR1)
			(conn PPC440 PPCS0PLBMWRERR0 ==> PPCS0PLBMWRERR0 PPCS0PLBMWRERR0)
			(conn PPC440 PPCS0PLBMRDERR3 ==> PPCS0PLBMRDERR3 PPCS0PLBMRDERR3)
			(conn PPC440 PPCS0PLBMRDERR2 ==> PPCS0PLBMRDERR2 PPCS0PLBMRDERR2)
			(conn PPC440 PPCS0PLBMRDERR1 ==> PPCS0PLBMRDERR1 PPCS0PLBMRDERR1)
			(conn PPC440 PPCS0PLBMRDERR0 ==> PPCS0PLBMRDERR0 PPCS0PLBMRDERR0)
			(conn PPC440 PPCS0PLBMIRQ3 ==> PPCS0PLBMIRQ3 PPCS0PLBMIRQ3)
			(conn PPC440 PPCS0PLBMIRQ2 ==> PPCS0PLBMIRQ2 PPCS0PLBMIRQ2)
			(conn PPC440 PPCS0PLBMIRQ1 ==> PPCS0PLBMIRQ1 PPCS0PLBMIRQ1)
			(conn PPC440 PPCS0PLBMIRQ0 ==> PPCS0PLBMIRQ0 PPCS0PLBMIRQ0)
			(conn PPC440 PPCS0PLBMBUSY3 ==> PPCS0PLBMBUSY3 PPCS0PLBMBUSY3)
			(conn PPC440 PPCS0PLBMBUSY2 ==> PPCS0PLBMBUSY2 PPCS0PLBMBUSY2)
			(conn PPC440 PPCS0PLBMBUSY1 ==> PPCS0PLBMBUSY1 PPCS0PLBMBUSY1)
			(conn PPC440 PPCS0PLBMBUSY0 ==> PPCS0PLBMBUSY0 PPCS0PLBMBUSY0)
			(conn PPC440 PPCS0PLBADDRACK ==> PPCS0PLBADDRACK PPCS0PLBADDRACK)
			(conn PPC440 PPCMPLBWRDBUS127 ==> PPCMPLBWRDBUS127 PPCMPLBWRDBUS127)
			(conn PPC440 PPCMPLBWRDBUS126 ==> PPCMPLBWRDBUS126 PPCMPLBWRDBUS126)
			(conn PPC440 PPCMPLBWRDBUS125 ==> PPCMPLBWRDBUS125 PPCMPLBWRDBUS125)
			(conn PPC440 PPCMPLBWRDBUS124 ==> PPCMPLBWRDBUS124 PPCMPLBWRDBUS124)
			(conn PPC440 PPCMPLBWRDBUS123 ==> PPCMPLBWRDBUS123 PPCMPLBWRDBUS123)
			(conn PPC440 PPCMPLBWRDBUS122 ==> PPCMPLBWRDBUS122 PPCMPLBWRDBUS122)
			(conn PPC440 PPCMPLBWRDBUS121 ==> PPCMPLBWRDBUS121 PPCMPLBWRDBUS121)
			(conn PPC440 PPCMPLBWRDBUS120 ==> PPCMPLBWRDBUS120 PPCMPLBWRDBUS120)
			(conn PPC440 PPCMPLBWRDBUS119 ==> PPCMPLBWRDBUS119 PPCMPLBWRDBUS119)
			(conn PPC440 PPCMPLBWRDBUS118 ==> PPCMPLBWRDBUS118 PPCMPLBWRDBUS118)
			(conn PPC440 PPCMPLBWRDBUS117 ==> PPCMPLBWRDBUS117 PPCMPLBWRDBUS117)
			(conn PPC440 PPCMPLBWRDBUS116 ==> PPCMPLBWRDBUS116 PPCMPLBWRDBUS116)
			(conn PPC440 PPCMPLBWRDBUS115 ==> PPCMPLBWRDBUS115 PPCMPLBWRDBUS115)
			(conn PPC440 PPCMPLBWRDBUS114 ==> PPCMPLBWRDBUS114 PPCMPLBWRDBUS114)
			(conn PPC440 PPCMPLBWRDBUS113 ==> PPCMPLBWRDBUS113 PPCMPLBWRDBUS113)
			(conn PPC440 PPCMPLBWRDBUS112 ==> PPCMPLBWRDBUS112 PPCMPLBWRDBUS112)
			(conn PPC440 PPCMPLBWRDBUS111 ==> PPCMPLBWRDBUS111 PPCMPLBWRDBUS111)
			(conn PPC440 PPCMPLBWRDBUS110 ==> PPCMPLBWRDBUS110 PPCMPLBWRDBUS110)
			(conn PPC440 PPCMPLBWRDBUS109 ==> PPCMPLBWRDBUS109 PPCMPLBWRDBUS109)
			(conn PPC440 PPCMPLBWRDBUS108 ==> PPCMPLBWRDBUS108 PPCMPLBWRDBUS108)
			(conn PPC440 PPCMPLBWRDBUS107 ==> PPCMPLBWRDBUS107 PPCMPLBWRDBUS107)
			(conn PPC440 PPCMPLBWRDBUS106 ==> PPCMPLBWRDBUS106 PPCMPLBWRDBUS106)
			(conn PPC440 PPCMPLBWRDBUS105 ==> PPCMPLBWRDBUS105 PPCMPLBWRDBUS105)
			(conn PPC440 PPCMPLBWRDBUS104 ==> PPCMPLBWRDBUS104 PPCMPLBWRDBUS104)
			(conn PPC440 PPCMPLBWRDBUS103 ==> PPCMPLBWRDBUS103 PPCMPLBWRDBUS103)
			(conn PPC440 PPCMPLBWRDBUS102 ==> PPCMPLBWRDBUS102 PPCMPLBWRDBUS102)
			(conn PPC440 PPCMPLBWRDBUS101 ==> PPCMPLBWRDBUS101 PPCMPLBWRDBUS101)
			(conn PPC440 PPCMPLBWRDBUS100 ==> PPCMPLBWRDBUS100 PPCMPLBWRDBUS100)
			(conn PPC440 PPCMPLBWRDBUS99 ==> PPCMPLBWRDBUS99 PPCMPLBWRDBUS99)
			(conn PPC440 PPCMPLBWRDBUS98 ==> PPCMPLBWRDBUS98 PPCMPLBWRDBUS98)
			(conn PPC440 PPCMPLBWRDBUS97 ==> PPCMPLBWRDBUS97 PPCMPLBWRDBUS97)
			(conn PPC440 PPCMPLBWRDBUS96 ==> PPCMPLBWRDBUS96 PPCMPLBWRDBUS96)
			(conn PPC440 PPCMPLBWRDBUS95 ==> PPCMPLBWRDBUS95 PPCMPLBWRDBUS95)
			(conn PPC440 PPCMPLBWRDBUS94 ==> PPCMPLBWRDBUS94 PPCMPLBWRDBUS94)
			(conn PPC440 PPCMPLBWRDBUS93 ==> PPCMPLBWRDBUS93 PPCMPLBWRDBUS93)
			(conn PPC440 PPCMPLBWRDBUS92 ==> PPCMPLBWRDBUS92 PPCMPLBWRDBUS92)
			(conn PPC440 PPCMPLBWRDBUS91 ==> PPCMPLBWRDBUS91 PPCMPLBWRDBUS91)
			(conn PPC440 PPCMPLBWRDBUS90 ==> PPCMPLBWRDBUS90 PPCMPLBWRDBUS90)
			(conn PPC440 PPCMPLBWRDBUS89 ==> PPCMPLBWRDBUS89 PPCMPLBWRDBUS89)
			(conn PPC440 PPCMPLBWRDBUS88 ==> PPCMPLBWRDBUS88 PPCMPLBWRDBUS88)
			(conn PPC440 PPCMPLBWRDBUS87 ==> PPCMPLBWRDBUS87 PPCMPLBWRDBUS87)
			(conn PPC440 PPCMPLBWRDBUS86 ==> PPCMPLBWRDBUS86 PPCMPLBWRDBUS86)
			(conn PPC440 PPCMPLBWRDBUS85 ==> PPCMPLBWRDBUS85 PPCMPLBWRDBUS85)
			(conn PPC440 PPCMPLBWRDBUS84 ==> PPCMPLBWRDBUS84 PPCMPLBWRDBUS84)
			(conn PPC440 PPCMPLBWRDBUS83 ==> PPCMPLBWRDBUS83 PPCMPLBWRDBUS83)
			(conn PPC440 PPCMPLBWRDBUS82 ==> PPCMPLBWRDBUS82 PPCMPLBWRDBUS82)
			(conn PPC440 PPCMPLBWRDBUS81 ==> PPCMPLBWRDBUS81 PPCMPLBWRDBUS81)
			(conn PPC440 PPCMPLBWRDBUS80 ==> PPCMPLBWRDBUS80 PPCMPLBWRDBUS80)
			(conn PPC440 PPCMPLBWRDBUS79 ==> PPCMPLBWRDBUS79 PPCMPLBWRDBUS79)
			(conn PPC440 PPCMPLBWRDBUS78 ==> PPCMPLBWRDBUS78 PPCMPLBWRDBUS78)
			(conn PPC440 PPCMPLBWRDBUS77 ==> PPCMPLBWRDBUS77 PPCMPLBWRDBUS77)
			(conn PPC440 PPCMPLBWRDBUS76 ==> PPCMPLBWRDBUS76 PPCMPLBWRDBUS76)
			(conn PPC440 PPCMPLBWRDBUS75 ==> PPCMPLBWRDBUS75 PPCMPLBWRDBUS75)
			(conn PPC440 PPCMPLBWRDBUS74 ==> PPCMPLBWRDBUS74 PPCMPLBWRDBUS74)
			(conn PPC440 PPCMPLBWRDBUS73 ==> PPCMPLBWRDBUS73 PPCMPLBWRDBUS73)
			(conn PPC440 PPCMPLBWRDBUS72 ==> PPCMPLBWRDBUS72 PPCMPLBWRDBUS72)
			(conn PPC440 PPCMPLBWRDBUS71 ==> PPCMPLBWRDBUS71 PPCMPLBWRDBUS71)
			(conn PPC440 PPCMPLBWRDBUS70 ==> PPCMPLBWRDBUS70 PPCMPLBWRDBUS70)
			(conn PPC440 PPCMPLBWRDBUS69 ==> PPCMPLBWRDBUS69 PPCMPLBWRDBUS69)
			(conn PPC440 PPCMPLBWRDBUS68 ==> PPCMPLBWRDBUS68 PPCMPLBWRDBUS68)
			(conn PPC440 PPCMPLBWRDBUS67 ==> PPCMPLBWRDBUS67 PPCMPLBWRDBUS67)
			(conn PPC440 PPCMPLBWRDBUS66 ==> PPCMPLBWRDBUS66 PPCMPLBWRDBUS66)
			(conn PPC440 PPCMPLBWRDBUS65 ==> PPCMPLBWRDBUS65 PPCMPLBWRDBUS65)
			(conn PPC440 PPCMPLBWRDBUS64 ==> PPCMPLBWRDBUS64 PPCMPLBWRDBUS64)
			(conn PPC440 PPCMPLBWRBURST ==> PPCMPLBWRBURST PPCMPLBWRBURST)
			(conn PPC440 PPCMPLBTYPE2 ==> PPCMPLBTYPE2 PPCMPLBTYPE2)
			(conn PPC440 PPCMPLBTYPE1 ==> PPCMPLBTYPE1 PPCMPLBTYPE1)
			(conn PPC440 PPCMPLBTYPE0 ==> PPCMPLBTYPE0 PPCMPLBTYPE0)
			(conn PPC440 PPCMPLBTATTRIBUTE15 ==> PPCMPLBTATTRIBUTE15 PPCMPLBTATTRIBUTE15)
			(conn PPC440 PPCMPLBTATTRIBUTE14 ==> PPCMPLBTATTRIBUTE14 PPCMPLBTATTRIBUTE14)
			(conn PPC440 PPCMPLBTATTRIBUTE13 ==> PPCMPLBTATTRIBUTE13 PPCMPLBTATTRIBUTE13)
			(conn PPC440 PPCMPLBTATTRIBUTE12 ==> PPCMPLBTATTRIBUTE12 PPCMPLBTATTRIBUTE12)
			(conn PPC440 PPCMPLBTATTRIBUTE11 ==> PPCMPLBTATTRIBUTE11 PPCMPLBTATTRIBUTE11)
			(conn PPC440 PPCMPLBTATTRIBUTE10 ==> PPCMPLBTATTRIBUTE10 PPCMPLBTATTRIBUTE10)
			(conn PPC440 PPCMPLBTATTRIBUTE9 ==> PPCMPLBTATTRIBUTE9 PPCMPLBTATTRIBUTE9)
			(conn PPC440 PPCMPLBTATTRIBUTE8 ==> PPCMPLBTATTRIBUTE8 PPCMPLBTATTRIBUTE8)
			(conn PPC440 PPCMPLBTATTRIBUTE7 ==> PPCMPLBTATTRIBUTE7 PPCMPLBTATTRIBUTE7)
			(conn PPC440 PPCMPLBTATTRIBUTE6 ==> PPCMPLBTATTRIBUTE6 PPCMPLBTATTRIBUTE6)
			(conn PPC440 PPCMPLBTATTRIBUTE5 ==> PPCMPLBTATTRIBUTE5 PPCMPLBTATTRIBUTE5)
			(conn PPC440 PPCMPLBTATTRIBUTE4 ==> PPCMPLBTATTRIBUTE4 PPCMPLBTATTRIBUTE4)
			(conn PPC440 PPCMPLBTATTRIBUTE3 ==> PPCMPLBTATTRIBUTE3 PPCMPLBTATTRIBUTE3)
			(conn PPC440 PPCMPLBTATTRIBUTE2 ==> PPCMPLBTATTRIBUTE2 PPCMPLBTATTRIBUTE2)
			(conn PPC440 PPCMPLBTATTRIBUTE1 ==> PPCMPLBTATTRIBUTE1 PPCMPLBTATTRIBUTE1)
			(conn PPC440 PPCMPLBTATTRIBUTE0 ==> PPCMPLBTATTRIBUTE0 PPCMPLBTATTRIBUTE0)
			(conn PPC440 PPCMPLBSIZE3 ==> PPCMPLBSIZE3 PPCMPLBSIZE3)
			(conn PPC440 PPCMPLBSIZE2 ==> PPCMPLBSIZE2 PPCMPLBSIZE2)
			(conn PPC440 PPCMPLBSIZE1 ==> PPCMPLBSIZE1 PPCMPLBSIZE1)
			(conn PPC440 PPCMPLBSIZE0 ==> PPCMPLBSIZE0 PPCMPLBSIZE0)
			(conn PPC440 PPCMPLBRNW ==> PPCMPLBRNW PPCMPLBRNW)
			(conn PPC440 PPCMPLBREQUEST ==> PPCMPLBREQUEST PPCMPLBREQUEST)
			(conn PPC440 PPCMPLBRDBURST ==> PPCMPLBRDBURST PPCMPLBRDBURST)
			(conn PPC440 PPCMPLBPRIORITY1 ==> PPCMPLBPRIORITY1 PPCMPLBPRIORITY1)
			(conn PPC440 PPCMPLBPRIORITY0 ==> PPCMPLBPRIORITY0 PPCMPLBPRIORITY0)
			(conn PPC440 PPCMPLBLOCKERR ==> PPCMPLBLOCKERR PPCMPLBLOCKERR)
			(conn PPC440 PPCMPLBBUSLOCK ==> PPCMPLBBUSLOCK PPCMPLBBUSLOCK)
			(conn PPC440 PPCMPLBABORT ==> PPCMPLBABORT PPCMPLBABORT)
			(conn PPC440 PPCDMDCRWRITE ==> PPCDMDCRWRITE PPCDMDCRWRITE)
			(conn PPC440 PPCDMDCRUABUS21 ==> PPCDMDCRUABUS21 PPCDMDCRUABUS21)
			(conn PPC440 PPCDMDCRUABUS20 ==> PPCDMDCRUABUS20 PPCDMDCRUABUS20)
			(conn PPC440 PPCDMDCRREAD ==> PPCDMDCRREAD PPCDMDCRREAD)
			(conn PPC440 PPCDMDCRDBUSOUT31 ==> PPCDMDCRDBUSOUT31 PPCDMDCRDBUSOUT31)
			(conn PPC440 PPCDMDCRDBUSOUT30 ==> PPCDMDCRDBUSOUT30 PPCDMDCRDBUSOUT30)
			(conn PPC440 PPCDMDCRDBUSOUT29 ==> PPCDMDCRDBUSOUT29 PPCDMDCRDBUSOUT29)
			(conn PPC440 PPCDMDCRDBUSOUT28 ==> PPCDMDCRDBUSOUT28 PPCDMDCRDBUSOUT28)
			(conn PPC440 PPCDMDCRDBUSOUT27 ==> PPCDMDCRDBUSOUT27 PPCDMDCRDBUSOUT27)
			(conn PPC440 PPCDMDCRDBUSOUT26 ==> PPCDMDCRDBUSOUT26 PPCDMDCRDBUSOUT26)
			(conn PPC440 PPCDMDCRDBUSOUT25 ==> PPCDMDCRDBUSOUT25 PPCDMDCRDBUSOUT25)
			(conn PPC440 PPCDMDCRDBUSOUT24 ==> PPCDMDCRDBUSOUT24 PPCDMDCRDBUSOUT24)
			(conn PPC440 PPCDMDCRDBUSOUT23 ==> PPCDMDCRDBUSOUT23 PPCDMDCRDBUSOUT23)
			(conn PPC440 PPCDMDCRDBUSOUT22 ==> PPCDMDCRDBUSOUT22 PPCDMDCRDBUSOUT22)
			(conn PPC440 PPCDMDCRDBUSOUT21 ==> PPCDMDCRDBUSOUT21 PPCDMDCRDBUSOUT21)
			(conn PPC440 PPCDMDCRDBUSOUT20 ==> PPCDMDCRDBUSOUT20 PPCDMDCRDBUSOUT20)
			(conn PPC440 PPCDMDCRDBUSOUT19 ==> PPCDMDCRDBUSOUT19 PPCDMDCRDBUSOUT19)
			(conn PPC440 PPCDMDCRDBUSOUT18 ==> PPCDMDCRDBUSOUT18 PPCDMDCRDBUSOUT18)
			(conn PPC440 PPCDMDCRDBUSOUT17 ==> PPCDMDCRDBUSOUT17 PPCDMDCRDBUSOUT17)
			(conn PPC440 PPCDMDCRDBUSOUT16 ==> PPCDMDCRDBUSOUT16 PPCDMDCRDBUSOUT16)
			(conn PPC440 PPCDMDCRABUS9 ==> PPCDMDCRABUS9 PPCDMDCRABUS9)
			(conn PPC440 PPCDMDCRABUS8 ==> PPCDMDCRABUS8 PPCDMDCRABUS8)
			(conn PPC440 PPCDMDCRABUS7 ==> PPCDMDCRABUS7 PPCDMDCRABUS7)
			(conn PPC440 PPCDMDCRABUS6 ==> PPCDMDCRABUS6 PPCDMDCRABUS6)
			(conn PPC440 PPCDMDCRABUS5 ==> PPCDMDCRABUS5 PPCDMDCRABUS5)
			(conn PPC440 PPCDMDCRABUS4 ==> PPCDMDCRABUS4 PPCDMDCRABUS4)
			(conn PPC440 PPCDMDCRABUS3 ==> PPCDMDCRABUS3 PPCDMDCRABUS3)
			(conn PPC440 PPCDMDCRABUS2 ==> PPCDMDCRABUS2 PPCDMDCRABUS2)
			(conn PPC440 PPCDMDCRABUS1 ==> PPCDMDCRABUS1 PPCDMDCRABUS1)
			(conn PPC440 PPCDMDCRABUS0 ==> PPCDMDCRABUS0 PPCDMDCRABUS0)
			(conn PPC440 PPCDIAGPORTC19 ==> PPCDIAGPORTC19 PPCDIAGPORTC19)
			(conn PPC440 PPCDIAGPORTC18 ==> PPCDIAGPORTC18 PPCDIAGPORTC18)
			(conn PPC440 PPCDIAGPORTC17 ==> PPCDIAGPORTC17 PPCDIAGPORTC17)
			(conn PPC440 PPCDIAGPORTC16 ==> PPCDIAGPORTC16 PPCDIAGPORTC16)
			(conn PPC440 PPCDIAGPORTC15 ==> PPCDIAGPORTC15 PPCDIAGPORTC15)
			(conn PPC440 PPCDIAGPORTC14 ==> PPCDIAGPORTC14 PPCDIAGPORTC14)
			(conn PPC440 PPCDIAGPORTC13 ==> PPCDIAGPORTC13 PPCDIAGPORTC13)
			(conn PPC440 PPCDIAGPORTC12 ==> PPCDIAGPORTC12 PPCDIAGPORTC12)
			(conn PPC440 PPCDIAGPORTC11 ==> PPCDIAGPORTC11 PPCDIAGPORTC11)
			(conn PPC440 PPCDIAGPORTC10 ==> PPCDIAGPORTC10 PPCDIAGPORTC10)
			(conn PPC440 PPCDIAGPORTC9 ==> PPCDIAGPORTC9 PPCDIAGPORTC9)
			(conn PPC440 PPCDIAGPORTC8 ==> PPCDIAGPORTC8 PPCDIAGPORTC8)
			(conn PPC440 PPCDIAGPORTC7 ==> PPCDIAGPORTC7 PPCDIAGPORTC7)
			(conn PPC440 PPCDIAGPORTC6 ==> PPCDIAGPORTC6 PPCDIAGPORTC6)
			(conn PPC440 PPCDIAGPORTC5 ==> PPCDIAGPORTC5 PPCDIAGPORTC5)
			(conn PPC440 PPCDIAGPORTC4 ==> PPCDIAGPORTC4 PPCDIAGPORTC4)
			(conn PPC440 PPCDIAGPORTB135 ==> PPCDIAGPORTB135 PPCDIAGPORTB135)
			(conn PPC440 PPCDIAGPORTB134 ==> PPCDIAGPORTB134 PPCDIAGPORTB134)
			(conn PPC440 PPCDIAGPORTB133 ==> PPCDIAGPORTB133 PPCDIAGPORTB133)
			(conn PPC440 PPCDIAGPORTB132 ==> PPCDIAGPORTB132 PPCDIAGPORTB132)
			(conn PPC440 PPCDIAGPORTB131 ==> PPCDIAGPORTB131 PPCDIAGPORTB131)
			(conn PPC440 PPCDIAGPORTB130 ==> PPCDIAGPORTB130 PPCDIAGPORTB130)
			(conn PPC440 PPCDIAGPORTB129 ==> PPCDIAGPORTB129 PPCDIAGPORTB129)
			(conn PPC440 PPCDIAGPORTB128 ==> PPCDIAGPORTB128 PPCDIAGPORTB128)
			(conn PPC440 PPCDIAGPORTB127 ==> PPCDIAGPORTB127 PPCDIAGPORTB127)
			(conn PPC440 PPCDIAGPORTB126 ==> PPCDIAGPORTB126 PPCDIAGPORTB126)
			(conn PPC440 PPCDIAGPORTB125 ==> PPCDIAGPORTB125 PPCDIAGPORTB125)
			(conn PPC440 PPCDIAGPORTB124 ==> PPCDIAGPORTB124 PPCDIAGPORTB124)
			(conn PPC440 PPCDIAGPORTB123 ==> PPCDIAGPORTB123 PPCDIAGPORTB123)
			(conn PPC440 PPCDIAGPORTB122 ==> PPCDIAGPORTB122 PPCDIAGPORTB122)
			(conn PPC440 PPCDIAGPORTB121 ==> PPCDIAGPORTB121 PPCDIAGPORTB121)
			(conn PPC440 PPCDIAGPORTB120 ==> PPCDIAGPORTB120 PPCDIAGPORTB120)
			(conn PPC440 PPCDIAGPORTB119 ==> PPCDIAGPORTB119 PPCDIAGPORTB119)
			(conn PPC440 PPCDIAGPORTB118 ==> PPCDIAGPORTB118 PPCDIAGPORTB118)
			(conn PPC440 PPCDIAGPORTB117 ==> PPCDIAGPORTB117 PPCDIAGPORTB117)
			(conn PPC440 PPCDIAGPORTB116 ==> PPCDIAGPORTB116 PPCDIAGPORTB116)
			(conn PPC440 PPCDIAGPORTB115 ==> PPCDIAGPORTB115 PPCDIAGPORTB115)
			(conn PPC440 PPCDIAGPORTB114 ==> PPCDIAGPORTB114 PPCDIAGPORTB114)
			(conn PPC440 PPCDIAGPORTB113 ==> PPCDIAGPORTB113 PPCDIAGPORTB113)
			(conn PPC440 PPCDIAGPORTB112 ==> PPCDIAGPORTB112 PPCDIAGPORTB112)
			(conn PPC440 PPCDIAGPORTB111 ==> PPCDIAGPORTB111 PPCDIAGPORTB111)
			(conn PPC440 PPCDIAGPORTB110 ==> PPCDIAGPORTB110 PPCDIAGPORTB110)
			(conn PPC440 PPCDIAGPORTB109 ==> PPCDIAGPORTB109 PPCDIAGPORTB109)
			(conn PPC440 PPCDIAGPORTB108 ==> PPCDIAGPORTB108 PPCDIAGPORTB108)
			(conn PPC440 PPCDIAGPORTB107 ==> PPCDIAGPORTB107 PPCDIAGPORTB107)
			(conn PPC440 PPCDIAGPORTB106 ==> PPCDIAGPORTB106 PPCDIAGPORTB106)
			(conn PPC440 PPCDIAGPORTB105 ==> PPCDIAGPORTB105 PPCDIAGPORTB105)
			(conn PPC440 PPCDIAGPORTB104 ==> PPCDIAGPORTB104 PPCDIAGPORTB104)
			(conn PPC440 PPCDIAGPORTB103 ==> PPCDIAGPORTB103 PPCDIAGPORTB103)
			(conn PPC440 PPCDIAGPORTB102 ==> PPCDIAGPORTB102 PPCDIAGPORTB102)
			(conn PPC440 PPCDIAGPORTB101 ==> PPCDIAGPORTB101 PPCDIAGPORTB101)
			(conn PPC440 PPCDIAGPORTB100 ==> PPCDIAGPORTB100 PPCDIAGPORTB100)
			(conn PPC440 PPCDIAGPORTB99 ==> PPCDIAGPORTB99 PPCDIAGPORTB99)
			(conn PPC440 PPCDIAGPORTB98 ==> PPCDIAGPORTB98 PPCDIAGPORTB98)
			(conn PPC440 PPCDIAGPORTB97 ==> PPCDIAGPORTB97 PPCDIAGPORTB97)
			(conn PPC440 PPCDIAGPORTA43 ==> PPCDIAGPORTA43 PPCDIAGPORTA43)
			(conn PPC440 PPCDIAGPORTA42 ==> PPCDIAGPORTA42 PPCDIAGPORTA42)
			(conn PPC440 PPCDIAGPORTA41 ==> PPCDIAGPORTA41 PPCDIAGPORTA41)
			(conn PPC440 PPCDIAGPORTA40 ==> PPCDIAGPORTA40 PPCDIAGPORTA40)
			(conn PPC440 PPCDIAGPORTA39 ==> PPCDIAGPORTA39 PPCDIAGPORTA39)
			(conn PPC440 PPCDIAGPORTA38 ==> PPCDIAGPORTA38 PPCDIAGPORTA38)
			(conn PPC440 PPCDIAGPORTA37 ==> PPCDIAGPORTA37 PPCDIAGPORTA37)
			(conn PPC440 PPCDIAGPORTA36 ==> PPCDIAGPORTA36 PPCDIAGPORTA36)
			(conn PPC440 PPCDIAGPORTA35 ==> PPCDIAGPORTA35 PPCDIAGPORTA35)
			(conn PPC440 PPCDIAGPORTA34 ==> PPCDIAGPORTA34 PPCDIAGPORTA34)
			(conn PPC440 PPCDIAGPORTA33 ==> PPCDIAGPORTA33 PPCDIAGPORTA33)
			(conn PPC440 PPCDIAGPORTA32 ==> PPCDIAGPORTA32 PPCDIAGPORTA32)
			(conn PPC440 PPCDIAGPORTA31 ==> PPCDIAGPORTA31 PPCDIAGPORTA31)
			(conn PPC440 PPCDIAGPORTA30 ==> PPCDIAGPORTA30 PPCDIAGPORTA30)
			(conn PPC440 PPCDIAGPORTA29 ==> PPCDIAGPORTA29 PPCDIAGPORTA29)
			(conn PPC440 PPCDIAGPORTA28 ==> PPCDIAGPORTA28 PPCDIAGPORTA28)
			(conn PPC440 PPCDIAGPORTA27 ==> PPCDIAGPORTA27 PPCDIAGPORTA27)
			(conn PPC440 PPCDIAGPORTA26 ==> PPCDIAGPORTA26 PPCDIAGPORTA26)
			(conn PPC440 DMA1TXIRQ ==> DMA1TXIRQ DMA1TXIRQ)
			(conn PPC440 DMA1RXIRQ ==> DMA1RXIRQ DMA1RXIRQ)
			(conn PPC440 DMA1LLTXSRCRDYN ==> DMA1LLTXSRCRDYN DMA1LLTXSRCRDYN)
			(conn PPC440 DMA1LLTXSOPN ==> DMA1LLTXSOPN DMA1LLTXSOPN)
			(conn PPC440 DMA1LLTXSOFN ==> DMA1LLTXSOFN DMA1LLTXSOFN)
			(conn PPC440 DMA1LLTXREM3 ==> DMA1LLTXREM3 DMA1LLTXREM3)
			(conn PPC440 DMA1LLTXREM2 ==> DMA1LLTXREM2 DMA1LLTXREM2)
			(conn PPC440 DMA1LLTXREM1 ==> DMA1LLTXREM1 DMA1LLTXREM1)
			(conn PPC440 DMA1LLTXREM0 ==> DMA1LLTXREM0 DMA1LLTXREM0)
			(conn PPC440 DMA1LLTXEOPN ==> DMA1LLTXEOPN DMA1LLTXEOPN)
			(conn PPC440 DMA1LLTXEOFN ==> DMA1LLTXEOFN DMA1LLTXEOFN)
			(conn PPC440 DMA1LLTXD31 ==> DMA1LLTXD31 DMA1LLTXD31)
			(conn PPC440 DMA1LLTXD30 ==> DMA1LLTXD30 DMA1LLTXD30)
			(conn PPC440 DMA1LLTXD29 ==> DMA1LLTXD29 DMA1LLTXD29)
			(conn PPC440 DMA1LLTXD28 ==> DMA1LLTXD28 DMA1LLTXD28)
			(conn PPC440 DMA1LLTXD27 ==> DMA1LLTXD27 DMA1LLTXD27)
			(conn PPC440 DMA1LLTXD26 ==> DMA1LLTXD26 DMA1LLTXD26)
			(conn PPC440 DMA1LLTXD25 ==> DMA1LLTXD25 DMA1LLTXD25)
			(conn PPC440 DMA1LLTXD24 ==> DMA1LLTXD24 DMA1LLTXD24)
			(conn PPC440 DMA1LLTXD23 ==> DMA1LLTXD23 DMA1LLTXD23)
			(conn PPC440 DMA1LLTXD22 ==> DMA1LLTXD22 DMA1LLTXD22)
			(conn PPC440 DMA1LLTXD21 ==> DMA1LLTXD21 DMA1LLTXD21)
			(conn PPC440 DMA1LLTXD20 ==> DMA1LLTXD20 DMA1LLTXD20)
			(conn PPC440 DMA1LLTXD19 ==> DMA1LLTXD19 DMA1LLTXD19)
			(conn PPC440 DMA1LLTXD18 ==> DMA1LLTXD18 DMA1LLTXD18)
			(conn PPC440 DMA1LLTXD17 ==> DMA1LLTXD17 DMA1LLTXD17)
			(conn PPC440 DMA1LLTXD16 ==> DMA1LLTXD16 DMA1LLTXD16)
			(conn PPC440 DMA1LLTXD15 ==> DMA1LLTXD15 DMA1LLTXD15)
			(conn PPC440 DMA1LLTXD14 ==> DMA1LLTXD14 DMA1LLTXD14)
			(conn PPC440 DMA1LLTXD13 ==> DMA1LLTXD13 DMA1LLTXD13)
			(conn PPC440 DMA1LLTXD12 ==> DMA1LLTXD12 DMA1LLTXD12)
			(conn PPC440 DMA1LLTXD11 ==> DMA1LLTXD11 DMA1LLTXD11)
			(conn PPC440 DMA1LLTXD10 ==> DMA1LLTXD10 DMA1LLTXD10)
			(conn PPC440 DMA1LLTXD9 ==> DMA1LLTXD9 DMA1LLTXD9)
			(conn PPC440 DMA1LLTXD8 ==> DMA1LLTXD8 DMA1LLTXD8)
			(conn PPC440 DMA1LLTXD7 ==> DMA1LLTXD7 DMA1LLTXD7)
			(conn PPC440 DMA1LLTXD6 ==> DMA1LLTXD6 DMA1LLTXD6)
			(conn PPC440 DMA1LLTXD5 ==> DMA1LLTXD5 DMA1LLTXD5)
			(conn PPC440 DMA1LLTXD4 ==> DMA1LLTXD4 DMA1LLTXD4)
			(conn PPC440 DMA1LLTXD3 ==> DMA1LLTXD3 DMA1LLTXD3)
			(conn PPC440 DMA1LLTXD2 ==> DMA1LLTXD2 DMA1LLTXD2)
			(conn PPC440 DMA1LLTXD1 ==> DMA1LLTXD1 DMA1LLTXD1)
			(conn PPC440 DMA1LLTXD0 ==> DMA1LLTXD0 DMA1LLTXD0)
			(conn PPC440 DMA1LLRXDSTRDYN ==> DMA1LLRXDSTRDYN DMA1LLRXDSTRDYN)
			(conn PPC440 DMA1LLRSTENGINEACK ==> DMA1LLRSTENGINEACK DMA1LLRSTENGINEACK)
			(conn PPC440 DMA0TXIRQ ==> DMA0TXIRQ DMA0TXIRQ)
			(conn PPC440 DMA0RXIRQ ==> DMA0RXIRQ DMA0RXIRQ)
			(conn PPC440 DMA0LLTXSRCRDYN ==> DMA0LLTXSRCRDYN DMA0LLTXSRCRDYN)
			(conn PPC440 DMA0LLTXSOPN ==> DMA0LLTXSOPN DMA0LLTXSOPN)
			(conn PPC440 DMA0LLTXSOFN ==> DMA0LLTXSOFN DMA0LLTXSOFN)
			(conn PPC440 DMA0LLTXREM3 ==> DMA0LLTXREM3 DMA0LLTXREM3)
			(conn PPC440 DMA0LLTXREM2 ==> DMA0LLTXREM2 DMA0LLTXREM2)
			(conn PPC440 DMA0LLTXREM1 ==> DMA0LLTXREM1 DMA0LLTXREM1)
			(conn PPC440 DMA0LLTXREM0 ==> DMA0LLTXREM0 DMA0LLTXREM0)
			(conn PPC440 DMA0LLTXEOPN ==> DMA0LLTXEOPN DMA0LLTXEOPN)
			(conn PPC440 DMA0LLTXEOFN ==> DMA0LLTXEOFN DMA0LLTXEOFN)
			(conn PPC440 DMA0LLTXD31 ==> DMA0LLTXD31 DMA0LLTXD31)
			(conn PPC440 DMA0LLTXD30 ==> DMA0LLTXD30 DMA0LLTXD30)
			(conn PPC440 DMA0LLTXD29 ==> DMA0LLTXD29 DMA0LLTXD29)
			(conn PPC440 DMA0LLTXD28 ==> DMA0LLTXD28 DMA0LLTXD28)
			(conn PPC440 DMA0LLTXD27 ==> DMA0LLTXD27 DMA0LLTXD27)
			(conn PPC440 DMA0LLTXD26 ==> DMA0LLTXD26 DMA0LLTXD26)
			(conn PPC440 DMA0LLTXD25 ==> DMA0LLTXD25 DMA0LLTXD25)
			(conn PPC440 DMA0LLTXD24 ==> DMA0LLTXD24 DMA0LLTXD24)
			(conn PPC440 DMA0LLTXD23 ==> DMA0LLTXD23 DMA0LLTXD23)
			(conn PPC440 DMA0LLTXD22 ==> DMA0LLTXD22 DMA0LLTXD22)
			(conn PPC440 DMA0LLTXD21 ==> DMA0LLTXD21 DMA0LLTXD21)
			(conn PPC440 DMA0LLTXD20 ==> DMA0LLTXD20 DMA0LLTXD20)
			(conn PPC440 DMA0LLTXD19 ==> DMA0LLTXD19 DMA0LLTXD19)
			(conn PPC440 DMA0LLTXD18 ==> DMA0LLTXD18 DMA0LLTXD18)
			(conn PPC440 DMA0LLTXD17 ==> DMA0LLTXD17 DMA0LLTXD17)
			(conn PPC440 DMA0LLTXD16 ==> DMA0LLTXD16 DMA0LLTXD16)
			(conn PPC440 DMA0LLTXD15 ==> DMA0LLTXD15 DMA0LLTXD15)
			(conn PPC440 DMA0LLTXD14 ==> DMA0LLTXD14 DMA0LLTXD14)
			(conn PPC440 DMA0LLTXD13 ==> DMA0LLTXD13 DMA0LLTXD13)
			(conn PPC440 DMA0LLTXD12 ==> DMA0LLTXD12 DMA0LLTXD12)
			(conn PPC440 DMA0LLTXD11 ==> DMA0LLTXD11 DMA0LLTXD11)
			(conn PPC440 DMA0LLTXD10 ==> DMA0LLTXD10 DMA0LLTXD10)
			(conn PPC440 DMA0LLTXD9 ==> DMA0LLTXD9 DMA0LLTXD9)
			(conn PPC440 DMA0LLTXD8 ==> DMA0LLTXD8 DMA0LLTXD8)
			(conn PPC440 DMA0LLTXD7 ==> DMA0LLTXD7 DMA0LLTXD7)
			(conn PPC440 DMA0LLTXD6 ==> DMA0LLTXD6 DMA0LLTXD6)
			(conn PPC440 DMA0LLTXD5 ==> DMA0LLTXD5 DMA0LLTXD5)
			(conn PPC440 DMA0LLTXD4 ==> DMA0LLTXD4 DMA0LLTXD4)
			(conn PPC440 DMA0LLTXD3 ==> DMA0LLTXD3 DMA0LLTXD3)
			(conn PPC440 DMA0LLTXD2 ==> DMA0LLTXD2 DMA0LLTXD2)
			(conn PPC440 DMA0LLTXD1 ==> DMA0LLTXD1 DMA0LLTXD1)
			(conn PPC440 DMA0LLTXD0 ==> DMA0LLTXD0 DMA0LLTXD0)
			(conn PPC440 DMA0LLRXDSTRDYN ==> DMA0LLRXDSTRDYN DMA0LLRXDSTRDYN)
			(conn PPC440 DMA0LLRSTENGINEACK ==> DMA0LLRSTENGINEACK DMA0LLRSTENGINEACK)
			(conn PPC440 C440TRCTRIGGEREVENTTYPE13 ==> C440TRCTRIGGEREVENTTYPE13 C440TRCTRIGGEREVENTTYPE13)
			(conn PPC440 C440TRCTRIGGEREVENTTYPE12 ==> C440TRCTRIGGEREVENTTYPE12 C440TRCTRIGGEREVENTTYPE12)
			(conn PPC440 C440TRCTRIGGEREVENTTYPE11 ==> C440TRCTRIGGEREVENTTYPE11 C440TRCTRIGGEREVENTTYPE11)
			(conn PPC440 C440TRCTRIGGEREVENTTYPE10 ==> C440TRCTRIGGEREVENTTYPE10 C440TRCTRIGGEREVENTTYPE10)
			(conn PPC440 C440TRCTRIGGEREVENTTYPE9 ==> C440TRCTRIGGEREVENTTYPE9 C440TRCTRIGGEREVENTTYPE9)
			(conn PPC440 C440TRCTRIGGEREVENTTYPE8 ==> C440TRCTRIGGEREVENTTYPE8 C440TRCTRIGGEREVENTTYPE8)
			(conn PPC440 C440TRCTRIGGEREVENTTYPE7 ==> C440TRCTRIGGEREVENTTYPE7 C440TRCTRIGGEREVENTTYPE7)
			(conn PPC440 C440TRCTRIGGEREVENTTYPE6 ==> C440TRCTRIGGEREVENTTYPE6 C440TRCTRIGGEREVENTTYPE6)
			(conn PPC440 C440TRCTRIGGEREVENTTYPE5 ==> C440TRCTRIGGEREVENTTYPE5 C440TRCTRIGGEREVENTTYPE5)
			(conn PPC440 C440TRCTRIGGEREVENTTYPE4 ==> C440TRCTRIGGEREVENTTYPE4 C440TRCTRIGGEREVENTTYPE4)
			(conn PPC440 C440TRCTRIGGEREVENTTYPE3 ==> C440TRCTRIGGEREVENTTYPE3 C440TRCTRIGGEREVENTTYPE3)
			(conn PPC440 C440TRCTRIGGEREVENTTYPE2 ==> C440TRCTRIGGEREVENTTYPE2 C440TRCTRIGGEREVENTTYPE2)
			(conn PPC440 C440TRCTRIGGEREVENTTYPE1 ==> C440TRCTRIGGEREVENTTYPE1 C440TRCTRIGGEREVENTTYPE1)
			(conn PPC440 C440TRCTRIGGEREVENTTYPE0 ==> C440TRCTRIGGEREVENTTYPE0 C440TRCTRIGGEREVENTTYPE0)
			(conn PPC440 C440TRCTRIGGEREVENTOUT ==> C440TRCTRIGGEREVENTOUT C440TRCTRIGGEREVENTOUT)
			(conn PPC440 C440TRCTRACESTATUS6 ==> C440TRCTRACESTATUS6 C440TRCTRACESTATUS6)
			(conn PPC440 C440TRCTRACESTATUS5 ==> C440TRCTRACESTATUS5 C440TRCTRACESTATUS5)
			(conn PPC440 C440TRCTRACESTATUS4 ==> C440TRCTRACESTATUS4 C440TRCTRACESTATUS4)
			(conn PPC440 C440TRCTRACESTATUS3 ==> C440TRCTRACESTATUS3 C440TRCTRACESTATUS3)
			(conn PPC440 C440TRCTRACESTATUS2 ==> C440TRCTRACESTATUS2 C440TRCTRACESTATUS2)
			(conn PPC440 C440TRCTRACESTATUS1 ==> C440TRCTRACESTATUS1 C440TRCTRACESTATUS1)
			(conn PPC440 C440TRCTRACESTATUS0 ==> C440TRCTRACESTATUS0 C440TRCTRACESTATUS0)
			(conn PPC440 C440TRCEXECUTIONSTATUS4 ==> C440TRCEXECUTIONSTATUS4 C440TRCEXECUTIONSTATUS4)
			(conn PPC440 C440TRCEXECUTIONSTATUS3 ==> C440TRCEXECUTIONSTATUS3 C440TRCEXECUTIONSTATUS3)
			(conn PPC440 C440TRCEXECUTIONSTATUS2 ==> C440TRCEXECUTIONSTATUS2 C440TRCEXECUTIONSTATUS2)
			(conn PPC440 C440TRCEXECUTIONSTATUS1 ==> C440TRCEXECUTIONSTATUS1 C440TRCEXECUTIONSTATUS1)
			(conn PPC440 C440TRCEXECUTIONSTATUS0 ==> C440TRCEXECUTIONSTATUS0 C440TRCEXECUTIONSTATUS0)
			(conn PPC440 C440TRCCYCLE ==> C440TRCCYCLE C440TRCCYCLE)
			(conn PPC440 C440TRCBRANCHSTATUS2 ==> C440TRCBRANCHSTATUS2 C440TRCBRANCHSTATUS2)
			(conn PPC440 C440TRCBRANCHSTATUS1 ==> C440TRCBRANCHSTATUS1 C440TRCBRANCHSTATUS1)
			(conn PPC440 C440TRCBRANCHSTATUS0 ==> C440TRCBRANCHSTATUS0 C440TRCBRANCHSTATUS0)
			(conn PPC440 C440MACHINECHECK ==> C440MACHINECHECK C440MACHINECHECK)
			(conn PPC440 C440DBGSYSTEMCONTROL7 ==> C440DBGSYSTEMCONTROL7 C440DBGSYSTEMCONTROL7)
			(conn PPC440 C440DBGSYSTEMCONTROL6 ==> C440DBGSYSTEMCONTROL6 C440DBGSYSTEMCONTROL6)
			(conn PPC440 C440DBGSYSTEMCONTROL5 ==> C440DBGSYSTEMCONTROL5 C440DBGSYSTEMCONTROL5)
			(conn PPC440 C440DBGSYSTEMCONTROL4 ==> C440DBGSYSTEMCONTROL4 C440DBGSYSTEMCONTROL4)
			(conn PPC440 C440DBGSYSTEMCONTROL3 ==> C440DBGSYSTEMCONTROL3 C440DBGSYSTEMCONTROL3)
			(conn PPC440 C440DBGSYSTEMCONTROL2 ==> C440DBGSYSTEMCONTROL2 C440DBGSYSTEMCONTROL2)
			(conn PPC440 C440DBGSYSTEMCONTROL1 ==> C440DBGSYSTEMCONTROL1 C440DBGSYSTEMCONTROL1)
			(conn PPC440 C440DBGSYSTEMCONTROL0 ==> C440DBGSYSTEMCONTROL0 C440DBGSYSTEMCONTROL0)
			(conn PPC440 C440CPMWDIRPTREQ ==> C440CPMWDIRPTREQ C440CPMWDIRPTREQ)
			(conn PPC440 C440CPMTIMERRESETREQ ==> C440CPMTIMERRESETREQ C440CPMTIMERRESETREQ)
			(conn PPC440 C440CPMMSREE ==> C440CPMMSREE C440CPMMSREE)
			(conn PPC440 C440CPMMSRCE ==> C440CPMMSRCE C440CPMMSRCE)
			(conn PPC440 C440CPMFITIRPTREQ ==> C440CPMFITIRPTREQ C440CPMFITIRPTREQ)
			(conn PPC440 C440CPMDECIRPTREQ ==> C440CPMDECIRPTREQ C440CPMDECIRPTREQ)
			(conn PPC440 C440CPMCORESLEEPREQ ==> C440CPMCORESLEEPREQ C440CPMCORESLEEPREQ)
			(conn PPC440 C440CPMCLOCKFB ==> C440CPMCLOCKFB C440CPMCLOCKFB)
			(conn PPC440 C440CPMCLOCKDCURDFB ==> C440CPMCLOCKDCURDFB C440CPMCLOCKDCURDFB)
			(conn PPC440 APUFCMWRITEBACKOK ==> APUFCMWRITEBACKOK APUFCMWRITEBACKOK)
			(conn PPC440 APUFCMRBDATA31 ==> APUFCMRBDATA31 APUFCMRBDATA31)
			(conn PPC440 APUFCMRBDATA30 ==> APUFCMRBDATA30 APUFCMRBDATA30)
			(conn PPC440 APUFCMRBDATA29 ==> APUFCMRBDATA29 APUFCMRBDATA29)
			(conn PPC440 APUFCMRBDATA28 ==> APUFCMRBDATA28 APUFCMRBDATA28)
			(conn PPC440 APUFCMRBDATA27 ==> APUFCMRBDATA27 APUFCMRBDATA27)
			(conn PPC440 APUFCMRBDATA26 ==> APUFCMRBDATA26 APUFCMRBDATA26)
			(conn PPC440 APUFCMRBDATA25 ==> APUFCMRBDATA25 APUFCMRBDATA25)
			(conn PPC440 APUFCMRBDATA24 ==> APUFCMRBDATA24 APUFCMRBDATA24)
			(conn PPC440 APUFCMRBDATA23 ==> APUFCMRBDATA23 APUFCMRBDATA23)
			(conn PPC440 APUFCMRBDATA22 ==> APUFCMRBDATA22 APUFCMRBDATA22)
			(conn PPC440 APUFCMRBDATA21 ==> APUFCMRBDATA21 APUFCMRBDATA21)
			(conn PPC440 APUFCMRBDATA20 ==> APUFCMRBDATA20 APUFCMRBDATA20)
			(conn PPC440 APUFCMRBDATA19 ==> APUFCMRBDATA19 APUFCMRBDATA19)
			(conn PPC440 APUFCMRBDATA18 ==> APUFCMRBDATA18 APUFCMRBDATA18)
			(conn PPC440 APUFCMRBDATA17 ==> APUFCMRBDATA17 APUFCMRBDATA17)
			(conn PPC440 APUFCMRBDATA16 ==> APUFCMRBDATA16 APUFCMRBDATA16)
			(conn PPC440 APUFCMRBDATA15 ==> APUFCMRBDATA15 APUFCMRBDATA15)
			(conn PPC440 APUFCMRBDATA14 ==> APUFCMRBDATA14 APUFCMRBDATA14)
			(conn PPC440 APUFCMRBDATA13 ==> APUFCMRBDATA13 APUFCMRBDATA13)
			(conn PPC440 APUFCMRBDATA12 ==> APUFCMRBDATA12 APUFCMRBDATA12)
			(conn PPC440 APUFCMRBDATA11 ==> APUFCMRBDATA11 APUFCMRBDATA11)
			(conn PPC440 APUFCMRBDATA10 ==> APUFCMRBDATA10 APUFCMRBDATA10)
			(conn PPC440 APUFCMRBDATA9 ==> APUFCMRBDATA9 APUFCMRBDATA9)
			(conn PPC440 APUFCMRBDATA8 ==> APUFCMRBDATA8 APUFCMRBDATA8)
			(conn PPC440 APUFCMRBDATA7 ==> APUFCMRBDATA7 APUFCMRBDATA7)
			(conn PPC440 APUFCMRBDATA6 ==> APUFCMRBDATA6 APUFCMRBDATA6)
			(conn PPC440 APUFCMRBDATA5 ==> APUFCMRBDATA5 APUFCMRBDATA5)
			(conn PPC440 APUFCMRBDATA4 ==> APUFCMRBDATA4 APUFCMRBDATA4)
			(conn PPC440 APUFCMRBDATA3 ==> APUFCMRBDATA3 APUFCMRBDATA3)
			(conn PPC440 APUFCMRBDATA2 ==> APUFCMRBDATA2 APUFCMRBDATA2)
			(conn PPC440 APUFCMRBDATA1 ==> APUFCMRBDATA1 APUFCMRBDATA1)
			(conn PPC440 APUFCMRBDATA0 ==> APUFCMRBDATA0 APUFCMRBDATA0)
			(conn PPC440 APUFCMRADATA31 ==> APUFCMRADATA31 APUFCMRADATA31)
			(conn PPC440 APUFCMRADATA30 ==> APUFCMRADATA30 APUFCMRADATA30)
			(conn PPC440 APUFCMRADATA29 ==> APUFCMRADATA29 APUFCMRADATA29)
			(conn PPC440 APUFCMRADATA28 ==> APUFCMRADATA28 APUFCMRADATA28)
			(conn PPC440 APUFCMRADATA27 ==> APUFCMRADATA27 APUFCMRADATA27)
			(conn PPC440 APUFCMRADATA26 ==> APUFCMRADATA26 APUFCMRADATA26)
			(conn PPC440 APUFCMRADATA25 ==> APUFCMRADATA25 APUFCMRADATA25)
			(conn PPC440 APUFCMRADATA24 ==> APUFCMRADATA24 APUFCMRADATA24)
			(conn PPC440 APUFCMRADATA23 ==> APUFCMRADATA23 APUFCMRADATA23)
			(conn PPC440 APUFCMRADATA22 ==> APUFCMRADATA22 APUFCMRADATA22)
			(conn PPC440 APUFCMRADATA21 ==> APUFCMRADATA21 APUFCMRADATA21)
			(conn PPC440 APUFCMRADATA20 ==> APUFCMRADATA20 APUFCMRADATA20)
			(conn PPC440 APUFCMRADATA19 ==> APUFCMRADATA19 APUFCMRADATA19)
			(conn PPC440 APUFCMRADATA18 ==> APUFCMRADATA18 APUFCMRADATA18)
			(conn PPC440 APUFCMRADATA17 ==> APUFCMRADATA17 APUFCMRADATA17)
			(conn PPC440 APUFCMRADATA16 ==> APUFCMRADATA16 APUFCMRADATA16)
			(conn PPC440 APUFCMRADATA15 ==> APUFCMRADATA15 APUFCMRADATA15)
			(conn PPC440 APUFCMRADATA14 ==> APUFCMRADATA14 APUFCMRADATA14)
			(conn PPC440 APUFCMRADATA13 ==> APUFCMRADATA13 APUFCMRADATA13)
			(conn PPC440 APUFCMRADATA12 ==> APUFCMRADATA12 APUFCMRADATA12)
			(conn PPC440 APUFCMRADATA11 ==> APUFCMRADATA11 APUFCMRADATA11)
			(conn PPC440 APUFCMRADATA10 ==> APUFCMRADATA10 APUFCMRADATA10)
			(conn PPC440 APUFCMRADATA9 ==> APUFCMRADATA9 APUFCMRADATA9)
			(conn PPC440 APUFCMRADATA8 ==> APUFCMRADATA8 APUFCMRADATA8)
			(conn PPC440 APUFCMRADATA7 ==> APUFCMRADATA7 APUFCMRADATA7)
			(conn PPC440 APUFCMRADATA6 ==> APUFCMRADATA6 APUFCMRADATA6)
			(conn PPC440 APUFCMRADATA5 ==> APUFCMRADATA5 APUFCMRADATA5)
			(conn PPC440 APUFCMRADATA4 ==> APUFCMRADATA4 APUFCMRADATA4)
			(conn PPC440 APUFCMRADATA3 ==> APUFCMRADATA3 APUFCMRADATA3)
			(conn PPC440 APUFCMRADATA2 ==> APUFCMRADATA2 APUFCMRADATA2)
			(conn PPC440 APUFCMRADATA1 ==> APUFCMRADATA1 APUFCMRADATA1)
			(conn PPC440 APUFCMRADATA0 ==> APUFCMRADATA0 APUFCMRADATA0)
			(conn PPC440 APUFCMOPERANDVALID ==> APUFCMOPERANDVALID APUFCMOPERANDVALID)
			(conn PPC440 APUFCMNEXTINSTRREADY ==> APUFCMNEXTINSTRREADY APUFCMNEXTINSTRREADY)
			(conn PPC440 APUFCMMSRFE1 ==> APUFCMMSRFE1 APUFCMMSRFE1)
			(conn PPC440 APUFCMMSRFE0 ==> APUFCMMSRFE0 APUFCMMSRFE0)
			(conn PPC440 APUFCMLOADDVALID ==> APUFCMLOADDVALID APUFCMLOADDVALID)
			(conn PPC440 APUFCMLOADDATA127 ==> APUFCMLOADDATA127 APUFCMLOADDATA127)
			(conn PPC440 APUFCMLOADDATA126 ==> APUFCMLOADDATA126 APUFCMLOADDATA126)
			(conn PPC440 APUFCMLOADDATA125 ==> APUFCMLOADDATA125 APUFCMLOADDATA125)
			(conn PPC440 APUFCMLOADDATA124 ==> APUFCMLOADDATA124 APUFCMLOADDATA124)
			(conn PPC440 APUFCMLOADDATA123 ==> APUFCMLOADDATA123 APUFCMLOADDATA123)
			(conn PPC440 APUFCMLOADDATA122 ==> APUFCMLOADDATA122 APUFCMLOADDATA122)
			(conn PPC440 APUFCMLOADDATA121 ==> APUFCMLOADDATA121 APUFCMLOADDATA121)
			(conn PPC440 APUFCMLOADDATA120 ==> APUFCMLOADDATA120 APUFCMLOADDATA120)
			(conn PPC440 APUFCMLOADDATA119 ==> APUFCMLOADDATA119 APUFCMLOADDATA119)
			(conn PPC440 APUFCMLOADDATA118 ==> APUFCMLOADDATA118 APUFCMLOADDATA118)
			(conn PPC440 APUFCMLOADDATA117 ==> APUFCMLOADDATA117 APUFCMLOADDATA117)
			(conn PPC440 APUFCMLOADDATA116 ==> APUFCMLOADDATA116 APUFCMLOADDATA116)
			(conn PPC440 APUFCMLOADDATA115 ==> APUFCMLOADDATA115 APUFCMLOADDATA115)
			(conn PPC440 APUFCMLOADDATA114 ==> APUFCMLOADDATA114 APUFCMLOADDATA114)
			(conn PPC440 APUFCMLOADDATA113 ==> APUFCMLOADDATA113 APUFCMLOADDATA113)
			(conn PPC440 APUFCMLOADDATA112 ==> APUFCMLOADDATA112 APUFCMLOADDATA112)
			(conn PPC440 APUFCMLOADDATA111 ==> APUFCMLOADDATA111 APUFCMLOADDATA111)
			(conn PPC440 APUFCMLOADDATA110 ==> APUFCMLOADDATA110 APUFCMLOADDATA110)
			(conn PPC440 APUFCMLOADDATA109 ==> APUFCMLOADDATA109 APUFCMLOADDATA109)
			(conn PPC440 APUFCMLOADDATA108 ==> APUFCMLOADDATA108 APUFCMLOADDATA108)
			(conn PPC440 APUFCMLOADDATA107 ==> APUFCMLOADDATA107 APUFCMLOADDATA107)
			(conn PPC440 APUFCMLOADDATA106 ==> APUFCMLOADDATA106 APUFCMLOADDATA106)
			(conn PPC440 APUFCMLOADDATA105 ==> APUFCMLOADDATA105 APUFCMLOADDATA105)
			(conn PPC440 APUFCMLOADDATA104 ==> APUFCMLOADDATA104 APUFCMLOADDATA104)
			(conn PPC440 APUFCMLOADDATA103 ==> APUFCMLOADDATA103 APUFCMLOADDATA103)
			(conn PPC440 APUFCMLOADDATA102 ==> APUFCMLOADDATA102 APUFCMLOADDATA102)
			(conn PPC440 APUFCMLOADDATA101 ==> APUFCMLOADDATA101 APUFCMLOADDATA101)
			(conn PPC440 APUFCMLOADDATA100 ==> APUFCMLOADDATA100 APUFCMLOADDATA100)
			(conn PPC440 APUFCMLOADDATA99 ==> APUFCMLOADDATA99 APUFCMLOADDATA99)
			(conn PPC440 APUFCMLOADDATA98 ==> APUFCMLOADDATA98 APUFCMLOADDATA98)
			(conn PPC440 APUFCMLOADDATA97 ==> APUFCMLOADDATA97 APUFCMLOADDATA97)
			(conn PPC440 APUFCMLOADDATA96 ==> APUFCMLOADDATA96 APUFCMLOADDATA96)
			(conn PPC440 APUFCMLOADDATA95 ==> APUFCMLOADDATA95 APUFCMLOADDATA95)
			(conn PPC440 APUFCMLOADDATA94 ==> APUFCMLOADDATA94 APUFCMLOADDATA94)
			(conn PPC440 APUFCMLOADDATA93 ==> APUFCMLOADDATA93 APUFCMLOADDATA93)
			(conn PPC440 APUFCMLOADDATA92 ==> APUFCMLOADDATA92 APUFCMLOADDATA92)
			(conn PPC440 APUFCMLOADDATA91 ==> APUFCMLOADDATA91 APUFCMLOADDATA91)
			(conn PPC440 APUFCMLOADDATA90 ==> APUFCMLOADDATA90 APUFCMLOADDATA90)
			(conn PPC440 APUFCMLOADDATA89 ==> APUFCMLOADDATA89 APUFCMLOADDATA89)
			(conn PPC440 APUFCMLOADDATA88 ==> APUFCMLOADDATA88 APUFCMLOADDATA88)
			(conn PPC440 APUFCMLOADDATA87 ==> APUFCMLOADDATA87 APUFCMLOADDATA87)
			(conn PPC440 APUFCMLOADDATA86 ==> APUFCMLOADDATA86 APUFCMLOADDATA86)
			(conn PPC440 APUFCMLOADDATA85 ==> APUFCMLOADDATA85 APUFCMLOADDATA85)
			(conn PPC440 APUFCMLOADDATA84 ==> APUFCMLOADDATA84 APUFCMLOADDATA84)
			(conn PPC440 APUFCMLOADDATA83 ==> APUFCMLOADDATA83 APUFCMLOADDATA83)
			(conn PPC440 APUFCMLOADDATA82 ==> APUFCMLOADDATA82 APUFCMLOADDATA82)
			(conn PPC440 APUFCMLOADDATA81 ==> APUFCMLOADDATA81 APUFCMLOADDATA81)
			(conn PPC440 APUFCMLOADDATA80 ==> APUFCMLOADDATA80 APUFCMLOADDATA80)
			(conn PPC440 APUFCMLOADDATA79 ==> APUFCMLOADDATA79 APUFCMLOADDATA79)
			(conn PPC440 APUFCMLOADDATA78 ==> APUFCMLOADDATA78 APUFCMLOADDATA78)
			(conn PPC440 APUFCMLOADDATA77 ==> APUFCMLOADDATA77 APUFCMLOADDATA77)
			(conn PPC440 APUFCMLOADDATA76 ==> APUFCMLOADDATA76 APUFCMLOADDATA76)
			(conn PPC440 APUFCMLOADDATA75 ==> APUFCMLOADDATA75 APUFCMLOADDATA75)
			(conn PPC440 APUFCMLOADDATA74 ==> APUFCMLOADDATA74 APUFCMLOADDATA74)
			(conn PPC440 APUFCMLOADDATA73 ==> APUFCMLOADDATA73 APUFCMLOADDATA73)
			(conn PPC440 APUFCMLOADDATA72 ==> APUFCMLOADDATA72 APUFCMLOADDATA72)
			(conn PPC440 APUFCMLOADDATA71 ==> APUFCMLOADDATA71 APUFCMLOADDATA71)
			(conn PPC440 APUFCMLOADDATA70 ==> APUFCMLOADDATA70 APUFCMLOADDATA70)
			(conn PPC440 APUFCMLOADDATA69 ==> APUFCMLOADDATA69 APUFCMLOADDATA69)
			(conn PPC440 APUFCMLOADDATA68 ==> APUFCMLOADDATA68 APUFCMLOADDATA68)
			(conn PPC440 APUFCMLOADDATA67 ==> APUFCMLOADDATA67 APUFCMLOADDATA67)
			(conn PPC440 APUFCMLOADDATA66 ==> APUFCMLOADDATA66 APUFCMLOADDATA66)
			(conn PPC440 APUFCMLOADDATA65 ==> APUFCMLOADDATA65 APUFCMLOADDATA65)
			(conn PPC440 APUFCMLOADDATA64 ==> APUFCMLOADDATA64 APUFCMLOADDATA64)
			(conn PPC440 APUFCMLOADDATA63 ==> APUFCMLOADDATA63 APUFCMLOADDATA63)
			(conn PPC440 APUFCMLOADDATA62 ==> APUFCMLOADDATA62 APUFCMLOADDATA62)
			(conn PPC440 APUFCMLOADDATA61 ==> APUFCMLOADDATA61 APUFCMLOADDATA61)
			(conn PPC440 APUFCMLOADDATA60 ==> APUFCMLOADDATA60 APUFCMLOADDATA60)
			(conn PPC440 APUFCMLOADDATA59 ==> APUFCMLOADDATA59 APUFCMLOADDATA59)
			(conn PPC440 APUFCMLOADDATA58 ==> APUFCMLOADDATA58 APUFCMLOADDATA58)
			(conn PPC440 APUFCMLOADDATA57 ==> APUFCMLOADDATA57 APUFCMLOADDATA57)
			(conn PPC440 APUFCMLOADDATA56 ==> APUFCMLOADDATA56 APUFCMLOADDATA56)
			(conn PPC440 APUFCMLOADDATA55 ==> APUFCMLOADDATA55 APUFCMLOADDATA55)
			(conn PPC440 APUFCMLOADDATA54 ==> APUFCMLOADDATA54 APUFCMLOADDATA54)
			(conn PPC440 APUFCMLOADDATA53 ==> APUFCMLOADDATA53 APUFCMLOADDATA53)
			(conn PPC440 APUFCMLOADDATA52 ==> APUFCMLOADDATA52 APUFCMLOADDATA52)
			(conn PPC440 APUFCMLOADDATA51 ==> APUFCMLOADDATA51 APUFCMLOADDATA51)
			(conn PPC440 APUFCMLOADDATA50 ==> APUFCMLOADDATA50 APUFCMLOADDATA50)
			(conn PPC440 APUFCMLOADDATA49 ==> APUFCMLOADDATA49 APUFCMLOADDATA49)
			(conn PPC440 APUFCMLOADDATA48 ==> APUFCMLOADDATA48 APUFCMLOADDATA48)
			(conn PPC440 APUFCMLOADDATA47 ==> APUFCMLOADDATA47 APUFCMLOADDATA47)
			(conn PPC440 APUFCMLOADDATA46 ==> APUFCMLOADDATA46 APUFCMLOADDATA46)
			(conn PPC440 APUFCMLOADDATA45 ==> APUFCMLOADDATA45 APUFCMLOADDATA45)
			(conn PPC440 APUFCMLOADDATA44 ==> APUFCMLOADDATA44 APUFCMLOADDATA44)
			(conn PPC440 APUFCMLOADDATA43 ==> APUFCMLOADDATA43 APUFCMLOADDATA43)
			(conn PPC440 APUFCMLOADDATA42 ==> APUFCMLOADDATA42 APUFCMLOADDATA42)
			(conn PPC440 APUFCMLOADDATA41 ==> APUFCMLOADDATA41 APUFCMLOADDATA41)
			(conn PPC440 APUFCMLOADDATA40 ==> APUFCMLOADDATA40 APUFCMLOADDATA40)
			(conn PPC440 APUFCMLOADDATA39 ==> APUFCMLOADDATA39 APUFCMLOADDATA39)
			(conn PPC440 APUFCMLOADDATA38 ==> APUFCMLOADDATA38 APUFCMLOADDATA38)
			(conn PPC440 APUFCMLOADDATA37 ==> APUFCMLOADDATA37 APUFCMLOADDATA37)
			(conn PPC440 APUFCMLOADDATA36 ==> APUFCMLOADDATA36 APUFCMLOADDATA36)
			(conn PPC440 APUFCMLOADDATA35 ==> APUFCMLOADDATA35 APUFCMLOADDATA35)
			(conn PPC440 APUFCMLOADDATA34 ==> APUFCMLOADDATA34 APUFCMLOADDATA34)
			(conn PPC440 APUFCMLOADDATA33 ==> APUFCMLOADDATA33 APUFCMLOADDATA33)
			(conn PPC440 APUFCMLOADDATA32 ==> APUFCMLOADDATA32 APUFCMLOADDATA32)
			(conn PPC440 APUFCMLOADDATA31 ==> APUFCMLOADDATA31 APUFCMLOADDATA31)
			(conn PPC440 APUFCMLOADDATA30 ==> APUFCMLOADDATA30 APUFCMLOADDATA30)
			(conn PPC440 APUFCMLOADDATA29 ==> APUFCMLOADDATA29 APUFCMLOADDATA29)
			(conn PPC440 APUFCMLOADDATA28 ==> APUFCMLOADDATA28 APUFCMLOADDATA28)
			(conn PPC440 APUFCMLOADDATA27 ==> APUFCMLOADDATA27 APUFCMLOADDATA27)
			(conn PPC440 APUFCMLOADDATA26 ==> APUFCMLOADDATA26 APUFCMLOADDATA26)
			(conn PPC440 APUFCMLOADDATA25 ==> APUFCMLOADDATA25 APUFCMLOADDATA25)
			(conn PPC440 APUFCMLOADDATA24 ==> APUFCMLOADDATA24 APUFCMLOADDATA24)
			(conn PPC440 APUFCMLOADDATA23 ==> APUFCMLOADDATA23 APUFCMLOADDATA23)
			(conn PPC440 APUFCMLOADDATA22 ==> APUFCMLOADDATA22 APUFCMLOADDATA22)
			(conn PPC440 APUFCMLOADDATA21 ==> APUFCMLOADDATA21 APUFCMLOADDATA21)
			(conn PPC440 APUFCMLOADDATA20 ==> APUFCMLOADDATA20 APUFCMLOADDATA20)
			(conn PPC440 APUFCMLOADDATA19 ==> APUFCMLOADDATA19 APUFCMLOADDATA19)
			(conn PPC440 APUFCMLOADDATA18 ==> APUFCMLOADDATA18 APUFCMLOADDATA18)
			(conn PPC440 APUFCMLOADDATA17 ==> APUFCMLOADDATA17 APUFCMLOADDATA17)
			(conn PPC440 APUFCMLOADDATA16 ==> APUFCMLOADDATA16 APUFCMLOADDATA16)
			(conn PPC440 APUFCMLOADDATA15 ==> APUFCMLOADDATA15 APUFCMLOADDATA15)
			(conn PPC440 APUFCMLOADDATA14 ==> APUFCMLOADDATA14 APUFCMLOADDATA14)
			(conn PPC440 APUFCMLOADDATA13 ==> APUFCMLOADDATA13 APUFCMLOADDATA13)
			(conn PPC440 APUFCMLOADDATA12 ==> APUFCMLOADDATA12 APUFCMLOADDATA12)
			(conn PPC440 APUFCMLOADDATA11 ==> APUFCMLOADDATA11 APUFCMLOADDATA11)
			(conn PPC440 APUFCMLOADDATA10 ==> APUFCMLOADDATA10 APUFCMLOADDATA10)
			(conn PPC440 APUFCMLOADDATA9 ==> APUFCMLOADDATA9 APUFCMLOADDATA9)
			(conn PPC440 APUFCMLOADDATA8 ==> APUFCMLOADDATA8 APUFCMLOADDATA8)
			(conn PPC440 APUFCMLOADDATA7 ==> APUFCMLOADDATA7 APUFCMLOADDATA7)
			(conn PPC440 APUFCMLOADDATA6 ==> APUFCMLOADDATA6 APUFCMLOADDATA6)
			(conn PPC440 APUFCMLOADDATA5 ==> APUFCMLOADDATA5 APUFCMLOADDATA5)
			(conn PPC440 APUFCMLOADDATA4 ==> APUFCMLOADDATA4 APUFCMLOADDATA4)
			(conn PPC440 APUFCMLOADDATA3 ==> APUFCMLOADDATA3 APUFCMLOADDATA3)
			(conn PPC440 APUFCMLOADDATA2 ==> APUFCMLOADDATA2 APUFCMLOADDATA2)
			(conn PPC440 APUFCMLOADDATA1 ==> APUFCMLOADDATA1 APUFCMLOADDATA1)
			(conn PPC440 APUFCMLOADDATA0 ==> APUFCMLOADDATA0 APUFCMLOADDATA0)
			(conn PPC440 APUFCMLOADBYTEADDR3 ==> APUFCMLOADBYTEADDR3 APUFCMLOADBYTEADDR3)
			(conn PPC440 APUFCMLOADBYTEADDR2 ==> APUFCMLOADBYTEADDR2 APUFCMLOADBYTEADDR2)
			(conn PPC440 APUFCMLOADBYTEADDR1 ==> APUFCMLOADBYTEADDR1 APUFCMLOADBYTEADDR1)
			(conn PPC440 APUFCMLOADBYTEADDR0 ==> APUFCMLOADBYTEADDR0 APUFCMLOADBYTEADDR0)
			(conn PPC440 APUFCMINSTRVALID ==> APUFCMINSTRVALID APUFCMINSTRVALID)
			(conn PPC440 APUFCMINSTRUCTION31 ==> APUFCMINSTRUCTION31 APUFCMINSTRUCTION31)
			(conn PPC440 APUFCMINSTRUCTION30 ==> APUFCMINSTRUCTION30 APUFCMINSTRUCTION30)
			(conn PPC440 APUFCMINSTRUCTION29 ==> APUFCMINSTRUCTION29 APUFCMINSTRUCTION29)
			(conn PPC440 APUFCMINSTRUCTION28 ==> APUFCMINSTRUCTION28 APUFCMINSTRUCTION28)
			(conn PPC440 APUFCMINSTRUCTION27 ==> APUFCMINSTRUCTION27 APUFCMINSTRUCTION27)
			(conn PPC440 APUFCMINSTRUCTION26 ==> APUFCMINSTRUCTION26 APUFCMINSTRUCTION26)
			(conn PPC440 APUFCMINSTRUCTION25 ==> APUFCMINSTRUCTION25 APUFCMINSTRUCTION25)
			(conn PPC440 APUFCMINSTRUCTION24 ==> APUFCMINSTRUCTION24 APUFCMINSTRUCTION24)
			(conn PPC440 APUFCMINSTRUCTION23 ==> APUFCMINSTRUCTION23 APUFCMINSTRUCTION23)
			(conn PPC440 APUFCMINSTRUCTION22 ==> APUFCMINSTRUCTION22 APUFCMINSTRUCTION22)
			(conn PPC440 APUFCMINSTRUCTION21 ==> APUFCMINSTRUCTION21 APUFCMINSTRUCTION21)
			(conn PPC440 APUFCMINSTRUCTION20 ==> APUFCMINSTRUCTION20 APUFCMINSTRUCTION20)
			(conn PPC440 APUFCMINSTRUCTION19 ==> APUFCMINSTRUCTION19 APUFCMINSTRUCTION19)
			(conn PPC440 APUFCMINSTRUCTION18 ==> APUFCMINSTRUCTION18 APUFCMINSTRUCTION18)
			(conn PPC440 APUFCMINSTRUCTION17 ==> APUFCMINSTRUCTION17 APUFCMINSTRUCTION17)
			(conn PPC440 APUFCMINSTRUCTION16 ==> APUFCMINSTRUCTION16 APUFCMINSTRUCTION16)
			(conn PPC440 APUFCMINSTRUCTION15 ==> APUFCMINSTRUCTION15 APUFCMINSTRUCTION15)
			(conn PPC440 APUFCMINSTRUCTION14 ==> APUFCMINSTRUCTION14 APUFCMINSTRUCTION14)
			(conn PPC440 APUFCMINSTRUCTION13 ==> APUFCMINSTRUCTION13 APUFCMINSTRUCTION13)
			(conn PPC440 APUFCMINSTRUCTION12 ==> APUFCMINSTRUCTION12 APUFCMINSTRUCTION12)
			(conn PPC440 APUFCMINSTRUCTION11 ==> APUFCMINSTRUCTION11 APUFCMINSTRUCTION11)
			(conn PPC440 APUFCMINSTRUCTION10 ==> APUFCMINSTRUCTION10 APUFCMINSTRUCTION10)
			(conn PPC440 APUFCMINSTRUCTION9 ==> APUFCMINSTRUCTION9 APUFCMINSTRUCTION9)
			(conn PPC440 APUFCMINSTRUCTION8 ==> APUFCMINSTRUCTION8 APUFCMINSTRUCTION8)
			(conn PPC440 APUFCMINSTRUCTION7 ==> APUFCMINSTRUCTION7 APUFCMINSTRUCTION7)
			(conn PPC440 APUFCMINSTRUCTION6 ==> APUFCMINSTRUCTION6 APUFCMINSTRUCTION6)
			(conn PPC440 APUFCMINSTRUCTION5 ==> APUFCMINSTRUCTION5 APUFCMINSTRUCTION5)
			(conn PPC440 APUFCMINSTRUCTION4 ==> APUFCMINSTRUCTION4 APUFCMINSTRUCTION4)
			(conn PPC440 APUFCMINSTRUCTION3 ==> APUFCMINSTRUCTION3 APUFCMINSTRUCTION3)
			(conn PPC440 APUFCMINSTRUCTION2 ==> APUFCMINSTRUCTION2 APUFCMINSTRUCTION2)
			(conn PPC440 APUFCMINSTRUCTION1 ==> APUFCMINSTRUCTION1 APUFCMINSTRUCTION1)
			(conn PPC440 APUFCMINSTRUCTION0 ==> APUFCMINSTRUCTION0 APUFCMINSTRUCTION0)
			(conn PPC440 APUFCMFLUSH ==> APUFCMFLUSH APUFCMFLUSH)
			(conn PPC440 APUFCMENDIAN ==> APUFCMENDIAN APUFCMENDIAN)
			(conn PPC440 APUFCMDECUDIVALID ==> APUFCMDECUDIVALID APUFCMDECUDIVALID)
			(conn PPC440 APUFCMDECUDI3 ==> APUFCMDECUDI3 APUFCMDECUDI3)
			(conn PPC440 APUFCMDECUDI2 ==> APUFCMDECUDI2 APUFCMDECUDI2)
			(conn PPC440 APUFCMDECUDI1 ==> APUFCMDECUDI1 APUFCMDECUDI1)
			(conn PPC440 APUFCMDECUDI0 ==> APUFCMDECUDI0 APUFCMDECUDI0)
			(conn PPC440 APUFCMDECSTORE ==> APUFCMDECSTORE APUFCMDECSTORE)
			(conn PPC440 APUFCMDECNONAUTON ==> APUFCMDECNONAUTON APUFCMDECNONAUTON)
			(conn PPC440 APUFCMDECLOAD ==> APUFCMDECLOAD APUFCMDECLOAD)
			(conn PPC440 APUFCMDECLDSTXFERSIZE2 ==> APUFCMDECLDSTXFERSIZE2 APUFCMDECLDSTXFERSIZE2)
			(conn PPC440 APUFCMDECLDSTXFERSIZE1 ==> APUFCMDECLDSTXFERSIZE1 APUFCMDECLDSTXFERSIZE1)
			(conn PPC440 APUFCMDECLDSTXFERSIZE0 ==> APUFCMDECLDSTXFERSIZE0 APUFCMDECLDSTXFERSIZE0)
			(conn PPC440 APUFCMDECFPUOP ==> APUFCMDECFPUOP APUFCMDECFPUOP)
			(conn PPC440 PPCTSTSCANOUT15 ==> PPCTSTSCANOUT15 PPCTSTSCANOUT15)
			(conn PPC440 PPCTSTSCANOUT14 ==> PPCTSTSCANOUT14 PPCTSTSCANOUT14)
			(conn PPC440 PPCTSTSCANOUT13 ==> PPCTSTSCANOUT13 PPCTSTSCANOUT13)
			(conn PPC440 PPCTSTSCANOUT12 ==> PPCTSTSCANOUT12 PPCTSTSCANOUT12)
			(conn PPC440 PPCTSTSCANOUT11 ==> PPCTSTSCANOUT11 PPCTSTSCANOUT11)
			(conn PPC440 PPCTSTSCANOUT10 ==> PPCTSTSCANOUT10 PPCTSTSCANOUT10)
			(conn PPC440 PPCTSTSCANOUT9 ==> PPCTSTSCANOUT9 PPCTSTSCANOUT9)
			(conn PPC440 PPCTSTSCANOUT8 ==> PPCTSTSCANOUT8 PPCTSTSCANOUT8)
			(conn PPC440 PPCTSTSCANOUT7 ==> PPCTSTSCANOUT7 PPCTSTSCANOUT7)
			(conn PPC440 PPCTSTSCANOUT6 ==> PPCTSTSCANOUT6 PPCTSTSCANOUT6)
			(conn PPC440 PPCTSTSCANOUT5 ==> PPCTSTSCANOUT5 PPCTSTSCANOUT5)
			(conn PPC440 PPCTSTSCANOUT4 ==> PPCTSTSCANOUT4 PPCTSTSCANOUT4)
			(conn PPC440 PPCTSTSCANOUT3 ==> PPCTSTSCANOUT3 PPCTSTSCANOUT3)
			(conn PPC440 PPCTSTSCANOUT2 ==> PPCTSTSCANOUT2 PPCTSTSCANOUT2)
			(conn PPC440 PPCTSTSCANOUT1 ==> PPCTSTSCANOUT1 PPCTSTSCANOUT1)
			(conn PPC440 PPCTSTSCANOUT0 ==> PPCTSTSCANOUT0 PPCTSTSCANOUT0)
			(conn PPC440 PPCDSDCRTIMEOUTWAIT ==> PPCDSDCRTIMEOUTWAIT PPCDSDCRTIMEOUTWAIT)
			(conn PPC440 PPCDSDCRDBUSIN31 ==> PPCDSDCRDBUSIN31 PPCDSDCRDBUSIN31)
			(conn PPC440 PPCDSDCRDBUSIN30 ==> PPCDSDCRDBUSIN30 PPCDSDCRDBUSIN30)
			(conn PPC440 PPCDSDCRDBUSIN29 ==> PPCDSDCRDBUSIN29 PPCDSDCRDBUSIN29)
			(conn PPC440 PPCDSDCRDBUSIN28 ==> PPCDSDCRDBUSIN28 PPCDSDCRDBUSIN28)
			(conn PPC440 PPCDSDCRDBUSIN27 ==> PPCDSDCRDBUSIN27 PPCDSDCRDBUSIN27)
			(conn PPC440 PPCDSDCRDBUSIN26 ==> PPCDSDCRDBUSIN26 PPCDSDCRDBUSIN26)
			(conn PPC440 PPCDSDCRDBUSIN25 ==> PPCDSDCRDBUSIN25 PPCDSDCRDBUSIN25)
			(conn PPC440 PPCDSDCRDBUSIN24 ==> PPCDSDCRDBUSIN24 PPCDSDCRDBUSIN24)
			(conn PPC440 PPCDSDCRDBUSIN23 ==> PPCDSDCRDBUSIN23 PPCDSDCRDBUSIN23)
			(conn PPC440 PPCDSDCRDBUSIN22 ==> PPCDSDCRDBUSIN22 PPCDSDCRDBUSIN22)
			(conn PPC440 PPCDSDCRDBUSIN21 ==> PPCDSDCRDBUSIN21 PPCDSDCRDBUSIN21)
			(conn PPC440 PPCDSDCRDBUSIN20 ==> PPCDSDCRDBUSIN20 PPCDSDCRDBUSIN20)
			(conn PPC440 PPCDSDCRDBUSIN19 ==> PPCDSDCRDBUSIN19 PPCDSDCRDBUSIN19)
			(conn PPC440 PPCDSDCRDBUSIN18 ==> PPCDSDCRDBUSIN18 PPCDSDCRDBUSIN18)
			(conn PPC440 PPCDSDCRDBUSIN17 ==> PPCDSDCRDBUSIN17 PPCDSDCRDBUSIN17)
			(conn PPC440 PPCDSDCRDBUSIN16 ==> PPCDSDCRDBUSIN16 PPCDSDCRDBUSIN16)
			(conn PPC440 PPCDSDCRDBUSIN15 ==> PPCDSDCRDBUSIN15 PPCDSDCRDBUSIN15)
			(conn PPC440 PPCDSDCRDBUSIN14 ==> PPCDSDCRDBUSIN14 PPCDSDCRDBUSIN14)
			(conn PPC440 PPCDSDCRDBUSIN13 ==> PPCDSDCRDBUSIN13 PPCDSDCRDBUSIN13)
			(conn PPC440 PPCDSDCRDBUSIN12 ==> PPCDSDCRDBUSIN12 PPCDSDCRDBUSIN12)
			(conn PPC440 PPCDSDCRDBUSIN11 ==> PPCDSDCRDBUSIN11 PPCDSDCRDBUSIN11)
			(conn PPC440 PPCDSDCRDBUSIN10 ==> PPCDSDCRDBUSIN10 PPCDSDCRDBUSIN10)
			(conn PPC440 PPCDSDCRDBUSIN9 ==> PPCDSDCRDBUSIN9 PPCDSDCRDBUSIN9)
			(conn PPC440 PPCDSDCRDBUSIN8 ==> PPCDSDCRDBUSIN8 PPCDSDCRDBUSIN8)
			(conn PPC440 PPCDSDCRDBUSIN7 ==> PPCDSDCRDBUSIN7 PPCDSDCRDBUSIN7)
			(conn PPC440 PPCDSDCRDBUSIN6 ==> PPCDSDCRDBUSIN6 PPCDSDCRDBUSIN6)
			(conn PPC440 PPCDSDCRDBUSIN5 ==> PPCDSDCRDBUSIN5 PPCDSDCRDBUSIN5)
			(conn PPC440 PPCDSDCRDBUSIN4 ==> PPCDSDCRDBUSIN4 PPCDSDCRDBUSIN4)
			(conn PPC440 PPCDSDCRDBUSIN3 ==> PPCDSDCRDBUSIN3 PPCDSDCRDBUSIN3)
			(conn PPC440 PPCDSDCRDBUSIN2 ==> PPCDSDCRDBUSIN2 PPCDSDCRDBUSIN2)
			(conn PPC440 PPCDSDCRDBUSIN1 ==> PPCDSDCRDBUSIN1 PPCDSDCRDBUSIN1)
			(conn PPC440 PPCDSDCRDBUSIN0 ==> PPCDSDCRDBUSIN0 PPCDSDCRDBUSIN0)
			(conn PPC440 PPCDSDCRACK ==> PPCDSDCRACK PPCDSDCRACK)
			(conn PPC440 PPCDIAGPORTC3 ==> PPCDIAGPORTC3 PPCDIAGPORTC3)
			(conn PPC440 PPCDIAGPORTC2 ==> PPCDIAGPORTC2 PPCDIAGPORTC2)
			(conn PPC440 PPCDIAGPORTC1 ==> PPCDIAGPORTC1 PPCDIAGPORTC1)
			(conn PPC440 PPCDIAGPORTC0 ==> PPCDIAGPORTC0 PPCDIAGPORTC0)
			(conn PPC440 PPCDIAGPORTB81 ==> PPCDIAGPORTB81 PPCDIAGPORTB81)
			(conn PPC440 PPCDIAGPORTB80 ==> PPCDIAGPORTB80 PPCDIAGPORTB80)
			(conn PPC440 PPCDIAGPORTB79 ==> PPCDIAGPORTB79 PPCDIAGPORTB79)
			(conn PPC440 PPCDIAGPORTB78 ==> PPCDIAGPORTB78 PPCDIAGPORTB78)
			(conn PPC440 PPCDIAGPORTB77 ==> PPCDIAGPORTB77 PPCDIAGPORTB77)
			(conn PPC440 PPCDIAGPORTB76 ==> PPCDIAGPORTB76 PPCDIAGPORTB76)
			(conn PPC440 PPCDIAGPORTB75 ==> PPCDIAGPORTB75 PPCDIAGPORTB75)
			(conn PPC440 PPCDIAGPORTB74 ==> PPCDIAGPORTB74 PPCDIAGPORTB74)
			(conn PPC440 PPCDIAGPORTB73 ==> PPCDIAGPORTB73 PPCDIAGPORTB73)
			(conn PPC440 PPCDIAGPORTB72 ==> PPCDIAGPORTB72 PPCDIAGPORTB72)
			(conn PPC440 PPCDIAGPORTB71 ==> PPCDIAGPORTB71 PPCDIAGPORTB71)
			(conn PPC440 PPCDIAGPORTB70 ==> PPCDIAGPORTB70 PPCDIAGPORTB70)
			(conn PPC440 PPCDIAGPORTB69 ==> PPCDIAGPORTB69 PPCDIAGPORTB69)
			(conn PPC440 PPCDIAGPORTB68 ==> PPCDIAGPORTB68 PPCDIAGPORTB68)
			(conn PPC440 PPCDIAGPORTB67 ==> PPCDIAGPORTB67 PPCDIAGPORTB67)
			(conn PPC440 PPCDIAGPORTB66 ==> PPCDIAGPORTB66 PPCDIAGPORTB66)
			(conn PPC440 PPCDIAGPORTB65 ==> PPCDIAGPORTB65 PPCDIAGPORTB65)
			(conn PPC440 PPCDIAGPORTB64 ==> PPCDIAGPORTB64 PPCDIAGPORTB64)
			(conn PPC440 PPCDIAGPORTB63 ==> PPCDIAGPORTB63 PPCDIAGPORTB63)
			(conn PPC440 PPCDIAGPORTB62 ==> PPCDIAGPORTB62 PPCDIAGPORTB62)
			(conn PPC440 PPCDIAGPORTB61 ==> PPCDIAGPORTB61 PPCDIAGPORTB61)
			(conn PPC440 PPCDIAGPORTB60 ==> PPCDIAGPORTB60 PPCDIAGPORTB60)
			(conn PPC440 PPCDIAGPORTB59 ==> PPCDIAGPORTB59 PPCDIAGPORTB59)
			(conn PPC440 PPCDIAGPORTB58 ==> PPCDIAGPORTB58 PPCDIAGPORTB58)
			(conn PPC440 PPCDIAGPORTB57 ==> PPCDIAGPORTB57 PPCDIAGPORTB57)
			(conn PPC440 PPCDIAGPORTB56 ==> PPCDIAGPORTB56 PPCDIAGPORTB56)
			(conn PPC440 PPCDIAGPORTB55 ==> PPCDIAGPORTB55 PPCDIAGPORTB55)
			(conn PPC440 PPCDIAGPORTB52 ==> PPCDIAGPORTB52 PPCDIAGPORTB52)
			(conn PPC440 PPCDIAGPORTB51 ==> PPCDIAGPORTB51 PPCDIAGPORTB51)
			(conn PPC440 PPCDIAGPORTB50 ==> PPCDIAGPORTB50 PPCDIAGPORTB50)
			(conn PPC440 PPCDIAGPORTB49 ==> PPCDIAGPORTB49 PPCDIAGPORTB49)
			(conn PPC440 PPCDIAGPORTB48 ==> PPCDIAGPORTB48 PPCDIAGPORTB48)
			(conn PPC440 PPCDIAGPORTB47 ==> PPCDIAGPORTB47 PPCDIAGPORTB47)
			(conn PPC440 PPCDIAGPORTB46 ==> PPCDIAGPORTB46 PPCDIAGPORTB46)
			(conn PPC440 PPCDIAGPORTB45 ==> PPCDIAGPORTB45 PPCDIAGPORTB45)
			(conn PPC440 PPCDIAGPORTB44 ==> PPCDIAGPORTB44 PPCDIAGPORTB44)
			(conn PPC440 PPCDIAGPORTB43 ==> PPCDIAGPORTB43 PPCDIAGPORTB43)
			(conn PPC440 PPCDIAGPORTB42 ==> PPCDIAGPORTB42 PPCDIAGPORTB42)
			(conn PPC440 PPCDIAGPORTB41 ==> PPCDIAGPORTB41 PPCDIAGPORTB41)
			(conn PPC440 PPCDIAGPORTB40 ==> PPCDIAGPORTB40 PPCDIAGPORTB40)
			(conn PPC440 PPCDIAGPORTB39 ==> PPCDIAGPORTB39 PPCDIAGPORTB39)
			(conn PPC440 PPCDIAGPORTB38 ==> PPCDIAGPORTB38 PPCDIAGPORTB38)
			(conn PPC440 PPCDIAGPORTB37 ==> PPCDIAGPORTB37 PPCDIAGPORTB37)
			(conn PPC440 PPCDIAGPORTB36 ==> PPCDIAGPORTB36 PPCDIAGPORTB36)
			(conn PPC440 PPCDIAGPORTB35 ==> PPCDIAGPORTB35 PPCDIAGPORTB35)
			(conn PPC440 PPCDIAGPORTB34 ==> PPCDIAGPORTB34 PPCDIAGPORTB34)
			(conn PPC440 PPCDIAGPORTB33 ==> PPCDIAGPORTB33 PPCDIAGPORTB33)
			(conn PPC440 PPCDIAGPORTB32 ==> PPCDIAGPORTB32 PPCDIAGPORTB32)
			(conn PPC440 PPCDIAGPORTB31 ==> PPCDIAGPORTB31 PPCDIAGPORTB31)
			(conn PPC440 PPCDIAGPORTB30 ==> PPCDIAGPORTB30 PPCDIAGPORTB30)
			(conn PPC440 PPCDIAGPORTB29 ==> PPCDIAGPORTB29 PPCDIAGPORTB29)
			(conn PPC440 PPCDIAGPORTB28 ==> PPCDIAGPORTB28 PPCDIAGPORTB28)
			(conn PPC440 PPCDIAGPORTB27 ==> PPCDIAGPORTB27 PPCDIAGPORTB27)
			(conn PPC440 PPCDIAGPORTB26 ==> PPCDIAGPORTB26 PPCDIAGPORTB26)
			(conn PPC440 PPCDIAGPORTB25 ==> PPCDIAGPORTB25 PPCDIAGPORTB25)
			(conn PPC440 PPCDIAGPORTB24 ==> PPCDIAGPORTB24 PPCDIAGPORTB24)
			(conn PPC440 PPCDIAGPORTB23 ==> PPCDIAGPORTB23 PPCDIAGPORTB23)
			(conn PPC440 PPCDIAGPORTB22 ==> PPCDIAGPORTB22 PPCDIAGPORTB22)
			(conn PPC440 PPCDIAGPORTB21 ==> PPCDIAGPORTB21 PPCDIAGPORTB21)
			(conn PPC440 PPCDIAGPORTB20 ==> PPCDIAGPORTB20 PPCDIAGPORTB20)
			(conn PPC440 PPCDIAGPORTB19 ==> PPCDIAGPORTB19 PPCDIAGPORTB19)
			(conn PPC440 PPCDIAGPORTB18 ==> PPCDIAGPORTB18 PPCDIAGPORTB18)
			(conn PPC440 PPCDIAGPORTB17 ==> PPCDIAGPORTB17 PPCDIAGPORTB17)
			(conn PPC440 PPCDIAGPORTB16 ==> PPCDIAGPORTB16 PPCDIAGPORTB16)
			(conn PPC440 PPCDIAGPORTB15 ==> PPCDIAGPORTB15 PPCDIAGPORTB15)
			(conn PPC440 PPCDIAGPORTB14 ==> PPCDIAGPORTB14 PPCDIAGPORTB14)
			(conn PPC440 PPCDIAGPORTB13 ==> PPCDIAGPORTB13 PPCDIAGPORTB13)
			(conn PPC440 PPCDIAGPORTB12 ==> PPCDIAGPORTB12 PPCDIAGPORTB12)
			(conn PPC440 PPCDIAGPORTB11 ==> PPCDIAGPORTB11 PPCDIAGPORTB11)
			(conn PPC440 PPCDIAGPORTB10 ==> PPCDIAGPORTB10 PPCDIAGPORTB10)
			(conn PPC440 PPCDIAGPORTB9 ==> PPCDIAGPORTB9 PPCDIAGPORTB9)
			(conn PPC440 PPCDIAGPORTB8 ==> PPCDIAGPORTB8 PPCDIAGPORTB8)
			(conn PPC440 PPCDIAGPORTB7 ==> PPCDIAGPORTB7 PPCDIAGPORTB7)
			(conn PPC440 PPCDIAGPORTB6 ==> PPCDIAGPORTB6 PPCDIAGPORTB6)
			(conn PPC440 PPCDIAGPORTB5 ==> PPCDIAGPORTB5 PPCDIAGPORTB5)
			(conn PPC440 PPCDIAGPORTB4 ==> PPCDIAGPORTB4 PPCDIAGPORTB4)
			(conn PPC440 PPCDIAGPORTB3 ==> PPCDIAGPORTB3 PPCDIAGPORTB3)
			(conn PPC440 PPCDIAGPORTB2 ==> PPCDIAGPORTB2 PPCDIAGPORTB2)
			(conn PPC440 PPCDIAGPORTB1 ==> PPCDIAGPORTB1 PPCDIAGPORTB1)
			(conn PPC440 PPCDIAGPORTB0 ==> PPCDIAGPORTB0 PPCDIAGPORTB0)
			(conn PPC440 PPCDIAGPORTA25 ==> PPCDIAGPORTA25 PPCDIAGPORTA25)
			(conn PPC440 PPCDIAGPORTA24 ==> PPCDIAGPORTA24 PPCDIAGPORTA24)
			(conn PPC440 PPCDIAGPORTA23 ==> PPCDIAGPORTA23 PPCDIAGPORTA23)
			(conn PPC440 PPCDIAGPORTA22 ==> PPCDIAGPORTA22 PPCDIAGPORTA22)
			(conn PPC440 PPCDIAGPORTA21 ==> PPCDIAGPORTA21 PPCDIAGPORTA21)
			(conn PPC440 PPCDIAGPORTA20 ==> PPCDIAGPORTA20 PPCDIAGPORTA20)
			(conn PPC440 PPCDIAGPORTA19 ==> PPCDIAGPORTA19 PPCDIAGPORTA19)
			(conn PPC440 PPCDIAGPORTA18 ==> PPCDIAGPORTA18 PPCDIAGPORTA18)
			(conn PPC440 PPCDIAGPORTA17 ==> PPCDIAGPORTA17 PPCDIAGPORTA17)
			(conn PPC440 PPCDIAGPORTA16 ==> PPCDIAGPORTA16 PPCDIAGPORTA16)
			(conn PPC440 PPCDIAGPORTA15 ==> PPCDIAGPORTA15 PPCDIAGPORTA15)
			(conn PPC440 PPCDIAGPORTA14 ==> PPCDIAGPORTA14 PPCDIAGPORTA14)
			(conn PPC440 PPCDIAGPORTA13 ==> PPCDIAGPORTA13 PPCDIAGPORTA13)
			(conn PPC440 PPCDIAGPORTA12 ==> PPCDIAGPORTA12 PPCDIAGPORTA12)
			(conn PPC440 PPCDIAGPORTA11 ==> PPCDIAGPORTA11 PPCDIAGPORTA11)
			(conn PPC440 PPCDIAGPORTA10 ==> PPCDIAGPORTA10 PPCDIAGPORTA10)
			(conn PPC440 PPCDIAGPORTA9 ==> PPCDIAGPORTA9 PPCDIAGPORTA9)
			(conn PPC440 PPCDIAGPORTA8 ==> PPCDIAGPORTA8 PPCDIAGPORTA8)
			(conn PPC440 PPCDIAGPORTA7 ==> PPCDIAGPORTA7 PPCDIAGPORTA7)
			(conn PPC440 PPCDIAGPORTA6 ==> PPCDIAGPORTA6 PPCDIAGPORTA6)
			(conn PPC440 PPCDIAGPORTA5 ==> PPCDIAGPORTA5 PPCDIAGPORTA5)
			(conn PPC440 PPCDIAGPORTA4 ==> PPCDIAGPORTA4 PPCDIAGPORTA4)
			(conn PPC440 PPCDIAGPORTA3 ==> PPCDIAGPORTA3 PPCDIAGPORTA3)
			(conn PPC440 PPCDIAGPORTA2 ==> PPCDIAGPORTA2 PPCDIAGPORTA2)
			(conn PPC440 PPCDIAGPORTA1 ==> PPCDIAGPORTA1 PPCDIAGPORTA1)
			(conn PPC440 PPCDIAGPORTA0 ==> PPCDIAGPORTA0 PPCDIAGPORTA0)
			(conn PPC440 PPCCPMINTERCONNECTBUSY ==> PPCCPMINTERCONNECTBUSY PPCCPMINTERCONNECTBUSY)
			(conn PPC440 MIMCWRITEDATAVALID ==> MIMCWRITEDATAVALID MIMCWRITEDATAVALID)
			(conn PPC440 MIMCWRITEDATA127 ==> MIMCWRITEDATA127 MIMCWRITEDATA127)
			(conn PPC440 MIMCWRITEDATA126 ==> MIMCWRITEDATA126 MIMCWRITEDATA126)
			(conn PPC440 MIMCWRITEDATA125 ==> MIMCWRITEDATA125 MIMCWRITEDATA125)
			(conn PPC440 MIMCWRITEDATA124 ==> MIMCWRITEDATA124 MIMCWRITEDATA124)
			(conn PPC440 MIMCWRITEDATA123 ==> MIMCWRITEDATA123 MIMCWRITEDATA123)
			(conn PPC440 MIMCWRITEDATA122 ==> MIMCWRITEDATA122 MIMCWRITEDATA122)
			(conn PPC440 MIMCWRITEDATA121 ==> MIMCWRITEDATA121 MIMCWRITEDATA121)
			(conn PPC440 MIMCWRITEDATA120 ==> MIMCWRITEDATA120 MIMCWRITEDATA120)
			(conn PPC440 MIMCWRITEDATA119 ==> MIMCWRITEDATA119 MIMCWRITEDATA119)
			(conn PPC440 MIMCWRITEDATA118 ==> MIMCWRITEDATA118 MIMCWRITEDATA118)
			(conn PPC440 MIMCWRITEDATA117 ==> MIMCWRITEDATA117 MIMCWRITEDATA117)
			(conn PPC440 MIMCWRITEDATA116 ==> MIMCWRITEDATA116 MIMCWRITEDATA116)
			(conn PPC440 MIMCWRITEDATA115 ==> MIMCWRITEDATA115 MIMCWRITEDATA115)
			(conn PPC440 MIMCWRITEDATA114 ==> MIMCWRITEDATA114 MIMCWRITEDATA114)
			(conn PPC440 MIMCWRITEDATA113 ==> MIMCWRITEDATA113 MIMCWRITEDATA113)
			(conn PPC440 MIMCWRITEDATA112 ==> MIMCWRITEDATA112 MIMCWRITEDATA112)
			(conn PPC440 MIMCWRITEDATA111 ==> MIMCWRITEDATA111 MIMCWRITEDATA111)
			(conn PPC440 MIMCWRITEDATA110 ==> MIMCWRITEDATA110 MIMCWRITEDATA110)
			(conn PPC440 MIMCWRITEDATA109 ==> MIMCWRITEDATA109 MIMCWRITEDATA109)
			(conn PPC440 MIMCWRITEDATA108 ==> MIMCWRITEDATA108 MIMCWRITEDATA108)
			(conn PPC440 MIMCWRITEDATA107 ==> MIMCWRITEDATA107 MIMCWRITEDATA107)
			(conn PPC440 MIMCWRITEDATA106 ==> MIMCWRITEDATA106 MIMCWRITEDATA106)
			(conn PPC440 MIMCWRITEDATA105 ==> MIMCWRITEDATA105 MIMCWRITEDATA105)
			(conn PPC440 MIMCWRITEDATA104 ==> MIMCWRITEDATA104 MIMCWRITEDATA104)
			(conn PPC440 MIMCWRITEDATA103 ==> MIMCWRITEDATA103 MIMCWRITEDATA103)
			(conn PPC440 MIMCWRITEDATA102 ==> MIMCWRITEDATA102 MIMCWRITEDATA102)
			(conn PPC440 MIMCWRITEDATA101 ==> MIMCWRITEDATA101 MIMCWRITEDATA101)
			(conn PPC440 MIMCWRITEDATA100 ==> MIMCWRITEDATA100 MIMCWRITEDATA100)
			(conn PPC440 MIMCWRITEDATA99 ==> MIMCWRITEDATA99 MIMCWRITEDATA99)
			(conn PPC440 MIMCWRITEDATA98 ==> MIMCWRITEDATA98 MIMCWRITEDATA98)
			(conn PPC440 MIMCWRITEDATA97 ==> MIMCWRITEDATA97 MIMCWRITEDATA97)
			(conn PPC440 MIMCWRITEDATA96 ==> MIMCWRITEDATA96 MIMCWRITEDATA96)
			(conn PPC440 MIMCWRITEDATA95 ==> MIMCWRITEDATA95 MIMCWRITEDATA95)
			(conn PPC440 MIMCWRITEDATA94 ==> MIMCWRITEDATA94 MIMCWRITEDATA94)
			(conn PPC440 MIMCWRITEDATA93 ==> MIMCWRITEDATA93 MIMCWRITEDATA93)
			(conn PPC440 MIMCWRITEDATA92 ==> MIMCWRITEDATA92 MIMCWRITEDATA92)
			(conn PPC440 MIMCWRITEDATA91 ==> MIMCWRITEDATA91 MIMCWRITEDATA91)
			(conn PPC440 MIMCWRITEDATA90 ==> MIMCWRITEDATA90 MIMCWRITEDATA90)
			(conn PPC440 MIMCWRITEDATA89 ==> MIMCWRITEDATA89 MIMCWRITEDATA89)
			(conn PPC440 MIMCWRITEDATA88 ==> MIMCWRITEDATA88 MIMCWRITEDATA88)
			(conn PPC440 MIMCWRITEDATA87 ==> MIMCWRITEDATA87 MIMCWRITEDATA87)
			(conn PPC440 MIMCWRITEDATA86 ==> MIMCWRITEDATA86 MIMCWRITEDATA86)
			(conn PPC440 MIMCWRITEDATA85 ==> MIMCWRITEDATA85 MIMCWRITEDATA85)
			(conn PPC440 MIMCWRITEDATA84 ==> MIMCWRITEDATA84 MIMCWRITEDATA84)
			(conn PPC440 MIMCWRITEDATA83 ==> MIMCWRITEDATA83 MIMCWRITEDATA83)
			(conn PPC440 MIMCWRITEDATA82 ==> MIMCWRITEDATA82 MIMCWRITEDATA82)
			(conn PPC440 MIMCWRITEDATA81 ==> MIMCWRITEDATA81 MIMCWRITEDATA81)
			(conn PPC440 MIMCWRITEDATA80 ==> MIMCWRITEDATA80 MIMCWRITEDATA80)
			(conn PPC440 MIMCWRITEDATA79 ==> MIMCWRITEDATA79 MIMCWRITEDATA79)
			(conn PPC440 MIMCWRITEDATA78 ==> MIMCWRITEDATA78 MIMCWRITEDATA78)
			(conn PPC440 MIMCWRITEDATA77 ==> MIMCWRITEDATA77 MIMCWRITEDATA77)
			(conn PPC440 MIMCWRITEDATA76 ==> MIMCWRITEDATA76 MIMCWRITEDATA76)
			(conn PPC440 MIMCWRITEDATA75 ==> MIMCWRITEDATA75 MIMCWRITEDATA75)
			(conn PPC440 MIMCWRITEDATA74 ==> MIMCWRITEDATA74 MIMCWRITEDATA74)
			(conn PPC440 MIMCWRITEDATA73 ==> MIMCWRITEDATA73 MIMCWRITEDATA73)
			(conn PPC440 MIMCWRITEDATA72 ==> MIMCWRITEDATA72 MIMCWRITEDATA72)
			(conn PPC440 MIMCWRITEDATA71 ==> MIMCWRITEDATA71 MIMCWRITEDATA71)
			(conn PPC440 MIMCWRITEDATA70 ==> MIMCWRITEDATA70 MIMCWRITEDATA70)
			(conn PPC440 MIMCWRITEDATA69 ==> MIMCWRITEDATA69 MIMCWRITEDATA69)
			(conn PPC440 MIMCWRITEDATA68 ==> MIMCWRITEDATA68 MIMCWRITEDATA68)
			(conn PPC440 MIMCWRITEDATA67 ==> MIMCWRITEDATA67 MIMCWRITEDATA67)
			(conn PPC440 MIMCWRITEDATA66 ==> MIMCWRITEDATA66 MIMCWRITEDATA66)
			(conn PPC440 MIMCWRITEDATA65 ==> MIMCWRITEDATA65 MIMCWRITEDATA65)
			(conn PPC440 MIMCWRITEDATA64 ==> MIMCWRITEDATA64 MIMCWRITEDATA64)
			(conn PPC440 MIMCWRITEDATA63 ==> MIMCWRITEDATA63 MIMCWRITEDATA63)
			(conn PPC440 MIMCWRITEDATA62 ==> MIMCWRITEDATA62 MIMCWRITEDATA62)
			(conn PPC440 MIMCWRITEDATA61 ==> MIMCWRITEDATA61 MIMCWRITEDATA61)
			(conn PPC440 MIMCWRITEDATA60 ==> MIMCWRITEDATA60 MIMCWRITEDATA60)
			(conn PPC440 MIMCWRITEDATA59 ==> MIMCWRITEDATA59 MIMCWRITEDATA59)
			(conn PPC440 MIMCWRITEDATA58 ==> MIMCWRITEDATA58 MIMCWRITEDATA58)
			(conn PPC440 MIMCWRITEDATA57 ==> MIMCWRITEDATA57 MIMCWRITEDATA57)
			(conn PPC440 MIMCWRITEDATA56 ==> MIMCWRITEDATA56 MIMCWRITEDATA56)
			(conn PPC440 MIMCWRITEDATA55 ==> MIMCWRITEDATA55 MIMCWRITEDATA55)
			(conn PPC440 MIMCWRITEDATA54 ==> MIMCWRITEDATA54 MIMCWRITEDATA54)
			(conn PPC440 MIMCWRITEDATA53 ==> MIMCWRITEDATA53 MIMCWRITEDATA53)
			(conn PPC440 MIMCWRITEDATA52 ==> MIMCWRITEDATA52 MIMCWRITEDATA52)
			(conn PPC440 MIMCWRITEDATA51 ==> MIMCWRITEDATA51 MIMCWRITEDATA51)
			(conn PPC440 MIMCWRITEDATA50 ==> MIMCWRITEDATA50 MIMCWRITEDATA50)
			(conn PPC440 MIMCWRITEDATA49 ==> MIMCWRITEDATA49 MIMCWRITEDATA49)
			(conn PPC440 MIMCWRITEDATA48 ==> MIMCWRITEDATA48 MIMCWRITEDATA48)
			(conn PPC440 MIMCWRITEDATA47 ==> MIMCWRITEDATA47 MIMCWRITEDATA47)
			(conn PPC440 MIMCWRITEDATA46 ==> MIMCWRITEDATA46 MIMCWRITEDATA46)
			(conn PPC440 MIMCWRITEDATA45 ==> MIMCWRITEDATA45 MIMCWRITEDATA45)
			(conn PPC440 MIMCWRITEDATA44 ==> MIMCWRITEDATA44 MIMCWRITEDATA44)
			(conn PPC440 MIMCWRITEDATA43 ==> MIMCWRITEDATA43 MIMCWRITEDATA43)
			(conn PPC440 MIMCWRITEDATA42 ==> MIMCWRITEDATA42 MIMCWRITEDATA42)
			(conn PPC440 MIMCWRITEDATA41 ==> MIMCWRITEDATA41 MIMCWRITEDATA41)
			(conn PPC440 MIMCWRITEDATA40 ==> MIMCWRITEDATA40 MIMCWRITEDATA40)
			(conn PPC440 MIMCWRITEDATA39 ==> MIMCWRITEDATA39 MIMCWRITEDATA39)
			(conn PPC440 MIMCWRITEDATA38 ==> MIMCWRITEDATA38 MIMCWRITEDATA38)
			(conn PPC440 MIMCWRITEDATA37 ==> MIMCWRITEDATA37 MIMCWRITEDATA37)
			(conn PPC440 MIMCWRITEDATA36 ==> MIMCWRITEDATA36 MIMCWRITEDATA36)
			(conn PPC440 MIMCWRITEDATA35 ==> MIMCWRITEDATA35 MIMCWRITEDATA35)
			(conn PPC440 MIMCWRITEDATA34 ==> MIMCWRITEDATA34 MIMCWRITEDATA34)
			(conn PPC440 MIMCWRITEDATA33 ==> MIMCWRITEDATA33 MIMCWRITEDATA33)
			(conn PPC440 MIMCWRITEDATA32 ==> MIMCWRITEDATA32 MIMCWRITEDATA32)
			(conn PPC440 MIMCWRITEDATA31 ==> MIMCWRITEDATA31 MIMCWRITEDATA31)
			(conn PPC440 MIMCWRITEDATA30 ==> MIMCWRITEDATA30 MIMCWRITEDATA30)
			(conn PPC440 MIMCWRITEDATA29 ==> MIMCWRITEDATA29 MIMCWRITEDATA29)
			(conn PPC440 MIMCWRITEDATA28 ==> MIMCWRITEDATA28 MIMCWRITEDATA28)
			(conn PPC440 MIMCWRITEDATA27 ==> MIMCWRITEDATA27 MIMCWRITEDATA27)
			(conn PPC440 MIMCWRITEDATA26 ==> MIMCWRITEDATA26 MIMCWRITEDATA26)
			(conn PPC440 MIMCWRITEDATA25 ==> MIMCWRITEDATA25 MIMCWRITEDATA25)
			(conn PPC440 MIMCWRITEDATA24 ==> MIMCWRITEDATA24 MIMCWRITEDATA24)
			(conn PPC440 MIMCWRITEDATA23 ==> MIMCWRITEDATA23 MIMCWRITEDATA23)
			(conn PPC440 MIMCWRITEDATA22 ==> MIMCWRITEDATA22 MIMCWRITEDATA22)
			(conn PPC440 MIMCWRITEDATA21 ==> MIMCWRITEDATA21 MIMCWRITEDATA21)
			(conn PPC440 MIMCWRITEDATA20 ==> MIMCWRITEDATA20 MIMCWRITEDATA20)
			(conn PPC440 MIMCWRITEDATA19 ==> MIMCWRITEDATA19 MIMCWRITEDATA19)
			(conn PPC440 MIMCWRITEDATA18 ==> MIMCWRITEDATA18 MIMCWRITEDATA18)
			(conn PPC440 MIMCWRITEDATA17 ==> MIMCWRITEDATA17 MIMCWRITEDATA17)
			(conn PPC440 MIMCWRITEDATA16 ==> MIMCWRITEDATA16 MIMCWRITEDATA16)
			(conn PPC440 MIMCWRITEDATA15 ==> MIMCWRITEDATA15 MIMCWRITEDATA15)
			(conn PPC440 MIMCWRITEDATA14 ==> MIMCWRITEDATA14 MIMCWRITEDATA14)
			(conn PPC440 MIMCWRITEDATA13 ==> MIMCWRITEDATA13 MIMCWRITEDATA13)
			(conn PPC440 MIMCWRITEDATA12 ==> MIMCWRITEDATA12 MIMCWRITEDATA12)
			(conn PPC440 MIMCWRITEDATA11 ==> MIMCWRITEDATA11 MIMCWRITEDATA11)
			(conn PPC440 MIMCWRITEDATA10 ==> MIMCWRITEDATA10 MIMCWRITEDATA10)
			(conn PPC440 MIMCWRITEDATA9 ==> MIMCWRITEDATA9 MIMCWRITEDATA9)
			(conn PPC440 MIMCWRITEDATA8 ==> MIMCWRITEDATA8 MIMCWRITEDATA8)
			(conn PPC440 MIMCWRITEDATA7 ==> MIMCWRITEDATA7 MIMCWRITEDATA7)
			(conn PPC440 MIMCWRITEDATA6 ==> MIMCWRITEDATA6 MIMCWRITEDATA6)
			(conn PPC440 MIMCWRITEDATA5 ==> MIMCWRITEDATA5 MIMCWRITEDATA5)
			(conn PPC440 MIMCWRITEDATA4 ==> MIMCWRITEDATA4 MIMCWRITEDATA4)
			(conn PPC440 MIMCWRITEDATA3 ==> MIMCWRITEDATA3 MIMCWRITEDATA3)
			(conn PPC440 MIMCWRITEDATA2 ==> MIMCWRITEDATA2 MIMCWRITEDATA2)
			(conn PPC440 MIMCWRITEDATA1 ==> MIMCWRITEDATA1 MIMCWRITEDATA1)
			(conn PPC440 MIMCWRITEDATA0 ==> MIMCWRITEDATA0 MIMCWRITEDATA0)
			(conn PPC440 MIMCROWCONFLICT ==> MIMCROWCONFLICT MIMCROWCONFLICT)
			(conn PPC440 MIMCREADNOTWRITE ==> MIMCREADNOTWRITE MIMCREADNOTWRITE)
			(conn PPC440 MIMCBYTEENABLE15 ==> MIMCBYTEENABLE15 MIMCBYTEENABLE15)
			(conn PPC440 MIMCBYTEENABLE14 ==> MIMCBYTEENABLE14 MIMCBYTEENABLE14)
			(conn PPC440 MIMCBYTEENABLE13 ==> MIMCBYTEENABLE13 MIMCBYTEENABLE13)
			(conn PPC440 MIMCBYTEENABLE12 ==> MIMCBYTEENABLE12 MIMCBYTEENABLE12)
			(conn PPC440 MIMCBYTEENABLE11 ==> MIMCBYTEENABLE11 MIMCBYTEENABLE11)
			(conn PPC440 MIMCBYTEENABLE10 ==> MIMCBYTEENABLE10 MIMCBYTEENABLE10)
			(conn PPC440 MIMCBYTEENABLE9 ==> MIMCBYTEENABLE9 MIMCBYTEENABLE9)
			(conn PPC440 MIMCBYTEENABLE8 ==> MIMCBYTEENABLE8 MIMCBYTEENABLE8)
			(conn PPC440 MIMCBYTEENABLE7 ==> MIMCBYTEENABLE7 MIMCBYTEENABLE7)
			(conn PPC440 MIMCBYTEENABLE6 ==> MIMCBYTEENABLE6 MIMCBYTEENABLE6)
			(conn PPC440 MIMCBYTEENABLE5 ==> MIMCBYTEENABLE5 MIMCBYTEENABLE5)
			(conn PPC440 MIMCBYTEENABLE4 ==> MIMCBYTEENABLE4 MIMCBYTEENABLE4)
			(conn PPC440 MIMCBYTEENABLE3 ==> MIMCBYTEENABLE3 MIMCBYTEENABLE3)
			(conn PPC440 MIMCBYTEENABLE2 ==> MIMCBYTEENABLE2 MIMCBYTEENABLE2)
			(conn PPC440 MIMCBYTEENABLE1 ==> MIMCBYTEENABLE1 MIMCBYTEENABLE1)
			(conn PPC440 MIMCBYTEENABLE0 ==> MIMCBYTEENABLE0 MIMCBYTEENABLE0)
			(conn PPC440 MIMCBANKCONFLICT ==> MIMCBANKCONFLICT MIMCBANKCONFLICT)
			(conn PPC440 MIMCADDRESSVALID ==> MIMCADDRESSVALID MIMCADDRESSVALID)
			(conn PPC440 MIMCADDRESS35 ==> MIMCADDRESS35 MIMCADDRESS35)
			(conn PPC440 MIMCADDRESS34 ==> MIMCADDRESS34 MIMCADDRESS34)
			(conn PPC440 MIMCADDRESS33 ==> MIMCADDRESS33 MIMCADDRESS33)
			(conn PPC440 MIMCADDRESS32 ==> MIMCADDRESS32 MIMCADDRESS32)
			(conn PPC440 MIMCADDRESS31 ==> MIMCADDRESS31 MIMCADDRESS31)
			(conn PPC440 MIMCADDRESS30 ==> MIMCADDRESS30 MIMCADDRESS30)
			(conn PPC440 MIMCADDRESS29 ==> MIMCADDRESS29 MIMCADDRESS29)
			(conn PPC440 MIMCADDRESS28 ==> MIMCADDRESS28 MIMCADDRESS28)
			(conn PPC440 MIMCADDRESS27 ==> MIMCADDRESS27 MIMCADDRESS27)
			(conn PPC440 MIMCADDRESS26 ==> MIMCADDRESS26 MIMCADDRESS26)
			(conn PPC440 MIMCADDRESS25 ==> MIMCADDRESS25 MIMCADDRESS25)
			(conn PPC440 MIMCADDRESS24 ==> MIMCADDRESS24 MIMCADDRESS24)
			(conn PPC440 MIMCADDRESS23 ==> MIMCADDRESS23 MIMCADDRESS23)
			(conn PPC440 MIMCADDRESS22 ==> MIMCADDRESS22 MIMCADDRESS22)
			(conn PPC440 MIMCADDRESS21 ==> MIMCADDRESS21 MIMCADDRESS21)
			(conn PPC440 MIMCADDRESS20 ==> MIMCADDRESS20 MIMCADDRESS20)
			(conn PPC440 MIMCADDRESS19 ==> MIMCADDRESS19 MIMCADDRESS19)
			(conn PPC440 MIMCADDRESS18 ==> MIMCADDRESS18 MIMCADDRESS18)
			(conn PPC440 MIMCADDRESS17 ==> MIMCADDRESS17 MIMCADDRESS17)
			(conn PPC440 MIMCADDRESS16 ==> MIMCADDRESS16 MIMCADDRESS16)
			(conn PPC440 MIMCADDRESS15 ==> MIMCADDRESS15 MIMCADDRESS15)
			(conn PPC440 MIMCADDRESS14 ==> MIMCADDRESS14 MIMCADDRESS14)
			(conn PPC440 MIMCADDRESS13 ==> MIMCADDRESS13 MIMCADDRESS13)
			(conn PPC440 MIMCADDRESS12 ==> MIMCADDRESS12 MIMCADDRESS12)
			(conn PPC440 MIMCADDRESS11 ==> MIMCADDRESS11 MIMCADDRESS11)
			(conn PPC440 MIMCADDRESS10 ==> MIMCADDRESS10 MIMCADDRESS10)
			(conn PPC440 MIMCADDRESS9 ==> MIMCADDRESS9 MIMCADDRESS9)
			(conn PPC440 MIMCADDRESS8 ==> MIMCADDRESS8 MIMCADDRESS8)
			(conn PPC440 MIMCADDRESS7 ==> MIMCADDRESS7 MIMCADDRESS7)
			(conn PPC440 MIMCADDRESS6 ==> MIMCADDRESS6 MIMCADDRESS6)
			(conn PPC440 MIMCADDRESS5 ==> MIMCADDRESS5 MIMCADDRESS5)
			(conn PPC440 MIMCADDRESS4 ==> MIMCADDRESS4 MIMCADDRESS4)
			(conn PPC440 MIMCADDRESS3 ==> MIMCADDRESS3 MIMCADDRESS3)
			(conn PPC440 MIMCADDRESS2 ==> MIMCADDRESS2 MIMCADDRESS2)
			(conn PPC440 MIMCADDRESS1 ==> MIMCADDRESS1 MIMCADDRESS1)
			(conn PPC440 MIMCADDRESS0 ==> MIMCADDRESS0 MIMCADDRESS0)
			(conn PPC440 C440RSTSYSTEMRESETREQ ==> C440RSTSYSTEMRESETREQ C440RSTSYSTEMRESETREQ)
			(conn PPC440 C440RSTCORERESETREQ ==> C440RSTCORERESETREQ C440RSTCORERESETREQ)
			(conn PPC440 C440RSTCHIPRESETREQ ==> C440RSTCHIPRESETREQ C440RSTCHIPRESETREQ)
			(conn PPC440 C440MBISTFAIL ==> C440MBISTFAIL C440MBISTFAIL)
			(conn PPC440 C440MBISTDONE ==> C440MBISTDONE C440MBISTDONE)
			(conn PPC440 C440JTGTDOEN ==> C440JTGTDOEN C440JTGTDOEN)
			(conn PPC440 C440JTGTDO ==> C440JTGTDO C440JTGTDO)
			(conn PPC440 C440BISTREALTIMEFAIL ==> C440BISTREALTIMEFAIL C440BISTREALTIMEFAIL)
			(conn PPC440 C440BISTLRACCFAIL ==> C440BISTLRACCFAIL C440BISTLRACCFAIL)
			(conn PPC440 C440BISTLRACCDONE ==> C440BISTLRACCDONE C440BISTLRACCDONE)
			(conn PPC440 C440BISTIRACCFAIL ==> C440BISTIRACCFAIL C440BISTIRACCFAIL)
			(conn PPC440 C440BISTIRACCDONE ==> C440BISTIRACCDONE C440BISTIRACCDONE)
			(conn PPC440 C440BISTFAILSRAM ==> C440BISTFAILSRAM C440BISTFAILSRAM)
			(conn PPC440 C440BISTFAILMMU ==> C440BISTFAILMMU C440BISTFAILMMU)
			(conn PPC440 C440BISTFAILICATOP ==> C440BISTFAILICATOP C440BISTFAILICATOP)
			(conn PPC440 C440BISTFAILICABOT ==> C440BISTFAILICABOT C440BISTFAILICABOT)
			(conn PPC440 C440BISTFAILDCATOP ==> C440BISTFAILDCATOP C440BISTFAILDCATOP)
			(conn PPC440 C440BISTFAILDCABOT ==> C440BISTFAILDCABOT C440BISTFAILDCABOT)
			(conn PPC440 C440BISTDONE ==> C440BISTDONE C440BISTDONE)
			(conn PPC440 TIEDCRBASEADDR1 <== TIEDCRBASEADDR1 TIEDCRBASEADDR1)
			(conn PPC440 TIEDCRBASEADDR0 <== TIEDCRBASEADDR0 TIEDCRBASEADDR0)
			(conn PPC440 PLBPPCS1WRPRIM <== PLBPPCS1WRPRIM PLBPPCS1WRPRIM)
			(conn PPC440 PLBPPCS1WRPENDREQ <== PLBPPCS1WRPENDREQ PLBPPCS1WRPENDREQ)
			(conn PPC440 PLBPPCS1WRPENDPRI1 <== PLBPPCS1WRPENDPRI1 PLBPPCS1WRPENDPRI1)
			(conn PPC440 PLBPPCS1WRPENDPRI0 <== PLBPPCS1WRPENDPRI0 PLBPPCS1WRPENDPRI0)
			(conn PPC440 PLBPPCS1WRDBUS127 <== PLBPPCS1WRDBUS127 PLBPPCS1WRDBUS127)
			(conn PPC440 PLBPPCS1WRDBUS126 <== PLBPPCS1WRDBUS126 PLBPPCS1WRDBUS126)
			(conn PPC440 PLBPPCS1WRDBUS125 <== PLBPPCS1WRDBUS125 PLBPPCS1WRDBUS125)
			(conn PPC440 PLBPPCS1WRDBUS124 <== PLBPPCS1WRDBUS124 PLBPPCS1WRDBUS124)
			(conn PPC440 PLBPPCS1WRDBUS123 <== PLBPPCS1WRDBUS123 PLBPPCS1WRDBUS123)
			(conn PPC440 PLBPPCS1WRDBUS122 <== PLBPPCS1WRDBUS122 PLBPPCS1WRDBUS122)
			(conn PPC440 PLBPPCS1WRDBUS121 <== PLBPPCS1WRDBUS121 PLBPPCS1WRDBUS121)
			(conn PPC440 PLBPPCS1WRDBUS120 <== PLBPPCS1WRDBUS120 PLBPPCS1WRDBUS120)
			(conn PPC440 PLBPPCS1WRDBUS119 <== PLBPPCS1WRDBUS119 PLBPPCS1WRDBUS119)
			(conn PPC440 PLBPPCS1WRDBUS118 <== PLBPPCS1WRDBUS118 PLBPPCS1WRDBUS118)
			(conn PPC440 PLBPPCS1WRDBUS117 <== PLBPPCS1WRDBUS117 PLBPPCS1WRDBUS117)
			(conn PPC440 PLBPPCS1WRDBUS116 <== PLBPPCS1WRDBUS116 PLBPPCS1WRDBUS116)
			(conn PPC440 PLBPPCS1WRDBUS115 <== PLBPPCS1WRDBUS115 PLBPPCS1WRDBUS115)
			(conn PPC440 PLBPPCS1WRDBUS114 <== PLBPPCS1WRDBUS114 PLBPPCS1WRDBUS114)
			(conn PPC440 PLBPPCS1WRDBUS113 <== PLBPPCS1WRDBUS113 PLBPPCS1WRDBUS113)
			(conn PPC440 PLBPPCS1WRDBUS112 <== PLBPPCS1WRDBUS112 PLBPPCS1WRDBUS112)
			(conn PPC440 PLBPPCS1WRDBUS111 <== PLBPPCS1WRDBUS111 PLBPPCS1WRDBUS111)
			(conn PPC440 PLBPPCS1WRDBUS110 <== PLBPPCS1WRDBUS110 PLBPPCS1WRDBUS110)
			(conn PPC440 PLBPPCS1WRDBUS109 <== PLBPPCS1WRDBUS109 PLBPPCS1WRDBUS109)
			(conn PPC440 PLBPPCS1WRDBUS108 <== PLBPPCS1WRDBUS108 PLBPPCS1WRDBUS108)
			(conn PPC440 PLBPPCS1WRDBUS107 <== PLBPPCS1WRDBUS107 PLBPPCS1WRDBUS107)
			(conn PPC440 PLBPPCS1WRDBUS106 <== PLBPPCS1WRDBUS106 PLBPPCS1WRDBUS106)
			(conn PPC440 PLBPPCS1WRDBUS105 <== PLBPPCS1WRDBUS105 PLBPPCS1WRDBUS105)
			(conn PPC440 PLBPPCS1WRDBUS104 <== PLBPPCS1WRDBUS104 PLBPPCS1WRDBUS104)
			(conn PPC440 PLBPPCS1WRDBUS103 <== PLBPPCS1WRDBUS103 PLBPPCS1WRDBUS103)
			(conn PPC440 PLBPPCS1WRDBUS102 <== PLBPPCS1WRDBUS102 PLBPPCS1WRDBUS102)
			(conn PPC440 PLBPPCS1WRDBUS101 <== PLBPPCS1WRDBUS101 PLBPPCS1WRDBUS101)
			(conn PPC440 PLBPPCS1WRDBUS100 <== PLBPPCS1WRDBUS100 PLBPPCS1WRDBUS100)
			(conn PPC440 PLBPPCS1WRDBUS99 <== PLBPPCS1WRDBUS99 PLBPPCS1WRDBUS99)
			(conn PPC440 PLBPPCS1WRDBUS98 <== PLBPPCS1WRDBUS98 PLBPPCS1WRDBUS98)
			(conn PPC440 PLBPPCS1WRDBUS97 <== PLBPPCS1WRDBUS97 PLBPPCS1WRDBUS97)
			(conn PPC440 PLBPPCS1WRDBUS96 <== PLBPPCS1WRDBUS96 PLBPPCS1WRDBUS96)
			(conn PPC440 PLBPPCS1WRDBUS95 <== PLBPPCS1WRDBUS95 PLBPPCS1WRDBUS95)
			(conn PPC440 PLBPPCS1WRDBUS94 <== PLBPPCS1WRDBUS94 PLBPPCS1WRDBUS94)
			(conn PPC440 PLBPPCS1WRDBUS93 <== PLBPPCS1WRDBUS93 PLBPPCS1WRDBUS93)
			(conn PPC440 PLBPPCS1WRDBUS92 <== PLBPPCS1WRDBUS92 PLBPPCS1WRDBUS92)
			(conn PPC440 PLBPPCS1WRDBUS91 <== PLBPPCS1WRDBUS91 PLBPPCS1WRDBUS91)
			(conn PPC440 PLBPPCS1WRDBUS90 <== PLBPPCS1WRDBUS90 PLBPPCS1WRDBUS90)
			(conn PPC440 PLBPPCS1WRDBUS89 <== PLBPPCS1WRDBUS89 PLBPPCS1WRDBUS89)
			(conn PPC440 PLBPPCS1WRDBUS88 <== PLBPPCS1WRDBUS88 PLBPPCS1WRDBUS88)
			(conn PPC440 PLBPPCS1WRDBUS87 <== PLBPPCS1WRDBUS87 PLBPPCS1WRDBUS87)
			(conn PPC440 PLBPPCS1WRDBUS86 <== PLBPPCS1WRDBUS86 PLBPPCS1WRDBUS86)
			(conn PPC440 PLBPPCS1WRDBUS85 <== PLBPPCS1WRDBUS85 PLBPPCS1WRDBUS85)
			(conn PPC440 PLBPPCS1WRDBUS84 <== PLBPPCS1WRDBUS84 PLBPPCS1WRDBUS84)
			(conn PPC440 PLBPPCS1WRDBUS83 <== PLBPPCS1WRDBUS83 PLBPPCS1WRDBUS83)
			(conn PPC440 PLBPPCS1WRDBUS82 <== PLBPPCS1WRDBUS82 PLBPPCS1WRDBUS82)
			(conn PPC440 PLBPPCS1WRDBUS81 <== PLBPPCS1WRDBUS81 PLBPPCS1WRDBUS81)
			(conn PPC440 PLBPPCS1WRDBUS80 <== PLBPPCS1WRDBUS80 PLBPPCS1WRDBUS80)
			(conn PPC440 PLBPPCS1WRDBUS79 <== PLBPPCS1WRDBUS79 PLBPPCS1WRDBUS79)
			(conn PPC440 PLBPPCS1WRDBUS78 <== PLBPPCS1WRDBUS78 PLBPPCS1WRDBUS78)
			(conn PPC440 PLBPPCS1WRDBUS77 <== PLBPPCS1WRDBUS77 PLBPPCS1WRDBUS77)
			(conn PPC440 PLBPPCS1WRDBUS76 <== PLBPPCS1WRDBUS76 PLBPPCS1WRDBUS76)
			(conn PPC440 PLBPPCS1WRDBUS75 <== PLBPPCS1WRDBUS75 PLBPPCS1WRDBUS75)
			(conn PPC440 PLBPPCS1WRDBUS74 <== PLBPPCS1WRDBUS74 PLBPPCS1WRDBUS74)
			(conn PPC440 PLBPPCS1WRDBUS73 <== PLBPPCS1WRDBUS73 PLBPPCS1WRDBUS73)
			(conn PPC440 PLBPPCS1WRDBUS72 <== PLBPPCS1WRDBUS72 PLBPPCS1WRDBUS72)
			(conn PPC440 PLBPPCS1WRDBUS71 <== PLBPPCS1WRDBUS71 PLBPPCS1WRDBUS71)
			(conn PPC440 PLBPPCS1WRDBUS70 <== PLBPPCS1WRDBUS70 PLBPPCS1WRDBUS70)
			(conn PPC440 PLBPPCS1WRDBUS69 <== PLBPPCS1WRDBUS69 PLBPPCS1WRDBUS69)
			(conn PPC440 PLBPPCS1WRDBUS68 <== PLBPPCS1WRDBUS68 PLBPPCS1WRDBUS68)
			(conn PPC440 PLBPPCS1WRDBUS67 <== PLBPPCS1WRDBUS67 PLBPPCS1WRDBUS67)
			(conn PPC440 PLBPPCS1WRDBUS66 <== PLBPPCS1WRDBUS66 PLBPPCS1WRDBUS66)
			(conn PPC440 PLBPPCS1WRDBUS65 <== PLBPPCS1WRDBUS65 PLBPPCS1WRDBUS65)
			(conn PPC440 PLBPPCS1WRDBUS64 <== PLBPPCS1WRDBUS64 PLBPPCS1WRDBUS64)
			(conn PPC440 PLBPPCS1WRDBUS63 <== PLBPPCS1WRDBUS63 PLBPPCS1WRDBUS63)
			(conn PPC440 PLBPPCS1WRDBUS62 <== PLBPPCS1WRDBUS62 PLBPPCS1WRDBUS62)
			(conn PPC440 PLBPPCS1WRDBUS61 <== PLBPPCS1WRDBUS61 PLBPPCS1WRDBUS61)
			(conn PPC440 PLBPPCS1WRDBUS60 <== PLBPPCS1WRDBUS60 PLBPPCS1WRDBUS60)
			(conn PPC440 PLBPPCS1WRDBUS59 <== PLBPPCS1WRDBUS59 PLBPPCS1WRDBUS59)
			(conn PPC440 PLBPPCS1WRDBUS58 <== PLBPPCS1WRDBUS58 PLBPPCS1WRDBUS58)
			(conn PPC440 PLBPPCS1WRDBUS57 <== PLBPPCS1WRDBUS57 PLBPPCS1WRDBUS57)
			(conn PPC440 PLBPPCS1WRDBUS56 <== PLBPPCS1WRDBUS56 PLBPPCS1WRDBUS56)
			(conn PPC440 PLBPPCS1WRDBUS55 <== PLBPPCS1WRDBUS55 PLBPPCS1WRDBUS55)
			(conn PPC440 PLBPPCS1WRDBUS54 <== PLBPPCS1WRDBUS54 PLBPPCS1WRDBUS54)
			(conn PPC440 PLBPPCS1WRDBUS53 <== PLBPPCS1WRDBUS53 PLBPPCS1WRDBUS53)
			(conn PPC440 PLBPPCS1WRDBUS52 <== PLBPPCS1WRDBUS52 PLBPPCS1WRDBUS52)
			(conn PPC440 PLBPPCS1WRDBUS51 <== PLBPPCS1WRDBUS51 PLBPPCS1WRDBUS51)
			(conn PPC440 PLBPPCS1WRDBUS50 <== PLBPPCS1WRDBUS50 PLBPPCS1WRDBUS50)
			(conn PPC440 PLBPPCS1WRDBUS49 <== PLBPPCS1WRDBUS49 PLBPPCS1WRDBUS49)
			(conn PPC440 PLBPPCS1WRDBUS48 <== PLBPPCS1WRDBUS48 PLBPPCS1WRDBUS48)
			(conn PPC440 PLBPPCS1WRDBUS47 <== PLBPPCS1WRDBUS47 PLBPPCS1WRDBUS47)
			(conn PPC440 PLBPPCS1WRDBUS46 <== PLBPPCS1WRDBUS46 PLBPPCS1WRDBUS46)
			(conn PPC440 PLBPPCS1WRDBUS45 <== PLBPPCS1WRDBUS45 PLBPPCS1WRDBUS45)
			(conn PPC440 PLBPPCS1WRDBUS44 <== PLBPPCS1WRDBUS44 PLBPPCS1WRDBUS44)
			(conn PPC440 PLBPPCS1WRDBUS43 <== PLBPPCS1WRDBUS43 PLBPPCS1WRDBUS43)
			(conn PPC440 PLBPPCS1WRDBUS42 <== PLBPPCS1WRDBUS42 PLBPPCS1WRDBUS42)
			(conn PPC440 PLBPPCS1WRDBUS41 <== PLBPPCS1WRDBUS41 PLBPPCS1WRDBUS41)
			(conn PPC440 PLBPPCS1WRDBUS40 <== PLBPPCS1WRDBUS40 PLBPPCS1WRDBUS40)
			(conn PPC440 PLBPPCS1WRDBUS39 <== PLBPPCS1WRDBUS39 PLBPPCS1WRDBUS39)
			(conn PPC440 PLBPPCS1WRDBUS38 <== PLBPPCS1WRDBUS38 PLBPPCS1WRDBUS38)
			(conn PPC440 PLBPPCS1WRDBUS37 <== PLBPPCS1WRDBUS37 PLBPPCS1WRDBUS37)
			(conn PPC440 PLBPPCS1WRDBUS36 <== PLBPPCS1WRDBUS36 PLBPPCS1WRDBUS36)
			(conn PPC440 PLBPPCS1WRDBUS35 <== PLBPPCS1WRDBUS35 PLBPPCS1WRDBUS35)
			(conn PPC440 PLBPPCS1WRDBUS34 <== PLBPPCS1WRDBUS34 PLBPPCS1WRDBUS34)
			(conn PPC440 PLBPPCS1WRDBUS33 <== PLBPPCS1WRDBUS33 PLBPPCS1WRDBUS33)
			(conn PPC440 PLBPPCS1WRDBUS32 <== PLBPPCS1WRDBUS32 PLBPPCS1WRDBUS32)
			(conn PPC440 PLBPPCS1WRDBUS31 <== PLBPPCS1WRDBUS31 PLBPPCS1WRDBUS31)
			(conn PPC440 PLBPPCS1WRDBUS30 <== PLBPPCS1WRDBUS30 PLBPPCS1WRDBUS30)
			(conn PPC440 PLBPPCS1WRDBUS29 <== PLBPPCS1WRDBUS29 PLBPPCS1WRDBUS29)
			(conn PPC440 PLBPPCS1WRDBUS28 <== PLBPPCS1WRDBUS28 PLBPPCS1WRDBUS28)
			(conn PPC440 PLBPPCS1WRDBUS27 <== PLBPPCS1WRDBUS27 PLBPPCS1WRDBUS27)
			(conn PPC440 PLBPPCS1WRDBUS26 <== PLBPPCS1WRDBUS26 PLBPPCS1WRDBUS26)
			(conn PPC440 PLBPPCS1WRDBUS25 <== PLBPPCS1WRDBUS25 PLBPPCS1WRDBUS25)
			(conn PPC440 PLBPPCS1WRDBUS24 <== PLBPPCS1WRDBUS24 PLBPPCS1WRDBUS24)
			(conn PPC440 PLBPPCS1WRDBUS23 <== PLBPPCS1WRDBUS23 PLBPPCS1WRDBUS23)
			(conn PPC440 PLBPPCS1WRDBUS22 <== PLBPPCS1WRDBUS22 PLBPPCS1WRDBUS22)
			(conn PPC440 PLBPPCS1WRDBUS21 <== PLBPPCS1WRDBUS21 PLBPPCS1WRDBUS21)
			(conn PPC440 PLBPPCS1WRDBUS20 <== PLBPPCS1WRDBUS20 PLBPPCS1WRDBUS20)
			(conn PPC440 PLBPPCS1WRDBUS19 <== PLBPPCS1WRDBUS19 PLBPPCS1WRDBUS19)
			(conn PPC440 PLBPPCS1WRDBUS18 <== PLBPPCS1WRDBUS18 PLBPPCS1WRDBUS18)
			(conn PPC440 PLBPPCS1WRDBUS17 <== PLBPPCS1WRDBUS17 PLBPPCS1WRDBUS17)
			(conn PPC440 PLBPPCS1WRDBUS16 <== PLBPPCS1WRDBUS16 PLBPPCS1WRDBUS16)
			(conn PPC440 PLBPPCS1WRDBUS15 <== PLBPPCS1WRDBUS15 PLBPPCS1WRDBUS15)
			(conn PPC440 PLBPPCS1WRDBUS14 <== PLBPPCS1WRDBUS14 PLBPPCS1WRDBUS14)
			(conn PPC440 PLBPPCS1WRDBUS13 <== PLBPPCS1WRDBUS13 PLBPPCS1WRDBUS13)
			(conn PPC440 PLBPPCS1WRDBUS12 <== PLBPPCS1WRDBUS12 PLBPPCS1WRDBUS12)
			(conn PPC440 PLBPPCS1WRDBUS11 <== PLBPPCS1WRDBUS11 PLBPPCS1WRDBUS11)
			(conn PPC440 PLBPPCS1WRDBUS10 <== PLBPPCS1WRDBUS10 PLBPPCS1WRDBUS10)
			(conn PPC440 PLBPPCS1WRDBUS9 <== PLBPPCS1WRDBUS9 PLBPPCS1WRDBUS9)
			(conn PPC440 PLBPPCS1WRDBUS8 <== PLBPPCS1WRDBUS8 PLBPPCS1WRDBUS8)
			(conn PPC440 PLBPPCS1WRDBUS7 <== PLBPPCS1WRDBUS7 PLBPPCS1WRDBUS7)
			(conn PPC440 PLBPPCS1WRDBUS6 <== PLBPPCS1WRDBUS6 PLBPPCS1WRDBUS6)
			(conn PPC440 PLBPPCS1WRDBUS5 <== PLBPPCS1WRDBUS5 PLBPPCS1WRDBUS5)
			(conn PPC440 PLBPPCS1WRDBUS4 <== PLBPPCS1WRDBUS4 PLBPPCS1WRDBUS4)
			(conn PPC440 PLBPPCS1WRDBUS3 <== PLBPPCS1WRDBUS3 PLBPPCS1WRDBUS3)
			(conn PPC440 PLBPPCS1WRDBUS2 <== PLBPPCS1WRDBUS2 PLBPPCS1WRDBUS2)
			(conn PPC440 PLBPPCS1WRDBUS1 <== PLBPPCS1WRDBUS1 PLBPPCS1WRDBUS1)
			(conn PPC440 PLBPPCS1WRDBUS0 <== PLBPPCS1WRDBUS0 PLBPPCS1WRDBUS0)
			(conn PPC440 PLBPPCS1WRBURST <== PLBPPCS1WRBURST PLBPPCS1WRBURST)
			(conn PPC440 PLBPPCS1UABUS31 <== PLBPPCS1UABUS31 PLBPPCS1UABUS31)
			(conn PPC440 PLBPPCS1UABUS30 <== PLBPPCS1UABUS30 PLBPPCS1UABUS30)
			(conn PPC440 PLBPPCS1UABUS29 <== PLBPPCS1UABUS29 PLBPPCS1UABUS29)
			(conn PPC440 PLBPPCS1UABUS28 <== PLBPPCS1UABUS28 PLBPPCS1UABUS28)
			(conn PPC440 PLBPPCS1TYPE2 <== PLBPPCS1TYPE2 PLBPPCS1TYPE2)
			(conn PPC440 PLBPPCS1TYPE1 <== PLBPPCS1TYPE1 PLBPPCS1TYPE1)
			(conn PPC440 PLBPPCS1TYPE0 <== PLBPPCS1TYPE0 PLBPPCS1TYPE0)
			(conn PPC440 PLBPPCS1TATTRIBUTE15 <== PLBPPCS1TATTRIBUTE15 PLBPPCS1TATTRIBUTE15)
			(conn PPC440 PLBPPCS1TATTRIBUTE14 <== PLBPPCS1TATTRIBUTE14 PLBPPCS1TATTRIBUTE14)
			(conn PPC440 PLBPPCS1TATTRIBUTE13 <== PLBPPCS1TATTRIBUTE13 PLBPPCS1TATTRIBUTE13)
			(conn PPC440 PLBPPCS1TATTRIBUTE12 <== PLBPPCS1TATTRIBUTE12 PLBPPCS1TATTRIBUTE12)
			(conn PPC440 PLBPPCS1TATTRIBUTE11 <== PLBPPCS1TATTRIBUTE11 PLBPPCS1TATTRIBUTE11)
			(conn PPC440 PLBPPCS1TATTRIBUTE10 <== PLBPPCS1TATTRIBUTE10 PLBPPCS1TATTRIBUTE10)
			(conn PPC440 PLBPPCS1TATTRIBUTE9 <== PLBPPCS1TATTRIBUTE9 PLBPPCS1TATTRIBUTE9)
			(conn PPC440 PLBPPCS1TATTRIBUTE8 <== PLBPPCS1TATTRIBUTE8 PLBPPCS1TATTRIBUTE8)
			(conn PPC440 PLBPPCS1TATTRIBUTE7 <== PLBPPCS1TATTRIBUTE7 PLBPPCS1TATTRIBUTE7)
			(conn PPC440 PLBPPCS1TATTRIBUTE6 <== PLBPPCS1TATTRIBUTE6 PLBPPCS1TATTRIBUTE6)
			(conn PPC440 PLBPPCS1TATTRIBUTE5 <== PLBPPCS1TATTRIBUTE5 PLBPPCS1TATTRIBUTE5)
			(conn PPC440 PLBPPCS1TATTRIBUTE4 <== PLBPPCS1TATTRIBUTE4 PLBPPCS1TATTRIBUTE4)
			(conn PPC440 PLBPPCS1TATTRIBUTE3 <== PLBPPCS1TATTRIBUTE3 PLBPPCS1TATTRIBUTE3)
			(conn PPC440 PLBPPCS1TATTRIBUTE2 <== PLBPPCS1TATTRIBUTE2 PLBPPCS1TATTRIBUTE2)
			(conn PPC440 PLBPPCS1TATTRIBUTE1 <== PLBPPCS1TATTRIBUTE1 PLBPPCS1TATTRIBUTE1)
			(conn PPC440 PLBPPCS1TATTRIBUTE0 <== PLBPPCS1TATTRIBUTE0 PLBPPCS1TATTRIBUTE0)
			(conn PPC440 PLBPPCS1SIZE3 <== PLBPPCS1SIZE3 PLBPPCS1SIZE3)
			(conn PPC440 PLBPPCS1SIZE2 <== PLBPPCS1SIZE2 PLBPPCS1SIZE2)
			(conn PPC440 PLBPPCS1SIZE1 <== PLBPPCS1SIZE1 PLBPPCS1SIZE1)
			(conn PPC440 PLBPPCS1SIZE0 <== PLBPPCS1SIZE0 PLBPPCS1SIZE0)
			(conn PPC440 PLBPPCS1SAVALID <== PLBPPCS1SAVALID PLBPPCS1SAVALID)
			(conn PPC440 PLBPPCS1RNW <== PLBPPCS1RNW PLBPPCS1RNW)
			(conn PPC440 PLBPPCS1REQPRI1 <== PLBPPCS1REQPRI1 PLBPPCS1REQPRI1)
			(conn PPC440 PLBPPCS1REQPRI0 <== PLBPPCS1REQPRI0 PLBPPCS1REQPRI0)
			(conn PPC440 PLBPPCS1RDPRIM <== PLBPPCS1RDPRIM PLBPPCS1RDPRIM)
			(conn PPC440 PLBPPCS1RDPENDREQ <== PLBPPCS1RDPENDREQ PLBPPCS1RDPENDREQ)
			(conn PPC440 PLBPPCS1RDPENDPRI1 <== PLBPPCS1RDPENDPRI1 PLBPPCS1RDPENDPRI1)
			(conn PPC440 PLBPPCS1RDPENDPRI0 <== PLBPPCS1RDPENDPRI0 PLBPPCS1RDPENDPRI0)
			(conn PPC440 PLBPPCS1RDBURST <== PLBPPCS1RDBURST PLBPPCS1RDBURST)
			(conn PPC440 PLBPPCS1PAVALID <== PLBPPCS1PAVALID PLBPPCS1PAVALID)
			(conn PPC440 PLBPPCS1MSIZE1 <== PLBPPCS1MSIZE1 PLBPPCS1MSIZE1)
			(conn PPC440 PLBPPCS1MSIZE0 <== PLBPPCS1MSIZE0 PLBPPCS1MSIZE0)
			(conn PPC440 PLBPPCS1MASTERID1 <== PLBPPCS1MASTERID1 PLBPPCS1MASTERID1)
			(conn PPC440 PLBPPCS1MASTERID0 <== PLBPPCS1MASTERID0 PLBPPCS1MASTERID0)
			(conn PPC440 PLBPPCS1LOCKERR <== PLBPPCS1LOCKERR PLBPPCS1LOCKERR)
			(conn PPC440 PLBPPCS1BUSLOCK <== PLBPPCS1BUSLOCK PLBPPCS1BUSLOCK)
			(conn PPC440 PLBPPCS1BE15 <== PLBPPCS1BE15 PLBPPCS1BE15)
			(conn PPC440 PLBPPCS1BE14 <== PLBPPCS1BE14 PLBPPCS1BE14)
			(conn PPC440 PLBPPCS1BE13 <== PLBPPCS1BE13 PLBPPCS1BE13)
			(conn PPC440 PLBPPCS1BE12 <== PLBPPCS1BE12 PLBPPCS1BE12)
			(conn PPC440 PLBPPCS1BE11 <== PLBPPCS1BE11 PLBPPCS1BE11)
			(conn PPC440 PLBPPCS1BE10 <== PLBPPCS1BE10 PLBPPCS1BE10)
			(conn PPC440 PLBPPCS1BE9 <== PLBPPCS1BE9 PLBPPCS1BE9)
			(conn PPC440 PLBPPCS1BE8 <== PLBPPCS1BE8 PLBPPCS1BE8)
			(conn PPC440 PLBPPCS1BE7 <== PLBPPCS1BE7 PLBPPCS1BE7)
			(conn PPC440 PLBPPCS1BE6 <== PLBPPCS1BE6 PLBPPCS1BE6)
			(conn PPC440 PLBPPCS1BE5 <== PLBPPCS1BE5 PLBPPCS1BE5)
			(conn PPC440 PLBPPCS1BE4 <== PLBPPCS1BE4 PLBPPCS1BE4)
			(conn PPC440 PLBPPCS1BE3 <== PLBPPCS1BE3 PLBPPCS1BE3)
			(conn PPC440 PLBPPCS1BE2 <== PLBPPCS1BE2 PLBPPCS1BE2)
			(conn PPC440 PLBPPCS1BE1 <== PLBPPCS1BE1 PLBPPCS1BE1)
			(conn PPC440 PLBPPCS1BE0 <== PLBPPCS1BE0 PLBPPCS1BE0)
			(conn PPC440 PLBPPCS1ABUS31 <== PLBPPCS1ABUS31 PLBPPCS1ABUS31)
			(conn PPC440 PLBPPCS1ABUS30 <== PLBPPCS1ABUS30 PLBPPCS1ABUS30)
			(conn PPC440 PLBPPCS1ABUS29 <== PLBPPCS1ABUS29 PLBPPCS1ABUS29)
			(conn PPC440 PLBPPCS1ABUS28 <== PLBPPCS1ABUS28 PLBPPCS1ABUS28)
			(conn PPC440 PLBPPCS1ABUS27 <== PLBPPCS1ABUS27 PLBPPCS1ABUS27)
			(conn PPC440 PLBPPCS1ABUS26 <== PLBPPCS1ABUS26 PLBPPCS1ABUS26)
			(conn PPC440 PLBPPCS1ABUS25 <== PLBPPCS1ABUS25 PLBPPCS1ABUS25)
			(conn PPC440 PLBPPCS1ABUS24 <== PLBPPCS1ABUS24 PLBPPCS1ABUS24)
			(conn PPC440 PLBPPCS1ABUS23 <== PLBPPCS1ABUS23 PLBPPCS1ABUS23)
			(conn PPC440 PLBPPCS1ABUS22 <== PLBPPCS1ABUS22 PLBPPCS1ABUS22)
			(conn PPC440 PLBPPCS1ABUS21 <== PLBPPCS1ABUS21 PLBPPCS1ABUS21)
			(conn PPC440 PLBPPCS1ABUS20 <== PLBPPCS1ABUS20 PLBPPCS1ABUS20)
			(conn PPC440 PLBPPCS1ABUS19 <== PLBPPCS1ABUS19 PLBPPCS1ABUS19)
			(conn PPC440 PLBPPCS1ABUS18 <== PLBPPCS1ABUS18 PLBPPCS1ABUS18)
			(conn PPC440 PLBPPCS1ABUS17 <== PLBPPCS1ABUS17 PLBPPCS1ABUS17)
			(conn PPC440 PLBPPCS1ABUS16 <== PLBPPCS1ABUS16 PLBPPCS1ABUS16)
			(conn PPC440 PLBPPCS1ABUS15 <== PLBPPCS1ABUS15 PLBPPCS1ABUS15)
			(conn PPC440 PLBPPCS1ABUS14 <== PLBPPCS1ABUS14 PLBPPCS1ABUS14)
			(conn PPC440 PLBPPCS1ABUS13 <== PLBPPCS1ABUS13 PLBPPCS1ABUS13)
			(conn PPC440 PLBPPCS1ABUS12 <== PLBPPCS1ABUS12 PLBPPCS1ABUS12)
			(conn PPC440 PLBPPCS1ABUS11 <== PLBPPCS1ABUS11 PLBPPCS1ABUS11)
			(conn PPC440 PLBPPCS1ABUS10 <== PLBPPCS1ABUS10 PLBPPCS1ABUS10)
			(conn PPC440 PLBPPCS1ABUS9 <== PLBPPCS1ABUS9 PLBPPCS1ABUS9)
			(conn PPC440 PLBPPCS1ABUS8 <== PLBPPCS1ABUS8 PLBPPCS1ABUS8)
			(conn PPC440 PLBPPCS1ABUS7 <== PLBPPCS1ABUS7 PLBPPCS1ABUS7)
			(conn PPC440 PLBPPCS1ABUS6 <== PLBPPCS1ABUS6 PLBPPCS1ABUS6)
			(conn PPC440 PLBPPCS1ABUS5 <== PLBPPCS1ABUS5 PLBPPCS1ABUS5)
			(conn PPC440 PLBPPCS1ABUS4 <== PLBPPCS1ABUS4 PLBPPCS1ABUS4)
			(conn PPC440 PLBPPCS1ABUS3 <== PLBPPCS1ABUS3 PLBPPCS1ABUS3)
			(conn PPC440 PLBPPCS1ABUS2 <== PLBPPCS1ABUS2 PLBPPCS1ABUS2)
			(conn PPC440 PLBPPCS1ABUS1 <== PLBPPCS1ABUS1 PLBPPCS1ABUS1)
			(conn PPC440 PLBPPCS1ABUS0 <== PLBPPCS1ABUS0 PLBPPCS1ABUS0)
			(conn PPC440 PLBPPCS1ABORT <== PLBPPCS1ABORT PLBPPCS1ABORT)
			(conn PPC440 PLBPPCMWRPENDREQ <== PLBPPCMWRPENDREQ PLBPPCMWRPENDREQ)
			(conn PPC440 PLBPPCMWRPENDPRI1 <== PLBPPCMWRPENDPRI1 PLBPPCMWRPENDPRI1)
			(conn PPC440 PLBPPCMWRPENDPRI0 <== PLBPPCMWRPENDPRI0 PLBPPCMWRPENDPRI0)
			(conn PPC440 PLBPPCMTIMEOUT <== PLBPPCMTIMEOUT PLBPPCMTIMEOUT)
			(conn PPC440 PLBPPCMREQPRI1 <== PLBPPCMREQPRI1 PLBPPCMREQPRI1)
			(conn PPC440 PLBPPCMREQPRI0 <== PLBPPCMREQPRI0 PLBPPCMREQPRI0)
			(conn PPC440 PLBPPCMRDPENDREQ <== PLBPPCMRDPENDREQ PLBPPCMRDPENDREQ)
			(conn PPC440 PLBPPCMRDPENDPRI1 <== PLBPPCMRDPENDPRI1 PLBPPCMRDPENDPRI1)
			(conn PPC440 PLBPPCMRDPENDPRI0 <== PLBPPCMRDPENDPRI0 PLBPPCMRDPENDPRI0)
			(conn PPC440 PLBPPCMRDDBUS63 <== PLBPPCMRDDBUS63 PLBPPCMRDDBUS63)
			(conn PPC440 PLBPPCMRDDBUS62 <== PLBPPCMRDDBUS62 PLBPPCMRDDBUS62)
			(conn PPC440 PLBPPCMRDDBUS61 <== PLBPPCMRDDBUS61 PLBPPCMRDDBUS61)
			(conn PPC440 PLBPPCMRDDBUS60 <== PLBPPCMRDDBUS60 PLBPPCMRDDBUS60)
			(conn PPC440 PLBPPCMRDDBUS59 <== PLBPPCMRDDBUS59 PLBPPCMRDDBUS59)
			(conn PPC440 PLBPPCMRDDBUS58 <== PLBPPCMRDDBUS58 PLBPPCMRDDBUS58)
			(conn PPC440 PLBPPCMRDDBUS57 <== PLBPPCMRDDBUS57 PLBPPCMRDDBUS57)
			(conn PPC440 PLBPPCMRDDBUS56 <== PLBPPCMRDDBUS56 PLBPPCMRDDBUS56)
			(conn PPC440 PLBPPCMRDDBUS55 <== PLBPPCMRDDBUS55 PLBPPCMRDDBUS55)
			(conn PPC440 PLBPPCMRDDBUS54 <== PLBPPCMRDDBUS54 PLBPPCMRDDBUS54)
			(conn PPC440 PLBPPCMRDDBUS53 <== PLBPPCMRDDBUS53 PLBPPCMRDDBUS53)
			(conn PPC440 PLBPPCMRDDBUS52 <== PLBPPCMRDDBUS52 PLBPPCMRDDBUS52)
			(conn PPC440 PLBPPCMRDDBUS51 <== PLBPPCMRDDBUS51 PLBPPCMRDDBUS51)
			(conn PPC440 PLBPPCMRDDBUS50 <== PLBPPCMRDDBUS50 PLBPPCMRDDBUS50)
			(conn PPC440 PLBPPCMRDDBUS49 <== PLBPPCMRDDBUS49 PLBPPCMRDDBUS49)
			(conn PPC440 PLBPPCMRDDBUS48 <== PLBPPCMRDDBUS48 PLBPPCMRDDBUS48)
			(conn PPC440 PLBPPCMRDDBUS47 <== PLBPPCMRDDBUS47 PLBPPCMRDDBUS47)
			(conn PPC440 PLBPPCMRDDBUS46 <== PLBPPCMRDDBUS46 PLBPPCMRDDBUS46)
			(conn PPC440 PLBPPCMRDDBUS45 <== PLBPPCMRDDBUS45 PLBPPCMRDDBUS45)
			(conn PPC440 PLBPPCMRDDBUS44 <== PLBPPCMRDDBUS44 PLBPPCMRDDBUS44)
			(conn PPC440 PLBPPCMRDDBUS43 <== PLBPPCMRDDBUS43 PLBPPCMRDDBUS43)
			(conn PPC440 PLBPPCMRDDBUS42 <== PLBPPCMRDDBUS42 PLBPPCMRDDBUS42)
			(conn PPC440 PLBPPCMRDDBUS41 <== PLBPPCMRDDBUS41 PLBPPCMRDDBUS41)
			(conn PPC440 PLBPPCMRDDBUS40 <== PLBPPCMRDDBUS40 PLBPPCMRDDBUS40)
			(conn PPC440 PLBPPCMRDDBUS39 <== PLBPPCMRDDBUS39 PLBPPCMRDDBUS39)
			(conn PPC440 PLBPPCMRDDBUS38 <== PLBPPCMRDDBUS38 PLBPPCMRDDBUS38)
			(conn PPC440 PLBPPCMRDDBUS37 <== PLBPPCMRDDBUS37 PLBPPCMRDDBUS37)
			(conn PPC440 PLBPPCMRDDBUS36 <== PLBPPCMRDDBUS36 PLBPPCMRDDBUS36)
			(conn PPC440 PLBPPCMRDDBUS35 <== PLBPPCMRDDBUS35 PLBPPCMRDDBUS35)
			(conn PPC440 PLBPPCMRDDBUS34 <== PLBPPCMRDDBUS34 PLBPPCMRDDBUS34)
			(conn PPC440 PLBPPCMRDDBUS33 <== PLBPPCMRDDBUS33 PLBPPCMRDDBUS33)
			(conn PPC440 PLBPPCMRDDBUS32 <== PLBPPCMRDDBUS32 PLBPPCMRDDBUS32)
			(conn PPC440 PLBPPCMRDDBUS31 <== PLBPPCMRDDBUS31 PLBPPCMRDDBUS31)
			(conn PPC440 PLBPPCMRDDBUS30 <== PLBPPCMRDDBUS30 PLBPPCMRDDBUS30)
			(conn PPC440 PLBPPCMRDDBUS29 <== PLBPPCMRDDBUS29 PLBPPCMRDDBUS29)
			(conn PPC440 PLBPPCMRDDBUS28 <== PLBPPCMRDDBUS28 PLBPPCMRDDBUS28)
			(conn PPC440 PLBPPCMRDDBUS27 <== PLBPPCMRDDBUS27 PLBPPCMRDDBUS27)
			(conn PPC440 PLBPPCMRDDBUS26 <== PLBPPCMRDDBUS26 PLBPPCMRDDBUS26)
			(conn PPC440 PLBPPCMRDDBUS25 <== PLBPPCMRDDBUS25 PLBPPCMRDDBUS25)
			(conn PPC440 PLBPPCMRDDBUS24 <== PLBPPCMRDDBUS24 PLBPPCMRDDBUS24)
			(conn PPC440 PLBPPCMRDDBUS23 <== PLBPPCMRDDBUS23 PLBPPCMRDDBUS23)
			(conn PPC440 PLBPPCMRDDBUS22 <== PLBPPCMRDDBUS22 PLBPPCMRDDBUS22)
			(conn PPC440 PLBPPCMRDDBUS21 <== PLBPPCMRDDBUS21 PLBPPCMRDDBUS21)
			(conn PPC440 PLBPPCMRDDBUS20 <== PLBPPCMRDDBUS20 PLBPPCMRDDBUS20)
			(conn PPC440 PLBPPCMRDDBUS19 <== PLBPPCMRDDBUS19 PLBPPCMRDDBUS19)
			(conn PPC440 PLBPPCMRDDBUS18 <== PLBPPCMRDDBUS18 PLBPPCMRDDBUS18)
			(conn PPC440 PLBPPCMRDDBUS17 <== PLBPPCMRDDBUS17 PLBPPCMRDDBUS17)
			(conn PPC440 PLBPPCMRDDBUS16 <== PLBPPCMRDDBUS16 PLBPPCMRDDBUS16)
			(conn PPC440 PLBPPCMRDDBUS15 <== PLBPPCMRDDBUS15 PLBPPCMRDDBUS15)
			(conn PPC440 PLBPPCMRDDBUS14 <== PLBPPCMRDDBUS14 PLBPPCMRDDBUS14)
			(conn PPC440 PLBPPCMRDDBUS13 <== PLBPPCMRDDBUS13 PLBPPCMRDDBUS13)
			(conn PPC440 PLBPPCMRDDBUS12 <== PLBPPCMRDDBUS12 PLBPPCMRDDBUS12)
			(conn PPC440 PLBPPCMRDDBUS11 <== PLBPPCMRDDBUS11 PLBPPCMRDDBUS11)
			(conn PPC440 PLBPPCMRDDBUS10 <== PLBPPCMRDDBUS10 PLBPPCMRDDBUS10)
			(conn PPC440 PLBPPCMRDDBUS9 <== PLBPPCMRDDBUS9 PLBPPCMRDDBUS9)
			(conn PPC440 PLBPPCMRDDBUS8 <== PLBPPCMRDDBUS8 PLBPPCMRDDBUS8)
			(conn PPC440 PLBPPCMRDDBUS7 <== PLBPPCMRDDBUS7 PLBPPCMRDDBUS7)
			(conn PPC440 PLBPPCMRDDBUS6 <== PLBPPCMRDDBUS6 PLBPPCMRDDBUS6)
			(conn PPC440 PLBPPCMRDDBUS5 <== PLBPPCMRDDBUS5 PLBPPCMRDDBUS5)
			(conn PPC440 PLBPPCMRDDBUS4 <== PLBPPCMRDDBUS4 PLBPPCMRDDBUS4)
			(conn PPC440 PLBPPCMRDDBUS3 <== PLBPPCMRDDBUS3 PLBPPCMRDDBUS3)
			(conn PPC440 PLBPPCMRDDBUS2 <== PLBPPCMRDDBUS2 PLBPPCMRDDBUS2)
			(conn PPC440 PLBPPCMRDDBUS1 <== PLBPPCMRDDBUS1 PLBPPCMRDDBUS1)
			(conn PPC440 PLBPPCMRDDBUS0 <== PLBPPCMRDDBUS0 PLBPPCMRDDBUS0)
			(conn PPC440 PLBPPCMMWRERR <== PLBPPCMMWRERR PLBPPCMMWRERR)
			(conn PPC440 PLBPPCMMRDERR <== PLBPPCMMRDERR PLBPPCMMRDERR)
			(conn PPC440 PLBPPCMMIRQ <== PLBPPCMMIRQ PLBPPCMMIRQ)
			(conn PPC440 LLDMA3TXDSTRDYN <== LLDMA3TXDSTRDYN LLDMA3TXDSTRDYN)
			(conn PPC440 LLDMA3RXSRCRDYN <== LLDMA3RXSRCRDYN LLDMA3RXSRCRDYN)
			(conn PPC440 LLDMA3RXSOPN <== LLDMA3RXSOPN LLDMA3RXSOPN)
			(conn PPC440 LLDMA3RXSOFN <== LLDMA3RXSOFN LLDMA3RXSOFN)
			(conn PPC440 LLDMA3RXREM3 <== LLDMA3RXREM3 LLDMA3RXREM3)
			(conn PPC440 LLDMA3RXREM2 <== LLDMA3RXREM2 LLDMA3RXREM2)
			(conn PPC440 LLDMA3RXREM1 <== LLDMA3RXREM1 LLDMA3RXREM1)
			(conn PPC440 LLDMA3RXREM0 <== LLDMA3RXREM0 LLDMA3RXREM0)
			(conn PPC440 LLDMA3RXEOPN <== LLDMA3RXEOPN LLDMA3RXEOPN)
			(conn PPC440 LLDMA3RXEOFN <== LLDMA3RXEOFN LLDMA3RXEOFN)
			(conn PPC440 LLDMA3RXD31 <== LLDMA3RXD31 LLDMA3RXD31)
			(conn PPC440 LLDMA3RXD30 <== LLDMA3RXD30 LLDMA3RXD30)
			(conn PPC440 LLDMA3RXD29 <== LLDMA3RXD29 LLDMA3RXD29)
			(conn PPC440 LLDMA3RXD28 <== LLDMA3RXD28 LLDMA3RXD28)
			(conn PPC440 LLDMA3RXD27 <== LLDMA3RXD27 LLDMA3RXD27)
			(conn PPC440 LLDMA3RXD26 <== LLDMA3RXD26 LLDMA3RXD26)
			(conn PPC440 LLDMA3RXD25 <== LLDMA3RXD25 LLDMA3RXD25)
			(conn PPC440 LLDMA3RXD24 <== LLDMA3RXD24 LLDMA3RXD24)
			(conn PPC440 LLDMA3RXD23 <== LLDMA3RXD23 LLDMA3RXD23)
			(conn PPC440 LLDMA3RXD22 <== LLDMA3RXD22 LLDMA3RXD22)
			(conn PPC440 LLDMA3RXD21 <== LLDMA3RXD21 LLDMA3RXD21)
			(conn PPC440 LLDMA3RXD20 <== LLDMA3RXD20 LLDMA3RXD20)
			(conn PPC440 LLDMA3RXD19 <== LLDMA3RXD19 LLDMA3RXD19)
			(conn PPC440 LLDMA3RXD18 <== LLDMA3RXD18 LLDMA3RXD18)
			(conn PPC440 LLDMA3RXD17 <== LLDMA3RXD17 LLDMA3RXD17)
			(conn PPC440 LLDMA3RXD16 <== LLDMA3RXD16 LLDMA3RXD16)
			(conn PPC440 LLDMA3RXD15 <== LLDMA3RXD15 LLDMA3RXD15)
			(conn PPC440 LLDMA3RXD14 <== LLDMA3RXD14 LLDMA3RXD14)
			(conn PPC440 LLDMA3RXD13 <== LLDMA3RXD13 LLDMA3RXD13)
			(conn PPC440 LLDMA3RXD12 <== LLDMA3RXD12 LLDMA3RXD12)
			(conn PPC440 LLDMA3RXD11 <== LLDMA3RXD11 LLDMA3RXD11)
			(conn PPC440 LLDMA3RXD10 <== LLDMA3RXD10 LLDMA3RXD10)
			(conn PPC440 LLDMA3RXD9 <== LLDMA3RXD9 LLDMA3RXD9)
			(conn PPC440 LLDMA3RXD8 <== LLDMA3RXD8 LLDMA3RXD8)
			(conn PPC440 LLDMA3RXD7 <== LLDMA3RXD7 LLDMA3RXD7)
			(conn PPC440 LLDMA3RXD6 <== LLDMA3RXD6 LLDMA3RXD6)
			(conn PPC440 LLDMA3RXD5 <== LLDMA3RXD5 LLDMA3RXD5)
			(conn PPC440 LLDMA3RXD4 <== LLDMA3RXD4 LLDMA3RXD4)
			(conn PPC440 LLDMA3RXD3 <== LLDMA3RXD3 LLDMA3RXD3)
			(conn PPC440 LLDMA3RXD2 <== LLDMA3RXD2 LLDMA3RXD2)
			(conn PPC440 LLDMA3RXD1 <== LLDMA3RXD1 LLDMA3RXD1)
			(conn PPC440 LLDMA3RXD0 <== LLDMA3RXD0 LLDMA3RXD0)
			(conn PPC440 LLDMA3RSTENGINEREQ <== LLDMA3RSTENGINEREQ LLDMA3RSTENGINEREQ)
			(conn PPC440 LLDMA2TXDSTRDYN <== LLDMA2TXDSTRDYN LLDMA2TXDSTRDYN)
			(conn PPC440 LLDMA2RXSRCRDYN <== LLDMA2RXSRCRDYN LLDMA2RXSRCRDYN)
			(conn PPC440 LLDMA2RXSOPN <== LLDMA2RXSOPN LLDMA2RXSOPN)
			(conn PPC440 LLDMA2RXSOFN <== LLDMA2RXSOFN LLDMA2RXSOFN)
			(conn PPC440 LLDMA2RXREM3 <== LLDMA2RXREM3 LLDMA2RXREM3)
			(conn PPC440 LLDMA2RXREM2 <== LLDMA2RXREM2 LLDMA2RXREM2)
			(conn PPC440 LLDMA2RXREM1 <== LLDMA2RXREM1 LLDMA2RXREM1)
			(conn PPC440 LLDMA2RXREM0 <== LLDMA2RXREM0 LLDMA2RXREM0)
			(conn PPC440 LLDMA2RXEOPN <== LLDMA2RXEOPN LLDMA2RXEOPN)
			(conn PPC440 LLDMA2RXEOFN <== LLDMA2RXEOFN LLDMA2RXEOFN)
			(conn PPC440 LLDMA2RXD31 <== LLDMA2RXD31 LLDMA2RXD31)
			(conn PPC440 LLDMA2RXD30 <== LLDMA2RXD30 LLDMA2RXD30)
			(conn PPC440 LLDMA2RXD29 <== LLDMA2RXD29 LLDMA2RXD29)
			(conn PPC440 LLDMA2RXD28 <== LLDMA2RXD28 LLDMA2RXD28)
			(conn PPC440 LLDMA2RXD27 <== LLDMA2RXD27 LLDMA2RXD27)
			(conn PPC440 LLDMA2RXD26 <== LLDMA2RXD26 LLDMA2RXD26)
			(conn PPC440 LLDMA2RXD25 <== LLDMA2RXD25 LLDMA2RXD25)
			(conn PPC440 LLDMA2RXD24 <== LLDMA2RXD24 LLDMA2RXD24)
			(conn PPC440 LLDMA2RXD23 <== LLDMA2RXD23 LLDMA2RXD23)
			(conn PPC440 LLDMA2RXD22 <== LLDMA2RXD22 LLDMA2RXD22)
			(conn PPC440 LLDMA2RXD21 <== LLDMA2RXD21 LLDMA2RXD21)
			(conn PPC440 LLDMA2RXD20 <== LLDMA2RXD20 LLDMA2RXD20)
			(conn PPC440 LLDMA2RXD19 <== LLDMA2RXD19 LLDMA2RXD19)
			(conn PPC440 LLDMA2RXD18 <== LLDMA2RXD18 LLDMA2RXD18)
			(conn PPC440 LLDMA2RXD17 <== LLDMA2RXD17 LLDMA2RXD17)
			(conn PPC440 LLDMA2RXD16 <== LLDMA2RXD16 LLDMA2RXD16)
			(conn PPC440 LLDMA2RXD15 <== LLDMA2RXD15 LLDMA2RXD15)
			(conn PPC440 LLDMA2RXD14 <== LLDMA2RXD14 LLDMA2RXD14)
			(conn PPC440 LLDMA2RXD13 <== LLDMA2RXD13 LLDMA2RXD13)
			(conn PPC440 LLDMA2RXD12 <== LLDMA2RXD12 LLDMA2RXD12)
			(conn PPC440 LLDMA2RXD11 <== LLDMA2RXD11 LLDMA2RXD11)
			(conn PPC440 LLDMA2RXD10 <== LLDMA2RXD10 LLDMA2RXD10)
			(conn PPC440 LLDMA2RXD9 <== LLDMA2RXD9 LLDMA2RXD9)
			(conn PPC440 LLDMA2RXD8 <== LLDMA2RXD8 LLDMA2RXD8)
			(conn PPC440 LLDMA2RXD7 <== LLDMA2RXD7 LLDMA2RXD7)
			(conn PPC440 LLDMA2RXD6 <== LLDMA2RXD6 LLDMA2RXD6)
			(conn PPC440 LLDMA2RXD5 <== LLDMA2RXD5 LLDMA2RXD5)
			(conn PPC440 LLDMA2RXD4 <== LLDMA2RXD4 LLDMA2RXD4)
			(conn PPC440 LLDMA2RXD3 <== LLDMA2RXD3 LLDMA2RXD3)
			(conn PPC440 LLDMA2RXD2 <== LLDMA2RXD2 LLDMA2RXD2)
			(conn PPC440 LLDMA2RXD1 <== LLDMA2RXD1 LLDMA2RXD1)
			(conn PPC440 LLDMA2RXD0 <== LLDMA2RXD0 LLDMA2RXD0)
			(conn PPC440 LLDMA2RSTENGINEREQ <== LLDMA2RSTENGINEREQ LLDMA2RSTENGINEREQ)
			(conn PPC440 DCRPPCDMDBUSIN15 <== DCRPPCDMDBUSIN15 DCRPPCDMDBUSIN15)
			(conn PPC440 DCRPPCDMDBUSIN14 <== DCRPPCDMDBUSIN14 DCRPPCDMDBUSIN14)
			(conn PPC440 DCRPPCDMDBUSIN13 <== DCRPPCDMDBUSIN13 DCRPPCDMDBUSIN13)
			(conn PPC440 DCRPPCDMDBUSIN12 <== DCRPPCDMDBUSIN12 DCRPPCDMDBUSIN12)
			(conn PPC440 DCRPPCDMDBUSIN11 <== DCRPPCDMDBUSIN11 DCRPPCDMDBUSIN11)
			(conn PPC440 DCRPPCDMDBUSIN10 <== DCRPPCDMDBUSIN10 DCRPPCDMDBUSIN10)
			(conn PPC440 DCRPPCDMDBUSIN9 <== DCRPPCDMDBUSIN9 DCRPPCDMDBUSIN9)
			(conn PPC440 DCRPPCDMDBUSIN8 <== DCRPPCDMDBUSIN8 DCRPPCDMDBUSIN8)
			(conn PPC440 DCRPPCDMDBUSIN7 <== DCRPPCDMDBUSIN7 DCRPPCDMDBUSIN7)
			(conn PPC440 DCRPPCDMDBUSIN6 <== DCRPPCDMDBUSIN6 DCRPPCDMDBUSIN6)
			(conn PPC440 DCRPPCDMDBUSIN5 <== DCRPPCDMDBUSIN5 DCRPPCDMDBUSIN5)
			(conn PPC440 DCRPPCDMDBUSIN4 <== DCRPPCDMDBUSIN4 DCRPPCDMDBUSIN4)
			(conn PPC440 DCRPPCDMDBUSIN3 <== DCRPPCDMDBUSIN3 DCRPPCDMDBUSIN3)
			(conn PPC440 DCRPPCDMDBUSIN2 <== DCRPPCDMDBUSIN2 DCRPPCDMDBUSIN2)
			(conn PPC440 DCRPPCDMDBUSIN1 <== DCRPPCDMDBUSIN1 DCRPPCDMDBUSIN1)
			(conn PPC440 DCRPPCDMDBUSIN0 <== DCRPPCDMDBUSIN0 DCRPPCDMDBUSIN0)
			(conn PPC440 CPMPPCS1PLBCLK <== CPMPPCS1PLBCLKINV OUT)
			(conn PPC440 CPMDMA3LLCLK <== CPMDMA3LLCLKINV OUT)
			(conn PPC440 CPMDMA2LLCLK <== CPMDMA2LLCLKINV OUT)
			(conn PPC440 TRCC440TRIGGEREVENTIN <== TRCC440TRIGGEREVENTIN TRCC440TRIGGEREVENTIN)
			(conn PPC440 TRCC440TRACEDISABLE <== TRCC440TRACEDISABLE TRCC440TRACEDISABLE)
			(conn PPC440 TIEC440USERRESET3 <== TIEC440USERRESET3 TIEC440USERRESET3)
			(conn PPC440 TIEC440USERRESET2 <== TIEC440USERRESET2 TIEC440USERRESET2)
			(conn PPC440 TIEC440USERRESET1 <== TIEC440USERRESET1 TIEC440USERRESET1)
			(conn PPC440 TIEC440USERRESET0 <== TIEC440USERRESET0 TIEC440USERRESET0)
			(conn PPC440 TIEC440ICURDTOUCHPLBPRIO1 <== TIEC440ICURDTOUCHPLBPRIO1 TIEC440ICURDTOUCHPLBPRIO1)
			(conn PPC440 TIEC440ICURDTOUCHPLBPRIO0 <== TIEC440ICURDTOUCHPLBPRIO0 TIEC440ICURDTOUCHPLBPRIO0)
			(conn PPC440 TIEC440ICURDSPECPLBPRIO1 <== TIEC440ICURDSPECPLBPRIO1 TIEC440ICURDSPECPLBPRIO1)
			(conn PPC440 TIEC440ICURDSPECPLBPRIO0 <== TIEC440ICURDSPECPLBPRIO0 TIEC440ICURDSPECPLBPRIO0)
			(conn PPC440 TIEC440ICURDFETCHPLBPRIO1 <== TIEC440ICURDFETCHPLBPRIO1 TIEC440ICURDFETCHPLBPRIO1)
			(conn PPC440 TIEC440ICURDFETCHPLBPRIO0 <== TIEC440ICURDFETCHPLBPRIO0 TIEC440ICURDFETCHPLBPRIO0)
			(conn PPC440 TIEC440ERPNRESET3 <== TIEC440ERPNRESET3 TIEC440ERPNRESET3)
			(conn PPC440 TIEC440ERPNRESET2 <== TIEC440ERPNRESET2 TIEC440ERPNRESET2)
			(conn PPC440 TIEC440ERPNRESET1 <== TIEC440ERPNRESET1 TIEC440ERPNRESET1)
			(conn PPC440 TIEC440ERPNRESET0 <== TIEC440ERPNRESET0 TIEC440ERPNRESET0)
			(conn PPC440 TIEC440ENDIANRESET <== TIEC440ENDIANRESET TIEC440ENDIANRESET)
			(conn PPC440 TIEC440DCUWRURGENTPLBPRIO1 <== TIEC440DCUWRURGENTPLBPRIO1 TIEC440DCUWRURGENTPLBPRIO1)
			(conn PPC440 TIEC440DCUWRURGENTPLBPRIO0 <== TIEC440DCUWRURGENTPLBPRIO0 TIEC440DCUWRURGENTPLBPRIO0)
			(conn PPC440 TIEC440DCUWRSTOREPLBPRIO1 <== TIEC440DCUWRSTOREPLBPRIO1 TIEC440DCUWRSTOREPLBPRIO1)
			(conn PPC440 TIEC440DCUWRSTOREPLBPRIO0 <== TIEC440DCUWRSTOREPLBPRIO0 TIEC440DCUWRSTOREPLBPRIO0)
			(conn PPC440 TIEC440DCUWRFLUSHPLBPRIO1 <== TIEC440DCUWRFLUSHPLBPRIO1 TIEC440DCUWRFLUSHPLBPRIO1)
			(conn PPC440 TIEC440DCUWRFLUSHPLBPRIO0 <== TIEC440DCUWRFLUSHPLBPRIO0 TIEC440DCUWRFLUSHPLBPRIO0)
			(conn PPC440 TIEC440DCURDURGENTPLBPRIO1 <== TIEC440DCURDURGENTPLBPRIO1 TIEC440DCURDURGENTPLBPRIO1)
			(conn PPC440 TIEC440DCURDURGENTPLBPRIO0 <== TIEC440DCURDURGENTPLBPRIO0 TIEC440DCURDURGENTPLBPRIO0)
			(conn PPC440 TIEC440DCURDTOUCHPLBPRIO1 <== TIEC440DCURDTOUCHPLBPRIO1 TIEC440DCURDTOUCHPLBPRIO1)
			(conn PPC440 TIEC440DCURDTOUCHPLBPRIO0 <== TIEC440DCURDTOUCHPLBPRIO0 TIEC440DCURDTOUCHPLBPRIO0)
			(conn PPC440 TIEC440DCURDNONCACHEPLBPRIO1 <== TIEC440DCURDNONCACHEPLBPRIO1 TIEC440DCURDNONCACHEPLBPRIO1)
			(conn PPC440 TIEC440DCURDNONCACHEPLBPRIO0 <== TIEC440DCURDNONCACHEPLBPRIO0 TIEC440DCURDNONCACHEPLBPRIO0)
			(conn PPC440 TIEC440DCURDLDCACHEPLBPRIO1 <== TIEC440DCURDLDCACHEPLBPRIO1 TIEC440DCURDLDCACHEPLBPRIO1)
			(conn PPC440 TIEC440DCURDLDCACHEPLBPRIO0 <== TIEC440DCURDLDCACHEPLBPRIO0 TIEC440DCURDLDCACHEPLBPRIO0)
			(conn PPC440 PLBPPCS0WRPRIM <== PLBPPCS0WRPRIM PLBPPCS0WRPRIM)
			(conn PPC440 PLBPPCS0WRPENDREQ <== PLBPPCS0WRPENDREQ PLBPPCS0WRPENDREQ)
			(conn PPC440 PLBPPCS0WRPENDPRI1 <== PLBPPCS0WRPENDPRI1 PLBPPCS0WRPENDPRI1)
			(conn PPC440 PLBPPCS0WRPENDPRI0 <== PLBPPCS0WRPENDPRI0 PLBPPCS0WRPENDPRI0)
			(conn PPC440 PLBPPCS0WRDBUS127 <== PLBPPCS0WRDBUS127 PLBPPCS0WRDBUS127)
			(conn PPC440 PLBPPCS0WRDBUS126 <== PLBPPCS0WRDBUS126 PLBPPCS0WRDBUS126)
			(conn PPC440 PLBPPCS0WRDBUS125 <== PLBPPCS0WRDBUS125 PLBPPCS0WRDBUS125)
			(conn PPC440 PLBPPCS0WRDBUS124 <== PLBPPCS0WRDBUS124 PLBPPCS0WRDBUS124)
			(conn PPC440 PLBPPCS0WRDBUS123 <== PLBPPCS0WRDBUS123 PLBPPCS0WRDBUS123)
			(conn PPC440 PLBPPCS0WRDBUS122 <== PLBPPCS0WRDBUS122 PLBPPCS0WRDBUS122)
			(conn PPC440 PLBPPCS0WRDBUS121 <== PLBPPCS0WRDBUS121 PLBPPCS0WRDBUS121)
			(conn PPC440 PLBPPCS0WRDBUS120 <== PLBPPCS0WRDBUS120 PLBPPCS0WRDBUS120)
			(conn PPC440 PLBPPCS0WRDBUS119 <== PLBPPCS0WRDBUS119 PLBPPCS0WRDBUS119)
			(conn PPC440 PLBPPCS0WRDBUS118 <== PLBPPCS0WRDBUS118 PLBPPCS0WRDBUS118)
			(conn PPC440 PLBPPCS0WRDBUS117 <== PLBPPCS0WRDBUS117 PLBPPCS0WRDBUS117)
			(conn PPC440 PLBPPCS0WRDBUS116 <== PLBPPCS0WRDBUS116 PLBPPCS0WRDBUS116)
			(conn PPC440 PLBPPCS0WRDBUS115 <== PLBPPCS0WRDBUS115 PLBPPCS0WRDBUS115)
			(conn PPC440 PLBPPCS0WRDBUS114 <== PLBPPCS0WRDBUS114 PLBPPCS0WRDBUS114)
			(conn PPC440 PLBPPCS0WRDBUS113 <== PLBPPCS0WRDBUS113 PLBPPCS0WRDBUS113)
			(conn PPC440 PLBPPCS0WRDBUS112 <== PLBPPCS0WRDBUS112 PLBPPCS0WRDBUS112)
			(conn PPC440 PLBPPCS0WRDBUS111 <== PLBPPCS0WRDBUS111 PLBPPCS0WRDBUS111)
			(conn PPC440 PLBPPCS0WRDBUS110 <== PLBPPCS0WRDBUS110 PLBPPCS0WRDBUS110)
			(conn PPC440 PLBPPCS0WRDBUS109 <== PLBPPCS0WRDBUS109 PLBPPCS0WRDBUS109)
			(conn PPC440 PLBPPCS0WRDBUS108 <== PLBPPCS0WRDBUS108 PLBPPCS0WRDBUS108)
			(conn PPC440 PLBPPCS0WRDBUS107 <== PLBPPCS0WRDBUS107 PLBPPCS0WRDBUS107)
			(conn PPC440 PLBPPCS0WRDBUS106 <== PLBPPCS0WRDBUS106 PLBPPCS0WRDBUS106)
			(conn PPC440 PLBPPCS0WRDBUS105 <== PLBPPCS0WRDBUS105 PLBPPCS0WRDBUS105)
			(conn PPC440 PLBPPCS0WRDBUS104 <== PLBPPCS0WRDBUS104 PLBPPCS0WRDBUS104)
			(conn PPC440 PLBPPCS0WRDBUS103 <== PLBPPCS0WRDBUS103 PLBPPCS0WRDBUS103)
			(conn PPC440 PLBPPCS0WRDBUS102 <== PLBPPCS0WRDBUS102 PLBPPCS0WRDBUS102)
			(conn PPC440 PLBPPCS0WRDBUS101 <== PLBPPCS0WRDBUS101 PLBPPCS0WRDBUS101)
			(conn PPC440 PLBPPCS0WRDBUS100 <== PLBPPCS0WRDBUS100 PLBPPCS0WRDBUS100)
			(conn PPC440 PLBPPCS0WRDBUS99 <== PLBPPCS0WRDBUS99 PLBPPCS0WRDBUS99)
			(conn PPC440 PLBPPCS0WRDBUS98 <== PLBPPCS0WRDBUS98 PLBPPCS0WRDBUS98)
			(conn PPC440 PLBPPCS0WRDBUS97 <== PLBPPCS0WRDBUS97 PLBPPCS0WRDBUS97)
			(conn PPC440 PLBPPCS0WRDBUS96 <== PLBPPCS0WRDBUS96 PLBPPCS0WRDBUS96)
			(conn PPC440 PLBPPCS0WRDBUS95 <== PLBPPCS0WRDBUS95 PLBPPCS0WRDBUS95)
			(conn PPC440 PLBPPCS0WRDBUS94 <== PLBPPCS0WRDBUS94 PLBPPCS0WRDBUS94)
			(conn PPC440 PLBPPCS0WRDBUS93 <== PLBPPCS0WRDBUS93 PLBPPCS0WRDBUS93)
			(conn PPC440 PLBPPCS0WRDBUS92 <== PLBPPCS0WRDBUS92 PLBPPCS0WRDBUS92)
			(conn PPC440 PLBPPCS0WRDBUS91 <== PLBPPCS0WRDBUS91 PLBPPCS0WRDBUS91)
			(conn PPC440 PLBPPCS0WRDBUS90 <== PLBPPCS0WRDBUS90 PLBPPCS0WRDBUS90)
			(conn PPC440 PLBPPCS0WRDBUS89 <== PLBPPCS0WRDBUS89 PLBPPCS0WRDBUS89)
			(conn PPC440 PLBPPCS0WRDBUS88 <== PLBPPCS0WRDBUS88 PLBPPCS0WRDBUS88)
			(conn PPC440 PLBPPCS0WRDBUS87 <== PLBPPCS0WRDBUS87 PLBPPCS0WRDBUS87)
			(conn PPC440 PLBPPCS0WRDBUS86 <== PLBPPCS0WRDBUS86 PLBPPCS0WRDBUS86)
			(conn PPC440 PLBPPCS0WRDBUS85 <== PLBPPCS0WRDBUS85 PLBPPCS0WRDBUS85)
			(conn PPC440 PLBPPCS0WRDBUS84 <== PLBPPCS0WRDBUS84 PLBPPCS0WRDBUS84)
			(conn PPC440 PLBPPCS0WRDBUS83 <== PLBPPCS0WRDBUS83 PLBPPCS0WRDBUS83)
			(conn PPC440 PLBPPCS0WRDBUS82 <== PLBPPCS0WRDBUS82 PLBPPCS0WRDBUS82)
			(conn PPC440 PLBPPCS0WRDBUS81 <== PLBPPCS0WRDBUS81 PLBPPCS0WRDBUS81)
			(conn PPC440 PLBPPCS0WRDBUS80 <== PLBPPCS0WRDBUS80 PLBPPCS0WRDBUS80)
			(conn PPC440 PLBPPCS0WRDBUS79 <== PLBPPCS0WRDBUS79 PLBPPCS0WRDBUS79)
			(conn PPC440 PLBPPCS0WRDBUS78 <== PLBPPCS0WRDBUS78 PLBPPCS0WRDBUS78)
			(conn PPC440 PLBPPCS0WRDBUS77 <== PLBPPCS0WRDBUS77 PLBPPCS0WRDBUS77)
			(conn PPC440 PLBPPCS0WRDBUS76 <== PLBPPCS0WRDBUS76 PLBPPCS0WRDBUS76)
			(conn PPC440 PLBPPCS0WRDBUS75 <== PLBPPCS0WRDBUS75 PLBPPCS0WRDBUS75)
			(conn PPC440 PLBPPCS0WRDBUS74 <== PLBPPCS0WRDBUS74 PLBPPCS0WRDBUS74)
			(conn PPC440 PLBPPCS0WRDBUS73 <== PLBPPCS0WRDBUS73 PLBPPCS0WRDBUS73)
			(conn PPC440 PLBPPCS0WRDBUS72 <== PLBPPCS0WRDBUS72 PLBPPCS0WRDBUS72)
			(conn PPC440 PLBPPCS0WRDBUS71 <== PLBPPCS0WRDBUS71 PLBPPCS0WRDBUS71)
			(conn PPC440 PLBPPCS0WRDBUS70 <== PLBPPCS0WRDBUS70 PLBPPCS0WRDBUS70)
			(conn PPC440 PLBPPCS0WRDBUS69 <== PLBPPCS0WRDBUS69 PLBPPCS0WRDBUS69)
			(conn PPC440 PLBPPCS0WRDBUS68 <== PLBPPCS0WRDBUS68 PLBPPCS0WRDBUS68)
			(conn PPC440 PLBPPCS0WRDBUS67 <== PLBPPCS0WRDBUS67 PLBPPCS0WRDBUS67)
			(conn PPC440 PLBPPCS0WRDBUS66 <== PLBPPCS0WRDBUS66 PLBPPCS0WRDBUS66)
			(conn PPC440 PLBPPCS0WRDBUS65 <== PLBPPCS0WRDBUS65 PLBPPCS0WRDBUS65)
			(conn PPC440 PLBPPCS0WRDBUS64 <== PLBPPCS0WRDBUS64 PLBPPCS0WRDBUS64)
			(conn PPC440 PLBPPCS0WRDBUS63 <== PLBPPCS0WRDBUS63 PLBPPCS0WRDBUS63)
			(conn PPC440 PLBPPCS0WRDBUS62 <== PLBPPCS0WRDBUS62 PLBPPCS0WRDBUS62)
			(conn PPC440 PLBPPCS0WRDBUS61 <== PLBPPCS0WRDBUS61 PLBPPCS0WRDBUS61)
			(conn PPC440 PLBPPCS0WRDBUS60 <== PLBPPCS0WRDBUS60 PLBPPCS0WRDBUS60)
			(conn PPC440 PLBPPCS0WRDBUS59 <== PLBPPCS0WRDBUS59 PLBPPCS0WRDBUS59)
			(conn PPC440 PLBPPCS0WRDBUS58 <== PLBPPCS0WRDBUS58 PLBPPCS0WRDBUS58)
			(conn PPC440 PLBPPCS0WRDBUS57 <== PLBPPCS0WRDBUS57 PLBPPCS0WRDBUS57)
			(conn PPC440 PLBPPCS0WRDBUS56 <== PLBPPCS0WRDBUS56 PLBPPCS0WRDBUS56)
			(conn PPC440 PLBPPCS0WRDBUS55 <== PLBPPCS0WRDBUS55 PLBPPCS0WRDBUS55)
			(conn PPC440 PLBPPCS0WRDBUS54 <== PLBPPCS0WRDBUS54 PLBPPCS0WRDBUS54)
			(conn PPC440 PLBPPCS0WRDBUS53 <== PLBPPCS0WRDBUS53 PLBPPCS0WRDBUS53)
			(conn PPC440 PLBPPCS0WRDBUS52 <== PLBPPCS0WRDBUS52 PLBPPCS0WRDBUS52)
			(conn PPC440 PLBPPCS0WRDBUS51 <== PLBPPCS0WRDBUS51 PLBPPCS0WRDBUS51)
			(conn PPC440 PLBPPCS0WRDBUS50 <== PLBPPCS0WRDBUS50 PLBPPCS0WRDBUS50)
			(conn PPC440 PLBPPCS0WRDBUS49 <== PLBPPCS0WRDBUS49 PLBPPCS0WRDBUS49)
			(conn PPC440 PLBPPCS0WRDBUS48 <== PLBPPCS0WRDBUS48 PLBPPCS0WRDBUS48)
			(conn PPC440 PLBPPCS0WRDBUS47 <== PLBPPCS0WRDBUS47 PLBPPCS0WRDBUS47)
			(conn PPC440 PLBPPCS0WRDBUS46 <== PLBPPCS0WRDBUS46 PLBPPCS0WRDBUS46)
			(conn PPC440 PLBPPCS0WRDBUS45 <== PLBPPCS0WRDBUS45 PLBPPCS0WRDBUS45)
			(conn PPC440 PLBPPCS0WRDBUS44 <== PLBPPCS0WRDBUS44 PLBPPCS0WRDBUS44)
			(conn PPC440 PLBPPCS0WRDBUS43 <== PLBPPCS0WRDBUS43 PLBPPCS0WRDBUS43)
			(conn PPC440 PLBPPCS0WRDBUS42 <== PLBPPCS0WRDBUS42 PLBPPCS0WRDBUS42)
			(conn PPC440 PLBPPCS0WRDBUS41 <== PLBPPCS0WRDBUS41 PLBPPCS0WRDBUS41)
			(conn PPC440 PLBPPCS0WRDBUS40 <== PLBPPCS0WRDBUS40 PLBPPCS0WRDBUS40)
			(conn PPC440 PLBPPCS0WRDBUS39 <== PLBPPCS0WRDBUS39 PLBPPCS0WRDBUS39)
			(conn PPC440 PLBPPCS0WRDBUS38 <== PLBPPCS0WRDBUS38 PLBPPCS0WRDBUS38)
			(conn PPC440 PLBPPCS0WRDBUS37 <== PLBPPCS0WRDBUS37 PLBPPCS0WRDBUS37)
			(conn PPC440 PLBPPCS0WRDBUS36 <== PLBPPCS0WRDBUS36 PLBPPCS0WRDBUS36)
			(conn PPC440 PLBPPCS0WRDBUS35 <== PLBPPCS0WRDBUS35 PLBPPCS0WRDBUS35)
			(conn PPC440 PLBPPCS0WRDBUS34 <== PLBPPCS0WRDBUS34 PLBPPCS0WRDBUS34)
			(conn PPC440 PLBPPCS0WRDBUS33 <== PLBPPCS0WRDBUS33 PLBPPCS0WRDBUS33)
			(conn PPC440 PLBPPCS0WRDBUS32 <== PLBPPCS0WRDBUS32 PLBPPCS0WRDBUS32)
			(conn PPC440 PLBPPCS0WRDBUS31 <== PLBPPCS0WRDBUS31 PLBPPCS0WRDBUS31)
			(conn PPC440 PLBPPCS0WRDBUS30 <== PLBPPCS0WRDBUS30 PLBPPCS0WRDBUS30)
			(conn PPC440 PLBPPCS0WRDBUS29 <== PLBPPCS0WRDBUS29 PLBPPCS0WRDBUS29)
			(conn PPC440 PLBPPCS0WRDBUS28 <== PLBPPCS0WRDBUS28 PLBPPCS0WRDBUS28)
			(conn PPC440 PLBPPCS0WRDBUS27 <== PLBPPCS0WRDBUS27 PLBPPCS0WRDBUS27)
			(conn PPC440 PLBPPCS0WRDBUS26 <== PLBPPCS0WRDBUS26 PLBPPCS0WRDBUS26)
			(conn PPC440 PLBPPCS0WRDBUS25 <== PLBPPCS0WRDBUS25 PLBPPCS0WRDBUS25)
			(conn PPC440 PLBPPCS0WRDBUS24 <== PLBPPCS0WRDBUS24 PLBPPCS0WRDBUS24)
			(conn PPC440 PLBPPCS0WRDBUS23 <== PLBPPCS0WRDBUS23 PLBPPCS0WRDBUS23)
			(conn PPC440 PLBPPCS0WRDBUS22 <== PLBPPCS0WRDBUS22 PLBPPCS0WRDBUS22)
			(conn PPC440 PLBPPCS0WRDBUS21 <== PLBPPCS0WRDBUS21 PLBPPCS0WRDBUS21)
			(conn PPC440 PLBPPCS0WRDBUS20 <== PLBPPCS0WRDBUS20 PLBPPCS0WRDBUS20)
			(conn PPC440 PLBPPCS0WRDBUS19 <== PLBPPCS0WRDBUS19 PLBPPCS0WRDBUS19)
			(conn PPC440 PLBPPCS0WRDBUS18 <== PLBPPCS0WRDBUS18 PLBPPCS0WRDBUS18)
			(conn PPC440 PLBPPCS0WRDBUS17 <== PLBPPCS0WRDBUS17 PLBPPCS0WRDBUS17)
			(conn PPC440 PLBPPCS0WRDBUS16 <== PLBPPCS0WRDBUS16 PLBPPCS0WRDBUS16)
			(conn PPC440 PLBPPCS0WRDBUS15 <== PLBPPCS0WRDBUS15 PLBPPCS0WRDBUS15)
			(conn PPC440 PLBPPCS0WRDBUS14 <== PLBPPCS0WRDBUS14 PLBPPCS0WRDBUS14)
			(conn PPC440 PLBPPCS0WRDBUS13 <== PLBPPCS0WRDBUS13 PLBPPCS0WRDBUS13)
			(conn PPC440 PLBPPCS0WRDBUS12 <== PLBPPCS0WRDBUS12 PLBPPCS0WRDBUS12)
			(conn PPC440 PLBPPCS0WRDBUS11 <== PLBPPCS0WRDBUS11 PLBPPCS0WRDBUS11)
			(conn PPC440 PLBPPCS0WRDBUS10 <== PLBPPCS0WRDBUS10 PLBPPCS0WRDBUS10)
			(conn PPC440 PLBPPCS0WRDBUS9 <== PLBPPCS0WRDBUS9 PLBPPCS0WRDBUS9)
			(conn PPC440 PLBPPCS0WRDBUS8 <== PLBPPCS0WRDBUS8 PLBPPCS0WRDBUS8)
			(conn PPC440 PLBPPCS0WRDBUS7 <== PLBPPCS0WRDBUS7 PLBPPCS0WRDBUS7)
			(conn PPC440 PLBPPCS0WRDBUS6 <== PLBPPCS0WRDBUS6 PLBPPCS0WRDBUS6)
			(conn PPC440 PLBPPCS0WRDBUS5 <== PLBPPCS0WRDBUS5 PLBPPCS0WRDBUS5)
			(conn PPC440 PLBPPCS0WRDBUS4 <== PLBPPCS0WRDBUS4 PLBPPCS0WRDBUS4)
			(conn PPC440 PLBPPCS0WRDBUS3 <== PLBPPCS0WRDBUS3 PLBPPCS0WRDBUS3)
			(conn PPC440 PLBPPCS0WRDBUS2 <== PLBPPCS0WRDBUS2 PLBPPCS0WRDBUS2)
			(conn PPC440 PLBPPCS0WRDBUS1 <== PLBPPCS0WRDBUS1 PLBPPCS0WRDBUS1)
			(conn PPC440 PLBPPCS0WRDBUS0 <== PLBPPCS0WRDBUS0 PLBPPCS0WRDBUS0)
			(conn PPC440 PLBPPCS0WRBURST <== PLBPPCS0WRBURST PLBPPCS0WRBURST)
			(conn PPC440 PLBPPCS0UABUS31 <== PLBPPCS0UABUS31 PLBPPCS0UABUS31)
			(conn PPC440 PLBPPCS0UABUS30 <== PLBPPCS0UABUS30 PLBPPCS0UABUS30)
			(conn PPC440 PLBPPCS0UABUS29 <== PLBPPCS0UABUS29 PLBPPCS0UABUS29)
			(conn PPC440 PLBPPCS0UABUS28 <== PLBPPCS0UABUS28 PLBPPCS0UABUS28)
			(conn PPC440 PLBPPCS0TYPE2 <== PLBPPCS0TYPE2 PLBPPCS0TYPE2)
			(conn PPC440 PLBPPCS0TYPE1 <== PLBPPCS0TYPE1 PLBPPCS0TYPE1)
			(conn PPC440 PLBPPCS0TYPE0 <== PLBPPCS0TYPE0 PLBPPCS0TYPE0)
			(conn PPC440 PLBPPCS0TATTRIBUTE15 <== PLBPPCS0TATTRIBUTE15 PLBPPCS0TATTRIBUTE15)
			(conn PPC440 PLBPPCS0TATTRIBUTE14 <== PLBPPCS0TATTRIBUTE14 PLBPPCS0TATTRIBUTE14)
			(conn PPC440 PLBPPCS0TATTRIBUTE13 <== PLBPPCS0TATTRIBUTE13 PLBPPCS0TATTRIBUTE13)
			(conn PPC440 PLBPPCS0TATTRIBUTE12 <== PLBPPCS0TATTRIBUTE12 PLBPPCS0TATTRIBUTE12)
			(conn PPC440 PLBPPCS0TATTRIBUTE11 <== PLBPPCS0TATTRIBUTE11 PLBPPCS0TATTRIBUTE11)
			(conn PPC440 PLBPPCS0TATTRIBUTE10 <== PLBPPCS0TATTRIBUTE10 PLBPPCS0TATTRIBUTE10)
			(conn PPC440 PLBPPCS0TATTRIBUTE9 <== PLBPPCS0TATTRIBUTE9 PLBPPCS0TATTRIBUTE9)
			(conn PPC440 PLBPPCS0TATTRIBUTE8 <== PLBPPCS0TATTRIBUTE8 PLBPPCS0TATTRIBUTE8)
			(conn PPC440 PLBPPCS0TATTRIBUTE7 <== PLBPPCS0TATTRIBUTE7 PLBPPCS0TATTRIBUTE7)
			(conn PPC440 PLBPPCS0TATTRIBUTE6 <== PLBPPCS0TATTRIBUTE6 PLBPPCS0TATTRIBUTE6)
			(conn PPC440 PLBPPCS0TATTRIBUTE5 <== PLBPPCS0TATTRIBUTE5 PLBPPCS0TATTRIBUTE5)
			(conn PPC440 PLBPPCS0TATTRIBUTE4 <== PLBPPCS0TATTRIBUTE4 PLBPPCS0TATTRIBUTE4)
			(conn PPC440 PLBPPCS0TATTRIBUTE3 <== PLBPPCS0TATTRIBUTE3 PLBPPCS0TATTRIBUTE3)
			(conn PPC440 PLBPPCS0TATTRIBUTE2 <== PLBPPCS0TATTRIBUTE2 PLBPPCS0TATTRIBUTE2)
			(conn PPC440 PLBPPCS0TATTRIBUTE1 <== PLBPPCS0TATTRIBUTE1 PLBPPCS0TATTRIBUTE1)
			(conn PPC440 PLBPPCS0TATTRIBUTE0 <== PLBPPCS0TATTRIBUTE0 PLBPPCS0TATTRIBUTE0)
			(conn PPC440 PLBPPCS0SIZE3 <== PLBPPCS0SIZE3 PLBPPCS0SIZE3)
			(conn PPC440 PLBPPCS0SIZE2 <== PLBPPCS0SIZE2 PLBPPCS0SIZE2)
			(conn PPC440 PLBPPCS0SIZE1 <== PLBPPCS0SIZE1 PLBPPCS0SIZE1)
			(conn PPC440 PLBPPCS0SIZE0 <== PLBPPCS0SIZE0 PLBPPCS0SIZE0)
			(conn PPC440 PLBPPCS0SAVALID <== PLBPPCS0SAVALID PLBPPCS0SAVALID)
			(conn PPC440 PLBPPCS0RNW <== PLBPPCS0RNW PLBPPCS0RNW)
			(conn PPC440 PLBPPCS0REQPRI1 <== PLBPPCS0REQPRI1 PLBPPCS0REQPRI1)
			(conn PPC440 PLBPPCS0REQPRI0 <== PLBPPCS0REQPRI0 PLBPPCS0REQPRI0)
			(conn PPC440 PLBPPCS0RDPRIM <== PLBPPCS0RDPRIM PLBPPCS0RDPRIM)
			(conn PPC440 PLBPPCS0RDPENDREQ <== PLBPPCS0RDPENDREQ PLBPPCS0RDPENDREQ)
			(conn PPC440 PLBPPCS0RDPENDPRI1 <== PLBPPCS0RDPENDPRI1 PLBPPCS0RDPENDPRI1)
			(conn PPC440 PLBPPCS0RDPENDPRI0 <== PLBPPCS0RDPENDPRI0 PLBPPCS0RDPENDPRI0)
			(conn PPC440 PLBPPCS0RDBURST <== PLBPPCS0RDBURST PLBPPCS0RDBURST)
			(conn PPC440 PLBPPCS0PAVALID <== PLBPPCS0PAVALID PLBPPCS0PAVALID)
			(conn PPC440 PLBPPCS0MSIZE1 <== PLBPPCS0MSIZE1 PLBPPCS0MSIZE1)
			(conn PPC440 PLBPPCS0MSIZE0 <== PLBPPCS0MSIZE0 PLBPPCS0MSIZE0)
			(conn PPC440 PLBPPCS0MASTERID1 <== PLBPPCS0MASTERID1 PLBPPCS0MASTERID1)
			(conn PPC440 PLBPPCS0MASTERID0 <== PLBPPCS0MASTERID0 PLBPPCS0MASTERID0)
			(conn PPC440 PLBPPCS0LOCKERR <== PLBPPCS0LOCKERR PLBPPCS0LOCKERR)
			(conn PPC440 PLBPPCS0BUSLOCK <== PLBPPCS0BUSLOCK PLBPPCS0BUSLOCK)
			(conn PPC440 PLBPPCS0BE15 <== PLBPPCS0BE15 PLBPPCS0BE15)
			(conn PPC440 PLBPPCS0BE14 <== PLBPPCS0BE14 PLBPPCS0BE14)
			(conn PPC440 PLBPPCS0BE13 <== PLBPPCS0BE13 PLBPPCS0BE13)
			(conn PPC440 PLBPPCS0BE12 <== PLBPPCS0BE12 PLBPPCS0BE12)
			(conn PPC440 PLBPPCS0BE11 <== PLBPPCS0BE11 PLBPPCS0BE11)
			(conn PPC440 PLBPPCS0BE10 <== PLBPPCS0BE10 PLBPPCS0BE10)
			(conn PPC440 PLBPPCS0BE9 <== PLBPPCS0BE9 PLBPPCS0BE9)
			(conn PPC440 PLBPPCS0BE8 <== PLBPPCS0BE8 PLBPPCS0BE8)
			(conn PPC440 PLBPPCS0BE7 <== PLBPPCS0BE7 PLBPPCS0BE7)
			(conn PPC440 PLBPPCS0BE6 <== PLBPPCS0BE6 PLBPPCS0BE6)
			(conn PPC440 PLBPPCS0BE5 <== PLBPPCS0BE5 PLBPPCS0BE5)
			(conn PPC440 PLBPPCS0BE4 <== PLBPPCS0BE4 PLBPPCS0BE4)
			(conn PPC440 PLBPPCS0BE3 <== PLBPPCS0BE3 PLBPPCS0BE3)
			(conn PPC440 PLBPPCS0BE2 <== PLBPPCS0BE2 PLBPPCS0BE2)
			(conn PPC440 PLBPPCS0BE1 <== PLBPPCS0BE1 PLBPPCS0BE1)
			(conn PPC440 PLBPPCS0BE0 <== PLBPPCS0BE0 PLBPPCS0BE0)
			(conn PPC440 PLBPPCS0ABUS31 <== PLBPPCS0ABUS31 PLBPPCS0ABUS31)
			(conn PPC440 PLBPPCS0ABUS30 <== PLBPPCS0ABUS30 PLBPPCS0ABUS30)
			(conn PPC440 PLBPPCS0ABUS29 <== PLBPPCS0ABUS29 PLBPPCS0ABUS29)
			(conn PPC440 PLBPPCS0ABUS28 <== PLBPPCS0ABUS28 PLBPPCS0ABUS28)
			(conn PPC440 PLBPPCS0ABUS27 <== PLBPPCS0ABUS27 PLBPPCS0ABUS27)
			(conn PPC440 PLBPPCS0ABUS26 <== PLBPPCS0ABUS26 PLBPPCS0ABUS26)
			(conn PPC440 PLBPPCS0ABUS25 <== PLBPPCS0ABUS25 PLBPPCS0ABUS25)
			(conn PPC440 PLBPPCS0ABUS24 <== PLBPPCS0ABUS24 PLBPPCS0ABUS24)
			(conn PPC440 PLBPPCS0ABUS23 <== PLBPPCS0ABUS23 PLBPPCS0ABUS23)
			(conn PPC440 PLBPPCS0ABUS22 <== PLBPPCS0ABUS22 PLBPPCS0ABUS22)
			(conn PPC440 PLBPPCS0ABUS21 <== PLBPPCS0ABUS21 PLBPPCS0ABUS21)
			(conn PPC440 PLBPPCS0ABUS20 <== PLBPPCS0ABUS20 PLBPPCS0ABUS20)
			(conn PPC440 PLBPPCS0ABUS19 <== PLBPPCS0ABUS19 PLBPPCS0ABUS19)
			(conn PPC440 PLBPPCS0ABUS18 <== PLBPPCS0ABUS18 PLBPPCS0ABUS18)
			(conn PPC440 PLBPPCS0ABUS17 <== PLBPPCS0ABUS17 PLBPPCS0ABUS17)
			(conn PPC440 PLBPPCS0ABUS16 <== PLBPPCS0ABUS16 PLBPPCS0ABUS16)
			(conn PPC440 PLBPPCS0ABUS15 <== PLBPPCS0ABUS15 PLBPPCS0ABUS15)
			(conn PPC440 PLBPPCS0ABUS14 <== PLBPPCS0ABUS14 PLBPPCS0ABUS14)
			(conn PPC440 PLBPPCS0ABUS13 <== PLBPPCS0ABUS13 PLBPPCS0ABUS13)
			(conn PPC440 PLBPPCS0ABUS12 <== PLBPPCS0ABUS12 PLBPPCS0ABUS12)
			(conn PPC440 PLBPPCS0ABUS11 <== PLBPPCS0ABUS11 PLBPPCS0ABUS11)
			(conn PPC440 PLBPPCS0ABUS10 <== PLBPPCS0ABUS10 PLBPPCS0ABUS10)
			(conn PPC440 PLBPPCS0ABUS9 <== PLBPPCS0ABUS9 PLBPPCS0ABUS9)
			(conn PPC440 PLBPPCS0ABUS8 <== PLBPPCS0ABUS8 PLBPPCS0ABUS8)
			(conn PPC440 PLBPPCS0ABUS7 <== PLBPPCS0ABUS7 PLBPPCS0ABUS7)
			(conn PPC440 PLBPPCS0ABUS6 <== PLBPPCS0ABUS6 PLBPPCS0ABUS6)
			(conn PPC440 PLBPPCS0ABUS5 <== PLBPPCS0ABUS5 PLBPPCS0ABUS5)
			(conn PPC440 PLBPPCS0ABUS4 <== PLBPPCS0ABUS4 PLBPPCS0ABUS4)
			(conn PPC440 PLBPPCS0ABUS3 <== PLBPPCS0ABUS3 PLBPPCS0ABUS3)
			(conn PPC440 PLBPPCS0ABUS2 <== PLBPPCS0ABUS2 PLBPPCS0ABUS2)
			(conn PPC440 PLBPPCS0ABUS1 <== PLBPPCS0ABUS1 PLBPPCS0ABUS1)
			(conn PPC440 PLBPPCS0ABUS0 <== PLBPPCS0ABUS0 PLBPPCS0ABUS0)
			(conn PPC440 PLBPPCS0ABORT <== PLBPPCS0ABORT PLBPPCS0ABORT)
			(conn PPC440 PLBPPCMWRDACK <== PLBPPCMWRDACK PLBPPCMWRDACK)
			(conn PPC440 PLBPPCMWRBTERM <== PLBPPCMWRBTERM PLBPPCMWRBTERM)
			(conn PPC440 PLBPPCMSSIZE1 <== PLBPPCMSSIZE1 PLBPPCMSSIZE1)
			(conn PPC440 PLBPPCMSSIZE0 <== PLBPPCMSSIZE0 PLBPPCMSSIZE0)
			(conn PPC440 PLBPPCMREARBITRATE <== PLBPPCMREARBITRATE PLBPPCMREARBITRATE)
			(conn PPC440 PLBPPCMRDWDADDR3 <== PLBPPCMRDWDADDR3 PLBPPCMRDWDADDR3)
			(conn PPC440 PLBPPCMRDWDADDR2 <== PLBPPCMRDWDADDR2 PLBPPCMRDWDADDR2)
			(conn PPC440 PLBPPCMRDWDADDR1 <== PLBPPCMRDWDADDR1 PLBPPCMRDWDADDR1)
			(conn PPC440 PLBPPCMRDWDADDR0 <== PLBPPCMRDWDADDR0 PLBPPCMRDWDADDR0)
			(conn PPC440 PLBPPCMRDDBUS127 <== PLBPPCMRDDBUS127 PLBPPCMRDDBUS127)
			(conn PPC440 PLBPPCMRDDBUS126 <== PLBPPCMRDDBUS126 PLBPPCMRDDBUS126)
			(conn PPC440 PLBPPCMRDDBUS125 <== PLBPPCMRDDBUS125 PLBPPCMRDDBUS125)
			(conn PPC440 PLBPPCMRDDBUS124 <== PLBPPCMRDDBUS124 PLBPPCMRDDBUS124)
			(conn PPC440 PLBPPCMRDDBUS123 <== PLBPPCMRDDBUS123 PLBPPCMRDDBUS123)
			(conn PPC440 PLBPPCMRDDBUS122 <== PLBPPCMRDDBUS122 PLBPPCMRDDBUS122)
			(conn PPC440 PLBPPCMRDDBUS121 <== PLBPPCMRDDBUS121 PLBPPCMRDDBUS121)
			(conn PPC440 PLBPPCMRDDBUS120 <== PLBPPCMRDDBUS120 PLBPPCMRDDBUS120)
			(conn PPC440 PLBPPCMRDDBUS119 <== PLBPPCMRDDBUS119 PLBPPCMRDDBUS119)
			(conn PPC440 PLBPPCMRDDBUS118 <== PLBPPCMRDDBUS118 PLBPPCMRDDBUS118)
			(conn PPC440 PLBPPCMRDDBUS117 <== PLBPPCMRDDBUS117 PLBPPCMRDDBUS117)
			(conn PPC440 PLBPPCMRDDBUS116 <== PLBPPCMRDDBUS116 PLBPPCMRDDBUS116)
			(conn PPC440 PLBPPCMRDDBUS115 <== PLBPPCMRDDBUS115 PLBPPCMRDDBUS115)
			(conn PPC440 PLBPPCMRDDBUS114 <== PLBPPCMRDDBUS114 PLBPPCMRDDBUS114)
			(conn PPC440 PLBPPCMRDDBUS113 <== PLBPPCMRDDBUS113 PLBPPCMRDDBUS113)
			(conn PPC440 PLBPPCMRDDBUS112 <== PLBPPCMRDDBUS112 PLBPPCMRDDBUS112)
			(conn PPC440 PLBPPCMRDDBUS111 <== PLBPPCMRDDBUS111 PLBPPCMRDDBUS111)
			(conn PPC440 PLBPPCMRDDBUS110 <== PLBPPCMRDDBUS110 PLBPPCMRDDBUS110)
			(conn PPC440 PLBPPCMRDDBUS109 <== PLBPPCMRDDBUS109 PLBPPCMRDDBUS109)
			(conn PPC440 PLBPPCMRDDBUS108 <== PLBPPCMRDDBUS108 PLBPPCMRDDBUS108)
			(conn PPC440 PLBPPCMRDDBUS107 <== PLBPPCMRDDBUS107 PLBPPCMRDDBUS107)
			(conn PPC440 PLBPPCMRDDBUS106 <== PLBPPCMRDDBUS106 PLBPPCMRDDBUS106)
			(conn PPC440 PLBPPCMRDDBUS105 <== PLBPPCMRDDBUS105 PLBPPCMRDDBUS105)
			(conn PPC440 PLBPPCMRDDBUS104 <== PLBPPCMRDDBUS104 PLBPPCMRDDBUS104)
			(conn PPC440 PLBPPCMRDDBUS103 <== PLBPPCMRDDBUS103 PLBPPCMRDDBUS103)
			(conn PPC440 PLBPPCMRDDBUS102 <== PLBPPCMRDDBUS102 PLBPPCMRDDBUS102)
			(conn PPC440 PLBPPCMRDDBUS101 <== PLBPPCMRDDBUS101 PLBPPCMRDDBUS101)
			(conn PPC440 PLBPPCMRDDBUS100 <== PLBPPCMRDDBUS100 PLBPPCMRDDBUS100)
			(conn PPC440 PLBPPCMRDDBUS99 <== PLBPPCMRDDBUS99 PLBPPCMRDDBUS99)
			(conn PPC440 PLBPPCMRDDBUS98 <== PLBPPCMRDDBUS98 PLBPPCMRDDBUS98)
			(conn PPC440 PLBPPCMRDDBUS97 <== PLBPPCMRDDBUS97 PLBPPCMRDDBUS97)
			(conn PPC440 PLBPPCMRDDBUS96 <== PLBPPCMRDDBUS96 PLBPPCMRDDBUS96)
			(conn PPC440 PLBPPCMRDDBUS95 <== PLBPPCMRDDBUS95 PLBPPCMRDDBUS95)
			(conn PPC440 PLBPPCMRDDBUS94 <== PLBPPCMRDDBUS94 PLBPPCMRDDBUS94)
			(conn PPC440 PLBPPCMRDDBUS93 <== PLBPPCMRDDBUS93 PLBPPCMRDDBUS93)
			(conn PPC440 PLBPPCMRDDBUS92 <== PLBPPCMRDDBUS92 PLBPPCMRDDBUS92)
			(conn PPC440 PLBPPCMRDDBUS91 <== PLBPPCMRDDBUS91 PLBPPCMRDDBUS91)
			(conn PPC440 PLBPPCMRDDBUS90 <== PLBPPCMRDDBUS90 PLBPPCMRDDBUS90)
			(conn PPC440 PLBPPCMRDDBUS89 <== PLBPPCMRDDBUS89 PLBPPCMRDDBUS89)
			(conn PPC440 PLBPPCMRDDBUS88 <== PLBPPCMRDDBUS88 PLBPPCMRDDBUS88)
			(conn PPC440 PLBPPCMRDDBUS87 <== PLBPPCMRDDBUS87 PLBPPCMRDDBUS87)
			(conn PPC440 PLBPPCMRDDBUS86 <== PLBPPCMRDDBUS86 PLBPPCMRDDBUS86)
			(conn PPC440 PLBPPCMRDDBUS85 <== PLBPPCMRDDBUS85 PLBPPCMRDDBUS85)
			(conn PPC440 PLBPPCMRDDBUS84 <== PLBPPCMRDDBUS84 PLBPPCMRDDBUS84)
			(conn PPC440 PLBPPCMRDDBUS83 <== PLBPPCMRDDBUS83 PLBPPCMRDDBUS83)
			(conn PPC440 PLBPPCMRDDBUS82 <== PLBPPCMRDDBUS82 PLBPPCMRDDBUS82)
			(conn PPC440 PLBPPCMRDDBUS81 <== PLBPPCMRDDBUS81 PLBPPCMRDDBUS81)
			(conn PPC440 PLBPPCMRDDBUS80 <== PLBPPCMRDDBUS80 PLBPPCMRDDBUS80)
			(conn PPC440 PLBPPCMRDDBUS79 <== PLBPPCMRDDBUS79 PLBPPCMRDDBUS79)
			(conn PPC440 PLBPPCMRDDBUS78 <== PLBPPCMRDDBUS78 PLBPPCMRDDBUS78)
			(conn PPC440 PLBPPCMRDDBUS77 <== PLBPPCMRDDBUS77 PLBPPCMRDDBUS77)
			(conn PPC440 PLBPPCMRDDBUS76 <== PLBPPCMRDDBUS76 PLBPPCMRDDBUS76)
			(conn PPC440 PLBPPCMRDDBUS75 <== PLBPPCMRDDBUS75 PLBPPCMRDDBUS75)
			(conn PPC440 PLBPPCMRDDBUS74 <== PLBPPCMRDDBUS74 PLBPPCMRDDBUS74)
			(conn PPC440 PLBPPCMRDDBUS73 <== PLBPPCMRDDBUS73 PLBPPCMRDDBUS73)
			(conn PPC440 PLBPPCMRDDBUS72 <== PLBPPCMRDDBUS72 PLBPPCMRDDBUS72)
			(conn PPC440 PLBPPCMRDDBUS71 <== PLBPPCMRDDBUS71 PLBPPCMRDDBUS71)
			(conn PPC440 PLBPPCMRDDBUS70 <== PLBPPCMRDDBUS70 PLBPPCMRDDBUS70)
			(conn PPC440 PLBPPCMRDDBUS69 <== PLBPPCMRDDBUS69 PLBPPCMRDDBUS69)
			(conn PPC440 PLBPPCMRDDBUS68 <== PLBPPCMRDDBUS68 PLBPPCMRDDBUS68)
			(conn PPC440 PLBPPCMRDDBUS67 <== PLBPPCMRDDBUS67 PLBPPCMRDDBUS67)
			(conn PPC440 PLBPPCMRDDBUS66 <== PLBPPCMRDDBUS66 PLBPPCMRDDBUS66)
			(conn PPC440 PLBPPCMRDDBUS65 <== PLBPPCMRDDBUS65 PLBPPCMRDDBUS65)
			(conn PPC440 PLBPPCMRDDBUS64 <== PLBPPCMRDDBUS64 PLBPPCMRDDBUS64)
			(conn PPC440 PLBPPCMRDDACK <== PLBPPCMRDDACK PLBPPCMRDDACK)
			(conn PPC440 PLBPPCMRDBTERM <== PLBPPCMRDBTERM PLBPPCMRDBTERM)
			(conn PPC440 PLBPPCMMBUSY <== PLBPPCMMBUSY PLBPPCMMBUSY)
			(conn PPC440 PLBPPCMADDRACK <== PLBPPCMADDRACK PLBPPCMADDRACK)
			(conn PPC440 LLDMA1TXDSTRDYN <== LLDMA1TXDSTRDYN LLDMA1TXDSTRDYN)
			(conn PPC440 LLDMA1RXSRCRDYN <== LLDMA1RXSRCRDYN LLDMA1RXSRCRDYN)
			(conn PPC440 LLDMA1RXSOPN <== LLDMA1RXSOPN LLDMA1RXSOPN)
			(conn PPC440 LLDMA1RXSOFN <== LLDMA1RXSOFN LLDMA1RXSOFN)
			(conn PPC440 LLDMA1RXREM3 <== LLDMA1RXREM3 LLDMA1RXREM3)
			(conn PPC440 LLDMA1RXREM2 <== LLDMA1RXREM2 LLDMA1RXREM2)
			(conn PPC440 LLDMA1RXREM1 <== LLDMA1RXREM1 LLDMA1RXREM1)
			(conn PPC440 LLDMA1RXREM0 <== LLDMA1RXREM0 LLDMA1RXREM0)
			(conn PPC440 LLDMA1RXEOPN <== LLDMA1RXEOPN LLDMA1RXEOPN)
			(conn PPC440 LLDMA1RXEOFN <== LLDMA1RXEOFN LLDMA1RXEOFN)
			(conn PPC440 LLDMA1RXD31 <== LLDMA1RXD31 LLDMA1RXD31)
			(conn PPC440 LLDMA1RXD30 <== LLDMA1RXD30 LLDMA1RXD30)
			(conn PPC440 LLDMA1RXD29 <== LLDMA1RXD29 LLDMA1RXD29)
			(conn PPC440 LLDMA1RXD28 <== LLDMA1RXD28 LLDMA1RXD28)
			(conn PPC440 LLDMA1RXD27 <== LLDMA1RXD27 LLDMA1RXD27)
			(conn PPC440 LLDMA1RXD26 <== LLDMA1RXD26 LLDMA1RXD26)
			(conn PPC440 LLDMA1RXD25 <== LLDMA1RXD25 LLDMA1RXD25)
			(conn PPC440 LLDMA1RXD24 <== LLDMA1RXD24 LLDMA1RXD24)
			(conn PPC440 LLDMA1RXD23 <== LLDMA1RXD23 LLDMA1RXD23)
			(conn PPC440 LLDMA1RXD22 <== LLDMA1RXD22 LLDMA1RXD22)
			(conn PPC440 LLDMA1RXD21 <== LLDMA1RXD21 LLDMA1RXD21)
			(conn PPC440 LLDMA1RXD20 <== LLDMA1RXD20 LLDMA1RXD20)
			(conn PPC440 LLDMA1RXD19 <== LLDMA1RXD19 LLDMA1RXD19)
			(conn PPC440 LLDMA1RXD18 <== LLDMA1RXD18 LLDMA1RXD18)
			(conn PPC440 LLDMA1RXD17 <== LLDMA1RXD17 LLDMA1RXD17)
			(conn PPC440 LLDMA1RXD16 <== LLDMA1RXD16 LLDMA1RXD16)
			(conn PPC440 LLDMA1RXD15 <== LLDMA1RXD15 LLDMA1RXD15)
			(conn PPC440 LLDMA1RXD14 <== LLDMA1RXD14 LLDMA1RXD14)
			(conn PPC440 LLDMA1RXD13 <== LLDMA1RXD13 LLDMA1RXD13)
			(conn PPC440 LLDMA1RXD12 <== LLDMA1RXD12 LLDMA1RXD12)
			(conn PPC440 LLDMA1RXD11 <== LLDMA1RXD11 LLDMA1RXD11)
			(conn PPC440 LLDMA1RXD10 <== LLDMA1RXD10 LLDMA1RXD10)
			(conn PPC440 LLDMA1RXD9 <== LLDMA1RXD9 LLDMA1RXD9)
			(conn PPC440 LLDMA1RXD8 <== LLDMA1RXD8 LLDMA1RXD8)
			(conn PPC440 LLDMA1RXD7 <== LLDMA1RXD7 LLDMA1RXD7)
			(conn PPC440 LLDMA1RXD6 <== LLDMA1RXD6 LLDMA1RXD6)
			(conn PPC440 LLDMA1RXD5 <== LLDMA1RXD5 LLDMA1RXD5)
			(conn PPC440 LLDMA1RXD4 <== LLDMA1RXD4 LLDMA1RXD4)
			(conn PPC440 LLDMA1RXD3 <== LLDMA1RXD3 LLDMA1RXD3)
			(conn PPC440 LLDMA1RXD2 <== LLDMA1RXD2 LLDMA1RXD2)
			(conn PPC440 LLDMA1RXD1 <== LLDMA1RXD1 LLDMA1RXD1)
			(conn PPC440 LLDMA1RXD0 <== LLDMA1RXD0 LLDMA1RXD0)
			(conn PPC440 LLDMA1RSTENGINEREQ <== LLDMA1RSTENGINEREQ LLDMA1RSTENGINEREQ)
			(conn PPC440 LLDMA0TXDSTRDYN <== LLDMA0TXDSTRDYN LLDMA0TXDSTRDYN)
			(conn PPC440 LLDMA0RXSRCRDYN <== LLDMA0RXSRCRDYN LLDMA0RXSRCRDYN)
			(conn PPC440 LLDMA0RXSOPN <== LLDMA0RXSOPN LLDMA0RXSOPN)
			(conn PPC440 LLDMA0RXSOFN <== LLDMA0RXSOFN LLDMA0RXSOFN)
			(conn PPC440 LLDMA0RXREM3 <== LLDMA0RXREM3 LLDMA0RXREM3)
			(conn PPC440 LLDMA0RXREM2 <== LLDMA0RXREM2 LLDMA0RXREM2)
			(conn PPC440 LLDMA0RXREM1 <== LLDMA0RXREM1 LLDMA0RXREM1)
			(conn PPC440 LLDMA0RXREM0 <== LLDMA0RXREM0 LLDMA0RXREM0)
			(conn PPC440 LLDMA0RXEOPN <== LLDMA0RXEOPN LLDMA0RXEOPN)
			(conn PPC440 LLDMA0RXEOFN <== LLDMA0RXEOFN LLDMA0RXEOFN)
			(conn PPC440 LLDMA0RXD31 <== LLDMA0RXD31 LLDMA0RXD31)
			(conn PPC440 LLDMA0RXD30 <== LLDMA0RXD30 LLDMA0RXD30)
			(conn PPC440 LLDMA0RXD29 <== LLDMA0RXD29 LLDMA0RXD29)
			(conn PPC440 LLDMA0RXD28 <== LLDMA0RXD28 LLDMA0RXD28)
			(conn PPC440 LLDMA0RXD27 <== LLDMA0RXD27 LLDMA0RXD27)
			(conn PPC440 LLDMA0RXD26 <== LLDMA0RXD26 LLDMA0RXD26)
			(conn PPC440 LLDMA0RXD25 <== LLDMA0RXD25 LLDMA0RXD25)
			(conn PPC440 LLDMA0RXD24 <== LLDMA0RXD24 LLDMA0RXD24)
			(conn PPC440 LLDMA0RXD23 <== LLDMA0RXD23 LLDMA0RXD23)
			(conn PPC440 LLDMA0RXD22 <== LLDMA0RXD22 LLDMA0RXD22)
			(conn PPC440 LLDMA0RXD21 <== LLDMA0RXD21 LLDMA0RXD21)
			(conn PPC440 LLDMA0RXD20 <== LLDMA0RXD20 LLDMA0RXD20)
			(conn PPC440 LLDMA0RXD19 <== LLDMA0RXD19 LLDMA0RXD19)
			(conn PPC440 LLDMA0RXD18 <== LLDMA0RXD18 LLDMA0RXD18)
			(conn PPC440 LLDMA0RXD17 <== LLDMA0RXD17 LLDMA0RXD17)
			(conn PPC440 LLDMA0RXD16 <== LLDMA0RXD16 LLDMA0RXD16)
			(conn PPC440 LLDMA0RXD15 <== LLDMA0RXD15 LLDMA0RXD15)
			(conn PPC440 LLDMA0RXD14 <== LLDMA0RXD14 LLDMA0RXD14)
			(conn PPC440 LLDMA0RXD13 <== LLDMA0RXD13 LLDMA0RXD13)
			(conn PPC440 LLDMA0RXD12 <== LLDMA0RXD12 LLDMA0RXD12)
			(conn PPC440 LLDMA0RXD11 <== LLDMA0RXD11 LLDMA0RXD11)
			(conn PPC440 LLDMA0RXD10 <== LLDMA0RXD10 LLDMA0RXD10)
			(conn PPC440 LLDMA0RXD9 <== LLDMA0RXD9 LLDMA0RXD9)
			(conn PPC440 LLDMA0RXD8 <== LLDMA0RXD8 LLDMA0RXD8)
			(conn PPC440 LLDMA0RXD7 <== LLDMA0RXD7 LLDMA0RXD7)
			(conn PPC440 LLDMA0RXD6 <== LLDMA0RXD6 LLDMA0RXD6)
			(conn PPC440 LLDMA0RXD5 <== LLDMA0RXD5 LLDMA0RXD5)
			(conn PPC440 LLDMA0RXD4 <== LLDMA0RXD4 LLDMA0RXD4)
			(conn PPC440 LLDMA0RXD3 <== LLDMA0RXD3 LLDMA0RXD3)
			(conn PPC440 LLDMA0RXD2 <== LLDMA0RXD2 LLDMA0RXD2)
			(conn PPC440 LLDMA0RXD1 <== LLDMA0RXD1 LLDMA0RXD1)
			(conn PPC440 LLDMA0RXD0 <== LLDMA0RXD0 LLDMA0RXD0)
			(conn PPC440 LLDMA0RSTENGINEREQ <== LLDMA0RSTENGINEREQ LLDMA0RSTENGINEREQ)
			(conn PPC440 JTGC440TCK <== JTGC440TCKINV OUT)
			(conn PPC440 FCMAPUSTOREDATA127 <== FCMAPUSTOREDATA127 FCMAPUSTOREDATA127)
			(conn PPC440 FCMAPUSTOREDATA126 <== FCMAPUSTOREDATA126 FCMAPUSTOREDATA126)
			(conn PPC440 FCMAPUSTOREDATA125 <== FCMAPUSTOREDATA125 FCMAPUSTOREDATA125)
			(conn PPC440 FCMAPUSTOREDATA124 <== FCMAPUSTOREDATA124 FCMAPUSTOREDATA124)
			(conn PPC440 FCMAPUSTOREDATA123 <== FCMAPUSTOREDATA123 FCMAPUSTOREDATA123)
			(conn PPC440 FCMAPUSTOREDATA122 <== FCMAPUSTOREDATA122 FCMAPUSTOREDATA122)
			(conn PPC440 FCMAPUSTOREDATA121 <== FCMAPUSTOREDATA121 FCMAPUSTOREDATA121)
			(conn PPC440 FCMAPUSTOREDATA120 <== FCMAPUSTOREDATA120 FCMAPUSTOREDATA120)
			(conn PPC440 FCMAPUSTOREDATA119 <== FCMAPUSTOREDATA119 FCMAPUSTOREDATA119)
			(conn PPC440 FCMAPUSTOREDATA118 <== FCMAPUSTOREDATA118 FCMAPUSTOREDATA118)
			(conn PPC440 FCMAPUSTOREDATA117 <== FCMAPUSTOREDATA117 FCMAPUSTOREDATA117)
			(conn PPC440 FCMAPUSTOREDATA116 <== FCMAPUSTOREDATA116 FCMAPUSTOREDATA116)
			(conn PPC440 FCMAPUSTOREDATA115 <== FCMAPUSTOREDATA115 FCMAPUSTOREDATA115)
			(conn PPC440 FCMAPUSTOREDATA114 <== FCMAPUSTOREDATA114 FCMAPUSTOREDATA114)
			(conn PPC440 FCMAPUSTOREDATA113 <== FCMAPUSTOREDATA113 FCMAPUSTOREDATA113)
			(conn PPC440 FCMAPUSTOREDATA112 <== FCMAPUSTOREDATA112 FCMAPUSTOREDATA112)
			(conn PPC440 FCMAPUSTOREDATA111 <== FCMAPUSTOREDATA111 FCMAPUSTOREDATA111)
			(conn PPC440 FCMAPUSTOREDATA110 <== FCMAPUSTOREDATA110 FCMAPUSTOREDATA110)
			(conn PPC440 FCMAPUSTOREDATA109 <== FCMAPUSTOREDATA109 FCMAPUSTOREDATA109)
			(conn PPC440 FCMAPUSTOREDATA108 <== FCMAPUSTOREDATA108 FCMAPUSTOREDATA108)
			(conn PPC440 FCMAPUSTOREDATA107 <== FCMAPUSTOREDATA107 FCMAPUSTOREDATA107)
			(conn PPC440 FCMAPUSTOREDATA106 <== FCMAPUSTOREDATA106 FCMAPUSTOREDATA106)
			(conn PPC440 FCMAPUSTOREDATA105 <== FCMAPUSTOREDATA105 FCMAPUSTOREDATA105)
			(conn PPC440 FCMAPUSTOREDATA104 <== FCMAPUSTOREDATA104 FCMAPUSTOREDATA104)
			(conn PPC440 FCMAPUSTOREDATA103 <== FCMAPUSTOREDATA103 FCMAPUSTOREDATA103)
			(conn PPC440 FCMAPUSTOREDATA102 <== FCMAPUSTOREDATA102 FCMAPUSTOREDATA102)
			(conn PPC440 FCMAPUSTOREDATA101 <== FCMAPUSTOREDATA101 FCMAPUSTOREDATA101)
			(conn PPC440 FCMAPUSTOREDATA100 <== FCMAPUSTOREDATA100 FCMAPUSTOREDATA100)
			(conn PPC440 FCMAPUSTOREDATA99 <== FCMAPUSTOREDATA99 FCMAPUSTOREDATA99)
			(conn PPC440 FCMAPUSTOREDATA98 <== FCMAPUSTOREDATA98 FCMAPUSTOREDATA98)
			(conn PPC440 FCMAPUSTOREDATA97 <== FCMAPUSTOREDATA97 FCMAPUSTOREDATA97)
			(conn PPC440 FCMAPUSTOREDATA96 <== FCMAPUSTOREDATA96 FCMAPUSTOREDATA96)
			(conn PPC440 FCMAPUSTOREDATA95 <== FCMAPUSTOREDATA95 FCMAPUSTOREDATA95)
			(conn PPC440 FCMAPUSTOREDATA94 <== FCMAPUSTOREDATA94 FCMAPUSTOREDATA94)
			(conn PPC440 FCMAPUSTOREDATA93 <== FCMAPUSTOREDATA93 FCMAPUSTOREDATA93)
			(conn PPC440 FCMAPUSTOREDATA92 <== FCMAPUSTOREDATA92 FCMAPUSTOREDATA92)
			(conn PPC440 FCMAPUSTOREDATA91 <== FCMAPUSTOREDATA91 FCMAPUSTOREDATA91)
			(conn PPC440 FCMAPUSTOREDATA90 <== FCMAPUSTOREDATA90 FCMAPUSTOREDATA90)
			(conn PPC440 FCMAPUSTOREDATA89 <== FCMAPUSTOREDATA89 FCMAPUSTOREDATA89)
			(conn PPC440 FCMAPUSTOREDATA88 <== FCMAPUSTOREDATA88 FCMAPUSTOREDATA88)
			(conn PPC440 FCMAPUSTOREDATA87 <== FCMAPUSTOREDATA87 FCMAPUSTOREDATA87)
			(conn PPC440 FCMAPUSTOREDATA86 <== FCMAPUSTOREDATA86 FCMAPUSTOREDATA86)
			(conn PPC440 FCMAPUSTOREDATA85 <== FCMAPUSTOREDATA85 FCMAPUSTOREDATA85)
			(conn PPC440 FCMAPUSTOREDATA84 <== FCMAPUSTOREDATA84 FCMAPUSTOREDATA84)
			(conn PPC440 FCMAPUSTOREDATA83 <== FCMAPUSTOREDATA83 FCMAPUSTOREDATA83)
			(conn PPC440 FCMAPUSTOREDATA82 <== FCMAPUSTOREDATA82 FCMAPUSTOREDATA82)
			(conn PPC440 FCMAPUSTOREDATA81 <== FCMAPUSTOREDATA81 FCMAPUSTOREDATA81)
			(conn PPC440 FCMAPUSTOREDATA80 <== FCMAPUSTOREDATA80 FCMAPUSTOREDATA80)
			(conn PPC440 FCMAPUSTOREDATA79 <== FCMAPUSTOREDATA79 FCMAPUSTOREDATA79)
			(conn PPC440 FCMAPUSTOREDATA78 <== FCMAPUSTOREDATA78 FCMAPUSTOREDATA78)
			(conn PPC440 FCMAPUSTOREDATA77 <== FCMAPUSTOREDATA77 FCMAPUSTOREDATA77)
			(conn PPC440 FCMAPUSTOREDATA76 <== FCMAPUSTOREDATA76 FCMAPUSTOREDATA76)
			(conn PPC440 FCMAPUSTOREDATA75 <== FCMAPUSTOREDATA75 FCMAPUSTOREDATA75)
			(conn PPC440 FCMAPUSTOREDATA74 <== FCMAPUSTOREDATA74 FCMAPUSTOREDATA74)
			(conn PPC440 FCMAPUSTOREDATA73 <== FCMAPUSTOREDATA73 FCMAPUSTOREDATA73)
			(conn PPC440 FCMAPUSTOREDATA72 <== FCMAPUSTOREDATA72 FCMAPUSTOREDATA72)
			(conn PPC440 FCMAPUSTOREDATA71 <== FCMAPUSTOREDATA71 FCMAPUSTOREDATA71)
			(conn PPC440 FCMAPUSTOREDATA70 <== FCMAPUSTOREDATA70 FCMAPUSTOREDATA70)
			(conn PPC440 FCMAPUSTOREDATA69 <== FCMAPUSTOREDATA69 FCMAPUSTOREDATA69)
			(conn PPC440 FCMAPUSTOREDATA68 <== FCMAPUSTOREDATA68 FCMAPUSTOREDATA68)
			(conn PPC440 FCMAPUSTOREDATA67 <== FCMAPUSTOREDATA67 FCMAPUSTOREDATA67)
			(conn PPC440 FCMAPUSTOREDATA66 <== FCMAPUSTOREDATA66 FCMAPUSTOREDATA66)
			(conn PPC440 FCMAPUSTOREDATA65 <== FCMAPUSTOREDATA65 FCMAPUSTOREDATA65)
			(conn PPC440 FCMAPUSTOREDATA64 <== FCMAPUSTOREDATA64 FCMAPUSTOREDATA64)
			(conn PPC440 FCMAPUSTOREDATA63 <== FCMAPUSTOREDATA63 FCMAPUSTOREDATA63)
			(conn PPC440 FCMAPUSTOREDATA62 <== FCMAPUSTOREDATA62 FCMAPUSTOREDATA62)
			(conn PPC440 FCMAPUSTOREDATA61 <== FCMAPUSTOREDATA61 FCMAPUSTOREDATA61)
			(conn PPC440 FCMAPUSTOREDATA60 <== FCMAPUSTOREDATA60 FCMAPUSTOREDATA60)
			(conn PPC440 FCMAPUSTOREDATA59 <== FCMAPUSTOREDATA59 FCMAPUSTOREDATA59)
			(conn PPC440 FCMAPUSTOREDATA58 <== FCMAPUSTOREDATA58 FCMAPUSTOREDATA58)
			(conn PPC440 FCMAPUSTOREDATA57 <== FCMAPUSTOREDATA57 FCMAPUSTOREDATA57)
			(conn PPC440 FCMAPUSTOREDATA56 <== FCMAPUSTOREDATA56 FCMAPUSTOREDATA56)
			(conn PPC440 FCMAPUSTOREDATA55 <== FCMAPUSTOREDATA55 FCMAPUSTOREDATA55)
			(conn PPC440 FCMAPUSTOREDATA54 <== FCMAPUSTOREDATA54 FCMAPUSTOREDATA54)
			(conn PPC440 FCMAPUSTOREDATA53 <== FCMAPUSTOREDATA53 FCMAPUSTOREDATA53)
			(conn PPC440 FCMAPUSTOREDATA52 <== FCMAPUSTOREDATA52 FCMAPUSTOREDATA52)
			(conn PPC440 FCMAPUSTOREDATA51 <== FCMAPUSTOREDATA51 FCMAPUSTOREDATA51)
			(conn PPC440 FCMAPUSTOREDATA50 <== FCMAPUSTOREDATA50 FCMAPUSTOREDATA50)
			(conn PPC440 FCMAPUSTOREDATA49 <== FCMAPUSTOREDATA49 FCMAPUSTOREDATA49)
			(conn PPC440 FCMAPUSTOREDATA48 <== FCMAPUSTOREDATA48 FCMAPUSTOREDATA48)
			(conn PPC440 FCMAPUSTOREDATA47 <== FCMAPUSTOREDATA47 FCMAPUSTOREDATA47)
			(conn PPC440 FCMAPUSTOREDATA46 <== FCMAPUSTOREDATA46 FCMAPUSTOREDATA46)
			(conn PPC440 FCMAPUSTOREDATA45 <== FCMAPUSTOREDATA45 FCMAPUSTOREDATA45)
			(conn PPC440 FCMAPUSTOREDATA44 <== FCMAPUSTOREDATA44 FCMAPUSTOREDATA44)
			(conn PPC440 FCMAPUSTOREDATA43 <== FCMAPUSTOREDATA43 FCMAPUSTOREDATA43)
			(conn PPC440 FCMAPUSTOREDATA42 <== FCMAPUSTOREDATA42 FCMAPUSTOREDATA42)
			(conn PPC440 FCMAPUSTOREDATA41 <== FCMAPUSTOREDATA41 FCMAPUSTOREDATA41)
			(conn PPC440 FCMAPUSTOREDATA40 <== FCMAPUSTOREDATA40 FCMAPUSTOREDATA40)
			(conn PPC440 FCMAPUSTOREDATA39 <== FCMAPUSTOREDATA39 FCMAPUSTOREDATA39)
			(conn PPC440 FCMAPUSTOREDATA38 <== FCMAPUSTOREDATA38 FCMAPUSTOREDATA38)
			(conn PPC440 FCMAPUSTOREDATA37 <== FCMAPUSTOREDATA37 FCMAPUSTOREDATA37)
			(conn PPC440 FCMAPUSTOREDATA36 <== FCMAPUSTOREDATA36 FCMAPUSTOREDATA36)
			(conn PPC440 FCMAPUSTOREDATA35 <== FCMAPUSTOREDATA35 FCMAPUSTOREDATA35)
			(conn PPC440 FCMAPUSTOREDATA34 <== FCMAPUSTOREDATA34 FCMAPUSTOREDATA34)
			(conn PPC440 FCMAPUSTOREDATA33 <== FCMAPUSTOREDATA33 FCMAPUSTOREDATA33)
			(conn PPC440 FCMAPUSTOREDATA32 <== FCMAPUSTOREDATA32 FCMAPUSTOREDATA32)
			(conn PPC440 FCMAPUSTOREDATA31 <== FCMAPUSTOREDATA31 FCMAPUSTOREDATA31)
			(conn PPC440 FCMAPUSTOREDATA30 <== FCMAPUSTOREDATA30 FCMAPUSTOREDATA30)
			(conn PPC440 FCMAPUSTOREDATA29 <== FCMAPUSTOREDATA29 FCMAPUSTOREDATA29)
			(conn PPC440 FCMAPUSTOREDATA28 <== FCMAPUSTOREDATA28 FCMAPUSTOREDATA28)
			(conn PPC440 FCMAPUSTOREDATA27 <== FCMAPUSTOREDATA27 FCMAPUSTOREDATA27)
			(conn PPC440 FCMAPUSTOREDATA26 <== FCMAPUSTOREDATA26 FCMAPUSTOREDATA26)
			(conn PPC440 FCMAPUSTOREDATA25 <== FCMAPUSTOREDATA25 FCMAPUSTOREDATA25)
			(conn PPC440 FCMAPUSTOREDATA24 <== FCMAPUSTOREDATA24 FCMAPUSTOREDATA24)
			(conn PPC440 FCMAPUSTOREDATA23 <== FCMAPUSTOREDATA23 FCMAPUSTOREDATA23)
			(conn PPC440 FCMAPUSTOREDATA22 <== FCMAPUSTOREDATA22 FCMAPUSTOREDATA22)
			(conn PPC440 FCMAPUSTOREDATA21 <== FCMAPUSTOREDATA21 FCMAPUSTOREDATA21)
			(conn PPC440 FCMAPUSTOREDATA20 <== FCMAPUSTOREDATA20 FCMAPUSTOREDATA20)
			(conn PPC440 FCMAPUSTOREDATA19 <== FCMAPUSTOREDATA19 FCMAPUSTOREDATA19)
			(conn PPC440 FCMAPUSTOREDATA18 <== FCMAPUSTOREDATA18 FCMAPUSTOREDATA18)
			(conn PPC440 FCMAPUSTOREDATA17 <== FCMAPUSTOREDATA17 FCMAPUSTOREDATA17)
			(conn PPC440 FCMAPUSTOREDATA16 <== FCMAPUSTOREDATA16 FCMAPUSTOREDATA16)
			(conn PPC440 FCMAPUSTOREDATA15 <== FCMAPUSTOREDATA15 FCMAPUSTOREDATA15)
			(conn PPC440 FCMAPUSTOREDATA14 <== FCMAPUSTOREDATA14 FCMAPUSTOREDATA14)
			(conn PPC440 FCMAPUSTOREDATA13 <== FCMAPUSTOREDATA13 FCMAPUSTOREDATA13)
			(conn PPC440 FCMAPUSTOREDATA12 <== FCMAPUSTOREDATA12 FCMAPUSTOREDATA12)
			(conn PPC440 FCMAPUSTOREDATA11 <== FCMAPUSTOREDATA11 FCMAPUSTOREDATA11)
			(conn PPC440 FCMAPUSTOREDATA10 <== FCMAPUSTOREDATA10 FCMAPUSTOREDATA10)
			(conn PPC440 FCMAPUSTOREDATA9 <== FCMAPUSTOREDATA9 FCMAPUSTOREDATA9)
			(conn PPC440 FCMAPUSTOREDATA8 <== FCMAPUSTOREDATA8 FCMAPUSTOREDATA8)
			(conn PPC440 FCMAPUSTOREDATA7 <== FCMAPUSTOREDATA7 FCMAPUSTOREDATA7)
			(conn PPC440 FCMAPUSTOREDATA6 <== FCMAPUSTOREDATA6 FCMAPUSTOREDATA6)
			(conn PPC440 FCMAPUSTOREDATA5 <== FCMAPUSTOREDATA5 FCMAPUSTOREDATA5)
			(conn PPC440 FCMAPUSTOREDATA4 <== FCMAPUSTOREDATA4 FCMAPUSTOREDATA4)
			(conn PPC440 FCMAPUSTOREDATA3 <== FCMAPUSTOREDATA3 FCMAPUSTOREDATA3)
			(conn PPC440 FCMAPUSTOREDATA2 <== FCMAPUSTOREDATA2 FCMAPUSTOREDATA2)
			(conn PPC440 FCMAPUSTOREDATA1 <== FCMAPUSTOREDATA1 FCMAPUSTOREDATA1)
			(conn PPC440 FCMAPUSTOREDATA0 <== FCMAPUSTOREDATA0 FCMAPUSTOREDATA0)
			(conn PPC440 FCMAPUSLEEPNOTREADY <== FCMAPUSLEEPNOTREADY FCMAPUSLEEPNOTREADY)
			(conn PPC440 FCMAPURESULTVALID <== FCMAPURESULTVALID FCMAPURESULTVALID)
			(conn PPC440 FCMAPURESULT31 <== FCMAPURESULT31 FCMAPURESULT31)
			(conn PPC440 FCMAPURESULT30 <== FCMAPURESULT30 FCMAPURESULT30)
			(conn PPC440 FCMAPURESULT29 <== FCMAPURESULT29 FCMAPURESULT29)
			(conn PPC440 FCMAPURESULT28 <== FCMAPURESULT28 FCMAPURESULT28)
			(conn PPC440 FCMAPURESULT27 <== FCMAPURESULT27 FCMAPURESULT27)
			(conn PPC440 FCMAPURESULT26 <== FCMAPURESULT26 FCMAPURESULT26)
			(conn PPC440 FCMAPURESULT25 <== FCMAPURESULT25 FCMAPURESULT25)
			(conn PPC440 FCMAPURESULT24 <== FCMAPURESULT24 FCMAPURESULT24)
			(conn PPC440 FCMAPURESULT23 <== FCMAPURESULT23 FCMAPURESULT23)
			(conn PPC440 FCMAPURESULT22 <== FCMAPURESULT22 FCMAPURESULT22)
			(conn PPC440 FCMAPURESULT21 <== FCMAPURESULT21 FCMAPURESULT21)
			(conn PPC440 FCMAPURESULT20 <== FCMAPURESULT20 FCMAPURESULT20)
			(conn PPC440 FCMAPURESULT19 <== FCMAPURESULT19 FCMAPURESULT19)
			(conn PPC440 FCMAPURESULT18 <== FCMAPURESULT18 FCMAPURESULT18)
			(conn PPC440 FCMAPURESULT17 <== FCMAPURESULT17 FCMAPURESULT17)
			(conn PPC440 FCMAPURESULT16 <== FCMAPURESULT16 FCMAPURESULT16)
			(conn PPC440 FCMAPURESULT15 <== FCMAPURESULT15 FCMAPURESULT15)
			(conn PPC440 FCMAPURESULT14 <== FCMAPURESULT14 FCMAPURESULT14)
			(conn PPC440 FCMAPURESULT13 <== FCMAPURESULT13 FCMAPURESULT13)
			(conn PPC440 FCMAPURESULT12 <== FCMAPURESULT12 FCMAPURESULT12)
			(conn PPC440 FCMAPURESULT11 <== FCMAPURESULT11 FCMAPURESULT11)
			(conn PPC440 FCMAPURESULT10 <== FCMAPURESULT10 FCMAPURESULT10)
			(conn PPC440 FCMAPURESULT9 <== FCMAPURESULT9 FCMAPURESULT9)
			(conn PPC440 FCMAPURESULT8 <== FCMAPURESULT8 FCMAPURESULT8)
			(conn PPC440 FCMAPURESULT7 <== FCMAPURESULT7 FCMAPURESULT7)
			(conn PPC440 FCMAPURESULT6 <== FCMAPURESULT6 FCMAPURESULT6)
			(conn PPC440 FCMAPURESULT5 <== FCMAPURESULT5 FCMAPURESULT5)
			(conn PPC440 FCMAPURESULT4 <== FCMAPURESULT4 FCMAPURESULT4)
			(conn PPC440 FCMAPURESULT3 <== FCMAPURESULT3 FCMAPURESULT3)
			(conn PPC440 FCMAPURESULT2 <== FCMAPURESULT2 FCMAPURESULT2)
			(conn PPC440 FCMAPURESULT1 <== FCMAPURESULT1 FCMAPURESULT1)
			(conn PPC440 FCMAPURESULT0 <== FCMAPURESULT0 FCMAPURESULT0)
			(conn PPC440 FCMAPUFPSCRFEX <== FCMAPUFPSCRFEX FCMAPUFPSCRFEX)
			(conn PPC440 FCMAPUEXCEPTION <== FCMAPUEXCEPTION FCMAPUEXCEPTION)
			(conn PPC440 FCMAPUDONE <== FCMAPUDONE FCMAPUDONE)
			(conn PPC440 FCMAPUCR3 <== FCMAPUCR3 FCMAPUCR3)
			(conn PPC440 FCMAPUCR2 <== FCMAPUCR2 FCMAPUCR2)
			(conn PPC440 FCMAPUCR1 <== FCMAPUCR1 FCMAPUCR1)
			(conn PPC440 FCMAPUCR0 <== FCMAPUCR0 FCMAPUCR0)
			(conn PPC440 FCMAPUCONFIRMINSTR <== FCMAPUCONFIRMINSTR FCMAPUCONFIRMINSTR)
			(conn PPC440 DCRPPCDMTIMEOUTWAIT <== DCRPPCDMTIMEOUTWAIT DCRPPCDMTIMEOUTWAIT)
			(conn PPC440 DCRPPCDMDBUSIN31 <== DCRPPCDMDBUSIN31 DCRPPCDMDBUSIN31)
			(conn PPC440 DCRPPCDMDBUSIN30 <== DCRPPCDMDBUSIN30 DCRPPCDMDBUSIN30)
			(conn PPC440 DCRPPCDMDBUSIN29 <== DCRPPCDMDBUSIN29 DCRPPCDMDBUSIN29)
			(conn PPC440 DCRPPCDMDBUSIN28 <== DCRPPCDMDBUSIN28 DCRPPCDMDBUSIN28)
			(conn PPC440 DCRPPCDMDBUSIN27 <== DCRPPCDMDBUSIN27 DCRPPCDMDBUSIN27)
			(conn PPC440 DCRPPCDMDBUSIN26 <== DCRPPCDMDBUSIN26 DCRPPCDMDBUSIN26)
			(conn PPC440 DCRPPCDMDBUSIN25 <== DCRPPCDMDBUSIN25 DCRPPCDMDBUSIN25)
			(conn PPC440 DCRPPCDMDBUSIN24 <== DCRPPCDMDBUSIN24 DCRPPCDMDBUSIN24)
			(conn PPC440 DCRPPCDMDBUSIN23 <== DCRPPCDMDBUSIN23 DCRPPCDMDBUSIN23)
			(conn PPC440 DCRPPCDMDBUSIN22 <== DCRPPCDMDBUSIN22 DCRPPCDMDBUSIN22)
			(conn PPC440 DCRPPCDMDBUSIN21 <== DCRPPCDMDBUSIN21 DCRPPCDMDBUSIN21)
			(conn PPC440 DCRPPCDMDBUSIN20 <== DCRPPCDMDBUSIN20 DCRPPCDMDBUSIN20)
			(conn PPC440 DCRPPCDMDBUSIN19 <== DCRPPCDMDBUSIN19 DCRPPCDMDBUSIN19)
			(conn PPC440 DCRPPCDMDBUSIN18 <== DCRPPCDMDBUSIN18 DCRPPCDMDBUSIN18)
			(conn PPC440 DCRPPCDMDBUSIN17 <== DCRPPCDMDBUSIN17 DCRPPCDMDBUSIN17)
			(conn PPC440 DCRPPCDMDBUSIN16 <== DCRPPCDMDBUSIN16 DCRPPCDMDBUSIN16)
			(conn PPC440 DCRPPCDMACK <== DCRPPCDMACK DCRPPCDMACK)
			(conn PPC440 DBGC440UNCONDDEBUGEVENT <== DBGC440UNCONDDEBUGEVENT DBGC440UNCONDDEBUGEVENT)
			(conn PPC440 DBGC440SYSTEMSTATUS4 <== DBGC440SYSTEMSTATUS4 DBGC440SYSTEMSTATUS4)
			(conn PPC440 DBGC440SYSTEMSTATUS3 <== DBGC440SYSTEMSTATUS3 DBGC440SYSTEMSTATUS3)
			(conn PPC440 DBGC440SYSTEMSTATUS2 <== DBGC440SYSTEMSTATUS2 DBGC440SYSTEMSTATUS2)
			(conn PPC440 DBGC440SYSTEMSTATUS1 <== DBGC440SYSTEMSTATUS1 DBGC440SYSTEMSTATUS1)
			(conn PPC440 DBGC440SYSTEMSTATUS0 <== DBGC440SYSTEMSTATUS0 DBGC440SYSTEMSTATUS0)
			(conn PPC440 DBGC440DEBUGHALT <== DBGC440DEBUGHALT DBGC440DEBUGHALT)
			(conn PPC440 CPMPPCS0PLBCLK <== CPMPPCS0PLBCLKINV OUT)
			(conn PPC440 CPMPPCMPLBCLK <== CPMPPCMPLBCLKINV OUT)
			(conn PPC440 CPMINTERCONNECTCLKNTO1 <== CPMINTERCONNECTCLKNTO1 CPMINTERCONNECTCLKNTO1)
			(conn PPC440 CPMDMA1LLCLK <== CPMDMA1LLCLKINV OUT)
			(conn PPC440 CPMDMA0LLCLK <== CPMDMA0LLCLKINV OUT)
			(conn PPC440 CPMDCRCLK <== CPMDCRCLKINV OUT)
			(conn PPC440 CPMC440TIMERCLOCK <== CPMC440TIMERCLOCKINV OUT)
			(conn PPC440 TSTPPCSCANIN15 <== TSTPPCSCANIN15 TSTPPCSCANIN15)
			(conn PPC440 TSTPPCSCANIN14 <== TSTPPCSCANIN14 TSTPPCSCANIN14)
			(conn PPC440 TSTPPCSCANIN13 <== TSTPPCSCANIN13 TSTPPCSCANIN13)
			(conn PPC440 TSTPPCSCANIN12 <== TSTPPCSCANIN12 TSTPPCSCANIN12)
			(conn PPC440 TSTPPCSCANIN11 <== TSTPPCSCANIN11 TSTPPCSCANIN11)
			(conn PPC440 TSTPPCSCANIN10 <== TSTPPCSCANIN10 TSTPPCSCANIN10)
			(conn PPC440 TSTPPCSCANIN9 <== TSTPPCSCANIN9 TSTPPCSCANIN9)
			(conn PPC440 TSTPPCSCANIN8 <== TSTPPCSCANIN8 TSTPPCSCANIN8)
			(conn PPC440 TSTPPCSCANIN7 <== TSTPPCSCANIN7 TSTPPCSCANIN7)
			(conn PPC440 TSTPPCSCANIN6 <== TSTPPCSCANIN6 TSTPPCSCANIN6)
			(conn PPC440 TSTPPCSCANIN5 <== TSTPPCSCANIN5 TSTPPCSCANIN5)
			(conn PPC440 TSTPPCSCANIN4 <== TSTPPCSCANIN4 TSTPPCSCANIN4)
			(conn PPC440 TSTPPCSCANIN3 <== TSTPPCSCANIN3 TSTPPCSCANIN3)
			(conn PPC440 TSTPPCSCANIN2 <== TSTPPCSCANIN2 TSTPPCSCANIN2)
			(conn PPC440 TSTPPCSCANIN1 <== TSTPPCSCANIN1 TSTPPCSCANIN1)
			(conn PPC440 TSTPPCSCANIN0 <== TSTPPCSCANIN0 TSTPPCSCANIN0)
			(conn PPC440 TSTPPCSCANENABLEN <== TSTPPCSCANENABLEN TSTPPCSCANENABLEN)
			(conn PPC440 TSTC440TESTMODEN <== TSTC440TESTMODEN TSTC440TESTMODEN)
			(conn PPC440 TSTC440TESTCNTLPOINTN <== TSTC440TESTCNTLPOINTN TSTC440TESTCNTLPOINTN)
			(conn PPC440 TSTC440SCANENABLEN <== TSTC440SCANENABLEN TSTC440SCANENABLEN)
			(conn PPC440 TIEPPCTESTENABLEN <== TIEPPCTESTENABLEN TIEPPCTESTENABLEN)
			(conn PPC440 TIEC440PVRTEST27 <== TIEC440PVRTEST27 TIEC440PVRTEST27)
			(conn PPC440 TIEC440PVRTEST26 <== TIEC440PVRTEST26 TIEC440PVRTEST26)
			(conn PPC440 TIEC440PVRTEST25 <== TIEC440PVRTEST25 TIEC440PVRTEST25)
			(conn PPC440 TIEC440PVRTEST24 <== TIEC440PVRTEST24 TIEC440PVRTEST24)
			(conn PPC440 TIEC440PVRTEST23 <== TIEC440PVRTEST23 TIEC440PVRTEST23)
			(conn PPC440 TIEC440PVRTEST22 <== TIEC440PVRTEST22 TIEC440PVRTEST22)
			(conn PPC440 TIEC440PVRTEST21 <== TIEC440PVRTEST21 TIEC440PVRTEST21)
			(conn PPC440 TIEC440PVRTEST20 <== TIEC440PVRTEST20 TIEC440PVRTEST20)
			(conn PPC440 TIEC440PVRTEST19 <== TIEC440PVRTEST19 TIEC440PVRTEST19)
			(conn PPC440 TIEC440PVRTEST18 <== TIEC440PVRTEST18 TIEC440PVRTEST18)
			(conn PPC440 TIEC440PVRTEST17 <== TIEC440PVRTEST17 TIEC440PVRTEST17)
			(conn PPC440 TIEC440PVRTEST16 <== TIEC440PVRTEST16 TIEC440PVRTEST16)
			(conn PPC440 TIEC440PVRTEST15 <== TIEC440PVRTEST15 TIEC440PVRTEST15)
			(conn PPC440 TIEC440PVRTEST14 <== TIEC440PVRTEST14 TIEC440PVRTEST14)
			(conn PPC440 TIEC440PVRTEST13 <== TIEC440PVRTEST13 TIEC440PVRTEST13)
			(conn PPC440 TIEC440PVRTEST12 <== TIEC440PVRTEST12 TIEC440PVRTEST12)
			(conn PPC440 TIEC440PVRTEST11 <== TIEC440PVRTEST11 TIEC440PVRTEST11)
			(conn PPC440 TIEC440PVRTEST10 <== TIEC440PVRTEST10 TIEC440PVRTEST10)
			(conn PPC440 TIEC440PVRTEST9 <== TIEC440PVRTEST9 TIEC440PVRTEST9)
			(conn PPC440 TIEC440PVRTEST8 <== TIEC440PVRTEST8 TIEC440PVRTEST8)
			(conn PPC440 TIEC440PVRTEST7 <== TIEC440PVRTEST7 TIEC440PVRTEST7)
			(conn PPC440 TIEC440PVRTEST6 <== TIEC440PVRTEST6 TIEC440PVRTEST6)
			(conn PPC440 TIEC440PVRTEST5 <== TIEC440PVRTEST5 TIEC440PVRTEST5)
			(conn PPC440 TIEC440PVRTEST4 <== TIEC440PVRTEST4 TIEC440PVRTEST4)
			(conn PPC440 TIEC440PVRTEST3 <== TIEC440PVRTEST3 TIEC440PVRTEST3)
			(conn PPC440 TIEC440PVRTEST2 <== TIEC440PVRTEST2 TIEC440PVRTEST2)
			(conn PPC440 TIEC440PVRTEST1 <== TIEC440PVRTEST1 TIEC440PVRTEST1)
			(conn PPC440 TIEC440PVRTEST0 <== TIEC440PVRTEST0 TIEC440PVRTEST0)
			(conn PPC440 TIEC440PVR31 <== TIEC440PVR31 TIEC440PVR31)
			(conn PPC440 TIEC440PVR30 <== TIEC440PVR30 TIEC440PVR30)
			(conn PPC440 TIEC440PVR29 <== TIEC440PVR29 TIEC440PVR29)
			(conn PPC440 TIEC440PVR28 <== TIEC440PVR28 TIEC440PVR28)
			(conn PPC440 TIEC440PIR31 <== TIEC440PIR31 TIEC440PIR31)
			(conn PPC440 TIEC440PIR30 <== TIEC440PIR30 TIEC440PIR30)
			(conn PPC440 TIEC440PIR29 <== TIEC440PIR29 TIEC440PIR29)
			(conn PPC440 TIEC440PIR28 <== TIEC440PIR28 TIEC440PIR28)
			(conn PPC440 RSTC440RESETSYSTEM <== RSTC440RESETSYSTEM RSTC440RESETSYSTEM)
			(conn PPC440 RSTC440RESETCORE <== RSTC440RESETCORE RSTC440RESETCORE)
			(conn PPC440 RSTC440RESETCHIP <== RSTC440RESETCHIP RSTC440RESETCHIP)
			(conn PPC440 MCMIREADDATAVALID <== MCMIREADDATAVALID MCMIREADDATAVALID)
			(conn PPC440 MCMIREADDATAERR <== MCMIREADDATAERR MCMIREADDATAERR)
			(conn PPC440 MCMIREADDATA127 <== MCMIREADDATA127 MCMIREADDATA127)
			(conn PPC440 MCMIREADDATA126 <== MCMIREADDATA126 MCMIREADDATA126)
			(conn PPC440 MCMIREADDATA125 <== MCMIREADDATA125 MCMIREADDATA125)
			(conn PPC440 MCMIREADDATA124 <== MCMIREADDATA124 MCMIREADDATA124)
			(conn PPC440 MCMIREADDATA123 <== MCMIREADDATA123 MCMIREADDATA123)
			(conn PPC440 MCMIREADDATA122 <== MCMIREADDATA122 MCMIREADDATA122)
			(conn PPC440 MCMIREADDATA121 <== MCMIREADDATA121 MCMIREADDATA121)
			(conn PPC440 MCMIREADDATA120 <== MCMIREADDATA120 MCMIREADDATA120)
			(conn PPC440 MCMIREADDATA119 <== MCMIREADDATA119 MCMIREADDATA119)
			(conn PPC440 MCMIREADDATA118 <== MCMIREADDATA118 MCMIREADDATA118)
			(conn PPC440 MCMIREADDATA117 <== MCMIREADDATA117 MCMIREADDATA117)
			(conn PPC440 MCMIREADDATA116 <== MCMIREADDATA116 MCMIREADDATA116)
			(conn PPC440 MCMIREADDATA115 <== MCMIREADDATA115 MCMIREADDATA115)
			(conn PPC440 MCMIREADDATA114 <== MCMIREADDATA114 MCMIREADDATA114)
			(conn PPC440 MCMIREADDATA113 <== MCMIREADDATA113 MCMIREADDATA113)
			(conn PPC440 MCMIREADDATA112 <== MCMIREADDATA112 MCMIREADDATA112)
			(conn PPC440 MCMIREADDATA111 <== MCMIREADDATA111 MCMIREADDATA111)
			(conn PPC440 MCMIREADDATA110 <== MCMIREADDATA110 MCMIREADDATA110)
			(conn PPC440 MCMIREADDATA109 <== MCMIREADDATA109 MCMIREADDATA109)
			(conn PPC440 MCMIREADDATA108 <== MCMIREADDATA108 MCMIREADDATA108)
			(conn PPC440 MCMIREADDATA107 <== MCMIREADDATA107 MCMIREADDATA107)
			(conn PPC440 MCMIREADDATA106 <== MCMIREADDATA106 MCMIREADDATA106)
			(conn PPC440 MCMIREADDATA105 <== MCMIREADDATA105 MCMIREADDATA105)
			(conn PPC440 MCMIREADDATA104 <== MCMIREADDATA104 MCMIREADDATA104)
			(conn PPC440 MCMIREADDATA103 <== MCMIREADDATA103 MCMIREADDATA103)
			(conn PPC440 MCMIREADDATA102 <== MCMIREADDATA102 MCMIREADDATA102)
			(conn PPC440 MCMIREADDATA101 <== MCMIREADDATA101 MCMIREADDATA101)
			(conn PPC440 MCMIREADDATA100 <== MCMIREADDATA100 MCMIREADDATA100)
			(conn PPC440 MCMIREADDATA99 <== MCMIREADDATA99 MCMIREADDATA99)
			(conn PPC440 MCMIREADDATA98 <== MCMIREADDATA98 MCMIREADDATA98)
			(conn PPC440 MCMIREADDATA97 <== MCMIREADDATA97 MCMIREADDATA97)
			(conn PPC440 MCMIREADDATA96 <== MCMIREADDATA96 MCMIREADDATA96)
			(conn PPC440 MCMIREADDATA95 <== MCMIREADDATA95 MCMIREADDATA95)
			(conn PPC440 MCMIREADDATA94 <== MCMIREADDATA94 MCMIREADDATA94)
			(conn PPC440 MCMIREADDATA93 <== MCMIREADDATA93 MCMIREADDATA93)
			(conn PPC440 MCMIREADDATA92 <== MCMIREADDATA92 MCMIREADDATA92)
			(conn PPC440 MCMIREADDATA91 <== MCMIREADDATA91 MCMIREADDATA91)
			(conn PPC440 MCMIREADDATA90 <== MCMIREADDATA90 MCMIREADDATA90)
			(conn PPC440 MCMIREADDATA89 <== MCMIREADDATA89 MCMIREADDATA89)
			(conn PPC440 MCMIREADDATA88 <== MCMIREADDATA88 MCMIREADDATA88)
			(conn PPC440 MCMIREADDATA87 <== MCMIREADDATA87 MCMIREADDATA87)
			(conn PPC440 MCMIREADDATA86 <== MCMIREADDATA86 MCMIREADDATA86)
			(conn PPC440 MCMIREADDATA85 <== MCMIREADDATA85 MCMIREADDATA85)
			(conn PPC440 MCMIREADDATA84 <== MCMIREADDATA84 MCMIREADDATA84)
			(conn PPC440 MCMIREADDATA83 <== MCMIREADDATA83 MCMIREADDATA83)
			(conn PPC440 MCMIREADDATA82 <== MCMIREADDATA82 MCMIREADDATA82)
			(conn PPC440 MCMIREADDATA81 <== MCMIREADDATA81 MCMIREADDATA81)
			(conn PPC440 MCMIREADDATA80 <== MCMIREADDATA80 MCMIREADDATA80)
			(conn PPC440 MCMIREADDATA79 <== MCMIREADDATA79 MCMIREADDATA79)
			(conn PPC440 MCMIREADDATA78 <== MCMIREADDATA78 MCMIREADDATA78)
			(conn PPC440 MCMIREADDATA77 <== MCMIREADDATA77 MCMIREADDATA77)
			(conn PPC440 MCMIREADDATA76 <== MCMIREADDATA76 MCMIREADDATA76)
			(conn PPC440 MCMIREADDATA75 <== MCMIREADDATA75 MCMIREADDATA75)
			(conn PPC440 MCMIREADDATA74 <== MCMIREADDATA74 MCMIREADDATA74)
			(conn PPC440 MCMIREADDATA73 <== MCMIREADDATA73 MCMIREADDATA73)
			(conn PPC440 MCMIREADDATA72 <== MCMIREADDATA72 MCMIREADDATA72)
			(conn PPC440 MCMIREADDATA71 <== MCMIREADDATA71 MCMIREADDATA71)
			(conn PPC440 MCMIREADDATA70 <== MCMIREADDATA70 MCMIREADDATA70)
			(conn PPC440 MCMIREADDATA69 <== MCMIREADDATA69 MCMIREADDATA69)
			(conn PPC440 MCMIREADDATA68 <== MCMIREADDATA68 MCMIREADDATA68)
			(conn PPC440 MCMIREADDATA67 <== MCMIREADDATA67 MCMIREADDATA67)
			(conn PPC440 MCMIREADDATA66 <== MCMIREADDATA66 MCMIREADDATA66)
			(conn PPC440 MCMIREADDATA65 <== MCMIREADDATA65 MCMIREADDATA65)
			(conn PPC440 MCMIREADDATA64 <== MCMIREADDATA64 MCMIREADDATA64)
			(conn PPC440 MCMIREADDATA63 <== MCMIREADDATA63 MCMIREADDATA63)
			(conn PPC440 MCMIREADDATA62 <== MCMIREADDATA62 MCMIREADDATA62)
			(conn PPC440 MCMIREADDATA61 <== MCMIREADDATA61 MCMIREADDATA61)
			(conn PPC440 MCMIREADDATA60 <== MCMIREADDATA60 MCMIREADDATA60)
			(conn PPC440 MCMIREADDATA59 <== MCMIREADDATA59 MCMIREADDATA59)
			(conn PPC440 MCMIREADDATA58 <== MCMIREADDATA58 MCMIREADDATA58)
			(conn PPC440 MCMIREADDATA57 <== MCMIREADDATA57 MCMIREADDATA57)
			(conn PPC440 MCMIREADDATA56 <== MCMIREADDATA56 MCMIREADDATA56)
			(conn PPC440 MCMIREADDATA55 <== MCMIREADDATA55 MCMIREADDATA55)
			(conn PPC440 MCMIREADDATA54 <== MCMIREADDATA54 MCMIREADDATA54)
			(conn PPC440 MCMIREADDATA53 <== MCMIREADDATA53 MCMIREADDATA53)
			(conn PPC440 MCMIREADDATA52 <== MCMIREADDATA52 MCMIREADDATA52)
			(conn PPC440 MCMIREADDATA51 <== MCMIREADDATA51 MCMIREADDATA51)
			(conn PPC440 MCMIREADDATA50 <== MCMIREADDATA50 MCMIREADDATA50)
			(conn PPC440 MCMIREADDATA49 <== MCMIREADDATA49 MCMIREADDATA49)
			(conn PPC440 MCMIREADDATA48 <== MCMIREADDATA48 MCMIREADDATA48)
			(conn PPC440 MCMIREADDATA47 <== MCMIREADDATA47 MCMIREADDATA47)
			(conn PPC440 MCMIREADDATA46 <== MCMIREADDATA46 MCMIREADDATA46)
			(conn PPC440 MCMIREADDATA45 <== MCMIREADDATA45 MCMIREADDATA45)
			(conn PPC440 MCMIREADDATA44 <== MCMIREADDATA44 MCMIREADDATA44)
			(conn PPC440 MCMIREADDATA43 <== MCMIREADDATA43 MCMIREADDATA43)
			(conn PPC440 MCMIREADDATA42 <== MCMIREADDATA42 MCMIREADDATA42)
			(conn PPC440 MCMIREADDATA41 <== MCMIREADDATA41 MCMIREADDATA41)
			(conn PPC440 MCMIREADDATA40 <== MCMIREADDATA40 MCMIREADDATA40)
			(conn PPC440 MCMIREADDATA39 <== MCMIREADDATA39 MCMIREADDATA39)
			(conn PPC440 MCMIREADDATA38 <== MCMIREADDATA38 MCMIREADDATA38)
			(conn PPC440 MCMIREADDATA37 <== MCMIREADDATA37 MCMIREADDATA37)
			(conn PPC440 MCMIREADDATA36 <== MCMIREADDATA36 MCMIREADDATA36)
			(conn PPC440 MCMIREADDATA35 <== MCMIREADDATA35 MCMIREADDATA35)
			(conn PPC440 MCMIREADDATA34 <== MCMIREADDATA34 MCMIREADDATA34)
			(conn PPC440 MCMIREADDATA33 <== MCMIREADDATA33 MCMIREADDATA33)
			(conn PPC440 MCMIREADDATA32 <== MCMIREADDATA32 MCMIREADDATA32)
			(conn PPC440 MCMIREADDATA31 <== MCMIREADDATA31 MCMIREADDATA31)
			(conn PPC440 MCMIREADDATA30 <== MCMIREADDATA30 MCMIREADDATA30)
			(conn PPC440 MCMIREADDATA29 <== MCMIREADDATA29 MCMIREADDATA29)
			(conn PPC440 MCMIREADDATA28 <== MCMIREADDATA28 MCMIREADDATA28)
			(conn PPC440 MCMIREADDATA27 <== MCMIREADDATA27 MCMIREADDATA27)
			(conn PPC440 MCMIREADDATA26 <== MCMIREADDATA26 MCMIREADDATA26)
			(conn PPC440 MCMIREADDATA25 <== MCMIREADDATA25 MCMIREADDATA25)
			(conn PPC440 MCMIREADDATA24 <== MCMIREADDATA24 MCMIREADDATA24)
			(conn PPC440 MCMIREADDATA23 <== MCMIREADDATA23 MCMIREADDATA23)
			(conn PPC440 MCMIREADDATA22 <== MCMIREADDATA22 MCMIREADDATA22)
			(conn PPC440 MCMIREADDATA21 <== MCMIREADDATA21 MCMIREADDATA21)
			(conn PPC440 MCMIREADDATA20 <== MCMIREADDATA20 MCMIREADDATA20)
			(conn PPC440 MCMIREADDATA19 <== MCMIREADDATA19 MCMIREADDATA19)
			(conn PPC440 MCMIREADDATA18 <== MCMIREADDATA18 MCMIREADDATA18)
			(conn PPC440 MCMIREADDATA17 <== MCMIREADDATA17 MCMIREADDATA17)
			(conn PPC440 MCMIREADDATA16 <== MCMIREADDATA16 MCMIREADDATA16)
			(conn PPC440 MCMIREADDATA15 <== MCMIREADDATA15 MCMIREADDATA15)
			(conn PPC440 MCMIREADDATA14 <== MCMIREADDATA14 MCMIREADDATA14)
			(conn PPC440 MCMIREADDATA13 <== MCMIREADDATA13 MCMIREADDATA13)
			(conn PPC440 MCMIREADDATA12 <== MCMIREADDATA12 MCMIREADDATA12)
			(conn PPC440 MCMIREADDATA11 <== MCMIREADDATA11 MCMIREADDATA11)
			(conn PPC440 MCMIREADDATA10 <== MCMIREADDATA10 MCMIREADDATA10)
			(conn PPC440 MCMIREADDATA9 <== MCMIREADDATA9 MCMIREADDATA9)
			(conn PPC440 MCMIREADDATA8 <== MCMIREADDATA8 MCMIREADDATA8)
			(conn PPC440 MCMIREADDATA7 <== MCMIREADDATA7 MCMIREADDATA7)
			(conn PPC440 MCMIREADDATA6 <== MCMIREADDATA6 MCMIREADDATA6)
			(conn PPC440 MCMIREADDATA5 <== MCMIREADDATA5 MCMIREADDATA5)
			(conn PPC440 MCMIREADDATA4 <== MCMIREADDATA4 MCMIREADDATA4)
			(conn PPC440 MCMIREADDATA3 <== MCMIREADDATA3 MCMIREADDATA3)
			(conn PPC440 MCMIREADDATA2 <== MCMIREADDATA2 MCMIREADDATA2)
			(conn PPC440 MCMIREADDATA1 <== MCMIREADDATA1 MCMIREADDATA1)
			(conn PPC440 MCMIREADDATA0 <== MCMIREADDATA0 MCMIREADDATA0)
			(conn PPC440 MCMIADDRREADYTOACCEPT <== MCMIADDRREADYTOACCEPT MCMIADDRREADYTOACCEPT)
			(conn PPC440 MBISTC440STARTN <== MBISTC440STARTN MBISTC440STARTN)
			(conn PPC440 MBISTC440RST <== MBISTC440RST MBISTC440RST)
			(conn PPC440 MBISTC440CLK <== MBISTC440CLK MBISTC440CLK)
			(conn PPC440 JTGC440TRSTNEG <== JTGC440TRSTNEG JTGC440TRSTNEG)
			(conn PPC440 JTGC440TMS <== JTGC440TMS JTGC440TMS)
			(conn PPC440 JTGC440TDI <== JTGC440TDI JTGC440TDI)
			(conn PPC440 EICC440EXTIRQ <== EICC440EXTIRQ EICC440EXTIRQ)
			(conn PPC440 EICC440CRITIRQ <== EICC440CRITIRQ EICC440CRITIRQ)
			(conn PPC440 DCRPPCDSWRITE <== DCRPPCDSWRITE DCRPPCDSWRITE)
			(conn PPC440 DCRPPCDSREAD <== DCRPPCDSREAD DCRPPCDSREAD)
			(conn PPC440 DCRPPCDSDBUSOUT31 <== DCRPPCDSDBUSOUT31 DCRPPCDSDBUSOUT31)
			(conn PPC440 DCRPPCDSDBUSOUT30 <== DCRPPCDSDBUSOUT30 DCRPPCDSDBUSOUT30)
			(conn PPC440 DCRPPCDSDBUSOUT29 <== DCRPPCDSDBUSOUT29 DCRPPCDSDBUSOUT29)
			(conn PPC440 DCRPPCDSDBUSOUT28 <== DCRPPCDSDBUSOUT28 DCRPPCDSDBUSOUT28)
			(conn PPC440 DCRPPCDSDBUSOUT27 <== DCRPPCDSDBUSOUT27 DCRPPCDSDBUSOUT27)
			(conn PPC440 DCRPPCDSDBUSOUT26 <== DCRPPCDSDBUSOUT26 DCRPPCDSDBUSOUT26)
			(conn PPC440 DCRPPCDSDBUSOUT25 <== DCRPPCDSDBUSOUT25 DCRPPCDSDBUSOUT25)
			(conn PPC440 DCRPPCDSDBUSOUT24 <== DCRPPCDSDBUSOUT24 DCRPPCDSDBUSOUT24)
			(conn PPC440 DCRPPCDSDBUSOUT23 <== DCRPPCDSDBUSOUT23 DCRPPCDSDBUSOUT23)
			(conn PPC440 DCRPPCDSDBUSOUT22 <== DCRPPCDSDBUSOUT22 DCRPPCDSDBUSOUT22)
			(conn PPC440 DCRPPCDSDBUSOUT21 <== DCRPPCDSDBUSOUT21 DCRPPCDSDBUSOUT21)
			(conn PPC440 DCRPPCDSDBUSOUT20 <== DCRPPCDSDBUSOUT20 DCRPPCDSDBUSOUT20)
			(conn PPC440 DCRPPCDSDBUSOUT19 <== DCRPPCDSDBUSOUT19 DCRPPCDSDBUSOUT19)
			(conn PPC440 DCRPPCDSDBUSOUT18 <== DCRPPCDSDBUSOUT18 DCRPPCDSDBUSOUT18)
			(conn PPC440 DCRPPCDSDBUSOUT17 <== DCRPPCDSDBUSOUT17 DCRPPCDSDBUSOUT17)
			(conn PPC440 DCRPPCDSDBUSOUT16 <== DCRPPCDSDBUSOUT16 DCRPPCDSDBUSOUT16)
			(conn PPC440 DCRPPCDSDBUSOUT15 <== DCRPPCDSDBUSOUT15 DCRPPCDSDBUSOUT15)
			(conn PPC440 DCRPPCDSDBUSOUT14 <== DCRPPCDSDBUSOUT14 DCRPPCDSDBUSOUT14)
			(conn PPC440 DCRPPCDSDBUSOUT13 <== DCRPPCDSDBUSOUT13 DCRPPCDSDBUSOUT13)
			(conn PPC440 DCRPPCDSDBUSOUT12 <== DCRPPCDSDBUSOUT12 DCRPPCDSDBUSOUT12)
			(conn PPC440 DCRPPCDSDBUSOUT11 <== DCRPPCDSDBUSOUT11 DCRPPCDSDBUSOUT11)
			(conn PPC440 DCRPPCDSDBUSOUT10 <== DCRPPCDSDBUSOUT10 DCRPPCDSDBUSOUT10)
			(conn PPC440 DCRPPCDSDBUSOUT9 <== DCRPPCDSDBUSOUT9 DCRPPCDSDBUSOUT9)
			(conn PPC440 DCRPPCDSDBUSOUT8 <== DCRPPCDSDBUSOUT8 DCRPPCDSDBUSOUT8)
			(conn PPC440 DCRPPCDSDBUSOUT7 <== DCRPPCDSDBUSOUT7 DCRPPCDSDBUSOUT7)
			(conn PPC440 DCRPPCDSDBUSOUT6 <== DCRPPCDSDBUSOUT6 DCRPPCDSDBUSOUT6)
			(conn PPC440 DCRPPCDSDBUSOUT5 <== DCRPPCDSDBUSOUT5 DCRPPCDSDBUSOUT5)
			(conn PPC440 DCRPPCDSDBUSOUT4 <== DCRPPCDSDBUSOUT4 DCRPPCDSDBUSOUT4)
			(conn PPC440 DCRPPCDSDBUSOUT3 <== DCRPPCDSDBUSOUT3 DCRPPCDSDBUSOUT3)
			(conn PPC440 DCRPPCDSDBUSOUT2 <== DCRPPCDSDBUSOUT2 DCRPPCDSDBUSOUT2)
			(conn PPC440 DCRPPCDSDBUSOUT1 <== DCRPPCDSDBUSOUT1 DCRPPCDSDBUSOUT1)
			(conn PPC440 DCRPPCDSDBUSOUT0 <== DCRPPCDSDBUSOUT0 DCRPPCDSDBUSOUT0)
			(conn PPC440 DCRPPCDSABUS9 <== DCRPPCDSABUS9 DCRPPCDSABUS9)
			(conn PPC440 DCRPPCDSABUS8 <== DCRPPCDSABUS8 DCRPPCDSABUS8)
			(conn PPC440 DCRPPCDSABUS7 <== DCRPPCDSABUS7 DCRPPCDSABUS7)
			(conn PPC440 DCRPPCDSABUS6 <== DCRPPCDSABUS6 DCRPPCDSABUS6)
			(conn PPC440 DCRPPCDSABUS5 <== DCRPPCDSABUS5 DCRPPCDSABUS5)
			(conn PPC440 DCRPPCDSABUS4 <== DCRPPCDSABUS4 DCRPPCDSABUS4)
			(conn PPC440 DCRPPCDSABUS3 <== DCRPPCDSABUS3 DCRPPCDSABUS3)
			(conn PPC440 DCRPPCDSABUS2 <== DCRPPCDSABUS2 DCRPPCDSABUS2)
			(conn PPC440 DCRPPCDSABUS1 <== DCRPPCDSABUS1 DCRPPCDSABUS1)
			(conn PPC440 DCRPPCDSABUS0 <== DCRPPCDSABUS0 DCRPPCDSABUS0)
			(conn PPC440 CPMMCCLK <== CPMMCCLKINV OUT)
			(conn PPC440 CPMINTERCONNECTCLKEN <== CPMINTERCONNECTCLKEN CPMINTERCONNECTCLKEN)
			(conn PPC440 CPMINTERCONNECTCLK <== CPMINTERCONNECTCLKINV OUT)
			(conn PPC440 CPMFCMCLK <== CPMFCMCLKINV OUT)
			(conn PPC440 CPMC440CORECLOCKINACTIVE <== CPMC440CORECLOCKINACTIVE CPMC440CORECLOCKINACTIVE)
			(conn PPC440 CPMC440CLKEN <== CPMC440CLKEN CPMC440CLKEN)
			(conn PPC440 CPMC440CLK <== CPMC440CLKINV OUT)
			(conn PPC440 BISTC440LRACCSTARTN <== BISTC440LRACCSTARTN BISTC440LRACCSTARTN)
			(conn PPC440 BISTC440LRACCRST <== BISTC440LRACCRST BISTC440LRACCRST)
			(conn PPC440 BISTC440LRACCCLK <== BISTC440LRACCCLK BISTC440LRACCCLK)
			(conn PPC440 BISTC440LEAKAGETESTN <== BISTC440LEAKAGETESTN BISTC440LEAKAGETESTN)
			(conn PPC440 BISTC440IRACCSTARTN <== BISTC440IRACCSTARTN BISTC440IRACCSTARTN)
			(conn PPC440 BISTC440IRACCRST <== BISTC440IRACCRST BISTC440IRACCRST)
			(conn PPC440 BISTC440IRACCCLK <== BISTC440IRACCCLK BISTC440IRACCCLK)
			(conn PPC440 BISTC440BISTSTARTN <== BISTC440BISTSTARTN BISTC440BISTSTARTN)
			(conn PPC440 BISTC440BISTRESTARTN <== BISTC440BISTRESTARTN BISTC440BISTRESTARTN)
			(conn PPC440 BISTC440BISTMODE <== BISTC440BISTMODE BISTC440BISTMODE)
			(conn PPC440 BISTC440BISTCLOCK <== BISTC440BISTCLOCK BISTC440BISTCLOCK)
			(conn PPC440 BISTC440BISTCLKENABLEN <== BISTC440BISTCLKENABLEN BISTC440BISTCLKENABLEN)
			(conn PPC440 BISTC440ARRAYISOLATEN <== BISTC440ARRAYISOLATEN BISTC440ARRAYISOLATEN)
			(conn PPC440 TIEPPCOPENLATCHN <== TIEPPCOPENLATCHN TIEPPCOPENLATCHN)
		)
		(element APUFCMINSTRUCTION30 1
			(pin APUFCMINSTRUCTION30 input)
			(conn APUFCMINSTRUCTION30 APUFCMINSTRUCTION30 <== PPC440 APUFCMINSTRUCTION30)
		)
		(element MIMCBYTEENABLE7 1
			(pin MIMCBYTEENABLE7 input)
			(conn MIMCBYTEENABLE7 MIMCBYTEENABLE7 <== PPC440 MIMCBYTEENABLE7)
		)
		(element TSTPPCSCANIN5 1
			(pin TSTPPCSCANIN5 output)
			(conn TSTPPCSCANIN5 TSTPPCSCANIN5 ==> PPC440 TSTPPCSCANIN5)
		)
		(element DMA3LLTXD17 1
			(pin DMA3LLTXD17 input)
			(conn DMA3LLTXD17 DMA3LLTXD17 <== PPC440 DMA3LLTXD17)
		)
		(element LLDMA1RXD15 1
			(pin LLDMA1RXD15 output)
			(conn LLDMA1RXD15 LLDMA1RXD15 ==> PPC440 LLDMA1RXD15)
		)
		(element PLBPPCS0BE0 1
			(pin PLBPPCS0BE0 output)
			(conn PLBPPCS0BE0 PLBPPCS0BE0 ==> PPC440 PLBPPCS0BE0)
		)
		(element MCMIREADDATA8 1
			(pin MCMIREADDATA8 output)
			(conn MCMIREADDATA8 MCMIREADDATA8 ==> PPC440 MCMIREADDATA8)
		)
		(element DMA1LLTXSRCRDYN 1
			(pin DMA1LLTXSRCRDYN input)
			(conn DMA1LLTXSRCRDYN DMA1LLTXSRCRDYN <== PPC440 DMA1LLTXSRCRDYN)
		)
		(element BISTC440BISTSTARTN 1
			(pin BISTC440BISTSTARTN output)
			(conn BISTC440BISTSTARTN BISTC440BISTSTARTN ==> PPC440 BISTC440BISTSTARTN)
		)
		(element MIMCADDRESS19 1
			(pin MIMCADDRESS19 input)
			(conn MIMCADDRESS19 MIMCADDRESS19 <== PPC440 MIMCADDRESS19)
		)
		(element PLBPPCS0ABUS23 1
			(pin PLBPPCS0ABUS23 output)
			(conn PLBPPCS0ABUS23 PLBPPCS0ABUS23 ==> PPC440 PLBPPCS0ABUS23)
		)
		(element C440CPMCLOCKDCURDFB 1
			(pin C440CPMCLOCKDCURDFB input)
			(conn C440CPMCLOCKDCURDFB C440CPMCLOCKDCURDFB <== PPC440 C440CPMCLOCKDCURDFB)
		)
		(element PPCMPLBWRDBUS26 1
			(pin PPCMPLBWRDBUS26 input)
			(conn PPCMPLBWRDBUS26 PPCMPLBWRDBUS26 <== PPC440 PPCMPLBWRDBUS26)
		)
		(element PLBPPCS0ABUS9 1
			(pin PLBPPCS0ABUS9 output)
			(conn PLBPPCS0ABUS9 PLBPPCS0ABUS9 ==> PPC440 PLBPPCS0ABUS9)
		)
		(element PLBPPCS0BE7 1
			(pin PLBPPCS0BE7 output)
			(conn PLBPPCS0BE7 PLBPPCS0BE7 ==> PPC440 PLBPPCS0BE7)
		)
		(element APUFCMLOADDATA63 1
			(pin APUFCMLOADDATA63 input)
			(conn APUFCMLOADDATA63 APUFCMLOADDATA63 <== PPC440 APUFCMLOADDATA63)
		)
		(element MIMCADDRESS12 1
			(pin MIMCADDRESS12 input)
			(conn MIMCADDRESS12 MIMCADDRESS12 <== PPC440 MIMCADDRESS12)
		)
		(element LLDMA1TXDSTRDYN 1
			(pin LLDMA1TXDSTRDYN output)
			(conn LLDMA1TXDSTRDYN LLDMA1TXDSTRDYN ==> PPC440 LLDMA1TXDSTRDYN)
		)
		(element DCRPPCDMDBUSIN23 1
			(pin DCRPPCDMDBUSIN23 output)
			(conn DCRPPCDMDBUSIN23 DCRPPCDMDBUSIN23 ==> PPC440 DCRPPCDMDBUSIN23)
		)
		(element PLBPPCMRDDBUS79 1
			(pin PLBPPCMRDDBUS79 output)
			(conn PLBPPCMRDDBUS79 PLBPPCMRDDBUS79 ==> PPC440 PLBPPCMRDDBUS79)
		)
		(element FCMAPUSTOREDATA113 1
			(pin FCMAPUSTOREDATA113 output)
			(conn FCMAPUSTOREDATA113 FCMAPUSTOREDATA113 ==> PPC440 FCMAPUSTOREDATA113)
		)
		(element MCMIREADDATA100 1
			(pin MCMIREADDATA100 output)
			(conn MCMIREADDATA100 MCMIREADDATA100 ==> PPC440 MCMIREADDATA100)
		)
		(element DCRPPCDMDBUSIN25 1
			(pin DCRPPCDMDBUSIN25 output)
			(conn DCRPPCDMDBUSIN25 DCRPPCDMDBUSIN25 ==> PPC440 DCRPPCDMDBUSIN25)
		)
		(element PPCS0PLBRDDBUS69 1
			(pin PPCS0PLBRDDBUS69 input)
			(conn PPCS0PLBRDDBUS69 PPCS0PLBRDDBUS69 <== PPC440 PPCS0PLBRDDBUS69)
		)
		(element PLBPPCS0ABUS10 1
			(pin PLBPPCS0ABUS10 output)
			(conn PLBPPCS0ABUS10 PLBPPCS0ABUS10 ==> PPC440 PLBPPCS0ABUS10)
		)
		(element PPCS1PLBRDDBUS8 1
			(pin PPCS1PLBRDDBUS8 input)
			(conn PPCS1PLBRDDBUS8 PPCS1PLBRDDBUS8 <== PPC440 PPCS1PLBRDDBUS8)
		)
		(element PPCDIAGPORTA31 1
			(pin PPCDIAGPORTA31 input)
			(conn PPCDIAGPORTA31 PPCDIAGPORTA31 <== PPC440 PPCDIAGPORTA31)
		)
		(element PLBPPCS0WRDBUS1 1
			(pin PLBPPCS0WRDBUS1 output)
			(conn PLBPPCS0WRDBUS1 PLBPPCS0WRDBUS1 ==> PPC440 PLBPPCS0WRDBUS1)
		)
		(element LLDMA0RXSRCRDYN 1
			(pin LLDMA0RXSRCRDYN output)
			(conn LLDMA0RXSRCRDYN LLDMA0RXSRCRDYN ==> PPC440 LLDMA0RXSRCRDYN)
		)
		(element PLBPPCS1WRDBUS57 1
			(pin PLBPPCS1WRDBUS57 output)
			(conn PLBPPCS1WRDBUS57 PLBPPCS1WRDBUS57 ==> PPC440 PLBPPCS1WRDBUS57)
		)
		(element PPCS1PLBRDDBUS33 1
			(pin PPCS1PLBRDDBUS33 input)
			(conn PPCS1PLBRDDBUS33 PPCS1PLBRDDBUS33 <== PPC440 PPCS1PLBRDDBUS33)
		)
		(element FCMAPURESULT2 1
			(pin FCMAPURESULT2 output)
			(conn FCMAPURESULT2 FCMAPURESULT2 ==> PPC440 FCMAPURESULT2)
		)
		(element PLBPPCMRDWDADDR1 1
			(pin PLBPPCMRDWDADDR1 output)
			(conn PLBPPCMRDWDADDR1 PLBPPCMRDWDADDR1 ==> PPC440 PLBPPCMRDWDADDR1)
		)
		(element PPCDIAGPORTA38 1
			(pin PPCDIAGPORTA38 input)
			(conn PPCDIAGPORTA38 PPCDIAGPORTA38 <== PPC440 PPCDIAGPORTA38)
		)
		(element PPCS1PLBRDDBUS32 1
			(pin PPCS1PLBRDDBUS32 input)
			(conn PPCS1PLBRDDBUS32 PPCS1PLBRDDBUS32 <== PPC440 PPCS1PLBRDDBUS32)
		)
		(element MCMIREADDATA34 1
			(pin MCMIREADDATA34 output)
			(conn MCMIREADDATA34 MCMIREADDATA34 ==> PPC440 MCMIREADDATA34)
		)
		(element FCMAPUSTOREDATA59 1
			(pin FCMAPUSTOREDATA59 output)
			(conn FCMAPUSTOREDATA59 FCMAPUSTOREDATA59 ==> PPC440 FCMAPUSTOREDATA59)
		)
		(element PPCS0PLBRDDBUS39 1
			(pin PPCS0PLBRDDBUS39 input)
			(conn PPCS0PLBRDDBUS39 PPCS0PLBRDDBUS39 <== PPC440 PPCS0PLBRDDBUS39)
		)
		(element DMA0LLTXD29 1
			(pin DMA0LLTXD29 input)
			(conn DMA0LLTXD29 DMA0LLTXD29 <== PPC440 DMA0LLTXD29)
		)
		(element APUFCMLOADDATA36 1
			(pin APUFCMLOADDATA36 input)
			(conn APUFCMLOADDATA36 APUFCMLOADDATA36 <== PPC440 APUFCMLOADDATA36)
		)
		(element MIMCADDRESS0 1
			(pin MIMCADDRESS0 input)
			(conn MIMCADDRESS0 MIMCADDRESS0 <== PPC440 MIMCADDRESS0)
		)
		(element PLBPPCS1ABUS16 1
			(pin PLBPPCS1ABUS16 output)
			(conn PLBPPCS1ABUS16 PLBPPCS1ABUS16 ==> PPC440 PLBPPCS1ABUS16)
		)
		(element FCMAPURESULT5 1
			(pin FCMAPURESULT5 output)
			(conn FCMAPURESULT5 FCMAPURESULT5 ==> PPC440 FCMAPURESULT5)
		)
		(element DCRPPCDSDBUSOUT2 1
			(pin DCRPPCDSDBUSOUT2 output)
			(conn DCRPPCDSDBUSOUT2 DCRPPCDSDBUSOUT2 ==> PPC440 DCRPPCDSDBUSOUT2)
		)
		(element PPCS0PLBRDDBUS102 1
			(pin PPCS0PLBRDDBUS102 input)
			(conn PPCS0PLBRDDBUS102 PPCS0PLBRDDBUS102 <== PPC440 PPCS0PLBRDDBUS102)
		)
		(element PPCMPLBUABUS29 1
			(pin PPCMPLBUABUS29 input)
			(conn PPCMPLBUABUS29 PPCMPLBUABUS29 <== PPC440 PPCMPLBUABUS29)
		)
		(element APUFCMLOADDATA1 1
			(pin APUFCMLOADDATA1 input)
			(conn APUFCMLOADDATA1 APUFCMLOADDATA1 <== PPC440 APUFCMLOADDATA1)
		)
		(element PLBPPCS0WRDBUS104 1
			(pin PLBPPCS0WRDBUS104 output)
			(conn PLBPPCS0WRDBUS104 PLBPPCS0WRDBUS104 ==> PPC440 PLBPPCS0WRDBUS104)
		)
		(element MCMIREADDATA109 1
			(pin MCMIREADDATA109 output)
			(conn MCMIREADDATA109 MCMIREADDATA109 ==> PPC440 MCMIREADDATA109)
		)
		(element PLBPPCMRDDBUS109 1
			(pin PLBPPCMRDDBUS109 output)
			(conn PLBPPCMRDDBUS109 PLBPPCMRDDBUS109 ==> PPC440 PLBPPCMRDDBUS109)
		)
		(element PLBPPCMRDDBUS60 1
			(pin PLBPPCMRDDBUS60 output)
			(conn PLBPPCMRDDBUS60 PLBPPCMRDDBUS60 ==> PPC440 PLBPPCMRDDBUS60)
		)
		(element PLBPPCMRDDBUS22 1
			(pin PLBPPCMRDDBUS22 output)
			(conn PLBPPCMRDDBUS22 PLBPPCMRDDBUS22 ==> PPC440 PLBPPCMRDDBUS22)
		)
		(element PLBPPCS1WRDBUS50 1
			(pin PLBPPCS1WRDBUS50 output)
			(conn PLBPPCS1WRDBUS50 PLBPPCS1WRDBUS50 ==> PPC440 PLBPPCS1WRDBUS50)
		)
		(element PPCMPLBWRDBUS9 1
			(pin PPCMPLBWRDBUS9 input)
			(conn PPCMPLBWRDBUS9 PPCMPLBWRDBUS9 <== PPC440 PPCMPLBWRDBUS9)
		)
		(element APUFCMRBDATA5 1
			(pin APUFCMRBDATA5 input)
			(conn APUFCMRBDATA5 APUFCMRBDATA5 <== PPC440 APUFCMRBDATA5)
		)
		(element PPCMPLBTATTRIBUTE0 1
			(pin PPCMPLBTATTRIBUTE0 input)
			(conn PPCMPLBTATTRIBUTE0 PPCMPLBTATTRIBUTE0 <== PPC440 PPCMPLBTATTRIBUTE0)
		)
		(element APUFCMLOADDATA105 1
			(pin APUFCMLOADDATA105 input)
			(conn APUFCMLOADDATA105 APUFCMLOADDATA105 <== PPC440 APUFCMLOADDATA105)
		)
		(element APUFCMLOADDATA18 1
			(pin APUFCMLOADDATA18 input)
			(conn APUFCMLOADDATA18 APUFCMLOADDATA18 <== PPC440 APUFCMLOADDATA18)
		)
		(element PPCS1PLBRDBTERM 1
			(pin PPCS1PLBRDBTERM input)
			(conn PPCS1PLBRDBTERM PPCS1PLBRDBTERM <== PPC440 PPCS1PLBRDBTERM)
		)
		(element LLDMA0RXD19 1
			(pin LLDMA0RXD19 output)
			(conn LLDMA0RXD19 LLDMA0RXD19 ==> PPC440 LLDMA0RXD19)
		)
		(element PPCMPLBWRDBUS118 1
			(pin PPCMPLBWRDBUS118 input)
			(conn PPCMPLBWRDBUS118 PPCMPLBWRDBUS118 <== PPC440 PPCMPLBWRDBUS118)
		)
		(element DMA0LLTXD2 1
			(pin DMA0LLTXD2 input)
			(conn DMA0LLTXD2 DMA0LLTXD2 <== PPC440 DMA0LLTXD2)
		)
		(element PLBPPCMRDDBUS86 1
			(pin PLBPPCMRDDBUS86 output)
			(conn PLBPPCMRDDBUS86 PLBPPCMRDDBUS86 ==> PPC440 PLBPPCMRDDBUS86)
		)
		(element PLBPPCS0WRDBUS66 1
			(pin PLBPPCS0WRDBUS66 output)
			(conn PLBPPCS0WRDBUS66 PLBPPCS0WRDBUS66 ==> PPC440 PLBPPCS0WRDBUS66)
		)
		(element C440TRCTRIGGEREVENTTYPE7 1
			(pin C440TRCTRIGGEREVENTTYPE7 input)
			(conn C440TRCTRIGGEREVENTTYPE7 C440TRCTRIGGEREVENTTYPE7 <== PPC440 C440TRCTRIGGEREVENTTYPE7)
		)
		(element PPCS1_WIDTH_128N64 0
			(cfg FALSE TRUE)
		)
		(element CLOCK_DELAY 0
			(cfg FALSE TRUE)
		)
		(element FCMAPUSTOREDATA110 1
			(pin FCMAPUSTOREDATA110 output)
			(conn FCMAPUSTOREDATA110 FCMAPUSTOREDATA110 ==> PPC440 FCMAPUSTOREDATA110)
		)
		(element DCRPPCDSDBUSOUT11 1
			(pin DCRPPCDSDBUSOUT11 output)
			(conn DCRPPCDSDBUSOUT11 DCRPPCDSDBUSOUT11 ==> PPC440 DCRPPCDSDBUSOUT11)
		)
		(element TSTPPCSCANIN13 1
			(pin TSTPPCSCANIN13 output)
			(conn TSTPPCSCANIN13 TSTPPCSCANIN13 ==> PPC440 TSTPPCSCANIN13)
		)
		(element PLBPPCS0MASTERID0 1
			(pin PLBPPCS0MASTERID0 output)
			(conn PLBPPCS0MASTERID0 PLBPPCS0MASTERID0 ==> PPC440 PLBPPCS0MASTERID0)
		)
		(element MCMIREADDATA120 1
			(pin MCMIREADDATA120 output)
			(conn MCMIREADDATA120 MCMIREADDATA120 ==> PPC440 MCMIREADDATA120)
		)
		(element PLBPPCMRDDBUS105 1
			(pin PLBPPCMRDDBUS105 output)
			(conn PLBPPCMRDDBUS105 PLBPPCMRDDBUS105 ==> PPC440 PLBPPCMRDDBUS105)
		)
		(element PPCMPLBWRDBUS36 1
			(pin PPCMPLBWRDBUS36 input)
			(conn PPCMPLBWRDBUS36 PPCMPLBWRDBUS36 <== PPC440 PPCMPLBWRDBUS36)
		)
		(element APUFCMINSTRUCTION28 1
			(pin APUFCMINSTRUCTION28 input)
			(conn APUFCMINSTRUCTION28 APUFCMINSTRUCTION28 <== PPC440 APUFCMINSTRUCTION28)
		)
		(element PLBPPCMRDDBUS33 1
			(pin PLBPPCMRDDBUS33 output)
			(conn PLBPPCMRDDBUS33 PLBPPCMRDDBUS33 ==> PPC440 PLBPPCMRDDBUS33)
		)
		(element MIMCWRITEDATA5 1
			(pin MIMCWRITEDATA5 input)
			(conn MIMCWRITEDATA5 MIMCWRITEDATA5 <== PPC440 MIMCWRITEDATA5)
		)
		(element PLBPPCMRDDBUS8 1
			(pin PLBPPCMRDDBUS8 output)
			(conn PLBPPCMRDDBUS8 PLBPPCMRDDBUS8 ==> PPC440 PLBPPCMRDDBUS8)
		)
		(element DMA2LLTXEOFN 1
			(pin DMA2LLTXEOFN input)
			(conn DMA2LLTXEOFN DMA2LLTXEOFN <== PPC440 DMA2LLTXEOFN)
		)
		(element APUFCMLOADDATA11 1
			(pin APUFCMLOADDATA11 input)
			(conn APUFCMLOADDATA11 APUFCMLOADDATA11 <== PPC440 APUFCMLOADDATA11)
		)
		(element PPCDIAGPORTA3 1
			(pin PPCDIAGPORTA3 input)
			(conn PPCDIAGPORTA3 PPCDIAGPORTA3 <== PPC440 PPCDIAGPORTA3)
		)
		(element PPCS1PLBADDRACK 1
			(pin PPCS1PLBADDRACK input)
			(conn PPCS1PLBADDRACK PPCS1PLBADDRACK <== PPC440 PPCS1PLBADDRACK)
		)
		(element LLDMA3RXD17 1
			(pin LLDMA3RXD17 output)
			(conn LLDMA3RXD17 LLDMA3RXD17 ==> PPC440 LLDMA3RXD17)
		)
		(element MCMIREADDATA111 1
			(pin MCMIREADDATA111 output)
			(conn MCMIREADDATA111 MCMIREADDATA111 ==> PPC440 MCMIREADDATA111)
		)
		(element PLBPPCMRDDBUS58 1
			(pin PLBPPCMRDDBUS58 output)
			(conn PLBPPCMRDDBUS58 PLBPPCMRDDBUS58 ==> PPC440 PLBPPCMRDDBUS58)
		)
		(element PLBPPCS1WRDBUS95 1
			(pin PLBPPCS1WRDBUS95 output)
			(conn PLBPPCS1WRDBUS95 PLBPPCS1WRDBUS95 ==> PPC440 PLBPPCS1WRDBUS95)
		)
		(element PLBPPCS1WRDBUS87 1
			(pin PLBPPCS1WRDBUS87 output)
			(conn PLBPPCS1WRDBUS87 PLBPPCS1WRDBUS87 ==> PPC440 PLBPPCS1WRDBUS87)
		)
		(element MIMCWRITEDATA16 1
			(pin MIMCWRITEDATA16 input)
			(conn MIMCWRITEDATA16 MIMCWRITEDATA16 <== PPC440 MIMCWRITEDATA16)
		)
		(element C440TRCEXECUTIONSTATUS4 1
			(pin C440TRCEXECUTIONSTATUS4 input)
			(conn C440TRCEXECUTIONSTATUS4 C440TRCEXECUTIONSTATUS4 <== PPC440 C440TRCEXECUTIONSTATUS4)
		)
		(element PPCS0PLBRDDBUS123 1
			(pin PPCS0PLBRDDBUS123 input)
			(conn PPCS0PLBRDDBUS123 PPCS0PLBRDDBUS123 <== PPC440 PPCS0PLBRDDBUS123)
		)
		(element PPCS0PLBRDWDADDR2 1
			(pin PPCS0PLBRDWDADDR2 input)
			(conn PPCS0PLBRDWDADDR2 PPCS0PLBRDWDADDR2 <== PPC440 PPCS0PLBRDWDADDR2)
		)
		(element LLDMA1RXD31 1
			(pin LLDMA1RXD31 output)
			(conn LLDMA1RXD31 LLDMA1RXD31 ==> PPC440 LLDMA1RXD31)
		)
		(element PPCS1PLBRDDBUS77 1
			(pin PPCS1PLBRDDBUS77 input)
			(conn PPCS1PLBRDDBUS77 PPCS1PLBRDDBUS77 <== PPC440 PPCS1PLBRDDBUS77)
		)
		(element FCMAPURESULT10 1
			(pin FCMAPURESULT10 output)
			(conn FCMAPURESULT10 FCMAPURESULT10 ==> PPC440 FCMAPURESULT10)
		)
		(element C440BISTFAILDCATOP 1
			(pin C440BISTFAILDCATOP input)
			(conn C440BISTFAILDCATOP C440BISTFAILDCATOP <== PPC440 C440BISTFAILDCATOP)
		)
		(element MCMIREADDATA99 1
			(pin MCMIREADDATA99 output)
			(conn MCMIREADDATA99 MCMIREADDATA99 ==> PPC440 MCMIREADDATA99)
		)
		(element PPCMPLBBE3 1
			(pin PPCMPLBBE3 input)
			(conn PPCMPLBBE3 PPCMPLBBE3 <== PPC440 PPCMPLBBE3)
		)
		(element PPCDIAGPORTB100 1
			(pin PPCDIAGPORTB100 input)
			(conn PPCDIAGPORTB100 PPCDIAGPORTB100 <== PPC440 PPCDIAGPORTB100)
		)
		(element CPMPPCS0PLBCLKINV 3
			(pin CPMPPCS0PLBCLK_B input)
			(pin CPMPPCS0PLBCLK input)
			(pin OUT output)
			(cfg CPMPPCS0PLBCLK_B CPMPPCS0PLBCLK)
			(conn CPMPPCS0PLBCLKINV OUT ==> PPC440 CPMPPCS0PLBCLK)
			(conn CPMPPCS0PLBCLKINV CPMPPCS0PLBCLK_B <== CPMPPCS0PLBCLK CPMPPCS0PLBCLK)
			(conn CPMPPCS0PLBCLKINV CPMPPCS0PLBCLK <== CPMPPCS0PLBCLK CPMPPCS0PLBCLK)
		)
		(element FCMAPURESULT23 1
			(pin FCMAPURESULT23 output)
			(conn FCMAPURESULT23 FCMAPURESULT23 ==> PPC440 FCMAPURESULT23)
		)
		(element APUFCMLOADDATA37 1
			(pin APUFCMLOADDATA37 input)
			(conn APUFCMLOADDATA37 APUFCMLOADDATA37 <== PPC440 APUFCMLOADDATA37)
		)
		(element DMA0LLTXSOPN 1
			(pin DMA0LLTXSOPN input)
			(conn DMA0LLTXSOPN DMA0LLTXSOPN <== PPC440 DMA0LLTXSOPN)
		)
		(element PPCDIAGPORTB85 1
			(pin PPCDIAGPORTB85 input)
			(conn PPCDIAGPORTB85 PPCDIAGPORTB85 <== PPC440 PPCDIAGPORTB85)
		)
		(element PLBPPCS1WRDBUS10 1
			(pin PLBPPCS1WRDBUS10 output)
			(conn PLBPPCS1WRDBUS10 PLBPPCS1WRDBUS10 ==> PPC440 PLBPPCS1WRDBUS10)
		)
		(element PPCS1PLBRDDBUS58 1
			(pin PPCS1PLBRDDBUS58 input)
			(conn PPCS1PLBRDDBUS58 PPCS1PLBRDDBUS58 <== PPC440 PPCS1PLBRDDBUS58)
		)
		(element MCMIREADDATA116 1
			(pin MCMIREADDATA116 output)
			(conn MCMIREADDATA116 MCMIREADDATA116 ==> PPC440 MCMIREADDATA116)
		)
		(element PPCS0PLBRDDBUS81 1
			(pin PPCS0PLBRDDBUS81 input)
			(conn PPCS0PLBRDDBUS81 PPCS0PLBRDDBUS81 <== PPC440 PPCS0PLBRDDBUS81)
		)
		(element DMA1LLTXD7 1
			(pin DMA1LLTXD7 input)
			(conn DMA1LLTXD7 DMA1LLTXD7 <== PPC440 DMA1LLTXD7)
		)
		(element PPCDIAGPORTC5 1
			(pin PPCDIAGPORTC5 input)
			(conn PPCDIAGPORTC5 PPCDIAGPORTC5 <== PPC440 PPCDIAGPORTC5)
		)
		(element FCMAPUSTOREDATA14 1
			(pin FCMAPUSTOREDATA14 output)
			(conn FCMAPUSTOREDATA14 FCMAPUSTOREDATA14 ==> PPC440 FCMAPUSTOREDATA14)
		)
		(element MIMCWRITEDATA21 1
			(pin MIMCWRITEDATA21 input)
			(conn MIMCWRITEDATA21 MIMCWRITEDATA21 <== PPC440 MIMCWRITEDATA21)
		)
		(element PLBPPCS0BE11 1
			(pin PLBPPCS0BE11 output)
			(conn PLBPPCS0BE11 PLBPPCS0BE11 ==> PPC440 PLBPPCS0BE11)
		)
		(element APUFCMRADATA24 1
			(pin APUFCMRADATA24 input)
			(conn APUFCMRADATA24 APUFCMRADATA24 <== PPC440 APUFCMRADATA24)
		)
		(element DMA3RXIRQ 1
			(pin DMA3RXIRQ input)
			(conn DMA3RXIRQ DMA3RXIRQ <== PPC440 DMA3RXIRQ)
		)
		(element PPCMPLBWRDBUS16 1
			(pin PPCMPLBWRDBUS16 input)
			(conn PPCMPLBWRDBUS16 PPCMPLBWRDBUS16 <== PPC440 PPCMPLBWRDBUS16)
		)
		(element DMA1LLTXD29 1
			(pin DMA1LLTXD29 input)
			(conn DMA1LLTXD29 DMA1LLTXD29 <== PPC440 DMA1LLTXD29)
		)
		(element PLBPPCMRDDBUS54 1
			(pin PLBPPCMRDDBUS54 output)
			(conn PLBPPCMRDDBUS54 PLBPPCMRDDBUS54 ==> PPC440 PLBPPCMRDDBUS54)
		)
		(element PPCMPLBWRDBUS72 1
			(pin PPCMPLBWRDBUS72 input)
			(conn PPCMPLBWRDBUS72 PPCMPLBWRDBUS72 <== PPC440 PPCMPLBWRDBUS72)
		)
		(element LLDMA3RXD6 1
			(pin LLDMA3RXD6 output)
			(conn LLDMA3RXD6 LLDMA3RXD6 ==> PPC440 LLDMA3RXD6)
		)
		(element MIMCBYTEENABLE12 1
			(pin MIMCBYTEENABLE12 input)
			(conn MIMCBYTEENABLE12 MIMCBYTEENABLE12 <== PPC440 MIMCBYTEENABLE12)
		)
		(element PLBPPCMRDDBUS13 1
			(pin PLBPPCMRDDBUS13 output)
			(conn PLBPPCMRDDBUS13 PLBPPCMRDDBUS13 ==> PPC440 PLBPPCMRDDBUS13)
		)
		(element PPCMPLBWRDBUS111 1
			(pin PPCMPLBWRDBUS111 input)
			(conn PPCMPLBWRDBUS111 PPCMPLBWRDBUS111 <== PPC440 PPCMPLBWRDBUS111)
		)
		(element DBGC440UNCONDDEBUGEVENT 1
			(pin DBGC440UNCONDDEBUGEVENT output)
			(conn DBGC440UNCONDDEBUGEVENT DBGC440UNCONDDEBUGEVENT ==> PPC440 DBGC440UNCONDDEBUGEVENT)
		)
		(element DMA1LLRXDSTRDYN 1
			(pin DMA1LLRXDSTRDYN input)
			(conn DMA1LLRXDSTRDYN DMA1LLRXDSTRDYN <== PPC440 DMA1LLRXDSTRDYN)
		)
		(element TIEC440PVRTEST21 1
			(pin TIEC440PVRTEST21 output)
			(conn TIEC440PVRTEST21 TIEC440PVRTEST21 ==> PPC440 TIEC440PVRTEST21)
		)
		(element PPCMPLBABUS16 1
			(pin PPCMPLBABUS16 input)
			(conn PPCMPLBABUS16 PPCMPLBABUS16 <== PPC440 PPCMPLBABUS16)
		)
		(element PLBPPCS0WRDBUS113 1
			(pin PLBPPCS0WRDBUS113 output)
			(conn PLBPPCS0WRDBUS113 PLBPPCS0WRDBUS113 ==> PPC440 PLBPPCS0WRDBUS113)
		)
		(element PLBPPCS1WRDBUS78 1
			(pin PLBPPCS1WRDBUS78 output)
			(conn PLBPPCS1WRDBUS78 PLBPPCS1WRDBUS78 ==> PPC440 PLBPPCS1WRDBUS78)
		)
		(element PLBPPCS0WRDBUS95 1
			(pin PLBPPCS0WRDBUS95 output)
			(conn PLBPPCS0WRDBUS95 PLBPPCS0WRDBUS95 ==> PPC440 PLBPPCS0WRDBUS95)
		)
		(element LLDMA1RXD6 1
			(pin LLDMA1RXD6 output)
			(conn LLDMA1RXD6 LLDMA1RXD6 ==> PPC440 LLDMA1RXD6)
		)
		(element TSTPPCSCANIN12 1
			(pin TSTPPCSCANIN12 output)
			(conn TSTPPCSCANIN12 TSTPPCSCANIN12 ==> PPC440 TSTPPCSCANIN12)
		)
		(element MCMIREADDATA30 1
			(pin MCMIREADDATA30 output)
			(conn MCMIREADDATA30 MCMIREADDATA30 ==> PPC440 MCMIREADDATA30)
		)
		(element FCMAPUSTOREDATA83 1
			(pin FCMAPUSTOREDATA83 output)
			(conn FCMAPUSTOREDATA83 FCMAPUSTOREDATA83 ==> PPC440 FCMAPUSTOREDATA83)
		)
		(element LLDMA0RXD24 1
			(pin LLDMA0RXD24 output)
			(conn LLDMA0RXD24 LLDMA0RXD24 ==> PPC440 LLDMA0RXD24)
		)
		(element PPCMPLBWRDBUS0 1
			(pin PPCMPLBWRDBUS0 input)
			(conn PPCMPLBWRDBUS0 PPCMPLBWRDBUS0 <== PPC440 PPCMPLBWRDBUS0)
		)
		(element PPCS0PLBRDDBUS114 1
			(pin PPCS0PLBRDDBUS114 input)
			(conn PPCS0PLBRDDBUS114 PPCS0PLBRDDBUS114 <== PPC440 PPCS0PLBRDDBUS114)
		)
		(element PLBPPCS0WRDBUS8 1
			(pin PLBPPCS0WRDBUS8 output)
			(conn PLBPPCS0WRDBUS8 PLBPPCS0WRDBUS8 ==> PPC440 PLBPPCS0WRDBUS8)
		)
		(element MCMIREADDATA15 1
			(pin MCMIREADDATA15 output)
			(conn MCMIREADDATA15 MCMIREADDATA15 ==> PPC440 MCMIREADDATA15)
		)
		(element MCMIREADDATA10 1
			(pin MCMIREADDATA10 output)
			(conn MCMIREADDATA10 MCMIREADDATA10 ==> PPC440 MCMIREADDATA10)
		)
		(element PPCS0_WIDTH_128N64 0
			(cfg FALSE TRUE)
		)
		(element DCRPPCDSABUS8 1
			(pin DCRPPCDSABUS8 output)
			(conn DCRPPCDSABUS8 DCRPPCDSABUS8 ==> PPC440 DCRPPCDSABUS8)
		)
		(element FCMAPUSTOREDATA43 1
			(pin FCMAPUSTOREDATA43 output)
			(conn FCMAPUSTOREDATA43 FCMAPUSTOREDATA43 ==> PPC440 FCMAPUSTOREDATA43)
		)
		(element PPCDMDCRDBUSOUT4 1
			(pin PPCDMDCRDBUSOUT4 input)
			(conn PPCDMDCRDBUSOUT4 PPCDMDCRDBUSOUT4 <== PPC440 PPCDMDCRDBUSOUT4)
		)
		(element MCMIREADDATA9 1
			(pin MCMIREADDATA9 output)
			(conn MCMIREADDATA9 MCMIREADDATA9 ==> PPC440 MCMIREADDATA9)
		)
		(element PPCMPLBWRDBUS46 1
			(pin PPCMPLBWRDBUS46 input)
			(conn PPCMPLBWRDBUS46 PPCMPLBWRDBUS46 <== PPC440 PPCMPLBWRDBUS46)
		)
		(element DMA0LLTXD30 1
			(pin DMA0LLTXD30 input)
			(conn DMA0LLTXD30 DMA0LLTXD30 <== PPC440 DMA0LLTXD30)
		)
		(element LLDMA1RXD14 1
			(pin LLDMA1RXD14 output)
			(conn LLDMA1RXD14 LLDMA1RXD14 ==> PPC440 LLDMA1RXD14)
		)
		(element APUFCMRADATA27 1
			(pin APUFCMRADATA27 input)
			(conn APUFCMRADATA27 APUFCMRADATA27 <== PPC440 APUFCMRADATA27)
		)
		(element PPCDIAGPORTA41 1
			(pin PPCDIAGPORTA41 input)
			(conn PPCDIAGPORTA41 PPCDIAGPORTA41 <== PPC440 PPCDIAGPORTA41)
		)
		(element CPMPPCS0PLBCLK 1
			(pin CPMPPCS0PLBCLK output)
			(conn CPMPPCS0PLBCLK CPMPPCS0PLBCLK ==> CPMPPCS0PLBCLKINV CPMPPCS0PLBCLK_B)
			(conn CPMPPCS0PLBCLK CPMPPCS0PLBCLK ==> CPMPPCS0PLBCLKINV CPMPPCS0PLBCLK)
		)
		(element MIMCWRITEDATA124 1
			(pin MIMCWRITEDATA124 input)
			(conn MIMCWRITEDATA124 MIMCWRITEDATA124 <== PPC440 MIMCWRITEDATA124)
		)
		(element PPCDIAGPORTC11 1
			(pin PPCDIAGPORTC11 input)
			(conn PPCDIAGPORTC11 PPCDIAGPORTC11 <== PPC440 PPCDIAGPORTC11)
		)
		(element PPCMPLBWRDBUS56 1
			(pin PPCMPLBWRDBUS56 input)
			(conn PPCMPLBWRDBUS56 PPCMPLBWRDBUS56 <== PPC440 PPCMPLBWRDBUS56)
		)
		(element PPCMPLBWRDBUS66 1
			(pin PPCMPLBWRDBUS66 input)
			(conn PPCMPLBWRDBUS66 PPCMPLBWRDBUS66 <== PPC440 PPCMPLBWRDBUS66)
		)
		(element APUFCMDECFPUOP 1
			(pin APUFCMDECFPUOP input)
			(conn APUFCMDECFPUOP APUFCMDECFPUOP <== PPC440 APUFCMDECFPUOP)
		)
		(element PLBPPCS1UABUS28 1
			(pin PLBPPCS1UABUS28 output)
			(conn PLBPPCS1UABUS28 PLBPPCS1UABUS28 ==> PPC440 PLBPPCS1UABUS28)
		)
		(element LLDMA0RXD5 1
			(pin LLDMA0RXD5 output)
			(conn LLDMA0RXD5 LLDMA0RXD5 ==> PPC440 LLDMA0RXD5)
		)
		(element PPCS1PLBRDDBUS91 1
			(pin PPCS1PLBRDDBUS91 input)
			(conn PPCS1PLBRDDBUS91 PPCS1PLBRDDBUS91 <== PPC440 PPCS1PLBRDDBUS91)
		)
		(element PPCMPLBWRDBUS19 1
			(pin PPCMPLBWRDBUS19 input)
			(conn PPCMPLBWRDBUS19 PPCMPLBWRDBUS19 <== PPC440 PPCMPLBWRDBUS19)
		)
		(element PPCDIAGPORTB20 1
			(pin PPCDIAGPORTB20 input)
			(conn PPCDIAGPORTB20 PPCDIAGPORTB20 <== PPC440 PPCDIAGPORTB20)
		)
		(element PLBPPCS0ABUS17 1
			(pin PLBPPCS0ABUS17 output)
			(conn PLBPPCS0ABUS17 PLBPPCS0ABUS17 ==> PPC440 PLBPPCS0ABUS17)
		)
		(element LLDMA0RXD7 1
			(pin LLDMA0RXD7 output)
			(conn LLDMA0RXD7 LLDMA0RXD7 ==> PPC440 LLDMA0RXD7)
		)
		(element APUFCMRADATA3 1
			(pin APUFCMRADATA3 input)
			(conn APUFCMRADATA3 APUFCMRADATA3 <== PPC440 APUFCMRADATA3)
		)
		(element PPCS1PLBRDDBUS68 1
			(pin PPCS1PLBRDDBUS68 input)
			(conn PPCS1PLBRDDBUS68 PPCS1PLBRDDBUS68 <== PPC440 PPCS1PLBRDDBUS68)
		)
		(element DMA2LLTXD8 1
			(pin DMA2LLTXD8 input)
			(conn DMA2LLTXD8 DMA2LLTXD8 <== PPC440 DMA2LLTXD8)
		)
		(element PPCMPLBUABUS31 1
			(pin PPCMPLBUABUS31 input)
			(conn PPCMPLBUABUS31 PPCMPLBUABUS31 <== PPC440 PPCMPLBUABUS31)
		)
		(element MCMIREADDATA75 1
			(pin MCMIREADDATA75 output)
			(conn MCMIREADDATA75 MCMIREADDATA75 ==> PPC440 MCMIREADDATA75)
		)
		(element TIEC440PVRTEST12 1
			(pin TIEC440PVRTEST12 output)
			(conn TIEC440PVRTEST12 TIEC440PVRTEST12 ==> PPC440 TIEC440PVRTEST12)
		)
		(element PPCS1PLBMIRQ2 1
			(pin PPCS1PLBMIRQ2 input)
			(conn PPCS1PLBMIRQ2 PPCS1PLBMIRQ2 <== PPC440 PPCS1PLBMIRQ2)
		)
		(element PPCS1PLBRDDBUS94 1
			(pin PPCS1PLBRDDBUS94 input)
			(conn PPCS1PLBRDDBUS94 PPCS1PLBRDDBUS94 <== PPC440 PPCS1PLBRDDBUS94)
		)
		(element MCMIREADDATA45 1
			(pin MCMIREADDATA45 output)
			(conn MCMIREADDATA45 MCMIREADDATA45 ==> PPC440 MCMIREADDATA45)
		)
		(element APUFCMRBDATA30 1
			(pin APUFCMRBDATA30 input)
			(conn APUFCMRBDATA30 APUFCMRBDATA30 <== PPC440 APUFCMRBDATA30)
		)
		(element PLBPPCS0WRPRIM 1
			(pin PLBPPCS0WRPRIM output)
			(conn PLBPPCS0WRPRIM PLBPPCS0WRPRIM ==> PPC440 PLBPPCS0WRPRIM)
		)
		(element MIMCWRITEDATA91 1
			(pin MIMCWRITEDATA91 input)
			(conn MIMCWRITEDATA91 MIMCWRITEDATA91 <== PPC440 MIMCWRITEDATA91)
		)
		(element PPCS0PLBRDDBUS73 1
			(pin PPCS0PLBRDDBUS73 input)
			(conn PPCS0PLBRDDBUS73 PPCS0PLBRDDBUS73 <== PPC440 PPCS0PLBRDDBUS73)
		)
		(element PLBPPCS0TATTRIBUTE10 1
			(pin PLBPPCS0TATTRIBUTE10 output)
			(conn PLBPPCS0TATTRIBUTE10 PLBPPCS0TATTRIBUTE10 ==> PPC440 PLBPPCS0TATTRIBUTE10)
		)
		(element PPCS0PLBRDDBUS72 1
			(pin PPCS0PLBRDDBUS72 input)
			(conn PPCS0PLBRDDBUS72 PPCS0PLBRDDBUS72 <== PPC440 PPCS0PLBRDDBUS72)
		)
		(element LLDMA0RXEOFN 1
			(pin LLDMA0RXEOFN output)
			(conn LLDMA0RXEOFN LLDMA0RXEOFN ==> PPC440 LLDMA0RXEOFN)
		)
		(element PPCDIAGPORTB60 1
			(pin PPCDIAGPORTB60 input)
			(conn PPCDIAGPORTB60 PPCDIAGPORTB60 <== PPC440 PPCDIAGPORTB60)
		)
		(element C440TRCTRACESTATUS4 1
			(pin C440TRCTRACESTATUS4 input)
			(conn C440TRCTRACESTATUS4 C440TRCTRACESTATUS4 <== PPC440 C440TRCTRACESTATUS4)
		)
		(element TIEC440PVRTEST9 1
			(pin TIEC440PVRTEST9 output)
			(conn TIEC440PVRTEST9 TIEC440PVRTEST9 ==> PPC440 TIEC440PVRTEST9)
		)
		(element FCMAPUSTOREDATA119 1
			(pin FCMAPUSTOREDATA119 output)
			(conn FCMAPUSTOREDATA119 FCMAPUSTOREDATA119 ==> PPC440 FCMAPUSTOREDATA119)
		)
		(element DCRPPCDSDBUSOUT7 1
			(pin DCRPPCDSDBUSOUT7 output)
			(conn DCRPPCDSDBUSOUT7 DCRPPCDSDBUSOUT7 ==> PPC440 DCRPPCDSDBUSOUT7)
		)
		(element PLBPPCS1WRDBUS117 1
			(pin PLBPPCS1WRDBUS117 output)
			(conn PLBPPCS1WRDBUS117 PLBPPCS1WRDBUS117 ==> PPC440 PLBPPCS1WRDBUS117)
		)
		(element PPCDIAGPORTA23 1
			(pin PPCDIAGPORTA23 input)
			(conn PPCDIAGPORTA23 PPCDIAGPORTA23 <== PPC440 PPCDIAGPORTA23)
		)
		(element PPCS0PLBRDDBUS79 1
			(pin PPCS0PLBRDDBUS79 input)
			(conn PPCS0PLBRDDBUS79 PPCS0PLBRDDBUS79 <== PPC440 PPCS0PLBRDDBUS79)
		)
		(element PLBPPCS0WRDBUS51 1
			(pin PLBPPCS0WRDBUS51 output)
			(conn PLBPPCS0WRDBUS51 PLBPPCS0WRDBUS51 ==> PPC440 PLBPPCS0WRDBUS51)
		)
		(element MCMIREADDATA2 1
			(pin MCMIREADDATA2 output)
			(conn MCMIREADDATA2 MCMIREADDATA2 ==> PPC440 MCMIREADDATA2)
		)
		(element PPCDIAGPORTB74 1
			(pin PPCDIAGPORTB74 input)
			(conn PPCDIAGPORTB74 PPCDIAGPORTB74 <== PPC440 PPCDIAGPORTB74)
		)
		(element LLDMA2RXD1 1
			(pin LLDMA2RXD1 output)
			(conn LLDMA2RXD1 LLDMA2RXD1 ==> PPC440 LLDMA2RXD1)
		)
		(element FCMAPUSTOREDATA92 1
			(pin FCMAPUSTOREDATA92 output)
			(conn FCMAPUSTOREDATA92 FCMAPUSTOREDATA92 ==> PPC440 FCMAPUSTOREDATA92)
		)
		(element MIMCWRITEDATA43 1
			(pin MIMCWRITEDATA43 input)
			(conn MIMCWRITEDATA43 MIMCWRITEDATA43 <== PPC440 MIMCWRITEDATA43)
		)
		(element FCMAPUSTOREDATA68 1
			(pin FCMAPUSTOREDATA68 output)
			(conn FCMAPUSTOREDATA68 FCMAPUSTOREDATA68 ==> PPC440 FCMAPUSTOREDATA68)
		)
		(element APUFCMLOADDATA94 1
			(pin APUFCMLOADDATA94 input)
			(conn APUFCMLOADDATA94 APUFCMLOADDATA94 <== PPC440 APUFCMLOADDATA94)
		)
		(element LLDMA2TXDSTRDYN 1
			(pin LLDMA2TXDSTRDYN output)
			(conn LLDMA2TXDSTRDYN LLDMA2TXDSTRDYN ==> PPC440 LLDMA2TXDSTRDYN)
		)
		(element PPCS1PLBRDDBUS11 1
			(pin PPCS1PLBRDDBUS11 input)
			(conn PPCS1PLBRDDBUS11 PPCS1PLBRDDBUS11 <== PPC440 PPCS1PLBRDDBUS11)
		)
		(element MIMCWRITEDATA105 1
			(pin MIMCWRITEDATA105 input)
			(conn MIMCWRITEDATA105 MIMCWRITEDATA105 <== PPC440 MIMCWRITEDATA105)
		)
		(element DMA2LLTXD28 1
			(pin DMA2LLTXD28 input)
			(conn DMA2LLTXD28 DMA2LLTXD28 <== PPC440 DMA2LLTXD28)
		)
		(element TIEC440DCURDURGENTPLBPRIO0 1
			(pin TIEC440DCURDURGENTPLBPRIO0 output)
			(conn TIEC440DCURDURGENTPLBPRIO0 TIEC440DCURDURGENTPLBPRIO0 ==> PPC440 TIEC440DCURDURGENTPLBPRIO0)
		)
		(element PPCS0PLBMRDERR1 1
			(pin PPCS0PLBMRDERR1 input)
			(conn PPCS0PLBMRDERR1 PPCS0PLBMRDERR1 <== PPC440 PPCS0PLBMRDERR1)
		)
		(element APUFCMLOADDATA7 1
			(pin APUFCMLOADDATA7 input)
			(conn APUFCMLOADDATA7 APUFCMLOADDATA7 <== PPC440 APUFCMLOADDATA7)
		)
		(element PLBPPCS0TATTRIBUTE6 1
			(pin PLBPPCS0TATTRIBUTE6 output)
			(conn PLBPPCS0TATTRIBUTE6 PLBPPCS0TATTRIBUTE6 ==> PPC440 PLBPPCS0TATTRIBUTE6)
		)
		(element PLBPPCMRDDBUS47 1
			(pin PLBPPCMRDDBUS47 output)
			(conn PLBPPCMRDDBUS47 PLBPPCMRDDBUS47 ==> PPC440 PLBPPCMRDDBUS47)
		)
		(element PPCDIAGPORTA17 1
			(pin PPCDIAGPORTA17 input)
			(conn PPCDIAGPORTA17 PPCDIAGPORTA17 <== PPC440 PPCDIAGPORTA17)
		)
		(element PPCDIAGPORTA18 1
			(pin PPCDIAGPORTA18 input)
			(conn PPCDIAGPORTA18 PPCDIAGPORTA18 <== PPC440 PPCDIAGPORTA18)
		)
		(element PLBPPCMRDDBUS114 1
			(pin PLBPPCMRDDBUS114 output)
			(conn PLBPPCMRDDBUS114 PLBPPCMRDDBUS114 ==> PPC440 PLBPPCMRDDBUS114)
		)
		(element PPCS1PLBMWRERR2 1
			(pin PPCS1PLBMWRERR2 input)
			(conn PPCS1PLBMWRERR2 PPCS1PLBMWRERR2 <== PPC440 PPCS1PLBMWRERR2)
		)
		(element PLBPPCS0WRDBUS119 1
			(pin PLBPPCS0WRDBUS119 output)
			(conn PLBPPCS0WRDBUS119 PLBPPCS0WRDBUS119 ==> PPC440 PLBPPCS0WRDBUS119)
		)
		(element PPCDIAGPORTB132 1
			(pin PPCDIAGPORTB132 input)
			(conn PPCDIAGPORTB132 PPCDIAGPORTB132 <== PPC440 PPCDIAGPORTB132)
		)
		(element PLBPPCS0WRDBUS59 1
			(pin PLBPPCS0WRDBUS59 output)
			(conn PLBPPCS0WRDBUS59 PLBPPCS0WRDBUS59 ==> PPC440 PLBPPCS0WRDBUS59)
		)
		(element FCMAPURESULT26 1
			(pin FCMAPURESULT26 output)
			(conn FCMAPURESULT26 FCMAPURESULT26 ==> PPC440 FCMAPURESULT26)
		)
		(element MIMCBYTEENABLE0 1
			(pin MIMCBYTEENABLE0 input)
			(conn MIMCBYTEENABLE0 MIMCBYTEENABLE0 <== PPC440 MIMCBYTEENABLE0)
		)
		(element TIEC440ERPNRESET1 1
			(pin TIEC440ERPNRESET1 output)
			(conn TIEC440ERPNRESET1 TIEC440ERPNRESET1 ==> PPC440 TIEC440ERPNRESET1)
		)
		(element MIMCADDRESS34 1
			(pin MIMCADDRESS34 input)
			(conn MIMCADDRESS34 MIMCADDRESS34 <== PPC440 MIMCADDRESS34)
		)
		(element APUFCMINSTRUCTION11 1
			(pin APUFCMINSTRUCTION11 input)
			(conn APUFCMINSTRUCTION11 APUFCMINSTRUCTION11 <== PPC440 APUFCMINSTRUCTION11)
		)
		(element PPCS0PLBRDDBUS23 1
			(pin PPCS0PLBRDDBUS23 input)
			(conn PPCS0PLBRDDBUS23 PPCS0PLBRDDBUS23 <== PPC440 PPCS0PLBRDDBUS23)
		)
		(element MIMCWRITEDATA108 1
			(pin MIMCWRITEDATA108 input)
			(conn MIMCWRITEDATA108 MIMCWRITEDATA108 <== PPC440 MIMCWRITEDATA108)
		)
		(element APUFCMLOADDATA97 1
			(pin APUFCMLOADDATA97 input)
			(conn APUFCMLOADDATA97 APUFCMLOADDATA97 <== PPC440 APUFCMLOADDATA97)
		)
		(element FCMAPUSTOREDATA71 1
			(pin FCMAPUSTOREDATA71 output)
			(conn FCMAPUSTOREDATA71 FCMAPUSTOREDATA71 ==> PPC440 FCMAPUSTOREDATA71)
		)
		(element MIMCWRITEDATA54 1
			(pin MIMCWRITEDATA54 input)
			(conn MIMCWRITEDATA54 MIMCWRITEDATA54 <== PPC440 MIMCWRITEDATA54)
		)
		(element APUFCMLOADDATA82 1
			(pin APUFCMLOADDATA82 input)
			(conn APUFCMLOADDATA82 APUFCMLOADDATA82 <== PPC440 APUFCMLOADDATA82)
		)
		(element PPCS0PLBADDRACK 1
			(pin PPCS0PLBADDRACK input)
			(conn PPCS0PLBADDRACK PPCS0PLBADDRACK <== PPC440 PPCS0PLBADDRACK)
		)
		(element APUFCMLOADDATA70 1
			(pin APUFCMLOADDATA70 input)
			(conn APUFCMLOADDATA70 APUFCMLOADDATA70 <== PPC440 APUFCMLOADDATA70)
		)
		(element PPCDIAGPORTB52 1
			(pin PPCDIAGPORTB52 input)
			(conn PPCDIAGPORTB52 PPCDIAGPORTB52 <== PPC440 PPCDIAGPORTB52)
		)
		(element MBISTC440CLK 1
			(pin MBISTC440CLK output)
			(conn MBISTC440CLK MBISTC440CLK ==> PPC440 MBISTC440CLK)
		)
		(element PLBPPCS0WRDBUS74 1
			(pin PLBPPCS0WRDBUS74 output)
			(conn PLBPPCS0WRDBUS74 PLBPPCS0WRDBUS74 ==> PPC440 PLBPPCS0WRDBUS74)
		)
		(element FCMAPUSTOREDATA107 1
			(pin FCMAPUSTOREDATA107 output)
			(conn FCMAPUSTOREDATA107 FCMAPUSTOREDATA107 ==> PPC440 FCMAPUSTOREDATA107)
		)
		(element MCMIREADDATA103 1
			(pin MCMIREADDATA103 output)
			(conn MCMIREADDATA103 MCMIREADDATA103 ==> PPC440 MCMIREADDATA103)
		)
		(element PPCDIAGPORTB119 1
			(pin PPCDIAGPORTB119 input)
			(conn PPCDIAGPORTB119 PPCDIAGPORTB119 <== PPC440 PPCDIAGPORTB119)
		)
		(element DMA1LLTXREM2 1
			(pin DMA1LLTXREM2 input)
			(conn DMA1LLTXREM2 DMA1LLTXREM2 <== PPC440 DMA1LLTXREM2)
		)
		(element PPCS0PLBRDDBUS68 1
			(pin PPCS0PLBRDDBUS68 input)
			(conn PPCS0PLBRDDBUS68 PPCS0PLBRDDBUS68 <== PPC440 PPCS0PLBRDDBUS68)
		)
		(element PPCDIAGPORTB49 1
			(pin PPCDIAGPORTB49 input)
			(conn PPCDIAGPORTB49 PPCDIAGPORTB49 <== PPC440 PPCDIAGPORTB49)
		)
		(element TSTPPCSCANIN8 1
			(pin TSTPPCSCANIN8 output)
			(conn TSTPPCSCANIN8 TSTPPCSCANIN8 ==> PPC440 TSTPPCSCANIN8)
		)
		(element LLDMA1RXD24 1
			(pin LLDMA1RXD24 output)
			(conn LLDMA1RXD24 LLDMA1RXD24 ==> PPC440 LLDMA1RXD24)
		)
		(element PPCMPLBTATTRIBUTE14 1
			(pin PPCMPLBTATTRIBUTE14 input)
			(conn PPCMPLBTATTRIBUTE14 PPCMPLBTATTRIBUTE14 <== PPC440 PPCMPLBTATTRIBUTE14)
		)
		(element DMA3LLTXD28 1
			(pin DMA3LLTXD28 input)
			(conn DMA3LLTXD28 DMA3LLTXD28 <== PPC440 DMA3LLTXD28)
		)
		(element C440TRCBRANCHSTATUS1 1
			(pin C440TRCBRANCHSTATUS1 input)
			(conn C440TRCBRANCHSTATUS1 C440TRCBRANCHSTATUS1 <== PPC440 C440TRCBRANCHSTATUS1)
		)
		(element MIMCWRITEDATA65 1
			(pin MIMCWRITEDATA65 input)
			(conn MIMCWRITEDATA65 MIMCWRITEDATA65 <== PPC440 MIMCWRITEDATA65)
		)
		(element PLBPPCS1ABUS3 1
			(pin PLBPPCS1ABUS3 output)
			(conn PLBPPCS1ABUS3 PLBPPCS1ABUS3 ==> PPC440 PLBPPCS1ABUS3)
		)
		(element APUFCMLOADDATA115 1
			(pin APUFCMLOADDATA115 input)
			(conn APUFCMLOADDATA115 APUFCMLOADDATA115 <== PPC440 APUFCMLOADDATA115)
		)
		(element DMA2LLTXD22 1
			(pin DMA2LLTXD22 input)
			(conn DMA2LLTXD22 DMA2LLTXD22 <== PPC440 DMA2LLTXD22)
		)
		(element DCRPPCDSDBUSOUT27 1
			(pin DCRPPCDSDBUSOUT27 output)
			(conn DCRPPCDSDBUSOUT27 DCRPPCDSDBUSOUT27 ==> PPC440 DCRPPCDSDBUSOUT27)
		)
		(element MIMCWRITEDATA24 1
			(pin MIMCWRITEDATA24 input)
			(conn MIMCWRITEDATA24 MIMCWRITEDATA24 <== PPC440 MIMCWRITEDATA24)
		)
		(element PPCMPLBABUS26 1
			(pin PPCMPLBABUS26 input)
			(conn PPCMPLBABUS26 PPCMPLBABUS26 <== PPC440 PPCMPLBABUS26)
		)
		(element PPCDSDCRDBUSIN1 1
			(pin PPCDSDCRDBUSIN1 input)
			(conn PPCDSDCRDBUSIN1 PPCDSDCRDBUSIN1 <== PPC440 PPCDSDCRDBUSIN1)
		)
		(element PPCMPLBWRDBUS82 1
			(pin PPCMPLBWRDBUS82 input)
			(conn PPCMPLBWRDBUS82 PPCMPLBWRDBUS82 <== PPC440 PPCMPLBWRDBUS82)
		)
		(element PPCDIAGPORTA9 1
			(pin PPCDIAGPORTA9 input)
			(conn PPCDIAGPORTA9 PPCDIAGPORTA9 <== PPC440 PPCDIAGPORTA9)
		)
		(element PPCS0PLBRDDBUS109 1
			(pin PPCS0PLBRDDBUS109 input)
			(conn PPCS0PLBRDDBUS109 PPCS0PLBRDDBUS109 <== PPC440 PPCS0PLBRDDBUS109)
		)
		(element BISTC440IRACCRST 1
			(pin BISTC440IRACCRST output)
			(conn BISTC440IRACCRST BISTC440IRACCRST ==> PPC440 BISTC440IRACCRST)
		)
		(element PPCDIAGPORTB28 1
			(pin PPCDIAGPORTB28 input)
			(conn PPCDIAGPORTB28 PPCDIAGPORTB28 <== PPC440 PPCDIAGPORTB28)
		)
		(element PPCDIAGPORTC3 1
			(pin PPCDIAGPORTC3 input)
			(conn PPCDIAGPORTC3 PPCDIAGPORTC3 <== PPC440 PPCDIAGPORTC3)
		)
		(element PLBPPCS1BE0 1
			(pin PLBPPCS1BE0 output)
			(conn PLBPPCS1BE0 PLBPPCS1BE0 ==> PPC440 PLBPPCS1BE0)
		)
		(element MIMCROWCONFLICT 1
			(pin MIMCROWCONFLICT input)
			(conn MIMCROWCONFLICT MIMCROWCONFLICT <== PPC440 MIMCROWCONFLICT)
		)
		(element PPCS1PLBRDDBUS84 1
			(pin PPCS1PLBRDDBUS84 input)
			(conn PPCS1PLBRDDBUS84 PPCS1PLBRDDBUS84 <== PPC440 PPCS1PLBRDDBUS84)
		)
		(element APUFCMLOADDATA79 1
			(pin APUFCMLOADDATA79 input)
			(conn APUFCMLOADDATA79 APUFCMLOADDATA79 <== PPC440 APUFCMLOADDATA79)
		)
		(element MIMCADDRESS24 1
			(pin MIMCADDRESS24 input)
			(conn MIMCADDRESS24 MIMCADDRESS24 <== PPC440 MIMCADDRESS24)
		)
		(element APUFCMINSTRUCTION29 1
			(pin APUFCMINSTRUCTION29 input)
			(conn APUFCMINSTRUCTION29 APUFCMINSTRUCTION29 <== PPC440 APUFCMINSTRUCTION29)
		)
		(element PPCDIAGPORTB123 1
			(pin PPCDIAGPORTB123 input)
			(conn PPCDIAGPORTB123 PPCDIAGPORTB123 <== PPC440 PPCDIAGPORTB123)
		)
		(element PPCMPLBWRDBUS84 1
			(pin PPCMPLBWRDBUS84 input)
			(conn PPCMPLBWRDBUS84 PPCMPLBWRDBUS84 <== PPC440 PPCMPLBWRDBUS84)
		)
		(element DMA3LLTXD20 1
			(pin DMA3LLTXD20 input)
			(conn DMA3LLTXD20 DMA3LLTXD20 <== PPC440 DMA3LLTXD20)
		)
		(element DMA1LLTXD19 1
			(pin DMA1LLTXD19 input)
			(conn DMA1LLTXD19 DMA1LLTXD19 <== PPC440 DMA1LLTXD19)
		)
		(element DCRPPCDSDBUSOUT3 1
			(pin DCRPPCDSDBUSOUT3 output)
			(conn DCRPPCDSDBUSOUT3 DCRPPCDSDBUSOUT3 ==> PPC440 DCRPPCDSDBUSOUT3)
		)
		(element PLBPPCS1WRDBUS35 1
			(pin PLBPPCS1WRDBUS35 output)
			(conn PLBPPCS1WRDBUS35 PLBPPCS1WRDBUS35 ==> PPC440 PLBPPCS1WRDBUS35)
		)
		(element PPCMPLBWRDBUS62 1
			(pin PPCMPLBWRDBUS62 input)
			(conn PPCMPLBWRDBUS62 PPCMPLBWRDBUS62 <== PPC440 PPCMPLBWRDBUS62)
		)
		(element PLBPPCS1TATTRIBUTE1 1
			(pin PLBPPCS1TATTRIBUTE1 output)
			(conn PLBPPCS1TATTRIBUTE1 PLBPPCS1TATTRIBUTE1 ==> PPC440 PLBPPCS1TATTRIBUTE1)
		)
		(element PPCS0PLBRDDBUS95 1
			(pin PPCS0PLBRDDBUS95 input)
			(conn PPCS0PLBRDDBUS95 PPCS0PLBRDDBUS95 <== PPC440 PPCS0PLBRDDBUS95)
		)
		(element PPCS1PLBWRDACK 1
			(pin PPCS1PLBWRDACK input)
			(conn PPCS1PLBWRDACK PPCS1PLBWRDACK <== PPC440 PPCS1PLBWRDACK)
		)
		(element PLBPPCMRDDBUS88 1
			(pin PLBPPCMRDDBUS88 output)
			(conn PLBPPCMRDDBUS88 PLBPPCMRDDBUS88 ==> PPC440 PLBPPCMRDDBUS88)
		)
		(element FCMAPUFPSCRFEX 1
			(pin FCMAPUFPSCRFEX output)
			(conn FCMAPUFPSCRFEX FCMAPUFPSCRFEX ==> PPC440 FCMAPUFPSCRFEX)
		)
		(element DMA2LLTXD21 1
			(pin DMA2LLTXD21 input)
			(conn DMA2LLTXD21 DMA2LLTXD21 <== PPC440 DMA2LLTXD21)
		)
		(element MCMIREADDATA62 1
			(pin MCMIREADDATA62 output)
			(conn MCMIREADDATA62 MCMIREADDATA62 ==> PPC440 MCMIREADDATA62)
		)
		(element PLBPPCS1WRDBUS97 1
			(pin PLBPPCS1WRDBUS97 output)
			(conn PLBPPCS1WRDBUS97 PLBPPCS1WRDBUS97 ==> PPC440 PLBPPCS1WRDBUS97)
		)
		(element PLBPPCS0WRDBUS69 1
			(pin PLBPPCS0WRDBUS69 output)
			(conn PLBPPCS0WRDBUS69 PLBPPCS0WRDBUS69 ==> PPC440 PLBPPCS0WRDBUS69)
		)
		(element C440BISTDONE 1
			(pin C440BISTDONE input)
			(conn C440BISTDONE C440BISTDONE <== PPC440 C440BISTDONE)
		)
		(element PPCS0PLBRDDBUS65 1
			(pin PPCS0PLBRDDBUS65 input)
			(conn PPCS0PLBRDDBUS65 PPCS0PLBRDDBUS65 <== PPC440 PPCS0PLBRDDBUS65)
		)
		(element PLBPPCS1ABUS31 1
			(pin PLBPPCS1ABUS31 output)
			(conn PLBPPCS1ABUS31 PLBPPCS1ABUS31 ==> PPC440 PLBPPCS1ABUS31)
		)
		(element PPCMPLBTYPE1 1
			(pin PPCMPLBTYPE1 input)
			(conn PPCMPLBTYPE1 PPCMPLBTYPE1 <== PPC440 PPCMPLBTYPE1)
		)
		(element APUFCMLOADDATA66 1
			(pin APUFCMLOADDATA66 input)
			(conn APUFCMLOADDATA66 APUFCMLOADDATA66 <== PPC440 APUFCMLOADDATA66)
		)
		(element DMA2LLTXD10 1
			(pin DMA2LLTXD10 input)
			(conn DMA2LLTXD10 DMA2LLTXD10 <== PPC440 DMA2LLTXD10)
		)
		(element FCMAPUSTOREDATA95 1
			(pin FCMAPUSTOREDATA95 output)
			(conn FCMAPUSTOREDATA95 FCMAPUSTOREDATA95 ==> PPC440 FCMAPUSTOREDATA95)
		)
		(element MCMIREADDATAERR 1
			(pin MCMIREADDATAERR output)
			(conn MCMIREADDATAERR MCMIREADDATAERR ==> PPC440 MCMIREADDATAERR)
		)
		(element PPCDIAGPORTB97 1
			(pin PPCDIAGPORTB97 input)
			(conn PPCDIAGPORTB97 PPCDIAGPORTB97 <== PPC440 PPCDIAGPORTB97)
		)
		(element PLBPPCMWRBTERM 1
			(pin PLBPPCMWRBTERM output)
			(conn PLBPPCMWRBTERM PLBPPCMWRBTERM ==> PPC440 PLBPPCMWRBTERM)
		)
		(element DMA1LLTXD4 1
			(pin DMA1LLTXD4 input)
			(conn DMA1LLTXD4 DMA1LLTXD4 <== PPC440 DMA1LLTXD4)
		)
		(element APUFCMINSTRUCTION19 1
			(pin APUFCMINSTRUCTION19 input)
			(conn APUFCMINSTRUCTION19 APUFCMINSTRUCTION19 <== PPC440 APUFCMINSTRUCTION19)
		)
		(element MIMCWRITEDATA90 1
			(pin MIMCWRITEDATA90 input)
			(conn MIMCWRITEDATA90 MIMCWRITEDATA90 <== PPC440 MIMCWRITEDATA90)
		)
		(element FCMAPUSTOREDATA30 1
			(pin FCMAPUSTOREDATA30 output)
			(conn FCMAPUSTOREDATA30 FCMAPUSTOREDATA30 ==> PPC440 FCMAPUSTOREDATA30)
		)
		(element APUFCMLOADDATA24 1
			(pin APUFCMLOADDATA24 input)
			(conn APUFCMLOADDATA24 APUFCMLOADDATA24 <== PPC440 APUFCMLOADDATA24)
		)
		(element PLBPPCMRDDBUS28 1
			(pin PLBPPCMRDDBUS28 output)
			(conn PLBPPCMRDDBUS28 PLBPPCMRDDBUS28 ==> PPC440 PLBPPCMRDDBUS28)
		)
		(element DMA1LLTXD11 1
			(pin DMA1LLTXD11 input)
			(conn DMA1LLTXD11 DMA1LLTXD11 <== PPC440 DMA1LLTXD11)
		)
		(element PLBPPCMRDDBUS91 1
			(pin PLBPPCMRDDBUS91 output)
			(conn PLBPPCMRDDBUS91 PLBPPCMRDDBUS91 ==> PPC440 PLBPPCMRDDBUS91)
		)
		(element PPCS0PLBRDDBUS99 1
			(pin PPCS0PLBRDDBUS99 input)
			(conn PPCS0PLBRDDBUS99 PPCS0PLBRDDBUS99 <== PPC440 PPCS0PLBRDDBUS99)
		)
		(element PLBPPCS1WRDBUS7 1
			(pin PLBPPCS1WRDBUS7 output)
			(conn PLBPPCS1WRDBUS7 PLBPPCS1WRDBUS7 ==> PPC440 PLBPPCS1WRDBUS7)
		)
		(element PPCMPLBTATTRIBUTE13 1
			(pin PPCMPLBTATTRIBUTE13 input)
			(conn PPCMPLBTATTRIBUTE13 PPCMPLBTATTRIBUTE13 <== PPC440 PPCMPLBTATTRIBUTE13)
		)
		(element PLBPPCS1WRDBUS114 1
			(pin PLBPPCS1WRDBUS114 output)
			(conn PLBPPCS1WRDBUS114 PLBPPCS1WRDBUS114 ==> PPC440 PLBPPCS1WRDBUS114)
		)
		(element PLBPPCS0ABUS29 1
			(pin PLBPPCS0ABUS29 output)
			(conn PLBPPCS0ABUS29 PLBPPCS0ABUS29 ==> PPC440 PLBPPCS0ABUS29)
		)
		(element APUFCMLOADDATA48 1
			(pin APUFCMLOADDATA48 input)
			(conn APUFCMLOADDATA48 APUFCMLOADDATA48 <== PPC440 APUFCMLOADDATA48)
		)
		(element PLBPPCS1WRDBUS40 1
			(pin PLBPPCS1WRDBUS40 output)
			(conn PLBPPCS1WRDBUS40 PLBPPCS1WRDBUS40 ==> PPC440 PLBPPCS1WRDBUS40)
		)
		(element PLBPPCS1WRDBUS66 1
			(pin PLBPPCS1WRDBUS66 output)
			(conn PLBPPCS1WRDBUS66 PLBPPCS1WRDBUS66 ==> PPC440 PLBPPCS1WRDBUS66)
		)
		(element PPCDIAGPORTA37 1
			(pin PPCDIAGPORTA37 input)
			(conn PPCDIAGPORTA37 PPCDIAGPORTA37 <== PPC440 PPCDIAGPORTA37)
		)
		(element PPCDSDCRDBUSIN31 1
			(pin PPCDSDCRDBUSIN31 input)
			(conn PPCDSDCRDBUSIN31 PPCDSDCRDBUSIN31 <== PPC440 PPCDSDCRDBUSIN31)
		)
		(element PPCS0PLBRDDBUS30 1
			(pin PPCS0PLBRDDBUS30 input)
			(conn PPCS0PLBRDDBUS30 PPCS0PLBRDDBUS30 <== PPC440 PPCS0PLBRDDBUS30)
		)
		(element PPCS0PLBMWRERR0 1
			(pin PPCS0PLBMWRERR0 input)
			(conn PPCS0PLBMWRERR0 PPCS0PLBMWRERR0 <== PPC440 PPCS0PLBMWRERR0)
		)
		(element LLDMA3RXD22 1
			(pin LLDMA3RXD22 output)
			(conn LLDMA3RXD22 LLDMA3RXD22 ==> PPC440 LLDMA3RXD22)
		)
		(element MIMCADDRESS30 1
			(pin MIMCADDRESS30 input)
			(conn MIMCADDRESS30 MIMCADDRESS30 <== PPC440 MIMCADDRESS30)
		)
		(element PPCS1PLBRDDBUS113 1
			(pin PPCS1PLBRDDBUS113 input)
			(conn PPCS1PLBRDDBUS113 PPCS1PLBRDDBUS113 <== PPC440 PPCS1PLBRDDBUS113)
		)
		(element MIMCADDRESS13 1
			(pin MIMCADDRESS13 input)
			(conn MIMCADDRESS13 MIMCADDRESS13 <== PPC440 MIMCADDRESS13)
		)
		(element APUFCMLOADDATA12 1
			(pin APUFCMLOADDATA12 input)
			(conn APUFCMLOADDATA12 APUFCMLOADDATA12 <== PPC440 APUFCMLOADDATA12)
		)
		(element PPCMPLBWRDBUS99 1
			(pin PPCMPLBWRDBUS99 input)
			(conn PPCMPLBWRDBUS99 PPCMPLBWRDBUS99 <== PPC440 PPCMPLBWRDBUS99)
		)
		(element PPCDIAGPORTB9 1
			(pin PPCDIAGPORTB9 input)
			(conn PPCDIAGPORTB9 PPCDIAGPORTB9 <== PPC440 PPCDIAGPORTB9)
		)
		(element APUFCMLOADDATA64 1
			(pin APUFCMLOADDATA64 input)
			(conn APUFCMLOADDATA64 APUFCMLOADDATA64 <== PPC440 APUFCMLOADDATA64)
		)
		(element FCMAPUSTOREDATA42 1
			(pin FCMAPUSTOREDATA42 output)
			(conn FCMAPUSTOREDATA42 FCMAPUSTOREDATA42 ==> PPC440 FCMAPUSTOREDATA42)
		)
		(element DMA1LLTXSOFN 1
			(pin DMA1LLTXSOFN input)
			(conn DMA1LLTXSOFN DMA1LLTXSOFN <== PPC440 DMA1LLTXSOFN)
		)
		(element C440DBGSYSTEMCONTROL5 1
			(pin C440DBGSYSTEMCONTROL5 input)
			(conn C440DBGSYSTEMCONTROL5 C440DBGSYSTEMCONTROL5 <== PPC440 C440DBGSYSTEMCONTROL5)
		)
		(element PLBPPCS1LOCKERR 1
			(pin PLBPPCS1LOCKERR output)
			(conn PLBPPCS1LOCKERR PLBPPCS1LOCKERR ==> PPC440 PLBPPCS1LOCKERR)
		)
		(element PPCDSDCRDBUSIN14 1
			(pin PPCDSDCRDBUSIN14 input)
			(conn PPCDSDCRDBUSIN14 PPCDSDCRDBUSIN14 <== PPC440 PPCDSDCRDBUSIN14)
		)
		(element PPCMPLBWRDBUS112 1
			(pin PPCMPLBWRDBUS112 input)
			(conn PPCMPLBWRDBUS112 PPCMPLBWRDBUS112 <== PPC440 PPCMPLBWRDBUS112)
		)
		(element PPCEICINTERCONNECTIRQ 1
			(pin PPCEICINTERCONNECTIRQ input)
			(conn PPCEICINTERCONNECTIRQ PPCEICINTERCONNECTIRQ <== PPC440 PPCEICINTERCONNECTIRQ)
		)
		(element LLDMA1RXSOFN 1
			(pin LLDMA1RXSOFN output)
			(conn LLDMA1RXSOFN LLDMA1RXSOFN ==> PPC440 LLDMA1RXSOFN)
		)
		(element LLDMA1RSTENGINEREQ 1
			(pin LLDMA1RSTENGINEREQ output)
			(conn LLDMA1RSTENGINEREQ LLDMA1RSTENGINEREQ ==> PPC440 LLDMA1RSTENGINEREQ)
		)
		(element PLBPPCS1WRDBUS108 1
			(pin PLBPPCS1WRDBUS108 output)
			(conn PLBPPCS1WRDBUS108 PLBPPCS1WRDBUS108 ==> PPC440 PLBPPCS1WRDBUS108)
		)
		(element DCRPPCDMDBUSIN5 1
			(pin DCRPPCDMDBUSIN5 output)
			(conn DCRPPCDMDBUSIN5 DCRPPCDMDBUSIN5 ==> PPC440 DCRPPCDMDBUSIN5)
		)
		(element PLBPPCMRDDBUS70 1
			(pin PLBPPCMRDDBUS70 output)
			(conn PLBPPCMRDDBUS70 PLBPPCMRDDBUS70 ==> PPC440 PLBPPCMRDDBUS70)
		)
		(element DCRPPCDSDBUSOUT17 1
			(pin DCRPPCDSDBUSOUT17 output)
			(conn DCRPPCDSDBUSOUT17 DCRPPCDSDBUSOUT17 ==> PPC440 DCRPPCDSDBUSOUT17)
		)
		(element PPCS1PLBRDDBUS88 1
			(pin PPCS1PLBRDDBUS88 input)
			(conn PPCS1PLBRDDBUS88 PPCS1PLBRDDBUS88 <== PPC440 PPCS1PLBRDDBUS88)
		)
		(element PPCDIAGPORTB23 1
			(pin PPCDIAGPORTB23 input)
			(conn PPCDIAGPORTB23 PPCDIAGPORTB23 <== PPC440 PPCDIAGPORTB23)
		)
		(element APUFCMRADATA7 1
			(pin APUFCMRADATA7 input)
			(conn APUFCMRADATA7 APUFCMRADATA7 <== PPC440 APUFCMRADATA7)
		)
		(element PPCDIAGPORTB44 1
			(pin PPCDIAGPORTB44 input)
			(conn PPCDIAGPORTB44 PPCDIAGPORTB44 <== PPC440 PPCDIAGPORTB44)
		)
		(element PLBPPCS0WRDBUS42 1
			(pin PLBPPCS0WRDBUS42 output)
			(conn PLBPPCS0WRDBUS42 PLBPPCS0WRDBUS42 ==> PPC440 PLBPPCS0WRDBUS42)
		)
		(element PPCMPLBWRDBUS27 1
			(pin PPCMPLBWRDBUS27 input)
			(conn PPCMPLBWRDBUS27 PPCMPLBWRDBUS27 <== PPC440 PPCMPLBWRDBUS27)
		)
		(element FCMAPUSTOREDATA21 1
			(pin FCMAPUSTOREDATA21 output)
			(conn FCMAPUSTOREDATA21 FCMAPUSTOREDATA21 ==> PPC440 FCMAPUSTOREDATA21)
		)
		(element PPCS0PLBRDDBUS50 1
			(pin PPCS0PLBRDDBUS50 input)
			(conn PPCS0PLBRDDBUS50 PPCS0PLBRDDBUS50 <== PPC440 PPCS0PLBRDDBUS50)
		)
		(element LLDMA1RXREM0 1
			(pin LLDMA1RXREM0 output)
			(conn LLDMA1RXREM0 LLDMA1RXREM0 ==> PPC440 LLDMA1RXREM0)
		)
		(element FCMAPURESULT24 1
			(pin FCMAPURESULT24 output)
			(conn FCMAPURESULT24 FCMAPURESULT24 ==> PPC440 FCMAPURESULT24)
		)
		(element PPCDIAGPORTA29 1
			(pin PPCDIAGPORTA29 input)
			(conn PPCDIAGPORTA29 PPCDIAGPORTA29 <== PPC440 PPCDIAGPORTA29)
		)
		(element PLBPPCS1WRDBUS121 1
			(pin PLBPPCS1WRDBUS121 output)
			(conn PLBPPCS1WRDBUS121 PLBPPCS1WRDBUS121 ==> PPC440 PLBPPCS1WRDBUS121)
		)
		(element PLBPPCS0BE8 1
			(pin PLBPPCS0BE8 output)
			(conn PLBPPCS0BE8 PLBPPCS0BE8 ==> PPC440 PLBPPCS0BE8)
		)
		(element DMA0LLTXD4 1
			(pin DMA0LLTXD4 input)
			(conn DMA0LLTXD4 DMA0LLTXD4 <== PPC440 DMA0LLTXD4)
		)
		(element PPCMPLBWRDBUS3 1
			(pin PPCMPLBWRDBUS3 input)
			(conn PPCMPLBWRDBUS3 PPCMPLBWRDBUS3 <== PPC440 PPCMPLBWRDBUS3)
		)
		(element PPCS0PLBMIRQ2 1
			(pin PPCS0PLBMIRQ2 input)
			(conn PPCS0PLBMIRQ2 PPCS0PLBMIRQ2 <== PPC440 PPCS0PLBMIRQ2)
		)
		(element DMA1LLRSTENGINEACK 1
			(pin DMA1LLRSTENGINEACK input)
			(conn DMA1LLRSTENGINEACK DMA1LLRSTENGINEACK <== PPC440 DMA1LLRSTENGINEACK)
		)
		(element DMA0LLTXD17 1
			(pin DMA0LLTXD17 input)
			(conn DMA0LLTXD17 DMA0LLTXD17 <== PPC440 DMA0LLTXD17)
		)
		(element DCRPPCDMDBUSIN2 1
			(pin DCRPPCDMDBUSIN2 output)
			(conn DCRPPCDMDBUSIN2 DCRPPCDMDBUSIN2 ==> PPC440 DCRPPCDMDBUSIN2)
		)
		(element PLBPPCS1WRDBUS124 1
			(pin PLBPPCS1WRDBUS124 output)
			(conn PLBPPCS1WRDBUS124 PLBPPCS1WRDBUS124 ==> PPC440 PLBPPCS1WRDBUS124)
		)
		(element FCMAPUSTOREDATA112 1
			(pin FCMAPUSTOREDATA112 output)
			(conn FCMAPUSTOREDATA112 FCMAPUSTOREDATA112 ==> PPC440 FCMAPUSTOREDATA112)
		)
		(element PPCDSDCRDBUSIN20 1
			(pin PPCDSDCRDBUSIN20 input)
			(conn PPCDSDCRDBUSIN20 PPCDSDCRDBUSIN20 <== PPC440 PPCDSDCRDBUSIN20)
		)
		(element PLBPPCS0WRDBUS56 1
			(pin PLBPPCS0WRDBUS56 output)
			(conn PLBPPCS0WRDBUS56 PLBPPCS0WRDBUS56 ==> PPC440 PLBPPCS0WRDBUS56)
		)
		(element DMA3LLTXSOFN 1
			(pin DMA3LLTXSOFN input)
			(conn DMA3LLTXSOFN DMA3LLTXSOFN <== PPC440 DMA3LLTXSOFN)
		)
		(element PPCS1PLBRDDBUS74 1
			(pin PPCS1PLBRDDBUS74 input)
			(conn PPCS1PLBRDDBUS74 PPCS1PLBRDDBUS74 <== PPC440 PPCS1PLBRDDBUS74)
		)
		(element TIEC440DCUWRSTOREPLBPRIO0 1
			(pin TIEC440DCUWRSTOREPLBPRIO0 output)
			(conn TIEC440DCUWRSTOREPLBPRIO0 TIEC440DCUWRSTOREPLBPRIO0 ==> PPC440 TIEC440DCUWRSTOREPLBPRIO0)
		)
		(element PPCDIAGPORTB63 1
			(pin PPCDIAGPORTB63 input)
			(conn PPCDIAGPORTB63 PPCDIAGPORTB63 <== PPC440 PPCDIAGPORTB63)
		)
		(element PLBPPCS1WRDBUS30 1
			(pin PLBPPCS1WRDBUS30 output)
			(conn PLBPPCS1WRDBUS30 PLBPPCS1WRDBUS30 ==> PPC440 PLBPPCS1WRDBUS30)
		)
		(element MCMIREADDATA33 1
			(pin MCMIREADDATA33 output)
			(conn MCMIREADDATA33 MCMIREADDATA33 ==> PPC440 MCMIREADDATA33)
		)
		(element PPCDIAGPORTB102 1
			(pin PPCDIAGPORTB102 input)
			(conn PPCDIAGPORTB102 PPCDIAGPORTB102 <== PPC440 PPCDIAGPORTB102)
		)
		(element PLBPPCMRDDBUS126 1
			(pin PLBPPCMRDDBUS126 output)
			(conn PLBPPCMRDDBUS126 PLBPPCMRDDBUS126 ==> PPC440 PLBPPCMRDDBUS126)
		)
		(element PLBPPCMSSIZE0 1
			(pin PLBPPCMSSIZE0 output)
			(conn PLBPPCMSSIZE0 PLBPPCMSSIZE0 ==> PPC440 PLBPPCMSSIZE0)
		)
		(element PLBPPCS0WRDBUS2 1
			(pin PLBPPCS0WRDBUS2 output)
			(conn PLBPPCS0WRDBUS2 PLBPPCS0WRDBUS2 ==> PPC440 PLBPPCS0WRDBUS2)
		)
		(element FCMAPUSTOREDATA54 1
			(pin FCMAPUSTOREDATA54 output)
			(conn FCMAPUSTOREDATA54 FCMAPUSTOREDATA54 ==> PPC440 FCMAPUSTOREDATA54)
		)
		(element PPCMPLBSIZE1 1
			(pin PPCMPLBSIZE1 input)
			(conn PPCMPLBSIZE1 PPCMPLBSIZE1 <== PPC440 PPCMPLBSIZE1)
		)
		(element PLBPPCS0WRDBUS9 1
			(pin PLBPPCS0WRDBUS9 output)
			(conn PLBPPCS0WRDBUS9 PLBPPCS0WRDBUS9 ==> PPC440 PLBPPCS0WRDBUS9)
		)
		(element MCMIREADDATA122 1
			(pin MCMIREADDATA122 output)
			(conn MCMIREADDATA122 MCMIREADDATA122 ==> PPC440 MCMIREADDATA122)
		)
		(element PPCS1PLBMRDERR2 1
			(pin PPCS1PLBMRDERR2 input)
			(conn PPCS1PLBMRDERR2 PPCS1PLBMRDERR2 <== PPC440 PPCS1PLBMRDERR2)
		)
		(element LLDMA3RXD12 1
			(pin LLDMA3RXD12 output)
			(conn LLDMA3RXD12 LLDMA3RXD12 ==> PPC440 LLDMA3RXD12)
		)
		(element PPCDIAGPORTB30 1
			(pin PPCDIAGPORTB30 input)
			(conn PPCDIAGPORTB30 PPCDIAGPORTB30 <== PPC440 PPCDIAGPORTB30)
		)
		(element PPCMPLBWRDBUS125 1
			(pin PPCMPLBWRDBUS125 input)
			(conn PPCMPLBWRDBUS125 PPCMPLBWRDBUS125 <== PPC440 PPCMPLBWRDBUS125)
		)
		(element MCMIREADDATA83 1
			(pin MCMIREADDATA83 output)
			(conn MCMIREADDATA83 MCMIREADDATA83 ==> PPC440 MCMIREADDATA83)
		)
		(element FCMAPUSTOREDATA125 1
			(pin FCMAPUSTOREDATA125 output)
			(conn FCMAPUSTOREDATA125 FCMAPUSTOREDATA125 ==> PPC440 FCMAPUSTOREDATA125)
		)
		(element APUFCMRADATA12 1
			(pin APUFCMRADATA12 input)
			(conn APUFCMRADATA12 APUFCMRADATA12 <== PPC440 APUFCMRADATA12)
		)
		(element MIMCWRITEDATA102 1
			(pin MIMCWRITEDATA102 input)
			(conn MIMCWRITEDATA102 MIMCWRITEDATA102 <== PPC440 MIMCWRITEDATA102)
		)
		(element PPCDMDCRDBUSOUT11 1
			(pin PPCDMDCRDBUSOUT11 input)
			(conn PPCDMDCRDBUSOUT11 PPCDMDCRDBUSOUT11 <== PPC440 PPCDMDCRDBUSOUT11)
		)
		(element MIMCWRITEDATA50 1
			(pin MIMCWRITEDATA50 input)
			(conn MIMCWRITEDATA50 MIMCWRITEDATA50 <== PPC440 MIMCWRITEDATA50)
		)
		(element PPCMPLBWRDBUS79 1
			(pin PPCMPLBWRDBUS79 input)
			(conn PPCMPLBWRDBUS79 PPCMPLBWRDBUS79 <== PPC440 PPCMPLBWRDBUS79)
		)
		(element DMA1LLTXD21 1
			(pin DMA1LLTXD21 input)
			(conn DMA1LLTXD21 DMA1LLTXD21 <== PPC440 DMA1LLTXD21)
		)
		(element DMA3LLTXD23 1
			(pin DMA3LLTXD23 input)
			(conn DMA3LLTXD23 DMA3LLTXD23 <== PPC440 DMA3LLTXD23)
		)
		(element APUFCMRBDATA11 1
			(pin APUFCMRBDATA11 input)
			(conn APUFCMRBDATA11 APUFCMRBDATA11 <== PPC440 APUFCMRBDATA11)
		)
		(element PLBPPCS0WRDBUS49 1
			(pin PLBPPCS0WRDBUS49 output)
			(conn PLBPPCS0WRDBUS49 PLBPPCS0WRDBUS49 ==> PPC440 PLBPPCS0WRDBUS49)
		)
		(element PLBPPCS1WRDBUS45 1
			(pin PLBPPCS1WRDBUS45 output)
			(conn PLBPPCS1WRDBUS45 PLBPPCS1WRDBUS45 ==> PPC440 PLBPPCS1WRDBUS45)
		)
		(element LLDMA1RXD8 1
			(pin LLDMA1RXD8 output)
			(conn LLDMA1RXD8 LLDMA1RXD8 ==> PPC440 LLDMA1RXD8)
		)
		(element DMA2LLTXD0 1
			(pin DMA2LLTXD0 input)
			(conn DMA2LLTXD0 DMA2LLTXD0 <== PPC440 DMA2LLTXD0)
		)
		(element PPCS1PLBRDDBUS21 1
			(pin PPCS1PLBRDDBUS21 input)
			(conn PPCS1PLBRDDBUS21 PPCS1PLBRDDBUS21 <== PPC440 PPCS1PLBRDDBUS21)
		)
		(element PPCS1PLBRDDBUS50 1
			(pin PPCS1PLBRDDBUS50 input)
			(conn PPCS1PLBRDDBUS50 PPCS1PLBRDDBUS50 <== PPC440 PPCS1PLBRDDBUS50)
		)
		(element APUFCMMSRFE0 1
			(pin APUFCMMSRFE0 input)
			(conn APUFCMMSRFE0 APUFCMMSRFE0 <== PPC440 APUFCMMSRFE0)
		)
		(element PLBPPCS1TATTRIBUTE12 1
			(pin PLBPPCS1TATTRIBUTE12 output)
			(conn PLBPPCS1TATTRIBUTE12 PLBPPCS1TATTRIBUTE12 ==> PPC440 PLBPPCS1TATTRIBUTE12)
		)
		(element DCRPPCDSABUS5 1
			(pin DCRPPCDSABUS5 output)
			(conn DCRPPCDSABUS5 DCRPPCDSABUS5 ==> PPC440 DCRPPCDSABUS5)
		)
		(element PPCS0PLBRDDBUS14 1
			(pin PPCS0PLBRDDBUS14 input)
			(conn PPCS0PLBRDDBUS14 PPCS0PLBRDDBUS14 <== PPC440 PPCS0PLBRDDBUS14)
		)
		(element PLBPPCS0ABORT 1
			(pin PLBPPCS0ABORT output)
			(conn PLBPPCS0ABORT PLBPPCS0ABORT ==> PPC440 PLBPPCS0ABORT)
		)
		(element PPCDIAGPORTB59 1
			(pin PPCDIAGPORTB59 input)
			(conn PPCDIAGPORTB59 PPCDIAGPORTB59 <== PPC440 PPCDIAGPORTB59)
		)
		(element PPCMPLBABUS18 1
			(pin PPCMPLBABUS18 input)
			(conn PPCMPLBABUS18 PPCMPLBABUS18 <== PPC440 PPCMPLBABUS18)
		)
		(element DMA3LLTXD3 1
			(pin DMA3LLTXD3 input)
			(conn DMA3LLTXD3 DMA3LLTXD3 <== PPC440 DMA3LLTXD3)
		)
		(element PPCMPLBWRDBUS90 1
			(pin PPCMPLBWRDBUS90 input)
			(conn PPCMPLBWRDBUS90 PPCMPLBWRDBUS90 <== PPC440 PPCMPLBWRDBUS90)
		)
		(element PLBPPCMRDDBUS34 1
			(pin PLBPPCMRDDBUS34 output)
			(conn PLBPPCMRDDBUS34 PLBPPCMRDDBUS34 ==> PPC440 PLBPPCMRDDBUS34)
		)
		(element DMA0LLTXD24 1
			(pin DMA0LLTXD24 input)
			(conn DMA0LLTXD24 DMA0LLTXD24 <== PPC440 DMA0LLTXD24)
		)
		(element TIEC440PVRTEST17 1
			(pin TIEC440PVRTEST17 output)
			(conn TIEC440PVRTEST17 TIEC440PVRTEST17 ==> PPC440 TIEC440PVRTEST17)
		)
		(element DMA3LLTXD2 1
			(pin DMA3LLTXD2 input)
			(conn DMA3LLTXD2 DMA3LLTXD2 <== PPC440 DMA3LLTXD2)
		)
		(element APUFCMDECSTORE 1
			(pin APUFCMDECSTORE input)
			(conn APUFCMDECSTORE APUFCMDECSTORE <== PPC440 APUFCMDECSTORE)
		)
		(element FCMAPURESULT11 1
			(pin FCMAPURESULT11 output)
			(conn FCMAPURESULT11 FCMAPURESULT11 ==> PPC440 FCMAPURESULT11)
		)
		(element PLBPPCS1BE14 1
			(pin PLBPPCS1BE14 output)
			(conn PLBPPCS1BE14 PLBPPCS1BE14 ==> PPC440 PLBPPCS1BE14)
		)
		(element TIEC440DCURDTOUCHPLBPRIO1 1
			(pin TIEC440DCURDTOUCHPLBPRIO1 output)
			(conn TIEC440DCURDTOUCHPLBPRIO1 TIEC440DCURDTOUCHPLBPRIO1 ==> PPC440 TIEC440DCURDTOUCHPLBPRIO1)
		)
		(element PLBPPCS1WRDBUS86 1
			(pin PLBPPCS1WRDBUS86 output)
			(conn PLBPPCS1WRDBUS86 PLBPPCS1WRDBUS86 ==> PPC440 PLBPPCS1WRDBUS86)
		)
		(element PLBPPCS0WRDBUS20 1
			(pin PLBPPCS0WRDBUS20 output)
			(conn PLBPPCS0WRDBUS20 PLBPPCS0WRDBUS20 ==> PPC440 PLBPPCS0WRDBUS20)
		)
		(element MCMIREADDATA50 1
			(pin MCMIREADDATA50 output)
			(conn MCMIREADDATA50 MCMIREADDATA50 ==> PPC440 MCMIREADDATA50)
		)
		(element APUFCMENDIAN 1
			(pin APUFCMENDIAN input)
			(conn APUFCMENDIAN APUFCMENDIAN <== PPC440 APUFCMENDIAN)
		)
		(element MIMCWRITEDATA29 1
			(pin MIMCWRITEDATA29 input)
			(conn MIMCWRITEDATA29 MIMCWRITEDATA29 <== PPC440 MIMCWRITEDATA29)
		)
		(element PPCDIAGPORTC6 1
			(pin PPCDIAGPORTC6 input)
			(conn PPCDIAGPORTC6 PPCDIAGPORTC6 <== PPC440 PPCDIAGPORTC6)
		)
		(element PPCS1PLBMRDERR3 1
			(pin PPCS1PLBMRDERR3 input)
			(conn PPCS1PLBMRDERR3 PPCS1PLBMRDERR3 <== PPC440 PPCS1PLBMRDERR3)
		)
		(element DMA3LLTXEOPN 1
			(pin DMA3LLTXEOPN input)
			(conn DMA3LLTXEOPN DMA3LLTXEOPN <== PPC440 DMA3LLTXEOPN)
		)
		(element PPCDMDCRDBUSOUT10 1
			(pin PPCDMDCRDBUSOUT10 input)
			(conn PPCDMDCRDBUSOUT10 PPCDMDCRDBUSOUT10 <== PPC440 PPCDMDCRDBUSOUT10)
		)
		(element PLBPPCMRDDBUS127 1
			(pin PLBPPCMRDDBUS127 output)
			(conn PLBPPCMRDDBUS127 PLBPPCMRDDBUS127 ==> PPC440 PLBPPCMRDDBUS127)
		)
		(element PLBPPCMRDDBUS104 1
			(pin PLBPPCMRDDBUS104 output)
			(conn PLBPPCMRDDBUS104 PLBPPCMRDDBUS104 ==> PPC440 PLBPPCMRDDBUS104)
		)
		(element PPCS1PLBRDDBUS73 1
			(pin PPCS1PLBRDDBUS73 input)
			(conn PPCS1PLBRDDBUS73 PPCS1PLBRDDBUS73 <== PPC440 PPCS1PLBRDDBUS73)
		)
		(element MIMCWRITEDATA79 1
			(pin MIMCWRITEDATA79 input)
			(conn MIMCWRITEDATA79 MIMCWRITEDATA79 <== PPC440 MIMCWRITEDATA79)
		)
		(element PLBPPCMRDDBUS57 1
			(pin PLBPPCMRDDBUS57 output)
			(conn PLBPPCMRDDBUS57 PLBPPCMRDDBUS57 ==> PPC440 PLBPPCMRDDBUS57)
		)
		(element MIMCWRITEDATA6 1
			(pin MIMCWRITEDATA6 input)
			(conn MIMCWRITEDATA6 MIMCWRITEDATA6 <== PPC440 MIMCWRITEDATA6)
		)
		(element LLDMA3RXD11 1
			(pin LLDMA3RXD11 output)
			(conn LLDMA3RXD11 LLDMA3RXD11 ==> PPC440 LLDMA3RXD11)
		)
		(element TIEC440PVRTEST1 1
			(pin TIEC440PVRTEST1 output)
			(conn TIEC440PVRTEST1 TIEC440PVRTEST1 ==> PPC440 TIEC440PVRTEST1)
		)
		(element MIMCREADNOTWRITE 1
			(pin MIMCREADNOTWRITE input)
			(conn MIMCREADNOTWRITE MIMCREADNOTWRITE <== PPC440 MIMCREADNOTWRITE)
		)
		(element LLDMA2RXD17 1
			(pin LLDMA2RXD17 output)
			(conn LLDMA2RXD17 LLDMA2RXD17 ==> PPC440 LLDMA2RXD17)
		)
		(element PPCDIAGPORTA2 1
			(pin PPCDIAGPORTA2 input)
			(conn PPCDIAGPORTA2 PPCDIAGPORTA2 <== PPC440 PPCDIAGPORTA2)
		)
		(element TRCC440TRACEDISABLE 1
			(pin TRCC440TRACEDISABLE output)
			(conn TRCC440TRACEDISABLE TRCC440TRACEDISABLE ==> PPC440 TRCC440TRACEDISABLE)
		)
		(element C440TRCBRANCHSTATUS2 1
			(pin C440TRCBRANCHSTATUS2 input)
			(conn C440TRCBRANCHSTATUS2 C440TRCBRANCHSTATUS2 <== PPC440 C440TRCBRANCHSTATUS2)
		)
		(element MCMIREADDATA98 1
			(pin MCMIREADDATA98 output)
			(conn MCMIREADDATA98 MCMIREADDATA98 ==> PPC440 MCMIREADDATA98)
		)
		(element PPCS1PLBRDDBUS121 1
			(pin PPCS1PLBRDDBUS121 input)
			(conn PPCS1PLBRDDBUS121 PPCS1PLBRDDBUS121 <== PPC440 PPCS1PLBRDDBUS121)
		)
		(element PPCDIAGPORTB47 1
			(pin PPCDIAGPORTB47 input)
			(conn PPCDIAGPORTB47 PPCDIAGPORTB47 <== PPC440 PPCDIAGPORTB47)
		)
		(element CPMFCMCLK 1
			(pin CPMFCMCLK output)
			(conn CPMFCMCLK CPMFCMCLK ==> CPMFCMCLKINV CPMFCMCLK_B)
			(conn CPMFCMCLK CPMFCMCLK ==> CPMFCMCLKINV CPMFCMCLK)
		)
		(element CPMC440CLK 1
			(pin CPMC440CLK output)
			(conn CPMC440CLK CPMC440CLK ==> CPMC440CLKINV CPMC440CLK_B)
			(conn CPMC440CLK CPMC440CLK ==> CPMC440CLKINV CPMC440CLK)
		)
		(element PLBPPCS0WRDBUS94 1
			(pin PLBPPCS0WRDBUS94 output)
			(conn PLBPPCS0WRDBUS94 PLBPPCS0WRDBUS94 ==> PPC440 PLBPPCS0WRDBUS94)
		)
		(element PLBPPCS1WRPENDREQ 1
			(pin PLBPPCS1WRPENDREQ output)
			(conn PLBPPCS1WRPENDREQ PLBPPCS1WRPENDREQ ==> PPC440 PLBPPCS1WRPENDREQ)
		)
		(element FCMAPUSTOREDATA13 1
			(pin FCMAPUSTOREDATA13 output)
			(conn FCMAPUSTOREDATA13 FCMAPUSTOREDATA13 ==> PPC440 FCMAPUSTOREDATA13)
		)
		(element PPCS1PLBRDDBUS78 1
			(pin PPCS1PLBRDDBUS78 input)
			(conn PPCS1PLBRDDBUS78 PPCS1PLBRDDBUS78 <== PPC440 PPCS1PLBRDDBUS78)
		)
		(element PLBPPCS1WRDBUS18 1
			(pin PLBPPCS1WRDBUS18 output)
			(conn PLBPPCS1WRDBUS18 PLBPPCS1WRDBUS18 ==> PPC440 PLBPPCS1WRDBUS18)
		)
		(element PPCMPLBBE2 1
			(pin PPCMPLBBE2 input)
			(conn PPCMPLBBE2 PPCMPLBBE2 <== PPC440 PPCMPLBBE2)
		)
		(element PPCS0PLBRDDBUS82 1
			(pin PPCS0PLBRDDBUS82 input)
			(conn PPCS0PLBRDDBUS82 PPCS0PLBRDDBUS82 <== PPC440 PPCS0PLBRDDBUS82)
		)
		(element PPCDIAGPORTB94 1
			(pin PPCDIAGPORTB94 input)
			(conn PPCDIAGPORTB94 PPCDIAGPORTB94 <== PPC440 PPCDIAGPORTB94)
		)
		(element MIMCBYTEENABLE6 1
			(pin MIMCBYTEENABLE6 input)
			(conn MIMCBYTEENABLE6 MIMCBYTEENABLE6 <== PPC440 MIMCBYTEENABLE6)
		)
		(element PPCCPMINTERCONNECTBUSY 1
			(pin PPCCPMINTERCONNECTBUSY input)
			(conn PPCCPMINTERCONNECTBUSY PPCCPMINTERCONNECTBUSY <== PPC440 PPCCPMINTERCONNECTBUSY)
		)
		(element MIMCWRITEDATA59 1
			(pin MIMCWRITEDATA59 input)
			(conn MIMCWRITEDATA59 MIMCWRITEDATA59 <== PPC440 MIMCWRITEDATA59)
		)
		(element MCMIREADDATA96 1
			(pin MCMIREADDATA96 output)
			(conn MCMIREADDATA96 MCMIREADDATA96 ==> PPC440 MCMIREADDATA96)
		)
		(element PPCDIAGPORTB4 1
			(pin PPCDIAGPORTB4 input)
			(conn PPCDIAGPORTB4 PPCDIAGPORTB4 <== PPC440 PPCDIAGPORTB4)
		)
		(element LLDMA3TXDSTRDYN 1
			(pin LLDMA3TXDSTRDYN output)
			(conn LLDMA3TXDSTRDYN LLDMA3TXDSTRDYN ==> PPC440 LLDMA3TXDSTRDYN)
		)
		(element PPCS1PLBRDDBUS57 1
			(pin PPCS1PLBRDDBUS57 input)
			(conn PPCS1PLBRDDBUS57 PPCS1PLBRDDBUS57 <== PPC440 PPCS1PLBRDDBUS57)
		)
		(element DCRPPCDSDBUSOUT16 1
			(pin DCRPPCDSDBUSOUT16 output)
			(conn DCRPPCDSDBUSOUT16 DCRPPCDSDBUSOUT16 ==> PPC440 DCRPPCDSDBUSOUT16)
		)
		(element PLBPPCS0WRDBUS120 1
			(pin PLBPPCS0WRDBUS120 output)
			(conn PLBPPCS0WRDBUS120 PLBPPCS0WRDBUS120 ==> PPC440 PLBPPCS0WRDBUS120)
		)
		(element MCMIREADDATA1 1
			(pin MCMIREADDATA1 output)
			(conn MCMIREADDATA1 MCMIREADDATA1 ==> PPC440 MCMIREADDATA1)
		)
		(element PPCMPLBWRDBUS71 1
			(pin PPCMPLBWRDBUS71 input)
			(conn PPCMPLBWRDBUS71 PPCMPLBWRDBUS71 <== PPC440 PPCMPLBWRDBUS71)
		)
		(element PPCDMDCRDBUSOUT20 1
			(pin PPCDMDCRDBUSOUT20 input)
			(conn PPCDMDCRDBUSOUT20 PPCDMDCRDBUSOUT20 <== PPC440 PPCDMDCRDBUSOUT20)
		)
		(element LLDMA2RXD25 1
			(pin LLDMA2RXD25 output)
			(conn LLDMA2RXD25 LLDMA2RXD25 ==> PPC440 LLDMA2RXD25)
		)
		(element APUFCMINSTRUCTION27 1
			(pin APUFCMINSTRUCTION27 input)
			(conn APUFCMINSTRUCTION27 APUFCMINSTRUCTION27 <== PPC440 APUFCMINSTRUCTION27)
		)
		(element PLBPPCS0ABUS1 1
			(pin PLBPPCS0ABUS1 output)
			(conn PLBPPCS0ABUS1 PLBPPCS0ABUS1 ==> PPC440 PLBPPCS0ABUS1)
		)
		(element PPCMPLBWRDBUS37 1
			(pin PPCMPLBWRDBUS37 input)
			(conn PPCMPLBWRDBUS37 PPCMPLBWRDBUS37 <== PPC440 PPCMPLBWRDBUS37)
		)
		(element MIMCBYTEENABLE11 1
			(pin MIMCBYTEENABLE11 input)
			(conn MIMCBYTEENABLE11 MIMCBYTEENABLE11 <== PPC440 MIMCBYTEENABLE11)
		)
		(element APUFCMLOADDATA56 1
			(pin APUFCMLOADDATA56 input)
			(conn APUFCMLOADDATA56 APUFCMLOADDATA56 <== PPC440 APUFCMLOADDATA56)
		)
		(element PPCS0PLBRDDBUS89 1
			(pin PPCS0PLBRDDBUS89 input)
			(conn PPCS0PLBRDDBUS89 PPCS0PLBRDDBUS89 <== PPC440 PPCS0PLBRDDBUS89)
		)
		(element LLDMA0RXD11 1
			(pin LLDMA0RXD11 output)
			(conn LLDMA0RXD11 LLDMA0RXD11 ==> PPC440 LLDMA0RXD11)
		)
		(element PPCDIAGPORTA30 1
			(pin PPCDIAGPORTA30 input)
			(conn PPCDIAGPORTA30 PPCDIAGPORTA30 <== PPC440 PPCDIAGPORTA30)
		)
		(element MIMCADDRESS1 1
			(pin MIMCADDRESS1 input)
			(conn MIMCADDRESS1 MIMCADDRESS1 <== PPC440 MIMCADDRESS1)
		)
		(element PPCDIAGPORTB108 1
			(pin PPCDIAGPORTB108 input)
			(conn PPCDIAGPORTB108 PPCDIAGPORTB108 <== PPC440 PPCDIAGPORTB108)
		)
		(element FCMAPUSTOREDATA122 1
			(pin FCMAPUSTOREDATA122 output)
			(conn FCMAPUSTOREDATA122 FCMAPUSTOREDATA122 ==> PPC440 FCMAPUSTOREDATA122)
		)
		(element FCMAPUSTOREDATA37 1
			(pin FCMAPUSTOREDATA37 output)
			(conn FCMAPUSTOREDATA37 FCMAPUSTOREDATA37 ==> PPC440 FCMAPUSTOREDATA37)
		)
		(element PLBPPCS1WRDBUS59 1
			(pin PLBPPCS1WRDBUS59 output)
			(conn PLBPPCS1WRDBUS59 PLBPPCS1WRDBUS59 ==> PPC440 PLBPPCS1WRDBUS59)
		)
		(element APUFCMLOADDATA19 1
			(pin APUFCMLOADDATA19 input)
			(conn APUFCMLOADDATA19 APUFCMLOADDATA19 <== PPC440 APUFCMLOADDATA19)
		)
		(element LLDMA3RXD5 1
			(pin LLDMA3RXD5 output)
			(conn LLDMA3RXD5 LLDMA3RXD5 ==> PPC440 LLDMA3RXD5)
		)
		(element PPCS1PLBRDDBUS7 1
			(pin PPCS1PLBRDDBUS7 input)
			(conn PPCS1PLBRDDBUS7 PPCS1PLBRDDBUS7 <== PPC440 PPCS1PLBRDDBUS7)
		)
		(element DCRPPCDSDBUSOUT8 1
			(pin DCRPPCDSDBUSOUT8 output)
			(conn DCRPPCDSDBUSOUT8 DCRPPCDSDBUSOUT8 ==> PPC440 DCRPPCDSDBUSOUT8)
		)
		(element PPCDIAGPORTA28 1
			(pin PPCDIAGPORTA28 input)
			(conn PPCDIAGPORTA28 PPCDIAGPORTA28 <== PPC440 PPCDIAGPORTA28)
		)
		(element PPCMPLBTATTRIBUTE1 1
			(pin PPCMPLBTATTRIBUTE1 input)
			(conn PPCMPLBTATTRIBUTE1 PPCMPLBTATTRIBUTE1 <== PPC440 PPCMPLBTATTRIBUTE1)
		)
		(element APUFCMINSTRUCTION5 1
			(pin APUFCMINSTRUCTION5 input)
			(conn APUFCMINSTRUCTION5 APUFCMINSTRUCTION5 <== PPC440 APUFCMINSTRUCTION5)
		)
		(element APUFCMRBDATA4 1
			(pin APUFCMRBDATA4 input)
			(conn APUFCMRBDATA4 APUFCMRBDATA4 <== PPC440 APUFCMRBDATA4)
		)
		(element MBISTC440STARTN 1
			(pin MBISTC440STARTN output)
			(conn MBISTC440STARTN MBISTC440STARTN ==> PPC440 MBISTC440STARTN)
		)
		(element PPCMPLBWRDBUS109 1
			(pin PPCMPLBWRDBUS109 input)
			(conn PPCMPLBWRDBUS109 PPCMPLBWRDBUS109 <== PPC440 PPCMPLBWRDBUS109)
		)
		(element PPCS1PLBRDDBUS34 1
			(pin PPCS1PLBRDDBUS34 input)
			(conn PPCS1PLBRDDBUS34 PPCS1PLBRDDBUS34 <== PPC440 PPCS1PLBRDDBUS34)
		)
		(element PPCMPLBTYPE2 1
			(pin PPCMPLBTYPE2 input)
			(conn PPCMPLBTYPE2 PPCMPLBTYPE2 <== PPC440 PPCMPLBTYPE2)
		)
		(element PLBPPCMRDDBUS71 1
			(pin PLBPPCMRDDBUS71 output)
			(conn PLBPPCMRDDBUS71 PLBPPCMRDDBUS71 ==> PPC440 PLBPPCMRDDBUS71)
		)
		(element PLBPPCMRDDBUS108 1
			(pin PLBPPCMRDDBUS108 output)
			(conn PLBPPCMRDDBUS108 PLBPPCMRDDBUS108 ==> PPC440 PLBPPCMRDDBUS108)
		)
		(element DMA1LLTXSOPN 1
			(pin DMA1LLTXSOPN input)
			(conn DMA1LLTXSOPN DMA1LLTXSOPN <== PPC440 DMA1LLTXSOPN)
		)
		(element TIEC440DCUWRURGENTPLBPRIO0 1
			(pin TIEC440DCUWRURGENTPLBPRIO0 output)
			(conn TIEC440DCUWRURGENTPLBPRIO0 TIEC440DCUWRURGENTPLBPRIO0 ==> PPC440 TIEC440DCUWRURGENTPLBPRIO0)
		)
		(element PPCS0PLBRDDBUS101 1
			(pin PPCS0PLBRDDBUS101 input)
			(conn PPCS0PLBRDDBUS101 PPCS0PLBRDDBUS101 <== PPC440 PPCS0PLBRDDBUS101)
		)
		(element PPCS1PLBRDDBUS106 1
			(pin PPCS1PLBRDDBUS106 input)
			(conn PPCS1PLBRDDBUS106 PPCS1PLBRDDBUS106 <== PPC440 PPCS1PLBRDDBUS106)
		)
		(element TIEC440DCUWRFLUSHPLBPRIO1 1
			(pin TIEC440DCUWRFLUSHPLBPRIO1 output)
			(conn TIEC440DCUWRFLUSHPLBPRIO1 TIEC440DCUWRFLUSHPLBPRIO1 ==> PPC440 TIEC440DCUWRFLUSHPLBPRIO1)
		)
		(element PPCMPLBWRDBUS119 1
			(pin PPCMPLBWRDBUS119 input)
			(conn PPCMPLBWRDBUS119 PPCMPLBWRDBUS119 <== PPC440 PPCMPLBWRDBUS119)
		)
		(element PPCDIAGPORTB101 1
			(pin PPCDIAGPORTB101 input)
			(conn PPCDIAGPORTB101 PPCDIAGPORTB101 <== PPC440 PPCDIAGPORTB101)
		)
		(element PPCS1PLBRDWDADDR2 1
			(pin PPCS1PLBRDWDADDR2 input)
			(conn PPCS1PLBRDWDADDR2 PPCS1PLBRDWDADDR2 <== PPC440 PPCS1PLBRDWDADDR2)
		)
		(element LLDMA0RXD18 1
			(pin LLDMA0RXD18 output)
			(conn LLDMA0RXD18 LLDMA0RXD18 ==> PPC440 LLDMA0RXD18)
		)
		(element PPCS0PLBRDDBUS38 1
			(pin PPCS0PLBRDDBUS38 input)
			(conn PPCS0PLBRDDBUS38 PPCS0PLBRDDBUS38 <== PPC440 PPCS0PLBRDDBUS38)
		)
		(element PLBPPCS1ABUS15 1
			(pin PLBPPCS1ABUS15 output)
			(conn PLBPPCS1ABUS15 PLBPPCS1ABUS15 ==> PPC440 PLBPPCS1ABUS15)
		)
		(element PLBPPCS1WRDBUS21 1
			(pin PLBPPCS1WRDBUS21 output)
			(conn PLBPPCS1WRDBUS21 PLBPPCS1WRDBUS21 ==> PPC440 PLBPPCS1WRDBUS21)
		)
		(element PLBPPCS0WRDBUS67 1
			(pin PLBPPCS0WRDBUS67 output)
			(conn PLBPPCS0WRDBUS67 PLBPPCS0WRDBUS67 ==> PPC440 PLBPPCS0WRDBUS67)
		)
		(element PLBPPCMRDWDADDR0 1
			(pin PLBPPCMRDWDADDR0 output)
			(conn PLBPPCMRDWDADDR0 PLBPPCMRDWDADDR0 ==> PPC440 PLBPPCMRDWDADDR0)
		)
		(element PPCS1PLBRDDBUS81 1
			(pin PPCS1PLBRDDBUS81 input)
			(conn PPCS1PLBRDDBUS81 PPCS1PLBRDDBUS81 <== PPC440 PPCS1PLBRDDBUS81)
		)
		(element PPCS0PLBRDDBUS100 1
			(pin PPCS0PLBRDDBUS100 input)
			(conn PPCS0PLBRDDBUS100 PPCS0PLBRDDBUS100 <== PPC440 PPCS0PLBRDDBUS100)
		)
		(element APUFCMLOADDATA2 1
			(pin APUFCMLOADDATA2 input)
			(conn APUFCMLOADDATA2 APUFCMLOADDATA2 <== PPC440 APUFCMLOADDATA2)
		)
		(element PPCS0PLBRDDBUS4 1
			(pin PPCS0PLBRDDBUS4 input)
			(conn PPCS0PLBRDDBUS4 PPCS0PLBRDDBUS4 <== PPC440 PPCS0PLBRDDBUS4)
		)
		(element PLBPPCS0WRDBUS103 1
			(pin PLBPPCS0WRDBUS103 output)
			(conn PLBPPCS0WRDBUS103 PLBPPCS0WRDBUS103 ==> PPC440 PLBPPCS0WRDBUS103)
		)
		(element PLBPPCS0WRDBUS84 1
			(pin PLBPPCS0WRDBUS84 output)
			(conn PLBPPCS0WRDBUS84 PLBPPCS0WRDBUS84 ==> PPC440 PLBPPCS0WRDBUS84)
		)
		(element PPCMPLBWRDBUS102 1
			(pin PPCMPLBWRDBUS102 input)
			(conn PPCMPLBWRDBUS102 PPCMPLBWRDBUS102 <== PPC440 PPCMPLBWRDBUS102)
		)
		(element PPCDSDCRDBUSIN21 1
			(pin PPCDSDCRDBUSIN21 input)
			(conn PPCDSDCRDBUSIN21 PPCDSDCRDBUSIN21 <== PPC440 PPCDSDCRDBUSIN21)
		)
		(element MCMIREADDATA108 1
			(pin MCMIREADDATA108 output)
			(conn MCMIREADDATA108 MCMIREADDATA108 ==> PPC440 MCMIREADDATA108)
		)
		(element FCMAPUSTOREDATA78 1
			(pin FCMAPUSTOREDATA78 output)
			(conn FCMAPUSTOREDATA78 FCMAPUSTOREDATA78 ==> PPC440 FCMAPUSTOREDATA78)
		)
		(element DCRPPCDMDBUSIN10 1
			(pin DCRPPCDMDBUSIN10 output)
			(conn DCRPPCDMDBUSIN10 DCRPPCDMDBUSIN10 ==> PPC440 DCRPPCDMDBUSIN10)
		)
		(element PPCS1PLBRDDBUS67 1
			(pin PPCS1PLBRDDBUS67 input)
			(conn PPCS1PLBRDDBUS67 PPCS1PLBRDDBUS67 <== PPC440 PPCS1PLBRDDBUS67)
		)
		(element C440TRCCYCLE 1
			(pin C440TRCCYCLE input)
			(conn C440TRCCYCLE C440TRCCYCLE <== PPC440 C440TRCCYCLE)
		)
		(element DMA2LLTXD7 1
			(pin DMA2LLTXD7 input)
			(conn DMA2LLTXD7 DMA2LLTXD7 <== PPC440 DMA2LLTXD7)
		)
		(element C440TRCTRIGGEREVENTTYPE6 1
			(pin C440TRCTRIGGEREVENTTYPE6 input)
			(conn C440TRCTRIGGEREVENTTYPE6 C440TRCTRIGGEREVENTTYPE6 <== PPC440 C440TRCTRIGGEREVENTTYPE6)
		)
		(element PPCMPLBWRDBUS65 1
			(pin PPCMPLBWRDBUS65 input)
			(conn PPCMPLBWRDBUS65 PPCMPLBWRDBUS65 <== PPC440 PPCMPLBWRDBUS65)
		)
		(element DMA2LLRSTENGINEACK 1
			(pin DMA2LLRSTENGINEACK input)
			(conn DMA2LLRSTENGINEACK DMA2LLRSTENGINEACK <== PPC440 DMA2LLRSTENGINEACK)
		)
		(element FCMAPUSTOREDATA3 1
			(pin FCMAPUSTOREDATA3 output)
			(conn FCMAPUSTOREDATA3 FCMAPUSTOREDATA3 ==> PPC440 FCMAPUSTOREDATA3)
		)
		(element PLBPPCS1WRPRIM 1
			(pin PLBPPCS1WRPRIM output)
			(conn PLBPPCS1WRPRIM PLBPPCS1WRPRIM ==> PPC440 PLBPPCS1WRPRIM)
		)
		(element APUFCMLOADDATA33 1
			(pin APUFCMLOADDATA33 input)
			(conn APUFCMLOADDATA33 APUFCMLOADDATA33 <== PPC440 APUFCMLOADDATA33)
		)
		(element MIMCADDRESSVALID 1
			(pin MIMCADDRESSVALID input)
			(conn MIMCADDRESSVALID MIMCADDRESSVALID <== PPC440 MIMCADDRESSVALID)
		)
		(element MCMIREADDATA42 1
			(pin MCMIREADDATA42 output)
			(conn MCMIREADDATA42 MCMIREADDATA42 ==> PPC440 MCMIREADDATA42)
		)
		(element PLBPPCS1WRDBUS52 1
			(pin PLBPPCS1WRDBUS52 output)
			(conn PLBPPCS1WRDBUS52 PLBPPCS1WRDBUS52 ==> PPC440 PLBPPCS1WRDBUS52)
		)
		(element PPCS0PLBRDDBUS74 1
			(pin PPCS0PLBRDDBUS74 input)
			(conn PPCS0PLBRDDBUS74 PPCS0PLBRDDBUS74 <== PPC440 PPCS0PLBRDDBUS74)
		)
		(element C440JTGTDO 1
			(pin C440JTGTDO input)
			(conn C440JTGTDO C440JTGTDO <== PPC440 C440JTGTDO)
		)
		(element APUFCMRADATA2 1
			(pin APUFCMRADATA2 input)
			(conn APUFCMRADATA2 APUFCMRADATA2 <== PPC440 APUFCMRADATA2)
		)
		(element TSTPPCSCANIN0 1
			(pin TSTPPCSCANIN0 output)
			(conn TSTPPCSCANIN0 TSTPPCSCANIN0 ==> PPC440 TSTPPCSCANIN0)
		)
		(element MIMCADDRESS23 1
			(pin MIMCADDRESS23 input)
			(conn MIMCADDRESS23 MIMCADDRESS23 <== PPC440 MIMCADDRESS23)
		)
		(element PLBPPCMRDDBUS115 1
			(pin PLBPPCMRDDBUS115 output)
			(conn PLBPPCMRDDBUS115 PLBPPCMRDDBUS115 ==> PPC440 PLBPPCMRDDBUS115)
		)
		(element PPCS1PLBRDDBUS93 1
			(pin PPCS1PLBRDDBUS93 input)
			(conn PPCS1PLBRDDBUS93 PPCS1PLBRDDBUS93 <== PPC440 PPCS1PLBRDDBUS93)
		)
		(element JTGC440TCKINV 3
			(pin JTGC440TCK_B input)
			(pin JTGC440TCK input)
			(pin OUT output)
			(cfg JTGC440TCK_B JTGC440TCK)
			(conn JTGC440TCKINV OUT ==> PPC440 JTGC440TCK)
			(conn JTGC440TCKINV JTGC440TCK_B <== JTGC440TCK JTGC440TCK)
			(conn JTGC440TCKINV JTGC440TCK <== JTGC440TCK JTGC440TCK)
		)
		(element PPCMPLBWRDBUS8 1
			(pin PPCMPLBWRDBUS8 input)
			(conn PPCMPLBWRDBUS8 PPCMPLBWRDBUS8 <== PPC440 PPCMPLBWRDBUS8)
		)
		(element LLDMA0RXD6 1
			(pin LLDMA0RXD6 output)
			(conn LLDMA0RXD6 LLDMA0RXD6 ==> PPC440 LLDMA0RXD6)
		)
		(element DMA1LLTXD22 1
			(pin DMA1LLTXD22 input)
			(conn DMA1LLTXD22 DMA1LLTXD22 <== PPC440 DMA1LLTXD22)
		)
		(element PLBPPCS0WRDBUS15 1
			(pin PLBPPCS0WRDBUS15 output)
			(conn PLBPPCS0WRDBUS15 PLBPPCS0WRDBUS15 ==> PPC440 PLBPPCS0WRDBUS15)
		)
		(element PPCMPLBWRDBUS13 1
			(pin PPCMPLBWRDBUS13 input)
			(conn PPCMPLBWRDBUS13 PPCMPLBWRDBUS13 <== PPC440 PPCMPLBWRDBUS13)
		)
		(element PPCMPLBWRDBUS60 1
			(pin PPCMPLBWRDBUS60 input)
			(conn PPCMPLBWRDBUS60 PPCMPLBWRDBUS60 <== PPC440 PPCMPLBWRDBUS60)
		)
		(element C440BISTFAILMMU 1
			(pin C440BISTFAILMMU input)
			(conn C440BISTFAILMMU C440BISTFAILMMU <== PPC440 C440BISTFAILMMU)
		)
		(element MIMCWRITEDATA3 1
			(pin MIMCWRITEDATA3 input)
			(conn MIMCWRITEDATA3 MIMCWRITEDATA3 <== PPC440 MIMCWRITEDATA3)
		)
		(element PLBPPCS0WRDBUS25 1
			(pin PLBPPCS0WRDBUS25 output)
			(conn PLBPPCS0WRDBUS25 PLBPPCS0WRDBUS25 ==> PPC440 PLBPPCS0WRDBUS25)
		)
		(element TIEC440PIR29 1
			(pin TIEC440PIR29 output)
			(conn TIEC440PIR29 TIEC440PIR29 ==> PPC440 TIEC440PIR29)
		)
		(element TIEC440PVRTEST8 1
			(pin TIEC440PVRTEST8 output)
			(conn TIEC440PVRTEST8 TIEC440PVRTEST8 ==> PPC440 TIEC440PVRTEST8)
		)
		(element PLBPPCS1WRDBUS28 1
			(pin PLBPPCS1WRDBUS28 output)
			(conn PLBPPCS1WRDBUS28 PLBPPCS1WRDBUS28 ==> PPC440 PLBPPCS1WRDBUS28)
		)
		(element MIMCWRITEDATA127 1
			(pin MIMCWRITEDATA127 input)
			(conn MIMCWRITEDATA127 MIMCWRITEDATA127 <== PPC440 MIMCWRITEDATA127)
		)
		(element LLDMA0RXD4 1
			(pin LLDMA0RXD4 output)
			(conn LLDMA0RXD4 LLDMA0RXD4 ==> PPC440 LLDMA0RXD4)
		)
		(element APUFCMRADATA17 1
			(pin APUFCMRADATA17 input)
			(conn APUFCMRADATA17 APUFCMRADATA17 <== PPC440 APUFCMRADATA17)
		)
		(element FCMAPURESULT4 1
			(pin FCMAPURESULT4 output)
			(conn FCMAPURESULT4 FCMAPURESULT4 ==> PPC440 FCMAPURESULT4)
		)
		(element APUFCMRBDATA24 1
			(pin APUFCMRBDATA24 input)
			(conn APUFCMRBDATA24 APUFCMRBDATA24 <== PPC440 APUFCMRBDATA24)
		)
		(element PLBPPCS1ABUS22 1
			(pin PLBPPCS1ABUS22 output)
			(conn PLBPPCS1ABUS22 PLBPPCS1ABUS22 ==> PPC440 PLBPPCS1ABUS22)
		)
		(element MCMIREADDATA119 1
			(pin MCMIREADDATA119 output)
			(conn MCMIREADDATA119 MCMIREADDATA119 ==> PPC440 MCMIREADDATA119)
		)
		(element PLBPPCS1WRDBUS11 1
			(pin PLBPPCS1WRDBUS11 output)
			(conn PLBPPCS1WRDBUS11 PLBPPCS1WRDBUS11 ==> PPC440 PLBPPCS1WRDBUS11)
		)
		(element FCMAPUSTOREDATA118 1
			(pin FCMAPUSTOREDATA118 output)
			(conn FCMAPUSTOREDATA118 FCMAPUSTOREDATA118 ==> PPC440 FCMAPUSTOREDATA118)
		)
		(element LLDMA2RXD0 1
			(pin LLDMA2RXD0 output)
			(conn LLDMA2RXD0 LLDMA2RXD0 ==> PPC440 LLDMA2RXD0)
		)
		(element PPCMPLBUABUS28 1
			(pin PPCMPLBUABUS28 input)
			(conn PPCMPLBUABUS28 PPCMPLBUABUS28 <== PPC440 PPCMPLBUABUS28)
		)
		(element PLBPPCS1WRDBUS6 1
			(pin PLBPPCS1WRDBUS6 output)
			(conn PLBPPCS1WRDBUS6 PLBPPCS1WRDBUS6 ==> PPC440 PLBPPCS1WRDBUS6)
		)
		(element PPCDIAGPORTB111 1
			(pin PPCDIAGPORTB111 input)
			(conn PPCDIAGPORTB111 PPCDIAGPORTB111 <== PPC440 PPCDIAGPORTB111)
		)
		(element MIMCWRITEDATA117 1
			(pin MIMCWRITEDATA117 input)
			(conn MIMCWRITEDATA117 MIMCWRITEDATA117 <== PPC440 MIMCWRITEDATA117)
		)
		(element PPCDMDCRDBUSOUT5 1
			(pin PPCDMDCRDBUSOUT5 input)
			(conn PPCDMDCRDBUSOUT5 PPCDMDCRDBUSOUT5 <== PPC440 PPCDMDCRDBUSOUT5)
		)
		(element DMA2LLTXD11 1
			(pin DMA2LLTXD11 input)
			(conn DMA2LLTXD11 DMA2LLTXD11 <== PPC440 DMA2LLTXD11)
		)
		(element PLBPPCMRDDBUS53 1
			(pin PLBPPCMRDDBUS53 output)
			(conn PLBPPCMRDDBUS53 PLBPPCMRDDBUS53 ==> PPC440 PLBPPCMRDDBUS53)
		)
		(element PPCS1PLBRDDBUS60 1
			(pin PPCS1PLBRDDBUS60 input)
			(conn PPCS1PLBRDDBUS60 PPCS1PLBRDDBUS60 <== PPC440 PPCS1PLBRDDBUS60)
		)
		(element APUFCMLOADDATA114 1
			(pin APUFCMLOADDATA114 input)
			(conn APUFCMLOADDATA114 APUFCMLOADDATA114 <== PPC440 APUFCMLOADDATA114)
		)
		(element FCMAPUSTOREDATA82 1
			(pin FCMAPUSTOREDATA82 output)
			(conn FCMAPUSTOREDATA82 FCMAPUSTOREDATA82 ==> PPC440 FCMAPUSTOREDATA82)
		)
		(element DCRPPCDMDBUSIN20 1
			(pin DCRPPCDMDBUSIN20 output)
			(conn DCRPPCDMDBUSIN20 DCRPPCDMDBUSIN20 ==> PPC440 DCRPPCDMDBUSIN20)
		)
		(element PPCDIAGPORTB84 1
			(pin PPCDIAGPORTB84 input)
			(conn PPCDIAGPORTB84 PPCDIAGPORTB84 <== PPC440 PPCDIAGPORTB84)
		)
		(element LLDMA0RXD25 1
			(pin LLDMA0RXD25 output)
			(conn LLDMA0RXD25 LLDMA0RXD25 ==> PPC440 LLDMA0RXD25)
		)
		(element TIEC440PVRTEST24 1
			(pin TIEC440PVRTEST24 output)
			(conn TIEC440PVRTEST24 TIEC440PVRTEST24 ==> PPC440 TIEC440PVRTEST24)
		)
		(element TSTPPCSCANIN11 1
			(pin TSTPPCSCANIN11 output)
			(conn TSTPPCSCANIN11 TSTPPCSCANIN11 ==> PPC440 TSTPPCSCANIN11)
		)
		(element PPCDIAGPORTA42 1
			(pin PPCDIAGPORTA42 input)
			(conn PPCDIAGPORTA42 PPCDIAGPORTA42 <== PPC440 PPCDIAGPORTA42)
		)
		(element TIEC440PVRTEST26 1
			(pin TIEC440PVRTEST26 output)
			(conn TIEC440PVRTEST26 TIEC440PVRTEST26 ==> PPC440 TIEC440PVRTEST26)
		)
		(element MCMIREADDATA76 1
			(pin MCMIREADDATA76 output)
			(conn MCMIREADDATA76 MCMIREADDATA76 ==> PPC440 MCMIREADDATA76)
		)
		(element PPCTSTSCANOUT12 1
			(pin PPCTSTSCANOUT12 input)
			(conn PPCTSTSCANOUT12 PPCTSTSCANOUT12 <== PPC440 PPCTSTSCANOUT12)
		)
		(element LLDMA1RXD7 1
			(pin LLDMA1RXD7 output)
			(conn LLDMA1RXD7 LLDMA1RXD7 ==> PPC440 LLDMA1RXD7)
		)
		(element PLBPPCS1ABUS29 1
			(pin PLBPPCS1ABUS29 output)
			(conn PLBPPCS1ABUS29 PLBPPCS1ABUS29 ==> PPC440 PLBPPCS1ABUS29)
		)
		(element PLBPPCS0WRDBUS114 1
			(pin PLBPPCS0WRDBUS114 output)
			(conn PLBPPCS0WRDBUS114 PLBPPCS0WRDBUS114 ==> PPC440 PLBPPCS0WRDBUS114)
		)
		(element DMA3LLTXD14 1
			(pin DMA3LLTXD14 input)
			(conn DMA3LLTXD14 DMA3LLTXD14 <== PPC440 DMA3LLTXD14)
		)
		(element APUFCMLOADDATA38 1
			(pin APUFCMLOADDATA38 input)
			(conn APUFCMLOADDATA38 APUFCMLOADDATA38 <== PPC440 APUFCMLOADDATA38)
		)
		(element TSTPPCSCANIN7 1
			(pin TSTPPCSCANIN7 output)
			(conn TSTPPCSCANIN7 TSTPPCSCANIN7 ==> PPC440 TSTPPCSCANIN7)
		)
		(element MIMCWRITEDATA99 1
			(pin MIMCWRITEDATA99 input)
			(conn MIMCWRITEDATA99 MIMCWRITEDATA99 <== PPC440 MIMCWRITEDATA99)
		)
		(element PPCMPLBWRDBUS50 1
			(pin PPCMPLBWRDBUS50 input)
			(conn PPCMPLBWRDBUS50 PPCMPLBWRDBUS50 <== PPC440 PPCMPLBWRDBUS50)
		)
		(element PLBPPCS0MASTERID1 1
			(pin PLBPPCS0MASTERID1 output)
			(conn PLBPPCS0MASTERID1 PLBPPCS0MASTERID1 ==> PPC440 PLBPPCS0MASTERID1)
		)
		(element APUFCMLOADDATA104 1
			(pin APUFCMLOADDATA104 input)
			(conn APUFCMLOADDATA104 APUFCMLOADDATA104 <== PPC440 APUFCMLOADDATA104)
		)
		(element PPCMPLBSIZE3 1
			(pin PPCMPLBSIZE3 input)
			(conn PPCMPLBSIZE3 PPCMPLBSIZE3 <== PPC440 PPCMPLBSIZE3)
		)
		(element PPCMPLBWRDBUS126 1
			(pin PPCMPLBWRDBUS126 input)
			(conn PPCMPLBWRDBUS126 PPCMPLBWRDBUS126 <== PPC440 PPCMPLBWRDBUS126)
		)
		(element DCRPPCDSABUS4 1
			(pin DCRPPCDSABUS4 output)
			(conn DCRPPCDSABUS4 DCRPPCDSABUS4 ==> PPC440 DCRPPCDSABUS4)
		)
		(element LLDMA0RSTENGINEREQ 1
			(pin LLDMA0RSTENGINEREQ output)
			(conn LLDMA0RSTENGINEREQ LLDMA0RSTENGINEREQ ==> PPC440 LLDMA0RSTENGINEREQ)
		)
		(element FCMAPUSTOREDATA106 1
			(pin FCMAPUSTOREDATA106 output)
			(conn FCMAPUSTOREDATA106 FCMAPUSTOREDATA106 ==> PPC440 FCMAPUSTOREDATA106)
		)
		(element PPCDMDCRDBUSOUT18 1
			(pin PPCDMDCRDBUSOUT18 input)
			(conn PPCDMDCRDBUSOUT18 PPCDMDCRDBUSOUT18 <== PPC440 PPCDMDCRDBUSOUT18)
		)
		(element PPCMPLBWRDBUS45 1
			(pin PPCMPLBWRDBUS45 input)
			(conn PPCMPLBWRDBUS45 PPCMPLBWRDBUS45 <== PPC440 PPCMPLBWRDBUS45)
		)
		(element PPCS0PLBRDDBUS49 1
			(pin PPCS0PLBRDDBUS49 input)
			(conn PPCS0PLBRDDBUS49 PPCS0PLBRDDBUS49 <== PPC440 PPCS0PLBRDDBUS49)
		)
		(element PPCDIAGPORTB48 1
			(pin PPCDIAGPORTB48 input)
			(conn PPCDIAGPORTB48 PPCDIAGPORTB48 <== PPC440 PPCDIAGPORTB48)
		)
		(element PLBPPCS1SIZE0 1
			(pin PLBPPCS1SIZE0 output)
			(conn PLBPPCS1SIZE0 PLBPPCS1SIZE0 ==> PPC440 PLBPPCS1SIZE0)
		)
		(element PLBPPCS0WRBURST 1
			(pin PLBPPCS0WRBURST output)
			(conn PLBPPCS0WRBURST PLBPPCS0WRBURST ==> PPC440 PLBPPCS0WRBURST)
		)
		(element MIMCWRITEDATA19 1
			(pin MIMCWRITEDATA19 input)
			(conn MIMCWRITEDATA19 MIMCWRITEDATA19 <== PPC440 MIMCWRITEDATA19)
		)
		(element MCMIREADDATA110 1
			(pin MCMIREADDATA110 output)
			(conn MCMIREADDATA110 MCMIREADDATA110 ==> PPC440 MCMIREADDATA110)
		)
		(element PPCS1PLBRDDBUS43 1
			(pin PPCS1PLBRDDBUS43 input)
			(conn PPCS1PLBRDDBUS43 PPCS1PLBRDDBUS43 <== PPC440 PPCS1PLBRDDBUS43)
		)
		(element PLBPPCS0WRDBUS125 1
			(pin PLBPPCS0WRDBUS125 output)
			(conn PLBPPCS0WRDBUS125 PLBPPCS0WRDBUS125 ==> PPC440 PLBPPCS0WRDBUS125)
		)
		(element FCMAPUSTOREDATA85 1
			(pin FCMAPUSTOREDATA85 output)
			(conn FCMAPUSTOREDATA85 FCMAPUSTOREDATA85 ==> PPC440 FCMAPUSTOREDATA85)
		)
		(element DMA1LLTXREM1 1
			(pin DMA1LLTXREM1 input)
			(conn DMA1LLTXREM1 DMA1LLTXREM1 <== PPC440 DMA1LLTXREM1)
		)
		(element PLBPPCMRDDBUS14 1
			(pin PLBPPCMRDDBUS14 output)
			(conn PLBPPCMRDDBUS14 PLBPPCMRDDBUS14 ==> PPC440 PLBPPCMRDDBUS14)
		)
		(element PPCMPLBWRDBUS30 1
			(pin PPCMPLBWRDBUS30 input)
			(conn PPCMPLBWRDBUS30 PPCMPLBWRDBUS30 <== PPC440 PPCMPLBWRDBUS30)
		)
		(element MCMIREADDATA16 1
			(pin MCMIREADDATA16 output)
			(conn MCMIREADDATA16 MCMIREADDATA16 ==> PPC440 MCMIREADDATA16)
		)
		(element APUFCMLOADDATA120 1
			(pin APUFCMLOADDATA120 input)
			(conn APUFCMLOADDATA120 APUFCMLOADDATA120 <== PPC440 APUFCMLOADDATA120)
		)
		(element TIEPPCOPENLATCHN 1
			(pin TIEPPCOPENLATCHN output)
			(conn TIEPPCOPENLATCHN TIEPPCOPENLATCHN ==> PPC440 TIEPPCOPENLATCHN)
		)
		(element MI_CONTROL_BIT6 0
			(cfg FALSE TRUE)
		)
	)
	(primitive_def RAMB18X2 250 286
		(pin WEBU7 WEBU7 input)
		(pin WEBU6 WEBU6 input)
		(pin WEBU5 WEBU5 input)
		(pin WEBU4 WEBU4 input)
		(pin WEBU3 WEBU3 input)
		(pin WEBU2 WEBU2 input)
		(pin WEBU1 WEBU1 input)
		(pin WEBU0 WEBU0 input)
		(pin WEBL7 WEBL7 input)
		(pin WEBL6 WEBL6 input)
		(pin WEBL5 WEBL5 input)
		(pin WEBL4 WEBL4 input)
		(pin WEBL3 WEBL3 input)
		(pin WEBL2 WEBL2 input)
		(pin WEBL1 WEBL1 input)
		(pin WEBL0 WEBL0 input)
		(pin WEAU3 WEAU3 input)
		(pin WEAU2 WEAU2 input)
		(pin WEAU1 WEAU1 input)
		(pin WEAU0 WEAU0 input)
		(pin WEAL3 WEAL3 input)
		(pin WEAL2 WEAL2 input)
		(pin WEAL1 WEAL1 input)
		(pin WEAL0 WEAL0 input)
		(pin SSRBU SSRBU input)
		(pin SSRBL SSRBL input)
		(pin SSRAU SSRAU input)
		(pin SSRAL SSRAL input)
		(pin REGCLKBU REGCLKBU input)
		(pin REGCLKBL REGCLKBL input)
		(pin REGCLKAU REGCLKAU input)
		(pin REGCLKAL REGCLKAL input)
		(pin REGCEBU REGCEBU input)
		(pin REGCEBL REGCEBL input)
		(pin REGCEAU REGCEAU input)
		(pin REGCEAL REGCEAL input)
		(pin ENBU ENBU input)
		(pin ENBL ENBL input)
		(pin ENAU ENAU input)
		(pin ENAL ENAL input)
		(pin DIPBU1 DIPBU1 input)
		(pin DIPBU0 DIPBU0 input)
		(pin DIPBL1 DIPBL1 input)
		(pin DIPBL0 DIPBL0 input)
		(pin DIPAU1 DIPAU1 input)
		(pin DIPAU0 DIPAU0 input)
		(pin DIPAL1 DIPAL1 input)
		(pin DIPAL0 DIPAL0 input)
		(pin DIBU15 DIBU15 input)
		(pin DIBU14 DIBU14 input)
		(pin DIBU13 DIBU13 input)
		(pin DIBU12 DIBU12 input)
		(pin DIBU11 DIBU11 input)
		(pin DIBU10 DIBU10 input)
		(pin DIBU9 DIBU9 input)
		(pin DIBU8 DIBU8 input)
		(pin DIBU7 DIBU7 input)
		(pin DIBU6 DIBU6 input)
		(pin DIBU5 DIBU5 input)
		(pin DIBU4 DIBU4 input)
		(pin DIBU3 DIBU3 input)
		(pin DIBU2 DIBU2 input)
		(pin DIBU1 DIBU1 input)
		(pin DIBU0 DIBU0 input)
		(pin DIBL15 DIBL15 input)
		(pin DIBL14 DIBL14 input)
		(pin DIBL13 DIBL13 input)
		(pin DIBL12 DIBL12 input)
		(pin DIBL11 DIBL11 input)
		(pin DIBL10 DIBL10 input)
		(pin DIBL9 DIBL9 input)
		(pin DIBL8 DIBL8 input)
		(pin DIBL7 DIBL7 input)
		(pin DIBL6 DIBL6 input)
		(pin DIBL5 DIBL5 input)
		(pin DIBL4 DIBL4 input)
		(pin DIBL3 DIBL3 input)
		(pin DIBL2 DIBL2 input)
		(pin DIBL1 DIBL1 input)
		(pin DIBL0 DIBL0 input)
		(pin DIAU15 DIAU15 input)
		(pin DIAU14 DIAU14 input)
		(pin DIAU13 DIAU13 input)
		(pin DIAU12 DIAU12 input)
		(pin DIAU11 DIAU11 input)
		(pin DIAU10 DIAU10 input)
		(pin DIAU9 DIAU9 input)
		(pin DIAU8 DIAU8 input)
		(pin DIAU7 DIAU7 input)
		(pin DIAU6 DIAU6 input)
		(pin DIAU5 DIAU5 input)
		(pin DIAU4 DIAU4 input)
		(pin DIAU3 DIAU3 input)
		(pin DIAU2 DIAU2 input)
		(pin DIAU1 DIAU1 input)
		(pin DIAU0 DIAU0 input)
		(pin DIAL15 DIAL15 input)
		(pin DIAL14 DIAL14 input)
		(pin DIAL13 DIAL13 input)
		(pin DIAL12 DIAL12 input)
		(pin DIAL11 DIAL11 input)
		(pin DIAL10 DIAL10 input)
		(pin DIAL9 DIAL9 input)
		(pin DIAL8 DIAL8 input)
		(pin DIAL7 DIAL7 input)
		(pin DIAL6 DIAL6 input)
		(pin DIAL5 DIAL5 input)
		(pin DIAL4 DIAL4 input)
		(pin DIAL3 DIAL3 input)
		(pin DIAL2 DIAL2 input)
		(pin DIAL1 DIAL1 input)
		(pin DIAL0 DIAL0 input)
		(pin CLKBU CLKBU input)
		(pin CLKBL CLKBL input)
		(pin CLKAU CLKAU input)
		(pin CLKAL CLKAL input)
		(pin ADDRBU14 ADDRBU14 input)
		(pin ADDRBU13 ADDRBU13 input)
		(pin ADDRBU12 ADDRBU12 input)
		(pin ADDRBU11 ADDRBU11 input)
		(pin ADDRBU10 ADDRBU10 input)
		(pin ADDRBU9 ADDRBU9 input)
		(pin ADDRBU8 ADDRBU8 input)
		(pin ADDRBU7 ADDRBU7 input)
		(pin ADDRBU6 ADDRBU6 input)
		(pin ADDRBU5 ADDRBU5 input)
		(pin ADDRBU4 ADDRBU4 input)
		(pin ADDRBU3 ADDRBU3 input)
		(pin ADDRBU2 ADDRBU2 input)
		(pin ADDRBU1 ADDRBU1 input)
		(pin ADDRBU0 ADDRBU0 input)
		(pin ADDRBL15 ADDRBL15 input)
		(pin ADDRBL14 ADDRBL14 input)
		(pin ADDRBL13 ADDRBL13 input)
		(pin ADDRBL12 ADDRBL12 input)
		(pin ADDRBL11 ADDRBL11 input)
		(pin ADDRBL10 ADDRBL10 input)
		(pin ADDRBL9 ADDRBL9 input)
		(pin ADDRBL8 ADDRBL8 input)
		(pin ADDRBL7 ADDRBL7 input)
		(pin ADDRBL6 ADDRBL6 input)
		(pin ADDRBL5 ADDRBL5 input)
		(pin ADDRBL4 ADDRBL4 input)
		(pin ADDRBL3 ADDRBL3 input)
		(pin ADDRBL2 ADDRBL2 input)
		(pin ADDRBL1 ADDRBL1 input)
		(pin ADDRBL0 ADDRBL0 input)
		(pin ADDRAU14 ADDRAU14 input)
		(pin ADDRAU13 ADDRAU13 input)
		(pin ADDRAU12 ADDRAU12 input)
		(pin ADDRAU11 ADDRAU11 input)
		(pin ADDRAU10 ADDRAU10 input)
		(pin ADDRAU9 ADDRAU9 input)
		(pin ADDRAU8 ADDRAU8 input)
		(pin ADDRAU7 ADDRAU7 input)
		(pin ADDRAU6 ADDRAU6 input)
		(pin ADDRAU5 ADDRAU5 input)
		(pin ADDRAU4 ADDRAU4 input)
		(pin ADDRAU3 ADDRAU3 input)
		(pin ADDRAU2 ADDRAU2 input)
		(pin ADDRAU1 ADDRAU1 input)
		(pin ADDRAU0 ADDRAU0 input)
		(pin ADDRAL15 ADDRAL15 input)
		(pin ADDRAL14 ADDRAL14 input)
		(pin ADDRAL13 ADDRAL13 input)
		(pin ADDRAL12 ADDRAL12 input)
		(pin ADDRAL11 ADDRAL11 input)
		(pin ADDRAL10 ADDRAL10 input)
		(pin ADDRAL9 ADDRAL9 input)
		(pin ADDRAL8 ADDRAL8 input)
		(pin ADDRAL7 ADDRAL7 input)
		(pin ADDRAL6 ADDRAL6 input)
		(pin ADDRAL5 ADDRAL5 input)
		(pin ADDRAL4 ADDRAL4 input)
		(pin ADDRAL3 ADDRAL3 input)
		(pin ADDRAL2 ADDRAL2 input)
		(pin ADDRAL1 ADDRAL1 input)
		(pin ADDRAL0 ADDRAL0 input)
		(pin DOPBU1 DOPBU1 output)
		(pin DOPBU0 DOPBU0 output)
		(pin DOPBL1 DOPBL1 output)
		(pin DOPBL0 DOPBL0 output)
		(pin DOPAU1 DOPAU1 output)
		(pin DOPAU0 DOPAU0 output)
		(pin DOPAL1 DOPAL1 output)
		(pin DOPAL0 DOPAL0 output)
		(pin DOBU15 DOBU15 output)
		(pin DOBU14 DOBU14 output)
		(pin DOBU13 DOBU13 output)
		(pin DOBU12 DOBU12 output)
		(pin DOBU11 DOBU11 output)
		(pin DOBU10 DOBU10 output)
		(pin DOBU9 DOBU9 output)
		(pin DOBU8 DOBU8 output)
		(pin DOBU7 DOBU7 output)
		(pin DOBU6 DOBU6 output)
		(pin DOBU5 DOBU5 output)
		(pin DOBU4 DOBU4 output)
		(pin DOBU3 DOBU3 output)
		(pin DOBU2 DOBU2 output)
		(pin DOBU1 DOBU1 output)
		(pin DOBU0 DOBU0 output)
		(pin DOBL15 DOBL15 output)
		(pin DOBL14 DOBL14 output)
		(pin DOBL13 DOBL13 output)
		(pin DOBL12 DOBL12 output)
		(pin DOBL11 DOBL11 output)
		(pin DOBL10 DOBL10 output)
		(pin DOBL9 DOBL9 output)
		(pin DOBL8 DOBL8 output)
		(pin DOBL7 DOBL7 output)
		(pin DOBL6 DOBL6 output)
		(pin DOBL5 DOBL5 output)
		(pin DOBL4 DOBL4 output)
		(pin DOBL3 DOBL3 output)
		(pin DOBL2 DOBL2 output)
		(pin DOBL1 DOBL1 output)
		(pin DOBL0 DOBL0 output)
		(pin DOAU15 DOAU15 output)
		(pin DOAU14 DOAU14 output)
		(pin DOAU13 DOAU13 output)
		(pin DOAU12 DOAU12 output)
		(pin DOAU11 DOAU11 output)
		(pin DOAU10 DOAU10 output)
		(pin DOAU9 DOAU9 output)
		(pin DOAU8 DOAU8 output)
		(pin DOAU7 DOAU7 output)
		(pin DOAU6 DOAU6 output)
		(pin DOAU5 DOAU5 output)
		(pin DOAU4 DOAU4 output)
		(pin DOAU3 DOAU3 output)
		(pin DOAU2 DOAU2 output)
		(pin DOAU1 DOAU1 output)
		(pin DOAU0 DOAU0 output)
		(pin DOAL15 DOAL15 output)
		(pin DOAL14 DOAL14 output)
		(pin DOAL13 DOAL13 output)
		(pin DOAL12 DOAL12 output)
		(pin DOAL11 DOAL11 output)
		(pin DOAL10 DOAL10 output)
		(pin DOAL9 DOAL9 output)
		(pin DOAL8 DOAL8 output)
		(pin DOAL7 DOAL7 output)
		(pin DOAL6 DOAL6 output)
		(pin DOAL5 DOAL5 output)
		(pin DOAL4 DOAL4 output)
		(pin DOAL3 DOAL3 output)
		(pin DOAL2 DOAL2 output)
		(pin DOAL1 DOAL1 output)
		(pin DOAL0 DOAL0 output)
		(element RAMB18X2_LOWER 126 # BEL
			(pin WEBL7 input)
			(pin WEBL6 input)
			(pin WEBL5 input)
			(pin WEBL4 input)
			(pin WEBL3 input)
			(pin WEBL2 input)
			(pin WEBL1 input)
			(pin WEBL0 input)
			(pin WEAL3 input)
			(pin WEAL2 input)
			(pin WEAL1 input)
			(pin WEAL0 input)
			(pin SSRBL input)
			(pin SSRAL input)
			(pin REGCLKBL input)
			(pin REGCLKAL input)
			(pin REGCEBL input)
			(pin REGCEAL input)
			(pin ENBL input)
			(pin ENAL input)
			(pin DOPBL1 output)
			(pin DOPBL0 output)
			(pin DOPAL1 output)
			(pin DOPAL0 output)
			(pin DOBL15 output)
			(pin DOBL14 output)
			(pin DOBL13 output)
			(pin DOBL12 output)
			(pin DOBL11 output)
			(pin DOBL10 output)
			(pin DOBL9 output)
			(pin DOBL8 output)
			(pin DOBL7 output)
			(pin DOBL6 output)
			(pin DOBL5 output)
			(pin DOBL4 output)
			(pin DOBL3 output)
			(pin DOBL2 output)
			(pin DOBL1 output)
			(pin DOBL0 output)
			(pin DOAL15 output)
			(pin DOAL14 output)
			(pin DOAL13 output)
			(pin DOAL12 output)
			(pin DOAL11 output)
			(pin DOAL10 output)
			(pin DOAL9 output)
			(pin DOAL8 output)
			(pin DOAL7 output)
			(pin DOAL6 output)
			(pin DOAL5 output)
			(pin DOAL4 output)
			(pin DOAL3 output)
			(pin DOAL2 output)
			(pin DOAL1 output)
			(pin DOAL0 output)
			(pin DIPBL1 input)
			(pin DIPBL0 input)
			(pin DIPAL1 input)
			(pin DIPAL0 input)
			(pin DIBL15 input)
			(pin DIBL14 input)
			(pin DIBL13 input)
			(pin DIBL12 input)
			(pin DIBL11 input)
			(pin DIBL10 input)
			(pin DIBL9 input)
			(pin DIBL8 input)
			(pin DIBL7 input)
			(pin DIBL6 input)
			(pin DIBL5 input)
			(pin DIBL4 input)
			(pin DIBL3 input)
			(pin DIBL2 input)
			(pin DIBL1 input)
			(pin DIBL0 input)
			(pin DIAL15 input)
			(pin DIAL14 input)
			(pin DIAL13 input)
			(pin DIAL12 input)
			(pin DIAL11 input)
			(pin DIAL10 input)
			(pin DIAL9 input)
			(pin DIAL8 input)
			(pin DIAL7 input)
			(pin DIAL6 input)
			(pin DIAL5 input)
			(pin DIAL4 input)
			(pin DIAL3 input)
			(pin DIAL2 input)
			(pin DIAL1 input)
			(pin DIAL0 input)
			(pin CLKBL input)
			(pin CLKAL input)
			(pin ADDRBL15 input)
			(pin ADDRBL14 input)
			(pin ADDRBL13 input)
			(pin ADDRBL12 input)
			(pin ADDRBL11 input)
			(pin ADDRBL10 input)
			(pin ADDRBL9 input)
			(pin ADDRBL8 input)
			(pin ADDRBL7 input)
			(pin ADDRBL6 input)
			(pin ADDRBL5 input)
			(pin ADDRBL4 input)
			(pin ADDRBL3 input)
			(pin ADDRBL2 input)
			(pin ADDRBL1 input)
			(pin ADDRBL0 input)
			(pin ADDRAL15 input)
			(pin ADDRAL14 input)
			(pin ADDRAL13 input)
			(pin ADDRAL12 input)
			(pin ADDRAL11 input)
			(pin ADDRAL10 input)
			(pin ADDRAL9 input)
			(pin ADDRAL8 input)
			(pin ADDRAL7 input)
			(pin ADDRAL6 input)
			(pin ADDRAL5 input)
			(pin ADDRAL4 input)
			(pin ADDRAL3 input)
			(pin ADDRAL2 input)
			(pin ADDRAL1 input)
			(pin ADDRAL0 input)
			(conn RAMB18X2_LOWER DOPBL1 ==> DOPBL1 DOPBL1)
			(conn RAMB18X2_LOWER DOPBL0 ==> DOPBL0 DOPBL0)
			(conn RAMB18X2_LOWER DOPAL1 ==> DOPAL1 DOPAL1)
			(conn RAMB18X2_LOWER DOPAL0 ==> DOPAL0 DOPAL0)
			(conn RAMB18X2_LOWER DOBL15 ==> DOBL15 DOBL15)
			(conn RAMB18X2_LOWER DOBL14 ==> DOBL14 DOBL14)
			(conn RAMB18X2_LOWER DOBL13 ==> DOBL13 DOBL13)
			(conn RAMB18X2_LOWER DOBL12 ==> DOBL12 DOBL12)
			(conn RAMB18X2_LOWER DOBL11 ==> DOBL11 DOBL11)
			(conn RAMB18X2_LOWER DOBL10 ==> DOBL10 DOBL10)
			(conn RAMB18X2_LOWER DOBL9 ==> DOBL9 DOBL9)
			(conn RAMB18X2_LOWER DOBL8 ==> DOBL8 DOBL8)
			(conn RAMB18X2_LOWER DOBL7 ==> DOBL7 DOBL7)
			(conn RAMB18X2_LOWER DOBL6 ==> DOBL6 DOBL6)
			(conn RAMB18X2_LOWER DOBL5 ==> DOBL5 DOBL5)
			(conn RAMB18X2_LOWER DOBL4 ==> DOBL4 DOBL4)
			(conn RAMB18X2_LOWER DOBL3 ==> DOBL3 DOBL3)
			(conn RAMB18X2_LOWER DOBL2 ==> DOBL2 DOBL2)
			(conn RAMB18X2_LOWER DOBL1 ==> DOBL1 DOBL1)
			(conn RAMB18X2_LOWER DOBL0 ==> DOBL0 DOBL0)
			(conn RAMB18X2_LOWER DOAL15 ==> DOAL15 DOAL15)
			(conn RAMB18X2_LOWER DOAL14 ==> DOAL14 DOAL14)
			(conn RAMB18X2_LOWER DOAL13 ==> DOAL13 DOAL13)
			(conn RAMB18X2_LOWER DOAL12 ==> DOAL12 DOAL12)
			(conn RAMB18X2_LOWER DOAL11 ==> DOAL11 DOAL11)
			(conn RAMB18X2_LOWER DOAL10 ==> DOAL10 DOAL10)
			(conn RAMB18X2_LOWER DOAL9 ==> DOAL9 DOAL9)
			(conn RAMB18X2_LOWER DOAL8 ==> DOAL8 DOAL8)
			(conn RAMB18X2_LOWER DOAL7 ==> DOAL7 DOAL7)
			(conn RAMB18X2_LOWER DOAL6 ==> DOAL6 DOAL6)
			(conn RAMB18X2_LOWER DOAL5 ==> DOAL5 DOAL5)
			(conn RAMB18X2_LOWER DOAL4 ==> DOAL4 DOAL4)
			(conn RAMB18X2_LOWER DOAL3 ==> DOAL3 DOAL3)
			(conn RAMB18X2_LOWER DOAL2 ==> DOAL2 DOAL2)
			(conn RAMB18X2_LOWER DOAL1 ==> DOAL1 DOAL1)
			(conn RAMB18X2_LOWER DOAL0 ==> DOAL0 DOAL0)
			(conn RAMB18X2_LOWER WEBL7 <== WEBL7 WEBL7)
			(conn RAMB18X2_LOWER WEBL6 <== WEBL6 WEBL6)
			(conn RAMB18X2_LOWER WEBL5 <== WEBL5 WEBL5)
			(conn RAMB18X2_LOWER WEBL4 <== WEBL4 WEBL4)
			(conn RAMB18X2_LOWER WEBL3 <== WEBL3 WEBL3)
			(conn RAMB18X2_LOWER WEBL2 <== WEBL2 WEBL2)
			(conn RAMB18X2_LOWER WEBL1 <== WEBL1 WEBL1)
			(conn RAMB18X2_LOWER WEBL0 <== WEBL0 WEBL0)
			(conn RAMB18X2_LOWER WEAL3 <== WEAL3 WEAL3)
			(conn RAMB18X2_LOWER WEAL2 <== WEAL2 WEAL2)
			(conn RAMB18X2_LOWER WEAL1 <== WEAL1 WEAL1)
			(conn RAMB18X2_LOWER WEAL0 <== WEAL0 WEAL0)
			(conn RAMB18X2_LOWER SSRBL <== SSRBLINV OUT)
			(conn RAMB18X2_LOWER SSRAL <== SSRALINV OUT)
			(conn RAMB18X2_LOWER REGCLKBL <== REGCLKBLINV OUT)
			(conn RAMB18X2_LOWER REGCLKAL <== REGCLKALINV OUT)
			(conn RAMB18X2_LOWER REGCEBL <== REGCEBL REGCEBL)
			(conn RAMB18X2_LOWER REGCEAL <== REGCEAL REGCEAL)
			(conn RAMB18X2_LOWER ENBL <== ENBLINV OUT)
			(conn RAMB18X2_LOWER ENAL <== ENALINV OUT)
			(conn RAMB18X2_LOWER DIPBL1 <== DIPBL1 DIPBL1)
			(conn RAMB18X2_LOWER DIPBL0 <== DIPBL0 DIPBL0)
			(conn RAMB18X2_LOWER DIPAL1 <== DIPAL1 DIPAL1)
			(conn RAMB18X2_LOWER DIPAL0 <== DIPAL0 DIPAL0)
			(conn RAMB18X2_LOWER DIBL15 <== DIBL15 DIBL15)
			(conn RAMB18X2_LOWER DIBL14 <== DIBL14 DIBL14)
			(conn RAMB18X2_LOWER DIBL13 <== DIBL13 DIBL13)
			(conn RAMB18X2_LOWER DIBL12 <== DIBL12 DIBL12)
			(conn RAMB18X2_LOWER DIBL11 <== DIBL11 DIBL11)
			(conn RAMB18X2_LOWER DIBL10 <== DIBL10 DIBL10)
			(conn RAMB18X2_LOWER DIBL9 <== DIBL9 DIBL9)
			(conn RAMB18X2_LOWER DIBL8 <== DIBL8 DIBL8)
			(conn RAMB18X2_LOWER DIBL7 <== DIBL7 DIBL7)
			(conn RAMB18X2_LOWER DIBL6 <== DIBL6 DIBL6)
			(conn RAMB18X2_LOWER DIBL5 <== DIBL5 DIBL5)
			(conn RAMB18X2_LOWER DIBL4 <== DIBL4 DIBL4)
			(conn RAMB18X2_LOWER DIBL3 <== DIBL3 DIBL3)
			(conn RAMB18X2_LOWER DIBL2 <== DIBL2 DIBL2)
			(conn RAMB18X2_LOWER DIBL1 <== DIBL1 DIBL1)
			(conn RAMB18X2_LOWER DIBL0 <== DIBL0 DIBL0)
			(conn RAMB18X2_LOWER DIAL15 <== DIAL15 DIAL15)
			(conn RAMB18X2_LOWER DIAL14 <== DIAL14 DIAL14)
			(conn RAMB18X2_LOWER DIAL13 <== DIAL13 DIAL13)
			(conn RAMB18X2_LOWER DIAL12 <== DIAL12 DIAL12)
			(conn RAMB18X2_LOWER DIAL11 <== DIAL11 DIAL11)
			(conn RAMB18X2_LOWER DIAL10 <== DIAL10 DIAL10)
			(conn RAMB18X2_LOWER DIAL9 <== DIAL9 DIAL9)
			(conn RAMB18X2_LOWER DIAL8 <== DIAL8 DIAL8)
			(conn RAMB18X2_LOWER DIAL7 <== DIAL7 DIAL7)
			(conn RAMB18X2_LOWER DIAL6 <== DIAL6 DIAL6)
			(conn RAMB18X2_LOWER DIAL5 <== DIAL5 DIAL5)
			(conn RAMB18X2_LOWER DIAL4 <== DIAL4 DIAL4)
			(conn RAMB18X2_LOWER DIAL3 <== DIAL3 DIAL3)
			(conn RAMB18X2_LOWER DIAL2 <== DIAL2 DIAL2)
			(conn RAMB18X2_LOWER DIAL1 <== DIAL1 DIAL1)
			(conn RAMB18X2_LOWER DIAL0 <== DIAL0 DIAL0)
			(conn RAMB18X2_LOWER CLKBL <== CLKBLINV OUT)
			(conn RAMB18X2_LOWER CLKAL <== CLKALINV OUT)
			(conn RAMB18X2_LOWER ADDRBL15 <== ADDRBL15 ADDRBL15)
			(conn RAMB18X2_LOWER ADDRBL14 <== ADDRBL14 ADDRBL14)
			(conn RAMB18X2_LOWER ADDRBL13 <== ADDRBL13 ADDRBL13)
			(conn RAMB18X2_LOWER ADDRBL12 <== ADDRBL12 ADDRBL12)
			(conn RAMB18X2_LOWER ADDRBL11 <== ADDRBL11 ADDRBL11)
			(conn RAMB18X2_LOWER ADDRBL10 <== ADDRBL10 ADDRBL10)
			(conn RAMB18X2_LOWER ADDRBL9 <== ADDRBL9 ADDRBL9)
			(conn RAMB18X2_LOWER ADDRBL8 <== ADDRBL8 ADDRBL8)
			(conn RAMB18X2_LOWER ADDRBL7 <== ADDRBL7 ADDRBL7)
			(conn RAMB18X2_LOWER ADDRBL6 <== ADDRBL6 ADDRBL6)
			(conn RAMB18X2_LOWER ADDRBL5 <== ADDRBL5 ADDRBL5)
			(conn RAMB18X2_LOWER ADDRBL4 <== ADDRBL4 ADDRBL4)
			(conn RAMB18X2_LOWER ADDRBL3 <== ADDRBL3 ADDRBL3)
			(conn RAMB18X2_LOWER ADDRBL2 <== ADDRBL2 ADDRBL2)
			(conn RAMB18X2_LOWER ADDRBL1 <== ADDRBL1 ADDRBL1)
			(conn RAMB18X2_LOWER ADDRBL0 <== ADDRBL0 ADDRBL0)
			(conn RAMB18X2_LOWER ADDRAL15 <== ADDRAL15 ADDRAL15)
			(conn RAMB18X2_LOWER ADDRAL14 <== ADDRAL14 ADDRAL14)
			(conn RAMB18X2_LOWER ADDRAL13 <== ADDRAL13 ADDRAL13)
			(conn RAMB18X2_LOWER ADDRAL12 <== ADDRAL12 ADDRAL12)
			(conn RAMB18X2_LOWER ADDRAL11 <== ADDRAL11 ADDRAL11)
			(conn RAMB18X2_LOWER ADDRAL10 <== ADDRAL10 ADDRAL10)
			(conn RAMB18X2_LOWER ADDRAL9 <== ADDRAL9 ADDRAL9)
			(conn RAMB18X2_LOWER ADDRAL8 <== ADDRAL8 ADDRAL8)
			(conn RAMB18X2_LOWER ADDRAL7 <== ADDRAL7 ADDRAL7)
			(conn RAMB18X2_LOWER ADDRAL6 <== ADDRAL6 ADDRAL6)
			(conn RAMB18X2_LOWER ADDRAL5 <== ADDRAL5 ADDRAL5)
			(conn RAMB18X2_LOWER ADDRAL4 <== ADDRAL4 ADDRAL4)
			(conn RAMB18X2_LOWER ADDRAL3 <== ADDRAL3 ADDRAL3)
			(conn RAMB18X2_LOWER ADDRAL2 <== ADDRAL2 ADDRAL2)
			(conn RAMB18X2_LOWER ADDRAL1 <== ADDRAL1 ADDRAL1)
			(conn RAMB18X2_LOWER ADDRAL0 <== ADDRAL0 ADDRAL0)
		)
		(element RAMB18X2_UPPER 124 # BEL
			(pin WEBU7 input)
			(pin WEBU6 input)
			(pin WEBU5 input)
			(pin WEBU4 input)
			(pin WEBU3 input)
			(pin WEBU2 input)
			(pin WEBU1 input)
			(pin WEBU0 input)
			(pin WEAU3 input)
			(pin WEAU2 input)
			(pin WEAU1 input)
			(pin WEAU0 input)
			(pin SSRBU input)
			(pin SSRAU input)
			(pin REGCLKBU input)
			(pin REGCLKAU input)
			(pin REGCEBU input)
			(pin REGCEAU input)
			(pin ENBU input)
			(pin ENAU input)
			(pin DOPBU1 output)
			(pin DOPBU0 output)
			(pin DOPAU1 output)
			(pin DOPAU0 output)
			(pin DOBU15 output)
			(pin DOBU14 output)
			(pin DOBU13 output)
			(pin DOBU12 output)
			(pin DOBU11 output)
			(pin DOBU10 output)
			(pin DOBU9 output)
			(pin DOBU8 output)
			(pin DOBU7 output)
			(pin DOBU6 output)
			(pin DOBU5 output)
			(pin DOBU4 output)
			(pin DOBU3 output)
			(pin DOBU2 output)
			(pin DOBU1 output)
			(pin DOBU0 output)
			(pin DOAU15 output)
			(pin DOAU14 output)
			(pin DOAU13 output)
			(pin DOAU12 output)
			(pin DOAU11 output)
			(pin DOAU10 output)
			(pin DOAU9 output)
			(pin DOAU8 output)
			(pin DOAU7 output)
			(pin DOAU6 output)
			(pin DOAU5 output)
			(pin DOAU4 output)
			(pin DOAU3 output)
			(pin DOAU2 output)
			(pin DOAU1 output)
			(pin DOAU0 output)
			(pin DIPBU1 input)
			(pin DIPBU0 input)
			(pin DIPAU1 input)
			(pin DIPAU0 input)
			(pin DIBU15 input)
			(pin DIBU14 input)
			(pin DIBU13 input)
			(pin DIBU12 input)
			(pin DIBU11 input)
			(pin DIBU10 input)
			(pin DIBU9 input)
			(pin DIBU8 input)
			(pin DIBU7 input)
			(pin DIBU6 input)
			(pin DIBU5 input)
			(pin DIBU4 input)
			(pin DIBU3 input)
			(pin DIBU2 input)
			(pin DIBU1 input)
			(pin DIBU0 input)
			(pin DIAU15 input)
			(pin DIAU14 input)
			(pin DIAU13 input)
			(pin DIAU12 input)
			(pin DIAU11 input)
			(pin DIAU10 input)
			(pin DIAU9 input)
			(pin DIAU8 input)
			(pin DIAU7 input)
			(pin DIAU6 input)
			(pin DIAU5 input)
			(pin DIAU4 input)
			(pin DIAU3 input)
			(pin DIAU2 input)
			(pin DIAU1 input)
			(pin DIAU0 input)
			(pin CLKBU input)
			(pin CLKAU input)
			(pin ADDRBU14 input)
			(pin ADDRBU13 input)
			(pin ADDRBU12 input)
			(pin ADDRBU11 input)
			(pin ADDRBU10 input)
			(pin ADDRBU9 input)
			(pin ADDRBU8 input)
			(pin ADDRBU7 input)
			(pin ADDRBU6 input)
			(pin ADDRBU5 input)
			(pin ADDRBU4 input)
			(pin ADDRBU3 input)
			(pin ADDRBU2 input)
			(pin ADDRBU1 input)
			(pin ADDRBU0 input)
			(pin ADDRAU14 input)
			(pin ADDRAU13 input)
			(pin ADDRAU12 input)
			(pin ADDRAU11 input)
			(pin ADDRAU10 input)
			(pin ADDRAU9 input)
			(pin ADDRAU8 input)
			(pin ADDRAU7 input)
			(pin ADDRAU6 input)
			(pin ADDRAU5 input)
			(pin ADDRAU4 input)
			(pin ADDRAU3 input)
			(pin ADDRAU2 input)
			(pin ADDRAU1 input)
			(pin ADDRAU0 input)
			(conn RAMB18X2_UPPER DOPBU1 ==> DOPBU1 DOPBU1)
			(conn RAMB18X2_UPPER DOPBU0 ==> DOPBU0 DOPBU0)
			(conn RAMB18X2_UPPER DOPAU1 ==> DOPAU1 DOPAU1)
			(conn RAMB18X2_UPPER DOPAU0 ==> DOPAU0 DOPAU0)
			(conn RAMB18X2_UPPER DOBU15 ==> DOBU15 DOBU15)
			(conn RAMB18X2_UPPER DOBU14 ==> DOBU14 DOBU14)
			(conn RAMB18X2_UPPER DOBU13 ==> DOBU13 DOBU13)
			(conn RAMB18X2_UPPER DOBU12 ==> DOBU12 DOBU12)
			(conn RAMB18X2_UPPER DOBU11 ==> DOBU11 DOBU11)
			(conn RAMB18X2_UPPER DOBU10 ==> DOBU10 DOBU10)
			(conn RAMB18X2_UPPER DOBU9 ==> DOBU9 DOBU9)
			(conn RAMB18X2_UPPER DOBU8 ==> DOBU8 DOBU8)
			(conn RAMB18X2_UPPER DOBU7 ==> DOBU7 DOBU7)
			(conn RAMB18X2_UPPER DOBU6 ==> DOBU6 DOBU6)
			(conn RAMB18X2_UPPER DOBU5 ==> DOBU5 DOBU5)
			(conn RAMB18X2_UPPER DOBU4 ==> DOBU4 DOBU4)
			(conn RAMB18X2_UPPER DOBU3 ==> DOBU3 DOBU3)
			(conn RAMB18X2_UPPER DOBU2 ==> DOBU2 DOBU2)
			(conn RAMB18X2_UPPER DOBU1 ==> DOBU1 DOBU1)
			(conn RAMB18X2_UPPER DOBU0 ==> DOBU0 DOBU0)
			(conn RAMB18X2_UPPER DOAU15 ==> DOAU15 DOAU15)
			(conn RAMB18X2_UPPER DOAU14 ==> DOAU14 DOAU14)
			(conn RAMB18X2_UPPER DOAU13 ==> DOAU13 DOAU13)
			(conn RAMB18X2_UPPER DOAU12 ==> DOAU12 DOAU12)
			(conn RAMB18X2_UPPER DOAU11 ==> DOAU11 DOAU11)
			(conn RAMB18X2_UPPER DOAU10 ==> DOAU10 DOAU10)
			(conn RAMB18X2_UPPER DOAU9 ==> DOAU9 DOAU9)
			(conn RAMB18X2_UPPER DOAU8 ==> DOAU8 DOAU8)
			(conn RAMB18X2_UPPER DOAU7 ==> DOAU7 DOAU7)
			(conn RAMB18X2_UPPER DOAU6 ==> DOAU6 DOAU6)
			(conn RAMB18X2_UPPER DOAU5 ==> DOAU5 DOAU5)
			(conn RAMB18X2_UPPER DOAU4 ==> DOAU4 DOAU4)
			(conn RAMB18X2_UPPER DOAU3 ==> DOAU3 DOAU3)
			(conn RAMB18X2_UPPER DOAU2 ==> DOAU2 DOAU2)
			(conn RAMB18X2_UPPER DOAU1 ==> DOAU1 DOAU1)
			(conn RAMB18X2_UPPER DOAU0 ==> DOAU0 DOAU0)
			(conn RAMB18X2_UPPER WEBU7 <== WEBU7 WEBU7)
			(conn RAMB18X2_UPPER WEBU6 <== WEBU6 WEBU6)
			(conn RAMB18X2_UPPER WEBU5 <== WEBU5 WEBU5)
			(conn RAMB18X2_UPPER WEBU4 <== WEBU4 WEBU4)
			(conn RAMB18X2_UPPER WEBU3 <== WEBU3 WEBU3)
			(conn RAMB18X2_UPPER WEBU2 <== WEBU2 WEBU2)
			(conn RAMB18X2_UPPER WEBU1 <== WEBU1 WEBU1)
			(conn RAMB18X2_UPPER WEBU0 <== WEBU0 WEBU0)
			(conn RAMB18X2_UPPER WEAU3 <== WEAU3 WEAU3)
			(conn RAMB18X2_UPPER WEAU2 <== WEAU2 WEAU2)
			(conn RAMB18X2_UPPER WEAU1 <== WEAU1 WEAU1)
			(conn RAMB18X2_UPPER WEAU0 <== WEAU0 WEAU0)
			(conn RAMB18X2_UPPER SSRBU <== SSRBUINV OUT)
			(conn RAMB18X2_UPPER SSRAU <== SSRAUINV OUT)
			(conn RAMB18X2_UPPER REGCLKBU <== REGCLKBUINV OUT)
			(conn RAMB18X2_UPPER REGCLKAU <== REGCLKAUINV OUT)
			(conn RAMB18X2_UPPER REGCEBU <== REGCEBU REGCEBU)
			(conn RAMB18X2_UPPER REGCEAU <== REGCEAU REGCEAU)
			(conn RAMB18X2_UPPER ENBU <== ENBUINV OUT)
			(conn RAMB18X2_UPPER ENAU <== ENAUINV OUT)
			(conn RAMB18X2_UPPER DIPBU1 <== DIPBU1 DIPBU1)
			(conn RAMB18X2_UPPER DIPBU0 <== DIPBU0 DIPBU0)
			(conn RAMB18X2_UPPER DIPAU1 <== DIPAU1 DIPAU1)
			(conn RAMB18X2_UPPER DIPAU0 <== DIPAU0 DIPAU0)
			(conn RAMB18X2_UPPER DIBU15 <== DIBU15 DIBU15)
			(conn RAMB18X2_UPPER DIBU14 <== DIBU14 DIBU14)
			(conn RAMB18X2_UPPER DIBU13 <== DIBU13 DIBU13)
			(conn RAMB18X2_UPPER DIBU12 <== DIBU12 DIBU12)
			(conn RAMB18X2_UPPER DIBU11 <== DIBU11 DIBU11)
			(conn RAMB18X2_UPPER DIBU10 <== DIBU10 DIBU10)
			(conn RAMB18X2_UPPER DIBU9 <== DIBU9 DIBU9)
			(conn RAMB18X2_UPPER DIBU8 <== DIBU8 DIBU8)
			(conn RAMB18X2_UPPER DIBU7 <== DIBU7 DIBU7)
			(conn RAMB18X2_UPPER DIBU6 <== DIBU6 DIBU6)
			(conn RAMB18X2_UPPER DIBU5 <== DIBU5 DIBU5)
			(conn RAMB18X2_UPPER DIBU4 <== DIBU4 DIBU4)
			(conn RAMB18X2_UPPER DIBU3 <== DIBU3 DIBU3)
			(conn RAMB18X2_UPPER DIBU2 <== DIBU2 DIBU2)
			(conn RAMB18X2_UPPER DIBU1 <== DIBU1 DIBU1)
			(conn RAMB18X2_UPPER DIBU0 <== DIBU0 DIBU0)
			(conn RAMB18X2_UPPER DIAU15 <== DIAU15 DIAU15)
			(conn RAMB18X2_UPPER DIAU14 <== DIAU14 DIAU14)
			(conn RAMB18X2_UPPER DIAU13 <== DIAU13 DIAU13)
			(conn RAMB18X2_UPPER DIAU12 <== DIAU12 DIAU12)
			(conn RAMB18X2_UPPER DIAU11 <== DIAU11 DIAU11)
			(conn RAMB18X2_UPPER DIAU10 <== DIAU10 DIAU10)
			(conn RAMB18X2_UPPER DIAU9 <== DIAU9 DIAU9)
			(conn RAMB18X2_UPPER DIAU8 <== DIAU8 DIAU8)
			(conn RAMB18X2_UPPER DIAU7 <== DIAU7 DIAU7)
			(conn RAMB18X2_UPPER DIAU6 <== DIAU6 DIAU6)
			(conn RAMB18X2_UPPER DIAU5 <== DIAU5 DIAU5)
			(conn RAMB18X2_UPPER DIAU4 <== DIAU4 DIAU4)
			(conn RAMB18X2_UPPER DIAU3 <== DIAU3 DIAU3)
			(conn RAMB18X2_UPPER DIAU2 <== DIAU2 DIAU2)
			(conn RAMB18X2_UPPER DIAU1 <== DIAU1 DIAU1)
			(conn RAMB18X2_UPPER DIAU0 <== DIAU0 DIAU0)
			(conn RAMB18X2_UPPER CLKBU <== CLKBUINV OUT)
			(conn RAMB18X2_UPPER CLKAU <== CLKAUINV OUT)
			(conn RAMB18X2_UPPER ADDRBU14 <== ADDRBU14 ADDRBU14)
			(conn RAMB18X2_UPPER ADDRBU13 <== ADDRBU13 ADDRBU13)
			(conn RAMB18X2_UPPER ADDRBU12 <== ADDRBU12 ADDRBU12)
			(conn RAMB18X2_UPPER ADDRBU11 <== ADDRBU11 ADDRBU11)
			(conn RAMB18X2_UPPER ADDRBU10 <== ADDRBU10 ADDRBU10)
			(conn RAMB18X2_UPPER ADDRBU9 <== ADDRBU9 ADDRBU9)
			(conn RAMB18X2_UPPER ADDRBU8 <== ADDRBU8 ADDRBU8)
			(conn RAMB18X2_UPPER ADDRBU7 <== ADDRBU7 ADDRBU7)
			(conn RAMB18X2_UPPER ADDRBU6 <== ADDRBU6 ADDRBU6)
			(conn RAMB18X2_UPPER ADDRBU5 <== ADDRBU5 ADDRBU5)
			(conn RAMB18X2_UPPER ADDRBU4 <== ADDRBU4 ADDRBU4)
			(conn RAMB18X2_UPPER ADDRBU3 <== ADDRBU3 ADDRBU3)
			(conn RAMB18X2_UPPER ADDRBU2 <== ADDRBU2 ADDRBU2)
			(conn RAMB18X2_UPPER ADDRBU1 <== ADDRBU1 ADDRBU1)
			(conn RAMB18X2_UPPER ADDRBU0 <== ADDRBU0 ADDRBU0)
			(conn RAMB18X2_UPPER ADDRAU14 <== ADDRAU14 ADDRAU14)
			(conn RAMB18X2_UPPER ADDRAU13 <== ADDRAU13 ADDRAU13)
			(conn RAMB18X2_UPPER ADDRAU12 <== ADDRAU12 ADDRAU12)
			(conn RAMB18X2_UPPER ADDRAU11 <== ADDRAU11 ADDRAU11)
			(conn RAMB18X2_UPPER ADDRAU10 <== ADDRAU10 ADDRAU10)
			(conn RAMB18X2_UPPER ADDRAU9 <== ADDRAU9 ADDRAU9)
			(conn RAMB18X2_UPPER ADDRAU8 <== ADDRAU8 ADDRAU8)
			(conn RAMB18X2_UPPER ADDRAU7 <== ADDRAU7 ADDRAU7)
			(conn RAMB18X2_UPPER ADDRAU6 <== ADDRAU6 ADDRAU6)
			(conn RAMB18X2_UPPER ADDRAU5 <== ADDRAU5 ADDRAU5)
			(conn RAMB18X2_UPPER ADDRAU4 <== ADDRAU4 ADDRAU4)
			(conn RAMB18X2_UPPER ADDRAU3 <== ADDRAU3 ADDRAU3)
			(conn RAMB18X2_UPPER ADDRAU2 <== ADDRAU2 ADDRAU2)
			(conn RAMB18X2_UPPER ADDRAU1 <== ADDRAU1 ADDRAU1)
			(conn RAMB18X2_UPPER ADDRAU0 <== ADDRAU0 ADDRAU0)
		)
		(element ADDRAU0 1
			(pin ADDRAU0 output)
			(conn ADDRAU0 ADDRAU0 ==> RAMB18X2_UPPER ADDRAU0)
		)
		(element ADDRAU1 1
			(pin ADDRAU1 output)
			(conn ADDRAU1 ADDRAU1 ==> RAMB18X2_UPPER ADDRAU1)
		)
		(element ADDRAU10 1
			(pin ADDRAU10 output)
			(conn ADDRAU10 ADDRAU10 ==> RAMB18X2_UPPER ADDRAU10)
		)
		(element ADDRAU11 1
			(pin ADDRAU11 output)
			(conn ADDRAU11 ADDRAU11 ==> RAMB18X2_UPPER ADDRAU11)
		)
		(element ADDRAU12 1
			(pin ADDRAU12 output)
			(conn ADDRAU12 ADDRAU12 ==> RAMB18X2_UPPER ADDRAU12)
		)
		(element ADDRAU13 1
			(pin ADDRAU13 output)
			(conn ADDRAU13 ADDRAU13 ==> RAMB18X2_UPPER ADDRAU13)
		)
		(element ADDRAU14 1
			(pin ADDRAU14 output)
			(conn ADDRAU14 ADDRAU14 ==> RAMB18X2_UPPER ADDRAU14)
		)
		(element ADDRAU2 1
			(pin ADDRAU2 output)
			(conn ADDRAU2 ADDRAU2 ==> RAMB18X2_UPPER ADDRAU2)
		)
		(element ADDRAU3 1
			(pin ADDRAU3 output)
			(conn ADDRAU3 ADDRAU3 ==> RAMB18X2_UPPER ADDRAU3)
		)
		(element ADDRAU4 1
			(pin ADDRAU4 output)
			(conn ADDRAU4 ADDRAU4 ==> RAMB18X2_UPPER ADDRAU4)
		)
		(element ADDRAU5 1
			(pin ADDRAU5 output)
			(conn ADDRAU5 ADDRAU5 ==> RAMB18X2_UPPER ADDRAU5)
		)
		(element ADDRAU6 1
			(pin ADDRAU6 output)
			(conn ADDRAU6 ADDRAU6 ==> RAMB18X2_UPPER ADDRAU6)
		)
		(element ADDRAU7 1
			(pin ADDRAU7 output)
			(conn ADDRAU7 ADDRAU7 ==> RAMB18X2_UPPER ADDRAU7)
		)
		(element ADDRAU8 1
			(pin ADDRAU8 output)
			(conn ADDRAU8 ADDRAU8 ==> RAMB18X2_UPPER ADDRAU8)
		)
		(element ADDRAU9 1
			(pin ADDRAU9 output)
			(conn ADDRAU9 ADDRAU9 ==> RAMB18X2_UPPER ADDRAU9)
		)
		(element ADDRBU0 1
			(pin ADDRBU0 output)
			(conn ADDRBU0 ADDRBU0 ==> RAMB18X2_UPPER ADDRBU0)
		)
		(element ADDRBU1 1
			(pin ADDRBU1 output)
			(conn ADDRBU1 ADDRBU1 ==> RAMB18X2_UPPER ADDRBU1)
		)
		(element ADDRBU10 1
			(pin ADDRBU10 output)
			(conn ADDRBU10 ADDRBU10 ==> RAMB18X2_UPPER ADDRBU10)
		)
		(element ADDRBU11 1
			(pin ADDRBU11 output)
			(conn ADDRBU11 ADDRBU11 ==> RAMB18X2_UPPER ADDRBU11)
		)
		(element ADDRBU12 1
			(pin ADDRBU12 output)
			(conn ADDRBU12 ADDRBU12 ==> RAMB18X2_UPPER ADDRBU12)
		)
		(element ADDRBU13 1
			(pin ADDRBU13 output)
			(conn ADDRBU13 ADDRBU13 ==> RAMB18X2_UPPER ADDRBU13)
		)
		(element ADDRBU14 1
			(pin ADDRBU14 output)
			(conn ADDRBU14 ADDRBU14 ==> RAMB18X2_UPPER ADDRBU14)
		)
		(element ADDRBU2 1
			(pin ADDRBU2 output)
			(conn ADDRBU2 ADDRBU2 ==> RAMB18X2_UPPER ADDRBU2)
		)
		(element ADDRBU3 1
			(pin ADDRBU3 output)
			(conn ADDRBU3 ADDRBU3 ==> RAMB18X2_UPPER ADDRBU3)
		)
		(element ADDRBU4 1
			(pin ADDRBU4 output)
			(conn ADDRBU4 ADDRBU4 ==> RAMB18X2_UPPER ADDRBU4)
		)
		(element ADDRBU5 1
			(pin ADDRBU5 output)
			(conn ADDRBU5 ADDRBU5 ==> RAMB18X2_UPPER ADDRBU5)
		)
		(element ADDRBU6 1
			(pin ADDRBU6 output)
			(conn ADDRBU6 ADDRBU6 ==> RAMB18X2_UPPER ADDRBU6)
		)
		(element ADDRBU7 1
			(pin ADDRBU7 output)
			(conn ADDRBU7 ADDRBU7 ==> RAMB18X2_UPPER ADDRBU7)
		)
		(element ADDRBU8 1
			(pin ADDRBU8 output)
			(conn ADDRBU8 ADDRBU8 ==> RAMB18X2_UPPER ADDRBU8)
		)
		(element ADDRBU9 1
			(pin ADDRBU9 output)
			(conn ADDRBU9 ADDRBU9 ==> RAMB18X2_UPPER ADDRBU9)
		)
		(element CLKAU 1
			(pin CLKAU output)
			(conn CLKAU CLKAU ==> CLKAUINV CLKAU_B)
			(conn CLKAU CLKAU ==> CLKAUINV CLKAU)
		)
		(element CLKAUINV 3
			(pin CLKAU_B input)
			(pin CLKAU input)
			(pin OUT output)
			(cfg CLKAU_B CLKAU)
			(conn CLKAUINV OUT ==> RAMB18X2_UPPER CLKAU)
			(conn CLKAUINV CLKAU_B <== CLKAU CLKAU)
			(conn CLKAUINV CLKAU <== CLKAU CLKAU)
		)
		(element CLKBU 1
			(pin CLKBU output)
			(conn CLKBU CLKBU ==> CLKBUINV CLKBU_B)
			(conn CLKBU CLKBU ==> CLKBUINV CLKBU)
		)
		(element CLKBUINV 3
			(pin CLKBU_B input)
			(pin CLKBU input)
			(pin OUT output)
			(cfg CLKBU_B CLKBU)
			(conn CLKBUINV OUT ==> RAMB18X2_UPPER CLKBU)
			(conn CLKBUINV CLKBU_B <== CLKBU CLKBU)
			(conn CLKBUINV CLKBU <== CLKBU CLKBU)
		)
		(element DIAU0 1
			(pin DIAU0 output)
			(conn DIAU0 DIAU0 ==> RAMB18X2_UPPER DIAU0)
		)
		(element DIAU1 1
			(pin DIAU1 output)
			(conn DIAU1 DIAU1 ==> RAMB18X2_UPPER DIAU1)
		)
		(element DIAU10 1
			(pin DIAU10 output)
			(conn DIAU10 DIAU10 ==> RAMB18X2_UPPER DIAU10)
		)
		(element DIAU11 1
			(pin DIAU11 output)
			(conn DIAU11 DIAU11 ==> RAMB18X2_UPPER DIAU11)
		)
		(element DIAU12 1
			(pin DIAU12 output)
			(conn DIAU12 DIAU12 ==> RAMB18X2_UPPER DIAU12)
		)
		(element DIAU13 1
			(pin DIAU13 output)
			(conn DIAU13 DIAU13 ==> RAMB18X2_UPPER DIAU13)
		)
		(element DIAU14 1
			(pin DIAU14 output)
			(conn DIAU14 DIAU14 ==> RAMB18X2_UPPER DIAU14)
		)
		(element DIAU15 1
			(pin DIAU15 output)
			(conn DIAU15 DIAU15 ==> RAMB18X2_UPPER DIAU15)
		)
		(element DIAU2 1
			(pin DIAU2 output)
			(conn DIAU2 DIAU2 ==> RAMB18X2_UPPER DIAU2)
		)
		(element DIAU3 1
			(pin DIAU3 output)
			(conn DIAU3 DIAU3 ==> RAMB18X2_UPPER DIAU3)
		)
		(element DIAU4 1
			(pin DIAU4 output)
			(conn DIAU4 DIAU4 ==> RAMB18X2_UPPER DIAU4)
		)
		(element DIAU5 1
			(pin DIAU5 output)
			(conn DIAU5 DIAU5 ==> RAMB18X2_UPPER DIAU5)
		)
		(element DIAU6 1
			(pin DIAU6 output)
			(conn DIAU6 DIAU6 ==> RAMB18X2_UPPER DIAU6)
		)
		(element DIAU7 1
			(pin DIAU7 output)
			(conn DIAU7 DIAU7 ==> RAMB18X2_UPPER DIAU7)
		)
		(element DIAU8 1
			(pin DIAU8 output)
			(conn DIAU8 DIAU8 ==> RAMB18X2_UPPER DIAU8)
		)
		(element DIAU9 1
			(pin DIAU9 output)
			(conn DIAU9 DIAU9 ==> RAMB18X2_UPPER DIAU9)
		)
		(element DIBU0 1
			(pin DIBU0 output)
			(conn DIBU0 DIBU0 ==> RAMB18X2_UPPER DIBU0)
		)
		(element DIBU1 1
			(pin DIBU1 output)
			(conn DIBU1 DIBU1 ==> RAMB18X2_UPPER DIBU1)
		)
		(element DIBU10 1
			(pin DIBU10 output)
			(conn DIBU10 DIBU10 ==> RAMB18X2_UPPER DIBU10)
		)
		(element DIBU11 1
			(pin DIBU11 output)
			(conn DIBU11 DIBU11 ==> RAMB18X2_UPPER DIBU11)
		)
		(element DIBU12 1
			(pin DIBU12 output)
			(conn DIBU12 DIBU12 ==> RAMB18X2_UPPER DIBU12)
		)
		(element DIBU13 1
			(pin DIBU13 output)
			(conn DIBU13 DIBU13 ==> RAMB18X2_UPPER DIBU13)
		)
		(element DIBU14 1
			(pin DIBU14 output)
			(conn DIBU14 DIBU14 ==> RAMB18X2_UPPER DIBU14)
		)
		(element DIBU15 1
			(pin DIBU15 output)
			(conn DIBU15 DIBU15 ==> RAMB18X2_UPPER DIBU15)
		)
		(element DIBU2 1
			(pin DIBU2 output)
			(conn DIBU2 DIBU2 ==> RAMB18X2_UPPER DIBU2)
		)
		(element DIBU3 1
			(pin DIBU3 output)
			(conn DIBU3 DIBU3 ==> RAMB18X2_UPPER DIBU3)
		)
		(element DIBU4 1
			(pin DIBU4 output)
			(conn DIBU4 DIBU4 ==> RAMB18X2_UPPER DIBU4)
		)
		(element DIBU5 1
			(pin DIBU5 output)
			(conn DIBU5 DIBU5 ==> RAMB18X2_UPPER DIBU5)
		)
		(element DIBU6 1
			(pin DIBU6 output)
			(conn DIBU6 DIBU6 ==> RAMB18X2_UPPER DIBU6)
		)
		(element DIBU7 1
			(pin DIBU7 output)
			(conn DIBU7 DIBU7 ==> RAMB18X2_UPPER DIBU7)
		)
		(element DIBU8 1
			(pin DIBU8 output)
			(conn DIBU8 DIBU8 ==> RAMB18X2_UPPER DIBU8)
		)
		(element DIBU9 1
			(pin DIBU9 output)
			(conn DIBU9 DIBU9 ==> RAMB18X2_UPPER DIBU9)
		)
		(element DIPAU0 1
			(pin DIPAU0 output)
			(conn DIPAU0 DIPAU0 ==> RAMB18X2_UPPER DIPAU0)
		)
		(element DIPAU1 1
			(pin DIPAU1 output)
			(conn DIPAU1 DIPAU1 ==> RAMB18X2_UPPER DIPAU1)
		)
		(element DIPBU0 1
			(pin DIPBU0 output)
			(conn DIPBU0 DIPBU0 ==> RAMB18X2_UPPER DIPBU0)
		)
		(element DIPBU1 1
			(pin DIPBU1 output)
			(conn DIPBU1 DIPBU1 ==> RAMB18X2_UPPER DIPBU1)
		)
		(element DOAU0 1
			(pin DOAU0 input)
			(conn DOAU0 DOAU0 <== RAMB18X2_UPPER DOAU0)
		)
		(element DOAU1 1
			(pin DOAU1 input)
			(conn DOAU1 DOAU1 <== RAMB18X2_UPPER DOAU1)
		)
		(element DOAU10 1
			(pin DOAU10 input)
			(conn DOAU10 DOAU10 <== RAMB18X2_UPPER DOAU10)
		)
		(element DOAU11 1
			(pin DOAU11 input)
			(conn DOAU11 DOAU11 <== RAMB18X2_UPPER DOAU11)
		)
		(element DOAU12 1
			(pin DOAU12 input)
			(conn DOAU12 DOAU12 <== RAMB18X2_UPPER DOAU12)
		)
		(element DOAU13 1
			(pin DOAU13 input)
			(conn DOAU13 DOAU13 <== RAMB18X2_UPPER DOAU13)
		)
		(element DOAU14 1
			(pin DOAU14 input)
			(conn DOAU14 DOAU14 <== RAMB18X2_UPPER DOAU14)
		)
		(element DOAU15 1
			(pin DOAU15 input)
			(conn DOAU15 DOAU15 <== RAMB18X2_UPPER DOAU15)
		)
		(element DOAU2 1
			(pin DOAU2 input)
			(conn DOAU2 DOAU2 <== RAMB18X2_UPPER DOAU2)
		)
		(element DOAU3 1
			(pin DOAU3 input)
			(conn DOAU3 DOAU3 <== RAMB18X2_UPPER DOAU3)
		)
		(element DOAU4 1
			(pin DOAU4 input)
			(conn DOAU4 DOAU4 <== RAMB18X2_UPPER DOAU4)
		)
		(element DOAU5 1
			(pin DOAU5 input)
			(conn DOAU5 DOAU5 <== RAMB18X2_UPPER DOAU5)
		)
		(element DOAU6 1
			(pin DOAU6 input)
			(conn DOAU6 DOAU6 <== RAMB18X2_UPPER DOAU6)
		)
		(element DOAU7 1
			(pin DOAU7 input)
			(conn DOAU7 DOAU7 <== RAMB18X2_UPPER DOAU7)
		)
		(element DOAU8 1
			(pin DOAU8 input)
			(conn DOAU8 DOAU8 <== RAMB18X2_UPPER DOAU8)
		)
		(element DOAU9 1
			(pin DOAU9 input)
			(conn DOAU9 DOAU9 <== RAMB18X2_UPPER DOAU9)
		)
		(element DOBU0 1
			(pin DOBU0 input)
			(conn DOBU0 DOBU0 <== RAMB18X2_UPPER DOBU0)
		)
		(element DOBU1 1
			(pin DOBU1 input)
			(conn DOBU1 DOBU1 <== RAMB18X2_UPPER DOBU1)
		)
		(element DOBU10 1
			(pin DOBU10 input)
			(conn DOBU10 DOBU10 <== RAMB18X2_UPPER DOBU10)
		)
		(element DOBU11 1
			(pin DOBU11 input)
			(conn DOBU11 DOBU11 <== RAMB18X2_UPPER DOBU11)
		)
		(element DOBU12 1
			(pin DOBU12 input)
			(conn DOBU12 DOBU12 <== RAMB18X2_UPPER DOBU12)
		)
		(element DOBU13 1
			(pin DOBU13 input)
			(conn DOBU13 DOBU13 <== RAMB18X2_UPPER DOBU13)
		)
		(element DOBU14 1
			(pin DOBU14 input)
			(conn DOBU14 DOBU14 <== RAMB18X2_UPPER DOBU14)
		)
		(element DOBU15 1
			(pin DOBU15 input)
			(conn DOBU15 DOBU15 <== RAMB18X2_UPPER DOBU15)
		)
		(element DOBU2 1
			(pin DOBU2 input)
			(conn DOBU2 DOBU2 <== RAMB18X2_UPPER DOBU2)
		)
		(element DOBU3 1
			(pin DOBU3 input)
			(conn DOBU3 DOBU3 <== RAMB18X2_UPPER DOBU3)
		)
		(element DOBU4 1
			(pin DOBU4 input)
			(conn DOBU4 DOBU4 <== RAMB18X2_UPPER DOBU4)
		)
		(element DOBU5 1
			(pin DOBU5 input)
			(conn DOBU5 DOBU5 <== RAMB18X2_UPPER DOBU5)
		)
		(element DOBU6 1
			(pin DOBU6 input)
			(conn DOBU6 DOBU6 <== RAMB18X2_UPPER DOBU6)
		)
		(element DOBU7 1
			(pin DOBU7 input)
			(conn DOBU7 DOBU7 <== RAMB18X2_UPPER DOBU7)
		)
		(element DOBU8 1
			(pin DOBU8 input)
			(conn DOBU8 DOBU8 <== RAMB18X2_UPPER DOBU8)
		)
		(element DOBU9 1
			(pin DOBU9 input)
			(conn DOBU9 DOBU9 <== RAMB18X2_UPPER DOBU9)
		)
		(element DOPAU0 1
			(pin DOPAU0 input)
			(conn DOPAU0 DOPAU0 <== RAMB18X2_UPPER DOPAU0)
		)
		(element DOPAU1 1
			(pin DOPAU1 input)
			(conn DOPAU1 DOPAU1 <== RAMB18X2_UPPER DOPAU1)
		)
		(element DOPBU0 1
			(pin DOPBU0 input)
			(conn DOPBU0 DOPBU0 <== RAMB18X2_UPPER DOPBU0)
		)
		(element DOPBU1 1
			(pin DOPBU1 input)
			(conn DOPBU1 DOPBU1 <== RAMB18X2_UPPER DOPBU1)
		)
		(element ENAU 1
			(pin ENAU output)
			(conn ENAU ENAU ==> ENAUINV ENAU_B)
			(conn ENAU ENAU ==> ENAUINV ENAU)
		)
		(element ENAUINV 3
			(pin ENAU_B input)
			(pin ENAU input)
			(pin OUT output)
			(cfg ENAU_B ENAU)
			(conn ENAUINV OUT ==> RAMB18X2_UPPER ENAU)
			(conn ENAUINV ENAU_B <== ENAU ENAU)
			(conn ENAUINV ENAU <== ENAU ENAU)
		)
		(element ENBU 1
			(pin ENBU output)
			(conn ENBU ENBU ==> ENBUINV ENBU_B)
			(conn ENBU ENBU ==> ENBUINV ENBU)
		)
		(element ENBUINV 3
			(pin ENBU_B input)
			(pin ENBU input)
			(pin OUT output)
			(cfg ENBU_B ENBU)
			(conn ENBUINV OUT ==> RAMB18X2_UPPER ENBU)
			(conn ENBUINV ENBU_B <== ENBU ENBU)
			(conn ENBUINV ENBU <== ENBU ENBU)
		)
		(element REGCEAU 1
			(pin REGCEAU output)
			(conn REGCEAU REGCEAU ==> RAMB18X2_UPPER REGCEAU)
		)
		(element REGCEBU 1
			(pin REGCEBU output)
			(conn REGCEBU REGCEBU ==> RAMB18X2_UPPER REGCEBU)
		)
		(element REGCLKAU 1
			(pin REGCLKAU output)
			(conn REGCLKAU REGCLKAU ==> REGCLKAUINV REGCLKAU_B)
			(conn REGCLKAU REGCLKAU ==> REGCLKAUINV REGCLKAU)
		)
		(element REGCLKAUINV 3
			(pin REGCLKAU_B input)
			(pin REGCLKAU input)
			(pin OUT output)
			(cfg REGCLKAU_B REGCLKAU)
			(conn REGCLKAUINV OUT ==> RAMB18X2_UPPER REGCLKAU)
			(conn REGCLKAUINV REGCLKAU_B <== REGCLKAU REGCLKAU)
			(conn REGCLKAUINV REGCLKAU <== REGCLKAU REGCLKAU)
		)
		(element REGCLKBU 1
			(pin REGCLKBU output)
			(conn REGCLKBU REGCLKBU ==> REGCLKBUINV REGCLKBU_B)
			(conn REGCLKBU REGCLKBU ==> REGCLKBUINV REGCLKBU)
		)
		(element REGCLKBUINV 3
			(pin REGCLKBU_B input)
			(pin REGCLKBU input)
			(pin OUT output)
			(cfg REGCLKBU_B REGCLKBU)
			(conn REGCLKBUINV OUT ==> RAMB18X2_UPPER REGCLKBU)
			(conn REGCLKBUINV REGCLKBU_B <== REGCLKBU REGCLKBU)
			(conn REGCLKBUINV REGCLKBU <== REGCLKBU REGCLKBU)
		)
		(element SSRAU 1
			(pin SSRAU output)
			(conn SSRAU SSRAU ==> SSRAUINV SSRAU_B)
			(conn SSRAU SSRAU ==> SSRAUINV SSRAU)
		)
		(element SSRAUINV 3
			(pin SSRAU_B input)
			(pin SSRAU input)
			(pin OUT output)
			(cfg SSRAU_B SSRAU)
			(conn SSRAUINV OUT ==> RAMB18X2_UPPER SSRAU)
			(conn SSRAUINV SSRAU_B <== SSRAU SSRAU)
			(conn SSRAUINV SSRAU <== SSRAU SSRAU)
		)
		(element SSRBU 1
			(pin SSRBU output)
			(conn SSRBU SSRBU ==> SSRBUINV SSRBU_B)
			(conn SSRBU SSRBU ==> SSRBUINV SSRBU)
		)
		(element SSRBUINV 3
			(pin SSRBU_B input)
			(pin SSRBU input)
			(pin OUT output)
			(cfg SSRBU_B SSRBU)
			(conn SSRBUINV OUT ==> RAMB18X2_UPPER SSRBU)
			(conn SSRBUINV SSRBU_B <== SSRBU SSRBU)
			(conn SSRBUINV SSRBU <== SSRBU SSRBU)
		)
		(element WEAU0 1
			(pin WEAU0 output)
			(conn WEAU0 WEAU0 ==> RAMB18X2_UPPER WEAU0)
		)
		(element WEAU1 1
			(pin WEAU1 output)
			(conn WEAU1 WEAU1 ==> RAMB18X2_UPPER WEAU1)
		)
		(element WEAU2 1
			(pin WEAU2 output)
			(conn WEAU2 WEAU2 ==> RAMB18X2_UPPER WEAU2)
		)
		(element WEAU3 1
			(pin WEAU3 output)
			(conn WEAU3 WEAU3 ==> RAMB18X2_UPPER WEAU3)
		)
		(element WEBU0 1
			(pin WEBU0 output)
			(conn WEBU0 WEBU0 ==> RAMB18X2_UPPER WEBU0)
		)
		(element WEBU1 1
			(pin WEBU1 output)
			(conn WEBU1 WEBU1 ==> RAMB18X2_UPPER WEBU1)
		)
		(element WEBU2 1
			(pin WEBU2 output)
			(conn WEBU2 WEBU2 ==> RAMB18X2_UPPER WEBU2)
		)
		(element WEBU3 1
			(pin WEBU3 output)
			(conn WEBU3 WEBU3 ==> RAMB18X2_UPPER WEBU3)
		)
		(element WEBU4 1
			(pin WEBU4 output)
			(conn WEBU4 WEBU4 ==> RAMB18X2_UPPER WEBU4)
		)
		(element WEBU5 1
			(pin WEBU5 output)
			(conn WEBU5 WEBU5 ==> RAMB18X2_UPPER WEBU5)
		)
		(element WEBU6 1
			(pin WEBU6 output)
			(conn WEBU6 WEBU6 ==> RAMB18X2_UPPER WEBU6)
		)
		(element WEBU7 1
			(pin WEBU7 output)
			(conn WEBU7 WEBU7 ==> RAMB18X2_UPPER WEBU7)
		)
		(element ADDRAL0 1
			(pin ADDRAL0 output)
			(conn ADDRAL0 ADDRAL0 ==> RAMB18X2_LOWER ADDRAL0)
		)
		(element ADDRAL1 1
			(pin ADDRAL1 output)
			(conn ADDRAL1 ADDRAL1 ==> RAMB18X2_LOWER ADDRAL1)
		)
		(element ADDRAL10 1
			(pin ADDRAL10 output)
			(conn ADDRAL10 ADDRAL10 ==> RAMB18X2_LOWER ADDRAL10)
		)
		(element ADDRAL11 1
			(pin ADDRAL11 output)
			(conn ADDRAL11 ADDRAL11 ==> RAMB18X2_LOWER ADDRAL11)
		)
		(element ADDRAL12 1
			(pin ADDRAL12 output)
			(conn ADDRAL12 ADDRAL12 ==> RAMB18X2_LOWER ADDRAL12)
		)
		(element ADDRAL13 1
			(pin ADDRAL13 output)
			(conn ADDRAL13 ADDRAL13 ==> RAMB18X2_LOWER ADDRAL13)
		)
		(element ADDRAL14 1
			(pin ADDRAL14 output)
			(conn ADDRAL14 ADDRAL14 ==> RAMB18X2_LOWER ADDRAL14)
		)
		(element ADDRAL15 1
			(pin ADDRAL15 output)
			(conn ADDRAL15 ADDRAL15 ==> RAMB18X2_LOWER ADDRAL15)
		)
		(element ADDRAL2 1
			(pin ADDRAL2 output)
			(conn ADDRAL2 ADDRAL2 ==> RAMB18X2_LOWER ADDRAL2)
		)
		(element ADDRAL3 1
			(pin ADDRAL3 output)
			(conn ADDRAL3 ADDRAL3 ==> RAMB18X2_LOWER ADDRAL3)
		)
		(element ADDRAL4 1
			(pin ADDRAL4 output)
			(conn ADDRAL4 ADDRAL4 ==> RAMB18X2_LOWER ADDRAL4)
		)
		(element ADDRAL5 1
			(pin ADDRAL5 output)
			(conn ADDRAL5 ADDRAL5 ==> RAMB18X2_LOWER ADDRAL5)
		)
		(element ADDRAL6 1
			(pin ADDRAL6 output)
			(conn ADDRAL6 ADDRAL6 ==> RAMB18X2_LOWER ADDRAL6)
		)
		(element ADDRAL7 1
			(pin ADDRAL7 output)
			(conn ADDRAL7 ADDRAL7 ==> RAMB18X2_LOWER ADDRAL7)
		)
		(element ADDRAL8 1
			(pin ADDRAL8 output)
			(conn ADDRAL8 ADDRAL8 ==> RAMB18X2_LOWER ADDRAL8)
		)
		(element ADDRAL9 1
			(pin ADDRAL9 output)
			(conn ADDRAL9 ADDRAL9 ==> RAMB18X2_LOWER ADDRAL9)
		)
		(element ADDRBL0 1
			(pin ADDRBL0 output)
			(conn ADDRBL0 ADDRBL0 ==> RAMB18X2_LOWER ADDRBL0)
		)
		(element ADDRBL1 1
			(pin ADDRBL1 output)
			(conn ADDRBL1 ADDRBL1 ==> RAMB18X2_LOWER ADDRBL1)
		)
		(element ADDRBL10 1
			(pin ADDRBL10 output)
			(conn ADDRBL10 ADDRBL10 ==> RAMB18X2_LOWER ADDRBL10)
		)
		(element ADDRBL11 1
			(pin ADDRBL11 output)
			(conn ADDRBL11 ADDRBL11 ==> RAMB18X2_LOWER ADDRBL11)
		)
		(element ADDRBL12 1
			(pin ADDRBL12 output)
			(conn ADDRBL12 ADDRBL12 ==> RAMB18X2_LOWER ADDRBL12)
		)
		(element ADDRBL13 1
			(pin ADDRBL13 output)
			(conn ADDRBL13 ADDRBL13 ==> RAMB18X2_LOWER ADDRBL13)
		)
		(element ADDRBL14 1
			(pin ADDRBL14 output)
			(conn ADDRBL14 ADDRBL14 ==> RAMB18X2_LOWER ADDRBL14)
		)
		(element ADDRBL15 1
			(pin ADDRBL15 output)
			(conn ADDRBL15 ADDRBL15 ==> RAMB18X2_LOWER ADDRBL15)
		)
		(element ADDRBL2 1
			(pin ADDRBL2 output)
			(conn ADDRBL2 ADDRBL2 ==> RAMB18X2_LOWER ADDRBL2)
		)
		(element ADDRBL3 1
			(pin ADDRBL3 output)
			(conn ADDRBL3 ADDRBL3 ==> RAMB18X2_LOWER ADDRBL3)
		)
		(element ADDRBL4 1
			(pin ADDRBL4 output)
			(conn ADDRBL4 ADDRBL4 ==> RAMB18X2_LOWER ADDRBL4)
		)
		(element ADDRBL5 1
			(pin ADDRBL5 output)
			(conn ADDRBL5 ADDRBL5 ==> RAMB18X2_LOWER ADDRBL5)
		)
		(element ADDRBL6 1
			(pin ADDRBL6 output)
			(conn ADDRBL6 ADDRBL6 ==> RAMB18X2_LOWER ADDRBL6)
		)
		(element ADDRBL7 1
			(pin ADDRBL7 output)
			(conn ADDRBL7 ADDRBL7 ==> RAMB18X2_LOWER ADDRBL7)
		)
		(element ADDRBL8 1
			(pin ADDRBL8 output)
			(conn ADDRBL8 ADDRBL8 ==> RAMB18X2_LOWER ADDRBL8)
		)
		(element ADDRBL9 1
			(pin ADDRBL9 output)
			(conn ADDRBL9 ADDRBL9 ==> RAMB18X2_LOWER ADDRBL9)
		)
		(element CLKAL 1
			(pin CLKAL output)
			(conn CLKAL CLKAL ==> CLKALINV CLKAL_B)
			(conn CLKAL CLKAL ==> CLKALINV CLKAL)
		)
		(element CLKALINV 3
			(pin CLKAL_B input)
			(pin CLKAL input)
			(pin OUT output)
			(cfg CLKAL_B CLKAL)
			(conn CLKALINV OUT ==> RAMB18X2_LOWER CLKAL)
			(conn CLKALINV CLKAL_B <== CLKAL CLKAL)
			(conn CLKALINV CLKAL <== CLKAL CLKAL)
		)
		(element CLKBL 1
			(pin CLKBL output)
			(conn CLKBL CLKBL ==> CLKBLINV CLKBL_B)
			(conn CLKBL CLKBL ==> CLKBLINV CLKBL)
		)
		(element CLKBLINV 3
			(pin CLKBL_B input)
			(pin CLKBL input)
			(pin OUT output)
			(cfg CLKBL_B CLKBL)
			(conn CLKBLINV OUT ==> RAMB18X2_LOWER CLKBL)
			(conn CLKBLINV CLKBL_B <== CLKBL CLKBL)
			(conn CLKBLINV CLKBL <== CLKBL CLKBL)
		)
		(element DIAL0 1
			(pin DIAL0 output)
			(conn DIAL0 DIAL0 ==> RAMB18X2_LOWER DIAL0)
		)
		(element DIAL1 1
			(pin DIAL1 output)
			(conn DIAL1 DIAL1 ==> RAMB18X2_LOWER DIAL1)
		)
		(element DIAL10 1
			(pin DIAL10 output)
			(conn DIAL10 DIAL10 ==> RAMB18X2_LOWER DIAL10)
		)
		(element DIAL11 1
			(pin DIAL11 output)
			(conn DIAL11 DIAL11 ==> RAMB18X2_LOWER DIAL11)
		)
		(element DIAL12 1
			(pin DIAL12 output)
			(conn DIAL12 DIAL12 ==> RAMB18X2_LOWER DIAL12)
		)
		(element DIAL13 1
			(pin DIAL13 output)
			(conn DIAL13 DIAL13 ==> RAMB18X2_LOWER DIAL13)
		)
		(element DIAL14 1
			(pin DIAL14 output)
			(conn DIAL14 DIAL14 ==> RAMB18X2_LOWER DIAL14)
		)
		(element DIAL15 1
			(pin DIAL15 output)
			(conn DIAL15 DIAL15 ==> RAMB18X2_LOWER DIAL15)
		)
		(element DIAL2 1
			(pin DIAL2 output)
			(conn DIAL2 DIAL2 ==> RAMB18X2_LOWER DIAL2)
		)
		(element DIAL3 1
			(pin DIAL3 output)
			(conn DIAL3 DIAL3 ==> RAMB18X2_LOWER DIAL3)
		)
		(element DIAL4 1
			(pin DIAL4 output)
			(conn DIAL4 DIAL4 ==> RAMB18X2_LOWER DIAL4)
		)
		(element DIAL5 1
			(pin DIAL5 output)
			(conn DIAL5 DIAL5 ==> RAMB18X2_LOWER DIAL5)
		)
		(element DIAL6 1
			(pin DIAL6 output)
			(conn DIAL6 DIAL6 ==> RAMB18X2_LOWER DIAL6)
		)
		(element DIAL7 1
			(pin DIAL7 output)
			(conn DIAL7 DIAL7 ==> RAMB18X2_LOWER DIAL7)
		)
		(element DIAL8 1
			(pin DIAL8 output)
			(conn DIAL8 DIAL8 ==> RAMB18X2_LOWER DIAL8)
		)
		(element DIAL9 1
			(pin DIAL9 output)
			(conn DIAL9 DIAL9 ==> RAMB18X2_LOWER DIAL9)
		)
		(element DIBL0 1
			(pin DIBL0 output)
			(conn DIBL0 DIBL0 ==> RAMB18X2_LOWER DIBL0)
		)
		(element DIBL1 1
			(pin DIBL1 output)
			(conn DIBL1 DIBL1 ==> RAMB18X2_LOWER DIBL1)
		)
		(element DIBL10 1
			(pin DIBL10 output)
			(conn DIBL10 DIBL10 ==> RAMB18X2_LOWER DIBL10)
		)
		(element DIBL11 1
			(pin DIBL11 output)
			(conn DIBL11 DIBL11 ==> RAMB18X2_LOWER DIBL11)
		)
		(element DIBL12 1
			(pin DIBL12 output)
			(conn DIBL12 DIBL12 ==> RAMB18X2_LOWER DIBL12)
		)
		(element DIBL13 1
			(pin DIBL13 output)
			(conn DIBL13 DIBL13 ==> RAMB18X2_LOWER DIBL13)
		)
		(element DIBL14 1
			(pin DIBL14 output)
			(conn DIBL14 DIBL14 ==> RAMB18X2_LOWER DIBL14)
		)
		(element DIBL15 1
			(pin DIBL15 output)
			(conn DIBL15 DIBL15 ==> RAMB18X2_LOWER DIBL15)
		)
		(element DIBL2 1
			(pin DIBL2 output)
			(conn DIBL2 DIBL2 ==> RAMB18X2_LOWER DIBL2)
		)
		(element DIBL3 1
			(pin DIBL3 output)
			(conn DIBL3 DIBL3 ==> RAMB18X2_LOWER DIBL3)
		)
		(element DIBL4 1
			(pin DIBL4 output)
			(conn DIBL4 DIBL4 ==> RAMB18X2_LOWER DIBL4)
		)
		(element DIBL5 1
			(pin DIBL5 output)
			(conn DIBL5 DIBL5 ==> RAMB18X2_LOWER DIBL5)
		)
		(element DIBL6 1
			(pin DIBL6 output)
			(conn DIBL6 DIBL6 ==> RAMB18X2_LOWER DIBL6)
		)
		(element DIBL7 1
			(pin DIBL7 output)
			(conn DIBL7 DIBL7 ==> RAMB18X2_LOWER DIBL7)
		)
		(element DIBL8 1
			(pin DIBL8 output)
			(conn DIBL8 DIBL8 ==> RAMB18X2_LOWER DIBL8)
		)
		(element DIBL9 1
			(pin DIBL9 output)
			(conn DIBL9 DIBL9 ==> RAMB18X2_LOWER DIBL9)
		)
		(element DIPAL0 1
			(pin DIPAL0 output)
			(conn DIPAL0 DIPAL0 ==> RAMB18X2_LOWER DIPAL0)
		)
		(element DIPAL1 1
			(pin DIPAL1 output)
			(conn DIPAL1 DIPAL1 ==> RAMB18X2_LOWER DIPAL1)
		)
		(element DIPBL0 1
			(pin DIPBL0 output)
			(conn DIPBL0 DIPBL0 ==> RAMB18X2_LOWER DIPBL0)
		)
		(element DIPBL1 1
			(pin DIPBL1 output)
			(conn DIPBL1 DIPBL1 ==> RAMB18X2_LOWER DIPBL1)
		)
		(element DOAL0 1
			(pin DOAL0 input)
			(conn DOAL0 DOAL0 <== RAMB18X2_LOWER DOAL0)
		)
		(element DOAL1 1
			(pin DOAL1 input)
			(conn DOAL1 DOAL1 <== RAMB18X2_LOWER DOAL1)
		)
		(element DOAL10 1
			(pin DOAL10 input)
			(conn DOAL10 DOAL10 <== RAMB18X2_LOWER DOAL10)
		)
		(element DOAL11 1
			(pin DOAL11 input)
			(conn DOAL11 DOAL11 <== RAMB18X2_LOWER DOAL11)
		)
		(element DOAL12 1
			(pin DOAL12 input)
			(conn DOAL12 DOAL12 <== RAMB18X2_LOWER DOAL12)
		)
		(element DOAL13 1
			(pin DOAL13 input)
			(conn DOAL13 DOAL13 <== RAMB18X2_LOWER DOAL13)
		)
		(element DOAL14 1
			(pin DOAL14 input)
			(conn DOAL14 DOAL14 <== RAMB18X2_LOWER DOAL14)
		)
		(element DOAL15 1
			(pin DOAL15 input)
			(conn DOAL15 DOAL15 <== RAMB18X2_LOWER DOAL15)
		)
		(element DOAL2 1
			(pin DOAL2 input)
			(conn DOAL2 DOAL2 <== RAMB18X2_LOWER DOAL2)
		)
		(element DOAL3 1
			(pin DOAL3 input)
			(conn DOAL3 DOAL3 <== RAMB18X2_LOWER DOAL3)
		)
		(element DOAL4 1
			(pin DOAL4 input)
			(conn DOAL4 DOAL4 <== RAMB18X2_LOWER DOAL4)
		)
		(element DOAL5 1
			(pin DOAL5 input)
			(conn DOAL5 DOAL5 <== RAMB18X2_LOWER DOAL5)
		)
		(element DOAL6 1
			(pin DOAL6 input)
			(conn DOAL6 DOAL6 <== RAMB18X2_LOWER DOAL6)
		)
		(element DOAL7 1
			(pin DOAL7 input)
			(conn DOAL7 DOAL7 <== RAMB18X2_LOWER DOAL7)
		)
		(element DOAL8 1
			(pin DOAL8 input)
			(conn DOAL8 DOAL8 <== RAMB18X2_LOWER DOAL8)
		)
		(element DOAL9 1
			(pin DOAL9 input)
			(conn DOAL9 DOAL9 <== RAMB18X2_LOWER DOAL9)
		)
		(element DOBL0 1
			(pin DOBL0 input)
			(conn DOBL0 DOBL0 <== RAMB18X2_LOWER DOBL0)
		)
		(element DOBL1 1
			(pin DOBL1 input)
			(conn DOBL1 DOBL1 <== RAMB18X2_LOWER DOBL1)
		)
		(element DOBL10 1
			(pin DOBL10 input)
			(conn DOBL10 DOBL10 <== RAMB18X2_LOWER DOBL10)
		)
		(element DOBL11 1
			(pin DOBL11 input)
			(conn DOBL11 DOBL11 <== RAMB18X2_LOWER DOBL11)
		)
		(element DOBL12 1
			(pin DOBL12 input)
			(conn DOBL12 DOBL12 <== RAMB18X2_LOWER DOBL12)
		)
		(element DOBL13 1
			(pin DOBL13 input)
			(conn DOBL13 DOBL13 <== RAMB18X2_LOWER DOBL13)
		)
		(element DOBL14 1
			(pin DOBL14 input)
			(conn DOBL14 DOBL14 <== RAMB18X2_LOWER DOBL14)
		)
		(element DOBL15 1
			(pin DOBL15 input)
			(conn DOBL15 DOBL15 <== RAMB18X2_LOWER DOBL15)
		)
		(element DOBL2 1
			(pin DOBL2 input)
			(conn DOBL2 DOBL2 <== RAMB18X2_LOWER DOBL2)
		)
		(element DOBL3 1
			(pin DOBL3 input)
			(conn DOBL3 DOBL3 <== RAMB18X2_LOWER DOBL3)
		)
		(element DOBL4 1
			(pin DOBL4 input)
			(conn DOBL4 DOBL4 <== RAMB18X2_LOWER DOBL4)
		)
		(element DOBL5 1
			(pin DOBL5 input)
			(conn DOBL5 DOBL5 <== RAMB18X2_LOWER DOBL5)
		)
		(element DOBL6 1
			(pin DOBL6 input)
			(conn DOBL6 DOBL6 <== RAMB18X2_LOWER DOBL6)
		)
		(element DOBL7 1
			(pin DOBL7 input)
			(conn DOBL7 DOBL7 <== RAMB18X2_LOWER DOBL7)
		)
		(element DOBL8 1
			(pin DOBL8 input)
			(conn DOBL8 DOBL8 <== RAMB18X2_LOWER DOBL8)
		)
		(element DOBL9 1
			(pin DOBL9 input)
			(conn DOBL9 DOBL9 <== RAMB18X2_LOWER DOBL9)
		)
		(element DOPAL0 1
			(pin DOPAL0 input)
			(conn DOPAL0 DOPAL0 <== RAMB18X2_LOWER DOPAL0)
		)
		(element DOPAL1 1
			(pin DOPAL1 input)
			(conn DOPAL1 DOPAL1 <== RAMB18X2_LOWER DOPAL1)
		)
		(element DOPBL0 1
			(pin DOPBL0 input)
			(conn DOPBL0 DOPBL0 <== RAMB18X2_LOWER DOPBL0)
		)
		(element DOPBL1 1
			(pin DOPBL1 input)
			(conn DOPBL1 DOPBL1 <== RAMB18X2_LOWER DOPBL1)
		)
		(element ENAL 1
			(pin ENAL output)
			(conn ENAL ENAL ==> ENALINV ENAL_B)
			(conn ENAL ENAL ==> ENALINV ENAL)
		)
		(element ENALINV 3
			(pin ENAL_B input)
			(pin ENAL input)
			(pin OUT output)
			(cfg ENAL_B ENAL)
			(conn ENALINV OUT ==> RAMB18X2_LOWER ENAL)
			(conn ENALINV ENAL_B <== ENAL ENAL)
			(conn ENALINV ENAL <== ENAL ENAL)
		)
		(element ENBL 1
			(pin ENBL output)
			(conn ENBL ENBL ==> ENBLINV ENBL_B)
			(conn ENBL ENBL ==> ENBLINV ENBL)
		)
		(element ENBLINV 3
			(pin ENBL_B input)
			(pin ENBL input)
			(pin OUT output)
			(cfg ENBL_B ENBL)
			(conn ENBLINV OUT ==> RAMB18X2_LOWER ENBL)
			(conn ENBLINV ENBL_B <== ENBL ENBL)
			(conn ENBLINV ENBL <== ENBL ENBL)
		)
		(element REGCEAL 1
			(pin REGCEAL output)
			(conn REGCEAL REGCEAL ==> RAMB18X2_LOWER REGCEAL)
		)
		(element REGCEBL 1
			(pin REGCEBL output)
			(conn REGCEBL REGCEBL ==> RAMB18X2_LOWER REGCEBL)
		)
		(element REGCLKAL 1
			(pin REGCLKAL output)
			(conn REGCLKAL REGCLKAL ==> REGCLKALINV REGCLKAL_B)
			(conn REGCLKAL REGCLKAL ==> REGCLKALINV REGCLKAL)
		)
		(element REGCLKALINV 3
			(pin REGCLKAL_B input)
			(pin REGCLKAL input)
			(pin OUT output)
			(cfg REGCLKAL_B REGCLKAL)
			(conn REGCLKALINV OUT ==> RAMB18X2_LOWER REGCLKAL)
			(conn REGCLKALINV REGCLKAL_B <== REGCLKAL REGCLKAL)
			(conn REGCLKALINV REGCLKAL <== REGCLKAL REGCLKAL)
		)
		(element REGCLKBL 1
			(pin REGCLKBL output)
			(conn REGCLKBL REGCLKBL ==> REGCLKBLINV REGCLKBL_B)
			(conn REGCLKBL REGCLKBL ==> REGCLKBLINV REGCLKBL)
		)
		(element REGCLKBLINV 3
			(pin REGCLKBL_B input)
			(pin REGCLKBL input)
			(pin OUT output)
			(cfg REGCLKBL_B REGCLKBL)
			(conn REGCLKBLINV OUT ==> RAMB18X2_LOWER REGCLKBL)
			(conn REGCLKBLINV REGCLKBL_B <== REGCLKBL REGCLKBL)
			(conn REGCLKBLINV REGCLKBL <== REGCLKBL REGCLKBL)
		)
		(element SSRAL 1
			(pin SSRAL output)
			(conn SSRAL SSRAL ==> SSRALINV SSRAL_B)
			(conn SSRAL SSRAL ==> SSRALINV SSRAL)
		)
		(element SSRALINV 3
			(pin SSRAL_B input)
			(pin SSRAL input)
			(pin OUT output)
			(cfg SSRAL_B SSRAL)
			(conn SSRALINV OUT ==> RAMB18X2_LOWER SSRAL)
			(conn SSRALINV SSRAL_B <== SSRAL SSRAL)
			(conn SSRALINV SSRAL <== SSRAL SSRAL)
		)
		(element SSRBL 1
			(pin SSRBL output)
			(conn SSRBL SSRBL ==> SSRBLINV SSRBL_B)
			(conn SSRBL SSRBL ==> SSRBLINV SSRBL)
		)
		(element SSRBLINV 3
			(pin SSRBL_B input)
			(pin SSRBL input)
			(pin OUT output)
			(cfg SSRBL_B SSRBL)
			(conn SSRBLINV OUT ==> RAMB18X2_LOWER SSRBL)
			(conn SSRBLINV SSRBL_B <== SSRBL SSRBL)
			(conn SSRBLINV SSRBL <== SSRBL SSRBL)
		)
		(element WEAL0 1
			(pin WEAL0 output)
			(conn WEAL0 WEAL0 ==> RAMB18X2_LOWER WEAL0)
		)
		(element WEAL1 1
			(pin WEAL1 output)
			(conn WEAL1 WEAL1 ==> RAMB18X2_LOWER WEAL1)
		)
		(element WEAL2 1
			(pin WEAL2 output)
			(conn WEAL2 WEAL2 ==> RAMB18X2_LOWER WEAL2)
		)
		(element WEAL3 1
			(pin WEAL3 output)
			(conn WEAL3 WEAL3 ==> RAMB18X2_LOWER WEAL3)
		)
		(element WEBL0 1
			(pin WEBL0 output)
			(conn WEBL0 WEBL0 ==> RAMB18X2_LOWER WEBL0)
		)
		(element WEBL1 1
			(pin WEBL1 output)
			(conn WEBL1 WEBL1 ==> RAMB18X2_LOWER WEBL1)
		)
		(element WEBL2 1
			(pin WEBL2 output)
			(conn WEBL2 WEBL2 ==> RAMB18X2_LOWER WEBL2)
		)
		(element WEBL3 1
			(pin WEBL3 output)
			(conn WEBL3 WEBL3 ==> RAMB18X2_LOWER WEBL3)
		)
		(element WEBL4 1
			(pin WEBL4 output)
			(conn WEBL4 WEBL4 ==> RAMB18X2_LOWER WEBL4)
		)
		(element WEBL5 1
			(pin WEBL5 output)
			(conn WEBL5 WEBL5 ==> RAMB18X2_LOWER WEBL5)
		)
		(element WEBL6 1
			(pin WEBL6 output)
			(conn WEBL6 WEBL6 ==> RAMB18X2_LOWER WEBL6)
		)
		(element WEBL7 1
			(pin WEBL7 output)
			(conn WEBL7 WEBL7 ==> RAMB18X2_LOWER WEBL7)
		)
		(element READ_WIDTH_A_U 0
			(cfg 18 9 4 2 1 0)
		)
		(element READ_WIDTH_A_L 0
			(cfg 18 9 4 2 1 0)
		)
		(element READ_WIDTH_B_U 0
			(cfg 18 9 4 2 1 0)
		)
		(element READ_WIDTH_B_L 0
			(cfg 18 9 4 2 1 0)
		)
		(element WRITE_WIDTH_A_U 0
			(cfg 18 9 4 2 1 0)
		)
		(element WRITE_WIDTH_A_L 0
			(cfg 18 9 4 2 1 0)
		)
		(element WRITE_WIDTH_B_U 0
			(cfg 18 9 4 2 1 0)
		)
		(element WRITE_WIDTH_B_L 0
			(cfg 18 9 4 2 1 0)
		)
		(element DOA_REG_U 0
			(cfg 1 0)
		)
		(element DOA_REG_L 0
			(cfg 1 0)
		)
		(element DOB_REG_U 0
			(cfg 1 0)
		)
		(element DOB_REG_L 0
			(cfg 1 0)
		)
		(element WRITE_MODE_A_U 0
			(cfg WRITE_FIRST READ_FIRST NO_CHANGE)
		)
		(element WRITE_MODE_A_L 0
			(cfg WRITE_FIRST READ_FIRST NO_CHANGE)
		)
		(element WRITE_MODE_B_U 0
			(cfg WRITE_FIRST READ_FIRST NO_CHANGE)
		)
		(element WRITE_MODE_B_L 0
			(cfg WRITE_FIRST READ_FIRST NO_CHANGE)
		)
		(element SAVEDATA_U 0
			(cfg FALSE TRUE)
		)
		(element SAVEDATA_L 0
			(cfg FALSE TRUE)
		)
	)
	(primitive_def RAMB18X2SDP 246 264
		(pin WRENU WRENU input)
		(pin WRENL WRENL input)
		(pin WRCLKU WRCLKU input)
		(pin WRCLKL WRCLKL input)
		(pin WRADDRU14 WRADDRU14 input)
		(pin WRADDRU13 WRADDRU13 input)
		(pin WRADDRU12 WRADDRU12 input)
		(pin WRADDRU11 WRADDRU11 input)
		(pin WRADDRU10 WRADDRU10 input)
		(pin WRADDRU9 WRADDRU9 input)
		(pin WRADDRU8 WRADDRU8 input)
		(pin WRADDRU7 WRADDRU7 input)
		(pin WRADDRU6 WRADDRU6 input)
		(pin WRADDRU5 WRADDRU5 input)
		(pin WRADDRU4 WRADDRU4 input)
		(pin WRADDRU3 WRADDRU3 input)
		(pin WRADDRU2 WRADDRU2 input)
		(pin WRADDRU1 WRADDRU1 input)
		(pin WRADDRU0 WRADDRU0 input)
		(pin WRADDRL15 WRADDRL15 input)
		(pin WRADDRL14 WRADDRL14 input)
		(pin WRADDRL13 WRADDRL13 input)
		(pin WRADDRL12 WRADDRL12 input)
		(pin WRADDRL11 WRADDRL11 input)
		(pin WRADDRL10 WRADDRL10 input)
		(pin WRADDRL9 WRADDRL9 input)
		(pin WRADDRL8 WRADDRL8 input)
		(pin WRADDRL7 WRADDRL7 input)
		(pin WRADDRL6 WRADDRL6 input)
		(pin WRADDRL5 WRADDRL5 input)
		(pin WRADDRL4 WRADDRL4 input)
		(pin WRADDRL3 WRADDRL3 input)
		(pin WRADDRL2 WRADDRL2 input)
		(pin WRADDRL1 WRADDRL1 input)
		(pin WRADDRL0 WRADDRL0 input)
		(pin WEU7 WEU7 input)
		(pin WEU6 WEU6 input)
		(pin WEU5 WEU5 input)
		(pin WEU4 WEU4 input)
		(pin WEU3 WEU3 input)
		(pin WEU2 WEU2 input)
		(pin WEU1 WEU1 input)
		(pin WEU0 WEU0 input)
		(pin WEL7 WEL7 input)
		(pin WEL6 WEL6 input)
		(pin WEL5 WEL5 input)
		(pin WEL4 WEL4 input)
		(pin WEL3 WEL3 input)
		(pin WEL2 WEL2 input)
		(pin WEL1 WEL1 input)
		(pin WEL0 WEL0 input)
		(pin TIEOFFWEAU3 TIEOFFWEAU3 input)
		(pin TIEOFFWEAU2 TIEOFFWEAU2 input)
		(pin TIEOFFWEAU1 TIEOFFWEAU1 input)
		(pin TIEOFFWEAU0 TIEOFFWEAU0 input)
		(pin TIEOFFWEAL3 TIEOFFWEAL3 input)
		(pin TIEOFFWEAL2 TIEOFFWEAL2 input)
		(pin TIEOFFWEAL1 TIEOFFWEAL1 input)
		(pin TIEOFFWEAL0 TIEOFFWEAL0 input)
		(pin TIEOFFSSRBU TIEOFFSSRBU input)
		(pin TIEOFFSSRBL TIEOFFSSRBL input)
		(pin SSRU SSRU input)
		(pin SSRL SSRL input)
		(pin REGCEU REGCEU input)
		(pin REGCEL REGCEL input)
		(pin RDRCLKU RDRCLKU input)
		(pin RDRCLKL RDRCLKL input)
		(pin RDENU RDENU input)
		(pin RDENL RDENL input)
		(pin RDCLKU RDCLKU input)
		(pin RDCLKL RDCLKL input)
		(pin RDADDRU14 RDADDRU14 input)
		(pin RDADDRU13 RDADDRU13 input)
		(pin RDADDRU12 RDADDRU12 input)
		(pin RDADDRU11 RDADDRU11 input)
		(pin RDADDRU10 RDADDRU10 input)
		(pin RDADDRU9 RDADDRU9 input)
		(pin RDADDRU8 RDADDRU8 input)
		(pin RDADDRU7 RDADDRU7 input)
		(pin RDADDRU6 RDADDRU6 input)
		(pin RDADDRU5 RDADDRU5 input)
		(pin RDADDRU4 RDADDRU4 input)
		(pin RDADDRU3 RDADDRU3 input)
		(pin RDADDRU2 RDADDRU2 input)
		(pin RDADDRU1 RDADDRU1 input)
		(pin RDADDRU0 RDADDRU0 input)
		(pin RDADDRL15 RDADDRL15 input)
		(pin RDADDRL14 RDADDRL14 input)
		(pin RDADDRL13 RDADDRL13 input)
		(pin RDADDRL12 RDADDRL12 input)
		(pin RDADDRL11 RDADDRL11 input)
		(pin RDADDRL10 RDADDRL10 input)
		(pin RDADDRL9 RDADDRL9 input)
		(pin RDADDRL8 RDADDRL8 input)
		(pin RDADDRL7 RDADDRL7 input)
		(pin RDADDRL6 RDADDRL6 input)
		(pin RDADDRL5 RDADDRL5 input)
		(pin RDADDRL4 RDADDRL4 input)
		(pin RDADDRL3 RDADDRL3 input)
		(pin RDADDRL2 RDADDRL2 input)
		(pin RDADDRL1 RDADDRL1 input)
		(pin RDADDRL0 RDADDRL0 input)
		(pin DIU31 DIU31 input)
		(pin DIU30 DIU30 input)
		(pin DIU29 DIU29 input)
		(pin DIU28 DIU28 input)
		(pin DIU27 DIU27 input)
		(pin DIU26 DIU26 input)
		(pin DIU25 DIU25 input)
		(pin DIU24 DIU24 input)
		(pin DIU23 DIU23 input)
		(pin DIU22 DIU22 input)
		(pin DIU21 DIU21 input)
		(pin DIU20 DIU20 input)
		(pin DIU19 DIU19 input)
		(pin DIU18 DIU18 input)
		(pin DIU17 DIU17 input)
		(pin DIU16 DIU16 input)
		(pin DIU15 DIU15 input)
		(pin DIU14 DIU14 input)
		(pin DIU13 DIU13 input)
		(pin DIU12 DIU12 input)
		(pin DIU11 DIU11 input)
		(pin DIU10 DIU10 input)
		(pin DIU9 DIU9 input)
		(pin DIU8 DIU8 input)
		(pin DIU7 DIU7 input)
		(pin DIU6 DIU6 input)
		(pin DIU5 DIU5 input)
		(pin DIU4 DIU4 input)
		(pin DIU3 DIU3 input)
		(pin DIU2 DIU2 input)
		(pin DIU1 DIU1 input)
		(pin DIU0 DIU0 input)
		(pin DIPU3 DIPU3 input)
		(pin DIPU2 DIPU2 input)
		(pin DIPU1 DIPU1 input)
		(pin DIPU0 DIPU0 input)
		(pin DIPL3 DIPL3 input)
		(pin DIPL2 DIPL2 input)
		(pin DIPL1 DIPL1 input)
		(pin DIPL0 DIPL0 input)
		(pin DIL31 DIL31 input)
		(pin DIL30 DIL30 input)
		(pin DIL29 DIL29 input)
		(pin DIL28 DIL28 input)
		(pin DIL27 DIL27 input)
		(pin DIL26 DIL26 input)
		(pin DIL25 DIL25 input)
		(pin DIL24 DIL24 input)
		(pin DIL23 DIL23 input)
		(pin DIL22 DIL22 input)
		(pin DIL21 DIL21 input)
		(pin DIL20 DIL20 input)
		(pin DIL19 DIL19 input)
		(pin DIL18 DIL18 input)
		(pin DIL17 DIL17 input)
		(pin DIL16 DIL16 input)
		(pin DIL15 DIL15 input)
		(pin DIL14 DIL14 input)
		(pin DIL13 DIL13 input)
		(pin DIL12 DIL12 input)
		(pin DIL11 DIL11 input)
		(pin DIL10 DIL10 input)
		(pin DIL9 DIL9 input)
		(pin DIL8 DIL8 input)
		(pin DIL7 DIL7 input)
		(pin DIL6 DIL6 input)
		(pin DIL5 DIL5 input)
		(pin DIL4 DIL4 input)
		(pin DIL3 DIL3 input)
		(pin DIL2 DIL2 input)
		(pin DIL1 DIL1 input)
		(pin DIL0 DIL0 input)
		(pin DOU31 DOU31 output)
		(pin DOU30 DOU30 output)
		(pin DOU29 DOU29 output)
		(pin DOU28 DOU28 output)
		(pin DOU27 DOU27 output)
		(pin DOU26 DOU26 output)
		(pin DOU25 DOU25 output)
		(pin DOU24 DOU24 output)
		(pin DOU23 DOU23 output)
		(pin DOU22 DOU22 output)
		(pin DOU21 DOU21 output)
		(pin DOU20 DOU20 output)
		(pin DOU19 DOU19 output)
		(pin DOU18 DOU18 output)
		(pin DOU17 DOU17 output)
		(pin DOU16 DOU16 output)
		(pin DOU15 DOU15 output)
		(pin DOU14 DOU14 output)
		(pin DOU13 DOU13 output)
		(pin DOU12 DOU12 output)
		(pin DOU11 DOU11 output)
		(pin DOU10 DOU10 output)
		(pin DOU9 DOU9 output)
		(pin DOU8 DOU8 output)
		(pin DOU7 DOU7 output)
		(pin DOU6 DOU6 output)
		(pin DOU5 DOU5 output)
		(pin DOU4 DOU4 output)
		(pin DOU3 DOU3 output)
		(pin DOU2 DOU2 output)
		(pin DOU1 DOU1 output)
		(pin DOU0 DOU0 output)
		(pin DOPU3 DOPU3 output)
		(pin DOPU2 DOPU2 output)
		(pin DOPU1 DOPU1 output)
		(pin DOPU0 DOPU0 output)
		(pin DOPL3 DOPL3 output)
		(pin DOPL2 DOPL2 output)
		(pin DOPL1 DOPL1 output)
		(pin DOPL0 DOPL0 output)
		(pin DOL31 DOL31 output)
		(pin DOL30 DOL30 output)
		(pin DOL29 DOL29 output)
		(pin DOL28 DOL28 output)
		(pin DOL27 DOL27 output)
		(pin DOL26 DOL26 output)
		(pin DOL25 DOL25 output)
		(pin DOL24 DOL24 output)
		(pin DOL23 DOL23 output)
		(pin DOL22 DOL22 output)
		(pin DOL21 DOL21 output)
		(pin DOL20 DOL20 output)
		(pin DOL19 DOL19 output)
		(pin DOL18 DOL18 output)
		(pin DOL17 DOL17 output)
		(pin DOL16 DOL16 output)
		(pin DOL15 DOL15 output)
		(pin DOL14 DOL14 output)
		(pin DOL13 DOL13 output)
		(pin DOL12 DOL12 output)
		(pin DOL11 DOL11 output)
		(pin DOL10 DOL10 output)
		(pin DOL9 DOL9 output)
		(pin DOL8 DOL8 output)
		(pin DOL7 DOL7 output)
		(pin DOL6 DOL6 output)
		(pin DOL5 DOL5 output)
		(pin DOL4 DOL4 output)
		(pin DOL3 DOL3 output)
		(pin DOL2 DOL2 output)
		(pin DOL1 DOL1 output)
		(pin DOL0 DOL0 output)
		(element RAMB18X2SDP_UPPER 122 # BEL
			(pin WRENU input)
			(pin WRCLKU input)
			(pin WRADDRU14 input)
			(pin WRADDRU13 input)
			(pin WRADDRU12 input)
			(pin WRADDRU11 input)
			(pin WRADDRU10 input)
			(pin WRADDRU9 input)
			(pin WRADDRU8 input)
			(pin WRADDRU7 input)
			(pin WRADDRU6 input)
			(pin WRADDRU5 input)
			(pin WRADDRU4 input)
			(pin WRADDRU3 input)
			(pin WRADDRU2 input)
			(pin WRADDRU1 input)
			(pin WRADDRU0 input)
			(pin WEU7 input)
			(pin WEU6 input)
			(pin WEU5 input)
			(pin WEU4 input)
			(pin WEU3 input)
			(pin WEU2 input)
			(pin WEU1 input)
			(pin WEU0 input)
			(pin TIEOFFWEAU3 input)
			(pin TIEOFFWEAU2 input)
			(pin TIEOFFWEAU1 input)
			(pin TIEOFFWEAU0 input)
			(pin TIEOFFSSRBU input)
			(pin SSRU input)
			(pin REGCEU input)
			(pin RDRCLKU input)
			(pin RDENU input)
			(pin RDCLKU input)
			(pin RDADDRU14 input)
			(pin RDADDRU13 input)
			(pin RDADDRU12 input)
			(pin RDADDRU11 input)
			(pin RDADDRU10 input)
			(pin RDADDRU9 input)
			(pin RDADDRU8 input)
			(pin RDADDRU7 input)
			(pin RDADDRU6 input)
			(pin RDADDRU5 input)
			(pin RDADDRU4 input)
			(pin RDADDRU3 input)
			(pin RDADDRU2 input)
			(pin RDADDRU1 input)
			(pin RDADDRU0 input)
			(pin DOU31 output)
			(pin DOU30 output)
			(pin DOU29 output)
			(pin DOU28 output)
			(pin DOU27 output)
			(pin DOU26 output)
			(pin DOU25 output)
			(pin DOU24 output)
			(pin DOU23 output)
			(pin DOU22 output)
			(pin DOU21 output)
			(pin DOU20 output)
			(pin DOU19 output)
			(pin DOU18 output)
			(pin DOU17 output)
			(pin DOU16 output)
			(pin DOU15 output)
			(pin DOU14 output)
			(pin DOU13 output)
			(pin DOU12 output)
			(pin DOU11 output)
			(pin DOU10 output)
			(pin DOU9 output)
			(pin DOU8 output)
			(pin DOU7 output)
			(pin DOU6 output)
			(pin DOU5 output)
			(pin DOU4 output)
			(pin DOU3 output)
			(pin DOU2 output)
			(pin DOU1 output)
			(pin DOU0 output)
			(pin DOPU3 output)
			(pin DOPU2 output)
			(pin DOPU1 output)
			(pin DOPU0 output)
			(pin DIU31 input)
			(pin DIU30 input)
			(pin DIU29 input)
			(pin DIU28 input)
			(pin DIU27 input)
			(pin DIU26 input)
			(pin DIU25 input)
			(pin DIU24 input)
			(pin DIU23 input)
			(pin DIU22 input)
			(pin DIU21 input)
			(pin DIU20 input)
			(pin DIU19 input)
			(pin DIU18 input)
			(pin DIU17 input)
			(pin DIU16 input)
			(pin DIU15 input)
			(pin DIU14 input)
			(pin DIU13 input)
			(pin DIU12 input)
			(pin DIU11 input)
			(pin DIU10 input)
			(pin DIU9 input)
			(pin DIU8 input)
			(pin DIU7 input)
			(pin DIU6 input)
			(pin DIU5 input)
			(pin DIU4 input)
			(pin DIU3 input)
			(pin DIU2 input)
			(pin DIU1 input)
			(pin DIU0 input)
			(pin DIPU3 input)
			(pin DIPU2 input)
			(pin DIPU1 input)
			(pin DIPU0 input)
			(conn RAMB18X2SDP_UPPER DOU31 ==> DOU31 DOU31)
			(conn RAMB18X2SDP_UPPER DOU30 ==> DOU30 DOU30)
			(conn RAMB18X2SDP_UPPER DOU29 ==> DOU29 DOU29)
			(conn RAMB18X2SDP_UPPER DOU28 ==> DOU28 DOU28)
			(conn RAMB18X2SDP_UPPER DOU27 ==> DOU27 DOU27)
			(conn RAMB18X2SDP_UPPER DOU26 ==> DOU26 DOU26)
			(conn RAMB18X2SDP_UPPER DOU25 ==> DOU25 DOU25)
			(conn RAMB18X2SDP_UPPER DOU24 ==> DOU24 DOU24)
			(conn RAMB18X2SDP_UPPER DOU23 ==> DOU23 DOU23)
			(conn RAMB18X2SDP_UPPER DOU22 ==> DOU22 DOU22)
			(conn RAMB18X2SDP_UPPER DOU21 ==> DOU21 DOU21)
			(conn RAMB18X2SDP_UPPER DOU20 ==> DOU20 DOU20)
			(conn RAMB18X2SDP_UPPER DOU19 ==> DOU19 DOU19)
			(conn RAMB18X2SDP_UPPER DOU18 ==> DOU18 DOU18)
			(conn RAMB18X2SDP_UPPER DOU17 ==> DOU17 DOU17)
			(conn RAMB18X2SDP_UPPER DOU16 ==> DOU16 DOU16)
			(conn RAMB18X2SDP_UPPER DOU15 ==> DOU15 DOU15)
			(conn RAMB18X2SDP_UPPER DOU14 ==> DOU14 DOU14)
			(conn RAMB18X2SDP_UPPER DOU13 ==> DOU13 DOU13)
			(conn RAMB18X2SDP_UPPER DOU12 ==> DOU12 DOU12)
			(conn RAMB18X2SDP_UPPER DOU11 ==> DOU11 DOU11)
			(conn RAMB18X2SDP_UPPER DOU10 ==> DOU10 DOU10)
			(conn RAMB18X2SDP_UPPER DOU9 ==> DOU9 DOU9)
			(conn RAMB18X2SDP_UPPER DOU8 ==> DOU8 DOU8)
			(conn RAMB18X2SDP_UPPER DOU7 ==> DOU7 DOU7)
			(conn RAMB18X2SDP_UPPER DOU6 ==> DOU6 DOU6)
			(conn RAMB18X2SDP_UPPER DOU5 ==> DOU5 DOU5)
			(conn RAMB18X2SDP_UPPER DOU4 ==> DOU4 DOU4)
			(conn RAMB18X2SDP_UPPER DOU3 ==> DOU3 DOU3)
			(conn RAMB18X2SDP_UPPER DOU2 ==> DOU2 DOU2)
			(conn RAMB18X2SDP_UPPER DOU1 ==> DOU1 DOU1)
			(conn RAMB18X2SDP_UPPER DOU0 ==> DOU0 DOU0)
			(conn RAMB18X2SDP_UPPER DOPU3 ==> DOPU3 DOPU3)
			(conn RAMB18X2SDP_UPPER DOPU2 ==> DOPU2 DOPU2)
			(conn RAMB18X2SDP_UPPER DOPU1 ==> DOPU1 DOPU1)
			(conn RAMB18X2SDP_UPPER DOPU0 ==> DOPU0 DOPU0)
			(conn RAMB18X2SDP_UPPER WRENU <== WRENUINV OUT)
			(conn RAMB18X2SDP_UPPER WRCLKU <== WRCLKUINV OUT)
			(conn RAMB18X2SDP_UPPER WRADDRU14 <== WRADDRU14 WRADDRU14)
			(conn RAMB18X2SDP_UPPER WRADDRU13 <== WRADDRU13 WRADDRU13)
			(conn RAMB18X2SDP_UPPER WRADDRU12 <== WRADDRU12 WRADDRU12)
			(conn RAMB18X2SDP_UPPER WRADDRU11 <== WRADDRU11 WRADDRU11)
			(conn RAMB18X2SDP_UPPER WRADDRU10 <== WRADDRU10 WRADDRU10)
			(conn RAMB18X2SDP_UPPER WRADDRU9 <== WRADDRU9 WRADDRU9)
			(conn RAMB18X2SDP_UPPER WRADDRU8 <== WRADDRU8 WRADDRU8)
			(conn RAMB18X2SDP_UPPER WRADDRU7 <== WRADDRU7 WRADDRU7)
			(conn RAMB18X2SDP_UPPER WRADDRU6 <== WRADDRU6 WRADDRU6)
			(conn RAMB18X2SDP_UPPER WRADDRU5 <== WRADDRU5 WRADDRU5)
			(conn RAMB18X2SDP_UPPER WRADDRU4 <== WRADDRU4 WRADDRU4)
			(conn RAMB18X2SDP_UPPER WRADDRU3 <== WRADDRU3 WRADDRU3)
			(conn RAMB18X2SDP_UPPER WRADDRU2 <== WRADDRU2 WRADDRU2)
			(conn RAMB18X2SDP_UPPER WRADDRU1 <== WRADDRU1 WRADDRU1)
			(conn RAMB18X2SDP_UPPER WRADDRU0 <== WRADDRU0 WRADDRU0)
			(conn RAMB18X2SDP_UPPER WEU7 <== WEU7 WEU7)
			(conn RAMB18X2SDP_UPPER WEU6 <== WEU6 WEU6)
			(conn RAMB18X2SDP_UPPER WEU5 <== WEU5 WEU5)
			(conn RAMB18X2SDP_UPPER WEU4 <== WEU4 WEU4)
			(conn RAMB18X2SDP_UPPER WEU3 <== WEU3 WEU3)
			(conn RAMB18X2SDP_UPPER WEU2 <== WEU2 WEU2)
			(conn RAMB18X2SDP_UPPER WEU1 <== WEU1 WEU1)
			(conn RAMB18X2SDP_UPPER WEU0 <== WEU0 WEU0)
			(conn RAMB18X2SDP_UPPER TIEOFFWEAU3 <== TIEOFFWEAU3 TIEOFFWEAU3)
			(conn RAMB18X2SDP_UPPER TIEOFFWEAU2 <== TIEOFFWEAU2 TIEOFFWEAU2)
			(conn RAMB18X2SDP_UPPER TIEOFFWEAU1 <== TIEOFFWEAU1 TIEOFFWEAU1)
			(conn RAMB18X2SDP_UPPER TIEOFFWEAU0 <== TIEOFFWEAU0 TIEOFFWEAU0)
			(conn RAMB18X2SDP_UPPER TIEOFFSSRBU <== TIEOFFSSRBU TIEOFFSSRBU)
			(conn RAMB18X2SDP_UPPER SSRU <== SSRUINV OUT)
			(conn RAMB18X2SDP_UPPER REGCEU <== REGCEU REGCEU)
			(conn RAMB18X2SDP_UPPER RDRCLKU <== RDRCLKUINV OUT)
			(conn RAMB18X2SDP_UPPER RDENU <== RDENUINV OUT)
			(conn RAMB18X2SDP_UPPER RDCLKU <== RDCLKUINV OUT)
			(conn RAMB18X2SDP_UPPER RDADDRU14 <== RDADDRU14 RDADDRU14)
			(conn RAMB18X2SDP_UPPER RDADDRU13 <== RDADDRU13 RDADDRU13)
			(conn RAMB18X2SDP_UPPER RDADDRU12 <== RDADDRU12 RDADDRU12)
			(conn RAMB18X2SDP_UPPER RDADDRU11 <== RDADDRU11 RDADDRU11)
			(conn RAMB18X2SDP_UPPER RDADDRU10 <== RDADDRU10 RDADDRU10)
			(conn RAMB18X2SDP_UPPER RDADDRU9 <== RDADDRU9 RDADDRU9)
			(conn RAMB18X2SDP_UPPER RDADDRU8 <== RDADDRU8 RDADDRU8)
			(conn RAMB18X2SDP_UPPER RDADDRU7 <== RDADDRU7 RDADDRU7)
			(conn RAMB18X2SDP_UPPER RDADDRU6 <== RDADDRU6 RDADDRU6)
			(conn RAMB18X2SDP_UPPER RDADDRU5 <== RDADDRU5 RDADDRU5)
			(conn RAMB18X2SDP_UPPER RDADDRU4 <== RDADDRU4 RDADDRU4)
			(conn RAMB18X2SDP_UPPER RDADDRU3 <== RDADDRU3 RDADDRU3)
			(conn RAMB18X2SDP_UPPER RDADDRU2 <== RDADDRU2 RDADDRU2)
			(conn RAMB18X2SDP_UPPER RDADDRU1 <== RDADDRU1 RDADDRU1)
			(conn RAMB18X2SDP_UPPER RDADDRU0 <== RDADDRU0 RDADDRU0)
			(conn RAMB18X2SDP_UPPER DIU31 <== DIU31 DIU31)
			(conn RAMB18X2SDP_UPPER DIU30 <== DIU30 DIU30)
			(conn RAMB18X2SDP_UPPER DIU29 <== DIU29 DIU29)
			(conn RAMB18X2SDP_UPPER DIU28 <== DIU28 DIU28)
			(conn RAMB18X2SDP_UPPER DIU27 <== DIU27 DIU27)
			(conn RAMB18X2SDP_UPPER DIU26 <== DIU26 DIU26)
			(conn RAMB18X2SDP_UPPER DIU25 <== DIU25 DIU25)
			(conn RAMB18X2SDP_UPPER DIU24 <== DIU24 DIU24)
			(conn RAMB18X2SDP_UPPER DIU23 <== DIU23 DIU23)
			(conn RAMB18X2SDP_UPPER DIU22 <== DIU22 DIU22)
			(conn RAMB18X2SDP_UPPER DIU21 <== DIU21 DIU21)
			(conn RAMB18X2SDP_UPPER DIU20 <== DIU20 DIU20)
			(conn RAMB18X2SDP_UPPER DIU19 <== DIU19 DIU19)
			(conn RAMB18X2SDP_UPPER DIU18 <== DIU18 DIU18)
			(conn RAMB18X2SDP_UPPER DIU17 <== DIU17 DIU17)
			(conn RAMB18X2SDP_UPPER DIU16 <== DIU16 DIU16)
			(conn RAMB18X2SDP_UPPER DIU15 <== DIU15 DIU15)
			(conn RAMB18X2SDP_UPPER DIU14 <== DIU14 DIU14)
			(conn RAMB18X2SDP_UPPER DIU13 <== DIU13 DIU13)
			(conn RAMB18X2SDP_UPPER DIU12 <== DIU12 DIU12)
			(conn RAMB18X2SDP_UPPER DIU11 <== DIU11 DIU11)
			(conn RAMB18X2SDP_UPPER DIU10 <== DIU10 DIU10)
			(conn RAMB18X2SDP_UPPER DIU9 <== DIU9 DIU9)
			(conn RAMB18X2SDP_UPPER DIU8 <== DIU8 DIU8)
			(conn RAMB18X2SDP_UPPER DIU7 <== DIU7 DIU7)
			(conn RAMB18X2SDP_UPPER DIU6 <== DIU6 DIU6)
			(conn RAMB18X2SDP_UPPER DIU5 <== DIU5 DIU5)
			(conn RAMB18X2SDP_UPPER DIU4 <== DIU4 DIU4)
			(conn RAMB18X2SDP_UPPER DIU3 <== DIU3 DIU3)
			(conn RAMB18X2SDP_UPPER DIU2 <== DIU2 DIU2)
			(conn RAMB18X2SDP_UPPER DIU1 <== DIU1 DIU1)
			(conn RAMB18X2SDP_UPPER DIU0 <== DIU0 DIU0)
			(conn RAMB18X2SDP_UPPER DIPU3 <== DIPU3 DIPU3)
			(conn RAMB18X2SDP_UPPER DIPU2 <== DIPU2 DIPU2)
			(conn RAMB18X2SDP_UPPER DIPU1 <== DIPU1 DIPU1)
			(conn RAMB18X2SDP_UPPER DIPU0 <== DIPU0 DIPU0)
		)
		(element RAMB18X2SDP_LOWER 124 # BEL
			(pin WRENL input)
			(pin WRCLKL input)
			(pin WRADDRL15 input)
			(pin WRADDRL14 input)
			(pin WRADDRL13 input)
			(pin WRADDRL12 input)
			(pin WRADDRL11 input)
			(pin WRADDRL10 input)
			(pin WRADDRL9 input)
			(pin WRADDRL8 input)
			(pin WRADDRL7 input)
			(pin WRADDRL6 input)
			(pin WRADDRL5 input)
			(pin WRADDRL4 input)
			(pin WRADDRL3 input)
			(pin WRADDRL2 input)
			(pin WRADDRL1 input)
			(pin WRADDRL0 input)
			(pin WEL7 input)
			(pin WEL6 input)
			(pin WEL5 input)
			(pin WEL4 input)
			(pin WEL3 input)
			(pin WEL2 input)
			(pin WEL1 input)
			(pin WEL0 input)
			(pin TIEOFFWEAL3 input)
			(pin TIEOFFWEAL2 input)
			(pin TIEOFFWEAL1 input)
			(pin TIEOFFWEAL0 input)
			(pin TIEOFFSSRBL input)
			(pin SSRL input)
			(pin REGCEL input)
			(pin RDRCLKL input)
			(pin RDENL input)
			(pin RDCLKL input)
			(pin RDADDRL15 input)
			(pin RDADDRL14 input)
			(pin RDADDRL13 input)
			(pin RDADDRL12 input)
			(pin RDADDRL11 input)
			(pin RDADDRL10 input)
			(pin RDADDRL9 input)
			(pin RDADDRL8 input)
			(pin RDADDRL7 input)
			(pin RDADDRL6 input)
			(pin RDADDRL5 input)
			(pin RDADDRL4 input)
			(pin RDADDRL3 input)
			(pin RDADDRL2 input)
			(pin RDADDRL1 input)
			(pin RDADDRL0 input)
			(pin DOPL3 output)
			(pin DOPL2 output)
			(pin DOPL1 output)
			(pin DOPL0 output)
			(pin DOL31 output)
			(pin DOL30 output)
			(pin DOL29 output)
			(pin DOL28 output)
			(pin DOL27 output)
			(pin DOL26 output)
			(pin DOL25 output)
			(pin DOL24 output)
			(pin DOL23 output)
			(pin DOL22 output)
			(pin DOL21 output)
			(pin DOL20 output)
			(pin DOL19 output)
			(pin DOL18 output)
			(pin DOL17 output)
			(pin DOL16 output)
			(pin DOL15 output)
			(pin DOL14 output)
			(pin DOL13 output)
			(pin DOL12 output)
			(pin DOL11 output)
			(pin DOL10 output)
			(pin DOL9 output)
			(pin DOL8 output)
			(pin DOL7 output)
			(pin DOL6 output)
			(pin DOL5 output)
			(pin DOL4 output)
			(pin DOL3 output)
			(pin DOL2 output)
			(pin DOL1 output)
			(pin DOL0 output)
			(pin DIPL3 input)
			(pin DIPL2 input)
			(pin DIPL1 input)
			(pin DIPL0 input)
			(pin DIL31 input)
			(pin DIL30 input)
			(pin DIL29 input)
			(pin DIL28 input)
			(pin DIL27 input)
			(pin DIL26 input)
			(pin DIL25 input)
			(pin DIL24 input)
			(pin DIL23 input)
			(pin DIL22 input)
			(pin DIL21 input)
			(pin DIL20 input)
			(pin DIL19 input)
			(pin DIL18 input)
			(pin DIL17 input)
			(pin DIL16 input)
			(pin DIL15 input)
			(pin DIL14 input)
			(pin DIL13 input)
			(pin DIL12 input)
			(pin DIL11 input)
			(pin DIL10 input)
			(pin DIL9 input)
			(pin DIL8 input)
			(pin DIL7 input)
			(pin DIL6 input)
			(pin DIL5 input)
			(pin DIL4 input)
			(pin DIL3 input)
			(pin DIL2 input)
			(pin DIL1 input)
			(pin DIL0 input)
			(conn RAMB18X2SDP_LOWER DOPL3 ==> DOPL3 DOPL3)
			(conn RAMB18X2SDP_LOWER DOPL2 ==> DOPL2 DOPL2)
			(conn RAMB18X2SDP_LOWER DOPL1 ==> DOPL1 DOPL1)
			(conn RAMB18X2SDP_LOWER DOPL0 ==> DOPL0 DOPL0)
			(conn RAMB18X2SDP_LOWER DOL31 ==> DOL31 DOL31)
			(conn RAMB18X2SDP_LOWER DOL30 ==> DOL30 DOL30)
			(conn RAMB18X2SDP_LOWER DOL29 ==> DOL29 DOL29)
			(conn RAMB18X2SDP_LOWER DOL28 ==> DOL28 DOL28)
			(conn RAMB18X2SDP_LOWER DOL27 ==> DOL27 DOL27)
			(conn RAMB18X2SDP_LOWER DOL26 ==> DOL26 DOL26)
			(conn RAMB18X2SDP_LOWER DOL25 ==> DOL25 DOL25)
			(conn RAMB18X2SDP_LOWER DOL24 ==> DOL24 DOL24)
			(conn RAMB18X2SDP_LOWER DOL23 ==> DOL23 DOL23)
			(conn RAMB18X2SDP_LOWER DOL22 ==> DOL22 DOL22)
			(conn RAMB18X2SDP_LOWER DOL21 ==> DOL21 DOL21)
			(conn RAMB18X2SDP_LOWER DOL20 ==> DOL20 DOL20)
			(conn RAMB18X2SDP_LOWER DOL19 ==> DOL19 DOL19)
			(conn RAMB18X2SDP_LOWER DOL18 ==> DOL18 DOL18)
			(conn RAMB18X2SDP_LOWER DOL17 ==> DOL17 DOL17)
			(conn RAMB18X2SDP_LOWER DOL16 ==> DOL16 DOL16)
			(conn RAMB18X2SDP_LOWER DOL15 ==> DOL15 DOL15)
			(conn RAMB18X2SDP_LOWER DOL14 ==> DOL14 DOL14)
			(conn RAMB18X2SDP_LOWER DOL13 ==> DOL13 DOL13)
			(conn RAMB18X2SDP_LOWER DOL12 ==> DOL12 DOL12)
			(conn RAMB18X2SDP_LOWER DOL11 ==> DOL11 DOL11)
			(conn RAMB18X2SDP_LOWER DOL10 ==> DOL10 DOL10)
			(conn RAMB18X2SDP_LOWER DOL9 ==> DOL9 DOL9)
			(conn RAMB18X2SDP_LOWER DOL8 ==> DOL8 DOL8)
			(conn RAMB18X2SDP_LOWER DOL7 ==> DOL7 DOL7)
			(conn RAMB18X2SDP_LOWER DOL6 ==> DOL6 DOL6)
			(conn RAMB18X2SDP_LOWER DOL5 ==> DOL5 DOL5)
			(conn RAMB18X2SDP_LOWER DOL4 ==> DOL4 DOL4)
			(conn RAMB18X2SDP_LOWER DOL3 ==> DOL3 DOL3)
			(conn RAMB18X2SDP_LOWER DOL2 ==> DOL2 DOL2)
			(conn RAMB18X2SDP_LOWER DOL1 ==> DOL1 DOL1)
			(conn RAMB18X2SDP_LOWER DOL0 ==> DOL0 DOL0)
			(conn RAMB18X2SDP_LOWER WRENL <== WRENLINV OUT)
			(conn RAMB18X2SDP_LOWER WRCLKL <== WRCLKLINV OUT)
			(conn RAMB18X2SDP_LOWER WRADDRL15 <== WRADDRL15 WRADDRL15)
			(conn RAMB18X2SDP_LOWER WRADDRL14 <== WRADDRL14 WRADDRL14)
			(conn RAMB18X2SDP_LOWER WRADDRL13 <== WRADDRL13 WRADDRL13)
			(conn RAMB18X2SDP_LOWER WRADDRL12 <== WRADDRL12 WRADDRL12)
			(conn RAMB18X2SDP_LOWER WRADDRL11 <== WRADDRL11 WRADDRL11)
			(conn RAMB18X2SDP_LOWER WRADDRL10 <== WRADDRL10 WRADDRL10)
			(conn RAMB18X2SDP_LOWER WRADDRL9 <== WRADDRL9 WRADDRL9)
			(conn RAMB18X2SDP_LOWER WRADDRL8 <== WRADDRL8 WRADDRL8)
			(conn RAMB18X2SDP_LOWER WRADDRL7 <== WRADDRL7 WRADDRL7)
			(conn RAMB18X2SDP_LOWER WRADDRL6 <== WRADDRL6 WRADDRL6)
			(conn RAMB18X2SDP_LOWER WRADDRL5 <== WRADDRL5 WRADDRL5)
			(conn RAMB18X2SDP_LOWER WRADDRL4 <== WRADDRL4 WRADDRL4)
			(conn RAMB18X2SDP_LOWER WRADDRL3 <== WRADDRL3 WRADDRL3)
			(conn RAMB18X2SDP_LOWER WRADDRL2 <== WRADDRL2 WRADDRL2)
			(conn RAMB18X2SDP_LOWER WRADDRL1 <== WRADDRL1 WRADDRL1)
			(conn RAMB18X2SDP_LOWER WRADDRL0 <== WRADDRL0 WRADDRL0)
			(conn RAMB18X2SDP_LOWER WEL7 <== WEL7 WEL7)
			(conn RAMB18X2SDP_LOWER WEL6 <== WEL6 WEL6)
			(conn RAMB18X2SDP_LOWER WEL5 <== WEL5 WEL5)
			(conn RAMB18X2SDP_LOWER WEL4 <== WEL4 WEL4)
			(conn RAMB18X2SDP_LOWER WEL3 <== WEL3 WEL3)
			(conn RAMB18X2SDP_LOWER WEL2 <== WEL2 WEL2)
			(conn RAMB18X2SDP_LOWER WEL1 <== WEL1 WEL1)
			(conn RAMB18X2SDP_LOWER WEL0 <== WEL0 WEL0)
			(conn RAMB18X2SDP_LOWER TIEOFFWEAL3 <== TIEOFFWEAL3 TIEOFFWEAL3)
			(conn RAMB18X2SDP_LOWER TIEOFFWEAL2 <== TIEOFFWEAL2 TIEOFFWEAL2)
			(conn RAMB18X2SDP_LOWER TIEOFFWEAL1 <== TIEOFFWEAL1 TIEOFFWEAL1)
			(conn RAMB18X2SDP_LOWER TIEOFFWEAL0 <== TIEOFFWEAL0 TIEOFFWEAL0)
			(conn RAMB18X2SDP_LOWER TIEOFFSSRBL <== TIEOFFSSRBL TIEOFFSSRBL)
			(conn RAMB18X2SDP_LOWER SSRL <== SSRLINV OUT)
			(conn RAMB18X2SDP_LOWER REGCEL <== REGCEL REGCEL)
			(conn RAMB18X2SDP_LOWER RDRCLKL <== RDRCLKLINV OUT)
			(conn RAMB18X2SDP_LOWER RDENL <== RDENLINV OUT)
			(conn RAMB18X2SDP_LOWER RDCLKL <== RDCLKLINV OUT)
			(conn RAMB18X2SDP_LOWER RDADDRL15 <== RDADDRL15 RDADDRL15)
			(conn RAMB18X2SDP_LOWER RDADDRL14 <== RDADDRL14 RDADDRL14)
			(conn RAMB18X2SDP_LOWER RDADDRL13 <== RDADDRL13 RDADDRL13)
			(conn RAMB18X2SDP_LOWER RDADDRL12 <== RDADDRL12 RDADDRL12)
			(conn RAMB18X2SDP_LOWER RDADDRL11 <== RDADDRL11 RDADDRL11)
			(conn RAMB18X2SDP_LOWER RDADDRL10 <== RDADDRL10 RDADDRL10)
			(conn RAMB18X2SDP_LOWER RDADDRL9 <== RDADDRL9 RDADDRL9)
			(conn RAMB18X2SDP_LOWER RDADDRL8 <== RDADDRL8 RDADDRL8)
			(conn RAMB18X2SDP_LOWER RDADDRL7 <== RDADDRL7 RDADDRL7)
			(conn RAMB18X2SDP_LOWER RDADDRL6 <== RDADDRL6 RDADDRL6)
			(conn RAMB18X2SDP_LOWER RDADDRL5 <== RDADDRL5 RDADDRL5)
			(conn RAMB18X2SDP_LOWER RDADDRL4 <== RDADDRL4 RDADDRL4)
			(conn RAMB18X2SDP_LOWER RDADDRL3 <== RDADDRL3 RDADDRL3)
			(conn RAMB18X2SDP_LOWER RDADDRL2 <== RDADDRL2 RDADDRL2)
			(conn RAMB18X2SDP_LOWER RDADDRL1 <== RDADDRL1 RDADDRL1)
			(conn RAMB18X2SDP_LOWER RDADDRL0 <== RDADDRL0 RDADDRL0)
			(conn RAMB18X2SDP_LOWER DIPL3 <== DIPL3 DIPL3)
			(conn RAMB18X2SDP_LOWER DIPL2 <== DIPL2 DIPL2)
			(conn RAMB18X2SDP_LOWER DIPL1 <== DIPL1 DIPL1)
			(conn RAMB18X2SDP_LOWER DIPL0 <== DIPL0 DIPL0)
			(conn RAMB18X2SDP_LOWER DIL31 <== DIL31 DIL31)
			(conn RAMB18X2SDP_LOWER DIL30 <== DIL30 DIL30)
			(conn RAMB18X2SDP_LOWER DIL29 <== DIL29 DIL29)
			(conn RAMB18X2SDP_LOWER DIL28 <== DIL28 DIL28)
			(conn RAMB18X2SDP_LOWER DIL27 <== DIL27 DIL27)
			(conn RAMB18X2SDP_LOWER DIL26 <== DIL26 DIL26)
			(conn RAMB18X2SDP_LOWER DIL25 <== DIL25 DIL25)
			(conn RAMB18X2SDP_LOWER DIL24 <== DIL24 DIL24)
			(conn RAMB18X2SDP_LOWER DIL23 <== DIL23 DIL23)
			(conn RAMB18X2SDP_LOWER DIL22 <== DIL22 DIL22)
			(conn RAMB18X2SDP_LOWER DIL21 <== DIL21 DIL21)
			(conn RAMB18X2SDP_LOWER DIL20 <== DIL20 DIL20)
			(conn RAMB18X2SDP_LOWER DIL19 <== DIL19 DIL19)
			(conn RAMB18X2SDP_LOWER DIL18 <== DIL18 DIL18)
			(conn RAMB18X2SDP_LOWER DIL17 <== DIL17 DIL17)
			(conn RAMB18X2SDP_LOWER DIL16 <== DIL16 DIL16)
			(conn RAMB18X2SDP_LOWER DIL15 <== DIL15 DIL15)
			(conn RAMB18X2SDP_LOWER DIL14 <== DIL14 DIL14)
			(conn RAMB18X2SDP_LOWER DIL13 <== DIL13 DIL13)
			(conn RAMB18X2SDP_LOWER DIL12 <== DIL12 DIL12)
			(conn RAMB18X2SDP_LOWER DIL11 <== DIL11 DIL11)
			(conn RAMB18X2SDP_LOWER DIL10 <== DIL10 DIL10)
			(conn RAMB18X2SDP_LOWER DIL9 <== DIL9 DIL9)
			(conn RAMB18X2SDP_LOWER DIL8 <== DIL8 DIL8)
			(conn RAMB18X2SDP_LOWER DIL7 <== DIL7 DIL7)
			(conn RAMB18X2SDP_LOWER DIL6 <== DIL6 DIL6)
			(conn RAMB18X2SDP_LOWER DIL5 <== DIL5 DIL5)
			(conn RAMB18X2SDP_LOWER DIL4 <== DIL4 DIL4)
			(conn RAMB18X2SDP_LOWER DIL3 <== DIL3 DIL3)
			(conn RAMB18X2SDP_LOWER DIL2 <== DIL2 DIL2)
			(conn RAMB18X2SDP_LOWER DIL1 <== DIL1 DIL1)
			(conn RAMB18X2SDP_LOWER DIL0 <== DIL0 DIL0)
		)
		(element RDADDRU12 1
			(pin RDADDRU12 output)
			(conn RDADDRU12 RDADDRU12 ==> RAMB18X2SDP_UPPER RDADDRU12)
		)
		(element WRADDRU2 1
			(pin WRADDRU2 output)
			(conn WRADDRU2 WRADDRU2 ==> RAMB18X2SDP_UPPER WRADDRU2)
		)
		(element DIPU0 1
			(pin DIPU0 output)
			(conn DIPU0 DIPU0 ==> RAMB18X2SDP_UPPER DIPU0)
		)
		(element RDADDRU7 1
			(pin RDADDRU7 output)
			(conn RDADDRU7 RDADDRU7 ==> RAMB18X2SDP_UPPER RDADDRU7)
		)
		(element WRADDRU3 1
			(pin WRADDRU3 output)
			(conn WRADDRU3 WRADDRU3 ==> RAMB18X2SDP_UPPER WRADDRU3)
		)
		(element RDADDRU1 1
			(pin RDADDRU1 output)
			(conn RDADDRU1 RDADDRU1 ==> RAMB18X2SDP_UPPER RDADDRU1)
		)
		(element DOU5 1
			(pin DOU5 input)
			(conn DOU5 DOU5 <== RAMB18X2SDP_UPPER DOU5)
		)
		(element DIU4 1
			(pin DIU4 output)
			(conn DIU4 DIU4 ==> RAMB18X2SDP_UPPER DIU4)
		)
		(element RDADDRU2 1
			(pin RDADDRU2 output)
			(conn RDADDRU2 RDADDRU2 ==> RAMB18X2SDP_UPPER RDADDRU2)
		)
		(element DIU20 1
			(pin DIU20 output)
			(conn DIU20 DIU20 ==> RAMB18X2SDP_UPPER DIU20)
		)
		(element TIEOFFWEAL3 1
			(pin TIEOFFWEAL3 output)
			(conn TIEOFFWEAL3 TIEOFFWEAL3 ==> RAMB18X2SDP_LOWER TIEOFFWEAL3)
		)
		(element WEU0 1
			(pin WEU0 output)
			(conn WEU0 WEU0 ==> RAMB18X2SDP_UPPER WEU0)
		)
		(element DOU11 1
			(pin DOU11 input)
			(conn DOU11 DOU11 <== RAMB18X2SDP_UPPER DOU11)
		)
		(element DOU27 1
			(pin DOU27 input)
			(conn DOU27 DOU27 <== RAMB18X2SDP_UPPER DOU27)
		)
		(element DIU7 1
			(pin DIU7 output)
			(conn DIU7 DIU7 ==> RAMB18X2SDP_UPPER DIU7)
		)
		(element DIU30 1
			(pin DIU30 output)
			(conn DIU30 DIU30 ==> RAMB18X2SDP_UPPER DIU30)
		)
		(element DOU1 1
			(pin DOU1 input)
			(conn DOU1 DOU1 <== RAMB18X2SDP_UPPER DOU1)
		)
		(element RDRCLKU 1
			(pin RDRCLKU output)
			(conn RDRCLKU RDRCLKU ==> RDRCLKUINV RDRCLKU_B)
			(conn RDRCLKU RDRCLKU ==> RDRCLKUINV RDRCLKU)
		)
		(element DOU13 1
			(pin DOU13 input)
			(conn DOU13 DOU13 <== RAMB18X2SDP_UPPER DOU13)
		)
		(element DOPU2 1
			(pin DOPU2 input)
			(conn DOPU2 DOPU2 <== RAMB18X2SDP_UPPER DOPU2)
		)
		(element WRENU 1
			(pin WRENU output)
			(conn WRENU WRENU ==> WRENUINV WRENU_B)
			(conn WRENU WRENU ==> WRENUINV WRENU)
		)
		(element DIU17 1
			(pin DIU17 output)
			(conn DIU17 DIU17 ==> RAMB18X2SDP_UPPER DIU17)
		)
		(element TIEOFFWEAU1 1
			(pin TIEOFFWEAU1 output)
			(conn TIEOFFWEAU1 TIEOFFWEAU1 ==> RAMB18X2SDP_UPPER TIEOFFWEAU1)
		)
		(element DOU18 1
			(pin DOU18 input)
			(conn DOU18 DOU18 <== RAMB18X2SDP_UPPER DOU18)
		)
		(element DIU27 1
			(pin DIU27 output)
			(conn DIU27 DIU27 ==> RAMB18X2SDP_UPPER DIU27)
		)
		(element WRADDRU8 1
			(pin WRADDRU8 output)
			(conn WRADDRU8 WRADDRU8 ==> RAMB18X2SDP_UPPER WRADDRU8)
		)
		(element DOU10 1
			(pin DOU10 input)
			(conn DOU10 DOU10 <== RAMB18X2SDP_UPPER DOU10)
		)
		(element DIU23 1
			(pin DIU23 output)
			(conn DIU23 DIU23 ==> RAMB18X2SDP_UPPER DIU23)
		)
		(element WEU4 1
			(pin WEU4 output)
			(conn WEU4 WEU4 ==> RAMB18X2SDP_UPPER WEU4)
		)
		(element DIU14 1
			(pin DIU14 output)
			(conn DIU14 DIU14 ==> RAMB18X2SDP_UPPER DIU14)
		)
		(element WRADDRU12 1
			(pin WRADDRU12 output)
			(conn WRADDRU12 WRADDRU12 ==> RAMB18X2SDP_UPPER WRADDRU12)
		)
		(element WEU3 1
			(pin WEU3 output)
			(conn WEU3 WEU3 ==> RAMB18X2SDP_UPPER WEU3)
		)
		(element DIU0 1
			(pin DIU0 output)
			(conn DIU0 DIU0 ==> RAMB18X2SDP_UPPER DIU0)
		)
		(element RDADDRU8 1
			(pin RDADDRU8 output)
			(conn RDADDRU8 RDADDRU8 ==> RAMB18X2SDP_UPPER RDADDRU8)
		)
		(element DOU20 1
			(pin DOU20 input)
			(conn DOU20 DOU20 <== RAMB18X2SDP_UPPER DOU20)
		)
		(element DIU5 1
			(pin DIU5 output)
			(conn DIU5 DIU5 ==> RAMB18X2SDP_UPPER DIU5)
		)
		(element WRADDRU6 1
			(pin WRADDRU6 output)
			(conn WRADDRU6 WRADDRU6 ==> RAMB18X2SDP_UPPER WRADDRU6)
		)
		(element SSRU 1
			(pin SSRU output)
			(conn SSRU SSRU ==> SSRUINV SSRU_B)
			(conn SSRU SSRU ==> SSRUINV SSRU)
		)
		(element REGCEU 1
			(pin REGCEU output)
			(conn REGCEU REGCEU ==> RAMB18X2SDP_UPPER REGCEU)
		)
		(element DOU17 1
			(pin DOU17 input)
			(conn DOU17 DOU17 <== RAMB18X2SDP_UPPER DOU17)
		)
		(element RDADDRU4 1
			(pin RDADDRU4 output)
			(conn RDADDRU4 RDADDRU4 ==> RAMB18X2SDP_UPPER RDADDRU4)
		)
		(element DIU29 1
			(pin DIU29 output)
			(conn DIU29 DIU29 ==> RAMB18X2SDP_UPPER DIU29)
		)
		(element WRADDRU1 1
			(pin WRADDRU1 output)
			(conn WRADDRU1 WRADDRU1 ==> RAMB18X2SDP_UPPER WRADDRU1)
		)
		(element DIU26 1
			(pin DIU26 output)
			(conn DIU26 DIU26 ==> RAMB18X2SDP_UPPER DIU26)
		)
		(element DOU28 1
			(pin DOU28 input)
			(conn DOU28 DOU28 <== RAMB18X2SDP_UPPER DOU28)
		)
		(element DOPU3 1
			(pin DOPU3 input)
			(conn DOPU3 DOPU3 <== RAMB18X2SDP_UPPER DOPU3)
		)
		(element RDADDRU13 1
			(pin RDADDRU13 output)
			(conn RDADDRU13 RDADDRU13 ==> RAMB18X2SDP_UPPER RDADDRU13)
		)
		(element DOU4 1
			(pin DOU4 input)
			(conn DOU4 DOU4 <== RAMB18X2SDP_UPPER DOU4)
		)
		(element RDADDRU0 1
			(pin RDADDRU0 output)
			(conn RDADDRU0 RDADDRU0 ==> RAMB18X2SDP_UPPER RDADDRU0)
		)
		(element DIU13 1
			(pin DIU13 output)
			(conn DIU13 DIU13 ==> RAMB18X2SDP_UPPER DIU13)
		)
		(element WRADDRU10 1
			(pin WRADDRU10 output)
			(conn WRADDRU10 WRADDRU10 ==> RAMB18X2SDP_UPPER WRADDRU10)
		)
		(element DIU22 1
			(pin DIU22 output)
			(conn DIU22 DIU22 ==> RAMB18X2SDP_UPPER DIU22)
		)
		(element RDRCLKUINV 3
			(pin RDRCLKU_B input)
			(pin RDRCLKU input)
			(pin OUT output)
			(cfg RDRCLKU_B RDRCLKU)
			(conn RDRCLKUINV OUT ==> RAMB18X2SDP_UPPER RDRCLKU)
			(conn RDRCLKUINV RDRCLKU_B <== RDRCLKU RDRCLKU)
			(conn RDRCLKUINV RDRCLKU <== RDRCLKU RDRCLKU)
		)
		(element DIU16 1
			(pin DIU16 output)
			(conn DIU16 DIU16 ==> RAMB18X2SDP_UPPER DIU16)
		)
		(element RDADDRU10 1
			(pin RDADDRU10 output)
			(conn RDADDRU10 RDADDRU10 ==> RAMB18X2SDP_UPPER RDADDRU10)
		)
		(element TIEOFFWEAU2 1
			(pin TIEOFFWEAU2 output)
			(conn TIEOFFWEAU2 TIEOFFWEAU2 ==> RAMB18X2SDP_UPPER TIEOFFWEAU2)
		)
		(element DOU24 1
			(pin DOU24 input)
			(conn DOU24 DOU24 <== RAMB18X2SDP_UPPER DOU24)
		)
		(element DIU31 1
			(pin DIU31 output)
			(conn DIU31 DIU31 ==> RAMB18X2SDP_UPPER DIU31)
		)
		(element DIPU1 1
			(pin DIPU1 output)
			(conn DIPU1 DIPU1 ==> RAMB18X2SDP_UPPER DIPU1)
		)
		(element RDCLKUINV 3
			(pin RDCLKU_B input)
			(pin RDCLKU input)
			(pin OUT output)
			(cfg RDCLKU_B RDCLKU)
			(conn RDCLKUINV OUT ==> RAMB18X2SDP_UPPER RDCLKU)
			(conn RDCLKUINV RDCLKU_B <== RDCLKU RDCLKU)
			(conn RDCLKUINV RDCLKU <== RDCLKU RDCLKU)
		)
		(element WEU7 1
			(pin WEU7 output)
			(conn WEU7 WEU7 ==> RAMB18X2SDP_UPPER WEU7)
		)
		(element WRADDRU5 1
			(pin WRADDRU5 output)
			(conn WRADDRU5 WRADDRU5 ==> RAMB18X2SDP_UPPER WRADDRU5)
		)
		(element DOU30 1
			(pin DOU30 input)
			(conn DOU30 DOU30 <== RAMB18X2SDP_UPPER DOU30)
		)
		(element DOU29 1
			(pin DOU29 input)
			(conn DOU29 DOU29 <== RAMB18X2SDP_UPPER DOU29)
		)
		(element TIEOFFWEAL0 1
			(pin TIEOFFWEAL0 output)
			(conn TIEOFFWEAL0 TIEOFFWEAL0 ==> RAMB18X2SDP_LOWER TIEOFFWEAL0)
		)
		(element DOPU1 1
			(pin DOPU1 input)
			(conn DOPU1 DOPU1 <== RAMB18X2SDP_UPPER DOPU1)
		)
		(element RDADDRU9 1
			(pin RDADDRU9 output)
			(conn RDADDRU9 RDADDRU9 ==> RAMB18X2SDP_UPPER RDADDRU9)
		)
		(element WEU2 1
			(pin WEU2 output)
			(conn WEU2 WEU2 ==> RAMB18X2SDP_UPPER WEU2)
		)
		(element DIU19 1
			(pin DIU19 output)
			(conn DIU19 DIU19 ==> RAMB18X2SDP_UPPER DIU19)
		)
		(element DIU28 1
			(pin DIU28 output)
			(conn DIU28 DIU28 ==> RAMB18X2SDP_UPPER DIU28)
		)
		(element DOU0 1
			(pin DOU0 input)
			(conn DOU0 DOU0 <== RAMB18X2SDP_UPPER DOU0)
		)
		(element DIU9 1
			(pin DIU9 output)
			(conn DIU9 DIU9 ==> RAMB18X2SDP_UPPER DIU9)
		)
		(element DOU9 1
			(pin DOU9 input)
			(conn DOU9 DOU9 <== RAMB18X2SDP_UPPER DOU9)
		)
		(element DIU18 1
			(pin DIU18 output)
			(conn DIU18 DIU18 ==> RAMB18X2SDP_UPPER DIU18)
		)
		(element WRENUINV 3
			(pin WRENU_B input)
			(pin WRENU input)
			(pin OUT output)
			(cfg WRENU_B WRENU)
			(conn WRENUINV OUT ==> RAMB18X2SDP_UPPER WRENU)
			(conn WRENUINV WRENU_B <== WRENU WRENU)
			(conn WRENUINV WRENU <== WRENU WRENU)
		)
		(element WRADDRU0 1
			(pin WRADDRU0 output)
			(conn WRADDRU0 WRADDRU0 ==> RAMB18X2SDP_UPPER WRADDRU0)
		)
		(element DOU25 1
			(pin DOU25 input)
			(conn DOU25 DOU25 <== RAMB18X2SDP_UPPER DOU25)
		)
		(element DIU25 1
			(pin DIU25 output)
			(conn DIU25 DIU25 ==> RAMB18X2SDP_UPPER DIU25)
		)
		(element DOU12 1
			(pin DOU12 input)
			(conn DOU12 DOU12 <== RAMB18X2SDP_UPPER DOU12)
		)
		(element DIU6 1
			(pin DIU6 output)
			(conn DIU6 DIU6 ==> RAMB18X2SDP_UPPER DIU6)
		)
		(element WEU6 1
			(pin WEU6 output)
			(conn WEU6 WEU6 ==> RAMB18X2SDP_UPPER WEU6)
		)
		(element RDENUINV 3
			(pin RDENU_B input)
			(pin RDENU input)
			(pin OUT output)
			(cfg RDENU_B RDENU)
			(conn RDENUINV OUT ==> RAMB18X2SDP_UPPER RDENU)
			(conn RDENUINV RDENU_B <== RDENU RDENU)
			(conn RDENUINV RDENU <== RDENU RDENU)
		)
		(element DOU3 1
			(pin DOU3 input)
			(conn DOU3 DOU3 <== RAMB18X2SDP_UPPER DOU3)
		)
		(element RDADDRU3 1
			(pin RDADDRU3 output)
			(conn RDADDRU3 RDADDRU3 ==> RAMB18X2SDP_UPPER RDADDRU3)
		)
		(element DIU15 1
			(pin DIU15 output)
			(conn DIU15 DIU15 ==> RAMB18X2SDP_UPPER DIU15)
		)
		(element WRADDRU14 1
			(pin WRADDRU14 output)
			(conn WRADDRU14 WRADDRU14 ==> RAMB18X2SDP_UPPER WRADDRU14)
		)
		(element TIEOFFWEAL1 1
			(pin TIEOFFWEAL1 output)
			(conn TIEOFFWEAL1 TIEOFFWEAL1 ==> RAMB18X2SDP_LOWER TIEOFFWEAL1)
		)
		(element RDADDRU14 1
			(pin RDADDRU14 output)
			(conn RDADDRU14 RDADDRU14 ==> RAMB18X2SDP_UPPER RDADDRU14)
		)
		(element WRCLKU 1
			(pin WRCLKU output)
			(conn WRCLKU WRCLKU ==> WRCLKUINV WRCLKU_B)
			(conn WRCLKU WRCLKU ==> WRCLKUINV WRCLKU)
		)
		(element SSRUINV 3
			(pin SSRU_B input)
			(pin SSRU input)
			(pin OUT output)
			(cfg SSRU_B SSRU)
			(conn SSRUINV OUT ==> RAMB18X2SDP_UPPER SSRU)
			(conn SSRUINV SSRU_B <== SSRU SSRU)
			(conn SSRUINV SSRU <== SSRU SSRU)
		)
		(element DOU15 1
			(pin DOU15 input)
			(conn DOU15 DOU15 <== RAMB18X2SDP_UPPER DOU15)
		)
		(element DIU12 1
			(pin DIU12 output)
			(conn DIU12 DIU12 ==> RAMB18X2SDP_UPPER DIU12)
		)
		(element WRCLKUINV 3
			(pin WRCLKU_B input)
			(pin WRCLKU input)
			(pin OUT output)
			(cfg WRCLKU_B WRCLKU)
			(conn WRCLKUINV OUT ==> RAMB18X2SDP_UPPER WRCLKU)
			(conn WRCLKUINV WRCLKU_B <== WRCLKU WRCLKU)
			(conn WRCLKUINV WRCLKU <== WRCLKU WRCLKU)
		)
		(element TIEOFFSSRBU 1
			(pin TIEOFFSSRBU output)
			(conn TIEOFFSSRBU TIEOFFSSRBU ==> RAMB18X2SDP_UPPER TIEOFFSSRBU)
		)
		(element RDENU 1
			(pin RDENU output)
			(conn RDENU RDENU ==> RDENUINV RDENU_B)
			(conn RDENU RDENU ==> RDENUINV RDENU)
		)
		(element DOU22 1
			(pin DOU22 input)
			(conn DOU22 DOU22 <== RAMB18X2SDP_UPPER DOU22)
		)
		(element DOU7 1
			(pin DOU7 input)
			(conn DOU7 DOU7 <== RAMB18X2SDP_UPPER DOU7)
		)
		(element DOU16 1
			(pin DOU16 input)
			(conn DOU16 DOU16 <== RAMB18X2SDP_UPPER DOU16)
		)
		(element DIU3 1
			(pin DIU3 output)
			(conn DIU3 DIU3 ==> RAMB18X2SDP_UPPER DIU3)
		)
		(element DIPU2 1
			(pin DIPU2 output)
			(conn DIPU2 DIPU2 ==> RAMB18X2SDP_UPPER DIPU2)
		)
		(element DOPU0 1
			(pin DOPU0 input)
			(conn DOPU0 DOPU0 <== RAMB18X2SDP_UPPER DOPU0)
		)
		(element RDADDRU6 1
			(pin RDADDRU6 output)
			(conn RDADDRU6 RDADDRU6 ==> RAMB18X2SDP_UPPER RDADDRU6)
		)
		(element WEU1 1
			(pin WEU1 output)
			(conn WEU1 WEU1 ==> RAMB18X2SDP_UPPER WEU1)
		)
		(element WRADDRU4 1
			(pin WRADDRU4 output)
			(conn WRADDRU4 WRADDRU4 ==> RAMB18X2SDP_UPPER WRADDRU4)
		)
		(element DOU26 1
			(pin DOU26 input)
			(conn DOU26 DOU26 <== RAMB18X2SDP_UPPER DOU26)
		)
		(element WRADDRU7 1
			(pin WRADDRU7 output)
			(conn WRADDRU7 WRADDRU7 ==> RAMB18X2SDP_UPPER WRADDRU7)
		)
		(element RDADDRU11 1
			(pin RDADDRU11 output)
			(conn RDADDRU11 RDADDRU11 ==> RAMB18X2SDP_UPPER RDADDRU11)
		)
		(element TIEOFFSSRBL 1
			(pin TIEOFFSSRBL output)
			(conn TIEOFFSSRBL TIEOFFSSRBL ==> RAMB18X2SDP_LOWER TIEOFFSSRBL)
		)
		(element DIU21 1
			(pin DIU21 output)
			(conn DIU21 DIU21 ==> RAMB18X2SDP_UPPER DIU21)
		)
		(element DOU31 1
			(pin DOU31 input)
			(conn DOU31 DOU31 <== RAMB18X2SDP_UPPER DOU31)
		)
		(element DOU19 1
			(pin DOU19 input)
			(conn DOU19 DOU19 <== RAMB18X2SDP_UPPER DOU19)
		)
		(element DIU24 1
			(pin DIU24 output)
			(conn DIU24 DIU24 ==> RAMB18X2SDP_UPPER DIU24)
		)
		(element DIU8 1
			(pin DIU8 output)
			(conn DIU8 DIU8 ==> RAMB18X2SDP_UPPER DIU8)
		)
		(element DIPU3 1
			(pin DIPU3 output)
			(conn DIPU3 DIPU3 ==> RAMB18X2SDP_UPPER DIPU3)
		)
		(element RDCLKU 1
			(pin RDCLKU output)
			(conn RDCLKU RDCLKU ==> RDCLKUINV RDCLKU_B)
			(conn RDCLKU RDCLKU ==> RDCLKUINV RDCLKU)
		)
		(element TIEOFFWEAU3 1
			(pin TIEOFFWEAU3 output)
			(conn TIEOFFWEAU3 TIEOFFWEAU3 ==> RAMB18X2SDP_UPPER TIEOFFWEAU3)
		)
		(element DIU2 1
			(pin DIU2 output)
			(conn DIU2 DIU2 ==> RAMB18X2SDP_UPPER DIU2)
		)
		(element WRADDRU9 1
			(pin WRADDRU9 output)
			(conn WRADDRU9 WRADDRU9 ==> RAMB18X2SDP_UPPER WRADDRU9)
		)
		(element DOU23 1
			(pin DOU23 input)
			(conn DOU23 DOU23 <== RAMB18X2SDP_UPPER DOU23)
		)
		(element WRADDRU13 1
			(pin WRADDRU13 output)
			(conn WRADDRU13 WRADDRU13 ==> RAMB18X2SDP_UPPER WRADDRU13)
		)
		(element DIU1 1
			(pin DIU1 output)
			(conn DIU1 DIU1 ==> RAMB18X2SDP_UPPER DIU1)
		)
		(element DOU6 1
			(pin DOU6 input)
			(conn DOU6 DOU6 <== RAMB18X2SDP_UPPER DOU6)
		)
		(element DOU8 1
			(pin DOU8 input)
			(conn DOU8 DOU8 <== RAMB18X2SDP_UPPER DOU8)
		)
		(element DOU2 1
			(pin DOU2 input)
			(conn DOU2 DOU2 <== RAMB18X2SDP_UPPER DOU2)
		)
		(element WRADDRU11 1
			(pin WRADDRU11 output)
			(conn WRADDRU11 WRADDRU11 ==> RAMB18X2SDP_UPPER WRADDRU11)
		)
		(element DIU10 1
			(pin DIU10 output)
			(conn DIU10 DIU10 ==> RAMB18X2SDP_UPPER DIU10)
		)
		(element TIEOFFWEAU0 1
			(pin TIEOFFWEAU0 output)
			(conn TIEOFFWEAU0 TIEOFFWEAU0 ==> RAMB18X2SDP_UPPER TIEOFFWEAU0)
		)
		(element RDADDRU5 1
			(pin RDADDRU5 output)
			(conn RDADDRU5 RDADDRU5 ==> RAMB18X2SDP_UPPER RDADDRU5)
		)
		(element TIEOFFWEAL2 1
			(pin TIEOFFWEAL2 output)
			(conn TIEOFFWEAL2 TIEOFFWEAL2 ==> RAMB18X2SDP_LOWER TIEOFFWEAL2)
		)
		(element DOU21 1
			(pin DOU21 input)
			(conn DOU21 DOU21 <== RAMB18X2SDP_UPPER DOU21)
		)
		(element DOU14 1
			(pin DOU14 input)
			(conn DOU14 DOU14 <== RAMB18X2SDP_UPPER DOU14)
		)
		(element DIU11 1
			(pin DIU11 output)
			(conn DIU11 DIU11 ==> RAMB18X2SDP_UPPER DIU11)
		)
		(element WEU5 1
			(pin WEU5 output)
			(conn WEU5 WEU5 ==> RAMB18X2SDP_UPPER WEU5)
		)
		(element DOL8 1
			(pin DOL8 input)
			(conn DOL8 DOL8 <== RAMB18X2SDP_LOWER DOL8)
		)
		(element WRCLKLINV 3
			(pin WRCLKL_B input)
			(pin WRCLKL input)
			(pin OUT output)
			(cfg WRCLKL_B WRCLKL)
			(conn WRCLKLINV OUT ==> RAMB18X2SDP_LOWER WRCLKL)
			(conn WRCLKLINV WRCLKL_B <== WRCLKL WRCLKL)
			(conn WRCLKLINV WRCLKL <== WRCLKL WRCLKL)
		)
		(element DIL18 1
			(pin DIL18 output)
			(conn DIL18 DIL18 ==> RAMB18X2SDP_LOWER DIL18)
		)
		(element DIL24 1
			(pin DIL24 output)
			(conn DIL24 DIL24 ==> RAMB18X2SDP_LOWER DIL24)
		)
		(element WRADDRL14 1
			(pin WRADDRL14 output)
			(conn WRADDRL14 WRADDRL14 ==> RAMB18X2SDP_LOWER WRADDRL14)
		)
		(element RDADDRL15 1
			(pin RDADDRL15 output)
			(conn RDADDRL15 RDADDRL15 ==> RAMB18X2SDP_LOWER RDADDRL15)
		)
		(element DOPL3 1
			(pin DOPL3 input)
			(conn DOPL3 DOPL3 <== RAMB18X2SDP_LOWER DOPL3)
		)
		(element WRADDRL12 1
			(pin WRADDRL12 output)
			(conn WRADDRL12 WRADDRL12 ==> RAMB18X2SDP_LOWER WRADDRL12)
		)
		(element DIPL3 1
			(pin DIPL3 output)
			(conn DIPL3 DIPL3 ==> RAMB18X2SDP_LOWER DIPL3)
		)
		(element DIL27 1
			(pin DIL27 output)
			(conn DIL27 DIL27 ==> RAMB18X2SDP_LOWER DIL27)
		)
		(element DOL3 1
			(pin DOL3 input)
			(conn DOL3 DOL3 <== RAMB18X2SDP_LOWER DOL3)
		)
		(element WEL6 1
			(pin WEL6 output)
			(conn WEL6 WEL6 ==> RAMB18X2SDP_LOWER WEL6)
		)
		(element RDADDRL4 1
			(pin RDADDRL4 output)
			(conn RDADDRL4 RDADDRL4 ==> RAMB18X2SDP_LOWER RDADDRL4)
		)
		(element WRADDRL7 1
			(pin WRADDRL7 output)
			(conn WRADDRL7 WRADDRL7 ==> RAMB18X2SDP_LOWER WRADDRL7)
		)
		(element DIL16 1
			(pin DIL16 output)
			(conn DIL16 DIL16 ==> RAMB18X2SDP_LOWER DIL16)
		)
		(element DIL31 1
			(pin DIL31 output)
			(conn DIL31 DIL31 ==> RAMB18X2SDP_LOWER DIL31)
		)
		(element DOL5 1
			(pin DOL5 input)
			(conn DOL5 DOL5 <== RAMB18X2SDP_LOWER DOL5)
		)
		(element RDADDRL0 1
			(pin RDADDRL0 output)
			(conn RDADDRL0 RDADDRL0 ==> RAMB18X2SDP_LOWER RDADDRL0)
		)
		(element WEL4 1
			(pin WEL4 output)
			(conn WEL4 WEL4 ==> RAMB18X2SDP_LOWER WEL4)
		)
		(element DIL10 1
			(pin DIL10 output)
			(conn DIL10 DIL10 ==> RAMB18X2SDP_LOWER DIL10)
		)
		(element DOL16 1
			(pin DOL16 input)
			(conn DOL16 DOL16 <== RAMB18X2SDP_LOWER DOL16)
		)
		(element SSRLINV 3
			(pin SSRL_B input)
			(pin SSRL input)
			(pin OUT output)
			(cfg SSRL_B SSRL)
			(conn SSRLINV OUT ==> RAMB18X2SDP_LOWER SSRL)
			(conn SSRLINV SSRL_B <== SSRL SSRL)
			(conn SSRLINV SSRL <== SSRL SSRL)
		)
		(element WEL2 1
			(pin WEL2 output)
			(conn WEL2 WEL2 ==> RAMB18X2SDP_LOWER WEL2)
		)
		(element WRADDRL5 1
			(pin WRADDRL5 output)
			(conn WRADDRL5 WRADDRL5 ==> RAMB18X2SDP_LOWER WRADDRL5)
		)
		(element DOL27 1
			(pin DOL27 input)
			(conn DOL27 DOL27 <== RAMB18X2SDP_LOWER DOL27)
		)
		(element DOL31 1
			(pin DOL31 input)
			(conn DOL31 DOL31 <== RAMB18X2SDP_LOWER DOL31)
		)
		(element DOL10 1
			(pin DOL10 input)
			(conn DOL10 DOL10 <== RAMB18X2SDP_LOWER DOL10)
		)
		(element DOL25 1
			(pin DOL25 input)
			(conn DOL25 DOL25 <== RAMB18X2SDP_LOWER DOL25)
		)
		(element WRADDRL1 1
			(pin WRADDRL1 output)
			(conn WRADDRL1 WRADDRL1 ==> RAMB18X2SDP_LOWER WRADDRL1)
		)
		(element WRADDRL10 1
			(pin WRADDRL10 output)
			(conn WRADDRL10 WRADDRL10 ==> RAMB18X2SDP_LOWER WRADDRL10)
		)
		(element DOL18 1
			(pin DOL18 input)
			(conn DOL18 DOL18 <== RAMB18X2SDP_LOWER DOL18)
		)
		(element SSRL 1
			(pin SSRL output)
			(conn SSRL SSRL ==> SSRLINV SSRL_B)
			(conn SSRL SSRL ==> SSRLINV SSRL)
		)
		(element DIL14 1
			(pin DIL14 output)
			(conn DIL14 DIL14 ==> RAMB18X2SDP_LOWER DIL14)
		)
		(element DIL29 1
			(pin DIL29 output)
			(conn DIL29 DIL29 ==> RAMB18X2SDP_LOWER DIL29)
		)
		(element WEL3 1
			(pin WEL3 output)
			(conn WEL3 WEL3 ==> RAMB18X2SDP_LOWER WEL3)
		)
		(element WRADDRL4 1
			(pin WRADDRL4 output)
			(conn WRADDRL4 WRADDRL4 ==> RAMB18X2SDP_LOWER WRADDRL4)
		)
		(element RDENLINV 3
			(pin RDENL_B input)
			(pin RDENL input)
			(pin OUT output)
			(cfg RDENL_B RDENL)
			(conn RDENLINV OUT ==> RAMB18X2SDP_LOWER RDENL)
			(conn RDENLINV RDENL_B <== RDENL RDENL)
			(conn RDENLINV RDENL <== RDENL RDENL)
		)
		(element DIL1 1
			(pin DIL1 output)
			(conn DIL1 DIL1 ==> RAMB18X2SDP_LOWER DIL1)
		)
		(element DIL9 1
			(pin DIL9 output)
			(conn DIL9 DIL9 ==> RAMB18X2SDP_LOWER DIL9)
		)
		(element DOL0 1
			(pin DOL0 input)
			(conn DOL0 DOL0 <== RAMB18X2SDP_LOWER DOL0)
		)
		(element WRADDRL2 1
			(pin WRADDRL2 output)
			(conn WRADDRL2 WRADDRL2 ==> RAMB18X2SDP_LOWER WRADDRL2)
		)
		(element DIL2 1
			(pin DIL2 output)
			(conn DIL2 DIL2 ==> RAMB18X2SDP_LOWER DIL2)
		)
		(element WRADDRL15 1
			(pin WRADDRL15 output)
			(conn WRADDRL15 WRADDRL15 ==> RAMB18X2SDP_LOWER WRADDRL15)
		)
		(element RDADDRL6 1
			(pin RDADDRL6 output)
			(conn RDADDRL6 RDADDRL6 ==> RAMB18X2SDP_LOWER RDADDRL6)
		)
		(element DIL20 1
			(pin DIL20 output)
			(conn DIL20 DIL20 ==> RAMB18X2SDP_LOWER DIL20)
		)
		(element RDADDRL13 1
			(pin RDADDRL13 output)
			(conn RDADDRL13 RDADDRL13 ==> RAMB18X2SDP_LOWER RDADDRL13)
		)
		(element RDADDRL3 1
			(pin RDADDRL3 output)
			(conn RDADDRL3 RDADDRL3 ==> RAMB18X2SDP_LOWER RDADDRL3)
		)
		(element WRADDRL11 1
			(pin WRADDRL11 output)
			(conn WRADDRL11 WRADDRL11 ==> RAMB18X2SDP_LOWER WRADDRL11)
		)
		(element DIPL1 1
			(pin DIPL1 output)
			(conn DIPL1 DIPL1 ==> RAMB18X2SDP_LOWER DIPL1)
		)
		(element WRENL 1
			(pin WRENL output)
			(conn WRENL WRENL ==> WRENLINV WRENL_B)
			(conn WRENL WRENL ==> WRENLINV WRENL)
		)
		(element RDADDRL8 1
			(pin RDADDRL8 output)
			(conn RDADDRL8 RDADDRL8 ==> RAMB18X2SDP_LOWER RDADDRL8)
		)
		(element DIL25 1
			(pin DIL25 output)
			(conn DIL25 DIL25 ==> RAMB18X2SDP_LOWER DIL25)
		)
		(element DOL14 1
			(pin DOL14 input)
			(conn DOL14 DOL14 <== RAMB18X2SDP_LOWER DOL14)
		)
		(element DOL21 1
			(pin DOL21 input)
			(conn DOL21 DOL21 <== RAMB18X2SDP_LOWER DOL21)
		)
		(element WRADDRL13 1
			(pin WRADDRL13 output)
			(conn WRADDRL13 WRADDRL13 ==> RAMB18X2SDP_LOWER WRADDRL13)
		)
		(element RDENL 1
			(pin RDENL output)
			(conn RDENL RDENL ==> RDENLINV RDENL_B)
			(conn RDENL RDENL ==> RDENLINV RDENL)
		)
		(element WEL0 1
			(pin WEL0 output)
			(conn WEL0 WEL0 ==> RAMB18X2SDP_LOWER WEL0)
		)
		(element WRADDRL0 1
			(pin WRADDRL0 output)
			(conn WRADDRL0 WRADDRL0 ==> RAMB18X2SDP_LOWER WRADDRL0)
		)
		(element DIL12 1
			(pin DIL12 output)
			(conn DIL12 DIL12 ==> RAMB18X2SDP_LOWER DIL12)
		)
		(element DIL23 1
			(pin DIL23 output)
			(conn DIL23 DIL23 ==> RAMB18X2SDP_LOWER DIL23)
		)
		(element DIL4 1
			(pin DIL4 output)
			(conn DIL4 DIL4 ==> RAMB18X2SDP_LOWER DIL4)
		)
		(element DIL26 1
			(pin DIL26 output)
			(conn DIL26 DIL26 ==> RAMB18X2SDP_LOWER DIL26)
		)
		(element RDCLKLINV 3
			(pin RDCLKL_B input)
			(pin RDCLKL input)
			(pin OUT output)
			(cfg RDCLKL_B RDCLKL)
			(conn RDCLKLINV OUT ==> RAMB18X2SDP_LOWER RDCLKL)
			(conn RDCLKLINV RDCLKL_B <== RDCLKL RDCLKL)
			(conn RDCLKLINV RDCLKL <== RDCLKL RDCLKL)
		)
		(element REGCEL 1
			(pin REGCEL output)
			(conn REGCEL REGCEL ==> RAMB18X2SDP_LOWER REGCEL)
		)
		(element RDADDRL1 1
			(pin RDADDRL1 output)
			(conn RDADDRL1 RDADDRL1 ==> RAMB18X2SDP_LOWER RDADDRL1)
		)
		(element WRENLINV 3
			(pin WRENL_B input)
			(pin WRENL input)
			(pin OUT output)
			(cfg WRENL_B WRENL)
			(conn WRENLINV OUT ==> RAMB18X2SDP_LOWER WRENL)
			(conn WRENLINV WRENL_B <== WRENL WRENL)
			(conn WRENLINV WRENL <== WRENL WRENL)
		)
		(element DIL30 1
			(pin DIL30 output)
			(conn DIL30 DIL30 ==> RAMB18X2SDP_LOWER DIL30)
		)
		(element DOPL1 1
			(pin DOPL1 input)
			(conn DOPL1 DOPL1 <== RAMB18X2SDP_LOWER DOPL1)
		)
		(element RDADDRL11 1
			(pin RDADDRL11 output)
			(conn RDADDRL11 RDADDRL11 ==> RAMB18X2SDP_LOWER RDADDRL11)
		)
		(element DOL26 1
			(pin DOL26 input)
			(conn DOL26 DOL26 <== RAMB18X2SDP_LOWER DOL26)
		)
		(element RDADDRL7 1
			(pin RDADDRL7 output)
			(conn RDADDRL7 RDADDRL7 ==> RAMB18X2SDP_LOWER RDADDRL7)
		)
		(element DIL15 1
			(pin DIL15 output)
			(conn DIL15 DIL15 ==> RAMB18X2SDP_LOWER DIL15)
		)
		(element WEL1 1
			(pin WEL1 output)
			(conn WEL1 WEL1 ==> RAMB18X2SDP_LOWER WEL1)
		)
		(element DOL23 1
			(pin DOL23 input)
			(conn DOL23 DOL23 <== RAMB18X2SDP_LOWER DOL23)
		)
		(element DOL7 1
			(pin DOL7 input)
			(conn DOL7 DOL7 <== RAMB18X2SDP_LOWER DOL7)
		)
		(element WEL5 1
			(pin WEL5 output)
			(conn WEL5 WEL5 ==> RAMB18X2SDP_LOWER WEL5)
		)
		(element RDADDRL5 1
			(pin RDADDRL5 output)
			(conn RDADDRL5 RDADDRL5 ==> RAMB18X2SDP_LOWER RDADDRL5)
		)
		(element WRADDRL6 1
			(pin WRADDRL6 output)
			(conn WRADDRL6 WRADDRL6 ==> RAMB18X2SDP_LOWER WRADDRL6)
		)
		(element RDADDRL9 1
			(pin RDADDRL9 output)
			(conn RDADDRL9 RDADDRL9 ==> RAMB18X2SDP_LOWER RDADDRL9)
		)
		(element DOL2 1
			(pin DOL2 input)
			(conn DOL2 DOL2 <== RAMB18X2SDP_LOWER DOL2)
		)
		(element DOPL2 1
			(pin DOPL2 input)
			(conn DOPL2 DOPL2 <== RAMB18X2SDP_LOWER DOPL2)
		)
		(element DOL30 1
			(pin DOL30 input)
			(conn DOL30 DOL30 <== RAMB18X2SDP_LOWER DOL30)
		)
		(element DIL19 1
			(pin DIL19 output)
			(conn DIL19 DIL19 ==> RAMB18X2SDP_LOWER DIL19)
		)
		(element DIPL0 1
			(pin DIPL0 output)
			(conn DIPL0 DIPL0 ==> RAMB18X2SDP_LOWER DIPL0)
		)
		(element RDRCLKL 1
			(pin RDRCLKL output)
			(conn RDRCLKL RDRCLKL ==> RDRCLKLINV RDRCLKL_B)
			(conn RDRCLKL RDRCLKL ==> RDRCLKLINV RDRCLKL)
		)
		(element DOL28 1
			(pin DOL28 input)
			(conn DOL28 DOL28 <== RAMB18X2SDP_LOWER DOL28)
		)
		(element DIL28 1
			(pin DIL28 output)
			(conn DIL28 DIL28 ==> RAMB18X2SDP_LOWER DIL28)
		)
		(element DOL6 1
			(pin DOL6 input)
			(conn DOL6 DOL6 <== RAMB18X2SDP_LOWER DOL6)
		)
		(element RDADDRL2 1
			(pin RDADDRL2 output)
			(conn RDADDRL2 RDADDRL2 ==> RAMB18X2SDP_LOWER RDADDRL2)
		)
		(element DIPL2 1
			(pin DIPL2 output)
			(conn DIPL2 DIPL2 ==> RAMB18X2SDP_LOWER DIPL2)
		)
		(element DOL17 1
			(pin DOL17 input)
			(conn DOL17 DOL17 <== RAMB18X2SDP_LOWER DOL17)
		)
		(element DIL7 1
			(pin DIL7 output)
			(conn DIL7 DIL7 ==> RAMB18X2SDP_LOWER DIL7)
		)
		(element DOL12 1
			(pin DOL12 input)
			(conn DOL12 DOL12 <== RAMB18X2SDP_LOWER DOL12)
		)
		(element DOL19 1
			(pin DOL19 input)
			(conn DOL19 DOL19 <== RAMB18X2SDP_LOWER DOL19)
		)
		(element WRADDRL9 1
			(pin WRADDRL9 output)
			(conn WRADDRL9 WRADDRL9 ==> RAMB18X2SDP_LOWER WRADDRL9)
		)
		(element DOL24 1
			(pin DOL24 input)
			(conn DOL24 DOL24 <== RAMB18X2SDP_LOWER DOL24)
		)
		(element DIL21 1
			(pin DIL21 output)
			(conn DIL21 DIL21 ==> RAMB18X2SDP_LOWER DIL21)
		)
		(element DOL11 1
			(pin DOL11 input)
			(conn DOL11 DOL11 <== RAMB18X2SDP_LOWER DOL11)
		)
		(element DIL0 1
			(pin DIL0 output)
			(conn DIL0 DIL0 ==> RAMB18X2SDP_LOWER DIL0)
		)
		(element DOL20 1
			(pin DOL20 input)
			(conn DOL20 DOL20 <== RAMB18X2SDP_LOWER DOL20)
		)
		(element DOL1 1
			(pin DOL1 input)
			(conn DOL1 DOL1 <== RAMB18X2SDP_LOWER DOL1)
		)
		(element WEL7 1
			(pin WEL7 output)
			(conn WEL7 WEL7 ==> RAMB18X2SDP_LOWER WEL7)
		)
		(element DOL29 1
			(pin DOL29 input)
			(conn DOL29 DOL29 <== RAMB18X2SDP_LOWER DOL29)
		)
		(element DOL9 1
			(pin DOL9 input)
			(conn DOL9 DOL9 <== RAMB18X2SDP_LOWER DOL9)
		)
		(element RDADDRL14 1
			(pin RDADDRL14 output)
			(conn RDADDRL14 RDADDRL14 ==> RAMB18X2SDP_LOWER RDADDRL14)
		)
		(element DIL6 1
			(pin DIL6 output)
			(conn DIL6 DIL6 ==> RAMB18X2SDP_LOWER DIL6)
		)
		(element WRCLKL 1
			(pin WRCLKL output)
			(conn WRCLKL WRCLKL ==> WRCLKLINV WRCLKL_B)
			(conn WRCLKL WRCLKL ==> WRCLKLINV WRCLKL)
		)
		(element DOL15 1
			(pin DOL15 input)
			(conn DOL15 DOL15 <== RAMB18X2SDP_LOWER DOL15)
		)
		(element RDADDRL10 1
			(pin RDADDRL10 output)
			(conn RDADDRL10 RDADDRL10 ==> RAMB18X2SDP_LOWER RDADDRL10)
		)
		(element DIL8 1
			(pin DIL8 output)
			(conn DIL8 DIL8 ==> RAMB18X2SDP_LOWER DIL8)
		)
		(element DOL13 1
			(pin DOL13 input)
			(conn DOL13 DOL13 <== RAMB18X2SDP_LOWER DOL13)
		)
		(element DIL3 1
			(pin DIL3 output)
			(conn DIL3 DIL3 ==> RAMB18X2SDP_LOWER DIL3)
		)
		(element WRADDRL3 1
			(pin WRADDRL3 output)
			(conn WRADDRL3 WRADDRL3 ==> RAMB18X2SDP_LOWER WRADDRL3)
		)
		(element DIL11 1
			(pin DIL11 output)
			(conn DIL11 DIL11 ==> RAMB18X2SDP_LOWER DIL11)
		)
		(element RDADDRL12 1
			(pin RDADDRL12 output)
			(conn RDADDRL12 RDADDRL12 ==> RAMB18X2SDP_LOWER RDADDRL12)
		)
		(element DOL22 1
			(pin DOL22 input)
			(conn DOL22 DOL22 <== RAMB18X2SDP_LOWER DOL22)
		)
		(element RDRCLKLINV 3
			(pin RDRCLKL_B input)
			(pin RDRCLKL input)
			(pin OUT output)
			(cfg RDRCLKL_B RDRCLKL)
			(conn RDRCLKLINV OUT ==> RAMB18X2SDP_LOWER RDRCLKL)
			(conn RDRCLKLINV RDRCLKL_B <== RDRCLKL RDRCLKL)
			(conn RDRCLKLINV RDRCLKL <== RDRCLKL RDRCLKL)
		)
		(element DOPL0 1
			(pin DOPL0 input)
			(conn DOPL0 DOPL0 <== RAMB18X2SDP_LOWER DOPL0)
		)
		(element DIL17 1
			(pin DIL17 output)
			(conn DIL17 DIL17 ==> RAMB18X2SDP_LOWER DIL17)
		)
		(element WRADDRL8 1
			(pin WRADDRL8 output)
			(conn WRADDRL8 WRADDRL8 ==> RAMB18X2SDP_LOWER WRADDRL8)
		)
		(element DIL5 1
			(pin DIL5 output)
			(conn DIL5 DIL5 ==> RAMB18X2SDP_LOWER DIL5)
		)
		(element DIL13 1
			(pin DIL13 output)
			(conn DIL13 DIL13 ==> RAMB18X2SDP_LOWER DIL13)
		)
		(element DOL4 1
			(pin DOL4 input)
			(conn DOL4 DOL4 <== RAMB18X2SDP_LOWER DOL4)
		)
		(element RDCLKL 1
			(pin RDCLKL output)
			(conn RDCLKL RDCLKL ==> RDCLKLINV RDCLKL_B)
			(conn RDCLKL RDCLKL ==> RDCLKLINV RDCLKL)
		)
		(element DIL22 1
			(pin DIL22 output)
			(conn DIL22 DIL22 ==> RAMB18X2SDP_LOWER DIL22)
		)
		(element DO_REG_U 0
			(cfg 1 0)
		)
		(element DO_REG_L 0
			(cfg 1 0)
		)
		(element SAVEDATA_U 0
			(cfg FALSE TRUE)
		)
		(element SAVEDATA_L 0
			(cfg FALSE TRUE)
		)
	)
	(primitive_def RAMB36SDP_EXP 256 274
		(pin WRENU WRENU input)
		(pin WRENL WRENL input)
		(pin WRCLKU WRCLKU input)
		(pin WRCLKL WRCLKL input)
		(pin WRADDRU14 WRADDRU14 input)
		(pin WRADDRU13 WRADDRU13 input)
		(pin WRADDRU12 WRADDRU12 input)
		(pin WRADDRU11 WRADDRU11 input)
		(pin WRADDRU10 WRADDRU10 input)
		(pin WRADDRU9 WRADDRU9 input)
		(pin WRADDRU8 WRADDRU8 input)
		(pin WRADDRU7 WRADDRU7 input)
		(pin WRADDRU6 WRADDRU6 input)
		(pin WRADDRU5 WRADDRU5 input)
		(pin WRADDRU4 WRADDRU4 input)
		(pin WRADDRU3 WRADDRU3 input)
		(pin WRADDRU2 WRADDRU2 input)
		(pin WRADDRU1 WRADDRU1 input)
		(pin WRADDRU0 WRADDRU0 input)
		(pin WRADDRL15 WRADDRL15 input)
		(pin WRADDRL14 WRADDRL14 input)
		(pin WRADDRL13 WRADDRL13 input)
		(pin WRADDRL12 WRADDRL12 input)
		(pin WRADDRL11 WRADDRL11 input)
		(pin WRADDRL10 WRADDRL10 input)
		(pin WRADDRL9 WRADDRL9 input)
		(pin WRADDRL8 WRADDRL8 input)
		(pin WRADDRL7 WRADDRL7 input)
		(pin WRADDRL6 WRADDRL6 input)
		(pin WRADDRL5 WRADDRL5 input)
		(pin WRADDRL4 WRADDRL4 input)
		(pin WRADDRL3 WRADDRL3 input)
		(pin WRADDRL2 WRADDRL2 input)
		(pin WRADDRL1 WRADDRL1 input)
		(pin WRADDRL0 WRADDRL0 input)
		(pin WEU7 WEU7 input)
		(pin WEU6 WEU6 input)
		(pin WEU5 WEU5 input)
		(pin WEU4 WEU4 input)
		(pin WEU3 WEU3 input)
		(pin WEU2 WEU2 input)
		(pin WEU1 WEU1 input)
		(pin WEU0 WEU0 input)
		(pin WEL7 WEL7 input)
		(pin WEL6 WEL6 input)
		(pin WEL5 WEL5 input)
		(pin WEL4 WEL4 input)
		(pin WEL3 WEL3 input)
		(pin WEL2 WEL2 input)
		(pin WEL1 WEL1 input)
		(pin WEL0 WEL0 input)
		(pin TIEOFFWEAU3 TIEOFFWEAU3 input)
		(pin TIEOFFWEAU2 TIEOFFWEAU2 input)
		(pin TIEOFFWEAU1 TIEOFFWEAU1 input)
		(pin TIEOFFWEAU0 TIEOFFWEAU0 input)
		(pin TIEOFFWEAL3 TIEOFFWEAL3 input)
		(pin TIEOFFWEAL2 TIEOFFWEAL2 input)
		(pin TIEOFFWEAL1 TIEOFFWEAL1 input)
		(pin TIEOFFWEAL0 TIEOFFWEAL0 input)
		(pin TIEOFFSSRBU TIEOFFSSRBU input)
		(pin TIEOFFSSRBL TIEOFFSSRBL input)
		(pin SSRU SSRU input)
		(pin SSRL SSRL input)
		(pin REGCEU REGCEU input)
		(pin REGCEL REGCEL input)
		(pin RDRCLKU RDRCLKU input)
		(pin RDRCLKL RDRCLKL input)
		(pin RDENU RDENU input)
		(pin RDENL RDENL input)
		(pin RDCLKU RDCLKU input)
		(pin RDCLKL RDCLKL input)
		(pin RDADDRU14 RDADDRU14 input)
		(pin RDADDRU13 RDADDRU13 input)
		(pin RDADDRU12 RDADDRU12 input)
		(pin RDADDRU11 RDADDRU11 input)
		(pin RDADDRU10 RDADDRU10 input)
		(pin RDADDRU9 RDADDRU9 input)
		(pin RDADDRU8 RDADDRU8 input)
		(pin RDADDRU7 RDADDRU7 input)
		(pin RDADDRU6 RDADDRU6 input)
		(pin RDADDRU5 RDADDRU5 input)
		(pin RDADDRU4 RDADDRU4 input)
		(pin RDADDRU3 RDADDRU3 input)
		(pin RDADDRU2 RDADDRU2 input)
		(pin RDADDRU1 RDADDRU1 input)
		(pin RDADDRU0 RDADDRU0 input)
		(pin RDADDRL15 RDADDRL15 input)
		(pin RDADDRL14 RDADDRL14 input)
		(pin RDADDRL13 RDADDRL13 input)
		(pin RDADDRL12 RDADDRL12 input)
		(pin RDADDRL11 RDADDRL11 input)
		(pin RDADDRL10 RDADDRL10 input)
		(pin RDADDRL9 RDADDRL9 input)
		(pin RDADDRL8 RDADDRL8 input)
		(pin RDADDRL7 RDADDRL7 input)
		(pin RDADDRL6 RDADDRL6 input)
		(pin RDADDRL5 RDADDRL5 input)
		(pin RDADDRL4 RDADDRL4 input)
		(pin RDADDRL3 RDADDRL3 input)
		(pin RDADDRL2 RDADDRL2 input)
		(pin RDADDRL1 RDADDRL1 input)
		(pin RDADDRL0 RDADDRL0 input)
		(pin DIP7 DIP7 input)
		(pin DIP6 DIP6 input)
		(pin DIP5 DIP5 input)
		(pin DIP4 DIP4 input)
		(pin DIP3 DIP3 input)
		(pin DIP2 DIP2 input)
		(pin DIP1 DIP1 input)
		(pin DIP0 DIP0 input)
		(pin DI63 DI63 input)
		(pin DI62 DI62 input)
		(pin DI61 DI61 input)
		(pin DI60 DI60 input)
		(pin DI59 DI59 input)
		(pin DI58 DI58 input)
		(pin DI57 DI57 input)
		(pin DI56 DI56 input)
		(pin DI55 DI55 input)
		(pin DI54 DI54 input)
		(pin DI53 DI53 input)
		(pin DI52 DI52 input)
		(pin DI51 DI51 input)
		(pin DI50 DI50 input)
		(pin DI49 DI49 input)
		(pin DI48 DI48 input)
		(pin DI47 DI47 input)
		(pin DI46 DI46 input)
		(pin DI45 DI45 input)
		(pin DI44 DI44 input)
		(pin DI43 DI43 input)
		(pin DI42 DI42 input)
		(pin DI41 DI41 input)
		(pin DI40 DI40 input)
		(pin DI39 DI39 input)
		(pin DI38 DI38 input)
		(pin DI37 DI37 input)
		(pin DI36 DI36 input)
		(pin DI35 DI35 input)
		(pin DI34 DI34 input)
		(pin DI33 DI33 input)
		(pin DI32 DI32 input)
		(pin DI31 DI31 input)
		(pin DI30 DI30 input)
		(pin DI29 DI29 input)
		(pin DI28 DI28 input)
		(pin DI27 DI27 input)
		(pin DI26 DI26 input)
		(pin DI25 DI25 input)
		(pin DI24 DI24 input)
		(pin DI23 DI23 input)
		(pin DI22 DI22 input)
		(pin DI21 DI21 input)
		(pin DI20 DI20 input)
		(pin DI19 DI19 input)
		(pin DI18 DI18 input)
		(pin DI17 DI17 input)
		(pin DI16 DI16 input)
		(pin DI15 DI15 input)
		(pin DI14 DI14 input)
		(pin DI13 DI13 input)
		(pin DI12 DI12 input)
		(pin DI11 DI11 input)
		(pin DI10 DI10 input)
		(pin DI9 DI9 input)
		(pin DI8 DI8 input)
		(pin DI7 DI7 input)
		(pin DI6 DI6 input)
		(pin DI5 DI5 input)
		(pin DI4 DI4 input)
		(pin DI3 DI3 input)
		(pin DI2 DI2 input)
		(pin DI1 DI1 input)
		(pin DI0 DI0 input)
		(pin SBITERR SBITERR output)
		(pin ECCPARITY7 ECCPARITY7 output)
		(pin ECCPARITY6 ECCPARITY6 output)
		(pin ECCPARITY5 ECCPARITY5 output)
		(pin ECCPARITY4 ECCPARITY4 output)
		(pin ECCPARITY3 ECCPARITY3 output)
		(pin ECCPARITY2 ECCPARITY2 output)
		(pin ECCPARITY1 ECCPARITY1 output)
		(pin ECCPARITY0 ECCPARITY0 output)
		(pin DOP7 DOP7 output)
		(pin DOP6 DOP6 output)
		(pin DOP5 DOP5 output)
		(pin DOP4 DOP4 output)
		(pin DOP3 DOP3 output)
		(pin DOP2 DOP2 output)
		(pin DOP1 DOP1 output)
		(pin DOP0 DOP0 output)
		(pin DO63 DO63 output)
		(pin DO62 DO62 output)
		(pin DO61 DO61 output)
		(pin DO60 DO60 output)
		(pin DO59 DO59 output)
		(pin DO58 DO58 output)
		(pin DO57 DO57 output)
		(pin DO56 DO56 output)
		(pin DO55 DO55 output)
		(pin DO54 DO54 output)
		(pin DO53 DO53 output)
		(pin DO52 DO52 output)
		(pin DO51 DO51 output)
		(pin DO50 DO50 output)
		(pin DO49 DO49 output)
		(pin DO48 DO48 output)
		(pin DO47 DO47 output)
		(pin DO46 DO46 output)
		(pin DO45 DO45 output)
		(pin DO44 DO44 output)
		(pin DO43 DO43 output)
		(pin DO42 DO42 output)
		(pin DO41 DO41 output)
		(pin DO40 DO40 output)
		(pin DO39 DO39 output)
		(pin DO38 DO38 output)
		(pin DO37 DO37 output)
		(pin DO36 DO36 output)
		(pin DO35 DO35 output)
		(pin DO34 DO34 output)
		(pin DO33 DO33 output)
		(pin DO32 DO32 output)
		(pin DO31 DO31 output)
		(pin DO30 DO30 output)
		(pin DO29 DO29 output)
		(pin DO28 DO28 output)
		(pin DO27 DO27 output)
		(pin DO26 DO26 output)
		(pin DO25 DO25 output)
		(pin DO24 DO24 output)
		(pin DO23 DO23 output)
		(pin DO22 DO22 output)
		(pin DO21 DO21 output)
		(pin DO20 DO20 output)
		(pin DO19 DO19 output)
		(pin DO18 DO18 output)
		(pin DO17 DO17 output)
		(pin DO16 DO16 output)
		(pin DO15 DO15 output)
		(pin DO14 DO14 output)
		(pin DO13 DO13 output)
		(pin DO12 DO12 output)
		(pin DO11 DO11 output)
		(pin DO10 DO10 output)
		(pin DO9 DO9 output)
		(pin DO8 DO8 output)
		(pin DO7 DO7 output)
		(pin DO6 DO6 output)
		(pin DO5 DO5 output)
		(pin DO4 DO4 output)
		(pin DO3 DO3 output)
		(pin DO2 DO2 output)
		(pin DO1 DO1 output)
		(pin DO0 DO0 output)
		(pin DBITERR DBITERR output)
		(element DIP0 1
			(pin DIP0 output)
			(conn DIP0 DIP0 ==> RAMB36SDP_EXP DIP0)
		)
		(element DI18 1
			(pin DI18 output)
			(conn DI18 DI18 ==> RAMB36SDP_EXP DI18)
		)
		(element DO39 1
			(pin DO39 input)
			(conn DO39 DO39 <== RAMB36SDP_EXP DO39)
		)
		(element WRADDRL14 1
			(pin WRADDRL14 output)
			(conn WRADDRL14 WRADDRL14 ==> RAMB36SDP_EXP WRADDRL14)
		)
		(element RDADDRL15 1
			(pin RDADDRL15 output)
			(conn RDADDRL15 RDADDRL15 ==> RAMB36SDP_EXP RDADDRL15)
		)
		(element DO13 1
			(pin DO13 input)
			(conn DO13 DO13 <== RAMB36SDP_EXP DO13)
		)
		(element DBITERR 1
			(pin DBITERR input)
			(conn DBITERR DBITERR <== RAMB36SDP_EXP DBITERR)
		)
		(element DI9 1
			(pin DI9 output)
			(conn DI9 DI9 ==> RAMB36SDP_EXP DI9)
		)
		(element EN_ECC_READ 0
			(cfg FALSE TRUE)
		)
		(element RDADDRU1 1
			(pin RDADDRU1 output)
			(conn RDADDRU1 RDADDRU1 ==> RAMB36SDP_EXP RDADDRU1)
		)
		(element DI11 1
			(pin DI11 output)
			(conn DI11 DI11 ==> RAMB36SDP_EXP DI11)
		)
		(element WEL6 1
			(pin WEL6 output)
			(conn WEL6 WEL6 ==> RAMB36SDP_EXP WEL6)
		)
		(element DO26 1
			(pin DO26 input)
			(conn DO26 DO26 <== RAMB36SDP_EXP DO26)
		)
		(element DO35 1
			(pin DO35 input)
			(conn DO35 DO35 <== RAMB36SDP_EXP DO35)
		)
		(element DI48 1
			(pin DI48 output)
			(conn DI48 DI48 ==> RAMB36SDP_EXP DI48)
		)
		(element DI40 1
			(pin DI40 output)
			(conn DI40 DI40 ==> RAMB36SDP_EXP DI40)
		)
		(element WEU0 1
			(pin WEU0 output)
			(conn WEU0 WEU0 ==> RAMB36SDP_EXP WEU0)
		)
		(element SSRLINV 3
			(pin SSRL_B input)
			(pin SSRL input)
			(pin OUT output)
			(cfg SSRL_B SSRL)
			(conn SSRLINV OUT ==> RAMB36SDP_EXP SSRL)
			(conn SSRLINV SSRL_B <== SSRL SSRL)
			(conn SSRLINV SSRL <== SSRL SSRL)
		)
		(element WEL2 1
			(pin WEL2 output)
			(conn WEL2 WEL2 ==> RAMB36SDP_EXP WEL2)
		)
		(element DI8 1
			(pin DI8 output)
			(conn DI8 DI8 ==> RAMB36SDP_EXP DI8)
		)
		(element DO_REG 0
			(cfg 1 0)
		)
		(element SSRL 1
			(pin SSRL output)
			(conn SSRL SSRL ==> SSRLINV SSRL_B)
			(conn SSRL SSRL ==> SSRLINV SSRL)
		)
		(element RDRCLKU 1
			(pin RDRCLKU output)
			(conn RDRCLKU RDRCLKU ==> RDRCLKUINV RDRCLKU_B)
			(conn RDRCLKU RDRCLKU ==> RDRCLKUINV RDRCLKU)
		)
		(element DI27 1
			(pin DI27 output)
			(conn DI27 DI27 ==> RAMB36SDP_EXP DI27)
		)
		(element EN_ECC_SCRUB 0
			(cfg FALSE TRUE)
		)
		(element DI31 1
			(pin DI31 output)
			(conn DI31 DI31 ==> RAMB36SDP_EXP DI31)
		)
		(element DI43 1
			(pin DI43 output)
			(conn DI43 DI43 ==> RAMB36SDP_EXP DI43)
		)
		(element DI0 1
			(pin DI0 output)
			(conn DI0 DI0 ==> RAMB36SDP_EXP DI0)
		)
		(element DO44 1
			(pin DO44 input)
			(conn DO44 DO44 <== RAMB36SDP_EXP DO44)
		)
		(element WRADDRL2 1
			(pin WRADDRL2 output)
			(conn WRADDRL2 WRADDRL2 ==> RAMB36SDP_EXP WRADDRL2)
		)
		(element WRADDRL15 1
			(pin WRADDRL15 output)
			(conn WRADDRL15 WRADDRL15 ==> RAMB36SDP_EXP WRADDRL15)
		)
		(element DO2 1
			(pin DO2 input)
			(conn DO2 DO2 <== RAMB36SDP_EXP DO2)
		)
		(element DIP7 1
			(pin DIP7 output)
			(conn DIP7 DIP7 ==> RAMB36SDP_EXP DIP7)
		)
		(element DI1 1
			(pin DI1 output)
			(conn DI1 DI1 ==> RAMB36SDP_EXP DI1)
		)
		(element DOP6 1
			(pin DOP6 input)
			(conn DOP6 DOP6 <== RAMB36SDP_EXP DOP6)
		)
		(element ECCPARITY2 1
			(pin ECCPARITY2 input)
			(conn ECCPARITY2 ECCPARITY2 <== RAMB36SDP_EXP ECCPARITY2)
		)
		(element WRADDRU12 1
			(pin WRADDRU12 output)
			(conn WRADDRU12 WRADDRU12 ==> RAMB36SDP_EXP WRADDRU12)
		)
		(element WRADDRU6 1
			(pin WRADDRU6 output)
			(conn WRADDRU6 WRADDRU6 ==> RAMB36SDP_EXP WRADDRU6)
		)
		(element DI41 1
			(pin DI41 output)
			(conn DI41 DI41 ==> RAMB36SDP_EXP DI41)
		)
		(element DO14 1
			(pin DO14 input)
			(conn DO14 DO14 <== RAMB36SDP_EXP DO14)
		)
		(element WEL1 1
			(pin WEL1 output)
			(conn WEL1 WEL1 ==> RAMB36SDP_EXP WEL1)
		)
		(element DI2 1
			(pin DI2 output)
			(conn DI2 DI2 ==> RAMB36SDP_EXP DI2)
		)
		(element DO25 1
			(pin DO25 input)
			(conn DO25 DO25 <== RAMB36SDP_EXP DO25)
		)
		(element RDADDRL2 1
			(pin RDADDRL2 output)
			(conn RDADDRL2 RDADDRL2 ==> RAMB36SDP_EXP RDADDRL2)
		)
		(element DI26 1
			(pin DI26 output)
			(conn DI26 DI26 ==> RAMB36SDP_EXP DI26)
		)
		(element DIP1 1
			(pin DIP1 output)
			(conn DIP1 DIP1 ==> RAMB36SDP_EXP DIP1)
		)
		(element RDADDRU0 1
			(pin RDADDRU0 output)
			(conn RDADDRU0 RDADDRU0 ==> RAMB36SDP_EXP RDADDRU0)
		)
		(element DI34 1
			(pin DI34 output)
			(conn DI34 DI34 ==> RAMB36SDP_EXP DI34)
		)
		(element DI13 1
			(pin DI13 output)
			(conn DI13 DI13 ==> RAMB36SDP_EXP DI13)
		)
		(element DI63 1
			(pin DI63 output)
			(conn DI63 DI63 ==> RAMB36SDP_EXP DI63)
		)
		(element WRADDRU10 1
			(pin WRADDRU10 output)
			(conn WRADDRU10 WRADDRU10 ==> RAMB36SDP_EXP WRADDRU10)
		)
		(element RDRCLKUINV 3
			(pin RDRCLKU_B input)
			(pin RDRCLKU input)
			(pin OUT output)
			(cfg RDRCLKU_B RDRCLKU)
			(conn RDRCLKUINV OUT ==> RAMB36SDP_EXP RDRCLKU)
			(conn RDRCLKUINV RDRCLKU_B <== RDRCLKU RDRCLKU)
			(conn RDRCLKUINV RDRCLKU <== RDRCLKU RDRCLKU)
		)
		(element DI25 1
			(pin DI25 output)
			(conn DI25 DI25 ==> RAMB36SDP_EXP DI25)
		)
		(element RDADDRU10 1
			(pin RDADDRU10 output)
			(conn RDADDRU10 RDADDRU10 ==> RAMB36SDP_EXP RDADDRU10)
		)
		(element WEL7 1
			(pin WEL7 output)
			(conn WEL7 WEL7 ==> RAMB36SDP_EXP WEL7)
		)
		(element TIEOFFWEAU2 1
			(pin TIEOFFWEAU2 output)
			(conn TIEOFFWEAU2 TIEOFFWEAU2 ==> RAMB36SDP_EXP TIEOFFWEAU2)
		)
		(element RDADDRL10 1
			(pin RDADDRL10 output)
			(conn RDADDRL10 RDADDRL10 ==> RAMB36SDP_EXP RDADDRL10)
		)
		(element WRADDRL3 1
			(pin WRADDRL3 output)
			(conn WRADDRL3 WRADDRL3 ==> RAMB36SDP_EXP WRADDRL3)
		)
		(element DO43 1
			(pin DO43 input)
			(conn DO43 DO43 <== RAMB36SDP_EXP DO43)
		)
		(element RDRCLKLINV 3
			(pin RDRCLKL_B input)
			(pin RDRCLKL input)
			(pin OUT output)
			(cfg RDRCLKL_B RDRCLKL)
			(conn RDRCLKLINV OUT ==> RAMB36SDP_EXP RDRCLKL)
			(conn RDRCLKLINV RDRCLKL_B <== RDRCLKL RDRCLKL)
			(conn RDRCLKLINV RDRCLKL <== RDRCLKL RDRCLKL)
		)
		(element DI55 1
			(pin DI55 output)
			(conn DI55 DI55 ==> RAMB36SDP_EXP DI55)
		)
		(element DO1 1
			(pin DO1 input)
			(conn DO1 DO1 <== RAMB36SDP_EXP DO1)
		)
		(element DO36 1
			(pin DO36 input)
			(conn DO36 DO36 <== RAMB36SDP_EXP DO36)
		)
		(element RDCLKUINV 3
			(pin RDCLKU_B input)
			(pin RDCLKU input)
			(pin OUT output)
			(cfg RDCLKU_B RDCLKU)
			(conn RDCLKUINV OUT ==> RAMB36SDP_EXP RDCLKU)
			(conn RDCLKUINV RDCLKU_B <== RDCLKU RDCLKU)
			(conn RDCLKUINV RDCLKU <== RDCLKU RDCLKU)
		)
		(element WEU7 1
			(pin WEU7 output)
			(conn WEU7 WEU7 ==> RAMB36SDP_EXP WEU7)
		)
		(element DO59 1
			(pin DO59 input)
			(conn DO59 DO59 <== RAMB36SDP_EXP DO59)
		)
		(element WRADDRU5 1
			(pin WRADDRU5 output)
			(conn WRADDRU5 WRADDRU5 ==> RAMB36SDP_EXP WRADDRU5)
		)
		(element DI62 1
			(pin DI62 output)
			(conn DI62 DI62 ==> RAMB36SDP_EXP DI62)
		)
		(element EN_ECC_WRITE 0
			(cfg FALSE TRUE)
		)
		(element DI24 1
			(pin DI24 output)
			(conn DI24 DI24 ==> RAMB36SDP_EXP DI24)
		)
		(element DI35 1
			(pin DI35 output)
			(conn DI35 DI35 ==> RAMB36SDP_EXP DI35)
		)
		(element DI12 1
			(pin DI12 output)
			(conn DI12 DI12 ==> RAMB36SDP_EXP DI12)
		)
		(element RDADDRU9 1
			(pin RDADDRU9 output)
			(conn RDADDRU9 RDADDRU9 ==> RAMB36SDP_EXP RDADDRU9)
		)
		(element RDADDRL4 1
			(pin RDADDRL4 output)
			(conn RDADDRL4 RDADDRL4 ==> RAMB36SDP_EXP RDADDRL4)
		)
		(element WEU2 1
			(pin WEU2 output)
			(conn WEU2 WEU2 ==> RAMB36SDP_EXP WEU2)
		)
		(element DO52 1
			(pin DO52 input)
			(conn DO52 DO52 <== RAMB36SDP_EXP DO52)
		)
		(element DI3 1
			(pin DI3 output)
			(conn DI3 DI3 ==> RAMB36SDP_EXP DI3)
		)
		(element DIP2 1
			(pin DIP2 output)
			(conn DIP2 DIP2 ==> RAMB36SDP_EXP DIP2)
		)
		(element DOP0 1
			(pin DOP0 input)
			(conn DOP0 DOP0 <== RAMB36SDP_EXP DOP0)
		)
		(element ECCPARITY1 1
			(pin ECCPARITY1 input)
			(conn ECCPARITY1 ECCPARITY1 <== RAMB36SDP_EXP ECCPARITY1)
		)
		(element WRADDRL5 1
			(pin WRADDRL5 output)
			(conn WRADDRL5 WRADDRL5 ==> RAMB36SDP_EXP WRADDRL5)
		)
		(element WRADDRU0 1
			(pin WRADDRU0 output)
			(conn WRADDRU0 WRADDRU0 ==> RAMB36SDP_EXP WRADDRU0)
		)
		(element DI51 1
			(pin DI51 output)
			(conn DI51 DI51 ==> RAMB36SDP_EXP DI51)
		)
		(element DI57 1
			(pin DI57 output)
			(conn DI57 DI57 ==> RAMB36SDP_EXP DI57)
		)
		(element WRADDRL4 1
			(pin WRADDRL4 output)
			(conn WRADDRL4 WRADDRL4 ==> RAMB36SDP_EXP WRADDRL4)
		)
		(element DO49 1
			(pin DO49 input)
			(conn DO49 DO49 <== RAMB36SDP_EXP DO49)
		)
		(element RDENUINV 3
			(pin RDENU_B input)
			(pin RDENU input)
			(pin OUT output)
			(cfg RDENU_B RDENU)
			(conn RDENUINV OUT ==> RAMB36SDP_EXP RDENU)
			(conn RDENUINV RDENU_B <== RDENU RDENU)
			(conn RDENUINV RDENU <== RDENU RDENU)
		)
		(element DO10 1
			(pin DO10 input)
			(conn DO10 DO10 <== RAMB36SDP_EXP DO10)
		)
		(element RDADDRU3 1
			(pin RDADDRU3 output)
			(conn RDADDRU3 RDADDRU3 ==> RAMB36SDP_EXP RDADDRU3)
		)
		(element DI4 1
			(pin DI4 output)
			(conn DI4 DI4 ==> RAMB36SDP_EXP DI4)
		)
		(element DO24 1
			(pin DO24 input)
			(conn DO24 DO24 <== RAMB36SDP_EXP DO24)
		)
		(element DI46 1
			(pin DI46 output)
			(conn DI46 DI46 ==> RAMB36SDP_EXP DI46)
		)
		(element RDADDRL13 1
			(pin RDADDRL13 output)
			(conn RDADDRL13 RDADDRL13 ==> RAMB36SDP_EXP RDADDRL13)
		)
		(element WRADDRU14 1
			(pin WRADDRU14 output)
			(conn WRADDRU14 WRADDRU14 ==> RAMB36SDP_EXP WRADDRU14)
		)
		(element TIEOFFWEAL1 1
			(pin TIEOFFWEAL1 output)
			(conn TIEOFFWEAL1 TIEOFFWEAL1 ==> RAMB36SDP_EXP TIEOFFWEAL1)
		)
		(element RDADDRU14 1
			(pin RDADDRU14 output)
			(conn RDADDRU14 RDADDRU14 ==> RAMB36SDP_EXP RDADDRU14)
		)
		(element DO16 1
			(pin DO16 input)
			(conn DO16 DO16 <== RAMB36SDP_EXP DO16)
		)
		(element WRENL 1
			(pin WRENL output)
			(conn WRENL WRENL ==> WRENLINV WRENL_B)
			(conn WRENL WRENL ==> WRENLINV WRENL)
		)
		(element RDENL 1
			(pin RDENL output)
			(conn RDENL RDENL ==> RDENLINV RDENL_B)
			(conn RDENL RDENL ==> RDENLINV RDENL)
		)
		(element WEL0 1
			(pin WEL0 output)
			(conn WEL0 WEL0 ==> RAMB36SDP_EXP WEL0)
		)
		(element TIEOFFSSRBU 1
			(pin TIEOFFSSRBU output)
			(conn TIEOFFSSRBU TIEOFFSSRBU ==> RAMB36SDP_EXP TIEOFFSSRBU)
		)
		(element DO37 1
			(pin DO37 input)
			(conn DO37 DO37 <== RAMB36SDP_EXP DO37)
		)
		(element DO53 1
			(pin DO53 input)
			(conn DO53 DO53 <== RAMB36SDP_EXP DO53)
		)
		(element RDCLKLINV 3
			(pin RDCLKL_B input)
			(pin RDCLKL input)
			(pin OUT output)
			(cfg RDCLKL_B RDCLKL)
			(conn RDCLKLINV OUT ==> RAMB36SDP_EXP RDCLKL)
			(conn RDCLKLINV RDCLKL_B <== RDCLKL RDCLKL)
			(conn RDCLKLINV RDCLKL <== RDCLKL RDCLKL)
		)
		(element DI54 1
			(pin DI54 output)
			(conn DI54 DI54 ==> RAMB36SDP_EXP DI54)
		)
		(element RDADDRL1 1
			(pin RDADDRL1 output)
			(conn RDADDRL1 RDADDRL1 ==> RAMB36SDP_EXP RDADDRL1)
		)
		(element DO41 1
			(pin DO41 input)
			(conn DO41 DO41 <== RAMB36SDP_EXP DO41)
		)
		(element DI10 1
			(pin DI10 output)
			(conn DI10 DI10 ==> RAMB36SDP_EXP DI10)
		)
		(element WEU1 1
			(pin WEU1 output)
			(conn WEU1 WEU1 ==> RAMB36SDP_EXP WEU1)
		)
		(element RDADDRU6 1
			(pin RDADDRU6 output)
			(conn RDADDRU6 RDADDRU6 ==> RAMB36SDP_EXP RDADDRU6)
		)
		(element DO0 1
			(pin DO0 input)
			(conn DO0 DO0 <== RAMB36SDP_EXP DO0)
		)
		(element DI15 1
			(pin DI15 output)
			(conn DI15 DI15 ==> RAMB36SDP_EXP DI15)
		)
		(element DO57 1
			(pin DO57 input)
			(conn DO57 DO57 <== RAMB36SDP_EXP DO57)
		)
		(element RDADDRL5 1
			(pin RDADDRL5 output)
			(conn RDADDRL5 RDADDRL5 ==> RAMB36SDP_EXP RDADDRL5)
		)
		(element WRADDRL6 1
			(pin WRADDRL6 output)
			(conn WRADDRL6 WRADDRL6 ==> RAMB36SDP_EXP WRADDRL6)
		)
		(element WRADDRU7 1
			(pin WRADDRU7 output)
			(conn WRADDRU7 WRADDRU7 ==> RAMB36SDP_EXP WRADDRU7)
		)
		(element DO54 1
			(pin DO54 input)
			(conn DO54 DO54 <== RAMB36SDP_EXP DO54)
		)
		(element TIEOFFSSRBL 1
			(pin TIEOFFSSRBL output)
			(conn TIEOFFSSRBL TIEOFFSSRBL ==> RAMB36SDP_EXP TIEOFFSSRBL)
		)
		(element DI56 1
			(pin DI56 output)
			(conn DI56 DI56 ==> RAMB36SDP_EXP DI56)
		)
		(element DO51 1
			(pin DO51 input)
			(conn DO51 DO51 <== RAMB36SDP_EXP DO51)
		)
		(element DI49 1
			(pin DI49 output)
			(conn DI49 DI49 ==> RAMB36SDP_EXP DI49)
		)
		(element DI23 1
			(pin DI23 output)
			(conn DI23 DI23 ==> RAMB36SDP_EXP DI23)
		)
		(element RDCLKU 1
			(pin RDCLKU output)
			(conn RDCLKU RDCLKU ==> RDCLKUINV RDCLKU_B)
			(conn RDCLKU RDCLKU ==> RDCLKUINV RDCLKU)
		)
		(element DI50 1
			(pin DI50 output)
			(conn DI50 DI50 ==> RAMB36SDP_EXP DI50)
		)
		(element ECCPARITY0 1
			(pin ECCPARITY0 input)
			(conn ECCPARITY0 ECCPARITY0 <== RAMB36SDP_EXP ECCPARITY0)
		)
		(element DI36 1
			(pin DI36 output)
			(conn DI36 DI36 ==> RAMB36SDP_EXP DI36)
		)
		(element DO38 1
			(pin DO38 input)
			(conn DO38 DO38 <== RAMB36SDP_EXP DO38)
		)
		(element DO23 1
			(pin DO23 input)
			(conn DO23 DO23 <== RAMB36SDP_EXP DO23)
		)
		(element WRADDRU13 1
			(pin WRADDRU13 output)
			(conn WRADDRU13 WRADDRU13 ==> RAMB36SDP_EXP WRADDRU13)
		)
		(element DOP1 1
			(pin DOP1 input)
			(conn DOP1 DOP1 <== RAMB36SDP_EXP DOP1)
		)
		(element DO31 1
			(pin DO31 input)
			(conn DO31 DO31 <== RAMB36SDP_EXP DO31)
		)
		(element TIEOFFWEAU0 1
			(pin TIEOFFWEAU0 output)
			(conn TIEOFFWEAU0 TIEOFFWEAU0 ==> RAMB36SDP_EXP TIEOFFWEAU0)
		)
		(element RDADDRU5 1
			(pin RDADDRU5 output)
			(conn RDADDRU5 RDADDRU5 ==> RAMB36SDP_EXP RDADDRU5)
		)
		(element DOP3 1
			(pin DOP3 input)
			(conn DOP3 DOP3 <== RAMB36SDP_EXP DOP3)
		)
		(element TIEOFFWEAL2 1
			(pin TIEOFFWEAL2 output)
			(conn TIEOFFWEAL2 TIEOFFWEAL2 ==> RAMB36SDP_EXP TIEOFFWEAL2)
		)
		(element DO7 1
			(pin DO7 input)
			(conn DO7 DO7 <== RAMB36SDP_EXP DO7)
		)
		(element DO48 1
			(pin DO48 input)
			(conn DO48 DO48 <== RAMB36SDP_EXP DO48)
		)
		(element DO42 1
			(pin DO42 input)
			(conn DO42 DO42 <== RAMB36SDP_EXP DO42)
		)
		(element RDCLKL 1
			(pin RDCLKL output)
			(conn RDCLKL RDCLKL ==> RDCLKLINV RDCLKL_B)
			(conn RDCLKL RDCLKL ==> RDCLKLINV RDCLKL)
		)
		(element WRADDRU2 1
			(pin WRADDRU2 output)
			(conn WRADDRU2 WRADDRU2 ==> RAMB36SDP_EXP WRADDRU2)
		)
		(element RDADDRU12 1
			(pin RDADDRU12 output)
			(conn RDADDRU12 RDADDRU12 ==> RAMB36SDP_EXP RDADDRU12)
		)
		(element RDADDRU7 1
			(pin RDADDRU7 output)
			(conn RDADDRU7 RDADDRU7 ==> RAMB36SDP_EXP RDADDRU7)
		)
		(element DO61 1
			(pin DO61 input)
			(conn DO61 DO61 <== RAMB36SDP_EXP DO61)
		)
		(element DI60 1
			(pin DI60 output)
			(conn DI60 DI60 ==> RAMB36SDP_EXP DI60)
		)
		(element WRADDRU3 1
			(pin WRADDRU3 output)
			(conn WRADDRU3 WRADDRU3 ==> RAMB36SDP_EXP WRADDRU3)
		)
		(element DI44 1
			(pin DI44 output)
			(conn DI44 DI44 ==> RAMB36SDP_EXP DI44)
		)
		(element WRADDRL7 1
			(pin WRADDRL7 output)
			(conn WRADDRL7 WRADDRL7 ==> RAMB36SDP_EXP WRADDRL7)
		)
		(element DO47 1
			(pin DO47 input)
			(conn DO47 DO47 <== RAMB36SDP_EXP DO47)
		)
		(element DI14 1
			(pin DI14 output)
			(conn DI14 DI14 ==> RAMB36SDP_EXP DI14)
		)
		(element DI21 1
			(pin DI21 output)
			(conn DI21 DI21 ==> RAMB36SDP_EXP DI21)
		)
		(element RDADDRU2 1
			(pin RDADDRU2 output)
			(conn RDADDRU2 RDADDRU2 ==> RAMB36SDP_EXP RDADDRU2)
		)
		(element RDADDRL0 1
			(pin RDADDRL0 output)
			(conn RDADDRL0 RDADDRL0 ==> RAMB36SDP_EXP RDADDRL0)
		)
		(element TIEOFFWEAL3 1
			(pin TIEOFFWEAL3 output)
			(conn TIEOFFWEAL3 TIEOFFWEAL3 ==> RAMB36SDP_EXP TIEOFFWEAL3)
		)
		(element DI38 1
			(pin DI38 output)
			(conn DI38 DI38 ==> RAMB36SDP_EXP DI38)
		)
		(element DI22 1
			(pin DI22 output)
			(conn DI22 DI22 ==> RAMB36SDP_EXP DI22)
		)
		(element SBITERR 1
			(pin SBITERR input)
			(conn SBITERR SBITERR <== RAMB36SDP_EXP SBITERR)
		)
		(element DO58 1
			(pin DO58 input)
			(conn DO58 DO58 <== RAMB36SDP_EXP DO58)
		)
		(element DIP4 1
			(pin DIP4 output)
			(conn DIP4 DIP4 ==> RAMB36SDP_EXP DIP4)
		)
		(element WRADDRL10 1
			(pin WRADDRL10 output)
			(conn WRADDRL10 WRADDRL10 ==> RAMB36SDP_EXP WRADDRL10)
		)
		(element DI5 1
			(pin DI5 output)
			(conn DI5 DI5 ==> RAMB36SDP_EXP DI5)
		)
		(element WEL3 1
			(pin WEL3 output)
			(conn WEL3 WEL3 ==> RAMB36SDP_EXP WEL3)
		)
		(element DI37 1
			(pin DI37 output)
			(conn DI37 DI37 ==> RAMB36SDP_EXP DI37)
		)
		(element DO32 1
			(pin DO32 input)
			(conn DO32 DO32 <== RAMB36SDP_EXP DO32)
		)
		(element WRENU 1
			(pin WRENU output)
			(conn WRENU WRENU ==> WRENUINV WRENU_B)
			(conn WRENU WRENU ==> WRENUINV WRENU)
		)
		(element TIEOFFWEAU1 1
			(pin TIEOFFWEAU1 output)
			(conn TIEOFFWEAU1 TIEOFFWEAU1 ==> RAMB36SDP_EXP TIEOFFWEAU1)
		)
		(element ECCPARITY6 1
			(pin ECCPARITY6 input)
			(conn ECCPARITY6 ECCPARITY6 <== RAMB36SDP_EXP ECCPARITY6)
		)
		(element DIP3 1
			(pin DIP3 output)
			(conn DIP3 DIP3 ==> RAMB36SDP_EXP DIP3)
		)
		(element DOP2 1
			(pin DOP2 input)
			(conn DOP2 DOP2 <== RAMB36SDP_EXP DOP2)
		)
		(element RDADDRL6 1
			(pin RDADDRL6 output)
			(conn RDADDRL6 RDADDRL6 ==> RAMB36SDP_EXP RDADDRL6)
		)
		(element DI61 1
			(pin DI61 output)
			(conn DI61 DI61 ==> RAMB36SDP_EXP DI61)
		)
		(element WRADDRU8 1
			(pin WRADDRU8 output)
			(conn WRADDRU8 WRADDRU8 ==> RAMB36SDP_EXP WRADDRU8)
		)
		(element DO17 1
			(pin DO17 input)
			(conn DO17 DO17 <== RAMB36SDP_EXP DO17)
		)
		(element WRADDRL11 1
			(pin WRADDRL11 output)
			(conn WRADDRL11 WRADDRL11 ==> RAMB36SDP_EXP WRADDRL11)
		)
		(element WEU4 1
			(pin WEU4 output)
			(conn WEU4 WEU4 ==> RAMB36SDP_EXP WEU4)
		)
		(element DO6 1
			(pin DO6 input)
			(conn DO6 DO6 <== RAMB36SDP_EXP DO6)
		)
		(element DO22 1
			(pin DO22 input)
			(conn DO22 DO22 <== RAMB36SDP_EXP DO22)
		)
		(element WEU3 1
			(pin WEU3 output)
			(conn WEU3 WEU3 ==> RAMB36SDP_EXP WEU3)
		)
		(element RDADDRU8 1
			(pin RDADDRU8 output)
			(conn RDADDRU8 RDADDRU8 ==> RAMB36SDP_EXP RDADDRU8)
		)
		(element REGCEL 1
			(pin REGCEL output)
			(conn REGCEL REGCEL ==> RAMB36SDP_EXP REGCEL)
		)
		(element SSRU 1
			(pin SSRU output)
			(conn SSRU SSRU ==> SSRUINV SSRU_B)
			(conn SSRU SSRU ==> SSRUINV SSRU)
		)
		(element REGCEU 1
			(pin REGCEU output)
			(conn REGCEU REGCEU ==> RAMB36SDP_EXP REGCEU)
		)
		(element DO60 1
			(pin DO60 input)
			(conn DO60 DO60 <== RAMB36SDP_EXP DO60)
		)
		(element RDADDRL11 1
			(pin RDADDRL11 output)
			(conn RDADDRL11 RDADDRL11 ==> RAMB36SDP_EXP RDADDRL11)
		)
		(element RDADDRL7 1
			(pin RDADDRL7 output)
			(conn RDADDRL7 RDADDRL7 ==> RAMB36SDP_EXP RDADDRL7)
		)
		(element DO46 1
			(pin DO46 input)
			(conn DO46 DO46 <== RAMB36SDP_EXP DO46)
		)
		(element RDADDRU4 1
			(pin RDADDRU4 output)
			(conn RDADDRU4 RDADDRU4 ==> RAMB36SDP_EXP RDADDRU4)
		)
		(element DOP5 1
			(pin DOP5 input)
			(conn DOP5 DOP5 <== RAMB36SDP_EXP DOP5)
		)
		(element WRADDRU1 1
			(pin WRADDRU1 output)
			(conn WRADDRU1 WRADDRU1 ==> RAMB36SDP_EXP WRADDRU1)
		)
		(element RDADDRU13 1
			(pin RDADDRU13 output)
			(conn RDADDRU13 RDADDRU13 ==> RAMB36SDP_EXP RDADDRU13)
		)
		(element DO8 1
			(pin DO8 input)
			(conn DO8 DO8 <== RAMB36SDP_EXP DO8)
		)
		(element DI47 1
			(pin DI47 output)
			(conn DI47 DI47 ==> RAMB36SDP_EXP DI47)
		)
		(element DI6 1
			(pin DI6 output)
			(conn DI6 DI6 ==> RAMB36SDP_EXP DI6)
		)
		(element DI59 1
			(pin DI59 output)
			(conn DI59 DI59 ==> RAMB36SDP_EXP DI59)
		)
		(element DO27 1
			(pin DO27 input)
			(conn DO27 DO27 <== RAMB36SDP_EXP DO27)
		)
		(element DO18 1
			(pin DO18 input)
			(conn DO18 DO18 <== RAMB36SDP_EXP DO18)
		)
		(element RDADDRL14 1
			(pin RDADDRL14 output)
			(conn RDADDRL14 RDADDRL14 ==> RAMB36SDP_EXP RDADDRL14)
		)
		(element DO30 1
			(pin DO30 input)
			(conn DO30 DO30 <== RAMB36SDP_EXP DO30)
		)
		(element WRCLKL 1
			(pin WRCLKL output)
			(conn WRCLKL WRCLKL ==> WRCLKLINV WRCLKL_B)
			(conn WRCLKL WRCLKL ==> WRCLKLINV WRCLKL)
		)
		(element DO28 1
			(pin DO28 input)
			(conn DO28 DO28 <== RAMB36SDP_EXP DO28)
		)
		(element DI20 1
			(pin DI20 output)
			(conn DI20 DI20 ==> RAMB36SDP_EXP DI20)
		)
		(element DO33 1
			(pin DO33 input)
			(conn DO33 DO33 <== RAMB36SDP_EXP DO33)
		)
		(element ECCPARITY7 1
			(pin ECCPARITY7 input)
			(conn ECCPARITY7 ECCPARITY7 <== RAMB36SDP_EXP ECCPARITY7)
		)
		(element DI17 1
			(pin DI17 output)
			(conn DI17 DI17 ==> RAMB36SDP_EXP DI17)
		)
		(element DO15 1
			(pin DO15 input)
			(conn DO15 DO15 <== RAMB36SDP_EXP DO15)
		)
		(element WRADDRL8 1
			(pin WRADDRL8 output)
			(conn WRADDRL8 WRADDRL8 ==> RAMB36SDP_EXP WRADDRL8)
		)
		(element DO50 1
			(pin DO50 input)
			(conn DO50 DO50 <== RAMB36SDP_EXP DO50)
		)
		(element WRCLKLINV 3
			(pin WRCLKL_B input)
			(pin WRCLKL input)
			(pin OUT output)
			(cfg WRCLKL_B WRCLKL)
			(conn WRCLKLINV OUT ==> RAMB36SDP_EXP WRCLKL)
			(conn WRCLKLINV WRCLKL_B <== WRCLKL WRCLKL)
			(conn WRCLKLINV WRCLKL <== WRCLKL WRCLKL)
		)
		(element DI32 1
			(pin DI32 output)
			(conn DI32 DI32 ==> RAMB36SDP_EXP DI32)
		)
		(element DOP4 1
			(pin DOP4 input)
			(conn DOP4 DOP4 <== RAMB36SDP_EXP DOP4)
		)
		(element TIEOFFWEAL0 1
			(pin TIEOFFWEAL0 output)
			(conn TIEOFFWEAL0 TIEOFFWEAL0 ==> RAMB36SDP_EXP TIEOFFWEAL0)
		)
		(element DO5 1
			(pin DO5 input)
			(conn DO5 DO5 <== RAMB36SDP_EXP DO5)
		)
		(element WRADDRL12 1
			(pin WRADDRL12 output)
			(conn WRADDRL12 WRADDRL12 ==> RAMB36SDP_EXP WRADDRL12)
		)
		(element DO19 1
			(pin DO19 input)
			(conn DO19 DO19 <== RAMB36SDP_EXP DO19)
		)
		(element DI7 1
			(pin DI7 output)
			(conn DI7 DI7 ==> RAMB36SDP_EXP DI7)
		)
		(element DI16 1
			(pin DI16 output)
			(conn DI16 DI16 ==> RAMB36SDP_EXP DI16)
		)
		(element ECCPARITY3 1
			(pin ECCPARITY3 input)
			(conn ECCPARITY3 ECCPARITY3 <== RAMB36SDP_EXP ECCPARITY3)
		)
		(element WEL4 1
			(pin WEL4 output)
			(conn WEL4 WEL4 ==> RAMB36SDP_EXP WEL4)
		)
		(element DO21 1
			(pin DO21 input)
			(conn DO21 DO21 <== RAMB36SDP_EXP DO21)
		)
		(element ECCPARITY4 1
			(pin ECCPARITY4 input)
			(conn ECCPARITY4 ECCPARITY4 <== RAMB36SDP_EXP ECCPARITY4)
		)
		(element DI53 1
			(pin DI53 output)
			(conn DI53 DI53 ==> RAMB36SDP_EXP DI53)
		)
		(element WRADDRL1 1
			(pin WRADDRL1 output)
			(conn WRADDRL1 WRADDRL1 ==> RAMB36SDP_EXP WRADDRL1)
		)
		(element DO45 1
			(pin DO45 input)
			(conn DO45 DO45 <== RAMB36SDP_EXP DO45)
		)
		(element WRENUINV 3
			(pin WRENU_B input)
			(pin WRENU input)
			(pin OUT output)
			(cfg WRENU_B WRENU)
			(conn WRENUINV OUT ==> RAMB36SDP_EXP WRENU)
			(conn WRENUINV WRENU_B <== WRENU WRENU)
			(conn WRENUINV WRENU <== WRENU WRENU)
		)
		(element DI28 1
			(pin DI28 output)
			(conn DI28 DI28 ==> RAMB36SDP_EXP DI28)
		)
		(element RDENLINV 3
			(pin RDENL_B input)
			(pin RDENL input)
			(pin OUT output)
			(cfg RDENL_B RDENL)
			(conn RDENLINV OUT ==> RAMB36SDP_EXP RDENL)
			(conn RDENLINV RDENL_B <== RDENL RDENL)
			(conn RDENLINV RDENL <== RDENL RDENL)
		)
		(element DI58 1
			(pin DI58 output)
			(conn DI58 DI58 ==> RAMB36SDP_EXP DI58)
		)
		(element DO55 1
			(pin DO55 input)
			(conn DO55 DO55 <== RAMB36SDP_EXP DO55)
		)
		(element WEU6 1
			(pin WEU6 output)
			(conn WEU6 WEU6 ==> RAMB36SDP_EXP WEU6)
		)
		(element DO9 1
			(pin DO9 input)
			(conn DO9 DO9 <== RAMB36SDP_EXP DO9)
		)
		(element RDADDRL3 1
			(pin RDADDRL3 output)
			(conn RDADDRL3 RDADDRL3 ==> RAMB36SDP_EXP RDADDRL3)
		)
		(element WRCLKU 1
			(pin WRCLKU output)
			(conn WRCLKU WRCLKU ==> WRCLKUINV WRCLKU_B)
			(conn WRCLKU WRCLKU ==> WRCLKUINV WRCLKU)
		)
		(element RDADDRL8 1
			(pin RDADDRL8 output)
			(conn RDADDRL8 RDADDRL8 ==> RAMB36SDP_EXP RDADDRL8)
		)
		(element DI45 1
			(pin DI45 output)
			(conn DI45 DI45 ==> RAMB36SDP_EXP DI45)
		)
		(element DI39 1
			(pin DI39 output)
			(conn DI39 DI39 ==> RAMB36SDP_EXP DI39)
		)
		(element SSRUINV 3
			(pin SSRU_B input)
			(pin SSRU input)
			(pin OUT output)
			(cfg SSRU_B SSRU)
			(conn SSRUINV OUT ==> RAMB36SDP_EXP SSRU)
			(conn SSRUINV SSRU_B <== SSRU SSRU)
			(conn SSRUINV SSRU <== SSRU SSRU)
		)
		(element WRADDRL13 1
			(pin WRADDRL13 output)
			(conn WRADDRL13 WRADDRL13 ==> RAMB36SDP_EXP WRADDRL13)
		)
		(element DIP5 1
			(pin DIP5 output)
			(conn DIP5 DIP5 ==> RAMB36SDP_EXP DIP5)
		)
		(element WRCLKUINV 3
			(pin WRCLKU_B input)
			(pin WRCLKU input)
			(pin OUT output)
			(cfg WRCLKU_B WRCLKU)
			(conn WRCLKUINV OUT ==> RAMB36SDP_EXP WRCLKU)
			(conn WRCLKUINV WRCLKU_B <== WRCLKU WRCLKU)
			(conn WRCLKUINV WRCLKU <== WRCLKU WRCLKU)
		)
		(element RDENU 1
			(pin RDENU output)
			(conn RDENU RDENU ==> RDENUINV RDENU_B)
			(conn RDENU RDENU ==> RDENUINV RDENU)
		)
		(element WRADDRL0 1
			(pin WRADDRL0 output)
			(conn WRADDRL0 WRADDRL0 ==> RAMB36SDP_EXP WRADDRL0)
		)
		(element DO11 1
			(pin DO11 input)
			(conn DO11 DO11 <== RAMB36SDP_EXP DO11)
		)
		(element RAMB36SDP_EXP 256 # BEL
			(pin WRENU input)
			(pin WRENL input)
			(pin WRCLKU input)
			(pin WRCLKL input)
			(pin WRADDRU14 input)
			(pin WRADDRU13 input)
			(pin WRADDRU12 input)
			(pin WRADDRU11 input)
			(pin WRADDRU10 input)
			(pin WRADDRU9 input)
			(pin WRADDRU8 input)
			(pin WRADDRU7 input)
			(pin WRADDRU6 input)
			(pin WRADDRU5 input)
			(pin WRADDRU4 input)
			(pin WRADDRU3 input)
			(pin WRADDRU2 input)
			(pin WRADDRU1 input)
			(pin WRADDRU0 input)
			(pin WRADDRL15 input)
			(pin WRADDRL14 input)
			(pin WRADDRL13 input)
			(pin WRADDRL12 input)
			(pin WRADDRL11 input)
			(pin WRADDRL10 input)
			(pin WRADDRL9 input)
			(pin WRADDRL8 input)
			(pin WRADDRL7 input)
			(pin WRADDRL6 input)
			(pin WRADDRL5 input)
			(pin WRADDRL4 input)
			(pin WRADDRL3 input)
			(pin WRADDRL2 input)
			(pin WRADDRL1 input)
			(pin WRADDRL0 input)
			(pin WEU7 input)
			(pin WEU6 input)
			(pin WEU5 input)
			(pin WEU4 input)
			(pin WEU3 input)
			(pin WEU2 input)
			(pin WEU1 input)
			(pin WEU0 input)
			(pin WEL7 input)
			(pin WEL6 input)
			(pin WEL5 input)
			(pin WEL4 input)
			(pin WEL3 input)
			(pin WEL2 input)
			(pin WEL1 input)
			(pin WEL0 input)
			(pin TIEOFFWEAU3 input)
			(pin TIEOFFWEAU2 input)
			(pin TIEOFFWEAU1 input)
			(pin TIEOFFWEAU0 input)
			(pin TIEOFFWEAL3 input)
			(pin TIEOFFWEAL2 input)
			(pin TIEOFFWEAL1 input)
			(pin TIEOFFWEAL0 input)
			(pin TIEOFFSSRBU input)
			(pin TIEOFFSSRBL input)
			(pin SSRU input)
			(pin SSRL input)
			(pin SBITERR output)
			(pin REGCEU input)
			(pin REGCEL input)
			(pin RDRCLKU input)
			(pin RDRCLKL input)
			(pin RDENU input)
			(pin RDENL input)
			(pin RDCLKU input)
			(pin RDCLKL input)
			(pin RDADDRU14 input)
			(pin RDADDRU13 input)
			(pin RDADDRU12 input)
			(pin RDADDRU11 input)
			(pin RDADDRU10 input)
			(pin RDADDRU9 input)
			(pin RDADDRU8 input)
			(pin RDADDRU7 input)
			(pin RDADDRU6 input)
			(pin RDADDRU5 input)
			(pin RDADDRU4 input)
			(pin RDADDRU3 input)
			(pin RDADDRU2 input)
			(pin RDADDRU1 input)
			(pin RDADDRU0 input)
			(pin RDADDRL15 input)
			(pin RDADDRL14 input)
			(pin RDADDRL13 input)
			(pin RDADDRL12 input)
			(pin RDADDRL11 input)
			(pin RDADDRL10 input)
			(pin RDADDRL9 input)
			(pin RDADDRL8 input)
			(pin RDADDRL7 input)
			(pin RDADDRL6 input)
			(pin RDADDRL5 input)
			(pin RDADDRL4 input)
			(pin RDADDRL3 input)
			(pin RDADDRL2 input)
			(pin RDADDRL1 input)
			(pin RDADDRL0 input)
			(pin ECCPARITY7 output)
			(pin ECCPARITY6 output)
			(pin ECCPARITY5 output)
			(pin ECCPARITY4 output)
			(pin ECCPARITY3 output)
			(pin ECCPARITY2 output)
			(pin ECCPARITY1 output)
			(pin ECCPARITY0 output)
			(pin DOP7 output)
			(pin DOP6 output)
			(pin DOP5 output)
			(pin DOP4 output)
			(pin DOP3 output)
			(pin DOP2 output)
			(pin DOP1 output)
			(pin DOP0 output)
			(pin DO63 output)
			(pin DO62 output)
			(pin DO61 output)
			(pin DO60 output)
			(pin DO59 output)
			(pin DO58 output)
			(pin DO57 output)
			(pin DO56 output)
			(pin DO55 output)
			(pin DO54 output)
			(pin DO53 output)
			(pin DO52 output)
			(pin DO51 output)
			(pin DO50 output)
			(pin DO49 output)
			(pin DO48 output)
			(pin DO47 output)
			(pin DO46 output)
			(pin DO45 output)
			(pin DO44 output)
			(pin DO43 output)
			(pin DO42 output)
			(pin DO41 output)
			(pin DO40 output)
			(pin DO39 output)
			(pin DO38 output)
			(pin DO37 output)
			(pin DO36 output)
			(pin DO35 output)
			(pin DO34 output)
			(pin DO33 output)
			(pin DO32 output)
			(pin DO31 output)
			(pin DO30 output)
			(pin DO29 output)
			(pin DO28 output)
			(pin DO27 output)
			(pin DO26 output)
			(pin DO25 output)
			(pin DO24 output)
			(pin DO23 output)
			(pin DO22 output)
			(pin DO21 output)
			(pin DO20 output)
			(pin DO19 output)
			(pin DO18 output)
			(pin DO17 output)
			(pin DO16 output)
			(pin DO15 output)
			(pin DO14 output)
			(pin DO13 output)
			(pin DO12 output)
			(pin DO11 output)
			(pin DO10 output)
			(pin DO9 output)
			(pin DO8 output)
			(pin DO7 output)
			(pin DO6 output)
			(pin DO5 output)
			(pin DO4 output)
			(pin DO3 output)
			(pin DO2 output)
			(pin DO1 output)
			(pin DO0 output)
			(pin DIP7 input)
			(pin DIP6 input)
			(pin DIP5 input)
			(pin DIP4 input)
			(pin DIP3 input)
			(pin DIP2 input)
			(pin DIP1 input)
			(pin DIP0 input)
			(pin DI63 input)
			(pin DI62 input)
			(pin DI61 input)
			(pin DI60 input)
			(pin DI59 input)
			(pin DI58 input)
			(pin DI57 input)
			(pin DI56 input)
			(pin DI55 input)
			(pin DI54 input)
			(pin DI53 input)
			(pin DI52 input)
			(pin DI51 input)
			(pin DI50 input)
			(pin DI49 input)
			(pin DI48 input)
			(pin DI47 input)
			(pin DI46 input)
			(pin DI45 input)
			(pin DI44 input)
			(pin DI43 input)
			(pin DI42 input)
			(pin DI41 input)
			(pin DI40 input)
			(pin DI39 input)
			(pin DI38 input)
			(pin DI37 input)
			(pin DI36 input)
			(pin DI35 input)
			(pin DI34 input)
			(pin DI33 input)
			(pin DI32 input)
			(pin DI31 input)
			(pin DI30 input)
			(pin DI29 input)
			(pin DI28 input)
			(pin DI27 input)
			(pin DI26 input)
			(pin DI25 input)
			(pin DI24 input)
			(pin DI23 input)
			(pin DI22 input)
			(pin DI21 input)
			(pin DI20 input)
			(pin DI19 input)
			(pin DI18 input)
			(pin DI17 input)
			(pin DI16 input)
			(pin DI15 input)
			(pin DI14 input)
			(pin DI13 input)
			(pin DI12 input)
			(pin DI11 input)
			(pin DI10 input)
			(pin DI9 input)
			(pin DI8 input)
			(pin DI7 input)
			(pin DI6 input)
			(pin DI5 input)
			(pin DI4 input)
			(pin DI3 input)
			(pin DI2 input)
			(pin DI1 input)
			(pin DI0 input)
			(pin DBITERR output)
			(conn RAMB36SDP_EXP SBITERR ==> SBITERR SBITERR)
			(conn RAMB36SDP_EXP ECCPARITY7 ==> ECCPARITY7 ECCPARITY7)
			(conn RAMB36SDP_EXP ECCPARITY6 ==> ECCPARITY6 ECCPARITY6)
			(conn RAMB36SDP_EXP ECCPARITY5 ==> ECCPARITY5 ECCPARITY5)
			(conn RAMB36SDP_EXP ECCPARITY4 ==> ECCPARITY4 ECCPARITY4)
			(conn RAMB36SDP_EXP ECCPARITY3 ==> ECCPARITY3 ECCPARITY3)
			(conn RAMB36SDP_EXP ECCPARITY2 ==> ECCPARITY2 ECCPARITY2)
			(conn RAMB36SDP_EXP ECCPARITY1 ==> ECCPARITY1 ECCPARITY1)
			(conn RAMB36SDP_EXP ECCPARITY0 ==> ECCPARITY0 ECCPARITY0)
			(conn RAMB36SDP_EXP DOP7 ==> DOP7 DOP7)
			(conn RAMB36SDP_EXP DOP6 ==> DOP6 DOP6)
			(conn RAMB36SDP_EXP DOP5 ==> DOP5 DOP5)
			(conn RAMB36SDP_EXP DOP4 ==> DOP4 DOP4)
			(conn RAMB36SDP_EXP DOP3 ==> DOP3 DOP3)
			(conn RAMB36SDP_EXP DOP2 ==> DOP2 DOP2)
			(conn RAMB36SDP_EXP DOP1 ==> DOP1 DOP1)
			(conn RAMB36SDP_EXP DOP0 ==> DOP0 DOP0)
			(conn RAMB36SDP_EXP DO63 ==> DO63 DO63)
			(conn RAMB36SDP_EXP DO62 ==> DO62 DO62)
			(conn RAMB36SDP_EXP DO61 ==> DO61 DO61)
			(conn RAMB36SDP_EXP DO60 ==> DO60 DO60)
			(conn RAMB36SDP_EXP DO59 ==> DO59 DO59)
			(conn RAMB36SDP_EXP DO58 ==> DO58 DO58)
			(conn RAMB36SDP_EXP DO57 ==> DO57 DO57)
			(conn RAMB36SDP_EXP DO56 ==> DO56 DO56)
			(conn RAMB36SDP_EXP DO55 ==> DO55 DO55)
			(conn RAMB36SDP_EXP DO54 ==> DO54 DO54)
			(conn RAMB36SDP_EXP DO53 ==> DO53 DO53)
			(conn RAMB36SDP_EXP DO52 ==> DO52 DO52)
			(conn RAMB36SDP_EXP DO51 ==> DO51 DO51)
			(conn RAMB36SDP_EXP DO50 ==> DO50 DO50)
			(conn RAMB36SDP_EXP DO49 ==> DO49 DO49)
			(conn RAMB36SDP_EXP DO48 ==> DO48 DO48)
			(conn RAMB36SDP_EXP DO47 ==> DO47 DO47)
			(conn RAMB36SDP_EXP DO46 ==> DO46 DO46)
			(conn RAMB36SDP_EXP DO45 ==> DO45 DO45)
			(conn RAMB36SDP_EXP DO44 ==> DO44 DO44)
			(conn RAMB36SDP_EXP DO43 ==> DO43 DO43)
			(conn RAMB36SDP_EXP DO42 ==> DO42 DO42)
			(conn RAMB36SDP_EXP DO41 ==> DO41 DO41)
			(conn RAMB36SDP_EXP DO40 ==> DO40 DO40)
			(conn RAMB36SDP_EXP DO39 ==> DO39 DO39)
			(conn RAMB36SDP_EXP DO38 ==> DO38 DO38)
			(conn RAMB36SDP_EXP DO37 ==> DO37 DO37)
			(conn RAMB36SDP_EXP DO36 ==> DO36 DO36)
			(conn RAMB36SDP_EXP DO35 ==> DO35 DO35)
			(conn RAMB36SDP_EXP DO34 ==> DO34 DO34)
			(conn RAMB36SDP_EXP DO33 ==> DO33 DO33)
			(conn RAMB36SDP_EXP DO32 ==> DO32 DO32)
			(conn RAMB36SDP_EXP DO31 ==> DO31 DO31)
			(conn RAMB36SDP_EXP DO30 ==> DO30 DO30)
			(conn RAMB36SDP_EXP DO29 ==> DO29 DO29)
			(conn RAMB36SDP_EXP DO28 ==> DO28 DO28)
			(conn RAMB36SDP_EXP DO27 ==> DO27 DO27)
			(conn RAMB36SDP_EXP DO26 ==> DO26 DO26)
			(conn RAMB36SDP_EXP DO25 ==> DO25 DO25)
			(conn RAMB36SDP_EXP DO24 ==> DO24 DO24)
			(conn RAMB36SDP_EXP DO23 ==> DO23 DO23)
			(conn RAMB36SDP_EXP DO22 ==> DO22 DO22)
			(conn RAMB36SDP_EXP DO21 ==> DO21 DO21)
			(conn RAMB36SDP_EXP DO20 ==> DO20 DO20)
			(conn RAMB36SDP_EXP DO19 ==> DO19 DO19)
			(conn RAMB36SDP_EXP DO18 ==> DO18 DO18)
			(conn RAMB36SDP_EXP DO17 ==> DO17 DO17)
			(conn RAMB36SDP_EXP DO16 ==> DO16 DO16)
			(conn RAMB36SDP_EXP DO15 ==> DO15 DO15)
			(conn RAMB36SDP_EXP DO14 ==> DO14 DO14)
			(conn RAMB36SDP_EXP DO13 ==> DO13 DO13)
			(conn RAMB36SDP_EXP DO12 ==> DO12 DO12)
			(conn RAMB36SDP_EXP DO11 ==> DO11 DO11)
			(conn RAMB36SDP_EXP DO10 ==> DO10 DO10)
			(conn RAMB36SDP_EXP DO9 ==> DO9 DO9)
			(conn RAMB36SDP_EXP DO8 ==> DO8 DO8)
			(conn RAMB36SDP_EXP DO7 ==> DO7 DO7)
			(conn RAMB36SDP_EXP DO6 ==> DO6 DO6)
			(conn RAMB36SDP_EXP DO5 ==> DO5 DO5)
			(conn RAMB36SDP_EXP DO4 ==> DO4 DO4)
			(conn RAMB36SDP_EXP DO3 ==> DO3 DO3)
			(conn RAMB36SDP_EXP DO2 ==> DO2 DO2)
			(conn RAMB36SDP_EXP DO1 ==> DO1 DO1)
			(conn RAMB36SDP_EXP DO0 ==> DO0 DO0)
			(conn RAMB36SDP_EXP DBITERR ==> DBITERR DBITERR)
			(conn RAMB36SDP_EXP WRENU <== WRENUINV OUT)
			(conn RAMB36SDP_EXP WRENL <== WRENLINV OUT)
			(conn RAMB36SDP_EXP WRCLKU <== WRCLKUINV OUT)
			(conn RAMB36SDP_EXP WRCLKL <== WRCLKLINV OUT)
			(conn RAMB36SDP_EXP WRADDRU14 <== WRADDRU14 WRADDRU14)
			(conn RAMB36SDP_EXP WRADDRU13 <== WRADDRU13 WRADDRU13)
			(conn RAMB36SDP_EXP WRADDRU12 <== WRADDRU12 WRADDRU12)
			(conn RAMB36SDP_EXP WRADDRU11 <== WRADDRU11 WRADDRU11)
			(conn RAMB36SDP_EXP WRADDRU10 <== WRADDRU10 WRADDRU10)
			(conn RAMB36SDP_EXP WRADDRU9 <== WRADDRU9 WRADDRU9)
			(conn RAMB36SDP_EXP WRADDRU8 <== WRADDRU8 WRADDRU8)
			(conn RAMB36SDP_EXP WRADDRU7 <== WRADDRU7 WRADDRU7)
			(conn RAMB36SDP_EXP WRADDRU6 <== WRADDRU6 WRADDRU6)
			(conn RAMB36SDP_EXP WRADDRU5 <== WRADDRU5 WRADDRU5)
			(conn RAMB36SDP_EXP WRADDRU4 <== WRADDRU4 WRADDRU4)
			(conn RAMB36SDP_EXP WRADDRU3 <== WRADDRU3 WRADDRU3)
			(conn RAMB36SDP_EXP WRADDRU2 <== WRADDRU2 WRADDRU2)
			(conn RAMB36SDP_EXP WRADDRU1 <== WRADDRU1 WRADDRU1)
			(conn RAMB36SDP_EXP WRADDRU0 <== WRADDRU0 WRADDRU0)
			(conn RAMB36SDP_EXP WRADDRL15 <== WRADDRL15 WRADDRL15)
			(conn RAMB36SDP_EXP WRADDRL14 <== WRADDRL14 WRADDRL14)
			(conn RAMB36SDP_EXP WRADDRL13 <== WRADDRL13 WRADDRL13)
			(conn RAMB36SDP_EXP WRADDRL12 <== WRADDRL12 WRADDRL12)
			(conn RAMB36SDP_EXP WRADDRL11 <== WRADDRL11 WRADDRL11)
			(conn RAMB36SDP_EXP WRADDRL10 <== WRADDRL10 WRADDRL10)
			(conn RAMB36SDP_EXP WRADDRL9 <== WRADDRL9 WRADDRL9)
			(conn RAMB36SDP_EXP WRADDRL8 <== WRADDRL8 WRADDRL8)
			(conn RAMB36SDP_EXP WRADDRL7 <== WRADDRL7 WRADDRL7)
			(conn RAMB36SDP_EXP WRADDRL6 <== WRADDRL6 WRADDRL6)
			(conn RAMB36SDP_EXP WRADDRL5 <== WRADDRL5 WRADDRL5)
			(conn RAMB36SDP_EXP WRADDRL4 <== WRADDRL4 WRADDRL4)
			(conn RAMB36SDP_EXP WRADDRL3 <== WRADDRL3 WRADDRL3)
			(conn RAMB36SDP_EXP WRADDRL2 <== WRADDRL2 WRADDRL2)
			(conn RAMB36SDP_EXP WRADDRL1 <== WRADDRL1 WRADDRL1)
			(conn RAMB36SDP_EXP WRADDRL0 <== WRADDRL0 WRADDRL0)
			(conn RAMB36SDP_EXP WEU7 <== WEU7 WEU7)
			(conn RAMB36SDP_EXP WEU6 <== WEU6 WEU6)
			(conn RAMB36SDP_EXP WEU5 <== WEU5 WEU5)
			(conn RAMB36SDP_EXP WEU4 <== WEU4 WEU4)
			(conn RAMB36SDP_EXP WEU3 <== WEU3 WEU3)
			(conn RAMB36SDP_EXP WEU2 <== WEU2 WEU2)
			(conn RAMB36SDP_EXP WEU1 <== WEU1 WEU1)
			(conn RAMB36SDP_EXP WEU0 <== WEU0 WEU0)
			(conn RAMB36SDP_EXP WEL7 <== WEL7 WEL7)
			(conn RAMB36SDP_EXP WEL6 <== WEL6 WEL6)
			(conn RAMB36SDP_EXP WEL5 <== WEL5 WEL5)
			(conn RAMB36SDP_EXP WEL4 <== WEL4 WEL4)
			(conn RAMB36SDP_EXP WEL3 <== WEL3 WEL3)
			(conn RAMB36SDP_EXP WEL2 <== WEL2 WEL2)
			(conn RAMB36SDP_EXP WEL1 <== WEL1 WEL1)
			(conn RAMB36SDP_EXP WEL0 <== WEL0 WEL0)
			(conn RAMB36SDP_EXP TIEOFFWEAU3 <== TIEOFFWEAU3 TIEOFFWEAU3)
			(conn RAMB36SDP_EXP TIEOFFWEAU2 <== TIEOFFWEAU2 TIEOFFWEAU2)
			(conn RAMB36SDP_EXP TIEOFFWEAU1 <== TIEOFFWEAU1 TIEOFFWEAU1)
			(conn RAMB36SDP_EXP TIEOFFWEAU0 <== TIEOFFWEAU0 TIEOFFWEAU0)
			(conn RAMB36SDP_EXP TIEOFFWEAL3 <== TIEOFFWEAL3 TIEOFFWEAL3)
			(conn RAMB36SDP_EXP TIEOFFWEAL2 <== TIEOFFWEAL2 TIEOFFWEAL2)
			(conn RAMB36SDP_EXP TIEOFFWEAL1 <== TIEOFFWEAL1 TIEOFFWEAL1)
			(conn RAMB36SDP_EXP TIEOFFWEAL0 <== TIEOFFWEAL0 TIEOFFWEAL0)
			(conn RAMB36SDP_EXP TIEOFFSSRBU <== TIEOFFSSRBU TIEOFFSSRBU)
			(conn RAMB36SDP_EXP TIEOFFSSRBL <== TIEOFFSSRBL TIEOFFSSRBL)
			(conn RAMB36SDP_EXP SSRU <== SSRUINV OUT)
			(conn RAMB36SDP_EXP SSRL <== SSRLINV OUT)
			(conn RAMB36SDP_EXP REGCEU <== REGCEU REGCEU)
			(conn RAMB36SDP_EXP REGCEL <== REGCEL REGCEL)
			(conn RAMB36SDP_EXP RDRCLKU <== RDRCLKUINV OUT)
			(conn RAMB36SDP_EXP RDRCLKL <== RDRCLKLINV OUT)
			(conn RAMB36SDP_EXP RDENU <== RDENUINV OUT)
			(conn RAMB36SDP_EXP RDENL <== RDENLINV OUT)
			(conn RAMB36SDP_EXP RDCLKU <== RDCLKUINV OUT)
			(conn RAMB36SDP_EXP RDCLKL <== RDCLKLINV OUT)
			(conn RAMB36SDP_EXP RDADDRU14 <== RDADDRU14 RDADDRU14)
			(conn RAMB36SDP_EXP RDADDRU13 <== RDADDRU13 RDADDRU13)
			(conn RAMB36SDP_EXP RDADDRU12 <== RDADDRU12 RDADDRU12)
			(conn RAMB36SDP_EXP RDADDRU11 <== RDADDRU11 RDADDRU11)
			(conn RAMB36SDP_EXP RDADDRU10 <== RDADDRU10 RDADDRU10)
			(conn RAMB36SDP_EXP RDADDRU9 <== RDADDRU9 RDADDRU9)
			(conn RAMB36SDP_EXP RDADDRU8 <== RDADDRU8 RDADDRU8)
			(conn RAMB36SDP_EXP RDADDRU7 <== RDADDRU7 RDADDRU7)
			(conn RAMB36SDP_EXP RDADDRU6 <== RDADDRU6 RDADDRU6)
			(conn RAMB36SDP_EXP RDADDRU5 <== RDADDRU5 RDADDRU5)
			(conn RAMB36SDP_EXP RDADDRU4 <== RDADDRU4 RDADDRU4)
			(conn RAMB36SDP_EXP RDADDRU3 <== RDADDRU3 RDADDRU3)
			(conn RAMB36SDP_EXP RDADDRU2 <== RDADDRU2 RDADDRU2)
			(conn RAMB36SDP_EXP RDADDRU1 <== RDADDRU1 RDADDRU1)
			(conn RAMB36SDP_EXP RDADDRU0 <== RDADDRU0 RDADDRU0)
			(conn RAMB36SDP_EXP RDADDRL15 <== RDADDRL15 RDADDRL15)
			(conn RAMB36SDP_EXP RDADDRL14 <== RDADDRL14 RDADDRL14)
			(conn RAMB36SDP_EXP RDADDRL13 <== RDADDRL13 RDADDRL13)
			(conn RAMB36SDP_EXP RDADDRL12 <== RDADDRL12 RDADDRL12)
			(conn RAMB36SDP_EXP RDADDRL11 <== RDADDRL11 RDADDRL11)
			(conn RAMB36SDP_EXP RDADDRL10 <== RDADDRL10 RDADDRL10)
			(conn RAMB36SDP_EXP RDADDRL9 <== RDADDRL9 RDADDRL9)
			(conn RAMB36SDP_EXP RDADDRL8 <== RDADDRL8 RDADDRL8)
			(conn RAMB36SDP_EXP RDADDRL7 <== RDADDRL7 RDADDRL7)
			(conn RAMB36SDP_EXP RDADDRL6 <== RDADDRL6 RDADDRL6)
			(conn RAMB36SDP_EXP RDADDRL5 <== RDADDRL5 RDADDRL5)
			(conn RAMB36SDP_EXP RDADDRL4 <== RDADDRL4 RDADDRL4)
			(conn RAMB36SDP_EXP RDADDRL3 <== RDADDRL3 RDADDRL3)
			(conn RAMB36SDP_EXP RDADDRL2 <== RDADDRL2 RDADDRL2)
			(conn RAMB36SDP_EXP RDADDRL1 <== RDADDRL1 RDADDRL1)
			(conn RAMB36SDP_EXP RDADDRL0 <== RDADDRL0 RDADDRL0)
			(conn RAMB36SDP_EXP DIP7 <== DIP7 DIP7)
			(conn RAMB36SDP_EXP DIP6 <== DIP6 DIP6)
			(conn RAMB36SDP_EXP DIP5 <== DIP5 DIP5)
			(conn RAMB36SDP_EXP DIP4 <== DIP4 DIP4)
			(conn RAMB36SDP_EXP DIP3 <== DIP3 DIP3)
			(conn RAMB36SDP_EXP DIP2 <== DIP2 DIP2)
			(conn RAMB36SDP_EXP DIP1 <== DIP1 DIP1)
			(conn RAMB36SDP_EXP DIP0 <== DIP0 DIP0)
			(conn RAMB36SDP_EXP DI63 <== DI63 DI63)
			(conn RAMB36SDP_EXP DI62 <== DI62 DI62)
			(conn RAMB36SDP_EXP DI61 <== DI61 DI61)
			(conn RAMB36SDP_EXP DI60 <== DI60 DI60)
			(conn RAMB36SDP_EXP DI59 <== DI59 DI59)
			(conn RAMB36SDP_EXP DI58 <== DI58 DI58)
			(conn RAMB36SDP_EXP DI57 <== DI57 DI57)
			(conn RAMB36SDP_EXP DI56 <== DI56 DI56)
			(conn RAMB36SDP_EXP DI55 <== DI55 DI55)
			(conn RAMB36SDP_EXP DI54 <== DI54 DI54)
			(conn RAMB36SDP_EXP DI53 <== DI53 DI53)
			(conn RAMB36SDP_EXP DI52 <== DI52 DI52)
			(conn RAMB36SDP_EXP DI51 <== DI51 DI51)
			(conn RAMB36SDP_EXP DI50 <== DI50 DI50)
			(conn RAMB36SDP_EXP DI49 <== DI49 DI49)
			(conn RAMB36SDP_EXP DI48 <== DI48 DI48)
			(conn RAMB36SDP_EXP DI47 <== DI47 DI47)
			(conn RAMB36SDP_EXP DI46 <== DI46 DI46)
			(conn RAMB36SDP_EXP DI45 <== DI45 DI45)
			(conn RAMB36SDP_EXP DI44 <== DI44 DI44)
			(conn RAMB36SDP_EXP DI43 <== DI43 DI43)
			(conn RAMB36SDP_EXP DI42 <== DI42 DI42)
			(conn RAMB36SDP_EXP DI41 <== DI41 DI41)
			(conn RAMB36SDP_EXP DI40 <== DI40 DI40)
			(conn RAMB36SDP_EXP DI39 <== DI39 DI39)
			(conn RAMB36SDP_EXP DI38 <== DI38 DI38)
			(conn RAMB36SDP_EXP DI37 <== DI37 DI37)
			(conn RAMB36SDP_EXP DI36 <== DI36 DI36)
			(conn RAMB36SDP_EXP DI35 <== DI35 DI35)
			(conn RAMB36SDP_EXP DI34 <== DI34 DI34)
			(conn RAMB36SDP_EXP DI33 <== DI33 DI33)
			(conn RAMB36SDP_EXP DI32 <== DI32 DI32)
			(conn RAMB36SDP_EXP DI31 <== DI31 DI31)
			(conn RAMB36SDP_EXP DI30 <== DI30 DI30)
			(conn RAMB36SDP_EXP DI29 <== DI29 DI29)
			(conn RAMB36SDP_EXP DI28 <== DI28 DI28)
			(conn RAMB36SDP_EXP DI27 <== DI27 DI27)
			(conn RAMB36SDP_EXP DI26 <== DI26 DI26)
			(conn RAMB36SDP_EXP DI25 <== DI25 DI25)
			(conn RAMB36SDP_EXP DI24 <== DI24 DI24)
			(conn RAMB36SDP_EXP DI23 <== DI23 DI23)
			(conn RAMB36SDP_EXP DI22 <== DI22 DI22)
			(conn RAMB36SDP_EXP DI21 <== DI21 DI21)
			(conn RAMB36SDP_EXP DI20 <== DI20 DI20)
			(conn RAMB36SDP_EXP DI19 <== DI19 DI19)
			(conn RAMB36SDP_EXP DI18 <== DI18 DI18)
			(conn RAMB36SDP_EXP DI17 <== DI17 DI17)
			(conn RAMB36SDP_EXP DI16 <== DI16 DI16)
			(conn RAMB36SDP_EXP DI15 <== DI15 DI15)
			(conn RAMB36SDP_EXP DI14 <== DI14 DI14)
			(conn RAMB36SDP_EXP DI13 <== DI13 DI13)
			(conn RAMB36SDP_EXP DI12 <== DI12 DI12)
			(conn RAMB36SDP_EXP DI11 <== DI11 DI11)
			(conn RAMB36SDP_EXP DI10 <== DI10 DI10)
			(conn RAMB36SDP_EXP DI9 <== DI9 DI9)
			(conn RAMB36SDP_EXP DI8 <== DI8 DI8)
			(conn RAMB36SDP_EXP DI7 <== DI7 DI7)
			(conn RAMB36SDP_EXP DI6 <== DI6 DI6)
			(conn RAMB36SDP_EXP DI5 <== DI5 DI5)
			(conn RAMB36SDP_EXP DI4 <== DI4 DI4)
			(conn RAMB36SDP_EXP DI3 <== DI3 DI3)
			(conn RAMB36SDP_EXP DI2 <== DI2 DI2)
			(conn RAMB36SDP_EXP DI1 <== DI1 DI1)
			(conn RAMB36SDP_EXP DI0 <== DI0 DI0)
		)
		(element DI29 1
			(pin DI29 output)
			(conn DI29 DI29 ==> RAMB36SDP_EXP DI29)
		)
		(element DO29 1
			(pin DO29 input)
			(conn DO29 DO29 <== RAMB36SDP_EXP DO29)
		)
		(element WRENLINV 3
			(pin WRENL_B input)
			(pin WRENL input)
			(pin OUT output)
			(cfg WRENL_B WRENL)
			(conn WRENLINV OUT ==> RAMB36SDP_EXP WRENL)
			(conn WRENLINV WRENL_B <== WRENL WRENL)
			(conn WRENLINV WRENL <== WRENL WRENL)
		)
		(element DO20 1
			(pin DO20 input)
			(conn DO20 DO20 <== RAMB36SDP_EXP DO20)
		)
		(element DI33 1
			(pin DI33 output)
			(conn DI33 DI33 ==> RAMB36SDP_EXP DI33)
		)
		(element WRADDRU4 1
			(pin WRADDRU4 output)
			(conn WRADDRU4 WRADDRU4 ==> RAMB36SDP_EXP WRADDRU4)
		)
		(element WEL5 1
			(pin WEL5 output)
			(conn WEL5 WEL5 ==> RAMB36SDP_EXP WEL5)
		)
		(element DI42 1
			(pin DI42 output)
			(conn DI42 DI42 ==> RAMB36SDP_EXP DI42)
		)
		(element RDADDRU11 1
			(pin RDADDRU11 output)
			(conn RDADDRU11 RDADDRU11 ==> RAMB36SDP_EXP RDADDRU11)
		)
		(element RDADDRL9 1
			(pin RDADDRL9 output)
			(conn RDADDRL9 RDADDRL9 ==> RAMB36SDP_EXP RDADDRL9)
		)
		(element DI19 1
			(pin DI19 output)
			(conn DI19 DI19 ==> RAMB36SDP_EXP DI19)
		)
		(element RDRCLKL 1
			(pin RDRCLKL output)
			(conn RDRCLKL RDRCLKL ==> RDRCLKLINV RDRCLKL_B)
			(conn RDRCLKL RDRCLKL ==> RDRCLKLINV RDRCLKL)
		)
		(element DI52 1
			(pin DI52 output)
			(conn DI52 DI52 ==> RAMB36SDP_EXP DI52)
		)
		(element DO4 1
			(pin DO4 input)
			(conn DO4 DO4 <== RAMB36SDP_EXP DO4)
		)
		(element DO34 1
			(pin DO34 input)
			(conn DO34 DO34 <== RAMB36SDP_EXP DO34)
		)
		(element DO3 1
			(pin DO3 input)
			(conn DO3 DO3 <== RAMB36SDP_EXP DO3)
		)
		(element WRADDRL9 1
			(pin WRADDRL9 output)
			(conn WRADDRL9 WRADDRL9 ==> RAMB36SDP_EXP WRADDRL9)
		)
		(element TIEOFFWEAU3 1
			(pin TIEOFFWEAU3 output)
			(conn TIEOFFWEAU3 TIEOFFWEAU3 ==> RAMB36SDP_EXP TIEOFFWEAU3)
		)
		(element WRADDRU9 1
			(pin WRADDRU9 output)
			(conn WRADDRU9 WRADDRU9 ==> RAMB36SDP_EXP WRADDRU9)
		)
		(element DO40 1
			(pin DO40 input)
			(conn DO40 DO40 <== RAMB36SDP_EXP DO40)
		)
		(element DI30 1
			(pin DI30 output)
			(conn DI30 DI30 ==> RAMB36SDP_EXP DI30)
		)
		(element DOP7 1
			(pin DOP7 input)
			(conn DOP7 DOP7 <== RAMB36SDP_EXP DOP7)
		)
		(element ECCPARITY5 1
			(pin ECCPARITY5 input)
			(conn ECCPARITY5 ECCPARITY5 <== RAMB36SDP_EXP ECCPARITY5)
		)
		(element WRADDRU11 1
			(pin WRADDRU11 output)
			(conn WRADDRU11 WRADDRU11 ==> RAMB36SDP_EXP WRADDRU11)
		)
		(element DO56 1
			(pin DO56 input)
			(conn DO56 DO56 <== RAMB36SDP_EXP DO56)
		)
		(element RDADDRL12 1
			(pin RDADDRL12 output)
			(conn RDADDRL12 RDADDRL12 ==> RAMB36SDP_EXP RDADDRL12)
		)
		(element DO12 1
			(pin DO12 input)
			(conn DO12 DO12 <== RAMB36SDP_EXP DO12)
		)
		(element DO63 1
			(pin DO63 input)
			(conn DO63 DO63 <== RAMB36SDP_EXP DO63)
		)
		(element DO62 1
			(pin DO62 input)
			(conn DO62 DO62 <== RAMB36SDP_EXP DO62)
		)
		(element WEU5 1
			(pin WEU5 output)
			(conn WEU5 WEU5 ==> RAMB36SDP_EXP WEU5)
		)
		(element DIP6 1
			(pin DIP6 output)
			(conn DIP6 DIP6 ==> RAMB36SDP_EXP DIP6)
		)
		(element SAVEDATA 0
			(cfg FALSE TRUE)
		)
	)
	(primitive_def RAMB36_EXP 258 286
		(pin WEBU7 WEBU7 input)
		(pin WEBU6 WEBU6 input)
		(pin WEBU5 WEBU5 input)
		(pin WEBU4 WEBU4 input)
		(pin WEBU3 WEBU3 input)
		(pin WEBU2 WEBU2 input)
		(pin WEBU1 WEBU1 input)
		(pin WEBU0 WEBU0 input)
		(pin WEBL7 WEBL7 input)
		(pin WEBL6 WEBL6 input)
		(pin WEBL5 WEBL5 input)
		(pin WEBL4 WEBL4 input)
		(pin WEBL3 WEBL3 input)
		(pin WEBL2 WEBL2 input)
		(pin WEBL1 WEBL1 input)
		(pin WEBL0 WEBL0 input)
		(pin WEAU3 WEAU3 input)
		(pin WEAU2 WEAU2 input)
		(pin WEAU1 WEAU1 input)
		(pin WEAU0 WEAU0 input)
		(pin WEAL3 WEAL3 input)
		(pin WEAL2 WEAL2 input)
		(pin WEAL1 WEAL1 input)
		(pin WEAL0 WEAL0 input)
		(pin SSRBU SSRBU input)
		(pin SSRBL SSRBL input)
		(pin SSRAU SSRAU input)
		(pin SSRAL SSRAL input)
		(pin REGCLKBU REGCLKBU input)
		(pin REGCLKBL REGCLKBL input)
		(pin REGCLKAU REGCLKAU input)
		(pin REGCLKAL REGCLKAL input)
		(pin REGCEBU REGCEBU input)
		(pin REGCEBL REGCEBL input)
		(pin REGCEAU REGCEAU input)
		(pin REGCEAL REGCEAL input)
		(pin ENBU ENBU input)
		(pin ENBL ENBL input)
		(pin ENAU ENAU input)
		(pin ENAL ENAL input)
		(pin DIPB3 DIPB3 input)
		(pin DIPB2 DIPB2 input)
		(pin DIPB1 DIPB1 input)
		(pin DIPB0 DIPB0 input)
		(pin DIPA3 DIPA3 input)
		(pin DIPA2 DIPA2 input)
		(pin DIPA1 DIPA1 input)
		(pin DIPA0 DIPA0 input)
		(pin DIB31 DIB31 input)
		(pin DIB30 DIB30 input)
		(pin DIB29 DIB29 input)
		(pin DIB28 DIB28 input)
		(pin DIB27 DIB27 input)
		(pin DIB26 DIB26 input)
		(pin DIB25 DIB25 input)
		(pin DIB24 DIB24 input)
		(pin DIB23 DIB23 input)
		(pin DIB22 DIB22 input)
		(pin DIB21 DIB21 input)
		(pin DIB20 DIB20 input)
		(pin DIB19 DIB19 input)
		(pin DIB18 DIB18 input)
		(pin DIB17 DIB17 input)
		(pin DIB16 DIB16 input)
		(pin DIB15 DIB15 input)
		(pin DIB14 DIB14 input)
		(pin DIB13 DIB13 input)
		(pin DIB12 DIB12 input)
		(pin DIB11 DIB11 input)
		(pin DIB10 DIB10 input)
		(pin DIB9 DIB9 input)
		(pin DIB8 DIB8 input)
		(pin DIB7 DIB7 input)
		(pin DIB6 DIB6 input)
		(pin DIB5 DIB5 input)
		(pin DIB4 DIB4 input)
		(pin DIB3 DIB3 input)
		(pin DIB2 DIB2 input)
		(pin DIB1 DIB1 input)
		(pin DIB0 DIB0 input)
		(pin DIA31 DIA31 input)
		(pin DIA30 DIA30 input)
		(pin DIA29 DIA29 input)
		(pin DIA28 DIA28 input)
		(pin DIA27 DIA27 input)
		(pin DIA26 DIA26 input)
		(pin DIA25 DIA25 input)
		(pin DIA24 DIA24 input)
		(pin DIA23 DIA23 input)
		(pin DIA22 DIA22 input)
		(pin DIA21 DIA21 input)
		(pin DIA20 DIA20 input)
		(pin DIA19 DIA19 input)
		(pin DIA18 DIA18 input)
		(pin DIA17 DIA17 input)
		(pin DIA16 DIA16 input)
		(pin DIA15 DIA15 input)
		(pin DIA14 DIA14 input)
		(pin DIA13 DIA13 input)
		(pin DIA12 DIA12 input)
		(pin DIA11 DIA11 input)
		(pin DIA10 DIA10 input)
		(pin DIA9 DIA9 input)
		(pin DIA8 DIA8 input)
		(pin DIA7 DIA7 input)
		(pin DIA6 DIA6 input)
		(pin DIA5 DIA5 input)
		(pin DIA4 DIA4 input)
		(pin DIA3 DIA3 input)
		(pin DIA2 DIA2 input)
		(pin DIA1 DIA1 input)
		(pin DIA0 DIA0 input)
		(pin CLKBU CLKBU input)
		(pin CLKBL CLKBL input)
		(pin CLKAU CLKAU input)
		(pin CLKAL CLKAL input)
		(pin CASCADEINREGB CASCADEINREGB input)
		(pin CASCADEINREGA CASCADEINREGA input)
		(pin CASCADEINLATB CASCADEINLATB input)
		(pin CASCADEINLATA CASCADEINLATA input)
		(pin ADDRBU14 ADDRBU14 input)
		(pin ADDRBU13 ADDRBU13 input)
		(pin ADDRBU12 ADDRBU12 input)
		(pin ADDRBU11 ADDRBU11 input)
		(pin ADDRBU10 ADDRBU10 input)
		(pin ADDRBU9 ADDRBU9 input)
		(pin ADDRBU8 ADDRBU8 input)
		(pin ADDRBU7 ADDRBU7 input)
		(pin ADDRBU6 ADDRBU6 input)
		(pin ADDRBU5 ADDRBU5 input)
		(pin ADDRBU4 ADDRBU4 input)
		(pin ADDRBU3 ADDRBU3 input)
		(pin ADDRBU2 ADDRBU2 input)
		(pin ADDRBU1 ADDRBU1 input)
		(pin ADDRBU0 ADDRBU0 input)
		(pin ADDRBL15 ADDRBL15 input)
		(pin ADDRBL14 ADDRBL14 input)
		(pin ADDRBL13 ADDRBL13 input)
		(pin ADDRBL12 ADDRBL12 input)
		(pin ADDRBL11 ADDRBL11 input)
		(pin ADDRBL10 ADDRBL10 input)
		(pin ADDRBL9 ADDRBL9 input)
		(pin ADDRBL8 ADDRBL8 input)
		(pin ADDRBL7 ADDRBL7 input)
		(pin ADDRBL6 ADDRBL6 input)
		(pin ADDRBL5 ADDRBL5 input)
		(pin ADDRBL4 ADDRBL4 input)
		(pin ADDRBL3 ADDRBL3 input)
		(pin ADDRBL2 ADDRBL2 input)
		(pin ADDRBL1 ADDRBL1 input)
		(pin ADDRBL0 ADDRBL0 input)
		(pin ADDRAU14 ADDRAU14 input)
		(pin ADDRAU13 ADDRAU13 input)
		(pin ADDRAU12 ADDRAU12 input)
		(pin ADDRAU11 ADDRAU11 input)
		(pin ADDRAU10 ADDRAU10 input)
		(pin ADDRAU9 ADDRAU9 input)
		(pin ADDRAU8 ADDRAU8 input)
		(pin ADDRAU7 ADDRAU7 input)
		(pin ADDRAU6 ADDRAU6 input)
		(pin ADDRAU5 ADDRAU5 input)
		(pin ADDRAU4 ADDRAU4 input)
		(pin ADDRAU3 ADDRAU3 input)
		(pin ADDRAU2 ADDRAU2 input)
		(pin ADDRAU1 ADDRAU1 input)
		(pin ADDRAU0 ADDRAU0 input)
		(pin ADDRAL15 ADDRAL15 input)
		(pin ADDRAL14 ADDRAL14 input)
		(pin ADDRAL13 ADDRAL13 input)
		(pin ADDRAL12 ADDRAL12 input)
		(pin ADDRAL11 ADDRAL11 input)
		(pin ADDRAL10 ADDRAL10 input)
		(pin ADDRAL9 ADDRAL9 input)
		(pin ADDRAL8 ADDRAL8 input)
		(pin ADDRAL7 ADDRAL7 input)
		(pin ADDRAL6 ADDRAL6 input)
		(pin ADDRAL5 ADDRAL5 input)
		(pin ADDRAL4 ADDRAL4 input)
		(pin ADDRAL3 ADDRAL3 input)
		(pin ADDRAL2 ADDRAL2 input)
		(pin ADDRAL1 ADDRAL1 input)
		(pin ADDRAL0 ADDRAL0 input)
		(pin DOPB3 DOPB3 output)
		(pin DOPB2 DOPB2 output)
		(pin DOPB1 DOPB1 output)
		(pin DOPB0 DOPB0 output)
		(pin DOPA3 DOPA3 output)
		(pin DOPA2 DOPA2 output)
		(pin DOPA1 DOPA1 output)
		(pin DOPA0 DOPA0 output)
		(pin DOB31 DOB31 output)
		(pin DOB30 DOB30 output)
		(pin DOB29 DOB29 output)
		(pin DOB28 DOB28 output)
		(pin DOB27 DOB27 output)
		(pin DOB26 DOB26 output)
		(pin DOB25 DOB25 output)
		(pin DOB24 DOB24 output)
		(pin DOB23 DOB23 output)
		(pin DOB22 DOB22 output)
		(pin DOB21 DOB21 output)
		(pin DOB20 DOB20 output)
		(pin DOB19 DOB19 output)
		(pin DOB18 DOB18 output)
		(pin DOB17 DOB17 output)
		(pin DOB16 DOB16 output)
		(pin DOB15 DOB15 output)
		(pin DOB14 DOB14 output)
		(pin DOB13 DOB13 output)
		(pin DOB12 DOB12 output)
		(pin DOB11 DOB11 output)
		(pin DOB10 DOB10 output)
		(pin DOB9 DOB9 output)
		(pin DOB8 DOB8 output)
		(pin DOB7 DOB7 output)
		(pin DOB6 DOB6 output)
		(pin DOB5 DOB5 output)
		(pin DOB4 DOB4 output)
		(pin DOB3 DOB3 output)
		(pin DOB2 DOB2 output)
		(pin DOB1 DOB1 output)
		(pin DOB0 DOB0 output)
		(pin DOA31 DOA31 output)
		(pin DOA30 DOA30 output)
		(pin DOA29 DOA29 output)
		(pin DOA28 DOA28 output)
		(pin DOA27 DOA27 output)
		(pin DOA26 DOA26 output)
		(pin DOA25 DOA25 output)
		(pin DOA24 DOA24 output)
		(pin DOA23 DOA23 output)
		(pin DOA22 DOA22 output)
		(pin DOA21 DOA21 output)
		(pin DOA20 DOA20 output)
		(pin DOA19 DOA19 output)
		(pin DOA18 DOA18 output)
		(pin DOA17 DOA17 output)
		(pin DOA16 DOA16 output)
		(pin DOA15 DOA15 output)
		(pin DOA14 DOA14 output)
		(pin DOA13 DOA13 output)
		(pin DOA12 DOA12 output)
		(pin DOA11 DOA11 output)
		(pin DOA10 DOA10 output)
		(pin DOA9 DOA9 output)
		(pin DOA8 DOA8 output)
		(pin DOA7 DOA7 output)
		(pin DOA6 DOA6 output)
		(pin DOA5 DOA5 output)
		(pin DOA4 DOA4 output)
		(pin DOA3 DOA3 output)
		(pin DOA2 DOA2 output)
		(pin DOA1 DOA1 output)
		(pin DOA0 DOA0 output)
		(pin CASCADEOUTREGB CASCADEOUTREGB output)
		(pin CASCADEOUTREGA CASCADEOUTREGA output)
		(pin CASCADEOUTLATB CASCADEOUTLATB output)
		(pin CASCADEOUTLATA CASCADEOUTLATA output)
		(element DIPB0 1
			(pin DIPB0 output)
			(conn DIPB0 DIPB0 ==> RAMB36_EXP DIPB0)
		)
		(element ADDRAL13 1
			(pin ADDRAL13 output)
			(conn ADDRAL13 ADDRAL13 ==> RAMB36_EXP ADDRAL13)
		)
		(element ADDRBU10 1
			(pin ADDRBU10 output)
			(conn ADDRBU10 ADDRBU10 ==> RAMB36_EXP ADDRBU10)
		)
		(element DIPA3 1
			(pin DIPA3 output)
			(conn DIPA3 DIPA3 ==> RAMB36_EXP DIPA3)
		)
		(element DOPB2 1
			(pin DOPB2 input)
			(conn DOPB2 DOPB2 <== RAMB36_EXP DOPB2)
		)
		(element ADDRAL1 1
			(pin ADDRAL1 output)
			(conn ADDRAL1 ADDRAL1 ==> RAMB36_EXP ADDRAL1)
		)
		(element ADDRAU5 1
			(pin ADDRAU5 output)
			(conn ADDRAU5 ADDRAU5 ==> RAMB36_EXP ADDRAU5)
		)
		(element REGCLKBU 1
			(pin REGCLKBU output)
			(conn REGCLKBU REGCLKBU ==> REGCLKBUINV REGCLKBU_B)
			(conn REGCLKBU REGCLKBU ==> REGCLKBUINV REGCLKBU)
		)
		(element DOB11 1
			(pin DOB11 input)
			(conn DOB11 DOB11 <== RAMB36_EXP DOB11)
		)
		(element REGCEAL 1
			(pin REGCEAL output)
			(conn REGCEAL REGCEAL ==> RAMB36_EXP REGCEAL)
		)
		(element DOB3 1
			(pin DOB3 input)
			(conn DOB3 DOB3 <== RAMB36_EXP DOB3)
		)
		(element CLKBL 1
			(pin CLKBL output)
			(conn CLKBL CLKBL ==> CLKBLINV CLKBL_B)
			(conn CLKBL CLKBL ==> CLKBLINV CLKBL)
		)
		(element DOPA1 1
			(pin DOPA1 input)
			(conn DOPA1 DOPA1 <== RAMB36_EXP DOPA1)
		)
		(element DOB13 1
			(pin DOB13 input)
			(conn DOB13 DOB13 <== RAMB36_EXP DOB13)
		)
		(element DOA31 1
			(pin DOA31 input)
			(conn DOA31 DOA31 <== RAMB36_EXP DOA31)
		)
		(element ADDRAL3 1
			(pin ADDRAL3 output)
			(conn ADDRAL3 ADDRAL3 ==> RAMB36_EXP ADDRAL3)
		)
		(element DOB21 1
			(pin DOB21 input)
			(conn DOB21 DOB21 <== RAMB36_EXP DOB21)
		)
		(element ADDRAU12 1
			(pin ADDRAU12 output)
			(conn ADDRAU12 ADDRAU12 ==> RAMB36_EXP ADDRAU12)
		)
		(element DIA8 1
			(pin DIA8 output)
			(conn DIA8 DIA8 ==> RAMB36_EXP DIA8)
		)
		(element ADDRBL14 1
			(pin ADDRBL14 output)
			(conn ADDRBL14 ADDRBL14 ==> RAMB36_EXP ADDRBL14)
		)
		(element DIA20 1
			(pin DIA20 output)
			(conn DIA20 DIA20 ==> RAMB36_EXP DIA20)
		)
		(element DOA16 1
			(pin DOA16 input)
			(conn DOA16 DOA16 <== RAMB36_EXP DOA16)
		)
		(element ADDRAL4 1
			(pin ADDRAL4 output)
			(conn ADDRAL4 ADDRAL4 ==> RAMB36_EXP ADDRAL4)
		)
		(element DIB13 1
			(pin DIB13 output)
			(conn DIB13 DIB13 ==> RAMB36_EXP DIB13)
		)
		(element DIA14 1
			(pin DIA14 output)
			(conn DIA14 DIA14 ==> RAMB36_EXP DIA14)
		)
		(element ENAL 1
			(pin ENAL output)
			(conn ENAL ENAL ==> ENALINV ENAL_B)
			(conn ENAL ENAL ==> ENALINV ENAL)
		)
		(element WRITE_MODE_A 0
			(cfg WRITE_FIRST READ_FIRST NO_CHANGE)
		)
		(element CASCADEOUTREGB 1
			(pin CASCADEOUTREGB input)
			(conn CASCADEOUTREGB CASCADEOUTREGB <== RAMB36_EXP CASCADEOUTREGB)
		)
		(element DIB10 1
			(pin DIB10 output)
			(conn DIB10 DIB10 ==> RAMB36_EXP DIB10)
		)
		(element DOA9 1
			(pin DOA9 input)
			(conn DOA9 DOA9 <== RAMB36_EXP DOA9)
		)
		(element DOB0 1
			(pin DOB0 input)
			(conn DOB0 DOB0 <== RAMB36_EXP DOB0)
		)
		(element DOPB3 1
			(pin DOPB3 input)
			(conn DOPB3 DOPB3 <== RAMB36_EXP DOPB3)
		)
		(element ADDRAL2 1
			(pin ADDRAL2 output)
			(conn ADDRAL2 ADDRAL2 ==> RAMB36_EXP ADDRAL2)
		)
		(element ADDRBU11 1
			(pin ADDRBU11 output)
			(conn ADDRBU11 ADDRBU11 ==> RAMB36_EXP ADDRBU11)
		)
		(element DIA9 1
			(pin DIA9 output)
			(conn DIA9 DIA9 ==> RAMB36_EXP DIA9)
		)
		(element REGCLKAL 1
			(pin REGCLKAL output)
			(conn REGCLKAL REGCLKAL ==> REGCLKALINV REGCLKAL_B)
			(conn REGCLKAL REGCLKAL ==> REGCLKALINV REGCLKAL)
		)
		(element DOA7 1
			(pin DOA7 input)
			(conn DOA7 DOA7 <== RAMB36_EXP DOA7)
		)
		(element DOB9 1
			(pin DOB9 input)
			(conn DOB9 DOB9 <== RAMB36_EXP DOB9)
		)
		(element CLKALINV 3
			(pin CLKAL_B input)
			(pin CLKAL input)
			(pin OUT output)
			(cfg CLKAL_B CLKAL)
			(conn CLKALINV OUT ==> RAMB36_EXP CLKAL)
			(conn CLKALINV CLKAL_B <== CLKAL CLKAL)
			(conn CLKALINV CLKAL <== CLKAL CLKAL)
		)
		(element DIB19 1
			(pin DIB19 output)
			(conn DIB19 DIB19 ==> RAMB36_EXP DIB19)
		)
		(element DIB23 1
			(pin DIB23 output)
			(conn DIB23 DIB23 ==> RAMB36_EXP DIB23)
		)
		(element WEBL7 1
			(pin WEBL7 output)
			(conn WEBL7 WEBL7 ==> RAMB36_EXP WEBL7)
		)
		(element DOB26 1
			(pin DOB26 input)
			(conn DOB26 DOB26 <== RAMB36_EXP DOB26)
		)
		(element ADDRBU1 1
			(pin ADDRBU1 output)
			(conn ADDRBU1 ADDRBU1 ==> RAMB36_EXP ADDRBU1)
		)
		(element DOB12 1
			(pin DOB12 input)
			(conn DOB12 DOB12 <== RAMB36_EXP DOB12)
		)
		(element ADDRBU9 1
			(pin ADDRBU9 output)
			(conn ADDRBU9 ADDRBU9 ==> RAMB36_EXP ADDRBU9)
		)
		(element WEAL3 1
			(pin WEAL3 output)
			(conn WEAL3 WEAL3 ==> RAMB36_EXP WEAL3)
		)
		(element ADDRBL5 1
			(pin ADDRBL5 output)
			(conn ADDRBL5 ADDRBL5 ==> RAMB36_EXP ADDRBL5)
		)
		(element DIA7 1
			(pin DIA7 output)
			(conn DIA7 DIA7 ==> RAMB36_EXP DIA7)
		)
		(element WRITE_MODE_B 0
			(cfg WRITE_FIRST READ_FIRST NO_CHANGE)
		)
		(element DOB2 1
			(pin DOB2 input)
			(conn DOB2 DOB2 <== RAMB36_EXP DOB2)
		)
		(element DOB31 1
			(pin DOB31 input)
			(conn DOB31 DOB31 <== RAMB36_EXP DOB31)
		)
		(element DIA27 1
			(pin DIA27 output)
			(conn DIA27 DIA27 ==> RAMB36_EXP DIA27)
		)
		(element DOB14 1
			(pin DOB14 input)
			(conn DOB14 DOB14 <== RAMB36_EXP DOB14)
		)
		(element ENALINV 3
			(pin ENAL_B input)
			(pin ENAL input)
			(pin OUT output)
			(cfg ENAL_B ENAL)
			(conn ENALINV OUT ==> RAMB36_EXP ENAL)
			(conn ENALINV ENAL_B <== ENAL ENAL)
			(conn ENALINV ENAL <== ENAL ENAL)
		)
		(element SSRBU 1
			(pin SSRBU output)
			(conn SSRBU SSRBU ==> SSRBUINV SSRBU_B)
			(conn SSRBU SSRBU ==> SSRBUINV SSRBU)
		)
		(element DOA4 1
			(pin DOA4 input)
			(conn DOA4 DOA4 <== RAMB36_EXP DOA4)
		)
		(element DIA1 1
			(pin DIA1 output)
			(conn DIA1 DIA1 ==> RAMB36_EXP DIA1)
		)
		(element WEBU1 1
			(pin WEBU1 output)
			(conn WEBU1 WEBU1 ==> RAMB36_EXP WEBU1)
		)
		(element DIA15 1
			(pin DIA15 output)
			(conn DIA15 DIA15 ==> RAMB36_EXP DIA15)
		)
		(element ADDRAU6 1
			(pin ADDRAU6 output)
			(conn ADDRAU6 ADDRAU6 ==> RAMB36_EXP ADDRAU6)
		)
		(element DIA0 1
			(pin DIA0 output)
			(conn DIA0 DIA0 ==> RAMB36_EXP DIA0)
		)
		(element WEBU7 1
			(pin WEBU7 output)
			(conn WEBU7 WEBU7 ==> RAMB36_EXP WEBU7)
		)
		(element DOB6 1
			(pin DOB6 input)
			(conn DOB6 DOB6 <== RAMB36_EXP DOB6)
		)
		(element ADDRAU10 1
			(pin ADDRAU10 output)
			(conn ADDRAU10 ADDRAU10 ==> RAMB36_EXP ADDRAU10)
		)
		(element DOB1 1
			(pin DOB1 input)
			(conn DOB1 DOB1 <== RAMB36_EXP DOB1)
		)
		(element DIB29 1
			(pin DIB29 output)
			(conn DIB29 DIB29 ==> RAMB36_EXP DIB29)
		)
		(element WEBL6 1
			(pin WEBL6 output)
			(conn WEBL6 WEBL6 ==> RAMB36_EXP WEBL6)
		)
		(element ADDRAU7 1
			(pin ADDRAU7 output)
			(conn ADDRAU7 ADDRAU7 ==> RAMB36_EXP ADDRAU7)
		)
		(element ADDRAL9 1
			(pin ADDRAL9 output)
			(conn ADDRAL9 ADDRAL9 ==> RAMB36_EXP ADDRAL9)
		)
		(element DIB8 1
			(pin DIB8 output)
			(conn DIB8 DIB8 ==> RAMB36_EXP DIB8)
		)
		(element DIA6 1
			(pin DIA6 output)
			(conn DIA6 DIA6 ==> RAMB36_EXP DIA6)
		)
		(element DIB28 1
			(pin DIB28 output)
			(conn DIB28 DIB28 ==> RAMB36_EXP DIB28)
		)
		(element DOA15 1
			(pin DOA15 input)
			(conn DOA15 DOA15 <== RAMB36_EXP DOA15)
		)
		(element DIB4 1
			(pin DIB4 output)
			(conn DIB4 DIB4 ==> RAMB36_EXP DIB4)
		)
		(element READ_WIDTH_A 0
			(cfg 36 18 9 4 2 1 0)
		)
		(element WEAU1 1
			(pin WEAU1 output)
			(conn WEAU1 WEAU1 ==> RAMB36_EXP WEAU1)
		)
		(element ADDRBU0 1
			(pin ADDRBU0 output)
			(conn ADDRBU0 ADDRBU0 ==> RAMB36_EXP ADDRBU0)
		)
		(element ADDRBL8 1
			(pin ADDRBL8 output)
			(conn ADDRBL8 ADDRBL8 ==> RAMB36_EXP ADDRBL8)
		)
		(element WEBL0 1
			(pin WEBL0 output)
			(conn WEBL0 WEBL0 ==> RAMB36_EXP WEBL0)
		)
		(element DOB23 1
			(pin DOB23 input)
			(conn DOB23 DOB23 <== RAMB36_EXP DOB23)
		)
		(element ADDRBU4 1
			(pin ADDRBU4 output)
			(conn ADDRBU4 ADDRBU4 ==> RAMB36_EXP ADDRBU4)
		)
		(element DOPA0 1
			(pin DOPA0 input)
			(conn DOPA0 DOPA0 <== RAMB36_EXP DOPA0)
		)
		(element DOB24 1
			(pin DOB24 input)
			(conn DOB24 DOB24 <== RAMB36_EXP DOB24)
		)
		(element DOA2 1
			(pin DOA2 input)
			(conn DOA2 DOA2 <== RAMB36_EXP DOA2)
		)
		(element REGCLKAUINV 3
			(pin REGCLKAU_B input)
			(pin REGCLKAU input)
			(pin OUT output)
			(cfg REGCLKAU_B REGCLKAU)
			(conn REGCLKAUINV OUT ==> RAMB36_EXP REGCLKAU)
			(conn REGCLKAUINV REGCLKAU_B <== REGCLKAU REGCLKAU)
			(conn REGCLKAUINV REGCLKAU <== REGCLKAU REGCLKAU)
		)
		(element DIA12 1
			(pin DIA12 output)
			(conn DIA12 DIA12 ==> RAMB36_EXP DIA12)
		)
		(element ADDRAL12 1
			(pin ADDRAL12 output)
			(conn ADDRAL12 ADDRAL12 ==> RAMB36_EXP ADDRAL12)
		)
		(element ADDRBU12 1
			(pin ADDRBU12 output)
			(conn ADDRBU12 ADDRBU12 ==> RAMB36_EXP ADDRBU12)
		)
		(element DOA29 1
			(pin DOA29 input)
			(conn DOA29 DOA29 <== RAMB36_EXP DOA29)
		)
		(element ADDRAL14 1
			(pin ADDRAL14 output)
			(conn ADDRAL14 ADDRAL14 ==> RAMB36_EXP ADDRAL14)
		)
		(element DIA5 1
			(pin DIA5 output)
			(conn DIA5 DIA5 ==> RAMB36_EXP DIA5)
		)
		(element ENAUINV 3
			(pin ENAU_B input)
			(pin ENAU input)
			(pin OUT output)
			(cfg ENAU_B ENAU)
			(conn ENAUINV OUT ==> RAMB36_EXP ENAU)
			(conn ENAUINV ENAU_B <== ENAU ENAU)
			(conn ENAUINV ENAU <== ENAU ENAU)
		)
		(element ADDRAU8 1
			(pin ADDRAU8 output)
			(conn ADDRAU8 ADDRAU8 ==> RAMB36_EXP ADDRAU8)
		)
		(element WEBU0 1
			(pin WEBU0 output)
			(conn WEBU0 WEBU0 ==> RAMB36_EXP WEBU0)
		)
		(element ADDRBU13 1
			(pin ADDRBU13 output)
			(conn ADDRBU13 ADDRBU13 ==> RAMB36_EXP ADDRBU13)
		)
		(element SSRAU 1
			(pin SSRAU output)
			(conn SSRAU SSRAU ==> SSRAUINV SSRAU_B)
			(conn SSRAU SSRAU ==> SSRAUINV SSRAU)
		)
		(element WEAU2 1
			(pin WEAU2 output)
			(conn WEAU2 WEAU2 ==> RAMB36_EXP WEAU2)
		)
		(element DOA5 1
			(pin DOA5 input)
			(conn DOA5 DOA5 <== RAMB36_EXP DOA5)
		)
		(element ADDRAL0 1
			(pin ADDRAL0 output)
			(conn ADDRAL0 ADDRAL0 ==> RAMB36_EXP ADDRAL0)
		)
		(element DIPB2 1
			(pin DIPB2 output)
			(conn DIPB2 DIPB2 ==> RAMB36_EXP DIPB2)
		)
		(element WEAU0 1
			(pin WEAU0 output)
			(conn WEAU0 WEAU0 ==> RAMB36_EXP WEAU0)
		)
		(element ADDRAU9 1
			(pin ADDRAU9 output)
			(conn ADDRAU9 ADDRAU9 ==> RAMB36_EXP ADDRAU9)
		)
		(element ADDRBU8 1
			(pin ADDRBU8 output)
			(conn ADDRBU8 ADDRBU8 ==> RAMB36_EXP ADDRBU8)
		)
		(element READ_WIDTH_B 0
			(cfg 36 18 9 4 2 1 0)
		)
		(element ENBUINV 3
			(pin ENBU_B input)
			(pin ENBU input)
			(pin OUT output)
			(cfg ENBU_B ENBU)
			(conn ENBUINV OUT ==> RAMB36_EXP ENBU)
			(conn ENBUINV ENBU_B <== ENBU ENBU)
			(conn ENBUINV ENBU <== ENBU ENBU)
		)
		(element WEBU6 1
			(pin WEBU6 output)
			(conn WEBU6 WEBU6 ==> RAMB36_EXP WEBU6)
		)
		(element DOA3 1
			(pin DOA3 input)
			(conn DOA3 DOA3 <== RAMB36_EXP DOA3)
		)
		(element DOB22 1
			(pin DOB22 input)
			(conn DOB22 DOB22 <== RAMB36_EXP DOB22)
		)
		(element ADDRBL3 1
			(pin ADDRBL3 output)
			(conn ADDRBL3 ADDRBL3 ==> RAMB36_EXP ADDRBL3)
		)
		(element DIA13 1
			(pin DIA13 output)
			(conn DIA13 DIA13 ==> RAMB36_EXP DIA13)
		)
		(element CLKBLINV 3
			(pin CLKBL_B input)
			(pin CLKBL input)
			(pin OUT output)
			(cfg CLKBL_B CLKBL)
			(conn CLKBLINV OUT ==> RAMB36_EXP CLKBL)
			(conn CLKBLINV CLKBL_B <== CLKBL CLKBL)
			(conn CLKBLINV CLKBL <== CLKBL CLKBL)
		)
		(element DOA14 1
			(pin DOA14 input)
			(conn DOA14 DOA14 <== RAMB36_EXP DOA14)
		)
		(element DIB5 1
			(pin DIB5 output)
			(conn DIB5 DIB5 ==> RAMB36_EXP DIB5)
		)
		(element DIA25 1
			(pin DIA25 output)
			(conn DIA25 DIA25 ==> RAMB36_EXP DIA25)
		)
		(element DOA23 1
			(pin DOA23 input)
			(conn DOA23 DOA23 <== RAMB36_EXP DOA23)
		)
		(element DOB25 1
			(pin DOB25 input)
			(conn DOB25 DOB25 <== RAMB36_EXP DOB25)
		)
		(element WRITE_WIDTH_A 0
			(cfg 36 18 9 4 2 1 0)
		)
		(element SSRAL 1
			(pin SSRAL output)
			(conn SSRAL SSRAL ==> SSRALINV SSRAL_B)
			(conn SSRAL SSRAL ==> SSRALINV SSRAL)
		)
		(element CLKBU 1
			(pin CLKBU output)
			(conn CLKBU CLKBU ==> CLKBUINV CLKBU_B)
			(conn CLKBU CLKBU ==> CLKBUINV CLKBU)
		)
		(element DIB20 1
			(pin DIB20 output)
			(conn DIB20 DIB20 ==> RAMB36_EXP DIB20)
		)
		(element ADDRBU5 1
			(pin ADDRBU5 output)
			(conn ADDRBU5 ADDRBU5 ==> RAMB36_EXP ADDRBU5)
		)
		(element DOA28 1
			(pin DOA28 input)
			(conn DOA28 DOA28 <== RAMB36_EXP DOA28)
		)
		(element ADDRBU3 1
			(pin ADDRBU3 output)
			(conn ADDRBU3 ADDRBU3 ==> RAMB36_EXP ADDRBU3)
		)
		(element WEBL1 1
			(pin WEBL1 output)
			(conn WEBL1 WEBL1 ==> RAMB36_EXP WEBL1)
		)
		(element CASCADEINREGB 1
			(pin CASCADEINREGB output)
			(conn CASCADEINREGB CASCADEINREGB ==> RAMB36_EXP CASCADEINREGB)
		)
		(element DIPB3 1
			(pin DIPB3 output)
			(conn DIPB3 DIPB3 ==> RAMB36_EXP DIPB3)
		)
		(element REGCLKAU 1
			(pin REGCLKAU output)
			(conn REGCLKAU REGCLKAU ==> REGCLKAUINV REGCLKAU_B)
			(conn REGCLKAU REGCLKAU ==> REGCLKAUINV REGCLKAU)
		)
		(element RAM_EXTENSION_B 0
			(cfg UPPER NONE LOWER)
		)
		(element ENBL 1
			(pin ENBL output)
			(conn ENBL ENBL ==> ENBLINV ENBL_B)
			(conn ENBL ENBL ==> ENBLINV ENBL)
		)
		(element ADDRBL9 1
			(pin ADDRBL9 output)
			(conn ADDRBL9 ADDRBL9 ==> RAMB36_EXP ADDRBL9)
		)
		(element WEAU3 1
			(pin WEAU3 output)
			(conn WEAU3 WEAU3 ==> RAMB36_EXP WEAU3)
		)
		(element REGCLKBUINV 3
			(pin REGCLKBU_B input)
			(pin REGCLKBU input)
			(pin OUT output)
			(cfg REGCLKBU_B REGCLKBU)
			(conn REGCLKBUINV OUT ==> RAMB36_EXP REGCLKBU)
			(conn REGCLKBUINV REGCLKBU_B <== REGCLKBU REGCLKBU)
			(conn REGCLKBUINV REGCLKBU <== REGCLKBU REGCLKBU)
		)
		(element DIB12 1
			(pin DIB12 output)
			(conn DIB12 DIB12 ==> RAMB36_EXP DIB12)
		)
		(element DOA22 1
			(pin DOA22 input)
			(conn DOA22 DOA22 <== RAMB36_EXP DOA22)
		)
		(element DIA4 1
			(pin DIA4 output)
			(conn DIA4 DIA4 ==> RAMB36_EXP DIA4)
		)
		(element ADDRBL0 1
			(pin ADDRBL0 output)
			(conn ADDRBL0 ADDRBL0 ==> RAMB36_EXP ADDRBL0)
		)
		(element WEBU5 1
			(pin WEBU5 output)
			(conn WEBU5 WEBU5 ==> RAMB36_EXP WEBU5)
		)
		(element SSRALINV 3
			(pin SSRAL_B input)
			(pin SSRAL input)
			(pin OUT output)
			(cfg SSRAL_B SSRAL)
			(conn SSRALINV OUT ==> RAMB36_EXP SSRAL)
			(conn SSRALINV SSRAL_B <== SSRAL SSRAL)
			(conn SSRALINV SSRAL <== SSRAL SSRAL)
		)
		(element DOA1 1
			(pin DOA1 input)
			(conn DOA1 DOA1 <== RAMB36_EXP DOA1)
		)
		(element DOB16 1
			(pin DOB16 input)
			(conn DOB16 DOB16 <== RAMB36_EXP DOB16)
		)
		(element DOA27 1
			(pin DOA27 input)
			(conn DOA27 DOA27 <== RAMB36_EXP DOA27)
		)
		(element DIB21 1
			(pin DIB21 output)
			(conn DIB21 DIB21 ==> RAMB36_EXP DIB21)
		)
		(element CLKAL 1
			(pin CLKAL output)
			(conn CLKAL CLKAL ==> CLKALINV CLKAL_B)
			(conn CLKAL CLKAL ==> CLKALINV CLKAL)
		)
		(element DOA11 1
			(pin DOA11 input)
			(conn DOA11 DOA11 <== RAMB36_EXP DOA11)
		)
		(element ADDRAU1 1
			(pin ADDRAU1 output)
			(conn ADDRAU1 ADDRAU1 ==> RAMB36_EXP ADDRAU1)
		)
		(element REGCEBU 1
			(pin REGCEBU output)
			(conn REGCEBU REGCEBU ==> RAMB36_EXP REGCEBU)
		)
		(element REGCLKBL 1
			(pin REGCLKBL output)
			(conn REGCLKBL REGCLKBL ==> REGCLKBLINV REGCLKBL_B)
			(conn REGCLKBL REGCLKBL ==> REGCLKBLINV REGCLKBL)
		)
		(element ADDRBL13 1
			(pin ADDRBL13 output)
			(conn ADDRBL13 ADDRBL13 ==> RAMB36_EXP ADDRBL13)
		)
		(element DIB27 1
			(pin DIB27 output)
			(conn DIB27 DIB27 ==> RAMB36_EXP DIB27)
		)
		(element CASCADEOUTREGA 1
			(pin CASCADEOUTREGA input)
			(conn CASCADEOUTREGA CASCADEOUTREGA <== RAMB36_EXP CASCADEOUTREGA)
		)
		(element ADDRAU11 1
			(pin ADDRAU11 output)
			(conn ADDRAU11 ADDRAU11 ==> RAMB36_EXP ADDRAU11)
		)
		(element DOA13 1
			(pin DOA13 input)
			(conn DOA13 DOA13 <== RAMB36_EXP DOA13)
		)
		(element SSRBLINV 3
			(pin SSRBL_B input)
			(pin SSRBL input)
			(pin OUT output)
			(cfg SSRBL_B SSRBL)
			(conn SSRBLINV OUT ==> RAMB36_EXP SSRBL)
			(conn SSRBLINV SSRBL_B <== SSRBL SSRBL)
			(conn SSRBLINV SSRBL <== SSRBL SSRBL)
		)
		(element ADDRBL11 1
			(pin ADDRBL11 output)
			(conn ADDRBL11 ADDRBL11 ==> RAMB36_EXP ADDRBL11)
		)
		(element DIA24 1
			(pin DIA24 output)
			(conn DIA24 DIA24 ==> RAMB36_EXP DIA24)
		)
		(element ADDRBU14 1
			(pin ADDRBU14 output)
			(conn ADDRBU14 ADDRBU14 ==> RAMB36_EXP ADDRBU14)
		)
		(element DIA10 1
			(pin DIA10 output)
			(conn DIA10 DIA10 ==> RAMB36_EXP DIA10)
		)
		(element WEBL2 1
			(pin WEBL2 output)
			(conn WEBL2 WEBL2 ==> RAMB36_EXP WEBL2)
		)
		(element SSRBL 1
			(pin SSRBL output)
			(conn SSRBL SSRBL ==> SSRBLINV SSRBL_B)
			(conn SSRBL SSRBL ==> SSRBLINV SSRBL)
		)
		(element WRITE_WIDTH_B 0
			(cfg 36 18 9 4 2 1 0)
		)
		(element CASCADEOUTLATB 1
			(pin CASCADEOUTLATB input)
			(conn CASCADEOUTLATB CASCADEOUTLATB <== RAMB36_EXP CASCADEOUTLATB)
		)
		(element DIB2 1
			(pin DIB2 output)
			(conn DIB2 DIB2 ==> RAMB36_EXP DIB2)
		)
		(element DOB18 1
			(pin DOB18 input)
			(conn DOB18 DOB18 <== RAMB36_EXP DOB18)
		)
		(element ADDRBU2 1
			(pin ADDRBU2 output)
			(conn ADDRBU2 ADDRBU2 ==> RAMB36_EXP ADDRBU2)
		)
		(element DOB27 1
			(pin DOB27 input)
			(conn DOB27 DOB27 <== RAMB36_EXP DOB27)
		)
		(element ADDRAL10 1
			(pin ADDRAL10 output)
			(conn ADDRAL10 ADDRAL10 ==> RAMB36_EXP ADDRAL10)
		)
		(element ENAU 1
			(pin ENAU output)
			(conn ENAU ENAU ==> ENAUINV ENAU_B)
			(conn ENAU ENAU ==> ENAUINV ENAU)
		)
		(element DIB15 1
			(pin DIB15 output)
			(conn DIB15 DIB15 ==> RAMB36_EXP DIB15)
		)
		(element CLKAUINV 3
			(pin CLKAU_B input)
			(pin CLKAU input)
			(pin OUT output)
			(cfg CLKAU_B CLKAU)
			(conn CLKAUINV OUT ==> RAMB36_EXP CLKAU)
			(conn CLKAUINV CLKAU_B <== CLKAU CLKAU)
			(conn CLKAUINV CLKAU <== CLKAU CLKAU)
		)
		(element ADDRAL8 1
			(pin ADDRAL8 output)
			(conn ADDRAL8 ADDRAL8 ==> RAMB36_EXP ADDRAL8)
		)
		(element CASCADEINREGA 1
			(pin CASCADEINREGA output)
			(conn CASCADEINREGA CASCADEINREGA ==> RAMB36_EXP CASCADEINREGA)
		)
		(element WEBU4 1
			(pin WEBU4 output)
			(conn WEBU4 WEBU4 ==> RAMB36_EXP WEBU4)
		)
		(element DOA10 1
			(pin DOA10 input)
			(conn DOA10 DOA10 <== RAMB36_EXP DOA10)
		)
		(element DIB11 1
			(pin DIB11 output)
			(conn DIB11 DIB11 ==> RAMB36_EXP DIB11)
		)
		(element DIA28 1
			(pin DIA28 output)
			(conn DIA28 DIA28 ==> RAMB36_EXP DIA28)
		)
		(element REGCLKALINV 3
			(pin REGCLKAL_B input)
			(pin REGCLKAL input)
			(pin OUT output)
			(cfg REGCLKAL_B REGCLKAL)
			(conn REGCLKALINV OUT ==> RAMB36_EXP REGCLKAL)
			(conn REGCLKALINV REGCLKAL_B <== REGCLKAL REGCLKAL)
			(conn REGCLKALINV REGCLKAL <== REGCLKAL REGCLKAL)
		)
		(element DIPA0 1
			(pin DIPA0 output)
			(conn DIPA0 DIPA0 ==> RAMB36_EXP DIPA0)
		)
		(element DOB15 1
			(pin DOB15 input)
			(conn DOB15 DOB15 <== RAMB36_EXP DOB15)
		)
		(element DOA19 1
			(pin DOA19 input)
			(conn DOA19 DOA19 <== RAMB36_EXP DOA19)
		)
		(element DOB7 1
			(pin DOB7 input)
			(conn DOB7 DOB7 <== RAMB36_EXP DOB7)
		)
		(element RAM_EXTENSION_A 0
			(cfg UPPER NONE LOWER)
		)
		(element ADDRBL12 1
			(pin ADDRBL12 output)
			(conn ADDRBL12 ADDRBL12 ==> RAMB36_EXP ADDRBL12)
		)
		(element ADDRBL1 1
			(pin ADDRBL1 output)
			(conn ADDRBL1 ADDRBL1 ==> RAMB36_EXP ADDRBL1)
		)
		(element ADDRAU0 1
			(pin ADDRAU0 output)
			(conn ADDRAU0 ADDRAU0 ==> RAMB36_EXP ADDRAU0)
		)
		(element DIA26 1
			(pin DIA26 output)
			(conn DIA26 DIA26 ==> RAMB36_EXP DIA26)
		)
		(element DIB26 1
			(pin DIB26 output)
			(conn DIB26 DIB26 ==> RAMB36_EXP DIB26)
		)
		(element DIB22 1
			(pin DIB22 output)
			(conn DIB22 DIB22 ==> RAMB36_EXP DIB22)
		)
		(element DIA11 1
			(pin DIA11 output)
			(conn DIA11 DIA11 ==> RAMB36_EXP DIA11)
		)
		(element DOA_REG 0
			(cfg 1 0)
		)
		(element DIB30 1
			(pin DIB30 output)
			(conn DIB30 DIB30 ==> RAMB36_EXP DIB30)
		)
		(element DOPB1 1
			(pin DOPB1 input)
			(conn DOPB1 DOPB1 <== RAMB36_EXP DOPB1)
		)
		(element DOB_REG 0
			(cfg 1 0)
		)
		(element DOA12 1
			(pin DOA12 input)
			(conn DOA12 DOA12 <== RAMB36_EXP DOA12)
		)
		(element DOB28 1
			(pin DOB28 input)
			(conn DOB28 DOB28 <== RAMB36_EXP DOB28)
		)
		(element DIB31 1
			(pin DIB31 output)
			(conn DIB31 DIB31 ==> RAMB36_EXP DIB31)
		)
		(element ADDRAL7 1
			(pin ADDRAL7 output)
			(conn ADDRAL7 ADDRAL7 ==> RAMB36_EXP ADDRAL7)
		)
		(element REGCEAU 1
			(pin REGCEAU output)
			(conn REGCEAU REGCEAU ==> RAMB36_EXP REGCEAU)
		)
		(element ADDRAL15 1
			(pin ADDRAL15 output)
			(conn ADDRAL15 ADDRAL15 ==> RAMB36_EXP ADDRAL15)
		)
		(element DOB19 1
			(pin DOB19 input)
			(conn DOB19 DOB19 <== RAMB36_EXP DOB19)
		)
		(element DOA26 1
			(pin DOA26 input)
			(conn DOA26 DOA26 <== RAMB36_EXP DOA26)
		)
		(element ADDRAL11 1
			(pin ADDRAL11 output)
			(conn ADDRAL11 ADDRAL11 ==> RAMB36_EXP ADDRAL11)
		)
		(element ADDRAU2 1
			(pin ADDRAU2 output)
			(conn ADDRAU2 ADDRAU2 ==> RAMB36_EXP ADDRAU2)
		)
		(element DIB16 1
			(pin DIB16 output)
			(conn DIB16 DIB16 ==> RAMB36_EXP DIB16)
		)
		(element CASCADEINLATB 1
			(pin CASCADEINLATB output)
			(conn CASCADEINLATB CASCADEINLATB ==> RAMB36_EXP CASCADEINLATB)
		)
		(element DIA23 1
			(pin DIA23 output)
			(conn DIA23 DIA23 ==> RAMB36_EXP DIA23)
		)
		(element DIB3 1
			(pin DIB3 output)
			(conn DIB3 DIB3 ==> RAMB36_EXP DIB3)
		)
		(element DIPA1 1
			(pin DIPA1 output)
			(conn DIPA1 DIPA1 ==> RAMB36_EXP DIPA1)
		)
		(element SSRBUINV 3
			(pin SSRBU_B input)
			(pin SSRBU input)
			(pin OUT output)
			(cfg SSRBU_B SSRBU)
			(conn SSRBUINV OUT ==> RAMB36_EXP SSRBU)
			(conn SSRBUINV SSRBU_B <== SSRBU SSRBU)
			(conn SSRBUINV SSRBU <== SSRBU SSRBU)
		)
		(element WEBU3 1
			(pin WEBU3 output)
			(conn WEBU3 WEBU3 ==> RAMB36_EXP WEBU3)
		)
		(element DOA18 1
			(pin DOA18 input)
			(conn DOA18 DOA18 <== RAMB36_EXP DOA18)
		)
		(element DIB25 1
			(pin DIB25 output)
			(conn DIB25 DIB25 ==> RAMB36_EXP DIB25)
		)
		(element ADDRBL10 1
			(pin ADDRBL10 output)
			(conn ADDRBL10 ADDRBL10 ==> RAMB36_EXP ADDRBL10)
		)
		(element DIB14 1
			(pin DIB14 output)
			(conn DIB14 DIB14 ==> RAMB36_EXP DIB14)
		)
		(element DIA30 1
			(pin DIA30 output)
			(conn DIA30 DIA30 ==> RAMB36_EXP DIA30)
		)
		(element DOPA3 1
			(pin DOPA3 input)
			(conn DOPA3 DOPA3 <== RAMB36_EXP DOPA3)
		)
		(element DOA20 1
			(pin DOA20 input)
			(conn DOA20 DOA20 <== RAMB36_EXP DOA20)
		)
		(element ADDRBL15 1
			(pin ADDRBL15 output)
			(conn ADDRBL15 ADDRBL15 ==> RAMB36_EXP ADDRBL15)
		)
		(element WEAL2 1
			(pin WEAL2 output)
			(conn WEAL2 WEAL2 ==> RAMB36_EXP WEAL2)
		)
		(element DOB20 1
			(pin DOB20 input)
			(conn DOB20 DOB20 <== RAMB36_EXP DOB20)
		)
		(element ADDRBL4 1
			(pin ADDRBL4 output)
			(conn ADDRBL4 ADDRBL4 ==> RAMB36_EXP ADDRBL4)
		)
		(element DIA16 1
			(pin DIA16 output)
			(conn DIA16 DIA16 ==> RAMB36_EXP DIA16)
		)
		(element DOB29 1
			(pin DOB29 input)
			(conn DOB29 DOB29 <== RAMB36_EXP DOB29)
		)
		(element ADDRAU14 1
			(pin ADDRAU14 output)
			(conn ADDRAU14 ADDRAU14 ==> RAMB36_EXP ADDRAU14)
		)
		(element WEBL3 1
			(pin WEBL3 output)
			(conn WEBL3 WEBL3 ==> RAMB36_EXP WEBL3)
		)
		(element DIB0 1
			(pin DIB0 output)
			(conn DIB0 DIB0 ==> RAMB36_EXP DIB0)
		)
		(element WEAL1 1
			(pin WEAL1 output)
			(conn WEAL1 WEAL1 ==> RAMB36_EXP WEAL1)
		)
		(element ADDRBU7 1
			(pin ADDRBU7 output)
			(conn ADDRBU7 ADDRBU7 ==> RAMB36_EXP ADDRBU7)
		)
		(element DOA8 1
			(pin DOA8 input)
			(conn DOA8 DOA8 <== RAMB36_EXP DOA8)
		)
		(element DIA2 1
			(pin DIA2 output)
			(conn DIA2 DIA2 ==> RAMB36_EXP DIA2)
		)
		(element DOA25 1
			(pin DOA25 input)
			(conn DOA25 DOA25 <== RAMB36_EXP DOA25)
		)
		(element ADDRAU3 1
			(pin ADDRAU3 output)
			(conn ADDRAU3 ADDRAU3 ==> RAMB36_EXP ADDRAU3)
		)
		(element WEBL5 1
			(pin WEBL5 output)
			(conn WEBL5 WEBL5 ==> RAMB36_EXP WEBL5)
		)
		(element CASCADEINLATA 1
			(pin CASCADEINLATA output)
			(conn CASCADEINLATA CASCADEINLATA ==> RAMB36_EXP CASCADEINLATA)
		)
		(element DOA0 1
			(pin DOA0 input)
			(conn DOA0 DOA0 <== RAMB36_EXP DOA0)
		)
		(element DOB5 1
			(pin DOB5 input)
			(conn DOB5 DOB5 <== RAMB36_EXP DOB5)
		)
		(element CLKBUINV 3
			(pin CLKBU_B input)
			(pin CLKBU input)
			(pin OUT output)
			(cfg CLKBU_B CLKBU)
			(conn CLKBUINV OUT ==> RAMB36_EXP CLKBU)
			(conn CLKBUINV CLKBU_B <== CLKBU CLKBU)
			(conn CLKBUINV CLKBU <== CLKBU CLKBU)
		)
		(element DIB9 1
			(pin DIB9 output)
			(conn DIB9 DIB9 ==> RAMB36_EXP DIB9)
		)
		(element DIA18 1
			(pin DIA18 output)
			(conn DIA18 DIA18 ==> RAMB36_EXP DIA18)
		)
		(element DIB7 1
			(pin DIB7 output)
			(conn DIB7 DIB7 ==> RAMB36_EXP DIB7)
		)
		(element ADDRAL6 1
			(pin ADDRAL6 output)
			(conn ADDRAL6 ADDRAL6 ==> RAMB36_EXP ADDRAL6)
		)
		(element DIA29 1
			(pin DIA29 output)
			(conn DIA29 DIA29 ==> RAMB36_EXP DIA29)
		)
		(element DOB30 1
			(pin DOB30 input)
			(conn DOB30 DOB30 <== RAMB36_EXP DOB30)
		)
		(element DIB17 1
			(pin DIB17 output)
			(conn DIB17 DIB17 ==> RAMB36_EXP DIB17)
		)
		(element ADDRBL2 1
			(pin ADDRBL2 output)
			(conn ADDRBL2 ADDRBL2 ==> RAMB36_EXP ADDRBL2)
		)
		(element DIA22 1
			(pin DIA22 output)
			(conn DIA22 DIA22 ==> RAMB36_EXP DIA22)
		)
		(element ENBLINV 3
			(pin ENBL_B input)
			(pin ENBL input)
			(pin OUT output)
			(cfg ENBL_B ENBL)
			(conn ENBLINV OUT ==> RAMB36_EXP ENBL)
			(conn ENBLINV ENBL_B <== ENBL ENBL)
			(conn ENBLINV ENBL <== ENBL ENBL)
		)
		(element WEBU2 1
			(pin WEBU2 output)
			(conn WEBU2 WEBU2 ==> RAMB36_EXP WEBU2)
		)
		(element REGCEBL 1
			(pin REGCEBL output)
			(conn REGCEBL REGCEBL ==> RAMB36_EXP REGCEBL)
		)
		(element DIA31 1
			(pin DIA31 output)
			(conn DIA31 DIA31 ==> RAMB36_EXP DIA31)
		)
		(element DOA17 1
			(pin DOA17 input)
			(conn DOA17 DOA17 <== RAMB36_EXP DOA17)
		)
		(element DIA3 1
			(pin DIA3 output)
			(conn DIA3 DIA3 ==> RAMB36_EXP DIA3)
		)
		(element SSRAUINV 3
			(pin SSRAU_B input)
			(pin SSRAU input)
			(pin OUT output)
			(cfg SSRAU_B SSRAU)
			(conn SSRAUINV OUT ==> RAMB36_EXP SSRAU)
			(conn SSRAUINV SSRAU_B <== SSRAU SSRAU)
			(conn SSRAUINV SSRAU <== SSRAU SSRAU)
		)
		(element DOPB0 1
			(pin DOPB0 input)
			(conn DOPB0 DOPB0 <== RAMB36_EXP DOPB0)
		)
		(element CASCADEOUTLATA 1
			(pin CASCADEOUTLATA input)
			(conn CASCADEOUTLATA CASCADEOUTLATA <== RAMB36_EXP CASCADEOUTLATA)
		)
		(element ADDRBL6 1
			(pin ADDRBL6 output)
			(conn ADDRBL6 ADDRBL6 ==> RAMB36_EXP ADDRBL6)
		)
		(element DIPB1 1
			(pin DIPB1 output)
			(conn DIPB1 DIPB1 ==> RAMB36_EXP DIPB1)
		)
		(element DIB1 1
			(pin DIB1 output)
			(conn DIB1 DIB1 ==> RAMB36_EXP DIB1)
		)
		(element DIB24 1
			(pin DIB24 output)
			(conn DIB24 DIB24 ==> RAMB36_EXP DIB24)
		)
		(element CLKAU 1
			(pin CLKAU output)
			(conn CLKAU CLKAU ==> CLKAUINV CLKAU_B)
			(conn CLKAU CLKAU ==> CLKAUINV CLKAU)
		)
		(element ADDRAU13 1
			(pin ADDRAU13 output)
			(conn ADDRAU13 ADDRAU13 ==> RAMB36_EXP ADDRAU13)
		)
		(element DOA24 1
			(pin DOA24 input)
			(conn DOA24 DOA24 <== RAMB36_EXP DOA24)
		)
		(element DOB4 1
			(pin DOB4 input)
			(conn DOB4 DOB4 <== RAMB36_EXP DOB4)
		)
		(element DOB8 1
			(pin DOB8 input)
			(conn DOB8 DOB8 <== RAMB36_EXP DOB8)
		)
		(element WEAL0 1
			(pin WEAL0 output)
			(conn WEAL0 WEAL0 ==> RAMB36_EXP WEAL0)
		)
		(element DOA30 1
			(pin DOA30 input)
			(conn DOA30 DOA30 <== RAMB36_EXP DOA30)
		)
		(element ADDRAU4 1
			(pin ADDRAU4 output)
			(conn ADDRAU4 ADDRAU4 ==> RAMB36_EXP ADDRAU4)
		)
		(element ADDRBU6 1
			(pin ADDRBU6 output)
			(conn ADDRBU6 ADDRBU6 ==> RAMB36_EXP ADDRBU6)
		)
		(element ADDRAL5 1
			(pin ADDRAL5 output)
			(conn ADDRAL5 ADDRAL5 ==> RAMB36_EXP ADDRAL5)
		)
		(element REGCLKBLINV 3
			(pin REGCLKBL_B input)
			(pin REGCLKBL input)
			(pin OUT output)
			(cfg REGCLKBL_B REGCLKBL)
			(conn REGCLKBLINV OUT ==> RAMB36_EXP REGCLKBL)
			(conn REGCLKBLINV REGCLKBL_B <== REGCLKBL REGCLKBL)
			(conn REGCLKBLINV REGCLKBL <== REGCLKBL REGCLKBL)
		)
		(element WEBL4 1
			(pin WEBL4 output)
			(conn WEBL4 WEBL4 ==> RAMB36_EXP WEBL4)
		)
		(element DIA17 1
			(pin DIA17 output)
			(conn DIA17 DIA17 ==> RAMB36_EXP DIA17)
		)
		(element DOA21 1
			(pin DOA21 input)
			(conn DOA21 DOA21 <== RAMB36_EXP DOA21)
		)
		(element ENBU 1
			(pin ENBU output)
			(conn ENBU ENBU ==> ENBUINV ENBU_B)
			(conn ENBU ENBU ==> ENBUINV ENBU)
		)
		(element DIA21 1
			(pin DIA21 output)
			(conn DIA21 DIA21 ==> RAMB36_EXP DIA21)
		)
		(element DIA19 1
			(pin DIA19 output)
			(conn DIA19 DIA19 ==> RAMB36_EXP DIA19)
		)
		(element DOB10 1
			(pin DOB10 input)
			(conn DOB10 DOB10 <== RAMB36_EXP DOB10)
		)
		(element DOB17 1
			(pin DOB17 input)
			(conn DOB17 DOB17 <== RAMB36_EXP DOB17)
		)
		(element RAMB36_EXP 258 # BEL
			(pin WEBU7 input)
			(pin WEBU6 input)
			(pin WEBU5 input)
			(pin WEBU4 input)
			(pin WEBU3 input)
			(pin WEBU2 input)
			(pin WEBU1 input)
			(pin WEBU0 input)
			(pin WEBL7 input)
			(pin WEBL6 input)
			(pin WEBL5 input)
			(pin WEBL4 input)
			(pin WEBL3 input)
			(pin WEBL2 input)
			(pin WEBL1 input)
			(pin WEBL0 input)
			(pin WEAU3 input)
			(pin WEAU2 input)
			(pin WEAU1 input)
			(pin WEAU0 input)
			(pin WEAL3 input)
			(pin WEAL2 input)
			(pin WEAL1 input)
			(pin WEAL0 input)
			(pin SSRBU input)
			(pin SSRBL input)
			(pin SSRAU input)
			(pin SSRAL input)
			(pin REGCLKBU input)
			(pin REGCLKBL input)
			(pin REGCLKAU input)
			(pin REGCLKAL input)
			(pin REGCEBU input)
			(pin REGCEBL input)
			(pin REGCEAU input)
			(pin REGCEAL input)
			(pin ENBU input)
			(pin ENBL input)
			(pin ENAU input)
			(pin ENAL input)
			(pin DOPB3 output)
			(pin DOPB2 output)
			(pin DOPB1 output)
			(pin DOPB0 output)
			(pin DOPA3 output)
			(pin DOPA2 output)
			(pin DOPA1 output)
			(pin DOPA0 output)
			(pin DOB31 output)
			(pin DOB30 output)
			(pin DOB29 output)
			(pin DOB28 output)
			(pin DOB27 output)
			(pin DOB26 output)
			(pin DOB25 output)
			(pin DOB24 output)
			(pin DOB23 output)
			(pin DOB22 output)
			(pin DOB21 output)
			(pin DOB20 output)
			(pin DOB19 output)
			(pin DOB18 output)
			(pin DOB17 output)
			(pin DOB16 output)
			(pin DOB15 output)
			(pin DOB14 output)
			(pin DOB13 output)
			(pin DOB12 output)
			(pin DOB11 output)
			(pin DOB10 output)
			(pin DOB9 output)
			(pin DOB8 output)
			(pin DOB7 output)
			(pin DOB6 output)
			(pin DOB5 output)
			(pin DOB4 output)
			(pin DOB3 output)
			(pin DOB2 output)
			(pin DOB1 output)
			(pin DOB0 output)
			(pin DOA31 output)
			(pin DOA30 output)
			(pin DOA29 output)
			(pin DOA28 output)
			(pin DOA27 output)
			(pin DOA26 output)
			(pin DOA25 output)
			(pin DOA24 output)
			(pin DOA23 output)
			(pin DOA22 output)
			(pin DOA21 output)
			(pin DOA20 output)
			(pin DOA19 output)
			(pin DOA18 output)
			(pin DOA17 output)
			(pin DOA16 output)
			(pin DOA15 output)
			(pin DOA14 output)
			(pin DOA13 output)
			(pin DOA12 output)
			(pin DOA11 output)
			(pin DOA10 output)
			(pin DOA9 output)
			(pin DOA8 output)
			(pin DOA7 output)
			(pin DOA6 output)
			(pin DOA5 output)
			(pin DOA4 output)
			(pin DOA3 output)
			(pin DOA2 output)
			(pin DOA1 output)
			(pin DOA0 output)
			(pin DIPB3 input)
			(pin DIPB2 input)
			(pin DIPB1 input)
			(pin DIPB0 input)
			(pin DIPA3 input)
			(pin DIPA2 input)
			(pin DIPA1 input)
			(pin DIPA0 input)
			(pin DIB31 input)
			(pin DIB30 input)
			(pin DIB29 input)
			(pin DIB28 input)
			(pin DIB27 input)
			(pin DIB26 input)
			(pin DIB25 input)
			(pin DIB24 input)
			(pin DIB23 input)
			(pin DIB22 input)
			(pin DIB21 input)
			(pin DIB20 input)
			(pin DIB19 input)
			(pin DIB18 input)
			(pin DIB17 input)
			(pin DIB16 input)
			(pin DIB15 input)
			(pin DIB14 input)
			(pin DIB13 input)
			(pin DIB12 input)
			(pin DIB11 input)
			(pin DIB10 input)
			(pin DIB9 input)
			(pin DIB8 input)
			(pin DIB7 input)
			(pin DIB6 input)
			(pin DIB5 input)
			(pin DIB4 input)
			(pin DIB3 input)
			(pin DIB2 input)
			(pin DIB1 input)
			(pin DIB0 input)
			(pin DIA31 input)
			(pin DIA30 input)
			(pin DIA29 input)
			(pin DIA28 input)
			(pin DIA27 input)
			(pin DIA26 input)
			(pin DIA25 input)
			(pin DIA24 input)
			(pin DIA23 input)
			(pin DIA22 input)
			(pin DIA21 input)
			(pin DIA20 input)
			(pin DIA19 input)
			(pin DIA18 input)
			(pin DIA17 input)
			(pin DIA16 input)
			(pin DIA15 input)
			(pin DIA14 input)
			(pin DIA13 input)
			(pin DIA12 input)
			(pin DIA11 input)
			(pin DIA10 input)
			(pin DIA9 input)
			(pin DIA8 input)
			(pin DIA7 input)
			(pin DIA6 input)
			(pin DIA5 input)
			(pin DIA4 input)
			(pin DIA3 input)
			(pin DIA2 input)
			(pin DIA1 input)
			(pin DIA0 input)
			(pin CLKBU input)
			(pin CLKBL input)
			(pin CLKAU input)
			(pin CLKAL input)
			(pin CASCADEOUTREGB output)
			(pin CASCADEOUTREGA output)
			(pin CASCADEOUTLATB output)
			(pin CASCADEOUTLATA output)
			(pin CASCADEINREGB input)
			(pin CASCADEINREGA input)
			(pin CASCADEINLATB input)
			(pin CASCADEINLATA input)
			(pin ADDRBU14 input)
			(pin ADDRBU13 input)
			(pin ADDRBU12 input)
			(pin ADDRBU11 input)
			(pin ADDRBU10 input)
			(pin ADDRBU9 input)
			(pin ADDRBU8 input)
			(pin ADDRBU7 input)
			(pin ADDRBU6 input)
			(pin ADDRBU5 input)
			(pin ADDRBU4 input)
			(pin ADDRBU3 input)
			(pin ADDRBU2 input)
			(pin ADDRBU1 input)
			(pin ADDRBU0 input)
			(pin ADDRBL15 input)
			(pin ADDRBL14 input)
			(pin ADDRBL13 input)
			(pin ADDRBL12 input)
			(pin ADDRBL11 input)
			(pin ADDRBL10 input)
			(pin ADDRBL9 input)
			(pin ADDRBL8 input)
			(pin ADDRBL7 input)
			(pin ADDRBL6 input)
			(pin ADDRBL5 input)
			(pin ADDRBL4 input)
			(pin ADDRBL3 input)
			(pin ADDRBL2 input)
			(pin ADDRBL1 input)
			(pin ADDRBL0 input)
			(pin ADDRAU14 input)
			(pin ADDRAU13 input)
			(pin ADDRAU12 input)
			(pin ADDRAU11 input)
			(pin ADDRAU10 input)
			(pin ADDRAU9 input)
			(pin ADDRAU8 input)
			(pin ADDRAU7 input)
			(pin ADDRAU6 input)
			(pin ADDRAU5 input)
			(pin ADDRAU4 input)
			(pin ADDRAU3 input)
			(pin ADDRAU2 input)
			(pin ADDRAU1 input)
			(pin ADDRAU0 input)
			(pin ADDRAL15 input)
			(pin ADDRAL14 input)
			(pin ADDRAL13 input)
			(pin ADDRAL12 input)
			(pin ADDRAL11 input)
			(pin ADDRAL10 input)
			(pin ADDRAL9 input)
			(pin ADDRAL8 input)
			(pin ADDRAL7 input)
			(pin ADDRAL6 input)
			(pin ADDRAL5 input)
			(pin ADDRAL4 input)
			(pin ADDRAL3 input)
			(pin ADDRAL2 input)
			(pin ADDRAL1 input)
			(pin ADDRAL0 input)
			(conn RAMB36_EXP DOPB3 ==> DOPB3 DOPB3)
			(conn RAMB36_EXP DOPB2 ==> DOPB2 DOPB2)
			(conn RAMB36_EXP DOPB1 ==> DOPB1 DOPB1)
			(conn RAMB36_EXP DOPB0 ==> DOPB0 DOPB0)
			(conn RAMB36_EXP DOPA3 ==> DOPA3 DOPA3)
			(conn RAMB36_EXP DOPA2 ==> DOPA2 DOPA2)
			(conn RAMB36_EXP DOPA1 ==> DOPA1 DOPA1)
			(conn RAMB36_EXP DOPA0 ==> DOPA0 DOPA0)
			(conn RAMB36_EXP DOB31 ==> DOB31 DOB31)
			(conn RAMB36_EXP DOB30 ==> DOB30 DOB30)
			(conn RAMB36_EXP DOB29 ==> DOB29 DOB29)
			(conn RAMB36_EXP DOB28 ==> DOB28 DOB28)
			(conn RAMB36_EXP DOB27 ==> DOB27 DOB27)
			(conn RAMB36_EXP DOB26 ==> DOB26 DOB26)
			(conn RAMB36_EXP DOB25 ==> DOB25 DOB25)
			(conn RAMB36_EXP DOB24 ==> DOB24 DOB24)
			(conn RAMB36_EXP DOB23 ==> DOB23 DOB23)
			(conn RAMB36_EXP DOB22 ==> DOB22 DOB22)
			(conn RAMB36_EXP DOB21 ==> DOB21 DOB21)
			(conn RAMB36_EXP DOB20 ==> DOB20 DOB20)
			(conn RAMB36_EXP DOB19 ==> DOB19 DOB19)
			(conn RAMB36_EXP DOB18 ==> DOB18 DOB18)
			(conn RAMB36_EXP DOB17 ==> DOB17 DOB17)
			(conn RAMB36_EXP DOB16 ==> DOB16 DOB16)
			(conn RAMB36_EXP DOB15 ==> DOB15 DOB15)
			(conn RAMB36_EXP DOB14 ==> DOB14 DOB14)
			(conn RAMB36_EXP DOB13 ==> DOB13 DOB13)
			(conn RAMB36_EXP DOB12 ==> DOB12 DOB12)
			(conn RAMB36_EXP DOB11 ==> DOB11 DOB11)
			(conn RAMB36_EXP DOB10 ==> DOB10 DOB10)
			(conn RAMB36_EXP DOB9 ==> DOB9 DOB9)
			(conn RAMB36_EXP DOB8 ==> DOB8 DOB8)
			(conn RAMB36_EXP DOB7 ==> DOB7 DOB7)
			(conn RAMB36_EXP DOB6 ==> DOB6 DOB6)
			(conn RAMB36_EXP DOB5 ==> DOB5 DOB5)
			(conn RAMB36_EXP DOB4 ==> DOB4 DOB4)
			(conn RAMB36_EXP DOB3 ==> DOB3 DOB3)
			(conn RAMB36_EXP DOB2 ==> DOB2 DOB2)
			(conn RAMB36_EXP DOB1 ==> DOB1 DOB1)
			(conn RAMB36_EXP DOB0 ==> DOB0 DOB0)
			(conn RAMB36_EXP DOA31 ==> DOA31 DOA31)
			(conn RAMB36_EXP DOA30 ==> DOA30 DOA30)
			(conn RAMB36_EXP DOA29 ==> DOA29 DOA29)
			(conn RAMB36_EXP DOA28 ==> DOA28 DOA28)
			(conn RAMB36_EXP DOA27 ==> DOA27 DOA27)
			(conn RAMB36_EXP DOA26 ==> DOA26 DOA26)
			(conn RAMB36_EXP DOA25 ==> DOA25 DOA25)
			(conn RAMB36_EXP DOA24 ==> DOA24 DOA24)
			(conn RAMB36_EXP DOA23 ==> DOA23 DOA23)
			(conn RAMB36_EXP DOA22 ==> DOA22 DOA22)
			(conn RAMB36_EXP DOA21 ==> DOA21 DOA21)
			(conn RAMB36_EXP DOA20 ==> DOA20 DOA20)
			(conn RAMB36_EXP DOA19 ==> DOA19 DOA19)
			(conn RAMB36_EXP DOA18 ==> DOA18 DOA18)
			(conn RAMB36_EXP DOA17 ==> DOA17 DOA17)
			(conn RAMB36_EXP DOA16 ==> DOA16 DOA16)
			(conn RAMB36_EXP DOA15 ==> DOA15 DOA15)
			(conn RAMB36_EXP DOA14 ==> DOA14 DOA14)
			(conn RAMB36_EXP DOA13 ==> DOA13 DOA13)
			(conn RAMB36_EXP DOA12 ==> DOA12 DOA12)
			(conn RAMB36_EXP DOA11 ==> DOA11 DOA11)
			(conn RAMB36_EXP DOA10 ==> DOA10 DOA10)
			(conn RAMB36_EXP DOA9 ==> DOA9 DOA9)
			(conn RAMB36_EXP DOA8 ==> DOA8 DOA8)
			(conn RAMB36_EXP DOA7 ==> DOA7 DOA7)
			(conn RAMB36_EXP DOA6 ==> DOA6 DOA6)
			(conn RAMB36_EXP DOA5 ==> DOA5 DOA5)
			(conn RAMB36_EXP DOA4 ==> DOA4 DOA4)
			(conn RAMB36_EXP DOA3 ==> DOA3 DOA3)
			(conn RAMB36_EXP DOA2 ==> DOA2 DOA2)
			(conn RAMB36_EXP DOA1 ==> DOA1 DOA1)
			(conn RAMB36_EXP DOA0 ==> DOA0 DOA0)
			(conn RAMB36_EXP CASCADEOUTREGB ==> CASCADEOUTREGB CASCADEOUTREGB)
			(conn RAMB36_EXP CASCADEOUTREGA ==> CASCADEOUTREGA CASCADEOUTREGA)
			(conn RAMB36_EXP CASCADEOUTLATB ==> CASCADEOUTLATB CASCADEOUTLATB)
			(conn RAMB36_EXP CASCADEOUTLATA ==> CASCADEOUTLATA CASCADEOUTLATA)
			(conn RAMB36_EXP WEBU7 <== WEBU7 WEBU7)
			(conn RAMB36_EXP WEBU6 <== WEBU6 WEBU6)
			(conn RAMB36_EXP WEBU5 <== WEBU5 WEBU5)
			(conn RAMB36_EXP WEBU4 <== WEBU4 WEBU4)
			(conn RAMB36_EXP WEBU3 <== WEBU3 WEBU3)
			(conn RAMB36_EXP WEBU2 <== WEBU2 WEBU2)
			(conn RAMB36_EXP WEBU1 <== WEBU1 WEBU1)
			(conn RAMB36_EXP WEBU0 <== WEBU0 WEBU0)
			(conn RAMB36_EXP WEBL7 <== WEBL7 WEBL7)
			(conn RAMB36_EXP WEBL6 <== WEBL6 WEBL6)
			(conn RAMB36_EXP WEBL5 <== WEBL5 WEBL5)
			(conn RAMB36_EXP WEBL4 <== WEBL4 WEBL4)
			(conn RAMB36_EXP WEBL3 <== WEBL3 WEBL3)
			(conn RAMB36_EXP WEBL2 <== WEBL2 WEBL2)
			(conn RAMB36_EXP WEBL1 <== WEBL1 WEBL1)
			(conn RAMB36_EXP WEBL0 <== WEBL0 WEBL0)
			(conn RAMB36_EXP WEAU3 <== WEAU3 WEAU3)
			(conn RAMB36_EXP WEAU2 <== WEAU2 WEAU2)
			(conn RAMB36_EXP WEAU1 <== WEAU1 WEAU1)
			(conn RAMB36_EXP WEAU0 <== WEAU0 WEAU0)
			(conn RAMB36_EXP WEAL3 <== WEAL3 WEAL3)
			(conn RAMB36_EXP WEAL2 <== WEAL2 WEAL2)
			(conn RAMB36_EXP WEAL1 <== WEAL1 WEAL1)
			(conn RAMB36_EXP WEAL0 <== WEAL0 WEAL0)
			(conn RAMB36_EXP SSRBU <== SSRBUINV OUT)
			(conn RAMB36_EXP SSRBL <== SSRBLINV OUT)
			(conn RAMB36_EXP SSRAU <== SSRAUINV OUT)
			(conn RAMB36_EXP SSRAL <== SSRALINV OUT)
			(conn RAMB36_EXP REGCLKBU <== REGCLKBUINV OUT)
			(conn RAMB36_EXP REGCLKBL <== REGCLKBLINV OUT)
			(conn RAMB36_EXP REGCLKAU <== REGCLKAUINV OUT)
			(conn RAMB36_EXP REGCLKAL <== REGCLKALINV OUT)
			(conn RAMB36_EXP REGCEBU <== REGCEBU REGCEBU)
			(conn RAMB36_EXP REGCEBL <== REGCEBL REGCEBL)
			(conn RAMB36_EXP REGCEAU <== REGCEAU REGCEAU)
			(conn RAMB36_EXP REGCEAL <== REGCEAL REGCEAL)
			(conn RAMB36_EXP ENBU <== ENBUINV OUT)
			(conn RAMB36_EXP ENBL <== ENBLINV OUT)
			(conn RAMB36_EXP ENAU <== ENAUINV OUT)
			(conn RAMB36_EXP ENAL <== ENALINV OUT)
			(conn RAMB36_EXP DIPB3 <== DIPB3 DIPB3)
			(conn RAMB36_EXP DIPB2 <== DIPB2 DIPB2)
			(conn RAMB36_EXP DIPB1 <== DIPB1 DIPB1)
			(conn RAMB36_EXP DIPB0 <== DIPB0 DIPB0)
			(conn RAMB36_EXP DIPA3 <== DIPA3 DIPA3)
			(conn RAMB36_EXP DIPA2 <== DIPA2 DIPA2)
			(conn RAMB36_EXP DIPA1 <== DIPA1 DIPA1)
			(conn RAMB36_EXP DIPA0 <== DIPA0 DIPA0)
			(conn RAMB36_EXP DIB31 <== DIB31 DIB31)
			(conn RAMB36_EXP DIB30 <== DIB30 DIB30)
			(conn RAMB36_EXP DIB29 <== DIB29 DIB29)
			(conn RAMB36_EXP DIB28 <== DIB28 DIB28)
			(conn RAMB36_EXP DIB27 <== DIB27 DIB27)
			(conn RAMB36_EXP DIB26 <== DIB26 DIB26)
			(conn RAMB36_EXP DIB25 <== DIB25 DIB25)
			(conn RAMB36_EXP DIB24 <== DIB24 DIB24)
			(conn RAMB36_EXP DIB23 <== DIB23 DIB23)
			(conn RAMB36_EXP DIB22 <== DIB22 DIB22)
			(conn RAMB36_EXP DIB21 <== DIB21 DIB21)
			(conn RAMB36_EXP DIB20 <== DIB20 DIB20)
			(conn RAMB36_EXP DIB19 <== DIB19 DIB19)
			(conn RAMB36_EXP DIB18 <== DIB18 DIB18)
			(conn RAMB36_EXP DIB17 <== DIB17 DIB17)
			(conn RAMB36_EXP DIB16 <== DIB16 DIB16)
			(conn RAMB36_EXP DIB15 <== DIB15 DIB15)
			(conn RAMB36_EXP DIB14 <== DIB14 DIB14)
			(conn RAMB36_EXP DIB13 <== DIB13 DIB13)
			(conn RAMB36_EXP DIB12 <== DIB12 DIB12)
			(conn RAMB36_EXP DIB11 <== DIB11 DIB11)
			(conn RAMB36_EXP DIB10 <== DIB10 DIB10)
			(conn RAMB36_EXP DIB9 <== DIB9 DIB9)
			(conn RAMB36_EXP DIB8 <== DIB8 DIB8)
			(conn RAMB36_EXP DIB7 <== DIB7 DIB7)
			(conn RAMB36_EXP DIB6 <== DIB6 DIB6)
			(conn RAMB36_EXP DIB5 <== DIB5 DIB5)
			(conn RAMB36_EXP DIB4 <== DIB4 DIB4)
			(conn RAMB36_EXP DIB3 <== DIB3 DIB3)
			(conn RAMB36_EXP DIB2 <== DIB2 DIB2)
			(conn RAMB36_EXP DIB1 <== DIB1 DIB1)
			(conn RAMB36_EXP DIB0 <== DIB0 DIB0)
			(conn RAMB36_EXP DIA31 <== DIA31 DIA31)
			(conn RAMB36_EXP DIA30 <== DIA30 DIA30)
			(conn RAMB36_EXP DIA29 <== DIA29 DIA29)
			(conn RAMB36_EXP DIA28 <== DIA28 DIA28)
			(conn RAMB36_EXP DIA27 <== DIA27 DIA27)
			(conn RAMB36_EXP DIA26 <== DIA26 DIA26)
			(conn RAMB36_EXP DIA25 <== DIA25 DIA25)
			(conn RAMB36_EXP DIA24 <== DIA24 DIA24)
			(conn RAMB36_EXP DIA23 <== DIA23 DIA23)
			(conn RAMB36_EXP DIA22 <== DIA22 DIA22)
			(conn RAMB36_EXP DIA21 <== DIA21 DIA21)
			(conn RAMB36_EXP DIA20 <== DIA20 DIA20)
			(conn RAMB36_EXP DIA19 <== DIA19 DIA19)
			(conn RAMB36_EXP DIA18 <== DIA18 DIA18)
			(conn RAMB36_EXP DIA17 <== DIA17 DIA17)
			(conn RAMB36_EXP DIA16 <== DIA16 DIA16)
			(conn RAMB36_EXP DIA15 <== DIA15 DIA15)
			(conn RAMB36_EXP DIA14 <== DIA14 DIA14)
			(conn RAMB36_EXP DIA13 <== DIA13 DIA13)
			(conn RAMB36_EXP DIA12 <== DIA12 DIA12)
			(conn RAMB36_EXP DIA11 <== DIA11 DIA11)
			(conn RAMB36_EXP DIA10 <== DIA10 DIA10)
			(conn RAMB36_EXP DIA9 <== DIA9 DIA9)
			(conn RAMB36_EXP DIA8 <== DIA8 DIA8)
			(conn RAMB36_EXP DIA7 <== DIA7 DIA7)
			(conn RAMB36_EXP DIA6 <== DIA6 DIA6)
			(conn RAMB36_EXP DIA5 <== DIA5 DIA5)
			(conn RAMB36_EXP DIA4 <== DIA4 DIA4)
			(conn RAMB36_EXP DIA3 <== DIA3 DIA3)
			(conn RAMB36_EXP DIA2 <== DIA2 DIA2)
			(conn RAMB36_EXP DIA1 <== DIA1 DIA1)
			(conn RAMB36_EXP DIA0 <== DIA0 DIA0)
			(conn RAMB36_EXP CLKBU <== CLKBUINV OUT)
			(conn RAMB36_EXP CLKBL <== CLKBLINV OUT)
			(conn RAMB36_EXP CLKAU <== CLKAUINV OUT)
			(conn RAMB36_EXP CLKAL <== CLKALINV OUT)
			(conn RAMB36_EXP CASCADEINREGB <== CASCADEINREGB CASCADEINREGB)
			(conn RAMB36_EXP CASCADEINREGA <== CASCADEINREGA CASCADEINREGA)
			(conn RAMB36_EXP CASCADEINLATB <== CASCADEINLATB CASCADEINLATB)
			(conn RAMB36_EXP CASCADEINLATA <== CASCADEINLATA CASCADEINLATA)
			(conn RAMB36_EXP ADDRBU14 <== ADDRBU14 ADDRBU14)
			(conn RAMB36_EXP ADDRBU13 <== ADDRBU13 ADDRBU13)
			(conn RAMB36_EXP ADDRBU12 <== ADDRBU12 ADDRBU12)
			(conn RAMB36_EXP ADDRBU11 <== ADDRBU11 ADDRBU11)
			(conn RAMB36_EXP ADDRBU10 <== ADDRBU10 ADDRBU10)
			(conn RAMB36_EXP ADDRBU9 <== ADDRBU9 ADDRBU9)
			(conn RAMB36_EXP ADDRBU8 <== ADDRBU8 ADDRBU8)
			(conn RAMB36_EXP ADDRBU7 <== ADDRBU7 ADDRBU7)
			(conn RAMB36_EXP ADDRBU6 <== ADDRBU6 ADDRBU6)
			(conn RAMB36_EXP ADDRBU5 <== ADDRBU5 ADDRBU5)
			(conn RAMB36_EXP ADDRBU4 <== ADDRBU4 ADDRBU4)
			(conn RAMB36_EXP ADDRBU3 <== ADDRBU3 ADDRBU3)
			(conn RAMB36_EXP ADDRBU2 <== ADDRBU2 ADDRBU2)
			(conn RAMB36_EXP ADDRBU1 <== ADDRBU1 ADDRBU1)
			(conn RAMB36_EXP ADDRBU0 <== ADDRBU0 ADDRBU0)
			(conn RAMB36_EXP ADDRBL15 <== ADDRBL15 ADDRBL15)
			(conn RAMB36_EXP ADDRBL14 <== ADDRBL14 ADDRBL14)
			(conn RAMB36_EXP ADDRBL13 <== ADDRBL13 ADDRBL13)
			(conn RAMB36_EXP ADDRBL12 <== ADDRBL12 ADDRBL12)
			(conn RAMB36_EXP ADDRBL11 <== ADDRBL11 ADDRBL11)
			(conn RAMB36_EXP ADDRBL10 <== ADDRBL10 ADDRBL10)
			(conn RAMB36_EXP ADDRBL9 <== ADDRBL9 ADDRBL9)
			(conn RAMB36_EXP ADDRBL8 <== ADDRBL8 ADDRBL8)
			(conn RAMB36_EXP ADDRBL7 <== ADDRBL7 ADDRBL7)
			(conn RAMB36_EXP ADDRBL6 <== ADDRBL6 ADDRBL6)
			(conn RAMB36_EXP ADDRBL5 <== ADDRBL5 ADDRBL5)
			(conn RAMB36_EXP ADDRBL4 <== ADDRBL4 ADDRBL4)
			(conn RAMB36_EXP ADDRBL3 <== ADDRBL3 ADDRBL3)
			(conn RAMB36_EXP ADDRBL2 <== ADDRBL2 ADDRBL2)
			(conn RAMB36_EXP ADDRBL1 <== ADDRBL1 ADDRBL1)
			(conn RAMB36_EXP ADDRBL0 <== ADDRBL0 ADDRBL0)
			(conn RAMB36_EXP ADDRAU14 <== ADDRAU14 ADDRAU14)
			(conn RAMB36_EXP ADDRAU13 <== ADDRAU13 ADDRAU13)
			(conn RAMB36_EXP ADDRAU12 <== ADDRAU12 ADDRAU12)
			(conn RAMB36_EXP ADDRAU11 <== ADDRAU11 ADDRAU11)
			(conn RAMB36_EXP ADDRAU10 <== ADDRAU10 ADDRAU10)
			(conn RAMB36_EXP ADDRAU9 <== ADDRAU9 ADDRAU9)
			(conn RAMB36_EXP ADDRAU8 <== ADDRAU8 ADDRAU8)
			(conn RAMB36_EXP ADDRAU7 <== ADDRAU7 ADDRAU7)
			(conn RAMB36_EXP ADDRAU6 <== ADDRAU6 ADDRAU6)
			(conn RAMB36_EXP ADDRAU5 <== ADDRAU5 ADDRAU5)
			(conn RAMB36_EXP ADDRAU4 <== ADDRAU4 ADDRAU4)
			(conn RAMB36_EXP ADDRAU3 <== ADDRAU3 ADDRAU3)
			(conn RAMB36_EXP ADDRAU2 <== ADDRAU2 ADDRAU2)
			(conn RAMB36_EXP ADDRAU1 <== ADDRAU1 ADDRAU1)
			(conn RAMB36_EXP ADDRAU0 <== ADDRAU0 ADDRAU0)
			(conn RAMB36_EXP ADDRAL15 <== ADDRAL15 ADDRAL15)
			(conn RAMB36_EXP ADDRAL14 <== ADDRAL14 ADDRAL14)
			(conn RAMB36_EXP ADDRAL13 <== ADDRAL13 ADDRAL13)
			(conn RAMB36_EXP ADDRAL12 <== ADDRAL12 ADDRAL12)
			(conn RAMB36_EXP ADDRAL11 <== ADDRAL11 ADDRAL11)
			(conn RAMB36_EXP ADDRAL10 <== ADDRAL10 ADDRAL10)
			(conn RAMB36_EXP ADDRAL9 <== ADDRAL9 ADDRAL9)
			(conn RAMB36_EXP ADDRAL8 <== ADDRAL8 ADDRAL8)
			(conn RAMB36_EXP ADDRAL7 <== ADDRAL7 ADDRAL7)
			(conn RAMB36_EXP ADDRAL6 <== ADDRAL6 ADDRAL6)
			(conn RAMB36_EXP ADDRAL5 <== ADDRAL5 ADDRAL5)
			(conn RAMB36_EXP ADDRAL4 <== ADDRAL4 ADDRAL4)
			(conn RAMB36_EXP ADDRAL3 <== ADDRAL3 ADDRAL3)
			(conn RAMB36_EXP ADDRAL2 <== ADDRAL2 ADDRAL2)
			(conn RAMB36_EXP ADDRAL1 <== ADDRAL1 ADDRAL1)
			(conn RAMB36_EXP ADDRAL0 <== ADDRAL0 ADDRAL0)
		)
		(element DIPA2 1
			(pin DIPA2 output)
			(conn DIPA2 DIPA2 ==> RAMB36_EXP DIPA2)
		)
		(element DOPA2 1
			(pin DOPA2 input)
			(conn DOPA2 DOPA2 <== RAMB36_EXP DOPA2)
		)
		(element DIB18 1
			(pin DIB18 output)
			(conn DIB18 DIB18 ==> RAMB36_EXP DIB18)
		)
		(element DOA6 1
			(pin DOA6 input)
			(conn DOA6 DOA6 <== RAMB36_EXP DOA6)
		)
		(element DIB6 1
			(pin DIB6 output)
			(conn DIB6 DIB6 ==> RAMB36_EXP DIB6)
		)
		(element ADDRBL7 1
			(pin ADDRBL7 output)
			(conn ADDRBL7 ADDRBL7 ==> RAMB36_EXP ADDRBL7)
		)
		(element SAVEDATA 0
			(cfg FALSE TRUE)
		)
	)
	(primitive_def RAMBFIFO18 242 271
		(pin WREN WREN input)
		(pin WRCLK WRCLK input)
		(pin WEB7 WEB7 input)
		(pin WEB6 WEB6 input)
		(pin WEB5 WEB5 input)
		(pin WEB4 WEB4 input)
		(pin WEB3 WEB3 input)
		(pin WEB2 WEB2 input)
		(pin WEB1 WEB1 input)
		(pin WEB0 WEB0 input)
		(pin WEA3 WEA3 input)
		(pin WEA2 WEA2 input)
		(pin WEA1 WEA1 input)
		(pin WEA0 WEA0 input)
		(pin TSTWROS12 TSTWROS12 input)
		(pin TSTWROS11 TSTWROS11 input)
		(pin TSTWROS10 TSTWROS10 input)
		(pin TSTWROS9 TSTWROS9 input)
		(pin TSTWROS8 TSTWROS8 input)
		(pin TSTWROS7 TSTWROS7 input)
		(pin TSTWROS6 TSTWROS6 input)
		(pin TSTWROS5 TSTWROS5 input)
		(pin TSTWROS4 TSTWROS4 input)
		(pin TSTWROS3 TSTWROS3 input)
		(pin TSTWROS2 TSTWROS2 input)
		(pin TSTWROS1 TSTWROS1 input)
		(pin TSTWROS0 TSTWROS0 input)
		(pin TSTWRCNTOFF TSTWRCNTOFF input)
		(pin TSTRDOS12 TSTRDOS12 input)
		(pin TSTRDOS11 TSTRDOS11 input)
		(pin TSTRDOS10 TSTRDOS10 input)
		(pin TSTRDOS9 TSTRDOS9 input)
		(pin TSTRDOS8 TSTRDOS8 input)
		(pin TSTRDOS7 TSTRDOS7 input)
		(pin TSTRDOS6 TSTRDOS6 input)
		(pin TSTRDOS5 TSTRDOS5 input)
		(pin TSTRDOS4 TSTRDOS4 input)
		(pin TSTRDOS3 TSTRDOS3 input)
		(pin TSTRDOS2 TSTRDOS2 input)
		(pin TSTRDOS1 TSTRDOS1 input)
		(pin TSTRDOS0 TSTRDOS0 input)
		(pin TSTRDCNTOFF TSTRDCNTOFF input)
		(pin TSTOFF TSTOFF input)
		(pin TSTFLAGIN TSTFLAGIN input)
		(pin TSTCNT12 TSTCNT12 input)
		(pin TSTCNT11 TSTCNT11 input)
		(pin TSTCNT10 TSTCNT10 input)
		(pin TSTCNT9 TSTCNT9 input)
		(pin TSTCNT8 TSTCNT8 input)
		(pin TSTCNT7 TSTCNT7 input)
		(pin TSTCNT6 TSTCNT6 input)
		(pin TSTCNT5 TSTCNT5 input)
		(pin TSTCNT4 TSTCNT4 input)
		(pin TSTCNT3 TSTCNT3 input)
		(pin TSTCNT2 TSTCNT2 input)
		(pin TSTCNT1 TSTCNT1 input)
		(pin TSTCNT0 TSTCNT0 input)
		(pin SSRB SSRB input)
		(pin SSRA SSRA input)
		(pin RST RST input)
		(pin REGCLKB REGCLKB input)
		(pin REGCLKA REGCLKA input)
		(pin REGCEB REGCEB input)
		(pin REGCEA REGCEA input)
		(pin RDRCLK RDRCLK input)
		(pin RDEN RDEN input)
		(pin RDCLK RDCLK input)
		(pin ENB ENB input)
		(pin ENA ENA input)
		(pin DIPB1 DIPB1 input)
		(pin DIPB0 DIPB0 input)
		(pin DIPA1 DIPA1 input)
		(pin DIPA0 DIPA0 input)
		(pin DIP1 DIP1 input)
		(pin DIP0 DIP0 input)
		(pin DIB15 DIB15 input)
		(pin DIB14 DIB14 input)
		(pin DIB13 DIB13 input)
		(pin DIB12 DIB12 input)
		(pin DIB11 DIB11 input)
		(pin DIB10 DIB10 input)
		(pin DIB9 DIB9 input)
		(pin DIB8 DIB8 input)
		(pin DIB7 DIB7 input)
		(pin DIB6 DIB6 input)
		(pin DIB5 DIB5 input)
		(pin DIB4 DIB4 input)
		(pin DIB3 DIB3 input)
		(pin DIB2 DIB2 input)
		(pin DIB1 DIB1 input)
		(pin DIB0 DIB0 input)
		(pin DIA15 DIA15 input)
		(pin DIA14 DIA14 input)
		(pin DIA13 DIA13 input)
		(pin DIA12 DIA12 input)
		(pin DIA11 DIA11 input)
		(pin DIA10 DIA10 input)
		(pin DIA9 DIA9 input)
		(pin DIA8 DIA8 input)
		(pin DIA7 DIA7 input)
		(pin DIA6 DIA6 input)
		(pin DIA5 DIA5 input)
		(pin DIA4 DIA4 input)
		(pin DIA3 DIA3 input)
		(pin DIA2 DIA2 input)
		(pin DIA1 DIA1 input)
		(pin DIA0 DIA0 input)
		(pin DI15 DI15 input)
		(pin DI14 DI14 input)
		(pin DI13 DI13 input)
		(pin DI12 DI12 input)
		(pin DI11 DI11 input)
		(pin DI10 DI10 input)
		(pin DI9 DI9 input)
		(pin DI8 DI8 input)
		(pin DI7 DI7 input)
		(pin DI6 DI6 input)
		(pin DI5 DI5 input)
		(pin DI4 DI4 input)
		(pin DI3 DI3 input)
		(pin DI2 DI2 input)
		(pin DI1 DI1 input)
		(pin DI0 DI0 input)
		(pin CLKB CLKB input)
		(pin CLKA CLKA input)
		(pin ADDRB14 ADDRB14 input)
		(pin ADDRB13 ADDRB13 input)
		(pin ADDRB12 ADDRB12 input)
		(pin ADDRB11 ADDRB11 input)
		(pin ADDRB10 ADDRB10 input)
		(pin ADDRB9 ADDRB9 input)
		(pin ADDRB8 ADDRB8 input)
		(pin ADDRB7 ADDRB7 input)
		(pin ADDRB6 ADDRB6 input)
		(pin ADDRB5 ADDRB5 input)
		(pin ADDRB4 ADDRB4 input)
		(pin ADDRB3 ADDRB3 input)
		(pin ADDRB2 ADDRB2 input)
		(pin ADDRB1 ADDRB1 input)
		(pin ADDRB0 ADDRB0 input)
		(pin ADDRA14 ADDRA14 input)
		(pin ADDRA13 ADDRA13 input)
		(pin ADDRA12 ADDRA12 input)
		(pin ADDRA11 ADDRA11 input)
		(pin ADDRA10 ADDRA10 input)
		(pin ADDRA9 ADDRA9 input)
		(pin ADDRA8 ADDRA8 input)
		(pin ADDRA7 ADDRA7 input)
		(pin ADDRA6 ADDRA6 input)
		(pin ADDRA5 ADDRA5 input)
		(pin ADDRA4 ADDRA4 input)
		(pin ADDRA3 ADDRA3 input)
		(pin ADDRA2 ADDRA2 input)
		(pin ADDRA1 ADDRA1 input)
		(pin ADDRA0 ADDRA0 input)
		(pin WRERR WRERR output)
		(pin WRCOUNT12 WRCOUNT12 output)
		(pin WRCOUNT11 WRCOUNT11 output)
		(pin WRCOUNT10 WRCOUNT10 output)
		(pin WRCOUNT9 WRCOUNT9 output)
		(pin WRCOUNT8 WRCOUNT8 output)
		(pin WRCOUNT7 WRCOUNT7 output)
		(pin WRCOUNT6 WRCOUNT6 output)
		(pin WRCOUNT5 WRCOUNT5 output)
		(pin WRCOUNT4 WRCOUNT4 output)
		(pin WRCOUNT3 WRCOUNT3 output)
		(pin WRCOUNT2 WRCOUNT2 output)
		(pin WRCOUNT1 WRCOUNT1 output)
		(pin WRCOUNT0 WRCOUNT0 output)
		(pin RDERR RDERR output)
		(pin RDCOUNT12 RDCOUNT12 output)
		(pin RDCOUNT11 RDCOUNT11 output)
		(pin RDCOUNT10 RDCOUNT10 output)
		(pin RDCOUNT9 RDCOUNT9 output)
		(pin RDCOUNT8 RDCOUNT8 output)
		(pin RDCOUNT7 RDCOUNT7 output)
		(pin RDCOUNT6 RDCOUNT6 output)
		(pin RDCOUNT5 RDCOUNT5 output)
		(pin RDCOUNT4 RDCOUNT4 output)
		(pin RDCOUNT3 RDCOUNT3 output)
		(pin RDCOUNT2 RDCOUNT2 output)
		(pin RDCOUNT1 RDCOUNT1 output)
		(pin RDCOUNT0 RDCOUNT0 output)
		(pin FULL FULL output)
		(pin EMPTY EMPTY output)
		(pin DOPB1 DOPB1 output)
		(pin DOPB0 DOPB0 output)
		(pin DOPA1 DOPA1 output)
		(pin DOPA0 DOPA0 output)
		(pin DOP1 DOP1 output)
		(pin DOP0 DOP0 output)
		(pin DOB15 DOB15 output)
		(pin DOB14 DOB14 output)
		(pin DOB13 DOB13 output)
		(pin DOB12 DOB12 output)
		(pin DOB11 DOB11 output)
		(pin DOB10 DOB10 output)
		(pin DOB9 DOB9 output)
		(pin DOB8 DOB8 output)
		(pin DOB7 DOB7 output)
		(pin DOB6 DOB6 output)
		(pin DOB5 DOB5 output)
		(pin DOB4 DOB4 output)
		(pin DOB3 DOB3 output)
		(pin DOB2 DOB2 output)
		(pin DOB1 DOB1 output)
		(pin DOB0 DOB0 output)
		(pin DOA15 DOA15 output)
		(pin DOA14 DOA14 output)
		(pin DOA13 DOA13 output)
		(pin DOA12 DOA12 output)
		(pin DOA11 DOA11 output)
		(pin DOA10 DOA10 output)
		(pin DOA9 DOA9 output)
		(pin DOA8 DOA8 output)
		(pin DOA7 DOA7 output)
		(pin DOA6 DOA6 output)
		(pin DOA5 DOA5 output)
		(pin DOA4 DOA4 output)
		(pin DOA3 DOA3 output)
		(pin DOA2 DOA2 output)
		(pin DOA1 DOA1 output)
		(pin DOA0 DOA0 output)
		(pin DO15 DO15 output)
		(pin DO14 DO14 output)
		(pin DO13 DO13 output)
		(pin DO12 DO12 output)
		(pin DO11 DO11 output)
		(pin DO10 DO10 output)
		(pin DO9 DO9 output)
		(pin DO8 DO8 output)
		(pin DO7 DO7 output)
		(pin DO6 DO6 output)
		(pin DO5 DO5 output)
		(pin DO4 DO4 output)
		(pin DO3 DO3 output)
		(pin DO2 DO2 output)
		(pin DO1 DO1 output)
		(pin DO0 DO0 output)
		(pin ALMOSTFULL ALMOSTFULL output)
		(pin ALMOSTEMPTY ALMOSTEMPTY output)
		(pin TIEOFFREGCEAL TIEOFFREGCEAL input)
		(element DIP0 1
			(pin DIP0 output)
			(conn DIP0 DIP0 ==> RAMBFIFO18_LOWER DIP0)
		)
		(element TSTRDOS9 1
			(pin TSTRDOS9 output)
			(conn TSTRDOS9 TSTRDOS9 ==> RAMBFIFO18_LOWER TSTRDOS9)
		)
		(element TSTOFF 1
			(pin TSTOFF output)
			(conn TSTOFF TSTOFF ==> RAMBFIFO18_LOWER TSTOFF)
		)
		(element TSTRDOS2 1
			(pin TSTRDOS2 output)
			(conn TSTRDOS2 TSTRDOS2 ==> RAMBFIFO18_LOWER TSTRDOS2)
		)
		(element RDCOUNT12 1
			(pin RDCOUNT12 input)
			(conn RDCOUNT12 RDCOUNT12 <== RAMBFIFO18_LOWER RDCOUNT12)
		)
		(element DO13 1
			(pin DO13 input)
			(conn DO13 DO13 <== RAMBFIFO18_LOWER DO13)
		)
		(element DI9 1
			(pin DI9 output)
			(conn DI9 DI9 ==> RAMBFIFO18_LOWER DI9)
		)
		(element TSTRDOS7 1
			(pin TSTRDOS7 output)
			(conn TSTRDOS7 TSTRDOS7 ==> RAMBFIFO18_LOWER TSTRDOS7)
		)
		(element DO5 1
			(pin DO5 input)
			(conn DO5 DO5 <== RAMBFIFO18_LOWER DO5)
		)
		(element DI12 1
			(pin DI12 output)
			(conn DI12 DI12 ==> RAMBFIFO18_LOWER DI12)
		)
		(element RDCOUNT9 1
			(pin RDCOUNT9 input)
			(conn RDCOUNT9 RDCOUNT9 <== RAMBFIFO18_LOWER RDCOUNT9)
		)
		(element RDRCLK 1
			(pin RDRCLK output)
			(conn RDRCLK RDRCLK ==> RDRCLKINV RDRCLK_B)
			(conn RDRCLK RDRCLK ==> RDRCLKINV RDRCLK)
		)
		(element RDCOUNT4 1
			(pin RDCOUNT4 input)
			(conn RDCOUNT4 RDCOUNT4 <== RAMBFIFO18_LOWER RDCOUNT4)
		)
		(element DI7 1
			(pin DI7 output)
			(conn DI7 DI7 ==> RAMBFIFO18_LOWER DI7)
		)
		(element DI11 1
			(pin DI11 output)
			(conn DI11 DI11 ==> RAMBFIFO18_LOWER DI11)
		)
		(element RDRCLKINV 3
			(pin RDRCLK_B input)
			(pin RDRCLK input)
			(pin OUT output)
			(cfg RDRCLK_B RDRCLK)
			(conn RDRCLKINV OUT ==> RAMBFIFO18_LOWER RDRCLK)
			(conn RDRCLKINV RDRCLK_B <== RDRCLK RDRCLK)
			(conn RDRCLKINV RDRCLK <== RDRCLK RDRCLK)
		)
		(element DI14 1
			(pin DI14 output)
			(conn DI14 DI14 ==> RAMBFIFO18_LOWER DI14)
		)
		(element TSTCNT2 1
			(pin TSTCNT2 output)
			(conn TSTCNT2 TSTCNT2 ==> RAMBFIFO18_LOWER TSTCNT2)
		)
		(element TSTWROS12 1
			(pin TSTWROS12 output)
			(conn TSTWROS12 TSTWROS12 ==> RAMBFIFO18_LOWER TSTWROS12)
		)
		(element DI3 1
			(pin DI3 output)
			(conn DI3 DI3 ==> RAMBFIFO18_LOWER DI3)
		)
		(element WRCLK 1
			(pin WRCLK output)
			(conn WRCLK WRCLK ==> WRCLKINV WRCLK_B)
			(conn WRCLK WRCLK ==> WRCLKINV WRCLK)
		)
		(element TSTWROS10 1
			(pin TSTWROS10 output)
			(conn TSTWROS10 TSTWROS10 ==> RAMBFIFO18_LOWER TSTWROS10)
		)
		(element FULL 1
			(pin FULL input)
			(conn FULL FULL <== RAMBFIFO18_LOWER FULL)
		)
		(element WRCOUNT11 1
			(pin WRCOUNT11 input)
			(conn WRCOUNT11 WRCOUNT11 <== RAMBFIFO18_LOWER WRCOUNT11)
		)
		(element TSTCNT9 1
			(pin TSTCNT9 output)
			(conn TSTCNT9 TSTCNT9 ==> RAMBFIFO18_LOWER TSTCNT9)
		)
		(element TSTRDOS5 1
			(pin TSTRDOS5 output)
			(conn TSTRDOS5 TSTRDOS5 ==> RAMBFIFO18_LOWER TSTRDOS5)
		)
		(element DOP0 1
			(pin DOP0 input)
			(conn DOP0 DOP0 <== RAMBFIFO18_LOWER DOP0)
		)
		(element WRCOUNT10 1
			(pin WRCOUNT10 input)
			(conn WRCOUNT10 WRCOUNT10 <== RAMBFIFO18_LOWER WRCOUNT10)
		)
		(element WRCOUNT2 1
			(pin WRCOUNT2 input)
			(conn WRCOUNT2 WRCOUNT2 <== RAMBFIFO18_LOWER WRCOUNT2)
		)
		(element WRCOUNT7 1
			(pin WRCOUNT7 input)
			(conn WRCOUNT7 WRCOUNT7 <== RAMBFIFO18_LOWER WRCOUNT7)
		)
		(element DI8 1
			(pin DI8 output)
			(conn DI8 DI8 ==> RAMBFIFO18_LOWER DI8)
		)
		(element RDCOUNT7 1
			(pin RDCOUNT7 input)
			(conn RDCOUNT7 RDCOUNT7 <== RAMBFIFO18_LOWER RDCOUNT7)
		)
		(element TSTRDOS11 1
			(pin TSTRDOS11 output)
			(conn TSTRDOS11 TSTRDOS11 ==> RAMBFIFO18_LOWER TSTRDOS11)
		)
		(element DI5 1
			(pin DI5 output)
			(conn DI5 DI5 ==> RAMBFIFO18_LOWER DI5)
		)
		(element TSTWROS8 1
			(pin TSTWROS8 output)
			(conn TSTWROS8 TSTWROS8 ==> RAMBFIFO18_LOWER TSTWROS8)
		)
		(element WRCOUNT1 1
			(pin WRCOUNT1 input)
			(conn WRCOUNT1 WRCOUNT1 <== RAMBFIFO18_LOWER WRCOUNT1)
		)
		(element TSTCNT5 1
			(pin TSTCNT5 output)
			(conn TSTCNT5 TSTCNT5 ==> RAMBFIFO18_LOWER TSTCNT5)
		)
		(element TSTCNT0 1
			(pin TSTCNT0 output)
			(conn TSTCNT0 TSTCNT0 ==> RAMBFIFO18_LOWER TSTCNT0)
		)
		(element DI0 1
			(pin DI0 output)
			(conn DI0 DI0 ==> RAMBFIFO18_LOWER DI0)
		)
		(element DO10 1
			(pin DO10 input)
			(conn DO10 DO10 <== RAMBFIFO18_LOWER DO10)
		)
		(element DI4 1
			(pin DI4 output)
			(conn DI4 DI4 ==> RAMBFIFO18_LOWER DI4)
		)
		(element RDCOUNT1 1
			(pin RDCOUNT1 input)
			(conn RDCOUNT1 RDCOUNT1 <== RAMBFIFO18_LOWER RDCOUNT1)
		)
		(element TSTCNT7 1
			(pin TSTCNT7 output)
			(conn TSTCNT7 TSTCNT7 ==> RAMBFIFO18_LOWER TSTCNT7)
		)
		(element DO2 1
			(pin DO2 input)
			(conn DO2 DO2 <== RAMBFIFO18_LOWER DO2)
		)
		(element DO9 1
			(pin DO9 input)
			(conn DO9 DO9 <== RAMBFIFO18_LOWER DO9)
		)
		(element TSTRDOS0 1
			(pin TSTRDOS0 output)
			(conn TSTRDOS0 TSTRDOS0 ==> RAMBFIFO18_LOWER TSTRDOS0)
		)
		(element TSTCNT3 1
			(pin TSTCNT3 output)
			(conn TSTCNT3 TSTCNT3 ==> RAMBFIFO18_LOWER TSTCNT3)
		)
		(element DI1 1
			(pin DI1 output)
			(conn DI1 DI1 ==> RAMBFIFO18_LOWER DI1)
		)
		(element WRCOUNT4 1
			(pin WRCOUNT4 input)
			(conn WRCOUNT4 WRCOUNT4 <== RAMBFIFO18_LOWER WRCOUNT4)
		)
		(element WRCOUNT12 1
			(pin WRCOUNT12 input)
			(conn WRCOUNT12 WRCOUNT12 <== RAMBFIFO18_LOWER WRCOUNT12)
		)
		(element TSTWRCNTOFF 1
			(pin TSTWRCNTOFF output)
			(conn TSTWRCNTOFF TSTWRCNTOFF ==> RAMBFIFO18_LOWER TSTWRCNTOFF)
		)
		(element TSTRDOS4 1
			(pin TSTRDOS4 output)
			(conn TSTRDOS4 TSTRDOS4 ==> RAMBFIFO18_LOWER TSTRDOS4)
		)
		(element TSTWROS0 1
			(pin TSTWROS0 output)
			(conn TSTWROS0 TSTWROS0 ==> RAMBFIFO18_LOWER TSTWROS0)
		)
		(element EMPTY 1
			(pin EMPTY input)
			(conn EMPTY EMPTY <== RAMBFIFO18_LOWER EMPTY)
		)
		(element WRCOUNT9 1
			(pin WRCOUNT9 input)
			(conn WRCOUNT9 WRCOUNT9 <== RAMBFIFO18_LOWER WRCOUNT9)
		)
		(element DO11 1
			(pin DO11 input)
			(conn DO11 DO11 <== RAMBFIFO18_LOWER DO11)
		)
		(element DO6 1
			(pin DO6 input)
			(conn DO6 DO6 <== RAMBFIFO18_LOWER DO6)
		)
		(element RDCOUNT2 1
			(pin RDCOUNT2 input)
			(conn RDCOUNT2 RDCOUNT2 <== RAMBFIFO18_LOWER RDCOUNT2)
		)
		(element WRERR 1
			(pin WRERR input)
			(conn WRERR WRERR <== RAMBFIFO18_LOWER WRERR)
		)
		(element TSTWROS5 1
			(pin TSTWROS5 output)
			(conn TSTWROS5 TSTWROS5 ==> RAMBFIFO18_LOWER TSTWROS5)
		)
		(element RDCOUNT0 1
			(pin RDCOUNT0 input)
			(conn RDCOUNT0 RDCOUNT0 <== RAMBFIFO18_LOWER RDCOUNT0)
		)
		(element TSTWROS3 1
			(pin TSTWROS3 output)
			(conn TSTWROS3 TSTWROS3 ==> RAMBFIFO18_LOWER TSTWROS3)
		)
		(element RSTINV 3
			(pin RST_B input)
			(pin RST input)
			(pin OUT output)
			(cfg RST_B RST)
			(conn RSTINV OUT ==> RAMBFIFO18_LOWER RST)
			(conn RSTINV RST_B <== RST RST)
			(conn RSTINV RST <== RST RST)
		)
		(element WRCOUNT6 1
			(pin WRCOUNT6 input)
			(conn WRCOUNT6 WRCOUNT6 <== RAMBFIFO18_LOWER WRCOUNT6)
		)
		(element TSTCNT10 1
			(pin TSTCNT10 output)
			(conn TSTCNT10 TSTCNT10 ==> RAMBFIFO18_LOWER TSTCNT10)
		)
		(element RDERR 1
			(pin RDERR input)
			(conn RDERR RDERR <== RAMBFIFO18_LOWER RDERR)
		)
		(element RDCOUNT10 1
			(pin RDCOUNT10 input)
			(conn RDCOUNT10 RDCOUNT10 <== RAMBFIFO18_LOWER RDCOUNT10)
		)
		(element DI10 1
			(pin DI10 output)
			(conn DI10 DI10 ==> RAMBFIFO18_LOWER DI10)
		)
		(element DO14 1
			(pin DO14 input)
			(conn DO14 DO14 <== RAMBFIFO18_LOWER DO14)
		)
		(element RDCOUNT3 1
			(pin RDCOUNT3 input)
			(conn RDCOUNT3 RDCOUNT3 <== RAMBFIFO18_LOWER RDCOUNT3)
		)
		(element TSTWROS9 1
			(pin TSTWROS9 output)
			(conn TSTWROS9 TSTWROS9 ==> RAMBFIFO18_LOWER TSTWROS9)
		)
		(element DO0 1
			(pin DO0 input)
			(conn DO0 DO0 <== RAMBFIFO18_LOWER DO0)
		)
		(element DI2 1
			(pin DI2 output)
			(conn DI2 DI2 ==> RAMBFIFO18_LOWER DI2)
		)
		(element WRCOUNT5 1
			(pin WRCOUNT5 input)
			(conn WRCOUNT5 WRCOUNT5 <== RAMBFIFO18_LOWER WRCOUNT5)
		)
		(element TSTWROS4 1
			(pin TSTWROS4 output)
			(conn TSTWROS4 TSTWROS4 ==> RAMBFIFO18_LOWER TSTWROS4)
		)
		(element TSTRDCNTOFF 1
			(pin TSTRDCNTOFF output)
			(conn TSTRDCNTOFF TSTRDCNTOFF ==> RAMBFIFO18_LOWER TSTRDCNTOFF)
		)
		(element DI15 1
			(pin DI15 output)
			(conn DI15 DI15 ==> RAMBFIFO18_LOWER DI15)
		)
		(element RDCOUNT11 1
			(pin RDCOUNT11 input)
			(conn RDCOUNT11 RDCOUNT11 <== RAMBFIFO18_LOWER RDCOUNT11)
		)
		(element TSTWROS7 1
			(pin TSTWROS7 output)
			(conn TSTWROS7 TSTWROS7 ==> RAMBFIFO18_LOWER TSTWROS7)
		)
		(element TSTCNT12 1
			(pin TSTCNT12 output)
			(conn TSTCNT12 TSTCNT12 ==> RAMBFIFO18_LOWER TSTCNT12)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> RSTINV RST_B)
			(conn RST RST ==> RSTINV RST)
		)
		(element WRCLKINV 3
			(pin WRCLK_B input)
			(pin WRCLK input)
			(pin OUT output)
			(cfg WRCLK_B WRCLK)
			(conn WRCLKINV OUT ==> RAMBFIFO18_LOWER WRCLK)
			(conn WRCLKINV WRCLK_B <== WRCLK WRCLK)
			(conn WRCLKINV WRCLK <== WRCLK WRCLK)
		)
		(element RDENINV 3
			(pin RDEN_B input)
			(pin RDEN input)
			(pin OUT output)
			(cfg RDEN_B RDEN)
			(conn RDENINV OUT ==> RAMBFIFO18_LOWER RDEN)
			(conn RDENINV RDEN_B <== RDEN RDEN)
			(conn RDENINV RDEN <== RDEN RDEN)
		)
		(element TSTCNT6 1
			(pin TSTCNT6 output)
			(conn TSTCNT6 TSTCNT6 ==> RAMBFIFO18_LOWER TSTCNT6)
		)
		(element TSTWROS11 1
			(pin TSTWROS11 output)
			(conn TSTWROS11 TSTWROS11 ==> RAMBFIFO18_LOWER TSTWROS11)
		)
		(element TSTWROS1 1
			(pin TSTWROS1 output)
			(conn TSTWROS1 TSTWROS1 ==> RAMBFIFO18_LOWER TSTWROS1)
		)
		(element DO8 1
			(pin DO8 input)
			(conn DO8 DO8 <== RAMBFIFO18_LOWER DO8)
		)
		(element RAMBFIFO18_LOWER 118 # BEL
			(pin WRERR output)
			(pin WREN input)
			(pin WRCOUNT12 output)
			(pin WRCOUNT11 output)
			(pin WRCOUNT10 output)
			(pin WRCOUNT9 output)
			(pin WRCOUNT8 output)
			(pin WRCOUNT7 output)
			(pin WRCOUNT6 output)
			(pin WRCOUNT5 output)
			(pin WRCOUNT4 output)
			(pin WRCOUNT3 output)
			(pin WRCOUNT2 output)
			(pin WRCOUNT1 output)
			(pin WRCOUNT0 output)
			(pin WRCLK input)
			(pin TSTWROS12 input)
			(pin TSTWROS11 input)
			(pin TSTWROS10 input)
			(pin TSTWROS9 input)
			(pin TSTWROS8 input)
			(pin TSTWROS7 input)
			(pin TSTWROS6 input)
			(pin TSTWROS5 input)
			(pin TSTWROS4 input)
			(pin TSTWROS3 input)
			(pin TSTWROS2 input)
			(pin TSTWROS1 input)
			(pin TSTWROS0 input)
			(pin TSTWRCNTOFF input)
			(pin TSTRDOS12 input)
			(pin TSTRDOS11 input)
			(pin TSTRDOS10 input)
			(pin TSTRDOS9 input)
			(pin TSTRDOS8 input)
			(pin TSTRDOS7 input)
			(pin TSTRDOS6 input)
			(pin TSTRDOS5 input)
			(pin TSTRDOS4 input)
			(pin TSTRDOS3 input)
			(pin TSTRDOS2 input)
			(pin TSTRDOS1 input)
			(pin TSTRDOS0 input)
			(pin TSTRDCNTOFF input)
			(pin TSTOFF input)
			(pin TSTFLAGIN input)
			(pin TSTCNT12 input)
			(pin TSTCNT11 input)
			(pin TSTCNT10 input)
			(pin TSTCNT9 input)
			(pin TSTCNT8 input)
			(pin TSTCNT7 input)
			(pin TSTCNT6 input)
			(pin TSTCNT5 input)
			(pin TSTCNT4 input)
			(pin TSTCNT3 input)
			(pin TSTCNT2 input)
			(pin TSTCNT1 input)
			(pin TSTCNT0 input)
			(pin RST input)
			(pin RDRCLK input)
			(pin RDERR output)
			(pin RDEN input)
			(pin RDCOUNT12 output)
			(pin RDCOUNT11 output)
			(pin RDCOUNT10 output)
			(pin RDCOUNT9 output)
			(pin RDCOUNT8 output)
			(pin RDCOUNT7 output)
			(pin RDCOUNT6 output)
			(pin RDCOUNT5 output)
			(pin RDCOUNT4 output)
			(pin RDCOUNT3 output)
			(pin RDCOUNT2 output)
			(pin RDCOUNT1 output)
			(pin RDCOUNT0 output)
			(pin RDCLK input)
			(pin FULL output)
			(pin EMPTY output)
			(pin DOP1 output)
			(pin DOP0 output)
			(pin DO15 output)
			(pin DO14 output)
			(pin DO13 output)
			(pin DO12 output)
			(pin DO11 output)
			(pin DO10 output)
			(pin DO9 output)
			(pin DO8 output)
			(pin DO7 output)
			(pin DO6 output)
			(pin DO5 output)
			(pin DO4 output)
			(pin DO3 output)
			(pin DO2 output)
			(pin DO1 output)
			(pin DO0 output)
			(pin DIP1 input)
			(pin DIP0 input)
			(pin DI15 input)
			(pin DI14 input)
			(pin DI13 input)
			(pin DI12 input)
			(pin DI11 input)
			(pin DI10 input)
			(pin DI9 input)
			(pin DI8 input)
			(pin DI7 input)
			(pin DI6 input)
			(pin DI5 input)
			(pin DI4 input)
			(pin DI3 input)
			(pin DI2 input)
			(pin DI1 input)
			(pin DI0 input)
			(pin ALMOSTFULL output)
			(pin ALMOSTEMPTY output)
			(pin TIEOFFREGCEAL input)
			(conn RAMBFIFO18_LOWER WRERR ==> WRERR WRERR)
			(conn RAMBFIFO18_LOWER WRCOUNT12 ==> WRCOUNT12 WRCOUNT12)
			(conn RAMBFIFO18_LOWER WRCOUNT11 ==> WRCOUNT11 WRCOUNT11)
			(conn RAMBFIFO18_LOWER WRCOUNT10 ==> WRCOUNT10 WRCOUNT10)
			(conn RAMBFIFO18_LOWER WRCOUNT9 ==> WRCOUNT9 WRCOUNT9)
			(conn RAMBFIFO18_LOWER WRCOUNT8 ==> WRCOUNT8 WRCOUNT8)
			(conn RAMBFIFO18_LOWER WRCOUNT7 ==> WRCOUNT7 WRCOUNT7)
			(conn RAMBFIFO18_LOWER WRCOUNT6 ==> WRCOUNT6 WRCOUNT6)
			(conn RAMBFIFO18_LOWER WRCOUNT5 ==> WRCOUNT5 WRCOUNT5)
			(conn RAMBFIFO18_LOWER WRCOUNT4 ==> WRCOUNT4 WRCOUNT4)
			(conn RAMBFIFO18_LOWER WRCOUNT3 ==> WRCOUNT3 WRCOUNT3)
			(conn RAMBFIFO18_LOWER WRCOUNT2 ==> WRCOUNT2 WRCOUNT2)
			(conn RAMBFIFO18_LOWER WRCOUNT1 ==> WRCOUNT1 WRCOUNT1)
			(conn RAMBFIFO18_LOWER WRCOUNT0 ==> WRCOUNT0 WRCOUNT0)
			(conn RAMBFIFO18_LOWER RDERR ==> RDERR RDERR)
			(conn RAMBFIFO18_LOWER RDCOUNT12 ==> RDCOUNT12 RDCOUNT12)
			(conn RAMBFIFO18_LOWER RDCOUNT11 ==> RDCOUNT11 RDCOUNT11)
			(conn RAMBFIFO18_LOWER RDCOUNT10 ==> RDCOUNT10 RDCOUNT10)
			(conn RAMBFIFO18_LOWER RDCOUNT9 ==> RDCOUNT9 RDCOUNT9)
			(conn RAMBFIFO18_LOWER RDCOUNT8 ==> RDCOUNT8 RDCOUNT8)
			(conn RAMBFIFO18_LOWER RDCOUNT7 ==> RDCOUNT7 RDCOUNT7)
			(conn RAMBFIFO18_LOWER RDCOUNT6 ==> RDCOUNT6 RDCOUNT6)
			(conn RAMBFIFO18_LOWER RDCOUNT5 ==> RDCOUNT5 RDCOUNT5)
			(conn RAMBFIFO18_LOWER RDCOUNT4 ==> RDCOUNT4 RDCOUNT4)
			(conn RAMBFIFO18_LOWER RDCOUNT3 ==> RDCOUNT3 RDCOUNT3)
			(conn RAMBFIFO18_LOWER RDCOUNT2 ==> RDCOUNT2 RDCOUNT2)
			(conn RAMBFIFO18_LOWER RDCOUNT1 ==> RDCOUNT1 RDCOUNT1)
			(conn RAMBFIFO18_LOWER RDCOUNT0 ==> RDCOUNT0 RDCOUNT0)
			(conn RAMBFIFO18_LOWER FULL ==> FULL FULL)
			(conn RAMBFIFO18_LOWER EMPTY ==> EMPTY EMPTY)
			(conn RAMBFIFO18_LOWER DOP1 ==> DOP1 DOP1)
			(conn RAMBFIFO18_LOWER DOP0 ==> DOP0 DOP0)
			(conn RAMBFIFO18_LOWER DO15 ==> DO15 DO15)
			(conn RAMBFIFO18_LOWER DO14 ==> DO14 DO14)
			(conn RAMBFIFO18_LOWER DO13 ==> DO13 DO13)
			(conn RAMBFIFO18_LOWER DO12 ==> DO12 DO12)
			(conn RAMBFIFO18_LOWER DO11 ==> DO11 DO11)
			(conn RAMBFIFO18_LOWER DO10 ==> DO10 DO10)
			(conn RAMBFIFO18_LOWER DO9 ==> DO9 DO9)
			(conn RAMBFIFO18_LOWER DO8 ==> DO8 DO8)
			(conn RAMBFIFO18_LOWER DO7 ==> DO7 DO7)
			(conn RAMBFIFO18_LOWER DO6 ==> DO6 DO6)
			(conn RAMBFIFO18_LOWER DO5 ==> DO5 DO5)
			(conn RAMBFIFO18_LOWER DO4 ==> DO4 DO4)
			(conn RAMBFIFO18_LOWER DO3 ==> DO3 DO3)
			(conn RAMBFIFO18_LOWER DO2 ==> DO2 DO2)
			(conn RAMBFIFO18_LOWER DO1 ==> DO1 DO1)
			(conn RAMBFIFO18_LOWER DO0 ==> DO0 DO0)
			(conn RAMBFIFO18_LOWER ALMOSTFULL ==> ALMOSTFULL ALMOSTFULL)
			(conn RAMBFIFO18_LOWER ALMOSTEMPTY ==> ALMOSTEMPTY ALMOSTEMPTY)
			(conn RAMBFIFO18_LOWER WREN <== WRENINV OUT)
			(conn RAMBFIFO18_LOWER WRCLK <== WRCLKINV OUT)
			(conn RAMBFIFO18_LOWER TSTWROS12 <== TSTWROS12 TSTWROS12)
			(conn RAMBFIFO18_LOWER TSTWROS11 <== TSTWROS11 TSTWROS11)
			(conn RAMBFIFO18_LOWER TSTWROS10 <== TSTWROS10 TSTWROS10)
			(conn RAMBFIFO18_LOWER TSTWROS9 <== TSTWROS9 TSTWROS9)
			(conn RAMBFIFO18_LOWER TSTWROS8 <== TSTWROS8 TSTWROS8)
			(conn RAMBFIFO18_LOWER TSTWROS7 <== TSTWROS7 TSTWROS7)
			(conn RAMBFIFO18_LOWER TSTWROS6 <== TSTWROS6 TSTWROS6)
			(conn RAMBFIFO18_LOWER TSTWROS5 <== TSTWROS5 TSTWROS5)
			(conn RAMBFIFO18_LOWER TSTWROS4 <== TSTWROS4 TSTWROS4)
			(conn RAMBFIFO18_LOWER TSTWROS3 <== TSTWROS3 TSTWROS3)
			(conn RAMBFIFO18_LOWER TSTWROS2 <== TSTWROS2 TSTWROS2)
			(conn RAMBFIFO18_LOWER TSTWROS1 <== TSTWROS1 TSTWROS1)
			(conn RAMBFIFO18_LOWER TSTWROS0 <== TSTWROS0 TSTWROS0)
			(conn RAMBFIFO18_LOWER TSTWRCNTOFF <== TSTWRCNTOFF TSTWRCNTOFF)
			(conn RAMBFIFO18_LOWER TSTRDOS12 <== TSTRDOS12 TSTRDOS12)
			(conn RAMBFIFO18_LOWER TSTRDOS11 <== TSTRDOS11 TSTRDOS11)
			(conn RAMBFIFO18_LOWER TSTRDOS10 <== TSTRDOS10 TSTRDOS10)
			(conn RAMBFIFO18_LOWER TSTRDOS9 <== TSTRDOS9 TSTRDOS9)
			(conn RAMBFIFO18_LOWER TSTRDOS8 <== TSTRDOS8 TSTRDOS8)
			(conn RAMBFIFO18_LOWER TSTRDOS7 <== TSTRDOS7 TSTRDOS7)
			(conn RAMBFIFO18_LOWER TSTRDOS6 <== TSTRDOS6 TSTRDOS6)
			(conn RAMBFIFO18_LOWER TSTRDOS5 <== TSTRDOS5 TSTRDOS5)
			(conn RAMBFIFO18_LOWER TSTRDOS4 <== TSTRDOS4 TSTRDOS4)
			(conn RAMBFIFO18_LOWER TSTRDOS3 <== TSTRDOS3 TSTRDOS3)
			(conn RAMBFIFO18_LOWER TSTRDOS2 <== TSTRDOS2 TSTRDOS2)
			(conn RAMBFIFO18_LOWER TSTRDOS1 <== TSTRDOS1 TSTRDOS1)
			(conn RAMBFIFO18_LOWER TSTRDOS0 <== TSTRDOS0 TSTRDOS0)
			(conn RAMBFIFO18_LOWER TSTRDCNTOFF <== TSTRDCNTOFF TSTRDCNTOFF)
			(conn RAMBFIFO18_LOWER TSTOFF <== TSTOFF TSTOFF)
			(conn RAMBFIFO18_LOWER TSTFLAGIN <== TSTFLAGIN TSTFLAGIN)
			(conn RAMBFIFO18_LOWER TSTCNT12 <== TSTCNT12 TSTCNT12)
			(conn RAMBFIFO18_LOWER TSTCNT11 <== TSTCNT11 TSTCNT11)
			(conn RAMBFIFO18_LOWER TSTCNT10 <== TSTCNT10 TSTCNT10)
			(conn RAMBFIFO18_LOWER TSTCNT9 <== TSTCNT9 TSTCNT9)
			(conn RAMBFIFO18_LOWER TSTCNT8 <== TSTCNT8 TSTCNT8)
			(conn RAMBFIFO18_LOWER TSTCNT7 <== TSTCNT7 TSTCNT7)
			(conn RAMBFIFO18_LOWER TSTCNT6 <== TSTCNT6 TSTCNT6)
			(conn RAMBFIFO18_LOWER TSTCNT5 <== TSTCNT5 TSTCNT5)
			(conn RAMBFIFO18_LOWER TSTCNT4 <== TSTCNT4 TSTCNT4)
			(conn RAMBFIFO18_LOWER TSTCNT3 <== TSTCNT3 TSTCNT3)
			(conn RAMBFIFO18_LOWER TSTCNT2 <== TSTCNT2 TSTCNT2)
			(conn RAMBFIFO18_LOWER TSTCNT1 <== TSTCNT1 TSTCNT1)
			(conn RAMBFIFO18_LOWER TSTCNT0 <== TSTCNT0 TSTCNT0)
			(conn RAMBFIFO18_LOWER RST <== RSTINV OUT)
			(conn RAMBFIFO18_LOWER RDRCLK <== RDRCLKINV OUT)
			(conn RAMBFIFO18_LOWER RDEN <== RDENINV OUT)
			(conn RAMBFIFO18_LOWER RDCLK <== RDCLKINV OUT)
			(conn RAMBFIFO18_LOWER DIP1 <== DIP1 DIP1)
			(conn RAMBFIFO18_LOWER DIP0 <== DIP0 DIP0)
			(conn RAMBFIFO18_LOWER DI15 <== DI15 DI15)
			(conn RAMBFIFO18_LOWER DI14 <== DI14 DI14)
			(conn RAMBFIFO18_LOWER DI13 <== DI13 DI13)
			(conn RAMBFIFO18_LOWER DI12 <== DI12 DI12)
			(conn RAMBFIFO18_LOWER DI11 <== DI11 DI11)
			(conn RAMBFIFO18_LOWER DI10 <== DI10 DI10)
			(conn RAMBFIFO18_LOWER DI9 <== DI9 DI9)
			(conn RAMBFIFO18_LOWER DI8 <== DI8 DI8)
			(conn RAMBFIFO18_LOWER DI7 <== DI7 DI7)
			(conn RAMBFIFO18_LOWER DI6 <== DI6 DI6)
			(conn RAMBFIFO18_LOWER DI5 <== DI5 DI5)
			(conn RAMBFIFO18_LOWER DI4 <== DI4 DI4)
			(conn RAMBFIFO18_LOWER DI3 <== DI3 DI3)
			(conn RAMBFIFO18_LOWER DI2 <== DI2 DI2)
			(conn RAMBFIFO18_LOWER DI1 <== DI1 DI1)
			(conn RAMBFIFO18_LOWER DI0 <== DI0 DI0)
			(conn RAMBFIFO18_LOWER TIEOFFREGCEAL <== TIEOFFREGCEAL TIEOFFREGCEAL)
		)
		(element RDEN 1
			(pin RDEN output)
			(conn RDEN RDEN ==> RDENINV RDEN_B)
			(conn RDEN RDEN ==> RDENINV RDEN)
		)
		(element DO4 1
			(pin DO4 input)
			(conn DO4 DO4 <== RAMBFIFO18_LOWER DO4)
		)
		(element RDCOUNT6 1
			(pin RDCOUNT6 input)
			(conn RDCOUNT6 RDCOUNT6 <== RAMBFIFO18_LOWER RDCOUNT6)
		)
		(element TSTCNT1 1
			(pin TSTCNT1 output)
			(conn TSTCNT1 TSTCNT1 ==> RAMBFIFO18_LOWER TSTCNT1)
		)
		(element DIP1 1
			(pin DIP1 output)
			(conn DIP1 DIP1 ==> RAMBFIFO18_LOWER DIP1)
		)
		(element TSTRDOS10 1
			(pin TSTRDOS10 output)
			(conn TSTRDOS10 TSTRDOS10 ==> RAMBFIFO18_LOWER TSTRDOS10)
		)
		(element RDCOUNT8 1
			(pin RDCOUNT8 input)
			(conn RDCOUNT8 RDCOUNT8 <== RAMBFIFO18_LOWER RDCOUNT8)
		)
		(element DO3 1
			(pin DO3 input)
			(conn DO3 DO3 <== RAMBFIFO18_LOWER DO3)
		)
		(element DI13 1
			(pin DI13 output)
			(conn DI13 DI13 ==> RAMBFIFO18_LOWER DI13)
		)
		(element WREN 1
			(pin WREN output)
			(conn WREN WREN ==> WRENINV WREN_B)
			(conn WREN WREN ==> WRENINV WREN)
		)
		(element TSTCNT4 1
			(pin TSTCNT4 output)
			(conn TSTCNT4 TSTCNT4 ==> RAMBFIFO18_LOWER TSTCNT4)
		)
		(element DI6 1
			(pin DI6 output)
			(conn DI6 DI6 ==> RAMBFIFO18_LOWER DI6)
		)
		(element TSTRDOS12 1
			(pin TSTRDOS12 output)
			(conn TSTRDOS12 TSTRDOS12 ==> RAMBFIFO18_LOWER TSTRDOS12)
		)
		(element TSTRDOS6 1
			(pin TSTRDOS6 output)
			(conn TSTRDOS6 TSTRDOS6 ==> RAMBFIFO18_LOWER TSTRDOS6)
		)
		(element ALMOSTEMPTY 1
			(pin ALMOSTEMPTY input)
			(conn ALMOSTEMPTY ALMOSTEMPTY <== RAMBFIFO18_LOWER ALMOSTEMPTY)
		)
		(element ALMOSTFULL 1
			(pin ALMOSTFULL input)
			(conn ALMOSTFULL ALMOSTFULL <== RAMBFIFO18_LOWER ALMOSTFULL)
		)
		(element WRCOUNT3 1
			(pin WRCOUNT3 input)
			(conn WRCOUNT3 WRCOUNT3 <== RAMBFIFO18_LOWER WRCOUNT3)
		)
		(element TSTWROS6 1
			(pin TSTWROS6 output)
			(conn TSTWROS6 TSTWROS6 ==> RAMBFIFO18_LOWER TSTWROS6)
		)
		(element TSTRDOS3 1
			(pin TSTRDOS3 output)
			(conn TSTRDOS3 TSTRDOS3 ==> RAMBFIFO18_LOWER TSTRDOS3)
		)
		(element DOP1 1
			(pin DOP1 input)
			(conn DOP1 DOP1 <== RAMBFIFO18_LOWER DOP1)
		)
		(element TSTWROS2 1
			(pin TSTWROS2 output)
			(conn TSTWROS2 TSTWROS2 ==> RAMBFIFO18_LOWER TSTWROS2)
		)
		(element WRENINV 3
			(pin WREN_B input)
			(pin WREN input)
			(pin OUT output)
			(cfg WREN_B WREN)
			(conn WRENINV OUT ==> RAMBFIFO18_LOWER WREN)
			(conn WRENINV WREN_B <== WREN WREN)
			(conn WRENINV WREN <== WREN WREN)
		)
		(element TSTFLAGIN 1
			(pin TSTFLAGIN output)
			(conn TSTFLAGIN TSTFLAGIN ==> RAMBFIFO18_LOWER TSTFLAGIN)
		)
		(element TSTRDOS1 1
			(pin TSTRDOS1 output)
			(conn TSTRDOS1 TSTRDOS1 ==> RAMBFIFO18_LOWER TSTRDOS1)
		)
		(element TSTRDOS8 1
			(pin TSTRDOS8 output)
			(conn TSTRDOS8 TSTRDOS8 ==> RAMBFIFO18_LOWER TSTRDOS8)
		)
		(element DO12 1
			(pin DO12 input)
			(conn DO12 DO12 <== RAMBFIFO18_LOWER DO12)
		)
		(element WRCOUNT8 1
			(pin WRCOUNT8 input)
			(conn WRCOUNT8 WRCOUNT8 <== RAMBFIFO18_LOWER WRCOUNT8)
		)
		(element RDCLK 1
			(pin RDCLK output)
			(conn RDCLK RDCLK ==> RDCLKINV RDCLK_B)
			(conn RDCLK RDCLK ==> RDCLKINV RDCLK)
		)
		(element DO7 1
			(pin DO7 input)
			(conn DO7 DO7 <== RAMBFIFO18_LOWER DO7)
		)
		(element DO1 1
			(pin DO1 input)
			(conn DO1 DO1 <== RAMBFIFO18_LOWER DO1)
		)
		(element DO15 1
			(pin DO15 input)
			(conn DO15 DO15 <== RAMBFIFO18_LOWER DO15)
		)
		(element TSTCNT8 1
			(pin TSTCNT8 output)
			(conn TSTCNT8 TSTCNT8 ==> RAMBFIFO18_LOWER TSTCNT8)
		)
		(element TSTCNT11 1
			(pin TSTCNT11 output)
			(conn TSTCNT11 TSTCNT11 ==> RAMBFIFO18_LOWER TSTCNT11)
		)
		(element WRCOUNT0 1
			(pin WRCOUNT0 input)
			(conn WRCOUNT0 WRCOUNT0 <== RAMBFIFO18_LOWER WRCOUNT0)
		)
		(element RDCLKINV 3
			(pin RDCLK_B input)
			(pin RDCLK input)
			(pin OUT output)
			(cfg RDCLK_B RDCLK)
			(conn RDCLKINV OUT ==> RAMBFIFO18_LOWER RDCLK)
			(conn RDCLKINV RDCLK_B <== RDCLK RDCLK)
			(conn RDCLKINV RDCLK <== RDCLK RDCLK)
		)
		(element RDCOUNT5 1
			(pin RDCOUNT5 input)
			(conn RDCOUNT5 RDCOUNT5 <== RAMBFIFO18_LOWER RDCOUNT5)
		)
		(element DO_REG 0
			(cfg 1 0)
		)
		(element DATA_WIDTH 0
			(cfg 18 9 4)
		)
		(element EN_SYN 0
			(cfg FALSE TRUE)
		)
		(element FIRST_WORD_FALL_THROUGH 0
			(cfg FALSE TRUE)
		)
		(element TIEOFFREGCEAL 1
			(pin TIEOFFREGCEAL output)
			(conn TIEOFFREGCEAL TIEOFFREGCEAL ==> RAMBFIFO18_LOWER TIEOFFREGCEAL)
		)
		(element DIPB0 1
			(pin DIPB0 output)
			(conn DIPB0 DIPB0 ==> RAMBFIFO18_UPPER DIPB0)
		)
		(element WEB0 1
			(pin WEB0 output)
			(conn WEB0 WEB0 ==> RAMBFIFO18_UPPER WEB0)
		)
		(element WEB6 1
			(pin WEB6 output)
			(conn WEB6 WEB6 ==> RAMBFIFO18_UPPER WEB6)
		)
		(element WEA2 1
			(pin WEA2 output)
			(conn WEA2 WEA2 ==> RAMBFIFO18_UPPER WEA2)
		)
		(element ADDRA12 1
			(pin ADDRA12 output)
			(conn ADDRA12 ADDRA12 ==> RAMBFIFO18_UPPER ADDRA12)
		)
		(element ADDRA5 1
			(pin ADDRA5 output)
			(conn ADDRA5 ADDRA5 ==> RAMBFIFO18_UPPER ADDRA5)
		)
		(element DIB12 1
			(pin DIB12 output)
			(conn DIB12 DIB12 ==> RAMBFIFO18_UPPER DIB12)
		)
		(element ENB 1
			(pin ENB output)
			(conn ENB ENB ==> ENBINV ENB_B)
			(conn ENB ENB ==> ENBINV ENB)
		)
		(element DIA4 1
			(pin DIA4 output)
			(conn DIA4 DIA4 ==> RAMBFIFO18_UPPER DIA4)
		)
		(element ADDRB9 1
			(pin ADDRB9 output)
			(conn ADDRB9 ADDRB9 ==> RAMBFIFO18_UPPER ADDRB9)
		)
		(element DOA1 1
			(pin DOA1 input)
			(conn DOA1 DOA1 <== RAMBFIFO18_UPPER DOA1)
		)
		(element ADDRA10 1
			(pin ADDRA10 output)
			(conn ADDRA10 ADDRA10 ==> RAMBFIFO18_UPPER ADDRA10)
		)
		(element DOA11 1
			(pin DOA11 input)
			(conn DOA11 DOA11 <== RAMBFIFO18_UPPER DOA11)
		)
		(element ADDRA9 1
			(pin ADDRA9 output)
			(conn ADDRA9 ADDRA9 ==> RAMBFIFO18_UPPER ADDRA9)
		)
		(element DOB11 1
			(pin DOB11 input)
			(conn DOB11 DOB11 <== RAMBFIFO18_UPPER DOB11)
		)
		(element DOB3 1
			(pin DOB3 input)
			(conn DOB3 DOB3 <== RAMBFIFO18_UPPER DOB3)
		)
		(element REGCEB 1
			(pin REGCEB output)
			(conn REGCEB REGCEB ==> RAMBFIFO18_UPPER REGCEB)
		)
		(element DOA13 1
			(pin DOA13 input)
			(conn DOA13 DOA13 <== RAMBFIFO18_UPPER DOA13)
		)
		(element ADDRB13 1
			(pin ADDRB13 output)
			(conn ADDRB13 ADDRB13 ==> RAMBFIFO18_UPPER ADDRB13)
		)
		(element DOPA1 1
			(pin DOPA1 input)
			(conn DOPA1 DOPA1 <== RAMBFIFO18_UPPER DOPA1)
		)
		(element DOB13 1
			(pin DOB13 input)
			(conn DOB13 DOB13 <== RAMBFIFO18_UPPER DOB13)
		)
		(element CLKA 1
			(pin CLKA output)
			(conn CLKA CLKA ==> CLKAINV CLKA_B)
			(conn CLKA CLKA ==> CLKAINV CLKA)
		)
		(element ADDRB5 1
			(pin ADDRB5 output)
			(conn ADDRB5 ADDRB5 ==> RAMBFIFO18_UPPER ADDRB5)
		)
		(element DIA10 1
			(pin DIA10 output)
			(conn DIA10 DIA10 ==> RAMBFIFO18_UPPER DIA10)
		)
		(element DIA8 1
			(pin DIA8 output)
			(conn DIA8 DIA8 ==> RAMBFIFO18_UPPER DIA8)
		)
		(element CLKBINV 3
			(pin CLKB_B input)
			(pin CLKB input)
			(pin OUT output)
			(cfg CLKB_B CLKB)
			(conn CLKBINV OUT ==> RAMBFIFO18_UPPER CLKB)
			(conn CLKBINV CLKB_B <== CLKB CLKB)
			(conn CLKBINV CLKB <== CLKB CLKB)
		)
		(element DIB2 1
			(pin DIB2 output)
			(conn DIB2 DIB2 ==> RAMBFIFO18_UPPER DIB2)
		)
		(element REGCLKAINV 3
			(pin REGCLKA_B input)
			(pin REGCLKA input)
			(pin OUT output)
			(cfg REGCLKA_B REGCLKA)
			(conn REGCLKAINV OUT ==> RAMBFIFO18_UPPER REGCLKA)
			(conn REGCLKAINV REGCLKA_B <== REGCLKA REGCLKA)
			(conn REGCLKAINV REGCLKA <== REGCLKA REGCLKA)
		)
		(element ADDRA0 1
			(pin ADDRA0 output)
			(conn ADDRA0 ADDRA0 ==> RAMBFIFO18_UPPER ADDRA0)
		)
		(element DIB13 1
			(pin DIB13 output)
			(conn DIB13 DIB13 ==> RAMBFIFO18_UPPER DIB13)
		)
		(element DIA14 1
			(pin DIA14 output)
			(conn DIA14 DIA14 ==> RAMBFIFO18_UPPER DIA14)
		)
		(element DIB15 1
			(pin DIB15 output)
			(conn DIB15 DIB15 ==> RAMBFIFO18_UPPER DIB15)
		)
		(element REGCEA 1
			(pin REGCEA output)
			(conn REGCEA REGCEA ==> RAMBFIFO18_UPPER REGCEA)
		)
		(element DIB10 1
			(pin DIB10 output)
			(conn DIB10 DIB10 ==> RAMBFIFO18_UPPER DIB10)
		)
		(element DOB0 1
			(pin DOB0 input)
			(conn DOB0 DOB0 <== RAMBFIFO18_UPPER DOB0)
		)
		(element DOA9 1
			(pin DOA9 input)
			(conn DOA9 DOA9 <== RAMBFIFO18_UPPER DOA9)
		)
		(element WEA1 1
			(pin WEA1 output)
			(conn WEA1 WEA1 ==> RAMBFIFO18_UPPER WEA1)
		)
		(element REGCLKB 1
			(pin REGCLKB output)
			(conn REGCLKB REGCLKB ==> REGCLKBINV REGCLKB_B)
			(conn REGCLKB REGCLKB ==> REGCLKBINV REGCLKB)
		)
		(element ADDRA11 1
			(pin ADDRA11 output)
			(conn ADDRA11 ADDRA11 ==> RAMBFIFO18_UPPER ADDRA11)
		)
		(element ADDRB8 1
			(pin ADDRB8 output)
			(conn ADDRB8 ADDRB8 ==> RAMBFIFO18_UPPER ADDRB8)
		)
		(element DIA9 1
			(pin DIA9 output)
			(conn DIA9 DIA9 ==> RAMBFIFO18_UPPER DIA9)
		)
		(element DOA10 1
			(pin DOA10 input)
			(conn DOA10 DOA10 <== RAMBFIFO18_UPPER DOA10)
		)
		(element DIB11 1
			(pin DIB11 output)
			(conn DIB11 DIB11 ==> RAMBFIFO18_UPPER DIB11)
		)
		(element DIPA0 1
			(pin DIPA0 output)
			(conn DIPA0 DIPA0 ==> RAMBFIFO18_UPPER DIPA0)
		)
		(element DOA7 1
			(pin DOA7 input)
			(conn DOA7 DOA7 <== RAMBFIFO18_UPPER DOA7)
		)
		(element ADDRB12 1
			(pin ADDRB12 output)
			(conn ADDRB12 ADDRB12 ==> RAMBFIFO18_UPPER ADDRB12)
		)
		(element ENA 1
			(pin ENA output)
			(conn ENA ENA ==> ENAINV ENA_B)
			(conn ENA ENA ==> ENAINV ENA)
		)
		(element DOB9 1
			(pin DOB9 input)
			(conn DOB9 DOB9 <== RAMBFIFO18_UPPER DOB9)
		)
		(element WEB7 1
			(pin WEB7 output)
			(conn WEB7 WEB7 ==> RAMBFIFO18_UPPER WEB7)
		)
		(element DOB15 1
			(pin DOB15 input)
			(conn DOB15 DOB15 <== RAMBFIFO18_UPPER DOB15)
		)
		(element ADDRA8 1
			(pin ADDRA8 output)
			(conn ADDRA8 ADDRA8 ==> RAMBFIFO18_UPPER ADDRA8)
		)
		(element WEB4 1
			(pin WEB4 output)
			(conn WEB4 WEB4 ==> RAMBFIFO18_UPPER WEB4)
		)
		(element DOB7 1
			(pin DOB7 input)
			(conn DOB7 DOB7 <== RAMBFIFO18_UPPER DOB7)
		)
		(element ADDRB4 1
			(pin ADDRB4 output)
			(conn ADDRB4 ADDRB4 ==> RAMBFIFO18_UPPER ADDRB4)
		)
		(element DOB12 1
			(pin DOB12 input)
			(conn DOB12 DOB12 <== RAMBFIFO18_UPPER DOB12)
		)
		(element DIA7 1
			(pin DIA7 output)
			(conn DIA7 DIA7 ==> RAMBFIFO18_UPPER DIA7)
		)
		(element DIA11 1
			(pin DIA11 output)
			(conn DIA11 DIA11 ==> RAMBFIFO18_UPPER DIA11)
		)
		(element ENBINV 3
			(pin ENB_B input)
			(pin ENB input)
			(pin OUT output)
			(cfg ENB_B ENB)
			(conn ENBINV OUT ==> RAMBFIFO18_UPPER ENB)
			(conn ENBINV ENB_B <== ENB ENB)
			(conn ENBINV ENB <== ENB ENB)
		)
		(element SSRB 1
			(pin SSRB output)
			(conn SSRB SSRB ==> SSRBINV SSRB_B)
			(conn SSRB SSRB ==> SSRBINV SSRB)
		)
		(element DOPB1 1
			(pin DOPB1 input)
			(conn DOPB1 DOPB1 <== RAMBFIFO18_UPPER DOPB1)
		)
		(element DOB2 1
			(pin DOB2 input)
			(conn DOB2 DOB2 <== RAMBFIFO18_UPPER DOB2)
		)
		(element DOB14 1
			(pin DOB14 input)
			(conn DOB14 DOB14 <== RAMBFIFO18_UPPER DOB14)
		)
		(element WEB3 1
			(pin WEB3 output)
			(conn WEB3 WEB3 ==> RAMBFIFO18_UPPER WEB3)
		)
		(element DOA12 1
			(pin DOA12 input)
			(conn DOA12 DOA12 <== RAMBFIFO18_UPPER DOA12)
		)
		(element REGCLKA 1
			(pin REGCLKA output)
			(conn REGCLKA REGCLKA ==> REGCLKAINV REGCLKA_B)
			(conn REGCLKA REGCLKA ==> REGCLKAINV REGCLKA)
		)
		(element DOA4 1
			(pin DOA4 input)
			(conn DOA4 DOA4 <== RAMBFIFO18_UPPER DOA4)
		)
		(element DIA1 1
			(pin DIA1 output)
			(conn DIA1 DIA1 ==> RAMBFIFO18_UPPER DIA1)
		)
		(element DIA15 1
			(pin DIA15 output)
			(conn DIA15 DIA15 ==> RAMBFIFO18_UPPER DIA15)
		)
		(element ADDRA14 1
			(pin ADDRA14 output)
			(conn ADDRA14 ADDRA14 ==> RAMBFIFO18_UPPER ADDRA14)
		)
		(element CLKB 1
			(pin CLKB output)
			(conn CLKB CLKB ==> CLKBINV CLKB_B)
			(conn CLKB CLKB ==> CLKBINV CLKB)
		)
		(element ADDRB7 1
			(pin ADDRB7 output)
			(conn ADDRB7 ADDRB7 ==> RAMBFIFO18_UPPER ADDRB7)
		)
		(element ADDRB3 1
			(pin ADDRB3 output)
			(conn ADDRB3 ADDRB3 ==> RAMBFIFO18_UPPER ADDRB3)
		)
		(element SSRA 1
			(pin SSRA output)
			(conn SSRA SSRA ==> SSRAINV SSRA_B)
			(conn SSRA SSRA ==> SSRAINV SSRA)
		)
		(element DIA0 1
			(pin DIA0 output)
			(conn DIA0 DIA0 ==> RAMBFIFO18_UPPER DIA0)
		)
		(element DIB3 1
			(pin DIB3 output)
			(conn DIB3 DIB3 ==> RAMBFIFO18_UPPER DIB3)
		)
		(element ADDRA3 1
			(pin ADDRA3 output)
			(conn ADDRA3 ADDRA3 ==> RAMBFIFO18_UPPER ADDRA3)
		)
		(element DOB6 1
			(pin DOB6 input)
			(conn DOB6 DOB6 <== RAMBFIFO18_UPPER DOB6)
		)
		(element DIPA1 1
			(pin DIPA1 output)
			(conn DIPA1 DIPA1 ==> RAMBFIFO18_UPPER DIPA1)
		)
		(element DOB1 1
			(pin DOB1 input)
			(conn DOB1 DOB1 <== RAMBFIFO18_UPPER DOB1)
		)
		(element ENAINV 3
			(pin ENA_B input)
			(pin ENA input)
			(pin OUT output)
			(cfg ENA_B ENA)
			(conn ENAINV OUT ==> RAMBFIFO18_UPPER ENA)
			(conn ENAINV ENA_B <== ENA ENA)
			(conn ENAINV ENA <== ENA ENA)
		)
		(element DIB14 1
			(pin DIB14 output)
			(conn DIB14 DIB14 ==> RAMBFIFO18_UPPER DIB14)
		)
		(element DIB8 1
			(pin DIB8 output)
			(conn DIB8 DIB8 ==> RAMBFIFO18_UPPER DIB8)
		)
		(element DIA6 1
			(pin DIA6 output)
			(conn DIA6 DIA6 ==> RAMBFIFO18_UPPER DIA6)
		)
		(element DOA15 1
			(pin DOA15 input)
			(conn DOA15 DOA15 <== RAMBFIFO18_UPPER DOA15)
		)
		(element DIB4 1
			(pin DIB4 output)
			(conn DIB4 DIB4 ==> RAMBFIFO18_UPPER DIB4)
		)
		(element DIB0 1
			(pin DIB0 output)
			(conn DIB0 DIB0 ==> RAMBFIFO18_UPPER DIB0)
		)
		(element DOA8 1
			(pin DOA8 input)
			(conn DOA8 DOA8 <== RAMBFIFO18_UPPER DOA8)
		)
		(element DIA2 1
			(pin DIA2 output)
			(conn DIA2 DIA2 ==> RAMBFIFO18_UPPER DIA2)
		)
		(element ADDRB11 1
			(pin ADDRB11 output)
			(conn ADDRB11 ADDRB11 ==> RAMBFIFO18_UPPER ADDRB11)
		)
		(element ADDRB6 1
			(pin ADDRB6 output)
			(conn ADDRB6 ADDRB6 ==> RAMBFIFO18_UPPER ADDRB6)
		)
		(element CLKAINV 3
			(pin CLKA_B input)
			(pin CLKA input)
			(pin OUT output)
			(cfg CLKA_B CLKA)
			(conn CLKAINV OUT ==> RAMBFIFO18_UPPER CLKA)
			(conn CLKAINV CLKA_B <== CLKA CLKA)
			(conn CLKAINV CLKA <== CLKA CLKA)
		)
		(element DOA0 1
			(pin DOA0 input)
			(conn DOA0 DOA0 <== RAMBFIFO18_UPPER DOA0)
		)
		(element DOB5 1
			(pin DOB5 input)
			(conn DOB5 DOB5 <== RAMBFIFO18_UPPER DOB5)
		)
		(element DOPA0 1
			(pin DOPA0 input)
			(conn DOPA0 DOPA0 <== RAMBFIFO18_UPPER DOPA0)
		)
		(element ADDRA7 1
			(pin ADDRA7 output)
			(conn ADDRA7 ADDRA7 ==> RAMBFIFO18_UPPER ADDRA7)
		)
		(element DIB9 1
			(pin DIB9 output)
			(conn DIB9 DIB9 ==> RAMBFIFO18_UPPER DIB9)
		)
		(element DOA2 1
			(pin DOA2 input)
			(conn DOA2 DOA2 <== RAMBFIFO18_UPPER DOA2)
		)
		(element DIB7 1
			(pin DIB7 output)
			(conn DIB7 DIB7 ==> RAMBFIFO18_UPPER DIB7)
		)
		(element DIA12 1
			(pin DIA12 output)
			(conn DIA12 DIA12 ==> RAMBFIFO18_UPPER DIA12)
		)
		(element SSRBINV 3
			(pin SSRB_B input)
			(pin SSRB input)
			(pin OUT output)
			(cfg SSRB_B SSRB)
			(conn SSRBINV OUT ==> RAMBFIFO18_UPPER SSRB)
			(conn SSRBINV SSRB_B <== SSRB SSRB)
			(conn SSRBINV SSRB <== SSRB SSRB)
		)
		(element ADDRB1 1
			(pin ADDRB1 output)
			(conn ADDRB1 ADDRB1 ==> RAMBFIFO18_UPPER ADDRB1)
		)
		(element WEA0 1
			(pin WEA0 output)
			(conn WEA0 WEA0 ==> RAMBFIFO18_UPPER WEA0)
		)
		(element DIA5 1
			(pin DIA5 output)
			(conn DIA5 DIA5 ==> RAMBFIFO18_UPPER DIA5)
		)
		(element ADDRA4 1
			(pin ADDRA4 output)
			(conn ADDRA4 ADDRA4 ==> RAMBFIFO18_UPPER ADDRA4)
		)
		(element ADDRA13 1
			(pin ADDRA13 output)
			(conn ADDRA13 ADDRA13 ==> RAMBFIFO18_UPPER ADDRA13)
		)
		(element REGCLKBINV 3
			(pin REGCLKB_B input)
			(pin REGCLKB input)
			(pin OUT output)
			(cfg REGCLKB_B REGCLKB)
			(conn REGCLKBINV OUT ==> RAMBFIFO18_UPPER REGCLKB)
			(conn REGCLKBINV REGCLKB_B <== REGCLKB REGCLKB)
			(conn REGCLKBINV REGCLKB <== REGCLKB REGCLKB)
		)
		(element SSRAINV 3
			(pin SSRA_B input)
			(pin SSRA input)
			(pin OUT output)
			(cfg SSRA_B SSRA)
			(conn SSRAINV OUT ==> RAMBFIFO18_UPPER SSRA)
			(conn SSRAINV SSRA_B <== SSRA SSRA)
			(conn SSRAINV SSRA <== SSRA SSRA)
		)
		(element DIA3 1
			(pin DIA3 output)
			(conn DIA3 DIA3 ==> RAMBFIFO18_UPPER DIA3)
		)
		(element DOA5 1
			(pin DOA5 input)
			(conn DOA5 DOA5 <== RAMBFIFO18_UPPER DOA5)
		)
		(element ADDRB2 1
			(pin ADDRB2 output)
			(conn ADDRB2 ADDRB2 ==> RAMBFIFO18_UPPER ADDRB2)
		)
		(element WEA3 1
			(pin WEA3 output)
			(conn WEA3 WEA3 ==> RAMBFIFO18_UPPER WEA3)
		)
		(element WEB1 1
			(pin WEB1 output)
			(conn WEB1 WEB1 ==> RAMBFIFO18_UPPER WEB1)
		)
		(element DOPB0 1
			(pin DOPB0 input)
			(conn DOPB0 DOPB0 <== RAMBFIFO18_UPPER DOPB0)
		)
		(element ADDRA6 1
			(pin ADDRA6 output)
			(conn ADDRA6 ADDRA6 ==> RAMBFIFO18_UPPER ADDRA6)
		)
		(element DIPB1 1
			(pin DIPB1 output)
			(conn DIPB1 DIPB1 ==> RAMBFIFO18_UPPER DIPB1)
		)
		(element DIB1 1
			(pin DIB1 output)
			(conn DIB1 DIB1 ==> RAMBFIFO18_UPPER DIB1)
		)
		(element WEB2 1
			(pin WEB2 output)
			(conn WEB2 WEB2 ==> RAMBFIFO18_UPPER WEB2)
		)
		(element DOA3 1
			(pin DOA3 input)
			(conn DOA3 DOA3 <== RAMBFIFO18_UPPER DOA3)
		)
		(element DOB4 1
			(pin DOB4 input)
			(conn DOB4 DOB4 <== RAMBFIFO18_UPPER DOB4)
		)
		(element DOB8 1
			(pin DOB8 input)
			(conn DOB8 DOB8 <== RAMBFIFO18_UPPER DOB8)
		)
		(element DIA13 1
			(pin DIA13 output)
			(conn DIA13 DIA13 ==> RAMBFIFO18_UPPER DIA13)
		)
		(element WEB5 1
			(pin WEB5 output)
			(conn WEB5 WEB5 ==> RAMBFIFO18_UPPER WEB5)
		)
		(element DOA14 1
			(pin DOA14 input)
			(conn DOA14 DOA14 <== RAMBFIFO18_UPPER DOA14)
		)
		(element ADDRA2 1
			(pin ADDRA2 output)
			(conn ADDRA2 ADDRA2 ==> RAMBFIFO18_UPPER ADDRA2)
		)
		(element DIB5 1
			(pin DIB5 output)
			(conn DIB5 DIB5 ==> RAMBFIFO18_UPPER DIB5)
		)
		(element ADDRA1 1
			(pin ADDRA1 output)
			(conn ADDRA1 ADDRA1 ==> RAMBFIFO18_UPPER ADDRA1)
		)
		(element RAMBFIFO18_UPPER 124 # BEL
			(pin WEB7 input)
			(pin WEB6 input)
			(pin WEB5 input)
			(pin WEB4 input)
			(pin WEB3 input)
			(pin WEB2 input)
			(pin WEB1 input)
			(pin WEB0 input)
			(pin WEA3 input)
			(pin WEA2 input)
			(pin WEA1 input)
			(pin WEA0 input)
			(pin SSRB input)
			(pin SSRA input)
			(pin REGCLKB input)
			(pin REGCLKA input)
			(pin REGCEB input)
			(pin REGCEA input)
			(pin ENB input)
			(pin ENA input)
			(pin DOPB1 output)
			(pin DOPB0 output)
			(pin DOPA1 output)
			(pin DOPA0 output)
			(pin DOB15 output)
			(pin DOB14 output)
			(pin DOB13 output)
			(pin DOB12 output)
			(pin DOB11 output)
			(pin DOB10 output)
			(pin DOB9 output)
			(pin DOB8 output)
			(pin DOB7 output)
			(pin DOB6 output)
			(pin DOB5 output)
			(pin DOB4 output)
			(pin DOB3 output)
			(pin DOB2 output)
			(pin DOB1 output)
			(pin DOB0 output)
			(pin DOA15 output)
			(pin DOA14 output)
			(pin DOA13 output)
			(pin DOA12 output)
			(pin DOA11 output)
			(pin DOA10 output)
			(pin DOA9 output)
			(pin DOA8 output)
			(pin DOA7 output)
			(pin DOA6 output)
			(pin DOA5 output)
			(pin DOA4 output)
			(pin DOA3 output)
			(pin DOA2 output)
			(pin DOA1 output)
			(pin DOA0 output)
			(pin DIPB1 input)
			(pin DIPB0 input)
			(pin DIPA1 input)
			(pin DIPA0 input)
			(pin DIB15 input)
			(pin DIB14 input)
			(pin DIB13 input)
			(pin DIB12 input)
			(pin DIB11 input)
			(pin DIB10 input)
			(pin DIB9 input)
			(pin DIB8 input)
			(pin DIB7 input)
			(pin DIB6 input)
			(pin DIB5 input)
			(pin DIB4 input)
			(pin DIB3 input)
			(pin DIB2 input)
			(pin DIB1 input)
			(pin DIB0 input)
			(pin DIA15 input)
			(pin DIA14 input)
			(pin DIA13 input)
			(pin DIA12 input)
			(pin DIA11 input)
			(pin DIA10 input)
			(pin DIA9 input)
			(pin DIA8 input)
			(pin DIA7 input)
			(pin DIA6 input)
			(pin DIA5 input)
			(pin DIA4 input)
			(pin DIA3 input)
			(pin DIA2 input)
			(pin DIA1 input)
			(pin DIA0 input)
			(pin CLKB input)
			(pin CLKA input)
			(pin ADDRB14 input)
			(pin ADDRB13 input)
			(pin ADDRB12 input)
			(pin ADDRB11 input)
			(pin ADDRB10 input)
			(pin ADDRB9 input)
			(pin ADDRB8 input)
			(pin ADDRB7 input)
			(pin ADDRB6 input)
			(pin ADDRB5 input)
			(pin ADDRB4 input)
			(pin ADDRB3 input)
			(pin ADDRB2 input)
			(pin ADDRB1 input)
			(pin ADDRB0 input)
			(pin ADDRA14 input)
			(pin ADDRA13 input)
			(pin ADDRA12 input)
			(pin ADDRA11 input)
			(pin ADDRA10 input)
			(pin ADDRA9 input)
			(pin ADDRA8 input)
			(pin ADDRA7 input)
			(pin ADDRA6 input)
			(pin ADDRA5 input)
			(pin ADDRA4 input)
			(pin ADDRA3 input)
			(pin ADDRA2 input)
			(pin ADDRA1 input)
			(pin ADDRA0 input)
			(conn RAMBFIFO18_UPPER DOPB1 ==> DOPB1 DOPB1)
			(conn RAMBFIFO18_UPPER DOPB0 ==> DOPB0 DOPB0)
			(conn RAMBFIFO18_UPPER DOPA1 ==> DOPA1 DOPA1)
			(conn RAMBFIFO18_UPPER DOPA0 ==> DOPA0 DOPA0)
			(conn RAMBFIFO18_UPPER DOB15 ==> DOB15 DOB15)
			(conn RAMBFIFO18_UPPER DOB14 ==> DOB14 DOB14)
			(conn RAMBFIFO18_UPPER DOB13 ==> DOB13 DOB13)
			(conn RAMBFIFO18_UPPER DOB12 ==> DOB12 DOB12)
			(conn RAMBFIFO18_UPPER DOB11 ==> DOB11 DOB11)
			(conn RAMBFIFO18_UPPER DOB10 ==> DOB10 DOB10)
			(conn RAMBFIFO18_UPPER DOB9 ==> DOB9 DOB9)
			(conn RAMBFIFO18_UPPER DOB8 ==> DOB8 DOB8)
			(conn RAMBFIFO18_UPPER DOB7 ==> DOB7 DOB7)
			(conn RAMBFIFO18_UPPER DOB6 ==> DOB6 DOB6)
			(conn RAMBFIFO18_UPPER DOB5 ==> DOB5 DOB5)
			(conn RAMBFIFO18_UPPER DOB4 ==> DOB4 DOB4)
			(conn RAMBFIFO18_UPPER DOB3 ==> DOB3 DOB3)
			(conn RAMBFIFO18_UPPER DOB2 ==> DOB2 DOB2)
			(conn RAMBFIFO18_UPPER DOB1 ==> DOB1 DOB1)
			(conn RAMBFIFO18_UPPER DOB0 ==> DOB0 DOB0)
			(conn RAMBFIFO18_UPPER DOA15 ==> DOA15 DOA15)
			(conn RAMBFIFO18_UPPER DOA14 ==> DOA14 DOA14)
			(conn RAMBFIFO18_UPPER DOA13 ==> DOA13 DOA13)
			(conn RAMBFIFO18_UPPER DOA12 ==> DOA12 DOA12)
			(conn RAMBFIFO18_UPPER DOA11 ==> DOA11 DOA11)
			(conn RAMBFIFO18_UPPER DOA10 ==> DOA10 DOA10)
			(conn RAMBFIFO18_UPPER DOA9 ==> DOA9 DOA9)
			(conn RAMBFIFO18_UPPER DOA8 ==> DOA8 DOA8)
			(conn RAMBFIFO18_UPPER DOA7 ==> DOA7 DOA7)
			(conn RAMBFIFO18_UPPER DOA6 ==> DOA6 DOA6)
			(conn RAMBFIFO18_UPPER DOA5 ==> DOA5 DOA5)
			(conn RAMBFIFO18_UPPER DOA4 ==> DOA4 DOA4)
			(conn RAMBFIFO18_UPPER DOA3 ==> DOA3 DOA3)
			(conn RAMBFIFO18_UPPER DOA2 ==> DOA2 DOA2)
			(conn RAMBFIFO18_UPPER DOA1 ==> DOA1 DOA1)
			(conn RAMBFIFO18_UPPER DOA0 ==> DOA0 DOA0)
			(conn RAMBFIFO18_UPPER WEB7 <== WEB7 WEB7)
			(conn RAMBFIFO18_UPPER WEB6 <== WEB6 WEB6)
			(conn RAMBFIFO18_UPPER WEB5 <== WEB5 WEB5)
			(conn RAMBFIFO18_UPPER WEB4 <== WEB4 WEB4)
			(conn RAMBFIFO18_UPPER WEB3 <== WEB3 WEB3)
			(conn RAMBFIFO18_UPPER WEB2 <== WEB2 WEB2)
			(conn RAMBFIFO18_UPPER WEB1 <== WEB1 WEB1)
			(conn RAMBFIFO18_UPPER WEB0 <== WEB0 WEB0)
			(conn RAMBFIFO18_UPPER WEA3 <== WEA3 WEA3)
			(conn RAMBFIFO18_UPPER WEA2 <== WEA2 WEA2)
			(conn RAMBFIFO18_UPPER WEA1 <== WEA1 WEA1)
			(conn RAMBFIFO18_UPPER WEA0 <== WEA0 WEA0)
			(conn RAMBFIFO18_UPPER SSRB <== SSRBINV OUT)
			(conn RAMBFIFO18_UPPER SSRA <== SSRAINV OUT)
			(conn RAMBFIFO18_UPPER REGCLKB <== REGCLKBINV OUT)
			(conn RAMBFIFO18_UPPER REGCLKA <== REGCLKAINV OUT)
			(conn RAMBFIFO18_UPPER REGCEB <== REGCEB REGCEB)
			(conn RAMBFIFO18_UPPER REGCEA <== REGCEA REGCEA)
			(conn RAMBFIFO18_UPPER ENB <== ENBINV OUT)
			(conn RAMBFIFO18_UPPER ENA <== ENAINV OUT)
			(conn RAMBFIFO18_UPPER DIPB1 <== DIPB1 DIPB1)
			(conn RAMBFIFO18_UPPER DIPB0 <== DIPB0 DIPB0)
			(conn RAMBFIFO18_UPPER DIPA1 <== DIPA1 DIPA1)
			(conn RAMBFIFO18_UPPER DIPA0 <== DIPA0 DIPA0)
			(conn RAMBFIFO18_UPPER DIB15 <== DIB15 DIB15)
			(conn RAMBFIFO18_UPPER DIB14 <== DIB14 DIB14)
			(conn RAMBFIFO18_UPPER DIB13 <== DIB13 DIB13)
			(conn RAMBFIFO18_UPPER DIB12 <== DIB12 DIB12)
			(conn RAMBFIFO18_UPPER DIB11 <== DIB11 DIB11)
			(conn RAMBFIFO18_UPPER DIB10 <== DIB10 DIB10)
			(conn RAMBFIFO18_UPPER DIB9 <== DIB9 DIB9)
			(conn RAMBFIFO18_UPPER DIB8 <== DIB8 DIB8)
			(conn RAMBFIFO18_UPPER DIB7 <== DIB7 DIB7)
			(conn RAMBFIFO18_UPPER DIB6 <== DIB6 DIB6)
			(conn RAMBFIFO18_UPPER DIB5 <== DIB5 DIB5)
			(conn RAMBFIFO18_UPPER DIB4 <== DIB4 DIB4)
			(conn RAMBFIFO18_UPPER DIB3 <== DIB3 DIB3)
			(conn RAMBFIFO18_UPPER DIB2 <== DIB2 DIB2)
			(conn RAMBFIFO18_UPPER DIB1 <== DIB1 DIB1)
			(conn RAMBFIFO18_UPPER DIB0 <== DIB0 DIB0)
			(conn RAMBFIFO18_UPPER DIA15 <== DIA15 DIA15)
			(conn RAMBFIFO18_UPPER DIA14 <== DIA14 DIA14)
			(conn RAMBFIFO18_UPPER DIA13 <== DIA13 DIA13)
			(conn RAMBFIFO18_UPPER DIA12 <== DIA12 DIA12)
			(conn RAMBFIFO18_UPPER DIA11 <== DIA11 DIA11)
			(conn RAMBFIFO18_UPPER DIA10 <== DIA10 DIA10)
			(conn RAMBFIFO18_UPPER DIA9 <== DIA9 DIA9)
			(conn RAMBFIFO18_UPPER DIA8 <== DIA8 DIA8)
			(conn RAMBFIFO18_UPPER DIA7 <== DIA7 DIA7)
			(conn RAMBFIFO18_UPPER DIA6 <== DIA6 DIA6)
			(conn RAMBFIFO18_UPPER DIA5 <== DIA5 DIA5)
			(conn RAMBFIFO18_UPPER DIA4 <== DIA4 DIA4)
			(conn RAMBFIFO18_UPPER DIA3 <== DIA3 DIA3)
			(conn RAMBFIFO18_UPPER DIA2 <== DIA2 DIA2)
			(conn RAMBFIFO18_UPPER DIA1 <== DIA1 DIA1)
			(conn RAMBFIFO18_UPPER DIA0 <== DIA0 DIA0)
			(conn RAMBFIFO18_UPPER CLKB <== CLKBINV OUT)
			(conn RAMBFIFO18_UPPER CLKA <== CLKAINV OUT)
			(conn RAMBFIFO18_UPPER ADDRB14 <== ADDRB14 ADDRB14)
			(conn RAMBFIFO18_UPPER ADDRB13 <== ADDRB13 ADDRB13)
			(conn RAMBFIFO18_UPPER ADDRB12 <== ADDRB12 ADDRB12)
			(conn RAMBFIFO18_UPPER ADDRB11 <== ADDRB11 ADDRB11)
			(conn RAMBFIFO18_UPPER ADDRB10 <== ADDRB10 ADDRB10)
			(conn RAMBFIFO18_UPPER ADDRB9 <== ADDRB9 ADDRB9)
			(conn RAMBFIFO18_UPPER ADDRB8 <== ADDRB8 ADDRB8)
			(conn RAMBFIFO18_UPPER ADDRB7 <== ADDRB7 ADDRB7)
			(conn RAMBFIFO18_UPPER ADDRB6 <== ADDRB6 ADDRB6)
			(conn RAMBFIFO18_UPPER ADDRB5 <== ADDRB5 ADDRB5)
			(conn RAMBFIFO18_UPPER ADDRB4 <== ADDRB4 ADDRB4)
			(conn RAMBFIFO18_UPPER ADDRB3 <== ADDRB3 ADDRB3)
			(conn RAMBFIFO18_UPPER ADDRB2 <== ADDRB2 ADDRB2)
			(conn RAMBFIFO18_UPPER ADDRB1 <== ADDRB1 ADDRB1)
			(conn RAMBFIFO18_UPPER ADDRB0 <== ADDRB0 ADDRB0)
			(conn RAMBFIFO18_UPPER ADDRA14 <== ADDRA14 ADDRA14)
			(conn RAMBFIFO18_UPPER ADDRA13 <== ADDRA13 ADDRA13)
			(conn RAMBFIFO18_UPPER ADDRA12 <== ADDRA12 ADDRA12)
			(conn RAMBFIFO18_UPPER ADDRA11 <== ADDRA11 ADDRA11)
			(conn RAMBFIFO18_UPPER ADDRA10 <== ADDRA10 ADDRA10)
			(conn RAMBFIFO18_UPPER ADDRA9 <== ADDRA9 ADDRA9)
			(conn RAMBFIFO18_UPPER ADDRA8 <== ADDRA8 ADDRA8)
			(conn RAMBFIFO18_UPPER ADDRA7 <== ADDRA7 ADDRA7)
			(conn RAMBFIFO18_UPPER ADDRA6 <== ADDRA6 ADDRA6)
			(conn RAMBFIFO18_UPPER ADDRA5 <== ADDRA5 ADDRA5)
			(conn RAMBFIFO18_UPPER ADDRA4 <== ADDRA4 ADDRA4)
			(conn RAMBFIFO18_UPPER ADDRA3 <== ADDRA3 ADDRA3)
			(conn RAMBFIFO18_UPPER ADDRA2 <== ADDRA2 ADDRA2)
			(conn RAMBFIFO18_UPPER ADDRA1 <== ADDRA1 ADDRA1)
			(conn RAMBFIFO18_UPPER ADDRA0 <== ADDRA0 ADDRA0)
		)
		(element ADDRB0 1
			(pin ADDRB0 output)
			(conn ADDRB0 ADDRB0 ==> RAMBFIFO18_UPPER ADDRB0)
		)
		(element ADDRB14 1
			(pin ADDRB14 output)
			(conn ADDRB14 ADDRB14 ==> RAMBFIFO18_UPPER ADDRB14)
		)
		(element DOB10 1
			(pin DOB10 input)
			(conn DOB10 DOB10 <== RAMBFIFO18_UPPER DOB10)
		)
		(element ADDRB10 1
			(pin ADDRB10 output)
			(conn ADDRB10 ADDRB10 ==> RAMBFIFO18_UPPER ADDRB10)
		)
		(element DOA6 1
			(pin DOA6 input)
			(conn DOA6 DOA6 <== RAMBFIFO18_UPPER DOA6)
		)
		(element DIB6 1
			(pin DIB6 output)
			(conn DIB6 DIB6 ==> RAMBFIFO18_UPPER DIB6)
		)
		(element DOA_REG 0
			(cfg 1 0)
		)
		(element DOB_REG 0
			(cfg 1 0)
		)
		(element READ_WIDTH_A 0
			(cfg 18 9 4 2 1 0)
		)
		(element READ_WIDTH_B 0
			(cfg 18 9 4 2 1 0)
		)
		(element WRITE_WIDTH_A 0
			(cfg 18 9 4 2 1 0)
		)
		(element WRITE_WIDTH_B 0
			(cfg 18 9 4 2 1 0)
		)
		(element WRITE_MODE_A 0
			(cfg WRITE_FIRST READ_FIRST NO_CHANGE)
		)
		(element WRITE_MODE_B 0
			(cfg WRITE_FIRST READ_FIRST NO_CHANGE)
		)
		(element SAVEDATA 0
			(cfg FALSE TRUE)
		)
	)
	(primitive_def RAMBFIFO18_36 281 300
		(pin WRENU WRENU input)
		(pin WREN WREN input)
		(pin WRCLKU WRCLKU input)
		(pin WRCLK WRCLK input)
		(pin WRADDRU14 WRADDRU14 input)
		(pin WRADDRU13 WRADDRU13 input)
		(pin WRADDRU12 WRADDRU12 input)
		(pin WRADDRU11 WRADDRU11 input)
		(pin WRADDRU10 WRADDRU10 input)
		(pin WRADDRU9 WRADDRU9 input)
		(pin WRADDRU8 WRADDRU8 input)
		(pin WRADDRU7 WRADDRU7 input)
		(pin WRADDRU6 WRADDRU6 input)
		(pin WRADDRU5 WRADDRU5 input)
		(pin WRADDRU4 WRADDRU4 input)
		(pin WRADDRU3 WRADDRU3 input)
		(pin WRADDRU2 WRADDRU2 input)
		(pin WRADDRU1 WRADDRU1 input)
		(pin WRADDRU0 WRADDRU0 input)
		(pin WEU7 WEU7 input)
		(pin WEU6 WEU6 input)
		(pin WEU5 WEU5 input)
		(pin WEU4 WEU4 input)
		(pin WEU3 WEU3 input)
		(pin WEU2 WEU2 input)
		(pin WEU1 WEU1 input)
		(pin WEU0 WEU0 input)
		(pin TSTWROS12 TSTWROS12 input)
		(pin TSTWROS11 TSTWROS11 input)
		(pin TSTWROS10 TSTWROS10 input)
		(pin TSTWROS9 TSTWROS9 input)
		(pin TSTWROS8 TSTWROS8 input)
		(pin TSTWROS7 TSTWROS7 input)
		(pin TSTWROS6 TSTWROS6 input)
		(pin TSTWROS5 TSTWROS5 input)
		(pin TSTWROS4 TSTWROS4 input)
		(pin TSTWROS3 TSTWROS3 input)
		(pin TSTWROS2 TSTWROS2 input)
		(pin TSTWROS1 TSTWROS1 input)
		(pin TSTWROS0 TSTWROS0 input)
		(pin TSTWRCNTOFF TSTWRCNTOFF input)
		(pin TSTRDOS12 TSTRDOS12 input)
		(pin TSTRDOS11 TSTRDOS11 input)
		(pin TSTRDOS10 TSTRDOS10 input)
		(pin TSTRDOS9 TSTRDOS9 input)
		(pin TSTRDOS8 TSTRDOS8 input)
		(pin TSTRDOS7 TSTRDOS7 input)
		(pin TSTRDOS6 TSTRDOS6 input)
		(pin TSTRDOS5 TSTRDOS5 input)
		(pin TSTRDOS4 TSTRDOS4 input)
		(pin TSTRDOS3 TSTRDOS3 input)
		(pin TSTRDOS2 TSTRDOS2 input)
		(pin TSTRDOS1 TSTRDOS1 input)
		(pin TSTRDOS0 TSTRDOS0 input)
		(pin TSTRDCNTOFF TSTRDCNTOFF input)
		(pin TSTOFF TSTOFF input)
		(pin TSTFLAGIN TSTFLAGIN input)
		(pin TSTCNT12 TSTCNT12 input)
		(pin TSTCNT11 TSTCNT11 input)
		(pin TSTCNT10 TSTCNT10 input)
		(pin TSTCNT9 TSTCNT9 input)
		(pin TSTCNT8 TSTCNT8 input)
		(pin TSTCNT7 TSTCNT7 input)
		(pin TSTCNT6 TSTCNT6 input)
		(pin TSTCNT5 TSTCNT5 input)
		(pin TSTCNT4 TSTCNT4 input)
		(pin TSTCNT3 TSTCNT3 input)
		(pin TSTCNT2 TSTCNT2 input)
		(pin TSTCNT1 TSTCNT1 input)
		(pin TSTCNT0 TSTCNT0 input)
		(pin TIEOFFWEAU3 TIEOFFWEAU3 input)
		(pin TIEOFFWEAU2 TIEOFFWEAU2 input)
		(pin TIEOFFWEAU1 TIEOFFWEAU1 input)
		(pin TIEOFFWEAU0 TIEOFFWEAU0 input)
		(pin TIEOFFWEAL3 TIEOFFWEAL3 input)
		(pin TIEOFFWEAL2 TIEOFFWEAL2 input)
		(pin TIEOFFWEAL1 TIEOFFWEAL1 input)
		(pin TIEOFFWEAL0 TIEOFFWEAL0 input)
		(pin TIEOFFSSRBU TIEOFFSSRBU input)
		(pin TIEOFFSSRBL TIEOFFSSRBL input)
		(pin SSRU SSRU input)
		(pin RST RST input)
		(pin REGCEU REGCEU input)
		(pin RDRCLKU RDRCLKU input)
		(pin RDRCLK RDRCLK input)
		(pin RDENU RDENU input)
		(pin RDEN RDEN input)
		(pin RDCLKU RDCLKU input)
		(pin RDCLK RDCLK input)
		(pin RDADDRU14 RDADDRU14 input)
		(pin RDADDRU13 RDADDRU13 input)
		(pin RDADDRU12 RDADDRU12 input)
		(pin RDADDRU11 RDADDRU11 input)
		(pin RDADDRU10 RDADDRU10 input)
		(pin RDADDRU9 RDADDRU9 input)
		(pin RDADDRU8 RDADDRU8 input)
		(pin RDADDRU7 RDADDRU7 input)
		(pin RDADDRU6 RDADDRU6 input)
		(pin RDADDRU5 RDADDRU5 input)
		(pin RDADDRU4 RDADDRU4 input)
		(pin RDADDRU3 RDADDRU3 input)
		(pin RDADDRU2 RDADDRU2 input)
		(pin RDADDRU1 RDADDRU1 input)
		(pin RDADDRU0 RDADDRU0 input)
		(pin DIU31 DIU31 input)
		(pin DIU30 DIU30 input)
		(pin DIU29 DIU29 input)
		(pin DIU28 DIU28 input)
		(pin DIU27 DIU27 input)
		(pin DIU26 DIU26 input)
		(pin DIU25 DIU25 input)
		(pin DIU24 DIU24 input)
		(pin DIU23 DIU23 input)
		(pin DIU22 DIU22 input)
		(pin DIU21 DIU21 input)
		(pin DIU20 DIU20 input)
		(pin DIU19 DIU19 input)
		(pin DIU18 DIU18 input)
		(pin DIU17 DIU17 input)
		(pin DIU16 DIU16 input)
		(pin DIU15 DIU15 input)
		(pin DIU14 DIU14 input)
		(pin DIU13 DIU13 input)
		(pin DIU12 DIU12 input)
		(pin DIU11 DIU11 input)
		(pin DIU10 DIU10 input)
		(pin DIU9 DIU9 input)
		(pin DIU8 DIU8 input)
		(pin DIU7 DIU7 input)
		(pin DIU6 DIU6 input)
		(pin DIU5 DIU5 input)
		(pin DIU4 DIU4 input)
		(pin DIU3 DIU3 input)
		(pin DIU2 DIU2 input)
		(pin DIU1 DIU1 input)
		(pin DIU0 DIU0 input)
		(pin DIPU3 DIPU3 input)
		(pin DIPU2 DIPU2 input)
		(pin DIPU1 DIPU1 input)
		(pin DIPU0 DIPU0 input)
		(pin DIP3 DIP3 input)
		(pin DIP2 DIP2 input)
		(pin DIP1 DIP1 input)
		(pin DIP0 DIP0 input)
		(pin DI31 DI31 input)
		(pin DI30 DI30 input)
		(pin DI29 DI29 input)
		(pin DI28 DI28 input)
		(pin DI27 DI27 input)
		(pin DI26 DI26 input)
		(pin DI25 DI25 input)
		(pin DI24 DI24 input)
		(pin DI23 DI23 input)
		(pin DI22 DI22 input)
		(pin DI21 DI21 input)
		(pin DI20 DI20 input)
		(pin DI19 DI19 input)
		(pin DI18 DI18 input)
		(pin DI17 DI17 input)
		(pin DI16 DI16 input)
		(pin DI15 DI15 input)
		(pin DI14 DI14 input)
		(pin DI13 DI13 input)
		(pin DI12 DI12 input)
		(pin DI11 DI11 input)
		(pin DI10 DI10 input)
		(pin DI9 DI9 input)
		(pin DI8 DI8 input)
		(pin DI7 DI7 input)
		(pin DI6 DI6 input)
		(pin DI5 DI5 input)
		(pin DI4 DI4 input)
		(pin DI3 DI3 input)
		(pin DI2 DI2 input)
		(pin DI1 DI1 input)
		(pin DI0 DI0 input)
		(pin WRERR WRERR output)
		(pin WRCOUNT12 WRCOUNT12 output)
		(pin WRCOUNT11 WRCOUNT11 output)
		(pin WRCOUNT10 WRCOUNT10 output)
		(pin WRCOUNT9 WRCOUNT9 output)
		(pin WRCOUNT8 WRCOUNT8 output)
		(pin WRCOUNT7 WRCOUNT7 output)
		(pin WRCOUNT6 WRCOUNT6 output)
		(pin WRCOUNT5 WRCOUNT5 output)
		(pin WRCOUNT4 WRCOUNT4 output)
		(pin WRCOUNT3 WRCOUNT3 output)
		(pin WRCOUNT2 WRCOUNT2 output)
		(pin WRCOUNT1 WRCOUNT1 output)
		(pin WRCOUNT0 WRCOUNT0 output)
		(pin RDERR RDERR output)
		(pin RDCOUNT12 RDCOUNT12 output)
		(pin RDCOUNT11 RDCOUNT11 output)
		(pin RDCOUNT10 RDCOUNT10 output)
		(pin RDCOUNT9 RDCOUNT9 output)
		(pin RDCOUNT8 RDCOUNT8 output)
		(pin RDCOUNT7 RDCOUNT7 output)
		(pin RDCOUNT6 RDCOUNT6 output)
		(pin RDCOUNT5 RDCOUNT5 output)
		(pin RDCOUNT4 RDCOUNT4 output)
		(pin RDCOUNT3 RDCOUNT3 output)
		(pin RDCOUNT2 RDCOUNT2 output)
		(pin RDCOUNT1 RDCOUNT1 output)
		(pin RDCOUNT0 RDCOUNT0 output)
		(pin FULL FULL output)
		(pin EMPTY EMPTY output)
		(pin DOU31 DOU31 output)
		(pin DOU30 DOU30 output)
		(pin DOU29 DOU29 output)
		(pin DOU28 DOU28 output)
		(pin DOU27 DOU27 output)
		(pin DOU26 DOU26 output)
		(pin DOU25 DOU25 output)
		(pin DOU24 DOU24 output)
		(pin DOU23 DOU23 output)
		(pin DOU22 DOU22 output)
		(pin DOU21 DOU21 output)
		(pin DOU20 DOU20 output)
		(pin DOU19 DOU19 output)
		(pin DOU18 DOU18 output)
		(pin DOU17 DOU17 output)
		(pin DOU16 DOU16 output)
		(pin DOU15 DOU15 output)
		(pin DOU14 DOU14 output)
		(pin DOU13 DOU13 output)
		(pin DOU12 DOU12 output)
		(pin DOU11 DOU11 output)
		(pin DOU10 DOU10 output)
		(pin DOU9 DOU9 output)
		(pin DOU8 DOU8 output)
		(pin DOU7 DOU7 output)
		(pin DOU6 DOU6 output)
		(pin DOU5 DOU5 output)
		(pin DOU4 DOU4 output)
		(pin DOU3 DOU3 output)
		(pin DOU2 DOU2 output)
		(pin DOU1 DOU1 output)
		(pin DOU0 DOU0 output)
		(pin DOPU3 DOPU3 output)
		(pin DOPU2 DOPU2 output)
		(pin DOPU1 DOPU1 output)
		(pin DOPU0 DOPU0 output)
		(pin DOP3 DOP3 output)
		(pin DOP2 DOP2 output)
		(pin DOP1 DOP1 output)
		(pin DOP0 DOP0 output)
		(pin DO31 DO31 output)
		(pin DO30 DO30 output)
		(pin DO29 DO29 output)
		(pin DO28 DO28 output)
		(pin DO27 DO27 output)
		(pin DO26 DO26 output)
		(pin DO25 DO25 output)
		(pin DO24 DO24 output)
		(pin DO23 DO23 output)
		(pin DO22 DO22 output)
		(pin DO21 DO21 output)
		(pin DO20 DO20 output)
		(pin DO19 DO19 output)
		(pin DO18 DO18 output)
		(pin DO17 DO17 output)
		(pin DO16 DO16 output)
		(pin DO15 DO15 output)
		(pin DO14 DO14 output)
		(pin DO13 DO13 output)
		(pin DO12 DO12 output)
		(pin DO11 DO11 output)
		(pin DO10 DO10 output)
		(pin DO9 DO9 output)
		(pin DO8 DO8 output)
		(pin DO7 DO7 output)
		(pin DO6 DO6 output)
		(pin DO5 DO5 output)
		(pin DO4 DO4 output)
		(pin DO3 DO3 output)
		(pin DO2 DO2 output)
		(pin DO1 DO1 output)
		(pin DO0 DO0 output)
		(pin ALMOSTFULL ALMOSTFULL output)
		(pin ALMOSTEMPTY ALMOSTEMPTY output)
		(pin TIEOFFREGCEAL TIEOFFREGCEAL input)
		(element RAMBFIFO18_36_LOWER 159 # BEL
			(pin WRERR output)
			(pin WREN input)
			(pin WRCOUNT12 output)
			(pin WRCOUNT11 output)
			(pin WRCOUNT10 output)
			(pin WRCOUNT9 output)
			(pin WRCOUNT8 output)
			(pin WRCOUNT7 output)
			(pin WRCOUNT6 output)
			(pin WRCOUNT5 output)
			(pin WRCOUNT4 output)
			(pin WRCOUNT3 output)
			(pin WRCOUNT2 output)
			(pin WRCOUNT1 output)
			(pin WRCOUNT0 output)
			(pin WRCLK input)
			(pin TSTWROS12 input)
			(pin TSTWROS11 input)
			(pin TSTWROS10 input)
			(pin TSTWROS9 input)
			(pin TSTWROS8 input)
			(pin TSTWROS7 input)
			(pin TSTWROS6 input)
			(pin TSTWROS5 input)
			(pin TSTWROS4 input)
			(pin TSTWROS3 input)
			(pin TSTWROS2 input)
			(pin TSTWROS1 input)
			(pin TSTWROS0 input)
			(pin TSTWRCNTOFF input)
			(pin TSTRDOS12 input)
			(pin TSTRDOS11 input)
			(pin TSTRDOS10 input)
			(pin TSTRDOS9 input)
			(pin TSTRDOS8 input)
			(pin TSTRDOS7 input)
			(pin TSTRDOS6 input)
			(pin TSTRDOS5 input)
			(pin TSTRDOS4 input)
			(pin TSTRDOS3 input)
			(pin TSTRDOS2 input)
			(pin TSTRDOS1 input)
			(pin TSTRDOS0 input)
			(pin TSTRDCNTOFF input)
			(pin TSTOFF input)
			(pin TSTFLAGIN input)
			(pin TSTCNT12 input)
			(pin TSTCNT11 input)
			(pin TSTCNT10 input)
			(pin TSTCNT9 input)
			(pin TSTCNT8 input)
			(pin TSTCNT7 input)
			(pin TSTCNT6 input)
			(pin TSTCNT5 input)
			(pin TSTCNT4 input)
			(pin TSTCNT3 input)
			(pin TSTCNT2 input)
			(pin TSTCNT1 input)
			(pin TSTCNT0 input)
			(pin TIEOFFWEAL3 input)
			(pin TIEOFFWEAL2 input)
			(pin TIEOFFWEAL1 input)
			(pin TIEOFFWEAL0 input)
			(pin TIEOFFSSRBL input)
			(pin RST input)
			(pin RDRCLK input)
			(pin RDERR output)
			(pin RDEN input)
			(pin RDCOUNT12 output)
			(pin RDCOUNT11 output)
			(pin RDCOUNT10 output)
			(pin RDCOUNT9 output)
			(pin RDCOUNT8 output)
			(pin RDCOUNT7 output)
			(pin RDCOUNT6 output)
			(pin RDCOUNT5 output)
			(pin RDCOUNT4 output)
			(pin RDCOUNT3 output)
			(pin RDCOUNT2 output)
			(pin RDCOUNT1 output)
			(pin RDCOUNT0 output)
			(pin RDCLK input)
			(pin FULL output)
			(pin EMPTY output)
			(pin DOP3 output)
			(pin DOP2 output)
			(pin DOP1 output)
			(pin DOP0 output)
			(pin DO31 output)
			(pin DO30 output)
			(pin DO29 output)
			(pin DO28 output)
			(pin DO27 output)
			(pin DO26 output)
			(pin DO25 output)
			(pin DO24 output)
			(pin DO23 output)
			(pin DO22 output)
			(pin DO21 output)
			(pin DO20 output)
			(pin DO19 output)
			(pin DO18 output)
			(pin DO17 output)
			(pin DO16 output)
			(pin DO15 output)
			(pin DO14 output)
			(pin DO13 output)
			(pin DO12 output)
			(pin DO11 output)
			(pin DO10 output)
			(pin DO9 output)
			(pin DO8 output)
			(pin DO7 output)
			(pin DO6 output)
			(pin DO5 output)
			(pin DO4 output)
			(pin DO3 output)
			(pin DO2 output)
			(pin DO1 output)
			(pin DO0 output)
			(pin DIP3 input)
			(pin DIP2 input)
			(pin DIP1 input)
			(pin DIP0 input)
			(pin DI31 input)
			(pin DI30 input)
			(pin DI29 input)
			(pin DI28 input)
			(pin DI27 input)
			(pin DI26 input)
			(pin DI25 input)
			(pin DI24 input)
			(pin DI23 input)
			(pin DI22 input)
			(pin DI21 input)
			(pin DI20 input)
			(pin DI19 input)
			(pin DI18 input)
			(pin DI17 input)
			(pin DI16 input)
			(pin DI15 input)
			(pin DI14 input)
			(pin DI13 input)
			(pin DI12 input)
			(pin DI11 input)
			(pin DI10 input)
			(pin DI9 input)
			(pin DI8 input)
			(pin DI7 input)
			(pin DI6 input)
			(pin DI5 input)
			(pin DI4 input)
			(pin DI3 input)
			(pin DI2 input)
			(pin DI1 input)
			(pin DI0 input)
			(pin ALMOSTFULL output)
			(pin ALMOSTEMPTY output)
			(pin TIEOFFREGCEAL input)
			(conn RAMBFIFO18_36_LOWER WRERR ==> WRERR WRERR)
			(conn RAMBFIFO18_36_LOWER WRCOUNT12 ==> WRCOUNT12 WRCOUNT12)
			(conn RAMBFIFO18_36_LOWER WRCOUNT11 ==> WRCOUNT11 WRCOUNT11)
			(conn RAMBFIFO18_36_LOWER WRCOUNT10 ==> WRCOUNT10 WRCOUNT10)
			(conn RAMBFIFO18_36_LOWER WRCOUNT9 ==> WRCOUNT9 WRCOUNT9)
			(conn RAMBFIFO18_36_LOWER WRCOUNT8 ==> WRCOUNT8 WRCOUNT8)
			(conn RAMBFIFO18_36_LOWER WRCOUNT7 ==> WRCOUNT7 WRCOUNT7)
			(conn RAMBFIFO18_36_LOWER WRCOUNT6 ==> WRCOUNT6 WRCOUNT6)
			(conn RAMBFIFO18_36_LOWER WRCOUNT5 ==> WRCOUNT5 WRCOUNT5)
			(conn RAMBFIFO18_36_LOWER WRCOUNT4 ==> WRCOUNT4 WRCOUNT4)
			(conn RAMBFIFO18_36_LOWER WRCOUNT3 ==> WRCOUNT3 WRCOUNT3)
			(conn RAMBFIFO18_36_LOWER WRCOUNT2 ==> WRCOUNT2 WRCOUNT2)
			(conn RAMBFIFO18_36_LOWER WRCOUNT1 ==> WRCOUNT1 WRCOUNT1)
			(conn RAMBFIFO18_36_LOWER WRCOUNT0 ==> WRCOUNT0 WRCOUNT0)
			(conn RAMBFIFO18_36_LOWER RDERR ==> RDERR RDERR)
			(conn RAMBFIFO18_36_LOWER RDCOUNT12 ==> RDCOUNT12 RDCOUNT12)
			(conn RAMBFIFO18_36_LOWER RDCOUNT11 ==> RDCOUNT11 RDCOUNT11)
			(conn RAMBFIFO18_36_LOWER RDCOUNT10 ==> RDCOUNT10 RDCOUNT10)
			(conn RAMBFIFO18_36_LOWER RDCOUNT9 ==> RDCOUNT9 RDCOUNT9)
			(conn RAMBFIFO18_36_LOWER RDCOUNT8 ==> RDCOUNT8 RDCOUNT8)
			(conn RAMBFIFO18_36_LOWER RDCOUNT7 ==> RDCOUNT7 RDCOUNT7)
			(conn RAMBFIFO18_36_LOWER RDCOUNT6 ==> RDCOUNT6 RDCOUNT6)
			(conn RAMBFIFO18_36_LOWER RDCOUNT5 ==> RDCOUNT5 RDCOUNT5)
			(conn RAMBFIFO18_36_LOWER RDCOUNT4 ==> RDCOUNT4 RDCOUNT4)
			(conn RAMBFIFO18_36_LOWER RDCOUNT3 ==> RDCOUNT3 RDCOUNT3)
			(conn RAMBFIFO18_36_LOWER RDCOUNT2 ==> RDCOUNT2 RDCOUNT2)
			(conn RAMBFIFO18_36_LOWER RDCOUNT1 ==> RDCOUNT1 RDCOUNT1)
			(conn RAMBFIFO18_36_LOWER RDCOUNT0 ==> RDCOUNT0 RDCOUNT0)
			(conn RAMBFIFO18_36_LOWER FULL ==> FULL FULL)
			(conn RAMBFIFO18_36_LOWER EMPTY ==> EMPTY EMPTY)
			(conn RAMBFIFO18_36_LOWER DOP3 ==> DOP3 DOP3)
			(conn RAMBFIFO18_36_LOWER DOP2 ==> DOP2 DOP2)
			(conn RAMBFIFO18_36_LOWER DOP1 ==> DOP1 DOP1)
			(conn RAMBFIFO18_36_LOWER DOP0 ==> DOP0 DOP0)
			(conn RAMBFIFO18_36_LOWER DO31 ==> DO31 DO31)
			(conn RAMBFIFO18_36_LOWER DO30 ==> DO30 DO30)
			(conn RAMBFIFO18_36_LOWER DO29 ==> DO29 DO29)
			(conn RAMBFIFO18_36_LOWER DO28 ==> DO28 DO28)
			(conn RAMBFIFO18_36_LOWER DO27 ==> DO27 DO27)
			(conn RAMBFIFO18_36_LOWER DO26 ==> DO26 DO26)
			(conn RAMBFIFO18_36_LOWER DO25 ==> DO25 DO25)
			(conn RAMBFIFO18_36_LOWER DO24 ==> DO24 DO24)
			(conn RAMBFIFO18_36_LOWER DO23 ==> DO23 DO23)
			(conn RAMBFIFO18_36_LOWER DO22 ==> DO22 DO22)
			(conn RAMBFIFO18_36_LOWER DO21 ==> DO21 DO21)
			(conn RAMBFIFO18_36_LOWER DO20 ==> DO20 DO20)
			(conn RAMBFIFO18_36_LOWER DO19 ==> DO19 DO19)
			(conn RAMBFIFO18_36_LOWER DO18 ==> DO18 DO18)
			(conn RAMBFIFO18_36_LOWER DO17 ==> DO17 DO17)
			(conn RAMBFIFO18_36_LOWER DO16 ==> DO16 DO16)
			(conn RAMBFIFO18_36_LOWER DO15 ==> DO15 DO15)
			(conn RAMBFIFO18_36_LOWER DO14 ==> DO14 DO14)
			(conn RAMBFIFO18_36_LOWER DO13 ==> DO13 DO13)
			(conn RAMBFIFO18_36_LOWER DO12 ==> DO12 DO12)
			(conn RAMBFIFO18_36_LOWER DO11 ==> DO11 DO11)
			(conn RAMBFIFO18_36_LOWER DO10 ==> DO10 DO10)
			(conn RAMBFIFO18_36_LOWER DO9 ==> DO9 DO9)
			(conn RAMBFIFO18_36_LOWER DO8 ==> DO8 DO8)
			(conn RAMBFIFO18_36_LOWER DO7 ==> DO7 DO7)
			(conn RAMBFIFO18_36_LOWER DO6 ==> DO6 DO6)
			(conn RAMBFIFO18_36_LOWER DO5 ==> DO5 DO5)
			(conn RAMBFIFO18_36_LOWER DO4 ==> DO4 DO4)
			(conn RAMBFIFO18_36_LOWER DO3 ==> DO3 DO3)
			(conn RAMBFIFO18_36_LOWER DO2 ==> DO2 DO2)
			(conn RAMBFIFO18_36_LOWER DO1 ==> DO1 DO1)
			(conn RAMBFIFO18_36_LOWER DO0 ==> DO0 DO0)
			(conn RAMBFIFO18_36_LOWER ALMOSTFULL ==> ALMOSTFULL ALMOSTFULL)
			(conn RAMBFIFO18_36_LOWER ALMOSTEMPTY ==> ALMOSTEMPTY ALMOSTEMPTY)
			(conn RAMBFIFO18_36_LOWER WREN <== WRENINV OUT)
			(conn RAMBFIFO18_36_LOWER WRCLK <== WRCLKINV OUT)
			(conn RAMBFIFO18_36_LOWER TSTWROS12 <== TSTWROS12 TSTWROS12)
			(conn RAMBFIFO18_36_LOWER TSTWROS11 <== TSTWROS11 TSTWROS11)
			(conn RAMBFIFO18_36_LOWER TSTWROS10 <== TSTWROS10 TSTWROS10)
			(conn RAMBFIFO18_36_LOWER TSTWROS9 <== TSTWROS9 TSTWROS9)
			(conn RAMBFIFO18_36_LOWER TSTWROS8 <== TSTWROS8 TSTWROS8)
			(conn RAMBFIFO18_36_LOWER TSTWROS7 <== TSTWROS7 TSTWROS7)
			(conn RAMBFIFO18_36_LOWER TSTWROS6 <== TSTWROS6 TSTWROS6)
			(conn RAMBFIFO18_36_LOWER TSTWROS5 <== TSTWROS5 TSTWROS5)
			(conn RAMBFIFO18_36_LOWER TSTWROS4 <== TSTWROS4 TSTWROS4)
			(conn RAMBFIFO18_36_LOWER TSTWROS3 <== TSTWROS3 TSTWROS3)
			(conn RAMBFIFO18_36_LOWER TSTWROS2 <== TSTWROS2 TSTWROS2)
			(conn RAMBFIFO18_36_LOWER TSTWROS1 <== TSTWROS1 TSTWROS1)
			(conn RAMBFIFO18_36_LOWER TSTWROS0 <== TSTWROS0 TSTWROS0)
			(conn RAMBFIFO18_36_LOWER TSTWRCNTOFF <== TSTWRCNTOFF TSTWRCNTOFF)
			(conn RAMBFIFO18_36_LOWER TSTRDOS12 <== TSTRDOS12 TSTRDOS12)
			(conn RAMBFIFO18_36_LOWER TSTRDOS11 <== TSTRDOS11 TSTRDOS11)
			(conn RAMBFIFO18_36_LOWER TSTRDOS10 <== TSTRDOS10 TSTRDOS10)
			(conn RAMBFIFO18_36_LOWER TSTRDOS9 <== TSTRDOS9 TSTRDOS9)
			(conn RAMBFIFO18_36_LOWER TSTRDOS8 <== TSTRDOS8 TSTRDOS8)
			(conn RAMBFIFO18_36_LOWER TSTRDOS7 <== TSTRDOS7 TSTRDOS7)
			(conn RAMBFIFO18_36_LOWER TSTRDOS6 <== TSTRDOS6 TSTRDOS6)
			(conn RAMBFIFO18_36_LOWER TSTRDOS5 <== TSTRDOS5 TSTRDOS5)
			(conn RAMBFIFO18_36_LOWER TSTRDOS4 <== TSTRDOS4 TSTRDOS4)
			(conn RAMBFIFO18_36_LOWER TSTRDOS3 <== TSTRDOS3 TSTRDOS3)
			(conn RAMBFIFO18_36_LOWER TSTRDOS2 <== TSTRDOS2 TSTRDOS2)
			(conn RAMBFIFO18_36_LOWER TSTRDOS1 <== TSTRDOS1 TSTRDOS1)
			(conn RAMBFIFO18_36_LOWER TSTRDOS0 <== TSTRDOS0 TSTRDOS0)
			(conn RAMBFIFO18_36_LOWER TSTRDCNTOFF <== TSTRDCNTOFF TSTRDCNTOFF)
			(conn RAMBFIFO18_36_LOWER TSTOFF <== TSTOFF TSTOFF)
			(conn RAMBFIFO18_36_LOWER TSTFLAGIN <== TSTFLAGIN TSTFLAGIN)
			(conn RAMBFIFO18_36_LOWER TSTCNT12 <== TSTCNT12 TSTCNT12)
			(conn RAMBFIFO18_36_LOWER TSTCNT11 <== TSTCNT11 TSTCNT11)
			(conn RAMBFIFO18_36_LOWER TSTCNT10 <== TSTCNT10 TSTCNT10)
			(conn RAMBFIFO18_36_LOWER TSTCNT9 <== TSTCNT9 TSTCNT9)
			(conn RAMBFIFO18_36_LOWER TSTCNT8 <== TSTCNT8 TSTCNT8)
			(conn RAMBFIFO18_36_LOWER TSTCNT7 <== TSTCNT7 TSTCNT7)
			(conn RAMBFIFO18_36_LOWER TSTCNT6 <== TSTCNT6 TSTCNT6)
			(conn RAMBFIFO18_36_LOWER TSTCNT5 <== TSTCNT5 TSTCNT5)
			(conn RAMBFIFO18_36_LOWER TSTCNT4 <== TSTCNT4 TSTCNT4)
			(conn RAMBFIFO18_36_LOWER TSTCNT3 <== TSTCNT3 TSTCNT3)
			(conn RAMBFIFO18_36_LOWER TSTCNT2 <== TSTCNT2 TSTCNT2)
			(conn RAMBFIFO18_36_LOWER TSTCNT1 <== TSTCNT1 TSTCNT1)
			(conn RAMBFIFO18_36_LOWER TSTCNT0 <== TSTCNT0 TSTCNT0)
			(conn RAMBFIFO18_36_LOWER TIEOFFWEAL3 <== TIEOFFWEAL3 TIEOFFWEAL3)
			(conn RAMBFIFO18_36_LOWER TIEOFFWEAL2 <== TIEOFFWEAL2 TIEOFFWEAL2)
			(conn RAMBFIFO18_36_LOWER TIEOFFWEAL1 <== TIEOFFWEAL1 TIEOFFWEAL1)
			(conn RAMBFIFO18_36_LOWER TIEOFFWEAL0 <== TIEOFFWEAL0 TIEOFFWEAL0)
			(conn RAMBFIFO18_36_LOWER TIEOFFSSRBL <== TIEOFFSSRBL TIEOFFSSRBL)
			(conn RAMBFIFO18_36_LOWER RST <== RSTINV OUT)
			(conn RAMBFIFO18_36_LOWER RDRCLK <== RDRCLKINV OUT)
			(conn RAMBFIFO18_36_LOWER RDEN <== RDENINV OUT)
			(conn RAMBFIFO18_36_LOWER RDCLK <== RDCLKINV OUT)
			(conn RAMBFIFO18_36_LOWER DIP3 <== DIP3 DIP3)
			(conn RAMBFIFO18_36_LOWER DIP2 <== DIP2 DIP2)
			(conn RAMBFIFO18_36_LOWER DIP1 <== DIP1 DIP1)
			(conn RAMBFIFO18_36_LOWER DIP0 <== DIP0 DIP0)
			(conn RAMBFIFO18_36_LOWER DI31 <== DI31 DI31)
			(conn RAMBFIFO18_36_LOWER DI30 <== DI30 DI30)
			(conn RAMBFIFO18_36_LOWER DI29 <== DI29 DI29)
			(conn RAMBFIFO18_36_LOWER DI28 <== DI28 DI28)
			(conn RAMBFIFO18_36_LOWER DI27 <== DI27 DI27)
			(conn RAMBFIFO18_36_LOWER DI26 <== DI26 DI26)
			(conn RAMBFIFO18_36_LOWER DI25 <== DI25 DI25)
			(conn RAMBFIFO18_36_LOWER DI24 <== DI24 DI24)
			(conn RAMBFIFO18_36_LOWER DI23 <== DI23 DI23)
			(conn RAMBFIFO18_36_LOWER DI22 <== DI22 DI22)
			(conn RAMBFIFO18_36_LOWER DI21 <== DI21 DI21)
			(conn RAMBFIFO18_36_LOWER DI20 <== DI20 DI20)
			(conn RAMBFIFO18_36_LOWER DI19 <== DI19 DI19)
			(conn RAMBFIFO18_36_LOWER DI18 <== DI18 DI18)
			(conn RAMBFIFO18_36_LOWER DI17 <== DI17 DI17)
			(conn RAMBFIFO18_36_LOWER DI16 <== DI16 DI16)
			(conn RAMBFIFO18_36_LOWER DI15 <== DI15 DI15)
			(conn RAMBFIFO18_36_LOWER DI14 <== DI14 DI14)
			(conn RAMBFIFO18_36_LOWER DI13 <== DI13 DI13)
			(conn RAMBFIFO18_36_LOWER DI12 <== DI12 DI12)
			(conn RAMBFIFO18_36_LOWER DI11 <== DI11 DI11)
			(conn RAMBFIFO18_36_LOWER DI10 <== DI10 DI10)
			(conn RAMBFIFO18_36_LOWER DI9 <== DI9 DI9)
			(conn RAMBFIFO18_36_LOWER DI8 <== DI8 DI8)
			(conn RAMBFIFO18_36_LOWER DI7 <== DI7 DI7)
			(conn RAMBFIFO18_36_LOWER DI6 <== DI6 DI6)
			(conn RAMBFIFO18_36_LOWER DI5 <== DI5 DI5)
			(conn RAMBFIFO18_36_LOWER DI4 <== DI4 DI4)
			(conn RAMBFIFO18_36_LOWER DI3 <== DI3 DI3)
			(conn RAMBFIFO18_36_LOWER DI2 <== DI2 DI2)
			(conn RAMBFIFO18_36_LOWER DI1 <== DI1 DI1)
			(conn RAMBFIFO18_36_LOWER DI0 <== DI0 DI0)
			(conn RAMBFIFO18_36_LOWER TIEOFFREGCEAL <== TIEOFFREGCEAL TIEOFFREGCEAL)
		)
		(element DIP0 1
			(pin DIP0 output)
			(conn DIP0 DIP0 ==> RAMBFIFO18_36_LOWER DIP0)
		)
		(element DI18 1
			(pin DI18 output)
			(conn DI18 DI18 ==> RAMBFIFO18_36_LOWER DI18)
		)
		(element TSTOFF 1
			(pin TSTOFF output)
			(conn TSTOFF TSTOFF ==> RAMBFIFO18_36_LOWER TSTOFF)
		)
		(element RDCOUNT12 1
			(pin RDCOUNT12 input)
			(conn RDCOUNT12 RDCOUNT12 <== RAMBFIFO18_36_LOWER RDCOUNT12)
		)
		(element DO13 1
			(pin DO13 input)
			(conn DO13 DO13 <== RAMBFIFO18_36_LOWER DO13)
		)
		(element DI9 1
			(pin DI9 output)
			(conn DI9 DI9 ==> RAMBFIFO18_36_LOWER DI9)
		)
		(element TSTRDOS7 1
			(pin TSTRDOS7 output)
			(conn TSTRDOS7 TSTRDOS7 ==> RAMBFIFO18_36_LOWER TSTRDOS7)
		)
		(element DI11 1
			(pin DI11 output)
			(conn DI11 DI11 ==> RAMBFIFO18_36_LOWER DI11)
		)
		(element DI14 1
			(pin DI14 output)
			(conn DI14 DI14 ==> RAMBFIFO18_36_LOWER DI14)
		)
		(element DI21 1
			(pin DI21 output)
			(conn DI21 DI21 ==> RAMBFIFO18_36_LOWER DI21)
		)
		(element TSTWROS12 1
			(pin TSTWROS12 output)
			(conn TSTWROS12 TSTWROS12 ==> RAMBFIFO18_36_LOWER TSTWROS12)
		)
		(element DO26 1
			(pin DO26 input)
			(conn DO26 DO26 <== RAMBFIFO18_36_LOWER DO26)
		)
		(element DI22 1
			(pin DI22 output)
			(conn DI22 DI22 ==> RAMBFIFO18_36_LOWER DI22)
		)
		(element FULL 1
			(pin FULL input)
			(conn FULL FULL <== RAMBFIFO18_36_LOWER FULL)
		)
		(element WRCOUNT11 1
			(pin WRCOUNT11 input)
			(conn WRCOUNT11 WRCOUNT11 <== RAMBFIFO18_36_LOWER WRCOUNT11)
		)
		(element TSTCNT9 1
			(pin TSTCNT9 output)
			(conn TSTCNT9 TSTCNT9 ==> RAMBFIFO18_36_LOWER TSTCNT9)
		)
		(element WRCOUNT10 1
			(pin WRCOUNT10 input)
			(conn WRCOUNT10 WRCOUNT10 <== RAMBFIFO18_36_LOWER WRCOUNT10)
		)
		(element DI8 1
			(pin DI8 output)
			(conn DI8 DI8 ==> RAMBFIFO18_36_LOWER DI8)
		)
		(element RDCOUNT7 1
			(pin RDCOUNT7 input)
			(conn RDCOUNT7 RDCOUNT7 <== RAMBFIFO18_36_LOWER RDCOUNT7)
		)
		(element TSTRDOS11 1
			(pin TSTRDOS11 output)
			(conn TSTRDOS11 TSTRDOS11 ==> RAMBFIFO18_36_LOWER TSTRDOS11)
		)
		(element DI5 1
			(pin DI5 output)
			(conn DI5 DI5 ==> RAMBFIFO18_36_LOWER DI5)
		)
		(element WRCOUNT1 1
			(pin WRCOUNT1 input)
			(conn WRCOUNT1 WRCOUNT1 <== RAMBFIFO18_36_LOWER WRCOUNT1)
		)
		(element DI27 1
			(pin DI27 output)
			(conn DI27 DI27 ==> RAMBFIFO18_36_LOWER DI27)
		)
		(element DI31 1
			(pin DI31 output)
			(conn DI31 DI31 ==> RAMBFIFO18_36_LOWER DI31)
		)
		(element DI0 1
			(pin DI0 output)
			(conn DI0 DI0 ==> RAMBFIFO18_36_LOWER DI0)
		)
		(element DIP3 1
			(pin DIP3 output)
			(conn DIP3 DIP3 ==> RAMBFIFO18_36_LOWER DIP3)
		)
		(element DOP2 1
			(pin DOP2 input)
			(conn DOP2 DOP2 <== RAMBFIFO18_36_LOWER DOP2)
		)
		(element RDCOUNT1 1
			(pin RDCOUNT1 input)
			(conn RDCOUNT1 RDCOUNT1 <== RAMBFIFO18_36_LOWER RDCOUNT1)
		)
		(element DO2 1
			(pin DO2 input)
			(conn DO2 DO2 <== RAMBFIFO18_36_LOWER DO2)
		)
		(element TSTRDOS0 1
			(pin TSTRDOS0 output)
			(conn TSTRDOS0 TSTRDOS0 ==> RAMBFIFO18_36_LOWER TSTRDOS0)
		)
		(element DO17 1
			(pin DO17 input)
			(conn DO17 DO17 <== RAMBFIFO18_36_LOWER DO17)
		)
		(element TSTCNT3 1
			(pin TSTCNT3 output)
			(conn TSTCNT3 TSTCNT3 ==> RAMBFIFO18_36_LOWER TSTCNT3)
		)
		(element DI1 1
			(pin DI1 output)
			(conn DI1 DI1 ==> RAMBFIFO18_36_LOWER DI1)
		)
		(element WRCOUNT4 1
			(pin WRCOUNT4 input)
			(conn WRCOUNT4 WRCOUNT4 <== RAMBFIFO18_36_LOWER WRCOUNT4)
		)
		(element WRCOUNT12 1
			(pin WRCOUNT12 input)
			(conn WRCOUNT12 WRCOUNT12 <== RAMBFIFO18_36_LOWER WRCOUNT12)
		)
		(element TSTWRCNTOFF 1
			(pin TSTWRCNTOFF output)
			(conn TSTWRCNTOFF TSTWRCNTOFF ==> RAMBFIFO18_36_LOWER TSTWRCNTOFF)
		)
		(element TSTRDOS4 1
			(pin TSTRDOS4 output)
			(conn TSTRDOS4 TSTRDOS4 ==> RAMBFIFO18_36_LOWER TSTRDOS4)
		)
		(element TSTWROS0 1
			(pin TSTWROS0 output)
			(conn TSTWROS0 TSTWROS0 ==> RAMBFIFO18_36_LOWER TSTWROS0)
		)
		(element WRCOUNT9 1
			(pin WRCOUNT9 input)
			(conn WRCOUNT9 WRCOUNT9 <== RAMBFIFO18_36_LOWER WRCOUNT9)
		)
		(element DO6 1
			(pin DO6 input)
			(conn DO6 DO6 <== RAMBFIFO18_36_LOWER DO6)
		)
		(element RDCOUNT2 1
			(pin RDCOUNT2 input)
			(conn RDCOUNT2 RDCOUNT2 <== RAMBFIFO18_36_LOWER RDCOUNT2)
		)
		(element DO22 1
			(pin DO22 input)
			(conn DO22 DO22 <== RAMBFIFO18_36_LOWER DO22)
		)
		(element RDCOUNT0 1
			(pin RDCOUNT0 input)
			(conn RDCOUNT0 RDCOUNT0 <== RAMBFIFO18_36_LOWER RDCOUNT0)
		)
		(element TSTWROS3 1
			(pin TSTWROS3 output)
			(conn TSTWROS3 TSTWROS3 ==> RAMBFIFO18_36_LOWER TSTWROS3)
		)
		(element TSTCNT10 1
			(pin TSTCNT10 output)
			(conn TSTCNT10 TSTCNT10 ==> RAMBFIFO18_36_LOWER TSTCNT10)
		)
		(element RDCOUNT10 1
			(pin RDCOUNT10 input)
			(conn RDCOUNT10 RDCOUNT10 <== RAMBFIFO18_36_LOWER RDCOUNT10)
		)
		(element DO14 1
			(pin DO14 input)
			(conn DO14 DO14 <== RAMBFIFO18_36_LOWER DO14)
		)
		(element RDCOUNT3 1
			(pin RDCOUNT3 input)
			(conn RDCOUNT3 RDCOUNT3 <== RAMBFIFO18_36_LOWER RDCOUNT3)
		)
		(element TSTWROS9 1
			(pin TSTWROS9 output)
			(conn TSTWROS9 TSTWROS9 ==> RAMBFIFO18_36_LOWER TSTWROS9)
		)
		(element DI2 1
			(pin DI2 output)
			(conn DI2 DI2 ==> RAMBFIFO18_36_LOWER DI2)
		)
		(element WRCOUNT5 1
			(pin WRCOUNT5 input)
			(conn WRCOUNT5 WRCOUNT5 <== RAMBFIFO18_36_LOWER WRCOUNT5)
		)
		(element TSTCNT12 1
			(pin TSTCNT12 output)
			(conn TSTCNT12 TSTCNT12 ==> RAMBFIFO18_36_LOWER TSTCNT12)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> RSTINV RST_B)
			(conn RST RST ==> RSTINV RST)
		)
		(element DO25 1
			(pin DO25 input)
			(conn DO25 DO25 <== RAMBFIFO18_36_LOWER DO25)
		)
		(element RDENINV 3
			(pin RDEN_B input)
			(pin RDEN input)
			(pin OUT output)
			(cfg RDEN_B RDEN)
			(conn RDENINV OUT ==> RAMBFIFO18_36_LOWER RDEN)
			(conn RDENINV RDEN_B <== RDEN RDEN)
			(conn RDENINV RDEN <== RDEN RDEN)
		)
		(element TSTWROS11 1
			(pin TSTWROS11 output)
			(conn TSTWROS11 TSTWROS11 ==> RAMBFIFO18_36_LOWER TSTWROS11)
		)
		(element DO8 1
			(pin DO8 input)
			(conn DO8 DO8 <== RAMBFIFO18_36_LOWER DO8)
		)
		(element ALMOSTFULL 1
			(pin ALMOSTFULL input)
			(conn ALMOSTFULL ALMOSTFULL <== RAMBFIFO18_36_LOWER ALMOSTFULL)
		)
		(element TSTCNT1 1
			(pin TSTCNT1 output)
			(conn TSTCNT1 TSTCNT1 ==> RAMBFIFO18_36_LOWER TSTCNT1)
		)
		(element DI26 1
			(pin DI26 output)
			(conn DI26 DI26 ==> RAMBFIFO18_36_LOWER DI26)
		)
		(element DIP1 1
			(pin DIP1 output)
			(conn DIP1 DIP1 ==> RAMBFIFO18_36_LOWER DIP1)
		)
		(element TSTRDOS10 1
			(pin TSTRDOS10 output)
			(conn TSTRDOS10 TSTRDOS10 ==> RAMBFIFO18_36_LOWER TSTRDOS10)
		)
		(element RDCOUNT8 1
			(pin RDCOUNT8 input)
			(conn RDCOUNT8 RDCOUNT8 <== RAMBFIFO18_36_LOWER RDCOUNT8)
		)
		(element DI13 1
			(pin DI13 output)
			(conn DI13 DI13 ==> RAMBFIFO18_36_LOWER DI13)
		)
		(element DI6 1
			(pin DI6 output)
			(conn DI6 DI6 ==> RAMBFIFO18_36_LOWER DI6)
		)
		(element DO27 1
			(pin DO27 input)
			(conn DO27 DO27 <== RAMBFIFO18_36_LOWER DO27)
		)
		(element DI25 1
			(pin DI25 output)
			(conn DI25 DI25 ==> RAMBFIFO18_36_LOWER DI25)
		)
		(element DO18 1
			(pin DO18 input)
			(conn DO18 DO18 <== RAMBFIFO18_36_LOWER DO18)
		)
		(element TSTWROS6 1
			(pin TSTWROS6 output)
			(conn TSTWROS6 TSTWROS6 ==> RAMBFIFO18_36_LOWER TSTWROS6)
		)
		(element DO30 1
			(pin DO30 input)
			(conn DO30 DO30 <== RAMBFIFO18_36_LOWER DO30)
		)
		(element TSTWROS2 1
			(pin TSTWROS2 output)
			(conn TSTWROS2 TSTWROS2 ==> RAMBFIFO18_36_LOWER TSTWROS2)
		)
		(element DI20 1
			(pin DI20 output)
			(conn DI20 DI20 ==> RAMBFIFO18_36_LOWER DI20)
		)
		(element DO28 1
			(pin DO28 input)
			(conn DO28 DO28 <== RAMBFIFO18_36_LOWER DO28)
		)
		(element TSTRDOS1 1
			(pin TSTRDOS1 output)
			(conn TSTRDOS1 TSTRDOS1 ==> RAMBFIFO18_36_LOWER TSTRDOS1)
		)
		(element TSTRDOS8 1
			(pin TSTRDOS8 output)
			(conn TSTRDOS8 TSTRDOS8 ==> RAMBFIFO18_36_LOWER TSTRDOS8)
		)
		(element DI17 1
			(pin DI17 output)
			(conn DI17 DI17 ==> RAMBFIFO18_36_LOWER DI17)
		)
		(element WRCOUNT8 1
			(pin WRCOUNT8 input)
			(conn WRCOUNT8 WRCOUNT8 <== RAMBFIFO18_36_LOWER WRCOUNT8)
		)
		(element RDCLK 1
			(pin RDCLK output)
			(conn RDCLK RDCLK ==> RDCLKINV RDCLK_B)
			(conn RDCLK RDCLK ==> RDCLKINV RDCLK)
		)
		(element DO1 1
			(pin DO1 input)
			(conn DO1 DO1 <== RAMBFIFO18_36_LOWER DO1)
		)
		(element DO15 1
			(pin DO15 input)
			(conn DO15 DO15 <== RAMBFIFO18_36_LOWER DO15)
		)
		(element TSTCNT8 1
			(pin TSTCNT8 output)
			(conn TSTCNT8 TSTCNT8 ==> RAMBFIFO18_36_LOWER TSTCNT8)
		)
		(element TSTCNT11 1
			(pin TSTCNT11 output)
			(conn TSTCNT11 TSTCNT11 ==> RAMBFIFO18_36_LOWER TSTCNT11)
		)
		(element RDCOUNT5 1
			(pin RDCOUNT5 input)
			(conn RDCOUNT5 RDCOUNT5 <== RAMBFIFO18_36_LOWER RDCOUNT5)
		)
		(element TSTRDOS9 1
			(pin TSTRDOS9 output)
			(conn TSTRDOS9 TSTRDOS9 ==> RAMBFIFO18_36_LOWER TSTRDOS9)
		)
		(element TSTRDOS2 1
			(pin TSTRDOS2 output)
			(conn TSTRDOS2 TSTRDOS2 ==> RAMBFIFO18_36_LOWER TSTRDOS2)
		)
		(element DI24 1
			(pin DI24 output)
			(conn DI24 DI24 ==> RAMBFIFO18_36_LOWER DI24)
		)
		(element DO5 1
			(pin DO5 input)
			(conn DO5 DO5 <== RAMBFIFO18_36_LOWER DO5)
		)
		(element DI12 1
			(pin DI12 output)
			(conn DI12 DI12 ==> RAMBFIFO18_36_LOWER DI12)
		)
		(element RDCOUNT9 1
			(pin RDCOUNT9 input)
			(conn RDCOUNT9 RDCOUNT9 <== RAMBFIFO18_36_LOWER RDCOUNT9)
		)
		(element RDRCLK 1
			(pin RDRCLK output)
			(conn RDRCLK RDRCLK ==> RDRCLKINV RDRCLK_B)
			(conn RDRCLK RDRCLK ==> RDRCLKINV RDRCLK)
		)
		(element DO19 1
			(pin DO19 input)
			(conn DO19 DO19 <== RAMBFIFO18_36_LOWER DO19)
		)
		(element RDCOUNT4 1
			(pin RDCOUNT4 input)
			(conn RDCOUNT4 RDCOUNT4 <== RAMBFIFO18_36_LOWER RDCOUNT4)
		)
		(element DI7 1
			(pin DI7 output)
			(conn DI7 DI7 ==> RAMBFIFO18_36_LOWER DI7)
		)
		(element RDRCLKINV 3
			(pin RDRCLK_B input)
			(pin RDRCLK input)
			(pin OUT output)
			(cfg RDRCLK_B RDRCLK)
			(conn RDRCLKINV OUT ==> RAMBFIFO18_36_LOWER RDRCLK)
			(conn RDRCLKINV RDRCLK_B <== RDRCLK RDRCLK)
			(conn RDRCLKINV RDRCLK <== RDRCLK RDRCLK)
		)
		(element TSTCNT2 1
			(pin TSTCNT2 output)
			(conn TSTCNT2 TSTCNT2 ==> RAMBFIFO18_36_LOWER TSTCNT2)
		)
		(element DI3 1
			(pin DI3 output)
			(conn DI3 DI3 ==> RAMBFIFO18_36_LOWER DI3)
		)
		(element DI16 1
			(pin DI16 output)
			(conn DI16 DI16 ==> RAMBFIFO18_36_LOWER DI16)
		)
		(element WRCLK 1
			(pin WRCLK output)
			(conn WRCLK WRCLK ==> WRCLKINV WRCLK_B)
			(conn WRCLK WRCLK ==> WRCLKINV WRCLK)
		)
		(element TSTWROS10 1
			(pin TSTWROS10 output)
			(conn TSTWROS10 TSTWROS10 ==> RAMBFIFO18_36_LOWER TSTWROS10)
		)
		(element TSTRDOS5 1
			(pin TSTRDOS5 output)
			(conn TSTRDOS5 TSTRDOS5 ==> RAMBFIFO18_36_LOWER TSTRDOS5)
		)
		(element DOP0 1
			(pin DOP0 input)
			(conn DOP0 DOP0 <== RAMBFIFO18_36_LOWER DOP0)
		)
		(element DIP2 1
			(pin DIP2 output)
			(conn DIP2 DIP2 ==> RAMBFIFO18_36_LOWER DIP2)
		)
		(element WRCOUNT2 1
			(pin WRCOUNT2 input)
			(conn WRCOUNT2 WRCOUNT2 <== RAMBFIFO18_36_LOWER WRCOUNT2)
		)
		(element WRCOUNT7 1
			(pin WRCOUNT7 input)
			(conn WRCOUNT7 WRCOUNT7 <== RAMBFIFO18_36_LOWER WRCOUNT7)
		)
		(element DO21 1
			(pin DO21 input)
			(conn DO21 DO21 <== RAMBFIFO18_36_LOWER DO21)
		)
		(element DI28 1
			(pin DI28 output)
			(conn DI28 DI28 ==> RAMBFIFO18_36_LOWER DI28)
		)
		(element TSTWROS8 1
			(pin TSTWROS8 output)
			(conn TSTWROS8 TSTWROS8 ==> RAMBFIFO18_36_LOWER TSTWROS8)
		)
		(element TSTCNT5 1
			(pin TSTCNT5 output)
			(conn TSTCNT5 TSTCNT5 ==> RAMBFIFO18_36_LOWER TSTCNT5)
		)
		(element TSTCNT0 1
			(pin TSTCNT0 output)
			(conn TSTCNT0 TSTCNT0 ==> RAMBFIFO18_36_LOWER TSTCNT0)
		)
		(element DO10 1
			(pin DO10 input)
			(conn DO10 DO10 <== RAMBFIFO18_36_LOWER DO10)
		)
		(element DI4 1
			(pin DI4 output)
			(conn DI4 DI4 ==> RAMBFIFO18_36_LOWER DI4)
		)
		(element DO24 1
			(pin DO24 input)
			(conn DO24 DO24 <== RAMBFIFO18_36_LOWER DO24)
		)
		(element TSTCNT7 1
			(pin TSTCNT7 output)
			(conn TSTCNT7 TSTCNT7 ==> RAMBFIFO18_36_LOWER TSTCNT7)
		)
		(element DO9 1
			(pin DO9 input)
			(conn DO9 DO9 <== RAMBFIFO18_36_LOWER DO9)
		)
		(element DO16 1
			(pin DO16 input)
			(conn DO16 DO16 <== RAMBFIFO18_36_LOWER DO16)
		)
		(element EMPTY 1
			(pin EMPTY input)
			(conn EMPTY EMPTY <== RAMBFIFO18_36_LOWER EMPTY)
		)
		(element DO11 1
			(pin DO11 input)
			(conn DO11 DO11 <== RAMBFIFO18_36_LOWER DO11)
		)
		(element WRERR 1
			(pin WRERR input)
			(conn WRERR WRERR <== RAMBFIFO18_36_LOWER WRERR)
		)
		(element TSTWROS5 1
			(pin TSTWROS5 output)
			(conn TSTWROS5 TSTWROS5 ==> RAMBFIFO18_36_LOWER TSTWROS5)
		)
		(element DI29 1
			(pin DI29 output)
			(conn DI29 DI29 ==> RAMBFIFO18_36_LOWER DI29)
		)
		(element RSTINV 3
			(pin RST_B input)
			(pin RST input)
			(pin OUT output)
			(cfg RST_B RST)
			(conn RSTINV OUT ==> RAMBFIFO18_36_LOWER RST)
			(conn RSTINV RST_B <== RST RST)
			(conn RSTINV RST <== RST RST)
		)
		(element WRCOUNT6 1
			(pin WRCOUNT6 input)
			(conn WRCOUNT6 WRCOUNT6 <== RAMBFIFO18_36_LOWER WRCOUNT6)
		)
		(element DO29 1
			(pin DO29 input)
			(conn DO29 DO29 <== RAMBFIFO18_36_LOWER DO29)
		)
		(element DO20 1
			(pin DO20 input)
			(conn DO20 DO20 <== RAMBFIFO18_36_LOWER DO20)
		)
		(element RDERR 1
			(pin RDERR input)
			(conn RDERR RDERR <== RAMBFIFO18_36_LOWER RDERR)
		)
		(element DI10 1
			(pin DI10 output)
			(conn DI10 DI10 ==> RAMBFIFO18_36_LOWER DI10)
		)
		(element DO0 1
			(pin DO0 input)
			(conn DO0 DO0 <== RAMBFIFO18_36_LOWER DO0)
		)
		(element TSTWROS4 1
			(pin TSTWROS4 output)
			(conn TSTWROS4 TSTWROS4 ==> RAMBFIFO18_36_LOWER TSTWROS4)
		)
		(element TSTRDCNTOFF 1
			(pin TSTRDCNTOFF output)
			(conn TSTRDCNTOFF TSTRDCNTOFF ==> RAMBFIFO18_36_LOWER TSTRDCNTOFF)
		)
		(element DI15 1
			(pin DI15 output)
			(conn DI15 DI15 ==> RAMBFIFO18_36_LOWER DI15)
		)
		(element RDCOUNT11 1
			(pin RDCOUNT11 input)
			(conn RDCOUNT11 RDCOUNT11 <== RAMBFIFO18_36_LOWER RDCOUNT11)
		)
		(element TSTWROS7 1
			(pin TSTWROS7 output)
			(conn TSTWROS7 TSTWROS7 ==> RAMBFIFO18_36_LOWER TSTWROS7)
		)
		(element WRCLKINV 3
			(pin WRCLK_B input)
			(pin WRCLK input)
			(pin OUT output)
			(cfg WRCLK_B WRCLK)
			(conn WRCLKINV OUT ==> RAMBFIFO18_36_LOWER WRCLK)
			(conn WRCLKINV WRCLK_B <== WRCLK WRCLK)
			(conn WRCLKINV WRCLK <== WRCLK WRCLK)
		)
		(element DI19 1
			(pin DI19 output)
			(conn DI19 DI19 ==> RAMBFIFO18_36_LOWER DI19)
		)
		(element TSTCNT6 1
			(pin TSTCNT6 output)
			(conn TSTCNT6 TSTCNT6 ==> RAMBFIFO18_36_LOWER TSTCNT6)
		)
		(element TSTWROS1 1
			(pin TSTWROS1 output)
			(conn TSTWROS1 TSTWROS1 ==> RAMBFIFO18_36_LOWER TSTWROS1)
		)
		(element RDEN 1
			(pin RDEN output)
			(conn RDEN RDEN ==> RDENINV RDEN_B)
			(conn RDEN RDEN ==> RDENINV RDEN)
		)
		(element RDCOUNT6 1
			(pin RDCOUNT6 input)
			(conn RDCOUNT6 RDCOUNT6 <== RAMBFIFO18_36_LOWER RDCOUNT6)
		)
		(element DO4 1
			(pin DO4 input)
			(conn DO4 DO4 <== RAMBFIFO18_36_LOWER DO4)
		)
		(element DI23 1
			(pin DI23 output)
			(conn DI23 DI23 ==> RAMBFIFO18_36_LOWER DI23)
		)
		(element DO3 1
			(pin DO3 input)
			(conn DO3 DO3 <== RAMBFIFO18_36_LOWER DO3)
		)
		(element WREN 1
			(pin WREN output)
			(conn WREN WREN ==> WRENINV WREN_B)
			(conn WREN WREN ==> WRENINV WREN)
		)
		(element TSTCNT4 1
			(pin TSTCNT4 output)
			(conn TSTCNT4 TSTCNT4 ==> RAMBFIFO18_36_LOWER TSTCNT4)
		)
		(element TSTRDOS12 1
			(pin TSTRDOS12 output)
			(conn TSTRDOS12 TSTRDOS12 ==> RAMBFIFO18_36_LOWER TSTRDOS12)
		)
		(element DI30 1
			(pin DI30 output)
			(conn DI30 DI30 ==> RAMBFIFO18_36_LOWER DI30)
		)
		(element TSTRDOS6 1
			(pin TSTRDOS6 output)
			(conn TSTRDOS6 TSTRDOS6 ==> RAMBFIFO18_36_LOWER TSTRDOS6)
		)
		(element ALMOSTEMPTY 1
			(pin ALMOSTEMPTY input)
			(conn ALMOSTEMPTY ALMOSTEMPTY <== RAMBFIFO18_36_LOWER ALMOSTEMPTY)
		)
		(element DO23 1
			(pin DO23 input)
			(conn DO23 DO23 <== RAMBFIFO18_36_LOWER DO23)
		)
		(element WRCOUNT3 1
			(pin WRCOUNT3 input)
			(conn WRCOUNT3 WRCOUNT3 <== RAMBFIFO18_36_LOWER WRCOUNT3)
		)
		(element TSTRDOS3 1
			(pin TSTRDOS3 output)
			(conn TSTRDOS3 TSTRDOS3 ==> RAMBFIFO18_36_LOWER TSTRDOS3)
		)
		(element DOP1 1
			(pin DOP1 input)
			(conn DOP1 DOP1 <== RAMBFIFO18_36_LOWER DOP1)
		)
		(element DO31 1
			(pin DO31 input)
			(conn DO31 DO31 <== RAMBFIFO18_36_LOWER DO31)
		)
		(element WRENINV 3
			(pin WREN_B input)
			(pin WREN input)
			(pin OUT output)
			(cfg WREN_B WREN)
			(conn WRENINV OUT ==> RAMBFIFO18_36_LOWER WREN)
			(conn WRENINV WREN_B <== WREN WREN)
			(conn WRENINV WREN <== WREN WREN)
		)
		(element TSTFLAGIN 1
			(pin TSTFLAGIN output)
			(conn TSTFLAGIN TSTFLAGIN ==> RAMBFIFO18_36_LOWER TSTFLAGIN)
		)
		(element DOP3 1
			(pin DOP3 input)
			(conn DOP3 DOP3 <== RAMBFIFO18_36_LOWER DOP3)
		)
		(element DO12 1
			(pin DO12 input)
			(conn DO12 DO12 <== RAMBFIFO18_36_LOWER DO12)
		)
		(element DO7 1
			(pin DO7 input)
			(conn DO7 DO7 <== RAMBFIFO18_36_LOWER DO7)
		)
		(element WRCOUNT0 1
			(pin WRCOUNT0 input)
			(conn WRCOUNT0 WRCOUNT0 <== RAMBFIFO18_36_LOWER WRCOUNT0)
		)
		(element RDCLKINV 3
			(pin RDCLK_B input)
			(pin RDCLK input)
			(pin OUT output)
			(cfg RDCLK_B RDCLK)
			(conn RDCLKINV OUT ==> RAMBFIFO18_36_LOWER RDCLK)
			(conn RDCLKINV RDCLK_B <== RDCLK RDCLK)
			(conn RDCLKINV RDCLK <== RDCLK RDCLK)
		)
		(element DO_REG_L 0
			(cfg 1 0)
		)
		(element EN_SYN 0
			(cfg FALSE TRUE)
		)
		(element FIRST_WORD_FALL_THROUGH 0
			(cfg FALSE TRUE)
		)
		(element TIEOFFREGCEAL 1
			(pin TIEOFFREGCEAL output)
			(conn TIEOFFREGCEAL TIEOFFREGCEAL ==> RAMBFIFO18_36_LOWER TIEOFFREGCEAL)
		)
		(element RAMBFIFO18_36_UPPER 122 # BEL
			(pin WRENU input)
			(pin WRCLKU input)
			(pin WRADDRU14 input)
			(pin WRADDRU13 input)
			(pin WRADDRU12 input)
			(pin WRADDRU11 input)
			(pin WRADDRU10 input)
			(pin WRADDRU9 input)
			(pin WRADDRU8 input)
			(pin WRADDRU7 input)
			(pin WRADDRU6 input)
			(pin WRADDRU5 input)
			(pin WRADDRU4 input)
			(pin WRADDRU3 input)
			(pin WRADDRU2 input)
			(pin WRADDRU1 input)
			(pin WRADDRU0 input)
			(pin WEU7 input)
			(pin WEU6 input)
			(pin WEU5 input)
			(pin WEU4 input)
			(pin WEU3 input)
			(pin WEU2 input)
			(pin WEU1 input)
			(pin WEU0 input)
			(pin TIEOFFWEAU3 input)
			(pin TIEOFFWEAU2 input)
			(pin TIEOFFWEAU1 input)
			(pin TIEOFFWEAU0 input)
			(pin TIEOFFSSRBU input)
			(pin SSRU input)
			(pin REGCEU input)
			(pin RDRCLKU input)
			(pin RDENU input)
			(pin RDCLKU input)
			(pin RDADDRU14 input)
			(pin RDADDRU13 input)
			(pin RDADDRU12 input)
			(pin RDADDRU11 input)
			(pin RDADDRU10 input)
			(pin RDADDRU9 input)
			(pin RDADDRU8 input)
			(pin RDADDRU7 input)
			(pin RDADDRU6 input)
			(pin RDADDRU5 input)
			(pin RDADDRU4 input)
			(pin RDADDRU3 input)
			(pin RDADDRU2 input)
			(pin RDADDRU1 input)
			(pin RDADDRU0 input)
			(pin DOU31 output)
			(pin DOU30 output)
			(pin DOU29 output)
			(pin DOU28 output)
			(pin DOU27 output)
			(pin DOU26 output)
			(pin DOU25 output)
			(pin DOU24 output)
			(pin DOU23 output)
			(pin DOU22 output)
			(pin DOU21 output)
			(pin DOU20 output)
			(pin DOU19 output)
			(pin DOU18 output)
			(pin DOU17 output)
			(pin DOU16 output)
			(pin DOU15 output)
			(pin DOU14 output)
			(pin DOU13 output)
			(pin DOU12 output)
			(pin DOU11 output)
			(pin DOU10 output)
			(pin DOU9 output)
			(pin DOU8 output)
			(pin DOU7 output)
			(pin DOU6 output)
			(pin DOU5 output)
			(pin DOU4 output)
			(pin DOU3 output)
			(pin DOU2 output)
			(pin DOU1 output)
			(pin DOU0 output)
			(pin DOPU3 output)
			(pin DOPU2 output)
			(pin DOPU1 output)
			(pin DOPU0 output)
			(pin DIU31 input)
			(pin DIU30 input)
			(pin DIU29 input)
			(pin DIU28 input)
			(pin DIU27 input)
			(pin DIU26 input)
			(pin DIU25 input)
			(pin DIU24 input)
			(pin DIU23 input)
			(pin DIU22 input)
			(pin DIU21 input)
			(pin DIU20 input)
			(pin DIU19 input)
			(pin DIU18 input)
			(pin DIU17 input)
			(pin DIU16 input)
			(pin DIU15 input)
			(pin DIU14 input)
			(pin DIU13 input)
			(pin DIU12 input)
			(pin DIU11 input)
			(pin DIU10 input)
			(pin DIU9 input)
			(pin DIU8 input)
			(pin DIU7 input)
			(pin DIU6 input)
			(pin DIU5 input)
			(pin DIU4 input)
			(pin DIU3 input)
			(pin DIU2 input)
			(pin DIU1 input)
			(pin DIU0 input)
			(pin DIPU3 input)
			(pin DIPU2 input)
			(pin DIPU1 input)
			(pin DIPU0 input)
			(conn RAMBFIFO18_36_UPPER DOU31 ==> DOU31 DOU31)
			(conn RAMBFIFO18_36_UPPER DOU30 ==> DOU30 DOU30)
			(conn RAMBFIFO18_36_UPPER DOU29 ==> DOU29 DOU29)
			(conn RAMBFIFO18_36_UPPER DOU28 ==> DOU28 DOU28)
			(conn RAMBFIFO18_36_UPPER DOU27 ==> DOU27 DOU27)
			(conn RAMBFIFO18_36_UPPER DOU26 ==> DOU26 DOU26)
			(conn RAMBFIFO18_36_UPPER DOU25 ==> DOU25 DOU25)
			(conn RAMBFIFO18_36_UPPER DOU24 ==> DOU24 DOU24)
			(conn RAMBFIFO18_36_UPPER DOU23 ==> DOU23 DOU23)
			(conn RAMBFIFO18_36_UPPER DOU22 ==> DOU22 DOU22)
			(conn RAMBFIFO18_36_UPPER DOU21 ==> DOU21 DOU21)
			(conn RAMBFIFO18_36_UPPER DOU20 ==> DOU20 DOU20)
			(conn RAMBFIFO18_36_UPPER DOU19 ==> DOU19 DOU19)
			(conn RAMBFIFO18_36_UPPER DOU18 ==> DOU18 DOU18)
			(conn RAMBFIFO18_36_UPPER DOU17 ==> DOU17 DOU17)
			(conn RAMBFIFO18_36_UPPER DOU16 ==> DOU16 DOU16)
			(conn RAMBFIFO18_36_UPPER DOU15 ==> DOU15 DOU15)
			(conn RAMBFIFO18_36_UPPER DOU14 ==> DOU14 DOU14)
			(conn RAMBFIFO18_36_UPPER DOU13 ==> DOU13 DOU13)
			(conn RAMBFIFO18_36_UPPER DOU12 ==> DOU12 DOU12)
			(conn RAMBFIFO18_36_UPPER DOU11 ==> DOU11 DOU11)
			(conn RAMBFIFO18_36_UPPER DOU10 ==> DOU10 DOU10)
			(conn RAMBFIFO18_36_UPPER DOU9 ==> DOU9 DOU9)
			(conn RAMBFIFO18_36_UPPER DOU8 ==> DOU8 DOU8)
			(conn RAMBFIFO18_36_UPPER DOU7 ==> DOU7 DOU7)
			(conn RAMBFIFO18_36_UPPER DOU6 ==> DOU6 DOU6)
			(conn RAMBFIFO18_36_UPPER DOU5 ==> DOU5 DOU5)
			(conn RAMBFIFO18_36_UPPER DOU4 ==> DOU4 DOU4)
			(conn RAMBFIFO18_36_UPPER DOU3 ==> DOU3 DOU3)
			(conn RAMBFIFO18_36_UPPER DOU2 ==> DOU2 DOU2)
			(conn RAMBFIFO18_36_UPPER DOU1 ==> DOU1 DOU1)
			(conn RAMBFIFO18_36_UPPER DOU0 ==> DOU0 DOU0)
			(conn RAMBFIFO18_36_UPPER DOPU3 ==> DOPU3 DOPU3)
			(conn RAMBFIFO18_36_UPPER DOPU2 ==> DOPU2 DOPU2)
			(conn RAMBFIFO18_36_UPPER DOPU1 ==> DOPU1 DOPU1)
			(conn RAMBFIFO18_36_UPPER DOPU0 ==> DOPU0 DOPU0)
			(conn RAMBFIFO18_36_UPPER WRENU <== WRENUINV OUT)
			(conn RAMBFIFO18_36_UPPER WRCLKU <== WRCLKUINV OUT)
			(conn RAMBFIFO18_36_UPPER WRADDRU14 <== WRADDRU14 WRADDRU14)
			(conn RAMBFIFO18_36_UPPER WRADDRU13 <== WRADDRU13 WRADDRU13)
			(conn RAMBFIFO18_36_UPPER WRADDRU12 <== WRADDRU12 WRADDRU12)
			(conn RAMBFIFO18_36_UPPER WRADDRU11 <== WRADDRU11 WRADDRU11)
			(conn RAMBFIFO18_36_UPPER WRADDRU10 <== WRADDRU10 WRADDRU10)
			(conn RAMBFIFO18_36_UPPER WRADDRU9 <== WRADDRU9 WRADDRU9)
			(conn RAMBFIFO18_36_UPPER WRADDRU8 <== WRADDRU8 WRADDRU8)
			(conn RAMBFIFO18_36_UPPER WRADDRU7 <== WRADDRU7 WRADDRU7)
			(conn RAMBFIFO18_36_UPPER WRADDRU6 <== WRADDRU6 WRADDRU6)
			(conn RAMBFIFO18_36_UPPER WRADDRU5 <== WRADDRU5 WRADDRU5)
			(conn RAMBFIFO18_36_UPPER WRADDRU4 <== WRADDRU4 WRADDRU4)
			(conn RAMBFIFO18_36_UPPER WRADDRU3 <== WRADDRU3 WRADDRU3)
			(conn RAMBFIFO18_36_UPPER WRADDRU2 <== WRADDRU2 WRADDRU2)
			(conn RAMBFIFO18_36_UPPER WRADDRU1 <== WRADDRU1 WRADDRU1)
			(conn RAMBFIFO18_36_UPPER WRADDRU0 <== WRADDRU0 WRADDRU0)
			(conn RAMBFIFO18_36_UPPER WEU7 <== WEU7 WEU7)
			(conn RAMBFIFO18_36_UPPER WEU6 <== WEU6 WEU6)
			(conn RAMBFIFO18_36_UPPER WEU5 <== WEU5 WEU5)
			(conn RAMBFIFO18_36_UPPER WEU4 <== WEU4 WEU4)
			(conn RAMBFIFO18_36_UPPER WEU3 <== WEU3 WEU3)
			(conn RAMBFIFO18_36_UPPER WEU2 <== WEU2 WEU2)
			(conn RAMBFIFO18_36_UPPER WEU1 <== WEU1 WEU1)
			(conn RAMBFIFO18_36_UPPER WEU0 <== WEU0 WEU0)
			(conn RAMBFIFO18_36_UPPER TIEOFFWEAU3 <== TIEOFFWEAU3 TIEOFFWEAU3)
			(conn RAMBFIFO18_36_UPPER TIEOFFWEAU2 <== TIEOFFWEAU2 TIEOFFWEAU2)
			(conn RAMBFIFO18_36_UPPER TIEOFFWEAU1 <== TIEOFFWEAU1 TIEOFFWEAU1)
			(conn RAMBFIFO18_36_UPPER TIEOFFWEAU0 <== TIEOFFWEAU0 TIEOFFWEAU0)
			(conn RAMBFIFO18_36_UPPER TIEOFFSSRBU <== TIEOFFSSRBU TIEOFFSSRBU)
			(conn RAMBFIFO18_36_UPPER SSRU <== SSRUINV OUT)
			(conn RAMBFIFO18_36_UPPER REGCEU <== REGCEU REGCEU)
			(conn RAMBFIFO18_36_UPPER RDRCLKU <== RDRCLKUINV OUT)
			(conn RAMBFIFO18_36_UPPER RDENU <== RDENUINV OUT)
			(conn RAMBFIFO18_36_UPPER RDCLKU <== RDCLKUINV OUT)
			(conn RAMBFIFO18_36_UPPER RDADDRU14 <== RDADDRU14 RDADDRU14)
			(conn RAMBFIFO18_36_UPPER RDADDRU13 <== RDADDRU13 RDADDRU13)
			(conn RAMBFIFO18_36_UPPER RDADDRU12 <== RDADDRU12 RDADDRU12)
			(conn RAMBFIFO18_36_UPPER RDADDRU11 <== RDADDRU11 RDADDRU11)
			(conn RAMBFIFO18_36_UPPER RDADDRU10 <== RDADDRU10 RDADDRU10)
			(conn RAMBFIFO18_36_UPPER RDADDRU9 <== RDADDRU9 RDADDRU9)
			(conn RAMBFIFO18_36_UPPER RDADDRU8 <== RDADDRU8 RDADDRU8)
			(conn RAMBFIFO18_36_UPPER RDADDRU7 <== RDADDRU7 RDADDRU7)
			(conn RAMBFIFO18_36_UPPER RDADDRU6 <== RDADDRU6 RDADDRU6)
			(conn RAMBFIFO18_36_UPPER RDADDRU5 <== RDADDRU5 RDADDRU5)
			(conn RAMBFIFO18_36_UPPER RDADDRU4 <== RDADDRU4 RDADDRU4)
			(conn RAMBFIFO18_36_UPPER RDADDRU3 <== RDADDRU3 RDADDRU3)
			(conn RAMBFIFO18_36_UPPER RDADDRU2 <== RDADDRU2 RDADDRU2)
			(conn RAMBFIFO18_36_UPPER RDADDRU1 <== RDADDRU1 RDADDRU1)
			(conn RAMBFIFO18_36_UPPER RDADDRU0 <== RDADDRU0 RDADDRU0)
			(conn RAMBFIFO18_36_UPPER DIU31 <== DIU31 DIU31)
			(conn RAMBFIFO18_36_UPPER DIU30 <== DIU30 DIU30)
			(conn RAMBFIFO18_36_UPPER DIU29 <== DIU29 DIU29)
			(conn RAMBFIFO18_36_UPPER DIU28 <== DIU28 DIU28)
			(conn RAMBFIFO18_36_UPPER DIU27 <== DIU27 DIU27)
			(conn RAMBFIFO18_36_UPPER DIU26 <== DIU26 DIU26)
			(conn RAMBFIFO18_36_UPPER DIU25 <== DIU25 DIU25)
			(conn RAMBFIFO18_36_UPPER DIU24 <== DIU24 DIU24)
			(conn RAMBFIFO18_36_UPPER DIU23 <== DIU23 DIU23)
			(conn RAMBFIFO18_36_UPPER DIU22 <== DIU22 DIU22)
			(conn RAMBFIFO18_36_UPPER DIU21 <== DIU21 DIU21)
			(conn RAMBFIFO18_36_UPPER DIU20 <== DIU20 DIU20)
			(conn RAMBFIFO18_36_UPPER DIU19 <== DIU19 DIU19)
			(conn RAMBFIFO18_36_UPPER DIU18 <== DIU18 DIU18)
			(conn RAMBFIFO18_36_UPPER DIU17 <== DIU17 DIU17)
			(conn RAMBFIFO18_36_UPPER DIU16 <== DIU16 DIU16)
			(conn RAMBFIFO18_36_UPPER DIU15 <== DIU15 DIU15)
			(conn RAMBFIFO18_36_UPPER DIU14 <== DIU14 DIU14)
			(conn RAMBFIFO18_36_UPPER DIU13 <== DIU13 DIU13)
			(conn RAMBFIFO18_36_UPPER DIU12 <== DIU12 DIU12)
			(conn RAMBFIFO18_36_UPPER DIU11 <== DIU11 DIU11)
			(conn RAMBFIFO18_36_UPPER DIU10 <== DIU10 DIU10)
			(conn RAMBFIFO18_36_UPPER DIU9 <== DIU9 DIU9)
			(conn RAMBFIFO18_36_UPPER DIU8 <== DIU8 DIU8)
			(conn RAMBFIFO18_36_UPPER DIU7 <== DIU7 DIU7)
			(conn RAMBFIFO18_36_UPPER DIU6 <== DIU6 DIU6)
			(conn RAMBFIFO18_36_UPPER DIU5 <== DIU5 DIU5)
			(conn RAMBFIFO18_36_UPPER DIU4 <== DIU4 DIU4)
			(conn RAMBFIFO18_36_UPPER DIU3 <== DIU3 DIU3)
			(conn RAMBFIFO18_36_UPPER DIU2 <== DIU2 DIU2)
			(conn RAMBFIFO18_36_UPPER DIU1 <== DIU1 DIU1)
			(conn RAMBFIFO18_36_UPPER DIU0 <== DIU0 DIU0)
			(conn RAMBFIFO18_36_UPPER DIPU3 <== DIPU3 DIPU3)
			(conn RAMBFIFO18_36_UPPER DIPU2 <== DIPU2 DIPU2)
			(conn RAMBFIFO18_36_UPPER DIPU1 <== DIPU1 DIPU1)
			(conn RAMBFIFO18_36_UPPER DIPU0 <== DIPU0 DIPU0)
		)
		(element RDADDRU12 1
			(pin RDADDRU12 output)
			(conn RDADDRU12 RDADDRU12 ==> RAMBFIFO18_36_UPPER RDADDRU12)
		)
		(element WRADDRU2 1
			(pin WRADDRU2 output)
			(conn WRADDRU2 WRADDRU2 ==> RAMBFIFO18_36_UPPER WRADDRU2)
		)
		(element DIPU0 1
			(pin DIPU0 output)
			(conn DIPU0 DIPU0 ==> RAMBFIFO18_36_UPPER DIPU0)
		)
		(element RDADDRU7 1
			(pin RDADDRU7 output)
			(conn RDADDRU7 RDADDRU7 ==> RAMBFIFO18_36_UPPER RDADDRU7)
		)
		(element WRADDRU3 1
			(pin WRADDRU3 output)
			(conn WRADDRU3 WRADDRU3 ==> RAMBFIFO18_36_UPPER WRADDRU3)
		)
		(element RDADDRU1 1
			(pin RDADDRU1 output)
			(conn RDADDRU1 RDADDRU1 ==> RAMBFIFO18_36_UPPER RDADDRU1)
		)
		(element DOU5 1
			(pin DOU5 input)
			(conn DOU5 DOU5 <== RAMBFIFO18_36_UPPER DOU5)
		)
		(element DIU4 1
			(pin DIU4 output)
			(conn DIU4 DIU4 ==> RAMBFIFO18_36_UPPER DIU4)
		)
		(element RDADDRU2 1
			(pin RDADDRU2 output)
			(conn RDADDRU2 RDADDRU2 ==> RAMBFIFO18_36_UPPER RDADDRU2)
		)
		(element DIU20 1
			(pin DIU20 output)
			(conn DIU20 DIU20 ==> RAMBFIFO18_36_UPPER DIU20)
		)
		(element TIEOFFWEAL3 1
			(pin TIEOFFWEAL3 output)
			(conn TIEOFFWEAL3 TIEOFFWEAL3 ==> RAMBFIFO18_36_LOWER TIEOFFWEAL3)
		)
		(element WEU0 1
			(pin WEU0 output)
			(conn WEU0 WEU0 ==> RAMBFIFO18_36_UPPER WEU0)
		)
		(element DOU11 1
			(pin DOU11 input)
			(conn DOU11 DOU11 <== RAMBFIFO18_36_UPPER DOU11)
		)
		(element DOU27 1
			(pin DOU27 input)
			(conn DOU27 DOU27 <== RAMBFIFO18_36_UPPER DOU27)
		)
		(element DIU7 1
			(pin DIU7 output)
			(conn DIU7 DIU7 ==> RAMBFIFO18_36_UPPER DIU7)
		)
		(element DIU30 1
			(pin DIU30 output)
			(conn DIU30 DIU30 ==> RAMBFIFO18_36_UPPER DIU30)
		)
		(element DOU1 1
			(pin DOU1 input)
			(conn DOU1 DOU1 <== RAMBFIFO18_36_UPPER DOU1)
		)
		(element RDRCLKU 1
			(pin RDRCLKU output)
			(conn RDRCLKU RDRCLKU ==> RDRCLKUINV RDRCLKU_B)
			(conn RDRCLKU RDRCLKU ==> RDRCLKUINV RDRCLKU)
		)
		(element DOU13 1
			(pin DOU13 input)
			(conn DOU13 DOU13 <== RAMBFIFO18_36_UPPER DOU13)
		)
		(element DOPU2 1
			(pin DOPU2 input)
			(conn DOPU2 DOPU2 <== RAMBFIFO18_36_UPPER DOPU2)
		)
		(element WRENU 1
			(pin WRENU output)
			(conn WRENU WRENU ==> WRENUINV WRENU_B)
			(conn WRENU WRENU ==> WRENUINV WRENU)
		)
		(element DIU17 1
			(pin DIU17 output)
			(conn DIU17 DIU17 ==> RAMBFIFO18_36_UPPER DIU17)
		)
		(element TIEOFFWEAU1 1
			(pin TIEOFFWEAU1 output)
			(conn TIEOFFWEAU1 TIEOFFWEAU1 ==> RAMBFIFO18_36_UPPER TIEOFFWEAU1)
		)
		(element DOU18 1
			(pin DOU18 input)
			(conn DOU18 DOU18 <== RAMBFIFO18_36_UPPER DOU18)
		)
		(element DIU27 1
			(pin DIU27 output)
			(conn DIU27 DIU27 ==> RAMBFIFO18_36_UPPER DIU27)
		)
		(element WRADDRU8 1
			(pin WRADDRU8 output)
			(conn WRADDRU8 WRADDRU8 ==> RAMBFIFO18_36_UPPER WRADDRU8)
		)
		(element DOU10 1
			(pin DOU10 input)
			(conn DOU10 DOU10 <== RAMBFIFO18_36_UPPER DOU10)
		)
		(element DIU23 1
			(pin DIU23 output)
			(conn DIU23 DIU23 ==> RAMBFIFO18_36_UPPER DIU23)
		)
		(element WEU4 1
			(pin WEU4 output)
			(conn WEU4 WEU4 ==> RAMBFIFO18_36_UPPER WEU4)
		)
		(element DIU14 1
			(pin DIU14 output)
			(conn DIU14 DIU14 ==> RAMBFIFO18_36_UPPER DIU14)
		)
		(element WRADDRU12 1
			(pin WRADDRU12 output)
			(conn WRADDRU12 WRADDRU12 ==> RAMBFIFO18_36_UPPER WRADDRU12)
		)
		(element WEU3 1
			(pin WEU3 output)
			(conn WEU3 WEU3 ==> RAMBFIFO18_36_UPPER WEU3)
		)
		(element DIU0 1
			(pin DIU0 output)
			(conn DIU0 DIU0 ==> RAMBFIFO18_36_UPPER DIU0)
		)
		(element RDADDRU8 1
			(pin RDADDRU8 output)
			(conn RDADDRU8 RDADDRU8 ==> RAMBFIFO18_36_UPPER RDADDRU8)
		)
		(element DOU20 1
			(pin DOU20 input)
			(conn DOU20 DOU20 <== RAMBFIFO18_36_UPPER DOU20)
		)
		(element DIU5 1
			(pin DIU5 output)
			(conn DIU5 DIU5 ==> RAMBFIFO18_36_UPPER DIU5)
		)
		(element WRADDRU6 1
			(pin WRADDRU6 output)
			(conn WRADDRU6 WRADDRU6 ==> RAMBFIFO18_36_UPPER WRADDRU6)
		)
		(element SSRU 1
			(pin SSRU output)
			(conn SSRU SSRU ==> SSRUINV SSRU_B)
			(conn SSRU SSRU ==> SSRUINV SSRU)
		)
		(element REGCEU 1
			(pin REGCEU output)
			(conn REGCEU REGCEU ==> RAMBFIFO18_36_UPPER REGCEU)
		)
		(element DOU17 1
			(pin DOU17 input)
			(conn DOU17 DOU17 <== RAMBFIFO18_36_UPPER DOU17)
		)
		(element RDADDRU4 1
			(pin RDADDRU4 output)
			(conn RDADDRU4 RDADDRU4 ==> RAMBFIFO18_36_UPPER RDADDRU4)
		)
		(element DIU29 1
			(pin DIU29 output)
			(conn DIU29 DIU29 ==> RAMBFIFO18_36_UPPER DIU29)
		)
		(element WRADDRU1 1
			(pin WRADDRU1 output)
			(conn WRADDRU1 WRADDRU1 ==> RAMBFIFO18_36_UPPER WRADDRU1)
		)
		(element DIU26 1
			(pin DIU26 output)
			(conn DIU26 DIU26 ==> RAMBFIFO18_36_UPPER DIU26)
		)
		(element DOU28 1
			(pin DOU28 input)
			(conn DOU28 DOU28 <== RAMBFIFO18_36_UPPER DOU28)
		)
		(element DOPU3 1
			(pin DOPU3 input)
			(conn DOPU3 DOPU3 <== RAMBFIFO18_36_UPPER DOPU3)
		)
		(element RDADDRU13 1
			(pin RDADDRU13 output)
			(conn RDADDRU13 RDADDRU13 ==> RAMBFIFO18_36_UPPER RDADDRU13)
		)
		(element DOU4 1
			(pin DOU4 input)
			(conn DOU4 DOU4 <== RAMBFIFO18_36_UPPER DOU4)
		)
		(element RDADDRU0 1
			(pin RDADDRU0 output)
			(conn RDADDRU0 RDADDRU0 ==> RAMBFIFO18_36_UPPER RDADDRU0)
		)
		(element DIU13 1
			(pin DIU13 output)
			(conn DIU13 DIU13 ==> RAMBFIFO18_36_UPPER DIU13)
		)
		(element WRADDRU10 1
			(pin WRADDRU10 output)
			(conn WRADDRU10 WRADDRU10 ==> RAMBFIFO18_36_UPPER WRADDRU10)
		)
		(element DIU22 1
			(pin DIU22 output)
			(conn DIU22 DIU22 ==> RAMBFIFO18_36_UPPER DIU22)
		)
		(element RDRCLKUINV 3
			(pin RDRCLKU_B input)
			(pin RDRCLKU input)
			(pin OUT output)
			(cfg RDRCLKU_B RDRCLKU)
			(conn RDRCLKUINV OUT ==> RAMBFIFO18_36_UPPER RDRCLKU)
			(conn RDRCLKUINV RDRCLKU_B <== RDRCLKU RDRCLKU)
			(conn RDRCLKUINV RDRCLKU <== RDRCLKU RDRCLKU)
		)
		(element DIU16 1
			(pin DIU16 output)
			(conn DIU16 DIU16 ==> RAMBFIFO18_36_UPPER DIU16)
		)
		(element RDADDRU10 1
			(pin RDADDRU10 output)
			(conn RDADDRU10 RDADDRU10 ==> RAMBFIFO18_36_UPPER RDADDRU10)
		)
		(element TIEOFFWEAU2 1
			(pin TIEOFFWEAU2 output)
			(conn TIEOFFWEAU2 TIEOFFWEAU2 ==> RAMBFIFO18_36_UPPER TIEOFFWEAU2)
		)
		(element DOU24 1
			(pin DOU24 input)
			(conn DOU24 DOU24 <== RAMBFIFO18_36_UPPER DOU24)
		)
		(element DIU31 1
			(pin DIU31 output)
			(conn DIU31 DIU31 ==> RAMBFIFO18_36_UPPER DIU31)
		)
		(element DIPU1 1
			(pin DIPU1 output)
			(conn DIPU1 DIPU1 ==> RAMBFIFO18_36_UPPER DIPU1)
		)
		(element RDCLKUINV 3
			(pin RDCLKU_B input)
			(pin RDCLKU input)
			(pin OUT output)
			(cfg RDCLKU_B RDCLKU)
			(conn RDCLKUINV OUT ==> RAMBFIFO18_36_UPPER RDCLKU)
			(conn RDCLKUINV RDCLKU_B <== RDCLKU RDCLKU)
			(conn RDCLKUINV RDCLKU <== RDCLKU RDCLKU)
		)
		(element WEU7 1
			(pin WEU7 output)
			(conn WEU7 WEU7 ==> RAMBFIFO18_36_UPPER WEU7)
		)
		(element WRADDRU5 1
			(pin WRADDRU5 output)
			(conn WRADDRU5 WRADDRU5 ==> RAMBFIFO18_36_UPPER WRADDRU5)
		)
		(element DOU30 1
			(pin DOU30 input)
			(conn DOU30 DOU30 <== RAMBFIFO18_36_UPPER DOU30)
		)
		(element DOU29 1
			(pin DOU29 input)
			(conn DOU29 DOU29 <== RAMBFIFO18_36_UPPER DOU29)
		)
		(element TIEOFFWEAL0 1
			(pin TIEOFFWEAL0 output)
			(conn TIEOFFWEAL0 TIEOFFWEAL0 ==> RAMBFIFO18_36_LOWER TIEOFFWEAL0)
		)
		(element DOPU1 1
			(pin DOPU1 input)
			(conn DOPU1 DOPU1 <== RAMBFIFO18_36_UPPER DOPU1)
		)
		(element RDADDRU9 1
			(pin RDADDRU9 output)
			(conn RDADDRU9 RDADDRU9 ==> RAMBFIFO18_36_UPPER RDADDRU9)
		)
		(element WEU2 1
			(pin WEU2 output)
			(conn WEU2 WEU2 ==> RAMBFIFO18_36_UPPER WEU2)
		)
		(element DIU19 1
			(pin DIU19 output)
			(conn DIU19 DIU19 ==> RAMBFIFO18_36_UPPER DIU19)
		)
		(element DIU28 1
			(pin DIU28 output)
			(conn DIU28 DIU28 ==> RAMBFIFO18_36_UPPER DIU28)
		)
		(element DOU0 1
			(pin DOU0 input)
			(conn DOU0 DOU0 <== RAMBFIFO18_36_UPPER DOU0)
		)
		(element DIU9 1
			(pin DIU9 output)
			(conn DIU9 DIU9 ==> RAMBFIFO18_36_UPPER DIU9)
		)
		(element DOU9 1
			(pin DOU9 input)
			(conn DOU9 DOU9 <== RAMBFIFO18_36_UPPER DOU9)
		)
		(element DIU18 1
			(pin DIU18 output)
			(conn DIU18 DIU18 ==> RAMBFIFO18_36_UPPER DIU18)
		)
		(element WRENUINV 3
			(pin WRENU_B input)
			(pin WRENU input)
			(pin OUT output)
			(cfg WRENU_B WRENU)
			(conn WRENUINV OUT ==> RAMBFIFO18_36_UPPER WRENU)
			(conn WRENUINV WRENU_B <== WRENU WRENU)
			(conn WRENUINV WRENU <== WRENU WRENU)
		)
		(element WRADDRU0 1
			(pin WRADDRU0 output)
			(conn WRADDRU0 WRADDRU0 ==> RAMBFIFO18_36_UPPER WRADDRU0)
		)
		(element DOU25 1
			(pin DOU25 input)
			(conn DOU25 DOU25 <== RAMBFIFO18_36_UPPER DOU25)
		)
		(element DIU25 1
			(pin DIU25 output)
			(conn DIU25 DIU25 ==> RAMBFIFO18_36_UPPER DIU25)
		)
		(element DOU12 1
			(pin DOU12 input)
			(conn DOU12 DOU12 <== RAMBFIFO18_36_UPPER DOU12)
		)
		(element DIU6 1
			(pin DIU6 output)
			(conn DIU6 DIU6 ==> RAMBFIFO18_36_UPPER DIU6)
		)
		(element WEU6 1
			(pin WEU6 output)
			(conn WEU6 WEU6 ==> RAMBFIFO18_36_UPPER WEU6)
		)
		(element RDENUINV 3
			(pin RDENU_B input)
			(pin RDENU input)
			(pin OUT output)
			(cfg RDENU_B RDENU)
			(conn RDENUINV OUT ==> RAMBFIFO18_36_UPPER RDENU)
			(conn RDENUINV RDENU_B <== RDENU RDENU)
			(conn RDENUINV RDENU <== RDENU RDENU)
		)
		(element DOU3 1
			(pin DOU3 input)
			(conn DOU3 DOU3 <== RAMBFIFO18_36_UPPER DOU3)
		)
		(element RDADDRU3 1
			(pin RDADDRU3 output)
			(conn RDADDRU3 RDADDRU3 ==> RAMBFIFO18_36_UPPER RDADDRU3)
		)
		(element DIU15 1
			(pin DIU15 output)
			(conn DIU15 DIU15 ==> RAMBFIFO18_36_UPPER DIU15)
		)
		(element WRADDRU14 1
			(pin WRADDRU14 output)
			(conn WRADDRU14 WRADDRU14 ==> RAMBFIFO18_36_UPPER WRADDRU14)
		)
		(element TIEOFFWEAL1 1
			(pin TIEOFFWEAL1 output)
			(conn TIEOFFWEAL1 TIEOFFWEAL1 ==> RAMBFIFO18_36_LOWER TIEOFFWEAL1)
		)
		(element RDADDRU14 1
			(pin RDADDRU14 output)
			(conn RDADDRU14 RDADDRU14 ==> RAMBFIFO18_36_UPPER RDADDRU14)
		)
		(element WRCLKU 1
			(pin WRCLKU output)
			(conn WRCLKU WRCLKU ==> WRCLKUINV WRCLKU_B)
			(conn WRCLKU WRCLKU ==> WRCLKUINV WRCLKU)
		)
		(element SSRUINV 3
			(pin SSRU_B input)
			(pin SSRU input)
			(pin OUT output)
			(cfg SSRU_B SSRU)
			(conn SSRUINV OUT ==> RAMBFIFO18_36_UPPER SSRU)
			(conn SSRUINV SSRU_B <== SSRU SSRU)
			(conn SSRUINV SSRU <== SSRU SSRU)
		)
		(element DOU15 1
			(pin DOU15 input)
			(conn DOU15 DOU15 <== RAMBFIFO18_36_UPPER DOU15)
		)
		(element DIU12 1
			(pin DIU12 output)
			(conn DIU12 DIU12 ==> RAMBFIFO18_36_UPPER DIU12)
		)
		(element WRCLKUINV 3
			(pin WRCLKU_B input)
			(pin WRCLKU input)
			(pin OUT output)
			(cfg WRCLKU_B WRCLKU)
			(conn WRCLKUINV OUT ==> RAMBFIFO18_36_UPPER WRCLKU)
			(conn WRCLKUINV WRCLKU_B <== WRCLKU WRCLKU)
			(conn WRCLKUINV WRCLKU <== WRCLKU WRCLKU)
		)
		(element TIEOFFSSRBU 1
			(pin TIEOFFSSRBU output)
			(conn TIEOFFSSRBU TIEOFFSSRBU ==> RAMBFIFO18_36_UPPER TIEOFFSSRBU)
		)
		(element RDENU 1
			(pin RDENU output)
			(conn RDENU RDENU ==> RDENUINV RDENU_B)
			(conn RDENU RDENU ==> RDENUINV RDENU)
		)
		(element DOU22 1
			(pin DOU22 input)
			(conn DOU22 DOU22 <== RAMBFIFO18_36_UPPER DOU22)
		)
		(element DOU7 1
			(pin DOU7 input)
			(conn DOU7 DOU7 <== RAMBFIFO18_36_UPPER DOU7)
		)
		(element DOU16 1
			(pin DOU16 input)
			(conn DOU16 DOU16 <== RAMBFIFO18_36_UPPER DOU16)
		)
		(element DIU3 1
			(pin DIU3 output)
			(conn DIU3 DIU3 ==> RAMBFIFO18_36_UPPER DIU3)
		)
		(element DIPU2 1
			(pin DIPU2 output)
			(conn DIPU2 DIPU2 ==> RAMBFIFO18_36_UPPER DIPU2)
		)
		(element DOPU0 1
			(pin DOPU0 input)
			(conn DOPU0 DOPU0 <== RAMBFIFO18_36_UPPER DOPU0)
		)
		(element RDADDRU6 1
			(pin RDADDRU6 output)
			(conn RDADDRU6 RDADDRU6 ==> RAMBFIFO18_36_UPPER RDADDRU6)
		)
		(element WEU1 1
			(pin WEU1 output)
			(conn WEU1 WEU1 ==> RAMBFIFO18_36_UPPER WEU1)
		)
		(element WRADDRU4 1
			(pin WRADDRU4 output)
			(conn WRADDRU4 WRADDRU4 ==> RAMBFIFO18_36_UPPER WRADDRU4)
		)
		(element DOU26 1
			(pin DOU26 input)
			(conn DOU26 DOU26 <== RAMBFIFO18_36_UPPER DOU26)
		)
		(element WRADDRU7 1
			(pin WRADDRU7 output)
			(conn WRADDRU7 WRADDRU7 ==> RAMBFIFO18_36_UPPER WRADDRU7)
		)
		(element RDADDRU11 1
			(pin RDADDRU11 output)
			(conn RDADDRU11 RDADDRU11 ==> RAMBFIFO18_36_UPPER RDADDRU11)
		)
		(element TIEOFFSSRBL 1
			(pin TIEOFFSSRBL output)
			(conn TIEOFFSSRBL TIEOFFSSRBL ==> RAMBFIFO18_36_LOWER TIEOFFSSRBL)
		)
		(element DIU21 1
			(pin DIU21 output)
			(conn DIU21 DIU21 ==> RAMBFIFO18_36_UPPER DIU21)
		)
		(element DOU31 1
			(pin DOU31 input)
			(conn DOU31 DOU31 <== RAMBFIFO18_36_UPPER DOU31)
		)
		(element DOU19 1
			(pin DOU19 input)
			(conn DOU19 DOU19 <== RAMBFIFO18_36_UPPER DOU19)
		)
		(element DIU24 1
			(pin DIU24 output)
			(conn DIU24 DIU24 ==> RAMBFIFO18_36_UPPER DIU24)
		)
		(element DIU8 1
			(pin DIU8 output)
			(conn DIU8 DIU8 ==> RAMBFIFO18_36_UPPER DIU8)
		)
		(element DIPU3 1
			(pin DIPU3 output)
			(conn DIPU3 DIPU3 ==> RAMBFIFO18_36_UPPER DIPU3)
		)
		(element RDCLKU 1
			(pin RDCLKU output)
			(conn RDCLKU RDCLKU ==> RDCLKUINV RDCLKU_B)
			(conn RDCLKU RDCLKU ==> RDCLKUINV RDCLKU)
		)
		(element TIEOFFWEAU3 1
			(pin TIEOFFWEAU3 output)
			(conn TIEOFFWEAU3 TIEOFFWEAU3 ==> RAMBFIFO18_36_UPPER TIEOFFWEAU3)
		)
		(element DIU2 1
			(pin DIU2 output)
			(conn DIU2 DIU2 ==> RAMBFIFO18_36_UPPER DIU2)
		)
		(element WRADDRU9 1
			(pin WRADDRU9 output)
			(conn WRADDRU9 WRADDRU9 ==> RAMBFIFO18_36_UPPER WRADDRU9)
		)
		(element DOU23 1
			(pin DOU23 input)
			(conn DOU23 DOU23 <== RAMBFIFO18_36_UPPER DOU23)
		)
		(element DIU1 1
			(pin DIU1 output)
			(conn DIU1 DIU1 ==> RAMBFIFO18_36_UPPER DIU1)
		)
		(element WRADDRU13 1
			(pin WRADDRU13 output)
			(conn WRADDRU13 WRADDRU13 ==> RAMBFIFO18_36_UPPER WRADDRU13)
		)
		(element DOU6 1
			(pin DOU6 input)
			(conn DOU6 DOU6 <== RAMBFIFO18_36_UPPER DOU6)
		)
		(element DOU8 1
			(pin DOU8 input)
			(conn DOU8 DOU8 <== RAMBFIFO18_36_UPPER DOU8)
		)
		(element DOU2 1
			(pin DOU2 input)
			(conn DOU2 DOU2 <== RAMBFIFO18_36_UPPER DOU2)
		)
		(element WRADDRU11 1
			(pin WRADDRU11 output)
			(conn WRADDRU11 WRADDRU11 ==> RAMBFIFO18_36_UPPER WRADDRU11)
		)
		(element DIU10 1
			(pin DIU10 output)
			(conn DIU10 DIU10 ==> RAMBFIFO18_36_UPPER DIU10)
		)
		(element TIEOFFWEAU0 1
			(pin TIEOFFWEAU0 output)
			(conn TIEOFFWEAU0 TIEOFFWEAU0 ==> RAMBFIFO18_36_UPPER TIEOFFWEAU0)
		)
		(element RDADDRU5 1
			(pin RDADDRU5 output)
			(conn RDADDRU5 RDADDRU5 ==> RAMBFIFO18_36_UPPER RDADDRU5)
		)
		(element TIEOFFWEAL2 1
			(pin TIEOFFWEAL2 output)
			(conn TIEOFFWEAL2 TIEOFFWEAL2 ==> RAMBFIFO18_36_LOWER TIEOFFWEAL2)
		)
		(element DOU21 1
			(pin DOU21 input)
			(conn DOU21 DOU21 <== RAMBFIFO18_36_UPPER DOU21)
		)
		(element DOU14 1
			(pin DOU14 input)
			(conn DOU14 DOU14 <== RAMBFIFO18_36_UPPER DOU14)
		)
		(element DIU11 1
			(pin DIU11 output)
			(conn DIU11 DIU11 ==> RAMBFIFO18_36_UPPER DIU11)
		)
		(element WEU5 1
			(pin WEU5 output)
			(conn WEU5 WEU5 ==> RAMBFIFO18_36_UPPER WEU5)
		)
		(element DO_REG_U 0
			(cfg 1 0)
		)
		(element SAVEDATA 0
			(cfg FALSE TRUE)
		)
	)
	(primitive_def RAMBFIFO36 343 386
		(pin WEBU7 WEBU7 input)
		(pin WEBU6 WEBU6 input)
		(pin WEBU5 WEBU5 input)
		(pin WEBU4 WEBU4 input)
		(pin WEBU3 WEBU3 input)
		(pin WEBU2 WEBU2 input)
		(pin WEBU1 WEBU1 input)
		(pin WEBU0 WEBU0 input)
		(pin WEBL7 WEBL7 input)
		(pin WEBL6 WEBL6 input)
		(pin WEBL5 WEBL5 input)
		(pin WEBL4 WEBL4 input)
		(pin WEBL3 WEBL3 input)
		(pin WEBL2 WEBL2 input)
		(pin WEBL1 WEBL1 input)
		(pin WEBL0 WEBL0 input)
		(pin WEAU3 WEAU3 input)
		(pin WEAU2 WEAU2 input)
		(pin WEAU1 WEAU1 input)
		(pin WEAU0 WEAU0 input)
		(pin WEAL3 WEAL3 input)
		(pin WEAL2 WEAL2 input)
		(pin WEAL1 WEAL1 input)
		(pin WEAL0 WEAL0 input)
		(pin TSTWROS12 TSTWROS12 input)
		(pin TSTWROS11 TSTWROS11 input)
		(pin TSTWROS10 TSTWROS10 input)
		(pin TSTWROS9 TSTWROS9 input)
		(pin TSTWROS8 TSTWROS8 input)
		(pin TSTWROS7 TSTWROS7 input)
		(pin TSTWROS6 TSTWROS6 input)
		(pin TSTWROS5 TSTWROS5 input)
		(pin TSTWROS4 TSTWROS4 input)
		(pin TSTWROS3 TSTWROS3 input)
		(pin TSTWROS2 TSTWROS2 input)
		(pin TSTWROS1 TSTWROS1 input)
		(pin TSTWROS0 TSTWROS0 input)
		(pin TSTWRCNTOFF TSTWRCNTOFF input)
		(pin TSTRDOS12 TSTRDOS12 input)
		(pin TSTRDOS11 TSTRDOS11 input)
		(pin TSTRDOS10 TSTRDOS10 input)
		(pin TSTRDOS9 TSTRDOS9 input)
		(pin TSTRDOS8 TSTRDOS8 input)
		(pin TSTRDOS7 TSTRDOS7 input)
		(pin TSTRDOS6 TSTRDOS6 input)
		(pin TSTRDOS5 TSTRDOS5 input)
		(pin TSTRDOS4 TSTRDOS4 input)
		(pin TSTRDOS3 TSTRDOS3 input)
		(pin TSTRDOS2 TSTRDOS2 input)
		(pin TSTRDOS1 TSTRDOS1 input)
		(pin TSTRDOS0 TSTRDOS0 input)
		(pin TSTRDCNTOFF TSTRDCNTOFF input)
		(pin TSTOFF TSTOFF input)
		(pin TSTFLAGIN TSTFLAGIN input)
		(pin TSTCNT12 TSTCNT12 input)
		(pin TSTCNT11 TSTCNT11 input)
		(pin TSTCNT10 TSTCNT10 input)
		(pin TSTCNT9 TSTCNT9 input)
		(pin TSTCNT8 TSTCNT8 input)
		(pin TSTCNT7 TSTCNT7 input)
		(pin TSTCNT6 TSTCNT6 input)
		(pin TSTCNT5 TSTCNT5 input)
		(pin TSTCNT4 TSTCNT4 input)
		(pin TSTCNT3 TSTCNT3 input)
		(pin TSTCNT2 TSTCNT2 input)
		(pin TSTCNT1 TSTCNT1 input)
		(pin TSTCNT0 TSTCNT0 input)
		(pin SSRBU SSRBU input)
		(pin SSRBL SSRBL input)
		(pin SSRAU SSRAU input)
		(pin SSRARSTL SSRARSTL input)
		(pin REGCLKBWRRCLKU REGCLKBWRRCLKU input)
		(pin REGCLKBWRRCLKL REGCLKBWRRCLKL input)
		(pin REGCLKARDRCLKU REGCLKARDRCLKU input)
		(pin REGCLKARDRCLKL REGCLKARDRCLKL input)
		(pin REGCEBU REGCEBU input)
		(pin REGCEBL REGCEBL input)
		(pin REGCEAU REGCEAU input)
		(pin REGCEAL REGCEAL input)
		(pin ENBWRENL ENBWRENL input)
		(pin ENBU ENBU input)
		(pin ENAU ENAU input)
		(pin ENARDENL ENARDENL input)
		(pin DIPBDIPU1 DIPBDIPU1 input)
		(pin DIPBDIPU0 DIPBDIPU0 input)
		(pin DIPBDIPL1 DIPBDIPL1 input)
		(pin DIPBDIPL0 DIPBDIPL0 input)
		(pin DIPADIPU1 DIPADIPU1 input)
		(pin DIPADIPU0 DIPADIPU0 input)
		(pin DIPADIPL1 DIPADIPL1 input)
		(pin DIPADIPL0 DIPADIPL0 input)
		(pin DIBDIU15 DIBDIU15 input)
		(pin DIBDIU14 DIBDIU14 input)
		(pin DIBDIU13 DIBDIU13 input)
		(pin DIBDIU12 DIBDIU12 input)
		(pin DIBDIU11 DIBDIU11 input)
		(pin DIBDIU10 DIBDIU10 input)
		(pin DIBDIU9 DIBDIU9 input)
		(pin DIBDIU8 DIBDIU8 input)
		(pin DIBDIU7 DIBDIU7 input)
		(pin DIBDIU6 DIBDIU6 input)
		(pin DIBDIU5 DIBDIU5 input)
		(pin DIBDIU4 DIBDIU4 input)
		(pin DIBDIU3 DIBDIU3 input)
		(pin DIBDIU2 DIBDIU2 input)
		(pin DIBDIU1 DIBDIU1 input)
		(pin DIBDIU0 DIBDIU0 input)
		(pin DIBDIL15 DIBDIL15 input)
		(pin DIBDIL14 DIBDIL14 input)
		(pin DIBDIL13 DIBDIL13 input)
		(pin DIBDIL12 DIBDIL12 input)
		(pin DIBDIL11 DIBDIL11 input)
		(pin DIBDIL10 DIBDIL10 input)
		(pin DIBDIL9 DIBDIL9 input)
		(pin DIBDIL8 DIBDIL8 input)
		(pin DIBDIL7 DIBDIL7 input)
		(pin DIBDIL6 DIBDIL6 input)
		(pin DIBDIL5 DIBDIL5 input)
		(pin DIBDIL4 DIBDIL4 input)
		(pin DIBDIL3 DIBDIL3 input)
		(pin DIBDIL2 DIBDIL2 input)
		(pin DIBDIL1 DIBDIL1 input)
		(pin DIBDIL0 DIBDIL0 input)
		(pin DIADIU15 DIADIU15 input)
		(pin DIADIU14 DIADIU14 input)
		(pin DIADIU13 DIADIU13 input)
		(pin DIADIU12 DIADIU12 input)
		(pin DIADIU11 DIADIU11 input)
		(pin DIADIU10 DIADIU10 input)
		(pin DIADIU9 DIADIU9 input)
		(pin DIADIU8 DIADIU8 input)
		(pin DIADIU7 DIADIU7 input)
		(pin DIADIU6 DIADIU6 input)
		(pin DIADIU5 DIADIU5 input)
		(pin DIADIU4 DIADIU4 input)
		(pin DIADIU3 DIADIU3 input)
		(pin DIADIU2 DIADIU2 input)
		(pin DIADIU1 DIADIU1 input)
		(pin DIADIU0 DIADIU0 input)
		(pin DIADIL15 DIADIL15 input)
		(pin DIADIL14 DIADIL14 input)
		(pin DIADIL13 DIADIL13 input)
		(pin DIADIL12 DIADIL12 input)
		(pin DIADIL11 DIADIL11 input)
		(pin DIADIL10 DIADIL10 input)
		(pin DIADIL9 DIADIL9 input)
		(pin DIADIL8 DIADIL8 input)
		(pin DIADIL7 DIADIL7 input)
		(pin DIADIL6 DIADIL6 input)
		(pin DIADIL5 DIADIL5 input)
		(pin DIADIL4 DIADIL4 input)
		(pin DIADIL3 DIADIL3 input)
		(pin DIADIL2 DIADIL2 input)
		(pin DIADIL1 DIADIL1 input)
		(pin DIADIL0 DIADIL0 input)
		(pin CLKBWRCLKU CLKBWRCLKU input)
		(pin CLKBWRCLKL CLKBWRCLKL input)
		(pin CLKARDCLKU CLKARDCLKU input)
		(pin CLKARDCLKL CLKARDCLKL input)
		(pin CASCADEINREGB CASCADEINREGB input)
		(pin CASCADEINREGA CASCADEINREGA input)
		(pin CASCADEINLATB CASCADEINLATB input)
		(pin CASCADEINLATA CASCADEINLATA input)
		(pin ADDRBU14 ADDRBU14 input)
		(pin ADDRBU13 ADDRBU13 input)
		(pin ADDRBU12 ADDRBU12 input)
		(pin ADDRBU11 ADDRBU11 input)
		(pin ADDRBU10 ADDRBU10 input)
		(pin ADDRBU9 ADDRBU9 input)
		(pin ADDRBU8 ADDRBU8 input)
		(pin ADDRBU7 ADDRBU7 input)
		(pin ADDRBU6 ADDRBU6 input)
		(pin ADDRBU5 ADDRBU5 input)
		(pin ADDRBU4 ADDRBU4 input)
		(pin ADDRBU3 ADDRBU3 input)
		(pin ADDRBU2 ADDRBU2 input)
		(pin ADDRBU1 ADDRBU1 input)
		(pin ADDRBU0 ADDRBU0 input)
		(pin ADDRBL15 ADDRBL15 input)
		(pin ADDRBL14 ADDRBL14 input)
		(pin ADDRBL13 ADDRBL13 input)
		(pin ADDRBL12 ADDRBL12 input)
		(pin ADDRBL11 ADDRBL11 input)
		(pin ADDRBL10 ADDRBL10 input)
		(pin ADDRBL9 ADDRBL9 input)
		(pin ADDRBL8 ADDRBL8 input)
		(pin ADDRBL7 ADDRBL7 input)
		(pin ADDRBL6 ADDRBL6 input)
		(pin ADDRBL5 ADDRBL5 input)
		(pin ADDRBL4 ADDRBL4 input)
		(pin ADDRBL3 ADDRBL3 input)
		(pin ADDRBL2 ADDRBL2 input)
		(pin ADDRBL1 ADDRBL1 input)
		(pin ADDRBL0 ADDRBL0 input)
		(pin ADDRAU14 ADDRAU14 input)
		(pin ADDRAU13 ADDRAU13 input)
		(pin ADDRAU12 ADDRAU12 input)
		(pin ADDRAU11 ADDRAU11 input)
		(pin ADDRAU10 ADDRAU10 input)
		(pin ADDRAU9 ADDRAU9 input)
		(pin ADDRAU8 ADDRAU8 input)
		(pin ADDRAU7 ADDRAU7 input)
		(pin ADDRAU6 ADDRAU6 input)
		(pin ADDRAU5 ADDRAU5 input)
		(pin ADDRAU4 ADDRAU4 input)
		(pin ADDRAU3 ADDRAU3 input)
		(pin ADDRAU2 ADDRAU2 input)
		(pin ADDRAU1 ADDRAU1 input)
		(pin ADDRAU0 ADDRAU0 input)
		(pin ADDRAL15 ADDRAL15 input)
		(pin ADDRAL14 ADDRAL14 input)
		(pin ADDRAL13 ADDRAL13 input)
		(pin ADDRAL12 ADDRAL12 input)
		(pin ADDRAL11 ADDRAL11 input)
		(pin ADDRAL10 ADDRAL10 input)
		(pin ADDRAL9 ADDRAL9 input)
		(pin ADDRAL8 ADDRAL8 input)
		(pin ADDRAL7 ADDRAL7 input)
		(pin ADDRAL6 ADDRAL6 input)
		(pin ADDRAL5 ADDRAL5 input)
		(pin ADDRAL4 ADDRAL4 input)
		(pin ADDRAL3 ADDRAL3 input)
		(pin ADDRAL2 ADDRAL2 input)
		(pin ADDRAL1 ADDRAL1 input)
		(pin ADDRAL0 ADDRAL0 input)
		(pin WRERR WRERR output)
		(pin WRCOUNT12 WRCOUNT12 output)
		(pin WRCOUNT11 WRCOUNT11 output)
		(pin WRCOUNT10 WRCOUNT10 output)
		(pin WRCOUNT9 WRCOUNT9 output)
		(pin WRCOUNT8 WRCOUNT8 output)
		(pin WRCOUNT7 WRCOUNT7 output)
		(pin WRCOUNT6 WRCOUNT6 output)
		(pin WRCOUNT5 WRCOUNT5 output)
		(pin WRCOUNT4 WRCOUNT4 output)
		(pin WRCOUNT3 WRCOUNT3 output)
		(pin WRCOUNT2 WRCOUNT2 output)
		(pin WRCOUNT1 WRCOUNT1 output)
		(pin WRCOUNT0 WRCOUNT0 output)
		(pin SBITERR SBITERR output)
		(pin RDERR RDERR output)
		(pin RDCOUNT12 RDCOUNT12 output)
		(pin RDCOUNT11 RDCOUNT11 output)
		(pin RDCOUNT10 RDCOUNT10 output)
		(pin RDCOUNT9 RDCOUNT9 output)
		(pin RDCOUNT8 RDCOUNT8 output)
		(pin RDCOUNT7 RDCOUNT7 output)
		(pin RDCOUNT6 RDCOUNT6 output)
		(pin RDCOUNT5 RDCOUNT5 output)
		(pin RDCOUNT4 RDCOUNT4 output)
		(pin RDCOUNT3 RDCOUNT3 output)
		(pin RDCOUNT2 RDCOUNT2 output)
		(pin RDCOUNT1 RDCOUNT1 output)
		(pin RDCOUNT0 RDCOUNT0 output)
		(pin FULL FULL output)
		(pin EMPTY EMPTY output)
		(pin ECCPARITY7 ECCPARITY7 output)
		(pin ECCPARITY6 ECCPARITY6 output)
		(pin ECCPARITY5 ECCPARITY5 output)
		(pin ECCPARITY4 ECCPARITY4 output)
		(pin ECCPARITY3 ECCPARITY3 output)
		(pin ECCPARITY2 ECCPARITY2 output)
		(pin ECCPARITY1 ECCPARITY1 output)
		(pin ECCPARITY0 ECCPARITY0 output)
		(pin DOPBDOPU1 DOPBDOPU1 output)
		(pin DOPBDOPU0 DOPBDOPU0 output)
		(pin DOPBDOPL1 DOPBDOPL1 output)
		(pin DOPBDOPL0 DOPBDOPL0 output)
		(pin DOPADOPU1 DOPADOPU1 output)
		(pin DOPADOPU0 DOPADOPU0 output)
		(pin DOPADOPL1 DOPADOPL1 output)
		(pin DOPADOPL0 DOPADOPL0 output)
		(pin DOBDOU15 DOBDOU15 output)
		(pin DOBDOU14 DOBDOU14 output)
		(pin DOBDOU13 DOBDOU13 output)
		(pin DOBDOU12 DOBDOU12 output)
		(pin DOBDOU11 DOBDOU11 output)
		(pin DOBDOU10 DOBDOU10 output)
		(pin DOBDOU9 DOBDOU9 output)
		(pin DOBDOU8 DOBDOU8 output)
		(pin DOBDOU7 DOBDOU7 output)
		(pin DOBDOU6 DOBDOU6 output)
		(pin DOBDOU5 DOBDOU5 output)
		(pin DOBDOU4 DOBDOU4 output)
		(pin DOBDOU3 DOBDOU3 output)
		(pin DOBDOU2 DOBDOU2 output)
		(pin DOBDOU1 DOBDOU1 output)
		(pin DOBDOU0 DOBDOU0 output)
		(pin DOBDOL15 DOBDOL15 output)
		(pin DOBDOL14 DOBDOL14 output)
		(pin DOBDOL13 DOBDOL13 output)
		(pin DOBDOL12 DOBDOL12 output)
		(pin DOBDOL11 DOBDOL11 output)
		(pin DOBDOL10 DOBDOL10 output)
		(pin DOBDOL9 DOBDOL9 output)
		(pin DOBDOL8 DOBDOL8 output)
		(pin DOBDOL7 DOBDOL7 output)
		(pin DOBDOL6 DOBDOL6 output)
		(pin DOBDOL5 DOBDOL5 output)
		(pin DOBDOL4 DOBDOL4 output)
		(pin DOBDOL3 DOBDOL3 output)
		(pin DOBDOL2 DOBDOL2 output)
		(pin DOBDOL1 DOBDOL1 output)
		(pin DOBDOL0 DOBDOL0 output)
		(pin DOADOU15 DOADOU15 output)
		(pin DOADOU14 DOADOU14 output)
		(pin DOADOU13 DOADOU13 output)
		(pin DOADOU12 DOADOU12 output)
		(pin DOADOU11 DOADOU11 output)
		(pin DOADOU10 DOADOU10 output)
		(pin DOADOU9 DOADOU9 output)
		(pin DOADOU8 DOADOU8 output)
		(pin DOADOU7 DOADOU7 output)
		(pin DOADOU6 DOADOU6 output)
		(pin DOADOU5 DOADOU5 output)
		(pin DOADOU4 DOADOU4 output)
		(pin DOADOU3 DOADOU3 output)
		(pin DOADOU2 DOADOU2 output)
		(pin DOADOU1 DOADOU1 output)
		(pin DOADOU0 DOADOU0 output)
		(pin DOADOL15 DOADOL15 output)
		(pin DOADOL14 DOADOL14 output)
		(pin DOADOL13 DOADOL13 output)
		(pin DOADOL12 DOADOL12 output)
		(pin DOADOL11 DOADOL11 output)
		(pin DOADOL10 DOADOL10 output)
		(pin DOADOL9 DOADOL9 output)
		(pin DOADOL8 DOADOL8 output)
		(pin DOADOL7 DOADOL7 output)
		(pin DOADOL6 DOADOL6 output)
		(pin DOADOL5 DOADOL5 output)
		(pin DOADOL4 DOADOL4 output)
		(pin DOADOL3 DOADOL3 output)
		(pin DOADOL2 DOADOL2 output)
		(pin DOADOL1 DOADOL1 output)
		(pin DOADOL0 DOADOL0 output)
		(pin DBITERR DBITERR output)
		(pin CASCADEOUTREGB CASCADEOUTREGB output)
		(pin CASCADEOUTREGA CASCADEOUTREGA output)
		(pin CASCADEOUTLATB CASCADEOUTLATB output)
		(pin CASCADEOUTLATA CASCADEOUTLATA output)
		(pin ALMOSTFULL ALMOSTFULL output)
		(pin ALMOSTEMPTY ALMOSTEMPTY output)
		(element ADDRAL13 1
			(pin ADDRAL13 output)
			(conn ADDRAL13 ADDRAL13 ==> RAMBFIFO36 ADDRAL13)
		)
		(element DOADOL12 1
			(pin DOADOL12 input)
			(conn DOADOL12 DOADOL12 <== RAMBFIFO36 DOADOL12)
		)
		(element TSTOFF 1
			(pin TSTOFF output)
			(conn TSTOFF TSTOFF ==> RAMBFIFO36 TSTOFF)
		)
		(element ADDRBU10 1
			(pin ADDRBU10 output)
			(conn ADDRBU10 ADDRBU10 ==> RAMBFIFO36 ADDRBU10)
		)
		(element DBITERR 1
			(pin DBITERR input)
			(conn DBITERR DBITERR <== RAMBFIFO36 DBITERR)
		)
		(element EN_ECC_READ 0
			(cfg FALSE TRUE)
		)
		(element DIADIL1 1
			(pin DIADIL1 output)
			(conn DIADIL1 DIADIL1 ==> RAMBFIFO36 DIADIL1)
		)
		(element ADDRAL1 1
			(pin ADDRAL1 output)
			(conn ADDRAL1 ADDRAL1 ==> RAMBFIFO36 ADDRAL1)
		)
		(element DOADOU10 1
			(pin DOADOU10 input)
			(conn DOADOU10 DOADOU10 <== RAMBFIFO36 DOADOU10)
		)
		(element TSTWROS12 1
			(pin TSTWROS12 output)
			(conn TSTWROS12 TSTWROS12 ==> RAMBFIFO36 TSTWROS12)
		)
		(element ADDRAU5 1
			(pin ADDRAU5 output)
			(conn ADDRAU5 ADDRAU5 ==> RAMBFIFO36 ADDRAU5)
		)
		(element DOBDOL10 1
			(pin DOBDOL10 input)
			(conn DOBDOL10 DOBDOL10 <== RAMBFIFO36 DOBDOL10)
		)
		(element DOADOL15 1
			(pin DOADOL15 input)
			(conn DOADOL15 DOADOL15 <== RAMBFIFO36 DOADOL15)
		)
		(element DIBDIU14 1
			(pin DIBDIU14 output)
			(conn DIBDIU14 DIBDIU14 ==> RAMBFIFO36 DIBDIU14)
		)
		(element WRCOUNT11 1
			(pin WRCOUNT11 input)
			(conn WRCOUNT11 WRCOUNT11 <== RAMBFIFO36 WRCOUNT11)
		)
		(element DIBDIL5 1
			(pin DIBDIL5 output)
			(conn DIBDIL5 DIBDIL5 ==> RAMBFIFO36 DIBDIL5)
		)
		(element WRCOUNT10 1
			(pin WRCOUNT10 input)
			(conn WRCOUNT10 WRCOUNT10 <== RAMBFIFO36 WRCOUNT10)
		)
		(element REGCEAL 1
			(pin REGCEAL output)
			(conn REGCEAL REGCEAL ==> RAMBFIFO36 REGCEAL)
		)
		(element DIADIL7 1
			(pin DIADIL7 output)
			(conn DIADIL7 DIADIL7 ==> RAMBFIFO36 DIADIL7)
		)
		(element TSTRDOS11 1
			(pin TSTRDOS11 output)
			(conn TSTRDOS11 TSTRDOS11 ==> RAMBFIFO36 TSTRDOS11)
		)
		(element DIADIU5 1
			(pin DIADIU5 output)
			(conn DIADIU5 DIADIU5 ==> RAMBFIFO36 DIADIU5)
		)
		(element DOBDOU13 1
			(pin DOBDOU13 input)
			(conn DOBDOU13 DOBDOU13 <== RAMBFIFO36 DOBDOU13)
		)
		(element WRCOUNT1 1
			(pin WRCOUNT1 input)
			(conn WRCOUNT1 WRCOUNT1 <== RAMBFIFO36 WRCOUNT1)
		)
		(element EN_ECC_SCRUB 0
			(cfg FALSE TRUE)
		)
		(element DIADIU0 1
			(pin DIADIU0 output)
			(conn DIADIU0 DIADIU0 ==> RAMBFIFO36 DIADIU0)
		)
		(element DIPADIPL0 1
			(pin DIPADIPL0 output)
			(conn DIPADIPL0 DIPADIPL0 ==> RAMBFIFO36 DIPADIPL0)
		)
		(element DIADIL12 1
			(pin DIADIL12 output)
			(conn DIADIL12 DIADIL12 ==> RAMBFIFO36 DIADIL12)
		)
		(element ADDRAL3 1
			(pin ADDRAL3 output)
			(conn ADDRAL3 ADDRAL3 ==> RAMBFIFO36 ADDRAL3)
		)
		(element ADDRAU12 1
			(pin ADDRAU12 output)
			(conn ADDRAU12 ADDRAU12 ==> RAMBFIFO36 ADDRAU12)
		)
		(element DIADIU8 1
			(pin DIADIU8 output)
			(conn DIADIU8 DIADIU8 ==> RAMBFIFO36 DIADIU8)
		)
		(element REGCLKBWRRCLKU 1
			(pin REGCLKBWRRCLKU output)
			(conn REGCLKBWRRCLKU REGCLKBWRRCLKU ==> REGCLKBWRRCLKUINV REGCLKBWRRCLKU_B)
			(conn REGCLKBWRRCLKU REGCLKBWRRCLKU ==> REGCLKBWRRCLKUINV REGCLKBWRRCLKU)
		)
		(element CLKBWRCLKLINV 3
			(pin CLKBWRCLKL_B input)
			(pin CLKBWRCLKL input)
			(pin OUT output)
			(cfg CLKBWRCLKL_B CLKBWRCLKL)
			(conn CLKBWRCLKLINV OUT ==> RAMBFIFO36 CLKBWRCLKL)
			(conn CLKBWRCLKLINV CLKBWRCLKL_B <== CLKBWRCLKL CLKBWRCLKL)
			(conn CLKBWRCLKLINV CLKBWRCLKL <== CLKBWRCLKL CLKBWRCLKL)
		)
		(element DOADOL5 1
			(pin DOADOL5 input)
			(conn DOADOL5 DOADOL5 <== RAMBFIFO36 DOADOL5)
		)
		(element TSTCNT3 1
			(pin TSTCNT3 output)
			(conn TSTCNT3 TSTCNT3 ==> RAMBFIFO36 TSTCNT3)
		)
		(element DOBDOU7 1
			(pin DOBDOU7 input)
			(conn DOBDOU7 DOBDOU7 <== RAMBFIFO36 DOBDOU7)
		)
		(element DIBDIL12 1
			(pin DIBDIL12 output)
			(conn DIBDIL12 DIBDIL12 ==> RAMBFIFO36 DIBDIL12)
		)
		(element DIBDIU6 1
			(pin DIBDIU6 output)
			(conn DIBDIU6 DIBDIU6 ==> RAMBFIFO36 DIBDIU6)
		)
		(element DOBDOL12 1
			(pin DOBDOL12 input)
			(conn DOBDOL12 DOBDOL12 <== RAMBFIFO36 DOBDOL12)
		)
		(element WRCOUNT12 1
			(pin WRCOUNT12 input)
			(conn WRCOUNT12 WRCOUNT12 <== RAMBFIFO36 WRCOUNT12)
		)
		(element TSTWRCNTOFF 1
			(pin TSTWRCNTOFF output)
			(conn TSTWRCNTOFF TSTWRCNTOFF ==> RAMBFIFO36 TSTWRCNTOFF)
		)
		(element ECCPARITY2 1
			(pin ECCPARITY2 input)
			(conn ECCPARITY2 ECCPARITY2 <== RAMBFIFO36 ECCPARITY2)
		)
		(element TSTRDOS4 1
			(pin TSTRDOS4 output)
			(conn TSTRDOS4 TSTRDOS4 ==> RAMBFIFO36 TSTRDOS4)
		)
		(element TSTWROS0 1
			(pin TSTWROS0 output)
			(conn TSTWROS0 TSTWROS0 ==> RAMBFIFO36 TSTWROS0)
		)
		(element ADDRBL14 1
			(pin ADDRBL14 output)
			(conn ADDRBL14 ADDRBL14 ==> RAMBFIFO36 ADDRBL14)
		)
		(element WRCOUNT9 1
			(pin WRCOUNT9 input)
			(conn WRCOUNT9 WRCOUNT9 <== RAMBFIFO36 WRCOUNT9)
		)
		(element REGCLKARDRCLKUINV 3
			(pin REGCLKARDRCLKU_B input)
			(pin REGCLKARDRCLKU input)
			(pin OUT output)
			(cfg REGCLKARDRCLKU_B REGCLKARDRCLKU)
			(conn REGCLKARDRCLKUINV OUT ==> RAMBFIFO36 REGCLKARDRCLKU)
			(conn REGCLKARDRCLKUINV REGCLKARDRCLKU_B <== REGCLKARDRCLKU REGCLKARDRCLKU)
			(conn REGCLKARDRCLKUINV REGCLKARDRCLKU <== REGCLKARDRCLKU REGCLKARDRCLKU)
		)
		(element READ_WIDTH_A_L 0
			(cfg 72 36 18 9 4 2 1 0)
		)
		(element DOBDOL3 1
			(pin DOBDOL3 input)
			(conn DOBDOL3 DOBDOL3 <== RAMBFIFO36 DOBDOL3)
		)
		(element ADDRAL4 1
			(pin ADDRAL4 output)
			(conn ADDRAL4 ADDRAL4 ==> RAMBFIFO36 ADDRAL4)
		)
		(element DOADOU0 1
			(pin DOADOU0 input)
			(conn DOADOU0 DOADOU0 <== RAMBFIFO36 DOADOU0)
		)
		(element DOA_REG_L 0
			(cfg 1 0)
		)
		(element DOADOU3 1
			(pin DOADOU3 input)
			(conn DOADOU3 DOADOU3 <== RAMBFIFO36 DOADOU3)
		)
		(element RDCOUNT0 1
			(pin RDCOUNT0 input)
			(conn RDCOUNT0 RDCOUNT0 <== RAMBFIFO36 RDCOUNT0)
		)
		(element DIPADIPU0 1
			(pin DIPADIPU0 output)
			(conn DIPADIPU0 DIPADIPU0 ==> RAMBFIFO36 DIPADIPU0)
		)
		(element TSTCNT10 1
			(pin TSTCNT10 output)
			(conn TSTCNT10 TSTCNT10 ==> RAMBFIFO36 TSTCNT10)
		)
		(element FIRST_WORD_FALL_THROUGH 0
			(cfg FALSE TRUE)
		)
		(element DOPADOPU1 1
			(pin DOPADOPU1 input)
			(conn DOPADOPU1 DOPADOPU1 <== RAMBFIFO36 DOPADOPU1)
		)
		(element CASCADEOUTREGB 1
			(pin CASCADEOUTREGB input)
			(conn CASCADEOUTREGB CASCADEOUTREGB <== RAMBFIFO36 CASCADEOUTREGB)
		)
		(element DOB_REG_U 0
			(cfg 1 0)
		)
		(element DOADOL13 1
			(pin DOADOL13 input)
			(conn DOADOL13 DOADOL13 <== RAMBFIFO36 DOADOL13)
		)
		(element ADDRAL2 1
			(pin ADDRAL2 output)
			(conn ADDRAL2 ADDRAL2 ==> RAMBFIFO36 ADDRAL2)
		)
		(element DIADIL9 1
			(pin DIADIL9 output)
			(conn DIADIL9 DIADIL9 ==> RAMBFIFO36 DIADIL9)
		)
		(element ADDRBU11 1
			(pin ADDRBU11 output)
			(conn ADDRBU11 ADDRBU11 ==> RAMBFIFO36 ADDRBU11)
		)
		(element DOADOL4 1
			(pin DOADOL4 input)
			(conn DOADOL4 DOADOL4 <== RAMBFIFO36 DOADOL4)
		)
		(element DOBDOL11 1
			(pin DOBDOL11 input)
			(conn DOBDOL11 DOBDOL11 <== RAMBFIFO36 DOBDOL11)
		)
		(element DOADOU9 1
			(pin DOADOU9 input)
			(conn DOADOU9 DOADOU9 <== RAMBFIFO36 DOADOU9)
		)
		(element TSTCNT12 1
			(pin TSTCNT12 output)
			(conn TSTCNT12 TSTCNT12 ==> RAMBFIFO36 TSTCNT12)
		)
		(element DIBDIL3 1
			(pin DIBDIL3 output)
			(conn DIBDIL3 DIBDIL3 ==> RAMBFIFO36 DIBDIL3)
		)
		(element DIADIL2 1
			(pin DIADIL2 output)
			(conn DIADIL2 DIADIL2 ==> RAMBFIFO36 DIADIL2)
		)
		(element WEBL7 1
			(pin WEBL7 output)
			(conn WEBL7 WEBL7 ==> RAMBFIFO36 WEBL7)
		)
		(element TSTRDOS10 1
			(pin TSTRDOS10 output)
			(conn TSTRDOS10 TSTRDOS10 ==> RAMBFIFO36 TSTRDOS10)
		)
		(element ADDRBU1 1
			(pin ADDRBU1 output)
			(conn ADDRBU1 ADDRBU1 ==> RAMBFIFO36 ADDRBU1)
		)
		(element DIADIL8 1
			(pin DIADIL8 output)
			(conn DIADIL8 DIADIL8 ==> RAMBFIFO36 DIADIL8)
		)
		(element CLKARDCLKU 1
			(pin CLKARDCLKU output)
			(conn CLKARDCLKU CLKARDCLKU ==> CLKARDCLKUINV CLKARDCLKU_B)
			(conn CLKARDCLKU CLKARDCLKU ==> CLKARDCLKUINV CLKARDCLKU)
		)
		(element ADDRBU9 1
			(pin ADDRBU9 output)
			(conn ADDRBU9 ADDRBU9 ==> RAMBFIFO36 ADDRBU9)
		)
		(element WEAL3 1
			(pin WEAL3 output)
			(conn WEAL3 WEAL3 ==> RAMBFIFO36 WEAL3)
		)
		(element ADDRBL5 1
			(pin ADDRBL5 output)
			(conn ADDRBL5 ADDRBL5 ==> RAMBFIFO36 ADDRBL5)
		)
		(element DIADIL11 1
			(pin DIADIL11 output)
			(conn DIADIL11 DIADIL11 ==> RAMBFIFO36 DIADIL11)
		)
		(element TSTWROS6 1
			(pin TSTWROS6 output)
			(conn TSTWROS6 TSTWROS6 ==> RAMBFIFO36 TSTWROS6)
		)
		(element TSTRDOS1 1
			(pin TSTRDOS1 output)
			(conn TSTRDOS1 TSTRDOS1 ==> RAMBFIFO36 TSTRDOS1)
		)
		(element DOBDOU6 1
			(pin DOBDOU6 input)
			(conn DOBDOU6 DOBDOU6 <== RAMBFIFO36 DOBDOU6)
		)
		(element DIBDIU3 1
			(pin DIBDIU3 output)
			(conn DIBDIU3 DIBDIU3 ==> RAMBFIFO36 DIBDIU3)
		)
		(element SSRBU 1
			(pin SSRBU output)
			(conn SSRBU SSRBU ==> SSRBUINV SSRBU_B)
			(conn SSRBU SSRBU ==> SSRBUINV SSRBU)
		)
		(element WRCOUNT8 1
			(pin WRCOUNT8 input)
			(conn WRCOUNT8 WRCOUNT8 <== RAMBFIFO36 WRCOUNT8)
		)
		(element DOBDOU12 1
			(pin DOBDOU12 input)
			(conn DOBDOU12 DOBDOU12 <== RAMBFIFO36 DOBDOU12)
		)
		(element TSTCNT8 1
			(pin TSTCNT8 output)
			(conn TSTCNT8 TSTCNT8 ==> RAMBFIFO36 TSTCNT8)
		)
		(element DIBDIL4 1
			(pin DIBDIL4 output)
			(conn DIBDIL4 DIBDIL4 ==> RAMBFIFO36 DIBDIL4)
		)
		(element WEBU1 1
			(pin WEBU1 output)
			(conn WEBU1 WEBU1 ==> RAMBFIFO36 WEBU1)
		)
		(element TSTCNT11 1
			(pin TSTCNT11 output)
			(conn TSTCNT11 TSTCNT11 ==> RAMBFIFO36 TSTCNT11)
		)
		(element DOBDOL4 1
			(pin DOBDOL4 input)
			(conn DOBDOL4 DOBDOL4 <== RAMBFIFO36 DOBDOL4)
		)
		(element ADDRAU6 1
			(pin ADDRAU6 output)
			(conn ADDRAU6 ADDRAU6 ==> RAMBFIFO36 ADDRAU6)
		)
		(element RDCOUNT5 1
			(pin RDCOUNT5 input)
			(conn RDCOUNT5 RDCOUNT5 <== RAMBFIFO36 RDCOUNT5)
		)
		(element SSRARSTL 1
			(pin SSRARSTL output)
			(conn SSRARSTL SSRARSTL ==> SSRARSTLINV SSRARSTL_B)
			(conn SSRARSTL SSRARSTL ==> SSRARSTLINV SSRARSTL)
		)
		(element WEBU7 1
			(pin WEBU7 output)
			(conn WEBU7 WEBU7 ==> RAMBFIFO36 WEBU7)
		)
		(element DOADOU4 1
			(pin DOADOU4 input)
			(conn DOADOU4 DOADOU4 <== RAMBFIFO36 DOADOU4)
		)
		(element DOADOL8 1
			(pin DOADOL8 input)
			(conn DOADOL8 DOADOL8 <== RAMBFIFO36 DOADOL8)
		)
		(element TSTRDOS9 1
			(pin TSTRDOS9 output)
			(conn TSTRDOS9 TSTRDOS9 ==> RAMBFIFO36 TSTRDOS9)
		)
		(element EN_ECC_WRITE 0
			(cfg FALSE TRUE)
		)
		(element IS_FIFO 0
			(cfg FALSE TRUE)
		)
		(element ADDRAU10 1
			(pin ADDRAU10 output)
			(conn ADDRAU10 ADDRAU10 ==> RAMBFIFO36 ADDRAU10)
		)
		(element DIBDIU12 1
			(pin DIBDIU12 output)
			(conn DIBDIU12 DIBDIU12 ==> RAMBFIFO36 DIBDIU12)
		)
		(element RDCOUNT9 1
			(pin RDCOUNT9 input)
			(conn RDCOUNT9 RDCOUNT9 <== RAMBFIFO36 RDCOUNT9)
		)
		(element WEBL6 1
			(pin WEBL6 output)
			(conn WEBL6 WEBL6 ==> RAMBFIFO36 WEBL6)
		)
		(element RDCOUNT4 1
			(pin RDCOUNT4 input)
			(conn RDCOUNT4 RDCOUNT4 <== RAMBFIFO36 RDCOUNT4)
		)
		(element DIADIL14 1
			(pin DIADIL14 output)
			(conn DIADIL14 DIADIL14 ==> RAMBFIFO36 DIADIL14)
		)
		(element DOBDOL14 1
			(pin DOBDOL14 input)
			(conn DOBDOL14 DOBDOL14 <== RAMBFIFO36 DOBDOL14)
		)
		(element ADDRAU7 1
			(pin ADDRAU7 output)
			(conn ADDRAU7 ADDRAU7 ==> RAMBFIFO36 ADDRAU7)
		)
		(element DIADIL6 1
			(pin DIADIL6 output)
			(conn DIADIL6 DIADIL6 ==> RAMBFIFO36 DIADIL6)
		)
		(element TSTCNT2 1
			(pin TSTCNT2 output)
			(conn TSTCNT2 TSTCNT2 ==> RAMBFIFO36 TSTCNT2)
		)
		(element DOBDOU11 1
			(pin DOBDOU11 input)
			(conn DOBDOU11 DOBDOU11 <== RAMBFIFO36 DOBDOU11)
		)
		(element ADDRAL9 1
			(pin ADDRAL9 output)
			(conn ADDRAL9 ADDRAL9 ==> RAMBFIFO36 ADDRAL9)
		)
		(element TSTWROS10 1
			(pin TSTWROS10 output)
			(conn TSTWROS10 TSTWROS10 ==> RAMBFIFO36 TSTWROS10)
		)
		(element TSTRDOS5 1
			(pin TSTRDOS5 output)
			(conn TSTRDOS5 TSTRDOS5 ==> RAMBFIFO36 TSTRDOS5)
		)
		(element ECCPARITY1 1
			(pin ECCPARITY1 input)
			(conn ECCPARITY1 ECCPARITY1 <== RAMBFIFO36 ECCPARITY1)
		)
		(element DOADOL3 1
			(pin DOADOL3 input)
			(conn DOADOL3 DOADOL3 <== RAMBFIFO36 DOADOL3)
		)
		(element DIBDIL7 1
			(pin DIBDIL7 output)
			(conn DIBDIL7 DIBDIL7 ==> RAMBFIFO36 DIBDIL7)
		)
		(element WRCOUNT7 1
			(pin WRCOUNT7 input)
			(conn WRCOUNT7 WRCOUNT7 <== RAMBFIFO36 WRCOUNT7)
		)
		(element WRCOUNT2 1
			(pin WRCOUNT2 input)
			(conn WRCOUNT2 WRCOUNT2 <== RAMBFIFO36 WRCOUNT2)
		)
		(element DIBDIL13 1
			(pin DIBDIL13 output)
			(conn DIBDIL13 DIBDIL13 ==> RAMBFIFO36 DIBDIL13)
		)
		(element DIBDIU0 1
			(pin DIBDIU0 output)
			(conn DIBDIU0 DIBDIU0 ==> RAMBFIFO36 DIBDIU0)
		)
		(element DIADIU6 1
			(pin DIADIU6 output)
			(conn DIADIU6 DIADIU6 ==> RAMBFIFO36 DIADIU6)
		)
		(element REGCLKARDRCLKL 1
			(pin REGCLKARDRCLKL output)
			(conn REGCLKARDRCLKL REGCLKARDRCLKL ==> REGCLKARDRCLKLINV REGCLKARDRCLKL_B)
			(conn REGCLKARDRCLKL REGCLKARDRCLKL ==> REGCLKARDRCLKLINV REGCLKARDRCLKL)
		)
		(element DOBDOU9 1
			(pin DOBDOU9 input)
			(conn DOBDOU9 DOBDOU9 <== RAMBFIFO36 DOBDOU9)
		)
		(element WEAU1 1
			(pin WEAU1 output)
			(conn WEAU1 WEAU1 ==> RAMBFIFO36 WEAU1)
		)
		(element ADDRBU0 1
			(pin ADDRBU0 output)
			(conn ADDRBU0 ADDRBU0 ==> RAMBFIFO36 ADDRBU0)
		)
		(element TSTCNT5 1
			(pin TSTCNT5 output)
			(conn TSTCNT5 TSTCNT5 ==> RAMBFIFO36 TSTCNT5)
		)
		(element WRITE_MODE_B_L 0
			(cfg WRITE_FIRST READ_FIRST NO_CHANGE)
		)
		(element ADDRBL8 1
			(pin ADDRBL8 output)
			(conn ADDRBL8 ADDRBL8 ==> RAMBFIFO36 ADDRBL8)
		)
		(element DOBDOU2 1
			(pin DOBDOU2 input)
			(conn DOBDOU2 DOBDOU2 <== RAMBFIFO36 DOBDOU2)
		)
		(element WEBL0 1
			(pin WEBL0 output)
			(conn WEBL0 WEBL0 ==> RAMBFIFO36 WEBL0)
		)
		(element DIADIL4 1
			(pin DIADIL4 output)
			(conn DIADIL4 DIADIL4 ==> RAMBFIFO36 DIADIL4)
		)
		(element ADDRBU4 1
			(pin ADDRBU4 output)
			(conn ADDRBU4 ADDRBU4 ==> RAMBFIFO36 ADDRBU4)
		)
		(element DIBDIL0 1
			(pin DIBDIL0 output)
			(conn DIBDIL0 DIBDIL0 ==> RAMBFIFO36 DIBDIL0)
		)
		(element DIBDIL14 1
			(pin DIBDIL14 output)
			(conn DIBDIL14 DIBDIL14 ==> RAMBFIFO36 DIBDIL14)
		)
		(element ADDRAL12 1
			(pin ADDRAL12 output)
			(conn ADDRAL12 ADDRAL12 ==> RAMBFIFO36 ADDRAL12)
		)
		(element ADDRBU12 1
			(pin ADDRBU12 output)
			(conn ADDRBU12 ADDRBU12 ==> RAMBFIFO36 ADDRBU12)
		)
		(element TSTWROS5 1
			(pin TSTWROS5 output)
			(conn TSTWROS5 TSTWROS5 ==> RAMBFIFO36 TSTWROS5)
		)
		(element DIADIU12 1
			(pin DIADIU12 output)
			(conn DIADIU12 DIADIU12 ==> RAMBFIFO36 DIADIU12)
		)
		(element DOBDOL1 1
			(pin DOBDOL1 input)
			(conn DOBDOL1 DOBDOL1 <== RAMBFIFO36 DOBDOL1)
		)
		(element CLKBWRCLKL 1
			(pin CLKBWRCLKL output)
			(conn CLKBWRCLKL CLKBWRCLKL ==> CLKBWRCLKLINV CLKBWRCLKL_B)
			(conn CLKBWRCLKL CLKBWRCLKL ==> CLKBWRCLKLINV CLKBWRCLKL)
		)
		(element SSRARSTLINV 3
			(pin SSRARSTL_B input)
			(pin SSRARSTL input)
			(pin OUT output)
			(cfg SSRARSTL_B SSRARSTL)
			(conn SSRARSTLINV OUT ==> RAMBFIFO36 SSRARSTL)
			(conn SSRARSTLINV SSRARSTL_B <== SSRARSTL SSRARSTL)
			(conn SSRARSTLINV SSRARSTL <== SSRARSTL SSRARSTL)
		)
		(element ADDRAL14 1
			(pin ADDRAL14 output)
			(conn ADDRAL14 ADDRAL14 ==> RAMBFIFO36 ADDRAL14)
		)
		(element WRCOUNT6 1
			(pin WRCOUNT6 input)
			(conn WRCOUNT6 WRCOUNT6 <== RAMBFIFO36 WRCOUNT6)
		)
		(element ENAUINV 3
			(pin ENAU_B input)
			(pin ENAU input)
			(pin OUT output)
			(cfg ENAU_B ENAU)
			(conn ENAUINV OUT ==> RAMBFIFO36 ENAU)
			(conn ENAUINV ENAU_B <== ENAU ENAU)
			(conn ENAUINV ENAU <== ENAU ENAU)
		)
		(element ADDRAU8 1
			(pin ADDRAU8 output)
			(conn ADDRAU8 ADDRAU8 ==> RAMBFIFO36 ADDRAU8)
		)
		(element WEBU0 1
			(pin WEBU0 output)
			(conn WEBU0 WEBU0 ==> RAMBFIFO36 WEBU0)
		)
		(element RDERR 1
			(pin RDERR input)
			(conn RDERR RDERR <== RAMBFIFO36 RDERR)
		)
		(element ADDRBU13 1
			(pin ADDRBU13 output)
			(conn ADDRBU13 ADDRBU13 ==> RAMBFIFO36 ADDRBU13)
		)
		(element DIBDIL6 1
			(pin DIBDIL6 output)
			(conn DIBDIL6 DIBDIL6 ==> RAMBFIFO36 DIBDIL6)
		)
		(element DOADOU5 1
			(pin DOADOU5 input)
			(conn DOADOU5 DOADOU5 <== RAMBFIFO36 DOADOU5)
		)
		(element SSRAU 1
			(pin SSRAU output)
			(conn SSRAU SSRAU ==> SSRAUINV SSRAU_B)
			(conn SSRAU SSRAU ==> SSRAUINV SSRAU)
		)
		(element REGCLKBWRRCLKLINV 3
			(pin REGCLKBWRRCLKL_B input)
			(pin REGCLKBWRRCLKL input)
			(pin OUT output)
			(cfg REGCLKBWRRCLKL_B REGCLKBWRRCLKL)
			(conn REGCLKBWRRCLKLINV OUT ==> RAMBFIFO36 REGCLKBWRRCLKL)
			(conn REGCLKBWRRCLKLINV REGCLKBWRRCLKL_B <== REGCLKBWRRCLKL REGCLKBWRRCLKL)
			(conn REGCLKBWRRCLKLINV REGCLKBWRRCLKL <== REGCLKBWRRCLKL REGCLKBWRRCLKL)
		)
		(element DOADOL14 1
			(pin DOADOL14 input)
			(conn DOADOL14 DOADOL14 <== RAMBFIFO36 DOADOL14)
		)
		(element TSTWROS4 1
			(pin TSTWROS4 output)
			(conn TSTWROS4 TSTWROS4 ==> RAMBFIFO36 TSTWROS4)
		)
		(element WEAU2 1
			(pin WEAU2 output)
			(conn WEAU2 WEAU2 ==> RAMBFIFO36 WEAU2)
		)
		(element TSTRDCNTOFF 1
			(pin TSTRDCNTOFF output)
			(conn TSTRDCNTOFF TSTRDCNTOFF ==> RAMBFIFO36 TSTRDCNTOFF)
		)
		(element RDCOUNT11 1
			(pin RDCOUNT11 input)
			(conn RDCOUNT11 RDCOUNT11 <== RAMBFIFO36 RDCOUNT11)
		)
		(element ADDRAL0 1
			(pin ADDRAL0 output)
			(conn ADDRAL0 ADDRAL0 ==> RAMBFIFO36 ADDRAL0)
		)
		(element DOPBDOPL1 1
			(pin DOPBDOPL1 input)
			(conn DOPBDOPL1 DOPBDOPL1 <== RAMBFIFO36 DOPBDOPL1)
		)
		(element DOBDOU10 1
			(pin DOBDOU10 input)
			(conn DOBDOU10 DOBDOU10 <== RAMBFIFO36 DOBDOU10)
		)
		(element DIBDIU11 1
			(pin DIBDIU11 output)
			(conn DIBDIU11 DIBDIU11 ==> RAMBFIFO36 DIBDIU11)
		)
		(element DOADOU11 1
			(pin DOADOU11 input)
			(conn DOADOU11 DOADOU11 <== RAMBFIFO36 DOADOU11)
		)
		(element WEAU0 1
			(pin WEAU0 output)
			(conn WEAU0 WEAU0 ==> RAMBFIFO36 WEAU0)
		)
		(element ADDRAU9 1
			(pin ADDRAU9 output)
			(conn ADDRAU9 ADDRAU9 ==> RAMBFIFO36 ADDRAU9)
		)
		(element TSTCNT6 1
			(pin TSTCNT6 output)
			(conn TSTCNT6 TSTCNT6 ==> RAMBFIFO36 TSTCNT6)
		)
		(element DOADOL9 1
			(pin DOADOL9 input)
			(conn DOADOL9 DOADOL9 <== RAMBFIFO36 DOADOL9)
		)
		(element DIBDIU5 1
			(pin DIBDIU5 output)
			(conn DIBDIU5 DIBDIU5 ==> RAMBFIFO36 DIBDIU5)
		)
		(element DIADIL13 1
			(pin DIADIL13 output)
			(conn DIADIL13 DIADIL13 ==> RAMBFIFO36 DIADIL13)
		)
		(element DIPADIPU1 1
			(pin DIPADIPU1 output)
			(conn DIPADIPU1 DIPADIPU1 ==> RAMBFIFO36 DIPADIPU1)
		)
		(element DOADOU7 1
			(pin DOADOU7 input)
			(conn DOADOU7 DOADOU7 <== RAMBFIFO36 DOADOU7)
		)
		(element ADDRBU8 1
			(pin ADDRBU8 output)
			(conn ADDRBU8 ADDRBU8 ==> RAMBFIFO36 ADDRBU8)
		)
		(element DIBDIL15 1
			(pin DIBDIL15 output)
			(conn DIBDIL15 DIBDIL15 ==> RAMBFIFO36 DIBDIL15)
		)
		(element DOADOL2 1
			(pin DOADOL2 input)
			(conn DOADOL2 DOADOL2 <== RAMBFIFO36 DOADOL2)
		)
		(element ENBUINV 3
			(pin ENBU_B input)
			(pin ENBU input)
			(pin OUT output)
			(cfg ENBU_B ENBU)
			(conn ENBUINV OUT ==> RAMBFIFO36 ENBU)
			(conn ENBUINV ENBU_B <== ENBU ENBU)
			(conn ENBUINV ENBU <== ENBU ENBU)
		)
		(element TSTCNT4 1
			(pin TSTCNT4 output)
			(conn TSTCNT4 TSTCNT4 ==> RAMBFIFO36 TSTCNT4)
		)
		(element WEBU6 1
			(pin WEBU6 output)
			(conn WEBU6 WEBU6 ==> RAMBFIFO36 WEBU6)
		)
		(element DIADIU2 1
			(pin DIADIU2 output)
			(conn DIADIU2 DIADIU2 ==> RAMBFIFO36 DIADIU2)
		)
		(element ECCPARITY0 1
			(pin ECCPARITY0 input)
			(conn ECCPARITY0 ECCPARITY0 <== RAMBFIFO36 ECCPARITY0)
		)
		(element TSTRDOS12 1
			(pin TSTRDOS12 output)
			(conn TSTRDOS12 TSTRDOS12 ==> RAMBFIFO36 TSTRDOS12)
		)
		(element TSTRDOS6 1
			(pin TSTRDOS6 output)
			(conn TSTRDOS6 TSTRDOS6 ==> RAMBFIFO36 TSTRDOS6)
		)
		(element ADDRBL3 1
			(pin ADDRBL3 output)
			(conn ADDRBL3 ADDRBL3 ==> RAMBFIFO36 ADDRBL3)
		)
		(element ALMOSTEMPTY 1
			(pin ALMOSTEMPTY input)
			(conn ALMOSTEMPTY ALMOSTEMPTY <== RAMBFIFO36 ALMOSTEMPTY)
		)
		(element DOBDOU3 1
			(pin DOBDOU3 input)
			(conn DOBDOU3 DOBDOU3 <== RAMBFIFO36 DOBDOU3)
		)
		(element DIBDIU9 1
			(pin DIBDIU9 output)
			(conn DIBDIU9 DIBDIU9 ==> RAMBFIFO36 DIBDIU9)
		)
		(element DIADIU13 1
			(pin DIADIU13 output)
			(conn DIADIU13 DIADIU13 ==> RAMBFIFO36 DIADIU13)
		)
		(element WRCOUNT3 1
			(pin WRCOUNT3 input)
			(conn WRCOUNT3 WRCOUNT3 <== RAMBFIFO36 WRCOUNT3)
		)
		(element DOBDOL2 1
			(pin DOBDOL2 input)
			(conn DOBDOL2 DOBDOL2 <== RAMBFIFO36 DOBDOL2)
		)
		(element TSTRDOS3 1
			(pin TSTRDOS3 output)
			(conn TSTRDOS3 TSTRDOS3 ==> RAMBFIFO36 TSTRDOS3)
		)
		(element DOBDOL7 1
			(pin DOBDOL7 input)
			(conn DOBDOL7 DOBDOL7 <== RAMBFIFO36 DOBDOL7)
		)
		(element DOBDOL13 1
			(pin DOBDOL13 input)
			(conn DOBDOL13 DOBDOL13 <== RAMBFIFO36 DOBDOL13)
		)
		(element ADDRBU5 1
			(pin ADDRBU5 output)
			(conn ADDRBU5 ADDRBU5 ==> RAMBFIFO36 ADDRBU5)
		)
		(element DIPBDIPL0 1
			(pin DIPBDIPL0 output)
			(conn DIPBDIPL0 DIPBDIPL0 ==> RAMBFIFO36 DIPBDIPL0)
		)
		(element ADDRBU3 1
			(pin ADDRBU3 output)
			(conn ADDRBU3 ADDRBU3 ==> RAMBFIFO36 ADDRBU3)
		)
		(element WEBL1 1
			(pin WEBL1 output)
			(conn WEBL1 WEBL1 ==> RAMBFIFO36 WEBL1)
		)
		(element WRCOUNT0 1
			(pin WRCOUNT0 input)
			(conn WRCOUNT0 WRCOUNT0 <== RAMBFIFO36 WRCOUNT0)
		)
		(element CASCADEINREGB 1
			(pin CASCADEINREGB output)
			(conn CASCADEINREGB CASCADEINREGB ==> RAMBFIFO36 CASCADEINREGB)
		)
		(element DIADIL5 1
			(pin DIADIL5 output)
			(conn DIADIL5 DIADIL5 ==> RAMBFIFO36 DIADIL5)
		)
		(element DOBDOL0 1
			(pin DOBDOL0 input)
			(conn DOBDOL0 DOBDOL0 <== RAMBFIFO36 DOBDOL0)
		)
		(element RAM_EXTENSION_B 0
			(cfg NONE UPPER LOWER)
		)
		(element DIADIU1 1
			(pin DIADIU1 output)
			(conn DIADIU1 DIADIU1 ==> RAMBFIFO36 DIADIU1)
		)
		(element RDCOUNT12 1
			(pin RDCOUNT12 input)
			(conn RDCOUNT12 RDCOUNT12 <== RAMBFIFO36 RDCOUNT12)
		)
		(element DIBDIU2 1
			(pin DIBDIU2 output)
			(conn DIBDIU2 DIBDIU2 ==> RAMBFIFO36 DIBDIU2)
		)
		(element TSTRDOS7 1
			(pin TSTRDOS7 output)
			(conn TSTRDOS7 TSTRDOS7 ==> RAMBFIFO36 TSTRDOS7)
		)
		(element ADDRBL9 1
			(pin ADDRBL9 output)
			(conn ADDRBL9 ADDRBL9 ==> RAMBFIFO36 ADDRBL9)
		)
		(element WEAU3 1
			(pin WEAU3 output)
			(conn WEAU3 WEAU3 ==> RAMBFIFO36 WEAU3)
		)
		(element ENARDENLINV 3
			(pin ENARDENL_B input)
			(pin ENARDENL input)
			(pin OUT output)
			(cfg ENARDENL_B ENARDENL)
			(conn ENARDENLINV OUT ==> RAMBFIFO36 ENARDENL)
			(conn ENARDENLINV ENARDENL_B <== ENARDENL ENARDENL)
			(conn ENARDENLINV ENARDENL <== ENARDENL ENARDENL)
		)
		(element ADDRBL0 1
			(pin ADDRBL0 output)
			(conn ADDRBL0 ADDRBL0 ==> RAMBFIFO36 ADDRBL0)
		)
		(element WEBU5 1
			(pin WEBU5 output)
			(conn WEBU5 WEBU5 ==> RAMBFIFO36 WEBU5)
		)
		(element DIADIU11 1
			(pin DIADIU11 output)
			(conn DIADIU11 DIADIU11 ==> RAMBFIFO36 DIADIU11)
		)
		(element FULL 1
			(pin FULL input)
			(conn FULL FULL <== RAMBFIFO36 FULL)
		)
		(element SBITERR 1
			(pin SBITERR input)
			(conn SBITERR SBITERR <== RAMBFIFO36 SBITERR)
		)
		(element TSTCNT9 1
			(pin TSTCNT9 output)
			(conn TSTCNT9 TSTCNT9 ==> RAMBFIFO36 TSTCNT9)
		)
		(element ADDRAU1 1
			(pin ADDRAU1 output)
			(conn ADDRAU1 ADDRAU1 ==> RAMBFIFO36 ADDRAU1)
		)
		(element DIBDIU7 1
			(pin DIBDIU7 output)
			(conn DIBDIU7 DIBDIU7 ==> RAMBFIFO36 DIBDIU7)
		)
		(element DOADOU6 1
			(pin DOADOU6 input)
			(conn DOADOU6 DOADOU6 <== RAMBFIFO36 DOADOU6)
		)
		(element REGCEBU 1
			(pin REGCEBU output)
			(conn REGCEBU REGCEBU ==> RAMBFIFO36 REGCEBU)
		)
		(element DIBDIU10 1
			(pin DIBDIU10 output)
			(conn DIBDIU10 DIBDIU10 ==> RAMBFIFO36 DIBDIU10)
		)
		(element ADDRBL13 1
			(pin ADDRBL13 output)
			(conn ADDRBL13 ADDRBL13 ==> RAMBFIFO36 ADDRBL13)
		)
		(element RDCOUNT7 1
			(pin RDCOUNT7 input)
			(conn RDCOUNT7 RDCOUNT7 <== RAMBFIFO36 RDCOUNT7)
		)
		(element DATA_WIDTH 0
			(cfg 72 36 18 9 4)
		)
		(element DOBDOU8 1
			(pin DOBDOU8 input)
			(conn DOBDOU8 DOBDOU8 <== RAMBFIFO36 DOBDOU8)
		)
		(element DOPADOPU0 1
			(pin DOPADOPU0 input)
			(conn DOPADOPU0 DOPADOPU0 <== RAMBFIFO36 DOPADOPU0)
		)
		(element DOBDOL8 1
			(pin DOBDOL8 input)
			(conn DOBDOL8 DOBDOL8 <== RAMBFIFO36 DOBDOL8)
		)
		(element CASCADEOUTREGA 1
			(pin CASCADEOUTREGA input)
			(conn CASCADEOUTREGA CASCADEOUTREGA <== RAMBFIFO36 CASCADEOUTREGA)
		)
		(element ADDRAU11 1
			(pin ADDRAU11 output)
			(conn ADDRAU11 ADDRAU11 ==> RAMBFIFO36 ADDRAU11)
		)
		(element DIADIU15 1
			(pin DIADIU15 output)
			(conn DIADIU15 DIADIU15 ==> RAMBFIFO36 DIADIU15)
		)
		(element DOADOU15 1
			(pin DOADOU15 input)
			(conn DOADOU15 DOADOU15 <== RAMBFIFO36 DOADOU15)
		)
		(element EN_SYN 0
			(cfg FALSE TRUE)
		)
		(element ECCPARITY6 1
			(pin ECCPARITY6 input)
			(conn ECCPARITY6 ECCPARITY6 <== RAMBFIFO36 ECCPARITY6)
		)
		(element DOPBDOPU1 1
			(pin DOPBDOPU1 input)
			(conn DOPBDOPU1 DOPBDOPU1 <== RAMBFIFO36 DOPBDOPU1)
		)
		(element RDCOUNT1 1
			(pin RDCOUNT1 input)
			(conn RDCOUNT1 RDCOUNT1 <== RAMBFIFO36 RDCOUNT1)
		)
		(element SSRBLINV 3
			(pin SSRBL_B input)
			(pin SSRBL input)
			(pin OUT output)
			(cfg SSRBL_B SSRBL)
			(conn SSRBLINV OUT ==> RAMBFIFO36 SSRBL)
			(conn SSRBLINV SSRBL_B <== SSRBL SSRBL)
			(conn SSRBLINV SSRBL <== SSRBL SSRBL)
		)
		(element DIBDIL9 1
			(pin DIBDIL9 output)
			(conn DIBDIL9 DIBDIL9 ==> RAMBFIFO36 DIBDIL9)
		)
		(element ADDRBL11 1
			(pin ADDRBL11 output)
			(conn ADDRBL11 ADDRBL11 ==> RAMBFIFO36 ADDRBL11)
		)
		(element TSTRDOS0 1
			(pin TSTRDOS0 output)
			(conn TSTRDOS0 TSTRDOS0 ==> RAMBFIFO36 TSTRDOS0)
		)
		(element ADDRBU14 1
			(pin ADDRBU14 output)
			(conn ADDRBU14 ADDRBU14 ==> RAMBFIFO36 ADDRBU14)
		)
		(element READ_WIDTH_A_U 0
			(cfg 72 36 18 9 4 2 1 0)
		)
		(element WEBL2 1
			(pin WEBL2 output)
			(conn WEBL2 WEBL2 ==> RAMBFIFO36 WEBL2)
		)
		(element SSRBL 1
			(pin SSRBL output)
			(conn SSRBL SSRBL ==> SSRBLINV SSRBL_B)
			(conn SSRBL SSRBL ==> SSRBLINV SSRBL)
		)
		(element WRCOUNT4 1
			(pin WRCOUNT4 input)
			(conn WRCOUNT4 WRCOUNT4 <== RAMBFIFO36 WRCOUNT4)
		)
		(element CASCADEOUTLATB 1
			(pin CASCADEOUTLATB input)
			(conn CASCADEOUTLATB CASCADEOUTLATB <== RAMBFIFO36 CASCADEOUTLATB)
		)
		(element ADDRBU2 1
			(pin ADDRBU2 output)
			(conn ADDRBU2 ADDRBU2 ==> RAMBFIFO36 ADDRBU2)
		)
		(element READ_WIDTH_B_L 0
			(cfg 72 36 18 9 4 2 1 0)
		)
		(element RDCOUNT2 1
			(pin RDCOUNT2 input)
			(conn RDCOUNT2 RDCOUNT2 <== RAMBFIFO36 RDCOUNT2)
		)
		(element ADDRAL10 1
			(pin ADDRAL10 output)
			(conn ADDRAL10 ADDRAL10 ==> RAMBFIFO36 ADDRAL10)
		)
		(element DIADIU14 1
			(pin DIADIU14 output)
			(conn DIADIU14 DIADIU14 ==> RAMBFIFO36 DIADIU14)
		)
		(element ENAU 1
			(pin ENAU output)
			(conn ENAU ENAU ==> ENAUINV ENAU_B)
			(conn ENAU ENAU ==> ENAUINV ENAU)
		)
		(element WRITE_WIDTH_B_U 0
			(cfg 72 36 18 9 4 2 1 0)
		)
		(element TSTWROS3 1
			(pin TSTWROS3 output)
			(conn TSTWROS3 TSTWROS3 ==> RAMBFIFO36 TSTWROS3)
		)
		(element ENARDENL 1
			(pin ENARDENL output)
			(conn ENARDENL ENARDENL ==> ENARDENLINV ENARDENL_B)
			(conn ENARDENL ENARDENL ==> ENARDENLINV ENARDENL)
		)
		(element DIBDIL1 1
			(pin DIBDIL1 output)
			(conn DIBDIL1 DIBDIL1 ==> RAMBFIFO36 DIBDIL1)
		)
		(element WRITE_MODE_A_U 0
			(cfg WRITE_FIRST READ_FIRST NO_CHANGE)
		)
		(element DOBDOU0 1
			(pin DOBDOU0 input)
			(conn DOBDOU0 DOBDOU0 <== RAMBFIFO36 DOBDOU0)
		)
		(element ADDRAL8 1
			(pin ADDRAL8 output)
			(conn ADDRAL8 ADDRAL8 ==> RAMBFIFO36 ADDRAL8)
		)
		(element CASCADEINREGA 1
			(pin CASCADEINREGA output)
			(conn CASCADEINREGA CASCADEINREGA ==> RAMBFIFO36 CASCADEINREGA)
		)
		(element DOBDOU5 1
			(pin DOBDOU5 input)
			(conn DOBDOU5 DOBDOU5 <== RAMBFIFO36 DOBDOU5)
		)
		(element DIADIU9 1
			(pin DIADIU9 output)
			(conn DIADIU9 DIADIU9 ==> RAMBFIFO36 DIADIU9)
		)
		(element READ_WIDTH_B_U 0
			(cfg 72 36 18 9 4 2 1 0)
		)
		(element WRITE_WIDTH_B_L 0
			(cfg 72 36 18 9 4 2 1 0)
		)
		(element RDCOUNT10 1
			(pin RDCOUNT10 input)
			(conn RDCOUNT10 RDCOUNT10 <== RAMBFIFO36 RDCOUNT10)
		)
		(element TSTWROS9 1
			(pin TSTWROS9 output)
			(conn TSTWROS9 TSTWROS9 ==> RAMBFIFO36 TSTWROS9)
		)
		(element RDCOUNT3 1
			(pin RDCOUNT3 input)
			(conn RDCOUNT3 RDCOUNT3 <== RAMBFIFO36 RDCOUNT3)
		)
		(element WEBU4 1
			(pin WEBU4 output)
			(conn WEBU4 WEBU4 ==> RAMBFIFO36 WEBU4)
		)
		(element DIPADIPL1 1
			(pin DIPADIPL1 output)
			(conn DIPADIPL1 DIPADIPL1 ==> RAMBFIFO36 DIPADIPL1)
		)
		(element DIBDIL8 1
			(pin DIBDIL8 output)
			(conn DIBDIL8 DIBDIL8 ==> RAMBFIFO36 DIBDIL8)
		)
		(element WRCOUNT5 1
			(pin WRCOUNT5 input)
			(conn WRCOUNT5 WRCOUNT5 <== RAMBFIFO36 WRCOUNT5)
		)
		(element DOBDOL15 1
			(pin DOBDOL15 input)
			(conn DOBDOL15 DOBDOL15 <== RAMBFIFO36 DOBDOL15)
		)
		(element DIBDIU8 1
			(pin DIBDIU8 output)
			(conn DIBDIU8 DIBDIU8 ==> RAMBFIFO36 DIBDIU8)
		)
		(element DOADOL0 1
			(pin DOADOL0 input)
			(conn DOADOL0 DOADOL0 <== RAMBFIFO36 DOADOL0)
		)
		(element ADDRBL12 1
			(pin ADDRBL12 output)
			(conn ADDRBL12 ADDRBL12 ==> RAMBFIFO36 ADDRBL12)
		)
		(element RAM_EXTENSION_A 0
			(cfg NONE UPPER LOWER)
		)
		(element TSTWROS11 1
			(pin TSTWROS11 output)
			(conn TSTWROS11 TSTWROS11 ==> RAMBFIFO36 TSTWROS11)
		)
		(element ADDRBL1 1
			(pin ADDRBL1 output)
			(conn ADDRBL1 ADDRBL1 ==> RAMBFIFO36 ADDRBL1)
		)
		(element DIADIL10 1
			(pin DIADIL10 output)
			(conn DIADIL10 DIADIL10 ==> RAMBFIFO36 DIADIL10)
		)
		(element ADDRAU0 1
			(pin ADDRAU0 output)
			(conn ADDRAU0 ADDRAU0 ==> RAMBFIFO36 ADDRAU0)
		)
		(element ALMOSTFULL 1
			(pin ALMOSTFULL input)
			(conn ALMOSTFULL ALMOSTFULL <== RAMBFIFO36 ALMOSTFULL)
		)
		(element DIADIU10 1
			(pin DIADIU10 output)
			(conn DIADIU10 DIADIU10 ==> RAMBFIFO36 DIADIU10)
		)
		(element DOPBDOPU0 1
			(pin DOPBDOPU0 input)
			(conn DOPBDOPU0 DOPBDOPU0 <== RAMBFIFO36 DOPBDOPU0)
		)
		(element TSTCNT1 1
			(pin TSTCNT1 output)
			(conn TSTCNT1 TSTCNT1 ==> RAMBFIFO36 TSTCNT1)
		)
		(element RDCOUNT8 1
			(pin RDCOUNT8 input)
			(conn RDCOUNT8 RDCOUNT8 <== RAMBFIFO36 RDCOUNT8)
		)
		(element DOBDOL5 1
			(pin DOBDOL5 input)
			(conn DOBDOL5 DOBDOL5 <== RAMBFIFO36 DOBDOL5)
		)
		(element CLKBWRCLKU 1
			(pin CLKBWRCLKU output)
			(conn CLKBWRCLKU CLKBWRCLKU ==> CLKBWRCLKUINV CLKBWRCLKU_B)
			(conn CLKBWRCLKU CLKBWRCLKU ==> CLKBWRCLKUINV CLKBWRCLKU)
		)
		(element DOPADOPL0 1
			(pin DOPADOPL0 input)
			(conn DOPADOPL0 DOPADOPL0 <== RAMBFIFO36 DOPADOPL0)
		)
		(element DOBDOU15 1
			(pin DOBDOU15 input)
			(conn DOBDOU15 DOBDOU15 <== RAMBFIFO36 DOBDOU15)
		)
		(element DOADOU14 1
			(pin DOADOU14 input)
			(conn DOADOU14 DOADOU14 <== RAMBFIFO36 DOADOU14)
		)
		(element DIADIL0 1
			(pin DIADIL0 output)
			(conn DIADIL0 DIADIL0 ==> RAMBFIFO36 DIADIL0)
		)
		(element DIPBDIPU1 1
			(pin DIPBDIPU1 output)
			(conn DIPBDIPU1 DIPBDIPU1 ==> RAMBFIFO36 DIPBDIPU1)
		)
		(element DIBDIU15 1
			(pin DIBDIU15 output)
			(conn DIBDIU15 DIBDIU15 ==> RAMBFIFO36 DIBDIU15)
		)
		(element TSTWROS2 1
			(pin TSTWROS2 output)
			(conn TSTWROS2 TSTWROS2 ==> RAMBFIFO36 TSTWROS2)
		)
		(element DOBDOU1 1
			(pin DOBDOU1 input)
			(conn DOBDOU1 DOBDOU1 <== RAMBFIFO36 DOBDOU1)
		)
		(element CLKARDCLKUINV 3
			(pin CLKARDCLKU_B input)
			(pin CLKARDCLKU input)
			(pin OUT output)
			(cfg CLKARDCLKU_B CLKARDCLKU)
			(conn CLKARDCLKUINV OUT ==> RAMBFIFO36 CLKARDCLKU)
			(conn CLKARDCLKUINV CLKARDCLKU_B <== CLKARDCLKU CLKARDCLKU)
			(conn CLKARDCLKUINV CLKARDCLKU <== CLKARDCLKU CLKARDCLKU)
		)
		(element REGCLKBWRRCLKL 1
			(pin REGCLKBWRRCLKL output)
			(conn REGCLKBWRRCLKL REGCLKBWRRCLKL ==> REGCLKBWRRCLKLINV REGCLKBWRRCLKL_B)
			(conn REGCLKBWRRCLKL REGCLKBWRRCLKL ==> REGCLKBWRRCLKLINV REGCLKBWRRCLKL)
		)
		(element ADDRAL7 1
			(pin ADDRAL7 output)
			(conn ADDRAL7 ADDRAL7 ==> RAMBFIFO36 ADDRAL7)
		)
		(element TSTRDOS8 1
			(pin TSTRDOS8 output)
			(conn TSTRDOS8 TSTRDOS8 ==> RAMBFIFO36 TSTRDOS8)
		)
		(element ECCPARITY7 1
			(pin ECCPARITY7 input)
			(conn ECCPARITY7 ECCPARITY7 <== RAMBFIFO36 ECCPARITY7)
		)
		(element REGCEAU 1
			(pin REGCEAU output)
			(conn REGCEAU REGCEAU ==> RAMBFIFO36 REGCEAU)
		)
		(element ADDRAL15 1
			(pin ADDRAL15 output)
			(conn ADDRAL15 ADDRAL15 ==> RAMBFIFO36 ADDRAL15)
		)
		(element DOADOU8 1
			(pin DOADOU8 input)
			(conn DOADOU8 DOADOU8 <== RAMBFIFO36 DOADOU8)
		)
		(element ADDRAL11 1
			(pin ADDRAL11 output)
			(conn ADDRAL11 ADDRAL11 ==> RAMBFIFO36 ADDRAL11)
		)
		(element ADDRAU2 1
			(pin ADDRAU2 output)
			(conn ADDRAU2 ADDRAU2 ==> RAMBFIFO36 ADDRAU2)
		)
		(element CASCADEINLATB 1
			(pin CASCADEINLATB output)
			(conn CASCADEINLATB CASCADEINLATB ==> RAMBFIFO36 CASCADEINLATB)
		)
		(element RAMBFIFO36 343 # BEL
			(pin WRERR output)
			(pin WRCOUNT12 output)
			(pin WRCOUNT11 output)
			(pin WRCOUNT10 output)
			(pin WRCOUNT9 output)
			(pin WRCOUNT8 output)
			(pin WRCOUNT7 output)
			(pin WRCOUNT6 output)
			(pin WRCOUNT5 output)
			(pin WRCOUNT4 output)
			(pin WRCOUNT3 output)
			(pin WRCOUNT2 output)
			(pin WRCOUNT1 output)
			(pin WRCOUNT0 output)
			(pin WEBU7 input)
			(pin WEBU6 input)
			(pin WEBU5 input)
			(pin WEBU4 input)
			(pin WEBU3 input)
			(pin WEBU2 input)
			(pin WEBU1 input)
			(pin WEBU0 input)
			(pin WEBL7 input)
			(pin WEBL6 input)
			(pin WEBL5 input)
			(pin WEBL4 input)
			(pin WEBL3 input)
			(pin WEBL2 input)
			(pin WEBL1 input)
			(pin WEBL0 input)
			(pin WEAU3 input)
			(pin WEAU2 input)
			(pin WEAU1 input)
			(pin WEAU0 input)
			(pin WEAL3 input)
			(pin WEAL2 input)
			(pin WEAL1 input)
			(pin WEAL0 input)
			(pin TSTWROS12 input)
			(pin TSTWROS11 input)
			(pin TSTWROS10 input)
			(pin TSTWROS9 input)
			(pin TSTWROS8 input)
			(pin TSTWROS7 input)
			(pin TSTWROS6 input)
			(pin TSTWROS5 input)
			(pin TSTWROS4 input)
			(pin TSTWROS3 input)
			(pin TSTWROS2 input)
			(pin TSTWROS1 input)
			(pin TSTWROS0 input)
			(pin TSTWRCNTOFF input)
			(pin TSTRDOS12 input)
			(pin TSTRDOS11 input)
			(pin TSTRDOS10 input)
			(pin TSTRDOS9 input)
			(pin TSTRDOS8 input)
			(pin TSTRDOS7 input)
			(pin TSTRDOS6 input)
			(pin TSTRDOS5 input)
			(pin TSTRDOS4 input)
			(pin TSTRDOS3 input)
			(pin TSTRDOS2 input)
			(pin TSTRDOS1 input)
			(pin TSTRDOS0 input)
			(pin TSTRDCNTOFF input)
			(pin TSTOFF input)
			(pin TSTFLAGIN input)
			(pin TSTCNT12 input)
			(pin TSTCNT11 input)
			(pin TSTCNT10 input)
			(pin TSTCNT9 input)
			(pin TSTCNT8 input)
			(pin TSTCNT7 input)
			(pin TSTCNT6 input)
			(pin TSTCNT5 input)
			(pin TSTCNT4 input)
			(pin TSTCNT3 input)
			(pin TSTCNT2 input)
			(pin TSTCNT1 input)
			(pin TSTCNT0 input)
			(pin SSRBU input)
			(pin SSRBL input)
			(pin SSRAU input)
			(pin SSRARSTL input)
			(pin SBITERR output)
			(pin REGCLKBWRRCLKU input)
			(pin REGCLKBWRRCLKL input)
			(pin REGCLKARDRCLKU input)
			(pin REGCLKARDRCLKL input)
			(pin REGCEBU input)
			(pin REGCEBL input)
			(pin REGCEAU input)
			(pin REGCEAL input)
			(pin RDERR output)
			(pin RDCOUNT12 output)
			(pin RDCOUNT11 output)
			(pin RDCOUNT10 output)
			(pin RDCOUNT9 output)
			(pin RDCOUNT8 output)
			(pin RDCOUNT7 output)
			(pin RDCOUNT6 output)
			(pin RDCOUNT5 output)
			(pin RDCOUNT4 output)
			(pin RDCOUNT3 output)
			(pin RDCOUNT2 output)
			(pin RDCOUNT1 output)
			(pin RDCOUNT0 output)
			(pin FULL output)
			(pin ENBWRENL input)
			(pin ENBU input)
			(pin ENAU input)
			(pin ENARDENL input)
			(pin EMPTY output)
			(pin ECCPARITY7 output)
			(pin ECCPARITY6 output)
			(pin ECCPARITY5 output)
			(pin ECCPARITY4 output)
			(pin ECCPARITY3 output)
			(pin ECCPARITY2 output)
			(pin ECCPARITY1 output)
			(pin ECCPARITY0 output)
			(pin DOPBDOPU1 output)
			(pin DOPBDOPU0 output)
			(pin DOPBDOPL1 output)
			(pin DOPBDOPL0 output)
			(pin DOPADOPU1 output)
			(pin DOPADOPU0 output)
			(pin DOPADOPL1 output)
			(pin DOPADOPL0 output)
			(pin DOBDOU15 output)
			(pin DOBDOU14 output)
			(pin DOBDOU13 output)
			(pin DOBDOU12 output)
			(pin DOBDOU11 output)
			(pin DOBDOU10 output)
			(pin DOBDOU9 output)
			(pin DOBDOU8 output)
			(pin DOBDOU7 output)
			(pin DOBDOU6 output)
			(pin DOBDOU5 output)
			(pin DOBDOU4 output)
			(pin DOBDOU3 output)
			(pin DOBDOU2 output)
			(pin DOBDOU1 output)
			(pin DOBDOU0 output)
			(pin DOBDOL15 output)
			(pin DOBDOL14 output)
			(pin DOBDOL13 output)
			(pin DOBDOL12 output)
			(pin DOBDOL11 output)
			(pin DOBDOL10 output)
			(pin DOBDOL9 output)
			(pin DOBDOL8 output)
			(pin DOBDOL7 output)
			(pin DOBDOL6 output)
			(pin DOBDOL5 output)
			(pin DOBDOL4 output)
			(pin DOBDOL3 output)
			(pin DOBDOL2 output)
			(pin DOBDOL1 output)
			(pin DOBDOL0 output)
			(pin DOADOU15 output)
			(pin DOADOU14 output)
			(pin DOADOU13 output)
			(pin DOADOU12 output)
			(pin DOADOU11 output)
			(pin DOADOU10 output)
			(pin DOADOU9 output)
			(pin DOADOU8 output)
			(pin DOADOU7 output)
			(pin DOADOU6 output)
			(pin DOADOU5 output)
			(pin DOADOU4 output)
			(pin DOADOU3 output)
			(pin DOADOU2 output)
			(pin DOADOU1 output)
			(pin DOADOU0 output)
			(pin DOADOL15 output)
			(pin DOADOL14 output)
			(pin DOADOL13 output)
			(pin DOADOL12 output)
			(pin DOADOL11 output)
			(pin DOADOL10 output)
			(pin DOADOL9 output)
			(pin DOADOL8 output)
			(pin DOADOL7 output)
			(pin DOADOL6 output)
			(pin DOADOL5 output)
			(pin DOADOL4 output)
			(pin DOADOL3 output)
			(pin DOADOL2 output)
			(pin DOADOL1 output)
			(pin DOADOL0 output)
			(pin DIPBDIPU1 input)
			(pin DIPBDIPU0 input)
			(pin DIPBDIPL1 input)
			(pin DIPBDIPL0 input)
			(pin DIPADIPU1 input)
			(pin DIPADIPU0 input)
			(pin DIPADIPL1 input)
			(pin DIPADIPL0 input)
			(pin DIBDIU15 input)
			(pin DIBDIU14 input)
			(pin DIBDIU13 input)
			(pin DIBDIU12 input)
			(pin DIBDIU11 input)
			(pin DIBDIU10 input)
			(pin DIBDIU9 input)
			(pin DIBDIU8 input)
			(pin DIBDIU7 input)
			(pin DIBDIU6 input)
			(pin DIBDIU5 input)
			(pin DIBDIU4 input)
			(pin DIBDIU3 input)
			(pin DIBDIU2 input)
			(pin DIBDIU1 input)
			(pin DIBDIU0 input)
			(pin DIBDIL15 input)
			(pin DIBDIL14 input)
			(pin DIBDIL13 input)
			(pin DIBDIL12 input)
			(pin DIBDIL11 input)
			(pin DIBDIL10 input)
			(pin DIBDIL9 input)
			(pin DIBDIL8 input)
			(pin DIBDIL7 input)
			(pin DIBDIL6 input)
			(pin DIBDIL5 input)
			(pin DIBDIL4 input)
			(pin DIBDIL3 input)
			(pin DIBDIL2 input)
			(pin DIBDIL1 input)
			(pin DIBDIL0 input)
			(pin DIADIU15 input)
			(pin DIADIU14 input)
			(pin DIADIU13 input)
			(pin DIADIU12 input)
			(pin DIADIU11 input)
			(pin DIADIU10 input)
			(pin DIADIU9 input)
			(pin DIADIU8 input)
			(pin DIADIU7 input)
			(pin DIADIU6 input)
			(pin DIADIU5 input)
			(pin DIADIU4 input)
			(pin DIADIU3 input)
			(pin DIADIU2 input)
			(pin DIADIU1 input)
			(pin DIADIU0 input)
			(pin DIADIL15 input)
			(pin DIADIL14 input)
			(pin DIADIL13 input)
			(pin DIADIL12 input)
			(pin DIADIL11 input)
			(pin DIADIL10 input)
			(pin DIADIL9 input)
			(pin DIADIL8 input)
			(pin DIADIL7 input)
			(pin DIADIL6 input)
			(pin DIADIL5 input)
			(pin DIADIL4 input)
			(pin DIADIL3 input)
			(pin DIADIL2 input)
			(pin DIADIL1 input)
			(pin DIADIL0 input)
			(pin DBITERR output)
			(pin CLKBWRCLKU input)
			(pin CLKBWRCLKL input)
			(pin CLKARDCLKU input)
			(pin CLKARDCLKL input)
			(pin CASCADEOUTREGB output)
			(pin CASCADEOUTREGA output)
			(pin CASCADEOUTLATB output)
			(pin CASCADEOUTLATA output)
			(pin CASCADEINREGB input)
			(pin CASCADEINREGA input)
			(pin CASCADEINLATB input)
			(pin CASCADEINLATA input)
			(pin ALMOSTFULL output)
			(pin ALMOSTEMPTY output)
			(pin ADDRBU14 input)
			(pin ADDRBU13 input)
			(pin ADDRBU12 input)
			(pin ADDRBU11 input)
			(pin ADDRBU10 input)
			(pin ADDRBU9 input)
			(pin ADDRBU8 input)
			(pin ADDRBU7 input)
			(pin ADDRBU6 input)
			(pin ADDRBU5 input)
			(pin ADDRBU4 input)
			(pin ADDRBU3 input)
			(pin ADDRBU2 input)
			(pin ADDRBU1 input)
			(pin ADDRBU0 input)
			(pin ADDRBL15 input)
			(pin ADDRBL14 input)
			(pin ADDRBL13 input)
			(pin ADDRBL12 input)
			(pin ADDRBL11 input)
			(pin ADDRBL10 input)
			(pin ADDRBL9 input)
			(pin ADDRBL8 input)
			(pin ADDRBL7 input)
			(pin ADDRBL6 input)
			(pin ADDRBL5 input)
			(pin ADDRBL4 input)
			(pin ADDRBL3 input)
			(pin ADDRBL2 input)
			(pin ADDRBL1 input)
			(pin ADDRBL0 input)
			(pin ADDRAU14 input)
			(pin ADDRAU13 input)
			(pin ADDRAU12 input)
			(pin ADDRAU11 input)
			(pin ADDRAU10 input)
			(pin ADDRAU9 input)
			(pin ADDRAU8 input)
			(pin ADDRAU7 input)
			(pin ADDRAU6 input)
			(pin ADDRAU5 input)
			(pin ADDRAU4 input)
			(pin ADDRAU3 input)
			(pin ADDRAU2 input)
			(pin ADDRAU1 input)
			(pin ADDRAU0 input)
			(pin ADDRAL15 input)
			(pin ADDRAL14 input)
			(pin ADDRAL13 input)
			(pin ADDRAL12 input)
			(pin ADDRAL11 input)
			(pin ADDRAL10 input)
			(pin ADDRAL9 input)
			(pin ADDRAL8 input)
			(pin ADDRAL7 input)
			(pin ADDRAL6 input)
			(pin ADDRAL5 input)
			(pin ADDRAL4 input)
			(pin ADDRAL3 input)
			(pin ADDRAL2 input)
			(pin ADDRAL1 input)
			(pin ADDRAL0 input)
			(conn RAMBFIFO36 WRERR ==> WRERR WRERR)
			(conn RAMBFIFO36 WRCOUNT12 ==> WRCOUNT12 WRCOUNT12)
			(conn RAMBFIFO36 WRCOUNT11 ==> WRCOUNT11 WRCOUNT11)
			(conn RAMBFIFO36 WRCOUNT10 ==> WRCOUNT10 WRCOUNT10)
			(conn RAMBFIFO36 WRCOUNT9 ==> WRCOUNT9 WRCOUNT9)
			(conn RAMBFIFO36 WRCOUNT8 ==> WRCOUNT8 WRCOUNT8)
			(conn RAMBFIFO36 WRCOUNT7 ==> WRCOUNT7 WRCOUNT7)
			(conn RAMBFIFO36 WRCOUNT6 ==> WRCOUNT6 WRCOUNT6)
			(conn RAMBFIFO36 WRCOUNT5 ==> WRCOUNT5 WRCOUNT5)
			(conn RAMBFIFO36 WRCOUNT4 ==> WRCOUNT4 WRCOUNT4)
			(conn RAMBFIFO36 WRCOUNT3 ==> WRCOUNT3 WRCOUNT3)
			(conn RAMBFIFO36 WRCOUNT2 ==> WRCOUNT2 WRCOUNT2)
			(conn RAMBFIFO36 WRCOUNT1 ==> WRCOUNT1 WRCOUNT1)
			(conn RAMBFIFO36 WRCOUNT0 ==> WRCOUNT0 WRCOUNT0)
			(conn RAMBFIFO36 SBITERR ==> SBITERR SBITERR)
			(conn RAMBFIFO36 RDERR ==> RDERR RDERR)
			(conn RAMBFIFO36 RDCOUNT12 ==> RDCOUNT12 RDCOUNT12)
			(conn RAMBFIFO36 RDCOUNT11 ==> RDCOUNT11 RDCOUNT11)
			(conn RAMBFIFO36 RDCOUNT10 ==> RDCOUNT10 RDCOUNT10)
			(conn RAMBFIFO36 RDCOUNT9 ==> RDCOUNT9 RDCOUNT9)
			(conn RAMBFIFO36 RDCOUNT8 ==> RDCOUNT8 RDCOUNT8)
			(conn RAMBFIFO36 RDCOUNT7 ==> RDCOUNT7 RDCOUNT7)
			(conn RAMBFIFO36 RDCOUNT6 ==> RDCOUNT6 RDCOUNT6)
			(conn RAMBFIFO36 RDCOUNT5 ==> RDCOUNT5 RDCOUNT5)
			(conn RAMBFIFO36 RDCOUNT4 ==> RDCOUNT4 RDCOUNT4)
			(conn RAMBFIFO36 RDCOUNT3 ==> RDCOUNT3 RDCOUNT3)
			(conn RAMBFIFO36 RDCOUNT2 ==> RDCOUNT2 RDCOUNT2)
			(conn RAMBFIFO36 RDCOUNT1 ==> RDCOUNT1 RDCOUNT1)
			(conn RAMBFIFO36 RDCOUNT0 ==> RDCOUNT0 RDCOUNT0)
			(conn RAMBFIFO36 FULL ==> FULL FULL)
			(conn RAMBFIFO36 EMPTY ==> EMPTY EMPTY)
			(conn RAMBFIFO36 ECCPARITY7 ==> ECCPARITY7 ECCPARITY7)
			(conn RAMBFIFO36 ECCPARITY6 ==> ECCPARITY6 ECCPARITY6)
			(conn RAMBFIFO36 ECCPARITY5 ==> ECCPARITY5 ECCPARITY5)
			(conn RAMBFIFO36 ECCPARITY4 ==> ECCPARITY4 ECCPARITY4)
			(conn RAMBFIFO36 ECCPARITY3 ==> ECCPARITY3 ECCPARITY3)
			(conn RAMBFIFO36 ECCPARITY2 ==> ECCPARITY2 ECCPARITY2)
			(conn RAMBFIFO36 ECCPARITY1 ==> ECCPARITY1 ECCPARITY1)
			(conn RAMBFIFO36 ECCPARITY0 ==> ECCPARITY0 ECCPARITY0)
			(conn RAMBFIFO36 DOPBDOPU1 ==> DOPBDOPU1 DOPBDOPU1)
			(conn RAMBFIFO36 DOPBDOPU0 ==> DOPBDOPU0 DOPBDOPU0)
			(conn RAMBFIFO36 DOPBDOPL1 ==> DOPBDOPL1 DOPBDOPL1)
			(conn RAMBFIFO36 DOPBDOPL0 ==> DOPBDOPL0 DOPBDOPL0)
			(conn RAMBFIFO36 DOPADOPU1 ==> DOPADOPU1 DOPADOPU1)
			(conn RAMBFIFO36 DOPADOPU0 ==> DOPADOPU0 DOPADOPU0)
			(conn RAMBFIFO36 DOPADOPL1 ==> DOPADOPL1 DOPADOPL1)
			(conn RAMBFIFO36 DOPADOPL0 ==> DOPADOPL0 DOPADOPL0)
			(conn RAMBFIFO36 DOBDOU15 ==> DOBDOU15 DOBDOU15)
			(conn RAMBFIFO36 DOBDOU14 ==> DOBDOU14 DOBDOU14)
			(conn RAMBFIFO36 DOBDOU13 ==> DOBDOU13 DOBDOU13)
			(conn RAMBFIFO36 DOBDOU12 ==> DOBDOU12 DOBDOU12)
			(conn RAMBFIFO36 DOBDOU11 ==> DOBDOU11 DOBDOU11)
			(conn RAMBFIFO36 DOBDOU10 ==> DOBDOU10 DOBDOU10)
			(conn RAMBFIFO36 DOBDOU9 ==> DOBDOU9 DOBDOU9)
			(conn RAMBFIFO36 DOBDOU8 ==> DOBDOU8 DOBDOU8)
			(conn RAMBFIFO36 DOBDOU7 ==> DOBDOU7 DOBDOU7)
			(conn RAMBFIFO36 DOBDOU6 ==> DOBDOU6 DOBDOU6)
			(conn RAMBFIFO36 DOBDOU5 ==> DOBDOU5 DOBDOU5)
			(conn RAMBFIFO36 DOBDOU4 ==> DOBDOU4 DOBDOU4)
			(conn RAMBFIFO36 DOBDOU3 ==> DOBDOU3 DOBDOU3)
			(conn RAMBFIFO36 DOBDOU2 ==> DOBDOU2 DOBDOU2)
			(conn RAMBFIFO36 DOBDOU1 ==> DOBDOU1 DOBDOU1)
			(conn RAMBFIFO36 DOBDOU0 ==> DOBDOU0 DOBDOU0)
			(conn RAMBFIFO36 DOBDOL15 ==> DOBDOL15 DOBDOL15)
			(conn RAMBFIFO36 DOBDOL14 ==> DOBDOL14 DOBDOL14)
			(conn RAMBFIFO36 DOBDOL13 ==> DOBDOL13 DOBDOL13)
			(conn RAMBFIFO36 DOBDOL12 ==> DOBDOL12 DOBDOL12)
			(conn RAMBFIFO36 DOBDOL11 ==> DOBDOL11 DOBDOL11)
			(conn RAMBFIFO36 DOBDOL10 ==> DOBDOL10 DOBDOL10)
			(conn RAMBFIFO36 DOBDOL9 ==> DOBDOL9 DOBDOL9)
			(conn RAMBFIFO36 DOBDOL8 ==> DOBDOL8 DOBDOL8)
			(conn RAMBFIFO36 DOBDOL7 ==> DOBDOL7 DOBDOL7)
			(conn RAMBFIFO36 DOBDOL6 ==> DOBDOL6 DOBDOL6)
			(conn RAMBFIFO36 DOBDOL5 ==> DOBDOL5 DOBDOL5)
			(conn RAMBFIFO36 DOBDOL4 ==> DOBDOL4 DOBDOL4)
			(conn RAMBFIFO36 DOBDOL3 ==> DOBDOL3 DOBDOL3)
			(conn RAMBFIFO36 DOBDOL2 ==> DOBDOL2 DOBDOL2)
			(conn RAMBFIFO36 DOBDOL1 ==> DOBDOL1 DOBDOL1)
			(conn RAMBFIFO36 DOBDOL0 ==> DOBDOL0 DOBDOL0)
			(conn RAMBFIFO36 DOADOU15 ==> DOADOU15 DOADOU15)
			(conn RAMBFIFO36 DOADOU14 ==> DOADOU14 DOADOU14)
			(conn RAMBFIFO36 DOADOU13 ==> DOADOU13 DOADOU13)
			(conn RAMBFIFO36 DOADOU12 ==> DOADOU12 DOADOU12)
			(conn RAMBFIFO36 DOADOU11 ==> DOADOU11 DOADOU11)
			(conn RAMBFIFO36 DOADOU10 ==> DOADOU10 DOADOU10)
			(conn RAMBFIFO36 DOADOU9 ==> DOADOU9 DOADOU9)
			(conn RAMBFIFO36 DOADOU8 ==> DOADOU8 DOADOU8)
			(conn RAMBFIFO36 DOADOU7 ==> DOADOU7 DOADOU7)
			(conn RAMBFIFO36 DOADOU6 ==> DOADOU6 DOADOU6)
			(conn RAMBFIFO36 DOADOU5 ==> DOADOU5 DOADOU5)
			(conn RAMBFIFO36 DOADOU4 ==> DOADOU4 DOADOU4)
			(conn RAMBFIFO36 DOADOU3 ==> DOADOU3 DOADOU3)
			(conn RAMBFIFO36 DOADOU2 ==> DOADOU2 DOADOU2)
			(conn RAMBFIFO36 DOADOU1 ==> DOADOU1 DOADOU1)
			(conn RAMBFIFO36 DOADOU0 ==> DOADOU0 DOADOU0)
			(conn RAMBFIFO36 DOADOL15 ==> DOADOL15 DOADOL15)
			(conn RAMBFIFO36 DOADOL14 ==> DOADOL14 DOADOL14)
			(conn RAMBFIFO36 DOADOL13 ==> DOADOL13 DOADOL13)
			(conn RAMBFIFO36 DOADOL12 ==> DOADOL12 DOADOL12)
			(conn RAMBFIFO36 DOADOL11 ==> DOADOL11 DOADOL11)
			(conn RAMBFIFO36 DOADOL10 ==> DOADOL10 DOADOL10)
			(conn RAMBFIFO36 DOADOL9 ==> DOADOL9 DOADOL9)
			(conn RAMBFIFO36 DOADOL8 ==> DOADOL8 DOADOL8)
			(conn RAMBFIFO36 DOADOL7 ==> DOADOL7 DOADOL7)
			(conn RAMBFIFO36 DOADOL6 ==> DOADOL6 DOADOL6)
			(conn RAMBFIFO36 DOADOL5 ==> DOADOL5 DOADOL5)
			(conn RAMBFIFO36 DOADOL4 ==> DOADOL4 DOADOL4)
			(conn RAMBFIFO36 DOADOL3 ==> DOADOL3 DOADOL3)
			(conn RAMBFIFO36 DOADOL2 ==> DOADOL2 DOADOL2)
			(conn RAMBFIFO36 DOADOL1 ==> DOADOL1 DOADOL1)
			(conn RAMBFIFO36 DOADOL0 ==> DOADOL0 DOADOL0)
			(conn RAMBFIFO36 DBITERR ==> DBITERR DBITERR)
			(conn RAMBFIFO36 CASCADEOUTREGB ==> CASCADEOUTREGB CASCADEOUTREGB)
			(conn RAMBFIFO36 CASCADEOUTREGA ==> CASCADEOUTREGA CASCADEOUTREGA)
			(conn RAMBFIFO36 CASCADEOUTLATB ==> CASCADEOUTLATB CASCADEOUTLATB)
			(conn RAMBFIFO36 CASCADEOUTLATA ==> CASCADEOUTLATA CASCADEOUTLATA)
			(conn RAMBFIFO36 ALMOSTFULL ==> ALMOSTFULL ALMOSTFULL)
			(conn RAMBFIFO36 ALMOSTEMPTY ==> ALMOSTEMPTY ALMOSTEMPTY)
			(conn RAMBFIFO36 WEBU7 <== WEBU7 WEBU7)
			(conn RAMBFIFO36 WEBU6 <== WEBU6 WEBU6)
			(conn RAMBFIFO36 WEBU5 <== WEBU5 WEBU5)
			(conn RAMBFIFO36 WEBU4 <== WEBU4 WEBU4)
			(conn RAMBFIFO36 WEBU3 <== WEBU3 WEBU3)
			(conn RAMBFIFO36 WEBU2 <== WEBU2 WEBU2)
			(conn RAMBFIFO36 WEBU1 <== WEBU1 WEBU1)
			(conn RAMBFIFO36 WEBU0 <== WEBU0 WEBU0)
			(conn RAMBFIFO36 WEBL7 <== WEBL7 WEBL7)
			(conn RAMBFIFO36 WEBL6 <== WEBL6 WEBL6)
			(conn RAMBFIFO36 WEBL5 <== WEBL5 WEBL5)
			(conn RAMBFIFO36 WEBL4 <== WEBL4 WEBL4)
			(conn RAMBFIFO36 WEBL3 <== WEBL3 WEBL3)
			(conn RAMBFIFO36 WEBL2 <== WEBL2 WEBL2)
			(conn RAMBFIFO36 WEBL1 <== WEBL1 WEBL1)
			(conn RAMBFIFO36 WEBL0 <== WEBL0 WEBL0)
			(conn RAMBFIFO36 WEAU3 <== WEAU3 WEAU3)
			(conn RAMBFIFO36 WEAU2 <== WEAU2 WEAU2)
			(conn RAMBFIFO36 WEAU1 <== WEAU1 WEAU1)
			(conn RAMBFIFO36 WEAU0 <== WEAU0 WEAU0)
			(conn RAMBFIFO36 WEAL3 <== WEAL3 WEAL3)
			(conn RAMBFIFO36 WEAL2 <== WEAL2 WEAL2)
			(conn RAMBFIFO36 WEAL1 <== WEAL1 WEAL1)
			(conn RAMBFIFO36 WEAL0 <== WEAL0 WEAL0)
			(conn RAMBFIFO36 TSTWROS12 <== TSTWROS12 TSTWROS12)
			(conn RAMBFIFO36 TSTWROS11 <== TSTWROS11 TSTWROS11)
			(conn RAMBFIFO36 TSTWROS10 <== TSTWROS10 TSTWROS10)
			(conn RAMBFIFO36 TSTWROS9 <== TSTWROS9 TSTWROS9)
			(conn RAMBFIFO36 TSTWROS8 <== TSTWROS8 TSTWROS8)
			(conn RAMBFIFO36 TSTWROS7 <== TSTWROS7 TSTWROS7)
			(conn RAMBFIFO36 TSTWROS6 <== TSTWROS6 TSTWROS6)
			(conn RAMBFIFO36 TSTWROS5 <== TSTWROS5 TSTWROS5)
			(conn RAMBFIFO36 TSTWROS4 <== TSTWROS4 TSTWROS4)
			(conn RAMBFIFO36 TSTWROS3 <== TSTWROS3 TSTWROS3)
			(conn RAMBFIFO36 TSTWROS2 <== TSTWROS2 TSTWROS2)
			(conn RAMBFIFO36 TSTWROS1 <== TSTWROS1 TSTWROS1)
			(conn RAMBFIFO36 TSTWROS0 <== TSTWROS0 TSTWROS0)
			(conn RAMBFIFO36 TSTWRCNTOFF <== TSTWRCNTOFF TSTWRCNTOFF)
			(conn RAMBFIFO36 TSTRDOS12 <== TSTRDOS12 TSTRDOS12)
			(conn RAMBFIFO36 TSTRDOS11 <== TSTRDOS11 TSTRDOS11)
			(conn RAMBFIFO36 TSTRDOS10 <== TSTRDOS10 TSTRDOS10)
			(conn RAMBFIFO36 TSTRDOS9 <== TSTRDOS9 TSTRDOS9)
			(conn RAMBFIFO36 TSTRDOS8 <== TSTRDOS8 TSTRDOS8)
			(conn RAMBFIFO36 TSTRDOS7 <== TSTRDOS7 TSTRDOS7)
			(conn RAMBFIFO36 TSTRDOS6 <== TSTRDOS6 TSTRDOS6)
			(conn RAMBFIFO36 TSTRDOS5 <== TSTRDOS5 TSTRDOS5)
			(conn RAMBFIFO36 TSTRDOS4 <== TSTRDOS4 TSTRDOS4)
			(conn RAMBFIFO36 TSTRDOS3 <== TSTRDOS3 TSTRDOS3)
			(conn RAMBFIFO36 TSTRDOS2 <== TSTRDOS2 TSTRDOS2)
			(conn RAMBFIFO36 TSTRDOS1 <== TSTRDOS1 TSTRDOS1)
			(conn RAMBFIFO36 TSTRDOS0 <== TSTRDOS0 TSTRDOS0)
			(conn RAMBFIFO36 TSTRDCNTOFF <== TSTRDCNTOFF TSTRDCNTOFF)
			(conn RAMBFIFO36 TSTOFF <== TSTOFF TSTOFF)
			(conn RAMBFIFO36 TSTFLAGIN <== TSTFLAGIN TSTFLAGIN)
			(conn RAMBFIFO36 TSTCNT12 <== TSTCNT12 TSTCNT12)
			(conn RAMBFIFO36 TSTCNT11 <== TSTCNT11 TSTCNT11)
			(conn RAMBFIFO36 TSTCNT10 <== TSTCNT10 TSTCNT10)
			(conn RAMBFIFO36 TSTCNT9 <== TSTCNT9 TSTCNT9)
			(conn RAMBFIFO36 TSTCNT8 <== TSTCNT8 TSTCNT8)
			(conn RAMBFIFO36 TSTCNT7 <== TSTCNT7 TSTCNT7)
			(conn RAMBFIFO36 TSTCNT6 <== TSTCNT6 TSTCNT6)
			(conn RAMBFIFO36 TSTCNT5 <== TSTCNT5 TSTCNT5)
			(conn RAMBFIFO36 TSTCNT4 <== TSTCNT4 TSTCNT4)
			(conn RAMBFIFO36 TSTCNT3 <== TSTCNT3 TSTCNT3)
			(conn RAMBFIFO36 TSTCNT2 <== TSTCNT2 TSTCNT2)
			(conn RAMBFIFO36 TSTCNT1 <== TSTCNT1 TSTCNT1)
			(conn RAMBFIFO36 TSTCNT0 <== TSTCNT0 TSTCNT0)
			(conn RAMBFIFO36 SSRBU <== SSRBUINV OUT)
			(conn RAMBFIFO36 SSRBL <== SSRBLINV OUT)
			(conn RAMBFIFO36 SSRAU <== SSRAUINV OUT)
			(conn RAMBFIFO36 SSRARSTL <== SSRARSTLINV OUT)
			(conn RAMBFIFO36 REGCLKBWRRCLKU <== REGCLKBWRRCLKUINV OUT)
			(conn RAMBFIFO36 REGCLKBWRRCLKL <== REGCLKBWRRCLKLINV OUT)
			(conn RAMBFIFO36 REGCLKARDRCLKU <== REGCLKARDRCLKUINV OUT)
			(conn RAMBFIFO36 REGCLKARDRCLKL <== REGCLKARDRCLKLINV OUT)
			(conn RAMBFIFO36 REGCEBU <== REGCEBU REGCEBU)
			(conn RAMBFIFO36 REGCEBL <== REGCEBL REGCEBL)
			(conn RAMBFIFO36 REGCEAU <== REGCEAU REGCEAU)
			(conn RAMBFIFO36 REGCEAL <== REGCEAL REGCEAL)
			(conn RAMBFIFO36 ENBWRENL <== ENBWRENLINV OUT)
			(conn RAMBFIFO36 ENBU <== ENBUINV OUT)
			(conn RAMBFIFO36 ENAU <== ENAUINV OUT)
			(conn RAMBFIFO36 ENARDENL <== ENARDENLINV OUT)
			(conn RAMBFIFO36 DIPBDIPU1 <== DIPBDIPU1 DIPBDIPU1)
			(conn RAMBFIFO36 DIPBDIPU0 <== DIPBDIPU0 DIPBDIPU0)
			(conn RAMBFIFO36 DIPBDIPL1 <== DIPBDIPL1 DIPBDIPL1)
			(conn RAMBFIFO36 DIPBDIPL0 <== DIPBDIPL0 DIPBDIPL0)
			(conn RAMBFIFO36 DIPADIPU1 <== DIPADIPU1 DIPADIPU1)
			(conn RAMBFIFO36 DIPADIPU0 <== DIPADIPU0 DIPADIPU0)
			(conn RAMBFIFO36 DIPADIPL1 <== DIPADIPL1 DIPADIPL1)
			(conn RAMBFIFO36 DIPADIPL0 <== DIPADIPL0 DIPADIPL0)
			(conn RAMBFIFO36 DIBDIU15 <== DIBDIU15 DIBDIU15)
			(conn RAMBFIFO36 DIBDIU14 <== DIBDIU14 DIBDIU14)
			(conn RAMBFIFO36 DIBDIU13 <== DIBDIU13 DIBDIU13)
			(conn RAMBFIFO36 DIBDIU12 <== DIBDIU12 DIBDIU12)
			(conn RAMBFIFO36 DIBDIU11 <== DIBDIU11 DIBDIU11)
			(conn RAMBFIFO36 DIBDIU10 <== DIBDIU10 DIBDIU10)
			(conn RAMBFIFO36 DIBDIU9 <== DIBDIU9 DIBDIU9)
			(conn RAMBFIFO36 DIBDIU8 <== DIBDIU8 DIBDIU8)
			(conn RAMBFIFO36 DIBDIU7 <== DIBDIU7 DIBDIU7)
			(conn RAMBFIFO36 DIBDIU6 <== DIBDIU6 DIBDIU6)
			(conn RAMBFIFO36 DIBDIU5 <== DIBDIU5 DIBDIU5)
			(conn RAMBFIFO36 DIBDIU4 <== DIBDIU4 DIBDIU4)
			(conn RAMBFIFO36 DIBDIU3 <== DIBDIU3 DIBDIU3)
			(conn RAMBFIFO36 DIBDIU2 <== DIBDIU2 DIBDIU2)
			(conn RAMBFIFO36 DIBDIU1 <== DIBDIU1 DIBDIU1)
			(conn RAMBFIFO36 DIBDIU0 <== DIBDIU0 DIBDIU0)
			(conn RAMBFIFO36 DIBDIL15 <== DIBDIL15 DIBDIL15)
			(conn RAMBFIFO36 DIBDIL14 <== DIBDIL14 DIBDIL14)
			(conn RAMBFIFO36 DIBDIL13 <== DIBDIL13 DIBDIL13)
			(conn RAMBFIFO36 DIBDIL12 <== DIBDIL12 DIBDIL12)
			(conn RAMBFIFO36 DIBDIL11 <== DIBDIL11 DIBDIL11)
			(conn RAMBFIFO36 DIBDIL10 <== DIBDIL10 DIBDIL10)
			(conn RAMBFIFO36 DIBDIL9 <== DIBDIL9 DIBDIL9)
			(conn RAMBFIFO36 DIBDIL8 <== DIBDIL8 DIBDIL8)
			(conn RAMBFIFO36 DIBDIL7 <== DIBDIL7 DIBDIL7)
			(conn RAMBFIFO36 DIBDIL6 <== DIBDIL6 DIBDIL6)
			(conn RAMBFIFO36 DIBDIL5 <== DIBDIL5 DIBDIL5)
			(conn RAMBFIFO36 DIBDIL4 <== DIBDIL4 DIBDIL4)
			(conn RAMBFIFO36 DIBDIL3 <== DIBDIL3 DIBDIL3)
			(conn RAMBFIFO36 DIBDIL2 <== DIBDIL2 DIBDIL2)
			(conn RAMBFIFO36 DIBDIL1 <== DIBDIL1 DIBDIL1)
			(conn RAMBFIFO36 DIBDIL0 <== DIBDIL0 DIBDIL0)
			(conn RAMBFIFO36 DIADIU15 <== DIADIU15 DIADIU15)
			(conn RAMBFIFO36 DIADIU14 <== DIADIU14 DIADIU14)
			(conn RAMBFIFO36 DIADIU13 <== DIADIU13 DIADIU13)
			(conn RAMBFIFO36 DIADIU12 <== DIADIU12 DIADIU12)
			(conn RAMBFIFO36 DIADIU11 <== DIADIU11 DIADIU11)
			(conn RAMBFIFO36 DIADIU10 <== DIADIU10 DIADIU10)
			(conn RAMBFIFO36 DIADIU9 <== DIADIU9 DIADIU9)
			(conn RAMBFIFO36 DIADIU8 <== DIADIU8 DIADIU8)
			(conn RAMBFIFO36 DIADIU7 <== DIADIU7 DIADIU7)
			(conn RAMBFIFO36 DIADIU6 <== DIADIU6 DIADIU6)
			(conn RAMBFIFO36 DIADIU5 <== DIADIU5 DIADIU5)
			(conn RAMBFIFO36 DIADIU4 <== DIADIU4 DIADIU4)
			(conn RAMBFIFO36 DIADIU3 <== DIADIU3 DIADIU3)
			(conn RAMBFIFO36 DIADIU2 <== DIADIU2 DIADIU2)
			(conn RAMBFIFO36 DIADIU1 <== DIADIU1 DIADIU1)
			(conn RAMBFIFO36 DIADIU0 <== DIADIU0 DIADIU0)
			(conn RAMBFIFO36 DIADIL15 <== DIADIL15 DIADIL15)
			(conn RAMBFIFO36 DIADIL14 <== DIADIL14 DIADIL14)
			(conn RAMBFIFO36 DIADIL13 <== DIADIL13 DIADIL13)
			(conn RAMBFIFO36 DIADIL12 <== DIADIL12 DIADIL12)
			(conn RAMBFIFO36 DIADIL11 <== DIADIL11 DIADIL11)
			(conn RAMBFIFO36 DIADIL10 <== DIADIL10 DIADIL10)
			(conn RAMBFIFO36 DIADIL9 <== DIADIL9 DIADIL9)
			(conn RAMBFIFO36 DIADIL8 <== DIADIL8 DIADIL8)
			(conn RAMBFIFO36 DIADIL7 <== DIADIL7 DIADIL7)
			(conn RAMBFIFO36 DIADIL6 <== DIADIL6 DIADIL6)
			(conn RAMBFIFO36 DIADIL5 <== DIADIL5 DIADIL5)
			(conn RAMBFIFO36 DIADIL4 <== DIADIL4 DIADIL4)
			(conn RAMBFIFO36 DIADIL3 <== DIADIL3 DIADIL3)
			(conn RAMBFIFO36 DIADIL2 <== DIADIL2 DIADIL2)
			(conn RAMBFIFO36 DIADIL1 <== DIADIL1 DIADIL1)
			(conn RAMBFIFO36 DIADIL0 <== DIADIL0 DIADIL0)
			(conn RAMBFIFO36 CLKBWRCLKU <== CLKBWRCLKUINV OUT)
			(conn RAMBFIFO36 CLKBWRCLKL <== CLKBWRCLKLINV OUT)
			(conn RAMBFIFO36 CLKARDCLKU <== CLKARDCLKUINV OUT)
			(conn RAMBFIFO36 CLKARDCLKL <== CLKARDCLKLINV OUT)
			(conn RAMBFIFO36 CASCADEINREGB <== CASCADEINREGB CASCADEINREGB)
			(conn RAMBFIFO36 CASCADEINREGA <== CASCADEINREGA CASCADEINREGA)
			(conn RAMBFIFO36 CASCADEINLATB <== CASCADEINLATB CASCADEINLATB)
			(conn RAMBFIFO36 CASCADEINLATA <== CASCADEINLATA CASCADEINLATA)
			(conn RAMBFIFO36 ADDRBU14 <== ADDRBU14 ADDRBU14)
			(conn RAMBFIFO36 ADDRBU13 <== ADDRBU13 ADDRBU13)
			(conn RAMBFIFO36 ADDRBU12 <== ADDRBU12 ADDRBU12)
			(conn RAMBFIFO36 ADDRBU11 <== ADDRBU11 ADDRBU11)
			(conn RAMBFIFO36 ADDRBU10 <== ADDRBU10 ADDRBU10)
			(conn RAMBFIFO36 ADDRBU9 <== ADDRBU9 ADDRBU9)
			(conn RAMBFIFO36 ADDRBU8 <== ADDRBU8 ADDRBU8)
			(conn RAMBFIFO36 ADDRBU7 <== ADDRBU7 ADDRBU7)
			(conn RAMBFIFO36 ADDRBU6 <== ADDRBU6 ADDRBU6)
			(conn RAMBFIFO36 ADDRBU5 <== ADDRBU5 ADDRBU5)
			(conn RAMBFIFO36 ADDRBU4 <== ADDRBU4 ADDRBU4)
			(conn RAMBFIFO36 ADDRBU3 <== ADDRBU3 ADDRBU3)
			(conn RAMBFIFO36 ADDRBU2 <== ADDRBU2 ADDRBU2)
			(conn RAMBFIFO36 ADDRBU1 <== ADDRBU1 ADDRBU1)
			(conn RAMBFIFO36 ADDRBU0 <== ADDRBU0 ADDRBU0)
			(conn RAMBFIFO36 ADDRBL15 <== ADDRBL15 ADDRBL15)
			(conn RAMBFIFO36 ADDRBL14 <== ADDRBL14 ADDRBL14)
			(conn RAMBFIFO36 ADDRBL13 <== ADDRBL13 ADDRBL13)
			(conn RAMBFIFO36 ADDRBL12 <== ADDRBL12 ADDRBL12)
			(conn RAMBFIFO36 ADDRBL11 <== ADDRBL11 ADDRBL11)
			(conn RAMBFIFO36 ADDRBL10 <== ADDRBL10 ADDRBL10)
			(conn RAMBFIFO36 ADDRBL9 <== ADDRBL9 ADDRBL9)
			(conn RAMBFIFO36 ADDRBL8 <== ADDRBL8 ADDRBL8)
			(conn RAMBFIFO36 ADDRBL7 <== ADDRBL7 ADDRBL7)
			(conn RAMBFIFO36 ADDRBL6 <== ADDRBL6 ADDRBL6)
			(conn RAMBFIFO36 ADDRBL5 <== ADDRBL5 ADDRBL5)
			(conn RAMBFIFO36 ADDRBL4 <== ADDRBL4 ADDRBL4)
			(conn RAMBFIFO36 ADDRBL3 <== ADDRBL3 ADDRBL3)
			(conn RAMBFIFO36 ADDRBL2 <== ADDRBL2 ADDRBL2)
			(conn RAMBFIFO36 ADDRBL1 <== ADDRBL1 ADDRBL1)
			(conn RAMBFIFO36 ADDRBL0 <== ADDRBL0 ADDRBL0)
			(conn RAMBFIFO36 ADDRAU14 <== ADDRAU14 ADDRAU14)
			(conn RAMBFIFO36 ADDRAU13 <== ADDRAU13 ADDRAU13)
			(conn RAMBFIFO36 ADDRAU12 <== ADDRAU12 ADDRAU12)
			(conn RAMBFIFO36 ADDRAU11 <== ADDRAU11 ADDRAU11)
			(conn RAMBFIFO36 ADDRAU10 <== ADDRAU10 ADDRAU10)
			(conn RAMBFIFO36 ADDRAU9 <== ADDRAU9 ADDRAU9)
			(conn RAMBFIFO36 ADDRAU8 <== ADDRAU8 ADDRAU8)
			(conn RAMBFIFO36 ADDRAU7 <== ADDRAU7 ADDRAU7)
			(conn RAMBFIFO36 ADDRAU6 <== ADDRAU6 ADDRAU6)
			(conn RAMBFIFO36 ADDRAU5 <== ADDRAU5 ADDRAU5)
			(conn RAMBFIFO36 ADDRAU4 <== ADDRAU4 ADDRAU4)
			(conn RAMBFIFO36 ADDRAU3 <== ADDRAU3 ADDRAU3)
			(conn RAMBFIFO36 ADDRAU2 <== ADDRAU2 ADDRAU2)
			(conn RAMBFIFO36 ADDRAU1 <== ADDRAU1 ADDRAU1)
			(conn RAMBFIFO36 ADDRAU0 <== ADDRAU0 ADDRAU0)
			(conn RAMBFIFO36 ADDRAL15 <== ADDRAL15 ADDRAL15)
			(conn RAMBFIFO36 ADDRAL14 <== ADDRAL14 ADDRAL14)
			(conn RAMBFIFO36 ADDRAL13 <== ADDRAL13 ADDRAL13)
			(conn RAMBFIFO36 ADDRAL12 <== ADDRAL12 ADDRAL12)
			(conn RAMBFIFO36 ADDRAL11 <== ADDRAL11 ADDRAL11)
			(conn RAMBFIFO36 ADDRAL10 <== ADDRAL10 ADDRAL10)
			(conn RAMBFIFO36 ADDRAL9 <== ADDRAL9 ADDRAL9)
			(conn RAMBFIFO36 ADDRAL8 <== ADDRAL8 ADDRAL8)
			(conn RAMBFIFO36 ADDRAL7 <== ADDRAL7 ADDRAL7)
			(conn RAMBFIFO36 ADDRAL6 <== ADDRAL6 ADDRAL6)
			(conn RAMBFIFO36 ADDRAL5 <== ADDRAL5 ADDRAL5)
			(conn RAMBFIFO36 ADDRAL4 <== ADDRAL4 ADDRAL4)
			(conn RAMBFIFO36 ADDRAL3 <== ADDRAL3 ADDRAL3)
			(conn RAMBFIFO36 ADDRAL2 <== ADDRAL2 ADDRAL2)
			(conn RAMBFIFO36 ADDRAL1 <== ADDRAL1 ADDRAL1)
			(conn RAMBFIFO36 ADDRAL0 <== ADDRAL0 ADDRAL0)
		)
		(element CLKBWRCLKUINV 3
			(pin CLKBWRCLKU_B input)
			(pin CLKBWRCLKU input)
			(pin OUT output)
			(cfg CLKBWRCLKU_B CLKBWRCLKU)
			(conn CLKBWRCLKUINV OUT ==> RAMBFIFO36 CLKBWRCLKU)
			(conn CLKBWRCLKUINV CLKBWRCLKU_B <== CLKBWRCLKU CLKBWRCLKU)
			(conn CLKBWRCLKUINV CLKBWRCLKU <== CLKBWRCLKU CLKBWRCLKU)
		)
		(element DIADIU4 1
			(pin DIADIU4 output)
			(conn DIADIU4 DIADIU4 ==> RAMBFIFO36 DIADIU4)
		)
		(element REGCLKBWRRCLKUINV 3
			(pin REGCLKBWRRCLKU_B input)
			(pin REGCLKBWRRCLKU input)
			(pin OUT output)
			(cfg REGCLKBWRRCLKU_B REGCLKBWRRCLKU)
			(conn REGCLKBWRRCLKUINV OUT ==> RAMBFIFO36 REGCLKBWRRCLKU)
			(conn REGCLKBWRRCLKUINV REGCLKBWRRCLKU_B <== REGCLKBWRRCLKU REGCLKBWRRCLKU)
			(conn REGCLKBWRRCLKUINV REGCLKBWRRCLKU <== REGCLKBWRRCLKU REGCLKBWRRCLKU)
		)
		(element TSTRDOS2 1
			(pin TSTRDOS2 output)
			(conn TSTRDOS2 TSTRDOS2 ==> RAMBFIFO36 TSTRDOS2)
		)
		(element SSRBUINV 3
			(pin SSRBU_B input)
			(pin SSRBU input)
			(pin OUT output)
			(cfg SSRBU_B SSRBU)
			(conn SSRBUINV OUT ==> RAMBFIFO36 SSRBU)
			(conn SSRBUINV SSRBU_B <== SSRBU SSRBU)
			(conn SSRBUINV SSRBU <== SSRBU SSRBU)
		)
		(element WEBU3 1
			(pin WEBU3 output)
			(conn WEBU3 WEBU3 ==> RAMBFIFO36 WEBU3)
		)
		(element ADDRBL10 1
			(pin ADDRBL10 output)
			(conn ADDRBL10 ADDRBL10 ==> RAMBFIFO36 ADDRBL10)
		)
		(element DOADOU2 1
			(pin DOADOU2 input)
			(conn DOADOU2 DOADOU2 <== RAMBFIFO36 DOADOU2)
		)
		(element CLKARDCLKLINV 3
			(pin CLKARDCLKL_B input)
			(pin CLKARDCLKL input)
			(pin OUT output)
			(cfg CLKARDCLKL_B CLKARDCLKL)
			(conn CLKARDCLKLINV OUT ==> RAMBFIFO36 CLKARDCLKL)
			(conn CLKARDCLKLINV CLKARDCLKL_B <== CLKARDCLKL CLKARDCLKL)
			(conn CLKARDCLKLINV CLKARDCLKL <== CLKARDCLKL CLKARDCLKL)
		)
		(element DIBDIL2 1
			(pin DIBDIL2 output)
			(conn DIBDIL2 DIBDIL2 ==> RAMBFIFO36 DIBDIL2)
		)
		(element ADDRBL15 1
			(pin ADDRBL15 output)
			(conn ADDRBL15 ADDRBL15 ==> RAMBFIFO36 ADDRBL15)
		)
		(element ECCPARITY3 1
			(pin ECCPARITY3 input)
			(conn ECCPARITY3 ECCPARITY3 <== RAMBFIFO36 ECCPARITY3)
		)
		(element WEAL2 1
			(pin WEAL2 output)
			(conn WEAL2 WEAL2 ==> RAMBFIFO36 WEAL2)
		)
		(element ADDRBL4 1
			(pin ADDRBL4 output)
			(conn ADDRBL4 ADDRBL4 ==> RAMBFIFO36 ADDRBL4)
		)
		(element WRITE_MODE_A_L 0
			(cfg WRITE_FIRST READ_FIRST NO_CHANGE)
		)
		(element ADDRAU14 1
			(pin ADDRAU14 output)
			(conn ADDRAU14 ADDRAU14 ==> RAMBFIFO36 ADDRAU14)
		)
		(element DIBDIL10 1
			(pin DIBDIL10 output)
			(conn DIBDIL10 DIBDIL10 ==> RAMBFIFO36 DIBDIL10)
		)
		(element DOBDOU14 1
			(pin DOBDOU14 input)
			(conn DOBDOU14 DOBDOU14 <== RAMBFIFO36 DOBDOU14)
		)
		(element WEBL3 1
			(pin WEBL3 output)
			(conn WEBL3 WEBL3 ==> RAMBFIFO36 WEBL3)
		)
		(element ECCPARITY4 1
			(pin ECCPARITY4 input)
			(conn ECCPARITY4 ECCPARITY4 <== RAMBFIFO36 ECCPARITY4)
		)
		(element DOBDOU4 1
			(pin DOBDOU4 input)
			(conn DOBDOU4 DOBDOU4 <== RAMBFIFO36 DOBDOU4)
		)
		(element DOADOL6 1
			(pin DOADOL6 input)
			(conn DOADOL6 DOADOL6 <== RAMBFIFO36 DOADOL6)
		)
		(element WEAL1 1
			(pin WEAL1 output)
			(conn WEAL1 WEAL1 ==> RAMBFIFO36 WEAL1)
		)
		(element ADDRBU7 1
			(pin ADDRBU7 output)
			(conn ADDRBU7 ADDRBU7 ==> RAMBFIFO36 ADDRBU7)
		)
		(element DIPBDIPL1 1
			(pin DIPBDIPL1 output)
			(conn DIPBDIPL1 DIPBDIPL1 ==> RAMBFIFO36 DIPBDIPL1)
		)
		(element DIADIL3 1
			(pin DIADIL3 output)
			(conn DIADIL3 DIADIL3 ==> RAMBFIFO36 DIADIL3)
		)
		(element TSTWROS8 1
			(pin TSTWROS8 output)
			(conn TSTWROS8 TSTWROS8 ==> RAMBFIFO36 TSTWROS8)
		)
		(element ADDRAU3 1
			(pin ADDRAU3 output)
			(conn ADDRAU3 ADDRAU3 ==> RAMBFIFO36 ADDRAU3)
		)
		(element WRITE_WIDTH_A_L 0
			(cfg 72 36 18 9 4 2 1 0)
		)
		(element DIADIL15 1
			(pin DIADIL15 output)
			(conn DIADIL15 DIADIL15 ==> RAMBFIFO36 DIADIL15)
		)
		(element WEBL5 1
			(pin WEBL5 output)
			(conn WEBL5 WEBL5 ==> RAMBFIFO36 WEBL5)
		)
		(element DIADIU7 1
			(pin DIADIU7 output)
			(conn DIADIU7 DIADIU7 ==> RAMBFIFO36 DIADIU7)
		)
		(element DOADOU13 1
			(pin DOADOU13 input)
			(conn DOADOU13 DOADOU13 <== RAMBFIFO36 DOADOU13)
		)
		(element TSTCNT0 1
			(pin TSTCNT0 output)
			(conn TSTCNT0 TSTCNT0 ==> RAMBFIFO36 TSTCNT0)
		)
		(element TSTCNT7 1
			(pin TSTCNT7 output)
			(conn TSTCNT7 TSTCNT7 ==> RAMBFIFO36 TSTCNT7)
		)
		(element CASCADEINLATA 1
			(pin CASCADEINLATA output)
			(conn CASCADEINLATA CASCADEINLATA ==> RAMBFIFO36 CASCADEINLATA)
		)
		(element ENBWRENL 1
			(pin ENBWRENL output)
			(conn ENBWRENL ENBWRENL ==> ENBWRENLINV ENBWRENL_B)
			(conn ENBWRENL ENBWRENL ==> ENBWRENLINV ENBWRENL)
		)
		(element WRITE_MODE_B_U 0
			(cfg WRITE_FIRST READ_FIRST NO_CHANGE)
		)
		(element REGCLKARDRCLKLINV 3
			(pin REGCLKARDRCLKL_B input)
			(pin REGCLKARDRCLKL input)
			(pin OUT output)
			(cfg REGCLKARDRCLKL_B REGCLKARDRCLKL)
			(conn REGCLKARDRCLKLINV OUT ==> RAMBFIFO36 REGCLKARDRCLKL)
			(conn REGCLKARDRCLKLINV REGCLKARDRCLKL_B <== REGCLKARDRCLKL REGCLKARDRCLKL)
			(conn REGCLKARDRCLKLINV REGCLKARDRCLKL <== REGCLKARDRCLKL REGCLKARDRCLKL)
		)
		(element REGCLKARDRCLKU 1
			(pin REGCLKARDRCLKU output)
			(conn REGCLKARDRCLKU REGCLKARDRCLKU ==> REGCLKARDRCLKUINV REGCLKARDRCLKU_B)
			(conn REGCLKARDRCLKU REGCLKARDRCLKU ==> REGCLKARDRCLKUINV REGCLKARDRCLKU)
		)
		(element DIBDIU13 1
			(pin DIBDIU13 output)
			(conn DIBDIU13 DIBDIU13 ==> RAMBFIFO36 DIBDIU13)
		)
		(element DOADOL10 1
			(pin DOADOL10 input)
			(conn DOADOL10 DOADOL10 <== RAMBFIFO36 DOADOL10)
		)
		(element EMPTY 1
			(pin EMPTY input)
			(conn EMPTY EMPTY <== RAMBFIFO36 EMPTY)
		)
		(element DIPBDIPU0 1
			(pin DIPBDIPU0 output)
			(conn DIPBDIPU0 DIPBDIPU0 ==> RAMBFIFO36 DIPBDIPU0)
		)
		(element DIBDIU4 1
			(pin DIBDIU4 output)
			(conn DIBDIU4 DIBDIU4 ==> RAMBFIFO36 DIBDIU4)
		)
		(element WRERR 1
			(pin WRERR input)
			(conn WRERR WRERR <== RAMBFIFO36 WRERR)
		)
		(element ADDRAL6 1
			(pin ADDRAL6 output)
			(conn ADDRAL6 ADDRAL6 ==> RAMBFIFO36 ADDRAL6)
		)
		(element ADDRBL2 1
			(pin ADDRBL2 output)
			(conn ADDRBL2 ADDRBL2 ==> RAMBFIFO36 ADDRBL2)
		)
		(element DIADIU3 1
			(pin DIADIU3 output)
			(conn DIADIU3 DIADIU3 ==> RAMBFIFO36 DIADIU3)
		)
		(element WEBU2 1
			(pin WEBU2 output)
			(conn WEBU2 WEBU2 ==> RAMBFIFO36 WEBU2)
		)
		(element REGCEBL 1
			(pin REGCEBL output)
			(conn REGCEBL REGCEBL ==> RAMBFIFO36 REGCEBL)
		)
		(element DOB_REG_L 0
			(cfg 1 0)
		)
		(element SSRAUINV 3
			(pin SSRAU_B input)
			(pin SSRAU input)
			(pin OUT output)
			(cfg SSRAU_B SSRAU)
			(conn SSRAUINV OUT ==> RAMBFIFO36 SSRAU)
			(conn SSRAUINV SSRAU_B <== SSRAU SSRAU)
			(conn SSRAUINV SSRAU <== SSRAU SSRAU)
		)
		(element TSTWROS7 1
			(pin TSTWROS7 output)
			(conn TSTWROS7 TSTWROS7 ==> RAMBFIFO36 TSTWROS7)
		)
		(element DOPADOPL1 1
			(pin DOPADOPL1 input)
			(conn DOPADOPL1 DOPADOPL1 <== RAMBFIFO36 DOPADOPL1)
		)
		(element DOBDOL9 1
			(pin DOBDOL9 input)
			(conn DOBDOL9 DOBDOL9 <== RAMBFIFO36 DOBDOL9)
		)
		(element DIBDIU1 1
			(pin DIBDIU1 output)
			(conn DIBDIU1 DIBDIU1 ==> RAMBFIFO36 DIBDIU1)
		)
		(element WRITE_WIDTH_A_U 0
			(cfg 72 36 18 9 4 2 1 0)
		)
		(element ENBWRENLINV 3
			(pin ENBWRENL_B input)
			(pin ENBWRENL input)
			(pin OUT output)
			(cfg ENBWRENL_B ENBWRENL)
			(conn ENBWRENLINV OUT ==> RAMBFIFO36 ENBWRENL)
			(conn ENBWRENLINV ENBWRENL_B <== ENBWRENL ENBWRENL)
			(conn ENBWRENLINV ENBWRENL <== ENBWRENL ENBWRENL)
		)
		(element TSTWROS1 1
			(pin TSTWROS1 output)
			(conn TSTWROS1 TSTWROS1 ==> RAMBFIFO36 TSTWROS1)
		)
		(element ADDRBL6 1
			(pin ADDRBL6 output)
			(conn ADDRBL6 ADDRBL6 ==> RAMBFIFO36 ADDRBL6)
		)
		(element CASCADEOUTLATA 1
			(pin CASCADEOUTLATA input)
			(conn CASCADEOUTLATA CASCADEOUTLATA <== RAMBFIFO36 CASCADEOUTLATA)
		)
		(element RDCOUNT6 1
			(pin RDCOUNT6 input)
			(conn RDCOUNT6 RDCOUNT6 <== RAMBFIFO36 RDCOUNT6)
		)
		(element DOADOL7 1
			(pin DOADOL7 input)
			(conn DOADOL7 DOADOL7 <== RAMBFIFO36 DOADOL7)
		)
		(element DOPBDOPL0 1
			(pin DOPBDOPL0 input)
			(conn DOPBDOPL0 DOPBDOPL0 <== RAMBFIFO36 DOPBDOPL0)
		)
		(element DOBDOL6 1
			(pin DOBDOL6 input)
			(conn DOBDOL6 DOBDOL6 <== RAMBFIFO36 DOBDOL6)
		)
		(element ADDRAU13 1
			(pin ADDRAU13 output)
			(conn ADDRAU13 ADDRAU13 ==> RAMBFIFO36 ADDRAU13)
		)
		(element WEAL0 1
			(pin WEAL0 output)
			(conn WEAL0 WEAL0 ==> RAMBFIFO36 WEAL0)
		)
		(element ADDRAU4 1
			(pin ADDRAU4 output)
			(conn ADDRAU4 ADDRAU4 ==> RAMBFIFO36 ADDRAU4)
		)
		(element DOADOL11 1
			(pin DOADOL11 input)
			(conn DOADOL11 DOADOL11 <== RAMBFIFO36 DOADOL11)
		)
		(element ADDRBU6 1
			(pin ADDRBU6 output)
			(conn ADDRBU6 ADDRBU6 ==> RAMBFIFO36 ADDRBU6)
		)
		(element ADDRAL5 1
			(pin ADDRAL5 output)
			(conn ADDRAL5 ADDRAL5 ==> RAMBFIFO36 ADDRAL5)
		)
		(element WEBL4 1
			(pin WEBL4 output)
			(conn WEBL4 WEBL4 ==> RAMBFIFO36 WEBL4)
		)
		(element ECCPARITY5 1
			(pin ECCPARITY5 input)
			(conn ECCPARITY5 ECCPARITY5 <== RAMBFIFO36 ECCPARITY5)
		)
		(element TSTFLAGIN 1
			(pin TSTFLAGIN output)
			(conn TSTFLAGIN TSTFLAGIN ==> RAMBFIFO36 TSTFLAGIN)
		)
		(element CLKARDCLKL 1
			(pin CLKARDCLKL output)
			(conn CLKARDCLKL CLKARDCLKL ==> CLKARDCLKLINV CLKARDCLKL_B)
			(conn CLKARDCLKL CLKARDCLKL ==> CLKARDCLKLINV CLKARDCLKL)
		)
		(element DOA_REG_U 0
			(cfg 1 0)
		)
		(element ENBU 1
			(pin ENBU output)
			(conn ENBU ENBU ==> ENBUINV ENBU_B)
			(conn ENBU ENBU ==> ENBUINV ENBU)
		)
		(element DOADOL1 1
			(pin DOADOL1 input)
			(conn DOADOL1 DOADOL1 <== RAMBFIFO36 DOADOL1)
		)
		(element DIBDIL11 1
			(pin DIBDIL11 output)
			(conn DIBDIL11 DIBDIL11 ==> RAMBFIFO36 DIBDIL11)
		)
		(element DOADOU12 1
			(pin DOADOU12 input)
			(conn DOADOU12 DOADOU12 <== RAMBFIFO36 DOADOU12)
		)
		(element DOADOU1 1
			(pin DOADOU1 input)
			(conn DOADOU1 DOADOU1 <== RAMBFIFO36 DOADOU1)
		)
		(element ADDRBL7 1
			(pin ADDRBL7 output)
			(conn ADDRBL7 ADDRBL7 ==> RAMBFIFO36 ADDRBL7)
		)
		(element SAVEDATA 0
			(cfg FALSE TRUE)
		)
	)
	(primitive_def SLICEL 45 94
		(pin A1 A1 input)
		(pin A2 A2 input)
		(pin A3 A3 input)
		(pin A4 A4 input)
		(pin A5 A5 input)
		(pin A6 A6 input)
		(pin AX AX input)
		(pin B1 B1 input)
		(pin B2 B2 input)
		(pin B3 B3 input)
		(pin B4 B4 input)
		(pin B5 B5 input)
		(pin B6 B6 input)
		(pin BX BX input)
		(pin C1 C1 input)
		(pin C2 C2 input)
		(pin C3 C3 input)
		(pin C4 C4 input)
		(pin C5 C5 input)
		(pin C6 C6 input)
		(pin CX CX input)
		(pin D1 D1 input)
		(pin D2 D2 input)
		(pin D3 D3 input)
		(pin D4 D4 input)
		(pin D5 D5 input)
		(pin D6 D6 input)
		(pin DX DX input)
		(pin CLK CLK input)
		(pin CE CE input)
		(pin SR SR input)
		(pin CIN CIN input)
		(pin COUT COUT output)
		(pin A A output)
		(pin AMUX AMUX output)
		(pin AQ AQ output)
		(pin B B output)
		(pin BMUX BMUX output)
		(pin BQ BQ output)
		(pin C C output)
		(pin CMUX CMUX output)
		(pin CQ CQ output)
		(pin D D output)
		(pin DMUX DMUX output)
		(pin DQ DQ output)
		(element CARRY4 18 # BEL
			(pin CIN input)
			(pin CYINIT input)
			(pin CO3 output)
			(pin O3 output)
			(pin CO2 output)
			(pin O2 output)
			(pin CO1 output)
			(pin O1 output)
			(pin CO0 output)
			(pin O0 output)
			(pin S3 input)
			(pin DI3 input)
			(pin S2 input)
			(pin DI2 input)
			(pin S1 input)
			(pin DI1 input)
			(pin S0 input)
			(pin DI0 input)
			(conn CARRY4 CO3 ==> DOUTMUX CY)
			(conn CARRY4 CO3 ==> DFFMUX CY)
			(conn CARRY4 CO3 ==> COUTUSED 0)
			(conn CARRY4 O3 ==> DOUTMUX XOR)
			(conn CARRY4 O3 ==> DFFMUX XOR)
			(conn CARRY4 CO2 ==> COUTMUX CY)
			(conn CARRY4 CO2 ==> CFFMUX CY)
			(conn CARRY4 O2 ==> COUTMUX XOR)
			(conn CARRY4 O2 ==> CFFMUX XOR)
			(conn CARRY4 CO1 ==> BOUTMUX CY)
			(conn CARRY4 CO1 ==> BFFMUX CY)
			(conn CARRY4 O1 ==> BOUTMUX XOR)
			(conn CARRY4 O1 ==> BFFMUX XOR)
			(conn CARRY4 CO0 ==> AOUTMUX CY)
			(conn CARRY4 CO0 ==> AFFMUX CY)
			(conn CARRY4 O0 ==> AOUTMUX XOR)
			(conn CARRY4 O0 ==> AFFMUX XOR)
			(conn CARRY4 CIN <== CIN CIN)
			(conn CARRY4 CYINIT <== PRECYINIT OUT)
			(conn CARRY4 S3 <== D6LUT O6)
			(conn CARRY4 DI3 <== DCY0 OUT)
			(conn CARRY4 S2 <== C6LUT O6)
			(conn CARRY4 DI2 <== CCY0 OUT)
			(conn CARRY4 S1 <== B6LUT O6)
			(conn CARRY4 DI1 <== BCY0 OUT)
			(conn CARRY4 S0 <== A6LUT O6)
			(conn CARRY4 DI0 <== ACY0 OUT)
		)
		(element DCY0 3
			(pin OUT output)
			(pin O5 input)
			(pin DX input)
			(cfg O5 DX)
			(conn DCY0 OUT ==> CARRY4 DI3)
			(conn DCY0 O5 <== D5LUT O5)
			(conn DCY0 DX <== DX DX)
		)
		(element CCY0 3
			(pin OUT output)
			(pin O5 input)
			(pin CX input)
			(cfg O5 CX)
			(conn CCY0 OUT ==> CARRY4 DI2)
			(conn CCY0 O5 <== C5LUT O5)
			(conn CCY0 CX <== CX CX)
		)
		(element BCY0 3
			(pin OUT output)
			(pin O5 input)
			(pin BX input)
			(cfg O5 BX)
			(conn BCY0 OUT ==> CARRY4 DI1)
			(conn BCY0 O5 <== B5LUT O5)
			(conn BCY0 BX <== BX BX)
		)
		(element ACY0 3
			(pin OUT output)
			(pin O5 input)
			(pin AX input)
			(cfg O5 AX)
			(conn ACY0 OUT ==> CARRY4 DI0)
			(conn ACY0 O5 <== A5LUT O5)
			(conn ACY0 AX <== AX AX)
		)
		(element SYNC_ATTR 0
			(cfg SYNC ASYNC)
		)
		(element SRUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn SRUSED OUT ==> DFF SR)
			(conn SRUSED OUT ==> CFF SR)
			(conn SRUSED OUT ==> BFF SR)
			(conn SRUSED OUT ==> AFF SR)
			(conn SRUSED 0 <== SR SR)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> SRUSED 0)
		)
		(element REVUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn REVUSED OUT ==> DFF REV)
			(conn REVUSED OUT ==> CFF REV)
			(conn REVUSED OUT ==> BFF REV)
			(conn REVUSED OUT ==> AFF REV)
			(conn REVUSED 0 <== DX DX)
		)
		(element PRECYINIT 4
			(pin OUT output)
			(pin AX input)
			(pin 1 input)
			(pin 0 input)
			(cfg AX 1 0)
			(conn PRECYINIT OUT ==> CARRY4 CYINIT)
			(conn PRECYINIT AX <== AX AX)
			(conn PRECYINIT 1 <== CYINITVCC 1)
			(conn PRECYINIT 0 <== CYINITGND 0)
		)
		(element F8MUX 4 # BEL
			(pin S0 input)
			(pin OUT output)
			(pin 0 input)
			(pin 1 input)
			(conn F8MUX OUT ==> BOUTMUX F8)
			(conn F8MUX OUT ==> BFFMUX F8)
			(conn F8MUX S0 <== BX BX)
			(conn F8MUX 0 <== F7BMUX OUT)
			(conn F8MUX 1 <== F7AMUX OUT)
		)
		(element F7BMUX 4 # BEL
			(pin S0 input)
			(pin OUT output)
			(pin 0 input)
			(pin 1 input)
			(conn F7BMUX OUT ==> F8MUX 0)
			(conn F7BMUX OUT ==> COUTMUX F7)
			(conn F7BMUX OUT ==> CFFMUX F7)
			(conn F7BMUX S0 <== CX CX)
			(conn F7BMUX 0 <== D6LUT O6)
			(conn F7BMUX 1 <== C6LUT O6)
		)
		(element F7AMUX 4 # BEL
			(pin S0 input)
			(pin OUT output)
			(pin 0 input)
			(pin 1 input)
			(conn F7AMUX OUT ==> F8MUX 1)
			(conn F7AMUX OUT ==> AOUTMUX F7)
			(conn F7AMUX OUT ==> AFFMUX F7)
			(conn F7AMUX S0 <== AX AX)
			(conn F7AMUX 0 <== B6LUT O6)
			(conn F7AMUX 1 <== A6LUT O6)
		)
		(element DX 1
			(pin DX output)
			(conn DX DX ==> DCY0 DX)
			(conn DX DX ==> REVUSED 0)
			(conn DX DX ==> DFFMUX DX)
		)
		(element DUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn DUSED OUT ==> D D)
			(conn DUSED 0 <== D6LUT O6)
		)
		(element DQ 1
			(pin DQ input)
			(conn DQ DQ <== DFF Q)
		)
		(element DOUTMUX 5
			(pin OUT output)
			(pin CY input)
			(pin XOR input)
			(pin O5 input)
			(pin O6 input)
			(cfg CY XOR O5 O6)
			(conn DOUTMUX OUT ==> DMUX DMUX)
			(conn DOUTMUX CY <== CARRY4 CO3)
			(conn DOUTMUX XOR <== CARRY4 O3)
			(conn DOUTMUX O5 <== D5LUT O5)
			(conn DOUTMUX O6 <== D6LUT O6)
		)
		(element DMUX 1
			(pin DMUX input)
			(conn DMUX DMUX <== DOUTMUX OUT)
		)
		(element DFFSR 0
			(cfg SRHIGH SRLOW)
		)
		(element DFFMUX 6
			(pin OUT output)
			(pin CY input)
			(pin XOR input)
			(pin DX input)
			(pin O5 input)
			(pin O6 input)
			(cfg CY XOR DX O5 O6)
			(conn DFFMUX OUT ==> DFF D)
			(conn DFFMUX CY <== CARRY4 CO3)
			(conn DFFMUX XOR <== CARRY4 O3)
			(conn DFFMUX DX <== DX DX)
			(conn DFFMUX O5 <== D5LUT O5)
			(conn DFFMUX O6 <== D6LUT O6)
		)
		(element DFFINIT 0
			(cfg INIT0 INIT1)
		)
		(element DFF 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn DFF Q ==> DQ DQ)
			(conn DFF CK <== CLKINV OUT)
			(conn DFF CE <== CEUSED OUT)
			(conn DFF D <== DFFMUX OUT)
			(conn DFF SR <== SRUSED OUT)
			(conn DFF REV <== REVUSED OUT)
		)
		(element D6LUT 7 # BEL
			(pin O6 output)
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(cfg <eqn>)
			(conn D6LUT O6 ==> CARRY4 S3)
			(conn D6LUT O6 ==> F7BMUX 0)
			(conn D6LUT O6 ==> DUSED 0)
			(conn D6LUT O6 ==> DOUTMUX O6)
			(conn D6LUT O6 ==> DFFMUX O6)
			(conn D6LUT A1 <== D1 D1)
			(conn D6LUT A2 <== D2 D2)
			(conn D6LUT A3 <== D3 D3)
			(conn D6LUT A4 <== D4 D4)
			(conn D6LUT A5 <== D5 D5)
			(conn D6LUT A6 <== D6 D6)
		)
		(element D6 1
			(pin D6 output)
			(conn D6 D6 ==> D6LUT A6)
		)
		(element D5LUT 6 # BEL
			(pin O5 output)
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(cfg <eqn>)
			(conn D5LUT O5 ==> DCY0 O5)
			(conn D5LUT O5 ==> DOUTMUX O5)
			(conn D5LUT O5 ==> DFFMUX O5)
			(conn D5LUT A1 <== D1 D1)
			(conn D5LUT A2 <== D2 D2)
			(conn D5LUT A3 <== D3 D3)
			(conn D5LUT A4 <== D4 D4)
			(conn D5LUT A5 <== D5 D5)
		)
		(element D5 1
			(pin D5 output)
			(conn D5 D5 ==> D6LUT A5)
			(conn D5 D5 ==> D5LUT A5)
		)
		(element D4 1
			(pin D4 output)
			(conn D4 D4 ==> D6LUT A4)
			(conn D4 D4 ==> D5LUT A4)
		)
		(element D3 1
			(pin D3 output)
			(conn D3 D3 ==> D6LUT A3)
			(conn D3 D3 ==> D5LUT A3)
		)
		(element D2 1
			(pin D2 output)
			(conn D2 D2 ==> D6LUT A2)
			(conn D2 D2 ==> D5LUT A2)
		)
		(element D1 1
			(pin D1 output)
			(conn D1 D1 ==> D6LUT A1)
			(conn D1 D1 ==> D5LUT A1)
		)
		(element D 1
			(pin D input)
			(conn D D <== DUSED OUT)
		)
		(element CYINITVCC 1 # BEL
			(pin 1 output)
			(conn CYINITVCC 1 ==> PRECYINIT 1)
		)
		(element CYINITGND 1 # BEL
			(pin 0 output)
			(conn CYINITGND 0 ==> PRECYINIT 0)
		)
		(element CX 1
			(pin CX output)
			(conn CX CX ==> CCY0 CX)
			(conn CX CX ==> F7BMUX S0)
			(conn CX CX ==> CFFMUX CX)
		)
		(element CUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn CUSED OUT ==> C C)
			(conn CUSED 0 <== C6LUT O6)
		)
		(element CQ 1
			(pin CQ input)
			(conn CQ CQ <== CFF Q)
		)
		(element COUTUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn COUTUSED OUT ==> COUT COUT)
			(conn COUTUSED 0 <== CARRY4 CO3)
		)
		(element COUTMUX 6
			(pin OUT output)
			(pin F7 input)
			(pin CY input)
			(pin XOR input)
			(pin O5 input)
			(pin O6 input)
			(cfg F7 CY XOR O5 O6)
			(conn COUTMUX OUT ==> CMUX CMUX)
			(conn COUTMUX F7 <== F7BMUX OUT)
			(conn COUTMUX CY <== CARRY4 CO2)
			(conn COUTMUX XOR <== CARRY4 O2)
			(conn COUTMUX O5 <== C5LUT O5)
			(conn COUTMUX O6 <== C6LUT O6)
		)
		(element COUT 1
			(pin COUT input)
			(conn COUT COUT <== COUTUSED OUT)
		)
		(element CMUX 1
			(pin CMUX input)
			(conn CMUX CMUX <== COUTMUX OUT)
		)
		(element CLKINV 3
			(pin OUT output)
			(pin CLK input)
			(pin CLK_B input)
			(cfg CLK CLK_B)
			(conn CLKINV OUT ==> DFF CK)
			(conn CLKINV OUT ==> CFF CK)
			(conn CLKINV OUT ==> BFF CK)
			(conn CLKINV OUT ==> AFF CK)
			(conn CLKINV CLK <== CLK CLK)
			(conn CLKINV CLK_B <== CLK CLK)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK)
			(conn CLK CLK ==> CLKINV CLK_B)
		)
		(element CIN 1
			(pin CIN output)
			(conn CIN CIN ==> CARRY4 CIN)
		)
		(element CFFSR 0
			(cfg SRHIGH SRLOW)
		)
		(element CFFMUX 7
			(pin OUT output)
			(pin F7 input)
			(pin CY input)
			(pin XOR input)
			(pin CX input)
			(pin O5 input)
			(pin O6 input)
			(cfg F7 CY XOR CX O5 O6)
			(conn CFFMUX OUT ==> CFF D)
			(conn CFFMUX F7 <== F7BMUX OUT)
			(conn CFFMUX CY <== CARRY4 CO2)
			(conn CFFMUX XOR <== CARRY4 O2)
			(conn CFFMUX CX <== CX CX)
			(conn CFFMUX O5 <== C5LUT O5)
			(conn CFFMUX O6 <== C6LUT O6)
		)
		(element CFFINIT 0
			(cfg INIT0 INIT1)
		)
		(element CFF 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn CFF Q ==> CQ CQ)
			(conn CFF CK <== CLKINV OUT)
			(conn CFF CE <== CEUSED OUT)
			(conn CFF D <== CFFMUX OUT)
			(conn CFF SR <== SRUSED OUT)
			(conn CFF REV <== REVUSED OUT)
		)
		(element CEUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn CEUSED OUT ==> DFF CE)
			(conn CEUSED OUT ==> CFF CE)
			(conn CEUSED OUT ==> BFF CE)
			(conn CEUSED OUT ==> AFF CE)
			(conn CEUSED 0 <== CE CE)
		)
		(element CE 1
			(pin CE output)
			(conn CE CE ==> CEUSED 0)
		)
		(element C6LUT 7 # BEL
			(pin O6 output)
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(cfg <eqn>)
			(conn C6LUT O6 ==> CARRY4 S2)
			(conn C6LUT O6 ==> F7BMUX 1)
			(conn C6LUT O6 ==> CUSED 0)
			(conn C6LUT O6 ==> COUTMUX O6)
			(conn C6LUT O6 ==> CFFMUX O6)
			(conn C6LUT A1 <== C1 C1)
			(conn C6LUT A2 <== C2 C2)
			(conn C6LUT A3 <== C3 C3)
			(conn C6LUT A4 <== C4 C4)
			(conn C6LUT A5 <== C5 C5)
			(conn C6LUT A6 <== C6 C6)
		)
		(element C6 1
			(pin C6 output)
			(conn C6 C6 ==> C6LUT A6)
		)
		(element C5LUT 6 # BEL
			(pin O5 output)
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(cfg <eqn>)
			(conn C5LUT O5 ==> CCY0 O5)
			(conn C5LUT O5 ==> COUTMUX O5)
			(conn C5LUT O5 ==> CFFMUX O5)
			(conn C5LUT A1 <== C1 C1)
			(conn C5LUT A2 <== C2 C2)
			(conn C5LUT A3 <== C3 C3)
			(conn C5LUT A4 <== C4 C4)
			(conn C5LUT A5 <== C5 C5)
		)
		(element C5 1
			(pin C5 output)
			(conn C5 C5 ==> C6LUT A5)
			(conn C5 C5 ==> C5LUT A5)
		)
		(element C4 1
			(pin C4 output)
			(conn C4 C4 ==> C6LUT A4)
			(conn C4 C4 ==> C5LUT A4)
		)
		(element C3 1
			(pin C3 output)
			(conn C3 C3 ==> C6LUT A3)
			(conn C3 C3 ==> C5LUT A3)
		)
		(element C2 1
			(pin C2 output)
			(conn C2 C2 ==> C6LUT A2)
			(conn C2 C2 ==> C5LUT A2)
		)
		(element C1 1
			(pin C1 output)
			(conn C1 C1 ==> C6LUT A1)
			(conn C1 C1 ==> C5LUT A1)
		)
		(element C 1
			(pin C input)
			(conn C C <== CUSED OUT)
		)
		(element BX 1
			(pin BX output)
			(conn BX BX ==> BCY0 BX)
			(conn BX BX ==> F8MUX S0)
			(conn BX BX ==> BFFMUX BX)
		)
		(element BUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn BUSED OUT ==> B B)
			(conn BUSED 0 <== B6LUT O6)
		)
		(element BQ 1
			(pin BQ input)
			(conn BQ BQ <== BFF Q)
		)
		(element BOUTMUX 6
			(pin OUT output)
			(pin F8 input)
			(pin CY input)
			(pin XOR input)
			(pin O5 input)
			(pin O6 input)
			(cfg F8 CY XOR O5 O6)
			(conn BOUTMUX OUT ==> BMUX BMUX)
			(conn BOUTMUX F8 <== F8MUX OUT)
			(conn BOUTMUX CY <== CARRY4 CO1)
			(conn BOUTMUX XOR <== CARRY4 O1)
			(conn BOUTMUX O5 <== B5LUT O5)
			(conn BOUTMUX O6 <== B6LUT O6)
		)
		(element BMUX 1
			(pin BMUX input)
			(conn BMUX BMUX <== BOUTMUX OUT)
		)
		(element BFFSR 0
			(cfg SRHIGH SRLOW)
		)
		(element BFFMUX 7
			(pin OUT output)
			(pin F8 input)
			(pin CY input)
			(pin XOR input)
			(pin BX input)
			(pin O5 input)
			(pin O6 input)
			(cfg F8 CY XOR BX O5 O6)
			(conn BFFMUX OUT ==> BFF D)
			(conn BFFMUX F8 <== F8MUX OUT)
			(conn BFFMUX CY <== CARRY4 CO1)
			(conn BFFMUX XOR <== CARRY4 O1)
			(conn BFFMUX BX <== BX BX)
			(conn BFFMUX O5 <== B5LUT O5)
			(conn BFFMUX O6 <== B6LUT O6)
		)
		(element BFFINIT 0
			(cfg INIT0 INIT1)
		)
		(element BFF 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #FF #LATCH)
			(conn BFF Q ==> BQ BQ)
			(conn BFF CK <== CLKINV OUT)
			(conn BFF CE <== CEUSED OUT)
			(conn BFF D <== BFFMUX OUT)
			(conn BFF SR <== SRUSED OUT)
			(conn BFF REV <== REVUSED OUT)
		)
		(element B6LUT 7 # BEL
			(pin O6 output)
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(cfg <eqn>)
			(conn B6LUT O6 ==> CARRY4 S1)
			(conn B6LUT O6 ==> F7AMUX 0)
			(conn B6LUT O6 ==> BUSED 0)
			(conn B6LUT O6 ==> BOUTMUX O6)
			(conn B6LUT O6 ==> BFFMUX O6)
			(conn B6LUT A1 <== B1 B1)
			(conn B6LUT A2 <== B2 B2)
			(conn B6LUT A3 <== B3 B3)
			(conn B6LUT A4 <== B4 B4)
			(conn B6LUT A5 <== B5 B5)
			(conn B6LUT A6 <== B6 B6)
		)
		(element B6 1
			(pin B6 output)
			(conn B6 B6 ==> B6LUT A6)
		)
		(element B5LUT 6 # BEL
			(pin O5 output)
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(cfg <eqn>)
			(conn B5LUT O5 ==> BCY0 O5)
			(conn B5LUT O5 ==> BOUTMUX O5)
			(conn B5LUT O5 ==> BFFMUX O5)
			(conn B5LUT A1 <== B1 B1)
			(conn B5LUT A2 <== B2 B2)
			(conn B5LUT A3 <== B3 B3)
			(conn B5LUT A4 <== B4 B4)
			(conn B5LUT A5 <== B5 B5)
		)
		(element B5 1
			(pin B5 output)
			(conn B5 B5 ==> B6LUT A5)
			(conn B5 B5 ==> B5LUT A5)
		)
		(element B4 1
			(pin B4 output)
			(conn B4 B4 ==> B6LUT A4)
			(conn B4 B4 ==> B5LUT A4)
		)
		(element B3 1
			(pin B3 output)
			(conn B3 B3 ==> B6LUT A3)
			(conn B3 B3 ==> B5LUT A3)
		)
		(element B2 1
			(pin B2 output)
			(conn B2 B2 ==> B6LUT A2)
			(conn B2 B2 ==> B5LUT A2)
		)
		(element B1 1
			(pin B1 output)
			(conn B1 B1 ==> B6LUT A1)
			(conn B1 B1 ==> B5LUT A1)
		)
		(element B 1
			(pin B input)
			(conn B B <== BUSED OUT)
		)
		(element AX 1
			(pin AX output)
			(conn AX AX ==> ACY0 AX)
			(conn AX AX ==> PRECYINIT AX)
			(conn AX AX ==> F7AMUX S0)
			(conn AX AX ==> AFFMUX AX)
		)
		(element AUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn AUSED OUT ==> A A)
			(conn AUSED 0 <== A6LUT O6)
		)
		(element AQ 1
			(pin AQ input)
			(conn AQ AQ <== AFF Q)
		)
		(element AOUTMUX 6
			(pin OUT output)
			(pin F7 input)
			(pin CY input)
			(pin XOR input)
			(pin O5 input)
			(pin O6 input)
			(cfg F7 CY XOR O5 O6)
			(conn AOUTMUX OUT ==> AMUX AMUX)
			(conn AOUTMUX F7 <== F7AMUX OUT)
			(conn AOUTMUX CY <== CARRY4 CO0)
			(conn AOUTMUX XOR <== CARRY4 O0)
			(conn AOUTMUX O5 <== A5LUT O5)
			(conn AOUTMUX O6 <== A6LUT O6)
		)
		(element AMUX 1
			(pin AMUX input)
			(conn AMUX AMUX <== AOUTMUX OUT)
		)
		(element AFFSR 0
			(cfg SRHIGH SRLOW)
		)
		(element AFFMUX 7
			(pin OUT output)
			(pin F7 input)
			(pin CY input)
			(pin XOR input)
			(pin AX input)
			(pin O5 input)
			(pin O6 input)
			(cfg F7 CY XOR AX O5 O6)
			(conn AFFMUX OUT ==> AFF D)
			(conn AFFMUX F7 <== F7AMUX OUT)
			(conn AFFMUX CY <== CARRY4 CO0)
			(conn AFFMUX XOR <== CARRY4 O0)
			(conn AFFMUX AX <== AX AX)
			(conn AFFMUX O5 <== A5LUT O5)
			(conn AFFMUX O6 <== A6LUT O6)
		)
		(element AFFINIT 0
			(cfg INIT0 INIT1)
		)
		(element AFF 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #LATCH #FF)
			(conn AFF Q ==> AQ AQ)
			(conn AFF CK <== CLKINV OUT)
			(conn AFF CE <== CEUSED OUT)
			(conn AFF D <== AFFMUX OUT)
			(conn AFF SR <== SRUSED OUT)
			(conn AFF REV <== REVUSED OUT)
		)
		(element A6LUT 7 # BEL
			(pin O6 output)
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(cfg <eqn>)
			(conn A6LUT O6 ==> CARRY4 S0)
			(conn A6LUT O6 ==> F7AMUX 1)
			(conn A6LUT O6 ==> AUSED 0)
			(conn A6LUT O6 ==> AOUTMUX O6)
			(conn A6LUT O6 ==> AFFMUX O6)
			(conn A6LUT A1 <== A1 A1)
			(conn A6LUT A2 <== A2 A2)
			(conn A6LUT A3 <== A3 A3)
			(conn A6LUT A4 <== A4 A4)
			(conn A6LUT A5 <== A5 A5)
			(conn A6LUT A6 <== A6 A6)
		)
		(element A6 1
			(pin A6 output)
			(conn A6 A6 ==> A6LUT A6)
		)
		(element A5LUT 6 # BEL
			(pin O5 output)
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(cfg <eqn>)
			(conn A5LUT O5 ==> ACY0 O5)
			(conn A5LUT O5 ==> AOUTMUX O5)
			(conn A5LUT O5 ==> AFFMUX O5)
			(conn A5LUT A1 <== A1 A1)
			(conn A5LUT A2 <== A2 A2)
			(conn A5LUT A3 <== A3 A3)
			(conn A5LUT A4 <== A4 A4)
			(conn A5LUT A5 <== A5 A5)
		)
		(element A5 1
			(pin A5 output)
			(conn A5 A5 ==> A6LUT A5)
			(conn A5 A5 ==> A5LUT A5)
		)
		(element A4 1
			(pin A4 output)
			(conn A4 A4 ==> A6LUT A4)
			(conn A4 A4 ==> A5LUT A4)
		)
		(element A3 1
			(pin A3 output)
			(conn A3 A3 ==> A6LUT A3)
			(conn A3 A3 ==> A5LUT A3)
		)
		(element A2 1
			(pin A2 output)
			(conn A2 A2 ==> A6LUT A2)
			(conn A2 A2 ==> A5LUT A2)
		)
		(element A1 1
			(pin A1 output)
			(conn A1 A1 ==> A6LUT A1)
			(conn A1 A1 ==> A5LUT A1)
		)
		(element A 1
			(pin A input)
			(conn A A <== AUSED OUT)
		)
	)
	(primitive_def SLICEM 50 113
		(pin A1 A1 input)
		(pin A2 A2 input)
		(pin A3 A3 input)
		(pin A4 A4 input)
		(pin A5 A5 input)
		(pin A6 A6 input)
		(pin AX AX input)
		(pin B1 B1 input)
		(pin B2 B2 input)
		(pin B3 B3 input)
		(pin B4 B4 input)
		(pin B5 B5 input)
		(pin B6 B6 input)
		(pin BX BX input)
		(pin C1 C1 input)
		(pin C2 C2 input)
		(pin C3 C3 input)
		(pin C4 C4 input)
		(pin C5 C5 input)
		(pin C6 C6 input)
		(pin CX CX input)
		(pin D1 D1 input)
		(pin D2 D2 input)
		(pin D3 D3 input)
		(pin D4 D4 input)
		(pin D5 D5 input)
		(pin D6 D6 input)
		(pin DX DX input)
		(pin CLK CLK input)
		(pin CE CE input)
		(pin SR SR input)
		(pin CIN CIN input)
		(pin COUT COUT output)
		(pin A A output)
		(pin AMUX AMUX output)
		(pin AQ AQ output)
		(pin B B output)
		(pin BMUX BMUX output)
		(pin BQ BQ output)
		(pin C C output)
		(pin CMUX CMUX output)
		(pin CQ CQ output)
		(pin D D output)
		(pin DMUX DMUX output)
		(pin DQ DQ output)
		(pin WE WE input)
		(pin AI AI input)
		(pin BI BI input)
		(pin CI CI input)
		(pin DI DI input)
		(element WEMUX 3
			(pin OUT output)
			(pin CE input)
			(pin WE input)
			(cfg CE WE)
			(conn WEMUX OUT ==> D6LUT WE)
			(conn WEMUX OUT ==> D5LUT WE)
			(conn WEMUX OUT ==> C6LUT WE)
			(conn WEMUX OUT ==> C5LUT WE)
			(conn WEMUX OUT ==> B6LUT WE)
			(conn WEMUX OUT ==> B5LUT WE)
			(conn WEMUX OUT ==> A6LUT WE)
			(conn WEMUX OUT ==> A5LUT WE)
			(conn WEMUX CE <== CE CE)
			(conn WEMUX WE <== WE WE)
		)
		(element WE 1
			(pin WE output)
			(conn WE WE ==> WEMUX WE)
		)
		(element WA8USED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn WA8USED OUT ==> D6LUT WA8)
			(conn WA8USED OUT ==> C6LUT WA8)
			(conn WA8USED OUT ==> B6LUT WA8)
			(conn WA8USED OUT ==> A6LUT WA8)
			(conn WA8USED 0 <== BX BX)
		)
		(element WA7USED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn WA7USED OUT ==> D6LUT WA7)
			(conn WA7USED OUT ==> C6LUT WA7)
			(conn WA7USED OUT ==> B6LUT WA7)
			(conn WA7USED OUT ==> A6LUT WA7)
			(conn WA7USED 0 <== CX CX)
		)
		(element SYNC_ATTR 0
			(cfg SYNC ASYNC)
		)
		(element SRUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn SRUSED OUT ==> DFF SR)
			(conn SRUSED OUT ==> CFF SR)
			(conn SRUSED OUT ==> BFF SR)
			(conn SRUSED OUT ==> AFF SR)
			(conn SRUSED 0 <== SR SR)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> SRUSED 0)
		)
		(element REVUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn REVUSED OUT ==> DFF REV)
			(conn REVUSED OUT ==> CFF REV)
			(conn REVUSED OUT ==> BFF REV)
			(conn REVUSED OUT ==> AFF REV)
			(conn REVUSED 0 <== DX DX)
		)
		(element PRECYINIT 4
			(pin OUT output)
			(pin AX input)
			(pin 1 input)
			(pin 0 input)
			(cfg AX 1 0)
			(conn PRECYINIT OUT ==> CARRY4 CYINIT)
			(conn PRECYINIT AX <== AX AX)
			(conn PRECYINIT 1 <== CYINITVCC 1)
			(conn PRECYINIT 0 <== CYINITGND 0)
		)
		(element F8MUX 4 # BEL
			(pin S0 input)
			(pin OUT output)
			(pin 0 input)
			(pin 1 input)
			(conn F8MUX OUT ==> BOUTMUX F8)
			(conn F8MUX OUT ==> BFFMUX F8)
			(conn F8MUX S0 <== BX BX)
			(conn F8MUX 0 <== F7BMUX OUT)
			(conn F8MUX 1 <== F7AMUX OUT)
		)
		(element F7BMUX 4 # BEL
			(pin S0 input)
			(pin OUT output)
			(pin 0 input)
			(pin 1 input)
			(conn F7BMUX OUT ==> F8MUX 0)
			(conn F7BMUX OUT ==> COUTMUX F7)
			(conn F7BMUX OUT ==> CFFMUX F7)
			(conn F7BMUX S0 <== CX CX)
			(conn F7BMUX 0 <== D6LUT O6)
			(conn F7BMUX 1 <== C6LUT O6)
		)
		(element F7AMUX 4 # BEL
			(pin S0 input)
			(pin OUT output)
			(pin 0 input)
			(pin 1 input)
			(conn F7AMUX OUT ==> F8MUX 1)
			(conn F7AMUX OUT ==> AOUTMUX F7)
			(conn F7AMUX OUT ==> AFFMUX F7)
			(conn F7AMUX S0 <== AX AX)
			(conn F7AMUX 0 <== B6LUT O6)
			(conn F7AMUX 1 <== A6LUT O6)
		)
		(element DX 1
			(pin DX output)
			(conn DX DX ==> REVUSED 0)
			(conn DX DX ==> DFFMUX DX)
			(conn DX DX ==> DCY0 DX)
			(conn DX DX ==> D6LUT DI1)
			(conn DX DX ==> D5LUT DI1)
			(conn DX DX ==> CDI1MUX DX)
			(conn DX DX ==> BDI1MUX DX)
		)
		(element DUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn DUSED OUT ==> D D)
			(conn DUSED 0 <== D6LUT O6)
		)
		(element DQ 1
			(pin DQ input)
			(conn DQ DQ <== DFF Q)
		)
		(element DOUTMUX 6
			(pin OUT output)
			(pin MC31 input)
			(pin CY input)
			(pin XOR input)
			(pin O5 input)
			(pin O6 input)
			(cfg MC31 CY XOR O5 O6)
			(conn DOUTMUX OUT ==> DMUX DMUX)
			(conn DOUTMUX MC31 <== A6LUT MC31)
			(conn DOUTMUX CY <== CARRY4 CO3)
			(conn DOUTMUX XOR <== CARRY4 O3)
			(conn DOUTMUX O5 <== D5LUT O5)
			(conn DOUTMUX O6 <== D6LUT O6)
		)
		(element DMUX 1
			(pin DMUX input)
			(conn DMUX DMUX <== DOUTMUX OUT)
		)
		(element DI 1
			(pin DI output)
			(conn DI DI ==> D6LUT DI2)
		)
		(element DFFSR 0
			(cfg SRHIGH SRLOW)
		)
		(element DFFMUX 7
			(pin OUT output)
			(pin MC31 input)
			(pin CY input)
			(pin XOR input)
			(pin DX input)
			(pin O5 input)
			(pin O6 input)
			(cfg MC31 CY XOR DX O5 O6)
			(conn DFFMUX OUT ==> DFF D)
			(conn DFFMUX MC31 <== A6LUT MC31)
			(conn DFFMUX CY <== CARRY4 CO3)
			(conn DFFMUX XOR <== CARRY4 O3)
			(conn DFFMUX DX <== DX DX)
			(conn DFFMUX O5 <== D5LUT O5)
			(conn DFFMUX O6 <== D6LUT O6)
		)
		(element DFFINIT 0
			(cfg INIT0 INIT1)
		)
		(element DFF 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #LATCH #FF)
			(conn DFF Q ==> DQ DQ)
			(conn DFF CK <== CLKINV OUT)
			(conn DFF CE <== CEUSED OUT)
			(conn DFF D <== DFFMUX OUT)
			(conn DFF SR <== SRUSED OUT)
			(conn DFF REV <== REVUSED OUT)
		)
		(element DCY0 3
			(pin OUT output)
			(pin O5 input)
			(pin DX input)
			(cfg O5 DX)
			(conn DCY0 OUT ==> CARRY4 DI3)
			(conn DCY0 O5 <== D5LUT O5)
			(conn DCY0 DX <== DX DX)
		)
		(element D6RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SPRAM64 DPRAM64 SRL16)
		)
		(element D6LUT 20 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin WA1 input)
			(pin WA2 input)
			(pin WA3 input)
			(pin WA4 input)
			(pin WA5 input)
			(pin WA6 input)
			(pin WE input)
			(pin CLK input)
			(pin DI1 input)
			(pin DI2 input)
			(pin O6 output)
			(pin MC31 output)
			(pin WA7 input)
			(pin WA8 input)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn D6LUT O6 ==> F7BMUX 0)
			(conn D6LUT O6 ==> DUSED 0)
			(conn D6LUT O6 ==> DOUTMUX O6)
			(conn D6LUT O6 ==> DFFMUX O6)
			(conn D6LUT O6 ==> CARRY4 S3)
			(conn D6LUT MC31 ==> CDI1MUX DMC31)
			(conn D6LUT A1 <== D1 D1)
			(conn D6LUT A2 <== D2 D2)
			(conn D6LUT A3 <== D3 D3)
			(conn D6LUT A4 <== D4 D4)
			(conn D6LUT A5 <== D5 D5)
			(conn D6LUT A6 <== D6 D6)
			(conn D6LUT WA1 <== D1 D1)
			(conn D6LUT WA2 <== D2 D2)
			(conn D6LUT WA3 <== D3 D3)
			(conn D6LUT WA4 <== D4 D4)
			(conn D6LUT WA5 <== D5 D5)
			(conn D6LUT WA6 <== D6 D6)
			(conn D6LUT WE <== WEMUX OUT)
			(conn D6LUT CLK <== CLKINV OUT)
			(conn D6LUT DI1 <== DX DX)
			(conn D6LUT DI2 <== DI DI)
			(conn D6LUT WA7 <== WA7USED OUT)
			(conn D6LUT WA8 <== WA8USED OUT)
		)
		(element D6 1
			(pin D6 output)
			(conn D6 D6 ==> D6LUT A6)
			(conn D6 D6 ==> D6LUT WA6)
			(conn D6 D6 ==> C6LUT WA6)
			(conn D6 D6 ==> B6LUT WA6)
			(conn D6 D6 ==> A6LUT WA6)
		)
		(element D5RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SPRAM64 DPRAM64 SRL16)
		)
		(element D5LUT 14 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin WA1 input)
			(pin WA2 input)
			(pin WA3 input)
			(pin WA4 input)
			(pin WA5 input)
			(pin WE input)
			(pin CLK input)
			(pin DI1 input)
			(pin O5 output)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn D5LUT O5 ==> DOUTMUX O5)
			(conn D5LUT O5 ==> DFFMUX O5)
			(conn D5LUT O5 ==> DCY0 O5)
			(conn D5LUT A1 <== D1 D1)
			(conn D5LUT A2 <== D2 D2)
			(conn D5LUT A3 <== D3 D3)
			(conn D5LUT A4 <== D4 D4)
			(conn D5LUT A5 <== D5 D5)
			(conn D5LUT WA1 <== D1 D1)
			(conn D5LUT WA2 <== D2 D2)
			(conn D5LUT WA3 <== D3 D3)
			(conn D5LUT WA4 <== D4 D4)
			(conn D5LUT WA5 <== D5 D5)
			(conn D5LUT WE <== WEMUX OUT)
			(conn D5LUT CLK <== CLKINV OUT)
			(conn D5LUT DI1 <== DX DX)
		)
		(element D5 1
			(pin D5 output)
			(conn D5 D5 ==> D6LUT A5)
			(conn D5 D5 ==> D6LUT WA5)
			(conn D5 D5 ==> D5LUT A5)
			(conn D5 D5 ==> D5LUT WA5)
			(conn D5 D5 ==> C6LUT WA5)
			(conn D5 D5 ==> C5LUT WA5)
			(conn D5 D5 ==> B6LUT WA5)
			(conn D5 D5 ==> B5LUT WA5)
			(conn D5 D5 ==> A6LUT WA5)
			(conn D5 D5 ==> A5LUT WA5)
		)
		(element D4 1
			(pin D4 output)
			(conn D4 D4 ==> D6LUT A4)
			(conn D4 D4 ==> D6LUT WA4)
			(conn D4 D4 ==> D5LUT A4)
			(conn D4 D4 ==> D5LUT WA4)
			(conn D4 D4 ==> C6LUT WA4)
			(conn D4 D4 ==> C5LUT WA4)
			(conn D4 D4 ==> B6LUT WA4)
			(conn D4 D4 ==> B5LUT WA4)
			(conn D4 D4 ==> A6LUT WA4)
			(conn D4 D4 ==> A5LUT WA4)
		)
		(element D3 1
			(pin D3 output)
			(conn D3 D3 ==> D6LUT A3)
			(conn D3 D3 ==> D6LUT WA3)
			(conn D3 D3 ==> D5LUT A3)
			(conn D3 D3 ==> D5LUT WA3)
			(conn D3 D3 ==> C6LUT WA3)
			(conn D3 D3 ==> C5LUT WA3)
			(conn D3 D3 ==> B6LUT WA3)
			(conn D3 D3 ==> B5LUT WA3)
			(conn D3 D3 ==> A6LUT WA3)
			(conn D3 D3 ==> A5LUT WA3)
		)
		(element D2 1
			(pin D2 output)
			(conn D2 D2 ==> D6LUT A2)
			(conn D2 D2 ==> D6LUT WA2)
			(conn D2 D2 ==> D5LUT A2)
			(conn D2 D2 ==> D5LUT WA2)
			(conn D2 D2 ==> C6LUT WA2)
			(conn D2 D2 ==> C5LUT WA2)
			(conn D2 D2 ==> B6LUT WA2)
			(conn D2 D2 ==> B5LUT WA2)
			(conn D2 D2 ==> A6LUT WA2)
			(conn D2 D2 ==> A5LUT WA2)
		)
		(element D1 1
			(pin D1 output)
			(conn D1 D1 ==> D6LUT A1)
			(conn D1 D1 ==> D6LUT WA1)
			(conn D1 D1 ==> D5LUT A1)
			(conn D1 D1 ==> D5LUT WA1)
			(conn D1 D1 ==> C6LUT WA1)
			(conn D1 D1 ==> C5LUT WA1)
			(conn D1 D1 ==> B6LUT WA1)
			(conn D1 D1 ==> B5LUT WA1)
			(conn D1 D1 ==> A6LUT WA1)
			(conn D1 D1 ==> A5LUT WA1)
		)
		(element D 1
			(pin D input)
			(conn D D <== DUSED OUT)
		)
		(element CYINITVCC 1 # BEL
			(pin 1 output)
			(conn CYINITVCC 1 ==> PRECYINIT 1)
		)
		(element CYINITGND 1 # BEL
			(pin 0 output)
			(conn CYINITGND 0 ==> PRECYINIT 0)
		)
		(element CX 1
			(pin CX output)
			(conn CX CX ==> WA7USED 0)
			(conn CX CX ==> F7BMUX S0)
			(conn CX CX ==> CFFMUX CX)
			(conn CX CX ==> CDI1MUX CX)
			(conn CX CX ==> CCY0 CX)
		)
		(element CUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn CUSED OUT ==> C C)
			(conn CUSED 0 <== C6LUT O6)
		)
		(element CQ 1
			(pin CQ input)
			(conn CQ CQ <== CFF Q)
		)
		(element COUTUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn COUTUSED OUT ==> COUT COUT)
			(conn COUTUSED 0 <== CARRY4 CO3)
		)
		(element COUTMUX 6
			(pin O6 input)
			(pin O5 input)
			(pin XOR input)
			(pin CY input)
			(pin F7 input)
			(pin OUT output)
			(cfg O6 O5 XOR CY F7)
			(conn COUTMUX OUT ==> CMUX CMUX)
			(conn COUTMUX O6 <== C6LUT O6)
			(conn COUTMUX O5 <== C5LUT O5)
			(conn COUTMUX XOR <== CARRY4 O2)
			(conn COUTMUX CY <== CARRY4 CO2)
			(conn COUTMUX F7 <== F7BMUX OUT)
		)
		(element COUT 1
			(pin COUT input)
			(conn COUT COUT <== COUTUSED OUT)
		)
		(element CMUX 1
			(pin CMUX input)
			(conn CMUX CMUX <== COUTMUX OUT)
		)
		(element CLKINV 3
			(pin OUT output)
			(pin CLK input)
			(pin CLK_B input)
			(cfg CLK CLK_B)
			(conn CLKINV OUT ==> DFF CK)
			(conn CLKINV OUT ==> D6LUT CLK)
			(conn CLKINV OUT ==> D5LUT CLK)
			(conn CLKINV OUT ==> CFF CK)
			(conn CLKINV OUT ==> C6LUT CLK)
			(conn CLKINV OUT ==> C5LUT CLK)
			(conn CLKINV OUT ==> BFF CK)
			(conn CLKINV OUT ==> B6LUT CLK)
			(conn CLKINV OUT ==> B5LUT CLK)
			(conn CLKINV OUT ==> AFF CK)
			(conn CLKINV OUT ==> A6LUT CLK)
			(conn CLKINV OUT ==> A5LUT CLK)
			(conn CLKINV CLK <== CLK CLK)
			(conn CLKINV CLK_B <== CLK CLK)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK)
			(conn CLK CLK ==> CLKINV CLK_B)
		)
		(element CIN 1
			(pin CIN output)
			(conn CIN CIN ==> CARRY4 CIN)
		)
		(element CI 1
			(pin CI output)
			(conn CI CI ==> C6LUT DI2)
		)
		(element CFFSR 0
			(cfg SRHIGH SRLOW)
		)
		(element CFFMUX 7
			(pin OUT output)
			(pin F7 input)
			(pin CY input)
			(pin XOR input)
			(pin CX input)
			(pin O5 input)
			(pin O6 input)
			(cfg F7 CY XOR CX O5 O6)
			(conn CFFMUX OUT ==> CFF D)
			(conn CFFMUX F7 <== F7BMUX OUT)
			(conn CFFMUX CY <== CARRY4 CO2)
			(conn CFFMUX XOR <== CARRY4 O2)
			(conn CFFMUX CX <== CX CX)
			(conn CFFMUX O5 <== C5LUT O5)
			(conn CFFMUX O6 <== C6LUT O6)
		)
		(element CFFINIT 0
			(cfg INIT0 INIT1)
		)
		(element CFF 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #LATCH #FF)
			(conn CFF Q ==> CQ CQ)
			(conn CFF CK <== CLKINV OUT)
			(conn CFF CE <== CEUSED OUT)
			(conn CFF D <== CFFMUX OUT)
			(conn CFF SR <== SRUSED OUT)
			(conn CFF REV <== REVUSED OUT)
		)
		(element CEUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn CEUSED OUT ==> DFF CE)
			(conn CEUSED OUT ==> CFF CE)
			(conn CEUSED OUT ==> BFF CE)
			(conn CEUSED OUT ==> AFF CE)
			(conn CEUSED 0 <== CE CE)
		)
		(element CE 1
			(pin CE output)
			(conn CE CE ==> WEMUX CE)
			(conn CE CE ==> CEUSED 0)
		)
		(element CDI1MUX 4
			(pin OUT output)
			(pin DMC31 input)
			(pin DX input)
			(pin CX input)
			(cfg DMC31 DX CX)
			(conn CDI1MUX OUT ==> C6LUT DI1)
			(conn CDI1MUX OUT ==> C5LUT DI1)
			(conn CDI1MUX DMC31 <== D6LUT MC31)
			(conn CDI1MUX DX <== DX DX)
			(conn CDI1MUX CX <== CX CX)
		)
		(element CCY0 3
			(pin OUT output)
			(pin O5 input)
			(pin CX input)
			(cfg O5 CX)
			(conn CCY0 OUT ==> CARRY4 DI2)
			(conn CCY0 O5 <== C5LUT O5)
			(conn CCY0 CX <== CX CX)
		)
		(element CARRY4 18 # BEL
			(pin CIN input)
			(pin CYINIT input)
			(pin CO3 output)
			(pin O3 output)
			(pin CO2 output)
			(pin O2 output)
			(pin CO1 output)
			(pin O1 output)
			(pin CO0 output)
			(pin O0 output)
			(pin S3 input)
			(pin DI3 input)
			(pin S2 input)
			(pin DI2 input)
			(pin S1 input)
			(pin DI1 input)
			(pin S0 input)
			(pin DI0 input)
			(conn CARRY4 CO3 ==> DOUTMUX CY)
			(conn CARRY4 CO3 ==> DFFMUX CY)
			(conn CARRY4 CO3 ==> COUTUSED 0)
			(conn CARRY4 O3 ==> DOUTMUX XOR)
			(conn CARRY4 O3 ==> DFFMUX XOR)
			(conn CARRY4 CO2 ==> COUTMUX CY)
			(conn CARRY4 CO2 ==> CFFMUX CY)
			(conn CARRY4 O2 ==> COUTMUX XOR)
			(conn CARRY4 O2 ==> CFFMUX XOR)
			(conn CARRY4 CO1 ==> BOUTMUX CY)
			(conn CARRY4 CO1 ==> BFFMUX CY)
			(conn CARRY4 O1 ==> BOUTMUX XOR)
			(conn CARRY4 O1 ==> BFFMUX XOR)
			(conn CARRY4 CO0 ==> AOUTMUX CY)
			(conn CARRY4 CO0 ==> AFFMUX CY)
			(conn CARRY4 O0 ==> AOUTMUX XOR)
			(conn CARRY4 O0 ==> AFFMUX XOR)
			(conn CARRY4 CIN <== CIN CIN)
			(conn CARRY4 CYINIT <== PRECYINIT OUT)
			(conn CARRY4 S3 <== D6LUT O6)
			(conn CARRY4 DI3 <== DCY0 OUT)
			(conn CARRY4 S2 <== C6LUT O6)
			(conn CARRY4 DI2 <== CCY0 OUT)
			(conn CARRY4 S1 <== B6LUT O6)
			(conn CARRY4 DI1 <== BCY0 OUT)
			(conn CARRY4 S0 <== A6LUT O6)
			(conn CARRY4 DI0 <== ACY0 OUT)
		)
		(element C6RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SPRAM64 DPRAM64 SRL16)
		)
		(element C6LUT 20 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin WA1 input)
			(pin WA2 input)
			(pin WA3 input)
			(pin WA4 input)
			(pin WA5 input)
			(pin WA6 input)
			(pin WE input)
			(pin CLK input)
			(pin DI1 input)
			(pin DI2 input)
			(pin O6 output)
			(pin MC31 output)
			(pin WA7 input)
			(pin WA8 input)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn C6LUT O6 ==> F7BMUX 1)
			(conn C6LUT O6 ==> CUSED 0)
			(conn C6LUT O6 ==> COUTMUX O6)
			(conn C6LUT O6 ==> CFFMUX O6)
			(conn C6LUT O6 ==> CARRY4 S2)
			(conn C6LUT MC31 ==> BDI1MUX CMC31)
			(conn C6LUT A1 <== C1 C1)
			(conn C6LUT A2 <== C2 C2)
			(conn C6LUT A3 <== C3 C3)
			(conn C6LUT A4 <== C4 C4)
			(conn C6LUT A5 <== C5 C5)
			(conn C6LUT A6 <== C6 C6)
			(conn C6LUT WA1 <== D1 D1)
			(conn C6LUT WA2 <== D2 D2)
			(conn C6LUT WA3 <== D3 D3)
			(conn C6LUT WA4 <== D4 D4)
			(conn C6LUT WA5 <== D5 D5)
			(conn C6LUT WA6 <== D6 D6)
			(conn C6LUT WE <== WEMUX OUT)
			(conn C6LUT CLK <== CLKINV OUT)
			(conn C6LUT DI1 <== CDI1MUX OUT)
			(conn C6LUT DI2 <== CI CI)
			(conn C6LUT WA7 <== WA7USED OUT)
			(conn C6LUT WA8 <== WA8USED OUT)
		)
		(element C6 1
			(pin C6 output)
			(conn C6 C6 ==> C6LUT A6)
		)
		(element C5RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SPRAM64 DPRAM64 SRL16)
		)
		(element C5LUT 14 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin WA1 input)
			(pin WA2 input)
			(pin WA3 input)
			(pin WA4 input)
			(pin WA5 input)
			(pin WE input)
			(pin CLK input)
			(pin DI1 input)
			(pin O5 output)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn C5LUT O5 ==> COUTMUX O5)
			(conn C5LUT O5 ==> CFFMUX O5)
			(conn C5LUT O5 ==> CCY0 O5)
			(conn C5LUT A1 <== C1 C1)
			(conn C5LUT A2 <== C2 C2)
			(conn C5LUT A3 <== C3 C3)
			(conn C5LUT A4 <== C4 C4)
			(conn C5LUT A5 <== C5 C5)
			(conn C5LUT WA1 <== D1 D1)
			(conn C5LUT WA2 <== D2 D2)
			(conn C5LUT WA3 <== D3 D3)
			(conn C5LUT WA4 <== D4 D4)
			(conn C5LUT WA5 <== D5 D5)
			(conn C5LUT WE <== WEMUX OUT)
			(conn C5LUT CLK <== CLKINV OUT)
			(conn C5LUT DI1 <== CDI1MUX OUT)
		)
		(element C5 1
			(pin C5 output)
			(conn C5 C5 ==> C6LUT A5)
			(conn C5 C5 ==> C5LUT A5)
		)
		(element C4 1
			(pin C4 output)
			(conn C4 C4 ==> C6LUT A4)
			(conn C4 C4 ==> C5LUT A4)
		)
		(element C3 1
			(pin C3 output)
			(conn C3 C3 ==> C6LUT A3)
			(conn C3 C3 ==> C5LUT A3)
		)
		(element C2 1
			(pin C2 output)
			(conn C2 C2 ==> C6LUT A2)
			(conn C2 C2 ==> C5LUT A2)
		)
		(element C1 1
			(pin C1 output)
			(conn C1 C1 ==> C6LUT A1)
			(conn C1 C1 ==> C5LUT A1)
		)
		(element C 1
			(pin C input)
			(conn C C <== CUSED OUT)
		)
		(element BX 1
			(pin BX output)
			(conn BX BX ==> WA8USED 0)
			(conn BX BX ==> F8MUX S0)
			(conn BX BX ==> BFFMUX BX)
			(conn BX BX ==> BDI1MUX BX)
			(conn BX BX ==> BCY0 BX)
		)
		(element BUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn BUSED OUT ==> B B)
			(conn BUSED 0 <== B6LUT O6)
		)
		(element BQ 1
			(pin BQ input)
			(conn BQ BQ <== BFF Q)
		)
		(element BOUTMUX 6
			(pin O6 input)
			(pin O5 input)
			(pin XOR input)
			(pin CY input)
			(pin F8 input)
			(pin OUT output)
			(cfg O6 O5 XOR CY F8)
			(conn BOUTMUX OUT ==> BMUX BMUX)
			(conn BOUTMUX O6 <== B6LUT O6)
			(conn BOUTMUX O5 <== B5LUT O5)
			(conn BOUTMUX XOR <== CARRY4 O1)
			(conn BOUTMUX CY <== CARRY4 CO1)
			(conn BOUTMUX F8 <== F8MUX OUT)
		)
		(element BMUX 1
			(pin BMUX input)
			(conn BMUX BMUX <== BOUTMUX OUT)
		)
		(element BI 1
			(pin BI output)
			(conn BI BI ==> B6LUT DI2)
		)
		(element BFFSR 0
			(cfg SRHIGH SRLOW)
		)
		(element BFFMUX 7
			(pin OUT output)
			(pin F8 input)
			(pin CY input)
			(pin XOR input)
			(pin BX input)
			(pin O5 input)
			(pin O6 input)
			(cfg F8 CY XOR BX O5 O6)
			(conn BFFMUX OUT ==> BFF D)
			(conn BFFMUX F8 <== F8MUX OUT)
			(conn BFFMUX CY <== CARRY4 CO1)
			(conn BFFMUX XOR <== CARRY4 O1)
			(conn BFFMUX BX <== BX BX)
			(conn BFFMUX O5 <== B5LUT O5)
			(conn BFFMUX O6 <== B6LUT O6)
		)
		(element BFFINIT 0
			(cfg INIT0 INIT1)
		)
		(element BFF 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #LATCH #FF)
			(conn BFF Q ==> BQ BQ)
			(conn BFF CK <== CLKINV OUT)
			(conn BFF CE <== CEUSED OUT)
			(conn BFF D <== BFFMUX OUT)
			(conn BFF SR <== SRUSED OUT)
			(conn BFF REV <== REVUSED OUT)
		)
		(element BDI1MUX 4
			(pin OUT output)
			(pin CMC31 input)
			(pin DX input)
			(pin BX input)
			(cfg CMC31 DX BX)
			(conn BDI1MUX OUT ==> B6LUT DI1)
			(conn BDI1MUX OUT ==> B5LUT DI1)
			(conn BDI1MUX OUT ==> ADI1MUX BDI1)
			(conn BDI1MUX CMC31 <== C6LUT MC31)
			(conn BDI1MUX DX <== DX DX)
			(conn BDI1MUX BX <== BX BX)
		)
		(element BCY0 3
			(pin OUT output)
			(pin O5 input)
			(pin BX input)
			(cfg O5 BX)
			(conn BCY0 OUT ==> CARRY4 DI1)
			(conn BCY0 O5 <== B5LUT O5)
			(conn BCY0 BX <== BX BX)
		)
		(element B6RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SPRAM64 DPRAM64 SRL16)
		)
		(element B6LUT 20 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin WA1 input)
			(pin WA2 input)
			(pin WA3 input)
			(pin WA4 input)
			(pin WA5 input)
			(pin WA6 input)
			(pin WE input)
			(pin CLK input)
			(pin DI1 input)
			(pin DI2 input)
			(pin O6 output)
			(pin MC31 output)
			(pin WA7 input)
			(pin WA8 input)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn B6LUT O6 ==> F7AMUX 0)
			(conn B6LUT O6 ==> CARRY4 S1)
			(conn B6LUT O6 ==> BUSED 0)
			(conn B6LUT O6 ==> BOUTMUX O6)
			(conn B6LUT O6 ==> BFFMUX O6)
			(conn B6LUT MC31 ==> ADI1MUX BMC31)
			(conn B6LUT A1 <== B1 B1)
			(conn B6LUT A2 <== B2 B2)
			(conn B6LUT A3 <== B3 B3)
			(conn B6LUT A4 <== B4 B4)
			(conn B6LUT A5 <== B5 B5)
			(conn B6LUT A6 <== B6 B6)
			(conn B6LUT WA1 <== D1 D1)
			(conn B6LUT WA2 <== D2 D2)
			(conn B6LUT WA3 <== D3 D3)
			(conn B6LUT WA4 <== D4 D4)
			(conn B6LUT WA5 <== D5 D5)
			(conn B6LUT WA6 <== D6 D6)
			(conn B6LUT WE <== WEMUX OUT)
			(conn B6LUT CLK <== CLKINV OUT)
			(conn B6LUT DI1 <== BDI1MUX OUT)
			(conn B6LUT DI2 <== BI BI)
			(conn B6LUT WA7 <== WA7USED OUT)
			(conn B6LUT WA8 <== WA8USED OUT)
		)
		(element B6 1
			(pin B6 output)
			(conn B6 B6 ==> B6LUT A6)
		)
		(element B5RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SPRAM64 DPRAM64 SRL16)
		)
		(element B5LUT 14 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin WA1 input)
			(pin WA2 input)
			(pin WA3 input)
			(pin WA4 input)
			(pin WA5 input)
			(pin WE input)
			(pin CLK input)
			(pin DI1 input)
			(pin O5 output)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn B5LUT O5 ==> BOUTMUX O5)
			(conn B5LUT O5 ==> BFFMUX O5)
			(conn B5LUT O5 ==> BCY0 O5)
			(conn B5LUT A1 <== B1 B1)
			(conn B5LUT A2 <== B2 B2)
			(conn B5LUT A3 <== B3 B3)
			(conn B5LUT A4 <== B4 B4)
			(conn B5LUT A5 <== B5 B5)
			(conn B5LUT WA1 <== D1 D1)
			(conn B5LUT WA2 <== D2 D2)
			(conn B5LUT WA3 <== D3 D3)
			(conn B5LUT WA4 <== D4 D4)
			(conn B5LUT WA5 <== D5 D5)
			(conn B5LUT WE <== WEMUX OUT)
			(conn B5LUT CLK <== CLKINV OUT)
			(conn B5LUT DI1 <== BDI1MUX OUT)
		)
		(element B5 1
			(pin B5 output)
			(conn B5 B5 ==> B6LUT A5)
			(conn B5 B5 ==> B5LUT A5)
		)
		(element B4 1
			(pin B4 output)
			(conn B4 B4 ==> B6LUT A4)
			(conn B4 B4 ==> B5LUT A4)
		)
		(element B3 1
			(pin B3 output)
			(conn B3 B3 ==> B6LUT A3)
			(conn B3 B3 ==> B5LUT A3)
		)
		(element B2 1
			(pin B2 output)
			(conn B2 B2 ==> B6LUT A2)
			(conn B2 B2 ==> B5LUT A2)
		)
		(element B1 1
			(pin B1 output)
			(conn B1 B1 ==> B6LUT A1)
			(conn B1 B1 ==> B5LUT A1)
		)
		(element B 1
			(pin B input)
			(conn B B <== BUSED OUT)
		)
		(element AX 1
			(pin AX output)
			(conn AX AX ==> PRECYINIT AX)
			(conn AX AX ==> F7AMUX S0)
			(conn AX AX ==> AFFMUX AX)
			(conn AX AX ==> ADI1MUX AX)
			(conn AX AX ==> ACY0 AX)
		)
		(element AUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn AUSED OUT ==> A A)
			(conn AUSED 0 <== A6LUT O6)
		)
		(element AQ 1
			(pin AQ input)
			(conn AQ AQ <== AFF Q)
		)
		(element AOUTMUX 6
			(pin O6 input)
			(pin O5 input)
			(pin XOR input)
			(pin CY input)
			(pin F7 input)
			(pin OUT output)
			(cfg O6 O5 XOR CY F7)
			(conn AOUTMUX OUT ==> AMUX AMUX)
			(conn AOUTMUX O6 <== A6LUT O6)
			(conn AOUTMUX O5 <== A5LUT O5)
			(conn AOUTMUX XOR <== CARRY4 O0)
			(conn AOUTMUX CY <== CARRY4 CO0)
			(conn AOUTMUX F7 <== F7AMUX OUT)
		)
		(element AMUX 1
			(pin AMUX input)
			(conn AMUX AMUX <== AOUTMUX OUT)
		)
		(element AI 1
			(pin AI output)
			(conn AI AI ==> A6LUT DI2)
		)
		(element AFFSR 0
			(cfg SRHIGH SRLOW)
		)
		(element AFFMUX 7
			(pin OUT output)
			(pin F7 input)
			(pin CY input)
			(pin XOR input)
			(pin AX input)
			(pin O5 input)
			(pin O6 input)
			(cfg F7 CY XOR AX O5 O6)
			(conn AFFMUX OUT ==> AFF D)
			(conn AFFMUX F7 <== F7AMUX OUT)
			(conn AFFMUX CY <== CARRY4 CO0)
			(conn AFFMUX XOR <== CARRY4 O0)
			(conn AFFMUX AX <== AX AX)
			(conn AFFMUX O5 <== A5LUT O5)
			(conn AFFMUX O6 <== A6LUT O6)
		)
		(element AFFINIT 0
			(cfg INIT0 INIT1)
		)
		(element AFF 6 # BEL
			(pin CK input)
			(pin CE input)
			(pin D input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(cfg #LATCH #FF)
			(conn AFF Q ==> AQ AQ)
			(conn AFF CK <== CLKINV OUT)
			(conn AFF CE <== CEUSED OUT)
			(conn AFF D <== AFFMUX OUT)
			(conn AFF SR <== SRUSED OUT)
			(conn AFF REV <== REVUSED OUT)
		)
		(element ADI1MUX 4
			(pin OUT output)
			(pin BMC31 input)
			(pin BDI1 input)
			(pin AX input)
			(cfg BMC31 BDI1 AX)
			(conn ADI1MUX OUT ==> A6LUT DI1)
			(conn ADI1MUX OUT ==> A5LUT DI1)
			(conn ADI1MUX BMC31 <== B6LUT MC31)
			(conn ADI1MUX BDI1 <== BDI1MUX OUT)
			(conn ADI1MUX AX <== AX AX)
		)
		(element ACY0 3
			(pin OUT output)
			(pin O5 input)
			(pin AX input)
			(cfg O5 AX)
			(conn ACY0 OUT ==> CARRY4 DI0)
			(conn ACY0 O5 <== A5LUT O5)
			(conn ACY0 AX <== AX AX)
		)
		(element A6RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SPRAM64 DPRAM64 SRL16)
		)
		(element A6LUT 20 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin WA1 input)
			(pin WA2 input)
			(pin WA3 input)
			(pin WA4 input)
			(pin WA5 input)
			(pin WA6 input)
			(pin WE input)
			(pin CLK input)
			(pin DI1 input)
			(pin DI2 input)
			(pin O6 output)
			(pin MC31 output)
			(pin WA7 input)
			(pin WA8 input)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn A6LUT O6 ==> F7AMUX 1)
			(conn A6LUT O6 ==> CARRY4 S0)
			(conn A6LUT O6 ==> AUSED 0)
			(conn A6LUT O6 ==> AOUTMUX O6)
			(conn A6LUT O6 ==> AFFMUX O6)
			(conn A6LUT MC31 ==> DOUTMUX MC31)
			(conn A6LUT MC31 ==> DFFMUX MC31)
			(conn A6LUT A1 <== A1 A1)
			(conn A6LUT A2 <== A2 A2)
			(conn A6LUT A3 <== A3 A3)
			(conn A6LUT A4 <== A4 A4)
			(conn A6LUT A5 <== A5 A5)
			(conn A6LUT A6 <== A6 A6)
			(conn A6LUT WA1 <== D1 D1)
			(conn A6LUT WA2 <== D2 D2)
			(conn A6LUT WA3 <== D3 D3)
			(conn A6LUT WA4 <== D4 D4)
			(conn A6LUT WA5 <== D5 D5)
			(conn A6LUT WA6 <== D6 D6)
			(conn A6LUT WE <== WEMUX OUT)
			(conn A6LUT CLK <== CLKINV OUT)
			(conn A6LUT DI1 <== ADI1MUX OUT)
			(conn A6LUT DI2 <== AI AI)
			(conn A6LUT WA7 <== WA7USED OUT)
			(conn A6LUT WA8 <== WA8USED OUT)
		)
		(element A6 1
			(pin A6 output)
			(conn A6 A6 ==> A6LUT A6)
		)
		(element A5RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SPRAM64 DPRAM64 SRL16)
		)
		(element A5LUT 14 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin WA1 input)
			(pin WA2 input)
			(pin WA3 input)
			(pin WA4 input)
			(pin WA5 input)
			(pin WE input)
			(pin CLK input)
			(pin DI1 input)
			(pin O5 output)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn A5LUT O5 ==> AOUTMUX O5)
			(conn A5LUT O5 ==> AFFMUX O5)
			(conn A5LUT O5 ==> ACY0 O5)
			(conn A5LUT A1 <== A1 A1)
			(conn A5LUT A2 <== A2 A2)
			(conn A5LUT A3 <== A3 A3)
			(conn A5LUT A4 <== A4 A4)
			(conn A5LUT A5 <== A5 A5)
			(conn A5LUT WA1 <== D1 D1)
			(conn A5LUT WA2 <== D2 D2)
			(conn A5LUT WA3 <== D3 D3)
			(conn A5LUT WA4 <== D4 D4)
			(conn A5LUT WA5 <== D5 D5)
			(conn A5LUT WE <== WEMUX OUT)
			(conn A5LUT CLK <== CLKINV OUT)
			(conn A5LUT DI1 <== ADI1MUX OUT)
		)
		(element A5 1
			(pin A5 output)
			(conn A5 A5 ==> A6LUT A5)
			(conn A5 A5 ==> A5LUT A5)
		)
		(element A4 1
			(pin A4 output)
			(conn A4 A4 ==> A6LUT A4)
			(conn A4 A4 ==> A5LUT A4)
		)
		(element A3 1
			(pin A3 output)
			(conn A3 A3 ==> A6LUT A3)
			(conn A3 A3 ==> A5LUT A3)
		)
		(element A2 1
			(pin A2 output)
			(conn A2 A2 ==> A6LUT A2)
			(conn A2 A2 ==> A5LUT A2)
		)
		(element A1 1
			(pin A1 output)
			(conn A1 A1 ==> A6LUT A1)
			(conn A1 A1 ==> A5LUT A1)
		)
		(element A 1
			(pin A input)
			(conn A A <== AUSED OUT)
		)
	)
	(primitive_def STARTUP 12 13
		(pin USRDONETS USRDONETS input)
		(pin USRDONEO USRDONEO input)
		(pin USRCCLKTS USRCCLKTS input)
		(pin USRCCLKO USRCCLKO input)
		(pin GTS GTS input)
		(pin GSR GSR input)
		(pin CLK CLK input)
		(pin TCKSPI TCKSPI output)
		(pin EOS EOS output)
		(pin DINSPI DINSPI output)
		(pin CFGMCLK CFGMCLK output)
		(pin CFGCLK CFGCLK output)
		(element USRCCLKO 1
			(pin USRCCLKO output)
			(conn USRCCLKO USRCCLKO ==> STARTUP USRCCLKO)
		)
		(element CFGCLK 1
			(pin CFGCLK input)
			(conn CFGCLK CFGCLK <== STARTUP CFGCLK)
		)
		(element USRDONETS 1
			(pin USRDONETS output)
			(conn USRDONETS USRDONETS ==> STARTUP USRDONETS)
		)
		(element TCKSPI 1
			(pin TCKSPI input)
			(conn TCKSPI TCKSPI <== STARTUP TCKSPI)
		)
		(element USRDONEO 1
			(pin USRDONEO output)
			(conn USRDONEO USRDONEO ==> STARTUP USRDONEO)
		)
		(element CFGMCLK 1
			(pin CFGMCLK input)
			(conn CFGMCLK CFGMCLK <== STARTUP CFGMCLK)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> STARTUP CLK)
		)
		(element STARTUP 12 # BEL
			(pin USRDONETS input)
			(pin USRDONEO input)
			(pin USRCCLKTS input)
			(pin USRCCLKO input)
			(pin TCKSPI output)
			(pin GTS input)
			(pin GSR input)
			(pin EOS output)
			(pin DINSPI output)
			(pin CLK input)
			(pin CFGMCLK output)
			(pin CFGCLK output)
			(conn STARTUP TCKSPI ==> TCKSPI TCKSPI)
			(conn STARTUP EOS ==> EOS EOS)
			(conn STARTUP DINSPI ==> DINSPI DINSPI)
			(conn STARTUP CFGMCLK ==> CFGMCLK CFGMCLK)
			(conn STARTUP CFGCLK ==> CFGCLK CFGCLK)
			(conn STARTUP USRDONETS <== USRDONETS USRDONETS)
			(conn STARTUP USRDONEO <== USRDONEO USRDONEO)
			(conn STARTUP USRCCLKTS <== USRCCLKTS USRCCLKTS)
			(conn STARTUP USRCCLKO <== USRCCLKO USRCCLKO)
			(conn STARTUP GTS <== GTS GTS)
			(conn STARTUP GSR <== GSR GSR)
			(conn STARTUP CLK <== CLK CLK)
		)
		(element GSR 1
			(pin GSR output)
			(conn GSR GSR ==> STARTUP GSR)
		)
		(element USRCCLKTS 1
			(pin USRCCLKTS output)
			(conn USRCCLKTS USRCCLKTS ==> STARTUP USRCCLKTS)
		)
		(element DINSPI 1
			(pin DINSPI input)
			(conn DINSPI DINSPI <== STARTUP DINSPI)
		)
		(element EOS 1
			(pin EOS input)
			(conn EOS EOS <== STARTUP EOS)
		)
		(element GTS 1
			(pin GTS output)
			(conn GTS GTS ==> STARTUP GTS)
		)
	)
	(primitive_def SYSMON 190 193
		(pin VP VP input)
		(pin VN VN input)
		(pin VAUXP15 VAUXP15 input)
		(pin VAUXP14 VAUXP14 input)
		(pin VAUXP13 VAUXP13 input)
		(pin VAUXP12 VAUXP12 input)
		(pin VAUXP11 VAUXP11 input)
		(pin VAUXP10 VAUXP10 input)
		(pin VAUXP9 VAUXP9 input)
		(pin VAUXP8 VAUXP8 input)
		(pin VAUXP7 VAUXP7 input)
		(pin VAUXP6 VAUXP6 input)
		(pin VAUXP5 VAUXP5 input)
		(pin VAUXP4 VAUXP4 input)
		(pin VAUXP3 VAUXP3 input)
		(pin VAUXP2 VAUXP2 input)
		(pin VAUXP1 VAUXP1 input)
		(pin VAUXP0 VAUXP0 input)
		(pin VAUXN15 VAUXN15 input)
		(pin VAUXN14 VAUXN14 input)
		(pin VAUXN13 VAUXN13 input)
		(pin VAUXN12 VAUXN12 input)
		(pin VAUXN11 VAUXN11 input)
		(pin VAUXN10 VAUXN10 input)
		(pin VAUXN9 VAUXN9 input)
		(pin VAUXN8 VAUXN8 input)
		(pin VAUXN7 VAUXN7 input)
		(pin VAUXN6 VAUXN6 input)
		(pin VAUXN5 VAUXN5 input)
		(pin VAUXN4 VAUXN4 input)
		(pin VAUXN3 VAUXN3 input)
		(pin VAUXN2 VAUXN2 input)
		(pin VAUXN1 VAUXN1 input)
		(pin VAUXN0 VAUXN0 input)
		(pin TESTUPDATE TESTUPDATE input)
		(pin TESTTDI TESTTDI input)
		(pin TESTSIE TESTSIE input)
		(pin TESTSID TESTSID input)
		(pin TESTSIC TESTSIC input)
		(pin TESTSIB TESTSIB input)
		(pin TESTSIA TESTSIA input)
		(pin TESTSHIFT TESTSHIFT input)
		(pin TESTSEL TESTSEL input)
		(pin TESTSEE TESTSEE input)
		(pin TESTSED TESTSED input)
		(pin TESTSEC TESTSEC input)
		(pin TESTSEB TESTSEB input)
		(pin TESTSEA TESTSEA input)
		(pin TESTSCANRESET TESTSCANRESET input)
		(pin TESTSCANMODEE TESTSCANMODEE input)
		(pin TESTSCANMODED TESTSCANMODED input)
		(pin TESTSCANMODEC TESTSCANMODEC input)
		(pin TESTSCANMODEB TESTSCANMODEB input)
		(pin TESTSCANMODEA TESTSCANMODEA input)
		(pin TESTSCANCLKE TESTSCANCLKE input)
		(pin TESTSCANCLKD TESTSCANCLKD input)
		(pin TESTSCANCLKC TESTSCANCLKC input)
		(pin TESTSCANCLKB TESTSCANCLKB input)
		(pin TESTSCANCLKA TESTSCANCLKA input)
		(pin TESTRST TESTRST input)
		(pin TESTENJTAG TESTENJTAG input)
		(pin TESTDRCK TESTDRCK input)
		(pin TESTCAPTURE TESTCAPTURE input)
		(pin TESTADCIN19 TESTADCIN19 input)
		(pin TESTADCIN18 TESTADCIN18 input)
		(pin TESTADCIN17 TESTADCIN17 input)
		(pin TESTADCIN16 TESTADCIN16 input)
		(pin TESTADCIN15 TESTADCIN15 input)
		(pin TESTADCIN14 TESTADCIN14 input)
		(pin TESTADCIN13 TESTADCIN13 input)
		(pin TESTADCIN12 TESTADCIN12 input)
		(pin TESTADCIN11 TESTADCIN11 input)
		(pin TESTADCIN10 TESTADCIN10 input)
		(pin TESTADCIN9 TESTADCIN9 input)
		(pin TESTADCIN8 TESTADCIN8 input)
		(pin TESTADCIN7 TESTADCIN7 input)
		(pin TESTADCIN6 TESTADCIN6 input)
		(pin TESTADCIN5 TESTADCIN5 input)
		(pin TESTADCIN4 TESTADCIN4 input)
		(pin TESTADCIN3 TESTADCIN3 input)
		(pin TESTADCIN2 TESTADCIN2 input)
		(pin TESTADCIN1 TESTADCIN1 input)
		(pin TESTADCIN0 TESTADCIN0 input)
		(pin TESTADCCLK3 TESTADCCLK3 input)
		(pin TESTADCCLK2 TESTADCCLK2 input)
		(pin TESTADCCLK1 TESTADCCLK1 input)
		(pin TESTADCCLK0 TESTADCCLK0 input)
		(pin RESET RESET input)
		(pin DWE DWE input)
		(pin DI15 DI15 input)
		(pin DI14 DI14 input)
		(pin DI13 DI13 input)
		(pin DI12 DI12 input)
		(pin DI11 DI11 input)
		(pin DI10 DI10 input)
		(pin DI9 DI9 input)
		(pin DI8 DI8 input)
		(pin DI7 DI7 input)
		(pin DI6 DI6 input)
		(pin DI5 DI5 input)
		(pin DI4 DI4 input)
		(pin DI3 DI3 input)
		(pin DI2 DI2 input)
		(pin DI1 DI1 input)
		(pin DI0 DI0 input)
		(pin DEN DEN input)
		(pin DCLK DCLK input)
		(pin DADDR6 DADDR6 input)
		(pin DADDR5 DADDR5 input)
		(pin DADDR4 DADDR4 input)
		(pin DADDR3 DADDR3 input)
		(pin DADDR2 DADDR2 input)
		(pin DADDR1 DADDR1 input)
		(pin DADDR0 DADDR0 input)
		(pin CONVSTCLK CONVSTCLK input)
		(pin CONVST CONVST input)
		(pin TESTTDO TESTTDO output)
		(pin TESTSOE TESTSOE output)
		(pin TESTSOD TESTSOD output)
		(pin TESTSOC TESTSOC output)
		(pin TESTSOB TESTSOB output)
		(pin TESTSOA TESTSOA output)
		(pin TESTDB15 TESTDB15 output)
		(pin TESTDB14 TESTDB14 output)
		(pin TESTDB13 TESTDB13 output)
		(pin TESTDB12 TESTDB12 output)
		(pin TESTDB11 TESTDB11 output)
		(pin TESTDB10 TESTDB10 output)
		(pin TESTDB9 TESTDB9 output)
		(pin TESTDB8 TESTDB8 output)
		(pin TESTDB7 TESTDB7 output)
		(pin TESTDB6 TESTDB6 output)
		(pin TESTDB5 TESTDB5 output)
		(pin TESTDB4 TESTDB4 output)
		(pin TESTDB3 TESTDB3 output)
		(pin TESTDB2 TESTDB2 output)
		(pin TESTDB1 TESTDB1 output)
		(pin TESTDB0 TESTDB0 output)
		(pin TESTADCOUT19 TESTADCOUT19 output)
		(pin TESTADCOUT18 TESTADCOUT18 output)
		(pin TESTADCOUT17 TESTADCOUT17 output)
		(pin TESTADCOUT16 TESTADCOUT16 output)
		(pin TESTADCOUT15 TESTADCOUT15 output)
		(pin TESTADCOUT14 TESTADCOUT14 output)
		(pin TESTADCOUT13 TESTADCOUT13 output)
		(pin TESTADCOUT12 TESTADCOUT12 output)
		(pin TESTADCOUT11 TESTADCOUT11 output)
		(pin TESTADCOUT10 TESTADCOUT10 output)
		(pin TESTADCOUT9 TESTADCOUT9 output)
		(pin TESTADCOUT8 TESTADCOUT8 output)
		(pin TESTADCOUT7 TESTADCOUT7 output)
		(pin TESTADCOUT6 TESTADCOUT6 output)
		(pin TESTADCOUT5 TESTADCOUT5 output)
		(pin TESTADCOUT4 TESTADCOUT4 output)
		(pin TESTADCOUT3 TESTADCOUT3 output)
		(pin TESTADCOUT2 TESTADCOUT2 output)
		(pin TESTADCOUT1 TESTADCOUT1 output)
		(pin TESTADCOUT0 TESTADCOUT0 output)
		(pin OT OT output)
		(pin JTAGMODIFIED JTAGMODIFIED output)
		(pin JTAGLOCKED JTAGLOCKED output)
		(pin JTAGBUSY JTAGBUSY output)
		(pin EOS EOS output)
		(pin EOC EOC output)
		(pin DRDY DRDY output)
		(pin DO15 DO15 output)
		(pin DO14 DO14 output)
		(pin DO13 DO13 output)
		(pin DO12 DO12 output)
		(pin DO11 DO11 output)
		(pin DO10 DO10 output)
		(pin DO9 DO9 output)
		(pin DO8 DO8 output)
		(pin DO7 DO7 output)
		(pin DO6 DO6 output)
		(pin DO5 DO5 output)
		(pin DO4 DO4 output)
		(pin DO3 DO3 output)
		(pin DO2 DO2 output)
		(pin DO1 DO1 output)
		(pin DO0 DO0 output)
		(pin CHANNEL4 CHANNEL4 output)
		(pin CHANNEL3 CHANNEL3 output)
		(pin CHANNEL2 CHANNEL2 output)
		(pin CHANNEL1 CHANNEL1 output)
		(pin CHANNEL0 CHANNEL0 output)
		(pin BUSY BUSY output)
		(pin ALM2 ALM2 output)
		(pin ALM1 ALM1 output)
		(pin ALM0 ALM0 output)
		(element VAUXN3 1
			(pin VAUXN3 output)
			(conn VAUXN3 VAUXN3 ==> SYSMON VAUXN3)
		)
		(element DADDR4 1
			(pin DADDR4 output)
			(conn DADDR4 DADDR4 ==> SYSMON DADDR4)
		)
		(element TESTADCCLK3 1
			(pin TESTADCCLK3 output)
			(conn TESTADCCLK3 TESTADCCLK3 ==> SYSMON TESTADCCLK3)
		)
		(element DO13 1
			(pin DO13 input)
			(conn DO13 DO13 <== SYSMON DO13)
		)
		(element DI9 1
			(pin DI9 output)
			(conn DI9 DI9 ==> SYSMON DI9)
		)
		(element DI11 1
			(pin DI11 output)
			(conn DI11 DI11 ==> SYSMON DI11)
		)
		(element DI14 1
			(pin DI14 output)
			(conn DI14 DI14 ==> SYSMON DI14)
		)
		(element TESTTDO 1
			(pin TESTTDO input)
			(conn TESTTDO TESTTDO <== SYSMON TESTTDO)
		)
		(element DRDY 1
			(pin DRDY input)
			(conn DRDY DRDY <== SYSMON DRDY)
		)
		(element TESTADCOUT13 1
			(pin TESTADCOUT13 input)
			(conn TESTADCOUT13 TESTADCOUT13 <== SYSMON TESTADCOUT13)
		)
		(element TESTDB8 1
			(pin TESTDB8 input)
			(conn TESTDB8 TESTDB8 <== SYSMON TESTDB8)
		)
		(element VAUXP13 1
			(pin VAUXP13 output)
			(conn VAUXP13 VAUXP13 ==> SYSMON VAUXP13)
		)
		(element TESTADCIN6 1
			(pin TESTADCIN6 output)
			(conn TESTADCIN6 TESTADCIN6 ==> SYSMON TESTADCIN6)
		)
		(element TESTSCANMODEA 1
			(pin TESTSCANMODEA output)
			(conn TESTSCANMODEA TESTSCANMODEA ==> SYSMON TESTSCANMODEA)
		)
		(element TESTSCANMODEB 1
			(pin TESTSCANMODEB output)
			(conn TESTSCANMODEB TESTSCANMODEB ==> SYSMON TESTSCANMODEB)
		)
		(element TESTENJTAG 1
			(pin TESTENJTAG output)
			(conn TESTENJTAG TESTENJTAG ==> SYSMON TESTENJTAG)
		)
		(element DI8 1
			(pin DI8 output)
			(conn DI8 DI8 ==> SYSMON DI8)
		)
		(element VAUXN9 1
			(pin VAUXN9 output)
			(conn VAUXN9 VAUXN9 ==> SYSMON VAUXN9)
		)
		(element TESTDB10 1
			(pin TESTDB10 input)
			(conn TESTDB10 TESTDB10 <== SYSMON TESTDB10)
		)
		(element DI5 1
			(pin DI5 output)
			(conn DI5 DI5 ==> SYSMON DI5)
		)
		(element TESTADCOUT9 1
			(pin TESTADCOUT9 input)
			(conn TESTADCOUT9 TESTADCOUT9 <== SYSMON TESTADCOUT9)
		)
		(element TESTADCOUT3 1
			(pin TESTADCOUT3 input)
			(conn TESTADCOUT3 TESTADCOUT3 <== SYSMON TESTADCOUT3)
		)
		(element ALM2 1
			(pin ALM2 input)
			(conn ALM2 ALM2 <== SYSMON ALM2)
		)
		(element TESTDB1 1
			(pin TESTDB1 input)
			(conn TESTDB1 TESTDB1 <== SYSMON TESTDB1)
		)
		(element TESTSIE 1
			(pin TESTSIE output)
			(conn TESTSIE TESTSIE ==> SYSMON TESTSIE)
		)
		(element CHANNEL2 1
			(pin CHANNEL2 input)
			(conn CHANNEL2 CHANNEL2 <== SYSMON CHANNEL2)
		)
		(element DCLK 1
			(pin DCLK output)
			(conn DCLK DCLK ==> DCLKINV DCLK_B)
			(conn DCLK DCLK ==> DCLKINV DCLK)
		)
		(element DI0 1
			(pin DI0 output)
			(conn DI0 DI0 ==> SYSMON DI0)
		)
		(element TESTADCCLK1 1
			(pin TESTADCCLK1 output)
			(conn TESTADCCLK1 TESTADCCLK1 ==> SYSMON TESTADCCLK1)
		)
		(element CHANNEL4 1
			(pin CHANNEL4 input)
			(conn CHANNEL4 CHANNEL4 <== SYSMON CHANNEL4)
		)
		(element TESTADCIN10 1
			(pin TESTADCIN10 output)
			(conn TESTADCIN10 TESTADCIN10 ==> SYSMON TESTADCIN10)
		)
		(element TESTADCOUT4 1
			(pin TESTADCOUT4 input)
			(conn TESTADCOUT4 TESTADCOUT4 <== SYSMON TESTADCOUT4)
		)
		(element DO2 1
			(pin DO2 input)
			(conn DO2 DO2 <== SYSMON DO2)
		)
		(element TESTSCANCLKB 1
			(pin TESTSCANCLKB output)
			(conn TESTSCANCLKB TESTSCANCLKB ==> SYSMON TESTSCANCLKB)
		)
		(element TESTDB5 1
			(pin TESTDB5 input)
			(conn TESTDB5 TESTDB5 <== SYSMON TESTDB5)
		)
		(element DADDR1 1
			(pin DADDR1 output)
			(conn DADDR1 DADDR1 ==> SYSMON DADDR1)
		)
		(element TESTADCIN18 1
			(pin TESTADCIN18 output)
			(conn TESTADCIN18 TESTADCIN18 ==> SYSMON TESTADCIN18)
		)
		(element TESTSCANCLKC 1
			(pin TESTSCANCLKC output)
			(conn TESTSCANCLKC TESTSCANCLKC ==> SYSMON TESTSCANCLKC)
		)
		(element DI1 1
			(pin DI1 output)
			(conn DI1 DI1 ==> SYSMON DI1)
		)
		(element TESTADCOUT16 1
			(pin TESTADCOUT16 input)
			(conn TESTADCOUT16 TESTADCOUT16 <== SYSMON TESTADCOUT16)
		)
		(element TESTSCANRESET 1
			(pin TESTSCANRESET output)
			(conn TESTSCANRESET TESTSCANRESET ==> SYSMON TESTSCANRESET)
		)
		(element VAUXP9 1
			(pin VAUXP9 output)
			(conn VAUXP9 VAUXP9 ==> SYSMON VAUXP9)
		)
		(element TESTSOB 1
			(pin TESTSOB input)
			(conn TESTSOB TESTSOB <== SYSMON TESTSOB)
		)
		(element SYSMON 190 # BEL
			(pin VP input)
			(pin VN input)
			(pin VAUXP15 input)
			(pin VAUXP14 input)
			(pin VAUXP13 input)
			(pin VAUXP12 input)
			(pin VAUXP11 input)
			(pin VAUXP10 input)
			(pin VAUXP9 input)
			(pin VAUXP8 input)
			(pin VAUXP7 input)
			(pin VAUXP6 input)
			(pin VAUXP5 input)
			(pin VAUXP4 input)
			(pin VAUXP3 input)
			(pin VAUXP2 input)
			(pin VAUXP1 input)
			(pin VAUXP0 input)
			(pin VAUXN15 input)
			(pin VAUXN14 input)
			(pin VAUXN13 input)
			(pin VAUXN12 input)
			(pin VAUXN11 input)
			(pin VAUXN10 input)
			(pin VAUXN9 input)
			(pin VAUXN8 input)
			(pin VAUXN7 input)
			(pin VAUXN6 input)
			(pin VAUXN5 input)
			(pin VAUXN4 input)
			(pin VAUXN3 input)
			(pin VAUXN2 input)
			(pin VAUXN1 input)
			(pin VAUXN0 input)
			(pin TESTUPDATE input)
			(pin TESTTDO output)
			(pin TESTTDI input)
			(pin TESTSOE output)
			(pin TESTSOD output)
			(pin TESTSOC output)
			(pin TESTSOB output)
			(pin TESTSOA output)
			(pin TESTSIE input)
			(pin TESTSID input)
			(pin TESTSIC input)
			(pin TESTSIB input)
			(pin TESTSIA input)
			(pin TESTSHIFT input)
			(pin TESTSEL input)
			(pin TESTSEE input)
			(pin TESTSED input)
			(pin TESTSEC input)
			(pin TESTSEB input)
			(pin TESTSEA input)
			(pin TESTSCANRESET input)
			(pin TESTSCANMODEE input)
			(pin TESTSCANMODED input)
			(pin TESTSCANMODEC input)
			(pin TESTSCANMODEB input)
			(pin TESTSCANMODEA input)
			(pin TESTSCANCLKE input)
			(pin TESTSCANCLKD input)
			(pin TESTSCANCLKC input)
			(pin TESTSCANCLKB input)
			(pin TESTSCANCLKA input)
			(pin TESTRST input)
			(pin TESTENJTAG input)
			(pin TESTDRCK input)
			(pin TESTDB15 output)
			(pin TESTDB14 output)
			(pin TESTDB13 output)
			(pin TESTDB12 output)
			(pin TESTDB11 output)
			(pin TESTDB10 output)
			(pin TESTDB9 output)
			(pin TESTDB8 output)
			(pin TESTDB7 output)
			(pin TESTDB6 output)
			(pin TESTDB5 output)
			(pin TESTDB4 output)
			(pin TESTDB3 output)
			(pin TESTDB2 output)
			(pin TESTDB1 output)
			(pin TESTDB0 output)
			(pin TESTCAPTURE input)
			(pin TESTADCOUT19 output)
			(pin TESTADCOUT18 output)
			(pin TESTADCOUT17 output)
			(pin TESTADCOUT16 output)
			(pin TESTADCOUT15 output)
			(pin TESTADCOUT14 output)
			(pin TESTADCOUT13 output)
			(pin TESTADCOUT12 output)
			(pin TESTADCOUT11 output)
			(pin TESTADCOUT10 output)
			(pin TESTADCOUT9 output)
			(pin TESTADCOUT8 output)
			(pin TESTADCOUT7 output)
			(pin TESTADCOUT6 output)
			(pin TESTADCOUT5 output)
			(pin TESTADCOUT4 output)
			(pin TESTADCOUT3 output)
			(pin TESTADCOUT2 output)
			(pin TESTADCOUT1 output)
			(pin TESTADCOUT0 output)
			(pin TESTADCIN19 input)
			(pin TESTADCIN18 input)
			(pin TESTADCIN17 input)
			(pin TESTADCIN16 input)
			(pin TESTADCIN15 input)
			(pin TESTADCIN14 input)
			(pin TESTADCIN13 input)
			(pin TESTADCIN12 input)
			(pin TESTADCIN11 input)
			(pin TESTADCIN10 input)
			(pin TESTADCIN9 input)
			(pin TESTADCIN8 input)
			(pin TESTADCIN7 input)
			(pin TESTADCIN6 input)
			(pin TESTADCIN5 input)
			(pin TESTADCIN4 input)
			(pin TESTADCIN3 input)
			(pin TESTADCIN2 input)
			(pin TESTADCIN1 input)
			(pin TESTADCIN0 input)
			(pin TESTADCCLK3 input)
			(pin TESTADCCLK2 input)
			(pin TESTADCCLK1 input)
			(pin TESTADCCLK0 input)
			(pin RESET input)
			(pin OT output)
			(pin JTAGMODIFIED output)
			(pin JTAGLOCKED output)
			(pin JTAGBUSY output)
			(pin EOS output)
			(pin EOC output)
			(pin DWE input)
			(pin DRDY output)
			(pin DO15 output)
			(pin DO14 output)
			(pin DO13 output)
			(pin DO12 output)
			(pin DO11 output)
			(pin DO10 output)
			(pin DO9 output)
			(pin DO8 output)
			(pin DO7 output)
			(pin DO6 output)
			(pin DO5 output)
			(pin DO4 output)
			(pin DO3 output)
			(pin DO2 output)
			(pin DO1 output)
			(pin DO0 output)
			(pin DI15 input)
			(pin DI14 input)
			(pin DI13 input)
			(pin DI12 input)
			(pin DI11 input)
			(pin DI10 input)
			(pin DI9 input)
			(pin DI8 input)
			(pin DI7 input)
			(pin DI6 input)
			(pin DI5 input)
			(pin DI4 input)
			(pin DI3 input)
			(pin DI2 input)
			(pin DI1 input)
			(pin DI0 input)
			(pin DEN input)
			(pin DCLK input)
			(pin DADDR6 input)
			(pin DADDR5 input)
			(pin DADDR4 input)
			(pin DADDR3 input)
			(pin DADDR2 input)
			(pin DADDR1 input)
			(pin DADDR0 input)
			(pin CONVSTCLK input)
			(pin CONVST input)
			(pin CHANNEL4 output)
			(pin CHANNEL3 output)
			(pin CHANNEL2 output)
			(pin CHANNEL1 output)
			(pin CHANNEL0 output)
			(pin BUSY output)
			(pin ALM2 output)
			(pin ALM1 output)
			(pin ALM0 output)
			(conn SYSMON TESTTDO ==> TESTTDO TESTTDO)
			(conn SYSMON TESTSOE ==> TESTSOE TESTSOE)
			(conn SYSMON TESTSOD ==> TESTSOD TESTSOD)
			(conn SYSMON TESTSOC ==> TESTSOC TESTSOC)
			(conn SYSMON TESTSOB ==> TESTSOB TESTSOB)
			(conn SYSMON TESTSOA ==> TESTSOA TESTSOA)
			(conn SYSMON TESTDB15 ==> TESTDB15 TESTDB15)
			(conn SYSMON TESTDB14 ==> TESTDB14 TESTDB14)
			(conn SYSMON TESTDB13 ==> TESTDB13 TESTDB13)
			(conn SYSMON TESTDB12 ==> TESTDB12 TESTDB12)
			(conn SYSMON TESTDB11 ==> TESTDB11 TESTDB11)
			(conn SYSMON TESTDB10 ==> TESTDB10 TESTDB10)
			(conn SYSMON TESTDB9 ==> TESTDB9 TESTDB9)
			(conn SYSMON TESTDB8 ==> TESTDB8 TESTDB8)
			(conn SYSMON TESTDB7 ==> TESTDB7 TESTDB7)
			(conn SYSMON TESTDB6 ==> TESTDB6 TESTDB6)
			(conn SYSMON TESTDB5 ==> TESTDB5 TESTDB5)
			(conn SYSMON TESTDB4 ==> TESTDB4 TESTDB4)
			(conn SYSMON TESTDB3 ==> TESTDB3 TESTDB3)
			(conn SYSMON TESTDB2 ==> TESTDB2 TESTDB2)
			(conn SYSMON TESTDB1 ==> TESTDB1 TESTDB1)
			(conn SYSMON TESTDB0 ==> TESTDB0 TESTDB0)
			(conn SYSMON TESTADCOUT19 ==> TESTADCOUT19 TESTADCOUT19)
			(conn SYSMON TESTADCOUT18 ==> TESTADCOUT18 TESTADCOUT18)
			(conn SYSMON TESTADCOUT17 ==> TESTADCOUT17 TESTADCOUT17)
			(conn SYSMON TESTADCOUT16 ==> TESTADCOUT16 TESTADCOUT16)
			(conn SYSMON TESTADCOUT15 ==> TESTADCOUT15 TESTADCOUT15)
			(conn SYSMON TESTADCOUT14 ==> TESTADCOUT14 TESTADCOUT14)
			(conn SYSMON TESTADCOUT13 ==> TESTADCOUT13 TESTADCOUT13)
			(conn SYSMON TESTADCOUT12 ==> TESTADCOUT12 TESTADCOUT12)
			(conn SYSMON TESTADCOUT11 ==> TESTADCOUT11 TESTADCOUT11)
			(conn SYSMON TESTADCOUT10 ==> TESTADCOUT10 TESTADCOUT10)
			(conn SYSMON TESTADCOUT9 ==> TESTADCOUT9 TESTADCOUT9)
			(conn SYSMON TESTADCOUT8 ==> TESTADCOUT8 TESTADCOUT8)
			(conn SYSMON TESTADCOUT7 ==> TESTADCOUT7 TESTADCOUT7)
			(conn SYSMON TESTADCOUT6 ==> TESTADCOUT6 TESTADCOUT6)
			(conn SYSMON TESTADCOUT5 ==> TESTADCOUT5 TESTADCOUT5)
			(conn SYSMON TESTADCOUT4 ==> TESTADCOUT4 TESTADCOUT4)
			(conn SYSMON TESTADCOUT3 ==> TESTADCOUT3 TESTADCOUT3)
			(conn SYSMON TESTADCOUT2 ==> TESTADCOUT2 TESTADCOUT2)
			(conn SYSMON TESTADCOUT1 ==> TESTADCOUT1 TESTADCOUT1)
			(conn SYSMON TESTADCOUT0 ==> TESTADCOUT0 TESTADCOUT0)
			(conn SYSMON OT ==> OT OT)
			(conn SYSMON JTAGMODIFIED ==> JTAGMODIFIED JTAGMODIFIED)
			(conn SYSMON JTAGLOCKED ==> JTAGLOCKED JTAGLOCKED)
			(conn SYSMON JTAGBUSY ==> JTAGBUSY JTAGBUSY)
			(conn SYSMON EOS ==> EOS EOS)
			(conn SYSMON EOC ==> EOC EOC)
			(conn SYSMON DRDY ==> DRDY DRDY)
			(conn SYSMON DO15 ==> DO15 DO15)
			(conn SYSMON DO14 ==> DO14 DO14)
			(conn SYSMON DO13 ==> DO13 DO13)
			(conn SYSMON DO12 ==> DO12 DO12)
			(conn SYSMON DO11 ==> DO11 DO11)
			(conn SYSMON DO10 ==> DO10 DO10)
			(conn SYSMON DO9 ==> DO9 DO9)
			(conn SYSMON DO8 ==> DO8 DO8)
			(conn SYSMON DO7 ==> DO7 DO7)
			(conn SYSMON DO6 ==> DO6 DO6)
			(conn SYSMON DO5 ==> DO5 DO5)
			(conn SYSMON DO4 ==> DO4 DO4)
			(conn SYSMON DO3 ==> DO3 DO3)
			(conn SYSMON DO2 ==> DO2 DO2)
			(conn SYSMON DO1 ==> DO1 DO1)
			(conn SYSMON DO0 ==> DO0 DO0)
			(conn SYSMON CHANNEL4 ==> CHANNEL4 CHANNEL4)
			(conn SYSMON CHANNEL3 ==> CHANNEL3 CHANNEL3)
			(conn SYSMON CHANNEL2 ==> CHANNEL2 CHANNEL2)
			(conn SYSMON CHANNEL1 ==> CHANNEL1 CHANNEL1)
			(conn SYSMON CHANNEL0 ==> CHANNEL0 CHANNEL0)
			(conn SYSMON BUSY ==> BUSY BUSY)
			(conn SYSMON ALM2 ==> ALM2 ALM2)
			(conn SYSMON ALM1 ==> ALM1 ALM1)
			(conn SYSMON ALM0 ==> ALM0 ALM0)
			(conn SYSMON VP <== VP VP)
			(conn SYSMON VN <== VN VN)
			(conn SYSMON VAUXP15 <== VAUXP15 VAUXP15)
			(conn SYSMON VAUXP14 <== VAUXP14 VAUXP14)
			(conn SYSMON VAUXP13 <== VAUXP13 VAUXP13)
			(conn SYSMON VAUXP12 <== VAUXP12 VAUXP12)
			(conn SYSMON VAUXP11 <== VAUXP11 VAUXP11)
			(conn SYSMON VAUXP10 <== VAUXP10 VAUXP10)
			(conn SYSMON VAUXP9 <== VAUXP9 VAUXP9)
			(conn SYSMON VAUXP8 <== VAUXP8 VAUXP8)
			(conn SYSMON VAUXP7 <== VAUXP7 VAUXP7)
			(conn SYSMON VAUXP6 <== VAUXP6 VAUXP6)
			(conn SYSMON VAUXP5 <== VAUXP5 VAUXP5)
			(conn SYSMON VAUXP4 <== VAUXP4 VAUXP4)
			(conn SYSMON VAUXP3 <== VAUXP3 VAUXP3)
			(conn SYSMON VAUXP2 <== VAUXP2 VAUXP2)
			(conn SYSMON VAUXP1 <== VAUXP1 VAUXP1)
			(conn SYSMON VAUXP0 <== VAUXP0 VAUXP0)
			(conn SYSMON VAUXN15 <== VAUXN15 VAUXN15)
			(conn SYSMON VAUXN14 <== VAUXN14 VAUXN14)
			(conn SYSMON VAUXN13 <== VAUXN13 VAUXN13)
			(conn SYSMON VAUXN12 <== VAUXN12 VAUXN12)
			(conn SYSMON VAUXN11 <== VAUXN11 VAUXN11)
			(conn SYSMON VAUXN10 <== VAUXN10 VAUXN10)
			(conn SYSMON VAUXN9 <== VAUXN9 VAUXN9)
			(conn SYSMON VAUXN8 <== VAUXN8 VAUXN8)
			(conn SYSMON VAUXN7 <== VAUXN7 VAUXN7)
			(conn SYSMON VAUXN6 <== VAUXN6 VAUXN6)
			(conn SYSMON VAUXN5 <== VAUXN5 VAUXN5)
			(conn SYSMON VAUXN4 <== VAUXN4 VAUXN4)
			(conn SYSMON VAUXN3 <== VAUXN3 VAUXN3)
			(conn SYSMON VAUXN2 <== VAUXN2 VAUXN2)
			(conn SYSMON VAUXN1 <== VAUXN1 VAUXN1)
			(conn SYSMON VAUXN0 <== VAUXN0 VAUXN0)
			(conn SYSMON TESTUPDATE <== TESTUPDATE TESTUPDATE)
			(conn SYSMON TESTTDI <== TESTTDI TESTTDI)
			(conn SYSMON TESTSIE <== TESTSIE TESTSIE)
			(conn SYSMON TESTSID <== TESTSID TESTSID)
			(conn SYSMON TESTSIC <== TESTSIC TESTSIC)
			(conn SYSMON TESTSIB <== TESTSIB TESTSIB)
			(conn SYSMON TESTSIA <== TESTSIA TESTSIA)
			(conn SYSMON TESTSHIFT <== TESTSHIFT TESTSHIFT)
			(conn SYSMON TESTSEL <== TESTSEL TESTSEL)
			(conn SYSMON TESTSEE <== TESTSEE TESTSEE)
			(conn SYSMON TESTSED <== TESTSED TESTSED)
			(conn SYSMON TESTSEC <== TESTSEC TESTSEC)
			(conn SYSMON TESTSEB <== TESTSEB TESTSEB)
			(conn SYSMON TESTSEA <== TESTSEA TESTSEA)
			(conn SYSMON TESTSCANRESET <== TESTSCANRESET TESTSCANRESET)
			(conn SYSMON TESTSCANMODEE <== TESTSCANMODEE TESTSCANMODEE)
			(conn SYSMON TESTSCANMODED <== TESTSCANMODED TESTSCANMODED)
			(conn SYSMON TESTSCANMODEC <== TESTSCANMODEC TESTSCANMODEC)
			(conn SYSMON TESTSCANMODEB <== TESTSCANMODEB TESTSCANMODEB)
			(conn SYSMON TESTSCANMODEA <== TESTSCANMODEA TESTSCANMODEA)
			(conn SYSMON TESTSCANCLKE <== TESTSCANCLKE TESTSCANCLKE)
			(conn SYSMON TESTSCANCLKD <== TESTSCANCLKD TESTSCANCLKD)
			(conn SYSMON TESTSCANCLKC <== TESTSCANCLKC TESTSCANCLKC)
			(conn SYSMON TESTSCANCLKB <== TESTSCANCLKB TESTSCANCLKB)
			(conn SYSMON TESTSCANCLKA <== TESTSCANCLKA TESTSCANCLKA)
			(conn SYSMON TESTRST <== TESTRST TESTRST)
			(conn SYSMON TESTENJTAG <== TESTENJTAG TESTENJTAG)
			(conn SYSMON TESTDRCK <== TESTDRCK TESTDRCK)
			(conn SYSMON TESTCAPTURE <== TESTCAPTURE TESTCAPTURE)
			(conn SYSMON TESTADCIN19 <== TESTADCIN19 TESTADCIN19)
			(conn SYSMON TESTADCIN18 <== TESTADCIN18 TESTADCIN18)
			(conn SYSMON TESTADCIN17 <== TESTADCIN17 TESTADCIN17)
			(conn SYSMON TESTADCIN16 <== TESTADCIN16 TESTADCIN16)
			(conn SYSMON TESTADCIN15 <== TESTADCIN15 TESTADCIN15)
			(conn SYSMON TESTADCIN14 <== TESTADCIN14 TESTADCIN14)
			(conn SYSMON TESTADCIN13 <== TESTADCIN13 TESTADCIN13)
			(conn SYSMON TESTADCIN12 <== TESTADCIN12 TESTADCIN12)
			(conn SYSMON TESTADCIN11 <== TESTADCIN11 TESTADCIN11)
			(conn SYSMON TESTADCIN10 <== TESTADCIN10 TESTADCIN10)
			(conn SYSMON TESTADCIN9 <== TESTADCIN9 TESTADCIN9)
			(conn SYSMON TESTADCIN8 <== TESTADCIN8 TESTADCIN8)
			(conn SYSMON TESTADCIN7 <== TESTADCIN7 TESTADCIN7)
			(conn SYSMON TESTADCIN6 <== TESTADCIN6 TESTADCIN6)
			(conn SYSMON TESTADCIN5 <== TESTADCIN5 TESTADCIN5)
			(conn SYSMON TESTADCIN4 <== TESTADCIN4 TESTADCIN4)
			(conn SYSMON TESTADCIN3 <== TESTADCIN3 TESTADCIN3)
			(conn SYSMON TESTADCIN2 <== TESTADCIN2 TESTADCIN2)
			(conn SYSMON TESTADCIN1 <== TESTADCIN1 TESTADCIN1)
			(conn SYSMON TESTADCIN0 <== TESTADCIN0 TESTADCIN0)
			(conn SYSMON TESTADCCLK3 <== TESTADCCLK3 TESTADCCLK3)
			(conn SYSMON TESTADCCLK2 <== TESTADCCLK2 TESTADCCLK2)
			(conn SYSMON TESTADCCLK1 <== TESTADCCLK1 TESTADCCLK1)
			(conn SYSMON TESTADCCLK0 <== TESTADCCLK0 TESTADCCLK0)
			(conn SYSMON RESET <== RESET RESET)
			(conn SYSMON DWE <== DWE DWE)
			(conn SYSMON DI15 <== DI15 DI15)
			(conn SYSMON DI14 <== DI14 DI14)
			(conn SYSMON DI13 <== DI13 DI13)
			(conn SYSMON DI12 <== DI12 DI12)
			(conn SYSMON DI11 <== DI11 DI11)
			(conn SYSMON DI10 <== DI10 DI10)
			(conn SYSMON DI9 <== DI9 DI9)
			(conn SYSMON DI8 <== DI8 DI8)
			(conn SYSMON DI7 <== DI7 DI7)
			(conn SYSMON DI6 <== DI6 DI6)
			(conn SYSMON DI5 <== DI5 DI5)
			(conn SYSMON DI4 <== DI4 DI4)
			(conn SYSMON DI3 <== DI3 DI3)
			(conn SYSMON DI2 <== DI2 DI2)
			(conn SYSMON DI1 <== DI1 DI1)
			(conn SYSMON DI0 <== DI0 DI0)
			(conn SYSMON DEN <== DEN DEN)
			(conn SYSMON DCLK <== DCLKINV OUT)
			(conn SYSMON DADDR6 <== DADDR6 DADDR6)
			(conn SYSMON DADDR5 <== DADDR5 DADDR5)
			(conn SYSMON DADDR4 <== DADDR4 DADDR4)
			(conn SYSMON DADDR3 <== DADDR3 DADDR3)
			(conn SYSMON DADDR2 <== DADDR2 DADDR2)
			(conn SYSMON DADDR1 <== DADDR1 DADDR1)
			(conn SYSMON DADDR0 <== DADDR0 DADDR0)
			(conn SYSMON CONVSTCLK <== CONVSTCLKINV OUT)
			(conn SYSMON CONVST <== CONVST CONVST)
		)
		(element DO6 1
			(pin DO6 input)
			(conn DO6 DO6 <== SYSMON DO6)
		)
		(element TESTADCIN0 1
			(pin TESTADCIN0 output)
			(conn TESTADCIN0 TESTADCIN0 ==> SYSMON TESTADCIN0)
		)
		(element TESTSEE 1
			(pin TESTSEE output)
			(conn TESTSEE TESTSEE ==> SYSMON TESTSEE)
		)
		(element VAUXP5 1
			(pin VAUXP5 output)
			(conn VAUXP5 VAUXP5 ==> SYSMON VAUXP5)
		)
		(element TESTADCIN14 1
			(pin TESTADCIN14 output)
			(conn TESTADCIN14 TESTADCIN14 ==> SYSMON TESTADCIN14)
		)
		(element RESET 1
			(pin RESET output)
			(conn RESET RESET ==> SYSMON RESET)
		)
		(element VAUXN13 1
			(pin VAUXN13 output)
			(conn VAUXN13 VAUXN13 ==> SYSMON VAUXN13)
		)
		(element TESTDB13 1
			(pin TESTDB13 input)
			(conn TESTDB13 TESTDB13 <== SYSMON TESTDB13)
		)
		(element TESTADCOUT12 1
			(pin TESTADCOUT12 input)
			(conn TESTADCOUT12 TESTADCOUT12 <== SYSMON TESTADCOUT12)
		)
		(element DADDR6 1
			(pin DADDR6 output)
			(conn DADDR6 DADDR6 ==> SYSMON DADDR6)
		)
		(element DO14 1
			(pin DO14 input)
			(conn DO14 DO14 <== SYSMON DO14)
		)
		(element CONVSTCLK 1
			(pin CONVSTCLK output)
			(conn CONVSTCLK CONVSTCLK ==> CONVSTCLKINV CONVSTCLK_B)
			(conn CONVSTCLK CONVSTCLK ==> CONVSTCLKINV CONVSTCLK)
		)
		(element VAUXP7 1
			(pin VAUXP7 output)
			(conn VAUXP7 VAUXP7 ==> SYSMON VAUXP7)
		)
		(element TESTSIB 1
			(pin TESTSIB output)
			(conn TESTSIB TESTSIB ==> SYSMON TESTSIB)
		)
		(element DI2 1
			(pin DI2 output)
			(conn DI2 DI2 ==> SYSMON DI2)
		)
		(element TESTSID 1
			(pin TESTSID output)
			(conn TESTSID TESTSID ==> SYSMON TESTSID)
		)
		(element TESTADCIN13 1
			(pin TESTADCIN13 output)
			(conn TESTADCIN13 TESTADCIN13 ==> SYSMON TESTADCIN13)
		)
		(element VAUXP0 1
			(pin VAUXP0 output)
			(conn VAUXP0 VAUXP0 ==> SYSMON VAUXP0)
		)
		(element TESTTDI 1
			(pin TESTTDI output)
			(conn TESTTDI TESTTDI ==> SYSMON TESTTDI)
		)
		(element TESTSEL 1
			(pin TESTSEL output)
			(conn TESTSEL TESTSEL ==> SYSMON TESTSEL)
		)
		(element CHANNEL1 1
			(pin CHANNEL1 input)
			(conn CHANNEL1 CHANNEL1 <== SYSMON CHANNEL1)
		)
		(element VAUXN12 1
			(pin VAUXN12 output)
			(conn VAUXN12 VAUXN12 ==> SYSMON VAUXN12)
		)
		(element VAUXP4 1
			(pin VAUXP4 output)
			(conn VAUXP4 VAUXP4 ==> SYSMON VAUXP4)
		)
		(element TESTSCANMODEC 1
			(pin TESTSCANMODEC output)
			(conn TESTSCANMODEC TESTSCANMODEC ==> SYSMON TESTSCANMODEC)
		)
		(element DO8 1
			(pin DO8 input)
			(conn DO8 DO8 <== SYSMON DO8)
		)
		(element VAUXN4 1
			(pin VAUXN4 output)
			(conn VAUXN4 VAUXN4 ==> SYSMON VAUXN4)
		)
		(element TESTUPDATE 1
			(pin TESTUPDATE output)
			(conn TESTUPDATE TESTUPDATE ==> SYSMON TESTUPDATE)
		)
		(element VAUXP11 1
			(pin VAUXP11 output)
			(conn VAUXP11 VAUXP11 ==> SYSMON VAUXP11)
		)
		(element JTAGBUSY 1
			(pin JTAGBUSY input)
			(conn JTAGBUSY JTAGBUSY <== SYSMON JTAGBUSY)
		)
		(element TESTADCIN5 1
			(pin TESTADCIN5 output)
			(conn TESTADCIN5 TESTADCIN5 ==> SYSMON TESTADCIN5)
		)
		(element VAUXN10 1
			(pin VAUXN10 output)
			(conn VAUXN10 VAUXN10 ==> SYSMON VAUXN10)
		)
		(element DI13 1
			(pin DI13 output)
			(conn DI13 DI13 ==> SYSMON DI13)
		)
		(element DI6 1
			(pin DI6 output)
			(conn DI6 DI6 ==> SYSMON DI6)
		)
		(element TESTADCOUT0 1
			(pin TESTADCOUT0 input)
			(conn TESTADCOUT0 TESTADCOUT0 <== SYSMON TESTADCOUT0)
		)
		(element TESTDB2 1
			(pin TESTDB2 input)
			(conn TESTDB2 TESTDB2 <== SYSMON TESTDB2)
		)
		(element TESTSCANCLKD 1
			(pin TESTSCANCLKD output)
			(conn TESTSCANCLKD TESTSCANCLKD ==> SYSMON TESTSCANCLKD)
		)
		(element TESTADCOUT7 1
			(pin TESTADCOUT7 input)
			(conn TESTADCOUT7 TESTADCOUT7 <== SYSMON TESTADCOUT7)
		)
		(element VAUXP10 1
			(pin VAUXP10 output)
			(conn VAUXP10 VAUXP10 ==> SYSMON VAUXP10)
		)
		(element VAUXP8 1
			(pin VAUXP8 output)
			(conn VAUXP8 VAUXP8 ==> SYSMON VAUXP8)
		)
		(element TESTDRCK 1
			(pin TESTDRCK output)
			(conn TESTDRCK TESTDRCK ==> SYSMON TESTDRCK)
		)
		(element BUSY 1
			(pin BUSY input)
			(conn BUSY BUSY <== SYSMON BUSY)
		)
		(element DADDR5 1
			(pin DADDR5 output)
			(conn DADDR5 DADDR5 ==> SYSMON DADDR5)
		)
		(element TESTSCANMODED 1
			(pin TESTSCANMODED output)
			(conn TESTSCANMODED TESTSCANMODED ==> SYSMON TESTSCANMODED)
		)
		(element TESTSOC 1
			(pin TESTSOC input)
			(conn TESTSOC TESTSOC <== SYSMON TESTSOC)
		)
		(element TESTADCIN8 1
			(pin TESTADCIN8 output)
			(conn TESTADCIN8 TESTADCIN8 ==> SYSMON TESTADCIN8)
		)
		(element JTAGLOCKED 1
			(pin JTAGLOCKED input)
			(conn JTAGLOCKED JTAGLOCKED <== SYSMON JTAGLOCKED)
		)
		(element TESTADCIN15 1
			(pin TESTADCIN15 output)
			(conn TESTADCIN15 TESTADCIN15 ==> SYSMON TESTADCIN15)
		)
		(element DO1 1
			(pin DO1 input)
			(conn DO1 DO1 <== SYSMON DO1)
		)
		(element DO15 1
			(pin DO15 input)
			(conn DO15 DO15 <== SYSMON DO15)
		)
		(element TESTDB6 1
			(pin TESTDB6 input)
			(conn TESTDB6 TESTDB6 <== SYSMON TESTDB6)
		)
		(element ALM1 1
			(pin ALM1 input)
			(conn ALM1 ALM1 <== SYSMON ALM1)
		)
		(element TESTADCOUT17 1
			(pin TESTADCOUT17 input)
			(conn TESTADCOUT17 TESTADCOUT17 <== SYSMON TESTADCOUT17)
		)
		(element VAUXN15 1
			(pin VAUXN15 output)
			(conn VAUXN15 VAUXN15 ==> SYSMON VAUXN15)
		)
		(element VAUXN0 1
			(pin VAUXN0 output)
			(conn VAUXN0 VAUXN0 ==> SYSMON VAUXN0)
		)
		(element EOC 1
			(pin EOC input)
			(conn EOC EOC <== SYSMON EOC)
		)
		(element VAUXP15 1
			(pin VAUXP15 output)
			(conn VAUXP15 VAUXP15 ==> SYSMON VAUXP15)
		)
		(element TESTSEA 1
			(pin TESTSEA output)
			(conn TESTSEA TESTSEA ==> SYSMON TESTSEA)
		)
		(element TESTADCOUT11 1
			(pin TESTADCOUT11 input)
			(conn TESTADCOUT11 TESTADCOUT11 <== SYSMON TESTADCOUT11)
		)
		(element VAUXP2 1
			(pin VAUXP2 output)
			(conn VAUXP2 VAUXP2 ==> SYSMON VAUXP2)
		)
		(element TESTDB3 1
			(pin TESTDB3 input)
			(conn TESTDB3 TESTDB3 <== SYSMON TESTDB3)
		)
		(element DO5 1
			(pin DO5 input)
			(conn DO5 DO5 <== SYSMON DO5)
		)
		(element DI12 1
			(pin DI12 output)
			(conn DI12 DI12 ==> SYSMON DI12)
		)
		(element TESTADCIN12 1
			(pin TESTADCIN12 output)
			(conn TESTADCIN12 TESTADCIN12 ==> SYSMON TESTADCIN12)
		)
		(element DI7 1
			(pin DI7 output)
			(conn DI7 DI7 ==> SYSMON DI7)
		)
		(element DEN 1
			(pin DEN output)
			(conn DEN DEN ==> SYSMON DEN)
		)
		(element VAUXN7 1
			(pin VAUXN7 output)
			(conn VAUXN7 VAUXN7 ==> SYSMON VAUXN7)
		)
		(element TESTADCIN1 1
			(pin TESTADCIN1 output)
			(conn TESTADCIN1 TESTADCIN1 ==> SYSMON TESTADCIN1)
		)
		(element DI3 1
			(pin DI3 output)
			(conn DI3 DI3 ==> SYSMON DI3)
		)
		(element CHANNEL0 1
			(pin CHANNEL0 input)
			(conn CHANNEL0 CHANNEL0 <== SYSMON CHANNEL0)
		)
		(element OT 1
			(pin OT input)
			(conn OT OT <== SYSMON OT)
		)
		(element TESTSOA 1
			(pin TESTSOA input)
			(conn TESTSOA TESTSOA <== SYSMON TESTSOA)
		)
		(element VAUXP1 1
			(pin VAUXP1 output)
			(conn VAUXP1 VAUXP1 ==> SYSMON VAUXP1)
		)
		(element VAUXN14 1
			(pin VAUXN14 output)
			(conn VAUXN14 VAUXN14 ==> SYSMON VAUXN14)
		)
		(element VAUXP12 1
			(pin VAUXP12 output)
			(conn VAUXP12 VAUXP12 ==> SYSMON VAUXP12)
		)
		(element VAUXP6 1
			(pin VAUXP6 output)
			(conn VAUXP6 VAUXP6 ==> SYSMON VAUXP6)
		)
		(element TESTSOE 1
			(pin TESTSOE input)
			(conn TESTSOE TESTSOE <== SYSMON TESTSOE)
		)
		(element TESTADCIN16 1
			(pin TESTADCIN16 output)
			(conn TESTADCIN16 TESTADCIN16 ==> SYSMON TESTADCIN16)
		)
		(element TESTSHIFT 1
			(pin TESTSHIFT output)
			(conn TESTSHIFT TESTSHIFT ==> SYSMON TESTSHIFT)
		)
		(element TESTSIC 1
			(pin TESTSIC output)
			(conn TESTSIC TESTSIC ==> SYSMON TESTSIC)
		)
		(element VAUXN11 1
			(pin VAUXN11 output)
			(conn VAUXN11 VAUXN11 ==> SYSMON VAUXN11)
		)
		(element TESTDB7 1
			(pin TESTDB7 input)
			(conn TESTDB7 TESTDB7 <== SYSMON TESTDB7)
		)
		(element TESTDB12 1
			(pin TESTDB12 input)
			(conn TESTDB12 TESTDB12 <== SYSMON TESTDB12)
		)
		(element TESTCAPTURE 1
			(pin TESTCAPTURE output)
			(conn TESTCAPTURE TESTCAPTURE ==> SYSMON TESTCAPTURE)
		)
		(element JTAGMODIFIED 1
			(pin JTAGMODIFIED input)
			(conn JTAGMODIFIED JTAGMODIFIED <== SYSMON JTAGMODIFIED)
		)
		(element TESTADCOUT1 1
			(pin TESTADCOUT1 input)
			(conn TESTADCOUT1 TESTADCOUT1 <== SYSMON TESTADCOUT1)
		)
		(element TESTADCOUT8 1
			(pin TESTADCOUT8 input)
			(conn TESTADCOUT8 TESTADCOUT8 <== SYSMON TESTADCOUT8)
		)
		(element CONVSTCLKINV 3
			(pin CONVSTCLK_B input)
			(pin CONVSTCLK input)
			(pin OUT output)
			(cfg CONVSTCLK_B CONVSTCLK)
			(conn CONVSTCLKINV OUT ==> SYSMON CONVSTCLK)
			(conn CONVSTCLKINV CONVSTCLK_B <== CONVSTCLK CONVSTCLK)
			(conn CONVSTCLKINV CONVSTCLK <== CONVSTCLK CONVSTCLK)
		)
		(element VAUXN5 1
			(pin VAUXN5 output)
			(conn VAUXN5 VAUXN5 ==> SYSMON VAUXN5)
		)
		(element DO10 1
			(pin DO10 input)
			(conn DO10 DO10 <== SYSMON DO10)
		)
		(element TESTSEB 1
			(pin TESTSEB output)
			(conn TESTSEB TESTSEB ==> SYSMON TESTSEB)
		)
		(element TESTADCOUT2 1
			(pin TESTADCOUT2 input)
			(conn TESTADCOUT2 TESTADCOUT2 <== SYSMON TESTADCOUT2)
		)
		(element DI4 1
			(pin DI4 output)
			(conn DI4 DI4 ==> SYSMON DI4)
		)
		(element DO9 1
			(pin DO9 input)
			(conn DO9 DO9 <== SYSMON DO9)
		)
		(element TESTADCIN4 1
			(pin TESTADCIN4 output)
			(conn TESTADCIN4 TESTADCIN4 ==> SYSMON TESTADCIN4)
		)
		(element VN 1
			(pin VN output)
			(conn VN VN ==> SYSMON VN)
		)
		(element ALM0 1
			(pin ALM0 input)
			(conn ALM0 ALM0 <== SYSMON ALM0)
		)
		(element VAUXN1 1
			(pin VAUXN1 output)
			(conn VAUXN1 VAUXN1 ==> SYSMON VAUXN1)
		)
		(element TESTADCOUT18 1
			(pin TESTADCOUT18 input)
			(conn TESTADCOUT18 TESTADCOUT18 <== SYSMON TESTADCOUT18)
		)
		(element DWE 1
			(pin DWE output)
			(conn DWE DWE ==> SYSMON DWE)
		)
		(element DO11 1
			(pin DO11 input)
			(conn DO11 DO11 <== SYSMON DO11)
		)
		(element TESTSEC 1
			(pin TESTSEC output)
			(conn TESTSEC TESTSEC ==> SYSMON TESTSEC)
		)
		(element TESTADCOUT14 1
			(pin TESTADCOUT14 input)
			(conn TESTADCOUT14 TESTADCOUT14 <== SYSMON TESTADCOUT14)
		)
		(element DADDR2 1
			(pin DADDR2 output)
			(conn DADDR2 DADDR2 ==> SYSMON DADDR2)
		)
		(element CHANNEL3 1
			(pin CHANNEL3 input)
			(conn CHANNEL3 CHANNEL3 <== SYSMON CHANNEL3)
		)
		(element CONVST 1
			(pin CONVST output)
			(conn CONVST CONVST ==> SYSMON CONVST)
		)
		(element TESTSCANMODEE 1
			(pin TESTSCANMODEE output)
			(conn TESTSCANMODEE TESTSCANMODEE ==> SYSMON TESTSCANMODEE)
		)
		(element VAUXP3 1
			(pin VAUXP3 output)
			(conn VAUXP3 VAUXP3 ==> SYSMON VAUXP3)
		)
		(element TESTDB15 1
			(pin TESTDB15 input)
			(conn TESTDB15 TESTDB15 <== SYSMON TESTDB15)
		)
		(element TESTADCCLK2 1
			(pin TESTADCCLK2 output)
			(conn TESTADCCLK2 TESTADCCLK2 ==> SYSMON TESTADCCLK2)
		)
		(element TESTADCOUT6 1
			(pin TESTADCOUT6 input)
			(conn TESTADCOUT6 TESTADCOUT6 <== SYSMON TESTADCOUT6)
		)
		(element DADDR3 1
			(pin DADDR3 output)
			(conn DADDR3 DADDR3 ==> SYSMON DADDR3)
		)
		(element VAUXN8 1
			(pin VAUXN8 output)
			(conn VAUXN8 VAUXN8 ==> SYSMON VAUXN8)
		)
		(element DCLKINV 3
			(pin DCLK_B input)
			(pin DCLK input)
			(pin OUT output)
			(cfg DCLK_B DCLK)
			(conn DCLKINV OUT ==> SYSMON DCLK)
			(conn DCLKINV DCLK_B <== DCLK DCLK)
			(conn DCLKINV DCLK <== DCLK DCLK)
		)
		(element DI10 1
			(pin DI10 output)
			(conn DI10 DI10 ==> SYSMON DI10)
		)
		(element DO0 1
			(pin DO0 input)
			(conn DO0 DO0 <== SYSMON DO0)
		)
		(element TESTDB14 1
			(pin TESTDB14 input)
			(conn TESTDB14 TESTDB14 <== SYSMON TESTDB14)
		)
		(element VP 1
			(pin VP output)
			(conn VP VP ==> SYSMON VP)
		)
		(element DI15 1
			(pin DI15 output)
			(conn DI15 DI15 ==> SYSMON DI15)
		)
		(element TESTADCIN17 1
			(pin TESTADCIN17 output)
			(conn TESTADCIN17 TESTADCIN17 ==> SYSMON TESTADCIN17)
		)
		(element TESTADCIN7 1
			(pin TESTADCIN7 output)
			(conn TESTADCIN7 TESTADCIN7 ==> SYSMON TESTADCIN7)
		)
		(element TESTADCIN2 1
			(pin TESTADCIN2 output)
			(conn TESTADCIN2 TESTADCIN2 ==> SYSMON TESTADCIN2)
		)
		(element TESTSOD 1
			(pin TESTSOD input)
			(conn TESTSOD TESTSOD <== SYSMON TESTSOD)
		)
		(element TESTDB11 1
			(pin TESTDB11 input)
			(conn TESTDB11 TESTDB11 <== SYSMON TESTDB11)
		)
		(element VAUXP14 1
			(pin VAUXP14 output)
			(conn VAUXP14 VAUXP14 ==> SYSMON VAUXP14)
		)
		(element DO4 1
			(pin DO4 input)
			(conn DO4 DO4 <== SYSMON DO4)
		)
		(element TESTRST 1
			(pin TESTRST output)
			(conn TESTRST TESTRST ==> SYSMON TESTRST)
		)
		(element DO3 1
			(pin DO3 input)
			(conn DO3 DO3 <== SYSMON DO3)
		)
		(element EOS 1
			(pin EOS input)
			(conn EOS EOS <== SYSMON EOS)
		)
		(element TESTADCCLK0 1
			(pin TESTADCCLK0 output)
			(conn TESTADCCLK0 TESTADCCLK0 ==> SYSMON TESTADCCLK0)
		)
		(element TESTADCIN19 1
			(pin TESTADCIN19 output)
			(conn TESTADCIN19 TESTADCIN19 ==> SYSMON TESTADCIN19)
		)
		(element VAUXN6 1
			(pin VAUXN6 output)
			(conn VAUXN6 VAUXN6 ==> SYSMON VAUXN6)
		)
		(element TESTDB0 1
			(pin TESTDB0 input)
			(conn TESTDB0 TESTDB0 <== SYSMON TESTDB0)
		)
		(element TESTSIA 1
			(pin TESTSIA output)
			(conn TESTSIA TESTSIA ==> SYSMON TESTSIA)
		)
		(element TESTSCANCLKA 1
			(pin TESTSCANCLKA output)
			(conn TESTSCANCLKA TESTSCANCLKA ==> SYSMON TESTSCANCLKA)
		)
		(element TESTADCOUT5 1
			(pin TESTADCOUT5 input)
			(conn TESTADCOUT5 TESTADCOUT5 <== SYSMON TESTADCOUT5)
		)
		(element TESTADCOUT19 1
			(pin TESTADCOUT19 input)
			(conn TESTADCOUT19 TESTADCOUT19 <== SYSMON TESTADCOUT19)
		)
		(element TESTDB4 1
			(pin TESTDB4 input)
			(conn TESTDB4 TESTDB4 <== SYSMON TESTDB4)
		)
		(element VAUXN2 1
			(pin VAUXN2 output)
			(conn VAUXN2 VAUXN2 ==> SYSMON VAUXN2)
		)
		(element TESTADCIN3 1
			(pin TESTADCIN3 output)
			(conn TESTADCIN3 TESTADCIN3 ==> SYSMON TESTADCIN3)
		)
		(element TESTSCANCLKE 1
			(pin TESTSCANCLKE output)
			(conn TESTSCANCLKE TESTSCANCLKE ==> SYSMON TESTSCANCLKE)
		)
		(element TESTSED 1
			(pin TESTSED output)
			(conn TESTSED TESTSED ==> SYSMON TESTSED)
		)
		(element DO12 1
			(pin DO12 input)
			(conn DO12 DO12 <== SYSMON DO12)
		)
		(element DO7 1
			(pin DO7 input)
			(conn DO7 DO7 <== SYSMON DO7)
		)
		(element TESTADCOUT15 1
			(pin TESTADCOUT15 input)
			(conn TESTADCOUT15 TESTADCOUT15 <== SYSMON TESTADCOUT15)
		)
		(element TESTDB9 1
			(pin TESTDB9 input)
			(conn TESTDB9 TESTDB9 <== SYSMON TESTDB9)
		)
		(element DADDR0 1
			(pin DADDR0 output)
			(conn DADDR0 DADDR0 ==> SYSMON DADDR0)
		)
		(element TESTADCIN11 1
			(pin TESTADCIN11 output)
			(conn TESTADCIN11 TESTADCIN11 ==> SYSMON TESTADCIN11)
		)
		(element TESTADCOUT10 1
			(pin TESTADCOUT10 input)
			(conn TESTADCOUT10 TESTADCOUT10 <== SYSMON TESTADCOUT10)
		)
		(element TESTADCIN9 1
			(pin TESTADCIN9 output)
			(conn TESTADCIN9 TESTADCIN9 ==> SYSMON TESTADCIN9)
		)
	)
	(primitive_def TEMAC 504 593
		(pin CLIENTEMAC0DCMLOCKED CLIENTEMAC0DCMLOCKED input)
		(pin CLIENTEMAC0PAUSEREQ CLIENTEMAC0PAUSEREQ input)
		(pin CLIENTEMAC0PAUSEVAL0 CLIENTEMAC0PAUSEVAL0 input)
		(pin CLIENTEMAC0PAUSEVAL1 CLIENTEMAC0PAUSEVAL1 input)
		(pin CLIENTEMAC0PAUSEVAL10 CLIENTEMAC0PAUSEVAL10 input)
		(pin CLIENTEMAC0PAUSEVAL11 CLIENTEMAC0PAUSEVAL11 input)
		(pin CLIENTEMAC0PAUSEVAL12 CLIENTEMAC0PAUSEVAL12 input)
		(pin CLIENTEMAC0PAUSEVAL13 CLIENTEMAC0PAUSEVAL13 input)
		(pin CLIENTEMAC0PAUSEVAL14 CLIENTEMAC0PAUSEVAL14 input)
		(pin CLIENTEMAC0PAUSEVAL15 CLIENTEMAC0PAUSEVAL15 input)
		(pin CLIENTEMAC0PAUSEVAL2 CLIENTEMAC0PAUSEVAL2 input)
		(pin CLIENTEMAC0PAUSEVAL3 CLIENTEMAC0PAUSEVAL3 input)
		(pin CLIENTEMAC0PAUSEVAL4 CLIENTEMAC0PAUSEVAL4 input)
		(pin CLIENTEMAC0PAUSEVAL5 CLIENTEMAC0PAUSEVAL5 input)
		(pin CLIENTEMAC0PAUSEVAL6 CLIENTEMAC0PAUSEVAL6 input)
		(pin CLIENTEMAC0PAUSEVAL7 CLIENTEMAC0PAUSEVAL7 input)
		(pin CLIENTEMAC0PAUSEVAL8 CLIENTEMAC0PAUSEVAL8 input)
		(pin CLIENTEMAC0PAUSEVAL9 CLIENTEMAC0PAUSEVAL9 input)
		(pin CLIENTEMAC0RXCLIENTCLKIN CLIENTEMAC0RXCLIENTCLKIN input)
		(pin CLIENTEMAC0TXCLIENTCLKIN CLIENTEMAC0TXCLIENTCLKIN input)
		(pin CLIENTEMAC0TXD0 CLIENTEMAC0TXD0 input)
		(pin CLIENTEMAC0TXD1 CLIENTEMAC0TXD1 input)
		(pin CLIENTEMAC0TXD10 CLIENTEMAC0TXD10 input)
		(pin CLIENTEMAC0TXD11 CLIENTEMAC0TXD11 input)
		(pin CLIENTEMAC0TXD12 CLIENTEMAC0TXD12 input)
		(pin CLIENTEMAC0TXD13 CLIENTEMAC0TXD13 input)
		(pin CLIENTEMAC0TXD14 CLIENTEMAC0TXD14 input)
		(pin CLIENTEMAC0TXD15 CLIENTEMAC0TXD15 input)
		(pin CLIENTEMAC0TXD2 CLIENTEMAC0TXD2 input)
		(pin CLIENTEMAC0TXD3 CLIENTEMAC0TXD3 input)
		(pin CLIENTEMAC0TXD4 CLIENTEMAC0TXD4 input)
		(pin CLIENTEMAC0TXD5 CLIENTEMAC0TXD5 input)
		(pin CLIENTEMAC0TXD6 CLIENTEMAC0TXD6 input)
		(pin CLIENTEMAC0TXD7 CLIENTEMAC0TXD7 input)
		(pin CLIENTEMAC0TXD8 CLIENTEMAC0TXD8 input)
		(pin CLIENTEMAC0TXD9 CLIENTEMAC0TXD9 input)
		(pin CLIENTEMAC0TXDVLD CLIENTEMAC0TXDVLD input)
		(pin CLIENTEMAC0TXDVLDMSW CLIENTEMAC0TXDVLDMSW input)
		(pin CLIENTEMAC0TXFIRSTBYTE CLIENTEMAC0TXFIRSTBYTE input)
		(pin CLIENTEMAC0TXIFGDELAY0 CLIENTEMAC0TXIFGDELAY0 input)
		(pin CLIENTEMAC0TXIFGDELAY1 CLIENTEMAC0TXIFGDELAY1 input)
		(pin CLIENTEMAC0TXIFGDELAY2 CLIENTEMAC0TXIFGDELAY2 input)
		(pin CLIENTEMAC0TXIFGDELAY3 CLIENTEMAC0TXIFGDELAY3 input)
		(pin CLIENTEMAC0TXIFGDELAY4 CLIENTEMAC0TXIFGDELAY4 input)
		(pin CLIENTEMAC0TXIFGDELAY5 CLIENTEMAC0TXIFGDELAY5 input)
		(pin CLIENTEMAC0TXIFGDELAY6 CLIENTEMAC0TXIFGDELAY6 input)
		(pin CLIENTEMAC0TXIFGDELAY7 CLIENTEMAC0TXIFGDELAY7 input)
		(pin CLIENTEMAC0TXUNDERRUN CLIENTEMAC0TXUNDERRUN input)
		(pin CLIENTEMAC1DCMLOCKED CLIENTEMAC1DCMLOCKED input)
		(pin CLIENTEMAC1PAUSEREQ CLIENTEMAC1PAUSEREQ input)
		(pin CLIENTEMAC1PAUSEVAL0 CLIENTEMAC1PAUSEVAL0 input)
		(pin CLIENTEMAC1PAUSEVAL1 CLIENTEMAC1PAUSEVAL1 input)
		(pin CLIENTEMAC1PAUSEVAL10 CLIENTEMAC1PAUSEVAL10 input)
		(pin CLIENTEMAC1PAUSEVAL11 CLIENTEMAC1PAUSEVAL11 input)
		(pin CLIENTEMAC1PAUSEVAL12 CLIENTEMAC1PAUSEVAL12 input)
		(pin CLIENTEMAC1PAUSEVAL13 CLIENTEMAC1PAUSEVAL13 input)
		(pin CLIENTEMAC1PAUSEVAL14 CLIENTEMAC1PAUSEVAL14 input)
		(pin CLIENTEMAC1PAUSEVAL15 CLIENTEMAC1PAUSEVAL15 input)
		(pin CLIENTEMAC1PAUSEVAL2 CLIENTEMAC1PAUSEVAL2 input)
		(pin CLIENTEMAC1PAUSEVAL3 CLIENTEMAC1PAUSEVAL3 input)
		(pin CLIENTEMAC1PAUSEVAL4 CLIENTEMAC1PAUSEVAL4 input)
		(pin CLIENTEMAC1PAUSEVAL5 CLIENTEMAC1PAUSEVAL5 input)
		(pin CLIENTEMAC1PAUSEVAL6 CLIENTEMAC1PAUSEVAL6 input)
		(pin CLIENTEMAC1PAUSEVAL7 CLIENTEMAC1PAUSEVAL7 input)
		(pin CLIENTEMAC1PAUSEVAL8 CLIENTEMAC1PAUSEVAL8 input)
		(pin CLIENTEMAC1PAUSEVAL9 CLIENTEMAC1PAUSEVAL9 input)
		(pin CLIENTEMAC1RXCLIENTCLKIN CLIENTEMAC1RXCLIENTCLKIN input)
		(pin CLIENTEMAC1TXCLIENTCLKIN CLIENTEMAC1TXCLIENTCLKIN input)
		(pin CLIENTEMAC1TXD0 CLIENTEMAC1TXD0 input)
		(pin CLIENTEMAC1TXD1 CLIENTEMAC1TXD1 input)
		(pin CLIENTEMAC1TXD10 CLIENTEMAC1TXD10 input)
		(pin CLIENTEMAC1TXD11 CLIENTEMAC1TXD11 input)
		(pin CLIENTEMAC1TXD12 CLIENTEMAC1TXD12 input)
		(pin CLIENTEMAC1TXD13 CLIENTEMAC1TXD13 input)
		(pin CLIENTEMAC1TXD14 CLIENTEMAC1TXD14 input)
		(pin CLIENTEMAC1TXD15 CLIENTEMAC1TXD15 input)
		(pin CLIENTEMAC1TXD2 CLIENTEMAC1TXD2 input)
		(pin CLIENTEMAC1TXD3 CLIENTEMAC1TXD3 input)
		(pin CLIENTEMAC1TXD4 CLIENTEMAC1TXD4 input)
		(pin CLIENTEMAC1TXD5 CLIENTEMAC1TXD5 input)
		(pin CLIENTEMAC1TXD6 CLIENTEMAC1TXD6 input)
		(pin CLIENTEMAC1TXD7 CLIENTEMAC1TXD7 input)
		(pin CLIENTEMAC1TXD8 CLIENTEMAC1TXD8 input)
		(pin CLIENTEMAC1TXD9 CLIENTEMAC1TXD9 input)
		(pin CLIENTEMAC1TXDVLD CLIENTEMAC1TXDVLD input)
		(pin CLIENTEMAC1TXDVLDMSW CLIENTEMAC1TXDVLDMSW input)
		(pin CLIENTEMAC1TXFIRSTBYTE CLIENTEMAC1TXFIRSTBYTE input)
		(pin CLIENTEMAC1TXIFGDELAY0 CLIENTEMAC1TXIFGDELAY0 input)
		(pin CLIENTEMAC1TXIFGDELAY1 CLIENTEMAC1TXIFGDELAY1 input)
		(pin CLIENTEMAC1TXIFGDELAY2 CLIENTEMAC1TXIFGDELAY2 input)
		(pin CLIENTEMAC1TXIFGDELAY3 CLIENTEMAC1TXIFGDELAY3 input)
		(pin CLIENTEMAC1TXIFGDELAY4 CLIENTEMAC1TXIFGDELAY4 input)
		(pin CLIENTEMAC1TXIFGDELAY5 CLIENTEMAC1TXIFGDELAY5 input)
		(pin CLIENTEMAC1TXIFGDELAY6 CLIENTEMAC1TXIFGDELAY6 input)
		(pin CLIENTEMAC1TXIFGDELAY7 CLIENTEMAC1TXIFGDELAY7 input)
		(pin CLIENTEMAC1TXUNDERRUN CLIENTEMAC1TXUNDERRUN input)
		(pin DCREMACABUS0 DCREMACABUS0 input)
		(pin DCREMACABUS1 DCREMACABUS1 input)
		(pin DCREMACABUS2 DCREMACABUS2 input)
		(pin DCREMACABUS3 DCREMACABUS3 input)
		(pin DCREMACABUS4 DCREMACABUS4 input)
		(pin DCREMACABUS5 DCREMACABUS5 input)
		(pin DCREMACABUS6 DCREMACABUS6 input)
		(pin DCREMACABUS7 DCREMACABUS7 input)
		(pin DCREMACABUS8 DCREMACABUS8 input)
		(pin DCREMACABUS9 DCREMACABUS9 input)
		(pin DCREMACCLK DCREMACCLK input)
		(pin DCREMACDBUS0 DCREMACDBUS0 input)
		(pin DCREMACDBUS1 DCREMACDBUS1 input)
		(pin DCREMACDBUS10 DCREMACDBUS10 input)
		(pin DCREMACDBUS11 DCREMACDBUS11 input)
		(pin DCREMACDBUS12 DCREMACDBUS12 input)
		(pin DCREMACDBUS13 DCREMACDBUS13 input)
		(pin DCREMACDBUS14 DCREMACDBUS14 input)
		(pin DCREMACDBUS15 DCREMACDBUS15 input)
		(pin DCREMACDBUS16 DCREMACDBUS16 input)
		(pin DCREMACDBUS17 DCREMACDBUS17 input)
		(pin DCREMACDBUS18 DCREMACDBUS18 input)
		(pin DCREMACDBUS19 DCREMACDBUS19 input)
		(pin DCREMACDBUS2 DCREMACDBUS2 input)
		(pin DCREMACDBUS20 DCREMACDBUS20 input)
		(pin DCREMACDBUS21 DCREMACDBUS21 input)
		(pin DCREMACDBUS22 DCREMACDBUS22 input)
		(pin DCREMACDBUS23 DCREMACDBUS23 input)
		(pin DCREMACDBUS24 DCREMACDBUS24 input)
		(pin DCREMACDBUS25 DCREMACDBUS25 input)
		(pin DCREMACDBUS26 DCREMACDBUS26 input)
		(pin DCREMACDBUS27 DCREMACDBUS27 input)
		(pin DCREMACDBUS28 DCREMACDBUS28 input)
		(pin DCREMACDBUS29 DCREMACDBUS29 input)
		(pin DCREMACDBUS3 DCREMACDBUS3 input)
		(pin DCREMACDBUS30 DCREMACDBUS30 input)
		(pin DCREMACDBUS31 DCREMACDBUS31 input)
		(pin DCREMACDBUS4 DCREMACDBUS4 input)
		(pin DCREMACDBUS5 DCREMACDBUS5 input)
		(pin DCREMACDBUS6 DCREMACDBUS6 input)
		(pin DCREMACDBUS7 DCREMACDBUS7 input)
		(pin DCREMACDBUS8 DCREMACDBUS8 input)
		(pin DCREMACDBUS9 DCREMACDBUS9 input)
		(pin DCREMACENABLE DCREMACENABLE input)
		(pin DCREMACREAD DCREMACREAD input)
		(pin DCREMACWRITE DCREMACWRITE input)
		(pin EMAC0TIBUS0 EMAC0TIBUS0 input)
		(pin EMAC0TIBUS1 EMAC0TIBUS1 input)
		(pin EMAC0TIBUS2 EMAC0TIBUS2 input)
		(pin EMAC0TIBUS3 EMAC0TIBUS3 input)
		(pin EMAC0TIBUS4 EMAC0TIBUS4 input)
		(pin EMAC1TIBUS0 EMAC1TIBUS0 input)
		(pin EMAC1TIBUS1 EMAC1TIBUS1 input)
		(pin EMAC1TIBUS2 EMAC1TIBUS2 input)
		(pin EMAC1TIBUS3 EMAC1TIBUS3 input)
		(pin EMAC1TIBUS4 EMAC1TIBUS4 input)
		(pin HOSTADDR0 HOSTADDR0 input)
		(pin HOSTADDR1 HOSTADDR1 input)
		(pin HOSTADDR2 HOSTADDR2 input)
		(pin HOSTADDR3 HOSTADDR3 input)
		(pin HOSTADDR4 HOSTADDR4 input)
		(pin HOSTADDR5 HOSTADDR5 input)
		(pin HOSTADDR6 HOSTADDR6 input)
		(pin HOSTADDR7 HOSTADDR7 input)
		(pin HOSTADDR8 HOSTADDR8 input)
		(pin HOSTADDR9 HOSTADDR9 input)
		(pin HOSTCLK HOSTCLK input)
		(pin HOSTEMAC1SEL HOSTEMAC1SEL input)
		(pin HOSTMIIMSEL HOSTMIIMSEL input)
		(pin HOSTOPCODE0 HOSTOPCODE0 input)
		(pin HOSTOPCODE1 HOSTOPCODE1 input)
		(pin HOSTREQ HOSTREQ input)
		(pin HOSTWRDATA0 HOSTWRDATA0 input)
		(pin HOSTWRDATA1 HOSTWRDATA1 input)
		(pin HOSTWRDATA10 HOSTWRDATA10 input)
		(pin HOSTWRDATA11 HOSTWRDATA11 input)
		(pin HOSTWRDATA12 HOSTWRDATA12 input)
		(pin HOSTWRDATA13 HOSTWRDATA13 input)
		(pin HOSTWRDATA14 HOSTWRDATA14 input)
		(pin HOSTWRDATA15 HOSTWRDATA15 input)
		(pin HOSTWRDATA16 HOSTWRDATA16 input)
		(pin HOSTWRDATA17 HOSTWRDATA17 input)
		(pin HOSTWRDATA18 HOSTWRDATA18 input)
		(pin HOSTWRDATA19 HOSTWRDATA19 input)
		(pin HOSTWRDATA2 HOSTWRDATA2 input)
		(pin HOSTWRDATA20 HOSTWRDATA20 input)
		(pin HOSTWRDATA21 HOSTWRDATA21 input)
		(pin HOSTWRDATA22 HOSTWRDATA22 input)
		(pin HOSTWRDATA23 HOSTWRDATA23 input)
		(pin HOSTWRDATA24 HOSTWRDATA24 input)
		(pin HOSTWRDATA25 HOSTWRDATA25 input)
		(pin HOSTWRDATA26 HOSTWRDATA26 input)
		(pin HOSTWRDATA27 HOSTWRDATA27 input)
		(pin HOSTWRDATA28 HOSTWRDATA28 input)
		(pin HOSTWRDATA29 HOSTWRDATA29 input)
		(pin HOSTWRDATA3 HOSTWRDATA3 input)
		(pin HOSTWRDATA30 HOSTWRDATA30 input)
		(pin HOSTWRDATA31 HOSTWRDATA31 input)
		(pin HOSTWRDATA4 HOSTWRDATA4 input)
		(pin HOSTWRDATA5 HOSTWRDATA5 input)
		(pin HOSTWRDATA6 HOSTWRDATA6 input)
		(pin HOSTWRDATA7 HOSTWRDATA7 input)
		(pin HOSTWRDATA8 HOSTWRDATA8 input)
		(pin HOSTWRDATA9 HOSTWRDATA9 input)
		(pin PHYEMAC0COL PHYEMAC0COL input)
		(pin PHYEMAC0CRS PHYEMAC0CRS input)
		(pin PHYEMAC0GTXCLK PHYEMAC0GTXCLK input)
		(pin PHYEMAC0MCLKIN PHYEMAC0MCLKIN input)
		(pin PHYEMAC0MDIN PHYEMAC0MDIN input)
		(pin PHYEMAC0MIITXCLK PHYEMAC0MIITXCLK input)
		(pin PHYEMAC0PHYAD0 PHYEMAC0PHYAD0 input)
		(pin PHYEMAC0PHYAD1 PHYEMAC0PHYAD1 input)
		(pin PHYEMAC0PHYAD2 PHYEMAC0PHYAD2 input)
		(pin PHYEMAC0PHYAD3 PHYEMAC0PHYAD3 input)
		(pin PHYEMAC0PHYAD4 PHYEMAC0PHYAD4 input)
		(pin PHYEMAC0RXBUFERR PHYEMAC0RXBUFERR input)
		(pin PHYEMAC0RXBUFSTATUS0 PHYEMAC0RXBUFSTATUS0 input)
		(pin PHYEMAC0RXBUFSTATUS1 PHYEMAC0RXBUFSTATUS1 input)
		(pin PHYEMAC0RXCHARISCOMMA PHYEMAC0RXCHARISCOMMA input)
		(pin PHYEMAC0RXCHARISK PHYEMAC0RXCHARISK input)
		(pin PHYEMAC0RXCHECKINGCRC PHYEMAC0RXCHECKINGCRC input)
		(pin PHYEMAC0RXCLK PHYEMAC0RXCLK input)
		(pin PHYEMAC0RXCLKCORCNT0 PHYEMAC0RXCLKCORCNT0 input)
		(pin PHYEMAC0RXCLKCORCNT1 PHYEMAC0RXCLKCORCNT1 input)
		(pin PHYEMAC0RXCLKCORCNT2 PHYEMAC0RXCLKCORCNT2 input)
		(pin PHYEMAC0RXCOMMADET PHYEMAC0RXCOMMADET input)
		(pin PHYEMAC0RXD0 PHYEMAC0RXD0 input)
		(pin PHYEMAC0RXD1 PHYEMAC0RXD1 input)
		(pin PHYEMAC0RXD2 PHYEMAC0RXD2 input)
		(pin PHYEMAC0RXD3 PHYEMAC0RXD3 input)
		(pin PHYEMAC0RXD4 PHYEMAC0RXD4 input)
		(pin PHYEMAC0RXD5 PHYEMAC0RXD5 input)
		(pin PHYEMAC0RXD6 PHYEMAC0RXD6 input)
		(pin PHYEMAC0RXD7 PHYEMAC0RXD7 input)
		(pin PHYEMAC0RXDISPERR PHYEMAC0RXDISPERR input)
		(pin PHYEMAC0RXDV PHYEMAC0RXDV input)
		(pin PHYEMAC0RXER PHYEMAC0RXER input)
		(pin PHYEMAC0RXLOSSOFSYNC0 PHYEMAC0RXLOSSOFSYNC0 input)
		(pin PHYEMAC0RXLOSSOFSYNC1 PHYEMAC0RXLOSSOFSYNC1 input)
		(pin PHYEMAC0RXNOTINTABLE PHYEMAC0RXNOTINTABLE input)
		(pin PHYEMAC0RXRUNDISP PHYEMAC0RXRUNDISP input)
		(pin PHYEMAC0SIGNALDET PHYEMAC0SIGNALDET input)
		(pin PHYEMAC0TXBUFERR PHYEMAC0TXBUFERR input)
		(pin PHYEMAC0TXGMIIMIICLKIN PHYEMAC0TXGMIIMIICLKIN input)
		(pin PHYEMAC1COL PHYEMAC1COL input)
		(pin PHYEMAC1CRS PHYEMAC1CRS input)
		(pin PHYEMAC1GTXCLK PHYEMAC1GTXCLK input)
		(pin PHYEMAC1MCLKIN PHYEMAC1MCLKIN input)
		(pin PHYEMAC1MDIN PHYEMAC1MDIN input)
		(pin PHYEMAC1MIITXCLK PHYEMAC1MIITXCLK input)
		(pin PHYEMAC1PHYAD0 PHYEMAC1PHYAD0 input)
		(pin PHYEMAC1PHYAD1 PHYEMAC1PHYAD1 input)
		(pin PHYEMAC1PHYAD2 PHYEMAC1PHYAD2 input)
		(pin PHYEMAC1PHYAD3 PHYEMAC1PHYAD3 input)
		(pin PHYEMAC1PHYAD4 PHYEMAC1PHYAD4 input)
		(pin PHYEMAC1RXBUFERR PHYEMAC1RXBUFERR input)
		(pin PHYEMAC1RXBUFSTATUS0 PHYEMAC1RXBUFSTATUS0 input)
		(pin PHYEMAC1RXBUFSTATUS1 PHYEMAC1RXBUFSTATUS1 input)
		(pin PHYEMAC1RXCHARISCOMMA PHYEMAC1RXCHARISCOMMA input)
		(pin PHYEMAC1RXCHARISK PHYEMAC1RXCHARISK input)
		(pin PHYEMAC1RXCHECKINGCRC PHYEMAC1RXCHECKINGCRC input)
		(pin PHYEMAC1RXCLK PHYEMAC1RXCLK input)
		(pin PHYEMAC1RXCLKCORCNT0 PHYEMAC1RXCLKCORCNT0 input)
		(pin PHYEMAC1RXCLKCORCNT1 PHYEMAC1RXCLKCORCNT1 input)
		(pin PHYEMAC1RXCLKCORCNT2 PHYEMAC1RXCLKCORCNT2 input)
		(pin PHYEMAC1RXCOMMADET PHYEMAC1RXCOMMADET input)
		(pin PHYEMAC1RXD0 PHYEMAC1RXD0 input)
		(pin PHYEMAC1RXD1 PHYEMAC1RXD1 input)
		(pin PHYEMAC1RXD2 PHYEMAC1RXD2 input)
		(pin PHYEMAC1RXD3 PHYEMAC1RXD3 input)
		(pin PHYEMAC1RXD4 PHYEMAC1RXD4 input)
		(pin PHYEMAC1RXD5 PHYEMAC1RXD5 input)
		(pin PHYEMAC1RXD6 PHYEMAC1RXD6 input)
		(pin PHYEMAC1RXD7 PHYEMAC1RXD7 input)
		(pin PHYEMAC1RXDISPERR PHYEMAC1RXDISPERR input)
		(pin PHYEMAC1RXDV PHYEMAC1RXDV input)
		(pin PHYEMAC1RXER PHYEMAC1RXER input)
		(pin PHYEMAC1RXLOSSOFSYNC0 PHYEMAC1RXLOSSOFSYNC0 input)
		(pin PHYEMAC1RXLOSSOFSYNC1 PHYEMAC1RXLOSSOFSYNC1 input)
		(pin PHYEMAC1RXNOTINTABLE PHYEMAC1RXNOTINTABLE input)
		(pin PHYEMAC1RXRUNDISP PHYEMAC1RXRUNDISP input)
		(pin PHYEMAC1SIGNALDET PHYEMAC1SIGNALDET input)
		(pin PHYEMAC1TXBUFERR PHYEMAC1TXBUFERR input)
		(pin PHYEMAC1TXGMIIMIICLKIN PHYEMAC1TXGMIIMIICLKIN input)
		(pin RESET RESET input)
		(pin TESTSELI TESTSELI input)
		(pin TSTSEEMACI TSTSEEMACI input)
		(pin TSTSIEMACI0 TSTSIEMACI0 input)
		(pin TSTSIEMACI1 TSTSIEMACI1 input)
		(pin TSTSIEMACI2 TSTSIEMACI2 input)
		(pin TSTSIEMACI3 TSTSIEMACI3 input)
		(pin TSTSIEMACI4 TSTSIEMACI4 input)
		(pin TSTSIEMACI5 TSTSIEMACI5 input)
		(pin TSTSIEMACI6 TSTSIEMACI6 input)
		(pin DCRHOSTDONEIR DCRHOSTDONEIR output)
		(pin EMAC0CLIENTANINTERRUPT EMAC0CLIENTANINTERRUPT output)
		(pin EMAC0CLIENTRXBADFRAME EMAC0CLIENTRXBADFRAME output)
		(pin EMAC0CLIENTRXCLIENTCLKOUT EMAC0CLIENTRXCLIENTCLKOUT output)
		(pin EMAC0CLIENTRXD0 EMAC0CLIENTRXD0 output)
		(pin EMAC0CLIENTRXD1 EMAC0CLIENTRXD1 output)
		(pin EMAC0CLIENTRXD10 EMAC0CLIENTRXD10 output)
		(pin EMAC0CLIENTRXD11 EMAC0CLIENTRXD11 output)
		(pin EMAC0CLIENTRXD12 EMAC0CLIENTRXD12 output)
		(pin EMAC0CLIENTRXD13 EMAC0CLIENTRXD13 output)
		(pin EMAC0CLIENTRXD14 EMAC0CLIENTRXD14 output)
		(pin EMAC0CLIENTRXD15 EMAC0CLIENTRXD15 output)
		(pin EMAC0CLIENTRXD2 EMAC0CLIENTRXD2 output)
		(pin EMAC0CLIENTRXD3 EMAC0CLIENTRXD3 output)
		(pin EMAC0CLIENTRXD4 EMAC0CLIENTRXD4 output)
		(pin EMAC0CLIENTRXD5 EMAC0CLIENTRXD5 output)
		(pin EMAC0CLIENTRXD6 EMAC0CLIENTRXD6 output)
		(pin EMAC0CLIENTRXD7 EMAC0CLIENTRXD7 output)
		(pin EMAC0CLIENTRXD8 EMAC0CLIENTRXD8 output)
		(pin EMAC0CLIENTRXD9 EMAC0CLIENTRXD9 output)
		(pin EMAC0CLIENTRXDVLD EMAC0CLIENTRXDVLD output)
		(pin EMAC0CLIENTRXDVLDMSW EMAC0CLIENTRXDVLDMSW output)
		(pin EMAC0CLIENTRXDVREG6 EMAC0CLIENTRXDVREG6 output)
		(pin EMAC0CLIENTRXFRAMEDROP EMAC0CLIENTRXFRAMEDROP output)
		(pin EMAC0CLIENTRXGOODFRAME EMAC0CLIENTRXGOODFRAME output)
		(pin EMAC0CLIENTRXSTATS0 EMAC0CLIENTRXSTATS0 output)
		(pin EMAC0CLIENTRXSTATS1 EMAC0CLIENTRXSTATS1 output)
		(pin EMAC0CLIENTRXSTATS2 EMAC0CLIENTRXSTATS2 output)
		(pin EMAC0CLIENTRXSTATS3 EMAC0CLIENTRXSTATS3 output)
		(pin EMAC0CLIENTRXSTATS4 EMAC0CLIENTRXSTATS4 output)
		(pin EMAC0CLIENTRXSTATS5 EMAC0CLIENTRXSTATS5 output)
		(pin EMAC0CLIENTRXSTATS6 EMAC0CLIENTRXSTATS6 output)
		(pin EMAC0CLIENTRXSTATSBYTEVLD EMAC0CLIENTRXSTATSBYTEVLD output)
		(pin EMAC0CLIENTRXSTATSVLD EMAC0CLIENTRXSTATSVLD output)
		(pin EMAC0CLIENTTXACK EMAC0CLIENTTXACK output)
		(pin EMAC0CLIENTTXCLIENTCLKOUT EMAC0CLIENTTXCLIENTCLKOUT output)
		(pin EMAC0CLIENTTXCOLLISION EMAC0CLIENTTXCOLLISION output)
		(pin EMAC0CLIENTTXRETRANSMIT EMAC0CLIENTTXRETRANSMIT output)
		(pin EMAC0CLIENTTXSTATS EMAC0CLIENTTXSTATS output)
		(pin EMAC0CLIENTTXSTATSBYTEVLD EMAC0CLIENTTXSTATSBYTEVLD output)
		(pin EMAC0CLIENTTXSTATSVLD EMAC0CLIENTTXSTATSVLD output)
		(pin EMAC0PHYENCOMMAALIGN EMAC0PHYENCOMMAALIGN output)
		(pin EMAC0PHYLOOPBACKMSB EMAC0PHYLOOPBACKMSB output)
		(pin EMAC0PHYMCLKOUT EMAC0PHYMCLKOUT output)
		(pin EMAC0PHYMDOUT EMAC0PHYMDOUT output)
		(pin EMAC0PHYMDTRI EMAC0PHYMDTRI output)
		(pin EMAC0PHYMGTRXRESET EMAC0PHYMGTRXRESET output)
		(pin EMAC0PHYMGTTXRESET EMAC0PHYMGTTXRESET output)
		(pin EMAC0PHYPOWERDOWN EMAC0PHYPOWERDOWN output)
		(pin EMAC0PHYSYNCACQSTATUS EMAC0PHYSYNCACQSTATUS output)
		(pin EMAC0PHYTXCHARDISPMODE EMAC0PHYTXCHARDISPMODE output)
		(pin EMAC0PHYTXCHARDISPVAL EMAC0PHYTXCHARDISPVAL output)
		(pin EMAC0PHYTXCHARISK EMAC0PHYTXCHARISK output)
		(pin EMAC0PHYTXCLK EMAC0PHYTXCLK output)
		(pin EMAC0PHYTXD0 EMAC0PHYTXD0 output)
		(pin EMAC0PHYTXD1 EMAC0PHYTXD1 output)
		(pin EMAC0PHYTXD2 EMAC0PHYTXD2 output)
		(pin EMAC0PHYTXD3 EMAC0PHYTXD3 output)
		(pin EMAC0PHYTXD4 EMAC0PHYTXD4 output)
		(pin EMAC0PHYTXD5 EMAC0PHYTXD5 output)
		(pin EMAC0PHYTXD6 EMAC0PHYTXD6 output)
		(pin EMAC0PHYTXD7 EMAC0PHYTXD7 output)
		(pin EMAC0PHYTXEN EMAC0PHYTXEN output)
		(pin EMAC0PHYTXER EMAC0PHYTXER output)
		(pin EMAC0PHYTXGMIIMIICLKOUT EMAC0PHYTXGMIIMIICLKOUT output)
		(pin EMAC0SPEEDIS10100 EMAC0SPEEDIS10100 output)
		(pin EMAC0TOBUS0 EMAC0TOBUS0 output)
		(pin EMAC0TOBUS1 EMAC0TOBUS1 output)
		(pin EMAC0TOBUS2 EMAC0TOBUS2 output)
		(pin EMAC0TOBUS3 EMAC0TOBUS3 output)
		(pin EMAC0TOBUS4 EMAC0TOBUS4 output)
		(pin EMAC1CLIENTANINTERRUPT EMAC1CLIENTANINTERRUPT output)
		(pin EMAC1CLIENTRXBADFRAME EMAC1CLIENTRXBADFRAME output)
		(pin EMAC1CLIENTRXCLIENTCLKOUT EMAC1CLIENTRXCLIENTCLKOUT output)
		(pin EMAC1CLIENTRXD0 EMAC1CLIENTRXD0 output)
		(pin EMAC1CLIENTRXD1 EMAC1CLIENTRXD1 output)
		(pin EMAC1CLIENTRXD10 EMAC1CLIENTRXD10 output)
		(pin EMAC1CLIENTRXD11 EMAC1CLIENTRXD11 output)
		(pin EMAC1CLIENTRXD12 EMAC1CLIENTRXD12 output)
		(pin EMAC1CLIENTRXD13 EMAC1CLIENTRXD13 output)
		(pin EMAC1CLIENTRXD14 EMAC1CLIENTRXD14 output)
		(pin EMAC1CLIENTRXD15 EMAC1CLIENTRXD15 output)
		(pin EMAC1CLIENTRXD2 EMAC1CLIENTRXD2 output)
		(pin EMAC1CLIENTRXD3 EMAC1CLIENTRXD3 output)
		(pin EMAC1CLIENTRXD4 EMAC1CLIENTRXD4 output)
		(pin EMAC1CLIENTRXD5 EMAC1CLIENTRXD5 output)
		(pin EMAC1CLIENTRXD6 EMAC1CLIENTRXD6 output)
		(pin EMAC1CLIENTRXD7 EMAC1CLIENTRXD7 output)
		(pin EMAC1CLIENTRXD8 EMAC1CLIENTRXD8 output)
		(pin EMAC1CLIENTRXD9 EMAC1CLIENTRXD9 output)
		(pin EMAC1CLIENTRXDVLD EMAC1CLIENTRXDVLD output)
		(pin EMAC1CLIENTRXDVLDMSW EMAC1CLIENTRXDVLDMSW output)
		(pin EMAC1CLIENTRXDVREG6 EMAC1CLIENTRXDVREG6 output)
		(pin EMAC1CLIENTRXFRAMEDROP EMAC1CLIENTRXFRAMEDROP output)
		(pin EMAC1CLIENTRXGOODFRAME EMAC1CLIENTRXGOODFRAME output)
		(pin EMAC1CLIENTRXSTATS0 EMAC1CLIENTRXSTATS0 output)
		(pin EMAC1CLIENTRXSTATS1 EMAC1CLIENTRXSTATS1 output)
		(pin EMAC1CLIENTRXSTATS2 EMAC1CLIENTRXSTATS2 output)
		(pin EMAC1CLIENTRXSTATS3 EMAC1CLIENTRXSTATS3 output)
		(pin EMAC1CLIENTRXSTATS4 EMAC1CLIENTRXSTATS4 output)
		(pin EMAC1CLIENTRXSTATS5 EMAC1CLIENTRXSTATS5 output)
		(pin EMAC1CLIENTRXSTATS6 EMAC1CLIENTRXSTATS6 output)
		(pin EMAC1CLIENTRXSTATSBYTEVLD EMAC1CLIENTRXSTATSBYTEVLD output)
		(pin EMAC1CLIENTRXSTATSVLD EMAC1CLIENTRXSTATSVLD output)
		(pin EMAC1CLIENTTXACK EMAC1CLIENTTXACK output)
		(pin EMAC1CLIENTTXCLIENTCLKOUT EMAC1CLIENTTXCLIENTCLKOUT output)
		(pin EMAC1CLIENTTXCOLLISION EMAC1CLIENTTXCOLLISION output)
		(pin EMAC1CLIENTTXRETRANSMIT EMAC1CLIENTTXRETRANSMIT output)
		(pin EMAC1CLIENTTXSTATS EMAC1CLIENTTXSTATS output)
		(pin EMAC1CLIENTTXSTATSBYTEVLD EMAC1CLIENTTXSTATSBYTEVLD output)
		(pin EMAC1CLIENTTXSTATSVLD EMAC1CLIENTTXSTATSVLD output)
		(pin EMAC1PHYENCOMMAALIGN EMAC1PHYENCOMMAALIGN output)
		(pin EMAC1PHYLOOPBACKMSB EMAC1PHYLOOPBACKMSB output)
		(pin EMAC1PHYMCLKOUT EMAC1PHYMCLKOUT output)
		(pin EMAC1PHYMDOUT EMAC1PHYMDOUT output)
		(pin EMAC1PHYMDTRI EMAC1PHYMDTRI output)
		(pin EMAC1PHYMGTRXRESET EMAC1PHYMGTRXRESET output)
		(pin EMAC1PHYMGTTXRESET EMAC1PHYMGTTXRESET output)
		(pin EMAC1PHYPOWERDOWN EMAC1PHYPOWERDOWN output)
		(pin EMAC1PHYSYNCACQSTATUS EMAC1PHYSYNCACQSTATUS output)
		(pin EMAC1PHYTXCHARDISPMODE EMAC1PHYTXCHARDISPMODE output)
		(pin EMAC1PHYTXCHARDISPVAL EMAC1PHYTXCHARDISPVAL output)
		(pin EMAC1PHYTXCHARISK EMAC1PHYTXCHARISK output)
		(pin EMAC1PHYTXCLK EMAC1PHYTXCLK output)
		(pin EMAC1PHYTXD0 EMAC1PHYTXD0 output)
		(pin EMAC1PHYTXD1 EMAC1PHYTXD1 output)
		(pin EMAC1PHYTXD2 EMAC1PHYTXD2 output)
		(pin EMAC1PHYTXD3 EMAC1PHYTXD3 output)
		(pin EMAC1PHYTXD4 EMAC1PHYTXD4 output)
		(pin EMAC1PHYTXD5 EMAC1PHYTXD5 output)
		(pin EMAC1PHYTXD6 EMAC1PHYTXD6 output)
		(pin EMAC1PHYTXD7 EMAC1PHYTXD7 output)
		(pin EMAC1PHYTXEN EMAC1PHYTXEN output)
		(pin EMAC1PHYTXER EMAC1PHYTXER output)
		(pin EMAC1PHYTXGMIIMIICLKOUT EMAC1PHYTXGMIIMIICLKOUT output)
		(pin EMAC1SPEEDIS10100 EMAC1SPEEDIS10100 output)
		(pin EMAC1TOBUS0 EMAC1TOBUS0 output)
		(pin EMAC1TOBUS1 EMAC1TOBUS1 output)
		(pin EMAC1TOBUS2 EMAC1TOBUS2 output)
		(pin EMAC1TOBUS3 EMAC1TOBUS3 output)
		(pin EMAC1TOBUS4 EMAC1TOBUS4 output)
		(pin EMACDCRACK EMACDCRACK output)
		(pin EMACDCRDBUS0 EMACDCRDBUS0 output)
		(pin EMACDCRDBUS1 EMACDCRDBUS1 output)
		(pin EMACDCRDBUS10 EMACDCRDBUS10 output)
		(pin EMACDCRDBUS11 EMACDCRDBUS11 output)
		(pin EMACDCRDBUS12 EMACDCRDBUS12 output)
		(pin EMACDCRDBUS13 EMACDCRDBUS13 output)
		(pin EMACDCRDBUS14 EMACDCRDBUS14 output)
		(pin EMACDCRDBUS15 EMACDCRDBUS15 output)
		(pin EMACDCRDBUS16 EMACDCRDBUS16 output)
		(pin EMACDCRDBUS17 EMACDCRDBUS17 output)
		(pin EMACDCRDBUS18 EMACDCRDBUS18 output)
		(pin EMACDCRDBUS19 EMACDCRDBUS19 output)
		(pin EMACDCRDBUS2 EMACDCRDBUS2 output)
		(pin EMACDCRDBUS20 EMACDCRDBUS20 output)
		(pin EMACDCRDBUS21 EMACDCRDBUS21 output)
		(pin EMACDCRDBUS22 EMACDCRDBUS22 output)
		(pin EMACDCRDBUS23 EMACDCRDBUS23 output)
		(pin EMACDCRDBUS24 EMACDCRDBUS24 output)
		(pin EMACDCRDBUS25 EMACDCRDBUS25 output)
		(pin EMACDCRDBUS26 EMACDCRDBUS26 output)
		(pin EMACDCRDBUS27 EMACDCRDBUS27 output)
		(pin EMACDCRDBUS28 EMACDCRDBUS28 output)
		(pin EMACDCRDBUS29 EMACDCRDBUS29 output)
		(pin EMACDCRDBUS3 EMACDCRDBUS3 output)
		(pin EMACDCRDBUS30 EMACDCRDBUS30 output)
		(pin EMACDCRDBUS31 EMACDCRDBUS31 output)
		(pin EMACDCRDBUS4 EMACDCRDBUS4 output)
		(pin EMACDCRDBUS5 EMACDCRDBUS5 output)
		(pin EMACDCRDBUS6 EMACDCRDBUS6 output)
		(pin EMACDCRDBUS7 EMACDCRDBUS7 output)
		(pin EMACDCRDBUS8 EMACDCRDBUS8 output)
		(pin EMACDCRDBUS9 EMACDCRDBUS9 output)
		(pin HOSTMIIMRDY HOSTMIIMRDY output)
		(pin HOSTRDDATA0 HOSTRDDATA0 output)
		(pin HOSTRDDATA1 HOSTRDDATA1 output)
		(pin HOSTRDDATA10 HOSTRDDATA10 output)
		(pin HOSTRDDATA11 HOSTRDDATA11 output)
		(pin HOSTRDDATA12 HOSTRDDATA12 output)
		(pin HOSTRDDATA13 HOSTRDDATA13 output)
		(pin HOSTRDDATA14 HOSTRDDATA14 output)
		(pin HOSTRDDATA15 HOSTRDDATA15 output)
		(pin HOSTRDDATA16 HOSTRDDATA16 output)
		(pin HOSTRDDATA17 HOSTRDDATA17 output)
		(pin HOSTRDDATA18 HOSTRDDATA18 output)
		(pin HOSTRDDATA19 HOSTRDDATA19 output)
		(pin HOSTRDDATA2 HOSTRDDATA2 output)
		(pin HOSTRDDATA20 HOSTRDDATA20 output)
		(pin HOSTRDDATA21 HOSTRDDATA21 output)
		(pin HOSTRDDATA22 HOSTRDDATA22 output)
		(pin HOSTRDDATA23 HOSTRDDATA23 output)
		(pin HOSTRDDATA24 HOSTRDDATA24 output)
		(pin HOSTRDDATA25 HOSTRDDATA25 output)
		(pin HOSTRDDATA26 HOSTRDDATA26 output)
		(pin HOSTRDDATA27 HOSTRDDATA27 output)
		(pin HOSTRDDATA28 HOSTRDDATA28 output)
		(pin HOSTRDDATA29 HOSTRDDATA29 output)
		(pin HOSTRDDATA3 HOSTRDDATA3 output)
		(pin HOSTRDDATA30 HOSTRDDATA30 output)
		(pin HOSTRDDATA31 HOSTRDDATA31 output)
		(pin HOSTRDDATA4 HOSTRDDATA4 output)
		(pin HOSTRDDATA5 HOSTRDDATA5 output)
		(pin HOSTRDDATA6 HOSTRDDATA6 output)
		(pin HOSTRDDATA7 HOSTRDDATA7 output)
		(pin HOSTRDDATA8 HOSTRDDATA8 output)
		(pin HOSTRDDATA9 HOSTRDDATA9 output)
		(pin TSTSOEMACO0 TSTSOEMACO0 output)
		(pin TSTSOEMACO1 TSTSOEMACO1 output)
		(pin TSTSOEMACO2 TSTSOEMACO2 output)
		(pin TSTSOEMACO3 TSTSOEMACO3 output)
		(pin TSTSOEMACO4 TSTSOEMACO4 output)
		(pin TSTSOEMACO5 TSTSOEMACO5 output)
		(pin TSTSOEMACO6 TSTSOEMACO6 output)
		(element TEMAC 504 # BEL
			(pin CLIENTEMAC0DCMLOCKED input)
			(pin CLIENTEMAC0PAUSEREQ input)
			(pin CLIENTEMAC0PAUSEVAL0 input)
			(pin CLIENTEMAC0PAUSEVAL1 input)
			(pin CLIENTEMAC0PAUSEVAL10 input)
			(pin CLIENTEMAC0PAUSEVAL11 input)
			(pin CLIENTEMAC0PAUSEVAL12 input)
			(pin CLIENTEMAC0PAUSEVAL13 input)
			(pin CLIENTEMAC0PAUSEVAL14 input)
			(pin CLIENTEMAC0PAUSEVAL15 input)
			(pin CLIENTEMAC0PAUSEVAL2 input)
			(pin CLIENTEMAC0PAUSEVAL3 input)
			(pin CLIENTEMAC0PAUSEVAL4 input)
			(pin CLIENTEMAC0PAUSEVAL5 input)
			(pin CLIENTEMAC0PAUSEVAL6 input)
			(pin CLIENTEMAC0PAUSEVAL7 input)
			(pin CLIENTEMAC0PAUSEVAL8 input)
			(pin CLIENTEMAC0PAUSEVAL9 input)
			(pin CLIENTEMAC0RXCLIENTCLKIN input)
			(pin CLIENTEMAC0TXCLIENTCLKIN input)
			(pin CLIENTEMAC0TXD0 input)
			(pin CLIENTEMAC0TXD1 input)
			(pin CLIENTEMAC0TXD10 input)
			(pin CLIENTEMAC0TXD11 input)
			(pin CLIENTEMAC0TXD12 input)
			(pin CLIENTEMAC0TXD13 input)
			(pin CLIENTEMAC0TXD14 input)
			(pin CLIENTEMAC0TXD15 input)
			(pin CLIENTEMAC0TXD2 input)
			(pin CLIENTEMAC0TXD3 input)
			(pin CLIENTEMAC0TXD4 input)
			(pin CLIENTEMAC0TXD5 input)
			(pin CLIENTEMAC0TXD6 input)
			(pin CLIENTEMAC0TXD7 input)
			(pin CLIENTEMAC0TXD8 input)
			(pin CLIENTEMAC0TXD9 input)
			(pin CLIENTEMAC0TXDVLD input)
			(pin CLIENTEMAC0TXDVLDMSW input)
			(pin CLIENTEMAC0TXFIRSTBYTE input)
			(pin CLIENTEMAC0TXIFGDELAY0 input)
			(pin CLIENTEMAC0TXIFGDELAY1 input)
			(pin CLIENTEMAC0TXIFGDELAY2 input)
			(pin CLIENTEMAC0TXIFGDELAY3 input)
			(pin CLIENTEMAC0TXIFGDELAY4 input)
			(pin CLIENTEMAC0TXIFGDELAY5 input)
			(pin CLIENTEMAC0TXIFGDELAY6 input)
			(pin CLIENTEMAC0TXIFGDELAY7 input)
			(pin CLIENTEMAC0TXUNDERRUN input)
			(pin CLIENTEMAC1DCMLOCKED input)
			(pin CLIENTEMAC1PAUSEREQ input)
			(pin CLIENTEMAC1PAUSEVAL0 input)
			(pin CLIENTEMAC1PAUSEVAL1 input)
			(pin CLIENTEMAC1PAUSEVAL10 input)
			(pin CLIENTEMAC1PAUSEVAL11 input)
			(pin CLIENTEMAC1PAUSEVAL12 input)
			(pin CLIENTEMAC1PAUSEVAL13 input)
			(pin CLIENTEMAC1PAUSEVAL14 input)
			(pin CLIENTEMAC1PAUSEVAL15 input)
			(pin CLIENTEMAC1PAUSEVAL2 input)
			(pin CLIENTEMAC1PAUSEVAL3 input)
			(pin CLIENTEMAC1PAUSEVAL4 input)
			(pin CLIENTEMAC1PAUSEVAL5 input)
			(pin CLIENTEMAC1PAUSEVAL6 input)
			(pin CLIENTEMAC1PAUSEVAL7 input)
			(pin CLIENTEMAC1PAUSEVAL8 input)
			(pin CLIENTEMAC1PAUSEVAL9 input)
			(pin CLIENTEMAC1RXCLIENTCLKIN input)
			(pin CLIENTEMAC1TXCLIENTCLKIN input)
			(pin CLIENTEMAC1TXD0 input)
			(pin CLIENTEMAC1TXD1 input)
			(pin CLIENTEMAC1TXD10 input)
			(pin CLIENTEMAC1TXD11 input)
			(pin CLIENTEMAC1TXD12 input)
			(pin CLIENTEMAC1TXD13 input)
			(pin CLIENTEMAC1TXD14 input)
			(pin CLIENTEMAC1TXD15 input)
			(pin CLIENTEMAC1TXD2 input)
			(pin CLIENTEMAC1TXD3 input)
			(pin CLIENTEMAC1TXD4 input)
			(pin CLIENTEMAC1TXD5 input)
			(pin CLIENTEMAC1TXD6 input)
			(pin CLIENTEMAC1TXD7 input)
			(pin CLIENTEMAC1TXD8 input)
			(pin CLIENTEMAC1TXD9 input)
			(pin CLIENTEMAC1TXDVLD input)
			(pin CLIENTEMAC1TXDVLDMSW input)
			(pin CLIENTEMAC1TXFIRSTBYTE input)
			(pin CLIENTEMAC1TXIFGDELAY0 input)
			(pin CLIENTEMAC1TXIFGDELAY1 input)
			(pin CLIENTEMAC1TXIFGDELAY2 input)
			(pin CLIENTEMAC1TXIFGDELAY3 input)
			(pin CLIENTEMAC1TXIFGDELAY4 input)
			(pin CLIENTEMAC1TXIFGDELAY5 input)
			(pin CLIENTEMAC1TXIFGDELAY6 input)
			(pin CLIENTEMAC1TXIFGDELAY7 input)
			(pin CLIENTEMAC1TXUNDERRUN input)
			(pin DCREMACABUS0 input)
			(pin DCREMACABUS1 input)
			(pin DCREMACABUS2 input)
			(pin DCREMACABUS3 input)
			(pin DCREMACABUS4 input)
			(pin DCREMACABUS5 input)
			(pin DCREMACABUS6 input)
			(pin DCREMACABUS7 input)
			(pin DCREMACABUS8 input)
			(pin DCREMACABUS9 input)
			(pin DCREMACCLK input)
			(pin DCREMACDBUS0 input)
			(pin DCREMACDBUS1 input)
			(pin DCREMACDBUS10 input)
			(pin DCREMACDBUS11 input)
			(pin DCREMACDBUS12 input)
			(pin DCREMACDBUS13 input)
			(pin DCREMACDBUS14 input)
			(pin DCREMACDBUS15 input)
			(pin DCREMACDBUS16 input)
			(pin DCREMACDBUS17 input)
			(pin DCREMACDBUS18 input)
			(pin DCREMACDBUS19 input)
			(pin DCREMACDBUS2 input)
			(pin DCREMACDBUS20 input)
			(pin DCREMACDBUS21 input)
			(pin DCREMACDBUS22 input)
			(pin DCREMACDBUS23 input)
			(pin DCREMACDBUS24 input)
			(pin DCREMACDBUS25 input)
			(pin DCREMACDBUS26 input)
			(pin DCREMACDBUS27 input)
			(pin DCREMACDBUS28 input)
			(pin DCREMACDBUS29 input)
			(pin DCREMACDBUS3 input)
			(pin DCREMACDBUS30 input)
			(pin DCREMACDBUS31 input)
			(pin DCREMACDBUS4 input)
			(pin DCREMACDBUS5 input)
			(pin DCREMACDBUS6 input)
			(pin DCREMACDBUS7 input)
			(pin DCREMACDBUS8 input)
			(pin DCREMACDBUS9 input)
			(pin DCREMACENABLE input)
			(pin DCREMACREAD input)
			(pin DCREMACWRITE input)
			(pin EMAC0TIBUS0 input)
			(pin EMAC0TIBUS1 input)
			(pin EMAC0TIBUS2 input)
			(pin EMAC0TIBUS3 input)
			(pin EMAC0TIBUS4 input)
			(pin EMAC1TIBUS0 input)
			(pin EMAC1TIBUS1 input)
			(pin EMAC1TIBUS2 input)
			(pin EMAC1TIBUS3 input)
			(pin EMAC1TIBUS4 input)
			(pin HOSTADDR0 input)
			(pin HOSTADDR1 input)
			(pin HOSTADDR2 input)
			(pin HOSTADDR3 input)
			(pin HOSTADDR4 input)
			(pin HOSTADDR5 input)
			(pin HOSTADDR6 input)
			(pin HOSTADDR7 input)
			(pin HOSTADDR8 input)
			(pin HOSTADDR9 input)
			(pin HOSTCLK input)
			(pin HOSTEMAC1SEL input)
			(pin HOSTMIIMSEL input)
			(pin HOSTOPCODE0 input)
			(pin HOSTOPCODE1 input)
			(pin HOSTREQ input)
			(pin HOSTWRDATA0 input)
			(pin HOSTWRDATA1 input)
			(pin HOSTWRDATA10 input)
			(pin HOSTWRDATA11 input)
			(pin HOSTWRDATA12 input)
			(pin HOSTWRDATA13 input)
			(pin HOSTWRDATA14 input)
			(pin HOSTWRDATA15 input)
			(pin HOSTWRDATA16 input)
			(pin HOSTWRDATA17 input)
			(pin HOSTWRDATA18 input)
			(pin HOSTWRDATA19 input)
			(pin HOSTWRDATA2 input)
			(pin HOSTWRDATA20 input)
			(pin HOSTWRDATA21 input)
			(pin HOSTWRDATA22 input)
			(pin HOSTWRDATA23 input)
			(pin HOSTWRDATA24 input)
			(pin HOSTWRDATA25 input)
			(pin HOSTWRDATA26 input)
			(pin HOSTWRDATA27 input)
			(pin HOSTWRDATA28 input)
			(pin HOSTWRDATA29 input)
			(pin HOSTWRDATA3 input)
			(pin HOSTWRDATA30 input)
			(pin HOSTWRDATA31 input)
			(pin HOSTWRDATA4 input)
			(pin HOSTWRDATA5 input)
			(pin HOSTWRDATA6 input)
			(pin HOSTWRDATA7 input)
			(pin HOSTWRDATA8 input)
			(pin HOSTWRDATA9 input)
			(pin PHYEMAC0COL input)
			(pin PHYEMAC0CRS input)
			(pin PHYEMAC0GTXCLK input)
			(pin PHYEMAC0MCLKIN input)
			(pin PHYEMAC0MDIN input)
			(pin PHYEMAC0MIITXCLK input)
			(pin PHYEMAC0PHYAD0 input)
			(pin PHYEMAC0PHYAD1 input)
			(pin PHYEMAC0PHYAD2 input)
			(pin PHYEMAC0PHYAD3 input)
			(pin PHYEMAC0PHYAD4 input)
			(pin PHYEMAC0RXBUFERR input)
			(pin PHYEMAC0RXBUFSTATUS0 input)
			(pin PHYEMAC0RXBUFSTATUS1 input)
			(pin PHYEMAC0RXCHARISCOMMA input)
			(pin PHYEMAC0RXCHARISK input)
			(pin PHYEMAC0RXCHECKINGCRC input)
			(pin PHYEMAC0RXCLK input)
			(pin PHYEMAC0RXCLKCORCNT0 input)
			(pin PHYEMAC0RXCLKCORCNT1 input)
			(pin PHYEMAC0RXCLKCORCNT2 input)
			(pin PHYEMAC0RXCOMMADET input)
			(pin PHYEMAC0RXD0 input)
			(pin PHYEMAC0RXD1 input)
			(pin PHYEMAC0RXD2 input)
			(pin PHYEMAC0RXD3 input)
			(pin PHYEMAC0RXD4 input)
			(pin PHYEMAC0RXD5 input)
			(pin PHYEMAC0RXD6 input)
			(pin PHYEMAC0RXD7 input)
			(pin PHYEMAC0RXDISPERR input)
			(pin PHYEMAC0RXDV input)
			(pin PHYEMAC0RXER input)
			(pin PHYEMAC0RXLOSSOFSYNC0 input)
			(pin PHYEMAC0RXLOSSOFSYNC1 input)
			(pin PHYEMAC0RXNOTINTABLE input)
			(pin PHYEMAC0RXRUNDISP input)
			(pin PHYEMAC0SIGNALDET input)
			(pin PHYEMAC0TXBUFERR input)
			(pin PHYEMAC0TXGMIIMIICLKIN input)
			(pin PHYEMAC1COL input)
			(pin PHYEMAC1CRS input)
			(pin PHYEMAC1GTXCLK input)
			(pin PHYEMAC1MCLKIN input)
			(pin PHYEMAC1MDIN input)
			(pin PHYEMAC1MIITXCLK input)
			(pin PHYEMAC1PHYAD0 input)
			(pin PHYEMAC1PHYAD1 input)
			(pin PHYEMAC1PHYAD2 input)
			(pin PHYEMAC1PHYAD3 input)
			(pin PHYEMAC1PHYAD4 input)
			(pin PHYEMAC1RXBUFERR input)
			(pin PHYEMAC1RXBUFSTATUS0 input)
			(pin PHYEMAC1RXBUFSTATUS1 input)
			(pin PHYEMAC1RXCHARISCOMMA input)
			(pin PHYEMAC1RXCHARISK input)
			(pin PHYEMAC1RXCHECKINGCRC input)
			(pin PHYEMAC1RXCLK input)
			(pin PHYEMAC1RXCLKCORCNT0 input)
			(pin PHYEMAC1RXCLKCORCNT1 input)
			(pin PHYEMAC1RXCLKCORCNT2 input)
			(pin PHYEMAC1RXCOMMADET input)
			(pin PHYEMAC1RXD0 input)
			(pin PHYEMAC1RXD1 input)
			(pin PHYEMAC1RXD2 input)
			(pin PHYEMAC1RXD3 input)
			(pin PHYEMAC1RXD4 input)
			(pin PHYEMAC1RXD5 input)
			(pin PHYEMAC1RXD6 input)
			(pin PHYEMAC1RXD7 input)
			(pin PHYEMAC1RXDISPERR input)
			(pin PHYEMAC1RXDV input)
			(pin PHYEMAC1RXER input)
			(pin PHYEMAC1RXLOSSOFSYNC0 input)
			(pin PHYEMAC1RXLOSSOFSYNC1 input)
			(pin PHYEMAC1RXNOTINTABLE input)
			(pin PHYEMAC1RXRUNDISP input)
			(pin PHYEMAC1SIGNALDET input)
			(pin PHYEMAC1TXBUFERR input)
			(pin PHYEMAC1TXGMIIMIICLKIN input)
			(pin RESET input)
			(pin TESTSELI input)
			(pin TSTSEEMACI input)
			(pin TSTSIEMACI0 input)
			(pin TSTSIEMACI1 input)
			(pin TSTSIEMACI2 input)
			(pin TSTSIEMACI3 input)
			(pin TSTSIEMACI4 input)
			(pin TSTSIEMACI5 input)
			(pin TSTSIEMACI6 input)
			(pin DCRHOSTDONEIR output)
			(pin EMAC0CLIENTANINTERRUPT output)
			(pin EMAC0CLIENTRXBADFRAME output)
			(pin EMAC0CLIENTRXCLIENTCLKOUT output)
			(pin EMAC0CLIENTRXD0 output)
			(pin EMAC0CLIENTRXD1 output)
			(pin EMAC0CLIENTRXD10 output)
			(pin EMAC0CLIENTRXD11 output)
			(pin EMAC0CLIENTRXD12 output)
			(pin EMAC0CLIENTRXD13 output)
			(pin EMAC0CLIENTRXD14 output)
			(pin EMAC0CLIENTRXD15 output)
			(pin EMAC0CLIENTRXD2 output)
			(pin EMAC0CLIENTRXD3 output)
			(pin EMAC0CLIENTRXD4 output)
			(pin EMAC0CLIENTRXD5 output)
			(pin EMAC0CLIENTRXD6 output)
			(pin EMAC0CLIENTRXD7 output)
			(pin EMAC0CLIENTRXD8 output)
			(pin EMAC0CLIENTRXD9 output)
			(pin EMAC0CLIENTRXDVLD output)
			(pin EMAC0CLIENTRXDVLDMSW output)
			(pin EMAC0CLIENTRXDVREG6 output)
			(pin EMAC0CLIENTRXFRAMEDROP output)
			(pin EMAC0CLIENTRXGOODFRAME output)
			(pin EMAC0CLIENTRXSTATS0 output)
			(pin EMAC0CLIENTRXSTATS1 output)
			(pin EMAC0CLIENTRXSTATS2 output)
			(pin EMAC0CLIENTRXSTATS3 output)
			(pin EMAC0CLIENTRXSTATS4 output)
			(pin EMAC0CLIENTRXSTATS5 output)
			(pin EMAC0CLIENTRXSTATS6 output)
			(pin EMAC0CLIENTRXSTATSBYTEVLD output)
			(pin EMAC0CLIENTRXSTATSVLD output)
			(pin EMAC0CLIENTTXACK output)
			(pin EMAC0CLIENTTXCLIENTCLKOUT output)
			(pin EMAC0CLIENTTXCOLLISION output)
			(pin EMAC0CLIENTTXRETRANSMIT output)
			(pin EMAC0CLIENTTXSTATS output)
			(pin EMAC0CLIENTTXSTATSBYTEVLD output)
			(pin EMAC0CLIENTTXSTATSVLD output)
			(pin EMAC0PHYENCOMMAALIGN output)
			(pin EMAC0PHYLOOPBACKMSB output)
			(pin EMAC0PHYMCLKOUT output)
			(pin EMAC0PHYMDOUT output)
			(pin EMAC0PHYMDTRI output)
			(pin EMAC0PHYMGTRXRESET output)
			(pin EMAC0PHYMGTTXRESET output)
			(pin EMAC0PHYPOWERDOWN output)
			(pin EMAC0PHYSYNCACQSTATUS output)
			(pin EMAC0PHYTXCHARDISPMODE output)
			(pin EMAC0PHYTXCHARDISPVAL output)
			(pin EMAC0PHYTXCHARISK output)
			(pin EMAC0PHYTXCLK output)
			(pin EMAC0PHYTXD0 output)
			(pin EMAC0PHYTXD1 output)
			(pin EMAC0PHYTXD2 output)
			(pin EMAC0PHYTXD3 output)
			(pin EMAC0PHYTXD4 output)
			(pin EMAC0PHYTXD5 output)
			(pin EMAC0PHYTXD6 output)
			(pin EMAC0PHYTXD7 output)
			(pin EMAC0PHYTXEN output)
			(pin EMAC0PHYTXER output)
			(pin EMAC0PHYTXGMIIMIICLKOUT output)
			(pin EMAC0SPEEDIS10100 output)
			(pin EMAC0TOBUS0 output)
			(pin EMAC0TOBUS1 output)
			(pin EMAC0TOBUS2 output)
			(pin EMAC0TOBUS3 output)
			(pin EMAC0TOBUS4 output)
			(pin EMAC1CLIENTANINTERRUPT output)
			(pin EMAC1CLIENTRXBADFRAME output)
			(pin EMAC1CLIENTRXCLIENTCLKOUT output)
			(pin EMAC1CLIENTRXD0 output)
			(pin EMAC1CLIENTRXD1 output)
			(pin EMAC1CLIENTRXD10 output)
			(pin EMAC1CLIENTRXD11 output)
			(pin EMAC1CLIENTRXD12 output)
			(pin EMAC1CLIENTRXD13 output)
			(pin EMAC1CLIENTRXD14 output)
			(pin EMAC1CLIENTRXD15 output)
			(pin EMAC1CLIENTRXD2 output)
			(pin EMAC1CLIENTRXD3 output)
			(pin EMAC1CLIENTRXD4 output)
			(pin EMAC1CLIENTRXD5 output)
			(pin EMAC1CLIENTRXD6 output)
			(pin EMAC1CLIENTRXD7 output)
			(pin EMAC1CLIENTRXD8 output)
			(pin EMAC1CLIENTRXD9 output)
			(pin EMAC1CLIENTRXDVLD output)
			(pin EMAC1CLIENTRXDVLDMSW output)
			(pin EMAC1CLIENTRXDVREG6 output)
			(pin EMAC1CLIENTRXFRAMEDROP output)
			(pin EMAC1CLIENTRXGOODFRAME output)
			(pin EMAC1CLIENTRXSTATS0 output)
			(pin EMAC1CLIENTRXSTATS1 output)
			(pin EMAC1CLIENTRXSTATS2 output)
			(pin EMAC1CLIENTRXSTATS3 output)
			(pin EMAC1CLIENTRXSTATS4 output)
			(pin EMAC1CLIENTRXSTATS5 output)
			(pin EMAC1CLIENTRXSTATS6 output)
			(pin EMAC1CLIENTRXSTATSBYTEVLD output)
			(pin EMAC1CLIENTRXSTATSVLD output)
			(pin EMAC1CLIENTTXACK output)
			(pin EMAC1CLIENTTXCLIENTCLKOUT output)
			(pin EMAC1CLIENTTXCOLLISION output)
			(pin EMAC1CLIENTTXRETRANSMIT output)
			(pin EMAC1CLIENTTXSTATS output)
			(pin EMAC1CLIENTTXSTATSBYTEVLD output)
			(pin EMAC1CLIENTTXSTATSVLD output)
			(pin EMAC1PHYENCOMMAALIGN output)
			(pin EMAC1PHYLOOPBACKMSB output)
			(pin EMAC1PHYMCLKOUT output)
			(pin EMAC1PHYMDOUT output)
			(pin EMAC1PHYMDTRI output)
			(pin EMAC1PHYMGTRXRESET output)
			(pin EMAC1PHYMGTTXRESET output)
			(pin EMAC1PHYPOWERDOWN output)
			(pin EMAC1PHYSYNCACQSTATUS output)
			(pin EMAC1PHYTXCHARDISPMODE output)
			(pin EMAC1PHYTXCHARDISPVAL output)
			(pin EMAC1PHYTXCHARISK output)
			(pin EMAC1PHYTXCLK output)
			(pin EMAC1PHYTXD0 output)
			(pin EMAC1PHYTXD1 output)
			(pin EMAC1PHYTXD2 output)
			(pin EMAC1PHYTXD3 output)
			(pin EMAC1PHYTXD4 output)
			(pin EMAC1PHYTXD5 output)
			(pin EMAC1PHYTXD6 output)
			(pin EMAC1PHYTXD7 output)
			(pin EMAC1PHYTXEN output)
			(pin EMAC1PHYTXER output)
			(pin EMAC1PHYTXGMIIMIICLKOUT output)
			(pin EMAC1SPEEDIS10100 output)
			(pin EMAC1TOBUS0 output)
			(pin EMAC1TOBUS1 output)
			(pin EMAC1TOBUS2 output)
			(pin EMAC1TOBUS3 output)
			(pin EMAC1TOBUS4 output)
			(pin EMACDCRACK output)
			(pin EMACDCRDBUS0 output)
			(pin EMACDCRDBUS1 output)
			(pin EMACDCRDBUS10 output)
			(pin EMACDCRDBUS11 output)
			(pin EMACDCRDBUS12 output)
			(pin EMACDCRDBUS13 output)
			(pin EMACDCRDBUS14 output)
			(pin EMACDCRDBUS15 output)
			(pin EMACDCRDBUS16 output)
			(pin EMACDCRDBUS17 output)
			(pin EMACDCRDBUS18 output)
			(pin EMACDCRDBUS19 output)
			(pin EMACDCRDBUS2 output)
			(pin EMACDCRDBUS20 output)
			(pin EMACDCRDBUS21 output)
			(pin EMACDCRDBUS22 output)
			(pin EMACDCRDBUS23 output)
			(pin EMACDCRDBUS24 output)
			(pin EMACDCRDBUS25 output)
			(pin EMACDCRDBUS26 output)
			(pin EMACDCRDBUS27 output)
			(pin EMACDCRDBUS28 output)
			(pin EMACDCRDBUS29 output)
			(pin EMACDCRDBUS3 output)
			(pin EMACDCRDBUS30 output)
			(pin EMACDCRDBUS31 output)
			(pin EMACDCRDBUS4 output)
			(pin EMACDCRDBUS5 output)
			(pin EMACDCRDBUS6 output)
			(pin EMACDCRDBUS7 output)
			(pin EMACDCRDBUS8 output)
			(pin EMACDCRDBUS9 output)
			(pin HOSTMIIMRDY output)
			(pin HOSTRDDATA0 output)
			(pin HOSTRDDATA1 output)
			(pin HOSTRDDATA10 output)
			(pin HOSTRDDATA11 output)
			(pin HOSTRDDATA12 output)
			(pin HOSTRDDATA13 output)
			(pin HOSTRDDATA14 output)
			(pin HOSTRDDATA15 output)
			(pin HOSTRDDATA16 output)
			(pin HOSTRDDATA17 output)
			(pin HOSTRDDATA18 output)
			(pin HOSTRDDATA19 output)
			(pin HOSTRDDATA2 output)
			(pin HOSTRDDATA20 output)
			(pin HOSTRDDATA21 output)
			(pin HOSTRDDATA22 output)
			(pin HOSTRDDATA23 output)
			(pin HOSTRDDATA24 output)
			(pin HOSTRDDATA25 output)
			(pin HOSTRDDATA26 output)
			(pin HOSTRDDATA27 output)
			(pin HOSTRDDATA28 output)
			(pin HOSTRDDATA29 output)
			(pin HOSTRDDATA3 output)
			(pin HOSTRDDATA30 output)
			(pin HOSTRDDATA31 output)
			(pin HOSTRDDATA4 output)
			(pin HOSTRDDATA5 output)
			(pin HOSTRDDATA6 output)
			(pin HOSTRDDATA7 output)
			(pin HOSTRDDATA8 output)
			(pin HOSTRDDATA9 output)
			(pin TSTSOEMACO0 output)
			(pin TSTSOEMACO1 output)
			(pin TSTSOEMACO2 output)
			(pin TSTSOEMACO3 output)
			(pin TSTSOEMACO4 output)
			(pin TSTSOEMACO5 output)
			(pin TSTSOEMACO6 output)
			(conn TEMAC DCRHOSTDONEIR ==> DCRHOSTDONEIR DCRHOSTDONEIR)
			(conn TEMAC EMAC0CLIENTANINTERRUPT ==> EMAC0CLIENTANINTERRUPT EMAC0CLIENTANINTERRUPT)
			(conn TEMAC EMAC0CLIENTRXBADFRAME ==> EMAC0CLIENTRXBADFRAME EMAC0CLIENTRXBADFRAME)
			(conn TEMAC EMAC0CLIENTRXCLIENTCLKOUT ==> EMAC0CLIENTRXCLIENTCLKOUT EMAC0CLIENTRXCLIENTCLKOUT)
			(conn TEMAC EMAC0CLIENTRXD0 ==> EMAC0CLIENTRXD0 EMAC0CLIENTRXD0)
			(conn TEMAC EMAC0CLIENTRXD1 ==> EMAC0CLIENTRXD1 EMAC0CLIENTRXD1)
			(conn TEMAC EMAC0CLIENTRXD10 ==> EMAC0CLIENTRXD10 EMAC0CLIENTRXD10)
			(conn TEMAC EMAC0CLIENTRXD11 ==> EMAC0CLIENTRXD11 EMAC0CLIENTRXD11)
			(conn TEMAC EMAC0CLIENTRXD12 ==> EMAC0CLIENTRXD12 EMAC0CLIENTRXD12)
			(conn TEMAC EMAC0CLIENTRXD13 ==> EMAC0CLIENTRXD13 EMAC0CLIENTRXD13)
			(conn TEMAC EMAC0CLIENTRXD14 ==> EMAC0CLIENTRXD14 EMAC0CLIENTRXD14)
			(conn TEMAC EMAC0CLIENTRXD15 ==> EMAC0CLIENTRXD15 EMAC0CLIENTRXD15)
			(conn TEMAC EMAC0CLIENTRXD2 ==> EMAC0CLIENTRXD2 EMAC0CLIENTRXD2)
			(conn TEMAC EMAC0CLIENTRXD3 ==> EMAC0CLIENTRXD3 EMAC0CLIENTRXD3)
			(conn TEMAC EMAC0CLIENTRXD4 ==> EMAC0CLIENTRXD4 EMAC0CLIENTRXD4)
			(conn TEMAC EMAC0CLIENTRXD5 ==> EMAC0CLIENTRXD5 EMAC0CLIENTRXD5)
			(conn TEMAC EMAC0CLIENTRXD6 ==> EMAC0CLIENTRXD6 EMAC0CLIENTRXD6)
			(conn TEMAC EMAC0CLIENTRXD7 ==> EMAC0CLIENTRXD7 EMAC0CLIENTRXD7)
			(conn TEMAC EMAC0CLIENTRXD8 ==> EMAC0CLIENTRXD8 EMAC0CLIENTRXD8)
			(conn TEMAC EMAC0CLIENTRXD9 ==> EMAC0CLIENTRXD9 EMAC0CLIENTRXD9)
			(conn TEMAC EMAC0CLIENTRXDVLD ==> EMAC0CLIENTRXDVLD EMAC0CLIENTRXDVLD)
			(conn TEMAC EMAC0CLIENTRXDVLDMSW ==> EMAC0CLIENTRXDVLDMSW EMAC0CLIENTRXDVLDMSW)
			(conn TEMAC EMAC0CLIENTRXDVREG6 ==> EMAC0CLIENTRXDVREG6 EMAC0CLIENTRXDVREG6)
			(conn TEMAC EMAC0CLIENTRXFRAMEDROP ==> EMAC0CLIENTRXFRAMEDROP EMAC0CLIENTRXFRAMEDROP)
			(conn TEMAC EMAC0CLIENTRXGOODFRAME ==> EMAC0CLIENTRXGOODFRAME EMAC0CLIENTRXGOODFRAME)
			(conn TEMAC EMAC0CLIENTRXSTATS0 ==> EMAC0CLIENTRXSTATS0 EMAC0CLIENTRXSTATS0)
			(conn TEMAC EMAC0CLIENTRXSTATS1 ==> EMAC0CLIENTRXSTATS1 EMAC0CLIENTRXSTATS1)
			(conn TEMAC EMAC0CLIENTRXSTATS2 ==> EMAC0CLIENTRXSTATS2 EMAC0CLIENTRXSTATS2)
			(conn TEMAC EMAC0CLIENTRXSTATS3 ==> EMAC0CLIENTRXSTATS3 EMAC0CLIENTRXSTATS3)
			(conn TEMAC EMAC0CLIENTRXSTATS4 ==> EMAC0CLIENTRXSTATS4 EMAC0CLIENTRXSTATS4)
			(conn TEMAC EMAC0CLIENTRXSTATS5 ==> EMAC0CLIENTRXSTATS5 EMAC0CLIENTRXSTATS5)
			(conn TEMAC EMAC0CLIENTRXSTATS6 ==> EMAC0CLIENTRXSTATS6 EMAC0CLIENTRXSTATS6)
			(conn TEMAC EMAC0CLIENTRXSTATSBYTEVLD ==> EMAC0CLIENTRXSTATSBYTEVLD EMAC0CLIENTRXSTATSBYTEVLD)
			(conn TEMAC EMAC0CLIENTRXSTATSVLD ==> EMAC0CLIENTRXSTATSVLD EMAC0CLIENTRXSTATSVLD)
			(conn TEMAC EMAC0CLIENTTXACK ==> EMAC0CLIENTTXACK EMAC0CLIENTTXACK)
			(conn TEMAC EMAC0CLIENTTXCLIENTCLKOUT ==> EMAC0CLIENTTXCLIENTCLKOUT EMAC0CLIENTTXCLIENTCLKOUT)
			(conn TEMAC EMAC0CLIENTTXCOLLISION ==> EMAC0CLIENTTXCOLLISION EMAC0CLIENTTXCOLLISION)
			(conn TEMAC EMAC0CLIENTTXRETRANSMIT ==> EMAC0CLIENTTXRETRANSMIT EMAC0CLIENTTXRETRANSMIT)
			(conn TEMAC EMAC0CLIENTTXSTATS ==> EMAC0CLIENTTXSTATS EMAC0CLIENTTXSTATS)
			(conn TEMAC EMAC0CLIENTTXSTATSBYTEVLD ==> EMAC0CLIENTTXSTATSBYTEVLD EMAC0CLIENTTXSTATSBYTEVLD)
			(conn TEMAC EMAC0CLIENTTXSTATSVLD ==> EMAC0CLIENTTXSTATSVLD EMAC0CLIENTTXSTATSVLD)
			(conn TEMAC EMAC0PHYENCOMMAALIGN ==> EMAC0PHYENCOMMAALIGN EMAC0PHYENCOMMAALIGN)
			(conn TEMAC EMAC0PHYLOOPBACKMSB ==> EMAC0PHYLOOPBACKMSB EMAC0PHYLOOPBACKMSB)
			(conn TEMAC EMAC0PHYMCLKOUT ==> EMAC0PHYMCLKOUT EMAC0PHYMCLKOUT)
			(conn TEMAC EMAC0PHYMDOUT ==> EMAC0PHYMDOUT EMAC0PHYMDOUT)
			(conn TEMAC EMAC0PHYMDTRI ==> EMAC0PHYMDTRI EMAC0PHYMDTRI)
			(conn TEMAC EMAC0PHYMGTRXRESET ==> EMAC0PHYMGTRXRESET EMAC0PHYMGTRXRESET)
			(conn TEMAC EMAC0PHYMGTTXRESET ==> EMAC0PHYMGTTXRESET EMAC0PHYMGTTXRESET)
			(conn TEMAC EMAC0PHYPOWERDOWN ==> EMAC0PHYPOWERDOWN EMAC0PHYPOWERDOWN)
			(conn TEMAC EMAC0PHYSYNCACQSTATUS ==> EMAC0PHYSYNCACQSTATUS EMAC0PHYSYNCACQSTATUS)
			(conn TEMAC EMAC0PHYTXCHARDISPMODE ==> EMAC0PHYTXCHARDISPMODE EMAC0PHYTXCHARDISPMODE)
			(conn TEMAC EMAC0PHYTXCHARDISPVAL ==> EMAC0PHYTXCHARDISPVAL EMAC0PHYTXCHARDISPVAL)
			(conn TEMAC EMAC0PHYTXCHARISK ==> EMAC0PHYTXCHARISK EMAC0PHYTXCHARISK)
			(conn TEMAC EMAC0PHYTXCLK ==> EMAC0PHYTXCLK EMAC0PHYTXCLK)
			(conn TEMAC EMAC0PHYTXD0 ==> EMAC0PHYTXD0 EMAC0PHYTXD0)
			(conn TEMAC EMAC0PHYTXD1 ==> EMAC0PHYTXD1 EMAC0PHYTXD1)
			(conn TEMAC EMAC0PHYTXD2 ==> EMAC0PHYTXD2 EMAC0PHYTXD2)
			(conn TEMAC EMAC0PHYTXD3 ==> EMAC0PHYTXD3 EMAC0PHYTXD3)
			(conn TEMAC EMAC0PHYTXD4 ==> EMAC0PHYTXD4 EMAC0PHYTXD4)
			(conn TEMAC EMAC0PHYTXD5 ==> EMAC0PHYTXD5 EMAC0PHYTXD5)
			(conn TEMAC EMAC0PHYTXD6 ==> EMAC0PHYTXD6 EMAC0PHYTXD6)
			(conn TEMAC EMAC0PHYTXD7 ==> EMAC0PHYTXD7 EMAC0PHYTXD7)
			(conn TEMAC EMAC0PHYTXEN ==> EMAC0PHYTXEN EMAC0PHYTXEN)
			(conn TEMAC EMAC0PHYTXER ==> EMAC0PHYTXER EMAC0PHYTXER)
			(conn TEMAC EMAC0PHYTXGMIIMIICLKOUT ==> EMAC0PHYTXGMIIMIICLKOUT EMAC0PHYTXGMIIMIICLKOUT)
			(conn TEMAC EMAC0SPEEDIS10100 ==> EMAC0SPEEDIS10100 EMAC0SPEEDIS10100)
			(conn TEMAC EMAC0TOBUS0 ==> EMAC0TOBUS0 EMAC0TOBUS0)
			(conn TEMAC EMAC0TOBUS1 ==> EMAC0TOBUS1 EMAC0TOBUS1)
			(conn TEMAC EMAC0TOBUS2 ==> EMAC0TOBUS2 EMAC0TOBUS2)
			(conn TEMAC EMAC0TOBUS3 ==> EMAC0TOBUS3 EMAC0TOBUS3)
			(conn TEMAC EMAC0TOBUS4 ==> EMAC0TOBUS4 EMAC0TOBUS4)
			(conn TEMAC EMAC1CLIENTANINTERRUPT ==> EMAC1CLIENTANINTERRUPT EMAC1CLIENTANINTERRUPT)
			(conn TEMAC EMAC1CLIENTRXBADFRAME ==> EMAC1CLIENTRXBADFRAME EMAC1CLIENTRXBADFRAME)
			(conn TEMAC EMAC1CLIENTRXCLIENTCLKOUT ==> EMAC1CLIENTRXCLIENTCLKOUT EMAC1CLIENTRXCLIENTCLKOUT)
			(conn TEMAC EMAC1CLIENTRXD0 ==> EMAC1CLIENTRXD0 EMAC1CLIENTRXD0)
			(conn TEMAC EMAC1CLIENTRXD1 ==> EMAC1CLIENTRXD1 EMAC1CLIENTRXD1)
			(conn TEMAC EMAC1CLIENTRXD10 ==> EMAC1CLIENTRXD10 EMAC1CLIENTRXD10)
			(conn TEMAC EMAC1CLIENTRXD11 ==> EMAC1CLIENTRXD11 EMAC1CLIENTRXD11)
			(conn TEMAC EMAC1CLIENTRXD12 ==> EMAC1CLIENTRXD12 EMAC1CLIENTRXD12)
			(conn TEMAC EMAC1CLIENTRXD13 ==> EMAC1CLIENTRXD13 EMAC1CLIENTRXD13)
			(conn TEMAC EMAC1CLIENTRXD14 ==> EMAC1CLIENTRXD14 EMAC1CLIENTRXD14)
			(conn TEMAC EMAC1CLIENTRXD15 ==> EMAC1CLIENTRXD15 EMAC1CLIENTRXD15)
			(conn TEMAC EMAC1CLIENTRXD2 ==> EMAC1CLIENTRXD2 EMAC1CLIENTRXD2)
			(conn TEMAC EMAC1CLIENTRXD3 ==> EMAC1CLIENTRXD3 EMAC1CLIENTRXD3)
			(conn TEMAC EMAC1CLIENTRXD4 ==> EMAC1CLIENTRXD4 EMAC1CLIENTRXD4)
			(conn TEMAC EMAC1CLIENTRXD5 ==> EMAC1CLIENTRXD5 EMAC1CLIENTRXD5)
			(conn TEMAC EMAC1CLIENTRXD6 ==> EMAC1CLIENTRXD6 EMAC1CLIENTRXD6)
			(conn TEMAC EMAC1CLIENTRXD7 ==> EMAC1CLIENTRXD7 EMAC1CLIENTRXD7)
			(conn TEMAC EMAC1CLIENTRXD8 ==> EMAC1CLIENTRXD8 EMAC1CLIENTRXD8)
			(conn TEMAC EMAC1CLIENTRXD9 ==> EMAC1CLIENTRXD9 EMAC1CLIENTRXD9)
			(conn TEMAC EMAC1CLIENTRXDVLD ==> EMAC1CLIENTRXDVLD EMAC1CLIENTRXDVLD)
			(conn TEMAC EMAC1CLIENTRXDVLDMSW ==> EMAC1CLIENTRXDVLDMSW EMAC1CLIENTRXDVLDMSW)
			(conn TEMAC EMAC1CLIENTRXDVREG6 ==> EMAC1CLIENTRXDVREG6 EMAC1CLIENTRXDVREG6)
			(conn TEMAC EMAC1CLIENTRXFRAMEDROP ==> EMAC1CLIENTRXFRAMEDROP EMAC1CLIENTRXFRAMEDROP)
			(conn TEMAC EMAC1CLIENTRXGOODFRAME ==> EMAC1CLIENTRXGOODFRAME EMAC1CLIENTRXGOODFRAME)
			(conn TEMAC EMAC1CLIENTRXSTATS0 ==> EMAC1CLIENTRXSTATS0 EMAC1CLIENTRXSTATS0)
			(conn TEMAC EMAC1CLIENTRXSTATS1 ==> EMAC1CLIENTRXSTATS1 EMAC1CLIENTRXSTATS1)
			(conn TEMAC EMAC1CLIENTRXSTATS2 ==> EMAC1CLIENTRXSTATS2 EMAC1CLIENTRXSTATS2)
			(conn TEMAC EMAC1CLIENTRXSTATS3 ==> EMAC1CLIENTRXSTATS3 EMAC1CLIENTRXSTATS3)
			(conn TEMAC EMAC1CLIENTRXSTATS4 ==> EMAC1CLIENTRXSTATS4 EMAC1CLIENTRXSTATS4)
			(conn TEMAC EMAC1CLIENTRXSTATS5 ==> EMAC1CLIENTRXSTATS5 EMAC1CLIENTRXSTATS5)
			(conn TEMAC EMAC1CLIENTRXSTATS6 ==> EMAC1CLIENTRXSTATS6 EMAC1CLIENTRXSTATS6)
			(conn TEMAC EMAC1CLIENTRXSTATSBYTEVLD ==> EMAC1CLIENTRXSTATSBYTEVLD EMAC1CLIENTRXSTATSBYTEVLD)
			(conn TEMAC EMAC1CLIENTRXSTATSVLD ==> EMAC1CLIENTRXSTATSVLD EMAC1CLIENTRXSTATSVLD)
			(conn TEMAC EMAC1CLIENTTXACK ==> EMAC1CLIENTTXACK EMAC1CLIENTTXACK)
			(conn TEMAC EMAC1CLIENTTXCLIENTCLKOUT ==> EMAC1CLIENTTXCLIENTCLKOUT EMAC1CLIENTTXCLIENTCLKOUT)
			(conn TEMAC EMAC1CLIENTTXCOLLISION ==> EMAC1CLIENTTXCOLLISION EMAC1CLIENTTXCOLLISION)
			(conn TEMAC EMAC1CLIENTTXRETRANSMIT ==> EMAC1CLIENTTXRETRANSMIT EMAC1CLIENTTXRETRANSMIT)
			(conn TEMAC EMAC1CLIENTTXSTATS ==> EMAC1CLIENTTXSTATS EMAC1CLIENTTXSTATS)
			(conn TEMAC EMAC1CLIENTTXSTATSBYTEVLD ==> EMAC1CLIENTTXSTATSBYTEVLD EMAC1CLIENTTXSTATSBYTEVLD)
			(conn TEMAC EMAC1CLIENTTXSTATSVLD ==> EMAC1CLIENTTXSTATSVLD EMAC1CLIENTTXSTATSVLD)
			(conn TEMAC EMAC1PHYENCOMMAALIGN ==> EMAC1PHYENCOMMAALIGN EMAC1PHYENCOMMAALIGN)
			(conn TEMAC EMAC1PHYLOOPBACKMSB ==> EMAC1PHYLOOPBACKMSB EMAC1PHYLOOPBACKMSB)
			(conn TEMAC EMAC1PHYMCLKOUT ==> EMAC1PHYMCLKOUT EMAC1PHYMCLKOUT)
			(conn TEMAC EMAC1PHYMDOUT ==> EMAC1PHYMDOUT EMAC1PHYMDOUT)
			(conn TEMAC EMAC1PHYMDTRI ==> EMAC1PHYMDTRI EMAC1PHYMDTRI)
			(conn TEMAC EMAC1PHYMGTRXRESET ==> EMAC1PHYMGTRXRESET EMAC1PHYMGTRXRESET)
			(conn TEMAC EMAC1PHYMGTTXRESET ==> EMAC1PHYMGTTXRESET EMAC1PHYMGTTXRESET)
			(conn TEMAC EMAC1PHYPOWERDOWN ==> EMAC1PHYPOWERDOWN EMAC1PHYPOWERDOWN)
			(conn TEMAC EMAC1PHYSYNCACQSTATUS ==> EMAC1PHYSYNCACQSTATUS EMAC1PHYSYNCACQSTATUS)
			(conn TEMAC EMAC1PHYTXCHARDISPMODE ==> EMAC1PHYTXCHARDISPMODE EMAC1PHYTXCHARDISPMODE)
			(conn TEMAC EMAC1PHYTXCHARDISPVAL ==> EMAC1PHYTXCHARDISPVAL EMAC1PHYTXCHARDISPVAL)
			(conn TEMAC EMAC1PHYTXCHARISK ==> EMAC1PHYTXCHARISK EMAC1PHYTXCHARISK)
			(conn TEMAC EMAC1PHYTXCLK ==> EMAC1PHYTXCLK EMAC1PHYTXCLK)
			(conn TEMAC EMAC1PHYTXD0 ==> EMAC1PHYTXD0 EMAC1PHYTXD0)
			(conn TEMAC EMAC1PHYTXD1 ==> EMAC1PHYTXD1 EMAC1PHYTXD1)
			(conn TEMAC EMAC1PHYTXD2 ==> EMAC1PHYTXD2 EMAC1PHYTXD2)
			(conn TEMAC EMAC1PHYTXD3 ==> EMAC1PHYTXD3 EMAC1PHYTXD3)
			(conn TEMAC EMAC1PHYTXD4 ==> EMAC1PHYTXD4 EMAC1PHYTXD4)
			(conn TEMAC EMAC1PHYTXD5 ==> EMAC1PHYTXD5 EMAC1PHYTXD5)
			(conn TEMAC EMAC1PHYTXD6 ==> EMAC1PHYTXD6 EMAC1PHYTXD6)
			(conn TEMAC EMAC1PHYTXD7 ==> EMAC1PHYTXD7 EMAC1PHYTXD7)
			(conn TEMAC EMAC1PHYTXEN ==> EMAC1PHYTXEN EMAC1PHYTXEN)
			(conn TEMAC EMAC1PHYTXER ==> EMAC1PHYTXER EMAC1PHYTXER)
			(conn TEMAC EMAC1PHYTXGMIIMIICLKOUT ==> EMAC1PHYTXGMIIMIICLKOUT EMAC1PHYTXGMIIMIICLKOUT)
			(conn TEMAC EMAC1SPEEDIS10100 ==> EMAC1SPEEDIS10100 EMAC1SPEEDIS10100)
			(conn TEMAC EMAC1TOBUS0 ==> EMAC1TOBUS0 EMAC1TOBUS0)
			(conn TEMAC EMAC1TOBUS1 ==> EMAC1TOBUS1 EMAC1TOBUS1)
			(conn TEMAC EMAC1TOBUS2 ==> EMAC1TOBUS2 EMAC1TOBUS2)
			(conn TEMAC EMAC1TOBUS3 ==> EMAC1TOBUS3 EMAC1TOBUS3)
			(conn TEMAC EMAC1TOBUS4 ==> EMAC1TOBUS4 EMAC1TOBUS4)
			(conn TEMAC EMACDCRACK ==> EMACDCRACK EMACDCRACK)
			(conn TEMAC EMACDCRDBUS0 ==> EMACDCRDBUS0 EMACDCRDBUS0)
			(conn TEMAC EMACDCRDBUS1 ==> EMACDCRDBUS1 EMACDCRDBUS1)
			(conn TEMAC EMACDCRDBUS10 ==> EMACDCRDBUS10 EMACDCRDBUS10)
			(conn TEMAC EMACDCRDBUS11 ==> EMACDCRDBUS11 EMACDCRDBUS11)
			(conn TEMAC EMACDCRDBUS12 ==> EMACDCRDBUS12 EMACDCRDBUS12)
			(conn TEMAC EMACDCRDBUS13 ==> EMACDCRDBUS13 EMACDCRDBUS13)
			(conn TEMAC EMACDCRDBUS14 ==> EMACDCRDBUS14 EMACDCRDBUS14)
			(conn TEMAC EMACDCRDBUS15 ==> EMACDCRDBUS15 EMACDCRDBUS15)
			(conn TEMAC EMACDCRDBUS16 ==> EMACDCRDBUS16 EMACDCRDBUS16)
			(conn TEMAC EMACDCRDBUS17 ==> EMACDCRDBUS17 EMACDCRDBUS17)
			(conn TEMAC EMACDCRDBUS18 ==> EMACDCRDBUS18 EMACDCRDBUS18)
			(conn TEMAC EMACDCRDBUS19 ==> EMACDCRDBUS19 EMACDCRDBUS19)
			(conn TEMAC EMACDCRDBUS2 ==> EMACDCRDBUS2 EMACDCRDBUS2)
			(conn TEMAC EMACDCRDBUS20 ==> EMACDCRDBUS20 EMACDCRDBUS20)
			(conn TEMAC EMACDCRDBUS21 ==> EMACDCRDBUS21 EMACDCRDBUS21)
			(conn TEMAC EMACDCRDBUS22 ==> EMACDCRDBUS22 EMACDCRDBUS22)
			(conn TEMAC EMACDCRDBUS23 ==> EMACDCRDBUS23 EMACDCRDBUS23)
			(conn TEMAC EMACDCRDBUS24 ==> EMACDCRDBUS24 EMACDCRDBUS24)
			(conn TEMAC EMACDCRDBUS25 ==> EMACDCRDBUS25 EMACDCRDBUS25)
			(conn TEMAC EMACDCRDBUS26 ==> EMACDCRDBUS26 EMACDCRDBUS26)
			(conn TEMAC EMACDCRDBUS27 ==> EMACDCRDBUS27 EMACDCRDBUS27)
			(conn TEMAC EMACDCRDBUS28 ==> EMACDCRDBUS28 EMACDCRDBUS28)
			(conn TEMAC EMACDCRDBUS29 ==> EMACDCRDBUS29 EMACDCRDBUS29)
			(conn TEMAC EMACDCRDBUS3 ==> EMACDCRDBUS3 EMACDCRDBUS3)
			(conn TEMAC EMACDCRDBUS30 ==> EMACDCRDBUS30 EMACDCRDBUS30)
			(conn TEMAC EMACDCRDBUS31 ==> EMACDCRDBUS31 EMACDCRDBUS31)
			(conn TEMAC EMACDCRDBUS4 ==> EMACDCRDBUS4 EMACDCRDBUS4)
			(conn TEMAC EMACDCRDBUS5 ==> EMACDCRDBUS5 EMACDCRDBUS5)
			(conn TEMAC EMACDCRDBUS6 ==> EMACDCRDBUS6 EMACDCRDBUS6)
			(conn TEMAC EMACDCRDBUS7 ==> EMACDCRDBUS7 EMACDCRDBUS7)
			(conn TEMAC EMACDCRDBUS8 ==> EMACDCRDBUS8 EMACDCRDBUS8)
			(conn TEMAC EMACDCRDBUS9 ==> EMACDCRDBUS9 EMACDCRDBUS9)
			(conn TEMAC HOSTMIIMRDY ==> HOSTMIIMRDY HOSTMIIMRDY)
			(conn TEMAC HOSTRDDATA0 ==> HOSTRDDATA0 HOSTRDDATA0)
			(conn TEMAC HOSTRDDATA1 ==> HOSTRDDATA1 HOSTRDDATA1)
			(conn TEMAC HOSTRDDATA10 ==> HOSTRDDATA10 HOSTRDDATA10)
			(conn TEMAC HOSTRDDATA11 ==> HOSTRDDATA11 HOSTRDDATA11)
			(conn TEMAC HOSTRDDATA12 ==> HOSTRDDATA12 HOSTRDDATA12)
			(conn TEMAC HOSTRDDATA13 ==> HOSTRDDATA13 HOSTRDDATA13)
			(conn TEMAC HOSTRDDATA14 ==> HOSTRDDATA14 HOSTRDDATA14)
			(conn TEMAC HOSTRDDATA15 ==> HOSTRDDATA15 HOSTRDDATA15)
			(conn TEMAC HOSTRDDATA16 ==> HOSTRDDATA16 HOSTRDDATA16)
			(conn TEMAC HOSTRDDATA17 ==> HOSTRDDATA17 HOSTRDDATA17)
			(conn TEMAC HOSTRDDATA18 ==> HOSTRDDATA18 HOSTRDDATA18)
			(conn TEMAC HOSTRDDATA19 ==> HOSTRDDATA19 HOSTRDDATA19)
			(conn TEMAC HOSTRDDATA2 ==> HOSTRDDATA2 HOSTRDDATA2)
			(conn TEMAC HOSTRDDATA20 ==> HOSTRDDATA20 HOSTRDDATA20)
			(conn TEMAC HOSTRDDATA21 ==> HOSTRDDATA21 HOSTRDDATA21)
			(conn TEMAC HOSTRDDATA22 ==> HOSTRDDATA22 HOSTRDDATA22)
			(conn TEMAC HOSTRDDATA23 ==> HOSTRDDATA23 HOSTRDDATA23)
			(conn TEMAC HOSTRDDATA24 ==> HOSTRDDATA24 HOSTRDDATA24)
			(conn TEMAC HOSTRDDATA25 ==> HOSTRDDATA25 HOSTRDDATA25)
			(conn TEMAC HOSTRDDATA26 ==> HOSTRDDATA26 HOSTRDDATA26)
			(conn TEMAC HOSTRDDATA27 ==> HOSTRDDATA27 HOSTRDDATA27)
			(conn TEMAC HOSTRDDATA28 ==> HOSTRDDATA28 HOSTRDDATA28)
			(conn TEMAC HOSTRDDATA29 ==> HOSTRDDATA29 HOSTRDDATA29)
			(conn TEMAC HOSTRDDATA3 ==> HOSTRDDATA3 HOSTRDDATA3)
			(conn TEMAC HOSTRDDATA30 ==> HOSTRDDATA30 HOSTRDDATA30)
			(conn TEMAC HOSTRDDATA31 ==> HOSTRDDATA31 HOSTRDDATA31)
			(conn TEMAC HOSTRDDATA4 ==> HOSTRDDATA4 HOSTRDDATA4)
			(conn TEMAC HOSTRDDATA5 ==> HOSTRDDATA5 HOSTRDDATA5)
			(conn TEMAC HOSTRDDATA6 ==> HOSTRDDATA6 HOSTRDDATA6)
			(conn TEMAC HOSTRDDATA7 ==> HOSTRDDATA7 HOSTRDDATA7)
			(conn TEMAC HOSTRDDATA8 ==> HOSTRDDATA8 HOSTRDDATA8)
			(conn TEMAC HOSTRDDATA9 ==> HOSTRDDATA9 HOSTRDDATA9)
			(conn TEMAC TSTSOEMACO0 ==> TSTSOEMACO0 TSTSOEMACO0)
			(conn TEMAC TSTSOEMACO1 ==> TSTSOEMACO1 TSTSOEMACO1)
			(conn TEMAC TSTSOEMACO2 ==> TSTSOEMACO2 TSTSOEMACO2)
			(conn TEMAC TSTSOEMACO3 ==> TSTSOEMACO3 TSTSOEMACO3)
			(conn TEMAC TSTSOEMACO4 ==> TSTSOEMACO4 TSTSOEMACO4)
			(conn TEMAC TSTSOEMACO5 ==> TSTSOEMACO5 TSTSOEMACO5)
			(conn TEMAC TSTSOEMACO6 ==> TSTSOEMACO6 TSTSOEMACO6)
			(conn TEMAC CLIENTEMAC0DCMLOCKED <== CLIENTEMAC0DCMLOCKED CLIENTEMAC0DCMLOCKED)
			(conn TEMAC CLIENTEMAC0PAUSEREQ <== CLIENTEMAC0PAUSEREQ CLIENTEMAC0PAUSEREQ)
			(conn TEMAC CLIENTEMAC0PAUSEVAL0 <== CLIENTEMAC0PAUSEVAL0 CLIENTEMAC0PAUSEVAL0)
			(conn TEMAC CLIENTEMAC0PAUSEVAL1 <== CLIENTEMAC0PAUSEVAL1 CLIENTEMAC0PAUSEVAL1)
			(conn TEMAC CLIENTEMAC0PAUSEVAL10 <== CLIENTEMAC0PAUSEVAL10 CLIENTEMAC0PAUSEVAL10)
			(conn TEMAC CLIENTEMAC0PAUSEVAL11 <== CLIENTEMAC0PAUSEVAL11 CLIENTEMAC0PAUSEVAL11)
			(conn TEMAC CLIENTEMAC0PAUSEVAL12 <== CLIENTEMAC0PAUSEVAL12 CLIENTEMAC0PAUSEVAL12)
			(conn TEMAC CLIENTEMAC0PAUSEVAL13 <== CLIENTEMAC0PAUSEVAL13 CLIENTEMAC0PAUSEVAL13)
			(conn TEMAC CLIENTEMAC0PAUSEVAL14 <== CLIENTEMAC0PAUSEVAL14 CLIENTEMAC0PAUSEVAL14)
			(conn TEMAC CLIENTEMAC0PAUSEVAL15 <== CLIENTEMAC0PAUSEVAL15 CLIENTEMAC0PAUSEVAL15)
			(conn TEMAC CLIENTEMAC0PAUSEVAL2 <== CLIENTEMAC0PAUSEVAL2 CLIENTEMAC0PAUSEVAL2)
			(conn TEMAC CLIENTEMAC0PAUSEVAL3 <== CLIENTEMAC0PAUSEVAL3 CLIENTEMAC0PAUSEVAL3)
			(conn TEMAC CLIENTEMAC0PAUSEVAL4 <== CLIENTEMAC0PAUSEVAL4 CLIENTEMAC0PAUSEVAL4)
			(conn TEMAC CLIENTEMAC0PAUSEVAL5 <== CLIENTEMAC0PAUSEVAL5 CLIENTEMAC0PAUSEVAL5)
			(conn TEMAC CLIENTEMAC0PAUSEVAL6 <== CLIENTEMAC0PAUSEVAL6 CLIENTEMAC0PAUSEVAL6)
			(conn TEMAC CLIENTEMAC0PAUSEVAL7 <== CLIENTEMAC0PAUSEVAL7 CLIENTEMAC0PAUSEVAL7)
			(conn TEMAC CLIENTEMAC0PAUSEVAL8 <== CLIENTEMAC0PAUSEVAL8 CLIENTEMAC0PAUSEVAL8)
			(conn TEMAC CLIENTEMAC0PAUSEVAL9 <== CLIENTEMAC0PAUSEVAL9 CLIENTEMAC0PAUSEVAL9)
			(conn TEMAC CLIENTEMAC0RXCLIENTCLKIN <== CLIENTEMAC0RXCLIENTCLKININV OUT)
			(conn TEMAC CLIENTEMAC0TXCLIENTCLKIN <== CLIENTEMAC0TXCLIENTCLKININV OUT)
			(conn TEMAC CLIENTEMAC0TXD0 <== CLIENTEMAC0TXD0 CLIENTEMAC0TXD0)
			(conn TEMAC CLIENTEMAC0TXD1 <== CLIENTEMAC0TXD1 CLIENTEMAC0TXD1)
			(conn TEMAC CLIENTEMAC0TXD10 <== CLIENTEMAC0TXD10 CLIENTEMAC0TXD10)
			(conn TEMAC CLIENTEMAC0TXD11 <== CLIENTEMAC0TXD11 CLIENTEMAC0TXD11)
			(conn TEMAC CLIENTEMAC0TXD12 <== CLIENTEMAC0TXD12 CLIENTEMAC0TXD12)
			(conn TEMAC CLIENTEMAC0TXD13 <== CLIENTEMAC0TXD13 CLIENTEMAC0TXD13)
			(conn TEMAC CLIENTEMAC0TXD14 <== CLIENTEMAC0TXD14 CLIENTEMAC0TXD14)
			(conn TEMAC CLIENTEMAC0TXD15 <== CLIENTEMAC0TXD15 CLIENTEMAC0TXD15)
			(conn TEMAC CLIENTEMAC0TXD2 <== CLIENTEMAC0TXD2 CLIENTEMAC0TXD2)
			(conn TEMAC CLIENTEMAC0TXD3 <== CLIENTEMAC0TXD3 CLIENTEMAC0TXD3)
			(conn TEMAC CLIENTEMAC0TXD4 <== CLIENTEMAC0TXD4 CLIENTEMAC0TXD4)
			(conn TEMAC CLIENTEMAC0TXD5 <== CLIENTEMAC0TXD5 CLIENTEMAC0TXD5)
			(conn TEMAC CLIENTEMAC0TXD6 <== CLIENTEMAC0TXD6 CLIENTEMAC0TXD6)
			(conn TEMAC CLIENTEMAC0TXD7 <== CLIENTEMAC0TXD7 CLIENTEMAC0TXD7)
			(conn TEMAC CLIENTEMAC0TXD8 <== CLIENTEMAC0TXD8 CLIENTEMAC0TXD8)
			(conn TEMAC CLIENTEMAC0TXD9 <== CLIENTEMAC0TXD9 CLIENTEMAC0TXD9)
			(conn TEMAC CLIENTEMAC0TXDVLD <== CLIENTEMAC0TXDVLD CLIENTEMAC0TXDVLD)
			(conn TEMAC CLIENTEMAC0TXDVLDMSW <== CLIENTEMAC0TXDVLDMSW CLIENTEMAC0TXDVLDMSW)
			(conn TEMAC CLIENTEMAC0TXFIRSTBYTE <== CLIENTEMAC0TXFIRSTBYTE CLIENTEMAC0TXFIRSTBYTE)
			(conn TEMAC CLIENTEMAC0TXIFGDELAY0 <== CLIENTEMAC0TXIFGDELAY0 CLIENTEMAC0TXIFGDELAY0)
			(conn TEMAC CLIENTEMAC0TXIFGDELAY1 <== CLIENTEMAC0TXIFGDELAY1 CLIENTEMAC0TXIFGDELAY1)
			(conn TEMAC CLIENTEMAC0TXIFGDELAY2 <== CLIENTEMAC0TXIFGDELAY2 CLIENTEMAC0TXIFGDELAY2)
			(conn TEMAC CLIENTEMAC0TXIFGDELAY3 <== CLIENTEMAC0TXIFGDELAY3 CLIENTEMAC0TXIFGDELAY3)
			(conn TEMAC CLIENTEMAC0TXIFGDELAY4 <== CLIENTEMAC0TXIFGDELAY4 CLIENTEMAC0TXIFGDELAY4)
			(conn TEMAC CLIENTEMAC0TXIFGDELAY5 <== CLIENTEMAC0TXIFGDELAY5 CLIENTEMAC0TXIFGDELAY5)
			(conn TEMAC CLIENTEMAC0TXIFGDELAY6 <== CLIENTEMAC0TXIFGDELAY6 CLIENTEMAC0TXIFGDELAY6)
			(conn TEMAC CLIENTEMAC0TXIFGDELAY7 <== CLIENTEMAC0TXIFGDELAY7 CLIENTEMAC0TXIFGDELAY7)
			(conn TEMAC CLIENTEMAC0TXUNDERRUN <== CLIENTEMAC0TXUNDERRUN CLIENTEMAC0TXUNDERRUN)
			(conn TEMAC CLIENTEMAC1DCMLOCKED <== CLIENTEMAC1DCMLOCKED CLIENTEMAC1DCMLOCKED)
			(conn TEMAC CLIENTEMAC1PAUSEREQ <== CLIENTEMAC1PAUSEREQ CLIENTEMAC1PAUSEREQ)
			(conn TEMAC CLIENTEMAC1PAUSEVAL0 <== CLIENTEMAC1PAUSEVAL0 CLIENTEMAC1PAUSEVAL0)
			(conn TEMAC CLIENTEMAC1PAUSEVAL1 <== CLIENTEMAC1PAUSEVAL1 CLIENTEMAC1PAUSEVAL1)
			(conn TEMAC CLIENTEMAC1PAUSEVAL10 <== CLIENTEMAC1PAUSEVAL10 CLIENTEMAC1PAUSEVAL10)
			(conn TEMAC CLIENTEMAC1PAUSEVAL11 <== CLIENTEMAC1PAUSEVAL11 CLIENTEMAC1PAUSEVAL11)
			(conn TEMAC CLIENTEMAC1PAUSEVAL12 <== CLIENTEMAC1PAUSEVAL12 CLIENTEMAC1PAUSEVAL12)
			(conn TEMAC CLIENTEMAC1PAUSEVAL13 <== CLIENTEMAC1PAUSEVAL13 CLIENTEMAC1PAUSEVAL13)
			(conn TEMAC CLIENTEMAC1PAUSEVAL14 <== CLIENTEMAC1PAUSEVAL14 CLIENTEMAC1PAUSEVAL14)
			(conn TEMAC CLIENTEMAC1PAUSEVAL15 <== CLIENTEMAC1PAUSEVAL15 CLIENTEMAC1PAUSEVAL15)
			(conn TEMAC CLIENTEMAC1PAUSEVAL2 <== CLIENTEMAC1PAUSEVAL2 CLIENTEMAC1PAUSEVAL2)
			(conn TEMAC CLIENTEMAC1PAUSEVAL3 <== CLIENTEMAC1PAUSEVAL3 CLIENTEMAC1PAUSEVAL3)
			(conn TEMAC CLIENTEMAC1PAUSEVAL4 <== CLIENTEMAC1PAUSEVAL4 CLIENTEMAC1PAUSEVAL4)
			(conn TEMAC CLIENTEMAC1PAUSEVAL5 <== CLIENTEMAC1PAUSEVAL5 CLIENTEMAC1PAUSEVAL5)
			(conn TEMAC CLIENTEMAC1PAUSEVAL6 <== CLIENTEMAC1PAUSEVAL6 CLIENTEMAC1PAUSEVAL6)
			(conn TEMAC CLIENTEMAC1PAUSEVAL7 <== CLIENTEMAC1PAUSEVAL7 CLIENTEMAC1PAUSEVAL7)
			(conn TEMAC CLIENTEMAC1PAUSEVAL8 <== CLIENTEMAC1PAUSEVAL8 CLIENTEMAC1PAUSEVAL8)
			(conn TEMAC CLIENTEMAC1PAUSEVAL9 <== CLIENTEMAC1PAUSEVAL9 CLIENTEMAC1PAUSEVAL9)
			(conn TEMAC CLIENTEMAC1RXCLIENTCLKIN <== CLIENTEMAC1RXCLIENTCLKININV OUT)
			(conn TEMAC CLIENTEMAC1TXCLIENTCLKIN <== CLIENTEMAC1TXCLIENTCLKININV OUT)
			(conn TEMAC CLIENTEMAC1TXD0 <== CLIENTEMAC1TXD0 CLIENTEMAC1TXD0)
			(conn TEMAC CLIENTEMAC1TXD1 <== CLIENTEMAC1TXD1 CLIENTEMAC1TXD1)
			(conn TEMAC CLIENTEMAC1TXD10 <== CLIENTEMAC1TXD10 CLIENTEMAC1TXD10)
			(conn TEMAC CLIENTEMAC1TXD11 <== CLIENTEMAC1TXD11 CLIENTEMAC1TXD11)
			(conn TEMAC CLIENTEMAC1TXD12 <== CLIENTEMAC1TXD12 CLIENTEMAC1TXD12)
			(conn TEMAC CLIENTEMAC1TXD13 <== CLIENTEMAC1TXD13 CLIENTEMAC1TXD13)
			(conn TEMAC CLIENTEMAC1TXD14 <== CLIENTEMAC1TXD14 CLIENTEMAC1TXD14)
			(conn TEMAC CLIENTEMAC1TXD15 <== CLIENTEMAC1TXD15 CLIENTEMAC1TXD15)
			(conn TEMAC CLIENTEMAC1TXD2 <== CLIENTEMAC1TXD2 CLIENTEMAC1TXD2)
			(conn TEMAC CLIENTEMAC1TXD3 <== CLIENTEMAC1TXD3 CLIENTEMAC1TXD3)
			(conn TEMAC CLIENTEMAC1TXD4 <== CLIENTEMAC1TXD4 CLIENTEMAC1TXD4)
			(conn TEMAC CLIENTEMAC1TXD5 <== CLIENTEMAC1TXD5 CLIENTEMAC1TXD5)
			(conn TEMAC CLIENTEMAC1TXD6 <== CLIENTEMAC1TXD6 CLIENTEMAC1TXD6)
			(conn TEMAC CLIENTEMAC1TXD7 <== CLIENTEMAC1TXD7 CLIENTEMAC1TXD7)
			(conn TEMAC CLIENTEMAC1TXD8 <== CLIENTEMAC1TXD8 CLIENTEMAC1TXD8)
			(conn TEMAC CLIENTEMAC1TXD9 <== CLIENTEMAC1TXD9 CLIENTEMAC1TXD9)
			(conn TEMAC CLIENTEMAC1TXDVLD <== CLIENTEMAC1TXDVLD CLIENTEMAC1TXDVLD)
			(conn TEMAC CLIENTEMAC1TXDVLDMSW <== CLIENTEMAC1TXDVLDMSW CLIENTEMAC1TXDVLDMSW)
			(conn TEMAC CLIENTEMAC1TXFIRSTBYTE <== CLIENTEMAC1TXFIRSTBYTE CLIENTEMAC1TXFIRSTBYTE)
			(conn TEMAC CLIENTEMAC1TXIFGDELAY0 <== CLIENTEMAC1TXIFGDELAY0 CLIENTEMAC1TXIFGDELAY0)
			(conn TEMAC CLIENTEMAC1TXIFGDELAY1 <== CLIENTEMAC1TXIFGDELAY1 CLIENTEMAC1TXIFGDELAY1)
			(conn TEMAC CLIENTEMAC1TXIFGDELAY2 <== CLIENTEMAC1TXIFGDELAY2 CLIENTEMAC1TXIFGDELAY2)
			(conn TEMAC CLIENTEMAC1TXIFGDELAY3 <== CLIENTEMAC1TXIFGDELAY3 CLIENTEMAC1TXIFGDELAY3)
			(conn TEMAC CLIENTEMAC1TXIFGDELAY4 <== CLIENTEMAC1TXIFGDELAY4 CLIENTEMAC1TXIFGDELAY4)
			(conn TEMAC CLIENTEMAC1TXIFGDELAY5 <== CLIENTEMAC1TXIFGDELAY5 CLIENTEMAC1TXIFGDELAY5)
			(conn TEMAC CLIENTEMAC1TXIFGDELAY6 <== CLIENTEMAC1TXIFGDELAY6 CLIENTEMAC1TXIFGDELAY6)
			(conn TEMAC CLIENTEMAC1TXIFGDELAY7 <== CLIENTEMAC1TXIFGDELAY7 CLIENTEMAC1TXIFGDELAY7)
			(conn TEMAC CLIENTEMAC1TXUNDERRUN <== CLIENTEMAC1TXUNDERRUN CLIENTEMAC1TXUNDERRUN)
			(conn TEMAC DCREMACABUS0 <== DCREMACABUS0 DCREMACABUS0)
			(conn TEMAC DCREMACABUS1 <== DCREMACABUS1 DCREMACABUS1)
			(conn TEMAC DCREMACABUS2 <== DCREMACABUS2 DCREMACABUS2)
			(conn TEMAC DCREMACABUS3 <== DCREMACABUS3 DCREMACABUS3)
			(conn TEMAC DCREMACABUS4 <== DCREMACABUS4 DCREMACABUS4)
			(conn TEMAC DCREMACABUS5 <== DCREMACABUS5 DCREMACABUS5)
			(conn TEMAC DCREMACABUS6 <== DCREMACABUS6 DCREMACABUS6)
			(conn TEMAC DCREMACABUS7 <== DCREMACABUS7 DCREMACABUS7)
			(conn TEMAC DCREMACABUS8 <== DCREMACABUS8 DCREMACABUS8)
			(conn TEMAC DCREMACABUS9 <== DCREMACABUS9 DCREMACABUS9)
			(conn TEMAC DCREMACCLK <== DCREMACCLKINV OUT)
			(conn TEMAC DCREMACDBUS0 <== DCREMACDBUS0 DCREMACDBUS0)
			(conn TEMAC DCREMACDBUS1 <== DCREMACDBUS1 DCREMACDBUS1)
			(conn TEMAC DCREMACDBUS10 <== DCREMACDBUS10 DCREMACDBUS10)
			(conn TEMAC DCREMACDBUS11 <== DCREMACDBUS11 DCREMACDBUS11)
			(conn TEMAC DCREMACDBUS12 <== DCREMACDBUS12 DCREMACDBUS12)
			(conn TEMAC DCREMACDBUS13 <== DCREMACDBUS13 DCREMACDBUS13)
			(conn TEMAC DCREMACDBUS14 <== DCREMACDBUS14 DCREMACDBUS14)
			(conn TEMAC DCREMACDBUS15 <== DCREMACDBUS15 DCREMACDBUS15)
			(conn TEMAC DCREMACDBUS16 <== DCREMACDBUS16 DCREMACDBUS16)
			(conn TEMAC DCREMACDBUS17 <== DCREMACDBUS17 DCREMACDBUS17)
			(conn TEMAC DCREMACDBUS18 <== DCREMACDBUS18 DCREMACDBUS18)
			(conn TEMAC DCREMACDBUS19 <== DCREMACDBUS19 DCREMACDBUS19)
			(conn TEMAC DCREMACDBUS2 <== DCREMACDBUS2 DCREMACDBUS2)
			(conn TEMAC DCREMACDBUS20 <== DCREMACDBUS20 DCREMACDBUS20)
			(conn TEMAC DCREMACDBUS21 <== DCREMACDBUS21 DCREMACDBUS21)
			(conn TEMAC DCREMACDBUS22 <== DCREMACDBUS22 DCREMACDBUS22)
			(conn TEMAC DCREMACDBUS23 <== DCREMACDBUS23 DCREMACDBUS23)
			(conn TEMAC DCREMACDBUS24 <== DCREMACDBUS24 DCREMACDBUS24)
			(conn TEMAC DCREMACDBUS25 <== DCREMACDBUS25 DCREMACDBUS25)
			(conn TEMAC DCREMACDBUS26 <== DCREMACDBUS26 DCREMACDBUS26)
			(conn TEMAC DCREMACDBUS27 <== DCREMACDBUS27 DCREMACDBUS27)
			(conn TEMAC DCREMACDBUS28 <== DCREMACDBUS28 DCREMACDBUS28)
			(conn TEMAC DCREMACDBUS29 <== DCREMACDBUS29 DCREMACDBUS29)
			(conn TEMAC DCREMACDBUS3 <== DCREMACDBUS3 DCREMACDBUS3)
			(conn TEMAC DCREMACDBUS30 <== DCREMACDBUS30 DCREMACDBUS30)
			(conn TEMAC DCREMACDBUS31 <== DCREMACDBUS31 DCREMACDBUS31)
			(conn TEMAC DCREMACDBUS4 <== DCREMACDBUS4 DCREMACDBUS4)
			(conn TEMAC DCREMACDBUS5 <== DCREMACDBUS5 DCREMACDBUS5)
			(conn TEMAC DCREMACDBUS6 <== DCREMACDBUS6 DCREMACDBUS6)
			(conn TEMAC DCREMACDBUS7 <== DCREMACDBUS7 DCREMACDBUS7)
			(conn TEMAC DCREMACDBUS8 <== DCREMACDBUS8 DCREMACDBUS8)
			(conn TEMAC DCREMACDBUS9 <== DCREMACDBUS9 DCREMACDBUS9)
			(conn TEMAC DCREMACENABLE <== DCREMACENABLE DCREMACENABLE)
			(conn TEMAC DCREMACREAD <== DCREMACREAD DCREMACREAD)
			(conn TEMAC DCREMACWRITE <== DCREMACWRITE DCREMACWRITE)
			(conn TEMAC EMAC0TIBUS0 <== EMAC0TIBUS0 EMAC0TIBUS0)
			(conn TEMAC EMAC0TIBUS1 <== EMAC0TIBUS1 EMAC0TIBUS1)
			(conn TEMAC EMAC0TIBUS2 <== EMAC0TIBUS2 EMAC0TIBUS2)
			(conn TEMAC EMAC0TIBUS3 <== EMAC0TIBUS3 EMAC0TIBUS3)
			(conn TEMAC EMAC0TIBUS4 <== EMAC0TIBUS4 EMAC0TIBUS4)
			(conn TEMAC EMAC1TIBUS0 <== EMAC1TIBUS0 EMAC1TIBUS0)
			(conn TEMAC EMAC1TIBUS1 <== EMAC1TIBUS1 EMAC1TIBUS1)
			(conn TEMAC EMAC1TIBUS2 <== EMAC1TIBUS2 EMAC1TIBUS2)
			(conn TEMAC EMAC1TIBUS3 <== EMAC1TIBUS3 EMAC1TIBUS3)
			(conn TEMAC EMAC1TIBUS4 <== EMAC1TIBUS4 EMAC1TIBUS4)
			(conn TEMAC HOSTADDR0 <== HOSTADDR0 HOSTADDR0)
			(conn TEMAC HOSTADDR1 <== HOSTADDR1 HOSTADDR1)
			(conn TEMAC HOSTADDR2 <== HOSTADDR2 HOSTADDR2)
			(conn TEMAC HOSTADDR3 <== HOSTADDR3 HOSTADDR3)
			(conn TEMAC HOSTADDR4 <== HOSTADDR4 HOSTADDR4)
			(conn TEMAC HOSTADDR5 <== HOSTADDR5 HOSTADDR5)
			(conn TEMAC HOSTADDR6 <== HOSTADDR6 HOSTADDR6)
			(conn TEMAC HOSTADDR7 <== HOSTADDR7 HOSTADDR7)
			(conn TEMAC HOSTADDR8 <== HOSTADDR8 HOSTADDR8)
			(conn TEMAC HOSTADDR9 <== HOSTADDR9 HOSTADDR9)
			(conn TEMAC HOSTCLK <== HOSTCLKINV OUT)
			(conn TEMAC HOSTEMAC1SEL <== HOSTEMAC1SEL HOSTEMAC1SEL)
			(conn TEMAC HOSTMIIMSEL <== HOSTMIIMSEL HOSTMIIMSEL)
			(conn TEMAC HOSTOPCODE0 <== HOSTOPCODE0 HOSTOPCODE0)
			(conn TEMAC HOSTOPCODE1 <== HOSTOPCODE1 HOSTOPCODE1)
			(conn TEMAC HOSTREQ <== HOSTREQ HOSTREQ)
			(conn TEMAC HOSTWRDATA0 <== HOSTWRDATA0 HOSTWRDATA0)
			(conn TEMAC HOSTWRDATA1 <== HOSTWRDATA1 HOSTWRDATA1)
			(conn TEMAC HOSTWRDATA10 <== HOSTWRDATA10 HOSTWRDATA10)
			(conn TEMAC HOSTWRDATA11 <== HOSTWRDATA11 HOSTWRDATA11)
			(conn TEMAC HOSTWRDATA12 <== HOSTWRDATA12 HOSTWRDATA12)
			(conn TEMAC HOSTWRDATA13 <== HOSTWRDATA13 HOSTWRDATA13)
			(conn TEMAC HOSTWRDATA14 <== HOSTWRDATA14 HOSTWRDATA14)
			(conn TEMAC HOSTWRDATA15 <== HOSTWRDATA15 HOSTWRDATA15)
			(conn TEMAC HOSTWRDATA16 <== HOSTWRDATA16 HOSTWRDATA16)
			(conn TEMAC HOSTWRDATA17 <== HOSTWRDATA17 HOSTWRDATA17)
			(conn TEMAC HOSTWRDATA18 <== HOSTWRDATA18 HOSTWRDATA18)
			(conn TEMAC HOSTWRDATA19 <== HOSTWRDATA19 HOSTWRDATA19)
			(conn TEMAC HOSTWRDATA2 <== HOSTWRDATA2 HOSTWRDATA2)
			(conn TEMAC HOSTWRDATA20 <== HOSTWRDATA20 HOSTWRDATA20)
			(conn TEMAC HOSTWRDATA21 <== HOSTWRDATA21 HOSTWRDATA21)
			(conn TEMAC HOSTWRDATA22 <== HOSTWRDATA22 HOSTWRDATA22)
			(conn TEMAC HOSTWRDATA23 <== HOSTWRDATA23 HOSTWRDATA23)
			(conn TEMAC HOSTWRDATA24 <== HOSTWRDATA24 HOSTWRDATA24)
			(conn TEMAC HOSTWRDATA25 <== HOSTWRDATA25 HOSTWRDATA25)
			(conn TEMAC HOSTWRDATA26 <== HOSTWRDATA26 HOSTWRDATA26)
			(conn TEMAC HOSTWRDATA27 <== HOSTWRDATA27 HOSTWRDATA27)
			(conn TEMAC HOSTWRDATA28 <== HOSTWRDATA28 HOSTWRDATA28)
			(conn TEMAC HOSTWRDATA29 <== HOSTWRDATA29 HOSTWRDATA29)
			(conn TEMAC HOSTWRDATA3 <== HOSTWRDATA3 HOSTWRDATA3)
			(conn TEMAC HOSTWRDATA30 <== HOSTWRDATA30 HOSTWRDATA30)
			(conn TEMAC HOSTWRDATA31 <== HOSTWRDATA31 HOSTWRDATA31)
			(conn TEMAC HOSTWRDATA4 <== HOSTWRDATA4 HOSTWRDATA4)
			(conn TEMAC HOSTWRDATA5 <== HOSTWRDATA5 HOSTWRDATA5)
			(conn TEMAC HOSTWRDATA6 <== HOSTWRDATA6 HOSTWRDATA6)
			(conn TEMAC HOSTWRDATA7 <== HOSTWRDATA7 HOSTWRDATA7)
			(conn TEMAC HOSTWRDATA8 <== HOSTWRDATA8 HOSTWRDATA8)
			(conn TEMAC HOSTWRDATA9 <== HOSTWRDATA9 HOSTWRDATA9)
			(conn TEMAC PHYEMAC0COL <== PHYEMAC0COL PHYEMAC0COL)
			(conn TEMAC PHYEMAC0CRS <== PHYEMAC0CRS PHYEMAC0CRS)
			(conn TEMAC PHYEMAC0GTXCLK <== PHYEMAC0GTXCLKINV OUT)
			(conn TEMAC PHYEMAC0MCLKIN <== PHYEMAC0MCLKININV OUT)
			(conn TEMAC PHYEMAC0MDIN <== PHYEMAC0MDIN PHYEMAC0MDIN)
			(conn TEMAC PHYEMAC0MIITXCLK <== PHYEMAC0MIITXCLKINV OUT)
			(conn TEMAC PHYEMAC0PHYAD0 <== PHYEMAC0PHYAD0 PHYEMAC0PHYAD0)
			(conn TEMAC PHYEMAC0PHYAD1 <== PHYEMAC0PHYAD1 PHYEMAC0PHYAD1)
			(conn TEMAC PHYEMAC0PHYAD2 <== PHYEMAC0PHYAD2 PHYEMAC0PHYAD2)
			(conn TEMAC PHYEMAC0PHYAD3 <== PHYEMAC0PHYAD3 PHYEMAC0PHYAD3)
			(conn TEMAC PHYEMAC0PHYAD4 <== PHYEMAC0PHYAD4 PHYEMAC0PHYAD4)
			(conn TEMAC PHYEMAC0RXBUFERR <== PHYEMAC0RXBUFERR PHYEMAC0RXBUFERR)
			(conn TEMAC PHYEMAC0RXBUFSTATUS0 <== PHYEMAC0RXBUFSTATUS0 PHYEMAC0RXBUFSTATUS0)
			(conn TEMAC PHYEMAC0RXBUFSTATUS1 <== PHYEMAC0RXBUFSTATUS1 PHYEMAC0RXBUFSTATUS1)
			(conn TEMAC PHYEMAC0RXCHARISCOMMA <== PHYEMAC0RXCHARISCOMMA PHYEMAC0RXCHARISCOMMA)
			(conn TEMAC PHYEMAC0RXCHARISK <== PHYEMAC0RXCHARISK PHYEMAC0RXCHARISK)
			(conn TEMAC PHYEMAC0RXCHECKINGCRC <== PHYEMAC0RXCHECKINGCRC PHYEMAC0RXCHECKINGCRC)
			(conn TEMAC PHYEMAC0RXCLK <== PHYEMAC0RXCLKINV OUT)
			(conn TEMAC PHYEMAC0RXCLKCORCNT0 <== PHYEMAC0RXCLKCORCNT0 PHYEMAC0RXCLKCORCNT0)
			(conn TEMAC PHYEMAC0RXCLKCORCNT1 <== PHYEMAC0RXCLKCORCNT1 PHYEMAC0RXCLKCORCNT1)
			(conn TEMAC PHYEMAC0RXCLKCORCNT2 <== PHYEMAC0RXCLKCORCNT2 PHYEMAC0RXCLKCORCNT2)
			(conn TEMAC PHYEMAC0RXCOMMADET <== PHYEMAC0RXCOMMADET PHYEMAC0RXCOMMADET)
			(conn TEMAC PHYEMAC0RXD0 <== PHYEMAC0RXD0 PHYEMAC0RXD0)
			(conn TEMAC PHYEMAC0RXD1 <== PHYEMAC0RXD1 PHYEMAC0RXD1)
			(conn TEMAC PHYEMAC0RXD2 <== PHYEMAC0RXD2 PHYEMAC0RXD2)
			(conn TEMAC PHYEMAC0RXD3 <== PHYEMAC0RXD3 PHYEMAC0RXD3)
			(conn TEMAC PHYEMAC0RXD4 <== PHYEMAC0RXD4 PHYEMAC0RXD4)
			(conn TEMAC PHYEMAC0RXD5 <== PHYEMAC0RXD5 PHYEMAC0RXD5)
			(conn TEMAC PHYEMAC0RXD6 <== PHYEMAC0RXD6 PHYEMAC0RXD6)
			(conn TEMAC PHYEMAC0RXD7 <== PHYEMAC0RXD7 PHYEMAC0RXD7)
			(conn TEMAC PHYEMAC0RXDISPERR <== PHYEMAC0RXDISPERR PHYEMAC0RXDISPERR)
			(conn TEMAC PHYEMAC0RXDV <== PHYEMAC0RXDV PHYEMAC0RXDV)
			(conn TEMAC PHYEMAC0RXER <== PHYEMAC0RXER PHYEMAC0RXER)
			(conn TEMAC PHYEMAC0RXLOSSOFSYNC0 <== PHYEMAC0RXLOSSOFSYNC0 PHYEMAC0RXLOSSOFSYNC0)
			(conn TEMAC PHYEMAC0RXLOSSOFSYNC1 <== PHYEMAC0RXLOSSOFSYNC1 PHYEMAC0RXLOSSOFSYNC1)
			(conn TEMAC PHYEMAC0RXNOTINTABLE <== PHYEMAC0RXNOTINTABLE PHYEMAC0RXNOTINTABLE)
			(conn TEMAC PHYEMAC0RXRUNDISP <== PHYEMAC0RXRUNDISP PHYEMAC0RXRUNDISP)
			(conn TEMAC PHYEMAC0SIGNALDET <== PHYEMAC0SIGNALDET PHYEMAC0SIGNALDET)
			(conn TEMAC PHYEMAC0TXBUFERR <== PHYEMAC0TXBUFERR PHYEMAC0TXBUFERR)
			(conn TEMAC PHYEMAC0TXGMIIMIICLKIN <== PHYEMAC0TXGMIIMIICLKININV OUT)
			(conn TEMAC PHYEMAC1COL <== PHYEMAC1COL PHYEMAC1COL)
			(conn TEMAC PHYEMAC1CRS <== PHYEMAC1CRS PHYEMAC1CRS)
			(conn TEMAC PHYEMAC1GTXCLK <== PHYEMAC1GTXCLKINV OUT)
			(conn TEMAC PHYEMAC1MCLKIN <== PHYEMAC1MCLKININV OUT)
			(conn TEMAC PHYEMAC1MDIN <== PHYEMAC1MDIN PHYEMAC1MDIN)
			(conn TEMAC PHYEMAC1MIITXCLK <== PHYEMAC1MIITXCLKINV OUT)
			(conn TEMAC PHYEMAC1PHYAD0 <== PHYEMAC1PHYAD0 PHYEMAC1PHYAD0)
			(conn TEMAC PHYEMAC1PHYAD1 <== PHYEMAC1PHYAD1 PHYEMAC1PHYAD1)
			(conn TEMAC PHYEMAC1PHYAD2 <== PHYEMAC1PHYAD2 PHYEMAC1PHYAD2)
			(conn TEMAC PHYEMAC1PHYAD3 <== PHYEMAC1PHYAD3 PHYEMAC1PHYAD3)
			(conn TEMAC PHYEMAC1PHYAD4 <== PHYEMAC1PHYAD4 PHYEMAC1PHYAD4)
			(conn TEMAC PHYEMAC1RXBUFERR <== PHYEMAC1RXBUFERR PHYEMAC1RXBUFERR)
			(conn TEMAC PHYEMAC1RXBUFSTATUS0 <== PHYEMAC1RXBUFSTATUS0 PHYEMAC1RXBUFSTATUS0)
			(conn TEMAC PHYEMAC1RXBUFSTATUS1 <== PHYEMAC1RXBUFSTATUS1 PHYEMAC1RXBUFSTATUS1)
			(conn TEMAC PHYEMAC1RXCHARISCOMMA <== PHYEMAC1RXCHARISCOMMA PHYEMAC1RXCHARISCOMMA)
			(conn TEMAC PHYEMAC1RXCHARISK <== PHYEMAC1RXCHARISK PHYEMAC1RXCHARISK)
			(conn TEMAC PHYEMAC1RXCHECKINGCRC <== PHYEMAC1RXCHECKINGCRC PHYEMAC1RXCHECKINGCRC)
			(conn TEMAC PHYEMAC1RXCLK <== PHYEMAC1RXCLKINV OUT)
			(conn TEMAC PHYEMAC1RXCLKCORCNT0 <== PHYEMAC1RXCLKCORCNT0 PHYEMAC1RXCLKCORCNT0)
			(conn TEMAC PHYEMAC1RXCLKCORCNT1 <== PHYEMAC1RXCLKCORCNT1 PHYEMAC1RXCLKCORCNT1)
			(conn TEMAC PHYEMAC1RXCLKCORCNT2 <== PHYEMAC1RXCLKCORCNT2 PHYEMAC1RXCLKCORCNT2)
			(conn TEMAC PHYEMAC1RXCOMMADET <== PHYEMAC1RXCOMMADET PHYEMAC1RXCOMMADET)
			(conn TEMAC PHYEMAC1RXD0 <== PHYEMAC1RXD0 PHYEMAC1RXD0)
			(conn TEMAC PHYEMAC1RXD1 <== PHYEMAC1RXD1 PHYEMAC1RXD1)
			(conn TEMAC PHYEMAC1RXD2 <== PHYEMAC1RXD2 PHYEMAC1RXD2)
			(conn TEMAC PHYEMAC1RXD3 <== PHYEMAC1RXD3 PHYEMAC1RXD3)
			(conn TEMAC PHYEMAC1RXD4 <== PHYEMAC1RXD4 PHYEMAC1RXD4)
			(conn TEMAC PHYEMAC1RXD5 <== PHYEMAC1RXD5 PHYEMAC1RXD5)
			(conn TEMAC PHYEMAC1RXD6 <== PHYEMAC1RXD6 PHYEMAC1RXD6)
			(conn TEMAC PHYEMAC1RXD7 <== PHYEMAC1RXD7 PHYEMAC1RXD7)
			(conn TEMAC PHYEMAC1RXDISPERR <== PHYEMAC1RXDISPERR PHYEMAC1RXDISPERR)
			(conn TEMAC PHYEMAC1RXDV <== PHYEMAC1RXDV PHYEMAC1RXDV)
			(conn TEMAC PHYEMAC1RXER <== PHYEMAC1RXER PHYEMAC1RXER)
			(conn TEMAC PHYEMAC1RXLOSSOFSYNC0 <== PHYEMAC1RXLOSSOFSYNC0 PHYEMAC1RXLOSSOFSYNC0)
			(conn TEMAC PHYEMAC1RXLOSSOFSYNC1 <== PHYEMAC1RXLOSSOFSYNC1 PHYEMAC1RXLOSSOFSYNC1)
			(conn TEMAC PHYEMAC1RXNOTINTABLE <== PHYEMAC1RXNOTINTABLE PHYEMAC1RXNOTINTABLE)
			(conn TEMAC PHYEMAC1RXRUNDISP <== PHYEMAC1RXRUNDISP PHYEMAC1RXRUNDISP)
			(conn TEMAC PHYEMAC1SIGNALDET <== PHYEMAC1SIGNALDET PHYEMAC1SIGNALDET)
			(conn TEMAC PHYEMAC1TXBUFERR <== PHYEMAC1TXBUFERR PHYEMAC1TXBUFERR)
			(conn TEMAC PHYEMAC1TXGMIIMIICLKIN <== PHYEMAC1TXGMIIMIICLKININV OUT)
			(conn TEMAC RESET <== RESET RESET)
			(conn TEMAC TESTSELI <== TESTSELI TESTSELI)
			(conn TEMAC TSTSEEMACI <== TSTSEEMACI TSTSEEMACI)
			(conn TEMAC TSTSIEMACI0 <== TSTSIEMACI0 TSTSIEMACI0)
			(conn TEMAC TSTSIEMACI1 <== TSTSIEMACI1 TSTSIEMACI1)
			(conn TEMAC TSTSIEMACI2 <== TSTSIEMACI2 TSTSIEMACI2)
			(conn TEMAC TSTSIEMACI3 <== TSTSIEMACI3 TSTSIEMACI3)
			(conn TEMAC TSTSIEMACI4 <== TSTSIEMACI4 TSTSIEMACI4)
			(conn TEMAC TSTSIEMACI5 <== TSTSIEMACI5 TSTSIEMACI5)
			(conn TEMAC TSTSIEMACI6 <== TSTSIEMACI6 TSTSIEMACI6)
		)
		(element CLIENTEMAC0RXCLIENTCLKININV 3
			(pin CLIENTEMAC0RXCLIENTCLKIN input)
			(pin CLIENTEMAC0RXCLIENTCLKIN_B input)
			(pin OUT output)
			(cfg CLIENTEMAC0RXCLIENTCLKIN CLIENTEMAC0RXCLIENTCLKIN_B)
			(conn CLIENTEMAC0RXCLIENTCLKININV OUT ==> TEMAC CLIENTEMAC0RXCLIENTCLKIN)
			(conn CLIENTEMAC0RXCLIENTCLKININV CLIENTEMAC0RXCLIENTCLKIN <== CLIENTEMAC0RXCLIENTCLKIN CLIENTEMAC0RXCLIENTCLKIN)
			(conn CLIENTEMAC0RXCLIENTCLKININV CLIENTEMAC0RXCLIENTCLKIN_B <== CLIENTEMAC0RXCLIENTCLKIN CLIENTEMAC0RXCLIENTCLKIN)
		)
		(element CLIENTEMAC0TXCLIENTCLKININV 3
			(pin CLIENTEMAC0TXCLIENTCLKIN input)
			(pin CLIENTEMAC0TXCLIENTCLKIN_B input)
			(pin OUT output)
			(cfg CLIENTEMAC0TXCLIENTCLKIN CLIENTEMAC0TXCLIENTCLKIN_B)
			(conn CLIENTEMAC0TXCLIENTCLKININV OUT ==> TEMAC CLIENTEMAC0TXCLIENTCLKIN)
			(conn CLIENTEMAC0TXCLIENTCLKININV CLIENTEMAC0TXCLIENTCLKIN <== CLIENTEMAC0TXCLIENTCLKIN CLIENTEMAC0TXCLIENTCLKIN)
			(conn CLIENTEMAC0TXCLIENTCLKININV CLIENTEMAC0TXCLIENTCLKIN_B <== CLIENTEMAC0TXCLIENTCLKIN CLIENTEMAC0TXCLIENTCLKIN)
		)
		(element CLIENTEMAC1RXCLIENTCLKININV 3
			(pin CLIENTEMAC1RXCLIENTCLKIN input)
			(pin CLIENTEMAC1RXCLIENTCLKIN_B input)
			(pin OUT output)
			(cfg CLIENTEMAC1RXCLIENTCLKIN CLIENTEMAC1RXCLIENTCLKIN_B)
			(conn CLIENTEMAC1RXCLIENTCLKININV OUT ==> TEMAC CLIENTEMAC1RXCLIENTCLKIN)
			(conn CLIENTEMAC1RXCLIENTCLKININV CLIENTEMAC1RXCLIENTCLKIN <== CLIENTEMAC1RXCLIENTCLKIN CLIENTEMAC1RXCLIENTCLKIN)
			(conn CLIENTEMAC1RXCLIENTCLKININV CLIENTEMAC1RXCLIENTCLKIN_B <== CLIENTEMAC1RXCLIENTCLKIN CLIENTEMAC1RXCLIENTCLKIN)
		)
		(element CLIENTEMAC1TXCLIENTCLKININV 3
			(pin CLIENTEMAC1TXCLIENTCLKIN input)
			(pin CLIENTEMAC1TXCLIENTCLKIN_B input)
			(pin OUT output)
			(cfg CLIENTEMAC1TXCLIENTCLKIN CLIENTEMAC1TXCLIENTCLKIN_B)
			(conn CLIENTEMAC1TXCLIENTCLKININV OUT ==> TEMAC CLIENTEMAC1TXCLIENTCLKIN)
			(conn CLIENTEMAC1TXCLIENTCLKININV CLIENTEMAC1TXCLIENTCLKIN <== CLIENTEMAC1TXCLIENTCLKIN CLIENTEMAC1TXCLIENTCLKIN)
			(conn CLIENTEMAC1TXCLIENTCLKININV CLIENTEMAC1TXCLIENTCLKIN_B <== CLIENTEMAC1TXCLIENTCLKIN CLIENTEMAC1TXCLIENTCLKIN)
		)
		(element DCREMACCLKINV 3
			(pin DCREMACCLK input)
			(pin DCREMACCLK_B input)
			(pin OUT output)
			(cfg DCREMACCLK DCREMACCLK_B)
			(conn DCREMACCLKINV OUT ==> TEMAC DCREMACCLK)
			(conn DCREMACCLKINV DCREMACCLK <== DCREMACCLK DCREMACCLK)
			(conn DCREMACCLKINV DCREMACCLK_B <== DCREMACCLK DCREMACCLK)
		)
		(element HOSTCLKINV 3
			(pin HOSTCLK input)
			(pin HOSTCLK_B input)
			(pin OUT output)
			(cfg HOSTCLK HOSTCLK_B)
			(conn HOSTCLKINV OUT ==> TEMAC HOSTCLK)
			(conn HOSTCLKINV HOSTCLK <== HOSTCLK HOSTCLK)
			(conn HOSTCLKINV HOSTCLK_B <== HOSTCLK HOSTCLK)
		)
		(element PHYEMAC0GTXCLKINV 3
			(pin PHYEMAC0GTXCLK input)
			(pin PHYEMAC0GTXCLK_B input)
			(pin OUT output)
			(cfg PHYEMAC0GTXCLK PHYEMAC0GTXCLK_B)
			(conn PHYEMAC0GTXCLKINV OUT ==> TEMAC PHYEMAC0GTXCLK)
			(conn PHYEMAC0GTXCLKINV PHYEMAC0GTXCLK <== PHYEMAC0GTXCLK PHYEMAC0GTXCLK)
			(conn PHYEMAC0GTXCLKINV PHYEMAC0GTXCLK_B <== PHYEMAC0GTXCLK PHYEMAC0GTXCLK)
		)
		(element PHYEMAC0MCLKININV 3
			(pin PHYEMAC0MCLKIN input)
			(pin PHYEMAC0MCLKIN_B input)
			(pin OUT output)
			(cfg PHYEMAC0MCLKIN PHYEMAC0MCLKIN_B)
			(conn PHYEMAC0MCLKININV OUT ==> TEMAC PHYEMAC0MCLKIN)
			(conn PHYEMAC0MCLKININV PHYEMAC0MCLKIN <== PHYEMAC0MCLKIN PHYEMAC0MCLKIN)
			(conn PHYEMAC0MCLKININV PHYEMAC0MCLKIN_B <== PHYEMAC0MCLKIN PHYEMAC0MCLKIN)
		)
		(element PHYEMAC0MIITXCLKINV 3
			(pin PHYEMAC0MIITXCLK input)
			(pin PHYEMAC0MIITXCLK_B input)
			(pin OUT output)
			(cfg PHYEMAC0MIITXCLK PHYEMAC0MIITXCLK_B)
			(conn PHYEMAC0MIITXCLKINV OUT ==> TEMAC PHYEMAC0MIITXCLK)
			(conn PHYEMAC0MIITXCLKINV PHYEMAC0MIITXCLK <== PHYEMAC0MIITXCLK PHYEMAC0MIITXCLK)
			(conn PHYEMAC0MIITXCLKINV PHYEMAC0MIITXCLK_B <== PHYEMAC0MIITXCLK PHYEMAC0MIITXCLK)
		)
		(element PHYEMAC0RXCLKINV 3
			(pin PHYEMAC0RXCLK input)
			(pin PHYEMAC0RXCLK_B input)
			(pin OUT output)
			(cfg PHYEMAC0RXCLK PHYEMAC0RXCLK_B)
			(conn PHYEMAC0RXCLKINV OUT ==> TEMAC PHYEMAC0RXCLK)
			(conn PHYEMAC0RXCLKINV PHYEMAC0RXCLK <== PHYEMAC0RXCLK PHYEMAC0RXCLK)
			(conn PHYEMAC0RXCLKINV PHYEMAC0RXCLK_B <== PHYEMAC0RXCLK PHYEMAC0RXCLK)
		)
		(element PHYEMAC0TXGMIIMIICLKININV 3
			(pin PHYEMAC0TXGMIIMIICLKIN input)
			(pin PHYEMAC0TXGMIIMIICLKIN_B input)
			(pin OUT output)
			(cfg PHYEMAC0TXGMIIMIICLKIN PHYEMAC0TXGMIIMIICLKIN_B)
			(conn PHYEMAC0TXGMIIMIICLKININV OUT ==> TEMAC PHYEMAC0TXGMIIMIICLKIN)
			(conn PHYEMAC0TXGMIIMIICLKININV PHYEMAC0TXGMIIMIICLKIN <== PHYEMAC0TXGMIIMIICLKIN PHYEMAC0TXGMIIMIICLKIN)
			(conn PHYEMAC0TXGMIIMIICLKININV PHYEMAC0TXGMIIMIICLKIN_B <== PHYEMAC0TXGMIIMIICLKIN PHYEMAC0TXGMIIMIICLKIN)
		)
		(element PHYEMAC1GTXCLKINV 3
			(pin PHYEMAC1GTXCLK input)
			(pin PHYEMAC1GTXCLK_B input)
			(pin OUT output)
			(cfg PHYEMAC1GTXCLK PHYEMAC1GTXCLK_B)
			(conn PHYEMAC1GTXCLKINV OUT ==> TEMAC PHYEMAC1GTXCLK)
			(conn PHYEMAC1GTXCLKINV PHYEMAC1GTXCLK <== PHYEMAC1GTXCLK PHYEMAC1GTXCLK)
			(conn PHYEMAC1GTXCLKINV PHYEMAC1GTXCLK_B <== PHYEMAC1GTXCLK PHYEMAC1GTXCLK)
		)
		(element PHYEMAC1MCLKININV 3
			(pin PHYEMAC1MCLKIN input)
			(pin PHYEMAC1MCLKIN_B input)
			(pin OUT output)
			(cfg PHYEMAC1MCLKIN PHYEMAC1MCLKIN_B)
			(conn PHYEMAC1MCLKININV OUT ==> TEMAC PHYEMAC1MCLKIN)
			(conn PHYEMAC1MCLKININV PHYEMAC1MCLKIN <== PHYEMAC1MCLKIN PHYEMAC1MCLKIN)
			(conn PHYEMAC1MCLKININV PHYEMAC1MCLKIN_B <== PHYEMAC1MCLKIN PHYEMAC1MCLKIN)
		)
		(element PHYEMAC1MIITXCLKINV 3
			(pin PHYEMAC1MIITXCLK input)
			(pin PHYEMAC1MIITXCLK_B input)
			(pin OUT output)
			(cfg PHYEMAC1MIITXCLK PHYEMAC1MIITXCLK_B)
			(conn PHYEMAC1MIITXCLKINV OUT ==> TEMAC PHYEMAC1MIITXCLK)
			(conn PHYEMAC1MIITXCLKINV PHYEMAC1MIITXCLK <== PHYEMAC1MIITXCLK PHYEMAC1MIITXCLK)
			(conn PHYEMAC1MIITXCLKINV PHYEMAC1MIITXCLK_B <== PHYEMAC1MIITXCLK PHYEMAC1MIITXCLK)
		)
		(element PHYEMAC1RXCLKINV 3
			(pin PHYEMAC1RXCLK input)
			(pin PHYEMAC1RXCLK_B input)
			(pin OUT output)
			(cfg PHYEMAC1RXCLK PHYEMAC1RXCLK_B)
			(conn PHYEMAC1RXCLKINV OUT ==> TEMAC PHYEMAC1RXCLK)
			(conn PHYEMAC1RXCLKINV PHYEMAC1RXCLK <== PHYEMAC1RXCLK PHYEMAC1RXCLK)
			(conn PHYEMAC1RXCLKINV PHYEMAC1RXCLK_B <== PHYEMAC1RXCLK PHYEMAC1RXCLK)
		)
		(element PHYEMAC1TXGMIIMIICLKININV 3
			(pin PHYEMAC1TXGMIIMIICLKIN input)
			(pin PHYEMAC1TXGMIIMIICLKIN_B input)
			(pin OUT output)
			(cfg PHYEMAC1TXGMIIMIICLKIN PHYEMAC1TXGMIIMIICLKIN_B)
			(conn PHYEMAC1TXGMIIMIICLKININV OUT ==> TEMAC PHYEMAC1TXGMIIMIICLKIN)
			(conn PHYEMAC1TXGMIIMIICLKININV PHYEMAC1TXGMIIMIICLKIN <== PHYEMAC1TXGMIIMIICLKIN PHYEMAC1TXGMIIMIICLKIN)
			(conn PHYEMAC1TXGMIIMIICLKININV PHYEMAC1TXGMIIMIICLKIN_B <== PHYEMAC1TXGMIIMIICLKIN PHYEMAC1TXGMIIMIICLKIN)
		)
		(element EMAC0_RXHALFDUPLEX 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_RXVLAN_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_RX_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element EMAC0_RXINBANDFCS_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_RXJUMBOFRAME_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_RXRESET 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_TXIFGADJUST_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_TXHALFDUPLEX 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_TXVLAN_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_TX_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element EMAC0_TXINBANDFCS_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_TXJUMBOFRAME_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_TXRESET 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_TXFLOWCTRL_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_RXFLOWCTRL_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_LTCHECK_DISABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_ADDRFILTER_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_RX16BITCLIENT_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_TX16BITCLIENT_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_HOST_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_1000BASEX_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_SGMII_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_RGMII_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_SPEED_LSB 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_SPEED_MSB 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_MDIO_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_PHYLOOPBACKMSB 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_PHYPOWERDOWN 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_PHYISOLATE 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_PHYINITAUTONEG_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_PHYRESET 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_CONFIGVEC_79 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_UNIDIRECTION_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_GTLOOPBACK 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_BYTEPHY 0
			(cfg TRUE FALSE)
		)
		(element EMAC0_USECLKEN 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_RXHALFDUPLEX 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_RXVLAN_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_RX_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element EMAC1_RXINBANDFCS_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_RXJUMBOFRAME_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_RXRESET 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_TXIFGADJUST_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_TXHALFDUPLEX 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_TXVLAN_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_TX_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element EMAC1_TXINBANDFCS_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_TXJUMBOFRAME_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_TXRESET 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_TXFLOWCTRL_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_RXFLOWCTRL_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_LTCHECK_DISABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_ADDRFILTER_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_RX16BITCLIENT_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_TX16BITCLIENT_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_HOST_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_1000BASEX_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_SGMII_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_RGMII_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_SPEED_LSB 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_SPEED_MSB 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_MDIO_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_PHYLOOPBACKMSB 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_PHYPOWERDOWN 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_PHYISOLATE 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_PHYINITAUTONEG_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_PHYRESET 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_CONFIGVEC_79 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_UNIDIRECTION_ENABLE 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_GTLOOPBACK 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_BYTEPHY 0
			(cfg TRUE FALSE)
		)
		(element EMAC1_USECLKEN 0
			(cfg TRUE FALSE)
		)
		(element CLIENTEMAC0DCMLOCKED 1
			(pin CLIENTEMAC0DCMLOCKED output)
			(conn CLIENTEMAC0DCMLOCKED CLIENTEMAC0DCMLOCKED ==> TEMAC CLIENTEMAC0DCMLOCKED)
		)
		(element CLIENTEMAC0PAUSEREQ 1
			(pin CLIENTEMAC0PAUSEREQ output)
			(conn CLIENTEMAC0PAUSEREQ CLIENTEMAC0PAUSEREQ ==> TEMAC CLIENTEMAC0PAUSEREQ)
		)
		(element CLIENTEMAC0PAUSEVAL0 1
			(pin CLIENTEMAC0PAUSEVAL0 output)
			(conn CLIENTEMAC0PAUSEVAL0 CLIENTEMAC0PAUSEVAL0 ==> TEMAC CLIENTEMAC0PAUSEVAL0)
		)
		(element CLIENTEMAC0PAUSEVAL1 1
			(pin CLIENTEMAC0PAUSEVAL1 output)
			(conn CLIENTEMAC0PAUSEVAL1 CLIENTEMAC0PAUSEVAL1 ==> TEMAC CLIENTEMAC0PAUSEVAL1)
		)
		(element CLIENTEMAC0PAUSEVAL10 1
			(pin CLIENTEMAC0PAUSEVAL10 output)
			(conn CLIENTEMAC0PAUSEVAL10 CLIENTEMAC0PAUSEVAL10 ==> TEMAC CLIENTEMAC0PAUSEVAL10)
		)
		(element CLIENTEMAC0PAUSEVAL11 1
			(pin CLIENTEMAC0PAUSEVAL11 output)
			(conn CLIENTEMAC0PAUSEVAL11 CLIENTEMAC0PAUSEVAL11 ==> TEMAC CLIENTEMAC0PAUSEVAL11)
		)
		(element CLIENTEMAC0PAUSEVAL12 1
			(pin CLIENTEMAC0PAUSEVAL12 output)
			(conn CLIENTEMAC0PAUSEVAL12 CLIENTEMAC0PAUSEVAL12 ==> TEMAC CLIENTEMAC0PAUSEVAL12)
		)
		(element CLIENTEMAC0PAUSEVAL13 1
			(pin CLIENTEMAC0PAUSEVAL13 output)
			(conn CLIENTEMAC0PAUSEVAL13 CLIENTEMAC0PAUSEVAL13 ==> TEMAC CLIENTEMAC0PAUSEVAL13)
		)
		(element CLIENTEMAC0PAUSEVAL14 1
			(pin CLIENTEMAC0PAUSEVAL14 output)
			(conn CLIENTEMAC0PAUSEVAL14 CLIENTEMAC0PAUSEVAL14 ==> TEMAC CLIENTEMAC0PAUSEVAL14)
		)
		(element CLIENTEMAC0PAUSEVAL15 1
			(pin CLIENTEMAC0PAUSEVAL15 output)
			(conn CLIENTEMAC0PAUSEVAL15 CLIENTEMAC0PAUSEVAL15 ==> TEMAC CLIENTEMAC0PAUSEVAL15)
		)
		(element CLIENTEMAC0PAUSEVAL2 1
			(pin CLIENTEMAC0PAUSEVAL2 output)
			(conn CLIENTEMAC0PAUSEVAL2 CLIENTEMAC0PAUSEVAL2 ==> TEMAC CLIENTEMAC0PAUSEVAL2)
		)
		(element CLIENTEMAC0PAUSEVAL3 1
			(pin CLIENTEMAC0PAUSEVAL3 output)
			(conn CLIENTEMAC0PAUSEVAL3 CLIENTEMAC0PAUSEVAL3 ==> TEMAC CLIENTEMAC0PAUSEVAL3)
		)
		(element CLIENTEMAC0PAUSEVAL4 1
			(pin CLIENTEMAC0PAUSEVAL4 output)
			(conn CLIENTEMAC0PAUSEVAL4 CLIENTEMAC0PAUSEVAL4 ==> TEMAC CLIENTEMAC0PAUSEVAL4)
		)
		(element CLIENTEMAC0PAUSEVAL5 1
			(pin CLIENTEMAC0PAUSEVAL5 output)
			(conn CLIENTEMAC0PAUSEVAL5 CLIENTEMAC0PAUSEVAL5 ==> TEMAC CLIENTEMAC0PAUSEVAL5)
		)
		(element CLIENTEMAC0PAUSEVAL6 1
			(pin CLIENTEMAC0PAUSEVAL6 output)
			(conn CLIENTEMAC0PAUSEVAL6 CLIENTEMAC0PAUSEVAL6 ==> TEMAC CLIENTEMAC0PAUSEVAL6)
		)
		(element CLIENTEMAC0PAUSEVAL7 1
			(pin CLIENTEMAC0PAUSEVAL7 output)
			(conn CLIENTEMAC0PAUSEVAL7 CLIENTEMAC0PAUSEVAL7 ==> TEMAC CLIENTEMAC0PAUSEVAL7)
		)
		(element CLIENTEMAC0PAUSEVAL8 1
			(pin CLIENTEMAC0PAUSEVAL8 output)
			(conn CLIENTEMAC0PAUSEVAL8 CLIENTEMAC0PAUSEVAL8 ==> TEMAC CLIENTEMAC0PAUSEVAL8)
		)
		(element CLIENTEMAC0PAUSEVAL9 1
			(pin CLIENTEMAC0PAUSEVAL9 output)
			(conn CLIENTEMAC0PAUSEVAL9 CLIENTEMAC0PAUSEVAL9 ==> TEMAC CLIENTEMAC0PAUSEVAL9)
		)
		(element CLIENTEMAC0RXCLIENTCLKIN 1
			(pin CLIENTEMAC0RXCLIENTCLKIN output)
			(conn CLIENTEMAC0RXCLIENTCLKIN CLIENTEMAC0RXCLIENTCLKIN ==> CLIENTEMAC0RXCLIENTCLKININV CLIENTEMAC0RXCLIENTCLKIN)
			(conn CLIENTEMAC0RXCLIENTCLKIN CLIENTEMAC0RXCLIENTCLKIN ==> CLIENTEMAC0RXCLIENTCLKININV CLIENTEMAC0RXCLIENTCLKIN_B)
		)
		(element CLIENTEMAC0TXCLIENTCLKIN 1
			(pin CLIENTEMAC0TXCLIENTCLKIN output)
			(conn CLIENTEMAC0TXCLIENTCLKIN CLIENTEMAC0TXCLIENTCLKIN ==> CLIENTEMAC0TXCLIENTCLKININV CLIENTEMAC0TXCLIENTCLKIN)
			(conn CLIENTEMAC0TXCLIENTCLKIN CLIENTEMAC0TXCLIENTCLKIN ==> CLIENTEMAC0TXCLIENTCLKININV CLIENTEMAC0TXCLIENTCLKIN_B)
		)
		(element CLIENTEMAC0TXD0 1
			(pin CLIENTEMAC0TXD0 output)
			(conn CLIENTEMAC0TXD0 CLIENTEMAC0TXD0 ==> TEMAC CLIENTEMAC0TXD0)
		)
		(element CLIENTEMAC0TXD1 1
			(pin CLIENTEMAC0TXD1 output)
			(conn CLIENTEMAC0TXD1 CLIENTEMAC0TXD1 ==> TEMAC CLIENTEMAC0TXD1)
		)
		(element CLIENTEMAC0TXD10 1
			(pin CLIENTEMAC0TXD10 output)
			(conn CLIENTEMAC0TXD10 CLIENTEMAC0TXD10 ==> TEMAC CLIENTEMAC0TXD10)
		)
		(element CLIENTEMAC0TXD11 1
			(pin CLIENTEMAC0TXD11 output)
			(conn CLIENTEMAC0TXD11 CLIENTEMAC0TXD11 ==> TEMAC CLIENTEMAC0TXD11)
		)
		(element CLIENTEMAC0TXD12 1
			(pin CLIENTEMAC0TXD12 output)
			(conn CLIENTEMAC0TXD12 CLIENTEMAC0TXD12 ==> TEMAC CLIENTEMAC0TXD12)
		)
		(element CLIENTEMAC0TXD13 1
			(pin CLIENTEMAC0TXD13 output)
			(conn CLIENTEMAC0TXD13 CLIENTEMAC0TXD13 ==> TEMAC CLIENTEMAC0TXD13)
		)
		(element CLIENTEMAC0TXD14 1
			(pin CLIENTEMAC0TXD14 output)
			(conn CLIENTEMAC0TXD14 CLIENTEMAC0TXD14 ==> TEMAC CLIENTEMAC0TXD14)
		)
		(element CLIENTEMAC0TXD15 1
			(pin CLIENTEMAC0TXD15 output)
			(conn CLIENTEMAC0TXD15 CLIENTEMAC0TXD15 ==> TEMAC CLIENTEMAC0TXD15)
		)
		(element CLIENTEMAC0TXD2 1
			(pin CLIENTEMAC0TXD2 output)
			(conn CLIENTEMAC0TXD2 CLIENTEMAC0TXD2 ==> TEMAC CLIENTEMAC0TXD2)
		)
		(element CLIENTEMAC0TXD3 1
			(pin CLIENTEMAC0TXD3 output)
			(conn CLIENTEMAC0TXD3 CLIENTEMAC0TXD3 ==> TEMAC CLIENTEMAC0TXD3)
		)
		(element CLIENTEMAC0TXD4 1
			(pin CLIENTEMAC0TXD4 output)
			(conn CLIENTEMAC0TXD4 CLIENTEMAC0TXD4 ==> TEMAC CLIENTEMAC0TXD4)
		)
		(element CLIENTEMAC0TXD5 1
			(pin CLIENTEMAC0TXD5 output)
			(conn CLIENTEMAC0TXD5 CLIENTEMAC0TXD5 ==> TEMAC CLIENTEMAC0TXD5)
		)
		(element CLIENTEMAC0TXD6 1
			(pin CLIENTEMAC0TXD6 output)
			(conn CLIENTEMAC0TXD6 CLIENTEMAC0TXD6 ==> TEMAC CLIENTEMAC0TXD6)
		)
		(element CLIENTEMAC0TXD7 1
			(pin CLIENTEMAC0TXD7 output)
			(conn CLIENTEMAC0TXD7 CLIENTEMAC0TXD7 ==> TEMAC CLIENTEMAC0TXD7)
		)
		(element CLIENTEMAC0TXD8 1
			(pin CLIENTEMAC0TXD8 output)
			(conn CLIENTEMAC0TXD8 CLIENTEMAC0TXD8 ==> TEMAC CLIENTEMAC0TXD8)
		)
		(element CLIENTEMAC0TXD9 1
			(pin CLIENTEMAC0TXD9 output)
			(conn CLIENTEMAC0TXD9 CLIENTEMAC0TXD9 ==> TEMAC CLIENTEMAC0TXD9)
		)
		(element CLIENTEMAC0TXDVLD 1
			(pin CLIENTEMAC0TXDVLD output)
			(conn CLIENTEMAC0TXDVLD CLIENTEMAC0TXDVLD ==> TEMAC CLIENTEMAC0TXDVLD)
		)
		(element CLIENTEMAC0TXDVLDMSW 1
			(pin CLIENTEMAC0TXDVLDMSW output)
			(conn CLIENTEMAC0TXDVLDMSW CLIENTEMAC0TXDVLDMSW ==> TEMAC CLIENTEMAC0TXDVLDMSW)
		)
		(element CLIENTEMAC0TXFIRSTBYTE 1
			(pin CLIENTEMAC0TXFIRSTBYTE output)
			(conn CLIENTEMAC0TXFIRSTBYTE CLIENTEMAC0TXFIRSTBYTE ==> TEMAC CLIENTEMAC0TXFIRSTBYTE)
		)
		(element CLIENTEMAC0TXIFGDELAY0 1
			(pin CLIENTEMAC0TXIFGDELAY0 output)
			(conn CLIENTEMAC0TXIFGDELAY0 CLIENTEMAC0TXIFGDELAY0 ==> TEMAC CLIENTEMAC0TXIFGDELAY0)
		)
		(element CLIENTEMAC0TXIFGDELAY1 1
			(pin CLIENTEMAC0TXIFGDELAY1 output)
			(conn CLIENTEMAC0TXIFGDELAY1 CLIENTEMAC0TXIFGDELAY1 ==> TEMAC CLIENTEMAC0TXIFGDELAY1)
		)
		(element CLIENTEMAC0TXIFGDELAY2 1
			(pin CLIENTEMAC0TXIFGDELAY2 output)
			(conn CLIENTEMAC0TXIFGDELAY2 CLIENTEMAC0TXIFGDELAY2 ==> TEMAC CLIENTEMAC0TXIFGDELAY2)
		)
		(element CLIENTEMAC0TXIFGDELAY3 1
			(pin CLIENTEMAC0TXIFGDELAY3 output)
			(conn CLIENTEMAC0TXIFGDELAY3 CLIENTEMAC0TXIFGDELAY3 ==> TEMAC CLIENTEMAC0TXIFGDELAY3)
		)
		(element CLIENTEMAC0TXIFGDELAY4 1
			(pin CLIENTEMAC0TXIFGDELAY4 output)
			(conn CLIENTEMAC0TXIFGDELAY4 CLIENTEMAC0TXIFGDELAY4 ==> TEMAC CLIENTEMAC0TXIFGDELAY4)
		)
		(element CLIENTEMAC0TXIFGDELAY5 1
			(pin CLIENTEMAC0TXIFGDELAY5 output)
			(conn CLIENTEMAC0TXIFGDELAY5 CLIENTEMAC0TXIFGDELAY5 ==> TEMAC CLIENTEMAC0TXIFGDELAY5)
		)
		(element CLIENTEMAC0TXIFGDELAY6 1
			(pin CLIENTEMAC0TXIFGDELAY6 output)
			(conn CLIENTEMAC0TXIFGDELAY6 CLIENTEMAC0TXIFGDELAY6 ==> TEMAC CLIENTEMAC0TXIFGDELAY6)
		)
		(element CLIENTEMAC0TXIFGDELAY7 1
			(pin CLIENTEMAC0TXIFGDELAY7 output)
			(conn CLIENTEMAC0TXIFGDELAY7 CLIENTEMAC0TXIFGDELAY7 ==> TEMAC CLIENTEMAC0TXIFGDELAY7)
		)
		(element CLIENTEMAC0TXUNDERRUN 1
			(pin CLIENTEMAC0TXUNDERRUN output)
			(conn CLIENTEMAC0TXUNDERRUN CLIENTEMAC0TXUNDERRUN ==> TEMAC CLIENTEMAC0TXUNDERRUN)
		)
		(element CLIENTEMAC1DCMLOCKED 1
			(pin CLIENTEMAC1DCMLOCKED output)
			(conn CLIENTEMAC1DCMLOCKED CLIENTEMAC1DCMLOCKED ==> TEMAC CLIENTEMAC1DCMLOCKED)
		)
		(element CLIENTEMAC1PAUSEREQ 1
			(pin CLIENTEMAC1PAUSEREQ output)
			(conn CLIENTEMAC1PAUSEREQ CLIENTEMAC1PAUSEREQ ==> TEMAC CLIENTEMAC1PAUSEREQ)
		)
		(element CLIENTEMAC1PAUSEVAL0 1
			(pin CLIENTEMAC1PAUSEVAL0 output)
			(conn CLIENTEMAC1PAUSEVAL0 CLIENTEMAC1PAUSEVAL0 ==> TEMAC CLIENTEMAC1PAUSEVAL0)
		)
		(element CLIENTEMAC1PAUSEVAL1 1
			(pin CLIENTEMAC1PAUSEVAL1 output)
			(conn CLIENTEMAC1PAUSEVAL1 CLIENTEMAC1PAUSEVAL1 ==> TEMAC CLIENTEMAC1PAUSEVAL1)
		)
		(element CLIENTEMAC1PAUSEVAL10 1
			(pin CLIENTEMAC1PAUSEVAL10 output)
			(conn CLIENTEMAC1PAUSEVAL10 CLIENTEMAC1PAUSEVAL10 ==> TEMAC CLIENTEMAC1PAUSEVAL10)
		)
		(element CLIENTEMAC1PAUSEVAL11 1
			(pin CLIENTEMAC1PAUSEVAL11 output)
			(conn CLIENTEMAC1PAUSEVAL11 CLIENTEMAC1PAUSEVAL11 ==> TEMAC CLIENTEMAC1PAUSEVAL11)
		)
		(element CLIENTEMAC1PAUSEVAL12 1
			(pin CLIENTEMAC1PAUSEVAL12 output)
			(conn CLIENTEMAC1PAUSEVAL12 CLIENTEMAC1PAUSEVAL12 ==> TEMAC CLIENTEMAC1PAUSEVAL12)
		)
		(element CLIENTEMAC1PAUSEVAL13 1
			(pin CLIENTEMAC1PAUSEVAL13 output)
			(conn CLIENTEMAC1PAUSEVAL13 CLIENTEMAC1PAUSEVAL13 ==> TEMAC CLIENTEMAC1PAUSEVAL13)
		)
		(element CLIENTEMAC1PAUSEVAL14 1
			(pin CLIENTEMAC1PAUSEVAL14 output)
			(conn CLIENTEMAC1PAUSEVAL14 CLIENTEMAC1PAUSEVAL14 ==> TEMAC CLIENTEMAC1PAUSEVAL14)
		)
		(element CLIENTEMAC1PAUSEVAL15 1
			(pin CLIENTEMAC1PAUSEVAL15 output)
			(conn CLIENTEMAC1PAUSEVAL15 CLIENTEMAC1PAUSEVAL15 ==> TEMAC CLIENTEMAC1PAUSEVAL15)
		)
		(element CLIENTEMAC1PAUSEVAL2 1
			(pin CLIENTEMAC1PAUSEVAL2 output)
			(conn CLIENTEMAC1PAUSEVAL2 CLIENTEMAC1PAUSEVAL2 ==> TEMAC CLIENTEMAC1PAUSEVAL2)
		)
		(element CLIENTEMAC1PAUSEVAL3 1
			(pin CLIENTEMAC1PAUSEVAL3 output)
			(conn CLIENTEMAC1PAUSEVAL3 CLIENTEMAC1PAUSEVAL3 ==> TEMAC CLIENTEMAC1PAUSEVAL3)
		)
		(element CLIENTEMAC1PAUSEVAL4 1
			(pin CLIENTEMAC1PAUSEVAL4 output)
			(conn CLIENTEMAC1PAUSEVAL4 CLIENTEMAC1PAUSEVAL4 ==> TEMAC CLIENTEMAC1PAUSEVAL4)
		)
		(element CLIENTEMAC1PAUSEVAL5 1
			(pin CLIENTEMAC1PAUSEVAL5 output)
			(conn CLIENTEMAC1PAUSEVAL5 CLIENTEMAC1PAUSEVAL5 ==> TEMAC CLIENTEMAC1PAUSEVAL5)
		)
		(element CLIENTEMAC1PAUSEVAL6 1
			(pin CLIENTEMAC1PAUSEVAL6 output)
			(conn CLIENTEMAC1PAUSEVAL6 CLIENTEMAC1PAUSEVAL6 ==> TEMAC CLIENTEMAC1PAUSEVAL6)
		)
		(element CLIENTEMAC1PAUSEVAL7 1
			(pin CLIENTEMAC1PAUSEVAL7 output)
			(conn CLIENTEMAC1PAUSEVAL7 CLIENTEMAC1PAUSEVAL7 ==> TEMAC CLIENTEMAC1PAUSEVAL7)
		)
		(element CLIENTEMAC1PAUSEVAL8 1
			(pin CLIENTEMAC1PAUSEVAL8 output)
			(conn CLIENTEMAC1PAUSEVAL8 CLIENTEMAC1PAUSEVAL8 ==> TEMAC CLIENTEMAC1PAUSEVAL8)
		)
		(element CLIENTEMAC1PAUSEVAL9 1
			(pin CLIENTEMAC1PAUSEVAL9 output)
			(conn CLIENTEMAC1PAUSEVAL9 CLIENTEMAC1PAUSEVAL9 ==> TEMAC CLIENTEMAC1PAUSEVAL9)
		)
		(element CLIENTEMAC1RXCLIENTCLKIN 1
			(pin CLIENTEMAC1RXCLIENTCLKIN output)
			(conn CLIENTEMAC1RXCLIENTCLKIN CLIENTEMAC1RXCLIENTCLKIN ==> CLIENTEMAC1RXCLIENTCLKININV CLIENTEMAC1RXCLIENTCLKIN)
			(conn CLIENTEMAC1RXCLIENTCLKIN CLIENTEMAC1RXCLIENTCLKIN ==> CLIENTEMAC1RXCLIENTCLKININV CLIENTEMAC1RXCLIENTCLKIN_B)
		)
		(element CLIENTEMAC1TXCLIENTCLKIN 1
			(pin CLIENTEMAC1TXCLIENTCLKIN output)
			(conn CLIENTEMAC1TXCLIENTCLKIN CLIENTEMAC1TXCLIENTCLKIN ==> CLIENTEMAC1TXCLIENTCLKININV CLIENTEMAC1TXCLIENTCLKIN)
			(conn CLIENTEMAC1TXCLIENTCLKIN CLIENTEMAC1TXCLIENTCLKIN ==> CLIENTEMAC1TXCLIENTCLKININV CLIENTEMAC1TXCLIENTCLKIN_B)
		)
		(element CLIENTEMAC1TXD0 1
			(pin CLIENTEMAC1TXD0 output)
			(conn CLIENTEMAC1TXD0 CLIENTEMAC1TXD0 ==> TEMAC CLIENTEMAC1TXD0)
		)
		(element CLIENTEMAC1TXD1 1
			(pin CLIENTEMAC1TXD1 output)
			(conn CLIENTEMAC1TXD1 CLIENTEMAC1TXD1 ==> TEMAC CLIENTEMAC1TXD1)
		)
		(element CLIENTEMAC1TXD10 1
			(pin CLIENTEMAC1TXD10 output)
			(conn CLIENTEMAC1TXD10 CLIENTEMAC1TXD10 ==> TEMAC CLIENTEMAC1TXD10)
		)
		(element CLIENTEMAC1TXD11 1
			(pin CLIENTEMAC1TXD11 output)
			(conn CLIENTEMAC1TXD11 CLIENTEMAC1TXD11 ==> TEMAC CLIENTEMAC1TXD11)
		)
		(element CLIENTEMAC1TXD12 1
			(pin CLIENTEMAC1TXD12 output)
			(conn CLIENTEMAC1TXD12 CLIENTEMAC1TXD12 ==> TEMAC CLIENTEMAC1TXD12)
		)
		(element CLIENTEMAC1TXD13 1
			(pin CLIENTEMAC1TXD13 output)
			(conn CLIENTEMAC1TXD13 CLIENTEMAC1TXD13 ==> TEMAC CLIENTEMAC1TXD13)
		)
		(element CLIENTEMAC1TXD14 1
			(pin CLIENTEMAC1TXD14 output)
			(conn CLIENTEMAC1TXD14 CLIENTEMAC1TXD14 ==> TEMAC CLIENTEMAC1TXD14)
		)
		(element CLIENTEMAC1TXD15 1
			(pin CLIENTEMAC1TXD15 output)
			(conn CLIENTEMAC1TXD15 CLIENTEMAC1TXD15 ==> TEMAC CLIENTEMAC1TXD15)
		)
		(element CLIENTEMAC1TXD2 1
			(pin CLIENTEMAC1TXD2 output)
			(conn CLIENTEMAC1TXD2 CLIENTEMAC1TXD2 ==> TEMAC CLIENTEMAC1TXD2)
		)
		(element CLIENTEMAC1TXD3 1
			(pin CLIENTEMAC1TXD3 output)
			(conn CLIENTEMAC1TXD3 CLIENTEMAC1TXD3 ==> TEMAC CLIENTEMAC1TXD3)
		)
		(element CLIENTEMAC1TXD4 1
			(pin CLIENTEMAC1TXD4 output)
			(conn CLIENTEMAC1TXD4 CLIENTEMAC1TXD4 ==> TEMAC CLIENTEMAC1TXD4)
		)
		(element CLIENTEMAC1TXD5 1
			(pin CLIENTEMAC1TXD5 output)
			(conn CLIENTEMAC1TXD5 CLIENTEMAC1TXD5 ==> TEMAC CLIENTEMAC1TXD5)
		)
		(element CLIENTEMAC1TXD6 1
			(pin CLIENTEMAC1TXD6 output)
			(conn CLIENTEMAC1TXD6 CLIENTEMAC1TXD6 ==> TEMAC CLIENTEMAC1TXD6)
		)
		(element CLIENTEMAC1TXD7 1
			(pin CLIENTEMAC1TXD7 output)
			(conn CLIENTEMAC1TXD7 CLIENTEMAC1TXD7 ==> TEMAC CLIENTEMAC1TXD7)
		)
		(element CLIENTEMAC1TXD8 1
			(pin CLIENTEMAC1TXD8 output)
			(conn CLIENTEMAC1TXD8 CLIENTEMAC1TXD8 ==> TEMAC CLIENTEMAC1TXD8)
		)
		(element CLIENTEMAC1TXD9 1
			(pin CLIENTEMAC1TXD9 output)
			(conn CLIENTEMAC1TXD9 CLIENTEMAC1TXD9 ==> TEMAC CLIENTEMAC1TXD9)
		)
		(element CLIENTEMAC1TXDVLD 1
			(pin CLIENTEMAC1TXDVLD output)
			(conn CLIENTEMAC1TXDVLD CLIENTEMAC1TXDVLD ==> TEMAC CLIENTEMAC1TXDVLD)
		)
		(element CLIENTEMAC1TXDVLDMSW 1
			(pin CLIENTEMAC1TXDVLDMSW output)
			(conn CLIENTEMAC1TXDVLDMSW CLIENTEMAC1TXDVLDMSW ==> TEMAC CLIENTEMAC1TXDVLDMSW)
		)
		(element CLIENTEMAC1TXFIRSTBYTE 1
			(pin CLIENTEMAC1TXFIRSTBYTE output)
			(conn CLIENTEMAC1TXFIRSTBYTE CLIENTEMAC1TXFIRSTBYTE ==> TEMAC CLIENTEMAC1TXFIRSTBYTE)
		)
		(element CLIENTEMAC1TXIFGDELAY0 1
			(pin CLIENTEMAC1TXIFGDELAY0 output)
			(conn CLIENTEMAC1TXIFGDELAY0 CLIENTEMAC1TXIFGDELAY0 ==> TEMAC CLIENTEMAC1TXIFGDELAY0)
		)
		(element CLIENTEMAC1TXIFGDELAY1 1
			(pin CLIENTEMAC1TXIFGDELAY1 output)
			(conn CLIENTEMAC1TXIFGDELAY1 CLIENTEMAC1TXIFGDELAY1 ==> TEMAC CLIENTEMAC1TXIFGDELAY1)
		)
		(element CLIENTEMAC1TXIFGDELAY2 1
			(pin CLIENTEMAC1TXIFGDELAY2 output)
			(conn CLIENTEMAC1TXIFGDELAY2 CLIENTEMAC1TXIFGDELAY2 ==> TEMAC CLIENTEMAC1TXIFGDELAY2)
		)
		(element CLIENTEMAC1TXIFGDELAY3 1
			(pin CLIENTEMAC1TXIFGDELAY3 output)
			(conn CLIENTEMAC1TXIFGDELAY3 CLIENTEMAC1TXIFGDELAY3 ==> TEMAC CLIENTEMAC1TXIFGDELAY3)
		)
		(element CLIENTEMAC1TXIFGDELAY4 1
			(pin CLIENTEMAC1TXIFGDELAY4 output)
			(conn CLIENTEMAC1TXIFGDELAY4 CLIENTEMAC1TXIFGDELAY4 ==> TEMAC CLIENTEMAC1TXIFGDELAY4)
		)
		(element CLIENTEMAC1TXIFGDELAY5 1
			(pin CLIENTEMAC1TXIFGDELAY5 output)
			(conn CLIENTEMAC1TXIFGDELAY5 CLIENTEMAC1TXIFGDELAY5 ==> TEMAC CLIENTEMAC1TXIFGDELAY5)
		)
		(element CLIENTEMAC1TXIFGDELAY6 1
			(pin CLIENTEMAC1TXIFGDELAY6 output)
			(conn CLIENTEMAC1TXIFGDELAY6 CLIENTEMAC1TXIFGDELAY6 ==> TEMAC CLIENTEMAC1TXIFGDELAY6)
		)
		(element CLIENTEMAC1TXIFGDELAY7 1
			(pin CLIENTEMAC1TXIFGDELAY7 output)
			(conn CLIENTEMAC1TXIFGDELAY7 CLIENTEMAC1TXIFGDELAY7 ==> TEMAC CLIENTEMAC1TXIFGDELAY7)
		)
		(element CLIENTEMAC1TXUNDERRUN 1
			(pin CLIENTEMAC1TXUNDERRUN output)
			(conn CLIENTEMAC1TXUNDERRUN CLIENTEMAC1TXUNDERRUN ==> TEMAC CLIENTEMAC1TXUNDERRUN)
		)
		(element DCREMACABUS0 1
			(pin DCREMACABUS0 output)
			(conn DCREMACABUS0 DCREMACABUS0 ==> TEMAC DCREMACABUS0)
		)
		(element DCREMACABUS1 1
			(pin DCREMACABUS1 output)
			(conn DCREMACABUS1 DCREMACABUS1 ==> TEMAC DCREMACABUS1)
		)
		(element DCREMACABUS2 1
			(pin DCREMACABUS2 output)
			(conn DCREMACABUS2 DCREMACABUS2 ==> TEMAC DCREMACABUS2)
		)
		(element DCREMACABUS3 1
			(pin DCREMACABUS3 output)
			(conn DCREMACABUS3 DCREMACABUS3 ==> TEMAC DCREMACABUS3)
		)
		(element DCREMACABUS4 1
			(pin DCREMACABUS4 output)
			(conn DCREMACABUS4 DCREMACABUS4 ==> TEMAC DCREMACABUS4)
		)
		(element DCREMACABUS5 1
			(pin DCREMACABUS5 output)
			(conn DCREMACABUS5 DCREMACABUS5 ==> TEMAC DCREMACABUS5)
		)
		(element DCREMACABUS6 1
			(pin DCREMACABUS6 output)
			(conn DCREMACABUS6 DCREMACABUS6 ==> TEMAC DCREMACABUS6)
		)
		(element DCREMACABUS7 1
			(pin DCREMACABUS7 output)
			(conn DCREMACABUS7 DCREMACABUS7 ==> TEMAC DCREMACABUS7)
		)
		(element DCREMACABUS8 1
			(pin DCREMACABUS8 output)
			(conn DCREMACABUS8 DCREMACABUS8 ==> TEMAC DCREMACABUS8)
		)
		(element DCREMACABUS9 1
			(pin DCREMACABUS9 output)
			(conn DCREMACABUS9 DCREMACABUS9 ==> TEMAC DCREMACABUS9)
		)
		(element DCREMACCLK 1
			(pin DCREMACCLK output)
			(conn DCREMACCLK DCREMACCLK ==> DCREMACCLKINV DCREMACCLK)
			(conn DCREMACCLK DCREMACCLK ==> DCREMACCLKINV DCREMACCLK_B)
		)
		(element DCREMACDBUS0 1
			(pin DCREMACDBUS0 output)
			(conn DCREMACDBUS0 DCREMACDBUS0 ==> TEMAC DCREMACDBUS0)
		)
		(element DCREMACDBUS1 1
			(pin DCREMACDBUS1 output)
			(conn DCREMACDBUS1 DCREMACDBUS1 ==> TEMAC DCREMACDBUS1)
		)
		(element DCREMACDBUS10 1
			(pin DCREMACDBUS10 output)
			(conn DCREMACDBUS10 DCREMACDBUS10 ==> TEMAC DCREMACDBUS10)
		)
		(element DCREMACDBUS11 1
			(pin DCREMACDBUS11 output)
			(conn DCREMACDBUS11 DCREMACDBUS11 ==> TEMAC DCREMACDBUS11)
		)
		(element DCREMACDBUS12 1
			(pin DCREMACDBUS12 output)
			(conn DCREMACDBUS12 DCREMACDBUS12 ==> TEMAC DCREMACDBUS12)
		)
		(element DCREMACDBUS13 1
			(pin DCREMACDBUS13 output)
			(conn DCREMACDBUS13 DCREMACDBUS13 ==> TEMAC DCREMACDBUS13)
		)
		(element DCREMACDBUS14 1
			(pin DCREMACDBUS14 output)
			(conn DCREMACDBUS14 DCREMACDBUS14 ==> TEMAC DCREMACDBUS14)
		)
		(element DCREMACDBUS15 1
			(pin DCREMACDBUS15 output)
			(conn DCREMACDBUS15 DCREMACDBUS15 ==> TEMAC DCREMACDBUS15)
		)
		(element DCREMACDBUS16 1
			(pin DCREMACDBUS16 output)
			(conn DCREMACDBUS16 DCREMACDBUS16 ==> TEMAC DCREMACDBUS16)
		)
		(element DCREMACDBUS17 1
			(pin DCREMACDBUS17 output)
			(conn DCREMACDBUS17 DCREMACDBUS17 ==> TEMAC DCREMACDBUS17)
		)
		(element DCREMACDBUS18 1
			(pin DCREMACDBUS18 output)
			(conn DCREMACDBUS18 DCREMACDBUS18 ==> TEMAC DCREMACDBUS18)
		)
		(element DCREMACDBUS19 1
			(pin DCREMACDBUS19 output)
			(conn DCREMACDBUS19 DCREMACDBUS19 ==> TEMAC DCREMACDBUS19)
		)
		(element DCREMACDBUS2 1
			(pin DCREMACDBUS2 output)
			(conn DCREMACDBUS2 DCREMACDBUS2 ==> TEMAC DCREMACDBUS2)
		)
		(element DCREMACDBUS20 1
			(pin DCREMACDBUS20 output)
			(conn DCREMACDBUS20 DCREMACDBUS20 ==> TEMAC DCREMACDBUS20)
		)
		(element DCREMACDBUS21 1
			(pin DCREMACDBUS21 output)
			(conn DCREMACDBUS21 DCREMACDBUS21 ==> TEMAC DCREMACDBUS21)
		)
		(element DCREMACDBUS22 1
			(pin DCREMACDBUS22 output)
			(conn DCREMACDBUS22 DCREMACDBUS22 ==> TEMAC DCREMACDBUS22)
		)
		(element DCREMACDBUS23 1
			(pin DCREMACDBUS23 output)
			(conn DCREMACDBUS23 DCREMACDBUS23 ==> TEMAC DCREMACDBUS23)
		)
		(element DCREMACDBUS24 1
			(pin DCREMACDBUS24 output)
			(conn DCREMACDBUS24 DCREMACDBUS24 ==> TEMAC DCREMACDBUS24)
		)
		(element DCREMACDBUS25 1
			(pin DCREMACDBUS25 output)
			(conn DCREMACDBUS25 DCREMACDBUS25 ==> TEMAC DCREMACDBUS25)
		)
		(element DCREMACDBUS26 1
			(pin DCREMACDBUS26 output)
			(conn DCREMACDBUS26 DCREMACDBUS26 ==> TEMAC DCREMACDBUS26)
		)
		(element DCREMACDBUS27 1
			(pin DCREMACDBUS27 output)
			(conn DCREMACDBUS27 DCREMACDBUS27 ==> TEMAC DCREMACDBUS27)
		)
		(element DCREMACDBUS28 1
			(pin DCREMACDBUS28 output)
			(conn DCREMACDBUS28 DCREMACDBUS28 ==> TEMAC DCREMACDBUS28)
		)
		(element DCREMACDBUS29 1
			(pin DCREMACDBUS29 output)
			(conn DCREMACDBUS29 DCREMACDBUS29 ==> TEMAC DCREMACDBUS29)
		)
		(element DCREMACDBUS3 1
			(pin DCREMACDBUS3 output)
			(conn DCREMACDBUS3 DCREMACDBUS3 ==> TEMAC DCREMACDBUS3)
		)
		(element DCREMACDBUS30 1
			(pin DCREMACDBUS30 output)
			(conn DCREMACDBUS30 DCREMACDBUS30 ==> TEMAC DCREMACDBUS30)
		)
		(element DCREMACDBUS31 1
			(pin DCREMACDBUS31 output)
			(conn DCREMACDBUS31 DCREMACDBUS31 ==> TEMAC DCREMACDBUS31)
		)
		(element DCREMACDBUS4 1
			(pin DCREMACDBUS4 output)
			(conn DCREMACDBUS4 DCREMACDBUS4 ==> TEMAC DCREMACDBUS4)
		)
		(element DCREMACDBUS5 1
			(pin DCREMACDBUS5 output)
			(conn DCREMACDBUS5 DCREMACDBUS5 ==> TEMAC DCREMACDBUS5)
		)
		(element DCREMACDBUS6 1
			(pin DCREMACDBUS6 output)
			(conn DCREMACDBUS6 DCREMACDBUS6 ==> TEMAC DCREMACDBUS6)
		)
		(element DCREMACDBUS7 1
			(pin DCREMACDBUS7 output)
			(conn DCREMACDBUS7 DCREMACDBUS7 ==> TEMAC DCREMACDBUS7)
		)
		(element DCREMACDBUS8 1
			(pin DCREMACDBUS8 output)
			(conn DCREMACDBUS8 DCREMACDBUS8 ==> TEMAC DCREMACDBUS8)
		)
		(element DCREMACDBUS9 1
			(pin DCREMACDBUS9 output)
			(conn DCREMACDBUS9 DCREMACDBUS9 ==> TEMAC DCREMACDBUS9)
		)
		(element DCREMACENABLE 1
			(pin DCREMACENABLE output)
			(conn DCREMACENABLE DCREMACENABLE ==> TEMAC DCREMACENABLE)
		)
		(element DCREMACREAD 1
			(pin DCREMACREAD output)
			(conn DCREMACREAD DCREMACREAD ==> TEMAC DCREMACREAD)
		)
		(element DCREMACWRITE 1
			(pin DCREMACWRITE output)
			(conn DCREMACWRITE DCREMACWRITE ==> TEMAC DCREMACWRITE)
		)
		(element EMAC0TIBUS0 1
			(pin EMAC0TIBUS0 output)
			(conn EMAC0TIBUS0 EMAC0TIBUS0 ==> TEMAC EMAC0TIBUS0)
		)
		(element EMAC0TIBUS1 1
			(pin EMAC0TIBUS1 output)
			(conn EMAC0TIBUS1 EMAC0TIBUS1 ==> TEMAC EMAC0TIBUS1)
		)
		(element EMAC0TIBUS2 1
			(pin EMAC0TIBUS2 output)
			(conn EMAC0TIBUS2 EMAC0TIBUS2 ==> TEMAC EMAC0TIBUS2)
		)
		(element EMAC0TIBUS3 1
			(pin EMAC0TIBUS3 output)
			(conn EMAC0TIBUS3 EMAC0TIBUS3 ==> TEMAC EMAC0TIBUS3)
		)
		(element EMAC0TIBUS4 1
			(pin EMAC0TIBUS4 output)
			(conn EMAC0TIBUS4 EMAC0TIBUS4 ==> TEMAC EMAC0TIBUS4)
		)
		(element EMAC1TIBUS0 1
			(pin EMAC1TIBUS0 output)
			(conn EMAC1TIBUS0 EMAC1TIBUS0 ==> TEMAC EMAC1TIBUS0)
		)
		(element EMAC1TIBUS1 1
			(pin EMAC1TIBUS1 output)
			(conn EMAC1TIBUS1 EMAC1TIBUS1 ==> TEMAC EMAC1TIBUS1)
		)
		(element EMAC1TIBUS2 1
			(pin EMAC1TIBUS2 output)
			(conn EMAC1TIBUS2 EMAC1TIBUS2 ==> TEMAC EMAC1TIBUS2)
		)
		(element EMAC1TIBUS3 1
			(pin EMAC1TIBUS3 output)
			(conn EMAC1TIBUS3 EMAC1TIBUS3 ==> TEMAC EMAC1TIBUS3)
		)
		(element EMAC1TIBUS4 1
			(pin EMAC1TIBUS4 output)
			(conn EMAC1TIBUS4 EMAC1TIBUS4 ==> TEMAC EMAC1TIBUS4)
		)
		(element HOSTADDR0 1
			(pin HOSTADDR0 output)
			(conn HOSTADDR0 HOSTADDR0 ==> TEMAC HOSTADDR0)
		)
		(element HOSTADDR1 1
			(pin HOSTADDR1 output)
			(conn HOSTADDR1 HOSTADDR1 ==> TEMAC HOSTADDR1)
		)
		(element HOSTADDR2 1
			(pin HOSTADDR2 output)
			(conn HOSTADDR2 HOSTADDR2 ==> TEMAC HOSTADDR2)
		)
		(element HOSTADDR3 1
			(pin HOSTADDR3 output)
			(conn HOSTADDR3 HOSTADDR3 ==> TEMAC HOSTADDR3)
		)
		(element HOSTADDR4 1
			(pin HOSTADDR4 output)
			(conn HOSTADDR4 HOSTADDR4 ==> TEMAC HOSTADDR4)
		)
		(element HOSTADDR5 1
			(pin HOSTADDR5 output)
			(conn HOSTADDR5 HOSTADDR5 ==> TEMAC HOSTADDR5)
		)
		(element HOSTADDR6 1
			(pin HOSTADDR6 output)
			(conn HOSTADDR6 HOSTADDR6 ==> TEMAC HOSTADDR6)
		)
		(element HOSTADDR7 1
			(pin HOSTADDR7 output)
			(conn HOSTADDR7 HOSTADDR7 ==> TEMAC HOSTADDR7)
		)
		(element HOSTADDR8 1
			(pin HOSTADDR8 output)
			(conn HOSTADDR8 HOSTADDR8 ==> TEMAC HOSTADDR8)
		)
		(element HOSTADDR9 1
			(pin HOSTADDR9 output)
			(conn HOSTADDR9 HOSTADDR9 ==> TEMAC HOSTADDR9)
		)
		(element HOSTCLK 1
			(pin HOSTCLK output)
			(conn HOSTCLK HOSTCLK ==> HOSTCLKINV HOSTCLK)
			(conn HOSTCLK HOSTCLK ==> HOSTCLKINV HOSTCLK_B)
		)
		(element HOSTEMAC1SEL 1
			(pin HOSTEMAC1SEL output)
			(conn HOSTEMAC1SEL HOSTEMAC1SEL ==> TEMAC HOSTEMAC1SEL)
		)
		(element HOSTMIIMSEL 1
			(pin HOSTMIIMSEL output)
			(conn HOSTMIIMSEL HOSTMIIMSEL ==> TEMAC HOSTMIIMSEL)
		)
		(element HOSTOPCODE0 1
			(pin HOSTOPCODE0 output)
			(conn HOSTOPCODE0 HOSTOPCODE0 ==> TEMAC HOSTOPCODE0)
		)
		(element HOSTOPCODE1 1
			(pin HOSTOPCODE1 output)
			(conn HOSTOPCODE1 HOSTOPCODE1 ==> TEMAC HOSTOPCODE1)
		)
		(element HOSTREQ 1
			(pin HOSTREQ output)
			(conn HOSTREQ HOSTREQ ==> TEMAC HOSTREQ)
		)
		(element HOSTWRDATA0 1
			(pin HOSTWRDATA0 output)
			(conn HOSTWRDATA0 HOSTWRDATA0 ==> TEMAC HOSTWRDATA0)
		)
		(element HOSTWRDATA1 1
			(pin HOSTWRDATA1 output)
			(conn HOSTWRDATA1 HOSTWRDATA1 ==> TEMAC HOSTWRDATA1)
		)
		(element HOSTWRDATA10 1
			(pin HOSTWRDATA10 output)
			(conn HOSTWRDATA10 HOSTWRDATA10 ==> TEMAC HOSTWRDATA10)
		)
		(element HOSTWRDATA11 1
			(pin HOSTWRDATA11 output)
			(conn HOSTWRDATA11 HOSTWRDATA11 ==> TEMAC HOSTWRDATA11)
		)
		(element HOSTWRDATA12 1
			(pin HOSTWRDATA12 output)
			(conn HOSTWRDATA12 HOSTWRDATA12 ==> TEMAC HOSTWRDATA12)
		)
		(element HOSTWRDATA13 1
			(pin HOSTWRDATA13 output)
			(conn HOSTWRDATA13 HOSTWRDATA13 ==> TEMAC HOSTWRDATA13)
		)
		(element HOSTWRDATA14 1
			(pin HOSTWRDATA14 output)
			(conn HOSTWRDATA14 HOSTWRDATA14 ==> TEMAC HOSTWRDATA14)
		)
		(element HOSTWRDATA15 1
			(pin HOSTWRDATA15 output)
			(conn HOSTWRDATA15 HOSTWRDATA15 ==> TEMAC HOSTWRDATA15)
		)
		(element HOSTWRDATA16 1
			(pin HOSTWRDATA16 output)
			(conn HOSTWRDATA16 HOSTWRDATA16 ==> TEMAC HOSTWRDATA16)
		)
		(element HOSTWRDATA17 1
			(pin HOSTWRDATA17 output)
			(conn HOSTWRDATA17 HOSTWRDATA17 ==> TEMAC HOSTWRDATA17)
		)
		(element HOSTWRDATA18 1
			(pin HOSTWRDATA18 output)
			(conn HOSTWRDATA18 HOSTWRDATA18 ==> TEMAC HOSTWRDATA18)
		)
		(element HOSTWRDATA19 1
			(pin HOSTWRDATA19 output)
			(conn HOSTWRDATA19 HOSTWRDATA19 ==> TEMAC HOSTWRDATA19)
		)
		(element HOSTWRDATA2 1
			(pin HOSTWRDATA2 output)
			(conn HOSTWRDATA2 HOSTWRDATA2 ==> TEMAC HOSTWRDATA2)
		)
		(element HOSTWRDATA20 1
			(pin HOSTWRDATA20 output)
			(conn HOSTWRDATA20 HOSTWRDATA20 ==> TEMAC HOSTWRDATA20)
		)
		(element HOSTWRDATA21 1
			(pin HOSTWRDATA21 output)
			(conn HOSTWRDATA21 HOSTWRDATA21 ==> TEMAC HOSTWRDATA21)
		)
		(element HOSTWRDATA22 1
			(pin HOSTWRDATA22 output)
			(conn HOSTWRDATA22 HOSTWRDATA22 ==> TEMAC HOSTWRDATA22)
		)
		(element HOSTWRDATA23 1
			(pin HOSTWRDATA23 output)
			(conn HOSTWRDATA23 HOSTWRDATA23 ==> TEMAC HOSTWRDATA23)
		)
		(element HOSTWRDATA24 1
			(pin HOSTWRDATA24 output)
			(conn HOSTWRDATA24 HOSTWRDATA24 ==> TEMAC HOSTWRDATA24)
		)
		(element HOSTWRDATA25 1
			(pin HOSTWRDATA25 output)
			(conn HOSTWRDATA25 HOSTWRDATA25 ==> TEMAC HOSTWRDATA25)
		)
		(element HOSTWRDATA26 1
			(pin HOSTWRDATA26 output)
			(conn HOSTWRDATA26 HOSTWRDATA26 ==> TEMAC HOSTWRDATA26)
		)
		(element HOSTWRDATA27 1
			(pin HOSTWRDATA27 output)
			(conn HOSTWRDATA27 HOSTWRDATA27 ==> TEMAC HOSTWRDATA27)
		)
		(element HOSTWRDATA28 1
			(pin HOSTWRDATA28 output)
			(conn HOSTWRDATA28 HOSTWRDATA28 ==> TEMAC HOSTWRDATA28)
		)
		(element HOSTWRDATA29 1
			(pin HOSTWRDATA29 output)
			(conn HOSTWRDATA29 HOSTWRDATA29 ==> TEMAC HOSTWRDATA29)
		)
		(element HOSTWRDATA3 1
			(pin HOSTWRDATA3 output)
			(conn HOSTWRDATA3 HOSTWRDATA3 ==> TEMAC HOSTWRDATA3)
		)
		(element HOSTWRDATA30 1
			(pin HOSTWRDATA30 output)
			(conn HOSTWRDATA30 HOSTWRDATA30 ==> TEMAC HOSTWRDATA30)
		)
		(element HOSTWRDATA31 1
			(pin HOSTWRDATA31 output)
			(conn HOSTWRDATA31 HOSTWRDATA31 ==> TEMAC HOSTWRDATA31)
		)
		(element HOSTWRDATA4 1
			(pin HOSTWRDATA4 output)
			(conn HOSTWRDATA4 HOSTWRDATA4 ==> TEMAC HOSTWRDATA4)
		)
		(element HOSTWRDATA5 1
			(pin HOSTWRDATA5 output)
			(conn HOSTWRDATA5 HOSTWRDATA5 ==> TEMAC HOSTWRDATA5)
		)
		(element HOSTWRDATA6 1
			(pin HOSTWRDATA6 output)
			(conn HOSTWRDATA6 HOSTWRDATA6 ==> TEMAC HOSTWRDATA6)
		)
		(element HOSTWRDATA7 1
			(pin HOSTWRDATA7 output)
			(conn HOSTWRDATA7 HOSTWRDATA7 ==> TEMAC HOSTWRDATA7)
		)
		(element HOSTWRDATA8 1
			(pin HOSTWRDATA8 output)
			(conn HOSTWRDATA8 HOSTWRDATA8 ==> TEMAC HOSTWRDATA8)
		)
		(element HOSTWRDATA9 1
			(pin HOSTWRDATA9 output)
			(conn HOSTWRDATA9 HOSTWRDATA9 ==> TEMAC HOSTWRDATA9)
		)
		(element PHYEMAC0COL 1
			(pin PHYEMAC0COL output)
			(conn PHYEMAC0COL PHYEMAC0COL ==> TEMAC PHYEMAC0COL)
		)
		(element PHYEMAC0CRS 1
			(pin PHYEMAC0CRS output)
			(conn PHYEMAC0CRS PHYEMAC0CRS ==> TEMAC PHYEMAC0CRS)
		)
		(element PHYEMAC0GTXCLK 1
			(pin PHYEMAC0GTXCLK output)
			(conn PHYEMAC0GTXCLK PHYEMAC0GTXCLK ==> PHYEMAC0GTXCLKINV PHYEMAC0GTXCLK)
			(conn PHYEMAC0GTXCLK PHYEMAC0GTXCLK ==> PHYEMAC0GTXCLKINV PHYEMAC0GTXCLK_B)
		)
		(element PHYEMAC0MCLKIN 1
			(pin PHYEMAC0MCLKIN output)
			(conn PHYEMAC0MCLKIN PHYEMAC0MCLKIN ==> PHYEMAC0MCLKININV PHYEMAC0MCLKIN)
			(conn PHYEMAC0MCLKIN PHYEMAC0MCLKIN ==> PHYEMAC0MCLKININV PHYEMAC0MCLKIN_B)
		)
		(element PHYEMAC0MDIN 1
			(pin PHYEMAC0MDIN output)
			(conn PHYEMAC0MDIN PHYEMAC0MDIN ==> TEMAC PHYEMAC0MDIN)
		)
		(element PHYEMAC0MIITXCLK 1
			(pin PHYEMAC0MIITXCLK output)
			(conn PHYEMAC0MIITXCLK PHYEMAC0MIITXCLK ==> PHYEMAC0MIITXCLKINV PHYEMAC0MIITXCLK)
			(conn PHYEMAC0MIITXCLK PHYEMAC0MIITXCLK ==> PHYEMAC0MIITXCLKINV PHYEMAC0MIITXCLK_B)
		)
		(element PHYEMAC0PHYAD0 1
			(pin PHYEMAC0PHYAD0 output)
			(conn PHYEMAC0PHYAD0 PHYEMAC0PHYAD0 ==> TEMAC PHYEMAC0PHYAD0)
		)
		(element PHYEMAC0PHYAD1 1
			(pin PHYEMAC0PHYAD1 output)
			(conn PHYEMAC0PHYAD1 PHYEMAC0PHYAD1 ==> TEMAC PHYEMAC0PHYAD1)
		)
		(element PHYEMAC0PHYAD2 1
			(pin PHYEMAC0PHYAD2 output)
			(conn PHYEMAC0PHYAD2 PHYEMAC0PHYAD2 ==> TEMAC PHYEMAC0PHYAD2)
		)
		(element PHYEMAC0PHYAD3 1
			(pin PHYEMAC0PHYAD3 output)
			(conn PHYEMAC0PHYAD3 PHYEMAC0PHYAD3 ==> TEMAC PHYEMAC0PHYAD3)
		)
		(element PHYEMAC0PHYAD4 1
			(pin PHYEMAC0PHYAD4 output)
			(conn PHYEMAC0PHYAD4 PHYEMAC0PHYAD4 ==> TEMAC PHYEMAC0PHYAD4)
		)
		(element PHYEMAC0RXBUFERR 1
			(pin PHYEMAC0RXBUFERR output)
			(conn PHYEMAC0RXBUFERR PHYEMAC0RXBUFERR ==> TEMAC PHYEMAC0RXBUFERR)
		)
		(element PHYEMAC0RXBUFSTATUS0 1
			(pin PHYEMAC0RXBUFSTATUS0 output)
			(conn PHYEMAC0RXBUFSTATUS0 PHYEMAC0RXBUFSTATUS0 ==> TEMAC PHYEMAC0RXBUFSTATUS0)
		)
		(element PHYEMAC0RXBUFSTATUS1 1
			(pin PHYEMAC0RXBUFSTATUS1 output)
			(conn PHYEMAC0RXBUFSTATUS1 PHYEMAC0RXBUFSTATUS1 ==> TEMAC PHYEMAC0RXBUFSTATUS1)
		)
		(element PHYEMAC0RXCHARISCOMMA 1
			(pin PHYEMAC0RXCHARISCOMMA output)
			(conn PHYEMAC0RXCHARISCOMMA PHYEMAC0RXCHARISCOMMA ==> TEMAC PHYEMAC0RXCHARISCOMMA)
		)
		(element PHYEMAC0RXCHARISK 1
			(pin PHYEMAC0RXCHARISK output)
			(conn PHYEMAC0RXCHARISK PHYEMAC0RXCHARISK ==> TEMAC PHYEMAC0RXCHARISK)
		)
		(element PHYEMAC0RXCHECKINGCRC 1
			(pin PHYEMAC0RXCHECKINGCRC output)
			(conn PHYEMAC0RXCHECKINGCRC PHYEMAC0RXCHECKINGCRC ==> TEMAC PHYEMAC0RXCHECKINGCRC)
		)
		(element PHYEMAC0RXCLK 1
			(pin PHYEMAC0RXCLK output)
			(conn PHYEMAC0RXCLK PHYEMAC0RXCLK ==> PHYEMAC0RXCLKINV PHYEMAC0RXCLK)
			(conn PHYEMAC0RXCLK PHYEMAC0RXCLK ==> PHYEMAC0RXCLKINV PHYEMAC0RXCLK_B)
		)
		(element PHYEMAC0RXCLKCORCNT0 1
			(pin PHYEMAC0RXCLKCORCNT0 output)
			(conn PHYEMAC0RXCLKCORCNT0 PHYEMAC0RXCLKCORCNT0 ==> TEMAC PHYEMAC0RXCLKCORCNT0)
		)
		(element PHYEMAC0RXCLKCORCNT1 1
			(pin PHYEMAC0RXCLKCORCNT1 output)
			(conn PHYEMAC0RXCLKCORCNT1 PHYEMAC0RXCLKCORCNT1 ==> TEMAC PHYEMAC0RXCLKCORCNT1)
		)
		(element PHYEMAC0RXCLKCORCNT2 1
			(pin PHYEMAC0RXCLKCORCNT2 output)
			(conn PHYEMAC0RXCLKCORCNT2 PHYEMAC0RXCLKCORCNT2 ==> TEMAC PHYEMAC0RXCLKCORCNT2)
		)
		(element PHYEMAC0RXCOMMADET 1
			(pin PHYEMAC0RXCOMMADET output)
			(conn PHYEMAC0RXCOMMADET PHYEMAC0RXCOMMADET ==> TEMAC PHYEMAC0RXCOMMADET)
		)
		(element PHYEMAC0RXD0 1
			(pin PHYEMAC0RXD0 output)
			(conn PHYEMAC0RXD0 PHYEMAC0RXD0 ==> TEMAC PHYEMAC0RXD0)
		)
		(element PHYEMAC0RXD1 1
			(pin PHYEMAC0RXD1 output)
			(conn PHYEMAC0RXD1 PHYEMAC0RXD1 ==> TEMAC PHYEMAC0RXD1)
		)
		(element PHYEMAC0RXD2 1
			(pin PHYEMAC0RXD2 output)
			(conn PHYEMAC0RXD2 PHYEMAC0RXD2 ==> TEMAC PHYEMAC0RXD2)
		)
		(element PHYEMAC0RXD3 1
			(pin PHYEMAC0RXD3 output)
			(conn PHYEMAC0RXD3 PHYEMAC0RXD3 ==> TEMAC PHYEMAC0RXD3)
		)
		(element PHYEMAC0RXD4 1
			(pin PHYEMAC0RXD4 output)
			(conn PHYEMAC0RXD4 PHYEMAC0RXD4 ==> TEMAC PHYEMAC0RXD4)
		)
		(element PHYEMAC0RXD5 1
			(pin PHYEMAC0RXD5 output)
			(conn PHYEMAC0RXD5 PHYEMAC0RXD5 ==> TEMAC PHYEMAC0RXD5)
		)
		(element PHYEMAC0RXD6 1
			(pin PHYEMAC0RXD6 output)
			(conn PHYEMAC0RXD6 PHYEMAC0RXD6 ==> TEMAC PHYEMAC0RXD6)
		)
		(element PHYEMAC0RXD7 1
			(pin PHYEMAC0RXD7 output)
			(conn PHYEMAC0RXD7 PHYEMAC0RXD7 ==> TEMAC PHYEMAC0RXD7)
		)
		(element PHYEMAC0RXDISPERR 1
			(pin PHYEMAC0RXDISPERR output)
			(conn PHYEMAC0RXDISPERR PHYEMAC0RXDISPERR ==> TEMAC PHYEMAC0RXDISPERR)
		)
		(element PHYEMAC0RXDV 1
			(pin PHYEMAC0RXDV output)
			(conn PHYEMAC0RXDV PHYEMAC0RXDV ==> TEMAC PHYEMAC0RXDV)
		)
		(element PHYEMAC0RXER 1
			(pin PHYEMAC0RXER output)
			(conn PHYEMAC0RXER PHYEMAC0RXER ==> TEMAC PHYEMAC0RXER)
		)
		(element PHYEMAC0RXLOSSOFSYNC0 1
			(pin PHYEMAC0RXLOSSOFSYNC0 output)
			(conn PHYEMAC0RXLOSSOFSYNC0 PHYEMAC0RXLOSSOFSYNC0 ==> TEMAC PHYEMAC0RXLOSSOFSYNC0)
		)
		(element PHYEMAC0RXLOSSOFSYNC1 1
			(pin PHYEMAC0RXLOSSOFSYNC1 output)
			(conn PHYEMAC0RXLOSSOFSYNC1 PHYEMAC0RXLOSSOFSYNC1 ==> TEMAC PHYEMAC0RXLOSSOFSYNC1)
		)
		(element PHYEMAC0RXNOTINTABLE 1
			(pin PHYEMAC0RXNOTINTABLE output)
			(conn PHYEMAC0RXNOTINTABLE PHYEMAC0RXNOTINTABLE ==> TEMAC PHYEMAC0RXNOTINTABLE)
		)
		(element PHYEMAC0RXRUNDISP 1
			(pin PHYEMAC0RXRUNDISP output)
			(conn PHYEMAC0RXRUNDISP PHYEMAC0RXRUNDISP ==> TEMAC PHYEMAC0RXRUNDISP)
		)
		(element PHYEMAC0SIGNALDET 1
			(pin PHYEMAC0SIGNALDET output)
			(conn PHYEMAC0SIGNALDET PHYEMAC0SIGNALDET ==> TEMAC PHYEMAC0SIGNALDET)
		)
		(element PHYEMAC0TXBUFERR 1
			(pin PHYEMAC0TXBUFERR output)
			(conn PHYEMAC0TXBUFERR PHYEMAC0TXBUFERR ==> TEMAC PHYEMAC0TXBUFERR)
		)
		(element PHYEMAC0TXGMIIMIICLKIN 1
			(pin PHYEMAC0TXGMIIMIICLKIN output)
			(conn PHYEMAC0TXGMIIMIICLKIN PHYEMAC0TXGMIIMIICLKIN ==> PHYEMAC0TXGMIIMIICLKININV PHYEMAC0TXGMIIMIICLKIN)
			(conn PHYEMAC0TXGMIIMIICLKIN PHYEMAC0TXGMIIMIICLKIN ==> PHYEMAC0TXGMIIMIICLKININV PHYEMAC0TXGMIIMIICLKIN_B)
		)
		(element PHYEMAC1COL 1
			(pin PHYEMAC1COL output)
			(conn PHYEMAC1COL PHYEMAC1COL ==> TEMAC PHYEMAC1COL)
		)
		(element PHYEMAC1CRS 1
			(pin PHYEMAC1CRS output)
			(conn PHYEMAC1CRS PHYEMAC1CRS ==> TEMAC PHYEMAC1CRS)
		)
		(element PHYEMAC1GTXCLK 1
			(pin PHYEMAC1GTXCLK output)
			(conn PHYEMAC1GTXCLK PHYEMAC1GTXCLK ==> PHYEMAC1GTXCLKINV PHYEMAC1GTXCLK)
			(conn PHYEMAC1GTXCLK PHYEMAC1GTXCLK ==> PHYEMAC1GTXCLKINV PHYEMAC1GTXCLK_B)
		)
		(element PHYEMAC1MCLKIN 1
			(pin PHYEMAC1MCLKIN output)
			(conn PHYEMAC1MCLKIN PHYEMAC1MCLKIN ==> PHYEMAC1MCLKININV PHYEMAC1MCLKIN)
			(conn PHYEMAC1MCLKIN PHYEMAC1MCLKIN ==> PHYEMAC1MCLKININV PHYEMAC1MCLKIN_B)
		)
		(element PHYEMAC1MDIN 1
			(pin PHYEMAC1MDIN output)
			(conn PHYEMAC1MDIN PHYEMAC1MDIN ==> TEMAC PHYEMAC1MDIN)
		)
		(element PHYEMAC1MIITXCLK 1
			(pin PHYEMAC1MIITXCLK output)
			(conn PHYEMAC1MIITXCLK PHYEMAC1MIITXCLK ==> PHYEMAC1MIITXCLKINV PHYEMAC1MIITXCLK)
			(conn PHYEMAC1MIITXCLK PHYEMAC1MIITXCLK ==> PHYEMAC1MIITXCLKINV PHYEMAC1MIITXCLK_B)
		)
		(element PHYEMAC1PHYAD0 1
			(pin PHYEMAC1PHYAD0 output)
			(conn PHYEMAC1PHYAD0 PHYEMAC1PHYAD0 ==> TEMAC PHYEMAC1PHYAD0)
		)
		(element PHYEMAC1PHYAD1 1
			(pin PHYEMAC1PHYAD1 output)
			(conn PHYEMAC1PHYAD1 PHYEMAC1PHYAD1 ==> TEMAC PHYEMAC1PHYAD1)
		)
		(element PHYEMAC1PHYAD2 1
			(pin PHYEMAC1PHYAD2 output)
			(conn PHYEMAC1PHYAD2 PHYEMAC1PHYAD2 ==> TEMAC PHYEMAC1PHYAD2)
		)
		(element PHYEMAC1PHYAD3 1
			(pin PHYEMAC1PHYAD3 output)
			(conn PHYEMAC1PHYAD3 PHYEMAC1PHYAD3 ==> TEMAC PHYEMAC1PHYAD3)
		)
		(element PHYEMAC1PHYAD4 1
			(pin PHYEMAC1PHYAD4 output)
			(conn PHYEMAC1PHYAD4 PHYEMAC1PHYAD4 ==> TEMAC PHYEMAC1PHYAD4)
		)
		(element PHYEMAC1RXBUFERR 1
			(pin PHYEMAC1RXBUFERR output)
			(conn PHYEMAC1RXBUFERR PHYEMAC1RXBUFERR ==> TEMAC PHYEMAC1RXBUFERR)
		)
		(element PHYEMAC1RXBUFSTATUS0 1
			(pin PHYEMAC1RXBUFSTATUS0 output)
			(conn PHYEMAC1RXBUFSTATUS0 PHYEMAC1RXBUFSTATUS0 ==> TEMAC PHYEMAC1RXBUFSTATUS0)
		)
		(element PHYEMAC1RXBUFSTATUS1 1
			(pin PHYEMAC1RXBUFSTATUS1 output)
			(conn PHYEMAC1RXBUFSTATUS1 PHYEMAC1RXBUFSTATUS1 ==> TEMAC PHYEMAC1RXBUFSTATUS1)
		)
		(element PHYEMAC1RXCHARISCOMMA 1
			(pin PHYEMAC1RXCHARISCOMMA output)
			(conn PHYEMAC1RXCHARISCOMMA PHYEMAC1RXCHARISCOMMA ==> TEMAC PHYEMAC1RXCHARISCOMMA)
		)
		(element PHYEMAC1RXCHARISK 1
			(pin PHYEMAC1RXCHARISK output)
			(conn PHYEMAC1RXCHARISK PHYEMAC1RXCHARISK ==> TEMAC PHYEMAC1RXCHARISK)
		)
		(element PHYEMAC1RXCHECKINGCRC 1
			(pin PHYEMAC1RXCHECKINGCRC output)
			(conn PHYEMAC1RXCHECKINGCRC PHYEMAC1RXCHECKINGCRC ==> TEMAC PHYEMAC1RXCHECKINGCRC)
		)
		(element PHYEMAC1RXCLK 1
			(pin PHYEMAC1RXCLK output)
			(conn PHYEMAC1RXCLK PHYEMAC1RXCLK ==> PHYEMAC1RXCLKINV PHYEMAC1RXCLK)
			(conn PHYEMAC1RXCLK PHYEMAC1RXCLK ==> PHYEMAC1RXCLKINV PHYEMAC1RXCLK_B)
		)
		(element PHYEMAC1RXCLKCORCNT0 1
			(pin PHYEMAC1RXCLKCORCNT0 output)
			(conn PHYEMAC1RXCLKCORCNT0 PHYEMAC1RXCLKCORCNT0 ==> TEMAC PHYEMAC1RXCLKCORCNT0)
		)
		(element PHYEMAC1RXCLKCORCNT1 1
			(pin PHYEMAC1RXCLKCORCNT1 output)
			(conn PHYEMAC1RXCLKCORCNT1 PHYEMAC1RXCLKCORCNT1 ==> TEMAC PHYEMAC1RXCLKCORCNT1)
		)
		(element PHYEMAC1RXCLKCORCNT2 1
			(pin PHYEMAC1RXCLKCORCNT2 output)
			(conn PHYEMAC1RXCLKCORCNT2 PHYEMAC1RXCLKCORCNT2 ==> TEMAC PHYEMAC1RXCLKCORCNT2)
		)
		(element PHYEMAC1RXCOMMADET 1
			(pin PHYEMAC1RXCOMMADET output)
			(conn PHYEMAC1RXCOMMADET PHYEMAC1RXCOMMADET ==> TEMAC PHYEMAC1RXCOMMADET)
		)
		(element PHYEMAC1RXD0 1
			(pin PHYEMAC1RXD0 output)
			(conn PHYEMAC1RXD0 PHYEMAC1RXD0 ==> TEMAC PHYEMAC1RXD0)
		)
		(element PHYEMAC1RXD1 1
			(pin PHYEMAC1RXD1 output)
			(conn PHYEMAC1RXD1 PHYEMAC1RXD1 ==> TEMAC PHYEMAC1RXD1)
		)
		(element PHYEMAC1RXD2 1
			(pin PHYEMAC1RXD2 output)
			(conn PHYEMAC1RXD2 PHYEMAC1RXD2 ==> TEMAC PHYEMAC1RXD2)
		)
		(element PHYEMAC1RXD3 1
			(pin PHYEMAC1RXD3 output)
			(conn PHYEMAC1RXD3 PHYEMAC1RXD3 ==> TEMAC PHYEMAC1RXD3)
		)
		(element PHYEMAC1RXD4 1
			(pin PHYEMAC1RXD4 output)
			(conn PHYEMAC1RXD4 PHYEMAC1RXD4 ==> TEMAC PHYEMAC1RXD4)
		)
		(element PHYEMAC1RXD5 1
			(pin PHYEMAC1RXD5 output)
			(conn PHYEMAC1RXD5 PHYEMAC1RXD5 ==> TEMAC PHYEMAC1RXD5)
		)
		(element PHYEMAC1RXD6 1
			(pin PHYEMAC1RXD6 output)
			(conn PHYEMAC1RXD6 PHYEMAC1RXD6 ==> TEMAC PHYEMAC1RXD6)
		)
		(element PHYEMAC1RXD7 1
			(pin PHYEMAC1RXD7 output)
			(conn PHYEMAC1RXD7 PHYEMAC1RXD7 ==> TEMAC PHYEMAC1RXD7)
		)
		(element PHYEMAC1RXDISPERR 1
			(pin PHYEMAC1RXDISPERR output)
			(conn PHYEMAC1RXDISPERR PHYEMAC1RXDISPERR ==> TEMAC PHYEMAC1RXDISPERR)
		)
		(element PHYEMAC1RXDV 1
			(pin PHYEMAC1RXDV output)
			(conn PHYEMAC1RXDV PHYEMAC1RXDV ==> TEMAC PHYEMAC1RXDV)
		)
		(element PHYEMAC1RXER 1
			(pin PHYEMAC1RXER output)
			(conn PHYEMAC1RXER PHYEMAC1RXER ==> TEMAC PHYEMAC1RXER)
		)
		(element PHYEMAC1RXLOSSOFSYNC0 1
			(pin PHYEMAC1RXLOSSOFSYNC0 output)
			(conn PHYEMAC1RXLOSSOFSYNC0 PHYEMAC1RXLOSSOFSYNC0 ==> TEMAC PHYEMAC1RXLOSSOFSYNC0)
		)
		(element PHYEMAC1RXLOSSOFSYNC1 1
			(pin PHYEMAC1RXLOSSOFSYNC1 output)
			(conn PHYEMAC1RXLOSSOFSYNC1 PHYEMAC1RXLOSSOFSYNC1 ==> TEMAC PHYEMAC1RXLOSSOFSYNC1)
		)
		(element PHYEMAC1RXNOTINTABLE 1
			(pin PHYEMAC1RXNOTINTABLE output)
			(conn PHYEMAC1RXNOTINTABLE PHYEMAC1RXNOTINTABLE ==> TEMAC PHYEMAC1RXNOTINTABLE)
		)
		(element PHYEMAC1RXRUNDISP 1
			(pin PHYEMAC1RXRUNDISP output)
			(conn PHYEMAC1RXRUNDISP PHYEMAC1RXRUNDISP ==> TEMAC PHYEMAC1RXRUNDISP)
		)
		(element PHYEMAC1SIGNALDET 1
			(pin PHYEMAC1SIGNALDET output)
			(conn PHYEMAC1SIGNALDET PHYEMAC1SIGNALDET ==> TEMAC PHYEMAC1SIGNALDET)
		)
		(element PHYEMAC1TXBUFERR 1
			(pin PHYEMAC1TXBUFERR output)
			(conn PHYEMAC1TXBUFERR PHYEMAC1TXBUFERR ==> TEMAC PHYEMAC1TXBUFERR)
		)
		(element PHYEMAC1TXGMIIMIICLKIN 1
			(pin PHYEMAC1TXGMIIMIICLKIN output)
			(conn PHYEMAC1TXGMIIMIICLKIN PHYEMAC1TXGMIIMIICLKIN ==> PHYEMAC1TXGMIIMIICLKININV PHYEMAC1TXGMIIMIICLKIN)
			(conn PHYEMAC1TXGMIIMIICLKIN PHYEMAC1TXGMIIMIICLKIN ==> PHYEMAC1TXGMIIMIICLKININV PHYEMAC1TXGMIIMIICLKIN_B)
		)
		(element RESET 1
			(pin RESET output)
			(conn RESET RESET ==> TEMAC RESET)
		)
		(element TESTSELI 1
			(pin TESTSELI output)
			(conn TESTSELI TESTSELI ==> TEMAC TESTSELI)
		)
		(element TSTSEEMACI 1
			(pin TSTSEEMACI output)
			(conn TSTSEEMACI TSTSEEMACI ==> TEMAC TSTSEEMACI)
		)
		(element TSTSIEMACI0 1
			(pin TSTSIEMACI0 output)
			(conn TSTSIEMACI0 TSTSIEMACI0 ==> TEMAC TSTSIEMACI0)
		)
		(element TSTSIEMACI1 1
			(pin TSTSIEMACI1 output)
			(conn TSTSIEMACI1 TSTSIEMACI1 ==> TEMAC TSTSIEMACI1)
		)
		(element TSTSIEMACI2 1
			(pin TSTSIEMACI2 output)
			(conn TSTSIEMACI2 TSTSIEMACI2 ==> TEMAC TSTSIEMACI2)
		)
		(element TSTSIEMACI3 1
			(pin TSTSIEMACI3 output)
			(conn TSTSIEMACI3 TSTSIEMACI3 ==> TEMAC TSTSIEMACI3)
		)
		(element TSTSIEMACI4 1
			(pin TSTSIEMACI4 output)
			(conn TSTSIEMACI4 TSTSIEMACI4 ==> TEMAC TSTSIEMACI4)
		)
		(element TSTSIEMACI5 1
			(pin TSTSIEMACI5 output)
			(conn TSTSIEMACI5 TSTSIEMACI5 ==> TEMAC TSTSIEMACI5)
		)
		(element TSTSIEMACI6 1
			(pin TSTSIEMACI6 output)
			(conn TSTSIEMACI6 TSTSIEMACI6 ==> TEMAC TSTSIEMACI6)
		)
		(element DCRHOSTDONEIR 1
			(pin DCRHOSTDONEIR input)
			(conn DCRHOSTDONEIR DCRHOSTDONEIR <== TEMAC DCRHOSTDONEIR)
		)
		(element EMAC0CLIENTANINTERRUPT 1
			(pin EMAC0CLIENTANINTERRUPT input)
			(conn EMAC0CLIENTANINTERRUPT EMAC0CLIENTANINTERRUPT <== TEMAC EMAC0CLIENTANINTERRUPT)
		)
		(element EMAC0CLIENTRXBADFRAME 1
			(pin EMAC0CLIENTRXBADFRAME input)
			(conn EMAC0CLIENTRXBADFRAME EMAC0CLIENTRXBADFRAME <== TEMAC EMAC0CLIENTRXBADFRAME)
		)
		(element EMAC0CLIENTRXCLIENTCLKOUT 1
			(pin EMAC0CLIENTRXCLIENTCLKOUT input)
			(conn EMAC0CLIENTRXCLIENTCLKOUT EMAC0CLIENTRXCLIENTCLKOUT <== TEMAC EMAC0CLIENTRXCLIENTCLKOUT)
		)
		(element EMAC0CLIENTRXD0 1
			(pin EMAC0CLIENTRXD0 input)
			(conn EMAC0CLIENTRXD0 EMAC0CLIENTRXD0 <== TEMAC EMAC0CLIENTRXD0)
		)
		(element EMAC0CLIENTRXD1 1
			(pin EMAC0CLIENTRXD1 input)
			(conn EMAC0CLIENTRXD1 EMAC0CLIENTRXD1 <== TEMAC EMAC0CLIENTRXD1)
		)
		(element EMAC0CLIENTRXD10 1
			(pin EMAC0CLIENTRXD10 input)
			(conn EMAC0CLIENTRXD10 EMAC0CLIENTRXD10 <== TEMAC EMAC0CLIENTRXD10)
		)
		(element EMAC0CLIENTRXD11 1
			(pin EMAC0CLIENTRXD11 input)
			(conn EMAC0CLIENTRXD11 EMAC0CLIENTRXD11 <== TEMAC EMAC0CLIENTRXD11)
		)
		(element EMAC0CLIENTRXD12 1
			(pin EMAC0CLIENTRXD12 input)
			(conn EMAC0CLIENTRXD12 EMAC0CLIENTRXD12 <== TEMAC EMAC0CLIENTRXD12)
		)
		(element EMAC0CLIENTRXD13 1
			(pin EMAC0CLIENTRXD13 input)
			(conn EMAC0CLIENTRXD13 EMAC0CLIENTRXD13 <== TEMAC EMAC0CLIENTRXD13)
		)
		(element EMAC0CLIENTRXD14 1
			(pin EMAC0CLIENTRXD14 input)
			(conn EMAC0CLIENTRXD14 EMAC0CLIENTRXD14 <== TEMAC EMAC0CLIENTRXD14)
		)
		(element EMAC0CLIENTRXD15 1
			(pin EMAC0CLIENTRXD15 input)
			(conn EMAC0CLIENTRXD15 EMAC0CLIENTRXD15 <== TEMAC EMAC0CLIENTRXD15)
		)
		(element EMAC0CLIENTRXD2 1
			(pin EMAC0CLIENTRXD2 input)
			(conn EMAC0CLIENTRXD2 EMAC0CLIENTRXD2 <== TEMAC EMAC0CLIENTRXD2)
		)
		(element EMAC0CLIENTRXD3 1
			(pin EMAC0CLIENTRXD3 input)
			(conn EMAC0CLIENTRXD3 EMAC0CLIENTRXD3 <== TEMAC EMAC0CLIENTRXD3)
		)
		(element EMAC0CLIENTRXD4 1
			(pin EMAC0CLIENTRXD4 input)
			(conn EMAC0CLIENTRXD4 EMAC0CLIENTRXD4 <== TEMAC EMAC0CLIENTRXD4)
		)
		(element EMAC0CLIENTRXD5 1
			(pin EMAC0CLIENTRXD5 input)
			(conn EMAC0CLIENTRXD5 EMAC0CLIENTRXD5 <== TEMAC EMAC0CLIENTRXD5)
		)
		(element EMAC0CLIENTRXD6 1
			(pin EMAC0CLIENTRXD6 input)
			(conn EMAC0CLIENTRXD6 EMAC0CLIENTRXD6 <== TEMAC EMAC0CLIENTRXD6)
		)
		(element EMAC0CLIENTRXD7 1
			(pin EMAC0CLIENTRXD7 input)
			(conn EMAC0CLIENTRXD7 EMAC0CLIENTRXD7 <== TEMAC EMAC0CLIENTRXD7)
		)
		(element EMAC0CLIENTRXD8 1
			(pin EMAC0CLIENTRXD8 input)
			(conn EMAC0CLIENTRXD8 EMAC0CLIENTRXD8 <== TEMAC EMAC0CLIENTRXD8)
		)
		(element EMAC0CLIENTRXD9 1
			(pin EMAC0CLIENTRXD9 input)
			(conn EMAC0CLIENTRXD9 EMAC0CLIENTRXD9 <== TEMAC EMAC0CLIENTRXD9)
		)
		(element EMAC0CLIENTRXDVLD 1
			(pin EMAC0CLIENTRXDVLD input)
			(conn EMAC0CLIENTRXDVLD EMAC0CLIENTRXDVLD <== TEMAC EMAC0CLIENTRXDVLD)
		)
		(element EMAC0CLIENTRXDVLDMSW 1
			(pin EMAC0CLIENTRXDVLDMSW input)
			(conn EMAC0CLIENTRXDVLDMSW EMAC0CLIENTRXDVLDMSW <== TEMAC EMAC0CLIENTRXDVLDMSW)
		)
		(element EMAC0CLIENTRXDVREG6 1
			(pin EMAC0CLIENTRXDVREG6 input)
			(conn EMAC0CLIENTRXDVREG6 EMAC0CLIENTRXDVREG6 <== TEMAC EMAC0CLIENTRXDVREG6)
		)
		(element EMAC0CLIENTRXFRAMEDROP 1
			(pin EMAC0CLIENTRXFRAMEDROP input)
			(conn EMAC0CLIENTRXFRAMEDROP EMAC0CLIENTRXFRAMEDROP <== TEMAC EMAC0CLIENTRXFRAMEDROP)
		)
		(element EMAC0CLIENTRXGOODFRAME 1
			(pin EMAC0CLIENTRXGOODFRAME input)
			(conn EMAC0CLIENTRXGOODFRAME EMAC0CLIENTRXGOODFRAME <== TEMAC EMAC0CLIENTRXGOODFRAME)
		)
		(element EMAC0CLIENTRXSTATS0 1
			(pin EMAC0CLIENTRXSTATS0 input)
			(conn EMAC0CLIENTRXSTATS0 EMAC0CLIENTRXSTATS0 <== TEMAC EMAC0CLIENTRXSTATS0)
		)
		(element EMAC0CLIENTRXSTATS1 1
			(pin EMAC0CLIENTRXSTATS1 input)
			(conn EMAC0CLIENTRXSTATS1 EMAC0CLIENTRXSTATS1 <== TEMAC EMAC0CLIENTRXSTATS1)
		)
		(element EMAC0CLIENTRXSTATS2 1
			(pin EMAC0CLIENTRXSTATS2 input)
			(conn EMAC0CLIENTRXSTATS2 EMAC0CLIENTRXSTATS2 <== TEMAC EMAC0CLIENTRXSTATS2)
		)
		(element EMAC0CLIENTRXSTATS3 1
			(pin EMAC0CLIENTRXSTATS3 input)
			(conn EMAC0CLIENTRXSTATS3 EMAC0CLIENTRXSTATS3 <== TEMAC EMAC0CLIENTRXSTATS3)
		)
		(element EMAC0CLIENTRXSTATS4 1
			(pin EMAC0CLIENTRXSTATS4 input)
			(conn EMAC0CLIENTRXSTATS4 EMAC0CLIENTRXSTATS4 <== TEMAC EMAC0CLIENTRXSTATS4)
		)
		(element EMAC0CLIENTRXSTATS5 1
			(pin EMAC0CLIENTRXSTATS5 input)
			(conn EMAC0CLIENTRXSTATS5 EMAC0CLIENTRXSTATS5 <== TEMAC EMAC0CLIENTRXSTATS5)
		)
		(element EMAC0CLIENTRXSTATS6 1
			(pin EMAC0CLIENTRXSTATS6 input)
			(conn EMAC0CLIENTRXSTATS6 EMAC0CLIENTRXSTATS6 <== TEMAC EMAC0CLIENTRXSTATS6)
		)
		(element EMAC0CLIENTRXSTATSBYTEVLD 1
			(pin EMAC0CLIENTRXSTATSBYTEVLD input)
			(conn EMAC0CLIENTRXSTATSBYTEVLD EMAC0CLIENTRXSTATSBYTEVLD <== TEMAC EMAC0CLIENTRXSTATSBYTEVLD)
		)
		(element EMAC0CLIENTRXSTATSVLD 1
			(pin EMAC0CLIENTRXSTATSVLD input)
			(conn EMAC0CLIENTRXSTATSVLD EMAC0CLIENTRXSTATSVLD <== TEMAC EMAC0CLIENTRXSTATSVLD)
		)
		(element EMAC0CLIENTTXACK 1
			(pin EMAC0CLIENTTXACK input)
			(conn EMAC0CLIENTTXACK EMAC0CLIENTTXACK <== TEMAC EMAC0CLIENTTXACK)
		)
		(element EMAC0CLIENTTXCLIENTCLKOUT 1
			(pin EMAC0CLIENTTXCLIENTCLKOUT input)
			(conn EMAC0CLIENTTXCLIENTCLKOUT EMAC0CLIENTTXCLIENTCLKOUT <== TEMAC EMAC0CLIENTTXCLIENTCLKOUT)
		)
		(element EMAC0CLIENTTXCOLLISION 1
			(pin EMAC0CLIENTTXCOLLISION input)
			(conn EMAC0CLIENTTXCOLLISION EMAC0CLIENTTXCOLLISION <== TEMAC EMAC0CLIENTTXCOLLISION)
		)
		(element EMAC0CLIENTTXRETRANSMIT 1
			(pin EMAC0CLIENTTXRETRANSMIT input)
			(conn EMAC0CLIENTTXRETRANSMIT EMAC0CLIENTTXRETRANSMIT <== TEMAC EMAC0CLIENTTXRETRANSMIT)
		)
		(element EMAC0CLIENTTXSTATS 1
			(pin EMAC0CLIENTTXSTATS input)
			(conn EMAC0CLIENTTXSTATS EMAC0CLIENTTXSTATS <== TEMAC EMAC0CLIENTTXSTATS)
		)
		(element EMAC0CLIENTTXSTATSBYTEVLD 1
			(pin EMAC0CLIENTTXSTATSBYTEVLD input)
			(conn EMAC0CLIENTTXSTATSBYTEVLD EMAC0CLIENTTXSTATSBYTEVLD <== TEMAC EMAC0CLIENTTXSTATSBYTEVLD)
		)
		(element EMAC0CLIENTTXSTATSVLD 1
			(pin EMAC0CLIENTTXSTATSVLD input)
			(conn EMAC0CLIENTTXSTATSVLD EMAC0CLIENTTXSTATSVLD <== TEMAC EMAC0CLIENTTXSTATSVLD)
		)
		(element EMAC0PHYENCOMMAALIGN 1
			(pin EMAC0PHYENCOMMAALIGN input)
			(conn EMAC0PHYENCOMMAALIGN EMAC0PHYENCOMMAALIGN <== TEMAC EMAC0PHYENCOMMAALIGN)
		)
		(element EMAC0PHYLOOPBACKMSB 1
			(pin EMAC0PHYLOOPBACKMSB input)
			(conn EMAC0PHYLOOPBACKMSB EMAC0PHYLOOPBACKMSB <== TEMAC EMAC0PHYLOOPBACKMSB)
		)
		(element EMAC0PHYMCLKOUT 1
			(pin EMAC0PHYMCLKOUT input)
			(conn EMAC0PHYMCLKOUT EMAC0PHYMCLKOUT <== TEMAC EMAC0PHYMCLKOUT)
		)
		(element EMAC0PHYMDOUT 1
			(pin EMAC0PHYMDOUT input)
			(conn EMAC0PHYMDOUT EMAC0PHYMDOUT <== TEMAC EMAC0PHYMDOUT)
		)
		(element EMAC0PHYMDTRI 1
			(pin EMAC0PHYMDTRI input)
			(conn EMAC0PHYMDTRI EMAC0PHYMDTRI <== TEMAC EMAC0PHYMDTRI)
		)
		(element EMAC0PHYMGTRXRESET 1
			(pin EMAC0PHYMGTRXRESET input)
			(conn EMAC0PHYMGTRXRESET EMAC0PHYMGTRXRESET <== TEMAC EMAC0PHYMGTRXRESET)
		)
		(element EMAC0PHYMGTTXRESET 1
			(pin EMAC0PHYMGTTXRESET input)
			(conn EMAC0PHYMGTTXRESET EMAC0PHYMGTTXRESET <== TEMAC EMAC0PHYMGTTXRESET)
		)
		(element EMAC0PHYPOWERDOWN 1
			(pin EMAC0PHYPOWERDOWN input)
			(conn EMAC0PHYPOWERDOWN EMAC0PHYPOWERDOWN <== TEMAC EMAC0PHYPOWERDOWN)
		)
		(element EMAC0PHYSYNCACQSTATUS 1
			(pin EMAC0PHYSYNCACQSTATUS input)
			(conn EMAC0PHYSYNCACQSTATUS EMAC0PHYSYNCACQSTATUS <== TEMAC EMAC0PHYSYNCACQSTATUS)
		)
		(element EMAC0PHYTXCHARDISPMODE 1
			(pin EMAC0PHYTXCHARDISPMODE input)
			(conn EMAC0PHYTXCHARDISPMODE EMAC0PHYTXCHARDISPMODE <== TEMAC EMAC0PHYTXCHARDISPMODE)
		)
		(element EMAC0PHYTXCHARDISPVAL 1
			(pin EMAC0PHYTXCHARDISPVAL input)
			(conn EMAC0PHYTXCHARDISPVAL EMAC0PHYTXCHARDISPVAL <== TEMAC EMAC0PHYTXCHARDISPVAL)
		)
		(element EMAC0PHYTXCHARISK 1
			(pin EMAC0PHYTXCHARISK input)
			(conn EMAC0PHYTXCHARISK EMAC0PHYTXCHARISK <== TEMAC EMAC0PHYTXCHARISK)
		)
		(element EMAC0PHYTXCLK 1
			(pin EMAC0PHYTXCLK input)
			(conn EMAC0PHYTXCLK EMAC0PHYTXCLK <== TEMAC EMAC0PHYTXCLK)
		)
		(element EMAC0PHYTXD0 1
			(pin EMAC0PHYTXD0 input)
			(conn EMAC0PHYTXD0 EMAC0PHYTXD0 <== TEMAC EMAC0PHYTXD0)
		)
		(element EMAC0PHYTXD1 1
			(pin EMAC0PHYTXD1 input)
			(conn EMAC0PHYTXD1 EMAC0PHYTXD1 <== TEMAC EMAC0PHYTXD1)
		)
		(element EMAC0PHYTXD2 1
			(pin EMAC0PHYTXD2 input)
			(conn EMAC0PHYTXD2 EMAC0PHYTXD2 <== TEMAC EMAC0PHYTXD2)
		)
		(element EMAC0PHYTXD3 1
			(pin EMAC0PHYTXD3 input)
			(conn EMAC0PHYTXD3 EMAC0PHYTXD3 <== TEMAC EMAC0PHYTXD3)
		)
		(element EMAC0PHYTXD4 1
			(pin EMAC0PHYTXD4 input)
			(conn EMAC0PHYTXD4 EMAC0PHYTXD4 <== TEMAC EMAC0PHYTXD4)
		)
		(element EMAC0PHYTXD5 1
			(pin EMAC0PHYTXD5 input)
			(conn EMAC0PHYTXD5 EMAC0PHYTXD5 <== TEMAC EMAC0PHYTXD5)
		)
		(element EMAC0PHYTXD6 1
			(pin EMAC0PHYTXD6 input)
			(conn EMAC0PHYTXD6 EMAC0PHYTXD6 <== TEMAC EMAC0PHYTXD6)
		)
		(element EMAC0PHYTXD7 1
			(pin EMAC0PHYTXD7 input)
			(conn EMAC0PHYTXD7 EMAC0PHYTXD7 <== TEMAC EMAC0PHYTXD7)
		)
		(element EMAC0PHYTXEN 1
			(pin EMAC0PHYTXEN input)
			(conn EMAC0PHYTXEN EMAC0PHYTXEN <== TEMAC EMAC0PHYTXEN)
		)
		(element EMAC0PHYTXER 1
			(pin EMAC0PHYTXER input)
			(conn EMAC0PHYTXER EMAC0PHYTXER <== TEMAC EMAC0PHYTXER)
		)
		(element EMAC0PHYTXGMIIMIICLKOUT 1
			(pin EMAC0PHYTXGMIIMIICLKOUT input)
			(conn EMAC0PHYTXGMIIMIICLKOUT EMAC0PHYTXGMIIMIICLKOUT <== TEMAC EMAC0PHYTXGMIIMIICLKOUT)
		)
		(element EMAC0SPEEDIS10100 1
			(pin EMAC0SPEEDIS10100 input)
			(conn EMAC0SPEEDIS10100 EMAC0SPEEDIS10100 <== TEMAC EMAC0SPEEDIS10100)
		)
		(element EMAC0TOBUS0 1
			(pin EMAC0TOBUS0 input)
			(conn EMAC0TOBUS0 EMAC0TOBUS0 <== TEMAC EMAC0TOBUS0)
		)
		(element EMAC0TOBUS1 1
			(pin EMAC0TOBUS1 input)
			(conn EMAC0TOBUS1 EMAC0TOBUS1 <== TEMAC EMAC0TOBUS1)
		)
		(element EMAC0TOBUS2 1
			(pin EMAC0TOBUS2 input)
			(conn EMAC0TOBUS2 EMAC0TOBUS2 <== TEMAC EMAC0TOBUS2)
		)
		(element EMAC0TOBUS3 1
			(pin EMAC0TOBUS3 input)
			(conn EMAC0TOBUS3 EMAC0TOBUS3 <== TEMAC EMAC0TOBUS3)
		)
		(element EMAC0TOBUS4 1
			(pin EMAC0TOBUS4 input)
			(conn EMAC0TOBUS4 EMAC0TOBUS4 <== TEMAC EMAC0TOBUS4)
		)
		(element EMAC1CLIENTANINTERRUPT 1
			(pin EMAC1CLIENTANINTERRUPT input)
			(conn EMAC1CLIENTANINTERRUPT EMAC1CLIENTANINTERRUPT <== TEMAC EMAC1CLIENTANINTERRUPT)
		)
		(element EMAC1CLIENTRXBADFRAME 1
			(pin EMAC1CLIENTRXBADFRAME input)
			(conn EMAC1CLIENTRXBADFRAME EMAC1CLIENTRXBADFRAME <== TEMAC EMAC1CLIENTRXBADFRAME)
		)
		(element EMAC1CLIENTRXCLIENTCLKOUT 1
			(pin EMAC1CLIENTRXCLIENTCLKOUT input)
			(conn EMAC1CLIENTRXCLIENTCLKOUT EMAC1CLIENTRXCLIENTCLKOUT <== TEMAC EMAC1CLIENTRXCLIENTCLKOUT)
		)
		(element EMAC1CLIENTRXD0 1
			(pin EMAC1CLIENTRXD0 input)
			(conn EMAC1CLIENTRXD0 EMAC1CLIENTRXD0 <== TEMAC EMAC1CLIENTRXD0)
		)
		(element EMAC1CLIENTRXD1 1
			(pin EMAC1CLIENTRXD1 input)
			(conn EMAC1CLIENTRXD1 EMAC1CLIENTRXD1 <== TEMAC EMAC1CLIENTRXD1)
		)
		(element EMAC1CLIENTRXD10 1
			(pin EMAC1CLIENTRXD10 input)
			(conn EMAC1CLIENTRXD10 EMAC1CLIENTRXD10 <== TEMAC EMAC1CLIENTRXD10)
		)
		(element EMAC1CLIENTRXD11 1
			(pin EMAC1CLIENTRXD11 input)
			(conn EMAC1CLIENTRXD11 EMAC1CLIENTRXD11 <== TEMAC EMAC1CLIENTRXD11)
		)
		(element EMAC1CLIENTRXD12 1
			(pin EMAC1CLIENTRXD12 input)
			(conn EMAC1CLIENTRXD12 EMAC1CLIENTRXD12 <== TEMAC EMAC1CLIENTRXD12)
		)
		(element EMAC1CLIENTRXD13 1
			(pin EMAC1CLIENTRXD13 input)
			(conn EMAC1CLIENTRXD13 EMAC1CLIENTRXD13 <== TEMAC EMAC1CLIENTRXD13)
		)
		(element EMAC1CLIENTRXD14 1
			(pin EMAC1CLIENTRXD14 input)
			(conn EMAC1CLIENTRXD14 EMAC1CLIENTRXD14 <== TEMAC EMAC1CLIENTRXD14)
		)
		(element EMAC1CLIENTRXD15 1
			(pin EMAC1CLIENTRXD15 input)
			(conn EMAC1CLIENTRXD15 EMAC1CLIENTRXD15 <== TEMAC EMAC1CLIENTRXD15)
		)
		(element EMAC1CLIENTRXD2 1
			(pin EMAC1CLIENTRXD2 input)
			(conn EMAC1CLIENTRXD2 EMAC1CLIENTRXD2 <== TEMAC EMAC1CLIENTRXD2)
		)
		(element EMAC1CLIENTRXD3 1
			(pin EMAC1CLIENTRXD3 input)
			(conn EMAC1CLIENTRXD3 EMAC1CLIENTRXD3 <== TEMAC EMAC1CLIENTRXD3)
		)
		(element EMAC1CLIENTRXD4 1
			(pin EMAC1CLIENTRXD4 input)
			(conn EMAC1CLIENTRXD4 EMAC1CLIENTRXD4 <== TEMAC EMAC1CLIENTRXD4)
		)
		(element EMAC1CLIENTRXD5 1
			(pin EMAC1CLIENTRXD5 input)
			(conn EMAC1CLIENTRXD5 EMAC1CLIENTRXD5 <== TEMAC EMAC1CLIENTRXD5)
		)
		(element EMAC1CLIENTRXD6 1
			(pin EMAC1CLIENTRXD6 input)
			(conn EMAC1CLIENTRXD6 EMAC1CLIENTRXD6 <== TEMAC EMAC1CLIENTRXD6)
		)
		(element EMAC1CLIENTRXD7 1
			(pin EMAC1CLIENTRXD7 input)
			(conn EMAC1CLIENTRXD7 EMAC1CLIENTRXD7 <== TEMAC EMAC1CLIENTRXD7)
		)
		(element EMAC1CLIENTRXD8 1
			(pin EMAC1CLIENTRXD8 input)
			(conn EMAC1CLIENTRXD8 EMAC1CLIENTRXD8 <== TEMAC EMAC1CLIENTRXD8)
		)
		(element EMAC1CLIENTRXD9 1
			(pin EMAC1CLIENTRXD9 input)
			(conn EMAC1CLIENTRXD9 EMAC1CLIENTRXD9 <== TEMAC EMAC1CLIENTRXD9)
		)
		(element EMAC1CLIENTRXDVLD 1
			(pin EMAC1CLIENTRXDVLD input)
			(conn EMAC1CLIENTRXDVLD EMAC1CLIENTRXDVLD <== TEMAC EMAC1CLIENTRXDVLD)
		)
		(element EMAC1CLIENTRXDVLDMSW 1
			(pin EMAC1CLIENTRXDVLDMSW input)
			(conn EMAC1CLIENTRXDVLDMSW EMAC1CLIENTRXDVLDMSW <== TEMAC EMAC1CLIENTRXDVLDMSW)
		)
		(element EMAC1CLIENTRXDVREG6 1
			(pin EMAC1CLIENTRXDVREG6 input)
			(conn EMAC1CLIENTRXDVREG6 EMAC1CLIENTRXDVREG6 <== TEMAC EMAC1CLIENTRXDVREG6)
		)
		(element EMAC1CLIENTRXFRAMEDROP 1
			(pin EMAC1CLIENTRXFRAMEDROP input)
			(conn EMAC1CLIENTRXFRAMEDROP EMAC1CLIENTRXFRAMEDROP <== TEMAC EMAC1CLIENTRXFRAMEDROP)
		)
		(element EMAC1CLIENTRXGOODFRAME 1
			(pin EMAC1CLIENTRXGOODFRAME input)
			(conn EMAC1CLIENTRXGOODFRAME EMAC1CLIENTRXGOODFRAME <== TEMAC EMAC1CLIENTRXGOODFRAME)
		)
		(element EMAC1CLIENTRXSTATS0 1
			(pin EMAC1CLIENTRXSTATS0 input)
			(conn EMAC1CLIENTRXSTATS0 EMAC1CLIENTRXSTATS0 <== TEMAC EMAC1CLIENTRXSTATS0)
		)
		(element EMAC1CLIENTRXSTATS1 1
			(pin EMAC1CLIENTRXSTATS1 input)
			(conn EMAC1CLIENTRXSTATS1 EMAC1CLIENTRXSTATS1 <== TEMAC EMAC1CLIENTRXSTATS1)
		)
		(element EMAC1CLIENTRXSTATS2 1
			(pin EMAC1CLIENTRXSTATS2 input)
			(conn EMAC1CLIENTRXSTATS2 EMAC1CLIENTRXSTATS2 <== TEMAC EMAC1CLIENTRXSTATS2)
		)
		(element EMAC1CLIENTRXSTATS3 1
			(pin EMAC1CLIENTRXSTATS3 input)
			(conn EMAC1CLIENTRXSTATS3 EMAC1CLIENTRXSTATS3 <== TEMAC EMAC1CLIENTRXSTATS3)
		)
		(element EMAC1CLIENTRXSTATS4 1
			(pin EMAC1CLIENTRXSTATS4 input)
			(conn EMAC1CLIENTRXSTATS4 EMAC1CLIENTRXSTATS4 <== TEMAC EMAC1CLIENTRXSTATS4)
		)
		(element EMAC1CLIENTRXSTATS5 1
			(pin EMAC1CLIENTRXSTATS5 input)
			(conn EMAC1CLIENTRXSTATS5 EMAC1CLIENTRXSTATS5 <== TEMAC EMAC1CLIENTRXSTATS5)
		)
		(element EMAC1CLIENTRXSTATS6 1
			(pin EMAC1CLIENTRXSTATS6 input)
			(conn EMAC1CLIENTRXSTATS6 EMAC1CLIENTRXSTATS6 <== TEMAC EMAC1CLIENTRXSTATS6)
		)
		(element EMAC1CLIENTRXSTATSBYTEVLD 1
			(pin EMAC1CLIENTRXSTATSBYTEVLD input)
			(conn EMAC1CLIENTRXSTATSBYTEVLD EMAC1CLIENTRXSTATSBYTEVLD <== TEMAC EMAC1CLIENTRXSTATSBYTEVLD)
		)
		(element EMAC1CLIENTRXSTATSVLD 1
			(pin EMAC1CLIENTRXSTATSVLD input)
			(conn EMAC1CLIENTRXSTATSVLD EMAC1CLIENTRXSTATSVLD <== TEMAC EMAC1CLIENTRXSTATSVLD)
		)
		(element EMAC1CLIENTTXACK 1
			(pin EMAC1CLIENTTXACK input)
			(conn EMAC1CLIENTTXACK EMAC1CLIENTTXACK <== TEMAC EMAC1CLIENTTXACK)
		)
		(element EMAC1CLIENTTXCLIENTCLKOUT 1
			(pin EMAC1CLIENTTXCLIENTCLKOUT input)
			(conn EMAC1CLIENTTXCLIENTCLKOUT EMAC1CLIENTTXCLIENTCLKOUT <== TEMAC EMAC1CLIENTTXCLIENTCLKOUT)
		)
		(element EMAC1CLIENTTXCOLLISION 1
			(pin EMAC1CLIENTTXCOLLISION input)
			(conn EMAC1CLIENTTXCOLLISION EMAC1CLIENTTXCOLLISION <== TEMAC EMAC1CLIENTTXCOLLISION)
		)
		(element EMAC1CLIENTTXRETRANSMIT 1
			(pin EMAC1CLIENTTXRETRANSMIT input)
			(conn EMAC1CLIENTTXRETRANSMIT EMAC1CLIENTTXRETRANSMIT <== TEMAC EMAC1CLIENTTXRETRANSMIT)
		)
		(element EMAC1CLIENTTXSTATS 1
			(pin EMAC1CLIENTTXSTATS input)
			(conn EMAC1CLIENTTXSTATS EMAC1CLIENTTXSTATS <== TEMAC EMAC1CLIENTTXSTATS)
		)
		(element EMAC1CLIENTTXSTATSBYTEVLD 1
			(pin EMAC1CLIENTTXSTATSBYTEVLD input)
			(conn EMAC1CLIENTTXSTATSBYTEVLD EMAC1CLIENTTXSTATSBYTEVLD <== TEMAC EMAC1CLIENTTXSTATSBYTEVLD)
		)
		(element EMAC1CLIENTTXSTATSVLD 1
			(pin EMAC1CLIENTTXSTATSVLD input)
			(conn EMAC1CLIENTTXSTATSVLD EMAC1CLIENTTXSTATSVLD <== TEMAC EMAC1CLIENTTXSTATSVLD)
		)
		(element EMAC1PHYENCOMMAALIGN 1
			(pin EMAC1PHYENCOMMAALIGN input)
			(conn EMAC1PHYENCOMMAALIGN EMAC1PHYENCOMMAALIGN <== TEMAC EMAC1PHYENCOMMAALIGN)
		)
		(element EMAC1PHYLOOPBACKMSB 1
			(pin EMAC1PHYLOOPBACKMSB input)
			(conn EMAC1PHYLOOPBACKMSB EMAC1PHYLOOPBACKMSB <== TEMAC EMAC1PHYLOOPBACKMSB)
		)
		(element EMAC1PHYMCLKOUT 1
			(pin EMAC1PHYMCLKOUT input)
			(conn EMAC1PHYMCLKOUT EMAC1PHYMCLKOUT <== TEMAC EMAC1PHYMCLKOUT)
		)
		(element EMAC1PHYMDOUT 1
			(pin EMAC1PHYMDOUT input)
			(conn EMAC1PHYMDOUT EMAC1PHYMDOUT <== TEMAC EMAC1PHYMDOUT)
		)
		(element EMAC1PHYMDTRI 1
			(pin EMAC1PHYMDTRI input)
			(conn EMAC1PHYMDTRI EMAC1PHYMDTRI <== TEMAC EMAC1PHYMDTRI)
		)
		(element EMAC1PHYMGTRXRESET 1
			(pin EMAC1PHYMGTRXRESET input)
			(conn EMAC1PHYMGTRXRESET EMAC1PHYMGTRXRESET <== TEMAC EMAC1PHYMGTRXRESET)
		)
		(element EMAC1PHYMGTTXRESET 1
			(pin EMAC1PHYMGTTXRESET input)
			(conn EMAC1PHYMGTTXRESET EMAC1PHYMGTTXRESET <== TEMAC EMAC1PHYMGTTXRESET)
		)
		(element EMAC1PHYPOWERDOWN 1
			(pin EMAC1PHYPOWERDOWN input)
			(conn EMAC1PHYPOWERDOWN EMAC1PHYPOWERDOWN <== TEMAC EMAC1PHYPOWERDOWN)
		)
		(element EMAC1PHYSYNCACQSTATUS 1
			(pin EMAC1PHYSYNCACQSTATUS input)
			(conn EMAC1PHYSYNCACQSTATUS EMAC1PHYSYNCACQSTATUS <== TEMAC EMAC1PHYSYNCACQSTATUS)
		)
		(element EMAC1PHYTXCHARDISPMODE 1
			(pin EMAC1PHYTXCHARDISPMODE input)
			(conn EMAC1PHYTXCHARDISPMODE EMAC1PHYTXCHARDISPMODE <== TEMAC EMAC1PHYTXCHARDISPMODE)
		)
		(element EMAC1PHYTXCHARDISPVAL 1
			(pin EMAC1PHYTXCHARDISPVAL input)
			(conn EMAC1PHYTXCHARDISPVAL EMAC1PHYTXCHARDISPVAL <== TEMAC EMAC1PHYTXCHARDISPVAL)
		)
		(element EMAC1PHYTXCHARISK 1
			(pin EMAC1PHYTXCHARISK input)
			(conn EMAC1PHYTXCHARISK EMAC1PHYTXCHARISK <== TEMAC EMAC1PHYTXCHARISK)
		)
		(element EMAC1PHYTXCLK 1
			(pin EMAC1PHYTXCLK input)
			(conn EMAC1PHYTXCLK EMAC1PHYTXCLK <== TEMAC EMAC1PHYTXCLK)
		)
		(element EMAC1PHYTXD0 1
			(pin EMAC1PHYTXD0 input)
			(conn EMAC1PHYTXD0 EMAC1PHYTXD0 <== TEMAC EMAC1PHYTXD0)
		)
		(element EMAC1PHYTXD1 1
			(pin EMAC1PHYTXD1 input)
			(conn EMAC1PHYTXD1 EMAC1PHYTXD1 <== TEMAC EMAC1PHYTXD1)
		)
		(element EMAC1PHYTXD2 1
			(pin EMAC1PHYTXD2 input)
			(conn EMAC1PHYTXD2 EMAC1PHYTXD2 <== TEMAC EMAC1PHYTXD2)
		)
		(element EMAC1PHYTXD3 1
			(pin EMAC1PHYTXD3 input)
			(conn EMAC1PHYTXD3 EMAC1PHYTXD3 <== TEMAC EMAC1PHYTXD3)
		)
		(element EMAC1PHYTXD4 1
			(pin EMAC1PHYTXD4 input)
			(conn EMAC1PHYTXD4 EMAC1PHYTXD4 <== TEMAC EMAC1PHYTXD4)
		)
		(element EMAC1PHYTXD5 1
			(pin EMAC1PHYTXD5 input)
			(conn EMAC1PHYTXD5 EMAC1PHYTXD5 <== TEMAC EMAC1PHYTXD5)
		)
		(element EMAC1PHYTXD6 1
			(pin EMAC1PHYTXD6 input)
			(conn EMAC1PHYTXD6 EMAC1PHYTXD6 <== TEMAC EMAC1PHYTXD6)
		)
		(element EMAC1PHYTXD7 1
			(pin EMAC1PHYTXD7 input)
			(conn EMAC1PHYTXD7 EMAC1PHYTXD7 <== TEMAC EMAC1PHYTXD7)
		)
		(element EMAC1PHYTXEN 1
			(pin EMAC1PHYTXEN input)
			(conn EMAC1PHYTXEN EMAC1PHYTXEN <== TEMAC EMAC1PHYTXEN)
		)
		(element EMAC1PHYTXER 1
			(pin EMAC1PHYTXER input)
			(conn EMAC1PHYTXER EMAC1PHYTXER <== TEMAC EMAC1PHYTXER)
		)
		(element EMAC1PHYTXGMIIMIICLKOUT 1
			(pin EMAC1PHYTXGMIIMIICLKOUT input)
			(conn EMAC1PHYTXGMIIMIICLKOUT EMAC1PHYTXGMIIMIICLKOUT <== TEMAC EMAC1PHYTXGMIIMIICLKOUT)
		)
		(element EMAC1SPEEDIS10100 1
			(pin EMAC1SPEEDIS10100 input)
			(conn EMAC1SPEEDIS10100 EMAC1SPEEDIS10100 <== TEMAC EMAC1SPEEDIS10100)
		)
		(element EMAC1TOBUS0 1
			(pin EMAC1TOBUS0 input)
			(conn EMAC1TOBUS0 EMAC1TOBUS0 <== TEMAC EMAC1TOBUS0)
		)
		(element EMAC1TOBUS1 1
			(pin EMAC1TOBUS1 input)
			(conn EMAC1TOBUS1 EMAC1TOBUS1 <== TEMAC EMAC1TOBUS1)
		)
		(element EMAC1TOBUS2 1
			(pin EMAC1TOBUS2 input)
			(conn EMAC1TOBUS2 EMAC1TOBUS2 <== TEMAC EMAC1TOBUS2)
		)
		(element EMAC1TOBUS3 1
			(pin EMAC1TOBUS3 input)
			(conn EMAC1TOBUS3 EMAC1TOBUS3 <== TEMAC EMAC1TOBUS3)
		)
		(element EMAC1TOBUS4 1
			(pin EMAC1TOBUS4 input)
			(conn EMAC1TOBUS4 EMAC1TOBUS4 <== TEMAC EMAC1TOBUS4)
		)
		(element EMACDCRACK 1
			(pin EMACDCRACK input)
			(conn EMACDCRACK EMACDCRACK <== TEMAC EMACDCRACK)
		)
		(element EMACDCRDBUS0 1
			(pin EMACDCRDBUS0 input)
			(conn EMACDCRDBUS0 EMACDCRDBUS0 <== TEMAC EMACDCRDBUS0)
		)
		(element EMACDCRDBUS1 1
			(pin EMACDCRDBUS1 input)
			(conn EMACDCRDBUS1 EMACDCRDBUS1 <== TEMAC EMACDCRDBUS1)
		)
		(element EMACDCRDBUS10 1
			(pin EMACDCRDBUS10 input)
			(conn EMACDCRDBUS10 EMACDCRDBUS10 <== TEMAC EMACDCRDBUS10)
		)
		(element EMACDCRDBUS11 1
			(pin EMACDCRDBUS11 input)
			(conn EMACDCRDBUS11 EMACDCRDBUS11 <== TEMAC EMACDCRDBUS11)
		)
		(element EMACDCRDBUS12 1
			(pin EMACDCRDBUS12 input)
			(conn EMACDCRDBUS12 EMACDCRDBUS12 <== TEMAC EMACDCRDBUS12)
		)
		(element EMACDCRDBUS13 1
			(pin EMACDCRDBUS13 input)
			(conn EMACDCRDBUS13 EMACDCRDBUS13 <== TEMAC EMACDCRDBUS13)
		)
		(element EMACDCRDBUS14 1
			(pin EMACDCRDBUS14 input)
			(conn EMACDCRDBUS14 EMACDCRDBUS14 <== TEMAC EMACDCRDBUS14)
		)
		(element EMACDCRDBUS15 1
			(pin EMACDCRDBUS15 input)
			(conn EMACDCRDBUS15 EMACDCRDBUS15 <== TEMAC EMACDCRDBUS15)
		)
		(element EMACDCRDBUS16 1
			(pin EMACDCRDBUS16 input)
			(conn EMACDCRDBUS16 EMACDCRDBUS16 <== TEMAC EMACDCRDBUS16)
		)
		(element EMACDCRDBUS17 1
			(pin EMACDCRDBUS17 input)
			(conn EMACDCRDBUS17 EMACDCRDBUS17 <== TEMAC EMACDCRDBUS17)
		)
		(element EMACDCRDBUS18 1
			(pin EMACDCRDBUS18 input)
			(conn EMACDCRDBUS18 EMACDCRDBUS18 <== TEMAC EMACDCRDBUS18)
		)
		(element EMACDCRDBUS19 1
			(pin EMACDCRDBUS19 input)
			(conn EMACDCRDBUS19 EMACDCRDBUS19 <== TEMAC EMACDCRDBUS19)
		)
		(element EMACDCRDBUS2 1
			(pin EMACDCRDBUS2 input)
			(conn EMACDCRDBUS2 EMACDCRDBUS2 <== TEMAC EMACDCRDBUS2)
		)
		(element EMACDCRDBUS20 1
			(pin EMACDCRDBUS20 input)
			(conn EMACDCRDBUS20 EMACDCRDBUS20 <== TEMAC EMACDCRDBUS20)
		)
		(element EMACDCRDBUS21 1
			(pin EMACDCRDBUS21 input)
			(conn EMACDCRDBUS21 EMACDCRDBUS21 <== TEMAC EMACDCRDBUS21)
		)
		(element EMACDCRDBUS22 1
			(pin EMACDCRDBUS22 input)
			(conn EMACDCRDBUS22 EMACDCRDBUS22 <== TEMAC EMACDCRDBUS22)
		)
		(element EMACDCRDBUS23 1
			(pin EMACDCRDBUS23 input)
			(conn EMACDCRDBUS23 EMACDCRDBUS23 <== TEMAC EMACDCRDBUS23)
		)
		(element EMACDCRDBUS24 1
			(pin EMACDCRDBUS24 input)
			(conn EMACDCRDBUS24 EMACDCRDBUS24 <== TEMAC EMACDCRDBUS24)
		)
		(element EMACDCRDBUS25 1
			(pin EMACDCRDBUS25 input)
			(conn EMACDCRDBUS25 EMACDCRDBUS25 <== TEMAC EMACDCRDBUS25)
		)
		(element EMACDCRDBUS26 1
			(pin EMACDCRDBUS26 input)
			(conn EMACDCRDBUS26 EMACDCRDBUS26 <== TEMAC EMACDCRDBUS26)
		)
		(element EMACDCRDBUS27 1
			(pin EMACDCRDBUS27 input)
			(conn EMACDCRDBUS27 EMACDCRDBUS27 <== TEMAC EMACDCRDBUS27)
		)
		(element EMACDCRDBUS28 1
			(pin EMACDCRDBUS28 input)
			(conn EMACDCRDBUS28 EMACDCRDBUS28 <== TEMAC EMACDCRDBUS28)
		)
		(element EMACDCRDBUS29 1
			(pin EMACDCRDBUS29 input)
			(conn EMACDCRDBUS29 EMACDCRDBUS29 <== TEMAC EMACDCRDBUS29)
		)
		(element EMACDCRDBUS3 1
			(pin EMACDCRDBUS3 input)
			(conn EMACDCRDBUS3 EMACDCRDBUS3 <== TEMAC EMACDCRDBUS3)
		)
		(element EMACDCRDBUS30 1
			(pin EMACDCRDBUS30 input)
			(conn EMACDCRDBUS30 EMACDCRDBUS30 <== TEMAC EMACDCRDBUS30)
		)
		(element EMACDCRDBUS31 1
			(pin EMACDCRDBUS31 input)
			(conn EMACDCRDBUS31 EMACDCRDBUS31 <== TEMAC EMACDCRDBUS31)
		)
		(element EMACDCRDBUS4 1
			(pin EMACDCRDBUS4 input)
			(conn EMACDCRDBUS4 EMACDCRDBUS4 <== TEMAC EMACDCRDBUS4)
		)
		(element EMACDCRDBUS5 1
			(pin EMACDCRDBUS5 input)
			(conn EMACDCRDBUS5 EMACDCRDBUS5 <== TEMAC EMACDCRDBUS5)
		)
		(element EMACDCRDBUS6 1
			(pin EMACDCRDBUS6 input)
			(conn EMACDCRDBUS6 EMACDCRDBUS6 <== TEMAC EMACDCRDBUS6)
		)
		(element EMACDCRDBUS7 1
			(pin EMACDCRDBUS7 input)
			(conn EMACDCRDBUS7 EMACDCRDBUS7 <== TEMAC EMACDCRDBUS7)
		)
		(element EMACDCRDBUS8 1
			(pin EMACDCRDBUS8 input)
			(conn EMACDCRDBUS8 EMACDCRDBUS8 <== TEMAC EMACDCRDBUS8)
		)
		(element EMACDCRDBUS9 1
			(pin EMACDCRDBUS9 input)
			(conn EMACDCRDBUS9 EMACDCRDBUS9 <== TEMAC EMACDCRDBUS9)
		)
		(element HOSTMIIMRDY 1
			(pin HOSTMIIMRDY input)
			(conn HOSTMIIMRDY HOSTMIIMRDY <== TEMAC HOSTMIIMRDY)
		)
		(element HOSTRDDATA0 1
			(pin HOSTRDDATA0 input)
			(conn HOSTRDDATA0 HOSTRDDATA0 <== TEMAC HOSTRDDATA0)
		)
		(element HOSTRDDATA1 1
			(pin HOSTRDDATA1 input)
			(conn HOSTRDDATA1 HOSTRDDATA1 <== TEMAC HOSTRDDATA1)
		)
		(element HOSTRDDATA10 1
			(pin HOSTRDDATA10 input)
			(conn HOSTRDDATA10 HOSTRDDATA10 <== TEMAC HOSTRDDATA10)
		)
		(element HOSTRDDATA11 1
			(pin HOSTRDDATA11 input)
			(conn HOSTRDDATA11 HOSTRDDATA11 <== TEMAC HOSTRDDATA11)
		)
		(element HOSTRDDATA12 1
			(pin HOSTRDDATA12 input)
			(conn HOSTRDDATA12 HOSTRDDATA12 <== TEMAC HOSTRDDATA12)
		)
		(element HOSTRDDATA13 1
			(pin HOSTRDDATA13 input)
			(conn HOSTRDDATA13 HOSTRDDATA13 <== TEMAC HOSTRDDATA13)
		)
		(element HOSTRDDATA14 1
			(pin HOSTRDDATA14 input)
			(conn HOSTRDDATA14 HOSTRDDATA14 <== TEMAC HOSTRDDATA14)
		)
		(element HOSTRDDATA15 1
			(pin HOSTRDDATA15 input)
			(conn HOSTRDDATA15 HOSTRDDATA15 <== TEMAC HOSTRDDATA15)
		)
		(element HOSTRDDATA16 1
			(pin HOSTRDDATA16 input)
			(conn HOSTRDDATA16 HOSTRDDATA16 <== TEMAC HOSTRDDATA16)
		)
		(element HOSTRDDATA17 1
			(pin HOSTRDDATA17 input)
			(conn HOSTRDDATA17 HOSTRDDATA17 <== TEMAC HOSTRDDATA17)
		)
		(element HOSTRDDATA18 1
			(pin HOSTRDDATA18 input)
			(conn HOSTRDDATA18 HOSTRDDATA18 <== TEMAC HOSTRDDATA18)
		)
		(element HOSTRDDATA19 1
			(pin HOSTRDDATA19 input)
			(conn HOSTRDDATA19 HOSTRDDATA19 <== TEMAC HOSTRDDATA19)
		)
		(element HOSTRDDATA2 1
			(pin HOSTRDDATA2 input)
			(conn HOSTRDDATA2 HOSTRDDATA2 <== TEMAC HOSTRDDATA2)
		)
		(element HOSTRDDATA20 1
			(pin HOSTRDDATA20 input)
			(conn HOSTRDDATA20 HOSTRDDATA20 <== TEMAC HOSTRDDATA20)
		)
		(element HOSTRDDATA21 1
			(pin HOSTRDDATA21 input)
			(conn HOSTRDDATA21 HOSTRDDATA21 <== TEMAC HOSTRDDATA21)
		)
		(element HOSTRDDATA22 1
			(pin HOSTRDDATA22 input)
			(conn HOSTRDDATA22 HOSTRDDATA22 <== TEMAC HOSTRDDATA22)
		)
		(element HOSTRDDATA23 1
			(pin HOSTRDDATA23 input)
			(conn HOSTRDDATA23 HOSTRDDATA23 <== TEMAC HOSTRDDATA23)
		)
		(element HOSTRDDATA24 1
			(pin HOSTRDDATA24 input)
			(conn HOSTRDDATA24 HOSTRDDATA24 <== TEMAC HOSTRDDATA24)
		)
		(element HOSTRDDATA25 1
			(pin HOSTRDDATA25 input)
			(conn HOSTRDDATA25 HOSTRDDATA25 <== TEMAC HOSTRDDATA25)
		)
		(element HOSTRDDATA26 1
			(pin HOSTRDDATA26 input)
			(conn HOSTRDDATA26 HOSTRDDATA26 <== TEMAC HOSTRDDATA26)
		)
		(element HOSTRDDATA27 1
			(pin HOSTRDDATA27 input)
			(conn HOSTRDDATA27 HOSTRDDATA27 <== TEMAC HOSTRDDATA27)
		)
		(element HOSTRDDATA28 1
			(pin HOSTRDDATA28 input)
			(conn HOSTRDDATA28 HOSTRDDATA28 <== TEMAC HOSTRDDATA28)
		)
		(element HOSTRDDATA29 1
			(pin HOSTRDDATA29 input)
			(conn HOSTRDDATA29 HOSTRDDATA29 <== TEMAC HOSTRDDATA29)
		)
		(element HOSTRDDATA3 1
			(pin HOSTRDDATA3 input)
			(conn HOSTRDDATA3 HOSTRDDATA3 <== TEMAC HOSTRDDATA3)
		)
		(element HOSTRDDATA30 1
			(pin HOSTRDDATA30 input)
			(conn HOSTRDDATA30 HOSTRDDATA30 <== TEMAC HOSTRDDATA30)
		)
		(element HOSTRDDATA31 1
			(pin HOSTRDDATA31 input)
			(conn HOSTRDDATA31 HOSTRDDATA31 <== TEMAC HOSTRDDATA31)
		)
		(element HOSTRDDATA4 1
			(pin HOSTRDDATA4 input)
			(conn HOSTRDDATA4 HOSTRDDATA4 <== TEMAC HOSTRDDATA4)
		)
		(element HOSTRDDATA5 1
			(pin HOSTRDDATA5 input)
			(conn HOSTRDDATA5 HOSTRDDATA5 <== TEMAC HOSTRDDATA5)
		)
		(element HOSTRDDATA6 1
			(pin HOSTRDDATA6 input)
			(conn HOSTRDDATA6 HOSTRDDATA6 <== TEMAC HOSTRDDATA6)
		)
		(element HOSTRDDATA7 1
			(pin HOSTRDDATA7 input)
			(conn HOSTRDDATA7 HOSTRDDATA7 <== TEMAC HOSTRDDATA7)
		)
		(element HOSTRDDATA8 1
			(pin HOSTRDDATA8 input)
			(conn HOSTRDDATA8 HOSTRDDATA8 <== TEMAC HOSTRDDATA8)
		)
		(element HOSTRDDATA9 1
			(pin HOSTRDDATA9 input)
			(conn HOSTRDDATA9 HOSTRDDATA9 <== TEMAC HOSTRDDATA9)
		)
		(element TSTSOEMACO0 1
			(pin TSTSOEMACO0 input)
			(conn TSTSOEMACO0 TSTSOEMACO0 <== TEMAC TSTSOEMACO0)
		)
		(element TSTSOEMACO1 1
			(pin TSTSOEMACO1 input)
			(conn TSTSOEMACO1 TSTSOEMACO1 <== TEMAC TSTSOEMACO1)
		)
		(element TSTSOEMACO2 1
			(pin TSTSOEMACO2 input)
			(conn TSTSOEMACO2 TSTSOEMACO2 <== TEMAC TSTSOEMACO2)
		)
		(element TSTSOEMACO3 1
			(pin TSTSOEMACO3 input)
			(conn TSTSOEMACO3 TSTSOEMACO3 <== TEMAC TSTSOEMACO3)
		)
		(element TSTSOEMACO4 1
			(pin TSTSOEMACO4 input)
			(conn TSTSOEMACO4 TSTSOEMACO4 <== TEMAC TSTSOEMACO4)
		)
		(element TSTSOEMACO5 1
			(pin TSTSOEMACO5 input)
			(conn TSTSOEMACO5 TSTSOEMACO5 <== TEMAC TSTSOEMACO5)
		)
		(element TSTSOEMACO6 1
			(pin TSTSOEMACO6 input)
			(conn TSTSOEMACO6 TSTSOEMACO6 <== TEMAC TSTSOEMACO6)
		)
	)
	(primitive_def TIEOFF 3 6
		(pin HARD0 HARD0 output)
		(pin HARD1 HARD1 output)
		(pin KEEP1 KEEP1 output)
		(element HARD0GND 1 # BEL
			(pin 0 output)
			(conn HARD0GND 0 ==> HARD0 HARD0)
		)
		(element HARD1VCC 1 # BEL
			(pin 1 output)
			(conn HARD1VCC 1 ==> HARD1 HARD1)
		)
		(element KEEP1VCC 1 # BEL
			(pin 1 output)
			(conn KEEP1VCC 1 ==> KEEP1 KEEP1)
		)
		(element KEEP1 1
			(pin KEEP1 input)
			(conn KEEP1 KEEP1 <== KEEP1VCC 1)
		)
		(element HARD1 1
			(pin HARD1 input)
			(conn HARD1 HARD1 <== HARD1VCC 1)
		)
		(element HARD0 1
			(pin HARD0 input)
			(conn HARD0 HARD0 <== HARD0GND 0)
		)
	)
	(primitive_def USR_ACCESS 34 35
		(pin DATAVALID DATAVALID output)
		(pin DATA31 DATA31 output)
		(pin DATA30 DATA30 output)
		(pin DATA29 DATA29 output)
		(pin DATA28 DATA28 output)
		(pin DATA27 DATA27 output)
		(pin DATA26 DATA26 output)
		(pin DATA25 DATA25 output)
		(pin DATA24 DATA24 output)
		(pin DATA23 DATA23 output)
		(pin DATA22 DATA22 output)
		(pin DATA21 DATA21 output)
		(pin DATA20 DATA20 output)
		(pin DATA19 DATA19 output)
		(pin DATA18 DATA18 output)
		(pin DATA17 DATA17 output)
		(pin DATA16 DATA16 output)
		(pin DATA15 DATA15 output)
		(pin DATA14 DATA14 output)
		(pin DATA13 DATA13 output)
		(pin DATA12 DATA12 output)
		(pin DATA11 DATA11 output)
		(pin DATA10 DATA10 output)
		(pin DATA9 DATA9 output)
		(pin DATA8 DATA8 output)
		(pin DATA7 DATA7 output)
		(pin DATA6 DATA6 output)
		(pin DATA5 DATA5 output)
		(pin DATA4 DATA4 output)
		(pin DATA3 DATA3 output)
		(pin DATA2 DATA2 output)
		(pin DATA1 DATA1 output)
		(pin DATA0 DATA0 output)
		(pin CFGCLK CFGCLK output)
		(element DATA28 1
			(pin DATA28 input)
			(conn DATA28 DATA28 <== USR_ACCESS DATA28)
		)
		(element DATA19 1
			(pin DATA19 input)
			(conn DATA19 DATA19 <== USR_ACCESS DATA19)
		)
		(element DATA2 1
			(pin DATA2 input)
			(conn DATA2 DATA2 <== USR_ACCESS DATA2)
		)
		(element DATA29 1
			(pin DATA29 input)
			(conn DATA29 DATA29 <== USR_ACCESS DATA29)
		)
		(element USR_ACCESS 34 # BEL
			(pin DATAVALID output)
			(pin DATA31 output)
			(pin DATA30 output)
			(pin DATA29 output)
			(pin DATA28 output)
			(pin DATA27 output)
			(pin DATA26 output)
			(pin DATA25 output)
			(pin DATA24 output)
			(pin DATA23 output)
			(pin DATA22 output)
			(pin DATA21 output)
			(pin DATA20 output)
			(pin DATA19 output)
			(pin DATA18 output)
			(pin DATA17 output)
			(pin DATA16 output)
			(pin DATA15 output)
			(pin DATA14 output)
			(pin DATA13 output)
			(pin DATA12 output)
			(pin DATA11 output)
			(pin DATA10 output)
			(pin DATA9 output)
			(pin DATA8 output)
			(pin DATA7 output)
			(pin DATA6 output)
			(pin DATA5 output)
			(pin DATA4 output)
			(pin DATA3 output)
			(pin DATA2 output)
			(pin DATA1 output)
			(pin DATA0 output)
			(pin CFGCLK output)
			(conn USR_ACCESS DATAVALID ==> DATAVALID DATAVALID)
			(conn USR_ACCESS DATA31 ==> DATA31 DATA31)
			(conn USR_ACCESS DATA30 ==> DATA30 DATA30)
			(conn USR_ACCESS DATA29 ==> DATA29 DATA29)
			(conn USR_ACCESS DATA28 ==> DATA28 DATA28)
			(conn USR_ACCESS DATA27 ==> DATA27 DATA27)
			(conn USR_ACCESS DATA26 ==> DATA26 DATA26)
			(conn USR_ACCESS DATA25 ==> DATA25 DATA25)
			(conn USR_ACCESS DATA24 ==> DATA24 DATA24)
			(conn USR_ACCESS DATA23 ==> DATA23 DATA23)
			(conn USR_ACCESS DATA22 ==> DATA22 DATA22)
			(conn USR_ACCESS DATA21 ==> DATA21 DATA21)
			(conn USR_ACCESS DATA20 ==> DATA20 DATA20)
			(conn USR_ACCESS DATA19 ==> DATA19 DATA19)
			(conn USR_ACCESS DATA18 ==> DATA18 DATA18)
			(conn USR_ACCESS DATA17 ==> DATA17 DATA17)
			(conn USR_ACCESS DATA16 ==> DATA16 DATA16)
			(conn USR_ACCESS DATA15 ==> DATA15 DATA15)
			(conn USR_ACCESS DATA14 ==> DATA14 DATA14)
			(conn USR_ACCESS DATA13 ==> DATA13 DATA13)
			(conn USR_ACCESS DATA12 ==> DATA12 DATA12)
			(conn USR_ACCESS DATA11 ==> DATA11 DATA11)
			(conn USR_ACCESS DATA10 ==> DATA10 DATA10)
			(conn USR_ACCESS DATA9 ==> DATA9 DATA9)
			(conn USR_ACCESS DATA8 ==> DATA8 DATA8)
			(conn USR_ACCESS DATA7 ==> DATA7 DATA7)
			(conn USR_ACCESS DATA6 ==> DATA6 DATA6)
			(conn USR_ACCESS DATA5 ==> DATA5 DATA5)
			(conn USR_ACCESS DATA4 ==> DATA4 DATA4)
			(conn USR_ACCESS DATA3 ==> DATA3 DATA3)
			(conn USR_ACCESS DATA2 ==> DATA2 DATA2)
			(conn USR_ACCESS DATA1 ==> DATA1 DATA1)
			(conn USR_ACCESS DATA0 ==> DATA0 DATA0)
			(conn USR_ACCESS CFGCLK ==> CFGCLK CFGCLK)
		)
		(element CFGCLK 1
			(pin CFGCLK input)
			(conn CFGCLK CFGCLK <== USR_ACCESS CFGCLK)
		)
		(element DATA8 1
			(pin DATA8 input)
			(conn DATA8 DATA8 <== USR_ACCESS DATA8)
		)
		(element DATA18 1
			(pin DATA18 input)
			(conn DATA18 DATA18 <== USR_ACCESS DATA18)
		)
		(element DATA14 1
			(pin DATA14 input)
			(conn DATA14 DATA14 <== USR_ACCESS DATA14)
		)
		(element DATA4 1
			(pin DATA4 input)
			(conn DATA4 DATA4 <== USR_ACCESS DATA4)
		)
		(element DATA1 1
			(pin DATA1 input)
			(conn DATA1 DATA1 <== USR_ACCESS DATA1)
		)
		(element DATA3 1
			(pin DATA3 input)
			(conn DATA3 DATA3 <== USR_ACCESS DATA3)
		)
		(element DATA5 1
			(pin DATA5 input)
			(conn DATA5 DATA5 <== USR_ACCESS DATA5)
		)
		(element DATA12 1
			(pin DATA12 input)
			(conn DATA12 DATA12 <== USR_ACCESS DATA12)
		)
		(element DATA10 1
			(pin DATA10 input)
			(conn DATA10 DATA10 <== USR_ACCESS DATA10)
		)
		(element DATAVALID 1
			(pin DATAVALID input)
			(conn DATAVALID DATAVALID <== USR_ACCESS DATAVALID)
		)
		(element DATA25 1
			(pin DATA25 input)
			(conn DATA25 DATA25 <== USR_ACCESS DATA25)
		)
		(element DATA24 1
			(pin DATA24 input)
			(conn DATA24 DATA24 <== USR_ACCESS DATA24)
		)
		(element DATA23 1
			(pin DATA23 input)
			(conn DATA23 DATA23 <== USR_ACCESS DATA23)
		)
		(element DATA6 1
			(pin DATA6 input)
			(conn DATA6 DATA6 <== USR_ACCESS DATA6)
		)
		(element DATA20 1
			(pin DATA20 input)
			(conn DATA20 DATA20 <== USR_ACCESS DATA20)
		)
		(element DATA26 1
			(pin DATA26 input)
			(conn DATA26 DATA26 <== USR_ACCESS DATA26)
		)
		(element DATA11 1
			(pin DATA11 input)
			(conn DATA11 DATA11 <== USR_ACCESS DATA11)
		)
		(element DATA0 1
			(pin DATA0 input)
			(conn DATA0 DATA0 <== USR_ACCESS DATA0)
		)
		(element DATA17 1
			(pin DATA17 input)
			(conn DATA17 DATA17 <== USR_ACCESS DATA17)
		)
		(element DATA27 1
			(pin DATA27 input)
			(conn DATA27 DATA27 <== USR_ACCESS DATA27)
		)
		(element DATA16 1
			(pin DATA16 input)
			(conn DATA16 DATA16 <== USR_ACCESS DATA16)
		)
		(element DATA21 1
			(pin DATA21 input)
			(conn DATA21 DATA21 <== USR_ACCESS DATA21)
		)
		(element DATA9 1
			(pin DATA9 input)
			(conn DATA9 DATA9 <== USR_ACCESS DATA9)
		)
		(element DATA15 1
			(pin DATA15 input)
			(conn DATA15 DATA15 <== USR_ACCESS DATA15)
		)
		(element DATA22 1
			(pin DATA22 input)
			(conn DATA22 DATA22 <== USR_ACCESS DATA22)
		)
		(element DATA30 1
			(pin DATA30 input)
			(conn DATA30 DATA30 <== USR_ACCESS DATA30)
		)
		(element DATA13 1
			(pin DATA13 input)
			(conn DATA13 DATA13 <== USR_ACCESS DATA13)
		)
		(element DATA7 1
			(pin DATA7 input)
			(conn DATA7 DATA7 <== USR_ACCESS DATA7)
		)
		(element DATA31 1
			(pin DATA31 input)
			(conn DATA31 DATA31 <== USR_ACCESS DATA31)
		)
	)
)
# **************************************************************************
# *                                                                        *
# * Summary                                                                *
# *                                                                        *
# **************************************************************************
(summary tiles=9256 sites=9881 sitedefs=53)
)
