Pipelined-MIPS
=================

32-bit pipelined MIPS processor implemented on FPGA (Altera)

Course Project: Verilog Practise