{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1500079591004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500079591040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 14 21:46:30 2017 " "Processing started: Fri Jul 14 21:46:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500079591040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500079591040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vhdl2 -c vhdl2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off vhdl2 -c vhdl2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500079591041 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1500079591610 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1500079591611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto_semaforo-fsm " "Found design unit 1: projeto_semaforo-fsm" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500079617917 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto_semaforo " "Found entity 1: projeto_semaforo" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500079617917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500079617917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Vhdl1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Vhdl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vhdl1-divisor " "Found design unit 1: Vhdl1-divisor" {  } { { "Vhdl1.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/Vhdl1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500079617918 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vhdl1 " "Found entity 1: Vhdl1" {  } { { "Vhdl1.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/Vhdl1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500079617918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500079617918 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto_semaforo " "Elaborating entity \"projeto_semaforo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1500079618023 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2 vhdl2.vhd(49) " "Verilog HDL or VHDL warning at vhdl2.vhd(49): object \"ps2\" assigned a value but never read" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500079618027 "|projeto_semaforo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps4 vhdl2.vhd(49) " "Verilog HDL or VHDL warning at vhdl2.vhd(49): object \"ps4\" assigned a value but never read" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500079618028 "|projeto_semaforo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps5 vhdl2.vhd(49) " "Verilog HDL or VHDL warning at vhdl2.vhd(49): object \"ps5\" assigned a value but never read" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500079618028 "|projeto_semaforo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stby vhdl2.vhd(82) " "VHDL Process Statement warning at vhdl2.vhd(82): signal \"stby\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500079618029 "|projeto_semaforo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ps1 vhdl2.vhd(168) " "VHDL Process Statement warning at vhdl2.vhd(168): signal \"ps1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500079618030 "|projeto_semaforo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nclk1 vhdl2.vhd(169) " "VHDL Process Statement warning at vhdl2.vhd(169): signal \"nclk1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500079618030 "|projeto_semaforo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nclk1 vhdl2.vhd(170) " "VHDL Process Statement warning at vhdl2.vhd(170): signal \"nclk1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500079618030 "|projeto_semaforo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ps1 vhdl2.vhd(190) " "VHDL Process Statement warning at vhdl2.vhd(190): signal \"ps1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500079618030 "|projeto_semaforo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nclk1 vhdl2.vhd(191) " "VHDL Process Statement warning at vhdl2.vhd(191): signal \"nclk1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500079618030 "|projeto_semaforo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nclk1 vhdl2.vhd(192) " "VHDL Process Statement warning at vhdl2.vhd(192): signal \"nclk1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500079618030 "|projeto_semaforo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nclk1 vhdl2.vhd(193) " "VHDL Process Statement warning at vhdl2.vhd(193): signal \"nclk1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500079618030 "|projeto_semaforo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nclk1 vhdl2.vhd(194) " "VHDL Process Statement warning at vhdl2.vhd(194): signal \"nclk1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500079618030 "|projeto_semaforo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nclk1 vhdl2.vhd(195) " "VHDL Process Statement warning at vhdl2.vhd(195): signal \"nclk1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500079618031 "|projeto_semaforo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ps3 vhdl2.vhd(214) " "VHDL Process Statement warning at vhdl2.vhd(214): signal \"ps3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500079618031 "|projeto_semaforo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nclk1 vhdl2.vhd(215) " "VHDL Process Statement warning at vhdl2.vhd(215): signal \"nclk1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500079618031 "|projeto_semaforo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nclk1 vhdl2.vhd(216) " "VHDL Process Statement warning at vhdl2.vhd(216): signal \"nclk1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1500079618031 "|projeto_semaforo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r0 vhdl2.vhd(95) " "VHDL Process Statement warning at vhdl2.vhd(95): inferring latch(es) for signal or variable \"r0\", which holds its previous value in one or more paths through the process" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1500079618032 "|projeto_semaforo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y0 vhdl2.vhd(95) " "VHDL Process Statement warning at vhdl2.vhd(95): inferring latch(es) for signal or variable \"y0\", which holds its previous value in one or more paths through the process" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1500079618032 "|projeto_semaforo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "g0 vhdl2.vhd(95) " "VHDL Process Statement warning at vhdl2.vhd(95): inferring latch(es) for signal or variable \"g0\", which holds its previous value in one or more paths through the process" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1500079618032 "|projeto_semaforo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p1g vhdl2.vhd(95) " "VHDL Process Statement warning at vhdl2.vhd(95): inferring latch(es) for signal or variable \"p1g\", which holds its previous value in one or more paths through the process" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1500079618033 "|projeto_semaforo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p1r vhdl2.vhd(95) " "VHDL Process Statement warning at vhdl2.vhd(95): inferring latch(es) for signal or variable \"p1r\", which holds its previous value in one or more paths through the process" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1500079618033 "|projeto_semaforo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ps1 vhdl2.vhd(95) " "VHDL Process Statement warning at vhdl2.vhd(95): inferring latch(es) for signal or variable \"ps1\", which holds its previous value in one or more paths through the process" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1500079618033 "|projeto_semaforo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p2g vhdl2.vhd(95) " "VHDL Process Statement warning at vhdl2.vhd(95): inferring latch(es) for signal or variable \"p2g\", which holds its previous value in one or more paths through the process" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1500079618033 "|projeto_semaforo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p2r vhdl2.vhd(95) " "VHDL Process Statement warning at vhdl2.vhd(95): inferring latch(es) for signal or variable \"p2r\", which holds its previous value in one or more paths through the process" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1500079618033 "|projeto_semaforo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p3g vhdl2.vhd(95) " "VHDL Process Statement warning at vhdl2.vhd(95): inferring latch(es) for signal or variable \"p3g\", which holds its previous value in one or more paths through the process" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1500079618033 "|projeto_semaforo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p3r vhdl2.vhd(95) " "VHDL Process Statement warning at vhdl2.vhd(95): inferring latch(es) for signal or variable \"p3r\", which holds its previous value in one or more paths through the process" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1500079618033 "|projeto_semaforo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ps3 vhdl2.vhd(95) " "VHDL Process Statement warning at vhdl2.vhd(95): inferring latch(es) for signal or variable \"ps3\", which holds its previous value in one or more paths through the process" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1500079618033 "|projeto_semaforo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p4g vhdl2.vhd(95) " "VHDL Process Statement warning at vhdl2.vhd(95): inferring latch(es) for signal or variable \"p4g\", which holds its previous value in one or more paths through the process" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1500079618034 "|projeto_semaforo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p4r vhdl2.vhd(95) " "VHDL Process Statement warning at vhdl2.vhd(95): inferring latch(es) for signal or variable \"p4r\", which holds its previous value in one or more paths through the process" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1500079618034 "|projeto_semaforo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p5g vhdl2.vhd(95) " "VHDL Process Statement warning at vhdl2.vhd(95): inferring latch(es) for signal or variable \"p5g\", which holds its previous value in one or more paths through the process" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1500079618034 "|projeto_semaforo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p5r vhdl2.vhd(95) " "VHDL Process Statement warning at vhdl2.vhd(95): inferring latch(es) for signal or variable \"p5r\", which holds its previous value in one or more paths through the process" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1500079618034 "|projeto_semaforo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p5r vhdl2.vhd(95) " "Inferred latch for \"p5r\" at vhdl2.vhd(95)" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500079618037 "|projeto_semaforo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p5g vhdl2.vhd(95) " "Inferred latch for \"p5g\" at vhdl2.vhd(95)" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500079618037 "|projeto_semaforo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p4r vhdl2.vhd(95) " "Inferred latch for \"p4r\" at vhdl2.vhd(95)" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500079618037 "|projeto_semaforo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p4g vhdl2.vhd(95) " "Inferred latch for \"p4g\" at vhdl2.vhd(95)" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500079618037 "|projeto_semaforo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p3r vhdl2.vhd(95) " "Inferred latch for \"p3r\" at vhdl2.vhd(95)" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500079618037 "|projeto_semaforo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p3g vhdl2.vhd(95) " "Inferred latch for \"p3g\" at vhdl2.vhd(95)" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500079618037 "|projeto_semaforo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2r vhdl2.vhd(95) " "Inferred latch for \"p2r\" at vhdl2.vhd(95)" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500079618038 "|projeto_semaforo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2g vhdl2.vhd(95) " "Inferred latch for \"p2g\" at vhdl2.vhd(95)" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500079618038 "|projeto_semaforo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ps1 vhdl2.vhd(95) " "Inferred latch for \"ps1\" at vhdl2.vhd(95)" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500079618038 "|projeto_semaforo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1r vhdl2.vhd(95) " "Inferred latch for \"p1r\" at vhdl2.vhd(95)" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500079618038 "|projeto_semaforo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1g vhdl2.vhd(95) " "Inferred latch for \"p1g\" at vhdl2.vhd(95)" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500079618038 "|projeto_semaforo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g0 vhdl2.vhd(95) " "Inferred latch for \"g0\" at vhdl2.vhd(95)" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500079618038 "|projeto_semaforo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0 vhdl2.vhd(95) " "Inferred latch for \"y0\" at vhdl2.vhd(95)" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500079618038 "|projeto_semaforo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0 vhdl2.vhd(95) " "Inferred latch for \"r0\" at vhdl2.vhd(95)" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1500079618039 "|projeto_semaforo"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "nclk " "Inserted always-enabled tri-state buffer between \"nclk\" and its non-tri-state driver." {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1500079618776 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "nclk1 " "Inserted always-enabled tri-state buffer between \"nclk1\" and its non-tri-state driver." {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1500079618776 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1500079618776 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "nclk " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"nclk\" is moved to its source" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 33 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1500079618778 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1500079618778 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "p5g\$latch p2g\$latch " "Duplicate LATCH primitive \"p5g\$latch\" merged with LATCH primitive \"p2g\$latch\"" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500079618778 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "p3g\$latch p2g\$latch " "Duplicate LATCH primitive \"p3g\$latch\" merged with LATCH primitive \"p2g\$latch\"" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500079618778 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "p4g\$latch p2g\$latch " "Duplicate LATCH primitive \"p4g\$latch\" merged with LATCH primitive \"p2g\$latch\"" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500079618778 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "p5r\$latch p2r\$latch " "Duplicate LATCH primitive \"p5r\$latch\" merged with LATCH primitive \"p2r\$latch\"" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500079618778 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "p4r\$latch p3r\$latch " "Duplicate LATCH primitive \"p4r\$latch\" merged with LATCH primitive \"p3r\$latch\"" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 95 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1500079618778 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1500079618778 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "nclk~synth " "Node \"nclk~synth\"" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500079618844 ""} { "Warning" "WMLS_MLS_NODE_NAME" "nclk1~synth " "Node \"nclk1~synth\"" {  } { { "vhdl2.vhd" "" { Text "/home/gui/Documentos/UFRRJ/Maltar/vhdl2.vhd" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500079618844 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1500079618844 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1500079618964 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1500079619452 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500079619452 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1500079619541 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1500079619541 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1500079619541 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1500079619541 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1500079619541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1032 " "Peak virtual memory: 1032 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500079619556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 14 21:46:59 2017 " "Processing ended: Fri Jul 14 21:46:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500079619556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500079619556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500079619556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1500079619556 ""}
