{"Source Block": ["verilog-ethernet/rtl/eth_mac_10g_tx.v@87:97@HdlIdDef", "reg [31:0] swap_txd = 0;\nreg [3:0] swap_txc = 0;\n\nreg [63:0] input_axis_tdata_masked;\n\nreg [63:0] input_tdata_reg = 0, input_tdata_next;\nreg [7:0]  input_tkeep_reg = 0, input_tkeep_next;\n\nreg [63:0] fcs_output_txd_0;\nreg [63:0] fcs_output_txd_1;\nreg [7:0] fcs_output_txc_0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_mac_10g_tx.v@91:101", "\nreg [63:0] input_tdata_reg = 0, input_tdata_next;\nreg [7:0]  input_tkeep_reg = 0, input_tkeep_next;\n\nreg [63:0] fcs_output_txd_0;\nreg [63:0] fcs_output_txd_1;\nreg [7:0] fcs_output_txc_0;\nreg [7:0] fcs_output_txc_1;\n\nreg [7:0] ifg_offset;\n\n"], ["verilog-ethernet/rtl/eth_mac_10g_tx.v@88:98", "reg [3:0] swap_txc = 0;\n\nreg [63:0] input_axis_tdata_masked;\n\nreg [63:0] input_tdata_reg = 0, input_tdata_next;\nreg [7:0]  input_tkeep_reg = 0, input_tkeep_next;\n\nreg [63:0] fcs_output_txd_0;\nreg [63:0] fcs_output_txd_1;\nreg [7:0] fcs_output_txc_0;\nreg [7:0] fcs_output_txc_1;\n"], ["verilog-ethernet/rtl/eth_mac_10g_tx.v@85:95", "\nreg lanes_swapped = 0;\nreg [31:0] swap_txd = 0;\nreg [3:0] swap_txc = 0;\n\nreg [63:0] input_axis_tdata_masked;\n\nreg [63:0] input_tdata_reg = 0, input_tdata_next;\nreg [7:0]  input_tkeep_reg = 0, input_tkeep_next;\n\nreg [63:0] fcs_output_txd_0;\n"], ["verilog-ethernet/rtl/eth_mac_10g_tx.v@90:100", "reg [63:0] input_axis_tdata_masked;\n\nreg [63:0] input_tdata_reg = 0, input_tdata_next;\nreg [7:0]  input_tkeep_reg = 0, input_tkeep_next;\n\nreg [63:0] fcs_output_txd_0;\nreg [63:0] fcs_output_txd_1;\nreg [7:0] fcs_output_txc_0;\nreg [7:0] fcs_output_txc_1;\n\nreg [7:0] ifg_offset;\n"], ["verilog-ethernet/rtl/eth_mac_10g_tx.v@87:97", "reg [31:0] swap_txd = 0;\nreg [3:0] swap_txc = 0;\n\nreg [63:0] input_axis_tdata_masked;\n\nreg [63:0] input_tdata_reg = 0, input_tdata_next;\nreg [7:0]  input_tkeep_reg = 0, input_tkeep_next;\n\nreg [63:0] fcs_output_txd_0;\nreg [63:0] fcs_output_txd_1;\nreg [7:0] fcs_output_txc_0;\n"], ["verilog-ethernet/rtl/eth_mac_10g_tx.v@92:102", "reg [63:0] input_tdata_reg = 0, input_tdata_next;\nreg [7:0]  input_tkeep_reg = 0, input_tkeep_next;\n\nreg [63:0] fcs_output_txd_0;\nreg [63:0] fcs_output_txd_1;\nreg [7:0] fcs_output_txc_0;\nreg [7:0] fcs_output_txc_1;\n\nreg [7:0] ifg_offset;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n"], ["verilog-ethernet/rtl/eth_mac_10g_tx.v@83:93", "reg swap_lanes;\nreg unswap_lanes;\n\nreg lanes_swapped = 0;\nreg [31:0] swap_txd = 0;\nreg [3:0] swap_txc = 0;\n\nreg [63:0] input_axis_tdata_masked;\n\nreg [63:0] input_tdata_reg = 0, input_tdata_next;\nreg [7:0]  input_tkeep_reg = 0, input_tkeep_next;\n"], ["verilog-ethernet/rtl/eth_mac_10g_tx.v@88:98", "reg [3:0] swap_txc = 0;\n\nreg [63:0] input_axis_tdata_masked;\n\nreg [63:0] input_tdata_reg = 0, input_tdata_next;\nreg [7:0]  input_tkeep_reg = 0, input_tkeep_next;\n\nreg [63:0] fcs_output_txd_0;\nreg [63:0] fcs_output_txd_1;\nreg [7:0] fcs_output_txc_0;\nreg [7:0] fcs_output_txc_1;\n"]], "Diff Content": {"Delete": [[92, "reg [63:0] input_tdata_reg = 0, input_tdata_next;\n"]], "Add": []}}