// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
module __rs_QuantWrapper_Linear_Layer_q_tb_aux_split_aux_0 #(
    parameter C_S_AXI_CONTROL_DATA_WIDTH  = 32,
    parameter C_S_AXI_CONTROL_ADDR_WIDTH  = 7,
    parameter C_S_AXI_DATA_WIDTH          = 32,
    parameter C_S_AXI_CONTROL_WSTRB_WIDTH = 32'd4,
    parameter C_S_AXI_WSTRB_WIDTH         = 32'd4
) (
    output wire Linear_Layer_i4xi4_q_0_ap_clk,
    output wire __tapa_fsm_unit_ap_clk,
    input wire  ap_clk,
    output wire control_s_axi_U_ACLK,
    output wire dequant_layer_q_int_fp32_0_ap_clk,
    output wire input_loader_r1_ln_iembed_fp32_0_ap_clk,
    output wire input_s_b_stream_clk,
    output wire input_stream_clk,
    output wire output_drainer_q_fp32_0_ap_clk,
    output wire output_stream_clk,
    output wire quant_input_stream_clk,
    output wire quant_layer_r1_ln_iembed_fp32_int4_0_ap_clk,
    output wire quant_output_stream_clk,
    output wire quant_weight_stream_clk,
    output wire weight_loader_wq_0_ap_clk,
    output wire weight_s_loader_wq_0_ap_clk,
    output wire weight_s_sum_stream_clk
);
assign Linear_Layer_i4xi4_q_0_ap_clk = ap_clk;
assign __tapa_fsm_unit_ap_clk = ap_clk;
assign control_s_axi_U_ACLK = ap_clk;
assign dequant_layer_q_int_fp32_0_ap_clk = ap_clk;
assign input_loader_r1_ln_iembed_fp32_0_ap_clk = ap_clk;
assign input_s_b_stream_clk = ap_clk;
assign input_stream_clk = ap_clk;
assign output_drainer_q_fp32_0_ap_clk = ap_clk;
assign output_stream_clk = ap_clk;
assign quant_input_stream_clk = ap_clk;
assign quant_layer_r1_ln_iembed_fp32_int4_0_ap_clk = ap_clk;
assign quant_output_stream_clk = ap_clk;
assign quant_weight_stream_clk = ap_clk;
assign weight_loader_wq_0_ap_clk = ap_clk;
assign weight_s_loader_wq_0_ap_clk = ap_clk;
assign weight_s_sum_stream_clk = ap_clk;
endmodule
