INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr 25 09:57:05 2023
| Host         : Frostspark running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.321ns  (required time - arrival time)
  Source:                 forkC_16/generateBlocks[2].regblock/reg_value_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            load_11/Buffer_1/data_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 1.978ns (37.633%)  route 3.278ns (62.367%))
  Logic Levels:           10  (CARRY4=5 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=932, unset)          0.672     0.672    forkC_16/generateBlocks[2].regblock/clk
                         FDPE                                         r  forkC_16/generateBlocks[2].regblock/reg_value_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.209     0.881 f  forkC_16/generateBlocks[2].regblock/reg_value_reg/Q
                         net (fo=15, unplaced)        0.585     1.466    fork_10/generateBlocks[0].regblock/reg_value_3
                         LUT5 (Prop_lut5_I2_O)        0.153     1.619 r  fork_10/generateBlocks[0].regblock/r_address1[4]_INST_0_i_3/O
                         net (fo=3, unplaced)         0.358     1.977    Buffer_4/oehb1/data_reg_reg[0]_6
                         LUT5 (Prop_lut5_I0_O)        0.053     2.030 r  Buffer_4/oehb1/r_address1[4]_INST_0_i_4/O
                         net (fo=22, unplaced)        0.402     2.432    phi_n2/tehb1/data_reg_reg[4]_2
                         LUT5 (Prop_lut5_I3_O)        0.053     2.485 r  phi_n2/tehb1/r_address1[2]_INST_0_i_1/O
                         net (fo=11, unplaced)        0.386     2.871    phi_n2/tehb1/data_reg_reg[2]_1
                         LUT6 (Prop_lut6_I5_O)        0.053     2.924 r  phi_n2/tehb1/i__i_14/O
                         net (fo=1, unplaced)         0.363     3.287    phi_n2/tehb1/i__i_14_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.368     3.655 r  phi_n2/tehb1/i__i_12/O[3]
                         net (fo=3, unplaced)         0.584     4.239    phi_n2_n_8
                         LUT4 (Prop_lut4_I0_O)        0.142     4.381 r  i__i_7/O
                         net (fo=1, unplaced)         0.000     4.381    phi_n2/tehb1/data_reg_reg[8][2]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     4.597 r  phi_n2/tehb1/i__i_2__0/CO[3]
                         net (fo=1, unplaced)         0.008     4.605    phi_n2/tehb1/i__i_2__0_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.142     4.747 r  phi_n2/tehb1/i__i_5__1/O[0]
                         net (fo=2, unplaced)         0.592     5.339    phi_7/tehb1/dataOutArray[0]1[5]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.369     5.708 r  phi_7/tehb1/i__i_1__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.708    phi_7/tehb1/i__i_1__0_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     5.928 r  phi_7/tehb1/i__i_3__1/O[1]
                         net (fo=2, unplaced)         0.000     5.928    load_11/Buffer_1/D[10]
                         FDCE                                         r  load_11/Buffer_1/data_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=932, unset)          0.638     4.638    load_11/Buffer_1/clk
                         FDCE                                         r  load_11/Buffer_1/data_reg_reg[10]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDCE (Setup_fdce_C_D)        0.004     4.607    load_11/Buffer_1/data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          4.607    
                         arrival time                          -5.928    
  -------------------------------------------------------------------
                         slack                                 -1.321    




