Assembler report for cpu
Tue Nov  8 21:06:08 2011
Quartus II Version 10.0 Build 218 06/27/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Encrypted IP Cores Summary
  5. Assembler Generated Files
  6. Assembler Device Options: cpu.sof
  7. Assembler Device Options: cpu.pof
  8. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Tue Nov  8 21:06:08 2011 ;
; Revision Name         ; cpu                                   ;
; Top-level Entity Name ; cpu                                   ;
; Family                ; Cyclone II                            ;
; Device                ; EP2C35F672C6                          ;
+-----------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                     ;
+-----------------------------------------------------------------------------+----------+---------------+
; Option                                                                      ; Setting  ; Default Value ;
+-----------------------------------------------------------------------------+----------+---------------+
; Maintain Compatibility with All Cyclone II M4K Versions                     ; Off      ; On            ;
; Use smart compilation                                                       ; Off      ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation  ; On       ; On            ;
; Enable compact report table                                                 ; Off      ; Off           ;
; Generate compressed bitstreams                                              ; On       ; On            ;
; Compression mode                                                            ; Off      ; Off           ;
; Clock source for configuration device                                       ; Internal ; Internal      ;
; Clock frequency of the configuration device                                 ; 10 MHZ   ; 10 MHz        ;
; Divide clock frequency by                                                   ; 1        ; 1             ;
; Auto user code                                                              ; Off      ; Off           ;
; Use configuration device                                                    ; On       ; On            ;
; Configuration device                                                        ; Auto     ; Auto          ;
; Configuration device auto user code                                         ; Off      ; Off           ;
; Generate Tabular Text File (.ttf) For Target Device                         ; Off      ; Off           ;
; Generate Raw Binary File (.rbf) For Target Device                           ; Off      ; Off           ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off      ; Off           ;
; Hexadecimal Output File start address                                       ; 0        ; 0             ;
; Hexadecimal Output File count direction                                     ; Up       ; Up            ;
; Release clears before tri-states                                            ; Off      ; Off           ;
; Auto-restart configuration after error                                      ; On       ; On            ;
; Generate Serial Vector Format File (.svf) for Target Device                 ; Off      ; Off           ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device                 ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On       ; On            ;
+-----------------------------------------------------------------------------+----------+---------------+


+------------------------------------------------+
; Assembler Encrypted IP Cores Summary           ;
+--------+------------------------+--------------+
; Vendor ; IP Core Name           ; License Type ;
+--------+------------------------+--------------+
; Altera ; Signal Tap (6AF7 BCE1) ; Licensed     ;
; Altera ; Signal Tap (6AF7 BCEC) ; Licensed     ;
+--------+------------------------+--------------+


+---------------------------+
; Assembler Generated Files ;
+---------------------------+
; File Name                 ;
+---------------------------+
; cpu.sof                   ;
; cpu.pof                   ;
+---------------------------+


+-----------------------------------+
; Assembler Device Options: cpu.sof ;
+----------------+------------------+
; Option         ; Setting          ;
+----------------+------------------+
; Device         ; EP2C35F672C6     ;
; JTAG usercode  ; 0xFFFFFFFF       ;
; Checksum       ; 0x00B14FA7       ;
+----------------+------------------+


+-----------------------------------+
; Assembler Device Options: cpu.pof ;
+--------------------+--------------+
; Option             ; Setting      ;
+--------------------+--------------+
; Device             ; EPCS16       ;
; JTAG usercode      ; 0x00000000   ;
; Checksum           ; 0x1B937178   ;
; Compression Ratio  ; 2            ;
+--------------------+--------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Assembler
    Info: Version 10.0 Build 218 06/27/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Nov  8 21:06:04 2011
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=on cpu -c cpu
Info: Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file /package/eda/altera/altera10.0/quartus/linux/assignment_defaults.qdf
Info: Programming file is not compatible with all device revisions. See the Cyclone II Errata Sheet for more information.
Info: Writing out detailed assembly data for power analysis
Info: Assembler is generating device programming files
Info: Quartus II Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 301 megabytes
    Info: Processing ended: Tue Nov  8 21:06:08 2011
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


EDA Netlist Writer report for cpu
Tue Nov  8 21:06:03 2011
Quartus II Version 10.0 Build 218 06/27/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Simulation Settings
  4. Simulation Generated Files
  5. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Tue Nov  8 21:06:02 2011 ;
; Revision Name             ; cpu                                   ;
; Top-level Entity Name     ; cpu                                   ;
; Family                    ; Cyclone II                            ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                 ;
+---------------------------------------------------------------------------------------------------+-----------------+
; Option                                                                                            ; Setting         ;
+---------------------------------------------------------------------------------------------------+-----------------+
; Tool Name                                                                                         ; ModelSim (VHDL) ;
; Generate netlist for functional simulation only                                                   ; On              ;
; Truncate long hierarchy paths                                                                     ; Off             ;
; Map illegal HDL characters                                                                        ; Off             ;
; Flatten buses into individual nodes                                                               ; Off             ;
; Maintain hierarchy                                                                                ; Off             ;
; Bring out device-wide set/reset signals as ports                                                  ; Off             ;
; Enable glitch filtering                                                                           ; On              ;
; Do not write top level VHDL entity                                                                ; Off             ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off             ;
; Architecture name in VHDL output netlist                                                          ; structure       ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off             ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off             ;
+---------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------+
; Simulation Generated Files                                              ;
+-------------------------------------------------------------------------+
; Generated Files                                                         ;
+-------------------------------------------------------------------------+
; /home/ecegrid/a/mg255/ece437/project3/._cpu/simulation/modelsim/cpu.vho ;
+-------------------------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
    Info: Version 10.0 Build 218 06/27/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Nov  8 21:05:54 2011
Info: Command: quartus_eda --read_settings_files=on --write_settings_files=on cpu -c cpu
Info: Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file /package/eda/altera/altera10.0/quartus/linux/assignment_defaults.qdf
Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports
Info: Generated file cpu.vho in folder "/home/ecegrid/a/mg255/ece437/project3/._cpu/simulation/modelsim/" for EDA simulation tool
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 347 megabytes
    Info: Processing ended: Tue Nov  8 21:06:03 2011
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


Fitter report for cpu
Tue Nov  8 21:05:20 2011
Quartus II Version 10.0 Build 218 06/27/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. Output Pin Default Load For Reported TCO
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Control Signals
 20. Global & Other Fast Signals
 21. Non-Global High Fan-Out Signals
 22. Fitter RAM Summary
 23. Interconnect Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Estimated Delay Added for Hold Timing Summary
 32. Estimated Delay Added for Hold Timing Details
 33. Fitter Messages
 34. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Fitter Summary                                                                 ;
+------------------------------------+-------------------------------------------+
; Fitter Status                      ; Successful - Tue Nov  8 21:05:19 2011     ;
; Quartus II Version                 ; 10.0 Build 218 06/27/2010 SJ Full Version ;
; Revision Name                      ; cpu                                       ;
; Top-level Entity Name              ; cpu                                       ;
; Family                             ; Cyclone II                                ;
; Device                             ; EP2C35F672C6                              ;
; Timing Models                      ; Final                                     ;
; Total logic elements               ; 11,284 / 33,216 ( 34 % )                  ;
;     Total combinational functions  ; 8,829 / 33,216 ( 27 % )                   ;
;     Dedicated logic registers      ; 5,716 / 33,216 ( 17 % )                   ;
; Total registers                    ; 5716                                      ;
; Total pins                         ; 168 / 475 ( 35 % )                        ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 262,144 / 483,840 ( 54 % )                ;
; Embedded Multiplier 9-bit elements ; 0 / 70 ( 0 % )                            ;
; Total PLLs                         ; 0 / 4 ( 0 % )                             ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C35F672C6                   ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Use TimeQuest Timing Analyzer                                              ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; Off                            ; Off                            ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Stop After Congestion Map Generation                                       ; Off                            ; Off                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.65        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  47.9%      ;
+----------------------------+-------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 14781 ( 0.00 % )   ;
;     -- Achieved     ; 0 / 14781 ( 0.00 % )   ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 14617   ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 161     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/ecegrid/a/mg255/ece437/project3/._cpu/cpu.pin.


+---------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                           ;
+---------------------------------------------+-----------------------------------------------------------+
; Resource                                    ; Usage                                                     ;
+---------------------------------------------+-----------------------------------------------------------+
; Total logic elements                        ; 11,284 / 33,216 ( 34 % )                                  ;
;     -- Combinational with no register       ; 5568                                                      ;
;     -- Register only                        ; 2455                                                      ;
;     -- Combinational with a register        ; 3261                                                      ;
;                                             ;                                                           ;
; Logic element usage by number of LUT inputs ;                                                           ;
;     -- 4 input functions                    ; 7859                                                      ;
;     -- 3 input functions                    ; 679                                                       ;
;     -- <=2 input functions                  ; 291                                                       ;
;     -- Register only                        ; 2455                                                      ;
;                                             ;                                                           ;
; Logic elements by mode                      ;                                                           ;
;     -- normal mode                          ; 8793                                                      ;
;     -- arithmetic mode                      ; 36                                                        ;
;                                             ;                                                           ;
; Total registers*                            ; 5,716 / 34,593 ( 17 % )                                   ;
;     -- Dedicated logic registers            ; 5,716 / 33,216 ( 17 % )                                   ;
;     -- I/O registers                        ; 0 / 1,377 ( 0 % )                                         ;
;                                             ;                                                           ;
; Total LABs:  partially or completely used   ; 948 / 2,076 ( 46 % )                                      ;
; User inserted logic elements                ; 0                                                         ;
; Virtual pins                                ; 0                                                         ;
; I/O pins                                    ; 168 / 475 ( 35 % )                                        ;
;     -- Clock pins                           ; 3 / 8 ( 38 % )                                            ;
; Global signals                              ; 11                                                        ;
; M4Ks                                        ; 64 / 105 ( 61 % )                                         ;
; Total block memory bits                     ; 262,144 / 483,840 ( 54 % )                                ;
; Total block memory implementation bits      ; 294,912 / 483,840 ( 61 % )                                ;
; Embedded Multiplier 9-bit elements          ; 0 / 70 ( 0 % )                                            ;
; DSP Blocks                                  ; 0 / 35 ( 0 % )                                            ;
; PLLs                                        ; 0 / 4 ( 0 % )                                             ;
; Global clocks                               ; 11 / 16 ( 69 % )                                          ;
; JTAGs                                       ; 1 / 1 ( 100 % )                                           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                             ;
; Average interconnect usage (total/H/V)      ; 15% / 14% / 16%                                           ;
; Peak interconnect usage (total/H/V)         ; 41% / 42% / 41%                                           ;
; Maximum fan-out node                        ; cpuClk~clkctrl                                            ;
; Maximum fan-out                             ; 5576                                                      ;
; Highest non-global fan-out signal           ; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|addr[3]~2 ;
; Highest non-global fan-out                  ; 700                                                       ;
; Total fan-out                               ; 60351                                                     ;
; Average fan-out                             ; 3.74                                                      ;
+---------------------------------------------+-----------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                   ;
+---------------------------------------------+------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                    ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                    ; Low                   ; Low                            ;
;                                             ;                        ;                       ;                                ;
; Total logic elements                        ; 11181 / 33216 ( 33 % ) ; 103 / 33216 ( < 1 % ) ; 0 / 33216 ( 0 % )              ;
;     -- Combinational with no register       ; 5529                   ; 39                    ; 0                              ;
;     -- Register only                        ; 2445                   ; 10                    ; 0                              ;
;     -- Combinational with a register        ; 3207                   ; 54                    ; 0                              ;
;                                             ;                        ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                        ;                       ;                                ;
;     -- 4 input functions                    ; 7819                   ; 40                    ; 0                              ;
;     -- 3 input functions                    ; 647                    ; 32                    ; 0                              ;
;     -- <=2 input functions                  ; 270                    ; 21                    ; 0                              ;
;     -- Register only                        ; 2445                   ; 10                    ; 0                              ;
;                                             ;                        ;                       ;                                ;
; Logic elements by mode                      ;                        ;                       ;                                ;
;     -- normal mode                          ; 8704                   ; 89                    ; 0                              ;
;     -- arithmetic mode                      ; 32                     ; 4                     ; 0                              ;
;                                             ;                        ;                       ;                                ;
; Total registers                             ; 5652                   ; 64                    ; 0                              ;
;     -- Dedicated logic registers            ; 5652 / 33216 ( 17 % )  ; 64 / 33216 ( < 1 % )  ; 0 / 33216 ( 0 % )              ;
;     -- I/O registers                        ; 0                      ; 0                     ; 0                              ;
;                                             ;                        ;                       ;                                ;
; Total LABs:  partially or completely used   ; 941 / 2076 ( 45 % )    ; 12 / 2076 ( < 1 % )   ; 0 / 2076 ( 0 % )               ;
;                                             ;                        ;                       ;                                ;
; Virtual pins                                ; 0                      ; 0                     ; 0                              ;
; I/O pins                                    ; 168                    ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 70 ( 0 % )         ; 0 / 70 ( 0 % )        ; 0 / 70 ( 0 % )                 ;
; Total memory bits                           ; 262144                 ; 0                     ; 0                              ;
; Total RAM block bits                        ; 294912                 ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; M4K                                         ; 64 / 105 ( 60 % )      ; 0 / 105 ( 0 % )       ; 0 / 105 ( 0 % )                ;
; Clock control block                         ; 7 / 20 ( 35 % )        ; 4 / 20 ( 20 % )       ; 0 / 20 ( 0 % )                 ;
;                                             ;                        ;                       ;                                ;
; Connections                                 ;                        ;                       ;                                ;
;     -- Input Connections                    ; 205                    ; 99                    ; 0                              ;
;     -- Registered Input Connections         ; 91                     ; 72                    ; 0                              ;
;     -- Output Connections                   ; 234                    ; 70                    ; 0                              ;
;     -- Registered Output Connections        ; 5                      ; 48                    ; 0                              ;
;                                             ;                        ;                       ;                                ;
; Internal Connections                        ;                        ;                       ;                                ;
;     -- Total Connections                    ; 59932                  ; 589                   ; 0                              ;
;     -- Registered Connections               ; 15792                  ; 371                   ; 0                              ;
;                                             ;                        ;                       ;                                ;
; External Connections                        ;                        ;                       ;                                ;
;     -- Top                                  ; 270                    ; 169                   ; 0                              ;
;     -- sld_hub:auto_hub                     ; 169                    ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                      ; 0                     ; 0                              ;
;                                             ;                        ;                       ;                                ;
; Partition Interface                         ;                        ;                       ;                                ;
;     -- Input Ports                          ; 104                    ; 15                    ; 0                              ;
;     -- Output Ports                         ; 89                     ; 33                    ; 0                              ;
;     -- Bidir Ports                          ; 0                      ; 0                     ; 0                              ;
;                                             ;                        ;                       ;                                ;
; Registered Ports                            ;                        ;                       ;                                ;
;     -- Registered Input Ports               ; 0                      ; 3                     ; 0                              ;
;     -- Registered Output Ports              ; 0                      ; 23                    ; 0                              ;
;                                             ;                        ;                       ;                                ;
; Port Connectivity                           ;                        ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                      ; 1                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                      ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                      ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                      ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                      ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                      ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                      ; 1                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                      ; 18                    ; 0                              ;
+---------------------------------------------+------------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                         ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; cpuClk       ; P2    ; 1        ; 0            ; 18           ; 2           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dipIn[0]     ; D13   ; 3        ; 31           ; 36           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dipIn[10]    ; E20   ; 4        ; 55           ; 36           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dipIn[11]    ; P9    ; 2        ; 0            ; 25           ; 4           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dipIn[12]    ; Y24   ; 6        ; 65           ; 7            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dipIn[13]    ; U25   ; 6        ; 65           ; 13           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dipIn[14]    ; M23   ; 5        ; 65           ; 22           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dipIn[15]    ; D21   ; 4        ; 63           ; 36           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dipIn[1]     ; P3    ; 1        ; 0            ; 17           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dipIn[2]     ; T3    ; 1        ; 0            ; 15           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dipIn[3]     ; H24   ; 5        ; 65           ; 27           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dipIn[4]     ; AF5   ; 8        ; 3            ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dipIn[5]     ; J22   ; 5        ; 65           ; 31           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dipIn[6]     ; Y10   ; 8        ; 7            ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dipIn[7]     ; J9    ; 3        ; 5            ; 36           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dipIn[8]     ; AE22  ; 7        ; 59           ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dipIn[9]     ; U12   ; 8        ; 29           ; 0            ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dumpAddr[0]  ; F15   ; 4        ; 44           ; 36           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dumpAddr[10] ; A19   ; 4        ; 53           ; 36           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dumpAddr[11] ; J17   ; 4        ; 48           ; 36           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dumpAddr[12] ; C19   ; 4        ; 53           ; 36           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dumpAddr[13] ; D19   ; 4        ; 53           ; 36           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dumpAddr[14] ; F17   ; 4        ; 48           ; 36           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dumpAddr[15] ; D18   ; 4        ; 50           ; 36           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dumpAddr[1]  ; N18   ; 5        ; 65           ; 29           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dumpAddr[2]  ; G25   ; 5        ; 65           ; 27           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dumpAddr[3]  ; P18   ; 5        ; 65           ; 29           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dumpAddr[4]  ; G17   ; 4        ; 48           ; 36           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dumpAddr[5]  ; F16   ; 4        ; 44           ; 36           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dumpAddr[6]  ; D15   ; 4        ; 40           ; 36           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dumpAddr[7]  ; F25   ; 5        ; 65           ; 29           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dumpAddr[8]  ; B15   ; 4        ; 37           ; 36           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; dumpAddr[9]  ; A18   ; 4        ; 46           ; 36           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memAddr[0]   ; C17   ; 4        ; 46           ; 36           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memAddr[10]  ; B19   ; 4        ; 53           ; 36           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memAddr[11]  ; E18   ; 4        ; 50           ; 36           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memAddr[12]  ; H17   ; 4        ; 48           ; 36           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memAddr[13]  ; D23   ; 5        ; 65           ; 34           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memAddr[14]  ; F18   ; 4        ; 50           ; 36           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memAddr[15]  ; E22   ; 5        ; 65           ; 34           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memAddr[1]   ; H15   ; 4        ; 42           ; 36           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memAddr[2]   ; G16   ; 4        ; 44           ; 36           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memAddr[3]   ; B18   ; 4        ; 46           ; 36           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memAddr[4]   ; G18   ; 4        ; 50           ; 36           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memAddr[5]   ; H16   ; 4        ; 42           ; 36           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memAddr[6]   ; H23   ; 5        ; 65           ; 27           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memAddr[7]   ; F26   ; 5        ; 65           ; 29           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memAddr[8]   ; B16   ; 4        ; 37           ; 36           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memAddr[9]   ; G15   ; 4        ; 44           ; 36           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memCtl       ; D16   ; 4        ; 40           ; 36           ; 0           ; 74                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[0]   ; K25   ; 5        ; 65           ; 22           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[10]  ; AC14  ; 7        ; 35           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[11]  ; M22   ; 5        ; 65           ; 22           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[12]  ; Y14   ; 7        ; 37           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[13]  ; R24   ; 6        ; 65           ; 17           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[14]  ; AE16  ; 7        ; 40           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[15]  ; AC15  ; 7        ; 40           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[16]  ; R25   ; 6        ; 65           ; 17           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[17]  ; R20   ; 6        ; 65           ; 16           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[18]  ; AB15  ; 7        ; 40           ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[19]  ; T24   ; 6        ; 65           ; 15           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[1]   ; E15   ; 4        ; 40           ; 36           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[20]  ; AA15  ; 7        ; 40           ; 0            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[21]  ; T10   ; 1        ; 0            ; 16           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[22]  ; AD11  ; 8        ; 27           ; 0            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[23]  ; K26   ; 5        ; 65           ; 22           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[24]  ; AE13  ; 8        ; 31           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[25]  ; L19   ; 5        ; 65           ; 23           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[26]  ; L23   ; 5        ; 65           ; 23           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[27]  ; M5    ; 2        ; 0            ; 23           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[28]  ; L3    ; 2        ; 0            ; 24           ; 4           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[29]  ; G12   ; 3        ; 27           ; 36           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[2]   ; A9    ; 3        ; 20           ; 36           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[30]  ; AE10  ; 8        ; 24           ; 0            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[31]  ; L10   ; 2        ; 0            ; 23           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[3]   ; AF10  ; 8        ; 24           ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[4]   ; V14   ; 8        ; 27           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[5]   ; V13   ; 8        ; 27           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[6]   ; AE11  ; 8        ; 27           ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[7]   ; T2    ; 1        ; 0            ; 15           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[8]   ; AD12  ; 8        ; 31           ; 0            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memData[9]   ; AA13  ; 7        ; 35           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memNReset    ; C13   ; 3        ; 31           ; 36           ; 2           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; memWen       ; J10   ; 3        ; 27           ; 36           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; nReset       ; N2    ; 2        ; 0            ; 18           ; 0           ; 69                    ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ramClk       ; P1    ; 1        ; 0            ; 18           ; 3           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                   ;
+-----------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+-----------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; halt            ; K23   ; 5        ; 65           ; 25           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[0]       ; V2    ; 1        ; 0            ; 12           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[10]      ; AB24  ; 6        ; 65           ; 5            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[11]      ; M21   ; 5        ; 65           ; 21           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[12]      ; J16   ; 4        ; 57           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[13]      ; AF13  ; 8        ; 31           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[14]      ; AE7   ; 8        ; 16           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[15]      ; C22   ; 4        ; 63           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[16]      ; G9    ; 3        ; 7            ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[17]      ; AF22  ; 7        ; 59           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[18]      ; AF17  ; 7        ; 44           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[19]      ; J6    ; 2        ; 0            ; 29           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[1]       ; AC7   ; 8        ; 7            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[20]      ; R7    ; 1        ; 0            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[21]      ; AC6   ; 8        ; 1            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[22]      ; F9    ; 3        ; 9            ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[23]      ; C5    ; 3        ; 1            ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[24]      ; AD19  ; 7        ; 53           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[25]      ; C7    ; 3        ; 9            ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[26]      ; U17   ; 7        ; 57           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[27]      ; AC8   ; 8        ; 9            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[28]      ; AB26  ; 6        ; 65           ; 7            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[29]      ; C25   ; 5        ; 65           ; 32           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[2]       ; V21   ; 6        ; 65           ; 3            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[30]      ; T21   ; 6        ; 65           ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[31]      ; AA16  ; 7        ; 46           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[3]       ; AE23  ; 7        ; 63           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[4]       ; B21   ; 4        ; 59           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[5]       ; Y26   ; 6        ; 65           ; 8            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[6]       ; AA11  ; 8        ; 14           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[7]       ; A20   ; 4        ; 55           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[8]       ; AE12  ; 8        ; 31           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; hexOut[9]       ; AA23  ; 6        ; 65           ; 5            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[0]         ; D14   ; 4        ; 33           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[10]        ; F14   ; 4        ; 35           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[11]        ; C11   ; 3        ; 29           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[12]        ; C15   ; 4        ; 37           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[13]        ; B12   ; 3        ; 29           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[14]        ; A14   ; 4        ; 33           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[15]        ; B11   ; 3        ; 29           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[16]        ; J13   ; 3        ; 24           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[17]        ; H1    ; 2        ; 0            ; 27           ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[18]        ; G26   ; 5        ; 65           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[19]        ; C12   ; 3        ; 29           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[1]         ; C16   ; 4        ; 37           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[20]        ; G13   ; 4        ; 35           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[21]        ; F13   ; 4        ; 35           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[22]        ; D11   ; 3        ; 22           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[23]        ; E10   ; 3        ; 18           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[24]        ; G11   ; 3        ; 22           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[25]        ; B14   ; 4        ; 33           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[26]        ; J14   ; 3        ; 24           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[27]        ; K7    ; 2        ; 0            ; 29           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[28]        ; A10   ; 3        ; 22           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[29]        ; B10   ; 3        ; 22           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[2]         ; H2    ; 2        ; 0            ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[30]        ; F12   ; 3        ; 27           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[31]        ; H4    ; 2        ; 0            ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[3]         ; E12   ; 3        ; 24           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[4]         ; D12   ; 3        ; 24           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[5]         ; J3    ; 2        ; 0            ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[6]         ; G14   ; 4        ; 35           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[7]         ; C10   ; 3        ; 20           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[8]         ; B9    ; 3        ; 20           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; memQ[9]         ; D10   ; 3        ; 20           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; viewMemAddr[0]  ; B17   ; 4        ; 42           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; viewMemAddr[10] ; F11   ; 3        ; 18           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; viewMemAddr[11] ; H12   ; 3        ; 18           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; viewMemAddr[12] ; H11   ; 3        ; 18           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; viewMemAddr[13] ; G10   ; 3        ; 14           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; viewMemAddr[14] ; B8    ; 3        ; 16           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; viewMemAddr[15] ; D17   ; 4        ; 46           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; viewMemAddr[1]  ; A17   ; 4        ; 42           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; viewMemAddr[2]  ; D6    ; 3        ; 11           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; viewMemAddr[3]  ; A8    ; 3        ; 16           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; viewMemAddr[4]  ; C8    ; 3        ; 14           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; viewMemAddr[5]  ; C9    ; 3        ; 16           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; viewMemAddr[6]  ; A7    ; 3        ; 11           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; viewMemAddr[7]  ; F10   ; 3        ; 14           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; viewMemAddr[8]  ; D9    ; 3        ; 16           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; viewMemAddr[9]  ; D8    ; 3        ; 14           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; viewMemWen      ; J11   ; 3        ; 27           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
+-----------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 8 / 64 ( 13 % )  ; 3.3V          ; --           ;
; 2        ; 13 / 59 ( 22 % ) ; 3.3V          ; --           ;
; 3        ; 41 / 56 ( 73 % ) ; 3.3V          ; --           ;
; 4        ; 44 / 58 ( 76 % ) ; 3.3V          ; --           ;
; 5        ; 20 / 65 ( 31 % ) ; 3.3V          ; --           ;
; 6        ; 13 / 59 ( 22 % ) ; 3.3V          ; --           ;
; 7        ; 14 / 58 ( 24 % ) ; 3.3V          ; --           ;
; 8        ; 18 / 56 ( 32 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A4       ; 484        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 482        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 479        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 465        ; 3        ; viewMemAddr[6]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 457        ; 3        ; viewMemAddr[3]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 451        ; 3        ; memData[2]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 447        ; 3        ; memQ[28]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A13      ; 430        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A14      ; 427        ; 4        ; memQ[14]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A16      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A17      ; 412        ; 4        ; viewMemAddr[1]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A18      ; 406        ; 4        ; dumpAddr[9]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A19      ; 394        ; 4        ; dumpAddr[10]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A20      ; 390        ; 4        ; hexOut[7]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A21      ; 382        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A22      ; 379        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A23      ; 378        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A24      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A25      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 107        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA2      ; 106        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA3      ; 117        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA4      ; 116        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA5      ; 120        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA6      ; 130        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA7      ; 129        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA8      ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA9      ; 152        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA10     ; 153        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA11     ; 155        ; 8        ; hexOut[6]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA12     ; 179        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA13     ; 192        ; 7        ; memData[9]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA14     ; 194        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA15     ; 197        ; 7        ; memData[20]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA16     ; 209        ; 7        ; hexOut[31]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA17     ; 219        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 220        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ;            ;          ; VCCA_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA20     ; 230        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA21     ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA23     ; 256        ; 6        ; hexOut[9]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AA24     ; 255        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA25     ; 266        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA26     ; 267        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB1      ; 115        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB2      ; 114        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB3      ; 126        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB4      ; 127        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB5      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB6      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB8      ; 147        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB10     ; 154        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB11     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB12     ; 171        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB13     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB14     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB15     ; 198        ; 7        ; memData[18]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB16     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB17     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB18     ; 215        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB20     ; 225        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ; 242        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB22     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB23     ; 258        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB24     ; 257        ; 6        ; hexOut[10]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AB25     ; 263        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB26     ; 262        ; 6        ; hexOut[28]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AC1      ; 119        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC2      ; 118        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC3      ; 128        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC4      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC5      ; 133        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC6      ; 134        ; 8        ; hexOut[21]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC7      ; 143        ; 8        ; hexOut[1]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC8      ; 148        ; 8        ; hexOut[27]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC9      ; 163        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC10     ; 164        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC11     ; 168        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC12     ; 172        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC13     ; 185        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC14     ; 191        ; 7        ; memData[10]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC15     ; 199        ; 7        ; memData[15]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC16     ; 202        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC17     ; 207        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC18     ; 216        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC19     ; 222        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC20     ; 226        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC21     ; 237        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC22     ; 241        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC23     ; 245        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC24     ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AC25     ; 260        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC26     ; 261        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD1      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD2      ; 122        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD3      ; 123        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD4      ; 135        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD5      ; 136        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD6      ; 139        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD7      ; 140        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD8      ; 149        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD9      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD10     ; 167        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD11     ; 173        ; 8        ; memData[22]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD12     ; 181        ; 8        ; memData[8]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD13     ; 186        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AD14     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD15     ; 190        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD16     ; 201        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD17     ; 208        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD18     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD19     ; 221        ; 7        ; hexOut[24]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD20     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD21     ; 238        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD22     ; 240        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD23     ; 239        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD24     ; 249        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD25     ; 248        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD26     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AE1      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AE2      ; 124        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE3      ; 125        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE4      ; 131        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE5      ; 137        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE6      ; 150        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE7      ; 157        ; 8        ; hexOut[14]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE8      ; 159        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE9      ; 165        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE10     ; 169        ; 8        ; memData[30]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE11     ; 174        ; 8        ; memData[6]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE12     ; 182        ; 8        ; hexOut[8]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE13     ; 183        ; 8        ; memData[24]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE14     ; 188        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AE15     ; 189        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE16     ; 200        ; 7        ; memData[14]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE17     ; 206        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE18     ; 212        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE19     ; 214        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE20     ; 224        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE21     ; 228        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE22     ; 236        ; 7        ; dipIn[8]                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE23     ; 244        ; 7        ; hexOut[3]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE24     ; 247        ; 6        ; ~LVDS150p/nCEO~                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AE25     ; 246        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE26     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF3      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF4      ; 132        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF5      ; 138        ; 8        ; dipIn[4]                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AF6      ; 151        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF7      ; 158        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF8      ; 160        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF9      ; 166        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF10     ; 170        ; 8        ; memData[3]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AF11     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF12     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF13     ; 184        ; 8        ; hexOut[13]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AF14     ; 187        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AF15     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF16     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF17     ; 205        ; 7        ; hexOut[18]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AF18     ; 211        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF19     ; 213        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF20     ; 223        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF21     ; 227        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF22     ; 235        ; 7        ; hexOut[17]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AF23     ; 243        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF24     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF25     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ; 2          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B3       ; 3          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B4       ; 483        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 481        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 480        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 466        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 458        ; 3        ; viewMemAddr[14]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 452        ; 3        ; memQ[8]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 448        ; 3        ; memQ[29]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 435        ; 3        ; memQ[15]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 433        ; 3        ; memQ[13]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 429        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B14      ; 428        ; 4        ; memQ[25]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ; 420        ; 4        ; dumpAddr[8]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B16      ; 419        ; 4        ; memAddr[8]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B17      ; 411        ; 4        ; viewMemAddr[0]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B18      ; 405        ; 4        ; memAddr[3]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B19      ; 393        ; 4        ; memAddr[10]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B20      ; 389        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B21      ; 381        ; 4        ; hexOut[4]                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B22      ; 380        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B23      ; 377        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B24      ; 363        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B25      ; 362        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C2       ; 6          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 7          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C4       ; 478        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C5       ; 486        ; 3        ; hexOut[23]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C6       ; 485        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C7       ; 468        ; 3        ; hexOut[25]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C8       ; 463        ; 3        ; viewMemAddr[4]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 459        ; 3        ; viewMemAddr[5]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ; 450        ; 3        ; memQ[7]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ; 436        ; 3        ; memQ[11]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ; 434        ; 3        ; memQ[19]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 431        ; 3        ; memNReset                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 421        ; 4        ; memQ[12]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C16      ; 418        ; 4        ; memQ[1]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C17      ; 404        ; 4        ; memAddr[0]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 391        ; 4        ; dumpAddr[12]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C20      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C21      ; 375        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C22      ; 374        ; 4        ; hexOut[15]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C23      ; 373        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C24      ; 360        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C25      ; 361        ; 5        ; hexOut[29]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; C26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D1       ; 13         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 12         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 1          ; 2        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 477        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 467        ; 3        ; viewMemAddr[2]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ; 469        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D8       ; 464        ; 3        ; viewMemAddr[9]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 460        ; 3        ; viewMemAddr[8]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ; 449        ; 3        ; memQ[9]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ; 445        ; 3        ; memQ[22]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 443        ; 3        ; memQ[4]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ; 432        ; 3        ; dipIn[0]                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ; 426        ; 4        ; memQ[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 417        ; 4        ; dumpAddr[6]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D16      ; 415        ; 4        ; memCtl                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D17      ; 403        ; 4        ; viewMemAddr[15]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D18      ; 396        ; 4        ; dumpAddr[15]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D19      ; 392        ; 4        ; dumpAddr[13]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D20      ; 387        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D21      ; 376        ; 4        ; dipIn[15]                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D22      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D23      ; 369        ; 5        ; memAddr[13]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D24      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D25      ; 358        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D26      ; 359        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 20         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 19         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E3       ; 0          ; 2        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; E4       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 4          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E6       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E8       ; 474        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E10      ; 453        ; 3        ; memQ[23]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ; 444        ; 3        ; memQ[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 416        ; 4        ; memData[1]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E18      ; 395        ; 4        ; memAddr[11]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E20      ; 388        ; 4        ; dipIn[10]                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E21      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E22      ; 370        ; 5        ; memAddr[15]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E23      ; 365        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E24      ; 364        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E25      ; 355        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E26      ; 356        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 29         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 28         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 10         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F4       ; 11         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F6       ; 5          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F7       ; 14         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F8       ;            ;          ; GNDA_PLL3                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ; 470        ; 3        ; hexOut[22]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ; 462        ; 3        ; viewMemAddr[7]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F11      ; 454        ; 3        ; viewMemAddr[10]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F12      ; 440        ; 3        ; memQ[30]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F13      ; 423        ; 4        ; memQ[21]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F14      ; 425        ; 4        ; memQ[10]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F15      ; 409        ; 4        ; dumpAddr[0]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F16      ; 408        ; 4        ; dumpAddr[5]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F17      ; 401        ; 4        ; dumpAddr[14]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F18      ; 398        ; 4        ; memAddr[14]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F19      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F20      ; 372        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 371        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F23      ; 353        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F24      ; 354        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F25      ; 350        ; 5        ; dumpAddr[7]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F26      ; 349        ; 5        ; memAddr[7]                               ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 30         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 31         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ; 24         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G4       ; 23         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G5       ; 8          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ; 9          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G7       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCA_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 471        ; 3        ; hexOut[16]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ; 461        ; 3        ; viewMemAddr[13]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G11      ; 446        ; 3        ; memQ[24]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G12      ; 439        ; 3        ; memData[29]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G13      ; 422        ; 4        ; memQ[20]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G14      ; 424        ; 4        ; memQ[6]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G15      ; 410        ; 4        ; memAddr[9]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G16      ; 407        ; 4        ; memAddr[2]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G17      ; 402        ; 4        ; dumpAddr[4]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G18      ; 397        ; 4        ; memAddr[4]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G19      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 368        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 367        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G23      ; 346        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G24      ; 345        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G25      ; 343        ; 5        ; dumpAddr[2]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G26      ; 342        ; 5        ; memQ[18]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 37         ; 2        ; memQ[17]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H2       ; 36         ; 2        ; memQ[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 32         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H4       ; 33         ; 2        ; memQ[31]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ; 18         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H7       ;            ;          ; VCCD_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ; 473        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H10      ; 472        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H11      ; 456        ; 3        ; viewMemAddr[12]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H12      ; 455        ; 3        ; viewMemAddr[11]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ; 414        ; 4        ; memAddr[1]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H16      ; 413        ; 4        ; memAddr[5]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H17      ; 400        ; 4        ; memAddr[12]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H18      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H19      ; 335        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H21      ; 366        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H23      ; 341        ; 5        ; memAddr[6]                               ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H24      ; 340        ; 5        ; dipIn[3]                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H25      ; 337        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H26      ; 336        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J1       ; 39         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 38         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ; 34         ; 2        ; memQ[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J4       ; 35         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J5       ; 15         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J6       ; 25         ; 2        ; hexOut[19]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J7       ; 17         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J8       ; 16         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J9       ; 475        ; 3        ; dipIn[7]                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J10      ; 438        ; 3        ; memWen                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J11      ; 437        ; 3        ; viewMemWen                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J12      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J13      ; 442        ; 3        ; memQ[16]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J14      ; 441        ; 3        ; memQ[26]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J15      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J16      ; 385        ; 4        ; hexOut[12]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J17      ; 399        ; 4        ; dumpAddr[11]                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J18      ; 383        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J19      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J20      ; 351        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J21      ; 352        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ; 357        ; 5        ; dipIn[5]                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J23      ; 339        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J24      ; 338        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J25      ; 327        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J26      ; 326        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 42         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 43         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ; 41         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K4       ; 40         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K5       ; 22         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ; 21         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ; 27         ; 2        ; memQ[27]                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K8       ; 26         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K9       ; 476        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ; 386        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K17      ; 384        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K18      ; 334        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K19      ; 333        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 332        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K22      ; 344        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K23      ; 331        ; 5        ; halt                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K24      ; 330        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K25      ; 321        ; 5        ; memData[0]                               ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K26      ; 320        ; 5        ; memData[23]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L2       ; 50         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 51         ; 2        ; memData[28]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L4       ; 44         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 48         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L7       ; 47         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L8       ; 59         ; 2        ; altera_reserved_tms                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; L9       ; 49         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L10      ; 52         ; 2        ; memData[31]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ; 322        ; 5        ; memData[25]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L20      ; 328        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L21      ; 329        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L23      ; 325        ; 5        ; memData[26]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L24      ; 324        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L25      ; 323        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ; 56         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M3       ; 55         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M4       ; 53         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M5       ; 54         ; 2        ; memData[27]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ; 58         ; 2        ; altera_reserved_tck                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; M7       ; 60         ; 2        ; altera_reserved_tdo                      ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; M8       ; 57         ; 2        ; altera_reserved_tdi                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; M9       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M19      ; 317        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M20      ; 316        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M21      ; 314        ; 5        ; hexOut[11]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M22      ; 319        ; 5        ; memData[11]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M23      ; 318        ; 5        ; dipIn[14]                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M24      ; 313        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M25      ; 312        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N1       ; 65         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N2       ; 64         ; 2        ; nReset                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N3       ; 62         ; 2        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ; 63         ; 2        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N6       ; 61         ; 2        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 66         ; 2        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ; 45         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N18      ; 348        ; 5        ; dumpAddr[1]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ; 315        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N23      ; 311        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N24      ; 310        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N25      ; 309        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N26      ; 308        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P1       ; 68         ; 1        ; ramClk                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P2       ; 67         ; 1        ; cpuClk                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P3       ; 69         ; 1        ; dipIn[1]                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P4       ; 70         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P5       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P6       ; 78         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P7       ; 77         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ; 46         ; 2        ; dipIn[11]                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ; 293        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 347        ; 5        ; dumpAddr[3]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 301        ; 6        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 300        ; 6        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P23      ; 305        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P24      ; 304        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P25      ; 307        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P26      ; 306        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ; 71         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R3       ; 72         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R4       ; 73         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R5       ; 74         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ; 81         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 82         ; 1        ; hexOut[20]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R8       ; 110        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R9       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ; 294        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R18      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R19      ; 282        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R20      ; 297        ; 6        ; memData[17]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R21      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R22      ; 298        ; 6        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R23      ; 299        ; 6        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R24      ; 302        ; 6        ; memData[13]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R25      ; 303        ; 6        ; memData[16]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T1       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 79         ; 1        ; memData[7]                               ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T3       ; 80         ; 1        ; dipIn[2]                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T4       ; 83         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T6       ; 93         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ; 92         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T8       ; 111        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T9       ; 76         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T10      ; 75         ; 1        ; memData[21]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T17      ; 289        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T18      ; 290        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T19      ; 281        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T20      ; 287        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T21      ; 288        ; 6        ; hexOut[30]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T22      ; 296        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T23      ; 295        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T24      ; 292        ; 6        ; memData[19]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T25      ; 291        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T26      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U1       ; 85         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 84         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ; 88         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U4       ; 89         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U5       ; 100        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U6       ; 98         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U7       ; 99         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U9       ; 86         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U10      ; 87         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U12      ; 178        ; 8        ; dipIn[9]                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; U13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 231        ; 7        ; hexOut[26]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; U18      ; 232        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ; 280        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U21      ; 279        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 270        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U23      ; 284        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U24      ; 283        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U25      ; 285        ; 6        ; dipIn[13]                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U26      ; 286        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 90         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 91         ; 1        ; hexOut[0]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V3       ; 95         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V4       ; 94         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ; 104        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V6       ; 105        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V7       ; 112        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V8       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V9       ; 142        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V10      ; 141        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V11      ; 177        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V12      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V13      ; 176        ; 8        ; memData[5]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V14      ; 175        ; 8        ; memData[4]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V15      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V17      ; 218        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V18      ; 233        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V19      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V20      ; 251        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V21      ; 252        ; 6        ; hexOut[2]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V22      ; 259        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V23      ; 275        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V24      ; 276        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V25      ; 277        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V26      ; 278        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 97         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 96         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 102        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 101        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W6       ; 113        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W7       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W8       ; 144        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W9       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W10      ; 145        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W11      ; 161        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W12      ; 162        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W15      ; 203        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 204        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ; 217        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W18      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W19      ; 234        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W20      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W21      ; 253        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W23      ; 272        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W24      ; 271        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W25      ; 273        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W26      ; 274        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 103        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y3       ; 108        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y4       ; 109        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y5       ; 121        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y6       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y7       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y8       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 146        ; 8        ; dipIn[6]                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y11      ; 156        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y12      ; 180        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y13      ; 193        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y14      ; 195        ; 7        ; memData[12]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y15      ; 196        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y16      ; 210        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y18      ; 229        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y19      ;            ;          ; GNDA_PLL4                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; VCCD_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ; 250        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 254        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y23      ; 265        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y24      ; 264        ; 6        ; dipIn[12]                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y25      ; 269        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y26      ; 268        ; 6        ; hexOut[5]                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                          ; Library Name ;
+------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |cpu                                                                   ; 11284 (71)  ; 5716 (0)                  ; 0 (0)         ; 262144      ; 64   ; 0          ; 0            ; 0       ; 0         ; 168  ; 0            ; 5568 (70)    ; 2455 (0)          ; 3261 (2)         ; |cpu                                                                                                                                                                         ;              ;
;    |VarLatRAM:theRAM|                                                  ; 179 (78)    ; 76 (8)                    ; 0 (0)         ; 262144      ; 64   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 103 (70)     ; 6 (0)             ; 70 (8)           ; |cpu|VarLatRAM:theRAM                                                                                                                                                        ;              ;
;       |ram:SYNRAM|                                                     ; 101 (0)     ; 68 (0)                    ; 0 (0)         ; 262144      ; 64   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 6 (0)             ; 62 (0)           ; |cpu|VarLatRAM:theRAM|ram:SYNRAM                                                                                                                                             ;              ;
;          |altsyncram:altsyncram_component|                             ; 101 (0)     ; 68 (0)                    ; 0 (0)         ; 262144      ; 64   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 6 (0)             ; 62 (0)           ; |cpu|VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component                                                                                                             ;              ;
;             |altsyncram_f9f1:auto_generated|                           ; 101 (0)     ; 68 (0)                    ; 0 (0)         ; 262144      ; 64   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 6 (0)             ; 62 (0)           ; |cpu|VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated                                                                              ;              ;
;                |altsyncram_loa2:altsyncram1|                           ; 7 (2)       ; 2 (2)                     ; 0 (0)         ; 262144      ; 64   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 1 (1)             ; 1 (1)            ; |cpu|VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1                                                  ;              ;
;                   |decode_1oa:decode4|                                 ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |cpu|VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|decode_1oa:decode4                               ;              ;
;                   |decode_1oa:decode5|                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|decode_1oa:decode5                               ;              ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 94 (72)     ; 66 (57)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (15)      ; 5 (5)             ; 61 (52)          ; |cpu|VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ;              ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 22 (22)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 9 (9)            ; |cpu|VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;              ;
;    |myCpu:theCPU|                                                      ; 10932 (639) ; 5576 (0)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5356 (634)   ; 2439 (0)          ; 3137 (472)       ; |cpu|myCpu:theCPU                                                                                                                                                            ;              ;
;       |AluCont:AluController|                                          ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 4 (4)            ; |cpu|myCpu:theCPU|AluCont:AluController                                                                                                                                      ;              ;
;       |CLU:CUnit|                                                      ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 2 (2)            ; |cpu|myCpu:theCPU|CLU:CUnit                                                                                                                                                  ;              ;
;       |DataRtn:DtReturn|                                               ; 335 (335)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 303 (303)    ; 0 (0)             ; 32 (32)          ; |cpu|myCpu:theCPU|DataRtn:DtReturn                                                                                                                                           ;              ;
;       |Decode:DecBlk|                                                  ; 28 (28)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|Decode:DecBlk                                                                                                                                              ;              ;
;       |EXMEM_REG:EXMEM|                                                ; 73 (73)     ; 73 (73)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 27 (27)           ; 46 (46)          ; |cpu|myCpu:theCPU|EXMEM_REG:EXMEM                                                                                                                                            ;              ;
;       |FwdUnit:FwdIt|                                                  ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 4 (4)            ; |cpu|myCpu:theCPU|FwdUnit:FwdIt                                                                                                                                              ;              ;
;       |IDEX_REG:IDEX|                                                  ; 173 (173)   ; 148 (148)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 1 (1)             ; 147 (147)        ; |cpu|myCpu:theCPU|IDEX_REG:IDEX                                                                                                                                              ;              ;
;       |IFID_REG:IFID|                                                  ; 138 (138)   ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (74)      ; 1 (1)             ; 63 (63)          ; |cpu|myCpu:theCPU|IFID_REG:IFID                                                                                                                                              ;              ;
;       |J_JAL:JJALCONT|                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|J_JAL:JJALCONT                                                                                                                                             ;              ;
;       |MEMWB_REG:MEMWB|                                                ; 39 (39)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 37 (37)          ; |cpu|myCpu:theCPU|MEMWB_REG:MEMWB                                                                                                                                            ;              ;
;       |MemCont:MCont|                                                  ; 72 (72)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 58 (58)          ; |cpu|myCpu:theCPU|MemCont:MCont                                                                                                                                              ;              ;
;       |PcBlock:PCBlk|                                                  ; 101 (41)    ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (9)       ; 0 (0)             ; 32 (32)          ; |cpu|myCpu:theCPU|PcBlock:PCBlk                                                                                                                                              ;              ;
;          |Add32:Pcn4_plus_add2pc|                                      ; 60 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (0)       ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc                                                                                                                       ;              ;
;             |bitadder:\genFullAdder:10:FA|                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:10:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:11:FA|                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:11:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:12:FA|                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:12:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:13:FA|                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:13:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:14:FA|                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:14:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:15:FA|                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:15:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:16:FA|                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:16:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:17:FA|                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:17:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:18:FA|                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:18:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:19:FA|                             ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:19:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:20:FA|                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:20:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:21:FA|                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:21:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:22:FA|                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:22:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:23:FA|                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:23:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:24:FA|                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:24:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:25:FA|                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:25:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:26:FA|                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:26:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:27:FA|                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:27:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:28:FA|                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:28:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:29:FA|                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:29:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:2:FA|                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:2:FA                                                                                           ;              ;
;             |bitadder:\genFullAdder:31:FA|                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:31:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:3:FA|                              ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:3:FA                                                                                           ;              ;
;             |bitadder:\genFullAdder:4:FA|                              ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:4:FA                                                                                           ;              ;
;             |bitadder:\genFullAdder:5:FA|                              ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:5:FA                                                                                           ;              ;
;             |bitadder:\genFullAdder:6:FA|                              ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:6:FA                                                                                           ;              ;
;             |bitadder:\genFullAdder:7:FA|                              ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:7:FA                                                                                           ;              ;
;             |bitadder:\genFullAdder:8:FA|                              ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:8:FA                                                                                           ;              ;
;             |bitadder:\genFullAdder:9:FA|                              ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:9:FA                                                                                           ;              ;
;       |ShiftXtd:Xtd|                                                   ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|ShiftXtd:Xtd                                                                                                                                               ;              ;
;       |alu:ALUnit|                                                     ; 387 (294)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 382 (291)    ; 0 (0)             ; 5 (3)            ; |cpu|myCpu:theCPU|alu:ALUnit                                                                                                                                                 ;              ;
;          |bitadder:\genFullAdder:11:FA|                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:11:FA                                                                                                                    ;              ;
;          |bitadder:\genFullAdder:14:FA|                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:14:FA                                                                                                                    ;              ;
;          |bitadder:\genFullAdder:16:FA|                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:16:FA                                                                                                                    ;              ;
;          |bitadder:\genFullAdder:17:FA|                                ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:17:FA                                                                                                                    ;              ;
;          |bitadder:\genFullAdder:1:FA|                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:1:FA                                                                                                                     ;              ;
;          |bitadder:\genFullAdder:20:FA|                                ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:20:FA                                                                                                                    ;              ;
;          |bitadder:\genFullAdder:21:FA|                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:21:FA                                                                                                                    ;              ;
;          |bitadder:\genFullAdder:23:FA|                                ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:23:FA                                                                                                                    ;              ;
;          |bitadder:\genFullAdder:24:FA|                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:24:FA                                                                                                                    ;              ;
;          |bitadder:\genFullAdder:26:FA|                                ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:26:FA                                                                                                                    ;              ;
;          |bitadder:\genFullAdder:27:FA|                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:27:FA                                                                                                                    ;              ;
;          |bitadder:\genFullAdder:29:FA|                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:29:FA                                                                                                                    ;              ;
;          |bitadder:\genFullAdder:30:FA|                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:30:FA                                                                                                                    ;              ;
;          |bitadder:\genFullAdder:3:FA|                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:3:FA                                                                                                                     ;              ;
;          |bitadder:\genFullAdder:4:FA|                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:4:FA                                                                                                                     ;              ;
;          |bitadder:\genFullAdder:5:FA|                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:5:FA                                                                                                                     ;              ;
;          |bitadder:\genFullAdder:6:FA|                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:6:FA                                                                                                                     ;              ;
;          |bitadder:\genFullAdder:8:FA|                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:8:FA                                                                                                                     ;              ;
;          |bitadder:\genFullAdder:9:FA|                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:9:FA                                                                                                                     ;              ;
;          |bitadder:\genFullSub:11:FS|                                  ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:11:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:12:FS|                                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:12:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:13:FS|                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:13:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:15:FS|                                  ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:15:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:16:FS|                                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:16:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:17:FS|                                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:17:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:18:FS|                                  ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:18:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:19:FS|                                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:19:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:1:FS|                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:1:FS                                                                                                                       ;              ;
;          |bitadder:\genFullSub:20:FS|                                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:20:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:21:FS|                                  ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:21:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:22:FS|                                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:22:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:23:FS|                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:23:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:24:FS|                                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:24:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:25:FS|                                  ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:25:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:26:FS|                                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:26:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:27:FS|                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:27:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:29:FS|                                  ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:29:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:30:FS|                                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:30:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:31:FS|                                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:31:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:3:FS|                                   ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:3:FS                                                                                                                       ;              ;
;          |bitadder:\genFullSub:4:FS|                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:4:FS                                                                                                                       ;              ;
;          |bitadder:\genFullSub:5:FS|                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:5:FS                                                                                                                       ;              ;
;          |bitadder:\genFullSub:6:FS|                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:6:FS                                                                                                                       ;              ;
;          |bitadder:\genFullSub:7:FS|                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:7:FS                                                                                                                       ;              ;
;          |bitadder:\genFullSub:8:FS|                                   ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:8:FS                                                                                                                       ;              ;
;          |bitadder:\genFullSub:9:FS|                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:9:FS                                                                                                                       ;              ;
;       |dcache:dcacheBLK|                                               ; 6625 (0)    ; 3283 (0)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3335 (0)     ; 1795 (0)          ; 1495 (0)         ; |cpu|myCpu:theCPU|dcache:dcacheBLK                                                                                                                                           ;              ;
;          |dCacheCLU:dRamCLU|                                           ; 1340 (1340) ; 355 (355)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 923 (923)    ; 153 (153)         ; 264 (264)        ; |cpu|myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU                                                                                                                         ;              ;
;          |data16x126:dRam|                                             ; 5391 (5391) ; 2928 (2928)               ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2412 (2412)  ; 1642 (1642)       ; 1337 (1337)      ; |cpu|myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam                                                                                                                           ;              ;
;       |icache:icacheBlk|                                               ; 1105 (1105) ; 944 (944)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 161 (161)    ; 431 (431)         ; 513 (513)        ; |cpu|myCpu:theCPU|icache:icacheBlk                                                                                                                                           ;              ;
;       |icache_ctrl:IcacheCLU|                                          ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |cpu|myCpu:theCPU|icache_ctrl:IcacheCLU                                                                                                                                      ;              ;
;       |registerFile:RegFL|                                             ; 1287 (1287) ; 992 (992)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 292 (292)    ; 182 (182)         ; 813 (813)        ; |cpu|myCpu:theCPU|registerFile:RegFL                                                                                                                                         ;              ;
;    |sld_hub:auto_hub|                                                  ; 103 (62)    ; 64 (36)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (26)      ; 10 (10)           ; 54 (29)          ; |cpu|sld_hub:auto_hub                                                                                                                                                        ;              ;
;       |sld_rom_sr:hub_info_reg|                                        ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |cpu|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                      ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |cpu|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                              ;              ;
+------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                      ;
+-----------------+----------+---------------+---------------+-----------------------+-----+
; Name            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+-----------------+----------+---------------+---------------+-----------------------+-----+
; halt            ; Output   ; --            ; --            ; --                    ; --  ;
; dipIn[0]        ; Input    ; (0) 287 ps    ; (0) 287 ps    ; --                    ; --  ;
; dipIn[1]        ; Input    ; (0) 299 ps    ; (0) 299 ps    ; --                    ; --  ;
; dipIn[2]        ; Input    ; (0) 299 ps    ; (0) 299 ps    ; --                    ; --  ;
; dipIn[3]        ; Input    ; (0) 299 ps    ; (0) 299 ps    ; --                    ; --  ;
; dipIn[4]        ; Input    ; (0) 287 ps    ; (0) 287 ps    ; --                    ; --  ;
; dipIn[5]        ; Input    ; (0) 299 ps    ; (0) 299 ps    ; --                    ; --  ;
; dipIn[6]        ; Input    ; (0) 287 ps    ; (0) 287 ps    ; --                    ; --  ;
; dipIn[7]        ; Input    ; (0) 287 ps    ; (0) 287 ps    ; --                    ; --  ;
; dipIn[8]        ; Input    ; (0) 287 ps    ; (0) 287 ps    ; --                    ; --  ;
; dipIn[9]        ; Input    ; (0) 287 ps    ; (0) 287 ps    ; --                    ; --  ;
; dipIn[10]       ; Input    ; (0) 287 ps    ; (0) 287 ps    ; --                    ; --  ;
; dipIn[11]       ; Input    ; (0) 299 ps    ; (0) 299 ps    ; --                    ; --  ;
; dipIn[12]       ; Input    ; (0) 299 ps    ; (0) 299 ps    ; --                    ; --  ;
; dipIn[13]       ; Input    ; (0) 299 ps    ; (0) 299 ps    ; --                    ; --  ;
; dipIn[14]       ; Input    ; (0) 299 ps    ; (0) 299 ps    ; --                    ; --  ;
; dipIn[15]       ; Input    ; (0) 287 ps    ; (0) 287 ps    ; --                    ; --  ;
; hexOut[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[2]       ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[3]       ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[4]       ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[5]       ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[6]       ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[7]       ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[8]       ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[9]       ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[10]      ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[11]      ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[12]      ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[13]      ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[14]      ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[15]      ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[16]      ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[17]      ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[18]      ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[19]      ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[20]      ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[21]      ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[22]      ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[23]      ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[24]      ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[25]      ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[26]      ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[27]      ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[28]      ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[29]      ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[30]      ; Output   ; --            ; --            ; --                    ; --  ;
; hexOut[31]      ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[0]         ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[1]         ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[2]         ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[3]         ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[4]         ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[5]         ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[6]         ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[7]         ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[8]         ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[9]         ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[10]        ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[11]        ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[12]        ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[13]        ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[14]        ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[15]        ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[16]        ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[17]        ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[18]        ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[19]        ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[20]        ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[21]        ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[22]        ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[23]        ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[24]        ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[25]        ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[26]        ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[27]        ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[28]        ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[29]        ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[30]        ; Output   ; --            ; --            ; --                    ; --  ;
; memQ[31]        ; Output   ; --            ; --            ; --                    ; --  ;
; viewMemAddr[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; viewMemAddr[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; viewMemAddr[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; viewMemAddr[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; viewMemAddr[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; viewMemAddr[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; viewMemAddr[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; viewMemAddr[7]  ; Output   ; --            ; --            ; --                    ; --  ;
; viewMemAddr[8]  ; Output   ; --            ; --            ; --                    ; --  ;
; viewMemAddr[9]  ; Output   ; --            ; --            ; --                    ; --  ;
; viewMemAddr[10] ; Output   ; --            ; --            ; --                    ; --  ;
; viewMemAddr[11] ; Output   ; --            ; --            ; --                    ; --  ;
; viewMemAddr[12] ; Output   ; --            ; --            ; --                    ; --  ;
; viewMemAddr[13] ; Output   ; --            ; --            ; --                    ; --  ;
; viewMemAddr[14] ; Output   ; --            ; --            ; --                    ; --  ;
; viewMemAddr[15] ; Output   ; --            ; --            ; --                    ; --  ;
; viewMemWen      ; Output   ; --            ; --            ; --                    ; --  ;
; memCtl          ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memWen          ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memAddr[0]      ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; dumpAddr[0]     ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memAddr[1]      ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; dumpAddr[1]     ; Input    ; (6) 4075 ps   ; (6) 4075 ps   ; --                    ; --  ;
; memAddr[2]      ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; dumpAddr[2]     ; Input    ; (6) 4075 ps   ; (6) 4075 ps   ; --                    ; --  ;
; memAddr[3]      ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; dumpAddr[3]     ; Input    ; (6) 4075 ps   ; (6) 4075 ps   ; --                    ; --  ;
; memAddr[4]      ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; dumpAddr[4]     ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memAddr[5]      ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; dumpAddr[5]     ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memAddr[6]      ; Input    ; (6) 4075 ps   ; (6) 4075 ps   ; --                    ; --  ;
; dumpAddr[6]     ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memAddr[7]      ; Input    ; (6) 4075 ps   ; (6) 4075 ps   ; --                    ; --  ;
; dumpAddr[7]     ; Input    ; (6) 4075 ps   ; (6) 4075 ps   ; --                    ; --  ;
; memAddr[8]      ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; dumpAddr[8]     ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memAddr[9]      ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; dumpAddr[9]     ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memAddr[10]     ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; dumpAddr[10]    ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memAddr[11]     ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; dumpAddr[11]    ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memAddr[12]     ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; dumpAddr[12]    ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memAddr[13]     ; Input    ; (6) 4075 ps   ; (6) 4075 ps   ; --                    ; --  ;
; dumpAddr[13]    ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memAddr[14]     ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; dumpAddr[14]    ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memAddr[15]     ; Input    ; (6) 4075 ps   ; (6) 4075 ps   ; --                    ; --  ;
; dumpAddr[15]    ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; cpuClk          ; Input    ; (0) 299 ps    ; (0) 299 ps    ; --                    ; --  ;
; nReset          ; Input    ; (0) 299 ps    ; (0) 299 ps    ; --                    ; --  ;
; ramClk          ; Input    ; (0) 299 ps    ; (0) 299 ps    ; --                    ; --  ;
; memData[0]      ; Input    ; (6) 4075 ps   ; (6) 4075 ps   ; --                    ; --  ;
; memNReset       ; Input    ; (0) 287 ps    ; (0) 287 ps    ; --                    ; --  ;
; memData[1]      ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memData[2]      ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memData[3]      ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memData[4]      ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memData[5]      ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memData[6]      ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memData[7]      ; Input    ; (6) 4075 ps   ; (6) 4075 ps   ; --                    ; --  ;
; memData[8]      ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memData[9]      ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memData[10]     ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memData[11]     ; Input    ; (6) 4075 ps   ; (6) 4075 ps   ; --                    ; --  ;
; memData[12]     ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memData[13]     ; Input    ; (6) 4075 ps   ; (6) 4075 ps   ; --                    ; --  ;
; memData[14]     ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memData[15]     ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memData[16]     ; Input    ; (6) 4075 ps   ; (6) 4075 ps   ; --                    ; --  ;
; memData[17]     ; Input    ; (6) 4075 ps   ; (6) 4075 ps   ; --                    ; --  ;
; memData[18]     ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memData[19]     ; Input    ; (6) 4075 ps   ; (6) 4075 ps   ; --                    ; --  ;
; memData[20]     ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memData[21]     ; Input    ; (6) 4075 ps   ; (6) 4075 ps   ; --                    ; --  ;
; memData[22]     ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memData[23]     ; Input    ; (6) 4075 ps   ; (6) 4075 ps   ; --                    ; --  ;
; memData[24]     ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memData[25]     ; Input    ; (6) 4075 ps   ; (6) 4075 ps   ; --                    ; --  ;
; memData[26]     ; Input    ; (6) 4075 ps   ; (6) 4075 ps   ; --                    ; --  ;
; memData[27]     ; Input    ; (6) 4075 ps   ; (6) 4075 ps   ; --                    ; --  ;
; memData[28]     ; Input    ; (6) 4075 ps   ; (6) 4075 ps   ; --                    ; --  ;
; memData[29]     ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memData[30]     ; Input    ; (6) 4114 ps   ; (6) 4114 ps   ; --                    ; --  ;
; memData[31]     ; Input    ; (6) 4075 ps   ; (6) 4075 ps   ; --                    ; --  ;
+-----------------+----------+---------------+---------------+-----------------------+-----+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                           ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; dipIn[0]                                                                                                                                                      ;                   ;         ;
; dipIn[1]                                                                                                                                                      ;                   ;         ;
; dipIn[2]                                                                                                                                                      ;                   ;         ;
; dipIn[3]                                                                                                                                                      ;                   ;         ;
; dipIn[4]                                                                                                                                                      ;                   ;         ;
; dipIn[5]                                                                                                                                                      ;                   ;         ;
; dipIn[6]                                                                                                                                                      ;                   ;         ;
; dipIn[7]                                                                                                                                                      ;                   ;         ;
; dipIn[8]                                                                                                                                                      ;                   ;         ;
; dipIn[9]                                                                                                                                                      ;                   ;         ;
; dipIn[10]                                                                                                                                                     ;                   ;         ;
; dipIn[11]                                                                                                                                                     ;                   ;         ;
; dipIn[12]                                                                                                                                                     ;                   ;         ;
; dipIn[13]                                                                                                                                                     ;                   ;         ;
; dipIn[14]                                                                                                                                                     ;                   ;         ;
; dipIn[15]                                                                                                                                                     ;                   ;         ;
; memCtl                                                                                                                                                        ;                   ;         ;
;      - VarLatRAM:theRAM|memstate[0]~0                                                                                                                         ; 1                 ; 6       ;
;      - ramWriteEn~0                                                                                                                                           ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[0]~2                                                                                                                                ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[1]~4                                                                                                                                ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[2]~6                                                                                                                                ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[3]~8                                                                                                                                ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[4]~10                                                                                                                               ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[5]~12                                                                                                                               ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[6]~14                                                                                                                               ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[7]~16                                                                                                                               ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[8]~18                                                                                                                               ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[9]~20                                                                                                                               ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[10]~22                                                                                                                              ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[11]~24                                                                                                                              ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[12]~26                                                                                                                              ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[13]~28                                                                                                                              ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[14]~30                                                                                                                              ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[15]~32                                                                                                                              ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[16]~34                                                                                                                              ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[17]~36                                                                                                                              ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[18]~38                                                                                                                              ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[19]~40                                                                                                                              ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[20]~42                                                                                                                              ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[21]~44                                                                                                                              ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[22]~46                                                                                                                              ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[23]~48                                                                                                                              ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[24]~50                                                                                                                              ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[25]~52                                                                                                                              ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[26]~54                                                                                                                              ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[27]~56                                                                                                                              ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[28]~58                                                                                                                              ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[29]~60                                                                                                                              ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[30]~62                                                                                                                              ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q[31]~64                                                                                                                              ; 1                 ; 6       ;
;      - ramAddr[4]~0                                                                                                                                           ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|decode_1oa:decode4|eq_node[1]~1 ; 1                 ; 6       ;
;      - ramData[0]~0                                                                                                                                           ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|decode_1oa:decode4|eq_node[0]~2 ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|counter~0                                                                                                                             ; 1                 ; 6       ;
;      - myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|Equal4~0                                                                                               ; 1                 ; 6       ;
;      - VarLatRAM:theRAM|q~65                                                                                                                                  ; 1                 ; 6       ;
;      - myCpu:theCPU|icache_ctrl:IcacheCLU|Equal0~0                                                                                                            ; 1                 ; 6       ;
;      - ramData[1]~1                                                                                                                                           ; 1                 ; 6       ;
;      - ramData[2]~2                                                                                                                                           ; 1                 ; 6       ;
;      - ramData[3]~3                                                                                                                                           ; 1                 ; 6       ;
;      - ramData[4]~4                                                                                                                                           ; 1                 ; 6       ;
;      - ramData[5]~5                                                                                                                                           ; 1                 ; 6       ;
;      - ramData[6]~6                                                                                                                                           ; 1                 ; 6       ;
;      - ramData[7]~7                                                                                                                                           ; 1                 ; 6       ;
;      - ramData[8]~8                                                                                                                                           ; 1                 ; 6       ;
;      - ramData[9]~9                                                                                                                                           ; 1                 ; 6       ;
;      - ramData[10]~10                                                                                                                                         ; 1                 ; 6       ;
;      - ramData[11]~11                                                                                                                                         ; 1                 ; 6       ;
;      - ramData[12]~12                                                                                                                                         ; 1                 ; 6       ;
;      - ramData[13]~13                                                                                                                                         ; 1                 ; 6       ;
;      - ramData[14]~14                                                                                                                                         ; 1                 ; 6       ;
;      - ramData[15]~15                                                                                                                                         ; 1                 ; 6       ;
;      - ramData[16]~16                                                                                                                                         ; 1                 ; 6       ;
;      - ramData[17]~17                                                                                                                                         ; 1                 ; 6       ;
;      - ramData[18]~18                                                                                                                                         ; 1                 ; 6       ;
;      - ramData[19]~19                                                                                                                                         ; 1                 ; 6       ;
;      - ramData[20]~20                                                                                                                                         ; 1                 ; 6       ;
;      - ramData[21]~21                                                                                                                                         ; 1                 ; 6       ;
;      - ramData[22]~22                                                                                                                                         ; 1                 ; 6       ;
;      - ramData[23]~23                                                                                                                                         ; 1                 ; 6       ;
;      - ramData[24]~24                                                                                                                                         ; 1                 ; 6       ;
;      - ramData[25]~25                                                                                                                                         ; 1                 ; 6       ;
;      - ramData[26]~26                                                                                                                                         ; 1                 ; 6       ;
;      - ramData[27]~27                                                                                                                                         ; 1                 ; 6       ;
;      - ramData[28]~28                                                                                                                                         ; 1                 ; 6       ;
;      - ramData[29]~29                                                                                                                                         ; 1                 ; 6       ;
;      - ramData[30]~30                                                                                                                                         ; 1                 ; 6       ;
;      - ramData[31]~31                                                                                                                                         ; 1                 ; 6       ;
;      - myCpu:theCPU|MemCont:MCont|Equal0~0                                                                                                                    ; 1                 ; 6       ;
; memWen                                                                                                                                                        ;                   ;         ;
;      - ramWriteEn~0                                                                                                                                           ; 0                 ; 6       ;
; memAddr[0]                                                                                                                                                    ;                   ;         ;
;      - ramAddr[0]~2                                                                                                                                           ; 1                 ; 6       ;
; dumpAddr[0]                                                                                                                                                   ;                   ;         ;
;      - ramAddr[0]~3                                                                                                                                           ; 1                 ; 6       ;
; memAddr[1]                                                                                                                                                    ;                   ;         ;
;      - ramAddr[1]~4                                                                                                                                           ; 1                 ; 6       ;
; dumpAddr[1]                                                                                                                                                   ;                   ;         ;
;      - ramAddr[1]~5                                                                                                                                           ; 1                 ; 6       ;
; memAddr[2]                                                                                                                                                    ;                   ;         ;
;      - ramAddr[2]~7                                                                                                                                           ; 1                 ; 6       ;
; dumpAddr[2]                                                                                                                                                   ;                   ;         ;
;      - ramAddr[2]~7                                                                                                                                           ; 0                 ; 6       ;
; memAddr[3]                                                                                                                                                    ;                   ;         ;
;      - ramAddr[3]~8                                                                                                                                           ; 0                 ; 6       ;
; dumpAddr[3]                                                                                                                                                   ;                   ;         ;
;      - ramAddr[3]~9                                                                                                                                           ; 0                 ; 6       ;
; memAddr[4]                                                                                                                                                    ;                   ;         ;
;      - ramAddr[4]~11                                                                                                                                          ; 0                 ; 6       ;
; dumpAddr[4]                                                                                                                                                   ;                   ;         ;
;      - ramAddr[4]~11                                                                                                                                          ; 1                 ; 6       ;
; memAddr[5]                                                                                                                                                    ;                   ;         ;
;      - ramAddr[5]~12                                                                                                                                          ; 0                 ; 6       ;
; dumpAddr[5]                                                                                                                                                   ;                   ;         ;
;      - ramAddr[5]~13                                                                                                                                          ; 1                 ; 6       ;
; memAddr[6]                                                                                                                                                    ;                   ;         ;
;      - ramAddr[6]~15                                                                                                                                          ; 0                 ; 6       ;
; dumpAddr[6]                                                                                                                                                   ;                   ;         ;
;      - ramAddr[6]~15                                                                                                                                          ; 1                 ; 6       ;
; memAddr[7]                                                                                                                                                    ;                   ;         ;
;      - ramAddr[7]~16                                                                                                                                          ; 1                 ; 6       ;
; dumpAddr[7]                                                                                                                                                   ;                   ;         ;
;      - ramAddr[7]~17                                                                                                                                          ; 0                 ; 6       ;
; memAddr[8]                                                                                                                                                    ;                   ;         ;
;      - ramAddr[8]~19                                                                                                                                          ; 0                 ; 6       ;
; dumpAddr[8]                                                                                                                                                   ;                   ;         ;
;      - ramAddr[8]~19                                                                                                                                          ; 1                 ; 6       ;
; memAddr[9]                                                                                                                                                    ;                   ;         ;
;      - ramAddr[9]~20                                                                                                                                          ; 0                 ; 6       ;
; dumpAddr[9]                                                                                                                                                   ;                   ;         ;
;      - ramAddr[9]~21                                                                                                                                          ; 0                 ; 6       ;
; memAddr[10]                                                                                                                                                   ;                   ;         ;
;      - ramAddr[10]~23                                                                                                                                         ; 0                 ; 6       ;
; dumpAddr[10]                                                                                                                                                  ;                   ;         ;
;      - ramAddr[10]~23                                                                                                                                         ; 1                 ; 6       ;
; memAddr[11]                                                                                                                                                   ;                   ;         ;
;      - ramAddr[11]~24                                                                                                                                         ; 0                 ; 6       ;
; dumpAddr[11]                                                                                                                                                  ;                   ;         ;
;      - ramAddr[11]~25                                                                                                                                         ; 0                 ; 6       ;
; memAddr[12]                                                                                                                                                   ;                   ;         ;
;      - ramAddr[12]~27                                                                                                                                         ; 1                 ; 6       ;
; dumpAddr[12]                                                                                                                                                  ;                   ;         ;
;      - ramAddr[12]~27                                                                                                                                         ; 1                 ; 6       ;
; memAddr[13]                                                                                                                                                   ;                   ;         ;
;      - ramAddr[13]~28                                                                                                                                         ; 0                 ; 6       ;
; dumpAddr[13]                                                                                                                                                  ;                   ;         ;
;      - ramAddr[13]~29                                                                                                                                         ; 0                 ; 6       ;
; memAddr[14]                                                                                                                                                   ;                   ;         ;
;      - ramAddr[14]~31                                                                                                                                         ; 1                 ; 6       ;
; dumpAddr[14]                                                                                                                                                  ;                   ;         ;
;      - ramAddr[14]~31                                                                                                                                         ; 0                 ; 6       ;
; memAddr[15]                                                                                                                                                   ;                   ;         ;
;      - ramAddr[15]~32                                                                                                                                         ; 1                 ; 6       ;
; dumpAddr[15]                                                                                                                                                  ;                   ;         ;
;      - ramAddr[15]~33                                                                                                                                         ; 1                 ; 6       ;
; cpuClk                                                                                                                                                        ;                   ;         ;
; nReset                                                                                                                                                        ;                   ;         ;
; ramClk                                                                                                                                                        ;                   ;         ;
; memData[0]                                                                                                                                                    ;                   ;         ;
;      - ramData[0]~0                                                                                                                                           ; 0                 ; 6       ;
; memNReset                                                                                                                                                     ;                   ;         ;
; memData[1]                                                                                                                                                    ;                   ;         ;
;      - ramData[1]~1                                                                                                                                           ; 1                 ; 6       ;
; memData[2]                                                                                                                                                    ;                   ;         ;
;      - ramData[2]~2                                                                                                                                           ; 0                 ; 6       ;
; memData[3]                                                                                                                                                    ;                   ;         ;
;      - ramData[3]~3                                                                                                                                           ; 1                 ; 6       ;
; memData[4]                                                                                                                                                    ;                   ;         ;
;      - ramData[4]~4                                                                                                                                           ; 1                 ; 6       ;
; memData[5]                                                                                                                                                    ;                   ;         ;
;      - ramData[5]~5                                                                                                                                           ; 0                 ; 6       ;
; memData[6]                                                                                                                                                    ;                   ;         ;
;      - ramData[6]~6                                                                                                                                           ; 0                 ; 6       ;
; memData[7]                                                                                                                                                    ;                   ;         ;
;      - ramData[7]~7                                                                                                                                           ; 0                 ; 6       ;
; memData[8]                                                                                                                                                    ;                   ;         ;
;      - ramData[8]~8                                                                                                                                           ; 0                 ; 6       ;
; memData[9]                                                                                                                                                    ;                   ;         ;
;      - ramData[9]~9                                                                                                                                           ; 0                 ; 6       ;
; memData[10]                                                                                                                                                   ;                   ;         ;
;      - ramData[10]~10                                                                                                                                         ; 0                 ; 6       ;
; memData[11]                                                                                                                                                   ;                   ;         ;
;      - ramData[11]~11                                                                                                                                         ; 1                 ; 6       ;
; memData[12]                                                                                                                                                   ;                   ;         ;
;      - ramData[12]~12                                                                                                                                         ; 1                 ; 6       ;
; memData[13]                                                                                                                                                   ;                   ;         ;
;      - ramData[13]~13                                                                                                                                         ; 1                 ; 6       ;
; memData[14]                                                                                                                                                   ;                   ;         ;
;      - ramData[14]~14                                                                                                                                         ; 0                 ; 6       ;
; memData[15]                                                                                                                                                   ;                   ;         ;
;      - ramData[15]~15                                                                                                                                         ; 1                 ; 6       ;
; memData[16]                                                                                                                                                   ;                   ;         ;
;      - ramData[16]~16                                                                                                                                         ; 0                 ; 6       ;
; memData[17]                                                                                                                                                   ;                   ;         ;
;      - ramData[17]~17                                                                                                                                         ; 1                 ; 6       ;
; memData[18]                                                                                                                                                   ;                   ;         ;
;      - ramData[18]~18                                                                                                                                         ; 0                 ; 6       ;
; memData[19]                                                                                                                                                   ;                   ;         ;
;      - ramData[19]~19                                                                                                                                         ; 0                 ; 6       ;
; memData[20]                                                                                                                                                   ;                   ;         ;
;      - ramData[20]~20                                                                                                                                         ; 1                 ; 6       ;
; memData[21]                                                                                                                                                   ;                   ;         ;
;      - ramData[21]~21                                                                                                                                         ; 0                 ; 6       ;
; memData[22]                                                                                                                                                   ;                   ;         ;
;      - ramData[22]~22                                                                                                                                         ; 0                 ; 6       ;
; memData[23]                                                                                                                                                   ;                   ;         ;
;      - ramData[23]~23                                                                                                                                         ; 1                 ; 6       ;
; memData[24]                                                                                                                                                   ;                   ;         ;
;      - ramData[24]~24                                                                                                                                         ; 1                 ; 6       ;
; memData[25]                                                                                                                                                   ;                   ;         ;
;      - ramData[25]~25                                                                                                                                         ; 1                 ; 6       ;
; memData[26]                                                                                                                                                   ;                   ;         ;
;      - ramData[26]~26                                                                                                                                         ; 0                 ; 6       ;
; memData[27]                                                                                                                                                   ;                   ;         ;
;      - ramData[27]~27                                                                                                                                         ; 1                 ; 6       ;
; memData[28]                                                                                                                                                   ;                   ;         ;
;      - ramData[28]~28                                                                                                                                         ; 1                 ; 6       ;
; memData[29]                                                                                                                                                   ;                   ;         ;
;      - ramData[29]~29                                                                                                                                         ; 1                 ; 6       ;
; memData[30]                                                                                                                                                   ;                   ;         ;
;      - ramData[30]~30                                                                                                                                         ; 0                 ; 6       ;
; memData[31]                                                                                                                                                   ;                   ;         ;
;      - ramData[31]~31                                                                                                                                         ; 0                 ; 6       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                       ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|decode_1oa:decode4|eq_node[0]~2                                     ; LCCOMB_X27_Y27_N28 ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|decode_1oa:decode4|eq_node[1]~1                                     ; LCCOMB_X27_Y27_N18 ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|decode_1oa:decode5|eq_node[0]~1                                     ; LCCOMB_X18_Y24_N4  ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|decode_1oa:decode5|eq_node[1]~0                                     ; LCCOMB_X18_Y24_N6  ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~1                                                              ; LCCOMB_X18_Y26_N22 ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                           ; LCCOMB_X20_Y25_N10 ; 4       ; Async. clear               ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                           ; LCCOMB_X18_Y24_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                           ; LCCOMB_X18_Y26_N0  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                           ; LCCOMB_X18_Y24_N28 ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                  ; LCFF_X19_Y26_N27   ; 69      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]~32                                               ; LCCOMB_X18_Y24_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4       ; LCCOMB_X19_Y24_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ; LCCOMB_X19_Y24_N24 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 ; LCCOMB_X19_Y24_N30 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                               ; JTAG_X1_Y19_N0     ; 195     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                               ; JTAG_X1_Y19_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cpuClk                                                                                                                                                                                     ; PIN_P2             ; 5576    ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; memNReset                                                                                                                                                                                  ; PIN_C13            ; 8       ; Async. clear               ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; myCpu:theCPU|IDEX_REG:IDEX|IDEXupdate~0                                                                                                                                                    ; LCCOMB_X46_Y29_N18 ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~clear_lut                                                                                                                                           ; LCCOMB_X36_Y29_N30 ; 64      ; Async. clear               ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[3]~36                                                                                                                                                   ; LCCOMB_X45_Y28_N18 ; 63      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|J_JAL:JJALCONT|Equal0~1                                                                                                                                                       ; LCCOMB_X45_Y30_N2  ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|MemCont:MCont|Freeze~0                                                                                                                                                        ; LCCOMB_X45_Y28_N0  ; 461     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|MemCont:MCont|IF_PCSkip~1                                                                                                                                                     ; LCCOMB_X45_Y30_N12 ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|PcBlock:PCBlk|PC[0]~28                                                                                                                                                        ; LCCOMB_X45_Y30_N14 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|PcBlock:PCBlk|PC[31]~26                                                                                                                                                       ; LCCOMB_X45_Y30_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|aMemAddrInt[0]~14                                                                                                                          ; LCCOMB_X43_Y25_N30 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|aMemAddrInt[3]~16                                                                                                                          ; LCCOMB_X46_Y25_N12 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|aMemAddrInt[3]~18                                                                                                                          ; LCCOMB_X46_Y25_N30 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|aMemWrDataInt[0]~3                                                                                                                         ; LCCOMB_X41_Y25_N6  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|count16[1]~0                                                                                                                               ; LCCOMB_X43_Y25_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|destWay[0]~0                                                                                                                               ; LCCOMB_X46_Y25_N10 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|latchIt~0                                                                                                                                  ; LCCOMB_X46_Y25_N20 ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|mem2CacheData1[31]~2                                                                                                                       ; LCCOMB_X35_Y27_N18 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|mem2CacheData2[31]~2                                                                                                                       ; LCCOMB_X35_Y27_N12 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|readInt[155]~0                                                                                                                             ; LCCOMB_X45_Y25_N24 ; 183     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|write2Data[0]~0                                                                                                                            ; LCCOMB_X44_Y25_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~1                                                                                                                                     ; LCCOMB_X43_Y24_N4  ; 183     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~11                                                                                                                                    ; LCCOMB_X42_Y22_N14 ; 183     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~13                                                                                                                                    ; LCCOMB_X41_Y26_N4  ; 183     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~15                                                                                                                                    ; LCCOMB_X36_Y24_N18 ; 183     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~16                                                                                                                                    ; LCCOMB_X42_Y24_N24 ; 183     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~17                                                                                                                                    ; LCCOMB_X42_Y24_N30 ; 183     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~18                                                                                                                                    ; LCCOMB_X36_Y26_N14 ; 183     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~19                                                                                                                                    ; LCCOMB_X42_Y24_N12 ; 183     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~20                                                                                                                                    ; LCCOMB_X42_Y22_N20 ; 183     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~21                                                                                                                                    ; LCCOMB_X42_Y22_N2  ; 183     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~22                                                                                                                                    ; LCCOMB_X41_Y26_N10 ; 183     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~23                                                                                                                                    ; LCCOMB_X36_Y24_N16 ; 183     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~3                                                                                                                                     ; LCCOMB_X42_Y24_N10 ; 183     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~5                                                                                                                                     ; LCCOMB_X37_Y26_N22 ; 183     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~7                                                                                                                                     ; LCCOMB_X42_Y24_N22 ; 183     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~9                                                                                                                                     ; LCCOMB_X42_Y22_N6  ; 183     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|icache:icacheBlk|Decoder0~1                                                                                                                                                   ; LCCOMB_X23_Y30_N0  ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|icache:icacheBlk|Decoder0~11                                                                                                                                                  ; LCCOMB_X24_Y34_N14 ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|icache:icacheBlk|Decoder0~13                                                                                                                                                  ; LCCOMB_X23_Y32_N12 ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|icache:icacheBlk|Decoder0~15                                                                                                                                                  ; LCCOMB_X27_Y32_N8  ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|icache:icacheBlk|Decoder0~16                                                                                                                                                  ; LCCOMB_X27_Y31_N16 ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|icache:icacheBlk|Decoder0~17                                                                                                                                                  ; LCCOMB_X29_Y33_N18 ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|icache:icacheBlk|Decoder0~18                                                                                                                                                  ; LCCOMB_X23_Y32_N8  ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|icache:icacheBlk|Decoder0~19                                                                                                                                                  ; LCCOMB_X28_Y32_N16 ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|icache:icacheBlk|Decoder0~20                                                                                                                                                  ; LCCOMB_X28_Y34_N14 ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|icache:icacheBlk|Decoder0~21                                                                                                                                                  ; LCCOMB_X27_Y31_N8  ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|icache:icacheBlk|Decoder0~22                                                                                                                                                  ; LCCOMB_X27_Y31_N30 ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|icache:icacheBlk|Decoder0~23                                                                                                                                                  ; LCCOMB_X27_Y31_N26 ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|icache:icacheBlk|Decoder0~3                                                                                                                                                   ; LCCOMB_X27_Y31_N2  ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|icache:icacheBlk|Decoder0~5                                                                                                                                                   ; LCCOMB_X27_Y31_N4  ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|icache:icacheBlk|Decoder0~7                                                                                                                                                   ; LCCOMB_X27_Y31_N6  ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|icache:icacheBlk|Decoder0~9                                                                                                                                                   ; LCCOMB_X29_Y33_N20 ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|icache_ctrl:IcacheCLU|Equal0~0                                                                                                                                                ; LCCOMB_X27_Y27_N26 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~27                                                                                                                                                   ; LCCOMB_X56_Y33_N4  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~28                                                                                                                                                   ; LCCOMB_X56_Y33_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~30                                                                                                                                                   ; LCCOMB_X55_Y31_N28 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~31                                                                                                                                                   ; LCCOMB_X56_Y33_N20 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~33                                                                                                                                                   ; LCCOMB_X55_Y31_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~34                                                                                                                                                   ; LCCOMB_X56_Y29_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~35                                                                                                                                                   ; LCCOMB_X56_Y33_N6  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~36                                                                                                                                                   ; LCCOMB_X56_Y29_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~39                                                                                                                                                   ; LCCOMB_X58_Y30_N6  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~41                                                                                                                                                   ; LCCOMB_X58_Y30_N28 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~42                                                                                                                                                   ; LCCOMB_X58_Y30_N10 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~43                                                                                                                                                   ; LCCOMB_X58_Y30_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~44                                                                                                                                                   ; LCCOMB_X62_Y29_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~45                                                                                                                                                   ; LCCOMB_X56_Y29_N8  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~46                                                                                                                                                   ; LCCOMB_X55_Y31_N4  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~47                                                                                                                                                   ; LCCOMB_X55_Y31_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~48                                                                                                                                                   ; LCCOMB_X58_Y30_N4  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~49                                                                                                                                                   ; LCCOMB_X55_Y31_N16 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~50                                                                                                                                                   ; LCCOMB_X58_Y30_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~51                                                                                                                                                   ; LCCOMB_X56_Y29_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~52                                                                                                                                                   ; LCCOMB_X56_Y33_N12 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~53                                                                                                                                                   ; LCCOMB_X55_Y31_N14 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~54                                                                                                                                                   ; LCCOMB_X56_Y33_N10 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~55                                                                                                                                                   ; LCCOMB_X55_Y31_N20 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~56                                                                                                                                                   ; LCCOMB_X56_Y33_N24 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~57                                                                                                                                                   ; LCCOMB_X56_Y33_N14 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~58                                                                                                                                                   ; LCCOMB_X58_Y30_N12 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~59                                                                                                                                                   ; LCCOMB_X62_Y29_N4  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~60                                                                                                                                                   ; LCCOMB_X55_Y31_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~61                                                                                                                                                   ; LCCOMB_X58_Y30_N18 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; myCpu:theCPU|registerFile:RegFL|Mux15~62                                                                                                                                                   ; LCCOMB_X56_Y29_N4  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nReset                                                                                                                                                                                     ; PIN_N2             ; 5512    ; Async. clear               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; ramAddr[14]~31                                                                                                                                                                             ; LCCOMB_X47_Y34_N4  ; 68      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ramClk                                                                                                                                                                                     ; PIN_P1             ; 73      ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; sld_hub:auto_hub|clr_reg                                                                                                                                                                   ; LCFF_X18_Y23_N7    ; 21      ; Async. clear               ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                             ; LCFF_X16_Y25_N13   ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                             ; LCFF_X16_Y25_N13   ; 13      ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; sld_hub:auto_hub|irf_reg[1][0]~3                                                                                                                                                           ; LCCOMB_X16_Y25_N20 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                             ; LCFF_X16_Y25_N11   ; 6       ; Async. clear               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; sld_hub:auto_hub|irsr_reg[0]~2                                                                                                                                                             ; LCCOMB_X18_Y25_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                               ; LCFF_X17_Y24_N27   ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                             ; LCFF_X19_Y25_N3    ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]~2                                                                                                                                                    ; LCCOMB_X16_Y25_N8  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                     ; LCCOMB_X17_Y24_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]~14                                                                                                                                ; LCCOMB_X17_Y24_N30 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]~19                                                                                                                                ; LCCOMB_X18_Y24_N10 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                        ; LCFF_X18_Y23_N29   ; 12      ; Async. clear               ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                       ; LCFF_X18_Y23_N15   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; LCFF_X18_Y25_N11   ; 23      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                        ; LCFF_X19_Y24_N29   ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                 ; LCCOMB_X18_Y23_N0  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                       ; LCFF_X17_Y23_N5    ; 22      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                             ; Location           ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+
; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 ; LCCOMB_X20_Y25_N10 ; 4       ; Global Clock         ; GCLK14           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                     ; JTAG_X1_Y19_N0     ; 195     ; Global Clock         ; GCLK0            ; --                        ;
; cpuClk                                                                                                                           ; PIN_P2             ; 5576    ; Global Clock         ; GCLK3            ; --                        ;
; memNReset                                                                                                                        ; PIN_C13            ; 8       ; Global Clock         ; GCLK11           ; --                        ;
; myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~clear_lut                                                                                 ; LCCOMB_X36_Y29_N30 ; 64      ; Global Clock         ; GCLK10           ; --                        ;
; nReset                                                                                                                           ; PIN_N2             ; 5512    ; Global Clock         ; GCLK2            ; --                        ;
; ramClk                                                                                                                           ; PIN_P1             ; 73      ; Global Clock         ; GCLK1            ; --                        ;
; sld_hub:auto_hub|clr_reg                                                                                                         ; LCFF_X18_Y23_N7    ; 21      ; Global Clock         ; GCLK12           ; --                        ;
; sld_hub:auto_hub|irf_reg[1][0]                                                                                                   ; LCFF_X16_Y25_N13   ; 13      ; Global Clock         ; GCLK9            ; --                        ;
; sld_hub:auto_hub|irf_reg[1][3]                                                                                                   ; LCFF_X16_Y25_N11   ; 6       ; Global Clock         ; GCLK8            ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                              ; LCFF_X18_Y23_N29   ; 12      ; Global Clock         ; GCLK13           ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                              ;
+--------------------------------------------------------------------+---------+
; Name                                                               ; Fan-Out ;
+--------------------------------------------------------------------+---------+
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|addr[3]~2          ; 700     ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|addr[2]~3          ; 696     ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|addr[1]~1          ; 695     ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|addr[0]~0          ; 694     ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|addr[2]~10         ; 689     ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|addr[3]~11         ; 688     ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|addr[0]~9          ; 684     ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|addr[1]~8          ; 684     ;
; myCpu:theCPU|MemCont:MCont|Freeze~0                                ; 461     ;
; myCpu:theCPU|PcBlock:PCBlk|PC[5]                                   ; 238     ;
; myCpu:theCPU|PcBlock:PCBlk|PC[3]                                   ; 235     ;
; myCpu:theCPU|PcBlock:PCBlk|PC[2]                                   ; 234     ;
; myCpu:theCPU|PcBlock:PCBlk|PC[4]                                   ; 234     ;
; myCpu:theCPU|Decode:DecBlk|Rt[3]~2                                 ; 200     ;
; myCpu:theCPU|Decode:DecBlk|Rt[1]~0                                 ; 199     ;
; myCpu:theCPU|Decode:DecBlk|Rt[2]~3                                 ; 198     ;
; myCpu:theCPU|Decode:DecBlk|Rs[3]~1                                 ; 198     ;
; myCpu:theCPU|Decode:DecBlk|Rt[4]~4                                 ; 197     ;
; myCpu:theCPU|Decode:DecBlk|Rs[1]~4                                 ; 197     ;
; myCpu:theCPU|Decode:DecBlk|Rs[2]~0                                 ; 196     ;
; myCpu:theCPU|Decode:DecBlk|Rs[4]~2                                 ; 195     ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|state.update       ; 188     ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|state.hitUpdate    ; 187     ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~23            ; 183     ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~22            ; 183     ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~21            ; 183     ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~20            ; 183     ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~19            ; 183     ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~18            ; 183     ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~17            ; 183     ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~16            ; 183     ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~15            ; 183     ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~13            ; 183     ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~11            ; 183     ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~9             ; 183     ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~7             ; 183     ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~5             ; 183     ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~3             ; 183     ;
; myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|Equal0~1             ; 183     ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|readInt[155]~0     ; 183     ;
; myCpu:theCPU|ID_FLUSH~6                                            ; 139     ;
; myCpu:theCPU|EXMEM_REG:EXMEM|MEM_Out[2]                            ; 139     ;
; myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch                       ; 129     ;
; myCpu:theCPU|MEM_datain[6]~139                                     ; 118     ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|state.haltDump     ; 101     ;
; myCpu:theCPU|B[1]~3                                                ; 93      ;
; myCpu:theCPU|IDEX_REG:IDEX|EX_JAL                                  ; 91      ;
; myCpu:theCPU|EXMEM_REG:EXMEM|MEM_MemWr                             ; 90      ;
; myCpu:theCPU|B[0]~5                                                ; 85      ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|nextStateProcess~0 ; 85      ;
+--------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                              ; Type ; Mode           ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF         ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 8192         ; 32           ; 8192         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 262144 ; 8192                        ; 32                          ; 8192                        ; 32                          ; 262144              ; 64   ; meminit.hex ; M4K_X13_Y25, M4K_X13_Y28, M4K_X13_Y22, M4K_X13_Y18, M4K_X13_Y19, M4K_X13_Y15, M4K_X13_Y16, M4K_X13_Y17, M4K_X13_Y29, M4K_X13_Y30, M4K_X26_Y31, M4K_X13_Y31, M4K_X26_Y32, M4K_X26_Y35, M4K_X13_Y33, M4K_X13_Y34, M4K_X13_Y32, M4K_X13_Y35, M4K_X13_Y26, M4K_X13_Y27, M4K_X13_Y21, M4K_X13_Y20, M4K_X52_Y26, M4K_X52_Y27, M4K_X52_Y24, M4K_X52_Y25, M4K_X52_Y22, M4K_X52_Y21, M4K_X52_Y19, M4K_X52_Y20, M4K_X52_Y33, M4K_X52_Y34, M4K_X52_Y23, M4K_X52_Y18, M4K_X52_Y16, M4K_X52_Y17, M4K_X52_Y32, M4K_X52_Y31, M4K_X52_Y14, M4K_X52_Y15, M4K_X52_Y28, M4K_X52_Y30, M4K_X26_Y17, M4K_X26_Y16, M4K_X26_Y33, M4K_X26_Y34, M4K_X26_Y29, M4K_X52_Y29, M4K_X26_Y14, M4K_X26_Y15, M4K_X26_Y20, M4K_X26_Y19, M4K_X26_Y27, M4K_X26_Y26, M4K_X26_Y23, M4K_X26_Y22, M4K_X26_Y25, M4K_X26_Y24, M4K_X26_Y30, M4K_X26_Y28, M4K_X26_Y18, M4K_X26_Y21, M4K_X13_Y23, M4K_X13_Y24 ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------+
; Interconnect Usage Summary                            ;
+----------------------------+--------------------------+
; Interconnect Resource Type ; Usage                    ;
+----------------------------+--------------------------+
; Block interconnects        ; 21,844 / 94,460 ( 23 % ) ;
; C16 interconnects          ; 228 / 3,315 ( 7 % )      ;
; C4 interconnects           ; 10,279 / 60,840 ( 17 % ) ;
; Direct links               ; 3,100 / 94,460 ( 3 % )   ;
; Global clocks              ; 11 / 16 ( 69 % )         ;
; Local interconnects        ; 5,406 / 33,216 ( 16 % )  ;
; R24 interconnects          ; 376 / 3,091 ( 12 % )     ;
; R4 interconnects           ; 11,512 / 81,294 ( 14 % ) ;
+----------------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.90) ; Number of LABs  (Total = 948) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 18                            ;
; 2                                           ; 35                            ;
; 3                                           ; 25                            ;
; 4                                           ; 34                            ;
; 5                                           ; 26                            ;
; 6                                           ; 29                            ;
; 7                                           ; 29                            ;
; 8                                           ; 43                            ;
; 9                                           ; 31                            ;
; 10                                          ; 43                            ;
; 11                                          ; 45                            ;
; 12                                          ; 43                            ;
; 13                                          ; 48                            ;
; 14                                          ; 58                            ;
; 15                                          ; 78                            ;
; 16                                          ; 363                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.77) ; Number of LABs  (Total = 948) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 848                           ;
; 1 Clock                            ; 877                           ;
; 1 Clock enable                     ; 92                            ;
; 1 Sync. clear                      ; 6                             ;
; 1 Sync. load                       ; 16                            ;
; 2 Async. clears                    ; 20                            ;
; 2 Clock enables                    ; 764                           ;
; 2 Clocks                           ; 1                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 16.73) ; Number of LABs  (Total = 948) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 9                             ;
; 2                                            ; 18                            ;
; 3                                            ; 8                             ;
; 4                                            ; 31                            ;
; 5                                            ; 14                            ;
; 6                                            ; 22                            ;
; 7                                            ; 17                            ;
; 8                                            ; 29                            ;
; 9                                            ; 21                            ;
; 10                                           ; 41                            ;
; 11                                           ; 21                            ;
; 12                                           ; 27                            ;
; 13                                           ; 30                            ;
; 14                                           ; 43                            ;
; 15                                           ; 44                            ;
; 16                                           ; 71                            ;
; 17                                           ; 47                            ;
; 18                                           ; 42                            ;
; 19                                           ; 54                            ;
; 20                                           ; 56                            ;
; 21                                           ; 52                            ;
; 22                                           ; 48                            ;
; 23                                           ; 43                            ;
; 24                                           ; 30                            ;
; 25                                           ; 31                            ;
; 26                                           ; 26                            ;
; 27                                           ; 10                            ;
; 28                                           ; 14                            ;
; 29                                           ; 15                            ;
; 30                                           ; 7                             ;
; 31                                           ; 4                             ;
; 32                                           ; 23                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.08) ; Number of LABs  (Total = 948) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 26                            ;
; 2                                               ; 47                            ;
; 3                                               ; 35                            ;
; 4                                               ; 50                            ;
; 5                                               ; 55                            ;
; 6                                               ; 61                            ;
; 7                                               ; 76                            ;
; 8                                               ; 89                            ;
; 9                                               ; 95                            ;
; 10                                              ; 76                            ;
; 11                                              ; 63                            ;
; 12                                              ; 61                            ;
; 13                                              ; 41                            ;
; 14                                              ; 37                            ;
; 15                                              ; 41                            ;
; 16                                              ; 54                            ;
; 17                                              ; 24                            ;
; 18                                              ; 11                            ;
; 19                                              ; 3                             ;
; 20                                              ; 1                             ;
; 21                                              ; 1                             ;
; 22                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 21.15) ; Number of LABs  (Total = 948) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 4                             ;
; 3                                            ; 1                             ;
; 4                                            ; 14                            ;
; 5                                            ; 22                            ;
; 6                                            ; 19                            ;
; 7                                            ; 19                            ;
; 8                                            ; 11                            ;
; 9                                            ; 14                            ;
; 10                                           ; 16                            ;
; 11                                           ; 17                            ;
; 12                                           ; 19                            ;
; 13                                           ; 15                            ;
; 14                                           ; 29                            ;
; 15                                           ; 27                            ;
; 16                                           ; 43                            ;
; 17                                           ; 32                            ;
; 18                                           ; 36                            ;
; 19                                           ; 32                            ;
; 20                                           ; 33                            ;
; 21                                           ; 40                            ;
; 22                                           ; 42                            ;
; 23                                           ; 36                            ;
; 24                                           ; 34                            ;
; 25                                           ; 34                            ;
; 26                                           ; 41                            ;
; 27                                           ; 46                            ;
; 28                                           ; 52                            ;
; 29                                           ; 50                            ;
; 30                                           ; 72                            ;
; 31                                           ; 52                            ;
; 32                                           ; 45                            ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details              ;
+-----------------+----------------------+-------------------+
; Source Register ; Destination Register ; Delay Added in ns ;
+-----------------+----------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 10.0 Build 218 06/27/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Nov  8 21:00:52 2011
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=on cpu -c cpu
Info: Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file /package/eda/altera/altera10.0/quartus/linux/assignment_defaults.qdf
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Selected device EP2C35F672C6 for design "cpu"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C50F672C6 is compatible
    Info: Device EP2C70F672C6 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location E3
    Info: Pin ~nCSO~ is reserved at location D3
    Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning: No exact pin location assignment(s) for 168 pins of 168 total pins
    Info: Pin halt not assigned to an exact location on the device
    Info: Pin dipIn[0] not assigned to an exact location on the device
    Info: Pin dipIn[1] not assigned to an exact location on the device
    Info: Pin dipIn[2] not assigned to an exact location on the device
    Info: Pin dipIn[3] not assigned to an exact location on the device
    Info: Pin dipIn[4] not assigned to an exact location on the device
    Info: Pin dipIn[5] not assigned to an exact location on the device
    Info: Pin dipIn[6] not assigned to an exact location on the device
    Info: Pin dipIn[7] not assigned to an exact location on the device
    Info: Pin dipIn[8] not assigned to an exact location on the device
    Info: Pin dipIn[9] not assigned to an exact location on the device
    Info: Pin dipIn[10] not assigned to an exact location on the device
    Info: Pin dipIn[11] not assigned to an exact location on the device
    Info: Pin dipIn[12] not assigned to an exact location on the device
    Info: Pin dipIn[13] not assigned to an exact location on the device
    Info: Pin dipIn[14] not assigned to an exact location on the device
    Info: Pin dipIn[15] not assigned to an exact location on the device
    Info: Pin hexOut[0] not assigned to an exact location on the device
    Info: Pin hexOut[1] not assigned to an exact location on the device
    Info: Pin hexOut[2] not assigned to an exact location on the device
    Info: Pin hexOut[3] not assigned to an exact location on the device
    Info: Pin hexOut[4] not assigned to an exact location on the device
    Info: Pin hexOut[5] not assigned to an exact location on the device
    Info: Pin hexOut[6] not assigned to an exact location on the device
    Info: Pin hexOut[7] not assigned to an exact location on the device
    Info: Pin hexOut[8] not assigned to an exact location on the device
    Info: Pin hexOut[9] not assigned to an exact location on the device
    Info: Pin hexOut[10] not assigned to an exact location on the device
    Info: Pin hexOut[11] not assigned to an exact location on the device
    Info: Pin hexOut[12] not assigned to an exact location on the device
    Info: Pin hexOut[13] not assigned to an exact location on the device
    Info: Pin hexOut[14] not assigned to an exact location on the device
    Info: Pin hexOut[15] not assigned to an exact location on the device
    Info: Pin hexOut[16] not assigned to an exact location on the device
    Info: Pin hexOut[17] not assigned to an exact location on the device
    Info: Pin hexOut[18] not assigned to an exact location on the device
    Info: Pin hexOut[19] not assigned to an exact location on the device
    Info: Pin hexOut[20] not assigned to an exact location on the device
    Info: Pin hexOut[21] not assigned to an exact location on the device
    Info: Pin hexOut[22] not assigned to an exact location on the device
    Info: Pin hexOut[23] not assigned to an exact location on the device
    Info: Pin hexOut[24] not assigned to an exact location on the device
    Info: Pin hexOut[25] not assigned to an exact location on the device
    Info: Pin hexOut[26] not assigned to an exact location on the device
    Info: Pin hexOut[27] not assigned to an exact location on the device
    Info: Pin hexOut[28] not assigned to an exact location on the device
    Info: Pin hexOut[29] not assigned to an exact location on the device
    Info: Pin hexOut[30] not assigned to an exact location on the device
    Info: Pin hexOut[31] not assigned to an exact location on the device
    Info: Pin memQ[0] not assigned to an exact location on the device
    Info: Pin memQ[1] not assigned to an exact location on the device
    Info: Pin memQ[2] not assigned to an exact location on the device
    Info: Pin memQ[3] not assigned to an exact location on the device
    Info: Pin memQ[4] not assigned to an exact location on the device
    Info: Pin memQ[5] not assigned to an exact location on the device
    Info: Pin memQ[6] not assigned to an exact location on the device
    Info: Pin memQ[7] not assigned to an exact location on the device
    Info: Pin memQ[8] not assigned to an exact location on the device
    Info: Pin memQ[9] not assigned to an exact location on the device
    Info: Pin memQ[10] not assigned to an exact location on the device
    Info: Pin memQ[11] not assigned to an exact location on the device
    Info: Pin memQ[12] not assigned to an exact location on the device
    Info: Pin memQ[13] not assigned to an exact location on the device
    Info: Pin memQ[14] not assigned to an exact location on the device
    Info: Pin memQ[15] not assigned to an exact location on the device
    Info: Pin memQ[16] not assigned to an exact location on the device
    Info: Pin memQ[17] not assigned to an exact location on the device
    Info: Pin memQ[18] not assigned to an exact location on the device
    Info: Pin memQ[19] not assigned to an exact location on the device
    Info: Pin memQ[20] not assigned to an exact location on the device
    Info: Pin memQ[21] not assigned to an exact location on the device
    Info: Pin memQ[22] not assigned to an exact location on the device
    Info: Pin memQ[23] not assigned to an exact location on the device
    Info: Pin memQ[24] not assigned to an exact location on the device
    Info: Pin memQ[25] not assigned to an exact location on the device
    Info: Pin memQ[26] not assigned to an exact location on the device
    Info: Pin memQ[27] not assigned to an exact location on the device
    Info: Pin memQ[28] not assigned to an exact location on the device
    Info: Pin memQ[29] not assigned to an exact location on the device
    Info: Pin memQ[30] not assigned to an exact location on the device
    Info: Pin memQ[31] not assigned to an exact location on the device
    Info: Pin viewMemAddr[0] not assigned to an exact location on the device
    Info: Pin viewMemAddr[1] not assigned to an exact location on the device
    Info: Pin viewMemAddr[2] not assigned to an exact location on the device
    Info: Pin viewMemAddr[3] not assigned to an exact location on the device
    Info: Pin viewMemAddr[4] not assigned to an exact location on the device
    Info: Pin viewMemAddr[5] not assigned to an exact location on the device
    Info: Pin viewMemAddr[6] not assigned to an exact location on the device
    Info: Pin viewMemAddr[7] not assigned to an exact location on the device
    Info: Pin viewMemAddr[8] not assigned to an exact location on the device
    Info: Pin viewMemAddr[9] not assigned to an exact location on the device
    Info: Pin viewMemAddr[10] not assigned to an exact location on the device
    Info: Pin viewMemAddr[11] not assigned to an exact location on the device
    Info: Pin viewMemAddr[12] not assigned to an exact location on the device
    Info: Pin viewMemAddr[13] not assigned to an exact location on the device
    Info: Pin viewMemAddr[14] not assigned to an exact location on the device
    Info: Pin viewMemAddr[15] not assigned to an exact location on the device
    Info: Pin viewMemWen not assigned to an exact location on the device
    Info: Pin memCtl not assigned to an exact location on the device
    Info: Pin memWen not assigned to an exact location on the device
    Info: Pin memAddr[0] not assigned to an exact location on the device
    Info: Pin dumpAddr[0] not assigned to an exact location on the device
    Info: Pin memAddr[1] not assigned to an exact location on the device
    Info: Pin dumpAddr[1] not assigned to an exact location on the device
    Info: Pin memAddr[2] not assigned to an exact location on the device
    Info: Pin dumpAddr[2] not assigned to an exact location on the device
    Info: Pin memAddr[3] not assigned to an exact location on the device
    Info: Pin dumpAddr[3] not assigned to an exact location on the device
    Info: Pin memAddr[4] not assigned to an exact location on the device
    Info: Pin dumpAddr[4] not assigned to an exact location on the device
    Info: Pin memAddr[5] not assigned to an exact location on the device
    Info: Pin dumpAddr[5] not assigned to an exact location on the device
    Info: Pin memAddr[6] not assigned to an exact location on the device
    Info: Pin dumpAddr[6] not assigned to an exact location on the device
    Info: Pin memAddr[7] not assigned to an exact location on the device
    Info: Pin dumpAddr[7] not assigned to an exact location on the device
    Info: Pin memAddr[8] not assigned to an exact location on the device
    Info: Pin dumpAddr[8] not assigned to an exact location on the device
    Info: Pin memAddr[9] not assigned to an exact location on the device
    Info: Pin dumpAddr[9] not assigned to an exact location on the device
    Info: Pin memAddr[10] not assigned to an exact location on the device
    Info: Pin dumpAddr[10] not assigned to an exact location on the device
    Info: Pin memAddr[11] not assigned to an exact location on the device
    Info: Pin dumpAddr[11] not assigned to an exact location on the device
    Info: Pin memAddr[12] not assigned to an exact location on the device
    Info: Pin dumpAddr[12] not assigned to an exact location on the device
    Info: Pin memAddr[13] not assigned to an exact location on the device
    Info: Pin dumpAddr[13] not assigned to an exact location on the device
    Info: Pin memAddr[14] not assigned to an exact location on the device
    Info: Pin dumpAddr[14] not assigned to an exact location on the device
    Info: Pin memAddr[15] not assigned to an exact location on the device
    Info: Pin dumpAddr[15] not assigned to an exact location on the device
    Info: Pin cpuClk not assigned to an exact location on the device
    Info: Pin nReset not assigned to an exact location on the device
    Info: Pin ramClk not assigned to an exact location on the device
    Info: Pin memData[0] not assigned to an exact location on the device
    Info: Pin memNReset not assigned to an exact location on the device
    Info: Pin memData[1] not assigned to an exact location on the device
    Info: Pin memData[2] not assigned to an exact location on the device
    Info: Pin memData[3] not assigned to an exact location on the device
    Info: Pin memData[4] not assigned to an exact location on the device
    Info: Pin memData[5] not assigned to an exact location on the device
    Info: Pin memData[6] not assigned to an exact location on the device
    Info: Pin memData[7] not assigned to an exact location on the device
    Info: Pin memData[8] not assigned to an exact location on the device
    Info: Pin memData[9] not assigned to an exact location on the device
    Info: Pin memData[10] not assigned to an exact location on the device
    Info: Pin memData[11] not assigned to an exact location on the device
    Info: Pin memData[12] not assigned to an exact location on the device
    Info: Pin memData[13] not assigned to an exact location on the device
    Info: Pin memData[14] not assigned to an exact location on the device
    Info: Pin memData[15] not assigned to an exact location on the device
    Info: Pin memData[16] not assigned to an exact location on the device
    Info: Pin memData[17] not assigned to an exact location on the device
    Info: Pin memData[18] not assigned to an exact location on the device
    Info: Pin memData[19] not assigned to an exact location on the device
    Info: Pin memData[20] not assigned to an exact location on the device
    Info: Pin memData[21] not assigned to an exact location on the device
    Info: Pin memData[22] not assigned to an exact location on the device
    Info: Pin memData[23] not assigned to an exact location on the device
    Info: Pin memData[24] not assigned to an exact location on the device
    Info: Pin memData[25] not assigned to an exact location on the device
    Info: Pin memData[26] not assigned to an exact location on the device
    Info: Pin memData[27] not assigned to an exact location on the device
    Info: Pin memData[28] not assigned to an exact location on the device
    Info: Pin memData[29] not assigned to an exact location on the device
    Info: Pin memData[30] not assigned to an exact location on the device
    Info: Pin memData[31] not assigned to an exact location on the device
Info: Timing-driven compilation is using the Classic Timing Analyzer
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time.
Info: Automatically promoted node cpuClk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info: Automatically promoted node ramClk (placed in PIN P1 (CLK3, LVDSCLK1n, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info: Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node nReset (placed in PIN N2 (CLK0, LVDSCLK0p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node myCpu:theCPU|IFID_REG:IFID|ID_Instr[28]~head_lut
        Info: Destination node myCpu:theCPU|IFID_REG:IFID|ID_Instr[31]~head_lut
        Info: Destination node myCpu:theCPU|IFID_REG:IFID|ID_Instr[30]~head_lut
        Info: Destination node myCpu:theCPU|IFID_REG:IFID|ID_Instr[29]~head_lut
        Info: Destination node myCpu:theCPU|IFID_REG:IFID|ID_Instr[27]~head_lut
        Info: Destination node myCpu:theCPU|IFID_REG:IFID|ID_Instr[26]~head_lut
        Info: Destination node myCpu:theCPU|IFID_REG:IFID|ID_Instr[23]~head_lut
        Info: Destination node myCpu:theCPU|IFID_REG:IFID|ID_Instr[24]~head_lut
        Info: Destination node myCpu:theCPU|IFID_REG:IFID|ID_Instr[25]~head_lut
        Info: Destination node myCpu:theCPU|IFID_REG:IFID|ID_Instr[21]~head_lut
        Info: Non-global destination nodes limited to 10 nodes
Info: Automatically promoted node memNReset (placed in PIN C13 (CLK10, LVDSCLK5n, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11
Info: Automatically promoted node myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~clear_lut 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node sld_hub:auto_hub|clr_reg 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node sld_hub:auto_hub|clr_reg~_wirecell
Info: Automatically promoted node sld_hub:auto_hub|irf_reg[1][0] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node sld_hub:auto_hub|shadow_irf_reg~0
        Info: Destination node VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg
        Info: Destination node VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1
        Info: Destination node VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0
Info: Automatically promoted node sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~0
        Info: Destination node sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~1
        Info: Destination node sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell
Info: Automatically promoted node sld_hub:auto_hub|irf_reg[1][3] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node sld_hub:auto_hub|shadow_irf_reg~5
        Info: Destination node VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1
        Info: Destination node VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2
        Info: Destination node VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]~32
        Info: Destination node VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4
Info: Automatically promoted node VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 164 (unused VREF, 3.3V VCCIO, 82 input, 82 output, 0 bidirectional)
        Info: I/O standards used: 3.3-V LVTTL.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available
        Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  56 pins available
        Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available
        Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available
        Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
Info: Fitter preparation operations ending: elapsed time is 00:00:06
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:02
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:08
Info: Estimated most critical path is register to register delay of 37.277 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X36_Y17; Fanout = 5; REG Node = 'myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[5]'
    Info: 2: + IC(0.690 ns) + CELL(0.420 ns) = 1.110 ns; Loc. = LAB_X36_Y15; Fanout = 10; COMB Node = 'myCpu:theCPU|AluCont:AluController|AluSrc~3'
    Info: 3: + IC(0.290 ns) + CELL(0.245 ns) = 1.645 ns; Loc. = LAB_X36_Y15; Fanout = 42; COMB Node = 'myCpu:theCPU|AluCont:AluController|AluSrc~4'
    Info: 4: + IC(0.605 ns) + CELL(0.420 ns) = 2.670 ns; Loc. = LAB_X38_Y15; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:3:FS|COUT~1'
    Info: 5: + IC(0.318 ns) + CELL(0.438 ns) = 3.426 ns; Loc. = LAB_X37_Y15; Fanout = 2; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:3:FS|COUT~2'
    Info: 6: + IC(0.290 ns) + CELL(0.275 ns) = 3.991 ns; Loc. = LAB_X37_Y15; Fanout = 2; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:4:FS|COUT~0'
    Info: 7: + IC(0.145 ns) + CELL(0.420 ns) = 4.556 ns; Loc. = LAB_X37_Y15; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:5:FS|COUT~0'
    Info: 8: + IC(0.290 ns) + CELL(0.275 ns) = 5.121 ns; Loc. = LAB_X37_Y15; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:8:FS|COUT~1'
    Info: 9: + IC(0.290 ns) + CELL(0.275 ns) = 5.686 ns; Loc. = LAB_X37_Y15; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:8:FS|COUT~2'
    Info: 10: + IC(0.290 ns) + CELL(0.275 ns) = 6.251 ns; Loc. = LAB_X37_Y15; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:8:FS|COUT~3'
    Info: 11: + IC(0.415 ns) + CELL(0.150 ns) = 6.816 ns; Loc. = LAB_X37_Y15; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:11:FS|COUT~4'
    Info: 12: + IC(0.415 ns) + CELL(0.150 ns) = 7.381 ns; Loc. = LAB_X37_Y15; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:11:FS|COUT~5'
    Info: 13: + IC(0.415 ns) + CELL(0.150 ns) = 7.946 ns; Loc. = LAB_X37_Y15; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:13:FS|COUT~0'
    Info: 14: + IC(0.290 ns) + CELL(0.275 ns) = 8.511 ns; Loc. = LAB_X37_Y15; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:13:FS|COUT~1'
    Info: 15: + IC(0.777 ns) + CELL(0.275 ns) = 9.563 ns; Loc. = LAB_X37_Y13; Fanout = 2; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:15:FS|COUT~3'
    Info: 16: + IC(0.892 ns) + CELL(0.150 ns) = 10.605 ns; Loc. = LAB_X38_Y12; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:18:FS|COUT~2'
    Info: 17: + IC(0.415 ns) + CELL(0.150 ns) = 11.170 ns; Loc. = LAB_X38_Y12; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:18:FS|COUT~3'
    Info: 18: + IC(0.415 ns) + CELL(0.150 ns) = 11.735 ns; Loc. = LAB_X38_Y12; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:21:FS|COUT~2'
    Info: 19: + IC(0.415 ns) + CELL(0.150 ns) = 12.300 ns; Loc. = LAB_X38_Y12; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:21:FS|COUT~3'
    Info: 20: + IC(0.415 ns) + CELL(0.150 ns) = 12.865 ns; Loc. = LAB_X38_Y12; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:23:FS|COUT~0'
    Info: 21: + IC(0.290 ns) + CELL(0.275 ns) = 13.430 ns; Loc. = LAB_X38_Y12; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:23:FS|COUT~1'
    Info: 22: + IC(0.290 ns) + CELL(0.275 ns) = 13.995 ns; Loc. = LAB_X38_Y12; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:25:FS|COUT~3'
    Info: 23: + IC(0.415 ns) + CELL(0.150 ns) = 14.560 ns; Loc. = LAB_X38_Y12; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:27:FS|COUT~0'
    Info: 24: + IC(0.290 ns) + CELL(0.275 ns) = 15.125 ns; Loc. = LAB_X38_Y12; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:27:FS|COUT~1'
    Info: 25: + IC(0.145 ns) + CELL(0.420 ns) = 15.690 ns; Loc. = LAB_X38_Y12; Fanout = 1; COMB Node = 'myCpu:theCPU|DataRtn:DtReturn|EX_Out[29]~83'
    Info: 26: + IC(1.164 ns) + CELL(0.150 ns) = 17.004 ns; Loc. = LAB_X41_Y13; Fanout = 1; COMB Node = 'myCpu:theCPU|DataRtn:DtReturn|EX_Out[29]~84'
    Info: 27: + IC(0.415 ns) + CELL(0.150 ns) = 17.569 ns; Loc. = LAB_X41_Y13; Fanout = 1; COMB Node = 'myCpu:theCPU|DataRtn:DtReturn|EX_Out[29]~85'
    Info: 28: + IC(0.606 ns) + CELL(0.150 ns) = 18.325 ns; Loc. = LAB_X42_Y13; Fanout = 3; COMB Node = 'myCpu:theCPU|DataRtn:DtReturn|EX_Out[29]~86'
    Info: 29: + IC(0.290 ns) + CELL(0.275 ns) = 18.890 ns; Loc. = LAB_X42_Y13; Fanout = 1; COMB Node = 'myCpu:theCPU|ID_FwdMuxA[29]~9'
    Info: 30: + IC(0.415 ns) + CELL(0.150 ns) = 19.455 ns; Loc. = LAB_X42_Y13; Fanout = 1; COMB Node = 'myCpu:theCPU|ID_FwdMuxA[29]~10'
    Info: 31: + IC(0.290 ns) + CELL(0.275 ns) = 20.020 ns; Loc. = LAB_X42_Y13; Fanout = 2; COMB Node = 'myCpu:theCPU|ID_FwdMuxA[29]~11'
    Info: 32: + IC(0.127 ns) + CELL(0.437 ns) = 20.584 ns; Loc. = LAB_X42_Y13; Fanout = 1; COMB Node = 'myCpu:theCPU|Equal1~2'
    Info: 33: + IC(0.127 ns) + CELL(0.438 ns) = 21.149 ns; Loc. = LAB_X42_Y13; Fanout = 1; COMB Node = 'myCpu:theCPU|Equal1~3'
    Info: 34: + IC(0.639 ns) + CELL(0.419 ns) = 22.207 ns; Loc. = LAB_X42_Y17; Fanout = 3; COMB Node = 'myCpu:theCPU|Equal1~22'
    Info: 35: + IC(0.290 ns) + CELL(0.275 ns) = 22.772 ns; Loc. = LAB_X42_Y17; Fanout = 52; COMB Node = 'myCpu:theCPU|CLU:CUnit|ID_PcSrc~0'
    Info: 36: + IC(0.145 ns) + CELL(0.393 ns) = 23.310 ns; Loc. = LAB_X42_Y17; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:3:FA|COUT~2'
    Info: 37: + IC(0.290 ns) + CELL(0.271 ns) = 23.871 ns; Loc. = LAB_X42_Y17; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:4:FA|COUT~0'
    Info: 38: + IC(0.290 ns) + CELL(0.271 ns) = 24.432 ns; Loc. = LAB_X42_Y17; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:5:FA|COUT~0'
    Info: 39: + IC(0.290 ns) + CELL(0.271 ns) = 24.993 ns; Loc. = LAB_X42_Y17; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:6:FA|COUT~0'
    Info: 40: + IC(0.290 ns) + CELL(0.271 ns) = 25.554 ns; Loc. = LAB_X42_Y17; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:7:FA|COUT~0'
    Info: 41: + IC(1.056 ns) + CELL(0.271 ns) = 26.881 ns; Loc. = LAB_X44_Y21; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:8:FA|COUT~0'
    Info: 42: + IC(0.290 ns) + CELL(0.271 ns) = 27.442 ns; Loc. = LAB_X44_Y21; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:9:FA|COUT~0'
    Info: 43: + IC(0.290 ns) + CELL(0.271 ns) = 28.003 ns; Loc. = LAB_X44_Y21; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:10:FA|COUT~0'
    Info: 44: + IC(0.290 ns) + CELL(0.271 ns) = 28.564 ns; Loc. = LAB_X44_Y21; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:11:FA|COUT~0'
    Info: 45: + IC(0.290 ns) + CELL(0.271 ns) = 29.125 ns; Loc. = LAB_X44_Y21; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:12:FA|COUT~0'
    Info: 46: + IC(0.290 ns) + CELL(0.271 ns) = 29.686 ns; Loc. = LAB_X44_Y21; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:13:FA|COUT~0'
    Info: 47: + IC(0.290 ns) + CELL(0.271 ns) = 30.247 ns; Loc. = LAB_X44_Y21; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:14:FA|COUT~0'
    Info: 48: + IC(0.290 ns) + CELL(0.271 ns) = 30.808 ns; Loc. = LAB_X44_Y21; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:15:FA|COUT~0'
    Info: 49: + IC(0.290 ns) + CELL(0.271 ns) = 31.369 ns; Loc. = LAB_X44_Y21; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:16:FA|COUT~0'
    Info: 50: + IC(0.290 ns) + CELL(0.271 ns) = 31.930 ns; Loc. = LAB_X44_Y21; Fanout = 3; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:17:FA|COUT~0'
    Info: 51: + IC(0.145 ns) + CELL(0.419 ns) = 32.494 ns; Loc. = LAB_X44_Y21; Fanout = 3; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:19:FA|COUT~1'
    Info: 52: + IC(0.145 ns) + CELL(0.419 ns) = 33.058 ns; Loc. = LAB_X44_Y21; Fanout = 3; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:21:FA|COUT~0'
    Info: 53: + IC(0.145 ns) + CELL(0.419 ns) = 33.622 ns; Loc. = LAB_X44_Y21; Fanout = 3; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:23:FA|COUT~0'
    Info: 54: + IC(0.336 ns) + CELL(0.419 ns) = 34.377 ns; Loc. = LAB_X45_Y21; Fanout = 3; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:25:FA|COUT~0'
    Info: 55: + IC(0.145 ns) + CELL(0.419 ns) = 34.941 ns; Loc. = LAB_X45_Y21; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:27:FA|COUT~0'
    Info: 56: + IC(0.290 ns) + CELL(0.271 ns) = 35.502 ns; Loc. = LAB_X45_Y21; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:28:FA|COUT~0'
    Info: 57: + IC(0.290 ns) + CELL(0.271 ns) = 36.063 ns; Loc. = LAB_X45_Y21; Fanout = 3; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:29:FA|COUT~0'
    Info: 58: + IC(0.145 ns) + CELL(0.420 ns) = 36.628 ns; Loc. = LAB_X45_Y21; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:31:FA|bitOut'
    Info: 59: + IC(0.290 ns) + CELL(0.275 ns) = 37.193 ns; Loc. = LAB_X45_Y21; Fanout = 1; COMB Node = 'myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~data_lut'
    Info: 60: + IC(0.000 ns) + CELL(0.084 ns) = 37.277 ns; Loc. = LAB_X45_Y21; Fanout = 1; REG Node = 'myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~_emulated'
    Info: Total cell delay = 16.510 ns ( 44.29 % )
    Info: Total interconnect delay = 20.767 ns ( 55.71 % )
Info: Fitter routing operations beginning
Info: Router estimated average interconnect usage is 21% of the available device resources
    Info: Router estimated peak interconnect usage is 71% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23
Info: Fitter routing phase terminated due to predicted failure from regional routing congestion
    Info: Routing phase ended with 171 interconnect resources used by multiple signals
    Info: Router estimated peak interconnect usage is 90% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23
    Info: The estimated likelihood of this design fitting successfully on the next attempt is moderate
Info: Fitter routing operations ending: elapsed time is 00:00:47
Info: Cannot fit design in device -- retrying with increased optimization that can result in longer processing time
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: The Fitter will not skip routability optimizations in all subsequent fit attempts
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:09
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:02:03
Info: Estimated most critical path is register to register delay of 38.069 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X41_Y29; Fanout = 42; REG Node = 'myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL'
    Info: 2: + IC(0.965 ns) + CELL(0.150 ns) = 1.115 ns; Loc. = LAB_X42_Y26; Fanout = 1; COMB Node = 'myCpu:theCPU|B[0]~4'
    Info: 3: + IC(0.639 ns) + CELL(0.420 ns) = 2.174 ns; Loc. = LAB_X41_Y30; Fanout = 85; COMB Node = 'myCpu:theCPU|B[0]~5'
    Info: 4: + IC(0.481 ns) + CELL(0.275 ns) = 2.930 ns; Loc. = LAB_X40_Y30; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:1:FS|COUT~0'
    Info: 5: + IC(0.290 ns) + CELL(0.275 ns) = 3.495 ns; Loc. = LAB_X40_Y30; Fanout = 2; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:3:FS|COUT~2'
    Info: 6: + IC(0.290 ns) + CELL(0.275 ns) = 4.060 ns; Loc. = LAB_X40_Y30; Fanout = 2; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:4:FS|COUT~0'
    Info: 7: + IC(0.145 ns) + CELL(0.420 ns) = 4.625 ns; Loc. = LAB_X40_Y30; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:5:FS|COUT~0'
    Info: 8: + IC(0.290 ns) + CELL(0.275 ns) = 5.190 ns; Loc. = LAB_X40_Y30; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:8:FS|COUT~1'
    Info: 9: + IC(0.290 ns) + CELL(0.275 ns) = 5.755 ns; Loc. = LAB_X40_Y30; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:8:FS|COUT~2'
    Info: 10: + IC(0.290 ns) + CELL(0.275 ns) = 6.320 ns; Loc. = LAB_X40_Y30; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:8:FS|COUT~3'
    Info: 11: + IC(0.415 ns) + CELL(0.150 ns) = 6.885 ns; Loc. = LAB_X40_Y30; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:11:FS|COUT~4'
    Info: 12: + IC(0.415 ns) + CELL(0.150 ns) = 7.450 ns; Loc. = LAB_X40_Y30; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:11:FS|COUT~5'
    Info: 13: + IC(0.415 ns) + CELL(0.150 ns) = 8.015 ns; Loc. = LAB_X40_Y30; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:13:FS|COUT~0'
    Info: 14: + IC(0.290 ns) + CELL(0.275 ns) = 8.580 ns; Loc. = LAB_X40_Y30; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:13:FS|COUT~1'
    Info: 15: + IC(0.782 ns) + CELL(0.275 ns) = 9.637 ns; Loc. = LAB_X41_Y33; Fanout = 2; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:15:FS|COUT~3'
    Info: 16: + IC(0.877 ns) + CELL(0.150 ns) = 10.664 ns; Loc. = LAB_X45_Y33; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:18:FS|COUT~2'
    Info: 17: + IC(0.415 ns) + CELL(0.150 ns) = 11.229 ns; Loc. = LAB_X45_Y33; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:18:FS|COUT~3'
    Info: 18: + IC(0.415 ns) + CELL(0.150 ns) = 11.794 ns; Loc. = LAB_X45_Y33; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:21:FS|COUT~2'
    Info: 19: + IC(0.415 ns) + CELL(0.150 ns) = 12.359 ns; Loc. = LAB_X45_Y33; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:21:FS|COUT~3'
    Info: 20: + IC(0.415 ns) + CELL(0.150 ns) = 12.924 ns; Loc. = LAB_X45_Y33; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:23:FS|COUT~0'
    Info: 21: + IC(0.290 ns) + CELL(0.275 ns) = 13.489 ns; Loc. = LAB_X45_Y33; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:23:FS|COUT~1'
    Info: 22: + IC(0.290 ns) + CELL(0.275 ns) = 14.054 ns; Loc. = LAB_X45_Y33; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:25:FS|COUT~3'
    Info: 23: + IC(0.415 ns) + CELL(0.150 ns) = 14.619 ns; Loc. = LAB_X45_Y33; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:27:FS|COUT~0'
    Info: 24: + IC(0.290 ns) + CELL(0.275 ns) = 15.184 ns; Loc. = LAB_X45_Y33; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:27:FS|COUT~1'
    Info: 25: + IC(0.481 ns) + CELL(0.275 ns) = 15.940 ns; Loc. = LAB_X46_Y33; Fanout = 2; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:29:FS|COUT~2'
    Info: 26: + IC(0.481 ns) + CELL(0.275 ns) = 16.696 ns; Loc. = LAB_X47_Y33; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:30:FS|COUT~0'
    Info: 27: + IC(0.127 ns) + CELL(0.438 ns) = 17.261 ns; Loc. = LAB_X47_Y33; Fanout = 4; COMB Node = 'myCpu:theCPU|alu:ALUnit|Mux0~0'
    Info: 28: + IC(0.145 ns) + CELL(0.420 ns) = 17.826 ns; Loc. = LAB_X47_Y33; Fanout = 1; COMB Node = 'myCpu:theCPU|DataRtn:DtReturn|EX_Out[31]~100'
    Info: 29: + IC(0.290 ns) + CELL(0.275 ns) = 18.391 ns; Loc. = LAB_X47_Y33; Fanout = 1; COMB Node = 'myCpu:theCPU|DataRtn:DtReturn|EX_Out[31]~101'
    Info: 30: + IC(0.145 ns) + CELL(0.420 ns) = 18.956 ns; Loc. = LAB_X47_Y33; Fanout = 3; COMB Node = 'myCpu:theCPU|DataRtn:DtReturn|EX_Out[31]~380'
    Info: 31: + IC(0.892 ns) + CELL(0.150 ns) = 19.998 ns; Loc. = LAB_X47_Y32; Fanout = 1; COMB Node = 'myCpu:theCPU|ID_FwdMuxA[31]~15'
    Info: 32: + IC(0.415 ns) + CELL(0.150 ns) = 20.563 ns; Loc. = LAB_X47_Y32; Fanout = 2; COMB Node = 'myCpu:theCPU|ID_FwdMuxA[31]~16'
    Info: 33: + IC(0.415 ns) + CELL(0.150 ns) = 21.128 ns; Loc. = LAB_X47_Y32; Fanout = 1; COMB Node = 'myCpu:theCPU|Equal1~3'
    Info: 34: + IC(0.912 ns) + CELL(0.419 ns) = 22.459 ns; Loc. = LAB_X44_Y28; Fanout = 3; COMB Node = 'myCpu:theCPU|Equal1~22'
    Info: 35: + IC(0.290 ns) + CELL(0.275 ns) = 23.024 ns; Loc. = LAB_X44_Y28; Fanout = 52; COMB Node = 'myCpu:theCPU|CLU:CUnit|ID_PcSrc~0'
    Info: 36: + IC(0.145 ns) + CELL(0.393 ns) = 23.562 ns; Loc. = LAB_X44_Y28; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:3:FA|COUT~2'
    Info: 37: + IC(0.290 ns) + CELL(0.271 ns) = 24.123 ns; Loc. = LAB_X44_Y28; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:4:FA|COUT~0'
    Info: 38: + IC(0.290 ns) + CELL(0.271 ns) = 24.684 ns; Loc. = LAB_X44_Y28; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:5:FA|COUT~0'
    Info: 39: + IC(0.290 ns) + CELL(0.271 ns) = 25.245 ns; Loc. = LAB_X44_Y28; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:6:FA|COUT~0'
    Info: 40: + IC(0.290 ns) + CELL(0.271 ns) = 25.806 ns; Loc. = LAB_X44_Y28; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:7:FA|COUT~0'
    Info: 41: + IC(1.310 ns) + CELL(0.271 ns) = 27.387 ns; Loc. = LAB_X37_Y29; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:8:FA|COUT~0'
    Info: 42: + IC(0.290 ns) + CELL(0.271 ns) = 27.948 ns; Loc. = LAB_X37_Y29; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:9:FA|COUT~0'
    Info: 43: + IC(0.290 ns) + CELL(0.271 ns) = 28.509 ns; Loc. = LAB_X37_Y29; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:10:FA|COUT~0'
    Info: 44: + IC(0.290 ns) + CELL(0.271 ns) = 29.070 ns; Loc. = LAB_X37_Y29; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:11:FA|COUT~0'
    Info: 45: + IC(0.290 ns) + CELL(0.271 ns) = 29.631 ns; Loc. = LAB_X37_Y29; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:12:FA|COUT~0'
    Info: 46: + IC(0.290 ns) + CELL(0.271 ns) = 30.192 ns; Loc. = LAB_X37_Y29; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:13:FA|COUT~0'
    Info: 47: + IC(0.290 ns) + CELL(0.271 ns) = 30.753 ns; Loc. = LAB_X37_Y29; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:14:FA|COUT~0'
    Info: 48: + IC(0.290 ns) + CELL(0.271 ns) = 31.314 ns; Loc. = LAB_X37_Y29; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:15:FA|COUT~0'
    Info: 49: + IC(0.290 ns) + CELL(0.271 ns) = 31.875 ns; Loc. = LAB_X37_Y29; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:16:FA|COUT~0'
    Info: 50: + IC(0.290 ns) + CELL(0.271 ns) = 32.436 ns; Loc. = LAB_X37_Y29; Fanout = 3; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:17:FA|COUT~0'
    Info: 51: + IC(0.145 ns) + CELL(0.419 ns) = 33.000 ns; Loc. = LAB_X37_Y29; Fanout = 3; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:19:FA|COUT~1'
    Info: 52: + IC(0.145 ns) + CELL(0.419 ns) = 33.564 ns; Loc. = LAB_X37_Y29; Fanout = 3; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:21:FA|COUT~0'
    Info: 53: + IC(0.145 ns) + CELL(0.419 ns) = 34.128 ns; Loc. = LAB_X37_Y29; Fanout = 3; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:23:FA|COUT~0'
    Info: 54: + IC(0.622 ns) + CELL(0.419 ns) = 35.169 ns; Loc. = LAB_X37_Y30; Fanout = 3; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:25:FA|COUT~0'
    Info: 55: + IC(0.145 ns) + CELL(0.419 ns) = 35.733 ns; Loc. = LAB_X37_Y30; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:27:FA|COUT~0'
    Info: 56: + IC(0.290 ns) + CELL(0.271 ns) = 36.294 ns; Loc. = LAB_X37_Y30; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:28:FA|COUT~0'
    Info: 57: + IC(0.290 ns) + CELL(0.271 ns) = 36.855 ns; Loc. = LAB_X37_Y30; Fanout = 3; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:29:FA|COUT~0'
    Info: 58: + IC(0.145 ns) + CELL(0.420 ns) = 37.420 ns; Loc. = LAB_X37_Y30; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:31:FA|bitOut'
    Info: 59: + IC(0.290 ns) + CELL(0.275 ns) = 37.985 ns; Loc. = LAB_X37_Y30; Fanout = 1; COMB Node = 'myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~data_lut'
    Info: 60: + IC(0.000 ns) + CELL(0.084 ns) = 38.069 ns; Loc. = LAB_X37_Y30; Fanout = 1; REG Node = 'myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~_emulated'
    Info: Total cell delay = 16.215 ns ( 42.59 % )
    Info: Total interconnect delay = 21.854 ns ( 57.41 % )
Info: Fitter routing operations beginning
Info: Router estimated average interconnect usage is 13% of the available device resources
    Info: Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36
Info: Fitter routing operations ending: elapsed time is 00:00:44
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Warning: Found 82 output pins without output pin load capacitance assignment
    Info: Pin "halt" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemWen" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Generated suppressed messages file /home/ecegrid/a/mg255/ece437/project3/._cpu/cpu.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 402 megabytes
    Info: Processing ended: Tue Nov  8 21:05:25 2011
    Info: Elapsed time: 00:04:33
    Info: Total CPU time (on all processors): 00:06:25


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/ecegrid/a/mg255/ece437/project3/._cpu/cpu.fit.smsg.


Flow report for cpu
Tue Nov  8 21:06:08 2011
Quartus II Version 10.0 Build 218 06/27/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Flow Summary                                                                   ;
+------------------------------------+-------------------------------------------+
; Flow Status                        ; Successful - Tue Nov  8 21:06:08 2011     ;
; Quartus II Version                 ; 10.0 Build 218 06/27/2010 SJ Full Version ;
; Revision Name                      ; cpu                                       ;
; Top-level Entity Name              ; cpu                                       ;
; Family                             ; Cyclone II                                ;
; Device                             ; EP2C35F672C6                              ;
; Timing Models                      ; Final                                     ;
; Met timing requirements            ; Yes                                       ;
; Total logic elements               ; 11,284 / 33,216 ( 34 % )                  ;
;     Total combinational functions  ; 8,829 / 33,216 ( 27 % )                   ;
;     Dedicated logic registers      ; 5,716 / 33,216 ( 17 % )                   ;
; Total registers                    ; 5716                                      ;
; Total pins                         ; 168 / 475 ( 35 % )                        ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 262,144 / 483,840 ( 54 % )                ;
; Embedded Multiplier 9-bit elements ; 0 / 70 ( 0 % )                            ;
; Total PLLs                         ; 0 / 4 ( 0 % )                             ;
+------------------------------------+-------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 11/08/2011 20:59:20 ;
; Main task         ; Compilation         ;
; Revision Name     ; cpu                 ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                  ;
+--------------------------------------------+---------------------------------------+---------------+-------------+----------------+
; Assignment Name                            ; Value                                 ; Default Value ; Entity Name ; Section Id     ;
+--------------------------------------------+---------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID                      ; 68699793665.132080396014702           ; --            ; --          ; --             ;
; EDA_ENABLE_GLITCH_FILTERING                ; On                                    ; --            ; --          ; eda_simulation ;
; EDA_GENERATE_FUNCTIONAL_NETLIST            ; On                                    ; --            ; --          ; eda_simulation ;
; EDA_INCLUDE_VHDL_CONFIGURATION_DECLARATION ; On                                    ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT                     ; Vhdl                                  ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                        ; ModelSim (VHDL)                       ; <None>        ; --          ; --             ;
; ENABLE_LOGIC_ANALYZER_INTERFACE            ; Off                                   ; --            ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP                     ; 85                                    ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP                     ; 0                                     ; --            ; --          ; --             ;
; PARTITION_NETLIST_TYPE                     ; SOURCE                                ; --            ; --          ; Top            ;
; POWER_BOARD_THERMAL_MODEL                  ; None (CONSERVATIVE)                   ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION              ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ; --            ; --          ; --             ;
+--------------------------------------------+---------------------------------------+---------------+-------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis    ; 00:01:27     ; 1.0                     ; --                  ; 00:01:25                           ;
; Fitter                  ; 00:04:27     ; 1.6                     ; --                  ; 00:06:19                           ;
; Classic Timing Analyzer ; 00:00:24     ; 1.3                     ; --                  ; 00:00:27                           ;
; EDA Netlist Writer      ; 00:00:08     ; 1.0                     ; --                  ; 00:00:07                           ;
; Assembler               ; 00:00:04     ; 1.0                     ; --                  ; 00:00:04                           ;
; Total                   ; 00:06:30     ; --                      ; --                  ; 00:08:22                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                             ;
+-------------------------+---------------------------+---------+------------+----------------+
; Module Name             ; Machine Hostname          ; OS Name ; OS Version ; Processor type ;
+-------------------------+---------------------------+---------+------------+----------------+
; Analysis & Synthesis    ; ecelinux03.ecn.purdue.edu ; Red Hat ; 5          ; x86_64         ;
; Fitter                  ; ecelinux03.ecn.purdue.edu ; Red Hat ; 5          ; x86_64         ;
; Classic Timing Analyzer ; ecelinux03.ecn.purdue.edu ; Red Hat ; 5          ; x86_64         ;
; EDA Netlist Writer      ; ecelinux03.ecn.purdue.edu ; Red Hat ; 5          ; x86_64         ;
; Assembler               ; ecelinux03.ecn.purdue.edu ; Red Hat ; 5          ; x86_64         ;
+-------------------------+---------------------------+---------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=on cpu -c cpu
quartus_fit --read_settings_files=on --write_settings_files=on cpu -c cpu
quartus_tan --read_settings_files=on --write_settings_files=on cpu -c cpu
quartus_eda --read_settings_files=on --write_settings_files=on cpu -c cpu
quartus_asm --read_settings_files=on --write_settings_files=on cpu -c cpu



Analysis & Synthesis report for cpu
Tue Nov  8 21:00:50 2011
Quartus II Version 10.0 Build 218 06/27/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |cpu|myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|rtnState
 11. State Machine - |cpu|myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1
 18. Parameter Settings for User Entity Instance: VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2
 20. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:0:FS"
 23. Port Connectivity Checks: "myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:0:FA"
 24. Port Connectivity Checks: "myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:31:FA"
 25. Port Connectivity Checks: "myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:0:FA"
 26. In-System Memory Content Editor Settings
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov  8 21:00:50 2011     ;
; Quartus II Version                 ; 10.0 Build 218 06/27/2010 SJ Full Version ;
; Revision Name                      ; cpu                                       ;
; Top-level Entity Name              ; cpu                                       ;
; Family                             ; Cyclone II                                ;
; Total logic elements               ; 13,558                                    ;
;     Total combinational functions  ; 8,813                                     ;
;     Dedicated logic registers      ; 5,716                                     ;
; Total registers                    ; 5716                                      ;
; Total pins                         ; 168                                       ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 262,144                                   ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 0                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; cpu                ; cpu                ;
; Family name                                                                ; Cyclone II         ; Stratix            ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                       ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------+
; ../source/cpu.vhd                ; yes             ; User VHDL File                         ; /home/ecegrid/a/mg255/ece437/project3/source/cpu.vhd                               ;
; ../source/VarLatRAM.vhd          ; yes             ; User VHDL File                         ; /home/ecegrid/a/mg255/ece437/project3/source/VarLatRAM.vhd                         ;
; ../source/ram.vhd                ; yes             ; User Wizard-Generated File             ; /home/ecegrid/a/mg255/ece437/project3/source/ram.vhd                               ;
; ../source/mycpu.vhd              ; yes             ; User VHDL File                         ; /home/ecegrid/a/mg255/ece437/project3/source/mycpu.vhd                             ;
; ../source/AluCont.vhd            ; yes             ; User VHDL File                         ; /home/ecegrid/a/mg255/ece437/project3/source/AluCont.vhd                           ;
; ../source/CLU.vhd                ; yes             ; User VHDL File                         ; /home/ecegrid/a/mg255/ece437/project3/source/CLU.vhd                               ;
; ../source/DataRtn.vhd            ; yes             ; User VHDL File                         ; /home/ecegrid/a/mg255/ece437/project3/source/DataRtn.vhd                           ;
; ../source/Decode.vhd             ; yes             ; User VHDL File                         ; /home/ecegrid/a/mg255/ece437/project3/source/Decode.vhd                            ;
; ../source/registerFile.vhd       ; yes             ; User VHDL File                         ; /home/ecegrid/a/mg255/ece437/project3/source/registerFile.vhd                      ;
; ../source/ShiftXtd.vhd           ; yes             ; User VHDL File                         ; /home/ecegrid/a/mg255/ece437/project3/source/ShiftXtd.vhd                          ;
; ../source/J_JAL.vhd              ; yes             ; User VHDL File                         ; /home/ecegrid/a/mg255/ece437/project3/source/J_JAL.vhd                             ;
; ../source/MemCont.vhd            ; yes             ; User VHDL File                         ; /home/ecegrid/a/mg255/ece437/project3/source/MemCont.vhd                           ;
; ../source/IFID_REG.vhd           ; yes             ; User VHDL File                         ; /home/ecegrid/a/mg255/ece437/project3/source/IFID_REG.vhd                          ;
; ../source/IDEX_REG.vhd           ; yes             ; User VHDL File                         ; /home/ecegrid/a/mg255/ece437/project3/source/IDEX_REG.vhd                          ;
; ../source/EXMEM_REG.vhd          ; yes             ; User VHDL File                         ; /home/ecegrid/a/mg255/ece437/project3/source/EXMEM_REG.vhd                         ;
; ../source/MEMWB_REG.vhd          ; yes             ; User VHDL File                         ; /home/ecegrid/a/mg255/ece437/project3/source/MEMWB_REG.vhd                         ;
; ../source/icache.vhd             ; yes             ; User VHDL File                         ; /home/ecegrid/a/mg255/ece437/project3/source/icache.vhd                            ;
; ../source/FwdUnit.vhd            ; yes             ; User VHDL File                         ; /home/ecegrid/a/mg255/ece437/project3/source/FwdUnit.vhd                           ;
; ../source/icache_ctrl.vhd        ; yes             ; User VHDL File                         ; /home/ecegrid/a/mg255/ece437/project3/source/icache_ctrl.vhd                       ;
; ../source/data16x184.vhd         ; yes             ; User VHDL File                         ; /home/ecegrid/a/mg255/ece437/project3/source/data16x184.vhd                        ;
; ../source/PcBlock.vhd            ; yes             ; User VHDL File                         ; /home/ecegrid/a/mg255/ece437/project3/source/PcBlock.vhd                           ;
; ../source/bitAdder.vhd           ; yes             ; User VHDL File                         ; /home/ecegrid/a/mg255/ece437/project3/source/bitAdder.vhd                          ;
; ../source/Add32.vhd              ; yes             ; User VHDL File                         ; /home/ecegrid/a/mg255/ece437/project3/source/Add32.vhd                             ;
; ../source/alu.vhd                ; yes             ; User VHDL File                         ; /home/ecegrid/a/mg255/ece437/project3/source/alu.vhd                               ;
; ../source/dcache.vhd             ; yes             ; User VHDL File                         ; /home/ecegrid/a/mg255/ece437/project3/source/dcache.vhd                            ;
; ../source/dCacheCLU.vhd          ; yes             ; User VHDL File                         ; /home/ecegrid/a/mg255/ece437/project3/source/dCacheCLU.vhd                         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /package/eda/altera/altera10.0/quartus/libraries/megafunctions/altsyncram.tdf      ;
; db/altsyncram_f9f1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ecegrid/a/mg255/ece437/project3/._cpu/db/altsyncram_f9f1.tdf                 ;
; db/altsyncram_loa2.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ecegrid/a/mg255/ece437/project3/._cpu/db/altsyncram_loa2.tdf                 ;
; meminit.hex                      ; yes             ; Auto-Found Memory Initialization File  ; /home/ecegrid/a/mg255/ece437/project3/._cpu/meminit.hex                            ;
; db/decode_1oa.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/ecegrid/a/mg255/ece437/project3/._cpu/db/decode_1oa.tdf                      ;
; db/mux_ujb.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/ecegrid/a/mg255/ece437/project3/._cpu/db/mux_ujb.tdf                         ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction                 ; /package/eda/altera/altera10.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                 ; /package/eda/altera/altera10.0/quartus/libraries/megafunctions/sld_rom_sr.vhd      ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                 ; /package/eda/altera/altera10.0/quartus/libraries/megafunctions/sld_hub.vhd         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 13,558 ;
;                                             ;        ;
; Total combinational functions               ; 8813   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 7859   ;
;     -- 3 input functions                    ; 679    ;
;     -- <=2 input functions                  ; 275    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 8777   ;
;     -- arithmetic mode                      ; 36     ;
;                                             ;        ;
; Total registers                             ; 5716   ;
;     -- Dedicated logic registers            ; 5716   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 168    ;
; Total memory bits                           ; 262144 ;
; Maximum fan-out node                        ; nReset ;
; Maximum fan-out                             ; 5580   ;
; Total fan-out                               ; 58993  ;
; Average fan-out                             ; 4.00   ;
+---------------------------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                          ; Library Name ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |cpu                                                                   ; 8813 (72)         ; 5716 (0)     ; 262144      ; 0          ; 0            ; 0       ; 0         ; 168  ; 0            ; |cpu                                                                                                                                                                         ;              ;
;    |VarLatRAM:theRAM|                                                  ; 172 (78)          ; 76 (8)       ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|VarLatRAM:theRAM                                                                                                                                                        ;              ;
;       |ram:SYNRAM|                                                     ; 94 (0)            ; 68 (0)       ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|VarLatRAM:theRAM|ram:SYNRAM                                                                                                                                             ;              ;
;          |altsyncram:altsyncram_component|                             ; 94 (0)            ; 68 (0)       ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component                                                                                                             ;              ;
;             |altsyncram_f9f1:auto_generated|                           ; 94 (0)            ; 68 (0)       ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated                                                                              ;              ;
;                |altsyncram_loa2:altsyncram1|                           ; 5 (0)             ; 2 (2)        ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1                                                  ;              ;
;                   |decode_1oa:decode4|                                 ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|decode_1oa:decode4                               ;              ;
;                   |decode_1oa:decode5|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|decode_1oa:decode5                               ;              ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 89 (67)           ; 66 (57)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ;              ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 22 (22)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;              ;
;    |myCpu:theCPU|                                                      ; 8476 (1106)       ; 5576 (0)     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU                                                                                                                                                            ;              ;
;       |AluCont:AluController|                                          ; 18 (18)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|AluCont:AluController                                                                                                                                      ;              ;
;       |CLU:CUnit|                                                      ; 11 (11)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|CLU:CUnit                                                                                                                                                  ;              ;
;       |DataRtn:DtReturn|                                               ; 335 (335)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|DataRtn:DtReturn                                                                                                                                           ;              ;
;       |Decode:DecBlk|                                                  ; 28 (28)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|Decode:DecBlk                                                                                                                                              ;              ;
;       |EXMEM_REG:EXMEM|                                                ; 0 (0)             ; 73 (73)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|EXMEM_REG:EXMEM                                                                                                                                            ;              ;
;       |FwdUnit:FwdIt|                                                  ; 13 (13)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|FwdUnit:FwdIt                                                                                                                                              ;              ;
;       |IDEX_REG:IDEX|                                                  ; 154 (154)         ; 148 (148)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|IDEX_REG:IDEX                                                                                                                                              ;              ;
;       |IFID_REG:IFID|                                                  ; 137 (137)         ; 64 (64)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|IFID_REG:IFID                                                                                                                                              ;              ;
;       |J_JAL:JJALCONT|                                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|J_JAL:JJALCONT                                                                                                                                             ;              ;
;       |MEMWB_REG:MEMWB|                                                ; 0 (0)             ; 39 (39)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|MEMWB_REG:MEMWB                                                                                                                                            ;              ;
;       |MemCont:MCont|                                                  ; 72 (72)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|MemCont:MCont                                                                                                                                              ;              ;
;       |PcBlock:PCBlk|                                                  ; 101 (41)          ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk                                                                                                                                              ;              ;
;          |Add32:Pcn4_plus_add2pc|                                      ; 60 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc                                                                                                                       ;              ;
;             |bitadder:\genFullAdder:10:FA|                             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:10:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:11:FA|                             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:11:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:12:FA|                             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:12:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:13:FA|                             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:13:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:14:FA|                             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:14:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:15:FA|                             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:15:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:16:FA|                             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:16:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:17:FA|                             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:17:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:18:FA|                             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:18:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:19:FA|                             ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:19:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:20:FA|                             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:20:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:21:FA|                             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:21:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:22:FA|                             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:22:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:23:FA|                             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:23:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:24:FA|                             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:24:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:25:FA|                             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:25:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:26:FA|                             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:26:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:27:FA|                             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:27:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:28:FA|                             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:28:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:29:FA|                             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:29:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:2:FA|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:2:FA                                                                                           ;              ;
;             |bitadder:\genFullAdder:31:FA|                             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:31:FA                                                                                          ;              ;
;             |bitadder:\genFullAdder:3:FA|                              ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:3:FA                                                                                           ;              ;
;             |bitadder:\genFullAdder:4:FA|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:4:FA                                                                                           ;              ;
;             |bitadder:\genFullAdder:5:FA|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:5:FA                                                                                           ;              ;
;             |bitadder:\genFullAdder:6:FA|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:6:FA                                                                                           ;              ;
;             |bitadder:\genFullAdder:7:FA|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:7:FA                                                                                           ;              ;
;             |bitadder:\genFullAdder:8:FA|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:8:FA                                                                                           ;              ;
;             |bitadder:\genFullAdder:9:FA|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:9:FA                                                                                           ;              ;
;       |ShiftXtd:Xtd|                                                   ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|ShiftXtd:Xtd                                                                                                                                               ;              ;
;       |alu:ALUnit|                                                     ; 387 (294)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit                                                                                                                                                 ;              ;
;          |bitadder:\genFullAdder:11:FA|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:11:FA                                                                                                                    ;              ;
;          |bitadder:\genFullAdder:14:FA|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:14:FA                                                                                                                    ;              ;
;          |bitadder:\genFullAdder:16:FA|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:16:FA                                                                                                                    ;              ;
;          |bitadder:\genFullAdder:17:FA|                                ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:17:FA                                                                                                                    ;              ;
;          |bitadder:\genFullAdder:1:FA|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:1:FA                                                                                                                     ;              ;
;          |bitadder:\genFullAdder:20:FA|                                ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:20:FA                                                                                                                    ;              ;
;          |bitadder:\genFullAdder:21:FA|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:21:FA                                                                                                                    ;              ;
;          |bitadder:\genFullAdder:23:FA|                                ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:23:FA                                                                                                                    ;              ;
;          |bitadder:\genFullAdder:24:FA|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:24:FA                                                                                                                    ;              ;
;          |bitadder:\genFullAdder:26:FA|                                ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:26:FA                                                                                                                    ;              ;
;          |bitadder:\genFullAdder:27:FA|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:27:FA                                                                                                                    ;              ;
;          |bitadder:\genFullAdder:29:FA|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:29:FA                                                                                                                    ;              ;
;          |bitadder:\genFullAdder:30:FA|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:30:FA                                                                                                                    ;              ;
;          |bitadder:\genFullAdder:3:FA|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:3:FA                                                                                                                     ;              ;
;          |bitadder:\genFullAdder:4:FA|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:4:FA                                                                                                                     ;              ;
;          |bitadder:\genFullAdder:5:FA|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:5:FA                                                                                                                     ;              ;
;          |bitadder:\genFullAdder:6:FA|                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:6:FA                                                                                                                     ;              ;
;          |bitadder:\genFullAdder:8:FA|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:8:FA                                                                                                                     ;              ;
;          |bitadder:\genFullAdder:9:FA|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:9:FA                                                                                                                     ;              ;
;          |bitadder:\genFullSub:11:FS|                                  ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:11:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:12:FS|                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:12:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:13:FS|                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:13:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:15:FS|                                  ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:15:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:16:FS|                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:16:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:17:FS|                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:17:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:18:FS|                                  ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:18:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:19:FS|                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:19:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:1:FS|                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:1:FS                                                                                                                       ;              ;
;          |bitadder:\genFullSub:20:FS|                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:20:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:21:FS|                                  ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:21:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:22:FS|                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:22:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:23:FS|                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:23:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:24:FS|                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:24:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:25:FS|                                  ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:25:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:26:FS|                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:26:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:27:FS|                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:27:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:29:FS|                                  ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:29:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:30:FS|                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:30:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:31:FS|                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:31:FS                                                                                                                      ;              ;
;          |bitadder:\genFullSub:3:FS|                                   ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:3:FS                                                                                                                       ;              ;
;          |bitadder:\genFullSub:4:FS|                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:4:FS                                                                                                                       ;              ;
;          |bitadder:\genFullSub:5:FS|                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:5:FS                                                                                                                       ;              ;
;          |bitadder:\genFullSub:6:FS|                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:6:FS                                                                                                                       ;              ;
;          |bitadder:\genFullSub:7:FS|                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:7:FS                                                                                                                       ;              ;
;          |bitadder:\genFullSub:8:FS|                                   ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:8:FS                                                                                                                       ;              ;
;          |bitadder:\genFullSub:9:FS|                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:9:FS                                                                                                                       ;              ;
;       |dcache:dcacheBLK|                                               ; 4790 (0)          ; 3283 (0)     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|dcache:dcacheBLK                                                                                                                                           ;              ;
;          |dCacheCLU:dRamCLU|                                           ; 1096 (1096)       ; 355 (355)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU                                                                                                                         ;              ;
;          |data16x126:dRam|                                             ; 3694 (3694)       ; 2928 (2928)  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam                                                                                                                           ;              ;
;       |icache:icacheBlk|                                               ; 632 (632)         ; 944 (944)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|icache:icacheBlk                                                                                                                                           ;              ;
;       |icache_ctrl:IcacheCLU|                                          ; 3 (3)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|icache_ctrl:IcacheCLU                                                                                                                                      ;              ;
;       |registerFile:RegFL|                                             ; 684 (684)         ; 992 (992)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|myCpu:theCPU|registerFile:RegFL                                                                                                                                         ;              ;
;    |sld_hub:auto_hub|                                                  ; 93 (55)           ; 64 (36)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|sld_hub:auto_hub                                                                                                                                                        ;              ;
;       |sld_rom_sr:hub_info_reg|                                        ; 21 (21)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                      ; 17 (17)           ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                              ;              ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------+
; Name                                                                                                                              ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF         ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------+
; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 8192         ; 32           ; 8192         ; 32           ; 262144 ; meminit.hex ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+----------------------------------+------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                  ; IP Include File                                      ;
+--------+--------------+---------+--------------+--------------+----------------------------------+------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |cpu|VarLatRAM:theRAM|ram:SYNRAM ; /home/ecegrid/a/mg255/ece437/project3/source/ram.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------------------+------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cpu|myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|rtnState                                                                                                                                                                                                                 ;
+----------------------+-----------------+-------------------+--------------------+-----------------+----------------------+----------------------+-----------------+-----------------+----------------+----------------+------------------+------------------+-----------------+---------------+
; Name                 ; rtnState.halted ; rtnState.haltDump ; rtnState.hitUpdate ; rtnState.update ; rtnState.waitSingle2 ; rtnState.waitSingle1 ; rtnState.write2 ; rtnState.write1 ; rtnState.read2 ; rtnState.read1 ; rtnState.dirtyRW ; rtnState.cleanRW ; rtnState.chkHit ; rtnState.idle ;
+----------------------+-----------------+-------------------+--------------------+-----------------+----------------------+----------------------+-----------------+-----------------+----------------+----------------+------------------+------------------+-----------------+---------------+
; rtnState.idle        ; 0               ; 0                 ; 0                  ; 0               ; 0                    ; 0                    ; 0               ; 0               ; 0              ; 0              ; 0                ; 0                ; 0               ; 0             ;
; rtnState.chkHit      ; 0               ; 0                 ; 0                  ; 0               ; 0                    ; 0                    ; 0               ; 0               ; 0              ; 0              ; 0                ; 0                ; 1               ; 1             ;
; rtnState.cleanRW     ; 0               ; 0                 ; 0                  ; 0               ; 0                    ; 0                    ; 0               ; 0               ; 0              ; 0              ; 0                ; 1                ; 0               ; 1             ;
; rtnState.dirtyRW     ; 0               ; 0                 ; 0                  ; 0               ; 0                    ; 0                    ; 0               ; 0               ; 0              ; 0              ; 1                ; 0                ; 0               ; 1             ;
; rtnState.read1       ; 0               ; 0                 ; 0                  ; 0               ; 0                    ; 0                    ; 0               ; 0               ; 0              ; 1              ; 0                ; 0                ; 0               ; 1             ;
; rtnState.read2       ; 0               ; 0                 ; 0                  ; 0               ; 0                    ; 0                    ; 0               ; 0               ; 1              ; 0              ; 0                ; 0                ; 0               ; 1             ;
; rtnState.write1      ; 0               ; 0                 ; 0                  ; 0               ; 0                    ; 0                    ; 0               ; 1               ; 0              ; 0              ; 0                ; 0                ; 0               ; 1             ;
; rtnState.write2      ; 0               ; 0                 ; 0                  ; 0               ; 0                    ; 0                    ; 1               ; 0               ; 0              ; 0              ; 0                ; 0                ; 0               ; 1             ;
; rtnState.waitSingle1 ; 0               ; 0                 ; 0                  ; 0               ; 0                    ; 1                    ; 0               ; 0               ; 0              ; 0              ; 0                ; 0                ; 0               ; 1             ;
; rtnState.waitSingle2 ; 0               ; 0                 ; 0                  ; 0               ; 1                    ; 0                    ; 0               ; 0               ; 0              ; 0              ; 0                ; 0                ; 0               ; 1             ;
; rtnState.update      ; 0               ; 0                 ; 0                  ; 1               ; 0                    ; 0                    ; 0               ; 0               ; 0              ; 0              ; 0                ; 0                ; 0               ; 1             ;
; rtnState.hitUpdate   ; 0               ; 0                 ; 1                  ; 0               ; 0                    ; 0                    ; 0               ; 0               ; 0              ; 0              ; 0                ; 0                ; 0               ; 1             ;
; rtnState.haltDump    ; 0               ; 1                 ; 0                  ; 0               ; 0                    ; 0                    ; 0               ; 0               ; 0              ; 0              ; 0                ; 0                ; 0               ; 1             ;
; rtnState.halted      ; 1               ; 0                 ; 0                  ; 0               ; 0                    ; 0                    ; 0               ; 0               ; 0              ; 0              ; 0                ; 0                ; 0               ; 1             ;
+----------------------+-----------------+-------------------+--------------------+-----------------+----------------------+----------------------+-----------------+-----------------+----------------+----------------+------------------+------------------+-----------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cpu|myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|state                                                                                                                                                                       ;
+-------------------+--------------+----------------+-----------------+--------------+-------------------+-------------------+--------------+--------------+-------------+-------------+---------------+---------------+--------------+------------+
; Name              ; state.halted ; state.haltDump ; state.hitUpdate ; state.update ; state.waitSingle2 ; state.waitSingle1 ; state.write2 ; state.write1 ; state.read2 ; state.read1 ; state.dirtyRW ; state.cleanRW ; state.chkHit ; state.idle ;
+-------------------+--------------+----------------+-----------------+--------------+-------------------+-------------------+--------------+--------------+-------------+-------------+---------------+---------------+--------------+------------+
; state.idle        ; 0            ; 0              ; 0               ; 0            ; 0                 ; 0                 ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0            ; 0          ;
; state.chkHit      ; 0            ; 0              ; 0               ; 0            ; 0                 ; 0                 ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 1            ; 1          ;
; state.cleanRW     ; 0            ; 0              ; 0               ; 0            ; 0                 ; 0                 ; 0            ; 0            ; 0           ; 0           ; 0             ; 1             ; 0            ; 1          ;
; state.dirtyRW     ; 0            ; 0              ; 0               ; 0            ; 0                 ; 0                 ; 0            ; 0            ; 0           ; 0           ; 1             ; 0             ; 0            ; 1          ;
; state.read1       ; 0            ; 0              ; 0               ; 0            ; 0                 ; 0                 ; 0            ; 0            ; 0           ; 1           ; 0             ; 0             ; 0            ; 1          ;
; state.read2       ; 0            ; 0              ; 0               ; 0            ; 0                 ; 0                 ; 0            ; 0            ; 1           ; 0           ; 0             ; 0             ; 0            ; 1          ;
; state.write1      ; 0            ; 0              ; 0               ; 0            ; 0                 ; 0                 ; 0            ; 1            ; 0           ; 0           ; 0             ; 0             ; 0            ; 1          ;
; state.write2      ; 0            ; 0              ; 0               ; 0            ; 0                 ; 0                 ; 1            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0            ; 1          ;
; state.waitSingle1 ; 0            ; 0              ; 0               ; 0            ; 0                 ; 1                 ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0            ; 1          ;
; state.waitSingle2 ; 0            ; 0              ; 0               ; 0            ; 1                 ; 0                 ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0            ; 1          ;
; state.update      ; 0            ; 0              ; 0               ; 1            ; 0                 ; 0                 ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0            ; 1          ;
; state.hitUpdate   ; 0            ; 0              ; 1               ; 0            ; 0                 ; 0                 ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0            ; 1          ;
; state.haltDump    ; 0            ; 1              ; 0               ; 0            ; 0                 ; 0                 ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0            ; 1          ;
; state.halted      ; 1            ; 0              ; 0               ; 0            ; 0                 ; 0                 ; 0            ; 0            ; 0           ; 0           ; 0             ; 0             ; 0            ; 1          ;
+-------------------+--------------+----------------+-----------------+--------------+-------------------+-------------------+--------------+--------------+-------------+-------------+---------------+---------------+--------------+------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; myCpu:theCPU|MemCont:MCont|stopDcache              ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                 ;
+----------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Register name                                                        ; Reason for Removal                                                          ;
+----------------------------------------------------------------------+-----------------------------------------------------------------------------+
; myCpu:theCPU|PcBlock:PCBlk|PcInt[0]                                  ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[0]                                ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[1]                                  ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[1]                                ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[2]                                  ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[2]                                ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[3]                                  ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[3]                                ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[4]                                  ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[4]                                ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[5]                                  ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[5]                                ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[6]                                  ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[6]                                ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[7]                                  ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[7]                                ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[8]                                  ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[8]                                ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[9]                                  ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[9]                                ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[10]                                 ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[10]                               ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[11]                                 ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[11]                               ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[12]                                 ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[12]                               ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[13]                                 ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[13]                               ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[14]                                 ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[14]                               ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[15]                                 ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[15]                               ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[16]                                 ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[16]                               ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[17]                                 ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[17]                               ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[18]                                 ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[18]                               ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[19]                                 ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[19]                               ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[20]                                 ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[20]                               ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[21]                                 ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[21]                               ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[22]                                 ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[22]                               ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[23]                                 ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[23]                               ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[24]                                 ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[24]                               ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[25]                                 ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[25]                               ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[26]                                 ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[26]                               ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[27]                                 ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[27]                               ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[28]                                 ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[28]                               ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[29]                                 ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[29]                               ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[30]                                 ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[30]                               ;
; myCpu:theCPU|PcBlock:PCBlk|PcInt[31]                                 ; Merged with myCpu:theCPU|PcBlock:PCBlk|PC[31]                               ;
; myCpu:theCPU|IDEX_REG:IDEX|EX_XtdOut[15]                             ; Merged with myCpu:theCPU|IDEX_REG:IDEX|EX_Imm16[15]                         ;
; myCpu:theCPU|IDEX_REG:IDEX|EX_XtdOut[14]                             ; Merged with myCpu:theCPU|IDEX_REG:IDEX|EX_Imm16[14]                         ;
; myCpu:theCPU|IDEX_REG:IDEX|EX_XtdOut[13]                             ; Merged with myCpu:theCPU|IDEX_REG:IDEX|EX_Imm16[13]                         ;
; myCpu:theCPU|IDEX_REG:IDEX|EX_XtdOut[12]                             ; Merged with myCpu:theCPU|IDEX_REG:IDEX|EX_Imm16[12]                         ;
; myCpu:theCPU|IDEX_REG:IDEX|EX_XtdOut[11]                             ; Merged with myCpu:theCPU|IDEX_REG:IDEX|EX_Imm16[11]                         ;
; myCpu:theCPU|IDEX_REG:IDEX|EX_XtdOut[10]                             ; Merged with myCpu:theCPU|IDEX_REG:IDEX|EX_Imm16[10]                         ;
; myCpu:theCPU|IDEX_REG:IDEX|EX_XtdOut[8]                              ; Merged with myCpu:theCPU|IDEX_REG:IDEX|EX_Imm16[8]                          ;
; myCpu:theCPU|IDEX_REG:IDEX|EX_XtdOut[7]                              ; Merged with myCpu:theCPU|IDEX_REG:IDEX|EX_Imm16[7]                          ;
; myCpu:theCPU|IDEX_REG:IDEX|EX_XtdOut[4]                              ; Merged with myCpu:theCPU|IDEX_REG:IDEX|EX_Imm16[4]                          ;
; myCpu:theCPU|IDEX_REG:IDEX|EX_XtdOut[2]                              ; Merged with myCpu:theCPU|IDEX_REG:IDEX|EX_Imm16[2]                          ;
; myCpu:theCPU|IDEX_REG:IDEX|EX_XtdOut[0]                              ; Merged with myCpu:theCPU|IDEX_REG:IDEX|EX_Imm16[0]                          ;
; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[5..30]                         ; Merged with myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[31]                       ;
; myCpu:theCPU|IDEX_REG:IDEX|EX_XtdOut[16,18,20..30]                   ; Merged with myCpu:theCPU|IDEX_REG:IDEX|EX_XtdOut[31]                        ;
; myCpu:theCPU|IDEX_REG:IDEX|EX_XtdOut[17]                             ; Merged with myCpu:theCPU|IDEX_REG:IDEX|EX_XtdOut[19]                        ;
; myCpu:theCPU|IDEX_REG:IDEX|EX_XtdOut[9]                              ; Merged with myCpu:theCPU|IDEX_REG:IDEX|EX_Imm16[9]                          ;
; myCpu:theCPU|IDEX_REG:IDEX|EX_XtdOut[6]                              ; Merged with myCpu:theCPU|IDEX_REG:IDEX|EX_Imm16[6]                          ;
; myCpu:theCPU|IDEX_REG:IDEX|EX_XtdOut[5]                              ; Merged with myCpu:theCPU|IDEX_REG:IDEX|EX_Imm16[5]                          ;
; myCpu:theCPU|IDEX_REG:IDEX|EX_XtdOut[3]                              ; Merged with myCpu:theCPU|IDEX_REG:IDEX|EX_Imm16[3]                          ;
; myCpu:theCPU|IDEX_REG:IDEX|EX_XtdOut[1]                              ; Merged with myCpu:theCPU|IDEX_REG:IDEX|EX_Imm16[1]                          ;
; myCpu:theCPU|IDEX_REG:IDEX|EX_XtdOut[19]                             ; Merged with myCpu:theCPU|IDEX_REG:IDEX|EX_XtdOut[31]                        ;
; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[31]                            ; Stuck at GND due to stuck port data_in                                      ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|rtnState.chkHit      ; Merged with myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|rtnState.halted ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|rtnState.cleanRW     ; Merged with myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|rtnState.halted ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|rtnState.hitUpdate   ; Merged with myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|rtnState.halted ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|rtnState.read1       ; Merged with myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|rtnState.halted ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|rtnState.read2       ; Merged with myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|rtnState.halted ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|rtnState.waitSingle1 ; Merged with myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|rtnState.halted ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|rtnState.waitSingle2 ; Merged with myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|rtnState.halted ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|rtnState.write1      ; Merged with myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|rtnState.halted ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|rtnState.write2      ; Merged with myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|rtnState.halted ;
; myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|rtnState.halted      ; Stuck at GND due to stuck port data_in                                      ;
; Total Number of Removed Registers = 100                              ;                                                                             ;
+----------------------------------------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5716  ;
; Number of registers using Synchronous Clear  ; 39    ;
; Number of registers using Synchronous Load   ; 73    ;
; Number of registers using Asynchronous Clear ; 5642  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5648  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; sld_hub:auto_hub|tdo                   ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cpu|myCpu:theCPU|PcBlock:PCBlk|PC[0]                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cpu|myCpu:theCPU|PcBlock:PCBlk|PC[28]                                                                                                                                                       ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |cpu|myCpu:theCPU|PcBlock:PCBlk|PC[7]                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cpu|myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|destWay[0]                                                                                                                              ;
; 3:1                ; 136 bits  ; 272 LEs       ; 136 LEs              ; 136 LEs                ; Yes        ; |cpu|myCpu:theCPU|IDEX_REG:IDEX|EX_BusA[24]                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |cpu|VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |cpu|myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[2]                                                                                                                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |cpu|VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |cpu|myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|count16[3]                                                                                                                              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |cpu|myCpu:theCPU|IDEX_REG:IDEX|EX_Rw[0]                                                                                                                                                     ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |cpu|VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 10:1               ; 32 bits   ; 192 LEs       ; 64 LEs               ; 128 LEs                ; Yes        ; |cpu|myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|write2Data[16]                                                                                                                          ;
; 11:1               ; 4 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; Yes        ; |cpu|myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|aMemAddrInt[6]                                                                                                                          ;
; 11:1               ; 9 bits    ; 63 LEs        ; 27 LEs               ; 36 LEs                 ; Yes        ; |cpu|myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|aMemAddrInt[9]                                                                                                                          ;
; 11:1               ; 32 bits   ; 224 LEs       ; 96 LEs               ; 128 LEs                ; Yes        ; |cpu|myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|aMemWrDataInt[3]                                                                                                                        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 2 LEs                ; 16 LEs                 ; Yes        ; |cpu|myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|aMemAddrInt[1]                                                                                                                          ;
; 3:1                ; 63 bits   ; 126 LEs       ; 63 LEs               ; 63 LEs                 ; Yes        ; |cpu|myCpu:theCPU|IFID_REG:IFID|ID_PC_4[3]                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |cpu|VarLatRAM:theRAM|q[5]                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |cpu|ramData[4]                                                                                                                                                                              ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |cpu|myCpu:theCPU|B[28]                                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |cpu|myCpu:theCPU|B[3]                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cpu|VarLatRAM:theRAM|memstate[0]                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |cpu|myCpu:theCPU|ID_FwdMuxA[30]                                                                                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |cpu|ramAddr[4]                                                                                                                                                                              ;
; 3:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |cpu|myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|nextWritePort                                                                                                                           ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; No         ; |cpu|myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|nextRtnState                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |cpu|myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|nextWritePort                                                                                                                           ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |cpu|myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|nextWritePort                                                                                                                           ;
; 16:1               ; 58 bits   ; 580 LEs       ; 580 LEs              ; 0 LEs                  ; No         ; |cpu|myCpu:theCPU|icache:icacheBlk|Mux2                                                                                                                                                      ;
; 16:1               ; 183 bits  ; 1830 LEs      ; 1830 LEs             ; 0 LEs                  ; No         ; |cpu|myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam|readport[63]                                                                                                                              ;
; 5:1                ; 64 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |cpu|myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|nextWritePort                                                                                                                           ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |cpu|myCpu:theCPU|registerFile:RegFL|Mux39                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |cpu|myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|nextWritePort                                                                                                                           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |cpu|myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|nextWritePort                                                                                                                           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |cpu|myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|nextWritePort                                                                                                                           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |cpu|myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|nextWritePort                                                                                                                           ;
; 7:1                ; 64 bits   ; 256 LEs       ; 192 LEs              ; 64 LEs                 ; No         ; |cpu|myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|nextWritePort                                                                                                                           ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |cpu|myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|nextWritePort                                                                                                                           ;
; 35:1               ; 32 bits   ; 736 LEs       ; 704 LEs              ; 32 LEs                 ; No         ; |cpu|myCpu:theCPU|ID_FwdMuxB[17]                                                                                                                                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |cpu|myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|rtnState.haltDump                                                                                                                       ;
; 14:1               ; 8 bits    ; 72 LEs        ; 64 LEs               ; 8 LEs                  ; No         ; |cpu|myCpu:theCPU|DataRtn:DtReturn|EX_Out[21]                                                                                                                                                ;
; 14:1               ; 8 bits    ; 72 LEs        ; 64 LEs               ; 8 LEs                  ; No         ; |cpu|myCpu:theCPU|DataRtn:DtReturn|EX_Out[12]                                                                                                                                                ;
; 15:1               ; 4 bits    ; 40 LEs        ; 36 LEs               ; 4 LEs                  ; No         ; |cpu|myCpu:theCPU|DataRtn:DtReturn|EX_Out[26]                                                                                                                                                ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |cpu|myCpu:theCPU|DataRtn:DtReturn|EX_Out[5]                                                                                                                                                 ;
; 16:1               ; 2 bits    ; 20 LEs        ; 18 LEs               ; 2 LEs                  ; No         ; |cpu|myCpu:theCPU|DataRtn:DtReturn|EX_Out[29]                                                                                                                                                ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |cpu|myCpu:theCPU|DataRtn:DtReturn|EX_Out[3]                                                                                                                                                 ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |cpu|myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|state.cleanRW                                                                                                                           ;
; 14:1               ; 32 bits   ; 288 LEs       ; 192 LEs              ; 96 LEs                 ; No         ; |cpu|myCpu:theCPU|MEM_datain[6]                                                                                                                                                              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |cpu|sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |cpu|sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |cpu|sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |cpu|sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                   ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |cpu|sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                               ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; meminit.hex          ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_f9f1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+----------------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                                                 ;
+-------------------------+----------------------------------+------------------------------------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752                        ; Signed Integer                                                                                       ;
; SLD_AUTO_INSTANCE_INDEX ; yes                              ; String                                                                                               ;
; SLD_IP_VERSION          ; 1                                ; Signed Integer                                                                                       ;
; SLD_IP_MINOR_VERSION    ; 3                                ; Signed Integer                                                                                       ;
; SLD_COMMON_IP_VERSION   ; 0                                ; Signed Integer                                                                                       ;
; width_word              ; 32                               ; Untyped                                                                                              ;
; numwords                ; 8192                             ; Untyped                                                                                              ;
; widthad                 ; 13                               ; Untyped                                                                                              ;
; shift_count_bits        ; 6                                ; Untyped                                                                                              ;
; cvalue                  ; 00000000000000000000000000000000 ; Untyped                                                                                              ;
; is_data_in_ram          ; 1                                ; Untyped                                                                                              ;
; is_readable             ; 1                                ; Untyped                                                                                              ;
; node_name               ; 1918987597                       ; Untyped                                                                                              ;
+-------------------------+----------------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub             ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone II                       ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 5                                ; Untyped         ;
; node_info                ; 00001000000110000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                        ;
+-------------------------------------------+-------------------------------------------------------------+
; Name                                      ; Value                                                       ;
+-------------------------------------------+-------------------------------------------------------------+
; Number of entity instances                ; 1                                                           ;
; Entity Instance                           ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                 ;
;     -- WIDTH_A                            ; 32                                                          ;
;     -- NUMWORDS_A                         ; 8192                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
+-------------------------------------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:0:FS" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                        ;
+------+-------+----------+-----------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "myCpu:theCPU|alu:ALUnit|bitadder:\genFullAdder:0:FA" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:31:FA"     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:0:FA" ;
+------+-------+----------+---------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                               ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                         ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; 0              ; ramM        ; 32    ; 8192  ; Read/Write ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.0 Build 218 06/27/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Nov  8 20:59:20 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=on cpu -c cpu
Info: Revision "cpu" was previously opened in Quartus II software version 6.1. Created Quartus II Default Settings File /home/ecegrid/a/mg255/ece437/project3/._cpu/cpu_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 6.1.
Info: Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file /package/eda/altera/altera10.0/quartus/linux/assignment_defaults.qdf
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 2 design units, including 1 entities, in source file /home/ecegrid/a/mg255/ece437/project3/source/cpu.vhd
    Info: Found design unit 1: cpu-behavioral
    Info: Found entity 1: cpu
Info: Found 2 design units, including 1 entities, in source file /home/ecegrid/a/mg255/ece437/project3/source/VarLatRAM.vhd
    Info: Found design unit 1: VarLatRAM-VarLatRAM_arch
    Info: Found entity 1: VarLatRAM
Info: Found 2 design units, including 1 entities, in source file /home/ecegrid/a/mg255/ece437/project3/source/ram.vhd
    Info: Found design unit 1: ram-SYN
    Info: Found entity 1: ram
Info: Found 2 design units, including 1 entities, in source file /home/ecegrid/a/mg255/ece437/project3/source/mycpu.vhd
    Info: Found design unit 1: myCpu-struct
    Info: Found entity 1: myCpu
Info: Found 2 design units, including 1 entities, in source file /home/ecegrid/a/mg255/ece437/project3/source/AluCont.vhd
    Info: Found design unit 1: AluCont-AluCont_behav
    Info: Found entity 1: AluCont
Info: Found 2 design units, including 1 entities, in source file /home/ecegrid/a/mg255/ece437/project3/source/CLU.vhd
    Info: Found design unit 1: CLU-CLU_behav
    Info: Found entity 1: CLU
Info: Found 2 design units, including 1 entities, in source file /home/ecegrid/a/mg255/ece437/project3/source/DataRtn.vhd
    Info: Found design unit 1: DataRtn-Behav_DataRtn
    Info: Found entity 1: DataRtn
Info: Found 2 design units, including 1 entities, in source file /home/ecegrid/a/mg255/ece437/project3/source/Decode.vhd
    Info: Found design unit 1: Decode-Decode_behav
    Info: Found entity 1: Decode
Info: Found 2 design units, including 1 entities, in source file /home/ecegrid/a/mg255/ece437/project3/source/registerFile.vhd
    Info: Found design unit 1: registerFile-regfile_arch
    Info: Found entity 1: registerFile
Info: Found 2 design units, including 1 entities, in source file /home/ecegrid/a/mg255/ece437/project3/source/ShiftXtd.vhd
    Info: Found design unit 1: ShiftXtd-ShiftXtd_behav
    Info: Found entity 1: ShiftXtd
Info: Found 2 design units, including 1 entities, in source file /home/ecegrid/a/mg255/ece437/project3/source/J_JAL.vhd
    Info: Found design unit 1: J_JAL-JJAL_behav
    Info: Found entity 1: J_JAL
Info: Found 2 design units, including 1 entities, in source file /home/ecegrid/a/mg255/ece437/project3/source/MemCont.vhd
    Info: Found design unit 1: MemCont-MemCont_behav
    Info: Found entity 1: MemCont
Info: Found 2 design units, including 1 entities, in source file /home/ecegrid/a/mg255/ece437/project3/source/IFID_REG.vhd
    Info: Found design unit 1: IFID_REG-IFID_behav
    Info: Found entity 1: IFID_REG
Info: Found 2 design units, including 1 entities, in source file /home/ecegrid/a/mg255/ece437/project3/source/IDEX_REG.vhd
    Info: Found design unit 1: IDEX_REG-IDEX_behav
    Info: Found entity 1: IDEX_REG
Info: Found 2 design units, including 1 entities, in source file /home/ecegrid/a/mg255/ece437/project3/source/EXMEM_REG.vhd
    Info: Found design unit 1: EXMEM_REG-EXMEM_behav
    Info: Found entity 1: EXMEM_REG
Info: Found 2 design units, including 1 entities, in source file /home/ecegrid/a/mg255/ece437/project3/source/MEMWB_REG.vhd
    Info: Found design unit 1: MEMWB_REG-MEMWB_behav
    Info: Found entity 1: MEMWB_REG
Info: Found 2 design units, including 1 entities, in source file /home/ecegrid/a/mg255/ece437/project3/source/icache.vhd
    Info: Found design unit 1: icache-instr_cache
    Info: Found entity 1: icache
Info: Found 2 design units, including 1 entities, in source file /home/ecegrid/a/mg255/ece437/project3/source/FwdUnit.vhd
    Info: Found design unit 1: FwdUnit-FwdUnit_behav
    Info: Found entity 1: FwdUnit
Info: Found 2 design units, including 1 entities, in source file /home/ecegrid/a/mg255/ece437/project3/source/icache_ctrl.vhd
    Info: Found design unit 1: icache_ctrl-instr_cache_ctrl
    Info: Found entity 1: icache_ctrl
Info: Found 2 design units, including 1 entities, in source file /home/ecegrid/a/mg255/ece437/project3/source/data16x184.vhd
    Info: Found design unit 1: data16x126-internalRAM
    Info: Found entity 1: data16x126
Info: Found 2 design units, including 1 entities, in source file /home/ecegrid/a/mg255/ece437/project3/source/PcBlock.vhd
    Info: Found design unit 1: PcBlock-behav_pc
    Info: Found entity 1: PcBlock
Info: Found 2 design units, including 1 entities, in source file /home/ecegrid/a/mg255/ece437/project3/source/bitAdder.vhd
    Info: Found design unit 1: bitadder-dataflow_Adder
    Info: Found entity 1: bitadder
Info: Found 2 design units, including 1 entities, in source file /home/ecegrid/a/mg255/ece437/project3/source/Add32.vhd
    Info: Found design unit 1: Add32-Add32_behav
    Info: Found entity 1: Add32
Info: Found 2 design units, including 1 entities, in source file /home/ecegrid/a/mg255/ece437/project3/source/alu.vhd
    Info: Found design unit 1: alu-alu_behav
    Info: Found entity 1: alu
Info: Found 2 design units, including 1 entities, in source file /home/ecegrid/a/mg255/ece437/project3/source/dcache.vhd
    Info: Found design unit 1: dcache-struct
    Info: Found entity 1: dcache
Info: Found 2 design units, including 1 entities, in source file /home/ecegrid/a/mg255/ece437/project3/source/dCacheCLU.vhd
    Info: Found design unit 1: dCacheCLU-behav
    Info: Found entity 1: dCacheCLU
Info: Elaborating entity "cpu" for the top level hierarchy
Info: Elaborating entity "myCpu" for hierarchy "myCpu:theCPU"
Info: Elaborating entity "AluCont" for hierarchy "myCpu:theCPU|AluCont:AluController"
Info: Elaborating entity "CLU" for hierarchy "myCpu:theCPU|CLU:CUnit"
Info: Elaborating entity "DataRtn" for hierarchy "myCpu:theCPU|DataRtn:DtReturn"
Info: Elaborating entity "Decode" for hierarchy "myCpu:theCPU|Decode:DecBlk"
Info: Elaborating entity "EXMEM_REG" for hierarchy "myCpu:theCPU|EXMEM_REG:EXMEM"
Info: Elaborating entity "FwdUnit" for hierarchy "myCpu:theCPU|FwdUnit:FwdIt"
Info: Elaborating entity "IDEX_REG" for hierarchy "myCpu:theCPU|IDEX_REG:IDEX"
Info: Elaborating entity "IFID_REG" for hierarchy "myCpu:theCPU|IFID_REG:IFID"
Info: Elaborating entity "J_JAL" for hierarchy "myCpu:theCPU|J_JAL:JJALCONT"
Info: Elaborating entity "MEMWB_REG" for hierarchy "myCpu:theCPU|MEMWB_REG:MEMWB"
Info: Elaborating entity "MemCont" for hierarchy "myCpu:theCPU|MemCont:MCont"
Info (10041): Inferred latch for "stopDcache" at MemCont.vhd(48)
Info: Elaborating entity "PcBlock" for hierarchy "myCpu:theCPU|PcBlock:PCBlk"
Info: Elaborating entity "Add32" for hierarchy "myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc"
Info: Elaborating entity "bitadder" for hierarchy "myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:0:FA"
Info: Elaborating entity "ShiftXtd" for hierarchy "myCpu:theCPU|ShiftXtd:Xtd"
Info: Elaborating entity "alu" for hierarchy "myCpu:theCPU|alu:ALUnit"
Info: Elaborating entity "dcache" for hierarchy "myCpu:theCPU|dcache:dcacheBLK"
Info: Elaborating entity "data16x126" for hierarchy "myCpu:theCPU|dcache:dcacheBLK|data16x126:dRam"
Info: Elaborating entity "dCacheCLU" for hierarchy "myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU"
Warning (10036): Verilog HDL or VHDL warning at dCacheCLU.vhd(57): object "hit" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at dCacheCLU.vhd(57): object "haltHit" assigned a value but never read
Info: Elaborating entity "icache" for hierarchy "myCpu:theCPU|icache:icacheBlk"
Info: Elaborating entity "icache_ctrl" for hierarchy "myCpu:theCPU|icache_ctrl:IcacheCLU"
Info: Elaborating entity "registerFile" for hierarchy "myCpu:theCPU|registerFile:RegFL"
Info: Elaborating entity "VarLatRAM" for hierarchy "VarLatRAM:theRAM"
Info: Elaborating entity "ram" for hierarchy "VarLatRAM:theRAM|ram:SYNRAM"
Info: Elaborating entity "altsyncram" for hierarchy "VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component"
Info: Instantiated megafunction "VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "meminit.hex"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=ramM"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "8192"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "13"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_f9f1.tdf
    Info: Found entity 1: altsyncram_f9f1
Info: Elaborating entity "altsyncram_f9f1" for hierarchy "VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_loa2.tdf
    Info: Found entity 1: altsyncram_loa2
Info: Elaborating entity "altsyncram_loa2" for hierarchy "VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1"
Critical Warning: Memory depth (8192) in the design file differs from memory depth (961) in the Memory Initialization File "meminit.hex" -- setting initial value for remaining addresses to 0
Info: Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf
    Info: Found entity 1: decode_1oa
Info: Elaborating entity "decode_1oa" for hierarchy "VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|decode_1oa:decode4"
Info: Elaborating entity "decode_1oa" for hierarchy "VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|decode_1oa:decode_a"
Info: Found 1 design units, including 1 entities, in source file db/mux_ujb.tdf
    Info: Found entity 1: mux_ujb
Info: Elaborating entity "mux_ujb" for hierarchy "VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|mux_ujb:mux6"
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "00000000000000000000000000000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "1918987597"
    Info: Parameter "NUMWORDS" = "8192"
    Info: Parameter "SHIFT_COUNT_BITS" = "6"
    Info: Parameter "WIDTH_WORD" = "32"
    Info: Parameter "WIDTHAD" = "13"
Info: Elaborating entity "sld_rom_sr" for hierarchy "VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[31]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[31]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[30]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[30]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[29]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[29]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[28]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[28]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[27]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[27]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[26]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[26]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[0]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[0]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[1]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[1]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[3]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[3]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[4]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[4]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[5]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[5]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[24]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[24]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[23]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[23]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[25]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[25]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[22]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[22]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[21]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[21]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[19]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[19]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[18]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[18]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[20]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[20]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[17]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[17]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[16]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[16]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[15]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[15]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[14]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[14]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[13]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[13]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[12]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[12]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[11]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[11]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[10]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[10]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[9]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[9]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[8]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[8]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[7]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[7]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[6]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_Instr[6]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[0]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[0]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[1]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[1]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[2]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[2]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[3]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[3]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[4]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[4]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[5]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[5]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[6]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[6]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[7]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[7]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[8]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[8]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[9]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[9]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[10]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[10]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[11]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[11]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[12]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[12]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[13]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[13]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[14]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[14]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[15]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[15]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[16]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[16]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[17]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[17]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[18]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[18]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[19]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[19]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[20]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[20]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[21]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[21]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[22]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[22]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[23]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[23]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[24]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[24]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[25]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[25]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[26]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[26]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[27]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[27]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[28]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[28]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[29]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[29]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[30]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[30]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
    Warning (13310): Register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]" is converted into an equivalent circuit using register "myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~_emulated" and latch "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "hexOut[0]" is stuck at GND
    Warning (13410): Pin "hexOut[1]" is stuck at GND
    Warning (13410): Pin "hexOut[2]" is stuck at GND
    Warning (13410): Pin "hexOut[3]" is stuck at GND
    Warning (13410): Pin "hexOut[4]" is stuck at GND
    Warning (13410): Pin "hexOut[5]" is stuck at GND
    Warning (13410): Pin "hexOut[6]" is stuck at GND
    Warning (13410): Pin "hexOut[7]" is stuck at GND
    Warning (13410): Pin "hexOut[8]" is stuck at GND
    Warning (13410): Pin "hexOut[9]" is stuck at GND
    Warning (13410): Pin "hexOut[10]" is stuck at GND
    Warning (13410): Pin "hexOut[11]" is stuck at GND
    Warning (13410): Pin "hexOut[12]" is stuck at GND
    Warning (13410): Pin "hexOut[13]" is stuck at GND
    Warning (13410): Pin "hexOut[14]" is stuck at GND
    Warning (13410): Pin "hexOut[15]" is stuck at GND
    Warning (13410): Pin "hexOut[16]" is stuck at GND
    Warning (13410): Pin "hexOut[17]" is stuck at GND
    Warning (13410): Pin "hexOut[18]" is stuck at GND
    Warning (13410): Pin "hexOut[19]" is stuck at GND
    Warning (13410): Pin "hexOut[20]" is stuck at GND
    Warning (13410): Pin "hexOut[21]" is stuck at GND
    Warning (13410): Pin "hexOut[22]" is stuck at GND
    Warning (13410): Pin "hexOut[23]" is stuck at GND
    Warning (13410): Pin "hexOut[24]" is stuck at GND
    Warning (13410): Pin "hexOut[25]" is stuck at GND
    Warning (13410): Pin "hexOut[26]" is stuck at GND
    Warning (13410): Pin "hexOut[27]" is stuck at GND
    Warning (13410): Pin "hexOut[28]" is stuck at GND
    Warning (13410): Pin "hexOut[29]" is stuck at GND
    Warning (13410): Pin "hexOut[30]" is stuck at GND
    Warning (13410): Pin "hexOut[31]" is stuck at GND
Critical Warning: Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register myCpu:theCPU|dcache:dcacheBLK|dCacheCLU:dRamCLU|count16[4] will power up to Low
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Warning: Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "dipIn[0]"
    Warning (15610): No output dependent on input pin "dipIn[1]"
    Warning (15610): No output dependent on input pin "dipIn[2]"
    Warning (15610): No output dependent on input pin "dipIn[3]"
    Warning (15610): No output dependent on input pin "dipIn[4]"
    Warning (15610): No output dependent on input pin "dipIn[5]"
    Warning (15610): No output dependent on input pin "dipIn[6]"
    Warning (15610): No output dependent on input pin "dipIn[7]"
    Warning (15610): No output dependent on input pin "dipIn[8]"
    Warning (15610): No output dependent on input pin "dipIn[9]"
    Warning (15610): No output dependent on input pin "dipIn[10]"
    Warning (15610): No output dependent on input pin "dipIn[11]"
    Warning (15610): No output dependent on input pin "dipIn[12]"
    Warning (15610): No output dependent on input pin "dipIn[13]"
    Warning (15610): No output dependent on input pin "dipIn[14]"
    Warning (15610): No output dependent on input pin "dipIn[15]"
Info: Implemented 14201 device resources after synthesis - the final resource count might be different
    Info: Implemented 89 input pins
    Info: Implemented 83 output pins
    Info: Implemented 13964 logic cells
    Info: Implemented 64 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 120 warnings
    Info: Peak virtual memory: 302 megabytes
    Info: Processing ended: Tue Nov  8 21:00:51 2011
    Info: Elapsed time: 00:01:31
    Info: Total CPU time (on all processors): 00:01:28


Classic Timing Analyzer report for cpu
Tue Nov  8 21:05:51 2011
Quartus II Version 10.0 Build 218 06/27/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'ramClk'
  8. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  9. Clock Setup: 'cpuClk'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+
; Type                                        ; Slack ; Required Time ; Actual Time                                    ; From                                    ; To                                                                                                                                                ; From Clock                   ; To Clock                     ; Failed Paths ;
+---------------------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+
; Worst-case tsu                              ; N/A   ; None          ; 30.333 ns                                      ; nReset                                  ; myCpu:theCPU|PcBlock:PCBlk|PC[31]                                                                                                                 ; --                           ; cpuClk                       ; 0            ;
; Worst-case tco                              ; N/A   ; None          ; 29.785 ns                                      ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1] ; memQ[31]                                                                                                                                          ; cpuClk                       ; --                           ; 0            ;
; Worst-case tpd                              ; N/A   ; None          ; 29.733 ns                                      ; nReset                                  ; memQ[31]                                                                                                                                          ; --                           ; --                           ; 0            ;
; Worst-case th                               ; N/A   ; None          ; 2.244 ns                                       ; altera_internal_jtag~TDIUTAP            ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                   ; --                           ; altera_internal_jtag~TCKUTAP ; 0            ;
; Clock Setup: 'cpuClk'                       ; N/A   ; None          ; 32.91 MHz ( period = 30.385 ns )               ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1] ; myCpu:theCPU|PcBlock:PCBlk|PC[31]                                                                                                                 ; cpuClk                       ; cpuClk                       ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP' ; N/A   ; None          ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; sld_hub:auto_hub|virtual_ir_scan_reg    ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a16~portb_we_reg ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0            ;
; Clock Setup: 'ramClk'                       ; N/A   ; None          ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; VarLatRAM:theRAM|count[2]               ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a51~porta_we_reg ; ramClk                       ; ramClk                       ; 0            ;
; Total number of failed paths                ;       ;               ;                                                ;                                         ;                                                                                                                                                   ;                              ;                              ; 0            ;
+---------------------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                          ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name              ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; ramClk                       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; altera_internal_jtag~TCKUTAP ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; cpuClk                       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.30        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  17.4%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ramClk'                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                      ; To                                                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a51~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.305 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a51~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.304 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a51~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.256 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a35~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.249 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a35~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.248 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.235 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[1] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a51~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.224 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.234 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a35~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.200 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.186 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[3] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a51~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.166 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[4] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a51~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.156 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[1] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a35~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[1] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.154 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a34~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.143 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a34~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.142 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a7~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a8~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 4.151 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a7~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 4.148 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a8~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 4.150 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.126 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.125 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a50~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.121 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a50~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.120 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a16~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.125 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a16~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.124 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a19~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.117 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a19~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.116 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a39~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.121 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a39~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.120 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[3] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a35~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.110 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[3] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.096 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[4] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a35~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.100 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a34~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.094 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a7~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 4.100 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a8~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 4.102 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[4] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.086 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a17~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.080 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a17~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.079 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.077 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a50~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.072 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a18~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.067 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a16~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.076 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a18~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.066 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a19~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.068 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a39~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.072 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[1] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a34~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.062 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[1] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a7~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 4.068 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[1] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a8~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 4.070 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a2~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 4.053 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[1] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.045 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a2~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 4.052 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[1] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a50~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.040 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[1] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a16~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.044 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[1] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a19~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.036 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a17~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.031 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[1] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a39~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.040 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[6] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a51~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.019 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[7] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a51~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.018 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a18~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.018 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a1~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 4.039 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a1~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 4.038 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a3~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 4.036 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a3~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 4.035 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a49~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.010 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a49~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.009 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[1] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a17~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.999 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[3] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a34~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 4.004 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a2~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 4.004 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[3] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a7~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 4.010 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[3] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a8~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 4.012 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a52~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.967 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a52~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.966 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[1] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a18~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.986 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a10~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.996 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a10~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.995 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[4] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a34~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.994 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[3] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.987 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[4] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a7~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 4.000 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[4] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a8~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 4.002 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[3] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a50~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[3] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a16~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.986 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[3] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a19~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.978 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[4] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.977 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a1~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 3.990 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[4] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a50~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.972 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a3~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 3.987 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[4] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a16~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.976 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[4] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a19~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.968 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[3] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a39~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[1] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a2~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 3.972 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a49~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.961 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[4] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a39~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.972 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[6] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a35~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.963 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[7] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a35~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.962 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[6] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.949 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a52~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.918 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[7] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.948 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[1] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a1~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 3.958 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[1] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a3~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 3.955 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a10~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.947 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[3] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a17~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.941 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[3] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a18~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.928 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a20~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.921 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a20~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.920 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[1] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a49~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.929 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[4] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a17~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.931 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a23~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.906 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[4] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a18~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.918 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a23~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.905 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a42~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.925 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a42~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.924 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a11~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[1] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a52~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.886 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a11~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[1] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a10~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.915 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[3] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a2~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 3.914 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a12~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.882 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a12~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.881 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a14~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.899 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a14~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.898 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[4] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a2~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 3.904 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a13~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.894 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a13~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.893 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[3] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a1~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 3.900 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a20~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.872 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a33~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.884 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[3] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a3~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 3.897 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a33~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.883 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a23~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.857 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[4] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a1~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 3.890 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[4] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a3~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 3.887 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a42~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[3] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a49~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.871 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a56~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.878 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a56~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.877 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a11~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.827 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[4] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a49~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.861 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a40~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.865 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a40~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.864 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[3] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a52~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.828 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a12~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.833 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a63~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.857 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a63~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.856 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[1] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a20~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.840 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[3] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a10~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.857 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[6] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a34~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.857 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[7] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a34~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.856 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[6] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a7~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 3.863 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[6] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a8~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 3.865 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a14~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.850 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a32~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.839 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[7] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a7~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 3.862 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[7] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a8~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 3.864 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a32~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.838 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a13~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.845 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[4] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a52~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.818 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[1] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a23~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.825 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[1] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a42~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.844 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[4] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a10~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.847 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a4~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 3.839 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[6] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.840 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a4~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 3.838 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a41~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.822 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[7] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.839 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a41~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.821 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[6] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a50~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.835 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[7] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a50~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.834 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[6] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a16~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.839 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a33~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.835 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a5~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 3.839 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[7] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a16~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.838 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[6] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a19~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.831 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a5~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 3.838 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[7] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a19~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.830 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[1] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a11~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.795 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a36~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.814 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[6] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a39~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.835 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a36~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.813 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[1] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a12~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[7] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a39~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.834 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a56~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.829 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[1] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a14~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.818 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[1] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a13~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.813 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a40~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.816 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a63~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.808 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[1] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a33~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.803 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a32~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.790 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[2] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a53~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.811 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[3] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a20~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.782 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[5] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a53~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.810 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[6] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a17~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.794 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[7] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a17~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.793 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a4~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 3.790 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a41~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.773 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[1] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a56~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.797 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[6] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a18~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.781 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[7] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a18~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.780 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[3] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a23~porta_we_reg ; ramClk     ; ramClk   ; None                        ; None                      ; 3.767 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|count[0] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a5~porta_we_reg  ; ramClk     ; ramClk   ; None                        ; None                      ; 3.790 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                           ;                                                                                                                                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                      ; To                                                                                                                                                       ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a16~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.578 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a51~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.515 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.486 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a19~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.457 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                         ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a16~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.467 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a17~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.433 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                         ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a51~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.404 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.398 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~portb_datain_reg0   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.382 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~portb_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.398 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~portb_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.398 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~portb_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.398 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~portb_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.398 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~portb_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.398 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~portb_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.398 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~portb_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.398 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~portb_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.398 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~portb_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.398 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~portb_address_reg9  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.398 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~portb_address_reg10 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.398 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~portb_address_reg11 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.398 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                         ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a11~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.324 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a11~portb_datain_reg0   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.308 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a11~portb_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.324 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a11~portb_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.324 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a11~portb_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.324 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a11~portb_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.324 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a11~portb_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.324 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a11~portb_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.324 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a11~portb_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.324 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a11~portb_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.324 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a11~portb_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.324 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a11~portb_address_reg9  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.324 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a11~portb_address_reg10 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.324 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a11~portb_address_reg11 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.324 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                         ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a19~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.346 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a43~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a43~portb_datain_reg0   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.305 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a43~portb_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a43~portb_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a43~portb_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a43~portb_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a43~portb_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a43~portb_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a43~portb_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a43~portb_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a43~portb_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a43~portb_address_reg9  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a43~portb_address_reg10 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a43~portb_address_reg11 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.321 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a46~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.328 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a50~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.318 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.317 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                         ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a17~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.322 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.330 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~portb_datain_reg0   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.314 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~portb_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.330 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~portb_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.330 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~portb_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.330 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~portb_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.330 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~portb_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.330 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~portb_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.330 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~portb_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.330 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~portb_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.330 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~portb_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.330 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~portb_address_reg9  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.330 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~portb_address_reg10 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.330 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~portb_address_reg11 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.330 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a52~portb_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.295 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a20~portb_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.302 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a44~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a44~portb_datain_reg0   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.280 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a44~portb_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a44~portb_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a44~portb_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a44~portb_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a44~portb_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a44~portb_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a44~portb_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a44~portb_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a44~portb_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a44~portb_address_reg9  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a44~portb_address_reg10 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a44~portb_address_reg11 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a14~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                            ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a16~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.274 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a13~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.230 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a18~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.224 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a23~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.205 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a20~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.211 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a49~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.222 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                         ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a46~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.217 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                         ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a50~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.207 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                         ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.206 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a12~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.173 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                            ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a51~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.186 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a52~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.148 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                            ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.182 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a43~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.135 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                         ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a14~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.163 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                            ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a19~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.153 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a52~portb_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.122 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a11~portb_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.107 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~portb_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.142 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~portb_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.138 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a43~portb_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.105 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                            ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a17~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.129 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                         ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a13~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.119 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                         ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a18~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.113 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                         ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a23~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.094 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                         ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a20~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.100 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                         ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a49~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.111 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a51~portb_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.104 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a12~portb_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.087 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a19~portb_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                         ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a12~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.062 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a16~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a16~portb_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.087 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                       ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a16~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.062 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                         ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a52~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.037 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                         ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a43~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.024 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a56~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.045 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a52~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.011 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a52~portb_datain_reg0   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.995 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a52~portb_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.011 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a52~portb_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.011 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a52~portb_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.011 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a52~portb_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.011 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a52~portb_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.011 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a52~portb_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.011 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a52~portb_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.011 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a52~portb_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.011 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a52~portb_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.011 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a52~portb_address_reg9  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.011 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a52~portb_address_reg10 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.011 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a52~portb_address_reg11 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.011 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a54~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.035 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a51~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.026 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a11~portb_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.991 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a23~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.996 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a23~portb_datain_reg0   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a23~portb_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.996 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a23~portb_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.996 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a23~portb_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.996 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a23~portb_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.996 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a23~portb_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.996 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a23~portb_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.996 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a23~portb_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.996 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a23~portb_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.996 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a23~portb_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.996 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a23~portb_address_reg9  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.996 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a23~portb_address_reg10 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.996 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a23~portb_address_reg11 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.996 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                            ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a46~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.999 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a20~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.984 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a20~portb_datain_reg0   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.968 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a20~portb_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.984 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a20~portb_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.984 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a20~portb_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.984 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a20~portb_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.984 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a20~portb_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.984 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a20~portb_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.984 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a20~portb_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.984 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a20~portb_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.984 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a20~portb_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.984 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a20~portb_address_reg9  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.984 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a20~portb_address_reg10 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.984 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a20~portb_address_reg11 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.984 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                            ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a50~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.989 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                       ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a51~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.972 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a6~portb_we_reg         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.994 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a48~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a48~portb_datain_reg0   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.966 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a48~portb_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a48~portb_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a48~portb_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a48~portb_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a48~portb_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a48~portb_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a48~portb_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a48~portb_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a48~portb_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a48~portb_address_reg9  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a48~portb_address_reg10 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a48~portb_address_reg11 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.982 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                            ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~portb_we_reg        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.988 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a45~portb_datain_reg0   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.960 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a45~portb_address_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.976 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a45~portb_address_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.976 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a45~portb_address_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.976 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a45~portb_address_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.976 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a45~portb_address_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.976 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a45~portb_address_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.976 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a45~portb_address_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.976 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a45~portb_address_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.976 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a45~portb_address_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.976 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a45~portb_address_reg9  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.976 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a45~portb_address_reg10 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.976 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a45~portb_address_reg11 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.976 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                           ;                                                                                                                                                          ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'cpuClk'                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------+--------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                              ; To                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------+--------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 32.91 MHz ( period = 30.385 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; myCpu:theCPU|PcBlock:PCBlk|PC[31]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 30.164 ns               ;
; N/A                                     ; 32.91 MHz ( period = 30.383 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 30.162 ns               ;
; N/A                                     ; 32.98 MHz ( period = 30.323 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL             ; myCpu:theCPU|PcBlock:PCBlk|PC[31]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 30.110 ns               ;
; N/A                                     ; 32.98 MHz ( period = 30.321 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL             ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 30.108 ns               ;
; N/A                                     ; 33.08 MHz ( period = 30.232 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[3]           ; myCpu:theCPU|PcBlock:PCBlk|PC[31]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 30.012 ns               ;
; N/A                                     ; 33.08 MHz ( period = 30.230 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[3]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 30.010 ns               ;
; N/A                                     ; 33.08 MHz ( period = 30.227 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[2]             ; myCpu:theCPU|PcBlock:PCBlk|PC[31]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 30.007 ns               ;
; N/A                                     ; 33.08 MHz ( period = 30.226 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[1]             ; myCpu:theCPU|PcBlock:PCBlk|PC[31]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 30.006 ns               ;
; N/A                                     ; 33.09 MHz ( period = 30.225 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[2]             ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 30.005 ns               ;
; N/A                                     ; 33.09 MHz ( period = 30.224 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[1]             ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 30.004 ns               ;
; N/A                                     ; 33.09 MHz ( period = 30.221 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[2]          ; myCpu:theCPU|PcBlock:PCBlk|PC[31]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 30.001 ns               ;
; N/A                                     ; 33.09 MHz ( period = 30.219 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[2]          ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.999 ns               ;
; N/A                                     ; 33.13 MHz ( period = 30.183 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[2]           ; myCpu:theCPU|PcBlock:PCBlk|PC[31]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.963 ns               ;
; N/A                                     ; 33.13 MHz ( period = 30.181 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[2]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.961 ns               ;
; N/A                                     ; 33.14 MHz ( period = 30.173 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[4]           ; myCpu:theCPU|PcBlock:PCBlk|PC[31]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.952 ns               ;
; N/A                                     ; 33.14 MHz ( period = 30.171 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[1]          ; myCpu:theCPU|PcBlock:PCBlk|PC[31]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.951 ns               ;
; N/A                                     ; 33.14 MHz ( period = 30.171 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[4]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.950 ns               ;
; N/A                                     ; 33.15 MHz ( period = 30.169 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[1]          ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.949 ns               ;
; N/A                                     ; 33.19 MHz ( period = 30.127 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[5]           ; myCpu:theCPU|PcBlock:PCBlk|PC[31]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.906 ns               ;
; N/A                                     ; 33.20 MHz ( period = 30.125 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[5]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.904 ns               ;
; N/A                                     ; 33.20 MHz ( period = 30.117 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[28]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.897 ns               ;
; N/A                                     ; 33.26 MHz ( period = 30.069 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[3]          ; myCpu:theCPU|PcBlock:PCBlk|PC[31]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.874 ns               ;
; N/A                                     ; 33.26 MHz ( period = 30.067 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[3]          ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.872 ns               ;
; N/A                                     ; 33.27 MHz ( period = 30.055 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL             ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[28]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.843 ns               ;
; N/A                                     ; 33.28 MHz ( period = 30.044 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[3]             ; myCpu:theCPU|PcBlock:PCBlk|PC[31]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.849 ns               ;
; N/A                                     ; 33.29 MHz ( period = 30.042 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[3]             ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.847 ns               ;
; N/A                                     ; 33.35 MHz ( period = 29.986 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[0]          ; myCpu:theCPU|PcBlock:PCBlk|PC[31]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.780 ns               ;
; N/A                                     ; 33.35 MHz ( period = 29.984 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[0]          ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.778 ns               ;
; N/A                                     ; 33.36 MHz ( period = 29.980 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; myCpu:theCPU|PcBlock:PCBlk|PC[30]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.759 ns               ;
; N/A                                     ; 33.36 MHz ( period = 29.980 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[30]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.759 ns               ;
; N/A                                     ; 33.36 MHz ( period = 29.976 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[29]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.755 ns               ;
; N/A                                     ; 33.36 MHz ( period = 29.974 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; myCpu:theCPU|PcBlock:PCBlk|PC[29]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.753 ns               ;
; N/A                                     ; 33.37 MHz ( period = 29.964 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[3]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[28]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.745 ns               ;
; N/A                                     ; 33.38 MHz ( period = 29.959 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[2]             ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[28]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.740 ns               ;
; N/A                                     ; 33.38 MHz ( period = 29.958 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[1]             ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[28]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.739 ns               ;
; N/A                                     ; 33.39 MHz ( period = 29.953 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[2]          ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[28]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.734 ns               ;
; N/A                                     ; 33.39 MHz ( period = 29.948 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[0]           ; myCpu:theCPU|PcBlock:PCBlk|PC[31]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.728 ns               ;
; N/A                                     ; 33.39 MHz ( period = 29.946 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[0]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.726 ns               ;
; N/A                                     ; 33.42 MHz ( period = 29.918 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL             ; myCpu:theCPU|PcBlock:PCBlk|PC[30]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.705 ns               ;
; N/A                                     ; 33.42 MHz ( period = 29.918 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL             ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[30]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.705 ns               ;
; N/A                                     ; 33.43 MHz ( period = 29.915 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[2]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[28]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.696 ns               ;
; N/A                                     ; 33.43 MHz ( period = 29.914 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL             ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[29]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.701 ns               ;
; N/A                                     ; 33.43 MHz ( period = 29.912 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL             ; myCpu:theCPU|PcBlock:PCBlk|PC[29]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.699 ns               ;
; N/A                                     ; 33.44 MHz ( period = 29.905 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[4]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[28]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.685 ns               ;
; N/A                                     ; 33.44 MHz ( period = 29.903 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[1]          ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[28]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.684 ns               ;
; N/A                                     ; 33.49 MHz ( period = 29.859 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[5]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[28]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.639 ns               ;
; N/A                                     ; 33.50 MHz ( period = 29.853 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[0]             ; myCpu:theCPU|PcBlock:PCBlk|PC[31]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.647 ns               ;
; N/A                                     ; 33.50 MHz ( period = 29.851 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[0]             ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.645 ns               ;
; N/A                                     ; 33.53 MHz ( period = 29.827 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[3]           ; myCpu:theCPU|PcBlock:PCBlk|PC[30]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.607 ns               ;
; N/A                                     ; 33.53 MHz ( period = 29.827 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[3]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[30]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.607 ns               ;
; N/A                                     ; 33.53 MHz ( period = 29.823 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[3]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[29]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.603 ns               ;
; N/A                                     ; 33.53 MHz ( period = 29.822 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[2]             ; myCpu:theCPU|PcBlock:PCBlk|PC[30]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.602 ns               ;
; N/A                                     ; 33.53 MHz ( period = 29.822 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[2]             ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[30]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.602 ns               ;
; N/A                                     ; 33.53 MHz ( period = 29.821 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[3]           ; myCpu:theCPU|PcBlock:PCBlk|PC[29]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.601 ns               ;
; N/A                                     ; 33.53 MHz ( period = 29.821 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[1]             ; myCpu:theCPU|PcBlock:PCBlk|PC[30]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.601 ns               ;
; N/A                                     ; 33.53 MHz ( period = 29.821 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[1]             ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[30]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.601 ns               ;
; N/A                                     ; 33.54 MHz ( period = 29.818 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[2]             ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[29]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.598 ns               ;
; N/A                                     ; 33.54 MHz ( period = 29.817 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[1]             ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[29]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.597 ns               ;
; N/A                                     ; 33.54 MHz ( period = 29.816 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[2]             ; myCpu:theCPU|PcBlock:PCBlk|PC[29]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.596 ns               ;
; N/A                                     ; 33.54 MHz ( period = 29.816 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[2]          ; myCpu:theCPU|PcBlock:PCBlk|PC[30]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.596 ns               ;
; N/A                                     ; 33.54 MHz ( period = 29.816 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[2]          ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[30]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.596 ns               ;
; N/A                                     ; 33.54 MHz ( period = 29.815 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[1]             ; myCpu:theCPU|PcBlock:PCBlk|PC[29]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.595 ns               ;
; N/A                                     ; 33.54 MHz ( period = 29.812 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[2]          ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[29]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.592 ns               ;
; N/A                                     ; 33.55 MHz ( period = 29.810 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[2]          ; myCpu:theCPU|PcBlock:PCBlk|PC[29]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.590 ns               ;
; N/A                                     ; 33.56 MHz ( period = 29.801 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[3]          ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[28]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.607 ns               ;
; N/A                                     ; 33.58 MHz ( period = 29.778 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[2]           ; myCpu:theCPU|PcBlock:PCBlk|PC[30]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.558 ns               ;
; N/A                                     ; 33.58 MHz ( period = 29.778 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[2]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[30]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.558 ns               ;
; N/A                                     ; 33.58 MHz ( period = 29.776 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[3]             ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[28]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.582 ns               ;
; N/A                                     ; 33.59 MHz ( period = 29.774 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[2]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[29]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.554 ns               ;
; N/A                                     ; 33.59 MHz ( period = 29.772 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[2]           ; myCpu:theCPU|PcBlock:PCBlk|PC[29]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.552 ns               ;
; N/A                                     ; 33.59 MHz ( period = 29.768 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[4]           ; myCpu:theCPU|PcBlock:PCBlk|PC[30]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.547 ns               ;
; N/A                                     ; 33.59 MHz ( period = 29.768 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[4]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[30]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.547 ns               ;
; N/A                                     ; 33.60 MHz ( period = 29.766 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[1]          ; myCpu:theCPU|PcBlock:PCBlk|PC[30]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.546 ns               ;
; N/A                                     ; 33.60 MHz ( period = 29.766 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[1]          ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[30]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.546 ns               ;
; N/A                                     ; 33.60 MHz ( period = 29.764 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[4]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[29]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.543 ns               ;
; N/A                                     ; 33.60 MHz ( period = 29.762 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[4]           ; myCpu:theCPU|PcBlock:PCBlk|PC[29]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.541 ns               ;
; N/A                                     ; 33.60 MHz ( period = 29.762 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[1]          ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[29]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.542 ns               ;
; N/A                                     ; 33.60 MHz ( period = 29.760 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[1]          ; myCpu:theCPU|PcBlock:PCBlk|PC[29]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.540 ns               ;
; N/A                                     ; 33.61 MHz ( period = 29.757 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; myCpu:theCPU|PcBlock:PCBlk|PC[27]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.532 ns               ;
; N/A                                     ; 33.62 MHz ( period = 29.745 ns )                    ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[28]~_emulated ; myCpu:theCPU|PcBlock:PCBlk|PC[31]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.530 ns               ;
; N/A                                     ; 33.62 MHz ( period = 29.743 ns )                    ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[28]~_emulated ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.528 ns               ;
; N/A                                     ; 33.64 MHz ( period = 29.729 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[27]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.509 ns               ;
; N/A                                     ; 33.65 MHz ( period = 29.722 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[5]           ; myCpu:theCPU|PcBlock:PCBlk|PC[30]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.501 ns               ;
; N/A                                     ; 33.65 MHz ( period = 29.722 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[5]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[30]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.501 ns               ;
; N/A                                     ; 33.65 MHz ( period = 29.718 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[0]          ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[28]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.513 ns               ;
; N/A                                     ; 33.65 MHz ( period = 29.718 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[5]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[29]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.497 ns               ;
; N/A                                     ; 33.65 MHz ( period = 29.716 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[5]           ; myCpu:theCPU|PcBlock:PCBlk|PC[29]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.495 ns               ;
; N/A                                     ; 33.68 MHz ( period = 29.695 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL             ; myCpu:theCPU|PcBlock:PCBlk|PC[27]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.478 ns               ;
; N/A                                     ; 33.69 MHz ( period = 29.680 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[0]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[28]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.461 ns               ;
; N/A                                     ; 33.71 MHz ( period = 29.668 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; myCpu:theCPU|PcBlock:PCBlk|PC[28]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.447 ns               ;
; N/A                                     ; 33.71 MHz ( period = 29.667 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL             ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[27]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.455 ns               ;
; N/A                                     ; 33.71 MHz ( period = 29.664 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[3]          ; myCpu:theCPU|PcBlock:PCBlk|PC[30]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.469 ns               ;
; N/A                                     ; 33.71 MHz ( period = 29.664 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[3]          ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[30]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.469 ns               ;
; N/A                                     ; 33.72 MHz ( period = 29.660 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[3]          ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[29]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.465 ns               ;
; N/A                                     ; 33.72 MHz ( period = 29.658 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[3]          ; myCpu:theCPU|PcBlock:PCBlk|PC[29]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.463 ns               ;
; N/A                                     ; 33.74 MHz ( period = 29.639 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[3]             ; myCpu:theCPU|PcBlock:PCBlk|PC[30]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.444 ns               ;
; N/A                                     ; 33.74 MHz ( period = 29.639 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[3]             ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[30]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.444 ns               ;
; N/A                                     ; 33.74 MHz ( period = 29.635 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[3]             ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[29]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.440 ns               ;
; N/A                                     ; 33.75 MHz ( period = 29.633 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[3]             ; myCpu:theCPU|PcBlock:PCBlk|PC[29]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.438 ns               ;
; N/A                                     ; 33.76 MHz ( period = 29.617 ns )                    ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[27]~_emulated ; myCpu:theCPU|PcBlock:PCBlk|PC[31]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.401 ns               ;
; N/A                                     ; 33.77 MHz ( period = 29.615 ns )                    ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[27]~_emulated ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.399 ns               ;
; N/A                                     ; 33.78 MHz ( period = 29.606 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL             ; myCpu:theCPU|PcBlock:PCBlk|PC[28]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.393 ns               ;
; N/A                                     ; 33.78 MHz ( period = 29.604 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[3]           ; myCpu:theCPU|PcBlock:PCBlk|PC[27]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.380 ns               ;
; N/A                                     ; 33.78 MHz ( period = 29.599 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[2]             ; myCpu:theCPU|PcBlock:PCBlk|PC[27]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.375 ns               ;
; N/A                                     ; 33.79 MHz ( period = 29.598 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[1]             ; myCpu:theCPU|PcBlock:PCBlk|PC[27]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.374 ns               ;
; N/A                                     ; 33.79 MHz ( period = 29.593 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[2]          ; myCpu:theCPU|PcBlock:PCBlk|PC[27]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.369 ns               ;
; N/A                                     ; 33.80 MHz ( period = 29.588 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[4]             ; myCpu:theCPU|PcBlock:PCBlk|PC[31]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.394 ns               ;
; N/A                                     ; 33.80 MHz ( period = 29.586 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[4]             ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.392 ns               ;
; N/A                                     ; 33.80 MHz ( period = 29.585 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[0]             ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[28]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.380 ns               ;
; N/A                                     ; 33.81 MHz ( period = 29.581 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[0]          ; myCpu:theCPU|PcBlock:PCBlk|PC[30]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.375 ns               ;
; N/A                                     ; 33.81 MHz ( period = 29.581 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[0]          ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[30]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.375 ns               ;
; N/A                                     ; 33.81 MHz ( period = 29.577 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[0]          ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[29]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.371 ns               ;
; N/A                                     ; 33.81 MHz ( period = 29.576 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[3]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[27]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.357 ns               ;
; N/A                                     ; 33.81 MHz ( period = 29.575 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[0]          ; myCpu:theCPU|PcBlock:PCBlk|PC[29]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.369 ns               ;
; N/A                                     ; 33.82 MHz ( period = 29.571 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[2]             ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[27]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.352 ns               ;
; N/A                                     ; 33.82 MHz ( period = 29.570 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[1]             ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[27]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.351 ns               ;
; N/A                                     ; 33.82 MHz ( period = 29.565 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[2]          ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[27]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.346 ns               ;
; N/A                                     ; 33.84 MHz ( period = 29.555 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[2]           ; myCpu:theCPU|PcBlock:PCBlk|PC[27]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.331 ns               ;
; N/A                                     ; 33.84 MHz ( period = 29.549 ns )                    ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[14]~_emulated ; myCpu:theCPU|PcBlock:PCBlk|PC[31]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.346 ns               ;
; N/A                                     ; 33.84 MHz ( period = 29.547 ns )                    ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[14]~_emulated ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.344 ns               ;
; N/A                                     ; 33.85 MHz ( period = 29.545 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[4]           ; myCpu:theCPU|PcBlock:PCBlk|PC[27]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.320 ns               ;
; N/A                                     ; 33.85 MHz ( period = 29.543 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[1]          ; myCpu:theCPU|PcBlock:PCBlk|PC[27]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.319 ns               ;
; N/A                                     ; 33.85 MHz ( period = 29.543 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[0]           ; myCpu:theCPU|PcBlock:PCBlk|PC[30]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.323 ns               ;
; N/A                                     ; 33.85 MHz ( period = 29.543 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[0]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[30]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.323 ns               ;
; N/A                                     ; 33.85 MHz ( period = 29.539 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[0]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[29]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.319 ns               ;
; N/A                                     ; 33.86 MHz ( period = 29.537 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[0]           ; myCpu:theCPU|PcBlock:PCBlk|PC[29]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.317 ns               ;
; N/A                                     ; 33.87 MHz ( period = 29.527 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[2]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[27]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.308 ns               ;
; N/A                                     ; 33.88 MHz ( period = 29.517 ns )                    ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[8]~_emulated  ; myCpu:theCPU|PcBlock:PCBlk|PC[31]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.309 ns               ;
; N/A                                     ; 33.88 MHz ( period = 29.517 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[4]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[27]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.297 ns               ;
; N/A                                     ; 33.88 MHz ( period = 29.515 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[3]           ; myCpu:theCPU|PcBlock:PCBlk|PC[28]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.295 ns               ;
; N/A                                     ; 33.88 MHz ( period = 29.515 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[1]          ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[27]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.296 ns               ;
; N/A                                     ; 33.88 MHz ( period = 29.515 ns )                    ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[8]~_emulated  ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.307 ns               ;
; N/A                                     ; 33.89 MHz ( period = 29.510 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[2]             ; myCpu:theCPU|PcBlock:PCBlk|PC[28]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.290 ns               ;
; N/A                                     ; 33.89 MHz ( period = 29.509 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[1]             ; myCpu:theCPU|PcBlock:PCBlk|PC[28]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.289 ns               ;
; N/A                                     ; 33.89 MHz ( period = 29.504 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[2]          ; myCpu:theCPU|PcBlock:PCBlk|PC[28]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.284 ns               ;
; N/A                                     ; 33.90 MHz ( period = 29.500 ns )                    ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[6]~_emulated  ; myCpu:theCPU|PcBlock:PCBlk|PC[31]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.292 ns               ;
; N/A                                     ; 33.90 MHz ( period = 29.499 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[5]           ; myCpu:theCPU|PcBlock:PCBlk|PC[27]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.274 ns               ;
; N/A                                     ; 33.90 MHz ( period = 29.498 ns )                    ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[6]~_emulated  ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.290 ns               ;
; N/A                                     ; 33.92 MHz ( period = 29.480 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; myCpu:theCPU|PcBlock:PCBlk|PC[26]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.255 ns               ;
; N/A                                     ; 33.92 MHz ( period = 29.478 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[26]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.253 ns               ;
; N/A                                     ; 33.92 MHz ( period = 29.477 ns )                    ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[28]~_emulated ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[28]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.263 ns               ;
; N/A                                     ; 33.93 MHz ( period = 29.471 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[5]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[27]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.251 ns               ;
; N/A                                     ; 33.94 MHz ( period = 29.468 ns )                    ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[30]~_emulated ; myCpu:theCPU|PcBlock:PCBlk|PC[31]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.253 ns               ;
; N/A                                     ; 33.94 MHz ( period = 29.466 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[2]           ; myCpu:theCPU|PcBlock:PCBlk|PC[28]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.246 ns               ;
; N/A                                     ; 33.94 MHz ( period = 29.466 ns )                    ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[30]~_emulated ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.251 ns               ;
; N/A                                     ; 33.95 MHz ( period = 29.456 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[4]           ; myCpu:theCPU|PcBlock:PCBlk|PC[28]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.235 ns               ;
; N/A                                     ; 33.95 MHz ( period = 29.454 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[1]          ; myCpu:theCPU|PcBlock:PCBlk|PC[28]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.234 ns               ;
; N/A                                     ; 33.96 MHz ( period = 29.448 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[0]             ; myCpu:theCPU|PcBlock:PCBlk|PC[30]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.242 ns               ;
; N/A                                     ; 33.96 MHz ( period = 29.448 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[0]             ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[30]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.242 ns               ;
; N/A                                     ; 33.96 MHz ( period = 29.444 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[0]             ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[29]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.238 ns               ;
; N/A                                     ; 33.97 MHz ( period = 29.442 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[0]             ; myCpu:theCPU|PcBlock:PCBlk|PC[29]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.236 ns               ;
; N/A                                     ; 33.97 MHz ( period = 29.441 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[3]          ; myCpu:theCPU|PcBlock:PCBlk|PC[27]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.242 ns               ;
; N/A                                     ; 33.99 MHz ( period = 29.418 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL             ; myCpu:theCPU|PcBlock:PCBlk|PC[26]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.201 ns               ;
; N/A                                     ; 34.00 MHz ( period = 29.416 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[3]             ; myCpu:theCPU|PcBlock:PCBlk|PC[27]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.217 ns               ;
; N/A                                     ; 34.00 MHz ( period = 29.416 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL             ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[26]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.199 ns               ;
; N/A                                     ; 34.00 MHz ( period = 29.413 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[3]          ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[27]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.219 ns               ;
; N/A                                     ; 34.00 MHz ( period = 29.410 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[5]           ; myCpu:theCPU|PcBlock:PCBlk|PC[28]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.189 ns               ;
; N/A                                     ; 34.03 MHz ( period = 29.388 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[3]             ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[27]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.194 ns               ;
; N/A                                     ; 34.06 MHz ( period = 29.358 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[0]          ; myCpu:theCPU|PcBlock:PCBlk|PC[27]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.148 ns               ;
; N/A                                     ; 34.07 MHz ( period = 29.352 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[3]          ; myCpu:theCPU|PcBlock:PCBlk|PC[28]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.157 ns               ;
; N/A                                     ; 34.07 MHz ( period = 29.349 ns )                    ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[27]~_emulated ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[28]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.134 ns               ;
; N/A                                     ; 34.08 MHz ( period = 29.347 ns )                    ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[7]~_emulated  ; myCpu:theCPU|PcBlock:PCBlk|PC[31]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.139 ns               ;
; N/A                                     ; 34.08 MHz ( period = 29.345 ns )                    ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[7]~_emulated  ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.137 ns               ;
; N/A                                     ; 34.08 MHz ( period = 29.340 ns )                    ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[28]~_emulated ; myCpu:theCPU|PcBlock:PCBlk|PC[30]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.125 ns               ;
; N/A                                     ; 34.08 MHz ( period = 29.340 ns )                    ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[28]~_emulated ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[30]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.125 ns               ;
; N/A                                     ; 34.09 MHz ( period = 29.336 ns )                    ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[28]~_emulated ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[29]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.121 ns               ;
; N/A                                     ; 34.09 MHz ( period = 29.334 ns )                    ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[28]~_emulated ; myCpu:theCPU|PcBlock:PCBlk|PC[29]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.119 ns               ;
; N/A                                     ; 34.09 MHz ( period = 29.330 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[0]          ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[27]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.125 ns               ;
; N/A                                     ; 34.10 MHz ( period = 29.327 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[3]             ; myCpu:theCPU|PcBlock:PCBlk|PC[28]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.132 ns               ;
; N/A                                     ; 34.10 MHz ( period = 29.327 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[3]           ; myCpu:theCPU|PcBlock:PCBlk|PC[26]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.103 ns               ;
; N/A                                     ; 34.10 MHz ( period = 29.325 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[3]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[26]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.101 ns               ;
; N/A                                     ; 34.10 MHz ( period = 29.322 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[2]             ; myCpu:theCPU|PcBlock:PCBlk|PC[26]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.098 ns               ;
; N/A                                     ; 34.11 MHz ( period = 29.321 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[1]             ; myCpu:theCPU|PcBlock:PCBlk|PC[26]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.097 ns               ;
; N/A                                     ; 34.11 MHz ( period = 29.320 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[0]           ; myCpu:theCPU|PcBlock:PCBlk|PC[27]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.096 ns               ;
; N/A                                     ; 34.11 MHz ( period = 29.320 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[2]             ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[26]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.096 ns               ;
; N/A                                     ; 34.11 MHz ( period = 29.320 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[4]             ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[28]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.127 ns               ;
; N/A                                     ; 34.11 MHz ( period = 29.319 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[1]             ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[26]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.095 ns               ;
; N/A                                     ; 34.11 MHz ( period = 29.316 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[2]          ; myCpu:theCPU|PcBlock:PCBlk|PC[26]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.092 ns               ;
; N/A                                     ; 34.11 MHz ( period = 29.314 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[2]          ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[26]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.090 ns               ;
; N/A                                     ; 34.12 MHz ( period = 29.308 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[4]          ; myCpu:theCPU|PcBlock:PCBlk|PC[31]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.114 ns               ;
; N/A                                     ; 34.12 MHz ( period = 29.306 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[4]          ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.112 ns               ;
; N/A                                     ; 34.13 MHz ( period = 29.298 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; myCpu:theCPU|PcBlock:PCBlk|PC[25]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.073 ns               ;
; N/A                                     ; 34.13 MHz ( period = 29.298 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[25]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.073 ns               ;
; N/A                                     ; 34.14 MHz ( period = 29.292 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[0]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[27]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.073 ns               ;
; N/A                                     ; 34.15 MHz ( period = 29.281 ns )                    ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[14]~_emulated ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[28]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.079 ns               ;
; N/A                                     ; 34.16 MHz ( period = 29.278 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[2]           ; myCpu:theCPU|PcBlock:PCBlk|PC[26]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.054 ns               ;
; N/A                                     ; 34.16 MHz ( period = 29.276 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[2]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[26]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.052 ns               ;
; N/A                                     ; 34.17 MHz ( period = 29.269 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[0]          ; myCpu:theCPU|PcBlock:PCBlk|PC[28]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.063 ns               ;
; N/A                                     ; 34.17 MHz ( period = 29.268 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[4]           ; myCpu:theCPU|PcBlock:PCBlk|PC[26]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.043 ns               ;
; N/A                                     ; 34.17 MHz ( period = 29.266 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[1]          ; myCpu:theCPU|PcBlock:PCBlk|PC[26]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.042 ns               ;
; N/A                                     ; 34.17 MHz ( period = 29.266 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[4]           ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[26]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.041 ns               ;
; N/A                                     ; 34.17 MHz ( period = 29.264 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[1]          ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[26]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.040 ns               ;
; N/A                                     ; 34.18 MHz ( period = 29.257 ns )                    ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[10]~_emulated ; myCpu:theCPU|PcBlock:PCBlk|PC[31]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.058 ns               ;
; N/A                                     ; 34.18 MHz ( period = 29.255 ns )                    ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[10]~_emulated ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.056 ns               ;
; N/A                                     ; 34.19 MHz ( period = 29.249 ns )                    ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[8]~_emulated  ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[28]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.042 ns               ;
; N/A                                     ; 34.20 MHz ( period = 29.236 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL             ; myCpu:theCPU|PcBlock:PCBlk|PC[25]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.019 ns               ;
; N/A                                     ; 34.20 MHz ( period = 29.236 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL             ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[25]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.019 ns               ;
; N/A                                     ; 34.21 MHz ( period = 29.232 ns )                    ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[6]~_emulated  ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[28]~_emulated ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.025 ns               ;
; N/A                                     ; 34.21 MHz ( period = 29.231 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[0]           ; myCpu:theCPU|PcBlock:PCBlk|PC[28]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.011 ns               ;
; N/A                                     ; 34.22 MHz ( period = 29.225 ns )                    ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[0]             ; myCpu:theCPU|PcBlock:PCBlk|PC[27]                ; cpuClk     ; cpuClk   ; None                        ; None                      ; 29.015 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                   ;                                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------+--------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+--------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From   ; To                                               ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+--------------------------------------------------+----------+
; N/A                                     ; None                                                ; 30.333 ns  ; nReset ; myCpu:theCPU|PcBlock:PCBlk|PC[31]                ; cpuClk   ;
; N/A                                     ; None                                                ; 30.331 ns  ; nReset ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[31]~_emulated ; cpuClk   ;
; N/A                                     ; None                                                ; 30.065 ns  ; nReset ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[28]~_emulated ; cpuClk   ;
; N/A                                     ; None                                                ; 29.928 ns  ; nReset ; myCpu:theCPU|PcBlock:PCBlk|PC[30]                ; cpuClk   ;
; N/A                                     ; None                                                ; 29.928 ns  ; nReset ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[30]~_emulated ; cpuClk   ;
; N/A                                     ; None                                                ; 29.924 ns  ; nReset ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[29]~_emulated ; cpuClk   ;
; N/A                                     ; None                                                ; 29.922 ns  ; nReset ; myCpu:theCPU|PcBlock:PCBlk|PC[29]                ; cpuClk   ;
; N/A                                     ; None                                                ; 29.705 ns  ; nReset ; myCpu:theCPU|PcBlock:PCBlk|PC[27]                ; cpuClk   ;
; N/A                                     ; None                                                ; 29.677 ns  ; nReset ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[27]~_emulated ; cpuClk   ;
; N/A                                     ; None                                                ; 29.616 ns  ; nReset ; myCpu:theCPU|PcBlock:PCBlk|PC[28]                ; cpuClk   ;
; N/A                                     ; None                                                ; 29.428 ns  ; nReset ; myCpu:theCPU|PcBlock:PCBlk|PC[26]                ; cpuClk   ;
; N/A                                     ; None                                                ; 29.426 ns  ; nReset ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[26]~_emulated ; cpuClk   ;
; N/A                                     ; None                                                ; 29.246 ns  ; nReset ; myCpu:theCPU|PcBlock:PCBlk|PC[25]                ; cpuClk   ;
; N/A                                     ; None                                                ; 29.246 ns  ; nReset ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[25]~_emulated ; cpuClk   ;
; N/A                                     ; None                                                ; 29.058 ns  ; nReset ; myCpu:theCPU|PcBlock:PCBlk|PC[24]                ; cpuClk   ;
; N/A                                     ; None                                                ; 28.983 ns  ; nReset ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[24]~_emulated ; cpuClk   ;
; N/A                                     ; None                                                ; 28.651 ns  ; nReset ; myCpu:theCPU|PcBlock:PCBlk|PC[23]                ; cpuClk   ;
; N/A                                     ; None                                                ; 28.647 ns  ; nReset ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[23]~_emulated ; cpuClk   ;
; N/A                                     ; None                                                ; 28.301 ns  ; nReset ; myCpu:theCPU|PcBlock:PCBlk|PC[21]                ; cpuClk   ;
; N/A                                     ; None                                                ; 28.298 ns  ; nReset ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[21]~_emulated ; cpuClk   ;
; N/A                                     ; None                                                ; 28.287 ns  ; nReset ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[19]~_emulated ; cpuClk   ;
; N/A                                     ; None                                                ; 28.285 ns  ; nReset ; myCpu:theCPU|PcBlock:PCBlk|PC[19]                ; cpuClk   ;
; N/A                                     ; None                                                ; 28.033 ns  ; nReset ; myCpu:theCPU|PcBlock:PCBlk|PC[22]                ; cpuClk   ;
; N/A                                     ; None                                                ; 28.033 ns  ; nReset ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[22]~_emulated ; cpuClk   ;
; N/A                                     ; None                                                ; 27.776 ns  ; nReset ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[20]~_emulated ; cpuClk   ;
; N/A                                     ; None                                                ; 27.774 ns  ; nReset ; myCpu:theCPU|PcBlock:PCBlk|PC[20]                ; cpuClk   ;
; N/A                                     ; None                                                ; 27.751 ns  ; nReset ; myCpu:theCPU|PcBlock:PCBlk|PC[18]                ; cpuClk   ;
; N/A                                     ; None                                                ; 27.749 ns  ; nReset ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[18]~_emulated ; cpuClk   ;
; N/A                                     ; None                                                ; 27.649 ns  ; nReset ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[17]~_emulated ; cpuClk   ;
; N/A                                     ; None                                                ; 27.648 ns  ; nReset ; myCpu:theCPU|PcBlock:PCBlk|PC[17]                ; cpuClk   ;
; N/A                                     ; None                                                ; 26.883 ns  ; nReset ; myCpu:theCPU|PcBlock:PCBlk|PC[15]                ; cpuClk   ;
; N/A                                     ; None                                                ; 26.880 ns  ; nReset ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[15]~_emulated ; cpuClk   ;
; N/A                                     ; None                                                ; 26.533 ns  ; nReset ; myCpu:theCPU|PcBlock:PCBlk|PC[16]                ; cpuClk   ;
; N/A                                     ; None                                                ; 26.394 ns  ; nReset ; myCpu:theCPU|IFID_REG:IFID|ID_PC_4[16]~_emulated ; cpuClk   ;
; N/A                                     ; None                                                ; 26.261 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[3][10]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.261 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[3][22]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.261 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[3][25]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.261 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[3][26]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.254 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[8][1]          ; cpuClk   ;
; N/A                                     ; None                                                ; 26.201 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[0][12]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.201 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[0][16]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.201 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[0][18]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.201 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[0][14]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.201 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[0][20]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.201 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[0][22]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.201 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[0][24]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.190 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[8][19]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.190 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[8][22]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.190 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[8][13]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.190 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[8][17]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.190 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[8][21]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.190 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[8][25]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.164 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[12][1]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.164 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[12][21]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.164 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[12][29]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.158 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[0][11]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.158 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[0][13]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.158 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[0][17]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.158 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[0][19]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.158 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[0][15]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.158 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[0][21]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.158 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[0][25]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.142 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[11][20]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.140 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[4][1]          ; cpuClk   ;
; N/A                                     ; None                                                ; 26.140 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[4][15]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.140 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[4][19]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.140 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[4][21]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.140 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[4][29]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.137 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[4][12]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.137 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[4][16]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.137 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[4][18]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.137 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[4][14]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.137 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[4][20]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.137 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[4][22]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.137 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[4][24]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.119 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[0][23]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.119 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[0][26]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.079 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[11][16]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.069 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[12][15]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.069 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[12][23]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.069 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[12][20]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.069 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[12][12]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.069 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[12][10]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.069 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[12][18]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.069 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[12][6]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.069 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[12][24]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.057 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[12][19]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.057 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[12][19]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.057 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[12][23]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.057 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[12][16]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.057 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[12][20]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.057 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[12][24]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.057 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[12][26]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.051 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[10][2]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.051 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[10][25]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.051 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[10][28]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.051 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[10][4]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.051 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[10][8]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.051 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[10][4]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.051 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[10][0]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.042 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[4][8]          ; cpuClk   ;
; N/A                                     ; None                                                ; 26.042 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[4][10]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.042 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[4][4]          ; cpuClk   ;
; N/A                                     ; None                                                ; 26.042 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[4][6]          ; cpuClk   ;
; N/A                                     ; None                                                ; 26.042 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[4][0]          ; cpuClk   ;
; N/A                                     ; None                                                ; 26.042 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[4][2]          ; cpuClk   ;
; N/A                                     ; None                                                ; 26.042 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[4][24]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.032 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[4][13]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.032 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[4][17]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.032 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[4][23]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.032 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[4][25]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.032 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[4][26]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.031 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[10][13]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.031 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[10][21]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.024 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[4][25]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.024 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[4][12]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.024 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[4][14]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.024 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[4][22]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.024 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[4][16]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.024 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[4][18]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.024 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[4][20]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.024 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[4][30]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.013 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[10][22]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.013 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[10][25]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.013 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[10][23]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.013 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[10][26]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.009 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[10][10]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.009 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[10][12]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.009 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[10][18]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.009 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[10][14]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.009 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[10][16]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.009 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[10][20]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.009 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[10][24]        ; cpuClk   ;
; N/A                                     ; None                                                ; 26.000 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[3][11]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.000 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[3][9]          ; cpuClk   ;
; N/A                                     ; None                                                ; 26.000 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[3][3]          ; cpuClk   ;
; N/A                                     ; None                                                ; 26.000 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[3][2]          ; cpuClk   ;
; N/A                                     ; None                                                ; 26.000 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[3][13]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.000 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[3][17]         ; cpuClk   ;
; N/A                                     ; None                                                ; 26.000 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[3][21]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.999 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[11][2]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.999 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[11][16]        ; cpuClk   ;
; N/A                                     ; None                                                ; 25.967 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[10][9]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.967 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|validBit[10]       ; cpuClk   ;
; N/A                                     ; None                                                ; 25.967 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[10][17]        ; cpuClk   ;
; N/A                                     ; None                                                ; 25.967 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[3][23]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.964 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[10][7]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.949 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[11][0]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.949 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[11][28]        ; cpuClk   ;
; N/A                                     ; None                                                ; 25.949 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[11][29]        ; cpuClk   ;
; N/A                                     ; None                                                ; 25.949 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[11][31]        ; cpuClk   ;
; N/A                                     ; None                                                ; 25.946 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[0][0]          ; cpuClk   ;
; N/A                                     ; None                                                ; 25.946 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[0][2]          ; cpuClk   ;
; N/A                                     ; None                                                ; 25.946 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[0][3]          ; cpuClk   ;
; N/A                                     ; None                                                ; 25.946 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[0][4]          ; cpuClk   ;
; N/A                                     ; None                                                ; 25.946 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[0][6]          ; cpuClk   ;
; N/A                                     ; None                                                ; 25.946 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[0][8]          ; cpuClk   ;
; N/A                                     ; None                                                ; 25.946 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[0][10]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.946 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[0][28]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.930 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[8][0]          ; cpuClk   ;
; N/A                                     ; None                                                ; 25.930 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[8][3]          ; cpuClk   ;
; N/A                                     ; None                                                ; 25.930 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[8][6]          ; cpuClk   ;
; N/A                                     ; None                                                ; 25.930 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[8][12]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.930 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[8][2]          ; cpuClk   ;
; N/A                                     ; None                                                ; 25.930 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[8][8]          ; cpuClk   ;
; N/A                                     ; None                                                ; 25.930 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[8][18]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.930 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[8][23]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.930 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[8][30]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.930 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[8][16]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.930 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[8][20]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.930 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[8][24]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.930 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[8][26]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.902 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[11][12]        ; cpuClk   ;
; N/A                                     ; None                                                ; 25.896 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[4][5]          ; cpuClk   ;
; N/A                                     ; None                                                ; 25.896 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[4][27]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.880 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[10][0]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.880 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[10][3]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.880 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[10][6]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.880 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[10][5]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.880 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[10][2]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.880 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[10][8]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.880 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[10][30]        ; cpuClk   ;
; N/A                                     ; None                                                ; 25.877 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[12][5]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.877 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[12][27]        ; cpuClk   ;
; N/A                                     ; None                                                ; 25.871 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[8][11]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.871 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[8][22]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.871 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[8][14]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.871 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[8][15]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.864 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[12][14]        ; cpuClk   ;
; N/A                                     ; None                                                ; 25.864 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[12][17]        ; cpuClk   ;
; N/A                                     ; None                                                ; 25.864 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[12][28]        ; cpuClk   ;
; N/A                                     ; None                                                ; 25.864 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[12][31]        ; cpuClk   ;
; N/A                                     ; None                                                ; 25.852 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|validBit[4]        ; cpuClk   ;
; N/A                                     ; None                                                ; 25.852 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[4][23]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.852 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[4][17]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.852 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[4][31]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.830 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|validBit[12]       ; cpuClk   ;
; N/A                                     ; None                                                ; 25.830 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[12][0]         ; cpuClk   ;
; N/A                                     ; None                                                ; 25.830 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|tag[12][25]        ; cpuClk   ;
; N/A                                     ; None                                                ; 25.823 ns  ; nReset ; myCpu:theCPU|icache:icacheBlk|ram[10][27]        ; cpuClk   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;        ;                                                  ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+--------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------+----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                              ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------+----------+------------+
; N/A                                     ; None                                                ; 29.785 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; memQ[31] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.723 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL             ; memQ[31] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.697 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; memQ[23] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.635 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL             ; memQ[23] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.632 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[3]           ; memQ[31] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.627 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[2]             ; memQ[31] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.626 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[1]             ; memQ[31] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.621 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[2]          ; memQ[31] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.591 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; memQ[17] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.587 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; memQ[16] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.583 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[2]           ; memQ[31] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.575 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; memQ[2]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.573 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[4]           ; memQ[31] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.571 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[1]          ; memQ[31] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.544 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[3]           ; memQ[23] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.539 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[2]             ; memQ[23] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.538 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[1]             ; memQ[23] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.535 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; memQ[27] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.533 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[2]          ; memQ[23] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.529 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL             ; memQ[17] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.527 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[5]           ; memQ[31] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.525 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL             ; memQ[16] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.513 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL             ; memQ[2]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.495 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[2]           ; memQ[23] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.485 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[4]           ; memQ[23] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.483 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[1]          ; memQ[23] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.480 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; memQ[22] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.473 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL             ; memQ[27] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.469 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[3]          ; memQ[31] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.444 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[3]             ; memQ[31] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.439 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[5]           ; memQ[23] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.438 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[3]           ; memQ[17] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.434 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[3]           ; memQ[16] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.433 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[2]             ; memQ[17] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.432 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[1]             ; memQ[17] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.429 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[2]             ; memQ[16] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.428 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[1]             ; memQ[16] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.427 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[2]          ; memQ[17] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.423 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[2]          ; memQ[16] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.422 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[3]           ; memQ[2]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.418 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL             ; memQ[22] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.417 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[2]             ; memQ[2]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.416 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[1]             ; memQ[2]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.411 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[2]          ; memQ[2]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.394 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; memQ[5]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.389 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[2]           ; memQ[17] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.386 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[0]          ; memQ[31] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.385 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[2]           ; memQ[16] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.382 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[3]           ; memQ[27] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.381 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[3]          ; memQ[23] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.379 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[4]           ; memQ[17] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.377 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[2]             ; memQ[27] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.377 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[1]          ; memQ[17] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.376 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[1]             ; memQ[27] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.375 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[4]           ; memQ[16] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.373 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[1]          ; memQ[16] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.373 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[2]           ; memQ[2]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.371 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[2]          ; memQ[27] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.363 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[4]           ; memQ[2]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.361 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[1]          ; memQ[2]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.356 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[3]             ; memQ[23] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.348 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[0]           ; memQ[31] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.333 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[2]           ; memQ[27] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.333 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[5]           ; memQ[17] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.332 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL             ; memQ[5]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.329 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[5]           ; memQ[16] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.327 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[3]           ; memQ[22] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.323 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[4]           ; memQ[27] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.322 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[2]             ; memQ[22] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.321 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[1]          ; memQ[27] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.321 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[1]             ; memQ[22] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.317 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[5]           ; memQ[2]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.316 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[2]          ; memQ[22] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.298 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[0]          ; memQ[23] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.278 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[2]           ; memQ[22] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.277 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[5]           ; memQ[27] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.275 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[3]          ; memQ[17] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.271 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[3]          ; memQ[16] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.268 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[4]           ; memQ[22] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.266 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[1]          ; memQ[22] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.260 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[0]           ; memQ[23] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.259 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[3]          ; memQ[2]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.253 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[0]             ; memQ[31] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.250 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[3]             ; memQ[17] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.246 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[3]             ; memQ[16] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.241 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[3]           ; memQ[5]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.236 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[2]             ; memQ[5]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.235 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[1]             ; memQ[5]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.234 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[3]             ; memQ[2]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.230 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[2]          ; memQ[5]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.222 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[5]           ; memQ[22] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.221 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; memQ[28] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.219 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[3]          ; memQ[27] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.207 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; memQ[29] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.207 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; memQ[9]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.203 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; memQ[30] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.194 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[3]             ; memQ[27] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.192 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[0]          ; memQ[17] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.192 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[2]           ; memQ[5]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.188 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[0]          ; memQ[16] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.187 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; memQ[8]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.182 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[4]           ; memQ[5]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.180 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[1]          ; memQ[5]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.176 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[0]          ; memQ[2]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.165 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[0]             ; memQ[23] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.164 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[3]          ; memQ[22] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.159 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL             ; memQ[28] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.154 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[0]           ; memQ[17] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.150 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; memQ[24] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.150 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[0]           ; memQ[16] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.145 ns  ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[28]~_emulated ; memQ[31] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.145 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL             ; memQ[29] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.145 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL             ; memQ[9]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.141 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL             ; memQ[30] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.139 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[3]             ; memQ[22] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.138 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[0]           ; memQ[2]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.136 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[0]          ; memQ[27] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.136 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[5]           ; memQ[5]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.125 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL             ; memQ[8]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.098 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[0]           ; memQ[27] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.088 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL             ; memQ[24] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.081 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[0]          ; memQ[22] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.078 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[3]          ; memQ[5]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.068 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[3]           ; memQ[28] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.063 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[2]             ; memQ[28] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.062 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[1]             ; memQ[28] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.059 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[0]             ; memQ[17] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.057 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[2]          ; memQ[28] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.057 ns  ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[28]~_emulated ; memQ[23] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.055 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[0]             ; memQ[16] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.054 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[3]           ; memQ[29] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.054 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[3]           ; memQ[9]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.053 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[3]             ; memQ[5]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.050 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[3]           ; memQ[30] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.049 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[2]             ; memQ[29] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.049 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[2]             ; memQ[9]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.048 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[1]             ; memQ[29] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.048 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[1]             ; memQ[9]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.045 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[2]             ; memQ[30] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.044 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[1]             ; memQ[30] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.043 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[2]          ; memQ[29] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.043 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[0]           ; memQ[22] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.043 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[2]          ; memQ[9]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.043 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[0]             ; memQ[2]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.039 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[2]          ; memQ[30] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.034 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[3]           ; memQ[8]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.029 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[2]             ; memQ[8]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.028 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[1]             ; memQ[8]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.023 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[2]          ; memQ[8]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.019 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[2]           ; memQ[28] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.017 ns  ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[27]~_emulated ; memQ[31] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.009 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[4]           ; memQ[28] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.007 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[1]          ; memQ[28] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.005 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[2]           ; memQ[29] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.005 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[2]           ; memQ[9]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.003 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[0]             ; memQ[27] ; cpuClk     ;
; N/A                                     ; None                                                ; 29.003 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; memQ[4]  ; cpuClk     ;
; N/A                                     ; None                                                ; 29.001 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[2]           ; memQ[30] ; cpuClk     ;
; N/A                                     ; None                                                ; 28.997 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[3]           ; memQ[24] ; cpuClk     ;
; N/A                                     ; None                                                ; 28.995 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[4]           ; memQ[29] ; cpuClk     ;
; N/A                                     ; None                                                ; 28.995 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[4]           ; memQ[9]  ; cpuClk     ;
; N/A                                     ; None                                                ; 28.995 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[0]          ; memQ[5]  ; cpuClk     ;
; N/A                                     ; None                                                ; 28.993 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[1]          ; memQ[29] ; cpuClk     ;
; N/A                                     ; None                                                ; 28.993 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[1]          ; memQ[9]  ; cpuClk     ;
; N/A                                     ; None                                                ; 28.992 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[2]             ; memQ[24] ; cpuClk     ;
; N/A                                     ; None                                                ; 28.991 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[4]           ; memQ[30] ; cpuClk     ;
; N/A                                     ; None                                                ; 28.991 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[1]             ; memQ[24] ; cpuClk     ;
; N/A                                     ; None                                                ; 28.989 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[1]          ; memQ[30] ; cpuClk     ;
; N/A                                     ; None                                                ; 28.988 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[4]             ; memQ[31] ; cpuClk     ;
; N/A                                     ; None                                                ; 28.986 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[2]          ; memQ[24] ; cpuClk     ;
; N/A                                     ; None                                                ; 28.985 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[2]           ; memQ[8]  ; cpuClk     ;
; N/A                                     ; None                                                ; 28.975 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[4]           ; memQ[8]  ; cpuClk     ;
; N/A                                     ; None                                                ; 28.973 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[1]          ; memQ[8]  ; cpuClk     ;
; N/A                                     ; None                                                ; 28.965 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; memQ[3]  ; cpuClk     ;
; N/A                                     ; None                                                ; 28.963 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[5]           ; memQ[28] ; cpuClk     ;
; N/A                                     ; None                                                ; 28.957 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[0]           ; memQ[5]  ; cpuClk     ;
; N/A                                     ; None                                                ; 28.951 ns  ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[28]~_emulated ; memQ[17] ; cpuClk     ;
; N/A                                     ; None                                                ; 28.949 ns  ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[14]~_emulated ; memQ[31] ; cpuClk     ;
; N/A                                     ; None                                                ; 28.949 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[5]           ; memQ[29] ; cpuClk     ;
; N/A                                     ; None                                                ; 28.949 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[5]           ; memQ[9]  ; cpuClk     ;
; N/A                                     ; None                                                ; 28.948 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[2]           ; memQ[24] ; cpuClk     ;
; N/A                                     ; None                                                ; 28.948 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[0]             ; memQ[22] ; cpuClk     ;
; N/A                                     ; None                                                ; 28.947 ns  ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[28]~_emulated ; memQ[16] ; cpuClk     ;
; N/A                                     ; None                                                ; 28.945 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[5]           ; memQ[30] ; cpuClk     ;
; N/A                                     ; None                                                ; 28.941 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; memQ[26] ; cpuClk     ;
; N/A                                     ; None                                                ; 28.941 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL             ; memQ[4]  ; cpuClk     ;
; N/A                                     ; None                                                ; 28.938 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[4]           ; memQ[24] ; cpuClk     ;
; N/A                                     ; None                                                ; 28.936 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[1]          ; memQ[24] ; cpuClk     ;
; N/A                                     ; None                                                ; 28.935 ns  ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[28]~_emulated ; memQ[2]  ; cpuClk     ;
; N/A                                     ; None                                                ; 28.929 ns  ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[27]~_emulated ; memQ[23] ; cpuClk     ;
; N/A                                     ; None                                                ; 28.929 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[5]           ; memQ[8]  ; cpuClk     ;
; N/A                                     ; None                                                ; 28.917 ns  ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[8]~_emulated  ; memQ[31] ; cpuClk     ;
; N/A                                     ; None                                                ; 28.905 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[3]          ; memQ[28] ; cpuClk     ;
; N/A                                     ; None                                                ; 28.903 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_SRL_SLL             ; memQ[3]  ; cpuClk     ;
; N/A                                     ; None                                                ; 28.900 ns  ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[6]~_emulated  ; memQ[31] ; cpuClk     ;
; N/A                                     ; None                                                ; 28.900 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_BusB[4]             ; memQ[23] ; cpuClk     ;
; N/A                                     ; None                                                ; 28.896 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]           ; memQ[7]  ; cpuClk     ;
; N/A                                     ; None                                                ; 28.895 ns  ; myCpu:theCPU|IFID_REG:IFID|ID_Instr[28]~_emulated ; memQ[27] ; cpuClk     ;
; N/A                                     ; None                                                ; 28.892 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[5]           ; memQ[24] ; cpuClk     ;
; N/A                                     ; None                                                ; 28.891 ns  ; myCpu:theCPU|IDEX_REG:IDEX|EX_Shamt32[3]          ; memQ[29] ; cpuClk     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                   ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------+----------+------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 29.733 ns       ; nReset                   ; memQ[31]            ;
; N/A   ; None              ; 29.645 ns       ; nReset                   ; memQ[23]            ;
; N/A   ; None              ; 29.539 ns       ; nReset                   ; memQ[17]            ;
; N/A   ; None              ; 29.535 ns       ; nReset                   ; memQ[16]            ;
; N/A   ; None              ; 29.523 ns       ; nReset                   ; memQ[2]             ;
; N/A   ; None              ; 29.483 ns       ; nReset                   ; memQ[27]            ;
; N/A   ; None              ; 29.428 ns       ; nReset                   ; memQ[22]            ;
; N/A   ; None              ; 29.342 ns       ; nReset                   ; memQ[5]             ;
; N/A   ; None              ; 29.169 ns       ; nReset                   ; memQ[28]            ;
; N/A   ; None              ; 29.155 ns       ; nReset                   ; memQ[29]            ;
; N/A   ; None              ; 29.155 ns       ; nReset                   ; memQ[9]             ;
; N/A   ; None              ; 29.151 ns       ; nReset                   ; memQ[30]            ;
; N/A   ; None              ; 29.135 ns       ; nReset                   ; memQ[8]             ;
; N/A   ; None              ; 29.098 ns       ; nReset                   ; memQ[24]            ;
; N/A   ; None              ; 28.951 ns       ; nReset                   ; memQ[4]             ;
; N/A   ; None              ; 28.913 ns       ; nReset                   ; memQ[3]             ;
; N/A   ; None              ; 28.889 ns       ; nReset                   ; memQ[26]            ;
; N/A   ; None              ; 28.844 ns       ; nReset                   ; memQ[7]             ;
; N/A   ; None              ; 28.290 ns       ; nReset                   ; memQ[25]            ;
; N/A   ; None              ; 28.195 ns       ; nReset                   ; memQ[18]            ;
; N/A   ; None              ; 28.082 ns       ; nReset                   ; memQ[15]            ;
; N/A   ; None              ; 27.916 ns       ; nReset                   ; memQ[14]            ;
; N/A   ; None              ; 27.882 ns       ; nReset                   ; memQ[11]            ;
; N/A   ; None              ; 27.806 ns       ; nReset                   ; memQ[21]            ;
; N/A   ; None              ; 27.701 ns       ; nReset                   ; memQ[20]            ;
; N/A   ; None              ; 27.683 ns       ; nReset                   ; memQ[12]            ;
; N/A   ; None              ; 27.661 ns       ; nReset                   ; memQ[6]             ;
; N/A   ; None              ; 27.587 ns       ; nReset                   ; memQ[19]            ;
; N/A   ; None              ; 27.550 ns       ; nReset                   ; memQ[13]            ;
; N/A   ; None              ; 27.365 ns       ; nReset                   ; memQ[1]             ;
; N/A   ; None              ; 27.328 ns       ; nReset                   ; memQ[0]             ;
; N/A   ; None              ; 27.122 ns       ; nReset                   ; memQ[10]            ;
; N/A   ; None              ; 19.104 ns       ; memCtl                   ; viewMemAddr[4]      ;
; N/A   ; None              ; 17.852 ns       ; memCtl                   ; viewMemAddr[12]     ;
; N/A   ; None              ; 17.416 ns       ; memCtl                   ; viewMemAddr[13]     ;
; N/A   ; None              ; 17.315 ns       ; memCtl                   ; viewMemAddr[10]     ;
; N/A   ; None              ; 16.316 ns       ; memCtl                   ; viewMemAddr[5]      ;
; N/A   ; None              ; 16.261 ns       ; memCtl                   ; viewMemAddr[2]      ;
; N/A   ; None              ; 16.240 ns       ; memCtl                   ; viewMemAddr[11]     ;
; N/A   ; None              ; 16.139 ns       ; memCtl                   ; viewMemAddr[14]     ;
; N/A   ; None              ; 16.084 ns       ; memCtl                   ; viewMemAddr[3]      ;
; N/A   ; None              ; 15.932 ns       ; memCtl                   ; viewMemAddr[7]      ;
; N/A   ; None              ; 15.570 ns       ; memCtl                   ; viewMemAddr[9]      ;
; N/A   ; None              ; 15.109 ns       ; memCtl                   ; viewMemAddr[6]      ;
; N/A   ; None              ; 14.935 ns       ; memCtl                   ; viewMemAddr[15]     ;
; N/A   ; None              ; 14.761 ns       ; memCtl                   ; viewMemAddr[8]      ;
; N/A   ; None              ; 14.694 ns       ; memCtl                   ; viewMemAddr[1]      ;
; N/A   ; None              ; 14.539 ns       ; memCtl                   ; viewMemAddr[0]      ;
; N/A   ; None              ; 14.454 ns       ; memCtl                   ; memQ[25]            ;
; N/A   ; None              ; 14.276 ns       ; memCtl                   ; memQ[1]             ;
; N/A   ; None              ; 14.271 ns       ; memCtl                   ; memQ[0]             ;
; N/A   ; None              ; 14.268 ns       ; memCtl                   ; memQ[7]             ;
; N/A   ; None              ; 14.244 ns       ; memCtl                   ; memQ[20]            ;
; N/A   ; None              ; 14.209 ns       ; memCtl                   ; memQ[6]             ;
; N/A   ; None              ; 14.190 ns       ; memCtl                   ; memQ[24]            ;
; N/A   ; None              ; 14.184 ns       ; memCtl                   ; memQ[23]            ;
; N/A   ; None              ; 14.149 ns       ; memCtl                   ; memQ[31]            ;
; N/A   ; None              ; 14.102 ns       ; memCtl                   ; memQ[28]            ;
; N/A   ; None              ; 14.087 ns       ; memCtl                   ; memQ[29]            ;
; N/A   ; None              ; 14.078 ns       ; memCtl                   ; memQ[14]            ;
; N/A   ; None              ; 14.068 ns       ; memCtl                   ; memQ[8]             ;
; N/A   ; None              ; 14.032 ns       ; memCtl                   ; memQ[10]            ;
; N/A   ; None              ; 14.024 ns       ; memCtl                   ; memQ[15]            ;
; N/A   ; None              ; 14.020 ns       ; memCtl                   ; memQ[27]            ;
; N/A   ; None              ; 14.018 ns       ; memCtl                   ; memQ[12]            ;
; N/A   ; None              ; 13.975 ns       ; memCtl                   ; memQ[22]            ;
; N/A   ; None              ; 13.966 ns       ; memCtl                   ; memQ[9]             ;
; N/A   ; None              ; 13.961 ns       ; memCtl                   ; memQ[21]            ;
; N/A   ; None              ; 13.900 ns       ; memAddr[4]               ; viewMemAddr[4]      ;
; N/A   ; None              ; 13.868 ns       ; memCtl                   ; memQ[18]            ;
; N/A   ; None              ; 13.844 ns       ; memCtl                   ; memQ[3]             ;
; N/A   ; None              ; 13.825 ns       ; memCtl                   ; memQ[11]            ;
; N/A   ; None              ; 13.823 ns       ; memCtl                   ; memQ[19]            ;
; N/A   ; None              ; 13.810 ns       ; memCtl                   ; memQ[13]            ;
; N/A   ; None              ; 13.791 ns       ; memCtl                   ; memQ[17]            ;
; N/A   ; None              ; 13.777 ns       ; memCtl                   ; memQ[2]             ;
; N/A   ; None              ; 13.761 ns       ; memCtl                   ; memQ[4]             ;
; N/A   ; None              ; 13.733 ns       ; memCtl                   ; memQ[26]            ;
; N/A   ; None              ; 13.720 ns       ; memCtl                   ; memQ[30]            ;
; N/A   ; None              ; 13.642 ns       ; memCtl                   ; memQ[16]            ;
; N/A   ; None              ; 13.593 ns       ; memCtl                   ; memQ[5]             ;
; N/A   ; None              ; 13.385 ns       ; dumpAddr[4]              ; viewMemAddr[4]      ;
; N/A   ; None              ; 12.975 ns       ; memWen                   ; memQ[25]            ;
; N/A   ; None              ; 12.797 ns       ; memWen                   ; memQ[1]             ;
; N/A   ; None              ; 12.792 ns       ; memWen                   ; memQ[0]             ;
; N/A   ; None              ; 12.789 ns       ; memWen                   ; memQ[7]             ;
; N/A   ; None              ; 12.765 ns       ; memWen                   ; memQ[20]            ;
; N/A   ; None              ; 12.730 ns       ; memWen                   ; memQ[6]             ;
; N/A   ; None              ; 12.711 ns       ; memWen                   ; memQ[24]            ;
; N/A   ; None              ; 12.705 ns       ; memWen                   ; memQ[23]            ;
; N/A   ; None              ; 12.675 ns       ; memAddr[2]               ; viewMemAddr[2]      ;
; N/A   ; None              ; 12.670 ns       ; memWen                   ; memQ[31]            ;
; N/A   ; None              ; 12.661 ns       ; memAddr[13]              ; viewMemAddr[13]     ;
; N/A   ; None              ; 12.623 ns       ; memWen                   ; memQ[28]            ;
; N/A   ; None              ; 12.608 ns       ; memWen                   ; memQ[29]            ;
; N/A   ; None              ; 12.606 ns       ; memAddr[12]              ; viewMemAddr[12]     ;
; N/A   ; None              ; 12.599 ns       ; memWen                   ; memQ[14]            ;
; N/A   ; None              ; 12.589 ns       ; memWen                   ; memQ[8]             ;
; N/A   ; None              ; 12.567 ns       ; memAddr[10]              ; viewMemAddr[10]     ;
; N/A   ; None              ; 12.553 ns       ; memWen                   ; memQ[10]            ;
; N/A   ; None              ; 12.545 ns       ; memWen                   ; memQ[15]            ;
; N/A   ; None              ; 12.541 ns       ; memWen                   ; memQ[27]            ;
; N/A   ; None              ; 12.539 ns       ; memWen                   ; memQ[12]            ;
; N/A   ; None              ; 12.496 ns       ; memWen                   ; memQ[22]            ;
; N/A   ; None              ; 12.487 ns       ; memWen                   ; memQ[9]             ;
; N/A   ; None              ; 12.482 ns       ; memWen                   ; memQ[21]            ;
; N/A   ; None              ; 12.462 ns       ; dumpAddr[12]             ; viewMemAddr[12]     ;
; N/A   ; None              ; 12.389 ns       ; memWen                   ; memQ[18]            ;
; N/A   ; None              ; 12.385 ns       ; dumpAddr[2]              ; viewMemAddr[2]      ;
; N/A   ; None              ; 12.365 ns       ; memWen                   ; memQ[3]             ;
; N/A   ; None              ; 12.346 ns       ; memWen                   ; memQ[11]            ;
; N/A   ; None              ; 12.344 ns       ; memWen                   ; memQ[19]            ;
; N/A   ; None              ; 12.331 ns       ; memWen                   ; memQ[13]            ;
; N/A   ; None              ; 12.329 ns       ; dumpAddr[10]             ; viewMemAddr[10]     ;
; N/A   ; None              ; 12.312 ns       ; memWen                   ; memQ[17]            ;
; N/A   ; None              ; 12.298 ns       ; memWen                   ; memQ[2]             ;
; N/A   ; None              ; 12.282 ns       ; memWen                   ; memQ[4]             ;
; N/A   ; None              ; 12.254 ns       ; memWen                   ; memQ[26]            ;
; N/A   ; None              ; 12.241 ns       ; memWen                   ; memQ[30]            ;
; N/A   ; None              ; 12.169 ns       ; memAddr[5]               ; viewMemAddr[5]      ;
; N/A   ; None              ; 12.163 ns       ; memWen                   ; memQ[16]            ;
; N/A   ; None              ; 12.137 ns       ; dumpAddr[5]              ; viewMemAddr[5]      ;
; N/A   ; None              ; 12.122 ns       ; memAddr[3]               ; viewMemAddr[3]      ;
; N/A   ; None              ; 12.120 ns       ; dumpAddr[13]             ; viewMemAddr[13]     ;
; N/A   ; None              ; 12.114 ns       ; memWen                   ; memQ[5]             ;
; N/A   ; None              ; 11.965 ns       ; memAddr[7]               ; viewMemAddr[7]      ;
; N/A   ; None              ; 11.932 ns       ; dumpAddr[6]              ; viewMemAddr[6]      ;
; N/A   ; None              ; 11.905 ns       ; memCtl                   ; viewMemWen          ;
; N/A   ; None              ; 11.824 ns       ; memAddr[6]               ; viewMemAddr[6]      ;
; N/A   ; None              ; 11.706 ns       ; memAddr[11]              ; viewMemAddr[11]     ;
; N/A   ; None              ; 11.693 ns       ; dumpAddr[7]              ; viewMemAddr[7]      ;
; N/A   ; None              ; 11.645 ns       ; memAddr[9]               ; viewMemAddr[9]      ;
; N/A   ; None              ; 11.396 ns       ; dumpAddr[3]              ; viewMemAddr[3]      ;
; N/A   ; None              ; 11.047 ns       ; dumpAddr[9]              ; viewMemAddr[9]      ;
; N/A   ; None              ; 10.984 ns       ; memAddr[14]              ; viewMemAddr[14]     ;
; N/A   ; None              ; 10.905 ns       ; memAddr[0]               ; viewMemAddr[0]      ;
; N/A   ; None              ; 10.894 ns       ; dumpAddr[11]             ; viewMemAddr[11]     ;
; N/A   ; None              ; 10.547 ns       ; memAddr[1]               ; viewMemAddr[1]      ;
; N/A   ; None              ; 10.502 ns       ; memAddr[15]              ; viewMemAddr[15]     ;
; N/A   ; None              ; 10.434 ns       ; dumpAddr[8]              ; viewMemAddr[8]      ;
; N/A   ; None              ; 10.426 ns       ; memWen                   ; viewMemWen          ;
; N/A   ; None              ; 10.395 ns       ; dumpAddr[14]             ; viewMemAddr[14]     ;
; N/A   ; None              ; 10.364 ns       ; memAddr[8]               ; viewMemAddr[8]      ;
; N/A   ; None              ; 10.167 ns       ; dumpAddr[0]              ; viewMemAddr[0]      ;
; N/A   ; None              ; 9.899 ns        ; dumpAddr[1]              ; viewMemAddr[1]      ;
; N/A   ; None              ; 9.492 ns        ; dumpAddr[15]             ; viewMemAddr[15]     ;
; N/A   ; None              ; 2.612 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                         ; To                                                                                                                                                                                 ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 2.244 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.066 ns  ; altera_internal_jtag~TDIUTAP ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.059 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.032 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.031 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.029 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.930 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.921 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.899 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.899 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.858 ns  ; altera_internal_jtag~TDIUTAP ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.643 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.643 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.629 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.565 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.565 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.565 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.560 ns  ; altera_internal_jtag~TDIUTAP ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.560 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.543 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.519 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.519 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.518 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.514 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.514 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.338 ns  ; altera_internal_jtag~TDIUTAP ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.326 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.292 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.185 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.896 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.530 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.530 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.242 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.097 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.097 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.097 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.097 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.097 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.146 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.146 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.146 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.146 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.146 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.212 ns ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.831 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[0]                                                                                                                                              ; cpuClk                       ;
; N/A                                     ; None                                                ; -1.915 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[25]                                                                                                                                             ; cpuClk                       ;
; N/A                                     ; None                                                ; -1.944 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[3]                                                                                                                                              ; cpuClk                       ;
; N/A                                     ; None                                                ; -2.014 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[12]                                                                                                                                             ; cpuClk                       ;
; N/A                                     ; None                                                ; -2.042 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[28]                                                                                                                                             ; cpuClk                       ;
; N/A                                     ; None                                                ; -2.050 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[30]                                                                                                                                             ; cpuClk                       ;
; N/A                                     ; None                                                ; -2.058 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[21]                                                                                                                                             ; cpuClk                       ;
; N/A                                     ; None                                                ; -2.080 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[18]                                                                                                                                             ; cpuClk                       ;
; N/A                                     ; None                                                ; -2.083 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[13]                                                                                                                                             ; cpuClk                       ;
; N/A                                     ; None                                                ; -2.101 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[29]                                                                                                                                             ; cpuClk                       ;
; N/A                                     ; None                                                ; -2.185 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[24]                                                                                                                                             ; cpuClk                       ;
; N/A                                     ; None                                                ; -2.209 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[22]                                                                                                                                             ; cpuClk                       ;
; N/A                                     ; None                                                ; -2.213 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[20]                                                                                                                                             ; cpuClk                       ;
; N/A                                     ; None                                                ; -2.215 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[16]                                                                                                                                             ; cpuClk                       ;
; N/A                                     ; None                                                ; -2.234 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[31]                                                                                                                                             ; cpuClk                       ;
; N/A                                     ; None                                                ; -2.286 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[9]                                                                                                                                              ; cpuClk                       ;
; N/A                                     ; None                                                ; -2.312 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[23]                                                                                                                                             ; cpuClk                       ;
; N/A                                     ; None                                                ; -2.316 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[6]                                                                                                                                              ; cpuClk                       ;
; N/A                                     ; None                                                ; -2.387 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[26]                                                                                                                                             ; cpuClk                       ;
; N/A                                     ; None                                                ; -2.432 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[2]                                                                                                                                              ; cpuClk                       ;
; N/A                                     ; None                                                ; -2.467 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[10]                                                                                                                                             ; cpuClk                       ;
; N/A                                     ; None                                                ; -2.473 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[14]                                                                                                                                             ; cpuClk                       ;
; N/A                                     ; None                                                ; -2.481 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[5]                                                                                                                                              ; cpuClk                       ;
; N/A                                     ; None                                                ; -2.531 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[4]                                                                                                                                              ; cpuClk                       ;
; N/A                                     ; None                                                ; -2.533 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[17]                                                                                                                                             ; cpuClk                       ;
; N/A                                     ; None                                                ; -2.605 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[8]                                                                                                                                              ; cpuClk                       ;
; N/A                                     ; None                                                ; -2.612 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[1]                                                                                                                                              ; cpuClk                       ;
; N/A                                     ; None                                                ; -2.715 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[11]                                                                                                                                             ; cpuClk                       ;
; N/A                                     ; None                                                ; -2.737 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[15]                                                                                                                                             ; cpuClk                       ;
; N/A                                     ; None                                                ; -2.868 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[7]                                                                                                                                              ; cpuClk                       ;
; N/A                                     ; None                                                ; -2.902 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[27]                                                                                                                                             ; cpuClk                       ;
; N/A                                     ; None                                                ; -3.033 ns ; nReset                       ; myCpu:theCPU|IDEX_REG:IDEX|EX_PC_4[19]                                                                                                                                             ; cpuClk                       ;
; N/A                                     ; None                                                ; -4.074 ns ; dumpAddr[4]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~porta_address_reg2                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.182 ns ; dumpAddr[11]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~porta_address_reg9                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.379 ns ; dumpAddr[4]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a50~porta_address_reg2                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.395 ns ; dumpAddr[4]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a18~porta_address_reg2                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.457 ns ; memData[21]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a21~porta_datain_reg0                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.486 ns ; dumpAddr[11]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~porta_address_reg9                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.498 ns ; dumpAddr[11]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a50~porta_address_reg9                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.500 ns ; memData[30]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a30~porta_datain_reg0                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.513 ns ; dumpAddr[11]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a18~porta_address_reg9                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.516 ns ; dumpAddr[11]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a20~porta_address_reg9                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.520 ns ; memData[17]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a49~porta_datain_reg0                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.544 ns ; dumpAddr[12]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~porta_address_reg10                           ; ramClk                       ;
; N/A                                     ; None                                                ; -4.583 ns ; memData[24]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a24~porta_datain_reg0                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.589 ns ; memAddr[4]                   ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~porta_address_reg2                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.597 ns ; memData[27]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a59~porta_datain_reg0                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.615 ns ; dumpAddr[10]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~porta_address_reg8                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.636 ns ; dumpAddr[4]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a14~porta_address_reg2                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.652 ns ; dumpAddr[2]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a43~porta_address_reg0                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.656 ns ; dumpAddr[4]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~porta_address_reg2                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.661 ns ; dumpAddr[4]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a43~porta_address_reg2                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.662 ns ; dumpAddr[4]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a20~porta_address_reg2                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.665 ns ; dumpAddr[4]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a16~porta_address_reg2                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.688 ns ; memAddr[12]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~porta_address_reg10                           ; ramClk                       ;
; N/A                                     ; None                                                ; -4.694 ns ; dumpAddr[3]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a43~porta_address_reg1                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.712 ns ; dumpAddr[4]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a52~porta_address_reg2                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.732 ns ; dumpAddr[4]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a11~porta_address_reg2                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.735 ns ; memData[21]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a53~porta_datain_reg0                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.759 ns ; memData[28]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a28~porta_datain_reg0                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.783 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~porta_we_reg                                  ; ramClk                       ;
; N/A                                     ; None                                                ; -4.783 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~porta_datain_reg0                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.783 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~porta_address_reg0                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.783 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~porta_address_reg1                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.783 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~porta_address_reg2                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.783 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~porta_address_reg3                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.783 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~porta_address_reg4                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.783 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~porta_address_reg5                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.783 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~porta_address_reg6                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.783 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~porta_address_reg7                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.783 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~porta_address_reg8                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.783 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~porta_address_reg9                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.783 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~porta_address_reg10                           ; ramClk                       ;
; N/A                                     ; None                                                ; -4.783 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a47~porta_address_reg11                           ; ramClk                       ;
; N/A                                     ; None                                                ; -4.789 ns ; memData[17]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a17~porta_datain_reg0                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.794 ns ; memData[29]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a29~porta_datain_reg0                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.796 ns ; dumpAddr[11]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a23~porta_address_reg9                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.806 ns ; dumpAddr[11]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a52~porta_address_reg9                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.806 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a50~porta_we_reg                                  ; ramClk                       ;
; N/A                                     ; None                                                ; -4.806 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a50~porta_datain_reg0                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.806 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a50~porta_address_reg0                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.806 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a50~porta_address_reg1                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.806 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a50~porta_address_reg2                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.806 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a50~porta_address_reg3                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.806 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a50~porta_address_reg4                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.806 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a50~porta_address_reg5                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.806 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a50~porta_address_reg6                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.806 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a50~porta_address_reg7                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.806 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a50~porta_address_reg8                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.806 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a50~porta_address_reg9                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.806 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a50~porta_address_reg10                           ; ramClk                       ;
; N/A                                     ; None                                                ; -4.806 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a50~porta_address_reg11                           ; ramClk                       ;
; N/A                                     ; None                                                ; -4.809 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a18~porta_we_reg                                  ; ramClk                       ;
; N/A                                     ; None                                                ; -4.809 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a18~porta_datain_reg0                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.809 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a18~porta_address_reg0                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.809 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a18~porta_address_reg1                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.809 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a18~porta_address_reg2                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.809 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a18~porta_address_reg3                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.809 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a18~porta_address_reg4                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.809 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a18~porta_address_reg5                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.809 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a18~porta_address_reg6                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.809 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a18~porta_address_reg7                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.809 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a18~porta_address_reg8                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.809 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a18~porta_address_reg9                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.809 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a18~porta_address_reg10                           ; ramClk                       ;
; N/A                                     ; None                                                ; -4.809 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a18~porta_address_reg11                           ; ramClk                       ;
; N/A                                     ; None                                                ; -4.821 ns ; dumpAddr[11]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a11~porta_address_reg9                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.825 ns ; memWen                       ; VarLatRAM:theRAM|count[2]                                                                                                                                                          ; ramClk                       ;
; N/A                                     ; None                                                ; -4.825 ns ; memWen                       ; VarLatRAM:theRAM|count[0]                                                                                                                                                          ; ramClk                       ;
; N/A                                     ; None                                                ; -4.825 ns ; memWen                       ; VarLatRAM:theRAM|count[3]                                                                                                                                                          ; ramClk                       ;
; N/A                                     ; None                                                ; -4.825 ns ; memWen                       ; VarLatRAM:theRAM|count[1]                                                                                                                                                          ; ramClk                       ;
; N/A                                     ; None                                                ; -4.825 ns ; memWen                       ; VarLatRAM:theRAM|count[4]                                                                                                                                                          ; ramClk                       ;
; N/A                                     ; None                                                ; -4.825 ns ; memWen                       ; VarLatRAM:theRAM|count[5]                                                                                                                                                          ; ramClk                       ;
; N/A                                     ; None                                                ; -4.825 ns ; memWen                       ; VarLatRAM:theRAM|count[7]                                                                                                                                                          ; ramClk                       ;
; N/A                                     ; None                                                ; -4.825 ns ; memWen                       ; VarLatRAM:theRAM|count[6]                                                                                                                                                          ; ramClk                       ;
; N/A                                     ; None                                                ; -4.825 ns ; memAddr[8]                   ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a54~porta_address_reg6                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.833 ns ; memAddr[8]                   ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a6~porta_address_reg6                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.845 ns ; memData[30]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a62~porta_datain_reg0                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.849 ns ; memAddr[8]                   ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a37~porta_address_reg6                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.853 ns ; memAddr[10]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a15~porta_address_reg8                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.864 ns ; memAddr[8]                   ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a61~porta_address_reg6                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.870 ns ; memData[24]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a56~porta_datain_reg0                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.870 ns ; memData[27]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a27~porta_datain_reg0                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.879 ns ; memAddr[8]                   ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a39~porta_address_reg6                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.884 ns ; memAddr[8]                   ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a55~porta_address_reg6                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.892 ns ; memAddr[8]                   ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a7~porta_address_reg6                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.894 ns ; memAddr[4]                   ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a50~porta_address_reg2                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.895 ns ; dumpAddr[8]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a54~porta_address_reg6                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.900 ns ; memAddr[8]                   ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a8~porta_address_reg6                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.903 ns ; dumpAddr[8]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a6~porta_address_reg6                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.910 ns ; memAddr[4]                   ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a18~porta_address_reg2                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.919 ns ; dumpAddr[8]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a37~porta_address_reg6                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.934 ns ; dumpAddr[8]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a61~porta_address_reg6                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.940 ns ; dumpAddr[2]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a52~porta_address_reg0                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.942 ns ; memAddr[2]                   ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a43~porta_address_reg0                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.946 ns ; memAddr[6]                   ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a11~porta_address_reg4                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.948 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a6~porta_we_reg                                   ; ramClk                       ;
; N/A                                     ; None                                                ; -4.948 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a6~porta_datain_reg0                              ; ramClk                       ;
; N/A                                     ; None                                                ; -4.948 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a6~porta_address_reg0                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.948 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a6~porta_address_reg1                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.948 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a6~porta_address_reg2                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.948 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a6~porta_address_reg3                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.948 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a6~porta_address_reg4                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.948 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a6~porta_address_reg5                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.948 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a6~porta_address_reg6                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.948 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a6~porta_address_reg7                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.948 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a6~porta_address_reg8                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.948 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a6~porta_address_reg9                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.948 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a6~porta_address_reg10                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.948 ns ; dumpAddr[14]                 ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a6~porta_address_reg11                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.949 ns ; dumpAddr[8]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a39~porta_address_reg6                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.952 ns ; memData[2]                   ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a34~porta_datain_reg0                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.954 ns ; dumpAddr[8]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a55~porta_address_reg6                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.961 ns ; dumpAddr[4]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a23~porta_address_reg2                            ; ramClk                       ;
; N/A                                     ; None                                                ; -4.962 ns ; dumpAddr[8]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a7~porta_address_reg6                             ; ramClk                       ;
; N/A                                     ; None                                                ; -4.970 ns ; dumpAddr[8]                  ; VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a8~porta_address_reg6                             ; ramClk                       ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                              ;                                                                                                                                                                                    ;                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Nov  8 21:05:26 2011
Info: Command: quartus_tan --read_settings_files=on --write_settings_files=on cpu -c cpu
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file /package/eda/altera/altera10.0/quartus/linux/assignment_defaults.qdf
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Started post-fitting delay annotation
Warning: Found 82 output pins without output pin load capacitance assignment
    Info: Pin "halt" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "hexOut[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memQ[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemAddr[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "viewMemWen" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "myCpu:theCPU|MemCont:MCont|stopDcache" is a latch
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~latch" is a latch
Warning: Found combinational loop of 44 nodes
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[27]~head_lut"
    Warning: Node "myCpu:theCPU|CLU:CUnit|Equal11~0"
    Warning: Node "myCpu:theCPU|Equal0~1"
    Warning: Node "myCpu:theCPU|Equal0~9"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[31]~33"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[18]~head_lut"
    Warning: Node "myCpu:theCPU|Equal0~4"
    Warning: Node "myCpu:theCPU|Equal0~8"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[19]~head_lut"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[16]~head_lut"
    Warning: Node "myCpu:theCPU|Equal0~5"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[17]~head_lut"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[15]~head_lut"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[14]~head_lut"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[13]~head_lut"
    Warning: Node "myCpu:theCPU|Equal0~6"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[20]~head_lut"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[24]~head_lut"
    Warning: Node "myCpu:theCPU|Equal0~3"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[25]~head_lut"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[22]~head_lut"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[21]~head_lut"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[23]~head_lut"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[11]~head_lut"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[10]~head_lut"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[9]~head_lut"
    Warning: Node "myCpu:theCPU|Equal0~7"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[8]~head_lut"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[7]~head_lut"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[6]~head_lut"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[12]~head_lut"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[0]~head_lut"
    Warning: Node "myCpu:theCPU|Equal0~0"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[5]~head_lut"
    Warning: Node "myCpu:theCPU|Equal0~2"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[3]~head_lut"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[4]~head_lut"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[30]~head_lut"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[31]~head_lut"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[29]~head_lut"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~head_lut"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[1]~head_lut"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[28]~head_lut"
    Warning: Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[26]~head_lut"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "ramClk" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
    Info: Assuming node "cpuClk" is an undefined clock
Info: Clock "ramClk" Internal fmax is restricted to 163.03 MHz between source register "VarLatRAM:theRAM|count[2]" and destination memory "VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a51~porta_we_reg"
    Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path.
        Info: + Longest register to memory delay is 4.305 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y27_N7; Fanout = 3; REG Node = 'VarLatRAM:theRAM|count[2]'
            Info: 2: + IC(0.336 ns) + CELL(0.398 ns) = 0.734 ns; Loc. = LCCOMB_X27_Y27_N20; Fanout = 3; COMB Node = 'VarLatRAM:theRAM|Equal1~0'
            Info: 3: + IC(0.273 ns) + CELL(0.275 ns) = 1.282 ns; Loc. = LCCOMB_X27_Y27_N0; Fanout = 2; COMB Node = 'VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|decode_1oa:decode4|eq_node[1]~0'
            Info: 4: + IC(0.249 ns) + CELL(0.150 ns) = 1.681 ns; Loc. = LCCOMB_X27_Y27_N18; Fanout = 32; COMB Node = 'VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|decode_1oa:decode4|eq_node[1]~1'
            Info: 5: + IC(2.315 ns) + CELL(0.309 ns) = 4.305 ns; Loc. = M4K_X52_Y14; Fanout = 1; MEM Node = 'VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a51~porta_we_reg'
            Info: Total cell delay = 1.132 ns ( 26.30 % )
            Info: Total interconnect delay = 3.173 ns ( 73.70 % )
        Info: - Smallest clock skew is 0.073 ns
            Info: + Shortest clock path from clock "ramClk" to destination memory is 2.726 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 1; CLK Node = 'ramClk'
                Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 969; COMB Node = 'ramClk~clkctrl'
                Info: 3: + IC(0.953 ns) + CELL(0.661 ns) = 2.726 ns; Loc. = M4K_X52_Y14; Fanout = 1; MEM Node = 'VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a51~porta_we_reg'
                Info: Total cell delay = 1.660 ns ( 60.90 % )
                Info: Total interconnect delay = 1.066 ns ( 39.10 % )
            Info: - Longest clock path from clock "ramClk" to source register is 2.653 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 1; CLK Node = 'ramClk'
                Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 969; COMB Node = 'ramClk~clkctrl'
                Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X27_Y27_N7; Fanout = 3; REG Node = 'VarLatRAM:theRAM|count[2]'
                Info: Total cell delay = 1.536 ns ( 57.90 % )
                Info: Total interconnect delay = 1.117 ns ( 42.10 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is 0.035 ns
Info: Clock "altera_internal_jtag~TCKUTAP" Internal fmax is restricted to 163.03 MHz between source register "sld_hub:auto_hub|virtual_ir_scan_reg" and destination memory "VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a16~portb_we_reg"
    Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path.
        Info: + Longest register to memory delay is 4.578 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y23_N5; Fanout = 22; REG Node = 'sld_hub:auto_hub|virtual_ir_scan_reg'
            Info: 2: + IC(0.779 ns) + CELL(0.150 ns) = 0.929 ns; Loc. = LCCOMB_X18_Y24_N8; Fanout = 5; COMB Node = 'VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~0'
            Info: 3: + IC(0.281 ns) + CELL(0.275 ns) = 1.485 ns; Loc. = LCCOMB_X18_Y24_N4; Fanout = 32; COMB Node = 'VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|decode_1oa:decode5|eq_node[0]~1'
            Info: 4: + IC(2.781 ns) + CELL(0.312 ns) = 4.578 ns; Loc. = M4K_X52_Y18; Fanout = 1; MEM Node = 'VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a16~portb_we_reg'
            Info: Total cell delay = 0.737 ns ( 16.10 % )
            Info: Total interconnect delay = 3.841 ns ( 83.90 % )
        Info: - Smallest clock skew is 0.097 ns
            Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination memory is 4.526 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
                Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 1091; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
                Info: 3: + IC(0.963 ns) + CELL(0.689 ns) = 4.526 ns; Loc. = M4K_X52_Y18; Fanout = 1; MEM Node = 'VarLatRAM:theRAM|ram:SYNRAM|altsyncram:altsyncram_component|altsyncram_f9f1:auto_generated|altsyncram_loa2:altsyncram1|ram_block3a16~portb_we_reg'
                Info: Total cell delay = 0.689 ns ( 15.22 % )
                Info: Total interconnect delay = 3.837 ns ( 84.78 % )
            Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.429 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
                Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 1091; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
                Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 4.429 ns; Loc. = LCFF_X17_Y23_N5; Fanout = 22; REG Node = 'sld_hub:auto_hub|virtual_ir_scan_reg'
                Info: Total cell delay = 0.537 ns ( 12.12 % )
                Info: Total interconnect delay = 3.892 ns ( 87.88 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is 0.035 ns
Info: Clock "cpuClk" has Internal fmax of 32.91 MHz between source register "myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]" and destination register "myCpu:theCPU|PcBlock:PCBlk|PC[31]" (period= 30.385 ns)
    Info: + Longest register to register delay is 30.164 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y30_N29; Fanout = 6; REG Node = 'myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]'
        Info: 2: + IC(0.512 ns) + CELL(0.420 ns) = 0.932 ns; Loc. = LCCOMB_X41_Y30_N28; Fanout = 10; COMB Node = 'myCpu:theCPU|AluCont:AluController|AluSrc~3'
        Info: 3: + IC(0.307 ns) + CELL(0.149 ns) = 1.388 ns; Loc. = LCCOMB_X41_Y30_N0; Fanout = 42; COMB Node = 'myCpu:theCPU|AluCont:AluController|AluSrc~4'
        Info: 4: + IC(0.484 ns) + CELL(0.420 ns) = 2.292 ns; Loc. = LCCOMB_X41_Y31_N18; Fanout = 2; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:3:FS|COUT~0'
        Info: 5: + IC(0.720 ns) + CELL(0.420 ns) = 3.432 ns; Loc. = LCCOMB_X40_Y30_N18; Fanout = 2; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:4:FS|COUT~0'
        Info: 6: + IC(0.246 ns) + CELL(0.150 ns) = 3.828 ns; Loc. = LCCOMB_X40_Y30_N24; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:5:FS|COUT~0'
        Info: 7: + IC(0.278 ns) + CELL(0.275 ns) = 4.381 ns; Loc. = LCCOMB_X40_Y30_N30; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:8:FS|COUT~1'
        Info: 8: + IC(0.252 ns) + CELL(0.150 ns) = 4.783 ns; Loc. = LCCOMB_X40_Y30_N16; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:8:FS|COUT~2'
        Info: 9: + IC(0.267 ns) + CELL(0.275 ns) = 5.325 ns; Loc. = LCCOMB_X40_Y30_N6; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:8:FS|COUT~3'
        Info: 10: + IC(0.262 ns) + CELL(0.150 ns) = 5.737 ns; Loc. = LCCOMB_X40_Y30_N28; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:11:FS|COUT~4'
        Info: 11: + IC(0.250 ns) + CELL(0.150 ns) = 6.137 ns; Loc. = LCCOMB_X40_Y30_N26; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:11:FS|COUT~5'
        Info: 12: + IC(0.261 ns) + CELL(0.150 ns) = 6.548 ns; Loc. = LCCOMB_X40_Y30_N12; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:13:FS|COUT~0'
        Info: 13: + IC(0.253 ns) + CELL(0.150 ns) = 6.951 ns; Loc. = LCCOMB_X40_Y30_N14; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:13:FS|COUT~1'
        Info: 14: + IC(0.747 ns) + CELL(0.150 ns) = 7.848 ns; Loc. = LCCOMB_X41_Y33_N26; Fanout = 2; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:15:FS|COUT~3'
        Info: 15: + IC(0.670 ns) + CELL(0.150 ns) = 8.668 ns; Loc. = LCCOMB_X45_Y33_N12; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:18:FS|COUT~2'
        Info: 16: + IC(0.242 ns) + CELL(0.150 ns) = 9.060 ns; Loc. = LCCOMB_X45_Y33_N10; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:18:FS|COUT~3'
        Info: 17: + IC(0.258 ns) + CELL(0.150 ns) = 9.468 ns; Loc. = LCCOMB_X45_Y33_N0; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:21:FS|COUT~2'
        Info: 18: + IC(0.255 ns) + CELL(0.150 ns) = 9.873 ns; Loc. = LCCOMB_X45_Y33_N18; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:21:FS|COUT~3'
        Info: 19: + IC(0.268 ns) + CELL(0.150 ns) = 10.291 ns; Loc. = LCCOMB_X45_Y33_N8; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:23:FS|COUT~0'
        Info: 20: + IC(0.262 ns) + CELL(0.275 ns) = 10.828 ns; Loc. = LCCOMB_X45_Y33_N22; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:23:FS|COUT~1'
        Info: 21: + IC(0.264 ns) + CELL(0.150 ns) = 11.242 ns; Loc. = LCCOMB_X45_Y33_N28; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:25:FS|COUT~3'
        Info: 22: + IC(0.253 ns) + CELL(0.150 ns) = 11.645 ns; Loc. = LCCOMB_X45_Y33_N24; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:27:FS|COUT~0'
        Info: 23: + IC(0.248 ns) + CELL(0.271 ns) = 12.164 ns; Loc. = LCCOMB_X45_Y33_N14; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:27:FS|COUT~1'
        Info: 24: + IC(0.403 ns) + CELL(0.150 ns) = 12.717 ns; Loc. = LCCOMB_X46_Y33_N14; Fanout = 2; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:29:FS|COUT~2'
        Info: 25: + IC(0.405 ns) + CELL(0.150 ns) = 13.272 ns; Loc. = LCCOMB_X47_Y33_N12; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|Mux1~3'
        Info: 26: + IC(0.253 ns) + CELL(0.150 ns) = 13.675 ns; Loc. = LCCOMB_X47_Y33_N16; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|Mux1~7'
        Info: 27: + IC(0.266 ns) + CELL(0.275 ns) = 14.216 ns; Loc. = LCCOMB_X47_Y33_N2; Fanout = 1; COMB Node = 'myCpu:theCPU|ID_FwdMuxA[30]~19'
        Info: 28: + IC(0.715 ns) + CELL(0.150 ns) = 15.081 ns; Loc. = LCCOMB_X48_Y32_N2; Fanout = 1; COMB Node = 'myCpu:theCPU|ID_FwdMuxA[30]~20'
        Info: 29: + IC(0.248 ns) + CELL(0.150 ns) = 15.479 ns; Loc. = LCCOMB_X48_Y32_N12; Fanout = 1; COMB Node = 'myCpu:theCPU|ID_FwdMuxA[30]~21'
        Info: 30: + IC(0.244 ns) + CELL(0.150 ns) = 15.873 ns; Loc. = LCCOMB_X48_Y32_N22; Fanout = 2; COMB Node = 'myCpu:theCPU|ID_FwdMuxA[30]~22'
        Info: 31: + IC(0.257 ns) + CELL(0.150 ns) = 16.280 ns; Loc. = LCCOMB_X48_Y32_N0; Fanout = 1; COMB Node = 'myCpu:theCPU|Equal1~4'
        Info: 32: + IC(1.016 ns) + CELL(0.410 ns) = 17.706 ns; Loc. = LCCOMB_X44_Y28_N18; Fanout = 1; COMB Node = 'myCpu:theCPU|Equal1~20'
        Info: 33: + IC(0.245 ns) + CELL(0.150 ns) = 18.101 ns; Loc. = LCCOMB_X44_Y28_N8; Fanout = 3; COMB Node = 'myCpu:theCPU|Equal1~22'
        Info: 34: + IC(0.277 ns) + CELL(0.275 ns) = 18.653 ns; Loc. = LCCOMB_X44_Y28_N14; Fanout = 52; COMB Node = 'myCpu:theCPU|CLU:CUnit|ID_PcSrc~0'
        Info: 35: + IC(0.298 ns) + CELL(0.275 ns) = 19.226 ns; Loc. = LCCOMB_X44_Y28_N12; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:3:FA|COUT~2'
        Info: 36: + IC(0.253 ns) + CELL(0.150 ns) = 19.629 ns; Loc. = LCCOMB_X44_Y28_N10; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:4:FA|COUT~0'
        Info: 37: + IC(0.255 ns) + CELL(0.150 ns) = 20.034 ns; Loc. = LCCOMB_X44_Y28_N28; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:5:FA|COUT~0'
        Info: 38: + IC(0.247 ns) + CELL(0.150 ns) = 20.431 ns; Loc. = LCCOMB_X44_Y28_N2; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:6:FA|COUT~0'
        Info: 39: + IC(0.247 ns) + CELL(0.150 ns) = 20.828 ns; Loc. = LCCOMB_X44_Y28_N0; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:7:FA|COUT~0'
        Info: 40: + IC(0.927 ns) + CELL(0.150 ns) = 21.905 ns; Loc. = LCCOMB_X37_Y29_N4; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:8:FA|COUT~0'
        Info: 41: + IC(0.268 ns) + CELL(0.275 ns) = 22.448 ns; Loc. = LCCOMB_X37_Y29_N26; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:9:FA|COUT~0'
        Info: 42: + IC(0.254 ns) + CELL(0.150 ns) = 22.852 ns; Loc. = LCCOMB_X37_Y29_N12; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:10:FA|COUT~0'
        Info: 43: + IC(0.254 ns) + CELL(0.150 ns) = 23.256 ns; Loc. = LCCOMB_X37_Y29_N30; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:11:FA|COUT~0'
        Info: 44: + IC(0.254 ns) + CELL(0.150 ns) = 23.660 ns; Loc. = LCCOMB_X37_Y29_N16; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:12:FA|COUT~0'
        Info: 45: + IC(0.269 ns) + CELL(0.271 ns) = 24.200 ns; Loc. = LCCOMB_X37_Y29_N10; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:13:FA|COUT~0'
        Info: 46: + IC(0.255 ns) + CELL(0.150 ns) = 24.605 ns; Loc. = LCCOMB_X37_Y29_N28; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:14:FA|COUT~0'
        Info: 47: + IC(0.255 ns) + CELL(0.150 ns) = 25.010 ns; Loc. = LCCOMB_X37_Y29_N2; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:15:FA|COUT~0'
        Info: 48: + IC(0.247 ns) + CELL(0.150 ns) = 25.407 ns; Loc. = LCCOMB_X37_Y29_N0; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:16:FA|COUT~0'
        Info: 49: + IC(0.253 ns) + CELL(0.150 ns) = 25.810 ns; Loc. = LCCOMB_X37_Y29_N22; Fanout = 3; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:17:FA|COUT~0'
        Info: 50: + IC(0.252 ns) + CELL(0.150 ns) = 26.212 ns; Loc. = LCCOMB_X37_Y29_N6; Fanout = 3; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:19:FA|COUT~1'
        Info: 51: + IC(0.256 ns) + CELL(0.150 ns) = 26.618 ns; Loc. = LCCOMB_X37_Y29_N24; Fanout = 3; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:21:FA|COUT~0'
        Info: 52: + IC(0.265 ns) + CELL(0.275 ns) = 27.158 ns; Loc. = LCCOMB_X37_Y29_N18; Fanout = 3; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:23:FA|COUT~0'
        Info: 53: + IC(0.719 ns) + CELL(0.150 ns) = 28.027 ns; Loc. = LCCOMB_X37_Y30_N0; Fanout = 3; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:25:FA|COUT~0'
        Info: 54: + IC(0.257 ns) + CELL(0.150 ns) = 28.434 ns; Loc. = LCCOMB_X37_Y30_N6; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:27:FA|COUT~0'
        Info: 55: + IC(0.256 ns) + CELL(0.150 ns) = 28.840 ns; Loc. = LCCOMB_X37_Y30_N26; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:28:FA|COUT~0'
        Info: 56: + IC(0.266 ns) + CELL(0.150 ns) = 29.256 ns; Loc. = LCCOMB_X37_Y30_N30; Fanout = 3; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:29:FA|COUT~0'
        Info: 57: + IC(0.269 ns) + CELL(0.150 ns) = 29.675 ns; Loc. = LCCOMB_X37_Y30_N12; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:31:FA|bitOut'
        Info: 58: + IC(0.255 ns) + CELL(0.150 ns) = 30.080 ns; Loc. = LCCOMB_X37_Y30_N20; Fanout = 1; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|nxtPc[31]~6'
        Info: 59: + IC(0.000 ns) + CELL(0.084 ns) = 30.164 ns; Loc. = LCFF_X37_Y30_N21; Fanout = 18; REG Node = 'myCpu:theCPU|PcBlock:PCBlk|PC[31]'
        Info: Total cell delay = 10.945 ns ( 36.28 % )
        Info: Total interconnect delay = 19.219 ns ( 63.72 % )
    Info: - Smallest clock skew is -0.007 ns
        Info: + Shortest clock path from clock "cpuClk" to destination register is 2.660 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'cpuClk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5576; COMB Node = 'cpuClk~clkctrl'
            Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X37_Y30_N21; Fanout = 18; REG Node = 'myCpu:theCPU|PcBlock:PCBlk|PC[31]'
            Info: Total cell delay = 1.536 ns ( 57.74 % )
            Info: Total interconnect delay = 1.124 ns ( 42.26 % )
        Info: - Longest clock path from clock "cpuClk" to source register is 2.667 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'cpuClk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5576; COMB Node = 'cpuClk~clkctrl'
            Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X42_Y30_N29; Fanout = 6; REG Node = 'myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]'
            Info: Total cell delay = 1.536 ns ( 57.59 % )
            Info: Total interconnect delay = 1.131 ns ( 42.41 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "myCpu:theCPU|PcBlock:PCBlk|PC[31]" (data pin = "nReset", clock pin = "cpuClk") is 30.333 ns
    Info: + Longest pin to register delay is 33.029 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 104; PIN Node = 'nReset'
        Info: 2: + IC(0.000 ns) + CELL(8.787 ns) = 9.786 ns; Loc. = LCCOMB_X36_Y30_N22; Fanout = 5; COMB LOOP Node = 'myCpu:theCPU|IFID_REG:IFID|ID_Instr[23]~head_lut'
            Info: Loc. = LCCOMB_X50_Y29_N22; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[27]~head_lut"
            Info: Loc. = LCCOMB_X50_Y29_N8; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[31]~head_lut"
            Info: Loc. = LCCOMB_X38_Y29_N24; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[8]~head_lut"
            Info: Loc. = LCCOMB_X46_Y28_N10; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[15]~head_lut"
            Info: Loc. = LCCOMB_X49_Y30_N16; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[25]~head_lut"
            Info: Loc. = LCCOMB_X45_Y29_N18; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[16]~head_lut"
            Info: Loc. = LCCOMB_X46_Y29_N4; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[26]~head_lut"
            Info: Loc. = LCCOMB_X50_Y29_N26; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[28]~head_lut"
            Info: Loc. = LCCOMB_X47_Y28_N0; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[13]~head_lut"
            Info: Loc. = LCCOMB_X45_Y29_N6; Node "myCpu:theCPU|Equal0~0"
            Info: Loc. = LCCOMB_X38_Y29_N4; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[6]~head_lut"
            Info: Loc. = LCCOMB_X42_Y28_N0; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[9]~head_lut"
            Info: Loc. = LCCOMB_X48_Y29_N14; Node "myCpu:theCPU|Equal0~8"
            Info: Loc. = LCCOMB_X45_Y29_N28; Node "myCpu:theCPU|CLU:CUnit|Equal11~0"
            Info: Loc. = LCCOMB_X48_Y29_N12; Node "myCpu:theCPU|Equal0~6"
            Info: Loc. = LCCOMB_X49_Y29_N18; Node "myCpu:theCPU|Equal0~9"
            Info: Loc. = LCCOMB_X40_Y29_N26; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[0]~head_lut"
            Info: Loc. = LCCOMB_X36_Y29_N24; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[12]~head_lut"
            Info: Loc. = LCCOMB_X41_Y29_N26; Node "myCpu:theCPU|Equal0~2"
            Info: Loc. = LCCOMB_X49_Y29_N12; Node "myCpu:theCPU|Equal0~4"
            Info: Loc. = LCCOMB_X50_Y29_N18; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[31]~33"
            Info: Loc. = LCCOMB_X49_Y29_N26; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[5]~head_lut"
            Info: Loc. = LCCOMB_X37_Y28_N2; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[10]~head_lut"
            Info: Loc. = LCCOMB_X43_Y28_N22; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[11]~head_lut"
            Info: Loc. = LCCOMB_X49_Y29_N2; Node "myCpu:theCPU|Equal0~3"
            Info: Loc. = LCCOMB_X49_Y29_N22; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[21]~head_lut"
            Info: Loc. = LCCOMB_X43_Y29_N18; Node "myCpu:theCPU|Equal0~7"
            Info: Loc. = LCCOMB_X43_Y28_N0; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~head_lut"
            Info: Loc. = LCCOMB_X50_Y29_N30; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[30]~head_lut"
            Info: Loc. = LCCOMB_X37_Y28_N26; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[3]~head_lut"
            Info: Loc. = LCCOMB_X45_Y29_N4; Node "myCpu:theCPU|Equal0~1"
            Info: Loc. = LCCOMB_X36_Y30_N22; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[23]~head_lut"
            Info: Loc. = LCCOMB_X45_Y29_N26; Node "myCpu:theCPU|Equal0~5"
            Info: Loc. = LCCOMB_X50_Y29_N24; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[18]~head_lut"
            Info: Loc. = LCCOMB_X42_Y28_N22; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[1]~head_lut"
            Info: Loc. = LCCOMB_X38_Y28_N6; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[4]~head_lut"
            Info: Loc. = LCCOMB_X38_Y29_N12; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[7]~head_lut"
            Info: Loc. = LCCOMB_X50_Y29_N28; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[24]~head_lut"
            Info: Loc. = LCCOMB_X49_Y29_N10; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[20]~head_lut"
            Info: Loc. = LCCOMB_X50_Y29_N14; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[19]~head_lut"
            Info: Loc. = LCCOMB_X50_Y29_N12; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[29]~head_lut"
            Info: Loc. = LCCOMB_X36_Y30_N30; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[22]~head_lut"
            Info: Loc. = LCCOMB_X36_Y29_N12; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[14]~head_lut"
            Info: Loc. = LCCOMB_X45_Y29_N2; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[17]~head_lut"
        Info: 3: + IC(1.679 ns) + CELL(0.150 ns) = 11.615 ns; Loc. = LCCOMB_X50_Y29_N10; Fanout = 196; COMB Node = 'myCpu:theCPU|Decode:DecBlk|Rs[2]~0'
        Info: 4: + IC(1.461 ns) + CELL(0.419 ns) = 13.495 ns; Loc. = LCCOMB_X59_Y30_N8; Fanout = 1; COMB Node = 'myCpu:theCPU|registerFile:RegFL|Mux40~13'
        Info: 5: + IC(0.764 ns) + CELL(0.150 ns) = 14.409 ns; Loc. = LCCOMB_X59_Y27_N18; Fanout = 1; COMB Node = 'myCpu:theCPU|registerFile:RegFL|Mux40~14'
        Info: 6: + IC(0.967 ns) + CELL(0.150 ns) = 15.526 ns; Loc. = LCCOMB_X55_Y30_N12; Fanout = 1; COMB Node = 'myCpu:theCPU|registerFile:RegFL|Mux40~15'
        Info: 7: + IC(0.247 ns) + CELL(0.150 ns) = 15.923 ns; Loc. = LCCOMB_X55_Y30_N6; Fanout = 1; COMB Node = 'myCpu:theCPU|registerFile:RegFL|Mux40~18'
        Info: 8: + IC(0.246 ns) + CELL(0.150 ns) = 16.319 ns; Loc. = LCCOMB_X55_Y30_N0; Fanout = 2; COMB Node = 'myCpu:theCPU|registerFile:RegFL|Mux40~19'
        Info: 9: + IC(1.470 ns) + CELL(0.150 ns) = 17.939 ns; Loc. = LCCOMB_X45_Y27_N28; Fanout = 1; COMB Node = 'myCpu:theCPU|ID_FwdMuxA[22]~78'
        Info: 10: + IC(0.248 ns) + CELL(0.149 ns) = 18.336 ns; Loc. = LCCOMB_X45_Y27_N6; Fanout = 2; COMB Node = 'myCpu:theCPU|ID_FwdMuxA[22]~79'
        Info: 11: + IC(0.280 ns) + CELL(0.436 ns) = 19.052 ns; Loc. = LCCOMB_X45_Y27_N22; Fanout = 1; COMB Node = 'myCpu:theCPU|Equal1~17'
        Info: 12: + IC(0.722 ns) + CELL(0.275 ns) = 20.049 ns; Loc. = LCCOMB_X44_Y28_N16; Fanout = 1; COMB Node = 'myCpu:theCPU|Equal1~19'
        Info: 13: + IC(0.247 ns) + CELL(0.275 ns) = 20.571 ns; Loc. = LCCOMB_X44_Y28_N18; Fanout = 1; COMB Node = 'myCpu:theCPU|Equal1~20'
        Info: 14: + IC(0.245 ns) + CELL(0.150 ns) = 20.966 ns; Loc. = LCCOMB_X44_Y28_N8; Fanout = 3; COMB Node = 'myCpu:theCPU|Equal1~22'
        Info: 15: + IC(0.277 ns) + CELL(0.275 ns) = 21.518 ns; Loc. = LCCOMB_X44_Y28_N14; Fanout = 52; COMB Node = 'myCpu:theCPU|CLU:CUnit|ID_PcSrc~0'
        Info: 16: + IC(0.298 ns) + CELL(0.275 ns) = 22.091 ns; Loc. = LCCOMB_X44_Y28_N12; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:3:FA|COUT~2'
        Info: 17: + IC(0.253 ns) + CELL(0.150 ns) = 22.494 ns; Loc. = LCCOMB_X44_Y28_N10; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:4:FA|COUT~0'
        Info: 18: + IC(0.255 ns) + CELL(0.150 ns) = 22.899 ns; Loc. = LCCOMB_X44_Y28_N28; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:5:FA|COUT~0'
        Info: 19: + IC(0.247 ns) + CELL(0.150 ns) = 23.296 ns; Loc. = LCCOMB_X44_Y28_N2; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:6:FA|COUT~0'
        Info: 20: + IC(0.247 ns) + CELL(0.150 ns) = 23.693 ns; Loc. = LCCOMB_X44_Y28_N0; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:7:FA|COUT~0'
        Info: 21: + IC(0.927 ns) + CELL(0.150 ns) = 24.770 ns; Loc. = LCCOMB_X37_Y29_N4; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:8:FA|COUT~0'
        Info: 22: + IC(0.268 ns) + CELL(0.275 ns) = 25.313 ns; Loc. = LCCOMB_X37_Y29_N26; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:9:FA|COUT~0'
        Info: 23: + IC(0.254 ns) + CELL(0.150 ns) = 25.717 ns; Loc. = LCCOMB_X37_Y29_N12; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:10:FA|COUT~0'
        Info: 24: + IC(0.254 ns) + CELL(0.150 ns) = 26.121 ns; Loc. = LCCOMB_X37_Y29_N30; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:11:FA|COUT~0'
        Info: 25: + IC(0.254 ns) + CELL(0.150 ns) = 26.525 ns; Loc. = LCCOMB_X37_Y29_N16; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:12:FA|COUT~0'
        Info: 26: + IC(0.269 ns) + CELL(0.271 ns) = 27.065 ns; Loc. = LCCOMB_X37_Y29_N10; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:13:FA|COUT~0'
        Info: 27: + IC(0.255 ns) + CELL(0.150 ns) = 27.470 ns; Loc. = LCCOMB_X37_Y29_N28; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:14:FA|COUT~0'
        Info: 28: + IC(0.255 ns) + CELL(0.150 ns) = 27.875 ns; Loc. = LCCOMB_X37_Y29_N2; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:15:FA|COUT~0'
        Info: 29: + IC(0.247 ns) + CELL(0.150 ns) = 28.272 ns; Loc. = LCCOMB_X37_Y29_N0; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:16:FA|COUT~0'
        Info: 30: + IC(0.253 ns) + CELL(0.150 ns) = 28.675 ns; Loc. = LCCOMB_X37_Y29_N22; Fanout = 3; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:17:FA|COUT~0'
        Info: 31: + IC(0.252 ns) + CELL(0.150 ns) = 29.077 ns; Loc. = LCCOMB_X37_Y29_N6; Fanout = 3; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:19:FA|COUT~1'
        Info: 32: + IC(0.256 ns) + CELL(0.150 ns) = 29.483 ns; Loc. = LCCOMB_X37_Y29_N24; Fanout = 3; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:21:FA|COUT~0'
        Info: 33: + IC(0.265 ns) + CELL(0.275 ns) = 30.023 ns; Loc. = LCCOMB_X37_Y29_N18; Fanout = 3; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:23:FA|COUT~0'
        Info: 34: + IC(0.719 ns) + CELL(0.150 ns) = 30.892 ns; Loc. = LCCOMB_X37_Y30_N0; Fanout = 3; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:25:FA|COUT~0'
        Info: 35: + IC(0.257 ns) + CELL(0.150 ns) = 31.299 ns; Loc. = LCCOMB_X37_Y30_N6; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:27:FA|COUT~0'
        Info: 36: + IC(0.256 ns) + CELL(0.150 ns) = 31.705 ns; Loc. = LCCOMB_X37_Y30_N26; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:28:FA|COUT~0'
        Info: 37: + IC(0.266 ns) + CELL(0.150 ns) = 32.121 ns; Loc. = LCCOMB_X37_Y30_N30; Fanout = 3; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:29:FA|COUT~0'
        Info: 38: + IC(0.269 ns) + CELL(0.150 ns) = 32.540 ns; Loc. = LCCOMB_X37_Y30_N12; Fanout = 2; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|Add32:Pcn4_plus_add2pc|bitadder:\genFullAdder:31:FA|bitOut'
        Info: 39: + IC(0.255 ns) + CELL(0.150 ns) = 32.945 ns; Loc. = LCCOMB_X37_Y30_N20; Fanout = 1; COMB Node = 'myCpu:theCPU|PcBlock:PCBlk|nxtPc[31]~6'
        Info: 40: + IC(0.000 ns) + CELL(0.084 ns) = 33.029 ns; Loc. = LCFF_X37_Y30_N21; Fanout = 18; REG Node = 'myCpu:theCPU|PcBlock:PCBlk|PC[31]'
        Info: Total cell delay = 16.845 ns ( 51.00 % )
        Info: Total interconnect delay = 16.184 ns ( 49.00 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "cpuClk" to destination register is 2.660 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'cpuClk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5576; COMB Node = 'cpuClk~clkctrl'
        Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X37_Y30_N21; Fanout = 18; REG Node = 'myCpu:theCPU|PcBlock:PCBlk|PC[31]'
        Info: Total cell delay = 1.536 ns ( 57.74 % )
        Info: Total interconnect delay = 1.124 ns ( 42.26 % )
Info: tco from clock "cpuClk" to destination pin "memQ[31]" through register "myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]" is 29.785 ns
    Info: + Longest clock path from clock "cpuClk" to source register is 2.667 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'cpuClk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5576; COMB Node = 'cpuClk~clkctrl'
        Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X42_Y30_N29; Fanout = 6; REG Node = 'myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]'
        Info: Total cell delay = 1.536 ns ( 57.59 % )
        Info: Total interconnect delay = 1.131 ns ( 42.41 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 26.868 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y30_N29; Fanout = 6; REG Node = 'myCpu:theCPU|IDEX_REG:IDEX|EX_OpCode[1]'
        Info: 2: + IC(0.512 ns) + CELL(0.420 ns) = 0.932 ns; Loc. = LCCOMB_X41_Y30_N28; Fanout = 10; COMB Node = 'myCpu:theCPU|AluCont:AluController|AluSrc~3'
        Info: 3: + IC(0.307 ns) + CELL(0.149 ns) = 1.388 ns; Loc. = LCCOMB_X41_Y30_N0; Fanout = 42; COMB Node = 'myCpu:theCPU|AluCont:AluController|AluSrc~4'
        Info: 4: + IC(0.484 ns) + CELL(0.420 ns) = 2.292 ns; Loc. = LCCOMB_X41_Y31_N18; Fanout = 2; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:3:FS|COUT~0'
        Info: 5: + IC(0.720 ns) + CELL(0.420 ns) = 3.432 ns; Loc. = LCCOMB_X40_Y30_N18; Fanout = 2; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:4:FS|COUT~0'
        Info: 6: + IC(0.246 ns) + CELL(0.150 ns) = 3.828 ns; Loc. = LCCOMB_X40_Y30_N24; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:5:FS|COUT~0'
        Info: 7: + IC(0.278 ns) + CELL(0.275 ns) = 4.381 ns; Loc. = LCCOMB_X40_Y30_N30; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:8:FS|COUT~1'
        Info: 8: + IC(0.252 ns) + CELL(0.150 ns) = 4.783 ns; Loc. = LCCOMB_X40_Y30_N16; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:8:FS|COUT~2'
        Info: 9: + IC(0.267 ns) + CELL(0.275 ns) = 5.325 ns; Loc. = LCCOMB_X40_Y30_N6; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:8:FS|COUT~3'
        Info: 10: + IC(0.262 ns) + CELL(0.150 ns) = 5.737 ns; Loc. = LCCOMB_X40_Y30_N28; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:11:FS|COUT~4'
        Info: 11: + IC(0.250 ns) + CELL(0.150 ns) = 6.137 ns; Loc. = LCCOMB_X40_Y30_N26; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:11:FS|COUT~5'
        Info: 12: + IC(0.261 ns) + CELL(0.150 ns) = 6.548 ns; Loc. = LCCOMB_X40_Y30_N12; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:13:FS|COUT~0'
        Info: 13: + IC(0.253 ns) + CELL(0.150 ns) = 6.951 ns; Loc. = LCCOMB_X40_Y30_N14; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:13:FS|COUT~1'
        Info: 14: + IC(0.747 ns) + CELL(0.150 ns) = 7.848 ns; Loc. = LCCOMB_X41_Y33_N26; Fanout = 2; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:15:FS|COUT~3'
        Info: 15: + IC(0.670 ns) + CELL(0.150 ns) = 8.668 ns; Loc. = LCCOMB_X45_Y33_N12; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:18:FS|COUT~2'
        Info: 16: + IC(0.242 ns) + CELL(0.150 ns) = 9.060 ns; Loc. = LCCOMB_X45_Y33_N10; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:18:FS|COUT~3'
        Info: 17: + IC(0.258 ns) + CELL(0.150 ns) = 9.468 ns; Loc. = LCCOMB_X45_Y33_N0; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:21:FS|COUT~2'
        Info: 18: + IC(0.255 ns) + CELL(0.150 ns) = 9.873 ns; Loc. = LCCOMB_X45_Y33_N18; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:21:FS|COUT~3'
        Info: 19: + IC(0.268 ns) + CELL(0.150 ns) = 10.291 ns; Loc. = LCCOMB_X45_Y33_N8; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:23:FS|COUT~0'
        Info: 20: + IC(0.262 ns) + CELL(0.275 ns) = 10.828 ns; Loc. = LCCOMB_X45_Y33_N22; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:23:FS|COUT~1'
        Info: 21: + IC(0.264 ns) + CELL(0.150 ns) = 11.242 ns; Loc. = LCCOMB_X45_Y33_N28; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:25:FS|COUT~3'
        Info: 22: + IC(0.253 ns) + CELL(0.150 ns) = 11.645 ns; Loc. = LCCOMB_X45_Y33_N24; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:27:FS|COUT~0'
        Info: 23: + IC(0.248 ns) + CELL(0.271 ns) = 12.164 ns; Loc. = LCCOMB_X45_Y33_N14; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:27:FS|COUT~1'
        Info: 24: + IC(0.403 ns) + CELL(0.150 ns) = 12.717 ns; Loc. = LCCOMB_X46_Y33_N14; Fanout = 2; COMB Node = 'myCpu:theCPU|alu:ALUnit|bitadder:\genFullSub:29:FS|COUT~2'
        Info: 25: + IC(0.405 ns) + CELL(0.150 ns) = 13.272 ns; Loc. = LCCOMB_X47_Y33_N12; Fanout = 1; COMB Node = 'myCpu:theCPU|alu:ALUnit|Mux1~3'
        Info: 26: + IC(0.253 ns) + CELL(0.150 ns) = 13.675 ns; Loc. = LCCOMB_X47_Y33_N16; Fanout = 3; COMB Node = 'myCpu:theCPU|alu:ALUnit|Mux1~7'
        Info: 27: + IC(0.266 ns) + CELL(0.275 ns) = 14.216 ns; Loc. = LCCOMB_X47_Y33_N2; Fanout = 1; COMB Node = 'myCpu:theCPU|ID_FwdMuxA[30]~19'
        Info: 28: + IC(0.715 ns) + CELL(0.150 ns) = 15.081 ns; Loc. = LCCOMB_X48_Y32_N2; Fanout = 1; COMB Node = 'myCpu:theCPU|ID_FwdMuxA[30]~20'
        Info: 29: + IC(0.248 ns) + CELL(0.150 ns) = 15.479 ns; Loc. = LCCOMB_X48_Y32_N12; Fanout = 1; COMB Node = 'myCpu:theCPU|ID_FwdMuxA[30]~21'
        Info: 30: + IC(0.244 ns) + CELL(0.150 ns) = 15.873 ns; Loc. = LCCOMB_X48_Y32_N22; Fanout = 2; COMB Node = 'myCpu:theCPU|ID_FwdMuxA[30]~22'
        Info: 31: + IC(0.257 ns) + CELL(0.150 ns) = 16.280 ns; Loc. = LCCOMB_X48_Y32_N0; Fanout = 1; COMB Node = 'myCpu:theCPU|Equal1~4'
        Info: 32: + IC(1.016 ns) + CELL(0.410 ns) = 17.706 ns; Loc. = LCCOMB_X44_Y28_N18; Fanout = 1; COMB Node = 'myCpu:theCPU|Equal1~20'
        Info: 33: + IC(0.245 ns) + CELL(0.150 ns) = 18.101 ns; Loc. = LCCOMB_X44_Y28_N8; Fanout = 3; COMB Node = 'myCpu:theCPU|Equal1~22'
        Info: 34: + IC(0.277 ns) + CELL(0.275 ns) = 18.653 ns; Loc. = LCCOMB_X44_Y28_N14; Fanout = 52; COMB Node = 'myCpu:theCPU|CLU:CUnit|ID_PcSrc~0'
        Info: 35: + IC(1.278 ns) + CELL(0.150 ns) = 20.081 ns; Loc. = LCCOMB_X34_Y28_N12; Fanout = 36; COMB Node = 'ramReadEn~1'
        Info: 36: + IC(2.149 ns) + CELL(0.150 ns) = 22.380 ns; Loc. = LCCOMB_X25_Y27_N30; Fanout = 1; COMB Node = 'VarLatRAM:theRAM|q[31]~64'
        Info: 37: + IC(1.836 ns) + CELL(2.652 ns) = 26.868 ns; Loc. = PIN_H4; Fanout = 0; PIN Node = 'memQ[31]'
        Info: Total cell delay = 9.717 ns ( 36.17 % )
        Info: Total interconnect delay = 17.151 ns ( 63.83 % )
Info: Longest tpd from source pin "nReset" to destination pin "memQ[31]" is 29.733 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 104; PIN Node = 'nReset'
    Info: 2: + IC(0.000 ns) + CELL(8.787 ns) = 9.786 ns; Loc. = LCCOMB_X36_Y30_N22; Fanout = 5; COMB LOOP Node = 'myCpu:theCPU|IFID_REG:IFID|ID_Instr[23]~head_lut'
        Info: Loc. = LCCOMB_X50_Y29_N22; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[27]~head_lut"
        Info: Loc. = LCCOMB_X50_Y29_N8; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[31]~head_lut"
        Info: Loc. = LCCOMB_X38_Y29_N24; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[8]~head_lut"
        Info: Loc. = LCCOMB_X46_Y28_N10; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[15]~head_lut"
        Info: Loc. = LCCOMB_X49_Y30_N16; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[25]~head_lut"
        Info: Loc. = LCCOMB_X45_Y29_N18; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[16]~head_lut"
        Info: Loc. = LCCOMB_X46_Y29_N4; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[26]~head_lut"
        Info: Loc. = LCCOMB_X50_Y29_N26; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[28]~head_lut"
        Info: Loc. = LCCOMB_X47_Y28_N0; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[13]~head_lut"
        Info: Loc. = LCCOMB_X45_Y29_N6; Node "myCpu:theCPU|Equal0~0"
        Info: Loc. = LCCOMB_X38_Y29_N4; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[6]~head_lut"
        Info: Loc. = LCCOMB_X42_Y28_N0; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[9]~head_lut"
        Info: Loc. = LCCOMB_X48_Y29_N14; Node "myCpu:theCPU|Equal0~8"
        Info: Loc. = LCCOMB_X45_Y29_N28; Node "myCpu:theCPU|CLU:CUnit|Equal11~0"
        Info: Loc. = LCCOMB_X48_Y29_N12; Node "myCpu:theCPU|Equal0~6"
        Info: Loc. = LCCOMB_X49_Y29_N18; Node "myCpu:theCPU|Equal0~9"
        Info: Loc. = LCCOMB_X40_Y29_N26; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[0]~head_lut"
        Info: Loc. = LCCOMB_X36_Y29_N24; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[12]~head_lut"
        Info: Loc. = LCCOMB_X41_Y29_N26; Node "myCpu:theCPU|Equal0~2"
        Info: Loc. = LCCOMB_X49_Y29_N12; Node "myCpu:theCPU|Equal0~4"
        Info: Loc. = LCCOMB_X50_Y29_N18; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[31]~33"
        Info: Loc. = LCCOMB_X49_Y29_N26; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[5]~head_lut"
        Info: Loc. = LCCOMB_X37_Y28_N2; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[10]~head_lut"
        Info: Loc. = LCCOMB_X43_Y28_N22; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[11]~head_lut"
        Info: Loc. = LCCOMB_X49_Y29_N2; Node "myCpu:theCPU|Equal0~3"
        Info: Loc. = LCCOMB_X49_Y29_N22; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[21]~head_lut"
        Info: Loc. = LCCOMB_X43_Y29_N18; Node "myCpu:theCPU|Equal0~7"
        Info: Loc. = LCCOMB_X43_Y28_N0; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[2]~head_lut"
        Info: Loc. = LCCOMB_X50_Y29_N30; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[30]~head_lut"
        Info: Loc. = LCCOMB_X37_Y28_N26; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[3]~head_lut"
        Info: Loc. = LCCOMB_X45_Y29_N4; Node "myCpu:theCPU|Equal0~1"
        Info: Loc. = LCCOMB_X36_Y30_N22; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[23]~head_lut"
        Info: Loc. = LCCOMB_X45_Y29_N26; Node "myCpu:theCPU|Equal0~5"
        Info: Loc. = LCCOMB_X50_Y29_N24; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[18]~head_lut"
        Info: Loc. = LCCOMB_X42_Y28_N22; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[1]~head_lut"
        Info: Loc. = LCCOMB_X38_Y28_N6; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[4]~head_lut"
        Info: Loc. = LCCOMB_X38_Y29_N12; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[7]~head_lut"
        Info: Loc. = LCCOMB_X50_Y29_N28; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[24]~head_lut"
        Info: Loc. = LCCOMB_X49_Y29_N10; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[20]~head_lut"
        Info: Loc. = LCCOMB_X50_Y29_N14; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[19]~head_lut"
        Info: Loc. = LCCOMB_X50_Y29_N12; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[29]~head_lut"
        Info: Loc. = LCCOMB_X36_Y30_N30; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[22]~head_lut"
        Info: Loc. = LCCOMB_X36_Y29_N12; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[14]~head_lut"
        Info: Loc. = LCCOMB_X45_Y29_N2; Node "myCpu:theCPU|IFID_REG:IFID|ID_Instr[17]~head_lut"
    Info: 3: + IC(1.679 ns) + CELL(0.150 ns) = 11.615 ns; Loc. = LCCOMB_X50_Y29_N10; Fanout = 196; COMB Node = 'myCpu:theCPU|Decode:DecBlk|Rs[2]~0'
    Info: 4: + IC(1.461 ns) + CELL(0.419 ns) = 13.495 ns; Loc. = LCCOMB_X59_Y30_N8; Fanout = 1; COMB Node = 'myCpu:theCPU|registerFile:RegFL|Mux40~13'
    Info: 5: + IC(0.764 ns) + CELL(0.150 ns) = 14.409 ns; Loc. = LCCOMB_X59_Y27_N18; Fanout = 1; COMB Node = 'myCpu:theCPU|registerFile:RegFL|Mux40~14'
    Info: 6: + IC(0.967 ns) + CELL(0.150 ns) = 15.526 ns; Loc. = LCCOMB_X55_Y30_N12; Fanout = 1; COMB Node = 'myCpu:theCPU|registerFile:RegFL|Mux40~15'
    Info: 7: + IC(0.247 ns) + CELL(0.150 ns) = 15.923 ns; Loc. = LCCOMB_X55_Y30_N6; Fanout = 1; COMB Node = 'myCpu:theCPU|registerFile:RegFL|Mux40~18'
    Info: 8: + IC(0.246 ns) + CELL(0.150 ns) = 16.319 ns; Loc. = LCCOMB_X55_Y30_N0; Fanout = 2; COMB Node = 'myCpu:theCPU|registerFile:RegFL|Mux40~19'
    Info: 9: + IC(1.470 ns) + CELL(0.150 ns) = 17.939 ns; Loc. = LCCOMB_X45_Y27_N28; Fanout = 1; COMB Node = 'myCpu:theCPU|ID_FwdMuxA[22]~78'
    Info: 10: + IC(0.248 ns) + CELL(0.149 ns) = 18.336 ns; Loc. = LCCOMB_X45_Y27_N6; Fanout = 2; COMB Node = 'myCpu:theCPU|ID_FwdMuxA[22]~79'
    Info: 11: + IC(0.280 ns) + CELL(0.436 ns) = 19.052 ns; Loc. = LCCOMB_X45_Y27_N22; Fanout = 1; COMB Node = 'myCpu:theCPU|Equal1~17'
    Info: 12: + IC(0.722 ns) + CELL(0.275 ns) = 20.049 ns; Loc. = LCCOMB_X44_Y28_N16; Fanout = 1; COMB Node = 'myCpu:theCPU|Equal1~19'
    Info: 13: + IC(0.247 ns) + CELL(0.275 ns) = 20.571 ns; Loc. = LCCOMB_X44_Y28_N18; Fanout = 1; COMB Node = 'myCpu:theCPU|Equal1~20'
    Info: 14: + IC(0.245 ns) + CELL(0.150 ns) = 20.966 ns; Loc. = LCCOMB_X44_Y28_N8; Fanout = 3; COMB Node = 'myCpu:theCPU|Equal1~22'
    Info: 15: + IC(0.277 ns) + CELL(0.275 ns) = 21.518 ns; Loc. = LCCOMB_X44_Y28_N14; Fanout = 52; COMB Node = 'myCpu:theCPU|CLU:CUnit|ID_PcSrc~0'
    Info: 16: + IC(1.278 ns) + CELL(0.150 ns) = 22.946 ns; Loc. = LCCOMB_X34_Y28_N12; Fanout = 36; COMB Node = 'ramReadEn~1'
    Info: 17: + IC(2.149 ns) + CELL(0.150 ns) = 25.245 ns; Loc. = LCCOMB_X25_Y27_N30; Fanout = 1; COMB Node = 'VarLatRAM:theRAM|q[31]~64'
    Info: 18: + IC(1.836 ns) + CELL(2.652 ns) = 29.733 ns; Loc. = PIN_H4; Fanout = 0; PIN Node = 'memQ[31]'
    Info: Total cell delay = 15.617 ns ( 52.52 % )
    Info: Total interconnect delay = 14.116 ns ( 47.48 % )
Info: th for register "sld_hub:auto_hub|jtag_ir_reg[9]" (data pin = "altera_internal_jtag~TDIUTAP", clock pin = "altera_internal_jtag~TCKUTAP") is 2.244 ns
    Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.429 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 1091; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
        Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 4.429 ns; Loc. = LCFF_X17_Y23_N19; Fanout = 2; REG Node = 'sld_hub:auto_hub|jtag_ir_reg[9]'
        Info: Total cell delay = 0.537 ns ( 12.12 % )
        Info: Total interconnect delay = 3.892 ns ( 87.88 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.451 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'
        Info: 2: + IC(2.218 ns) + CELL(0.149 ns) = 2.367 ns; Loc. = LCCOMB_X17_Y23_N18; Fanout = 1; COMB Node = 'sld_hub:auto_hub|jtag_ir_reg[9]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.451 ns; Loc. = LCFF_X17_Y23_N19; Fanout = 2; REG Node = 'sld_hub:auto_hub|jtag_ir_reg[9]'
        Info: Total cell delay = 0.233 ns ( 9.51 % )
        Info: Total interconnect delay = 2.218 ns ( 90.49 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 51 warnings
    Info: Peak virtual memory: 342 megabytes
    Info: Processing ended: Tue Nov  8 21:05:52 2011
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:29


