{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port dac_clk -pg 1 -y 80 -defaultsOSRD
preplace port dac_rst_o -pg 1 -y 130 -defaultsOSRD
preplace port dac_clk_o -pg 1 -y 70 -defaultsOSRD
preplace port dac_sel_o -pg 1 -y 110 -defaultsOSRD
preplace port clk -pg 1 -y 60 -defaultsOSRD
preplace port dac_wrt_o -pg 1 -y 90 -defaultsOSRD
preplace portBus dac_data_o -pg 1 -y 50 -defaultsOSRD
preplace portBus dac_data1 -pg 1 -y 100 -defaultsOSRD
preplace portBus dac_data2 -pg 1 -y 120 -defaultsOSRD
preplace inst DAC_RTL -pg 1 -lvl 2 -y 90 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -y -20 -defaultsOSRD
preplace netloc NET2FPGA_base_DSP_co_0_dac_data1_o 1 0 2 NJ 100 N
preplace netloc NET2FPGA_base_DSP_co_0_dac_data2_o 1 0 2 NJ 120 N
preplace netloc NET2FPGA_base_DAC_dac_sel_o 1 2 1 NJ
preplace netloc ADC_and_DAC_clk_clk_out1 1 0 2 -180J 60 N
preplace netloc clk_wiz_0_clk_out1 1 1 1 0
preplace netloc NET2FPGA_base_DAC_dac_dat_o 1 2 1 NJ
preplace netloc NET2FPGA_base_DAC_dac_rst_o 1 2 1 NJ
preplace netloc NET2FPGA_base_DAC_dac_wrt_o 1 2 1 NJ
preplace netloc NET2FPGA_base_DAC_dac_clk_o 1 2 1 NJ
levelinfo -pg 1 -200 -90 180 360 -top -90 -bot 310
"
}

