

================================================================
== Vitis HLS Report for 'PointwiseConv2d_1_12_10_Pipeline_VITIS_LOOP_23_6'
================================================================
* Date:           Tue Jul 23 11:39:12 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.069 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_6  |       11|       11|         3|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      88|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      41|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      41|     133|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U269  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                             |                             |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_94_p2          |         +|   0|  0|  12|           4|           1|
    |and_ln24_fu_145_p2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_00001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_fu_88_p2         |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln24_31_fu_133_p2     |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln24_fu_127_p2        |      icmp|   0|  0|  11|           8|           2|
    |or_ln24_fu_139_p2          |        or|   0|  0|   2|           1|           1|
    |point3_o80_din             |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  88|          44|          45|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_oc_1    |   9|          2|    4|          8|
    |oc_fu_50                 |   9|          2|    4|          8|
    |point3_o80_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |oc_fu_50                          |   4|   0|    4|          0|
    |out_buf_load_reg_176              |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  41|   0|   41|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  PointwiseConv2d<1, 12, 10>_Pipeline_VITIS_LOOP_23_6|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  PointwiseConv2d<1, 12, 10>_Pipeline_VITIS_LOOP_23_6|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  PointwiseConv2d<1, 12, 10>_Pipeline_VITIS_LOOP_23_6|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  PointwiseConv2d<1, 12, 10>_Pipeline_VITIS_LOOP_23_6|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  PointwiseConv2d<1, 12, 10>_Pipeline_VITIS_LOOP_23_6|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  PointwiseConv2d<1, 12, 10>_Pipeline_VITIS_LOOP_23_6|  return value|
|point3_o80_din             |  out|   32|     ap_fifo|                                           point3_o80|       pointer|
|point3_o80_num_data_valid  |   in|    2|     ap_fifo|                                           point3_o80|       pointer|
|point3_o80_fifo_cap        |   in|    2|     ap_fifo|                                           point3_o80|       pointer|
|point3_o80_full_n          |   in|    1|     ap_fifo|                                           point3_o80|       pointer|
|point3_o80_write           |  out|    1|     ap_fifo|                                           point3_o80|       pointer|
|out_buf_address0           |  out|    4|   ap_memory|                                              out_buf|         array|
|out_buf_ce0                |  out|    1|   ap_memory|                                              out_buf|         array|
|out_buf_q0                 |   in|   32|   ap_memory|                                              out_buf|         array|
+---------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

