<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/kvm/arm_cpu.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li><li class="navelem"><a class="el" href="dir_8e9ac25f52a9f9534844aab188f358c5.html">kvm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">arm_cpu.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arm__cpu_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2012 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Andreas Sandberg</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_KVM_ARM_CPU_HH__</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define __ARCH_ARM_KVM_ARM_CPU_HH__</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;set&gt;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2kvm_2base_8hh.html">cpu/kvm/base.hh</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;params/ArmKvmCPU.hh&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html">   61</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmKvmCPU.html">ArmKvmCPU</a> : <span class="keyword">public</span> <a class="code" href="classBaseKvmCPU.html">BaseKvmCPU</a></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;{</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <a class="code" href="classArmKvmCPU.html#ad9dfae0671d5544dac546f5d020391e5">ArmKvmCPU</a>(ArmKvmCPUParams *<a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>);</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classArmKvmCPU.html#a985363dcfda2de623e376ec054774b1e">~ArmKvmCPU</a>();</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmKvmCPU.html#a4a13df2e0225e7674127dea91de828be">startup</a>();</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmKvmCPU.html#a8879ad1c2b9e3f83c8eb1ef882d79e60">dump</a>();</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="structArmKvmCPU_1_1KvmIntRegInfo.html">   72</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structArmKvmCPU_1_1KvmIntRegInfo.html">KvmIntRegInfo</a> {</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="structArmKvmCPU_1_1KvmIntRegInfo.html#afb1220a8cc4ac5e174884f97546b951c">   74</a></span>&#160;        <span class="keyword">const</span> uint64_t <a class="code" href="structArmKvmCPU_1_1KvmIntRegInfo.html#afb1220a8cc4ac5e174884f97546b951c">id</a>;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="structArmKvmCPU_1_1KvmIntRegInfo.html#abe1fed5c93b2c11eebd4e6cda943218c">   76</a></span>&#160;        <span class="keyword">const</span> <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="structArmKvmCPU_1_1KvmIntRegInfo.html#abe1fed5c93b2c11eebd4e6cda943218c">idx</a>;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="structArmKvmCPU_1_1KvmIntRegInfo.html#ab771beb7e60c158f369a5ccc0707db8a">   78</a></span>&#160;        <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="structArmKvmCPU_1_1KvmIntRegInfo.html#ab771beb7e60c158f369a5ccc0707db8a">name</a>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    };</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="structArmKvmCPU_1_1KvmCoreMiscRegInfo.html">   81</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structArmKvmCPU_1_1KvmCoreMiscRegInfo.html">KvmCoreMiscRegInfo</a> {</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="structArmKvmCPU_1_1KvmCoreMiscRegInfo.html#ab59ddd864854f7ba99f83dbb1da06be6">   83</a></span>&#160;        <span class="keyword">const</span> uint64_t <a class="code" href="structArmKvmCPU_1_1KvmCoreMiscRegInfo.html#ab59ddd864854f7ba99f83dbb1da06be6">id</a>;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="structArmKvmCPU_1_1KvmCoreMiscRegInfo.html#aadab06b645bde3f4b7d84d7cded176b9">   85</a></span>&#160;        <span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12">MiscRegIndex</a> <a class="code" href="structArmKvmCPU_1_1KvmCoreMiscRegInfo.html#aadab06b645bde3f4b7d84d7cded176b9">idx</a>;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="structArmKvmCPU_1_1KvmCoreMiscRegInfo.html#a0e0c3f5dbbc938e06fb7deca499175a5">   87</a></span>&#160;        <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="structArmKvmCPU_1_1KvmCoreMiscRegInfo.html#a0e0c3f5dbbc938e06fb7deca499175a5">name</a>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    };</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#a7813b4ac3a80fb911e8cd2825e6a8ce9">   90</a></span>&#160;    <span class="keyword">typedef</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;uint64_t&gt;</a> <a class="code" href="classArmKvmCPU.html#a7813b4ac3a80fb911e8cd2825e6a8ce9">RegIndexVector</a>;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classArmKvmCPU.html#af5f72dcc35a2f950b9c1634f18ed2352">kvmRun</a>(<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> ticks);</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmKvmCPU.html#a261f4efb903938abc6a49de07f365c8f">updateKvmState</a>();</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmKvmCPU.html#a7a9547441a9a9d2db73e02c9b3dd0fce">updateThreadContext</a>();</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classArmKvmCPU.html#aba21c02f33f6a21c63d351d4ec97b798">onKvmExitHypercall</a>();</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keyword">const</span> RegIndexVector &amp;<a class="code" href="classArmKvmCPU.html#a94e28b8642719ced12b9cb601b802115">getRegList</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmKvmCPU.html#a7b9d0ccf1fb62c1c232681afb49a7a16">kvmArmVCpuInit</a>(uint32_t target);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmKvmCPU.html#a7b9d0ccf1fb62c1c232681afb49a7a16">kvmArmVCpuInit</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_vcpu_init &amp;<a class="code" href="classBaseKvmCPU.html#a9fd22d60856f797b08483828ec71f1e2">init</a>);</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">ArmISA::MiscRegIndex</a> <a class="code" href="classArmKvmCPU.html#ad6941dd41d172011adb71aeadd1e4dd8">decodeCoProcReg</a>(uint64_t <span class="keywordtype">id</span>) <span class="keyword">const</span>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">ArmISA::MiscRegIndex</a> <a class="code" href="classArmKvmCPU.html#a4654455fe011712cb44821b4daab5829">decodeVFPCtrlReg</a>(uint64_t <span class="keywordtype">id</span>) <span class="keyword">const</span>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classArmKvmCPU.html#ac63b8c82da269e61b080beab8c60add1">isInvariantReg</a>(uint64_t <span class="keywordtype">id</span>);</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#a54e4d4e1c98cdbf5af111a878e3dff12">  122</a></span>&#160;    <span class="keyword">static</span> <a class="code" href="structArmKvmCPU_1_1KvmIntRegInfo.html">KvmIntRegInfo</a> <a class="code" href="classArmKvmCPU.html#a54e4d4e1c98cdbf5af111a878e3dff12">kvmIntRegs</a>[];</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#a56489743068141876c271989e6e6ccea">  123</a></span>&#160;    <span class="keyword">static</span> <a class="code" href="structArmKvmCPU_1_1KvmCoreMiscRegInfo.html">KvmCoreMiscRegInfo</a> <a class="code" href="classArmKvmCPU.html#a56489743068141876c271989e6e6ccea">kvmCoreMiscRegs</a>[];</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classArmKvmCPU.html#a94e28b8642719ced12b9cb601b802115">getRegList</a>(<span class="keyword">struct</span> kvm_reg_list &amp;regs) <span class="keyword">const</span>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmKvmCPU.html#abc604d045dddce058bcb0db78aee9166">dumpKvmStateCore</a>();</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmKvmCPU.html#a23f7ff7d857bb396f74d292542605d74">dumpKvmStateMisc</a>();</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmKvmCPU.html#a5e090e7553dbbed57305e19980696115">dumpKvmStateCoProc</a>(uint64_t <span class="keywordtype">id</span>);</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmKvmCPU.html#aed3720ff4109721aebd8d0d5f4979575">dumpKvmStateVFP</a>(uint64_t <span class="keywordtype">id</span>);</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmKvmCPU.html#a1a9c26656a0140888f511d04430046ce">updateKvmStateCore</a>();</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmKvmCPU.html#a8967f57e959879138a46e6bafcd33df7">updateKvmStateMisc</a>();</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmKvmCPU.html#a07910a0f3679f9e154d70b803e9c2abf">updateKvmStateCoProc</a>(uint64_t <span class="keywordtype">id</span>, <span class="keywordtype">bool</span> show_warnings);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmKvmCPU.html#a83398bdebbd539f26e980cad8cf0499a">updateKvmStateVFP</a>(uint64_t <span class="keywordtype">id</span>, <span class="keywordtype">bool</span> show_warnings);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmKvmCPU.html#aafe4fb60375a5713ca0b0f532cb98cb1">updateTCStateCore</a>();</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmKvmCPU.html#a806e10c93e3da3ea128e9c426647b9d0">updateTCStateMisc</a>();</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmKvmCPU.html#a3ba8f909c30c5b7adce4661102a5f338">updateTCStateCoProc</a>(uint64_t <span class="keywordtype">id</span>, <span class="keywordtype">bool</span> show_warnings);</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classArmKvmCPU.html#a74240ea5e71d0baae49a313bb87fc0a3">updateTCStateVFP</a>(uint64_t <span class="keywordtype">id</span>, <span class="keywordtype">bool</span> show_warnings);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#a73fe3e5f7e110589efffb7719d0755d8">  152</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classArmKvmCPU.html#a73fe3e5f7e110589efffb7719d0755d8">irqAsserted</a>;</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#a60dbf5e8078b795423a2435367d661b1">  154</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classArmKvmCPU.html#a60dbf5e8078b795423a2435367d661b1">fiqAsserted</a>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#ac69ffa337babc7925c6a81a51f55bab8">  160</a></span>&#160;    <span class="keyword">mutable</span> RegIndexVector <a class="code" href="classArmKvmCPU.html#ac69ffa337babc7925c6a81a51f55bab8">_regIndexList</a>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="classArmKvmCPU.html#a0cb461cf3122b7b86a77e75158efd03b">  167</a></span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> std::set&lt;uint64_t&gt; <a class="code" href="classArmKvmCPU.html#a0cb461cf3122b7b86a77e75158efd03b">invariant_regs</a>;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;};</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#endif // __ARCH_ARM_KVM_ARM_CPU_HH__</span></div><div class="ttc" id="classArmKvmCPU_html_a7b9d0ccf1fb62c1c232681afb49a7a16"><div class="ttname"><a href="classArmKvmCPU.html#a7b9d0ccf1fb62c1c232681afb49a7a16">ArmKvmCPU::kvmArmVCpuInit</a></div><div class="ttdeci">void kvmArmVCpuInit(uint32_t target)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00357">arm_cpu.cc:357</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_aafe4fb60375a5713ca0b0f532cb98cb1"><div class="ttname"><a href="classArmKvmCPU.html#aafe4fb60375a5713ca0b0f532cb98cb1">ArmKvmCPU::updateTCStateCore</a></div><div class="ttdeci">void updateTCStateCore()</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00726">arm_cpu.cc:726</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_aba21c02f33f6a21c63d351d4ec97b798"><div class="ttname"><a href="classArmKvmCPU.html#aba21c02f33f6a21c63d351d4ec97b798">ArmKvmCPU::onKvmExitHypercall</a></div><div class="ttdeci">Tick onKvmExitHypercall()</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00316">arm_cpu.cc:316</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919c">ArmISA::MiscRegIndex</a></div><div class="ttdeci">MiscRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00057">miscregs.hh:57</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">ArmISA::IntRegIndex</a></div><div class="ttdeci">IntRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00053">intregs.hh:53</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a83398bdebbd539f26e980cad8cf0499a"><div class="ttname"><a href="classArmKvmCPU.html#a83398bdebbd539f26e980cad8cf0499a">ArmKvmCPU::updateKvmStateVFP</a></div><div class="ttdeci">void updateKvmStateVFP(uint64_t id, bool show_warnings)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00684">arm_cpu.cc:684</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ad058b0990dcb8ed4d0b373396689fa12"><div class="ttname"><a href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12">AlphaISA::MiscRegIndex</a></div><div class="ttdeci">MiscRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00064">registers.hh:64</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_aed3720ff4109721aebd8d0d5f4979575"><div class="ttname"><a href="classArmKvmCPU.html#aed3720ff4109721aebd8d0d5f4979575">ArmKvmCPU::dumpKvmStateVFP</a></div><div class="ttdeci">void dumpKvmStateVFP(uint64_t id)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00565">arm_cpu.cc:565</a></div></div>
<div class="ttc" id="structArmKvmCPU_1_1KvmCoreMiscRegInfo_html"><div class="ttname"><a href="structArmKvmCPU_1_1KvmCoreMiscRegInfo.html">ArmKvmCPU::KvmCoreMiscRegInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8hh_source.html#l00081">arm_cpu.hh:81</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a7813b4ac3a80fb911e8cd2825e6a8ce9"><div class="ttname"><a href="classArmKvmCPU.html#a7813b4ac3a80fb911e8cd2825e6a8ce9">ArmKvmCPU::RegIndexVector</a></div><div class="ttdeci">std::vector&lt; uint64_t &gt; RegIndexVector</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8hh_source.html#l00090">arm_cpu.hh:90</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a1a9c26656a0140888f511d04430046ce"><div class="ttname"><a href="classArmKvmCPU.html#a1a9c26656a0140888f511d04430046ce">ArmKvmCPU::updateKvmStateCore</a></div><div class="ttdeci">void updateKvmStateCore()</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00586">arm_cpu.cc:586</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a261f4efb903938abc6a49de07f365c8f"><div class="ttname"><a href="classArmKvmCPU.html#a261f4efb903938abc6a49de07f365c8f">ArmKvmCPU::updateKvmState</a></div><div class="ttdeci">void updateKvmState()</div><div class="ttdoc">Update the KVM state from the current thread context. </div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00298">arm_cpu.cc:298</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a73fe3e5f7e110589efffb7719d0755d8"><div class="ttname"><a href="classArmKvmCPU.html#a73fe3e5f7e110589efffb7719d0755d8">ArmKvmCPU::irqAsserted</a></div><div class="ttdeci">bool irqAsserted</div><div class="ttdoc">Cached state of the IRQ line. </div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8hh_source.html#l00152">arm_cpu.hh:152</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html"><div class="ttname"><a href="classBaseKvmCPU.html">BaseKvmCPU</a></div><div class="ttdoc">Base class for KVM based CPU models. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8hh_source.html#l00079">base.hh:79</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a5e090e7553dbbed57305e19980696115"><div class="ttname"><a href="classArmKvmCPU.html#a5e090e7553dbbed57305e19980696115">ArmKvmCPU::dumpKvmStateCoProc</a></div><div class="ttdeci">void dumpKvmStateCoProc(uint64_t id)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00523">arm_cpu.cc:523</a></div></div>
<div class="ttc" id="structArmKvmCPU_1_1KvmIntRegInfo_html_ab771beb7e60c158f369a5ccc0707db8a"><div class="ttname"><a href="structArmKvmCPU_1_1KvmIntRegInfo.html#ab771beb7e60c158f369a5ccc0707db8a">ArmKvmCPU::KvmIntRegInfo::name</a></div><div class="ttdeci">const char * name</div><div class="ttdoc">Name in debug output. </div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8hh_source.html#l00078">arm_cpu.hh:78</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a56489743068141876c271989e6e6ccea"><div class="ttname"><a href="classArmKvmCPU.html#a56489743068141876c271989e6e6ccea">ArmKvmCPU::kvmCoreMiscRegs</a></div><div class="ttdeci">static KvmCoreMiscRegInfo kvmCoreMiscRegs[]</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8hh_source.html#l00123">arm_cpu.hh:123</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a54e4d4e1c98cdbf5af111a878e3dff12"><div class="ttname"><a href="classArmKvmCPU.html#a54e4d4e1c98cdbf5af111a878e3dff12">ArmKvmCPU::kvmIntRegs</a></div><div class="ttdeci">static KvmIntRegInfo kvmIntRegs[]</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8hh_source.html#l00122">arm_cpu.hh:122</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_a9fd22d60856f797b08483828ec71f1e2"><div class="ttname"><a href="classBaseKvmCPU.html#a9fd22d60856f797b08483828ec71f1e2">BaseKvmCPU::init</a></div><div class="ttdeci">void init() override</div><div class="ttdoc">init() is called after all C++ SimObjects have been created and all ports are connected. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8cc_source.html#l00109">base.cc:109</a></div></div>
<div class="ttc" id="structArmKvmCPU_1_1KvmCoreMiscRegInfo_html_aadab06b645bde3f4b7d84d7cded176b9"><div class="ttname"><a href="structArmKvmCPU_1_1KvmCoreMiscRegInfo.html#aadab06b645bde3f4b7d84d7cded176b9">ArmKvmCPU::KvmCoreMiscRegInfo::idx</a></div><div class="ttdeci">const MiscRegIndex idx</div><div class="ttdoc">gem5 index </div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8hh_source.html#l00085">arm_cpu.hh:85</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector&lt; uint64_t &gt;</a></div></div>
<div class="ttc" id="structArmKvmCPU_1_1KvmIntRegInfo_html_afb1220a8cc4ac5e174884f97546b951c"><div class="ttname"><a href="structArmKvmCPU_1_1KvmIntRegInfo.html#afb1220a8cc4ac5e174884f97546b951c">ArmKvmCPU::KvmIntRegInfo::id</a></div><div class="ttdeci">const uint64_t id</div><div class="ttdoc">KVM ID. </div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8hh_source.html#l00074">arm_cpu.hh:74</a></div></div>
<div class="ttc" id="structArmKvmCPU_1_1KvmIntRegInfo_html_abe1fed5c93b2c11eebd4e6cda943218c"><div class="ttname"><a href="structArmKvmCPU_1_1KvmIntRegInfo.html#abe1fed5c93b2c11eebd4e6cda943218c">ArmKvmCPU::KvmIntRegInfo::idx</a></div><div class="ttdeci">const IntRegIndex idx</div><div class="ttdoc">gem5 index </div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8hh_source.html#l00076">arm_cpu.hh:76</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a8879ad1c2b9e3f83c8eb1ef882d79e60"><div class="ttname"><a href="classArmKvmCPU.html#a8879ad1c2b9e3f83c8eb1ef882d79e60">ArmKvmCPU::dump</a></div><div class="ttdeci">void dump()</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00291">arm_cpu.cc:291</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_af5f72dcc35a2f950b9c1634f18ed2352"><div class="ttname"><a href="classArmKvmCPU.html#af5f72dcc35a2f950b9c1634f18ed2352">ArmKvmCPU::kvmRun</a></div><div class="ttdeci">Tick kvmRun(Tick ticks)</div><div class="ttdoc">Request KVM to run the guest for a given number of ticks. </div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00271">arm_cpu.cc:271</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a7a9547441a9a9d2db73e02c9b3dd0fce"><div class="ttname"><a href="classArmKvmCPU.html#a7a9547441a9a9d2db73e02c9b3dd0fce">ArmKvmCPU::updateThreadContext</a></div><div class="ttdeci">void updateThreadContext()</div><div class="ttdoc">Update the current thread context with the KVM state. </div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00307">arm_cpu.cc:307</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a0cb461cf3122b7b86a77e75158efd03b"><div class="ttname"><a href="classArmKvmCPU.html#a0cb461cf3122b7b86a77e75158efd03b">ArmKvmCPU::invariant_regs</a></div><div class="ttdeci">static const std::set&lt; uint64_t &gt; invariant_regs</div><div class="ttdoc">List of co-processor registers that KVM requires to be identical on both the host and the guest...</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8hh_source.html#l00167">arm_cpu.hh:167</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a74240ea5e71d0baae49a313bb87fc0a3"><div class="ttname"><a href="classArmKvmCPU.html#a74240ea5e71d0baae49a313bb87fc0a3">ArmKvmCPU::updateTCStateVFP</a></div><div class="ttdeci">void updateTCStateVFP(uint64_t id, bool show_warnings)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00825">arm_cpu.cc:825</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_abc604d045dddce058bcb0db78aee9166"><div class="ttname"><a href="classArmKvmCPU.html#abc604d045dddce058bcb0db78aee9166">ArmKvmCPU::dumpKvmStateCore</a></div><div class="ttdeci">void dumpKvmStateCore()</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00462">arm_cpu.cc:462</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a985363dcfda2de623e376ec054774b1e"><div class="ttname"><a href="classArmKvmCPU.html#a985363dcfda2de623e376ec054774b1e">ArmKvmCPU::~ArmKvmCPU</a></div><div class="ttdeci">virtual ~ArmKvmCPU()</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00251">arm_cpu.cc:251</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a07910a0f3679f9e154d70b803e9c2abf"><div class="ttname"><a href="classArmKvmCPU.html#a07910a0f3679f9e154d70b803e9c2abf">ArmKvmCPU::updateKvmStateCoProc</a></div><div class="ttdeci">void updateKvmStateCoProc(uint64_t id, bool show_warnings)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00650">arm_cpu.cc:650</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a94e28b8642719ced12b9cb601b802115"><div class="ttname"><a href="classArmKvmCPU.html#a94e28b8642719ced12b9cb601b802115">ArmKvmCPU::getRegList</a></div><div class="ttdeci">const RegIndexVector &amp; getRegList() const</div><div class="ttdoc">Get a list of registers supported by getOneReg() and setOneReg(). </div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00336">arm_cpu.cc:336</a></div></div>
<div class="ttc" id="structArmKvmCPU_1_1KvmIntRegInfo_html"><div class="ttname"><a href="structArmKvmCPU_1_1KvmIntRegInfo.html">ArmKvmCPU::KvmIntRegInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8hh_source.html#l00072">arm_cpu.hh:72</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a4654455fe011712cb44821b4daab5829"><div class="ttname"><a href="classArmKvmCPU.html#a4654455fe011712cb44821b4daab5829">ArmKvmCPU::decodeVFPCtrlReg</a></div><div class="ttdeci">ArmISA::MiscRegIndex decodeVFPCtrlReg(uint64_t id) const</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00411">arm_cpu.cc:411</a></div></div>
<div class="ttc" id="cpu_2kvm_2base_8hh_html"><div class="ttname"><a href="cpu_2kvm_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_ad6941dd41d172011adb71aeadd1e4dd8"><div class="ttname"><a href="classArmKvmCPU.html#ad6941dd41d172011adb71aeadd1e4dd8">ArmKvmCPU::decodeCoProcReg</a></div><div class="ttdeci">ArmISA::MiscRegIndex decodeCoProcReg(uint64_t id) const</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00376">arm_cpu.cc:376</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a4a13df2e0225e7674127dea91de828be"><div class="ttname"><a href="classArmKvmCPU.html#a4a13df2e0225e7674127dea91de828be">ArmKvmCPU::startup</a></div><div class="ttdeci">void startup()</div><div class="ttdoc">startup() is the final initialization call before simulation. </div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00256">arm_cpu.cc:256</a></div></div>
<div class="ttc" id="structArmKvmCPU_1_1KvmCoreMiscRegInfo_html_a0e0c3f5dbbc938e06fb7deca499175a5"><div class="ttname"><a href="structArmKvmCPU_1_1KvmCoreMiscRegInfo.html#a0e0c3f5dbbc938e06fb7deca499175a5">ArmKvmCPU::KvmCoreMiscRegInfo::name</a></div><div class="ttdeci">const char * name</div><div class="ttdoc">Name in debug output. </div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8hh_source.html#l00087">arm_cpu.hh:87</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_ad9dfae0671d5544dac546f5d020391e5"><div class="ttname"><a href="classArmKvmCPU.html#ad9dfae0671d5544dac546f5d020391e5">ArmKvmCPU::ArmKvmCPU</a></div><div class="ttdeci">ArmKvmCPU(ArmKvmCPUParams *params)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00245">arm_cpu.cc:245</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a60dbf5e8078b795423a2435367d661b1"><div class="ttname"><a href="classArmKvmCPU.html#a60dbf5e8078b795423a2435367d661b1">ArmKvmCPU::fiqAsserted</a></div><div class="ttdeci">bool fiqAsserted</div><div class="ttdoc">Cached state of the FIQ line. </div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8hh_source.html#l00154">arm_cpu.hh:154</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a8967f57e959879138a46e6bafcd33df7"><div class="ttname"><a href="classArmKvmCPU.html#a8967f57e959879138a46e6bafcd33df7">ArmKvmCPU::updateKvmStateMisc</a></div><div class="ttdeci">void updateKvmStateMisc()</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00612">arm_cpu.cc:612</a></div></div>
<div class="ttc" id="structArmKvmCPU_1_1KvmCoreMiscRegInfo_html_ab59ddd864854f7ba99f83dbb1da06be6"><div class="ttname"><a href="structArmKvmCPU_1_1KvmCoreMiscRegInfo.html#ab59ddd864854f7ba99f83dbb1da06be6">ArmKvmCPU::KvmCoreMiscRegInfo::id</a></div><div class="ttdeci">const uint64_t id</div><div class="ttdoc">KVM ID. </div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8hh_source.html#l00083">arm_cpu.hh:83</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_ac69ffa337babc7925c6a81a51f55bab8"><div class="ttname"><a href="classArmKvmCPU.html#ac69ffa337babc7925c6a81a51f55bab8">ArmKvmCPU::_regIndexList</a></div><div class="ttdeci">RegIndexVector _regIndexList</div><div class="ttdoc">Cached copy of the list of co-processor registers supported by KVM. </div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8hh_source.html#l00160">arm_cpu.hh:160</a></div></div>
<div class="ttc" id="classArmKvmCPU_html"><div class="ttname"><a href="classArmKvmCPU.html">ArmKvmCPU</a></div><div class="ttdoc">ARM implementation of a KVM-based hardware virtualized CPU. </div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8hh_source.html#l00061">arm_cpu.hh:61</a></div></div>
<div class="ttc" id="classBaseCPU_html_a258986ef5de8019c07bc338f1254e671"><div class="ttname"><a href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">BaseCPU::params</a></div><div class="ttdeci">const Params * params() const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00311">base.hh:311</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a806e10c93e3da3ea128e9c426647b9d0"><div class="ttname"><a href="classArmKvmCPU.html#a806e10c93e3da3ea128e9c426647b9d0">ArmKvmCPU::updateTCStateMisc</a></div><div class="ttdeci">void updateTCStateMisc()</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00756">arm_cpu.cc:756</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a23f7ff7d857bb396f74d292542605d74"><div class="ttname"><a href="classArmKvmCPU.html#a23f7ff7d857bb396f74d292542605d74">ArmKvmCPU::dumpKvmStateMisc</a></div><div class="ttdeci">void dumpKvmStateMisc()</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00484">arm_cpu.cc:484</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_a3ba8f909c30c5b7adce4661102a5f338"><div class="ttname"><a href="classArmKvmCPU.html#a3ba8f909c30c5b7adce4661102a5f338">ArmKvmCPU::updateTCStateCoProc</a></div><div class="ttdeci">void updateTCStateCoProc(uint64_t id, bool show_warnings)</div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00789">arm_cpu.cc:789</a></div></div>
<div class="ttc" id="classArmKvmCPU_html_ac63b8c82da269e61b080beab8c60add1"><div class="ttname"><a href="classArmKvmCPU.html#ac63b8c82da269e61b080beab8c60add1">ArmKvmCPU::isInvariantReg</a></div><div class="ttdeci">bool isInvariantReg(uint64_t id)</div><div class="ttdoc">Determine if a register is invariant. </div><div class="ttdef"><b>Definition:</b> <a href="arm__cpu_8cc_source.html#l00435">arm_cpu.cc:435</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
