/* Generated by Yosys 0.9+3901 (git sha1 9f7cd10c, gcc 9.3.0-17ubuntu1~20.04 -fPIC -Os) */

(* dynports =  1  *)
(* hdlname = "\\mem_fifo" *)
(* src = "mem_fifo.v:2.1-230.10" *)
module \$paramod\mem_fifo\WIDTH=1 (clk, rst, in, wr, out);
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _000_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _001_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _002_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _003_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _004_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _005_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _006_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _007_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _008_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _009_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _010_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _011_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _012_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _013_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _014_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _015_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _016_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _017_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _018_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _019_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _020_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _021_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _022_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _023_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _024_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _025_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _026_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _027_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _028_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _029_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _030_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _031_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _032_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _033_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _034_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _035_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _036_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _037_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _038_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _039_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _040_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _041_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _042_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _043_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _044_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _045_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _046_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _047_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _048_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _049_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _050_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _051_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _052_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _053_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _054_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _055_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _056_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _057_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _058_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _059_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _060_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _061_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _062_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _063_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _064_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _065_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _066_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _067_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _068_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  (* src = "mem_fifo.v:7.9-7.12" *)
  input clk;
  (* src = "mem_fifo.v:6.21-6.23" *)
  input in;
  (* src = "mem_fifo.v:8.22-8.25" *)
  output out;
  (* src = "mem_fifo.v:11.19-11.21" *)
  reg r0;
  (* src = "mem_fifo.v:12.19-12.21" *)
  reg r1;
  (* src = "mem_fifo.v:21.19-21.22" *)
  reg r10;
  (* src = "mem_fifo.v:22.19-22.22" *)
  reg r11;
  (* src = "mem_fifo.v:23.19-23.22" *)
  reg r12;
  (* src = "mem_fifo.v:24.19-24.22" *)
  reg r13;
  (* src = "mem_fifo.v:25.19-25.22" *)
  reg r14;
  (* src = "mem_fifo.v:26.19-26.22" *)
  reg r15;
  (* src = "mem_fifo.v:27.19-27.22" *)
  reg r16;
  (* src = "mem_fifo.v:28.19-28.22" *)
  reg r17;
  (* src = "mem_fifo.v:29.19-29.22" *)
  reg r18;
  (* src = "mem_fifo.v:30.19-30.22" *)
  reg r19;
  (* src = "mem_fifo.v:13.19-13.21" *)
  reg r2;
  (* src = "mem_fifo.v:31.19-31.22" *)
  reg r20;
  (* src = "mem_fifo.v:32.19-32.22" *)
  reg r21;
  (* src = "mem_fifo.v:33.19-33.22" *)
  reg r22;
  (* src = "mem_fifo.v:34.19-34.22" *)
  reg r23;
  (* src = "mem_fifo.v:35.19-35.22" *)
  reg r24;
  (* src = "mem_fifo.v:36.19-36.22" *)
  reg r25;
  (* src = "mem_fifo.v:37.19-37.22" *)
  reg r26;
  (* src = "mem_fifo.v:38.19-38.22" *)
  reg r27;
  (* src = "mem_fifo.v:39.19-39.22" *)
  reg r28;
  (* src = "mem_fifo.v:40.19-40.22" *)
  reg r29;
  (* src = "mem_fifo.v:14.19-14.21" *)
  reg r3;
  (* src = "mem_fifo.v:41.19-41.22" *)
  reg r30;
  (* src = "mem_fifo.v:42.19-42.22" *)
  reg r31;
  (* src = "mem_fifo.v:43.19-43.22" *)
  reg r32;
  (* src = "mem_fifo.v:44.19-44.22" *)
  reg r33;
  (* src = "mem_fifo.v:45.19-45.22" *)
  reg r34;
  (* src = "mem_fifo.v:46.19-46.22" *)
  reg r35;
  (* src = "mem_fifo.v:47.19-47.22" *)
  reg r36;
  (* src = "mem_fifo.v:48.19-48.22" *)
  reg r37;
  (* src = "mem_fifo.v:49.19-49.22" *)
  reg r38;
  (* src = "mem_fifo.v:50.19-50.22" *)
  reg r39;
  (* src = "mem_fifo.v:15.19-15.21" *)
  reg r4;
  (* src = "mem_fifo.v:51.19-51.22" *)
  reg r40;
  (* src = "mem_fifo.v:52.19-52.22" *)
  reg r41;
  (* src = "mem_fifo.v:53.19-53.22" *)
  reg r42;
  (* src = "mem_fifo.v:54.19-54.22" *)
  reg r43;
  (* src = "mem_fifo.v:55.19-55.22" *)
  reg r44;
  (* src = "mem_fifo.v:56.19-56.22" *)
  reg r45;
  (* src = "mem_fifo.v:57.19-57.22" *)
  reg r46;
  (* src = "mem_fifo.v:58.19-58.22" *)
  reg r47;
  (* src = "mem_fifo.v:59.19-59.22" *)
  reg r48;
  (* src = "mem_fifo.v:60.19-60.22" *)
  reg r49;
  (* src = "mem_fifo.v:16.19-16.21" *)
  reg r5;
  (* src = "mem_fifo.v:61.19-61.22" *)
  reg r50;
  (* src = "mem_fifo.v:62.19-62.22" *)
  reg r51;
  (* src = "mem_fifo.v:63.19-63.22" *)
  reg r52;
  (* src = "mem_fifo.v:64.19-64.22" *)
  reg r53;
  (* src = "mem_fifo.v:65.19-65.22" *)
  reg r54;
  (* src = "mem_fifo.v:66.19-66.22" *)
  reg r55;
  (* src = "mem_fifo.v:67.19-67.22" *)
  reg r56;
  (* src = "mem_fifo.v:68.19-68.22" *)
  reg r57;
  (* src = "mem_fifo.v:69.19-69.22" *)
  reg r58;
  (* src = "mem_fifo.v:70.19-70.22" *)
  reg r59;
  (* src = "mem_fifo.v:17.19-17.21" *)
  reg r6;
  (* src = "mem_fifo.v:71.19-71.22" *)
  reg r60;
  (* src = "mem_fifo.v:72.19-72.22" *)
  reg r61;
  (* src = "mem_fifo.v:73.19-73.22" *)
  reg r62;
  (* src = "mem_fifo.v:74.19-74.22" *)
  reg r63;
  (* src = "mem_fifo.v:75.19-75.22" *)
  reg r64;
  (* src = "mem_fifo.v:76.19-76.22" *)
  reg r65;
  (* src = "mem_fifo.v:77.19-77.22" *)
  reg r66;
  (* src = "mem_fifo.v:78.19-78.22" *)
  reg r67;
  (* src = "mem_fifo.v:79.19-79.22" *)
  reg r68;
  (* src = "mem_fifo.v:80.19-80.22" *)
  reg r69;
  (* src = "mem_fifo.v:18.19-18.21" *)
  reg r7;
  (* src = "mem_fifo.v:19.19-19.21" *)
  reg r8;
  (* src = "mem_fifo.v:20.19-20.21" *)
  reg r9;
  (* src = "mem_fifo.v:7.14-7.17" *)
  input rst;
  (* src = "mem_fifo.v:7.19-7.21" *)
  input wr;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r0 <= _000_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r1 <= _011_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r2 <= _022_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r3 <= _033_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r4 <= _044_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r5 <= _055_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r6 <= _066_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r7 <= _067_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r8 <= _068_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r9 <= _069_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r10 <= _001_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r11 <= _002_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r12 <= _003_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r13 <= _004_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r14 <= _005_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r15 <= _006_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r16 <= _007_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r17 <= _008_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r18 <= _009_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r19 <= _010_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r20 <= _012_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r21 <= _013_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r22 <= _014_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r23 <= _015_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r24 <= _016_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r25 <= _017_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r26 <= _018_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r27 <= _019_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r28 <= _020_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r29 <= _021_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r30 <= _023_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r31 <= _024_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r32 <= _025_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r33 <= _026_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r34 <= _027_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r35 <= _028_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r36 <= _029_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r37 <= _030_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r38 <= _031_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r39 <= _032_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r40 <= _034_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r41 <= _035_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r42 <= _036_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r43 <= _037_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r44 <= _038_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r45 <= _039_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r46 <= _040_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r47 <= _041_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r48 <= _042_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r49 <= _043_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r50 <= _045_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r51 <= _046_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r52 <= _047_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r53 <= _048_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r54 <= _049_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r55 <= _050_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r56 <= _051_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r57 <= _052_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r58 <= _053_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r59 <= _054_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r60 <= _056_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r61 <= _057_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r62 <= _058_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r63 <= _059_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r64 <= _060_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r65 <= _061_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r66 <= _062_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r67 <= _063_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r68 <= _064_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r69 <= _065_;
  assign _070_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r68 : r69;
  assign _065_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _070_;
  assign _071_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r67 : r68;
  assign _064_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _071_;
  assign _072_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r66 : r67;
  assign _063_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _072_;
  assign _073_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r65 : r66;
  assign _062_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _073_;
  assign _074_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r64 : r65;
  assign _061_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _074_;
  assign _075_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r63 : r64;
  assign _060_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _075_;
  assign _076_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r62 : r63;
  assign _059_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _076_;
  assign _077_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r61 : r62;
  assign _058_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _077_;
  assign _078_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r60 : r61;
  assign _057_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _078_;
  assign _079_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r59 : r60;
  assign _056_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _079_;
  assign _080_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r58 : r59;
  assign _054_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _080_;
  assign _081_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r57 : r58;
  assign _053_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _081_;
  assign _082_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r56 : r57;
  assign _052_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _082_;
  assign _083_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r55 : r56;
  assign _051_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _083_;
  assign _084_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r54 : r55;
  assign _050_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _084_;
  assign _085_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r53 : r54;
  assign _049_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _085_;
  assign _086_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r52 : r53;
  assign _048_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _086_;
  assign _087_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r51 : r52;
  assign _047_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _087_;
  assign _088_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r50 : r51;
  assign _046_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _088_;
  assign _089_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r49 : r50;
  assign _045_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _089_;
  assign _090_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r48 : r49;
  assign _043_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _090_;
  assign _091_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r47 : r48;
  assign _042_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _091_;
  assign _092_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r46 : r47;
  assign _041_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _092_;
  assign _093_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r45 : r46;
  assign _040_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _093_;
  assign _094_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r44 : r45;
  assign _039_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _094_;
  assign _095_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r43 : r44;
  assign _038_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _095_;
  assign _096_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r42 : r43;
  assign _037_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _096_;
  assign _097_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r41 : r42;
  assign _036_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _097_;
  assign _098_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r40 : r41;
  assign _035_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _098_;
  assign _099_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r39 : r40;
  assign _034_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _099_;
  assign _100_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r38 : r39;
  assign _032_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _100_;
  assign _101_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r37 : r38;
  assign _031_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _101_;
  assign _102_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r36 : r37;
  assign _030_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _102_;
  assign _103_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r35 : r36;
  assign _029_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _103_;
  assign _104_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r34 : r35;
  assign _028_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _104_;
  assign _105_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r33 : r34;
  assign _027_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _105_;
  assign _106_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r32 : r33;
  assign _026_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _106_;
  assign _107_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r31 : r32;
  assign _025_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _107_;
  assign _108_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r30 : r31;
  assign _024_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _108_;
  assign _109_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r29 : r30;
  assign _023_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _109_;
  assign _110_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r28 : r29;
  assign _021_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _110_;
  assign _111_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r27 : r28;
  assign _020_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _111_;
  assign _112_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r26 : r27;
  assign _019_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _112_;
  assign _113_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r25 : r26;
  assign _018_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _113_;
  assign _114_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r24 : r25;
  assign _017_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _114_;
  assign _115_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r23 : r24;
  assign _016_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _115_;
  assign _116_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r22 : r23;
  assign _015_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _116_;
  assign _117_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r21 : r22;
  assign _014_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _117_;
  assign _118_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r20 : r21;
  assign _013_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _118_;
  assign _119_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r19 : r20;
  assign _012_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _119_;
  assign _120_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r18 : r19;
  assign _010_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _120_;
  assign _121_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r17 : r18;
  assign _009_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _121_;
  assign _122_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r16 : r17;
  assign _008_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _122_;
  assign _123_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r15 : r16;
  assign _007_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _123_;
  assign _124_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r14 : r15;
  assign _006_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _124_;
  assign _125_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r13 : r14;
  assign _005_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _125_;
  assign _126_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r12 : r13;
  assign _004_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _126_;
  assign _127_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r11 : r12;
  assign _003_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _127_;
  assign _128_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r10 : r11;
  assign _002_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _128_;
  assign _129_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r9 : r10;
  assign _001_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _129_;
  assign _130_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r8 : r9;
  assign _069_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _130_;
  assign _131_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r7 : r8;
  assign _068_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _131_;
  assign _132_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r6 : r7;
  assign _067_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _132_;
  assign _133_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r5 : r6;
  assign _066_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _133_;
  assign _134_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r4 : r5;
  assign _055_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _134_;
  assign _135_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r3 : r4;
  assign _044_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _135_;
  assign _136_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r2 : r3;
  assign _033_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _136_;
  assign _137_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r1 : r2;
  assign _022_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _137_;
  assign _138_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r0 : r1;
  assign _011_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _138_;
  assign _139_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) in : r0;
  assign _000_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 1'h0 : _139_;
  assign out = r69;
endmodule

(* dynports =  1  *)
(* hdlname = "\\mem_fifo" *)
(* src = "mem_fifo.v:2.1-230.10" *)
module \$paramod\mem_fifo\WIDTH=32 (clk, rst, in, wr, out);
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _000_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _001_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _002_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _003_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _004_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _005_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _006_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _007_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _008_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _009_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _010_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _011_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _012_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _013_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _014_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _015_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _016_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _017_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _018_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _019_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _020_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _021_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _022_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _023_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _024_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _025_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _026_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _027_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _028_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _029_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _030_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _031_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _032_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _033_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _034_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _035_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _036_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _037_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _038_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _039_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _040_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _041_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _042_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _043_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _044_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _045_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _046_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _047_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _048_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _049_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _050_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _051_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _052_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _053_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _054_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _055_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _056_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _057_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _058_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _059_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _060_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _061_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _062_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _063_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _064_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _065_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _066_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _067_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _068_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [31:0] _069_;
  wire [31:0] _070_;
  wire [31:0] _071_;
  wire [31:0] _072_;
  wire [31:0] _073_;
  wire [31:0] _074_;
  wire [31:0] _075_;
  wire [31:0] _076_;
  wire [31:0] _077_;
  wire [31:0] _078_;
  wire [31:0] _079_;
  wire [31:0] _080_;
  wire [31:0] _081_;
  wire [31:0] _082_;
  wire [31:0] _083_;
  wire [31:0] _084_;
  wire [31:0] _085_;
  wire [31:0] _086_;
  wire [31:0] _087_;
  wire [31:0] _088_;
  wire [31:0] _089_;
  wire [31:0] _090_;
  wire [31:0] _091_;
  wire [31:0] _092_;
  wire [31:0] _093_;
  wire [31:0] _094_;
  wire [31:0] _095_;
  wire [31:0] _096_;
  wire [31:0] _097_;
  wire [31:0] _098_;
  wire [31:0] _099_;
  wire [31:0] _100_;
  wire [31:0] _101_;
  wire [31:0] _102_;
  wire [31:0] _103_;
  wire [31:0] _104_;
  wire [31:0] _105_;
  wire [31:0] _106_;
  wire [31:0] _107_;
  wire [31:0] _108_;
  wire [31:0] _109_;
  wire [31:0] _110_;
  wire [31:0] _111_;
  wire [31:0] _112_;
  wire [31:0] _113_;
  wire [31:0] _114_;
  wire [31:0] _115_;
  wire [31:0] _116_;
  wire [31:0] _117_;
  wire [31:0] _118_;
  wire [31:0] _119_;
  wire [31:0] _120_;
  wire [31:0] _121_;
  wire [31:0] _122_;
  wire [31:0] _123_;
  wire [31:0] _124_;
  wire [31:0] _125_;
  wire [31:0] _126_;
  wire [31:0] _127_;
  wire [31:0] _128_;
  wire [31:0] _129_;
  wire [31:0] _130_;
  wire [31:0] _131_;
  wire [31:0] _132_;
  wire [31:0] _133_;
  wire [31:0] _134_;
  wire [31:0] _135_;
  wire [31:0] _136_;
  wire [31:0] _137_;
  wire [31:0] _138_;
  wire [31:0] _139_;
  (* src = "mem_fifo.v:7.9-7.12" *)
  input clk;
  (* src = "mem_fifo.v:6.21-6.23" *)
  input [31:0] in;
  (* src = "mem_fifo.v:8.22-8.25" *)
  output [31:0] out;
  (* src = "mem_fifo.v:11.19-11.21" *)
  reg [31:0] r0;
  (* src = "mem_fifo.v:12.19-12.21" *)
  reg [31:0] r1;
  (* src = "mem_fifo.v:21.19-21.22" *)
  reg [31:0] r10;
  (* src = "mem_fifo.v:22.19-22.22" *)
  reg [31:0] r11;
  (* src = "mem_fifo.v:23.19-23.22" *)
  reg [31:0] r12;
  (* src = "mem_fifo.v:24.19-24.22" *)
  reg [31:0] r13;
  (* src = "mem_fifo.v:25.19-25.22" *)
  reg [31:0] r14;
  (* src = "mem_fifo.v:26.19-26.22" *)
  reg [31:0] r15;
  (* src = "mem_fifo.v:27.19-27.22" *)
  reg [31:0] r16;
  (* src = "mem_fifo.v:28.19-28.22" *)
  reg [31:0] r17;
  (* src = "mem_fifo.v:29.19-29.22" *)
  reg [31:0] r18;
  (* src = "mem_fifo.v:30.19-30.22" *)
  reg [31:0] r19;
  (* src = "mem_fifo.v:13.19-13.21" *)
  reg [31:0] r2;
  (* src = "mem_fifo.v:31.19-31.22" *)
  reg [31:0] r20;
  (* src = "mem_fifo.v:32.19-32.22" *)
  reg [31:0] r21;
  (* src = "mem_fifo.v:33.19-33.22" *)
  reg [31:0] r22;
  (* src = "mem_fifo.v:34.19-34.22" *)
  reg [31:0] r23;
  (* src = "mem_fifo.v:35.19-35.22" *)
  reg [31:0] r24;
  (* src = "mem_fifo.v:36.19-36.22" *)
  reg [31:0] r25;
  (* src = "mem_fifo.v:37.19-37.22" *)
  reg [31:0] r26;
  (* src = "mem_fifo.v:38.19-38.22" *)
  reg [31:0] r27;
  (* src = "mem_fifo.v:39.19-39.22" *)
  reg [31:0] r28;
  (* src = "mem_fifo.v:40.19-40.22" *)
  reg [31:0] r29;
  (* src = "mem_fifo.v:14.19-14.21" *)
  reg [31:0] r3;
  (* src = "mem_fifo.v:41.19-41.22" *)
  reg [31:0] r30;
  (* src = "mem_fifo.v:42.19-42.22" *)
  reg [31:0] r31;
  (* src = "mem_fifo.v:43.19-43.22" *)
  reg [31:0] r32;
  (* src = "mem_fifo.v:44.19-44.22" *)
  reg [31:0] r33;
  (* src = "mem_fifo.v:45.19-45.22" *)
  reg [31:0] r34;
  (* src = "mem_fifo.v:46.19-46.22" *)
  reg [31:0] r35;
  (* src = "mem_fifo.v:47.19-47.22" *)
  reg [31:0] r36;
  (* src = "mem_fifo.v:48.19-48.22" *)
  reg [31:0] r37;
  (* src = "mem_fifo.v:49.19-49.22" *)
  reg [31:0] r38;
  (* src = "mem_fifo.v:50.19-50.22" *)
  reg [31:0] r39;
  (* src = "mem_fifo.v:15.19-15.21" *)
  reg [31:0] r4;
  (* src = "mem_fifo.v:51.19-51.22" *)
  reg [31:0] r40;
  (* src = "mem_fifo.v:52.19-52.22" *)
  reg [31:0] r41;
  (* src = "mem_fifo.v:53.19-53.22" *)
  reg [31:0] r42;
  (* src = "mem_fifo.v:54.19-54.22" *)
  reg [31:0] r43;
  (* src = "mem_fifo.v:55.19-55.22" *)
  reg [31:0] r44;
  (* src = "mem_fifo.v:56.19-56.22" *)
  reg [31:0] r45;
  (* src = "mem_fifo.v:57.19-57.22" *)
  reg [31:0] r46;
  (* src = "mem_fifo.v:58.19-58.22" *)
  reg [31:0] r47;
  (* src = "mem_fifo.v:59.19-59.22" *)
  reg [31:0] r48;
  (* src = "mem_fifo.v:60.19-60.22" *)
  reg [31:0] r49;
  (* src = "mem_fifo.v:16.19-16.21" *)
  reg [31:0] r5;
  (* src = "mem_fifo.v:61.19-61.22" *)
  reg [31:0] r50;
  (* src = "mem_fifo.v:62.19-62.22" *)
  reg [31:0] r51;
  (* src = "mem_fifo.v:63.19-63.22" *)
  reg [31:0] r52;
  (* src = "mem_fifo.v:64.19-64.22" *)
  reg [31:0] r53;
  (* src = "mem_fifo.v:65.19-65.22" *)
  reg [31:0] r54;
  (* src = "mem_fifo.v:66.19-66.22" *)
  reg [31:0] r55;
  (* src = "mem_fifo.v:67.19-67.22" *)
  reg [31:0] r56;
  (* src = "mem_fifo.v:68.19-68.22" *)
  reg [31:0] r57;
  (* src = "mem_fifo.v:69.19-69.22" *)
  reg [31:0] r58;
  (* src = "mem_fifo.v:70.19-70.22" *)
  reg [31:0] r59;
  (* src = "mem_fifo.v:17.19-17.21" *)
  reg [31:0] r6;
  (* src = "mem_fifo.v:71.19-71.22" *)
  reg [31:0] r60;
  (* src = "mem_fifo.v:72.19-72.22" *)
  reg [31:0] r61;
  (* src = "mem_fifo.v:73.19-73.22" *)
  reg [31:0] r62;
  (* src = "mem_fifo.v:74.19-74.22" *)
  reg [31:0] r63;
  (* src = "mem_fifo.v:75.19-75.22" *)
  reg [31:0] r64;
  (* src = "mem_fifo.v:76.19-76.22" *)
  reg [31:0] r65;
  (* src = "mem_fifo.v:77.19-77.22" *)
  reg [31:0] r66;
  (* src = "mem_fifo.v:78.19-78.22" *)
  reg [31:0] r67;
  (* src = "mem_fifo.v:79.19-79.22" *)
  reg [31:0] r68;
  (* src = "mem_fifo.v:80.19-80.22" *)
  reg [31:0] r69;
  (* src = "mem_fifo.v:18.19-18.21" *)
  reg [31:0] r7;
  (* src = "mem_fifo.v:19.19-19.21" *)
  reg [31:0] r8;
  (* src = "mem_fifo.v:20.19-20.21" *)
  reg [31:0] r9;
  (* src = "mem_fifo.v:7.14-7.17" *)
  input rst;
  (* src = "mem_fifo.v:7.19-7.21" *)
  input wr;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r0 <= _000_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r1 <= _011_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r2 <= _022_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r3 <= _033_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r4 <= _044_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r5 <= _055_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r6 <= _066_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r7 <= _067_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r8 <= _068_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r9 <= _069_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r10 <= _001_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r11 <= _002_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r12 <= _003_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r13 <= _004_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r14 <= _005_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r15 <= _006_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r16 <= _007_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r17 <= _008_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r18 <= _009_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r19 <= _010_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r20 <= _012_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r21 <= _013_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r22 <= _014_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r23 <= _015_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r24 <= _016_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r25 <= _017_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r26 <= _018_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r27 <= _019_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r28 <= _020_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r29 <= _021_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r30 <= _023_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r31 <= _024_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r32 <= _025_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r33 <= _026_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r34 <= _027_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r35 <= _028_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r36 <= _029_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r37 <= _030_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r38 <= _031_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r39 <= _032_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r40 <= _034_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r41 <= _035_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r42 <= _036_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r43 <= _037_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r44 <= _038_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r45 <= _039_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r46 <= _040_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r47 <= _041_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r48 <= _042_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r49 <= _043_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r50 <= _045_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r51 <= _046_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r52 <= _047_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r53 <= _048_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r54 <= _049_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r55 <= _050_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r56 <= _051_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r57 <= _052_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r58 <= _053_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r59 <= _054_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r60 <= _056_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r61 <= _057_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r62 <= _058_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r63 <= _059_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r64 <= _060_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r65 <= _061_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r66 <= _062_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r67 <= _063_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r68 <= _064_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r69 <= _065_;
  assign _070_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r68 : r69;
  assign _065_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _070_;
  assign _071_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r67 : r68;
  assign _064_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _071_;
  assign _072_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r66 : r67;
  assign _063_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _072_;
  assign _073_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r65 : r66;
  assign _062_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _073_;
  assign _074_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r64 : r65;
  assign _061_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _074_;
  assign _075_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r63 : r64;
  assign _060_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _075_;
  assign _076_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r62 : r63;
  assign _059_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _076_;
  assign _077_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r61 : r62;
  assign _058_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _077_;
  assign _078_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r60 : r61;
  assign _057_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _078_;
  assign _079_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r59 : r60;
  assign _056_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _079_;
  assign _080_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r58 : r59;
  assign _054_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _080_;
  assign _081_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r57 : r58;
  assign _053_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _081_;
  assign _082_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r56 : r57;
  assign _052_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _082_;
  assign _083_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r55 : r56;
  assign _051_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _083_;
  assign _084_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r54 : r55;
  assign _050_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _084_;
  assign _085_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r53 : r54;
  assign _049_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _085_;
  assign _086_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r52 : r53;
  assign _048_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _086_;
  assign _087_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r51 : r52;
  assign _047_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _087_;
  assign _088_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r50 : r51;
  assign _046_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _088_;
  assign _089_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r49 : r50;
  assign _045_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _089_;
  assign _090_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r48 : r49;
  assign _043_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _090_;
  assign _091_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r47 : r48;
  assign _042_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _091_;
  assign _092_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r46 : r47;
  assign _041_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _092_;
  assign _093_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r45 : r46;
  assign _040_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _093_;
  assign _094_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r44 : r45;
  assign _039_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _094_;
  assign _095_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r43 : r44;
  assign _038_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _095_;
  assign _096_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r42 : r43;
  assign _037_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _096_;
  assign _097_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r41 : r42;
  assign _036_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _097_;
  assign _098_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r40 : r41;
  assign _035_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _098_;
  assign _099_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r39 : r40;
  assign _034_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _099_;
  assign _100_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r38 : r39;
  assign _032_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _100_;
  assign _101_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r37 : r38;
  assign _031_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _101_;
  assign _102_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r36 : r37;
  assign _030_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _102_;
  assign _103_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r35 : r36;
  assign _029_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _103_;
  assign _104_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r34 : r35;
  assign _028_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _104_;
  assign _105_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r33 : r34;
  assign _027_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _105_;
  assign _106_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r32 : r33;
  assign _026_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _106_;
  assign _107_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r31 : r32;
  assign _025_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _107_;
  assign _108_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r30 : r31;
  assign _024_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _108_;
  assign _109_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r29 : r30;
  assign _023_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _109_;
  assign _110_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r28 : r29;
  assign _021_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _110_;
  assign _111_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r27 : r28;
  assign _020_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _111_;
  assign _112_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r26 : r27;
  assign _019_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _112_;
  assign _113_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r25 : r26;
  assign _018_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _113_;
  assign _114_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r24 : r25;
  assign _017_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _114_;
  assign _115_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r23 : r24;
  assign _016_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _115_;
  assign _116_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r22 : r23;
  assign _015_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _116_;
  assign _117_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r21 : r22;
  assign _014_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _117_;
  assign _118_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r20 : r21;
  assign _013_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _118_;
  assign _119_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r19 : r20;
  assign _012_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _119_;
  assign _120_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r18 : r19;
  assign _010_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _120_;
  assign _121_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r17 : r18;
  assign _009_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _121_;
  assign _122_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r16 : r17;
  assign _008_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _122_;
  assign _123_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r15 : r16;
  assign _007_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _123_;
  assign _124_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r14 : r15;
  assign _006_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _124_;
  assign _125_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r13 : r14;
  assign _005_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _125_;
  assign _126_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r12 : r13;
  assign _004_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _126_;
  assign _127_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r11 : r12;
  assign _003_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _127_;
  assign _128_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r10 : r11;
  assign _002_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _128_;
  assign _129_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r9 : r10;
  assign _001_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _129_;
  assign _130_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r8 : r9;
  assign _069_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _130_;
  assign _131_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r7 : r8;
  assign _068_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _131_;
  assign _132_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r6 : r7;
  assign _067_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _132_;
  assign _133_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r5 : r6;
  assign _066_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _133_;
  assign _134_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r4 : r5;
  assign _055_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _134_;
  assign _135_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r3 : r4;
  assign _044_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _135_;
  assign _136_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r2 : r3;
  assign _033_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _136_;
  assign _137_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r1 : r2;
  assign _022_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _137_;
  assign _138_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r0 : r1;
  assign _011_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _138_;
  assign _139_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) in : r0;
  assign _000_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 32'h00000000 : _139_;
  assign out = r69;
endmodule

(* dynports =  1  *)
(* hdlname = "\\mem_fifo" *)
(* src = "mem_fifo.v:2.1-230.10" *)
module \$paramod\mem_fifo\WIDTH=4 (clk, rst, in, wr, out);
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _000_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _001_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _002_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _003_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _004_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _005_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _006_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _007_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _008_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _009_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _010_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _011_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _012_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _013_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _014_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _015_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _016_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _017_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _018_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _019_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _020_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _021_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _022_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _023_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _024_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _025_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _026_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _027_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _028_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _029_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _030_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _031_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _032_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _033_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _034_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _035_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _036_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _037_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _038_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _039_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _040_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _041_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _042_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _043_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _044_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _045_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _046_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _047_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _048_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _049_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _050_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _051_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _052_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _053_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _054_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _055_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _056_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _057_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _058_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _059_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _060_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _061_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _062_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _063_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _064_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _065_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _066_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _067_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _068_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  wire [3:0] _069_;
  wire [3:0] _070_;
  wire [3:0] _071_;
  wire [3:0] _072_;
  wire [3:0] _073_;
  wire [3:0] _074_;
  wire [3:0] _075_;
  wire [3:0] _076_;
  wire [3:0] _077_;
  wire [3:0] _078_;
  wire [3:0] _079_;
  wire [3:0] _080_;
  wire [3:0] _081_;
  wire [3:0] _082_;
  wire [3:0] _083_;
  wire [3:0] _084_;
  wire [3:0] _085_;
  wire [3:0] _086_;
  wire [3:0] _087_;
  wire [3:0] _088_;
  wire [3:0] _089_;
  wire [3:0] _090_;
  wire [3:0] _091_;
  wire [3:0] _092_;
  wire [3:0] _093_;
  wire [3:0] _094_;
  wire [3:0] _095_;
  wire [3:0] _096_;
  wire [3:0] _097_;
  wire [3:0] _098_;
  wire [3:0] _099_;
  wire [3:0] _100_;
  wire [3:0] _101_;
  wire [3:0] _102_;
  wire [3:0] _103_;
  wire [3:0] _104_;
  wire [3:0] _105_;
  wire [3:0] _106_;
  wire [3:0] _107_;
  wire [3:0] _108_;
  wire [3:0] _109_;
  wire [3:0] _110_;
  wire [3:0] _111_;
  wire [3:0] _112_;
  wire [3:0] _113_;
  wire [3:0] _114_;
  wire [3:0] _115_;
  wire [3:0] _116_;
  wire [3:0] _117_;
  wire [3:0] _118_;
  wire [3:0] _119_;
  wire [3:0] _120_;
  wire [3:0] _121_;
  wire [3:0] _122_;
  wire [3:0] _123_;
  wire [3:0] _124_;
  wire [3:0] _125_;
  wire [3:0] _126_;
  wire [3:0] _127_;
  wire [3:0] _128_;
  wire [3:0] _129_;
  wire [3:0] _130_;
  wire [3:0] _131_;
  wire [3:0] _132_;
  wire [3:0] _133_;
  wire [3:0] _134_;
  wire [3:0] _135_;
  wire [3:0] _136_;
  wire [3:0] _137_;
  wire [3:0] _138_;
  wire [3:0] _139_;
  (* src = "mem_fifo.v:7.9-7.12" *)
  input clk;
  (* src = "mem_fifo.v:6.21-6.23" *)
  input [3:0] in;
  (* src = "mem_fifo.v:8.22-8.25" *)
  output [3:0] out;
  (* src = "mem_fifo.v:11.19-11.21" *)
  reg [3:0] r0;
  (* src = "mem_fifo.v:12.19-12.21" *)
  reg [3:0] r1;
  (* src = "mem_fifo.v:21.19-21.22" *)
  reg [3:0] r10;
  (* src = "mem_fifo.v:22.19-22.22" *)
  reg [3:0] r11;
  (* src = "mem_fifo.v:23.19-23.22" *)
  reg [3:0] r12;
  (* src = "mem_fifo.v:24.19-24.22" *)
  reg [3:0] r13;
  (* src = "mem_fifo.v:25.19-25.22" *)
  reg [3:0] r14;
  (* src = "mem_fifo.v:26.19-26.22" *)
  reg [3:0] r15;
  (* src = "mem_fifo.v:27.19-27.22" *)
  reg [3:0] r16;
  (* src = "mem_fifo.v:28.19-28.22" *)
  reg [3:0] r17;
  (* src = "mem_fifo.v:29.19-29.22" *)
  reg [3:0] r18;
  (* src = "mem_fifo.v:30.19-30.22" *)
  reg [3:0] r19;
  (* src = "mem_fifo.v:13.19-13.21" *)
  reg [3:0] r2;
  (* src = "mem_fifo.v:31.19-31.22" *)
  reg [3:0] r20;
  (* src = "mem_fifo.v:32.19-32.22" *)
  reg [3:0] r21;
  (* src = "mem_fifo.v:33.19-33.22" *)
  reg [3:0] r22;
  (* src = "mem_fifo.v:34.19-34.22" *)
  reg [3:0] r23;
  (* src = "mem_fifo.v:35.19-35.22" *)
  reg [3:0] r24;
  (* src = "mem_fifo.v:36.19-36.22" *)
  reg [3:0] r25;
  (* src = "mem_fifo.v:37.19-37.22" *)
  reg [3:0] r26;
  (* src = "mem_fifo.v:38.19-38.22" *)
  reg [3:0] r27;
  (* src = "mem_fifo.v:39.19-39.22" *)
  reg [3:0] r28;
  (* src = "mem_fifo.v:40.19-40.22" *)
  reg [3:0] r29;
  (* src = "mem_fifo.v:14.19-14.21" *)
  reg [3:0] r3;
  (* src = "mem_fifo.v:41.19-41.22" *)
  reg [3:0] r30;
  (* src = "mem_fifo.v:42.19-42.22" *)
  reg [3:0] r31;
  (* src = "mem_fifo.v:43.19-43.22" *)
  reg [3:0] r32;
  (* src = "mem_fifo.v:44.19-44.22" *)
  reg [3:0] r33;
  (* src = "mem_fifo.v:45.19-45.22" *)
  reg [3:0] r34;
  (* src = "mem_fifo.v:46.19-46.22" *)
  reg [3:0] r35;
  (* src = "mem_fifo.v:47.19-47.22" *)
  reg [3:0] r36;
  (* src = "mem_fifo.v:48.19-48.22" *)
  reg [3:0] r37;
  (* src = "mem_fifo.v:49.19-49.22" *)
  reg [3:0] r38;
  (* src = "mem_fifo.v:50.19-50.22" *)
  reg [3:0] r39;
  (* src = "mem_fifo.v:15.19-15.21" *)
  reg [3:0] r4;
  (* src = "mem_fifo.v:51.19-51.22" *)
  reg [3:0] r40;
  (* src = "mem_fifo.v:52.19-52.22" *)
  reg [3:0] r41;
  (* src = "mem_fifo.v:53.19-53.22" *)
  reg [3:0] r42;
  (* src = "mem_fifo.v:54.19-54.22" *)
  reg [3:0] r43;
  (* src = "mem_fifo.v:55.19-55.22" *)
  reg [3:0] r44;
  (* src = "mem_fifo.v:56.19-56.22" *)
  reg [3:0] r45;
  (* src = "mem_fifo.v:57.19-57.22" *)
  reg [3:0] r46;
  (* src = "mem_fifo.v:58.19-58.22" *)
  reg [3:0] r47;
  (* src = "mem_fifo.v:59.19-59.22" *)
  reg [3:0] r48;
  (* src = "mem_fifo.v:60.19-60.22" *)
  reg [3:0] r49;
  (* src = "mem_fifo.v:16.19-16.21" *)
  reg [3:0] r5;
  (* src = "mem_fifo.v:61.19-61.22" *)
  reg [3:0] r50;
  (* src = "mem_fifo.v:62.19-62.22" *)
  reg [3:0] r51;
  (* src = "mem_fifo.v:63.19-63.22" *)
  reg [3:0] r52;
  (* src = "mem_fifo.v:64.19-64.22" *)
  reg [3:0] r53;
  (* src = "mem_fifo.v:65.19-65.22" *)
  reg [3:0] r54;
  (* src = "mem_fifo.v:66.19-66.22" *)
  reg [3:0] r55;
  (* src = "mem_fifo.v:67.19-67.22" *)
  reg [3:0] r56;
  (* src = "mem_fifo.v:68.19-68.22" *)
  reg [3:0] r57;
  (* src = "mem_fifo.v:69.19-69.22" *)
  reg [3:0] r58;
  (* src = "mem_fifo.v:70.19-70.22" *)
  reg [3:0] r59;
  (* src = "mem_fifo.v:17.19-17.21" *)
  reg [3:0] r6;
  (* src = "mem_fifo.v:71.19-71.22" *)
  reg [3:0] r60;
  (* src = "mem_fifo.v:72.19-72.22" *)
  reg [3:0] r61;
  (* src = "mem_fifo.v:73.19-73.22" *)
  reg [3:0] r62;
  (* src = "mem_fifo.v:74.19-74.22" *)
  reg [3:0] r63;
  (* src = "mem_fifo.v:75.19-75.22" *)
  reg [3:0] r64;
  (* src = "mem_fifo.v:76.19-76.22" *)
  reg [3:0] r65;
  (* src = "mem_fifo.v:77.19-77.22" *)
  reg [3:0] r66;
  (* src = "mem_fifo.v:78.19-78.22" *)
  reg [3:0] r67;
  (* src = "mem_fifo.v:79.19-79.22" *)
  reg [3:0] r68;
  (* src = "mem_fifo.v:80.19-80.22" *)
  reg [3:0] r69;
  (* src = "mem_fifo.v:18.19-18.21" *)
  reg [3:0] r7;
  (* src = "mem_fifo.v:19.19-19.21" *)
  reg [3:0] r8;
  (* src = "mem_fifo.v:20.19-20.21" *)
  reg [3:0] r9;
  (* src = "mem_fifo.v:7.14-7.17" *)
  input rst;
  (* src = "mem_fifo.v:7.19-7.21" *)
  input wr;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r0 <= _000_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r1 <= _011_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r2 <= _022_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r3 <= _033_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r4 <= _044_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r5 <= _055_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r6 <= _066_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r7 <= _067_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r8 <= _068_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r9 <= _069_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r10 <= _001_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r11 <= _002_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r12 <= _003_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r13 <= _004_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r14 <= _005_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r15 <= _006_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r16 <= _007_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r17 <= _008_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r18 <= _009_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r19 <= _010_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r20 <= _012_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r21 <= _013_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r22 <= _014_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r23 <= _015_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r24 <= _016_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r25 <= _017_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r26 <= _018_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r27 <= _019_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r28 <= _020_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r29 <= _021_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r30 <= _023_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r31 <= _024_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r32 <= _025_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r33 <= _026_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r34 <= _027_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r35 <= _028_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r36 <= _029_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r37 <= _030_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r38 <= _031_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r39 <= _032_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r40 <= _034_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r41 <= _035_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r42 <= _036_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r43 <= _037_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r44 <= _038_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r45 <= _039_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r46 <= _040_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r47 <= _041_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r48 <= _042_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r49 <= _043_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r50 <= _045_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r51 <= _046_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r52 <= _047_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r53 <= _048_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r54 <= _049_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r55 <= _050_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r56 <= _051_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r57 <= _052_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r58 <= _053_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r59 <= _054_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r60 <= _056_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r61 <= _057_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r62 <= _058_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r63 <= _059_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r64 <= _060_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r65 <= _061_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r66 <= _062_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r67 <= _063_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r68 <= _064_;
  (* src = "mem_fifo.v:83.3-228.6" *)
  always @(posedge clk)
    r69 <= _065_;
  assign _069_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _139_;
  assign _070_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r7 : r8;
  assign _068_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _070_;
  assign _071_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r6 : r7;
  assign _067_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _071_;
  assign _072_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r5 : r6;
  assign _066_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _072_;
  assign _073_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r4 : r5;
  assign _055_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _073_;
  assign _074_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r3 : r4;
  assign _044_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _074_;
  assign _075_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r2 : r3;
  assign _033_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _075_;
  assign _076_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r1 : r2;
  assign _022_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _076_;
  assign _077_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r0 : r1;
  assign _011_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _077_;
  assign _078_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) in : r0;
  assign _000_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _078_;
  assign _079_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r68 : r69;
  assign _065_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _079_;
  assign _080_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r67 : r68;
  assign _064_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _080_;
  assign _081_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r66 : r67;
  assign _063_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _081_;
  assign _082_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r65 : r66;
  assign _062_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _082_;
  assign _083_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r64 : r65;
  assign _061_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _083_;
  assign _084_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r63 : r64;
  assign _060_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _084_;
  assign _085_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r62 : r63;
  assign _059_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _085_;
  assign _086_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r61 : r62;
  assign _058_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _086_;
  assign _087_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r60 : r61;
  assign _057_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _087_;
  assign _088_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r59 : r60;
  assign _056_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _088_;
  assign _089_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r58 : r59;
  assign _054_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _089_;
  assign _090_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r57 : r58;
  assign _053_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _090_;
  assign _091_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r56 : r57;
  assign _052_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _091_;
  assign _092_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r55 : r56;
  assign _051_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _092_;
  assign _093_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r54 : r55;
  assign _050_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _093_;
  assign _094_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r53 : r54;
  assign _049_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _094_;
  assign _095_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r52 : r53;
  assign _048_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _095_;
  assign _096_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r51 : r52;
  assign _047_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _096_;
  assign _097_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r50 : r51;
  assign _046_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _097_;
  assign _098_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r49 : r50;
  assign _045_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _098_;
  assign _099_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r48 : r49;
  assign _043_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _099_;
  assign _100_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r47 : r48;
  assign _042_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _100_;
  assign _101_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r46 : r47;
  assign _041_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _101_;
  assign _102_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r45 : r46;
  assign _040_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _102_;
  assign _103_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r44 : r45;
  assign _039_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _103_;
  assign _104_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r43 : r44;
  assign _038_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _104_;
  assign _105_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r42 : r43;
  assign _037_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _105_;
  assign _106_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r41 : r42;
  assign _036_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _106_;
  assign _107_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r40 : r41;
  assign _035_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _107_;
  assign _108_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r39 : r40;
  assign _034_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _108_;
  assign _109_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r38 : r39;
  assign _032_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _109_;
  assign _110_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r37 : r38;
  assign _031_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _110_;
  assign _111_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r36 : r37;
  assign _030_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _111_;
  assign _112_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r35 : r36;
  assign _029_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _112_;
  assign _113_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r34 : r35;
  assign _028_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _113_;
  assign _114_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r33 : r34;
  assign _027_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _114_;
  assign _115_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r32 : r33;
  assign _026_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _115_;
  assign _116_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r31 : r32;
  assign _025_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _116_;
  assign _117_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r30 : r31;
  assign _024_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _117_;
  assign _118_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r29 : r30;
  assign _023_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _118_;
  assign _119_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r28 : r29;
  assign _021_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _119_;
  assign _120_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r27 : r28;
  assign _020_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _120_;
  assign _121_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r26 : r27;
  assign _019_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _121_;
  assign _122_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r25 : r26;
  assign _018_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _122_;
  assign _123_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r24 : r25;
  assign _017_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _123_;
  assign _124_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r23 : r24;
  assign _016_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _124_;
  assign _125_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r22 : r23;
  assign _015_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _125_;
  assign _126_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r21 : r22;
  assign _014_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _126_;
  assign _127_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r20 : r21;
  assign _013_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _127_;
  assign _128_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r19 : r20;
  assign _012_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _128_;
  assign _129_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r18 : r19;
  assign _010_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _129_;
  assign _130_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r17 : r18;
  assign _009_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _130_;
  assign _131_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r16 : r17;
  assign _008_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _131_;
  assign _132_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r15 : r16;
  assign _007_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _132_;
  assign _133_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r14 : r15;
  assign _006_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _133_;
  assign _134_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r13 : r14;
  assign _005_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _134_;
  assign _135_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r12 : r13;
  assign _004_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _135_;
  assign _136_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r11 : r12;
  assign _003_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _136_;
  assign _137_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r10 : r11;
  assign _002_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _137_;
  assign _138_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r9 : r10;
  assign _001_ = rst ? (* full_case = 32'h00000001 *) (* src = "mem_fifo.v:84.8-84.11|mem_fifo.v:84.5-227.8" *) 4'h0 : _138_;
  assign _139_ = wr ? (* src = "mem_fifo.v:156.14-156.16|mem_fifo.v:156.10-227.8" *) r8 : r9;
  assign out = r69;
endmodule

(* dynports =  1  *)
(* src = "../../picorv32.v:62.1-2169.10" *)
module picorv32(clk, resetn, trap, mem_valid, mem_instr, mem_ready, mem_addr, mem_wdata, mem_wstrb, mem_rdata, mem_la_read, mem_la_write, mem_la_addr, mem_la_wdata, mem_la_wstrb, pcpi_valid, pcpi_insn, pcpi_rs1, pcpi_rs2, pcpi_wr, pcpi_rd, pcpi_wait, pcpi_ready, irq, eoi, trace_valid, trace_data);
  (* src = "../../picorv32.v:1340.2-1349.5" *)
  wire [4:0] _0000_;
  (* src = "../../picorv32.v:1340.2-1349.5" *)
  wire [31:0] _0001_;
  (* src = "../../picorv32.v:1340.2-1349.5" *)
  wire [31:0] _0002_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0003_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire [63:0] _0004_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire [63:0] _0005_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire [7:0] _0006_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire [31:0] _0007_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire [31:0] _0008_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire [4:0] _0009_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire [4:0] _0010_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire [4:0] _0011_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire _0012_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire _0013_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire [31:0] _0014_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0015_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0016_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0017_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0018_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0019_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0020_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0021_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0022_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0023_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0024_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0025_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0026_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0027_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0028_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0029_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0030_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0031_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0032_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0033_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0034_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0035_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0036_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0037_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0038_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0039_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0040_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0041_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0042_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0043_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0044_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0045_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0046_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0047_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0048_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0049_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0050_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0051_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0052_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0053_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0054_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0055_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0056_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0057_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0058_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0059_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0060_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0061_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0062_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0063_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0064_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0065_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0066_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0067_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0068_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0069_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire _0070_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire _0071_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire _0072_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire _0073_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire _0074_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire _0075_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire [4:0] _0076_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire _0077_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire _0078_;
  (* src = "../../picorv32.v:565.2-641.5" *)
  wire [31:0] _0079_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire _0080_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire _0081_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire _0082_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire _0083_;
  (* src = "../../picorv32.v:565.2-641.5" *)
  wire _0084_;
  (* src = "../../picorv32.v:430.2-544.5" *)
  wire [31:0] _0085_;
  (* src = "../../picorv32.v:565.2-641.5" *)
  wire [1:0] _0086_;
  (* src = "../../picorv32.v:565.2-641.5" *)
  wire _0087_;
  (* src = "../../picorv32.v:565.2-641.5" *)
  wire [31:0] _0088_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire [1:0] _0089_;
  (* src = "../../picorv32.v:565.2-641.5" *)
  wire [3:0] _0090_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  wire [31:0] _0091_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire _0092_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire [31:0] _0093_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire [31:0] _0094_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire [31:0] _0095_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire [31:0] _0096_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire [31:0] _0097_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire [4:0] _0098_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire _0099_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire _0100_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire _0101_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire _0102_;
  (* src = "../../picorv32.v:1308.2-1337.5" *)
  wire [31:0] _0103_;
  (* src = "../../picorv32.v:1308.2-1337.5" *)
  wire _0104_;
  (* src = "../../picorv32.v:401.2-428.5" *)
  wire [31:0] _0105_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire _0106_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire _0107_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire _0108_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire [31:0] _0109_;
  (* src = "../../picorv32.v:401.2-428.5" *)
  wire [31:0] _0110_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire _0111_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire _0112_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire _0113_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire _0114_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire _0115_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  wire _0116_;
  (* src = "../../picorv32.v:1235.50-1235.67" *)
  wire [31:0] _0117_;
  (* src = "../../picorv32.v:1316.23-1316.55" *)
  wire [31:0] _0118_;
  (* src = "../../picorv32.v:1436.28-1436.43" *)
  wire [63:0] _0119_;
  (* src = "../../picorv32.v:1569.21-1569.60" *)
  (* unused_bits = "0 1" *)
  wire [31:0] _0120_;
  (* src = "../../picorv32.v:1573.22-1573.37" *)
  wire [63:0] _0121_;
  (* src = "../../picorv32.v:1578.22-1578.48" *)
  (* unused_bits = "0 1" *)
  wire [31:0] _0122_;
  (* src = "../../picorv32.v:1815.16-1815.36" *)
  wire [31:0] _0123_;
  (* src = "../../picorv32.v:1878.18-1878.39" *)
  wire [31:0] _0124_;
  (* src = "../../picorv32.v:382.60-382.97" *)
  wire [29:0] _0125_;
  (* src = "../../picorv32.v:1208.53-1208.65" *)
  wire [31:0] _0126_;
  (* src = "../../picorv32.v:1276.15-1276.32" *)
  wire [31:0] _0127_;
  (* src = "../../picorv32.v:1509.36-1509.78" *)
  wire [31:0] _0128_;
  (* src = "../../picorv32.v:576.18-576.50" *)
  wire [3:0] _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire [7:0] _0196_;
  wire [7:0] _0197_;
  (* src = "../../picorv32.v:1851.16-1851.26" *)
  (* unused_bits = "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0198_;
  (* src = "../../picorv32.v:1316.33-1316.54" *)
  wire [31:0] _0199_;
  (* src = "../../picorv32.v:1569.35-1569.59" *)
  wire [31:0] _0200_;
  (* src = "../../picorv32.v:1038.51-1038.79" *)
  wire _0201_;
  (* src = "../../picorv32.v:1039.51-1039.79" *)
  wire _0202_;
  (* src = "../../picorv32.v:1040.51-1040.79" *)
  wire _0203_;
  (* src = "../../picorv32.v:1041.51-1041.79" *)
  wire _0204_;
  (* src = "../../picorv32.v:1042.51-1042.79" *)
  wire _0205_;
  (* src = "../../picorv32.v:1043.51-1043.79" *)
  wire _0206_;
  (* src = "../../picorv32.v:1047.42-1047.70" *)
  wire _0207_;
  (* src = "../../picorv32.v:1057.37-1057.65" *)
  wire _0208_;
  (* src = "../../picorv32.v:1062.69-1062.101" *)
  wire _0209_;
  (* src = "../../picorv32.v:1064.69-1064.101" *)
  wire _0210_;
  (* src = "../../picorv32.v:1077.24-1077.54" *)
  wire _0211_;
  (* src = "../../picorv32.v:1077.58-1077.102" *)
  wire _0212_;
  (* src = "../../picorv32.v:1078.58-1078.102" *)
  wire _0213_;
  (* src = "../../picorv32.v:1079.58-1079.102" *)
  wire _0214_;
  (* src = "../../picorv32.v:1080.58-1080.102" *)
  wire _0215_;
  (* src = "../../picorv32.v:1081.58-1081.102" *)
  wire _0216_;
  (* src = "../../picorv32.v:1082.58-1082.102" *)
  wire _0217_;
  (* src = "../../picorv32.v:1312.7-1312.35" *)
  wire _0218_;
  (* src = "../../picorv32.v:1362.18-1362.47" *)
  wire _0219_;
  (* src = "../../picorv32.v:1840.9-1840.20" *)
  wire _0220_;
  (* src = "../../picorv32.v:865.21-865.57" *)
  wire _0221_;
  (* src = "../../picorv32.v:866.21-866.57" *)
  wire _0222_;
  (* src = "../../picorv32.v:867.21-867.57" *)
  wire _0223_;
  (* src = "../../picorv32.v:868.21-868.57" *)
  wire _0224_;
  (* src = "../../picorv32.v:868.61-868.95" *)
  wire _0225_;
  (* src = "../../picorv32.v:872.36-872.72" *)
  wire _0226_;
  (* src = "../../picorv32.v:873.36-873.72" *)
  wire _0227_;
  (* src = "../../picorv32.v:874.36-874.72" *)
  wire _0228_;
  (* src = "../../picorv32.v:875.36-875.72" *)
  wire _0229_;
  (* src = "../../picorv32.v:876.36-876.72" *)
  wire _0230_;
  (* src = "../../picorv32.v:1844.37-1844.48" *)
  wire _0231_;
  (* src = "../../picorv32.v:1035.7-1035.49" *)
  wire _0232_;
  (* src = "../../picorv32.v:1038.19-1038.79" *)
  wire _0233_;
  (* src = "../../picorv32.v:1039.19-1039.79" *)
  wire _0234_;
  (* src = "../../picorv32.v:1040.19-1040.79" *)
  wire _0235_;
  (* src = "../../picorv32.v:1041.19-1041.79" *)
  wire _0236_;
  (* src = "../../picorv32.v:1042.19-1042.79" *)
  wire _0237_;
  (* src = "../../picorv32.v:1043.19-1043.79" *)
  wire _0238_;
  (* src = "../../picorv32.v:1045.19-1045.70" *)
  wire _0239_;
  (* src = "../../picorv32.v:1046.19-1046.70" *)
  wire _0240_;
  (* src = "../../picorv32.v:1047.19-1047.70" *)
  wire _0241_;
  (* src = "../../picorv32.v:1048.19-1048.70" *)
  wire _0242_;
  (* src = "../../picorv32.v:1049.19-1049.70" *)
  wire _0243_;
  (* src = "../../picorv32.v:1051.19-1051.62" *)
  wire _0244_;
  (* src = "../../picorv32.v:1052.19-1052.62" *)
  wire _0245_;
  (* src = "../../picorv32.v:1053.19-1053.62" *)
  wire _0246_;
  (* src = "../../picorv32.v:1055.19-1055.65" *)
  wire _0247_;
  (* src = "../../picorv32.v:1056.19-1056.65" *)
  wire _0248_;
  (* src = "../../picorv32.v:1057.19-1057.65" *)
  wire _0249_;
  (* src = "../../picorv32.v:1058.19-1058.65" *)
  wire _0250_;
  (* src = "../../picorv32.v:1059.19-1059.65" *)
  wire _0251_;
  (* src = "../../picorv32.v:1060.19-1060.65" *)
  wire _0252_;
  (* src = "../../picorv32.v:1062.19-1062.65" *)
  wire _0253_;
  (* src = "../../picorv32.v:1062.19-1062.101" *)
  wire _0254_;
  (* src = "../../picorv32.v:1063.19-1063.65" *)
  wire _0255_;
  (* src = "../../picorv32.v:1063.19-1063.101" *)
  wire _0256_;
  (* src = "../../picorv32.v:1064.19-1064.101" *)
  wire _0257_;
  (* src = "../../picorv32.v:1066.19-1066.65" *)
  wire _0258_;
  (* src = "../../picorv32.v:1066.19-1066.101" *)
  wire _0259_;
  (* src = "../../picorv32.v:1067.19-1067.101" *)
  wire _0260_;
  (* src = "../../picorv32.v:1068.19-1068.65" *)
  wire _0261_;
  (* src = "../../picorv32.v:1068.19-1068.101" *)
  wire _0262_;
  (* src = "../../picorv32.v:1069.19-1069.65" *)
  wire _0263_;
  (* src = "../../picorv32.v:1069.19-1069.101" *)
  wire _0264_;
  (* src = "../../picorv32.v:1070.19-1070.65" *)
  wire _0265_;
  (* src = "../../picorv32.v:1070.19-1070.101" *)
  wire _0266_;
  (* src = "../../picorv32.v:1071.19-1071.65" *)
  wire _0267_;
  (* src = "../../picorv32.v:1071.19-1071.101" *)
  wire _0268_;
  (* src = "../../picorv32.v:1072.19-1072.65" *)
  wire _0269_;
  (* src = "../../picorv32.v:1072.19-1072.101" *)
  wire _0270_;
  (* src = "../../picorv32.v:1073.19-1073.101" *)
  wire _0271_;
  (* src = "../../picorv32.v:1074.19-1074.65" *)
  wire _0272_;
  (* src = "../../picorv32.v:1074.19-1074.101" *)
  wire _0273_;
  (* src = "../../picorv32.v:1075.19-1075.65" *)
  wire _0274_;
  (* src = "../../picorv32.v:1075.19-1075.101" *)
  wire _0275_;
  (* src = "../../picorv32.v:1077.24-1077.102" *)
  wire _0276_;
  (* src = "../../picorv32.v:1077.22-1078.123" *)
  wire _0277_;
  (* src = "../../picorv32.v:1078.24-1078.102" *)
  wire _0278_;
  (* src = "../../picorv32.v:1079.24-1079.102" *)
  wire _0279_;
  (* src = "../../picorv32.v:1079.22-1080.123" *)
  wire _0280_;
  (* src = "../../picorv32.v:1080.24-1080.102" *)
  wire _0281_;
  (* src = "../../picorv32.v:1081.24-1081.102" *)
  wire _0282_;
  (* src = "../../picorv32.v:1082.24-1082.102" *)
  wire _0283_;
  (* src = "../../picorv32.v:1084.28-1084.81" *)
  wire _0284_;
  (* src = "../../picorv32.v:1084.28-1084.103" *)
  wire _0285_;
  (* src = "../../picorv32.v:1092.25-1096.5" *)
  wire _0286_;
  (* src = "../../picorv32.v:1093.5-1093.69" *)
  wire _0287_;
  (* src = "../../picorv32.v:1094.5-1094.69" *)
  wire _0288_;
  (* src = "../../picorv32.v:1095.5-1095.69" *)
  wire _0289_;
  (* src = "../../picorv32.v:1098.59-1105.5" *)
  wire _0290_;
  (* src = "../../picorv32.v:1208.19-1208.50" *)
  wire _0291_;
  (* src = "../../picorv32.v:1277.4-1277.47" *)
  wire _0292_;
  (* src = "../../picorv32.v:1279.4-1279.74" *)
  wire _0293_;
  (* src = "../../picorv32.v:1319.5-1319.37" *)
  wire _0294_;
  (* src = "../../picorv32.v:1341.7-1341.30" *)
  wire _0295_;
  (* src = "../../picorv32.v:1341.7-1341.44" *)
  wire _0296_;
  (* src = "../../picorv32.v:1455.22-1455.46" *)
  wire _0297_;
  (* src = "../../picorv32.v:1501.21-1501.52" *)
  wire _0298_;
  (* src = "../../picorv32.v:1582.26-1582.54" *)
  wire _0299_;
  (* src = "../../picorv32.v:1881.10-1881.38" *)
  wire _0300_;
  (* src = "../../picorv32.v:1947.7-1947.71" *)
  wire _0301_;
  (* src = "../../picorv32.v:1947.7-1947.93" *)
  wire _0302_;
  (* src = "../../picorv32.v:376.30-376.52" *)
  wire _0303_;
  (* src = "../../picorv32.v:376.30-376.102" *)
  wire _0304_;
  (* src = "../../picorv32.v:376.108-376.134" *)
  wire _0305_;
  (* src = "../../picorv32.v:379.24-379.44" *)
  wire _0306_;
  (* src = "../../picorv32.v:380.35-380.81" *)
  wire _0307_;
  (* src = "../../picorv32.v:380.35-380.134" *)
  wire _0308_;
  (* src = "../../picorv32.v:868.21-868.95" *)
  wire _0309_;
  (* src = "../../picorv32.v:1035.26-1035.49" *)
  wire _0310_;
  (* src = "../../picorv32.v:1084.62-1084.81" *)
  wire _0311_;
  (* src = "../../picorv32.v:1084.85-1084.103" *)
  wire _0312_;
  (* src = "../../picorv32.v:1251.17-1251.24" *)
  wire _0313_;
  (* src = "../../picorv32.v:1253.17-1253.25" *)
  wire _0314_;
  (* src = "../../picorv32.v:1255.17-1255.25" *)
  wire _0315_;
  (* src = "../../picorv32.v:1319.22-1319.37" *)
  wire _0316_;
  (* src = "../../picorv32.v:1582.26-1582.37" *)
  wire _0317_;
  (* src = "../../picorv32.v:1582.41-1582.54" *)
  wire _0318_;
  (* src = "../../picorv32.v:1866.9-1866.25" *)
  wire _0319_;
  (* src = "../../picorv32.v:1947.46-1947.71" *)
  wire _0320_;
  (* src = "../../picorv32.v:1951.7-1951.14" *)
  wire _0321_;
  (* src = "../../picorv32.v:1098.45-1105.5" *)
  wire _0322_;
  (* src = "../../picorv32.v:1240.23-1240.46" *)
  wire _0323_;
  (* src = "../../picorv32.v:1271.4-1271.27" *)
  wire _0324_;
  (* src = "../../picorv32.v:1273.4-1273.25" *)
  wire _0325_;
  (* src = "../../picorv32.v:1275.4-1275.27" *)
  wire _0326_;
  (* src = "../../picorv32.v:1279.23-1279.46" *)
  wire _0327_;
  (* src = "../../picorv32.v:1279.23-1279.59" *)
  wire _0328_;
  (* src = "../../picorv32.v:1866.9-1866.37" *)
  wire _0329_;
  (* src = "../../picorv32.v:1895.8-1895.29" *)
  wire _0330_;
  (* src = "../../picorv32.v:1896.8-1896.29" *)
  wire _0331_;
  (* src = "../../picorv32.v:1951.7-1951.26" *)
  wire _0332_;
  (* src = "../../picorv32.v:376.57-376.85" *)
  wire _0333_;
  (* src = "../../picorv32.v:376.57-376.101" *)
  wire _0334_;
  (* src = "../../picorv32.v:376.29-376.135" *)
  wire _0335_;
  (* src = "../../picorv32.v:380.86-380.117" *)
  wire _0336_;
  (* src = "../../picorv32.v:380.86-380.133" *)
  wire _0337_;
  (* src = "../../picorv32.v:566.7-566.22" *)
  wire _0338_;
  (* src = "../../picorv32.v:569.8-569.28" *)
  wire _0339_;
  (* src = "../../picorv32.v:574.8-574.35" *)
  wire _0340_;
  wire [31:0] _0341_;
  wire [31:0] _0342_;
  wire [31:0] _0343_;
  wire [31:0] _0344_;
  wire [31:0] _0345_;
  wire [31:0] _0346_;
  wire [31:0] _0347_;
  wire [31:0] _0348_;
  wire [31:0] _0349_;
  wire [31:0] _0350_;
  wire [31:0] _0351_;
  wire [31:0] _0352_;
  wire [31:0] _0353_;
  wire [31:0] _0354_;
  wire [31:0] _0355_;
  wire [31:0] _0356_;
  wire [31:0] _0357_;
  wire [31:0] _0358_;
  wire [31:0] _0359_;
  wire [31:0] _0360_;
  wire [31:0] _0361_;
  wire [31:0] _0362_;
  wire [31:0] _0363_;
  wire [31:0] _0364_;
  wire [31:0] _0365_;
  wire [31:0] _0366_;
  wire [31:0] _0367_;
  wire [31:0] _0368_;
  wire [31:0] _0369_;
  wire [31:0] _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire [31:0] _0403_;
  wire [31:0] _0404_;
  wire [31:0] _0405_;
  wire [31:0] _0406_;
  wire [31:0] _0407_;
  wire [31:0] _0408_;
  wire [31:0] _0409_;
  wire [31:0] _0410_;
  wire [31:0] _0411_;
  wire [31:0] _0412_;
  wire [31:0] _0413_;
  wire [31:0] _0414_;
  wire [31:0] _0415_;
  wire [31:0] _0416_;
  wire [31:0] _0417_;
  wire [31:0] _0418_;
  wire [31:0] _0419_;
  wire [31:0] _0420_;
  wire [31:0] _0421_;
  wire [31:0] _0422_;
  wire [31:0] _0423_;
  wire [31:0] _0424_;
  wire [31:0] _0425_;
  wire [31:0] _0426_;
  wire [31:0] _0427_;
  wire [31:0] _0428_;
  wire [31:0] _0429_;
  wire [31:0] _0430_;
  wire [31:0] _0431_;
  wire [31:0] _0432_;
  wire [31:0] _0433_;
  wire [31:0] _0434_;
  (* src = "../../picorv32.v:1364.31-1364.38" *)
  wire [31:0] _0435_;
  (* src = "../../picorv32.v:1274.15-1274.32" *)
  wire [31:0] _0436_;
  wire [29:0] _0437_;
  wire [29:0] _0438_;
  wire [29:0] _0439_;
  wire _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire [31:0] _0446_;
  wire [31:0] _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire [31:0] _0456_;
  wire [31:0] _0457_;
  wire [31:0] _0458_;
  wire [31:0] _0459_;
  wire [31:0] _0460_;
  wire [31:0] _0461_;
  wire [31:0] _0462_;
  wire [4:0] _0463_;
  wire [4:0] _0464_;
  wire [4:0] _0465_;
  wire _0466_;
  wire [4:0] _0467_;
  wire [4:0] _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire [7:0] _0488_;
  wire [7:0] _0489_;
  wire [7:0] _0490_;
  wire [7:0] _0491_;
  wire [7:0] _0492_;
  wire [7:0] _0493_;
  wire _0494_;
  wire [7:0] _0495_;
  wire [7:0] _0496_;
  wire [7:0] _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire [1:0] _0511_;
  wire [1:0] _0512_;
  wire [1:0] _0513_;
  wire [1:0] _0514_;
  wire [1:0] _0515_;
  wire [1:0] _0516_;
  wire [1:0] _0517_;
  wire [31:0] _0518_;
  wire [31:0] _0519_;
  wire [31:0] _0520_;
  wire [31:0] _0521_;
  wire [31:0] _0522_;
  wire [31:0] _0523_;
  wire [31:0] _0524_;
  wire [31:0] _0525_;
  wire [31:0] _0526_;
  wire [31:0] _0527_;
  wire [31:0] _0528_;
  wire [31:0] _0529_;
  wire [29:0] _0530_;
  wire [63:0] _0531_;
  wire [63:0] _0532_;
  wire _0533_;
  wire _0534_;
  wire [31:0] _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire [1:0] _0560_;
  wire [1:0] _0561_;
  wire _0562_;
  wire [1:0] _0563_;
  wire _0564_;
  wire [1:0] _0565_;
  wire [1:0] _0566_;
  wire _0567_;
  wire [1:0] _0568_;
  wire [1:0] _0569_;
  wire [1:0] _0570_;
  wire [3:0] _0571_;
  wire [3:0] _0572_;
  wire [3:0] _0573_;
  wire [31:0] _0574_;
  wire [31:0] _0575_;
  wire _0576_;
  wire _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire _0587_;
  wire _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  (* src = "../../picorv32.v:376.108-376.118" *)
  wire _0592_;
  (* src = "../../picorv32.v:1364.18-1364.54" *)
  wire _0593_;
  (* src = "../../picorv32.v:1092.43-1096.5" *)
  wire _0594_;
  (* src = "../../picorv32.v:1098.77-1105.5" *)
  wire _0595_;
  (* src = "../../picorv32.v:376.42-376.52" *)
  wire _0596_;
  (* src = "../../picorv32.v:858.41-858.123" *)
  wire _0597_;
  (* src = "../../picorv32.v:862.17-862.96" *)
  wire _0598_;
  (* src = "../../picorv32.v:419.20-419.43" *)
  wire [3:0] _0599_;
  (* src = "../../picorv32.v:1235.30-1235.47" *)
  wire [31:0] _0600_;
  (* src = "../../picorv32.v:1859.16-1859.26" *)
  (* unused_bits = "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0601_;
  (* src = "../../picorv32.v:1240.23-1240.67" *)
  wire _0602_;
  (* src = "../../picorv32.v:1320.23-1320.58" *)
  wire [31:0] _0603_;
  (* src = "../../picorv32.v:1509.20-1509.92" *)
  wire [31:0] _0604_;
  (* src = "../../picorv32.v:1651.18-1651.40" *)
  wire [31:0] _0605_;
  (* src = "../../picorv32.v:1726.18-1726.81" *)
  wire [31:0] _0606_;
  (* src = "../../picorv32.v:411.20-411.50" *)
  wire [3:0] _0607_;
  (* src = "../../picorv32.v:1272.15-1272.32" *)
  wire [31:0] _0608_;
  (* src = "../../picorv32.v:1220.13-1220.24" *)
  wire [31:0] alu_add_sub;
  (* src = "../../picorv32.v:1222.6-1222.12" *)
  wire alu_eq;
  (* src = "../../picorv32.v:1222.23-1222.30" *)
  wire alu_lts;
  (* src = "../../picorv32.v:1222.14-1222.21" *)
  wire alu_ltu;
  (* src = "../../picorv32.v:1216.13-1216.20" *)
  wire [31:0] alu_out;
  (* src = "../../picorv32.v:1217.6-1217.15" *)
  wire alu_out_0;
  (* src = "../../picorv32.v:1216.22-1216.31" *)
  reg [31:0] alu_out_q;
  (* src = "../../picorv32.v:1221.13-1221.20" *)
  wire [31:0] alu_shl;
  (* src = "../../picorv32.v:1221.22-1221.29" *)
  wire [31:0] alu_shr;
  (* src = "../../picorv32.v:90.8-90.11" *)
  input clk;
  (* src = "../../picorv32.v:661.6-661.22" *)
  reg compressed_instr;
  (* src = "../../picorv32.v:175.13-175.24" *)
  reg [63:0] count_cycle;
  (* src = "../../picorv32.v:175.26-175.37" *)
  reg [63:0] count_instr;
  (* src = "../../picorv32.v:1176.12-1176.21" *)
  reg [7:0] cpu_state;
  reg [31:0] \cpuregs[0] ;
  reg [31:0] \cpuregs[10] ;
  reg [31:0] \cpuregs[11] ;
  reg [31:0] \cpuregs[12] ;
  reg [31:0] \cpuregs[13] ;
  reg [31:0] \cpuregs[14] ;
  reg [31:0] \cpuregs[15] ;
  reg [31:0] \cpuregs[16] ;
  reg [31:0] \cpuregs[17] ;
  reg [31:0] \cpuregs[18] ;
  reg [31:0] \cpuregs[19] ;
  reg [31:0] \cpuregs[1] ;
  reg [31:0] \cpuregs[20] ;
  reg [31:0] \cpuregs[21] ;
  reg [31:0] \cpuregs[22] ;
  reg [31:0] \cpuregs[23] ;
  reg [31:0] \cpuregs[24] ;
  reg [31:0] \cpuregs[25] ;
  reg [31:0] \cpuregs[26] ;
  reg [31:0] \cpuregs[27] ;
  reg [31:0] \cpuregs[28] ;
  reg [31:0] \cpuregs[29] ;
  reg [31:0] \cpuregs[2] ;
  reg [31:0] \cpuregs[30] ;
  reg [31:0] \cpuregs[31] ;
  reg [31:0] \cpuregs[3] ;
  reg [31:0] \cpuregs[4] ;
  reg [31:0] \cpuregs[5] ;
  reg [31:0] \cpuregs[6] ;
  reg [31:0] \cpuregs[7] ;
  reg [31:0] \cpuregs[8] ;
  reg [31:0] \cpuregs[9] ;
  (* src = "../../picorv32.v:1304.13-1304.24" *)
  wire [31:0] cpuregs_rs1;
  (* src = "../../picorv32.v:1305.13-1305.24" *)
  wire [31:0] cpuregs_rs2;
  (* src = "../../picorv32.v:1303.13-1303.27" *)
  wire [31:0] cpuregs_wrdata;
  (* src = "../../picorv32.v:1302.6-1302.19" *)
  wire cpuregs_write;
  (* src = "../../picorv32.v:186.14-186.26" *)
  wire [31:0] dbg_mem_addr;
  (* src = "../../picorv32.v:184.7-184.20" *)
  wire dbg_mem_instr;
  (* src = "../../picorv32.v:189.14-189.27" *)
  wire [31:0] dbg_mem_rdata;
  (* src = "../../picorv32.v:185.7-185.20" *)
  wire dbg_mem_ready;
  (* src = "../../picorv32.v:183.7-183.20" *)
  wire dbg_mem_valid;
  (* src = "../../picorv32.v:187.14-187.27" *)
  wire [31:0] dbg_mem_wdata;
  (* src = "../../picorv32.v:188.14-188.27" *)
  wire [3:0] dbg_mem_wstrb;
  (* src = "../../picorv32.v:656.13-656.24" *)
  reg [31:0] decoded_imm;
  (* src = "../../picorv32.v:656.26-656.39" *)
  reg [31:0] decoded_imm_j;
  (* src = "../../picorv32.v:655.26-655.36" *)
  reg [4:0] decoded_rd;
  (* src = "../../picorv32.v:1306.26-1306.36" *)
  wire [4:0] decoded_rs;
  (* src = "../../picorv32.v:655.38-655.49" *)
  reg [4:0] decoded_rs1;
  (* src = "../../picorv32.v:655.51-655.62" *)
  reg [4:0] decoded_rs2;
  (* src = "../../picorv32.v:659.6-659.28" *)
  reg decoder_pseudo_trigger;
  (* src = "../../picorv32.v:660.6-660.30" *)
  reg decoder_pseudo_trigger_q;
  (* src = "../../picorv32.v:657.6-657.21" *)
  reg decoder_trigger;
  (* src = "../../picorv32.v:658.6-658.23" *)
  reg decoder_trigger_q;
  (* src = "../../picorv32.v:1214.6-1214.16" *)
  wire do_waitirq;
  (* src = "../../picorv32.v:121.20-121.23" *)
  output [31:0] eoi;
  reg [31:0] eoi;
  (* src = "../../picorv32.v:650.6-650.15" *)
  reg instr_add;
  (* src = "../../picorv32.v:649.6-649.16" *)
  reg instr_addi;
  (* src = "../../picorv32.v:650.105-650.114" *)
  reg instr_and;
  (* src = "../../picorv32.v:649.66-649.76" *)
  reg instr_andi;
  (* src = "../../picorv32.v:646.17-646.28" *)
  reg instr_auipc;
  (* src = "../../picorv32.v:647.6-647.15" *)
  reg instr_beq;
  (* src = "../../picorv32.v:647.39-647.48" *)
  reg instr_bge;
  (* src = "../../picorv32.v:647.62-647.72" *)
  reg instr_bgeu;
  (* src = "../../picorv32.v:647.28-647.37" *)
  reg instr_blt;
  (* src = "../../picorv32.v:647.50-647.60" *)
  reg instr_bltu;
  (* src = "../../picorv32.v:647.17-647.26" *)
  reg instr_bne;
  (* src = "../../picorv32.v:651.68-651.86" *)
  reg instr_ecall_ebreak;
  (* src = "../../picorv32.v:646.30-646.39" *)
  reg instr_jal;
  (* src = "../../picorv32.v:646.41-646.51" *)
  reg instr_jalr;
  (* src = "../../picorv32.v:648.6-648.14" *)
  reg instr_lb;
  (* src = "../../picorv32.v:648.36-648.45" *)
  reg instr_lbu;
  (* src = "../../picorv32.v:648.16-648.24" *)
  reg instr_lh;
  (* src = "../../picorv32.v:648.47-648.56" *)
  reg instr_lhu;
  (* src = "../../picorv32.v:646.6-646.15" *)
  reg instr_lui;
  (* src = "../../picorv32.v:648.26-648.34" *)
  reg instr_lw;
  (* src = "../../picorv32.v:650.95-650.103" *)
  reg instr_or;
  (* src = "../../picorv32.v:649.55-649.64" *)
  reg instr_ori;
  (* src = "../../picorv32.v:651.6-651.19" *)
  reg instr_rdcycle;
  (* src = "../../picorv32.v:651.21-651.35" *)
  reg instr_rdcycleh;
  (* src = "../../picorv32.v:651.37-651.50" *)
  reg instr_rdinstr;
  (* src = "../../picorv32.v:651.52-651.66" *)
  reg instr_rdinstrh;
  (* src = "../../picorv32.v:652.30-652.42" *)
  reg instr_retirq;
  (* src = "../../picorv32.v:648.58-648.66" *)
  reg instr_sb;
  (* src = "../../picorv32.v:648.68-648.76" *)
  reg instr_sh;
  (* src = "../../picorv32.v:650.28-650.37" *)
  reg instr_sll;
  (* src = "../../picorv32.v:649.78-649.88" *)
  reg instr_slli;
  (* src = "../../picorv32.v:650.39-650.48" *)
  reg instr_slt;
  (* src = "../../picorv32.v:649.18-649.28" *)
  reg instr_slti;
  (* src = "../../picorv32.v:649.30-649.41" *)
  reg instr_sltiu;
  (* src = "../../picorv32.v:650.50-650.60" *)
  reg instr_sltu;
  (* src = "../../picorv32.v:650.84-650.93" *)
  reg instr_sra;
  (* src = "../../picorv32.v:649.102-649.112" *)
  reg instr_srai;
  (* src = "../../picorv32.v:650.73-650.82" *)
  reg instr_srl;
  (* src = "../../picorv32.v:649.90-649.100" *)
  reg instr_srli;
  (* src = "../../picorv32.v:650.17-650.26" *)
  reg instr_sub;
  (* src = "../../picorv32.v:648.78-648.86" *)
  reg instr_sw;
  (* src = "../../picorv32.v:653.7-653.17" *)
  wire instr_trap;
  (* src = "../../picorv32.v:650.62-650.71" *)
  reg instr_xor;
  (* src = "../../picorv32.v:649.43-649.53" *)
  reg instr_xori;
  (* src = "../../picorv32.v:120.20-120.23" *)
  input [31:0] irq;
  (* src = "../../picorv32.v:674.6-674.20" *)
  reg is_alu_reg_imm;
  (* src = "../../picorv32.v:675.6-675.20" *)
  reg is_alu_reg_reg;
  (* src = "../../picorv32.v:672.6-672.34" *)
  reg is_beq_bne_blt_bge_bltu_bgeu;
  (* src = "../../picorv32.v:676.6-676.16" *)
  reg is_compare;
  (* src = "../../picorv32.v:666.6-666.43" *)
  reg is_jalr_addi_slti_sltiu_xori_ori_andi;
  (* src = "../../picorv32.v:664.6-664.25" *)
  reg is_lb_lh_lw_lbu_lhu;
  (* src = "../../picorv32.v:673.6-673.19" *)
  reg is_lbu_lhu_lw;
  (* src = "../../picorv32.v:663.6-663.22" *)
  reg is_lui_auipc_jal;
  (* src = "../../picorv32.v:669.6-669.40" *)
  reg is_lui_auipc_jal_jalr_addi_add_sub;
  (* src = "../../picorv32.v:686.7-686.43" *)
  wire is_rdcycle_rdcycleh_rdinstr_rdinstrh;
  (* src = "../../picorv32.v:667.6-667.17" *)
  reg is_sb_sh_sw;
  (* src = "../../picorv32.v:665.6-665.23" *)
  reg is_slli_srli_srai;
  (* src = "../../picorv32.v:670.6-670.21" *)
  reg is_slti_blt_slt;
  (* src = "../../picorv32.v:671.6-671.24" *)
  reg is_sltiu_bltu_sltu;
  (* src = "../../picorv32.v:1199.6-1199.20" *)
  reg latched_branch;
  (* src = "../../picorv32.v:1200.6-1200.19" *)
  reg latched_compr;
  (* src = "../../picorv32.v:1204.6-1204.19" *)
  reg latched_is_lb;
  (* src = "../../picorv32.v:1203.6-1203.19" *)
  reg latched_is_lh;
  (* src = "../../picorv32.v:1202.6-1202.19" *)
  reg latched_is_lu;
  (* src = "../../picorv32.v:1205.26-1205.36" *)
  reg [4:0] latched_rd;
  (* src = "../../picorv32.v:1198.6-1198.19" *)
  reg latched_stalu;
  (* src = "../../picorv32.v:1197.6-1197.19" *)
  reg latched_store;
  (* src = "../../picorv32.v:97.20-97.28" *)
  output [31:0] mem_addr;
  reg [31:0] mem_addr;
  (* src = "../../picorv32.v:355.6-355.21" *)
  reg mem_do_prefetch;
  (* src = "../../picorv32.v:357.6-357.18" *)
  reg mem_do_rdata;
  (* src = "../../picorv32.v:356.6-356.18" *)
  reg mem_do_rinst;
  (* src = "../../picorv32.v:358.6-358.18" *)
  reg mem_do_wdata;
  (* src = "../../picorv32.v:376.7-376.15" *)
  wire mem_done;
  (* src = "../../picorv32.v:94.20-94.29" *)
  output mem_instr;
  reg mem_instr;
  (* src = "../../picorv32.v:105.20-105.31" *)
  output [31:0] mem_la_addr;
  (* src = "../../picorv32.v:362.7-362.23" *)
  wire mem_la_firstword;
  (* src = "../../picorv32.v:363.7-363.28" *)
  wire mem_la_firstword_xfer;
  (* src = "../../picorv32.v:103.20-103.31" *)
  output mem_la_read;
  (* src = "../../picorv32.v:372.7-372.38" *)
  wire mem_la_use_prefetched_high_word;
  (* src = "../../picorv32.v:106.20-106.32" *)
  output [31:0] mem_la_wdata;
  (* src = "../../picorv32.v:104.20-104.32" *)
  output mem_la_write;
  (* src = "../../picorv32.v:107.20-107.32" *)
  output [3:0] mem_la_wstrb;
  (* src = "../../picorv32.v:100.20-100.29" *)
  input [31:0] mem_rdata;
  (* src = "../../picorv32.v:370.14-370.31" *)
  wire [31:0] mem_rdata_latched;
  (* src = "../../picorv32.v:369.14-369.41" *)
  wire [31:0] mem_rdata_latched_noshuffle;
  (* src = "../../picorv32.v:354.13-354.24" *)
  reg [31:0] mem_rdata_q;
  (* src = "../../picorv32.v:353.13-353.27" *)
  wire [31:0] mem_rdata_word;
  (* src = "../../picorv32.v:95.20-95.29" *)
  input mem_ready;
  (* src = "../../picorv32.v:351.12-351.21" *)
  reg [1:0] mem_state;
  (* src = "../../picorv32.v:93.20-93.29" *)
  output mem_valid;
  reg mem_valid;
  (* src = "../../picorv32.v:98.20-98.29" *)
  output [31:0] mem_wdata;
  reg [31:0] mem_wdata;
  (* src = "../../picorv32.v:352.12-352.24" *)
  reg [1:0] mem_wordsize;
  (* src = "../../picorv32.v:99.20-99.29" *)
  output [3:0] mem_wstrb;
  reg [3:0] mem_wstrb;
  (* src = "../../picorv32.v:360.7-360.15" *)
  wire mem_xfer;
  (* src = "../../picorv32.v:194.14-194.21" *)
  (* unused_bits = "0 1" *)
  wire [31:0] next_pc;
  (* src = "../../picorv32.v:263.14-263.25" *)
  wire [31:0] pcpi_div_rd;
  (* src = "../../picorv32.v:265.14-265.28" *)
  wire pcpi_div_ready;
  (* src = "../../picorv32.v:264.14-264.27" *)
  wire pcpi_div_wait;
  (* src = "../../picorv32.v:262.14-262.25" *)
  wire pcpi_div_wr;
  (* src = "../../picorv32.v:111.20-111.29" *)
  output [31:0] pcpi_insn;
  reg [31:0] pcpi_insn;
  (* src = "../../picorv32.v:270.13-270.27" *)
  wire pcpi_int_ready;
  (* src = "../../picorv32.v:269.13-269.26" *)
  wire pcpi_int_wait;
  (* src = "../../picorv32.v:258.14-258.25" *)
  wire [31:0] pcpi_mul_rd;
  (* src = "../../picorv32.v:260.14-260.28" *)
  wire pcpi_mul_ready;
  (* src = "../../picorv32.v:259.14-259.27" *)
  wire pcpi_mul_wait;
  (* src = "../../picorv32.v:257.14-257.25" *)
  wire pcpi_mul_wr;
  (* src = "../../picorv32.v:115.20-115.27" *)
  input [31:0] pcpi_rd;
  (* src = "../../picorv32.v:117.20-117.30" *)
  input pcpi_ready;
  (* src = "../../picorv32.v:112.20-112.28" *)
  output [31:0] pcpi_rs1;
  (* src = "../../picorv32.v:113.20-113.28" *)
  output [31:0] pcpi_rs2;
  (* src = "../../picorv32.v:110.20-110.30" *)
  output pcpi_valid;
  reg pcpi_valid;
  (* src = "../../picorv32.v:116.20-116.29" *)
  input pcpi_wait;
  (* src = "../../picorv32.v:114.20-114.27" *)
  input pcpi_wr;
  (* src = "../../picorv32.v:176.21-176.32" *)
  reg [31:0] reg_next_pc;
  (* src = "../../picorv32.v:176.34-176.41" *)
  reg [31:0] reg_op1;
  (* src = "../../picorv32.v:176.43-176.50" *)
  reg [31:0] reg_op2;
  (* src = "../../picorv32.v:176.52-176.59" *)
  reg [31:0] reg_out;
  (* src = "../../picorv32.v:176.13-176.19" *)
  reg [31:0] reg_pc;
  (* src = "../../picorv32.v:177.12-177.18" *)
  reg [4:0] reg_sh;
  (* src = "../../picorv32.v:90.13-90.19" *)
  input resetn;
  (* src = "../../picorv32.v:159.20-159.30" *)
  output [35:0] trace_data;
  (* src = "../../picorv32.v:158.20-158.31" *)
  output trace_valid;
  (* src = "../../picorv32.v:91.13-91.17" *)
  output trap;
  reg trap;
  assign _0117_ = reg_op1 + (* src = "../../picorv32.v:1235.50-1235.67" *) reg_op2;
  assign _0118_ = reg_pc + (* src = "../../picorv32.v:1316.23-1316.55" *) _0199_[2:0];
  assign _0119_ = count_cycle + (* src = "../../picorv32.v:1436.28-1436.43" *) 1'h1;
  assign _0120_ = _0109_ + (* src = "../../picorv32.v:1569.21-1569.60" *) _0200_[2:0];
  assign _0121_ = count_instr + (* src = "../../picorv32.v:1573.22-1573.37" *) 1'h1;
  assign _0122_ = _0109_ + (* src = "../../picorv32.v:1578.22-1578.48" *) decoded_imm_j;
  assign _0123_ = reg_pc + (* src = "../../picorv32.v:1815.16-1815.36" *) decoded_imm;
  assign _0124_ = reg_op1 + (* src = "../../picorv32.v:1878.18-1878.39" *) decoded_imm;
  assign _0125_ = next_pc[31:2] + (* src = "../../picorv32.v:382.60-382.97" *) 1'h0;
  assign _0126_ = reg_out & (* src = "../../picorv32.v:1208.53-1208.65" *) 32'hfffffffe;
  assign _0127_ = reg_op1 & (* src = "../../picorv32.v:1276.15-1276.32" *) reg_op2;
  assign _0128_ = _0603_ & (* src = "../../picorv32.v:1509.36-1509.78" *) 32'hfffffffe;
  assign _0129_ = mem_la_wstrb & (* src = "../../picorv32.v:576.18-576.50" *) { mem_la_write, mem_la_write, mem_la_write, mem_la_write };
  assign _0186_ = _0000_[0] == 1'h0;
  assign _0187_ = _0000_[1] == 1'h0;
  assign _0188_ = _0000_[2] == 1'h0;
  assign _0189_ = _0000_[3] == 1'h0;
  assign _0190_ = _0000_[4] == 1'h0;
  assign _0191_ = _0000_[0] == 1'h1;
  assign _0192_ = _0000_[1] == 1'h1;
  assign _0193_ = _0000_[2] == 1'h1;
  assign _0194_ = _0000_[3] == 1'h1;
  assign _0195_ = _0000_[4] == 1'h1;
  assign _0138_ = _0186_ & _0187_;
  assign _0139_ = _0189_ & _0190_;
  assign _0140_ = _0188_ & _0139_;
  assign _0141_ = _0138_ & _0140_;
  assign _0142_ = _0191_ & _0187_;
  assign _0143_ = _0142_ & _0140_;
  assign _0144_ = _0186_ & _0192_;
  assign _0145_ = _0144_ & _0140_;
  assign _0146_ = _0191_ & _0192_;
  assign _0147_ = _0146_ & _0140_;
  assign _0148_ = _0193_ & _0139_;
  assign _0149_ = _0138_ & _0148_;
  assign _0150_ = _0142_ & _0148_;
  assign _0151_ = _0144_ & _0148_;
  assign _0152_ = _0146_ & _0148_;
  assign _0153_ = _0194_ & _0190_;
  assign _0154_ = _0188_ & _0153_;
  assign _0155_ = _0138_ & _0154_;
  assign _0156_ = _0142_ & _0154_;
  assign _0157_ = _0144_ & _0154_;
  assign _0158_ = _0146_ & _0154_;
  assign _0159_ = _0193_ & _0153_;
  assign _0160_ = _0138_ & _0159_;
  assign _0161_ = _0142_ & _0159_;
  assign _0162_ = _0144_ & _0159_;
  assign _0163_ = _0146_ & _0159_;
  assign _0164_ = _0189_ & _0195_;
  assign _0165_ = _0188_ & _0164_;
  assign _0166_ = _0138_ & _0165_;
  assign _0167_ = _0142_ & _0165_;
  assign _0168_ = _0144_ & _0165_;
  assign _0169_ = _0146_ & _0165_;
  assign _0170_ = _0193_ & _0164_;
  assign _0171_ = _0138_ & _0170_;
  assign _0172_ = _0142_ & _0170_;
  assign _0173_ = _0144_ & _0170_;
  assign _0174_ = _0146_ & _0170_;
  assign _0175_ = _0194_ & _0195_;
  assign _0176_ = _0188_ & _0175_;
  assign _0177_ = _0138_ & _0176_;
  assign _0178_ = _0142_ & _0176_;
  assign _0179_ = _0144_ & _0176_;
  assign _0180_ = _0146_ & _0176_;
  assign _0181_ = _0193_ & _0175_;
  assign _0182_ = _0138_ & _0181_;
  assign _0183_ = _0142_ & _0181_;
  assign _0184_ = _0144_ & _0181_;
  assign _0185_ = _0146_ & _0181_;
  assign _0130_ = | { _0445_, _0444_, _0443_, _0441_, _0440_, _0219_, _0218_ };
  assign _0131_ = | { _0445_, _0444_, _0443_, _0442_, _0441_, _0219_, _0218_ };
  assign _0132_ = | { _0445_, _0443_, _0442_, _0441_, _0440_, _0219_, _0218_ };
  assign _0133_ = | { _0443_, _0440_ };
  assign _0134_ = | { is_jalr_addi_slti_sltiu_xori_ori_andi, is_slli_srli_srai, is_lui_auipc_jal };
  assign _0135_ = | { _0294_, latched_branch };
  assign _0136_ = | { _0442_, _0440_ };
  assign _0137_ = | { _0567_, _0564_ };
  assign _0201_ = ! (* src = "../../picorv32.v:1038.51-1038.79" *) mem_rdata_q[14:12];
  assign _0202_ = mem_rdata_q[14:12] == (* src = "../../picorv32.v:1039.51-1039.79" *) 1'h1;
  assign _0203_ = mem_rdata_q[14:12] == (* src = "../../picorv32.v:1040.51-1040.79" *) 3'h4;
  assign _0204_ = mem_rdata_q[14:12] == (* src = "../../picorv32.v:1041.51-1041.79" *) 3'h5;
  assign _0205_ = mem_rdata_q[14:12] == (* src = "../../picorv32.v:1042.51-1042.79" *) 3'h6;
  assign _0206_ = mem_rdata_q[14:12] == (* src = "../../picorv32.v:1043.51-1043.79" *) 3'h7;
  assign _0207_ = mem_rdata_q[14:12] == (* src = "../../picorv32.v:1047.42-1047.70" *) 2'h2;
  assign _0208_ = mem_rdata_q[14:12] == (* src = "../../picorv32.v:1057.37-1057.65" *) 2'h3;
  assign _0209_ = ! (* src = "../../picorv32.v:1062.69-1062.101" *) mem_rdata_q[31:25];
  assign _0210_ = mem_rdata_q[31:25] == (* src = "../../picorv32.v:1064.69-1064.101" *) 6'h20;
  assign _0211_ = mem_rdata_q[6:0] == (* src = "../../picorv32.v:1077.24-1077.54" *) 7'h73;
  assign _0212_ = mem_rdata_q[31:12] == (* src = "../../picorv32.v:1077.58-1077.102" *) 20'hc0002;
  assign _0213_ = mem_rdata_q[31:12] == (* src = "../../picorv32.v:1078.58-1078.102" *) 20'hc0102;
  assign _0214_ = mem_rdata_q[31:12] == (* src = "../../picorv32.v:1079.58-1079.102" *) 20'hc8002;
  assign _0215_ = mem_rdata_q[31:12] == (* src = "../../picorv32.v:1080.58-1080.102" *) 20'hc8102;
  assign _0216_ = mem_rdata_q[31:12] == (* src = "../../picorv32.v:1081.58-1081.102" *) 20'hc0202;
  assign _0217_ = mem_rdata_q[31:12] == (* src = "../../picorv32.v:1082.58-1082.102" *) 20'hc8202;
  assign alu_eq = reg_op1 == (* src = "../../picorv32.v:1236.13-1236.31" *) reg_op2;
  assign _0218_ = cpu_state == (* src = "../../picorv32.v:1312.7-1312.35" *) 7'h40;
  assign _0219_ = cpu_state == (* src = "../../picorv32.v:1362.18-1362.47" *) 5'h10;
  assign _0220_ = ! (* src = "../../picorv32.v:1840.9-1840.20" *) reg_sh;
  assign _0221_ = mem_rdata_latched[6:0] == (* src = "../../picorv32.v:865.21-865.57" *) 6'h37;
  assign _0222_ = mem_rdata_latched[6:0] == (* src = "../../picorv32.v:866.21-866.57" *) 5'h17;
  assign _0223_ = mem_rdata_latched[6:0] == (* src = "../../picorv32.v:867.21-867.57" *) 7'h6f;
  assign _0224_ = mem_rdata_latched[6:0] == (* src = "../../picorv32.v:868.21-868.57" *) 7'h67;
  assign _0225_ = ! (* src = "../../picorv32.v:868.61-868.95" *) mem_rdata_latched[14:12];
  assign _0226_ = mem_rdata_latched[6:0] == (* src = "../../picorv32.v:872.36-872.72" *) 7'h63;
  assign _0227_ = mem_rdata_latched[6:0] == (* src = "../../picorv32.v:873.36-873.72" *) 2'h3;
  assign _0228_ = mem_rdata_latched[6:0] == (* src = "../../picorv32.v:874.36-874.72" *) 6'h23;
  assign _0229_ = mem_rdata_latched[6:0] == (* src = "../../picorv32.v:875.36-875.72" *) 5'h13;
  assign _0230_ = mem_rdata_latched[6:0] == (* src = "../../picorv32.v:876.36-876.72" *) 6'h33;
  assign _0231_ = reg_sh >= (* src = "../../picorv32.v:1844.37-1844.48" *) 3'h4;
  assign _0232_ = decoder_trigger && (* src = "../../picorv32.v:1035.7-1035.49" *) _0310_;
  assign _0233_ = is_beq_bne_blt_bge_bltu_bgeu && (* src = "../../picorv32.v:1038.19-1038.79" *) _0201_;
  assign _0234_ = is_beq_bne_blt_bge_bltu_bgeu && (* src = "../../picorv32.v:1039.19-1039.79" *) _0202_;
  assign _0235_ = is_beq_bne_blt_bge_bltu_bgeu && (* src = "../../picorv32.v:1040.19-1040.79" *) _0203_;
  assign _0236_ = is_beq_bne_blt_bge_bltu_bgeu && (* src = "../../picorv32.v:1041.19-1041.79" *) _0204_;
  assign _0237_ = is_beq_bne_blt_bge_bltu_bgeu && (* src = "../../picorv32.v:1042.19-1042.79" *) _0205_;
  assign _0238_ = is_beq_bne_blt_bge_bltu_bgeu && (* src = "../../picorv32.v:1043.19-1043.79" *) _0206_;
  assign _0239_ = is_lb_lh_lw_lbu_lhu && (* src = "../../picorv32.v:1045.19-1045.70" *) _0201_;
  assign _0240_ = is_lb_lh_lw_lbu_lhu && (* src = "../../picorv32.v:1046.19-1046.70" *) _0202_;
  assign _0241_ = is_lb_lh_lw_lbu_lhu && (* src = "../../picorv32.v:1047.19-1047.70" *) _0207_;
  assign _0242_ = is_lb_lh_lw_lbu_lhu && (* src = "../../picorv32.v:1048.19-1048.70" *) _0203_;
  assign _0243_ = is_lb_lh_lw_lbu_lhu && (* src = "../../picorv32.v:1049.19-1049.70" *) _0204_;
  assign _0244_ = is_sb_sh_sw && (* src = "../../picorv32.v:1051.19-1051.62" *) _0201_;
  assign _0245_ = is_sb_sh_sw && (* src = "../../picorv32.v:1052.19-1052.62" *) _0202_;
  assign _0246_ = is_sb_sh_sw && (* src = "../../picorv32.v:1053.19-1053.62" *) _0207_;
  assign _0247_ = is_alu_reg_imm && (* src = "../../picorv32.v:1055.19-1055.65" *) _0201_;
  assign _0248_ = is_alu_reg_imm && (* src = "../../picorv32.v:1056.19-1056.65" *) _0207_;
  assign _0249_ = is_alu_reg_imm && (* src = "../../picorv32.v:1057.19-1057.65" *) _0208_;
  assign _0250_ = is_alu_reg_imm && (* src = "../../picorv32.v:1058.19-1058.65" *) _0203_;
  assign _0251_ = is_alu_reg_imm && (* src = "../../picorv32.v:1059.19-1059.65" *) _0205_;
  assign _0252_ = is_alu_reg_imm && (* src = "../../picorv32.v:1060.19-1060.65" *) _0206_;
  assign _0253_ = is_alu_reg_imm && (* src = "../../picorv32.v:1062.19-1062.65" *) _0202_;
  assign _0254_ = _0253_ && (* src = "../../picorv32.v:1062.19-1062.101" *) _0209_;
  assign _0255_ = is_alu_reg_imm && (* src = "../../picorv32.v:1063.19-1063.65" *) _0204_;
  assign _0256_ = _0255_ && (* src = "../../picorv32.v:1063.19-1063.101" *) _0209_;
  assign _0257_ = _0255_ && (* src = "../../picorv32.v:1064.19-1064.101" *) _0210_;
  assign _0258_ = is_alu_reg_reg && (* src = "../../picorv32.v:1066.19-1066.65" *) _0201_;
  assign _0259_ = _0258_ && (* src = "../../picorv32.v:1066.19-1066.101" *) _0209_;
  assign _0260_ = _0258_ && (* src = "../../picorv32.v:1067.19-1067.101" *) _0210_;
  assign _0261_ = is_alu_reg_reg && (* src = "../../picorv32.v:1068.19-1068.65" *) _0202_;
  assign _0262_ = _0261_ && (* src = "../../picorv32.v:1068.19-1068.101" *) _0209_;
  assign _0263_ = is_alu_reg_reg && (* src = "../../picorv32.v:1069.19-1069.65" *) _0207_;
  assign _0264_ = _0263_ && (* src = "../../picorv32.v:1069.19-1069.101" *) _0209_;
  assign _0265_ = is_alu_reg_reg && (* src = "../../picorv32.v:1070.19-1070.65" *) _0208_;
  assign _0266_ = _0265_ && (* src = "../../picorv32.v:1070.19-1070.101" *) _0209_;
  assign _0267_ = is_alu_reg_reg && (* src = "../../picorv32.v:1071.19-1071.65" *) _0203_;
  assign _0268_ = _0267_ && (* src = "../../picorv32.v:1071.19-1071.101" *) _0209_;
  assign _0269_ = is_alu_reg_reg && (* src = "../../picorv32.v:1072.19-1072.65" *) _0204_;
  assign _0270_ = _0269_ && (* src = "../../picorv32.v:1072.19-1072.101" *) _0209_;
  assign _0271_ = _0269_ && (* src = "../../picorv32.v:1073.19-1073.101" *) _0210_;
  assign _0272_ = is_alu_reg_reg && (* src = "../../picorv32.v:1074.19-1074.65" *) _0205_;
  assign _0273_ = _0272_ && (* src = "../../picorv32.v:1074.19-1074.101" *) _0209_;
  assign _0274_ = is_alu_reg_reg && (* src = "../../picorv32.v:1075.19-1075.65" *) _0206_;
  assign _0275_ = _0274_ && (* src = "../../picorv32.v:1075.19-1075.101" *) _0209_;
  assign _0276_ = _0211_ && (* src = "../../picorv32.v:1077.24-1077.102" *) _0212_;
  assign _0278_ = _0211_ && (* src = "../../picorv32.v:1078.24-1078.102" *) _0213_;
  assign _0279_ = _0211_ && (* src = "../../picorv32.v:1079.24-1079.102" *) _0214_;
  assign _0281_ = _0211_ && (* src = "../../picorv32.v:1080.24-1080.102" *) _0215_;
  assign _0282_ = _0211_ && (* src = "../../picorv32.v:1081.24-1081.102" *) _0216_;
  assign _0283_ = _0211_ && (* src = "../../picorv32.v:1082.24-1082.102" *) _0217_;
  assign _0284_ = _0211_ && (* src = "../../picorv32.v:1084.28-1084.81" *) _0311_;
  assign _0285_ = _0284_ && (* src = "../../picorv32.v:1084.28-1084.103" *) _0312_;
  assign _0286_ = is_alu_reg_imm && (* src = "../../picorv32.v:1092.25-1096.5" *) _0594_;
  assign _0287_ = _0202_ && (* src = "../../picorv32.v:1093.5-1093.69" *) _0209_;
  assign _0288_ = _0204_ && (* src = "../../picorv32.v:1094.5-1094.69" *) _0209_;
  assign _0289_ = _0204_ && (* src = "../../picorv32.v:1095.5-1095.69" *) _0210_;
  assign _0290_ = is_alu_reg_imm && (* src = "../../picorv32.v:1098.59-1105.5" *) _0595_;
  assign _0291_ = latched_store && (* src = "../../picorv32.v:1208.19-1208.50" *) latched_branch;
  assign _0294_ = latched_store && (* src = "../../picorv32.v:1319.5-1319.37" *) _0316_;
  assign _0295_ = resetn && (* src = "../../picorv32.v:1341.7-1341.30" *) cpuregs_write;
  assign _0296_ = _0295_ && (* src = "../../picorv32.v:1341.7-1341.44" *) latched_rd;
  assign _0297_ = mem_do_rinst && (* src = "../../picorv32.v:1455.22-1455.46" *) mem_done;
  assign _0299_ = _0317_ && (* src = "../../picorv32.v:1582.26-1582.54" *) _0318_;
  assign _0300_ = _0319_ && (* src = "../../picorv32.v:1881.10-1881.38" *) mem_done;
  assign _0301_ = decoder_trigger_q && (* src = "../../picorv32.v:1947.7-1947.71" *) _0320_;
  assign _0302_ = _0301_ && (* src = "../../picorv32.v:1947.7-1947.93" *) instr_ecall_ebreak;
  assign mem_xfer = mem_valid && (* src = "../../picorv32.v:373.21-373.43" *) mem_ready;
  assign _0303_ = mem_xfer && (* src = "../../picorv32.v:376.30-376.52" *) _0596_;
  assign _0304_ = _0303_ && (* src = "../../picorv32.v:376.30-376.102" *) _0334_;
  assign _0305_ = _0592_ && (* src = "../../picorv32.v:376.108-376.134" *) mem_do_rinst;
  assign mem_done = resetn && (* src = "../../picorv32.v:376.18-376.136" *) _0335_;
  assign _0306_ = resetn && (* src = "../../picorv32.v:379.24-379.44" *) _0307_;
  assign mem_la_write = _0306_ && (* src = "../../picorv32.v:379.24-379.60" *) mem_do_wdata;
  assign _0308_ = _0307_ && (* src = "../../picorv32.v:380.35-380.134" *) _0337_;
  assign mem_la_read = resetn && (* src = "../../picorv32.v:380.23-381.145" *) _0308_;
  assign _0309_ = _0224_ && (* src = "../../picorv32.v:868.21-868.95" *) _0225_;
  assign _0310_ = ! (* src = "../../picorv32.v:1035.26-1035.49" *) decoder_pseudo_trigger;
  assign _0311_ = ! (* src = "../../picorv32.v:1084.62-1084.81" *) mem_rdata_q[31:21];
  assign _0312_ = ! (* src = "../../picorv32.v:1084.85-1084.103" *) mem_rdata_q[19:7];
  assign _0313_ = ! (* src = "../../picorv32.v:1251.17-1251.24" *) alu_eq;
  assign _0314_ = ! (* src = "../../picorv32.v:1253.17-1253.25" *) alu_lts;
  assign _0315_ = ! (* src = "../../picorv32.v:1255.17-1255.25" *) alu_ltu;
  assign _0316_ = ! (* src = "../../picorv32.v:1319.22-1319.37" *) latched_branch;
  assign _0298_ = ! (* src = "../../picorv32.v:1501.21-1501.37" *) decoder_trigger;
  assign _0317_ = ! (* src = "../../picorv32.v:1582.26-1582.37" *) instr_jalr;
  assign _0318_ = ! (* src = "../../picorv32.v:1582.41-1582.54" *) instr_retirq;
  assign _0319_ = ! (* src = "../../picorv32.v:1866.9-1866.25" *) mem_do_prefetch;
  assign _0320_ = ! (* src = "../../picorv32.v:1947.46-1947.71" *) decoder_pseudo_trigger_q;
  assign _0321_ = ! (* src = "../../picorv32.v:1951.7-1951.14" *) resetn;
  assign _0307_ = ! (* src = "../../picorv32.v:379.34-379.44" *) mem_state;
  assign _0277_ = _0276_ || (* src = "../../picorv32.v:1077.23-1078.103" *) _0278_;
  assign _0280_ = _0279_ || (* src = "../../picorv32.v:1079.23-1080.103" *) _0281_;
  assign _0322_ = instr_jalr || (* src = "../../picorv32.v:1098.45-1105.5" *) _0290_;
  assign _0323_ = instr_sra || (* src = "../../picorv32.v:1240.23-1240.46" *) instr_srai;
  assign _0324_ = instr_xori || (* src = "../../picorv32.v:1271.4-1271.27" *) instr_xor;
  assign _0325_ = instr_ori || (* src = "../../picorv32.v:1273.4-1273.25" *) instr_or;
  assign _0326_ = instr_andi || (* src = "../../picorv32.v:1275.4-1275.27" *) instr_and;
  assign _0292_ = instr_sll || (* src = "../../picorv32.v:1277.23-1277.46" *) instr_slli;
  assign _0327_ = instr_srl || (* src = "../../picorv32.v:1279.23-1279.46" *) instr_srli;
  assign _0328_ = _0327_ || (* src = "../../picorv32.v:1279.23-1279.59" *) instr_sra;
  assign _0293_ = _0328_ || (* src = "../../picorv32.v:1279.23-1279.73" *) instr_srai;
  assign _0329_ = _0319_ || (* src = "../../picorv32.v:1866.9-1866.37" *) mem_done;
  assign _0330_ = instr_lb || (* src = "../../picorv32.v:1895.8-1895.29" *) instr_lbu;
  assign _0331_ = instr_lh || (* src = "../../picorv32.v:1896.8-1896.29" *) instr_lhu;
  assign _0332_ = _0321_ || (* src = "../../picorv32.v:1951.7-1951.26" *) mem_done;
  assign _0333_ = mem_do_rinst || (* src = "../../picorv32.v:376.57-376.85" *) mem_do_rdata;
  assign _0334_ = _0333_ || (* src = "../../picorv32.v:376.57-376.101" *) mem_do_wdata;
  assign _0335_ = _0304_ || (* src = "../../picorv32.v:376.29-376.135" *) _0305_;
  assign _0336_ = mem_do_rinst || (* src = "../../picorv32.v:380.86-380.117" *) mem_do_prefetch;
  assign _0337_ = _0336_ || (* src = "../../picorv32.v:380.86-380.133" *) mem_do_rdata;
  assign _0338_ = _0321_ || (* src = "../../picorv32.v:566.7-566.22" *) trap;
  assign _0339_ = _0321_ || (* src = "../../picorv32.v:569.8-569.28" *) mem_ready;
  assign _0340_ = mem_la_read || (* src = "../../picorv32.v:574.8-574.35" *) mem_la_write;
  assign alu_lts = $signed(reg_op1) < (* src = "../../picorv32.v:1237.14-1237.49" *) $signed(reg_op2);
  assign alu_ltu = reg_op1 < (* src = "../../picorv32.v:1238.14-1238.31" *) reg_op2;
  assign _0435_ = decoded_rs[4] ? _0342_ : _0341_;
  assign _0341_ = decoded_rs[3] ? _0344_ : _0343_;
  assign _0342_ = decoded_rs[3] ? _0346_ : _0345_;
  assign _0343_ = decoded_rs[2] ? _0348_ : _0347_;
  assign _0344_ = decoded_rs[2] ? _0350_ : _0349_;
  assign _0345_ = decoded_rs[2] ? _0352_ : _0351_;
  assign _0346_ = decoded_rs[2] ? _0354_ : _0353_;
  assign _0347_ = decoded_rs[1] ? _0356_ : _0355_;
  assign _0348_ = decoded_rs[1] ? _0358_ : _0357_;
  assign _0349_ = decoded_rs[1] ? _0360_ : _0359_;
  assign _0350_ = decoded_rs[1] ? _0362_ : _0361_;
  assign _0351_ = decoded_rs[1] ? _0364_ : _0363_;
  assign _0352_ = decoded_rs[1] ? _0366_ : _0365_;
  assign _0353_ = decoded_rs[1] ? _0368_ : _0367_;
  assign _0354_ = decoded_rs[1] ? _0370_ : _0369_;
  assign _0355_ = decoded_rs[0] ? \cpuregs[1]  : \cpuregs[0] ;
  assign _0365_ = decoded_rs[0] ? \cpuregs[21]  : \cpuregs[20] ;
  assign _0366_ = decoded_rs[0] ? \cpuregs[23]  : \cpuregs[22] ;
  assign _0367_ = decoded_rs[0] ? \cpuregs[25]  : \cpuregs[24] ;
  assign _0368_ = decoded_rs[0] ? \cpuregs[27]  : \cpuregs[26] ;
  assign _0369_ = decoded_rs[0] ? \cpuregs[29]  : \cpuregs[28] ;
  assign _0370_ = decoded_rs[0] ? \cpuregs[31]  : \cpuregs[30] ;
  assign _0356_ = decoded_rs[0] ? \cpuregs[3]  : \cpuregs[2] ;
  assign _0357_ = decoded_rs[0] ? \cpuregs[5]  : \cpuregs[4] ;
  assign _0358_ = decoded_rs[0] ? \cpuregs[7]  : \cpuregs[6] ;
  assign _0359_ = decoded_rs[0] ? \cpuregs[9]  : \cpuregs[8] ;
  assign _0360_ = decoded_rs[0] ? \cpuregs[11]  : \cpuregs[10] ;
  assign _0361_ = decoded_rs[0] ? \cpuregs[13]  : \cpuregs[12] ;
  assign _0362_ = decoded_rs[0] ? \cpuregs[15]  : \cpuregs[14] ;
  assign _0363_ = decoded_rs[0] ? \cpuregs[17]  : \cpuregs[16] ;
  assign _0364_ = decoded_rs[0] ? \cpuregs[19]  : \cpuregs[18] ;
  assign _0371_ = _0141_ & _0002_[31];
  assign _0372_ = _0157_ & _0002_[31];
  assign _0373_ = _0158_ & _0002_[31];
  assign _0374_ = _0160_ & _0002_[31];
  assign _0375_ = _0161_ & _0002_[31];
  assign _0376_ = _0162_ & _0002_[31];
  assign _0377_ = _0163_ & _0002_[31];
  assign _0378_ = _0166_ & _0002_[31];
  assign _0379_ = _0167_ & _0002_[31];
  assign _0380_ = _0168_ & _0002_[31];
  assign _0381_ = _0169_ & _0002_[31];
  assign _0382_ = _0143_ & _0002_[31];
  assign _0383_ = _0171_ & _0002_[31];
  assign _0384_ = _0172_ & _0002_[31];
  assign _0385_ = _0173_ & _0002_[31];
  assign _0386_ = _0174_ & _0002_[31];
  assign _0387_ = _0177_ & _0002_[31];
  assign _0388_ = _0178_ & _0002_[31];
  assign _0389_ = _0179_ & _0002_[31];
  assign _0390_ = _0180_ & _0002_[31];
  assign _0391_ = _0182_ & _0002_[31];
  assign _0392_ = _0183_ & _0002_[31];
  assign _0393_ = _0145_ & _0002_[31];
  assign _0394_ = _0184_ & _0002_[31];
  assign _0395_ = _0185_ & _0002_[31];
  assign _0396_ = _0147_ & _0002_[31];
  assign _0397_ = _0149_ & _0002_[31];
  assign _0398_ = _0150_ & _0002_[31];
  assign _0399_ = _0151_ & _0002_[31];
  assign _0400_ = _0152_ & _0002_[31];
  assign _0401_ = _0155_ & _0002_[31];
  assign _0402_ = _0156_ & _0002_[31];
  assign _0403_ = _0371_ ? _0001_ : \cpuregs[0] ;
  assign _0404_ = _0372_ ? _0001_ : \cpuregs[10] ;
  assign _0405_ = _0373_ ? _0001_ : \cpuregs[11] ;
  assign _0406_ = _0374_ ? _0001_ : \cpuregs[12] ;
  assign _0407_ = _0375_ ? _0001_ : \cpuregs[13] ;
  assign _0408_ = _0376_ ? _0001_ : \cpuregs[14] ;
  assign _0409_ = _0377_ ? _0001_ : \cpuregs[15] ;
  assign _0410_ = _0378_ ? _0001_ : \cpuregs[16] ;
  assign _0411_ = _0379_ ? _0001_ : \cpuregs[17] ;
  assign _0412_ = _0380_ ? _0001_ : \cpuregs[18] ;
  assign _0413_ = _0381_ ? _0001_ : \cpuregs[19] ;
  assign _0414_ = _0382_ ? _0001_ : \cpuregs[1] ;
  assign _0415_ = _0383_ ? _0001_ : \cpuregs[20] ;
  assign _0416_ = _0384_ ? _0001_ : \cpuregs[21] ;
  assign _0417_ = _0385_ ? _0001_ : \cpuregs[22] ;
  assign _0418_ = _0386_ ? _0001_ : \cpuregs[23] ;
  assign _0419_ = _0387_ ? _0001_ : \cpuregs[24] ;
  assign _0420_ = _0388_ ? _0001_ : \cpuregs[25] ;
  assign _0421_ = _0389_ ? _0001_ : \cpuregs[26] ;
  assign _0422_ = _0390_ ? _0001_ : \cpuregs[27] ;
  assign _0423_ = _0391_ ? _0001_ : \cpuregs[28] ;
  assign _0424_ = _0392_ ? _0001_ : \cpuregs[29] ;
  assign _0425_ = _0393_ ? _0001_ : \cpuregs[2] ;
  assign _0426_ = _0394_ ? _0001_ : \cpuregs[30] ;
  assign _0427_ = _0395_ ? _0001_ : \cpuregs[31] ;
  assign _0428_ = _0396_ ? _0001_ : \cpuregs[3] ;
  assign _0429_ = _0397_ ? _0001_ : \cpuregs[4] ;
  assign _0430_ = _0398_ ? _0001_ : \cpuregs[5] ;
  assign _0431_ = _0399_ ? _0001_ : \cpuregs[6] ;
  assign _0432_ = _0400_ ? _0001_ : \cpuregs[7] ;
  assign _0433_ = _0401_ ? _0001_ : \cpuregs[8] ;
  assign _0434_ = _0402_ ? _0001_ : \cpuregs[9] ;
  always @(posedge clk)
    \cpuregs[0]  <= _0403_;
  always @(posedge clk)
    \cpuregs[10]  <= _0404_;
  always @(posedge clk)
    \cpuregs[11]  <= _0405_;
  always @(posedge clk)
    \cpuregs[12]  <= _0406_;
  always @(posedge clk)
    \cpuregs[13]  <= _0407_;
  always @(posedge clk)
    \cpuregs[14]  <= _0408_;
  always @(posedge clk)
    \cpuregs[15]  <= _0409_;
  always @(posedge clk)
    \cpuregs[16]  <= _0410_;
  always @(posedge clk)
    \cpuregs[17]  <= _0411_;
  always @(posedge clk)
    \cpuregs[18]  <= _0412_;
  always @(posedge clk)
    \cpuregs[19]  <= _0413_;
  always @(posedge clk)
    \cpuregs[1]  <= _0414_;
  always @(posedge clk)
    \cpuregs[20]  <= _0415_;
  always @(posedge clk)
    \cpuregs[21]  <= _0416_;
  always @(posedge clk)
    \cpuregs[22]  <= _0417_;
  always @(posedge clk)
    \cpuregs[23]  <= _0418_;
  always @(posedge clk)
    \cpuregs[24]  <= _0419_;
  always @(posedge clk)
    \cpuregs[25]  <= _0420_;
  always @(posedge clk)
    \cpuregs[26]  <= _0421_;
  always @(posedge clk)
    \cpuregs[27]  <= _0422_;
  always @(posedge clk)
    \cpuregs[28]  <= _0423_;
  always @(posedge clk)
    \cpuregs[29]  <= _0424_;
  always @(posedge clk)
    \cpuregs[2]  <= _0425_;
  always @(posedge clk)
    \cpuregs[30]  <= _0426_;
  always @(posedge clk)
    \cpuregs[31]  <= _0427_;
  always @(posedge clk)
    \cpuregs[3]  <= _0428_;
  always @(posedge clk)
    \cpuregs[4]  <= _0429_;
  always @(posedge clk)
    \cpuregs[5]  <= _0430_;
  always @(posedge clk)
    \cpuregs[6]  <= _0431_;
  always @(posedge clk)
    \cpuregs[7]  <= _0432_;
  always @(posedge clk)
    \cpuregs[8]  <= _0433_;
  always @(posedge clk)
    \cpuregs[9]  <= _0434_;
  assign _0436_ = reg_op1 | (* src = "../../picorv32.v:1274.15-1274.32" *) reg_op2;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    trap <= _0102_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    pcpi_valid <= _0092_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    eoi <= _0014_;
  reg \trace_data_reg[0] ;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    \trace_data_reg[0]  <= 1'hx;
  assign trace_data[0] = \trace_data_reg[0] ;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    count_cycle <= _0004_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    count_instr <= _0005_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    reg_pc <= { _0097_[31:2], 2'h0 };
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    reg_next_pc <= { _0093_[31:2], 2'h0 };
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    reg_op1 <= _0094_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    reg_op2 <= _0095_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    reg_out <= _0096_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    reg_sh <= _0098_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    mem_wordsize <= _0089_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    mem_do_prefetch <= _0080_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    mem_do_rinst <= _0082_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    mem_do_rdata <= _0081_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    mem_do_wdata <= _0083_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    decoder_trigger <= _0013_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    decoder_trigger_q <= decoder_trigger;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    decoder_pseudo_trigger <= _0012_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    decoder_pseudo_trigger_q <= decoder_pseudo_trigger;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    cpu_state <= _0006_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    latched_store <= _0078_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    latched_stalu <= _0077_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    latched_branch <= _0071_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    latched_compr <= _0072_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    latched_is_lu <= _0075_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    latched_is_lh <= _0074_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    latched_is_lb <= _0073_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    latched_rd <= _0076_;
  (* src = "../../picorv32.v:1405.2-1977.5" *)
  always @(posedge clk)
    alu_out_q <= alu_out;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    pcpi_insn <= _0091_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_lui <= _0033_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_auipc <= _0019_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_jal <= _0027_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_jalr <= _0028_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_beq <= _0020_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_bne <= _0025_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_blt <= _0023_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_bge <= _0021_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_bltu <= _0024_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_bgeu <= _0022_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_lb <= _0029_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_lh <= _0031_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_lw <= _0034_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_lbu <= _0030_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_lhu <= _0032_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_sb <= _0042_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_sh <= _0043_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_sw <= _0055_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_addi <= _0016_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_slti <= _0047_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_sltiu <= _0048_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_xori <= _0057_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_ori <= _0036_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_andi <= _0018_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_slli <= _0045_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_srli <= _0053_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_srai <= _0051_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_add <= _0015_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_sub <= _0054_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_sll <= _0044_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_slt <= _0046_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_sltu <= _0049_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_xor <= _0056_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_srl <= _0052_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_sra <= _0050_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_or <= _0035_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_and <= _0017_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_rdcycle <= _0037_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_rdcycleh <= _0038_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_rdinstr <= _0039_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_rdinstrh <= _0040_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_ecall_ebreak <= _0026_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    instr_retirq <= _0041_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    decoded_rd <= _0009_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    decoded_rs1 <= _0010_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    decoded_rs2 <= _0011_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    decoded_imm <= _0007_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    decoded_imm_j <= _0008_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    compressed_instr <= _0003_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    is_lui_auipc_jal <= _0065_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    is_lb_lh_lw_lbu_lhu <= _0063_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    is_slli_srli_srai <= _0068_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    is_jalr_addi_slti_sltiu_xori_ori_andi <= _0062_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    is_sb_sh_sw <= _0067_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    is_lui_auipc_jal_jalr_addi_add_sub <= _0066_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    is_slti_blt_slt <= _0069_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    is_sltiu_bltu_sltu <= _0070_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    is_beq_bne_blt_bge_bltu_bgeu <= _0060_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    is_lbu_lhu_lw <= _0064_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    is_alu_reg_imm <= _0058_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    is_alu_reg_reg <= _0059_;
  (* src = "../../picorv32.v:856.2-1162.5" *)
  always @(posedge clk)
    is_compare <= _0061_;
  (* src = "../../picorv32.v:565.2-641.5" *)
  always @(posedge clk)
    mem_valid <= _0087_;
  (* src = "../../picorv32.v:565.2-641.5" *)
  always @(posedge clk)
    mem_instr <= _0084_;
  (* src = "../../picorv32.v:565.2-641.5" *)
  always @(posedge clk)
    mem_addr <= _0079_;
  (* src = "../../picorv32.v:565.2-641.5" *)
  always @(posedge clk)
    mem_wdata <= _0088_;
  (* src = "../../picorv32.v:565.2-641.5" *)
  always @(posedge clk)
    mem_wstrb <= _0090_;
  (* src = "../../picorv32.v:565.2-641.5" *)
  always @(posedge clk)
    mem_state <= _0086_;
  (* src = "../../picorv32.v:430.2-544.5" *)
  always @(posedge clk)
    mem_rdata_q <= _0085_;
  assign _0437_ = instr_jal ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1576.10-1576.19|../../picorv32.v:1576.6-1584.9" *) _0122_[31:2] : _0120_[31:2];
  assign _0438_ = decoder_trigger ? (* src = "../../picorv32.v:1566.9-1566.24|../../picorv32.v:1566.5-1585.8" *) _0437_ : _0109_[31:2];
  assign _0439_ = _0218_ ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *) _0438_ : reg_next_pc[31:2];
  assign _0093_[31:2] = resetn ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1466.7-1466.14|../../picorv32.v:1466.3-1922.10" *) _0439_ : 30'h00000000;
  assign _0111_ = _0329_ ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1891.9-1891.37|../../picorv32.v:1891.5-1920.8" *) _0114_ : 1'h0;
  assign _0440_ = cpu_state == (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *) 1'h1;
  assign _0441_ = cpu_state == (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *) 6'h20;
  assign _0113_ = _0329_ ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1866.9-1866.37|../../picorv32.v:1866.5-1886.8" *) _0115_ : 1'h0;
  assign _0442_ = cpu_state == (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *) 2'h2;
  assign _0443_ = cpu_state == (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *) 3'h4;
  assign _0444_ = cpu_state == (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *) 4'h8;
  assign _0445_ = cpu_state == (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *) 8'h80;
  assign _0112_ = is_beq_bne_blt_bge_bltu_bgeu ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1820.9-1820.37|../../picorv32.v:1820.5-1835.8" *) _0116_ : 1'h0;
  assign _0115_ = mem_do_wdata ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1867.10-1867.23|../../picorv32.v:1867.6-1880.9" *) 1'h0 : 1'h1;
  assign _0114_ = mem_do_rdata ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1892.10-1892.23|../../picorv32.v:1892.6-1908.9" *) 1'h0 : 1'h1;
  assign _0116_ = alu_out_0 ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1826.10-1826.53|../../picorv32.v:1826.6-1829.9" *) 1'h1 : 1'h0;
  assign _0446_ = latched_branch ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1507.5-1524.12" *) _0604_ : reg_next_pc;
  assign _0447_ = _0218_ ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *) _0446_ : 32'hxxxxxxxx;
  assign _0109_ = resetn ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1466.7-1466.14|../../picorv32.v:1466.3-1922.10" *) _0447_ : 32'hxxxxxxxx;
  function [0:0] _1083_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1083_ = b[0:0];
      2'b1?:
        _1083_ = b[1:1];
      default:
        _1083_ = a;
    endcase
  endfunction
  assign _0108_ = _1083_(1'hx, { _0113_, 1'h0 }, { _0442_, _0130_ });
  function [0:0] _1084_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1084_ = b[0:0];
      2'b1?:
        _1084_ = b[1:1];
      default:
        _1084_ = a;
    endcase
  endfunction
  assign _0106_ = _1084_(1'hx, { 1'h0, _0111_ }, { _0131_, _0440_ });
  function [0:0] _1085_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1085_ = b[0:0];
      2'b1?:
        _1085_ = b[1:1];
      default:
        _1085_ = a;
    endcase
  endfunction
  assign _0107_ = _1085_(1'hx, { _0112_, 1'h0 }, { _0444_, _0132_ });
  assign _0101_ = resetn ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1466.7-1466.14|../../picorv32.v:1466.3-1922.10" *) _0108_ : 1'h0;
  assign _0099_ = resetn ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1466.7-1466.14|../../picorv32.v:1466.3-1922.10" *) _0106_ : 1'h0;
  assign _0100_ = resetn ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1466.7-1466.14|../../picorv32.v:1466.3-1922.10" *) _0107_ : 1'h0;
  assign _0448_ = _0300_ ? (* src = "../../picorv32.v:1909.10-1909.38|../../picorv32.v:1909.6-1919.9" *) 1'h1 : 1'h0;
  assign _0449_ = _0329_ ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1891.9-1891.37|../../picorv32.v:1891.5-1920.8" *) _0448_ : 1'h0;
  assign _0450_ = _0136_ ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *) _0449_ : 1'h0;
  assign _0012_ = resetn ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1466.7-1466.14|../../picorv32.v:1466.3-1922.10" *) _0450_ : 1'h0;
  assign _0451_ = _0300_ ? (* src = "../../picorv32.v:1909.10-1909.38|../../picorv32.v:1909.6-1919.9" *) 1'h1 : _0297_;
  assign _0452_ = _0329_ ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1891.9-1891.37|../../picorv32.v:1891.5-1920.8" *) _0451_ : _0297_;
  function [0:0] _1095_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1095_ = b[0:0];
      2'b1?:
        _1095_ = b[1:1];
      default:
        _1095_ = a;
    endcase
  endfunction
  assign _0453_ = _1095_(_0297_, { _0455_, _0452_ }, { _0444_, _0136_ });
  assign _0454_ = alu_out_0 ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1826.10-1826.53|../../picorv32.v:1826.6-1829.9" *) 1'h0 : _0297_;
  assign _0455_ = is_beq_bne_blt_bge_bltu_bgeu ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1820.9-1820.37|../../picorv32.v:1820.5-1835.8" *) _0454_ : _0297_;
  assign _0013_ = resetn ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1466.7-1466.14|../../picorv32.v:1466.3-1922.10" *) _0453_ : _0297_;
  function [31:0] _1099_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1911.7-1915.14" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1099_ = b[31:0];
      3'b?1?:
        _1099_ = b[63:32];
      3'b1??:
        _1099_ = b[95:64];
      default:
        _1099_ = a;
    endcase
  endfunction
  assign _0456_ = _1099_(32'hxxxxxxxx, { mem_rdata_word, mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15:0], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7:0] }, { latched_is_lu, latched_is_lh, latched_is_lb });
  assign _0457_ = _0300_ ? (* src = "../../picorv32.v:1909.10-1909.38|../../picorv32.v:1909.6-1919.9" *) _0456_ : 32'hxxxxxxxx;
  assign _0458_ = _0329_ ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1891.9-1891.37|../../picorv32.v:1891.5-1920.8" *) _0457_ : 32'hxxxxxxxx;
  function [31:0] _1102_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1102_ = b[31:0];
      4'b??1?:
        _1102_ = b[63:32];
      4'b?1??:
        _1102_ = b[95:64];
      4'b1???:
        _1102_ = b[127:96];
      default:
        _1102_ = a;
    endcase
  endfunction
  assign _0459_ = _1102_(32'hxxxxxxxx, { _0461_, _0123_, _0460_, _0458_ }, { _0441_, _0444_, _0443_, _0440_ });
  assign _0460_ = _0220_ ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1840.9-1840.20|../../picorv32.v:1840.5-1860.8" *) reg_op1 : 32'hxxxxxxxx;
  assign _0461_ = is_rdcycle_rdcycleh_rdinstr_rdinstrh ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1593.5-1765.12" *) _0462_ : 32'hxxxxxxxx;
  function [31:0] _1105_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1637.7-1646.14" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1105_ = b[31:0];
      4'b??1?:
        _1105_ = b[63:32];
      4'b?1??:
        _1105_ = b[95:64];
      4'b1???:
        _1105_ = b[127:96];
      default:
        _1105_ = a;
    endcase
  endfunction
  assign _0462_ = _1105_(32'hxxxxxxxx, { count_cycle[31:0], count_cycle[63:32], count_instr[31:0], count_instr[63:32] }, { instr_rdcycle, instr_rdcycleh, instr_rdinstr, instr_rdinstrh });
  assign _0096_ = resetn ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1466.7-1466.14|../../picorv32.v:1466.3-1922.10" *) _0459_ : 32'hxxxxxxxx;
  assign _0463_ = _0231_ ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1844.18-1844.48|../../picorv32.v:1844.14-1860.8" *) _0198_[4:0] : _0601_[4:0];
  assign _0464_ = _0220_ ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1840.9-1840.20|../../picorv32.v:1840.5-1860.8" *) 5'hxx : _0463_;
  function [4:0] _1109_;
    input [4:0] a;
    input [9:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1109_ = b[4:0];
      2'b1?:
        _1109_ = b[9:5];
      default:
        _1109_ = a;
    endcase
  endfunction
  assign _0465_ = _1109_(5'hxx, { cpuregs_rs1[4:0], _0464_ }, { _0219_, _0443_ });
  assign _0098_ = resetn ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1466.7-1466.14|../../picorv32.v:1466.3-1922.10" *) _0465_ : 5'hxx;
  assign _0466_ = _0445_ ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *) 1'h1 : 1'h0;
  assign _0102_ = resetn ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1466.7-1466.14|../../picorv32.v:1466.3-1922.10" *) _0466_ : 1'h0;
  assign _0467_ = is_beq_bne_blt_bge_bltu_bgeu ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1820.9-1820.37|../../picorv32.v:1820.5-1835.8" *) 5'h00 : latched_rd;
  function [4:0] _1114_;
    input [4:0] a;
    input [9:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1114_ = b[4:0];
      2'b1?:
        _1114_ = b[9:5];
      default:
        _1114_ = a;
    endcase
  endfunction
  assign _0468_ = _1114_(latched_rd, { decoded_rd, _0467_ }, { _0218_, _0444_ });
  assign _0076_ = resetn ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1466.7-1466.14|../../picorv32.v:1466.3-1922.10" *) _0468_ : latched_rd;
  assign _0469_ = mem_do_rdata ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1892.10-1892.23|../../picorv32.v:1892.6-1908.9" *) latched_is_lb : instr_lb;
  assign _0470_ = _0329_ ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1891.9-1891.37|../../picorv32.v:1891.5-1920.8" *) _0469_ : latched_is_lb;
  function [0:0] _1118_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1118_ = b[0:0];
      2'b1?:
        _1118_ = b[1:1];
      default:
        _1118_ = a;
    endcase
  endfunction
  assign _0471_ = _1118_(latched_is_lb, { 1'h0, _0470_ }, { _0218_, _0440_ });
  assign _0073_ = resetn ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1466.7-1466.14|../../picorv32.v:1466.3-1922.10" *) _0471_ : 1'h0;
  assign _0472_ = mem_do_rdata ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1892.10-1892.23|../../picorv32.v:1892.6-1908.9" *) latched_is_lh : instr_lh;
  assign _0473_ = _0329_ ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1891.9-1891.37|../../picorv32.v:1891.5-1920.8" *) _0472_ : latched_is_lh;
  function [0:0] _1122_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1122_ = b[0:0];
      2'b1?:
        _1122_ = b[1:1];
      default:
        _1122_ = a;
    endcase
  endfunction
  assign _0474_ = _1122_(latched_is_lh, { 1'h0, _0473_ }, { _0218_, _0440_ });
  assign _0074_ = resetn ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1466.7-1466.14|../../picorv32.v:1466.3-1922.10" *) _0474_ : 1'h0;
  assign _0475_ = mem_do_rdata ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1892.10-1892.23|../../picorv32.v:1892.6-1908.9" *) latched_is_lu : is_lbu_lhu_lw;
  assign _0476_ = _0329_ ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1891.9-1891.37|../../picorv32.v:1891.5-1920.8" *) _0475_ : latched_is_lu;
  function [0:0] _1126_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1126_ = b[0:0];
      2'b1?:
        _1126_ = b[1:1];
      default:
        _1126_ = a;
    endcase
  endfunction
  assign _0477_ = _1126_(latched_is_lu, { 1'h0, _0476_ }, { _0218_, _0440_ });
  assign _0075_ = resetn ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1466.7-1466.14|../../picorv32.v:1466.3-1922.10" *) _0477_ : 1'h0;
  assign _0478_ = _0218_ ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *) compressed_instr : latched_compr;
  assign _0072_ = resetn ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1466.7-1466.14|../../picorv32.v:1466.3-1922.10" *) _0478_ : latched_compr;
  assign _0479_ = is_beq_bne_blt_bge_bltu_bgeu ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1820.9-1820.37|../../picorv32.v:1820.5-1835.8" *) alu_out_0 : instr_jalr;
  function [0:0] _1131_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1131_ = b[0:0];
      2'b1?:
        _1131_ = b[1:1];
      default:
        _1131_ = a;
    endcase
  endfunction
  assign _0480_ = _1131_(latched_branch, { _0482_, _0479_ }, { _0218_, _0444_ });
  assign _0481_ = instr_jal ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1576.10-1576.19|../../picorv32.v:1576.6-1584.9" *) 1'h1 : 1'h0;
  assign _0482_ = decoder_trigger ? (* src = "../../picorv32.v:1566.9-1566.24|../../picorv32.v:1566.5-1585.8" *) _0481_ : 1'h0;
  assign _0071_ = resetn ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1466.7-1466.14|../../picorv32.v:1466.3-1922.10" *) _0480_ : 1'h0;
  assign _0483_ = is_beq_bne_blt_bge_bltu_bgeu ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1820.9-1820.37|../../picorv32.v:1820.5-1835.8" *) latched_stalu : 1'h1;
  function [0:0] _1136_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1136_ = b[0:0];
      2'b1?:
        _1136_ = b[1:1];
      default:
        _1136_ = a;
    endcase
  endfunction
  assign _0484_ = _1136_(latched_stalu, { 1'h0, _0483_ }, { _0218_, _0444_ });
  assign _0077_ = resetn ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1466.7-1466.14|../../picorv32.v:1466.3-1922.10" *) _0484_ : 1'h0;
  function [0:0] _1138_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1138_ = b[0:0];
      4'b??1?:
        _1138_ = b[1:1];
      4'b?1??:
        _1138_ = b[2:2];
      4'b1???:
        _1138_ = b[3:3];
      default:
        _1138_ = a;
    endcase
  endfunction
  assign _0485_ = _1138_(latched_store, { 1'h0, _0487_, _0486_, 1'h1 }, { _0218_, _0441_, _0444_, _0133_ });
  assign _0486_ = is_beq_bne_blt_bge_bltu_bgeu ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1820.9-1820.37|../../picorv32.v:1820.5-1835.8" *) alu_out_0 : 1'h1;
  assign _0487_ = is_rdcycle_rdcycleh_rdinstr_rdinstrh ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1593.5-1765.12" *) 1'h1 : latched_store;
  assign _0078_ = resetn ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1466.7-1466.14|../../picorv32.v:1466.3-1922.10" *) _0485_ : 1'h0;
  assign _0488_ = _0300_ ? (* src = "../../picorv32.v:1909.10-1909.38|../../picorv32.v:1909.6-1919.9" *) 8'h40 : cpu_state;
  assign _0489_ = _0329_ ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1891.9-1891.37|../../picorv32.v:1891.5-1920.8" *) _0488_ : cpu_state;
  function [7:0] _1144_;
    input [7:0] a;
    input [47:0] b;
    input [5:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *)
    (* parallel_case *)
    casez (s)
      6'b?????1:
        _1144_ = b[7:0];
      6'b????1?:
        _1144_ = b[15:8];
      6'b???1??:
        _1144_ = b[23:16];
      6'b??1???:
        _1144_ = b[31:24];
      6'b?1????:
        _1144_ = b[39:32];
      6'b1?????:
        _1144_ = b[47:40];
      default:
        _1144_ = a;
    endcase
  endfunction
  assign _0490_ = _1144_(cpu_state, { _0496_, 1'h0, _0197_[6:0], 4'h0, _0196_[3:0], _0493_, _0491_, _0489_ }, { _0218_, _0441_, _0219_, _0444_, _0443_, _0136_ });
  assign _0491_ = _0220_ ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1840.9-1840.20|../../picorv32.v:1840.5-1860.8" *) 8'h40 : cpu_state;
  assign _0492_ = mem_done ? (* src = "../../picorv32.v:1824.10-1824.18|../../picorv32.v:1824.6-1825.36" *) 8'h40 : cpu_state;
  assign _0493_ = is_beq_bne_blt_bge_bltu_bgeu ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1820.9-1820.37|../../picorv32.v:1820.5-1835.8" *) _0492_ : 8'h40;
  assign _0196_[3:0] = is_sb_sh_sw ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1776.5-1811.12" *) 4'h2 : 4'h8;
  function [6:0] _1149_;
    input [6:0] a;
    input [20:0] b;
    input [2:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1593.5-1765.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1149_ = b[6:0];
      3'b?1?:
        _1149_ = b[13:7];
      3'b1??:
        _1149_ = b[20:14];
      default:
        _1149_ = a;
    endcase
  endfunction
  assign _0197_[6:0] = _1149_(7'h10, 21'h100088, { is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_lb_lh_lw_lbu_lhu, _0134_ });
  assign _0494_ = | (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1593.5-1765.12" *) { is_jalr_addi_slti_sltiu_xori_ori_andi, is_slli_srli_srai };
  assign _0495_ = instr_jal ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1576.10-1576.19|../../picorv32.v:1576.6-1584.9" *) cpu_state : 8'h20;
  assign _0496_ = decoder_trigger ? (* src = "../../picorv32.v:1566.9-1566.24|../../picorv32.v:1566.5-1585.8" *) _0495_ : cpu_state;
  assign _0497_ = resetn ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1466.7-1466.14|../../picorv32.v:1466.3-1922.10" *) _0490_ : 8'h40;
  assign _0006_ = _0302_ ? (* src = "../../picorv32.v:1947.7-1947.93|../../picorv32.v:1947.3-1949.6" *) 8'h80 : _0497_;
  assign _0498_ = _0332_ ? (* src = "../../picorv32.v:1951.7-1951.26|../../picorv32.v:1951.3-1956.6" *) 1'h0 : mem_do_wdata;
  assign _0083_ = _0101_ ? (* src = "../../picorv32.v:1962.7-1962.23|../../picorv32.v:1962.3-1963.22" *) 1'h1 : _0498_;
  assign _0499_ = _0332_ ? (* src = "../../picorv32.v:1951.7-1951.26|../../picorv32.v:1951.3-1956.6" *) 1'h0 : mem_do_rdata;
  assign _0081_ = _0099_ ? (* src = "../../picorv32.v:1960.7-1960.23|../../picorv32.v:1960.3-1961.22" *) 1'h1 : _0499_;
  assign _0500_ = _0220_ ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1840.9-1840.20|../../picorv32.v:1840.5-1860.8" *) mem_do_prefetch : mem_do_rinst;
  function [0:0] _1160_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1160_ = b[0:0];
      4'b??1?:
        _1160_ = b[1:1];
      4'b?1??:
        _1160_ = b[2:2];
      4'b1???:
        _1160_ = b[3:3];
      default:
        _1160_ = a;
    endcase
  endfunction
  assign _0501_ = _1160_(mem_do_rinst, { _0504_, _0503_, _0502_, _0500_ }, { _0218_, _0441_, _0219_, _0443_ });
  assign _0502_ = is_sb_sh_sw ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1776.5-1811.12" *) 1'h1 : mem_do_prefetch;
  function [0:0] _1162_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1593.5-1765.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1162_ = b[0:0];
      2'b1?:
        _1162_ = b[1:1];
      default:
        _1162_ = a;
    endcase
  endfunction
  assign _0503_ = _1162_(mem_do_rinst, { 1'h1, mem_do_prefetch }, { is_lb_lh_lw_lbu_lhu, _0134_ });
  assign _0504_ = decoder_trigger ? (* src = "../../picorv32.v:1566.9-1566.24|../../picorv32.v:1566.5-1585.8" *) _0481_ : _0298_;
  assign _0505_ = resetn ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1466.7-1466.14|../../picorv32.v:1466.3-1922.10" *) _0501_ : mem_do_rinst;
  assign _0506_ = _0332_ ? (* src = "../../picorv32.v:1951.7-1951.26|../../picorv32.v:1951.3-1956.6" *) 1'h0 : _0505_;
  assign _0082_ = _0100_ ? (* src = "../../picorv32.v:1958.7-1958.23|../../picorv32.v:1958.3-1959.22" *) 1'h1 : _0506_;
  assign _0507_ = instr_jal ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1576.10-1576.19|../../picorv32.v:1576.6-1584.9" *) mem_do_prefetch : _0299_;
  assign _0508_ = decoder_trigger ? (* src = "../../picorv32.v:1566.9-1566.24|../../picorv32.v:1566.5-1585.8" *) _0507_ : mem_do_prefetch;
  assign _0509_ = _0218_ ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *) _0508_ : mem_do_prefetch;
  assign _0510_ = resetn ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1466.7-1466.14|../../picorv32.v:1466.3-1922.10" *) _0509_ : mem_do_prefetch;
  assign _0080_ = _0332_ ? (* src = "../../picorv32.v:1951.7-1951.26|../../picorv32.v:1951.3-1956.6" *) 1'h0 : _0510_;
  function [1:0] _1172_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1894.7-1898.14" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1172_ = b[1:0];
      3'b?1?:
        _1172_ = b[3:2];
      3'b1??:
        _1172_ = b[5:4];
      default:
        _1172_ = a;
    endcase
  endfunction
  assign _0511_ = _1172_(2'hx, 6'h24, { _0330_, _0331_, instr_lw });
  assign _0512_ = mem_do_rdata ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1892.10-1892.23|../../picorv32.v:1892.6-1908.9" *) mem_wordsize : _0511_;
  assign _0513_ = _0329_ ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1891.9-1891.37|../../picorv32.v:1891.5-1920.8" *) _0512_ : mem_wordsize;
  function [1:0] _1175_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1175_ = b[1:0];
      3'b?1?:
        _1175_ = b[3:2];
      3'b1??:
        _1175_ = b[5:4];
      default:
        _1175_ = a;
    endcase
  endfunction
  assign _0514_ = _1175_(mem_wordsize, { 2'h0, _0517_, _0513_ }, { _0218_, _0442_, _0440_ });
  function [1:0] _1176_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1869.7-1873.14" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1176_ = b[1:0];
      3'b?1?:
        _1176_ = b[3:2];
      3'b1??:
        _1176_ = b[5:4];
      default:
        _1176_ = a;
    endcase
  endfunction
  assign _0515_ = _1176_(2'hx, 6'h24, { instr_sb, instr_sh, instr_sw });
  assign _0516_ = mem_do_wdata ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1867.10-1867.23|../../picorv32.v:1867.6-1880.9" *) mem_wordsize : _0515_;
  assign _0517_ = _0329_ ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1866.9-1866.37|../../picorv32.v:1866.5-1886.8" *) _0516_ : mem_wordsize;
  assign _0089_ = resetn ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1466.7-1466.14|../../picorv32.v:1466.3-1922.10" *) _0514_ : mem_wordsize;
  function [31:0] _1180_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1180_ = b[31:0];
      2'b1?:
        _1180_ = b[63:32];
      default:
        _1180_ = a;
    endcase
  endfunction
  assign _0518_ = _1180_(reg_op2, { _0519_, cpuregs_rs1 }, { _0441_, _0219_ });
  function [31:0] _1181_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1593.5-1765.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1181_ = b[31:0];
      2'b1?:
        _1181_ = b[63:32];
      default:
        _1181_ = a;
    endcase
  endfunction
  assign _0519_ = _1181_(32'hxxxxxxxx, { decoded_imm, _0606_ }, { is_lui_auipc_jal, _0494_ });
  assign _0095_ = resetn ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1466.7-1466.14|../../picorv32.v:1466.3-1922.10" *) _0518_ : reg_op2;
  assign _0520_ = mem_do_rdata ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1892.10-1892.23|../../picorv32.v:1892.6-1908.9" *) reg_op1 : _0124_;
  assign _0521_ = _0329_ ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1891.9-1891.37|../../picorv32.v:1891.5-1920.8" *) _0520_ : reg_op1;
  function [31:0] _1185_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1185_ = b[31:0];
      4'b??1?:
        _1185_ = b[63:32];
      4'b?1??:
        _1185_ = b[95:64];
      4'b1???:
        _1185_ = b[127:96];
      default:
        _1185_ = a;
    endcase
  endfunction
  assign _0522_ = _1185_(reg_op1, { _0529_, _0528_, _0524_, _0521_ }, { _0441_, _0443_, _0442_, _0440_ });
  assign _0523_ = mem_do_wdata ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1867.10-1867.23|../../picorv32.v:1867.6-1880.9" *) reg_op1 : _0124_;
  assign _0524_ = _0329_ ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1866.9-1866.37|../../picorv32.v:1866.5-1886.8" *) _0523_ : reg_op1;
  function [31:0] _1188_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1854.6-1858.13" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1188_ = b[31:0];
      3'b?1?:
        _1188_ = b[63:32];
      3'b1??:
        _1188_ = b[95:64];
      default:
        _1188_ = a;
    endcase
  endfunction
  assign _0525_ = _1188_(32'hxxxxxxxx, { reg_op1[30:0], 2'h0, reg_op1[31:1], reg_op1[31], reg_op1[31:1] }, { _0292_, _0327_, _0323_ });
  function [31:0] _1189_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1846.6-1850.13" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1189_ = b[31:0];
      3'b?1?:
        _1189_ = b[63:32];
      3'b1??:
        _1189_ = b[95:64];
      default:
        _1189_ = a;
    endcase
  endfunction
  assign _0526_ = _1189_(32'hxxxxxxxx, { reg_op1[27:0], 8'h00, reg_op1[31:4], reg_op1[31], reg_op1[31], reg_op1[31], reg_op1[31], reg_op1[31:4] }, { _0292_, _0327_, _0323_ });
  assign _0527_ = _0231_ ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1844.18-1844.48|../../picorv32.v:1844.14-1860.8" *) _0526_ : _0525_;
  assign _0528_ = _0220_ ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1840.9-1840.20|../../picorv32.v:1840.5-1860.8" *) reg_op1 : _0527_;
  function [31:0] _1192_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1593.5-1765.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1192_ = b[31:0];
      2'b1?:
        _1192_ = b[63:32];
      default:
        _1192_ = a;
    endcase
  endfunction
  assign _0529_ = _1192_(cpuregs_rs1, { 32'hxxxxxxxx, _0605_ }, { is_rdcycle_rdcycleh_rdinstr_rdinstrh, is_lui_auipc_jal });
  assign _0094_ = resetn ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1466.7-1466.14|../../picorv32.v:1466.3-1922.10" *) _0522_ : reg_op1;
  assign _0530_ = _0218_ ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *) _0109_[31:2] : reg_pc[31:2];
  assign _0097_[31:2] = resetn ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1466.7-1466.14|../../picorv32.v:1466.3-1922.10" *) _0530_ : 30'h00000000;
  assign _0531_ = decoder_trigger ? (* src = "../../picorv32.v:1566.9-1566.24|../../picorv32.v:1566.5-1585.8" *) _0121_ : count_instr;
  assign _0532_ = _0218_ ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1495.3-1922.10" *) _0531_ : count_instr;
  assign _0005_ = resetn ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1466.7-1466.14|../../picorv32.v:1466.3-1922.10" *) _0532_ : 64'h0000000000000000;
  assign _0014_ = resetn ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1466.7-1466.14|../../picorv32.v:1466.3-1922.10" *) eoi : 32'h00000000;
  assign _0092_ = resetn ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1466.7-1466.14|../../picorv32.v:1466.3-1922.10" *) pcpi_valid : 1'h0;
  assign _0002_[31] = _0296_ ? (* src = "../../picorv32.v:1341.7-1341.44|../../picorv32.v:1341.3-1347.42" *) 1'h1 : 1'h0;
  assign _0001_ = _0296_ ? (* src = "../../picorv32.v:1341.7-1341.44|../../picorv32.v:1341.3-1347.42" *) cpuregs_wrdata : 32'hxxxxxxxx;
  assign _0000_ = _0296_ ? (* src = "../../picorv32.v:1341.7-1341.44|../../picorv32.v:1341.3-1347.42" *) latched_rd : 5'hxx;
  assign _0104_ = _0135_ ? (* full_case = 32'h00000001 *) (* parallel_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1314.4-1335.11" *) 1'h1 : 1'h0;
  function [31:0] _1205_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1314.4-1335.11" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1205_ = b[31:0];
      2'b1?:
        _1205_ = b[63:32];
      default:
        _1205_ = a;
    endcase
  endfunction
  assign _0103_ = _1205_(32'hxxxxxxxx, { _0118_, _0603_ }, { latched_branch, _0294_ });
  assign cpuregs_wrdata = _0218_ ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1312.7-1312.35|../../picorv32.v:1312.3-1336.6" *) _0103_ : 32'hxxxxxxxx;
  assign cpuregs_write = _0218_ ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:1312.7-1312.35|../../picorv32.v:1312.3-1336.6" *) _0104_ : 1'h0;
  function [31:0] _1208_;
    input [31:0] a;
    input [223:0] b;
    input [6:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1266.3-1283.10" *)
    (* parallel_case *)
    casez (s)
      7'b??????1:
        _1208_ = b[31:0];
      7'b?????1?:
        _1208_ = b[63:32];
      7'b????1??:
        _1208_ = b[95:64];
      7'b???1???:
        _1208_ = b[127:96];
      7'b??1????:
        _1208_ = b[159:128];
      7'b?1?????:
        _1208_ = b[191:160];
      7'b1??????:
        _1208_ = b[223:192];
      default:
        _1208_ = a;
    endcase
  endfunction
  assign alu_out = _1208_(32'hxxxxxxxx, { alu_add_sub, 31'h00000000, alu_out_0, _0608_, _0436_, _0127_, alu_shl, alu_shr }, { is_lui_auipc_jal_jalr_addi_add_sub, is_compare, _0324_, _0325_, _0326_, _0292_, _0293_ });
  function [0:0] _1209_;
    input [0:0] a;
    input [5:0] b;
    input [5:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1247.3-1262.10" *)
    (* parallel_case *)
    casez (s)
      6'b?????1:
        _1209_ = b[0:0];
      6'b????1?:
        _1209_ = b[1:1];
      6'b???1??:
        _1209_ = b[2:2];
      6'b??1???:
        _1209_ = b[3:3];
      6'b?1????:
        _1209_ = b[4:4];
      6'b1?????:
        _1209_ = b[5:5];
      default:
        _1209_ = a;
    endcase
  endfunction
  assign alu_out_0 = _1209_(1'hx, { alu_eq, _0313_, _0314_, _0315_, alu_lts, alu_ltu }, { instr_beq, instr_bne, instr_bge, instr_bgeu, is_slti_blt_slt, is_sltiu_bltu_sltu });
  assign _0010_[4] = _0297_ ? (* src = "../../picorv32.v:864.7-864.31|../../picorv32.v:864.3-1033.6" *) mem_rdata_latched[19] : decoded_rs1[4];
  assign _0008_[10] = _0297_ ? (* src = "../../picorv32.v:864.7-864.31|../../picorv32.v:864.3-1033.6" *) mem_rdata_latched[30] : decoded_imm_j[10];
  assign _0008_[7] = _0297_ ? (* src = "../../picorv32.v:864.7-864.31|../../picorv32.v:864.3-1033.6" *) mem_rdata_latched[27] : decoded_imm_j[7];
  assign _0008_[6] = _0297_ ? (* src = "../../picorv32.v:864.7-864.31|../../picorv32.v:864.3-1033.6" *) mem_rdata_latched[26] : decoded_imm_j[6];
  assign _0008_[3:1] = _0297_ ? (* src = "../../picorv32.v:864.7-864.31|../../picorv32.v:864.3-1033.6" *) mem_rdata_latched[23:21] : decoded_imm_j[3:1];
  assign _0008_[5] = _0297_ ? (* src = "../../picorv32.v:864.7-864.31|../../picorv32.v:864.3-1033.6" *) mem_rdata_latched[25] : decoded_imm_j[5];
  assign _0008_[9:8] = _0297_ ? (* src = "../../picorv32.v:864.7-864.31|../../picorv32.v:864.3-1033.6" *) mem_rdata_latched[29:28] : decoded_imm_j[9:8];
  assign _0008_[31:20] = _0297_ ? (* src = "../../picorv32.v:864.7-864.31|../../picorv32.v:864.3-1033.6" *) { mem_rdata_latched[31], mem_rdata_latched[31], mem_rdata_latched[31], mem_rdata_latched[31], mem_rdata_latched[31], mem_rdata_latched[31], mem_rdata_latched[31], mem_rdata_latched[31], mem_rdata_latched[31], mem_rdata_latched[31], mem_rdata_latched[31], mem_rdata_latched[31] } : decoded_imm_j[31:20];
  assign _0008_[4] = _0297_ ? (* src = "../../picorv32.v:864.7-864.31|../../picorv32.v:864.3-1033.6" *) mem_rdata_latched[24] : decoded_imm_j[4];
  assign _0008_[11] = _0297_ ? (* src = "../../picorv32.v:864.7-864.31|../../picorv32.v:864.3-1033.6" *) mem_rdata_latched[20] : decoded_imm_j[11];
  assign _0008_[0] = _0297_ ? (* src = "../../picorv32.v:864.7-864.31|../../picorv32.v:864.3-1033.6" *) 1'h0 : decoded_imm_j[0];
  assign _0010_[3:0] = _0297_ ? (* src = "../../picorv32.v:864.7-864.31|../../picorv32.v:864.3-1033.6" *) mem_rdata_latched[18:15] : decoded_rs1[3:0];
  assign _0066_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) 1'h0 : _0597_;
  assign _0059_ = _0297_ ? (* src = "../../picorv32.v:864.7-864.31|../../picorv32.v:864.3-1033.6" *) _0230_ : is_alu_reg_reg;
  assign _0058_ = _0297_ ? (* src = "../../picorv32.v:864.7-864.31|../../picorv32.v:864.3-1033.6" *) _0229_ : is_alu_reg_imm;
  assign _0533_ = _0297_ ? (* src = "../../picorv32.v:864.7-864.31|../../picorv32.v:864.3-1033.6" *) _0226_ : is_beq_bne_blt_bge_bltu_bgeu;
  assign _0060_ = resetn ? (* src = "../../picorv32.v:1133.7-1133.14|../../picorv32.v:1133.3-1161.6" *) _0533_ : 1'h0;
  assign _0067_ = _0297_ ? (* src = "../../picorv32.v:864.7-864.31|../../picorv32.v:864.3-1033.6" *) _0228_ : is_sb_sh_sw;
  assign _0062_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0322_ : is_jalr_addi_slti_sltiu_xori_ori_andi;
  assign _0068_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0286_ : is_slli_srli_srai;
  assign _0063_ = _0297_ ? (* src = "../../picorv32.v:864.7-864.31|../../picorv32.v:864.3-1033.6" *) _0227_ : is_lb_lh_lw_lbu_lhu;
  assign _0003_ = _0297_ ? (* src = "../../picorv32.v:864.7-864.31|../../picorv32.v:864.3-1033.6" *) 1'h0 : compressed_instr;
  assign _0534_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) 1'h0 : _0598_;
  assign _0061_ = resetn ? (* src = "../../picorv32.v:1133.7-1133.14|../../picorv32.v:1133.3-1161.6" *) _0534_ : 1'h0;
  function [31:0] _1234_;
    input [31:0] a;
    input [159:0] b;
    input [4:0] s;
    (* full_case = 32'h00000001 *)
    (* parallel_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:1117.4-1130.11" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _1234_ = b[31:0];
      5'b???1?:
        _1234_ = b[63:32];
      5'b??1??:
        _1234_ = b[95:64];
      5'b?1???:
        _1234_ = b[127:96];
      5'b1????:
        _1234_ = b[159:128];
      default:
        _1234_ = a;
    endcase
  endfunction
  assign _0535_ = _1234_(32'b0000000000000000000000000000000x, { decoded_imm_j, mem_rdata_q[31:12], 12'h000, mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31:20], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[7], mem_rdata_q[30:25], mem_rdata_q[11:8], 1'h0, mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31:25], mem_rdata_q[11:7] }, { instr_jal, _0537_, _0536_, is_beq_bne_blt_bge_bltu_bgeu, is_sb_sh_sw });
  assign _0007_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0535_ : decoded_imm;
  assign _0011_ = _0297_ ? (* src = "../../picorv32.v:864.7-864.31|../../picorv32.v:864.3-1033.6" *) mem_rdata_latched[24:20] : decoded_rs2;
  assign _0008_[19:12] = _0297_ ? (* src = "../../picorv32.v:864.7-864.31|../../picorv32.v:864.3-1033.6" *) mem_rdata_latched[19:12] : decoded_imm_j[19:12];
  assign _0009_ = _0297_ ? (* src = "../../picorv32.v:864.7-864.31|../../picorv32.v:864.3-1033.6" *) mem_rdata_latched[11:7] : decoded_rd;
  assign _0041_ = _0297_ ? (* src = "../../picorv32.v:864.7-864.31|../../picorv32.v:864.3-1033.6" *) 1'h0 : instr_retirq;
  assign _0026_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0285_ : instr_ecall_ebreak;
  assign _0040_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0283_ : instr_rdinstrh;
  assign _0039_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0282_ : instr_rdinstr;
  assign _0038_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0280_ : instr_rdcycleh;
  assign _0037_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0277_ : instr_rdcycle;
  assign _0538_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0275_ : instr_and;
  assign _0017_ = resetn ? (* src = "../../picorv32.v:1133.7-1133.14|../../picorv32.v:1133.3-1161.6" *) _0538_ : 1'h0;
  assign _0539_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0273_ : instr_or;
  assign _0035_ = resetn ? (* src = "../../picorv32.v:1133.7-1133.14|../../picorv32.v:1133.3-1161.6" *) _0539_ : 1'h0;
  assign _0540_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0271_ : instr_sra;
  assign _0050_ = resetn ? (* src = "../../picorv32.v:1133.7-1133.14|../../picorv32.v:1133.3-1161.6" *) _0540_ : 1'h0;
  assign _0541_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0270_ : instr_srl;
  assign _0052_ = resetn ? (* src = "../../picorv32.v:1133.7-1133.14|../../picorv32.v:1133.3-1161.6" *) _0541_ : 1'h0;
  assign _0542_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0268_ : instr_xor;
  assign _0056_ = resetn ? (* src = "../../picorv32.v:1133.7-1133.14|../../picorv32.v:1133.3-1161.6" *) _0542_ : 1'h0;
  assign _0543_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0266_ : instr_sltu;
  assign _0049_ = resetn ? (* src = "../../picorv32.v:1133.7-1133.14|../../picorv32.v:1133.3-1161.6" *) _0543_ : 1'h0;
  assign _0544_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0264_ : instr_slt;
  assign _0046_ = resetn ? (* src = "../../picorv32.v:1133.7-1133.14|../../picorv32.v:1133.3-1161.6" *) _0544_ : 1'h0;
  assign _0545_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0262_ : instr_sll;
  assign _0044_ = resetn ? (* src = "../../picorv32.v:1133.7-1133.14|../../picorv32.v:1133.3-1161.6" *) _0545_ : 1'h0;
  assign _0546_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0260_ : instr_sub;
  assign _0054_ = resetn ? (* src = "../../picorv32.v:1133.7-1133.14|../../picorv32.v:1133.3-1161.6" *) _0546_ : 1'h0;
  assign _0547_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0259_ : instr_add;
  assign _0015_ = resetn ? (* src = "../../picorv32.v:1133.7-1133.14|../../picorv32.v:1133.3-1161.6" *) _0547_ : 1'h0;
  assign _0051_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0257_ : instr_srai;
  assign _0053_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0256_ : instr_srli;
  assign _0045_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0254_ : instr_slli;
  assign _0548_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0252_ : instr_andi;
  assign _0018_ = resetn ? (* src = "../../picorv32.v:1133.7-1133.14|../../picorv32.v:1133.3-1161.6" *) _0548_ : 1'h0;
  assign _0549_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0251_ : instr_ori;
  assign _0036_ = resetn ? (* src = "../../picorv32.v:1133.7-1133.14|../../picorv32.v:1133.3-1161.6" *) _0549_ : 1'h0;
  assign _0550_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0250_ : instr_xori;
  assign _0057_ = resetn ? (* src = "../../picorv32.v:1133.7-1133.14|../../picorv32.v:1133.3-1161.6" *) _0550_ : 1'h0;
  assign _0551_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0249_ : instr_sltiu;
  assign _0048_ = resetn ? (* src = "../../picorv32.v:1133.7-1133.14|../../picorv32.v:1133.3-1161.6" *) _0551_ : 1'h0;
  assign _0552_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0248_ : instr_slti;
  assign _0047_ = resetn ? (* src = "../../picorv32.v:1133.7-1133.14|../../picorv32.v:1133.3-1161.6" *) _0552_ : 1'h0;
  assign _0553_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0247_ : instr_addi;
  assign _0016_ = resetn ? (* src = "../../picorv32.v:1133.7-1133.14|../../picorv32.v:1133.3-1161.6" *) _0553_ : 1'h0;
  assign _0055_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0246_ : instr_sw;
  assign _0043_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0245_ : instr_sh;
  assign _0042_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0244_ : instr_sb;
  assign _0032_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0243_ : instr_lhu;
  assign _0030_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0242_ : instr_lbu;
  assign _0034_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0241_ : instr_lw;
  assign _0031_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0240_ : instr_lh;
  assign _0029_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0239_ : instr_lb;
  assign _0554_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0238_ : instr_bgeu;
  assign _0022_ = resetn ? (* src = "../../picorv32.v:1133.7-1133.14|../../picorv32.v:1133.3-1161.6" *) _0554_ : 1'h0;
  assign _0555_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0237_ : instr_bltu;
  assign _0024_ = resetn ? (* src = "../../picorv32.v:1133.7-1133.14|../../picorv32.v:1133.3-1161.6" *) _0555_ : 1'h0;
  assign _0556_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0236_ : instr_bge;
  assign _0021_ = resetn ? (* src = "../../picorv32.v:1133.7-1133.14|../../picorv32.v:1133.3-1161.6" *) _0556_ : 1'h0;
  assign _0557_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0235_ : instr_blt;
  assign _0023_ = resetn ? (* src = "../../picorv32.v:1133.7-1133.14|../../picorv32.v:1133.3-1161.6" *) _0557_ : 1'h0;
  assign _0558_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0234_ : instr_bne;
  assign _0025_ = resetn ? (* src = "../../picorv32.v:1133.7-1133.14|../../picorv32.v:1133.3-1161.6" *) _0558_ : 1'h0;
  assign _0559_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) _0233_ : instr_beq;
  assign _0020_ = resetn ? (* src = "../../picorv32.v:1133.7-1133.14|../../picorv32.v:1133.3-1161.6" *) _0559_ : 1'h0;
  assign _0028_ = _0297_ ? (* src = "../../picorv32.v:864.7-864.31|../../picorv32.v:864.3-1033.6" *) _0309_ : instr_jalr;
  assign _0027_ = _0297_ ? (* src = "../../picorv32.v:864.7-864.31|../../picorv32.v:864.3-1033.6" *) _0223_ : instr_jal;
  assign _0019_ = _0297_ ? (* src = "../../picorv32.v:864.7-864.31|../../picorv32.v:864.3-1033.6" *) _0222_ : instr_auipc;
  assign _0033_ = _0297_ ? (* src = "../../picorv32.v:864.7-864.31|../../picorv32.v:864.3-1033.6" *) _0221_ : instr_lui;
  assign _0091_ = _0232_ ? (* src = "../../picorv32.v:1035.7-1035.49|../../picorv32.v:1035.3-1131.6" *) 32'hxxxxxxxx : pcpi_insn;
  assign _0560_ = mem_do_rinst ? (* src = "../../picorv32.v:632.10-632.22|../../picorv32.v:632.6-634.9" *) 2'h0 : mem_state;
  function [1:0] _1306_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* full_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:581.4-636.11" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1306_ = b[1:0];
      4'b??1?:
        _1306_ = b[3:2];
      4'b?1??:
        _1306_ = b[5:4];
      4'b1???:
        _1306_ = b[7:6];
      default:
        _1306_ = a;
    endcase
  endfunction
  assign _0561_ = _1306_(mem_state, { _0569_, _0566_, _0563_, _0560_ }, { _0307_, _0567_, _0564_, _0562_ });
  assign _0562_ = mem_state == (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:581.4-636.11" *) 2'h3;
  assign _0563_ = mem_xfer ? (* src = "../../picorv32.v:624.10-624.18|../../picorv32.v:624.6-627.9" *) 2'h0 : mem_state;
  assign _0564_ = mem_state == (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:581.4-636.11" *) 2'h2;
  assign _0566_ = mem_xfer ? (* src = "../../picorv32.v:600.10-600.18|../../picorv32.v:600.6-619.9" *) _0565_ : mem_state;
  assign _0567_ = mem_state == (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:581.4-636.11" *) 1'h1;
  assign _0568_ = _0337_ ? (* src = "../../picorv32.v:583.10-583.57|../../picorv32.v:583.6-588.9" *) 2'h1 : mem_state;
  assign _0569_ = mem_do_wdata ? (* src = "../../picorv32.v:589.10-589.22|../../picorv32.v:589.6-593.9" *) 2'h2 : _0568_;
  assign _0570_ = resetn ? (* src = "../../picorv32.v:567.8-567.15|../../picorv32.v:567.4-568.20" *) mem_state : 2'h0;
  assign _0086_ = _0338_ ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:566.7-566.22|../../picorv32.v:566.3-637.6" *) _0570_ : _0561_;
  assign _0571_ = _0340_ ? (* src = "../../picorv32.v:574.8-574.35|../../picorv32.v:574.4-577.7" *) _0129_ : mem_wstrb;
  assign _0572_ = _0337_ ? (* src = "../../picorv32.v:583.10-583.57|../../picorv32.v:583.6-588.9" *) 4'h0 : _0571_;
  assign _0573_ = _0307_ ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:581.4-636.11" *) _0572_ : _0571_;
  assign _0090_ = _0338_ ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:566.7-566.22|../../picorv32.v:566.3-637.6" *) mem_wstrb : _0573_;
  assign _0574_ = mem_la_write ? (* src = "../../picorv32.v:578.8-578.20|../../picorv32.v:578.4-580.7" *) mem_la_wdata : mem_wdata;
  assign _0088_ = _0338_ ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:566.7-566.22|../../picorv32.v:566.3-637.6" *) mem_wdata : _0574_;
  assign _0575_ = _0340_ ? (* src = "../../picorv32.v:574.8-574.35|../../picorv32.v:574.4-577.7" *) mem_la_addr : mem_addr;
  assign _0079_ = _0338_ ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:566.7-566.22|../../picorv32.v:566.3-637.6" *) mem_addr : _0575_;
  assign _0576_ = _0337_ ? (* src = "../../picorv32.v:583.10-583.57|../../picorv32.v:583.6-588.9" *) _0336_ : mem_instr;
  assign _0577_ = mem_do_wdata ? (* src = "../../picorv32.v:589.10-589.22|../../picorv32.v:589.6-593.9" *) 1'h0 : _0576_;
  assign _0578_ = _0307_ ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:581.4-636.11" *) _0577_ : mem_instr;
  assign _0084_ = _0338_ ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:566.7-566.22|../../picorv32.v:566.3-637.6" *) mem_instr : _0578_;
  assign _0579_ = mem_xfer ? (* src = "../../picorv32.v:624.10-624.18|../../picorv32.v:624.6-627.9" *) 1'h0 : mem_valid;
  function [0:0] _1329_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:581.4-636.11" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1329_ = b[0:0];
      2'b1?:
        _1329_ = b[1:1];
      default:
        _1329_ = a;
    endcase
  endfunction
  assign _0580_ = _1329_(mem_valid, { _0582_, _0579_ }, { _0307_, _0137_ });
  assign _0581_ = _0337_ ? (* src = "../../picorv32.v:583.10-583.57|../../picorv32.v:583.6-588.9" *) 1'h1 : mem_valid;
  assign _0582_ = mem_do_wdata ? (* src = "../../picorv32.v:589.10-589.22|../../picorv32.v:589.6-593.9" *) 1'h1 : _0581_;
  assign _0583_ = _0339_ ? (* src = "../../picorv32.v:569.8-569.28|../../picorv32.v:569.4-570.20" *) 1'h0 : mem_valid;
  assign _0087_ = _0338_ ? (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:566.7-566.22|../../picorv32.v:566.3-637.6" *) _0583_ : _0580_;
  assign _0085_[31] = mem_xfer ? (* src = "../../picorv32.v:431.7-431.15|../../picorv32.v:431.3-434.6" *) mem_rdata[31] : mem_rdata_q[31];
  assign _0085_[7] = mem_xfer ? (* src = "../../picorv32.v:431.7-431.15|../../picorv32.v:431.3-434.6" *) mem_rdata[7] : mem_rdata_q[7];
  assign _0085_[24:20] = mem_xfer ? (* src = "../../picorv32.v:431.7-431.15|../../picorv32.v:431.3-434.6" *) mem_rdata[24:20] : mem_rdata_q[24:20];
  assign _0085_[19:15] = mem_xfer ? (* src = "../../picorv32.v:431.7-431.15|../../picorv32.v:431.3-434.6" *) mem_rdata[19:15] : mem_rdata_q[19:15];
  assign _0085_[6:0] = mem_xfer ? (* src = "../../picorv32.v:431.7-431.15|../../picorv32.v:431.3-434.6" *) mem_rdata[6:0] : mem_rdata_q[6:0];
  assign _0085_[14:12] = mem_xfer ? (* src = "../../picorv32.v:431.7-431.15|../../picorv32.v:431.3-434.6" *) mem_rdata[14:12] : mem_rdata_q[14:12];
  assign _0085_[11:8] = mem_xfer ? (* src = "../../picorv32.v:431.7-431.15|../../picorv32.v:431.3-434.6" *) mem_rdata[11:8] : mem_rdata_q[11:8];
  assign _0085_[30:25] = mem_xfer ? (* src = "../../picorv32.v:431.7-431.15|../../picorv32.v:431.3-434.6" *) mem_rdata[30:25] : mem_rdata_q[30:25];
  function [31:0] _1342_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* full_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:420.5-425.12" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1342_ = b[31:0];
      4'b??1?:
        _1342_ = b[63:32];
      4'b?1??:
        _1342_ = b[95:64];
      4'b1???:
        _1342_ = b[127:96];
      default:
        _1342_ = a;
    endcase
  endfunction
  assign _0110_ = _1342_(32'hxxxxxxxx, { 24'h000000, mem_rdata[7:0], 24'h000000, mem_rdata[15:8], 24'h000000, mem_rdata[23:16], 24'h000000, mem_rdata[31:24] }, { _0587_, _0586_, _0585_, _0584_ });
  assign _0584_ = reg_op1[1:0] == (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:420.5-425.12" *) 2'h3;
  assign _0585_ = reg_op1[1:0] == (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:420.5-425.12" *) 2'h2;
  assign _0586_ = reg_op1[1:0] == (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:420.5-425.12" *) 1'h1;
  assign _0587_ = ! (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:420.5-425.12" *) reg_op1[1:0];
  assign _0588_ = mem_wordsize == (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:403.3-427.10" *) 2'h2;
  function [31:0] _1348_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:412.5-415.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1348_ = b[31:0];
      2'b1?:
        _1348_ = b[63:32];
      default:
        _1348_ = a;
    endcase
  endfunction
  assign _0105_ = _1348_(32'hxxxxxxxx, { 16'h0000, mem_rdata[15:0], 16'h0000, mem_rdata[31:16] }, { _0589_, reg_op1[1] });
  assign _0589_ = ~ (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:412.5-415.12" *) reg_op1[1];
  assign _0590_ = mem_wordsize == (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:403.3-427.10" *) 1'h1;
  function [31:0] _1351_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:403.3-427.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1351_ = b[31:0];
      3'b?1?:
        _1351_ = b[63:32];
      3'b1??:
        _1351_ = b[95:64];
      default:
        _1351_ = a;
    endcase
  endfunction
  assign mem_rdata_word = _1351_(32'hxxxxxxxx, { mem_rdata, _0105_, _0110_ }, { _0591_, _0590_, _0588_ });
  assign _0591_ = ! (* full_case = 32'h00000001 *) (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:403.3-427.10" *) mem_wordsize;
  function [3:0] _1353_;
    input [3:0] a;
    input [11:0] b;
    input [2:0] s;
    (* full_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:403.3-427.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1353_ = b[3:0];
      3'b?1?:
        _1353_ = b[7:4];
      3'b1??:
        _1353_ = b[11:8];
      default:
        _1353_ = a;
    endcase
  endfunction
  assign mem_la_wstrb = _1353_(4'hx, { 4'hf, _0607_, _0599_ }, { _0591_, _0590_, _0588_ });
  function [31:0] _1354_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'h00000001 *)
    (* src = "../../picorv32.v:0.0-0.0|../../picorv32.v:403.3-427.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1354_ = b[31:0];
      3'b?1?:
        _1354_ = b[63:32];
      3'b1??:
        _1354_ = b[95:64];
      default:
        _1354_ = a;
    endcase
  endfunction
  assign mem_la_wdata = _1354_(32'hxxxxxxxx, { reg_op2, reg_op2[15:0], reg_op2[15:0], reg_op2[7:0], reg_op2[7:0], reg_op2[7:0], reg_op2[7:0] }, { _0591_, _0590_, _0588_ });
  assign _0592_ = & (* src = "../../picorv32.v:376.108-376.118" *) mem_state;
  assign _0593_ = | (* src = "../../picorv32.v:1364.18-1364.54" *) decoded_rs;
  assign _0594_ = | (* src = "../../picorv32.v:1092.43-1096.5" *) { _0287_, _0288_, _0289_ };
  assign _0595_ = | (* src = "../../picorv32.v:1098.77-1105.5" *) { _0208_, _0207_, _0206_, _0205_, _0203_, _0201_ };
  assign _0537_ = | (* src = "../../picorv32.v:1120.5-1120.30" *) { instr_auipc, instr_lui };
  assign _0536_ = | (* src = "../../picorv32.v:1122.5-1122.55" *) { is_alu_reg_imm, is_lb_lh_lw_lbu_lhu, instr_jalr };
  assign _0596_ = | (* src = "../../picorv32.v:376.42-376.52" *) mem_state;
  assign is_rdcycle_rdcycleh_rdinstr_rdinstrh = | (* src = "../../picorv32.v:687.48-687.111" *) { instr_rdinstrh, instr_rdinstr, instr_rdcycleh, instr_rdcycle };
  assign _0065_ = | (* src = "../../picorv32.v:857.23-857.59" *) { instr_jal, instr_auipc, instr_lui };
  assign _0597_ = | (* src = "../../picorv32.v:858.41-858.123" *) { instr_sub, instr_add, instr_addi, instr_jalr, instr_jal, instr_auipc, instr_lui };
  assign _0069_ = | (* src = "../../picorv32.v:859.22-859.57" *) { instr_slt, instr_slti, instr_blt };
  assign _0070_ = | (* src = "../../picorv32.v:860.25-860.63" *) { instr_sltu, instr_sltiu, instr_bltu };
  assign _0064_ = | (* src = "../../picorv32.v:861.20-861.53" *) { instr_lhu, instr_lbu, instr_lw };
  assign _0598_ = | (* src = "../../picorv32.v:862.17-862.96" *) { is_beq_bne_blt_bge_bltu_bgeu, instr_sltu, instr_slt, instr_sltiu, instr_slti };
  assign alu_shl = reg_op1 << (* src = "../../picorv32.v:1239.14-1239.37" *) reg_op2[4:0];
  assign _0599_ = 1'h1 << (* src = "../../picorv32.v:419.20-419.43" *) reg_op1[1:0];
  assign alu_shr = $signed({ _0602_, reg_op1 }) >>> (* src = "../../picorv32.v:1240.14-1240.95" *) reg_op2[4:0];
  assign _0600_ = reg_op1 - (* src = "../../picorv32.v:1235.30-1235.47" *) reg_op2;
  assign _0198_[4:0] = reg_sh - (* src = "../../picorv32.v:1851.16-1851.26" *) 3'h4;
  assign _0601_[4:0] = reg_sh - (* src = "../../picorv32.v:1859.16-1859.26" *) 1'h1;
  assign next_pc = _0291_ ? (* src = "../../picorv32.v:1208.19-1208.79" *) _0126_ : reg_next_pc;
  assign alu_add_sub = instr_sub ? (* src = "../../picorv32.v:1235.18-1235.67" *) _0600_ : _0117_;
  assign _0602_ = _0323_ ? (* src = "../../picorv32.v:1240.23-1240.67" *) reg_op1[31] : 1'h0;
  assign _0199_[2:0] = latched_compr ? (* src = "../../picorv32.v:1316.33-1316.54" *) 3'h2 : 3'h4;
  assign _0603_ = latched_stalu ? (* src = "../../picorv32.v:1320.23-1320.58" *) alu_out_q : reg_out;
  assign decoded_rs = _0219_ ? (* src = "../../picorv32.v:1362.17-1362.76" *) decoded_rs2 : decoded_rs1;
  assign cpuregs_rs1 = _0593_ ? (* src = "../../picorv32.v:1364.18-1364.54" *) _0435_ : 32'h00000000;
  assign _0004_ = resetn ? (* src = "../../picorv32.v:1436.19-1436.47" *) _0119_ : 64'h0000000000000000;
  assign _0604_ = latched_store ? (* src = "../../picorv32.v:1509.20-1509.92" *) _0128_ : reg_next_pc;
  assign _0200_[2:0] = compressed_instr ? (* src = "../../picorv32.v:1569.35-1569.59" *) 3'h2 : 3'h4;
  assign _0605_ = instr_lui ? (* src = "../../picorv32.v:1651.18-1651.40" *) 32'h00000000 : reg_pc;
  assign _0606_ = is_slli_srli_srai ? (* src = "../../picorv32.v:1726.18-1726.81" *) { 27'h0000000, decoded_rs2 } : decoded_imm;
  assign mem_la_addr = _0336_ ? (* src = "../../picorv32.v:382.23-382.130" *) { _0125_, 2'h0 } : { reg_op1[31:2], 2'h0 };
  assign mem_rdata_latched = mem_xfer ? (* src = "../../picorv32.v:384.39-384.96" *) mem_rdata : mem_rdata_q;
  assign _0607_ = reg_op1[1] ? (* src = "../../picorv32.v:411.20-411.50" *) 4'hc : 4'h3;
  assign _0565_ = _0333_ ? (* src = "../../picorv32.v:617.21-617.57" *) 2'h0 : 2'h3;
  assign _0608_ = reg_op1 ^ (* src = "../../picorv32.v:1272.15-1272.32" *) reg_op2;
  assign _0002_[30:0] = { _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31] };
  assign _0093_[1:0] = 2'h0;
  assign _0097_[1:0] = 2'h0;
  assign _0196_[7:4] = 4'h0;
  assign _0197_[7] = 1'h0;
  assign _0199_[31:3] = 29'h00000000;
  assign _0200_[31:3] = 29'h00000000;
  assign cpuregs_rs2 = cpuregs_rs1;
  assign dbg_mem_addr = mem_addr;
  assign dbg_mem_instr = mem_instr;
  assign dbg_mem_rdata = mem_rdata;
  assign dbg_mem_ready = mem_ready;
  assign dbg_mem_valid = mem_valid;
  assign dbg_mem_wdata = mem_wdata;
  assign dbg_mem_wstrb = mem_wstrb;
  assign do_waitirq = 1'h0;
  assign instr_trap = 1'h0;
  assign mem_la_firstword = 1'h0;
  assign mem_la_firstword_xfer = 1'h0;
  assign mem_la_use_prefetched_high_word = 1'h0;
  assign mem_rdata_latched_noshuffle = mem_rdata_latched;
  assign pcpi_div_rd = 32'hxxxxxxxx;
  assign pcpi_div_ready = 1'h0;
  assign pcpi_div_wait = 1'h0;
  assign pcpi_div_wr = 1'h0;
  assign pcpi_int_ready = 1'h0;
  assign pcpi_int_wait = 1'h0;
  assign pcpi_mul_rd = 32'hxxxxxxxx;
  assign pcpi_mul_ready = 1'h0;
  assign pcpi_mul_wait = 1'h0;
  assign pcpi_mul_wr = 1'h0;
  assign pcpi_rs1 = reg_op1;
  assign pcpi_rs2 = reg_op2;
  assign trace_data[35:1] = { trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0], trace_data[0] };
  assign trace_valid = 1'h0;
endmodule

(* top =  1  *)
(* src = "top_with_fifo.v:1.1-132.10" *)
module top(clk, resetn, trap, mem_valid_fifo, mem_instr_fifo, mem_ready, mem_addr_fifo, mem_wdata_fifo, mem_wstrb_fifo, mem_rdata, irq, eoi, mem_la_read, mem_la_write, mem_la_addr, mem_la_wdata, mem_la_wstrb, pcpi_valid, pcpi_insn, pcpi_rs1, pcpi_rs2, pcpi_wr, pcpi_rd, pcpi_wait, pcpi_ready, trace_valid, trace_data);
  (* src = "top_with_fifo.v:106.20-106.27" *)
  wire _0_;
  (* src = "top_with_fifo.v:2.8-2.11" *)
  input clk;
  (* src = "top_with_fifo.v:16.20-16.23" *)
  output [31:0] eoi;
  (* src = "top_with_fifo.v:15.20-15.23" *)
  input [31:0] irq;
  (* src = "top_with_fifo.v:42.15-42.23" *)
  wire [31:0] mem_addr;
  (* src = "top_with_fifo.v:9.20-9.33" *)
  output [31:0] mem_addr_fifo;
  (* src = "top_with_fifo.v:41.8-41.17" *)
  wire mem_instr;
  (* src = "top_with_fifo.v:6.20-6.34" *)
  output mem_instr_fifo;
  (* src = "top_with_fifo.v:22.20-22.31" *)
  output [31:0] mem_la_addr;
  (* src = "top_with_fifo.v:20.20-20.31" *)
  output mem_la_read;
  (* src = "top_with_fifo.v:23.20-23.32" *)
  output [31:0] mem_la_wdata;
  (* src = "top_with_fifo.v:21.20-21.32" *)
  output mem_la_write;
  (* src = "top_with_fifo.v:24.20-24.32" *)
  output [3:0] mem_la_wstrb;
  (* src = "top_with_fifo.v:12.20-12.29" *)
  input [31:0] mem_rdata;
  (* src = "top_with_fifo.v:7.20-7.29" *)
  input mem_ready;
  (* src = "top_with_fifo.v:40.8-40.17" *)
  wire mem_valid;
  (* src = "top_with_fifo.v:5.20-5.34" *)
  output mem_valid_fifo;
  (* src = "top_with_fifo.v:43.15-43.24" *)
  wire [31:0] mem_wdata;
  (* src = "top_with_fifo.v:10.20-10.34" *)
  output [31:0] mem_wdata_fifo;
  (* src = "top_with_fifo.v:44.15-44.24" *)
  wire [3:0] mem_wstrb;
  (* src = "top_with_fifo.v:11.20-11.34" *)
  output [3:0] mem_wstrb_fifo;
  (* src = "top_with_fifo.v:28.20-28.29" *)
  output [31:0] pcpi_insn;
  (* src = "top_with_fifo.v:32.20-32.27" *)
  input [31:0] pcpi_rd;
  (* src = "top_with_fifo.v:34.20-34.30" *)
  input pcpi_ready;
  (* src = "top_with_fifo.v:29.20-29.28" *)
  output [31:0] pcpi_rs1;
  (* src = "top_with_fifo.v:30.20-30.28" *)
  output [31:0] pcpi_rs2;
  (* src = "top_with_fifo.v:27.20-27.30" *)
  output pcpi_valid;
  (* src = "top_with_fifo.v:33.20-33.29" *)
  input pcpi_wait;
  (* src = "top_with_fifo.v:31.20-31.27" *)
  input pcpi_wr;
  (* src = "top_with_fifo.v:2.13-2.19" *)
  input resetn;
  (* src = "top_with_fifo.v:37.20-37.30" *)
  output [35:0] trace_data;
  (* src = "top_with_fifo.v:36.20-36.31" *)
  output trace_valid;
  (* src = "top_with_fifo.v:3.13-3.17" *)
  output trap;
  assign _0_ = ! (* src = "top_with_fifo.v:106.20-106.27" *) resetn;
  (* src = "top_with_fifo.v:104.3-110.4" *)
  \$paramod\mem_fifo\WIDTH=32  fifo_addr (
    .clk(clk),
    .in(mem_addr),
    .out(mem_addr_fifo),
    .rst(_0_),
    .wr(mem_valid)
  );
  (* src = "top_with_fifo.v:94.3-100.4" *)
  \$paramod\mem_fifo\WIDTH=1  fifo_instr (
    .clk(clk),
    .in(mem_instr),
    .out(mem_instr_fifo),
    .rst(_0_),
    .wr(mem_valid)
  );
  (* src = "top_with_fifo.v:84.3-90.4" *)
  \$paramod\mem_fifo\WIDTH=1  fifo_valid (
    .clk(clk),
    .in(mem_valid),
    .out(mem_valid_fifo),
    .rst(_0_),
    .wr(mem_valid)
  );
  (* src = "top_with_fifo.v:114.3-120.4" *)
  \$paramod\mem_fifo\WIDTH=32  fifo_wdata (
    .clk(clk),
    .in(mem_wdata),
    .out(mem_wdata_fifo),
    .rst(_0_),
    .wr(mem_valid)
  );
  (* src = "top_with_fifo.v:124.3-130.4" *)
  \$paramod\mem_fifo\WIDTH=4  fifo_wstrb (
    .clk(clk),
    .in(mem_wstrb),
    .out(mem_wstrb_fifo),
    .rst(_0_),
    .wr(mem_valid)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "top_with_fifo.v:47.12-79.4" *)
  picorv32 u0 (
    .clk(clk),
    .eoi(eoi),
    .irq(irq),
    .mem_addr(mem_addr),
    .mem_instr(mem_instr),
    .mem_la_addr(mem_la_addr),
    .mem_la_read(mem_la_read),
    .mem_la_wdata(mem_la_wdata),
    .mem_la_write(mem_la_write),
    .mem_la_wstrb(mem_la_wstrb),
    .mem_rdata(mem_rdata),
    .mem_ready(mem_ready),
    .mem_valid(mem_valid),
    .mem_wdata(mem_wdata),
    .mem_wstrb(mem_wstrb),
    .pcpi_insn(pcpi_insn),
    .pcpi_rd(pcpi_rd),
    .pcpi_ready(pcpi_ready),
    .pcpi_rs1(pcpi_rs1),
    .pcpi_rs2(pcpi_rs2),
    .pcpi_valid(pcpi_valid),
    .pcpi_wait(pcpi_wait),
    .pcpi_wr(pcpi_wr),
    .resetn(resetn),
    .trace_data(trace_data),
    .trace_valid(trace_valid),
    .trap(trap)
  );
endmodule
