{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_tdd_if.v@109:122@HdlStmAssign", "  always @(posedge clk) begin\n    tdd_rx_rf_en_d <= tdd_rx_rf_en;\n    tdd_tx_rf_en_d <= tdd_tx_rf_en;\n  end\n\n  assign ad9361_enable_s = (MODE_OF_ENABLE == PULSE_MODE) ?\n                          ((~tdd_rx_rf_en_d & tdd_rx_rf_en) | (tdd_rx_rf_en_d & ~tdd_rx_rf_en) |\n                           (~tdd_tx_rf_en_d & tdd_tx_rf_en) | (tdd_tx_rf_en_d & ~tdd_tx_rf_en)) :\n                           (tdd_rx_rf_en | tdd_tx_rf_en);\n\n  always @(posedge clk) begin\n    if(rst == 1'b1) begin\n      tdd_vco_overlap <= 1'b0;\n      tdd_rf_overlap <= 1'b0;\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361_tdd_if.v@104:117", "  wire            ad9361_enable_s;\n\n  // just one VCO can be enabled at a time\n  assign ad9361_txnrx_s = tdd_tx_vco_en & ~tdd_rx_vco_en;\n\n  always @(posedge clk) begin\n    tdd_rx_rf_en_d <= tdd_rx_rf_en;\n    tdd_tx_rf_en_d <= tdd_tx_rf_en;\n  end\n\n  assign ad9361_enable_s = (MODE_OF_ENABLE == PULSE_MODE) ?\n                          ((~tdd_rx_rf_en_d & tdd_rx_rf_en) | (tdd_rx_rf_en_d & ~tdd_rx_rf_en) |\n                           (~tdd_tx_rf_en_d & tdd_tx_rf_en) | (tdd_tx_rf_en_d & ~tdd_tx_rf_en)) :\n                           (tdd_rx_rf_en | tdd_tx_rf_en);\n"]], "Diff Content": {"Delete": [[114, "  assign ad9361_enable_s = (MODE_OF_ENABLE == PULSE_MODE) ?\n"]], "Add": [[114, "  assign ad9361_enable_s = (LEVEL_OR_PULSE_N == PULSE_MODE) ?\n"]]}}