Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Feb 14 16:57:14 2024
| Host         : cachy-framework running 64-bit CachyOS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sseg_x4_top_timing_summary_routed.rpt -pb sseg_x4_top_timing_summary_routed.pb -rpx sseg_x4_top_timing_summary_routed.rpx -warn_on_violation
| Design       : sseg_x4_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     17          
LUTAR-1    Warning           LUT drives async reset alert    8           
TIMING-18  Warning           Missing input or output delay   5           
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: btnC (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line46/counter_reg[19]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.540        0.000                      0                   20        0.308        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.540        0.000                      0                   20        0.308        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.540ns  (required time - arrival time)
  Source:                 nolabel_line46/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 1.696ns (67.423%)  route 0.819ns (32.577%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.620     5.141    nolabel_line46/clk
    SLICE_X64Y26         FDRE                                         r  nolabel_line46/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  nolabel_line46/counter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.479    nolabel_line46/counter_reg_n_0_[2]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.983 r  nolabel_line46/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    nolabel_line46/counter_reg[0]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.100 r  nolabel_line46/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.100    nolabel_line46/counter_reg[4]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  nolabel_line46/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.217    nolabel_line46/counter_reg[8]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  nolabel_line46/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    nolabel_line46/counter_reg[12]_i_1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.657 r  nolabel_line46/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.657    nolabel_line46/counter_reg[16]_i_1_n_6
    SLICE_X64Y30         FDRE                                         r  nolabel_line46/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    nolabel_line46/clk
    SLICE_X64Y30         FDRE                                         r  nolabel_line46/counter_reg[17]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y30         FDRE (Setup_fdre_C_D)        0.109    15.197    nolabel_line46/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                  7.540    

Slack (MET) :             7.548ns  (required time - arrival time)
  Source:                 nolabel_line46/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.688ns (67.319%)  route 0.819ns (32.681%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.620     5.141    nolabel_line46/clk
    SLICE_X64Y26         FDRE                                         r  nolabel_line46/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  nolabel_line46/counter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.479    nolabel_line46/counter_reg_n_0_[2]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.983 r  nolabel_line46/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    nolabel_line46/counter_reg[0]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.100 r  nolabel_line46/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.100    nolabel_line46/counter_reg[4]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  nolabel_line46/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.217    nolabel_line46/counter_reg[8]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  nolabel_line46/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    nolabel_line46/counter_reg[12]_i_1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.649 r  nolabel_line46/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.649    nolabel_line46/counter_reg[16]_i_1_n_4
    SLICE_X64Y30         FDRE                                         r  nolabel_line46/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    nolabel_line46/clk
    SLICE_X64Y30         FDRE                                         r  nolabel_line46/counter_reg[19]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y30         FDRE (Setup_fdre_C_D)        0.109    15.197    nolabel_line46/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -7.649    
  -------------------------------------------------------------------
                         slack                                  7.548    

Slack (MET) :             7.624ns  (required time - arrival time)
  Source:                 nolabel_line46/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 1.612ns (66.298%)  route 0.819ns (33.702%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.620     5.141    nolabel_line46/clk
    SLICE_X64Y26         FDRE                                         r  nolabel_line46/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  nolabel_line46/counter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.479    nolabel_line46/counter_reg_n_0_[2]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.983 r  nolabel_line46/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    nolabel_line46/counter_reg[0]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.100 r  nolabel_line46/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.100    nolabel_line46/counter_reg[4]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  nolabel_line46/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.217    nolabel_line46/counter_reg[8]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  nolabel_line46/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    nolabel_line46/counter_reg[12]_i_1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.573 r  nolabel_line46/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.573    nolabel_line46/counter_reg[16]_i_1_n_5
    SLICE_X64Y30         FDRE                                         r  nolabel_line46/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    nolabel_line46/clk
    SLICE_X64Y30         FDRE                                         r  nolabel_line46/counter_reg[18]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y30         FDRE (Setup_fdre_C_D)        0.109    15.197    nolabel_line46/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  7.624    

Slack (MET) :             7.644ns  (required time - arrival time)
  Source:                 nolabel_line46/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 1.592ns (66.018%)  route 0.819ns (33.982%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.620     5.141    nolabel_line46/clk
    SLICE_X64Y26         FDRE                                         r  nolabel_line46/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  nolabel_line46/counter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.479    nolabel_line46/counter_reg_n_0_[2]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.983 r  nolabel_line46/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    nolabel_line46/counter_reg[0]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.100 r  nolabel_line46/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.100    nolabel_line46/counter_reg[4]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  nolabel_line46/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.217    nolabel_line46/counter_reg[8]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  nolabel_line46/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.334    nolabel_line46/counter_reg[12]_i_1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.553 r  nolabel_line46/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.553    nolabel_line46/counter_reg[16]_i_1_n_7
    SLICE_X64Y30         FDRE                                         r  nolabel_line46/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    nolabel_line46/clk
    SLICE_X64Y30         FDRE                                         r  nolabel_line46/counter_reg[16]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y30         FDRE (Setup_fdre_C_D)        0.109    15.197    nolabel_line46/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -7.553    
  -------------------------------------------------------------------
                         slack                                  7.644    

Slack (MET) :             7.657ns  (required time - arrival time)
  Source:                 nolabel_line46/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 1.579ns (65.834%)  route 0.819ns (34.166%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.620     5.141    nolabel_line46/clk
    SLICE_X64Y26         FDRE                                         r  nolabel_line46/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  nolabel_line46/counter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.479    nolabel_line46/counter_reg_n_0_[2]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.983 r  nolabel_line46/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    nolabel_line46/counter_reg[0]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.100 r  nolabel_line46/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.100    nolabel_line46/counter_reg[4]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  nolabel_line46/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.217    nolabel_line46/counter_reg[8]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.540 r  nolabel_line46/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.540    nolabel_line46/counter_reg[12]_i_1_n_6
    SLICE_X64Y29         FDRE                                         r  nolabel_line46/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    nolabel_line46/clk
    SLICE_X64Y29         FDRE                                         r  nolabel_line46/counter_reg[13]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y29         FDRE (Setup_fdre_C_D)        0.109    15.197    nolabel_line46/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                  7.657    

Slack (MET) :             7.665ns  (required time - arrival time)
  Source:                 nolabel_line46/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.571ns (65.720%)  route 0.819ns (34.280%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.620     5.141    nolabel_line46/clk
    SLICE_X64Y26         FDRE                                         r  nolabel_line46/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  nolabel_line46/counter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.479    nolabel_line46/counter_reg_n_0_[2]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.983 r  nolabel_line46/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    nolabel_line46/counter_reg[0]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.100 r  nolabel_line46/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.100    nolabel_line46/counter_reg[4]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  nolabel_line46/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.217    nolabel_line46/counter_reg[8]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.532 r  nolabel_line46/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.532    nolabel_line46/counter_reg[12]_i_1_n_4
    SLICE_X64Y29         FDRE                                         r  nolabel_line46/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    nolabel_line46/clk
    SLICE_X64Y29         FDRE                                         r  nolabel_line46/counter_reg[15]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y29         FDRE (Setup_fdre_C_D)        0.109    15.197    nolabel_line46/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                  7.665    

Slack (MET) :             7.741ns  (required time - arrival time)
  Source:                 nolabel_line46/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 1.495ns (64.594%)  route 0.819ns (35.406%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.620     5.141    nolabel_line46/clk
    SLICE_X64Y26         FDRE                                         r  nolabel_line46/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  nolabel_line46/counter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.479    nolabel_line46/counter_reg_n_0_[2]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.983 r  nolabel_line46/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    nolabel_line46/counter_reg[0]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.100 r  nolabel_line46/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.100    nolabel_line46/counter_reg[4]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  nolabel_line46/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.217    nolabel_line46/counter_reg[8]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.456 r  nolabel_line46/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.456    nolabel_line46/counter_reg[12]_i_1_n_5
    SLICE_X64Y29         FDRE                                         r  nolabel_line46/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    nolabel_line46/clk
    SLICE_X64Y29         FDRE                                         r  nolabel_line46/counter_reg[14]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y29         FDRE (Setup_fdre_C_D)        0.109    15.197    nolabel_line46/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                  7.741    

Slack (MET) :             7.761ns  (required time - arrival time)
  Source:                 nolabel_line46/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 1.475ns (64.285%)  route 0.819ns (35.715%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.620     5.141    nolabel_line46/clk
    SLICE_X64Y26         FDRE                                         r  nolabel_line46/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  nolabel_line46/counter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.479    nolabel_line46/counter_reg_n_0_[2]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.983 r  nolabel_line46/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    nolabel_line46/counter_reg[0]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.100 r  nolabel_line46/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.100    nolabel_line46/counter_reg[4]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  nolabel_line46/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.217    nolabel_line46/counter_reg[8]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.436 r  nolabel_line46/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.436    nolabel_line46/counter_reg[12]_i_1_n_7
    SLICE_X64Y29         FDRE                                         r  nolabel_line46/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    nolabel_line46/clk
    SLICE_X64Y29         FDRE                                         r  nolabel_line46/counter_reg[12]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y29         FDRE (Setup_fdre_C_D)        0.109    15.197    nolabel_line46/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                  7.761    

Slack (MET) :             7.773ns  (required time - arrival time)
  Source:                 nolabel_line46/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 1.462ns (64.082%)  route 0.819ns (35.918%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.620     5.141    nolabel_line46/clk
    SLICE_X64Y26         FDRE                                         r  nolabel_line46/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  nolabel_line46/counter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.479    nolabel_line46/counter_reg_n_0_[2]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.983 r  nolabel_line46/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    nolabel_line46/counter_reg[0]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.100 r  nolabel_line46/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.100    nolabel_line46/counter_reg[4]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.423 r  nolabel_line46/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.423    nolabel_line46/counter_reg[8]_i_1_n_6
    SLICE_X64Y28         FDRE                                         r  nolabel_line46/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507    14.848    nolabel_line46/clk
    SLICE_X64Y28         FDRE                                         r  nolabel_line46/counter_reg[9]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y28         FDRE (Setup_fdre_C_D)        0.109    15.196    nolabel_line46/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                  7.773    

Slack (MET) :             7.781ns  (required time - arrival time)
  Source:                 nolabel_line46/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.454ns (63.955%)  route 0.819ns (36.045%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.620     5.141    nolabel_line46/clk
    SLICE_X64Y26         FDRE                                         r  nolabel_line46/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  nolabel_line46/counter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.479    nolabel_line46/counter_reg_n_0_[2]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.983 r  nolabel_line46/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    nolabel_line46/counter_reg[0]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.100 r  nolabel_line46/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.100    nolabel_line46/counter_reg[4]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.415 r  nolabel_line46/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.415    nolabel_line46/counter_reg[8]_i_1_n_4
    SLICE_X64Y28         FDRE                                         r  nolabel_line46/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507    14.848    nolabel_line46/clk
    SLICE_X64Y28         FDRE                                         r  nolabel_line46/counter_reg[11]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y28         FDRE (Setup_fdre_C_D)        0.109    15.196    nolabel_line46/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -7.415    
  -------------------------------------------------------------------
                         slack                                  7.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 nolabel_line46/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    nolabel_line46/clk
    SLICE_X64Y26         FDRE                                         r  nolabel_line46/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  nolabel_line46/counter_reg[0]/Q
                         net (fo=1, routed)           0.163     1.793    nolabel_line46/counter_reg_n_0_[0]
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.838 r  nolabel_line46/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.838    nolabel_line46/counter[0]_i_2_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.908 r  nolabel_line46/counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.908    nolabel_line46/counter_reg[0]_i_1_n_7
    SLICE_X64Y26         FDRE                                         r  nolabel_line46/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     1.978    nolabel_line46/clk
    SLICE_X64Y26         FDRE                                         r  nolabel_line46/counter_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    nolabel_line46/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 nolabel_line46/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.587     1.470    nolabel_line46/clk
    SLICE_X64Y30         FDRE                                         r  nolabel_line46/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  nolabel_line46/counter_reg[16]/Q
                         net (fo=1, routed)           0.170     1.805    nolabel_line46/counter_reg_n_0_[16]
    SLICE_X64Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.920 r  nolabel_line46/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.920    nolabel_line46/counter_reg[16]_i_1_n_7
    SLICE_X64Y30         FDRE                                         r  nolabel_line46/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.856     1.983    nolabel_line46/clk
    SLICE_X64Y30         FDRE                                         r  nolabel_line46/counter_reg[16]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.134     1.604    nolabel_line46/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 nolabel_line46/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    nolabel_line46/clk
    SLICE_X64Y27         FDRE                                         r  nolabel_line46/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  nolabel_line46/counter_reg[4]/Q
                         net (fo=1, routed)           0.170     1.803    nolabel_line46/counter_reg_n_0_[4]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.918 r  nolabel_line46/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.918    nolabel_line46/counter_reg[4]_i_1_n_7
    SLICE_X64Y27         FDRE                                         r  nolabel_line46/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.980    nolabel_line46/clk
    SLICE_X64Y27         FDRE                                         r  nolabel_line46/counter_reg[4]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134     1.602    nolabel_line46/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 nolabel_line46/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    nolabel_line46/clk
    SLICE_X64Y28         FDRE                                         r  nolabel_line46/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  nolabel_line46/counter_reg[8]/Q
                         net (fo=1, routed)           0.170     1.803    nolabel_line46/counter_reg_n_0_[8]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.918 r  nolabel_line46/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.918    nolabel_line46/counter_reg[8]_i_1_n_7
    SLICE_X64Y28         FDRE                                         r  nolabel_line46/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.854     1.981    nolabel_line46/clk
    SLICE_X64Y28         FDRE                                         r  nolabel_line46/counter_reg[8]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.134     1.602    nolabel_line46/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 nolabel_line46/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.469    nolabel_line46/clk
    SLICE_X64Y29         FDRE                                         r  nolabel_line46/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  nolabel_line46/counter_reg[12]/Q
                         net (fo=1, routed)           0.170     1.804    nolabel_line46/counter_reg_n_0_[12]
    SLICE_X64Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.919 r  nolabel_line46/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.919    nolabel_line46/counter_reg[12]_i_1_n_7
    SLICE_X64Y29         FDRE                                         r  nolabel_line46/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.855     1.982    nolabel_line46/clk
    SLICE_X64Y29         FDRE                                         r  nolabel_line46/counter_reg[12]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y29         FDRE (Hold_fdre_C_D)         0.134     1.603    nolabel_line46/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 nolabel_line46/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    nolabel_line46/clk
    SLICE_X64Y26         FDRE                                         r  nolabel_line46/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  nolabel_line46/counter_reg[0]/Q
                         net (fo=1, routed)           0.163     1.793    nolabel_line46/counter_reg_n_0_[0]
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.838 r  nolabel_line46/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.838    nolabel_line46/counter[0]_i_2_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.943 r  nolabel_line46/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.943    nolabel_line46/counter_reg[0]_i_1_n_6
    SLICE_X64Y26         FDRE                                         r  nolabel_line46/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     1.978    nolabel_line46/clk
    SLICE_X64Y26         FDRE                                         r  nolabel_line46/counter_reg[1]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    nolabel_line46/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 nolabel_line46/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.587     1.470    nolabel_line46/clk
    SLICE_X64Y30         FDRE                                         r  nolabel_line46/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  nolabel_line46/counter_reg[16]/Q
                         net (fo=1, routed)           0.170     1.805    nolabel_line46/counter_reg_n_0_[16]
    SLICE_X64Y30         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.955 r  nolabel_line46/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.955    nolabel_line46/counter_reg[16]_i_1_n_6
    SLICE_X64Y30         FDRE                                         r  nolabel_line46/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.856     1.983    nolabel_line46/clk
    SLICE_X64Y30         FDRE                                         r  nolabel_line46/counter_reg[17]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.134     1.604    nolabel_line46/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 nolabel_line46/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    nolabel_line46/clk
    SLICE_X64Y27         FDRE                                         r  nolabel_line46/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  nolabel_line46/counter_reg[4]/Q
                         net (fo=1, routed)           0.170     1.803    nolabel_line46/counter_reg_n_0_[4]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.953 r  nolabel_line46/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.953    nolabel_line46/counter_reg[4]_i_1_n_6
    SLICE_X64Y27         FDRE                                         r  nolabel_line46/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.980    nolabel_line46/clk
    SLICE_X64Y27         FDRE                                         r  nolabel_line46/counter_reg[5]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134     1.602    nolabel_line46/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 nolabel_line46/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    nolabel_line46/clk
    SLICE_X64Y28         FDRE                                         r  nolabel_line46/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  nolabel_line46/counter_reg[8]/Q
                         net (fo=1, routed)           0.170     1.803    nolabel_line46/counter_reg_n_0_[8]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.953 r  nolabel_line46/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.953    nolabel_line46/counter_reg[8]_i_1_n_6
    SLICE_X64Y28         FDRE                                         r  nolabel_line46/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.854     1.981    nolabel_line46/clk
    SLICE_X64Y28         FDRE                                         r  nolabel_line46/counter_reg[9]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.134     1.602    nolabel_line46/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 nolabel_line46/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line46/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.469    nolabel_line46/clk
    SLICE_X64Y29         FDRE                                         r  nolabel_line46/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  nolabel_line46/counter_reg[12]/Q
                         net (fo=1, routed)           0.170     1.804    nolabel_line46/counter_reg_n_0_[12]
    SLICE_X64Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.954 r  nolabel_line46/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.954    nolabel_line46/counter_reg[12]_i_1_n_6
    SLICE_X64Y29         FDRE                                         r  nolabel_line46/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.855     1.982    nolabel_line46/clk
    SLICE_X64Y29         FDRE                                         r  nolabel_line46/counter_reg[13]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y29         FDRE (Hold_fdre_C_D)         0.134     1.603    nolabel_line46/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.350    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   nolabel_line46/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   nolabel_line46/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   nolabel_line46/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y29   nolabel_line46/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y29   nolabel_line46/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y29   nolabel_line46/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y29   nolabel_line46/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y30   nolabel_line46/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y30   nolabel_line46/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   nolabel_line46/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   nolabel_line46/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   nolabel_line46/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   nolabel_line46/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   nolabel_line46/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   nolabel_line46/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   nolabel_line46/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   nolabel_line46/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   nolabel_line46/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   nolabel_line46/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   nolabel_line46/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   nolabel_line46/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   nolabel_line46/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   nolabel_line46/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   nolabel_line46/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   nolabel_line46/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   nolabel_line46/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   nolabel_line46/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   nolabel_line46/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y29   nolabel_line46/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_an_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            JA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.108ns  (logic 4.070ns (44.683%)  route 5.039ns (55.317%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  FSM_sequential_an_reg[1]/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  FSM_sequential_an_reg[1]/Q
                         net (fo=9, routed)           0.724     1.180    an__0[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.304 r  an_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           4.315     5.619    JA_OBUF[3]
    G2                   OBUF (Prop_obuf_I_O)         3.490     9.108 r  JA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.108    JA[3]
    G2                                                                r  JA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_an_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            JA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.069ns  (logic 4.315ns (47.575%)  route 4.754ns (52.425%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  FSM_sequential_an_reg[1]/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  FSM_sequential_an_reg[1]/Q
                         net (fo=9, routed)           0.690     1.146    an__0[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.152     1.298 r  an_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.064     5.362    JA_OBUF[4]
    H1                   OBUF (Prop_obuf_I_O)         3.707     9.069 r  JA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.069    JA[4]
    H1                                                                r  JA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_an_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            JA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.695ns  (logic 4.088ns (47.017%)  route 4.607ns (52.983%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  FSM_sequential_an_reg[1]/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_sequential_an_reg[1]/Q
                         net (fo=9, routed)           0.689     1.145    an__0[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.269 r  an_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.918     5.187    JA_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         3.508     8.695 r  JA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.695    JA[2]
    J2                                                                r  JA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_an_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.198ns  (logic 4.096ns (49.966%)  route 4.102ns (50.034%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  FSM_sequential_an_reg[1]/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_sequential_an_reg[1]/Q
                         net (fo=9, routed)           0.690     1.146    an__0[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.270 r  an_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           3.411     4.682    JA_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         3.516     8.198 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.198    JA[1]
    L2                                                                r  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_an_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.702ns  (logic 4.320ns (64.466%)  route 2.381ns (35.534%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  FSM_sequential_an_reg[1]/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  FSM_sequential_an_reg[1]/Q
                         net (fo=9, routed)           0.690     1.146    an__0[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.152     1.298 r  an_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.691     2.989    JA_OBUF[4]
    W4                   OBUF (Prop_obuf_I_O)         3.712     6.702 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.702    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_an_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.648ns  (logic 4.083ns (61.412%)  route 2.565ns (38.588%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  FSM_sequential_an_reg[1]/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_sequential_an_reg[1]/Q
                         net (fo=9, routed)           0.690     1.146    an__0[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.270 r  an_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.875     3.145    JA_OBUF[1]
    U2                   OBUF (Prop_obuf_I_O)         3.503     6.648 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.648    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_an_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.507ns  (logic 4.103ns (63.055%)  route 2.404ns (36.945%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  FSM_sequential_an_reg[1]/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  FSM_sequential_an_reg[1]/Q
                         net (fo=9, routed)           0.724     1.180    an__0[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.304 r  an_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.680     2.984    JA_OBUF[3]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.507 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.507    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_an_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.450ns  (logic 4.079ns (63.238%)  route 2.371ns (36.762%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  FSM_sequential_an_reg[1]/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  FSM_sequential_an_reg[1]/Q
                         net (fo=9, routed)           0.689     1.145    an__0[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.269 r  an_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.682     2.951    JA_OBUF[2]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.450 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.450    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            switch_cycle_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.328ns  (logic 1.583ns (25.014%)  route 4.745ns (74.986%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           3.819     5.278    sw_IBUF[7]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.402 r  switch_cycle[3]_C_i_1/O
                         net (fo=2, routed)           0.926     6.328    switch_cycle[3]
    SLICE_X61Y23         FDCE                                         r  switch_cycle_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            switch_cycle_reg[3]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.066ns  (logic 1.572ns (25.925%)  route 4.493ns (74.075%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=3, routed)           3.556     5.005    sw_IBUF[3]
    SLICE_X61Y23         LUT2 (Prop_lut2_I0_O)        0.124     5.129 f  switch_cycle_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.937     6.066    switch_cycle_reg[3]_LDC_i_1_n_0
    SLICE_X62Y23         FDPE                                         f  switch_cycle_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch_cycle_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.203ns (55.447%)  route 0.163ns (44.553%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         LDCE                         0.000     0.000 r  switch_cycle_reg[0]_LDC/G
    SLICE_X65Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  switch_cycle_reg[0]_LDC/Q
                         net (fo=5, routed)           0.163     0.321    switch_cycle_reg[0]_LDC_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I2_O)        0.045     0.366 r  seg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.366    seg[2]_i_1_n_0
    SLICE_X65Y23         FDRE                                         r  seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_cycle_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.203ns (55.296%)  route 0.164ns (44.704%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         LDCE                         0.000     0.000 r  switch_cycle_reg[0]_LDC/G
    SLICE_X65Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  switch_cycle_reg[0]_LDC/Q
                         net (fo=5, routed)           0.164     0.322    switch_cycle_reg[0]_LDC_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I3_O)        0.045     0.367 r  seg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.367    seg[3]_i_1_n_0
    SLICE_X65Y23         FDRE                                         r  seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_an_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_an_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.184ns (48.736%)  route 0.194ns (51.264%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  FSM_sequential_an_reg[0]/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_an_reg[0]/Q
                         net (fo=10, routed)          0.194     0.335    an__0[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.043     0.378 r  FSM_sequential_an[1]_i_1/O
                         net (fo=1, routed)           0.000     0.378    an__1[1]
    SLICE_X65Y26         FDCE                                         r  FSM_sequential_an_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_cycle_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.186ns (44.524%)  route 0.232ns (55.476%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  switch_cycle_reg[1]_C/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  switch_cycle_reg[1]_C/Q
                         net (fo=4, routed)           0.232     0.373    switch_cycle_reg[1]_C_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.418 r  seg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.418    seg[5]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_cycle_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.203ns (48.191%)  route 0.218ns (51.809%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         LDCE                         0.000     0.000 r  switch_cycle_reg[1]_LDC/G
    SLICE_X63Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  switch_cycle_reg[1]_LDC/Q
                         net (fo=4, routed)           0.218     0.376    switch_cycle_reg[1]_LDC_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I2_O)        0.045     0.421 r  seg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.421    seg[4]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_cycle_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.203ns (47.963%)  route 0.220ns (52.037%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         LDCE                         0.000     0.000 r  switch_cycle_reg[1]_LDC/G
    SLICE_X63Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  switch_cycle_reg[1]_LDC/Q
                         net (fo=4, routed)           0.220     0.378    switch_cycle_reg[1]_LDC_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I3_O)        0.045     0.423 r  seg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.423    seg[1]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_an_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            switch_cycle_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.186ns (38.799%)  route 0.293ns (61.201%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  FSM_sequential_an_reg[1]/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_an_reg[1]/Q
                         net (fo=9, routed)           0.293     0.434    an__0[1]
    SLICE_X64Y24         LUT6 (Prop_lut6_I3_O)        0.045     0.479 r  switch_cycle[0]_C_i_1/O
                         net (fo=2, routed)           0.000     0.479    switch_cycle[0]
    SLICE_X64Y24         FDCE                                         r  switch_cycle_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_cycle_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.186ns (38.653%)  route 0.295ns (61.347%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDPE                         0.000     0.000 r  switch_cycle_reg[0]_P/C
    SLICE_X63Y23         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  switch_cycle_reg[0]_P/Q
                         net (fo=5, routed)           0.295     0.436    switch_cycle_reg[0]_P_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I4_O)        0.045     0.481 r  seg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.481    seg[0]_i_1_n_0
    SLICE_X65Y23         FDRE                                         r  seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch_cycle_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.186ns (38.573%)  route 0.296ns (61.427%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDPE                         0.000     0.000 r  switch_cycle_reg[0]_P/C
    SLICE_X63Y23         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  switch_cycle_reg[0]_P/Q
                         net (fo=5, routed)           0.296     0.437    switch_cycle_reg[0]_P_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I3_O)        0.045     0.482 r  seg[6]_i_2/O
                         net (fo=1, routed)           0.000     0.482    seg[6]_i_2_n_0
    SLICE_X65Y23         FDRE                                         r  seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_an_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            switch_cycle_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.186ns (32.128%)  route 0.393ns (67.872%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE                         0.000     0.000 r  FSM_sequential_an_reg[1]/C
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_an_reg[1]/Q
                         net (fo=9, routed)           0.293     0.434    an__0[1]
    SLICE_X64Y24         LUT6 (Prop_lut6_I3_O)        0.045     0.479 r  switch_cycle[0]_C_i_1/O
                         net (fo=2, routed)           0.100     0.579    switch_cycle[0]
    SLICE_X63Y23         FDPE                                         r  switch_cycle_reg[0]_P/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line46/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.937ns  (logic 4.023ns (50.686%)  route 3.914ns (49.314%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    nolabel_line46/clk
    SLICE_X64Y30         FDRE                                         r  nolabel_line46/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  nolabel_line46/counter_reg[19]/Q
                         net (fo=19, routed)          3.914     9.579    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.505    13.084 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.084    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line46/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.682ns  (logic 1.370ns (51.082%)  route 1.312ns (48.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.587     1.470    nolabel_line46/clk
    SLICE_X64Y30         FDRE                                         r  nolabel_line46/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  nolabel_line46/counter_reg[19]/Q
                         net (fo=19, routed)          1.312     2.946    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.206     4.152 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.152    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------





