
Timer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002dd8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002ee4  08002ee4  00012ee4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002f08  08002f08  00020030  2**0
                  CONTENTS
  4 .ARM          00000000  08002f08  08002f08  00020030  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002f08  08002f08  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002f08  08002f08  00012f08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002f0c  08002f0c  00012f0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  08002f10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  20000030  08002f40  00020030  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f0  08002f40  000200f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008cc6  00000000  00000000  00020059  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001900  00000000  00000000  00028d1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009e8  00000000  00000000  0002a620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008e8  00000000  00000000  0002b008  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016788  00000000  00000000  0002b8f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ac80  00000000  00000000  00042078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082397  00000000  00000000  0004ccf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cf08f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000272c  00000000  00000000  000cf0e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000030 	.word	0x20000030
 8000128:	00000000 	.word	0x00000000
 800012c:	08002ecc 	.word	0x08002ecc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000034 	.word	0x20000034
 8000148:	08002ecc 	.word	0x08002ecc

0800014c <updateClockBuffer>:

int index_led = 0;
int led_buffer[4]= { 1 , 2 , 3 , 4 };


void updateClockBuffer() {
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
    if (hour < 10) {
 8000150:	4b29      	ldr	r3, [pc, #164]	; (80001f8 <updateClockBuffer+0xac>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b09      	cmp	r3, #9
 8000156:	dc06      	bgt.n	8000166 <updateClockBuffer+0x1a>
        led_buffer[0] = 0;
 8000158:	4b28      	ldr	r3, [pc, #160]	; (80001fc <updateClockBuffer+0xb0>)
 800015a:	2200      	movs	r2, #0
 800015c:	601a      	str	r2, [r3, #0]
        led_buffer[1] = hour;
 800015e:	4b26      	ldr	r3, [pc, #152]	; (80001f8 <updateClockBuffer+0xac>)
 8000160:	681b      	ldr	r3, [r3, #0]
 8000162:	4a26      	ldr	r2, [pc, #152]	; (80001fc <updateClockBuffer+0xb0>)
 8000164:	6053      	str	r3, [r2, #4]
    }
    if (hour >= 10) {
 8000166:	4b24      	ldr	r3, [pc, #144]	; (80001f8 <updateClockBuffer+0xac>)
 8000168:	681b      	ldr	r3, [r3, #0]
 800016a:	2b09      	cmp	r3, #9
 800016c:	dd18      	ble.n	80001a0 <updateClockBuffer+0x54>
        led_buffer[0] = hour / 10;
 800016e:	4b22      	ldr	r3, [pc, #136]	; (80001f8 <updateClockBuffer+0xac>)
 8000170:	681b      	ldr	r3, [r3, #0]
 8000172:	4a23      	ldr	r2, [pc, #140]	; (8000200 <updateClockBuffer+0xb4>)
 8000174:	fb82 1203 	smull	r1, r2, r2, r3
 8000178:	1092      	asrs	r2, r2, #2
 800017a:	17db      	asrs	r3, r3, #31
 800017c:	1ad3      	subs	r3, r2, r3
 800017e:	4a1f      	ldr	r2, [pc, #124]	; (80001fc <updateClockBuffer+0xb0>)
 8000180:	6013      	str	r3, [r2, #0]
        led_buffer[1] = hour % 10;
 8000182:	4b1d      	ldr	r3, [pc, #116]	; (80001f8 <updateClockBuffer+0xac>)
 8000184:	6819      	ldr	r1, [r3, #0]
 8000186:	4b1e      	ldr	r3, [pc, #120]	; (8000200 <updateClockBuffer+0xb4>)
 8000188:	fb83 2301 	smull	r2, r3, r3, r1
 800018c:	109a      	asrs	r2, r3, #2
 800018e:	17cb      	asrs	r3, r1, #31
 8000190:	1ad2      	subs	r2, r2, r3
 8000192:	4613      	mov	r3, r2
 8000194:	009b      	lsls	r3, r3, #2
 8000196:	4413      	add	r3, r2
 8000198:	005b      	lsls	r3, r3, #1
 800019a:	1aca      	subs	r2, r1, r3
 800019c:	4b17      	ldr	r3, [pc, #92]	; (80001fc <updateClockBuffer+0xb0>)
 800019e:	605a      	str	r2, [r3, #4]
    }
    if (minute < 10) {
 80001a0:	4b18      	ldr	r3, [pc, #96]	; (8000204 <updateClockBuffer+0xb8>)
 80001a2:	681b      	ldr	r3, [r3, #0]
 80001a4:	2b09      	cmp	r3, #9
 80001a6:	dc06      	bgt.n	80001b6 <updateClockBuffer+0x6a>
        led_buffer[2] = 0;
 80001a8:	4b14      	ldr	r3, [pc, #80]	; (80001fc <updateClockBuffer+0xb0>)
 80001aa:	2200      	movs	r2, #0
 80001ac:	609a      	str	r2, [r3, #8]
        led_buffer[3] = minute;
 80001ae:	4b15      	ldr	r3, [pc, #84]	; (8000204 <updateClockBuffer+0xb8>)
 80001b0:	681b      	ldr	r3, [r3, #0]
 80001b2:	4a12      	ldr	r2, [pc, #72]	; (80001fc <updateClockBuffer+0xb0>)
 80001b4:	60d3      	str	r3, [r2, #12]
    }
    if (minute >= 10) {
 80001b6:	4b13      	ldr	r3, [pc, #76]	; (8000204 <updateClockBuffer+0xb8>)
 80001b8:	681b      	ldr	r3, [r3, #0]
 80001ba:	2b09      	cmp	r3, #9
 80001bc:	dd18      	ble.n	80001f0 <updateClockBuffer+0xa4>
        led_buffer[0] = minute / 10;
 80001be:	4b11      	ldr	r3, [pc, #68]	; (8000204 <updateClockBuffer+0xb8>)
 80001c0:	681b      	ldr	r3, [r3, #0]
 80001c2:	4a0f      	ldr	r2, [pc, #60]	; (8000200 <updateClockBuffer+0xb4>)
 80001c4:	fb82 1203 	smull	r1, r2, r2, r3
 80001c8:	1092      	asrs	r2, r2, #2
 80001ca:	17db      	asrs	r3, r3, #31
 80001cc:	1ad3      	subs	r3, r2, r3
 80001ce:	4a0b      	ldr	r2, [pc, #44]	; (80001fc <updateClockBuffer+0xb0>)
 80001d0:	6013      	str	r3, [r2, #0]
        led_buffer[1] = minute % 10;
 80001d2:	4b0c      	ldr	r3, [pc, #48]	; (8000204 <updateClockBuffer+0xb8>)
 80001d4:	6819      	ldr	r1, [r3, #0]
 80001d6:	4b0a      	ldr	r3, [pc, #40]	; (8000200 <updateClockBuffer+0xb4>)
 80001d8:	fb83 2301 	smull	r2, r3, r3, r1
 80001dc:	109a      	asrs	r2, r3, #2
 80001de:	17cb      	asrs	r3, r1, #31
 80001e0:	1ad2      	subs	r2, r2, r3
 80001e2:	4613      	mov	r3, r2
 80001e4:	009b      	lsls	r3, r3, #2
 80001e6:	4413      	add	r3, r2
 80001e8:	005b      	lsls	r3, r3, #1
 80001ea:	1aca      	subs	r2, r1, r3
 80001ec:	4b03      	ldr	r3, [pc, #12]	; (80001fc <updateClockBuffer+0xb0>)
 80001ee:	605a      	str	r2, [r3, #4]
    }
}
 80001f0:	bf00      	nop
 80001f2:	46bd      	mov	sp, r7
 80001f4:	bc80      	pop	{r7}
 80001f6:	4770      	bx	lr
 80001f8:	20000018 	.word	0x20000018
 80001fc:	20000000 	.word	0x20000000
 8000200:	66666667 	.word	0x66666667
 8000204:	2000001c 	.word	0x2000001c

08000208 <clock>:

void clock() {
 8000208:	b480      	push	{r7}
 800020a:	af00      	add	r7, sp, #0
    second++;
 800020c:	4b13      	ldr	r3, [pc, #76]	; (800025c <clock+0x54>)
 800020e:	681b      	ldr	r3, [r3, #0]
 8000210:	3301      	adds	r3, #1
 8000212:	4a12      	ldr	r2, [pc, #72]	; (800025c <clock+0x54>)
 8000214:	6013      	str	r3, [r2, #0]
    if (second >= 60) {
 8000216:	4b11      	ldr	r3, [pc, #68]	; (800025c <clock+0x54>)
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	2b3b      	cmp	r3, #59	; 0x3b
 800021c:	dd07      	ble.n	800022e <clock+0x26>
        second = 0;
 800021e:	4b0f      	ldr	r3, [pc, #60]	; (800025c <clock+0x54>)
 8000220:	2200      	movs	r2, #0
 8000222:	601a      	str	r2, [r3, #0]
        minute++;
 8000224:	4b0e      	ldr	r3, [pc, #56]	; (8000260 <clock+0x58>)
 8000226:	681b      	ldr	r3, [r3, #0]
 8000228:	3301      	adds	r3, #1
 800022a:	4a0d      	ldr	r2, [pc, #52]	; (8000260 <clock+0x58>)
 800022c:	6013      	str	r3, [r2, #0]
    }
    if (minute >= 60) {
 800022e:	4b0c      	ldr	r3, [pc, #48]	; (8000260 <clock+0x58>)
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	2b3b      	cmp	r3, #59	; 0x3b
 8000234:	dd07      	ble.n	8000246 <clock+0x3e>
        minute = 0;
 8000236:	4b0a      	ldr	r3, [pc, #40]	; (8000260 <clock+0x58>)
 8000238:	2200      	movs	r2, #0
 800023a:	601a      	str	r2, [r3, #0]
        hour++;
 800023c:	4b09      	ldr	r3, [pc, #36]	; (8000264 <clock+0x5c>)
 800023e:	681b      	ldr	r3, [r3, #0]
 8000240:	3301      	adds	r3, #1
 8000242:	4a08      	ldr	r2, [pc, #32]	; (8000264 <clock+0x5c>)
 8000244:	6013      	str	r3, [r2, #0]
    }
    if (hour >= 24) {
 8000246:	4b07      	ldr	r3, [pc, #28]	; (8000264 <clock+0x5c>)
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	2b17      	cmp	r3, #23
 800024c:	dd02      	ble.n	8000254 <clock+0x4c>
        hour = 0;
 800024e:	4b05      	ldr	r3, [pc, #20]	; (8000264 <clock+0x5c>)
 8000250:	2200      	movs	r2, #0
 8000252:	601a      	str	r2, [r3, #0]
    }
}
 8000254:	bf00      	nop
 8000256:	46bd      	mov	sp, r7
 8000258:	bc80      	pop	{r7}
 800025a:	4770      	bx	lr
 800025c:	20000020 	.word	0x20000020
 8000260:	2000001c 	.word	0x2000001c
 8000264:	20000018 	.word	0x20000018

08000268 <display7SEG>:

#include <control_7SEG.h>
#include "main.h"
#include <clock_buffer.h>

void display7SEG(int num) {
 8000268:	b580      	push	{r7, lr}
 800026a:	b082      	sub	sp, #8
 800026c:	af00      	add	r7, sp, #0
 800026e:	6078      	str	r0, [r7, #4]
	if (num == 0) {
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	2b00      	cmp	r3, #0
 8000274:	d122      	bne.n	80002bc <display7SEG+0x54>
		HAL_GPIO_WritePin(PB0_GPIO_Port, PB0_Pin, GPIO_PIN_RESET);
 8000276:	2200      	movs	r2, #0
 8000278:	2101      	movs	r1, #1
 800027a:	48bd      	ldr	r0, [pc, #756]	; (8000570 <display7SEG+0x308>)
 800027c:	f001 fe10 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB1_GPIO_Port, PB1_Pin, GPIO_PIN_RESET);
 8000280:	2200      	movs	r2, #0
 8000282:	2102      	movs	r1, #2
 8000284:	48ba      	ldr	r0, [pc, #744]	; (8000570 <display7SEG+0x308>)
 8000286:	f001 fe0b 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB2_GPIO_Port, PB2_Pin, GPIO_PIN_RESET);
 800028a:	2200      	movs	r2, #0
 800028c:	2104      	movs	r1, #4
 800028e:	48b8      	ldr	r0, [pc, #736]	; (8000570 <display7SEG+0x308>)
 8000290:	f001 fe06 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB3_GPIO_Port, PB3_Pin, GPIO_PIN_RESET);
 8000294:	2200      	movs	r2, #0
 8000296:	2108      	movs	r1, #8
 8000298:	48b5      	ldr	r0, [pc, #724]	; (8000570 <display7SEG+0x308>)
 800029a:	f001 fe01 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB4_GPIO_Port, PB4_Pin, GPIO_PIN_RESET);
 800029e:	2200      	movs	r2, #0
 80002a0:	2110      	movs	r1, #16
 80002a2:	48b3      	ldr	r0, [pc, #716]	; (8000570 <display7SEG+0x308>)
 80002a4:	f001 fdfc 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB5_GPIO_Port, PB5_Pin, GPIO_PIN_RESET);
 80002a8:	2200      	movs	r2, #0
 80002aa:	2120      	movs	r1, #32
 80002ac:	48b0      	ldr	r0, [pc, #704]	; (8000570 <display7SEG+0x308>)
 80002ae:	f001 fdf7 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB6_GPIO_Port, PB6_Pin, GPIO_PIN_SET);
 80002b2:	2201      	movs	r2, #1
 80002b4:	2140      	movs	r1, #64	; 0x40
 80002b6:	48ae      	ldr	r0, [pc, #696]	; (8000570 <display7SEG+0x308>)
 80002b8:	f001 fdf2 	bl	8001ea0 <HAL_GPIO_WritePin>
	}
	if (num == 1) {
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	2b01      	cmp	r3, #1
 80002c0:	d122      	bne.n	8000308 <display7SEG+0xa0>
		HAL_GPIO_WritePin(PB0_GPIO_Port, PB0_Pin, GPIO_PIN_SET);
 80002c2:	2201      	movs	r2, #1
 80002c4:	2101      	movs	r1, #1
 80002c6:	48aa      	ldr	r0, [pc, #680]	; (8000570 <display7SEG+0x308>)
 80002c8:	f001 fdea 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB1_GPIO_Port, PB1_Pin, GPIO_PIN_RESET);
 80002cc:	2200      	movs	r2, #0
 80002ce:	2102      	movs	r1, #2
 80002d0:	48a7      	ldr	r0, [pc, #668]	; (8000570 <display7SEG+0x308>)
 80002d2:	f001 fde5 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB2_GPIO_Port, PB2_Pin, GPIO_PIN_RESET);
 80002d6:	2200      	movs	r2, #0
 80002d8:	2104      	movs	r1, #4
 80002da:	48a5      	ldr	r0, [pc, #660]	; (8000570 <display7SEG+0x308>)
 80002dc:	f001 fde0 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB3_GPIO_Port, PB3_Pin, GPIO_PIN_SET);
 80002e0:	2201      	movs	r2, #1
 80002e2:	2108      	movs	r1, #8
 80002e4:	48a2      	ldr	r0, [pc, #648]	; (8000570 <display7SEG+0x308>)
 80002e6:	f001 fddb 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB4_GPIO_Port, PB4_Pin, GPIO_PIN_SET);
 80002ea:	2201      	movs	r2, #1
 80002ec:	2110      	movs	r1, #16
 80002ee:	48a0      	ldr	r0, [pc, #640]	; (8000570 <display7SEG+0x308>)
 80002f0:	f001 fdd6 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB5_GPIO_Port, PB5_Pin, GPIO_PIN_SET);
 80002f4:	2201      	movs	r2, #1
 80002f6:	2120      	movs	r1, #32
 80002f8:	489d      	ldr	r0, [pc, #628]	; (8000570 <display7SEG+0x308>)
 80002fa:	f001 fdd1 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB6_GPIO_Port, PB6_Pin, GPIO_PIN_SET);
 80002fe:	2201      	movs	r2, #1
 8000300:	2140      	movs	r1, #64	; 0x40
 8000302:	489b      	ldr	r0, [pc, #620]	; (8000570 <display7SEG+0x308>)
 8000304:	f001 fdcc 	bl	8001ea0 <HAL_GPIO_WritePin>
	}
	if (num == 2) {
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	2b02      	cmp	r3, #2
 800030c:	d122      	bne.n	8000354 <display7SEG+0xec>
		HAL_GPIO_WritePin(PB0_GPIO_Port, PB0_Pin, GPIO_PIN_RESET);
 800030e:	2200      	movs	r2, #0
 8000310:	2101      	movs	r1, #1
 8000312:	4897      	ldr	r0, [pc, #604]	; (8000570 <display7SEG+0x308>)
 8000314:	f001 fdc4 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB1_GPIO_Port, PB1_Pin, GPIO_PIN_RESET);
 8000318:	2200      	movs	r2, #0
 800031a:	2102      	movs	r1, #2
 800031c:	4894      	ldr	r0, [pc, #592]	; (8000570 <display7SEG+0x308>)
 800031e:	f001 fdbf 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB2_GPIO_Port, PB2_Pin, GPIO_PIN_SET);
 8000322:	2201      	movs	r2, #1
 8000324:	2104      	movs	r1, #4
 8000326:	4892      	ldr	r0, [pc, #584]	; (8000570 <display7SEG+0x308>)
 8000328:	f001 fdba 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB3_GPIO_Port, PB3_Pin, GPIO_PIN_RESET);
 800032c:	2200      	movs	r2, #0
 800032e:	2108      	movs	r1, #8
 8000330:	488f      	ldr	r0, [pc, #572]	; (8000570 <display7SEG+0x308>)
 8000332:	f001 fdb5 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB4_GPIO_Port, PB4_Pin, GPIO_PIN_RESET);
 8000336:	2200      	movs	r2, #0
 8000338:	2110      	movs	r1, #16
 800033a:	488d      	ldr	r0, [pc, #564]	; (8000570 <display7SEG+0x308>)
 800033c:	f001 fdb0 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB5_GPIO_Port, PB5_Pin, GPIO_PIN_SET);
 8000340:	2201      	movs	r2, #1
 8000342:	2120      	movs	r1, #32
 8000344:	488a      	ldr	r0, [pc, #552]	; (8000570 <display7SEG+0x308>)
 8000346:	f001 fdab 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB6_GPIO_Port, PB6_Pin, GPIO_PIN_RESET);
 800034a:	2200      	movs	r2, #0
 800034c:	2140      	movs	r1, #64	; 0x40
 800034e:	4888      	ldr	r0, [pc, #544]	; (8000570 <display7SEG+0x308>)
 8000350:	f001 fda6 	bl	8001ea0 <HAL_GPIO_WritePin>

	}
	if (num == 3) {
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	2b03      	cmp	r3, #3
 8000358:	d122      	bne.n	80003a0 <display7SEG+0x138>
		HAL_GPIO_WritePin(PB0_GPIO_Port, PB0_Pin, GPIO_PIN_RESET);
 800035a:	2200      	movs	r2, #0
 800035c:	2101      	movs	r1, #1
 800035e:	4884      	ldr	r0, [pc, #528]	; (8000570 <display7SEG+0x308>)
 8000360:	f001 fd9e 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB1_GPIO_Port, PB1_Pin, GPIO_PIN_RESET);
 8000364:	2200      	movs	r2, #0
 8000366:	2102      	movs	r1, #2
 8000368:	4881      	ldr	r0, [pc, #516]	; (8000570 <display7SEG+0x308>)
 800036a:	f001 fd99 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB2_GPIO_Port, PB2_Pin, GPIO_PIN_RESET);
 800036e:	2200      	movs	r2, #0
 8000370:	2104      	movs	r1, #4
 8000372:	487f      	ldr	r0, [pc, #508]	; (8000570 <display7SEG+0x308>)
 8000374:	f001 fd94 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB3_GPIO_Port, PB3_Pin, GPIO_PIN_RESET);
 8000378:	2200      	movs	r2, #0
 800037a:	2108      	movs	r1, #8
 800037c:	487c      	ldr	r0, [pc, #496]	; (8000570 <display7SEG+0x308>)
 800037e:	f001 fd8f 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB4_GPIO_Port, PB4_Pin, GPIO_PIN_SET);
 8000382:	2201      	movs	r2, #1
 8000384:	2110      	movs	r1, #16
 8000386:	487a      	ldr	r0, [pc, #488]	; (8000570 <display7SEG+0x308>)
 8000388:	f001 fd8a 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB5_GPIO_Port, PB5_Pin, GPIO_PIN_SET);
 800038c:	2201      	movs	r2, #1
 800038e:	2120      	movs	r1, #32
 8000390:	4877      	ldr	r0, [pc, #476]	; (8000570 <display7SEG+0x308>)
 8000392:	f001 fd85 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB6_GPIO_Port, PB6_Pin, GPIO_PIN_RESET);
 8000396:	2200      	movs	r2, #0
 8000398:	2140      	movs	r1, #64	; 0x40
 800039a:	4875      	ldr	r0, [pc, #468]	; (8000570 <display7SEG+0x308>)
 800039c:	f001 fd80 	bl	8001ea0 <HAL_GPIO_WritePin>
	}
	if (num == 4) {
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	2b04      	cmp	r3, #4
 80003a4:	d122      	bne.n	80003ec <display7SEG+0x184>
		HAL_GPIO_WritePin(PB0_GPIO_Port, PB0_Pin, GPIO_PIN_SET);
 80003a6:	2201      	movs	r2, #1
 80003a8:	2101      	movs	r1, #1
 80003aa:	4871      	ldr	r0, [pc, #452]	; (8000570 <display7SEG+0x308>)
 80003ac:	f001 fd78 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB1_GPIO_Port, PB1_Pin, GPIO_PIN_RESET);
 80003b0:	2200      	movs	r2, #0
 80003b2:	2102      	movs	r1, #2
 80003b4:	486e      	ldr	r0, [pc, #440]	; (8000570 <display7SEG+0x308>)
 80003b6:	f001 fd73 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB2_GPIO_Port, PB2_Pin, GPIO_PIN_RESET);
 80003ba:	2200      	movs	r2, #0
 80003bc:	2104      	movs	r1, #4
 80003be:	486c      	ldr	r0, [pc, #432]	; (8000570 <display7SEG+0x308>)
 80003c0:	f001 fd6e 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB3_GPIO_Port, PB3_Pin, GPIO_PIN_SET);
 80003c4:	2201      	movs	r2, #1
 80003c6:	2108      	movs	r1, #8
 80003c8:	4869      	ldr	r0, [pc, #420]	; (8000570 <display7SEG+0x308>)
 80003ca:	f001 fd69 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB4_GPIO_Port, PB4_Pin, GPIO_PIN_SET);
 80003ce:	2201      	movs	r2, #1
 80003d0:	2110      	movs	r1, #16
 80003d2:	4867      	ldr	r0, [pc, #412]	; (8000570 <display7SEG+0x308>)
 80003d4:	f001 fd64 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB5_GPIO_Port, PB5_Pin, GPIO_PIN_RESET);
 80003d8:	2200      	movs	r2, #0
 80003da:	2120      	movs	r1, #32
 80003dc:	4864      	ldr	r0, [pc, #400]	; (8000570 <display7SEG+0x308>)
 80003de:	f001 fd5f 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB6_GPIO_Port, PB6_Pin, GPIO_PIN_RESET);
 80003e2:	2200      	movs	r2, #0
 80003e4:	2140      	movs	r1, #64	; 0x40
 80003e6:	4862      	ldr	r0, [pc, #392]	; (8000570 <display7SEG+0x308>)
 80003e8:	f001 fd5a 	bl	8001ea0 <HAL_GPIO_WritePin>
	}
	if (num == 5) {
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	2b05      	cmp	r3, #5
 80003f0:	d122      	bne.n	8000438 <display7SEG+0x1d0>
		HAL_GPIO_WritePin(PB0_GPIO_Port, PB0_Pin, GPIO_PIN_RESET);
 80003f2:	2200      	movs	r2, #0
 80003f4:	2101      	movs	r1, #1
 80003f6:	485e      	ldr	r0, [pc, #376]	; (8000570 <display7SEG+0x308>)
 80003f8:	f001 fd52 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB1_GPIO_Port, PB1_Pin, GPIO_PIN_SET);
 80003fc:	2201      	movs	r2, #1
 80003fe:	2102      	movs	r1, #2
 8000400:	485b      	ldr	r0, [pc, #364]	; (8000570 <display7SEG+0x308>)
 8000402:	f001 fd4d 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB2_GPIO_Port, PB2_Pin, GPIO_PIN_RESET);
 8000406:	2200      	movs	r2, #0
 8000408:	2104      	movs	r1, #4
 800040a:	4859      	ldr	r0, [pc, #356]	; (8000570 <display7SEG+0x308>)
 800040c:	f001 fd48 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB3_GPIO_Port, PB3_Pin, GPIO_PIN_RESET);
 8000410:	2200      	movs	r2, #0
 8000412:	2108      	movs	r1, #8
 8000414:	4856      	ldr	r0, [pc, #344]	; (8000570 <display7SEG+0x308>)
 8000416:	f001 fd43 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB4_GPIO_Port, PB4_Pin, GPIO_PIN_SET);
 800041a:	2201      	movs	r2, #1
 800041c:	2110      	movs	r1, #16
 800041e:	4854      	ldr	r0, [pc, #336]	; (8000570 <display7SEG+0x308>)
 8000420:	f001 fd3e 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB5_GPIO_Port, PB5_Pin, GPIO_PIN_RESET);
 8000424:	2200      	movs	r2, #0
 8000426:	2120      	movs	r1, #32
 8000428:	4851      	ldr	r0, [pc, #324]	; (8000570 <display7SEG+0x308>)
 800042a:	f001 fd39 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB6_GPIO_Port, PB6_Pin, GPIO_PIN_RESET);
 800042e:	2200      	movs	r2, #0
 8000430:	2140      	movs	r1, #64	; 0x40
 8000432:	484f      	ldr	r0, [pc, #316]	; (8000570 <display7SEG+0x308>)
 8000434:	f001 fd34 	bl	8001ea0 <HAL_GPIO_WritePin>
	}
	if (num == 6) {
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	2b06      	cmp	r3, #6
 800043c:	d122      	bne.n	8000484 <display7SEG+0x21c>
		HAL_GPIO_WritePin(PB0_GPIO_Port, PB0_Pin, GPIO_PIN_RESET);
 800043e:	2200      	movs	r2, #0
 8000440:	2101      	movs	r1, #1
 8000442:	484b      	ldr	r0, [pc, #300]	; (8000570 <display7SEG+0x308>)
 8000444:	f001 fd2c 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB1_GPIO_Port, PB1_Pin, GPIO_PIN_SET);
 8000448:	2201      	movs	r2, #1
 800044a:	2102      	movs	r1, #2
 800044c:	4848      	ldr	r0, [pc, #288]	; (8000570 <display7SEG+0x308>)
 800044e:	f001 fd27 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB2_GPIO_Port, PB2_Pin, GPIO_PIN_RESET);
 8000452:	2200      	movs	r2, #0
 8000454:	2104      	movs	r1, #4
 8000456:	4846      	ldr	r0, [pc, #280]	; (8000570 <display7SEG+0x308>)
 8000458:	f001 fd22 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB3_GPIO_Port, PB3_Pin, GPIO_PIN_RESET);
 800045c:	2200      	movs	r2, #0
 800045e:	2108      	movs	r1, #8
 8000460:	4843      	ldr	r0, [pc, #268]	; (8000570 <display7SEG+0x308>)
 8000462:	f001 fd1d 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB4_GPIO_Port, PB4_Pin, GPIO_PIN_RESET);
 8000466:	2200      	movs	r2, #0
 8000468:	2110      	movs	r1, #16
 800046a:	4841      	ldr	r0, [pc, #260]	; (8000570 <display7SEG+0x308>)
 800046c:	f001 fd18 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB5_GPIO_Port, PB5_Pin, GPIO_PIN_RESET);
 8000470:	2200      	movs	r2, #0
 8000472:	2120      	movs	r1, #32
 8000474:	483e      	ldr	r0, [pc, #248]	; (8000570 <display7SEG+0x308>)
 8000476:	f001 fd13 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB6_GPIO_Port, PB6_Pin, GPIO_PIN_RESET);
 800047a:	2200      	movs	r2, #0
 800047c:	2140      	movs	r1, #64	; 0x40
 800047e:	483c      	ldr	r0, [pc, #240]	; (8000570 <display7SEG+0x308>)
 8000480:	f001 fd0e 	bl	8001ea0 <HAL_GPIO_WritePin>

	}
	if (num == 7) {
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	2b07      	cmp	r3, #7
 8000488:	d122      	bne.n	80004d0 <display7SEG+0x268>
		HAL_GPIO_WritePin(PB0_GPIO_Port, PB0_Pin, GPIO_PIN_RESET);
 800048a:	2200      	movs	r2, #0
 800048c:	2101      	movs	r1, #1
 800048e:	4838      	ldr	r0, [pc, #224]	; (8000570 <display7SEG+0x308>)
 8000490:	f001 fd06 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB1_GPIO_Port, PB1_Pin, GPIO_PIN_RESET);
 8000494:	2200      	movs	r2, #0
 8000496:	2102      	movs	r1, #2
 8000498:	4835      	ldr	r0, [pc, #212]	; (8000570 <display7SEG+0x308>)
 800049a:	f001 fd01 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB2_GPIO_Port, PB2_Pin, GPIO_PIN_RESET);
 800049e:	2200      	movs	r2, #0
 80004a0:	2104      	movs	r1, #4
 80004a2:	4833      	ldr	r0, [pc, #204]	; (8000570 <display7SEG+0x308>)
 80004a4:	f001 fcfc 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB3_GPIO_Port, PB3_Pin, GPIO_PIN_SET);
 80004a8:	2201      	movs	r2, #1
 80004aa:	2108      	movs	r1, #8
 80004ac:	4830      	ldr	r0, [pc, #192]	; (8000570 <display7SEG+0x308>)
 80004ae:	f001 fcf7 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB4_GPIO_Port, PB4_Pin, GPIO_PIN_SET);
 80004b2:	2201      	movs	r2, #1
 80004b4:	2110      	movs	r1, #16
 80004b6:	482e      	ldr	r0, [pc, #184]	; (8000570 <display7SEG+0x308>)
 80004b8:	f001 fcf2 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB5_GPIO_Port, PB5_Pin, GPIO_PIN_SET);
 80004bc:	2201      	movs	r2, #1
 80004be:	2120      	movs	r1, #32
 80004c0:	482b      	ldr	r0, [pc, #172]	; (8000570 <display7SEG+0x308>)
 80004c2:	f001 fced 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB6_GPIO_Port, PB6_Pin, GPIO_PIN_SET);
 80004c6:	2201      	movs	r2, #1
 80004c8:	2140      	movs	r1, #64	; 0x40
 80004ca:	4829      	ldr	r0, [pc, #164]	; (8000570 <display7SEG+0x308>)
 80004cc:	f001 fce8 	bl	8001ea0 <HAL_GPIO_WritePin>
	}
	if (num == 8) {
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	2b08      	cmp	r3, #8
 80004d4:	d122      	bne.n	800051c <display7SEG+0x2b4>
		HAL_GPIO_WritePin(PB0_GPIO_Port, PB0_Pin, GPIO_PIN_RESET);
 80004d6:	2200      	movs	r2, #0
 80004d8:	2101      	movs	r1, #1
 80004da:	4825      	ldr	r0, [pc, #148]	; (8000570 <display7SEG+0x308>)
 80004dc:	f001 fce0 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB1_GPIO_Port, PB1_Pin, GPIO_PIN_RESET);
 80004e0:	2200      	movs	r2, #0
 80004e2:	2102      	movs	r1, #2
 80004e4:	4822      	ldr	r0, [pc, #136]	; (8000570 <display7SEG+0x308>)
 80004e6:	f001 fcdb 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB2_GPIO_Port, PB2_Pin, GPIO_PIN_RESET);
 80004ea:	2200      	movs	r2, #0
 80004ec:	2104      	movs	r1, #4
 80004ee:	4820      	ldr	r0, [pc, #128]	; (8000570 <display7SEG+0x308>)
 80004f0:	f001 fcd6 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB3_GPIO_Port, PB3_Pin, GPIO_PIN_RESET);
 80004f4:	2200      	movs	r2, #0
 80004f6:	2108      	movs	r1, #8
 80004f8:	481d      	ldr	r0, [pc, #116]	; (8000570 <display7SEG+0x308>)
 80004fa:	f001 fcd1 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB4_GPIO_Port, PB4_Pin, GPIO_PIN_RESET);
 80004fe:	2200      	movs	r2, #0
 8000500:	2110      	movs	r1, #16
 8000502:	481b      	ldr	r0, [pc, #108]	; (8000570 <display7SEG+0x308>)
 8000504:	f001 fccc 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB5_GPIO_Port, PB5_Pin, GPIO_PIN_RESET);
 8000508:	2200      	movs	r2, #0
 800050a:	2120      	movs	r1, #32
 800050c:	4818      	ldr	r0, [pc, #96]	; (8000570 <display7SEG+0x308>)
 800050e:	f001 fcc7 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB6_GPIO_Port, PB6_Pin, GPIO_PIN_RESET);
 8000512:	2200      	movs	r2, #0
 8000514:	2140      	movs	r1, #64	; 0x40
 8000516:	4816      	ldr	r0, [pc, #88]	; (8000570 <display7SEG+0x308>)
 8000518:	f001 fcc2 	bl	8001ea0 <HAL_GPIO_WritePin>
	}
	if (num == 9) {
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	2b09      	cmp	r3, #9
 8000520:	d122      	bne.n	8000568 <display7SEG+0x300>
		HAL_GPIO_WritePin(PB0_GPIO_Port, PB0_Pin, GPIO_PIN_RESET);
 8000522:	2200      	movs	r2, #0
 8000524:	2101      	movs	r1, #1
 8000526:	4812      	ldr	r0, [pc, #72]	; (8000570 <display7SEG+0x308>)
 8000528:	f001 fcba 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB1_GPIO_Port, PB1_Pin, GPIO_PIN_RESET);
 800052c:	2200      	movs	r2, #0
 800052e:	2102      	movs	r1, #2
 8000530:	480f      	ldr	r0, [pc, #60]	; (8000570 <display7SEG+0x308>)
 8000532:	f001 fcb5 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB2_GPIO_Port, PB2_Pin, GPIO_PIN_RESET);
 8000536:	2200      	movs	r2, #0
 8000538:	2104      	movs	r1, #4
 800053a:	480d      	ldr	r0, [pc, #52]	; (8000570 <display7SEG+0x308>)
 800053c:	f001 fcb0 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB3_GPIO_Port, PB3_Pin, GPIO_PIN_RESET);
 8000540:	2200      	movs	r2, #0
 8000542:	2108      	movs	r1, #8
 8000544:	480a      	ldr	r0, [pc, #40]	; (8000570 <display7SEG+0x308>)
 8000546:	f001 fcab 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB4_GPIO_Port, PB4_Pin, GPIO_PIN_SET);
 800054a:	2201      	movs	r2, #1
 800054c:	2110      	movs	r1, #16
 800054e:	4808      	ldr	r0, [pc, #32]	; (8000570 <display7SEG+0x308>)
 8000550:	f001 fca6 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB5_GPIO_Port, PB5_Pin, GPIO_PIN_RESET);
 8000554:	2200      	movs	r2, #0
 8000556:	2120      	movs	r1, #32
 8000558:	4805      	ldr	r0, [pc, #20]	; (8000570 <display7SEG+0x308>)
 800055a:	f001 fca1 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB6_GPIO_Port, PB6_Pin, GPIO_PIN_RESET);
 800055e:	2200      	movs	r2, #0
 8000560:	2140      	movs	r1, #64	; 0x40
 8000562:	4803      	ldr	r0, [pc, #12]	; (8000570 <display7SEG+0x308>)
 8000564:	f001 fc9c 	bl	8001ea0 <HAL_GPIO_WritePin>
	}
}
 8000568:	bf00      	nop
 800056a:	3708      	adds	r7, #8
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}
 8000570:	40010c00 	.word	0x40010c00

08000574 <update7SEG>:

void update7SEG(int index) {
 8000574:	b580      	push	{r7, lr}
 8000576:	b082      	sub	sp, #8
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	2b03      	cmp	r3, #3
 8000580:	d87a      	bhi.n	8000678 <update7SEG+0x104>
 8000582:	a201      	add	r2, pc, #4	; (adr r2, 8000588 <update7SEG+0x14>)
 8000584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000588:	08000599 	.word	0x08000599
 800058c:	080005d1 	.word	0x080005d1
 8000590:	08000609 	.word	0x08000609
 8000594:	08000641 	.word	0x08000641
	switch (index) {
	case 0:
		// Display the first 7 SEG with led_buffer [0]
		HAL_GPIO_WritePin(PA6_GPIO_Port, PA6_Pin, RESET);
 8000598:	2200      	movs	r2, #0
 800059a:	2140      	movs	r1, #64	; 0x40
 800059c:	4839      	ldr	r0, [pc, #228]	; (8000684 <update7SEG+0x110>)
 800059e:	f001 fc7f 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PA7_GPIO_Port, PA7_Pin, SET);
 80005a2:	2201      	movs	r2, #1
 80005a4:	2180      	movs	r1, #128	; 0x80
 80005a6:	4837      	ldr	r0, [pc, #220]	; (8000684 <update7SEG+0x110>)
 80005a8:	f001 fc7a 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PA8_GPIO_Port, PA8_Pin, SET);
 80005ac:	2201      	movs	r2, #1
 80005ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005b2:	4834      	ldr	r0, [pc, #208]	; (8000684 <update7SEG+0x110>)
 80005b4:	f001 fc74 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PA9_GPIO_Port, PA9_Pin, SET);
 80005b8:	2201      	movs	r2, #1
 80005ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005be:	4831      	ldr	r0, [pc, #196]	; (8000684 <update7SEG+0x110>)
 80005c0:	f001 fc6e 	bl	8001ea0 <HAL_GPIO_WritePin>
		display7SEG(led_buffer[0]);
 80005c4:	4b30      	ldr	r3, [pc, #192]	; (8000688 <update7SEG+0x114>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	4618      	mov	r0, r3
 80005ca:	f7ff fe4d 	bl	8000268 <display7SEG>
		break;
 80005ce:	e054      	b.n	800067a <update7SEG+0x106>
	case 1:
		// Display the second 7 SEG with led_buffer [1]
		HAL_GPIO_WritePin(PA7_GPIO_Port, PA7_Pin, RESET);
 80005d0:	2200      	movs	r2, #0
 80005d2:	2180      	movs	r1, #128	; 0x80
 80005d4:	482b      	ldr	r0, [pc, #172]	; (8000684 <update7SEG+0x110>)
 80005d6:	f001 fc63 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PA6_GPIO_Port, PA6_Pin, SET);
 80005da:	2201      	movs	r2, #1
 80005dc:	2140      	movs	r1, #64	; 0x40
 80005de:	4829      	ldr	r0, [pc, #164]	; (8000684 <update7SEG+0x110>)
 80005e0:	f001 fc5e 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PA8_GPIO_Port, PA8_Pin, SET);
 80005e4:	2201      	movs	r2, #1
 80005e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005ea:	4826      	ldr	r0, [pc, #152]	; (8000684 <update7SEG+0x110>)
 80005ec:	f001 fc58 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PA9_GPIO_Port, PA9_Pin, SET);
 80005f0:	2201      	movs	r2, #1
 80005f2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005f6:	4823      	ldr	r0, [pc, #140]	; (8000684 <update7SEG+0x110>)
 80005f8:	f001 fc52 	bl	8001ea0 <HAL_GPIO_WritePin>
		display7SEG(led_buffer[1]);
 80005fc:	4b22      	ldr	r3, [pc, #136]	; (8000688 <update7SEG+0x114>)
 80005fe:	685b      	ldr	r3, [r3, #4]
 8000600:	4618      	mov	r0, r3
 8000602:	f7ff fe31 	bl	8000268 <display7SEG>
		break;
 8000606:	e038      	b.n	800067a <update7SEG+0x106>
	case 2:
		// Display the third 7 SEG with led_buffer [2]
		HAL_GPIO_WritePin(PA8_GPIO_Port, PA8_Pin, RESET);
 8000608:	2200      	movs	r2, #0
 800060a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800060e:	481d      	ldr	r0, [pc, #116]	; (8000684 <update7SEG+0x110>)
 8000610:	f001 fc46 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PA6_GPIO_Port, PA6_Pin, SET);
 8000614:	2201      	movs	r2, #1
 8000616:	2140      	movs	r1, #64	; 0x40
 8000618:	481a      	ldr	r0, [pc, #104]	; (8000684 <update7SEG+0x110>)
 800061a:	f001 fc41 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PA7_GPIO_Port, PA7_Pin, SET);
 800061e:	2201      	movs	r2, #1
 8000620:	2180      	movs	r1, #128	; 0x80
 8000622:	4818      	ldr	r0, [pc, #96]	; (8000684 <update7SEG+0x110>)
 8000624:	f001 fc3c 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PA9_GPIO_Port, PA9_Pin, SET);
 8000628:	2201      	movs	r2, #1
 800062a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800062e:	4815      	ldr	r0, [pc, #84]	; (8000684 <update7SEG+0x110>)
 8000630:	f001 fc36 	bl	8001ea0 <HAL_GPIO_WritePin>
		display7SEG(led_buffer[2]);
 8000634:	4b14      	ldr	r3, [pc, #80]	; (8000688 <update7SEG+0x114>)
 8000636:	689b      	ldr	r3, [r3, #8]
 8000638:	4618      	mov	r0, r3
 800063a:	f7ff fe15 	bl	8000268 <display7SEG>
		break;
 800063e:	e01c      	b.n	800067a <update7SEG+0x106>
	case 3:
		// Display the forth 7 SEG with led_buffer [3]
		HAL_GPIO_WritePin(PA9_GPIO_Port, PA9_Pin, RESET);
 8000640:	2200      	movs	r2, #0
 8000642:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000646:	480f      	ldr	r0, [pc, #60]	; (8000684 <update7SEG+0x110>)
 8000648:	f001 fc2a 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PA6_GPIO_Port, PA6_Pin, SET);
 800064c:	2201      	movs	r2, #1
 800064e:	2140      	movs	r1, #64	; 0x40
 8000650:	480c      	ldr	r0, [pc, #48]	; (8000684 <update7SEG+0x110>)
 8000652:	f001 fc25 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PA7_GPIO_Port, PA7_Pin, SET);
 8000656:	2201      	movs	r2, #1
 8000658:	2180      	movs	r1, #128	; 0x80
 800065a:	480a      	ldr	r0, [pc, #40]	; (8000684 <update7SEG+0x110>)
 800065c:	f001 fc20 	bl	8001ea0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PA8_GPIO_Port, PA8_Pin, SET);
 8000660:	2201      	movs	r2, #1
 8000662:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000666:	4807      	ldr	r0, [pc, #28]	; (8000684 <update7SEG+0x110>)
 8000668:	f001 fc1a 	bl	8001ea0 <HAL_GPIO_WritePin>
		display7SEG(led_buffer[3]);
 800066c:	4b06      	ldr	r3, [pc, #24]	; (8000688 <update7SEG+0x114>)
 800066e:	68db      	ldr	r3, [r3, #12]
 8000670:	4618      	mov	r0, r3
 8000672:	f7ff fdf9 	bl	8000268 <display7SEG>
		break;
 8000676:	e000      	b.n	800067a <update7SEG+0x106>
	default:
		break;
 8000678:	bf00      	nop
	}
}
 800067a:	bf00      	nop
 800067c:	3708      	adds	r7, #8
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	40010800 	.word	0x40010800
 8000688:	20000000 	.word	0x20000000

0800068c <displayMatrix>:

int index_led_matrix = 0;
uint8_t matrix_buffer[8] = {0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08
 };

void displayMatrix(int row, int col) {
 800068c:	b580      	push	{r7, lr}
 800068e:	b084      	sub	sp, #16
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
 8000694:	6039      	str	r1, [r7, #0]
    int shift = 1;
 8000696:	2301      	movs	r3, #1
 8000698:	60fb      	str	r3, [r7, #12]
    if (row == 0) {
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	2b00      	cmp	r3, #0
 800069e:	f040 80c3 	bne.w	8000828 <displayMatrix+0x19c>
        HAL_GPIO_WritePin(PB8_GPIO_Port, PB8_Pin, GPIO_PIN_RESET);
 80006a2:	2200      	movs	r2, #0
 80006a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006a8:	48b1      	ldr	r0, [pc, #708]	; (8000970 <displayMatrix+0x2e4>)
 80006aa:	f001 fbf9 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB9_GPIO_Port, PB9_Pin, GPIO_PIN_SET);
 80006ae:	2201      	movs	r2, #1
 80006b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006b4:	48ae      	ldr	r0, [pc, #696]	; (8000970 <displayMatrix+0x2e4>)
 80006b6:	f001 fbf3 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB10_GPIO_Port, PB10_Pin, GPIO_PIN_SET);
 80006ba:	2201      	movs	r2, #1
 80006bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006c0:	48ab      	ldr	r0, [pc, #684]	; (8000970 <displayMatrix+0x2e4>)
 80006c2:	f001 fbed 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB11_GPIO_Port, PB11_Pin, GPIO_PIN_SET);
 80006c6:	2201      	movs	r2, #1
 80006c8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006cc:	48a8      	ldr	r0, [pc, #672]	; (8000970 <displayMatrix+0x2e4>)
 80006ce:	f001 fbe7 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB12_GPIO_Port, PB12_Pin, GPIO_PIN_SET);
 80006d2:	2201      	movs	r2, #1
 80006d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006d8:	48a5      	ldr	r0, [pc, #660]	; (8000970 <displayMatrix+0x2e4>)
 80006da:	f001 fbe1 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB13_GPIO_Port, PB13_Pin, GPIO_PIN_SET);
 80006de:	2201      	movs	r2, #1
 80006e0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006e4:	48a2      	ldr	r0, [pc, #648]	; (8000970 <displayMatrix+0x2e4>)
 80006e6:	f001 fbdb 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB14_GPIO_Port, PB14_Pin, GPIO_PIN_SET);
 80006ea:	2201      	movs	r2, #1
 80006ec:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80006f0:	489f      	ldr	r0, [pc, #636]	; (8000970 <displayMatrix+0x2e4>)
 80006f2:	f001 fbd5 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB15_GPIO_Port, PB15_Pin, GPIO_PIN_SET);
 80006f6:	2201      	movs	r2, #1
 80006f8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80006fc:	489c      	ldr	r0, [pc, #624]	; (8000970 <displayMatrix+0x2e4>)
 80006fe:	f001 fbcf 	bl	8001ea0 <HAL_GPIO_WritePin>

        HAL_GPIO_WritePin(PA10_GPIO_Port, PA10_Pin, 1 - (col & shift));
 8000702:	683b      	ldr	r3, [r7, #0]
 8000704:	b25a      	sxtb	r2, r3
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	b25b      	sxtb	r3, r3
 800070a:	4013      	ands	r3, r2
 800070c:	b25b      	sxtb	r3, r3
 800070e:	b2db      	uxtb	r3, r3
 8000710:	f1c3 0301 	rsb	r3, r3, #1
 8000714:	b2db      	uxtb	r3, r3
 8000716:	461a      	mov	r2, r3
 8000718:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800071c:	4895      	ldr	r0, [pc, #596]	; (8000974 <displayMatrix+0x2e8>)
 800071e:	f001 fbbf 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000722:	683b      	ldr	r3, [r7, #0]
 8000724:	105b      	asrs	r3, r3, #1
 8000726:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA11_GPIO_Port, PA11_Pin, 1 - (col & shift));
 8000728:	683b      	ldr	r3, [r7, #0]
 800072a:	b25a      	sxtb	r2, r3
 800072c:	68fb      	ldr	r3, [r7, #12]
 800072e:	b25b      	sxtb	r3, r3
 8000730:	4013      	ands	r3, r2
 8000732:	b25b      	sxtb	r3, r3
 8000734:	b2db      	uxtb	r3, r3
 8000736:	f1c3 0301 	rsb	r3, r3, #1
 800073a:	b2db      	uxtb	r3, r3
 800073c:	461a      	mov	r2, r3
 800073e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000742:	488c      	ldr	r0, [pc, #560]	; (8000974 <displayMatrix+0x2e8>)
 8000744:	f001 fbac 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000748:	683b      	ldr	r3, [r7, #0]
 800074a:	105b      	asrs	r3, r3, #1
 800074c:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA12_GPIO_Port, PA12_Pin, 1 - (col & shift));
 800074e:	683b      	ldr	r3, [r7, #0]
 8000750:	b25a      	sxtb	r2, r3
 8000752:	68fb      	ldr	r3, [r7, #12]
 8000754:	b25b      	sxtb	r3, r3
 8000756:	4013      	ands	r3, r2
 8000758:	b25b      	sxtb	r3, r3
 800075a:	b2db      	uxtb	r3, r3
 800075c:	f1c3 0301 	rsb	r3, r3, #1
 8000760:	b2db      	uxtb	r3, r3
 8000762:	461a      	mov	r2, r3
 8000764:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000768:	4882      	ldr	r0, [pc, #520]	; (8000974 <displayMatrix+0x2e8>)
 800076a:	f001 fb99 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 800076e:	683b      	ldr	r3, [r7, #0]
 8000770:	105b      	asrs	r3, r3, #1
 8000772:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA13_GPIO_Port, PA13_Pin, 1 - (col & shift));
 8000774:	683b      	ldr	r3, [r7, #0]
 8000776:	b25a      	sxtb	r2, r3
 8000778:	68fb      	ldr	r3, [r7, #12]
 800077a:	b25b      	sxtb	r3, r3
 800077c:	4013      	ands	r3, r2
 800077e:	b25b      	sxtb	r3, r3
 8000780:	b2db      	uxtb	r3, r3
 8000782:	f1c3 0301 	rsb	r3, r3, #1
 8000786:	b2db      	uxtb	r3, r3
 8000788:	461a      	mov	r2, r3
 800078a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800078e:	4879      	ldr	r0, [pc, #484]	; (8000974 <displayMatrix+0x2e8>)
 8000790:	f001 fb86 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000794:	683b      	ldr	r3, [r7, #0]
 8000796:	105b      	asrs	r3, r3, #1
 8000798:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA14_GPIO_Port, PA14_Pin, 1 - (col & shift));
 800079a:	683b      	ldr	r3, [r7, #0]
 800079c:	b25a      	sxtb	r2, r3
 800079e:	68fb      	ldr	r3, [r7, #12]
 80007a0:	b25b      	sxtb	r3, r3
 80007a2:	4013      	ands	r3, r2
 80007a4:	b25b      	sxtb	r3, r3
 80007a6:	b2db      	uxtb	r3, r3
 80007a8:	f1c3 0301 	rsb	r3, r3, #1
 80007ac:	b2db      	uxtb	r3, r3
 80007ae:	461a      	mov	r2, r3
 80007b0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007b4:	486f      	ldr	r0, [pc, #444]	; (8000974 <displayMatrix+0x2e8>)
 80007b6:	f001 fb73 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 80007ba:	683b      	ldr	r3, [r7, #0]
 80007bc:	105b      	asrs	r3, r3, #1
 80007be:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA15_GPIO_Port, PA15_Pin, 1 - (col & shift));
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	b25a      	sxtb	r2, r3
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	b25b      	sxtb	r3, r3
 80007c8:	4013      	ands	r3, r2
 80007ca:	b25b      	sxtb	r3, r3
 80007cc:	b2db      	uxtb	r3, r3
 80007ce:	f1c3 0301 	rsb	r3, r3, #1
 80007d2:	b2db      	uxtb	r3, r3
 80007d4:	461a      	mov	r2, r3
 80007d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007da:	4866      	ldr	r0, [pc, #408]	; (8000974 <displayMatrix+0x2e8>)
 80007dc:	f001 fb60 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 80007e0:	683b      	ldr	r3, [r7, #0]
 80007e2:	105b      	asrs	r3, r3, #1
 80007e4:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA2_GPIO_Port, PA2_Pin, 1 - (col & shift));
 80007e6:	683b      	ldr	r3, [r7, #0]
 80007e8:	b25a      	sxtb	r2, r3
 80007ea:	68fb      	ldr	r3, [r7, #12]
 80007ec:	b25b      	sxtb	r3, r3
 80007ee:	4013      	ands	r3, r2
 80007f0:	b25b      	sxtb	r3, r3
 80007f2:	b2db      	uxtb	r3, r3
 80007f4:	f1c3 0301 	rsb	r3, r3, #1
 80007f8:	b2db      	uxtb	r3, r3
 80007fa:	461a      	mov	r2, r3
 80007fc:	2104      	movs	r1, #4
 80007fe:	485d      	ldr	r0, [pc, #372]	; (8000974 <displayMatrix+0x2e8>)
 8000800:	f001 fb4e 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	105b      	asrs	r3, r3, #1
 8000808:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA3_GPIO_Port, PA3_Pin, 1 - (col & shift));
 800080a:	683b      	ldr	r3, [r7, #0]
 800080c:	b25a      	sxtb	r2, r3
 800080e:	68fb      	ldr	r3, [r7, #12]
 8000810:	b25b      	sxtb	r3, r3
 8000812:	4013      	ands	r3, r2
 8000814:	b25b      	sxtb	r3, r3
 8000816:	b2db      	uxtb	r3, r3
 8000818:	f1c3 0301 	rsb	r3, r3, #1
 800081c:	b2db      	uxtb	r3, r3
 800081e:	461a      	mov	r2, r3
 8000820:	2108      	movs	r1, #8
 8000822:	4854      	ldr	r0, [pc, #336]	; (8000974 <displayMatrix+0x2e8>)
 8000824:	f001 fb3c 	bl	8001ea0 <HAL_GPIO_WritePin>
    }

    if (row == 1) {
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	2b01      	cmp	r3, #1
 800082c:	f040 80c8 	bne.w	80009c0 <displayMatrix+0x334>
        HAL_GPIO_WritePin(PB8_GPIO_Port, PB8_Pin, GPIO_PIN_SET);
 8000830:	2201      	movs	r2, #1
 8000832:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000836:	484e      	ldr	r0, [pc, #312]	; (8000970 <displayMatrix+0x2e4>)
 8000838:	f001 fb32 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB9_GPIO_Port, PB9_Pin, GPIO_PIN_RESET);
 800083c:	2200      	movs	r2, #0
 800083e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000842:	484b      	ldr	r0, [pc, #300]	; (8000970 <displayMatrix+0x2e4>)
 8000844:	f001 fb2c 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB10_GPIO_Port, PB10_Pin, GPIO_PIN_SET);
 8000848:	2201      	movs	r2, #1
 800084a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800084e:	4848      	ldr	r0, [pc, #288]	; (8000970 <displayMatrix+0x2e4>)
 8000850:	f001 fb26 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB11_GPIO_Port, PB11_Pin, GPIO_PIN_SET);
 8000854:	2201      	movs	r2, #1
 8000856:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800085a:	4845      	ldr	r0, [pc, #276]	; (8000970 <displayMatrix+0x2e4>)
 800085c:	f001 fb20 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB12_GPIO_Port, PB12_Pin, GPIO_PIN_SET);
 8000860:	2201      	movs	r2, #1
 8000862:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000866:	4842      	ldr	r0, [pc, #264]	; (8000970 <displayMatrix+0x2e4>)
 8000868:	f001 fb1a 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB13_GPIO_Port, PB13_Pin, GPIO_PIN_SET);
 800086c:	2201      	movs	r2, #1
 800086e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000872:	483f      	ldr	r0, [pc, #252]	; (8000970 <displayMatrix+0x2e4>)
 8000874:	f001 fb14 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB14_GPIO_Port, PB14_Pin, GPIO_PIN_SET);
 8000878:	2201      	movs	r2, #1
 800087a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800087e:	483c      	ldr	r0, [pc, #240]	; (8000970 <displayMatrix+0x2e4>)
 8000880:	f001 fb0e 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB15_GPIO_Port, PB15_Pin, GPIO_PIN_SET);
 8000884:	2201      	movs	r2, #1
 8000886:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800088a:	4839      	ldr	r0, [pc, #228]	; (8000970 <displayMatrix+0x2e4>)
 800088c:	f001 fb08 	bl	8001ea0 <HAL_GPIO_WritePin>

        HAL_GPIO_WritePin(PA10_GPIO_Port, PA10_Pin, 1 - (col & shift));
 8000890:	683b      	ldr	r3, [r7, #0]
 8000892:	b25a      	sxtb	r2, r3
 8000894:	68fb      	ldr	r3, [r7, #12]
 8000896:	b25b      	sxtb	r3, r3
 8000898:	4013      	ands	r3, r2
 800089a:	b25b      	sxtb	r3, r3
 800089c:	b2db      	uxtb	r3, r3
 800089e:	f1c3 0301 	rsb	r3, r3, #1
 80008a2:	b2db      	uxtb	r3, r3
 80008a4:	461a      	mov	r2, r3
 80008a6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008aa:	4832      	ldr	r0, [pc, #200]	; (8000974 <displayMatrix+0x2e8>)
 80008ac:	f001 faf8 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 80008b0:	683b      	ldr	r3, [r7, #0]
 80008b2:	105b      	asrs	r3, r3, #1
 80008b4:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA11_GPIO_Port, PA11_Pin, 1 - (col & shift));
 80008b6:	683b      	ldr	r3, [r7, #0]
 80008b8:	b25a      	sxtb	r2, r3
 80008ba:	68fb      	ldr	r3, [r7, #12]
 80008bc:	b25b      	sxtb	r3, r3
 80008be:	4013      	ands	r3, r2
 80008c0:	b25b      	sxtb	r3, r3
 80008c2:	b2db      	uxtb	r3, r3
 80008c4:	f1c3 0301 	rsb	r3, r3, #1
 80008c8:	b2db      	uxtb	r3, r3
 80008ca:	461a      	mov	r2, r3
 80008cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008d0:	4828      	ldr	r0, [pc, #160]	; (8000974 <displayMatrix+0x2e8>)
 80008d2:	f001 fae5 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 80008d6:	683b      	ldr	r3, [r7, #0]
 80008d8:	105b      	asrs	r3, r3, #1
 80008da:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA12_GPIO_Port, PA12_Pin, 1 - (col & shift));
 80008dc:	683b      	ldr	r3, [r7, #0]
 80008de:	b25a      	sxtb	r2, r3
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	b25b      	sxtb	r3, r3
 80008e4:	4013      	ands	r3, r2
 80008e6:	b25b      	sxtb	r3, r3
 80008e8:	b2db      	uxtb	r3, r3
 80008ea:	f1c3 0301 	rsb	r3, r3, #1
 80008ee:	b2db      	uxtb	r3, r3
 80008f0:	461a      	mov	r2, r3
 80008f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008f6:	481f      	ldr	r0, [pc, #124]	; (8000974 <displayMatrix+0x2e8>)
 80008f8:	f001 fad2 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 80008fc:	683b      	ldr	r3, [r7, #0]
 80008fe:	105b      	asrs	r3, r3, #1
 8000900:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA13_GPIO_Port, PA13_Pin, 1 - (col & shift));
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	b25a      	sxtb	r2, r3
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	b25b      	sxtb	r3, r3
 800090a:	4013      	ands	r3, r2
 800090c:	b25b      	sxtb	r3, r3
 800090e:	b2db      	uxtb	r3, r3
 8000910:	f1c3 0301 	rsb	r3, r3, #1
 8000914:	b2db      	uxtb	r3, r3
 8000916:	461a      	mov	r2, r3
 8000918:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800091c:	4815      	ldr	r0, [pc, #84]	; (8000974 <displayMatrix+0x2e8>)
 800091e:	f001 fabf 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	105b      	asrs	r3, r3, #1
 8000926:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA14_GPIO_Port, PA14_Pin, 1 - (col & shift));
 8000928:	683b      	ldr	r3, [r7, #0]
 800092a:	b25a      	sxtb	r2, r3
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	b25b      	sxtb	r3, r3
 8000930:	4013      	ands	r3, r2
 8000932:	b25b      	sxtb	r3, r3
 8000934:	b2db      	uxtb	r3, r3
 8000936:	f1c3 0301 	rsb	r3, r3, #1
 800093a:	b2db      	uxtb	r3, r3
 800093c:	461a      	mov	r2, r3
 800093e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000942:	480c      	ldr	r0, [pc, #48]	; (8000974 <displayMatrix+0x2e8>)
 8000944:	f001 faac 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000948:	683b      	ldr	r3, [r7, #0]
 800094a:	105b      	asrs	r3, r3, #1
 800094c:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA15_GPIO_Port, PA15_Pin, 1 - (col & shift));
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	b25a      	sxtb	r2, r3
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	b25b      	sxtb	r3, r3
 8000956:	4013      	ands	r3, r2
 8000958:	b25b      	sxtb	r3, r3
 800095a:	b2db      	uxtb	r3, r3
 800095c:	f1c3 0301 	rsb	r3, r3, #1
 8000960:	b2db      	uxtb	r3, r3
 8000962:	461a      	mov	r2, r3
 8000964:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000968:	4802      	ldr	r0, [pc, #8]	; (8000974 <displayMatrix+0x2e8>)
 800096a:	f001 fa99 	bl	8001ea0 <HAL_GPIO_WritePin>
 800096e:	e003      	b.n	8000978 <displayMatrix+0x2ec>
 8000970:	40010c00 	.word	0x40010c00
 8000974:	40010800 	.word	0x40010800
        col = col >> 1;
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	105b      	asrs	r3, r3, #1
 800097c:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA2_GPIO_Port, PA2_Pin, 1 - (col & shift));
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	b25a      	sxtb	r2, r3
 8000982:	68fb      	ldr	r3, [r7, #12]
 8000984:	b25b      	sxtb	r3, r3
 8000986:	4013      	ands	r3, r2
 8000988:	b25b      	sxtb	r3, r3
 800098a:	b2db      	uxtb	r3, r3
 800098c:	f1c3 0301 	rsb	r3, r3, #1
 8000990:	b2db      	uxtb	r3, r3
 8000992:	461a      	mov	r2, r3
 8000994:	2104      	movs	r1, #4
 8000996:	48b2      	ldr	r0, [pc, #712]	; (8000c60 <displayMatrix+0x5d4>)
 8000998:	f001 fa82 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	105b      	asrs	r3, r3, #1
 80009a0:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA3_GPIO_Port, PA3_Pin, 1 - (col & shift));
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	b25a      	sxtb	r2, r3
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	b25b      	sxtb	r3, r3
 80009aa:	4013      	ands	r3, r2
 80009ac:	b25b      	sxtb	r3, r3
 80009ae:	b2db      	uxtb	r3, r3
 80009b0:	f1c3 0301 	rsb	r3, r3, #1
 80009b4:	b2db      	uxtb	r3, r3
 80009b6:	461a      	mov	r2, r3
 80009b8:	2108      	movs	r1, #8
 80009ba:	48a9      	ldr	r0, [pc, #676]	; (8000c60 <displayMatrix+0x5d4>)
 80009bc:	f001 fa70 	bl	8001ea0 <HAL_GPIO_WritePin>
    }

    if (row == 2) {
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	2b02      	cmp	r3, #2
 80009c4:	f040 80c3 	bne.w	8000b4e <displayMatrix+0x4c2>
        HAL_GPIO_WritePin(PB8_GPIO_Port, PB8_Pin, GPIO_PIN_SET);
 80009c8:	2201      	movs	r2, #1
 80009ca:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009ce:	48a5      	ldr	r0, [pc, #660]	; (8000c64 <displayMatrix+0x5d8>)
 80009d0:	f001 fa66 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB9_GPIO_Port, PB9_Pin, GPIO_PIN_SET);
 80009d4:	2201      	movs	r2, #1
 80009d6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009da:	48a2      	ldr	r0, [pc, #648]	; (8000c64 <displayMatrix+0x5d8>)
 80009dc:	f001 fa60 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB10_GPIO_Port, PB10_Pin, GPIO_PIN_RESET);
 80009e0:	2200      	movs	r2, #0
 80009e2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009e6:	489f      	ldr	r0, [pc, #636]	; (8000c64 <displayMatrix+0x5d8>)
 80009e8:	f001 fa5a 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB11_GPIO_Port, PB11_Pin, GPIO_PIN_SET);
 80009ec:	2201      	movs	r2, #1
 80009ee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009f2:	489c      	ldr	r0, [pc, #624]	; (8000c64 <displayMatrix+0x5d8>)
 80009f4:	f001 fa54 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB12_GPIO_Port, PB12_Pin, GPIO_PIN_SET);
 80009f8:	2201      	movs	r2, #1
 80009fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009fe:	4899      	ldr	r0, [pc, #612]	; (8000c64 <displayMatrix+0x5d8>)
 8000a00:	f001 fa4e 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB13_GPIO_Port, PB13_Pin, GPIO_PIN_SET);
 8000a04:	2201      	movs	r2, #1
 8000a06:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a0a:	4896      	ldr	r0, [pc, #600]	; (8000c64 <displayMatrix+0x5d8>)
 8000a0c:	f001 fa48 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB14_GPIO_Port, PB14_Pin, GPIO_PIN_SET);
 8000a10:	2201      	movs	r2, #1
 8000a12:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a16:	4893      	ldr	r0, [pc, #588]	; (8000c64 <displayMatrix+0x5d8>)
 8000a18:	f001 fa42 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB15_GPIO_Port, PB15_Pin, GPIO_PIN_SET);
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a22:	4890      	ldr	r0, [pc, #576]	; (8000c64 <displayMatrix+0x5d8>)
 8000a24:	f001 fa3c 	bl	8001ea0 <HAL_GPIO_WritePin>

        HAL_GPIO_WritePin(PA10_GPIO_Port, PA10_Pin, 1 - (col & shift));
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	b25a      	sxtb	r2, r3
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	b25b      	sxtb	r3, r3
 8000a30:	4013      	ands	r3, r2
 8000a32:	b25b      	sxtb	r3, r3
 8000a34:	b2db      	uxtb	r3, r3
 8000a36:	f1c3 0301 	rsb	r3, r3, #1
 8000a3a:	b2db      	uxtb	r3, r3
 8000a3c:	461a      	mov	r2, r3
 8000a3e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a42:	4887      	ldr	r0, [pc, #540]	; (8000c60 <displayMatrix+0x5d4>)
 8000a44:	f001 fa2c 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	105b      	asrs	r3, r3, #1
 8000a4c:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA11_GPIO_Port, PA11_Pin, 1 - (col & shift));
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	b25a      	sxtb	r2, r3
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	b25b      	sxtb	r3, r3
 8000a56:	4013      	ands	r3, r2
 8000a58:	b25b      	sxtb	r3, r3
 8000a5a:	b2db      	uxtb	r3, r3
 8000a5c:	f1c3 0301 	rsb	r3, r3, #1
 8000a60:	b2db      	uxtb	r3, r3
 8000a62:	461a      	mov	r2, r3
 8000a64:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a68:	487d      	ldr	r0, [pc, #500]	; (8000c60 <displayMatrix+0x5d4>)
 8000a6a:	f001 fa19 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	105b      	asrs	r3, r3, #1
 8000a72:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA12_GPIO_Port, PA12_Pin, 1 - (col & shift));
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	b25a      	sxtb	r2, r3
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	b25b      	sxtb	r3, r3
 8000a7c:	4013      	ands	r3, r2
 8000a7e:	b25b      	sxtb	r3, r3
 8000a80:	b2db      	uxtb	r3, r3
 8000a82:	f1c3 0301 	rsb	r3, r3, #1
 8000a86:	b2db      	uxtb	r3, r3
 8000a88:	461a      	mov	r2, r3
 8000a8a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a8e:	4874      	ldr	r0, [pc, #464]	; (8000c60 <displayMatrix+0x5d4>)
 8000a90:	f001 fa06 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	105b      	asrs	r3, r3, #1
 8000a98:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA13_GPIO_Port, PA13_Pin, 1 - (col & shift));
 8000a9a:	683b      	ldr	r3, [r7, #0]
 8000a9c:	b25a      	sxtb	r2, r3
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	b25b      	sxtb	r3, r3
 8000aa2:	4013      	ands	r3, r2
 8000aa4:	b25b      	sxtb	r3, r3
 8000aa6:	b2db      	uxtb	r3, r3
 8000aa8:	f1c3 0301 	rsb	r3, r3, #1
 8000aac:	b2db      	uxtb	r3, r3
 8000aae:	461a      	mov	r2, r3
 8000ab0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ab4:	486a      	ldr	r0, [pc, #424]	; (8000c60 <displayMatrix+0x5d4>)
 8000ab6:	f001 f9f3 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	105b      	asrs	r3, r3, #1
 8000abe:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA14_GPIO_Port, PA14_Pin, 1 - (col & shift));
 8000ac0:	683b      	ldr	r3, [r7, #0]
 8000ac2:	b25a      	sxtb	r2, r3
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	b25b      	sxtb	r3, r3
 8000ac8:	4013      	ands	r3, r2
 8000aca:	b25b      	sxtb	r3, r3
 8000acc:	b2db      	uxtb	r3, r3
 8000ace:	f1c3 0301 	rsb	r3, r3, #1
 8000ad2:	b2db      	uxtb	r3, r3
 8000ad4:	461a      	mov	r2, r3
 8000ad6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ada:	4861      	ldr	r0, [pc, #388]	; (8000c60 <displayMatrix+0x5d4>)
 8000adc:	f001 f9e0 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	105b      	asrs	r3, r3, #1
 8000ae4:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA15_GPIO_Port, PA15_Pin, 1 - (col & shift));
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	b25a      	sxtb	r2, r3
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	b25b      	sxtb	r3, r3
 8000aee:	4013      	ands	r3, r2
 8000af0:	b25b      	sxtb	r3, r3
 8000af2:	b2db      	uxtb	r3, r3
 8000af4:	f1c3 0301 	rsb	r3, r3, #1
 8000af8:	b2db      	uxtb	r3, r3
 8000afa:	461a      	mov	r2, r3
 8000afc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b00:	4857      	ldr	r0, [pc, #348]	; (8000c60 <displayMatrix+0x5d4>)
 8000b02:	f001 f9cd 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	105b      	asrs	r3, r3, #1
 8000b0a:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA2_GPIO_Port, PA2_Pin, 1 - (col & shift));
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	b25a      	sxtb	r2, r3
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	b25b      	sxtb	r3, r3
 8000b14:	4013      	ands	r3, r2
 8000b16:	b25b      	sxtb	r3, r3
 8000b18:	b2db      	uxtb	r3, r3
 8000b1a:	f1c3 0301 	rsb	r3, r3, #1
 8000b1e:	b2db      	uxtb	r3, r3
 8000b20:	461a      	mov	r2, r3
 8000b22:	2104      	movs	r1, #4
 8000b24:	484e      	ldr	r0, [pc, #312]	; (8000c60 <displayMatrix+0x5d4>)
 8000b26:	f001 f9bb 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	105b      	asrs	r3, r3, #1
 8000b2e:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA3_GPIO_Port, PA3_Pin, 1 - (col & shift));
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	b25a      	sxtb	r2, r3
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	b25b      	sxtb	r3, r3
 8000b38:	4013      	ands	r3, r2
 8000b3a:	b25b      	sxtb	r3, r3
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	f1c3 0301 	rsb	r3, r3, #1
 8000b42:	b2db      	uxtb	r3, r3
 8000b44:	461a      	mov	r2, r3
 8000b46:	2108      	movs	r1, #8
 8000b48:	4845      	ldr	r0, [pc, #276]	; (8000c60 <displayMatrix+0x5d4>)
 8000b4a:	f001 f9a9 	bl	8001ea0 <HAL_GPIO_WritePin>
    }
    if (row == 3) {
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	2b03      	cmp	r3, #3
 8000b52:	f040 80c9 	bne.w	8000ce8 <displayMatrix+0x65c>
        HAL_GPIO_WritePin(PB8_GPIO_Port, PB8_Pin, GPIO_PIN_SET);
 8000b56:	2201      	movs	r2, #1
 8000b58:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b5c:	4841      	ldr	r0, [pc, #260]	; (8000c64 <displayMatrix+0x5d8>)
 8000b5e:	f001 f99f 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB9_GPIO_Port, PB9_Pin, GPIO_PIN_SET);
 8000b62:	2201      	movs	r2, #1
 8000b64:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b68:	483e      	ldr	r0, [pc, #248]	; (8000c64 <displayMatrix+0x5d8>)
 8000b6a:	f001 f999 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB10_GPIO_Port, PB10_Pin, GPIO_PIN_SET);
 8000b6e:	2201      	movs	r2, #1
 8000b70:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b74:	483b      	ldr	r0, [pc, #236]	; (8000c64 <displayMatrix+0x5d8>)
 8000b76:	f001 f993 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB11_GPIO_Port, PB11_Pin, GPIO_PIN_RESET);
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b80:	4838      	ldr	r0, [pc, #224]	; (8000c64 <displayMatrix+0x5d8>)
 8000b82:	f001 f98d 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB12_GPIO_Port, PB12_Pin, GPIO_PIN_SET);
 8000b86:	2201      	movs	r2, #1
 8000b88:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b8c:	4835      	ldr	r0, [pc, #212]	; (8000c64 <displayMatrix+0x5d8>)
 8000b8e:	f001 f987 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB13_GPIO_Port, PB13_Pin, GPIO_PIN_SET);
 8000b92:	2201      	movs	r2, #1
 8000b94:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b98:	4832      	ldr	r0, [pc, #200]	; (8000c64 <displayMatrix+0x5d8>)
 8000b9a:	f001 f981 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB14_GPIO_Port, PB14_Pin, GPIO_PIN_SET);
 8000b9e:	2201      	movs	r2, #1
 8000ba0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ba4:	482f      	ldr	r0, [pc, #188]	; (8000c64 <displayMatrix+0x5d8>)
 8000ba6:	f001 f97b 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB15_GPIO_Port, PB15_Pin, GPIO_PIN_SET);
 8000baa:	2201      	movs	r2, #1
 8000bac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bb0:	482c      	ldr	r0, [pc, #176]	; (8000c64 <displayMatrix+0x5d8>)
 8000bb2:	f001 f975 	bl	8001ea0 <HAL_GPIO_WritePin>

        HAL_GPIO_WritePin(PA10_GPIO_Port, PA10_Pin, 1 - (col & shift));
 8000bb6:	683b      	ldr	r3, [r7, #0]
 8000bb8:	b25a      	sxtb	r2, r3
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	b25b      	sxtb	r3, r3
 8000bbe:	4013      	ands	r3, r2
 8000bc0:	b25b      	sxtb	r3, r3
 8000bc2:	b2db      	uxtb	r3, r3
 8000bc4:	f1c3 0301 	rsb	r3, r3, #1
 8000bc8:	b2db      	uxtb	r3, r3
 8000bca:	461a      	mov	r2, r3
 8000bcc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bd0:	4823      	ldr	r0, [pc, #140]	; (8000c60 <displayMatrix+0x5d4>)
 8000bd2:	f001 f965 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	105b      	asrs	r3, r3, #1
 8000bda:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA11_GPIO_Port, PA11_Pin, 1 - (col & shift));
 8000bdc:	683b      	ldr	r3, [r7, #0]
 8000bde:	b25a      	sxtb	r2, r3
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	b25b      	sxtb	r3, r3
 8000be4:	4013      	ands	r3, r2
 8000be6:	b25b      	sxtb	r3, r3
 8000be8:	b2db      	uxtb	r3, r3
 8000bea:	f1c3 0301 	rsb	r3, r3, #1
 8000bee:	b2db      	uxtb	r3, r3
 8000bf0:	461a      	mov	r2, r3
 8000bf2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bf6:	481a      	ldr	r0, [pc, #104]	; (8000c60 <displayMatrix+0x5d4>)
 8000bf8:	f001 f952 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	105b      	asrs	r3, r3, #1
 8000c00:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA12_GPIO_Port, PA12_Pin, 1 - (col & shift));
 8000c02:	683b      	ldr	r3, [r7, #0]
 8000c04:	b25a      	sxtb	r2, r3
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	b25b      	sxtb	r3, r3
 8000c0a:	4013      	ands	r3, r2
 8000c0c:	b25b      	sxtb	r3, r3
 8000c0e:	b2db      	uxtb	r3, r3
 8000c10:	f1c3 0301 	rsb	r3, r3, #1
 8000c14:	b2db      	uxtb	r3, r3
 8000c16:	461a      	mov	r2, r3
 8000c18:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c1c:	4810      	ldr	r0, [pc, #64]	; (8000c60 <displayMatrix+0x5d4>)
 8000c1e:	f001 f93f 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	105b      	asrs	r3, r3, #1
 8000c26:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA13_GPIO_Port, PA13_Pin, 1 - (col & shift));
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	b25a      	sxtb	r2, r3
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	b25b      	sxtb	r3, r3
 8000c30:	4013      	ands	r3, r2
 8000c32:	b25b      	sxtb	r3, r3
 8000c34:	b2db      	uxtb	r3, r3
 8000c36:	f1c3 0301 	rsb	r3, r3, #1
 8000c3a:	b2db      	uxtb	r3, r3
 8000c3c:	461a      	mov	r2, r3
 8000c3e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c42:	4807      	ldr	r0, [pc, #28]	; (8000c60 <displayMatrix+0x5d4>)
 8000c44:	f001 f92c 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	105b      	asrs	r3, r3, #1
 8000c4c:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA14_GPIO_Port, PA14_Pin, 1 - (col & shift));
 8000c4e:	683b      	ldr	r3, [r7, #0]
 8000c50:	b25a      	sxtb	r2, r3
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	b25b      	sxtb	r3, r3
 8000c56:	4013      	ands	r3, r2
 8000c58:	b25b      	sxtb	r3, r3
 8000c5a:	b2db      	uxtb	r3, r3
 8000c5c:	e004      	b.n	8000c68 <displayMatrix+0x5dc>
 8000c5e:	bf00      	nop
 8000c60:	40010800 	.word	0x40010800
 8000c64:	40010c00 	.word	0x40010c00
 8000c68:	f1c3 0301 	rsb	r3, r3, #1
 8000c6c:	b2db      	uxtb	r3, r3
 8000c6e:	461a      	mov	r2, r3
 8000c70:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c74:	48b1      	ldr	r0, [pc, #708]	; (8000f3c <displayMatrix+0x8b0>)
 8000c76:	f001 f913 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	105b      	asrs	r3, r3, #1
 8000c7e:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA15_GPIO_Port, PA15_Pin, 1 - (col & shift));
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	b25a      	sxtb	r2, r3
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	b25b      	sxtb	r3, r3
 8000c88:	4013      	ands	r3, r2
 8000c8a:	b25b      	sxtb	r3, r3
 8000c8c:	b2db      	uxtb	r3, r3
 8000c8e:	f1c3 0301 	rsb	r3, r3, #1
 8000c92:	b2db      	uxtb	r3, r3
 8000c94:	461a      	mov	r2, r3
 8000c96:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c9a:	48a8      	ldr	r0, [pc, #672]	; (8000f3c <displayMatrix+0x8b0>)
 8000c9c:	f001 f900 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	105b      	asrs	r3, r3, #1
 8000ca4:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA2_GPIO_Port, PA2_Pin, 1 - (col & shift));
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	b25a      	sxtb	r2, r3
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	b25b      	sxtb	r3, r3
 8000cae:	4013      	ands	r3, r2
 8000cb0:	b25b      	sxtb	r3, r3
 8000cb2:	b2db      	uxtb	r3, r3
 8000cb4:	f1c3 0301 	rsb	r3, r3, #1
 8000cb8:	b2db      	uxtb	r3, r3
 8000cba:	461a      	mov	r2, r3
 8000cbc:	2104      	movs	r1, #4
 8000cbe:	489f      	ldr	r0, [pc, #636]	; (8000f3c <displayMatrix+0x8b0>)
 8000cc0:	f001 f8ee 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	105b      	asrs	r3, r3, #1
 8000cc8:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA3_GPIO_Port, PA3_Pin, 1 - (col & shift));
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	b25a      	sxtb	r2, r3
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	b25b      	sxtb	r3, r3
 8000cd2:	4013      	ands	r3, r2
 8000cd4:	b25b      	sxtb	r3, r3
 8000cd6:	b2db      	uxtb	r3, r3
 8000cd8:	f1c3 0301 	rsb	r3, r3, #1
 8000cdc:	b2db      	uxtb	r3, r3
 8000cde:	461a      	mov	r2, r3
 8000ce0:	2108      	movs	r1, #8
 8000ce2:	4896      	ldr	r0, [pc, #600]	; (8000f3c <displayMatrix+0x8b0>)
 8000ce4:	f001 f8dc 	bl	8001ea0 <HAL_GPIO_WritePin>
    }
    if (row == 4) {
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	2b04      	cmp	r3, #4
 8000cec:	f040 80c3 	bne.w	8000e76 <displayMatrix+0x7ea>
        HAL_GPIO_WritePin(PB8_GPIO_Port, PB8_Pin, GPIO_PIN_SET);
 8000cf0:	2201      	movs	r2, #1
 8000cf2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cf6:	4892      	ldr	r0, [pc, #584]	; (8000f40 <displayMatrix+0x8b4>)
 8000cf8:	f001 f8d2 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB9_GPIO_Port, PB9_Pin, GPIO_PIN_SET);
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d02:	488f      	ldr	r0, [pc, #572]	; (8000f40 <displayMatrix+0x8b4>)
 8000d04:	f001 f8cc 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB10_GPIO_Port, PB10_Pin, GPIO_PIN_SET);
 8000d08:	2201      	movs	r2, #1
 8000d0a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d0e:	488c      	ldr	r0, [pc, #560]	; (8000f40 <displayMatrix+0x8b4>)
 8000d10:	f001 f8c6 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB11_GPIO_Port, PB11_Pin, GPIO_PIN_SET);
 8000d14:	2201      	movs	r2, #1
 8000d16:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d1a:	4889      	ldr	r0, [pc, #548]	; (8000f40 <displayMatrix+0x8b4>)
 8000d1c:	f001 f8c0 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB12_GPIO_Port, PB12_Pin, GPIO_PIN_RESET);
 8000d20:	2200      	movs	r2, #0
 8000d22:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d26:	4886      	ldr	r0, [pc, #536]	; (8000f40 <displayMatrix+0x8b4>)
 8000d28:	f001 f8ba 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB13_GPIO_Port, PB13_Pin, GPIO_PIN_SET);
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d32:	4883      	ldr	r0, [pc, #524]	; (8000f40 <displayMatrix+0x8b4>)
 8000d34:	f001 f8b4 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB14_GPIO_Port, PB14_Pin, GPIO_PIN_SET);
 8000d38:	2201      	movs	r2, #1
 8000d3a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d3e:	4880      	ldr	r0, [pc, #512]	; (8000f40 <displayMatrix+0x8b4>)
 8000d40:	f001 f8ae 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB15_GPIO_Port, PB15_Pin, GPIO_PIN_SET);
 8000d44:	2201      	movs	r2, #1
 8000d46:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d4a:	487d      	ldr	r0, [pc, #500]	; (8000f40 <displayMatrix+0x8b4>)
 8000d4c:	f001 f8a8 	bl	8001ea0 <HAL_GPIO_WritePin>

        HAL_GPIO_WritePin(PA10_GPIO_Port, PA10_Pin, 1 - (col & shift));
 8000d50:	683b      	ldr	r3, [r7, #0]
 8000d52:	b25a      	sxtb	r2, r3
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	b25b      	sxtb	r3, r3
 8000d58:	4013      	ands	r3, r2
 8000d5a:	b25b      	sxtb	r3, r3
 8000d5c:	b2db      	uxtb	r3, r3
 8000d5e:	f1c3 0301 	rsb	r3, r3, #1
 8000d62:	b2db      	uxtb	r3, r3
 8000d64:	461a      	mov	r2, r3
 8000d66:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d6a:	4874      	ldr	r0, [pc, #464]	; (8000f3c <displayMatrix+0x8b0>)
 8000d6c:	f001 f898 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	105b      	asrs	r3, r3, #1
 8000d74:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA11_GPIO_Port, PA11_Pin, 1 - (col & shift));
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	b25a      	sxtb	r2, r3
 8000d7a:	68fb      	ldr	r3, [r7, #12]
 8000d7c:	b25b      	sxtb	r3, r3
 8000d7e:	4013      	ands	r3, r2
 8000d80:	b25b      	sxtb	r3, r3
 8000d82:	b2db      	uxtb	r3, r3
 8000d84:	f1c3 0301 	rsb	r3, r3, #1
 8000d88:	b2db      	uxtb	r3, r3
 8000d8a:	461a      	mov	r2, r3
 8000d8c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d90:	486a      	ldr	r0, [pc, #424]	; (8000f3c <displayMatrix+0x8b0>)
 8000d92:	f001 f885 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000d96:	683b      	ldr	r3, [r7, #0]
 8000d98:	105b      	asrs	r3, r3, #1
 8000d9a:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA12_GPIO_Port, PA12_Pin, 1 - (col & shift));
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	b25a      	sxtb	r2, r3
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	b25b      	sxtb	r3, r3
 8000da4:	4013      	ands	r3, r2
 8000da6:	b25b      	sxtb	r3, r3
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	f1c3 0301 	rsb	r3, r3, #1
 8000dae:	b2db      	uxtb	r3, r3
 8000db0:	461a      	mov	r2, r3
 8000db2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000db6:	4861      	ldr	r0, [pc, #388]	; (8000f3c <displayMatrix+0x8b0>)
 8000db8:	f001 f872 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	105b      	asrs	r3, r3, #1
 8000dc0:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA13_GPIO_Port, PA13_Pin, 1 - (col & shift));
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	b25a      	sxtb	r2, r3
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	b25b      	sxtb	r3, r3
 8000dca:	4013      	ands	r3, r2
 8000dcc:	b25b      	sxtb	r3, r3
 8000dce:	b2db      	uxtb	r3, r3
 8000dd0:	f1c3 0301 	rsb	r3, r3, #1
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	461a      	mov	r2, r3
 8000dd8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ddc:	4857      	ldr	r0, [pc, #348]	; (8000f3c <displayMatrix+0x8b0>)
 8000dde:	f001 f85f 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	105b      	asrs	r3, r3, #1
 8000de6:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA14_GPIO_Port, PA14_Pin, 1 - (col & shift));
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	b25a      	sxtb	r2, r3
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	b25b      	sxtb	r3, r3
 8000df0:	4013      	ands	r3, r2
 8000df2:	b25b      	sxtb	r3, r3
 8000df4:	b2db      	uxtb	r3, r3
 8000df6:	f1c3 0301 	rsb	r3, r3, #1
 8000dfa:	b2db      	uxtb	r3, r3
 8000dfc:	461a      	mov	r2, r3
 8000dfe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e02:	484e      	ldr	r0, [pc, #312]	; (8000f3c <displayMatrix+0x8b0>)
 8000e04:	f001 f84c 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	105b      	asrs	r3, r3, #1
 8000e0c:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA15_GPIO_Port, PA15_Pin, 1 - (col & shift));
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	b25a      	sxtb	r2, r3
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	b25b      	sxtb	r3, r3
 8000e16:	4013      	ands	r3, r2
 8000e18:	b25b      	sxtb	r3, r3
 8000e1a:	b2db      	uxtb	r3, r3
 8000e1c:	f1c3 0301 	rsb	r3, r3, #1
 8000e20:	b2db      	uxtb	r3, r3
 8000e22:	461a      	mov	r2, r3
 8000e24:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e28:	4844      	ldr	r0, [pc, #272]	; (8000f3c <displayMatrix+0x8b0>)
 8000e2a:	f001 f839 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	105b      	asrs	r3, r3, #1
 8000e32:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA2_GPIO_Port, PA2_Pin, 1 - (col & shift));
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	b25a      	sxtb	r2, r3
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	b25b      	sxtb	r3, r3
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	b25b      	sxtb	r3, r3
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	f1c3 0301 	rsb	r3, r3, #1
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	461a      	mov	r2, r3
 8000e4a:	2104      	movs	r1, #4
 8000e4c:	483b      	ldr	r0, [pc, #236]	; (8000f3c <displayMatrix+0x8b0>)
 8000e4e:	f001 f827 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	105b      	asrs	r3, r3, #1
 8000e56:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA3_GPIO_Port, PA3_Pin, 1 - (col & shift));
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	b25a      	sxtb	r2, r3
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	b25b      	sxtb	r3, r3
 8000e60:	4013      	ands	r3, r2
 8000e62:	b25b      	sxtb	r3, r3
 8000e64:	b2db      	uxtb	r3, r3
 8000e66:	f1c3 0301 	rsb	r3, r3, #1
 8000e6a:	b2db      	uxtb	r3, r3
 8000e6c:	461a      	mov	r2, r3
 8000e6e:	2108      	movs	r1, #8
 8000e70:	4832      	ldr	r0, [pc, #200]	; (8000f3c <displayMatrix+0x8b0>)
 8000e72:	f001 f815 	bl	8001ea0 <HAL_GPIO_WritePin>
    }
    if (row == 5) {
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	2b05      	cmp	r3, #5
 8000e7a:	f040 80c9 	bne.w	8001010 <displayMatrix+0x984>
        HAL_GPIO_WritePin(PB8_GPIO_Port, PB8_Pin, GPIO_PIN_SET);
 8000e7e:	2201      	movs	r2, #1
 8000e80:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e84:	482e      	ldr	r0, [pc, #184]	; (8000f40 <displayMatrix+0x8b4>)
 8000e86:	f001 f80b 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB9_GPIO_Port, PB9_Pin, GPIO_PIN_SET);
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e90:	482b      	ldr	r0, [pc, #172]	; (8000f40 <displayMatrix+0x8b4>)
 8000e92:	f001 f805 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB10_GPIO_Port, PB10_Pin, GPIO_PIN_SET);
 8000e96:	2201      	movs	r2, #1
 8000e98:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e9c:	4828      	ldr	r0, [pc, #160]	; (8000f40 <displayMatrix+0x8b4>)
 8000e9e:	f000 ffff 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB11_GPIO_Port, PB11_Pin, GPIO_PIN_SET);
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ea8:	4825      	ldr	r0, [pc, #148]	; (8000f40 <displayMatrix+0x8b4>)
 8000eaa:	f000 fff9 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB12_GPIO_Port, PB12_Pin, GPIO_PIN_SET);
 8000eae:	2201      	movs	r2, #1
 8000eb0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000eb4:	4822      	ldr	r0, [pc, #136]	; (8000f40 <displayMatrix+0x8b4>)
 8000eb6:	f000 fff3 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB13_GPIO_Port, PB13_Pin, GPIO_PIN_RESET);
 8000eba:	2200      	movs	r2, #0
 8000ebc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ec0:	481f      	ldr	r0, [pc, #124]	; (8000f40 <displayMatrix+0x8b4>)
 8000ec2:	f000 ffed 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB14_GPIO_Port, PB14_Pin, GPIO_PIN_SET);
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ecc:	481c      	ldr	r0, [pc, #112]	; (8000f40 <displayMatrix+0x8b4>)
 8000ece:	f000 ffe7 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB15_GPIO_Port, PB15_Pin, GPIO_PIN_SET);
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ed8:	4819      	ldr	r0, [pc, #100]	; (8000f40 <displayMatrix+0x8b4>)
 8000eda:	f000 ffe1 	bl	8001ea0 <HAL_GPIO_WritePin>

        HAL_GPIO_WritePin(PA10_GPIO_Port, PA10_Pin, 1 - (col & shift));
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	b25a      	sxtb	r2, r3
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	b25b      	sxtb	r3, r3
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	b25b      	sxtb	r3, r3
 8000eea:	b2db      	uxtb	r3, r3
 8000eec:	f1c3 0301 	rsb	r3, r3, #1
 8000ef0:	b2db      	uxtb	r3, r3
 8000ef2:	461a      	mov	r2, r3
 8000ef4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ef8:	4810      	ldr	r0, [pc, #64]	; (8000f3c <displayMatrix+0x8b0>)
 8000efa:	f000 ffd1 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	105b      	asrs	r3, r3, #1
 8000f02:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA11_GPIO_Port, PA11_Pin, 1 - (col & shift));
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	b25a      	sxtb	r2, r3
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	b25b      	sxtb	r3, r3
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	b25b      	sxtb	r3, r3
 8000f10:	b2db      	uxtb	r3, r3
 8000f12:	f1c3 0301 	rsb	r3, r3, #1
 8000f16:	b2db      	uxtb	r3, r3
 8000f18:	461a      	mov	r2, r3
 8000f1a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f1e:	4807      	ldr	r0, [pc, #28]	; (8000f3c <displayMatrix+0x8b0>)
 8000f20:	f000 ffbe 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	105b      	asrs	r3, r3, #1
 8000f28:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA12_GPIO_Port, PA12_Pin, 1 - (col & shift));
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	b25a      	sxtb	r2, r3
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	b25b      	sxtb	r3, r3
 8000f32:	4013      	ands	r3, r2
 8000f34:	b25b      	sxtb	r3, r3
 8000f36:	b2db      	uxtb	r3, r3
 8000f38:	e004      	b.n	8000f44 <displayMatrix+0x8b8>
 8000f3a:	bf00      	nop
 8000f3c:	40010800 	.word	0x40010800
 8000f40:	40010c00 	.word	0x40010c00
 8000f44:	f1c3 0301 	rsb	r3, r3, #1
 8000f48:	b2db      	uxtb	r3, r3
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f50:	48b1      	ldr	r0, [pc, #708]	; (8001218 <displayMatrix+0xb8c>)
 8000f52:	f000 ffa5 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	105b      	asrs	r3, r3, #1
 8000f5a:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA13_GPIO_Port, PA13_Pin, 1 - (col & shift));
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	b25a      	sxtb	r2, r3
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	b25b      	sxtb	r3, r3
 8000f64:	4013      	ands	r3, r2
 8000f66:	b25b      	sxtb	r3, r3
 8000f68:	b2db      	uxtb	r3, r3
 8000f6a:	f1c3 0301 	rsb	r3, r3, #1
 8000f6e:	b2db      	uxtb	r3, r3
 8000f70:	461a      	mov	r2, r3
 8000f72:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f76:	48a8      	ldr	r0, [pc, #672]	; (8001218 <displayMatrix+0xb8c>)
 8000f78:	f000 ff92 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	105b      	asrs	r3, r3, #1
 8000f80:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA14_GPIO_Port, PA14_Pin, 1 - (col & shift));
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	b25a      	sxtb	r2, r3
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	b25b      	sxtb	r3, r3
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	b25b      	sxtb	r3, r3
 8000f8e:	b2db      	uxtb	r3, r3
 8000f90:	f1c3 0301 	rsb	r3, r3, #1
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	461a      	mov	r2, r3
 8000f98:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f9c:	489e      	ldr	r0, [pc, #632]	; (8001218 <displayMatrix+0xb8c>)
 8000f9e:	f000 ff7f 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	105b      	asrs	r3, r3, #1
 8000fa6:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA15_GPIO_Port, PA15_Pin, 1 - (col & shift));
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	b25a      	sxtb	r2, r3
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	b25b      	sxtb	r3, r3
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	b25b      	sxtb	r3, r3
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	f1c3 0301 	rsb	r3, r3, #1
 8000fba:	b2db      	uxtb	r3, r3
 8000fbc:	461a      	mov	r2, r3
 8000fbe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fc2:	4895      	ldr	r0, [pc, #596]	; (8001218 <displayMatrix+0xb8c>)
 8000fc4:	f000 ff6c 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	105b      	asrs	r3, r3, #1
 8000fcc:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA2_GPIO_Port, PA2_Pin, 1 - (col & shift));
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	b25a      	sxtb	r2, r3
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	b25b      	sxtb	r3, r3
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	b25b      	sxtb	r3, r3
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	f1c3 0301 	rsb	r3, r3, #1
 8000fe0:	b2db      	uxtb	r3, r3
 8000fe2:	461a      	mov	r2, r3
 8000fe4:	2104      	movs	r1, #4
 8000fe6:	488c      	ldr	r0, [pc, #560]	; (8001218 <displayMatrix+0xb8c>)
 8000fe8:	f000 ff5a 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	105b      	asrs	r3, r3, #1
 8000ff0:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA3_GPIO_Port, PA3_Pin, 1 - (col & shift));
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	b25a      	sxtb	r2, r3
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	b25b      	sxtb	r3, r3
 8000ffa:	4013      	ands	r3, r2
 8000ffc:	b25b      	sxtb	r3, r3
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	f1c3 0301 	rsb	r3, r3, #1
 8001004:	b2db      	uxtb	r3, r3
 8001006:	461a      	mov	r2, r3
 8001008:	2108      	movs	r1, #8
 800100a:	4883      	ldr	r0, [pc, #524]	; (8001218 <displayMatrix+0xb8c>)
 800100c:	f000 ff48 	bl	8001ea0 <HAL_GPIO_WritePin>
    }
    if (row == 6) {
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	2b06      	cmp	r3, #6
 8001014:	f040 80c3 	bne.w	800119e <displayMatrix+0xb12>
        HAL_GPIO_WritePin(PB8_GPIO_Port, PB8_Pin, GPIO_PIN_SET);
 8001018:	2201      	movs	r2, #1
 800101a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800101e:	487f      	ldr	r0, [pc, #508]	; (800121c <displayMatrix+0xb90>)
 8001020:	f000 ff3e 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB9_GPIO_Port, PB9_Pin, GPIO_PIN_SET);
 8001024:	2201      	movs	r2, #1
 8001026:	f44f 7100 	mov.w	r1, #512	; 0x200
 800102a:	487c      	ldr	r0, [pc, #496]	; (800121c <displayMatrix+0xb90>)
 800102c:	f000 ff38 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB10_GPIO_Port, PB10_Pin, GPIO_PIN_SET);
 8001030:	2201      	movs	r2, #1
 8001032:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001036:	4879      	ldr	r0, [pc, #484]	; (800121c <displayMatrix+0xb90>)
 8001038:	f000 ff32 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB11_GPIO_Port, PB11_Pin, GPIO_PIN_SET);
 800103c:	2201      	movs	r2, #1
 800103e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001042:	4876      	ldr	r0, [pc, #472]	; (800121c <displayMatrix+0xb90>)
 8001044:	f000 ff2c 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB12_GPIO_Port, PB12_Pin, GPIO_PIN_SET);
 8001048:	2201      	movs	r2, #1
 800104a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800104e:	4873      	ldr	r0, [pc, #460]	; (800121c <displayMatrix+0xb90>)
 8001050:	f000 ff26 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB13_GPIO_Port, PB13_Pin, GPIO_PIN_SET);
 8001054:	2201      	movs	r2, #1
 8001056:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800105a:	4870      	ldr	r0, [pc, #448]	; (800121c <displayMatrix+0xb90>)
 800105c:	f000 ff20 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB14_GPIO_Port, PB14_Pin, GPIO_PIN_RESET);
 8001060:	2200      	movs	r2, #0
 8001062:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001066:	486d      	ldr	r0, [pc, #436]	; (800121c <displayMatrix+0xb90>)
 8001068:	f000 ff1a 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB15_GPIO_Port, PB15_Pin, GPIO_PIN_SET);
 800106c:	2201      	movs	r2, #1
 800106e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001072:	486a      	ldr	r0, [pc, #424]	; (800121c <displayMatrix+0xb90>)
 8001074:	f000 ff14 	bl	8001ea0 <HAL_GPIO_WritePin>

        HAL_GPIO_WritePin(PA10_GPIO_Port, PA10_Pin, 1 - (col & shift));
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	b25a      	sxtb	r2, r3
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	b25b      	sxtb	r3, r3
 8001080:	4013      	ands	r3, r2
 8001082:	b25b      	sxtb	r3, r3
 8001084:	b2db      	uxtb	r3, r3
 8001086:	f1c3 0301 	rsb	r3, r3, #1
 800108a:	b2db      	uxtb	r3, r3
 800108c:	461a      	mov	r2, r3
 800108e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001092:	4861      	ldr	r0, [pc, #388]	; (8001218 <displayMatrix+0xb8c>)
 8001094:	f000 ff04 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	105b      	asrs	r3, r3, #1
 800109c:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA11_GPIO_Port, PA11_Pin, 1 - (col & shift));
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	b25a      	sxtb	r2, r3
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	b25b      	sxtb	r3, r3
 80010a6:	4013      	ands	r3, r2
 80010a8:	b25b      	sxtb	r3, r3
 80010aa:	b2db      	uxtb	r3, r3
 80010ac:	f1c3 0301 	rsb	r3, r3, #1
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	461a      	mov	r2, r3
 80010b4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010b8:	4857      	ldr	r0, [pc, #348]	; (8001218 <displayMatrix+0xb8c>)
 80010ba:	f000 fef1 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	105b      	asrs	r3, r3, #1
 80010c2:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA12_GPIO_Port, PA12_Pin, 1 - (col & shift));
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	b25a      	sxtb	r2, r3
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	b25b      	sxtb	r3, r3
 80010cc:	4013      	ands	r3, r2
 80010ce:	b25b      	sxtb	r3, r3
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	f1c3 0301 	rsb	r3, r3, #1
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	461a      	mov	r2, r3
 80010da:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010de:	484e      	ldr	r0, [pc, #312]	; (8001218 <displayMatrix+0xb8c>)
 80010e0:	f000 fede 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	105b      	asrs	r3, r3, #1
 80010e8:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA13_GPIO_Port, PA13_Pin, 1 - (col & shift));
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	b25a      	sxtb	r2, r3
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	b25b      	sxtb	r3, r3
 80010f2:	4013      	ands	r3, r2
 80010f4:	b25b      	sxtb	r3, r3
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	f1c3 0301 	rsb	r3, r3, #1
 80010fc:	b2db      	uxtb	r3, r3
 80010fe:	461a      	mov	r2, r3
 8001100:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001104:	4844      	ldr	r0, [pc, #272]	; (8001218 <displayMatrix+0xb8c>)
 8001106:	f000 fecb 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	105b      	asrs	r3, r3, #1
 800110e:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA14_GPIO_Port, PA14_Pin, 1 - (col & shift));
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	b25a      	sxtb	r2, r3
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	b25b      	sxtb	r3, r3
 8001118:	4013      	ands	r3, r2
 800111a:	b25b      	sxtb	r3, r3
 800111c:	b2db      	uxtb	r3, r3
 800111e:	f1c3 0301 	rsb	r3, r3, #1
 8001122:	b2db      	uxtb	r3, r3
 8001124:	461a      	mov	r2, r3
 8001126:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800112a:	483b      	ldr	r0, [pc, #236]	; (8001218 <displayMatrix+0xb8c>)
 800112c:	f000 feb8 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	105b      	asrs	r3, r3, #1
 8001134:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA15_GPIO_Port, PA15_Pin, 1 - (col & shift));
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	b25a      	sxtb	r2, r3
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	b25b      	sxtb	r3, r3
 800113e:	4013      	ands	r3, r2
 8001140:	b25b      	sxtb	r3, r3
 8001142:	b2db      	uxtb	r3, r3
 8001144:	f1c3 0301 	rsb	r3, r3, #1
 8001148:	b2db      	uxtb	r3, r3
 800114a:	461a      	mov	r2, r3
 800114c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001150:	4831      	ldr	r0, [pc, #196]	; (8001218 <displayMatrix+0xb8c>)
 8001152:	f000 fea5 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	105b      	asrs	r3, r3, #1
 800115a:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA2_GPIO_Port, PA2_Pin, 1 - (col & shift));
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	b25a      	sxtb	r2, r3
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	b25b      	sxtb	r3, r3
 8001164:	4013      	ands	r3, r2
 8001166:	b25b      	sxtb	r3, r3
 8001168:	b2db      	uxtb	r3, r3
 800116a:	f1c3 0301 	rsb	r3, r3, #1
 800116e:	b2db      	uxtb	r3, r3
 8001170:	461a      	mov	r2, r3
 8001172:	2104      	movs	r1, #4
 8001174:	4828      	ldr	r0, [pc, #160]	; (8001218 <displayMatrix+0xb8c>)
 8001176:	f000 fe93 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	105b      	asrs	r3, r3, #1
 800117e:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA3_GPIO_Port, PA3_Pin, 1 - (col & shift));
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	b25a      	sxtb	r2, r3
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	b25b      	sxtb	r3, r3
 8001188:	4013      	ands	r3, r2
 800118a:	b25b      	sxtb	r3, r3
 800118c:	b2db      	uxtb	r3, r3
 800118e:	f1c3 0301 	rsb	r3, r3, #1
 8001192:	b2db      	uxtb	r3, r3
 8001194:	461a      	mov	r2, r3
 8001196:	2108      	movs	r1, #8
 8001198:	481f      	ldr	r0, [pc, #124]	; (8001218 <displayMatrix+0xb8c>)
 800119a:	f000 fe81 	bl	8001ea0 <HAL_GPIO_WritePin>
    }
    if (row == 7) {
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	2b07      	cmp	r3, #7
 80011a2:	f040 80c9 	bne.w	8001338 <displayMatrix+0xcac>
        HAL_GPIO_WritePin(PB8_GPIO_Port, PB8_Pin, GPIO_PIN_SET);
 80011a6:	2201      	movs	r2, #1
 80011a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011ac:	481b      	ldr	r0, [pc, #108]	; (800121c <displayMatrix+0xb90>)
 80011ae:	f000 fe77 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB9_GPIO_Port, PB9_Pin, GPIO_PIN_SET);
 80011b2:	2201      	movs	r2, #1
 80011b4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011b8:	4818      	ldr	r0, [pc, #96]	; (800121c <displayMatrix+0xb90>)
 80011ba:	f000 fe71 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB10_GPIO_Port, PB10_Pin, GPIO_PIN_SET);
 80011be:	2201      	movs	r2, #1
 80011c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011c4:	4815      	ldr	r0, [pc, #84]	; (800121c <displayMatrix+0xb90>)
 80011c6:	f000 fe6b 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB11_GPIO_Port, PB11_Pin, GPIO_PIN_SET);
 80011ca:	2201      	movs	r2, #1
 80011cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011d0:	4812      	ldr	r0, [pc, #72]	; (800121c <displayMatrix+0xb90>)
 80011d2:	f000 fe65 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB12_GPIO_Port, PB12_Pin, GPIO_PIN_SET);
 80011d6:	2201      	movs	r2, #1
 80011d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011dc:	480f      	ldr	r0, [pc, #60]	; (800121c <displayMatrix+0xb90>)
 80011de:	f000 fe5f 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB13_GPIO_Port, PB13_Pin, GPIO_PIN_SET);
 80011e2:	2201      	movs	r2, #1
 80011e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011e8:	480c      	ldr	r0, [pc, #48]	; (800121c <displayMatrix+0xb90>)
 80011ea:	f000 fe59 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB14_GPIO_Port, PB14_Pin, GPIO_PIN_SET);
 80011ee:	2201      	movs	r2, #1
 80011f0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011f4:	4809      	ldr	r0, [pc, #36]	; (800121c <displayMatrix+0xb90>)
 80011f6:	f000 fe53 	bl	8001ea0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB15_GPIO_Port, PB15_Pin, GPIO_PIN_RESET);
 80011fa:	2200      	movs	r2, #0
 80011fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001200:	4806      	ldr	r0, [pc, #24]	; (800121c <displayMatrix+0xb90>)
 8001202:	f000 fe4d 	bl	8001ea0 <HAL_GPIO_WritePin>

        HAL_GPIO_WritePin(PA10_GPIO_Port, PA10_Pin, 1 - (col & shift));
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	b25a      	sxtb	r2, r3
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	b25b      	sxtb	r3, r3
 800120e:	4013      	ands	r3, r2
 8001210:	b25b      	sxtb	r3, r3
 8001212:	b2db      	uxtb	r3, r3
 8001214:	e004      	b.n	8001220 <displayMatrix+0xb94>
 8001216:	bf00      	nop
 8001218:	40010800 	.word	0x40010800
 800121c:	40010c00 	.word	0x40010c00
 8001220:	f1c3 0301 	rsb	r3, r3, #1
 8001224:	b2db      	uxtb	r3, r3
 8001226:	461a      	mov	r2, r3
 8001228:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800122c:	4844      	ldr	r0, [pc, #272]	; (8001340 <displayMatrix+0xcb4>)
 800122e:	f000 fe37 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	105b      	asrs	r3, r3, #1
 8001236:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA11_GPIO_Port, PA11_Pin, 1 - (col & shift));
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	b25a      	sxtb	r2, r3
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	b25b      	sxtb	r3, r3
 8001240:	4013      	ands	r3, r2
 8001242:	b25b      	sxtb	r3, r3
 8001244:	b2db      	uxtb	r3, r3
 8001246:	f1c3 0301 	rsb	r3, r3, #1
 800124a:	b2db      	uxtb	r3, r3
 800124c:	461a      	mov	r2, r3
 800124e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001252:	483b      	ldr	r0, [pc, #236]	; (8001340 <displayMatrix+0xcb4>)
 8001254:	f000 fe24 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	105b      	asrs	r3, r3, #1
 800125c:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA12_GPIO_Port, PA12_Pin, 1 - (col & shift));
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	b25a      	sxtb	r2, r3
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	b25b      	sxtb	r3, r3
 8001266:	4013      	ands	r3, r2
 8001268:	b25b      	sxtb	r3, r3
 800126a:	b2db      	uxtb	r3, r3
 800126c:	f1c3 0301 	rsb	r3, r3, #1
 8001270:	b2db      	uxtb	r3, r3
 8001272:	461a      	mov	r2, r3
 8001274:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001278:	4831      	ldr	r0, [pc, #196]	; (8001340 <displayMatrix+0xcb4>)
 800127a:	f000 fe11 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	105b      	asrs	r3, r3, #1
 8001282:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA13_GPIO_Port, PA13_Pin, 1 - (col & shift));
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	b25a      	sxtb	r2, r3
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	b25b      	sxtb	r3, r3
 800128c:	4013      	ands	r3, r2
 800128e:	b25b      	sxtb	r3, r3
 8001290:	b2db      	uxtb	r3, r3
 8001292:	f1c3 0301 	rsb	r3, r3, #1
 8001296:	b2db      	uxtb	r3, r3
 8001298:	461a      	mov	r2, r3
 800129a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800129e:	4828      	ldr	r0, [pc, #160]	; (8001340 <displayMatrix+0xcb4>)
 80012a0:	f000 fdfe 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	105b      	asrs	r3, r3, #1
 80012a8:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA14_GPIO_Port, PA14_Pin, 1 - (col & shift));
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	b25a      	sxtb	r2, r3
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	b25b      	sxtb	r3, r3
 80012b2:	4013      	ands	r3, r2
 80012b4:	b25b      	sxtb	r3, r3
 80012b6:	b2db      	uxtb	r3, r3
 80012b8:	f1c3 0301 	rsb	r3, r3, #1
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	461a      	mov	r2, r3
 80012c0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012c4:	481e      	ldr	r0, [pc, #120]	; (8001340 <displayMatrix+0xcb4>)
 80012c6:	f000 fdeb 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	105b      	asrs	r3, r3, #1
 80012ce:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA15_GPIO_Port, PA15_Pin, 1 - (col & shift));
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	b25a      	sxtb	r2, r3
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	b25b      	sxtb	r3, r3
 80012d8:	4013      	ands	r3, r2
 80012da:	b25b      	sxtb	r3, r3
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	f1c3 0301 	rsb	r3, r3, #1
 80012e2:	b2db      	uxtb	r3, r3
 80012e4:	461a      	mov	r2, r3
 80012e6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012ea:	4815      	ldr	r0, [pc, #84]	; (8001340 <displayMatrix+0xcb4>)
 80012ec:	f000 fdd8 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	105b      	asrs	r3, r3, #1
 80012f4:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA2_GPIO_Port, PA2_Pin, 1 - (col & shift));
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	b25a      	sxtb	r2, r3
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	b25b      	sxtb	r3, r3
 80012fe:	4013      	ands	r3, r2
 8001300:	b25b      	sxtb	r3, r3
 8001302:	b2db      	uxtb	r3, r3
 8001304:	f1c3 0301 	rsb	r3, r3, #1
 8001308:	b2db      	uxtb	r3, r3
 800130a:	461a      	mov	r2, r3
 800130c:	2104      	movs	r1, #4
 800130e:	480c      	ldr	r0, [pc, #48]	; (8001340 <displayMatrix+0xcb4>)
 8001310:	f000 fdc6 	bl	8001ea0 <HAL_GPIO_WritePin>
        col = col >> 1;
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	105b      	asrs	r3, r3, #1
 8001318:	603b      	str	r3, [r7, #0]
        HAL_GPIO_WritePin(PA3_GPIO_Port, PA3_Pin, 1 - (col & shift));
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	b25a      	sxtb	r2, r3
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	b25b      	sxtb	r3, r3
 8001322:	4013      	ands	r3, r2
 8001324:	b25b      	sxtb	r3, r3
 8001326:	b2db      	uxtb	r3, r3
 8001328:	f1c3 0301 	rsb	r3, r3, #1
 800132c:	b2db      	uxtb	r3, r3
 800132e:	461a      	mov	r2, r3
 8001330:	2108      	movs	r1, #8
 8001332:	4803      	ldr	r0, [pc, #12]	; (8001340 <displayMatrix+0xcb4>)
 8001334:	f000 fdb4 	bl	8001ea0 <HAL_GPIO_WritePin>
    }
}
 8001338:	bf00      	nop
 800133a:	3710      	adds	r7, #16
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	40010800 	.word	0x40010800

08001344 <updateLEDMatrix>:

void updateLEDMatrix(int index){
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2b07      	cmp	r3, #7
 8001350:	d84a      	bhi.n	80013e8 <updateLEDMatrix+0xa4>
 8001352:	a201      	add	r2, pc, #4	; (adr r2, 8001358 <updateLEDMatrix+0x14>)
 8001354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001358:	08001379 	.word	0x08001379
 800135c:	08001387 	.word	0x08001387
 8001360:	08001395 	.word	0x08001395
 8001364:	080013a3 	.word	0x080013a3
 8001368:	080013b1 	.word	0x080013b1
 800136c:	080013bf 	.word	0x080013bf
 8001370:	080013cd 	.word	0x080013cd
 8001374:	080013db 	.word	0x080013db
	switch(index){
	case 0:// display row 0 of led matrix
		displayMatrix(0, matrix_buffer[0]);
 8001378:	4b1e      	ldr	r3, [pc, #120]	; (80013f4 <updateLEDMatrix+0xb0>)
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	4619      	mov	r1, r3
 800137e:	2000      	movs	r0, #0
 8001380:	f7ff f984 	bl	800068c <displayMatrix>
		break;
 8001384:	e031      	b.n	80013ea <updateLEDMatrix+0xa6>
	case 1:// display row 1 of led matrix
		displayMatrix(1, matrix_buffer[1]);
 8001386:	4b1b      	ldr	r3, [pc, #108]	; (80013f4 <updateLEDMatrix+0xb0>)
 8001388:	785b      	ldrb	r3, [r3, #1]
 800138a:	4619      	mov	r1, r3
 800138c:	2001      	movs	r0, #1
 800138e:	f7ff f97d 	bl	800068c <displayMatrix>
		break;
 8001392:	e02a      	b.n	80013ea <updateLEDMatrix+0xa6>
	case 2:// display row 2 of led matrix
		displayMatrix(2, matrix_buffer[2]);
 8001394:	4b17      	ldr	r3, [pc, #92]	; (80013f4 <updateLEDMatrix+0xb0>)
 8001396:	789b      	ldrb	r3, [r3, #2]
 8001398:	4619      	mov	r1, r3
 800139a:	2002      	movs	r0, #2
 800139c:	f7ff f976 	bl	800068c <displayMatrix>
		break;
 80013a0:	e023      	b.n	80013ea <updateLEDMatrix+0xa6>
	case 3:// display row 3 of led matrix
		displayMatrix(3, matrix_buffer[3]);
 80013a2:	4b14      	ldr	r3, [pc, #80]	; (80013f4 <updateLEDMatrix+0xb0>)
 80013a4:	78db      	ldrb	r3, [r3, #3]
 80013a6:	4619      	mov	r1, r3
 80013a8:	2003      	movs	r0, #3
 80013aa:	f7ff f96f 	bl	800068c <displayMatrix>
		break;
 80013ae:	e01c      	b.n	80013ea <updateLEDMatrix+0xa6>
	case 4:// display row 4 of led matrix
		displayMatrix(4, matrix_buffer[4]);
 80013b0:	4b10      	ldr	r3, [pc, #64]	; (80013f4 <updateLEDMatrix+0xb0>)
 80013b2:	791b      	ldrb	r3, [r3, #4]
 80013b4:	4619      	mov	r1, r3
 80013b6:	2004      	movs	r0, #4
 80013b8:	f7ff f968 	bl	800068c <displayMatrix>
		break;
 80013bc:	e015      	b.n	80013ea <updateLEDMatrix+0xa6>
	case 5:// display row 5 of led matrix
		displayMatrix(5, matrix_buffer[5]);
 80013be:	4b0d      	ldr	r3, [pc, #52]	; (80013f4 <updateLEDMatrix+0xb0>)
 80013c0:	795b      	ldrb	r3, [r3, #5]
 80013c2:	4619      	mov	r1, r3
 80013c4:	2005      	movs	r0, #5
 80013c6:	f7ff f961 	bl	800068c <displayMatrix>
		break;
 80013ca:	e00e      	b.n	80013ea <updateLEDMatrix+0xa6>
	case 6:// display row 6 of led matrix
		displayMatrix(6, matrix_buffer[6]);
 80013cc:	4b09      	ldr	r3, [pc, #36]	; (80013f4 <updateLEDMatrix+0xb0>)
 80013ce:	799b      	ldrb	r3, [r3, #6]
 80013d0:	4619      	mov	r1, r3
 80013d2:	2006      	movs	r0, #6
 80013d4:	f7ff f95a 	bl	800068c <displayMatrix>
		break;
 80013d8:	e007      	b.n	80013ea <updateLEDMatrix+0xa6>
	case 7:// display row 7 of led matrix
		displayMatrix(7, matrix_buffer[7]);
 80013da:	4b06      	ldr	r3, [pc, #24]	; (80013f4 <updateLEDMatrix+0xb0>)
 80013dc:	79db      	ldrb	r3, [r3, #7]
 80013de:	4619      	mov	r1, r3
 80013e0:	2007      	movs	r0, #7
 80013e2:	f7ff f953 	bl	800068c <displayMatrix>
		break;
 80013e6:	e000      	b.n	80013ea <updateLEDMatrix+0xa6>
	default:
		break;
 80013e8:	bf00      	nop
	}
}
 80013ea:	bf00      	nop
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20000010 	.word	0x20000010

080013f8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80013fc:	f000 fa66 	bl	80018cc <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001400:	f000 f872 	bl	80014e8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001404:	f000 f8f8 	bl	80015f8 <MX_GPIO_Init>
	MX_TIM2_Init();
 8001408:	f000 f8aa 	bl	8001560 <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim2);
 800140c:	4831      	ldr	r0, [pc, #196]	; (80014d4 <main+0xdc>)
 800140e:	f001 f9a5 	bl	800275c <HAL_TIM_Base_Start_IT>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	setTimer(0, 1000);
 8001412:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001416:	2000      	movs	r0, #0
 8001418:	f000 f954 	bl	80016c4 <setTimer>
	setTimer(1, 1000);
 800141c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001420:	2001      	movs	r0, #1
 8001422:	f000 f94f 	bl	80016c4 <setTimer>
	setTimer(2, 250);
 8001426:	21fa      	movs	r1, #250	; 0xfa
 8001428:	2002      	movs	r0, #2
 800142a:	f000 f94b 	bl	80016c4 <setTimer>
	setTimer(3,1000);
 800142e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001432:	2003      	movs	r0, #3
 8001434:	f000 f946 	bl	80016c4 <setTimer>
	while (1) {
		/* USER CODE END WHILE */
		if (timer_flag[0] == 1) {
 8001438:	4b27      	ldr	r3, [pc, #156]	; (80014d8 <main+0xe0>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	2b01      	cmp	r3, #1
 800143e:	d10c      	bne.n	800145a <main+0x62>
			HAL_GPIO_TogglePin(PA5_GPIO_Port, PA5_Pin);
 8001440:	2120      	movs	r1, #32
 8001442:	4826      	ldr	r0, [pc, #152]	; (80014dc <main+0xe4>)
 8001444:	f000 fd44 	bl	8001ed0 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(PA4_GPIO_Port, PA4_Pin);
 8001448:	2110      	movs	r1, #16
 800144a:	4824      	ldr	r0, [pc, #144]	; (80014dc <main+0xe4>)
 800144c:	f000 fd40 	bl	8001ed0 <HAL_GPIO_TogglePin>
			setTimer(0, 1000);
 8001450:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001454:	2000      	movs	r0, #0
 8001456:	f000 f935 	bl	80016c4 <setTimer>
		}
		if(timer_flag[1] == 1){
 800145a:	4b1f      	ldr	r3, [pc, #124]	; (80014d8 <main+0xe0>)
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	2b01      	cmp	r3, #1
 8001460:	d108      	bne.n	8001474 <main+0x7c>
			clock();
 8001462:	f7fe fed1 	bl	8000208 <clock>
			updateClockBuffer();
 8001466:	f7fe fe71 	bl	800014c <updateClockBuffer>
			setTimer(1, 1000);
 800146a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800146e:	2001      	movs	r0, #1
 8001470:	f000 f928 	bl	80016c4 <setTimer>
		}
		if (timer_flag[2] == 1) {
 8001474:	4b18      	ldr	r3, [pc, #96]	; (80014d8 <main+0xe0>)
 8001476:	689b      	ldr	r3, [r3, #8]
 8001478:	2b01      	cmp	r3, #1
 800147a:	d112      	bne.n	80014a2 <main+0xaa>
			update7SEG(index_led++);
 800147c:	4b18      	ldr	r3, [pc, #96]	; (80014e0 <main+0xe8>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	1c5a      	adds	r2, r3, #1
 8001482:	4917      	ldr	r1, [pc, #92]	; (80014e0 <main+0xe8>)
 8001484:	600a      	str	r2, [r1, #0]
 8001486:	4618      	mov	r0, r3
 8001488:	f7ff f874 	bl	8000574 <update7SEG>
			if (index_led == MAX_LED)
 800148c:	4b14      	ldr	r3, [pc, #80]	; (80014e0 <main+0xe8>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2b04      	cmp	r3, #4
 8001492:	d102      	bne.n	800149a <main+0xa2>
				index_led = 0;
 8001494:	4b12      	ldr	r3, [pc, #72]	; (80014e0 <main+0xe8>)
 8001496:	2200      	movs	r2, #0
 8001498:	601a      	str	r2, [r3, #0]
			setTimer(2, 250);
 800149a:	21fa      	movs	r1, #250	; 0xfa
 800149c:	2002      	movs	r0, #2
 800149e:	f000 f911 	bl	80016c4 <setTimer>
		}
		if(timer_flag[3] == 1)// control led matrix
 80014a2:	4b0d      	ldr	r3, [pc, #52]	; (80014d8 <main+0xe0>)
 80014a4:	68db      	ldr	r3, [r3, #12]
 80014a6:	2b01      	cmp	r3, #1
 80014a8:	d1c6      	bne.n	8001438 <main+0x40>
		{
			updateLEDMatrix(index_led_matrix++);
 80014aa:	4b0e      	ldr	r3, [pc, #56]	; (80014e4 <main+0xec>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	1c5a      	adds	r2, r3, #1
 80014b0:	490c      	ldr	r1, [pc, #48]	; (80014e4 <main+0xec>)
 80014b2:	600a      	str	r2, [r1, #0]
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff ff45 	bl	8001344 <updateLEDMatrix>
			if(index_led_matrix == MAX_LED_MATRIX) index_led_matrix = 0;
 80014ba:	4b0a      	ldr	r3, [pc, #40]	; (80014e4 <main+0xec>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	2b08      	cmp	r3, #8
 80014c0:	d102      	bne.n	80014c8 <main+0xd0>
 80014c2:	4b08      	ldr	r3, [pc, #32]	; (80014e4 <main+0xec>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]
			setTimer(3,100);
 80014c8:	2164      	movs	r1, #100	; 0x64
 80014ca:	2003      	movs	r0, #3
 80014cc:	f000 f8fa 	bl	80016c4 <setTimer>
		if (timer_flag[0] == 1) {
 80014d0:	e7b2      	b.n	8001438 <main+0x40>
 80014d2:	bf00      	nop
 80014d4:	20000054 	.word	0x20000054
 80014d8:	200000c4 	.word	0x200000c4
 80014dc:	40010800 	.word	0x40010800
 80014e0:	2000004c 	.word	0x2000004c
 80014e4:	20000050 	.word	0x20000050

080014e8 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */

void SystemClock_Config(void) {
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b090      	sub	sp, #64	; 0x40
 80014ec:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80014ee:	f107 0318 	add.w	r3, r7, #24
 80014f2:	2228      	movs	r2, #40	; 0x28
 80014f4:	2100      	movs	r1, #0
 80014f6:	4618      	mov	r0, r3
 80014f8:	f001 fce0 	bl	8002ebc <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80014fc:	1d3b      	adds	r3, r7, #4
 80014fe:	2200      	movs	r2, #0
 8001500:	601a      	str	r2, [r3, #0]
 8001502:	605a      	str	r2, [r3, #4]
 8001504:	609a      	str	r2, [r3, #8]
 8001506:	60da      	str	r2, [r3, #12]
 8001508:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800150a:	2302      	movs	r3, #2
 800150c:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800150e:	2301      	movs	r3, #1
 8001510:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001512:	2310      	movs	r3, #16
 8001514:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001516:	2300      	movs	r3, #0
 8001518:	637b      	str	r3, [r7, #52]	; 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800151a:	f107 0318 	add.w	r3, r7, #24
 800151e:	4618      	mov	r0, r3
 8001520:	f000 fcf0 	bl	8001f04 <HAL_RCC_OscConfig>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <SystemClock_Config+0x46>
		Error_Handler();
 800152a:	f000 f8c5 	bl	80016b8 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800152e:	230f      	movs	r3, #15
 8001530:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001532:	2300      	movs	r3, #0
 8001534:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001536:	2300      	movs	r3, #0
 8001538:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800153a:	2300      	movs	r3, #0
 800153c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800153e:	2300      	movs	r3, #0
 8001540:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8001542:	1d3b      	adds	r3, r7, #4
 8001544:	2100      	movs	r1, #0
 8001546:	4618      	mov	r0, r3
 8001548:	f000 ff5c 	bl	8002404 <HAL_RCC_ClockConfig>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <SystemClock_Config+0x6e>
		Error_Handler();
 8001552:	f000 f8b1 	bl	80016b8 <Error_Handler>
	}
}
 8001556:	bf00      	nop
 8001558:	3740      	adds	r7, #64	; 0x40
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
	...

08001560 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8001560:	b580      	push	{r7, lr}
 8001562:	b086      	sub	sp, #24
 8001564:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001566:	f107 0308 	add.w	r3, r7, #8
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	605a      	str	r2, [r3, #4]
 8001570:	609a      	str	r2, [r3, #8]
 8001572:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001574:	463b      	mov	r3, r7
 8001576:	2200      	movs	r2, #0
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 800157c:	4b1d      	ldr	r3, [pc, #116]	; (80015f4 <MX_TIM2_Init+0x94>)
 800157e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001582:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 7999;
 8001584:	4b1b      	ldr	r3, [pc, #108]	; (80015f4 <MX_TIM2_Init+0x94>)
 8001586:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800158a:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800158c:	4b19      	ldr	r3, [pc, #100]	; (80015f4 <MX_TIM2_Init+0x94>)
 800158e:	2200      	movs	r2, #0
 8001590:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 9;
 8001592:	4b18      	ldr	r3, [pc, #96]	; (80015f4 <MX_TIM2_Init+0x94>)
 8001594:	2209      	movs	r2, #9
 8001596:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001598:	4b16      	ldr	r3, [pc, #88]	; (80015f4 <MX_TIM2_Init+0x94>)
 800159a:	2200      	movs	r2, #0
 800159c:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800159e:	4b15      	ldr	r3, [pc, #84]	; (80015f4 <MX_TIM2_Init+0x94>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 80015a4:	4813      	ldr	r0, [pc, #76]	; (80015f4 <MX_TIM2_Init+0x94>)
 80015a6:	f001 f889 	bl	80026bc <HAL_TIM_Base_Init>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <MX_TIM2_Init+0x54>
		Error_Handler();
 80015b0:	f000 f882 	bl	80016b8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015b8:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 80015ba:	f107 0308 	add.w	r3, r7, #8
 80015be:	4619      	mov	r1, r3
 80015c0:	480c      	ldr	r0, [pc, #48]	; (80015f4 <MX_TIM2_Init+0x94>)
 80015c2:	f001 fa07 	bl	80029d4 <HAL_TIM_ConfigClockSource>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <MX_TIM2_Init+0x70>
		Error_Handler();
 80015cc:	f000 f874 	bl	80016b8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015d0:	2300      	movs	r3, #0
 80015d2:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015d4:	2300      	movs	r3, #0
 80015d6:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 80015d8:	463b      	mov	r3, r7
 80015da:	4619      	mov	r1, r3
 80015dc:	4805      	ldr	r0, [pc, #20]	; (80015f4 <MX_TIM2_Init+0x94>)
 80015de:	f001 fbdf 	bl	8002da0 <HAL_TIMEx_MasterConfigSynchronization>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <MX_TIM2_Init+0x8c>
			!= HAL_OK) {
		Error_Handler();
 80015e8:	f000 f866 	bl	80016b8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 80015ec:	bf00      	nop
 80015ee:	3718      	adds	r7, #24
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	20000054 	.word	0x20000054

080015f8 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b086      	sub	sp, #24
 80015fc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80015fe:	f107 0308 	add.w	r3, r7, #8
 8001602:	2200      	movs	r2, #0
 8001604:	601a      	str	r2, [r3, #0]
 8001606:	605a      	str	r2, [r3, #4]
 8001608:	609a      	str	r2, [r3, #8]
 800160a:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800160c:	4b22      	ldr	r3, [pc, #136]	; (8001698 <MX_GPIO_Init+0xa0>)
 800160e:	699b      	ldr	r3, [r3, #24]
 8001610:	4a21      	ldr	r2, [pc, #132]	; (8001698 <MX_GPIO_Init+0xa0>)
 8001612:	f043 0304 	orr.w	r3, r3, #4
 8001616:	6193      	str	r3, [r2, #24]
 8001618:	4b1f      	ldr	r3, [pc, #124]	; (8001698 <MX_GPIO_Init+0xa0>)
 800161a:	699b      	ldr	r3, [r3, #24]
 800161c:	f003 0304 	and.w	r3, r3, #4
 8001620:	607b      	str	r3, [r7, #4]
 8001622:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001624:	4b1c      	ldr	r3, [pc, #112]	; (8001698 <MX_GPIO_Init+0xa0>)
 8001626:	699b      	ldr	r3, [r3, #24]
 8001628:	4a1b      	ldr	r2, [pc, #108]	; (8001698 <MX_GPIO_Init+0xa0>)
 800162a:	f043 0308 	orr.w	r3, r3, #8
 800162e:	6193      	str	r3, [r2, #24]
 8001630:	4b19      	ldr	r3, [pc, #100]	; (8001698 <MX_GPIO_Init+0xa0>)
 8001632:	699b      	ldr	r3, [r3, #24]
 8001634:	f003 0308 	and.w	r3, r3, #8
 8001638:	603b      	str	r3, [r7, #0]
 800163a:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA,
 800163c:	2200      	movs	r2, #0
 800163e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
 8001642:	4816      	ldr	r0, [pc, #88]	; (800169c <MX_GPIO_Init+0xa4>)
 8001644:	f000 fc2c 	bl	8001ea0 <HAL_GPIO_WritePin>
					| PA7_Pin | PA8_Pin | PA9_Pin | PA10_Pin | PA11_Pin
					| PA12_Pin | PA13_Pin | PA14_Pin | PA15_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 8001648:	2200      	movs	r2, #0
 800164a:	f64f 717f 	movw	r1, #65407	; 0xff7f
 800164e:	4814      	ldr	r0, [pc, #80]	; (80016a0 <MX_GPIO_Init+0xa8>)
 8001650:	f000 fc26 	bl	8001ea0 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PA1 PA2_Pin PA3_Pin PA4_Pin
	 PA5_Pin PA6_Pin PA7_Pin PA8_Pin
	 PA9_Pin PA10_Pin PA11_Pin PA12_Pin
	 PA13_Pin PA14_Pin PA15_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_1 | PA2_Pin | PA3_Pin | PA4_Pin | PA5_Pin
 8001654:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8001658:	60bb      	str	r3, [r7, #8]
			| PA6_Pin | PA7_Pin | PA8_Pin | PA9_Pin | PA10_Pin | PA11_Pin
			| PA12_Pin | PA13_Pin | PA14_Pin | PA15_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800165a:	2301      	movs	r3, #1
 800165c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165e:	2300      	movs	r3, #0
 8001660:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001662:	2302      	movs	r3, #2
 8001664:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001666:	f107 0308 	add.w	r3, r7, #8
 800166a:	4619      	mov	r1, r3
 800166c:	480b      	ldr	r0, [pc, #44]	; (800169c <MX_GPIO_Init+0xa4>)
 800166e:	f000 fa9d 	bl	8001bac <HAL_GPIO_Init>

	/*Configure GPIO pins : PB0_Pin PB1_Pin PB2_Pin PB10_Pin
	 PB11_Pin PB12_Pin PB13_Pin PB14_Pin
	 PB15_Pin PB3_Pin PB4_Pin PB5_Pin
	 PB6_Pin PB8_Pin PB9_Pin */
	GPIO_InitStruct.Pin = PB0_Pin | PB1_Pin | PB2_Pin | PB10_Pin | PB11_Pin
 8001672:	f64f 737f 	movw	r3, #65407	; 0xff7f
 8001676:	60bb      	str	r3, [r7, #8]
			| PB12_Pin | PB13_Pin | PB14_Pin | PB15_Pin | PB3_Pin | PB4_Pin
			| PB5_Pin | PB6_Pin | PB8_Pin | PB9_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001678:	2301      	movs	r3, #1
 800167a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167c:	2300      	movs	r3, #0
 800167e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001680:	2302      	movs	r3, #2
 8001682:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001684:	f107 0308 	add.w	r3, r7, #8
 8001688:	4619      	mov	r1, r3
 800168a:	4805      	ldr	r0, [pc, #20]	; (80016a0 <MX_GPIO_Init+0xa8>)
 800168c:	f000 fa8e 	bl	8001bac <HAL_GPIO_Init>

}
 8001690:	bf00      	nop
 8001692:	3718      	adds	r7, #24
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	40021000 	.word	0x40021000
 800169c:	40010800 	.word	0x40010800
 80016a0:	40010c00 	.word	0x40010c00

080016a4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
	timerun();
 80016ac:	f000 f82a 	bl	8001704 <timerun>
}
 80016b0:	bf00      	nop
 80016b2:	3708      	adds	r7, #8
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}

080016b8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016bc:	b672      	cpsid	i
}
 80016be:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80016c0:	e7fe      	b.n	80016c0 <Error_Handler+0x8>
	...

080016c4 <setTimer>:


int timer_flag[10];
int timer_counter[10];

void setTimer(int index, int counter) {
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	6039      	str	r1, [r7, #0]
    timer_flag[index] = 0;
 80016ce:	4a0a      	ldr	r2, [pc, #40]	; (80016f8 <setTimer+0x34>)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2100      	movs	r1, #0
 80016d4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    timer_counter[index] = counter / TICK;
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	4a08      	ldr	r2, [pc, #32]	; (80016fc <setTimer+0x38>)
 80016dc:	fb82 1203 	smull	r1, r2, r2, r3
 80016e0:	1092      	asrs	r2, r2, #2
 80016e2:	17db      	asrs	r3, r3, #31
 80016e4:	1ad2      	subs	r2, r2, r3
 80016e6:	4906      	ldr	r1, [pc, #24]	; (8001700 <setTimer+0x3c>)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80016ee:	bf00      	nop
 80016f0:	370c      	adds	r7, #12
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bc80      	pop	{r7}
 80016f6:	4770      	bx	lr
 80016f8:	200000c4 	.word	0x200000c4
 80016fc:	66666667 	.word	0x66666667
 8001700:	2000009c 	.word	0x2000009c

08001704 <timerun>:

void timerun() {
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0
    for (int i = 0; i < 10; i++) {  // Corrected loop condition
 800170a:	2300      	movs	r3, #0
 800170c:	607b      	str	r3, [r7, #4]
 800170e:	e01c      	b.n	800174a <timerun+0x46>
        if (timer_counter[i] >= 0) {
 8001710:	4a12      	ldr	r2, [pc, #72]	; (800175c <timerun+0x58>)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001718:	2b00      	cmp	r3, #0
 800171a:	db13      	blt.n	8001744 <timerun+0x40>
            timer_counter[i]--;
 800171c:	4a0f      	ldr	r2, [pc, #60]	; (800175c <timerun+0x58>)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001724:	1e5a      	subs	r2, r3, #1
 8001726:	490d      	ldr	r1, [pc, #52]	; (800175c <timerun+0x58>)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            if (timer_counter[i] <= 0) {
 800172e:	4a0b      	ldr	r2, [pc, #44]	; (800175c <timerun+0x58>)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001736:	2b00      	cmp	r3, #0
 8001738:	dc04      	bgt.n	8001744 <timerun+0x40>
                timer_flag[i] = 1;
 800173a:	4a09      	ldr	r2, [pc, #36]	; (8001760 <timerun+0x5c>)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2101      	movs	r1, #1
 8001740:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < 10; i++) {  // Corrected loop condition
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	3301      	adds	r3, #1
 8001748:	607b      	str	r3, [r7, #4]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2b09      	cmp	r3, #9
 800174e:	dddf      	ble.n	8001710 <timerun+0xc>
            }
        }
    }
}
 8001750:	bf00      	nop
 8001752:	bf00      	nop
 8001754:	370c      	adds	r7, #12
 8001756:	46bd      	mov	sp, r7
 8001758:	bc80      	pop	{r7}
 800175a:	4770      	bx	lr
 800175c:	2000009c 	.word	0x2000009c
 8001760:	200000c4 	.word	0x200000c4

08001764 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001764:	b480      	push	{r7}
 8001766:	b085      	sub	sp, #20
 8001768:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800176a:	4b15      	ldr	r3, [pc, #84]	; (80017c0 <HAL_MspInit+0x5c>)
 800176c:	699b      	ldr	r3, [r3, #24]
 800176e:	4a14      	ldr	r2, [pc, #80]	; (80017c0 <HAL_MspInit+0x5c>)
 8001770:	f043 0301 	orr.w	r3, r3, #1
 8001774:	6193      	str	r3, [r2, #24]
 8001776:	4b12      	ldr	r3, [pc, #72]	; (80017c0 <HAL_MspInit+0x5c>)
 8001778:	699b      	ldr	r3, [r3, #24]
 800177a:	f003 0301 	and.w	r3, r3, #1
 800177e:	60bb      	str	r3, [r7, #8]
 8001780:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001782:	4b0f      	ldr	r3, [pc, #60]	; (80017c0 <HAL_MspInit+0x5c>)
 8001784:	69db      	ldr	r3, [r3, #28]
 8001786:	4a0e      	ldr	r2, [pc, #56]	; (80017c0 <HAL_MspInit+0x5c>)
 8001788:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800178c:	61d3      	str	r3, [r2, #28]
 800178e:	4b0c      	ldr	r3, [pc, #48]	; (80017c0 <HAL_MspInit+0x5c>)
 8001790:	69db      	ldr	r3, [r3, #28]
 8001792:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001796:	607b      	str	r3, [r7, #4]
 8001798:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800179a:	4b0a      	ldr	r3, [pc, #40]	; (80017c4 <HAL_MspInit+0x60>)
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	60fb      	str	r3, [r7, #12]
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80017a6:	60fb      	str	r3, [r7, #12]
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80017ae:	60fb      	str	r3, [r7, #12]
 80017b0:	4a04      	ldr	r2, [pc, #16]	; (80017c4 <HAL_MspInit+0x60>)
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017b6:	bf00      	nop
 80017b8:	3714      	adds	r7, #20
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bc80      	pop	{r7}
 80017be:	4770      	bx	lr
 80017c0:	40021000 	.word	0x40021000
 80017c4:	40010000 	.word	0x40010000

080017c8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b084      	sub	sp, #16
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017d8:	d113      	bne.n	8001802 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017da:	4b0c      	ldr	r3, [pc, #48]	; (800180c <HAL_TIM_Base_MspInit+0x44>)
 80017dc:	69db      	ldr	r3, [r3, #28]
 80017de:	4a0b      	ldr	r2, [pc, #44]	; (800180c <HAL_TIM_Base_MspInit+0x44>)
 80017e0:	f043 0301 	orr.w	r3, r3, #1
 80017e4:	61d3      	str	r3, [r2, #28]
 80017e6:	4b09      	ldr	r3, [pc, #36]	; (800180c <HAL_TIM_Base_MspInit+0x44>)
 80017e8:	69db      	ldr	r3, [r3, #28]
 80017ea:	f003 0301 	and.w	r3, r3, #1
 80017ee:	60fb      	str	r3, [r7, #12]
 80017f0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80017f2:	2200      	movs	r2, #0
 80017f4:	2100      	movs	r1, #0
 80017f6:	201c      	movs	r0, #28
 80017f8:	f000 f9a1 	bl	8001b3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80017fc:	201c      	movs	r0, #28
 80017fe:	f000 f9ba 	bl	8001b76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001802:	bf00      	nop
 8001804:	3710      	adds	r7, #16
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	40021000 	.word	0x40021000

08001810 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001814:	e7fe      	b.n	8001814 <NMI_Handler+0x4>

08001816 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001816:	b480      	push	{r7}
 8001818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800181a:	e7fe      	b.n	800181a <HardFault_Handler+0x4>

0800181c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001820:	e7fe      	b.n	8001820 <MemManage_Handler+0x4>

08001822 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001822:	b480      	push	{r7}
 8001824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001826:	e7fe      	b.n	8001826 <BusFault_Handler+0x4>

08001828 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800182c:	e7fe      	b.n	800182c <UsageFault_Handler+0x4>

0800182e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800182e:	b480      	push	{r7}
 8001830:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001832:	bf00      	nop
 8001834:	46bd      	mov	sp, r7
 8001836:	bc80      	pop	{r7}
 8001838:	4770      	bx	lr

0800183a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800183a:	b480      	push	{r7}
 800183c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800183e:	bf00      	nop
 8001840:	46bd      	mov	sp, r7
 8001842:	bc80      	pop	{r7}
 8001844:	4770      	bx	lr

08001846 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001846:	b480      	push	{r7}
 8001848:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800184a:	bf00      	nop
 800184c:	46bd      	mov	sp, r7
 800184e:	bc80      	pop	{r7}
 8001850:	4770      	bx	lr

08001852 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001852:	b580      	push	{r7, lr}
 8001854:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001856:	f000 f87f 	bl	8001958 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800185a:	bf00      	nop
 800185c:	bd80      	pop	{r7, pc}
	...

08001860 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001864:	4802      	ldr	r0, [pc, #8]	; (8001870 <TIM2_IRQHandler+0x10>)
 8001866:	f000 ffc5 	bl	80027f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800186a:	bf00      	nop
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	20000054 	.word	0x20000054

08001874 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001878:	bf00      	nop
 800187a:	46bd      	mov	sp, r7
 800187c:	bc80      	pop	{r7}
 800187e:	4770      	bx	lr

08001880 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001880:	f7ff fff8 	bl	8001874 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001884:	480b      	ldr	r0, [pc, #44]	; (80018b4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001886:	490c      	ldr	r1, [pc, #48]	; (80018b8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001888:	4a0c      	ldr	r2, [pc, #48]	; (80018bc <LoopFillZerobss+0x16>)
  movs r3, #0
 800188a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800188c:	e002      	b.n	8001894 <LoopCopyDataInit>

0800188e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800188e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001890:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001892:	3304      	adds	r3, #4

08001894 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001894:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001896:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001898:	d3f9      	bcc.n	800188e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800189a:	4a09      	ldr	r2, [pc, #36]	; (80018c0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800189c:	4c09      	ldr	r4, [pc, #36]	; (80018c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800189e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018a0:	e001      	b.n	80018a6 <LoopFillZerobss>

080018a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018a4:	3204      	adds	r2, #4

080018a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018a8:	d3fb      	bcc.n	80018a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018aa:	f001 fae3 	bl	8002e74 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80018ae:	f7ff fda3 	bl	80013f8 <main>
  bx lr
 80018b2:	4770      	bx	lr
  ldr r0, =_sdata
 80018b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018b8:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 80018bc:	08002f10 	.word	0x08002f10
  ldr r2, =_sbss
 80018c0:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 80018c4:	200000f0 	.word	0x200000f0

080018c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80018c8:	e7fe      	b.n	80018c8 <ADC1_2_IRQHandler>
	...

080018cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018d0:	4b08      	ldr	r3, [pc, #32]	; (80018f4 <HAL_Init+0x28>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a07      	ldr	r2, [pc, #28]	; (80018f4 <HAL_Init+0x28>)
 80018d6:	f043 0310 	orr.w	r3, r3, #16
 80018da:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018dc:	2003      	movs	r0, #3
 80018de:	f000 f923 	bl	8001b28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018e2:	200f      	movs	r0, #15
 80018e4:	f000 f808 	bl	80018f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018e8:	f7ff ff3c 	bl	8001764 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018ec:	2300      	movs	r3, #0
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	40022000 	.word	0x40022000

080018f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001900:	4b12      	ldr	r3, [pc, #72]	; (800194c <HAL_InitTick+0x54>)
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	4b12      	ldr	r3, [pc, #72]	; (8001950 <HAL_InitTick+0x58>)
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	4619      	mov	r1, r3
 800190a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800190e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001912:	fbb2 f3f3 	udiv	r3, r2, r3
 8001916:	4618      	mov	r0, r3
 8001918:	f000 f93b 	bl	8001b92 <HAL_SYSTICK_Config>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001922:	2301      	movs	r3, #1
 8001924:	e00e      	b.n	8001944 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2b0f      	cmp	r3, #15
 800192a:	d80a      	bhi.n	8001942 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800192c:	2200      	movs	r2, #0
 800192e:	6879      	ldr	r1, [r7, #4]
 8001930:	f04f 30ff 	mov.w	r0, #4294967295
 8001934:	f000 f903 	bl	8001b3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001938:	4a06      	ldr	r2, [pc, #24]	; (8001954 <HAL_InitTick+0x5c>)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800193e:	2300      	movs	r3, #0
 8001940:	e000      	b.n	8001944 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001942:	2301      	movs	r3, #1
}
 8001944:	4618      	mov	r0, r3
 8001946:	3708      	adds	r7, #8
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	20000024 	.word	0x20000024
 8001950:	2000002c 	.word	0x2000002c
 8001954:	20000028 	.word	0x20000028

08001958 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800195c:	4b05      	ldr	r3, [pc, #20]	; (8001974 <HAL_IncTick+0x1c>)
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	461a      	mov	r2, r3
 8001962:	4b05      	ldr	r3, [pc, #20]	; (8001978 <HAL_IncTick+0x20>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4413      	add	r3, r2
 8001968:	4a03      	ldr	r2, [pc, #12]	; (8001978 <HAL_IncTick+0x20>)
 800196a:	6013      	str	r3, [r2, #0]
}
 800196c:	bf00      	nop
 800196e:	46bd      	mov	sp, r7
 8001970:	bc80      	pop	{r7}
 8001972:	4770      	bx	lr
 8001974:	2000002c 	.word	0x2000002c
 8001978:	200000ec 	.word	0x200000ec

0800197c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  return uwTick;
 8001980:	4b02      	ldr	r3, [pc, #8]	; (800198c <HAL_GetTick+0x10>)
 8001982:	681b      	ldr	r3, [r3, #0]
}
 8001984:	4618      	mov	r0, r3
 8001986:	46bd      	mov	sp, r7
 8001988:	bc80      	pop	{r7}
 800198a:	4770      	bx	lr
 800198c:	200000ec 	.word	0x200000ec

08001990 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001990:	b480      	push	{r7}
 8001992:	b085      	sub	sp, #20
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	f003 0307 	and.w	r3, r3, #7
 800199e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019a0:	4b0c      	ldr	r3, [pc, #48]	; (80019d4 <__NVIC_SetPriorityGrouping+0x44>)
 80019a2:	68db      	ldr	r3, [r3, #12]
 80019a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019a6:	68ba      	ldr	r2, [r7, #8]
 80019a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019ac:	4013      	ands	r3, r2
 80019ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019c2:	4a04      	ldr	r2, [pc, #16]	; (80019d4 <__NVIC_SetPriorityGrouping+0x44>)
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	60d3      	str	r3, [r2, #12]
}
 80019c8:	bf00      	nop
 80019ca:	3714      	adds	r7, #20
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bc80      	pop	{r7}
 80019d0:	4770      	bx	lr
 80019d2:	bf00      	nop
 80019d4:	e000ed00 	.word	0xe000ed00

080019d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019dc:	4b04      	ldr	r3, [pc, #16]	; (80019f0 <__NVIC_GetPriorityGrouping+0x18>)
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	0a1b      	lsrs	r3, r3, #8
 80019e2:	f003 0307 	and.w	r3, r3, #7
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bc80      	pop	{r7}
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop
 80019f0:	e000ed00 	.word	0xe000ed00

080019f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	4603      	mov	r3, r0
 80019fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	db0b      	blt.n	8001a1e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a06:	79fb      	ldrb	r3, [r7, #7]
 8001a08:	f003 021f 	and.w	r2, r3, #31
 8001a0c:	4906      	ldr	r1, [pc, #24]	; (8001a28 <__NVIC_EnableIRQ+0x34>)
 8001a0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a12:	095b      	lsrs	r3, r3, #5
 8001a14:	2001      	movs	r0, #1
 8001a16:	fa00 f202 	lsl.w	r2, r0, r2
 8001a1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a1e:	bf00      	nop
 8001a20:	370c      	adds	r7, #12
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bc80      	pop	{r7}
 8001a26:	4770      	bx	lr
 8001a28:	e000e100 	.word	0xe000e100

08001a2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	4603      	mov	r3, r0
 8001a34:	6039      	str	r1, [r7, #0]
 8001a36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	db0a      	blt.n	8001a56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	b2da      	uxtb	r2, r3
 8001a44:	490c      	ldr	r1, [pc, #48]	; (8001a78 <__NVIC_SetPriority+0x4c>)
 8001a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a4a:	0112      	lsls	r2, r2, #4
 8001a4c:	b2d2      	uxtb	r2, r2
 8001a4e:	440b      	add	r3, r1
 8001a50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a54:	e00a      	b.n	8001a6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	b2da      	uxtb	r2, r3
 8001a5a:	4908      	ldr	r1, [pc, #32]	; (8001a7c <__NVIC_SetPriority+0x50>)
 8001a5c:	79fb      	ldrb	r3, [r7, #7]
 8001a5e:	f003 030f 	and.w	r3, r3, #15
 8001a62:	3b04      	subs	r3, #4
 8001a64:	0112      	lsls	r2, r2, #4
 8001a66:	b2d2      	uxtb	r2, r2
 8001a68:	440b      	add	r3, r1
 8001a6a:	761a      	strb	r2, [r3, #24]
}
 8001a6c:	bf00      	nop
 8001a6e:	370c      	adds	r7, #12
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bc80      	pop	{r7}
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	e000e100 	.word	0xe000e100
 8001a7c:	e000ed00 	.word	0xe000ed00

08001a80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b089      	sub	sp, #36	; 0x24
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	60f8      	str	r0, [r7, #12]
 8001a88:	60b9      	str	r1, [r7, #8]
 8001a8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	f003 0307 	and.w	r3, r3, #7
 8001a92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a94:	69fb      	ldr	r3, [r7, #28]
 8001a96:	f1c3 0307 	rsb	r3, r3, #7
 8001a9a:	2b04      	cmp	r3, #4
 8001a9c:	bf28      	it	cs
 8001a9e:	2304      	movcs	r3, #4
 8001aa0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001aa2:	69fb      	ldr	r3, [r7, #28]
 8001aa4:	3304      	adds	r3, #4
 8001aa6:	2b06      	cmp	r3, #6
 8001aa8:	d902      	bls.n	8001ab0 <NVIC_EncodePriority+0x30>
 8001aaa:	69fb      	ldr	r3, [r7, #28]
 8001aac:	3b03      	subs	r3, #3
 8001aae:	e000      	b.n	8001ab2 <NVIC_EncodePriority+0x32>
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ab4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ab8:	69bb      	ldr	r3, [r7, #24]
 8001aba:	fa02 f303 	lsl.w	r3, r2, r3
 8001abe:	43da      	mvns	r2, r3
 8001ac0:	68bb      	ldr	r3, [r7, #8]
 8001ac2:	401a      	ands	r2, r3
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ac8:	f04f 31ff 	mov.w	r1, #4294967295
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	fa01 f303 	lsl.w	r3, r1, r3
 8001ad2:	43d9      	mvns	r1, r3
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ad8:	4313      	orrs	r3, r2
         );
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	3724      	adds	r7, #36	; 0x24
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bc80      	pop	{r7}
 8001ae2:	4770      	bx	lr

08001ae4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	3b01      	subs	r3, #1
 8001af0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001af4:	d301      	bcc.n	8001afa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001af6:	2301      	movs	r3, #1
 8001af8:	e00f      	b.n	8001b1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001afa:	4a0a      	ldr	r2, [pc, #40]	; (8001b24 <SysTick_Config+0x40>)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	3b01      	subs	r3, #1
 8001b00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b02:	210f      	movs	r1, #15
 8001b04:	f04f 30ff 	mov.w	r0, #4294967295
 8001b08:	f7ff ff90 	bl	8001a2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b0c:	4b05      	ldr	r3, [pc, #20]	; (8001b24 <SysTick_Config+0x40>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b12:	4b04      	ldr	r3, [pc, #16]	; (8001b24 <SysTick_Config+0x40>)
 8001b14:	2207      	movs	r2, #7
 8001b16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b18:	2300      	movs	r3, #0
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3708      	adds	r7, #8
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	e000e010 	.word	0xe000e010

08001b28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b30:	6878      	ldr	r0, [r7, #4]
 8001b32:	f7ff ff2d 	bl	8001990 <__NVIC_SetPriorityGrouping>
}
 8001b36:	bf00      	nop
 8001b38:	3708      	adds	r7, #8
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}

08001b3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b3e:	b580      	push	{r7, lr}
 8001b40:	b086      	sub	sp, #24
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	4603      	mov	r3, r0
 8001b46:	60b9      	str	r1, [r7, #8]
 8001b48:	607a      	str	r2, [r7, #4]
 8001b4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b50:	f7ff ff42 	bl	80019d8 <__NVIC_GetPriorityGrouping>
 8001b54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b56:	687a      	ldr	r2, [r7, #4]
 8001b58:	68b9      	ldr	r1, [r7, #8]
 8001b5a:	6978      	ldr	r0, [r7, #20]
 8001b5c:	f7ff ff90 	bl	8001a80 <NVIC_EncodePriority>
 8001b60:	4602      	mov	r2, r0
 8001b62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b66:	4611      	mov	r1, r2
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f7ff ff5f 	bl	8001a2c <__NVIC_SetPriority>
}
 8001b6e:	bf00      	nop
 8001b70:	3718      	adds	r7, #24
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}

08001b76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b76:	b580      	push	{r7, lr}
 8001b78:	b082      	sub	sp, #8
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b84:	4618      	mov	r0, r3
 8001b86:	f7ff ff35 	bl	80019f4 <__NVIC_EnableIRQ>
}
 8001b8a:	bf00      	nop
 8001b8c:	3708      	adds	r7, #8
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}

08001b92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b92:	b580      	push	{r7, lr}
 8001b94:	b082      	sub	sp, #8
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b9a:	6878      	ldr	r0, [r7, #4]
 8001b9c:	f7ff ffa2 	bl	8001ae4 <SysTick_Config>
 8001ba0:	4603      	mov	r3, r0
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3708      	adds	r7, #8
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
	...

08001bac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b08b      	sub	sp, #44	; 0x2c
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
 8001bb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bbe:	e148      	b.n	8001e52 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	69fa      	ldr	r2, [r7, #28]
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001bd4:	69ba      	ldr	r2, [r7, #24]
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	f040 8137 	bne.w	8001e4c <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	4aa3      	ldr	r2, [pc, #652]	; (8001e70 <HAL_GPIO_Init+0x2c4>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d05e      	beq.n	8001ca6 <HAL_GPIO_Init+0xfa>
 8001be8:	4aa1      	ldr	r2, [pc, #644]	; (8001e70 <HAL_GPIO_Init+0x2c4>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d875      	bhi.n	8001cda <HAL_GPIO_Init+0x12e>
 8001bee:	4aa1      	ldr	r2, [pc, #644]	; (8001e74 <HAL_GPIO_Init+0x2c8>)
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d058      	beq.n	8001ca6 <HAL_GPIO_Init+0xfa>
 8001bf4:	4a9f      	ldr	r2, [pc, #636]	; (8001e74 <HAL_GPIO_Init+0x2c8>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d86f      	bhi.n	8001cda <HAL_GPIO_Init+0x12e>
 8001bfa:	4a9f      	ldr	r2, [pc, #636]	; (8001e78 <HAL_GPIO_Init+0x2cc>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d052      	beq.n	8001ca6 <HAL_GPIO_Init+0xfa>
 8001c00:	4a9d      	ldr	r2, [pc, #628]	; (8001e78 <HAL_GPIO_Init+0x2cc>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d869      	bhi.n	8001cda <HAL_GPIO_Init+0x12e>
 8001c06:	4a9d      	ldr	r2, [pc, #628]	; (8001e7c <HAL_GPIO_Init+0x2d0>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d04c      	beq.n	8001ca6 <HAL_GPIO_Init+0xfa>
 8001c0c:	4a9b      	ldr	r2, [pc, #620]	; (8001e7c <HAL_GPIO_Init+0x2d0>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d863      	bhi.n	8001cda <HAL_GPIO_Init+0x12e>
 8001c12:	4a9b      	ldr	r2, [pc, #620]	; (8001e80 <HAL_GPIO_Init+0x2d4>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d046      	beq.n	8001ca6 <HAL_GPIO_Init+0xfa>
 8001c18:	4a99      	ldr	r2, [pc, #612]	; (8001e80 <HAL_GPIO_Init+0x2d4>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d85d      	bhi.n	8001cda <HAL_GPIO_Init+0x12e>
 8001c1e:	2b12      	cmp	r3, #18
 8001c20:	d82a      	bhi.n	8001c78 <HAL_GPIO_Init+0xcc>
 8001c22:	2b12      	cmp	r3, #18
 8001c24:	d859      	bhi.n	8001cda <HAL_GPIO_Init+0x12e>
 8001c26:	a201      	add	r2, pc, #4	; (adr r2, 8001c2c <HAL_GPIO_Init+0x80>)
 8001c28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c2c:	08001ca7 	.word	0x08001ca7
 8001c30:	08001c81 	.word	0x08001c81
 8001c34:	08001c93 	.word	0x08001c93
 8001c38:	08001cd5 	.word	0x08001cd5
 8001c3c:	08001cdb 	.word	0x08001cdb
 8001c40:	08001cdb 	.word	0x08001cdb
 8001c44:	08001cdb 	.word	0x08001cdb
 8001c48:	08001cdb 	.word	0x08001cdb
 8001c4c:	08001cdb 	.word	0x08001cdb
 8001c50:	08001cdb 	.word	0x08001cdb
 8001c54:	08001cdb 	.word	0x08001cdb
 8001c58:	08001cdb 	.word	0x08001cdb
 8001c5c:	08001cdb 	.word	0x08001cdb
 8001c60:	08001cdb 	.word	0x08001cdb
 8001c64:	08001cdb 	.word	0x08001cdb
 8001c68:	08001cdb 	.word	0x08001cdb
 8001c6c:	08001cdb 	.word	0x08001cdb
 8001c70:	08001c89 	.word	0x08001c89
 8001c74:	08001c9d 	.word	0x08001c9d
 8001c78:	4a82      	ldr	r2, [pc, #520]	; (8001e84 <HAL_GPIO_Init+0x2d8>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d013      	beq.n	8001ca6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c7e:	e02c      	b.n	8001cda <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	68db      	ldr	r3, [r3, #12]
 8001c84:	623b      	str	r3, [r7, #32]
          break;
 8001c86:	e029      	b.n	8001cdc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	68db      	ldr	r3, [r3, #12]
 8001c8c:	3304      	adds	r3, #4
 8001c8e:	623b      	str	r3, [r7, #32]
          break;
 8001c90:	e024      	b.n	8001cdc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	68db      	ldr	r3, [r3, #12]
 8001c96:	3308      	adds	r3, #8
 8001c98:	623b      	str	r3, [r7, #32]
          break;
 8001c9a:	e01f      	b.n	8001cdc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	68db      	ldr	r3, [r3, #12]
 8001ca0:	330c      	adds	r3, #12
 8001ca2:	623b      	str	r3, [r7, #32]
          break;
 8001ca4:	e01a      	b.n	8001cdc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	689b      	ldr	r3, [r3, #8]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d102      	bne.n	8001cb4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001cae:	2304      	movs	r3, #4
 8001cb0:	623b      	str	r3, [r7, #32]
          break;
 8001cb2:	e013      	b.n	8001cdc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d105      	bne.n	8001cc8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001cbc:	2308      	movs	r3, #8
 8001cbe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	69fa      	ldr	r2, [r7, #28]
 8001cc4:	611a      	str	r2, [r3, #16]
          break;
 8001cc6:	e009      	b.n	8001cdc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001cc8:	2308      	movs	r3, #8
 8001cca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	69fa      	ldr	r2, [r7, #28]
 8001cd0:	615a      	str	r2, [r3, #20]
          break;
 8001cd2:	e003      	b.n	8001cdc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	623b      	str	r3, [r7, #32]
          break;
 8001cd8:	e000      	b.n	8001cdc <HAL_GPIO_Init+0x130>
          break;
 8001cda:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001cdc:	69bb      	ldr	r3, [r7, #24]
 8001cde:	2bff      	cmp	r3, #255	; 0xff
 8001ce0:	d801      	bhi.n	8001ce6 <HAL_GPIO_Init+0x13a>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	e001      	b.n	8001cea <HAL_GPIO_Init+0x13e>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	3304      	adds	r3, #4
 8001cea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001cec:	69bb      	ldr	r3, [r7, #24]
 8001cee:	2bff      	cmp	r3, #255	; 0xff
 8001cf0:	d802      	bhi.n	8001cf8 <HAL_GPIO_Init+0x14c>
 8001cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cf4:	009b      	lsls	r3, r3, #2
 8001cf6:	e002      	b.n	8001cfe <HAL_GPIO_Init+0x152>
 8001cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cfa:	3b08      	subs	r3, #8
 8001cfc:	009b      	lsls	r3, r3, #2
 8001cfe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	210f      	movs	r1, #15
 8001d06:	693b      	ldr	r3, [r7, #16]
 8001d08:	fa01 f303 	lsl.w	r3, r1, r3
 8001d0c:	43db      	mvns	r3, r3
 8001d0e:	401a      	ands	r2, r3
 8001d10:	6a39      	ldr	r1, [r7, #32]
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	fa01 f303 	lsl.w	r3, r1, r3
 8001d18:	431a      	orrs	r2, r3
 8001d1a:	697b      	ldr	r3, [r7, #20]
 8001d1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	f000 8090 	beq.w	8001e4c <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d2c:	4b56      	ldr	r3, [pc, #344]	; (8001e88 <HAL_GPIO_Init+0x2dc>)
 8001d2e:	699b      	ldr	r3, [r3, #24]
 8001d30:	4a55      	ldr	r2, [pc, #340]	; (8001e88 <HAL_GPIO_Init+0x2dc>)
 8001d32:	f043 0301 	orr.w	r3, r3, #1
 8001d36:	6193      	str	r3, [r2, #24]
 8001d38:	4b53      	ldr	r3, [pc, #332]	; (8001e88 <HAL_GPIO_Init+0x2dc>)
 8001d3a:	699b      	ldr	r3, [r3, #24]
 8001d3c:	f003 0301 	and.w	r3, r3, #1
 8001d40:	60bb      	str	r3, [r7, #8]
 8001d42:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001d44:	4a51      	ldr	r2, [pc, #324]	; (8001e8c <HAL_GPIO_Init+0x2e0>)
 8001d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d48:	089b      	lsrs	r3, r3, #2
 8001d4a:	3302      	adds	r3, #2
 8001d4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d50:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d54:	f003 0303 	and.w	r3, r3, #3
 8001d58:	009b      	lsls	r3, r3, #2
 8001d5a:	220f      	movs	r2, #15
 8001d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d60:	43db      	mvns	r3, r3
 8001d62:	68fa      	ldr	r2, [r7, #12]
 8001d64:	4013      	ands	r3, r2
 8001d66:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	4a49      	ldr	r2, [pc, #292]	; (8001e90 <HAL_GPIO_Init+0x2e4>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d00d      	beq.n	8001d8c <HAL_GPIO_Init+0x1e0>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	4a48      	ldr	r2, [pc, #288]	; (8001e94 <HAL_GPIO_Init+0x2e8>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d007      	beq.n	8001d88 <HAL_GPIO_Init+0x1dc>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	4a47      	ldr	r2, [pc, #284]	; (8001e98 <HAL_GPIO_Init+0x2ec>)
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	d101      	bne.n	8001d84 <HAL_GPIO_Init+0x1d8>
 8001d80:	2302      	movs	r3, #2
 8001d82:	e004      	b.n	8001d8e <HAL_GPIO_Init+0x1e2>
 8001d84:	2303      	movs	r3, #3
 8001d86:	e002      	b.n	8001d8e <HAL_GPIO_Init+0x1e2>
 8001d88:	2301      	movs	r3, #1
 8001d8a:	e000      	b.n	8001d8e <HAL_GPIO_Init+0x1e2>
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d90:	f002 0203 	and.w	r2, r2, #3
 8001d94:	0092      	lsls	r2, r2, #2
 8001d96:	4093      	lsls	r3, r2
 8001d98:	68fa      	ldr	r2, [r7, #12]
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d9e:	493b      	ldr	r1, [pc, #236]	; (8001e8c <HAL_GPIO_Init+0x2e0>)
 8001da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da2:	089b      	lsrs	r3, r3, #2
 8001da4:	3302      	adds	r3, #2
 8001da6:	68fa      	ldr	r2, [r7, #12]
 8001da8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d006      	beq.n	8001dc6 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001db8:	4b38      	ldr	r3, [pc, #224]	; (8001e9c <HAL_GPIO_Init+0x2f0>)
 8001dba:	689a      	ldr	r2, [r3, #8]
 8001dbc:	4937      	ldr	r1, [pc, #220]	; (8001e9c <HAL_GPIO_Init+0x2f0>)
 8001dbe:	69bb      	ldr	r3, [r7, #24]
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	608b      	str	r3, [r1, #8]
 8001dc4:	e006      	b.n	8001dd4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001dc6:	4b35      	ldr	r3, [pc, #212]	; (8001e9c <HAL_GPIO_Init+0x2f0>)
 8001dc8:	689a      	ldr	r2, [r3, #8]
 8001dca:	69bb      	ldr	r3, [r7, #24]
 8001dcc:	43db      	mvns	r3, r3
 8001dce:	4933      	ldr	r1, [pc, #204]	; (8001e9c <HAL_GPIO_Init+0x2f0>)
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d006      	beq.n	8001dee <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001de0:	4b2e      	ldr	r3, [pc, #184]	; (8001e9c <HAL_GPIO_Init+0x2f0>)
 8001de2:	68da      	ldr	r2, [r3, #12]
 8001de4:	492d      	ldr	r1, [pc, #180]	; (8001e9c <HAL_GPIO_Init+0x2f0>)
 8001de6:	69bb      	ldr	r3, [r7, #24]
 8001de8:	4313      	orrs	r3, r2
 8001dea:	60cb      	str	r3, [r1, #12]
 8001dec:	e006      	b.n	8001dfc <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001dee:	4b2b      	ldr	r3, [pc, #172]	; (8001e9c <HAL_GPIO_Init+0x2f0>)
 8001df0:	68da      	ldr	r2, [r3, #12]
 8001df2:	69bb      	ldr	r3, [r7, #24]
 8001df4:	43db      	mvns	r3, r3
 8001df6:	4929      	ldr	r1, [pc, #164]	; (8001e9c <HAL_GPIO_Init+0x2f0>)
 8001df8:	4013      	ands	r3, r2
 8001dfa:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d006      	beq.n	8001e16 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001e08:	4b24      	ldr	r3, [pc, #144]	; (8001e9c <HAL_GPIO_Init+0x2f0>)
 8001e0a:	685a      	ldr	r2, [r3, #4]
 8001e0c:	4923      	ldr	r1, [pc, #140]	; (8001e9c <HAL_GPIO_Init+0x2f0>)
 8001e0e:	69bb      	ldr	r3, [r7, #24]
 8001e10:	4313      	orrs	r3, r2
 8001e12:	604b      	str	r3, [r1, #4]
 8001e14:	e006      	b.n	8001e24 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001e16:	4b21      	ldr	r3, [pc, #132]	; (8001e9c <HAL_GPIO_Init+0x2f0>)
 8001e18:	685a      	ldr	r2, [r3, #4]
 8001e1a:	69bb      	ldr	r3, [r7, #24]
 8001e1c:	43db      	mvns	r3, r3
 8001e1e:	491f      	ldr	r1, [pc, #124]	; (8001e9c <HAL_GPIO_Init+0x2f0>)
 8001e20:	4013      	ands	r3, r2
 8001e22:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d006      	beq.n	8001e3e <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e30:	4b1a      	ldr	r3, [pc, #104]	; (8001e9c <HAL_GPIO_Init+0x2f0>)
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	4919      	ldr	r1, [pc, #100]	; (8001e9c <HAL_GPIO_Init+0x2f0>)
 8001e36:	69bb      	ldr	r3, [r7, #24]
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	600b      	str	r3, [r1, #0]
 8001e3c:	e006      	b.n	8001e4c <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001e3e:	4b17      	ldr	r3, [pc, #92]	; (8001e9c <HAL_GPIO_Init+0x2f0>)
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	69bb      	ldr	r3, [r7, #24]
 8001e44:	43db      	mvns	r3, r3
 8001e46:	4915      	ldr	r1, [pc, #84]	; (8001e9c <HAL_GPIO_Init+0x2f0>)
 8001e48:	4013      	ands	r3, r2
 8001e4a:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e4e:	3301      	adds	r3, #1
 8001e50:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e58:	fa22 f303 	lsr.w	r3, r2, r3
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	f47f aeaf 	bne.w	8001bc0 <HAL_GPIO_Init+0x14>
  }
}
 8001e62:	bf00      	nop
 8001e64:	bf00      	nop
 8001e66:	372c      	adds	r7, #44	; 0x2c
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bc80      	pop	{r7}
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	10320000 	.word	0x10320000
 8001e74:	10310000 	.word	0x10310000
 8001e78:	10220000 	.word	0x10220000
 8001e7c:	10210000 	.word	0x10210000
 8001e80:	10120000 	.word	0x10120000
 8001e84:	10110000 	.word	0x10110000
 8001e88:	40021000 	.word	0x40021000
 8001e8c:	40010000 	.word	0x40010000
 8001e90:	40010800 	.word	0x40010800
 8001e94:	40010c00 	.word	0x40010c00
 8001e98:	40011000 	.word	0x40011000
 8001e9c:	40010400 	.word	0x40010400

08001ea0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
 8001ea8:	460b      	mov	r3, r1
 8001eaa:	807b      	strh	r3, [r7, #2]
 8001eac:	4613      	mov	r3, r2
 8001eae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001eb0:	787b      	ldrb	r3, [r7, #1]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d003      	beq.n	8001ebe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001eb6:	887a      	ldrh	r2, [r7, #2]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001ebc:	e003      	b.n	8001ec6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ebe:	887b      	ldrh	r3, [r7, #2]
 8001ec0:	041a      	lsls	r2, r3, #16
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	611a      	str	r2, [r3, #16]
}
 8001ec6:	bf00      	nop
 8001ec8:	370c      	adds	r7, #12
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bc80      	pop	{r7}
 8001ece:	4770      	bx	lr

08001ed0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b085      	sub	sp, #20
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
 8001ed8:	460b      	mov	r3, r1
 8001eda:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	68db      	ldr	r3, [r3, #12]
 8001ee0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ee2:	887a      	ldrh	r2, [r7, #2]
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	041a      	lsls	r2, r3, #16
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	43d9      	mvns	r1, r3
 8001eee:	887b      	ldrh	r3, [r7, #2]
 8001ef0:	400b      	ands	r3, r1
 8001ef2:	431a      	orrs	r2, r3
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	611a      	str	r2, [r3, #16]
}
 8001ef8:	bf00      	nop
 8001efa:	3714      	adds	r7, #20
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bc80      	pop	{r7}
 8001f00:	4770      	bx	lr
	...

08001f04 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b086      	sub	sp, #24
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d101      	bne.n	8001f16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f12:	2301      	movs	r3, #1
 8001f14:	e26c      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f003 0301 	and.w	r3, r3, #1
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	f000 8087 	beq.w	8002032 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f24:	4b92      	ldr	r3, [pc, #584]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f003 030c 	and.w	r3, r3, #12
 8001f2c:	2b04      	cmp	r3, #4
 8001f2e:	d00c      	beq.n	8001f4a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f30:	4b8f      	ldr	r3, [pc, #572]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	f003 030c 	and.w	r3, r3, #12
 8001f38:	2b08      	cmp	r3, #8
 8001f3a:	d112      	bne.n	8001f62 <HAL_RCC_OscConfig+0x5e>
 8001f3c:	4b8c      	ldr	r3, [pc, #560]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f48:	d10b      	bne.n	8001f62 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f4a:	4b89      	ldr	r3, [pc, #548]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d06c      	beq.n	8002030 <HAL_RCC_OscConfig+0x12c>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d168      	bne.n	8002030 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e246      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f6a:	d106      	bne.n	8001f7a <HAL_RCC_OscConfig+0x76>
 8001f6c:	4b80      	ldr	r3, [pc, #512]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a7f      	ldr	r2, [pc, #508]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001f72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f76:	6013      	str	r3, [r2, #0]
 8001f78:	e02e      	b.n	8001fd8 <HAL_RCC_OscConfig+0xd4>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d10c      	bne.n	8001f9c <HAL_RCC_OscConfig+0x98>
 8001f82:	4b7b      	ldr	r3, [pc, #492]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a7a      	ldr	r2, [pc, #488]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001f88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f8c:	6013      	str	r3, [r2, #0]
 8001f8e:	4b78      	ldr	r3, [pc, #480]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a77      	ldr	r2, [pc, #476]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001f94:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f98:	6013      	str	r3, [r2, #0]
 8001f9a:	e01d      	b.n	8001fd8 <HAL_RCC_OscConfig+0xd4>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001fa4:	d10c      	bne.n	8001fc0 <HAL_RCC_OscConfig+0xbc>
 8001fa6:	4b72      	ldr	r3, [pc, #456]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a71      	ldr	r2, [pc, #452]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001fac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fb0:	6013      	str	r3, [r2, #0]
 8001fb2:	4b6f      	ldr	r3, [pc, #444]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a6e      	ldr	r2, [pc, #440]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001fb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fbc:	6013      	str	r3, [r2, #0]
 8001fbe:	e00b      	b.n	8001fd8 <HAL_RCC_OscConfig+0xd4>
 8001fc0:	4b6b      	ldr	r3, [pc, #428]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a6a      	ldr	r2, [pc, #424]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001fc6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fca:	6013      	str	r3, [r2, #0]
 8001fcc:	4b68      	ldr	r3, [pc, #416]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a67      	ldr	r2, [pc, #412]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001fd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fd6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d013      	beq.n	8002008 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fe0:	f7ff fccc 	bl	800197c <HAL_GetTick>
 8001fe4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fe6:	e008      	b.n	8001ffa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fe8:	f7ff fcc8 	bl	800197c <HAL_GetTick>
 8001fec:	4602      	mov	r2, r0
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	1ad3      	subs	r3, r2, r3
 8001ff2:	2b64      	cmp	r3, #100	; 0x64
 8001ff4:	d901      	bls.n	8001ffa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001ff6:	2303      	movs	r3, #3
 8001ff8:	e1fa      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ffa:	4b5d      	ldr	r3, [pc, #372]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002002:	2b00      	cmp	r3, #0
 8002004:	d0f0      	beq.n	8001fe8 <HAL_RCC_OscConfig+0xe4>
 8002006:	e014      	b.n	8002032 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002008:	f7ff fcb8 	bl	800197c <HAL_GetTick>
 800200c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800200e:	e008      	b.n	8002022 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002010:	f7ff fcb4 	bl	800197c <HAL_GetTick>
 8002014:	4602      	mov	r2, r0
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	1ad3      	subs	r3, r2, r3
 800201a:	2b64      	cmp	r3, #100	; 0x64
 800201c:	d901      	bls.n	8002022 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800201e:	2303      	movs	r3, #3
 8002020:	e1e6      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002022:	4b53      	ldr	r3, [pc, #332]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800202a:	2b00      	cmp	r3, #0
 800202c:	d1f0      	bne.n	8002010 <HAL_RCC_OscConfig+0x10c>
 800202e:	e000      	b.n	8002032 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002030:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f003 0302 	and.w	r3, r3, #2
 800203a:	2b00      	cmp	r3, #0
 800203c:	d063      	beq.n	8002106 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800203e:	4b4c      	ldr	r3, [pc, #304]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	f003 030c 	and.w	r3, r3, #12
 8002046:	2b00      	cmp	r3, #0
 8002048:	d00b      	beq.n	8002062 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800204a:	4b49      	ldr	r3, [pc, #292]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	f003 030c 	and.w	r3, r3, #12
 8002052:	2b08      	cmp	r3, #8
 8002054:	d11c      	bne.n	8002090 <HAL_RCC_OscConfig+0x18c>
 8002056:	4b46      	ldr	r3, [pc, #280]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800205e:	2b00      	cmp	r3, #0
 8002060:	d116      	bne.n	8002090 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002062:	4b43      	ldr	r3, [pc, #268]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f003 0302 	and.w	r3, r3, #2
 800206a:	2b00      	cmp	r3, #0
 800206c:	d005      	beq.n	800207a <HAL_RCC_OscConfig+0x176>
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	691b      	ldr	r3, [r3, #16]
 8002072:	2b01      	cmp	r3, #1
 8002074:	d001      	beq.n	800207a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	e1ba      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800207a:	4b3d      	ldr	r3, [pc, #244]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	695b      	ldr	r3, [r3, #20]
 8002086:	00db      	lsls	r3, r3, #3
 8002088:	4939      	ldr	r1, [pc, #228]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 800208a:	4313      	orrs	r3, r2
 800208c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800208e:	e03a      	b.n	8002106 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	691b      	ldr	r3, [r3, #16]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d020      	beq.n	80020da <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002098:	4b36      	ldr	r3, [pc, #216]	; (8002174 <HAL_RCC_OscConfig+0x270>)
 800209a:	2201      	movs	r2, #1
 800209c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800209e:	f7ff fc6d 	bl	800197c <HAL_GetTick>
 80020a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020a4:	e008      	b.n	80020b8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020a6:	f7ff fc69 	bl	800197c <HAL_GetTick>
 80020aa:	4602      	mov	r2, r0
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	1ad3      	subs	r3, r2, r3
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	d901      	bls.n	80020b8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80020b4:	2303      	movs	r3, #3
 80020b6:	e19b      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020b8:	4b2d      	ldr	r3, [pc, #180]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f003 0302 	and.w	r3, r3, #2
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d0f0      	beq.n	80020a6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020c4:	4b2a      	ldr	r3, [pc, #168]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	695b      	ldr	r3, [r3, #20]
 80020d0:	00db      	lsls	r3, r3, #3
 80020d2:	4927      	ldr	r1, [pc, #156]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 80020d4:	4313      	orrs	r3, r2
 80020d6:	600b      	str	r3, [r1, #0]
 80020d8:	e015      	b.n	8002106 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020da:	4b26      	ldr	r3, [pc, #152]	; (8002174 <HAL_RCC_OscConfig+0x270>)
 80020dc:	2200      	movs	r2, #0
 80020de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020e0:	f7ff fc4c 	bl	800197c <HAL_GetTick>
 80020e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020e6:	e008      	b.n	80020fa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020e8:	f7ff fc48 	bl	800197c <HAL_GetTick>
 80020ec:	4602      	mov	r2, r0
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	2b02      	cmp	r3, #2
 80020f4:	d901      	bls.n	80020fa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80020f6:	2303      	movs	r3, #3
 80020f8:	e17a      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020fa:	4b1d      	ldr	r3, [pc, #116]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f003 0302 	and.w	r3, r3, #2
 8002102:	2b00      	cmp	r3, #0
 8002104:	d1f0      	bne.n	80020e8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 0308 	and.w	r3, r3, #8
 800210e:	2b00      	cmp	r3, #0
 8002110:	d03a      	beq.n	8002188 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	699b      	ldr	r3, [r3, #24]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d019      	beq.n	800214e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800211a:	4b17      	ldr	r3, [pc, #92]	; (8002178 <HAL_RCC_OscConfig+0x274>)
 800211c:	2201      	movs	r2, #1
 800211e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002120:	f7ff fc2c 	bl	800197c <HAL_GetTick>
 8002124:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002126:	e008      	b.n	800213a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002128:	f7ff fc28 	bl	800197c <HAL_GetTick>
 800212c:	4602      	mov	r2, r0
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	1ad3      	subs	r3, r2, r3
 8002132:	2b02      	cmp	r3, #2
 8002134:	d901      	bls.n	800213a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002136:	2303      	movs	r3, #3
 8002138:	e15a      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800213a:	4b0d      	ldr	r3, [pc, #52]	; (8002170 <HAL_RCC_OscConfig+0x26c>)
 800213c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800213e:	f003 0302 	and.w	r3, r3, #2
 8002142:	2b00      	cmp	r3, #0
 8002144:	d0f0      	beq.n	8002128 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002146:	2001      	movs	r0, #1
 8002148:	f000 fa9a 	bl	8002680 <RCC_Delay>
 800214c:	e01c      	b.n	8002188 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800214e:	4b0a      	ldr	r3, [pc, #40]	; (8002178 <HAL_RCC_OscConfig+0x274>)
 8002150:	2200      	movs	r2, #0
 8002152:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002154:	f7ff fc12 	bl	800197c <HAL_GetTick>
 8002158:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800215a:	e00f      	b.n	800217c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800215c:	f7ff fc0e 	bl	800197c <HAL_GetTick>
 8002160:	4602      	mov	r2, r0
 8002162:	693b      	ldr	r3, [r7, #16]
 8002164:	1ad3      	subs	r3, r2, r3
 8002166:	2b02      	cmp	r3, #2
 8002168:	d908      	bls.n	800217c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800216a:	2303      	movs	r3, #3
 800216c:	e140      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
 800216e:	bf00      	nop
 8002170:	40021000 	.word	0x40021000
 8002174:	42420000 	.word	0x42420000
 8002178:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800217c:	4b9e      	ldr	r3, [pc, #632]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 800217e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002180:	f003 0302 	and.w	r3, r3, #2
 8002184:	2b00      	cmp	r3, #0
 8002186:	d1e9      	bne.n	800215c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f003 0304 	and.w	r3, r3, #4
 8002190:	2b00      	cmp	r3, #0
 8002192:	f000 80a6 	beq.w	80022e2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002196:	2300      	movs	r3, #0
 8002198:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800219a:	4b97      	ldr	r3, [pc, #604]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 800219c:	69db      	ldr	r3, [r3, #28]
 800219e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d10d      	bne.n	80021c2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021a6:	4b94      	ldr	r3, [pc, #592]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 80021a8:	69db      	ldr	r3, [r3, #28]
 80021aa:	4a93      	ldr	r2, [pc, #588]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 80021ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021b0:	61d3      	str	r3, [r2, #28]
 80021b2:	4b91      	ldr	r3, [pc, #580]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 80021b4:	69db      	ldr	r3, [r3, #28]
 80021b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021ba:	60bb      	str	r3, [r7, #8]
 80021bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021be:	2301      	movs	r3, #1
 80021c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021c2:	4b8e      	ldr	r3, [pc, #568]	; (80023fc <HAL_RCC_OscConfig+0x4f8>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d118      	bne.n	8002200 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021ce:	4b8b      	ldr	r3, [pc, #556]	; (80023fc <HAL_RCC_OscConfig+0x4f8>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a8a      	ldr	r2, [pc, #552]	; (80023fc <HAL_RCC_OscConfig+0x4f8>)
 80021d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021da:	f7ff fbcf 	bl	800197c <HAL_GetTick>
 80021de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021e0:	e008      	b.n	80021f4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021e2:	f7ff fbcb 	bl	800197c <HAL_GetTick>
 80021e6:	4602      	mov	r2, r0
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	1ad3      	subs	r3, r2, r3
 80021ec:	2b64      	cmp	r3, #100	; 0x64
 80021ee:	d901      	bls.n	80021f4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80021f0:	2303      	movs	r3, #3
 80021f2:	e0fd      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021f4:	4b81      	ldr	r3, [pc, #516]	; (80023fc <HAL_RCC_OscConfig+0x4f8>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d0f0      	beq.n	80021e2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	68db      	ldr	r3, [r3, #12]
 8002204:	2b01      	cmp	r3, #1
 8002206:	d106      	bne.n	8002216 <HAL_RCC_OscConfig+0x312>
 8002208:	4b7b      	ldr	r3, [pc, #492]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 800220a:	6a1b      	ldr	r3, [r3, #32]
 800220c:	4a7a      	ldr	r2, [pc, #488]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 800220e:	f043 0301 	orr.w	r3, r3, #1
 8002212:	6213      	str	r3, [r2, #32]
 8002214:	e02d      	b.n	8002272 <HAL_RCC_OscConfig+0x36e>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	68db      	ldr	r3, [r3, #12]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d10c      	bne.n	8002238 <HAL_RCC_OscConfig+0x334>
 800221e:	4b76      	ldr	r3, [pc, #472]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 8002220:	6a1b      	ldr	r3, [r3, #32]
 8002222:	4a75      	ldr	r2, [pc, #468]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 8002224:	f023 0301 	bic.w	r3, r3, #1
 8002228:	6213      	str	r3, [r2, #32]
 800222a:	4b73      	ldr	r3, [pc, #460]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 800222c:	6a1b      	ldr	r3, [r3, #32]
 800222e:	4a72      	ldr	r2, [pc, #456]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 8002230:	f023 0304 	bic.w	r3, r3, #4
 8002234:	6213      	str	r3, [r2, #32]
 8002236:	e01c      	b.n	8002272 <HAL_RCC_OscConfig+0x36e>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	68db      	ldr	r3, [r3, #12]
 800223c:	2b05      	cmp	r3, #5
 800223e:	d10c      	bne.n	800225a <HAL_RCC_OscConfig+0x356>
 8002240:	4b6d      	ldr	r3, [pc, #436]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 8002242:	6a1b      	ldr	r3, [r3, #32]
 8002244:	4a6c      	ldr	r2, [pc, #432]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 8002246:	f043 0304 	orr.w	r3, r3, #4
 800224a:	6213      	str	r3, [r2, #32]
 800224c:	4b6a      	ldr	r3, [pc, #424]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 800224e:	6a1b      	ldr	r3, [r3, #32]
 8002250:	4a69      	ldr	r2, [pc, #420]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 8002252:	f043 0301 	orr.w	r3, r3, #1
 8002256:	6213      	str	r3, [r2, #32]
 8002258:	e00b      	b.n	8002272 <HAL_RCC_OscConfig+0x36e>
 800225a:	4b67      	ldr	r3, [pc, #412]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 800225c:	6a1b      	ldr	r3, [r3, #32]
 800225e:	4a66      	ldr	r2, [pc, #408]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 8002260:	f023 0301 	bic.w	r3, r3, #1
 8002264:	6213      	str	r3, [r2, #32]
 8002266:	4b64      	ldr	r3, [pc, #400]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 8002268:	6a1b      	ldr	r3, [r3, #32]
 800226a:	4a63      	ldr	r2, [pc, #396]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 800226c:	f023 0304 	bic.w	r3, r3, #4
 8002270:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	68db      	ldr	r3, [r3, #12]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d015      	beq.n	80022a6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800227a:	f7ff fb7f 	bl	800197c <HAL_GetTick>
 800227e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002280:	e00a      	b.n	8002298 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002282:	f7ff fb7b 	bl	800197c <HAL_GetTick>
 8002286:	4602      	mov	r2, r0
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002290:	4293      	cmp	r3, r2
 8002292:	d901      	bls.n	8002298 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002294:	2303      	movs	r3, #3
 8002296:	e0ab      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002298:	4b57      	ldr	r3, [pc, #348]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 800229a:	6a1b      	ldr	r3, [r3, #32]
 800229c:	f003 0302 	and.w	r3, r3, #2
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d0ee      	beq.n	8002282 <HAL_RCC_OscConfig+0x37e>
 80022a4:	e014      	b.n	80022d0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022a6:	f7ff fb69 	bl	800197c <HAL_GetTick>
 80022aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022ac:	e00a      	b.n	80022c4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022ae:	f7ff fb65 	bl	800197c <HAL_GetTick>
 80022b2:	4602      	mov	r2, r0
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	1ad3      	subs	r3, r2, r3
 80022b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80022bc:	4293      	cmp	r3, r2
 80022be:	d901      	bls.n	80022c4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80022c0:	2303      	movs	r3, #3
 80022c2:	e095      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022c4:	4b4c      	ldr	r3, [pc, #304]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 80022c6:	6a1b      	ldr	r3, [r3, #32]
 80022c8:	f003 0302 	and.w	r3, r3, #2
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d1ee      	bne.n	80022ae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80022d0:	7dfb      	ldrb	r3, [r7, #23]
 80022d2:	2b01      	cmp	r3, #1
 80022d4:	d105      	bne.n	80022e2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022d6:	4b48      	ldr	r3, [pc, #288]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 80022d8:	69db      	ldr	r3, [r3, #28]
 80022da:	4a47      	ldr	r2, [pc, #284]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 80022dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022e0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	69db      	ldr	r3, [r3, #28]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	f000 8081 	beq.w	80023ee <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022ec:	4b42      	ldr	r3, [pc, #264]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f003 030c 	and.w	r3, r3, #12
 80022f4:	2b08      	cmp	r3, #8
 80022f6:	d061      	beq.n	80023bc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	69db      	ldr	r3, [r3, #28]
 80022fc:	2b02      	cmp	r3, #2
 80022fe:	d146      	bne.n	800238e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002300:	4b3f      	ldr	r3, [pc, #252]	; (8002400 <HAL_RCC_OscConfig+0x4fc>)
 8002302:	2200      	movs	r2, #0
 8002304:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002306:	f7ff fb39 	bl	800197c <HAL_GetTick>
 800230a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800230c:	e008      	b.n	8002320 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800230e:	f7ff fb35 	bl	800197c <HAL_GetTick>
 8002312:	4602      	mov	r2, r0
 8002314:	693b      	ldr	r3, [r7, #16]
 8002316:	1ad3      	subs	r3, r2, r3
 8002318:	2b02      	cmp	r3, #2
 800231a:	d901      	bls.n	8002320 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800231c:	2303      	movs	r3, #3
 800231e:	e067      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002320:	4b35      	ldr	r3, [pc, #212]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002328:	2b00      	cmp	r3, #0
 800232a:	d1f0      	bne.n	800230e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6a1b      	ldr	r3, [r3, #32]
 8002330:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002334:	d108      	bne.n	8002348 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002336:	4b30      	ldr	r3, [pc, #192]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	492d      	ldr	r1, [pc, #180]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 8002344:	4313      	orrs	r3, r2
 8002346:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002348:	4b2b      	ldr	r3, [pc, #172]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6a19      	ldr	r1, [r3, #32]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002358:	430b      	orrs	r3, r1
 800235a:	4927      	ldr	r1, [pc, #156]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 800235c:	4313      	orrs	r3, r2
 800235e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002360:	4b27      	ldr	r3, [pc, #156]	; (8002400 <HAL_RCC_OscConfig+0x4fc>)
 8002362:	2201      	movs	r2, #1
 8002364:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002366:	f7ff fb09 	bl	800197c <HAL_GetTick>
 800236a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800236c:	e008      	b.n	8002380 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800236e:	f7ff fb05 	bl	800197c <HAL_GetTick>
 8002372:	4602      	mov	r2, r0
 8002374:	693b      	ldr	r3, [r7, #16]
 8002376:	1ad3      	subs	r3, r2, r3
 8002378:	2b02      	cmp	r3, #2
 800237a:	d901      	bls.n	8002380 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800237c:	2303      	movs	r3, #3
 800237e:	e037      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002380:	4b1d      	ldr	r3, [pc, #116]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002388:	2b00      	cmp	r3, #0
 800238a:	d0f0      	beq.n	800236e <HAL_RCC_OscConfig+0x46a>
 800238c:	e02f      	b.n	80023ee <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800238e:	4b1c      	ldr	r3, [pc, #112]	; (8002400 <HAL_RCC_OscConfig+0x4fc>)
 8002390:	2200      	movs	r2, #0
 8002392:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002394:	f7ff faf2 	bl	800197c <HAL_GetTick>
 8002398:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800239a:	e008      	b.n	80023ae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800239c:	f7ff faee 	bl	800197c <HAL_GetTick>
 80023a0:	4602      	mov	r2, r0
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	2b02      	cmp	r3, #2
 80023a8:	d901      	bls.n	80023ae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80023aa:	2303      	movs	r3, #3
 80023ac:	e020      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023ae:	4b12      	ldr	r3, [pc, #72]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d1f0      	bne.n	800239c <HAL_RCC_OscConfig+0x498>
 80023ba:	e018      	b.n	80023ee <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	69db      	ldr	r3, [r3, #28]
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d101      	bne.n	80023c8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80023c4:	2301      	movs	r3, #1
 80023c6:	e013      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80023c8:	4b0b      	ldr	r3, [pc, #44]	; (80023f8 <HAL_RCC_OscConfig+0x4f4>)
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6a1b      	ldr	r3, [r3, #32]
 80023d8:	429a      	cmp	r2, r3
 80023da:	d106      	bne.n	80023ea <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d001      	beq.n	80023ee <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
 80023ec:	e000      	b.n	80023f0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80023ee:	2300      	movs	r3, #0
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	3718      	adds	r7, #24
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	40021000 	.word	0x40021000
 80023fc:	40007000 	.word	0x40007000
 8002400:	42420060 	.word	0x42420060

08002404 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b084      	sub	sp, #16
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
 800240c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d101      	bne.n	8002418 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002414:	2301      	movs	r3, #1
 8002416:	e0d0      	b.n	80025ba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002418:	4b6a      	ldr	r3, [pc, #424]	; (80025c4 <HAL_RCC_ClockConfig+0x1c0>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f003 0307 	and.w	r3, r3, #7
 8002420:	683a      	ldr	r2, [r7, #0]
 8002422:	429a      	cmp	r2, r3
 8002424:	d910      	bls.n	8002448 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002426:	4b67      	ldr	r3, [pc, #412]	; (80025c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f023 0207 	bic.w	r2, r3, #7
 800242e:	4965      	ldr	r1, [pc, #404]	; (80025c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	4313      	orrs	r3, r2
 8002434:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002436:	4b63      	ldr	r3, [pc, #396]	; (80025c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0307 	and.w	r3, r3, #7
 800243e:	683a      	ldr	r2, [r7, #0]
 8002440:	429a      	cmp	r2, r3
 8002442:	d001      	beq.n	8002448 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	e0b8      	b.n	80025ba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f003 0302 	and.w	r3, r3, #2
 8002450:	2b00      	cmp	r3, #0
 8002452:	d020      	beq.n	8002496 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f003 0304 	and.w	r3, r3, #4
 800245c:	2b00      	cmp	r3, #0
 800245e:	d005      	beq.n	800246c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002460:	4b59      	ldr	r3, [pc, #356]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	4a58      	ldr	r2, [pc, #352]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002466:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800246a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f003 0308 	and.w	r3, r3, #8
 8002474:	2b00      	cmp	r3, #0
 8002476:	d005      	beq.n	8002484 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002478:	4b53      	ldr	r3, [pc, #332]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	4a52      	ldr	r2, [pc, #328]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 800247e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002482:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002484:	4b50      	ldr	r3, [pc, #320]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	494d      	ldr	r1, [pc, #308]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002492:	4313      	orrs	r3, r2
 8002494:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f003 0301 	and.w	r3, r3, #1
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d040      	beq.n	8002524 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d107      	bne.n	80024ba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024aa:	4b47      	ldr	r3, [pc, #284]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d115      	bne.n	80024e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e07f      	b.n	80025ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	2b02      	cmp	r3, #2
 80024c0:	d107      	bne.n	80024d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024c2:	4b41      	ldr	r3, [pc, #260]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d109      	bne.n	80024e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	e073      	b.n	80025ba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024d2:	4b3d      	ldr	r3, [pc, #244]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 0302 	and.w	r3, r3, #2
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d101      	bne.n	80024e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	e06b      	b.n	80025ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024e2:	4b39      	ldr	r3, [pc, #228]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	f023 0203 	bic.w	r2, r3, #3
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	4936      	ldr	r1, [pc, #216]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 80024f0:	4313      	orrs	r3, r2
 80024f2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024f4:	f7ff fa42 	bl	800197c <HAL_GetTick>
 80024f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024fa:	e00a      	b.n	8002512 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024fc:	f7ff fa3e 	bl	800197c <HAL_GetTick>
 8002500:	4602      	mov	r2, r0
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	f241 3288 	movw	r2, #5000	; 0x1388
 800250a:	4293      	cmp	r3, r2
 800250c:	d901      	bls.n	8002512 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800250e:	2303      	movs	r3, #3
 8002510:	e053      	b.n	80025ba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002512:	4b2d      	ldr	r3, [pc, #180]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	f003 020c 	and.w	r2, r3, #12
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	429a      	cmp	r2, r3
 8002522:	d1eb      	bne.n	80024fc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002524:	4b27      	ldr	r3, [pc, #156]	; (80025c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f003 0307 	and.w	r3, r3, #7
 800252c:	683a      	ldr	r2, [r7, #0]
 800252e:	429a      	cmp	r2, r3
 8002530:	d210      	bcs.n	8002554 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002532:	4b24      	ldr	r3, [pc, #144]	; (80025c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f023 0207 	bic.w	r2, r3, #7
 800253a:	4922      	ldr	r1, [pc, #136]	; (80025c4 <HAL_RCC_ClockConfig+0x1c0>)
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	4313      	orrs	r3, r2
 8002540:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002542:	4b20      	ldr	r3, [pc, #128]	; (80025c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 0307 	and.w	r3, r3, #7
 800254a:	683a      	ldr	r2, [r7, #0]
 800254c:	429a      	cmp	r2, r3
 800254e:	d001      	beq.n	8002554 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	e032      	b.n	80025ba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 0304 	and.w	r3, r3, #4
 800255c:	2b00      	cmp	r3, #0
 800255e:	d008      	beq.n	8002572 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002560:	4b19      	ldr	r3, [pc, #100]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	68db      	ldr	r3, [r3, #12]
 800256c:	4916      	ldr	r1, [pc, #88]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 800256e:	4313      	orrs	r3, r2
 8002570:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 0308 	and.w	r3, r3, #8
 800257a:	2b00      	cmp	r3, #0
 800257c:	d009      	beq.n	8002592 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800257e:	4b12      	ldr	r3, [pc, #72]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	691b      	ldr	r3, [r3, #16]
 800258a:	00db      	lsls	r3, r3, #3
 800258c:	490e      	ldr	r1, [pc, #56]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 800258e:	4313      	orrs	r3, r2
 8002590:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002592:	f000 f821 	bl	80025d8 <HAL_RCC_GetSysClockFreq>
 8002596:	4602      	mov	r2, r0
 8002598:	4b0b      	ldr	r3, [pc, #44]	; (80025c8 <HAL_RCC_ClockConfig+0x1c4>)
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	091b      	lsrs	r3, r3, #4
 800259e:	f003 030f 	and.w	r3, r3, #15
 80025a2:	490a      	ldr	r1, [pc, #40]	; (80025cc <HAL_RCC_ClockConfig+0x1c8>)
 80025a4:	5ccb      	ldrb	r3, [r1, r3]
 80025a6:	fa22 f303 	lsr.w	r3, r2, r3
 80025aa:	4a09      	ldr	r2, [pc, #36]	; (80025d0 <HAL_RCC_ClockConfig+0x1cc>)
 80025ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80025ae:	4b09      	ldr	r3, [pc, #36]	; (80025d4 <HAL_RCC_ClockConfig+0x1d0>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4618      	mov	r0, r3
 80025b4:	f7ff f9a0 	bl	80018f8 <HAL_InitTick>

  return HAL_OK;
 80025b8:	2300      	movs	r3, #0
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3710      	adds	r7, #16
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	40022000 	.word	0x40022000
 80025c8:	40021000 	.word	0x40021000
 80025cc:	08002ee4 	.word	0x08002ee4
 80025d0:	20000024 	.word	0x20000024
 80025d4:	20000028 	.word	0x20000028

080025d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025d8:	b480      	push	{r7}
 80025da:	b087      	sub	sp, #28
 80025dc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80025de:	2300      	movs	r3, #0
 80025e0:	60fb      	str	r3, [r7, #12]
 80025e2:	2300      	movs	r3, #0
 80025e4:	60bb      	str	r3, [r7, #8]
 80025e6:	2300      	movs	r3, #0
 80025e8:	617b      	str	r3, [r7, #20]
 80025ea:	2300      	movs	r3, #0
 80025ec:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80025ee:	2300      	movs	r3, #0
 80025f0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80025f2:	4b1e      	ldr	r3, [pc, #120]	; (800266c <HAL_RCC_GetSysClockFreq+0x94>)
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	f003 030c 	and.w	r3, r3, #12
 80025fe:	2b04      	cmp	r3, #4
 8002600:	d002      	beq.n	8002608 <HAL_RCC_GetSysClockFreq+0x30>
 8002602:	2b08      	cmp	r3, #8
 8002604:	d003      	beq.n	800260e <HAL_RCC_GetSysClockFreq+0x36>
 8002606:	e027      	b.n	8002658 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002608:	4b19      	ldr	r3, [pc, #100]	; (8002670 <HAL_RCC_GetSysClockFreq+0x98>)
 800260a:	613b      	str	r3, [r7, #16]
      break;
 800260c:	e027      	b.n	800265e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	0c9b      	lsrs	r3, r3, #18
 8002612:	f003 030f 	and.w	r3, r3, #15
 8002616:	4a17      	ldr	r2, [pc, #92]	; (8002674 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002618:	5cd3      	ldrb	r3, [r2, r3]
 800261a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002622:	2b00      	cmp	r3, #0
 8002624:	d010      	beq.n	8002648 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002626:	4b11      	ldr	r3, [pc, #68]	; (800266c <HAL_RCC_GetSysClockFreq+0x94>)
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	0c5b      	lsrs	r3, r3, #17
 800262c:	f003 0301 	and.w	r3, r3, #1
 8002630:	4a11      	ldr	r2, [pc, #68]	; (8002678 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002632:	5cd3      	ldrb	r3, [r2, r3]
 8002634:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	4a0d      	ldr	r2, [pc, #52]	; (8002670 <HAL_RCC_GetSysClockFreq+0x98>)
 800263a:	fb02 f203 	mul.w	r2, r2, r3
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	fbb2 f3f3 	udiv	r3, r2, r3
 8002644:	617b      	str	r3, [r7, #20]
 8002646:	e004      	b.n	8002652 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	4a0c      	ldr	r2, [pc, #48]	; (800267c <HAL_RCC_GetSysClockFreq+0xa4>)
 800264c:	fb02 f303 	mul.w	r3, r2, r3
 8002650:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	613b      	str	r3, [r7, #16]
      break;
 8002656:	e002      	b.n	800265e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002658:	4b05      	ldr	r3, [pc, #20]	; (8002670 <HAL_RCC_GetSysClockFreq+0x98>)
 800265a:	613b      	str	r3, [r7, #16]
      break;
 800265c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800265e:	693b      	ldr	r3, [r7, #16]
}
 8002660:	4618      	mov	r0, r3
 8002662:	371c      	adds	r7, #28
 8002664:	46bd      	mov	sp, r7
 8002666:	bc80      	pop	{r7}
 8002668:	4770      	bx	lr
 800266a:	bf00      	nop
 800266c:	40021000 	.word	0x40021000
 8002670:	007a1200 	.word	0x007a1200
 8002674:	08002ef4 	.word	0x08002ef4
 8002678:	08002f04 	.word	0x08002f04
 800267c:	003d0900 	.word	0x003d0900

08002680 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002680:	b480      	push	{r7}
 8002682:	b085      	sub	sp, #20
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002688:	4b0a      	ldr	r3, [pc, #40]	; (80026b4 <RCC_Delay+0x34>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a0a      	ldr	r2, [pc, #40]	; (80026b8 <RCC_Delay+0x38>)
 800268e:	fba2 2303 	umull	r2, r3, r2, r3
 8002692:	0a5b      	lsrs	r3, r3, #9
 8002694:	687a      	ldr	r2, [r7, #4]
 8002696:	fb02 f303 	mul.w	r3, r2, r3
 800269a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800269c:	bf00      	nop
  }
  while (Delay --);
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	1e5a      	subs	r2, r3, #1
 80026a2:	60fa      	str	r2, [r7, #12]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d1f9      	bne.n	800269c <RCC_Delay+0x1c>
}
 80026a8:	bf00      	nop
 80026aa:	bf00      	nop
 80026ac:	3714      	adds	r7, #20
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bc80      	pop	{r7}
 80026b2:	4770      	bx	lr
 80026b4:	20000024 	.word	0x20000024
 80026b8:	10624dd3 	.word	0x10624dd3

080026bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b082      	sub	sp, #8
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d101      	bne.n	80026ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80026ca:	2301      	movs	r3, #1
 80026cc:	e041      	b.n	8002752 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026d4:	b2db      	uxtb	r3, r3
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d106      	bne.n	80026e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2200      	movs	r2, #0
 80026de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80026e2:	6878      	ldr	r0, [r7, #4]
 80026e4:	f7ff f870 	bl	80017c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2202      	movs	r2, #2
 80026ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	3304      	adds	r3, #4
 80026f8:	4619      	mov	r1, r3
 80026fa:	4610      	mov	r0, r2
 80026fc:	f000 fa56 	bl	8002bac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2201      	movs	r2, #1
 8002704:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2201      	movs	r2, #1
 800270c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2201      	movs	r2, #1
 8002714:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2201      	movs	r2, #1
 800271c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2201      	movs	r2, #1
 8002724:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2201      	movs	r2, #1
 800272c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2201      	movs	r2, #1
 8002734:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2201      	movs	r2, #1
 800273c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2201      	movs	r2, #1
 8002744:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2201      	movs	r2, #1
 800274c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002750:	2300      	movs	r3, #0
}
 8002752:	4618      	mov	r0, r3
 8002754:	3708      	adds	r7, #8
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
	...

0800275c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800275c:	b480      	push	{r7}
 800275e:	b085      	sub	sp, #20
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800276a:	b2db      	uxtb	r3, r3
 800276c:	2b01      	cmp	r3, #1
 800276e:	d001      	beq.n	8002774 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	e035      	b.n	80027e0 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2202      	movs	r2, #2
 8002778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	68da      	ldr	r2, [r3, #12]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f042 0201 	orr.w	r2, r2, #1
 800278a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a16      	ldr	r2, [pc, #88]	; (80027ec <HAL_TIM_Base_Start_IT+0x90>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d009      	beq.n	80027aa <HAL_TIM_Base_Start_IT+0x4e>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800279e:	d004      	beq.n	80027aa <HAL_TIM_Base_Start_IT+0x4e>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a12      	ldr	r2, [pc, #72]	; (80027f0 <HAL_TIM_Base_Start_IT+0x94>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d111      	bne.n	80027ce <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	f003 0307 	and.w	r3, r3, #7
 80027b4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2b06      	cmp	r3, #6
 80027ba:	d010      	beq.n	80027de <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f042 0201 	orr.w	r2, r2, #1
 80027ca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027cc:	e007      	b.n	80027de <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f042 0201 	orr.w	r2, r2, #1
 80027dc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80027de:	2300      	movs	r3, #0
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	3714      	adds	r7, #20
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bc80      	pop	{r7}
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	40012c00 	.word	0x40012c00
 80027f0:	40000400 	.word	0x40000400

080027f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b084      	sub	sp, #16
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	68db      	ldr	r3, [r3, #12]
 8002802:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	691b      	ldr	r3, [r3, #16]
 800280a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	f003 0302 	and.w	r3, r3, #2
 8002812:	2b00      	cmp	r3, #0
 8002814:	d020      	beq.n	8002858 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	f003 0302 	and.w	r3, r3, #2
 800281c:	2b00      	cmp	r3, #0
 800281e:	d01b      	beq.n	8002858 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f06f 0202 	mvn.w	r2, #2
 8002828:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2201      	movs	r2, #1
 800282e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	699b      	ldr	r3, [r3, #24]
 8002836:	f003 0303 	and.w	r3, r3, #3
 800283a:	2b00      	cmp	r3, #0
 800283c:	d003      	beq.n	8002846 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f000 f998 	bl	8002b74 <HAL_TIM_IC_CaptureCallback>
 8002844:	e005      	b.n	8002852 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002846:	6878      	ldr	r0, [r7, #4]
 8002848:	f000 f98b 	bl	8002b62 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800284c:	6878      	ldr	r0, [r7, #4]
 800284e:	f000 f99a 	bl	8002b86 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2200      	movs	r2, #0
 8002856:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	f003 0304 	and.w	r3, r3, #4
 800285e:	2b00      	cmp	r3, #0
 8002860:	d020      	beq.n	80028a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	f003 0304 	and.w	r3, r3, #4
 8002868:	2b00      	cmp	r3, #0
 800286a:	d01b      	beq.n	80028a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f06f 0204 	mvn.w	r2, #4
 8002874:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2202      	movs	r2, #2
 800287a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	699b      	ldr	r3, [r3, #24]
 8002882:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002886:	2b00      	cmp	r3, #0
 8002888:	d003      	beq.n	8002892 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	f000 f972 	bl	8002b74 <HAL_TIM_IC_CaptureCallback>
 8002890:	e005      	b.n	800289e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	f000 f965 	bl	8002b62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002898:	6878      	ldr	r0, [r7, #4]
 800289a:	f000 f974 	bl	8002b86 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2200      	movs	r2, #0
 80028a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	f003 0308 	and.w	r3, r3, #8
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d020      	beq.n	80028f0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	f003 0308 	and.w	r3, r3, #8
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d01b      	beq.n	80028f0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f06f 0208 	mvn.w	r2, #8
 80028c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2204      	movs	r2, #4
 80028c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	69db      	ldr	r3, [r3, #28]
 80028ce:	f003 0303 	and.w	r3, r3, #3
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d003      	beq.n	80028de <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f000 f94c 	bl	8002b74 <HAL_TIM_IC_CaptureCallback>
 80028dc:	e005      	b.n	80028ea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	f000 f93f 	bl	8002b62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028e4:	6878      	ldr	r0, [r7, #4]
 80028e6:	f000 f94e 	bl	8002b86 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2200      	movs	r2, #0
 80028ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	f003 0310 	and.w	r3, r3, #16
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d020      	beq.n	800293c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	f003 0310 	and.w	r3, r3, #16
 8002900:	2b00      	cmp	r3, #0
 8002902:	d01b      	beq.n	800293c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f06f 0210 	mvn.w	r2, #16
 800290c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2208      	movs	r2, #8
 8002912:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	69db      	ldr	r3, [r3, #28]
 800291a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800291e:	2b00      	cmp	r3, #0
 8002920:	d003      	beq.n	800292a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002922:	6878      	ldr	r0, [r7, #4]
 8002924:	f000 f926 	bl	8002b74 <HAL_TIM_IC_CaptureCallback>
 8002928:	e005      	b.n	8002936 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	f000 f919 	bl	8002b62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002930:	6878      	ldr	r0, [r7, #4]
 8002932:	f000 f928 	bl	8002b86 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2200      	movs	r2, #0
 800293a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	f003 0301 	and.w	r3, r3, #1
 8002942:	2b00      	cmp	r3, #0
 8002944:	d00c      	beq.n	8002960 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	f003 0301 	and.w	r3, r3, #1
 800294c:	2b00      	cmp	r3, #0
 800294e:	d007      	beq.n	8002960 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f06f 0201 	mvn.w	r2, #1
 8002958:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f7fe fea2 	bl	80016a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002966:	2b00      	cmp	r3, #0
 8002968:	d00c      	beq.n	8002984 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002970:	2b00      	cmp	r3, #0
 8002972:	d007      	beq.n	8002984 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800297c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f000 fa6f 	bl	8002e62 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800298a:	2b00      	cmp	r3, #0
 800298c:	d00c      	beq.n	80029a8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002994:	2b00      	cmp	r3, #0
 8002996:	d007      	beq.n	80029a8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80029a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	f000 f8f8 	bl	8002b98 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	f003 0320 	and.w	r3, r3, #32
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d00c      	beq.n	80029cc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	f003 0320 	and.w	r3, r3, #32
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d007      	beq.n	80029cc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f06f 0220 	mvn.w	r2, #32
 80029c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80029c6:	6878      	ldr	r0, [r7, #4]
 80029c8:	f000 fa42 	bl	8002e50 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80029cc:	bf00      	nop
 80029ce:	3710      	adds	r7, #16
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}

080029d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b084      	sub	sp, #16
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
 80029dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029de:	2300      	movs	r3, #0
 80029e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	d101      	bne.n	80029f0 <HAL_TIM_ConfigClockSource+0x1c>
 80029ec:	2302      	movs	r3, #2
 80029ee:	e0b4      	b.n	8002b5a <HAL_TIM_ConfigClockSource+0x186>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2201      	movs	r2, #1
 80029f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2202      	movs	r2, #2
 80029fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002a0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002a16:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	68ba      	ldr	r2, [r7, #8]
 8002a1e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a28:	d03e      	beq.n	8002aa8 <HAL_TIM_ConfigClockSource+0xd4>
 8002a2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a2e:	f200 8087 	bhi.w	8002b40 <HAL_TIM_ConfigClockSource+0x16c>
 8002a32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a36:	f000 8086 	beq.w	8002b46 <HAL_TIM_ConfigClockSource+0x172>
 8002a3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a3e:	d87f      	bhi.n	8002b40 <HAL_TIM_ConfigClockSource+0x16c>
 8002a40:	2b70      	cmp	r3, #112	; 0x70
 8002a42:	d01a      	beq.n	8002a7a <HAL_TIM_ConfigClockSource+0xa6>
 8002a44:	2b70      	cmp	r3, #112	; 0x70
 8002a46:	d87b      	bhi.n	8002b40 <HAL_TIM_ConfigClockSource+0x16c>
 8002a48:	2b60      	cmp	r3, #96	; 0x60
 8002a4a:	d050      	beq.n	8002aee <HAL_TIM_ConfigClockSource+0x11a>
 8002a4c:	2b60      	cmp	r3, #96	; 0x60
 8002a4e:	d877      	bhi.n	8002b40 <HAL_TIM_ConfigClockSource+0x16c>
 8002a50:	2b50      	cmp	r3, #80	; 0x50
 8002a52:	d03c      	beq.n	8002ace <HAL_TIM_ConfigClockSource+0xfa>
 8002a54:	2b50      	cmp	r3, #80	; 0x50
 8002a56:	d873      	bhi.n	8002b40 <HAL_TIM_ConfigClockSource+0x16c>
 8002a58:	2b40      	cmp	r3, #64	; 0x40
 8002a5a:	d058      	beq.n	8002b0e <HAL_TIM_ConfigClockSource+0x13a>
 8002a5c:	2b40      	cmp	r3, #64	; 0x40
 8002a5e:	d86f      	bhi.n	8002b40 <HAL_TIM_ConfigClockSource+0x16c>
 8002a60:	2b30      	cmp	r3, #48	; 0x30
 8002a62:	d064      	beq.n	8002b2e <HAL_TIM_ConfigClockSource+0x15a>
 8002a64:	2b30      	cmp	r3, #48	; 0x30
 8002a66:	d86b      	bhi.n	8002b40 <HAL_TIM_ConfigClockSource+0x16c>
 8002a68:	2b20      	cmp	r3, #32
 8002a6a:	d060      	beq.n	8002b2e <HAL_TIM_ConfigClockSource+0x15a>
 8002a6c:	2b20      	cmp	r3, #32
 8002a6e:	d867      	bhi.n	8002b40 <HAL_TIM_ConfigClockSource+0x16c>
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d05c      	beq.n	8002b2e <HAL_TIM_ConfigClockSource+0x15a>
 8002a74:	2b10      	cmp	r3, #16
 8002a76:	d05a      	beq.n	8002b2e <HAL_TIM_ConfigClockSource+0x15a>
 8002a78:	e062      	b.n	8002b40 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6818      	ldr	r0, [r3, #0]
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	6899      	ldr	r1, [r3, #8]
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	685a      	ldr	r2, [r3, #4]
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	68db      	ldr	r3, [r3, #12]
 8002a8a:	f000 f96a 	bl	8002d62 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002a9c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	68ba      	ldr	r2, [r7, #8]
 8002aa4:	609a      	str	r2, [r3, #8]
      break;
 8002aa6:	e04f      	b.n	8002b48 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6818      	ldr	r0, [r3, #0]
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	6899      	ldr	r1, [r3, #8]
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	685a      	ldr	r2, [r3, #4]
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	f000 f953 	bl	8002d62 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	689a      	ldr	r2, [r3, #8]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002aca:	609a      	str	r2, [r3, #8]
      break;
 8002acc:	e03c      	b.n	8002b48 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6818      	ldr	r0, [r3, #0]
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	6859      	ldr	r1, [r3, #4]
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	68db      	ldr	r3, [r3, #12]
 8002ada:	461a      	mov	r2, r3
 8002adc:	f000 f8ca 	bl	8002c74 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	2150      	movs	r1, #80	; 0x50
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f000 f921 	bl	8002d2e <TIM_ITRx_SetConfig>
      break;
 8002aec:	e02c      	b.n	8002b48 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6818      	ldr	r0, [r3, #0]
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	6859      	ldr	r1, [r3, #4]
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	68db      	ldr	r3, [r3, #12]
 8002afa:	461a      	mov	r2, r3
 8002afc:	f000 f8e8 	bl	8002cd0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2160      	movs	r1, #96	; 0x60
 8002b06:	4618      	mov	r0, r3
 8002b08:	f000 f911 	bl	8002d2e <TIM_ITRx_SetConfig>
      break;
 8002b0c:	e01c      	b.n	8002b48 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6818      	ldr	r0, [r3, #0]
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	6859      	ldr	r1, [r3, #4]
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	68db      	ldr	r3, [r3, #12]
 8002b1a:	461a      	mov	r2, r3
 8002b1c:	f000 f8aa 	bl	8002c74 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	2140      	movs	r1, #64	; 0x40
 8002b26:	4618      	mov	r0, r3
 8002b28:	f000 f901 	bl	8002d2e <TIM_ITRx_SetConfig>
      break;
 8002b2c:	e00c      	b.n	8002b48 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681a      	ldr	r2, [r3, #0]
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4619      	mov	r1, r3
 8002b38:	4610      	mov	r0, r2
 8002b3a:	f000 f8f8 	bl	8002d2e <TIM_ITRx_SetConfig>
      break;
 8002b3e:	e003      	b.n	8002b48 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	73fb      	strb	r3, [r7, #15]
      break;
 8002b44:	e000      	b.n	8002b48 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002b46:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2200      	movs	r2, #0
 8002b54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002b58:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3710      	adds	r7, #16
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}

08002b62 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b62:	b480      	push	{r7}
 8002b64:	b083      	sub	sp, #12
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b6a:	bf00      	nop
 8002b6c:	370c      	adds	r7, #12
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bc80      	pop	{r7}
 8002b72:	4770      	bx	lr

08002b74 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b083      	sub	sp, #12
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b7c:	bf00      	nop
 8002b7e:	370c      	adds	r7, #12
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bc80      	pop	{r7}
 8002b84:	4770      	bx	lr

08002b86 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b86:	b480      	push	{r7}
 8002b88:	b083      	sub	sp, #12
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b8e:	bf00      	nop
 8002b90:	370c      	adds	r7, #12
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bc80      	pop	{r7}
 8002b96:	4770      	bx	lr

08002b98 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b083      	sub	sp, #12
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002ba0:	bf00      	nop
 8002ba2:	370c      	adds	r7, #12
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bc80      	pop	{r7}
 8002ba8:	4770      	bx	lr
	...

08002bac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b085      	sub	sp, #20
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	4a2b      	ldr	r2, [pc, #172]	; (8002c6c <TIM_Base_SetConfig+0xc0>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d007      	beq.n	8002bd4 <TIM_Base_SetConfig+0x28>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bca:	d003      	beq.n	8002bd4 <TIM_Base_SetConfig+0x28>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	4a28      	ldr	r2, [pc, #160]	; (8002c70 <TIM_Base_SetConfig+0xc4>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d108      	bne.n	8002be6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	68fa      	ldr	r2, [r7, #12]
 8002be2:	4313      	orrs	r3, r2
 8002be4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	4a20      	ldr	r2, [pc, #128]	; (8002c6c <TIM_Base_SetConfig+0xc0>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d007      	beq.n	8002bfe <TIM_Base_SetConfig+0x52>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bf4:	d003      	beq.n	8002bfe <TIM_Base_SetConfig+0x52>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	4a1d      	ldr	r2, [pc, #116]	; (8002c70 <TIM_Base_SetConfig+0xc4>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d108      	bne.n	8002c10 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	68db      	ldr	r3, [r3, #12]
 8002c0a:	68fa      	ldr	r2, [r7, #12]
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	695b      	ldr	r3, [r3, #20]
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	68fa      	ldr	r2, [r7, #12]
 8002c22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	689a      	ldr	r2, [r3, #8]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	4a0d      	ldr	r2, [pc, #52]	; (8002c6c <TIM_Base_SetConfig+0xc0>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d103      	bne.n	8002c44 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	691a      	ldr	r2, [r3, #16]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2201      	movs	r2, #1
 8002c48:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	691b      	ldr	r3, [r3, #16]
 8002c4e:	f003 0301 	and.w	r3, r3, #1
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d005      	beq.n	8002c62 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	691b      	ldr	r3, [r3, #16]
 8002c5a:	f023 0201 	bic.w	r2, r3, #1
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	611a      	str	r2, [r3, #16]
  }
}
 8002c62:	bf00      	nop
 8002c64:	3714      	adds	r7, #20
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bc80      	pop	{r7}
 8002c6a:	4770      	bx	lr
 8002c6c:	40012c00 	.word	0x40012c00
 8002c70:	40000400 	.word	0x40000400

08002c74 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b087      	sub	sp, #28
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	60f8      	str	r0, [r7, #12]
 8002c7c:	60b9      	str	r1, [r7, #8]
 8002c7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	6a1b      	ldr	r3, [r3, #32]
 8002c84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	6a1b      	ldr	r3, [r3, #32]
 8002c8a:	f023 0201 	bic.w	r2, r3, #1
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	699b      	ldr	r3, [r3, #24]
 8002c96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	011b      	lsls	r3, r3, #4
 8002ca4:	693a      	ldr	r2, [r7, #16]
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	f023 030a 	bic.w	r3, r3, #10
 8002cb0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002cb2:	697a      	ldr	r2, [r7, #20]
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	693a      	ldr	r2, [r7, #16]
 8002cbe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	697a      	ldr	r2, [r7, #20]
 8002cc4:	621a      	str	r2, [r3, #32]
}
 8002cc6:	bf00      	nop
 8002cc8:	371c      	adds	r7, #28
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bc80      	pop	{r7}
 8002cce:	4770      	bx	lr

08002cd0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b087      	sub	sp, #28
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	60f8      	str	r0, [r7, #12]
 8002cd8:	60b9      	str	r1, [r7, #8]
 8002cda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	6a1b      	ldr	r3, [r3, #32]
 8002ce0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	6a1b      	ldr	r3, [r3, #32]
 8002ce6:	f023 0210 	bic.w	r2, r3, #16
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	699b      	ldr	r3, [r3, #24]
 8002cf2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002cfa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	031b      	lsls	r3, r3, #12
 8002d00:	693a      	ldr	r2, [r7, #16]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002d0c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	011b      	lsls	r3, r3, #4
 8002d12:	697a      	ldr	r2, [r7, #20]
 8002d14:	4313      	orrs	r3, r2
 8002d16:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	693a      	ldr	r2, [r7, #16]
 8002d1c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	697a      	ldr	r2, [r7, #20]
 8002d22:	621a      	str	r2, [r3, #32]
}
 8002d24:	bf00      	nop
 8002d26:	371c      	adds	r7, #28
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bc80      	pop	{r7}
 8002d2c:	4770      	bx	lr

08002d2e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002d2e:	b480      	push	{r7}
 8002d30:	b085      	sub	sp, #20
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	6078      	str	r0, [r7, #4]
 8002d36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d44:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d46:	683a      	ldr	r2, [r7, #0]
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	f043 0307 	orr.w	r3, r3, #7
 8002d50:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	68fa      	ldr	r2, [r7, #12]
 8002d56:	609a      	str	r2, [r3, #8]
}
 8002d58:	bf00      	nop
 8002d5a:	3714      	adds	r7, #20
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bc80      	pop	{r7}
 8002d60:	4770      	bx	lr

08002d62 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002d62:	b480      	push	{r7}
 8002d64:	b087      	sub	sp, #28
 8002d66:	af00      	add	r7, sp, #0
 8002d68:	60f8      	str	r0, [r7, #12]
 8002d6a:	60b9      	str	r1, [r7, #8]
 8002d6c:	607a      	str	r2, [r7, #4]
 8002d6e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d7c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	021a      	lsls	r2, r3, #8
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	431a      	orrs	r2, r3
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	697a      	ldr	r2, [r7, #20]
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	697a      	ldr	r2, [r7, #20]
 8002d94:	609a      	str	r2, [r3, #8]
}
 8002d96:	bf00      	nop
 8002d98:	371c      	adds	r7, #28
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bc80      	pop	{r7}
 8002d9e:	4770      	bx	lr

08002da0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b085      	sub	sp, #20
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
 8002da8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002db0:	2b01      	cmp	r3, #1
 8002db2:	d101      	bne.n	8002db8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002db4:	2302      	movs	r3, #2
 8002db6:	e041      	b.n	8002e3c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2201      	movs	r2, #1
 8002dbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2202      	movs	r2, #2
 8002dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	689b      	ldr	r3, [r3, #8]
 8002dd6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002dde:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	68fa      	ldr	r2, [r7, #12]
 8002de6:	4313      	orrs	r3, r2
 8002de8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	68fa      	ldr	r2, [r7, #12]
 8002df0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a14      	ldr	r2, [pc, #80]	; (8002e48 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d009      	beq.n	8002e10 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e04:	d004      	beq.n	8002e10 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4a10      	ldr	r2, [pc, #64]	; (8002e4c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d10c      	bne.n	8002e2a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e16:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	68ba      	ldr	r2, [r7, #8]
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	68ba      	ldr	r2, [r7, #8]
 8002e28:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2200      	movs	r2, #0
 8002e36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e3a:	2300      	movs	r3, #0
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3714      	adds	r7, #20
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bc80      	pop	{r7}
 8002e44:	4770      	bx	lr
 8002e46:	bf00      	nop
 8002e48:	40012c00 	.word	0x40012c00
 8002e4c:	40000400 	.word	0x40000400

08002e50 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b083      	sub	sp, #12
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002e58:	bf00      	nop
 8002e5a:	370c      	adds	r7, #12
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bc80      	pop	{r7}
 8002e60:	4770      	bx	lr

08002e62 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002e62:	b480      	push	{r7}
 8002e64:	b083      	sub	sp, #12
 8002e66:	af00      	add	r7, sp, #0
 8002e68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002e6a:	bf00      	nop
 8002e6c:	370c      	adds	r7, #12
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bc80      	pop	{r7}
 8002e72:	4770      	bx	lr

08002e74 <__libc_init_array>:
 8002e74:	b570      	push	{r4, r5, r6, lr}
 8002e76:	2600      	movs	r6, #0
 8002e78:	4d0c      	ldr	r5, [pc, #48]	; (8002eac <__libc_init_array+0x38>)
 8002e7a:	4c0d      	ldr	r4, [pc, #52]	; (8002eb0 <__libc_init_array+0x3c>)
 8002e7c:	1b64      	subs	r4, r4, r5
 8002e7e:	10a4      	asrs	r4, r4, #2
 8002e80:	42a6      	cmp	r6, r4
 8002e82:	d109      	bne.n	8002e98 <__libc_init_array+0x24>
 8002e84:	f000 f822 	bl	8002ecc <_init>
 8002e88:	2600      	movs	r6, #0
 8002e8a:	4d0a      	ldr	r5, [pc, #40]	; (8002eb4 <__libc_init_array+0x40>)
 8002e8c:	4c0a      	ldr	r4, [pc, #40]	; (8002eb8 <__libc_init_array+0x44>)
 8002e8e:	1b64      	subs	r4, r4, r5
 8002e90:	10a4      	asrs	r4, r4, #2
 8002e92:	42a6      	cmp	r6, r4
 8002e94:	d105      	bne.n	8002ea2 <__libc_init_array+0x2e>
 8002e96:	bd70      	pop	{r4, r5, r6, pc}
 8002e98:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e9c:	4798      	blx	r3
 8002e9e:	3601      	adds	r6, #1
 8002ea0:	e7ee      	b.n	8002e80 <__libc_init_array+0xc>
 8002ea2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ea6:	4798      	blx	r3
 8002ea8:	3601      	adds	r6, #1
 8002eaa:	e7f2      	b.n	8002e92 <__libc_init_array+0x1e>
 8002eac:	08002f08 	.word	0x08002f08
 8002eb0:	08002f08 	.word	0x08002f08
 8002eb4:	08002f08 	.word	0x08002f08
 8002eb8:	08002f0c 	.word	0x08002f0c

08002ebc <memset>:
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	4402      	add	r2, r0
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d100      	bne.n	8002ec6 <memset+0xa>
 8002ec4:	4770      	bx	lr
 8002ec6:	f803 1b01 	strb.w	r1, [r3], #1
 8002eca:	e7f9      	b.n	8002ec0 <memset+0x4>

08002ecc <_init>:
 8002ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ece:	bf00      	nop
 8002ed0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ed2:	bc08      	pop	{r3}
 8002ed4:	469e      	mov	lr, r3
 8002ed6:	4770      	bx	lr

08002ed8 <_fini>:
 8002ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002eda:	bf00      	nop
 8002edc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ede:	bc08      	pop	{r3}
 8002ee0:	469e      	mov	lr, r3
 8002ee2:	4770      	bx	lr
