{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701723632768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701723632781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 16:00:32 2023 " "Processing started: Mon Dec 04 16:00:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701723632781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701723632781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpe271-final-project -c cpe271-final-project " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpe271-final-project -c cpe271-final-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701723632781 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701723633456 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701723633456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twotoonemux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twotoonemux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoToOneMux-behavior " "Found design unit 1: TwoToOneMux-behavior" {  } { { "TwoToOneMux.vhd" "" { Text "C:/Temp/cpe271-final-project/TwoToOneMux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701723643978 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoToOneMux " "Found entity 1: TwoToOneMux" {  } { { "TwoToOneMux.vhd" "" { Text "C:/Temp/cpe271-final-project/TwoToOneMux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701723643978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701723643978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg-behavior " "Found design unit 1: sevenseg-behavior" {  } { { "sevenseg.vhd" "" { Text "C:/Temp/cpe271-final-project/sevenseg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701723643978 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.vhd" "" { Text "C:/Temp/cpe271-final-project/sevenseg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701723643978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701723643978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "reg.vhd" "" { Text "C:/Temp/cpe271-final-project/reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701723643978 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Temp/cpe271-final-project/reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701723643978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701723643978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-behavior " "Found design unit 1: ProgramCounter-behavior" {  } { { "ProgramCounter.vhd" "" { Text "C:/Temp/cpe271-final-project/ProgramCounter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701723643978 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.vhd" "" { Text "C:/Temp/cpe271-final-project/ProgramCounter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701723643978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701723643978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_8_by_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_8_by_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_8_by_32-behavior " "Found design unit 1: memory_8_by_32-behavior" {  } { { "memory_8_by_32.vhd" "" { Text "C:/Temp/cpe271-final-project/memory_8_by_32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701723643993 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_8_by_32 " "Found entity 1: memory_8_by_32" {  } { { "memory_8_by_32.vhd" "" { Text "C:/Temp/cpe271-final-project/memory_8_by_32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701723643993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701723643993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-behavior " "Found design unit 1: ControlUnit-behavior" {  } { { "ControlUnit.vhd" "" { Text "C:/Temp/cpe271-final-project/ControlUnit.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701723643993 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Temp/cpe271-final-project/ControlUnit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701723643993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701723643993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Found design unit 1: alu-behavior" {  } { { "alu.vhd" "" { Text "C:/Temp/cpe271-final-project/alu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701723643993 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Temp/cpe271-final-project/alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701723643993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701723643993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-behavior " "Found design unit 1: cpu-behavior" {  } { { "cpu.vhd" "" { Text "C:/Temp/cpe271-final-project/cpu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701723643993 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/Temp/cpe271-final-project/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701723643993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701723643993 ""}
{ "Warning" "WSGN_SEARCH_FILE" "simplecpu_template.vhd 2 1 " "Using design file simplecpu_template.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SimpleCPU_Template-behavior " "Found design unit 1: SimpleCPU_Template-behavior" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701723644040 ""} { "Info" "ISGN_ENTITY_NAME" "1 SimpleCPU_Template " "Found entity 1: SimpleCPU_Template" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701723644040 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701723644040 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SimpleCPU_Template " "Elaborating entity \"SimpleCPU_Template\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701723644040 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pcOut simplecpu_template.vhd(10) " "VHDL Signal Declaration warning at simplecpu_template.vhd(10): used implicit default value for signal \"pcOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701723644056 "|SimpleCPU_Template"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "marOut simplecpu_template.vhd(11) " "VHDL Signal Declaration warning at simplecpu_template.vhd(11): used implicit default value for signal \"marOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701723644056 "|SimpleCPU_Template"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "irOutput simplecpu_template.vhd(12) " "VHDL Signal Declaration warning at simplecpu_template.vhd(12): used implicit default value for signal \"irOutput\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701723644056 "|SimpleCPU_Template"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mdriOutput simplecpu_template.vhd(13) " "VHDL Signal Declaration warning at simplecpu_template.vhd(13): used implicit default value for signal \"mdriOutput\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701723644056 "|SimpleCPU_Template"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mdroOutput simplecpu_template.vhd(14) " "VHDL Signal Declaration warning at simplecpu_template.vhd(14): used implicit default value for signal \"mdroOutput\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701723644056 "|SimpleCPU_Template"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "aOut simplecpu_template.vhd(15) " "VHDL Signal Declaration warning at simplecpu_template.vhd(15): used implicit default value for signal \"aOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701723644056 "|SimpleCPU_Template"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "incrementOut simplecpu_template.vhd(16) " "VHDL Signal Declaration warning at simplecpu_template.vhd(16): used implicit default value for signal \"incrementOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701723644056 "|SimpleCPU_Template"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pcOut\[0\] GND " "Pin \"pcOut\[0\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|pcOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcOut\[1\] GND " "Pin \"pcOut\[1\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|pcOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcOut\[2\] GND " "Pin \"pcOut\[2\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|pcOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcOut\[3\] GND " "Pin \"pcOut\[3\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|pcOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcOut\[4\] GND " "Pin \"pcOut\[4\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|pcOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcOut\[5\] GND " "Pin \"pcOut\[5\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|pcOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcOut\[6\] GND " "Pin \"pcOut\[6\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|pcOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcOut\[7\] GND " "Pin \"pcOut\[7\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|pcOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "marOut\[0\] GND " "Pin \"marOut\[0\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|marOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "marOut\[1\] GND " "Pin \"marOut\[1\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|marOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "marOut\[2\] GND " "Pin \"marOut\[2\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|marOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "marOut\[3\] GND " "Pin \"marOut\[3\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|marOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "marOut\[4\] GND " "Pin \"marOut\[4\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|marOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "marOut\[5\] GND " "Pin \"marOut\[5\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|marOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "marOut\[6\] GND " "Pin \"marOut\[6\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|marOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "marOut\[7\] GND " "Pin \"marOut\[7\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|marOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "irOutput\[0\] GND " "Pin \"irOutput\[0\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|irOutput[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "irOutput\[1\] GND " "Pin \"irOutput\[1\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|irOutput[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "irOutput\[2\] GND " "Pin \"irOutput\[2\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|irOutput[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "irOutput\[3\] GND " "Pin \"irOutput\[3\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|irOutput[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "irOutput\[4\] GND " "Pin \"irOutput\[4\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|irOutput[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "irOutput\[5\] GND " "Pin \"irOutput\[5\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|irOutput[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "irOutput\[6\] GND " "Pin \"irOutput\[6\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|irOutput[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "irOutput\[7\] GND " "Pin \"irOutput\[7\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|irOutput[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mdriOutput\[0\] GND " "Pin \"mdriOutput\[0\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|mdriOutput[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mdriOutput\[1\] GND " "Pin \"mdriOutput\[1\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|mdriOutput[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mdriOutput\[2\] GND " "Pin \"mdriOutput\[2\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|mdriOutput[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mdriOutput\[3\] GND " "Pin \"mdriOutput\[3\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|mdriOutput[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mdriOutput\[4\] GND " "Pin \"mdriOutput\[4\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|mdriOutput[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mdriOutput\[5\] GND " "Pin \"mdriOutput\[5\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|mdriOutput[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mdriOutput\[6\] GND " "Pin \"mdriOutput\[6\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|mdriOutput[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mdriOutput\[7\] GND " "Pin \"mdriOutput\[7\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|mdriOutput[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mdroOutput\[0\] GND " "Pin \"mdroOutput\[0\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|mdroOutput[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mdroOutput\[1\] GND " "Pin \"mdroOutput\[1\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|mdroOutput[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mdroOutput\[2\] GND " "Pin \"mdroOutput\[2\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|mdroOutput[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mdroOutput\[3\] GND " "Pin \"mdroOutput\[3\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|mdroOutput[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mdroOutput\[4\] GND " "Pin \"mdroOutput\[4\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|mdroOutput[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mdroOutput\[5\] GND " "Pin \"mdroOutput\[5\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|mdroOutput[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mdroOutput\[6\] GND " "Pin \"mdroOutput\[6\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|mdroOutput[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mdroOutput\[7\] GND " "Pin \"mdroOutput\[7\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|mdroOutput[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aOut\[0\] GND " "Pin \"aOut\[0\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|aOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aOut\[1\] GND " "Pin \"aOut\[1\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|aOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aOut\[2\] GND " "Pin \"aOut\[2\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|aOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aOut\[3\] GND " "Pin \"aOut\[3\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|aOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aOut\[4\] GND " "Pin \"aOut\[4\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|aOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aOut\[5\] GND " "Pin \"aOut\[5\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|aOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aOut\[6\] GND " "Pin \"aOut\[6\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|aOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aOut\[7\] GND " "Pin \"aOut\[7\]\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|aOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "incrementOut GND " "Pin \"incrementOut\" is stuck at GND" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701723644701 "|SimpleCPU_Template|incrementOut"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701723644701 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701723645000 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701723645000 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "simplecpu_template.vhd" "" { Text "C:/Temp/cpe271-final-project/simplecpu_template.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701723645118 "|SimpleCPU_Template|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701723645118 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701723645123 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701723645123 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701723645123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701723645149 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 16:00:45 2023 " "Processing ended: Mon Dec 04 16:00:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701723645149 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701723645149 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701723645149 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701723645149 ""}
