Generating HDL for page 12.12.40.1 A CYCLE CONTROLS at 6/26/2020 2:06:51 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_12_12_40_1_A_CYCLE_CONTROLS_tb.vhdl, generating default test bench code.
Generating Statement for block at 4A with output pin(s) of OUT_4A_NoPin
	and inputs of PS_OP_MOD_REG_NOT_8_BIT,PS_A_CH_NOT_WM_BIT,PS_OP_MOD_REG_NOT_B_BIT
	and logic function of NAND
Generating Statement for block at 4B with output pin(s) of OUT_4B_NoPin
	and inputs of PS_B_CH_NOT_WM_BIT,PS_OP_MOD_REG_NOT_8_BIT,PS_A_CH_NOT_WM_BIT
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_3B_D
	and inputs of OUT_4A_NoPin,OUT_4B_NoPin,OUT_4C_NoPin
	and logic function of NAND
Generating Statement for block at 2B with output pin(s) of OUT_2B_NoPin
	and inputs of OUT_3B_D,PS_OP_MOD_REG_A_BIT
	and logic function of NAND
Generating Statement for block at 4C with output pin(s) of OUT_4C_NoPin
	and inputs of PS_OP_MOD_REG_NOT_B_BIT,PS_OP_MOD_REG_8_BIT,PS_A_CH_NOT_RECORD_MARK
	and logic function of NAND
Generating Statement for block at 4D with output pin(s) of OUT_4D_NoPin
	and inputs of PS_B_CH_NOT_WM_BIT,PS_OP_MOD_REG_NOT_8_BIT,PS_OP_MOD_REG_NOT_A_BIT
	and logic function of NAND
Generating Statement for block at 4E with output pin(s) of OUT_4E_NoPin
	and inputs of PS_OP_MOD_REG_NOT_A_BIT,PS_OP_MOD_REG_8_BIT,PS_A_CH_NOT_GROUP_MARK_DOT_WM
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_D
	and inputs of OUT_4D_NoPin,OUT_4E_NoPin,OUT_4F_NoPin
	and logic function of NAND
Generating Statement for block at 2E with output pin(s) of OUT_2E_NoPin
	and inputs of OUT_3E_D,PS_OP_MOD_REG_B_BIT
	and logic function of NAND
Generating Statement for block at 1E with output pin(s) of OUT_1E_F
	and inputs of OUT_2B_NoPin,OUT_2E_NoPin,OUT_DOT_2G
	and logic function of NAND
Generating Statement for block at 4F with output pin(s) of OUT_4F_NoPin
	and inputs of PS_A_CH_NOT_GROUP_MARK_DOT_WM,PS_A_CH_NOT_RECORD_MARK,PS_OP_MOD_REG_8_BIT
	and logic function of NAND
Generating Statement for block at 2G with output pin(s) of OUT_2G_C
	and inputs of PS_OP_MOD_REG_8_BIT,PS_A_CH_NOT_WM_BIT,PS_B_CH_NOT_WM_BIT
	and logic function of NAND
Generating Statement for block at 2H with output pin(s) of OUT_2H_C
	and inputs of PS_OP_MOD_REG_NOT_B_BIT,PS_OP_MOD_REG_NOT_A_BIT
	and logic function of NAND
Generating Statement for block at 2G with output pin(s) of OUT_DOT_2G
	and inputs of OUT_2G_C,OUT_2H_C
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_DATA_MOVE_TAKE_A_CYCLE
	from gate output OUT_1E_F
