
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012dc0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000205c  08012fa0  08012fa0  00013fa0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014ffc  08014ffc  00017368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08014ffc  08014ffc  00015ffc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015004  08015004  00017368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015004  08015004  00016004  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08015008  08015008  00016008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  20000000  0801500c  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000379c  20000368  08015374  00017368  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003b04  08015374  00017b04  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00017368  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002858d  00000000  00000000  00017398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000065ed  00000000  00000000  0003f925  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f90  00000000  00000000  00045f18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000017e5  00000000  00000000  00047ea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b993  00000000  00000000  0004968d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002e7ee  00000000  00000000  00075020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd68f  00000000  00000000  000a380e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00180e9d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000929c  00000000  00000000  00180ee0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  0018a17c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	08012f88 	.word	0x08012f88

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	08012f88 	.word	0x08012f88

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <read_register_value>:
#define MAX_RULES 32 // max rules due to EEPROM size TODO: Find actual max size

static LogicRule rules[MAX_RULES];
static uint16_t rule_count = 0;

static uint16_t read_register_value(RegisterType type, uint16_t addr) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	460a      	mov	r2, r1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4613      	mov	r3, r2
 8000f32:	80bb      	strh	r3, [r7, #4]
	switch (type) {
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b03      	cmp	r3, #3
 8000f38:	d822      	bhi.n	8000f80 <read_register_value+0x5c>
 8000f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f40 <read_register_value+0x1c>)
 8000f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f40:	08000f51 	.word	0x08000f51
 8000f44:	08000f5d 	.word	0x08000f5d
 8000f48:	08000f69 	.word	0x08000f69
 8000f4c:	08000f75 	.word	0x08000f75
		case REG_COIL:		return io_coil_read(addr);
 8000f50:	88bb      	ldrh	r3, [r7, #4]
 8000f52:	4618      	mov	r0, r3
 8000f54:	f000 ff5a 	bl	8001e0c <io_coil_read>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	e012      	b.n	8000f82 <read_register_value+0x5e>
		case REG_DISCRETE:	return io_discrete_in_read(addr);
 8000f5c:	88bb      	ldrh	r3, [r7, #4]
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f000 ffce 	bl	8001f00 <io_discrete_in_read>
 8000f64:	4603      	mov	r3, r0
 8000f66:	e00c      	b.n	8000f82 <read_register_value+0x5e>
		case REG_HOLDING:	return io_holding_reg_read(addr);
 8000f68:	88bb      	ldrh	r3, [r7, #4]
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f001 f83a 	bl	8001fe4 <io_holding_reg_read>
 8000f70:	4603      	mov	r3, r0
 8000f72:	e006      	b.n	8000f82 <read_register_value+0x5e>
		case REG_INPUT:		return io_input_reg_read(addr);
 8000f74:	88bb      	ldrh	r3, [r7, #4]
 8000f76:	4618      	mov	r0, r3
 8000f78:	f001 f8d8 	bl	800212c <io_input_reg_read>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	e000      	b.n	8000f82 <read_register_value+0x5e>
		default:			return 0;
 8000f80:	2300      	movs	r3, #0
	}
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3708      	adds	r7, #8
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop

08000f8c <write_register_value>:

static void write_register_value(RegisterType type, uint16_t addr, uint16_t write_value) {
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4603      	mov	r3, r0
 8000f94:	71fb      	strb	r3, [r7, #7]
 8000f96:	460b      	mov	r3, r1
 8000f98:	80bb      	strh	r3, [r7, #4]
 8000f9a:	4613      	mov	r3, r2
 8000f9c:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d002      	beq.n	8000faa <write_register_value+0x1e>
 8000fa4:	2b02      	cmp	r3, #2
 8000fa6:	d008      	beq.n	8000fba <write_register_value+0x2e>
			break;
		case REG_HOLDING:
			io_holding_reg_write(addr, write_value);
			break;
	}
}
 8000fa8:	e00e      	b.n	8000fc8 <write_register_value+0x3c>
			io_coil_write(addr, write_value);
 8000faa:	887b      	ldrh	r3, [r7, #2]
 8000fac:	b2da      	uxtb	r2, r3
 8000fae:	88bb      	ldrh	r3, [r7, #4]
 8000fb0:	4611      	mov	r1, r2
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f000 ff46 	bl	8001e44 <io_coil_write>
			break;
 8000fb8:	e006      	b.n	8000fc8 <write_register_value+0x3c>
			io_holding_reg_write(addr, write_value);
 8000fba:	887a      	ldrh	r2, [r7, #2]
 8000fbc:	88bb      	ldrh	r3, [r7, #4]
 8000fbe:	4611      	mov	r1, r2
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f001 f82f 	bl	8002024 <io_holding_reg_write>
			break;
 8000fc6:	bf00      	nop
}
 8000fc8:	bf00      	nop
 8000fca:	3708      	adds	r7, #8
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}

08000fd0 <compare>:

static bool compare(uint16_t val1, ComparisonOp op, uint16_t val2) {
 8000fd0:	b480      	push	{r7}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	80fb      	strh	r3, [r7, #6]
 8000fda:	460b      	mov	r3, r1
 8000fdc:	717b      	strb	r3, [r7, #5]
 8000fde:	4613      	mov	r3, r2
 8000fe0:	807b      	strh	r3, [r7, #2]
	switch (op) {
 8000fe2:	797b      	ldrb	r3, [r7, #5]
 8000fe4:	2b03      	cmp	r3, #3
 8000fe6:	d82b      	bhi.n	8001040 <compare+0x70>
 8000fe8:	a201      	add	r2, pc, #4	@ (adr r2, 8000ff0 <compare+0x20>)
 8000fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fee:	bf00      	nop
 8000ff0:	08001001 	.word	0x08001001
 8000ff4:	08001011 	.word	0x08001011
 8000ff8:	08001021 	.word	0x08001021
 8000ffc:	08001031 	.word	0x08001031
		case CMP_EQ:	return val1 == val2;
 8001000:	88fa      	ldrh	r2, [r7, #6]
 8001002:	887b      	ldrh	r3, [r7, #2]
 8001004:	429a      	cmp	r2, r3
 8001006:	bf0c      	ite	eq
 8001008:	2301      	moveq	r3, #1
 800100a:	2300      	movne	r3, #0
 800100c:	b2db      	uxtb	r3, r3
 800100e:	e018      	b.n	8001042 <compare+0x72>
		case CMP_NEQ:	return val1 != val2;
 8001010:	88fa      	ldrh	r2, [r7, #6]
 8001012:	887b      	ldrh	r3, [r7, #2]
 8001014:	429a      	cmp	r2, r3
 8001016:	bf14      	ite	ne
 8001018:	2301      	movne	r3, #1
 800101a:	2300      	moveq	r3, #0
 800101c:	b2db      	uxtb	r3, r3
 800101e:	e010      	b.n	8001042 <compare+0x72>
		case CMP_GT:	return val1 > val2;
 8001020:	88fa      	ldrh	r2, [r7, #6]
 8001022:	887b      	ldrh	r3, [r7, #2]
 8001024:	429a      	cmp	r2, r3
 8001026:	bf8c      	ite	hi
 8001028:	2301      	movhi	r3, #1
 800102a:	2300      	movls	r3, #0
 800102c:	b2db      	uxtb	r3, r3
 800102e:	e008      	b.n	8001042 <compare+0x72>
		case CMP_LT:	return val1 < val2;
 8001030:	88fa      	ldrh	r2, [r7, #6]
 8001032:	887b      	ldrh	r3, [r7, #2]
 8001034:	429a      	cmp	r2, r3
 8001036:	bf34      	ite	cc
 8001038:	2301      	movcc	r3, #1
 800103a:	2300      	movcs	r3, #0
 800103c:	b2db      	uxtb	r3, r3
 800103e:	e000      	b.n	8001042 <compare+0x72>
		default:		return false;
 8001040:	2300      	movs	r3, #0
	}
}
 8001042:	4618      	mov	r0, r3
 8001044:	370c      	adds	r7, #12
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop

08001050 <evaluate_rule>:

static bool evaluate_rule(const LogicRule* rule) {
 8001050:	b580      	push	{r7, lr}
 8001052:	b084      	sub	sp, #16
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
	bool condition1 = compare(
		read_register_value(rule->input_type1, rule->input_reg1),
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	781a      	ldrb	r2, [r3, #0]
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	885b      	ldrh	r3, [r3, #2]
	bool condition1 = compare(
 8001060:	4619      	mov	r1, r3
 8001062:	4610      	mov	r0, r2
 8001064:	f7ff ff5e 	bl	8000f24 <read_register_value>
 8001068:	4603      	mov	r3, r0
 800106a:	4618      	mov	r0, r3
		rule->op1,
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	7919      	ldrb	r1, [r3, #4]
		rule->compare_value1
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	88db      	ldrh	r3, [r3, #6]
	bool condition1 = compare(
 8001074:	461a      	mov	r2, r3
 8001076:	f7ff ffab 	bl	8000fd0 <compare>
 800107a:	4603      	mov	r3, r0
 800107c:	73fb      	strb	r3, [r7, #15]
	);

	if (rule->join == LOGIC_NONE) {
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	7c1b      	ldrb	r3, [r3, #16]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d101      	bne.n	800108a <evaluate_rule+0x3a>
		return condition1;
 8001086:	7bfb      	ldrb	r3, [r7, #15]
 8001088:	e035      	b.n	80010f6 <evaluate_rule+0xa6>
	}

	bool condition2 = compare(
		read_register_value(rule->input_type2, rule->input_reg2),
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	7a1a      	ldrb	r2, [r3, #8]
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	895b      	ldrh	r3, [r3, #10]
	bool condition2 = compare(
 8001092:	4619      	mov	r1, r3
 8001094:	4610      	mov	r0, r2
 8001096:	f7ff ff45 	bl	8000f24 <read_register_value>
 800109a:	4603      	mov	r3, r0
 800109c:	4618      	mov	r0, r3
		rule->op2,
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	7b19      	ldrb	r1, [r3, #12]
		rule->compare_value2
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	89db      	ldrh	r3, [r3, #14]
	bool condition2 = compare(
 80010a6:	461a      	mov	r2, r3
 80010a8:	f7ff ff92 	bl	8000fd0 <compare>
 80010ac:	4603      	mov	r3, r0
 80010ae:	73bb      	strb	r3, [r7, #14]
	);

	if (rule->join == LOGIC_AND) return condition1 && condition2;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	7c1b      	ldrb	r3, [r3, #16]
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	d10c      	bne.n	80010d2 <evaluate_rule+0x82>
 80010b8:	7bfb      	ldrb	r3, [r7, #15]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d004      	beq.n	80010c8 <evaluate_rule+0x78>
 80010be:	7bbb      	ldrb	r3, [r7, #14]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <evaluate_rule+0x78>
 80010c4:	2301      	movs	r3, #1
 80010c6:	e000      	b.n	80010ca <evaluate_rule+0x7a>
 80010c8:	2300      	movs	r3, #0
 80010ca:	f003 0301 	and.w	r3, r3, #1
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	e011      	b.n	80010f6 <evaluate_rule+0xa6>
	if (rule->join == LOGIC_OR) return condition1 || condition2;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	7c1b      	ldrb	r3, [r3, #16]
 80010d6:	2b02      	cmp	r3, #2
 80010d8:	d10c      	bne.n	80010f4 <evaluate_rule+0xa4>
 80010da:	7bfb      	ldrb	r3, [r7, #15]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d102      	bne.n	80010e6 <evaluate_rule+0x96>
 80010e0:	7bbb      	ldrb	r3, [r7, #14]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <evaluate_rule+0x9a>
 80010e6:	2301      	movs	r3, #1
 80010e8:	e000      	b.n	80010ec <evaluate_rule+0x9c>
 80010ea:	2300      	movs	r3, #0
 80010ec:	f003 0301 	and.w	r3, r3, #1
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	e000      	b.n	80010f6 <evaluate_rule+0xa6>
	return false;
 80010f4:	2300      	movs	r3, #0
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	3710      	adds	r7, #16
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}

080010fe <apply_rule>:

static void apply_rule(const LogicRule* rule) {
 80010fe:	b580      	push	{r7, lr}
 8001100:	b082      	sub	sp, #8
 8001102:	af00      	add	r7, sp, #0
 8001104:	6078      	str	r0, [r7, #4]
	if (evaluate_rule(rule)) {
 8001106:	6878      	ldr	r0, [r7, #4]
 8001108:	f7ff ffa2 	bl	8001050 <evaluate_rule>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d008      	beq.n	8001124 <apply_rule+0x26>
		write_register_value(rule->output_type, rule->output_reg, rule->output_value);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	7c58      	ldrb	r0, [r3, #17]
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	8a59      	ldrh	r1, [r3, #18]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	8a9b      	ldrh	r3, [r3, #20]
 800111e:	461a      	mov	r2, r3
 8001120:	f7ff ff34 	bl	8000f8c <write_register_value>
	}
}
 8001124:	bf00      	nop
 8001126:	3708      	adds	r7, #8
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}

0800112c <automation_Init>:

void automation_Init(void) {
 800112c:	b4b0      	push	{r4, r5, r7}
 800112e:	b08d      	sub	sp, #52	@ 0x34
 8001130:	af00      	add	r7, sp, #0
	// Hard coded test rules TODO: THIS IS ONLY FOR TESTING

	rules[0] = (LogicRule){
 8001132:	4a10      	ldr	r2, [pc, #64]	@ (8001174 <automation_Init+0x48>)
 8001134:	4b10      	ldr	r3, [pc, #64]	@ (8001178 <automation_Init+0x4c>)
 8001136:	4614      	mov	r4, r2
 8001138:	461d      	mov	r5, r3
 800113a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800113c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800113e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001142:	6020      	str	r0, [r4, #0]
 8001144:	3404      	adds	r4, #4
 8001146:	8021      	strh	r1, [r4, #0]
		LOGIC_AND, // Condition 1 AND Condition 2
		REG_COIL, 0, 1 // Then, set Coil 0 to 1.
	};

	// Inverse of rules[0] to reset the coil state:
	rules[1] = (LogicRule){
 8001148:	4b0a      	ldr	r3, [pc, #40]	@ (8001174 <automation_Init+0x48>)
 800114a:	4a0c      	ldr	r2, [pc, #48]	@ (800117c <automation_Init+0x50>)
 800114c:	f103 0516 	add.w	r5, r3, #22
 8001150:	4614      	mov	r4, r2
 8001152:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001154:	6028      	str	r0, [r5, #0]
 8001156:	6069      	str	r1, [r5, #4]
 8001158:	60aa      	str	r2, [r5, #8]
 800115a:	60eb      	str	r3, [r5, #12]
 800115c:	6820      	ldr	r0, [r4, #0]
 800115e:	6128      	str	r0, [r5, #16]
 8001160:	88a3      	ldrh	r3, [r4, #4]
 8001162:	82ab      	strh	r3, [r5, #20]
			REG_HOLDING, 0, CMP_NEQ, 4096, // If Holding Register 0 != 4096
			LOGIC_OR, // Condition 1 OR Condition 2
			REG_COIL, 0, 0 // Then, set Coil 0 to 0.
		};

	rule_count = 2;
 8001164:	4b06      	ldr	r3, [pc, #24]	@ (8001180 <automation_Init+0x54>)
 8001166:	2202      	movs	r2, #2
 8001168:	801a      	strh	r2, [r3, #0]
}
 800116a:	bf00      	nop
 800116c:	3734      	adds	r7, #52	@ 0x34
 800116e:	46bd      	mov	sp, r7
 8001170:	bcb0      	pop	{r4, r5, r7}
 8001172:	4770      	bx	lr
 8001174:	20000384 	.word	0x20000384
 8001178:	08012fa0 	.word	0x08012fa0
 800117c:	08012fb8 	.word	0x08012fb8
 8001180:	20000644 	.word	0x20000644

08001184 <automation_Tick>:

void automation_Tick(void) {
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
	for (uint16_t i = 0; i < rule_count; i++) {
 800118a:	2300      	movs	r3, #0
 800118c:	80fb      	strh	r3, [r7, #6]
 800118e:	e00b      	b.n	80011a8 <automation_Tick+0x24>
		apply_rule(&rules[i]);
 8001190:	88fb      	ldrh	r3, [r7, #6]
 8001192:	2216      	movs	r2, #22
 8001194:	fb02 f303 	mul.w	r3, r2, r3
 8001198:	4a08      	ldr	r2, [pc, #32]	@ (80011bc <automation_Tick+0x38>)
 800119a:	4413      	add	r3, r2
 800119c:	4618      	mov	r0, r3
 800119e:	f7ff ffae 	bl	80010fe <apply_rule>
	for (uint16_t i = 0; i < rule_count; i++) {
 80011a2:	88fb      	ldrh	r3, [r7, #6]
 80011a4:	3301      	adds	r3, #1
 80011a6:	80fb      	strh	r3, [r7, #6]
 80011a8:	4b05      	ldr	r3, [pc, #20]	@ (80011c0 <automation_Tick+0x3c>)
 80011aa:	881b      	ldrh	r3, [r3, #0]
 80011ac:	88fa      	ldrh	r2, [r7, #6]
 80011ae:	429a      	cmp	r2, r3
 80011b0:	d3ee      	bcc.n	8001190 <automation_Tick+0xc>
	}
}
 80011b2:	bf00      	nop
 80011b4:	bf00      	nop
 80011b6:	3708      	adds	r7, #8
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	20000384 	.word	0x20000384
 80011c0:	20000644 	.word	0x20000644

080011c4 <display_Setup>:

// Variables
uint16_t currentPage = 0;
uint16_t endPage = 4;

void display_Setup() {
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 80011c8:	f000 fbf0 	bl	80019ac <ssd1306_Init>
}
 80011cc:	bf00      	nop
 80011ce:	bd80      	pop	{r7, pc}

080011d0 <display_Boot>:

void display_Boot(void) {
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 80011d6:	2000      	movs	r0, #0
 80011d8:	f000 fc52 	bl	8001a80 <ssd1306_Fill>
	ssd1306_SetCursor(10, 20);
 80011dc:	2114      	movs	r1, #20
 80011de:	200a      	movs	r0, #10
 80011e0:	f000 fd9a 	bl	8001d18 <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 80011e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001214 <display_Boot+0x44>)
 80011e6:	2201      	movs	r2, #1
 80011e8:	9200      	str	r2, [sp, #0]
 80011ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011ec:	480a      	ldr	r0, [pc, #40]	@ (8001218 <display_Boot+0x48>)
 80011ee:	f000 fd6d 	bl	8001ccc <ssd1306_WriteString>
	ssd1306_SetCursor(25, 45);
 80011f2:	212d      	movs	r1, #45	@ 0x2d
 80011f4:	2019      	movs	r0, #25
 80011f6:	f000 fd8f 	bl	8001d18 <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 80011fa:	4b08      	ldr	r3, [pc, #32]	@ (800121c <display_Boot+0x4c>)
 80011fc:	2201      	movs	r2, #1
 80011fe:	9200      	str	r2, [sp, #0]
 8001200:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001202:	4807      	ldr	r0, [pc, #28]	@ (8001220 <display_Boot+0x50>)
 8001204:	f000 fd62 	bl	8001ccc <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001208:	f000 fc52 	bl	8001ab0 <ssd1306_UpdateScreen>
}
 800120c:	bf00      	nop
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	08014c3c 	.word	0x08014c3c
 8001218:	08012fd0 	.word	0x08012fd0
 800121c:	08014c30 	.word	0x08014c30
 8001220:	08012fdc 	.word	0x08012fdc

08001224 <display_StatusPage>:

void display_StatusPage(void) {
 8001224:	b580      	push	{r7, lr}
 8001226:	b08c      	sub	sp, #48	@ 0x30
 8001228:	af02      	add	r7, sp, #8
	char buf[32]; // buffer for formatted strings
	switch(currentPage) {
 800122a:	4bb2      	ldr	r3, [pc, #712]	@ (80014f4 <display_StatusPage+0x2d0>)
 800122c:	881b      	ldrh	r3, [r3, #0]
 800122e:	2b04      	cmp	r3, #4
 8001230:	f200 821e 	bhi.w	8001670 <display_StatusPage+0x44c>
 8001234:	a201      	add	r2, pc, #4	@ (adr r2, 800123c <display_StatusPage+0x18>)
 8001236:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800123a:	bf00      	nop
 800123c:	08001251 	.word	0x08001251
 8001240:	08001327 	.word	0x08001327
 8001244:	0800140d 	.word	0x0800140d
 8001248:	08001539 	.word	0x08001539
 800124c:	080015ab 	.word	0x080015ab
		case 0:
			ssd1306_Fill(Black);
 8001250:	2000      	movs	r0, #0
 8001252:	f000 fc15 	bl	8001a80 <ssd1306_Fill>
			ssd1306_SetCursor(25, 0);
 8001256:	2100      	movs	r1, #0
 8001258:	2019      	movs	r0, #25
 800125a:	f000 fd5d 	bl	8001d18 <ssd1306_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 800125e:	4ba6      	ldr	r3, [pc, #664]	@ (80014f8 <display_StatusPage+0x2d4>)
 8001260:	2201      	movs	r2, #1
 8001262:	9200      	str	r2, [sp, #0]
 8001264:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001266:	48a5      	ldr	r0, [pc, #660]	@ (80014fc <display_StatusPage+0x2d8>)
 8001268:	f000 fd30 	bl	8001ccc <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 800126c:	2119      	movs	r1, #25
 800126e:	2002      	movs	r0, #2
 8001270:	f000 fd52 	bl	8001d18 <ssd1306_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 8001274:	f002 fe22 	bl	8003ebc <modbusGetSlaveAddress>
 8001278:	4603      	mov	r3, r0
 800127a:	461a      	mov	r2, r3
 800127c:	1d3b      	adds	r3, r7, #4
 800127e:	49a0      	ldr	r1, [pc, #640]	@ (8001500 <display_StatusPage+0x2dc>)
 8001280:	4618      	mov	r0, r3
 8001282:	f00f fd4f 	bl	8010d24 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001286:	4b9f      	ldr	r3, [pc, #636]	@ (8001504 <display_StatusPage+0x2e0>)
 8001288:	1d38      	adds	r0, r7, #4
 800128a:	2201      	movs	r2, #1
 800128c:	9200      	str	r2, [sp, #0]
 800128e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001290:	f000 fd1c 	bl	8001ccc <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001294:	2128      	movs	r1, #40	@ 0x28
 8001296:	2002      	movs	r0, #2
 8001298:	f000 fd3e 	bl	8001d18 <ssd1306_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 800129c:	f000 fb18 	bl	80018d0 <INA226_ReadBusVoltage>
 80012a0:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 80012a4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80012a8:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80012ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012b4:	dd09      	ble.n	80012ca <display_StatusPage+0xa6>
 80012b6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80012b8:	f7ff f96e 	bl	8000598 <__aeabi_f2d>
 80012bc:	4602      	mov	r2, r0
 80012be:	460b      	mov	r3, r1
 80012c0:	1d38      	adds	r0, r7, #4
 80012c2:	4991      	ldr	r1, [pc, #580]	@ (8001508 <display_StatusPage+0x2e4>)
 80012c4:	f00f fd2e 	bl	8010d24 <siprintf>
 80012c8:	e008      	b.n	80012dc <display_StatusPage+0xb8>
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 80012ca:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80012cc:	f7ff f964 	bl	8000598 <__aeabi_f2d>
 80012d0:	4602      	mov	r2, r0
 80012d2:	460b      	mov	r3, r1
 80012d4:	1d38      	adds	r0, r7, #4
 80012d6:	498d      	ldr	r1, [pc, #564]	@ (800150c <display_StatusPage+0x2e8>)
 80012d8:	f00f fd24 	bl	8010d24 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80012dc:	4b89      	ldr	r3, [pc, #548]	@ (8001504 <display_StatusPage+0x2e0>)
 80012de:	1d38      	adds	r0, r7, #4
 80012e0:	2201      	movs	r2, #1
 80012e2:	9200      	str	r2, [sp, #0]
 80012e4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012e6:	f000 fcf1 	bl	8001ccc <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 80012ea:	2137      	movs	r1, #55	@ 0x37
 80012ec:	2002      	movs	r0, #2
 80012ee:	f000 fd13 	bl	8001d18 <ssd1306_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 80012f2:	f000 fb0d 	bl	8001910 <INA226_ReadCurrent>
 80012f6:	eef0 7a40 	vmov.f32	s15, s0
 80012fa:	ed9f 7a85 	vldr	s14, [pc, #532]	@ 8001510 <display_StatusPage+0x2ec>
 80012fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001302:	ee17 0a90 	vmov	r0, s15
 8001306:	f7ff f947 	bl	8000598 <__aeabi_f2d>
 800130a:	4602      	mov	r2, r0
 800130c:	460b      	mov	r3, r1
 800130e:	1d38      	adds	r0, r7, #4
 8001310:	4980      	ldr	r1, [pc, #512]	@ (8001514 <display_StatusPage+0x2f0>)
 8001312:	f00f fd07 	bl	8010d24 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001316:	4b7b      	ldr	r3, [pc, #492]	@ (8001504 <display_StatusPage+0x2e0>)
 8001318:	1d38      	adds	r0, r7, #4
 800131a:	2201      	movs	r2, #1
 800131c:	9200      	str	r2, [sp, #0]
 800131e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001320:	f000 fcd4 	bl	8001ccc <ssd1306_WriteString>
			break;
 8001324:	e1a4      	b.n	8001670 <display_StatusPage+0x44c>
		case 1:
			ssd1306_Fill(Black);
 8001326:	2000      	movs	r0, #0
 8001328:	f000 fbaa 	bl	8001a80 <ssd1306_Fill>
			ssd1306_SetCursor(30, 0);
 800132c:	2100      	movs	r1, #0
 800132e:	201e      	movs	r0, #30
 8001330:	f000 fcf2 	bl	8001d18 <ssd1306_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 8001334:	4b70      	ldr	r3, [pc, #448]	@ (80014f8 <display_StatusPage+0x2d4>)
 8001336:	2201      	movs	r2, #1
 8001338:	9200      	str	r2, [sp, #0]
 800133a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800133c:	4876      	ldr	r0, [pc, #472]	@ (8001518 <display_StatusPage+0x2f4>)
 800133e:	f000 fcc5 	bl	8001ccc <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001342:	2119      	movs	r1, #25
 8001344:	2002      	movs	r0, #2
 8001346:	f000 fce7 	bl	8001d18 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 800134a:	2000      	movs	r0, #0
 800134c:	f000 fd5e 	bl	8001e0c <io_coil_read>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d001      	beq.n	800135a <display_StatusPage+0x136>
 8001356:	4a71      	ldr	r2, [pc, #452]	@ (800151c <display_StatusPage+0x2f8>)
 8001358:	e000      	b.n	800135c <display_StatusPage+0x138>
 800135a:	4a71      	ldr	r2, [pc, #452]	@ (8001520 <display_StatusPage+0x2fc>)
 800135c:	1d3b      	adds	r3, r7, #4
 800135e:	4971      	ldr	r1, [pc, #452]	@ (8001524 <display_StatusPage+0x300>)
 8001360:	4618      	mov	r0, r3
 8001362:	f00f fcdf 	bl	8010d24 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001366:	4b67      	ldr	r3, [pc, #412]	@ (8001504 <display_StatusPage+0x2e0>)
 8001368:	1d38      	adds	r0, r7, #4
 800136a:	2201      	movs	r2, #1
 800136c:	9200      	str	r2, [sp, #0]
 800136e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001370:	f000 fcac 	bl	8001ccc <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001374:	2128      	movs	r1, #40	@ 0x28
 8001376:	2002      	movs	r0, #2
 8001378:	f000 fcce 	bl	8001d18 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 800137c:	2001      	movs	r0, #1
 800137e:	f000 fd45 	bl	8001e0c <io_coil_read>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <display_StatusPage+0x168>
 8001388:	4a64      	ldr	r2, [pc, #400]	@ (800151c <display_StatusPage+0x2f8>)
 800138a:	e000      	b.n	800138e <display_StatusPage+0x16a>
 800138c:	4a64      	ldr	r2, [pc, #400]	@ (8001520 <display_StatusPage+0x2fc>)
 800138e:	1d3b      	adds	r3, r7, #4
 8001390:	4965      	ldr	r1, [pc, #404]	@ (8001528 <display_StatusPage+0x304>)
 8001392:	4618      	mov	r0, r3
 8001394:	f00f fcc6 	bl	8010d24 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001398:	4b5a      	ldr	r3, [pc, #360]	@ (8001504 <display_StatusPage+0x2e0>)
 800139a:	1d38      	adds	r0, r7, #4
 800139c:	2201      	movs	r2, #1
 800139e:	9200      	str	r2, [sp, #0]
 80013a0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013a2:	f000 fc93 	bl	8001ccc <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 80013a6:	2119      	movs	r1, #25
 80013a8:	203c      	movs	r0, #60	@ 0x3c
 80013aa:	f000 fcb5 	bl	8001d18 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 80013ae:	2002      	movs	r0, #2
 80013b0:	f000 fd2c 	bl	8001e0c <io_coil_read>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <display_StatusPage+0x19a>
 80013ba:	4a58      	ldr	r2, [pc, #352]	@ (800151c <display_StatusPage+0x2f8>)
 80013bc:	e000      	b.n	80013c0 <display_StatusPage+0x19c>
 80013be:	4a58      	ldr	r2, [pc, #352]	@ (8001520 <display_StatusPage+0x2fc>)
 80013c0:	1d3b      	adds	r3, r7, #4
 80013c2:	495a      	ldr	r1, [pc, #360]	@ (800152c <display_StatusPage+0x308>)
 80013c4:	4618      	mov	r0, r3
 80013c6:	f00f fcad 	bl	8010d24 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80013ca:	4b4e      	ldr	r3, [pc, #312]	@ (8001504 <display_StatusPage+0x2e0>)
 80013cc:	1d38      	adds	r0, r7, #4
 80013ce:	2201      	movs	r2, #1
 80013d0:	9200      	str	r2, [sp, #0]
 80013d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013d4:	f000 fc7a 	bl	8001ccc <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 80013d8:	2128      	movs	r1, #40	@ 0x28
 80013da:	203c      	movs	r0, #60	@ 0x3c
 80013dc:	f000 fc9c 	bl	8001d18 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 80013e0:	2003      	movs	r0, #3
 80013e2:	f000 fd13 	bl	8001e0c <io_coil_read>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <display_StatusPage+0x1cc>
 80013ec:	4a4b      	ldr	r2, [pc, #300]	@ (800151c <display_StatusPage+0x2f8>)
 80013ee:	e000      	b.n	80013f2 <display_StatusPage+0x1ce>
 80013f0:	4a4b      	ldr	r2, [pc, #300]	@ (8001520 <display_StatusPage+0x2fc>)
 80013f2:	1d3b      	adds	r3, r7, #4
 80013f4:	494e      	ldr	r1, [pc, #312]	@ (8001530 <display_StatusPage+0x30c>)
 80013f6:	4618      	mov	r0, r3
 80013f8:	f00f fc94 	bl	8010d24 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80013fc:	4b41      	ldr	r3, [pc, #260]	@ (8001504 <display_StatusPage+0x2e0>)
 80013fe:	1d38      	adds	r0, r7, #4
 8001400:	2201      	movs	r2, #1
 8001402:	9200      	str	r2, [sp, #0]
 8001404:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001406:	f000 fc61 	bl	8001ccc <ssd1306_WriteString>
			break;
 800140a:	e131      	b.n	8001670 <display_StatusPage+0x44c>
		case 2:
			ssd1306_Fill(Black);
 800140c:	2000      	movs	r0, #0
 800140e:	f000 fb37 	bl	8001a80 <ssd1306_Fill>
			ssd1306_SetCursor(4, 0);
 8001412:	2100      	movs	r1, #0
 8001414:	2004      	movs	r0, #4
 8001416:	f000 fc7f 	bl	8001d18 <ssd1306_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 800141a:	4b37      	ldr	r3, [pc, #220]	@ (80014f8 <display_StatusPage+0x2d4>)
 800141c:	2201      	movs	r2, #1
 800141e:	9200      	str	r2, [sp, #0]
 8001420:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001422:	4844      	ldr	r0, [pc, #272]	@ (8001534 <display_StatusPage+0x310>)
 8001424:	f000 fc52 	bl	8001ccc <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001428:	2119      	movs	r1, #25
 800142a:	2002      	movs	r0, #2
 800142c:	f000 fc74 	bl	8001d18 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 8001430:	2000      	movs	r0, #0
 8001432:	f000 fd65 	bl	8001f00 <io_discrete_in_read>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <display_StatusPage+0x21c>
 800143c:	4a37      	ldr	r2, [pc, #220]	@ (800151c <display_StatusPage+0x2f8>)
 800143e:	e000      	b.n	8001442 <display_StatusPage+0x21e>
 8001440:	4a37      	ldr	r2, [pc, #220]	@ (8001520 <display_StatusPage+0x2fc>)
 8001442:	1d3b      	adds	r3, r7, #4
 8001444:	4937      	ldr	r1, [pc, #220]	@ (8001524 <display_StatusPage+0x300>)
 8001446:	4618      	mov	r0, r3
 8001448:	f00f fc6c 	bl	8010d24 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800144c:	4b2d      	ldr	r3, [pc, #180]	@ (8001504 <display_StatusPage+0x2e0>)
 800144e:	1d38      	adds	r0, r7, #4
 8001450:	2201      	movs	r2, #1
 8001452:	9200      	str	r2, [sp, #0]
 8001454:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001456:	f000 fc39 	bl	8001ccc <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 800145a:	2128      	movs	r1, #40	@ 0x28
 800145c:	2002      	movs	r0, #2
 800145e:	f000 fc5b 	bl	8001d18 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 8001462:	2001      	movs	r0, #1
 8001464:	f000 fd4c 	bl	8001f00 <io_discrete_in_read>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <display_StatusPage+0x24e>
 800146e:	4a2b      	ldr	r2, [pc, #172]	@ (800151c <display_StatusPage+0x2f8>)
 8001470:	e000      	b.n	8001474 <display_StatusPage+0x250>
 8001472:	4a2b      	ldr	r2, [pc, #172]	@ (8001520 <display_StatusPage+0x2fc>)
 8001474:	1d3b      	adds	r3, r7, #4
 8001476:	492c      	ldr	r1, [pc, #176]	@ (8001528 <display_StatusPage+0x304>)
 8001478:	4618      	mov	r0, r3
 800147a:	f00f fc53 	bl	8010d24 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800147e:	4b21      	ldr	r3, [pc, #132]	@ (8001504 <display_StatusPage+0x2e0>)
 8001480:	1d38      	adds	r0, r7, #4
 8001482:	2201      	movs	r2, #1
 8001484:	9200      	str	r2, [sp, #0]
 8001486:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001488:	f000 fc20 	bl	8001ccc <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 800148c:	2119      	movs	r1, #25
 800148e:	203c      	movs	r0, #60	@ 0x3c
 8001490:	f000 fc42 	bl	8001d18 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 8001494:	2002      	movs	r0, #2
 8001496:	f000 fd33 	bl	8001f00 <io_discrete_in_read>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <display_StatusPage+0x280>
 80014a0:	4a1e      	ldr	r2, [pc, #120]	@ (800151c <display_StatusPage+0x2f8>)
 80014a2:	e000      	b.n	80014a6 <display_StatusPage+0x282>
 80014a4:	4a1e      	ldr	r2, [pc, #120]	@ (8001520 <display_StatusPage+0x2fc>)
 80014a6:	1d3b      	adds	r3, r7, #4
 80014a8:	4920      	ldr	r1, [pc, #128]	@ (800152c <display_StatusPage+0x308>)
 80014aa:	4618      	mov	r0, r3
 80014ac:	f00f fc3a 	bl	8010d24 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80014b0:	4b14      	ldr	r3, [pc, #80]	@ (8001504 <display_StatusPage+0x2e0>)
 80014b2:	1d38      	adds	r0, r7, #4
 80014b4:	2201      	movs	r2, #1
 80014b6:	9200      	str	r2, [sp, #0]
 80014b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014ba:	f000 fc07 	bl	8001ccc <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 80014be:	2128      	movs	r1, #40	@ 0x28
 80014c0:	203c      	movs	r0, #60	@ 0x3c
 80014c2:	f000 fc29 	bl	8001d18 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 80014c6:	2003      	movs	r0, #3
 80014c8:	f000 fd1a 	bl	8001f00 <io_discrete_in_read>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <display_StatusPage+0x2b2>
 80014d2:	4a12      	ldr	r2, [pc, #72]	@ (800151c <display_StatusPage+0x2f8>)
 80014d4:	e000      	b.n	80014d8 <display_StatusPage+0x2b4>
 80014d6:	4a12      	ldr	r2, [pc, #72]	@ (8001520 <display_StatusPage+0x2fc>)
 80014d8:	1d3b      	adds	r3, r7, #4
 80014da:	4915      	ldr	r1, [pc, #84]	@ (8001530 <display_StatusPage+0x30c>)
 80014dc:	4618      	mov	r0, r3
 80014de:	f00f fc21 	bl	8010d24 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80014e2:	4b08      	ldr	r3, [pc, #32]	@ (8001504 <display_StatusPage+0x2e0>)
 80014e4:	1d38      	adds	r0, r7, #4
 80014e6:	2201      	movs	r2, #1
 80014e8:	9200      	str	r2, [sp, #0]
 80014ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014ec:	f000 fbee 	bl	8001ccc <ssd1306_WriteString>
			break;
 80014f0:	e0be      	b.n	8001670 <display_StatusPage+0x44c>
 80014f2:	bf00      	nop
 80014f4:	20000646 	.word	0x20000646
 80014f8:	08014c3c 	.word	0x08014c3c
 80014fc:	08012fe8 	.word	0x08012fe8
 8001500:	08012ff0 	.word	0x08012ff0
 8001504:	08014c24 	.word	0x08014c24
 8001508:	08013004 	.word	0x08013004
 800150c:	08013014 	.word	0x08013014
 8001510:	447a0000 	.word	0x447a0000
 8001514:	08013024 	.word	0x08013024
 8001518:	08013034 	.word	0x08013034
 800151c:	0801303c 	.word	0x0801303c
 8001520:	08013040 	.word	0x08013040
 8001524:	08013044 	.word	0x08013044
 8001528:	0801304c 	.word	0x0801304c
 800152c:	08013054 	.word	0x08013054
 8001530:	0801305c 	.word	0x0801305c
 8001534:	08013064 	.word	0x08013064
		case 3:
			ssd1306_Fill(Black);
 8001538:	2000      	movs	r0, #0
 800153a:	f000 faa1 	bl	8001a80 <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 800153e:	2100      	movs	r1, #0
 8001540:	2002      	movs	r0, #2
 8001542:	f000 fbe9 	bl	8001d18 <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001546:	4b57      	ldr	r3, [pc, #348]	@ (80016a4 <display_StatusPage+0x480>)
 8001548:	2201      	movs	r2, #1
 800154a:	9200      	str	r2, [sp, #0]
 800154c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800154e:	4856      	ldr	r0, [pc, #344]	@ (80016a8 <display_StatusPage+0x484>)
 8001550:	f000 fbbc 	bl	8001ccc <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001554:	2119      	movs	r1, #25
 8001556:	2002      	movs	r0, #2
 8001558:	f000 fbde 	bl	8001d18 <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 800155c:	2000      	movs	r0, #0
 800155e:	f000 fd41 	bl	8001fe4 <io_holding_reg_read>
 8001562:	4603      	mov	r3, r0
 8001564:	461a      	mov	r2, r3
 8001566:	1d3b      	adds	r3, r7, #4
 8001568:	4950      	ldr	r1, [pc, #320]	@ (80016ac <display_StatusPage+0x488>)
 800156a:	4618      	mov	r0, r3
 800156c:	f00f fbda 	bl	8010d24 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001570:	4b4f      	ldr	r3, [pc, #316]	@ (80016b0 <display_StatusPage+0x48c>)
 8001572:	1d38      	adds	r0, r7, #4
 8001574:	2201      	movs	r2, #1
 8001576:	9200      	str	r2, [sp, #0]
 8001578:	cb0e      	ldmia	r3, {r1, r2, r3}
 800157a:	f000 fba7 	bl	8001ccc <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 800157e:	2128      	movs	r1, #40	@ 0x28
 8001580:	2002      	movs	r0, #2
 8001582:	f000 fbc9 	bl	8001d18 <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 8001586:	2001      	movs	r0, #1
 8001588:	f000 fd2c 	bl	8001fe4 <io_holding_reg_read>
 800158c:	4603      	mov	r3, r0
 800158e:	461a      	mov	r2, r3
 8001590:	1d3b      	adds	r3, r7, #4
 8001592:	4948      	ldr	r1, [pc, #288]	@ (80016b4 <display_StatusPage+0x490>)
 8001594:	4618      	mov	r0, r3
 8001596:	f00f fbc5 	bl	8010d24 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800159a:	4b45      	ldr	r3, [pc, #276]	@ (80016b0 <display_StatusPage+0x48c>)
 800159c:	1d38      	adds	r0, r7, #4
 800159e:	2201      	movs	r2, #1
 80015a0:	9200      	str	r2, [sp, #0]
 80015a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015a4:	f000 fb92 	bl	8001ccc <ssd1306_WriteString>
			ssd1306_WriteString(buf, Font_6x8, White);

			ssd1306_SetCursor(60, 40);
			sprintf(buf, "3: %d", io_holding_reg_read(3));
			ssd1306_WriteString(buf, Font_6x8, White);*/
			break;
 80015a8:	e062      	b.n	8001670 <display_StatusPage+0x44c>
		case 4:
			ssd1306_Fill(Black);
 80015aa:	2000      	movs	r0, #0
 80015ac:	f000 fa68 	bl	8001a80 <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 80015b0:	2100      	movs	r1, #0
 80015b2:	200c      	movs	r0, #12
 80015b4:	f000 fbb0 	bl	8001d18 <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 80015b8:	4b3a      	ldr	r3, [pc, #232]	@ (80016a4 <display_StatusPage+0x480>)
 80015ba:	2201      	movs	r2, #1
 80015bc:	9200      	str	r2, [sp, #0]
 80015be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015c0:	483d      	ldr	r0, [pc, #244]	@ (80016b8 <display_StatusPage+0x494>)
 80015c2:	f000 fb83 	bl	8001ccc <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80015c6:	2119      	movs	r1, #25
 80015c8:	2002      	movs	r0, #2
 80015ca:	f000 fba5 	bl	8001d18 <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 80015ce:	2000      	movs	r0, #0
 80015d0:	f000 fdac 	bl	800212c <io_input_reg_read>
 80015d4:	4603      	mov	r3, r0
 80015d6:	461a      	mov	r2, r3
 80015d8:	1d3b      	adds	r3, r7, #4
 80015da:	4934      	ldr	r1, [pc, #208]	@ (80016ac <display_StatusPage+0x488>)
 80015dc:	4618      	mov	r0, r3
 80015de:	f00f fba1 	bl	8010d24 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80015e2:	4b33      	ldr	r3, [pc, #204]	@ (80016b0 <display_StatusPage+0x48c>)
 80015e4:	1d38      	adds	r0, r7, #4
 80015e6:	2201      	movs	r2, #1
 80015e8:	9200      	str	r2, [sp, #0]
 80015ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015ec:	f000 fb6e 	bl	8001ccc <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80015f0:	2128      	movs	r1, #40	@ 0x28
 80015f2:	2002      	movs	r0, #2
 80015f4:	f000 fb90 	bl	8001d18 <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 80015f8:	2001      	movs	r0, #1
 80015fa:	f000 fd97 	bl	800212c <io_input_reg_read>
 80015fe:	4603      	mov	r3, r0
 8001600:	461a      	mov	r2, r3
 8001602:	1d3b      	adds	r3, r7, #4
 8001604:	492b      	ldr	r1, [pc, #172]	@ (80016b4 <display_StatusPage+0x490>)
 8001606:	4618      	mov	r0, r3
 8001608:	f00f fb8c 	bl	8010d24 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800160c:	4b28      	ldr	r3, [pc, #160]	@ (80016b0 <display_StatusPage+0x48c>)
 800160e:	1d38      	adds	r0, r7, #4
 8001610:	2201      	movs	r2, #1
 8001612:	9200      	str	r2, [sp, #0]
 8001614:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001616:	f000 fb59 	bl	8001ccc <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 800161a:	2119      	movs	r1, #25
 800161c:	203c      	movs	r0, #60	@ 0x3c
 800161e:	f000 fb7b 	bl	8001d18 <ssd1306_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 8001622:	2002      	movs	r0, #2
 8001624:	f000 fd82 	bl	800212c <io_input_reg_read>
 8001628:	4603      	mov	r3, r0
 800162a:	461a      	mov	r2, r3
 800162c:	1d3b      	adds	r3, r7, #4
 800162e:	4923      	ldr	r1, [pc, #140]	@ (80016bc <display_StatusPage+0x498>)
 8001630:	4618      	mov	r0, r3
 8001632:	f00f fb77 	bl	8010d24 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001636:	4b1e      	ldr	r3, [pc, #120]	@ (80016b0 <display_StatusPage+0x48c>)
 8001638:	1d38      	adds	r0, r7, #4
 800163a:	2201      	movs	r2, #1
 800163c:	9200      	str	r2, [sp, #0]
 800163e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001640:	f000 fb44 	bl	8001ccc <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001644:	2128      	movs	r1, #40	@ 0x28
 8001646:	203c      	movs	r0, #60	@ 0x3c
 8001648:	f000 fb66 	bl	8001d18 <ssd1306_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 800164c:	2003      	movs	r0, #3
 800164e:	f000 fd6d 	bl	800212c <io_input_reg_read>
 8001652:	4603      	mov	r3, r0
 8001654:	461a      	mov	r2, r3
 8001656:	1d3b      	adds	r3, r7, #4
 8001658:	4919      	ldr	r1, [pc, #100]	@ (80016c0 <display_StatusPage+0x49c>)
 800165a:	4618      	mov	r0, r3
 800165c:	f00f fb62 	bl	8010d24 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001660:	4b13      	ldr	r3, [pc, #76]	@ (80016b0 <display_StatusPage+0x48c>)
 8001662:	1d38      	adds	r0, r7, #4
 8001664:	2201      	movs	r2, #1
 8001666:	9200      	str	r2, [sp, #0]
 8001668:	cb0e      	ldmia	r3, {r1, r2, r3}
 800166a:	f000 fb2f 	bl	8001ccc <ssd1306_WriteString>
			break;
 800166e:	bf00      	nop
	}

	ssd1306_SetCursor(110, 56);
 8001670:	2138      	movs	r1, #56	@ 0x38
 8001672:	206e      	movs	r0, #110	@ 0x6e
 8001674:	f000 fb50 	bl	8001d18 <ssd1306_SetCursor>
	sprintf(buf, "%d/%d", currentPage, endPage);
 8001678:	4b12      	ldr	r3, [pc, #72]	@ (80016c4 <display_StatusPage+0x4a0>)
 800167a:	881b      	ldrh	r3, [r3, #0]
 800167c:	461a      	mov	r2, r3
 800167e:	4b12      	ldr	r3, [pc, #72]	@ (80016c8 <display_StatusPage+0x4a4>)
 8001680:	881b      	ldrh	r3, [r3, #0]
 8001682:	1d38      	adds	r0, r7, #4
 8001684:	4911      	ldr	r1, [pc, #68]	@ (80016cc <display_StatusPage+0x4a8>)
 8001686:	f00f fb4d 	bl	8010d24 <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 800168a:	4b09      	ldr	r3, [pc, #36]	@ (80016b0 <display_StatusPage+0x48c>)
 800168c:	1d38      	adds	r0, r7, #4
 800168e:	2201      	movs	r2, #1
 8001690:	9200      	str	r2, [sp, #0]
 8001692:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001694:	f000 fb1a 	bl	8001ccc <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8001698:	f000 fa0a 	bl	8001ab0 <ssd1306_UpdateScreen>
}
 800169c:	bf00      	nop
 800169e:	3728      	adds	r7, #40	@ 0x28
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	08014c3c 	.word	0x08014c3c
 80016a8:	08013070 	.word	0x08013070
 80016ac:	0801307c 	.word	0x0801307c
 80016b0:	08014c24 	.word	0x08014c24
 80016b4:	08013084 	.word	0x08013084
 80016b8:	0801308c 	.word	0x0801308c
 80016bc:	08013098 	.word	0x08013098
 80016c0:	080130a0 	.word	0x080130a0
 80016c4:	20000646 	.word	0x20000646
 80016c8:	20000000 	.word	0x20000000
 80016cc:	080130a8 	.word	0x080130a8

080016d0 <display_BtnPress>:

void display_BtnPress() {
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 80016d4:	4b09      	ldr	r3, [pc, #36]	@ (80016fc <display_BtnPress+0x2c>)
 80016d6:	881a      	ldrh	r2, [r3, #0]
 80016d8:	4b09      	ldr	r3, [pc, #36]	@ (8001700 <display_BtnPress+0x30>)
 80016da:	881b      	ldrh	r3, [r3, #0]
 80016dc:	429a      	cmp	r2, r3
 80016de:	d103      	bne.n	80016e8 <display_BtnPress+0x18>
		currentPage = 0;
 80016e0:	4b06      	ldr	r3, [pc, #24]	@ (80016fc <display_BtnPress+0x2c>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	801a      	strh	r2, [r3, #0]
 80016e6:	e005      	b.n	80016f4 <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 80016e8:	4b04      	ldr	r3, [pc, #16]	@ (80016fc <display_BtnPress+0x2c>)
 80016ea:	881b      	ldrh	r3, [r3, #0]
 80016ec:	3301      	adds	r3, #1
 80016ee:	b29a      	uxth	r2, r3
 80016f0:	4b02      	ldr	r3, [pc, #8]	@ (80016fc <display_BtnPress+0x2c>)
 80016f2:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 80016f4:	f7ff fd96 	bl	8001224 <display_StatusPage>
}
 80016f8:	bf00      	nop
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	20000646 	.word	0x20000646
 8001700:	20000000 	.word	0x20000000

08001704 <display_setPage>:

void display_setPage(uint16_t page) {
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0
 800170a:	4603      	mov	r3, r0
 800170c:	80fb      	strh	r3, [r7, #6]
	if (page > endPage) return;
 800170e:	4b07      	ldr	r3, [pc, #28]	@ (800172c <display_setPage+0x28>)
 8001710:	881b      	ldrh	r3, [r3, #0]
 8001712:	88fa      	ldrh	r2, [r7, #6]
 8001714:	429a      	cmp	r2, r3
 8001716:	d803      	bhi.n	8001720 <display_setPage+0x1c>
	currentPage = page;
 8001718:	4a05      	ldr	r2, [pc, #20]	@ (8001730 <display_setPage+0x2c>)
 800171a:	88fb      	ldrh	r3, [r7, #6]
 800171c:	8013      	strh	r3, [r2, #0]
 800171e:	e000      	b.n	8001722 <display_setPage+0x1e>
	if (page > endPage) return;
 8001720:	bf00      	nop
}
 8001722:	370c      	adds	r7, #12
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr
 800172c:	20000000 	.word	0x20000000
 8001730:	20000646 	.word	0x20000646

08001734 <I2C_Setup>:

//#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
	hi2c = handle;
 800173c:	4a04      	ldr	r2, [pc, #16]	@ (8001750 <I2C_Setup+0x1c>)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6013      	str	r3, [r2, #0]
}
 8001742:	bf00      	nop
 8001744:	370c      	adds	r7, #12
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	20000648 	.word	0x20000648

08001754 <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af02      	add	r7, sp, #8
 800175a:	4603      	mov	r3, r0
 800175c:	6039      	str	r1, [r7, #0]
 800175e:	80fb      	strh	r3, [r7, #6]
 8001760:	4613      	mov	r3, r2
 8001762:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 8001764:	4b07      	ldr	r3, [pc, #28]	@ (8001784 <I2C_Transmit+0x30>)
 8001766:	6818      	ldr	r0, [r3, #0]
 8001768:	88bb      	ldrh	r3, [r7, #4]
 800176a:	88f9      	ldrh	r1, [r7, #6]
 800176c:	f04f 32ff 	mov.w	r2, #4294967295
 8001770:	9200      	str	r2, [sp, #0]
 8001772:	683a      	ldr	r2, [r7, #0]
 8001774:	f005 fb8a 	bl	8006e8c <HAL_I2C_Master_Transmit>
 8001778:	4603      	mov	r3, r0
}
 800177a:	4618      	mov	r0, r3
 800177c:	3708      	adds	r7, #8
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	20000648 	.word	0x20000648

08001788 <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 8001788:	b580      	push	{r7, lr}
 800178a:	b084      	sub	sp, #16
 800178c:	af02      	add	r7, sp, #8
 800178e:	4603      	mov	r3, r0
 8001790:	6039      	str	r1, [r7, #0]
 8001792:	80fb      	strh	r3, [r7, #6]
 8001794:	4613      	mov	r3, r2
 8001796:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 8001798:	4b07      	ldr	r3, [pc, #28]	@ (80017b8 <I2C_Receive+0x30>)
 800179a:	6818      	ldr	r0, [r3, #0]
 800179c:	88bb      	ldrh	r3, [r7, #4]
 800179e:	88f9      	ldrh	r1, [r7, #6]
 80017a0:	f04f 32ff 	mov.w	r2, #4294967295
 80017a4:	9200      	str	r2, [sp, #0]
 80017a6:	683a      	ldr	r2, [r7, #0]
 80017a8:	f005 fc88 	bl	80070bc <HAL_I2C_Master_Receive>
 80017ac:	4603      	mov	r3, r0
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	20000648 	.word	0x20000648

080017bc <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 80017bc:	b580      	push	{r7, lr}
 80017be:	b086      	sub	sp, #24
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	60f8      	str	r0, [r7, #12]
 80017c4:	4608      	mov	r0, r1
 80017c6:	4611      	mov	r1, r2
 80017c8:	461a      	mov	r2, r3
 80017ca:	4603      	mov	r3, r0
 80017cc:	817b      	strh	r3, [r7, #10]
 80017ce:	460b      	mov	r3, r1
 80017d0:	727b      	strb	r3, [r7, #9]
 80017d2:	4613      	mov	r3, r2
 80017d4:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 80017d6:	897b      	ldrh	r3, [r7, #10]
 80017d8:	005b      	lsls	r3, r3, #1
 80017da:	b29b      	uxth	r3, r3
 80017dc:	f107 0109 	add.w	r1, r7, #9
 80017e0:	2201      	movs	r2, #1
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7ff ffb6 	bl	8001754 <I2C_Transmit>
 80017e8:	4603      	mov	r3, r0
 80017ea:	75fb      	strb	r3, [r7, #23]
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 80017ec:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80017f0:	005b      	lsls	r3, r3, #1
 80017f2:	b21b      	sxth	r3, r3
 80017f4:	f043 0301 	orr.w	r3, r3, #1
 80017f8:	b21b      	sxth	r3, r3
 80017fa:	b29b      	uxth	r3, r3
 80017fc:	88fa      	ldrh	r2, [r7, #6]
 80017fe:	68f9      	ldr	r1, [r7, #12]
 8001800:	4618      	mov	r0, r3
 8001802:	f7ff ffc1 	bl	8001788 <I2C_Receive>
 8001806:	4603      	mov	r3, r0
 8001808:	75fb      	strb	r3, [r7, #23]
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
		usb_serial_println(msg);
		return;
	}
#endif
}
 800180a:	bf00      	nop
 800180c:	3718      	adds	r7, #24
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}

08001812 <INA226_WriteRegister>:

I2C_HandleTypeDef handle;

// Static Functions
static void INA226_WriteRegister(uint8_t reg, uint16_t value)
{
 8001812:	b580      	push	{r7, lr}
 8001814:	b084      	sub	sp, #16
 8001816:	af00      	add	r7, sp, #0
 8001818:	4603      	mov	r3, r0
 800181a:	460a      	mov	r2, r1
 800181c:	71fb      	strb	r3, [r7, #7]
 800181e:	4613      	mov	r3, r2
 8001820:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = reg;
 8001822:	79fb      	ldrb	r3, [r7, #7]
 8001824:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF; // MSB
 8001826:	88bb      	ldrh	r3, [r7, #4]
 8001828:	0a1b      	lsrs	r3, r3, #8
 800182a:	b29b      	uxth	r3, r3
 800182c:	b2db      	uxtb	r3, r3
 800182e:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;        // LSB
 8001830:	88bb      	ldrh	r3, [r7, #4]
 8001832:	b2db      	uxtb	r3, r3
 8001834:	73bb      	strb	r3, [r7, #14]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 8001836:	f107 030c 	add.w	r3, r7, #12
 800183a:	2203      	movs	r2, #3
 800183c:	4619      	mov	r1, r3
 800183e:	2080      	movs	r0, #128	@ 0x80
 8001840:	f7ff ff88 	bl	8001754 <I2C_Transmit>
}
 8001844:	bf00      	nop
 8001846:	3710      	adds	r7, #16
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}

0800184c <INA226_ReadRegister>:

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b084      	sub	sp, #16
 8001850:	af00      	add	r7, sp, #0
 8001852:	4603      	mov	r3, r0
 8001854:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 8001856:	79fa      	ldrb	r2, [r7, #7]
 8001858:	f107 000c 	add.w	r0, r7, #12
 800185c:	2302      	movs	r3, #2
 800185e:	2140      	movs	r1, #64	@ 0x40
 8001860:	f7ff ffac 	bl	80017bc <I2C_Read>
    return (data[0] << 8) | data[1];
 8001864:	7b3b      	ldrb	r3, [r7, #12]
 8001866:	b21b      	sxth	r3, r3
 8001868:	021b      	lsls	r3, r3, #8
 800186a:	b21a      	sxth	r2, r3
 800186c:	7b7b      	ldrb	r3, [r7, #13]
 800186e:	b21b      	sxth	r3, r3
 8001870:	4313      	orrs	r3, r2
 8001872:	b21b      	sxth	r3, r3
 8001874:	b29b      	uxth	r3, r3
}
 8001876:	4618      	mov	r0, r3
 8001878:	3710      	adds	r7, #16
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
	...

08001880 <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
	// Store I2C handle
	handle = *hi2c;
 8001888:	4a0a      	ldr	r2, [pc, #40]	@ (80018b4 <INA226_Init+0x34>)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	4610      	mov	r0, r2
 800188e:	4619      	mov	r1, r3
 8001890:	2354      	movs	r3, #84	@ 0x54
 8001892:	461a      	mov	r2, r3
 8001894:	f00f fb45 	bl	8010f22 <memcpy>

	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);
 8001898:	f244 1127 	movw	r1, #16679	@ 0x4127
 800189c:	2000      	movs	r0, #0
 800189e:	f7ff ffb8 	bl	8001812 <INA226_WriteRegister>

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
 80018a2:	f240 1155 	movw	r1, #341	@ 0x155
 80018a6:	2005      	movs	r0, #5
 80018a8:	f7ff ffb3 	bl	8001812 <INA226_WriteRegister>
}
 80018ac:	bf00      	nop
 80018ae:	3708      	adds	r7, #8
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	2000064c 	.word	0x2000064c

080018b8 <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 80018c0:	2002      	movs	r0, #2
 80018c2:	f7ff ffc3 	bl	800184c <INA226_ReadRegister>
 80018c6:	4603      	mov	r3, r0
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	3708      	adds	r7, #8
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}

080018d0 <INA226_ReadBusVoltage>:

float INA226_ReadBusVoltage(void) {
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 80018d4:	2000      	movs	r0, #0
 80018d6:	f7ff ffef 	bl	80018b8 <INA226_ReadBusVoltageRaw>
 80018da:	4603      	mov	r3, r0
 80018dc:	ee07 3a90 	vmov	s15, r3
 80018e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018e4:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 80018f4 <INA226_ReadBusVoltage+0x24>
 80018e8:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80018ec:	eeb0 0a67 	vmov.f32	s0, s15
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	3aa3d70a 	.word	0x3aa3d70a

080018f8 <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_CURRENT);
 8001900:	2004      	movs	r0, #4
 8001902:	f7ff ffa3 	bl	800184c <INA226_ReadRegister>
 8001906:	4603      	mov	r3, r0
}
 8001908:	4618      	mov	r0, r3
 800190a:	3708      	adds	r7, #8
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}

08001910 <INA226_ReadCurrent>:

float INA226_ReadCurrent(void) {
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 8001914:	2000      	movs	r0, #0
 8001916:	f7ff ffef 	bl	80018f8 <INA226_ReadCurrentRaw>
 800191a:	4603      	mov	r3, r0
 800191c:	ee07 3a90 	vmov	s15, r3
 8001920:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001924:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8001934 <INA226_ReadCurrent+0x24>
 8001928:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800192c:	eeb0 0a67 	vmov.f32	s0, s15
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	391d4952 	.word	0x391d4952

08001938 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 800193c:	bf00      	nop
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr
	...

08001948 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001948:	b580      	push	{r7, lr}
 800194a:	b086      	sub	sp, #24
 800194c:	af04      	add	r7, sp, #16
 800194e:	4603      	mov	r3, r0
 8001950:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8001952:	f04f 33ff 	mov.w	r3, #4294967295
 8001956:	9302      	str	r3, [sp, #8]
 8001958:	2301      	movs	r3, #1
 800195a:	9301      	str	r3, [sp, #4]
 800195c:	1dfb      	adds	r3, r7, #7
 800195e:	9300      	str	r3, [sp, #0]
 8001960:	2301      	movs	r3, #1
 8001962:	2200      	movs	r2, #0
 8001964:	2178      	movs	r1, #120	@ 0x78
 8001966:	4803      	ldr	r0, [pc, #12]	@ (8001974 <ssd1306_WriteCommand+0x2c>)
 8001968:	f005 fc9e 	bl	80072a8 <HAL_I2C_Mem_Write>
}
 800196c:	bf00      	nop
 800196e:	3708      	adds	r7, #8
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	20001390 	.word	0x20001390

08001978 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001978:	b580      	push	{r7, lr}
 800197a:	b086      	sub	sp, #24
 800197c:	af04      	add	r7, sp, #16
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	b29b      	uxth	r3, r3
 8001986:	f04f 32ff 	mov.w	r2, #4294967295
 800198a:	9202      	str	r2, [sp, #8]
 800198c:	9301      	str	r3, [sp, #4]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	9300      	str	r3, [sp, #0]
 8001992:	2301      	movs	r3, #1
 8001994:	2240      	movs	r2, #64	@ 0x40
 8001996:	2178      	movs	r1, #120	@ 0x78
 8001998:	4803      	ldr	r0, [pc, #12]	@ (80019a8 <ssd1306_WriteData+0x30>)
 800199a:	f005 fc85 	bl	80072a8 <HAL_I2C_Mem_Write>
}
 800199e:	bf00      	nop
 80019a0:	3708      	adds	r7, #8
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	20001390 	.word	0x20001390

080019ac <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80019b0:	f7ff ffc2 	bl	8001938 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80019b4:	2064      	movs	r0, #100	@ 0x64
 80019b6:	f002 fd11 	bl	80043dc <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80019ba:	2000      	movs	r0, #0
 80019bc:	f000 f9d8 	bl	8001d70 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80019c0:	2020      	movs	r0, #32
 80019c2:	f7ff ffc1 	bl	8001948 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80019c6:	2000      	movs	r0, #0
 80019c8:	f7ff ffbe 	bl	8001948 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80019cc:	20b0      	movs	r0, #176	@ 0xb0
 80019ce:	f7ff ffbb 	bl	8001948 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80019d2:	20c8      	movs	r0, #200	@ 0xc8
 80019d4:	f7ff ffb8 	bl	8001948 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80019d8:	2000      	movs	r0, #0
 80019da:	f7ff ffb5 	bl	8001948 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80019de:	2010      	movs	r0, #16
 80019e0:	f7ff ffb2 	bl	8001948 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80019e4:	2040      	movs	r0, #64	@ 0x40
 80019e6:	f7ff ffaf 	bl	8001948 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80019ea:	20ff      	movs	r0, #255	@ 0xff
 80019ec:	f000 f9ac 	bl	8001d48 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80019f0:	20a1      	movs	r0, #161	@ 0xa1
 80019f2:	f7ff ffa9 	bl	8001948 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80019f6:	20a6      	movs	r0, #166	@ 0xa6
 80019f8:	f7ff ffa6 	bl	8001948 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80019fc:	20a8      	movs	r0, #168	@ 0xa8
 80019fe:	f7ff ffa3 	bl	8001948 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001a02:	203f      	movs	r0, #63	@ 0x3f
 8001a04:	f7ff ffa0 	bl	8001948 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001a08:	20a4      	movs	r0, #164	@ 0xa4
 8001a0a:	f7ff ff9d 	bl	8001948 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001a0e:	20d3      	movs	r0, #211	@ 0xd3
 8001a10:	f7ff ff9a 	bl	8001948 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001a14:	2000      	movs	r0, #0
 8001a16:	f7ff ff97 	bl	8001948 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001a1a:	20d5      	movs	r0, #213	@ 0xd5
 8001a1c:	f7ff ff94 	bl	8001948 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001a20:	20f0      	movs	r0, #240	@ 0xf0
 8001a22:	f7ff ff91 	bl	8001948 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001a26:	20d9      	movs	r0, #217	@ 0xd9
 8001a28:	f7ff ff8e 	bl	8001948 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001a2c:	2022      	movs	r0, #34	@ 0x22
 8001a2e:	f7ff ff8b 	bl	8001948 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001a32:	20da      	movs	r0, #218	@ 0xda
 8001a34:	f7ff ff88 	bl	8001948 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001a38:	2012      	movs	r0, #18
 8001a3a:	f7ff ff85 	bl	8001948 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001a3e:	20db      	movs	r0, #219	@ 0xdb
 8001a40:	f7ff ff82 	bl	8001948 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001a44:	2020      	movs	r0, #32
 8001a46:	f7ff ff7f 	bl	8001948 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001a4a:	208d      	movs	r0, #141	@ 0x8d
 8001a4c:	f7ff ff7c 	bl	8001948 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001a50:	2014      	movs	r0, #20
 8001a52:	f7ff ff79 	bl	8001948 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001a56:	2001      	movs	r0, #1
 8001a58:	f000 f98a 	bl	8001d70 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001a5c:	2000      	movs	r0, #0
 8001a5e:	f000 f80f 	bl	8001a80 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001a62:	f000 f825 	bl	8001ab0 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001a66:	4b05      	ldr	r3, [pc, #20]	@ (8001a7c <ssd1306_Init+0xd0>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001a6c:	4b03      	ldr	r3, [pc, #12]	@ (8001a7c <ssd1306_Init+0xd0>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001a72:	4b02      	ldr	r3, [pc, #8]	@ (8001a7c <ssd1306_Init+0xd0>)
 8001a74:	2201      	movs	r2, #1
 8001a76:	711a      	strb	r2, [r3, #4]
}
 8001a78:	bf00      	nop
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	20000aa0 	.word	0x20000aa0

08001a80 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	4603      	mov	r3, r0
 8001a88:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001a8a:	79fb      	ldrb	r3, [r7, #7]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d101      	bne.n	8001a94 <ssd1306_Fill+0x14>
 8001a90:	2300      	movs	r3, #0
 8001a92:	e000      	b.n	8001a96 <ssd1306_Fill+0x16>
 8001a94:	23ff      	movs	r3, #255	@ 0xff
 8001a96:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	4803      	ldr	r0, [pc, #12]	@ (8001aac <ssd1306_Fill+0x2c>)
 8001a9e:	f00f f9c0 	bl	8010e22 <memset>
}
 8001aa2:	bf00      	nop
 8001aa4:	3708      	adds	r7, #8
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	200006a0 	.word	0x200006a0

08001ab0 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	71fb      	strb	r3, [r7, #7]
 8001aba:	e016      	b.n	8001aea <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001abc:	79fb      	ldrb	r3, [r7, #7]
 8001abe:	3b50      	subs	r3, #80	@ 0x50
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7ff ff40 	bl	8001948 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001ac8:	2000      	movs	r0, #0
 8001aca:	f7ff ff3d 	bl	8001948 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001ace:	2010      	movs	r0, #16
 8001ad0:	f7ff ff3a 	bl	8001948 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001ad4:	79fb      	ldrb	r3, [r7, #7]
 8001ad6:	01db      	lsls	r3, r3, #7
 8001ad8:	4a08      	ldr	r2, [pc, #32]	@ (8001afc <ssd1306_UpdateScreen+0x4c>)
 8001ada:	4413      	add	r3, r2
 8001adc:	2180      	movs	r1, #128	@ 0x80
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f7ff ff4a 	bl	8001978 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001ae4:	79fb      	ldrb	r3, [r7, #7]
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	71fb      	strb	r3, [r7, #7]
 8001aea:	79fb      	ldrb	r3, [r7, #7]
 8001aec:	2b07      	cmp	r3, #7
 8001aee:	d9e5      	bls.n	8001abc <ssd1306_UpdateScreen+0xc>
    }
}
 8001af0:	bf00      	nop
 8001af2:	bf00      	nop
 8001af4:	3708      	adds	r7, #8
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	200006a0 	.word	0x200006a0

08001b00 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001b00:	b480      	push	{r7}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	4603      	mov	r3, r0
 8001b08:	71fb      	strb	r3, [r7, #7]
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	71bb      	strb	r3, [r7, #6]
 8001b0e:	4613      	mov	r3, r2
 8001b10:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	db3d      	blt.n	8001b96 <ssd1306_DrawPixel+0x96>
 8001b1a:	79bb      	ldrb	r3, [r7, #6]
 8001b1c:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b1e:	d83a      	bhi.n	8001b96 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001b20:	797b      	ldrb	r3, [r7, #5]
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	d11a      	bne.n	8001b5c <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001b26:	79fa      	ldrb	r2, [r7, #7]
 8001b28:	79bb      	ldrb	r3, [r7, #6]
 8001b2a:	08db      	lsrs	r3, r3, #3
 8001b2c:	b2d8      	uxtb	r0, r3
 8001b2e:	4603      	mov	r3, r0
 8001b30:	01db      	lsls	r3, r3, #7
 8001b32:	4413      	add	r3, r2
 8001b34:	4a1b      	ldr	r2, [pc, #108]	@ (8001ba4 <ssd1306_DrawPixel+0xa4>)
 8001b36:	5cd3      	ldrb	r3, [r2, r3]
 8001b38:	b25a      	sxtb	r2, r3
 8001b3a:	79bb      	ldrb	r3, [r7, #6]
 8001b3c:	f003 0307 	and.w	r3, r3, #7
 8001b40:	2101      	movs	r1, #1
 8001b42:	fa01 f303 	lsl.w	r3, r1, r3
 8001b46:	b25b      	sxtb	r3, r3
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	b259      	sxtb	r1, r3
 8001b4c:	79fa      	ldrb	r2, [r7, #7]
 8001b4e:	4603      	mov	r3, r0
 8001b50:	01db      	lsls	r3, r3, #7
 8001b52:	4413      	add	r3, r2
 8001b54:	b2c9      	uxtb	r1, r1
 8001b56:	4a13      	ldr	r2, [pc, #76]	@ (8001ba4 <ssd1306_DrawPixel+0xa4>)
 8001b58:	54d1      	strb	r1, [r2, r3]
 8001b5a:	e01d      	b.n	8001b98 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001b5c:	79fa      	ldrb	r2, [r7, #7]
 8001b5e:	79bb      	ldrb	r3, [r7, #6]
 8001b60:	08db      	lsrs	r3, r3, #3
 8001b62:	b2d8      	uxtb	r0, r3
 8001b64:	4603      	mov	r3, r0
 8001b66:	01db      	lsls	r3, r3, #7
 8001b68:	4413      	add	r3, r2
 8001b6a:	4a0e      	ldr	r2, [pc, #56]	@ (8001ba4 <ssd1306_DrawPixel+0xa4>)
 8001b6c:	5cd3      	ldrb	r3, [r2, r3]
 8001b6e:	b25a      	sxtb	r2, r3
 8001b70:	79bb      	ldrb	r3, [r7, #6]
 8001b72:	f003 0307 	and.w	r3, r3, #7
 8001b76:	2101      	movs	r1, #1
 8001b78:	fa01 f303 	lsl.w	r3, r1, r3
 8001b7c:	b25b      	sxtb	r3, r3
 8001b7e:	43db      	mvns	r3, r3
 8001b80:	b25b      	sxtb	r3, r3
 8001b82:	4013      	ands	r3, r2
 8001b84:	b259      	sxtb	r1, r3
 8001b86:	79fa      	ldrb	r2, [r7, #7]
 8001b88:	4603      	mov	r3, r0
 8001b8a:	01db      	lsls	r3, r3, #7
 8001b8c:	4413      	add	r3, r2
 8001b8e:	b2c9      	uxtb	r1, r1
 8001b90:	4a04      	ldr	r2, [pc, #16]	@ (8001ba4 <ssd1306_DrawPixel+0xa4>)
 8001b92:	54d1      	strb	r1, [r2, r3]
 8001b94:	e000      	b.n	8001b98 <ssd1306_DrawPixel+0x98>
        return;
 8001b96:	bf00      	nop
    }
}
 8001b98:	370c      	adds	r7, #12
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	200006a0 	.word	0x200006a0

08001ba8 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001ba8:	b590      	push	{r4, r7, lr}
 8001baa:	b089      	sub	sp, #36	@ 0x24
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	4604      	mov	r4, r0
 8001bb0:	4638      	mov	r0, r7
 8001bb2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001bb6:	4623      	mov	r3, r4
 8001bb8:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001bba:	7bfb      	ldrb	r3, [r7, #15]
 8001bbc:	2b1f      	cmp	r3, #31
 8001bbe:	d902      	bls.n	8001bc6 <ssd1306_WriteChar+0x1e>
 8001bc0:	7bfb      	ldrb	r3, [r7, #15]
 8001bc2:	2b7e      	cmp	r3, #126	@ 0x7e
 8001bc4:	d901      	bls.n	8001bca <ssd1306_WriteChar+0x22>
        return 0;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	e079      	b.n	8001cbe <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d005      	beq.n	8001bdc <ssd1306_WriteChar+0x34>
 8001bd0:	68ba      	ldr	r2, [r7, #8]
 8001bd2:	7bfb      	ldrb	r3, [r7, #15]
 8001bd4:	3b20      	subs	r3, #32
 8001bd6:	4413      	add	r3, r2
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	e000      	b.n	8001bde <ssd1306_WriteChar+0x36>
 8001bdc:	783b      	ldrb	r3, [r7, #0]
 8001bde:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001be0:	4b39      	ldr	r3, [pc, #228]	@ (8001cc8 <ssd1306_WriteChar+0x120>)
 8001be2:	881b      	ldrh	r3, [r3, #0]
 8001be4:	461a      	mov	r2, r3
 8001be6:	7dfb      	ldrb	r3, [r7, #23]
 8001be8:	4413      	add	r3, r2
 8001bea:	2b80      	cmp	r3, #128	@ 0x80
 8001bec:	dc06      	bgt.n	8001bfc <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001bee:	4b36      	ldr	r3, [pc, #216]	@ (8001cc8 <ssd1306_WriteChar+0x120>)
 8001bf0:	885b      	ldrh	r3, [r3, #2]
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	787b      	ldrb	r3, [r7, #1]
 8001bf6:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001bf8:	2b40      	cmp	r3, #64	@ 0x40
 8001bfa:	dd01      	ble.n	8001c00 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	e05e      	b.n	8001cbe <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001c00:	2300      	movs	r3, #0
 8001c02:	61fb      	str	r3, [r7, #28]
 8001c04:	e04d      	b.n	8001ca2 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8001c06:	687a      	ldr	r2, [r7, #4]
 8001c08:	7bfb      	ldrb	r3, [r7, #15]
 8001c0a:	3b20      	subs	r3, #32
 8001c0c:	7879      	ldrb	r1, [r7, #1]
 8001c0e:	fb01 f303 	mul.w	r3, r1, r3
 8001c12:	4619      	mov	r1, r3
 8001c14:	69fb      	ldr	r3, [r7, #28]
 8001c16:	440b      	add	r3, r1
 8001c18:	005b      	lsls	r3, r3, #1
 8001c1a:	4413      	add	r3, r2
 8001c1c:	881b      	ldrh	r3, [r3, #0]
 8001c1e:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8001c20:	2300      	movs	r3, #0
 8001c22:	61bb      	str	r3, [r7, #24]
 8001c24:	e036      	b.n	8001c94 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8001c26:	693a      	ldr	r2, [r7, #16]
 8001c28:	69bb      	ldr	r3, [r7, #24]
 8001c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d013      	beq.n	8001c5e <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001c36:	4b24      	ldr	r3, [pc, #144]	@ (8001cc8 <ssd1306_WriteChar+0x120>)
 8001c38:	881b      	ldrh	r3, [r3, #0]
 8001c3a:	b2da      	uxtb	r2, r3
 8001c3c:	69bb      	ldr	r3, [r7, #24]
 8001c3e:	b2db      	uxtb	r3, r3
 8001c40:	4413      	add	r3, r2
 8001c42:	b2d8      	uxtb	r0, r3
 8001c44:	4b20      	ldr	r3, [pc, #128]	@ (8001cc8 <ssd1306_WriteChar+0x120>)
 8001c46:	885b      	ldrh	r3, [r3, #2]
 8001c48:	b2da      	uxtb	r2, r3
 8001c4a:	69fb      	ldr	r3, [r7, #28]
 8001c4c:	b2db      	uxtb	r3, r3
 8001c4e:	4413      	add	r3, r2
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001c56:	4619      	mov	r1, r3
 8001c58:	f7ff ff52 	bl	8001b00 <ssd1306_DrawPixel>
 8001c5c:	e017      	b.n	8001c8e <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001c5e:	4b1a      	ldr	r3, [pc, #104]	@ (8001cc8 <ssd1306_WriteChar+0x120>)
 8001c60:	881b      	ldrh	r3, [r3, #0]
 8001c62:	b2da      	uxtb	r2, r3
 8001c64:	69bb      	ldr	r3, [r7, #24]
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	4413      	add	r3, r2
 8001c6a:	b2d8      	uxtb	r0, r3
 8001c6c:	4b16      	ldr	r3, [pc, #88]	@ (8001cc8 <ssd1306_WriteChar+0x120>)
 8001c6e:	885b      	ldrh	r3, [r3, #2]
 8001c70:	b2da      	uxtb	r2, r3
 8001c72:	69fb      	ldr	r3, [r7, #28]
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	4413      	add	r3, r2
 8001c78:	b2d9      	uxtb	r1, r3
 8001c7a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	bf0c      	ite	eq
 8001c82:	2301      	moveq	r3, #1
 8001c84:	2300      	movne	r3, #0
 8001c86:	b2db      	uxtb	r3, r3
 8001c88:	461a      	mov	r2, r3
 8001c8a:	f7ff ff39 	bl	8001b00 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8001c8e:	69bb      	ldr	r3, [r7, #24]
 8001c90:	3301      	adds	r3, #1
 8001c92:	61bb      	str	r3, [r7, #24]
 8001c94:	7dfb      	ldrb	r3, [r7, #23]
 8001c96:	69ba      	ldr	r2, [r7, #24]
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	d3c4      	bcc.n	8001c26 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8001c9c:	69fb      	ldr	r3, [r7, #28]
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	61fb      	str	r3, [r7, #28]
 8001ca2:	787b      	ldrb	r3, [r7, #1]
 8001ca4:	461a      	mov	r2, r3
 8001ca6:	69fb      	ldr	r3, [r7, #28]
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d3ac      	bcc.n	8001c06 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8001cac:	4b06      	ldr	r3, [pc, #24]	@ (8001cc8 <ssd1306_WriteChar+0x120>)
 8001cae:	881a      	ldrh	r2, [r3, #0]
 8001cb0:	7dfb      	ldrb	r3, [r7, #23]
 8001cb2:	b29b      	uxth	r3, r3
 8001cb4:	4413      	add	r3, r2
 8001cb6:	b29a      	uxth	r2, r3
 8001cb8:	4b03      	ldr	r3, [pc, #12]	@ (8001cc8 <ssd1306_WriteChar+0x120>)
 8001cba:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001cbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3724      	adds	r7, #36	@ 0x24
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd90      	pop	{r4, r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	20000aa0 	.word	0x20000aa0

08001ccc <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b086      	sub	sp, #24
 8001cd0:	af02      	add	r7, sp, #8
 8001cd2:	60f8      	str	r0, [r7, #12]
 8001cd4:	4638      	mov	r0, r7
 8001cd6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001cda:	e013      	b.n	8001d04 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	7818      	ldrb	r0, [r3, #0]
 8001ce0:	7e3b      	ldrb	r3, [r7, #24]
 8001ce2:	9300      	str	r3, [sp, #0]
 8001ce4:	463b      	mov	r3, r7
 8001ce6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ce8:	f7ff ff5e 	bl	8001ba8 <ssd1306_WriteChar>
 8001cec:	4603      	mov	r3, r0
 8001cee:	461a      	mov	r2, r3
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d002      	beq.n	8001cfe <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	e008      	b.n	8001d10 <ssd1306_WriteString+0x44>
        }
        str++;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	3301      	adds	r3, #1
 8001d02:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d1e7      	bne.n	8001cdc <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	781b      	ldrb	r3, [r3, #0]
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	3710      	adds	r7, #16
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}

08001d18 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001d18:	b480      	push	{r7}
 8001d1a:	b083      	sub	sp, #12
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	4603      	mov	r3, r0
 8001d20:	460a      	mov	r2, r1
 8001d22:	71fb      	strb	r3, [r7, #7]
 8001d24:	4613      	mov	r3, r2
 8001d26:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001d28:	79fb      	ldrb	r3, [r7, #7]
 8001d2a:	b29a      	uxth	r2, r3
 8001d2c:	4b05      	ldr	r3, [pc, #20]	@ (8001d44 <ssd1306_SetCursor+0x2c>)
 8001d2e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001d30:	79bb      	ldrb	r3, [r7, #6]
 8001d32:	b29a      	uxth	r2, r3
 8001d34:	4b03      	ldr	r3, [pc, #12]	@ (8001d44 <ssd1306_SetCursor+0x2c>)
 8001d36:	805a      	strh	r2, [r3, #2]
}
 8001d38:	bf00      	nop
 8001d3a:	370c      	adds	r7, #12
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr
 8001d44:	20000aa0 	.word	0x20000aa0

08001d48 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b084      	sub	sp, #16
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	4603      	mov	r3, r0
 8001d50:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001d52:	2381      	movs	r3, #129	@ 0x81
 8001d54:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001d56:	7bfb      	ldrb	r3, [r7, #15]
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f7ff fdf5 	bl	8001948 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001d5e:	79fb      	ldrb	r3, [r7, #7]
 8001d60:	4618      	mov	r0, r3
 8001d62:	f7ff fdf1 	bl	8001948 <ssd1306_WriteCommand>
}
 8001d66:	bf00      	nop
 8001d68:	3710      	adds	r7, #16
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
	...

08001d70 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	4603      	mov	r3, r0
 8001d78:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001d7a:	79fb      	ldrb	r3, [r7, #7]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d005      	beq.n	8001d8c <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001d80:	23af      	movs	r3, #175	@ 0xaf
 8001d82:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001d84:	4b08      	ldr	r3, [pc, #32]	@ (8001da8 <ssd1306_SetDisplayOn+0x38>)
 8001d86:	2201      	movs	r2, #1
 8001d88:	715a      	strb	r2, [r3, #5]
 8001d8a:	e004      	b.n	8001d96 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001d8c:	23ae      	movs	r3, #174	@ 0xae
 8001d8e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001d90:	4b05      	ldr	r3, [pc, #20]	@ (8001da8 <ssd1306_SetDisplayOn+0x38>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001d96:	7bfb      	ldrb	r3, [r7, #15]
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f7ff fdd5 	bl	8001948 <ssd1306_WriteCommand>
}
 8001d9e:	bf00      	nop
 8001da0:	3710      	adds	r7, #16
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	20000aa0 	.word	0x20000aa0

08001dac <io_coil_add_channel>:
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 * @param dir: Direction of the channel (IO_COIL_INPUT or IO_COIL_OUTPUT)
 */
void io_coil_add_channel(GPIO_TypeDef* port, uint16_t pin) {
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
 8001db4:	460b      	mov	r3, r1
 8001db6:	807b      	strh	r3, [r7, #2]
	if (io_coil_channel_count >= MAX_IO_COILS) return; // Cannot add another channel if all channels taken
 8001db8:	4b12      	ldr	r3, [pc, #72]	@ (8001e04 <io_coil_add_channel+0x58>)
 8001dba:	881b      	ldrh	r3, [r3, #0]
 8001dbc:	2b03      	cmp	r3, #3
 8001dbe:	d81b      	bhi.n	8001df8 <io_coil_add_channel+0x4c>

	io_coil_channels[io_coil_channel_count].port = port;
 8001dc0:	4b10      	ldr	r3, [pc, #64]	@ (8001e04 <io_coil_add_channel+0x58>)
 8001dc2:	881b      	ldrh	r3, [r3, #0]
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	4a10      	ldr	r2, [pc, #64]	@ (8001e08 <io_coil_add_channel+0x5c>)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_coil_channels[io_coil_channel_count].pin = pin;
 8001dce:	4b0d      	ldr	r3, [pc, #52]	@ (8001e04 <io_coil_add_channel+0x58>)
 8001dd0:	881b      	ldrh	r3, [r3, #0]
 8001dd2:	4a0d      	ldr	r2, [pc, #52]	@ (8001e08 <io_coil_add_channel+0x5c>)
 8001dd4:	00db      	lsls	r3, r3, #3
 8001dd6:	4413      	add	r3, r2
 8001dd8:	887a      	ldrh	r2, [r7, #2]
 8001dda:	809a      	strh	r2, [r3, #4]
	io_coil_channels[io_coil_channel_count].storedState = GPIO_PIN_RESET; // default to OFF = RESET
 8001ddc:	4b09      	ldr	r3, [pc, #36]	@ (8001e04 <io_coil_add_channel+0x58>)
 8001dde:	881b      	ldrh	r3, [r3, #0]
 8001de0:	4a09      	ldr	r2, [pc, #36]	@ (8001e08 <io_coil_add_channel+0x5c>)
 8001de2:	00db      	lsls	r3, r3, #3
 8001de4:	4413      	add	r3, r2
 8001de6:	2200      	movs	r2, #0
 8001de8:	719a      	strb	r2, [r3, #6]
	io_coil_channel_count++;
 8001dea:	4b06      	ldr	r3, [pc, #24]	@ (8001e04 <io_coil_add_channel+0x58>)
 8001dec:	881b      	ldrh	r3, [r3, #0]
 8001dee:	3301      	adds	r3, #1
 8001df0:	b29a      	uxth	r2, r3
 8001df2:	4b04      	ldr	r3, [pc, #16]	@ (8001e04 <io_coil_add_channel+0x58>)
 8001df4:	801a      	strh	r2, [r3, #0]
 8001df6:	e000      	b.n	8001dfa <io_coil_add_channel+0x4e>
	if (io_coil_channel_count >= MAX_IO_COILS) return; // Cannot add another channel if all channels taken
 8001df8:	bf00      	nop
}
 8001dfa:	370c      	adds	r7, #12
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr
 8001e04:	20000ac8 	.word	0x20000ac8
 8001e08:	20000aa8 	.word	0x20000aa8

08001e0c <io_coil_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or 0 if the channel index is invalid.
 */
GPIO_PinState io_coil_read(uint16_t index) {
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	4603      	mov	r3, r0
 8001e14:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 8001e16:	4b09      	ldr	r3, [pc, #36]	@ (8001e3c <io_coil_read+0x30>)
 8001e18:	881b      	ldrh	r3, [r3, #0]
 8001e1a:	88fa      	ldrh	r2, [r7, #6]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d205      	bcs.n	8001e2c <io_coil_read+0x20>
		return io_coil_channels[index].storedState;
 8001e20:	88fb      	ldrh	r3, [r7, #6]
 8001e22:	4a07      	ldr	r2, [pc, #28]	@ (8001e40 <io_coil_read+0x34>)
 8001e24:	00db      	lsls	r3, r3, #3
 8001e26:	4413      	add	r3, r2
 8001e28:	799b      	ldrb	r3, [r3, #6]
 8001e2a:	e000      	b.n	8001e2e <io_coil_read+0x22>
	}
	return GPIO_PIN_RESET;
 8001e2c:	2300      	movs	r3, #0
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	370c      	adds	r7, #12
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
 8001e3a:	bf00      	nop
 8001e3c:	20000ac8 	.word	0x20000ac8
 8001e40:	20000aa8 	.word	0x20000aa8

08001e44 <io_coil_write>:
 * This function writes the provided value to a coil output.
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_coil_add_channel).
 * @param value: The GPIO_PinState to write to the output channel (GPIO_PIN_RESET, or GPIO_PIN_SET).
 */
void io_coil_write(uint16_t index, GPIO_PinState value) {
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	460a      	mov	r2, r1
 8001e4e:	80fb      	strh	r3, [r7, #6]
 8001e50:	4613      	mov	r3, r2
 8001e52:	717b      	strb	r3, [r7, #5]
	if (index >= 0 && index < io_coil_channel_count) {
 8001e54:	4b0d      	ldr	r3, [pc, #52]	@ (8001e8c <io_coil_write+0x48>)
 8001e56:	881b      	ldrh	r3, [r3, #0]
 8001e58:	88fa      	ldrh	r2, [r7, #6]
 8001e5a:	429a      	cmp	r2, r3
 8001e5c:	d212      	bcs.n	8001e84 <io_coil_write+0x40>
		HAL_GPIO_WritePin(io_coil_channels[index].port, io_coil_channels[index].pin, value);
 8001e5e:	88fb      	ldrh	r3, [r7, #6]
 8001e60:	4a0b      	ldr	r2, [pc, #44]	@ (8001e90 <io_coil_write+0x4c>)
 8001e62:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001e66:	88fb      	ldrh	r3, [r7, #6]
 8001e68:	4a09      	ldr	r2, [pc, #36]	@ (8001e90 <io_coil_write+0x4c>)
 8001e6a:	00db      	lsls	r3, r3, #3
 8001e6c:	4413      	add	r3, r2
 8001e6e:	889b      	ldrh	r3, [r3, #4]
 8001e70:	797a      	ldrb	r2, [r7, #5]
 8001e72:	4619      	mov	r1, r3
 8001e74:	f004 ff56 	bl	8006d24 <HAL_GPIO_WritePin>
		io_coil_channels[index].storedState = value;
 8001e78:	88fb      	ldrh	r3, [r7, #6]
 8001e7a:	4a05      	ldr	r2, [pc, #20]	@ (8001e90 <io_coil_write+0x4c>)
 8001e7c:	00db      	lsls	r3, r3, #3
 8001e7e:	4413      	add	r3, r2
 8001e80:	797a      	ldrb	r2, [r7, #5]
 8001e82:	719a      	strb	r2, [r3, #6]
	}
}
 8001e84:	bf00      	nop
 8001e86:	3708      	adds	r7, #8
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	20000ac8 	.word	0x20000ac8
 8001e90:	20000aa8 	.word	0x20000aa8

08001e94 <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
 8001e9c:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4a13      	ldr	r2, [pc, #76]	@ (8001ef0 <io_discrete_in_add_channel+0x5c>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d109      	bne.n	8001eba <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 8001ea6:	4b13      	ldr	r3, [pc, #76]	@ (8001ef4 <io_discrete_in_add_channel+0x60>)
 8001ea8:	881b      	ldrh	r3, [r3, #0]
 8001eaa:	2b03      	cmp	r3, #3
 8001eac:	d81a      	bhi.n	8001ee4 <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 8001eae:	4b11      	ldr	r3, [pc, #68]	@ (8001ef4 <io_discrete_in_add_channel+0x60>)
 8001eb0:	881b      	ldrh	r3, [r3, #0]
 8001eb2:	3301      	adds	r3, #1
 8001eb4:	b29a      	uxth	r2, r3
 8001eb6:	4b0f      	ldr	r3, [pc, #60]	@ (8001ef4 <io_discrete_in_add_channel+0x60>)
 8001eb8:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 8001eba:	4b0f      	ldr	r3, [pc, #60]	@ (8001ef8 <io_discrete_in_add_channel+0x64>)
 8001ebc:	881b      	ldrh	r3, [r3, #0]
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	4a0e      	ldr	r2, [pc, #56]	@ (8001efc <io_discrete_in_add_channel+0x68>)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 8001ec8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ef8 <io_discrete_in_add_channel+0x64>)
 8001eca:	881b      	ldrh	r3, [r3, #0]
 8001ecc:	4a0b      	ldr	r2, [pc, #44]	@ (8001efc <io_discrete_in_add_channel+0x68>)
 8001ece:	00db      	lsls	r3, r3, #3
 8001ed0:	4413      	add	r3, r2
 8001ed2:	683a      	ldr	r2, [r7, #0]
 8001ed4:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 8001ed6:	4b08      	ldr	r3, [pc, #32]	@ (8001ef8 <io_discrete_in_add_channel+0x64>)
 8001ed8:	881b      	ldrh	r3, [r3, #0]
 8001eda:	3301      	adds	r3, #1
 8001edc:	b29a      	uxth	r2, r3
 8001ede:	4b06      	ldr	r3, [pc, #24]	@ (8001ef8 <io_discrete_in_add_channel+0x64>)
 8001ee0:	801a      	strh	r2, [r3, #0]
 8001ee2:	e000      	b.n	8001ee6 <io_discrete_in_add_channel+0x52>
			return;
 8001ee4:	bf00      	nop
}
 8001ee6:	370c      	adds	r7, #12
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr
 8001ef0:	08001f41 	.word	0x08001f41
 8001ef4:	20000aee 	.word	0x20000aee
 8001ef8:	20000aec 	.word	0x20000aec
 8001efc:	20000acc 	.word	0x20000acc

08001f00 <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	4603      	mov	r3, r0
 8001f08:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 8001f0a:	4b0b      	ldr	r3, [pc, #44]	@ (8001f38 <io_discrete_in_read+0x38>)
 8001f0c:	881b      	ldrh	r3, [r3, #0]
 8001f0e:	88fa      	ldrh	r2, [r7, #6]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d20c      	bcs.n	8001f2e <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 8001f14:	88fb      	ldrh	r3, [r7, #6]
 8001f16:	4a09      	ldr	r2, [pc, #36]	@ (8001f3c <io_discrete_in_read+0x3c>)
 8001f18:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8001f1c:	88fb      	ldrh	r3, [r7, #6]
 8001f1e:	4907      	ldr	r1, [pc, #28]	@ (8001f3c <io_discrete_in_read+0x3c>)
 8001f20:	00db      	lsls	r3, r3, #3
 8001f22:	440b      	add	r3, r1
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	4618      	mov	r0, r3
 8001f28:	4790      	blx	r2
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	e000      	b.n	8001f30 <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 8001f2e:	2300      	movs	r3, #0
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3708      	adds	r7, #8
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	20000aec 	.word	0x20000aec
 8001f3c:	20000acc 	.word	0x20000acc

08001f40 <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b084      	sub	sp, #16
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	889b      	ldrh	r3, [r3, #4]
 8001f54:	4619      	mov	r1, r3
 8001f56:	4610      	mov	r0, r2
 8001f58:	f004 fecc 	bl	8006cf4 <HAL_GPIO_ReadPin>
 8001f5c:	4603      	mov	r3, r0
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	3710      	adds	r7, #16
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
	...

08001f68 <io_holding_reg_add_channel>:
 * be used to read from or write to. The channel number is incremented with each channel added.
 *
 * @param handle: Pointer to generic DAC handle.
 * @param channel: DAC channel number (e.g., DAC_CHANNEL_1)
 */
void io_holding_reg_add_channel(void* handle, uint32_t channel) {
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	6039      	str	r1, [r7, #0]
	if (io_holding_reg_channel_count >= MAX_IO_HOLDING_REG) return; // Cannot add another channel if all channels taken
 8001f72:	4b1a      	ldr	r3, [pc, #104]	@ (8001fdc <io_holding_reg_add_channel+0x74>)
 8001f74:	881b      	ldrh	r3, [r3, #0]
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d829      	bhi.n	8001fce <io_holding_reg_add_channel+0x66>

	io_holding_reg_channels[io_holding_reg_channel_count].handle = handle;
 8001f7a:	4b18      	ldr	r3, [pc, #96]	@ (8001fdc <io_holding_reg_add_channel+0x74>)
 8001f7c:	881b      	ldrh	r3, [r3, #0]
 8001f7e:	4619      	mov	r1, r3
 8001f80:	4a17      	ldr	r2, [pc, #92]	@ (8001fe0 <io_holding_reg_add_channel+0x78>)
 8001f82:	460b      	mov	r3, r1
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	440b      	add	r3, r1
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	4413      	add	r3, r2
 8001f8c:	687a      	ldr	r2, [r7, #4]
 8001f8e:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].channel = channel;
 8001f90:	4b12      	ldr	r3, [pc, #72]	@ (8001fdc <io_holding_reg_add_channel+0x74>)
 8001f92:	881b      	ldrh	r3, [r3, #0]
 8001f94:	4619      	mov	r1, r3
 8001f96:	4a12      	ldr	r2, [pc, #72]	@ (8001fe0 <io_holding_reg_add_channel+0x78>)
 8001f98:	460b      	mov	r3, r1
 8001f9a:	005b      	lsls	r3, r3, #1
 8001f9c:	440b      	add	r3, r1
 8001f9e:	009b      	lsls	r3, r3, #2
 8001fa0:	4413      	add	r3, r2
 8001fa2:	3304      	adds	r3, #4
 8001fa4:	683a      	ldr	r2, [r7, #0]
 8001fa6:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 8001fa8:	4b0c      	ldr	r3, [pc, #48]	@ (8001fdc <io_holding_reg_add_channel+0x74>)
 8001faa:	881b      	ldrh	r3, [r3, #0]
 8001fac:	4619      	mov	r1, r3
 8001fae:	4a0c      	ldr	r2, [pc, #48]	@ (8001fe0 <io_holding_reg_add_channel+0x78>)
 8001fb0:	460b      	mov	r3, r1
 8001fb2:	005b      	lsls	r3, r3, #1
 8001fb4:	440b      	add	r3, r1
 8001fb6:	009b      	lsls	r3, r3, #2
 8001fb8:	4413      	add	r3, r2
 8001fba:	3308      	adds	r3, #8
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channel_count++;
 8001fc0:	4b06      	ldr	r3, [pc, #24]	@ (8001fdc <io_holding_reg_add_channel+0x74>)
 8001fc2:	881b      	ldrh	r3, [r3, #0]
 8001fc4:	3301      	adds	r3, #1
 8001fc6:	b29a      	uxth	r2, r3
 8001fc8:	4b04      	ldr	r3, [pc, #16]	@ (8001fdc <io_holding_reg_add_channel+0x74>)
 8001fca:	801a      	strh	r2, [r3, #0]
 8001fcc:	e000      	b.n	8001fd0 <io_holding_reg_add_channel+0x68>
	if (io_holding_reg_channel_count >= MAX_IO_HOLDING_REG) return; // Cannot add another channel if all channels taken
 8001fce:	bf00      	nop
}
 8001fd0:	370c      	adds	r7, #12
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	20000b08 	.word	0x20000b08
 8001fe0:	20000af0 	.word	0x20000af0

08001fe4 <io_holding_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The last written value for the holding register, or 0 if the channel is invalid.
 */
uint16_t io_holding_reg_read(uint16_t index) {
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	4603      	mov	r3, r0
 8001fec:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 8001fee:	4b0b      	ldr	r3, [pc, #44]	@ (800201c <io_holding_reg_read+0x38>)
 8001ff0:	881b      	ldrh	r3, [r3, #0]
 8001ff2:	88fa      	ldrh	r2, [r7, #6]
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d209      	bcs.n	800200c <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 8001ff8:	88fa      	ldrh	r2, [r7, #6]
 8001ffa:	4909      	ldr	r1, [pc, #36]	@ (8002020 <io_holding_reg_read+0x3c>)
 8001ffc:	4613      	mov	r3, r2
 8001ffe:	005b      	lsls	r3, r3, #1
 8002000:	4413      	add	r3, r2
 8002002:	009b      	lsls	r3, r3, #2
 8002004:	440b      	add	r3, r1
 8002006:	3308      	adds	r3, #8
 8002008:	881b      	ldrh	r3, [r3, #0]
 800200a:	e000      	b.n	800200e <io_holding_reg_read+0x2a>
	}
	return 0;
 800200c:	2300      	movs	r3, #0
}
 800200e:	4618      	mov	r0, r3
 8002010:	370c      	adds	r7, #12
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	20000b08 	.word	0x20000b08
 8002020:	20000af0 	.word	0x20000af0

08002024 <io_holding_reg_write>:
 * This function writes the provided value to a holding register. It sets the DAC output voltage based on the provided value (e.g., 0-4095).
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_holding_reg_add_channel).
 * @param value: The value to write to the holding register.
 */
void io_holding_reg_write(uint16_t index, uint16_t value) {
 8002024:	b580      	push	{r7, lr}
 8002026:	b084      	sub	sp, #16
 8002028:	af00      	add	r7, sp, #0
 800202a:	4603      	mov	r3, r0
 800202c:	460a      	mov	r2, r1
 800202e:	80fb      	strh	r3, [r7, #6]
 8002030:	4613      	mov	r3, r2
 8002032:	80bb      	strh	r3, [r7, #4]
	if (index >= 0 && index < io_holding_reg_channel_count) {
 8002034:	4b1f      	ldr	r3, [pc, #124]	@ (80020b4 <io_holding_reg_write+0x90>)
 8002036:	881b      	ldrh	r3, [r3, #0]
 8002038:	88fa      	ldrh	r2, [r7, #6]
 800203a:	429a      	cmp	r2, r3
 800203c:	d236      	bcs.n	80020ac <io_holding_reg_write+0x88>
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = (DAC_HandleTypeDef*)io_holding_reg_channels[index].handle; // cast generic handle to DAC_HandleTypeDef
 800203e:	88fa      	ldrh	r2, [r7, #6]
 8002040:	491d      	ldr	r1, [pc, #116]	@ (80020b8 <io_holding_reg_write+0x94>)
 8002042:	4613      	mov	r3, r2
 8002044:	005b      	lsls	r3, r3, #1
 8002046:	4413      	add	r3, r2
 8002048:	009b      	lsls	r3, r3, #2
 800204a:	440b      	add	r3, r1
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	60fb      	str	r3, [r7, #12]

		// Scale modbus 16 bit value to 12 bit DAC range
		uint32_t scaledValue = (value * 4095U) / 65535U;
 8002050:	88ba      	ldrh	r2, [r7, #4]
 8002052:	4613      	mov	r3, r2
 8002054:	031b      	lsls	r3, r3, #12
 8002056:	1a9b      	subs	r3, r3, r2
 8002058:	4a18      	ldr	r2, [pc, #96]	@ (80020bc <io_holding_reg_write+0x98>)
 800205a:	fba2 2303 	umull	r2, r3, r2, r3
 800205e:	0bdb      	lsrs	r3, r3, #15
 8002060:	60bb      	str	r3, [r7, #8]

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, io_holding_reg_channels[index].channel, DAC_ALIGN_12B_R, scaledValue);
 8002062:	88fa      	ldrh	r2, [r7, #6]
 8002064:	4914      	ldr	r1, [pc, #80]	@ (80020b8 <io_holding_reg_write+0x94>)
 8002066:	4613      	mov	r3, r2
 8002068:	005b      	lsls	r3, r3, #1
 800206a:	4413      	add	r3, r2
 800206c:	009b      	lsls	r3, r3, #2
 800206e:	440b      	add	r3, r1
 8002070:	3304      	adds	r3, #4
 8002072:	6819      	ldr	r1, [r3, #0]
 8002074:	68bb      	ldr	r3, [r7, #8]
 8002076:	2200      	movs	r2, #0
 8002078:	68f8      	ldr	r0, [r7, #12]
 800207a:	f003 ff9f 	bl	8005fbc <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		// TODO: Move to init so its only ran once. doesnt need to be run each time
		HAL_DAC_Start(hdac, io_holding_reg_channels[index].channel);
 800207e:	88fa      	ldrh	r2, [r7, #6]
 8002080:	490d      	ldr	r1, [pc, #52]	@ (80020b8 <io_holding_reg_write+0x94>)
 8002082:	4613      	mov	r3, r2
 8002084:	005b      	lsls	r3, r3, #1
 8002086:	4413      	add	r3, r2
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	440b      	add	r3, r1
 800208c:	3304      	adds	r3, #4
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4619      	mov	r1, r3
 8002092:	68f8      	ldr	r0, [r7, #12]
 8002094:	f003 ff26 	bl	8005ee4 <HAL_DAC_Start>

		// Store the set value
		io_holding_reg_channels[index].storedValue = value;
 8002098:	88fa      	ldrh	r2, [r7, #6]
 800209a:	4907      	ldr	r1, [pc, #28]	@ (80020b8 <io_holding_reg_write+0x94>)
 800209c:	4613      	mov	r3, r2
 800209e:	005b      	lsls	r3, r3, #1
 80020a0:	4413      	add	r3, r2
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	440b      	add	r3, r1
 80020a6:	3308      	adds	r3, #8
 80020a8:	88ba      	ldrh	r2, [r7, #4]
 80020aa:	801a      	strh	r2, [r3, #0]
#endif
	}
}
 80020ac:	bf00      	nop
 80020ae:	3710      	adds	r7, #16
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	20000b08 	.word	0x20000b08
 80020b8:	20000af0 	.word	0x20000af0
 80020bc:	80008001 	.word	0x80008001

080020c0 <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*), void* context) {
 80020c0:	b480      	push	{r7}
 80020c2:	b083      	sub	sp, #12
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
 80020c8:	6039      	str	r1, [r7, #0]
	// Check is a physical ADC input channel is being added
	if (read_func == (void*)adc_read_func) {
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4a13      	ldr	r2, [pc, #76]	@ (800211c <io_input_reg_add_channel+0x5c>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d109      	bne.n	80020e6 <io_input_reg_add_channel+0x26>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_ADC_INPUT_REG) {
 80020d2:	4b13      	ldr	r3, [pc, #76]	@ (8002120 <io_input_reg_add_channel+0x60>)
 80020d4:	881b      	ldrh	r3, [r3, #0]
 80020d6:	2b03      	cmp	r3, #3
 80020d8:	d81a      	bhi.n	8002110 <io_input_reg_add_channel+0x50>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 80020da:	4b11      	ldr	r3, [pc, #68]	@ (8002120 <io_input_reg_add_channel+0x60>)
 80020dc:	881b      	ldrh	r3, [r3, #0]
 80020de:	3301      	adds	r3, #1
 80020e0:	b29a      	uxth	r2, r3
 80020e2:	4b0f      	ldr	r3, [pc, #60]	@ (8002120 <io_input_reg_add_channel+0x60>)
 80020e4:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 80020e6:	4b0f      	ldr	r3, [pc, #60]	@ (8002124 <io_input_reg_add_channel+0x64>)
 80020e8:	881b      	ldrh	r3, [r3, #0]
 80020ea:	4619      	mov	r1, r3
 80020ec:	4a0e      	ldr	r2, [pc, #56]	@ (8002128 <io_input_reg_add_channel+0x68>)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 80020f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002124 <io_input_reg_add_channel+0x64>)
 80020f6:	881b      	ldrh	r3, [r3, #0]
 80020f8:	4a0b      	ldr	r2, [pc, #44]	@ (8002128 <io_input_reg_add_channel+0x68>)
 80020fa:	00db      	lsls	r3, r3, #3
 80020fc:	4413      	add	r3, r2
 80020fe:	683a      	ldr	r2, [r7, #0]
 8002100:	605a      	str	r2, [r3, #4]
	io_input_reg_channel_count++; // increase overall channel count
 8002102:	4b08      	ldr	r3, [pc, #32]	@ (8002124 <io_input_reg_add_channel+0x64>)
 8002104:	881b      	ldrh	r3, [r3, #0]
 8002106:	3301      	adds	r3, #1
 8002108:	b29a      	uxth	r2, r3
 800210a:	4b06      	ldr	r3, [pc, #24]	@ (8002124 <io_input_reg_add_channel+0x64>)
 800210c:	801a      	strh	r2, [r3, #0]
 800210e:	e000      	b.n	8002112 <io_input_reg_add_channel+0x52>
			return;
 8002110:	bf00      	nop
}
 8002112:	370c      	adds	r7, #12
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr
 800211c:	0800216d 	.word	0x0800216d
 8002120:	2000130e 	.word	0x2000130e
 8002124:	2000130c 	.word	0x2000130c
 8002128:	20000b0c 	.word	0x20000b0c

0800212c <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	4603      	mov	r3, r0
 8002134:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 8002136:	4b0b      	ldr	r3, [pc, #44]	@ (8002164 <io_input_reg_read+0x38>)
 8002138:	881b      	ldrh	r3, [r3, #0]
 800213a:	88fa      	ldrh	r2, [r7, #6]
 800213c:	429a      	cmp	r2, r3
 800213e:	d20c      	bcs.n	800215a <io_input_reg_read+0x2e>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context);
 8002140:	88fb      	ldrh	r3, [r7, #6]
 8002142:	4a09      	ldr	r2, [pc, #36]	@ (8002168 <io_input_reg_read+0x3c>)
 8002144:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002148:	88fb      	ldrh	r3, [r7, #6]
 800214a:	4907      	ldr	r1, [pc, #28]	@ (8002168 <io_input_reg_read+0x3c>)
 800214c:	00db      	lsls	r3, r3, #3
 800214e:	440b      	add	r3, r1
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	4618      	mov	r0, r3
 8002154:	4790      	blx	r2
 8002156:	4603      	mov	r3, r0
 8002158:	e000      	b.n	800215c <io_input_reg_read+0x30>
	}
	return 0;
 800215a:	2300      	movs	r3, #0
}
 800215c:	4618      	mov	r0, r3
 800215e:	3708      	adds	r7, #8
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	2000130c 	.word	0x2000130c
 8002168:	20000b0c 	.word	0x20000b0c

0800216c <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel) {
 800216c:	b580      	push	{r7, lr}
 800216e:	b08c      	sub	sp, #48	@ 0x30
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;
 8002174:	4b1d      	ldr	r3, [pc, #116]	@ (80021ec <adc_read_func+0x80>)
 8002176:	62fb      	str	r3, [r7, #44]	@ 0x2c

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 8002178:	481c      	ldr	r0, [pc, #112]	@ (80021ec <adc_read_func+0x80>)
 800217a:	f002 fe0b 	bl	8004d94 <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 800217e:	f107 030c 	add.w	r3, r7, #12
 8002182:	2220      	movs	r2, #32
 8002184:	2100      	movs	r1, #0
 8002186:	4618      	mov	r0, r3
 8002188:	f00e fe4b 	bl	8010e22 <memset>
		sConfig.Channel = channel;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
 8002190:	2306      	movs	r3, #6
 8002192:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 8002194:	2304      	movs	r3, #4
 8002196:	617b      	str	r3, [r7, #20]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 8002198:	237f      	movs	r3, #127	@ 0x7f
 800219a:	61bb      	str	r3, [r7, #24]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 800219c:	f107 030c 	add.w	r3, r7, #12
 80021a0:	4619      	mov	r1, r3
 80021a2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80021a4:	f002 ff10 	bl	8004fc8 <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 80021a8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80021aa:	f002 fd37 	bl	8004c1c <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 80021ae:	2164      	movs	r1, #100	@ 0x64
 80021b0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80021b2:	f002 fe23 	bl	8004dfc <HAL_ADC_PollForConversion>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d10f      	bne.n	80021dc <adc_read_func+0x70>
			//HAL_ADC_Stop(hadc);
			// Return the ADC value
			return (HAL_ADC_GetValue(hadc) * 65535) / 4095; // scale 12 bit value to 16 bit value as expected by modbus specifications
 80021bc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80021be:	f002 fef5 	bl	8004fac <HAL_ADC_GetValue>
 80021c2:	4602      	mov	r2, r0
 80021c4:	4613      	mov	r3, r2
 80021c6:	041b      	lsls	r3, r3, #16
 80021c8:	1a9a      	subs	r2, r3, r2
 80021ca:	4b09      	ldr	r3, [pc, #36]	@ (80021f0 <adc_read_func+0x84>)
 80021cc:	fba3 1302 	umull	r1, r3, r3, r2
 80021d0:	1ad2      	subs	r2, r2, r3
 80021d2:	0852      	lsrs	r2, r2, #1
 80021d4:	4413      	add	r3, r2
 80021d6:	0adb      	lsrs	r3, r3, #11
 80021d8:	b29b      	uxth	r3, r3
 80021da:	e003      	b.n	80021e4 <adc_read_func+0x78>
		}
		HAL_ADC_Stop(hadc);
 80021dc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80021de:	f002 fdd9 	bl	8004d94 <HAL_ADC_Stop>
#endif
	return 0;
 80021e2:	2300      	movs	r3, #0
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	3730      	adds	r7, #48	@ 0x30
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	20001310 	.word	0x20001310
 80021f0:	00100101 	.word	0x00100101

080021f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b09e      	sub	sp, #120	@ 0x78
 80021f8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80021fa:	f002 f87e 	bl	80042fa <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80021fe:	f000 f947 	bl	8002490 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002202:	f000 fb4b 	bl	800289c <MX_GPIO_Init>
  MX_DMA_Init();
 8002206:	f000 fb17 	bl	8002838 <MX_DMA_Init>
  MX_I2C1_Init();
 800220a:	f000 fa49 	bl	80026a0 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 800220e:	f000 fac5 	bl	800279c <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8002212:	f000 f989 	bl	8002528 <MX_ADC1_Init>
  MX_DAC1_Init();
 8002216:	f000 f9ff 	bl	8002618 <MX_DAC1_Init>
  MX_USB_Device_Init();
 800221a:	f00d fb2b 	bl	800f874 <MX_USB_Device_Init>
  MX_SPI1_Init();
 800221e:	f000 fa7f 	bl	8002720 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 8002222:	f00b fe17 	bl	800de54 <MX_FATFS_Init>
 8002226:	4603      	mov	r3, r0
 8002228:	2b00      	cmp	r3, #0
 800222a:	d001      	beq.n	8002230 <main+0x3c>
    Error_Handler();
 800222c:	f000 fbd4 	bl	80029d8 <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 8002230:	f7fe ffc8 	bl	80011c4 <display_Setup>
	display_Boot();
 8002234:	f7fe ffcc 	bl	80011d0 <display_Boot>

	// Config
	#define DEBOUNCE_DELAY 50 // milliseconds

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 8002238:	2001      	movs	r0, #1
 800223a:	f000 ffa1 	bl	8003180 <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1
 800223e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002242:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002246:	f001 fe75 	bl	8003f34 <RS485_Setup>

  	// Initialise Devices
  	I2C_Setup(&hi2c1);
 800224a:	4880      	ldr	r0, [pc, #512]	@ (800244c <main+0x258>)
 800224c:	f7ff fa72 	bl	8001734 <I2C_Setup>
  	INA226_Init(&hi2c1);
 8002250:	487e      	ldr	r0, [pc, #504]	@ (800244c <main+0x258>)
 8002252:	f7ff fb15 	bl	8001880 <INA226_Init>
  	automation_Init();
 8002256:	f7fe ff69 	bl	800112c <automation_Init>

  	// Setup Coils [HARDWARE]
  	io_coil_add_channel(GPIOC, DOUT1_Pin);
 800225a:	2110      	movs	r1, #16
 800225c:	487c      	ldr	r0, [pc, #496]	@ (8002450 <main+0x25c>)
 800225e:	f7ff fda5 	bl	8001dac <io_coil_add_channel>
  	io_coil_add_channel(GPIOB, DOUT2_Pin);
 8002262:	2101      	movs	r1, #1
 8002264:	487b      	ldr	r0, [pc, #492]	@ (8002454 <main+0x260>)
 8002266:	f7ff fda1 	bl	8001dac <io_coil_add_channel>
  	io_coil_add_channel(GPIOB, DOUT3_Pin);
 800226a:	2102      	movs	r1, #2
 800226c:	4879      	ldr	r0, [pc, #484]	@ (8002454 <main+0x260>)
 800226e:	f7ff fd9d 	bl	8001dac <io_coil_add_channel>
  	io_coil_add_channel(GPIOB, DOUT4_Pin);
 8002272:	2104      	movs	r1, #4
 8002274:	4877      	ldr	r0, [pc, #476]	@ (8002454 <main+0x260>)
 8002276:	f7ff fd99 	bl	8001dac <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE]
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 800227a:	4a77      	ldr	r2, [pc, #476]	@ (8002458 <main+0x264>)
 800227c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002280:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002284:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 8002288:	4a74      	ldr	r2, [pc, #464]	@ (800245c <main+0x268>)
 800228a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800228e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002292:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 8002296:	4a72      	ldr	r2, [pc, #456]	@ (8002460 <main+0x26c>)
 8002298:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800229c:	e892 0003 	ldmia.w	r2, {r0, r1}
 80022a0:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 80022a4:	4a6f      	ldr	r2, [pc, #444]	@ (8002464 <main+0x270>)
 80022a6:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80022aa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80022ae:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 80022b2:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80022b6:	4619      	mov	r1, r3
 80022b8:	486b      	ldr	r0, [pc, #428]	@ (8002468 <main+0x274>)
 80022ba:	f7ff fdeb 	bl	8001e94 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 80022be:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80022c2:	4619      	mov	r1, r3
 80022c4:	4868      	ldr	r0, [pc, #416]	@ (8002468 <main+0x274>)
 80022c6:	f7ff fde5 	bl	8001e94 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 80022ca:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80022ce:	4619      	mov	r1, r3
 80022d0:	4865      	ldr	r0, [pc, #404]	@ (8002468 <main+0x274>)
 80022d2:	f7ff fddf 	bl	8001e94 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 80022d6:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80022da:	4619      	mov	r1, r3
 80022dc:	4862      	ldr	r0, [pc, #392]	@ (8002468 <main+0x274>)
 80022de:	f7ff fdd9 	bl	8001e94 <io_discrete_in_add_channel>

  	// Setup Holding Registers [HARDWARE]
  	io_holding_reg_add_channel(&hdac1, DAC_CHANNEL_1);
 80022e2:	2100      	movs	r1, #0
 80022e4:	4861      	ldr	r0, [pc, #388]	@ (800246c <main+0x278>)
 80022e6:	f7ff fe3f 	bl	8001f68 <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(&hdac1, DAC_CHANNEL_2);
 80022ea:	2110      	movs	r1, #16
 80022ec:	485f      	ldr	r0, [pc, #380]	@ (800246c <main+0x278>)
 80022ee:	f7ff fe3b 	bl	8001f68 <io_holding_reg_add_channel>


  	// Setup Input register
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1);
 80022f2:	495f      	ldr	r1, [pc, #380]	@ (8002470 <main+0x27c>)
 80022f4:	485f      	ldr	r0, [pc, #380]	@ (8002474 <main+0x280>)
 80022f6:	f7ff fee3 	bl	80020c0 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2);
 80022fa:	495f      	ldr	r1, [pc, #380]	@ (8002478 <main+0x284>)
 80022fc:	485d      	ldr	r0, [pc, #372]	@ (8002474 <main+0x280>)
 80022fe:	f7ff fedf 	bl	80020c0 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11);
 8002302:	495e      	ldr	r1, [pc, #376]	@ (800247c <main+0x288>)
 8002304:	485b      	ldr	r0, [pc, #364]	@ (8002474 <main+0x280>)
 8002306:	f7ff fedb 	bl	80020c0 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14);
 800230a:	495d      	ldr	r1, [pc, #372]	@ (8002480 <main+0x28c>)
 800230c:	4859      	ldr	r0, [pc, #356]	@ (8002474 <main+0x280>)
 800230e:	f7ff fed7 	bl	80020c0 <io_input_reg_add_channel>

  	// Hardcoded Status input registers (do not remove)
  	io_input_reg_add_channel(INA226_ReadBusVoltageRaw, &hi2c1);
 8002312:	494e      	ldr	r1, [pc, #312]	@ (800244c <main+0x258>)
 8002314:	485b      	ldr	r0, [pc, #364]	@ (8002484 <main+0x290>)
 8002316:	f7ff fed3 	bl	80020c0 <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadCurrentRaw, &hi2c1);
 800231a:	494c      	ldr	r1, [pc, #304]	@ (800244c <main+0x258>)
 800231c:	485a      	ldr	r0, [pc, #360]	@ (8002488 <main+0x294>)
 800231e:	f7ff fecf 	bl	80020c0 <io_input_reg_add_channel>


  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 8002322:	2201      	movs	r2, #1
 8002324:	2140      	movs	r1, #64	@ 0x40
 8002326:	484a      	ldr	r0, [pc, #296]	@ (8002450 <main+0x25c>)
 8002328:	f004 fcfc 	bl	8006d24 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 800232c:	203c      	movs	r0, #60	@ 0x3c
 800232e:	f002 f855 	bl	80043dc <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 8002332:	2200      	movs	r2, #0
 8002334:	2140      	movs	r1, #64	@ 0x40
 8002336:	4846      	ldr	r0, [pc, #280]	@ (8002450 <main+0x25c>)
 8002338:	f004 fcf4 	bl	8006d24 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 800233c:	203c      	movs	r0, #60	@ 0x3c
 800233e:	f002 f84d 	bl	80043dc <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 8002342:	2201      	movs	r2, #1
 8002344:	2140      	movs	r1, #64	@ 0x40
 8002346:	4842      	ldr	r0, [pc, #264]	@ (8002450 <main+0x25c>)
 8002348:	f004 fcec 	bl	8006d24 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 800234c:	203c      	movs	r0, #60	@ 0x3c
 800234e:	f002 f845 	bl	80043dc <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 8002352:	2200      	movs	r2, #0
 8002354:	2140      	movs	r1, #64	@ 0x40
 8002356:	483e      	ldr	r0, [pc, #248]	@ (8002450 <main+0x25c>)
 8002358:	f004 fce4 	bl	8006d24 <HAL_GPIO_WritePin>

	HAL_Delay(1000);
 800235c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002360:	f002 f83c 	bl	80043dc <HAL_Delay>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 8002364:	f7fe ff5e 	bl	8001224 <display_StatusPage>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint8_t btn1status = 0;
 8002368:	2300      	movs	r3, #0
 800236a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	uint32_t lastButtonPress = 0;
 800236e:	2300      	movs	r3, #0
 8002370:	673b      	str	r3, [r7, #112]	@ 0x70

	uint32_t loopCounter = 0;
 8002372:	2300      	movs	r3, #0
 8002374:	66fb      	str	r3, [r7, #108]	@ 0x6c
	uint32_t lastTimeTick = HAL_GetTick();  // ms
 8002376:	f002 f825 	bl	80043c4 <HAL_GetTick>
 800237a:	66b8      	str	r0, [r7, #104]	@ 0x68

  while (1)
  {
	  loopCounter++;
 800237c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800237e:	3301      	adds	r3, #1
 8002380:	66fb      	str	r3, [r7, #108]	@ 0x6c

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 8002382:	f001 fed1 	bl	8004128 <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 8002386:	f001 ff13 	bl	80041b0 <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/

	  /* AUTOMATION BEGIN*/
	  automation_Tick();
 800238a:	f7fe fefb 	bl	8001184 <automation_Tick>
	  /* AUTOMATION END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 800238e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002392:	482f      	ldr	r0, [pc, #188]	@ (8002450 <main+0x25c>)
 8002394:	f004 fcae 	bl	8006cf4 <HAL_GPIO_ReadPin>
 8002398:	4603      	mov	r3, r0
 800239a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	  if (btn1 == GPIO_PIN_SET) {
 800239e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80023a2:	2b01      	cmp	r3, #1
 80023a4:	d113      	bne.n	80023ce <main+0x1da>
		  if (btn1status == 0 && (HAL_GetTick() - lastButtonPress) > DEBOUNCE_DELAY) {
 80023a6:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d116      	bne.n	80023dc <main+0x1e8>
 80023ae:	f002 f809 	bl	80043c4 <HAL_GetTick>
 80023b2:	4602      	mov	r2, r0
 80023b4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80023b6:	1ad3      	subs	r3, r2, r3
 80023b8:	2b32      	cmp	r3, #50	@ 0x32
 80023ba:	d90f      	bls.n	80023dc <main+0x1e8>
			  display_BtnPress();
 80023bc:	f7ff f988 	bl	80016d0 <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 80023c0:	f002 f800 	bl	80043c4 <HAL_GetTick>
 80023c4:	6738      	str	r0, [r7, #112]	@ 0x70
			  btn1status = 1;
 80023c6:	2301      	movs	r3, #1
 80023c8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80023cc:	e006      	b.n	80023dc <main+0x1e8>
		  }
	  } else if (btn1 == GPIO_PIN_RESET) {
 80023ce:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d102      	bne.n	80023dc <main+0x1e8>
		  btn1status = 0;
 80023d6:	2300      	movs	r3, #0
 80023d8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77


	  /* SCHEDULE BEGIN*/

	  // Every second
	  if ((HAL_GetTick() - lastTimeTick) >= 1000 || (HAL_GetTick() < lastTimeTick)) { // wraparound-safe comparison
 80023dc:	f001 fff2 	bl	80043c4 <HAL_GetTick>
 80023e0:	4602      	mov	r2, r0
 80023e2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80023ea:	d205      	bcs.n	80023f8 <main+0x204>
 80023ec:	f001 ffea 	bl	80043c4 <HAL_GetTick>
 80023f0:	4602      	mov	r2, r0
 80023f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d916      	bls.n	8002426 <main+0x232>
		  lastTimeTick = HAL_GetTick();
 80023f8:	f001 ffe4 	bl	80043c4 <HAL_GetTick>
 80023fc:	66b8      	str	r0, [r7, #104]	@ 0x68
		  loopCounter = 0;
 80023fe:	2300      	movs	r3, #0
 8002400:	66fb      	str	r3, [r7, #108]	@ 0x6c

		  // Update display
		  display_StatusPage();
 8002402:	f7fe ff0f 	bl	8001224 <display_StatusPage>

		  char buf[64];
		  sprintf(buf, "PA3: %d", HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3));
 8002406:	2108      	movs	r1, #8
 8002408:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800240c:	f004 fc72 	bl	8006cf4 <HAL_GPIO_ReadPin>
 8002410:	4603      	mov	r3, r0
 8002412:	461a      	mov	r2, r3
 8002414:	1d3b      	adds	r3, r7, #4
 8002416:	491d      	ldr	r1, [pc, #116]	@ (800248c <main+0x298>)
 8002418:	4618      	mov	r0, r3
 800241a:	f00e fc83 	bl	8010d24 <siprintf>
		  usb_serial_println(buf);
 800241e:	1d3b      	adds	r3, r7, #4
 8002420:	4618      	mov	r0, r3
 8002422:	f000 fe97 	bl	8003154 <usb_serial_println>
	  }

	  // Every 10 seconds since pressing display button, go to main page
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 8002426:	f001 ffcd 	bl	80043c4 <HAL_GetTick>
 800242a:	4602      	mov	r2, r0
 800242c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800242e:	1ad3      	subs	r3, r2, r3
 8002430:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002434:	4293      	cmp	r3, r2
 8002436:	d805      	bhi.n	8002444 <main+0x250>
 8002438:	f001 ffc4 	bl	80043c4 <HAL_GetTick>
 800243c:	4602      	mov	r2, r0
 800243e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002440:	4293      	cmp	r3, r2
 8002442:	d99b      	bls.n	800237c <main+0x188>
		  display_setPage(0);
 8002444:	2000      	movs	r0, #0
 8002446:	f7ff f95d 	bl	8001704 <display_setPage>
  {
 800244a:	e797      	b.n	800237c <main+0x188>
 800244c:	20001390 	.word	0x20001390
 8002450:	48000800 	.word	0x48000800
 8002454:	48000400 	.word	0x48000400
 8002458:	080130b8 	.word	0x080130b8
 800245c:	080130c0 	.word	0x080130c0
 8002460:	080130c8 	.word	0x080130c8
 8002464:	080130d0 	.word	0x080130d0
 8002468:	08001f41 	.word	0x08001f41
 800246c:	2000137c 	.word	0x2000137c
 8002470:	04300002 	.word	0x04300002
 8002474:	0800216d 	.word	0x0800216d
 8002478:	08600004 	.word	0x08600004
 800247c:	2e300800 	.word	0x2e300800
 8002480:	3ac04000 	.word	0x3ac04000
 8002484:	080018b9 	.word	0x080018b9
 8002488:	080018f9 	.word	0x080018f9
 800248c:	080130b0 	.word	0x080130b0

08002490 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b094      	sub	sp, #80	@ 0x50
 8002494:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002496:	f107 0318 	add.w	r3, r7, #24
 800249a:	2238      	movs	r2, #56	@ 0x38
 800249c:	2100      	movs	r1, #0
 800249e:	4618      	mov	r0, r3
 80024a0:	f00e fcbf 	bl	8010e22 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80024a4:	1d3b      	adds	r3, r7, #4
 80024a6:	2200      	movs	r2, #0
 80024a8:	601a      	str	r2, [r3, #0]
 80024aa:	605a      	str	r2, [r3, #4]
 80024ac:	609a      	str	r2, [r3, #8]
 80024ae:	60da      	str	r2, [r3, #12]
 80024b0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80024b2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80024b6:	f007 f89d 	bl	80095f4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80024ba:	2302      	movs	r3, #2
 80024bc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80024be:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024c2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80024c4:	2340      	movs	r3, #64	@ 0x40
 80024c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024c8:	2302      	movs	r3, #2
 80024ca:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80024cc:	2302      	movs	r3, #2
 80024ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80024d0:	2301      	movs	r3, #1
 80024d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 80024d4:	230c      	movs	r3, #12
 80024d6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80024d8:	2302      	movs	r3, #2
 80024da:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80024dc:	2304      	movs	r3, #4
 80024de:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80024e0:	2302      	movs	r3, #2
 80024e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024e4:	f107 0318 	add.w	r3, r7, #24
 80024e8:	4618      	mov	r0, r3
 80024ea:	f007 f937 	bl	800975c <HAL_RCC_OscConfig>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d001      	beq.n	80024f8 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80024f4:	f000 fa70 	bl	80029d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024f8:	230f      	movs	r3, #15
 80024fa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80024fc:	2301      	movs	r3, #1
 80024fe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002500:	2300      	movs	r3, #0
 8002502:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002504:	2300      	movs	r3, #0
 8002506:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002508:	2300      	movs	r3, #0
 800250a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800250c:	1d3b      	adds	r3, r7, #4
 800250e:	2100      	movs	r1, #0
 8002510:	4618      	mov	r0, r3
 8002512:	f007 fc35 	bl	8009d80 <HAL_RCC_ClockConfig>
 8002516:	4603      	mov	r3, r0
 8002518:	2b00      	cmp	r3, #0
 800251a:	d001      	beq.n	8002520 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800251c:	f000 fa5c 	bl	80029d8 <Error_Handler>
  }
}
 8002520:	bf00      	nop
 8002522:	3750      	adds	r7, #80	@ 0x50
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}

08002528 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b08c      	sub	sp, #48	@ 0x30
 800252c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800252e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002532:	2200      	movs	r2, #0
 8002534:	601a      	str	r2, [r3, #0]
 8002536:	605a      	str	r2, [r3, #4]
 8002538:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800253a:	1d3b      	adds	r3, r7, #4
 800253c:	2220      	movs	r2, #32
 800253e:	2100      	movs	r1, #0
 8002540:	4618      	mov	r0, r3
 8002542:	f00e fc6e 	bl	8010e22 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002546:	4b32      	ldr	r3, [pc, #200]	@ (8002610 <MX_ADC1_Init+0xe8>)
 8002548:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800254c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800254e:	4b30      	ldr	r3, [pc, #192]	@ (8002610 <MX_ADC1_Init+0xe8>)
 8002550:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002554:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002556:	4b2e      	ldr	r3, [pc, #184]	@ (8002610 <MX_ADC1_Init+0xe8>)
 8002558:	2200      	movs	r2, #0
 800255a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800255c:	4b2c      	ldr	r3, [pc, #176]	@ (8002610 <MX_ADC1_Init+0xe8>)
 800255e:	2200      	movs	r2, #0
 8002560:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8002562:	4b2b      	ldr	r3, [pc, #172]	@ (8002610 <MX_ADC1_Init+0xe8>)
 8002564:	2200      	movs	r2, #0
 8002566:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002568:	4b29      	ldr	r3, [pc, #164]	@ (8002610 <MX_ADC1_Init+0xe8>)
 800256a:	2200      	movs	r2, #0
 800256c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800256e:	4b28      	ldr	r3, [pc, #160]	@ (8002610 <MX_ADC1_Init+0xe8>)
 8002570:	2204      	movs	r2, #4
 8002572:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002574:	4b26      	ldr	r3, [pc, #152]	@ (8002610 <MX_ADC1_Init+0xe8>)
 8002576:	2200      	movs	r2, #0
 8002578:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800257a:	4b25      	ldr	r3, [pc, #148]	@ (8002610 <MX_ADC1_Init+0xe8>)
 800257c:	2200      	movs	r2, #0
 800257e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8002580:	4b23      	ldr	r3, [pc, #140]	@ (8002610 <MX_ADC1_Init+0xe8>)
 8002582:	2201      	movs	r2, #1
 8002584:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002586:	4b22      	ldr	r3, [pc, #136]	@ (8002610 <MX_ADC1_Init+0xe8>)
 8002588:	2200      	movs	r2, #0
 800258a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800258e:	4b20      	ldr	r3, [pc, #128]	@ (8002610 <MX_ADC1_Init+0xe8>)
 8002590:	2200      	movs	r2, #0
 8002592:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002594:	4b1e      	ldr	r3, [pc, #120]	@ (8002610 <MX_ADC1_Init+0xe8>)
 8002596:	2200      	movs	r2, #0
 8002598:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800259a:	4b1d      	ldr	r3, [pc, #116]	@ (8002610 <MX_ADC1_Init+0xe8>)
 800259c:	2200      	movs	r2, #0
 800259e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80025a2:	4b1b      	ldr	r3, [pc, #108]	@ (8002610 <MX_ADC1_Init+0xe8>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80025a8:	4b19      	ldr	r3, [pc, #100]	@ (8002610 <MX_ADC1_Init+0xe8>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80025b0:	4817      	ldr	r0, [pc, #92]	@ (8002610 <MX_ADC1_Init+0xe8>)
 80025b2:	f002 f9af 	bl	8004914 <HAL_ADC_Init>
 80025b6:	4603      	mov	r3, r0
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d001      	beq.n	80025c0 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80025bc:	f000 fa0c 	bl	80029d8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80025c0:	2300      	movs	r3, #0
 80025c2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80025c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025c8:	4619      	mov	r1, r3
 80025ca:	4811      	ldr	r0, [pc, #68]	@ (8002610 <MX_ADC1_Init+0xe8>)
 80025cc:	f003 fab4 	bl	8005b38 <HAL_ADCEx_MultiModeConfigChannel>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d001      	beq.n	80025da <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80025d6:	f000 f9ff 	bl	80029d8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80025da:	4b0e      	ldr	r3, [pc, #56]	@ (8002614 <MX_ADC1_Init+0xec>)
 80025dc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80025de:	2306      	movs	r3, #6
 80025e0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80025e2:	2300      	movs	r3, #0
 80025e4:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80025e6:	237f      	movs	r3, #127	@ 0x7f
 80025e8:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80025ea:	2304      	movs	r3, #4
 80025ec:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80025ee:	2300      	movs	r3, #0
 80025f0:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80025f2:	1d3b      	adds	r3, r7, #4
 80025f4:	4619      	mov	r1, r3
 80025f6:	4806      	ldr	r0, [pc, #24]	@ (8002610 <MX_ADC1_Init+0xe8>)
 80025f8:	f002 fce6 	bl	8004fc8 <HAL_ADC_ConfigChannel>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d001      	beq.n	8002606 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8002602:	f000 f9e9 	bl	80029d8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002606:	bf00      	nop
 8002608:	3730      	adds	r7, #48	@ 0x30
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	20001310 	.word	0x20001310
 8002614:	04300002 	.word	0x04300002

08002618 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b08c      	sub	sp, #48	@ 0x30
 800261c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800261e:	463b      	mov	r3, r7
 8002620:	2230      	movs	r2, #48	@ 0x30
 8002622:	2100      	movs	r1, #0
 8002624:	4618      	mov	r0, r3
 8002626:	f00e fbfc 	bl	8010e22 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800262a:	4b1b      	ldr	r3, [pc, #108]	@ (8002698 <MX_DAC1_Init+0x80>)
 800262c:	4a1b      	ldr	r2, [pc, #108]	@ (800269c <MX_DAC1_Init+0x84>)
 800262e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8002630:	4819      	ldr	r0, [pc, #100]	@ (8002698 <MX_DAC1_Init+0x80>)
 8002632:	f003 fc34 	bl	8005e9e <HAL_DAC_Init>
 8002636:	4603      	mov	r3, r0
 8002638:	2b00      	cmp	r3, #0
 800263a:	d001      	beq.n	8002640 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 800263c:	f000 f9cc 	bl	80029d8 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8002640:	2302      	movs	r3, #2
 8002642:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8002644:	2300      	movs	r3, #0
 8002646:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8002648:	2300      	movs	r3, #0
 800264a:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800264c:	2300      	movs	r3, #0
 800264e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002650:	2300      	movs	r3, #0
 8002652:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8002654:	2300      	movs	r3, #0
 8002656:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002658:	2300      	movs	r3, #0
 800265a:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 800265c:	2301      	movs	r3, #1
 800265e:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8002660:	2300      	movs	r3, #0
 8002662:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002664:	463b      	mov	r3, r7
 8002666:	2200      	movs	r2, #0
 8002668:	4619      	mov	r1, r3
 800266a:	480b      	ldr	r0, [pc, #44]	@ (8002698 <MX_DAC1_Init+0x80>)
 800266c:	f003 fcd4 	bl	8006018 <HAL_DAC_ConfigChannel>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d001      	beq.n	800267a <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8002676:	f000 f9af 	bl	80029d8 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800267a:	463b      	mov	r3, r7
 800267c:	2210      	movs	r2, #16
 800267e:	4619      	mov	r1, r3
 8002680:	4805      	ldr	r0, [pc, #20]	@ (8002698 <MX_DAC1_Init+0x80>)
 8002682:	f003 fcc9 	bl	8006018 <HAL_DAC_ConfigChannel>
 8002686:	4603      	mov	r3, r0
 8002688:	2b00      	cmp	r3, #0
 800268a:	d001      	beq.n	8002690 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 800268c:	f000 f9a4 	bl	80029d8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8002690:	bf00      	nop
 8002692:	3730      	adds	r7, #48	@ 0x30
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}
 8002698:	2000137c 	.word	0x2000137c
 800269c:	50000800 	.word	0x50000800

080026a0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80026a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002714 <MX_I2C1_Init+0x74>)
 80026a6:	4a1c      	ldr	r2, [pc, #112]	@ (8002718 <MX_I2C1_Init+0x78>)
 80026a8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 80026aa:	4b1a      	ldr	r3, [pc, #104]	@ (8002714 <MX_I2C1_Init+0x74>)
 80026ac:	4a1b      	ldr	r2, [pc, #108]	@ (800271c <MX_I2C1_Init+0x7c>)
 80026ae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80026b0:	4b18      	ldr	r3, [pc, #96]	@ (8002714 <MX_I2C1_Init+0x74>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80026b6:	4b17      	ldr	r3, [pc, #92]	@ (8002714 <MX_I2C1_Init+0x74>)
 80026b8:	2201      	movs	r2, #1
 80026ba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80026bc:	4b15      	ldr	r3, [pc, #84]	@ (8002714 <MX_I2C1_Init+0x74>)
 80026be:	2200      	movs	r2, #0
 80026c0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80026c2:	4b14      	ldr	r3, [pc, #80]	@ (8002714 <MX_I2C1_Init+0x74>)
 80026c4:	2200      	movs	r2, #0
 80026c6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80026c8:	4b12      	ldr	r3, [pc, #72]	@ (8002714 <MX_I2C1_Init+0x74>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80026ce:	4b11      	ldr	r3, [pc, #68]	@ (8002714 <MX_I2C1_Init+0x74>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80026d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002714 <MX_I2C1_Init+0x74>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80026da:	480e      	ldr	r0, [pc, #56]	@ (8002714 <MX_I2C1_Init+0x74>)
 80026dc:	f004 fb3a 	bl	8006d54 <HAL_I2C_Init>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d001      	beq.n	80026ea <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80026e6:	f000 f977 	bl	80029d8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80026ea:	2100      	movs	r1, #0
 80026ec:	4809      	ldr	r0, [pc, #36]	@ (8002714 <MX_I2C1_Init+0x74>)
 80026ee:	f005 f9e9 	bl	8007ac4 <HAL_I2CEx_ConfigAnalogFilter>
 80026f2:	4603      	mov	r3, r0
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d001      	beq.n	80026fc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80026f8:	f000 f96e 	bl	80029d8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80026fc:	2100      	movs	r1, #0
 80026fe:	4805      	ldr	r0, [pc, #20]	@ (8002714 <MX_I2C1_Init+0x74>)
 8002700:	f005 fa2b 	bl	8007b5a <HAL_I2CEx_ConfigDigitalFilter>
 8002704:	4603      	mov	r3, r0
 8002706:	2b00      	cmp	r3, #0
 8002708:	d001      	beq.n	800270e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800270a:	f000 f965 	bl	80029d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800270e:	bf00      	nop
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	20001390 	.word	0x20001390
 8002718:	40005400 	.word	0x40005400
 800271c:	00300617 	.word	0x00300617

08002720 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002724:	4b1b      	ldr	r3, [pc, #108]	@ (8002794 <MX_SPI1_Init+0x74>)
 8002726:	4a1c      	ldr	r2, [pc, #112]	@ (8002798 <MX_SPI1_Init+0x78>)
 8002728:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800272a:	4b1a      	ldr	r3, [pc, #104]	@ (8002794 <MX_SPI1_Init+0x74>)
 800272c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002730:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002732:	4b18      	ldr	r3, [pc, #96]	@ (8002794 <MX_SPI1_Init+0x74>)
 8002734:	2200      	movs	r2, #0
 8002736:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8002738:	4b16      	ldr	r3, [pc, #88]	@ (8002794 <MX_SPI1_Init+0x74>)
 800273a:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800273e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002740:	4b14      	ldr	r3, [pc, #80]	@ (8002794 <MX_SPI1_Init+0x74>)
 8002742:	2200      	movs	r2, #0
 8002744:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002746:	4b13      	ldr	r3, [pc, #76]	@ (8002794 <MX_SPI1_Init+0x74>)
 8002748:	2200      	movs	r2, #0
 800274a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800274c:	4b11      	ldr	r3, [pc, #68]	@ (8002794 <MX_SPI1_Init+0x74>)
 800274e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002752:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002754:	4b0f      	ldr	r3, [pc, #60]	@ (8002794 <MX_SPI1_Init+0x74>)
 8002756:	2200      	movs	r2, #0
 8002758:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800275a:	4b0e      	ldr	r3, [pc, #56]	@ (8002794 <MX_SPI1_Init+0x74>)
 800275c:	2200      	movs	r2, #0
 800275e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002760:	4b0c      	ldr	r3, [pc, #48]	@ (8002794 <MX_SPI1_Init+0x74>)
 8002762:	2200      	movs	r2, #0
 8002764:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002766:	4b0b      	ldr	r3, [pc, #44]	@ (8002794 <MX_SPI1_Init+0x74>)
 8002768:	2200      	movs	r2, #0
 800276a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800276c:	4b09      	ldr	r3, [pc, #36]	@ (8002794 <MX_SPI1_Init+0x74>)
 800276e:	2207      	movs	r2, #7
 8002770:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002772:	4b08      	ldr	r3, [pc, #32]	@ (8002794 <MX_SPI1_Init+0x74>)
 8002774:	2200      	movs	r2, #0
 8002776:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002778:	4b06      	ldr	r3, [pc, #24]	@ (8002794 <MX_SPI1_Init+0x74>)
 800277a:	2208      	movs	r2, #8
 800277c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800277e:	4805      	ldr	r0, [pc, #20]	@ (8002794 <MX_SPI1_Init+0x74>)
 8002780:	f007 ff0a 	bl	800a598 <HAL_SPI_Init>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d001      	beq.n	800278e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800278a:	f000 f925 	bl	80029d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800278e:	bf00      	nop
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	200013e4 	.word	0x200013e4
 8002798:	40013000 	.word	0x40013000

0800279c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80027a0:	4b23      	ldr	r3, [pc, #140]	@ (8002830 <MX_USART1_UART_Init+0x94>)
 80027a2:	4a24      	ldr	r2, [pc, #144]	@ (8002834 <MX_USART1_UART_Init+0x98>)
 80027a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80027a6:	4b22      	ldr	r3, [pc, #136]	@ (8002830 <MX_USART1_UART_Init+0x94>)
 80027a8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80027ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80027ae:	4b20      	ldr	r3, [pc, #128]	@ (8002830 <MX_USART1_UART_Init+0x94>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 80027b4:	4b1e      	ldr	r3, [pc, #120]	@ (8002830 <MX_USART1_UART_Init+0x94>)
 80027b6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80027ba:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80027bc:	4b1c      	ldr	r3, [pc, #112]	@ (8002830 <MX_USART1_UART_Init+0x94>)
 80027be:	2200      	movs	r2, #0
 80027c0:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80027c2:	4b1b      	ldr	r3, [pc, #108]	@ (8002830 <MX_USART1_UART_Init+0x94>)
 80027c4:	220c      	movs	r2, #12
 80027c6:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027c8:	4b19      	ldr	r3, [pc, #100]	@ (8002830 <MX_USART1_UART_Init+0x94>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80027ce:	4b18      	ldr	r3, [pc, #96]	@ (8002830 <MX_USART1_UART_Init+0x94>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80027d4:	4b16      	ldr	r3, [pc, #88]	@ (8002830 <MX_USART1_UART_Init+0x94>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80027da:	4b15      	ldr	r3, [pc, #84]	@ (8002830 <MX_USART1_UART_Init+0x94>)
 80027dc:	2200      	movs	r2, #0
 80027de:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80027e0:	4b13      	ldr	r3, [pc, #76]	@ (8002830 <MX_USART1_UART_Init+0x94>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80027e6:	4812      	ldr	r0, [pc, #72]	@ (8002830 <MX_USART1_UART_Init+0x94>)
 80027e8:	f007 ff81 	bl	800a6ee <HAL_UART_Init>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d001      	beq.n	80027f6 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 80027f2:	f000 f8f1 	bl	80029d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80027f6:	2100      	movs	r1, #0
 80027f8:	480d      	ldr	r0, [pc, #52]	@ (8002830 <MX_USART1_UART_Init+0x94>)
 80027fa:	f009 fb74 	bl	800bee6 <HAL_UARTEx_SetTxFifoThreshold>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d001      	beq.n	8002808 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8002804:	f000 f8e8 	bl	80029d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002808:	2100      	movs	r1, #0
 800280a:	4809      	ldr	r0, [pc, #36]	@ (8002830 <MX_USART1_UART_Init+0x94>)
 800280c:	f009 fba9 	bl	800bf62 <HAL_UARTEx_SetRxFifoThreshold>
 8002810:	4603      	mov	r3, r0
 8002812:	2b00      	cmp	r3, #0
 8002814:	d001      	beq.n	800281a <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8002816:	f000 f8df 	bl	80029d8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800281a:	4805      	ldr	r0, [pc, #20]	@ (8002830 <MX_USART1_UART_Init+0x94>)
 800281c:	f009 fb2a 	bl	800be74 <HAL_UARTEx_DisableFifoMode>
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	d001      	beq.n	800282a <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8002826:	f000 f8d7 	bl	80029d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800282a:	bf00      	nop
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	20001448 	.word	0x20001448
 8002834:	40013800 	.word	0x40013800

08002838 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b082      	sub	sp, #8
 800283c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800283e:	4b16      	ldr	r3, [pc, #88]	@ (8002898 <MX_DMA_Init+0x60>)
 8002840:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002842:	4a15      	ldr	r2, [pc, #84]	@ (8002898 <MX_DMA_Init+0x60>)
 8002844:	f043 0304 	orr.w	r3, r3, #4
 8002848:	6493      	str	r3, [r2, #72]	@ 0x48
 800284a:	4b13      	ldr	r3, [pc, #76]	@ (8002898 <MX_DMA_Init+0x60>)
 800284c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800284e:	f003 0304 	and.w	r3, r3, #4
 8002852:	607b      	str	r3, [r7, #4]
 8002854:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002856:	4b10      	ldr	r3, [pc, #64]	@ (8002898 <MX_DMA_Init+0x60>)
 8002858:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800285a:	4a0f      	ldr	r2, [pc, #60]	@ (8002898 <MX_DMA_Init+0x60>)
 800285c:	f043 0301 	orr.w	r3, r3, #1
 8002860:	6493      	str	r3, [r2, #72]	@ 0x48
 8002862:	4b0d      	ldr	r3, [pc, #52]	@ (8002898 <MX_DMA_Init+0x60>)
 8002864:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002866:	f003 0301 	and.w	r3, r3, #1
 800286a:	603b      	str	r3, [r7, #0]
 800286c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800286e:	2200      	movs	r2, #0
 8002870:	2100      	movs	r1, #0
 8002872:	200b      	movs	r0, #11
 8002874:	f003 fadf 	bl	8005e36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002878:	200b      	movs	r0, #11
 800287a:	f003 faf6 	bl	8005e6a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800287e:	2200      	movs	r2, #0
 8002880:	2100      	movs	r1, #0
 8002882:	200c      	movs	r0, #12
 8002884:	f003 fad7 	bl	8005e36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002888:	200c      	movs	r0, #12
 800288a:	f003 faee 	bl	8005e6a <HAL_NVIC_EnableIRQ>

}
 800288e:	bf00      	nop
 8002890:	3708      	adds	r7, #8
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	40021000 	.word	0x40021000

0800289c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b088      	sub	sp, #32
 80028a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028a2:	f107 030c 	add.w	r3, r7, #12
 80028a6:	2200      	movs	r2, #0
 80028a8:	601a      	str	r2, [r3, #0]
 80028aa:	605a      	str	r2, [r3, #4]
 80028ac:	609a      	str	r2, [r3, #8]
 80028ae:	60da      	str	r2, [r3, #12]
 80028b0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80028b2:	4b46      	ldr	r3, [pc, #280]	@ (80029cc <MX_GPIO_Init+0x130>)
 80028b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028b6:	4a45      	ldr	r2, [pc, #276]	@ (80029cc <MX_GPIO_Init+0x130>)
 80028b8:	f043 0304 	orr.w	r3, r3, #4
 80028bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028be:	4b43      	ldr	r3, [pc, #268]	@ (80029cc <MX_GPIO_Init+0x130>)
 80028c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028c2:	f003 0304 	and.w	r3, r3, #4
 80028c6:	60bb      	str	r3, [r7, #8]
 80028c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ca:	4b40      	ldr	r3, [pc, #256]	@ (80029cc <MX_GPIO_Init+0x130>)
 80028cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028ce:	4a3f      	ldr	r2, [pc, #252]	@ (80029cc <MX_GPIO_Init+0x130>)
 80028d0:	f043 0301 	orr.w	r3, r3, #1
 80028d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028d6:	4b3d      	ldr	r3, [pc, #244]	@ (80029cc <MX_GPIO_Init+0x130>)
 80028d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028da:	f003 0301 	and.w	r3, r3, #1
 80028de:	607b      	str	r3, [r7, #4]
 80028e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028e2:	4b3a      	ldr	r3, [pc, #232]	@ (80029cc <MX_GPIO_Init+0x130>)
 80028e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028e6:	4a39      	ldr	r2, [pc, #228]	@ (80029cc <MX_GPIO_Init+0x130>)
 80028e8:	f043 0302 	orr.w	r3, r3, #2
 80028ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028ee:	4b37      	ldr	r3, [pc, #220]	@ (80029cc <MX_GPIO_Init+0x130>)
 80028f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028f2:	f003 0302 	and.w	r3, r3, #2
 80028f6:	603b      	str	r3, [r7, #0]
 80028f8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin, GPIO_PIN_RESET);
 80028fa:	2200      	movs	r2, #0
 80028fc:	2150      	movs	r1, #80	@ 0x50
 80028fe:	4834      	ldr	r0, [pc, #208]	@ (80029d0 <MX_GPIO_Init+0x134>)
 8002900:	f004 fa10 	bl	8006d24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 8002904:	2200      	movs	r2, #0
 8002906:	2107      	movs	r1, #7
 8002908:	4832      	ldr	r0, [pc, #200]	@ (80029d4 <MX_GPIO_Init+0x138>)
 800290a:	f004 fa0b 	bl	8006d24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS485_DIR_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 800290e:	2200      	movs	r2, #0
 8002910:	f44f 4182 	mov.w	r1, #16640	@ 0x4100
 8002914:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002918:	f004 fa04 	bl	8006d24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 800291c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002920:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002922:	2300      	movs	r3, #0
 8002924:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002926:	2302      	movs	r3, #2
 8002928:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 800292a:	f107 030c 	add.w	r3, r7, #12
 800292e:	4619      	mov	r1, r3
 8002930:	4827      	ldr	r0, [pc, #156]	@ (80029d0 <MX_GPIO_Init+0x134>)
 8002932:	f004 f85d 	bl	80069f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin BTN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin|BTN2_Pin;
 8002936:	f242 030c 	movw	r3, #8204	@ 0x200c
 800293a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800293c:	2300      	movs	r3, #0
 800293e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002940:	2300      	movs	r3, #0
 8002942:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002944:	f107 030c 	add.w	r3, r7, #12
 8002948:	4619      	mov	r1, r3
 800294a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800294e:	f004 f84f 	bl	80069f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin;
 8002952:	2350      	movs	r3, #80	@ 0x50
 8002954:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002956:	2301      	movs	r3, #1
 8002958:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800295a:	2300      	movs	r3, #0
 800295c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800295e:	2300      	movs	r3, #0
 8002960:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002962:	f107 030c 	add.w	r3, r7, #12
 8002966:	4619      	mov	r1, r3
 8002968:	4819      	ldr	r0, [pc, #100]	@ (80029d0 <MX_GPIO_Init+0x134>)
 800296a:	f004 f841 	bl	80069f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 800296e:	2307      	movs	r3, #7
 8002970:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002972:	2301      	movs	r3, #1
 8002974:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002976:	2300      	movs	r3, #0
 8002978:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800297a:	2300      	movs	r3, #0
 800297c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800297e:	f107 030c 	add.w	r3, r7, #12
 8002982:	4619      	mov	r1, r3
 8002984:	4813      	ldr	r0, [pc, #76]	@ (80029d4 <MX_GPIO_Init+0x138>)
 8002986:	f004 f833 	bl	80069f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin;
 800298a:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800298e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002990:	2300      	movs	r3, #0
 8002992:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002994:	2300      	movs	r3, #0
 8002996:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002998:	f107 030c 	add.w	r3, r7, #12
 800299c:	4619      	mov	r1, r3
 800299e:	480d      	ldr	r0, [pc, #52]	@ (80029d4 <MX_GPIO_Init+0x138>)
 80029a0:	f004 f826 	bl	80069f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS485_DIR_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin|SD_CS_Pin;
 80029a4:	f44f 4382 	mov.w	r3, #16640	@ 0x4100
 80029a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029aa:	2301      	movs	r3, #1
 80029ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ae:	2300      	movs	r3, #0
 80029b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029b2:	2300      	movs	r3, #0
 80029b4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029b6:	f107 030c 	add.w	r3, r7, #12
 80029ba:	4619      	mov	r1, r3
 80029bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80029c0:	f004 f816 	bl	80069f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80029c4:	bf00      	nop
 80029c6:	3720      	adds	r7, #32
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	40021000 	.word	0x40021000
 80029d0:	48000800 	.word	0x48000800
 80029d4:	48000400 	.word	0x48000400

080029d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029d8:	b480      	push	{r7}
 80029da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80029dc:	b672      	cpsid	i
}
 80029de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80029e0:	bf00      	nop
 80029e2:	e7fd      	b.n	80029e0 <Error_Handler+0x8>

080029e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029ea:	4b0f      	ldr	r3, [pc, #60]	@ (8002a28 <HAL_MspInit+0x44>)
 80029ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029ee:	4a0e      	ldr	r2, [pc, #56]	@ (8002a28 <HAL_MspInit+0x44>)
 80029f0:	f043 0301 	orr.w	r3, r3, #1
 80029f4:	6613      	str	r3, [r2, #96]	@ 0x60
 80029f6:	4b0c      	ldr	r3, [pc, #48]	@ (8002a28 <HAL_MspInit+0x44>)
 80029f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029fa:	f003 0301 	and.w	r3, r3, #1
 80029fe:	607b      	str	r3, [r7, #4]
 8002a00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a02:	4b09      	ldr	r3, [pc, #36]	@ (8002a28 <HAL_MspInit+0x44>)
 8002a04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a06:	4a08      	ldr	r2, [pc, #32]	@ (8002a28 <HAL_MspInit+0x44>)
 8002a08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a0e:	4b06      	ldr	r3, [pc, #24]	@ (8002a28 <HAL_MspInit+0x44>)
 8002a10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a16:	603b      	str	r3, [r7, #0]
 8002a18:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002a1a:	f006 fe8f 	bl	800973c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a1e:	bf00      	nop
 8002a20:	3708      	adds	r7, #8
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	40021000 	.word	0x40021000

08002a2c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b09c      	sub	sp, #112	@ 0x70
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a34:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002a38:	2200      	movs	r2, #0
 8002a3a:	601a      	str	r2, [r3, #0]
 8002a3c:	605a      	str	r2, [r3, #4]
 8002a3e:	609a      	str	r2, [r3, #8]
 8002a40:	60da      	str	r2, [r3, #12]
 8002a42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a44:	f107 0318 	add.w	r3, r7, #24
 8002a48:	2244      	movs	r2, #68	@ 0x44
 8002a4a:	2100      	movs	r1, #0
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f00e f9e8 	bl	8010e22 <memset>
  if(hadc->Instance==ADC1)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002a5a:	d14d      	bne.n	8002af8 <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002a5c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002a60:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002a62:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002a66:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a68:	f107 0318 	add.w	r3, r7, #24
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f007 fba3 	bl	800a1b8 <HAL_RCCEx_PeriphCLKConfig>
 8002a72:	4603      	mov	r3, r0
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d001      	beq.n	8002a7c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8002a78:	f7ff ffae 	bl	80029d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002a7c:	4b20      	ldr	r3, [pc, #128]	@ (8002b00 <HAL_ADC_MspInit+0xd4>)
 8002a7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a80:	4a1f      	ldr	r2, [pc, #124]	@ (8002b00 <HAL_ADC_MspInit+0xd4>)
 8002a82:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002a86:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a88:	4b1d      	ldr	r3, [pc, #116]	@ (8002b00 <HAL_ADC_MspInit+0xd4>)
 8002a8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a8c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a90:	617b      	str	r3, [r7, #20]
 8002a92:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a94:	4b1a      	ldr	r3, [pc, #104]	@ (8002b00 <HAL_ADC_MspInit+0xd4>)
 8002a96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a98:	4a19      	ldr	r2, [pc, #100]	@ (8002b00 <HAL_ADC_MspInit+0xd4>)
 8002a9a:	f043 0301 	orr.w	r3, r3, #1
 8002a9e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002aa0:	4b17      	ldr	r3, [pc, #92]	@ (8002b00 <HAL_ADC_MspInit+0xd4>)
 8002aa2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002aa4:	f003 0301 	and.w	r3, r3, #1
 8002aa8:	613b      	str	r3, [r7, #16]
 8002aaa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002aac:	4b14      	ldr	r3, [pc, #80]	@ (8002b00 <HAL_ADC_MspInit+0xd4>)
 8002aae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ab0:	4a13      	ldr	r2, [pc, #76]	@ (8002b00 <HAL_ADC_MspInit+0xd4>)
 8002ab2:	f043 0302 	orr.w	r3, r3, #2
 8002ab6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ab8:	4b11      	ldr	r3, [pc, #68]	@ (8002b00 <HAL_ADC_MspInit+0xd4>)
 8002aba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002abc:	f003 0302 	and.w	r3, r3, #2
 8002ac0:	60fb      	str	r3, [r7, #12]
 8002ac2:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 8002ac4:	2303      	movs	r3, #3
 8002ac6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ac8:	2303      	movs	r3, #3
 8002aca:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002acc:	2300      	movs	r3, #0
 8002ace:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ad0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ada:	f003 ff89 	bl	80069f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 8002ade:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002ae2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ae4:	2303      	movs	r3, #3
 8002ae6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aec:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002af0:	4619      	mov	r1, r3
 8002af2:	4804      	ldr	r0, [pc, #16]	@ (8002b04 <HAL_ADC_MspInit+0xd8>)
 8002af4:	f003 ff7c 	bl	80069f0 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002af8:	bf00      	nop
 8002afa:	3770      	adds	r7, #112	@ 0x70
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	40021000 	.word	0x40021000
 8002b04:	48000400 	.word	0x48000400

08002b08 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b08a      	sub	sp, #40	@ 0x28
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b10:	f107 0314 	add.w	r3, r7, #20
 8002b14:	2200      	movs	r2, #0
 8002b16:	601a      	str	r2, [r3, #0]
 8002b18:	605a      	str	r2, [r3, #4]
 8002b1a:	609a      	str	r2, [r3, #8]
 8002b1c:	60da      	str	r2, [r3, #12]
 8002b1e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a15      	ldr	r2, [pc, #84]	@ (8002b7c <HAL_DAC_MspInit+0x74>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d124      	bne.n	8002b74 <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8002b2a:	4b15      	ldr	r3, [pc, #84]	@ (8002b80 <HAL_DAC_MspInit+0x78>)
 8002b2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b2e:	4a14      	ldr	r2, [pc, #80]	@ (8002b80 <HAL_DAC_MspInit+0x78>)
 8002b30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b36:	4b12      	ldr	r3, [pc, #72]	@ (8002b80 <HAL_DAC_MspInit+0x78>)
 8002b38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b3e:	613b      	str	r3, [r7, #16]
 8002b40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b42:	4b0f      	ldr	r3, [pc, #60]	@ (8002b80 <HAL_DAC_MspInit+0x78>)
 8002b44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b46:	4a0e      	ldr	r2, [pc, #56]	@ (8002b80 <HAL_DAC_MspInit+0x78>)
 8002b48:	f043 0301 	orr.w	r3, r3, #1
 8002b4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b4e:	4b0c      	ldr	r3, [pc, #48]	@ (8002b80 <HAL_DAC_MspInit+0x78>)
 8002b50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b52:	f003 0301 	and.w	r3, r3, #1
 8002b56:	60fb      	str	r3, [r7, #12]
 8002b58:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 8002b5a:	2330      	movs	r3, #48	@ 0x30
 8002b5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b5e:	2303      	movs	r3, #3
 8002b60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b62:	2300      	movs	r3, #0
 8002b64:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b66:	f107 0314 	add.w	r3, r7, #20
 8002b6a:	4619      	mov	r1, r3
 8002b6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b70:	f003 ff3e 	bl	80069f0 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8002b74:	bf00      	nop
 8002b76:	3728      	adds	r7, #40	@ 0x28
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	50000800 	.word	0x50000800
 8002b80:	40021000 	.word	0x40021000

08002b84 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b09c      	sub	sp, #112	@ 0x70
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b8c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002b90:	2200      	movs	r2, #0
 8002b92:	601a      	str	r2, [r3, #0]
 8002b94:	605a      	str	r2, [r3, #4]
 8002b96:	609a      	str	r2, [r3, #8]
 8002b98:	60da      	str	r2, [r3, #12]
 8002b9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002b9c:	f107 0318 	add.w	r3, r7, #24
 8002ba0:	2244      	movs	r2, #68	@ 0x44
 8002ba2:	2100      	movs	r1, #0
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f00e f93c 	bl	8010e22 <memset>
  if(hi2c->Instance==I2C1)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a2d      	ldr	r2, [pc, #180]	@ (8002c64 <HAL_I2C_MspInit+0xe0>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d153      	bne.n	8002c5c <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002bb4:	2340      	movs	r3, #64	@ 0x40
 8002bb6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002bbc:	f107 0318 	add.w	r3, r7, #24
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f007 faf9 	bl	800a1b8 <HAL_RCCEx_PeriphCLKConfig>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d001      	beq.n	8002bd0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002bcc:	f7ff ff04 	bl	80029d8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bd0:	4b25      	ldr	r3, [pc, #148]	@ (8002c68 <HAL_I2C_MspInit+0xe4>)
 8002bd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bd4:	4a24      	ldr	r2, [pc, #144]	@ (8002c68 <HAL_I2C_MspInit+0xe4>)
 8002bd6:	f043 0301 	orr.w	r3, r3, #1
 8002bda:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002bdc:	4b22      	ldr	r3, [pc, #136]	@ (8002c68 <HAL_I2C_MspInit+0xe4>)
 8002bde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002be0:	f003 0301 	and.w	r3, r3, #1
 8002be4:	617b      	str	r3, [r7, #20]
 8002be6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002be8:	4b1f      	ldr	r3, [pc, #124]	@ (8002c68 <HAL_I2C_MspInit+0xe4>)
 8002bea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bec:	4a1e      	ldr	r2, [pc, #120]	@ (8002c68 <HAL_I2C_MspInit+0xe4>)
 8002bee:	f043 0302 	orr.w	r3, r3, #2
 8002bf2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002bf4:	4b1c      	ldr	r3, [pc, #112]	@ (8002c68 <HAL_I2C_MspInit+0xe4>)
 8002bf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bf8:	f003 0302 	and.w	r3, r3, #2
 8002bfc:	613b      	str	r3, [r7, #16]
 8002bfe:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002c00:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c04:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c06:	2312      	movs	r3, #18
 8002c08:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002c12:	2304      	movs	r3, #4
 8002c14:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c16:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c20:	f003 fee6 	bl	80069f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002c24:	2380      	movs	r3, #128	@ 0x80
 8002c26:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c28:	2312      	movs	r3, #18
 8002c2a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c30:	2300      	movs	r3, #0
 8002c32:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002c34:	2304      	movs	r3, #4
 8002c36:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c38:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002c3c:	4619      	mov	r1, r3
 8002c3e:	480b      	ldr	r0, [pc, #44]	@ (8002c6c <HAL_I2C_MspInit+0xe8>)
 8002c40:	f003 fed6 	bl	80069f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002c44:	4b08      	ldr	r3, [pc, #32]	@ (8002c68 <HAL_I2C_MspInit+0xe4>)
 8002c46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c48:	4a07      	ldr	r2, [pc, #28]	@ (8002c68 <HAL_I2C_MspInit+0xe4>)
 8002c4a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002c4e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c50:	4b05      	ldr	r3, [pc, #20]	@ (8002c68 <HAL_I2C_MspInit+0xe4>)
 8002c52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c58:	60fb      	str	r3, [r7, #12]
 8002c5a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002c5c:	bf00      	nop
 8002c5e:	3770      	adds	r7, #112	@ 0x70
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	40005400 	.word	0x40005400
 8002c68:	40021000 	.word	0x40021000
 8002c6c:	48000400 	.word	0x48000400

08002c70 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b08a      	sub	sp, #40	@ 0x28
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c78:	f107 0314 	add.w	r3, r7, #20
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	601a      	str	r2, [r3, #0]
 8002c80:	605a      	str	r2, [r3, #4]
 8002c82:	609a      	str	r2, [r3, #8]
 8002c84:	60da      	str	r2, [r3, #12]
 8002c86:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a25      	ldr	r2, [pc, #148]	@ (8002d24 <HAL_SPI_MspInit+0xb4>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d144      	bne.n	8002d1c <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002c92:	4b25      	ldr	r3, [pc, #148]	@ (8002d28 <HAL_SPI_MspInit+0xb8>)
 8002c94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c96:	4a24      	ldr	r2, [pc, #144]	@ (8002d28 <HAL_SPI_MspInit+0xb8>)
 8002c98:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002c9c:	6613      	str	r3, [r2, #96]	@ 0x60
 8002c9e:	4b22      	ldr	r3, [pc, #136]	@ (8002d28 <HAL_SPI_MspInit+0xb8>)
 8002ca0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ca2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ca6:	613b      	str	r3, [r7, #16]
 8002ca8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002caa:	4b1f      	ldr	r3, [pc, #124]	@ (8002d28 <HAL_SPI_MspInit+0xb8>)
 8002cac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cae:	4a1e      	ldr	r2, [pc, #120]	@ (8002d28 <HAL_SPI_MspInit+0xb8>)
 8002cb0:	f043 0301 	orr.w	r3, r3, #1
 8002cb4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002cb6:	4b1c      	ldr	r3, [pc, #112]	@ (8002d28 <HAL_SPI_MspInit+0xb8>)
 8002cb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cba:	f003 0301 	and.w	r3, r3, #1
 8002cbe:	60fb      	str	r3, [r7, #12]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cc2:	4b19      	ldr	r3, [pc, #100]	@ (8002d28 <HAL_SPI_MspInit+0xb8>)
 8002cc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cc6:	4a18      	ldr	r2, [pc, #96]	@ (8002d28 <HAL_SPI_MspInit+0xb8>)
 8002cc8:	f043 0302 	orr.w	r3, r3, #2
 8002ccc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002cce:	4b16      	ldr	r3, [pc, #88]	@ (8002d28 <HAL_SPI_MspInit+0xb8>)
 8002cd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cd2:	f003 0302 	and.w	r3, r3, #2
 8002cd6:	60bb      	str	r3, [r7, #8]
 8002cd8:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002cda:	23c0      	movs	r3, #192	@ 0xc0
 8002cdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cde:	2302      	movs	r3, #2
 8002ce0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002cea:	2305      	movs	r3, #5
 8002cec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cee:	f107 0314 	add.w	r3, r7, #20
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002cf8:	f003 fe7a 	bl	80069f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002cfc:	2308      	movs	r3, #8
 8002cfe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d00:	2302      	movs	r3, #2
 8002d02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d04:	2300      	movs	r3, #0
 8002d06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002d0c:	2305      	movs	r3, #5
 8002d0e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d10:	f107 0314 	add.w	r3, r7, #20
 8002d14:	4619      	mov	r1, r3
 8002d16:	4805      	ldr	r0, [pc, #20]	@ (8002d2c <HAL_SPI_MspInit+0xbc>)
 8002d18:	f003 fe6a 	bl	80069f0 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002d1c:	bf00      	nop
 8002d1e:	3728      	adds	r7, #40	@ 0x28
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	40013000 	.word	0x40013000
 8002d28:	40021000 	.word	0x40021000
 8002d2c:	48000400 	.word	0x48000400

08002d30 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b09a      	sub	sp, #104	@ 0x68
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d38:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	601a      	str	r2, [r3, #0]
 8002d40:	605a      	str	r2, [r3, #4]
 8002d42:	609a      	str	r2, [r3, #8]
 8002d44:	60da      	str	r2, [r3, #12]
 8002d46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d48:	f107 0310 	add.w	r3, r7, #16
 8002d4c:	2244      	movs	r2, #68	@ 0x44
 8002d4e:	2100      	movs	r1, #0
 8002d50:	4618      	mov	r0, r3
 8002d52:	f00e f866 	bl	8010e22 <memset>
  if(huart->Instance==USART1)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a4d      	ldr	r2, [pc, #308]	@ (8002e90 <HAL_UART_MspInit+0x160>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	f040 8093 	bne.w	8002e88 <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002d62:	2301      	movs	r3, #1
 8002d64:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002d66:	2300      	movs	r3, #0
 8002d68:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d6a:	f107 0310 	add.w	r3, r7, #16
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f007 fa22 	bl	800a1b8 <HAL_RCCEx_PeriphCLKConfig>
 8002d74:	4603      	mov	r3, r0
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d001      	beq.n	8002d7e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002d7a:	f7ff fe2d 	bl	80029d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d7e:	4b45      	ldr	r3, [pc, #276]	@ (8002e94 <HAL_UART_MspInit+0x164>)
 8002d80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d82:	4a44      	ldr	r2, [pc, #272]	@ (8002e94 <HAL_UART_MspInit+0x164>)
 8002d84:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d88:	6613      	str	r3, [r2, #96]	@ 0x60
 8002d8a:	4b42      	ldr	r3, [pc, #264]	@ (8002e94 <HAL_UART_MspInit+0x164>)
 8002d8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d92:	60fb      	str	r3, [r7, #12]
 8002d94:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d96:	4b3f      	ldr	r3, [pc, #252]	@ (8002e94 <HAL_UART_MspInit+0x164>)
 8002d98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d9a:	4a3e      	ldr	r2, [pc, #248]	@ (8002e94 <HAL_UART_MspInit+0x164>)
 8002d9c:	f043 0301 	orr.w	r3, r3, #1
 8002da0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002da2:	4b3c      	ldr	r3, [pc, #240]	@ (8002e94 <HAL_UART_MspInit+0x164>)
 8002da4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002da6:	f003 0301 	and.w	r3, r3, #1
 8002daa:	60bb      	str	r3, [r7, #8]
 8002dac:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 8002dae:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002db2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002db4:	2302      	movs	r3, #2
 8002db6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db8:	2300      	movs	r3, #0
 8002dba:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002dc0:	2307      	movs	r3, #7
 8002dc2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dc4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002dc8:	4619      	mov	r1, r3
 8002dca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002dce:	f003 fe0f 	bl	80069f0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8002dd2:	4b31      	ldr	r3, [pc, #196]	@ (8002e98 <HAL_UART_MspInit+0x168>)
 8002dd4:	4a31      	ldr	r2, [pc, #196]	@ (8002e9c <HAL_UART_MspInit+0x16c>)
 8002dd6:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8002dd8:	4b2f      	ldr	r3, [pc, #188]	@ (8002e98 <HAL_UART_MspInit+0x168>)
 8002dda:	2218      	movs	r2, #24
 8002ddc:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002dde:	4b2e      	ldr	r3, [pc, #184]	@ (8002e98 <HAL_UART_MspInit+0x168>)
 8002de0:	2200      	movs	r2, #0
 8002de2:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002de4:	4b2c      	ldr	r3, [pc, #176]	@ (8002e98 <HAL_UART_MspInit+0x168>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002dea:	4b2b      	ldr	r3, [pc, #172]	@ (8002e98 <HAL_UART_MspInit+0x168>)
 8002dec:	2280      	movs	r2, #128	@ 0x80
 8002dee:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002df0:	4b29      	ldr	r3, [pc, #164]	@ (8002e98 <HAL_UART_MspInit+0x168>)
 8002df2:	2200      	movs	r2, #0
 8002df4:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002df6:	4b28      	ldr	r3, [pc, #160]	@ (8002e98 <HAL_UART_MspInit+0x168>)
 8002df8:	2200      	movs	r2, #0
 8002dfa:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002dfc:	4b26      	ldr	r3, [pc, #152]	@ (8002e98 <HAL_UART_MspInit+0x168>)
 8002dfe:	2200      	movs	r2, #0
 8002e00:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002e02:	4b25      	ldr	r3, [pc, #148]	@ (8002e98 <HAL_UART_MspInit+0x168>)
 8002e04:	2200      	movs	r2, #0
 8002e06:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002e08:	4823      	ldr	r0, [pc, #140]	@ (8002e98 <HAL_UART_MspInit+0x168>)
 8002e0a:	f003 fabf 	bl	800638c <HAL_DMA_Init>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d001      	beq.n	8002e18 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8002e14:	f7ff fde0 	bl	80029d8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	4a1f      	ldr	r2, [pc, #124]	@ (8002e98 <HAL_UART_MspInit+0x168>)
 8002e1c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002e20:	4a1d      	ldr	r2, [pc, #116]	@ (8002e98 <HAL_UART_MspInit+0x168>)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8002e26:	4b1e      	ldr	r3, [pc, #120]	@ (8002ea0 <HAL_UART_MspInit+0x170>)
 8002e28:	4a1e      	ldr	r2, [pc, #120]	@ (8002ea4 <HAL_UART_MspInit+0x174>)
 8002e2a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8002e2c:	4b1c      	ldr	r3, [pc, #112]	@ (8002ea0 <HAL_UART_MspInit+0x170>)
 8002e2e:	2219      	movs	r2, #25
 8002e30:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e32:	4b1b      	ldr	r3, [pc, #108]	@ (8002ea0 <HAL_UART_MspInit+0x170>)
 8002e34:	2210      	movs	r2, #16
 8002e36:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e38:	4b19      	ldr	r3, [pc, #100]	@ (8002ea0 <HAL_UART_MspInit+0x170>)
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002e3e:	4b18      	ldr	r3, [pc, #96]	@ (8002ea0 <HAL_UART_MspInit+0x170>)
 8002e40:	2280      	movs	r2, #128	@ 0x80
 8002e42:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e44:	4b16      	ldr	r3, [pc, #88]	@ (8002ea0 <HAL_UART_MspInit+0x170>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e4a:	4b15      	ldr	r3, [pc, #84]	@ (8002ea0 <HAL_UART_MspInit+0x170>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002e50:	4b13      	ldr	r3, [pc, #76]	@ (8002ea0 <HAL_UART_MspInit+0x170>)
 8002e52:	2200      	movs	r2, #0
 8002e54:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002e56:	4b12      	ldr	r3, [pc, #72]	@ (8002ea0 <HAL_UART_MspInit+0x170>)
 8002e58:	2200      	movs	r2, #0
 8002e5a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002e5c:	4810      	ldr	r0, [pc, #64]	@ (8002ea0 <HAL_UART_MspInit+0x170>)
 8002e5e:	f003 fa95 	bl	800638c <HAL_DMA_Init>
 8002e62:	4603      	mov	r3, r0
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d001      	beq.n	8002e6c <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8002e68:	f7ff fdb6 	bl	80029d8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	4a0c      	ldr	r2, [pc, #48]	@ (8002ea0 <HAL_UART_MspInit+0x170>)
 8002e70:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002e72:	4a0b      	ldr	r2, [pc, #44]	@ (8002ea0 <HAL_UART_MspInit+0x170>)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002e78:	2200      	movs	r2, #0
 8002e7a:	2100      	movs	r1, #0
 8002e7c:	2025      	movs	r0, #37	@ 0x25
 8002e7e:	f002 ffda 	bl	8005e36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002e82:	2025      	movs	r0, #37	@ 0x25
 8002e84:	f002 fff1 	bl	8005e6a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002e88:	bf00      	nop
 8002e8a:	3768      	adds	r7, #104	@ 0x68
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	40013800 	.word	0x40013800
 8002e94:	40021000 	.word	0x40021000
 8002e98:	200014dc 	.word	0x200014dc
 8002e9c:	40020008 	.word	0x40020008
 8002ea0:	2000153c 	.word	0x2000153c
 8002ea4:	4002001c 	.word	0x4002001c

08002ea8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002eac:	bf00      	nop
 8002eae:	e7fd      	b.n	8002eac <NMI_Handler+0x4>

08002eb0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002eb4:	bf00      	nop
 8002eb6:	e7fd      	b.n	8002eb4 <HardFault_Handler+0x4>

08002eb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ebc:	bf00      	nop
 8002ebe:	e7fd      	b.n	8002ebc <MemManage_Handler+0x4>

08002ec0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ec4:	bf00      	nop
 8002ec6:	e7fd      	b.n	8002ec4 <BusFault_Handler+0x4>

08002ec8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ecc:	bf00      	nop
 8002ece:	e7fd      	b.n	8002ecc <UsageFault_Handler+0x4>

08002ed0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ed4:	bf00      	nop
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr

08002ede <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ede:	b480      	push	{r7}
 8002ee0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ee2:	bf00      	nop
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr

08002eec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002eec:	b480      	push	{r7}
 8002eee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ef0:	bf00      	nop
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr

08002efa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002efa:	b580      	push	{r7, lr}
 8002efc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002efe:	f001 fa4f 	bl	80043a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f02:	bf00      	nop
 8002f04:	bd80      	pop	{r7, pc}
	...

08002f08 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002f0c:	4802      	ldr	r0, [pc, #8]	@ (8002f18 <DMA1_Channel1_IRQHandler+0x10>)
 8002f0e:	f003 fc20 	bl	8006752 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002f12:	bf00      	nop
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	200014dc 	.word	0x200014dc

08002f1c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002f20:	4802      	ldr	r0, [pc, #8]	@ (8002f2c <DMA1_Channel2_IRQHandler+0x10>)
 8002f22:	f003 fc16 	bl	8006752 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002f26:	bf00      	nop
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	2000153c 	.word	0x2000153c

08002f30 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002f34:	4802      	ldr	r0, [pc, #8]	@ (8002f40 <USB_LP_IRQHandler+0x10>)
 8002f36:	f004 ff4c 	bl	8007dd2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8002f3a:	bf00      	nop
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	200034bc 	.word	0x200034bc

08002f44 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002f48:	480c      	ldr	r0, [pc, #48]	@ (8002f7c <USART1_IRQHandler+0x38>)
 8002f4a:	f007 fca1 	bl	800a890 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 8002f4e:	4b0b      	ldr	r3, [pc, #44]	@ (8002f7c <USART1_IRQHandler+0x38>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	69db      	ldr	r3, [r3, #28]
 8002f54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f58:	2b40      	cmp	r3, #64	@ 0x40
 8002f5a:	d10d      	bne.n	8002f78 <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 8002f5c:	4b07      	ldr	r3, [pc, #28]	@ (8002f7c <USART1_IRQHandler+0x38>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	2240      	movs	r2, #64	@ 0x40
 8002f62:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8002f64:	4b05      	ldr	r3, [pc, #20]	@ (8002f7c <USART1_IRQHandler+0x38>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	4b04      	ldr	r3, [pc, #16]	@ (8002f7c <USART1_IRQHandler+0x38>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002f72:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 8002f74:	f001 f8ba 	bl	80040ec <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 8002f78:	bf00      	nop
 8002f7a:	bd80      	pop	{r7, pc}
 8002f7c:	20001448 	.word	0x20001448

08002f80 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002f80:	b480      	push	{r7}
 8002f82:	af00      	add	r7, sp, #0
  return 1;
 8002f84:	2301      	movs	r3, #1
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8e:	4770      	bx	lr

08002f90 <_kill>:

int _kill(int pid, int sig)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b082      	sub	sp, #8
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
 8002f98:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002f9a:	f00d ff95 	bl	8010ec8 <__errno>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2216      	movs	r2, #22
 8002fa2:	601a      	str	r2, [r3, #0]
  return -1;
 8002fa4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	3708      	adds	r7, #8
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}

08002fb0 <_exit>:

void _exit (int status)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b082      	sub	sp, #8
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002fb8:	f04f 31ff 	mov.w	r1, #4294967295
 8002fbc:	6878      	ldr	r0, [r7, #4]
 8002fbe:	f7ff ffe7 	bl	8002f90 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002fc2:	bf00      	nop
 8002fc4:	e7fd      	b.n	8002fc2 <_exit+0x12>

08002fc6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002fc6:	b580      	push	{r7, lr}
 8002fc8:	b086      	sub	sp, #24
 8002fca:	af00      	add	r7, sp, #0
 8002fcc:	60f8      	str	r0, [r7, #12]
 8002fce:	60b9      	str	r1, [r7, #8]
 8002fd0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	617b      	str	r3, [r7, #20]
 8002fd6:	e00a      	b.n	8002fee <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002fd8:	f3af 8000 	nop.w
 8002fdc:	4601      	mov	r1, r0
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	1c5a      	adds	r2, r3, #1
 8002fe2:	60ba      	str	r2, [r7, #8]
 8002fe4:	b2ca      	uxtb	r2, r1
 8002fe6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	3301      	adds	r3, #1
 8002fec:	617b      	str	r3, [r7, #20]
 8002fee:	697a      	ldr	r2, [r7, #20]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	429a      	cmp	r2, r3
 8002ff4:	dbf0      	blt.n	8002fd8 <_read+0x12>
  }

  return len;
 8002ff6:	687b      	ldr	r3, [r7, #4]
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	3718      	adds	r7, #24
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}

08003000 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b086      	sub	sp, #24
 8003004:	af00      	add	r7, sp, #0
 8003006:	60f8      	str	r0, [r7, #12]
 8003008:	60b9      	str	r1, [r7, #8]
 800300a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800300c:	2300      	movs	r3, #0
 800300e:	617b      	str	r3, [r7, #20]
 8003010:	e009      	b.n	8003026 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	1c5a      	adds	r2, r3, #1
 8003016:	60ba      	str	r2, [r7, #8]
 8003018:	781b      	ldrb	r3, [r3, #0]
 800301a:	4618      	mov	r0, r3
 800301c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	3301      	adds	r3, #1
 8003024:	617b      	str	r3, [r7, #20]
 8003026:	697a      	ldr	r2, [r7, #20]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	429a      	cmp	r2, r3
 800302c:	dbf1      	blt.n	8003012 <_write+0x12>
  }
  return len;
 800302e:	687b      	ldr	r3, [r7, #4]
}
 8003030:	4618      	mov	r0, r3
 8003032:	3718      	adds	r7, #24
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}

08003038 <_close>:

int _close(int file)
{
 8003038:	b480      	push	{r7}
 800303a:	b083      	sub	sp, #12
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003040:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003044:	4618      	mov	r0, r3
 8003046:	370c      	adds	r7, #12
 8003048:	46bd      	mov	sp, r7
 800304a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304e:	4770      	bx	lr

08003050 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003050:	b480      	push	{r7}
 8003052:	b083      	sub	sp, #12
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003060:	605a      	str	r2, [r3, #4]
  return 0;
 8003062:	2300      	movs	r3, #0
}
 8003064:	4618      	mov	r0, r3
 8003066:	370c      	adds	r7, #12
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr

08003070 <_isatty>:

int _isatty(int file)
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003078:	2301      	movs	r3, #1
}
 800307a:	4618      	mov	r0, r3
 800307c:	370c      	adds	r7, #12
 800307e:	46bd      	mov	sp, r7
 8003080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003084:	4770      	bx	lr

08003086 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003086:	b480      	push	{r7}
 8003088:	b085      	sub	sp, #20
 800308a:	af00      	add	r7, sp, #0
 800308c:	60f8      	str	r0, [r7, #12]
 800308e:	60b9      	str	r1, [r7, #8]
 8003090:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003092:	2300      	movs	r3, #0
}
 8003094:	4618      	mov	r0, r3
 8003096:	3714      	adds	r7, #20
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr

080030a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b086      	sub	sp, #24
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80030a8:	4a14      	ldr	r2, [pc, #80]	@ (80030fc <_sbrk+0x5c>)
 80030aa:	4b15      	ldr	r3, [pc, #84]	@ (8003100 <_sbrk+0x60>)
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80030b0:	697b      	ldr	r3, [r7, #20]
 80030b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80030b4:	4b13      	ldr	r3, [pc, #76]	@ (8003104 <_sbrk+0x64>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d102      	bne.n	80030c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80030bc:	4b11      	ldr	r3, [pc, #68]	@ (8003104 <_sbrk+0x64>)
 80030be:	4a12      	ldr	r2, [pc, #72]	@ (8003108 <_sbrk+0x68>)
 80030c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80030c2:	4b10      	ldr	r3, [pc, #64]	@ (8003104 <_sbrk+0x64>)
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4413      	add	r3, r2
 80030ca:	693a      	ldr	r2, [r7, #16]
 80030cc:	429a      	cmp	r2, r3
 80030ce:	d207      	bcs.n	80030e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80030d0:	f00d fefa 	bl	8010ec8 <__errno>
 80030d4:	4603      	mov	r3, r0
 80030d6:	220c      	movs	r2, #12
 80030d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80030da:	f04f 33ff 	mov.w	r3, #4294967295
 80030de:	e009      	b.n	80030f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80030e0:	4b08      	ldr	r3, [pc, #32]	@ (8003104 <_sbrk+0x64>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80030e6:	4b07      	ldr	r3, [pc, #28]	@ (8003104 <_sbrk+0x64>)
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	4413      	add	r3, r2
 80030ee:	4a05      	ldr	r2, [pc, #20]	@ (8003104 <_sbrk+0x64>)
 80030f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80030f2:	68fb      	ldr	r3, [r7, #12]
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	3718      	adds	r7, #24
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bd80      	pop	{r7, pc}
 80030fc:	20008000 	.word	0x20008000
 8003100:	00000400 	.word	0x00000400
 8003104:	2000159c 	.word	0x2000159c
 8003108:	20003b08 	.word	0x20003b08

0800310c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800310c:	b480      	push	{r7}
 800310e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003110:	4b06      	ldr	r3, [pc, #24]	@ (800312c <SystemInit+0x20>)
 8003112:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003116:	4a05      	ldr	r2, [pc, #20]	@ (800312c <SystemInit+0x20>)
 8003118:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800311c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003120:	bf00      	nop
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr
 800312a:	bf00      	nop
 800312c:	e000ed00 	.word	0xe000ed00

08003130 <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 8003130:	b580      	push	{r7, lr}
 8003132:	b084      	sub	sp, #16
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 8003138:	6878      	ldr	r0, [r7, #4]
 800313a:	f7fd f8c1 	bl	80002c0 <strlen>
 800313e:	4603      	mov	r3, r0
 8003140:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 8003142:	89fb      	ldrh	r3, [r7, #14]
 8003144:	4619      	mov	r1, r3
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	f00c fc52 	bl	800f9f0 <CDC_Transmit_FS>
}
 800314c:	bf00      	nop
 800314e:	3710      	adds	r7, #16
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}

08003154 <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 8003154:	b580      	push	{r7, lr}
 8003156:	b0a2      	sub	sp, #136	@ 0x88
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 800315c:	f107 0008 	add.w	r0, r7, #8
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	4a06      	ldr	r2, [pc, #24]	@ (800317c <usb_serial_println+0x28>)
 8003164:	2180      	movs	r1, #128	@ 0x80
 8003166:	f00d fda7 	bl	8010cb8 <sniprintf>
	usb_serial_print(buffer);
 800316a:	f107 0308 	add.w	r3, r7, #8
 800316e:	4618      	mov	r0, r3
 8003170:	f7ff ffde 	bl	8003130 <usb_serial_print>
}
 8003174:	bf00      	nop
 8003176:	3788      	adds	r7, #136	@ 0x88
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}
 800317c:	080130d8 	.word	0x080130d8

08003180 <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 8003180:	b480      	push	{r7}
 8003182:	b083      	sub	sp, #12
 8003184:	af00      	add	r7, sp, #0
 8003186:	4603      	mov	r3, r0
 8003188:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 800318a:	4a04      	ldr	r2, [pc, #16]	@ (800319c <modbus_Setup+0x1c>)
 800318c:	79fb      	ldrb	r3, [r7, #7]
 800318e:	7013      	strb	r3, [r2, #0]
}
 8003190:	bf00      	nop
 8003192:	370c      	adds	r7, #12
 8003194:	46bd      	mov	sp, r7
 8003196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319a:	4770      	bx	lr
 800319c:	200015a0 	.word	0x200015a0

080031a0 <modbus_handle_frame>:

// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 80031a0:	b590      	push	{r4, r7, lr}
 80031a2:	b0e5      	sub	sp, #404	@ 0x194
 80031a4:	af04      	add	r7, sp, #16
 80031a6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80031aa:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80031ae:	6018      	str	r0, [r3, #0]
 80031b0:	460a      	mov	r2, r1
 80031b2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80031b6:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80031ba:	801a      	strh	r2, [r3, #0]
	//debug
	static char debug_msg[256];
	snprintf(debug_msg, sizeof(debug_msg), "DEBUG: Frame len = %u, First four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
 80031bc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80031c0:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80031c4:	881a      	ldrh	r2, [r3, #0]
 80031c6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80031ca:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	4619      	mov	r1, r3
 80031d4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80031d8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	3301      	adds	r3, #1
 80031e0:	781b      	ldrb	r3, [r3, #0]
 80031e2:	4618      	mov	r0, r3
 80031e4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80031e8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	3302      	adds	r3, #2
 80031f0:	781b      	ldrb	r3, [r3, #0]
 80031f2:	461c      	mov	r4, r3
 80031f4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80031f8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	3303      	adds	r3, #3
 8003200:	781b      	ldrb	r3, [r3, #0]
 8003202:	9303      	str	r3, [sp, #12]
 8003204:	9402      	str	r4, [sp, #8]
 8003206:	9001      	str	r0, [sp, #4]
 8003208:	9100      	str	r1, [sp, #0]
 800320a:	4613      	mov	r3, r2
 800320c:	4ab2      	ldr	r2, [pc, #712]	@ (80034d8 <modbus_handle_frame+0x338>)
 800320e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003212:	48b2      	ldr	r0, [pc, #712]	@ (80034dc <modbus_handle_frame+0x33c>)
 8003214:	f00d fd50 	bl	8010cb8 <sniprintf>
	CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));
 8003218:	48b0      	ldr	r0, [pc, #704]	@ (80034dc <modbus_handle_frame+0x33c>)
 800321a:	f7fd f851 	bl	80002c0 <strlen>
 800321e:	4603      	mov	r3, r0
 8003220:	b29b      	uxth	r3, r3
 8003222:	4619      	mov	r1, r3
 8003224:	48ad      	ldr	r0, [pc, #692]	@ (80034dc <modbus_handle_frame+0x33c>)
 8003226:	f00c fbe3 	bl	800f9f0 <CDC_Transmit_FS>

	if (len < 6) return;
 800322a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800322e:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003232:	881b      	ldrh	r3, [r3, #0]
 8003234:	2b05      	cmp	r3, #5
 8003236:	f240 85a1 	bls.w	8003d7c <modbus_handle_frame+0xbdc>

	uint8_t address = frame[0];
 800323a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800323e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	781b      	ldrb	r3, [r3, #0]
 8003246:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 800324a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800324e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	785b      	ldrb	r3, [r3, #1]
 8003256:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 800325a:	4ba1      	ldr	r3, [pc, #644]	@ (80034e0 <modbus_handle_frame+0x340>)
 800325c:	781b      	ldrb	r3, [r3, #0]
 800325e:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8003262:	429a      	cmp	r2, r3
 8003264:	f040 858c 	bne.w	8003d80 <modbus_handle_frame+0xbe0>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 8003268:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800326c:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003270:	881b      	ldrh	r3, [r3, #0]
 8003272:	3b01      	subs	r3, #1
 8003274:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8003278:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800327c:	6812      	ldr	r2, [r2, #0]
 800327e:	4413      	add	r3, r2
 8003280:	781b      	ldrb	r3, [r3, #0]
 8003282:	b21b      	sxth	r3, r3
 8003284:	021b      	lsls	r3, r3, #8
 8003286:	b21a      	sxth	r2, r3
 8003288:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800328c:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8003290:	881b      	ldrh	r3, [r3, #0]
 8003292:	3b02      	subs	r3, #2
 8003294:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8003298:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 800329c:	6809      	ldr	r1, [r1, #0]
 800329e:	440b      	add	r3, r1
 80032a0:	781b      	ldrb	r3, [r3, #0]
 80032a2:	b21b      	sxth	r3, r3
 80032a4:	4313      	orrs	r3, r2
 80032a6:	b21b      	sxth	r3, r3
 80032a8:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 80032ac:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80032b0:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80032b4:	881b      	ldrh	r3, [r3, #0]
 80032b6:	3b02      	subs	r3, #2
 80032b8:	b29a      	uxth	r2, r3
 80032ba:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80032be:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80032c2:	4611      	mov	r1, r2
 80032c4:	6818      	ldr	r0, [r3, #0]
 80032c6:	f000 fd65 	bl	8003d94 <modbus_crc16>
 80032ca:	4603      	mov	r3, r0
 80032cc:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
	//static char debug_crc[256];
	//snprintf(debug_crc, sizeof(debug_crc), "DEBUG: Received CRC = 0x%02X, Calculated CRC = 0x%02X\r\n", received_crc, calculated_crc);
	//CDC_Transmit_FS((uint8_t*)debug_crc, strlen(debug_crc));

	if (received_crc != calculated_crc) {
 80032d0:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 80032d4:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 80032d8:	429a      	cmp	r2, r3
 80032da:	f040 8553 	bne.w	8003d84 <modbus_handle_frame+0xbe4>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 80032de:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 80032e2:	3b01      	subs	r3, #1
 80032e4:	2b0f      	cmp	r3, #15
 80032e6:	f200 8540 	bhi.w	8003d6a <modbus_handle_frame+0xbca>
 80032ea:	a201      	add	r2, pc, #4	@ (adr r2, 80032f0 <modbus_handle_frame+0x150>)
 80032ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032f0:	08003331 	.word	0x08003331
 80032f4:	080034e9 	.word	0x080034e9
 80032f8:	0800368d 	.word	0x0800368d
 80032fc:	080037f7 	.word	0x080037f7
 8003300:	08003971 	.word	0x08003971
 8003304:	08003a1d 	.word	0x08003a1d
 8003308:	08003d6b 	.word	0x08003d6b
 800330c:	08003d6b 	.word	0x08003d6b
 8003310:	08003d6b 	.word	0x08003d6b
 8003314:	08003d6b 	.word	0x08003d6b
 8003318:	08003d6b 	.word	0x08003d6b
 800331c:	08003d6b 	.word	0x08003d6b
 8003320:	08003d6b 	.word	0x08003d6b
 8003324:	08003d6b 	.word	0x08003d6b
 8003328:	08003ab5 	.word	0x08003ab5
 800332c:	08003c29 	.word	0x08003c29
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003330:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003334:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	3302      	adds	r3, #2
 800333c:	781b      	ldrb	r3, [r3, #0]
 800333e:	b21b      	sxth	r3, r3
 8003340:	021b      	lsls	r3, r3, #8
 8003342:	b21a      	sxth	r2, r3
 8003344:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003348:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	3303      	adds	r3, #3
 8003350:	781b      	ldrb	r3, [r3, #0]
 8003352:	b21b      	sxth	r3, r3
 8003354:	4313      	orrs	r3, r2
 8003356:	b21b      	sxth	r3, r3
 8003358:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 800335c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003360:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	3304      	adds	r3, #4
 8003368:	781b      	ldrb	r3, [r3, #0]
 800336a:	b21b      	sxth	r3, r3
 800336c:	021b      	lsls	r3, r3, #8
 800336e:	b21a      	sxth	r2, r3
 8003370:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003374:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	3305      	adds	r3, #5
 800337c:	781b      	ldrb	r3, [r3, #0]
 800337e:	b21b      	sxth	r3, r3
 8003380:	4313      	orrs	r3, r2
 8003382:	b21b      	sxth	r3, r3
 8003384:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 8003388:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 800338c:	2b00      	cmp	r3, #0
 800338e:	d003      	beq.n	8003398 <modbus_handle_frame+0x1f8>
 8003390:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003394:	2b04      	cmp	r3, #4
 8003396:	d909      	bls.n	80033ac <modbus_handle_frame+0x20c>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003398:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800339c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80033a0:	2203      	movs	r2, #3
 80033a2:	4618      	mov	r0, r3
 80033a4:	f000 fd5e 	bl	8003e64 <send_exception>
				return;
 80033a8:	f000 bced 	b.w	8003d86 <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 80033ac:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 80033b0:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80033b4:	4413      	add	r3, r2
 80033b6:	b29b      	uxth	r3, r3
 80033b8:	3b01      	subs	r3, #1
 80033ba:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 80033be:	4b49      	ldr	r3, [pc, #292]	@ (80034e4 <modbus_handle_frame+0x344>)
 80033c0:	881b      	ldrh	r3, [r3, #0]
 80033c2:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 80033c6:	429a      	cmp	r2, r3
 80033c8:	d309      	bcc.n	80033de <modbus_handle_frame+0x23e>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80033ca:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80033ce:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80033d2:	2202      	movs	r2, #2
 80033d4:	4618      	mov	r0, r3
 80033d6:	f000 fd45 	bl	8003e64 <send_exception>
				return;
 80033da:	f000 bcd4 	b.w	8003d86 <modbus_handle_frame+0xbe6>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80033de:	4b40      	ldr	r3, [pc, #256]	@ (80034e0 <modbus_handle_frame+0x340>)
 80033e0:	781a      	ldrb	r2, [r3, #0]
 80033e2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80033e6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80033ea:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80033ec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80033f0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80033f4:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80033f8:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 80033fa:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80033fe:	3307      	adds	r3, #7
 8003400:	2b00      	cmp	r3, #0
 8003402:	da00      	bge.n	8003406 <modbus_handle_frame+0x266>
 8003404:	3307      	adds	r3, #7
 8003406:	10db      	asrs	r3, r3, #3
 8003408:	b2da      	uxtb	r2, r3
 800340a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800340e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003412:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8003414:	2303      	movs	r3, #3
 8003416:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 800341a:	2300      	movs	r3, #0
 800341c:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 8003420:	2300      	movs	r3, #0
 8003422:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 8003426:	2300      	movs	r3, #0
 8003428:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 800342c:	e044      	b.n	80034b8 <modbus_handle_frame+0x318>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 800342e:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8003432:	4618      	mov	r0, r3
 8003434:	f7fe fcea 	bl	8001e0c <io_coil_read>
 8003438:	4603      	mov	r3, r0
 800343a:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 800343e:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8003442:	2b01      	cmp	r3, #1
 8003444:	d10b      	bne.n	800345e <modbus_handle_frame+0x2be>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8003446:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 800344a:	2201      	movs	r2, #1
 800344c:	fa02 f303 	lsl.w	r3, r2, r3
 8003450:	b25a      	sxtb	r2, r3
 8003452:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 8003456:	4313      	orrs	r3, r2
 8003458:	b25b      	sxtb	r3, r3
 800345a:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 800345e:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8003462:	3301      	adds	r3, #1
 8003464:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 8003468:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 800346c:	2b08      	cmp	r3, #8
 800346e:	d006      	beq.n	800347e <modbus_handle_frame+0x2de>
 8003470:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003474:	3b01      	subs	r3, #1
 8003476:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 800347a:	429a      	cmp	r2, r3
 800347c:	d112      	bne.n	80034a4 <modbus_handle_frame+0x304>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 800347e:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8003482:	1c5a      	adds	r2, r3, #1
 8003484:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 8003488:	4619      	mov	r1, r3
 800348a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800348e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003492:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8003496:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8003498:	2300      	movs	r3, #0
 800349a:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 800349e:	2300      	movs	r3, #0
 80034a0:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 80034a4:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 80034a8:	3301      	adds	r3, #1
 80034aa:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 80034ae:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 80034b2:	3301      	adds	r3, #1
 80034b4:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 80034b8:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80034bc:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80034c0:	429a      	cmp	r2, r3
 80034c2:	dbb4      	blt.n	800342e <modbus_handle_frame+0x28e>
			}

			send_response(responseData, responseLen);
 80034c4:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 80034c8:	f107 030c 	add.w	r3, r7, #12
 80034cc:	4611      	mov	r1, r2
 80034ce:	4618      	mov	r0, r3
 80034d0:	f000 fc9e 	bl	8003e10 <send_response>
 80034d4:	f000 bc57 	b.w	8003d86 <modbus_handle_frame+0xbe6>
 80034d8:	080130e0 	.word	0x080130e0
 80034dc:	200015a4 	.word	0x200015a4
 80034e0:	200015a0 	.word	0x200015a0
 80034e4:	20000ac8 	.word	0x20000ac8
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80034e8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80034ec:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	3302      	adds	r3, #2
 80034f4:	781b      	ldrb	r3, [r3, #0]
 80034f6:	b21b      	sxth	r3, r3
 80034f8:	021b      	lsls	r3, r3, #8
 80034fa:	b21a      	sxth	r2, r3
 80034fc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003500:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	3303      	adds	r3, #3
 8003508:	781b      	ldrb	r3, [r3, #0]
 800350a:	b21b      	sxth	r3, r3
 800350c:	4313      	orrs	r3, r2
 800350e:	b21b      	sxth	r3, r3
 8003510:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 8003514:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003518:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	3304      	adds	r3, #4
 8003520:	781b      	ldrb	r3, [r3, #0]
 8003522:	b21b      	sxth	r3, r3
 8003524:	021b      	lsls	r3, r3, #8
 8003526:	b21a      	sxth	r2, r3
 8003528:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800352c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	3305      	adds	r3, #5
 8003534:	781b      	ldrb	r3, [r3, #0]
 8003536:	b21b      	sxth	r3, r3
 8003538:	4313      	orrs	r3, r2
 800353a:	b21b      	sxth	r3, r3
 800353c:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 8003540:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003544:	2b00      	cmp	r3, #0
 8003546:	d003      	beq.n	8003550 <modbus_handle_frame+0x3b0>
 8003548:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800354c:	2b04      	cmp	r3, #4
 800354e:	d909      	bls.n	8003564 <modbus_handle_frame+0x3c4>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003550:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003554:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003558:	2203      	movs	r2, #3
 800355a:	4618      	mov	r0, r3
 800355c:	f000 fc82 	bl	8003e64 <send_exception>
				return;
 8003560:	f000 bc11 	b.w	8003d86 <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 8003564:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 8003568:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800356c:	4413      	add	r3, r2
 800356e:	b29b      	uxth	r3, r3
 8003570:	3b01      	subs	r3, #1
 8003572:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 8003576:	4bcb      	ldr	r3, [pc, #812]	@ (80038a4 <modbus_handle_frame+0x704>)
 8003578:	881b      	ldrh	r3, [r3, #0]
 800357a:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 800357e:	429a      	cmp	r2, r3
 8003580:	d308      	bcc.n	8003594 <modbus_handle_frame+0x3f4>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003582:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003586:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800358a:	2202      	movs	r2, #2
 800358c:	4618      	mov	r0, r3
 800358e:	f000 fc69 	bl	8003e64 <send_exception>
				return;
 8003592:	e3f8      	b.n	8003d86 <modbus_handle_frame+0xbe6>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8003594:	4bc4      	ldr	r3, [pc, #784]	@ (80038a8 <modbus_handle_frame+0x708>)
 8003596:	781a      	ldrb	r2, [r3, #0]
 8003598:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800359c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80035a0:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80035a2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80035a6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80035aa:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80035ae:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 80035b0:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80035b4:	3307      	adds	r3, #7
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	da00      	bge.n	80035bc <modbus_handle_frame+0x41c>
 80035ba:	3307      	adds	r3, #7
 80035bc:	10db      	asrs	r3, r3, #3
 80035be:	b2da      	uxtb	r2, r3
 80035c0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80035c4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80035c8:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80035ca:	2303      	movs	r3, #3
 80035cc:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 80035d0:	2300      	movs	r3, #0
 80035d2:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 80035d6:	2300      	movs	r3, #0
 80035d8:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 80035dc:	2300      	movs	r3, #0
 80035de:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 80035e2:	e044      	b.n	800366e <modbus_handle_frame+0x4ce>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 80035e4:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 80035e8:	4618      	mov	r0, r3
 80035ea:	f7fe fc89 	bl	8001f00 <io_discrete_in_read>
 80035ee:	4603      	mov	r3, r0
 80035f0:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 80035f4:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d10b      	bne.n	8003614 <modbus_handle_frame+0x474>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 80035fc:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8003600:	2201      	movs	r2, #1
 8003602:	fa02 f303 	lsl.w	r3, r2, r3
 8003606:	b25a      	sxtb	r2, r3
 8003608:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 800360c:	4313      	orrs	r3, r2
 800360e:	b25b      	sxtb	r3, r3
 8003610:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 8003614:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8003618:	3301      	adds	r3, #1
 800361a:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 800361e:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8003622:	2b08      	cmp	r3, #8
 8003624:	d006      	beq.n	8003634 <modbus_handle_frame+0x494>
 8003626:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800362a:	3b01      	subs	r3, #1
 800362c:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8003630:	429a      	cmp	r2, r3
 8003632:	d112      	bne.n	800365a <modbus_handle_frame+0x4ba>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8003634:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8003638:	1c5a      	adds	r2, r3, #1
 800363a:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 800363e:	4619      	mov	r1, r3
 8003640:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003644:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003648:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 800364c:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 800364e:	2300      	movs	r3, #0
 8003650:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 8003654:	2300      	movs	r3, #0
 8003656:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 800365a:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 800365e:	3301      	adds	r3, #1
 8003660:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 8003664:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8003668:	3301      	adds	r3, #1
 800366a:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 800366e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003672:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8003676:	429a      	cmp	r2, r3
 8003678:	dbb4      	blt.n	80035e4 <modbus_handle_frame+0x444>
			}

			send_response(responseData, responseLen);
 800367a:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 800367e:	f107 030c 	add.w	r3, r7, #12
 8003682:	4611      	mov	r1, r2
 8003684:	4618      	mov	r0, r3
 8003686:	f000 fbc3 	bl	8003e10 <send_response>
 800368a:	e37c      	b.n	8003d86 <modbus_handle_frame+0xbe6>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 800368c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003690:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	3302      	adds	r3, #2
 8003698:	781b      	ldrb	r3, [r3, #0]
 800369a:	b21b      	sxth	r3, r3
 800369c:	021b      	lsls	r3, r3, #8
 800369e:	b21a      	sxth	r2, r3
 80036a0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80036a4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	3303      	adds	r3, #3
 80036ac:	781b      	ldrb	r3, [r3, #0]
 80036ae:	b21b      	sxth	r3, r3
 80036b0:	4313      	orrs	r3, r2
 80036b2:	b21b      	sxth	r3, r3
 80036b4:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 80036b8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80036bc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	3304      	adds	r3, #4
 80036c4:	781b      	ldrb	r3, [r3, #0]
 80036c6:	b21b      	sxth	r3, r3
 80036c8:	021b      	lsls	r3, r3, #8
 80036ca:	b21a      	sxth	r2, r3
 80036cc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80036d0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	3305      	adds	r3, #5
 80036d8:	781b      	ldrb	r3, [r3, #0]
 80036da:	b21b      	sxth	r3, r3
 80036dc:	4313      	orrs	r3, r2
 80036de:	b21b      	sxth	r3, r3
 80036e0:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 80036e4:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d005      	beq.n	80036f8 <modbus_handle_frame+0x558>
 80036ec:	4b6f      	ldr	r3, [pc, #444]	@ (80038ac <modbus_handle_frame+0x70c>)
 80036ee:	881b      	ldrh	r3, [r3, #0]
 80036f0:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d908      	bls.n	800370a <modbus_handle_frame+0x56a>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80036f8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80036fc:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003700:	2203      	movs	r2, #3
 8003702:	4618      	mov	r0, r3
 8003704:	f000 fbae 	bl	8003e64 <send_exception>
				return;
 8003708:	e33d      	b.n	8003d86 <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 800370a:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 800370e:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8003712:	4413      	add	r3, r2
 8003714:	b29b      	uxth	r3, r3
 8003716:	3b01      	subs	r3, #1
 8003718:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 800371c:	4b63      	ldr	r3, [pc, #396]	@ (80038ac <modbus_handle_frame+0x70c>)
 800371e:	881b      	ldrh	r3, [r3, #0]
 8003720:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 8003724:	429a      	cmp	r2, r3
 8003726:	d308      	bcc.n	800373a <modbus_handle_frame+0x59a>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003728:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800372c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003730:	2202      	movs	r2, #2
 8003732:	4618      	mov	r0, r3
 8003734:	f000 fb96 	bl	8003e64 <send_exception>
				return;
 8003738:	e325      	b.n	8003d86 <modbus_handle_frame+0xbe6>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800373a:	4b5b      	ldr	r3, [pc, #364]	@ (80038a8 <modbus_handle_frame+0x708>)
 800373c:	781a      	ldrb	r2, [r3, #0]
 800373e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003742:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003746:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8003748:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800374c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003750:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8003754:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 8003756:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 800375a:	b2db      	uxtb	r3, r3
 800375c:	005b      	lsls	r3, r3, #1
 800375e:	b2da      	uxtb	r2, r3
 8003760:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003764:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003768:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 800376a:	2303      	movs	r3, #3
 800376c:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8003770:	2300      	movs	r3, #0
 8003772:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8003776:	e02f      	b.n	80037d8 <modbus_handle_frame+0x638>
				uint16_t regValue = io_holding_reg_read(startAddress);
 8003778:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 800377c:	4618      	mov	r0, r3
 800377e:	f7fe fc31 	bl	8001fe4 <io_holding_reg_read>
 8003782:	4603      	mov	r3, r0
 8003784:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8003788:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 800378c:	0a1b      	lsrs	r3, r3, #8
 800378e:	b299      	uxth	r1, r3
 8003790:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8003794:	1c5a      	adds	r2, r3, #1
 8003796:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 800379a:	461a      	mov	r2, r3
 800379c:	b2c9      	uxtb	r1, r1
 800379e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80037a2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80037a6:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 80037a8:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 80037ac:	1c5a      	adds	r2, r3, #1
 80037ae:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 80037b2:	461a      	mov	r2, r3
 80037b4:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80037b8:	b2d9      	uxtb	r1, r3
 80037ba:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80037be:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80037c2:	5499      	strb	r1, [r3, r2]

				startAddress++;
 80037c4:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 80037c8:	3301      	adds	r3, #1
 80037ca:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 80037ce:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80037d2:	3301      	adds	r3, #1
 80037d4:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80037d8:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80037dc:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 80037e0:	429a      	cmp	r2, r3
 80037e2:	dbc9      	blt.n	8003778 <modbus_handle_frame+0x5d8>
			}

			send_response(responseData, responseLen);
 80037e4:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 80037e8:	f107 030c 	add.w	r3, r7, #12
 80037ec:	4611      	mov	r1, r2
 80037ee:	4618      	mov	r0, r3
 80037f0:	f000 fb0e 	bl	8003e10 <send_response>
 80037f4:	e2c7      	b.n	8003d86 <modbus_handle_frame+0xbe6>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80037f6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80037fa:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	3302      	adds	r3, #2
 8003802:	781b      	ldrb	r3, [r3, #0]
 8003804:	b21b      	sxth	r3, r3
 8003806:	021b      	lsls	r3, r3, #8
 8003808:	b21a      	sxth	r2, r3
 800380a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800380e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	3303      	adds	r3, #3
 8003816:	781b      	ldrb	r3, [r3, #0]
 8003818:	b21b      	sxth	r3, r3
 800381a:	4313      	orrs	r3, r2
 800381c:	b21b      	sxth	r3, r3
 800381e:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8003822:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003826:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	3304      	adds	r3, #4
 800382e:	781b      	ldrb	r3, [r3, #0]
 8003830:	b21b      	sxth	r3, r3
 8003832:	021b      	lsls	r3, r3, #8
 8003834:	b21a      	sxth	r2, r3
 8003836:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800383a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	3305      	adds	r3, #5
 8003842:	781b      	ldrb	r3, [r3, #0]
 8003844:	b21b      	sxth	r3, r3
 8003846:	4313      	orrs	r3, r2
 8003848:	b21b      	sxth	r3, r3
 800384a:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 800384e:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8003852:	2b00      	cmp	r3, #0
 8003854:	d005      	beq.n	8003862 <modbus_handle_frame+0x6c2>
 8003856:	4b16      	ldr	r3, [pc, #88]	@ (80038b0 <modbus_handle_frame+0x710>)
 8003858:	881b      	ldrh	r3, [r3, #0]
 800385a:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 800385e:	429a      	cmp	r2, r3
 8003860:	d908      	bls.n	8003874 <modbus_handle_frame+0x6d4>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003862:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003866:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800386a:	2203      	movs	r2, #3
 800386c:	4618      	mov	r0, r3
 800386e:	f000 faf9 	bl	8003e64 <send_exception>
				return;
 8003872:	e288      	b.n	8003d86 <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8003874:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 8003878:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800387c:	4413      	add	r3, r2
 800387e:	b29b      	uxth	r3, r3
 8003880:	3b01      	subs	r3, #1
 8003882:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 8003886:	4b0a      	ldr	r3, [pc, #40]	@ (80038b0 <modbus_handle_frame+0x710>)
 8003888:	881b      	ldrh	r3, [r3, #0]
 800388a:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 800388e:	429a      	cmp	r2, r3
 8003890:	d310      	bcc.n	80038b4 <modbus_handle_frame+0x714>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003892:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003896:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800389a:	2202      	movs	r2, #2
 800389c:	4618      	mov	r0, r3
 800389e:	f000 fae1 	bl	8003e64 <send_exception>
				return;
 80038a2:	e270      	b.n	8003d86 <modbus_handle_frame+0xbe6>
 80038a4:	20000aec 	.word	0x20000aec
 80038a8:	200015a0 	.word	0x200015a0
 80038ac:	20000b08 	.word	0x20000b08
 80038b0:	2000130c 	.word	0x2000130c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 80038b4:	4bb2      	ldr	r3, [pc, #712]	@ (8003b80 <modbus_handle_frame+0x9e0>)
 80038b6:	781a      	ldrb	r2, [r3, #0]
 80038b8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80038bc:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80038c0:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80038c2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80038c6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80038ca:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80038ce:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 80038d0:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	005b      	lsls	r3, r3, #1
 80038d8:	b2da      	uxtb	r2, r3
 80038da:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80038de:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80038e2:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80038e4:	2303      	movs	r3, #3
 80038e6:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80038ea:	2300      	movs	r3, #0
 80038ec:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80038f0:	e02f      	b.n	8003952 <modbus_handle_frame+0x7b2>
				uint16_t regValue = io_input_reg_read(startAddress);
 80038f2:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 80038f6:	4618      	mov	r0, r3
 80038f8:	f7fe fc18 	bl	800212c <io_input_reg_read>
 80038fc:	4603      	mov	r3, r0
 80038fe:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8003902:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8003906:	0a1b      	lsrs	r3, r3, #8
 8003908:	b299      	uxth	r1, r3
 800390a:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 800390e:	1c5a      	adds	r2, r3, #1
 8003910:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8003914:	461a      	mov	r2, r3
 8003916:	b2c9      	uxtb	r1, r1
 8003918:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800391c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003920:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8003922:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8003926:	1c5a      	adds	r2, r3, #1
 8003928:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 800392c:	461a      	mov	r2, r3
 800392e:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8003932:	b2d9      	uxtb	r1, r3
 8003934:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003938:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800393c:	5499      	strb	r1, [r3, r2]

				startAddress++;
 800393e:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8003942:	3301      	adds	r3, #1
 8003944:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 8003948:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800394c:	3301      	adds	r3, #1
 800394e:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8003952:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8003956:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 800395a:	429a      	cmp	r2, r3
 800395c:	dbc9      	blt.n	80038f2 <modbus_handle_frame+0x752>
			}

			send_response(responseData, responseLen);
 800395e:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 8003962:	f107 030c 	add.w	r3, r7, #12
 8003966:	4611      	mov	r1, r2
 8003968:	4618      	mov	r0, r3
 800396a:	f000 fa51 	bl	8003e10 <send_response>
 800396e:	e20a      	b.n	8003d86 <modbus_handle_frame+0xbe6>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 8003970:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003974:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	3302      	adds	r3, #2
 800397c:	781b      	ldrb	r3, [r3, #0]
 800397e:	b21b      	sxth	r3, r3
 8003980:	021b      	lsls	r3, r3, #8
 8003982:	b21a      	sxth	r2, r3
 8003984:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003988:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	3303      	adds	r3, #3
 8003990:	781b      	ldrb	r3, [r3, #0]
 8003992:	b21b      	sxth	r3, r3
 8003994:	4313      	orrs	r3, r2
 8003996:	b21b      	sxth	r3, r3
 8003998:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 800399c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80039a0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	3304      	adds	r3, #4
 80039a8:	781b      	ldrb	r3, [r3, #0]
 80039aa:	b21b      	sxth	r3, r3
 80039ac:	021b      	lsls	r3, r3, #8
 80039ae:	b21a      	sxth	r2, r3
 80039b0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80039b4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	3305      	adds	r3, #5
 80039bc:	781b      	ldrb	r3, [r3, #0]
 80039be:	b21b      	sxth	r3, r3
 80039c0:	4313      	orrs	r3, r2
 80039c2:	b21b      	sxth	r3, r3
 80039c4:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 80039c8:	4b6e      	ldr	r3, [pc, #440]	@ (8003b84 <modbus_handle_frame+0x9e4>)
 80039ca:	881b      	ldrh	r3, [r3, #0]
 80039cc:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 80039d0:	429a      	cmp	r2, r3
 80039d2:	d308      	bcc.n	80039e6 <modbus_handle_frame+0x846>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80039d4:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80039d8:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80039dc:	2202      	movs	r2, #2
 80039de:	4618      	mov	r0, r3
 80039e0:	f000 fa40 	bl	8003e64 <send_exception>
				return;
 80039e4:	e1cf      	b.n	8003d86 <modbus_handle_frame+0xbe6>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 80039e6:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80039ea:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 80039ee:	bf0c      	ite	eq
 80039f0:	2301      	moveq	r3, #1
 80039f2:	2300      	movne	r3, #0
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 80039fa:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 80039fe:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 8003a02:	4611      	mov	r1, r2
 8003a04:	4618      	mov	r0, r3
 8003a06:	f7fe fa1d 	bl	8001e44 <io_coil_write>

			send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 8003a0a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a0e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a12:	2106      	movs	r1, #6
 8003a14:	6818      	ldr	r0, [r3, #0]
 8003a16:	f000 f9fb 	bl	8003e10 <send_response>
			break;
 8003a1a:	e1b4      	b.n	8003d86 <modbus_handle_frame+0xbe6>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8003a1c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a20:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	3302      	adds	r3, #2
 8003a28:	781b      	ldrb	r3, [r3, #0]
 8003a2a:	b21b      	sxth	r3, r3
 8003a2c:	021b      	lsls	r3, r3, #8
 8003a2e:	b21a      	sxth	r2, r3
 8003a30:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a34:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	3303      	adds	r3, #3
 8003a3c:	781b      	ldrb	r3, [r3, #0]
 8003a3e:	b21b      	sxth	r3, r3
 8003a40:	4313      	orrs	r3, r2
 8003a42:	b21b      	sxth	r3, r3
 8003a44:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8003a48:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a4c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	3304      	adds	r3, #4
 8003a54:	781b      	ldrb	r3, [r3, #0]
 8003a56:	b21b      	sxth	r3, r3
 8003a58:	021b      	lsls	r3, r3, #8
 8003a5a:	b21a      	sxth	r2, r3
 8003a5c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a60:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	3305      	adds	r3, #5
 8003a68:	781b      	ldrb	r3, [r3, #0]
 8003a6a:	b21b      	sxth	r3, r3
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	b21b      	sxth	r3, r3
 8003a70:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 8003a74:	4b44      	ldr	r3, [pc, #272]	@ (8003b88 <modbus_handle_frame+0x9e8>)
 8003a76:	881b      	ldrh	r3, [r3, #0]
 8003a78:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d308      	bcc.n	8003a92 <modbus_handle_frame+0x8f2>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003a80:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003a84:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003a88:	2202      	movs	r2, #2
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f000 f9ea 	bl	8003e64 <send_exception>
				return;
 8003a90:	e179      	b.n	8003d86 <modbus_handle_frame+0xbe6>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8003a92:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 8003a96:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 8003a9a:	4611      	mov	r1, r2
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	f7fe fac1 	bl	8002024 <io_holding_reg_write>
			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8003aa2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003aa6:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003aaa:	2106      	movs	r1, #6
 8003aac:	6818      	ldr	r0, [r3, #0]
 8003aae:	f000 f9af 	bl	8003e10 <send_response>
			break;
 8003ab2:	e168      	b.n	8003d86 <modbus_handle_frame+0xbe6>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003ab4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003ab8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	3302      	adds	r3, #2
 8003ac0:	781b      	ldrb	r3, [r3, #0]
 8003ac2:	b21b      	sxth	r3, r3
 8003ac4:	021b      	lsls	r3, r3, #8
 8003ac6:	b21a      	sxth	r2, r3
 8003ac8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003acc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	3303      	adds	r3, #3
 8003ad4:	781b      	ldrb	r3, [r3, #0]
 8003ad6:	b21b      	sxth	r3, r3
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	b21b      	sxth	r3, r3
 8003adc:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8003ae0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003ae4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	3304      	adds	r3, #4
 8003aec:	781b      	ldrb	r3, [r3, #0]
 8003aee:	b21b      	sxth	r3, r3
 8003af0:	021b      	lsls	r3, r3, #8
 8003af2:	b21a      	sxth	r2, r3
 8003af4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003af8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	3305      	adds	r3, #5
 8003b00:	781b      	ldrb	r3, [r3, #0]
 8003b02:	b21b      	sxth	r3, r3
 8003b04:	4313      	orrs	r3, r2
 8003b06:	b21b      	sxth	r3, r3
 8003b08:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 8003b0c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003b10:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	799b      	ldrb	r3, [r3, #6]
 8003b18:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 8003b1c:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8003b20:	3307      	adds	r3, #7
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	da00      	bge.n	8003b28 <modbus_handle_frame+0x988>
 8003b26:	3307      	adds	r3, #7
 8003b28:	10db      	asrs	r3, r3, #3
 8003b2a:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 8003b2e:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8003b32:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8003b36:	4413      	add	r3, r2
 8003b38:	4a12      	ldr	r2, [pc, #72]	@ (8003b84 <modbus_handle_frame+0x9e4>)
 8003b3a:	8812      	ldrh	r2, [r2, #0]
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	dd08      	ble.n	8003b52 <modbus_handle_frame+0x9b2>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003b40:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003b44:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003b48:	2202      	movs	r2, #2
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	f000 f98a 	bl	8003e64 <send_exception>
				return;
 8003b50:	e119      	b.n	8003d86 <modbus_handle_frame+0xbe6>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 8003b52:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 8003b56:	b29b      	uxth	r3, r3
 8003b58:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d008      	beq.n	8003b72 <modbus_handle_frame+0x9d2>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003b60:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003b64:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003b68:	2203      	movs	r2, #3
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f000 f97a 	bl	8003e64 <send_exception>
				return;
 8003b70:	e109      	b.n	8003d86 <modbus_handle_frame+0xbe6>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 8003b72:	2307      	movs	r3, #7
 8003b74:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 8003b78:	2300      	movs	r3, #0
 8003b7a:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8003b7e:	e044      	b.n	8003c0a <modbus_handle_frame+0xa6a>
 8003b80:	200015a0 	.word	0x200015a0
 8003b84:	20000ac8 	.word	0x20000ac8
 8003b88:	20000b08 	.word	0x20000b08
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 8003b8c:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8003b90:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8003b94:	4413      	add	r3, r2
 8003b96:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 8003b9a:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8003b9e:	08db      	lsrs	r3, r3, #3
 8003ba0:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 8003ba4:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8003ba8:	f003 0307 	and.w	r3, r3, #7
 8003bac:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 8003bb0:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 8003bb4:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8003bb8:	4413      	add	r3, r2
 8003bba:	461a      	mov	r2, r3
 8003bbc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003bc0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4413      	add	r3, r2
 8003bc8:	781b      	ldrb	r3, [r3, #0]
 8003bca:	461a      	mov	r2, r3
 8003bcc:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8003bd0:	fa42 f303 	asr.w	r3, r2, r3
 8003bd4:	b2db      	uxtb	r3, r3
 8003bd6:	f003 0301 	and.w	r3, r3, #1
 8003bda:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 8003bde:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	bf14      	ite	ne
 8003be6:	2301      	movne	r3, #1
 8003be8:	2300      	moveq	r3, #0
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 8003bf0:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 8003bf4:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8003bf8:	4611      	mov	r1, r2
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f7fe f922 	bl	8001e44 <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 8003c00:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8003c04:	3301      	adds	r3, #1
 8003c06:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8003c0a:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8003c0e:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8003c12:	429a      	cmp	r2, r3
 8003c14:	d3ba      	bcc.n	8003b8c <modbus_handle_frame+0x9ec>
			}

			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8003c16:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c1a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c1e:	2106      	movs	r1, #6
 8003c20:	6818      	ldr	r0, [r3, #0]
 8003c22:	f000 f8f5 	bl	8003e10 <send_response>
			break;
 8003c26:	e0ae      	b.n	8003d86 <modbus_handle_frame+0xbe6>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003c28:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c2c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	3302      	adds	r3, #2
 8003c34:	781b      	ldrb	r3, [r3, #0]
 8003c36:	b21b      	sxth	r3, r3
 8003c38:	021b      	lsls	r3, r3, #8
 8003c3a:	b21a      	sxth	r2, r3
 8003c3c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c40:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	3303      	adds	r3, #3
 8003c48:	781b      	ldrb	r3, [r3, #0]
 8003c4a:	b21b      	sxth	r3, r3
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	b21b      	sxth	r3, r3
 8003c50:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8003c54:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c58:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	3304      	adds	r3, #4
 8003c60:	781b      	ldrb	r3, [r3, #0]
 8003c62:	b21b      	sxth	r3, r3
 8003c64:	021b      	lsls	r3, r3, #8
 8003c66:	b21a      	sxth	r2, r3
 8003c68:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c6c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	3305      	adds	r3, #5
 8003c74:	781b      	ldrb	r3, [r3, #0]
 8003c76:	b21b      	sxth	r3, r3
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	b21b      	sxth	r3, r3
 8003c7c:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 8003c80:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003c84:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	799b      	ldrb	r3, [r3, #6]
 8003c8c:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 8003c90:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8003c94:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8003c98:	4413      	add	r3, r2
 8003c9a:	4a3d      	ldr	r2, [pc, #244]	@ (8003d90 <modbus_handle_frame+0xbf0>)
 8003c9c:	8812      	ldrh	r2, [r2, #0]
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	dd08      	ble.n	8003cb4 <modbus_handle_frame+0xb14>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003ca2:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003ca6:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003caa:	2202      	movs	r2, #2
 8003cac:	4618      	mov	r0, r3
 8003cae:	f000 f8d9 	bl	8003e64 <send_exception>
				return;
 8003cb2:	e068      	b.n	8003d86 <modbus_handle_frame+0xbe6>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 8003cb4:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 8003cb8:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8003cbc:	005b      	lsls	r3, r3, #1
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	d008      	beq.n	8003cd4 <modbus_handle_frame+0xb34>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003cc2:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003cc6:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003cca:	2203      	movs	r2, #3
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f000 f8c9 	bl	8003e64 <send_exception>
				return;
 8003cd2:	e058      	b.n	8003d86 <modbus_handle_frame+0xbe6>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 8003cd4:	2307      	movs	r3, #7
 8003cd6:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8003cda:	2300      	movs	r3, #0
 8003cdc:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003ce0:	e034      	b.n	8003d4c <modbus_handle_frame+0xbac>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 8003ce2:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003ce6:	b29a      	uxth	r2, r3
 8003ce8:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8003cec:	4413      	add	r3, r2
 8003cee:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 8003cf2:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8003cf6:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8003cfa:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003cfe:	6812      	ldr	r2, [r2, #0]
 8003d00:	4413      	add	r3, r2
 8003d02:	781b      	ldrb	r3, [r3, #0]
 8003d04:	b21b      	sxth	r3, r3
 8003d06:	021b      	lsls	r3, r3, #8
 8003d08:	b21a      	sxth	r2, r3
 8003d0a:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8003d0e:	3301      	adds	r3, #1
 8003d10:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8003d14:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8003d18:	6809      	ldr	r1, [r1, #0]
 8003d1a:	440b      	add	r3, r1
 8003d1c:	781b      	ldrb	r3, [r3, #0]
 8003d1e:	b21b      	sxth	r3, r3
 8003d20:	4313      	orrs	r3, r2
 8003d22:	b21b      	sxth	r3, r3
 8003d24:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8003d28:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8003d2c:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 8003d30:	4611      	mov	r1, r2
 8003d32:	4618      	mov	r0, r3
 8003d34:	f7fe f976 	bl	8002024 <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 8003d38:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8003d3c:	3302      	adds	r3, #2
 8003d3e:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 8003d42:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003d46:	3301      	adds	r3, #1
 8003d48:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003d4c:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8003d50:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8003d54:	429a      	cmp	r2, r3
 8003d56:	dbc4      	blt.n	8003ce2 <modbus_handle_frame+0xb42>
			}

			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8003d58:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003d5c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003d60:	2106      	movs	r1, #6
 8003d62:	6818      	ldr	r0, [r3, #0]
 8003d64:	f000 f854 	bl	8003e10 <send_response>
			break;
 8003d68:	e00d      	b.n	8003d86 <modbus_handle_frame+0xbe6>
		}

		default:
			send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 8003d6a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003d6e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003d72:	2201      	movs	r2, #1
 8003d74:	4618      	mov	r0, r3
 8003d76:	f000 f875 	bl	8003e64 <send_exception>
			break;
 8003d7a:	e004      	b.n	8003d86 <modbus_handle_frame+0xbe6>
	if (len < 6) return;
 8003d7c:	bf00      	nop
 8003d7e:	e002      	b.n	8003d86 <modbus_handle_frame+0xbe6>
	if (address != slave_address) return;
 8003d80:	bf00      	nop
 8003d82:	e000      	b.n	8003d86 <modbus_handle_frame+0xbe6>
		return;
 8003d84:	bf00      	nop
	}
}
 8003d86:	f507 77c2 	add.w	r7, r7, #388	@ 0x184
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd90      	pop	{r4, r7, pc}
 8003d8e:	bf00      	nop
 8003d90:	20000b08 	.word	0x20000b08

08003d94 <modbus_crc16>:
}*/


// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
static uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8003d94:	b480      	push	{r7}
 8003d96:	b085      	sub	sp, #20
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
 8003d9c:	460b      	mov	r3, r1
 8003d9e:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8003da0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003da4:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 8003da6:	2300      	movs	r3, #0
 8003da8:	81bb      	strh	r3, [r7, #12]
 8003daa:	e026      	b.n	8003dfa <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 8003dac:	89bb      	ldrh	r3, [r7, #12]
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	4413      	add	r3, r2
 8003db2:	781b      	ldrb	r3, [r3, #0]
 8003db4:	461a      	mov	r2, r3
 8003db6:	89fb      	ldrh	r3, [r7, #14]
 8003db8:	4053      	eors	r3, r2
 8003dba:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	72fb      	strb	r3, [r7, #11]
 8003dc0:	e015      	b.n	8003dee <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 8003dc2:	89fb      	ldrh	r3, [r7, #14]
 8003dc4:	f003 0301 	and.w	r3, r3, #1
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d00a      	beq.n	8003de2 <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 8003dcc:	89fb      	ldrh	r3, [r7, #14]
 8003dce:	085b      	lsrs	r3, r3, #1
 8003dd0:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 8003dd2:	89fb      	ldrh	r3, [r7, #14]
 8003dd4:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8003dd8:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8003ddc:	43db      	mvns	r3, r3
 8003dde:	81fb      	strh	r3, [r7, #14]
 8003de0:	e002      	b.n	8003de8 <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 8003de2:	89fb      	ldrh	r3, [r7, #14]
 8003de4:	085b      	lsrs	r3, r3, #1
 8003de6:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8003de8:	7afb      	ldrb	r3, [r7, #11]
 8003dea:	3301      	adds	r3, #1
 8003dec:	72fb      	strb	r3, [r7, #11]
 8003dee:	7afb      	ldrb	r3, [r7, #11]
 8003df0:	2b07      	cmp	r3, #7
 8003df2:	d9e6      	bls.n	8003dc2 <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8003df4:	89bb      	ldrh	r3, [r7, #12]
 8003df6:	3301      	adds	r3, #1
 8003df8:	81bb      	strh	r3, [r7, #12]
 8003dfa:	89ba      	ldrh	r2, [r7, #12]
 8003dfc:	887b      	ldrh	r3, [r7, #2]
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d3d4      	bcc.n	8003dac <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 8003e02:	89fb      	ldrh	r3, [r7, #14]
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	3714      	adds	r7, #20
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0e:	4770      	bx	lr

08003e10 <send_response>:

// Send the response over RS485
static void send_response(uint8_t* frame, uint16_t len) {
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b084      	sub	sp, #16
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
 8003e18:	460b      	mov	r3, r1
 8003e1a:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 8003e1c:	887b      	ldrh	r3, [r7, #2]
 8003e1e:	4619      	mov	r1, r3
 8003e20:	6878      	ldr	r0, [r7, #4]
 8003e22:	f7ff ffb7 	bl	8003d94 <modbus_crc16>
 8003e26:	4603      	mov	r3, r0
 8003e28:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 8003e2a:	887b      	ldrh	r3, [r7, #2]
 8003e2c:	1c5a      	adds	r2, r3, #1
 8003e2e:	807a      	strh	r2, [r7, #2]
 8003e30:	461a      	mov	r2, r3
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	4413      	add	r3, r2
 8003e36:	89fa      	ldrh	r2, [r7, #14]
 8003e38:	b2d2      	uxtb	r2, r2
 8003e3a:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8003e3c:	89fb      	ldrh	r3, [r7, #14]
 8003e3e:	0a1b      	lsrs	r3, r3, #8
 8003e40:	b29a      	uxth	r2, r3
 8003e42:	887b      	ldrh	r3, [r7, #2]
 8003e44:	1c59      	adds	r1, r3, #1
 8003e46:	8079      	strh	r1, [r7, #2]
 8003e48:	4619      	mov	r1, r3
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	440b      	add	r3, r1
 8003e4e:	b2d2      	uxtb	r2, r2
 8003e50:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 8003e52:	887b      	ldrh	r3, [r7, #2]
 8003e54:	4619      	mov	r1, r3
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f000 f8a6 	bl	8003fa8 <RS485_Transmit>
}
 8003e5c:	bf00      	nop
 8003e5e:	3710      	adds	r7, #16
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bd80      	pop	{r7, pc}

08003e64 <send_exception>:

// Send the exception over RS485
static void send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b084      	sub	sp, #16
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	71fb      	strb	r3, [r7, #7]
 8003e6e:	460b      	mov	r3, r1
 8003e70:	71bb      	strb	r3, [r7, #6]
 8003e72:	4613      	mov	r3, r2
 8003e74:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 8003e76:	79fb      	ldrb	r3, [r7, #7]
 8003e78:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 8003e7a:	79bb      	ldrb	r3, [r7, #6]
 8003e7c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003e80:	b2db      	uxtb	r3, r3
 8003e82:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 8003e84:	797b      	ldrb	r3, [r7, #5]
 8003e86:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 8003e88:	f107 0308 	add.w	r3, r7, #8
 8003e8c:	2103      	movs	r1, #3
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f7ff ff80 	bl	8003d94 <modbus_crc16>
 8003e94:	4603      	mov	r3, r0
 8003e96:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 8003e98:	89fb      	ldrh	r3, [r7, #14]
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 8003e9e:	89fb      	ldrh	r3, [r7, #14]
 8003ea0:	0a1b      	lsrs	r3, r3, #8
 8003ea2:	b29b      	uxth	r3, r3
 8003ea4:	b2db      	uxtb	r3, r3
 8003ea6:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 8003ea8:	f107 0308 	add.w	r3, r7, #8
 8003eac:	2105      	movs	r1, #5
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f000 f87a 	bl	8003fa8 <RS485_Transmit>
}
 8003eb4:	bf00      	nop
 8003eb6:	3710      	adds	r7, #16
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}

08003ebc <modbusGetSlaveAddress>:

uint8_t modbusGetSlaveAddress(void) {
 8003ebc:	b480      	push	{r7}
 8003ebe:	af00      	add	r7, sp, #0
	return slave_address;
 8003ec0:	4b03      	ldr	r3, [pc, #12]	@ (8003ed0 <modbusGetSlaveAddress+0x14>)
 8003ec2:	781b      	ldrb	r3, [r3, #0]
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr
 8003ece:	bf00      	nop
 8003ed0:	200015a0 	.word	0x200015a0

08003ed4 <RS485_SetTransmitMode>:
static volatile uint8_t rs485_rx_frame_tail = 0; // points to where the oldest unprocessed frame is
static volatile uint8_t rs485_tx_frame_head = 0;
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

void RS485_SetTransmitMode(void) {
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8003ed8:	4b07      	ldr	r3, [pc, #28]	@ (8003ef8 <RS485_SetTransmitMode+0x24>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a07      	ldr	r2, [pc, #28]	@ (8003efc <RS485_SetTransmitMode+0x28>)
 8003ede:	8811      	ldrh	r1, [r2, #0]
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f002 ff1e 	bl	8006d24 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8003ee8:	2201      	movs	r2, #1
 8003eea:	2140      	movs	r1, #64	@ 0x40
 8003eec:	4804      	ldr	r0, [pc, #16]	@ (8003f00 <RS485_SetTransmitMode+0x2c>)
 8003eee:	f002 ff19 	bl	8006d24 <HAL_GPIO_WritePin>
#endif
}
 8003ef2:	bf00      	nop
 8003ef4:	bd80      	pop	{r7, pc}
 8003ef6:	bf00      	nop
 8003ef8:	200016a4 	.word	0x200016a4
 8003efc:	200016a8 	.word	0x200016a8
 8003f00:	48000800 	.word	0x48000800

08003f04 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8003f04:	b580      	push	{r7, lr}
 8003f06:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8003f08:	4b07      	ldr	r3, [pc, #28]	@ (8003f28 <RS485_SetReceiveMode+0x24>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a07      	ldr	r2, [pc, #28]	@ (8003f2c <RS485_SetReceiveMode+0x28>)
 8003f0e:	8811      	ldrh	r1, [r2, #0]
 8003f10:	2200      	movs	r2, #0
 8003f12:	4618      	mov	r0, r3
 8003f14:	f002 ff06 	bl	8006d24 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8003f18:	2200      	movs	r2, #0
 8003f1a:	2140      	movs	r1, #64	@ 0x40
 8003f1c:	4804      	ldr	r0, [pc, #16]	@ (8003f30 <RS485_SetReceiveMode+0x2c>)
 8003f1e:	f002 ff01 	bl	8006d24 <HAL_GPIO_WritePin>
#endif
}
 8003f22:	bf00      	nop
 8003f24:	bd80      	pop	{r7, pc}
 8003f26:	bf00      	nop
 8003f28:	200016a4 	.word	0x200016a4
 8003f2c:	200016a8 	.word	0x200016a8
 8003f30:	48000800 	.word	0x48000800

08003f34 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b082      	sub	sp, #8
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
 8003f3c:	460b      	mov	r3, r1
 8003f3e:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 8003f40:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8003f44:	2100      	movs	r1, #0
 8003f46:	4810      	ldr	r0, [pc, #64]	@ (8003f88 <RS485_Setup+0x54>)
 8003f48:	f00c ff6b 	bl	8010e22 <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 8003f4c:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8003f50:	2100      	movs	r1, #0
 8003f52:	480e      	ldr	r0, [pc, #56]	@ (8003f8c <RS485_Setup+0x58>)
 8003f54:	f00c ff65 	bl	8010e22 <memset>
	rs485_tx_frame_head = 0;
 8003f58:	4b0d      	ldr	r3, [pc, #52]	@ (8003f90 <RS485_Setup+0x5c>)
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 8003f5e:	4b0d      	ldr	r3, [pc, #52]	@ (8003f94 <RS485_Setup+0x60>)
 8003f60:	2200      	movs	r2, #0
 8003f62:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8003f64:	4a0c      	ldr	r2, [pc, #48]	@ (8003f98 <RS485_Setup+0x64>)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 8003f6a:	4a0c      	ldr	r2, [pc, #48]	@ (8003f9c <RS485_Setup+0x68>)
 8003f6c:	887b      	ldrh	r3, [r7, #2]
 8003f6e:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 8003f70:	f7ff ffc8 	bl	8003f04 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8003f74:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003f78:	4909      	ldr	r1, [pc, #36]	@ (8003fa0 <RS485_Setup+0x6c>)
 8003f7a:	480a      	ldr	r0, [pc, #40]	@ (8003fa4 <RS485_Setup+0x70>)
 8003f7c:	f008 f82f 	bl	800bfde <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8003f80:	bf00      	nop
 8003f82:	3708      	adds	r7, #8
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bd80      	pop	{r7, pc}
 8003f88:	200017ac 	.word	0x200017ac
 8003f8c:	20001fbc 	.word	0x20001fbc
 8003f90:	200027ce 	.word	0x200027ce
 8003f94:	200027cf 	.word	0x200027cf
 8003f98:	200016a4 	.word	0x200016a4
 8003f9c:	200016a8 	.word	0x200016a8
 8003fa0:	200016ac 	.word	0x200016ac
 8003fa4:	20001448 	.word	0x20001448

08003fa8 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b084      	sub	sp, #16
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
 8003fb0:	460b      	mov	r3, r1
 8003fb2:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8003fb4:	887b      	ldrh	r3, [r7, #2]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d036      	beq.n	8004028 <RS485_Transmit+0x80>
 8003fba:	887b      	ldrh	r3, [r7, #2]
 8003fbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fc0:	d832      	bhi.n	8004028 <RS485_Transmit+0x80>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8003fc2:	4b1b      	ldr	r3, [pc, #108]	@ (8004030 <RS485_Transmit+0x88>)
 8003fc4:	781b      	ldrb	r3, [r3, #0]
 8003fc6:	b2db      	uxtb	r3, r3
 8003fc8:	3301      	adds	r3, #1
 8003fca:	425a      	negs	r2, r3
 8003fcc:	f003 0307 	and.w	r3, r3, #7
 8003fd0:	f002 0207 	and.w	r2, r2, #7
 8003fd4:	bf58      	it	pl
 8003fd6:	4253      	negpl	r3, r2
 8003fd8:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 8003fda:	4b16      	ldr	r3, [pc, #88]	@ (8004034 <RS485_Transmit+0x8c>)
 8003fdc:	781b      	ldrb	r3, [r3, #0]
 8003fde:	b2db      	uxtb	r3, r3
 8003fe0:	7bfa      	ldrb	r2, [r7, #15]
 8003fe2:	429a      	cmp	r2, r3
 8003fe4:	d021      	beq.n	800402a <RS485_Transmit+0x82>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 8003fe6:	4b12      	ldr	r3, [pc, #72]	@ (8004030 <RS485_Transmit+0x88>)
 8003fe8:	781b      	ldrb	r3, [r3, #0]
 8003fea:	b2db      	uxtb	r3, r3
 8003fec:	461a      	mov	r2, r3
 8003fee:	4613      	mov	r3, r2
 8003ff0:	01db      	lsls	r3, r3, #7
 8003ff2:	4413      	add	r3, r2
 8003ff4:	005b      	lsls	r3, r3, #1
 8003ff6:	4a10      	ldr	r2, [pc, #64]	@ (8004038 <RS485_Transmit+0x90>)
 8003ff8:	4413      	add	r3, r2
 8003ffa:	887a      	ldrh	r2, [r7, #2]
 8003ffc:	6879      	ldr	r1, [r7, #4]
 8003ffe:	4618      	mov	r0, r3
 8004000:	f00c ff8f 	bl	8010f22 <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 8004004:	4b0a      	ldr	r3, [pc, #40]	@ (8004030 <RS485_Transmit+0x88>)
 8004006:	781b      	ldrb	r3, [r3, #0]
 8004008:	b2db      	uxtb	r3, r3
 800400a:	4619      	mov	r1, r3
 800400c:	4a0a      	ldr	r2, [pc, #40]	@ (8004038 <RS485_Transmit+0x90>)
 800400e:	460b      	mov	r3, r1
 8004010:	01db      	lsls	r3, r3, #7
 8004012:	440b      	add	r3, r1
 8004014:	005b      	lsls	r3, r3, #1
 8004016:	4413      	add	r3, r2
 8004018:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800401c:	887a      	ldrh	r2, [r7, #2]
 800401e:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 8004020:	4a03      	ldr	r2, [pc, #12]	@ (8004030 <RS485_Transmit+0x88>)
 8004022:	7bfb      	ldrb	r3, [r7, #15]
 8004024:	7013      	strb	r3, [r2, #0]
 8004026:	e000      	b.n	800402a <RS485_Transmit+0x82>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8004028:	bf00      	nop
    } else {
    	// TODO: Handle overflow...
    }
}
 800402a:	3710      	adds	r7, #16
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}
 8004030:	200027ce 	.word	0x200027ce
 8004034:	200027cf 	.word	0x200027cf
 8004038:	20001fbc 	.word	0x20001fbc

0800403c <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 800403c:	b580      	push	{r7, lr}
 800403e:	b084      	sub	sp, #16
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
 8004044:	460b      	mov	r3, r1
 8004046:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a21      	ldr	r2, [pc, #132]	@ (80040d4 <HAL_UARTEx_RxEventCallback+0x98>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d13b      	bne.n	80040ca <HAL_UARTEx_RxEventCallback+0x8e>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8004052:	4b21      	ldr	r3, [pc, #132]	@ (80040d8 <HAL_UARTEx_RxEventCallback+0x9c>)
 8004054:	781b      	ldrb	r3, [r3, #0]
 8004056:	b2db      	uxtb	r3, r3
 8004058:	3301      	adds	r3, #1
 800405a:	425a      	negs	r2, r3
 800405c:	f003 0307 	and.w	r3, r3, #7
 8004060:	f002 0207 	and.w	r2, r2, #7
 8004064:	bf58      	it	pl
 8004066:	4253      	negpl	r3, r2
 8004068:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 800406a:	4b1c      	ldr	r3, [pc, #112]	@ (80040dc <HAL_UARTEx_RxEventCallback+0xa0>)
 800406c:	781b      	ldrb	r3, [r3, #0]
 800406e:	b2db      	uxtb	r3, r3
 8004070:	7bfa      	ldrb	r2, [r7, #15]
 8004072:	429a      	cmp	r2, r3
 8004074:	d023      	beq.n	80040be <HAL_UARTEx_RxEventCallback+0x82>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 8004076:	887b      	ldrh	r3, [r7, #2]
 8004078:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800407c:	d81f      	bhi.n	80040be <HAL_UARTEx_RxEventCallback+0x82>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 800407e:	4b16      	ldr	r3, [pc, #88]	@ (80040d8 <HAL_UARTEx_RxEventCallback+0x9c>)
 8004080:	781b      	ldrb	r3, [r3, #0]
 8004082:	b2db      	uxtb	r3, r3
 8004084:	461a      	mov	r2, r3
 8004086:	4613      	mov	r3, r2
 8004088:	01db      	lsls	r3, r3, #7
 800408a:	4413      	add	r3, r2
 800408c:	005b      	lsls	r3, r3, #1
 800408e:	4a14      	ldr	r2, [pc, #80]	@ (80040e0 <HAL_UARTEx_RxEventCallback+0xa4>)
 8004090:	4413      	add	r3, r2
 8004092:	887a      	ldrh	r2, [r7, #2]
 8004094:	4913      	ldr	r1, [pc, #76]	@ (80040e4 <HAL_UARTEx_RxEventCallback+0xa8>)
 8004096:	4618      	mov	r0, r3
 8004098:	f00c ff43 	bl	8010f22 <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 800409c:	4b0e      	ldr	r3, [pc, #56]	@ (80040d8 <HAL_UARTEx_RxEventCallback+0x9c>)
 800409e:	781b      	ldrb	r3, [r3, #0]
 80040a0:	b2db      	uxtb	r3, r3
 80040a2:	4619      	mov	r1, r3
 80040a4:	4a0e      	ldr	r2, [pc, #56]	@ (80040e0 <HAL_UARTEx_RxEventCallback+0xa4>)
 80040a6:	460b      	mov	r3, r1
 80040a8:	01db      	lsls	r3, r3, #7
 80040aa:	440b      	add	r3, r1
 80040ac:	005b      	lsls	r3, r3, #1
 80040ae:	4413      	add	r3, r2
 80040b0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80040b4:	887a      	ldrh	r2, [r7, #2]
 80040b6:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 80040b8:	4a07      	ldr	r2, [pc, #28]	@ (80040d8 <HAL_UARTEx_RxEventCallback+0x9c>)
 80040ba:	7bfb      	ldrb	r3, [r7, #15]
 80040bc:	7013      	strb	r3, [r2, #0]
		} else {
			// TODO: Handle overflow...
		}

		// Ready for next reception
		HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80040be:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80040c2:	4908      	ldr	r1, [pc, #32]	@ (80040e4 <HAL_UARTEx_RxEventCallback+0xa8>)
 80040c4:	4808      	ldr	r0, [pc, #32]	@ (80040e8 <HAL_UARTEx_RxEventCallback+0xac>)
 80040c6:	f007 ff8a 	bl	800bfde <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 80040ca:	bf00      	nop
 80040cc:	3710      	adds	r7, #16
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}
 80040d2:	bf00      	nop
 80040d4:	40013800 	.word	0x40013800
 80040d8:	200027cc 	.word	0x200027cc
 80040dc:	200027cd 	.word	0x200027cd
 80040e0:	200017ac 	.word	0x200017ac
 80040e4:	200016ac 	.word	0x200016ac
 80040e8:	20001448 	.word	0x20001448

080040ec <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 80040f0:	4b0a      	ldr	r3, [pc, #40]	@ (800411c <RS485_TCCallback+0x30>)
 80040f2:	2200      	movs	r2, #0
 80040f4:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 80040f6:	f7ff ff05 	bl	8003f04 <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 80040fa:	4b09      	ldr	r3, [pc, #36]	@ (8004120 <RS485_TCCallback+0x34>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	4b07      	ldr	r3, [pc, #28]	@ (8004120 <RS485_TCCallback+0x34>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004108:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 800410a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800410e:	4905      	ldr	r1, [pc, #20]	@ (8004124 <RS485_TCCallback+0x38>)
 8004110:	4803      	ldr	r0, [pc, #12]	@ (8004120 <RS485_TCCallback+0x34>)
 8004112:	f007 ff64 	bl	800bfde <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 8004116:	bf00      	nop
 8004118:	bd80      	pop	{r7, pc}
 800411a:	bf00      	nop
 800411c:	200027d0 	.word	0x200027d0
 8004120:	20001448 	.word	0x20001448
 8004124:	200016ac 	.word	0x200016ac

08004128 <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 8004128:	b580      	push	{r7, lr}
 800412a:	b082      	sub	sp, #8
 800412c:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 800412e:	e02b      	b.n	8004188 <RS485_ProcessPendingFrames+0x60>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 8004130:	4b1c      	ldr	r3, [pc, #112]	@ (80041a4 <RS485_ProcessPendingFrames+0x7c>)
 8004132:	781b      	ldrb	r3, [r3, #0]
 8004134:	b2db      	uxtb	r3, r3
 8004136:	461a      	mov	r2, r3
 8004138:	4613      	mov	r3, r2
 800413a:	01db      	lsls	r3, r3, #7
 800413c:	4413      	add	r3, r2
 800413e:	005b      	lsls	r3, r3, #1
 8004140:	4a19      	ldr	r2, [pc, #100]	@ (80041a8 <RS485_ProcessPendingFrames+0x80>)
 8004142:	4413      	add	r3, r2
 8004144:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 8004146:	4b17      	ldr	r3, [pc, #92]	@ (80041a4 <RS485_ProcessPendingFrames+0x7c>)
 8004148:	781b      	ldrb	r3, [r3, #0]
 800414a:	b2db      	uxtb	r3, r3
 800414c:	4619      	mov	r1, r3
 800414e:	4a16      	ldr	r2, [pc, #88]	@ (80041a8 <RS485_ProcessPendingFrames+0x80>)
 8004150:	460b      	mov	r3, r1
 8004152:	01db      	lsls	r3, r3, #7
 8004154:	440b      	add	r3, r1
 8004156:	005b      	lsls	r3, r3, #1
 8004158:	4413      	add	r3, r2
 800415a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800415e:	881b      	ldrh	r3, [r3, #0]
 8004160:	807b      	strh	r3, [r7, #2]

		modbus_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 8004162:	887b      	ldrh	r3, [r7, #2]
 8004164:	4619      	mov	r1, r3
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f7ff f81a 	bl	80031a0 <modbus_handle_frame>

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 800416c:	4b0d      	ldr	r3, [pc, #52]	@ (80041a4 <RS485_ProcessPendingFrames+0x7c>)
 800416e:	781b      	ldrb	r3, [r3, #0]
 8004170:	b2db      	uxtb	r3, r3
 8004172:	3301      	adds	r3, #1
 8004174:	425a      	negs	r2, r3
 8004176:	f003 0307 	and.w	r3, r3, #7
 800417a:	f002 0207 	and.w	r2, r2, #7
 800417e:	bf58      	it	pl
 8004180:	4253      	negpl	r3, r2
 8004182:	b2da      	uxtb	r2, r3
 8004184:	4b07      	ldr	r3, [pc, #28]	@ (80041a4 <RS485_ProcessPendingFrames+0x7c>)
 8004186:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8004188:	4b06      	ldr	r3, [pc, #24]	@ (80041a4 <RS485_ProcessPendingFrames+0x7c>)
 800418a:	781b      	ldrb	r3, [r3, #0]
 800418c:	b2da      	uxtb	r2, r3
 800418e:	4b07      	ldr	r3, [pc, #28]	@ (80041ac <RS485_ProcessPendingFrames+0x84>)
 8004190:	781b      	ldrb	r3, [r3, #0]
 8004192:	b2db      	uxtb	r3, r3
 8004194:	429a      	cmp	r2, r3
 8004196:	d1cb      	bne.n	8004130 <RS485_ProcessPendingFrames+0x8>
	}
}
 8004198:	bf00      	nop
 800419a:	bf00      	nop
 800419c:	3708      	adds	r7, #8
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	bf00      	nop
 80041a4:	200027cd 	.word	0x200027cd
 80041a8:	200017ac 	.word	0x200017ac
 80041ac:	200027cc 	.word	0x200027cc

080041b0 <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b082      	sub	sp, #8
 80041b4:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 80041b6:	4b36      	ldr	r3, [pc, #216]	@ (8004290 <RS485_TransmitPendingFrames+0xe0>)
 80041b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041bc:	2b20      	cmp	r3, #32
 80041be:	d163      	bne.n	8004288 <RS485_TransmitPendingFrames+0xd8>
 80041c0:	4b34      	ldr	r3, [pc, #208]	@ (8004294 <RS485_TransmitPendingFrames+0xe4>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	2b01      	cmp	r3, #1
 80041c6:	d05f      	beq.n	8004288 <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 80041c8:	4b33      	ldr	r3, [pc, #204]	@ (8004298 <RS485_TransmitPendingFrames+0xe8>)
 80041ca:	781b      	ldrb	r3, [r3, #0]
 80041cc:	b2da      	uxtb	r2, r3
 80041ce:	4b33      	ldr	r3, [pc, #204]	@ (800429c <RS485_TransmitPendingFrames+0xec>)
 80041d0:	781b      	ldrb	r3, [r3, #0]
 80041d2:	b2db      	uxtb	r3, r3
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d057      	beq.n	8004288 <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 80041d8:	4b2e      	ldr	r3, [pc, #184]	@ (8004294 <RS485_TransmitPendingFrames+0xe4>)
 80041da:	2201      	movs	r2, #1
 80041dc:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 80041de:	4b2e      	ldr	r3, [pc, #184]	@ (8004298 <RS485_TransmitPendingFrames+0xe8>)
 80041e0:	781b      	ldrb	r3, [r3, #0]
 80041e2:	b2db      	uxtb	r3, r3
 80041e4:	461a      	mov	r2, r3
 80041e6:	4613      	mov	r3, r2
 80041e8:	01db      	lsls	r3, r3, #7
 80041ea:	4413      	add	r3, r2
 80041ec:	005b      	lsls	r3, r3, #1
 80041ee:	4a2c      	ldr	r2, [pc, #176]	@ (80042a0 <RS485_TransmitPendingFrames+0xf0>)
 80041f0:	4413      	add	r3, r2
 80041f2:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 80041f4:	4b28      	ldr	r3, [pc, #160]	@ (8004298 <RS485_TransmitPendingFrames+0xe8>)
 80041f6:	781b      	ldrb	r3, [r3, #0]
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	4619      	mov	r1, r3
 80041fc:	4a28      	ldr	r2, [pc, #160]	@ (80042a0 <RS485_TransmitPendingFrames+0xf0>)
 80041fe:	460b      	mov	r3, r1
 8004200:	01db      	lsls	r3, r3, #7
 8004202:	440b      	add	r3, r1
 8004204:	005b      	lsls	r3, r3, #1
 8004206:	4413      	add	r3, r2
 8004208:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800420c:	881b      	ldrh	r3, [r3, #0]
 800420e:	807b      	strh	r3, [r7, #2]

			RS485_SetTransmitMode();
 8004210:	f7ff fe60 	bl	8003ed4 <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8004214:	4b1e      	ldr	r3, [pc, #120]	@ (8004290 <RS485_TransmitPendingFrames+0xe0>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	4b1d      	ldr	r3, [pc, #116]	@ (8004290 <RS485_TransmitPendingFrames+0xe0>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004222:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 8004224:	887b      	ldrh	r3, [r7, #2]
 8004226:	461a      	mov	r2, r3
 8004228:	6879      	ldr	r1, [r7, #4]
 800422a:	4819      	ldr	r0, [pc, #100]	@ (8004290 <RS485_TransmitPendingFrames+0xe0>)
 800422c:	f006 fab0 	bl	800a790 <HAL_UART_Transmit_DMA>
 8004230:	4603      	mov	r3, r0
 8004232:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8004234:	4b16      	ldr	r3, [pc, #88]	@ (8004290 <RS485_TransmitPendingFrames+0xe0>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	4b15      	ldr	r3, [pc, #84]	@ (8004290 <RS485_TransmitPendingFrames+0xe0>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004242:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 8004244:	787b      	ldrb	r3, [r7, #1]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d010      	beq.n	800426c <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 800424a:	f7ff fe5b 	bl	8003f04 <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 800424e:	4b10      	ldr	r3, [pc, #64]	@ (8004290 <RS485_TransmitPendingFrames+0xe0>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	681a      	ldr	r2, [r3, #0]
 8004254:	4b0e      	ldr	r3, [pc, #56]	@ (8004290 <RS485_TransmitPendingFrames+0xe0>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800425c:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 800425e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004262:	4910      	ldr	r1, [pc, #64]	@ (80042a4 <RS485_TransmitPendingFrames+0xf4>)
 8004264:	480a      	ldr	r0, [pc, #40]	@ (8004290 <RS485_TransmitPendingFrames+0xe0>)
 8004266:	f007 feba 	bl	800bfde <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 800426a:	e00d      	b.n	8004288 <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 800426c:	4b0a      	ldr	r3, [pc, #40]	@ (8004298 <RS485_TransmitPendingFrames+0xe8>)
 800426e:	781b      	ldrb	r3, [r3, #0]
 8004270:	b2db      	uxtb	r3, r3
 8004272:	3301      	adds	r3, #1
 8004274:	425a      	negs	r2, r3
 8004276:	f003 0307 	and.w	r3, r3, #7
 800427a:	f002 0207 	and.w	r2, r2, #7
 800427e:	bf58      	it	pl
 8004280:	4253      	negpl	r3, r2
 8004282:	b2da      	uxtb	r2, r3
 8004284:	4b04      	ldr	r3, [pc, #16]	@ (8004298 <RS485_TransmitPendingFrames+0xe8>)
 8004286:	701a      	strb	r2, [r3, #0]
}
 8004288:	bf00      	nop
 800428a:	3708      	adds	r7, #8
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}
 8004290:	20001448 	.word	0x20001448
 8004294:	200027d0 	.word	0x200027d0
 8004298:	200027cf 	.word	0x200027cf
 800429c:	200027ce 	.word	0x200027ce
 80042a0:	20001fbc 	.word	0x20001fbc
 80042a4:	200016ac 	.word	0x200016ac

080042a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80042a8:	480d      	ldr	r0, [pc, #52]	@ (80042e0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80042aa:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80042ac:	f7fe ff2e 	bl	800310c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80042b0:	480c      	ldr	r0, [pc, #48]	@ (80042e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80042b2:	490d      	ldr	r1, [pc, #52]	@ (80042e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80042b4:	4a0d      	ldr	r2, [pc, #52]	@ (80042ec <LoopForever+0xe>)
  movs r3, #0
 80042b6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80042b8:	e002      	b.n	80042c0 <LoopCopyDataInit>

080042ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80042ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80042bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80042be:	3304      	adds	r3, #4

080042c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80042c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80042c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80042c4:	d3f9      	bcc.n	80042ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80042c6:	4a0a      	ldr	r2, [pc, #40]	@ (80042f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80042c8:	4c0a      	ldr	r4, [pc, #40]	@ (80042f4 <LoopForever+0x16>)
  movs r3, #0
 80042ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80042cc:	e001      	b.n	80042d2 <LoopFillZerobss>

080042ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80042ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80042d0:	3204      	adds	r2, #4

080042d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80042d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80042d4:	d3fb      	bcc.n	80042ce <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80042d6:	f00c fdfd 	bl	8010ed4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80042da:	f7fd ff8b 	bl	80021f4 <main>

080042de <LoopForever>:

LoopForever:
    b LoopForever
 80042de:	e7fe      	b.n	80042de <LoopForever>
  ldr   r0, =_estack
 80042e0:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80042e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80042e8:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 80042ec:	0801500c 	.word	0x0801500c
  ldr r2, =_sbss
 80042f0:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 80042f4:	20003b04 	.word	0x20003b04

080042f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80042f8:	e7fe      	b.n	80042f8 <ADC1_2_IRQHandler>

080042fa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80042fa:	b580      	push	{r7, lr}
 80042fc:	b082      	sub	sp, #8
 80042fe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004300:	2300      	movs	r3, #0
 8004302:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004304:	2003      	movs	r0, #3
 8004306:	f001 fd8b 	bl	8005e20 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800430a:	200f      	movs	r0, #15
 800430c:	f000 f80e 	bl	800432c <HAL_InitTick>
 8004310:	4603      	mov	r3, r0
 8004312:	2b00      	cmp	r3, #0
 8004314:	d002      	beq.n	800431c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	71fb      	strb	r3, [r7, #7]
 800431a:	e001      	b.n	8004320 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800431c:	f7fe fb62 	bl	80029e4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004320:	79fb      	ldrb	r3, [r7, #7]

}
 8004322:	4618      	mov	r0, r3
 8004324:	3708      	adds	r7, #8
 8004326:	46bd      	mov	sp, r7
 8004328:	bd80      	pop	{r7, pc}
	...

0800432c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b084      	sub	sp, #16
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004334:	2300      	movs	r3, #0
 8004336:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8004338:	4b16      	ldr	r3, [pc, #88]	@ (8004394 <HAL_InitTick+0x68>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d022      	beq.n	8004386 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004340:	4b15      	ldr	r3, [pc, #84]	@ (8004398 <HAL_InitTick+0x6c>)
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	4b13      	ldr	r3, [pc, #76]	@ (8004394 <HAL_InitTick+0x68>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800434c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004350:	fbb2 f3f3 	udiv	r3, r2, r3
 8004354:	4618      	mov	r0, r3
 8004356:	f001 fd96 	bl	8005e86 <HAL_SYSTICK_Config>
 800435a:	4603      	mov	r3, r0
 800435c:	2b00      	cmp	r3, #0
 800435e:	d10f      	bne.n	8004380 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2b0f      	cmp	r3, #15
 8004364:	d809      	bhi.n	800437a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004366:	2200      	movs	r2, #0
 8004368:	6879      	ldr	r1, [r7, #4]
 800436a:	f04f 30ff 	mov.w	r0, #4294967295
 800436e:	f001 fd62 	bl	8005e36 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004372:	4a0a      	ldr	r2, [pc, #40]	@ (800439c <HAL_InitTick+0x70>)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6013      	str	r3, [r2, #0]
 8004378:	e007      	b.n	800438a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	73fb      	strb	r3, [r7, #15]
 800437e:	e004      	b.n	800438a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004380:	2301      	movs	r3, #1
 8004382:	73fb      	strb	r3, [r7, #15]
 8004384:	e001      	b.n	800438a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004386:	2301      	movs	r3, #1
 8004388:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800438a:	7bfb      	ldrb	r3, [r7, #15]
}
 800438c:	4618      	mov	r0, r3
 800438e:	3710      	adds	r7, #16
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}
 8004394:	2000000c 	.word	0x2000000c
 8004398:	20000004 	.word	0x20000004
 800439c:	20000008 	.word	0x20000008

080043a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80043a0:	b480      	push	{r7}
 80043a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80043a4:	4b05      	ldr	r3, [pc, #20]	@ (80043bc <HAL_IncTick+0x1c>)
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	4b05      	ldr	r3, [pc, #20]	@ (80043c0 <HAL_IncTick+0x20>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4413      	add	r3, r2
 80043ae:	4a03      	ldr	r2, [pc, #12]	@ (80043bc <HAL_IncTick+0x1c>)
 80043b0:	6013      	str	r3, [r2, #0]
}
 80043b2:	bf00      	nop
 80043b4:	46bd      	mov	sp, r7
 80043b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ba:	4770      	bx	lr
 80043bc:	200027d4 	.word	0x200027d4
 80043c0:	2000000c 	.word	0x2000000c

080043c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80043c4:	b480      	push	{r7}
 80043c6:	af00      	add	r7, sp, #0
  return uwTick;
 80043c8:	4b03      	ldr	r3, [pc, #12]	@ (80043d8 <HAL_GetTick+0x14>)
 80043ca:	681b      	ldr	r3, [r3, #0]
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	46bd      	mov	sp, r7
 80043d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d4:	4770      	bx	lr
 80043d6:	bf00      	nop
 80043d8:	200027d4 	.word	0x200027d4

080043dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b084      	sub	sp, #16
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80043e4:	f7ff ffee 	bl	80043c4 <HAL_GetTick>
 80043e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043f4:	d004      	beq.n	8004400 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80043f6:	4b09      	ldr	r3, [pc, #36]	@ (800441c <HAL_Delay+0x40>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	68fa      	ldr	r2, [r7, #12]
 80043fc:	4413      	add	r3, r2
 80043fe:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004400:	bf00      	nop
 8004402:	f7ff ffdf 	bl	80043c4 <HAL_GetTick>
 8004406:	4602      	mov	r2, r0
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	1ad3      	subs	r3, r2, r3
 800440c:	68fa      	ldr	r2, [r7, #12]
 800440e:	429a      	cmp	r2, r3
 8004410:	d8f7      	bhi.n	8004402 <HAL_Delay+0x26>
  {
  }
}
 8004412:	bf00      	nop
 8004414:	bf00      	nop
 8004416:	3710      	adds	r7, #16
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}
 800441c:	2000000c 	.word	0x2000000c

08004420 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004420:	b480      	push	{r7}
 8004422:	b083      	sub	sp, #12
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
 8004428:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	431a      	orrs	r2, r3
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	609a      	str	r2, [r3, #8]
}
 800443a:	bf00      	nop
 800443c:	370c      	adds	r7, #12
 800443e:	46bd      	mov	sp, r7
 8004440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004444:	4770      	bx	lr

08004446 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004446:	b480      	push	{r7}
 8004448:	b083      	sub	sp, #12
 800444a:	af00      	add	r7, sp, #0
 800444c:	6078      	str	r0, [r7, #4]
 800444e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	689b      	ldr	r3, [r3, #8]
 8004454:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	431a      	orrs	r2, r3
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	609a      	str	r2, [r3, #8]
}
 8004460:	bf00      	nop
 8004462:	370c      	adds	r7, #12
 8004464:	46bd      	mov	sp, r7
 8004466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446a:	4770      	bx	lr

0800446c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800446c:	b480      	push	{r7}
 800446e:	b083      	sub	sp, #12
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800447c:	4618      	mov	r0, r3
 800447e:	370c      	adds	r7, #12
 8004480:	46bd      	mov	sp, r7
 8004482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004486:	4770      	bx	lr

08004488 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004488:	b480      	push	{r7}
 800448a:	b087      	sub	sp, #28
 800448c:	af00      	add	r7, sp, #0
 800448e:	60f8      	str	r0, [r7, #12]
 8004490:	60b9      	str	r1, [r7, #8]
 8004492:	607a      	str	r2, [r7, #4]
 8004494:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	3360      	adds	r3, #96	@ 0x60
 800449a:	461a      	mov	r2, r3
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	009b      	lsls	r3, r3, #2
 80044a0:	4413      	add	r3, r2
 80044a2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	4b08      	ldr	r3, [pc, #32]	@ (80044cc <LL_ADC_SetOffset+0x44>)
 80044aa:	4013      	ands	r3, r2
 80044ac:	687a      	ldr	r2, [r7, #4]
 80044ae:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80044b2:	683a      	ldr	r2, [r7, #0]
 80044b4:	430a      	orrs	r2, r1
 80044b6:	4313      	orrs	r3, r2
 80044b8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80044c0:	bf00      	nop
 80044c2:	371c      	adds	r7, #28
 80044c4:	46bd      	mov	sp, r7
 80044c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ca:	4770      	bx	lr
 80044cc:	03fff000 	.word	0x03fff000

080044d0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b085      	sub	sp, #20
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
 80044d8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	3360      	adds	r3, #96	@ 0x60
 80044de:	461a      	mov	r2, r3
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	009b      	lsls	r3, r3, #2
 80044e4:	4413      	add	r3, r2
 80044e6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	3714      	adds	r7, #20
 80044f4:	46bd      	mov	sp, r7
 80044f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fa:	4770      	bx	lr

080044fc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b087      	sub	sp, #28
 8004500:	af00      	add	r7, sp, #0
 8004502:	60f8      	str	r0, [r7, #12]
 8004504:	60b9      	str	r1, [r7, #8]
 8004506:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	3360      	adds	r3, #96	@ 0x60
 800450c:	461a      	mov	r2, r3
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	4413      	add	r3, r2
 8004514:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	431a      	orrs	r2, r3
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8004526:	bf00      	nop
 8004528:	371c      	adds	r7, #28
 800452a:	46bd      	mov	sp, r7
 800452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004530:	4770      	bx	lr

08004532 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8004532:	b480      	push	{r7}
 8004534:	b087      	sub	sp, #28
 8004536:	af00      	add	r7, sp, #0
 8004538:	60f8      	str	r0, [r7, #12]
 800453a:	60b9      	str	r1, [r7, #8]
 800453c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	3360      	adds	r3, #96	@ 0x60
 8004542:	461a      	mov	r2, r3
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	009b      	lsls	r3, r3, #2
 8004548:	4413      	add	r3, r2
 800454a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	431a      	orrs	r2, r3
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800455c:	bf00      	nop
 800455e:	371c      	adds	r7, #28
 8004560:	46bd      	mov	sp, r7
 8004562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004566:	4770      	bx	lr

08004568 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8004568:	b480      	push	{r7}
 800456a:	b087      	sub	sp, #28
 800456c:	af00      	add	r7, sp, #0
 800456e:	60f8      	str	r0, [r7, #12]
 8004570:	60b9      	str	r1, [r7, #8]
 8004572:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	3360      	adds	r3, #96	@ 0x60
 8004578:	461a      	mov	r2, r3
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	009b      	lsls	r3, r3, #2
 800457e:	4413      	add	r3, r2
 8004580:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	431a      	orrs	r2, r3
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8004592:	bf00      	nop
 8004594:	371c      	adds	r7, #28
 8004596:	46bd      	mov	sp, r7
 8004598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459c:	4770      	bx	lr

0800459e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800459e:	b480      	push	{r7}
 80045a0:	b083      	sub	sp, #12
 80045a2:	af00      	add	r7, sp, #0
 80045a4:	6078      	str	r0, [r7, #4]
 80045a6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	695b      	ldr	r3, [r3, #20]
 80045ac:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	431a      	orrs	r2, r3
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	615a      	str	r2, [r3, #20]
}
 80045b8:	bf00      	nop
 80045ba:	370c      	adds	r7, #12
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr

080045c4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	68db      	ldr	r3, [r3, #12]
 80045d0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d101      	bne.n	80045dc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80045d8:	2301      	movs	r3, #1
 80045da:	e000      	b.n	80045de <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80045dc:	2300      	movs	r3, #0
}
 80045de:	4618      	mov	r0, r3
 80045e0:	370c      	adds	r7, #12
 80045e2:	46bd      	mov	sp, r7
 80045e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e8:	4770      	bx	lr

080045ea <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80045ea:	b480      	push	{r7}
 80045ec:	b087      	sub	sp, #28
 80045ee:	af00      	add	r7, sp, #0
 80045f0:	60f8      	str	r0, [r7, #12]
 80045f2:	60b9      	str	r1, [r7, #8]
 80045f4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	3330      	adds	r3, #48	@ 0x30
 80045fa:	461a      	mov	r2, r3
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	0a1b      	lsrs	r3, r3, #8
 8004600:	009b      	lsls	r3, r3, #2
 8004602:	f003 030c 	and.w	r3, r3, #12
 8004606:	4413      	add	r3, r2
 8004608:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	681a      	ldr	r2, [r3, #0]
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	f003 031f 	and.w	r3, r3, #31
 8004614:	211f      	movs	r1, #31
 8004616:	fa01 f303 	lsl.w	r3, r1, r3
 800461a:	43db      	mvns	r3, r3
 800461c:	401a      	ands	r2, r3
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	0e9b      	lsrs	r3, r3, #26
 8004622:	f003 011f 	and.w	r1, r3, #31
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	f003 031f 	and.w	r3, r3, #31
 800462c:	fa01 f303 	lsl.w	r3, r1, r3
 8004630:	431a      	orrs	r2, r3
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004636:	bf00      	nop
 8004638:	371c      	adds	r7, #28
 800463a:	46bd      	mov	sp, r7
 800463c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004640:	4770      	bx	lr

08004642 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004642:	b480      	push	{r7}
 8004644:	b087      	sub	sp, #28
 8004646:	af00      	add	r7, sp, #0
 8004648:	60f8      	str	r0, [r7, #12]
 800464a:	60b9      	str	r1, [r7, #8]
 800464c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	3314      	adds	r3, #20
 8004652:	461a      	mov	r2, r3
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	0e5b      	lsrs	r3, r3, #25
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	f003 0304 	and.w	r3, r3, #4
 800465e:	4413      	add	r3, r2
 8004660:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	681a      	ldr	r2, [r3, #0]
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	0d1b      	lsrs	r3, r3, #20
 800466a:	f003 031f 	and.w	r3, r3, #31
 800466e:	2107      	movs	r1, #7
 8004670:	fa01 f303 	lsl.w	r3, r1, r3
 8004674:	43db      	mvns	r3, r3
 8004676:	401a      	ands	r2, r3
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	0d1b      	lsrs	r3, r3, #20
 800467c:	f003 031f 	and.w	r3, r3, #31
 8004680:	6879      	ldr	r1, [r7, #4]
 8004682:	fa01 f303 	lsl.w	r3, r1, r3
 8004686:	431a      	orrs	r2, r3
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800468c:	bf00      	nop
 800468e:	371c      	adds	r7, #28
 8004690:	46bd      	mov	sp, r7
 8004692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004696:	4770      	bx	lr

08004698 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004698:	b480      	push	{r7}
 800469a:	b085      	sub	sp, #20
 800469c:	af00      	add	r7, sp, #0
 800469e:	60f8      	str	r0, [r7, #12]
 80046a0:	60b9      	str	r1, [r7, #8]
 80046a2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046b0:	43db      	mvns	r3, r3
 80046b2:	401a      	ands	r2, r3
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	f003 0318 	and.w	r3, r3, #24
 80046ba:	4908      	ldr	r1, [pc, #32]	@ (80046dc <LL_ADC_SetChannelSingleDiff+0x44>)
 80046bc:	40d9      	lsrs	r1, r3
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	400b      	ands	r3, r1
 80046c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046c6:	431a      	orrs	r2, r3
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80046ce:	bf00      	nop
 80046d0:	3714      	adds	r7, #20
 80046d2:	46bd      	mov	sp, r7
 80046d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d8:	4770      	bx	lr
 80046da:	bf00      	nop
 80046dc:	0007ffff 	.word	0x0007ffff

080046e0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b083      	sub	sp, #12
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	f003 031f 	and.w	r3, r3, #31
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	370c      	adds	r7, #12
 80046f4:	46bd      	mov	sp, r7
 80046f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fa:	4770      	bx	lr

080046fc <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80046fc:	b480      	push	{r7}
 80046fe:	b083      	sub	sp, #12
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 800470c:	4618      	mov	r0, r3
 800470e:	370c      	adds	r7, #12
 8004710:	46bd      	mov	sp, r7
 8004712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004716:	4770      	bx	lr

08004718 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004718:	b480      	push	{r7}
 800471a:	b083      	sub	sp, #12
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004728:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800472c:	687a      	ldr	r2, [r7, #4]
 800472e:	6093      	str	r3, [r2, #8]
}
 8004730:	bf00      	nop
 8004732:	370c      	adds	r7, #12
 8004734:	46bd      	mov	sp, r7
 8004736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473a:	4770      	bx	lr

0800473c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800473c:	b480      	push	{r7}
 800473e:	b083      	sub	sp, #12
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800474c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004750:	d101      	bne.n	8004756 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004752:	2301      	movs	r3, #1
 8004754:	e000      	b.n	8004758 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004756:	2300      	movs	r3, #0
}
 8004758:	4618      	mov	r0, r3
 800475a:	370c      	adds	r7, #12
 800475c:	46bd      	mov	sp, r7
 800475e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004762:	4770      	bx	lr

08004764 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004764:	b480      	push	{r7}
 8004766:	b083      	sub	sp, #12
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8004774:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004778:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004780:	bf00      	nop
 8004782:	370c      	adds	r7, #12
 8004784:	46bd      	mov	sp, r7
 8004786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478a:	4770      	bx	lr

0800478c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800478c:	b480      	push	{r7}
 800478e:	b083      	sub	sp, #12
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	689b      	ldr	r3, [r3, #8]
 8004798:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800479c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80047a0:	d101      	bne.n	80047a6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80047a2:	2301      	movs	r3, #1
 80047a4:	e000      	b.n	80047a8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80047a6:	2300      	movs	r3, #0
}
 80047a8:	4618      	mov	r0, r3
 80047aa:	370c      	adds	r7, #12
 80047ac:	46bd      	mov	sp, r7
 80047ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b2:	4770      	bx	lr

080047b4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80047b4:	b480      	push	{r7}
 80047b6:	b083      	sub	sp, #12
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80047c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80047c8:	f043 0201 	orr.w	r2, r3, #1
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80047d0:	bf00      	nop
 80047d2:	370c      	adds	r7, #12
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr

080047dc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80047dc:	b480      	push	{r7}
 80047de:	b083      	sub	sp, #12
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80047ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80047f0:	f043 0202 	orr.w	r2, r3, #2
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80047f8:	bf00      	nop
 80047fa:	370c      	adds	r7, #12
 80047fc:	46bd      	mov	sp, r7
 80047fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004802:	4770      	bx	lr

08004804 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004804:	b480      	push	{r7}
 8004806:	b083      	sub	sp, #12
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	f003 0301 	and.w	r3, r3, #1
 8004814:	2b01      	cmp	r3, #1
 8004816:	d101      	bne.n	800481c <LL_ADC_IsEnabled+0x18>
 8004818:	2301      	movs	r3, #1
 800481a:	e000      	b.n	800481e <LL_ADC_IsEnabled+0x1a>
 800481c:	2300      	movs	r3, #0
}
 800481e:	4618      	mov	r0, r3
 8004820:	370c      	adds	r7, #12
 8004822:	46bd      	mov	sp, r7
 8004824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004828:	4770      	bx	lr

0800482a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800482a:	b480      	push	{r7}
 800482c:	b083      	sub	sp, #12
 800482e:	af00      	add	r7, sp, #0
 8004830:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	f003 0302 	and.w	r3, r3, #2
 800483a:	2b02      	cmp	r3, #2
 800483c:	d101      	bne.n	8004842 <LL_ADC_IsDisableOngoing+0x18>
 800483e:	2301      	movs	r3, #1
 8004840:	e000      	b.n	8004844 <LL_ADC_IsDisableOngoing+0x1a>
 8004842:	2300      	movs	r3, #0
}
 8004844:	4618      	mov	r0, r3
 8004846:	370c      	adds	r7, #12
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr

08004850 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	689b      	ldr	r3, [r3, #8]
 800485c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004860:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004864:	f043 0204 	orr.w	r2, r3, #4
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800486c:	bf00      	nop
 800486e:	370c      	adds	r7, #12
 8004870:	46bd      	mov	sp, r7
 8004872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004876:	4770      	bx	lr

08004878 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8004878:	b480      	push	{r7}
 800487a:	b083      	sub	sp, #12
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	689b      	ldr	r3, [r3, #8]
 8004884:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004888:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800488c:	f043 0210 	orr.w	r2, r3, #16
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8004894:	bf00      	nop
 8004896:	370c      	adds	r7, #12
 8004898:	46bd      	mov	sp, r7
 800489a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489e:	4770      	bx	lr

080048a0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b083      	sub	sp, #12
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	f003 0304 	and.w	r3, r3, #4
 80048b0:	2b04      	cmp	r3, #4
 80048b2:	d101      	bne.n	80048b8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80048b4:	2301      	movs	r3, #1
 80048b6:	e000      	b.n	80048ba <LL_ADC_REG_IsConversionOngoing+0x1a>
 80048b8:	2300      	movs	r3, #0
}
 80048ba:	4618      	mov	r0, r3
 80048bc:	370c      	adds	r7, #12
 80048be:	46bd      	mov	sp, r7
 80048c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c4:	4770      	bx	lr

080048c6 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80048c6:	b480      	push	{r7}
 80048c8:	b083      	sub	sp, #12
 80048ca:	af00      	add	r7, sp, #0
 80048cc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80048d6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80048da:	f043 0220 	orr.w	r2, r3, #32
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80048e2:	bf00      	nop
 80048e4:	370c      	adds	r7, #12
 80048e6:	46bd      	mov	sp, r7
 80048e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ec:	4770      	bx	lr

080048ee <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80048ee:	b480      	push	{r7}
 80048f0:	b083      	sub	sp, #12
 80048f2:	af00      	add	r7, sp, #0
 80048f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	f003 0308 	and.w	r3, r3, #8
 80048fe:	2b08      	cmp	r3, #8
 8004900:	d101      	bne.n	8004906 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004902:	2301      	movs	r3, #1
 8004904:	e000      	b.n	8004908 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004906:	2300      	movs	r3, #0
}
 8004908:	4618      	mov	r0, r3
 800490a:	370c      	adds	r7, #12
 800490c:	46bd      	mov	sp, r7
 800490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004912:	4770      	bx	lr

08004914 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004914:	b590      	push	{r4, r7, lr}
 8004916:	b089      	sub	sp, #36	@ 0x24
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800491c:	2300      	movs	r3, #0
 800491e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004920:	2300      	movs	r3, #0
 8004922:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d101      	bne.n	800492e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	e167      	b.n	8004bfe <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	695b      	ldr	r3, [r3, #20]
 8004932:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004938:	2b00      	cmp	r3, #0
 800493a:	d109      	bne.n	8004950 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800493c:	6878      	ldr	r0, [r7, #4]
 800493e:	f7fe f875 	bl	8002a2c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2200      	movs	r2, #0
 8004946:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2200      	movs	r2, #0
 800494c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4618      	mov	r0, r3
 8004956:	f7ff fef1 	bl	800473c <LL_ADC_IsDeepPowerDownEnabled>
 800495a:	4603      	mov	r3, r0
 800495c:	2b00      	cmp	r3, #0
 800495e:	d004      	beq.n	800496a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4618      	mov	r0, r3
 8004966:	f7ff fed7 	bl	8004718 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4618      	mov	r0, r3
 8004970:	f7ff ff0c 	bl	800478c <LL_ADC_IsInternalRegulatorEnabled>
 8004974:	4603      	mov	r3, r0
 8004976:	2b00      	cmp	r3, #0
 8004978:	d115      	bne.n	80049a6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	4618      	mov	r0, r3
 8004980:	f7ff fef0 	bl	8004764 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004984:	4ba0      	ldr	r3, [pc, #640]	@ (8004c08 <HAL_ADC_Init+0x2f4>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	099b      	lsrs	r3, r3, #6
 800498a:	4aa0      	ldr	r2, [pc, #640]	@ (8004c0c <HAL_ADC_Init+0x2f8>)
 800498c:	fba2 2303 	umull	r2, r3, r2, r3
 8004990:	099b      	lsrs	r3, r3, #6
 8004992:	3301      	adds	r3, #1
 8004994:	005b      	lsls	r3, r3, #1
 8004996:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004998:	e002      	b.n	80049a0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	3b01      	subs	r3, #1
 800499e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d1f9      	bne.n	800499a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4618      	mov	r0, r3
 80049ac:	f7ff feee 	bl	800478c <LL_ADC_IsInternalRegulatorEnabled>
 80049b0:	4603      	mov	r3, r0
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d10d      	bne.n	80049d2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049ba:	f043 0210 	orr.w	r2, r3, #16
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049c6:	f043 0201 	orr.w	r2, r3, #1
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4618      	mov	r0, r3
 80049d8:	f7ff ff62 	bl	80048a0 <LL_ADC_REG_IsConversionOngoing>
 80049dc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049e2:	f003 0310 	and.w	r3, r3, #16
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	f040 8100 	bne.w	8004bec <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	f040 80fc 	bne.w	8004bec <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049f8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80049fc:	f043 0202 	orr.w	r2, r3, #2
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4618      	mov	r0, r3
 8004a0a:	f7ff fefb 	bl	8004804 <LL_ADC_IsEnabled>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d111      	bne.n	8004a38 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004a14:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004a18:	f7ff fef4 	bl	8004804 <LL_ADC_IsEnabled>
 8004a1c:	4604      	mov	r4, r0
 8004a1e:	487c      	ldr	r0, [pc, #496]	@ (8004c10 <HAL_ADC_Init+0x2fc>)
 8004a20:	f7ff fef0 	bl	8004804 <LL_ADC_IsEnabled>
 8004a24:	4603      	mov	r3, r0
 8004a26:	4323      	orrs	r3, r4
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d105      	bne.n	8004a38 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	4619      	mov	r1, r3
 8004a32:	4878      	ldr	r0, [pc, #480]	@ (8004c14 <HAL_ADC_Init+0x300>)
 8004a34:	f7ff fcf4 	bl	8004420 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	7f5b      	ldrb	r3, [r3, #29]
 8004a3c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004a42:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8004a48:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8004a4e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004a56:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004a62:	2b01      	cmp	r3, #1
 8004a64:	d106      	bne.n	8004a74 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a6a:	3b01      	subs	r3, #1
 8004a6c:	045b      	lsls	r3, r3, #17
 8004a6e:	69ba      	ldr	r2, [r7, #24]
 8004a70:	4313      	orrs	r3, r2
 8004a72:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d009      	beq.n	8004a90 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a80:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a88:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004a8a:	69ba      	ldr	r2, [r7, #24]
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	68da      	ldr	r2, [r3, #12]
 8004a96:	4b60      	ldr	r3, [pc, #384]	@ (8004c18 <HAL_ADC_Init+0x304>)
 8004a98:	4013      	ands	r3, r2
 8004a9a:	687a      	ldr	r2, [r7, #4]
 8004a9c:	6812      	ldr	r2, [r2, #0]
 8004a9e:	69b9      	ldr	r1, [r7, #24]
 8004aa0:	430b      	orrs	r3, r1
 8004aa2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	691b      	ldr	r3, [r3, #16]
 8004aaa:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	430a      	orrs	r2, r1
 8004ab8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	4618      	mov	r0, r3
 8004ac0:	f7ff ff15 	bl	80048ee <LL_ADC_INJ_IsConversionOngoing>
 8004ac4:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d16d      	bne.n	8004ba8 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d16a      	bne.n	8004ba8 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004ad6:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004ade:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	68db      	ldr	r3, [r3, #12]
 8004aea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004aee:	f023 0302 	bic.w	r3, r3, #2
 8004af2:	687a      	ldr	r2, [r7, #4]
 8004af4:	6812      	ldr	r2, [r2, #0]
 8004af6:	69b9      	ldr	r1, [r7, #24]
 8004af8:	430b      	orrs	r3, r1
 8004afa:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	691b      	ldr	r3, [r3, #16]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d017      	beq.n	8004b34 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	691a      	ldr	r2, [r3, #16]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004b12:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004b1c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004b20:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004b24:	687a      	ldr	r2, [r7, #4]
 8004b26:	6911      	ldr	r1, [r2, #16]
 8004b28:	687a      	ldr	r2, [r7, #4]
 8004b2a:	6812      	ldr	r2, [r2, #0]
 8004b2c:	430b      	orrs	r3, r1
 8004b2e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8004b32:	e013      	b.n	8004b5c <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	691a      	ldr	r2, [r3, #16]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004b42:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004b4c:	687a      	ldr	r2, [r7, #4]
 8004b4e:	6812      	ldr	r2, [r2, #0]
 8004b50:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004b54:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004b58:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004b62:	2b01      	cmp	r3, #1
 8004b64:	d118      	bne.n	8004b98 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	691b      	ldr	r3, [r3, #16]
 8004b6c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004b70:	f023 0304 	bic.w	r3, r3, #4
 8004b74:	687a      	ldr	r2, [r7, #4]
 8004b76:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8004b78:	687a      	ldr	r2, [r7, #4]
 8004b7a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004b7c:	4311      	orrs	r1, r2
 8004b7e:	687a      	ldr	r2, [r7, #4]
 8004b80:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004b82:	4311      	orrs	r1, r2
 8004b84:	687a      	ldr	r2, [r7, #4]
 8004b86:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004b88:	430a      	orrs	r2, r1
 8004b8a:	431a      	orrs	r2, r3
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f042 0201 	orr.w	r2, r2, #1
 8004b94:	611a      	str	r2, [r3, #16]
 8004b96:	e007      	b.n	8004ba8 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	691a      	ldr	r2, [r3, #16]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f022 0201 	bic.w	r2, r2, #1
 8004ba6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	695b      	ldr	r3, [r3, #20]
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	d10c      	bne.n	8004bca <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bb6:	f023 010f 	bic.w	r1, r3, #15
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6a1b      	ldr	r3, [r3, #32]
 8004bbe:	1e5a      	subs	r2, r3, #1
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	430a      	orrs	r2, r1
 8004bc6:	631a      	str	r2, [r3, #48]	@ 0x30
 8004bc8:	e007      	b.n	8004bda <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f022 020f 	bic.w	r2, r2, #15
 8004bd8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bde:	f023 0303 	bic.w	r3, r3, #3
 8004be2:	f043 0201 	orr.w	r2, r3, #1
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004bea:	e007      	b.n	8004bfc <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bf0:	f043 0210 	orr.w	r2, r3, #16
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004bfc:	7ffb      	ldrb	r3, [r7, #31]
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	3724      	adds	r7, #36	@ 0x24
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd90      	pop	{r4, r7, pc}
 8004c06:	bf00      	nop
 8004c08:	20000004 	.word	0x20000004
 8004c0c:	053e2d63 	.word	0x053e2d63
 8004c10:	50000100 	.word	0x50000100
 8004c14:	50000300 	.word	0x50000300
 8004c18:	fff04007 	.word	0xfff04007

08004c1c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b086      	sub	sp, #24
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004c24:	4859      	ldr	r0, [pc, #356]	@ (8004d8c <HAL_ADC_Start+0x170>)
 8004c26:	f7ff fd5b 	bl	80046e0 <LL_ADC_GetMultimode>
 8004c2a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4618      	mov	r0, r3
 8004c32:	f7ff fe35 	bl	80048a0 <LL_ADC_REG_IsConversionOngoing>
 8004c36:	4603      	mov	r3, r0
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	f040 809f 	bne.w	8004d7c <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004c44:	2b01      	cmp	r3, #1
 8004c46:	d101      	bne.n	8004c4c <HAL_ADC_Start+0x30>
 8004c48:	2302      	movs	r3, #2
 8004c4a:	e09a      	b.n	8004d82 <HAL_ADC_Start+0x166>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2201      	movs	r2, #1
 8004c50:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004c54:	6878      	ldr	r0, [r7, #4]
 8004c56:	f000 fe63 	bl	8005920 <ADC_Enable>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004c5e:	7dfb      	ldrb	r3, [r7, #23]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	f040 8086 	bne.w	8004d72 <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c6a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004c6e:	f023 0301 	bic.w	r3, r3, #1
 8004c72:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a44      	ldr	r2, [pc, #272]	@ (8004d90 <HAL_ADC_Start+0x174>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d002      	beq.n	8004c8a <HAL_ADC_Start+0x6e>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	e001      	b.n	8004c8e <HAL_ADC_Start+0x72>
 8004c8a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	6812      	ldr	r2, [r2, #0]
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d002      	beq.n	8004c9c <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004c96:	693b      	ldr	r3, [r7, #16]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d105      	bne.n	8004ca8 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ca0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004cb0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cb4:	d106      	bne.n	8004cc4 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cba:	f023 0206 	bic.w	r2, r3, #6
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	661a      	str	r2, [r3, #96]	@ 0x60
 8004cc2:	e002      	b.n	8004cca <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	221c      	movs	r2, #28
 8004cd0:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4a2c      	ldr	r2, [pc, #176]	@ (8004d90 <HAL_ADC_Start+0x174>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d002      	beq.n	8004cea <HAL_ADC_Start+0xce>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	e001      	b.n	8004cee <HAL_ADC_Start+0xd2>
 8004cea:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004cee:	687a      	ldr	r2, [r7, #4]
 8004cf0:	6812      	ldr	r2, [r2, #0]
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d008      	beq.n	8004d08 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d005      	beq.n	8004d08 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004cfc:	693b      	ldr	r3, [r7, #16]
 8004cfe:	2b05      	cmp	r3, #5
 8004d00:	d002      	beq.n	8004d08 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	2b09      	cmp	r3, #9
 8004d06:	d114      	bne.n	8004d32 <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	68db      	ldr	r3, [r3, #12]
 8004d0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d007      	beq.n	8004d26 <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d1a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004d1e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	f7ff fd90 	bl	8004850 <LL_ADC_REG_StartConversion>
 8004d30:	e026      	b.n	8004d80 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d36:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4a13      	ldr	r2, [pc, #76]	@ (8004d90 <HAL_ADC_Start+0x174>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d002      	beq.n	8004d4e <HAL_ADC_Start+0x132>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	e001      	b.n	8004d52 <HAL_ADC_Start+0x136>
 8004d4e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004d52:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	68db      	ldr	r3, [r3, #12]
 8004d58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d00f      	beq.n	8004d80 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d64:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004d68:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004d70:	e006      	b.n	8004d80 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2200      	movs	r2, #0
 8004d76:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8004d7a:	e001      	b.n	8004d80 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004d7c:	2302      	movs	r3, #2
 8004d7e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004d80:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3718      	adds	r7, #24
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}
 8004d8a:	bf00      	nop
 8004d8c:	50000300 	.word	0x50000300
 8004d90:	50000100 	.word	0x50000100

08004d94 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b084      	sub	sp, #16
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004da2:	2b01      	cmp	r3, #1
 8004da4:	d101      	bne.n	8004daa <HAL_ADC_Stop+0x16>
 8004da6:	2302      	movs	r3, #2
 8004da8:	e023      	b.n	8004df2 <HAL_ADC_Stop+0x5e>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2201      	movs	r2, #1
 8004dae:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8004db2:	2103      	movs	r1, #3
 8004db4:	6878      	ldr	r0, [r7, #4]
 8004db6:	f000 fcf7 	bl	80057a8 <ADC_ConversionStop>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8004dbe:	7bfb      	ldrb	r3, [r7, #15]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d111      	bne.n	8004de8 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8004dc4:	6878      	ldr	r0, [r7, #4]
 8004dc6:	f000 fe31 	bl	8005a2c <ADC_Disable>
 8004dca:	4603      	mov	r3, r0
 8004dcc:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004dce:	7bfb      	ldrb	r3, [r7, #15]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d109      	bne.n	8004de8 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dd8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004ddc:	f023 0301 	bic.w	r3, r3, #1
 8004de0:	f043 0201 	orr.w	r2, r3, #1
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2200      	movs	r2, #0
 8004dec:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004df0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004df2:	4618      	mov	r0, r3
 8004df4:	3710      	adds	r7, #16
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}
	...

08004dfc <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b088      	sub	sp, #32
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
 8004e04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004e06:	4867      	ldr	r0, [pc, #412]	@ (8004fa4 <HAL_ADC_PollForConversion+0x1a8>)
 8004e08:	f7ff fc6a 	bl	80046e0 <LL_ADC_GetMultimode>
 8004e0c:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	699b      	ldr	r3, [r3, #24]
 8004e12:	2b08      	cmp	r3, #8
 8004e14:	d102      	bne.n	8004e1c <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8004e16:	2308      	movs	r3, #8
 8004e18:	61fb      	str	r3, [r7, #28]
 8004e1a:	e02a      	b.n	8004e72 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d005      	beq.n	8004e2e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	2b05      	cmp	r3, #5
 8004e26:	d002      	beq.n	8004e2e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	2b09      	cmp	r3, #9
 8004e2c:	d111      	bne.n	8004e52 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	68db      	ldr	r3, [r3, #12]
 8004e34:	f003 0301 	and.w	r3, r3, #1
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d007      	beq.n	8004e4c <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e40:	f043 0220 	orr.w	r2, r3, #32
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	e0a6      	b.n	8004f9a <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004e4c:	2304      	movs	r3, #4
 8004e4e:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8004e50:	e00f      	b.n	8004e72 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004e52:	4854      	ldr	r0, [pc, #336]	@ (8004fa4 <HAL_ADC_PollForConversion+0x1a8>)
 8004e54:	f7ff fc52 	bl	80046fc <LL_ADC_GetMultiDMATransfer>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d007      	beq.n	8004e6e <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e62:	f043 0220 	orr.w	r2, r3, #32
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	e095      	b.n	8004f9a <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004e6e:	2304      	movs	r3, #4
 8004e70:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8004e72:	f7ff faa7 	bl	80043c4 <HAL_GetTick>
 8004e76:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004e78:	e021      	b.n	8004ebe <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e80:	d01d      	beq.n	8004ebe <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004e82:	f7ff fa9f 	bl	80043c4 <HAL_GetTick>
 8004e86:	4602      	mov	r2, r0
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	1ad3      	subs	r3, r2, r3
 8004e8c:	683a      	ldr	r2, [r7, #0]
 8004e8e:	429a      	cmp	r2, r3
 8004e90:	d302      	bcc.n	8004e98 <HAL_ADC_PollForConversion+0x9c>
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d112      	bne.n	8004ebe <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	681a      	ldr	r2, [r3, #0]
 8004e9e:	69fb      	ldr	r3, [r7, #28]
 8004ea0:	4013      	ands	r3, r2
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d10b      	bne.n	8004ebe <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004eaa:	f043 0204 	orr.w	r2, r3, #4
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8004eba:	2303      	movs	r3, #3
 8004ebc:	e06d      	b.n	8004f9a <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	681a      	ldr	r2, [r3, #0]
 8004ec4:	69fb      	ldr	r3, [r7, #28]
 8004ec6:	4013      	ands	r3, r2
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d0d6      	beq.n	8004e7a <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ed0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4618      	mov	r0, r3
 8004ede:	f7ff fb71 	bl	80045c4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d01c      	beq.n	8004f22 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	7f5b      	ldrb	r3, [r3, #29]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d118      	bne.n	8004f22 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f003 0308 	and.w	r3, r3, #8
 8004efa:	2b08      	cmp	r3, #8
 8004efc:	d111      	bne.n	8004f22 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f02:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f0e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d105      	bne.n	8004f22 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f1a:	f043 0201 	orr.w	r2, r3, #1
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a20      	ldr	r2, [pc, #128]	@ (8004fa8 <HAL_ADC_PollForConversion+0x1ac>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d002      	beq.n	8004f32 <HAL_ADC_PollForConversion+0x136>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	e001      	b.n	8004f36 <HAL_ADC_PollForConversion+0x13a>
 8004f32:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004f36:	687a      	ldr	r2, [r7, #4]
 8004f38:	6812      	ldr	r2, [r2, #0]
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d008      	beq.n	8004f50 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d005      	beq.n	8004f50 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	2b05      	cmp	r3, #5
 8004f48:	d002      	beq.n	8004f50 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	2b09      	cmp	r3, #9
 8004f4e:	d104      	bne.n	8004f5a <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	68db      	ldr	r3, [r3, #12]
 8004f56:	61bb      	str	r3, [r7, #24]
 8004f58:	e00d      	b.n	8004f76 <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a12      	ldr	r2, [pc, #72]	@ (8004fa8 <HAL_ADC_PollForConversion+0x1ac>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d002      	beq.n	8004f6a <HAL_ADC_PollForConversion+0x16e>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	e001      	b.n	8004f6e <HAL_ADC_PollForConversion+0x172>
 8004f6a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004f6e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	68db      	ldr	r3, [r3, #12]
 8004f74:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8004f76:	69fb      	ldr	r3, [r7, #28]
 8004f78:	2b08      	cmp	r3, #8
 8004f7a:	d104      	bne.n	8004f86 <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	2208      	movs	r2, #8
 8004f82:	601a      	str	r2, [r3, #0]
 8004f84:	e008      	b.n	8004f98 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8004f86:	69bb      	ldr	r3, [r7, #24]
 8004f88:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d103      	bne.n	8004f98 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	220c      	movs	r2, #12
 8004f96:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8004f98:	2300      	movs	r3, #0
}
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	3720      	adds	r7, #32
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}
 8004fa2:	bf00      	nop
 8004fa4:	50000300 	.word	0x50000300
 8004fa8:	50000100 	.word	0x50000100

08004fac <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b083      	sub	sp, #12
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	370c      	adds	r7, #12
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc4:	4770      	bx	lr
	...

08004fc8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b0b6      	sub	sp, #216	@ 0xd8
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
 8004fd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004fd8:	2300      	movs	r3, #0
 8004fda:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004fe2:	2b01      	cmp	r3, #1
 8004fe4:	d101      	bne.n	8004fea <HAL_ADC_ConfigChannel+0x22>
 8004fe6:	2302      	movs	r3, #2
 8004fe8:	e3c8      	b.n	800577c <HAL_ADC_ConfigChannel+0x7b4>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2201      	movs	r2, #1
 8004fee:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	f7ff fc52 	bl	80048a0 <LL_ADC_REG_IsConversionOngoing>
 8004ffc:	4603      	mov	r3, r0
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	f040 83ad 	bne.w	800575e <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6818      	ldr	r0, [r3, #0]
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	6859      	ldr	r1, [r3, #4]
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	461a      	mov	r2, r3
 8005012:	f7ff faea 	bl	80045ea <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4618      	mov	r0, r3
 800501c:	f7ff fc40 	bl	80048a0 <LL_ADC_REG_IsConversionOngoing>
 8005020:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4618      	mov	r0, r3
 800502a:	f7ff fc60 	bl	80048ee <LL_ADC_INJ_IsConversionOngoing>
 800502e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005032:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005036:	2b00      	cmp	r3, #0
 8005038:	f040 81d9 	bne.w	80053ee <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800503c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005040:	2b00      	cmp	r3, #0
 8005042:	f040 81d4 	bne.w	80053ee <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800504e:	d10f      	bne.n	8005070 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6818      	ldr	r0, [r3, #0]
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	2200      	movs	r2, #0
 800505a:	4619      	mov	r1, r3
 800505c:	f7ff faf1 	bl	8004642 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8005068:	4618      	mov	r0, r3
 800506a:	f7ff fa98 	bl	800459e <LL_ADC_SetSamplingTimeCommonConfig>
 800506e:	e00e      	b.n	800508e <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6818      	ldr	r0, [r3, #0]
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	6819      	ldr	r1, [r3, #0]
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	689b      	ldr	r3, [r3, #8]
 800507c:	461a      	mov	r2, r3
 800507e:	f7ff fae0 	bl	8004642 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	2100      	movs	r1, #0
 8005088:	4618      	mov	r0, r3
 800508a:	f7ff fa88 	bl	800459e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	695a      	ldr	r2, [r3, #20]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	68db      	ldr	r3, [r3, #12]
 8005098:	08db      	lsrs	r3, r3, #3
 800509a:	f003 0303 	and.w	r3, r3, #3
 800509e:	005b      	lsls	r3, r3, #1
 80050a0:	fa02 f303 	lsl.w	r3, r2, r3
 80050a4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	691b      	ldr	r3, [r3, #16]
 80050ac:	2b04      	cmp	r3, #4
 80050ae:	d022      	beq.n	80050f6 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6818      	ldr	r0, [r3, #0]
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	6919      	ldr	r1, [r3, #16]
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	681a      	ldr	r2, [r3, #0]
 80050bc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80050c0:	f7ff f9e2 	bl	8004488 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6818      	ldr	r0, [r3, #0]
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	6919      	ldr	r1, [r3, #16]
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	699b      	ldr	r3, [r3, #24]
 80050d0:	461a      	mov	r2, r3
 80050d2:	f7ff fa2e 	bl	8004532 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6818      	ldr	r0, [r3, #0]
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80050e2:	2b01      	cmp	r3, #1
 80050e4:	d102      	bne.n	80050ec <HAL_ADC_ConfigChannel+0x124>
 80050e6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80050ea:	e000      	b.n	80050ee <HAL_ADC_ConfigChannel+0x126>
 80050ec:	2300      	movs	r3, #0
 80050ee:	461a      	mov	r2, r3
 80050f0:	f7ff fa3a 	bl	8004568 <LL_ADC_SetOffsetSaturation>
 80050f4:	e17b      	b.n	80053ee <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	2100      	movs	r1, #0
 80050fc:	4618      	mov	r0, r3
 80050fe:	f7ff f9e7 	bl	80044d0 <LL_ADC_GetOffsetChannel>
 8005102:	4603      	mov	r3, r0
 8005104:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005108:	2b00      	cmp	r3, #0
 800510a:	d10a      	bne.n	8005122 <HAL_ADC_ConfigChannel+0x15a>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	2100      	movs	r1, #0
 8005112:	4618      	mov	r0, r3
 8005114:	f7ff f9dc 	bl	80044d0 <LL_ADC_GetOffsetChannel>
 8005118:	4603      	mov	r3, r0
 800511a:	0e9b      	lsrs	r3, r3, #26
 800511c:	f003 021f 	and.w	r2, r3, #31
 8005120:	e01e      	b.n	8005160 <HAL_ADC_ConfigChannel+0x198>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	2100      	movs	r1, #0
 8005128:	4618      	mov	r0, r3
 800512a:	f7ff f9d1 	bl	80044d0 <LL_ADC_GetOffsetChannel>
 800512e:	4603      	mov	r3, r0
 8005130:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005134:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005138:	fa93 f3a3 	rbit	r3, r3
 800513c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005140:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005144:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005148:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800514c:	2b00      	cmp	r3, #0
 800514e:	d101      	bne.n	8005154 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8005150:	2320      	movs	r3, #32
 8005152:	e004      	b.n	800515e <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8005154:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005158:	fab3 f383 	clz	r3, r3
 800515c:	b2db      	uxtb	r3, r3
 800515e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005168:	2b00      	cmp	r3, #0
 800516a:	d105      	bne.n	8005178 <HAL_ADC_ConfigChannel+0x1b0>
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	0e9b      	lsrs	r3, r3, #26
 8005172:	f003 031f 	and.w	r3, r3, #31
 8005176:	e018      	b.n	80051aa <HAL_ADC_ConfigChannel+0x1e2>
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005180:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005184:	fa93 f3a3 	rbit	r3, r3
 8005188:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800518c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005190:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8005194:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005198:	2b00      	cmp	r3, #0
 800519a:	d101      	bne.n	80051a0 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 800519c:	2320      	movs	r3, #32
 800519e:	e004      	b.n	80051aa <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 80051a0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80051a4:	fab3 f383 	clz	r3, r3
 80051a8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80051aa:	429a      	cmp	r2, r3
 80051ac:	d106      	bne.n	80051bc <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	2200      	movs	r2, #0
 80051b4:	2100      	movs	r1, #0
 80051b6:	4618      	mov	r0, r3
 80051b8:	f7ff f9a0 	bl	80044fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	2101      	movs	r1, #1
 80051c2:	4618      	mov	r0, r3
 80051c4:	f7ff f984 	bl	80044d0 <LL_ADC_GetOffsetChannel>
 80051c8:	4603      	mov	r3, r0
 80051ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d10a      	bne.n	80051e8 <HAL_ADC_ConfigChannel+0x220>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	2101      	movs	r1, #1
 80051d8:	4618      	mov	r0, r3
 80051da:	f7ff f979 	bl	80044d0 <LL_ADC_GetOffsetChannel>
 80051de:	4603      	mov	r3, r0
 80051e0:	0e9b      	lsrs	r3, r3, #26
 80051e2:	f003 021f 	and.w	r2, r3, #31
 80051e6:	e01e      	b.n	8005226 <HAL_ADC_ConfigChannel+0x25e>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	2101      	movs	r1, #1
 80051ee:	4618      	mov	r0, r3
 80051f0:	f7ff f96e 	bl	80044d0 <LL_ADC_GetOffsetChannel>
 80051f4:	4603      	mov	r3, r0
 80051f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051fa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80051fe:	fa93 f3a3 	rbit	r3, r3
 8005202:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8005206:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800520a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800520e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005212:	2b00      	cmp	r3, #0
 8005214:	d101      	bne.n	800521a <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8005216:	2320      	movs	r3, #32
 8005218:	e004      	b.n	8005224 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 800521a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800521e:	fab3 f383 	clz	r3, r3
 8005222:	b2db      	uxtb	r3, r3
 8005224:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800522e:	2b00      	cmp	r3, #0
 8005230:	d105      	bne.n	800523e <HAL_ADC_ConfigChannel+0x276>
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	0e9b      	lsrs	r3, r3, #26
 8005238:	f003 031f 	and.w	r3, r3, #31
 800523c:	e018      	b.n	8005270 <HAL_ADC_ConfigChannel+0x2a8>
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005246:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800524a:	fa93 f3a3 	rbit	r3, r3
 800524e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8005252:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005256:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800525a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800525e:	2b00      	cmp	r3, #0
 8005260:	d101      	bne.n	8005266 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8005262:	2320      	movs	r3, #32
 8005264:	e004      	b.n	8005270 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8005266:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800526a:	fab3 f383 	clz	r3, r3
 800526e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005270:	429a      	cmp	r2, r3
 8005272:	d106      	bne.n	8005282 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	2200      	movs	r2, #0
 800527a:	2101      	movs	r1, #1
 800527c:	4618      	mov	r0, r3
 800527e:	f7ff f93d 	bl	80044fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	2102      	movs	r1, #2
 8005288:	4618      	mov	r0, r3
 800528a:	f7ff f921 	bl	80044d0 <LL_ADC_GetOffsetChannel>
 800528e:	4603      	mov	r3, r0
 8005290:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005294:	2b00      	cmp	r3, #0
 8005296:	d10a      	bne.n	80052ae <HAL_ADC_ConfigChannel+0x2e6>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	2102      	movs	r1, #2
 800529e:	4618      	mov	r0, r3
 80052a0:	f7ff f916 	bl	80044d0 <LL_ADC_GetOffsetChannel>
 80052a4:	4603      	mov	r3, r0
 80052a6:	0e9b      	lsrs	r3, r3, #26
 80052a8:	f003 021f 	and.w	r2, r3, #31
 80052ac:	e01e      	b.n	80052ec <HAL_ADC_ConfigChannel+0x324>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	2102      	movs	r1, #2
 80052b4:	4618      	mov	r0, r3
 80052b6:	f7ff f90b 	bl	80044d0 <LL_ADC_GetOffsetChannel>
 80052ba:	4603      	mov	r3, r0
 80052bc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80052c4:	fa93 f3a3 	rbit	r3, r3
 80052c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80052cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80052d0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80052d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d101      	bne.n	80052e0 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 80052dc:	2320      	movs	r3, #32
 80052de:	e004      	b.n	80052ea <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80052e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80052e4:	fab3 f383 	clz	r3, r3
 80052e8:	b2db      	uxtb	r3, r3
 80052ea:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d105      	bne.n	8005304 <HAL_ADC_ConfigChannel+0x33c>
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	0e9b      	lsrs	r3, r3, #26
 80052fe:	f003 031f 	and.w	r3, r3, #31
 8005302:	e016      	b.n	8005332 <HAL_ADC_ConfigChannel+0x36a>
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800530c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005310:	fa93 f3a3 	rbit	r3, r3
 8005314:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8005316:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005318:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800531c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005320:	2b00      	cmp	r3, #0
 8005322:	d101      	bne.n	8005328 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8005324:	2320      	movs	r3, #32
 8005326:	e004      	b.n	8005332 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8005328:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800532c:	fab3 f383 	clz	r3, r3
 8005330:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005332:	429a      	cmp	r2, r3
 8005334:	d106      	bne.n	8005344 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	2200      	movs	r2, #0
 800533c:	2102      	movs	r1, #2
 800533e:	4618      	mov	r0, r3
 8005340:	f7ff f8dc 	bl	80044fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	2103      	movs	r1, #3
 800534a:	4618      	mov	r0, r3
 800534c:	f7ff f8c0 	bl	80044d0 <LL_ADC_GetOffsetChannel>
 8005350:	4603      	mov	r3, r0
 8005352:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005356:	2b00      	cmp	r3, #0
 8005358:	d10a      	bne.n	8005370 <HAL_ADC_ConfigChannel+0x3a8>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	2103      	movs	r1, #3
 8005360:	4618      	mov	r0, r3
 8005362:	f7ff f8b5 	bl	80044d0 <LL_ADC_GetOffsetChannel>
 8005366:	4603      	mov	r3, r0
 8005368:	0e9b      	lsrs	r3, r3, #26
 800536a:	f003 021f 	and.w	r2, r3, #31
 800536e:	e017      	b.n	80053a0 <HAL_ADC_ConfigChannel+0x3d8>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	2103      	movs	r1, #3
 8005376:	4618      	mov	r0, r3
 8005378:	f7ff f8aa 	bl	80044d0 <LL_ADC_GetOffsetChannel>
 800537c:	4603      	mov	r3, r0
 800537e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005380:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005382:	fa93 f3a3 	rbit	r3, r3
 8005386:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8005388:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800538a:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800538c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800538e:	2b00      	cmp	r3, #0
 8005390:	d101      	bne.n	8005396 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8005392:	2320      	movs	r3, #32
 8005394:	e003      	b.n	800539e <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8005396:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005398:	fab3 f383 	clz	r3, r3
 800539c:	b2db      	uxtb	r3, r3
 800539e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d105      	bne.n	80053b8 <HAL_ADC_ConfigChannel+0x3f0>
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	0e9b      	lsrs	r3, r3, #26
 80053b2:	f003 031f 	and.w	r3, r3, #31
 80053b6:	e011      	b.n	80053dc <HAL_ADC_ConfigChannel+0x414>
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053be:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80053c0:	fa93 f3a3 	rbit	r3, r3
 80053c4:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80053c6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80053c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80053ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d101      	bne.n	80053d4 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80053d0:	2320      	movs	r3, #32
 80053d2:	e003      	b.n	80053dc <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80053d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80053d6:	fab3 f383 	clz	r3, r3
 80053da:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80053dc:	429a      	cmp	r2, r3
 80053de:	d106      	bne.n	80053ee <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	2200      	movs	r2, #0
 80053e6:	2103      	movs	r1, #3
 80053e8:	4618      	mov	r0, r3
 80053ea:	f7ff f887 	bl	80044fc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4618      	mov	r0, r3
 80053f4:	f7ff fa06 	bl	8004804 <LL_ADC_IsEnabled>
 80053f8:	4603      	mov	r3, r0
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	f040 8140 	bne.w	8005680 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6818      	ldr	r0, [r3, #0]
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	6819      	ldr	r1, [r3, #0]
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	68db      	ldr	r3, [r3, #12]
 800540c:	461a      	mov	r2, r3
 800540e:	f7ff f943 	bl	8004698 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	68db      	ldr	r3, [r3, #12]
 8005416:	4a8f      	ldr	r2, [pc, #572]	@ (8005654 <HAL_ADC_ConfigChannel+0x68c>)
 8005418:	4293      	cmp	r3, r2
 800541a:	f040 8131 	bne.w	8005680 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800542a:	2b00      	cmp	r3, #0
 800542c:	d10b      	bne.n	8005446 <HAL_ADC_ConfigChannel+0x47e>
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	0e9b      	lsrs	r3, r3, #26
 8005434:	3301      	adds	r3, #1
 8005436:	f003 031f 	and.w	r3, r3, #31
 800543a:	2b09      	cmp	r3, #9
 800543c:	bf94      	ite	ls
 800543e:	2301      	movls	r3, #1
 8005440:	2300      	movhi	r3, #0
 8005442:	b2db      	uxtb	r3, r3
 8005444:	e019      	b.n	800547a <HAL_ADC_ConfigChannel+0x4b2>
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800544c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800544e:	fa93 f3a3 	rbit	r3, r3
 8005452:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8005454:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005456:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8005458:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800545a:	2b00      	cmp	r3, #0
 800545c:	d101      	bne.n	8005462 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 800545e:	2320      	movs	r3, #32
 8005460:	e003      	b.n	800546a <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8005462:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005464:	fab3 f383 	clz	r3, r3
 8005468:	b2db      	uxtb	r3, r3
 800546a:	3301      	adds	r3, #1
 800546c:	f003 031f 	and.w	r3, r3, #31
 8005470:	2b09      	cmp	r3, #9
 8005472:	bf94      	ite	ls
 8005474:	2301      	movls	r3, #1
 8005476:	2300      	movhi	r3, #0
 8005478:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800547a:	2b00      	cmp	r3, #0
 800547c:	d079      	beq.n	8005572 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005486:	2b00      	cmp	r3, #0
 8005488:	d107      	bne.n	800549a <HAL_ADC_ConfigChannel+0x4d2>
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	0e9b      	lsrs	r3, r3, #26
 8005490:	3301      	adds	r3, #1
 8005492:	069b      	lsls	r3, r3, #26
 8005494:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005498:	e015      	b.n	80054c6 <HAL_ADC_ConfigChannel+0x4fe>
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80054a2:	fa93 f3a3 	rbit	r3, r3
 80054a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80054a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054aa:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80054ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d101      	bne.n	80054b6 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80054b2:	2320      	movs	r3, #32
 80054b4:	e003      	b.n	80054be <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80054b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80054b8:	fab3 f383 	clz	r3, r3
 80054bc:	b2db      	uxtb	r3, r3
 80054be:	3301      	adds	r3, #1
 80054c0:	069b      	lsls	r3, r3, #26
 80054c2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d109      	bne.n	80054e6 <HAL_ADC_ConfigChannel+0x51e>
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	0e9b      	lsrs	r3, r3, #26
 80054d8:	3301      	adds	r3, #1
 80054da:	f003 031f 	and.w	r3, r3, #31
 80054de:	2101      	movs	r1, #1
 80054e0:	fa01 f303 	lsl.w	r3, r1, r3
 80054e4:	e017      	b.n	8005516 <HAL_ADC_ConfigChannel+0x54e>
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80054ee:	fa93 f3a3 	rbit	r3, r3
 80054f2:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80054f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80054f6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80054f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d101      	bne.n	8005502 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80054fe:	2320      	movs	r3, #32
 8005500:	e003      	b.n	800550a <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8005502:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005504:	fab3 f383 	clz	r3, r3
 8005508:	b2db      	uxtb	r3, r3
 800550a:	3301      	adds	r3, #1
 800550c:	f003 031f 	and.w	r3, r3, #31
 8005510:	2101      	movs	r1, #1
 8005512:	fa01 f303 	lsl.w	r3, r1, r3
 8005516:	ea42 0103 	orr.w	r1, r2, r3
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005522:	2b00      	cmp	r3, #0
 8005524:	d10a      	bne.n	800553c <HAL_ADC_ConfigChannel+0x574>
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	0e9b      	lsrs	r3, r3, #26
 800552c:	3301      	adds	r3, #1
 800552e:	f003 021f 	and.w	r2, r3, #31
 8005532:	4613      	mov	r3, r2
 8005534:	005b      	lsls	r3, r3, #1
 8005536:	4413      	add	r3, r2
 8005538:	051b      	lsls	r3, r3, #20
 800553a:	e018      	b.n	800556e <HAL_ADC_ConfigChannel+0x5a6>
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005544:	fa93 f3a3 	rbit	r3, r3
 8005548:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800554a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800554c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800554e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005550:	2b00      	cmp	r3, #0
 8005552:	d101      	bne.n	8005558 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8005554:	2320      	movs	r3, #32
 8005556:	e003      	b.n	8005560 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8005558:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800555a:	fab3 f383 	clz	r3, r3
 800555e:	b2db      	uxtb	r3, r3
 8005560:	3301      	adds	r3, #1
 8005562:	f003 021f 	and.w	r2, r3, #31
 8005566:	4613      	mov	r3, r2
 8005568:	005b      	lsls	r3, r3, #1
 800556a:	4413      	add	r3, r2
 800556c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800556e:	430b      	orrs	r3, r1
 8005570:	e081      	b.n	8005676 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800557a:	2b00      	cmp	r3, #0
 800557c:	d107      	bne.n	800558e <HAL_ADC_ConfigChannel+0x5c6>
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	0e9b      	lsrs	r3, r3, #26
 8005584:	3301      	adds	r3, #1
 8005586:	069b      	lsls	r3, r3, #26
 8005588:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800558c:	e015      	b.n	80055ba <HAL_ADC_ConfigChannel+0x5f2>
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005596:	fa93 f3a3 	rbit	r3, r3
 800559a:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800559c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800559e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80055a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d101      	bne.n	80055aa <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80055a6:	2320      	movs	r3, #32
 80055a8:	e003      	b.n	80055b2 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80055aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ac:	fab3 f383 	clz	r3, r3
 80055b0:	b2db      	uxtb	r3, r3
 80055b2:	3301      	adds	r3, #1
 80055b4:	069b      	lsls	r3, r3, #26
 80055b6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d109      	bne.n	80055da <HAL_ADC_ConfigChannel+0x612>
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	0e9b      	lsrs	r3, r3, #26
 80055cc:	3301      	adds	r3, #1
 80055ce:	f003 031f 	and.w	r3, r3, #31
 80055d2:	2101      	movs	r1, #1
 80055d4:	fa01 f303 	lsl.w	r3, r1, r3
 80055d8:	e017      	b.n	800560a <HAL_ADC_ConfigChannel+0x642>
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055e0:	6a3b      	ldr	r3, [r7, #32]
 80055e2:	fa93 f3a3 	rbit	r3, r3
 80055e6:	61fb      	str	r3, [r7, #28]
  return result;
 80055e8:	69fb      	ldr	r3, [r7, #28]
 80055ea:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80055ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d101      	bne.n	80055f6 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80055f2:	2320      	movs	r3, #32
 80055f4:	e003      	b.n	80055fe <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80055f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055f8:	fab3 f383 	clz	r3, r3
 80055fc:	b2db      	uxtb	r3, r3
 80055fe:	3301      	adds	r3, #1
 8005600:	f003 031f 	and.w	r3, r3, #31
 8005604:	2101      	movs	r1, #1
 8005606:	fa01 f303 	lsl.w	r3, r1, r3
 800560a:	ea42 0103 	orr.w	r1, r2, r3
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005616:	2b00      	cmp	r3, #0
 8005618:	d10d      	bne.n	8005636 <HAL_ADC_ConfigChannel+0x66e>
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	0e9b      	lsrs	r3, r3, #26
 8005620:	3301      	adds	r3, #1
 8005622:	f003 021f 	and.w	r2, r3, #31
 8005626:	4613      	mov	r3, r2
 8005628:	005b      	lsls	r3, r3, #1
 800562a:	4413      	add	r3, r2
 800562c:	3b1e      	subs	r3, #30
 800562e:	051b      	lsls	r3, r3, #20
 8005630:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005634:	e01e      	b.n	8005674 <HAL_ADC_ConfigChannel+0x6ac>
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	fa93 f3a3 	rbit	r3, r3
 8005642:	613b      	str	r3, [r7, #16]
  return result;
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005648:	69bb      	ldr	r3, [r7, #24]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d104      	bne.n	8005658 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 800564e:	2320      	movs	r3, #32
 8005650:	e006      	b.n	8005660 <HAL_ADC_ConfigChannel+0x698>
 8005652:	bf00      	nop
 8005654:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8005658:	69bb      	ldr	r3, [r7, #24]
 800565a:	fab3 f383 	clz	r3, r3
 800565e:	b2db      	uxtb	r3, r3
 8005660:	3301      	adds	r3, #1
 8005662:	f003 021f 	and.w	r2, r3, #31
 8005666:	4613      	mov	r3, r2
 8005668:	005b      	lsls	r3, r3, #1
 800566a:	4413      	add	r3, r2
 800566c:	3b1e      	subs	r3, #30
 800566e:	051b      	lsls	r3, r3, #20
 8005670:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005674:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8005676:	683a      	ldr	r2, [r7, #0]
 8005678:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800567a:	4619      	mov	r1, r3
 800567c:	f7fe ffe1 	bl	8004642 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	681a      	ldr	r2, [r3, #0]
 8005684:	4b3f      	ldr	r3, [pc, #252]	@ (8005784 <HAL_ADC_ConfigChannel+0x7bc>)
 8005686:	4013      	ands	r3, r2
 8005688:	2b00      	cmp	r3, #0
 800568a:	d071      	beq.n	8005770 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800568c:	483e      	ldr	r0, [pc, #248]	@ (8005788 <HAL_ADC_ConfigChannel+0x7c0>)
 800568e:	f7fe feed 	bl	800446c <LL_ADC_GetCommonPathInternalCh>
 8005692:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a3c      	ldr	r2, [pc, #240]	@ (800578c <HAL_ADC_ConfigChannel+0x7c4>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d004      	beq.n	80056aa <HAL_ADC_ConfigChannel+0x6e2>
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a3a      	ldr	r2, [pc, #232]	@ (8005790 <HAL_ADC_ConfigChannel+0x7c8>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d127      	bne.n	80056fa <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80056aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80056ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d121      	bne.n	80056fa <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80056be:	d157      	bne.n	8005770 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80056c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80056c4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80056c8:	4619      	mov	r1, r3
 80056ca:	482f      	ldr	r0, [pc, #188]	@ (8005788 <HAL_ADC_ConfigChannel+0x7c0>)
 80056cc:	f7fe febb 	bl	8004446 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80056d0:	4b30      	ldr	r3, [pc, #192]	@ (8005794 <HAL_ADC_ConfigChannel+0x7cc>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	099b      	lsrs	r3, r3, #6
 80056d6:	4a30      	ldr	r2, [pc, #192]	@ (8005798 <HAL_ADC_ConfigChannel+0x7d0>)
 80056d8:	fba2 2303 	umull	r2, r3, r2, r3
 80056dc:	099b      	lsrs	r3, r3, #6
 80056de:	1c5a      	adds	r2, r3, #1
 80056e0:	4613      	mov	r3, r2
 80056e2:	005b      	lsls	r3, r3, #1
 80056e4:	4413      	add	r3, r2
 80056e6:	009b      	lsls	r3, r3, #2
 80056e8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80056ea:	e002      	b.n	80056f2 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	3b01      	subs	r3, #1
 80056f0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d1f9      	bne.n	80056ec <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80056f8:	e03a      	b.n	8005770 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a27      	ldr	r2, [pc, #156]	@ (800579c <HAL_ADC_ConfigChannel+0x7d4>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d113      	bne.n	800572c <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005704:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005708:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800570c:	2b00      	cmp	r3, #0
 800570e:	d10d      	bne.n	800572c <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4a22      	ldr	r2, [pc, #136]	@ (80057a0 <HAL_ADC_ConfigChannel+0x7d8>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d02a      	beq.n	8005770 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800571a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800571e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005722:	4619      	mov	r1, r3
 8005724:	4818      	ldr	r0, [pc, #96]	@ (8005788 <HAL_ADC_ConfigChannel+0x7c0>)
 8005726:	f7fe fe8e 	bl	8004446 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800572a:	e021      	b.n	8005770 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4a1c      	ldr	r2, [pc, #112]	@ (80057a4 <HAL_ADC_ConfigChannel+0x7dc>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d11c      	bne.n	8005770 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005736:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800573a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800573e:	2b00      	cmp	r3, #0
 8005740:	d116      	bne.n	8005770 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4a16      	ldr	r2, [pc, #88]	@ (80057a0 <HAL_ADC_ConfigChannel+0x7d8>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d011      	beq.n	8005770 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800574c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005750:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005754:	4619      	mov	r1, r3
 8005756:	480c      	ldr	r0, [pc, #48]	@ (8005788 <HAL_ADC_ConfigChannel+0x7c0>)
 8005758:	f7fe fe75 	bl	8004446 <LL_ADC_SetCommonPathInternalCh>
 800575c:	e008      	b.n	8005770 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005762:	f043 0220 	orr.w	r2, r3, #32
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2200      	movs	r2, #0
 8005774:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005778:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800577c:	4618      	mov	r0, r3
 800577e:	37d8      	adds	r7, #216	@ 0xd8
 8005780:	46bd      	mov	sp, r7
 8005782:	bd80      	pop	{r7, pc}
 8005784:	80080000 	.word	0x80080000
 8005788:	50000300 	.word	0x50000300
 800578c:	c3210000 	.word	0xc3210000
 8005790:	90c00010 	.word	0x90c00010
 8005794:	20000004 	.word	0x20000004
 8005798:	053e2d63 	.word	0x053e2d63
 800579c:	c7520000 	.word	0xc7520000
 80057a0:	50000100 	.word	0x50000100
 80057a4:	cb840000 	.word	0xcb840000

080057a8 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b088      	sub	sp, #32
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
 80057b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80057b2:	2300      	movs	r3, #0
 80057b4:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4618      	mov	r0, r3
 80057c0:	f7ff f86e 	bl	80048a0 <LL_ADC_REG_IsConversionOngoing>
 80057c4:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4618      	mov	r0, r3
 80057cc:	f7ff f88f 	bl	80048ee <LL_ADC_INJ_IsConversionOngoing>
 80057d0:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d103      	bne.n	80057e0 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	f000 8098 	beq.w	8005910 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	68db      	ldr	r3, [r3, #12]
 80057e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d02a      	beq.n	8005844 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	7f5b      	ldrb	r3, [r3, #29]
 80057f2:	2b01      	cmp	r3, #1
 80057f4:	d126      	bne.n	8005844 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	7f1b      	ldrb	r3, [r3, #28]
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	d122      	bne.n	8005844 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80057fe:	2301      	movs	r3, #1
 8005800:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005802:	e014      	b.n	800582e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8005804:	69fb      	ldr	r3, [r7, #28]
 8005806:	4a45      	ldr	r2, [pc, #276]	@ (800591c <ADC_ConversionStop+0x174>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d90d      	bls.n	8005828 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005810:	f043 0210 	orr.w	r2, r3, #16
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800581c:	f043 0201 	orr.w	r2, r3, #1
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005824:	2301      	movs	r3, #1
 8005826:	e074      	b.n	8005912 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8005828:	69fb      	ldr	r3, [r7, #28]
 800582a:	3301      	adds	r3, #1
 800582c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005838:	2b40      	cmp	r3, #64	@ 0x40
 800583a:	d1e3      	bne.n	8005804 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	2240      	movs	r2, #64	@ 0x40
 8005842:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8005844:	69bb      	ldr	r3, [r7, #24]
 8005846:	2b02      	cmp	r3, #2
 8005848:	d014      	beq.n	8005874 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4618      	mov	r0, r3
 8005850:	f7ff f826 	bl	80048a0 <LL_ADC_REG_IsConversionOngoing>
 8005854:	4603      	mov	r3, r0
 8005856:	2b00      	cmp	r3, #0
 8005858:	d00c      	beq.n	8005874 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4618      	mov	r0, r3
 8005860:	f7fe ffe3 	bl	800482a <LL_ADC_IsDisableOngoing>
 8005864:	4603      	mov	r3, r0
 8005866:	2b00      	cmp	r3, #0
 8005868:	d104      	bne.n	8005874 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4618      	mov	r0, r3
 8005870:	f7ff f802 	bl	8004878 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8005874:	69bb      	ldr	r3, [r7, #24]
 8005876:	2b01      	cmp	r3, #1
 8005878:	d014      	beq.n	80058a4 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4618      	mov	r0, r3
 8005880:	f7ff f835 	bl	80048ee <LL_ADC_INJ_IsConversionOngoing>
 8005884:	4603      	mov	r3, r0
 8005886:	2b00      	cmp	r3, #0
 8005888:	d00c      	beq.n	80058a4 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4618      	mov	r0, r3
 8005890:	f7fe ffcb 	bl	800482a <LL_ADC_IsDisableOngoing>
 8005894:	4603      	mov	r3, r0
 8005896:	2b00      	cmp	r3, #0
 8005898:	d104      	bne.n	80058a4 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4618      	mov	r0, r3
 80058a0:	f7ff f811 	bl	80048c6 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80058a4:	69bb      	ldr	r3, [r7, #24]
 80058a6:	2b02      	cmp	r3, #2
 80058a8:	d005      	beq.n	80058b6 <ADC_ConversionStop+0x10e>
 80058aa:	69bb      	ldr	r3, [r7, #24]
 80058ac:	2b03      	cmp	r3, #3
 80058ae:	d105      	bne.n	80058bc <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80058b0:	230c      	movs	r3, #12
 80058b2:	617b      	str	r3, [r7, #20]
        break;
 80058b4:	e005      	b.n	80058c2 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80058b6:	2308      	movs	r3, #8
 80058b8:	617b      	str	r3, [r7, #20]
        break;
 80058ba:	e002      	b.n	80058c2 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80058bc:	2304      	movs	r3, #4
 80058be:	617b      	str	r3, [r7, #20]
        break;
 80058c0:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80058c2:	f7fe fd7f 	bl	80043c4 <HAL_GetTick>
 80058c6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80058c8:	e01b      	b.n	8005902 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80058ca:	f7fe fd7b 	bl	80043c4 <HAL_GetTick>
 80058ce:	4602      	mov	r2, r0
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	1ad3      	subs	r3, r2, r3
 80058d4:	2b05      	cmp	r3, #5
 80058d6:	d914      	bls.n	8005902 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	689a      	ldr	r2, [r3, #8]
 80058de:	697b      	ldr	r3, [r7, #20]
 80058e0:	4013      	ands	r3, r2
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d00d      	beq.n	8005902 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058ea:	f043 0210 	orr.w	r2, r3, #16
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058f6:	f043 0201 	orr.w	r2, r3, #1
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80058fe:	2301      	movs	r3, #1
 8005900:	e007      	b.n	8005912 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	689a      	ldr	r2, [r3, #8]
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	4013      	ands	r3, r2
 800590c:	2b00      	cmp	r3, #0
 800590e:	d1dc      	bne.n	80058ca <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8005910:	2300      	movs	r3, #0
}
 8005912:	4618      	mov	r0, r3
 8005914:	3720      	adds	r7, #32
 8005916:	46bd      	mov	sp, r7
 8005918:	bd80      	pop	{r7, pc}
 800591a:	bf00      	nop
 800591c:	a33fffff 	.word	0xa33fffff

08005920 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b084      	sub	sp, #16
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005928:	2300      	movs	r3, #0
 800592a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4618      	mov	r0, r3
 8005932:	f7fe ff67 	bl	8004804 <LL_ADC_IsEnabled>
 8005936:	4603      	mov	r3, r0
 8005938:	2b00      	cmp	r3, #0
 800593a:	d169      	bne.n	8005a10 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	689a      	ldr	r2, [r3, #8]
 8005942:	4b36      	ldr	r3, [pc, #216]	@ (8005a1c <ADC_Enable+0xfc>)
 8005944:	4013      	ands	r3, r2
 8005946:	2b00      	cmp	r3, #0
 8005948:	d00d      	beq.n	8005966 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800594e:	f043 0210 	orr.w	r2, r3, #16
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800595a:	f043 0201 	orr.w	r2, r3, #1
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8005962:	2301      	movs	r3, #1
 8005964:	e055      	b.n	8005a12 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4618      	mov	r0, r3
 800596c:	f7fe ff22 	bl	80047b4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005970:	482b      	ldr	r0, [pc, #172]	@ (8005a20 <ADC_Enable+0x100>)
 8005972:	f7fe fd7b 	bl	800446c <LL_ADC_GetCommonPathInternalCh>
 8005976:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8005978:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800597c:	2b00      	cmp	r3, #0
 800597e:	d013      	beq.n	80059a8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005980:	4b28      	ldr	r3, [pc, #160]	@ (8005a24 <ADC_Enable+0x104>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	099b      	lsrs	r3, r3, #6
 8005986:	4a28      	ldr	r2, [pc, #160]	@ (8005a28 <ADC_Enable+0x108>)
 8005988:	fba2 2303 	umull	r2, r3, r2, r3
 800598c:	099b      	lsrs	r3, r3, #6
 800598e:	1c5a      	adds	r2, r3, #1
 8005990:	4613      	mov	r3, r2
 8005992:	005b      	lsls	r3, r3, #1
 8005994:	4413      	add	r3, r2
 8005996:	009b      	lsls	r3, r3, #2
 8005998:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800599a:	e002      	b.n	80059a2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	3b01      	subs	r3, #1
 80059a0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d1f9      	bne.n	800599c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80059a8:	f7fe fd0c 	bl	80043c4 <HAL_GetTick>
 80059ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80059ae:	e028      	b.n	8005a02 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4618      	mov	r0, r3
 80059b6:	f7fe ff25 	bl	8004804 <LL_ADC_IsEnabled>
 80059ba:	4603      	mov	r3, r0
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d104      	bne.n	80059ca <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4618      	mov	r0, r3
 80059c6:	f7fe fef5 	bl	80047b4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80059ca:	f7fe fcfb 	bl	80043c4 <HAL_GetTick>
 80059ce:	4602      	mov	r2, r0
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	1ad3      	subs	r3, r2, r3
 80059d4:	2b02      	cmp	r3, #2
 80059d6:	d914      	bls.n	8005a02 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f003 0301 	and.w	r3, r3, #1
 80059e2:	2b01      	cmp	r3, #1
 80059e4:	d00d      	beq.n	8005a02 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059ea:	f043 0210 	orr.w	r2, r3, #16
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059f6:	f043 0201 	orr.w	r2, r3, #1
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80059fe:	2301      	movs	r3, #1
 8005a00:	e007      	b.n	8005a12 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f003 0301 	and.w	r3, r3, #1
 8005a0c:	2b01      	cmp	r3, #1
 8005a0e:	d1cf      	bne.n	80059b0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005a10:	2300      	movs	r3, #0
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3710      	adds	r7, #16
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd80      	pop	{r7, pc}
 8005a1a:	bf00      	nop
 8005a1c:	8000003f 	.word	0x8000003f
 8005a20:	50000300 	.word	0x50000300
 8005a24:	20000004 	.word	0x20000004
 8005a28:	053e2d63 	.word	0x053e2d63

08005a2c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b084      	sub	sp, #16
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4618      	mov	r0, r3
 8005a3a:	f7fe fef6 	bl	800482a <LL_ADC_IsDisableOngoing>
 8005a3e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4618      	mov	r0, r3
 8005a46:	f7fe fedd 	bl	8004804 <LL_ADC_IsEnabled>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d047      	beq.n	8005ae0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d144      	bne.n	8005ae0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	689b      	ldr	r3, [r3, #8]
 8005a5c:	f003 030d 	and.w	r3, r3, #13
 8005a60:	2b01      	cmp	r3, #1
 8005a62:	d10c      	bne.n	8005a7e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	4618      	mov	r0, r3
 8005a6a:	f7fe feb7 	bl	80047dc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	2203      	movs	r2, #3
 8005a74:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005a76:	f7fe fca5 	bl	80043c4 <HAL_GetTick>
 8005a7a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005a7c:	e029      	b.n	8005ad2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a82:	f043 0210 	orr.w	r2, r3, #16
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a8e:	f043 0201 	orr.w	r2, r3, #1
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8005a96:	2301      	movs	r3, #1
 8005a98:	e023      	b.n	8005ae2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005a9a:	f7fe fc93 	bl	80043c4 <HAL_GetTick>
 8005a9e:	4602      	mov	r2, r0
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	1ad3      	subs	r3, r2, r3
 8005aa4:	2b02      	cmp	r3, #2
 8005aa6:	d914      	bls.n	8005ad2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	689b      	ldr	r3, [r3, #8]
 8005aae:	f003 0301 	and.w	r3, r3, #1
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d00d      	beq.n	8005ad2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005aba:	f043 0210 	orr.w	r2, r3, #16
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ac6:	f043 0201 	orr.w	r2, r3, #1
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e007      	b.n	8005ae2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	689b      	ldr	r3, [r3, #8]
 8005ad8:	f003 0301 	and.w	r3, r3, #1
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d1dc      	bne.n	8005a9a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005ae0:	2300      	movs	r3, #0
}
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	3710      	adds	r7, #16
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	bd80      	pop	{r7, pc}

08005aea <LL_ADC_IsEnabled>:
{
 8005aea:	b480      	push	{r7}
 8005aec:	b083      	sub	sp, #12
 8005aee:	af00      	add	r7, sp, #0
 8005af0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	f003 0301 	and.w	r3, r3, #1
 8005afa:	2b01      	cmp	r3, #1
 8005afc:	d101      	bne.n	8005b02 <LL_ADC_IsEnabled+0x18>
 8005afe:	2301      	movs	r3, #1
 8005b00:	e000      	b.n	8005b04 <LL_ADC_IsEnabled+0x1a>
 8005b02:	2300      	movs	r3, #0
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	370c      	adds	r7, #12
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0e:	4770      	bx	lr

08005b10 <LL_ADC_REG_IsConversionOngoing>:
{
 8005b10:	b480      	push	{r7}
 8005b12:	b083      	sub	sp, #12
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	689b      	ldr	r3, [r3, #8]
 8005b1c:	f003 0304 	and.w	r3, r3, #4
 8005b20:	2b04      	cmp	r3, #4
 8005b22:	d101      	bne.n	8005b28 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005b24:	2301      	movs	r3, #1
 8005b26:	e000      	b.n	8005b2a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005b28:	2300      	movs	r3, #0
}
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	370c      	adds	r7, #12
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b34:	4770      	bx	lr
	...

08005b38 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005b38:	b590      	push	{r4, r7, lr}
 8005b3a:	b0a1      	sub	sp, #132	@ 0x84
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
 8005b40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005b42:	2300      	movs	r3, #0
 8005b44:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005b4e:	2b01      	cmp	r3, #1
 8005b50:	d101      	bne.n	8005b56 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005b52:	2302      	movs	r3, #2
 8005b54:	e08b      	b.n	8005c6e <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2201      	movs	r2, #1
 8005b5a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005b5e:	2300      	movs	r3, #0
 8005b60:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005b62:	2300      	movs	r3, #0
 8005b64:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005b6e:	d102      	bne.n	8005b76 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005b70:	4b41      	ldr	r3, [pc, #260]	@ (8005c78 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005b72:	60bb      	str	r3, [r7, #8]
 8005b74:	e001      	b.n	8005b7a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8005b76:	2300      	movs	r3, #0
 8005b78:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d10b      	bne.n	8005b98 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b84:	f043 0220 	orr.w	r2, r3, #32
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8005b94:	2301      	movs	r3, #1
 8005b96:	e06a      	b.n	8005c6e <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	f7ff ffb8 	bl	8005b10 <LL_ADC_REG_IsConversionOngoing>
 8005ba0:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	f7ff ffb2 	bl	8005b10 <LL_ADC_REG_IsConversionOngoing>
 8005bac:	4603      	mov	r3, r0
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d14c      	bne.n	8005c4c <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8005bb2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d149      	bne.n	8005c4c <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005bb8:	4b30      	ldr	r3, [pc, #192]	@ (8005c7c <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8005bba:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d028      	beq.n	8005c16 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005bc4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005bc6:	689b      	ldr	r3, [r3, #8]
 8005bc8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	6859      	ldr	r1, [r3, #4]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005bd6:	035b      	lsls	r3, r3, #13
 8005bd8:	430b      	orrs	r3, r1
 8005bda:	431a      	orrs	r2, r3
 8005bdc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005bde:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005be0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005be4:	f7ff ff81 	bl	8005aea <LL_ADC_IsEnabled>
 8005be8:	4604      	mov	r4, r0
 8005bea:	4823      	ldr	r0, [pc, #140]	@ (8005c78 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005bec:	f7ff ff7d 	bl	8005aea <LL_ADC_IsEnabled>
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	4323      	orrs	r3, r4
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d133      	bne.n	8005c60 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005bf8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005c00:	f023 030f 	bic.w	r3, r3, #15
 8005c04:	683a      	ldr	r2, [r7, #0]
 8005c06:	6811      	ldr	r1, [r2, #0]
 8005c08:	683a      	ldr	r2, [r7, #0]
 8005c0a:	6892      	ldr	r2, [r2, #8]
 8005c0c:	430a      	orrs	r2, r1
 8005c0e:	431a      	orrs	r2, r3
 8005c10:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005c12:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005c14:	e024      	b.n	8005c60 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005c16:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005c18:	689b      	ldr	r3, [r3, #8]
 8005c1a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005c1e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005c20:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005c22:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005c26:	f7ff ff60 	bl	8005aea <LL_ADC_IsEnabled>
 8005c2a:	4604      	mov	r4, r0
 8005c2c:	4812      	ldr	r0, [pc, #72]	@ (8005c78 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005c2e:	f7ff ff5c 	bl	8005aea <LL_ADC_IsEnabled>
 8005c32:	4603      	mov	r3, r0
 8005c34:	4323      	orrs	r3, r4
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d112      	bne.n	8005c60 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005c3a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005c3c:	689b      	ldr	r3, [r3, #8]
 8005c3e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005c42:	f023 030f 	bic.w	r3, r3, #15
 8005c46:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8005c48:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005c4a:	e009      	b.n	8005c60 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c50:	f043 0220 	orr.w	r2, r3, #32
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005c58:	2301      	movs	r3, #1
 8005c5a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8005c5e:	e000      	b.n	8005c62 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005c60:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2200      	movs	r2, #0
 8005c66:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005c6a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8005c6e:	4618      	mov	r0, r3
 8005c70:	3784      	adds	r7, #132	@ 0x84
 8005c72:	46bd      	mov	sp, r7
 8005c74:	bd90      	pop	{r4, r7, pc}
 8005c76:	bf00      	nop
 8005c78:	50000100 	.word	0x50000100
 8005c7c:	50000300 	.word	0x50000300

08005c80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b085      	sub	sp, #20
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	f003 0307 	and.w	r3, r3, #7
 8005c8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005c90:	4b0c      	ldr	r3, [pc, #48]	@ (8005cc4 <__NVIC_SetPriorityGrouping+0x44>)
 8005c92:	68db      	ldr	r3, [r3, #12]
 8005c94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005c96:	68ba      	ldr	r2, [r7, #8]
 8005c98:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005c9c:	4013      	ands	r3, r2
 8005c9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005ca8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005cac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005cb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005cb2:	4a04      	ldr	r2, [pc, #16]	@ (8005cc4 <__NVIC_SetPriorityGrouping+0x44>)
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	60d3      	str	r3, [r2, #12]
}
 8005cb8:	bf00      	nop
 8005cba:	3714      	adds	r7, #20
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc2:	4770      	bx	lr
 8005cc4:	e000ed00 	.word	0xe000ed00

08005cc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005ccc:	4b04      	ldr	r3, [pc, #16]	@ (8005ce0 <__NVIC_GetPriorityGrouping+0x18>)
 8005cce:	68db      	ldr	r3, [r3, #12]
 8005cd0:	0a1b      	lsrs	r3, r3, #8
 8005cd2:	f003 0307 	and.w	r3, r3, #7
}
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cde:	4770      	bx	lr
 8005ce0:	e000ed00 	.word	0xe000ed00

08005ce4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b083      	sub	sp, #12
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	4603      	mov	r3, r0
 8005cec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005cee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	db0b      	blt.n	8005d0e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005cf6:	79fb      	ldrb	r3, [r7, #7]
 8005cf8:	f003 021f 	and.w	r2, r3, #31
 8005cfc:	4907      	ldr	r1, [pc, #28]	@ (8005d1c <__NVIC_EnableIRQ+0x38>)
 8005cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d02:	095b      	lsrs	r3, r3, #5
 8005d04:	2001      	movs	r0, #1
 8005d06:	fa00 f202 	lsl.w	r2, r0, r2
 8005d0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005d0e:	bf00      	nop
 8005d10:	370c      	adds	r7, #12
 8005d12:	46bd      	mov	sp, r7
 8005d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d18:	4770      	bx	lr
 8005d1a:	bf00      	nop
 8005d1c:	e000e100 	.word	0xe000e100

08005d20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005d20:	b480      	push	{r7}
 8005d22:	b083      	sub	sp, #12
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	4603      	mov	r3, r0
 8005d28:	6039      	str	r1, [r7, #0]
 8005d2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	db0a      	blt.n	8005d4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	b2da      	uxtb	r2, r3
 8005d38:	490c      	ldr	r1, [pc, #48]	@ (8005d6c <__NVIC_SetPriority+0x4c>)
 8005d3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d3e:	0112      	lsls	r2, r2, #4
 8005d40:	b2d2      	uxtb	r2, r2
 8005d42:	440b      	add	r3, r1
 8005d44:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005d48:	e00a      	b.n	8005d60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	b2da      	uxtb	r2, r3
 8005d4e:	4908      	ldr	r1, [pc, #32]	@ (8005d70 <__NVIC_SetPriority+0x50>)
 8005d50:	79fb      	ldrb	r3, [r7, #7]
 8005d52:	f003 030f 	and.w	r3, r3, #15
 8005d56:	3b04      	subs	r3, #4
 8005d58:	0112      	lsls	r2, r2, #4
 8005d5a:	b2d2      	uxtb	r2, r2
 8005d5c:	440b      	add	r3, r1
 8005d5e:	761a      	strb	r2, [r3, #24]
}
 8005d60:	bf00      	nop
 8005d62:	370c      	adds	r7, #12
 8005d64:	46bd      	mov	sp, r7
 8005d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6a:	4770      	bx	lr
 8005d6c:	e000e100 	.word	0xe000e100
 8005d70:	e000ed00 	.word	0xe000ed00

08005d74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b089      	sub	sp, #36	@ 0x24
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	60f8      	str	r0, [r7, #12]
 8005d7c:	60b9      	str	r1, [r7, #8]
 8005d7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	f003 0307 	and.w	r3, r3, #7
 8005d86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005d88:	69fb      	ldr	r3, [r7, #28]
 8005d8a:	f1c3 0307 	rsb	r3, r3, #7
 8005d8e:	2b04      	cmp	r3, #4
 8005d90:	bf28      	it	cs
 8005d92:	2304      	movcs	r3, #4
 8005d94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005d96:	69fb      	ldr	r3, [r7, #28]
 8005d98:	3304      	adds	r3, #4
 8005d9a:	2b06      	cmp	r3, #6
 8005d9c:	d902      	bls.n	8005da4 <NVIC_EncodePriority+0x30>
 8005d9e:	69fb      	ldr	r3, [r7, #28]
 8005da0:	3b03      	subs	r3, #3
 8005da2:	e000      	b.n	8005da6 <NVIC_EncodePriority+0x32>
 8005da4:	2300      	movs	r3, #0
 8005da6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005da8:	f04f 32ff 	mov.w	r2, #4294967295
 8005dac:	69bb      	ldr	r3, [r7, #24]
 8005dae:	fa02 f303 	lsl.w	r3, r2, r3
 8005db2:	43da      	mvns	r2, r3
 8005db4:	68bb      	ldr	r3, [r7, #8]
 8005db6:	401a      	ands	r2, r3
 8005db8:	697b      	ldr	r3, [r7, #20]
 8005dba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005dbc:	f04f 31ff 	mov.w	r1, #4294967295
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	fa01 f303 	lsl.w	r3, r1, r3
 8005dc6:	43d9      	mvns	r1, r3
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005dcc:	4313      	orrs	r3, r2
         );
}
 8005dce:	4618      	mov	r0, r3
 8005dd0:	3724      	adds	r7, #36	@ 0x24
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd8:	4770      	bx	lr
	...

08005ddc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b082      	sub	sp, #8
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	3b01      	subs	r3, #1
 8005de8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005dec:	d301      	bcc.n	8005df2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005dee:	2301      	movs	r3, #1
 8005df0:	e00f      	b.n	8005e12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005df2:	4a0a      	ldr	r2, [pc, #40]	@ (8005e1c <SysTick_Config+0x40>)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	3b01      	subs	r3, #1
 8005df8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005dfa:	210f      	movs	r1, #15
 8005dfc:	f04f 30ff 	mov.w	r0, #4294967295
 8005e00:	f7ff ff8e 	bl	8005d20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005e04:	4b05      	ldr	r3, [pc, #20]	@ (8005e1c <SysTick_Config+0x40>)
 8005e06:	2200      	movs	r2, #0
 8005e08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005e0a:	4b04      	ldr	r3, [pc, #16]	@ (8005e1c <SysTick_Config+0x40>)
 8005e0c:	2207      	movs	r2, #7
 8005e0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005e10:	2300      	movs	r3, #0
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	3708      	adds	r7, #8
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}
 8005e1a:	bf00      	nop
 8005e1c:	e000e010 	.word	0xe000e010

08005e20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b082      	sub	sp, #8
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005e28:	6878      	ldr	r0, [r7, #4]
 8005e2a:	f7ff ff29 	bl	8005c80 <__NVIC_SetPriorityGrouping>
}
 8005e2e:	bf00      	nop
 8005e30:	3708      	adds	r7, #8
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bd80      	pop	{r7, pc}

08005e36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005e36:	b580      	push	{r7, lr}
 8005e38:	b086      	sub	sp, #24
 8005e3a:	af00      	add	r7, sp, #0
 8005e3c:	4603      	mov	r3, r0
 8005e3e:	60b9      	str	r1, [r7, #8]
 8005e40:	607a      	str	r2, [r7, #4]
 8005e42:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005e44:	f7ff ff40 	bl	8005cc8 <__NVIC_GetPriorityGrouping>
 8005e48:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005e4a:	687a      	ldr	r2, [r7, #4]
 8005e4c:	68b9      	ldr	r1, [r7, #8]
 8005e4e:	6978      	ldr	r0, [r7, #20]
 8005e50:	f7ff ff90 	bl	8005d74 <NVIC_EncodePriority>
 8005e54:	4602      	mov	r2, r0
 8005e56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e5a:	4611      	mov	r1, r2
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	f7ff ff5f 	bl	8005d20 <__NVIC_SetPriority>
}
 8005e62:	bf00      	nop
 8005e64:	3718      	adds	r7, #24
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bd80      	pop	{r7, pc}

08005e6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e6a:	b580      	push	{r7, lr}
 8005e6c:	b082      	sub	sp, #8
 8005e6e:	af00      	add	r7, sp, #0
 8005e70:	4603      	mov	r3, r0
 8005e72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005e74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e78:	4618      	mov	r0, r3
 8005e7a:	f7ff ff33 	bl	8005ce4 <__NVIC_EnableIRQ>
}
 8005e7e:	bf00      	nop
 8005e80:	3708      	adds	r7, #8
 8005e82:	46bd      	mov	sp, r7
 8005e84:	bd80      	pop	{r7, pc}

08005e86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005e86:	b580      	push	{r7, lr}
 8005e88:	b082      	sub	sp, #8
 8005e8a:	af00      	add	r7, sp, #0
 8005e8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f7ff ffa4 	bl	8005ddc <SysTick_Config>
 8005e94:	4603      	mov	r3, r0
}
 8005e96:	4618      	mov	r0, r3
 8005e98:	3708      	adds	r7, #8
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}

08005e9e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005e9e:	b580      	push	{r7, lr}
 8005ea0:	b082      	sub	sp, #8
 8005ea2:	af00      	add	r7, sp, #0
 8005ea4:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d101      	bne.n	8005eb0 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	e014      	b.n	8005eda <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	791b      	ldrb	r3, [r3, #4]
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d105      	bne.n	8005ec6 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	f7fc fe21 	bl	8002b08 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2202      	movs	r2, #2
 8005eca:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005ed8:	2300      	movs	r3, #0
}
 8005eda:	4618      	mov	r0, r3
 8005edc:	3708      	adds	r7, #8
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bd80      	pop	{r7, pc}
	...

08005ee4 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b085      	sub	sp, #20
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
 8005eec:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d101      	bne.n	8005ef8 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	e056      	b.n	8005fa6 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	795b      	ldrb	r3, [r3, #5]
 8005efc:	2b01      	cmp	r3, #1
 8005efe:	d101      	bne.n	8005f04 <HAL_DAC_Start+0x20>
 8005f00:	2302      	movs	r3, #2
 8005f02:	e050      	b.n	8005fa6 <HAL_DAC_Start+0xc2>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2201      	movs	r2, #1
 8005f08:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2202      	movs	r2, #2
 8005f0e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	6819      	ldr	r1, [r3, #0]
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	f003 0310 	and.w	r3, r3, #16
 8005f1c:	2201      	movs	r2, #1
 8005f1e:	409a      	lsls	r2, r3
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	430a      	orrs	r2, r1
 8005f26:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005f28:	4b22      	ldr	r3, [pc, #136]	@ (8005fb4 <HAL_DAC_Start+0xd0>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	099b      	lsrs	r3, r3, #6
 8005f2e:	4a22      	ldr	r2, [pc, #136]	@ (8005fb8 <HAL_DAC_Start+0xd4>)
 8005f30:	fba2 2303 	umull	r2, r3, r2, r3
 8005f34:	099b      	lsrs	r3, r3, #6
 8005f36:	3301      	adds	r3, #1
 8005f38:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8005f3a:	e002      	b.n	8005f42 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	3b01      	subs	r3, #1
 8005f40:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d1f9      	bne.n	8005f3c <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d10f      	bne.n	8005f6e <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8005f58:	2b02      	cmp	r3, #2
 8005f5a:	d11d      	bne.n	8005f98 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	685a      	ldr	r2, [r3, #4]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f042 0201 	orr.w	r2, r2, #1
 8005f6a:	605a      	str	r2, [r3, #4]
 8005f6c:	e014      	b.n	8005f98 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	f003 0310 	and.w	r3, r3, #16
 8005f7e:	2102      	movs	r1, #2
 8005f80:	fa01 f303 	lsl.w	r3, r1, r3
 8005f84:	429a      	cmp	r2, r3
 8005f86:	d107      	bne.n	8005f98 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	685a      	ldr	r2, [r3, #4]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f042 0202 	orr.w	r2, r2, #2
 8005f96:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2201      	movs	r2, #1
 8005f9c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005fa4:	2300      	movs	r3, #0
}
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	3714      	adds	r7, #20
 8005faa:	46bd      	mov	sp, r7
 8005fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb0:	4770      	bx	lr
 8005fb2:	bf00      	nop
 8005fb4:	20000004 	.word	0x20000004
 8005fb8:	053e2d63 	.word	0x053e2d63

08005fbc <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b087      	sub	sp, #28
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	60f8      	str	r0, [r7, #12]
 8005fc4:	60b9      	str	r1, [r7, #8]
 8005fc6:	607a      	str	r2, [r7, #4]
 8005fc8:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8005fca:	2300      	movs	r3, #0
 8005fcc:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d101      	bne.n	8005fd8 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	e018      	b.n	800600a <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d105      	bne.n	8005ff6 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8005fea:	697a      	ldr	r2, [r7, #20]
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	4413      	add	r3, r2
 8005ff0:	3308      	adds	r3, #8
 8005ff2:	617b      	str	r3, [r7, #20]
 8005ff4:	e004      	b.n	8006000 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8005ff6:	697a      	ldr	r2, [r7, #20]
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	4413      	add	r3, r2
 8005ffc:	3314      	adds	r3, #20
 8005ffe:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8006000:	697b      	ldr	r3, [r7, #20]
 8006002:	461a      	mov	r2, r3
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8006008:	2300      	movs	r3, #0
}
 800600a:	4618      	mov	r0, r3
 800600c:	371c      	adds	r7, #28
 800600e:	46bd      	mov	sp, r7
 8006010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006014:	4770      	bx	lr
	...

08006018 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b08a      	sub	sp, #40	@ 0x28
 800601c:	af00      	add	r7, sp, #0
 800601e:	60f8      	str	r0, [r7, #12]
 8006020:	60b9      	str	r1, [r7, #8]
 8006022:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006024:	2300      	movs	r3, #0
 8006026:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d002      	beq.n	8006034 <HAL_DAC_ConfigChannel+0x1c>
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d101      	bne.n	8006038 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8006034:	2301      	movs	r3, #1
 8006036:	e1a1      	b.n	800637c <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	689b      	ldr	r3, [r3, #8]
 800603c:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	795b      	ldrb	r3, [r3, #5]
 8006042:	2b01      	cmp	r3, #1
 8006044:	d101      	bne.n	800604a <HAL_DAC_ConfigChannel+0x32>
 8006046:	2302      	movs	r3, #2
 8006048:	e198      	b.n	800637c <HAL_DAC_ConfigChannel+0x364>
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2201      	movs	r2, #1
 800604e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	2202      	movs	r2, #2
 8006054:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	689b      	ldr	r3, [r3, #8]
 800605a:	2b04      	cmp	r3, #4
 800605c:	d17a      	bne.n	8006154 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800605e:	f7fe f9b1 	bl	80043c4 <HAL_GetTick>
 8006062:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d13d      	bne.n	80060e6 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800606a:	e018      	b.n	800609e <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800606c:	f7fe f9aa 	bl	80043c4 <HAL_GetTick>
 8006070:	4602      	mov	r2, r0
 8006072:	69bb      	ldr	r3, [r7, #24]
 8006074:	1ad3      	subs	r3, r2, r3
 8006076:	2b01      	cmp	r3, #1
 8006078:	d911      	bls.n	800609e <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006080:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006084:	2b00      	cmp	r3, #0
 8006086:	d00a      	beq.n	800609e <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	691b      	ldr	r3, [r3, #16]
 800608c:	f043 0208 	orr.w	r2, r3, #8
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	2203      	movs	r2, #3
 8006098:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800609a:	2303      	movs	r3, #3
 800609c:	e16e      	b.n	800637c <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d1df      	bne.n	800606c <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	68ba      	ldr	r2, [r7, #8]
 80060b2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80060b4:	641a      	str	r2, [r3, #64]	@ 0x40
 80060b6:	e020      	b.n	80060fa <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80060b8:	f7fe f984 	bl	80043c4 <HAL_GetTick>
 80060bc:	4602      	mov	r2, r0
 80060be:	69bb      	ldr	r3, [r7, #24]
 80060c0:	1ad3      	subs	r3, r2, r3
 80060c2:	2b01      	cmp	r3, #1
 80060c4:	d90f      	bls.n	80060e6 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	da0a      	bge.n	80060e6 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	691b      	ldr	r3, [r3, #16]
 80060d4:	f043 0208 	orr.w	r2, r3, #8
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2203      	movs	r2, #3
 80060e0:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80060e2:	2303      	movs	r3, #3
 80060e4:	e14a      	b.n	800637c <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	dbe3      	blt.n	80060b8 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	68ba      	ldr	r2, [r7, #8]
 80060f6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80060f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f003 0310 	and.w	r3, r3, #16
 8006106:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800610a:	fa01 f303 	lsl.w	r3, r1, r3
 800610e:	43db      	mvns	r3, r3
 8006110:	ea02 0103 	and.w	r1, r2, r3
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	f003 0310 	and.w	r3, r3, #16
 800611e:	409a      	lsls	r2, r3
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	430a      	orrs	r2, r1
 8006126:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	f003 0310 	and.w	r3, r3, #16
 8006134:	21ff      	movs	r1, #255	@ 0xff
 8006136:	fa01 f303 	lsl.w	r3, r1, r3
 800613a:	43db      	mvns	r3, r3
 800613c:	ea02 0103 	and.w	r1, r2, r3
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	f003 0310 	and.w	r3, r3, #16
 800614a:	409a      	lsls	r2, r3
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	430a      	orrs	r2, r1
 8006152:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	69db      	ldr	r3, [r3, #28]
 8006158:	2b01      	cmp	r3, #1
 800615a:	d11d      	bne.n	8006198 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006162:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	f003 0310 	and.w	r3, r3, #16
 800616a:	221f      	movs	r2, #31
 800616c:	fa02 f303 	lsl.w	r3, r2, r3
 8006170:	43db      	mvns	r3, r3
 8006172:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006174:	4013      	ands	r3, r2
 8006176:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	6a1b      	ldr	r3, [r3, #32]
 800617c:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	f003 0310 	and.w	r3, r3, #16
 8006184:	697a      	ldr	r2, [r7, #20]
 8006186:	fa02 f303 	lsl.w	r3, r2, r3
 800618a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800618c:	4313      	orrs	r3, r2
 800618e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006196:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800619e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	f003 0310 	and.w	r3, r3, #16
 80061a6:	2207      	movs	r2, #7
 80061a8:	fa02 f303 	lsl.w	r3, r2, r3
 80061ac:	43db      	mvns	r3, r3
 80061ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061b0:	4013      	ands	r3, r2
 80061b2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	699b      	ldr	r3, [r3, #24]
 80061b8:	2b01      	cmp	r3, #1
 80061ba:	d102      	bne.n	80061c2 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 80061bc:	2300      	movs	r3, #0
 80061be:	623b      	str	r3, [r7, #32]
 80061c0:	e00f      	b.n	80061e2 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80061c2:	68bb      	ldr	r3, [r7, #8]
 80061c4:	699b      	ldr	r3, [r3, #24]
 80061c6:	2b02      	cmp	r3, #2
 80061c8:	d102      	bne.n	80061d0 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80061ca:	2301      	movs	r3, #1
 80061cc:	623b      	str	r3, [r7, #32]
 80061ce:	e008      	b.n	80061e2 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	695b      	ldr	r3, [r3, #20]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d102      	bne.n	80061de <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80061d8:	2301      	movs	r3, #1
 80061da:	623b      	str	r3, [r7, #32]
 80061dc:	e001      	b.n	80061e2 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80061de:	2300      	movs	r3, #0
 80061e0:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	689a      	ldr	r2, [r3, #8]
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	695b      	ldr	r3, [r3, #20]
 80061ea:	4313      	orrs	r3, r2
 80061ec:	6a3a      	ldr	r2, [r7, #32]
 80061ee:	4313      	orrs	r3, r2
 80061f0:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	f003 0310 	and.w	r3, r3, #16
 80061f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80061fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006200:	43db      	mvns	r3, r3
 8006202:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006204:	4013      	ands	r3, r2
 8006206:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	791b      	ldrb	r3, [r3, #4]
 800620c:	2b01      	cmp	r3, #1
 800620e:	d102      	bne.n	8006216 <HAL_DAC_ConfigChannel+0x1fe>
 8006210:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006214:	e000      	b.n	8006218 <HAL_DAC_ConfigChannel+0x200>
 8006216:	2300      	movs	r3, #0
 8006218:	697a      	ldr	r2, [r7, #20]
 800621a:	4313      	orrs	r3, r2
 800621c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	f003 0310 	and.w	r3, r3, #16
 8006224:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006228:	fa02 f303 	lsl.w	r3, r2, r3
 800622c:	43db      	mvns	r3, r3
 800622e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006230:	4013      	ands	r3, r2
 8006232:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	795b      	ldrb	r3, [r3, #5]
 8006238:	2b01      	cmp	r3, #1
 800623a:	d102      	bne.n	8006242 <HAL_DAC_ConfigChannel+0x22a>
 800623c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006240:	e000      	b.n	8006244 <HAL_DAC_ConfigChannel+0x22c>
 8006242:	2300      	movs	r3, #0
 8006244:	697a      	ldr	r2, [r7, #20]
 8006246:	4313      	orrs	r3, r2
 8006248:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800624a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800624c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8006250:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	2b02      	cmp	r3, #2
 8006258:	d114      	bne.n	8006284 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800625a:	f003 ff2f 	bl	800a0bc <HAL_RCC_GetHCLKFreq>
 800625e:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	4a48      	ldr	r2, [pc, #288]	@ (8006384 <HAL_DAC_ConfigChannel+0x36c>)
 8006264:	4293      	cmp	r3, r2
 8006266:	d904      	bls.n	8006272 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8006268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800626a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800626e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006270:	e00f      	b.n	8006292 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	4a44      	ldr	r2, [pc, #272]	@ (8006388 <HAL_DAC_ConfigChannel+0x370>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d90a      	bls.n	8006290 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800627a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800627c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006280:	627b      	str	r3, [r7, #36]	@ 0x24
 8006282:	e006      	b.n	8006292 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800628a:	4313      	orrs	r3, r2
 800628c:	627b      	str	r3, [r7, #36]	@ 0x24
 800628e:	e000      	b.n	8006292 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8006290:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	f003 0310 	and.w	r3, r3, #16
 8006298:	697a      	ldr	r2, [r7, #20]
 800629a:	fa02 f303 	lsl.w	r3, r2, r3
 800629e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062a0:	4313      	orrs	r3, r2
 80062a2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062aa:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	6819      	ldr	r1, [r3, #0]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	f003 0310 	and.w	r3, r3, #16
 80062b8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80062bc:	fa02 f303 	lsl.w	r3, r2, r3
 80062c0:	43da      	mvns	r2, r3
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	400a      	ands	r2, r1
 80062c8:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	f003 0310 	and.w	r3, r3, #16
 80062d8:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80062dc:	fa02 f303 	lsl.w	r3, r2, r3
 80062e0:	43db      	mvns	r3, r3
 80062e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062e4:	4013      	ands	r3, r2
 80062e6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	68db      	ldr	r3, [r3, #12]
 80062ec:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	f003 0310 	and.w	r3, r3, #16
 80062f4:	697a      	ldr	r2, [r7, #20]
 80062f6:	fa02 f303 	lsl.w	r3, r2, r3
 80062fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062fc:	4313      	orrs	r3, r2
 80062fe:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006306:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	6819      	ldr	r1, [r3, #0]
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	f003 0310 	and.w	r3, r3, #16
 8006314:	22c0      	movs	r2, #192	@ 0xc0
 8006316:	fa02 f303 	lsl.w	r3, r2, r3
 800631a:	43da      	mvns	r2, r3
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	400a      	ands	r2, r1
 8006322:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	68db      	ldr	r3, [r3, #12]
 8006328:	089b      	lsrs	r3, r3, #2
 800632a:	f003 030f 	and.w	r3, r3, #15
 800632e:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	691b      	ldr	r3, [r3, #16]
 8006334:	089b      	lsrs	r3, r3, #2
 8006336:	021b      	lsls	r3, r3, #8
 8006338:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800633c:	697a      	ldr	r2, [r7, #20]
 800633e:	4313      	orrs	r3, r2
 8006340:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	f003 0310 	and.w	r3, r3, #16
 800634e:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8006352:	fa01 f303 	lsl.w	r3, r1, r3
 8006356:	43db      	mvns	r3, r3
 8006358:	ea02 0103 	and.w	r1, r2, r3
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	f003 0310 	and.w	r3, r3, #16
 8006362:	697a      	ldr	r2, [r7, #20]
 8006364:	409a      	lsls	r2, r3
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	430a      	orrs	r2, r1
 800636c:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	2201      	movs	r2, #1
 8006372:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	2200      	movs	r2, #0
 8006378:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800637a:	7ffb      	ldrb	r3, [r7, #31]
}
 800637c:	4618      	mov	r0, r3
 800637e:	3728      	adds	r7, #40	@ 0x28
 8006380:	46bd      	mov	sp, r7
 8006382:	bd80      	pop	{r7, pc}
 8006384:	09896800 	.word	0x09896800
 8006388:	04c4b400 	.word	0x04c4b400

0800638c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b084      	sub	sp, #16
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d101      	bne.n	800639e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800639a:	2301      	movs	r3, #1
 800639c:	e08d      	b.n	80064ba <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	461a      	mov	r2, r3
 80063a4:	4b47      	ldr	r3, [pc, #284]	@ (80064c4 <HAL_DMA_Init+0x138>)
 80063a6:	429a      	cmp	r2, r3
 80063a8:	d80f      	bhi.n	80063ca <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	461a      	mov	r2, r3
 80063b0:	4b45      	ldr	r3, [pc, #276]	@ (80064c8 <HAL_DMA_Init+0x13c>)
 80063b2:	4413      	add	r3, r2
 80063b4:	4a45      	ldr	r2, [pc, #276]	@ (80064cc <HAL_DMA_Init+0x140>)
 80063b6:	fba2 2303 	umull	r2, r3, r2, r3
 80063ba:	091b      	lsrs	r3, r3, #4
 80063bc:	009a      	lsls	r2, r3, #2
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	4a42      	ldr	r2, [pc, #264]	@ (80064d0 <HAL_DMA_Init+0x144>)
 80063c6:	641a      	str	r2, [r3, #64]	@ 0x40
 80063c8:	e00e      	b.n	80063e8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	461a      	mov	r2, r3
 80063d0:	4b40      	ldr	r3, [pc, #256]	@ (80064d4 <HAL_DMA_Init+0x148>)
 80063d2:	4413      	add	r3, r2
 80063d4:	4a3d      	ldr	r2, [pc, #244]	@ (80064cc <HAL_DMA_Init+0x140>)
 80063d6:	fba2 2303 	umull	r2, r3, r2, r3
 80063da:	091b      	lsrs	r3, r3, #4
 80063dc:	009a      	lsls	r2, r3, #2
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	4a3c      	ldr	r2, [pc, #240]	@ (80064d8 <HAL_DMA_Init+0x14c>)
 80063e6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2202      	movs	r2, #2
 80063ec:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80063fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006402:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800640c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	691b      	ldr	r3, [r3, #16]
 8006412:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006418:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	699b      	ldr	r3, [r3, #24]
 800641e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006424:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6a1b      	ldr	r3, [r3, #32]
 800642a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800642c:	68fa      	ldr	r2, [r7, #12]
 800642e:	4313      	orrs	r3, r2
 8006430:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	68fa      	ldr	r2, [r7, #12]
 8006438:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800643a:	6878      	ldr	r0, [r7, #4]
 800643c:	f000 fa76 	bl	800692c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	689b      	ldr	r3, [r3, #8]
 8006444:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006448:	d102      	bne.n	8006450 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2200      	movs	r2, #0
 800644e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	685a      	ldr	r2, [r3, #4]
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006458:	b2d2      	uxtb	r2, r2
 800645a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006460:	687a      	ldr	r2, [r7, #4]
 8006462:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006464:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	685b      	ldr	r3, [r3, #4]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d010      	beq.n	8006490 <HAL_DMA_Init+0x104>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	685b      	ldr	r3, [r3, #4]
 8006472:	2b04      	cmp	r3, #4
 8006474:	d80c      	bhi.n	8006490 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	f000 fa96 	bl	80069a8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006480:	2200      	movs	r2, #0
 8006482:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006488:	687a      	ldr	r2, [r7, #4]
 800648a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800648c:	605a      	str	r2, [r3, #4]
 800648e:	e008      	b.n	80064a2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2200      	movs	r2, #0
 8006494:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2200      	movs	r2, #0
 800649a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2200      	movs	r2, #0
 80064a0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2200      	movs	r2, #0
 80064a6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2201      	movs	r2, #1
 80064ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2200      	movs	r2, #0
 80064b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80064b8:	2300      	movs	r3, #0
}
 80064ba:	4618      	mov	r0, r3
 80064bc:	3710      	adds	r7, #16
 80064be:	46bd      	mov	sp, r7
 80064c0:	bd80      	pop	{r7, pc}
 80064c2:	bf00      	nop
 80064c4:	40020407 	.word	0x40020407
 80064c8:	bffdfff8 	.word	0xbffdfff8
 80064cc:	cccccccd 	.word	0xcccccccd
 80064d0:	40020000 	.word	0x40020000
 80064d4:	bffdfbf8 	.word	0xbffdfbf8
 80064d8:	40020400 	.word	0x40020400

080064dc <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b086      	sub	sp, #24
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	60f8      	str	r0, [r7, #12]
 80064e4:	60b9      	str	r1, [r7, #8]
 80064e6:	607a      	str	r2, [r7, #4]
 80064e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80064ea:	2300      	movs	r3, #0
 80064ec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80064f4:	2b01      	cmp	r3, #1
 80064f6:	d101      	bne.n	80064fc <HAL_DMA_Start_IT+0x20>
 80064f8:	2302      	movs	r3, #2
 80064fa:	e066      	b.n	80065ca <HAL_DMA_Start_IT+0xee>
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2201      	movs	r2, #1
 8006500:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800650a:	b2db      	uxtb	r3, r3
 800650c:	2b01      	cmp	r3, #1
 800650e:	d155      	bne.n	80065bc <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	2202      	movs	r2, #2
 8006514:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2200      	movs	r2, #0
 800651c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	681a      	ldr	r2, [r3, #0]
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f022 0201 	bic.w	r2, r2, #1
 800652c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	687a      	ldr	r2, [r7, #4]
 8006532:	68b9      	ldr	r1, [r7, #8]
 8006534:	68f8      	ldr	r0, [r7, #12]
 8006536:	f000 f9bb 	bl	80068b0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800653e:	2b00      	cmp	r3, #0
 8006540:	d008      	beq.n	8006554 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	681a      	ldr	r2, [r3, #0]
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f042 020e 	orr.w	r2, r2, #14
 8006550:	601a      	str	r2, [r3, #0]
 8006552:	e00f      	b.n	8006574 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	681a      	ldr	r2, [r3, #0]
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f022 0204 	bic.w	r2, r2, #4
 8006562:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	681a      	ldr	r2, [r3, #0]
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f042 020a 	orr.w	r2, r2, #10
 8006572:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800657e:	2b00      	cmp	r3, #0
 8006580:	d007      	beq.n	8006592 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006586:	681a      	ldr	r2, [r3, #0]
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800658c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006590:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006596:	2b00      	cmp	r3, #0
 8006598:	d007      	beq.n	80065aa <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800659e:	681a      	ldr	r2, [r3, #0]
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80065a8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	681a      	ldr	r2, [r3, #0]
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f042 0201 	orr.w	r2, r2, #1
 80065b8:	601a      	str	r2, [r3, #0]
 80065ba:	e005      	b.n	80065c8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	2200      	movs	r2, #0
 80065c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80065c4:	2302      	movs	r3, #2
 80065c6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80065c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3718      	adds	r7, #24
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd80      	pop	{r7, pc}

080065d2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80065d2:	b480      	push	{r7}
 80065d4:	b085      	sub	sp, #20
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80065da:	2300      	movs	r3, #0
 80065dc:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80065e4:	b2db      	uxtb	r3, r3
 80065e6:	2b02      	cmp	r3, #2
 80065e8:	d005      	beq.n	80065f6 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2204      	movs	r2, #4
 80065ee:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80065f0:	2301      	movs	r3, #1
 80065f2:	73fb      	strb	r3, [r7, #15]
 80065f4:	e037      	b.n	8006666 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	681a      	ldr	r2, [r3, #0]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f022 020e 	bic.w	r2, r2, #14
 8006604:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800660a:	681a      	ldr	r2, [r3, #0]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006610:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006614:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	681a      	ldr	r2, [r3, #0]
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f022 0201 	bic.w	r2, r2, #1
 8006624:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800662a:	f003 021f 	and.w	r2, r3, #31
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006632:	2101      	movs	r1, #1
 8006634:	fa01 f202 	lsl.w	r2, r1, r2
 8006638:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800663e:	687a      	ldr	r2, [r7, #4]
 8006640:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006642:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006648:	2b00      	cmp	r3, #0
 800664a:	d00c      	beq.n	8006666 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006650:	681a      	ldr	r2, [r3, #0]
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006656:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800665a:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006660:	687a      	ldr	r2, [r7, #4]
 8006662:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006664:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2201      	movs	r2, #1
 800666a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2200      	movs	r2, #0
 8006672:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8006676:	7bfb      	ldrb	r3, [r7, #15]
}
 8006678:	4618      	mov	r0, r3
 800667a:	3714      	adds	r7, #20
 800667c:	46bd      	mov	sp, r7
 800667e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006682:	4770      	bx	lr

08006684 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b084      	sub	sp, #16
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800668c:	2300      	movs	r3, #0
 800668e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006696:	b2db      	uxtb	r3, r3
 8006698:	2b02      	cmp	r3, #2
 800669a:	d00d      	beq.n	80066b8 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2204      	movs	r2, #4
 80066a0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2201      	movs	r2, #1
 80066a6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2200      	movs	r2, #0
 80066ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80066b2:	2301      	movs	r3, #1
 80066b4:	73fb      	strb	r3, [r7, #15]
 80066b6:	e047      	b.n	8006748 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	681a      	ldr	r2, [r3, #0]
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f022 020e 	bic.w	r2, r2, #14
 80066c6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	681a      	ldr	r2, [r3, #0]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f022 0201 	bic.w	r2, r2, #1
 80066d6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066dc:	681a      	ldr	r2, [r3, #0]
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066e2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80066e6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066ec:	f003 021f 	and.w	r2, r3, #31
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066f4:	2101      	movs	r1, #1
 80066f6:	fa01 f202 	lsl.w	r2, r1, r2
 80066fa:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006700:	687a      	ldr	r2, [r7, #4]
 8006702:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006704:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800670a:	2b00      	cmp	r3, #0
 800670c:	d00c      	beq.n	8006728 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006712:	681a      	ldr	r2, [r3, #0]
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006718:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800671c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006722:	687a      	ldr	r2, [r7, #4]
 8006724:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006726:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2201      	movs	r2, #1
 800672c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2200      	movs	r2, #0
 8006734:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800673c:	2b00      	cmp	r3, #0
 800673e:	d003      	beq.n	8006748 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006744:	6878      	ldr	r0, [r7, #4]
 8006746:	4798      	blx	r3
    }
  }
  return status;
 8006748:	7bfb      	ldrb	r3, [r7, #15]
}
 800674a:	4618      	mov	r0, r3
 800674c:	3710      	adds	r7, #16
 800674e:	46bd      	mov	sp, r7
 8006750:	bd80      	pop	{r7, pc}

08006752 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006752:	b580      	push	{r7, lr}
 8006754:	b084      	sub	sp, #16
 8006756:	af00      	add	r7, sp, #0
 8006758:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800676e:	f003 031f 	and.w	r3, r3, #31
 8006772:	2204      	movs	r2, #4
 8006774:	409a      	lsls	r2, r3
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	4013      	ands	r3, r2
 800677a:	2b00      	cmp	r3, #0
 800677c:	d026      	beq.n	80067cc <HAL_DMA_IRQHandler+0x7a>
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	f003 0304 	and.w	r3, r3, #4
 8006784:	2b00      	cmp	r3, #0
 8006786:	d021      	beq.n	80067cc <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f003 0320 	and.w	r3, r3, #32
 8006792:	2b00      	cmp	r3, #0
 8006794:	d107      	bne.n	80067a6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	681a      	ldr	r2, [r3, #0]
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f022 0204 	bic.w	r2, r2, #4
 80067a4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067aa:	f003 021f 	and.w	r2, r3, #31
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067b2:	2104      	movs	r1, #4
 80067b4:	fa01 f202 	lsl.w	r2, r1, r2
 80067b8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d071      	beq.n	80068a6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067c6:	6878      	ldr	r0, [r7, #4]
 80067c8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80067ca:	e06c      	b.n	80068a6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067d0:	f003 031f 	and.w	r3, r3, #31
 80067d4:	2202      	movs	r2, #2
 80067d6:	409a      	lsls	r2, r3
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	4013      	ands	r3, r2
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d02e      	beq.n	800683e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80067e0:	68bb      	ldr	r3, [r7, #8]
 80067e2:	f003 0302 	and.w	r3, r3, #2
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d029      	beq.n	800683e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f003 0320 	and.w	r3, r3, #32
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d10b      	bne.n	8006810 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	681a      	ldr	r2, [r3, #0]
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f022 020a 	bic.w	r2, r2, #10
 8006806:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2201      	movs	r2, #1
 800680c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006814:	f003 021f 	and.w	r2, r3, #31
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800681c:	2102      	movs	r1, #2
 800681e:	fa01 f202 	lsl.w	r2, r1, r2
 8006822:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2200      	movs	r2, #0
 8006828:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006830:	2b00      	cmp	r3, #0
 8006832:	d038      	beq.n	80068a6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800683c:	e033      	b.n	80068a6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006842:	f003 031f 	and.w	r3, r3, #31
 8006846:	2208      	movs	r2, #8
 8006848:	409a      	lsls	r2, r3
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	4013      	ands	r3, r2
 800684e:	2b00      	cmp	r3, #0
 8006850:	d02a      	beq.n	80068a8 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8006852:	68bb      	ldr	r3, [r7, #8]
 8006854:	f003 0308 	and.w	r3, r3, #8
 8006858:	2b00      	cmp	r3, #0
 800685a:	d025      	beq.n	80068a8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	681a      	ldr	r2, [r3, #0]
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f022 020e 	bic.w	r2, r2, #14
 800686a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006870:	f003 021f 	and.w	r2, r3, #31
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006878:	2101      	movs	r1, #1
 800687a:	fa01 f202 	lsl.w	r2, r1, r2
 800687e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2201      	movs	r2, #1
 8006884:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2201      	movs	r2, #1
 800688a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2200      	movs	r2, #0
 8006892:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800689a:	2b00      	cmp	r3, #0
 800689c:	d004      	beq.n	80068a8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068a2:	6878      	ldr	r0, [r7, #4]
 80068a4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80068a6:	bf00      	nop
 80068a8:	bf00      	nop
}
 80068aa:	3710      	adds	r7, #16
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}

080068b0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80068b0:	b480      	push	{r7}
 80068b2:	b085      	sub	sp, #20
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	60f8      	str	r0, [r7, #12]
 80068b8:	60b9      	str	r1, [r7, #8]
 80068ba:	607a      	str	r2, [r7, #4]
 80068bc:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068c2:	68fa      	ldr	r2, [r7, #12]
 80068c4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80068c6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d004      	beq.n	80068da <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068d4:	68fa      	ldr	r2, [r7, #12]
 80068d6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80068d8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068de:	f003 021f 	and.w	r2, r3, #31
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068e6:	2101      	movs	r1, #1
 80068e8:	fa01 f202 	lsl.w	r2, r1, r2
 80068ec:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	683a      	ldr	r2, [r7, #0]
 80068f4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	689b      	ldr	r3, [r3, #8]
 80068fa:	2b10      	cmp	r3, #16
 80068fc:	d108      	bne.n	8006910 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	687a      	ldr	r2, [r7, #4]
 8006904:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	68ba      	ldr	r2, [r7, #8]
 800690c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800690e:	e007      	b.n	8006920 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	68ba      	ldr	r2, [r7, #8]
 8006916:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	687a      	ldr	r2, [r7, #4]
 800691e:	60da      	str	r2, [r3, #12]
}
 8006920:	bf00      	nop
 8006922:	3714      	adds	r7, #20
 8006924:	46bd      	mov	sp, r7
 8006926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692a:	4770      	bx	lr

0800692c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800692c:	b480      	push	{r7}
 800692e:	b087      	sub	sp, #28
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	461a      	mov	r2, r3
 800693a:	4b16      	ldr	r3, [pc, #88]	@ (8006994 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800693c:	429a      	cmp	r2, r3
 800693e:	d802      	bhi.n	8006946 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8006940:	4b15      	ldr	r3, [pc, #84]	@ (8006998 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8006942:	617b      	str	r3, [r7, #20]
 8006944:	e001      	b.n	800694a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8006946:	4b15      	ldr	r3, [pc, #84]	@ (800699c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8006948:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800694a:	697b      	ldr	r3, [r7, #20]
 800694c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	b2db      	uxtb	r3, r3
 8006954:	3b08      	subs	r3, #8
 8006956:	4a12      	ldr	r2, [pc, #72]	@ (80069a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8006958:	fba2 2303 	umull	r2, r3, r2, r3
 800695c:	091b      	lsrs	r3, r3, #4
 800695e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006964:	089b      	lsrs	r3, r3, #2
 8006966:	009a      	lsls	r2, r3, #2
 8006968:	693b      	ldr	r3, [r7, #16]
 800696a:	4413      	add	r3, r2
 800696c:	461a      	mov	r2, r3
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	4a0b      	ldr	r2, [pc, #44]	@ (80069a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8006976:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	f003 031f 	and.w	r3, r3, #31
 800697e:	2201      	movs	r2, #1
 8006980:	409a      	lsls	r2, r3
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8006986:	bf00      	nop
 8006988:	371c      	adds	r7, #28
 800698a:	46bd      	mov	sp, r7
 800698c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006990:	4770      	bx	lr
 8006992:	bf00      	nop
 8006994:	40020407 	.word	0x40020407
 8006998:	40020800 	.word	0x40020800
 800699c:	40020820 	.word	0x40020820
 80069a0:	cccccccd 	.word	0xcccccccd
 80069a4:	40020880 	.word	0x40020880

080069a8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80069a8:	b480      	push	{r7}
 80069aa:	b085      	sub	sp, #20
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	685b      	ldr	r3, [r3, #4]
 80069b4:	b2db      	uxtb	r3, r3
 80069b6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80069b8:	68fa      	ldr	r2, [r7, #12]
 80069ba:	4b0b      	ldr	r3, [pc, #44]	@ (80069e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80069bc:	4413      	add	r3, r2
 80069be:	009b      	lsls	r3, r3, #2
 80069c0:	461a      	mov	r2, r3
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	4a08      	ldr	r2, [pc, #32]	@ (80069ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80069ca:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	3b01      	subs	r3, #1
 80069d0:	f003 031f 	and.w	r3, r3, #31
 80069d4:	2201      	movs	r2, #1
 80069d6:	409a      	lsls	r2, r3
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80069dc:	bf00      	nop
 80069de:	3714      	adds	r7, #20
 80069e0:	46bd      	mov	sp, r7
 80069e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e6:	4770      	bx	lr
 80069e8:	1000823f 	.word	0x1000823f
 80069ec:	40020940 	.word	0x40020940

080069f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80069f0:	b480      	push	{r7}
 80069f2:	b087      	sub	sp, #28
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
 80069f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80069fa:	2300      	movs	r3, #0
 80069fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80069fe:	e15a      	b.n	8006cb6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	681a      	ldr	r2, [r3, #0]
 8006a04:	2101      	movs	r1, #1
 8006a06:	697b      	ldr	r3, [r7, #20]
 8006a08:	fa01 f303 	lsl.w	r3, r1, r3
 8006a0c:	4013      	ands	r3, r2
 8006a0e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	f000 814c 	beq.w	8006cb0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	685b      	ldr	r3, [r3, #4]
 8006a1c:	f003 0303 	and.w	r3, r3, #3
 8006a20:	2b01      	cmp	r3, #1
 8006a22:	d005      	beq.n	8006a30 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006a2c:	2b02      	cmp	r3, #2
 8006a2e:	d130      	bne.n	8006a92 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	689b      	ldr	r3, [r3, #8]
 8006a34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006a36:	697b      	ldr	r3, [r7, #20]
 8006a38:	005b      	lsls	r3, r3, #1
 8006a3a:	2203      	movs	r2, #3
 8006a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a40:	43db      	mvns	r3, r3
 8006a42:	693a      	ldr	r2, [r7, #16]
 8006a44:	4013      	ands	r3, r2
 8006a46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	68da      	ldr	r2, [r3, #12]
 8006a4c:	697b      	ldr	r3, [r7, #20]
 8006a4e:	005b      	lsls	r3, r3, #1
 8006a50:	fa02 f303 	lsl.w	r3, r2, r3
 8006a54:	693a      	ldr	r2, [r7, #16]
 8006a56:	4313      	orrs	r3, r2
 8006a58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	693a      	ldr	r2, [r7, #16]
 8006a5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	685b      	ldr	r3, [r3, #4]
 8006a64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006a66:	2201      	movs	r2, #1
 8006a68:	697b      	ldr	r3, [r7, #20]
 8006a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8006a6e:	43db      	mvns	r3, r3
 8006a70:	693a      	ldr	r2, [r7, #16]
 8006a72:	4013      	ands	r3, r2
 8006a74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	091b      	lsrs	r3, r3, #4
 8006a7c:	f003 0201 	and.w	r2, r3, #1
 8006a80:	697b      	ldr	r3, [r7, #20]
 8006a82:	fa02 f303 	lsl.w	r3, r2, r3
 8006a86:	693a      	ldr	r2, [r7, #16]
 8006a88:	4313      	orrs	r3, r2
 8006a8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	693a      	ldr	r2, [r7, #16]
 8006a90:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	f003 0303 	and.w	r3, r3, #3
 8006a9a:	2b03      	cmp	r3, #3
 8006a9c:	d017      	beq.n	8006ace <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	68db      	ldr	r3, [r3, #12]
 8006aa2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006aa4:	697b      	ldr	r3, [r7, #20]
 8006aa6:	005b      	lsls	r3, r3, #1
 8006aa8:	2203      	movs	r2, #3
 8006aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8006aae:	43db      	mvns	r3, r3
 8006ab0:	693a      	ldr	r2, [r7, #16]
 8006ab2:	4013      	ands	r3, r2
 8006ab4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	689a      	ldr	r2, [r3, #8]
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	005b      	lsls	r3, r3, #1
 8006abe:	fa02 f303 	lsl.w	r3, r2, r3
 8006ac2:	693a      	ldr	r2, [r7, #16]
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	693a      	ldr	r2, [r7, #16]
 8006acc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	f003 0303 	and.w	r3, r3, #3
 8006ad6:	2b02      	cmp	r3, #2
 8006ad8:	d123      	bne.n	8006b22 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006ada:	697b      	ldr	r3, [r7, #20]
 8006adc:	08da      	lsrs	r2, r3, #3
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	3208      	adds	r2, #8
 8006ae2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ae6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	f003 0307 	and.w	r3, r3, #7
 8006aee:	009b      	lsls	r3, r3, #2
 8006af0:	220f      	movs	r2, #15
 8006af2:	fa02 f303 	lsl.w	r3, r2, r3
 8006af6:	43db      	mvns	r3, r3
 8006af8:	693a      	ldr	r2, [r7, #16]
 8006afa:	4013      	ands	r3, r2
 8006afc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	691a      	ldr	r2, [r3, #16]
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	f003 0307 	and.w	r3, r3, #7
 8006b08:	009b      	lsls	r3, r3, #2
 8006b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8006b0e:	693a      	ldr	r2, [r7, #16]
 8006b10:	4313      	orrs	r3, r2
 8006b12:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006b14:	697b      	ldr	r3, [r7, #20]
 8006b16:	08da      	lsrs	r2, r3, #3
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	3208      	adds	r2, #8
 8006b1c:	6939      	ldr	r1, [r7, #16]
 8006b1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006b28:	697b      	ldr	r3, [r7, #20]
 8006b2a:	005b      	lsls	r3, r3, #1
 8006b2c:	2203      	movs	r2, #3
 8006b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b32:	43db      	mvns	r3, r3
 8006b34:	693a      	ldr	r2, [r7, #16]
 8006b36:	4013      	ands	r3, r2
 8006b38:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	685b      	ldr	r3, [r3, #4]
 8006b3e:	f003 0203 	and.w	r2, r3, #3
 8006b42:	697b      	ldr	r3, [r7, #20]
 8006b44:	005b      	lsls	r3, r3, #1
 8006b46:	fa02 f303 	lsl.w	r3, r2, r3
 8006b4a:	693a      	ldr	r2, [r7, #16]
 8006b4c:	4313      	orrs	r3, r2
 8006b4e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	693a      	ldr	r2, [r7, #16]
 8006b54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	f000 80a6 	beq.w	8006cb0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006b64:	4b5b      	ldr	r3, [pc, #364]	@ (8006cd4 <HAL_GPIO_Init+0x2e4>)
 8006b66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b68:	4a5a      	ldr	r2, [pc, #360]	@ (8006cd4 <HAL_GPIO_Init+0x2e4>)
 8006b6a:	f043 0301 	orr.w	r3, r3, #1
 8006b6e:	6613      	str	r3, [r2, #96]	@ 0x60
 8006b70:	4b58      	ldr	r3, [pc, #352]	@ (8006cd4 <HAL_GPIO_Init+0x2e4>)
 8006b72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b74:	f003 0301 	and.w	r3, r3, #1
 8006b78:	60bb      	str	r3, [r7, #8]
 8006b7a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006b7c:	4a56      	ldr	r2, [pc, #344]	@ (8006cd8 <HAL_GPIO_Init+0x2e8>)
 8006b7e:	697b      	ldr	r3, [r7, #20]
 8006b80:	089b      	lsrs	r3, r3, #2
 8006b82:	3302      	adds	r3, #2
 8006b84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b88:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006b8a:	697b      	ldr	r3, [r7, #20]
 8006b8c:	f003 0303 	and.w	r3, r3, #3
 8006b90:	009b      	lsls	r3, r3, #2
 8006b92:	220f      	movs	r2, #15
 8006b94:	fa02 f303 	lsl.w	r3, r2, r3
 8006b98:	43db      	mvns	r3, r3
 8006b9a:	693a      	ldr	r2, [r7, #16]
 8006b9c:	4013      	ands	r3, r2
 8006b9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006ba6:	d01f      	beq.n	8006be8 <HAL_GPIO_Init+0x1f8>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	4a4c      	ldr	r2, [pc, #304]	@ (8006cdc <HAL_GPIO_Init+0x2ec>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d019      	beq.n	8006be4 <HAL_GPIO_Init+0x1f4>
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	4a4b      	ldr	r2, [pc, #300]	@ (8006ce0 <HAL_GPIO_Init+0x2f0>)
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d013      	beq.n	8006be0 <HAL_GPIO_Init+0x1f0>
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	4a4a      	ldr	r2, [pc, #296]	@ (8006ce4 <HAL_GPIO_Init+0x2f4>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d00d      	beq.n	8006bdc <HAL_GPIO_Init+0x1ec>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	4a49      	ldr	r2, [pc, #292]	@ (8006ce8 <HAL_GPIO_Init+0x2f8>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d007      	beq.n	8006bd8 <HAL_GPIO_Init+0x1e8>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	4a48      	ldr	r2, [pc, #288]	@ (8006cec <HAL_GPIO_Init+0x2fc>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d101      	bne.n	8006bd4 <HAL_GPIO_Init+0x1e4>
 8006bd0:	2305      	movs	r3, #5
 8006bd2:	e00a      	b.n	8006bea <HAL_GPIO_Init+0x1fa>
 8006bd4:	2306      	movs	r3, #6
 8006bd6:	e008      	b.n	8006bea <HAL_GPIO_Init+0x1fa>
 8006bd8:	2304      	movs	r3, #4
 8006bda:	e006      	b.n	8006bea <HAL_GPIO_Init+0x1fa>
 8006bdc:	2303      	movs	r3, #3
 8006bde:	e004      	b.n	8006bea <HAL_GPIO_Init+0x1fa>
 8006be0:	2302      	movs	r3, #2
 8006be2:	e002      	b.n	8006bea <HAL_GPIO_Init+0x1fa>
 8006be4:	2301      	movs	r3, #1
 8006be6:	e000      	b.n	8006bea <HAL_GPIO_Init+0x1fa>
 8006be8:	2300      	movs	r3, #0
 8006bea:	697a      	ldr	r2, [r7, #20]
 8006bec:	f002 0203 	and.w	r2, r2, #3
 8006bf0:	0092      	lsls	r2, r2, #2
 8006bf2:	4093      	lsls	r3, r2
 8006bf4:	693a      	ldr	r2, [r7, #16]
 8006bf6:	4313      	orrs	r3, r2
 8006bf8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006bfa:	4937      	ldr	r1, [pc, #220]	@ (8006cd8 <HAL_GPIO_Init+0x2e8>)
 8006bfc:	697b      	ldr	r3, [r7, #20]
 8006bfe:	089b      	lsrs	r3, r3, #2
 8006c00:	3302      	adds	r3, #2
 8006c02:	693a      	ldr	r2, [r7, #16]
 8006c04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006c08:	4b39      	ldr	r3, [pc, #228]	@ (8006cf0 <HAL_GPIO_Init+0x300>)
 8006c0a:	689b      	ldr	r3, [r3, #8]
 8006c0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	43db      	mvns	r3, r3
 8006c12:	693a      	ldr	r2, [r7, #16]
 8006c14:	4013      	ands	r3, r2
 8006c16:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	685b      	ldr	r3, [r3, #4]
 8006c1c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d003      	beq.n	8006c2c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006c24:	693a      	ldr	r2, [r7, #16]
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	4313      	orrs	r3, r2
 8006c2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006c2c:	4a30      	ldr	r2, [pc, #192]	@ (8006cf0 <HAL_GPIO_Init+0x300>)
 8006c2e:	693b      	ldr	r3, [r7, #16]
 8006c30:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006c32:	4b2f      	ldr	r3, [pc, #188]	@ (8006cf0 <HAL_GPIO_Init+0x300>)
 8006c34:	68db      	ldr	r3, [r3, #12]
 8006c36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	43db      	mvns	r3, r3
 8006c3c:	693a      	ldr	r2, [r7, #16]
 8006c3e:	4013      	ands	r3, r2
 8006c40:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d003      	beq.n	8006c56 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8006c4e:	693a      	ldr	r2, [r7, #16]
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	4313      	orrs	r3, r2
 8006c54:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006c56:	4a26      	ldr	r2, [pc, #152]	@ (8006cf0 <HAL_GPIO_Init+0x300>)
 8006c58:	693b      	ldr	r3, [r7, #16]
 8006c5a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006c5c:	4b24      	ldr	r3, [pc, #144]	@ (8006cf0 <HAL_GPIO_Init+0x300>)
 8006c5e:	685b      	ldr	r3, [r3, #4]
 8006c60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	43db      	mvns	r3, r3
 8006c66:	693a      	ldr	r2, [r7, #16]
 8006c68:	4013      	ands	r3, r2
 8006c6a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	685b      	ldr	r3, [r3, #4]
 8006c70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d003      	beq.n	8006c80 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006c78:	693a      	ldr	r2, [r7, #16]
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006c80:	4a1b      	ldr	r2, [pc, #108]	@ (8006cf0 <HAL_GPIO_Init+0x300>)
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006c86:	4b1a      	ldr	r3, [pc, #104]	@ (8006cf0 <HAL_GPIO_Init+0x300>)
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	43db      	mvns	r3, r3
 8006c90:	693a      	ldr	r2, [r7, #16]
 8006c92:	4013      	ands	r3, r2
 8006c94:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	685b      	ldr	r3, [r3, #4]
 8006c9a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d003      	beq.n	8006caa <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006ca2:	693a      	ldr	r2, [r7, #16]
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006caa:	4a11      	ldr	r2, [pc, #68]	@ (8006cf0 <HAL_GPIO_Init+0x300>)
 8006cac:	693b      	ldr	r3, [r7, #16]
 8006cae:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006cb0:	697b      	ldr	r3, [r7, #20]
 8006cb2:	3301      	adds	r3, #1
 8006cb4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	681a      	ldr	r2, [r3, #0]
 8006cba:	697b      	ldr	r3, [r7, #20]
 8006cbc:	fa22 f303 	lsr.w	r3, r2, r3
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	f47f ae9d 	bne.w	8006a00 <HAL_GPIO_Init+0x10>
  }
}
 8006cc6:	bf00      	nop
 8006cc8:	bf00      	nop
 8006cca:	371c      	adds	r7, #28
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd2:	4770      	bx	lr
 8006cd4:	40021000 	.word	0x40021000
 8006cd8:	40010000 	.word	0x40010000
 8006cdc:	48000400 	.word	0x48000400
 8006ce0:	48000800 	.word	0x48000800
 8006ce4:	48000c00 	.word	0x48000c00
 8006ce8:	48001000 	.word	0x48001000
 8006cec:	48001400 	.word	0x48001400
 8006cf0:	40010400 	.word	0x40010400

08006cf4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b085      	sub	sp, #20
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
 8006cfc:	460b      	mov	r3, r1
 8006cfe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	691a      	ldr	r2, [r3, #16]
 8006d04:	887b      	ldrh	r3, [r7, #2]
 8006d06:	4013      	ands	r3, r2
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d002      	beq.n	8006d12 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	73fb      	strb	r3, [r7, #15]
 8006d10:	e001      	b.n	8006d16 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006d12:	2300      	movs	r3, #0
 8006d14:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006d16:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	3714      	adds	r7, #20
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d22:	4770      	bx	lr

08006d24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006d24:	b480      	push	{r7}
 8006d26:	b083      	sub	sp, #12
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
 8006d2c:	460b      	mov	r3, r1
 8006d2e:	807b      	strh	r3, [r7, #2]
 8006d30:	4613      	mov	r3, r2
 8006d32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006d34:	787b      	ldrb	r3, [r7, #1]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d003      	beq.n	8006d42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006d3a:	887a      	ldrh	r2, [r7, #2]
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006d40:	e002      	b.n	8006d48 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006d42:	887a      	ldrh	r2, [r7, #2]
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006d48:	bf00      	nop
 8006d4a:	370c      	adds	r7, #12
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d52:	4770      	bx	lr

08006d54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b082      	sub	sp, #8
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d101      	bne.n	8006d66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006d62:	2301      	movs	r3, #1
 8006d64:	e08d      	b.n	8006e82 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d6c:	b2db      	uxtb	r3, r3
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d106      	bne.n	8006d80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2200      	movs	r2, #0
 8006d76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006d7a:	6878      	ldr	r0, [r7, #4]
 8006d7c:	f7fb ff02 	bl	8002b84 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2224      	movs	r2, #36	@ 0x24
 8006d84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	681a      	ldr	r2, [r3, #0]
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f022 0201 	bic.w	r2, r2, #1
 8006d96:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	685a      	ldr	r2, [r3, #4]
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006da4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	689a      	ldr	r2, [r3, #8]
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006db4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	68db      	ldr	r3, [r3, #12]
 8006dba:	2b01      	cmp	r3, #1
 8006dbc:	d107      	bne.n	8006dce <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	689a      	ldr	r2, [r3, #8]
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006dca:	609a      	str	r2, [r3, #8]
 8006dcc:	e006      	b.n	8006ddc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	689a      	ldr	r2, [r3, #8]
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006dda:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	68db      	ldr	r3, [r3, #12]
 8006de0:	2b02      	cmp	r3, #2
 8006de2:	d108      	bne.n	8006df6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	685a      	ldr	r2, [r3, #4]
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006df2:	605a      	str	r2, [r3, #4]
 8006df4:	e007      	b.n	8006e06 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	685a      	ldr	r2, [r3, #4]
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006e04:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	685b      	ldr	r3, [r3, #4]
 8006e0c:	687a      	ldr	r2, [r7, #4]
 8006e0e:	6812      	ldr	r2, [r2, #0]
 8006e10:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006e14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e18:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	68da      	ldr	r2, [r3, #12]
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006e28:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	691a      	ldr	r2, [r3, #16]
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	695b      	ldr	r3, [r3, #20]
 8006e32:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	699b      	ldr	r3, [r3, #24]
 8006e3a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	430a      	orrs	r2, r1
 8006e42:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	69d9      	ldr	r1, [r3, #28]
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6a1a      	ldr	r2, [r3, #32]
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	430a      	orrs	r2, r1
 8006e52:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	681a      	ldr	r2, [r3, #0]
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f042 0201 	orr.w	r2, r2, #1
 8006e62:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2200      	movs	r2, #0
 8006e68:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	2220      	movs	r2, #32
 8006e6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2200      	movs	r2, #0
 8006e76:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006e80:	2300      	movs	r3, #0
}
 8006e82:	4618      	mov	r0, r3
 8006e84:	3708      	adds	r7, #8
 8006e86:	46bd      	mov	sp, r7
 8006e88:	bd80      	pop	{r7, pc}
	...

08006e8c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b088      	sub	sp, #32
 8006e90:	af02      	add	r7, sp, #8
 8006e92:	60f8      	str	r0, [r7, #12]
 8006e94:	607a      	str	r2, [r7, #4]
 8006e96:	461a      	mov	r2, r3
 8006e98:	460b      	mov	r3, r1
 8006e9a:	817b      	strh	r3, [r7, #10]
 8006e9c:	4613      	mov	r3, r2
 8006e9e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ea6:	b2db      	uxtb	r3, r3
 8006ea8:	2b20      	cmp	r3, #32
 8006eaa:	f040 80fd 	bne.w	80070a8 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006eb4:	2b01      	cmp	r3, #1
 8006eb6:	d101      	bne.n	8006ebc <HAL_I2C_Master_Transmit+0x30>
 8006eb8:	2302      	movs	r3, #2
 8006eba:	e0f6      	b.n	80070aa <HAL_I2C_Master_Transmit+0x21e>
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006ec4:	f7fd fa7e 	bl	80043c4 <HAL_GetTick>
 8006ec8:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006eca:	693b      	ldr	r3, [r7, #16]
 8006ecc:	9300      	str	r3, [sp, #0]
 8006ece:	2319      	movs	r3, #25
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006ed6:	68f8      	ldr	r0, [r7, #12]
 8006ed8:	f000 fb72 	bl	80075c0 <I2C_WaitOnFlagUntilTimeout>
 8006edc:	4603      	mov	r3, r0
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d001      	beq.n	8006ee6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	e0e1      	b.n	80070aa <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	2221      	movs	r2, #33	@ 0x21
 8006eea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	2210      	movs	r2, #16
 8006ef2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	687a      	ldr	r2, [r7, #4]
 8006f00:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	893a      	ldrh	r2, [r7, #8]
 8006f06:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f12:	b29b      	uxth	r3, r3
 8006f14:	2bff      	cmp	r3, #255	@ 0xff
 8006f16:	d906      	bls.n	8006f26 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	22ff      	movs	r2, #255	@ 0xff
 8006f1c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8006f1e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006f22:	617b      	str	r3, [r7, #20]
 8006f24:	e007      	b.n	8006f36 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f2a:	b29a      	uxth	r2, r3
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8006f30:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006f34:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d024      	beq.n	8006f88 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f42:	781a      	ldrb	r2, [r3, #0]
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f4e:	1c5a      	adds	r2, r3, #1
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f58:	b29b      	uxth	r3, r3
 8006f5a:	3b01      	subs	r3, #1
 8006f5c:	b29a      	uxth	r2, r3
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f66:	3b01      	subs	r3, #1
 8006f68:	b29a      	uxth	r2, r3
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f72:	b2db      	uxtb	r3, r3
 8006f74:	3301      	adds	r3, #1
 8006f76:	b2da      	uxtb	r2, r3
 8006f78:	8979      	ldrh	r1, [r7, #10]
 8006f7a:	4b4e      	ldr	r3, [pc, #312]	@ (80070b4 <HAL_I2C_Master_Transmit+0x228>)
 8006f7c:	9300      	str	r3, [sp, #0]
 8006f7e:	697b      	ldr	r3, [r7, #20]
 8006f80:	68f8      	ldr	r0, [r7, #12]
 8006f82:	f000 fd6d 	bl	8007a60 <I2C_TransferConfig>
 8006f86:	e066      	b.n	8007056 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f8c:	b2da      	uxtb	r2, r3
 8006f8e:	8979      	ldrh	r1, [r7, #10]
 8006f90:	4b48      	ldr	r3, [pc, #288]	@ (80070b4 <HAL_I2C_Master_Transmit+0x228>)
 8006f92:	9300      	str	r3, [sp, #0]
 8006f94:	697b      	ldr	r3, [r7, #20]
 8006f96:	68f8      	ldr	r0, [r7, #12]
 8006f98:	f000 fd62 	bl	8007a60 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8006f9c:	e05b      	b.n	8007056 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006f9e:	693a      	ldr	r2, [r7, #16]
 8006fa0:	6a39      	ldr	r1, [r7, #32]
 8006fa2:	68f8      	ldr	r0, [r7, #12]
 8006fa4:	f000 fb65 	bl	8007672 <I2C_WaitOnTXISFlagUntilTimeout>
 8006fa8:	4603      	mov	r3, r0
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d001      	beq.n	8006fb2 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8006fae:	2301      	movs	r3, #1
 8006fb0:	e07b      	b.n	80070aa <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fb6:	781a      	ldrb	r2, [r3, #0]
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fc2:	1c5a      	adds	r2, r3, #1
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fcc:	b29b      	uxth	r3, r3
 8006fce:	3b01      	subs	r3, #1
 8006fd0:	b29a      	uxth	r2, r3
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006fda:	3b01      	subs	r3, #1
 8006fdc:	b29a      	uxth	r2, r3
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fe6:	b29b      	uxth	r3, r3
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d034      	beq.n	8007056 <HAL_I2C_Master_Transmit+0x1ca>
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d130      	bne.n	8007056 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006ff4:	693b      	ldr	r3, [r7, #16]
 8006ff6:	9300      	str	r3, [sp, #0]
 8006ff8:	6a3b      	ldr	r3, [r7, #32]
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	2180      	movs	r1, #128	@ 0x80
 8006ffe:	68f8      	ldr	r0, [r7, #12]
 8007000:	f000 fade 	bl	80075c0 <I2C_WaitOnFlagUntilTimeout>
 8007004:	4603      	mov	r3, r0
 8007006:	2b00      	cmp	r3, #0
 8007008:	d001      	beq.n	800700e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800700a:	2301      	movs	r3, #1
 800700c:	e04d      	b.n	80070aa <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007012:	b29b      	uxth	r3, r3
 8007014:	2bff      	cmp	r3, #255	@ 0xff
 8007016:	d90e      	bls.n	8007036 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	22ff      	movs	r2, #255	@ 0xff
 800701c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007022:	b2da      	uxtb	r2, r3
 8007024:	8979      	ldrh	r1, [r7, #10]
 8007026:	2300      	movs	r3, #0
 8007028:	9300      	str	r3, [sp, #0]
 800702a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800702e:	68f8      	ldr	r0, [r7, #12]
 8007030:	f000 fd16 	bl	8007a60 <I2C_TransferConfig>
 8007034:	e00f      	b.n	8007056 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800703a:	b29a      	uxth	r2, r3
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007044:	b2da      	uxtb	r2, r3
 8007046:	8979      	ldrh	r1, [r7, #10]
 8007048:	2300      	movs	r3, #0
 800704a:	9300      	str	r3, [sp, #0]
 800704c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007050:	68f8      	ldr	r0, [r7, #12]
 8007052:	f000 fd05 	bl	8007a60 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800705a:	b29b      	uxth	r3, r3
 800705c:	2b00      	cmp	r3, #0
 800705e:	d19e      	bne.n	8006f9e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007060:	693a      	ldr	r2, [r7, #16]
 8007062:	6a39      	ldr	r1, [r7, #32]
 8007064:	68f8      	ldr	r0, [r7, #12]
 8007066:	f000 fb4b 	bl	8007700 <I2C_WaitOnSTOPFlagUntilTimeout>
 800706a:	4603      	mov	r3, r0
 800706c:	2b00      	cmp	r3, #0
 800706e:	d001      	beq.n	8007074 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8007070:	2301      	movs	r3, #1
 8007072:	e01a      	b.n	80070aa <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	2220      	movs	r2, #32
 800707a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	6859      	ldr	r1, [r3, #4]
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681a      	ldr	r2, [r3, #0]
 8007086:	4b0c      	ldr	r3, [pc, #48]	@ (80070b8 <HAL_I2C_Master_Transmit+0x22c>)
 8007088:	400b      	ands	r3, r1
 800708a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	2220      	movs	r2, #32
 8007090:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	2200      	movs	r2, #0
 8007098:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	2200      	movs	r2, #0
 80070a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80070a4:	2300      	movs	r3, #0
 80070a6:	e000      	b.n	80070aa <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80070a8:	2302      	movs	r3, #2
  }
}
 80070aa:	4618      	mov	r0, r3
 80070ac:	3718      	adds	r7, #24
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bd80      	pop	{r7, pc}
 80070b2:	bf00      	nop
 80070b4:	80002000 	.word	0x80002000
 80070b8:	fe00e800 	.word	0xfe00e800

080070bc <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80070bc:	b580      	push	{r7, lr}
 80070be:	b088      	sub	sp, #32
 80070c0:	af02      	add	r7, sp, #8
 80070c2:	60f8      	str	r0, [r7, #12]
 80070c4:	607a      	str	r2, [r7, #4]
 80070c6:	461a      	mov	r2, r3
 80070c8:	460b      	mov	r3, r1
 80070ca:	817b      	strh	r3, [r7, #10]
 80070cc:	4613      	mov	r3, r2
 80070ce:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80070d6:	b2db      	uxtb	r3, r3
 80070d8:	2b20      	cmp	r3, #32
 80070da:	f040 80db 	bne.w	8007294 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80070e4:	2b01      	cmp	r3, #1
 80070e6:	d101      	bne.n	80070ec <HAL_I2C_Master_Receive+0x30>
 80070e8:	2302      	movs	r3, #2
 80070ea:	e0d4      	b.n	8007296 <HAL_I2C_Master_Receive+0x1da>
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	2201      	movs	r2, #1
 80070f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80070f4:	f7fd f966 	bl	80043c4 <HAL_GetTick>
 80070f8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80070fa:	697b      	ldr	r3, [r7, #20]
 80070fc:	9300      	str	r3, [sp, #0]
 80070fe:	2319      	movs	r3, #25
 8007100:	2201      	movs	r2, #1
 8007102:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007106:	68f8      	ldr	r0, [r7, #12]
 8007108:	f000 fa5a 	bl	80075c0 <I2C_WaitOnFlagUntilTimeout>
 800710c:	4603      	mov	r3, r0
 800710e:	2b00      	cmp	r3, #0
 8007110:	d001      	beq.n	8007116 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8007112:	2301      	movs	r3, #1
 8007114:	e0bf      	b.n	8007296 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	2222      	movs	r2, #34	@ 0x22
 800711a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	2210      	movs	r2, #16
 8007122:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	2200      	movs	r2, #0
 800712a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	687a      	ldr	r2, [r7, #4]
 8007130:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	893a      	ldrh	r2, [r7, #8]
 8007136:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	2200      	movs	r2, #0
 800713c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007142:	b29b      	uxth	r3, r3
 8007144:	2bff      	cmp	r3, #255	@ 0xff
 8007146:	d90e      	bls.n	8007166 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	22ff      	movs	r2, #255	@ 0xff
 800714c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007152:	b2da      	uxtb	r2, r3
 8007154:	8979      	ldrh	r1, [r7, #10]
 8007156:	4b52      	ldr	r3, [pc, #328]	@ (80072a0 <HAL_I2C_Master_Receive+0x1e4>)
 8007158:	9300      	str	r3, [sp, #0]
 800715a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800715e:	68f8      	ldr	r0, [r7, #12]
 8007160:	f000 fc7e 	bl	8007a60 <I2C_TransferConfig>
 8007164:	e06d      	b.n	8007242 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800716a:	b29a      	uxth	r2, r3
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007174:	b2da      	uxtb	r2, r3
 8007176:	8979      	ldrh	r1, [r7, #10]
 8007178:	4b49      	ldr	r3, [pc, #292]	@ (80072a0 <HAL_I2C_Master_Receive+0x1e4>)
 800717a:	9300      	str	r3, [sp, #0]
 800717c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007180:	68f8      	ldr	r0, [r7, #12]
 8007182:	f000 fc6d 	bl	8007a60 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8007186:	e05c      	b.n	8007242 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007188:	697a      	ldr	r2, [r7, #20]
 800718a:	6a39      	ldr	r1, [r7, #32]
 800718c:	68f8      	ldr	r0, [r7, #12]
 800718e:	f000 fafb 	bl	8007788 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007192:	4603      	mov	r3, r0
 8007194:	2b00      	cmp	r3, #0
 8007196:	d001      	beq.n	800719c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8007198:	2301      	movs	r3, #1
 800719a:	e07c      	b.n	8007296 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071a6:	b2d2      	uxtb	r2, r2
 80071a8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071ae:	1c5a      	adds	r2, r3, #1
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80071b8:	3b01      	subs	r3, #1
 80071ba:	b29a      	uxth	r2, r3
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071c4:	b29b      	uxth	r3, r3
 80071c6:	3b01      	subs	r3, #1
 80071c8:	b29a      	uxth	r2, r3
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071d2:	b29b      	uxth	r3, r3
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d034      	beq.n	8007242 <HAL_I2C_Master_Receive+0x186>
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d130      	bne.n	8007242 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80071e0:	697b      	ldr	r3, [r7, #20]
 80071e2:	9300      	str	r3, [sp, #0]
 80071e4:	6a3b      	ldr	r3, [r7, #32]
 80071e6:	2200      	movs	r2, #0
 80071e8:	2180      	movs	r1, #128	@ 0x80
 80071ea:	68f8      	ldr	r0, [r7, #12]
 80071ec:	f000 f9e8 	bl	80075c0 <I2C_WaitOnFlagUntilTimeout>
 80071f0:	4603      	mov	r3, r0
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d001      	beq.n	80071fa <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80071f6:	2301      	movs	r3, #1
 80071f8:	e04d      	b.n	8007296 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071fe:	b29b      	uxth	r3, r3
 8007200:	2bff      	cmp	r3, #255	@ 0xff
 8007202:	d90e      	bls.n	8007222 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	22ff      	movs	r2, #255	@ 0xff
 8007208:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800720e:	b2da      	uxtb	r2, r3
 8007210:	8979      	ldrh	r1, [r7, #10]
 8007212:	2300      	movs	r3, #0
 8007214:	9300      	str	r3, [sp, #0]
 8007216:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800721a:	68f8      	ldr	r0, [r7, #12]
 800721c:	f000 fc20 	bl	8007a60 <I2C_TransferConfig>
 8007220:	e00f      	b.n	8007242 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007226:	b29a      	uxth	r2, r3
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007230:	b2da      	uxtb	r2, r3
 8007232:	8979      	ldrh	r1, [r7, #10]
 8007234:	2300      	movs	r3, #0
 8007236:	9300      	str	r3, [sp, #0]
 8007238:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800723c:	68f8      	ldr	r0, [r7, #12]
 800723e:	f000 fc0f 	bl	8007a60 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007246:	b29b      	uxth	r3, r3
 8007248:	2b00      	cmp	r3, #0
 800724a:	d19d      	bne.n	8007188 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800724c:	697a      	ldr	r2, [r7, #20]
 800724e:	6a39      	ldr	r1, [r7, #32]
 8007250:	68f8      	ldr	r0, [r7, #12]
 8007252:	f000 fa55 	bl	8007700 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007256:	4603      	mov	r3, r0
 8007258:	2b00      	cmp	r3, #0
 800725a:	d001      	beq.n	8007260 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800725c:	2301      	movs	r3, #1
 800725e:	e01a      	b.n	8007296 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	2220      	movs	r2, #32
 8007266:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	6859      	ldr	r1, [r3, #4]
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	681a      	ldr	r2, [r3, #0]
 8007272:	4b0c      	ldr	r3, [pc, #48]	@ (80072a4 <HAL_I2C_Master_Receive+0x1e8>)
 8007274:	400b      	ands	r3, r1
 8007276:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	2220      	movs	r2, #32
 800727c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	2200      	movs	r2, #0
 8007284:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	2200      	movs	r2, #0
 800728c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007290:	2300      	movs	r3, #0
 8007292:	e000      	b.n	8007296 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8007294:	2302      	movs	r3, #2
  }
}
 8007296:	4618      	mov	r0, r3
 8007298:	3718      	adds	r7, #24
 800729a:	46bd      	mov	sp, r7
 800729c:	bd80      	pop	{r7, pc}
 800729e:	bf00      	nop
 80072a0:	80002400 	.word	0x80002400
 80072a4:	fe00e800 	.word	0xfe00e800

080072a8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b088      	sub	sp, #32
 80072ac:	af02      	add	r7, sp, #8
 80072ae:	60f8      	str	r0, [r7, #12]
 80072b0:	4608      	mov	r0, r1
 80072b2:	4611      	mov	r1, r2
 80072b4:	461a      	mov	r2, r3
 80072b6:	4603      	mov	r3, r0
 80072b8:	817b      	strh	r3, [r7, #10]
 80072ba:	460b      	mov	r3, r1
 80072bc:	813b      	strh	r3, [r7, #8]
 80072be:	4613      	mov	r3, r2
 80072c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80072c8:	b2db      	uxtb	r3, r3
 80072ca:	2b20      	cmp	r3, #32
 80072cc:	f040 80f9 	bne.w	80074c2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80072d0:	6a3b      	ldr	r3, [r7, #32]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d002      	beq.n	80072dc <HAL_I2C_Mem_Write+0x34>
 80072d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d105      	bne.n	80072e8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80072e2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80072e4:	2301      	movs	r3, #1
 80072e6:	e0ed      	b.n	80074c4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80072ee:	2b01      	cmp	r3, #1
 80072f0:	d101      	bne.n	80072f6 <HAL_I2C_Mem_Write+0x4e>
 80072f2:	2302      	movs	r3, #2
 80072f4:	e0e6      	b.n	80074c4 <HAL_I2C_Mem_Write+0x21c>
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	2201      	movs	r2, #1
 80072fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80072fe:	f7fd f861 	bl	80043c4 <HAL_GetTick>
 8007302:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007304:	697b      	ldr	r3, [r7, #20]
 8007306:	9300      	str	r3, [sp, #0]
 8007308:	2319      	movs	r3, #25
 800730a:	2201      	movs	r2, #1
 800730c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007310:	68f8      	ldr	r0, [r7, #12]
 8007312:	f000 f955 	bl	80075c0 <I2C_WaitOnFlagUntilTimeout>
 8007316:	4603      	mov	r3, r0
 8007318:	2b00      	cmp	r3, #0
 800731a:	d001      	beq.n	8007320 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800731c:	2301      	movs	r3, #1
 800731e:	e0d1      	b.n	80074c4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	2221      	movs	r2, #33	@ 0x21
 8007324:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	2240      	movs	r2, #64	@ 0x40
 800732c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	2200      	movs	r2, #0
 8007334:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	6a3a      	ldr	r2, [r7, #32]
 800733a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007340:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	2200      	movs	r2, #0
 8007346:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007348:	88f8      	ldrh	r0, [r7, #6]
 800734a:	893a      	ldrh	r2, [r7, #8]
 800734c:	8979      	ldrh	r1, [r7, #10]
 800734e:	697b      	ldr	r3, [r7, #20]
 8007350:	9301      	str	r3, [sp, #4]
 8007352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007354:	9300      	str	r3, [sp, #0]
 8007356:	4603      	mov	r3, r0
 8007358:	68f8      	ldr	r0, [r7, #12]
 800735a:	f000 f8b9 	bl	80074d0 <I2C_RequestMemoryWrite>
 800735e:	4603      	mov	r3, r0
 8007360:	2b00      	cmp	r3, #0
 8007362:	d005      	beq.n	8007370 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	2200      	movs	r2, #0
 8007368:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800736c:	2301      	movs	r3, #1
 800736e:	e0a9      	b.n	80074c4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007374:	b29b      	uxth	r3, r3
 8007376:	2bff      	cmp	r3, #255	@ 0xff
 8007378:	d90e      	bls.n	8007398 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	22ff      	movs	r2, #255	@ 0xff
 800737e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007384:	b2da      	uxtb	r2, r3
 8007386:	8979      	ldrh	r1, [r7, #10]
 8007388:	2300      	movs	r3, #0
 800738a:	9300      	str	r3, [sp, #0]
 800738c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007390:	68f8      	ldr	r0, [r7, #12]
 8007392:	f000 fb65 	bl	8007a60 <I2C_TransferConfig>
 8007396:	e00f      	b.n	80073b8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800739c:	b29a      	uxth	r2, r3
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80073a6:	b2da      	uxtb	r2, r3
 80073a8:	8979      	ldrh	r1, [r7, #10]
 80073aa:	2300      	movs	r3, #0
 80073ac:	9300      	str	r3, [sp, #0]
 80073ae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80073b2:	68f8      	ldr	r0, [r7, #12]
 80073b4:	f000 fb54 	bl	8007a60 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80073b8:	697a      	ldr	r2, [r7, #20]
 80073ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80073bc:	68f8      	ldr	r0, [r7, #12]
 80073be:	f000 f958 	bl	8007672 <I2C_WaitOnTXISFlagUntilTimeout>
 80073c2:	4603      	mov	r3, r0
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d001      	beq.n	80073cc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80073c8:	2301      	movs	r3, #1
 80073ca:	e07b      	b.n	80074c4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073d0:	781a      	ldrb	r2, [r3, #0]
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073dc:	1c5a      	adds	r2, r3, #1
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073e6:	b29b      	uxth	r3, r3
 80073e8:	3b01      	subs	r3, #1
 80073ea:	b29a      	uxth	r2, r3
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80073f4:	3b01      	subs	r3, #1
 80073f6:	b29a      	uxth	r2, r3
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007400:	b29b      	uxth	r3, r3
 8007402:	2b00      	cmp	r3, #0
 8007404:	d034      	beq.n	8007470 <HAL_I2C_Mem_Write+0x1c8>
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800740a:	2b00      	cmp	r3, #0
 800740c:	d130      	bne.n	8007470 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800740e:	697b      	ldr	r3, [r7, #20]
 8007410:	9300      	str	r3, [sp, #0]
 8007412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007414:	2200      	movs	r2, #0
 8007416:	2180      	movs	r1, #128	@ 0x80
 8007418:	68f8      	ldr	r0, [r7, #12]
 800741a:	f000 f8d1 	bl	80075c0 <I2C_WaitOnFlagUntilTimeout>
 800741e:	4603      	mov	r3, r0
 8007420:	2b00      	cmp	r3, #0
 8007422:	d001      	beq.n	8007428 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007424:	2301      	movs	r3, #1
 8007426:	e04d      	b.n	80074c4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800742c:	b29b      	uxth	r3, r3
 800742e:	2bff      	cmp	r3, #255	@ 0xff
 8007430:	d90e      	bls.n	8007450 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	22ff      	movs	r2, #255	@ 0xff
 8007436:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800743c:	b2da      	uxtb	r2, r3
 800743e:	8979      	ldrh	r1, [r7, #10]
 8007440:	2300      	movs	r3, #0
 8007442:	9300      	str	r3, [sp, #0]
 8007444:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007448:	68f8      	ldr	r0, [r7, #12]
 800744a:	f000 fb09 	bl	8007a60 <I2C_TransferConfig>
 800744e:	e00f      	b.n	8007470 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007454:	b29a      	uxth	r2, r3
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800745e:	b2da      	uxtb	r2, r3
 8007460:	8979      	ldrh	r1, [r7, #10]
 8007462:	2300      	movs	r3, #0
 8007464:	9300      	str	r3, [sp, #0]
 8007466:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800746a:	68f8      	ldr	r0, [r7, #12]
 800746c:	f000 faf8 	bl	8007a60 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007474:	b29b      	uxth	r3, r3
 8007476:	2b00      	cmp	r3, #0
 8007478:	d19e      	bne.n	80073b8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800747a:	697a      	ldr	r2, [r7, #20]
 800747c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800747e:	68f8      	ldr	r0, [r7, #12]
 8007480:	f000 f93e 	bl	8007700 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007484:	4603      	mov	r3, r0
 8007486:	2b00      	cmp	r3, #0
 8007488:	d001      	beq.n	800748e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800748a:	2301      	movs	r3, #1
 800748c:	e01a      	b.n	80074c4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	2220      	movs	r2, #32
 8007494:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	6859      	ldr	r1, [r3, #4]
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681a      	ldr	r2, [r3, #0]
 80074a0:	4b0a      	ldr	r3, [pc, #40]	@ (80074cc <HAL_I2C_Mem_Write+0x224>)
 80074a2:	400b      	ands	r3, r1
 80074a4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	2220      	movs	r2, #32
 80074aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	2200      	movs	r2, #0
 80074b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	2200      	movs	r2, #0
 80074ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80074be:	2300      	movs	r3, #0
 80074c0:	e000      	b.n	80074c4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80074c2:	2302      	movs	r3, #2
  }
}
 80074c4:	4618      	mov	r0, r3
 80074c6:	3718      	adds	r7, #24
 80074c8:	46bd      	mov	sp, r7
 80074ca:	bd80      	pop	{r7, pc}
 80074cc:	fe00e800 	.word	0xfe00e800

080074d0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b086      	sub	sp, #24
 80074d4:	af02      	add	r7, sp, #8
 80074d6:	60f8      	str	r0, [r7, #12]
 80074d8:	4608      	mov	r0, r1
 80074da:	4611      	mov	r1, r2
 80074dc:	461a      	mov	r2, r3
 80074de:	4603      	mov	r3, r0
 80074e0:	817b      	strh	r3, [r7, #10]
 80074e2:	460b      	mov	r3, r1
 80074e4:	813b      	strh	r3, [r7, #8]
 80074e6:	4613      	mov	r3, r2
 80074e8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80074ea:	88fb      	ldrh	r3, [r7, #6]
 80074ec:	b2da      	uxtb	r2, r3
 80074ee:	8979      	ldrh	r1, [r7, #10]
 80074f0:	4b20      	ldr	r3, [pc, #128]	@ (8007574 <I2C_RequestMemoryWrite+0xa4>)
 80074f2:	9300      	str	r3, [sp, #0]
 80074f4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80074f8:	68f8      	ldr	r0, [r7, #12]
 80074fa:	f000 fab1 	bl	8007a60 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80074fe:	69fa      	ldr	r2, [r7, #28]
 8007500:	69b9      	ldr	r1, [r7, #24]
 8007502:	68f8      	ldr	r0, [r7, #12]
 8007504:	f000 f8b5 	bl	8007672 <I2C_WaitOnTXISFlagUntilTimeout>
 8007508:	4603      	mov	r3, r0
 800750a:	2b00      	cmp	r3, #0
 800750c:	d001      	beq.n	8007512 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800750e:	2301      	movs	r3, #1
 8007510:	e02c      	b.n	800756c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007512:	88fb      	ldrh	r3, [r7, #6]
 8007514:	2b01      	cmp	r3, #1
 8007516:	d105      	bne.n	8007524 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007518:	893b      	ldrh	r3, [r7, #8]
 800751a:	b2da      	uxtb	r2, r3
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	629a      	str	r2, [r3, #40]	@ 0x28
 8007522:	e015      	b.n	8007550 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007524:	893b      	ldrh	r3, [r7, #8]
 8007526:	0a1b      	lsrs	r3, r3, #8
 8007528:	b29b      	uxth	r3, r3
 800752a:	b2da      	uxtb	r2, r3
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007532:	69fa      	ldr	r2, [r7, #28]
 8007534:	69b9      	ldr	r1, [r7, #24]
 8007536:	68f8      	ldr	r0, [r7, #12]
 8007538:	f000 f89b 	bl	8007672 <I2C_WaitOnTXISFlagUntilTimeout>
 800753c:	4603      	mov	r3, r0
 800753e:	2b00      	cmp	r3, #0
 8007540:	d001      	beq.n	8007546 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8007542:	2301      	movs	r3, #1
 8007544:	e012      	b.n	800756c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007546:	893b      	ldrh	r3, [r7, #8]
 8007548:	b2da      	uxtb	r2, r3
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007550:	69fb      	ldr	r3, [r7, #28]
 8007552:	9300      	str	r3, [sp, #0]
 8007554:	69bb      	ldr	r3, [r7, #24]
 8007556:	2200      	movs	r2, #0
 8007558:	2180      	movs	r1, #128	@ 0x80
 800755a:	68f8      	ldr	r0, [r7, #12]
 800755c:	f000 f830 	bl	80075c0 <I2C_WaitOnFlagUntilTimeout>
 8007560:	4603      	mov	r3, r0
 8007562:	2b00      	cmp	r3, #0
 8007564:	d001      	beq.n	800756a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8007566:	2301      	movs	r3, #1
 8007568:	e000      	b.n	800756c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800756a:	2300      	movs	r3, #0
}
 800756c:	4618      	mov	r0, r3
 800756e:	3710      	adds	r7, #16
 8007570:	46bd      	mov	sp, r7
 8007572:	bd80      	pop	{r7, pc}
 8007574:	80002000 	.word	0x80002000

08007578 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007578:	b480      	push	{r7}
 800757a:	b083      	sub	sp, #12
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	699b      	ldr	r3, [r3, #24]
 8007586:	f003 0302 	and.w	r3, r3, #2
 800758a:	2b02      	cmp	r3, #2
 800758c:	d103      	bne.n	8007596 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	2200      	movs	r2, #0
 8007594:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	699b      	ldr	r3, [r3, #24]
 800759c:	f003 0301 	and.w	r3, r3, #1
 80075a0:	2b01      	cmp	r3, #1
 80075a2:	d007      	beq.n	80075b4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	699a      	ldr	r2, [r3, #24]
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f042 0201 	orr.w	r2, r2, #1
 80075b2:	619a      	str	r2, [r3, #24]
  }
}
 80075b4:	bf00      	nop
 80075b6:	370c      	adds	r7, #12
 80075b8:	46bd      	mov	sp, r7
 80075ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075be:	4770      	bx	lr

080075c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b084      	sub	sp, #16
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	60f8      	str	r0, [r7, #12]
 80075c8:	60b9      	str	r1, [r7, #8]
 80075ca:	603b      	str	r3, [r7, #0]
 80075cc:	4613      	mov	r3, r2
 80075ce:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80075d0:	e03b      	b.n	800764a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80075d2:	69ba      	ldr	r2, [r7, #24]
 80075d4:	6839      	ldr	r1, [r7, #0]
 80075d6:	68f8      	ldr	r0, [r7, #12]
 80075d8:	f000 f962 	bl	80078a0 <I2C_IsErrorOccurred>
 80075dc:	4603      	mov	r3, r0
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d001      	beq.n	80075e6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80075e2:	2301      	movs	r3, #1
 80075e4:	e041      	b.n	800766a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075e6:	683b      	ldr	r3, [r7, #0]
 80075e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075ec:	d02d      	beq.n	800764a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075ee:	f7fc fee9 	bl	80043c4 <HAL_GetTick>
 80075f2:	4602      	mov	r2, r0
 80075f4:	69bb      	ldr	r3, [r7, #24]
 80075f6:	1ad3      	subs	r3, r2, r3
 80075f8:	683a      	ldr	r2, [r7, #0]
 80075fa:	429a      	cmp	r2, r3
 80075fc:	d302      	bcc.n	8007604 <I2C_WaitOnFlagUntilTimeout+0x44>
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d122      	bne.n	800764a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	699a      	ldr	r2, [r3, #24]
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	4013      	ands	r3, r2
 800760e:	68ba      	ldr	r2, [r7, #8]
 8007610:	429a      	cmp	r2, r3
 8007612:	bf0c      	ite	eq
 8007614:	2301      	moveq	r3, #1
 8007616:	2300      	movne	r3, #0
 8007618:	b2db      	uxtb	r3, r3
 800761a:	461a      	mov	r2, r3
 800761c:	79fb      	ldrb	r3, [r7, #7]
 800761e:	429a      	cmp	r2, r3
 8007620:	d113      	bne.n	800764a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007626:	f043 0220 	orr.w	r2, r3, #32
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	2220      	movs	r2, #32
 8007632:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	2200      	movs	r2, #0
 800763a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	2200      	movs	r2, #0
 8007642:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8007646:	2301      	movs	r3, #1
 8007648:	e00f      	b.n	800766a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	699a      	ldr	r2, [r3, #24]
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	4013      	ands	r3, r2
 8007654:	68ba      	ldr	r2, [r7, #8]
 8007656:	429a      	cmp	r2, r3
 8007658:	bf0c      	ite	eq
 800765a:	2301      	moveq	r3, #1
 800765c:	2300      	movne	r3, #0
 800765e:	b2db      	uxtb	r3, r3
 8007660:	461a      	mov	r2, r3
 8007662:	79fb      	ldrb	r3, [r7, #7]
 8007664:	429a      	cmp	r2, r3
 8007666:	d0b4      	beq.n	80075d2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007668:	2300      	movs	r3, #0
}
 800766a:	4618      	mov	r0, r3
 800766c:	3710      	adds	r7, #16
 800766e:	46bd      	mov	sp, r7
 8007670:	bd80      	pop	{r7, pc}

08007672 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007672:	b580      	push	{r7, lr}
 8007674:	b084      	sub	sp, #16
 8007676:	af00      	add	r7, sp, #0
 8007678:	60f8      	str	r0, [r7, #12]
 800767a:	60b9      	str	r1, [r7, #8]
 800767c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800767e:	e033      	b.n	80076e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007680:	687a      	ldr	r2, [r7, #4]
 8007682:	68b9      	ldr	r1, [r7, #8]
 8007684:	68f8      	ldr	r0, [r7, #12]
 8007686:	f000 f90b 	bl	80078a0 <I2C_IsErrorOccurred>
 800768a:	4603      	mov	r3, r0
 800768c:	2b00      	cmp	r3, #0
 800768e:	d001      	beq.n	8007694 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007690:	2301      	movs	r3, #1
 8007692:	e031      	b.n	80076f8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	f1b3 3fff 	cmp.w	r3, #4294967295
 800769a:	d025      	beq.n	80076e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800769c:	f7fc fe92 	bl	80043c4 <HAL_GetTick>
 80076a0:	4602      	mov	r2, r0
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	1ad3      	subs	r3, r2, r3
 80076a6:	68ba      	ldr	r2, [r7, #8]
 80076a8:	429a      	cmp	r2, r3
 80076aa:	d302      	bcc.n	80076b2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80076ac:	68bb      	ldr	r3, [r7, #8]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d11a      	bne.n	80076e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	699b      	ldr	r3, [r3, #24]
 80076b8:	f003 0302 	and.w	r3, r3, #2
 80076bc:	2b02      	cmp	r3, #2
 80076be:	d013      	beq.n	80076e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076c4:	f043 0220 	orr.w	r2, r3, #32
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	2220      	movs	r2, #32
 80076d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	2200      	movs	r2, #0
 80076d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	2200      	movs	r2, #0
 80076e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80076e4:	2301      	movs	r3, #1
 80076e6:	e007      	b.n	80076f8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	699b      	ldr	r3, [r3, #24]
 80076ee:	f003 0302 	and.w	r3, r3, #2
 80076f2:	2b02      	cmp	r3, #2
 80076f4:	d1c4      	bne.n	8007680 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80076f6:	2300      	movs	r3, #0
}
 80076f8:	4618      	mov	r0, r3
 80076fa:	3710      	adds	r7, #16
 80076fc:	46bd      	mov	sp, r7
 80076fe:	bd80      	pop	{r7, pc}

08007700 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b084      	sub	sp, #16
 8007704:	af00      	add	r7, sp, #0
 8007706:	60f8      	str	r0, [r7, #12]
 8007708:	60b9      	str	r1, [r7, #8]
 800770a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800770c:	e02f      	b.n	800776e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800770e:	687a      	ldr	r2, [r7, #4]
 8007710:	68b9      	ldr	r1, [r7, #8]
 8007712:	68f8      	ldr	r0, [r7, #12]
 8007714:	f000 f8c4 	bl	80078a0 <I2C_IsErrorOccurred>
 8007718:	4603      	mov	r3, r0
 800771a:	2b00      	cmp	r3, #0
 800771c:	d001      	beq.n	8007722 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800771e:	2301      	movs	r3, #1
 8007720:	e02d      	b.n	800777e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007722:	f7fc fe4f 	bl	80043c4 <HAL_GetTick>
 8007726:	4602      	mov	r2, r0
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	1ad3      	subs	r3, r2, r3
 800772c:	68ba      	ldr	r2, [r7, #8]
 800772e:	429a      	cmp	r2, r3
 8007730:	d302      	bcc.n	8007738 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007732:	68bb      	ldr	r3, [r7, #8]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d11a      	bne.n	800776e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	699b      	ldr	r3, [r3, #24]
 800773e:	f003 0320 	and.w	r3, r3, #32
 8007742:	2b20      	cmp	r3, #32
 8007744:	d013      	beq.n	800776e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800774a:	f043 0220 	orr.w	r2, r3, #32
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	2220      	movs	r2, #32
 8007756:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	2200      	movs	r2, #0
 800775e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	2200      	movs	r2, #0
 8007766:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800776a:	2301      	movs	r3, #1
 800776c:	e007      	b.n	800777e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	699b      	ldr	r3, [r3, #24]
 8007774:	f003 0320 	and.w	r3, r3, #32
 8007778:	2b20      	cmp	r3, #32
 800777a:	d1c8      	bne.n	800770e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800777c:	2300      	movs	r3, #0
}
 800777e:	4618      	mov	r0, r3
 8007780:	3710      	adds	r7, #16
 8007782:	46bd      	mov	sp, r7
 8007784:	bd80      	pop	{r7, pc}
	...

08007788 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b086      	sub	sp, #24
 800778c:	af00      	add	r7, sp, #0
 800778e:	60f8      	str	r0, [r7, #12]
 8007790:	60b9      	str	r1, [r7, #8]
 8007792:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007794:	2300      	movs	r3, #0
 8007796:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8007798:	e071      	b.n	800787e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800779a:	687a      	ldr	r2, [r7, #4]
 800779c:	68b9      	ldr	r1, [r7, #8]
 800779e:	68f8      	ldr	r0, [r7, #12]
 80077a0:	f000 f87e 	bl	80078a0 <I2C_IsErrorOccurred>
 80077a4:	4603      	mov	r3, r0
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d001      	beq.n	80077ae <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 80077aa:	2301      	movs	r3, #1
 80077ac:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	699b      	ldr	r3, [r3, #24]
 80077b4:	f003 0320 	and.w	r3, r3, #32
 80077b8:	2b20      	cmp	r3, #32
 80077ba:	d13b      	bne.n	8007834 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 80077bc:	7dfb      	ldrb	r3, [r7, #23]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d138      	bne.n	8007834 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	699b      	ldr	r3, [r3, #24]
 80077c8:	f003 0304 	and.w	r3, r3, #4
 80077cc:	2b04      	cmp	r3, #4
 80077ce:	d105      	bne.n	80077dc <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d001      	beq.n	80077dc <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80077d8:	2300      	movs	r3, #0
 80077da:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	699b      	ldr	r3, [r3, #24]
 80077e2:	f003 0310 	and.w	r3, r3, #16
 80077e6:	2b10      	cmp	r3, #16
 80077e8:	d121      	bne.n	800782e <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	2210      	movs	r2, #16
 80077f0:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	2204      	movs	r2, #4
 80077f6:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	2220      	movs	r2, #32
 80077fe:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	6859      	ldr	r1, [r3, #4]
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681a      	ldr	r2, [r3, #0]
 800780a:	4b24      	ldr	r3, [pc, #144]	@ (800789c <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800780c:	400b      	ands	r3, r1
 800780e:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	2220      	movs	r2, #32
 8007814:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	2200      	movs	r2, #0
 800781c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	2200      	movs	r2, #0
 8007824:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8007828:	2301      	movs	r3, #1
 800782a:	75fb      	strb	r3, [r7, #23]
 800782c:	e002      	b.n	8007834 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	2200      	movs	r2, #0
 8007832:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8007834:	f7fc fdc6 	bl	80043c4 <HAL_GetTick>
 8007838:	4602      	mov	r2, r0
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	1ad3      	subs	r3, r2, r3
 800783e:	68ba      	ldr	r2, [r7, #8]
 8007840:	429a      	cmp	r2, r3
 8007842:	d302      	bcc.n	800784a <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d119      	bne.n	800787e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800784a:	7dfb      	ldrb	r3, [r7, #23]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d116      	bne.n	800787e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	699b      	ldr	r3, [r3, #24]
 8007856:	f003 0304 	and.w	r3, r3, #4
 800785a:	2b04      	cmp	r3, #4
 800785c:	d00f      	beq.n	800787e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007862:	f043 0220 	orr.w	r2, r3, #32
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	2220      	movs	r2, #32
 800786e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	2200      	movs	r2, #0
 8007876:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800787a:	2301      	movs	r3, #1
 800787c:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	699b      	ldr	r3, [r3, #24]
 8007884:	f003 0304 	and.w	r3, r3, #4
 8007888:	2b04      	cmp	r3, #4
 800788a:	d002      	beq.n	8007892 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800788c:	7dfb      	ldrb	r3, [r7, #23]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d083      	beq.n	800779a <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8007892:	7dfb      	ldrb	r3, [r7, #23]
}
 8007894:	4618      	mov	r0, r3
 8007896:	3718      	adds	r7, #24
 8007898:	46bd      	mov	sp, r7
 800789a:	bd80      	pop	{r7, pc}
 800789c:	fe00e800 	.word	0xfe00e800

080078a0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b08a      	sub	sp, #40	@ 0x28
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	60f8      	str	r0, [r7, #12]
 80078a8:	60b9      	str	r1, [r7, #8]
 80078aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80078ac:	2300      	movs	r3, #0
 80078ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	699b      	ldr	r3, [r3, #24]
 80078b8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80078ba:	2300      	movs	r3, #0
 80078bc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80078c2:	69bb      	ldr	r3, [r7, #24]
 80078c4:	f003 0310 	and.w	r3, r3, #16
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d068      	beq.n	800799e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	2210      	movs	r2, #16
 80078d2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80078d4:	e049      	b.n	800796a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80078d6:	68bb      	ldr	r3, [r7, #8]
 80078d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078dc:	d045      	beq.n	800796a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80078de:	f7fc fd71 	bl	80043c4 <HAL_GetTick>
 80078e2:	4602      	mov	r2, r0
 80078e4:	69fb      	ldr	r3, [r7, #28]
 80078e6:	1ad3      	subs	r3, r2, r3
 80078e8:	68ba      	ldr	r2, [r7, #8]
 80078ea:	429a      	cmp	r2, r3
 80078ec:	d302      	bcc.n	80078f4 <I2C_IsErrorOccurred+0x54>
 80078ee:	68bb      	ldr	r3, [r7, #8]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d13a      	bne.n	800796a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	685b      	ldr	r3, [r3, #4]
 80078fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80078fe:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007906:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	699b      	ldr	r3, [r3, #24]
 800790e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007912:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007916:	d121      	bne.n	800795c <I2C_IsErrorOccurred+0xbc>
 8007918:	697b      	ldr	r3, [r7, #20]
 800791a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800791e:	d01d      	beq.n	800795c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8007920:	7cfb      	ldrb	r3, [r7, #19]
 8007922:	2b20      	cmp	r3, #32
 8007924:	d01a      	beq.n	800795c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	685a      	ldr	r2, [r3, #4]
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007934:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007936:	f7fc fd45 	bl	80043c4 <HAL_GetTick>
 800793a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800793c:	e00e      	b.n	800795c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800793e:	f7fc fd41 	bl	80043c4 <HAL_GetTick>
 8007942:	4602      	mov	r2, r0
 8007944:	69fb      	ldr	r3, [r7, #28]
 8007946:	1ad3      	subs	r3, r2, r3
 8007948:	2b19      	cmp	r3, #25
 800794a:	d907      	bls.n	800795c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800794c:	6a3b      	ldr	r3, [r7, #32]
 800794e:	f043 0320 	orr.w	r3, r3, #32
 8007952:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007954:	2301      	movs	r3, #1
 8007956:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800795a:	e006      	b.n	800796a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	699b      	ldr	r3, [r3, #24]
 8007962:	f003 0320 	and.w	r3, r3, #32
 8007966:	2b20      	cmp	r3, #32
 8007968:	d1e9      	bne.n	800793e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	699b      	ldr	r3, [r3, #24]
 8007970:	f003 0320 	and.w	r3, r3, #32
 8007974:	2b20      	cmp	r3, #32
 8007976:	d003      	beq.n	8007980 <I2C_IsErrorOccurred+0xe0>
 8007978:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800797c:	2b00      	cmp	r3, #0
 800797e:	d0aa      	beq.n	80078d6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007980:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007984:	2b00      	cmp	r3, #0
 8007986:	d103      	bne.n	8007990 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	2220      	movs	r2, #32
 800798e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007990:	6a3b      	ldr	r3, [r7, #32]
 8007992:	f043 0304 	orr.w	r3, r3, #4
 8007996:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007998:	2301      	movs	r3, #1
 800799a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	699b      	ldr	r3, [r3, #24]
 80079a4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80079a6:	69bb      	ldr	r3, [r7, #24]
 80079a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d00b      	beq.n	80079c8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80079b0:	6a3b      	ldr	r3, [r7, #32]
 80079b2:	f043 0301 	orr.w	r3, r3, #1
 80079b6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80079c0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80079c2:	2301      	movs	r3, #1
 80079c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80079c8:	69bb      	ldr	r3, [r7, #24]
 80079ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d00b      	beq.n	80079ea <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80079d2:	6a3b      	ldr	r3, [r7, #32]
 80079d4:	f043 0308 	orr.w	r3, r3, #8
 80079d8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80079e2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80079e4:	2301      	movs	r3, #1
 80079e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80079ea:	69bb      	ldr	r3, [r7, #24]
 80079ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d00b      	beq.n	8007a0c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80079f4:	6a3b      	ldr	r3, [r7, #32]
 80079f6:	f043 0302 	orr.w	r3, r3, #2
 80079fa:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007a04:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007a06:	2301      	movs	r3, #1
 8007a08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8007a0c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d01c      	beq.n	8007a4e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007a14:	68f8      	ldr	r0, [r7, #12]
 8007a16:	f7ff fdaf 	bl	8007578 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	6859      	ldr	r1, [r3, #4]
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	681a      	ldr	r2, [r3, #0]
 8007a24:	4b0d      	ldr	r3, [pc, #52]	@ (8007a5c <I2C_IsErrorOccurred+0x1bc>)
 8007a26:	400b      	ands	r3, r1
 8007a28:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007a2e:	6a3b      	ldr	r3, [r7, #32]
 8007a30:	431a      	orrs	r2, r3
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	2220      	movs	r2, #32
 8007a3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	2200      	movs	r2, #0
 8007a42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	2200      	movs	r2, #0
 8007a4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8007a4e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007a52:	4618      	mov	r0, r3
 8007a54:	3728      	adds	r7, #40	@ 0x28
 8007a56:	46bd      	mov	sp, r7
 8007a58:	bd80      	pop	{r7, pc}
 8007a5a:	bf00      	nop
 8007a5c:	fe00e800 	.word	0xfe00e800

08007a60 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007a60:	b480      	push	{r7}
 8007a62:	b087      	sub	sp, #28
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	60f8      	str	r0, [r7, #12]
 8007a68:	607b      	str	r3, [r7, #4]
 8007a6a:	460b      	mov	r3, r1
 8007a6c:	817b      	strh	r3, [r7, #10]
 8007a6e:	4613      	mov	r3, r2
 8007a70:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007a72:	897b      	ldrh	r3, [r7, #10]
 8007a74:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007a78:	7a7b      	ldrb	r3, [r7, #9]
 8007a7a:	041b      	lsls	r3, r3, #16
 8007a7c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007a80:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007a86:	6a3b      	ldr	r3, [r7, #32]
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007a8e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	685a      	ldr	r2, [r3, #4]
 8007a96:	6a3b      	ldr	r3, [r7, #32]
 8007a98:	0d5b      	lsrs	r3, r3, #21
 8007a9a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8007a9e:	4b08      	ldr	r3, [pc, #32]	@ (8007ac0 <I2C_TransferConfig+0x60>)
 8007aa0:	430b      	orrs	r3, r1
 8007aa2:	43db      	mvns	r3, r3
 8007aa4:	ea02 0103 	and.w	r1, r2, r3
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	697a      	ldr	r2, [r7, #20]
 8007aae:	430a      	orrs	r2, r1
 8007ab0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007ab2:	bf00      	nop
 8007ab4:	371c      	adds	r7, #28
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abc:	4770      	bx	lr
 8007abe:	bf00      	nop
 8007ac0:	03ff63ff 	.word	0x03ff63ff

08007ac4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	b083      	sub	sp, #12
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
 8007acc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ad4:	b2db      	uxtb	r3, r3
 8007ad6:	2b20      	cmp	r3, #32
 8007ad8:	d138      	bne.n	8007b4c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007ae0:	2b01      	cmp	r3, #1
 8007ae2:	d101      	bne.n	8007ae8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007ae4:	2302      	movs	r3, #2
 8007ae6:	e032      	b.n	8007b4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2201      	movs	r2, #1
 8007aec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2224      	movs	r2, #36	@ 0x24
 8007af4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	681a      	ldr	r2, [r3, #0]
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f022 0201 	bic.w	r2, r2, #1
 8007b06:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	681a      	ldr	r2, [r3, #0]
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007b16:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	6819      	ldr	r1, [r3, #0]
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	683a      	ldr	r2, [r7, #0]
 8007b24:	430a      	orrs	r2, r1
 8007b26:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	681a      	ldr	r2, [r3, #0]
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	f042 0201 	orr.w	r2, r2, #1
 8007b36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2220      	movs	r2, #32
 8007b3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2200      	movs	r2, #0
 8007b44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007b48:	2300      	movs	r3, #0
 8007b4a:	e000      	b.n	8007b4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007b4c:	2302      	movs	r3, #2
  }
}
 8007b4e:	4618      	mov	r0, r3
 8007b50:	370c      	adds	r7, #12
 8007b52:	46bd      	mov	sp, r7
 8007b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b58:	4770      	bx	lr

08007b5a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007b5a:	b480      	push	{r7}
 8007b5c:	b085      	sub	sp, #20
 8007b5e:	af00      	add	r7, sp, #0
 8007b60:	6078      	str	r0, [r7, #4]
 8007b62:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b6a:	b2db      	uxtb	r3, r3
 8007b6c:	2b20      	cmp	r3, #32
 8007b6e:	d139      	bne.n	8007be4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007b76:	2b01      	cmp	r3, #1
 8007b78:	d101      	bne.n	8007b7e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007b7a:	2302      	movs	r3, #2
 8007b7c:	e033      	b.n	8007be6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2201      	movs	r2, #1
 8007b82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2224      	movs	r2, #36	@ 0x24
 8007b8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	681a      	ldr	r2, [r3, #0]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f022 0201 	bic.w	r2, r2, #1
 8007b9c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007bac:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	021b      	lsls	r3, r3, #8
 8007bb2:	68fa      	ldr	r2, [r7, #12]
 8007bb4:	4313      	orrs	r3, r2
 8007bb6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	68fa      	ldr	r2, [r7, #12]
 8007bbe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	681a      	ldr	r2, [r3, #0]
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f042 0201 	orr.w	r2, r2, #1
 8007bce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2220      	movs	r2, #32
 8007bd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007be0:	2300      	movs	r3, #0
 8007be2:	e000      	b.n	8007be6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007be4:	2302      	movs	r3, #2
  }
}
 8007be6:	4618      	mov	r0, r3
 8007be8:	3714      	adds	r7, #20
 8007bea:	46bd      	mov	sp, r7
 8007bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf0:	4770      	bx	lr

08007bf2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007bf2:	b580      	push	{r7, lr}
 8007bf4:	b084      	sub	sp, #16
 8007bf6:	af00      	add	r7, sp, #0
 8007bf8:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d101      	bne.n	8007c04 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007c00:	2301      	movs	r3, #1
 8007c02:	e0c0      	b.n	8007d86 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8007c0a:	b2db      	uxtb	r3, r3
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d106      	bne.n	8007c1e <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2200      	movs	r2, #0
 8007c14:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007c18:	6878      	ldr	r0, [r7, #4]
 8007c1a:	f008 f831 	bl	800fc80 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2203      	movs	r2, #3
 8007c22:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	f004 fa91 	bl	800c152 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007c30:	2300      	movs	r3, #0
 8007c32:	73fb      	strb	r3, [r7, #15]
 8007c34:	e03e      	b.n	8007cb4 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007c36:	7bfa      	ldrb	r2, [r7, #15]
 8007c38:	6879      	ldr	r1, [r7, #4]
 8007c3a:	4613      	mov	r3, r2
 8007c3c:	009b      	lsls	r3, r3, #2
 8007c3e:	4413      	add	r3, r2
 8007c40:	00db      	lsls	r3, r3, #3
 8007c42:	440b      	add	r3, r1
 8007c44:	3311      	adds	r3, #17
 8007c46:	2201      	movs	r2, #1
 8007c48:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007c4a:	7bfa      	ldrb	r2, [r7, #15]
 8007c4c:	6879      	ldr	r1, [r7, #4]
 8007c4e:	4613      	mov	r3, r2
 8007c50:	009b      	lsls	r3, r3, #2
 8007c52:	4413      	add	r3, r2
 8007c54:	00db      	lsls	r3, r3, #3
 8007c56:	440b      	add	r3, r1
 8007c58:	3310      	adds	r3, #16
 8007c5a:	7bfa      	ldrb	r2, [r7, #15]
 8007c5c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007c5e:	7bfa      	ldrb	r2, [r7, #15]
 8007c60:	6879      	ldr	r1, [r7, #4]
 8007c62:	4613      	mov	r3, r2
 8007c64:	009b      	lsls	r3, r3, #2
 8007c66:	4413      	add	r3, r2
 8007c68:	00db      	lsls	r3, r3, #3
 8007c6a:	440b      	add	r3, r1
 8007c6c:	3313      	adds	r3, #19
 8007c6e:	2200      	movs	r2, #0
 8007c70:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007c72:	7bfa      	ldrb	r2, [r7, #15]
 8007c74:	6879      	ldr	r1, [r7, #4]
 8007c76:	4613      	mov	r3, r2
 8007c78:	009b      	lsls	r3, r3, #2
 8007c7a:	4413      	add	r3, r2
 8007c7c:	00db      	lsls	r3, r3, #3
 8007c7e:	440b      	add	r3, r1
 8007c80:	3320      	adds	r3, #32
 8007c82:	2200      	movs	r2, #0
 8007c84:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007c86:	7bfa      	ldrb	r2, [r7, #15]
 8007c88:	6879      	ldr	r1, [r7, #4]
 8007c8a:	4613      	mov	r3, r2
 8007c8c:	009b      	lsls	r3, r3, #2
 8007c8e:	4413      	add	r3, r2
 8007c90:	00db      	lsls	r3, r3, #3
 8007c92:	440b      	add	r3, r1
 8007c94:	3324      	adds	r3, #36	@ 0x24
 8007c96:	2200      	movs	r2, #0
 8007c98:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007c9a:	7bfb      	ldrb	r3, [r7, #15]
 8007c9c:	6879      	ldr	r1, [r7, #4]
 8007c9e:	1c5a      	adds	r2, r3, #1
 8007ca0:	4613      	mov	r3, r2
 8007ca2:	009b      	lsls	r3, r3, #2
 8007ca4:	4413      	add	r3, r2
 8007ca6:	00db      	lsls	r3, r3, #3
 8007ca8:	440b      	add	r3, r1
 8007caa:	2200      	movs	r2, #0
 8007cac:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007cae:	7bfb      	ldrb	r3, [r7, #15]
 8007cb0:	3301      	adds	r3, #1
 8007cb2:	73fb      	strb	r3, [r7, #15]
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	791b      	ldrb	r3, [r3, #4]
 8007cb8:	7bfa      	ldrb	r2, [r7, #15]
 8007cba:	429a      	cmp	r2, r3
 8007cbc:	d3bb      	bcc.n	8007c36 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	73fb      	strb	r3, [r7, #15]
 8007cc2:	e044      	b.n	8007d4e <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007cc4:	7bfa      	ldrb	r2, [r7, #15]
 8007cc6:	6879      	ldr	r1, [r7, #4]
 8007cc8:	4613      	mov	r3, r2
 8007cca:	009b      	lsls	r3, r3, #2
 8007ccc:	4413      	add	r3, r2
 8007cce:	00db      	lsls	r3, r3, #3
 8007cd0:	440b      	add	r3, r1
 8007cd2:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007cda:	7bfa      	ldrb	r2, [r7, #15]
 8007cdc:	6879      	ldr	r1, [r7, #4]
 8007cde:	4613      	mov	r3, r2
 8007ce0:	009b      	lsls	r3, r3, #2
 8007ce2:	4413      	add	r3, r2
 8007ce4:	00db      	lsls	r3, r3, #3
 8007ce6:	440b      	add	r3, r1
 8007ce8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007cec:	7bfa      	ldrb	r2, [r7, #15]
 8007cee:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007cf0:	7bfa      	ldrb	r2, [r7, #15]
 8007cf2:	6879      	ldr	r1, [r7, #4]
 8007cf4:	4613      	mov	r3, r2
 8007cf6:	009b      	lsls	r3, r3, #2
 8007cf8:	4413      	add	r3, r2
 8007cfa:	00db      	lsls	r3, r3, #3
 8007cfc:	440b      	add	r3, r1
 8007cfe:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8007d02:	2200      	movs	r2, #0
 8007d04:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007d06:	7bfa      	ldrb	r2, [r7, #15]
 8007d08:	6879      	ldr	r1, [r7, #4]
 8007d0a:	4613      	mov	r3, r2
 8007d0c:	009b      	lsls	r3, r3, #2
 8007d0e:	4413      	add	r3, r2
 8007d10:	00db      	lsls	r3, r3, #3
 8007d12:	440b      	add	r3, r1
 8007d14:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8007d18:	2200      	movs	r2, #0
 8007d1a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007d1c:	7bfa      	ldrb	r2, [r7, #15]
 8007d1e:	6879      	ldr	r1, [r7, #4]
 8007d20:	4613      	mov	r3, r2
 8007d22:	009b      	lsls	r3, r3, #2
 8007d24:	4413      	add	r3, r2
 8007d26:	00db      	lsls	r3, r3, #3
 8007d28:	440b      	add	r3, r1
 8007d2a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007d2e:	2200      	movs	r2, #0
 8007d30:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007d32:	7bfa      	ldrb	r2, [r7, #15]
 8007d34:	6879      	ldr	r1, [r7, #4]
 8007d36:	4613      	mov	r3, r2
 8007d38:	009b      	lsls	r3, r3, #2
 8007d3a:	4413      	add	r3, r2
 8007d3c:	00db      	lsls	r3, r3, #3
 8007d3e:	440b      	add	r3, r1
 8007d40:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8007d44:	2200      	movs	r2, #0
 8007d46:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007d48:	7bfb      	ldrb	r3, [r7, #15]
 8007d4a:	3301      	adds	r3, #1
 8007d4c:	73fb      	strb	r3, [r7, #15]
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	791b      	ldrb	r3, [r3, #4]
 8007d52:	7bfa      	ldrb	r2, [r7, #15]
 8007d54:	429a      	cmp	r2, r3
 8007d56:	d3b5      	bcc.n	8007cc4 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6818      	ldr	r0, [r3, #0]
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	3304      	adds	r3, #4
 8007d60:	e893 0006 	ldmia.w	r3, {r1, r2}
 8007d64:	f004 fa10 	bl	800c188 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2201      	movs	r2, #1
 8007d72:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	7a9b      	ldrb	r3, [r3, #10]
 8007d7a:	2b01      	cmp	r3, #1
 8007d7c:	d102      	bne.n	8007d84 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007d7e:	6878      	ldr	r0, [r7, #4]
 8007d80:	f001 fc0e 	bl	80095a0 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8007d84:	2300      	movs	r3, #0
}
 8007d86:	4618      	mov	r0, r3
 8007d88:	3710      	adds	r7, #16
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bd80      	pop	{r7, pc}

08007d8e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007d8e:	b580      	push	{r7, lr}
 8007d90:	b082      	sub	sp, #8
 8007d92:	af00      	add	r7, sp, #0
 8007d94:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007d9c:	2b01      	cmp	r3, #1
 8007d9e:	d101      	bne.n	8007da4 <HAL_PCD_Start+0x16>
 8007da0:	2302      	movs	r3, #2
 8007da2:	e012      	b.n	8007dca <HAL_PCD_Start+0x3c>
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2201      	movs	r2, #1
 8007da8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	4618      	mov	r0, r3
 8007db2:	f004 f9b7 	bl	800c124 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	4618      	mov	r0, r3
 8007dbc:	f005 ff94 	bl	800dce8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007dc8:	2300      	movs	r3, #0
}
 8007dca:	4618      	mov	r0, r3
 8007dcc:	3708      	adds	r7, #8
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	bd80      	pop	{r7, pc}

08007dd2 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007dd2:	b580      	push	{r7, lr}
 8007dd4:	b084      	sub	sp, #16
 8007dd6:	af00      	add	r7, sp, #0
 8007dd8:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	4618      	mov	r0, r3
 8007de0:	f005 ff99 	bl	800dd16 <USB_ReadInterrupts>
 8007de4:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d003      	beq.n	8007df8 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8007df0:	6878      	ldr	r0, [r7, #4]
 8007df2:	f000 fb06 	bl	8008402 <PCD_EP_ISR_Handler>

    return;
 8007df6:	e110      	b.n	800801a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d013      	beq.n	8007e2a <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007e0a:	b29a      	uxth	r2, r3
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007e14:	b292      	uxth	r2, r2
 8007e16:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8007e1a:	6878      	ldr	r0, [r7, #4]
 8007e1c:	f007 ffc1 	bl	800fda2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8007e20:	2100      	movs	r1, #0
 8007e22:	6878      	ldr	r0, [r7, #4]
 8007e24:	f000 f8fc 	bl	8008020 <HAL_PCD_SetAddress>

    return;
 8007e28:	e0f7      	b.n	800801a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d00c      	beq.n	8007e4e <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007e3c:	b29a      	uxth	r2, r3
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007e46:	b292      	uxth	r2, r2
 8007e48:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007e4c:	e0e5      	b.n	800801a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d00c      	beq.n	8007e72 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007e60:	b29a      	uxth	r2, r3
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007e6a:	b292      	uxth	r2, r2
 8007e6c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007e70:	e0d3      	b.n	800801a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d034      	beq.n	8007ee6 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007e84:	b29a      	uxth	r2, r3
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	f022 0204 	bic.w	r2, r2, #4
 8007e8e:	b292      	uxth	r2, r2
 8007e90:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007e9c:	b29a      	uxth	r2, r3
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f022 0208 	bic.w	r2, r2, #8
 8007ea6:	b292      	uxth	r2, r2
 8007ea8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8007eb2:	2b01      	cmp	r3, #1
 8007eb4:	d107      	bne.n	8007ec6 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007ebe:	2100      	movs	r1, #0
 8007ec0:	6878      	ldr	r0, [r7, #4]
 8007ec2:	f008 f961 	bl	8010188 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8007ec6:	6878      	ldr	r0, [r7, #4]
 8007ec8:	f007 ffa4 	bl	800fe14 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007ed4:	b29a      	uxth	r2, r3
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007ede:	b292      	uxth	r2, r2
 8007ee0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007ee4:	e099      	b.n	800801a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d027      	beq.n	8007f40 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007ef8:	b29a      	uxth	r2, r3
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f042 0208 	orr.w	r2, r2, #8
 8007f02:	b292      	uxth	r2, r2
 8007f04:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007f10:	b29a      	uxth	r2, r3
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007f1a:	b292      	uxth	r2, r2
 8007f1c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007f28:	b29a      	uxth	r2, r3
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	f042 0204 	orr.w	r2, r2, #4
 8007f32:	b292      	uxth	r2, r2
 8007f34:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8007f38:	6878      	ldr	r0, [r7, #4]
 8007f3a:	f007 ff51 	bl	800fde0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8007f3e:	e06c      	b.n	800801a <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d040      	beq.n	8007fcc <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007f52:	b29a      	uxth	r2, r3
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007f5c:	b292      	uxth	r2, r2
 8007f5e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d12b      	bne.n	8007fc4 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007f74:	b29a      	uxth	r2, r3
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	f042 0204 	orr.w	r2, r2, #4
 8007f7e:	b292      	uxth	r2, r2
 8007f80:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007f8c:	b29a      	uxth	r2, r3
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f042 0208 	orr.w	r2, r2, #8
 8007f96:	b292      	uxth	r2, r2
 8007f98:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2201      	movs	r2, #1
 8007fa0:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8007fac:	b29b      	uxth	r3, r3
 8007fae:	089b      	lsrs	r3, r3, #2
 8007fb0:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8007fba:	2101      	movs	r1, #1
 8007fbc:	6878      	ldr	r0, [r7, #4]
 8007fbe:	f008 f8e3 	bl	8010188 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8007fc2:	e02a      	b.n	800801a <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8007fc4:	6878      	ldr	r0, [r7, #4]
 8007fc6:	f007 ff0b 	bl	800fde0 <HAL_PCD_SuspendCallback>
    return;
 8007fca:	e026      	b.n	800801a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d00f      	beq.n	8007ff6 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007fde:	b29a      	uxth	r2, r3
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8007fe8:	b292      	uxth	r2, r2
 8007fea:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8007fee:	6878      	ldr	r0, [r7, #4]
 8007ff0:	f007 fec9 	bl	800fd86 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8007ff4:	e011      	b.n	800801a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d00c      	beq.n	800801a <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008008:	b29a      	uxth	r2, r3
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008012:	b292      	uxth	r2, r2
 8008014:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8008018:	bf00      	nop
  }
}
 800801a:	3710      	adds	r7, #16
 800801c:	46bd      	mov	sp, r7
 800801e:	bd80      	pop	{r7, pc}

08008020 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b082      	sub	sp, #8
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
 8008028:	460b      	mov	r3, r1
 800802a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008032:	2b01      	cmp	r3, #1
 8008034:	d101      	bne.n	800803a <HAL_PCD_SetAddress+0x1a>
 8008036:	2302      	movs	r3, #2
 8008038:	e012      	b.n	8008060 <HAL_PCD_SetAddress+0x40>
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	2201      	movs	r2, #1
 800803e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	78fa      	ldrb	r2, [r7, #3]
 8008046:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	78fa      	ldrb	r2, [r7, #3]
 800804e:	4611      	mov	r1, r2
 8008050:	4618      	mov	r0, r3
 8008052:	f005 fe35 	bl	800dcc0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	2200      	movs	r2, #0
 800805a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800805e:	2300      	movs	r3, #0
}
 8008060:	4618      	mov	r0, r3
 8008062:	3708      	adds	r7, #8
 8008064:	46bd      	mov	sp, r7
 8008066:	bd80      	pop	{r7, pc}

08008068 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b084      	sub	sp, #16
 800806c:	af00      	add	r7, sp, #0
 800806e:	6078      	str	r0, [r7, #4]
 8008070:	4608      	mov	r0, r1
 8008072:	4611      	mov	r1, r2
 8008074:	461a      	mov	r2, r3
 8008076:	4603      	mov	r3, r0
 8008078:	70fb      	strb	r3, [r7, #3]
 800807a:	460b      	mov	r3, r1
 800807c:	803b      	strh	r3, [r7, #0]
 800807e:	4613      	mov	r3, r2
 8008080:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8008082:	2300      	movs	r3, #0
 8008084:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008086:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800808a:	2b00      	cmp	r3, #0
 800808c:	da0e      	bge.n	80080ac <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800808e:	78fb      	ldrb	r3, [r7, #3]
 8008090:	f003 0207 	and.w	r2, r3, #7
 8008094:	4613      	mov	r3, r2
 8008096:	009b      	lsls	r3, r3, #2
 8008098:	4413      	add	r3, r2
 800809a:	00db      	lsls	r3, r3, #3
 800809c:	3310      	adds	r3, #16
 800809e:	687a      	ldr	r2, [r7, #4]
 80080a0:	4413      	add	r3, r2
 80080a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	2201      	movs	r2, #1
 80080a8:	705a      	strb	r2, [r3, #1]
 80080aa:	e00e      	b.n	80080ca <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80080ac:	78fb      	ldrb	r3, [r7, #3]
 80080ae:	f003 0207 	and.w	r2, r3, #7
 80080b2:	4613      	mov	r3, r2
 80080b4:	009b      	lsls	r3, r3, #2
 80080b6:	4413      	add	r3, r2
 80080b8:	00db      	lsls	r3, r3, #3
 80080ba:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80080be:	687a      	ldr	r2, [r7, #4]
 80080c0:	4413      	add	r3, r2
 80080c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	2200      	movs	r2, #0
 80080c8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80080ca:	78fb      	ldrb	r3, [r7, #3]
 80080cc:	f003 0307 	and.w	r3, r3, #7
 80080d0:	b2da      	uxtb	r2, r3
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80080d6:	883b      	ldrh	r3, [r7, #0]
 80080d8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	78ba      	ldrb	r2, [r7, #2]
 80080e4:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80080e6:	78bb      	ldrb	r3, [r7, #2]
 80080e8:	2b02      	cmp	r3, #2
 80080ea:	d102      	bne.n	80080f2 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	2200      	movs	r2, #0
 80080f0:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80080f8:	2b01      	cmp	r3, #1
 80080fa:	d101      	bne.n	8008100 <HAL_PCD_EP_Open+0x98>
 80080fc:	2302      	movs	r3, #2
 80080fe:	e00e      	b.n	800811e <HAL_PCD_EP_Open+0xb6>
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2201      	movs	r2, #1
 8008104:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	68f9      	ldr	r1, [r7, #12]
 800810e:	4618      	mov	r0, r3
 8008110:	f004 f858 	bl	800c1c4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2200      	movs	r2, #0
 8008118:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800811c:	7afb      	ldrb	r3, [r7, #11]
}
 800811e:	4618      	mov	r0, r3
 8008120:	3710      	adds	r7, #16
 8008122:	46bd      	mov	sp, r7
 8008124:	bd80      	pop	{r7, pc}

08008126 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008126:	b580      	push	{r7, lr}
 8008128:	b084      	sub	sp, #16
 800812a:	af00      	add	r7, sp, #0
 800812c:	6078      	str	r0, [r7, #4]
 800812e:	460b      	mov	r3, r1
 8008130:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008132:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008136:	2b00      	cmp	r3, #0
 8008138:	da0e      	bge.n	8008158 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800813a:	78fb      	ldrb	r3, [r7, #3]
 800813c:	f003 0207 	and.w	r2, r3, #7
 8008140:	4613      	mov	r3, r2
 8008142:	009b      	lsls	r3, r3, #2
 8008144:	4413      	add	r3, r2
 8008146:	00db      	lsls	r3, r3, #3
 8008148:	3310      	adds	r3, #16
 800814a:	687a      	ldr	r2, [r7, #4]
 800814c:	4413      	add	r3, r2
 800814e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	2201      	movs	r2, #1
 8008154:	705a      	strb	r2, [r3, #1]
 8008156:	e00e      	b.n	8008176 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008158:	78fb      	ldrb	r3, [r7, #3]
 800815a:	f003 0207 	and.w	r2, r3, #7
 800815e:	4613      	mov	r3, r2
 8008160:	009b      	lsls	r3, r3, #2
 8008162:	4413      	add	r3, r2
 8008164:	00db      	lsls	r3, r3, #3
 8008166:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800816a:	687a      	ldr	r2, [r7, #4]
 800816c:	4413      	add	r3, r2
 800816e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	2200      	movs	r2, #0
 8008174:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8008176:	78fb      	ldrb	r3, [r7, #3]
 8008178:	f003 0307 	and.w	r3, r3, #7
 800817c:	b2da      	uxtb	r2, r3
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008188:	2b01      	cmp	r3, #1
 800818a:	d101      	bne.n	8008190 <HAL_PCD_EP_Close+0x6a>
 800818c:	2302      	movs	r3, #2
 800818e:	e00e      	b.n	80081ae <HAL_PCD_EP_Close+0x88>
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2201      	movs	r2, #1
 8008194:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	68f9      	ldr	r1, [r7, #12]
 800819e:	4618      	mov	r0, r3
 80081a0:	f004 fcf8 	bl	800cb94 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2200      	movs	r2, #0
 80081a8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 80081ac:	2300      	movs	r3, #0
}
 80081ae:	4618      	mov	r0, r3
 80081b0:	3710      	adds	r7, #16
 80081b2:	46bd      	mov	sp, r7
 80081b4:	bd80      	pop	{r7, pc}

080081b6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80081b6:	b580      	push	{r7, lr}
 80081b8:	b086      	sub	sp, #24
 80081ba:	af00      	add	r7, sp, #0
 80081bc:	60f8      	str	r0, [r7, #12]
 80081be:	607a      	str	r2, [r7, #4]
 80081c0:	603b      	str	r3, [r7, #0]
 80081c2:	460b      	mov	r3, r1
 80081c4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80081c6:	7afb      	ldrb	r3, [r7, #11]
 80081c8:	f003 0207 	and.w	r2, r3, #7
 80081cc:	4613      	mov	r3, r2
 80081ce:	009b      	lsls	r3, r3, #2
 80081d0:	4413      	add	r3, r2
 80081d2:	00db      	lsls	r3, r3, #3
 80081d4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80081d8:	68fa      	ldr	r2, [r7, #12]
 80081da:	4413      	add	r3, r2
 80081dc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80081de:	697b      	ldr	r3, [r7, #20]
 80081e0:	687a      	ldr	r2, [r7, #4]
 80081e2:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80081e4:	697b      	ldr	r3, [r7, #20]
 80081e6:	683a      	ldr	r2, [r7, #0]
 80081e8:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80081ea:	697b      	ldr	r3, [r7, #20]
 80081ec:	2200      	movs	r2, #0
 80081ee:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80081f0:	697b      	ldr	r3, [r7, #20]
 80081f2:	2200      	movs	r2, #0
 80081f4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80081f6:	7afb      	ldrb	r3, [r7, #11]
 80081f8:	f003 0307 	and.w	r3, r3, #7
 80081fc:	b2da      	uxtb	r2, r3
 80081fe:	697b      	ldr	r3, [r7, #20]
 8008200:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	6979      	ldr	r1, [r7, #20]
 8008208:	4618      	mov	r0, r3
 800820a:	f004 feb0 	bl	800cf6e <USB_EPStartXfer>

  return HAL_OK;
 800820e:	2300      	movs	r3, #0
}
 8008210:	4618      	mov	r0, r3
 8008212:	3718      	adds	r7, #24
 8008214:	46bd      	mov	sp, r7
 8008216:	bd80      	pop	{r7, pc}

08008218 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8008218:	b480      	push	{r7}
 800821a:	b083      	sub	sp, #12
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
 8008220:	460b      	mov	r3, r1
 8008222:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8008224:	78fb      	ldrb	r3, [r7, #3]
 8008226:	f003 0207 	and.w	r2, r3, #7
 800822a:	6879      	ldr	r1, [r7, #4]
 800822c:	4613      	mov	r3, r2
 800822e:	009b      	lsls	r3, r3, #2
 8008230:	4413      	add	r3, r2
 8008232:	00db      	lsls	r3, r3, #3
 8008234:	440b      	add	r3, r1
 8008236:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800823a:	681b      	ldr	r3, [r3, #0]
}
 800823c:	4618      	mov	r0, r3
 800823e:	370c      	adds	r7, #12
 8008240:	46bd      	mov	sp, r7
 8008242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008246:	4770      	bx	lr

08008248 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b086      	sub	sp, #24
 800824c:	af00      	add	r7, sp, #0
 800824e:	60f8      	str	r0, [r7, #12]
 8008250:	607a      	str	r2, [r7, #4]
 8008252:	603b      	str	r3, [r7, #0]
 8008254:	460b      	mov	r3, r1
 8008256:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008258:	7afb      	ldrb	r3, [r7, #11]
 800825a:	f003 0207 	and.w	r2, r3, #7
 800825e:	4613      	mov	r3, r2
 8008260:	009b      	lsls	r3, r3, #2
 8008262:	4413      	add	r3, r2
 8008264:	00db      	lsls	r3, r3, #3
 8008266:	3310      	adds	r3, #16
 8008268:	68fa      	ldr	r2, [r7, #12]
 800826a:	4413      	add	r3, r2
 800826c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800826e:	697b      	ldr	r3, [r7, #20]
 8008270:	687a      	ldr	r2, [r7, #4]
 8008272:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8008274:	697b      	ldr	r3, [r7, #20]
 8008276:	683a      	ldr	r2, [r7, #0]
 8008278:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800827a:	697b      	ldr	r3, [r7, #20]
 800827c:	2201      	movs	r2, #1
 800827e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8008282:	697b      	ldr	r3, [r7, #20]
 8008284:	683a      	ldr	r2, [r7, #0]
 8008286:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8008288:	697b      	ldr	r3, [r7, #20]
 800828a:	2200      	movs	r2, #0
 800828c:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800828e:	697b      	ldr	r3, [r7, #20]
 8008290:	2201      	movs	r2, #1
 8008292:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008294:	7afb      	ldrb	r3, [r7, #11]
 8008296:	f003 0307 	and.w	r3, r3, #7
 800829a:	b2da      	uxtb	r2, r3
 800829c:	697b      	ldr	r3, [r7, #20]
 800829e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	6979      	ldr	r1, [r7, #20]
 80082a6:	4618      	mov	r0, r3
 80082a8:	f004 fe61 	bl	800cf6e <USB_EPStartXfer>

  return HAL_OK;
 80082ac:	2300      	movs	r3, #0
}
 80082ae:	4618      	mov	r0, r3
 80082b0:	3718      	adds	r7, #24
 80082b2:	46bd      	mov	sp, r7
 80082b4:	bd80      	pop	{r7, pc}

080082b6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80082b6:	b580      	push	{r7, lr}
 80082b8:	b084      	sub	sp, #16
 80082ba:	af00      	add	r7, sp, #0
 80082bc:	6078      	str	r0, [r7, #4]
 80082be:	460b      	mov	r3, r1
 80082c0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80082c2:	78fb      	ldrb	r3, [r7, #3]
 80082c4:	f003 0307 	and.w	r3, r3, #7
 80082c8:	687a      	ldr	r2, [r7, #4]
 80082ca:	7912      	ldrb	r2, [r2, #4]
 80082cc:	4293      	cmp	r3, r2
 80082ce:	d901      	bls.n	80082d4 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80082d0:	2301      	movs	r3, #1
 80082d2:	e03e      	b.n	8008352 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80082d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	da0e      	bge.n	80082fa <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80082dc:	78fb      	ldrb	r3, [r7, #3]
 80082de:	f003 0207 	and.w	r2, r3, #7
 80082e2:	4613      	mov	r3, r2
 80082e4:	009b      	lsls	r3, r3, #2
 80082e6:	4413      	add	r3, r2
 80082e8:	00db      	lsls	r3, r3, #3
 80082ea:	3310      	adds	r3, #16
 80082ec:	687a      	ldr	r2, [r7, #4]
 80082ee:	4413      	add	r3, r2
 80082f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	2201      	movs	r2, #1
 80082f6:	705a      	strb	r2, [r3, #1]
 80082f8:	e00c      	b.n	8008314 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80082fa:	78fa      	ldrb	r2, [r7, #3]
 80082fc:	4613      	mov	r3, r2
 80082fe:	009b      	lsls	r3, r3, #2
 8008300:	4413      	add	r3, r2
 8008302:	00db      	lsls	r3, r3, #3
 8008304:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008308:	687a      	ldr	r2, [r7, #4]
 800830a:	4413      	add	r3, r2
 800830c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	2200      	movs	r2, #0
 8008312:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	2201      	movs	r2, #1
 8008318:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800831a:	78fb      	ldrb	r3, [r7, #3]
 800831c:	f003 0307 	and.w	r3, r3, #7
 8008320:	b2da      	uxtb	r2, r3
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800832c:	2b01      	cmp	r3, #1
 800832e:	d101      	bne.n	8008334 <HAL_PCD_EP_SetStall+0x7e>
 8008330:	2302      	movs	r3, #2
 8008332:	e00e      	b.n	8008352 <HAL_PCD_EP_SetStall+0x9c>
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2201      	movs	r2, #1
 8008338:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	68f9      	ldr	r1, [r7, #12]
 8008342:	4618      	mov	r0, r3
 8008344:	f005 fbc2 	bl	800dacc <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2200      	movs	r2, #0
 800834c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8008350:	2300      	movs	r3, #0
}
 8008352:	4618      	mov	r0, r3
 8008354:	3710      	adds	r7, #16
 8008356:	46bd      	mov	sp, r7
 8008358:	bd80      	pop	{r7, pc}

0800835a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800835a:	b580      	push	{r7, lr}
 800835c:	b084      	sub	sp, #16
 800835e:	af00      	add	r7, sp, #0
 8008360:	6078      	str	r0, [r7, #4]
 8008362:	460b      	mov	r3, r1
 8008364:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8008366:	78fb      	ldrb	r3, [r7, #3]
 8008368:	f003 030f 	and.w	r3, r3, #15
 800836c:	687a      	ldr	r2, [r7, #4]
 800836e:	7912      	ldrb	r2, [r2, #4]
 8008370:	4293      	cmp	r3, r2
 8008372:	d901      	bls.n	8008378 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8008374:	2301      	movs	r3, #1
 8008376:	e040      	b.n	80083fa <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008378:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800837c:	2b00      	cmp	r3, #0
 800837e:	da0e      	bge.n	800839e <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008380:	78fb      	ldrb	r3, [r7, #3]
 8008382:	f003 0207 	and.w	r2, r3, #7
 8008386:	4613      	mov	r3, r2
 8008388:	009b      	lsls	r3, r3, #2
 800838a:	4413      	add	r3, r2
 800838c:	00db      	lsls	r3, r3, #3
 800838e:	3310      	adds	r3, #16
 8008390:	687a      	ldr	r2, [r7, #4]
 8008392:	4413      	add	r3, r2
 8008394:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	2201      	movs	r2, #1
 800839a:	705a      	strb	r2, [r3, #1]
 800839c:	e00e      	b.n	80083bc <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800839e:	78fb      	ldrb	r3, [r7, #3]
 80083a0:	f003 0207 	and.w	r2, r3, #7
 80083a4:	4613      	mov	r3, r2
 80083a6:	009b      	lsls	r3, r3, #2
 80083a8:	4413      	add	r3, r2
 80083aa:	00db      	lsls	r3, r3, #3
 80083ac:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80083b0:	687a      	ldr	r2, [r7, #4]
 80083b2:	4413      	add	r3, r2
 80083b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	2200      	movs	r2, #0
 80083ba:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	2200      	movs	r2, #0
 80083c0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80083c2:	78fb      	ldrb	r3, [r7, #3]
 80083c4:	f003 0307 	and.w	r3, r3, #7
 80083c8:	b2da      	uxtb	r2, r3
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80083d4:	2b01      	cmp	r3, #1
 80083d6:	d101      	bne.n	80083dc <HAL_PCD_EP_ClrStall+0x82>
 80083d8:	2302      	movs	r3, #2
 80083da:	e00e      	b.n	80083fa <HAL_PCD_EP_ClrStall+0xa0>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	2201      	movs	r2, #1
 80083e0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	68f9      	ldr	r1, [r7, #12]
 80083ea:	4618      	mov	r0, r3
 80083ec:	f005 fbbf 	bl	800db6e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2200      	movs	r2, #0
 80083f4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80083f8:	2300      	movs	r3, #0
}
 80083fa:	4618      	mov	r0, r3
 80083fc:	3710      	adds	r7, #16
 80083fe:	46bd      	mov	sp, r7
 8008400:	bd80      	pop	{r7, pc}

08008402 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8008402:	b580      	push	{r7, lr}
 8008404:	b092      	sub	sp, #72	@ 0x48
 8008406:	af00      	add	r7, sp, #0
 8008408:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800840a:	e333      	b.n	8008a74 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008414:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8008416:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008418:	b2db      	uxtb	r3, r3
 800841a:	f003 030f 	and.w	r3, r3, #15
 800841e:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8008422:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008426:	2b00      	cmp	r3, #0
 8008428:	f040 8108 	bne.w	800863c <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800842c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800842e:	f003 0310 	and.w	r3, r3, #16
 8008432:	2b00      	cmp	r3, #0
 8008434:	d14c      	bne.n	80084d0 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	881b      	ldrh	r3, [r3, #0]
 800843c:	b29b      	uxth	r3, r3
 800843e:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8008442:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008446:	813b      	strh	r3, [r7, #8]
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681a      	ldr	r2, [r3, #0]
 800844c:	893b      	ldrh	r3, [r7, #8]
 800844e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008452:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008456:	b29b      	uxth	r3, r3
 8008458:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	3310      	adds	r3, #16
 800845e:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008468:	b29b      	uxth	r3, r3
 800846a:	461a      	mov	r2, r3
 800846c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800846e:	781b      	ldrb	r3, [r3, #0]
 8008470:	00db      	lsls	r3, r3, #3
 8008472:	4413      	add	r3, r2
 8008474:	687a      	ldr	r2, [r7, #4]
 8008476:	6812      	ldr	r2, [r2, #0]
 8008478:	4413      	add	r3, r2
 800847a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800847e:	881b      	ldrh	r3, [r3, #0]
 8008480:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008484:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008486:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8008488:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800848a:	695a      	ldr	r2, [r3, #20]
 800848c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800848e:	69db      	ldr	r3, [r3, #28]
 8008490:	441a      	add	r2, r3
 8008492:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008494:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8008496:	2100      	movs	r1, #0
 8008498:	6878      	ldr	r0, [r7, #4]
 800849a:	f007 fc5a 	bl	800fd52 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	7b1b      	ldrb	r3, [r3, #12]
 80084a2:	b2db      	uxtb	r3, r3
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	f000 82e5 	beq.w	8008a74 <PCD_EP_ISR_Handler+0x672>
 80084aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084ac:	699b      	ldr	r3, [r3, #24]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	f040 82e0 	bne.w	8008a74 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	7b1b      	ldrb	r3, [r3, #12]
 80084b8:	b2db      	uxtb	r3, r3
 80084ba:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80084be:	b2da      	uxtb	r2, r3
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2200      	movs	r2, #0
 80084cc:	731a      	strb	r2, [r3, #12]
 80084ce:	e2d1      	b.n	8008a74 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80084d6:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	881b      	ldrh	r3, [r3, #0]
 80084de:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80084e0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80084e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d032      	beq.n	8008550 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80084f2:	b29b      	uxth	r3, r3
 80084f4:	461a      	mov	r2, r3
 80084f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084f8:	781b      	ldrb	r3, [r3, #0]
 80084fa:	00db      	lsls	r3, r3, #3
 80084fc:	4413      	add	r3, r2
 80084fe:	687a      	ldr	r2, [r7, #4]
 8008500:	6812      	ldr	r2, [r2, #0]
 8008502:	4413      	add	r3, r2
 8008504:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008508:	881b      	ldrh	r3, [r3, #0]
 800850a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800850e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008510:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6818      	ldr	r0, [r3, #0]
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800851c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800851e:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8008520:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008522:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8008524:	b29b      	uxth	r3, r3
 8008526:	f005 fc49 	bl	800ddbc <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	881b      	ldrh	r3, [r3, #0]
 8008530:	b29a      	uxth	r2, r3
 8008532:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8008536:	4013      	ands	r3, r2
 8008538:	817b      	strh	r3, [r7, #10]
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	897a      	ldrh	r2, [r7, #10]
 8008540:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008544:	b292      	uxth	r2, r2
 8008546:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8008548:	6878      	ldr	r0, [r7, #4]
 800854a:	f007 fbd5 	bl	800fcf8 <HAL_PCD_SetupStageCallback>
 800854e:	e291      	b.n	8008a74 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8008550:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8008554:	2b00      	cmp	r3, #0
 8008556:	f280 828d 	bge.w	8008a74 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	881b      	ldrh	r3, [r3, #0]
 8008560:	b29a      	uxth	r2, r3
 8008562:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8008566:	4013      	ands	r3, r2
 8008568:	81fb      	strh	r3, [r7, #14]
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	89fa      	ldrh	r2, [r7, #14]
 8008570:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008574:	b292      	uxth	r2, r2
 8008576:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008580:	b29b      	uxth	r3, r3
 8008582:	461a      	mov	r2, r3
 8008584:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008586:	781b      	ldrb	r3, [r3, #0]
 8008588:	00db      	lsls	r3, r3, #3
 800858a:	4413      	add	r3, r2
 800858c:	687a      	ldr	r2, [r7, #4]
 800858e:	6812      	ldr	r2, [r2, #0]
 8008590:	4413      	add	r3, r2
 8008592:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008596:	881b      	ldrh	r3, [r3, #0]
 8008598:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800859c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800859e:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80085a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80085a2:	69db      	ldr	r3, [r3, #28]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d019      	beq.n	80085dc <PCD_EP_ISR_Handler+0x1da>
 80085a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80085aa:	695b      	ldr	r3, [r3, #20]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d015      	beq.n	80085dc <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	6818      	ldr	r0, [r3, #0]
 80085b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80085b6:	6959      	ldr	r1, [r3, #20]
 80085b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80085ba:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80085bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80085be:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80085c0:	b29b      	uxth	r3, r3
 80085c2:	f005 fbfb 	bl	800ddbc <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80085c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80085c8:	695a      	ldr	r2, [r3, #20]
 80085ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80085cc:	69db      	ldr	r3, [r3, #28]
 80085ce:	441a      	add	r2, r3
 80085d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80085d2:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80085d4:	2100      	movs	r1, #0
 80085d6:	6878      	ldr	r0, [r7, #4]
 80085d8:	f007 fba0 	bl	800fd1c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	881b      	ldrh	r3, [r3, #0]
 80085e2:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80085e4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80085e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	f040 8242 	bne.w	8008a74 <PCD_EP_ISR_Handler+0x672>
 80085f0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80085f2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80085f6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80085fa:	f000 823b 	beq.w	8008a74 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	881b      	ldrh	r3, [r3, #0]
 8008604:	b29b      	uxth	r3, r3
 8008606:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800860a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800860e:	81bb      	strh	r3, [r7, #12]
 8008610:	89bb      	ldrh	r3, [r7, #12]
 8008612:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008616:	81bb      	strh	r3, [r7, #12]
 8008618:	89bb      	ldrh	r3, [r7, #12]
 800861a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800861e:	81bb      	strh	r3, [r7, #12]
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681a      	ldr	r2, [r3, #0]
 8008624:	89bb      	ldrh	r3, [r7, #12]
 8008626:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800862a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800862e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008632:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008636:	b29b      	uxth	r3, r3
 8008638:	8013      	strh	r3, [r2, #0]
 800863a:	e21b      	b.n	8008a74 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	461a      	mov	r2, r3
 8008642:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008646:	009b      	lsls	r3, r3, #2
 8008648:	4413      	add	r3, r2
 800864a:	881b      	ldrh	r3, [r3, #0]
 800864c:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800864e:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8008652:	2b00      	cmp	r3, #0
 8008654:	f280 80f1 	bge.w	800883a <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	461a      	mov	r2, r3
 800865e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008662:	009b      	lsls	r3, r3, #2
 8008664:	4413      	add	r3, r2
 8008666:	881b      	ldrh	r3, [r3, #0]
 8008668:	b29a      	uxth	r2, r3
 800866a:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800866e:	4013      	ands	r3, r2
 8008670:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	461a      	mov	r2, r3
 8008678:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800867c:	009b      	lsls	r3, r3, #2
 800867e:	4413      	add	r3, r2
 8008680:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8008682:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008686:	b292      	uxth	r2, r2
 8008688:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800868a:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800868e:	4613      	mov	r3, r2
 8008690:	009b      	lsls	r3, r3, #2
 8008692:	4413      	add	r3, r2
 8008694:	00db      	lsls	r3, r3, #3
 8008696:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800869a:	687a      	ldr	r2, [r7, #4]
 800869c:	4413      	add	r3, r2
 800869e:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80086a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086a2:	7b1b      	ldrb	r3, [r3, #12]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d123      	bne.n	80086f0 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80086b0:	b29b      	uxth	r3, r3
 80086b2:	461a      	mov	r2, r3
 80086b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086b6:	781b      	ldrb	r3, [r3, #0]
 80086b8:	00db      	lsls	r3, r3, #3
 80086ba:	4413      	add	r3, r2
 80086bc:	687a      	ldr	r2, [r7, #4]
 80086be:	6812      	ldr	r2, [r2, #0]
 80086c0:	4413      	add	r3, r2
 80086c2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80086c6:	881b      	ldrh	r3, [r3, #0]
 80086c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80086cc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 80086d0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	f000 808b 	beq.w	80087f0 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	6818      	ldr	r0, [r3, #0]
 80086de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086e0:	6959      	ldr	r1, [r3, #20]
 80086e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086e4:	88da      	ldrh	r2, [r3, #6]
 80086e6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80086ea:	f005 fb67 	bl	800ddbc <USB_ReadPMA>
 80086ee:	e07f      	b.n	80087f0 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80086f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086f2:	78db      	ldrb	r3, [r3, #3]
 80086f4:	2b02      	cmp	r3, #2
 80086f6:	d109      	bne.n	800870c <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80086f8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80086fa:	461a      	mov	r2, r3
 80086fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80086fe:	6878      	ldr	r0, [r7, #4]
 8008700:	f000 f9c6 	bl	8008a90 <HAL_PCD_EP_DB_Receive>
 8008704:	4603      	mov	r3, r0
 8008706:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800870a:	e071      	b.n	80087f0 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	461a      	mov	r2, r3
 8008712:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008714:	781b      	ldrb	r3, [r3, #0]
 8008716:	009b      	lsls	r3, r3, #2
 8008718:	4413      	add	r3, r2
 800871a:	881b      	ldrh	r3, [r3, #0]
 800871c:	b29b      	uxth	r3, r3
 800871e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008722:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008726:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	461a      	mov	r2, r3
 800872e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008730:	781b      	ldrb	r3, [r3, #0]
 8008732:	009b      	lsls	r3, r3, #2
 8008734:	441a      	add	r2, r3
 8008736:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8008738:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800873c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008740:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008744:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008748:	b29b      	uxth	r3, r3
 800874a:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	461a      	mov	r2, r3
 8008752:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008754:	781b      	ldrb	r3, [r3, #0]
 8008756:	009b      	lsls	r3, r3, #2
 8008758:	4413      	add	r3, r2
 800875a:	881b      	ldrh	r3, [r3, #0]
 800875c:	b29b      	uxth	r3, r3
 800875e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008762:	2b00      	cmp	r3, #0
 8008764:	d022      	beq.n	80087ac <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800876e:	b29b      	uxth	r3, r3
 8008770:	461a      	mov	r2, r3
 8008772:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008774:	781b      	ldrb	r3, [r3, #0]
 8008776:	00db      	lsls	r3, r3, #3
 8008778:	4413      	add	r3, r2
 800877a:	687a      	ldr	r2, [r7, #4]
 800877c:	6812      	ldr	r2, [r2, #0]
 800877e:	4413      	add	r3, r2
 8008780:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008784:	881b      	ldrh	r3, [r3, #0]
 8008786:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800878a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800878e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008792:	2b00      	cmp	r3, #0
 8008794:	d02c      	beq.n	80087f0 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	6818      	ldr	r0, [r3, #0]
 800879a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800879c:	6959      	ldr	r1, [r3, #20]
 800879e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80087a0:	891a      	ldrh	r2, [r3, #8]
 80087a2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80087a6:	f005 fb09 	bl	800ddbc <USB_ReadPMA>
 80087aa:	e021      	b.n	80087f0 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80087b4:	b29b      	uxth	r3, r3
 80087b6:	461a      	mov	r2, r3
 80087b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80087ba:	781b      	ldrb	r3, [r3, #0]
 80087bc:	00db      	lsls	r3, r3, #3
 80087be:	4413      	add	r3, r2
 80087c0:	687a      	ldr	r2, [r7, #4]
 80087c2:	6812      	ldr	r2, [r2, #0]
 80087c4:	4413      	add	r3, r2
 80087c6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80087ca:	881b      	ldrh	r3, [r3, #0]
 80087cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80087d0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80087d4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d009      	beq.n	80087f0 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	6818      	ldr	r0, [r3, #0]
 80087e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80087e2:	6959      	ldr	r1, [r3, #20]
 80087e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80087e6:	895a      	ldrh	r2, [r3, #10]
 80087e8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80087ec:	f005 fae6 	bl	800ddbc <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80087f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80087f2:	69da      	ldr	r2, [r3, #28]
 80087f4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80087f8:	441a      	add	r2, r3
 80087fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80087fc:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80087fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008800:	695a      	ldr	r2, [r3, #20]
 8008802:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008806:	441a      	add	r2, r3
 8008808:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800880a:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800880c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800880e:	699b      	ldr	r3, [r3, #24]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d005      	beq.n	8008820 <PCD_EP_ISR_Handler+0x41e>
 8008814:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8008818:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800881a:	691b      	ldr	r3, [r3, #16]
 800881c:	429a      	cmp	r2, r3
 800881e:	d206      	bcs.n	800882e <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8008820:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008822:	781b      	ldrb	r3, [r3, #0]
 8008824:	4619      	mov	r1, r3
 8008826:	6878      	ldr	r0, [r7, #4]
 8008828:	f007 fa78 	bl	800fd1c <HAL_PCD_DataOutStageCallback>
 800882c:	e005      	b.n	800883a <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008834:	4618      	mov	r0, r3
 8008836:	f004 fb9a 	bl	800cf6e <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800883a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800883c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008840:	2b00      	cmp	r3, #0
 8008842:	f000 8117 	beq.w	8008a74 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8008846:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800884a:	4613      	mov	r3, r2
 800884c:	009b      	lsls	r3, r3, #2
 800884e:	4413      	add	r3, r2
 8008850:	00db      	lsls	r3, r3, #3
 8008852:	3310      	adds	r3, #16
 8008854:	687a      	ldr	r2, [r7, #4]
 8008856:	4413      	add	r3, r2
 8008858:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	461a      	mov	r2, r3
 8008860:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008864:	009b      	lsls	r3, r3, #2
 8008866:	4413      	add	r3, r2
 8008868:	881b      	ldrh	r3, [r3, #0]
 800886a:	b29b      	uxth	r3, r3
 800886c:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8008870:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008874:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	461a      	mov	r2, r3
 800887c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008880:	009b      	lsls	r3, r3, #2
 8008882:	441a      	add	r2, r3
 8008884:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008886:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800888a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800888e:	b29b      	uxth	r3, r3
 8008890:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8008892:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008894:	78db      	ldrb	r3, [r3, #3]
 8008896:	2b01      	cmp	r3, #1
 8008898:	f040 80a1 	bne.w	80089de <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800889c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800889e:	2200      	movs	r2, #0
 80088a0:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80088a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80088a4:	7b1b      	ldrb	r3, [r3, #12]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	f000 8092 	beq.w	80089d0 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80088ac:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80088ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d046      	beq.n	8008944 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80088b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80088b8:	785b      	ldrb	r3, [r3, #1]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d126      	bne.n	800890c <PCD_EP_ISR_Handler+0x50a>
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	617b      	str	r3, [r7, #20]
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80088cc:	b29b      	uxth	r3, r3
 80088ce:	461a      	mov	r2, r3
 80088d0:	697b      	ldr	r3, [r7, #20]
 80088d2:	4413      	add	r3, r2
 80088d4:	617b      	str	r3, [r7, #20]
 80088d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80088d8:	781b      	ldrb	r3, [r3, #0]
 80088da:	00da      	lsls	r2, r3, #3
 80088dc:	697b      	ldr	r3, [r7, #20]
 80088de:	4413      	add	r3, r2
 80088e0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80088e4:	613b      	str	r3, [r7, #16]
 80088e6:	693b      	ldr	r3, [r7, #16]
 80088e8:	881b      	ldrh	r3, [r3, #0]
 80088ea:	b29b      	uxth	r3, r3
 80088ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80088f0:	b29a      	uxth	r2, r3
 80088f2:	693b      	ldr	r3, [r7, #16]
 80088f4:	801a      	strh	r2, [r3, #0]
 80088f6:	693b      	ldr	r3, [r7, #16]
 80088f8:	881b      	ldrh	r3, [r3, #0]
 80088fa:	b29b      	uxth	r3, r3
 80088fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008900:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008904:	b29a      	uxth	r2, r3
 8008906:	693b      	ldr	r3, [r7, #16]
 8008908:	801a      	strh	r2, [r3, #0]
 800890a:	e061      	b.n	80089d0 <PCD_EP_ISR_Handler+0x5ce>
 800890c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800890e:	785b      	ldrb	r3, [r3, #1]
 8008910:	2b01      	cmp	r3, #1
 8008912:	d15d      	bne.n	80089d0 <PCD_EP_ISR_Handler+0x5ce>
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	61fb      	str	r3, [r7, #28]
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008922:	b29b      	uxth	r3, r3
 8008924:	461a      	mov	r2, r3
 8008926:	69fb      	ldr	r3, [r7, #28]
 8008928:	4413      	add	r3, r2
 800892a:	61fb      	str	r3, [r7, #28]
 800892c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800892e:	781b      	ldrb	r3, [r3, #0]
 8008930:	00da      	lsls	r2, r3, #3
 8008932:	69fb      	ldr	r3, [r7, #28]
 8008934:	4413      	add	r3, r2
 8008936:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800893a:	61bb      	str	r3, [r7, #24]
 800893c:	69bb      	ldr	r3, [r7, #24]
 800893e:	2200      	movs	r2, #0
 8008940:	801a      	strh	r2, [r3, #0]
 8008942:	e045      	b.n	80089d0 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800894a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800894c:	785b      	ldrb	r3, [r3, #1]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d126      	bne.n	80089a0 <PCD_EP_ISR_Handler+0x59e>
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	627b      	str	r3, [r7, #36]	@ 0x24
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008960:	b29b      	uxth	r3, r3
 8008962:	461a      	mov	r2, r3
 8008964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008966:	4413      	add	r3, r2
 8008968:	627b      	str	r3, [r7, #36]	@ 0x24
 800896a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800896c:	781b      	ldrb	r3, [r3, #0]
 800896e:	00da      	lsls	r2, r3, #3
 8008970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008972:	4413      	add	r3, r2
 8008974:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008978:	623b      	str	r3, [r7, #32]
 800897a:	6a3b      	ldr	r3, [r7, #32]
 800897c:	881b      	ldrh	r3, [r3, #0]
 800897e:	b29b      	uxth	r3, r3
 8008980:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008984:	b29a      	uxth	r2, r3
 8008986:	6a3b      	ldr	r3, [r7, #32]
 8008988:	801a      	strh	r2, [r3, #0]
 800898a:	6a3b      	ldr	r3, [r7, #32]
 800898c:	881b      	ldrh	r3, [r3, #0]
 800898e:	b29b      	uxth	r3, r3
 8008990:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008994:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008998:	b29a      	uxth	r2, r3
 800899a:	6a3b      	ldr	r3, [r7, #32]
 800899c:	801a      	strh	r2, [r3, #0]
 800899e:	e017      	b.n	80089d0 <PCD_EP_ISR_Handler+0x5ce>
 80089a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089a2:	785b      	ldrb	r3, [r3, #1]
 80089a4:	2b01      	cmp	r3, #1
 80089a6:	d113      	bne.n	80089d0 <PCD_EP_ISR_Handler+0x5ce>
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80089b0:	b29b      	uxth	r3, r3
 80089b2:	461a      	mov	r2, r3
 80089b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089b6:	4413      	add	r3, r2
 80089b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80089ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089bc:	781b      	ldrb	r3, [r3, #0]
 80089be:	00da      	lsls	r2, r3, #3
 80089c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089c2:	4413      	add	r3, r2
 80089c4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80089c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80089ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089cc:	2200      	movs	r2, #0
 80089ce:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80089d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089d2:	781b      	ldrb	r3, [r3, #0]
 80089d4:	4619      	mov	r1, r3
 80089d6:	6878      	ldr	r0, [r7, #4]
 80089d8:	f007 f9bb 	bl	800fd52 <HAL_PCD_DataInStageCallback>
 80089dc:	e04a      	b.n	8008a74 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80089de:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80089e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d13f      	bne.n	8008a68 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80089f0:	b29b      	uxth	r3, r3
 80089f2:	461a      	mov	r2, r3
 80089f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089f6:	781b      	ldrb	r3, [r3, #0]
 80089f8:	00db      	lsls	r3, r3, #3
 80089fa:	4413      	add	r3, r2
 80089fc:	687a      	ldr	r2, [r7, #4]
 80089fe:	6812      	ldr	r2, [r2, #0]
 8008a00:	4413      	add	r3, r2
 8008a02:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008a06:	881b      	ldrh	r3, [r3, #0]
 8008a08:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008a0c:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8008a0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a10:	699a      	ldr	r2, [r3, #24]
 8008a12:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008a14:	429a      	cmp	r2, r3
 8008a16:	d906      	bls.n	8008a26 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8008a18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a1a:	699a      	ldr	r2, [r3, #24]
 8008a1c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008a1e:	1ad2      	subs	r2, r2, r3
 8008a20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a22:	619a      	str	r2, [r3, #24]
 8008a24:	e002      	b.n	8008a2c <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8008a26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a28:	2200      	movs	r2, #0
 8008a2a:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8008a2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a2e:	699b      	ldr	r3, [r3, #24]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d106      	bne.n	8008a42 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008a34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a36:	781b      	ldrb	r3, [r3, #0]
 8008a38:	4619      	mov	r1, r3
 8008a3a:	6878      	ldr	r0, [r7, #4]
 8008a3c:	f007 f989 	bl	800fd52 <HAL_PCD_DataInStageCallback>
 8008a40:	e018      	b.n	8008a74 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8008a42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a44:	695a      	ldr	r2, [r3, #20]
 8008a46:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008a48:	441a      	add	r2, r3
 8008a4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a4c:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8008a4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a50:	69da      	ldr	r2, [r3, #28]
 8008a52:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008a54:	441a      	add	r2, r3
 8008a56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a58:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008a60:	4618      	mov	r0, r3
 8008a62:	f004 fa84 	bl	800cf6e <USB_EPStartXfer>
 8008a66:	e005      	b.n	8008a74 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8008a68:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008a6a:	461a      	mov	r2, r3
 8008a6c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	f000 f917 	bl	8008ca2 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008a7c:	b29b      	uxth	r3, r3
 8008a7e:	b21b      	sxth	r3, r3
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	f6ff acc3 	blt.w	800840c <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8008a86:	2300      	movs	r3, #0
}
 8008a88:	4618      	mov	r0, r3
 8008a8a:	3748      	adds	r7, #72	@ 0x48
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	bd80      	pop	{r7, pc}

08008a90 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b088      	sub	sp, #32
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	60f8      	str	r0, [r7, #12]
 8008a98:	60b9      	str	r1, [r7, #8]
 8008a9a:	4613      	mov	r3, r2
 8008a9c:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008a9e:	88fb      	ldrh	r3, [r7, #6]
 8008aa0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d07c      	beq.n	8008ba2 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ab0:	b29b      	uxth	r3, r3
 8008ab2:	461a      	mov	r2, r3
 8008ab4:	68bb      	ldr	r3, [r7, #8]
 8008ab6:	781b      	ldrb	r3, [r3, #0]
 8008ab8:	00db      	lsls	r3, r3, #3
 8008aba:	4413      	add	r3, r2
 8008abc:	68fa      	ldr	r2, [r7, #12]
 8008abe:	6812      	ldr	r2, [r2, #0]
 8008ac0:	4413      	add	r3, r2
 8008ac2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008ac6:	881b      	ldrh	r3, [r3, #0]
 8008ac8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008acc:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8008ace:	68bb      	ldr	r3, [r7, #8]
 8008ad0:	699a      	ldr	r2, [r3, #24]
 8008ad2:	8b7b      	ldrh	r3, [r7, #26]
 8008ad4:	429a      	cmp	r2, r3
 8008ad6:	d306      	bcc.n	8008ae6 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8008ad8:	68bb      	ldr	r3, [r7, #8]
 8008ada:	699a      	ldr	r2, [r3, #24]
 8008adc:	8b7b      	ldrh	r3, [r7, #26]
 8008ade:	1ad2      	subs	r2, r2, r3
 8008ae0:	68bb      	ldr	r3, [r7, #8]
 8008ae2:	619a      	str	r2, [r3, #24]
 8008ae4:	e002      	b.n	8008aec <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8008ae6:	68bb      	ldr	r3, [r7, #8]
 8008ae8:	2200      	movs	r2, #0
 8008aea:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8008aec:	68bb      	ldr	r3, [r7, #8]
 8008aee:	699b      	ldr	r3, [r3, #24]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d123      	bne.n	8008b3c <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	461a      	mov	r2, r3
 8008afa:	68bb      	ldr	r3, [r7, #8]
 8008afc:	781b      	ldrb	r3, [r3, #0]
 8008afe:	009b      	lsls	r3, r3, #2
 8008b00:	4413      	add	r3, r2
 8008b02:	881b      	ldrh	r3, [r3, #0]
 8008b04:	b29b      	uxth	r3, r3
 8008b06:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008b0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b0e:	833b      	strh	r3, [r7, #24]
 8008b10:	8b3b      	ldrh	r3, [r7, #24]
 8008b12:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008b16:	833b      	strh	r3, [r7, #24]
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	461a      	mov	r2, r3
 8008b1e:	68bb      	ldr	r3, [r7, #8]
 8008b20:	781b      	ldrb	r3, [r3, #0]
 8008b22:	009b      	lsls	r3, r3, #2
 8008b24:	441a      	add	r2, r3
 8008b26:	8b3b      	ldrh	r3, [r7, #24]
 8008b28:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008b2c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008b30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008b34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b38:	b29b      	uxth	r3, r3
 8008b3a:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008b3c:	88fb      	ldrh	r3, [r7, #6]
 8008b3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d01f      	beq.n	8008b86 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	461a      	mov	r2, r3
 8008b4c:	68bb      	ldr	r3, [r7, #8]
 8008b4e:	781b      	ldrb	r3, [r3, #0]
 8008b50:	009b      	lsls	r3, r3, #2
 8008b52:	4413      	add	r3, r2
 8008b54:	881b      	ldrh	r3, [r3, #0]
 8008b56:	b29b      	uxth	r3, r3
 8008b58:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b60:	82fb      	strh	r3, [r7, #22]
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	461a      	mov	r2, r3
 8008b68:	68bb      	ldr	r3, [r7, #8]
 8008b6a:	781b      	ldrb	r3, [r3, #0]
 8008b6c:	009b      	lsls	r3, r3, #2
 8008b6e:	441a      	add	r2, r3
 8008b70:	8afb      	ldrh	r3, [r7, #22]
 8008b72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008b76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008b7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008b7e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008b82:	b29b      	uxth	r3, r3
 8008b84:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8008b86:	8b7b      	ldrh	r3, [r7, #26]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	f000 8085 	beq.w	8008c98 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	6818      	ldr	r0, [r3, #0]
 8008b92:	68bb      	ldr	r3, [r7, #8]
 8008b94:	6959      	ldr	r1, [r3, #20]
 8008b96:	68bb      	ldr	r3, [r7, #8]
 8008b98:	891a      	ldrh	r2, [r3, #8]
 8008b9a:	8b7b      	ldrh	r3, [r7, #26]
 8008b9c:	f005 f90e 	bl	800ddbc <USB_ReadPMA>
 8008ba0:	e07a      	b.n	8008c98 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008baa:	b29b      	uxth	r3, r3
 8008bac:	461a      	mov	r2, r3
 8008bae:	68bb      	ldr	r3, [r7, #8]
 8008bb0:	781b      	ldrb	r3, [r3, #0]
 8008bb2:	00db      	lsls	r3, r3, #3
 8008bb4:	4413      	add	r3, r2
 8008bb6:	68fa      	ldr	r2, [r7, #12]
 8008bb8:	6812      	ldr	r2, [r2, #0]
 8008bba:	4413      	add	r3, r2
 8008bbc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008bc0:	881b      	ldrh	r3, [r3, #0]
 8008bc2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008bc6:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8008bc8:	68bb      	ldr	r3, [r7, #8]
 8008bca:	699a      	ldr	r2, [r3, #24]
 8008bcc:	8b7b      	ldrh	r3, [r7, #26]
 8008bce:	429a      	cmp	r2, r3
 8008bd0:	d306      	bcc.n	8008be0 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8008bd2:	68bb      	ldr	r3, [r7, #8]
 8008bd4:	699a      	ldr	r2, [r3, #24]
 8008bd6:	8b7b      	ldrh	r3, [r7, #26]
 8008bd8:	1ad2      	subs	r2, r2, r3
 8008bda:	68bb      	ldr	r3, [r7, #8]
 8008bdc:	619a      	str	r2, [r3, #24]
 8008bde:	e002      	b.n	8008be6 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8008be0:	68bb      	ldr	r3, [r7, #8]
 8008be2:	2200      	movs	r2, #0
 8008be4:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8008be6:	68bb      	ldr	r3, [r7, #8]
 8008be8:	699b      	ldr	r3, [r3, #24]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d123      	bne.n	8008c36 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	461a      	mov	r2, r3
 8008bf4:	68bb      	ldr	r3, [r7, #8]
 8008bf6:	781b      	ldrb	r3, [r3, #0]
 8008bf8:	009b      	lsls	r3, r3, #2
 8008bfa:	4413      	add	r3, r2
 8008bfc:	881b      	ldrh	r3, [r3, #0]
 8008bfe:	b29b      	uxth	r3, r3
 8008c00:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008c04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c08:	83fb      	strh	r3, [r7, #30]
 8008c0a:	8bfb      	ldrh	r3, [r7, #30]
 8008c0c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008c10:	83fb      	strh	r3, [r7, #30]
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	461a      	mov	r2, r3
 8008c18:	68bb      	ldr	r3, [r7, #8]
 8008c1a:	781b      	ldrb	r3, [r3, #0]
 8008c1c:	009b      	lsls	r3, r3, #2
 8008c1e:	441a      	add	r2, r3
 8008c20:	8bfb      	ldrh	r3, [r7, #30]
 8008c22:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c26:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c32:	b29b      	uxth	r3, r3
 8008c34:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8008c36:	88fb      	ldrh	r3, [r7, #6]
 8008c38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d11f      	bne.n	8008c80 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	461a      	mov	r2, r3
 8008c46:	68bb      	ldr	r3, [r7, #8]
 8008c48:	781b      	ldrb	r3, [r3, #0]
 8008c4a:	009b      	lsls	r3, r3, #2
 8008c4c:	4413      	add	r3, r2
 8008c4e:	881b      	ldrh	r3, [r3, #0]
 8008c50:	b29b      	uxth	r3, r3
 8008c52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008c56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c5a:	83bb      	strh	r3, [r7, #28]
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	461a      	mov	r2, r3
 8008c62:	68bb      	ldr	r3, [r7, #8]
 8008c64:	781b      	ldrb	r3, [r3, #0]
 8008c66:	009b      	lsls	r3, r3, #2
 8008c68:	441a      	add	r2, r3
 8008c6a:	8bbb      	ldrh	r3, [r7, #28]
 8008c6c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c70:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c78:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008c7c:	b29b      	uxth	r3, r3
 8008c7e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8008c80:	8b7b      	ldrh	r3, [r7, #26]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d008      	beq.n	8008c98 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	6818      	ldr	r0, [r3, #0]
 8008c8a:	68bb      	ldr	r3, [r7, #8]
 8008c8c:	6959      	ldr	r1, [r3, #20]
 8008c8e:	68bb      	ldr	r3, [r7, #8]
 8008c90:	895a      	ldrh	r2, [r3, #10]
 8008c92:	8b7b      	ldrh	r3, [r7, #26]
 8008c94:	f005 f892 	bl	800ddbc <USB_ReadPMA>
    }
  }

  return count;
 8008c98:	8b7b      	ldrh	r3, [r7, #26]
}
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	3720      	adds	r7, #32
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	bd80      	pop	{r7, pc}

08008ca2 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8008ca2:	b580      	push	{r7, lr}
 8008ca4:	b0a6      	sub	sp, #152	@ 0x98
 8008ca6:	af00      	add	r7, sp, #0
 8008ca8:	60f8      	str	r0, [r7, #12]
 8008caa:	60b9      	str	r1, [r7, #8]
 8008cac:	4613      	mov	r3, r2
 8008cae:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008cb0:	88fb      	ldrh	r3, [r7, #6]
 8008cb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	f000 81f7 	beq.w	80090aa <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008cc4:	b29b      	uxth	r3, r3
 8008cc6:	461a      	mov	r2, r3
 8008cc8:	68bb      	ldr	r3, [r7, #8]
 8008cca:	781b      	ldrb	r3, [r3, #0]
 8008ccc:	00db      	lsls	r3, r3, #3
 8008cce:	4413      	add	r3, r2
 8008cd0:	68fa      	ldr	r2, [r7, #12]
 8008cd2:	6812      	ldr	r2, [r2, #0]
 8008cd4:	4413      	add	r3, r2
 8008cd6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008cda:	881b      	ldrh	r3, [r3, #0]
 8008cdc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008ce0:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8008ce4:	68bb      	ldr	r3, [r7, #8]
 8008ce6:	699a      	ldr	r2, [r3, #24]
 8008ce8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008cec:	429a      	cmp	r2, r3
 8008cee:	d907      	bls.n	8008d00 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8008cf0:	68bb      	ldr	r3, [r7, #8]
 8008cf2:	699a      	ldr	r2, [r3, #24]
 8008cf4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008cf8:	1ad2      	subs	r2, r2, r3
 8008cfa:	68bb      	ldr	r3, [r7, #8]
 8008cfc:	619a      	str	r2, [r3, #24]
 8008cfe:	e002      	b.n	8008d06 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8008d00:	68bb      	ldr	r3, [r7, #8]
 8008d02:	2200      	movs	r2, #0
 8008d04:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8008d06:	68bb      	ldr	r3, [r7, #8]
 8008d08:	699b      	ldr	r3, [r3, #24]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	f040 80e1 	bne.w	8008ed2 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008d10:	68bb      	ldr	r3, [r7, #8]
 8008d12:	785b      	ldrb	r3, [r3, #1]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d126      	bne.n	8008d66 <HAL_PCD_EP_DB_Transmit+0xc4>
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	633b      	str	r3, [r7, #48]	@ 0x30
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008d26:	b29b      	uxth	r3, r3
 8008d28:	461a      	mov	r2, r3
 8008d2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d2c:	4413      	add	r3, r2
 8008d2e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008d30:	68bb      	ldr	r3, [r7, #8]
 8008d32:	781b      	ldrb	r3, [r3, #0]
 8008d34:	00da      	lsls	r2, r3, #3
 8008d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d38:	4413      	add	r3, r2
 8008d3a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008d3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008d40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d42:	881b      	ldrh	r3, [r3, #0]
 8008d44:	b29b      	uxth	r3, r3
 8008d46:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008d4a:	b29a      	uxth	r2, r3
 8008d4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d4e:	801a      	strh	r2, [r3, #0]
 8008d50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d52:	881b      	ldrh	r3, [r3, #0]
 8008d54:	b29b      	uxth	r3, r3
 8008d56:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008d5a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008d5e:	b29a      	uxth	r2, r3
 8008d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d62:	801a      	strh	r2, [r3, #0]
 8008d64:	e01a      	b.n	8008d9c <HAL_PCD_EP_DB_Transmit+0xfa>
 8008d66:	68bb      	ldr	r3, [r7, #8]
 8008d68:	785b      	ldrb	r3, [r3, #1]
 8008d6a:	2b01      	cmp	r3, #1
 8008d6c:	d116      	bne.n	8008d9c <HAL_PCD_EP_DB_Transmit+0xfa>
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008d7c:	b29b      	uxth	r3, r3
 8008d7e:	461a      	mov	r2, r3
 8008d80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d82:	4413      	add	r3, r2
 8008d84:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008d86:	68bb      	ldr	r3, [r7, #8]
 8008d88:	781b      	ldrb	r3, [r3, #0]
 8008d8a:	00da      	lsls	r2, r3, #3
 8008d8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d8e:	4413      	add	r3, r2
 8008d90:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008d94:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d98:	2200      	movs	r2, #0
 8008d9a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008da2:	68bb      	ldr	r3, [r7, #8]
 8008da4:	785b      	ldrb	r3, [r3, #1]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d126      	bne.n	8008df8 <HAL_PCD_EP_DB_Transmit+0x156>
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	623b      	str	r3, [r7, #32]
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008db8:	b29b      	uxth	r3, r3
 8008dba:	461a      	mov	r2, r3
 8008dbc:	6a3b      	ldr	r3, [r7, #32]
 8008dbe:	4413      	add	r3, r2
 8008dc0:	623b      	str	r3, [r7, #32]
 8008dc2:	68bb      	ldr	r3, [r7, #8]
 8008dc4:	781b      	ldrb	r3, [r3, #0]
 8008dc6:	00da      	lsls	r2, r3, #3
 8008dc8:	6a3b      	ldr	r3, [r7, #32]
 8008dca:	4413      	add	r3, r2
 8008dcc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008dd0:	61fb      	str	r3, [r7, #28]
 8008dd2:	69fb      	ldr	r3, [r7, #28]
 8008dd4:	881b      	ldrh	r3, [r3, #0]
 8008dd6:	b29b      	uxth	r3, r3
 8008dd8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008ddc:	b29a      	uxth	r2, r3
 8008dde:	69fb      	ldr	r3, [r7, #28]
 8008de0:	801a      	strh	r2, [r3, #0]
 8008de2:	69fb      	ldr	r3, [r7, #28]
 8008de4:	881b      	ldrh	r3, [r3, #0]
 8008de6:	b29b      	uxth	r3, r3
 8008de8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008dec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008df0:	b29a      	uxth	r2, r3
 8008df2:	69fb      	ldr	r3, [r7, #28]
 8008df4:	801a      	strh	r2, [r3, #0]
 8008df6:	e017      	b.n	8008e28 <HAL_PCD_EP_DB_Transmit+0x186>
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	785b      	ldrb	r3, [r3, #1]
 8008dfc:	2b01      	cmp	r3, #1
 8008dfe:	d113      	bne.n	8008e28 <HAL_PCD_EP_DB_Transmit+0x186>
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e08:	b29b      	uxth	r3, r3
 8008e0a:	461a      	mov	r2, r3
 8008e0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e0e:	4413      	add	r3, r2
 8008e10:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008e12:	68bb      	ldr	r3, [r7, #8]
 8008e14:	781b      	ldrb	r3, [r3, #0]
 8008e16:	00da      	lsls	r2, r3, #3
 8008e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e1a:	4413      	add	r3, r2
 8008e1c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008e20:	627b      	str	r3, [r7, #36]	@ 0x24
 8008e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e24:	2200      	movs	r2, #0
 8008e26:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8008e28:	68bb      	ldr	r3, [r7, #8]
 8008e2a:	78db      	ldrb	r3, [r3, #3]
 8008e2c:	2b02      	cmp	r3, #2
 8008e2e:	d123      	bne.n	8008e78 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	461a      	mov	r2, r3
 8008e36:	68bb      	ldr	r3, [r7, #8]
 8008e38:	781b      	ldrb	r3, [r3, #0]
 8008e3a:	009b      	lsls	r3, r3, #2
 8008e3c:	4413      	add	r3, r2
 8008e3e:	881b      	ldrh	r3, [r3, #0]
 8008e40:	b29b      	uxth	r3, r3
 8008e42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008e46:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008e4a:	837b      	strh	r3, [r7, #26]
 8008e4c:	8b7b      	ldrh	r3, [r7, #26]
 8008e4e:	f083 0320 	eor.w	r3, r3, #32
 8008e52:	837b      	strh	r3, [r7, #26]
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	461a      	mov	r2, r3
 8008e5a:	68bb      	ldr	r3, [r7, #8]
 8008e5c:	781b      	ldrb	r3, [r3, #0]
 8008e5e:	009b      	lsls	r3, r3, #2
 8008e60:	441a      	add	r2, r3
 8008e62:	8b7b      	ldrh	r3, [r7, #26]
 8008e64:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008e68:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008e6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008e70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e74:	b29b      	uxth	r3, r3
 8008e76:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	781b      	ldrb	r3, [r3, #0]
 8008e7c:	4619      	mov	r1, r3
 8008e7e:	68f8      	ldr	r0, [r7, #12]
 8008e80:	f006 ff67 	bl	800fd52 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008e84:	88fb      	ldrh	r3, [r7, #6]
 8008e86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d01f      	beq.n	8008ece <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	461a      	mov	r2, r3
 8008e94:	68bb      	ldr	r3, [r7, #8]
 8008e96:	781b      	ldrb	r3, [r3, #0]
 8008e98:	009b      	lsls	r3, r3, #2
 8008e9a:	4413      	add	r3, r2
 8008e9c:	881b      	ldrh	r3, [r3, #0]
 8008e9e:	b29b      	uxth	r3, r3
 8008ea0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008ea4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ea8:	833b      	strh	r3, [r7, #24]
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	461a      	mov	r2, r3
 8008eb0:	68bb      	ldr	r3, [r7, #8]
 8008eb2:	781b      	ldrb	r3, [r3, #0]
 8008eb4:	009b      	lsls	r3, r3, #2
 8008eb6:	441a      	add	r2, r3
 8008eb8:	8b3b      	ldrh	r3, [r7, #24]
 8008eba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008ebe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008ec2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008ec6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008eca:	b29b      	uxth	r3, r3
 8008ecc:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8008ece:	2300      	movs	r3, #0
 8008ed0:	e31f      	b.n	8009512 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008ed2:	88fb      	ldrh	r3, [r7, #6]
 8008ed4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d021      	beq.n	8008f20 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	461a      	mov	r2, r3
 8008ee2:	68bb      	ldr	r3, [r7, #8]
 8008ee4:	781b      	ldrb	r3, [r3, #0]
 8008ee6:	009b      	lsls	r3, r3, #2
 8008ee8:	4413      	add	r3, r2
 8008eea:	881b      	ldrh	r3, [r3, #0]
 8008eec:	b29b      	uxth	r3, r3
 8008eee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008ef2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ef6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	461a      	mov	r2, r3
 8008f00:	68bb      	ldr	r3, [r7, #8]
 8008f02:	781b      	ldrb	r3, [r3, #0]
 8008f04:	009b      	lsls	r3, r3, #2
 8008f06:	441a      	add	r2, r3
 8008f08:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008f0c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008f10:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008f14:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008f18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f1c:	b29b      	uxth	r3, r3
 8008f1e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8008f20:	68bb      	ldr	r3, [r7, #8]
 8008f22:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008f26:	2b01      	cmp	r3, #1
 8008f28:	f040 82ca 	bne.w	80094c0 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8008f2c:	68bb      	ldr	r3, [r7, #8]
 8008f2e:	695a      	ldr	r2, [r3, #20]
 8008f30:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008f34:	441a      	add	r2, r3
 8008f36:	68bb      	ldr	r3, [r7, #8]
 8008f38:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	69da      	ldr	r2, [r3, #28]
 8008f3e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008f42:	441a      	add	r2, r3
 8008f44:	68bb      	ldr	r3, [r7, #8]
 8008f46:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8008f48:	68bb      	ldr	r3, [r7, #8]
 8008f4a:	6a1a      	ldr	r2, [r3, #32]
 8008f4c:	68bb      	ldr	r3, [r7, #8]
 8008f4e:	691b      	ldr	r3, [r3, #16]
 8008f50:	429a      	cmp	r2, r3
 8008f52:	d309      	bcc.n	8008f68 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8008f54:	68bb      	ldr	r3, [r7, #8]
 8008f56:	691b      	ldr	r3, [r3, #16]
 8008f58:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8008f5a:	68bb      	ldr	r3, [r7, #8]
 8008f5c:	6a1a      	ldr	r2, [r3, #32]
 8008f5e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008f60:	1ad2      	subs	r2, r2, r3
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	621a      	str	r2, [r3, #32]
 8008f66:	e015      	b.n	8008f94 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	6a1b      	ldr	r3, [r3, #32]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d107      	bne.n	8008f80 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8008f70:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008f74:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8008f76:	68bb      	ldr	r3, [r7, #8]
 8008f78:	2200      	movs	r2, #0
 8008f7a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8008f7e:	e009      	b.n	8008f94 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8008f80:	68bb      	ldr	r3, [r7, #8]
 8008f82:	2200      	movs	r2, #0
 8008f84:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8008f88:	68bb      	ldr	r3, [r7, #8]
 8008f8a:	6a1b      	ldr	r3, [r3, #32]
 8008f8c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8008f8e:	68bb      	ldr	r3, [r7, #8]
 8008f90:	2200      	movs	r2, #0
 8008f92:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8008f94:	68bb      	ldr	r3, [r7, #8]
 8008f96:	785b      	ldrb	r3, [r3, #1]
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d15f      	bne.n	800905c <HAL_PCD_EP_DB_Transmit+0x3ba>
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	643b      	str	r3, [r7, #64]	@ 0x40
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008faa:	b29b      	uxth	r3, r3
 8008fac:	461a      	mov	r2, r3
 8008fae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008fb0:	4413      	add	r3, r2
 8008fb2:	643b      	str	r3, [r7, #64]	@ 0x40
 8008fb4:	68bb      	ldr	r3, [r7, #8]
 8008fb6:	781b      	ldrb	r3, [r3, #0]
 8008fb8:	00da      	lsls	r2, r3, #3
 8008fba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008fbc:	4413      	add	r3, r2
 8008fbe:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008fc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008fc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008fc6:	881b      	ldrh	r3, [r3, #0]
 8008fc8:	b29b      	uxth	r3, r3
 8008fca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008fce:	b29a      	uxth	r2, r3
 8008fd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008fd2:	801a      	strh	r2, [r3, #0]
 8008fd4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d10a      	bne.n	8008ff0 <HAL_PCD_EP_DB_Transmit+0x34e>
 8008fda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008fdc:	881b      	ldrh	r3, [r3, #0]
 8008fde:	b29b      	uxth	r3, r3
 8008fe0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008fe4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008fe8:	b29a      	uxth	r2, r3
 8008fea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008fec:	801a      	strh	r2, [r3, #0]
 8008fee:	e051      	b.n	8009094 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8008ff0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008ff2:	2b3e      	cmp	r3, #62	@ 0x3e
 8008ff4:	d816      	bhi.n	8009024 <HAL_PCD_EP_DB_Transmit+0x382>
 8008ff6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008ff8:	085b      	lsrs	r3, r3, #1
 8008ffa:	653b      	str	r3, [r7, #80]	@ 0x50
 8008ffc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008ffe:	f003 0301 	and.w	r3, r3, #1
 8009002:	2b00      	cmp	r3, #0
 8009004:	d002      	beq.n	800900c <HAL_PCD_EP_DB_Transmit+0x36a>
 8009006:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009008:	3301      	adds	r3, #1
 800900a:	653b      	str	r3, [r7, #80]	@ 0x50
 800900c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800900e:	881b      	ldrh	r3, [r3, #0]
 8009010:	b29a      	uxth	r2, r3
 8009012:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009014:	b29b      	uxth	r3, r3
 8009016:	029b      	lsls	r3, r3, #10
 8009018:	b29b      	uxth	r3, r3
 800901a:	4313      	orrs	r3, r2
 800901c:	b29a      	uxth	r2, r3
 800901e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009020:	801a      	strh	r2, [r3, #0]
 8009022:	e037      	b.n	8009094 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8009024:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009026:	095b      	lsrs	r3, r3, #5
 8009028:	653b      	str	r3, [r7, #80]	@ 0x50
 800902a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800902c:	f003 031f 	and.w	r3, r3, #31
 8009030:	2b00      	cmp	r3, #0
 8009032:	d102      	bne.n	800903a <HAL_PCD_EP_DB_Transmit+0x398>
 8009034:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009036:	3b01      	subs	r3, #1
 8009038:	653b      	str	r3, [r7, #80]	@ 0x50
 800903a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800903c:	881b      	ldrh	r3, [r3, #0]
 800903e:	b29a      	uxth	r2, r3
 8009040:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009042:	b29b      	uxth	r3, r3
 8009044:	029b      	lsls	r3, r3, #10
 8009046:	b29b      	uxth	r3, r3
 8009048:	4313      	orrs	r3, r2
 800904a:	b29b      	uxth	r3, r3
 800904c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009050:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009054:	b29a      	uxth	r2, r3
 8009056:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009058:	801a      	strh	r2, [r3, #0]
 800905a:	e01b      	b.n	8009094 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800905c:	68bb      	ldr	r3, [r7, #8]
 800905e:	785b      	ldrb	r3, [r3, #1]
 8009060:	2b01      	cmp	r3, #1
 8009062:	d117      	bne.n	8009094 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	64bb      	str	r3, [r7, #72]	@ 0x48
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009072:	b29b      	uxth	r3, r3
 8009074:	461a      	mov	r2, r3
 8009076:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009078:	4413      	add	r3, r2
 800907a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800907c:	68bb      	ldr	r3, [r7, #8]
 800907e:	781b      	ldrb	r3, [r3, #0]
 8009080:	00da      	lsls	r2, r3, #3
 8009082:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009084:	4413      	add	r3, r2
 8009086:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800908a:	647b      	str	r3, [r7, #68]	@ 0x44
 800908c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800908e:	b29a      	uxth	r2, r3
 8009090:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009092:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	6818      	ldr	r0, [r3, #0]
 8009098:	68bb      	ldr	r3, [r7, #8]
 800909a:	6959      	ldr	r1, [r3, #20]
 800909c:	68bb      	ldr	r3, [r7, #8]
 800909e:	891a      	ldrh	r2, [r3, #8]
 80090a0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80090a2:	b29b      	uxth	r3, r3
 80090a4:	f004 fe47 	bl	800dd36 <USB_WritePMA>
 80090a8:	e20a      	b.n	80094c0 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80090b2:	b29b      	uxth	r3, r3
 80090b4:	461a      	mov	r2, r3
 80090b6:	68bb      	ldr	r3, [r7, #8]
 80090b8:	781b      	ldrb	r3, [r3, #0]
 80090ba:	00db      	lsls	r3, r3, #3
 80090bc:	4413      	add	r3, r2
 80090be:	68fa      	ldr	r2, [r7, #12]
 80090c0:	6812      	ldr	r2, [r2, #0]
 80090c2:	4413      	add	r3, r2
 80090c4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80090c8:	881b      	ldrh	r3, [r3, #0]
 80090ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80090ce:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 80090d2:	68bb      	ldr	r3, [r7, #8]
 80090d4:	699a      	ldr	r2, [r3, #24]
 80090d6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80090da:	429a      	cmp	r2, r3
 80090dc:	d307      	bcc.n	80090ee <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 80090de:	68bb      	ldr	r3, [r7, #8]
 80090e0:	699a      	ldr	r2, [r3, #24]
 80090e2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80090e6:	1ad2      	subs	r2, r2, r3
 80090e8:	68bb      	ldr	r3, [r7, #8]
 80090ea:	619a      	str	r2, [r3, #24]
 80090ec:	e002      	b.n	80090f4 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 80090ee:	68bb      	ldr	r3, [r7, #8]
 80090f0:	2200      	movs	r2, #0
 80090f2:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80090f4:	68bb      	ldr	r3, [r7, #8]
 80090f6:	699b      	ldr	r3, [r3, #24]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	f040 80f6 	bne.w	80092ea <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80090fe:	68bb      	ldr	r3, [r7, #8]
 8009100:	785b      	ldrb	r3, [r3, #1]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d126      	bne.n	8009154 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	677b      	str	r3, [r7, #116]	@ 0x74
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009114:	b29b      	uxth	r3, r3
 8009116:	461a      	mov	r2, r3
 8009118:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800911a:	4413      	add	r3, r2
 800911c:	677b      	str	r3, [r7, #116]	@ 0x74
 800911e:	68bb      	ldr	r3, [r7, #8]
 8009120:	781b      	ldrb	r3, [r3, #0]
 8009122:	00da      	lsls	r2, r3, #3
 8009124:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009126:	4413      	add	r3, r2
 8009128:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800912c:	673b      	str	r3, [r7, #112]	@ 0x70
 800912e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009130:	881b      	ldrh	r3, [r3, #0]
 8009132:	b29b      	uxth	r3, r3
 8009134:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009138:	b29a      	uxth	r2, r3
 800913a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800913c:	801a      	strh	r2, [r3, #0]
 800913e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009140:	881b      	ldrh	r3, [r3, #0]
 8009142:	b29b      	uxth	r3, r3
 8009144:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009148:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800914c:	b29a      	uxth	r2, r3
 800914e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009150:	801a      	strh	r2, [r3, #0]
 8009152:	e01a      	b.n	800918a <HAL_PCD_EP_DB_Transmit+0x4e8>
 8009154:	68bb      	ldr	r3, [r7, #8]
 8009156:	785b      	ldrb	r3, [r3, #1]
 8009158:	2b01      	cmp	r3, #1
 800915a:	d116      	bne.n	800918a <HAL_PCD_EP_DB_Transmit+0x4e8>
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800916a:	b29b      	uxth	r3, r3
 800916c:	461a      	mov	r2, r3
 800916e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009170:	4413      	add	r3, r2
 8009172:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009174:	68bb      	ldr	r3, [r7, #8]
 8009176:	781b      	ldrb	r3, [r3, #0]
 8009178:	00da      	lsls	r2, r3, #3
 800917a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800917c:	4413      	add	r3, r2
 800917e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009182:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009184:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009186:	2200      	movs	r2, #0
 8009188:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009192:	68bb      	ldr	r3, [r7, #8]
 8009194:	785b      	ldrb	r3, [r3, #1]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d12f      	bne.n	80091fa <HAL_PCD_EP_DB_Transmit+0x558>
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80091aa:	b29b      	uxth	r3, r3
 80091ac:	461a      	mov	r2, r3
 80091ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80091b2:	4413      	add	r3, r2
 80091b4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80091b8:	68bb      	ldr	r3, [r7, #8]
 80091ba:	781b      	ldrb	r3, [r3, #0]
 80091bc:	00da      	lsls	r2, r3, #3
 80091be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80091c2:	4413      	add	r3, r2
 80091c4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80091c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80091cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80091d0:	881b      	ldrh	r3, [r3, #0]
 80091d2:	b29b      	uxth	r3, r3
 80091d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80091d8:	b29a      	uxth	r2, r3
 80091da:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80091de:	801a      	strh	r2, [r3, #0]
 80091e0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80091e4:	881b      	ldrh	r3, [r3, #0]
 80091e6:	b29b      	uxth	r3, r3
 80091e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80091ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80091f0:	b29a      	uxth	r2, r3
 80091f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80091f6:	801a      	strh	r2, [r3, #0]
 80091f8:	e01c      	b.n	8009234 <HAL_PCD_EP_DB_Transmit+0x592>
 80091fa:	68bb      	ldr	r3, [r7, #8]
 80091fc:	785b      	ldrb	r3, [r3, #1]
 80091fe:	2b01      	cmp	r3, #1
 8009200:	d118      	bne.n	8009234 <HAL_PCD_EP_DB_Transmit+0x592>
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800920a:	b29b      	uxth	r3, r3
 800920c:	461a      	mov	r2, r3
 800920e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009212:	4413      	add	r3, r2
 8009214:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009218:	68bb      	ldr	r3, [r7, #8]
 800921a:	781b      	ldrb	r3, [r3, #0]
 800921c:	00da      	lsls	r2, r3, #3
 800921e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009222:	4413      	add	r3, r2
 8009224:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009228:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800922c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009230:	2200      	movs	r2, #0
 8009232:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8009234:	68bb      	ldr	r3, [r7, #8]
 8009236:	78db      	ldrb	r3, [r3, #3]
 8009238:	2b02      	cmp	r3, #2
 800923a:	d127      	bne.n	800928c <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	461a      	mov	r2, r3
 8009242:	68bb      	ldr	r3, [r7, #8]
 8009244:	781b      	ldrb	r3, [r3, #0]
 8009246:	009b      	lsls	r3, r3, #2
 8009248:	4413      	add	r3, r2
 800924a:	881b      	ldrh	r3, [r3, #0]
 800924c:	b29b      	uxth	r3, r3
 800924e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009252:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009256:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800925a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800925e:	f083 0320 	eor.w	r3, r3, #32
 8009262:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	461a      	mov	r2, r3
 800926c:	68bb      	ldr	r3, [r7, #8]
 800926e:	781b      	ldrb	r3, [r3, #0]
 8009270:	009b      	lsls	r3, r3, #2
 8009272:	441a      	add	r2, r3
 8009274:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8009278:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800927c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009280:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009284:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009288:	b29b      	uxth	r3, r3
 800928a:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800928c:	68bb      	ldr	r3, [r7, #8]
 800928e:	781b      	ldrb	r3, [r3, #0]
 8009290:	4619      	mov	r1, r3
 8009292:	68f8      	ldr	r0, [r7, #12]
 8009294:	f006 fd5d 	bl	800fd52 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8009298:	88fb      	ldrh	r3, [r7, #6]
 800929a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d121      	bne.n	80092e6 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	461a      	mov	r2, r3
 80092a8:	68bb      	ldr	r3, [r7, #8]
 80092aa:	781b      	ldrb	r3, [r3, #0]
 80092ac:	009b      	lsls	r3, r3, #2
 80092ae:	4413      	add	r3, r2
 80092b0:	881b      	ldrh	r3, [r3, #0]
 80092b2:	b29b      	uxth	r3, r3
 80092b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80092b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80092bc:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	461a      	mov	r2, r3
 80092c6:	68bb      	ldr	r3, [r7, #8]
 80092c8:	781b      	ldrb	r3, [r3, #0]
 80092ca:	009b      	lsls	r3, r3, #2
 80092cc:	441a      	add	r2, r3
 80092ce:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80092d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80092d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80092da:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80092de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80092e2:	b29b      	uxth	r3, r3
 80092e4:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80092e6:	2300      	movs	r3, #0
 80092e8:	e113      	b.n	8009512 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80092ea:	88fb      	ldrh	r3, [r7, #6]
 80092ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d121      	bne.n	8009338 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	461a      	mov	r2, r3
 80092fa:	68bb      	ldr	r3, [r7, #8]
 80092fc:	781b      	ldrb	r3, [r3, #0]
 80092fe:	009b      	lsls	r3, r3, #2
 8009300:	4413      	add	r3, r2
 8009302:	881b      	ldrh	r3, [r3, #0]
 8009304:	b29b      	uxth	r3, r3
 8009306:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800930a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800930e:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	461a      	mov	r2, r3
 8009318:	68bb      	ldr	r3, [r7, #8]
 800931a:	781b      	ldrb	r3, [r3, #0]
 800931c:	009b      	lsls	r3, r3, #2
 800931e:	441a      	add	r2, r3
 8009320:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8009324:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009328:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800932c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009330:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009334:	b29b      	uxth	r3, r3
 8009336:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800933e:	2b01      	cmp	r3, #1
 8009340:	f040 80be 	bne.w	80094c0 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8009344:	68bb      	ldr	r3, [r7, #8]
 8009346:	695a      	ldr	r2, [r3, #20]
 8009348:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800934c:	441a      	add	r2, r3
 800934e:	68bb      	ldr	r3, [r7, #8]
 8009350:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8009352:	68bb      	ldr	r3, [r7, #8]
 8009354:	69da      	ldr	r2, [r3, #28]
 8009356:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800935a:	441a      	add	r2, r3
 800935c:	68bb      	ldr	r3, [r7, #8]
 800935e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8009360:	68bb      	ldr	r3, [r7, #8]
 8009362:	6a1a      	ldr	r2, [r3, #32]
 8009364:	68bb      	ldr	r3, [r7, #8]
 8009366:	691b      	ldr	r3, [r3, #16]
 8009368:	429a      	cmp	r2, r3
 800936a:	d309      	bcc.n	8009380 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800936c:	68bb      	ldr	r3, [r7, #8]
 800936e:	691b      	ldr	r3, [r3, #16]
 8009370:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8009372:	68bb      	ldr	r3, [r7, #8]
 8009374:	6a1a      	ldr	r2, [r3, #32]
 8009376:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009378:	1ad2      	subs	r2, r2, r3
 800937a:	68bb      	ldr	r3, [r7, #8]
 800937c:	621a      	str	r2, [r3, #32]
 800937e:	e015      	b.n	80093ac <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8009380:	68bb      	ldr	r3, [r7, #8]
 8009382:	6a1b      	ldr	r3, [r3, #32]
 8009384:	2b00      	cmp	r3, #0
 8009386:	d107      	bne.n	8009398 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8009388:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800938c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800938e:	68bb      	ldr	r3, [r7, #8]
 8009390:	2200      	movs	r2, #0
 8009392:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8009396:	e009      	b.n	80093ac <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8009398:	68bb      	ldr	r3, [r7, #8]
 800939a:	6a1b      	ldr	r3, [r3, #32]
 800939c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800939e:	68bb      	ldr	r3, [r7, #8]
 80093a0:	2200      	movs	r2, #0
 80093a2:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80093a4:	68bb      	ldr	r3, [r7, #8]
 80093a6:	2200      	movs	r2, #0
 80093a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80093b2:	68bb      	ldr	r3, [r7, #8]
 80093b4:	785b      	ldrb	r3, [r3, #1]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d15f      	bne.n	800947a <HAL_PCD_EP_DB_Transmit+0x7d8>
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	66bb      	str	r3, [r7, #104]	@ 0x68
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80093c8:	b29b      	uxth	r3, r3
 80093ca:	461a      	mov	r2, r3
 80093cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80093ce:	4413      	add	r3, r2
 80093d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80093d2:	68bb      	ldr	r3, [r7, #8]
 80093d4:	781b      	ldrb	r3, [r3, #0]
 80093d6:	00da      	lsls	r2, r3, #3
 80093d8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80093da:	4413      	add	r3, r2
 80093dc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80093e0:	667b      	str	r3, [r7, #100]	@ 0x64
 80093e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80093e4:	881b      	ldrh	r3, [r3, #0]
 80093e6:	b29b      	uxth	r3, r3
 80093e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80093ec:	b29a      	uxth	r2, r3
 80093ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80093f0:	801a      	strh	r2, [r3, #0]
 80093f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d10a      	bne.n	800940e <HAL_PCD_EP_DB_Transmit+0x76c>
 80093f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80093fa:	881b      	ldrh	r3, [r3, #0]
 80093fc:	b29b      	uxth	r3, r3
 80093fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009402:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009406:	b29a      	uxth	r2, r3
 8009408:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800940a:	801a      	strh	r2, [r3, #0]
 800940c:	e04e      	b.n	80094ac <HAL_PCD_EP_DB_Transmit+0x80a>
 800940e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009410:	2b3e      	cmp	r3, #62	@ 0x3e
 8009412:	d816      	bhi.n	8009442 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8009414:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009416:	085b      	lsrs	r3, r3, #1
 8009418:	663b      	str	r3, [r7, #96]	@ 0x60
 800941a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800941c:	f003 0301 	and.w	r3, r3, #1
 8009420:	2b00      	cmp	r3, #0
 8009422:	d002      	beq.n	800942a <HAL_PCD_EP_DB_Transmit+0x788>
 8009424:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009426:	3301      	adds	r3, #1
 8009428:	663b      	str	r3, [r7, #96]	@ 0x60
 800942a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800942c:	881b      	ldrh	r3, [r3, #0]
 800942e:	b29a      	uxth	r2, r3
 8009430:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009432:	b29b      	uxth	r3, r3
 8009434:	029b      	lsls	r3, r3, #10
 8009436:	b29b      	uxth	r3, r3
 8009438:	4313      	orrs	r3, r2
 800943a:	b29a      	uxth	r2, r3
 800943c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800943e:	801a      	strh	r2, [r3, #0]
 8009440:	e034      	b.n	80094ac <HAL_PCD_EP_DB_Transmit+0x80a>
 8009442:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009444:	095b      	lsrs	r3, r3, #5
 8009446:	663b      	str	r3, [r7, #96]	@ 0x60
 8009448:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800944a:	f003 031f 	and.w	r3, r3, #31
 800944e:	2b00      	cmp	r3, #0
 8009450:	d102      	bne.n	8009458 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8009452:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009454:	3b01      	subs	r3, #1
 8009456:	663b      	str	r3, [r7, #96]	@ 0x60
 8009458:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800945a:	881b      	ldrh	r3, [r3, #0]
 800945c:	b29a      	uxth	r2, r3
 800945e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009460:	b29b      	uxth	r3, r3
 8009462:	029b      	lsls	r3, r3, #10
 8009464:	b29b      	uxth	r3, r3
 8009466:	4313      	orrs	r3, r2
 8009468:	b29b      	uxth	r3, r3
 800946a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800946e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009472:	b29a      	uxth	r2, r3
 8009474:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009476:	801a      	strh	r2, [r3, #0]
 8009478:	e018      	b.n	80094ac <HAL_PCD_EP_DB_Transmit+0x80a>
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	785b      	ldrb	r3, [r3, #1]
 800947e:	2b01      	cmp	r3, #1
 8009480:	d114      	bne.n	80094ac <HAL_PCD_EP_DB_Transmit+0x80a>
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800948a:	b29b      	uxth	r3, r3
 800948c:	461a      	mov	r2, r3
 800948e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009490:	4413      	add	r3, r2
 8009492:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009494:	68bb      	ldr	r3, [r7, #8]
 8009496:	781b      	ldrb	r3, [r3, #0]
 8009498:	00da      	lsls	r2, r3, #3
 800949a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800949c:	4413      	add	r3, r2
 800949e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80094a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80094a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80094a6:	b29a      	uxth	r2, r3
 80094a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80094aa:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	6818      	ldr	r0, [r3, #0]
 80094b0:	68bb      	ldr	r3, [r7, #8]
 80094b2:	6959      	ldr	r1, [r3, #20]
 80094b4:	68bb      	ldr	r3, [r7, #8]
 80094b6:	895a      	ldrh	r2, [r3, #10]
 80094b8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80094ba:	b29b      	uxth	r3, r3
 80094bc:	f004 fc3b 	bl	800dd36 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	461a      	mov	r2, r3
 80094c6:	68bb      	ldr	r3, [r7, #8]
 80094c8:	781b      	ldrb	r3, [r3, #0]
 80094ca:	009b      	lsls	r3, r3, #2
 80094cc:	4413      	add	r3, r2
 80094ce:	881b      	ldrh	r3, [r3, #0]
 80094d0:	b29b      	uxth	r3, r3
 80094d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80094d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80094da:	82fb      	strh	r3, [r7, #22]
 80094dc:	8afb      	ldrh	r3, [r7, #22]
 80094de:	f083 0310 	eor.w	r3, r3, #16
 80094e2:	82fb      	strh	r3, [r7, #22]
 80094e4:	8afb      	ldrh	r3, [r7, #22]
 80094e6:	f083 0320 	eor.w	r3, r3, #32
 80094ea:	82fb      	strh	r3, [r7, #22]
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	461a      	mov	r2, r3
 80094f2:	68bb      	ldr	r3, [r7, #8]
 80094f4:	781b      	ldrb	r3, [r3, #0]
 80094f6:	009b      	lsls	r3, r3, #2
 80094f8:	441a      	add	r2, r3
 80094fa:	8afb      	ldrh	r3, [r7, #22]
 80094fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009500:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009504:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009508:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800950c:	b29b      	uxth	r3, r3
 800950e:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8009510:	2300      	movs	r3, #0
}
 8009512:	4618      	mov	r0, r3
 8009514:	3798      	adds	r7, #152	@ 0x98
 8009516:	46bd      	mov	sp, r7
 8009518:	bd80      	pop	{r7, pc}

0800951a <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800951a:	b480      	push	{r7}
 800951c:	b087      	sub	sp, #28
 800951e:	af00      	add	r7, sp, #0
 8009520:	60f8      	str	r0, [r7, #12]
 8009522:	607b      	str	r3, [r7, #4]
 8009524:	460b      	mov	r3, r1
 8009526:	817b      	strh	r3, [r7, #10]
 8009528:	4613      	mov	r3, r2
 800952a:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800952c:	897b      	ldrh	r3, [r7, #10]
 800952e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009532:	b29b      	uxth	r3, r3
 8009534:	2b00      	cmp	r3, #0
 8009536:	d00b      	beq.n	8009550 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009538:	897b      	ldrh	r3, [r7, #10]
 800953a:	f003 0207 	and.w	r2, r3, #7
 800953e:	4613      	mov	r3, r2
 8009540:	009b      	lsls	r3, r3, #2
 8009542:	4413      	add	r3, r2
 8009544:	00db      	lsls	r3, r3, #3
 8009546:	3310      	adds	r3, #16
 8009548:	68fa      	ldr	r2, [r7, #12]
 800954a:	4413      	add	r3, r2
 800954c:	617b      	str	r3, [r7, #20]
 800954e:	e009      	b.n	8009564 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8009550:	897a      	ldrh	r2, [r7, #10]
 8009552:	4613      	mov	r3, r2
 8009554:	009b      	lsls	r3, r3, #2
 8009556:	4413      	add	r3, r2
 8009558:	00db      	lsls	r3, r3, #3
 800955a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800955e:	68fa      	ldr	r2, [r7, #12]
 8009560:	4413      	add	r3, r2
 8009562:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8009564:	893b      	ldrh	r3, [r7, #8]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d107      	bne.n	800957a <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800956a:	697b      	ldr	r3, [r7, #20]
 800956c:	2200      	movs	r2, #0
 800956e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	b29a      	uxth	r2, r3
 8009574:	697b      	ldr	r3, [r7, #20]
 8009576:	80da      	strh	r2, [r3, #6]
 8009578:	e00b      	b.n	8009592 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800957a:	697b      	ldr	r3, [r7, #20]
 800957c:	2201      	movs	r2, #1
 800957e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	b29a      	uxth	r2, r3
 8009584:	697b      	ldr	r3, [r7, #20]
 8009586:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	0c1b      	lsrs	r3, r3, #16
 800958c:	b29a      	uxth	r2, r3
 800958e:	697b      	ldr	r3, [r7, #20]
 8009590:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8009592:	2300      	movs	r3, #0
}
 8009594:	4618      	mov	r0, r3
 8009596:	371c      	adds	r7, #28
 8009598:	46bd      	mov	sp, r7
 800959a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800959e:	4770      	bx	lr

080095a0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80095a0:	b480      	push	{r7}
 80095a2:	b085      	sub	sp, #20
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	2201      	movs	r2, #1
 80095b2:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	2200      	movs	r2, #0
 80095ba:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80095c4:	b29b      	uxth	r3, r3
 80095c6:	f043 0301 	orr.w	r3, r3, #1
 80095ca:	b29a      	uxth	r2, r3
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80095d8:	b29b      	uxth	r3, r3
 80095da:	f043 0302 	orr.w	r3, r3, #2
 80095de:	b29a      	uxth	r2, r3
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80095e6:	2300      	movs	r3, #0
}
 80095e8:	4618      	mov	r0, r3
 80095ea:	3714      	adds	r7, #20
 80095ec:	46bd      	mov	sp, r7
 80095ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f2:	4770      	bx	lr

080095f4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80095f4:	b480      	push	{r7}
 80095f6:	b085      	sub	sp, #20
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d141      	bne.n	8009686 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009602:	4b4b      	ldr	r3, [pc, #300]	@ (8009730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800960a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800960e:	d131      	bne.n	8009674 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009610:	4b47      	ldr	r3, [pc, #284]	@ (8009730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009612:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009616:	4a46      	ldr	r2, [pc, #280]	@ (8009730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009618:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800961c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009620:	4b43      	ldr	r3, [pc, #268]	@ (8009730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009628:	4a41      	ldr	r2, [pc, #260]	@ (8009730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800962a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800962e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009630:	4b40      	ldr	r3, [pc, #256]	@ (8009734 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	2232      	movs	r2, #50	@ 0x32
 8009636:	fb02 f303 	mul.w	r3, r2, r3
 800963a:	4a3f      	ldr	r2, [pc, #252]	@ (8009738 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800963c:	fba2 2303 	umull	r2, r3, r2, r3
 8009640:	0c9b      	lsrs	r3, r3, #18
 8009642:	3301      	adds	r3, #1
 8009644:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009646:	e002      	b.n	800964e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	3b01      	subs	r3, #1
 800964c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800964e:	4b38      	ldr	r3, [pc, #224]	@ (8009730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009650:	695b      	ldr	r3, [r3, #20]
 8009652:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009656:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800965a:	d102      	bne.n	8009662 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	2b00      	cmp	r3, #0
 8009660:	d1f2      	bne.n	8009648 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009662:	4b33      	ldr	r3, [pc, #204]	@ (8009730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009664:	695b      	ldr	r3, [r3, #20]
 8009666:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800966a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800966e:	d158      	bne.n	8009722 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009670:	2303      	movs	r3, #3
 8009672:	e057      	b.n	8009724 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009674:	4b2e      	ldr	r3, [pc, #184]	@ (8009730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009676:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800967a:	4a2d      	ldr	r2, [pc, #180]	@ (8009730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800967c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009680:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8009684:	e04d      	b.n	8009722 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800968c:	d141      	bne.n	8009712 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800968e:	4b28      	ldr	r3, [pc, #160]	@ (8009730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009696:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800969a:	d131      	bne.n	8009700 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800969c:	4b24      	ldr	r3, [pc, #144]	@ (8009730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800969e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80096a2:	4a23      	ldr	r2, [pc, #140]	@ (8009730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80096a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80096a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80096ac:	4b20      	ldr	r3, [pc, #128]	@ (8009730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80096b4:	4a1e      	ldr	r2, [pc, #120]	@ (8009730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80096b6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80096ba:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80096bc:	4b1d      	ldr	r3, [pc, #116]	@ (8009734 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	2232      	movs	r2, #50	@ 0x32
 80096c2:	fb02 f303 	mul.w	r3, r2, r3
 80096c6:	4a1c      	ldr	r2, [pc, #112]	@ (8009738 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80096c8:	fba2 2303 	umull	r2, r3, r2, r3
 80096cc:	0c9b      	lsrs	r3, r3, #18
 80096ce:	3301      	adds	r3, #1
 80096d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80096d2:	e002      	b.n	80096da <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	3b01      	subs	r3, #1
 80096d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80096da:	4b15      	ldr	r3, [pc, #84]	@ (8009730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80096dc:	695b      	ldr	r3, [r3, #20]
 80096de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80096e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80096e6:	d102      	bne.n	80096ee <HAL_PWREx_ControlVoltageScaling+0xfa>
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d1f2      	bne.n	80096d4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80096ee:	4b10      	ldr	r3, [pc, #64]	@ (8009730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80096f0:	695b      	ldr	r3, [r3, #20]
 80096f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80096f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80096fa:	d112      	bne.n	8009722 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80096fc:	2303      	movs	r3, #3
 80096fe:	e011      	b.n	8009724 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009700:	4b0b      	ldr	r3, [pc, #44]	@ (8009730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009702:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009706:	4a0a      	ldr	r2, [pc, #40]	@ (8009730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009708:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800970c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8009710:	e007      	b.n	8009722 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009712:	4b07      	ldr	r3, [pc, #28]	@ (8009730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800971a:	4a05      	ldr	r2, [pc, #20]	@ (8009730 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800971c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009720:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8009722:	2300      	movs	r3, #0
}
 8009724:	4618      	mov	r0, r3
 8009726:	3714      	adds	r7, #20
 8009728:	46bd      	mov	sp, r7
 800972a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800972e:	4770      	bx	lr
 8009730:	40007000 	.word	0x40007000
 8009734:	20000004 	.word	0x20000004
 8009738:	431bde83 	.word	0x431bde83

0800973c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800973c:	b480      	push	{r7}
 800973e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8009740:	4b05      	ldr	r3, [pc, #20]	@ (8009758 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8009742:	689b      	ldr	r3, [r3, #8]
 8009744:	4a04      	ldr	r2, [pc, #16]	@ (8009758 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8009746:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800974a:	6093      	str	r3, [r2, #8]
}
 800974c:	bf00      	nop
 800974e:	46bd      	mov	sp, r7
 8009750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009754:	4770      	bx	lr
 8009756:	bf00      	nop
 8009758:	40007000 	.word	0x40007000

0800975c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800975c:	b580      	push	{r7, lr}
 800975e:	b088      	sub	sp, #32
 8009760:	af00      	add	r7, sp, #0
 8009762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	2b00      	cmp	r3, #0
 8009768:	d101      	bne.n	800976e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800976a:	2301      	movs	r3, #1
 800976c:	e2fe      	b.n	8009d6c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	f003 0301 	and.w	r3, r3, #1
 8009776:	2b00      	cmp	r3, #0
 8009778:	d075      	beq.n	8009866 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800977a:	4b97      	ldr	r3, [pc, #604]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 800977c:	689b      	ldr	r3, [r3, #8]
 800977e:	f003 030c 	and.w	r3, r3, #12
 8009782:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009784:	4b94      	ldr	r3, [pc, #592]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 8009786:	68db      	ldr	r3, [r3, #12]
 8009788:	f003 0303 	and.w	r3, r3, #3
 800978c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800978e:	69bb      	ldr	r3, [r7, #24]
 8009790:	2b0c      	cmp	r3, #12
 8009792:	d102      	bne.n	800979a <HAL_RCC_OscConfig+0x3e>
 8009794:	697b      	ldr	r3, [r7, #20]
 8009796:	2b03      	cmp	r3, #3
 8009798:	d002      	beq.n	80097a0 <HAL_RCC_OscConfig+0x44>
 800979a:	69bb      	ldr	r3, [r7, #24]
 800979c:	2b08      	cmp	r3, #8
 800979e:	d10b      	bne.n	80097b8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80097a0:	4b8d      	ldr	r3, [pc, #564]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d05b      	beq.n	8009864 <HAL_RCC_OscConfig+0x108>
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	685b      	ldr	r3, [r3, #4]
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d157      	bne.n	8009864 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80097b4:	2301      	movs	r3, #1
 80097b6:	e2d9      	b.n	8009d6c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	685b      	ldr	r3, [r3, #4]
 80097bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80097c0:	d106      	bne.n	80097d0 <HAL_RCC_OscConfig+0x74>
 80097c2:	4b85      	ldr	r3, [pc, #532]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	4a84      	ldr	r2, [pc, #528]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 80097c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80097cc:	6013      	str	r3, [r2, #0]
 80097ce:	e01d      	b.n	800980c <HAL_RCC_OscConfig+0xb0>
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	685b      	ldr	r3, [r3, #4]
 80097d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80097d8:	d10c      	bne.n	80097f4 <HAL_RCC_OscConfig+0x98>
 80097da:	4b7f      	ldr	r3, [pc, #508]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	4a7e      	ldr	r2, [pc, #504]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 80097e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80097e4:	6013      	str	r3, [r2, #0]
 80097e6:	4b7c      	ldr	r3, [pc, #496]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	4a7b      	ldr	r2, [pc, #492]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 80097ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80097f0:	6013      	str	r3, [r2, #0]
 80097f2:	e00b      	b.n	800980c <HAL_RCC_OscConfig+0xb0>
 80097f4:	4b78      	ldr	r3, [pc, #480]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	4a77      	ldr	r2, [pc, #476]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 80097fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80097fe:	6013      	str	r3, [r2, #0]
 8009800:	4b75      	ldr	r3, [pc, #468]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	4a74      	ldr	r2, [pc, #464]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 8009806:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800980a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	685b      	ldr	r3, [r3, #4]
 8009810:	2b00      	cmp	r3, #0
 8009812:	d013      	beq.n	800983c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009814:	f7fa fdd6 	bl	80043c4 <HAL_GetTick>
 8009818:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800981a:	e008      	b.n	800982e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800981c:	f7fa fdd2 	bl	80043c4 <HAL_GetTick>
 8009820:	4602      	mov	r2, r0
 8009822:	693b      	ldr	r3, [r7, #16]
 8009824:	1ad3      	subs	r3, r2, r3
 8009826:	2b64      	cmp	r3, #100	@ 0x64
 8009828:	d901      	bls.n	800982e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800982a:	2303      	movs	r3, #3
 800982c:	e29e      	b.n	8009d6c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800982e:	4b6a      	ldr	r3, [pc, #424]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009836:	2b00      	cmp	r3, #0
 8009838:	d0f0      	beq.n	800981c <HAL_RCC_OscConfig+0xc0>
 800983a:	e014      	b.n	8009866 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800983c:	f7fa fdc2 	bl	80043c4 <HAL_GetTick>
 8009840:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009842:	e008      	b.n	8009856 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009844:	f7fa fdbe 	bl	80043c4 <HAL_GetTick>
 8009848:	4602      	mov	r2, r0
 800984a:	693b      	ldr	r3, [r7, #16]
 800984c:	1ad3      	subs	r3, r2, r3
 800984e:	2b64      	cmp	r3, #100	@ 0x64
 8009850:	d901      	bls.n	8009856 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009852:	2303      	movs	r3, #3
 8009854:	e28a      	b.n	8009d6c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009856:	4b60      	ldr	r3, [pc, #384]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800985e:	2b00      	cmp	r3, #0
 8009860:	d1f0      	bne.n	8009844 <HAL_RCC_OscConfig+0xe8>
 8009862:	e000      	b.n	8009866 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009864:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	f003 0302 	and.w	r3, r3, #2
 800986e:	2b00      	cmp	r3, #0
 8009870:	d075      	beq.n	800995e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009872:	4b59      	ldr	r3, [pc, #356]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 8009874:	689b      	ldr	r3, [r3, #8]
 8009876:	f003 030c 	and.w	r3, r3, #12
 800987a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800987c:	4b56      	ldr	r3, [pc, #344]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 800987e:	68db      	ldr	r3, [r3, #12]
 8009880:	f003 0303 	and.w	r3, r3, #3
 8009884:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8009886:	69bb      	ldr	r3, [r7, #24]
 8009888:	2b0c      	cmp	r3, #12
 800988a:	d102      	bne.n	8009892 <HAL_RCC_OscConfig+0x136>
 800988c:	697b      	ldr	r3, [r7, #20]
 800988e:	2b02      	cmp	r3, #2
 8009890:	d002      	beq.n	8009898 <HAL_RCC_OscConfig+0x13c>
 8009892:	69bb      	ldr	r3, [r7, #24]
 8009894:	2b04      	cmp	r3, #4
 8009896:	d11f      	bne.n	80098d8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009898:	4b4f      	ldr	r3, [pc, #316]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d005      	beq.n	80098b0 <HAL_RCC_OscConfig+0x154>
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	68db      	ldr	r3, [r3, #12]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d101      	bne.n	80098b0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80098ac:	2301      	movs	r3, #1
 80098ae:	e25d      	b.n	8009d6c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80098b0:	4b49      	ldr	r3, [pc, #292]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 80098b2:	685b      	ldr	r3, [r3, #4]
 80098b4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	691b      	ldr	r3, [r3, #16]
 80098bc:	061b      	lsls	r3, r3, #24
 80098be:	4946      	ldr	r1, [pc, #280]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 80098c0:	4313      	orrs	r3, r2
 80098c2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80098c4:	4b45      	ldr	r3, [pc, #276]	@ (80099dc <HAL_RCC_OscConfig+0x280>)
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	4618      	mov	r0, r3
 80098ca:	f7fa fd2f 	bl	800432c <HAL_InitTick>
 80098ce:	4603      	mov	r3, r0
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d043      	beq.n	800995c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80098d4:	2301      	movs	r3, #1
 80098d6:	e249      	b.n	8009d6c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	68db      	ldr	r3, [r3, #12]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d023      	beq.n	8009928 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80098e0:	4b3d      	ldr	r3, [pc, #244]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	4a3c      	ldr	r2, [pc, #240]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 80098e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80098ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80098ec:	f7fa fd6a 	bl	80043c4 <HAL_GetTick>
 80098f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80098f2:	e008      	b.n	8009906 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80098f4:	f7fa fd66 	bl	80043c4 <HAL_GetTick>
 80098f8:	4602      	mov	r2, r0
 80098fa:	693b      	ldr	r3, [r7, #16]
 80098fc:	1ad3      	subs	r3, r2, r3
 80098fe:	2b02      	cmp	r3, #2
 8009900:	d901      	bls.n	8009906 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8009902:	2303      	movs	r3, #3
 8009904:	e232      	b.n	8009d6c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009906:	4b34      	ldr	r3, [pc, #208]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800990e:	2b00      	cmp	r3, #0
 8009910:	d0f0      	beq.n	80098f4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009912:	4b31      	ldr	r3, [pc, #196]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 8009914:	685b      	ldr	r3, [r3, #4]
 8009916:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	691b      	ldr	r3, [r3, #16]
 800991e:	061b      	lsls	r3, r3, #24
 8009920:	492d      	ldr	r1, [pc, #180]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 8009922:	4313      	orrs	r3, r2
 8009924:	604b      	str	r3, [r1, #4]
 8009926:	e01a      	b.n	800995e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009928:	4b2b      	ldr	r3, [pc, #172]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	4a2a      	ldr	r2, [pc, #168]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 800992e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009932:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009934:	f7fa fd46 	bl	80043c4 <HAL_GetTick>
 8009938:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800993a:	e008      	b.n	800994e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800993c:	f7fa fd42 	bl	80043c4 <HAL_GetTick>
 8009940:	4602      	mov	r2, r0
 8009942:	693b      	ldr	r3, [r7, #16]
 8009944:	1ad3      	subs	r3, r2, r3
 8009946:	2b02      	cmp	r3, #2
 8009948:	d901      	bls.n	800994e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800994a:	2303      	movs	r3, #3
 800994c:	e20e      	b.n	8009d6c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800994e:	4b22      	ldr	r3, [pc, #136]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009956:	2b00      	cmp	r3, #0
 8009958:	d1f0      	bne.n	800993c <HAL_RCC_OscConfig+0x1e0>
 800995a:	e000      	b.n	800995e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800995c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	f003 0308 	and.w	r3, r3, #8
 8009966:	2b00      	cmp	r3, #0
 8009968:	d041      	beq.n	80099ee <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	695b      	ldr	r3, [r3, #20]
 800996e:	2b00      	cmp	r3, #0
 8009970:	d01c      	beq.n	80099ac <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009972:	4b19      	ldr	r3, [pc, #100]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 8009974:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009978:	4a17      	ldr	r2, [pc, #92]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 800997a:	f043 0301 	orr.w	r3, r3, #1
 800997e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009982:	f7fa fd1f 	bl	80043c4 <HAL_GetTick>
 8009986:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009988:	e008      	b.n	800999c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800998a:	f7fa fd1b 	bl	80043c4 <HAL_GetTick>
 800998e:	4602      	mov	r2, r0
 8009990:	693b      	ldr	r3, [r7, #16]
 8009992:	1ad3      	subs	r3, r2, r3
 8009994:	2b02      	cmp	r3, #2
 8009996:	d901      	bls.n	800999c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009998:	2303      	movs	r3, #3
 800999a:	e1e7      	b.n	8009d6c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800999c:	4b0e      	ldr	r3, [pc, #56]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 800999e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80099a2:	f003 0302 	and.w	r3, r3, #2
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d0ef      	beq.n	800998a <HAL_RCC_OscConfig+0x22e>
 80099aa:	e020      	b.n	80099ee <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80099ac:	4b0a      	ldr	r3, [pc, #40]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 80099ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80099b2:	4a09      	ldr	r2, [pc, #36]	@ (80099d8 <HAL_RCC_OscConfig+0x27c>)
 80099b4:	f023 0301 	bic.w	r3, r3, #1
 80099b8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80099bc:	f7fa fd02 	bl	80043c4 <HAL_GetTick>
 80099c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80099c2:	e00d      	b.n	80099e0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80099c4:	f7fa fcfe 	bl	80043c4 <HAL_GetTick>
 80099c8:	4602      	mov	r2, r0
 80099ca:	693b      	ldr	r3, [r7, #16]
 80099cc:	1ad3      	subs	r3, r2, r3
 80099ce:	2b02      	cmp	r3, #2
 80099d0:	d906      	bls.n	80099e0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80099d2:	2303      	movs	r3, #3
 80099d4:	e1ca      	b.n	8009d6c <HAL_RCC_OscConfig+0x610>
 80099d6:	bf00      	nop
 80099d8:	40021000 	.word	0x40021000
 80099dc:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80099e0:	4b8c      	ldr	r3, [pc, #560]	@ (8009c14 <HAL_RCC_OscConfig+0x4b8>)
 80099e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80099e6:	f003 0302 	and.w	r3, r3, #2
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d1ea      	bne.n	80099c4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	f003 0304 	and.w	r3, r3, #4
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	f000 80a6 	beq.w	8009b48 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80099fc:	2300      	movs	r3, #0
 80099fe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009a00:	4b84      	ldr	r3, [pc, #528]	@ (8009c14 <HAL_RCC_OscConfig+0x4b8>)
 8009a02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d101      	bne.n	8009a10 <HAL_RCC_OscConfig+0x2b4>
 8009a0c:	2301      	movs	r3, #1
 8009a0e:	e000      	b.n	8009a12 <HAL_RCC_OscConfig+0x2b6>
 8009a10:	2300      	movs	r3, #0
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d00d      	beq.n	8009a32 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009a16:	4b7f      	ldr	r3, [pc, #508]	@ (8009c14 <HAL_RCC_OscConfig+0x4b8>)
 8009a18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a1a:	4a7e      	ldr	r2, [pc, #504]	@ (8009c14 <HAL_RCC_OscConfig+0x4b8>)
 8009a1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009a20:	6593      	str	r3, [r2, #88]	@ 0x58
 8009a22:	4b7c      	ldr	r3, [pc, #496]	@ (8009c14 <HAL_RCC_OscConfig+0x4b8>)
 8009a24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009a2a:	60fb      	str	r3, [r7, #12]
 8009a2c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8009a2e:	2301      	movs	r3, #1
 8009a30:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009a32:	4b79      	ldr	r3, [pc, #484]	@ (8009c18 <HAL_RCC_OscConfig+0x4bc>)
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d118      	bne.n	8009a70 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009a3e:	4b76      	ldr	r3, [pc, #472]	@ (8009c18 <HAL_RCC_OscConfig+0x4bc>)
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	4a75      	ldr	r2, [pc, #468]	@ (8009c18 <HAL_RCC_OscConfig+0x4bc>)
 8009a44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009a48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009a4a:	f7fa fcbb 	bl	80043c4 <HAL_GetTick>
 8009a4e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009a50:	e008      	b.n	8009a64 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009a52:	f7fa fcb7 	bl	80043c4 <HAL_GetTick>
 8009a56:	4602      	mov	r2, r0
 8009a58:	693b      	ldr	r3, [r7, #16]
 8009a5a:	1ad3      	subs	r3, r2, r3
 8009a5c:	2b02      	cmp	r3, #2
 8009a5e:	d901      	bls.n	8009a64 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8009a60:	2303      	movs	r3, #3
 8009a62:	e183      	b.n	8009d6c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009a64:	4b6c      	ldr	r3, [pc, #432]	@ (8009c18 <HAL_RCC_OscConfig+0x4bc>)
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d0f0      	beq.n	8009a52 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	689b      	ldr	r3, [r3, #8]
 8009a74:	2b01      	cmp	r3, #1
 8009a76:	d108      	bne.n	8009a8a <HAL_RCC_OscConfig+0x32e>
 8009a78:	4b66      	ldr	r3, [pc, #408]	@ (8009c14 <HAL_RCC_OscConfig+0x4b8>)
 8009a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a7e:	4a65      	ldr	r2, [pc, #404]	@ (8009c14 <HAL_RCC_OscConfig+0x4b8>)
 8009a80:	f043 0301 	orr.w	r3, r3, #1
 8009a84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009a88:	e024      	b.n	8009ad4 <HAL_RCC_OscConfig+0x378>
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	689b      	ldr	r3, [r3, #8]
 8009a8e:	2b05      	cmp	r3, #5
 8009a90:	d110      	bne.n	8009ab4 <HAL_RCC_OscConfig+0x358>
 8009a92:	4b60      	ldr	r3, [pc, #384]	@ (8009c14 <HAL_RCC_OscConfig+0x4b8>)
 8009a94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a98:	4a5e      	ldr	r2, [pc, #376]	@ (8009c14 <HAL_RCC_OscConfig+0x4b8>)
 8009a9a:	f043 0304 	orr.w	r3, r3, #4
 8009a9e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009aa2:	4b5c      	ldr	r3, [pc, #368]	@ (8009c14 <HAL_RCC_OscConfig+0x4b8>)
 8009aa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009aa8:	4a5a      	ldr	r2, [pc, #360]	@ (8009c14 <HAL_RCC_OscConfig+0x4b8>)
 8009aaa:	f043 0301 	orr.w	r3, r3, #1
 8009aae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009ab2:	e00f      	b.n	8009ad4 <HAL_RCC_OscConfig+0x378>
 8009ab4:	4b57      	ldr	r3, [pc, #348]	@ (8009c14 <HAL_RCC_OscConfig+0x4b8>)
 8009ab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009aba:	4a56      	ldr	r2, [pc, #344]	@ (8009c14 <HAL_RCC_OscConfig+0x4b8>)
 8009abc:	f023 0301 	bic.w	r3, r3, #1
 8009ac0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009ac4:	4b53      	ldr	r3, [pc, #332]	@ (8009c14 <HAL_RCC_OscConfig+0x4b8>)
 8009ac6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009aca:	4a52      	ldr	r2, [pc, #328]	@ (8009c14 <HAL_RCC_OscConfig+0x4b8>)
 8009acc:	f023 0304 	bic.w	r3, r3, #4
 8009ad0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	689b      	ldr	r3, [r3, #8]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d016      	beq.n	8009b0a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009adc:	f7fa fc72 	bl	80043c4 <HAL_GetTick>
 8009ae0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009ae2:	e00a      	b.n	8009afa <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009ae4:	f7fa fc6e 	bl	80043c4 <HAL_GetTick>
 8009ae8:	4602      	mov	r2, r0
 8009aea:	693b      	ldr	r3, [r7, #16]
 8009aec:	1ad3      	subs	r3, r2, r3
 8009aee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009af2:	4293      	cmp	r3, r2
 8009af4:	d901      	bls.n	8009afa <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8009af6:	2303      	movs	r3, #3
 8009af8:	e138      	b.n	8009d6c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009afa:	4b46      	ldr	r3, [pc, #280]	@ (8009c14 <HAL_RCC_OscConfig+0x4b8>)
 8009afc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b00:	f003 0302 	and.w	r3, r3, #2
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d0ed      	beq.n	8009ae4 <HAL_RCC_OscConfig+0x388>
 8009b08:	e015      	b.n	8009b36 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009b0a:	f7fa fc5b 	bl	80043c4 <HAL_GetTick>
 8009b0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009b10:	e00a      	b.n	8009b28 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009b12:	f7fa fc57 	bl	80043c4 <HAL_GetTick>
 8009b16:	4602      	mov	r2, r0
 8009b18:	693b      	ldr	r3, [r7, #16]
 8009b1a:	1ad3      	subs	r3, r2, r3
 8009b1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009b20:	4293      	cmp	r3, r2
 8009b22:	d901      	bls.n	8009b28 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8009b24:	2303      	movs	r3, #3
 8009b26:	e121      	b.n	8009d6c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009b28:	4b3a      	ldr	r3, [pc, #232]	@ (8009c14 <HAL_RCC_OscConfig+0x4b8>)
 8009b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b2e:	f003 0302 	and.w	r3, r3, #2
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d1ed      	bne.n	8009b12 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009b36:	7ffb      	ldrb	r3, [r7, #31]
 8009b38:	2b01      	cmp	r3, #1
 8009b3a:	d105      	bne.n	8009b48 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009b3c:	4b35      	ldr	r3, [pc, #212]	@ (8009c14 <HAL_RCC_OscConfig+0x4b8>)
 8009b3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b40:	4a34      	ldr	r2, [pc, #208]	@ (8009c14 <HAL_RCC_OscConfig+0x4b8>)
 8009b42:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009b46:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	f003 0320 	and.w	r3, r3, #32
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d03c      	beq.n	8009bce <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	699b      	ldr	r3, [r3, #24]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d01c      	beq.n	8009b96 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009b5c:	4b2d      	ldr	r3, [pc, #180]	@ (8009c14 <HAL_RCC_OscConfig+0x4b8>)
 8009b5e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009b62:	4a2c      	ldr	r2, [pc, #176]	@ (8009c14 <HAL_RCC_OscConfig+0x4b8>)
 8009b64:	f043 0301 	orr.w	r3, r3, #1
 8009b68:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009b6c:	f7fa fc2a 	bl	80043c4 <HAL_GetTick>
 8009b70:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009b72:	e008      	b.n	8009b86 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009b74:	f7fa fc26 	bl	80043c4 <HAL_GetTick>
 8009b78:	4602      	mov	r2, r0
 8009b7a:	693b      	ldr	r3, [r7, #16]
 8009b7c:	1ad3      	subs	r3, r2, r3
 8009b7e:	2b02      	cmp	r3, #2
 8009b80:	d901      	bls.n	8009b86 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8009b82:	2303      	movs	r3, #3
 8009b84:	e0f2      	b.n	8009d6c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009b86:	4b23      	ldr	r3, [pc, #140]	@ (8009c14 <HAL_RCC_OscConfig+0x4b8>)
 8009b88:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009b8c:	f003 0302 	and.w	r3, r3, #2
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d0ef      	beq.n	8009b74 <HAL_RCC_OscConfig+0x418>
 8009b94:	e01b      	b.n	8009bce <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009b96:	4b1f      	ldr	r3, [pc, #124]	@ (8009c14 <HAL_RCC_OscConfig+0x4b8>)
 8009b98:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009b9c:	4a1d      	ldr	r2, [pc, #116]	@ (8009c14 <HAL_RCC_OscConfig+0x4b8>)
 8009b9e:	f023 0301 	bic.w	r3, r3, #1
 8009ba2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ba6:	f7fa fc0d 	bl	80043c4 <HAL_GetTick>
 8009baa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009bac:	e008      	b.n	8009bc0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009bae:	f7fa fc09 	bl	80043c4 <HAL_GetTick>
 8009bb2:	4602      	mov	r2, r0
 8009bb4:	693b      	ldr	r3, [r7, #16]
 8009bb6:	1ad3      	subs	r3, r2, r3
 8009bb8:	2b02      	cmp	r3, #2
 8009bba:	d901      	bls.n	8009bc0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8009bbc:	2303      	movs	r3, #3
 8009bbe:	e0d5      	b.n	8009d6c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009bc0:	4b14      	ldr	r3, [pc, #80]	@ (8009c14 <HAL_RCC_OscConfig+0x4b8>)
 8009bc2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009bc6:	f003 0302 	and.w	r3, r3, #2
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d1ef      	bne.n	8009bae <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	69db      	ldr	r3, [r3, #28]
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	f000 80c9 	beq.w	8009d6a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009bd8:	4b0e      	ldr	r3, [pc, #56]	@ (8009c14 <HAL_RCC_OscConfig+0x4b8>)
 8009bda:	689b      	ldr	r3, [r3, #8]
 8009bdc:	f003 030c 	and.w	r3, r3, #12
 8009be0:	2b0c      	cmp	r3, #12
 8009be2:	f000 8083 	beq.w	8009cec <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	69db      	ldr	r3, [r3, #28]
 8009bea:	2b02      	cmp	r3, #2
 8009bec:	d15e      	bne.n	8009cac <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009bee:	4b09      	ldr	r3, [pc, #36]	@ (8009c14 <HAL_RCC_OscConfig+0x4b8>)
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	4a08      	ldr	r2, [pc, #32]	@ (8009c14 <HAL_RCC_OscConfig+0x4b8>)
 8009bf4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009bf8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009bfa:	f7fa fbe3 	bl	80043c4 <HAL_GetTick>
 8009bfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009c00:	e00c      	b.n	8009c1c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009c02:	f7fa fbdf 	bl	80043c4 <HAL_GetTick>
 8009c06:	4602      	mov	r2, r0
 8009c08:	693b      	ldr	r3, [r7, #16]
 8009c0a:	1ad3      	subs	r3, r2, r3
 8009c0c:	2b02      	cmp	r3, #2
 8009c0e:	d905      	bls.n	8009c1c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8009c10:	2303      	movs	r3, #3
 8009c12:	e0ab      	b.n	8009d6c <HAL_RCC_OscConfig+0x610>
 8009c14:	40021000 	.word	0x40021000
 8009c18:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009c1c:	4b55      	ldr	r3, [pc, #340]	@ (8009d74 <HAL_RCC_OscConfig+0x618>)
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d1ec      	bne.n	8009c02 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009c28:	4b52      	ldr	r3, [pc, #328]	@ (8009d74 <HAL_RCC_OscConfig+0x618>)
 8009c2a:	68da      	ldr	r2, [r3, #12]
 8009c2c:	4b52      	ldr	r3, [pc, #328]	@ (8009d78 <HAL_RCC_OscConfig+0x61c>)
 8009c2e:	4013      	ands	r3, r2
 8009c30:	687a      	ldr	r2, [r7, #4]
 8009c32:	6a11      	ldr	r1, [r2, #32]
 8009c34:	687a      	ldr	r2, [r7, #4]
 8009c36:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009c38:	3a01      	subs	r2, #1
 8009c3a:	0112      	lsls	r2, r2, #4
 8009c3c:	4311      	orrs	r1, r2
 8009c3e:	687a      	ldr	r2, [r7, #4]
 8009c40:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8009c42:	0212      	lsls	r2, r2, #8
 8009c44:	4311      	orrs	r1, r2
 8009c46:	687a      	ldr	r2, [r7, #4]
 8009c48:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009c4a:	0852      	lsrs	r2, r2, #1
 8009c4c:	3a01      	subs	r2, #1
 8009c4e:	0552      	lsls	r2, r2, #21
 8009c50:	4311      	orrs	r1, r2
 8009c52:	687a      	ldr	r2, [r7, #4]
 8009c54:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009c56:	0852      	lsrs	r2, r2, #1
 8009c58:	3a01      	subs	r2, #1
 8009c5a:	0652      	lsls	r2, r2, #25
 8009c5c:	4311      	orrs	r1, r2
 8009c5e:	687a      	ldr	r2, [r7, #4]
 8009c60:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8009c62:	06d2      	lsls	r2, r2, #27
 8009c64:	430a      	orrs	r2, r1
 8009c66:	4943      	ldr	r1, [pc, #268]	@ (8009d74 <HAL_RCC_OscConfig+0x618>)
 8009c68:	4313      	orrs	r3, r2
 8009c6a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009c6c:	4b41      	ldr	r3, [pc, #260]	@ (8009d74 <HAL_RCC_OscConfig+0x618>)
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	4a40      	ldr	r2, [pc, #256]	@ (8009d74 <HAL_RCC_OscConfig+0x618>)
 8009c72:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009c76:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009c78:	4b3e      	ldr	r3, [pc, #248]	@ (8009d74 <HAL_RCC_OscConfig+0x618>)
 8009c7a:	68db      	ldr	r3, [r3, #12]
 8009c7c:	4a3d      	ldr	r2, [pc, #244]	@ (8009d74 <HAL_RCC_OscConfig+0x618>)
 8009c7e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009c82:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c84:	f7fa fb9e 	bl	80043c4 <HAL_GetTick>
 8009c88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009c8a:	e008      	b.n	8009c9e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009c8c:	f7fa fb9a 	bl	80043c4 <HAL_GetTick>
 8009c90:	4602      	mov	r2, r0
 8009c92:	693b      	ldr	r3, [r7, #16]
 8009c94:	1ad3      	subs	r3, r2, r3
 8009c96:	2b02      	cmp	r3, #2
 8009c98:	d901      	bls.n	8009c9e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8009c9a:	2303      	movs	r3, #3
 8009c9c:	e066      	b.n	8009d6c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009c9e:	4b35      	ldr	r3, [pc, #212]	@ (8009d74 <HAL_RCC_OscConfig+0x618>)
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d0f0      	beq.n	8009c8c <HAL_RCC_OscConfig+0x530>
 8009caa:	e05e      	b.n	8009d6a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009cac:	4b31      	ldr	r3, [pc, #196]	@ (8009d74 <HAL_RCC_OscConfig+0x618>)
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	4a30      	ldr	r2, [pc, #192]	@ (8009d74 <HAL_RCC_OscConfig+0x618>)
 8009cb2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009cb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009cb8:	f7fa fb84 	bl	80043c4 <HAL_GetTick>
 8009cbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009cbe:	e008      	b.n	8009cd2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009cc0:	f7fa fb80 	bl	80043c4 <HAL_GetTick>
 8009cc4:	4602      	mov	r2, r0
 8009cc6:	693b      	ldr	r3, [r7, #16]
 8009cc8:	1ad3      	subs	r3, r2, r3
 8009cca:	2b02      	cmp	r3, #2
 8009ccc:	d901      	bls.n	8009cd2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8009cce:	2303      	movs	r3, #3
 8009cd0:	e04c      	b.n	8009d6c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009cd2:	4b28      	ldr	r3, [pc, #160]	@ (8009d74 <HAL_RCC_OscConfig+0x618>)
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d1f0      	bne.n	8009cc0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8009cde:	4b25      	ldr	r3, [pc, #148]	@ (8009d74 <HAL_RCC_OscConfig+0x618>)
 8009ce0:	68da      	ldr	r2, [r3, #12]
 8009ce2:	4924      	ldr	r1, [pc, #144]	@ (8009d74 <HAL_RCC_OscConfig+0x618>)
 8009ce4:	4b25      	ldr	r3, [pc, #148]	@ (8009d7c <HAL_RCC_OscConfig+0x620>)
 8009ce6:	4013      	ands	r3, r2
 8009ce8:	60cb      	str	r3, [r1, #12]
 8009cea:	e03e      	b.n	8009d6a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	69db      	ldr	r3, [r3, #28]
 8009cf0:	2b01      	cmp	r3, #1
 8009cf2:	d101      	bne.n	8009cf8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8009cf4:	2301      	movs	r3, #1
 8009cf6:	e039      	b.n	8009d6c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8009cf8:	4b1e      	ldr	r3, [pc, #120]	@ (8009d74 <HAL_RCC_OscConfig+0x618>)
 8009cfa:	68db      	ldr	r3, [r3, #12]
 8009cfc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009cfe:	697b      	ldr	r3, [r7, #20]
 8009d00:	f003 0203 	and.w	r2, r3, #3
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	6a1b      	ldr	r3, [r3, #32]
 8009d08:	429a      	cmp	r2, r3
 8009d0a:	d12c      	bne.n	8009d66 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009d0c:	697b      	ldr	r3, [r7, #20]
 8009d0e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d16:	3b01      	subs	r3, #1
 8009d18:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009d1a:	429a      	cmp	r2, r3
 8009d1c:	d123      	bne.n	8009d66 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009d1e:	697b      	ldr	r3, [r7, #20]
 8009d20:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d28:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009d2a:	429a      	cmp	r2, r3
 8009d2c:	d11b      	bne.n	8009d66 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009d2e:	697b      	ldr	r3, [r7, #20]
 8009d30:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d38:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009d3a:	429a      	cmp	r2, r3
 8009d3c:	d113      	bne.n	8009d66 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009d3e:	697b      	ldr	r3, [r7, #20]
 8009d40:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d48:	085b      	lsrs	r3, r3, #1
 8009d4a:	3b01      	subs	r3, #1
 8009d4c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009d4e:	429a      	cmp	r2, r3
 8009d50:	d109      	bne.n	8009d66 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009d52:	697b      	ldr	r3, [r7, #20]
 8009d54:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d5c:	085b      	lsrs	r3, r3, #1
 8009d5e:	3b01      	subs	r3, #1
 8009d60:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009d62:	429a      	cmp	r2, r3
 8009d64:	d001      	beq.n	8009d6a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8009d66:	2301      	movs	r3, #1
 8009d68:	e000      	b.n	8009d6c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8009d6a:	2300      	movs	r3, #0
}
 8009d6c:	4618      	mov	r0, r3
 8009d6e:	3720      	adds	r7, #32
 8009d70:	46bd      	mov	sp, r7
 8009d72:	bd80      	pop	{r7, pc}
 8009d74:	40021000 	.word	0x40021000
 8009d78:	019f800c 	.word	0x019f800c
 8009d7c:	feeefffc 	.word	0xfeeefffc

08009d80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b086      	sub	sp, #24
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
 8009d88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d101      	bne.n	8009d98 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009d94:	2301      	movs	r3, #1
 8009d96:	e11e      	b.n	8009fd6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009d98:	4b91      	ldr	r3, [pc, #580]	@ (8009fe0 <HAL_RCC_ClockConfig+0x260>)
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	f003 030f 	and.w	r3, r3, #15
 8009da0:	683a      	ldr	r2, [r7, #0]
 8009da2:	429a      	cmp	r2, r3
 8009da4:	d910      	bls.n	8009dc8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009da6:	4b8e      	ldr	r3, [pc, #568]	@ (8009fe0 <HAL_RCC_ClockConfig+0x260>)
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	f023 020f 	bic.w	r2, r3, #15
 8009dae:	498c      	ldr	r1, [pc, #560]	@ (8009fe0 <HAL_RCC_ClockConfig+0x260>)
 8009db0:	683b      	ldr	r3, [r7, #0]
 8009db2:	4313      	orrs	r3, r2
 8009db4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009db6:	4b8a      	ldr	r3, [pc, #552]	@ (8009fe0 <HAL_RCC_ClockConfig+0x260>)
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	f003 030f 	and.w	r3, r3, #15
 8009dbe:	683a      	ldr	r2, [r7, #0]
 8009dc0:	429a      	cmp	r2, r3
 8009dc2:	d001      	beq.n	8009dc8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009dc4:	2301      	movs	r3, #1
 8009dc6:	e106      	b.n	8009fd6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	f003 0301 	and.w	r3, r3, #1
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d073      	beq.n	8009ebc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	685b      	ldr	r3, [r3, #4]
 8009dd8:	2b03      	cmp	r3, #3
 8009dda:	d129      	bne.n	8009e30 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009ddc:	4b81      	ldr	r3, [pc, #516]	@ (8009fe4 <HAL_RCC_ClockConfig+0x264>)
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d101      	bne.n	8009dec <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8009de8:	2301      	movs	r3, #1
 8009dea:	e0f4      	b.n	8009fd6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8009dec:	f000 f99e 	bl	800a12c <RCC_GetSysClockFreqFromPLLSource>
 8009df0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8009df2:	693b      	ldr	r3, [r7, #16]
 8009df4:	4a7c      	ldr	r2, [pc, #496]	@ (8009fe8 <HAL_RCC_ClockConfig+0x268>)
 8009df6:	4293      	cmp	r3, r2
 8009df8:	d93f      	bls.n	8009e7a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009dfa:	4b7a      	ldr	r3, [pc, #488]	@ (8009fe4 <HAL_RCC_ClockConfig+0x264>)
 8009dfc:	689b      	ldr	r3, [r3, #8]
 8009dfe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d009      	beq.n	8009e1a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d033      	beq.n	8009e7a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d12f      	bne.n	8009e7a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009e1a:	4b72      	ldr	r3, [pc, #456]	@ (8009fe4 <HAL_RCC_ClockConfig+0x264>)
 8009e1c:	689b      	ldr	r3, [r3, #8]
 8009e1e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009e22:	4a70      	ldr	r2, [pc, #448]	@ (8009fe4 <HAL_RCC_ClockConfig+0x264>)
 8009e24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e28:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8009e2a:	2380      	movs	r3, #128	@ 0x80
 8009e2c:	617b      	str	r3, [r7, #20]
 8009e2e:	e024      	b.n	8009e7a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	685b      	ldr	r3, [r3, #4]
 8009e34:	2b02      	cmp	r3, #2
 8009e36:	d107      	bne.n	8009e48 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009e38:	4b6a      	ldr	r3, [pc, #424]	@ (8009fe4 <HAL_RCC_ClockConfig+0x264>)
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d109      	bne.n	8009e58 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009e44:	2301      	movs	r3, #1
 8009e46:	e0c6      	b.n	8009fd6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009e48:	4b66      	ldr	r3, [pc, #408]	@ (8009fe4 <HAL_RCC_ClockConfig+0x264>)
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d101      	bne.n	8009e58 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009e54:	2301      	movs	r3, #1
 8009e56:	e0be      	b.n	8009fd6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8009e58:	f000 f8ce 	bl	8009ff8 <HAL_RCC_GetSysClockFreq>
 8009e5c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8009e5e:	693b      	ldr	r3, [r7, #16]
 8009e60:	4a61      	ldr	r2, [pc, #388]	@ (8009fe8 <HAL_RCC_ClockConfig+0x268>)
 8009e62:	4293      	cmp	r3, r2
 8009e64:	d909      	bls.n	8009e7a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009e66:	4b5f      	ldr	r3, [pc, #380]	@ (8009fe4 <HAL_RCC_ClockConfig+0x264>)
 8009e68:	689b      	ldr	r3, [r3, #8]
 8009e6a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009e6e:	4a5d      	ldr	r2, [pc, #372]	@ (8009fe4 <HAL_RCC_ClockConfig+0x264>)
 8009e70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e74:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8009e76:	2380      	movs	r3, #128	@ 0x80
 8009e78:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009e7a:	4b5a      	ldr	r3, [pc, #360]	@ (8009fe4 <HAL_RCC_ClockConfig+0x264>)
 8009e7c:	689b      	ldr	r3, [r3, #8]
 8009e7e:	f023 0203 	bic.w	r2, r3, #3
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	685b      	ldr	r3, [r3, #4]
 8009e86:	4957      	ldr	r1, [pc, #348]	@ (8009fe4 <HAL_RCC_ClockConfig+0x264>)
 8009e88:	4313      	orrs	r3, r2
 8009e8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009e8c:	f7fa fa9a 	bl	80043c4 <HAL_GetTick>
 8009e90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009e92:	e00a      	b.n	8009eaa <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009e94:	f7fa fa96 	bl	80043c4 <HAL_GetTick>
 8009e98:	4602      	mov	r2, r0
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	1ad3      	subs	r3, r2, r3
 8009e9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009ea2:	4293      	cmp	r3, r2
 8009ea4:	d901      	bls.n	8009eaa <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8009ea6:	2303      	movs	r3, #3
 8009ea8:	e095      	b.n	8009fd6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009eaa:	4b4e      	ldr	r3, [pc, #312]	@ (8009fe4 <HAL_RCC_ClockConfig+0x264>)
 8009eac:	689b      	ldr	r3, [r3, #8]
 8009eae:	f003 020c 	and.w	r2, r3, #12
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	685b      	ldr	r3, [r3, #4]
 8009eb6:	009b      	lsls	r3, r3, #2
 8009eb8:	429a      	cmp	r2, r3
 8009eba:	d1eb      	bne.n	8009e94 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	f003 0302 	and.w	r3, r3, #2
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d023      	beq.n	8009f10 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	f003 0304 	and.w	r3, r3, #4
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d005      	beq.n	8009ee0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009ed4:	4b43      	ldr	r3, [pc, #268]	@ (8009fe4 <HAL_RCC_ClockConfig+0x264>)
 8009ed6:	689b      	ldr	r3, [r3, #8]
 8009ed8:	4a42      	ldr	r2, [pc, #264]	@ (8009fe4 <HAL_RCC_ClockConfig+0x264>)
 8009eda:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009ede:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	f003 0308 	and.w	r3, r3, #8
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d007      	beq.n	8009efc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8009eec:	4b3d      	ldr	r3, [pc, #244]	@ (8009fe4 <HAL_RCC_ClockConfig+0x264>)
 8009eee:	689b      	ldr	r3, [r3, #8]
 8009ef0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009ef4:	4a3b      	ldr	r2, [pc, #236]	@ (8009fe4 <HAL_RCC_ClockConfig+0x264>)
 8009ef6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009efa:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009efc:	4b39      	ldr	r3, [pc, #228]	@ (8009fe4 <HAL_RCC_ClockConfig+0x264>)
 8009efe:	689b      	ldr	r3, [r3, #8]
 8009f00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	689b      	ldr	r3, [r3, #8]
 8009f08:	4936      	ldr	r1, [pc, #216]	@ (8009fe4 <HAL_RCC_ClockConfig+0x264>)
 8009f0a:	4313      	orrs	r3, r2
 8009f0c:	608b      	str	r3, [r1, #8]
 8009f0e:	e008      	b.n	8009f22 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8009f10:	697b      	ldr	r3, [r7, #20]
 8009f12:	2b80      	cmp	r3, #128	@ 0x80
 8009f14:	d105      	bne.n	8009f22 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8009f16:	4b33      	ldr	r3, [pc, #204]	@ (8009fe4 <HAL_RCC_ClockConfig+0x264>)
 8009f18:	689b      	ldr	r3, [r3, #8]
 8009f1a:	4a32      	ldr	r2, [pc, #200]	@ (8009fe4 <HAL_RCC_ClockConfig+0x264>)
 8009f1c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009f20:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009f22:	4b2f      	ldr	r3, [pc, #188]	@ (8009fe0 <HAL_RCC_ClockConfig+0x260>)
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	f003 030f 	and.w	r3, r3, #15
 8009f2a:	683a      	ldr	r2, [r7, #0]
 8009f2c:	429a      	cmp	r2, r3
 8009f2e:	d21d      	bcs.n	8009f6c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009f30:	4b2b      	ldr	r3, [pc, #172]	@ (8009fe0 <HAL_RCC_ClockConfig+0x260>)
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	f023 020f 	bic.w	r2, r3, #15
 8009f38:	4929      	ldr	r1, [pc, #164]	@ (8009fe0 <HAL_RCC_ClockConfig+0x260>)
 8009f3a:	683b      	ldr	r3, [r7, #0]
 8009f3c:	4313      	orrs	r3, r2
 8009f3e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009f40:	f7fa fa40 	bl	80043c4 <HAL_GetTick>
 8009f44:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009f46:	e00a      	b.n	8009f5e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009f48:	f7fa fa3c 	bl	80043c4 <HAL_GetTick>
 8009f4c:	4602      	mov	r2, r0
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	1ad3      	subs	r3, r2, r3
 8009f52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009f56:	4293      	cmp	r3, r2
 8009f58:	d901      	bls.n	8009f5e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8009f5a:	2303      	movs	r3, #3
 8009f5c:	e03b      	b.n	8009fd6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009f5e:	4b20      	ldr	r3, [pc, #128]	@ (8009fe0 <HAL_RCC_ClockConfig+0x260>)
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	f003 030f 	and.w	r3, r3, #15
 8009f66:	683a      	ldr	r2, [r7, #0]
 8009f68:	429a      	cmp	r2, r3
 8009f6a:	d1ed      	bne.n	8009f48 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	f003 0304 	and.w	r3, r3, #4
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d008      	beq.n	8009f8a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009f78:	4b1a      	ldr	r3, [pc, #104]	@ (8009fe4 <HAL_RCC_ClockConfig+0x264>)
 8009f7a:	689b      	ldr	r3, [r3, #8]
 8009f7c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	68db      	ldr	r3, [r3, #12]
 8009f84:	4917      	ldr	r1, [pc, #92]	@ (8009fe4 <HAL_RCC_ClockConfig+0x264>)
 8009f86:	4313      	orrs	r3, r2
 8009f88:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	f003 0308 	and.w	r3, r3, #8
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d009      	beq.n	8009faa <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009f96:	4b13      	ldr	r3, [pc, #76]	@ (8009fe4 <HAL_RCC_ClockConfig+0x264>)
 8009f98:	689b      	ldr	r3, [r3, #8]
 8009f9a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	691b      	ldr	r3, [r3, #16]
 8009fa2:	00db      	lsls	r3, r3, #3
 8009fa4:	490f      	ldr	r1, [pc, #60]	@ (8009fe4 <HAL_RCC_ClockConfig+0x264>)
 8009fa6:	4313      	orrs	r3, r2
 8009fa8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009faa:	f000 f825 	bl	8009ff8 <HAL_RCC_GetSysClockFreq>
 8009fae:	4602      	mov	r2, r0
 8009fb0:	4b0c      	ldr	r3, [pc, #48]	@ (8009fe4 <HAL_RCC_ClockConfig+0x264>)
 8009fb2:	689b      	ldr	r3, [r3, #8]
 8009fb4:	091b      	lsrs	r3, r3, #4
 8009fb6:	f003 030f 	and.w	r3, r3, #15
 8009fba:	490c      	ldr	r1, [pc, #48]	@ (8009fec <HAL_RCC_ClockConfig+0x26c>)
 8009fbc:	5ccb      	ldrb	r3, [r1, r3]
 8009fbe:	f003 031f 	and.w	r3, r3, #31
 8009fc2:	fa22 f303 	lsr.w	r3, r2, r3
 8009fc6:	4a0a      	ldr	r2, [pc, #40]	@ (8009ff0 <HAL_RCC_ClockConfig+0x270>)
 8009fc8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8009fca:	4b0a      	ldr	r3, [pc, #40]	@ (8009ff4 <HAL_RCC_ClockConfig+0x274>)
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	4618      	mov	r0, r3
 8009fd0:	f7fa f9ac 	bl	800432c <HAL_InitTick>
 8009fd4:	4603      	mov	r3, r0
}
 8009fd6:	4618      	mov	r0, r3
 8009fd8:	3718      	adds	r7, #24
 8009fda:	46bd      	mov	sp, r7
 8009fdc:	bd80      	pop	{r7, pc}
 8009fde:	bf00      	nop
 8009fe0:	40022000 	.word	0x40022000
 8009fe4:	40021000 	.word	0x40021000
 8009fe8:	04c4b400 	.word	0x04c4b400
 8009fec:	08014c48 	.word	0x08014c48
 8009ff0:	20000004 	.word	0x20000004
 8009ff4:	20000008 	.word	0x20000008

08009ff8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009ff8:	b480      	push	{r7}
 8009ffa:	b087      	sub	sp, #28
 8009ffc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009ffe:	4b2c      	ldr	r3, [pc, #176]	@ (800a0b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a000:	689b      	ldr	r3, [r3, #8]
 800a002:	f003 030c 	and.w	r3, r3, #12
 800a006:	2b04      	cmp	r3, #4
 800a008:	d102      	bne.n	800a010 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a00a:	4b2a      	ldr	r3, [pc, #168]	@ (800a0b4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800a00c:	613b      	str	r3, [r7, #16]
 800a00e:	e047      	b.n	800a0a0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800a010:	4b27      	ldr	r3, [pc, #156]	@ (800a0b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a012:	689b      	ldr	r3, [r3, #8]
 800a014:	f003 030c 	and.w	r3, r3, #12
 800a018:	2b08      	cmp	r3, #8
 800a01a:	d102      	bne.n	800a022 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a01c:	4b26      	ldr	r3, [pc, #152]	@ (800a0b8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800a01e:	613b      	str	r3, [r7, #16]
 800a020:	e03e      	b.n	800a0a0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800a022:	4b23      	ldr	r3, [pc, #140]	@ (800a0b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a024:	689b      	ldr	r3, [r3, #8]
 800a026:	f003 030c 	and.w	r3, r3, #12
 800a02a:	2b0c      	cmp	r3, #12
 800a02c:	d136      	bne.n	800a09c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a02e:	4b20      	ldr	r3, [pc, #128]	@ (800a0b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a030:	68db      	ldr	r3, [r3, #12]
 800a032:	f003 0303 	and.w	r3, r3, #3
 800a036:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a038:	4b1d      	ldr	r3, [pc, #116]	@ (800a0b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a03a:	68db      	ldr	r3, [r3, #12]
 800a03c:	091b      	lsrs	r3, r3, #4
 800a03e:	f003 030f 	and.w	r3, r3, #15
 800a042:	3301      	adds	r3, #1
 800a044:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	2b03      	cmp	r3, #3
 800a04a:	d10c      	bne.n	800a066 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a04c:	4a1a      	ldr	r2, [pc, #104]	@ (800a0b8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800a04e:	68bb      	ldr	r3, [r7, #8]
 800a050:	fbb2 f3f3 	udiv	r3, r2, r3
 800a054:	4a16      	ldr	r2, [pc, #88]	@ (800a0b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a056:	68d2      	ldr	r2, [r2, #12]
 800a058:	0a12      	lsrs	r2, r2, #8
 800a05a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a05e:	fb02 f303 	mul.w	r3, r2, r3
 800a062:	617b      	str	r3, [r7, #20]
      break;
 800a064:	e00c      	b.n	800a080 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a066:	4a13      	ldr	r2, [pc, #76]	@ (800a0b4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800a068:	68bb      	ldr	r3, [r7, #8]
 800a06a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a06e:	4a10      	ldr	r2, [pc, #64]	@ (800a0b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a070:	68d2      	ldr	r2, [r2, #12]
 800a072:	0a12      	lsrs	r2, r2, #8
 800a074:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a078:	fb02 f303 	mul.w	r3, r2, r3
 800a07c:	617b      	str	r3, [r7, #20]
      break;
 800a07e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a080:	4b0b      	ldr	r3, [pc, #44]	@ (800a0b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a082:	68db      	ldr	r3, [r3, #12]
 800a084:	0e5b      	lsrs	r3, r3, #25
 800a086:	f003 0303 	and.w	r3, r3, #3
 800a08a:	3301      	adds	r3, #1
 800a08c:	005b      	lsls	r3, r3, #1
 800a08e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800a090:	697a      	ldr	r2, [r7, #20]
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	fbb2 f3f3 	udiv	r3, r2, r3
 800a098:	613b      	str	r3, [r7, #16]
 800a09a:	e001      	b.n	800a0a0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800a09c:	2300      	movs	r3, #0
 800a09e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800a0a0:	693b      	ldr	r3, [r7, #16]
}
 800a0a2:	4618      	mov	r0, r3
 800a0a4:	371c      	adds	r7, #28
 800a0a6:	46bd      	mov	sp, r7
 800a0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ac:	4770      	bx	lr
 800a0ae:	bf00      	nop
 800a0b0:	40021000 	.word	0x40021000
 800a0b4:	00f42400 	.word	0x00f42400
 800a0b8:	007a1200 	.word	0x007a1200

0800a0bc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a0bc:	b480      	push	{r7}
 800a0be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a0c0:	4b03      	ldr	r3, [pc, #12]	@ (800a0d0 <HAL_RCC_GetHCLKFreq+0x14>)
 800a0c2:	681b      	ldr	r3, [r3, #0]
}
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	46bd      	mov	sp, r7
 800a0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0cc:	4770      	bx	lr
 800a0ce:	bf00      	nop
 800a0d0:	20000004 	.word	0x20000004

0800a0d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a0d4:	b580      	push	{r7, lr}
 800a0d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800a0d8:	f7ff fff0 	bl	800a0bc <HAL_RCC_GetHCLKFreq>
 800a0dc:	4602      	mov	r2, r0
 800a0de:	4b06      	ldr	r3, [pc, #24]	@ (800a0f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a0e0:	689b      	ldr	r3, [r3, #8]
 800a0e2:	0a1b      	lsrs	r3, r3, #8
 800a0e4:	f003 0307 	and.w	r3, r3, #7
 800a0e8:	4904      	ldr	r1, [pc, #16]	@ (800a0fc <HAL_RCC_GetPCLK1Freq+0x28>)
 800a0ea:	5ccb      	ldrb	r3, [r1, r3]
 800a0ec:	f003 031f 	and.w	r3, r3, #31
 800a0f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a0f4:	4618      	mov	r0, r3
 800a0f6:	bd80      	pop	{r7, pc}
 800a0f8:	40021000 	.word	0x40021000
 800a0fc:	08014c58 	.word	0x08014c58

0800a100 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a100:	b580      	push	{r7, lr}
 800a102:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800a104:	f7ff ffda 	bl	800a0bc <HAL_RCC_GetHCLKFreq>
 800a108:	4602      	mov	r2, r0
 800a10a:	4b06      	ldr	r3, [pc, #24]	@ (800a124 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a10c:	689b      	ldr	r3, [r3, #8]
 800a10e:	0adb      	lsrs	r3, r3, #11
 800a110:	f003 0307 	and.w	r3, r3, #7
 800a114:	4904      	ldr	r1, [pc, #16]	@ (800a128 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a116:	5ccb      	ldrb	r3, [r1, r3]
 800a118:	f003 031f 	and.w	r3, r3, #31
 800a11c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a120:	4618      	mov	r0, r3
 800a122:	bd80      	pop	{r7, pc}
 800a124:	40021000 	.word	0x40021000
 800a128:	08014c58 	.word	0x08014c58

0800a12c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800a12c:	b480      	push	{r7}
 800a12e:	b087      	sub	sp, #28
 800a130:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a132:	4b1e      	ldr	r3, [pc, #120]	@ (800a1ac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a134:	68db      	ldr	r3, [r3, #12]
 800a136:	f003 0303 	and.w	r3, r3, #3
 800a13a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a13c:	4b1b      	ldr	r3, [pc, #108]	@ (800a1ac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a13e:	68db      	ldr	r3, [r3, #12]
 800a140:	091b      	lsrs	r3, r3, #4
 800a142:	f003 030f 	and.w	r3, r3, #15
 800a146:	3301      	adds	r3, #1
 800a148:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800a14a:	693b      	ldr	r3, [r7, #16]
 800a14c:	2b03      	cmp	r3, #3
 800a14e:	d10c      	bne.n	800a16a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a150:	4a17      	ldr	r2, [pc, #92]	@ (800a1b0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	fbb2 f3f3 	udiv	r3, r2, r3
 800a158:	4a14      	ldr	r2, [pc, #80]	@ (800a1ac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a15a:	68d2      	ldr	r2, [r2, #12]
 800a15c:	0a12      	lsrs	r2, r2, #8
 800a15e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a162:	fb02 f303 	mul.w	r3, r2, r3
 800a166:	617b      	str	r3, [r7, #20]
    break;
 800a168:	e00c      	b.n	800a184 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a16a:	4a12      	ldr	r2, [pc, #72]	@ (800a1b4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a172:	4a0e      	ldr	r2, [pc, #56]	@ (800a1ac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a174:	68d2      	ldr	r2, [r2, #12]
 800a176:	0a12      	lsrs	r2, r2, #8
 800a178:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a17c:	fb02 f303 	mul.w	r3, r2, r3
 800a180:	617b      	str	r3, [r7, #20]
    break;
 800a182:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a184:	4b09      	ldr	r3, [pc, #36]	@ (800a1ac <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a186:	68db      	ldr	r3, [r3, #12]
 800a188:	0e5b      	lsrs	r3, r3, #25
 800a18a:	f003 0303 	and.w	r3, r3, #3
 800a18e:	3301      	adds	r3, #1
 800a190:	005b      	lsls	r3, r3, #1
 800a192:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800a194:	697a      	ldr	r2, [r7, #20]
 800a196:	68bb      	ldr	r3, [r7, #8]
 800a198:	fbb2 f3f3 	udiv	r3, r2, r3
 800a19c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800a19e:	687b      	ldr	r3, [r7, #4]
}
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	371c      	adds	r7, #28
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1aa:	4770      	bx	lr
 800a1ac:	40021000 	.word	0x40021000
 800a1b0:	007a1200 	.word	0x007a1200
 800a1b4:	00f42400 	.word	0x00f42400

0800a1b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a1b8:	b580      	push	{r7, lr}
 800a1ba:	b086      	sub	sp, #24
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	f000 8098 	beq.w	800a306 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a1da:	4b43      	ldr	r3, [pc, #268]	@ (800a2e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a1dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d10d      	bne.n	800a202 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a1e6:	4b40      	ldr	r3, [pc, #256]	@ (800a2e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a1e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1ea:	4a3f      	ldr	r2, [pc, #252]	@ (800a2e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a1ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a1f0:	6593      	str	r3, [r2, #88]	@ 0x58
 800a1f2:	4b3d      	ldr	r3, [pc, #244]	@ (800a2e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a1f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a1fa:	60bb      	str	r3, [r7, #8]
 800a1fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a1fe:	2301      	movs	r3, #1
 800a200:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a202:	4b3a      	ldr	r3, [pc, #232]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	4a39      	ldr	r2, [pc, #228]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a208:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a20c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a20e:	f7fa f8d9 	bl	80043c4 <HAL_GetTick>
 800a212:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a214:	e009      	b.n	800a22a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a216:	f7fa f8d5 	bl	80043c4 <HAL_GetTick>
 800a21a:	4602      	mov	r2, r0
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	1ad3      	subs	r3, r2, r3
 800a220:	2b02      	cmp	r3, #2
 800a222:	d902      	bls.n	800a22a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800a224:	2303      	movs	r3, #3
 800a226:	74fb      	strb	r3, [r7, #19]
        break;
 800a228:	e005      	b.n	800a236 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a22a:	4b30      	ldr	r3, [pc, #192]	@ (800a2ec <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a232:	2b00      	cmp	r3, #0
 800a234:	d0ef      	beq.n	800a216 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800a236:	7cfb      	ldrb	r3, [r7, #19]
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d159      	bne.n	800a2f0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a23c:	4b2a      	ldr	r3, [pc, #168]	@ (800a2e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a23e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a242:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a246:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a248:	697b      	ldr	r3, [r7, #20]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d01e      	beq.n	800a28c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a252:	697a      	ldr	r2, [r7, #20]
 800a254:	429a      	cmp	r2, r3
 800a256:	d019      	beq.n	800a28c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a258:	4b23      	ldr	r3, [pc, #140]	@ (800a2e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a25a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a25e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a262:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a264:	4b20      	ldr	r3, [pc, #128]	@ (800a2e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a266:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a26a:	4a1f      	ldr	r2, [pc, #124]	@ (800a2e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a26c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a270:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a274:	4b1c      	ldr	r3, [pc, #112]	@ (800a2e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a276:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a27a:	4a1b      	ldr	r2, [pc, #108]	@ (800a2e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a27c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a280:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a284:	4a18      	ldr	r2, [pc, #96]	@ (800a2e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a286:	697b      	ldr	r3, [r7, #20]
 800a288:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a28c:	697b      	ldr	r3, [r7, #20]
 800a28e:	f003 0301 	and.w	r3, r3, #1
 800a292:	2b00      	cmp	r3, #0
 800a294:	d016      	beq.n	800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a296:	f7fa f895 	bl	80043c4 <HAL_GetTick>
 800a29a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a29c:	e00b      	b.n	800a2b6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a29e:	f7fa f891 	bl	80043c4 <HAL_GetTick>
 800a2a2:	4602      	mov	r2, r0
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	1ad3      	subs	r3, r2, r3
 800a2a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a2ac:	4293      	cmp	r3, r2
 800a2ae:	d902      	bls.n	800a2b6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800a2b0:	2303      	movs	r3, #3
 800a2b2:	74fb      	strb	r3, [r7, #19]
            break;
 800a2b4:	e006      	b.n	800a2c4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a2b6:	4b0c      	ldr	r3, [pc, #48]	@ (800a2e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a2b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a2bc:	f003 0302 	and.w	r3, r3, #2
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d0ec      	beq.n	800a29e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800a2c4:	7cfb      	ldrb	r3, [r7, #19]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d10b      	bne.n	800a2e2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a2ca:	4b07      	ldr	r3, [pc, #28]	@ (800a2e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a2cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a2d0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2d8:	4903      	ldr	r1, [pc, #12]	@ (800a2e8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a2da:	4313      	orrs	r3, r2
 800a2dc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800a2e0:	e008      	b.n	800a2f4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a2e2:	7cfb      	ldrb	r3, [r7, #19]
 800a2e4:	74bb      	strb	r3, [r7, #18]
 800a2e6:	e005      	b.n	800a2f4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800a2e8:	40021000 	.word	0x40021000
 800a2ec:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a2f0:	7cfb      	ldrb	r3, [r7, #19]
 800a2f2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a2f4:	7c7b      	ldrb	r3, [r7, #17]
 800a2f6:	2b01      	cmp	r3, #1
 800a2f8:	d105      	bne.n	800a306 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a2fa:	4ba6      	ldr	r3, [pc, #664]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a2fe:	4aa5      	ldr	r2, [pc, #660]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a300:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a304:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	f003 0301 	and.w	r3, r3, #1
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d00a      	beq.n	800a328 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a312:	4ba0      	ldr	r3, [pc, #640]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a314:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a318:	f023 0203 	bic.w	r2, r3, #3
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	685b      	ldr	r3, [r3, #4]
 800a320:	499c      	ldr	r1, [pc, #624]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a322:	4313      	orrs	r3, r2
 800a324:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	f003 0302 	and.w	r3, r3, #2
 800a330:	2b00      	cmp	r3, #0
 800a332:	d00a      	beq.n	800a34a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a334:	4b97      	ldr	r3, [pc, #604]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a336:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a33a:	f023 020c 	bic.w	r2, r3, #12
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	689b      	ldr	r3, [r3, #8]
 800a342:	4994      	ldr	r1, [pc, #592]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a344:	4313      	orrs	r3, r2
 800a346:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	f003 0304 	and.w	r3, r3, #4
 800a352:	2b00      	cmp	r3, #0
 800a354:	d00a      	beq.n	800a36c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a356:	4b8f      	ldr	r3, [pc, #572]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a358:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a35c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	68db      	ldr	r3, [r3, #12]
 800a364:	498b      	ldr	r1, [pc, #556]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a366:	4313      	orrs	r3, r2
 800a368:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	f003 0308 	and.w	r3, r3, #8
 800a374:	2b00      	cmp	r3, #0
 800a376:	d00a      	beq.n	800a38e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a378:	4b86      	ldr	r3, [pc, #536]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a37a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a37e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	691b      	ldr	r3, [r3, #16]
 800a386:	4983      	ldr	r1, [pc, #524]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a388:	4313      	orrs	r3, r2
 800a38a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	f003 0320 	and.w	r3, r3, #32
 800a396:	2b00      	cmp	r3, #0
 800a398:	d00a      	beq.n	800a3b0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a39a:	4b7e      	ldr	r3, [pc, #504]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a39c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a3a0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	695b      	ldr	r3, [r3, #20]
 800a3a8:	497a      	ldr	r1, [pc, #488]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a3aa:	4313      	orrs	r3, r2
 800a3ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d00a      	beq.n	800a3d2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a3bc:	4b75      	ldr	r3, [pc, #468]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a3be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a3c2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	699b      	ldr	r3, [r3, #24]
 800a3ca:	4972      	ldr	r1, [pc, #456]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a3cc:	4313      	orrs	r3, r2
 800a3ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d00a      	beq.n	800a3f4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a3de:	4b6d      	ldr	r3, [pc, #436]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a3e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a3e4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	69db      	ldr	r3, [r3, #28]
 800a3ec:	4969      	ldr	r1, [pc, #420]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a3ee:	4313      	orrs	r3, r2
 800a3f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d00a      	beq.n	800a416 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a400:	4b64      	ldr	r3, [pc, #400]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a402:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a406:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	6a1b      	ldr	r3, [r3, #32]
 800a40e:	4961      	ldr	r1, [pc, #388]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a410:	4313      	orrs	r3, r2
 800a412:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d00a      	beq.n	800a438 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a422:	4b5c      	ldr	r3, [pc, #368]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a424:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a428:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a430:	4958      	ldr	r1, [pc, #352]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a432:	4313      	orrs	r3, r2
 800a434:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a440:	2b00      	cmp	r3, #0
 800a442:	d015      	beq.n	800a470 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a444:	4b53      	ldr	r3, [pc, #332]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a446:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a44a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a452:	4950      	ldr	r1, [pc, #320]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a454:	4313      	orrs	r3, r2
 800a456:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a45e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a462:	d105      	bne.n	800a470 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a464:	4b4b      	ldr	r3, [pc, #300]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a466:	68db      	ldr	r3, [r3, #12]
 800a468:	4a4a      	ldr	r2, [pc, #296]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a46a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a46e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d015      	beq.n	800a4a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800a47c:	4b45      	ldr	r3, [pc, #276]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a47e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a482:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a48a:	4942      	ldr	r1, [pc, #264]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a48c:	4313      	orrs	r3, r2
 800a48e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a496:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a49a:	d105      	bne.n	800a4a8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a49c:	4b3d      	ldr	r3, [pc, #244]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a49e:	68db      	ldr	r3, [r3, #12]
 800a4a0:	4a3c      	ldr	r2, [pc, #240]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a4a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a4a6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d015      	beq.n	800a4e0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a4b4:	4b37      	ldr	r3, [pc, #220]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a4b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a4ba:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4c2:	4934      	ldr	r1, [pc, #208]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a4c4:	4313      	orrs	r3, r2
 800a4c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a4d2:	d105      	bne.n	800a4e0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a4d4:	4b2f      	ldr	r3, [pc, #188]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a4d6:	68db      	ldr	r3, [r3, #12]
 800a4d8:	4a2e      	ldr	r2, [pc, #184]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a4da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a4de:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d015      	beq.n	800a518 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a4ec:	4b29      	ldr	r3, [pc, #164]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a4ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a4f2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4fa:	4926      	ldr	r1, [pc, #152]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a4fc:	4313      	orrs	r3, r2
 800a4fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a506:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a50a:	d105      	bne.n	800a518 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a50c:	4b21      	ldr	r3, [pc, #132]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a50e:	68db      	ldr	r3, [r3, #12]
 800a510:	4a20      	ldr	r2, [pc, #128]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a512:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a516:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a520:	2b00      	cmp	r3, #0
 800a522:	d015      	beq.n	800a550 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a524:	4b1b      	ldr	r3, [pc, #108]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a526:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a52a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a532:	4918      	ldr	r1, [pc, #96]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a534:	4313      	orrs	r3, r2
 800a536:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a53e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a542:	d105      	bne.n	800a550 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a544:	4b13      	ldr	r3, [pc, #76]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a546:	68db      	ldr	r3, [r3, #12]
 800a548:	4a12      	ldr	r2, [pc, #72]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a54a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a54e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d015      	beq.n	800a588 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800a55c:	4b0d      	ldr	r3, [pc, #52]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a55e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a562:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a56a:	490a      	ldr	r1, [pc, #40]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a56c:	4313      	orrs	r3, r2
 800a56e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a576:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a57a:	d105      	bne.n	800a588 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800a57c:	4b05      	ldr	r3, [pc, #20]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a57e:	68db      	ldr	r3, [r3, #12]
 800a580:	4a04      	ldr	r2, [pc, #16]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a582:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a586:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800a588:	7cbb      	ldrb	r3, [r7, #18]
}
 800a58a:	4618      	mov	r0, r3
 800a58c:	3718      	adds	r7, #24
 800a58e:	46bd      	mov	sp, r7
 800a590:	bd80      	pop	{r7, pc}
 800a592:	bf00      	nop
 800a594:	40021000 	.word	0x40021000

0800a598 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a598:	b580      	push	{r7, lr}
 800a59a:	b084      	sub	sp, #16
 800a59c:	af00      	add	r7, sp, #0
 800a59e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d101      	bne.n	800a5aa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a5a6:	2301      	movs	r3, #1
 800a5a8:	e09d      	b.n	800a6e6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d108      	bne.n	800a5c4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	685b      	ldr	r3, [r3, #4]
 800a5b6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a5ba:	d009      	beq.n	800a5d0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	2200      	movs	r2, #0
 800a5c0:	61da      	str	r2, [r3, #28]
 800a5c2:	e005      	b.n	800a5d0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	2200      	movs	r2, #0
 800a5c8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	2200      	movs	r2, #0
 800a5d4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a5dc:	b2db      	uxtb	r3, r3
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d106      	bne.n	800a5f0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	2200      	movs	r2, #0
 800a5e6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a5ea:	6878      	ldr	r0, [r7, #4]
 800a5ec:	f7f8 fb40 	bl	8002c70 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	2202      	movs	r2, #2
 800a5f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	681a      	ldr	r2, [r3, #0]
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a606:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	68db      	ldr	r3, [r3, #12]
 800a60c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a610:	d902      	bls.n	800a618 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a612:	2300      	movs	r3, #0
 800a614:	60fb      	str	r3, [r7, #12]
 800a616:	e002      	b.n	800a61e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a618:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a61c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	68db      	ldr	r3, [r3, #12]
 800a622:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800a626:	d007      	beq.n	800a638 <HAL_SPI_Init+0xa0>
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	68db      	ldr	r3, [r3, #12]
 800a62c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a630:	d002      	beq.n	800a638 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	2200      	movs	r2, #0
 800a636:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	685b      	ldr	r3, [r3, #4]
 800a63c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	689b      	ldr	r3, [r3, #8]
 800a644:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800a648:	431a      	orrs	r2, r3
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	691b      	ldr	r3, [r3, #16]
 800a64e:	f003 0302 	and.w	r3, r3, #2
 800a652:	431a      	orrs	r2, r3
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	695b      	ldr	r3, [r3, #20]
 800a658:	f003 0301 	and.w	r3, r3, #1
 800a65c:	431a      	orrs	r2, r3
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	699b      	ldr	r3, [r3, #24]
 800a662:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a666:	431a      	orrs	r2, r3
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	69db      	ldr	r3, [r3, #28]
 800a66c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a670:	431a      	orrs	r2, r3
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	6a1b      	ldr	r3, [r3, #32]
 800a676:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a67a:	ea42 0103 	orr.w	r1, r2, r3
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a682:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	430a      	orrs	r2, r1
 800a68c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	699b      	ldr	r3, [r3, #24]
 800a692:	0c1b      	lsrs	r3, r3, #16
 800a694:	f003 0204 	and.w	r2, r3, #4
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a69c:	f003 0310 	and.w	r3, r3, #16
 800a6a0:	431a      	orrs	r2, r3
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a6a6:	f003 0308 	and.w	r3, r3, #8
 800a6aa:	431a      	orrs	r2, r3
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	68db      	ldr	r3, [r3, #12]
 800a6b0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800a6b4:	ea42 0103 	orr.w	r1, r2, r3
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	430a      	orrs	r2, r1
 800a6c4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	69da      	ldr	r2, [r3, #28]
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a6d4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	2200      	movs	r2, #0
 800a6da:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	2201      	movs	r2, #1
 800a6e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800a6e4:	2300      	movs	r3, #0
}
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	3710      	adds	r7, #16
 800a6ea:	46bd      	mov	sp, r7
 800a6ec:	bd80      	pop	{r7, pc}

0800a6ee <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a6ee:	b580      	push	{r7, lr}
 800a6f0:	b082      	sub	sp, #8
 800a6f2:	af00      	add	r7, sp, #0
 800a6f4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d101      	bne.n	800a700 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a6fc:	2301      	movs	r3, #1
 800a6fe:	e042      	b.n	800a786 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a706:	2b00      	cmp	r3, #0
 800a708:	d106      	bne.n	800a718 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	2200      	movs	r2, #0
 800a70e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a712:	6878      	ldr	r0, [r7, #4]
 800a714:	f7f8 fb0c 	bl	8002d30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	2224      	movs	r2, #36	@ 0x24
 800a71c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	681a      	ldr	r2, [r3, #0]
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	f022 0201 	bic.w	r2, r2, #1
 800a72e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a734:	2b00      	cmp	r3, #0
 800a736:	d002      	beq.n	800a73e <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a738:	6878      	ldr	r0, [r7, #4]
 800a73a:	f000 fee9 	bl	800b510 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a73e:	6878      	ldr	r0, [r7, #4]
 800a740:	f000 fc1a 	bl	800af78 <UART_SetConfig>
 800a744:	4603      	mov	r3, r0
 800a746:	2b01      	cmp	r3, #1
 800a748:	d101      	bne.n	800a74e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a74a:	2301      	movs	r3, #1
 800a74c:	e01b      	b.n	800a786 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	685a      	ldr	r2, [r3, #4]
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a75c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	689a      	ldr	r2, [r3, #8]
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a76c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	681a      	ldr	r2, [r3, #0]
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	f042 0201 	orr.w	r2, r2, #1
 800a77c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a77e:	6878      	ldr	r0, [r7, #4]
 800a780:	f000 ff68 	bl	800b654 <UART_CheckIdleState>
 800a784:	4603      	mov	r3, r0
}
 800a786:	4618      	mov	r0, r3
 800a788:	3708      	adds	r7, #8
 800a78a:	46bd      	mov	sp, r7
 800a78c:	bd80      	pop	{r7, pc}
	...

0800a790 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a790:	b580      	push	{r7, lr}
 800a792:	b08a      	sub	sp, #40	@ 0x28
 800a794:	af00      	add	r7, sp, #0
 800a796:	60f8      	str	r0, [r7, #12]
 800a798:	60b9      	str	r1, [r7, #8]
 800a79a:	4613      	mov	r3, r2
 800a79c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a7a4:	2b20      	cmp	r3, #32
 800a7a6:	d167      	bne.n	800a878 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800a7a8:	68bb      	ldr	r3, [r7, #8]
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d002      	beq.n	800a7b4 <HAL_UART_Transmit_DMA+0x24>
 800a7ae:	88fb      	ldrh	r3, [r7, #6]
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d101      	bne.n	800a7b8 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800a7b4:	2301      	movs	r3, #1
 800a7b6:	e060      	b.n	800a87a <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	68ba      	ldr	r2, [r7, #8]
 800a7bc:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	88fa      	ldrh	r2, [r7, #6]
 800a7c2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	88fa      	ldrh	r2, [r7, #6]
 800a7ca:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	2200      	movs	r2, #0
 800a7d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	2221      	movs	r2, #33	@ 0x21
 800a7da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d028      	beq.n	800a838 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a7ea:	4a26      	ldr	r2, [pc, #152]	@ (800a884 <HAL_UART_Transmit_DMA+0xf4>)
 800a7ec:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a7f2:	4a25      	ldr	r2, [pc, #148]	@ (800a888 <HAL_UART_Transmit_DMA+0xf8>)
 800a7f4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a7fa:	4a24      	ldr	r2, [pc, #144]	@ (800a88c <HAL_UART_Transmit_DMA+0xfc>)
 800a7fc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a802:	2200      	movs	r2, #0
 800a804:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a80e:	4619      	mov	r1, r3
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	3328      	adds	r3, #40	@ 0x28
 800a816:	461a      	mov	r2, r3
 800a818:	88fb      	ldrh	r3, [r7, #6]
 800a81a:	f7fb fe5f 	bl	80064dc <HAL_DMA_Start_IT>
 800a81e:	4603      	mov	r3, r0
 800a820:	2b00      	cmp	r3, #0
 800a822:	d009      	beq.n	800a838 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	2210      	movs	r2, #16
 800a828:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	2220      	movs	r2, #32
 800a830:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800a834:	2301      	movs	r3, #1
 800a836:	e020      	b.n	800a87a <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	2240      	movs	r2, #64	@ 0x40
 800a83e:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	3308      	adds	r3, #8
 800a846:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a848:	697b      	ldr	r3, [r7, #20]
 800a84a:	e853 3f00 	ldrex	r3, [r3]
 800a84e:	613b      	str	r3, [r7, #16]
   return(result);
 800a850:	693b      	ldr	r3, [r7, #16]
 800a852:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a856:	627b      	str	r3, [r7, #36]	@ 0x24
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	3308      	adds	r3, #8
 800a85e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a860:	623a      	str	r2, [r7, #32]
 800a862:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a864:	69f9      	ldr	r1, [r7, #28]
 800a866:	6a3a      	ldr	r2, [r7, #32]
 800a868:	e841 2300 	strex	r3, r2, [r1]
 800a86c:	61bb      	str	r3, [r7, #24]
   return(result);
 800a86e:	69bb      	ldr	r3, [r7, #24]
 800a870:	2b00      	cmp	r3, #0
 800a872:	d1e5      	bne.n	800a840 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800a874:	2300      	movs	r3, #0
 800a876:	e000      	b.n	800a87a <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800a878:	2302      	movs	r3, #2
  }
}
 800a87a:	4618      	mov	r0, r3
 800a87c:	3728      	adds	r7, #40	@ 0x28
 800a87e:	46bd      	mov	sp, r7
 800a880:	bd80      	pop	{r7, pc}
 800a882:	bf00      	nop
 800a884:	0800bb1f 	.word	0x0800bb1f
 800a888:	0800bbb9 	.word	0x0800bbb9
 800a88c:	0800bd3f 	.word	0x0800bd3f

0800a890 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a890:	b580      	push	{r7, lr}
 800a892:	b0ba      	sub	sp, #232	@ 0xe8
 800a894:	af00      	add	r7, sp, #0
 800a896:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	69db      	ldr	r3, [r3, #28]
 800a89e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	689b      	ldr	r3, [r3, #8]
 800a8b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a8b6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800a8ba:	f640 030f 	movw	r3, #2063	@ 0x80f
 800a8be:	4013      	ands	r3, r2
 800a8c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800a8c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d11b      	bne.n	800a904 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a8cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a8d0:	f003 0320 	and.w	r3, r3, #32
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d015      	beq.n	800a904 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a8d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a8dc:	f003 0320 	and.w	r3, r3, #32
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d105      	bne.n	800a8f0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a8e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a8e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d009      	beq.n	800a904 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	f000 8300 	beq.w	800aefa <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a8fe:	6878      	ldr	r0, [r7, #4]
 800a900:	4798      	blx	r3
      }
      return;
 800a902:	e2fa      	b.n	800aefa <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a904:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a908:	2b00      	cmp	r3, #0
 800a90a:	f000 8123 	beq.w	800ab54 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a90e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a912:	4b8d      	ldr	r3, [pc, #564]	@ (800ab48 <HAL_UART_IRQHandler+0x2b8>)
 800a914:	4013      	ands	r3, r2
 800a916:	2b00      	cmp	r3, #0
 800a918:	d106      	bne.n	800a928 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a91a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800a91e:	4b8b      	ldr	r3, [pc, #556]	@ (800ab4c <HAL_UART_IRQHandler+0x2bc>)
 800a920:	4013      	ands	r3, r2
 800a922:	2b00      	cmp	r3, #0
 800a924:	f000 8116 	beq.w	800ab54 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a928:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a92c:	f003 0301 	and.w	r3, r3, #1
 800a930:	2b00      	cmp	r3, #0
 800a932:	d011      	beq.n	800a958 <HAL_UART_IRQHandler+0xc8>
 800a934:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a938:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d00b      	beq.n	800a958 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	2201      	movs	r2, #1
 800a946:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a94e:	f043 0201 	orr.w	r2, r3, #1
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a958:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a95c:	f003 0302 	and.w	r3, r3, #2
 800a960:	2b00      	cmp	r3, #0
 800a962:	d011      	beq.n	800a988 <HAL_UART_IRQHandler+0xf8>
 800a964:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a968:	f003 0301 	and.w	r3, r3, #1
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d00b      	beq.n	800a988 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	2202      	movs	r2, #2
 800a976:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a97e:	f043 0204 	orr.w	r2, r3, #4
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a988:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a98c:	f003 0304 	and.w	r3, r3, #4
 800a990:	2b00      	cmp	r3, #0
 800a992:	d011      	beq.n	800a9b8 <HAL_UART_IRQHandler+0x128>
 800a994:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a998:	f003 0301 	and.w	r3, r3, #1
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d00b      	beq.n	800a9b8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	2204      	movs	r2, #4
 800a9a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a9ae:	f043 0202 	orr.w	r2, r3, #2
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a9b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a9bc:	f003 0308 	and.w	r3, r3, #8
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d017      	beq.n	800a9f4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a9c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a9c8:	f003 0320 	and.w	r3, r3, #32
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d105      	bne.n	800a9dc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a9d0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a9d4:	4b5c      	ldr	r3, [pc, #368]	@ (800ab48 <HAL_UART_IRQHandler+0x2b8>)
 800a9d6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d00b      	beq.n	800a9f4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	2208      	movs	r2, #8
 800a9e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a9ea:	f043 0208 	orr.w	r2, r3, #8
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a9f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a9f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d012      	beq.n	800aa26 <HAL_UART_IRQHandler+0x196>
 800aa00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aa04:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d00c      	beq.n	800aa26 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800aa14:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa1c:	f043 0220 	orr.w	r2, r3, #32
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	f000 8266 	beq.w	800aefe <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800aa32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aa36:	f003 0320 	and.w	r3, r3, #32
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d013      	beq.n	800aa66 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800aa3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aa42:	f003 0320 	and.w	r3, r3, #32
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d105      	bne.n	800aa56 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800aa4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800aa4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d007      	beq.n	800aa66 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d003      	beq.n	800aa66 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aa62:	6878      	ldr	r0, [r7, #4]
 800aa64:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa6c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	689b      	ldr	r3, [r3, #8]
 800aa76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa7a:	2b40      	cmp	r3, #64	@ 0x40
 800aa7c:	d005      	beq.n	800aa8a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800aa7e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800aa82:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d054      	beq.n	800ab34 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800aa8a:	6878      	ldr	r0, [r7, #4]
 800aa8c:	f000 ffe1 	bl	800ba52 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	689b      	ldr	r3, [r3, #8]
 800aa96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa9a:	2b40      	cmp	r3, #64	@ 0x40
 800aa9c:	d146      	bne.n	800ab2c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	3308      	adds	r3, #8
 800aaa4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaa8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800aaac:	e853 3f00 	ldrex	r3, [r3]
 800aab0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800aab4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800aab8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aabc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	3308      	adds	r3, #8
 800aac6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800aaca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800aace:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aad2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800aad6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800aada:	e841 2300 	strex	r3, r2, [r1]
 800aade:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800aae2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d1d9      	bne.n	800aa9e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d017      	beq.n	800ab24 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aafa:	4a15      	ldr	r2, [pc, #84]	@ (800ab50 <HAL_UART_IRQHandler+0x2c0>)
 800aafc:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab04:	4618      	mov	r0, r3
 800ab06:	f7fb fdbd 	bl	8006684 <HAL_DMA_Abort_IT>
 800ab0a:	4603      	mov	r3, r0
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d019      	beq.n	800ab44 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab18:	687a      	ldr	r2, [r7, #4]
 800ab1a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800ab1e:	4610      	mov	r0, r2
 800ab20:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab22:	e00f      	b.n	800ab44 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ab24:	6878      	ldr	r0, [r7, #4]
 800ab26:	f000 fa1d 	bl	800af64 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab2a:	e00b      	b.n	800ab44 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ab2c:	6878      	ldr	r0, [r7, #4]
 800ab2e:	f000 fa19 	bl	800af64 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab32:	e007      	b.n	800ab44 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ab34:	6878      	ldr	r0, [r7, #4]
 800ab36:	f000 fa15 	bl	800af64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	2200      	movs	r2, #0
 800ab3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800ab42:	e1dc      	b.n	800aefe <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab44:	bf00      	nop
    return;
 800ab46:	e1da      	b.n	800aefe <HAL_UART_IRQHandler+0x66e>
 800ab48:	10000001 	.word	0x10000001
 800ab4c:	04000120 	.word	0x04000120
 800ab50:	0800bdbf 	.word	0x0800bdbf

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ab58:	2b01      	cmp	r3, #1
 800ab5a:	f040 8170 	bne.w	800ae3e <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800ab5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab62:	f003 0310 	and.w	r3, r3, #16
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	f000 8169 	beq.w	800ae3e <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ab6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ab70:	f003 0310 	and.w	r3, r3, #16
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	f000 8162 	beq.w	800ae3e <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	2210      	movs	r2, #16
 800ab80:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	689b      	ldr	r3, [r3, #8]
 800ab88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab8c:	2b40      	cmp	r3, #64	@ 0x40
 800ab8e:	f040 80d8 	bne.w	800ad42 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	685b      	ldr	r3, [r3, #4]
 800ab9c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800aba0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	f000 80af 	beq.w	800ad08 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800abb0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800abb4:	429a      	cmp	r2, r3
 800abb6:	f080 80a7 	bcs.w	800ad08 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800abc0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	f003 0320 	and.w	r3, r3, #32
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	f040 8087 	bne.w	800ace6 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abe0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800abe4:	e853 3f00 	ldrex	r3, [r3]
 800abe8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800abec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800abf0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800abf4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	461a      	mov	r2, r3
 800abfe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ac02:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ac06:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac0a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ac0e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ac12:	e841 2300 	strex	r3, r2, [r1]
 800ac16:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ac1a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d1da      	bne.n	800abd8 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	3308      	adds	r3, #8
 800ac28:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac2a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ac2c:	e853 3f00 	ldrex	r3, [r3]
 800ac30:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ac32:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ac34:	f023 0301 	bic.w	r3, r3, #1
 800ac38:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	3308      	adds	r3, #8
 800ac42:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ac46:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ac4a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac4c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ac4e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ac52:	e841 2300 	strex	r3, r2, [r1]
 800ac56:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ac58:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d1e1      	bne.n	800ac22 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	3308      	adds	r3, #8
 800ac64:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac66:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ac68:	e853 3f00 	ldrex	r3, [r3]
 800ac6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ac6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ac70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ac74:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	3308      	adds	r3, #8
 800ac7e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ac82:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ac84:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac86:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ac88:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ac8a:	e841 2300 	strex	r3, r2, [r1]
 800ac8e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ac90:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d1e3      	bne.n	800ac5e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	2220      	movs	r2, #32
 800ac9a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	2200      	movs	r2, #0
 800aca2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acaa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800acac:	e853 3f00 	ldrex	r3, [r3]
 800acb0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800acb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800acb4:	f023 0310 	bic.w	r3, r3, #16
 800acb8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	461a      	mov	r2, r3
 800acc2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800acc6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800acc8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800accc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800acce:	e841 2300 	strex	r3, r2, [r1]
 800acd2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800acd4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d1e4      	bne.n	800aca4 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ace0:	4618      	mov	r0, r3
 800ace2:	f7fb fc76 	bl	80065d2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	2202      	movs	r2, #2
 800acea:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800acf8:	b29b      	uxth	r3, r3
 800acfa:	1ad3      	subs	r3, r2, r3
 800acfc:	b29b      	uxth	r3, r3
 800acfe:	4619      	mov	r1, r3
 800ad00:	6878      	ldr	r0, [r7, #4]
 800ad02:	f7f9 f99b 	bl	800403c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800ad06:	e0fc      	b.n	800af02 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ad0e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ad12:	429a      	cmp	r2, r3
 800ad14:	f040 80f5 	bne.w	800af02 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	f003 0320 	and.w	r3, r3, #32
 800ad26:	2b20      	cmp	r3, #32
 800ad28:	f040 80eb 	bne.w	800af02 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	2202      	movs	r2, #2
 800ad30:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ad38:	4619      	mov	r1, r3
 800ad3a:	6878      	ldr	r0, [r7, #4]
 800ad3c:	f7f9 f97e 	bl	800403c <HAL_UARTEx_RxEventCallback>
      return;
 800ad40:	e0df      	b.n	800af02 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ad4e:	b29b      	uxth	r3, r3
 800ad50:	1ad3      	subs	r3, r2, r3
 800ad52:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ad5c:	b29b      	uxth	r3, r3
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	f000 80d1 	beq.w	800af06 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800ad64:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	f000 80cc 	beq.w	800af06 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad76:	e853 3f00 	ldrex	r3, [r3]
 800ad7a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ad7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad7e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ad82:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	461a      	mov	r2, r3
 800ad8c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ad90:	647b      	str	r3, [r7, #68]	@ 0x44
 800ad92:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad94:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ad96:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ad98:	e841 2300 	strex	r3, r2, [r1]
 800ad9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ad9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d1e4      	bne.n	800ad6e <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	3308      	adds	r3, #8
 800adaa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adae:	e853 3f00 	ldrex	r3, [r3]
 800adb2:	623b      	str	r3, [r7, #32]
   return(result);
 800adb4:	6a3b      	ldr	r3, [r7, #32]
 800adb6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800adba:	f023 0301 	bic.w	r3, r3, #1
 800adbe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	3308      	adds	r3, #8
 800adc8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800adcc:	633a      	str	r2, [r7, #48]	@ 0x30
 800adce:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800add0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800add2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800add4:	e841 2300 	strex	r3, r2, [r1]
 800add8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800adda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800addc:	2b00      	cmp	r3, #0
 800adde:	d1e1      	bne.n	800ada4 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	2220      	movs	r2, #32
 800ade4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	2200      	movs	r2, #0
 800adec:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	2200      	movs	r2, #0
 800adf2:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adfa:	693b      	ldr	r3, [r7, #16]
 800adfc:	e853 3f00 	ldrex	r3, [r3]
 800ae00:	60fb      	str	r3, [r7, #12]
   return(result);
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	f023 0310 	bic.w	r3, r3, #16
 800ae08:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	461a      	mov	r2, r3
 800ae12:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800ae16:	61fb      	str	r3, [r7, #28]
 800ae18:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae1a:	69b9      	ldr	r1, [r7, #24]
 800ae1c:	69fa      	ldr	r2, [r7, #28]
 800ae1e:	e841 2300 	strex	r3, r2, [r1]
 800ae22:	617b      	str	r3, [r7, #20]
   return(result);
 800ae24:	697b      	ldr	r3, [r7, #20]
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d1e4      	bne.n	800adf4 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	2202      	movs	r2, #2
 800ae2e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ae30:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ae34:	4619      	mov	r1, r3
 800ae36:	6878      	ldr	r0, [r7, #4]
 800ae38:	f7f9 f900 	bl	800403c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ae3c:	e063      	b.n	800af06 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800ae3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ae42:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d00e      	beq.n	800ae68 <HAL_UART_IRQHandler+0x5d8>
 800ae4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ae4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d008      	beq.n	800ae68 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800ae5e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800ae60:	6878      	ldr	r0, [r7, #4]
 800ae62:	f000 ffe9 	bl	800be38 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ae66:	e051      	b.n	800af0c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800ae68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ae6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d014      	beq.n	800ae9e <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800ae74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ae78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d105      	bne.n	800ae8c <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800ae80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ae84:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d008      	beq.n	800ae9e <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d03a      	beq.n	800af0a <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ae98:	6878      	ldr	r0, [r7, #4]
 800ae9a:	4798      	blx	r3
    }
    return;
 800ae9c:	e035      	b.n	800af0a <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800ae9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aea2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d009      	beq.n	800aebe <HAL_UART_IRQHandler+0x62e>
 800aeaa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aeae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d003      	beq.n	800aebe <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800aeb6:	6878      	ldr	r0, [r7, #4]
 800aeb8:	f000 ff93 	bl	800bde2 <UART_EndTransmit_IT>
    return;
 800aebc:	e026      	b.n	800af0c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800aebe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aec2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d009      	beq.n	800aede <HAL_UART_IRQHandler+0x64e>
 800aeca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aece:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d003      	beq.n	800aede <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800aed6:	6878      	ldr	r0, [r7, #4]
 800aed8:	f000 ffc2 	bl	800be60 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800aedc:	e016      	b.n	800af0c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800aede:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aee2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d010      	beq.n	800af0c <HAL_UART_IRQHandler+0x67c>
 800aeea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	da0c      	bge.n	800af0c <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800aef2:	6878      	ldr	r0, [r7, #4]
 800aef4:	f000 ffaa 	bl	800be4c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800aef8:	e008      	b.n	800af0c <HAL_UART_IRQHandler+0x67c>
      return;
 800aefa:	bf00      	nop
 800aefc:	e006      	b.n	800af0c <HAL_UART_IRQHandler+0x67c>
    return;
 800aefe:	bf00      	nop
 800af00:	e004      	b.n	800af0c <HAL_UART_IRQHandler+0x67c>
      return;
 800af02:	bf00      	nop
 800af04:	e002      	b.n	800af0c <HAL_UART_IRQHandler+0x67c>
      return;
 800af06:	bf00      	nop
 800af08:	e000      	b.n	800af0c <HAL_UART_IRQHandler+0x67c>
    return;
 800af0a:	bf00      	nop
  }
}
 800af0c:	37e8      	adds	r7, #232	@ 0xe8
 800af0e:	46bd      	mov	sp, r7
 800af10:	bd80      	pop	{r7, pc}
 800af12:	bf00      	nop

0800af14 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800af14:	b480      	push	{r7}
 800af16:	b083      	sub	sp, #12
 800af18:	af00      	add	r7, sp, #0
 800af1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800af1c:	bf00      	nop
 800af1e:	370c      	adds	r7, #12
 800af20:	46bd      	mov	sp, r7
 800af22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af26:	4770      	bx	lr

0800af28 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800af28:	b480      	push	{r7}
 800af2a:	b083      	sub	sp, #12
 800af2c:	af00      	add	r7, sp, #0
 800af2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800af30:	bf00      	nop
 800af32:	370c      	adds	r7, #12
 800af34:	46bd      	mov	sp, r7
 800af36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af3a:	4770      	bx	lr

0800af3c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800af3c:	b480      	push	{r7}
 800af3e:	b083      	sub	sp, #12
 800af40:	af00      	add	r7, sp, #0
 800af42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800af44:	bf00      	nop
 800af46:	370c      	adds	r7, #12
 800af48:	46bd      	mov	sp, r7
 800af4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af4e:	4770      	bx	lr

0800af50 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800af50:	b480      	push	{r7}
 800af52:	b083      	sub	sp, #12
 800af54:	af00      	add	r7, sp, #0
 800af56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800af58:	bf00      	nop
 800af5a:	370c      	adds	r7, #12
 800af5c:	46bd      	mov	sp, r7
 800af5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af62:	4770      	bx	lr

0800af64 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800af64:	b480      	push	{r7}
 800af66:	b083      	sub	sp, #12
 800af68:	af00      	add	r7, sp, #0
 800af6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800af6c:	bf00      	nop
 800af6e:	370c      	adds	r7, #12
 800af70:	46bd      	mov	sp, r7
 800af72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af76:	4770      	bx	lr

0800af78 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800af78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800af7c:	b08c      	sub	sp, #48	@ 0x30
 800af7e:	af00      	add	r7, sp, #0
 800af80:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800af82:	2300      	movs	r3, #0
 800af84:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800af88:	697b      	ldr	r3, [r7, #20]
 800af8a:	689a      	ldr	r2, [r3, #8]
 800af8c:	697b      	ldr	r3, [r7, #20]
 800af8e:	691b      	ldr	r3, [r3, #16]
 800af90:	431a      	orrs	r2, r3
 800af92:	697b      	ldr	r3, [r7, #20]
 800af94:	695b      	ldr	r3, [r3, #20]
 800af96:	431a      	orrs	r2, r3
 800af98:	697b      	ldr	r3, [r7, #20]
 800af9a:	69db      	ldr	r3, [r3, #28]
 800af9c:	4313      	orrs	r3, r2
 800af9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800afa0:	697b      	ldr	r3, [r7, #20]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	681a      	ldr	r2, [r3, #0]
 800afa6:	4bab      	ldr	r3, [pc, #684]	@ (800b254 <UART_SetConfig+0x2dc>)
 800afa8:	4013      	ands	r3, r2
 800afaa:	697a      	ldr	r2, [r7, #20]
 800afac:	6812      	ldr	r2, [r2, #0]
 800afae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800afb0:	430b      	orrs	r3, r1
 800afb2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800afb4:	697b      	ldr	r3, [r7, #20]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	685b      	ldr	r3, [r3, #4]
 800afba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800afbe:	697b      	ldr	r3, [r7, #20]
 800afc0:	68da      	ldr	r2, [r3, #12]
 800afc2:	697b      	ldr	r3, [r7, #20]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	430a      	orrs	r2, r1
 800afc8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800afca:	697b      	ldr	r3, [r7, #20]
 800afcc:	699b      	ldr	r3, [r3, #24]
 800afce:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800afd0:	697b      	ldr	r3, [r7, #20]
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	4aa0      	ldr	r2, [pc, #640]	@ (800b258 <UART_SetConfig+0x2e0>)
 800afd6:	4293      	cmp	r3, r2
 800afd8:	d004      	beq.n	800afe4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800afda:	697b      	ldr	r3, [r7, #20]
 800afdc:	6a1b      	ldr	r3, [r3, #32]
 800afde:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800afe0:	4313      	orrs	r3, r2
 800afe2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800afe4:	697b      	ldr	r3, [r7, #20]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	689b      	ldr	r3, [r3, #8]
 800afea:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800afee:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800aff2:	697a      	ldr	r2, [r7, #20]
 800aff4:	6812      	ldr	r2, [r2, #0]
 800aff6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800aff8:	430b      	orrs	r3, r1
 800affa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800affc:	697b      	ldr	r3, [r7, #20]
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b002:	f023 010f 	bic.w	r1, r3, #15
 800b006:	697b      	ldr	r3, [r7, #20]
 800b008:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b00a:	697b      	ldr	r3, [r7, #20]
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	430a      	orrs	r2, r1
 800b010:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b012:	697b      	ldr	r3, [r7, #20]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	4a91      	ldr	r2, [pc, #580]	@ (800b25c <UART_SetConfig+0x2e4>)
 800b018:	4293      	cmp	r3, r2
 800b01a:	d125      	bne.n	800b068 <UART_SetConfig+0xf0>
 800b01c:	4b90      	ldr	r3, [pc, #576]	@ (800b260 <UART_SetConfig+0x2e8>)
 800b01e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b022:	f003 0303 	and.w	r3, r3, #3
 800b026:	2b03      	cmp	r3, #3
 800b028:	d81a      	bhi.n	800b060 <UART_SetConfig+0xe8>
 800b02a:	a201      	add	r2, pc, #4	@ (adr r2, 800b030 <UART_SetConfig+0xb8>)
 800b02c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b030:	0800b041 	.word	0x0800b041
 800b034:	0800b051 	.word	0x0800b051
 800b038:	0800b049 	.word	0x0800b049
 800b03c:	0800b059 	.word	0x0800b059
 800b040:	2301      	movs	r3, #1
 800b042:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b046:	e0d6      	b.n	800b1f6 <UART_SetConfig+0x27e>
 800b048:	2302      	movs	r3, #2
 800b04a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b04e:	e0d2      	b.n	800b1f6 <UART_SetConfig+0x27e>
 800b050:	2304      	movs	r3, #4
 800b052:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b056:	e0ce      	b.n	800b1f6 <UART_SetConfig+0x27e>
 800b058:	2308      	movs	r3, #8
 800b05a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b05e:	e0ca      	b.n	800b1f6 <UART_SetConfig+0x27e>
 800b060:	2310      	movs	r3, #16
 800b062:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b066:	e0c6      	b.n	800b1f6 <UART_SetConfig+0x27e>
 800b068:	697b      	ldr	r3, [r7, #20]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	4a7d      	ldr	r2, [pc, #500]	@ (800b264 <UART_SetConfig+0x2ec>)
 800b06e:	4293      	cmp	r3, r2
 800b070:	d138      	bne.n	800b0e4 <UART_SetConfig+0x16c>
 800b072:	4b7b      	ldr	r3, [pc, #492]	@ (800b260 <UART_SetConfig+0x2e8>)
 800b074:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b078:	f003 030c 	and.w	r3, r3, #12
 800b07c:	2b0c      	cmp	r3, #12
 800b07e:	d82d      	bhi.n	800b0dc <UART_SetConfig+0x164>
 800b080:	a201      	add	r2, pc, #4	@ (adr r2, 800b088 <UART_SetConfig+0x110>)
 800b082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b086:	bf00      	nop
 800b088:	0800b0bd 	.word	0x0800b0bd
 800b08c:	0800b0dd 	.word	0x0800b0dd
 800b090:	0800b0dd 	.word	0x0800b0dd
 800b094:	0800b0dd 	.word	0x0800b0dd
 800b098:	0800b0cd 	.word	0x0800b0cd
 800b09c:	0800b0dd 	.word	0x0800b0dd
 800b0a0:	0800b0dd 	.word	0x0800b0dd
 800b0a4:	0800b0dd 	.word	0x0800b0dd
 800b0a8:	0800b0c5 	.word	0x0800b0c5
 800b0ac:	0800b0dd 	.word	0x0800b0dd
 800b0b0:	0800b0dd 	.word	0x0800b0dd
 800b0b4:	0800b0dd 	.word	0x0800b0dd
 800b0b8:	0800b0d5 	.word	0x0800b0d5
 800b0bc:	2300      	movs	r3, #0
 800b0be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b0c2:	e098      	b.n	800b1f6 <UART_SetConfig+0x27e>
 800b0c4:	2302      	movs	r3, #2
 800b0c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b0ca:	e094      	b.n	800b1f6 <UART_SetConfig+0x27e>
 800b0cc:	2304      	movs	r3, #4
 800b0ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b0d2:	e090      	b.n	800b1f6 <UART_SetConfig+0x27e>
 800b0d4:	2308      	movs	r3, #8
 800b0d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b0da:	e08c      	b.n	800b1f6 <UART_SetConfig+0x27e>
 800b0dc:	2310      	movs	r3, #16
 800b0de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b0e2:	e088      	b.n	800b1f6 <UART_SetConfig+0x27e>
 800b0e4:	697b      	ldr	r3, [r7, #20]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	4a5f      	ldr	r2, [pc, #380]	@ (800b268 <UART_SetConfig+0x2f0>)
 800b0ea:	4293      	cmp	r3, r2
 800b0ec:	d125      	bne.n	800b13a <UART_SetConfig+0x1c2>
 800b0ee:	4b5c      	ldr	r3, [pc, #368]	@ (800b260 <UART_SetConfig+0x2e8>)
 800b0f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b0f4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b0f8:	2b30      	cmp	r3, #48	@ 0x30
 800b0fa:	d016      	beq.n	800b12a <UART_SetConfig+0x1b2>
 800b0fc:	2b30      	cmp	r3, #48	@ 0x30
 800b0fe:	d818      	bhi.n	800b132 <UART_SetConfig+0x1ba>
 800b100:	2b20      	cmp	r3, #32
 800b102:	d00a      	beq.n	800b11a <UART_SetConfig+0x1a2>
 800b104:	2b20      	cmp	r3, #32
 800b106:	d814      	bhi.n	800b132 <UART_SetConfig+0x1ba>
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d002      	beq.n	800b112 <UART_SetConfig+0x19a>
 800b10c:	2b10      	cmp	r3, #16
 800b10e:	d008      	beq.n	800b122 <UART_SetConfig+0x1aa>
 800b110:	e00f      	b.n	800b132 <UART_SetConfig+0x1ba>
 800b112:	2300      	movs	r3, #0
 800b114:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b118:	e06d      	b.n	800b1f6 <UART_SetConfig+0x27e>
 800b11a:	2302      	movs	r3, #2
 800b11c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b120:	e069      	b.n	800b1f6 <UART_SetConfig+0x27e>
 800b122:	2304      	movs	r3, #4
 800b124:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b128:	e065      	b.n	800b1f6 <UART_SetConfig+0x27e>
 800b12a:	2308      	movs	r3, #8
 800b12c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b130:	e061      	b.n	800b1f6 <UART_SetConfig+0x27e>
 800b132:	2310      	movs	r3, #16
 800b134:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b138:	e05d      	b.n	800b1f6 <UART_SetConfig+0x27e>
 800b13a:	697b      	ldr	r3, [r7, #20]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	4a4b      	ldr	r2, [pc, #300]	@ (800b26c <UART_SetConfig+0x2f4>)
 800b140:	4293      	cmp	r3, r2
 800b142:	d125      	bne.n	800b190 <UART_SetConfig+0x218>
 800b144:	4b46      	ldr	r3, [pc, #280]	@ (800b260 <UART_SetConfig+0x2e8>)
 800b146:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b14a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800b14e:	2bc0      	cmp	r3, #192	@ 0xc0
 800b150:	d016      	beq.n	800b180 <UART_SetConfig+0x208>
 800b152:	2bc0      	cmp	r3, #192	@ 0xc0
 800b154:	d818      	bhi.n	800b188 <UART_SetConfig+0x210>
 800b156:	2b80      	cmp	r3, #128	@ 0x80
 800b158:	d00a      	beq.n	800b170 <UART_SetConfig+0x1f8>
 800b15a:	2b80      	cmp	r3, #128	@ 0x80
 800b15c:	d814      	bhi.n	800b188 <UART_SetConfig+0x210>
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d002      	beq.n	800b168 <UART_SetConfig+0x1f0>
 800b162:	2b40      	cmp	r3, #64	@ 0x40
 800b164:	d008      	beq.n	800b178 <UART_SetConfig+0x200>
 800b166:	e00f      	b.n	800b188 <UART_SetConfig+0x210>
 800b168:	2300      	movs	r3, #0
 800b16a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b16e:	e042      	b.n	800b1f6 <UART_SetConfig+0x27e>
 800b170:	2302      	movs	r3, #2
 800b172:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b176:	e03e      	b.n	800b1f6 <UART_SetConfig+0x27e>
 800b178:	2304      	movs	r3, #4
 800b17a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b17e:	e03a      	b.n	800b1f6 <UART_SetConfig+0x27e>
 800b180:	2308      	movs	r3, #8
 800b182:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b186:	e036      	b.n	800b1f6 <UART_SetConfig+0x27e>
 800b188:	2310      	movs	r3, #16
 800b18a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b18e:	e032      	b.n	800b1f6 <UART_SetConfig+0x27e>
 800b190:	697b      	ldr	r3, [r7, #20]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	4a30      	ldr	r2, [pc, #192]	@ (800b258 <UART_SetConfig+0x2e0>)
 800b196:	4293      	cmp	r3, r2
 800b198:	d12a      	bne.n	800b1f0 <UART_SetConfig+0x278>
 800b19a:	4b31      	ldr	r3, [pc, #196]	@ (800b260 <UART_SetConfig+0x2e8>)
 800b19c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b1a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800b1a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b1a8:	d01a      	beq.n	800b1e0 <UART_SetConfig+0x268>
 800b1aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b1ae:	d81b      	bhi.n	800b1e8 <UART_SetConfig+0x270>
 800b1b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b1b4:	d00c      	beq.n	800b1d0 <UART_SetConfig+0x258>
 800b1b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b1ba:	d815      	bhi.n	800b1e8 <UART_SetConfig+0x270>
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d003      	beq.n	800b1c8 <UART_SetConfig+0x250>
 800b1c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b1c4:	d008      	beq.n	800b1d8 <UART_SetConfig+0x260>
 800b1c6:	e00f      	b.n	800b1e8 <UART_SetConfig+0x270>
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b1ce:	e012      	b.n	800b1f6 <UART_SetConfig+0x27e>
 800b1d0:	2302      	movs	r3, #2
 800b1d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b1d6:	e00e      	b.n	800b1f6 <UART_SetConfig+0x27e>
 800b1d8:	2304      	movs	r3, #4
 800b1da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b1de:	e00a      	b.n	800b1f6 <UART_SetConfig+0x27e>
 800b1e0:	2308      	movs	r3, #8
 800b1e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b1e6:	e006      	b.n	800b1f6 <UART_SetConfig+0x27e>
 800b1e8:	2310      	movs	r3, #16
 800b1ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b1ee:	e002      	b.n	800b1f6 <UART_SetConfig+0x27e>
 800b1f0:	2310      	movs	r3, #16
 800b1f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b1f6:	697b      	ldr	r3, [r7, #20]
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	4a17      	ldr	r2, [pc, #92]	@ (800b258 <UART_SetConfig+0x2e0>)
 800b1fc:	4293      	cmp	r3, r2
 800b1fe:	f040 80a8 	bne.w	800b352 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b202:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b206:	2b08      	cmp	r3, #8
 800b208:	d834      	bhi.n	800b274 <UART_SetConfig+0x2fc>
 800b20a:	a201      	add	r2, pc, #4	@ (adr r2, 800b210 <UART_SetConfig+0x298>)
 800b20c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b210:	0800b235 	.word	0x0800b235
 800b214:	0800b275 	.word	0x0800b275
 800b218:	0800b23d 	.word	0x0800b23d
 800b21c:	0800b275 	.word	0x0800b275
 800b220:	0800b243 	.word	0x0800b243
 800b224:	0800b275 	.word	0x0800b275
 800b228:	0800b275 	.word	0x0800b275
 800b22c:	0800b275 	.word	0x0800b275
 800b230:	0800b24b 	.word	0x0800b24b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b234:	f7fe ff4e 	bl	800a0d4 <HAL_RCC_GetPCLK1Freq>
 800b238:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b23a:	e021      	b.n	800b280 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b23c:	4b0c      	ldr	r3, [pc, #48]	@ (800b270 <UART_SetConfig+0x2f8>)
 800b23e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b240:	e01e      	b.n	800b280 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b242:	f7fe fed9 	bl	8009ff8 <HAL_RCC_GetSysClockFreq>
 800b246:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b248:	e01a      	b.n	800b280 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b24a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b24e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b250:	e016      	b.n	800b280 <UART_SetConfig+0x308>
 800b252:	bf00      	nop
 800b254:	cfff69f3 	.word	0xcfff69f3
 800b258:	40008000 	.word	0x40008000
 800b25c:	40013800 	.word	0x40013800
 800b260:	40021000 	.word	0x40021000
 800b264:	40004400 	.word	0x40004400
 800b268:	40004800 	.word	0x40004800
 800b26c:	40004c00 	.word	0x40004c00
 800b270:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800b274:	2300      	movs	r3, #0
 800b276:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b278:	2301      	movs	r3, #1
 800b27a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b27e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b282:	2b00      	cmp	r3, #0
 800b284:	f000 812a 	beq.w	800b4dc <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b288:	697b      	ldr	r3, [r7, #20]
 800b28a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b28c:	4a9e      	ldr	r2, [pc, #632]	@ (800b508 <UART_SetConfig+0x590>)
 800b28e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b292:	461a      	mov	r2, r3
 800b294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b296:	fbb3 f3f2 	udiv	r3, r3, r2
 800b29a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b29c:	697b      	ldr	r3, [r7, #20]
 800b29e:	685a      	ldr	r2, [r3, #4]
 800b2a0:	4613      	mov	r3, r2
 800b2a2:	005b      	lsls	r3, r3, #1
 800b2a4:	4413      	add	r3, r2
 800b2a6:	69ba      	ldr	r2, [r7, #24]
 800b2a8:	429a      	cmp	r2, r3
 800b2aa:	d305      	bcc.n	800b2b8 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b2ac:	697b      	ldr	r3, [r7, #20]
 800b2ae:	685b      	ldr	r3, [r3, #4]
 800b2b0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b2b2:	69ba      	ldr	r2, [r7, #24]
 800b2b4:	429a      	cmp	r2, r3
 800b2b6:	d903      	bls.n	800b2c0 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800b2b8:	2301      	movs	r3, #1
 800b2ba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b2be:	e10d      	b.n	800b4dc <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b2c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2c2:	2200      	movs	r2, #0
 800b2c4:	60bb      	str	r3, [r7, #8]
 800b2c6:	60fa      	str	r2, [r7, #12]
 800b2c8:	697b      	ldr	r3, [r7, #20]
 800b2ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2cc:	4a8e      	ldr	r2, [pc, #568]	@ (800b508 <UART_SetConfig+0x590>)
 800b2ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b2d2:	b29b      	uxth	r3, r3
 800b2d4:	2200      	movs	r2, #0
 800b2d6:	603b      	str	r3, [r7, #0]
 800b2d8:	607a      	str	r2, [r7, #4]
 800b2da:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b2de:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b2e2:	f7f5 fc89 	bl	8000bf8 <__aeabi_uldivmod>
 800b2e6:	4602      	mov	r2, r0
 800b2e8:	460b      	mov	r3, r1
 800b2ea:	4610      	mov	r0, r2
 800b2ec:	4619      	mov	r1, r3
 800b2ee:	f04f 0200 	mov.w	r2, #0
 800b2f2:	f04f 0300 	mov.w	r3, #0
 800b2f6:	020b      	lsls	r3, r1, #8
 800b2f8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b2fc:	0202      	lsls	r2, r0, #8
 800b2fe:	6979      	ldr	r1, [r7, #20]
 800b300:	6849      	ldr	r1, [r1, #4]
 800b302:	0849      	lsrs	r1, r1, #1
 800b304:	2000      	movs	r0, #0
 800b306:	460c      	mov	r4, r1
 800b308:	4605      	mov	r5, r0
 800b30a:	eb12 0804 	adds.w	r8, r2, r4
 800b30e:	eb43 0905 	adc.w	r9, r3, r5
 800b312:	697b      	ldr	r3, [r7, #20]
 800b314:	685b      	ldr	r3, [r3, #4]
 800b316:	2200      	movs	r2, #0
 800b318:	469a      	mov	sl, r3
 800b31a:	4693      	mov	fp, r2
 800b31c:	4652      	mov	r2, sl
 800b31e:	465b      	mov	r3, fp
 800b320:	4640      	mov	r0, r8
 800b322:	4649      	mov	r1, r9
 800b324:	f7f5 fc68 	bl	8000bf8 <__aeabi_uldivmod>
 800b328:	4602      	mov	r2, r0
 800b32a:	460b      	mov	r3, r1
 800b32c:	4613      	mov	r3, r2
 800b32e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b330:	6a3b      	ldr	r3, [r7, #32]
 800b332:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b336:	d308      	bcc.n	800b34a <UART_SetConfig+0x3d2>
 800b338:	6a3b      	ldr	r3, [r7, #32]
 800b33a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b33e:	d204      	bcs.n	800b34a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800b340:	697b      	ldr	r3, [r7, #20]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	6a3a      	ldr	r2, [r7, #32]
 800b346:	60da      	str	r2, [r3, #12]
 800b348:	e0c8      	b.n	800b4dc <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800b34a:	2301      	movs	r3, #1
 800b34c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b350:	e0c4      	b.n	800b4dc <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b352:	697b      	ldr	r3, [r7, #20]
 800b354:	69db      	ldr	r3, [r3, #28]
 800b356:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b35a:	d167      	bne.n	800b42c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800b35c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b360:	2b08      	cmp	r3, #8
 800b362:	d828      	bhi.n	800b3b6 <UART_SetConfig+0x43e>
 800b364:	a201      	add	r2, pc, #4	@ (adr r2, 800b36c <UART_SetConfig+0x3f4>)
 800b366:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b36a:	bf00      	nop
 800b36c:	0800b391 	.word	0x0800b391
 800b370:	0800b399 	.word	0x0800b399
 800b374:	0800b3a1 	.word	0x0800b3a1
 800b378:	0800b3b7 	.word	0x0800b3b7
 800b37c:	0800b3a7 	.word	0x0800b3a7
 800b380:	0800b3b7 	.word	0x0800b3b7
 800b384:	0800b3b7 	.word	0x0800b3b7
 800b388:	0800b3b7 	.word	0x0800b3b7
 800b38c:	0800b3af 	.word	0x0800b3af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b390:	f7fe fea0 	bl	800a0d4 <HAL_RCC_GetPCLK1Freq>
 800b394:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b396:	e014      	b.n	800b3c2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b398:	f7fe feb2 	bl	800a100 <HAL_RCC_GetPCLK2Freq>
 800b39c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b39e:	e010      	b.n	800b3c2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b3a0:	4b5a      	ldr	r3, [pc, #360]	@ (800b50c <UART_SetConfig+0x594>)
 800b3a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b3a4:	e00d      	b.n	800b3c2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b3a6:	f7fe fe27 	bl	8009ff8 <HAL_RCC_GetSysClockFreq>
 800b3aa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b3ac:	e009      	b.n	800b3c2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b3ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b3b2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b3b4:	e005      	b.n	800b3c2 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800b3b6:	2300      	movs	r3, #0
 800b3b8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b3ba:	2301      	movs	r3, #1
 800b3bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b3c0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b3c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	f000 8089 	beq.w	800b4dc <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b3ca:	697b      	ldr	r3, [r7, #20]
 800b3cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3ce:	4a4e      	ldr	r2, [pc, #312]	@ (800b508 <UART_SetConfig+0x590>)
 800b3d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b3d4:	461a      	mov	r2, r3
 800b3d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3d8:	fbb3 f3f2 	udiv	r3, r3, r2
 800b3dc:	005a      	lsls	r2, r3, #1
 800b3de:	697b      	ldr	r3, [r7, #20]
 800b3e0:	685b      	ldr	r3, [r3, #4]
 800b3e2:	085b      	lsrs	r3, r3, #1
 800b3e4:	441a      	add	r2, r3
 800b3e6:	697b      	ldr	r3, [r7, #20]
 800b3e8:	685b      	ldr	r3, [r3, #4]
 800b3ea:	fbb2 f3f3 	udiv	r3, r2, r3
 800b3ee:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b3f0:	6a3b      	ldr	r3, [r7, #32]
 800b3f2:	2b0f      	cmp	r3, #15
 800b3f4:	d916      	bls.n	800b424 <UART_SetConfig+0x4ac>
 800b3f6:	6a3b      	ldr	r3, [r7, #32]
 800b3f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b3fc:	d212      	bcs.n	800b424 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b3fe:	6a3b      	ldr	r3, [r7, #32]
 800b400:	b29b      	uxth	r3, r3
 800b402:	f023 030f 	bic.w	r3, r3, #15
 800b406:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b408:	6a3b      	ldr	r3, [r7, #32]
 800b40a:	085b      	lsrs	r3, r3, #1
 800b40c:	b29b      	uxth	r3, r3
 800b40e:	f003 0307 	and.w	r3, r3, #7
 800b412:	b29a      	uxth	r2, r3
 800b414:	8bfb      	ldrh	r3, [r7, #30]
 800b416:	4313      	orrs	r3, r2
 800b418:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800b41a:	697b      	ldr	r3, [r7, #20]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	8bfa      	ldrh	r2, [r7, #30]
 800b420:	60da      	str	r2, [r3, #12]
 800b422:	e05b      	b.n	800b4dc <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800b424:	2301      	movs	r3, #1
 800b426:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b42a:	e057      	b.n	800b4dc <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b42c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b430:	2b08      	cmp	r3, #8
 800b432:	d828      	bhi.n	800b486 <UART_SetConfig+0x50e>
 800b434:	a201      	add	r2, pc, #4	@ (adr r2, 800b43c <UART_SetConfig+0x4c4>)
 800b436:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b43a:	bf00      	nop
 800b43c:	0800b461 	.word	0x0800b461
 800b440:	0800b469 	.word	0x0800b469
 800b444:	0800b471 	.word	0x0800b471
 800b448:	0800b487 	.word	0x0800b487
 800b44c:	0800b477 	.word	0x0800b477
 800b450:	0800b487 	.word	0x0800b487
 800b454:	0800b487 	.word	0x0800b487
 800b458:	0800b487 	.word	0x0800b487
 800b45c:	0800b47f 	.word	0x0800b47f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b460:	f7fe fe38 	bl	800a0d4 <HAL_RCC_GetPCLK1Freq>
 800b464:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b466:	e014      	b.n	800b492 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b468:	f7fe fe4a 	bl	800a100 <HAL_RCC_GetPCLK2Freq>
 800b46c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b46e:	e010      	b.n	800b492 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b470:	4b26      	ldr	r3, [pc, #152]	@ (800b50c <UART_SetConfig+0x594>)
 800b472:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b474:	e00d      	b.n	800b492 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b476:	f7fe fdbf 	bl	8009ff8 <HAL_RCC_GetSysClockFreq>
 800b47a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b47c:	e009      	b.n	800b492 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b47e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b482:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b484:	e005      	b.n	800b492 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800b486:	2300      	movs	r3, #0
 800b488:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b48a:	2301      	movs	r3, #1
 800b48c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b490:	bf00      	nop
    }

    if (pclk != 0U)
 800b492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b494:	2b00      	cmp	r3, #0
 800b496:	d021      	beq.n	800b4dc <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b498:	697b      	ldr	r3, [r7, #20]
 800b49a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b49c:	4a1a      	ldr	r2, [pc, #104]	@ (800b508 <UART_SetConfig+0x590>)
 800b49e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b4a2:	461a      	mov	r2, r3
 800b4a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4a6:	fbb3 f2f2 	udiv	r2, r3, r2
 800b4aa:	697b      	ldr	r3, [r7, #20]
 800b4ac:	685b      	ldr	r3, [r3, #4]
 800b4ae:	085b      	lsrs	r3, r3, #1
 800b4b0:	441a      	add	r2, r3
 800b4b2:	697b      	ldr	r3, [r7, #20]
 800b4b4:	685b      	ldr	r3, [r3, #4]
 800b4b6:	fbb2 f3f3 	udiv	r3, r2, r3
 800b4ba:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b4bc:	6a3b      	ldr	r3, [r7, #32]
 800b4be:	2b0f      	cmp	r3, #15
 800b4c0:	d909      	bls.n	800b4d6 <UART_SetConfig+0x55e>
 800b4c2:	6a3b      	ldr	r3, [r7, #32]
 800b4c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b4c8:	d205      	bcs.n	800b4d6 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b4ca:	6a3b      	ldr	r3, [r7, #32]
 800b4cc:	b29a      	uxth	r2, r3
 800b4ce:	697b      	ldr	r3, [r7, #20]
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	60da      	str	r2, [r3, #12]
 800b4d4:	e002      	b.n	800b4dc <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800b4d6:	2301      	movs	r3, #1
 800b4d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b4dc:	697b      	ldr	r3, [r7, #20]
 800b4de:	2201      	movs	r2, #1
 800b4e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b4e4:	697b      	ldr	r3, [r7, #20]
 800b4e6:	2201      	movs	r2, #1
 800b4e8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b4ec:	697b      	ldr	r3, [r7, #20]
 800b4ee:	2200      	movs	r2, #0
 800b4f0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b4f2:	697b      	ldr	r3, [r7, #20]
 800b4f4:	2200      	movs	r2, #0
 800b4f6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b4f8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	3730      	adds	r7, #48	@ 0x30
 800b500:	46bd      	mov	sp, r7
 800b502:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b506:	bf00      	nop
 800b508:	08014c60 	.word	0x08014c60
 800b50c:	00f42400 	.word	0x00f42400

0800b510 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b510:	b480      	push	{r7}
 800b512:	b083      	sub	sp, #12
 800b514:	af00      	add	r7, sp, #0
 800b516:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b51c:	f003 0308 	and.w	r3, r3, #8
 800b520:	2b00      	cmp	r3, #0
 800b522:	d00a      	beq.n	800b53a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	685b      	ldr	r3, [r3, #4]
 800b52a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	430a      	orrs	r2, r1
 800b538:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b53e:	f003 0301 	and.w	r3, r3, #1
 800b542:	2b00      	cmp	r3, #0
 800b544:	d00a      	beq.n	800b55c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	685b      	ldr	r3, [r3, #4]
 800b54c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	430a      	orrs	r2, r1
 800b55a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b560:	f003 0302 	and.w	r3, r3, #2
 800b564:	2b00      	cmp	r3, #0
 800b566:	d00a      	beq.n	800b57e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	685b      	ldr	r3, [r3, #4]
 800b56e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	430a      	orrs	r2, r1
 800b57c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b582:	f003 0304 	and.w	r3, r3, #4
 800b586:	2b00      	cmp	r3, #0
 800b588:	d00a      	beq.n	800b5a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	685b      	ldr	r3, [r3, #4]
 800b590:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	430a      	orrs	r2, r1
 800b59e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5a4:	f003 0310 	and.w	r3, r3, #16
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d00a      	beq.n	800b5c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	689b      	ldr	r3, [r3, #8]
 800b5b2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	430a      	orrs	r2, r1
 800b5c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5c6:	f003 0320 	and.w	r3, r3, #32
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d00a      	beq.n	800b5e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	689b      	ldr	r3, [r3, #8]
 800b5d4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	430a      	orrs	r2, r1
 800b5e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d01a      	beq.n	800b626 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	685b      	ldr	r3, [r3, #4]
 800b5f6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	430a      	orrs	r2, r1
 800b604:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b60a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b60e:	d10a      	bne.n	800b626 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	685b      	ldr	r3, [r3, #4]
 800b616:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	430a      	orrs	r2, r1
 800b624:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b62a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d00a      	beq.n	800b648 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	685b      	ldr	r3, [r3, #4]
 800b638:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	430a      	orrs	r2, r1
 800b646:	605a      	str	r2, [r3, #4]
  }
}
 800b648:	bf00      	nop
 800b64a:	370c      	adds	r7, #12
 800b64c:	46bd      	mov	sp, r7
 800b64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b652:	4770      	bx	lr

0800b654 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b654:	b580      	push	{r7, lr}
 800b656:	b098      	sub	sp, #96	@ 0x60
 800b658:	af02      	add	r7, sp, #8
 800b65a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	2200      	movs	r2, #0
 800b660:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b664:	f7f8 feae 	bl	80043c4 <HAL_GetTick>
 800b668:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	f003 0308 	and.w	r3, r3, #8
 800b674:	2b08      	cmp	r3, #8
 800b676:	d12f      	bne.n	800b6d8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b678:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b67c:	9300      	str	r3, [sp, #0]
 800b67e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b680:	2200      	movs	r2, #0
 800b682:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b686:	6878      	ldr	r0, [r7, #4]
 800b688:	f000 f88e 	bl	800b7a8 <UART_WaitOnFlagUntilTimeout>
 800b68c:	4603      	mov	r3, r0
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d022      	beq.n	800b6d8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b698:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b69a:	e853 3f00 	ldrex	r3, [r3]
 800b69e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b6a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b6a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b6a6:	653b      	str	r3, [r7, #80]	@ 0x50
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	461a      	mov	r2, r3
 800b6ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b6b0:	647b      	str	r3, [r7, #68]	@ 0x44
 800b6b2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b6b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b6b8:	e841 2300 	strex	r3, r2, [r1]
 800b6bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b6be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d1e6      	bne.n	800b692 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	2220      	movs	r2, #32
 800b6c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	2200      	movs	r2, #0
 800b6d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b6d4:	2303      	movs	r3, #3
 800b6d6:	e063      	b.n	800b7a0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	f003 0304 	and.w	r3, r3, #4
 800b6e2:	2b04      	cmp	r3, #4
 800b6e4:	d149      	bne.n	800b77a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b6e6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b6ea:	9300      	str	r3, [sp, #0]
 800b6ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b6ee:	2200      	movs	r2, #0
 800b6f0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b6f4:	6878      	ldr	r0, [r7, #4]
 800b6f6:	f000 f857 	bl	800b7a8 <UART_WaitOnFlagUntilTimeout>
 800b6fa:	4603      	mov	r3, r0
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d03c      	beq.n	800b77a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b708:	e853 3f00 	ldrex	r3, [r3]
 800b70c:	623b      	str	r3, [r7, #32]
   return(result);
 800b70e:	6a3b      	ldr	r3, [r7, #32]
 800b710:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b714:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	461a      	mov	r2, r3
 800b71c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b71e:	633b      	str	r3, [r7, #48]	@ 0x30
 800b720:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b722:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b724:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b726:	e841 2300 	strex	r3, r2, [r1]
 800b72a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b72c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d1e6      	bne.n	800b700 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	3308      	adds	r3, #8
 800b738:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b73a:	693b      	ldr	r3, [r7, #16]
 800b73c:	e853 3f00 	ldrex	r3, [r3]
 800b740:	60fb      	str	r3, [r7, #12]
   return(result);
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	f023 0301 	bic.w	r3, r3, #1
 800b748:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	3308      	adds	r3, #8
 800b750:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b752:	61fa      	str	r2, [r7, #28]
 800b754:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b756:	69b9      	ldr	r1, [r7, #24]
 800b758:	69fa      	ldr	r2, [r7, #28]
 800b75a:	e841 2300 	strex	r3, r2, [r1]
 800b75e:	617b      	str	r3, [r7, #20]
   return(result);
 800b760:	697b      	ldr	r3, [r7, #20]
 800b762:	2b00      	cmp	r3, #0
 800b764:	d1e5      	bne.n	800b732 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	2220      	movs	r2, #32
 800b76a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	2200      	movs	r2, #0
 800b772:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b776:	2303      	movs	r3, #3
 800b778:	e012      	b.n	800b7a0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	2220      	movs	r2, #32
 800b77e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	2220      	movs	r2, #32
 800b786:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	2200      	movs	r2, #0
 800b78e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	2200      	movs	r2, #0
 800b794:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	2200      	movs	r2, #0
 800b79a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b79e:	2300      	movs	r3, #0
}
 800b7a0:	4618      	mov	r0, r3
 800b7a2:	3758      	adds	r7, #88	@ 0x58
 800b7a4:	46bd      	mov	sp, r7
 800b7a6:	bd80      	pop	{r7, pc}

0800b7a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b7a8:	b580      	push	{r7, lr}
 800b7aa:	b084      	sub	sp, #16
 800b7ac:	af00      	add	r7, sp, #0
 800b7ae:	60f8      	str	r0, [r7, #12]
 800b7b0:	60b9      	str	r1, [r7, #8]
 800b7b2:	603b      	str	r3, [r7, #0]
 800b7b4:	4613      	mov	r3, r2
 800b7b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b7b8:	e04f      	b.n	800b85a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b7ba:	69bb      	ldr	r3, [r7, #24]
 800b7bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7c0:	d04b      	beq.n	800b85a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b7c2:	f7f8 fdff 	bl	80043c4 <HAL_GetTick>
 800b7c6:	4602      	mov	r2, r0
 800b7c8:	683b      	ldr	r3, [r7, #0]
 800b7ca:	1ad3      	subs	r3, r2, r3
 800b7cc:	69ba      	ldr	r2, [r7, #24]
 800b7ce:	429a      	cmp	r2, r3
 800b7d0:	d302      	bcc.n	800b7d8 <UART_WaitOnFlagUntilTimeout+0x30>
 800b7d2:	69bb      	ldr	r3, [r7, #24]
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d101      	bne.n	800b7dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b7d8:	2303      	movs	r3, #3
 800b7da:	e04e      	b.n	800b87a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	f003 0304 	and.w	r3, r3, #4
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d037      	beq.n	800b85a <UART_WaitOnFlagUntilTimeout+0xb2>
 800b7ea:	68bb      	ldr	r3, [r7, #8]
 800b7ec:	2b80      	cmp	r3, #128	@ 0x80
 800b7ee:	d034      	beq.n	800b85a <UART_WaitOnFlagUntilTimeout+0xb2>
 800b7f0:	68bb      	ldr	r3, [r7, #8]
 800b7f2:	2b40      	cmp	r3, #64	@ 0x40
 800b7f4:	d031      	beq.n	800b85a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	69db      	ldr	r3, [r3, #28]
 800b7fc:	f003 0308 	and.w	r3, r3, #8
 800b800:	2b08      	cmp	r3, #8
 800b802:	d110      	bne.n	800b826 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	2208      	movs	r2, #8
 800b80a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b80c:	68f8      	ldr	r0, [r7, #12]
 800b80e:	f000 f920 	bl	800ba52 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	2208      	movs	r2, #8
 800b816:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	2200      	movs	r2, #0
 800b81e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b822:	2301      	movs	r3, #1
 800b824:	e029      	b.n	800b87a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	69db      	ldr	r3, [r3, #28]
 800b82c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b830:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b834:	d111      	bne.n	800b85a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b83e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b840:	68f8      	ldr	r0, [r7, #12]
 800b842:	f000 f906 	bl	800ba52 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	2220      	movs	r2, #32
 800b84a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	2200      	movs	r2, #0
 800b852:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b856:	2303      	movs	r3, #3
 800b858:	e00f      	b.n	800b87a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	69da      	ldr	r2, [r3, #28]
 800b860:	68bb      	ldr	r3, [r7, #8]
 800b862:	4013      	ands	r3, r2
 800b864:	68ba      	ldr	r2, [r7, #8]
 800b866:	429a      	cmp	r2, r3
 800b868:	bf0c      	ite	eq
 800b86a:	2301      	moveq	r3, #1
 800b86c:	2300      	movne	r3, #0
 800b86e:	b2db      	uxtb	r3, r3
 800b870:	461a      	mov	r2, r3
 800b872:	79fb      	ldrb	r3, [r7, #7]
 800b874:	429a      	cmp	r2, r3
 800b876:	d0a0      	beq.n	800b7ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b878:	2300      	movs	r3, #0
}
 800b87a:	4618      	mov	r0, r3
 800b87c:	3710      	adds	r7, #16
 800b87e:	46bd      	mov	sp, r7
 800b880:	bd80      	pop	{r7, pc}
	...

0800b884 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b884:	b580      	push	{r7, lr}
 800b886:	b096      	sub	sp, #88	@ 0x58
 800b888:	af00      	add	r7, sp, #0
 800b88a:	60f8      	str	r0, [r7, #12]
 800b88c:	60b9      	str	r1, [r7, #8]
 800b88e:	4613      	mov	r3, r2
 800b890:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	68ba      	ldr	r2, [r7, #8]
 800b896:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	88fa      	ldrh	r2, [r7, #6]
 800b89c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	2200      	movs	r2, #0
 800b8a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	2222      	movs	r2, #34	@ 0x22
 800b8ac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	d02d      	beq.n	800b916 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b8c0:	4a40      	ldr	r2, [pc, #256]	@ (800b9c4 <UART_Start_Receive_DMA+0x140>)
 800b8c2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b8ca:	4a3f      	ldr	r2, [pc, #252]	@ (800b9c8 <UART_Start_Receive_DMA+0x144>)
 800b8cc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b8d4:	4a3d      	ldr	r2, [pc, #244]	@ (800b9cc <UART_Start_Receive_DMA+0x148>)
 800b8d6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b8de:	2200      	movs	r2, #0
 800b8e0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	3324      	adds	r3, #36	@ 0x24
 800b8ee:	4619      	mov	r1, r3
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b8f4:	461a      	mov	r2, r3
 800b8f6:	88fb      	ldrh	r3, [r7, #6]
 800b8f8:	f7fa fdf0 	bl	80064dc <HAL_DMA_Start_IT>
 800b8fc:	4603      	mov	r3, r0
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d009      	beq.n	800b916 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	2210      	movs	r2, #16
 800b906:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	2220      	movs	r2, #32
 800b90e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800b912:	2301      	movs	r3, #1
 800b914:	e051      	b.n	800b9ba <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	691b      	ldr	r3, [r3, #16]
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d018      	beq.n	800b950 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b924:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b926:	e853 3f00 	ldrex	r3, [r3]
 800b92a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b92c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b92e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b932:	657b      	str	r3, [r7, #84]	@ 0x54
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	461a      	mov	r2, r3
 800b93a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b93c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b93e:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b940:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b942:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b944:	e841 2300 	strex	r3, r2, [r1]
 800b948:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b94a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d1e6      	bne.n	800b91e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	3308      	adds	r3, #8
 800b956:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b95a:	e853 3f00 	ldrex	r3, [r3]
 800b95e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b962:	f043 0301 	orr.w	r3, r3, #1
 800b966:	653b      	str	r3, [r7, #80]	@ 0x50
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	3308      	adds	r3, #8
 800b96e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b970:	637a      	str	r2, [r7, #52]	@ 0x34
 800b972:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b974:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b976:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b978:	e841 2300 	strex	r3, r2, [r1]
 800b97c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b97e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b980:	2b00      	cmp	r3, #0
 800b982:	d1e5      	bne.n	800b950 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	3308      	adds	r3, #8
 800b98a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b98c:	697b      	ldr	r3, [r7, #20]
 800b98e:	e853 3f00 	ldrex	r3, [r3]
 800b992:	613b      	str	r3, [r7, #16]
   return(result);
 800b994:	693b      	ldr	r3, [r7, #16]
 800b996:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b99a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	3308      	adds	r3, #8
 800b9a2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b9a4:	623a      	str	r2, [r7, #32]
 800b9a6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9a8:	69f9      	ldr	r1, [r7, #28]
 800b9aa:	6a3a      	ldr	r2, [r7, #32]
 800b9ac:	e841 2300 	strex	r3, r2, [r1]
 800b9b0:	61bb      	str	r3, [r7, #24]
   return(result);
 800b9b2:	69bb      	ldr	r3, [r7, #24]
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d1e5      	bne.n	800b984 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800b9b8:	2300      	movs	r3, #0
}
 800b9ba:	4618      	mov	r0, r3
 800b9bc:	3758      	adds	r7, #88	@ 0x58
 800b9be:	46bd      	mov	sp, r7
 800b9c0:	bd80      	pop	{r7, pc}
 800b9c2:	bf00      	nop
 800b9c4:	0800bbd5 	.word	0x0800bbd5
 800b9c8:	0800bd01 	.word	0x0800bd01
 800b9cc:	0800bd3f 	.word	0x0800bd3f

0800b9d0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b9d0:	b480      	push	{r7}
 800b9d2:	b08f      	sub	sp, #60	@ 0x3c
 800b9d4:	af00      	add	r7, sp, #0
 800b9d6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9de:	6a3b      	ldr	r3, [r7, #32]
 800b9e0:	e853 3f00 	ldrex	r3, [r3]
 800b9e4:	61fb      	str	r3, [r7, #28]
   return(result);
 800b9e6:	69fb      	ldr	r3, [r7, #28]
 800b9e8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800b9ec:	637b      	str	r3, [r7, #52]	@ 0x34
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	461a      	mov	r2, r3
 800b9f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b9f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b9f8:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b9fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b9fe:	e841 2300 	strex	r3, r2, [r1]
 800ba02:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ba04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d1e6      	bne.n	800b9d8 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	3308      	adds	r3, #8
 800ba10:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	e853 3f00 	ldrex	r3, [r3]
 800ba18:	60bb      	str	r3, [r7, #8]
   return(result);
 800ba1a:	68bb      	ldr	r3, [r7, #8]
 800ba1c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800ba20:	633b      	str	r3, [r7, #48]	@ 0x30
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	3308      	adds	r3, #8
 800ba28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ba2a:	61ba      	str	r2, [r7, #24]
 800ba2c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba2e:	6979      	ldr	r1, [r7, #20]
 800ba30:	69ba      	ldr	r2, [r7, #24]
 800ba32:	e841 2300 	strex	r3, r2, [r1]
 800ba36:	613b      	str	r3, [r7, #16]
   return(result);
 800ba38:	693b      	ldr	r3, [r7, #16]
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d1e5      	bne.n	800ba0a <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	2220      	movs	r2, #32
 800ba42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800ba46:	bf00      	nop
 800ba48:	373c      	adds	r7, #60	@ 0x3c
 800ba4a:	46bd      	mov	sp, r7
 800ba4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba50:	4770      	bx	lr

0800ba52 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ba52:	b480      	push	{r7}
 800ba54:	b095      	sub	sp, #84	@ 0x54
 800ba56:	af00      	add	r7, sp, #0
 800ba58:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba62:	e853 3f00 	ldrex	r3, [r3]
 800ba66:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ba68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba6a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ba6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	461a      	mov	r2, r3
 800ba76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ba78:	643b      	str	r3, [r7, #64]	@ 0x40
 800ba7a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba7c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ba7e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ba80:	e841 2300 	strex	r3, r2, [r1]
 800ba84:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ba86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d1e6      	bne.n	800ba5a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	3308      	adds	r3, #8
 800ba92:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba94:	6a3b      	ldr	r3, [r7, #32]
 800ba96:	e853 3f00 	ldrex	r3, [r3]
 800ba9a:	61fb      	str	r3, [r7, #28]
   return(result);
 800ba9c:	69fb      	ldr	r3, [r7, #28]
 800ba9e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800baa2:	f023 0301 	bic.w	r3, r3, #1
 800baa6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	3308      	adds	r3, #8
 800baae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bab0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bab2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bab4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bab6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bab8:	e841 2300 	strex	r3, r2, [r1]
 800babc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800babe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d1e3      	bne.n	800ba8c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bac8:	2b01      	cmp	r3, #1
 800baca:	d118      	bne.n	800bafe <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	e853 3f00 	ldrex	r3, [r3]
 800bad8:	60bb      	str	r3, [r7, #8]
   return(result);
 800bada:	68bb      	ldr	r3, [r7, #8]
 800badc:	f023 0310 	bic.w	r3, r3, #16
 800bae0:	647b      	str	r3, [r7, #68]	@ 0x44
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	461a      	mov	r2, r3
 800bae8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800baea:	61bb      	str	r3, [r7, #24]
 800baec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800baee:	6979      	ldr	r1, [r7, #20]
 800baf0:	69ba      	ldr	r2, [r7, #24]
 800baf2:	e841 2300 	strex	r3, r2, [r1]
 800baf6:	613b      	str	r3, [r7, #16]
   return(result);
 800baf8:	693b      	ldr	r3, [r7, #16]
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d1e6      	bne.n	800bacc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	2220      	movs	r2, #32
 800bb02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	2200      	movs	r2, #0
 800bb0a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	2200      	movs	r2, #0
 800bb10:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800bb12:	bf00      	nop
 800bb14:	3754      	adds	r7, #84	@ 0x54
 800bb16:	46bd      	mov	sp, r7
 800bb18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb1c:	4770      	bx	lr

0800bb1e <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800bb1e:	b580      	push	{r7, lr}
 800bb20:	b090      	sub	sp, #64	@ 0x40
 800bb22:	af00      	add	r7, sp, #0
 800bb24:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb2a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	f003 0320 	and.w	r3, r3, #32
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d137      	bne.n	800bbaa <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800bb3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb3c:	2200      	movs	r2, #0
 800bb3e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800bb42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	3308      	adds	r3, #8
 800bb48:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb4c:	e853 3f00 	ldrex	r3, [r3]
 800bb50:	623b      	str	r3, [r7, #32]
   return(result);
 800bb52:	6a3b      	ldr	r3, [r7, #32]
 800bb54:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bb58:	63bb      	str	r3, [r7, #56]	@ 0x38
 800bb5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	3308      	adds	r3, #8
 800bb60:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bb62:	633a      	str	r2, [r7, #48]	@ 0x30
 800bb64:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bb68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bb6a:	e841 2300 	strex	r3, r2, [r1]
 800bb6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bb70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d1e5      	bne.n	800bb42 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bb76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb7c:	693b      	ldr	r3, [r7, #16]
 800bb7e:	e853 3f00 	ldrex	r3, [r3]
 800bb82:	60fb      	str	r3, [r7, #12]
   return(result);
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb8a:	637b      	str	r3, [r7, #52]	@ 0x34
 800bb8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	461a      	mov	r2, r3
 800bb92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb94:	61fb      	str	r3, [r7, #28]
 800bb96:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb98:	69b9      	ldr	r1, [r7, #24]
 800bb9a:	69fa      	ldr	r2, [r7, #28]
 800bb9c:	e841 2300 	strex	r3, r2, [r1]
 800bba0:	617b      	str	r3, [r7, #20]
   return(result);
 800bba2:	697b      	ldr	r3, [r7, #20]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d1e6      	bne.n	800bb76 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800bba8:	e002      	b.n	800bbb0 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800bbaa:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800bbac:	f7ff f9b2 	bl	800af14 <HAL_UART_TxCpltCallback>
}
 800bbb0:	bf00      	nop
 800bbb2:	3740      	adds	r7, #64	@ 0x40
 800bbb4:	46bd      	mov	sp, r7
 800bbb6:	bd80      	pop	{r7, pc}

0800bbb8 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800bbb8:	b580      	push	{r7, lr}
 800bbba:	b084      	sub	sp, #16
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbc4:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800bbc6:	68f8      	ldr	r0, [r7, #12]
 800bbc8:	f7ff f9ae 	bl	800af28 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bbcc:	bf00      	nop
 800bbce:	3710      	adds	r7, #16
 800bbd0:	46bd      	mov	sp, r7
 800bbd2:	bd80      	pop	{r7, pc}

0800bbd4 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800bbd4:	b580      	push	{r7, lr}
 800bbd6:	b09c      	sub	sp, #112	@ 0x70
 800bbd8:	af00      	add	r7, sp, #0
 800bbda:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbe0:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	f003 0320 	and.w	r3, r3, #32
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d171      	bne.n	800bcd4 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800bbf0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bbf2:	2200      	movs	r2, #0
 800bbf4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bbf8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbfe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bc00:	e853 3f00 	ldrex	r3, [r3]
 800bc04:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800bc06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bc08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bc0c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bc0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	461a      	mov	r2, r3
 800bc14:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bc16:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bc18:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc1a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bc1c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bc1e:	e841 2300 	strex	r3, r2, [r1]
 800bc22:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800bc24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d1e6      	bne.n	800bbf8 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bc2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	3308      	adds	r3, #8
 800bc30:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc34:	e853 3f00 	ldrex	r3, [r3]
 800bc38:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bc3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc3c:	f023 0301 	bic.w	r3, r3, #1
 800bc40:	667b      	str	r3, [r7, #100]	@ 0x64
 800bc42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	3308      	adds	r3, #8
 800bc48:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800bc4a:	647a      	str	r2, [r7, #68]	@ 0x44
 800bc4c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc4e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bc50:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bc52:	e841 2300 	strex	r3, r2, [r1]
 800bc56:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bc58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d1e5      	bne.n	800bc2a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bc5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	3308      	adds	r3, #8
 800bc64:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc68:	e853 3f00 	ldrex	r3, [r3]
 800bc6c:	623b      	str	r3, [r7, #32]
   return(result);
 800bc6e:	6a3b      	ldr	r3, [r7, #32]
 800bc70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bc74:	663b      	str	r3, [r7, #96]	@ 0x60
 800bc76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	3308      	adds	r3, #8
 800bc7c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800bc7e:	633a      	str	r2, [r7, #48]	@ 0x30
 800bc80:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc82:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bc84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc86:	e841 2300 	strex	r3, r2, [r1]
 800bc8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bc8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d1e5      	bne.n	800bc5e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800bc92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc94:	2220      	movs	r2, #32
 800bc96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bc9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc9c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bc9e:	2b01      	cmp	r3, #1
 800bca0:	d118      	bne.n	800bcd4 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bca2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bca8:	693b      	ldr	r3, [r7, #16]
 800bcaa:	e853 3f00 	ldrex	r3, [r3]
 800bcae:	60fb      	str	r3, [r7, #12]
   return(result);
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	f023 0310 	bic.w	r3, r3, #16
 800bcb6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bcb8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	461a      	mov	r2, r3
 800bcbe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bcc0:	61fb      	str	r3, [r7, #28]
 800bcc2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcc4:	69b9      	ldr	r1, [r7, #24]
 800bcc6:	69fa      	ldr	r2, [r7, #28]
 800bcc8:	e841 2300 	strex	r3, r2, [r1]
 800bccc:	617b      	str	r3, [r7, #20]
   return(result);
 800bcce:	697b      	ldr	r3, [r7, #20]
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d1e6      	bne.n	800bca2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bcd4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bcd6:	2200      	movs	r2, #0
 800bcd8:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bcda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bcdc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bcde:	2b01      	cmp	r3, #1
 800bce0:	d107      	bne.n	800bcf2 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bce2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bce4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bce8:	4619      	mov	r1, r3
 800bcea:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800bcec:	f7f8 f9a6 	bl	800403c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800bcf0:	e002      	b.n	800bcf8 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800bcf2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800bcf4:	f7ff f922 	bl	800af3c <HAL_UART_RxCpltCallback>
}
 800bcf8:	bf00      	nop
 800bcfa:	3770      	adds	r7, #112	@ 0x70
 800bcfc:	46bd      	mov	sp, r7
 800bcfe:	bd80      	pop	{r7, pc}

0800bd00 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800bd00:	b580      	push	{r7, lr}
 800bd02:	b084      	sub	sp, #16
 800bd04:	af00      	add	r7, sp, #0
 800bd06:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd0c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	2201      	movs	r2, #1
 800bd12:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bd18:	2b01      	cmp	r3, #1
 800bd1a:	d109      	bne.n	800bd30 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bd22:	085b      	lsrs	r3, r3, #1
 800bd24:	b29b      	uxth	r3, r3
 800bd26:	4619      	mov	r1, r3
 800bd28:	68f8      	ldr	r0, [r7, #12]
 800bd2a:	f7f8 f987 	bl	800403c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800bd2e:	e002      	b.n	800bd36 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800bd30:	68f8      	ldr	r0, [r7, #12]
 800bd32:	f7ff f90d 	bl	800af50 <HAL_UART_RxHalfCpltCallback>
}
 800bd36:	bf00      	nop
 800bd38:	3710      	adds	r7, #16
 800bd3a:	46bd      	mov	sp, r7
 800bd3c:	bd80      	pop	{r7, pc}

0800bd3e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800bd3e:	b580      	push	{r7, lr}
 800bd40:	b086      	sub	sp, #24
 800bd42:	af00      	add	r7, sp, #0
 800bd44:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd4a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800bd4c:	697b      	ldr	r3, [r7, #20]
 800bd4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bd52:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800bd54:	697b      	ldr	r3, [r7, #20]
 800bd56:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bd5a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800bd5c:	697b      	ldr	r3, [r7, #20]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	689b      	ldr	r3, [r3, #8]
 800bd62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bd66:	2b80      	cmp	r3, #128	@ 0x80
 800bd68:	d109      	bne.n	800bd7e <UART_DMAError+0x40>
 800bd6a:	693b      	ldr	r3, [r7, #16]
 800bd6c:	2b21      	cmp	r3, #33	@ 0x21
 800bd6e:	d106      	bne.n	800bd7e <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800bd70:	697b      	ldr	r3, [r7, #20]
 800bd72:	2200      	movs	r2, #0
 800bd74:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800bd78:	6978      	ldr	r0, [r7, #20]
 800bd7a:	f7ff fe29 	bl	800b9d0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800bd7e:	697b      	ldr	r3, [r7, #20]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	689b      	ldr	r3, [r3, #8]
 800bd84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd88:	2b40      	cmp	r3, #64	@ 0x40
 800bd8a:	d109      	bne.n	800bda0 <UART_DMAError+0x62>
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	2b22      	cmp	r3, #34	@ 0x22
 800bd90:	d106      	bne.n	800bda0 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800bd92:	697b      	ldr	r3, [r7, #20]
 800bd94:	2200      	movs	r2, #0
 800bd96:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800bd9a:	6978      	ldr	r0, [r7, #20]
 800bd9c:	f7ff fe59 	bl	800ba52 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800bda0:	697b      	ldr	r3, [r7, #20]
 800bda2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bda6:	f043 0210 	orr.w	r2, r3, #16
 800bdaa:	697b      	ldr	r3, [r7, #20]
 800bdac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800bdb0:	6978      	ldr	r0, [r7, #20]
 800bdb2:	f7ff f8d7 	bl	800af64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bdb6:	bf00      	nop
 800bdb8:	3718      	adds	r7, #24
 800bdba:	46bd      	mov	sp, r7
 800bdbc:	bd80      	pop	{r7, pc}

0800bdbe <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800bdbe:	b580      	push	{r7, lr}
 800bdc0:	b084      	sub	sp, #16
 800bdc2:	af00      	add	r7, sp, #0
 800bdc4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bdca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	2200      	movs	r2, #0
 800bdd0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800bdd4:	68f8      	ldr	r0, [r7, #12]
 800bdd6:	f7ff f8c5 	bl	800af64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bdda:	bf00      	nop
 800bddc:	3710      	adds	r7, #16
 800bdde:	46bd      	mov	sp, r7
 800bde0:	bd80      	pop	{r7, pc}

0800bde2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800bde2:	b580      	push	{r7, lr}
 800bde4:	b088      	sub	sp, #32
 800bde6:	af00      	add	r7, sp, #0
 800bde8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	e853 3f00 	ldrex	r3, [r3]
 800bdf6:	60bb      	str	r3, [r7, #8]
   return(result);
 800bdf8:	68bb      	ldr	r3, [r7, #8]
 800bdfa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bdfe:	61fb      	str	r3, [r7, #28]
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	461a      	mov	r2, r3
 800be06:	69fb      	ldr	r3, [r7, #28]
 800be08:	61bb      	str	r3, [r7, #24]
 800be0a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be0c:	6979      	ldr	r1, [r7, #20]
 800be0e:	69ba      	ldr	r2, [r7, #24]
 800be10:	e841 2300 	strex	r3, r2, [r1]
 800be14:	613b      	str	r3, [r7, #16]
   return(result);
 800be16:	693b      	ldr	r3, [r7, #16]
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d1e6      	bne.n	800bdea <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	2220      	movs	r2, #32
 800be20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	2200      	movs	r2, #0
 800be28:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800be2a:	6878      	ldr	r0, [r7, #4]
 800be2c:	f7ff f872 	bl	800af14 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800be30:	bf00      	nop
 800be32:	3720      	adds	r7, #32
 800be34:	46bd      	mov	sp, r7
 800be36:	bd80      	pop	{r7, pc}

0800be38 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800be38:	b480      	push	{r7}
 800be3a:	b083      	sub	sp, #12
 800be3c:	af00      	add	r7, sp, #0
 800be3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800be40:	bf00      	nop
 800be42:	370c      	adds	r7, #12
 800be44:	46bd      	mov	sp, r7
 800be46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be4a:	4770      	bx	lr

0800be4c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800be4c:	b480      	push	{r7}
 800be4e:	b083      	sub	sp, #12
 800be50:	af00      	add	r7, sp, #0
 800be52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800be54:	bf00      	nop
 800be56:	370c      	adds	r7, #12
 800be58:	46bd      	mov	sp, r7
 800be5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be5e:	4770      	bx	lr

0800be60 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800be60:	b480      	push	{r7}
 800be62:	b083      	sub	sp, #12
 800be64:	af00      	add	r7, sp, #0
 800be66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800be68:	bf00      	nop
 800be6a:	370c      	adds	r7, #12
 800be6c:	46bd      	mov	sp, r7
 800be6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be72:	4770      	bx	lr

0800be74 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800be74:	b480      	push	{r7}
 800be76:	b085      	sub	sp, #20
 800be78:	af00      	add	r7, sp, #0
 800be7a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800be82:	2b01      	cmp	r3, #1
 800be84:	d101      	bne.n	800be8a <HAL_UARTEx_DisableFifoMode+0x16>
 800be86:	2302      	movs	r3, #2
 800be88:	e027      	b.n	800beda <HAL_UARTEx_DisableFifoMode+0x66>
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	2201      	movs	r2, #1
 800be8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	2224      	movs	r2, #36	@ 0x24
 800be96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	681a      	ldr	r2, [r3, #0]
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	f022 0201 	bic.w	r2, r2, #1
 800beb0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800beb8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	2200      	movs	r2, #0
 800bebe:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	68fa      	ldr	r2, [r7, #12]
 800bec6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	2220      	movs	r2, #32
 800becc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	2200      	movs	r2, #0
 800bed4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bed8:	2300      	movs	r3, #0
}
 800beda:	4618      	mov	r0, r3
 800bedc:	3714      	adds	r7, #20
 800bede:	46bd      	mov	sp, r7
 800bee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bee4:	4770      	bx	lr

0800bee6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bee6:	b580      	push	{r7, lr}
 800bee8:	b084      	sub	sp, #16
 800beea:	af00      	add	r7, sp, #0
 800beec:	6078      	str	r0, [r7, #4]
 800beee:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bef6:	2b01      	cmp	r3, #1
 800bef8:	d101      	bne.n	800befe <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800befa:	2302      	movs	r3, #2
 800befc:	e02d      	b.n	800bf5a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	2201      	movs	r2, #1
 800bf02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	2224      	movs	r2, #36	@ 0x24
 800bf0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	681a      	ldr	r2, [r3, #0]
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	f022 0201 	bic.w	r2, r2, #1
 800bf24:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	689b      	ldr	r3, [r3, #8]
 800bf2c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	683a      	ldr	r2, [r7, #0]
 800bf36:	430a      	orrs	r2, r1
 800bf38:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bf3a:	6878      	ldr	r0, [r7, #4]
 800bf3c:	f000 f8a4 	bl	800c088 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	68fa      	ldr	r2, [r7, #12]
 800bf46:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	2220      	movs	r2, #32
 800bf4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	2200      	movs	r2, #0
 800bf54:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bf58:	2300      	movs	r3, #0
}
 800bf5a:	4618      	mov	r0, r3
 800bf5c:	3710      	adds	r7, #16
 800bf5e:	46bd      	mov	sp, r7
 800bf60:	bd80      	pop	{r7, pc}

0800bf62 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bf62:	b580      	push	{r7, lr}
 800bf64:	b084      	sub	sp, #16
 800bf66:	af00      	add	r7, sp, #0
 800bf68:	6078      	str	r0, [r7, #4]
 800bf6a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bf72:	2b01      	cmp	r3, #1
 800bf74:	d101      	bne.n	800bf7a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800bf76:	2302      	movs	r3, #2
 800bf78:	e02d      	b.n	800bfd6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	2201      	movs	r2, #1
 800bf7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	2224      	movs	r2, #36	@ 0x24
 800bf86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	681a      	ldr	r2, [r3, #0]
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	f022 0201 	bic.w	r2, r2, #1
 800bfa0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	689b      	ldr	r3, [r3, #8]
 800bfa8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	683a      	ldr	r2, [r7, #0]
 800bfb2:	430a      	orrs	r2, r1
 800bfb4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bfb6:	6878      	ldr	r0, [r7, #4]
 800bfb8:	f000 f866 	bl	800c088 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	68fa      	ldr	r2, [r7, #12]
 800bfc2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	2220      	movs	r2, #32
 800bfc8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	2200      	movs	r2, #0
 800bfd0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bfd4:	2300      	movs	r3, #0
}
 800bfd6:	4618      	mov	r0, r3
 800bfd8:	3710      	adds	r7, #16
 800bfda:	46bd      	mov	sp, r7
 800bfdc:	bd80      	pop	{r7, pc}

0800bfde <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bfde:	b580      	push	{r7, lr}
 800bfe0:	b08c      	sub	sp, #48	@ 0x30
 800bfe2:	af00      	add	r7, sp, #0
 800bfe4:	60f8      	str	r0, [r7, #12]
 800bfe6:	60b9      	str	r1, [r7, #8]
 800bfe8:	4613      	mov	r3, r2
 800bfea:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bff2:	2b20      	cmp	r3, #32
 800bff4:	d142      	bne.n	800c07c <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800bff6:	68bb      	ldr	r3, [r7, #8]
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	d002      	beq.n	800c002 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800bffc:	88fb      	ldrh	r3, [r7, #6]
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d101      	bne.n	800c006 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800c002:	2301      	movs	r3, #1
 800c004:	e03b      	b.n	800c07e <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	2201      	movs	r2, #1
 800c00a:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	2200      	movs	r2, #0
 800c010:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800c012:	88fb      	ldrh	r3, [r7, #6]
 800c014:	461a      	mov	r2, r3
 800c016:	68b9      	ldr	r1, [r7, #8]
 800c018:	68f8      	ldr	r0, [r7, #12]
 800c01a:	f7ff fc33 	bl	800b884 <UART_Start_Receive_DMA>
 800c01e:	4603      	mov	r3, r0
 800c020:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800c024:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d124      	bne.n	800c076 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c030:	2b01      	cmp	r3, #1
 800c032:	d11d      	bne.n	800c070 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	2210      	movs	r2, #16
 800c03a:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c042:	69bb      	ldr	r3, [r7, #24]
 800c044:	e853 3f00 	ldrex	r3, [r3]
 800c048:	617b      	str	r3, [r7, #20]
   return(result);
 800c04a:	697b      	ldr	r3, [r7, #20]
 800c04c:	f043 0310 	orr.w	r3, r3, #16
 800c050:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	461a      	mov	r2, r3
 800c058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c05a:	627b      	str	r3, [r7, #36]	@ 0x24
 800c05c:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c05e:	6a39      	ldr	r1, [r7, #32]
 800c060:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c062:	e841 2300 	strex	r3, r2, [r1]
 800c066:	61fb      	str	r3, [r7, #28]
   return(result);
 800c068:	69fb      	ldr	r3, [r7, #28]
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d1e6      	bne.n	800c03c <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800c06e:	e002      	b.n	800c076 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800c070:	2301      	movs	r3, #1
 800c072:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800c076:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c07a:	e000      	b.n	800c07e <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800c07c:	2302      	movs	r3, #2
  }
}
 800c07e:	4618      	mov	r0, r3
 800c080:	3730      	adds	r7, #48	@ 0x30
 800c082:	46bd      	mov	sp, r7
 800c084:	bd80      	pop	{r7, pc}
	...

0800c088 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c088:	b480      	push	{r7}
 800c08a:	b085      	sub	sp, #20
 800c08c:	af00      	add	r7, sp, #0
 800c08e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c094:	2b00      	cmp	r3, #0
 800c096:	d108      	bne.n	800c0aa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	2201      	movs	r2, #1
 800c09c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	2201      	movs	r2, #1
 800c0a4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c0a8:	e031      	b.n	800c10e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c0aa:	2308      	movs	r3, #8
 800c0ac:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c0ae:	2308      	movs	r3, #8
 800c0b0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	689b      	ldr	r3, [r3, #8]
 800c0b8:	0e5b      	lsrs	r3, r3, #25
 800c0ba:	b2db      	uxtb	r3, r3
 800c0bc:	f003 0307 	and.w	r3, r3, #7
 800c0c0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	689b      	ldr	r3, [r3, #8]
 800c0c8:	0f5b      	lsrs	r3, r3, #29
 800c0ca:	b2db      	uxtb	r3, r3
 800c0cc:	f003 0307 	and.w	r3, r3, #7
 800c0d0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c0d2:	7bbb      	ldrb	r3, [r7, #14]
 800c0d4:	7b3a      	ldrb	r2, [r7, #12]
 800c0d6:	4911      	ldr	r1, [pc, #68]	@ (800c11c <UARTEx_SetNbDataToProcess+0x94>)
 800c0d8:	5c8a      	ldrb	r2, [r1, r2]
 800c0da:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c0de:	7b3a      	ldrb	r2, [r7, #12]
 800c0e0:	490f      	ldr	r1, [pc, #60]	@ (800c120 <UARTEx_SetNbDataToProcess+0x98>)
 800c0e2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c0e4:	fb93 f3f2 	sdiv	r3, r3, r2
 800c0e8:	b29a      	uxth	r2, r3
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c0f0:	7bfb      	ldrb	r3, [r7, #15]
 800c0f2:	7b7a      	ldrb	r2, [r7, #13]
 800c0f4:	4909      	ldr	r1, [pc, #36]	@ (800c11c <UARTEx_SetNbDataToProcess+0x94>)
 800c0f6:	5c8a      	ldrb	r2, [r1, r2]
 800c0f8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c0fc:	7b7a      	ldrb	r2, [r7, #13]
 800c0fe:	4908      	ldr	r1, [pc, #32]	@ (800c120 <UARTEx_SetNbDataToProcess+0x98>)
 800c100:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c102:	fb93 f3f2 	sdiv	r3, r3, r2
 800c106:	b29a      	uxth	r2, r3
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c10e:	bf00      	nop
 800c110:	3714      	adds	r7, #20
 800c112:	46bd      	mov	sp, r7
 800c114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c118:	4770      	bx	lr
 800c11a:	bf00      	nop
 800c11c:	08014c78 	.word	0x08014c78
 800c120:	08014c80 	.word	0x08014c80

0800c124 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800c124:	b480      	push	{r7}
 800c126:	b085      	sub	sp, #20
 800c128:	af00      	add	r7, sp, #0
 800c12a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	2200      	movs	r2, #0
 800c130:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800c134:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800c138:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	b29a      	uxth	r2, r3
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800c144:	2300      	movs	r3, #0
}
 800c146:	4618      	mov	r0, r3
 800c148:	3714      	adds	r7, #20
 800c14a:	46bd      	mov	sp, r7
 800c14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c150:	4770      	bx	lr

0800c152 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800c152:	b480      	push	{r7}
 800c154:	b085      	sub	sp, #20
 800c156:	af00      	add	r7, sp, #0
 800c158:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800c15a:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800c15e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c166:	b29a      	uxth	r2, r3
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	b29b      	uxth	r3, r3
 800c16c:	43db      	mvns	r3, r3
 800c16e:	b29b      	uxth	r3, r3
 800c170:	4013      	ands	r3, r2
 800c172:	b29a      	uxth	r2, r3
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800c17a:	2300      	movs	r3, #0
}
 800c17c:	4618      	mov	r0, r3
 800c17e:	3714      	adds	r7, #20
 800c180:	46bd      	mov	sp, r7
 800c182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c186:	4770      	bx	lr

0800c188 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800c188:	b480      	push	{r7}
 800c18a:	b085      	sub	sp, #20
 800c18c:	af00      	add	r7, sp, #0
 800c18e:	60f8      	str	r0, [r7, #12]
 800c190:	1d3b      	adds	r3, r7, #4
 800c192:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	2201      	movs	r2, #1
 800c19a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	2200      	movs	r2, #0
 800c1a2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800c1a6:	68fb      	ldr	r3, [r7, #12]
 800c1a8:	2200      	movs	r2, #0
 800c1aa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	2200      	movs	r2, #0
 800c1b2:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800c1b6:	2300      	movs	r3, #0
}
 800c1b8:	4618      	mov	r0, r3
 800c1ba:	3714      	adds	r7, #20
 800c1bc:	46bd      	mov	sp, r7
 800c1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c2:	4770      	bx	lr

0800c1c4 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c1c4:	b480      	push	{r7}
 800c1c6:	b0a7      	sub	sp, #156	@ 0x9c
 800c1c8:	af00      	add	r7, sp, #0
 800c1ca:	6078      	str	r0, [r7, #4]
 800c1cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800c1ce:	2300      	movs	r3, #0
 800c1d0:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800c1d4:	687a      	ldr	r2, [r7, #4]
 800c1d6:	683b      	ldr	r3, [r7, #0]
 800c1d8:	781b      	ldrb	r3, [r3, #0]
 800c1da:	009b      	lsls	r3, r3, #2
 800c1dc:	4413      	add	r3, r2
 800c1de:	881b      	ldrh	r3, [r3, #0]
 800c1e0:	b29b      	uxth	r3, r3
 800c1e2:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800c1e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c1ea:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800c1ee:	683b      	ldr	r3, [r7, #0]
 800c1f0:	78db      	ldrb	r3, [r3, #3]
 800c1f2:	2b03      	cmp	r3, #3
 800c1f4:	d81f      	bhi.n	800c236 <USB_ActivateEndpoint+0x72>
 800c1f6:	a201      	add	r2, pc, #4	@ (adr r2, 800c1fc <USB_ActivateEndpoint+0x38>)
 800c1f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1fc:	0800c20d 	.word	0x0800c20d
 800c200:	0800c229 	.word	0x0800c229
 800c204:	0800c23f 	.word	0x0800c23f
 800c208:	0800c21b 	.word	0x0800c21b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800c20c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800c210:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c214:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800c218:	e012      	b.n	800c240 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800c21a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800c21e:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800c222:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800c226:	e00b      	b.n	800c240 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800c228:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800c22c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800c230:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800c234:	e004      	b.n	800c240 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800c236:	2301      	movs	r3, #1
 800c238:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800c23c:	e000      	b.n	800c240 <USB_ActivateEndpoint+0x7c>
      break;
 800c23e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800c240:	687a      	ldr	r2, [r7, #4]
 800c242:	683b      	ldr	r3, [r7, #0]
 800c244:	781b      	ldrb	r3, [r3, #0]
 800c246:	009b      	lsls	r3, r3, #2
 800c248:	441a      	add	r2, r3
 800c24a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800c24e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c252:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c256:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c25a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c25e:	b29b      	uxth	r3, r3
 800c260:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800c262:	687a      	ldr	r2, [r7, #4]
 800c264:	683b      	ldr	r3, [r7, #0]
 800c266:	781b      	ldrb	r3, [r3, #0]
 800c268:	009b      	lsls	r3, r3, #2
 800c26a:	4413      	add	r3, r2
 800c26c:	881b      	ldrh	r3, [r3, #0]
 800c26e:	b29b      	uxth	r3, r3
 800c270:	b21b      	sxth	r3, r3
 800c272:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c276:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c27a:	b21a      	sxth	r2, r3
 800c27c:	683b      	ldr	r3, [r7, #0]
 800c27e:	781b      	ldrb	r3, [r3, #0]
 800c280:	b21b      	sxth	r3, r3
 800c282:	4313      	orrs	r3, r2
 800c284:	b21b      	sxth	r3, r3
 800c286:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800c28a:	687a      	ldr	r2, [r7, #4]
 800c28c:	683b      	ldr	r3, [r7, #0]
 800c28e:	781b      	ldrb	r3, [r3, #0]
 800c290:	009b      	lsls	r3, r3, #2
 800c292:	441a      	add	r2, r3
 800c294:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800c298:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c29c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c2a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c2a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c2a8:	b29b      	uxth	r3, r3
 800c2aa:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800c2ac:	683b      	ldr	r3, [r7, #0]
 800c2ae:	7b1b      	ldrb	r3, [r3, #12]
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	f040 8180 	bne.w	800c5b6 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800c2b6:	683b      	ldr	r3, [r7, #0]
 800c2b8:	785b      	ldrb	r3, [r3, #1]
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	f000 8084 	beq.w	800c3c8 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	61bb      	str	r3, [r7, #24]
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c2ca:	b29b      	uxth	r3, r3
 800c2cc:	461a      	mov	r2, r3
 800c2ce:	69bb      	ldr	r3, [r7, #24]
 800c2d0:	4413      	add	r3, r2
 800c2d2:	61bb      	str	r3, [r7, #24]
 800c2d4:	683b      	ldr	r3, [r7, #0]
 800c2d6:	781b      	ldrb	r3, [r3, #0]
 800c2d8:	00da      	lsls	r2, r3, #3
 800c2da:	69bb      	ldr	r3, [r7, #24]
 800c2dc:	4413      	add	r3, r2
 800c2de:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c2e2:	617b      	str	r3, [r7, #20]
 800c2e4:	683b      	ldr	r3, [r7, #0]
 800c2e6:	88db      	ldrh	r3, [r3, #6]
 800c2e8:	085b      	lsrs	r3, r3, #1
 800c2ea:	b29b      	uxth	r3, r3
 800c2ec:	005b      	lsls	r3, r3, #1
 800c2ee:	b29a      	uxth	r2, r3
 800c2f0:	697b      	ldr	r3, [r7, #20]
 800c2f2:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c2f4:	687a      	ldr	r2, [r7, #4]
 800c2f6:	683b      	ldr	r3, [r7, #0]
 800c2f8:	781b      	ldrb	r3, [r3, #0]
 800c2fa:	009b      	lsls	r3, r3, #2
 800c2fc:	4413      	add	r3, r2
 800c2fe:	881b      	ldrh	r3, [r3, #0]
 800c300:	827b      	strh	r3, [r7, #18]
 800c302:	8a7b      	ldrh	r3, [r7, #18]
 800c304:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d01b      	beq.n	800c344 <USB_ActivateEndpoint+0x180>
 800c30c:	687a      	ldr	r2, [r7, #4]
 800c30e:	683b      	ldr	r3, [r7, #0]
 800c310:	781b      	ldrb	r3, [r3, #0]
 800c312:	009b      	lsls	r3, r3, #2
 800c314:	4413      	add	r3, r2
 800c316:	881b      	ldrh	r3, [r3, #0]
 800c318:	b29b      	uxth	r3, r3
 800c31a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c31e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c322:	823b      	strh	r3, [r7, #16]
 800c324:	687a      	ldr	r2, [r7, #4]
 800c326:	683b      	ldr	r3, [r7, #0]
 800c328:	781b      	ldrb	r3, [r3, #0]
 800c32a:	009b      	lsls	r3, r3, #2
 800c32c:	441a      	add	r2, r3
 800c32e:	8a3b      	ldrh	r3, [r7, #16]
 800c330:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c334:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c338:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c33c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c340:	b29b      	uxth	r3, r3
 800c342:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c344:	683b      	ldr	r3, [r7, #0]
 800c346:	78db      	ldrb	r3, [r3, #3]
 800c348:	2b01      	cmp	r3, #1
 800c34a:	d020      	beq.n	800c38e <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800c34c:	687a      	ldr	r2, [r7, #4]
 800c34e:	683b      	ldr	r3, [r7, #0]
 800c350:	781b      	ldrb	r3, [r3, #0]
 800c352:	009b      	lsls	r3, r3, #2
 800c354:	4413      	add	r3, r2
 800c356:	881b      	ldrh	r3, [r3, #0]
 800c358:	b29b      	uxth	r3, r3
 800c35a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c35e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c362:	81bb      	strh	r3, [r7, #12]
 800c364:	89bb      	ldrh	r3, [r7, #12]
 800c366:	f083 0320 	eor.w	r3, r3, #32
 800c36a:	81bb      	strh	r3, [r7, #12]
 800c36c:	687a      	ldr	r2, [r7, #4]
 800c36e:	683b      	ldr	r3, [r7, #0]
 800c370:	781b      	ldrb	r3, [r3, #0]
 800c372:	009b      	lsls	r3, r3, #2
 800c374:	441a      	add	r2, r3
 800c376:	89bb      	ldrh	r3, [r7, #12]
 800c378:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c37c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c380:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c384:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c388:	b29b      	uxth	r3, r3
 800c38a:	8013      	strh	r3, [r2, #0]
 800c38c:	e3f9      	b.n	800cb82 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c38e:	687a      	ldr	r2, [r7, #4]
 800c390:	683b      	ldr	r3, [r7, #0]
 800c392:	781b      	ldrb	r3, [r3, #0]
 800c394:	009b      	lsls	r3, r3, #2
 800c396:	4413      	add	r3, r2
 800c398:	881b      	ldrh	r3, [r3, #0]
 800c39a:	b29b      	uxth	r3, r3
 800c39c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c3a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c3a4:	81fb      	strh	r3, [r7, #14]
 800c3a6:	687a      	ldr	r2, [r7, #4]
 800c3a8:	683b      	ldr	r3, [r7, #0]
 800c3aa:	781b      	ldrb	r3, [r3, #0]
 800c3ac:	009b      	lsls	r3, r3, #2
 800c3ae:	441a      	add	r2, r3
 800c3b0:	89fb      	ldrh	r3, [r7, #14]
 800c3b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c3b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c3ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c3be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c3c2:	b29b      	uxth	r3, r3
 800c3c4:	8013      	strh	r3, [r2, #0]
 800c3c6:	e3dc      	b.n	800cb82 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	633b      	str	r3, [r7, #48]	@ 0x30
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c3d2:	b29b      	uxth	r3, r3
 800c3d4:	461a      	mov	r2, r3
 800c3d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3d8:	4413      	add	r3, r2
 800c3da:	633b      	str	r3, [r7, #48]	@ 0x30
 800c3dc:	683b      	ldr	r3, [r7, #0]
 800c3de:	781b      	ldrb	r3, [r3, #0]
 800c3e0:	00da      	lsls	r2, r3, #3
 800c3e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3e4:	4413      	add	r3, r2
 800c3e6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800c3ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c3ec:	683b      	ldr	r3, [r7, #0]
 800c3ee:	88db      	ldrh	r3, [r3, #6]
 800c3f0:	085b      	lsrs	r3, r3, #1
 800c3f2:	b29b      	uxth	r3, r3
 800c3f4:	005b      	lsls	r3, r3, #1
 800c3f6:	b29a      	uxth	r2, r3
 800c3f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3fa:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c406:	b29b      	uxth	r3, r3
 800c408:	461a      	mov	r2, r3
 800c40a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c40c:	4413      	add	r3, r2
 800c40e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c410:	683b      	ldr	r3, [r7, #0]
 800c412:	781b      	ldrb	r3, [r3, #0]
 800c414:	00da      	lsls	r2, r3, #3
 800c416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c418:	4413      	add	r3, r2
 800c41a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c41e:	627b      	str	r3, [r7, #36]	@ 0x24
 800c420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c422:	881b      	ldrh	r3, [r3, #0]
 800c424:	b29b      	uxth	r3, r3
 800c426:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c42a:	b29a      	uxth	r2, r3
 800c42c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c42e:	801a      	strh	r2, [r3, #0]
 800c430:	683b      	ldr	r3, [r7, #0]
 800c432:	691b      	ldr	r3, [r3, #16]
 800c434:	2b00      	cmp	r3, #0
 800c436:	d10a      	bne.n	800c44e <USB_ActivateEndpoint+0x28a>
 800c438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c43a:	881b      	ldrh	r3, [r3, #0]
 800c43c:	b29b      	uxth	r3, r3
 800c43e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c442:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c446:	b29a      	uxth	r2, r3
 800c448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c44a:	801a      	strh	r2, [r3, #0]
 800c44c:	e041      	b.n	800c4d2 <USB_ActivateEndpoint+0x30e>
 800c44e:	683b      	ldr	r3, [r7, #0]
 800c450:	691b      	ldr	r3, [r3, #16]
 800c452:	2b3e      	cmp	r3, #62	@ 0x3e
 800c454:	d81c      	bhi.n	800c490 <USB_ActivateEndpoint+0x2cc>
 800c456:	683b      	ldr	r3, [r7, #0]
 800c458:	691b      	ldr	r3, [r3, #16]
 800c45a:	085b      	lsrs	r3, r3, #1
 800c45c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c460:	683b      	ldr	r3, [r7, #0]
 800c462:	691b      	ldr	r3, [r3, #16]
 800c464:	f003 0301 	and.w	r3, r3, #1
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d004      	beq.n	800c476 <USB_ActivateEndpoint+0x2b2>
 800c46c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c470:	3301      	adds	r3, #1
 800c472:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c478:	881b      	ldrh	r3, [r3, #0]
 800c47a:	b29a      	uxth	r2, r3
 800c47c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c480:	b29b      	uxth	r3, r3
 800c482:	029b      	lsls	r3, r3, #10
 800c484:	b29b      	uxth	r3, r3
 800c486:	4313      	orrs	r3, r2
 800c488:	b29a      	uxth	r2, r3
 800c48a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c48c:	801a      	strh	r2, [r3, #0]
 800c48e:	e020      	b.n	800c4d2 <USB_ActivateEndpoint+0x30e>
 800c490:	683b      	ldr	r3, [r7, #0]
 800c492:	691b      	ldr	r3, [r3, #16]
 800c494:	095b      	lsrs	r3, r3, #5
 800c496:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c49a:	683b      	ldr	r3, [r7, #0]
 800c49c:	691b      	ldr	r3, [r3, #16]
 800c49e:	f003 031f 	and.w	r3, r3, #31
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d104      	bne.n	800c4b0 <USB_ActivateEndpoint+0x2ec>
 800c4a6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c4aa:	3b01      	subs	r3, #1
 800c4ac:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c4b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4b2:	881b      	ldrh	r3, [r3, #0]
 800c4b4:	b29a      	uxth	r2, r3
 800c4b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c4ba:	b29b      	uxth	r3, r3
 800c4bc:	029b      	lsls	r3, r3, #10
 800c4be:	b29b      	uxth	r3, r3
 800c4c0:	4313      	orrs	r3, r2
 800c4c2:	b29b      	uxth	r3, r3
 800c4c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c4c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c4cc:	b29a      	uxth	r2, r3
 800c4ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4d0:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c4d2:	687a      	ldr	r2, [r7, #4]
 800c4d4:	683b      	ldr	r3, [r7, #0]
 800c4d6:	781b      	ldrb	r3, [r3, #0]
 800c4d8:	009b      	lsls	r3, r3, #2
 800c4da:	4413      	add	r3, r2
 800c4dc:	881b      	ldrh	r3, [r3, #0]
 800c4de:	847b      	strh	r3, [r7, #34]	@ 0x22
 800c4e0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c4e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d01b      	beq.n	800c522 <USB_ActivateEndpoint+0x35e>
 800c4ea:	687a      	ldr	r2, [r7, #4]
 800c4ec:	683b      	ldr	r3, [r7, #0]
 800c4ee:	781b      	ldrb	r3, [r3, #0]
 800c4f0:	009b      	lsls	r3, r3, #2
 800c4f2:	4413      	add	r3, r2
 800c4f4:	881b      	ldrh	r3, [r3, #0]
 800c4f6:	b29b      	uxth	r3, r3
 800c4f8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c4fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c500:	843b      	strh	r3, [r7, #32]
 800c502:	687a      	ldr	r2, [r7, #4]
 800c504:	683b      	ldr	r3, [r7, #0]
 800c506:	781b      	ldrb	r3, [r3, #0]
 800c508:	009b      	lsls	r3, r3, #2
 800c50a:	441a      	add	r2, r3
 800c50c:	8c3b      	ldrh	r3, [r7, #32]
 800c50e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c512:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c516:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c51a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c51e:	b29b      	uxth	r3, r3
 800c520:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800c522:	683b      	ldr	r3, [r7, #0]
 800c524:	781b      	ldrb	r3, [r3, #0]
 800c526:	2b00      	cmp	r3, #0
 800c528:	d124      	bne.n	800c574 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c52a:	687a      	ldr	r2, [r7, #4]
 800c52c:	683b      	ldr	r3, [r7, #0]
 800c52e:	781b      	ldrb	r3, [r3, #0]
 800c530:	009b      	lsls	r3, r3, #2
 800c532:	4413      	add	r3, r2
 800c534:	881b      	ldrh	r3, [r3, #0]
 800c536:	b29b      	uxth	r3, r3
 800c538:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c53c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c540:	83bb      	strh	r3, [r7, #28]
 800c542:	8bbb      	ldrh	r3, [r7, #28]
 800c544:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c548:	83bb      	strh	r3, [r7, #28]
 800c54a:	8bbb      	ldrh	r3, [r7, #28]
 800c54c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c550:	83bb      	strh	r3, [r7, #28]
 800c552:	687a      	ldr	r2, [r7, #4]
 800c554:	683b      	ldr	r3, [r7, #0]
 800c556:	781b      	ldrb	r3, [r3, #0]
 800c558:	009b      	lsls	r3, r3, #2
 800c55a:	441a      	add	r2, r3
 800c55c:	8bbb      	ldrh	r3, [r7, #28]
 800c55e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c562:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c566:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c56a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c56e:	b29b      	uxth	r3, r3
 800c570:	8013      	strh	r3, [r2, #0]
 800c572:	e306      	b.n	800cb82 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800c574:	687a      	ldr	r2, [r7, #4]
 800c576:	683b      	ldr	r3, [r7, #0]
 800c578:	781b      	ldrb	r3, [r3, #0]
 800c57a:	009b      	lsls	r3, r3, #2
 800c57c:	4413      	add	r3, r2
 800c57e:	881b      	ldrh	r3, [r3, #0]
 800c580:	b29b      	uxth	r3, r3
 800c582:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c586:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c58a:	83fb      	strh	r3, [r7, #30]
 800c58c:	8bfb      	ldrh	r3, [r7, #30]
 800c58e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c592:	83fb      	strh	r3, [r7, #30]
 800c594:	687a      	ldr	r2, [r7, #4]
 800c596:	683b      	ldr	r3, [r7, #0]
 800c598:	781b      	ldrb	r3, [r3, #0]
 800c59a:	009b      	lsls	r3, r3, #2
 800c59c:	441a      	add	r2, r3
 800c59e:	8bfb      	ldrh	r3, [r7, #30]
 800c5a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c5a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c5a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c5ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c5b0:	b29b      	uxth	r3, r3
 800c5b2:	8013      	strh	r3, [r2, #0]
 800c5b4:	e2e5      	b.n	800cb82 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800c5b6:	683b      	ldr	r3, [r7, #0]
 800c5b8:	78db      	ldrb	r3, [r3, #3]
 800c5ba:	2b02      	cmp	r3, #2
 800c5bc:	d11e      	bne.n	800c5fc <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800c5be:	687a      	ldr	r2, [r7, #4]
 800c5c0:	683b      	ldr	r3, [r7, #0]
 800c5c2:	781b      	ldrb	r3, [r3, #0]
 800c5c4:	009b      	lsls	r3, r3, #2
 800c5c6:	4413      	add	r3, r2
 800c5c8:	881b      	ldrh	r3, [r3, #0]
 800c5ca:	b29b      	uxth	r3, r3
 800c5cc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c5d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c5d4:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800c5d8:	687a      	ldr	r2, [r7, #4]
 800c5da:	683b      	ldr	r3, [r7, #0]
 800c5dc:	781b      	ldrb	r3, [r3, #0]
 800c5de:	009b      	lsls	r3, r3, #2
 800c5e0:	441a      	add	r2, r3
 800c5e2:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800c5e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c5ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c5ee:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800c5f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c5f6:	b29b      	uxth	r3, r3
 800c5f8:	8013      	strh	r3, [r2, #0]
 800c5fa:	e01d      	b.n	800c638 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800c5fc:	687a      	ldr	r2, [r7, #4]
 800c5fe:	683b      	ldr	r3, [r7, #0]
 800c600:	781b      	ldrb	r3, [r3, #0]
 800c602:	009b      	lsls	r3, r3, #2
 800c604:	4413      	add	r3, r2
 800c606:	881b      	ldrh	r3, [r3, #0]
 800c608:	b29b      	uxth	r3, r3
 800c60a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800c60e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c612:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800c616:	687a      	ldr	r2, [r7, #4]
 800c618:	683b      	ldr	r3, [r7, #0]
 800c61a:	781b      	ldrb	r3, [r3, #0]
 800c61c:	009b      	lsls	r3, r3, #2
 800c61e:	441a      	add	r2, r3
 800c620:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800c624:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c628:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c62c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c630:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c634:	b29b      	uxth	r3, r3
 800c636:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c642:	b29b      	uxth	r3, r3
 800c644:	461a      	mov	r2, r3
 800c646:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c648:	4413      	add	r3, r2
 800c64a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c64c:	683b      	ldr	r3, [r7, #0]
 800c64e:	781b      	ldrb	r3, [r3, #0]
 800c650:	00da      	lsls	r2, r3, #3
 800c652:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c654:	4413      	add	r3, r2
 800c656:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c65a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c65c:	683b      	ldr	r3, [r7, #0]
 800c65e:	891b      	ldrh	r3, [r3, #8]
 800c660:	085b      	lsrs	r3, r3, #1
 800c662:	b29b      	uxth	r3, r3
 800c664:	005b      	lsls	r3, r3, #1
 800c666:	b29a      	uxth	r2, r3
 800c668:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c66a:	801a      	strh	r2, [r3, #0]
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	677b      	str	r3, [r7, #116]	@ 0x74
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c676:	b29b      	uxth	r3, r3
 800c678:	461a      	mov	r2, r3
 800c67a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c67c:	4413      	add	r3, r2
 800c67e:	677b      	str	r3, [r7, #116]	@ 0x74
 800c680:	683b      	ldr	r3, [r7, #0]
 800c682:	781b      	ldrb	r3, [r3, #0]
 800c684:	00da      	lsls	r2, r3, #3
 800c686:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c688:	4413      	add	r3, r2
 800c68a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800c68e:	673b      	str	r3, [r7, #112]	@ 0x70
 800c690:	683b      	ldr	r3, [r7, #0]
 800c692:	895b      	ldrh	r3, [r3, #10]
 800c694:	085b      	lsrs	r3, r3, #1
 800c696:	b29b      	uxth	r3, r3
 800c698:	005b      	lsls	r3, r3, #1
 800c69a:	b29a      	uxth	r2, r3
 800c69c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c69e:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800c6a0:	683b      	ldr	r3, [r7, #0]
 800c6a2:	785b      	ldrb	r3, [r3, #1]
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	f040 81af 	bne.w	800ca08 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c6aa:	687a      	ldr	r2, [r7, #4]
 800c6ac:	683b      	ldr	r3, [r7, #0]
 800c6ae:	781b      	ldrb	r3, [r3, #0]
 800c6b0:	009b      	lsls	r3, r3, #2
 800c6b2:	4413      	add	r3, r2
 800c6b4:	881b      	ldrh	r3, [r3, #0]
 800c6b6:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800c6ba:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800c6be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d01d      	beq.n	800c702 <USB_ActivateEndpoint+0x53e>
 800c6c6:	687a      	ldr	r2, [r7, #4]
 800c6c8:	683b      	ldr	r3, [r7, #0]
 800c6ca:	781b      	ldrb	r3, [r3, #0]
 800c6cc:	009b      	lsls	r3, r3, #2
 800c6ce:	4413      	add	r3, r2
 800c6d0:	881b      	ldrh	r3, [r3, #0]
 800c6d2:	b29b      	uxth	r3, r3
 800c6d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c6d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c6dc:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800c6e0:	687a      	ldr	r2, [r7, #4]
 800c6e2:	683b      	ldr	r3, [r7, #0]
 800c6e4:	781b      	ldrb	r3, [r3, #0]
 800c6e6:	009b      	lsls	r3, r3, #2
 800c6e8:	441a      	add	r2, r3
 800c6ea:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800c6ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c6f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c6f6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c6fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c6fe:	b29b      	uxth	r3, r3
 800c700:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c702:	687a      	ldr	r2, [r7, #4]
 800c704:	683b      	ldr	r3, [r7, #0]
 800c706:	781b      	ldrb	r3, [r3, #0]
 800c708:	009b      	lsls	r3, r3, #2
 800c70a:	4413      	add	r3, r2
 800c70c:	881b      	ldrh	r3, [r3, #0]
 800c70e:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800c712:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800c716:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d01d      	beq.n	800c75a <USB_ActivateEndpoint+0x596>
 800c71e:	687a      	ldr	r2, [r7, #4]
 800c720:	683b      	ldr	r3, [r7, #0]
 800c722:	781b      	ldrb	r3, [r3, #0]
 800c724:	009b      	lsls	r3, r3, #2
 800c726:	4413      	add	r3, r2
 800c728:	881b      	ldrh	r3, [r3, #0]
 800c72a:	b29b      	uxth	r3, r3
 800c72c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c730:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c734:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800c738:	687a      	ldr	r2, [r7, #4]
 800c73a:	683b      	ldr	r3, [r7, #0]
 800c73c:	781b      	ldrb	r3, [r3, #0]
 800c73e:	009b      	lsls	r3, r3, #2
 800c740:	441a      	add	r2, r3
 800c742:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800c746:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c74a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c74e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c752:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c756:	b29b      	uxth	r3, r3
 800c758:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800c75a:	683b      	ldr	r3, [r7, #0]
 800c75c:	785b      	ldrb	r3, [r3, #1]
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d16b      	bne.n	800c83a <USB_ActivateEndpoint+0x676>
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c76c:	b29b      	uxth	r3, r3
 800c76e:	461a      	mov	r2, r3
 800c770:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c772:	4413      	add	r3, r2
 800c774:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c776:	683b      	ldr	r3, [r7, #0]
 800c778:	781b      	ldrb	r3, [r3, #0]
 800c77a:	00da      	lsls	r2, r3, #3
 800c77c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c77e:	4413      	add	r3, r2
 800c780:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c784:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c786:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c788:	881b      	ldrh	r3, [r3, #0]
 800c78a:	b29b      	uxth	r3, r3
 800c78c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c790:	b29a      	uxth	r2, r3
 800c792:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c794:	801a      	strh	r2, [r3, #0]
 800c796:	683b      	ldr	r3, [r7, #0]
 800c798:	691b      	ldr	r3, [r3, #16]
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d10a      	bne.n	800c7b4 <USB_ActivateEndpoint+0x5f0>
 800c79e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c7a0:	881b      	ldrh	r3, [r3, #0]
 800c7a2:	b29b      	uxth	r3, r3
 800c7a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c7a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c7ac:	b29a      	uxth	r2, r3
 800c7ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c7b0:	801a      	strh	r2, [r3, #0]
 800c7b2:	e05d      	b.n	800c870 <USB_ActivateEndpoint+0x6ac>
 800c7b4:	683b      	ldr	r3, [r7, #0]
 800c7b6:	691b      	ldr	r3, [r3, #16]
 800c7b8:	2b3e      	cmp	r3, #62	@ 0x3e
 800c7ba:	d81c      	bhi.n	800c7f6 <USB_ActivateEndpoint+0x632>
 800c7bc:	683b      	ldr	r3, [r7, #0]
 800c7be:	691b      	ldr	r3, [r3, #16]
 800c7c0:	085b      	lsrs	r3, r3, #1
 800c7c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c7c6:	683b      	ldr	r3, [r7, #0]
 800c7c8:	691b      	ldr	r3, [r3, #16]
 800c7ca:	f003 0301 	and.w	r3, r3, #1
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d004      	beq.n	800c7dc <USB_ActivateEndpoint+0x618>
 800c7d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c7d6:	3301      	adds	r3, #1
 800c7d8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c7dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c7de:	881b      	ldrh	r3, [r3, #0]
 800c7e0:	b29a      	uxth	r2, r3
 800c7e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c7e6:	b29b      	uxth	r3, r3
 800c7e8:	029b      	lsls	r3, r3, #10
 800c7ea:	b29b      	uxth	r3, r3
 800c7ec:	4313      	orrs	r3, r2
 800c7ee:	b29a      	uxth	r2, r3
 800c7f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c7f2:	801a      	strh	r2, [r3, #0]
 800c7f4:	e03c      	b.n	800c870 <USB_ActivateEndpoint+0x6ac>
 800c7f6:	683b      	ldr	r3, [r7, #0]
 800c7f8:	691b      	ldr	r3, [r3, #16]
 800c7fa:	095b      	lsrs	r3, r3, #5
 800c7fc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c800:	683b      	ldr	r3, [r7, #0]
 800c802:	691b      	ldr	r3, [r3, #16]
 800c804:	f003 031f 	and.w	r3, r3, #31
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d104      	bne.n	800c816 <USB_ActivateEndpoint+0x652>
 800c80c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c810:	3b01      	subs	r3, #1
 800c812:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c816:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c818:	881b      	ldrh	r3, [r3, #0]
 800c81a:	b29a      	uxth	r2, r3
 800c81c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c820:	b29b      	uxth	r3, r3
 800c822:	029b      	lsls	r3, r3, #10
 800c824:	b29b      	uxth	r3, r3
 800c826:	4313      	orrs	r3, r2
 800c828:	b29b      	uxth	r3, r3
 800c82a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c82e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c832:	b29a      	uxth	r2, r3
 800c834:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c836:	801a      	strh	r2, [r3, #0]
 800c838:	e01a      	b.n	800c870 <USB_ActivateEndpoint+0x6ac>
 800c83a:	683b      	ldr	r3, [r7, #0]
 800c83c:	785b      	ldrb	r3, [r3, #1]
 800c83e:	2b01      	cmp	r3, #1
 800c840:	d116      	bne.n	800c870 <USB_ActivateEndpoint+0x6ac>
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	657b      	str	r3, [r7, #84]	@ 0x54
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c84c:	b29b      	uxth	r3, r3
 800c84e:	461a      	mov	r2, r3
 800c850:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c852:	4413      	add	r3, r2
 800c854:	657b      	str	r3, [r7, #84]	@ 0x54
 800c856:	683b      	ldr	r3, [r7, #0]
 800c858:	781b      	ldrb	r3, [r3, #0]
 800c85a:	00da      	lsls	r2, r3, #3
 800c85c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c85e:	4413      	add	r3, r2
 800c860:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c864:	653b      	str	r3, [r7, #80]	@ 0x50
 800c866:	683b      	ldr	r3, [r7, #0]
 800c868:	691b      	ldr	r3, [r3, #16]
 800c86a:	b29a      	uxth	r2, r3
 800c86c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c86e:	801a      	strh	r2, [r3, #0]
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	647b      	str	r3, [r7, #68]	@ 0x44
 800c874:	683b      	ldr	r3, [r7, #0]
 800c876:	785b      	ldrb	r3, [r3, #1]
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d16b      	bne.n	800c954 <USB_ActivateEndpoint+0x790>
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c886:	b29b      	uxth	r3, r3
 800c888:	461a      	mov	r2, r3
 800c88a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c88c:	4413      	add	r3, r2
 800c88e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c890:	683b      	ldr	r3, [r7, #0]
 800c892:	781b      	ldrb	r3, [r3, #0]
 800c894:	00da      	lsls	r2, r3, #3
 800c896:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c898:	4413      	add	r3, r2
 800c89a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c89e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c8a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8a2:	881b      	ldrh	r3, [r3, #0]
 800c8a4:	b29b      	uxth	r3, r3
 800c8a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c8aa:	b29a      	uxth	r2, r3
 800c8ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8ae:	801a      	strh	r2, [r3, #0]
 800c8b0:	683b      	ldr	r3, [r7, #0]
 800c8b2:	691b      	ldr	r3, [r3, #16]
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d10a      	bne.n	800c8ce <USB_ActivateEndpoint+0x70a>
 800c8b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8ba:	881b      	ldrh	r3, [r3, #0]
 800c8bc:	b29b      	uxth	r3, r3
 800c8be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c8c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c8c6:	b29a      	uxth	r2, r3
 800c8c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8ca:	801a      	strh	r2, [r3, #0]
 800c8cc:	e05b      	b.n	800c986 <USB_ActivateEndpoint+0x7c2>
 800c8ce:	683b      	ldr	r3, [r7, #0]
 800c8d0:	691b      	ldr	r3, [r3, #16]
 800c8d2:	2b3e      	cmp	r3, #62	@ 0x3e
 800c8d4:	d81c      	bhi.n	800c910 <USB_ActivateEndpoint+0x74c>
 800c8d6:	683b      	ldr	r3, [r7, #0]
 800c8d8:	691b      	ldr	r3, [r3, #16]
 800c8da:	085b      	lsrs	r3, r3, #1
 800c8dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c8e0:	683b      	ldr	r3, [r7, #0]
 800c8e2:	691b      	ldr	r3, [r3, #16]
 800c8e4:	f003 0301 	and.w	r3, r3, #1
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d004      	beq.n	800c8f6 <USB_ActivateEndpoint+0x732>
 800c8ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c8f0:	3301      	adds	r3, #1
 800c8f2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c8f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8f8:	881b      	ldrh	r3, [r3, #0]
 800c8fa:	b29a      	uxth	r2, r3
 800c8fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c900:	b29b      	uxth	r3, r3
 800c902:	029b      	lsls	r3, r3, #10
 800c904:	b29b      	uxth	r3, r3
 800c906:	4313      	orrs	r3, r2
 800c908:	b29a      	uxth	r2, r3
 800c90a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c90c:	801a      	strh	r2, [r3, #0]
 800c90e:	e03a      	b.n	800c986 <USB_ActivateEndpoint+0x7c2>
 800c910:	683b      	ldr	r3, [r7, #0]
 800c912:	691b      	ldr	r3, [r3, #16]
 800c914:	095b      	lsrs	r3, r3, #5
 800c916:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c91a:	683b      	ldr	r3, [r7, #0]
 800c91c:	691b      	ldr	r3, [r3, #16]
 800c91e:	f003 031f 	and.w	r3, r3, #31
 800c922:	2b00      	cmp	r3, #0
 800c924:	d104      	bne.n	800c930 <USB_ActivateEndpoint+0x76c>
 800c926:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c92a:	3b01      	subs	r3, #1
 800c92c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c932:	881b      	ldrh	r3, [r3, #0]
 800c934:	b29a      	uxth	r2, r3
 800c936:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c93a:	b29b      	uxth	r3, r3
 800c93c:	029b      	lsls	r3, r3, #10
 800c93e:	b29b      	uxth	r3, r3
 800c940:	4313      	orrs	r3, r2
 800c942:	b29b      	uxth	r3, r3
 800c944:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c948:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c94c:	b29a      	uxth	r2, r3
 800c94e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c950:	801a      	strh	r2, [r3, #0]
 800c952:	e018      	b.n	800c986 <USB_ActivateEndpoint+0x7c2>
 800c954:	683b      	ldr	r3, [r7, #0]
 800c956:	785b      	ldrb	r3, [r3, #1]
 800c958:	2b01      	cmp	r3, #1
 800c95a:	d114      	bne.n	800c986 <USB_ActivateEndpoint+0x7c2>
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c962:	b29b      	uxth	r3, r3
 800c964:	461a      	mov	r2, r3
 800c966:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c968:	4413      	add	r3, r2
 800c96a:	647b      	str	r3, [r7, #68]	@ 0x44
 800c96c:	683b      	ldr	r3, [r7, #0]
 800c96e:	781b      	ldrb	r3, [r3, #0]
 800c970:	00da      	lsls	r2, r3, #3
 800c972:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c974:	4413      	add	r3, r2
 800c976:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c97a:	643b      	str	r3, [r7, #64]	@ 0x40
 800c97c:	683b      	ldr	r3, [r7, #0]
 800c97e:	691b      	ldr	r3, [r3, #16]
 800c980:	b29a      	uxth	r2, r3
 800c982:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c984:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c986:	687a      	ldr	r2, [r7, #4]
 800c988:	683b      	ldr	r3, [r7, #0]
 800c98a:	781b      	ldrb	r3, [r3, #0]
 800c98c:	009b      	lsls	r3, r3, #2
 800c98e:	4413      	add	r3, r2
 800c990:	881b      	ldrh	r3, [r3, #0]
 800c992:	b29b      	uxth	r3, r3
 800c994:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c998:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c99c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800c99e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c9a0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c9a4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800c9a6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c9a8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c9ac:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800c9ae:	687a      	ldr	r2, [r7, #4]
 800c9b0:	683b      	ldr	r3, [r7, #0]
 800c9b2:	781b      	ldrb	r3, [r3, #0]
 800c9b4:	009b      	lsls	r3, r3, #2
 800c9b6:	441a      	add	r2, r3
 800c9b8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c9ba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c9be:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c9c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c9c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c9ca:	b29b      	uxth	r3, r3
 800c9cc:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c9ce:	687a      	ldr	r2, [r7, #4]
 800c9d0:	683b      	ldr	r3, [r7, #0]
 800c9d2:	781b      	ldrb	r3, [r3, #0]
 800c9d4:	009b      	lsls	r3, r3, #2
 800c9d6:	4413      	add	r3, r2
 800c9d8:	881b      	ldrh	r3, [r3, #0]
 800c9da:	b29b      	uxth	r3, r3
 800c9dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c9e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c9e4:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800c9e6:	687a      	ldr	r2, [r7, #4]
 800c9e8:	683b      	ldr	r3, [r7, #0]
 800c9ea:	781b      	ldrb	r3, [r3, #0]
 800c9ec:	009b      	lsls	r3, r3, #2
 800c9ee:	441a      	add	r2, r3
 800c9f0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800c9f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c9f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c9fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c9fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ca02:	b29b      	uxth	r3, r3
 800ca04:	8013      	strh	r3, [r2, #0]
 800ca06:	e0bc      	b.n	800cb82 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ca08:	687a      	ldr	r2, [r7, #4]
 800ca0a:	683b      	ldr	r3, [r7, #0]
 800ca0c:	781b      	ldrb	r3, [r3, #0]
 800ca0e:	009b      	lsls	r3, r3, #2
 800ca10:	4413      	add	r3, r2
 800ca12:	881b      	ldrh	r3, [r3, #0]
 800ca14:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800ca18:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800ca1c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d01d      	beq.n	800ca60 <USB_ActivateEndpoint+0x89c>
 800ca24:	687a      	ldr	r2, [r7, #4]
 800ca26:	683b      	ldr	r3, [r7, #0]
 800ca28:	781b      	ldrb	r3, [r3, #0]
 800ca2a:	009b      	lsls	r3, r3, #2
 800ca2c:	4413      	add	r3, r2
 800ca2e:	881b      	ldrh	r3, [r3, #0]
 800ca30:	b29b      	uxth	r3, r3
 800ca32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ca36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ca3a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800ca3e:	687a      	ldr	r2, [r7, #4]
 800ca40:	683b      	ldr	r3, [r7, #0]
 800ca42:	781b      	ldrb	r3, [r3, #0]
 800ca44:	009b      	lsls	r3, r3, #2
 800ca46:	441a      	add	r2, r3
 800ca48:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800ca4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ca50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ca54:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ca58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ca5c:	b29b      	uxth	r3, r3
 800ca5e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ca60:	687a      	ldr	r2, [r7, #4]
 800ca62:	683b      	ldr	r3, [r7, #0]
 800ca64:	781b      	ldrb	r3, [r3, #0]
 800ca66:	009b      	lsls	r3, r3, #2
 800ca68:	4413      	add	r3, r2
 800ca6a:	881b      	ldrh	r3, [r3, #0]
 800ca6c:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800ca70:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800ca74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d01d      	beq.n	800cab8 <USB_ActivateEndpoint+0x8f4>
 800ca7c:	687a      	ldr	r2, [r7, #4]
 800ca7e:	683b      	ldr	r3, [r7, #0]
 800ca80:	781b      	ldrb	r3, [r3, #0]
 800ca82:	009b      	lsls	r3, r3, #2
 800ca84:	4413      	add	r3, r2
 800ca86:	881b      	ldrh	r3, [r3, #0]
 800ca88:	b29b      	uxth	r3, r3
 800ca8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ca8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ca92:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800ca96:	687a      	ldr	r2, [r7, #4]
 800ca98:	683b      	ldr	r3, [r7, #0]
 800ca9a:	781b      	ldrb	r3, [r3, #0]
 800ca9c:	009b      	lsls	r3, r3, #2
 800ca9e:	441a      	add	r2, r3
 800caa0:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800caa4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800caa8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800caac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cab0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cab4:	b29b      	uxth	r3, r3
 800cab6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800cab8:	683b      	ldr	r3, [r7, #0]
 800caba:	78db      	ldrb	r3, [r3, #3]
 800cabc:	2b01      	cmp	r3, #1
 800cabe:	d024      	beq.n	800cb0a <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800cac0:	687a      	ldr	r2, [r7, #4]
 800cac2:	683b      	ldr	r3, [r7, #0]
 800cac4:	781b      	ldrb	r3, [r3, #0]
 800cac6:	009b      	lsls	r3, r3, #2
 800cac8:	4413      	add	r3, r2
 800caca:	881b      	ldrh	r3, [r3, #0]
 800cacc:	b29b      	uxth	r3, r3
 800cace:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cad2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cad6:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800cada:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800cade:	f083 0320 	eor.w	r3, r3, #32
 800cae2:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800cae6:	687a      	ldr	r2, [r7, #4]
 800cae8:	683b      	ldr	r3, [r7, #0]
 800caea:	781b      	ldrb	r3, [r3, #0]
 800caec:	009b      	lsls	r3, r3, #2
 800caee:	441a      	add	r2, r3
 800caf0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800caf4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800caf8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cafc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cb00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb04:	b29b      	uxth	r3, r3
 800cb06:	8013      	strh	r3, [r2, #0]
 800cb08:	e01d      	b.n	800cb46 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800cb0a:	687a      	ldr	r2, [r7, #4]
 800cb0c:	683b      	ldr	r3, [r7, #0]
 800cb0e:	781b      	ldrb	r3, [r3, #0]
 800cb10:	009b      	lsls	r3, r3, #2
 800cb12:	4413      	add	r3, r2
 800cb14:	881b      	ldrh	r3, [r3, #0]
 800cb16:	b29b      	uxth	r3, r3
 800cb18:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cb1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cb20:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800cb24:	687a      	ldr	r2, [r7, #4]
 800cb26:	683b      	ldr	r3, [r7, #0]
 800cb28:	781b      	ldrb	r3, [r3, #0]
 800cb2a:	009b      	lsls	r3, r3, #2
 800cb2c:	441a      	add	r2, r3
 800cb2e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800cb32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cb36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cb3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cb3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb42:	b29b      	uxth	r3, r3
 800cb44:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800cb46:	687a      	ldr	r2, [r7, #4]
 800cb48:	683b      	ldr	r3, [r7, #0]
 800cb4a:	781b      	ldrb	r3, [r3, #0]
 800cb4c:	009b      	lsls	r3, r3, #2
 800cb4e:	4413      	add	r3, r2
 800cb50:	881b      	ldrh	r3, [r3, #0]
 800cb52:	b29b      	uxth	r3, r3
 800cb54:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cb58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cb5c:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800cb60:	687a      	ldr	r2, [r7, #4]
 800cb62:	683b      	ldr	r3, [r7, #0]
 800cb64:	781b      	ldrb	r3, [r3, #0]
 800cb66:	009b      	lsls	r3, r3, #2
 800cb68:	441a      	add	r2, r3
 800cb6a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800cb6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cb72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cb76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cb7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb7e:	b29b      	uxth	r3, r3
 800cb80:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800cb82:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800cb86:	4618      	mov	r0, r3
 800cb88:	379c      	adds	r7, #156	@ 0x9c
 800cb8a:	46bd      	mov	sp, r7
 800cb8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb90:	4770      	bx	lr
 800cb92:	bf00      	nop

0800cb94 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800cb94:	b480      	push	{r7}
 800cb96:	b08d      	sub	sp, #52	@ 0x34
 800cb98:	af00      	add	r7, sp, #0
 800cb9a:	6078      	str	r0, [r7, #4]
 800cb9c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800cb9e:	683b      	ldr	r3, [r7, #0]
 800cba0:	7b1b      	ldrb	r3, [r3, #12]
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	f040 808e 	bne.w	800ccc4 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800cba8:	683b      	ldr	r3, [r7, #0]
 800cbaa:	785b      	ldrb	r3, [r3, #1]
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d044      	beq.n	800cc3a <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800cbb0:	687a      	ldr	r2, [r7, #4]
 800cbb2:	683b      	ldr	r3, [r7, #0]
 800cbb4:	781b      	ldrb	r3, [r3, #0]
 800cbb6:	009b      	lsls	r3, r3, #2
 800cbb8:	4413      	add	r3, r2
 800cbba:	881b      	ldrh	r3, [r3, #0]
 800cbbc:	81bb      	strh	r3, [r7, #12]
 800cbbe:	89bb      	ldrh	r3, [r7, #12]
 800cbc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d01b      	beq.n	800cc00 <USB_DeactivateEndpoint+0x6c>
 800cbc8:	687a      	ldr	r2, [r7, #4]
 800cbca:	683b      	ldr	r3, [r7, #0]
 800cbcc:	781b      	ldrb	r3, [r3, #0]
 800cbce:	009b      	lsls	r3, r3, #2
 800cbd0:	4413      	add	r3, r2
 800cbd2:	881b      	ldrh	r3, [r3, #0]
 800cbd4:	b29b      	uxth	r3, r3
 800cbd6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cbda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cbde:	817b      	strh	r3, [r7, #10]
 800cbe0:	687a      	ldr	r2, [r7, #4]
 800cbe2:	683b      	ldr	r3, [r7, #0]
 800cbe4:	781b      	ldrb	r3, [r3, #0]
 800cbe6:	009b      	lsls	r3, r3, #2
 800cbe8:	441a      	add	r2, r3
 800cbea:	897b      	ldrh	r3, [r7, #10]
 800cbec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cbf0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cbf4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cbf8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cbfc:	b29b      	uxth	r3, r3
 800cbfe:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800cc00:	687a      	ldr	r2, [r7, #4]
 800cc02:	683b      	ldr	r3, [r7, #0]
 800cc04:	781b      	ldrb	r3, [r3, #0]
 800cc06:	009b      	lsls	r3, r3, #2
 800cc08:	4413      	add	r3, r2
 800cc0a:	881b      	ldrh	r3, [r3, #0]
 800cc0c:	b29b      	uxth	r3, r3
 800cc0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cc12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cc16:	813b      	strh	r3, [r7, #8]
 800cc18:	687a      	ldr	r2, [r7, #4]
 800cc1a:	683b      	ldr	r3, [r7, #0]
 800cc1c:	781b      	ldrb	r3, [r3, #0]
 800cc1e:	009b      	lsls	r3, r3, #2
 800cc20:	441a      	add	r2, r3
 800cc22:	893b      	ldrh	r3, [r7, #8]
 800cc24:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc28:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cc30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc34:	b29b      	uxth	r3, r3
 800cc36:	8013      	strh	r3, [r2, #0]
 800cc38:	e192      	b.n	800cf60 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800cc3a:	687a      	ldr	r2, [r7, #4]
 800cc3c:	683b      	ldr	r3, [r7, #0]
 800cc3e:	781b      	ldrb	r3, [r3, #0]
 800cc40:	009b      	lsls	r3, r3, #2
 800cc42:	4413      	add	r3, r2
 800cc44:	881b      	ldrh	r3, [r3, #0]
 800cc46:	827b      	strh	r3, [r7, #18]
 800cc48:	8a7b      	ldrh	r3, [r7, #18]
 800cc4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d01b      	beq.n	800cc8a <USB_DeactivateEndpoint+0xf6>
 800cc52:	687a      	ldr	r2, [r7, #4]
 800cc54:	683b      	ldr	r3, [r7, #0]
 800cc56:	781b      	ldrb	r3, [r3, #0]
 800cc58:	009b      	lsls	r3, r3, #2
 800cc5a:	4413      	add	r3, r2
 800cc5c:	881b      	ldrh	r3, [r3, #0]
 800cc5e:	b29b      	uxth	r3, r3
 800cc60:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cc64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc68:	823b      	strh	r3, [r7, #16]
 800cc6a:	687a      	ldr	r2, [r7, #4]
 800cc6c:	683b      	ldr	r3, [r7, #0]
 800cc6e:	781b      	ldrb	r3, [r3, #0]
 800cc70:	009b      	lsls	r3, r3, #2
 800cc72:	441a      	add	r2, r3
 800cc74:	8a3b      	ldrh	r3, [r7, #16]
 800cc76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc7e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cc82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc86:	b29b      	uxth	r3, r3
 800cc88:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800cc8a:	687a      	ldr	r2, [r7, #4]
 800cc8c:	683b      	ldr	r3, [r7, #0]
 800cc8e:	781b      	ldrb	r3, [r3, #0]
 800cc90:	009b      	lsls	r3, r3, #2
 800cc92:	4413      	add	r3, r2
 800cc94:	881b      	ldrh	r3, [r3, #0]
 800cc96:	b29b      	uxth	r3, r3
 800cc98:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cc9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cca0:	81fb      	strh	r3, [r7, #14]
 800cca2:	687a      	ldr	r2, [r7, #4]
 800cca4:	683b      	ldr	r3, [r7, #0]
 800cca6:	781b      	ldrb	r3, [r3, #0]
 800cca8:	009b      	lsls	r3, r3, #2
 800ccaa:	441a      	add	r2, r3
 800ccac:	89fb      	ldrh	r3, [r7, #14]
 800ccae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ccb2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ccb6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ccba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ccbe:	b29b      	uxth	r3, r3
 800ccc0:	8013      	strh	r3, [r2, #0]
 800ccc2:	e14d      	b.n	800cf60 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800ccc4:	683b      	ldr	r3, [r7, #0]
 800ccc6:	785b      	ldrb	r3, [r3, #1]
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	f040 80a5 	bne.w	800ce18 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ccce:	687a      	ldr	r2, [r7, #4]
 800ccd0:	683b      	ldr	r3, [r7, #0]
 800ccd2:	781b      	ldrb	r3, [r3, #0]
 800ccd4:	009b      	lsls	r3, r3, #2
 800ccd6:	4413      	add	r3, r2
 800ccd8:	881b      	ldrh	r3, [r3, #0]
 800ccda:	843b      	strh	r3, [r7, #32]
 800ccdc:	8c3b      	ldrh	r3, [r7, #32]
 800ccde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d01b      	beq.n	800cd1e <USB_DeactivateEndpoint+0x18a>
 800cce6:	687a      	ldr	r2, [r7, #4]
 800cce8:	683b      	ldr	r3, [r7, #0]
 800ccea:	781b      	ldrb	r3, [r3, #0]
 800ccec:	009b      	lsls	r3, r3, #2
 800ccee:	4413      	add	r3, r2
 800ccf0:	881b      	ldrh	r3, [r3, #0]
 800ccf2:	b29b      	uxth	r3, r3
 800ccf4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ccf8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ccfc:	83fb      	strh	r3, [r7, #30]
 800ccfe:	687a      	ldr	r2, [r7, #4]
 800cd00:	683b      	ldr	r3, [r7, #0]
 800cd02:	781b      	ldrb	r3, [r3, #0]
 800cd04:	009b      	lsls	r3, r3, #2
 800cd06:	441a      	add	r2, r3
 800cd08:	8bfb      	ldrh	r3, [r7, #30]
 800cd0a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cd0e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cd12:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cd16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cd1a:	b29b      	uxth	r3, r3
 800cd1c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800cd1e:	687a      	ldr	r2, [r7, #4]
 800cd20:	683b      	ldr	r3, [r7, #0]
 800cd22:	781b      	ldrb	r3, [r3, #0]
 800cd24:	009b      	lsls	r3, r3, #2
 800cd26:	4413      	add	r3, r2
 800cd28:	881b      	ldrh	r3, [r3, #0]
 800cd2a:	83bb      	strh	r3, [r7, #28]
 800cd2c:	8bbb      	ldrh	r3, [r7, #28]
 800cd2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	d01b      	beq.n	800cd6e <USB_DeactivateEndpoint+0x1da>
 800cd36:	687a      	ldr	r2, [r7, #4]
 800cd38:	683b      	ldr	r3, [r7, #0]
 800cd3a:	781b      	ldrb	r3, [r3, #0]
 800cd3c:	009b      	lsls	r3, r3, #2
 800cd3e:	4413      	add	r3, r2
 800cd40:	881b      	ldrh	r3, [r3, #0]
 800cd42:	b29b      	uxth	r3, r3
 800cd44:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cd48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cd4c:	837b      	strh	r3, [r7, #26]
 800cd4e:	687a      	ldr	r2, [r7, #4]
 800cd50:	683b      	ldr	r3, [r7, #0]
 800cd52:	781b      	ldrb	r3, [r3, #0]
 800cd54:	009b      	lsls	r3, r3, #2
 800cd56:	441a      	add	r2, r3
 800cd58:	8b7b      	ldrh	r3, [r7, #26]
 800cd5a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cd5e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cd62:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cd66:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cd6a:	b29b      	uxth	r3, r3
 800cd6c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800cd6e:	687a      	ldr	r2, [r7, #4]
 800cd70:	683b      	ldr	r3, [r7, #0]
 800cd72:	781b      	ldrb	r3, [r3, #0]
 800cd74:	009b      	lsls	r3, r3, #2
 800cd76:	4413      	add	r3, r2
 800cd78:	881b      	ldrh	r3, [r3, #0]
 800cd7a:	b29b      	uxth	r3, r3
 800cd7c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cd80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cd84:	833b      	strh	r3, [r7, #24]
 800cd86:	687a      	ldr	r2, [r7, #4]
 800cd88:	683b      	ldr	r3, [r7, #0]
 800cd8a:	781b      	ldrb	r3, [r3, #0]
 800cd8c:	009b      	lsls	r3, r3, #2
 800cd8e:	441a      	add	r2, r3
 800cd90:	8b3b      	ldrh	r3, [r7, #24]
 800cd92:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cd96:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cd9a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cd9e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cda2:	b29b      	uxth	r3, r3
 800cda4:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800cda6:	687a      	ldr	r2, [r7, #4]
 800cda8:	683b      	ldr	r3, [r7, #0]
 800cdaa:	781b      	ldrb	r3, [r3, #0]
 800cdac:	009b      	lsls	r3, r3, #2
 800cdae:	4413      	add	r3, r2
 800cdb0:	881b      	ldrh	r3, [r3, #0]
 800cdb2:	b29b      	uxth	r3, r3
 800cdb4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cdb8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cdbc:	82fb      	strh	r3, [r7, #22]
 800cdbe:	687a      	ldr	r2, [r7, #4]
 800cdc0:	683b      	ldr	r3, [r7, #0]
 800cdc2:	781b      	ldrb	r3, [r3, #0]
 800cdc4:	009b      	lsls	r3, r3, #2
 800cdc6:	441a      	add	r2, r3
 800cdc8:	8afb      	ldrh	r3, [r7, #22]
 800cdca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cdce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cdd2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cdd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cdda:	b29b      	uxth	r3, r3
 800cddc:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800cdde:	687a      	ldr	r2, [r7, #4]
 800cde0:	683b      	ldr	r3, [r7, #0]
 800cde2:	781b      	ldrb	r3, [r3, #0]
 800cde4:	009b      	lsls	r3, r3, #2
 800cde6:	4413      	add	r3, r2
 800cde8:	881b      	ldrh	r3, [r3, #0]
 800cdea:	b29b      	uxth	r3, r3
 800cdec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cdf0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cdf4:	82bb      	strh	r3, [r7, #20]
 800cdf6:	687a      	ldr	r2, [r7, #4]
 800cdf8:	683b      	ldr	r3, [r7, #0]
 800cdfa:	781b      	ldrb	r3, [r3, #0]
 800cdfc:	009b      	lsls	r3, r3, #2
 800cdfe:	441a      	add	r2, r3
 800ce00:	8abb      	ldrh	r3, [r7, #20]
 800ce02:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ce06:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ce0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ce0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ce12:	b29b      	uxth	r3, r3
 800ce14:	8013      	strh	r3, [r2, #0]
 800ce16:	e0a3      	b.n	800cf60 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ce18:	687a      	ldr	r2, [r7, #4]
 800ce1a:	683b      	ldr	r3, [r7, #0]
 800ce1c:	781b      	ldrb	r3, [r3, #0]
 800ce1e:	009b      	lsls	r3, r3, #2
 800ce20:	4413      	add	r3, r2
 800ce22:	881b      	ldrh	r3, [r3, #0]
 800ce24:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800ce26:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ce28:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d01b      	beq.n	800ce68 <USB_DeactivateEndpoint+0x2d4>
 800ce30:	687a      	ldr	r2, [r7, #4]
 800ce32:	683b      	ldr	r3, [r7, #0]
 800ce34:	781b      	ldrb	r3, [r3, #0]
 800ce36:	009b      	lsls	r3, r3, #2
 800ce38:	4413      	add	r3, r2
 800ce3a:	881b      	ldrh	r3, [r3, #0]
 800ce3c:	b29b      	uxth	r3, r3
 800ce3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ce42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ce46:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800ce48:	687a      	ldr	r2, [r7, #4]
 800ce4a:	683b      	ldr	r3, [r7, #0]
 800ce4c:	781b      	ldrb	r3, [r3, #0]
 800ce4e:	009b      	lsls	r3, r3, #2
 800ce50:	441a      	add	r2, r3
 800ce52:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800ce54:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ce58:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ce5c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ce60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ce64:	b29b      	uxth	r3, r3
 800ce66:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ce68:	687a      	ldr	r2, [r7, #4]
 800ce6a:	683b      	ldr	r3, [r7, #0]
 800ce6c:	781b      	ldrb	r3, [r3, #0]
 800ce6e:	009b      	lsls	r3, r3, #2
 800ce70:	4413      	add	r3, r2
 800ce72:	881b      	ldrh	r3, [r3, #0]
 800ce74:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800ce76:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800ce78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	d01b      	beq.n	800ceb8 <USB_DeactivateEndpoint+0x324>
 800ce80:	687a      	ldr	r2, [r7, #4]
 800ce82:	683b      	ldr	r3, [r7, #0]
 800ce84:	781b      	ldrb	r3, [r3, #0]
 800ce86:	009b      	lsls	r3, r3, #2
 800ce88:	4413      	add	r3, r2
 800ce8a:	881b      	ldrh	r3, [r3, #0]
 800ce8c:	b29b      	uxth	r3, r3
 800ce8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ce92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ce96:	853b      	strh	r3, [r7, #40]	@ 0x28
 800ce98:	687a      	ldr	r2, [r7, #4]
 800ce9a:	683b      	ldr	r3, [r7, #0]
 800ce9c:	781b      	ldrb	r3, [r3, #0]
 800ce9e:	009b      	lsls	r3, r3, #2
 800cea0:	441a      	add	r2, r3
 800cea2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cea4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cea8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ceac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ceb0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ceb4:	b29b      	uxth	r3, r3
 800ceb6:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800ceb8:	687a      	ldr	r2, [r7, #4]
 800ceba:	683b      	ldr	r3, [r7, #0]
 800cebc:	781b      	ldrb	r3, [r3, #0]
 800cebe:	009b      	lsls	r3, r3, #2
 800cec0:	4413      	add	r3, r2
 800cec2:	881b      	ldrh	r3, [r3, #0]
 800cec4:	b29b      	uxth	r3, r3
 800cec6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ceca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cece:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800ced0:	687a      	ldr	r2, [r7, #4]
 800ced2:	683b      	ldr	r3, [r7, #0]
 800ced4:	781b      	ldrb	r3, [r3, #0]
 800ced6:	009b      	lsls	r3, r3, #2
 800ced8:	441a      	add	r2, r3
 800ceda:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800cedc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cee0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cee4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cee8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ceec:	b29b      	uxth	r3, r3
 800ceee:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800cef0:	687a      	ldr	r2, [r7, #4]
 800cef2:	683b      	ldr	r3, [r7, #0]
 800cef4:	781b      	ldrb	r3, [r3, #0]
 800cef6:	009b      	lsls	r3, r3, #2
 800cef8:	4413      	add	r3, r2
 800cefa:	881b      	ldrh	r3, [r3, #0]
 800cefc:	b29b      	uxth	r3, r3
 800cefe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cf02:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cf06:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800cf08:	687a      	ldr	r2, [r7, #4]
 800cf0a:	683b      	ldr	r3, [r7, #0]
 800cf0c:	781b      	ldrb	r3, [r3, #0]
 800cf0e:	009b      	lsls	r3, r3, #2
 800cf10:	441a      	add	r2, r3
 800cf12:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cf14:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cf18:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cf1c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cf20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cf24:	b29b      	uxth	r3, r3
 800cf26:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800cf28:	687a      	ldr	r2, [r7, #4]
 800cf2a:	683b      	ldr	r3, [r7, #0]
 800cf2c:	781b      	ldrb	r3, [r3, #0]
 800cf2e:	009b      	lsls	r3, r3, #2
 800cf30:	4413      	add	r3, r2
 800cf32:	881b      	ldrh	r3, [r3, #0]
 800cf34:	b29b      	uxth	r3, r3
 800cf36:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cf3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cf3e:	847b      	strh	r3, [r7, #34]	@ 0x22
 800cf40:	687a      	ldr	r2, [r7, #4]
 800cf42:	683b      	ldr	r3, [r7, #0]
 800cf44:	781b      	ldrb	r3, [r3, #0]
 800cf46:	009b      	lsls	r3, r3, #2
 800cf48:	441a      	add	r2, r3
 800cf4a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cf4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cf50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cf54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cf58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cf5c:	b29b      	uxth	r3, r3
 800cf5e:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800cf60:	2300      	movs	r3, #0
}
 800cf62:	4618      	mov	r0, r3
 800cf64:	3734      	adds	r7, #52	@ 0x34
 800cf66:	46bd      	mov	sp, r7
 800cf68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf6c:	4770      	bx	lr

0800cf6e <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800cf6e:	b580      	push	{r7, lr}
 800cf70:	b0ac      	sub	sp, #176	@ 0xb0
 800cf72:	af00      	add	r7, sp, #0
 800cf74:	6078      	str	r0, [r7, #4]
 800cf76:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800cf78:	683b      	ldr	r3, [r7, #0]
 800cf7a:	785b      	ldrb	r3, [r3, #1]
 800cf7c:	2b01      	cmp	r3, #1
 800cf7e:	f040 84ca 	bne.w	800d916 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800cf82:	683b      	ldr	r3, [r7, #0]
 800cf84:	699a      	ldr	r2, [r3, #24]
 800cf86:	683b      	ldr	r3, [r7, #0]
 800cf88:	691b      	ldr	r3, [r3, #16]
 800cf8a:	429a      	cmp	r2, r3
 800cf8c:	d904      	bls.n	800cf98 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800cf8e:	683b      	ldr	r3, [r7, #0]
 800cf90:	691b      	ldr	r3, [r3, #16]
 800cf92:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800cf96:	e003      	b.n	800cfa0 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800cf98:	683b      	ldr	r3, [r7, #0]
 800cf9a:	699b      	ldr	r3, [r3, #24]
 800cf9c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800cfa0:	683b      	ldr	r3, [r7, #0]
 800cfa2:	7b1b      	ldrb	r3, [r3, #12]
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	d122      	bne.n	800cfee <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800cfa8:	683b      	ldr	r3, [r7, #0]
 800cfaa:	6959      	ldr	r1, [r3, #20]
 800cfac:	683b      	ldr	r3, [r7, #0]
 800cfae:	88da      	ldrh	r2, [r3, #6]
 800cfb0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cfb4:	b29b      	uxth	r3, r3
 800cfb6:	6878      	ldr	r0, [r7, #4]
 800cfb8:	f000 febd 	bl	800dd36 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	613b      	str	r3, [r7, #16]
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cfc6:	b29b      	uxth	r3, r3
 800cfc8:	461a      	mov	r2, r3
 800cfca:	693b      	ldr	r3, [r7, #16]
 800cfcc:	4413      	add	r3, r2
 800cfce:	613b      	str	r3, [r7, #16]
 800cfd0:	683b      	ldr	r3, [r7, #0]
 800cfd2:	781b      	ldrb	r3, [r3, #0]
 800cfd4:	00da      	lsls	r2, r3, #3
 800cfd6:	693b      	ldr	r3, [r7, #16]
 800cfd8:	4413      	add	r3, r2
 800cfda:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cfde:	60fb      	str	r3, [r7, #12]
 800cfe0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cfe4:	b29a      	uxth	r2, r3
 800cfe6:	68fb      	ldr	r3, [r7, #12]
 800cfe8:	801a      	strh	r2, [r3, #0]
 800cfea:	f000 bc6f 	b.w	800d8cc <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800cfee:	683b      	ldr	r3, [r7, #0]
 800cff0:	78db      	ldrb	r3, [r3, #3]
 800cff2:	2b02      	cmp	r3, #2
 800cff4:	f040 831e 	bne.w	800d634 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800cff8:	683b      	ldr	r3, [r7, #0]
 800cffa:	6a1a      	ldr	r2, [r3, #32]
 800cffc:	683b      	ldr	r3, [r7, #0]
 800cffe:	691b      	ldr	r3, [r3, #16]
 800d000:	429a      	cmp	r2, r3
 800d002:	f240 82cf 	bls.w	800d5a4 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800d006:	687a      	ldr	r2, [r7, #4]
 800d008:	683b      	ldr	r3, [r7, #0]
 800d00a:	781b      	ldrb	r3, [r3, #0]
 800d00c:	009b      	lsls	r3, r3, #2
 800d00e:	4413      	add	r3, r2
 800d010:	881b      	ldrh	r3, [r3, #0]
 800d012:	b29b      	uxth	r3, r3
 800d014:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d018:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d01c:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800d020:	687a      	ldr	r2, [r7, #4]
 800d022:	683b      	ldr	r3, [r7, #0]
 800d024:	781b      	ldrb	r3, [r3, #0]
 800d026:	009b      	lsls	r3, r3, #2
 800d028:	441a      	add	r2, r3
 800d02a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800d02e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d032:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d036:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800d03a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d03e:	b29b      	uxth	r3, r3
 800d040:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800d042:	683b      	ldr	r3, [r7, #0]
 800d044:	6a1a      	ldr	r2, [r3, #32]
 800d046:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d04a:	1ad2      	subs	r2, r2, r3
 800d04c:	683b      	ldr	r3, [r7, #0]
 800d04e:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800d050:	687a      	ldr	r2, [r7, #4]
 800d052:	683b      	ldr	r3, [r7, #0]
 800d054:	781b      	ldrb	r3, [r3, #0]
 800d056:	009b      	lsls	r3, r3, #2
 800d058:	4413      	add	r3, r2
 800d05a:	881b      	ldrh	r3, [r3, #0]
 800d05c:	b29b      	uxth	r3, r3
 800d05e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d062:	2b00      	cmp	r3, #0
 800d064:	f000 814f 	beq.w	800d306 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	633b      	str	r3, [r7, #48]	@ 0x30
 800d06c:	683b      	ldr	r3, [r7, #0]
 800d06e:	785b      	ldrb	r3, [r3, #1]
 800d070:	2b00      	cmp	r3, #0
 800d072:	d16b      	bne.n	800d14c <USB_EPStartXfer+0x1de>
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d07e:	b29b      	uxth	r3, r3
 800d080:	461a      	mov	r2, r3
 800d082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d084:	4413      	add	r3, r2
 800d086:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d088:	683b      	ldr	r3, [r7, #0]
 800d08a:	781b      	ldrb	r3, [r3, #0]
 800d08c:	00da      	lsls	r2, r3, #3
 800d08e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d090:	4413      	add	r3, r2
 800d092:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d096:	627b      	str	r3, [r7, #36]	@ 0x24
 800d098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d09a:	881b      	ldrh	r3, [r3, #0]
 800d09c:	b29b      	uxth	r3, r3
 800d09e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d0a2:	b29a      	uxth	r2, r3
 800d0a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0a6:	801a      	strh	r2, [r3, #0]
 800d0a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	d10a      	bne.n	800d0c6 <USB_EPStartXfer+0x158>
 800d0b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0b2:	881b      	ldrh	r3, [r3, #0]
 800d0b4:	b29b      	uxth	r3, r3
 800d0b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d0ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d0be:	b29a      	uxth	r2, r3
 800d0c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0c2:	801a      	strh	r2, [r3, #0]
 800d0c4:	e05b      	b.n	800d17e <USB_EPStartXfer+0x210>
 800d0c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d0ca:	2b3e      	cmp	r3, #62	@ 0x3e
 800d0cc:	d81c      	bhi.n	800d108 <USB_EPStartXfer+0x19a>
 800d0ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d0d2:	085b      	lsrs	r3, r3, #1
 800d0d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d0d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d0dc:	f003 0301 	and.w	r3, r3, #1
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	d004      	beq.n	800d0ee <USB_EPStartXfer+0x180>
 800d0e4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d0e8:	3301      	adds	r3, #1
 800d0ea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d0ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0f0:	881b      	ldrh	r3, [r3, #0]
 800d0f2:	b29a      	uxth	r2, r3
 800d0f4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d0f8:	b29b      	uxth	r3, r3
 800d0fa:	029b      	lsls	r3, r3, #10
 800d0fc:	b29b      	uxth	r3, r3
 800d0fe:	4313      	orrs	r3, r2
 800d100:	b29a      	uxth	r2, r3
 800d102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d104:	801a      	strh	r2, [r3, #0]
 800d106:	e03a      	b.n	800d17e <USB_EPStartXfer+0x210>
 800d108:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d10c:	095b      	lsrs	r3, r3, #5
 800d10e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d112:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d116:	f003 031f 	and.w	r3, r3, #31
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d104      	bne.n	800d128 <USB_EPStartXfer+0x1ba>
 800d11e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d122:	3b01      	subs	r3, #1
 800d124:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d12a:	881b      	ldrh	r3, [r3, #0]
 800d12c:	b29a      	uxth	r2, r3
 800d12e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d132:	b29b      	uxth	r3, r3
 800d134:	029b      	lsls	r3, r3, #10
 800d136:	b29b      	uxth	r3, r3
 800d138:	4313      	orrs	r3, r2
 800d13a:	b29b      	uxth	r3, r3
 800d13c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d140:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d144:	b29a      	uxth	r2, r3
 800d146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d148:	801a      	strh	r2, [r3, #0]
 800d14a:	e018      	b.n	800d17e <USB_EPStartXfer+0x210>
 800d14c:	683b      	ldr	r3, [r7, #0]
 800d14e:	785b      	ldrb	r3, [r3, #1]
 800d150:	2b01      	cmp	r3, #1
 800d152:	d114      	bne.n	800d17e <USB_EPStartXfer+0x210>
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d15a:	b29b      	uxth	r3, r3
 800d15c:	461a      	mov	r2, r3
 800d15e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d160:	4413      	add	r3, r2
 800d162:	633b      	str	r3, [r7, #48]	@ 0x30
 800d164:	683b      	ldr	r3, [r7, #0]
 800d166:	781b      	ldrb	r3, [r3, #0]
 800d168:	00da      	lsls	r2, r3, #3
 800d16a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d16c:	4413      	add	r3, r2
 800d16e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d172:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d174:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d178:	b29a      	uxth	r2, r3
 800d17a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d17c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800d17e:	683b      	ldr	r3, [r7, #0]
 800d180:	895b      	ldrh	r3, [r3, #10]
 800d182:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d186:	683b      	ldr	r3, [r7, #0]
 800d188:	6959      	ldr	r1, [r3, #20]
 800d18a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d18e:	b29b      	uxth	r3, r3
 800d190:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d194:	6878      	ldr	r0, [r7, #4]
 800d196:	f000 fdce 	bl	800dd36 <USB_WritePMA>
            ep->xfer_buff += len;
 800d19a:	683b      	ldr	r3, [r7, #0]
 800d19c:	695a      	ldr	r2, [r3, #20]
 800d19e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d1a2:	441a      	add	r2, r3
 800d1a4:	683b      	ldr	r3, [r7, #0]
 800d1a6:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800d1a8:	683b      	ldr	r3, [r7, #0]
 800d1aa:	6a1a      	ldr	r2, [r3, #32]
 800d1ac:	683b      	ldr	r3, [r7, #0]
 800d1ae:	691b      	ldr	r3, [r3, #16]
 800d1b0:	429a      	cmp	r2, r3
 800d1b2:	d907      	bls.n	800d1c4 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800d1b4:	683b      	ldr	r3, [r7, #0]
 800d1b6:	6a1a      	ldr	r2, [r3, #32]
 800d1b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d1bc:	1ad2      	subs	r2, r2, r3
 800d1be:	683b      	ldr	r3, [r7, #0]
 800d1c0:	621a      	str	r2, [r3, #32]
 800d1c2:	e006      	b.n	800d1d2 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800d1c4:	683b      	ldr	r3, [r7, #0]
 800d1c6:	6a1b      	ldr	r3, [r3, #32]
 800d1c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800d1cc:	683b      	ldr	r3, [r7, #0]
 800d1ce:	2200      	movs	r2, #0
 800d1d0:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800d1d2:	683b      	ldr	r3, [r7, #0]
 800d1d4:	785b      	ldrb	r3, [r3, #1]
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d16b      	bne.n	800d2b2 <USB_EPStartXfer+0x344>
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	61bb      	str	r3, [r7, #24]
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d1e4:	b29b      	uxth	r3, r3
 800d1e6:	461a      	mov	r2, r3
 800d1e8:	69bb      	ldr	r3, [r7, #24]
 800d1ea:	4413      	add	r3, r2
 800d1ec:	61bb      	str	r3, [r7, #24]
 800d1ee:	683b      	ldr	r3, [r7, #0]
 800d1f0:	781b      	ldrb	r3, [r3, #0]
 800d1f2:	00da      	lsls	r2, r3, #3
 800d1f4:	69bb      	ldr	r3, [r7, #24]
 800d1f6:	4413      	add	r3, r2
 800d1f8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d1fc:	617b      	str	r3, [r7, #20]
 800d1fe:	697b      	ldr	r3, [r7, #20]
 800d200:	881b      	ldrh	r3, [r3, #0]
 800d202:	b29b      	uxth	r3, r3
 800d204:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d208:	b29a      	uxth	r2, r3
 800d20a:	697b      	ldr	r3, [r7, #20]
 800d20c:	801a      	strh	r2, [r3, #0]
 800d20e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d212:	2b00      	cmp	r3, #0
 800d214:	d10a      	bne.n	800d22c <USB_EPStartXfer+0x2be>
 800d216:	697b      	ldr	r3, [r7, #20]
 800d218:	881b      	ldrh	r3, [r3, #0]
 800d21a:	b29b      	uxth	r3, r3
 800d21c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d220:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d224:	b29a      	uxth	r2, r3
 800d226:	697b      	ldr	r3, [r7, #20]
 800d228:	801a      	strh	r2, [r3, #0]
 800d22a:	e05d      	b.n	800d2e8 <USB_EPStartXfer+0x37a>
 800d22c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d230:	2b3e      	cmp	r3, #62	@ 0x3e
 800d232:	d81c      	bhi.n	800d26e <USB_EPStartXfer+0x300>
 800d234:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d238:	085b      	lsrs	r3, r3, #1
 800d23a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d23e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d242:	f003 0301 	and.w	r3, r3, #1
 800d246:	2b00      	cmp	r3, #0
 800d248:	d004      	beq.n	800d254 <USB_EPStartXfer+0x2e6>
 800d24a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d24e:	3301      	adds	r3, #1
 800d250:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d254:	697b      	ldr	r3, [r7, #20]
 800d256:	881b      	ldrh	r3, [r3, #0]
 800d258:	b29a      	uxth	r2, r3
 800d25a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d25e:	b29b      	uxth	r3, r3
 800d260:	029b      	lsls	r3, r3, #10
 800d262:	b29b      	uxth	r3, r3
 800d264:	4313      	orrs	r3, r2
 800d266:	b29a      	uxth	r2, r3
 800d268:	697b      	ldr	r3, [r7, #20]
 800d26a:	801a      	strh	r2, [r3, #0]
 800d26c:	e03c      	b.n	800d2e8 <USB_EPStartXfer+0x37a>
 800d26e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d272:	095b      	lsrs	r3, r3, #5
 800d274:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d278:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d27c:	f003 031f 	and.w	r3, r3, #31
 800d280:	2b00      	cmp	r3, #0
 800d282:	d104      	bne.n	800d28e <USB_EPStartXfer+0x320>
 800d284:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d288:	3b01      	subs	r3, #1
 800d28a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d28e:	697b      	ldr	r3, [r7, #20]
 800d290:	881b      	ldrh	r3, [r3, #0]
 800d292:	b29a      	uxth	r2, r3
 800d294:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d298:	b29b      	uxth	r3, r3
 800d29a:	029b      	lsls	r3, r3, #10
 800d29c:	b29b      	uxth	r3, r3
 800d29e:	4313      	orrs	r3, r2
 800d2a0:	b29b      	uxth	r3, r3
 800d2a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d2a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d2aa:	b29a      	uxth	r2, r3
 800d2ac:	697b      	ldr	r3, [r7, #20]
 800d2ae:	801a      	strh	r2, [r3, #0]
 800d2b0:	e01a      	b.n	800d2e8 <USB_EPStartXfer+0x37a>
 800d2b2:	683b      	ldr	r3, [r7, #0]
 800d2b4:	785b      	ldrb	r3, [r3, #1]
 800d2b6:	2b01      	cmp	r3, #1
 800d2b8:	d116      	bne.n	800d2e8 <USB_EPStartXfer+0x37a>
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	623b      	str	r3, [r7, #32]
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d2c4:	b29b      	uxth	r3, r3
 800d2c6:	461a      	mov	r2, r3
 800d2c8:	6a3b      	ldr	r3, [r7, #32]
 800d2ca:	4413      	add	r3, r2
 800d2cc:	623b      	str	r3, [r7, #32]
 800d2ce:	683b      	ldr	r3, [r7, #0]
 800d2d0:	781b      	ldrb	r3, [r3, #0]
 800d2d2:	00da      	lsls	r2, r3, #3
 800d2d4:	6a3b      	ldr	r3, [r7, #32]
 800d2d6:	4413      	add	r3, r2
 800d2d8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d2dc:	61fb      	str	r3, [r7, #28]
 800d2de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d2e2:	b29a      	uxth	r2, r3
 800d2e4:	69fb      	ldr	r3, [r7, #28]
 800d2e6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800d2e8:	683b      	ldr	r3, [r7, #0]
 800d2ea:	891b      	ldrh	r3, [r3, #8]
 800d2ec:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d2f0:	683b      	ldr	r3, [r7, #0]
 800d2f2:	6959      	ldr	r1, [r3, #20]
 800d2f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d2f8:	b29b      	uxth	r3, r3
 800d2fa:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d2fe:	6878      	ldr	r0, [r7, #4]
 800d300:	f000 fd19 	bl	800dd36 <USB_WritePMA>
 800d304:	e2e2      	b.n	800d8cc <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800d306:	683b      	ldr	r3, [r7, #0]
 800d308:	785b      	ldrb	r3, [r3, #1]
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d16b      	bne.n	800d3e6 <USB_EPStartXfer+0x478>
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d318:	b29b      	uxth	r3, r3
 800d31a:	461a      	mov	r2, r3
 800d31c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d31e:	4413      	add	r3, r2
 800d320:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d322:	683b      	ldr	r3, [r7, #0]
 800d324:	781b      	ldrb	r3, [r3, #0]
 800d326:	00da      	lsls	r2, r3, #3
 800d328:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d32a:	4413      	add	r3, r2
 800d32c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d330:	647b      	str	r3, [r7, #68]	@ 0x44
 800d332:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d334:	881b      	ldrh	r3, [r3, #0]
 800d336:	b29b      	uxth	r3, r3
 800d338:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d33c:	b29a      	uxth	r2, r3
 800d33e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d340:	801a      	strh	r2, [r3, #0]
 800d342:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d346:	2b00      	cmp	r3, #0
 800d348:	d10a      	bne.n	800d360 <USB_EPStartXfer+0x3f2>
 800d34a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d34c:	881b      	ldrh	r3, [r3, #0]
 800d34e:	b29b      	uxth	r3, r3
 800d350:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d354:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d358:	b29a      	uxth	r2, r3
 800d35a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d35c:	801a      	strh	r2, [r3, #0]
 800d35e:	e05d      	b.n	800d41c <USB_EPStartXfer+0x4ae>
 800d360:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d364:	2b3e      	cmp	r3, #62	@ 0x3e
 800d366:	d81c      	bhi.n	800d3a2 <USB_EPStartXfer+0x434>
 800d368:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d36c:	085b      	lsrs	r3, r3, #1
 800d36e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d372:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d376:	f003 0301 	and.w	r3, r3, #1
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d004      	beq.n	800d388 <USB_EPStartXfer+0x41a>
 800d37e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d382:	3301      	adds	r3, #1
 800d384:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d388:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d38a:	881b      	ldrh	r3, [r3, #0]
 800d38c:	b29a      	uxth	r2, r3
 800d38e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d392:	b29b      	uxth	r3, r3
 800d394:	029b      	lsls	r3, r3, #10
 800d396:	b29b      	uxth	r3, r3
 800d398:	4313      	orrs	r3, r2
 800d39a:	b29a      	uxth	r2, r3
 800d39c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d39e:	801a      	strh	r2, [r3, #0]
 800d3a0:	e03c      	b.n	800d41c <USB_EPStartXfer+0x4ae>
 800d3a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d3a6:	095b      	lsrs	r3, r3, #5
 800d3a8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d3ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d3b0:	f003 031f 	and.w	r3, r3, #31
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d104      	bne.n	800d3c2 <USB_EPStartXfer+0x454>
 800d3b8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d3bc:	3b01      	subs	r3, #1
 800d3be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d3c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d3c4:	881b      	ldrh	r3, [r3, #0]
 800d3c6:	b29a      	uxth	r2, r3
 800d3c8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d3cc:	b29b      	uxth	r3, r3
 800d3ce:	029b      	lsls	r3, r3, #10
 800d3d0:	b29b      	uxth	r3, r3
 800d3d2:	4313      	orrs	r3, r2
 800d3d4:	b29b      	uxth	r3, r3
 800d3d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d3da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d3de:	b29a      	uxth	r2, r3
 800d3e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d3e2:	801a      	strh	r2, [r3, #0]
 800d3e4:	e01a      	b.n	800d41c <USB_EPStartXfer+0x4ae>
 800d3e6:	683b      	ldr	r3, [r7, #0]
 800d3e8:	785b      	ldrb	r3, [r3, #1]
 800d3ea:	2b01      	cmp	r3, #1
 800d3ec:	d116      	bne.n	800d41c <USB_EPStartXfer+0x4ae>
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	653b      	str	r3, [r7, #80]	@ 0x50
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d3f8:	b29b      	uxth	r3, r3
 800d3fa:	461a      	mov	r2, r3
 800d3fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d3fe:	4413      	add	r3, r2
 800d400:	653b      	str	r3, [r7, #80]	@ 0x50
 800d402:	683b      	ldr	r3, [r7, #0]
 800d404:	781b      	ldrb	r3, [r3, #0]
 800d406:	00da      	lsls	r2, r3, #3
 800d408:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d40a:	4413      	add	r3, r2
 800d40c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d410:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d412:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d416:	b29a      	uxth	r2, r3
 800d418:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d41a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800d41c:	683b      	ldr	r3, [r7, #0]
 800d41e:	891b      	ldrh	r3, [r3, #8]
 800d420:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d424:	683b      	ldr	r3, [r7, #0]
 800d426:	6959      	ldr	r1, [r3, #20]
 800d428:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d42c:	b29b      	uxth	r3, r3
 800d42e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d432:	6878      	ldr	r0, [r7, #4]
 800d434:	f000 fc7f 	bl	800dd36 <USB_WritePMA>
            ep->xfer_buff += len;
 800d438:	683b      	ldr	r3, [r7, #0]
 800d43a:	695a      	ldr	r2, [r3, #20]
 800d43c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d440:	441a      	add	r2, r3
 800d442:	683b      	ldr	r3, [r7, #0]
 800d444:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800d446:	683b      	ldr	r3, [r7, #0]
 800d448:	6a1a      	ldr	r2, [r3, #32]
 800d44a:	683b      	ldr	r3, [r7, #0]
 800d44c:	691b      	ldr	r3, [r3, #16]
 800d44e:	429a      	cmp	r2, r3
 800d450:	d907      	bls.n	800d462 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800d452:	683b      	ldr	r3, [r7, #0]
 800d454:	6a1a      	ldr	r2, [r3, #32]
 800d456:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d45a:	1ad2      	subs	r2, r2, r3
 800d45c:	683b      	ldr	r3, [r7, #0]
 800d45e:	621a      	str	r2, [r3, #32]
 800d460:	e006      	b.n	800d470 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800d462:	683b      	ldr	r3, [r7, #0]
 800d464:	6a1b      	ldr	r3, [r3, #32]
 800d466:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800d46a:	683b      	ldr	r3, [r7, #0]
 800d46c:	2200      	movs	r2, #0
 800d46e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	643b      	str	r3, [r7, #64]	@ 0x40
 800d474:	683b      	ldr	r3, [r7, #0]
 800d476:	785b      	ldrb	r3, [r3, #1]
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d16b      	bne.n	800d554 <USB_EPStartXfer+0x5e6>
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d486:	b29b      	uxth	r3, r3
 800d488:	461a      	mov	r2, r3
 800d48a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d48c:	4413      	add	r3, r2
 800d48e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d490:	683b      	ldr	r3, [r7, #0]
 800d492:	781b      	ldrb	r3, [r3, #0]
 800d494:	00da      	lsls	r2, r3, #3
 800d496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d498:	4413      	add	r3, r2
 800d49a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d49e:	637b      	str	r3, [r7, #52]	@ 0x34
 800d4a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4a2:	881b      	ldrh	r3, [r3, #0]
 800d4a4:	b29b      	uxth	r3, r3
 800d4a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d4aa:	b29a      	uxth	r2, r3
 800d4ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4ae:	801a      	strh	r2, [r3, #0]
 800d4b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d10a      	bne.n	800d4ce <USB_EPStartXfer+0x560>
 800d4b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4ba:	881b      	ldrh	r3, [r3, #0]
 800d4bc:	b29b      	uxth	r3, r3
 800d4be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d4c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d4c6:	b29a      	uxth	r2, r3
 800d4c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4ca:	801a      	strh	r2, [r3, #0]
 800d4cc:	e05b      	b.n	800d586 <USB_EPStartXfer+0x618>
 800d4ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d4d2:	2b3e      	cmp	r3, #62	@ 0x3e
 800d4d4:	d81c      	bhi.n	800d510 <USB_EPStartXfer+0x5a2>
 800d4d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d4da:	085b      	lsrs	r3, r3, #1
 800d4dc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d4e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d4e4:	f003 0301 	and.w	r3, r3, #1
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	d004      	beq.n	800d4f6 <USB_EPStartXfer+0x588>
 800d4ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d4f0:	3301      	adds	r3, #1
 800d4f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d4f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4f8:	881b      	ldrh	r3, [r3, #0]
 800d4fa:	b29a      	uxth	r2, r3
 800d4fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d500:	b29b      	uxth	r3, r3
 800d502:	029b      	lsls	r3, r3, #10
 800d504:	b29b      	uxth	r3, r3
 800d506:	4313      	orrs	r3, r2
 800d508:	b29a      	uxth	r2, r3
 800d50a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d50c:	801a      	strh	r2, [r3, #0]
 800d50e:	e03a      	b.n	800d586 <USB_EPStartXfer+0x618>
 800d510:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d514:	095b      	lsrs	r3, r3, #5
 800d516:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d51a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d51e:	f003 031f 	and.w	r3, r3, #31
 800d522:	2b00      	cmp	r3, #0
 800d524:	d104      	bne.n	800d530 <USB_EPStartXfer+0x5c2>
 800d526:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d52a:	3b01      	subs	r3, #1
 800d52c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d530:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d532:	881b      	ldrh	r3, [r3, #0]
 800d534:	b29a      	uxth	r2, r3
 800d536:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d53a:	b29b      	uxth	r3, r3
 800d53c:	029b      	lsls	r3, r3, #10
 800d53e:	b29b      	uxth	r3, r3
 800d540:	4313      	orrs	r3, r2
 800d542:	b29b      	uxth	r3, r3
 800d544:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d548:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d54c:	b29a      	uxth	r2, r3
 800d54e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d550:	801a      	strh	r2, [r3, #0]
 800d552:	e018      	b.n	800d586 <USB_EPStartXfer+0x618>
 800d554:	683b      	ldr	r3, [r7, #0]
 800d556:	785b      	ldrb	r3, [r3, #1]
 800d558:	2b01      	cmp	r3, #1
 800d55a:	d114      	bne.n	800d586 <USB_EPStartXfer+0x618>
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d562:	b29b      	uxth	r3, r3
 800d564:	461a      	mov	r2, r3
 800d566:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d568:	4413      	add	r3, r2
 800d56a:	643b      	str	r3, [r7, #64]	@ 0x40
 800d56c:	683b      	ldr	r3, [r7, #0]
 800d56e:	781b      	ldrb	r3, [r3, #0]
 800d570:	00da      	lsls	r2, r3, #3
 800d572:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d574:	4413      	add	r3, r2
 800d576:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d57a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d57c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d580:	b29a      	uxth	r2, r3
 800d582:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d584:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800d586:	683b      	ldr	r3, [r7, #0]
 800d588:	895b      	ldrh	r3, [r3, #10]
 800d58a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d58e:	683b      	ldr	r3, [r7, #0]
 800d590:	6959      	ldr	r1, [r3, #20]
 800d592:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d596:	b29b      	uxth	r3, r3
 800d598:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d59c:	6878      	ldr	r0, [r7, #4]
 800d59e:	f000 fbca 	bl	800dd36 <USB_WritePMA>
 800d5a2:	e193      	b.n	800d8cc <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800d5a4:	683b      	ldr	r3, [r7, #0]
 800d5a6:	6a1b      	ldr	r3, [r3, #32]
 800d5a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800d5ac:	687a      	ldr	r2, [r7, #4]
 800d5ae:	683b      	ldr	r3, [r7, #0]
 800d5b0:	781b      	ldrb	r3, [r3, #0]
 800d5b2:	009b      	lsls	r3, r3, #2
 800d5b4:	4413      	add	r3, r2
 800d5b6:	881b      	ldrh	r3, [r3, #0]
 800d5b8:	b29b      	uxth	r3, r3
 800d5ba:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800d5be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d5c2:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800d5c6:	687a      	ldr	r2, [r7, #4]
 800d5c8:	683b      	ldr	r3, [r7, #0]
 800d5ca:	781b      	ldrb	r3, [r3, #0]
 800d5cc:	009b      	lsls	r3, r3, #2
 800d5ce:	441a      	add	r2, r3
 800d5d0:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800d5d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d5d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d5dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d5e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d5e4:	b29b      	uxth	r3, r3
 800d5e6:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d5f2:	b29b      	uxth	r3, r3
 800d5f4:	461a      	mov	r2, r3
 800d5f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d5f8:	4413      	add	r3, r2
 800d5fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d5fc:	683b      	ldr	r3, [r7, #0]
 800d5fe:	781b      	ldrb	r3, [r3, #0]
 800d600:	00da      	lsls	r2, r3, #3
 800d602:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d604:	4413      	add	r3, r2
 800d606:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d60a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d60c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d610:	b29a      	uxth	r2, r3
 800d612:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d614:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800d616:	683b      	ldr	r3, [r7, #0]
 800d618:	891b      	ldrh	r3, [r3, #8]
 800d61a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d61e:	683b      	ldr	r3, [r7, #0]
 800d620:	6959      	ldr	r1, [r3, #20]
 800d622:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d626:	b29b      	uxth	r3, r3
 800d628:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d62c:	6878      	ldr	r0, [r7, #4]
 800d62e:	f000 fb82 	bl	800dd36 <USB_WritePMA>
 800d632:	e14b      	b.n	800d8cc <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800d634:	683b      	ldr	r3, [r7, #0]
 800d636:	6a1a      	ldr	r2, [r3, #32]
 800d638:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d63c:	1ad2      	subs	r2, r2, r3
 800d63e:	683b      	ldr	r3, [r7, #0]
 800d640:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800d642:	687a      	ldr	r2, [r7, #4]
 800d644:	683b      	ldr	r3, [r7, #0]
 800d646:	781b      	ldrb	r3, [r3, #0]
 800d648:	009b      	lsls	r3, r3, #2
 800d64a:	4413      	add	r3, r2
 800d64c:	881b      	ldrh	r3, [r3, #0]
 800d64e:	b29b      	uxth	r3, r3
 800d650:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d654:	2b00      	cmp	r3, #0
 800d656:	f000 809a 	beq.w	800d78e <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	673b      	str	r3, [r7, #112]	@ 0x70
 800d65e:	683b      	ldr	r3, [r7, #0]
 800d660:	785b      	ldrb	r3, [r3, #1]
 800d662:	2b00      	cmp	r3, #0
 800d664:	d16b      	bne.n	800d73e <USB_EPStartXfer+0x7d0>
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d670:	b29b      	uxth	r3, r3
 800d672:	461a      	mov	r2, r3
 800d674:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d676:	4413      	add	r3, r2
 800d678:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d67a:	683b      	ldr	r3, [r7, #0]
 800d67c:	781b      	ldrb	r3, [r3, #0]
 800d67e:	00da      	lsls	r2, r3, #3
 800d680:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d682:	4413      	add	r3, r2
 800d684:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d688:	667b      	str	r3, [r7, #100]	@ 0x64
 800d68a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d68c:	881b      	ldrh	r3, [r3, #0]
 800d68e:	b29b      	uxth	r3, r3
 800d690:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d694:	b29a      	uxth	r2, r3
 800d696:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d698:	801a      	strh	r2, [r3, #0]
 800d69a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d69e:	2b00      	cmp	r3, #0
 800d6a0:	d10a      	bne.n	800d6b8 <USB_EPStartXfer+0x74a>
 800d6a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d6a4:	881b      	ldrh	r3, [r3, #0]
 800d6a6:	b29b      	uxth	r3, r3
 800d6a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d6ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d6b0:	b29a      	uxth	r2, r3
 800d6b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d6b4:	801a      	strh	r2, [r3, #0]
 800d6b6:	e05b      	b.n	800d770 <USB_EPStartXfer+0x802>
 800d6b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d6bc:	2b3e      	cmp	r3, #62	@ 0x3e
 800d6be:	d81c      	bhi.n	800d6fa <USB_EPStartXfer+0x78c>
 800d6c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d6c4:	085b      	lsrs	r3, r3, #1
 800d6c6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d6ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d6ce:	f003 0301 	and.w	r3, r3, #1
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d004      	beq.n	800d6e0 <USB_EPStartXfer+0x772>
 800d6d6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d6da:	3301      	adds	r3, #1
 800d6dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d6e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d6e2:	881b      	ldrh	r3, [r3, #0]
 800d6e4:	b29a      	uxth	r2, r3
 800d6e6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d6ea:	b29b      	uxth	r3, r3
 800d6ec:	029b      	lsls	r3, r3, #10
 800d6ee:	b29b      	uxth	r3, r3
 800d6f0:	4313      	orrs	r3, r2
 800d6f2:	b29a      	uxth	r2, r3
 800d6f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d6f6:	801a      	strh	r2, [r3, #0]
 800d6f8:	e03a      	b.n	800d770 <USB_EPStartXfer+0x802>
 800d6fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d6fe:	095b      	lsrs	r3, r3, #5
 800d700:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d704:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d708:	f003 031f 	and.w	r3, r3, #31
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d104      	bne.n	800d71a <USB_EPStartXfer+0x7ac>
 800d710:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d714:	3b01      	subs	r3, #1
 800d716:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d71a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d71c:	881b      	ldrh	r3, [r3, #0]
 800d71e:	b29a      	uxth	r2, r3
 800d720:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d724:	b29b      	uxth	r3, r3
 800d726:	029b      	lsls	r3, r3, #10
 800d728:	b29b      	uxth	r3, r3
 800d72a:	4313      	orrs	r3, r2
 800d72c:	b29b      	uxth	r3, r3
 800d72e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d732:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d736:	b29a      	uxth	r2, r3
 800d738:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d73a:	801a      	strh	r2, [r3, #0]
 800d73c:	e018      	b.n	800d770 <USB_EPStartXfer+0x802>
 800d73e:	683b      	ldr	r3, [r7, #0]
 800d740:	785b      	ldrb	r3, [r3, #1]
 800d742:	2b01      	cmp	r3, #1
 800d744:	d114      	bne.n	800d770 <USB_EPStartXfer+0x802>
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d74c:	b29b      	uxth	r3, r3
 800d74e:	461a      	mov	r2, r3
 800d750:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d752:	4413      	add	r3, r2
 800d754:	673b      	str	r3, [r7, #112]	@ 0x70
 800d756:	683b      	ldr	r3, [r7, #0]
 800d758:	781b      	ldrb	r3, [r3, #0]
 800d75a:	00da      	lsls	r2, r3, #3
 800d75c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d75e:	4413      	add	r3, r2
 800d760:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d764:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d766:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d76a:	b29a      	uxth	r2, r3
 800d76c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d76e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800d770:	683b      	ldr	r3, [r7, #0]
 800d772:	895b      	ldrh	r3, [r3, #10]
 800d774:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d778:	683b      	ldr	r3, [r7, #0]
 800d77a:	6959      	ldr	r1, [r3, #20]
 800d77c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d780:	b29b      	uxth	r3, r3
 800d782:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d786:	6878      	ldr	r0, [r7, #4]
 800d788:	f000 fad5 	bl	800dd36 <USB_WritePMA>
 800d78c:	e09e      	b.n	800d8cc <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800d78e:	683b      	ldr	r3, [r7, #0]
 800d790:	785b      	ldrb	r3, [r3, #1]
 800d792:	2b00      	cmp	r3, #0
 800d794:	d16b      	bne.n	800d86e <USB_EPStartXfer+0x900>
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d7a0:	b29b      	uxth	r3, r3
 800d7a2:	461a      	mov	r2, r3
 800d7a4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d7a6:	4413      	add	r3, r2
 800d7a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d7aa:	683b      	ldr	r3, [r7, #0]
 800d7ac:	781b      	ldrb	r3, [r3, #0]
 800d7ae:	00da      	lsls	r2, r3, #3
 800d7b0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d7b2:	4413      	add	r3, r2
 800d7b4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d7b8:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d7ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d7bc:	881b      	ldrh	r3, [r3, #0]
 800d7be:	b29b      	uxth	r3, r3
 800d7c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d7c4:	b29a      	uxth	r2, r3
 800d7c6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d7c8:	801a      	strh	r2, [r3, #0]
 800d7ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	d10a      	bne.n	800d7e8 <USB_EPStartXfer+0x87a>
 800d7d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d7d4:	881b      	ldrh	r3, [r3, #0]
 800d7d6:	b29b      	uxth	r3, r3
 800d7d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d7dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d7e0:	b29a      	uxth	r2, r3
 800d7e2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d7e4:	801a      	strh	r2, [r3, #0]
 800d7e6:	e063      	b.n	800d8b0 <USB_EPStartXfer+0x942>
 800d7e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d7ec:	2b3e      	cmp	r3, #62	@ 0x3e
 800d7ee:	d81c      	bhi.n	800d82a <USB_EPStartXfer+0x8bc>
 800d7f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d7f4:	085b      	lsrs	r3, r3, #1
 800d7f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d7fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d7fe:	f003 0301 	and.w	r3, r3, #1
 800d802:	2b00      	cmp	r3, #0
 800d804:	d004      	beq.n	800d810 <USB_EPStartXfer+0x8a2>
 800d806:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d80a:	3301      	adds	r3, #1
 800d80c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d810:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d812:	881b      	ldrh	r3, [r3, #0]
 800d814:	b29a      	uxth	r2, r3
 800d816:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d81a:	b29b      	uxth	r3, r3
 800d81c:	029b      	lsls	r3, r3, #10
 800d81e:	b29b      	uxth	r3, r3
 800d820:	4313      	orrs	r3, r2
 800d822:	b29a      	uxth	r2, r3
 800d824:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d826:	801a      	strh	r2, [r3, #0]
 800d828:	e042      	b.n	800d8b0 <USB_EPStartXfer+0x942>
 800d82a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d82e:	095b      	lsrs	r3, r3, #5
 800d830:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d834:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d838:	f003 031f 	and.w	r3, r3, #31
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d104      	bne.n	800d84a <USB_EPStartXfer+0x8dc>
 800d840:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d844:	3b01      	subs	r3, #1
 800d846:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d84a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d84c:	881b      	ldrh	r3, [r3, #0]
 800d84e:	b29a      	uxth	r2, r3
 800d850:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d854:	b29b      	uxth	r3, r3
 800d856:	029b      	lsls	r3, r3, #10
 800d858:	b29b      	uxth	r3, r3
 800d85a:	4313      	orrs	r3, r2
 800d85c:	b29b      	uxth	r3, r3
 800d85e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d862:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d866:	b29a      	uxth	r2, r3
 800d868:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d86a:	801a      	strh	r2, [r3, #0]
 800d86c:	e020      	b.n	800d8b0 <USB_EPStartXfer+0x942>
 800d86e:	683b      	ldr	r3, [r7, #0]
 800d870:	785b      	ldrb	r3, [r3, #1]
 800d872:	2b01      	cmp	r3, #1
 800d874:	d11c      	bne.n	800d8b0 <USB_EPStartXfer+0x942>
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d882:	b29b      	uxth	r3, r3
 800d884:	461a      	mov	r2, r3
 800d886:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d88a:	4413      	add	r3, r2
 800d88c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d890:	683b      	ldr	r3, [r7, #0]
 800d892:	781b      	ldrb	r3, [r3, #0]
 800d894:	00da      	lsls	r2, r3, #3
 800d896:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d89a:	4413      	add	r3, r2
 800d89c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d8a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d8a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d8a8:	b29a      	uxth	r2, r3
 800d8aa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d8ae:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800d8b0:	683b      	ldr	r3, [r7, #0]
 800d8b2:	891b      	ldrh	r3, [r3, #8]
 800d8b4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d8b8:	683b      	ldr	r3, [r7, #0]
 800d8ba:	6959      	ldr	r1, [r3, #20]
 800d8bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d8c0:	b29b      	uxth	r3, r3
 800d8c2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d8c6:	6878      	ldr	r0, [r7, #4]
 800d8c8:	f000 fa35 	bl	800dd36 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800d8cc:	687a      	ldr	r2, [r7, #4]
 800d8ce:	683b      	ldr	r3, [r7, #0]
 800d8d0:	781b      	ldrb	r3, [r3, #0]
 800d8d2:	009b      	lsls	r3, r3, #2
 800d8d4:	4413      	add	r3, r2
 800d8d6:	881b      	ldrh	r3, [r3, #0]
 800d8d8:	b29b      	uxth	r3, r3
 800d8da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d8de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d8e2:	817b      	strh	r3, [r7, #10]
 800d8e4:	897b      	ldrh	r3, [r7, #10]
 800d8e6:	f083 0310 	eor.w	r3, r3, #16
 800d8ea:	817b      	strh	r3, [r7, #10]
 800d8ec:	897b      	ldrh	r3, [r7, #10]
 800d8ee:	f083 0320 	eor.w	r3, r3, #32
 800d8f2:	817b      	strh	r3, [r7, #10]
 800d8f4:	687a      	ldr	r2, [r7, #4]
 800d8f6:	683b      	ldr	r3, [r7, #0]
 800d8f8:	781b      	ldrb	r3, [r3, #0]
 800d8fa:	009b      	lsls	r3, r3, #2
 800d8fc:	441a      	add	r2, r3
 800d8fe:	897b      	ldrh	r3, [r7, #10]
 800d900:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d904:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d908:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d90c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d910:	b29b      	uxth	r3, r3
 800d912:	8013      	strh	r3, [r2, #0]
 800d914:	e0d5      	b.n	800dac2 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800d916:	683b      	ldr	r3, [r7, #0]
 800d918:	7b1b      	ldrb	r3, [r3, #12]
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d156      	bne.n	800d9cc <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800d91e:	683b      	ldr	r3, [r7, #0]
 800d920:	699b      	ldr	r3, [r3, #24]
 800d922:	2b00      	cmp	r3, #0
 800d924:	d122      	bne.n	800d96c <USB_EPStartXfer+0x9fe>
 800d926:	683b      	ldr	r3, [r7, #0]
 800d928:	78db      	ldrb	r3, [r3, #3]
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	d11e      	bne.n	800d96c <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800d92e:	687a      	ldr	r2, [r7, #4]
 800d930:	683b      	ldr	r3, [r7, #0]
 800d932:	781b      	ldrb	r3, [r3, #0]
 800d934:	009b      	lsls	r3, r3, #2
 800d936:	4413      	add	r3, r2
 800d938:	881b      	ldrh	r3, [r3, #0]
 800d93a:	b29b      	uxth	r3, r3
 800d93c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d940:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d944:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800d948:	687a      	ldr	r2, [r7, #4]
 800d94a:	683b      	ldr	r3, [r7, #0]
 800d94c:	781b      	ldrb	r3, [r3, #0]
 800d94e:	009b      	lsls	r3, r3, #2
 800d950:	441a      	add	r2, r3
 800d952:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800d956:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d95a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d95e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800d962:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d966:	b29b      	uxth	r3, r3
 800d968:	8013      	strh	r3, [r2, #0]
 800d96a:	e01d      	b.n	800d9a8 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800d96c:	687a      	ldr	r2, [r7, #4]
 800d96e:	683b      	ldr	r3, [r7, #0]
 800d970:	781b      	ldrb	r3, [r3, #0]
 800d972:	009b      	lsls	r3, r3, #2
 800d974:	4413      	add	r3, r2
 800d976:	881b      	ldrh	r3, [r3, #0]
 800d978:	b29b      	uxth	r3, r3
 800d97a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800d97e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d982:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800d986:	687a      	ldr	r2, [r7, #4]
 800d988:	683b      	ldr	r3, [r7, #0]
 800d98a:	781b      	ldrb	r3, [r3, #0]
 800d98c:	009b      	lsls	r3, r3, #2
 800d98e:	441a      	add	r2, r3
 800d990:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800d994:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d998:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d99c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d9a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d9a4:	b29b      	uxth	r3, r3
 800d9a6:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800d9a8:	683b      	ldr	r3, [r7, #0]
 800d9aa:	699a      	ldr	r2, [r3, #24]
 800d9ac:	683b      	ldr	r3, [r7, #0]
 800d9ae:	691b      	ldr	r3, [r3, #16]
 800d9b0:	429a      	cmp	r2, r3
 800d9b2:	d907      	bls.n	800d9c4 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800d9b4:	683b      	ldr	r3, [r7, #0]
 800d9b6:	699a      	ldr	r2, [r3, #24]
 800d9b8:	683b      	ldr	r3, [r7, #0]
 800d9ba:	691b      	ldr	r3, [r3, #16]
 800d9bc:	1ad2      	subs	r2, r2, r3
 800d9be:	683b      	ldr	r3, [r7, #0]
 800d9c0:	619a      	str	r2, [r3, #24]
 800d9c2:	e054      	b.n	800da6e <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800d9c4:	683b      	ldr	r3, [r7, #0]
 800d9c6:	2200      	movs	r2, #0
 800d9c8:	619a      	str	r2, [r3, #24]
 800d9ca:	e050      	b.n	800da6e <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800d9cc:	683b      	ldr	r3, [r7, #0]
 800d9ce:	78db      	ldrb	r3, [r3, #3]
 800d9d0:	2b02      	cmp	r3, #2
 800d9d2:	d142      	bne.n	800da5a <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800d9d4:	683b      	ldr	r3, [r7, #0]
 800d9d6:	69db      	ldr	r3, [r3, #28]
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	d048      	beq.n	800da6e <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800d9dc:	687a      	ldr	r2, [r7, #4]
 800d9de:	683b      	ldr	r3, [r7, #0]
 800d9e0:	781b      	ldrb	r3, [r3, #0]
 800d9e2:	009b      	lsls	r3, r3, #2
 800d9e4:	4413      	add	r3, r2
 800d9e6:	881b      	ldrh	r3, [r3, #0]
 800d9e8:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800d9ec:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d9f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	d005      	beq.n	800da04 <USB_EPStartXfer+0xa96>
 800d9f8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d9fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800da00:	2b00      	cmp	r3, #0
 800da02:	d10b      	bne.n	800da1c <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800da04:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800da08:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	d12e      	bne.n	800da6e <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800da10:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800da14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d128      	bne.n	800da6e <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800da1c:	687a      	ldr	r2, [r7, #4]
 800da1e:	683b      	ldr	r3, [r7, #0]
 800da20:	781b      	ldrb	r3, [r3, #0]
 800da22:	009b      	lsls	r3, r3, #2
 800da24:	4413      	add	r3, r2
 800da26:	881b      	ldrh	r3, [r3, #0]
 800da28:	b29b      	uxth	r3, r3
 800da2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800da2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800da32:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800da36:	687a      	ldr	r2, [r7, #4]
 800da38:	683b      	ldr	r3, [r7, #0]
 800da3a:	781b      	ldrb	r3, [r3, #0]
 800da3c:	009b      	lsls	r3, r3, #2
 800da3e:	441a      	add	r2, r3
 800da40:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800da44:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800da48:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800da4c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800da50:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800da54:	b29b      	uxth	r3, r3
 800da56:	8013      	strh	r3, [r2, #0]
 800da58:	e009      	b.n	800da6e <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800da5a:	683b      	ldr	r3, [r7, #0]
 800da5c:	78db      	ldrb	r3, [r3, #3]
 800da5e:	2b01      	cmp	r3, #1
 800da60:	d103      	bne.n	800da6a <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800da62:	683b      	ldr	r3, [r7, #0]
 800da64:	2200      	movs	r2, #0
 800da66:	619a      	str	r2, [r3, #24]
 800da68:	e001      	b.n	800da6e <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800da6a:	2301      	movs	r3, #1
 800da6c:	e02a      	b.n	800dac4 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800da6e:	687a      	ldr	r2, [r7, #4]
 800da70:	683b      	ldr	r3, [r7, #0]
 800da72:	781b      	ldrb	r3, [r3, #0]
 800da74:	009b      	lsls	r3, r3, #2
 800da76:	4413      	add	r3, r2
 800da78:	881b      	ldrh	r3, [r3, #0]
 800da7a:	b29b      	uxth	r3, r3
 800da7c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800da80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800da84:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800da88:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800da8c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800da90:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800da94:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800da98:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800da9c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800daa0:	687a      	ldr	r2, [r7, #4]
 800daa2:	683b      	ldr	r3, [r7, #0]
 800daa4:	781b      	ldrb	r3, [r3, #0]
 800daa6:	009b      	lsls	r3, r3, #2
 800daa8:	441a      	add	r2, r3
 800daaa:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800daae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dab2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dab6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800daba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dabe:	b29b      	uxth	r3, r3
 800dac0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800dac2:	2300      	movs	r3, #0
}
 800dac4:	4618      	mov	r0, r3
 800dac6:	37b0      	adds	r7, #176	@ 0xb0
 800dac8:	46bd      	mov	sp, r7
 800daca:	bd80      	pop	{r7, pc}

0800dacc <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800dacc:	b480      	push	{r7}
 800dace:	b085      	sub	sp, #20
 800dad0:	af00      	add	r7, sp, #0
 800dad2:	6078      	str	r0, [r7, #4]
 800dad4:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800dad6:	683b      	ldr	r3, [r7, #0]
 800dad8:	785b      	ldrb	r3, [r3, #1]
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d020      	beq.n	800db20 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800dade:	687a      	ldr	r2, [r7, #4]
 800dae0:	683b      	ldr	r3, [r7, #0]
 800dae2:	781b      	ldrb	r3, [r3, #0]
 800dae4:	009b      	lsls	r3, r3, #2
 800dae6:	4413      	add	r3, r2
 800dae8:	881b      	ldrh	r3, [r3, #0]
 800daea:	b29b      	uxth	r3, r3
 800daec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800daf0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800daf4:	81bb      	strh	r3, [r7, #12]
 800daf6:	89bb      	ldrh	r3, [r7, #12]
 800daf8:	f083 0310 	eor.w	r3, r3, #16
 800dafc:	81bb      	strh	r3, [r7, #12]
 800dafe:	687a      	ldr	r2, [r7, #4]
 800db00:	683b      	ldr	r3, [r7, #0]
 800db02:	781b      	ldrb	r3, [r3, #0]
 800db04:	009b      	lsls	r3, r3, #2
 800db06:	441a      	add	r2, r3
 800db08:	89bb      	ldrh	r3, [r7, #12]
 800db0a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800db0e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800db12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800db16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db1a:	b29b      	uxth	r3, r3
 800db1c:	8013      	strh	r3, [r2, #0]
 800db1e:	e01f      	b.n	800db60 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800db20:	687a      	ldr	r2, [r7, #4]
 800db22:	683b      	ldr	r3, [r7, #0]
 800db24:	781b      	ldrb	r3, [r3, #0]
 800db26:	009b      	lsls	r3, r3, #2
 800db28:	4413      	add	r3, r2
 800db2a:	881b      	ldrh	r3, [r3, #0]
 800db2c:	b29b      	uxth	r3, r3
 800db2e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800db32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800db36:	81fb      	strh	r3, [r7, #14]
 800db38:	89fb      	ldrh	r3, [r7, #14]
 800db3a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800db3e:	81fb      	strh	r3, [r7, #14]
 800db40:	687a      	ldr	r2, [r7, #4]
 800db42:	683b      	ldr	r3, [r7, #0]
 800db44:	781b      	ldrb	r3, [r3, #0]
 800db46:	009b      	lsls	r3, r3, #2
 800db48:	441a      	add	r2, r3
 800db4a:	89fb      	ldrh	r3, [r7, #14]
 800db4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800db50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800db54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800db58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db5c:	b29b      	uxth	r3, r3
 800db5e:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800db60:	2300      	movs	r3, #0
}
 800db62:	4618      	mov	r0, r3
 800db64:	3714      	adds	r7, #20
 800db66:	46bd      	mov	sp, r7
 800db68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db6c:	4770      	bx	lr

0800db6e <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800db6e:	b480      	push	{r7}
 800db70:	b087      	sub	sp, #28
 800db72:	af00      	add	r7, sp, #0
 800db74:	6078      	str	r0, [r7, #4]
 800db76:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800db78:	683b      	ldr	r3, [r7, #0]
 800db7a:	785b      	ldrb	r3, [r3, #1]
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	d04c      	beq.n	800dc1a <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800db80:	687a      	ldr	r2, [r7, #4]
 800db82:	683b      	ldr	r3, [r7, #0]
 800db84:	781b      	ldrb	r3, [r3, #0]
 800db86:	009b      	lsls	r3, r3, #2
 800db88:	4413      	add	r3, r2
 800db8a:	881b      	ldrh	r3, [r3, #0]
 800db8c:	823b      	strh	r3, [r7, #16]
 800db8e:	8a3b      	ldrh	r3, [r7, #16]
 800db90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800db94:	2b00      	cmp	r3, #0
 800db96:	d01b      	beq.n	800dbd0 <USB_EPClearStall+0x62>
 800db98:	687a      	ldr	r2, [r7, #4]
 800db9a:	683b      	ldr	r3, [r7, #0]
 800db9c:	781b      	ldrb	r3, [r3, #0]
 800db9e:	009b      	lsls	r3, r3, #2
 800dba0:	4413      	add	r3, r2
 800dba2:	881b      	ldrh	r3, [r3, #0]
 800dba4:	b29b      	uxth	r3, r3
 800dba6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dbaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dbae:	81fb      	strh	r3, [r7, #14]
 800dbb0:	687a      	ldr	r2, [r7, #4]
 800dbb2:	683b      	ldr	r3, [r7, #0]
 800dbb4:	781b      	ldrb	r3, [r3, #0]
 800dbb6:	009b      	lsls	r3, r3, #2
 800dbb8:	441a      	add	r2, r3
 800dbba:	89fb      	ldrh	r3, [r7, #14]
 800dbbc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dbc0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dbc4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dbc8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800dbcc:	b29b      	uxth	r3, r3
 800dbce:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800dbd0:	683b      	ldr	r3, [r7, #0]
 800dbd2:	78db      	ldrb	r3, [r3, #3]
 800dbd4:	2b01      	cmp	r3, #1
 800dbd6:	d06c      	beq.n	800dcb2 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800dbd8:	687a      	ldr	r2, [r7, #4]
 800dbda:	683b      	ldr	r3, [r7, #0]
 800dbdc:	781b      	ldrb	r3, [r3, #0]
 800dbde:	009b      	lsls	r3, r3, #2
 800dbe0:	4413      	add	r3, r2
 800dbe2:	881b      	ldrh	r3, [r3, #0]
 800dbe4:	b29b      	uxth	r3, r3
 800dbe6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dbea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dbee:	81bb      	strh	r3, [r7, #12]
 800dbf0:	89bb      	ldrh	r3, [r7, #12]
 800dbf2:	f083 0320 	eor.w	r3, r3, #32
 800dbf6:	81bb      	strh	r3, [r7, #12]
 800dbf8:	687a      	ldr	r2, [r7, #4]
 800dbfa:	683b      	ldr	r3, [r7, #0]
 800dbfc:	781b      	ldrb	r3, [r3, #0]
 800dbfe:	009b      	lsls	r3, r3, #2
 800dc00:	441a      	add	r2, r3
 800dc02:	89bb      	ldrh	r3, [r7, #12]
 800dc04:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dc08:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dc0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dc10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dc14:	b29b      	uxth	r3, r3
 800dc16:	8013      	strh	r3, [r2, #0]
 800dc18:	e04b      	b.n	800dcb2 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800dc1a:	687a      	ldr	r2, [r7, #4]
 800dc1c:	683b      	ldr	r3, [r7, #0]
 800dc1e:	781b      	ldrb	r3, [r3, #0]
 800dc20:	009b      	lsls	r3, r3, #2
 800dc22:	4413      	add	r3, r2
 800dc24:	881b      	ldrh	r3, [r3, #0]
 800dc26:	82fb      	strh	r3, [r7, #22]
 800dc28:	8afb      	ldrh	r3, [r7, #22]
 800dc2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	d01b      	beq.n	800dc6a <USB_EPClearStall+0xfc>
 800dc32:	687a      	ldr	r2, [r7, #4]
 800dc34:	683b      	ldr	r3, [r7, #0]
 800dc36:	781b      	ldrb	r3, [r3, #0]
 800dc38:	009b      	lsls	r3, r3, #2
 800dc3a:	4413      	add	r3, r2
 800dc3c:	881b      	ldrh	r3, [r3, #0]
 800dc3e:	b29b      	uxth	r3, r3
 800dc40:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dc44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dc48:	82bb      	strh	r3, [r7, #20]
 800dc4a:	687a      	ldr	r2, [r7, #4]
 800dc4c:	683b      	ldr	r3, [r7, #0]
 800dc4e:	781b      	ldrb	r3, [r3, #0]
 800dc50:	009b      	lsls	r3, r3, #2
 800dc52:	441a      	add	r2, r3
 800dc54:	8abb      	ldrh	r3, [r7, #20]
 800dc56:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dc5a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dc5e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800dc62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dc66:	b29b      	uxth	r3, r3
 800dc68:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800dc6a:	687a      	ldr	r2, [r7, #4]
 800dc6c:	683b      	ldr	r3, [r7, #0]
 800dc6e:	781b      	ldrb	r3, [r3, #0]
 800dc70:	009b      	lsls	r3, r3, #2
 800dc72:	4413      	add	r3, r2
 800dc74:	881b      	ldrh	r3, [r3, #0]
 800dc76:	b29b      	uxth	r3, r3
 800dc78:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800dc7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dc80:	827b      	strh	r3, [r7, #18]
 800dc82:	8a7b      	ldrh	r3, [r7, #18]
 800dc84:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800dc88:	827b      	strh	r3, [r7, #18]
 800dc8a:	8a7b      	ldrh	r3, [r7, #18]
 800dc8c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800dc90:	827b      	strh	r3, [r7, #18]
 800dc92:	687a      	ldr	r2, [r7, #4]
 800dc94:	683b      	ldr	r3, [r7, #0]
 800dc96:	781b      	ldrb	r3, [r3, #0]
 800dc98:	009b      	lsls	r3, r3, #2
 800dc9a:	441a      	add	r2, r3
 800dc9c:	8a7b      	ldrh	r3, [r7, #18]
 800dc9e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dca2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dca6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dcaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dcae:	b29b      	uxth	r3, r3
 800dcb0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800dcb2:	2300      	movs	r3, #0
}
 800dcb4:	4618      	mov	r0, r3
 800dcb6:	371c      	adds	r7, #28
 800dcb8:	46bd      	mov	sp, r7
 800dcba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcbe:	4770      	bx	lr

0800dcc0 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800dcc0:	b480      	push	{r7}
 800dcc2:	b083      	sub	sp, #12
 800dcc4:	af00      	add	r7, sp, #0
 800dcc6:	6078      	str	r0, [r7, #4]
 800dcc8:	460b      	mov	r3, r1
 800dcca:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800dccc:	78fb      	ldrb	r3, [r7, #3]
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	d103      	bne.n	800dcda <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	2280      	movs	r2, #128	@ 0x80
 800dcd6:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800dcda:	2300      	movs	r3, #0
}
 800dcdc:	4618      	mov	r0, r3
 800dcde:	370c      	adds	r7, #12
 800dce0:	46bd      	mov	sp, r7
 800dce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dce6:	4770      	bx	lr

0800dce8 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800dce8:	b480      	push	{r7}
 800dcea:	b083      	sub	sp, #12
 800dcec:	af00      	add	r7, sp, #0
 800dcee:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800dcf6:	b29b      	uxth	r3, r3
 800dcf8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dcfc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dd00:	b29a      	uxth	r2, r3
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800dd08:	2300      	movs	r3, #0
}
 800dd0a:	4618      	mov	r0, r3
 800dd0c:	370c      	adds	r7, #12
 800dd0e:	46bd      	mov	sp, r7
 800dd10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd14:	4770      	bx	lr

0800dd16 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800dd16:	b480      	push	{r7}
 800dd18:	b085      	sub	sp, #20
 800dd1a:	af00      	add	r7, sp, #0
 800dd1c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800dd24:	b29b      	uxth	r3, r3
 800dd26:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800dd28:	68fb      	ldr	r3, [r7, #12]
}
 800dd2a:	4618      	mov	r0, r3
 800dd2c:	3714      	adds	r7, #20
 800dd2e:	46bd      	mov	sp, r7
 800dd30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd34:	4770      	bx	lr

0800dd36 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800dd36:	b480      	push	{r7}
 800dd38:	b08b      	sub	sp, #44	@ 0x2c
 800dd3a:	af00      	add	r7, sp, #0
 800dd3c:	60f8      	str	r0, [r7, #12]
 800dd3e:	60b9      	str	r1, [r7, #8]
 800dd40:	4611      	mov	r1, r2
 800dd42:	461a      	mov	r2, r3
 800dd44:	460b      	mov	r3, r1
 800dd46:	80fb      	strh	r3, [r7, #6]
 800dd48:	4613      	mov	r3, r2
 800dd4a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800dd4c:	88bb      	ldrh	r3, [r7, #4]
 800dd4e:	3301      	adds	r3, #1
 800dd50:	085b      	lsrs	r3, r3, #1
 800dd52:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800dd58:	68bb      	ldr	r3, [r7, #8]
 800dd5a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800dd5c:	88fa      	ldrh	r2, [r7, #6]
 800dd5e:	697b      	ldr	r3, [r7, #20]
 800dd60:	4413      	add	r3, r2
 800dd62:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800dd66:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800dd68:	69bb      	ldr	r3, [r7, #24]
 800dd6a:	627b      	str	r3, [r7, #36]	@ 0x24
 800dd6c:	e01c      	b.n	800dda8 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800dd6e:	69fb      	ldr	r3, [r7, #28]
 800dd70:	781b      	ldrb	r3, [r3, #0]
 800dd72:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800dd74:	69fb      	ldr	r3, [r7, #28]
 800dd76:	3301      	adds	r3, #1
 800dd78:	781b      	ldrb	r3, [r3, #0]
 800dd7a:	b21b      	sxth	r3, r3
 800dd7c:	021b      	lsls	r3, r3, #8
 800dd7e:	b21a      	sxth	r2, r3
 800dd80:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800dd84:	4313      	orrs	r3, r2
 800dd86:	b21b      	sxth	r3, r3
 800dd88:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800dd8a:	6a3b      	ldr	r3, [r7, #32]
 800dd8c:	8a7a      	ldrh	r2, [r7, #18]
 800dd8e:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800dd90:	6a3b      	ldr	r3, [r7, #32]
 800dd92:	3302      	adds	r3, #2
 800dd94:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800dd96:	69fb      	ldr	r3, [r7, #28]
 800dd98:	3301      	adds	r3, #1
 800dd9a:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800dd9c:	69fb      	ldr	r3, [r7, #28]
 800dd9e:	3301      	adds	r3, #1
 800dda0:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800dda2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dda4:	3b01      	subs	r3, #1
 800dda6:	627b      	str	r3, [r7, #36]	@ 0x24
 800dda8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d1df      	bne.n	800dd6e <USB_WritePMA+0x38>
  }
}
 800ddae:	bf00      	nop
 800ddb0:	bf00      	nop
 800ddb2:	372c      	adds	r7, #44	@ 0x2c
 800ddb4:	46bd      	mov	sp, r7
 800ddb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddba:	4770      	bx	lr

0800ddbc <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800ddbc:	b480      	push	{r7}
 800ddbe:	b08b      	sub	sp, #44	@ 0x2c
 800ddc0:	af00      	add	r7, sp, #0
 800ddc2:	60f8      	str	r0, [r7, #12]
 800ddc4:	60b9      	str	r1, [r7, #8]
 800ddc6:	4611      	mov	r1, r2
 800ddc8:	461a      	mov	r2, r3
 800ddca:	460b      	mov	r3, r1
 800ddcc:	80fb      	strh	r3, [r7, #6]
 800ddce:	4613      	mov	r3, r2
 800ddd0:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800ddd2:	88bb      	ldrh	r3, [r7, #4]
 800ddd4:	085b      	lsrs	r3, r3, #1
 800ddd6:	b29b      	uxth	r3, r3
 800ddd8:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800ddde:	68bb      	ldr	r3, [r7, #8]
 800dde0:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800dde2:	88fa      	ldrh	r2, [r7, #6]
 800dde4:	697b      	ldr	r3, [r7, #20]
 800dde6:	4413      	add	r3, r2
 800dde8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ddec:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800ddee:	69bb      	ldr	r3, [r7, #24]
 800ddf0:	627b      	str	r3, [r7, #36]	@ 0x24
 800ddf2:	e018      	b.n	800de26 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800ddf4:	6a3b      	ldr	r3, [r7, #32]
 800ddf6:	881b      	ldrh	r3, [r3, #0]
 800ddf8:	b29b      	uxth	r3, r3
 800ddfa:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800ddfc:	6a3b      	ldr	r3, [r7, #32]
 800ddfe:	3302      	adds	r3, #2
 800de00:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800de02:	693b      	ldr	r3, [r7, #16]
 800de04:	b2da      	uxtb	r2, r3
 800de06:	69fb      	ldr	r3, [r7, #28]
 800de08:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800de0a:	69fb      	ldr	r3, [r7, #28]
 800de0c:	3301      	adds	r3, #1
 800de0e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800de10:	693b      	ldr	r3, [r7, #16]
 800de12:	0a1b      	lsrs	r3, r3, #8
 800de14:	b2da      	uxtb	r2, r3
 800de16:	69fb      	ldr	r3, [r7, #28]
 800de18:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800de1a:	69fb      	ldr	r3, [r7, #28]
 800de1c:	3301      	adds	r3, #1
 800de1e:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800de20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de22:	3b01      	subs	r3, #1
 800de24:	627b      	str	r3, [r7, #36]	@ 0x24
 800de26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de28:	2b00      	cmp	r3, #0
 800de2a:	d1e3      	bne.n	800ddf4 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800de2c:	88bb      	ldrh	r3, [r7, #4]
 800de2e:	f003 0301 	and.w	r3, r3, #1
 800de32:	b29b      	uxth	r3, r3
 800de34:	2b00      	cmp	r3, #0
 800de36:	d007      	beq.n	800de48 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800de38:	6a3b      	ldr	r3, [r7, #32]
 800de3a:	881b      	ldrh	r3, [r3, #0]
 800de3c:	b29b      	uxth	r3, r3
 800de3e:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800de40:	693b      	ldr	r3, [r7, #16]
 800de42:	b2da      	uxtb	r2, r3
 800de44:	69fb      	ldr	r3, [r7, #28]
 800de46:	701a      	strb	r2, [r3, #0]
  }
}
 800de48:	bf00      	nop
 800de4a:	372c      	adds	r7, #44	@ 0x2c
 800de4c:	46bd      	mov	sp, r7
 800de4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de52:	4770      	bx	lr

0800de54 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800de54:	b580      	push	{r7, lr}
 800de56:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800de58:	4907      	ldr	r1, [pc, #28]	@ (800de78 <MX_FATFS_Init+0x24>)
 800de5a:	4808      	ldr	r0, [pc, #32]	@ (800de7c <MX_FATFS_Init+0x28>)
 800de5c:	f001 fcfa 	bl	800f854 <FATFS_LinkDriver>
 800de60:	4603      	mov	r3, r0
 800de62:	2b00      	cmp	r3, #0
 800de64:	d002      	beq.n	800de6c <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800de66:	f04f 33ff 	mov.w	r3, #4294967295
 800de6a:	e003      	b.n	800de74 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800de6c:	4b04      	ldr	r3, [pc, #16]	@ (800de80 <MX_FATFS_Init+0x2c>)
 800de6e:	2201      	movs	r2, #1
 800de70:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800de72:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800de74:	4618      	mov	r0, r3
 800de76:	bd80      	pop	{r7, pc}
 800de78:	200027d8 	.word	0x200027d8
 800de7c:	20000014 	.word	0x20000014
 800de80:	200027dc 	.word	0x200027dc

0800de84 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800de84:	b480      	push	{r7}
 800de86:	b083      	sub	sp, #12
 800de88:	af00      	add	r7, sp, #0
 800de8a:	4603      	mov	r3, r0
 800de8c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800de8e:	4b06      	ldr	r3, [pc, #24]	@ (800dea8 <USER_initialize+0x24>)
 800de90:	2201      	movs	r2, #1
 800de92:	701a      	strb	r2, [r3, #0]
    return Stat;
 800de94:	4b04      	ldr	r3, [pc, #16]	@ (800dea8 <USER_initialize+0x24>)
 800de96:	781b      	ldrb	r3, [r3, #0]
 800de98:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800de9a:	4618      	mov	r0, r3
 800de9c:	370c      	adds	r7, #12
 800de9e:	46bd      	mov	sp, r7
 800dea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dea4:	4770      	bx	lr
 800dea6:	bf00      	nop
 800dea8:	20000010 	.word	0x20000010

0800deac <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800deac:	b480      	push	{r7}
 800deae:	b083      	sub	sp, #12
 800deb0:	af00      	add	r7, sp, #0
 800deb2:	4603      	mov	r3, r0
 800deb4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800deb6:	4b06      	ldr	r3, [pc, #24]	@ (800ded0 <USER_status+0x24>)
 800deb8:	2201      	movs	r2, #1
 800deba:	701a      	strb	r2, [r3, #0]
    return Stat;
 800debc:	4b04      	ldr	r3, [pc, #16]	@ (800ded0 <USER_status+0x24>)
 800debe:	781b      	ldrb	r3, [r3, #0]
 800dec0:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800dec2:	4618      	mov	r0, r3
 800dec4:	370c      	adds	r7, #12
 800dec6:	46bd      	mov	sp, r7
 800dec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800decc:	4770      	bx	lr
 800dece:	bf00      	nop
 800ded0:	20000010 	.word	0x20000010

0800ded4 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800ded4:	b480      	push	{r7}
 800ded6:	b085      	sub	sp, #20
 800ded8:	af00      	add	r7, sp, #0
 800deda:	60b9      	str	r1, [r7, #8]
 800dedc:	607a      	str	r2, [r7, #4]
 800dede:	603b      	str	r3, [r7, #0]
 800dee0:	4603      	mov	r3, r0
 800dee2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800dee4:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800dee6:	4618      	mov	r0, r3
 800dee8:	3714      	adds	r7, #20
 800deea:	46bd      	mov	sp, r7
 800deec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800def0:	4770      	bx	lr

0800def2 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800def2:	b480      	push	{r7}
 800def4:	b085      	sub	sp, #20
 800def6:	af00      	add	r7, sp, #0
 800def8:	60b9      	str	r1, [r7, #8]
 800defa:	607a      	str	r2, [r7, #4]
 800defc:	603b      	str	r3, [r7, #0]
 800defe:	4603      	mov	r3, r0
 800df00:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800df02:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800df04:	4618      	mov	r0, r3
 800df06:	3714      	adds	r7, #20
 800df08:	46bd      	mov	sp, r7
 800df0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df0e:	4770      	bx	lr

0800df10 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800df10:	b480      	push	{r7}
 800df12:	b085      	sub	sp, #20
 800df14:	af00      	add	r7, sp, #0
 800df16:	4603      	mov	r3, r0
 800df18:	603a      	str	r2, [r7, #0]
 800df1a:	71fb      	strb	r3, [r7, #7]
 800df1c:	460b      	mov	r3, r1
 800df1e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800df20:	2301      	movs	r3, #1
 800df22:	73fb      	strb	r3, [r7, #15]
    return res;
 800df24:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800df26:	4618      	mov	r0, r3
 800df28:	3714      	adds	r7, #20
 800df2a:	46bd      	mov	sp, r7
 800df2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df30:	4770      	bx	lr

0800df32 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800df32:	b580      	push	{r7, lr}
 800df34:	b084      	sub	sp, #16
 800df36:	af00      	add	r7, sp, #0
 800df38:	6078      	str	r0, [r7, #4]
 800df3a:	460b      	mov	r3, r1
 800df3c:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800df3e:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800df42:	f002 f957 	bl	80101f4 <USBD_static_malloc>
 800df46:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800df48:	68fb      	ldr	r3, [r7, #12]
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d105      	bne.n	800df5a <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	2200      	movs	r2, #0
 800df52:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800df56:	2302      	movs	r3, #2
 800df58:	e066      	b.n	800e028 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	68fa      	ldr	r2, [r7, #12]
 800df5e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	7c1b      	ldrb	r3, [r3, #16]
 800df66:	2b00      	cmp	r3, #0
 800df68:	d119      	bne.n	800df9e <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800df6a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800df6e:	2202      	movs	r2, #2
 800df70:	2181      	movs	r1, #129	@ 0x81
 800df72:	6878      	ldr	r0, [r7, #4]
 800df74:	f001 ffe5 	bl	800ff42 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	2201      	movs	r2, #1
 800df7c:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800df7e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800df82:	2202      	movs	r2, #2
 800df84:	2101      	movs	r1, #1
 800df86:	6878      	ldr	r0, [r7, #4]
 800df88:	f001 ffdb 	bl	800ff42 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	2201      	movs	r2, #1
 800df90:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	2210      	movs	r2, #16
 800df98:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800df9c:	e016      	b.n	800dfcc <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800df9e:	2340      	movs	r3, #64	@ 0x40
 800dfa0:	2202      	movs	r2, #2
 800dfa2:	2181      	movs	r1, #129	@ 0x81
 800dfa4:	6878      	ldr	r0, [r7, #4]
 800dfa6:	f001 ffcc 	bl	800ff42 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	2201      	movs	r2, #1
 800dfae:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800dfb0:	2340      	movs	r3, #64	@ 0x40
 800dfb2:	2202      	movs	r2, #2
 800dfb4:	2101      	movs	r1, #1
 800dfb6:	6878      	ldr	r0, [r7, #4]
 800dfb8:	f001 ffc3 	bl	800ff42 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	2201      	movs	r2, #1
 800dfc0:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	2210      	movs	r2, #16
 800dfc8:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800dfcc:	2308      	movs	r3, #8
 800dfce:	2203      	movs	r2, #3
 800dfd0:	2182      	movs	r1, #130	@ 0x82
 800dfd2:	6878      	ldr	r0, [r7, #4]
 800dfd4:	f001 ffb5 	bl	800ff42 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	2201      	movs	r2, #1
 800dfdc:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800dfe6:	681b      	ldr	r3, [r3, #0]
 800dfe8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800dfea:	68fb      	ldr	r3, [r7, #12]
 800dfec:	2200      	movs	r2, #0
 800dfee:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	2200      	movs	r2, #0
 800dff6:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	7c1b      	ldrb	r3, [r3, #16]
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d109      	bne.n	800e016 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e002:	68fb      	ldr	r3, [r7, #12]
 800e004:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e008:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e00c:	2101      	movs	r1, #1
 800e00e:	6878      	ldr	r0, [r7, #4]
 800e010:	f002 f886 	bl	8010120 <USBD_LL_PrepareReceive>
 800e014:	e007      	b.n	800e026 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e01c:	2340      	movs	r3, #64	@ 0x40
 800e01e:	2101      	movs	r1, #1
 800e020:	6878      	ldr	r0, [r7, #4]
 800e022:	f002 f87d 	bl	8010120 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e026:	2300      	movs	r3, #0
}
 800e028:	4618      	mov	r0, r3
 800e02a:	3710      	adds	r7, #16
 800e02c:	46bd      	mov	sp, r7
 800e02e:	bd80      	pop	{r7, pc}

0800e030 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e030:	b580      	push	{r7, lr}
 800e032:	b082      	sub	sp, #8
 800e034:	af00      	add	r7, sp, #0
 800e036:	6078      	str	r0, [r7, #4]
 800e038:	460b      	mov	r3, r1
 800e03a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800e03c:	2181      	movs	r1, #129	@ 0x81
 800e03e:	6878      	ldr	r0, [r7, #4]
 800e040:	f001 ffa5 	bl	800ff8e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	2200      	movs	r2, #0
 800e048:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800e04a:	2101      	movs	r1, #1
 800e04c:	6878      	ldr	r0, [r7, #4]
 800e04e:	f001 ff9e 	bl	800ff8e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	2200      	movs	r2, #0
 800e056:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800e05a:	2182      	movs	r1, #130	@ 0x82
 800e05c:	6878      	ldr	r0, [r7, #4]
 800e05e:	f001 ff96 	bl	800ff8e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	2200      	movs	r2, #0
 800e066:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	2200      	movs	r2, #0
 800e06e:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e078:	2b00      	cmp	r3, #0
 800e07a:	d00e      	beq.n	800e09a <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e082:	685b      	ldr	r3, [r3, #4]
 800e084:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e08c:	4618      	mov	r0, r3
 800e08e:	f002 f8bf 	bl	8010210 <USBD_static_free>
    pdev->pClassData = NULL;
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	2200      	movs	r2, #0
 800e096:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800e09a:	2300      	movs	r3, #0
}
 800e09c:	4618      	mov	r0, r3
 800e09e:	3708      	adds	r7, #8
 800e0a0:	46bd      	mov	sp, r7
 800e0a2:	bd80      	pop	{r7, pc}

0800e0a4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800e0a4:	b580      	push	{r7, lr}
 800e0a6:	b086      	sub	sp, #24
 800e0a8:	af00      	add	r7, sp, #0
 800e0aa:	6078      	str	r0, [r7, #4]
 800e0ac:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e0b4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800e0b6:	2300      	movs	r3, #0
 800e0b8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800e0ba:	2300      	movs	r3, #0
 800e0bc:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800e0be:	2300      	movs	r3, #0
 800e0c0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800e0c2:	693b      	ldr	r3, [r7, #16]
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	d101      	bne.n	800e0cc <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800e0c8:	2303      	movs	r3, #3
 800e0ca:	e0af      	b.n	800e22c <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e0cc:	683b      	ldr	r3, [r7, #0]
 800e0ce:	781b      	ldrb	r3, [r3, #0]
 800e0d0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d03f      	beq.n	800e158 <USBD_CDC_Setup+0xb4>
 800e0d8:	2b20      	cmp	r3, #32
 800e0da:	f040 809f 	bne.w	800e21c <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800e0de:	683b      	ldr	r3, [r7, #0]
 800e0e0:	88db      	ldrh	r3, [r3, #6]
 800e0e2:	2b00      	cmp	r3, #0
 800e0e4:	d02e      	beq.n	800e144 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800e0e6:	683b      	ldr	r3, [r7, #0]
 800e0e8:	781b      	ldrb	r3, [r3, #0]
 800e0ea:	b25b      	sxtb	r3, r3
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	da16      	bge.n	800e11e <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e0f6:	689b      	ldr	r3, [r3, #8]
 800e0f8:	683a      	ldr	r2, [r7, #0]
 800e0fa:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800e0fc:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e0fe:	683a      	ldr	r2, [r7, #0]
 800e100:	88d2      	ldrh	r2, [r2, #6]
 800e102:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800e104:	683b      	ldr	r3, [r7, #0]
 800e106:	88db      	ldrh	r3, [r3, #6]
 800e108:	2b07      	cmp	r3, #7
 800e10a:	bf28      	it	cs
 800e10c:	2307      	movcs	r3, #7
 800e10e:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800e110:	693b      	ldr	r3, [r7, #16]
 800e112:	89fa      	ldrh	r2, [r7, #14]
 800e114:	4619      	mov	r1, r3
 800e116:	6878      	ldr	r0, [r7, #4]
 800e118:	f001 facf 	bl	800f6ba <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800e11c:	e085      	b.n	800e22a <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800e11e:	683b      	ldr	r3, [r7, #0]
 800e120:	785a      	ldrb	r2, [r3, #1]
 800e122:	693b      	ldr	r3, [r7, #16]
 800e124:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800e128:	683b      	ldr	r3, [r7, #0]
 800e12a:	88db      	ldrh	r3, [r3, #6]
 800e12c:	b2da      	uxtb	r2, r3
 800e12e:	693b      	ldr	r3, [r7, #16]
 800e130:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800e134:	6939      	ldr	r1, [r7, #16]
 800e136:	683b      	ldr	r3, [r7, #0]
 800e138:	88db      	ldrh	r3, [r3, #6]
 800e13a:	461a      	mov	r2, r3
 800e13c:	6878      	ldr	r0, [r7, #4]
 800e13e:	f001 fae8 	bl	800f712 <USBD_CtlPrepareRx>
      break;
 800e142:	e072      	b.n	800e22a <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e14a:	689b      	ldr	r3, [r3, #8]
 800e14c:	683a      	ldr	r2, [r7, #0]
 800e14e:	7850      	ldrb	r0, [r2, #1]
 800e150:	2200      	movs	r2, #0
 800e152:	6839      	ldr	r1, [r7, #0]
 800e154:	4798      	blx	r3
      break;
 800e156:	e068      	b.n	800e22a <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e158:	683b      	ldr	r3, [r7, #0]
 800e15a:	785b      	ldrb	r3, [r3, #1]
 800e15c:	2b0b      	cmp	r3, #11
 800e15e:	d852      	bhi.n	800e206 <USBD_CDC_Setup+0x162>
 800e160:	a201      	add	r2, pc, #4	@ (adr r2, 800e168 <USBD_CDC_Setup+0xc4>)
 800e162:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e166:	bf00      	nop
 800e168:	0800e199 	.word	0x0800e199
 800e16c:	0800e215 	.word	0x0800e215
 800e170:	0800e207 	.word	0x0800e207
 800e174:	0800e207 	.word	0x0800e207
 800e178:	0800e207 	.word	0x0800e207
 800e17c:	0800e207 	.word	0x0800e207
 800e180:	0800e207 	.word	0x0800e207
 800e184:	0800e207 	.word	0x0800e207
 800e188:	0800e207 	.word	0x0800e207
 800e18c:	0800e207 	.word	0x0800e207
 800e190:	0800e1c3 	.word	0x0800e1c3
 800e194:	0800e1ed 	.word	0x0800e1ed
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e19e:	b2db      	uxtb	r3, r3
 800e1a0:	2b03      	cmp	r3, #3
 800e1a2:	d107      	bne.n	800e1b4 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800e1a4:	f107 030a 	add.w	r3, r7, #10
 800e1a8:	2202      	movs	r2, #2
 800e1aa:	4619      	mov	r1, r3
 800e1ac:	6878      	ldr	r0, [r7, #4]
 800e1ae:	f001 fa84 	bl	800f6ba <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e1b2:	e032      	b.n	800e21a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800e1b4:	6839      	ldr	r1, [r7, #0]
 800e1b6:	6878      	ldr	r0, [r7, #4]
 800e1b8:	f001 fa0e 	bl	800f5d8 <USBD_CtlError>
            ret = USBD_FAIL;
 800e1bc:	2303      	movs	r3, #3
 800e1be:	75fb      	strb	r3, [r7, #23]
          break;
 800e1c0:	e02b      	b.n	800e21a <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e1c8:	b2db      	uxtb	r3, r3
 800e1ca:	2b03      	cmp	r3, #3
 800e1cc:	d107      	bne.n	800e1de <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800e1ce:	f107 030d 	add.w	r3, r7, #13
 800e1d2:	2201      	movs	r2, #1
 800e1d4:	4619      	mov	r1, r3
 800e1d6:	6878      	ldr	r0, [r7, #4]
 800e1d8:	f001 fa6f 	bl	800f6ba <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e1dc:	e01d      	b.n	800e21a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800e1de:	6839      	ldr	r1, [r7, #0]
 800e1e0:	6878      	ldr	r0, [r7, #4]
 800e1e2:	f001 f9f9 	bl	800f5d8 <USBD_CtlError>
            ret = USBD_FAIL;
 800e1e6:	2303      	movs	r3, #3
 800e1e8:	75fb      	strb	r3, [r7, #23]
          break;
 800e1ea:	e016      	b.n	800e21a <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e1f2:	b2db      	uxtb	r3, r3
 800e1f4:	2b03      	cmp	r3, #3
 800e1f6:	d00f      	beq.n	800e218 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800e1f8:	6839      	ldr	r1, [r7, #0]
 800e1fa:	6878      	ldr	r0, [r7, #4]
 800e1fc:	f001 f9ec 	bl	800f5d8 <USBD_CtlError>
            ret = USBD_FAIL;
 800e200:	2303      	movs	r3, #3
 800e202:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800e204:	e008      	b.n	800e218 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800e206:	6839      	ldr	r1, [r7, #0]
 800e208:	6878      	ldr	r0, [r7, #4]
 800e20a:	f001 f9e5 	bl	800f5d8 <USBD_CtlError>
          ret = USBD_FAIL;
 800e20e:	2303      	movs	r3, #3
 800e210:	75fb      	strb	r3, [r7, #23]
          break;
 800e212:	e002      	b.n	800e21a <USBD_CDC_Setup+0x176>
          break;
 800e214:	bf00      	nop
 800e216:	e008      	b.n	800e22a <USBD_CDC_Setup+0x186>
          break;
 800e218:	bf00      	nop
      }
      break;
 800e21a:	e006      	b.n	800e22a <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800e21c:	6839      	ldr	r1, [r7, #0]
 800e21e:	6878      	ldr	r0, [r7, #4]
 800e220:	f001 f9da 	bl	800f5d8 <USBD_CtlError>
      ret = USBD_FAIL;
 800e224:	2303      	movs	r3, #3
 800e226:	75fb      	strb	r3, [r7, #23]
      break;
 800e228:	bf00      	nop
  }

  return (uint8_t)ret;
 800e22a:	7dfb      	ldrb	r3, [r7, #23]
}
 800e22c:	4618      	mov	r0, r3
 800e22e:	3718      	adds	r7, #24
 800e230:	46bd      	mov	sp, r7
 800e232:	bd80      	pop	{r7, pc}

0800e234 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e234:	b580      	push	{r7, lr}
 800e236:	b084      	sub	sp, #16
 800e238:	af00      	add	r7, sp, #0
 800e23a:	6078      	str	r0, [r7, #4]
 800e23c:	460b      	mov	r3, r1
 800e23e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e246:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d101      	bne.n	800e256 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e252:	2303      	movs	r3, #3
 800e254:	e04f      	b.n	800e2f6 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e25c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800e25e:	78fa      	ldrb	r2, [r7, #3]
 800e260:	6879      	ldr	r1, [r7, #4]
 800e262:	4613      	mov	r3, r2
 800e264:	009b      	lsls	r3, r3, #2
 800e266:	4413      	add	r3, r2
 800e268:	009b      	lsls	r3, r3, #2
 800e26a:	440b      	add	r3, r1
 800e26c:	3318      	adds	r3, #24
 800e26e:	681b      	ldr	r3, [r3, #0]
 800e270:	2b00      	cmp	r3, #0
 800e272:	d029      	beq.n	800e2c8 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800e274:	78fa      	ldrb	r2, [r7, #3]
 800e276:	6879      	ldr	r1, [r7, #4]
 800e278:	4613      	mov	r3, r2
 800e27a:	009b      	lsls	r3, r3, #2
 800e27c:	4413      	add	r3, r2
 800e27e:	009b      	lsls	r3, r3, #2
 800e280:	440b      	add	r3, r1
 800e282:	3318      	adds	r3, #24
 800e284:	681a      	ldr	r2, [r3, #0]
 800e286:	78f9      	ldrb	r1, [r7, #3]
 800e288:	68f8      	ldr	r0, [r7, #12]
 800e28a:	460b      	mov	r3, r1
 800e28c:	009b      	lsls	r3, r3, #2
 800e28e:	440b      	add	r3, r1
 800e290:	00db      	lsls	r3, r3, #3
 800e292:	4403      	add	r3, r0
 800e294:	3320      	adds	r3, #32
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	fbb2 f1f3 	udiv	r1, r2, r3
 800e29c:	fb01 f303 	mul.w	r3, r1, r3
 800e2a0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	d110      	bne.n	800e2c8 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800e2a6:	78fa      	ldrb	r2, [r7, #3]
 800e2a8:	6879      	ldr	r1, [r7, #4]
 800e2aa:	4613      	mov	r3, r2
 800e2ac:	009b      	lsls	r3, r3, #2
 800e2ae:	4413      	add	r3, r2
 800e2b0:	009b      	lsls	r3, r3, #2
 800e2b2:	440b      	add	r3, r1
 800e2b4:	3318      	adds	r3, #24
 800e2b6:	2200      	movs	r2, #0
 800e2b8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800e2ba:	78f9      	ldrb	r1, [r7, #3]
 800e2bc:	2300      	movs	r3, #0
 800e2be:	2200      	movs	r2, #0
 800e2c0:	6878      	ldr	r0, [r7, #4]
 800e2c2:	f001 ff0c 	bl	80100de <USBD_LL_Transmit>
 800e2c6:	e015      	b.n	800e2f4 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800e2c8:	68bb      	ldr	r3, [r7, #8]
 800e2ca:	2200      	movs	r2, #0
 800e2cc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e2d6:	691b      	ldr	r3, [r3, #16]
 800e2d8:	2b00      	cmp	r3, #0
 800e2da:	d00b      	beq.n	800e2f4 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e2e2:	691b      	ldr	r3, [r3, #16]
 800e2e4:	68ba      	ldr	r2, [r7, #8]
 800e2e6:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800e2ea:	68ba      	ldr	r2, [r7, #8]
 800e2ec:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800e2f0:	78fa      	ldrb	r2, [r7, #3]
 800e2f2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800e2f4:	2300      	movs	r3, #0
}
 800e2f6:	4618      	mov	r0, r3
 800e2f8:	3710      	adds	r7, #16
 800e2fa:	46bd      	mov	sp, r7
 800e2fc:	bd80      	pop	{r7, pc}

0800e2fe <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e2fe:	b580      	push	{r7, lr}
 800e300:	b084      	sub	sp, #16
 800e302:	af00      	add	r7, sp, #0
 800e304:	6078      	str	r0, [r7, #4]
 800e306:	460b      	mov	r3, r1
 800e308:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e310:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e318:	2b00      	cmp	r3, #0
 800e31a:	d101      	bne.n	800e320 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e31c:	2303      	movs	r3, #3
 800e31e:	e015      	b.n	800e34c <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800e320:	78fb      	ldrb	r3, [r7, #3]
 800e322:	4619      	mov	r1, r3
 800e324:	6878      	ldr	r0, [r7, #4]
 800e326:	f001 ff1c 	bl	8010162 <USBD_LL_GetRxDataSize>
 800e32a:	4602      	mov	r2, r0
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e338:	68db      	ldr	r3, [r3, #12]
 800e33a:	68fa      	ldr	r2, [r7, #12]
 800e33c:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800e340:	68fa      	ldr	r2, [r7, #12]
 800e342:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800e346:	4611      	mov	r1, r2
 800e348:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800e34a:	2300      	movs	r3, #0
}
 800e34c:	4618      	mov	r0, r3
 800e34e:	3710      	adds	r7, #16
 800e350:	46bd      	mov	sp, r7
 800e352:	bd80      	pop	{r7, pc}

0800e354 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800e354:	b580      	push	{r7, lr}
 800e356:	b084      	sub	sp, #16
 800e358:	af00      	add	r7, sp, #0
 800e35a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e362:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e364:	68fb      	ldr	r3, [r7, #12]
 800e366:	2b00      	cmp	r3, #0
 800e368:	d101      	bne.n	800e36e <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800e36a:	2303      	movs	r3, #3
 800e36c:	e01a      	b.n	800e3a4 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e374:	2b00      	cmp	r3, #0
 800e376:	d014      	beq.n	800e3a2 <USBD_CDC_EP0_RxReady+0x4e>
 800e378:	68fb      	ldr	r3, [r7, #12]
 800e37a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800e37e:	2bff      	cmp	r3, #255	@ 0xff
 800e380:	d00f      	beq.n	800e3a2 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e388:	689b      	ldr	r3, [r3, #8]
 800e38a:	68fa      	ldr	r2, [r7, #12]
 800e38c:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800e390:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800e392:	68fa      	ldr	r2, [r7, #12]
 800e394:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e398:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800e39a:	68fb      	ldr	r3, [r7, #12]
 800e39c:	22ff      	movs	r2, #255	@ 0xff
 800e39e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800e3a2:	2300      	movs	r3, #0
}
 800e3a4:	4618      	mov	r0, r3
 800e3a6:	3710      	adds	r7, #16
 800e3a8:	46bd      	mov	sp, r7
 800e3aa:	bd80      	pop	{r7, pc}

0800e3ac <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800e3ac:	b480      	push	{r7}
 800e3ae:	b083      	sub	sp, #12
 800e3b0:	af00      	add	r7, sp, #0
 800e3b2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	2243      	movs	r2, #67	@ 0x43
 800e3b8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800e3ba:	4b03      	ldr	r3, [pc, #12]	@ (800e3c8 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800e3bc:	4618      	mov	r0, r3
 800e3be:	370c      	adds	r7, #12
 800e3c0:	46bd      	mov	sp, r7
 800e3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3c6:	4770      	bx	lr
 800e3c8:	200000b0 	.word	0x200000b0

0800e3cc <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800e3cc:	b480      	push	{r7}
 800e3ce:	b083      	sub	sp, #12
 800e3d0:	af00      	add	r7, sp, #0
 800e3d2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	2243      	movs	r2, #67	@ 0x43
 800e3d8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800e3da:	4b03      	ldr	r3, [pc, #12]	@ (800e3e8 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800e3dc:	4618      	mov	r0, r3
 800e3de:	370c      	adds	r7, #12
 800e3e0:	46bd      	mov	sp, r7
 800e3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3e6:	4770      	bx	lr
 800e3e8:	2000006c 	.word	0x2000006c

0800e3ec <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800e3ec:	b480      	push	{r7}
 800e3ee:	b083      	sub	sp, #12
 800e3f0:	af00      	add	r7, sp, #0
 800e3f2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	2243      	movs	r2, #67	@ 0x43
 800e3f8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800e3fa:	4b03      	ldr	r3, [pc, #12]	@ (800e408 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800e3fc:	4618      	mov	r0, r3
 800e3fe:	370c      	adds	r7, #12
 800e400:	46bd      	mov	sp, r7
 800e402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e406:	4770      	bx	lr
 800e408:	200000f4 	.word	0x200000f4

0800e40c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800e40c:	b480      	push	{r7}
 800e40e:	b083      	sub	sp, #12
 800e410:	af00      	add	r7, sp, #0
 800e412:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	220a      	movs	r2, #10
 800e418:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800e41a:	4b03      	ldr	r3, [pc, #12]	@ (800e428 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800e41c:	4618      	mov	r0, r3
 800e41e:	370c      	adds	r7, #12
 800e420:	46bd      	mov	sp, r7
 800e422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e426:	4770      	bx	lr
 800e428:	20000028 	.word	0x20000028

0800e42c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800e42c:	b480      	push	{r7}
 800e42e:	b083      	sub	sp, #12
 800e430:	af00      	add	r7, sp, #0
 800e432:	6078      	str	r0, [r7, #4]
 800e434:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800e436:	683b      	ldr	r3, [r7, #0]
 800e438:	2b00      	cmp	r3, #0
 800e43a:	d101      	bne.n	800e440 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800e43c:	2303      	movs	r3, #3
 800e43e:	e004      	b.n	800e44a <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	683a      	ldr	r2, [r7, #0]
 800e444:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800e448:	2300      	movs	r3, #0
}
 800e44a:	4618      	mov	r0, r3
 800e44c:	370c      	adds	r7, #12
 800e44e:	46bd      	mov	sp, r7
 800e450:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e454:	4770      	bx	lr

0800e456 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800e456:	b480      	push	{r7}
 800e458:	b087      	sub	sp, #28
 800e45a:	af00      	add	r7, sp, #0
 800e45c:	60f8      	str	r0, [r7, #12]
 800e45e:	60b9      	str	r1, [r7, #8]
 800e460:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e468:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800e46a:	697b      	ldr	r3, [r7, #20]
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	d101      	bne.n	800e474 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800e470:	2303      	movs	r3, #3
 800e472:	e008      	b.n	800e486 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800e474:	697b      	ldr	r3, [r7, #20]
 800e476:	68ba      	ldr	r2, [r7, #8]
 800e478:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800e47c:	697b      	ldr	r3, [r7, #20]
 800e47e:	687a      	ldr	r2, [r7, #4]
 800e480:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800e484:	2300      	movs	r3, #0
}
 800e486:	4618      	mov	r0, r3
 800e488:	371c      	adds	r7, #28
 800e48a:	46bd      	mov	sp, r7
 800e48c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e490:	4770      	bx	lr

0800e492 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800e492:	b480      	push	{r7}
 800e494:	b085      	sub	sp, #20
 800e496:	af00      	add	r7, sp, #0
 800e498:	6078      	str	r0, [r7, #4]
 800e49a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e4a2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e4a4:	68fb      	ldr	r3, [r7, #12]
 800e4a6:	2b00      	cmp	r3, #0
 800e4a8:	d101      	bne.n	800e4ae <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800e4aa:	2303      	movs	r3, #3
 800e4ac:	e004      	b.n	800e4b8 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800e4ae:	68fb      	ldr	r3, [r7, #12]
 800e4b0:	683a      	ldr	r2, [r7, #0]
 800e4b2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800e4b6:	2300      	movs	r3, #0
}
 800e4b8:	4618      	mov	r0, r3
 800e4ba:	3714      	adds	r7, #20
 800e4bc:	46bd      	mov	sp, r7
 800e4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4c2:	4770      	bx	lr

0800e4c4 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800e4c4:	b580      	push	{r7, lr}
 800e4c6:	b084      	sub	sp, #16
 800e4c8:	af00      	add	r7, sp, #0
 800e4ca:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e4d2:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800e4d4:	2301      	movs	r3, #1
 800e4d6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	d101      	bne.n	800e4e6 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e4e2:	2303      	movs	r3, #3
 800e4e4:	e01a      	b.n	800e51c <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800e4e6:	68bb      	ldr	r3, [r7, #8]
 800e4e8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	d114      	bne.n	800e51a <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800e4f0:	68bb      	ldr	r3, [r7, #8]
 800e4f2:	2201      	movs	r2, #1
 800e4f4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800e4f8:	68bb      	ldr	r3, [r7, #8]
 800e4fa:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800e502:	68bb      	ldr	r3, [r7, #8]
 800e504:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800e508:	68bb      	ldr	r3, [r7, #8]
 800e50a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800e50e:	2181      	movs	r1, #129	@ 0x81
 800e510:	6878      	ldr	r0, [r7, #4]
 800e512:	f001 fde4 	bl	80100de <USBD_LL_Transmit>

    ret = USBD_OK;
 800e516:	2300      	movs	r3, #0
 800e518:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800e51a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e51c:	4618      	mov	r0, r3
 800e51e:	3710      	adds	r7, #16
 800e520:	46bd      	mov	sp, r7
 800e522:	bd80      	pop	{r7, pc}

0800e524 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800e524:	b580      	push	{r7, lr}
 800e526:	b084      	sub	sp, #16
 800e528:	af00      	add	r7, sp, #0
 800e52a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e532:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e53a:	2b00      	cmp	r3, #0
 800e53c:	d101      	bne.n	800e542 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800e53e:	2303      	movs	r3, #3
 800e540:	e016      	b.n	800e570 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	7c1b      	ldrb	r3, [r3, #16]
 800e546:	2b00      	cmp	r3, #0
 800e548:	d109      	bne.n	800e55e <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e550:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e554:	2101      	movs	r1, #1
 800e556:	6878      	ldr	r0, [r7, #4]
 800e558:	f001 fde2 	bl	8010120 <USBD_LL_PrepareReceive>
 800e55c:	e007      	b.n	800e56e <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e55e:	68fb      	ldr	r3, [r7, #12]
 800e560:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e564:	2340      	movs	r3, #64	@ 0x40
 800e566:	2101      	movs	r1, #1
 800e568:	6878      	ldr	r0, [r7, #4]
 800e56a:	f001 fdd9 	bl	8010120 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e56e:	2300      	movs	r3, #0
}
 800e570:	4618      	mov	r0, r3
 800e572:	3710      	adds	r7, #16
 800e574:	46bd      	mov	sp, r7
 800e576:	bd80      	pop	{r7, pc}

0800e578 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800e578:	b580      	push	{r7, lr}
 800e57a:	b086      	sub	sp, #24
 800e57c:	af00      	add	r7, sp, #0
 800e57e:	60f8      	str	r0, [r7, #12]
 800e580:	60b9      	str	r1, [r7, #8]
 800e582:	4613      	mov	r3, r2
 800e584:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800e586:	68fb      	ldr	r3, [r7, #12]
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d101      	bne.n	800e590 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800e58c:	2303      	movs	r3, #3
 800e58e:	e01f      	b.n	800e5d0 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	2200      	movs	r2, #0
 800e594:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800e598:	68fb      	ldr	r3, [r7, #12]
 800e59a:	2200      	movs	r2, #0
 800e59c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800e5a0:	68fb      	ldr	r3, [r7, #12]
 800e5a2:	2200      	movs	r2, #0
 800e5a4:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800e5a8:	68bb      	ldr	r3, [r7, #8]
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d003      	beq.n	800e5b6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800e5ae:	68fb      	ldr	r3, [r7, #12]
 800e5b0:	68ba      	ldr	r2, [r7, #8]
 800e5b2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e5b6:	68fb      	ldr	r3, [r7, #12]
 800e5b8:	2201      	movs	r2, #1
 800e5ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800e5be:	68fb      	ldr	r3, [r7, #12]
 800e5c0:	79fa      	ldrb	r2, [r7, #7]
 800e5c2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800e5c4:	68f8      	ldr	r0, [r7, #12]
 800e5c6:	f001 fc41 	bl	800fe4c <USBD_LL_Init>
 800e5ca:	4603      	mov	r3, r0
 800e5cc:	75fb      	strb	r3, [r7, #23]

  return ret;
 800e5ce:	7dfb      	ldrb	r3, [r7, #23]
}
 800e5d0:	4618      	mov	r0, r3
 800e5d2:	3718      	adds	r7, #24
 800e5d4:	46bd      	mov	sp, r7
 800e5d6:	bd80      	pop	{r7, pc}

0800e5d8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800e5d8:	b580      	push	{r7, lr}
 800e5da:	b084      	sub	sp, #16
 800e5dc:	af00      	add	r7, sp, #0
 800e5de:	6078      	str	r0, [r7, #4]
 800e5e0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e5e2:	2300      	movs	r3, #0
 800e5e4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800e5e6:	683b      	ldr	r3, [r7, #0]
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d101      	bne.n	800e5f0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800e5ec:	2303      	movs	r3, #3
 800e5ee:	e016      	b.n	800e61e <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	683a      	ldr	r2, [r7, #0]
 800e5f4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e5fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e600:	2b00      	cmp	r3, #0
 800e602:	d00b      	beq.n	800e61c <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e60a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e60c:	f107 020e 	add.w	r2, r7, #14
 800e610:	4610      	mov	r0, r2
 800e612:	4798      	blx	r3
 800e614:	4602      	mov	r2, r0
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800e61c:	2300      	movs	r3, #0
}
 800e61e:	4618      	mov	r0, r3
 800e620:	3710      	adds	r7, #16
 800e622:	46bd      	mov	sp, r7
 800e624:	bd80      	pop	{r7, pc}

0800e626 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800e626:	b580      	push	{r7, lr}
 800e628:	b082      	sub	sp, #8
 800e62a:	af00      	add	r7, sp, #0
 800e62c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800e62e:	6878      	ldr	r0, [r7, #4]
 800e630:	f001 fc6c 	bl	800ff0c <USBD_LL_Start>
 800e634:	4603      	mov	r3, r0
}
 800e636:	4618      	mov	r0, r3
 800e638:	3708      	adds	r7, #8
 800e63a:	46bd      	mov	sp, r7
 800e63c:	bd80      	pop	{r7, pc}

0800e63e <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800e63e:	b480      	push	{r7}
 800e640:	b083      	sub	sp, #12
 800e642:	af00      	add	r7, sp, #0
 800e644:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e646:	2300      	movs	r3, #0
}
 800e648:	4618      	mov	r0, r3
 800e64a:	370c      	adds	r7, #12
 800e64c:	46bd      	mov	sp, r7
 800e64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e652:	4770      	bx	lr

0800e654 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e654:	b580      	push	{r7, lr}
 800e656:	b084      	sub	sp, #16
 800e658:	af00      	add	r7, sp, #0
 800e65a:	6078      	str	r0, [r7, #4]
 800e65c:	460b      	mov	r3, r1
 800e65e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800e660:	2303      	movs	r3, #3
 800e662:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	d009      	beq.n	800e682 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	78fa      	ldrb	r2, [r7, #3]
 800e678:	4611      	mov	r1, r2
 800e67a:	6878      	ldr	r0, [r7, #4]
 800e67c:	4798      	blx	r3
 800e67e:	4603      	mov	r3, r0
 800e680:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800e682:	7bfb      	ldrb	r3, [r7, #15]
}
 800e684:	4618      	mov	r0, r3
 800e686:	3710      	adds	r7, #16
 800e688:	46bd      	mov	sp, r7
 800e68a:	bd80      	pop	{r7, pc}

0800e68c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e68c:	b580      	push	{r7, lr}
 800e68e:	b082      	sub	sp, #8
 800e690:	af00      	add	r7, sp, #0
 800e692:	6078      	str	r0, [r7, #4]
 800e694:	460b      	mov	r3, r1
 800e696:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e69e:	2b00      	cmp	r3, #0
 800e6a0:	d007      	beq.n	800e6b2 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e6a8:	685b      	ldr	r3, [r3, #4]
 800e6aa:	78fa      	ldrb	r2, [r7, #3]
 800e6ac:	4611      	mov	r1, r2
 800e6ae:	6878      	ldr	r0, [r7, #4]
 800e6b0:	4798      	blx	r3
  }

  return USBD_OK;
 800e6b2:	2300      	movs	r3, #0
}
 800e6b4:	4618      	mov	r0, r3
 800e6b6:	3708      	adds	r7, #8
 800e6b8:	46bd      	mov	sp, r7
 800e6ba:	bd80      	pop	{r7, pc}

0800e6bc <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800e6bc:	b580      	push	{r7, lr}
 800e6be:	b084      	sub	sp, #16
 800e6c0:	af00      	add	r7, sp, #0
 800e6c2:	6078      	str	r0, [r7, #4]
 800e6c4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e6cc:	6839      	ldr	r1, [r7, #0]
 800e6ce:	4618      	mov	r0, r3
 800e6d0:	f000 ff48 	bl	800f564 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	2201      	movs	r2, #1
 800e6d8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800e6e2:	461a      	mov	r2, r3
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e6f0:	f003 031f 	and.w	r3, r3, #31
 800e6f4:	2b02      	cmp	r3, #2
 800e6f6:	d01a      	beq.n	800e72e <USBD_LL_SetupStage+0x72>
 800e6f8:	2b02      	cmp	r3, #2
 800e6fa:	d822      	bhi.n	800e742 <USBD_LL_SetupStage+0x86>
 800e6fc:	2b00      	cmp	r3, #0
 800e6fe:	d002      	beq.n	800e706 <USBD_LL_SetupStage+0x4a>
 800e700:	2b01      	cmp	r3, #1
 800e702:	d00a      	beq.n	800e71a <USBD_LL_SetupStage+0x5e>
 800e704:	e01d      	b.n	800e742 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e70c:	4619      	mov	r1, r3
 800e70e:	6878      	ldr	r0, [r7, #4]
 800e710:	f000 f9f0 	bl	800eaf4 <USBD_StdDevReq>
 800e714:	4603      	mov	r3, r0
 800e716:	73fb      	strb	r3, [r7, #15]
      break;
 800e718:	e020      	b.n	800e75c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e720:	4619      	mov	r1, r3
 800e722:	6878      	ldr	r0, [r7, #4]
 800e724:	f000 fa54 	bl	800ebd0 <USBD_StdItfReq>
 800e728:	4603      	mov	r3, r0
 800e72a:	73fb      	strb	r3, [r7, #15]
      break;
 800e72c:	e016      	b.n	800e75c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e734:	4619      	mov	r1, r3
 800e736:	6878      	ldr	r0, [r7, #4]
 800e738:	f000 fa93 	bl	800ec62 <USBD_StdEPReq>
 800e73c:	4603      	mov	r3, r0
 800e73e:	73fb      	strb	r3, [r7, #15]
      break;
 800e740:	e00c      	b.n	800e75c <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e748:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800e74c:	b2db      	uxtb	r3, r3
 800e74e:	4619      	mov	r1, r3
 800e750:	6878      	ldr	r0, [r7, #4]
 800e752:	f001 fc3b 	bl	800ffcc <USBD_LL_StallEP>
 800e756:	4603      	mov	r3, r0
 800e758:	73fb      	strb	r3, [r7, #15]
      break;
 800e75a:	bf00      	nop
  }

  return ret;
 800e75c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e75e:	4618      	mov	r0, r3
 800e760:	3710      	adds	r7, #16
 800e762:	46bd      	mov	sp, r7
 800e764:	bd80      	pop	{r7, pc}

0800e766 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800e766:	b580      	push	{r7, lr}
 800e768:	b086      	sub	sp, #24
 800e76a:	af00      	add	r7, sp, #0
 800e76c:	60f8      	str	r0, [r7, #12]
 800e76e:	460b      	mov	r3, r1
 800e770:	607a      	str	r2, [r7, #4]
 800e772:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800e774:	7afb      	ldrb	r3, [r7, #11]
 800e776:	2b00      	cmp	r3, #0
 800e778:	d138      	bne.n	800e7ec <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800e780:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800e782:	68fb      	ldr	r3, [r7, #12]
 800e784:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800e788:	2b03      	cmp	r3, #3
 800e78a:	d14a      	bne.n	800e822 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800e78c:	693b      	ldr	r3, [r7, #16]
 800e78e:	689a      	ldr	r2, [r3, #8]
 800e790:	693b      	ldr	r3, [r7, #16]
 800e792:	68db      	ldr	r3, [r3, #12]
 800e794:	429a      	cmp	r2, r3
 800e796:	d913      	bls.n	800e7c0 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800e798:	693b      	ldr	r3, [r7, #16]
 800e79a:	689a      	ldr	r2, [r3, #8]
 800e79c:	693b      	ldr	r3, [r7, #16]
 800e79e:	68db      	ldr	r3, [r3, #12]
 800e7a0:	1ad2      	subs	r2, r2, r3
 800e7a2:	693b      	ldr	r3, [r7, #16]
 800e7a4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800e7a6:	693b      	ldr	r3, [r7, #16]
 800e7a8:	68da      	ldr	r2, [r3, #12]
 800e7aa:	693b      	ldr	r3, [r7, #16]
 800e7ac:	689b      	ldr	r3, [r3, #8]
 800e7ae:	4293      	cmp	r3, r2
 800e7b0:	bf28      	it	cs
 800e7b2:	4613      	movcs	r3, r2
 800e7b4:	461a      	mov	r2, r3
 800e7b6:	6879      	ldr	r1, [r7, #4]
 800e7b8:	68f8      	ldr	r0, [r7, #12]
 800e7ba:	f000 ffc7 	bl	800f74c <USBD_CtlContinueRx>
 800e7be:	e030      	b.n	800e822 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e7c0:	68fb      	ldr	r3, [r7, #12]
 800e7c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e7c6:	b2db      	uxtb	r3, r3
 800e7c8:	2b03      	cmp	r3, #3
 800e7ca:	d10b      	bne.n	800e7e4 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800e7cc:	68fb      	ldr	r3, [r7, #12]
 800e7ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e7d2:	691b      	ldr	r3, [r3, #16]
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	d005      	beq.n	800e7e4 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800e7d8:	68fb      	ldr	r3, [r7, #12]
 800e7da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e7de:	691b      	ldr	r3, [r3, #16]
 800e7e0:	68f8      	ldr	r0, [r7, #12]
 800e7e2:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800e7e4:	68f8      	ldr	r0, [r7, #12]
 800e7e6:	f000 ffc2 	bl	800f76e <USBD_CtlSendStatus>
 800e7ea:	e01a      	b.n	800e822 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e7ec:	68fb      	ldr	r3, [r7, #12]
 800e7ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e7f2:	b2db      	uxtb	r3, r3
 800e7f4:	2b03      	cmp	r3, #3
 800e7f6:	d114      	bne.n	800e822 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800e7f8:	68fb      	ldr	r3, [r7, #12]
 800e7fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e7fe:	699b      	ldr	r3, [r3, #24]
 800e800:	2b00      	cmp	r3, #0
 800e802:	d00e      	beq.n	800e822 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800e804:	68fb      	ldr	r3, [r7, #12]
 800e806:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e80a:	699b      	ldr	r3, [r3, #24]
 800e80c:	7afa      	ldrb	r2, [r7, #11]
 800e80e:	4611      	mov	r1, r2
 800e810:	68f8      	ldr	r0, [r7, #12]
 800e812:	4798      	blx	r3
 800e814:	4603      	mov	r3, r0
 800e816:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800e818:	7dfb      	ldrb	r3, [r7, #23]
 800e81a:	2b00      	cmp	r3, #0
 800e81c:	d001      	beq.n	800e822 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800e81e:	7dfb      	ldrb	r3, [r7, #23]
 800e820:	e000      	b.n	800e824 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800e822:	2300      	movs	r3, #0
}
 800e824:	4618      	mov	r0, r3
 800e826:	3718      	adds	r7, #24
 800e828:	46bd      	mov	sp, r7
 800e82a:	bd80      	pop	{r7, pc}

0800e82c <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800e82c:	b580      	push	{r7, lr}
 800e82e:	b086      	sub	sp, #24
 800e830:	af00      	add	r7, sp, #0
 800e832:	60f8      	str	r0, [r7, #12]
 800e834:	460b      	mov	r3, r1
 800e836:	607a      	str	r2, [r7, #4]
 800e838:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800e83a:	7afb      	ldrb	r3, [r7, #11]
 800e83c:	2b00      	cmp	r3, #0
 800e83e:	d16b      	bne.n	800e918 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800e840:	68fb      	ldr	r3, [r7, #12]
 800e842:	3314      	adds	r3, #20
 800e844:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800e846:	68fb      	ldr	r3, [r7, #12]
 800e848:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800e84c:	2b02      	cmp	r3, #2
 800e84e:	d156      	bne.n	800e8fe <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800e850:	693b      	ldr	r3, [r7, #16]
 800e852:	689a      	ldr	r2, [r3, #8]
 800e854:	693b      	ldr	r3, [r7, #16]
 800e856:	68db      	ldr	r3, [r3, #12]
 800e858:	429a      	cmp	r2, r3
 800e85a:	d914      	bls.n	800e886 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800e85c:	693b      	ldr	r3, [r7, #16]
 800e85e:	689a      	ldr	r2, [r3, #8]
 800e860:	693b      	ldr	r3, [r7, #16]
 800e862:	68db      	ldr	r3, [r3, #12]
 800e864:	1ad2      	subs	r2, r2, r3
 800e866:	693b      	ldr	r3, [r7, #16]
 800e868:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800e86a:	693b      	ldr	r3, [r7, #16]
 800e86c:	689b      	ldr	r3, [r3, #8]
 800e86e:	461a      	mov	r2, r3
 800e870:	6879      	ldr	r1, [r7, #4]
 800e872:	68f8      	ldr	r0, [r7, #12]
 800e874:	f000 ff3c 	bl	800f6f0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e878:	2300      	movs	r3, #0
 800e87a:	2200      	movs	r2, #0
 800e87c:	2100      	movs	r1, #0
 800e87e:	68f8      	ldr	r0, [r7, #12]
 800e880:	f001 fc4e 	bl	8010120 <USBD_LL_PrepareReceive>
 800e884:	e03b      	b.n	800e8fe <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800e886:	693b      	ldr	r3, [r7, #16]
 800e888:	68da      	ldr	r2, [r3, #12]
 800e88a:	693b      	ldr	r3, [r7, #16]
 800e88c:	689b      	ldr	r3, [r3, #8]
 800e88e:	429a      	cmp	r2, r3
 800e890:	d11c      	bne.n	800e8cc <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800e892:	693b      	ldr	r3, [r7, #16]
 800e894:	685a      	ldr	r2, [r3, #4]
 800e896:	693b      	ldr	r3, [r7, #16]
 800e898:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800e89a:	429a      	cmp	r2, r3
 800e89c:	d316      	bcc.n	800e8cc <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800e89e:	693b      	ldr	r3, [r7, #16]
 800e8a0:	685a      	ldr	r2, [r3, #4]
 800e8a2:	68fb      	ldr	r3, [r7, #12]
 800e8a4:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800e8a8:	429a      	cmp	r2, r3
 800e8aa:	d20f      	bcs.n	800e8cc <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800e8ac:	2200      	movs	r2, #0
 800e8ae:	2100      	movs	r1, #0
 800e8b0:	68f8      	ldr	r0, [r7, #12]
 800e8b2:	f000 ff1d 	bl	800f6f0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800e8b6:	68fb      	ldr	r3, [r7, #12]
 800e8b8:	2200      	movs	r2, #0
 800e8ba:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e8be:	2300      	movs	r3, #0
 800e8c0:	2200      	movs	r2, #0
 800e8c2:	2100      	movs	r1, #0
 800e8c4:	68f8      	ldr	r0, [r7, #12]
 800e8c6:	f001 fc2b 	bl	8010120 <USBD_LL_PrepareReceive>
 800e8ca:	e018      	b.n	800e8fe <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e8cc:	68fb      	ldr	r3, [r7, #12]
 800e8ce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e8d2:	b2db      	uxtb	r3, r3
 800e8d4:	2b03      	cmp	r3, #3
 800e8d6:	d10b      	bne.n	800e8f0 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e8de:	68db      	ldr	r3, [r3, #12]
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	d005      	beq.n	800e8f0 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800e8e4:	68fb      	ldr	r3, [r7, #12]
 800e8e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e8ea:	68db      	ldr	r3, [r3, #12]
 800e8ec:	68f8      	ldr	r0, [r7, #12]
 800e8ee:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800e8f0:	2180      	movs	r1, #128	@ 0x80
 800e8f2:	68f8      	ldr	r0, [r7, #12]
 800e8f4:	f001 fb6a 	bl	800ffcc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800e8f8:	68f8      	ldr	r0, [r7, #12]
 800e8fa:	f000 ff4b 	bl	800f794 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800e8fe:	68fb      	ldr	r3, [r7, #12]
 800e900:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800e904:	2b01      	cmp	r3, #1
 800e906:	d122      	bne.n	800e94e <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800e908:	68f8      	ldr	r0, [r7, #12]
 800e90a:	f7ff fe98 	bl	800e63e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800e90e:	68fb      	ldr	r3, [r7, #12]
 800e910:	2200      	movs	r2, #0
 800e912:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800e916:	e01a      	b.n	800e94e <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e918:	68fb      	ldr	r3, [r7, #12]
 800e91a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e91e:	b2db      	uxtb	r3, r3
 800e920:	2b03      	cmp	r3, #3
 800e922:	d114      	bne.n	800e94e <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800e924:	68fb      	ldr	r3, [r7, #12]
 800e926:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e92a:	695b      	ldr	r3, [r3, #20]
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	d00e      	beq.n	800e94e <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800e930:	68fb      	ldr	r3, [r7, #12]
 800e932:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e936:	695b      	ldr	r3, [r3, #20]
 800e938:	7afa      	ldrb	r2, [r7, #11]
 800e93a:	4611      	mov	r1, r2
 800e93c:	68f8      	ldr	r0, [r7, #12]
 800e93e:	4798      	blx	r3
 800e940:	4603      	mov	r3, r0
 800e942:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800e944:	7dfb      	ldrb	r3, [r7, #23]
 800e946:	2b00      	cmp	r3, #0
 800e948:	d001      	beq.n	800e94e <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800e94a:	7dfb      	ldrb	r3, [r7, #23]
 800e94c:	e000      	b.n	800e950 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800e94e:	2300      	movs	r3, #0
}
 800e950:	4618      	mov	r0, r3
 800e952:	3718      	adds	r7, #24
 800e954:	46bd      	mov	sp, r7
 800e956:	bd80      	pop	{r7, pc}

0800e958 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800e958:	b580      	push	{r7, lr}
 800e95a:	b082      	sub	sp, #8
 800e95c:	af00      	add	r7, sp, #0
 800e95e:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	2201      	movs	r2, #1
 800e964:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	2200      	movs	r2, #0
 800e96c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	2200      	movs	r2, #0
 800e974:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	2200      	movs	r2, #0
 800e97a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e984:	2b00      	cmp	r3, #0
 800e986:	d101      	bne.n	800e98c <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800e988:	2303      	movs	r3, #3
 800e98a:	e02f      	b.n	800e9ec <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e992:	2b00      	cmp	r3, #0
 800e994:	d00f      	beq.n	800e9b6 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e99c:	685b      	ldr	r3, [r3, #4]
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d009      	beq.n	800e9b6 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e9a8:	685b      	ldr	r3, [r3, #4]
 800e9aa:	687a      	ldr	r2, [r7, #4]
 800e9ac:	6852      	ldr	r2, [r2, #4]
 800e9ae:	b2d2      	uxtb	r2, r2
 800e9b0:	4611      	mov	r1, r2
 800e9b2:	6878      	ldr	r0, [r7, #4]
 800e9b4:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e9b6:	2340      	movs	r3, #64	@ 0x40
 800e9b8:	2200      	movs	r2, #0
 800e9ba:	2100      	movs	r1, #0
 800e9bc:	6878      	ldr	r0, [r7, #4]
 800e9be:	f001 fac0 	bl	800ff42 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	2201      	movs	r2, #1
 800e9c6:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	2240      	movs	r2, #64	@ 0x40
 800e9ce:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e9d2:	2340      	movs	r3, #64	@ 0x40
 800e9d4:	2200      	movs	r2, #0
 800e9d6:	2180      	movs	r1, #128	@ 0x80
 800e9d8:	6878      	ldr	r0, [r7, #4]
 800e9da:	f001 fab2 	bl	800ff42 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	2201      	movs	r2, #1
 800e9e2:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	2240      	movs	r2, #64	@ 0x40
 800e9e8:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800e9ea:	2300      	movs	r3, #0
}
 800e9ec:	4618      	mov	r0, r3
 800e9ee:	3708      	adds	r7, #8
 800e9f0:	46bd      	mov	sp, r7
 800e9f2:	bd80      	pop	{r7, pc}

0800e9f4 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800e9f4:	b480      	push	{r7}
 800e9f6:	b083      	sub	sp, #12
 800e9f8:	af00      	add	r7, sp, #0
 800e9fa:	6078      	str	r0, [r7, #4]
 800e9fc:	460b      	mov	r3, r1
 800e9fe:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	78fa      	ldrb	r2, [r7, #3]
 800ea04:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ea06:	2300      	movs	r3, #0
}
 800ea08:	4618      	mov	r0, r3
 800ea0a:	370c      	adds	r7, #12
 800ea0c:	46bd      	mov	sp, r7
 800ea0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea12:	4770      	bx	lr

0800ea14 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ea14:	b480      	push	{r7}
 800ea16:	b083      	sub	sp, #12
 800ea18:	af00      	add	r7, sp, #0
 800ea1a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ea22:	b2da      	uxtb	r2, r3
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	2204      	movs	r2, #4
 800ea2e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800ea32:	2300      	movs	r3, #0
}
 800ea34:	4618      	mov	r0, r3
 800ea36:	370c      	adds	r7, #12
 800ea38:	46bd      	mov	sp, r7
 800ea3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea3e:	4770      	bx	lr

0800ea40 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ea40:	b480      	push	{r7}
 800ea42:	b083      	sub	sp, #12
 800ea44:	af00      	add	r7, sp, #0
 800ea46:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ea4e:	b2db      	uxtb	r3, r3
 800ea50:	2b04      	cmp	r3, #4
 800ea52:	d106      	bne.n	800ea62 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800ea5a:	b2da      	uxtb	r2, r3
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800ea62:	2300      	movs	r3, #0
}
 800ea64:	4618      	mov	r0, r3
 800ea66:	370c      	adds	r7, #12
 800ea68:	46bd      	mov	sp, r7
 800ea6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea6e:	4770      	bx	lr

0800ea70 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ea70:	b580      	push	{r7, lr}
 800ea72:	b082      	sub	sp, #8
 800ea74:	af00      	add	r7, sp, #0
 800ea76:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	d101      	bne.n	800ea86 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800ea82:	2303      	movs	r3, #3
 800ea84:	e012      	b.n	800eaac <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ea8c:	b2db      	uxtb	r3, r3
 800ea8e:	2b03      	cmp	r3, #3
 800ea90:	d10b      	bne.n	800eaaa <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ea98:	69db      	ldr	r3, [r3, #28]
 800ea9a:	2b00      	cmp	r3, #0
 800ea9c:	d005      	beq.n	800eaaa <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eaa4:	69db      	ldr	r3, [r3, #28]
 800eaa6:	6878      	ldr	r0, [r7, #4]
 800eaa8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800eaaa:	2300      	movs	r3, #0
}
 800eaac:	4618      	mov	r0, r3
 800eaae:	3708      	adds	r7, #8
 800eab0:	46bd      	mov	sp, r7
 800eab2:	bd80      	pop	{r7, pc}

0800eab4 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800eab4:	b480      	push	{r7}
 800eab6:	b087      	sub	sp, #28
 800eab8:	af00      	add	r7, sp, #0
 800eaba:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800eac0:	697b      	ldr	r3, [r7, #20]
 800eac2:	781b      	ldrb	r3, [r3, #0]
 800eac4:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800eac6:	697b      	ldr	r3, [r7, #20]
 800eac8:	3301      	adds	r3, #1
 800eaca:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800eacc:	697b      	ldr	r3, [r7, #20]
 800eace:	781b      	ldrb	r3, [r3, #0]
 800ead0:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ead2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800ead6:	021b      	lsls	r3, r3, #8
 800ead8:	b21a      	sxth	r2, r3
 800eada:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800eade:	4313      	orrs	r3, r2
 800eae0:	b21b      	sxth	r3, r3
 800eae2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800eae4:	89fb      	ldrh	r3, [r7, #14]
}
 800eae6:	4618      	mov	r0, r3
 800eae8:	371c      	adds	r7, #28
 800eaea:	46bd      	mov	sp, r7
 800eaec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaf0:	4770      	bx	lr
	...

0800eaf4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eaf4:	b580      	push	{r7, lr}
 800eaf6:	b084      	sub	sp, #16
 800eaf8:	af00      	add	r7, sp, #0
 800eafa:	6078      	str	r0, [r7, #4]
 800eafc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800eafe:	2300      	movs	r3, #0
 800eb00:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800eb02:	683b      	ldr	r3, [r7, #0]
 800eb04:	781b      	ldrb	r3, [r3, #0]
 800eb06:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800eb0a:	2b40      	cmp	r3, #64	@ 0x40
 800eb0c:	d005      	beq.n	800eb1a <USBD_StdDevReq+0x26>
 800eb0e:	2b40      	cmp	r3, #64	@ 0x40
 800eb10:	d853      	bhi.n	800ebba <USBD_StdDevReq+0xc6>
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	d00b      	beq.n	800eb2e <USBD_StdDevReq+0x3a>
 800eb16:	2b20      	cmp	r3, #32
 800eb18:	d14f      	bne.n	800ebba <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eb20:	689b      	ldr	r3, [r3, #8]
 800eb22:	6839      	ldr	r1, [r7, #0]
 800eb24:	6878      	ldr	r0, [r7, #4]
 800eb26:	4798      	blx	r3
 800eb28:	4603      	mov	r3, r0
 800eb2a:	73fb      	strb	r3, [r7, #15]
      break;
 800eb2c:	e04a      	b.n	800ebc4 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800eb2e:	683b      	ldr	r3, [r7, #0]
 800eb30:	785b      	ldrb	r3, [r3, #1]
 800eb32:	2b09      	cmp	r3, #9
 800eb34:	d83b      	bhi.n	800ebae <USBD_StdDevReq+0xba>
 800eb36:	a201      	add	r2, pc, #4	@ (adr r2, 800eb3c <USBD_StdDevReq+0x48>)
 800eb38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb3c:	0800eb91 	.word	0x0800eb91
 800eb40:	0800eba5 	.word	0x0800eba5
 800eb44:	0800ebaf 	.word	0x0800ebaf
 800eb48:	0800eb9b 	.word	0x0800eb9b
 800eb4c:	0800ebaf 	.word	0x0800ebaf
 800eb50:	0800eb6f 	.word	0x0800eb6f
 800eb54:	0800eb65 	.word	0x0800eb65
 800eb58:	0800ebaf 	.word	0x0800ebaf
 800eb5c:	0800eb87 	.word	0x0800eb87
 800eb60:	0800eb79 	.word	0x0800eb79
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800eb64:	6839      	ldr	r1, [r7, #0]
 800eb66:	6878      	ldr	r0, [r7, #4]
 800eb68:	f000 f9de 	bl	800ef28 <USBD_GetDescriptor>
          break;
 800eb6c:	e024      	b.n	800ebb8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800eb6e:	6839      	ldr	r1, [r7, #0]
 800eb70:	6878      	ldr	r0, [r7, #4]
 800eb72:	f000 fb6d 	bl	800f250 <USBD_SetAddress>
          break;
 800eb76:	e01f      	b.n	800ebb8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800eb78:	6839      	ldr	r1, [r7, #0]
 800eb7a:	6878      	ldr	r0, [r7, #4]
 800eb7c:	f000 fbac 	bl	800f2d8 <USBD_SetConfig>
 800eb80:	4603      	mov	r3, r0
 800eb82:	73fb      	strb	r3, [r7, #15]
          break;
 800eb84:	e018      	b.n	800ebb8 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800eb86:	6839      	ldr	r1, [r7, #0]
 800eb88:	6878      	ldr	r0, [r7, #4]
 800eb8a:	f000 fc4b 	bl	800f424 <USBD_GetConfig>
          break;
 800eb8e:	e013      	b.n	800ebb8 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800eb90:	6839      	ldr	r1, [r7, #0]
 800eb92:	6878      	ldr	r0, [r7, #4]
 800eb94:	f000 fc7c 	bl	800f490 <USBD_GetStatus>
          break;
 800eb98:	e00e      	b.n	800ebb8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800eb9a:	6839      	ldr	r1, [r7, #0]
 800eb9c:	6878      	ldr	r0, [r7, #4]
 800eb9e:	f000 fcab 	bl	800f4f8 <USBD_SetFeature>
          break;
 800eba2:	e009      	b.n	800ebb8 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800eba4:	6839      	ldr	r1, [r7, #0]
 800eba6:	6878      	ldr	r0, [r7, #4]
 800eba8:	f000 fcba 	bl	800f520 <USBD_ClrFeature>
          break;
 800ebac:	e004      	b.n	800ebb8 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800ebae:	6839      	ldr	r1, [r7, #0]
 800ebb0:	6878      	ldr	r0, [r7, #4]
 800ebb2:	f000 fd11 	bl	800f5d8 <USBD_CtlError>
          break;
 800ebb6:	bf00      	nop
      }
      break;
 800ebb8:	e004      	b.n	800ebc4 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800ebba:	6839      	ldr	r1, [r7, #0]
 800ebbc:	6878      	ldr	r0, [r7, #4]
 800ebbe:	f000 fd0b 	bl	800f5d8 <USBD_CtlError>
      break;
 800ebc2:	bf00      	nop
  }

  return ret;
 800ebc4:	7bfb      	ldrb	r3, [r7, #15]
}
 800ebc6:	4618      	mov	r0, r3
 800ebc8:	3710      	adds	r7, #16
 800ebca:	46bd      	mov	sp, r7
 800ebcc:	bd80      	pop	{r7, pc}
 800ebce:	bf00      	nop

0800ebd0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ebd0:	b580      	push	{r7, lr}
 800ebd2:	b084      	sub	sp, #16
 800ebd4:	af00      	add	r7, sp, #0
 800ebd6:	6078      	str	r0, [r7, #4]
 800ebd8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ebda:	2300      	movs	r3, #0
 800ebdc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ebde:	683b      	ldr	r3, [r7, #0]
 800ebe0:	781b      	ldrb	r3, [r3, #0]
 800ebe2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ebe6:	2b40      	cmp	r3, #64	@ 0x40
 800ebe8:	d005      	beq.n	800ebf6 <USBD_StdItfReq+0x26>
 800ebea:	2b40      	cmp	r3, #64	@ 0x40
 800ebec:	d82f      	bhi.n	800ec4e <USBD_StdItfReq+0x7e>
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d001      	beq.n	800ebf6 <USBD_StdItfReq+0x26>
 800ebf2:	2b20      	cmp	r3, #32
 800ebf4:	d12b      	bne.n	800ec4e <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ebfc:	b2db      	uxtb	r3, r3
 800ebfe:	3b01      	subs	r3, #1
 800ec00:	2b02      	cmp	r3, #2
 800ec02:	d81d      	bhi.n	800ec40 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ec04:	683b      	ldr	r3, [r7, #0]
 800ec06:	889b      	ldrh	r3, [r3, #4]
 800ec08:	b2db      	uxtb	r3, r3
 800ec0a:	2b01      	cmp	r3, #1
 800ec0c:	d813      	bhi.n	800ec36 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ec14:	689b      	ldr	r3, [r3, #8]
 800ec16:	6839      	ldr	r1, [r7, #0]
 800ec18:	6878      	ldr	r0, [r7, #4]
 800ec1a:	4798      	blx	r3
 800ec1c:	4603      	mov	r3, r0
 800ec1e:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ec20:	683b      	ldr	r3, [r7, #0]
 800ec22:	88db      	ldrh	r3, [r3, #6]
 800ec24:	2b00      	cmp	r3, #0
 800ec26:	d110      	bne.n	800ec4a <USBD_StdItfReq+0x7a>
 800ec28:	7bfb      	ldrb	r3, [r7, #15]
 800ec2a:	2b00      	cmp	r3, #0
 800ec2c:	d10d      	bne.n	800ec4a <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800ec2e:	6878      	ldr	r0, [r7, #4]
 800ec30:	f000 fd9d 	bl	800f76e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800ec34:	e009      	b.n	800ec4a <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800ec36:	6839      	ldr	r1, [r7, #0]
 800ec38:	6878      	ldr	r0, [r7, #4]
 800ec3a:	f000 fccd 	bl	800f5d8 <USBD_CtlError>
          break;
 800ec3e:	e004      	b.n	800ec4a <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800ec40:	6839      	ldr	r1, [r7, #0]
 800ec42:	6878      	ldr	r0, [r7, #4]
 800ec44:	f000 fcc8 	bl	800f5d8 <USBD_CtlError>
          break;
 800ec48:	e000      	b.n	800ec4c <USBD_StdItfReq+0x7c>
          break;
 800ec4a:	bf00      	nop
      }
      break;
 800ec4c:	e004      	b.n	800ec58 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800ec4e:	6839      	ldr	r1, [r7, #0]
 800ec50:	6878      	ldr	r0, [r7, #4]
 800ec52:	f000 fcc1 	bl	800f5d8 <USBD_CtlError>
      break;
 800ec56:	bf00      	nop
  }

  return ret;
 800ec58:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec5a:	4618      	mov	r0, r3
 800ec5c:	3710      	adds	r7, #16
 800ec5e:	46bd      	mov	sp, r7
 800ec60:	bd80      	pop	{r7, pc}

0800ec62 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ec62:	b580      	push	{r7, lr}
 800ec64:	b084      	sub	sp, #16
 800ec66:	af00      	add	r7, sp, #0
 800ec68:	6078      	str	r0, [r7, #4]
 800ec6a:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800ec6c:	2300      	movs	r3, #0
 800ec6e:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800ec70:	683b      	ldr	r3, [r7, #0]
 800ec72:	889b      	ldrh	r3, [r3, #4]
 800ec74:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ec76:	683b      	ldr	r3, [r7, #0]
 800ec78:	781b      	ldrb	r3, [r3, #0]
 800ec7a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ec7e:	2b40      	cmp	r3, #64	@ 0x40
 800ec80:	d007      	beq.n	800ec92 <USBD_StdEPReq+0x30>
 800ec82:	2b40      	cmp	r3, #64	@ 0x40
 800ec84:	f200 8145 	bhi.w	800ef12 <USBD_StdEPReq+0x2b0>
 800ec88:	2b00      	cmp	r3, #0
 800ec8a:	d00c      	beq.n	800eca6 <USBD_StdEPReq+0x44>
 800ec8c:	2b20      	cmp	r3, #32
 800ec8e:	f040 8140 	bne.w	800ef12 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ec98:	689b      	ldr	r3, [r3, #8]
 800ec9a:	6839      	ldr	r1, [r7, #0]
 800ec9c:	6878      	ldr	r0, [r7, #4]
 800ec9e:	4798      	blx	r3
 800eca0:	4603      	mov	r3, r0
 800eca2:	73fb      	strb	r3, [r7, #15]
      break;
 800eca4:	e13a      	b.n	800ef1c <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800eca6:	683b      	ldr	r3, [r7, #0]
 800eca8:	785b      	ldrb	r3, [r3, #1]
 800ecaa:	2b03      	cmp	r3, #3
 800ecac:	d007      	beq.n	800ecbe <USBD_StdEPReq+0x5c>
 800ecae:	2b03      	cmp	r3, #3
 800ecb0:	f300 8129 	bgt.w	800ef06 <USBD_StdEPReq+0x2a4>
 800ecb4:	2b00      	cmp	r3, #0
 800ecb6:	d07f      	beq.n	800edb8 <USBD_StdEPReq+0x156>
 800ecb8:	2b01      	cmp	r3, #1
 800ecba:	d03c      	beq.n	800ed36 <USBD_StdEPReq+0xd4>
 800ecbc:	e123      	b.n	800ef06 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ecc4:	b2db      	uxtb	r3, r3
 800ecc6:	2b02      	cmp	r3, #2
 800ecc8:	d002      	beq.n	800ecd0 <USBD_StdEPReq+0x6e>
 800ecca:	2b03      	cmp	r3, #3
 800eccc:	d016      	beq.n	800ecfc <USBD_StdEPReq+0x9a>
 800ecce:	e02c      	b.n	800ed2a <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ecd0:	7bbb      	ldrb	r3, [r7, #14]
 800ecd2:	2b00      	cmp	r3, #0
 800ecd4:	d00d      	beq.n	800ecf2 <USBD_StdEPReq+0x90>
 800ecd6:	7bbb      	ldrb	r3, [r7, #14]
 800ecd8:	2b80      	cmp	r3, #128	@ 0x80
 800ecda:	d00a      	beq.n	800ecf2 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ecdc:	7bbb      	ldrb	r3, [r7, #14]
 800ecde:	4619      	mov	r1, r3
 800ece0:	6878      	ldr	r0, [r7, #4]
 800ece2:	f001 f973 	bl	800ffcc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ece6:	2180      	movs	r1, #128	@ 0x80
 800ece8:	6878      	ldr	r0, [r7, #4]
 800ecea:	f001 f96f 	bl	800ffcc <USBD_LL_StallEP>
 800ecee:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ecf0:	e020      	b.n	800ed34 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800ecf2:	6839      	ldr	r1, [r7, #0]
 800ecf4:	6878      	ldr	r0, [r7, #4]
 800ecf6:	f000 fc6f 	bl	800f5d8 <USBD_CtlError>
              break;
 800ecfa:	e01b      	b.n	800ed34 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ecfc:	683b      	ldr	r3, [r7, #0]
 800ecfe:	885b      	ldrh	r3, [r3, #2]
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d10e      	bne.n	800ed22 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ed04:	7bbb      	ldrb	r3, [r7, #14]
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	d00b      	beq.n	800ed22 <USBD_StdEPReq+0xc0>
 800ed0a:	7bbb      	ldrb	r3, [r7, #14]
 800ed0c:	2b80      	cmp	r3, #128	@ 0x80
 800ed0e:	d008      	beq.n	800ed22 <USBD_StdEPReq+0xc0>
 800ed10:	683b      	ldr	r3, [r7, #0]
 800ed12:	88db      	ldrh	r3, [r3, #6]
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	d104      	bne.n	800ed22 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800ed18:	7bbb      	ldrb	r3, [r7, #14]
 800ed1a:	4619      	mov	r1, r3
 800ed1c:	6878      	ldr	r0, [r7, #4]
 800ed1e:	f001 f955 	bl	800ffcc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800ed22:	6878      	ldr	r0, [r7, #4]
 800ed24:	f000 fd23 	bl	800f76e <USBD_CtlSendStatus>

              break;
 800ed28:	e004      	b.n	800ed34 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800ed2a:	6839      	ldr	r1, [r7, #0]
 800ed2c:	6878      	ldr	r0, [r7, #4]
 800ed2e:	f000 fc53 	bl	800f5d8 <USBD_CtlError>
              break;
 800ed32:	bf00      	nop
          }
          break;
 800ed34:	e0ec      	b.n	800ef10 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ed3c:	b2db      	uxtb	r3, r3
 800ed3e:	2b02      	cmp	r3, #2
 800ed40:	d002      	beq.n	800ed48 <USBD_StdEPReq+0xe6>
 800ed42:	2b03      	cmp	r3, #3
 800ed44:	d016      	beq.n	800ed74 <USBD_StdEPReq+0x112>
 800ed46:	e030      	b.n	800edaa <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ed48:	7bbb      	ldrb	r3, [r7, #14]
 800ed4a:	2b00      	cmp	r3, #0
 800ed4c:	d00d      	beq.n	800ed6a <USBD_StdEPReq+0x108>
 800ed4e:	7bbb      	ldrb	r3, [r7, #14]
 800ed50:	2b80      	cmp	r3, #128	@ 0x80
 800ed52:	d00a      	beq.n	800ed6a <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ed54:	7bbb      	ldrb	r3, [r7, #14]
 800ed56:	4619      	mov	r1, r3
 800ed58:	6878      	ldr	r0, [r7, #4]
 800ed5a:	f001 f937 	bl	800ffcc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ed5e:	2180      	movs	r1, #128	@ 0x80
 800ed60:	6878      	ldr	r0, [r7, #4]
 800ed62:	f001 f933 	bl	800ffcc <USBD_LL_StallEP>
 800ed66:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ed68:	e025      	b.n	800edb6 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800ed6a:	6839      	ldr	r1, [r7, #0]
 800ed6c:	6878      	ldr	r0, [r7, #4]
 800ed6e:	f000 fc33 	bl	800f5d8 <USBD_CtlError>
              break;
 800ed72:	e020      	b.n	800edb6 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ed74:	683b      	ldr	r3, [r7, #0]
 800ed76:	885b      	ldrh	r3, [r3, #2]
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	d11b      	bne.n	800edb4 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800ed7c:	7bbb      	ldrb	r3, [r7, #14]
 800ed7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	d004      	beq.n	800ed90 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800ed86:	7bbb      	ldrb	r3, [r7, #14]
 800ed88:	4619      	mov	r1, r3
 800ed8a:	6878      	ldr	r0, [r7, #4]
 800ed8c:	f001 f93d 	bl	801000a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800ed90:	6878      	ldr	r0, [r7, #4]
 800ed92:	f000 fcec 	bl	800f76e <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed9c:	689b      	ldr	r3, [r3, #8]
 800ed9e:	6839      	ldr	r1, [r7, #0]
 800eda0:	6878      	ldr	r0, [r7, #4]
 800eda2:	4798      	blx	r3
 800eda4:	4603      	mov	r3, r0
 800eda6:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800eda8:	e004      	b.n	800edb4 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800edaa:	6839      	ldr	r1, [r7, #0]
 800edac:	6878      	ldr	r0, [r7, #4]
 800edae:	f000 fc13 	bl	800f5d8 <USBD_CtlError>
              break;
 800edb2:	e000      	b.n	800edb6 <USBD_StdEPReq+0x154>
              break;
 800edb4:	bf00      	nop
          }
          break;
 800edb6:	e0ab      	b.n	800ef10 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800edbe:	b2db      	uxtb	r3, r3
 800edc0:	2b02      	cmp	r3, #2
 800edc2:	d002      	beq.n	800edca <USBD_StdEPReq+0x168>
 800edc4:	2b03      	cmp	r3, #3
 800edc6:	d032      	beq.n	800ee2e <USBD_StdEPReq+0x1cc>
 800edc8:	e097      	b.n	800eefa <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800edca:	7bbb      	ldrb	r3, [r7, #14]
 800edcc:	2b00      	cmp	r3, #0
 800edce:	d007      	beq.n	800ede0 <USBD_StdEPReq+0x17e>
 800edd0:	7bbb      	ldrb	r3, [r7, #14]
 800edd2:	2b80      	cmp	r3, #128	@ 0x80
 800edd4:	d004      	beq.n	800ede0 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800edd6:	6839      	ldr	r1, [r7, #0]
 800edd8:	6878      	ldr	r0, [r7, #4]
 800edda:	f000 fbfd 	bl	800f5d8 <USBD_CtlError>
                break;
 800edde:	e091      	b.n	800ef04 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ede0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	da0b      	bge.n	800ee00 <USBD_StdEPReq+0x19e>
 800ede8:	7bbb      	ldrb	r3, [r7, #14]
 800edea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800edee:	4613      	mov	r3, r2
 800edf0:	009b      	lsls	r3, r3, #2
 800edf2:	4413      	add	r3, r2
 800edf4:	009b      	lsls	r3, r3, #2
 800edf6:	3310      	adds	r3, #16
 800edf8:	687a      	ldr	r2, [r7, #4]
 800edfa:	4413      	add	r3, r2
 800edfc:	3304      	adds	r3, #4
 800edfe:	e00b      	b.n	800ee18 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ee00:	7bbb      	ldrb	r3, [r7, #14]
 800ee02:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ee06:	4613      	mov	r3, r2
 800ee08:	009b      	lsls	r3, r3, #2
 800ee0a:	4413      	add	r3, r2
 800ee0c:	009b      	lsls	r3, r3, #2
 800ee0e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ee12:	687a      	ldr	r2, [r7, #4]
 800ee14:	4413      	add	r3, r2
 800ee16:	3304      	adds	r3, #4
 800ee18:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ee1a:	68bb      	ldr	r3, [r7, #8]
 800ee1c:	2200      	movs	r2, #0
 800ee1e:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ee20:	68bb      	ldr	r3, [r7, #8]
 800ee22:	2202      	movs	r2, #2
 800ee24:	4619      	mov	r1, r3
 800ee26:	6878      	ldr	r0, [r7, #4]
 800ee28:	f000 fc47 	bl	800f6ba <USBD_CtlSendData>
              break;
 800ee2c:	e06a      	b.n	800ef04 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ee2e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	da11      	bge.n	800ee5a <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ee36:	7bbb      	ldrb	r3, [r7, #14]
 800ee38:	f003 020f 	and.w	r2, r3, #15
 800ee3c:	6879      	ldr	r1, [r7, #4]
 800ee3e:	4613      	mov	r3, r2
 800ee40:	009b      	lsls	r3, r3, #2
 800ee42:	4413      	add	r3, r2
 800ee44:	009b      	lsls	r3, r3, #2
 800ee46:	440b      	add	r3, r1
 800ee48:	3324      	adds	r3, #36	@ 0x24
 800ee4a:	881b      	ldrh	r3, [r3, #0]
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	d117      	bne.n	800ee80 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800ee50:	6839      	ldr	r1, [r7, #0]
 800ee52:	6878      	ldr	r0, [r7, #4]
 800ee54:	f000 fbc0 	bl	800f5d8 <USBD_CtlError>
                  break;
 800ee58:	e054      	b.n	800ef04 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ee5a:	7bbb      	ldrb	r3, [r7, #14]
 800ee5c:	f003 020f 	and.w	r2, r3, #15
 800ee60:	6879      	ldr	r1, [r7, #4]
 800ee62:	4613      	mov	r3, r2
 800ee64:	009b      	lsls	r3, r3, #2
 800ee66:	4413      	add	r3, r2
 800ee68:	009b      	lsls	r3, r3, #2
 800ee6a:	440b      	add	r3, r1
 800ee6c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ee70:	881b      	ldrh	r3, [r3, #0]
 800ee72:	2b00      	cmp	r3, #0
 800ee74:	d104      	bne.n	800ee80 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800ee76:	6839      	ldr	r1, [r7, #0]
 800ee78:	6878      	ldr	r0, [r7, #4]
 800ee7a:	f000 fbad 	bl	800f5d8 <USBD_CtlError>
                  break;
 800ee7e:	e041      	b.n	800ef04 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ee80:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ee84:	2b00      	cmp	r3, #0
 800ee86:	da0b      	bge.n	800eea0 <USBD_StdEPReq+0x23e>
 800ee88:	7bbb      	ldrb	r3, [r7, #14]
 800ee8a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ee8e:	4613      	mov	r3, r2
 800ee90:	009b      	lsls	r3, r3, #2
 800ee92:	4413      	add	r3, r2
 800ee94:	009b      	lsls	r3, r3, #2
 800ee96:	3310      	adds	r3, #16
 800ee98:	687a      	ldr	r2, [r7, #4]
 800ee9a:	4413      	add	r3, r2
 800ee9c:	3304      	adds	r3, #4
 800ee9e:	e00b      	b.n	800eeb8 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800eea0:	7bbb      	ldrb	r3, [r7, #14]
 800eea2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800eea6:	4613      	mov	r3, r2
 800eea8:	009b      	lsls	r3, r3, #2
 800eeaa:	4413      	add	r3, r2
 800eeac:	009b      	lsls	r3, r3, #2
 800eeae:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800eeb2:	687a      	ldr	r2, [r7, #4]
 800eeb4:	4413      	add	r3, r2
 800eeb6:	3304      	adds	r3, #4
 800eeb8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800eeba:	7bbb      	ldrb	r3, [r7, #14]
 800eebc:	2b00      	cmp	r3, #0
 800eebe:	d002      	beq.n	800eec6 <USBD_StdEPReq+0x264>
 800eec0:	7bbb      	ldrb	r3, [r7, #14]
 800eec2:	2b80      	cmp	r3, #128	@ 0x80
 800eec4:	d103      	bne.n	800eece <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800eec6:	68bb      	ldr	r3, [r7, #8]
 800eec8:	2200      	movs	r2, #0
 800eeca:	601a      	str	r2, [r3, #0]
 800eecc:	e00e      	b.n	800eeec <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800eece:	7bbb      	ldrb	r3, [r7, #14]
 800eed0:	4619      	mov	r1, r3
 800eed2:	6878      	ldr	r0, [r7, #4]
 800eed4:	f001 f8b8 	bl	8010048 <USBD_LL_IsStallEP>
 800eed8:	4603      	mov	r3, r0
 800eeda:	2b00      	cmp	r3, #0
 800eedc:	d003      	beq.n	800eee6 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800eede:	68bb      	ldr	r3, [r7, #8]
 800eee0:	2201      	movs	r2, #1
 800eee2:	601a      	str	r2, [r3, #0]
 800eee4:	e002      	b.n	800eeec <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800eee6:	68bb      	ldr	r3, [r7, #8]
 800eee8:	2200      	movs	r2, #0
 800eeea:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800eeec:	68bb      	ldr	r3, [r7, #8]
 800eeee:	2202      	movs	r2, #2
 800eef0:	4619      	mov	r1, r3
 800eef2:	6878      	ldr	r0, [r7, #4]
 800eef4:	f000 fbe1 	bl	800f6ba <USBD_CtlSendData>
              break;
 800eef8:	e004      	b.n	800ef04 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800eefa:	6839      	ldr	r1, [r7, #0]
 800eefc:	6878      	ldr	r0, [r7, #4]
 800eefe:	f000 fb6b 	bl	800f5d8 <USBD_CtlError>
              break;
 800ef02:	bf00      	nop
          }
          break;
 800ef04:	e004      	b.n	800ef10 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800ef06:	6839      	ldr	r1, [r7, #0]
 800ef08:	6878      	ldr	r0, [r7, #4]
 800ef0a:	f000 fb65 	bl	800f5d8 <USBD_CtlError>
          break;
 800ef0e:	bf00      	nop
      }
      break;
 800ef10:	e004      	b.n	800ef1c <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800ef12:	6839      	ldr	r1, [r7, #0]
 800ef14:	6878      	ldr	r0, [r7, #4]
 800ef16:	f000 fb5f 	bl	800f5d8 <USBD_CtlError>
      break;
 800ef1a:	bf00      	nop
  }

  return ret;
 800ef1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ef1e:	4618      	mov	r0, r3
 800ef20:	3710      	adds	r7, #16
 800ef22:	46bd      	mov	sp, r7
 800ef24:	bd80      	pop	{r7, pc}
	...

0800ef28 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ef28:	b580      	push	{r7, lr}
 800ef2a:	b084      	sub	sp, #16
 800ef2c:	af00      	add	r7, sp, #0
 800ef2e:	6078      	str	r0, [r7, #4]
 800ef30:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ef32:	2300      	movs	r3, #0
 800ef34:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ef36:	2300      	movs	r3, #0
 800ef38:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ef3a:	2300      	movs	r3, #0
 800ef3c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ef3e:	683b      	ldr	r3, [r7, #0]
 800ef40:	885b      	ldrh	r3, [r3, #2]
 800ef42:	0a1b      	lsrs	r3, r3, #8
 800ef44:	b29b      	uxth	r3, r3
 800ef46:	3b01      	subs	r3, #1
 800ef48:	2b0e      	cmp	r3, #14
 800ef4a:	f200 8152 	bhi.w	800f1f2 <USBD_GetDescriptor+0x2ca>
 800ef4e:	a201      	add	r2, pc, #4	@ (adr r2, 800ef54 <USBD_GetDescriptor+0x2c>)
 800ef50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef54:	0800efc5 	.word	0x0800efc5
 800ef58:	0800efdd 	.word	0x0800efdd
 800ef5c:	0800f01d 	.word	0x0800f01d
 800ef60:	0800f1f3 	.word	0x0800f1f3
 800ef64:	0800f1f3 	.word	0x0800f1f3
 800ef68:	0800f193 	.word	0x0800f193
 800ef6c:	0800f1bf 	.word	0x0800f1bf
 800ef70:	0800f1f3 	.word	0x0800f1f3
 800ef74:	0800f1f3 	.word	0x0800f1f3
 800ef78:	0800f1f3 	.word	0x0800f1f3
 800ef7c:	0800f1f3 	.word	0x0800f1f3
 800ef80:	0800f1f3 	.word	0x0800f1f3
 800ef84:	0800f1f3 	.word	0x0800f1f3
 800ef88:	0800f1f3 	.word	0x0800f1f3
 800ef8c:	0800ef91 	.word	0x0800ef91
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ef96:	69db      	ldr	r3, [r3, #28]
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d00b      	beq.n	800efb4 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800efa2:	69db      	ldr	r3, [r3, #28]
 800efa4:	687a      	ldr	r2, [r7, #4]
 800efa6:	7c12      	ldrb	r2, [r2, #16]
 800efa8:	f107 0108 	add.w	r1, r7, #8
 800efac:	4610      	mov	r0, r2
 800efae:	4798      	blx	r3
 800efb0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800efb2:	e126      	b.n	800f202 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800efb4:	6839      	ldr	r1, [r7, #0]
 800efb6:	6878      	ldr	r0, [r7, #4]
 800efb8:	f000 fb0e 	bl	800f5d8 <USBD_CtlError>
        err++;
 800efbc:	7afb      	ldrb	r3, [r7, #11]
 800efbe:	3301      	adds	r3, #1
 800efc0:	72fb      	strb	r3, [r7, #11]
      break;
 800efc2:	e11e      	b.n	800f202 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800efca:	681b      	ldr	r3, [r3, #0]
 800efcc:	687a      	ldr	r2, [r7, #4]
 800efce:	7c12      	ldrb	r2, [r2, #16]
 800efd0:	f107 0108 	add.w	r1, r7, #8
 800efd4:	4610      	mov	r0, r2
 800efd6:	4798      	blx	r3
 800efd8:	60f8      	str	r0, [r7, #12]
      break;
 800efda:	e112      	b.n	800f202 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	7c1b      	ldrb	r3, [r3, #16]
 800efe0:	2b00      	cmp	r3, #0
 800efe2:	d10d      	bne.n	800f000 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800efea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800efec:	f107 0208 	add.w	r2, r7, #8
 800eff0:	4610      	mov	r0, r2
 800eff2:	4798      	blx	r3
 800eff4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800eff6:	68fb      	ldr	r3, [r7, #12]
 800eff8:	3301      	adds	r3, #1
 800effa:	2202      	movs	r2, #2
 800effc:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800effe:	e100      	b.n	800f202 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f006:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f008:	f107 0208 	add.w	r2, r7, #8
 800f00c:	4610      	mov	r0, r2
 800f00e:	4798      	blx	r3
 800f010:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f012:	68fb      	ldr	r3, [r7, #12]
 800f014:	3301      	adds	r3, #1
 800f016:	2202      	movs	r2, #2
 800f018:	701a      	strb	r2, [r3, #0]
      break;
 800f01a:	e0f2      	b.n	800f202 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800f01c:	683b      	ldr	r3, [r7, #0]
 800f01e:	885b      	ldrh	r3, [r3, #2]
 800f020:	b2db      	uxtb	r3, r3
 800f022:	2b05      	cmp	r3, #5
 800f024:	f200 80ac 	bhi.w	800f180 <USBD_GetDescriptor+0x258>
 800f028:	a201      	add	r2, pc, #4	@ (adr r2, 800f030 <USBD_GetDescriptor+0x108>)
 800f02a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f02e:	bf00      	nop
 800f030:	0800f049 	.word	0x0800f049
 800f034:	0800f07d 	.word	0x0800f07d
 800f038:	0800f0b1 	.word	0x0800f0b1
 800f03c:	0800f0e5 	.word	0x0800f0e5
 800f040:	0800f119 	.word	0x0800f119
 800f044:	0800f14d 	.word	0x0800f14d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f04e:	685b      	ldr	r3, [r3, #4]
 800f050:	2b00      	cmp	r3, #0
 800f052:	d00b      	beq.n	800f06c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800f054:	687b      	ldr	r3, [r7, #4]
 800f056:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f05a:	685b      	ldr	r3, [r3, #4]
 800f05c:	687a      	ldr	r2, [r7, #4]
 800f05e:	7c12      	ldrb	r2, [r2, #16]
 800f060:	f107 0108 	add.w	r1, r7, #8
 800f064:	4610      	mov	r0, r2
 800f066:	4798      	blx	r3
 800f068:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f06a:	e091      	b.n	800f190 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f06c:	6839      	ldr	r1, [r7, #0]
 800f06e:	6878      	ldr	r0, [r7, #4]
 800f070:	f000 fab2 	bl	800f5d8 <USBD_CtlError>
            err++;
 800f074:	7afb      	ldrb	r3, [r7, #11]
 800f076:	3301      	adds	r3, #1
 800f078:	72fb      	strb	r3, [r7, #11]
          break;
 800f07a:	e089      	b.n	800f190 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f082:	689b      	ldr	r3, [r3, #8]
 800f084:	2b00      	cmp	r3, #0
 800f086:	d00b      	beq.n	800f0a0 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f08e:	689b      	ldr	r3, [r3, #8]
 800f090:	687a      	ldr	r2, [r7, #4]
 800f092:	7c12      	ldrb	r2, [r2, #16]
 800f094:	f107 0108 	add.w	r1, r7, #8
 800f098:	4610      	mov	r0, r2
 800f09a:	4798      	blx	r3
 800f09c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f09e:	e077      	b.n	800f190 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f0a0:	6839      	ldr	r1, [r7, #0]
 800f0a2:	6878      	ldr	r0, [r7, #4]
 800f0a4:	f000 fa98 	bl	800f5d8 <USBD_CtlError>
            err++;
 800f0a8:	7afb      	ldrb	r3, [r7, #11]
 800f0aa:	3301      	adds	r3, #1
 800f0ac:	72fb      	strb	r3, [r7, #11]
          break;
 800f0ae:	e06f      	b.n	800f190 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f0b6:	68db      	ldr	r3, [r3, #12]
 800f0b8:	2b00      	cmp	r3, #0
 800f0ba:	d00b      	beq.n	800f0d4 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f0c2:	68db      	ldr	r3, [r3, #12]
 800f0c4:	687a      	ldr	r2, [r7, #4]
 800f0c6:	7c12      	ldrb	r2, [r2, #16]
 800f0c8:	f107 0108 	add.w	r1, r7, #8
 800f0cc:	4610      	mov	r0, r2
 800f0ce:	4798      	blx	r3
 800f0d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f0d2:	e05d      	b.n	800f190 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f0d4:	6839      	ldr	r1, [r7, #0]
 800f0d6:	6878      	ldr	r0, [r7, #4]
 800f0d8:	f000 fa7e 	bl	800f5d8 <USBD_CtlError>
            err++;
 800f0dc:	7afb      	ldrb	r3, [r7, #11]
 800f0de:	3301      	adds	r3, #1
 800f0e0:	72fb      	strb	r3, [r7, #11]
          break;
 800f0e2:	e055      	b.n	800f190 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f0ea:	691b      	ldr	r3, [r3, #16]
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	d00b      	beq.n	800f108 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f0f6:	691b      	ldr	r3, [r3, #16]
 800f0f8:	687a      	ldr	r2, [r7, #4]
 800f0fa:	7c12      	ldrb	r2, [r2, #16]
 800f0fc:	f107 0108 	add.w	r1, r7, #8
 800f100:	4610      	mov	r0, r2
 800f102:	4798      	blx	r3
 800f104:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f106:	e043      	b.n	800f190 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f108:	6839      	ldr	r1, [r7, #0]
 800f10a:	6878      	ldr	r0, [r7, #4]
 800f10c:	f000 fa64 	bl	800f5d8 <USBD_CtlError>
            err++;
 800f110:	7afb      	ldrb	r3, [r7, #11]
 800f112:	3301      	adds	r3, #1
 800f114:	72fb      	strb	r3, [r7, #11]
          break;
 800f116:	e03b      	b.n	800f190 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f11e:	695b      	ldr	r3, [r3, #20]
 800f120:	2b00      	cmp	r3, #0
 800f122:	d00b      	beq.n	800f13c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f12a:	695b      	ldr	r3, [r3, #20]
 800f12c:	687a      	ldr	r2, [r7, #4]
 800f12e:	7c12      	ldrb	r2, [r2, #16]
 800f130:	f107 0108 	add.w	r1, r7, #8
 800f134:	4610      	mov	r0, r2
 800f136:	4798      	blx	r3
 800f138:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f13a:	e029      	b.n	800f190 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f13c:	6839      	ldr	r1, [r7, #0]
 800f13e:	6878      	ldr	r0, [r7, #4]
 800f140:	f000 fa4a 	bl	800f5d8 <USBD_CtlError>
            err++;
 800f144:	7afb      	ldrb	r3, [r7, #11]
 800f146:	3301      	adds	r3, #1
 800f148:	72fb      	strb	r3, [r7, #11]
          break;
 800f14a:	e021      	b.n	800f190 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f152:	699b      	ldr	r3, [r3, #24]
 800f154:	2b00      	cmp	r3, #0
 800f156:	d00b      	beq.n	800f170 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f15e:	699b      	ldr	r3, [r3, #24]
 800f160:	687a      	ldr	r2, [r7, #4]
 800f162:	7c12      	ldrb	r2, [r2, #16]
 800f164:	f107 0108 	add.w	r1, r7, #8
 800f168:	4610      	mov	r0, r2
 800f16a:	4798      	blx	r3
 800f16c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f16e:	e00f      	b.n	800f190 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f170:	6839      	ldr	r1, [r7, #0]
 800f172:	6878      	ldr	r0, [r7, #4]
 800f174:	f000 fa30 	bl	800f5d8 <USBD_CtlError>
            err++;
 800f178:	7afb      	ldrb	r3, [r7, #11]
 800f17a:	3301      	adds	r3, #1
 800f17c:	72fb      	strb	r3, [r7, #11]
          break;
 800f17e:	e007      	b.n	800f190 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800f180:	6839      	ldr	r1, [r7, #0]
 800f182:	6878      	ldr	r0, [r7, #4]
 800f184:	f000 fa28 	bl	800f5d8 <USBD_CtlError>
          err++;
 800f188:	7afb      	ldrb	r3, [r7, #11]
 800f18a:	3301      	adds	r3, #1
 800f18c:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800f18e:	bf00      	nop
      }
      break;
 800f190:	e037      	b.n	800f202 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	7c1b      	ldrb	r3, [r3, #16]
 800f196:	2b00      	cmp	r3, #0
 800f198:	d109      	bne.n	800f1ae <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f1a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f1a2:	f107 0208 	add.w	r2, r7, #8
 800f1a6:	4610      	mov	r0, r2
 800f1a8:	4798      	blx	r3
 800f1aa:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f1ac:	e029      	b.n	800f202 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f1ae:	6839      	ldr	r1, [r7, #0]
 800f1b0:	6878      	ldr	r0, [r7, #4]
 800f1b2:	f000 fa11 	bl	800f5d8 <USBD_CtlError>
        err++;
 800f1b6:	7afb      	ldrb	r3, [r7, #11]
 800f1b8:	3301      	adds	r3, #1
 800f1ba:	72fb      	strb	r3, [r7, #11]
      break;
 800f1bc:	e021      	b.n	800f202 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f1be:	687b      	ldr	r3, [r7, #4]
 800f1c0:	7c1b      	ldrb	r3, [r3, #16]
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d10d      	bne.n	800f1e2 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f1cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f1ce:	f107 0208 	add.w	r2, r7, #8
 800f1d2:	4610      	mov	r0, r2
 800f1d4:	4798      	blx	r3
 800f1d6:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800f1d8:	68fb      	ldr	r3, [r7, #12]
 800f1da:	3301      	adds	r3, #1
 800f1dc:	2207      	movs	r2, #7
 800f1de:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f1e0:	e00f      	b.n	800f202 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f1e2:	6839      	ldr	r1, [r7, #0]
 800f1e4:	6878      	ldr	r0, [r7, #4]
 800f1e6:	f000 f9f7 	bl	800f5d8 <USBD_CtlError>
        err++;
 800f1ea:	7afb      	ldrb	r3, [r7, #11]
 800f1ec:	3301      	adds	r3, #1
 800f1ee:	72fb      	strb	r3, [r7, #11]
      break;
 800f1f0:	e007      	b.n	800f202 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800f1f2:	6839      	ldr	r1, [r7, #0]
 800f1f4:	6878      	ldr	r0, [r7, #4]
 800f1f6:	f000 f9ef 	bl	800f5d8 <USBD_CtlError>
      err++;
 800f1fa:	7afb      	ldrb	r3, [r7, #11]
 800f1fc:	3301      	adds	r3, #1
 800f1fe:	72fb      	strb	r3, [r7, #11]
      break;
 800f200:	bf00      	nop
  }

  if (err != 0U)
 800f202:	7afb      	ldrb	r3, [r7, #11]
 800f204:	2b00      	cmp	r3, #0
 800f206:	d11e      	bne.n	800f246 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800f208:	683b      	ldr	r3, [r7, #0]
 800f20a:	88db      	ldrh	r3, [r3, #6]
 800f20c:	2b00      	cmp	r3, #0
 800f20e:	d016      	beq.n	800f23e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800f210:	893b      	ldrh	r3, [r7, #8]
 800f212:	2b00      	cmp	r3, #0
 800f214:	d00e      	beq.n	800f234 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800f216:	683b      	ldr	r3, [r7, #0]
 800f218:	88da      	ldrh	r2, [r3, #6]
 800f21a:	893b      	ldrh	r3, [r7, #8]
 800f21c:	4293      	cmp	r3, r2
 800f21e:	bf28      	it	cs
 800f220:	4613      	movcs	r3, r2
 800f222:	b29b      	uxth	r3, r3
 800f224:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f226:	893b      	ldrh	r3, [r7, #8]
 800f228:	461a      	mov	r2, r3
 800f22a:	68f9      	ldr	r1, [r7, #12]
 800f22c:	6878      	ldr	r0, [r7, #4]
 800f22e:	f000 fa44 	bl	800f6ba <USBD_CtlSendData>
 800f232:	e009      	b.n	800f248 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800f234:	6839      	ldr	r1, [r7, #0]
 800f236:	6878      	ldr	r0, [r7, #4]
 800f238:	f000 f9ce 	bl	800f5d8 <USBD_CtlError>
 800f23c:	e004      	b.n	800f248 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800f23e:	6878      	ldr	r0, [r7, #4]
 800f240:	f000 fa95 	bl	800f76e <USBD_CtlSendStatus>
 800f244:	e000      	b.n	800f248 <USBD_GetDescriptor+0x320>
    return;
 800f246:	bf00      	nop
  }
}
 800f248:	3710      	adds	r7, #16
 800f24a:	46bd      	mov	sp, r7
 800f24c:	bd80      	pop	{r7, pc}
 800f24e:	bf00      	nop

0800f250 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f250:	b580      	push	{r7, lr}
 800f252:	b084      	sub	sp, #16
 800f254:	af00      	add	r7, sp, #0
 800f256:	6078      	str	r0, [r7, #4]
 800f258:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800f25a:	683b      	ldr	r3, [r7, #0]
 800f25c:	889b      	ldrh	r3, [r3, #4]
 800f25e:	2b00      	cmp	r3, #0
 800f260:	d131      	bne.n	800f2c6 <USBD_SetAddress+0x76>
 800f262:	683b      	ldr	r3, [r7, #0]
 800f264:	88db      	ldrh	r3, [r3, #6]
 800f266:	2b00      	cmp	r3, #0
 800f268:	d12d      	bne.n	800f2c6 <USBD_SetAddress+0x76>
 800f26a:	683b      	ldr	r3, [r7, #0]
 800f26c:	885b      	ldrh	r3, [r3, #2]
 800f26e:	2b7f      	cmp	r3, #127	@ 0x7f
 800f270:	d829      	bhi.n	800f2c6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800f272:	683b      	ldr	r3, [r7, #0]
 800f274:	885b      	ldrh	r3, [r3, #2]
 800f276:	b2db      	uxtb	r3, r3
 800f278:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f27c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f27e:	687b      	ldr	r3, [r7, #4]
 800f280:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f284:	b2db      	uxtb	r3, r3
 800f286:	2b03      	cmp	r3, #3
 800f288:	d104      	bne.n	800f294 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800f28a:	6839      	ldr	r1, [r7, #0]
 800f28c:	6878      	ldr	r0, [r7, #4]
 800f28e:	f000 f9a3 	bl	800f5d8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f292:	e01d      	b.n	800f2d0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	7bfa      	ldrb	r2, [r7, #15]
 800f298:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800f29c:	7bfb      	ldrb	r3, [r7, #15]
 800f29e:	4619      	mov	r1, r3
 800f2a0:	6878      	ldr	r0, [r7, #4]
 800f2a2:	f000 fefd 	bl	80100a0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800f2a6:	6878      	ldr	r0, [r7, #4]
 800f2a8:	f000 fa61 	bl	800f76e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800f2ac:	7bfb      	ldrb	r3, [r7, #15]
 800f2ae:	2b00      	cmp	r3, #0
 800f2b0:	d004      	beq.n	800f2bc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	2202      	movs	r2, #2
 800f2b6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f2ba:	e009      	b.n	800f2d0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	2201      	movs	r2, #1
 800f2c0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f2c4:	e004      	b.n	800f2d0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800f2c6:	6839      	ldr	r1, [r7, #0]
 800f2c8:	6878      	ldr	r0, [r7, #4]
 800f2ca:	f000 f985 	bl	800f5d8 <USBD_CtlError>
  }
}
 800f2ce:	bf00      	nop
 800f2d0:	bf00      	nop
 800f2d2:	3710      	adds	r7, #16
 800f2d4:	46bd      	mov	sp, r7
 800f2d6:	bd80      	pop	{r7, pc}

0800f2d8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f2d8:	b580      	push	{r7, lr}
 800f2da:	b084      	sub	sp, #16
 800f2dc:	af00      	add	r7, sp, #0
 800f2de:	6078      	str	r0, [r7, #4]
 800f2e0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f2e2:	2300      	movs	r3, #0
 800f2e4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f2e6:	683b      	ldr	r3, [r7, #0]
 800f2e8:	885b      	ldrh	r3, [r3, #2]
 800f2ea:	b2da      	uxtb	r2, r3
 800f2ec:	4b4c      	ldr	r3, [pc, #304]	@ (800f420 <USBD_SetConfig+0x148>)
 800f2ee:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800f2f0:	4b4b      	ldr	r3, [pc, #300]	@ (800f420 <USBD_SetConfig+0x148>)
 800f2f2:	781b      	ldrb	r3, [r3, #0]
 800f2f4:	2b01      	cmp	r3, #1
 800f2f6:	d905      	bls.n	800f304 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800f2f8:	6839      	ldr	r1, [r7, #0]
 800f2fa:	6878      	ldr	r0, [r7, #4]
 800f2fc:	f000 f96c 	bl	800f5d8 <USBD_CtlError>
    return USBD_FAIL;
 800f300:	2303      	movs	r3, #3
 800f302:	e088      	b.n	800f416 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f30a:	b2db      	uxtb	r3, r3
 800f30c:	2b02      	cmp	r3, #2
 800f30e:	d002      	beq.n	800f316 <USBD_SetConfig+0x3e>
 800f310:	2b03      	cmp	r3, #3
 800f312:	d025      	beq.n	800f360 <USBD_SetConfig+0x88>
 800f314:	e071      	b.n	800f3fa <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800f316:	4b42      	ldr	r3, [pc, #264]	@ (800f420 <USBD_SetConfig+0x148>)
 800f318:	781b      	ldrb	r3, [r3, #0]
 800f31a:	2b00      	cmp	r3, #0
 800f31c:	d01c      	beq.n	800f358 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800f31e:	4b40      	ldr	r3, [pc, #256]	@ (800f420 <USBD_SetConfig+0x148>)
 800f320:	781b      	ldrb	r3, [r3, #0]
 800f322:	461a      	mov	r2, r3
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f328:	4b3d      	ldr	r3, [pc, #244]	@ (800f420 <USBD_SetConfig+0x148>)
 800f32a:	781b      	ldrb	r3, [r3, #0]
 800f32c:	4619      	mov	r1, r3
 800f32e:	6878      	ldr	r0, [r7, #4]
 800f330:	f7ff f990 	bl	800e654 <USBD_SetClassConfig>
 800f334:	4603      	mov	r3, r0
 800f336:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800f338:	7bfb      	ldrb	r3, [r7, #15]
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	d004      	beq.n	800f348 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800f33e:	6839      	ldr	r1, [r7, #0]
 800f340:	6878      	ldr	r0, [r7, #4]
 800f342:	f000 f949 	bl	800f5d8 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f346:	e065      	b.n	800f414 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800f348:	6878      	ldr	r0, [r7, #4]
 800f34a:	f000 fa10 	bl	800f76e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	2203      	movs	r2, #3
 800f352:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800f356:	e05d      	b.n	800f414 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800f358:	6878      	ldr	r0, [r7, #4]
 800f35a:	f000 fa08 	bl	800f76e <USBD_CtlSendStatus>
      break;
 800f35e:	e059      	b.n	800f414 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800f360:	4b2f      	ldr	r3, [pc, #188]	@ (800f420 <USBD_SetConfig+0x148>)
 800f362:	781b      	ldrb	r3, [r3, #0]
 800f364:	2b00      	cmp	r3, #0
 800f366:	d112      	bne.n	800f38e <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	2202      	movs	r2, #2
 800f36c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800f370:	4b2b      	ldr	r3, [pc, #172]	@ (800f420 <USBD_SetConfig+0x148>)
 800f372:	781b      	ldrb	r3, [r3, #0]
 800f374:	461a      	mov	r2, r3
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f37a:	4b29      	ldr	r3, [pc, #164]	@ (800f420 <USBD_SetConfig+0x148>)
 800f37c:	781b      	ldrb	r3, [r3, #0]
 800f37e:	4619      	mov	r1, r3
 800f380:	6878      	ldr	r0, [r7, #4]
 800f382:	f7ff f983 	bl	800e68c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800f386:	6878      	ldr	r0, [r7, #4]
 800f388:	f000 f9f1 	bl	800f76e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f38c:	e042      	b.n	800f414 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800f38e:	4b24      	ldr	r3, [pc, #144]	@ (800f420 <USBD_SetConfig+0x148>)
 800f390:	781b      	ldrb	r3, [r3, #0]
 800f392:	461a      	mov	r2, r3
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	685b      	ldr	r3, [r3, #4]
 800f398:	429a      	cmp	r2, r3
 800f39a:	d02a      	beq.n	800f3f2 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	685b      	ldr	r3, [r3, #4]
 800f3a0:	b2db      	uxtb	r3, r3
 800f3a2:	4619      	mov	r1, r3
 800f3a4:	6878      	ldr	r0, [r7, #4]
 800f3a6:	f7ff f971 	bl	800e68c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800f3aa:	4b1d      	ldr	r3, [pc, #116]	@ (800f420 <USBD_SetConfig+0x148>)
 800f3ac:	781b      	ldrb	r3, [r3, #0]
 800f3ae:	461a      	mov	r2, r3
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f3b4:	4b1a      	ldr	r3, [pc, #104]	@ (800f420 <USBD_SetConfig+0x148>)
 800f3b6:	781b      	ldrb	r3, [r3, #0]
 800f3b8:	4619      	mov	r1, r3
 800f3ba:	6878      	ldr	r0, [r7, #4]
 800f3bc:	f7ff f94a 	bl	800e654 <USBD_SetClassConfig>
 800f3c0:	4603      	mov	r3, r0
 800f3c2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800f3c4:	7bfb      	ldrb	r3, [r7, #15]
 800f3c6:	2b00      	cmp	r3, #0
 800f3c8:	d00f      	beq.n	800f3ea <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800f3ca:	6839      	ldr	r1, [r7, #0]
 800f3cc:	6878      	ldr	r0, [r7, #4]
 800f3ce:	f000 f903 	bl	800f5d8 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	685b      	ldr	r3, [r3, #4]
 800f3d6:	b2db      	uxtb	r3, r3
 800f3d8:	4619      	mov	r1, r3
 800f3da:	6878      	ldr	r0, [r7, #4]
 800f3dc:	f7ff f956 	bl	800e68c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	2202      	movs	r2, #2
 800f3e4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800f3e8:	e014      	b.n	800f414 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800f3ea:	6878      	ldr	r0, [r7, #4]
 800f3ec:	f000 f9bf 	bl	800f76e <USBD_CtlSendStatus>
      break;
 800f3f0:	e010      	b.n	800f414 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800f3f2:	6878      	ldr	r0, [r7, #4]
 800f3f4:	f000 f9bb 	bl	800f76e <USBD_CtlSendStatus>
      break;
 800f3f8:	e00c      	b.n	800f414 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800f3fa:	6839      	ldr	r1, [r7, #0]
 800f3fc:	6878      	ldr	r0, [r7, #4]
 800f3fe:	f000 f8eb 	bl	800f5d8 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f402:	4b07      	ldr	r3, [pc, #28]	@ (800f420 <USBD_SetConfig+0x148>)
 800f404:	781b      	ldrb	r3, [r3, #0]
 800f406:	4619      	mov	r1, r3
 800f408:	6878      	ldr	r0, [r7, #4]
 800f40a:	f7ff f93f 	bl	800e68c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800f40e:	2303      	movs	r3, #3
 800f410:	73fb      	strb	r3, [r7, #15]
      break;
 800f412:	bf00      	nop
  }

  return ret;
 800f414:	7bfb      	ldrb	r3, [r7, #15]
}
 800f416:	4618      	mov	r0, r3
 800f418:	3710      	adds	r7, #16
 800f41a:	46bd      	mov	sp, r7
 800f41c:	bd80      	pop	{r7, pc}
 800f41e:	bf00      	nop
 800f420:	200027dd 	.word	0x200027dd

0800f424 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f424:	b580      	push	{r7, lr}
 800f426:	b082      	sub	sp, #8
 800f428:	af00      	add	r7, sp, #0
 800f42a:	6078      	str	r0, [r7, #4]
 800f42c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800f42e:	683b      	ldr	r3, [r7, #0]
 800f430:	88db      	ldrh	r3, [r3, #6]
 800f432:	2b01      	cmp	r3, #1
 800f434:	d004      	beq.n	800f440 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800f436:	6839      	ldr	r1, [r7, #0]
 800f438:	6878      	ldr	r0, [r7, #4]
 800f43a:	f000 f8cd 	bl	800f5d8 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800f43e:	e023      	b.n	800f488 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800f440:	687b      	ldr	r3, [r7, #4]
 800f442:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f446:	b2db      	uxtb	r3, r3
 800f448:	2b02      	cmp	r3, #2
 800f44a:	dc02      	bgt.n	800f452 <USBD_GetConfig+0x2e>
 800f44c:	2b00      	cmp	r3, #0
 800f44e:	dc03      	bgt.n	800f458 <USBD_GetConfig+0x34>
 800f450:	e015      	b.n	800f47e <USBD_GetConfig+0x5a>
 800f452:	2b03      	cmp	r3, #3
 800f454:	d00b      	beq.n	800f46e <USBD_GetConfig+0x4a>
 800f456:	e012      	b.n	800f47e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	2200      	movs	r2, #0
 800f45c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	3308      	adds	r3, #8
 800f462:	2201      	movs	r2, #1
 800f464:	4619      	mov	r1, r3
 800f466:	6878      	ldr	r0, [r7, #4]
 800f468:	f000 f927 	bl	800f6ba <USBD_CtlSendData>
        break;
 800f46c:	e00c      	b.n	800f488 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	3304      	adds	r3, #4
 800f472:	2201      	movs	r2, #1
 800f474:	4619      	mov	r1, r3
 800f476:	6878      	ldr	r0, [r7, #4]
 800f478:	f000 f91f 	bl	800f6ba <USBD_CtlSendData>
        break;
 800f47c:	e004      	b.n	800f488 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800f47e:	6839      	ldr	r1, [r7, #0]
 800f480:	6878      	ldr	r0, [r7, #4]
 800f482:	f000 f8a9 	bl	800f5d8 <USBD_CtlError>
        break;
 800f486:	bf00      	nop
}
 800f488:	bf00      	nop
 800f48a:	3708      	adds	r7, #8
 800f48c:	46bd      	mov	sp, r7
 800f48e:	bd80      	pop	{r7, pc}

0800f490 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f490:	b580      	push	{r7, lr}
 800f492:	b082      	sub	sp, #8
 800f494:	af00      	add	r7, sp, #0
 800f496:	6078      	str	r0, [r7, #4]
 800f498:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f4a0:	b2db      	uxtb	r3, r3
 800f4a2:	3b01      	subs	r3, #1
 800f4a4:	2b02      	cmp	r3, #2
 800f4a6:	d81e      	bhi.n	800f4e6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800f4a8:	683b      	ldr	r3, [r7, #0]
 800f4aa:	88db      	ldrh	r3, [r3, #6]
 800f4ac:	2b02      	cmp	r3, #2
 800f4ae:	d004      	beq.n	800f4ba <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800f4b0:	6839      	ldr	r1, [r7, #0]
 800f4b2:	6878      	ldr	r0, [r7, #4]
 800f4b4:	f000 f890 	bl	800f5d8 <USBD_CtlError>
        break;
 800f4b8:	e01a      	b.n	800f4f0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	2201      	movs	r2, #1
 800f4be:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800f4c6:	2b00      	cmp	r3, #0
 800f4c8:	d005      	beq.n	800f4d6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	68db      	ldr	r3, [r3, #12]
 800f4ce:	f043 0202 	orr.w	r2, r3, #2
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	330c      	adds	r3, #12
 800f4da:	2202      	movs	r2, #2
 800f4dc:	4619      	mov	r1, r3
 800f4de:	6878      	ldr	r0, [r7, #4]
 800f4e0:	f000 f8eb 	bl	800f6ba <USBD_CtlSendData>
      break;
 800f4e4:	e004      	b.n	800f4f0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800f4e6:	6839      	ldr	r1, [r7, #0]
 800f4e8:	6878      	ldr	r0, [r7, #4]
 800f4ea:	f000 f875 	bl	800f5d8 <USBD_CtlError>
      break;
 800f4ee:	bf00      	nop
  }
}
 800f4f0:	bf00      	nop
 800f4f2:	3708      	adds	r7, #8
 800f4f4:	46bd      	mov	sp, r7
 800f4f6:	bd80      	pop	{r7, pc}

0800f4f8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f4f8:	b580      	push	{r7, lr}
 800f4fa:	b082      	sub	sp, #8
 800f4fc:	af00      	add	r7, sp, #0
 800f4fe:	6078      	str	r0, [r7, #4]
 800f500:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f502:	683b      	ldr	r3, [r7, #0]
 800f504:	885b      	ldrh	r3, [r3, #2]
 800f506:	2b01      	cmp	r3, #1
 800f508:	d106      	bne.n	800f518 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	2201      	movs	r2, #1
 800f50e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800f512:	6878      	ldr	r0, [r7, #4]
 800f514:	f000 f92b 	bl	800f76e <USBD_CtlSendStatus>
  }
}
 800f518:	bf00      	nop
 800f51a:	3708      	adds	r7, #8
 800f51c:	46bd      	mov	sp, r7
 800f51e:	bd80      	pop	{r7, pc}

0800f520 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f520:	b580      	push	{r7, lr}
 800f522:	b082      	sub	sp, #8
 800f524:	af00      	add	r7, sp, #0
 800f526:	6078      	str	r0, [r7, #4]
 800f528:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f530:	b2db      	uxtb	r3, r3
 800f532:	3b01      	subs	r3, #1
 800f534:	2b02      	cmp	r3, #2
 800f536:	d80b      	bhi.n	800f550 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f538:	683b      	ldr	r3, [r7, #0]
 800f53a:	885b      	ldrh	r3, [r3, #2]
 800f53c:	2b01      	cmp	r3, #1
 800f53e:	d10c      	bne.n	800f55a <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	2200      	movs	r2, #0
 800f544:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800f548:	6878      	ldr	r0, [r7, #4]
 800f54a:	f000 f910 	bl	800f76e <USBD_CtlSendStatus>
      }
      break;
 800f54e:	e004      	b.n	800f55a <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800f550:	6839      	ldr	r1, [r7, #0]
 800f552:	6878      	ldr	r0, [r7, #4]
 800f554:	f000 f840 	bl	800f5d8 <USBD_CtlError>
      break;
 800f558:	e000      	b.n	800f55c <USBD_ClrFeature+0x3c>
      break;
 800f55a:	bf00      	nop
  }
}
 800f55c:	bf00      	nop
 800f55e:	3708      	adds	r7, #8
 800f560:	46bd      	mov	sp, r7
 800f562:	bd80      	pop	{r7, pc}

0800f564 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800f564:	b580      	push	{r7, lr}
 800f566:	b084      	sub	sp, #16
 800f568:	af00      	add	r7, sp, #0
 800f56a:	6078      	str	r0, [r7, #4]
 800f56c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800f56e:	683b      	ldr	r3, [r7, #0]
 800f570:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800f572:	68fb      	ldr	r3, [r7, #12]
 800f574:	781a      	ldrb	r2, [r3, #0]
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800f57a:	68fb      	ldr	r3, [r7, #12]
 800f57c:	3301      	adds	r3, #1
 800f57e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800f580:	68fb      	ldr	r3, [r7, #12]
 800f582:	781a      	ldrb	r2, [r3, #0]
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800f588:	68fb      	ldr	r3, [r7, #12]
 800f58a:	3301      	adds	r3, #1
 800f58c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800f58e:	68f8      	ldr	r0, [r7, #12]
 800f590:	f7ff fa90 	bl	800eab4 <SWAPBYTE>
 800f594:	4603      	mov	r3, r0
 800f596:	461a      	mov	r2, r3
 800f598:	687b      	ldr	r3, [r7, #4]
 800f59a:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800f59c:	68fb      	ldr	r3, [r7, #12]
 800f59e:	3301      	adds	r3, #1
 800f5a0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f5a2:	68fb      	ldr	r3, [r7, #12]
 800f5a4:	3301      	adds	r3, #1
 800f5a6:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800f5a8:	68f8      	ldr	r0, [r7, #12]
 800f5aa:	f7ff fa83 	bl	800eab4 <SWAPBYTE>
 800f5ae:	4603      	mov	r3, r0
 800f5b0:	461a      	mov	r2, r3
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800f5b6:	68fb      	ldr	r3, [r7, #12]
 800f5b8:	3301      	adds	r3, #1
 800f5ba:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f5bc:	68fb      	ldr	r3, [r7, #12]
 800f5be:	3301      	adds	r3, #1
 800f5c0:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800f5c2:	68f8      	ldr	r0, [r7, #12]
 800f5c4:	f7ff fa76 	bl	800eab4 <SWAPBYTE>
 800f5c8:	4603      	mov	r3, r0
 800f5ca:	461a      	mov	r2, r3
 800f5cc:	687b      	ldr	r3, [r7, #4]
 800f5ce:	80da      	strh	r2, [r3, #6]
}
 800f5d0:	bf00      	nop
 800f5d2:	3710      	adds	r7, #16
 800f5d4:	46bd      	mov	sp, r7
 800f5d6:	bd80      	pop	{r7, pc}

0800f5d8 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f5d8:	b580      	push	{r7, lr}
 800f5da:	b082      	sub	sp, #8
 800f5dc:	af00      	add	r7, sp, #0
 800f5de:	6078      	str	r0, [r7, #4]
 800f5e0:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800f5e2:	2180      	movs	r1, #128	@ 0x80
 800f5e4:	6878      	ldr	r0, [r7, #4]
 800f5e6:	f000 fcf1 	bl	800ffcc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800f5ea:	2100      	movs	r1, #0
 800f5ec:	6878      	ldr	r0, [r7, #4]
 800f5ee:	f000 fced 	bl	800ffcc <USBD_LL_StallEP>
}
 800f5f2:	bf00      	nop
 800f5f4:	3708      	adds	r7, #8
 800f5f6:	46bd      	mov	sp, r7
 800f5f8:	bd80      	pop	{r7, pc}

0800f5fa <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800f5fa:	b580      	push	{r7, lr}
 800f5fc:	b086      	sub	sp, #24
 800f5fe:	af00      	add	r7, sp, #0
 800f600:	60f8      	str	r0, [r7, #12]
 800f602:	60b9      	str	r1, [r7, #8]
 800f604:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800f606:	2300      	movs	r3, #0
 800f608:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800f60a:	68fb      	ldr	r3, [r7, #12]
 800f60c:	2b00      	cmp	r3, #0
 800f60e:	d036      	beq.n	800f67e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800f610:	68fb      	ldr	r3, [r7, #12]
 800f612:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800f614:	6938      	ldr	r0, [r7, #16]
 800f616:	f000 f836 	bl	800f686 <USBD_GetLen>
 800f61a:	4603      	mov	r3, r0
 800f61c:	3301      	adds	r3, #1
 800f61e:	b29b      	uxth	r3, r3
 800f620:	005b      	lsls	r3, r3, #1
 800f622:	b29a      	uxth	r2, r3
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800f628:	7dfb      	ldrb	r3, [r7, #23]
 800f62a:	68ba      	ldr	r2, [r7, #8]
 800f62c:	4413      	add	r3, r2
 800f62e:	687a      	ldr	r2, [r7, #4]
 800f630:	7812      	ldrb	r2, [r2, #0]
 800f632:	701a      	strb	r2, [r3, #0]
  idx++;
 800f634:	7dfb      	ldrb	r3, [r7, #23]
 800f636:	3301      	adds	r3, #1
 800f638:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800f63a:	7dfb      	ldrb	r3, [r7, #23]
 800f63c:	68ba      	ldr	r2, [r7, #8]
 800f63e:	4413      	add	r3, r2
 800f640:	2203      	movs	r2, #3
 800f642:	701a      	strb	r2, [r3, #0]
  idx++;
 800f644:	7dfb      	ldrb	r3, [r7, #23]
 800f646:	3301      	adds	r3, #1
 800f648:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800f64a:	e013      	b.n	800f674 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800f64c:	7dfb      	ldrb	r3, [r7, #23]
 800f64e:	68ba      	ldr	r2, [r7, #8]
 800f650:	4413      	add	r3, r2
 800f652:	693a      	ldr	r2, [r7, #16]
 800f654:	7812      	ldrb	r2, [r2, #0]
 800f656:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800f658:	693b      	ldr	r3, [r7, #16]
 800f65a:	3301      	adds	r3, #1
 800f65c:	613b      	str	r3, [r7, #16]
    idx++;
 800f65e:	7dfb      	ldrb	r3, [r7, #23]
 800f660:	3301      	adds	r3, #1
 800f662:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800f664:	7dfb      	ldrb	r3, [r7, #23]
 800f666:	68ba      	ldr	r2, [r7, #8]
 800f668:	4413      	add	r3, r2
 800f66a:	2200      	movs	r2, #0
 800f66c:	701a      	strb	r2, [r3, #0]
    idx++;
 800f66e:	7dfb      	ldrb	r3, [r7, #23]
 800f670:	3301      	adds	r3, #1
 800f672:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800f674:	693b      	ldr	r3, [r7, #16]
 800f676:	781b      	ldrb	r3, [r3, #0]
 800f678:	2b00      	cmp	r3, #0
 800f67a:	d1e7      	bne.n	800f64c <USBD_GetString+0x52>
 800f67c:	e000      	b.n	800f680 <USBD_GetString+0x86>
    return;
 800f67e:	bf00      	nop
  }
}
 800f680:	3718      	adds	r7, #24
 800f682:	46bd      	mov	sp, r7
 800f684:	bd80      	pop	{r7, pc}

0800f686 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800f686:	b480      	push	{r7}
 800f688:	b085      	sub	sp, #20
 800f68a:	af00      	add	r7, sp, #0
 800f68c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800f68e:	2300      	movs	r3, #0
 800f690:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800f692:	687b      	ldr	r3, [r7, #4]
 800f694:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800f696:	e005      	b.n	800f6a4 <USBD_GetLen+0x1e>
  {
    len++;
 800f698:	7bfb      	ldrb	r3, [r7, #15]
 800f69a:	3301      	adds	r3, #1
 800f69c:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800f69e:	68bb      	ldr	r3, [r7, #8]
 800f6a0:	3301      	adds	r3, #1
 800f6a2:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800f6a4:	68bb      	ldr	r3, [r7, #8]
 800f6a6:	781b      	ldrb	r3, [r3, #0]
 800f6a8:	2b00      	cmp	r3, #0
 800f6aa:	d1f5      	bne.n	800f698 <USBD_GetLen+0x12>
  }

  return len;
 800f6ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800f6ae:	4618      	mov	r0, r3
 800f6b0:	3714      	adds	r7, #20
 800f6b2:	46bd      	mov	sp, r7
 800f6b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6b8:	4770      	bx	lr

0800f6ba <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800f6ba:	b580      	push	{r7, lr}
 800f6bc:	b084      	sub	sp, #16
 800f6be:	af00      	add	r7, sp, #0
 800f6c0:	60f8      	str	r0, [r7, #12]
 800f6c2:	60b9      	str	r1, [r7, #8]
 800f6c4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800f6c6:	68fb      	ldr	r3, [r7, #12]
 800f6c8:	2202      	movs	r2, #2
 800f6ca:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800f6ce:	68fb      	ldr	r3, [r7, #12]
 800f6d0:	687a      	ldr	r2, [r7, #4]
 800f6d2:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800f6d4:	68fb      	ldr	r3, [r7, #12]
 800f6d6:	687a      	ldr	r2, [r7, #4]
 800f6d8:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	68ba      	ldr	r2, [r7, #8]
 800f6de:	2100      	movs	r1, #0
 800f6e0:	68f8      	ldr	r0, [r7, #12]
 800f6e2:	f000 fcfc 	bl	80100de <USBD_LL_Transmit>

  return USBD_OK;
 800f6e6:	2300      	movs	r3, #0
}
 800f6e8:	4618      	mov	r0, r3
 800f6ea:	3710      	adds	r7, #16
 800f6ec:	46bd      	mov	sp, r7
 800f6ee:	bd80      	pop	{r7, pc}

0800f6f0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800f6f0:	b580      	push	{r7, lr}
 800f6f2:	b084      	sub	sp, #16
 800f6f4:	af00      	add	r7, sp, #0
 800f6f6:	60f8      	str	r0, [r7, #12]
 800f6f8:	60b9      	str	r1, [r7, #8]
 800f6fa:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	68ba      	ldr	r2, [r7, #8]
 800f700:	2100      	movs	r1, #0
 800f702:	68f8      	ldr	r0, [r7, #12]
 800f704:	f000 fceb 	bl	80100de <USBD_LL_Transmit>

  return USBD_OK;
 800f708:	2300      	movs	r3, #0
}
 800f70a:	4618      	mov	r0, r3
 800f70c:	3710      	adds	r7, #16
 800f70e:	46bd      	mov	sp, r7
 800f710:	bd80      	pop	{r7, pc}

0800f712 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800f712:	b580      	push	{r7, lr}
 800f714:	b084      	sub	sp, #16
 800f716:	af00      	add	r7, sp, #0
 800f718:	60f8      	str	r0, [r7, #12]
 800f71a:	60b9      	str	r1, [r7, #8]
 800f71c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800f71e:	68fb      	ldr	r3, [r7, #12]
 800f720:	2203      	movs	r2, #3
 800f722:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800f726:	68fb      	ldr	r3, [r7, #12]
 800f728:	687a      	ldr	r2, [r7, #4]
 800f72a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800f72e:	68fb      	ldr	r3, [r7, #12]
 800f730:	687a      	ldr	r2, [r7, #4]
 800f732:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	68ba      	ldr	r2, [r7, #8]
 800f73a:	2100      	movs	r1, #0
 800f73c:	68f8      	ldr	r0, [r7, #12]
 800f73e:	f000 fcef 	bl	8010120 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f742:	2300      	movs	r3, #0
}
 800f744:	4618      	mov	r0, r3
 800f746:	3710      	adds	r7, #16
 800f748:	46bd      	mov	sp, r7
 800f74a:	bd80      	pop	{r7, pc}

0800f74c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800f74c:	b580      	push	{r7, lr}
 800f74e:	b084      	sub	sp, #16
 800f750:	af00      	add	r7, sp, #0
 800f752:	60f8      	str	r0, [r7, #12]
 800f754:	60b9      	str	r1, [r7, #8]
 800f756:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	68ba      	ldr	r2, [r7, #8]
 800f75c:	2100      	movs	r1, #0
 800f75e:	68f8      	ldr	r0, [r7, #12]
 800f760:	f000 fcde 	bl	8010120 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f764:	2300      	movs	r3, #0
}
 800f766:	4618      	mov	r0, r3
 800f768:	3710      	adds	r7, #16
 800f76a:	46bd      	mov	sp, r7
 800f76c:	bd80      	pop	{r7, pc}

0800f76e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800f76e:	b580      	push	{r7, lr}
 800f770:	b082      	sub	sp, #8
 800f772:	af00      	add	r7, sp, #0
 800f774:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	2204      	movs	r2, #4
 800f77a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800f77e:	2300      	movs	r3, #0
 800f780:	2200      	movs	r2, #0
 800f782:	2100      	movs	r1, #0
 800f784:	6878      	ldr	r0, [r7, #4]
 800f786:	f000 fcaa 	bl	80100de <USBD_LL_Transmit>

  return USBD_OK;
 800f78a:	2300      	movs	r3, #0
}
 800f78c:	4618      	mov	r0, r3
 800f78e:	3708      	adds	r7, #8
 800f790:	46bd      	mov	sp, r7
 800f792:	bd80      	pop	{r7, pc}

0800f794 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800f794:	b580      	push	{r7, lr}
 800f796:	b082      	sub	sp, #8
 800f798:	af00      	add	r7, sp, #0
 800f79a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	2205      	movs	r2, #5
 800f7a0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f7a4:	2300      	movs	r3, #0
 800f7a6:	2200      	movs	r2, #0
 800f7a8:	2100      	movs	r1, #0
 800f7aa:	6878      	ldr	r0, [r7, #4]
 800f7ac:	f000 fcb8 	bl	8010120 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f7b0:	2300      	movs	r3, #0
}
 800f7b2:	4618      	mov	r0, r3
 800f7b4:	3708      	adds	r7, #8
 800f7b6:	46bd      	mov	sp, r7
 800f7b8:	bd80      	pop	{r7, pc}
	...

0800f7bc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800f7bc:	b480      	push	{r7}
 800f7be:	b087      	sub	sp, #28
 800f7c0:	af00      	add	r7, sp, #0
 800f7c2:	60f8      	str	r0, [r7, #12]
 800f7c4:	60b9      	str	r1, [r7, #8]
 800f7c6:	4613      	mov	r3, r2
 800f7c8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800f7ca:	2301      	movs	r3, #1
 800f7cc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800f7ce:	2300      	movs	r3, #0
 800f7d0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800f7d2:	4b1f      	ldr	r3, [pc, #124]	@ (800f850 <FATFS_LinkDriverEx+0x94>)
 800f7d4:	7a5b      	ldrb	r3, [r3, #9]
 800f7d6:	b2db      	uxtb	r3, r3
 800f7d8:	2b00      	cmp	r3, #0
 800f7da:	d131      	bne.n	800f840 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800f7dc:	4b1c      	ldr	r3, [pc, #112]	@ (800f850 <FATFS_LinkDriverEx+0x94>)
 800f7de:	7a5b      	ldrb	r3, [r3, #9]
 800f7e0:	b2db      	uxtb	r3, r3
 800f7e2:	461a      	mov	r2, r3
 800f7e4:	4b1a      	ldr	r3, [pc, #104]	@ (800f850 <FATFS_LinkDriverEx+0x94>)
 800f7e6:	2100      	movs	r1, #0
 800f7e8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800f7ea:	4b19      	ldr	r3, [pc, #100]	@ (800f850 <FATFS_LinkDriverEx+0x94>)
 800f7ec:	7a5b      	ldrb	r3, [r3, #9]
 800f7ee:	b2db      	uxtb	r3, r3
 800f7f0:	4a17      	ldr	r2, [pc, #92]	@ (800f850 <FATFS_LinkDriverEx+0x94>)
 800f7f2:	009b      	lsls	r3, r3, #2
 800f7f4:	4413      	add	r3, r2
 800f7f6:	68fa      	ldr	r2, [r7, #12]
 800f7f8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800f7fa:	4b15      	ldr	r3, [pc, #84]	@ (800f850 <FATFS_LinkDriverEx+0x94>)
 800f7fc:	7a5b      	ldrb	r3, [r3, #9]
 800f7fe:	b2db      	uxtb	r3, r3
 800f800:	461a      	mov	r2, r3
 800f802:	4b13      	ldr	r3, [pc, #76]	@ (800f850 <FATFS_LinkDriverEx+0x94>)
 800f804:	4413      	add	r3, r2
 800f806:	79fa      	ldrb	r2, [r7, #7]
 800f808:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800f80a:	4b11      	ldr	r3, [pc, #68]	@ (800f850 <FATFS_LinkDriverEx+0x94>)
 800f80c:	7a5b      	ldrb	r3, [r3, #9]
 800f80e:	b2db      	uxtb	r3, r3
 800f810:	1c5a      	adds	r2, r3, #1
 800f812:	b2d1      	uxtb	r1, r2
 800f814:	4a0e      	ldr	r2, [pc, #56]	@ (800f850 <FATFS_LinkDriverEx+0x94>)
 800f816:	7251      	strb	r1, [r2, #9]
 800f818:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800f81a:	7dbb      	ldrb	r3, [r7, #22]
 800f81c:	3330      	adds	r3, #48	@ 0x30
 800f81e:	b2da      	uxtb	r2, r3
 800f820:	68bb      	ldr	r3, [r7, #8]
 800f822:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800f824:	68bb      	ldr	r3, [r7, #8]
 800f826:	3301      	adds	r3, #1
 800f828:	223a      	movs	r2, #58	@ 0x3a
 800f82a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800f82c:	68bb      	ldr	r3, [r7, #8]
 800f82e:	3302      	adds	r3, #2
 800f830:	222f      	movs	r2, #47	@ 0x2f
 800f832:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800f834:	68bb      	ldr	r3, [r7, #8]
 800f836:	3303      	adds	r3, #3
 800f838:	2200      	movs	r2, #0
 800f83a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800f83c:	2300      	movs	r3, #0
 800f83e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800f840:	7dfb      	ldrb	r3, [r7, #23]
}
 800f842:	4618      	mov	r0, r3
 800f844:	371c      	adds	r7, #28
 800f846:	46bd      	mov	sp, r7
 800f848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f84c:	4770      	bx	lr
 800f84e:	bf00      	nop
 800f850:	200027e0 	.word	0x200027e0

0800f854 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800f854:	b580      	push	{r7, lr}
 800f856:	b082      	sub	sp, #8
 800f858:	af00      	add	r7, sp, #0
 800f85a:	6078      	str	r0, [r7, #4]
 800f85c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800f85e:	2200      	movs	r2, #0
 800f860:	6839      	ldr	r1, [r7, #0]
 800f862:	6878      	ldr	r0, [r7, #4]
 800f864:	f7ff ffaa 	bl	800f7bc <FATFS_LinkDriverEx>
 800f868:	4603      	mov	r3, r0
}
 800f86a:	4618      	mov	r0, r3
 800f86c:	3708      	adds	r7, #8
 800f86e:	46bd      	mov	sp, r7
 800f870:	bd80      	pop	{r7, pc}
	...

0800f874 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800f874:	b580      	push	{r7, lr}
 800f876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800f878:	2200      	movs	r2, #0
 800f87a:	4912      	ldr	r1, [pc, #72]	@ (800f8c4 <MX_USB_Device_Init+0x50>)
 800f87c:	4812      	ldr	r0, [pc, #72]	@ (800f8c8 <MX_USB_Device_Init+0x54>)
 800f87e:	f7fe fe7b 	bl	800e578 <USBD_Init>
 800f882:	4603      	mov	r3, r0
 800f884:	2b00      	cmp	r3, #0
 800f886:	d001      	beq.n	800f88c <MX_USB_Device_Init+0x18>
    Error_Handler();
 800f888:	f7f3 f8a6 	bl	80029d8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800f88c:	490f      	ldr	r1, [pc, #60]	@ (800f8cc <MX_USB_Device_Init+0x58>)
 800f88e:	480e      	ldr	r0, [pc, #56]	@ (800f8c8 <MX_USB_Device_Init+0x54>)
 800f890:	f7fe fea2 	bl	800e5d8 <USBD_RegisterClass>
 800f894:	4603      	mov	r3, r0
 800f896:	2b00      	cmp	r3, #0
 800f898:	d001      	beq.n	800f89e <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800f89a:	f7f3 f89d 	bl	80029d8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800f89e:	490c      	ldr	r1, [pc, #48]	@ (800f8d0 <MX_USB_Device_Init+0x5c>)
 800f8a0:	4809      	ldr	r0, [pc, #36]	@ (800f8c8 <MX_USB_Device_Init+0x54>)
 800f8a2:	f7fe fdc3 	bl	800e42c <USBD_CDC_RegisterInterface>
 800f8a6:	4603      	mov	r3, r0
 800f8a8:	2b00      	cmp	r3, #0
 800f8aa:	d001      	beq.n	800f8b0 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800f8ac:	f7f3 f894 	bl	80029d8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800f8b0:	4805      	ldr	r0, [pc, #20]	@ (800f8c8 <MX_USB_Device_Init+0x54>)
 800f8b2:	f7fe feb8 	bl	800e626 <USBD_Start>
 800f8b6:	4603      	mov	r3, r0
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	d001      	beq.n	800f8c0 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800f8bc:	f7f3 f88c 	bl	80029d8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800f8c0:	bf00      	nop
 800f8c2:	bd80      	pop	{r7, pc}
 800f8c4:	2000014c 	.word	0x2000014c
 800f8c8:	200027ec 	.word	0x200027ec
 800f8cc:	20000034 	.word	0x20000034
 800f8d0:	20000138 	.word	0x20000138

0800f8d4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800f8d4:	b580      	push	{r7, lr}
 800f8d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800f8d8:	2200      	movs	r2, #0
 800f8da:	4905      	ldr	r1, [pc, #20]	@ (800f8f0 <CDC_Init_FS+0x1c>)
 800f8dc:	4805      	ldr	r0, [pc, #20]	@ (800f8f4 <CDC_Init_FS+0x20>)
 800f8de:	f7fe fdba 	bl	800e456 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800f8e2:	4905      	ldr	r1, [pc, #20]	@ (800f8f8 <CDC_Init_FS+0x24>)
 800f8e4:	4803      	ldr	r0, [pc, #12]	@ (800f8f4 <CDC_Init_FS+0x20>)
 800f8e6:	f7fe fdd4 	bl	800e492 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800f8ea:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800f8ec:	4618      	mov	r0, r3
 800f8ee:	bd80      	pop	{r7, pc}
 800f8f0:	20002ebc 	.word	0x20002ebc
 800f8f4:	200027ec 	.word	0x200027ec
 800f8f8:	20002abc 	.word	0x20002abc

0800f8fc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800f8fc:	b480      	push	{r7}
 800f8fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800f900:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800f902:	4618      	mov	r0, r3
 800f904:	46bd      	mov	sp, r7
 800f906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f90a:	4770      	bx	lr

0800f90c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800f90c:	b480      	push	{r7}
 800f90e:	b083      	sub	sp, #12
 800f910:	af00      	add	r7, sp, #0
 800f912:	4603      	mov	r3, r0
 800f914:	6039      	str	r1, [r7, #0]
 800f916:	71fb      	strb	r3, [r7, #7]
 800f918:	4613      	mov	r3, r2
 800f91a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800f91c:	79fb      	ldrb	r3, [r7, #7]
 800f91e:	2b23      	cmp	r3, #35	@ 0x23
 800f920:	d84a      	bhi.n	800f9b8 <CDC_Control_FS+0xac>
 800f922:	a201      	add	r2, pc, #4	@ (adr r2, 800f928 <CDC_Control_FS+0x1c>)
 800f924:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f928:	0800f9b9 	.word	0x0800f9b9
 800f92c:	0800f9b9 	.word	0x0800f9b9
 800f930:	0800f9b9 	.word	0x0800f9b9
 800f934:	0800f9b9 	.word	0x0800f9b9
 800f938:	0800f9b9 	.word	0x0800f9b9
 800f93c:	0800f9b9 	.word	0x0800f9b9
 800f940:	0800f9b9 	.word	0x0800f9b9
 800f944:	0800f9b9 	.word	0x0800f9b9
 800f948:	0800f9b9 	.word	0x0800f9b9
 800f94c:	0800f9b9 	.word	0x0800f9b9
 800f950:	0800f9b9 	.word	0x0800f9b9
 800f954:	0800f9b9 	.word	0x0800f9b9
 800f958:	0800f9b9 	.word	0x0800f9b9
 800f95c:	0800f9b9 	.word	0x0800f9b9
 800f960:	0800f9b9 	.word	0x0800f9b9
 800f964:	0800f9b9 	.word	0x0800f9b9
 800f968:	0800f9b9 	.word	0x0800f9b9
 800f96c:	0800f9b9 	.word	0x0800f9b9
 800f970:	0800f9b9 	.word	0x0800f9b9
 800f974:	0800f9b9 	.word	0x0800f9b9
 800f978:	0800f9b9 	.word	0x0800f9b9
 800f97c:	0800f9b9 	.word	0x0800f9b9
 800f980:	0800f9b9 	.word	0x0800f9b9
 800f984:	0800f9b9 	.word	0x0800f9b9
 800f988:	0800f9b9 	.word	0x0800f9b9
 800f98c:	0800f9b9 	.word	0x0800f9b9
 800f990:	0800f9b9 	.word	0x0800f9b9
 800f994:	0800f9b9 	.word	0x0800f9b9
 800f998:	0800f9b9 	.word	0x0800f9b9
 800f99c:	0800f9b9 	.word	0x0800f9b9
 800f9a0:	0800f9b9 	.word	0x0800f9b9
 800f9a4:	0800f9b9 	.word	0x0800f9b9
 800f9a8:	0800f9b9 	.word	0x0800f9b9
 800f9ac:	0800f9b9 	.word	0x0800f9b9
 800f9b0:	0800f9b9 	.word	0x0800f9b9
 800f9b4:	0800f9b9 	.word	0x0800f9b9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800f9b8:	bf00      	nop
  }

  return (USBD_OK);
 800f9ba:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800f9bc:	4618      	mov	r0, r3
 800f9be:	370c      	adds	r7, #12
 800f9c0:	46bd      	mov	sp, r7
 800f9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9c6:	4770      	bx	lr

0800f9c8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800f9c8:	b580      	push	{r7, lr}
 800f9ca:	b082      	sub	sp, #8
 800f9cc:	af00      	add	r7, sp, #0
 800f9ce:	6078      	str	r0, [r7, #4]
 800f9d0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800f9d2:	6879      	ldr	r1, [r7, #4]
 800f9d4:	4805      	ldr	r0, [pc, #20]	@ (800f9ec <CDC_Receive_FS+0x24>)
 800f9d6:	f7fe fd5c 	bl	800e492 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800f9da:	4804      	ldr	r0, [pc, #16]	@ (800f9ec <CDC_Receive_FS+0x24>)
 800f9dc:	f7fe fda2 	bl	800e524 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800f9e0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800f9e2:	4618      	mov	r0, r3
 800f9e4:	3708      	adds	r7, #8
 800f9e6:	46bd      	mov	sp, r7
 800f9e8:	bd80      	pop	{r7, pc}
 800f9ea:	bf00      	nop
 800f9ec:	200027ec 	.word	0x200027ec

0800f9f0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800f9f0:	b580      	push	{r7, lr}
 800f9f2:	b084      	sub	sp, #16
 800f9f4:	af00      	add	r7, sp, #0
 800f9f6:	6078      	str	r0, [r7, #4]
 800f9f8:	460b      	mov	r3, r1
 800f9fa:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800f9fc:	2300      	movs	r3, #0
 800f9fe:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800fa00:	4b0d      	ldr	r3, [pc, #52]	@ (800fa38 <CDC_Transmit_FS+0x48>)
 800fa02:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800fa06:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800fa08:	68bb      	ldr	r3, [r7, #8]
 800fa0a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800fa0e:	2b00      	cmp	r3, #0
 800fa10:	d001      	beq.n	800fa16 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800fa12:	2301      	movs	r3, #1
 800fa14:	e00b      	b.n	800fa2e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800fa16:	887b      	ldrh	r3, [r7, #2]
 800fa18:	461a      	mov	r2, r3
 800fa1a:	6879      	ldr	r1, [r7, #4]
 800fa1c:	4806      	ldr	r0, [pc, #24]	@ (800fa38 <CDC_Transmit_FS+0x48>)
 800fa1e:	f7fe fd1a 	bl	800e456 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800fa22:	4805      	ldr	r0, [pc, #20]	@ (800fa38 <CDC_Transmit_FS+0x48>)
 800fa24:	f7fe fd4e 	bl	800e4c4 <USBD_CDC_TransmitPacket>
 800fa28:	4603      	mov	r3, r0
 800fa2a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800fa2c:	7bfb      	ldrb	r3, [r7, #15]
}
 800fa2e:	4618      	mov	r0, r3
 800fa30:	3710      	adds	r7, #16
 800fa32:	46bd      	mov	sp, r7
 800fa34:	bd80      	pop	{r7, pc}
 800fa36:	bf00      	nop
 800fa38:	200027ec 	.word	0x200027ec

0800fa3c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800fa3c:	b480      	push	{r7}
 800fa3e:	b087      	sub	sp, #28
 800fa40:	af00      	add	r7, sp, #0
 800fa42:	60f8      	str	r0, [r7, #12]
 800fa44:	60b9      	str	r1, [r7, #8]
 800fa46:	4613      	mov	r3, r2
 800fa48:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800fa4a:	2300      	movs	r3, #0
 800fa4c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800fa4e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fa52:	4618      	mov	r0, r3
 800fa54:	371c      	adds	r7, #28
 800fa56:	46bd      	mov	sp, r7
 800fa58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa5c:	4770      	bx	lr
	...

0800fa60 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fa60:	b480      	push	{r7}
 800fa62:	b083      	sub	sp, #12
 800fa64:	af00      	add	r7, sp, #0
 800fa66:	4603      	mov	r3, r0
 800fa68:	6039      	str	r1, [r7, #0]
 800fa6a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800fa6c:	683b      	ldr	r3, [r7, #0]
 800fa6e:	2212      	movs	r2, #18
 800fa70:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800fa72:	4b03      	ldr	r3, [pc, #12]	@ (800fa80 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800fa74:	4618      	mov	r0, r3
 800fa76:	370c      	adds	r7, #12
 800fa78:	46bd      	mov	sp, r7
 800fa7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa7e:	4770      	bx	lr
 800fa80:	2000016c 	.word	0x2000016c

0800fa84 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fa84:	b480      	push	{r7}
 800fa86:	b083      	sub	sp, #12
 800fa88:	af00      	add	r7, sp, #0
 800fa8a:	4603      	mov	r3, r0
 800fa8c:	6039      	str	r1, [r7, #0]
 800fa8e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800fa90:	683b      	ldr	r3, [r7, #0]
 800fa92:	2204      	movs	r2, #4
 800fa94:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800fa96:	4b03      	ldr	r3, [pc, #12]	@ (800faa4 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800fa98:	4618      	mov	r0, r3
 800fa9a:	370c      	adds	r7, #12
 800fa9c:	46bd      	mov	sp, r7
 800fa9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faa2:	4770      	bx	lr
 800faa4:	20000180 	.word	0x20000180

0800faa8 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800faa8:	b580      	push	{r7, lr}
 800faaa:	b082      	sub	sp, #8
 800faac:	af00      	add	r7, sp, #0
 800faae:	4603      	mov	r3, r0
 800fab0:	6039      	str	r1, [r7, #0]
 800fab2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800fab4:	79fb      	ldrb	r3, [r7, #7]
 800fab6:	2b00      	cmp	r3, #0
 800fab8:	d105      	bne.n	800fac6 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800faba:	683a      	ldr	r2, [r7, #0]
 800fabc:	4907      	ldr	r1, [pc, #28]	@ (800fadc <USBD_CDC_ProductStrDescriptor+0x34>)
 800fabe:	4808      	ldr	r0, [pc, #32]	@ (800fae0 <USBD_CDC_ProductStrDescriptor+0x38>)
 800fac0:	f7ff fd9b 	bl	800f5fa <USBD_GetString>
 800fac4:	e004      	b.n	800fad0 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800fac6:	683a      	ldr	r2, [r7, #0]
 800fac8:	4904      	ldr	r1, [pc, #16]	@ (800fadc <USBD_CDC_ProductStrDescriptor+0x34>)
 800faca:	4805      	ldr	r0, [pc, #20]	@ (800fae0 <USBD_CDC_ProductStrDescriptor+0x38>)
 800facc:	f7ff fd95 	bl	800f5fa <USBD_GetString>
  }
  return USBD_StrDesc;
 800fad0:	4b02      	ldr	r3, [pc, #8]	@ (800fadc <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800fad2:	4618      	mov	r0, r3
 800fad4:	3708      	adds	r7, #8
 800fad6:	46bd      	mov	sp, r7
 800fad8:	bd80      	pop	{r7, pc}
 800fada:	bf00      	nop
 800fadc:	200032bc 	.word	0x200032bc
 800fae0:	08013124 	.word	0x08013124

0800fae4 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fae4:	b580      	push	{r7, lr}
 800fae6:	b082      	sub	sp, #8
 800fae8:	af00      	add	r7, sp, #0
 800faea:	4603      	mov	r3, r0
 800faec:	6039      	str	r1, [r7, #0]
 800faee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800faf0:	683a      	ldr	r2, [r7, #0]
 800faf2:	4904      	ldr	r1, [pc, #16]	@ (800fb04 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800faf4:	4804      	ldr	r0, [pc, #16]	@ (800fb08 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800faf6:	f7ff fd80 	bl	800f5fa <USBD_GetString>
  return USBD_StrDesc;
 800fafa:	4b02      	ldr	r3, [pc, #8]	@ (800fb04 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800fafc:	4618      	mov	r0, r3
 800fafe:	3708      	adds	r7, #8
 800fb00:	46bd      	mov	sp, r7
 800fb02:	bd80      	pop	{r7, pc}
 800fb04:	200032bc 	.word	0x200032bc
 800fb08:	0801313c 	.word	0x0801313c

0800fb0c <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fb0c:	b580      	push	{r7, lr}
 800fb0e:	b082      	sub	sp, #8
 800fb10:	af00      	add	r7, sp, #0
 800fb12:	4603      	mov	r3, r0
 800fb14:	6039      	str	r1, [r7, #0]
 800fb16:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800fb18:	683b      	ldr	r3, [r7, #0]
 800fb1a:	221a      	movs	r2, #26
 800fb1c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800fb1e:	f000 f843 	bl	800fba8 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800fb22:	4b02      	ldr	r3, [pc, #8]	@ (800fb2c <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800fb24:	4618      	mov	r0, r3
 800fb26:	3708      	adds	r7, #8
 800fb28:	46bd      	mov	sp, r7
 800fb2a:	bd80      	pop	{r7, pc}
 800fb2c:	20000184 	.word	0x20000184

0800fb30 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fb30:	b580      	push	{r7, lr}
 800fb32:	b082      	sub	sp, #8
 800fb34:	af00      	add	r7, sp, #0
 800fb36:	4603      	mov	r3, r0
 800fb38:	6039      	str	r1, [r7, #0]
 800fb3a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800fb3c:	79fb      	ldrb	r3, [r7, #7]
 800fb3e:	2b00      	cmp	r3, #0
 800fb40:	d105      	bne.n	800fb4e <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800fb42:	683a      	ldr	r2, [r7, #0]
 800fb44:	4907      	ldr	r1, [pc, #28]	@ (800fb64 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800fb46:	4808      	ldr	r0, [pc, #32]	@ (800fb68 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800fb48:	f7ff fd57 	bl	800f5fa <USBD_GetString>
 800fb4c:	e004      	b.n	800fb58 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800fb4e:	683a      	ldr	r2, [r7, #0]
 800fb50:	4904      	ldr	r1, [pc, #16]	@ (800fb64 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800fb52:	4805      	ldr	r0, [pc, #20]	@ (800fb68 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800fb54:	f7ff fd51 	bl	800f5fa <USBD_GetString>
  }
  return USBD_StrDesc;
 800fb58:	4b02      	ldr	r3, [pc, #8]	@ (800fb64 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800fb5a:	4618      	mov	r0, r3
 800fb5c:	3708      	adds	r7, #8
 800fb5e:	46bd      	mov	sp, r7
 800fb60:	bd80      	pop	{r7, pc}
 800fb62:	bf00      	nop
 800fb64:	200032bc 	.word	0x200032bc
 800fb68:	08013150 	.word	0x08013150

0800fb6c <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fb6c:	b580      	push	{r7, lr}
 800fb6e:	b082      	sub	sp, #8
 800fb70:	af00      	add	r7, sp, #0
 800fb72:	4603      	mov	r3, r0
 800fb74:	6039      	str	r1, [r7, #0]
 800fb76:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800fb78:	79fb      	ldrb	r3, [r7, #7]
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	d105      	bne.n	800fb8a <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800fb7e:	683a      	ldr	r2, [r7, #0]
 800fb80:	4907      	ldr	r1, [pc, #28]	@ (800fba0 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800fb82:	4808      	ldr	r0, [pc, #32]	@ (800fba4 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800fb84:	f7ff fd39 	bl	800f5fa <USBD_GetString>
 800fb88:	e004      	b.n	800fb94 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800fb8a:	683a      	ldr	r2, [r7, #0]
 800fb8c:	4904      	ldr	r1, [pc, #16]	@ (800fba0 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800fb8e:	4805      	ldr	r0, [pc, #20]	@ (800fba4 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800fb90:	f7ff fd33 	bl	800f5fa <USBD_GetString>
  }
  return USBD_StrDesc;
 800fb94:	4b02      	ldr	r3, [pc, #8]	@ (800fba0 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800fb96:	4618      	mov	r0, r3
 800fb98:	3708      	adds	r7, #8
 800fb9a:	46bd      	mov	sp, r7
 800fb9c:	bd80      	pop	{r7, pc}
 800fb9e:	bf00      	nop
 800fba0:	200032bc 	.word	0x200032bc
 800fba4:	0801315c 	.word	0x0801315c

0800fba8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800fba8:	b580      	push	{r7, lr}
 800fbaa:	b084      	sub	sp, #16
 800fbac:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800fbae:	4b0f      	ldr	r3, [pc, #60]	@ (800fbec <Get_SerialNum+0x44>)
 800fbb0:	681b      	ldr	r3, [r3, #0]
 800fbb2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800fbb4:	4b0e      	ldr	r3, [pc, #56]	@ (800fbf0 <Get_SerialNum+0x48>)
 800fbb6:	681b      	ldr	r3, [r3, #0]
 800fbb8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800fbba:	4b0e      	ldr	r3, [pc, #56]	@ (800fbf4 <Get_SerialNum+0x4c>)
 800fbbc:	681b      	ldr	r3, [r3, #0]
 800fbbe:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800fbc0:	68fa      	ldr	r2, [r7, #12]
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	4413      	add	r3, r2
 800fbc6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800fbc8:	68fb      	ldr	r3, [r7, #12]
 800fbca:	2b00      	cmp	r3, #0
 800fbcc:	d009      	beq.n	800fbe2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800fbce:	2208      	movs	r2, #8
 800fbd0:	4909      	ldr	r1, [pc, #36]	@ (800fbf8 <Get_SerialNum+0x50>)
 800fbd2:	68f8      	ldr	r0, [r7, #12]
 800fbd4:	f000 f814 	bl	800fc00 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800fbd8:	2204      	movs	r2, #4
 800fbda:	4908      	ldr	r1, [pc, #32]	@ (800fbfc <Get_SerialNum+0x54>)
 800fbdc:	68b8      	ldr	r0, [r7, #8]
 800fbde:	f000 f80f 	bl	800fc00 <IntToUnicode>
  }
}
 800fbe2:	bf00      	nop
 800fbe4:	3710      	adds	r7, #16
 800fbe6:	46bd      	mov	sp, r7
 800fbe8:	bd80      	pop	{r7, pc}
 800fbea:	bf00      	nop
 800fbec:	1fff7590 	.word	0x1fff7590
 800fbf0:	1fff7594 	.word	0x1fff7594
 800fbf4:	1fff7598 	.word	0x1fff7598
 800fbf8:	20000186 	.word	0x20000186
 800fbfc:	20000196 	.word	0x20000196

0800fc00 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800fc00:	b480      	push	{r7}
 800fc02:	b087      	sub	sp, #28
 800fc04:	af00      	add	r7, sp, #0
 800fc06:	60f8      	str	r0, [r7, #12]
 800fc08:	60b9      	str	r1, [r7, #8]
 800fc0a:	4613      	mov	r3, r2
 800fc0c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800fc0e:	2300      	movs	r3, #0
 800fc10:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800fc12:	2300      	movs	r3, #0
 800fc14:	75fb      	strb	r3, [r7, #23]
 800fc16:	e027      	b.n	800fc68 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800fc18:	68fb      	ldr	r3, [r7, #12]
 800fc1a:	0f1b      	lsrs	r3, r3, #28
 800fc1c:	2b09      	cmp	r3, #9
 800fc1e:	d80b      	bhi.n	800fc38 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800fc20:	68fb      	ldr	r3, [r7, #12]
 800fc22:	0f1b      	lsrs	r3, r3, #28
 800fc24:	b2da      	uxtb	r2, r3
 800fc26:	7dfb      	ldrb	r3, [r7, #23]
 800fc28:	005b      	lsls	r3, r3, #1
 800fc2a:	4619      	mov	r1, r3
 800fc2c:	68bb      	ldr	r3, [r7, #8]
 800fc2e:	440b      	add	r3, r1
 800fc30:	3230      	adds	r2, #48	@ 0x30
 800fc32:	b2d2      	uxtb	r2, r2
 800fc34:	701a      	strb	r2, [r3, #0]
 800fc36:	e00a      	b.n	800fc4e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800fc38:	68fb      	ldr	r3, [r7, #12]
 800fc3a:	0f1b      	lsrs	r3, r3, #28
 800fc3c:	b2da      	uxtb	r2, r3
 800fc3e:	7dfb      	ldrb	r3, [r7, #23]
 800fc40:	005b      	lsls	r3, r3, #1
 800fc42:	4619      	mov	r1, r3
 800fc44:	68bb      	ldr	r3, [r7, #8]
 800fc46:	440b      	add	r3, r1
 800fc48:	3237      	adds	r2, #55	@ 0x37
 800fc4a:	b2d2      	uxtb	r2, r2
 800fc4c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800fc4e:	68fb      	ldr	r3, [r7, #12]
 800fc50:	011b      	lsls	r3, r3, #4
 800fc52:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800fc54:	7dfb      	ldrb	r3, [r7, #23]
 800fc56:	005b      	lsls	r3, r3, #1
 800fc58:	3301      	adds	r3, #1
 800fc5a:	68ba      	ldr	r2, [r7, #8]
 800fc5c:	4413      	add	r3, r2
 800fc5e:	2200      	movs	r2, #0
 800fc60:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800fc62:	7dfb      	ldrb	r3, [r7, #23]
 800fc64:	3301      	adds	r3, #1
 800fc66:	75fb      	strb	r3, [r7, #23]
 800fc68:	7dfa      	ldrb	r2, [r7, #23]
 800fc6a:	79fb      	ldrb	r3, [r7, #7]
 800fc6c:	429a      	cmp	r2, r3
 800fc6e:	d3d3      	bcc.n	800fc18 <IntToUnicode+0x18>
  }
}
 800fc70:	bf00      	nop
 800fc72:	bf00      	nop
 800fc74:	371c      	adds	r7, #28
 800fc76:	46bd      	mov	sp, r7
 800fc78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc7c:	4770      	bx	lr
	...

0800fc80 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fc80:	b580      	push	{r7, lr}
 800fc82:	b094      	sub	sp, #80	@ 0x50
 800fc84:	af00      	add	r7, sp, #0
 800fc86:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800fc88:	f107 030c 	add.w	r3, r7, #12
 800fc8c:	2244      	movs	r2, #68	@ 0x44
 800fc8e:	2100      	movs	r1, #0
 800fc90:	4618      	mov	r0, r3
 800fc92:	f001 f8c6 	bl	8010e22 <memset>
  if(pcdHandle->Instance==USB)
 800fc96:	687b      	ldr	r3, [r7, #4]
 800fc98:	681b      	ldr	r3, [r3, #0]
 800fc9a:	4a15      	ldr	r2, [pc, #84]	@ (800fcf0 <HAL_PCD_MspInit+0x70>)
 800fc9c:	4293      	cmp	r3, r2
 800fc9e:	d123      	bne.n	800fce8 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800fca0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800fca4:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800fca6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800fcaa:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800fcac:	f107 030c 	add.w	r3, r7, #12
 800fcb0:	4618      	mov	r0, r3
 800fcb2:	f7fa fa81 	bl	800a1b8 <HAL_RCCEx_PeriphCLKConfig>
 800fcb6:	4603      	mov	r3, r0
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	d001      	beq.n	800fcc0 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 800fcbc:	f7f2 fe8c 	bl	80029d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800fcc0:	4b0c      	ldr	r3, [pc, #48]	@ (800fcf4 <HAL_PCD_MspInit+0x74>)
 800fcc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fcc4:	4a0b      	ldr	r2, [pc, #44]	@ (800fcf4 <HAL_PCD_MspInit+0x74>)
 800fcc6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800fcca:	6593      	str	r3, [r2, #88]	@ 0x58
 800fccc:	4b09      	ldr	r3, [pc, #36]	@ (800fcf4 <HAL_PCD_MspInit+0x74>)
 800fcce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fcd0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fcd4:	60bb      	str	r3, [r7, #8]
 800fcd6:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800fcd8:	2200      	movs	r2, #0
 800fcda:	2100      	movs	r1, #0
 800fcdc:	2014      	movs	r0, #20
 800fcde:	f7f6 f8aa 	bl	8005e36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800fce2:	2014      	movs	r0, #20
 800fce4:	f7f6 f8c1 	bl	8005e6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800fce8:	bf00      	nop
 800fcea:	3750      	adds	r7, #80	@ 0x50
 800fcec:	46bd      	mov	sp, r7
 800fcee:	bd80      	pop	{r7, pc}
 800fcf0:	40005c00 	.word	0x40005c00
 800fcf4:	40021000 	.word	0x40021000

0800fcf8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fcf8:	b580      	push	{r7, lr}
 800fcfa:	b082      	sub	sp, #8
 800fcfc:	af00      	add	r7, sp, #0
 800fcfe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800fd06:	687b      	ldr	r3, [r7, #4]
 800fd08:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800fd0c:	4619      	mov	r1, r3
 800fd0e:	4610      	mov	r0, r2
 800fd10:	f7fe fcd4 	bl	800e6bc <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800fd14:	bf00      	nop
 800fd16:	3708      	adds	r7, #8
 800fd18:	46bd      	mov	sp, r7
 800fd1a:	bd80      	pop	{r7, pc}

0800fd1c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fd1c:	b580      	push	{r7, lr}
 800fd1e:	b082      	sub	sp, #8
 800fd20:	af00      	add	r7, sp, #0
 800fd22:	6078      	str	r0, [r7, #4]
 800fd24:	460b      	mov	r3, r1
 800fd26:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800fd2e:	78fa      	ldrb	r2, [r7, #3]
 800fd30:	6879      	ldr	r1, [r7, #4]
 800fd32:	4613      	mov	r3, r2
 800fd34:	009b      	lsls	r3, r3, #2
 800fd36:	4413      	add	r3, r2
 800fd38:	00db      	lsls	r3, r3, #3
 800fd3a:	440b      	add	r3, r1
 800fd3c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800fd40:	681a      	ldr	r2, [r3, #0]
 800fd42:	78fb      	ldrb	r3, [r7, #3]
 800fd44:	4619      	mov	r1, r3
 800fd46:	f7fe fd0e 	bl	800e766 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800fd4a:	bf00      	nop
 800fd4c:	3708      	adds	r7, #8
 800fd4e:	46bd      	mov	sp, r7
 800fd50:	bd80      	pop	{r7, pc}

0800fd52 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fd52:	b580      	push	{r7, lr}
 800fd54:	b082      	sub	sp, #8
 800fd56:	af00      	add	r7, sp, #0
 800fd58:	6078      	str	r0, [r7, #4]
 800fd5a:	460b      	mov	r3, r1
 800fd5c:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800fd64:	78fa      	ldrb	r2, [r7, #3]
 800fd66:	6879      	ldr	r1, [r7, #4]
 800fd68:	4613      	mov	r3, r2
 800fd6a:	009b      	lsls	r3, r3, #2
 800fd6c:	4413      	add	r3, r2
 800fd6e:	00db      	lsls	r3, r3, #3
 800fd70:	440b      	add	r3, r1
 800fd72:	3324      	adds	r3, #36	@ 0x24
 800fd74:	681a      	ldr	r2, [r3, #0]
 800fd76:	78fb      	ldrb	r3, [r7, #3]
 800fd78:	4619      	mov	r1, r3
 800fd7a:	f7fe fd57 	bl	800e82c <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800fd7e:	bf00      	nop
 800fd80:	3708      	adds	r7, #8
 800fd82:	46bd      	mov	sp, r7
 800fd84:	bd80      	pop	{r7, pc}

0800fd86 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fd86:	b580      	push	{r7, lr}
 800fd88:	b082      	sub	sp, #8
 800fd8a:	af00      	add	r7, sp, #0
 800fd8c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800fd8e:	687b      	ldr	r3, [r7, #4]
 800fd90:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fd94:	4618      	mov	r0, r3
 800fd96:	f7fe fe6b 	bl	800ea70 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800fd9a:	bf00      	nop
 800fd9c:	3708      	adds	r7, #8
 800fd9e:	46bd      	mov	sp, r7
 800fda0:	bd80      	pop	{r7, pc}

0800fda2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fda2:	b580      	push	{r7, lr}
 800fda4:	b084      	sub	sp, #16
 800fda6:	af00      	add	r7, sp, #0
 800fda8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800fdaa:	2301      	movs	r3, #1
 800fdac:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800fdae:	687b      	ldr	r3, [r7, #4]
 800fdb0:	795b      	ldrb	r3, [r3, #5]
 800fdb2:	2b02      	cmp	r3, #2
 800fdb4:	d001      	beq.n	800fdba <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800fdb6:	f7f2 fe0f 	bl	80029d8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fdc0:	7bfa      	ldrb	r2, [r7, #15]
 800fdc2:	4611      	mov	r1, r2
 800fdc4:	4618      	mov	r0, r3
 800fdc6:	f7fe fe15 	bl	800e9f4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fdd0:	4618      	mov	r0, r3
 800fdd2:	f7fe fdc1 	bl	800e958 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800fdd6:	bf00      	nop
 800fdd8:	3710      	adds	r7, #16
 800fdda:	46bd      	mov	sp, r7
 800fddc:	bd80      	pop	{r7, pc}
	...

0800fde0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fde0:	b580      	push	{r7, lr}
 800fde2:	b082      	sub	sp, #8
 800fde4:	af00      	add	r7, sp, #0
 800fde6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fdee:	4618      	mov	r0, r3
 800fdf0:	f7fe fe10 	bl	800ea14 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	7a5b      	ldrb	r3, [r3, #9]
 800fdf8:	2b00      	cmp	r3, #0
 800fdfa:	d005      	beq.n	800fe08 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800fdfc:	4b04      	ldr	r3, [pc, #16]	@ (800fe10 <HAL_PCD_SuspendCallback+0x30>)
 800fdfe:	691b      	ldr	r3, [r3, #16]
 800fe00:	4a03      	ldr	r2, [pc, #12]	@ (800fe10 <HAL_PCD_SuspendCallback+0x30>)
 800fe02:	f043 0306 	orr.w	r3, r3, #6
 800fe06:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800fe08:	bf00      	nop
 800fe0a:	3708      	adds	r7, #8
 800fe0c:	46bd      	mov	sp, r7
 800fe0e:	bd80      	pop	{r7, pc}
 800fe10:	e000ed00 	.word	0xe000ed00

0800fe14 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fe14:	b580      	push	{r7, lr}
 800fe16:	b082      	sub	sp, #8
 800fe18:	af00      	add	r7, sp, #0
 800fe1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	7a5b      	ldrb	r3, [r3, #9]
 800fe20:	2b00      	cmp	r3, #0
 800fe22:	d007      	beq.n	800fe34 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800fe24:	4b08      	ldr	r3, [pc, #32]	@ (800fe48 <HAL_PCD_ResumeCallback+0x34>)
 800fe26:	691b      	ldr	r3, [r3, #16]
 800fe28:	4a07      	ldr	r2, [pc, #28]	@ (800fe48 <HAL_PCD_ResumeCallback+0x34>)
 800fe2a:	f023 0306 	bic.w	r3, r3, #6
 800fe2e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800fe30:	f000 f9f8 	bl	8010224 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fe3a:	4618      	mov	r0, r3
 800fe3c:	f7fe fe00 	bl	800ea40 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800fe40:	bf00      	nop
 800fe42:	3708      	adds	r7, #8
 800fe44:	46bd      	mov	sp, r7
 800fe46:	bd80      	pop	{r7, pc}
 800fe48:	e000ed00 	.word	0xe000ed00

0800fe4c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800fe4c:	b580      	push	{r7, lr}
 800fe4e:	b082      	sub	sp, #8
 800fe50:	af00      	add	r7, sp, #0
 800fe52:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800fe54:	4a2b      	ldr	r2, [pc, #172]	@ (800ff04 <USBD_LL_Init+0xb8>)
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	4a29      	ldr	r2, [pc, #164]	@ (800ff04 <USBD_LL_Init+0xb8>)
 800fe60:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800fe64:	4b27      	ldr	r3, [pc, #156]	@ (800ff04 <USBD_LL_Init+0xb8>)
 800fe66:	4a28      	ldr	r2, [pc, #160]	@ (800ff08 <USBD_LL_Init+0xbc>)
 800fe68:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800fe6a:	4b26      	ldr	r3, [pc, #152]	@ (800ff04 <USBD_LL_Init+0xb8>)
 800fe6c:	2208      	movs	r2, #8
 800fe6e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800fe70:	4b24      	ldr	r3, [pc, #144]	@ (800ff04 <USBD_LL_Init+0xb8>)
 800fe72:	2202      	movs	r2, #2
 800fe74:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800fe76:	4b23      	ldr	r3, [pc, #140]	@ (800ff04 <USBD_LL_Init+0xb8>)
 800fe78:	2202      	movs	r2, #2
 800fe7a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800fe7c:	4b21      	ldr	r3, [pc, #132]	@ (800ff04 <USBD_LL_Init+0xb8>)
 800fe7e:	2200      	movs	r2, #0
 800fe80:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800fe82:	4b20      	ldr	r3, [pc, #128]	@ (800ff04 <USBD_LL_Init+0xb8>)
 800fe84:	2200      	movs	r2, #0
 800fe86:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800fe88:	4b1e      	ldr	r3, [pc, #120]	@ (800ff04 <USBD_LL_Init+0xb8>)
 800fe8a:	2200      	movs	r2, #0
 800fe8c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800fe8e:	4b1d      	ldr	r3, [pc, #116]	@ (800ff04 <USBD_LL_Init+0xb8>)
 800fe90:	2200      	movs	r2, #0
 800fe92:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800fe94:	481b      	ldr	r0, [pc, #108]	@ (800ff04 <USBD_LL_Init+0xb8>)
 800fe96:	f7f7 feac 	bl	8007bf2 <HAL_PCD_Init>
 800fe9a:	4603      	mov	r3, r0
 800fe9c:	2b00      	cmp	r3, #0
 800fe9e:	d001      	beq.n	800fea4 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800fea0:	f7f2 fd9a 	bl	80029d8 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800feaa:	2318      	movs	r3, #24
 800feac:	2200      	movs	r2, #0
 800feae:	2100      	movs	r1, #0
 800feb0:	f7f9 fb33 	bl	800951a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800feba:	2358      	movs	r3, #88	@ 0x58
 800febc:	2200      	movs	r2, #0
 800febe:	2180      	movs	r1, #128	@ 0x80
 800fec0:	f7f9 fb2b 	bl	800951a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800feca:	23c0      	movs	r3, #192	@ 0xc0
 800fecc:	2200      	movs	r2, #0
 800fece:	2181      	movs	r1, #129	@ 0x81
 800fed0:	f7f9 fb23 	bl	800951a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800feda:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800fede:	2200      	movs	r2, #0
 800fee0:	2101      	movs	r1, #1
 800fee2:	f7f9 fb1a 	bl	800951a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800feec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800fef0:	2200      	movs	r2, #0
 800fef2:	2182      	movs	r1, #130	@ 0x82
 800fef4:	f7f9 fb11 	bl	800951a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800fef8:	2300      	movs	r3, #0
}
 800fefa:	4618      	mov	r0, r3
 800fefc:	3708      	adds	r7, #8
 800fefe:	46bd      	mov	sp, r7
 800ff00:	bd80      	pop	{r7, pc}
 800ff02:	bf00      	nop
 800ff04:	200034bc 	.word	0x200034bc
 800ff08:	40005c00 	.word	0x40005c00

0800ff0c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ff0c:	b580      	push	{r7, lr}
 800ff0e:	b084      	sub	sp, #16
 800ff10:	af00      	add	r7, sp, #0
 800ff12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ff14:	2300      	movs	r3, #0
 800ff16:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ff18:	2300      	movs	r3, #0
 800ff1a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800ff22:	4618      	mov	r0, r3
 800ff24:	f7f7 ff33 	bl	8007d8e <HAL_PCD_Start>
 800ff28:	4603      	mov	r3, r0
 800ff2a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ff2c:	7bfb      	ldrb	r3, [r7, #15]
 800ff2e:	4618      	mov	r0, r3
 800ff30:	f000 f97e 	bl	8010230 <USBD_Get_USB_Status>
 800ff34:	4603      	mov	r3, r0
 800ff36:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ff38:	7bbb      	ldrb	r3, [r7, #14]
}
 800ff3a:	4618      	mov	r0, r3
 800ff3c:	3710      	adds	r7, #16
 800ff3e:	46bd      	mov	sp, r7
 800ff40:	bd80      	pop	{r7, pc}

0800ff42 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ff42:	b580      	push	{r7, lr}
 800ff44:	b084      	sub	sp, #16
 800ff46:	af00      	add	r7, sp, #0
 800ff48:	6078      	str	r0, [r7, #4]
 800ff4a:	4608      	mov	r0, r1
 800ff4c:	4611      	mov	r1, r2
 800ff4e:	461a      	mov	r2, r3
 800ff50:	4603      	mov	r3, r0
 800ff52:	70fb      	strb	r3, [r7, #3]
 800ff54:	460b      	mov	r3, r1
 800ff56:	70bb      	strb	r3, [r7, #2]
 800ff58:	4613      	mov	r3, r2
 800ff5a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ff5c:	2300      	movs	r3, #0
 800ff5e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ff60:	2300      	movs	r3, #0
 800ff62:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ff64:	687b      	ldr	r3, [r7, #4]
 800ff66:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800ff6a:	78bb      	ldrb	r3, [r7, #2]
 800ff6c:	883a      	ldrh	r2, [r7, #0]
 800ff6e:	78f9      	ldrb	r1, [r7, #3]
 800ff70:	f7f8 f87a 	bl	8008068 <HAL_PCD_EP_Open>
 800ff74:	4603      	mov	r3, r0
 800ff76:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ff78:	7bfb      	ldrb	r3, [r7, #15]
 800ff7a:	4618      	mov	r0, r3
 800ff7c:	f000 f958 	bl	8010230 <USBD_Get_USB_Status>
 800ff80:	4603      	mov	r3, r0
 800ff82:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ff84:	7bbb      	ldrb	r3, [r7, #14]
}
 800ff86:	4618      	mov	r0, r3
 800ff88:	3710      	adds	r7, #16
 800ff8a:	46bd      	mov	sp, r7
 800ff8c:	bd80      	pop	{r7, pc}

0800ff8e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ff8e:	b580      	push	{r7, lr}
 800ff90:	b084      	sub	sp, #16
 800ff92:	af00      	add	r7, sp, #0
 800ff94:	6078      	str	r0, [r7, #4]
 800ff96:	460b      	mov	r3, r1
 800ff98:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ff9a:	2300      	movs	r3, #0
 800ff9c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ff9e:	2300      	movs	r3, #0
 800ffa0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800ffa8:	78fa      	ldrb	r2, [r7, #3]
 800ffaa:	4611      	mov	r1, r2
 800ffac:	4618      	mov	r0, r3
 800ffae:	f7f8 f8ba 	bl	8008126 <HAL_PCD_EP_Close>
 800ffb2:	4603      	mov	r3, r0
 800ffb4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ffb6:	7bfb      	ldrb	r3, [r7, #15]
 800ffb8:	4618      	mov	r0, r3
 800ffba:	f000 f939 	bl	8010230 <USBD_Get_USB_Status>
 800ffbe:	4603      	mov	r3, r0
 800ffc0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ffc2:	7bbb      	ldrb	r3, [r7, #14]
}
 800ffc4:	4618      	mov	r0, r3
 800ffc6:	3710      	adds	r7, #16
 800ffc8:	46bd      	mov	sp, r7
 800ffca:	bd80      	pop	{r7, pc}

0800ffcc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ffcc:	b580      	push	{r7, lr}
 800ffce:	b084      	sub	sp, #16
 800ffd0:	af00      	add	r7, sp, #0
 800ffd2:	6078      	str	r0, [r7, #4]
 800ffd4:	460b      	mov	r3, r1
 800ffd6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ffd8:	2300      	movs	r3, #0
 800ffda:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ffdc:	2300      	movs	r3, #0
 800ffde:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ffe0:	687b      	ldr	r3, [r7, #4]
 800ffe2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800ffe6:	78fa      	ldrb	r2, [r7, #3]
 800ffe8:	4611      	mov	r1, r2
 800ffea:	4618      	mov	r0, r3
 800ffec:	f7f8 f963 	bl	80082b6 <HAL_PCD_EP_SetStall>
 800fff0:	4603      	mov	r3, r0
 800fff2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fff4:	7bfb      	ldrb	r3, [r7, #15]
 800fff6:	4618      	mov	r0, r3
 800fff8:	f000 f91a 	bl	8010230 <USBD_Get_USB_Status>
 800fffc:	4603      	mov	r3, r0
 800fffe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010000:	7bbb      	ldrb	r3, [r7, #14]
}
 8010002:	4618      	mov	r0, r3
 8010004:	3710      	adds	r7, #16
 8010006:	46bd      	mov	sp, r7
 8010008:	bd80      	pop	{r7, pc}

0801000a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801000a:	b580      	push	{r7, lr}
 801000c:	b084      	sub	sp, #16
 801000e:	af00      	add	r7, sp, #0
 8010010:	6078      	str	r0, [r7, #4]
 8010012:	460b      	mov	r3, r1
 8010014:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010016:	2300      	movs	r3, #0
 8010018:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801001a:	2300      	movs	r3, #0
 801001c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801001e:	687b      	ldr	r3, [r7, #4]
 8010020:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010024:	78fa      	ldrb	r2, [r7, #3]
 8010026:	4611      	mov	r1, r2
 8010028:	4618      	mov	r0, r3
 801002a:	f7f8 f996 	bl	800835a <HAL_PCD_EP_ClrStall>
 801002e:	4603      	mov	r3, r0
 8010030:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010032:	7bfb      	ldrb	r3, [r7, #15]
 8010034:	4618      	mov	r0, r3
 8010036:	f000 f8fb 	bl	8010230 <USBD_Get_USB_Status>
 801003a:	4603      	mov	r3, r0
 801003c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801003e:	7bbb      	ldrb	r3, [r7, #14]
}
 8010040:	4618      	mov	r0, r3
 8010042:	3710      	adds	r7, #16
 8010044:	46bd      	mov	sp, r7
 8010046:	bd80      	pop	{r7, pc}

08010048 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010048:	b480      	push	{r7}
 801004a:	b085      	sub	sp, #20
 801004c:	af00      	add	r7, sp, #0
 801004e:	6078      	str	r0, [r7, #4]
 8010050:	460b      	mov	r3, r1
 8010052:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801005a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801005c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010060:	2b00      	cmp	r3, #0
 8010062:	da0b      	bge.n	801007c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8010064:	78fb      	ldrb	r3, [r7, #3]
 8010066:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801006a:	68f9      	ldr	r1, [r7, #12]
 801006c:	4613      	mov	r3, r2
 801006e:	009b      	lsls	r3, r3, #2
 8010070:	4413      	add	r3, r2
 8010072:	00db      	lsls	r3, r3, #3
 8010074:	440b      	add	r3, r1
 8010076:	3312      	adds	r3, #18
 8010078:	781b      	ldrb	r3, [r3, #0]
 801007a:	e00b      	b.n	8010094 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801007c:	78fb      	ldrb	r3, [r7, #3]
 801007e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010082:	68f9      	ldr	r1, [r7, #12]
 8010084:	4613      	mov	r3, r2
 8010086:	009b      	lsls	r3, r3, #2
 8010088:	4413      	add	r3, r2
 801008a:	00db      	lsls	r3, r3, #3
 801008c:	440b      	add	r3, r1
 801008e:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8010092:	781b      	ldrb	r3, [r3, #0]
  }
}
 8010094:	4618      	mov	r0, r3
 8010096:	3714      	adds	r7, #20
 8010098:	46bd      	mov	sp, r7
 801009a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801009e:	4770      	bx	lr

080100a0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80100a0:	b580      	push	{r7, lr}
 80100a2:	b084      	sub	sp, #16
 80100a4:	af00      	add	r7, sp, #0
 80100a6:	6078      	str	r0, [r7, #4]
 80100a8:	460b      	mov	r3, r1
 80100aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80100ac:	2300      	movs	r3, #0
 80100ae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80100b0:	2300      	movs	r3, #0
 80100b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80100ba:	78fa      	ldrb	r2, [r7, #3]
 80100bc:	4611      	mov	r1, r2
 80100be:	4618      	mov	r0, r3
 80100c0:	f7f7 ffae 	bl	8008020 <HAL_PCD_SetAddress>
 80100c4:	4603      	mov	r3, r0
 80100c6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80100c8:	7bfb      	ldrb	r3, [r7, #15]
 80100ca:	4618      	mov	r0, r3
 80100cc:	f000 f8b0 	bl	8010230 <USBD_Get_USB_Status>
 80100d0:	4603      	mov	r3, r0
 80100d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80100d4:	7bbb      	ldrb	r3, [r7, #14]
}
 80100d6:	4618      	mov	r0, r3
 80100d8:	3710      	adds	r7, #16
 80100da:	46bd      	mov	sp, r7
 80100dc:	bd80      	pop	{r7, pc}

080100de <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80100de:	b580      	push	{r7, lr}
 80100e0:	b086      	sub	sp, #24
 80100e2:	af00      	add	r7, sp, #0
 80100e4:	60f8      	str	r0, [r7, #12]
 80100e6:	607a      	str	r2, [r7, #4]
 80100e8:	603b      	str	r3, [r7, #0]
 80100ea:	460b      	mov	r3, r1
 80100ec:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80100ee:	2300      	movs	r3, #0
 80100f0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80100f2:	2300      	movs	r3, #0
 80100f4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80100f6:	68fb      	ldr	r3, [r7, #12]
 80100f8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80100fc:	7af9      	ldrb	r1, [r7, #11]
 80100fe:	683b      	ldr	r3, [r7, #0]
 8010100:	687a      	ldr	r2, [r7, #4]
 8010102:	f7f8 f8a1 	bl	8008248 <HAL_PCD_EP_Transmit>
 8010106:	4603      	mov	r3, r0
 8010108:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801010a:	7dfb      	ldrb	r3, [r7, #23]
 801010c:	4618      	mov	r0, r3
 801010e:	f000 f88f 	bl	8010230 <USBD_Get_USB_Status>
 8010112:	4603      	mov	r3, r0
 8010114:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010116:	7dbb      	ldrb	r3, [r7, #22]
}
 8010118:	4618      	mov	r0, r3
 801011a:	3718      	adds	r7, #24
 801011c:	46bd      	mov	sp, r7
 801011e:	bd80      	pop	{r7, pc}

08010120 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010120:	b580      	push	{r7, lr}
 8010122:	b086      	sub	sp, #24
 8010124:	af00      	add	r7, sp, #0
 8010126:	60f8      	str	r0, [r7, #12]
 8010128:	607a      	str	r2, [r7, #4]
 801012a:	603b      	str	r3, [r7, #0]
 801012c:	460b      	mov	r3, r1
 801012e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010130:	2300      	movs	r3, #0
 8010132:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010134:	2300      	movs	r3, #0
 8010136:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8010138:	68fb      	ldr	r3, [r7, #12]
 801013a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801013e:	7af9      	ldrb	r1, [r7, #11]
 8010140:	683b      	ldr	r3, [r7, #0]
 8010142:	687a      	ldr	r2, [r7, #4]
 8010144:	f7f8 f837 	bl	80081b6 <HAL_PCD_EP_Receive>
 8010148:	4603      	mov	r3, r0
 801014a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801014c:	7dfb      	ldrb	r3, [r7, #23]
 801014e:	4618      	mov	r0, r3
 8010150:	f000 f86e 	bl	8010230 <USBD_Get_USB_Status>
 8010154:	4603      	mov	r3, r0
 8010156:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010158:	7dbb      	ldrb	r3, [r7, #22]
}
 801015a:	4618      	mov	r0, r3
 801015c:	3718      	adds	r7, #24
 801015e:	46bd      	mov	sp, r7
 8010160:	bd80      	pop	{r7, pc}

08010162 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010162:	b580      	push	{r7, lr}
 8010164:	b082      	sub	sp, #8
 8010166:	af00      	add	r7, sp, #0
 8010168:	6078      	str	r0, [r7, #4]
 801016a:	460b      	mov	r3, r1
 801016c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010174:	78fa      	ldrb	r2, [r7, #3]
 8010176:	4611      	mov	r1, r2
 8010178:	4618      	mov	r0, r3
 801017a:	f7f8 f84d 	bl	8008218 <HAL_PCD_EP_GetRxCount>
 801017e:	4603      	mov	r3, r0
}
 8010180:	4618      	mov	r0, r3
 8010182:	3708      	adds	r7, #8
 8010184:	46bd      	mov	sp, r7
 8010186:	bd80      	pop	{r7, pc}

08010188 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010188:	b580      	push	{r7, lr}
 801018a:	b082      	sub	sp, #8
 801018c:	af00      	add	r7, sp, #0
 801018e:	6078      	str	r0, [r7, #4]
 8010190:	460b      	mov	r3, r1
 8010192:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8010194:	78fb      	ldrb	r3, [r7, #3]
 8010196:	2b00      	cmp	r3, #0
 8010198:	d002      	beq.n	80101a0 <HAL_PCDEx_LPM_Callback+0x18>
 801019a:	2b01      	cmp	r3, #1
 801019c:	d013      	beq.n	80101c6 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 801019e:	e023      	b.n	80101e8 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 80101a0:	687b      	ldr	r3, [r7, #4]
 80101a2:	7a5b      	ldrb	r3, [r3, #9]
 80101a4:	2b00      	cmp	r3, #0
 80101a6:	d007      	beq.n	80101b8 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80101a8:	f000 f83c 	bl	8010224 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80101ac:	4b10      	ldr	r3, [pc, #64]	@ (80101f0 <HAL_PCDEx_LPM_Callback+0x68>)
 80101ae:	691b      	ldr	r3, [r3, #16]
 80101b0:	4a0f      	ldr	r2, [pc, #60]	@ (80101f0 <HAL_PCDEx_LPM_Callback+0x68>)
 80101b2:	f023 0306 	bic.w	r3, r3, #6
 80101b6:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80101be:	4618      	mov	r0, r3
 80101c0:	f7fe fc3e 	bl	800ea40 <USBD_LL_Resume>
    break;
 80101c4:	e010      	b.n	80101e8 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80101cc:	4618      	mov	r0, r3
 80101ce:	f7fe fc21 	bl	800ea14 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	7a5b      	ldrb	r3, [r3, #9]
 80101d6:	2b00      	cmp	r3, #0
 80101d8:	d005      	beq.n	80101e6 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80101da:	4b05      	ldr	r3, [pc, #20]	@ (80101f0 <HAL_PCDEx_LPM_Callback+0x68>)
 80101dc:	691b      	ldr	r3, [r3, #16]
 80101de:	4a04      	ldr	r2, [pc, #16]	@ (80101f0 <HAL_PCDEx_LPM_Callback+0x68>)
 80101e0:	f043 0306 	orr.w	r3, r3, #6
 80101e4:	6113      	str	r3, [r2, #16]
    break;
 80101e6:	bf00      	nop
}
 80101e8:	bf00      	nop
 80101ea:	3708      	adds	r7, #8
 80101ec:	46bd      	mov	sp, r7
 80101ee:	bd80      	pop	{r7, pc}
 80101f0:	e000ed00 	.word	0xe000ed00

080101f4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80101f4:	b480      	push	{r7}
 80101f6:	b083      	sub	sp, #12
 80101f8:	af00      	add	r7, sp, #0
 80101fa:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80101fc:	4b03      	ldr	r3, [pc, #12]	@ (801020c <USBD_static_malloc+0x18>)
}
 80101fe:	4618      	mov	r0, r3
 8010200:	370c      	adds	r7, #12
 8010202:	46bd      	mov	sp, r7
 8010204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010208:	4770      	bx	lr
 801020a:	bf00      	nop
 801020c:	20003798 	.word	0x20003798

08010210 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8010210:	b480      	push	{r7}
 8010212:	b083      	sub	sp, #12
 8010214:	af00      	add	r7, sp, #0
 8010216:	6078      	str	r0, [r7, #4]

}
 8010218:	bf00      	nop
 801021a:	370c      	adds	r7, #12
 801021c:	46bd      	mov	sp, r7
 801021e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010222:	4770      	bx	lr

08010224 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8010224:	b580      	push	{r7, lr}
 8010226:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8010228:	f7f2 f932 	bl	8002490 <SystemClock_Config>
}
 801022c:	bf00      	nop
 801022e:	bd80      	pop	{r7, pc}

08010230 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8010230:	b480      	push	{r7}
 8010232:	b085      	sub	sp, #20
 8010234:	af00      	add	r7, sp, #0
 8010236:	4603      	mov	r3, r0
 8010238:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801023a:	2300      	movs	r3, #0
 801023c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801023e:	79fb      	ldrb	r3, [r7, #7]
 8010240:	2b03      	cmp	r3, #3
 8010242:	d817      	bhi.n	8010274 <USBD_Get_USB_Status+0x44>
 8010244:	a201      	add	r2, pc, #4	@ (adr r2, 801024c <USBD_Get_USB_Status+0x1c>)
 8010246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801024a:	bf00      	nop
 801024c:	0801025d 	.word	0x0801025d
 8010250:	08010263 	.word	0x08010263
 8010254:	08010269 	.word	0x08010269
 8010258:	0801026f 	.word	0x0801026f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801025c:	2300      	movs	r3, #0
 801025e:	73fb      	strb	r3, [r7, #15]
    break;
 8010260:	e00b      	b.n	801027a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8010262:	2303      	movs	r3, #3
 8010264:	73fb      	strb	r3, [r7, #15]
    break;
 8010266:	e008      	b.n	801027a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8010268:	2301      	movs	r3, #1
 801026a:	73fb      	strb	r3, [r7, #15]
    break;
 801026c:	e005      	b.n	801027a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801026e:	2303      	movs	r3, #3
 8010270:	73fb      	strb	r3, [r7, #15]
    break;
 8010272:	e002      	b.n	801027a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8010274:	2303      	movs	r3, #3
 8010276:	73fb      	strb	r3, [r7, #15]
    break;
 8010278:	bf00      	nop
  }
  return usb_status;
 801027a:	7bfb      	ldrb	r3, [r7, #15]
}
 801027c:	4618      	mov	r0, r3
 801027e:	3714      	adds	r7, #20
 8010280:	46bd      	mov	sp, r7
 8010282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010286:	4770      	bx	lr

08010288 <__cvt>:
 8010288:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801028c:	ec57 6b10 	vmov	r6, r7, d0
 8010290:	2f00      	cmp	r7, #0
 8010292:	460c      	mov	r4, r1
 8010294:	4619      	mov	r1, r3
 8010296:	463b      	mov	r3, r7
 8010298:	bfbb      	ittet	lt
 801029a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801029e:	461f      	movlt	r7, r3
 80102a0:	2300      	movge	r3, #0
 80102a2:	232d      	movlt	r3, #45	@ 0x2d
 80102a4:	700b      	strb	r3, [r1, #0]
 80102a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80102a8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80102ac:	4691      	mov	r9, r2
 80102ae:	f023 0820 	bic.w	r8, r3, #32
 80102b2:	bfbc      	itt	lt
 80102b4:	4632      	movlt	r2, r6
 80102b6:	4616      	movlt	r6, r2
 80102b8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80102bc:	d005      	beq.n	80102ca <__cvt+0x42>
 80102be:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80102c2:	d100      	bne.n	80102c6 <__cvt+0x3e>
 80102c4:	3401      	adds	r4, #1
 80102c6:	2102      	movs	r1, #2
 80102c8:	e000      	b.n	80102cc <__cvt+0x44>
 80102ca:	2103      	movs	r1, #3
 80102cc:	ab03      	add	r3, sp, #12
 80102ce:	9301      	str	r3, [sp, #4]
 80102d0:	ab02      	add	r3, sp, #8
 80102d2:	9300      	str	r3, [sp, #0]
 80102d4:	ec47 6b10 	vmov	d0, r6, r7
 80102d8:	4653      	mov	r3, sl
 80102da:	4622      	mov	r2, r4
 80102dc:	f000 feb8 	bl	8011050 <_dtoa_r>
 80102e0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80102e4:	4605      	mov	r5, r0
 80102e6:	d119      	bne.n	801031c <__cvt+0x94>
 80102e8:	f019 0f01 	tst.w	r9, #1
 80102ec:	d00e      	beq.n	801030c <__cvt+0x84>
 80102ee:	eb00 0904 	add.w	r9, r0, r4
 80102f2:	2200      	movs	r2, #0
 80102f4:	2300      	movs	r3, #0
 80102f6:	4630      	mov	r0, r6
 80102f8:	4639      	mov	r1, r7
 80102fa:	f7f0 fc0d 	bl	8000b18 <__aeabi_dcmpeq>
 80102fe:	b108      	cbz	r0, 8010304 <__cvt+0x7c>
 8010300:	f8cd 900c 	str.w	r9, [sp, #12]
 8010304:	2230      	movs	r2, #48	@ 0x30
 8010306:	9b03      	ldr	r3, [sp, #12]
 8010308:	454b      	cmp	r3, r9
 801030a:	d31e      	bcc.n	801034a <__cvt+0xc2>
 801030c:	9b03      	ldr	r3, [sp, #12]
 801030e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010310:	1b5b      	subs	r3, r3, r5
 8010312:	4628      	mov	r0, r5
 8010314:	6013      	str	r3, [r2, #0]
 8010316:	b004      	add	sp, #16
 8010318:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801031c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010320:	eb00 0904 	add.w	r9, r0, r4
 8010324:	d1e5      	bne.n	80102f2 <__cvt+0x6a>
 8010326:	7803      	ldrb	r3, [r0, #0]
 8010328:	2b30      	cmp	r3, #48	@ 0x30
 801032a:	d10a      	bne.n	8010342 <__cvt+0xba>
 801032c:	2200      	movs	r2, #0
 801032e:	2300      	movs	r3, #0
 8010330:	4630      	mov	r0, r6
 8010332:	4639      	mov	r1, r7
 8010334:	f7f0 fbf0 	bl	8000b18 <__aeabi_dcmpeq>
 8010338:	b918      	cbnz	r0, 8010342 <__cvt+0xba>
 801033a:	f1c4 0401 	rsb	r4, r4, #1
 801033e:	f8ca 4000 	str.w	r4, [sl]
 8010342:	f8da 3000 	ldr.w	r3, [sl]
 8010346:	4499      	add	r9, r3
 8010348:	e7d3      	b.n	80102f2 <__cvt+0x6a>
 801034a:	1c59      	adds	r1, r3, #1
 801034c:	9103      	str	r1, [sp, #12]
 801034e:	701a      	strb	r2, [r3, #0]
 8010350:	e7d9      	b.n	8010306 <__cvt+0x7e>

08010352 <__exponent>:
 8010352:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010354:	2900      	cmp	r1, #0
 8010356:	bfba      	itte	lt
 8010358:	4249      	neglt	r1, r1
 801035a:	232d      	movlt	r3, #45	@ 0x2d
 801035c:	232b      	movge	r3, #43	@ 0x2b
 801035e:	2909      	cmp	r1, #9
 8010360:	7002      	strb	r2, [r0, #0]
 8010362:	7043      	strb	r3, [r0, #1]
 8010364:	dd29      	ble.n	80103ba <__exponent+0x68>
 8010366:	f10d 0307 	add.w	r3, sp, #7
 801036a:	461d      	mov	r5, r3
 801036c:	270a      	movs	r7, #10
 801036e:	461a      	mov	r2, r3
 8010370:	fbb1 f6f7 	udiv	r6, r1, r7
 8010374:	fb07 1416 	mls	r4, r7, r6, r1
 8010378:	3430      	adds	r4, #48	@ 0x30
 801037a:	f802 4c01 	strb.w	r4, [r2, #-1]
 801037e:	460c      	mov	r4, r1
 8010380:	2c63      	cmp	r4, #99	@ 0x63
 8010382:	f103 33ff 	add.w	r3, r3, #4294967295
 8010386:	4631      	mov	r1, r6
 8010388:	dcf1      	bgt.n	801036e <__exponent+0x1c>
 801038a:	3130      	adds	r1, #48	@ 0x30
 801038c:	1e94      	subs	r4, r2, #2
 801038e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8010392:	1c41      	adds	r1, r0, #1
 8010394:	4623      	mov	r3, r4
 8010396:	42ab      	cmp	r3, r5
 8010398:	d30a      	bcc.n	80103b0 <__exponent+0x5e>
 801039a:	f10d 0309 	add.w	r3, sp, #9
 801039e:	1a9b      	subs	r3, r3, r2
 80103a0:	42ac      	cmp	r4, r5
 80103a2:	bf88      	it	hi
 80103a4:	2300      	movhi	r3, #0
 80103a6:	3302      	adds	r3, #2
 80103a8:	4403      	add	r3, r0
 80103aa:	1a18      	subs	r0, r3, r0
 80103ac:	b003      	add	sp, #12
 80103ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80103b0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80103b4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80103b8:	e7ed      	b.n	8010396 <__exponent+0x44>
 80103ba:	2330      	movs	r3, #48	@ 0x30
 80103bc:	3130      	adds	r1, #48	@ 0x30
 80103be:	7083      	strb	r3, [r0, #2]
 80103c0:	70c1      	strb	r1, [r0, #3]
 80103c2:	1d03      	adds	r3, r0, #4
 80103c4:	e7f1      	b.n	80103aa <__exponent+0x58>
	...

080103c8 <_printf_float>:
 80103c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80103cc:	b08d      	sub	sp, #52	@ 0x34
 80103ce:	460c      	mov	r4, r1
 80103d0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80103d4:	4616      	mov	r6, r2
 80103d6:	461f      	mov	r7, r3
 80103d8:	4605      	mov	r5, r0
 80103da:	f000 fd2b 	bl	8010e34 <_localeconv_r>
 80103de:	6803      	ldr	r3, [r0, #0]
 80103e0:	9304      	str	r3, [sp, #16]
 80103e2:	4618      	mov	r0, r3
 80103e4:	f7ef ff6c 	bl	80002c0 <strlen>
 80103e8:	2300      	movs	r3, #0
 80103ea:	930a      	str	r3, [sp, #40]	@ 0x28
 80103ec:	f8d8 3000 	ldr.w	r3, [r8]
 80103f0:	9005      	str	r0, [sp, #20]
 80103f2:	3307      	adds	r3, #7
 80103f4:	f023 0307 	bic.w	r3, r3, #7
 80103f8:	f103 0208 	add.w	r2, r3, #8
 80103fc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8010400:	f8d4 b000 	ldr.w	fp, [r4]
 8010404:	f8c8 2000 	str.w	r2, [r8]
 8010408:	e9d3 8900 	ldrd	r8, r9, [r3]
 801040c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8010410:	9307      	str	r3, [sp, #28]
 8010412:	f8cd 8018 	str.w	r8, [sp, #24]
 8010416:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801041a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801041e:	4b9c      	ldr	r3, [pc, #624]	@ (8010690 <_printf_float+0x2c8>)
 8010420:	f04f 32ff 	mov.w	r2, #4294967295
 8010424:	f7f0 fbaa 	bl	8000b7c <__aeabi_dcmpun>
 8010428:	bb70      	cbnz	r0, 8010488 <_printf_float+0xc0>
 801042a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801042e:	4b98      	ldr	r3, [pc, #608]	@ (8010690 <_printf_float+0x2c8>)
 8010430:	f04f 32ff 	mov.w	r2, #4294967295
 8010434:	f7f0 fb84 	bl	8000b40 <__aeabi_dcmple>
 8010438:	bb30      	cbnz	r0, 8010488 <_printf_float+0xc0>
 801043a:	2200      	movs	r2, #0
 801043c:	2300      	movs	r3, #0
 801043e:	4640      	mov	r0, r8
 8010440:	4649      	mov	r1, r9
 8010442:	f7f0 fb73 	bl	8000b2c <__aeabi_dcmplt>
 8010446:	b110      	cbz	r0, 801044e <_printf_float+0x86>
 8010448:	232d      	movs	r3, #45	@ 0x2d
 801044a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801044e:	4a91      	ldr	r2, [pc, #580]	@ (8010694 <_printf_float+0x2cc>)
 8010450:	4b91      	ldr	r3, [pc, #580]	@ (8010698 <_printf_float+0x2d0>)
 8010452:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8010456:	bf8c      	ite	hi
 8010458:	4690      	movhi	r8, r2
 801045a:	4698      	movls	r8, r3
 801045c:	2303      	movs	r3, #3
 801045e:	6123      	str	r3, [r4, #16]
 8010460:	f02b 0304 	bic.w	r3, fp, #4
 8010464:	6023      	str	r3, [r4, #0]
 8010466:	f04f 0900 	mov.w	r9, #0
 801046a:	9700      	str	r7, [sp, #0]
 801046c:	4633      	mov	r3, r6
 801046e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8010470:	4621      	mov	r1, r4
 8010472:	4628      	mov	r0, r5
 8010474:	f000 f9d2 	bl	801081c <_printf_common>
 8010478:	3001      	adds	r0, #1
 801047a:	f040 808d 	bne.w	8010598 <_printf_float+0x1d0>
 801047e:	f04f 30ff 	mov.w	r0, #4294967295
 8010482:	b00d      	add	sp, #52	@ 0x34
 8010484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010488:	4642      	mov	r2, r8
 801048a:	464b      	mov	r3, r9
 801048c:	4640      	mov	r0, r8
 801048e:	4649      	mov	r1, r9
 8010490:	f7f0 fb74 	bl	8000b7c <__aeabi_dcmpun>
 8010494:	b140      	cbz	r0, 80104a8 <_printf_float+0xe0>
 8010496:	464b      	mov	r3, r9
 8010498:	2b00      	cmp	r3, #0
 801049a:	bfbc      	itt	lt
 801049c:	232d      	movlt	r3, #45	@ 0x2d
 801049e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80104a2:	4a7e      	ldr	r2, [pc, #504]	@ (801069c <_printf_float+0x2d4>)
 80104a4:	4b7e      	ldr	r3, [pc, #504]	@ (80106a0 <_printf_float+0x2d8>)
 80104a6:	e7d4      	b.n	8010452 <_printf_float+0x8a>
 80104a8:	6863      	ldr	r3, [r4, #4]
 80104aa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80104ae:	9206      	str	r2, [sp, #24]
 80104b0:	1c5a      	adds	r2, r3, #1
 80104b2:	d13b      	bne.n	801052c <_printf_float+0x164>
 80104b4:	2306      	movs	r3, #6
 80104b6:	6063      	str	r3, [r4, #4]
 80104b8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80104bc:	2300      	movs	r3, #0
 80104be:	6022      	str	r2, [r4, #0]
 80104c0:	9303      	str	r3, [sp, #12]
 80104c2:	ab0a      	add	r3, sp, #40	@ 0x28
 80104c4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80104c8:	ab09      	add	r3, sp, #36	@ 0x24
 80104ca:	9300      	str	r3, [sp, #0]
 80104cc:	6861      	ldr	r1, [r4, #4]
 80104ce:	ec49 8b10 	vmov	d0, r8, r9
 80104d2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80104d6:	4628      	mov	r0, r5
 80104d8:	f7ff fed6 	bl	8010288 <__cvt>
 80104dc:	9b06      	ldr	r3, [sp, #24]
 80104de:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80104e0:	2b47      	cmp	r3, #71	@ 0x47
 80104e2:	4680      	mov	r8, r0
 80104e4:	d129      	bne.n	801053a <_printf_float+0x172>
 80104e6:	1cc8      	adds	r0, r1, #3
 80104e8:	db02      	blt.n	80104f0 <_printf_float+0x128>
 80104ea:	6863      	ldr	r3, [r4, #4]
 80104ec:	4299      	cmp	r1, r3
 80104ee:	dd41      	ble.n	8010574 <_printf_float+0x1ac>
 80104f0:	f1aa 0a02 	sub.w	sl, sl, #2
 80104f4:	fa5f fa8a 	uxtb.w	sl, sl
 80104f8:	3901      	subs	r1, #1
 80104fa:	4652      	mov	r2, sl
 80104fc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8010500:	9109      	str	r1, [sp, #36]	@ 0x24
 8010502:	f7ff ff26 	bl	8010352 <__exponent>
 8010506:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010508:	1813      	adds	r3, r2, r0
 801050a:	2a01      	cmp	r2, #1
 801050c:	4681      	mov	r9, r0
 801050e:	6123      	str	r3, [r4, #16]
 8010510:	dc02      	bgt.n	8010518 <_printf_float+0x150>
 8010512:	6822      	ldr	r2, [r4, #0]
 8010514:	07d2      	lsls	r2, r2, #31
 8010516:	d501      	bpl.n	801051c <_printf_float+0x154>
 8010518:	3301      	adds	r3, #1
 801051a:	6123      	str	r3, [r4, #16]
 801051c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8010520:	2b00      	cmp	r3, #0
 8010522:	d0a2      	beq.n	801046a <_printf_float+0xa2>
 8010524:	232d      	movs	r3, #45	@ 0x2d
 8010526:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801052a:	e79e      	b.n	801046a <_printf_float+0xa2>
 801052c:	9a06      	ldr	r2, [sp, #24]
 801052e:	2a47      	cmp	r2, #71	@ 0x47
 8010530:	d1c2      	bne.n	80104b8 <_printf_float+0xf0>
 8010532:	2b00      	cmp	r3, #0
 8010534:	d1c0      	bne.n	80104b8 <_printf_float+0xf0>
 8010536:	2301      	movs	r3, #1
 8010538:	e7bd      	b.n	80104b6 <_printf_float+0xee>
 801053a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801053e:	d9db      	bls.n	80104f8 <_printf_float+0x130>
 8010540:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8010544:	d118      	bne.n	8010578 <_printf_float+0x1b0>
 8010546:	2900      	cmp	r1, #0
 8010548:	6863      	ldr	r3, [r4, #4]
 801054a:	dd0b      	ble.n	8010564 <_printf_float+0x19c>
 801054c:	6121      	str	r1, [r4, #16]
 801054e:	b913      	cbnz	r3, 8010556 <_printf_float+0x18e>
 8010550:	6822      	ldr	r2, [r4, #0]
 8010552:	07d0      	lsls	r0, r2, #31
 8010554:	d502      	bpl.n	801055c <_printf_float+0x194>
 8010556:	3301      	adds	r3, #1
 8010558:	440b      	add	r3, r1
 801055a:	6123      	str	r3, [r4, #16]
 801055c:	65a1      	str	r1, [r4, #88]	@ 0x58
 801055e:	f04f 0900 	mov.w	r9, #0
 8010562:	e7db      	b.n	801051c <_printf_float+0x154>
 8010564:	b913      	cbnz	r3, 801056c <_printf_float+0x1a4>
 8010566:	6822      	ldr	r2, [r4, #0]
 8010568:	07d2      	lsls	r2, r2, #31
 801056a:	d501      	bpl.n	8010570 <_printf_float+0x1a8>
 801056c:	3302      	adds	r3, #2
 801056e:	e7f4      	b.n	801055a <_printf_float+0x192>
 8010570:	2301      	movs	r3, #1
 8010572:	e7f2      	b.n	801055a <_printf_float+0x192>
 8010574:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8010578:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801057a:	4299      	cmp	r1, r3
 801057c:	db05      	blt.n	801058a <_printf_float+0x1c2>
 801057e:	6823      	ldr	r3, [r4, #0]
 8010580:	6121      	str	r1, [r4, #16]
 8010582:	07d8      	lsls	r0, r3, #31
 8010584:	d5ea      	bpl.n	801055c <_printf_float+0x194>
 8010586:	1c4b      	adds	r3, r1, #1
 8010588:	e7e7      	b.n	801055a <_printf_float+0x192>
 801058a:	2900      	cmp	r1, #0
 801058c:	bfd4      	ite	le
 801058e:	f1c1 0202 	rsble	r2, r1, #2
 8010592:	2201      	movgt	r2, #1
 8010594:	4413      	add	r3, r2
 8010596:	e7e0      	b.n	801055a <_printf_float+0x192>
 8010598:	6823      	ldr	r3, [r4, #0]
 801059a:	055a      	lsls	r2, r3, #21
 801059c:	d407      	bmi.n	80105ae <_printf_float+0x1e6>
 801059e:	6923      	ldr	r3, [r4, #16]
 80105a0:	4642      	mov	r2, r8
 80105a2:	4631      	mov	r1, r6
 80105a4:	4628      	mov	r0, r5
 80105a6:	47b8      	blx	r7
 80105a8:	3001      	adds	r0, #1
 80105aa:	d12b      	bne.n	8010604 <_printf_float+0x23c>
 80105ac:	e767      	b.n	801047e <_printf_float+0xb6>
 80105ae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80105b2:	f240 80dd 	bls.w	8010770 <_printf_float+0x3a8>
 80105b6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80105ba:	2200      	movs	r2, #0
 80105bc:	2300      	movs	r3, #0
 80105be:	f7f0 faab 	bl	8000b18 <__aeabi_dcmpeq>
 80105c2:	2800      	cmp	r0, #0
 80105c4:	d033      	beq.n	801062e <_printf_float+0x266>
 80105c6:	4a37      	ldr	r2, [pc, #220]	@ (80106a4 <_printf_float+0x2dc>)
 80105c8:	2301      	movs	r3, #1
 80105ca:	4631      	mov	r1, r6
 80105cc:	4628      	mov	r0, r5
 80105ce:	47b8      	blx	r7
 80105d0:	3001      	adds	r0, #1
 80105d2:	f43f af54 	beq.w	801047e <_printf_float+0xb6>
 80105d6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80105da:	4543      	cmp	r3, r8
 80105dc:	db02      	blt.n	80105e4 <_printf_float+0x21c>
 80105de:	6823      	ldr	r3, [r4, #0]
 80105e0:	07d8      	lsls	r0, r3, #31
 80105e2:	d50f      	bpl.n	8010604 <_printf_float+0x23c>
 80105e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80105e8:	4631      	mov	r1, r6
 80105ea:	4628      	mov	r0, r5
 80105ec:	47b8      	blx	r7
 80105ee:	3001      	adds	r0, #1
 80105f0:	f43f af45 	beq.w	801047e <_printf_float+0xb6>
 80105f4:	f04f 0900 	mov.w	r9, #0
 80105f8:	f108 38ff 	add.w	r8, r8, #4294967295
 80105fc:	f104 0a1a 	add.w	sl, r4, #26
 8010600:	45c8      	cmp	r8, r9
 8010602:	dc09      	bgt.n	8010618 <_printf_float+0x250>
 8010604:	6823      	ldr	r3, [r4, #0]
 8010606:	079b      	lsls	r3, r3, #30
 8010608:	f100 8103 	bmi.w	8010812 <_printf_float+0x44a>
 801060c:	68e0      	ldr	r0, [r4, #12]
 801060e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010610:	4298      	cmp	r0, r3
 8010612:	bfb8      	it	lt
 8010614:	4618      	movlt	r0, r3
 8010616:	e734      	b.n	8010482 <_printf_float+0xba>
 8010618:	2301      	movs	r3, #1
 801061a:	4652      	mov	r2, sl
 801061c:	4631      	mov	r1, r6
 801061e:	4628      	mov	r0, r5
 8010620:	47b8      	blx	r7
 8010622:	3001      	adds	r0, #1
 8010624:	f43f af2b 	beq.w	801047e <_printf_float+0xb6>
 8010628:	f109 0901 	add.w	r9, r9, #1
 801062c:	e7e8      	b.n	8010600 <_printf_float+0x238>
 801062e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010630:	2b00      	cmp	r3, #0
 8010632:	dc39      	bgt.n	80106a8 <_printf_float+0x2e0>
 8010634:	4a1b      	ldr	r2, [pc, #108]	@ (80106a4 <_printf_float+0x2dc>)
 8010636:	2301      	movs	r3, #1
 8010638:	4631      	mov	r1, r6
 801063a:	4628      	mov	r0, r5
 801063c:	47b8      	blx	r7
 801063e:	3001      	adds	r0, #1
 8010640:	f43f af1d 	beq.w	801047e <_printf_float+0xb6>
 8010644:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8010648:	ea59 0303 	orrs.w	r3, r9, r3
 801064c:	d102      	bne.n	8010654 <_printf_float+0x28c>
 801064e:	6823      	ldr	r3, [r4, #0]
 8010650:	07d9      	lsls	r1, r3, #31
 8010652:	d5d7      	bpl.n	8010604 <_printf_float+0x23c>
 8010654:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010658:	4631      	mov	r1, r6
 801065a:	4628      	mov	r0, r5
 801065c:	47b8      	blx	r7
 801065e:	3001      	adds	r0, #1
 8010660:	f43f af0d 	beq.w	801047e <_printf_float+0xb6>
 8010664:	f04f 0a00 	mov.w	sl, #0
 8010668:	f104 0b1a 	add.w	fp, r4, #26
 801066c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801066e:	425b      	negs	r3, r3
 8010670:	4553      	cmp	r3, sl
 8010672:	dc01      	bgt.n	8010678 <_printf_float+0x2b0>
 8010674:	464b      	mov	r3, r9
 8010676:	e793      	b.n	80105a0 <_printf_float+0x1d8>
 8010678:	2301      	movs	r3, #1
 801067a:	465a      	mov	r2, fp
 801067c:	4631      	mov	r1, r6
 801067e:	4628      	mov	r0, r5
 8010680:	47b8      	blx	r7
 8010682:	3001      	adds	r0, #1
 8010684:	f43f aefb 	beq.w	801047e <_printf_float+0xb6>
 8010688:	f10a 0a01 	add.w	sl, sl, #1
 801068c:	e7ee      	b.n	801066c <_printf_float+0x2a4>
 801068e:	bf00      	nop
 8010690:	7fefffff 	.word	0x7fefffff
 8010694:	08014c8c 	.word	0x08014c8c
 8010698:	08014c88 	.word	0x08014c88
 801069c:	08014c94 	.word	0x08014c94
 80106a0:	08014c90 	.word	0x08014c90
 80106a4:	08014c98 	.word	0x08014c98
 80106a8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80106aa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80106ae:	4553      	cmp	r3, sl
 80106b0:	bfa8      	it	ge
 80106b2:	4653      	movge	r3, sl
 80106b4:	2b00      	cmp	r3, #0
 80106b6:	4699      	mov	r9, r3
 80106b8:	dc36      	bgt.n	8010728 <_printf_float+0x360>
 80106ba:	f04f 0b00 	mov.w	fp, #0
 80106be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80106c2:	f104 021a 	add.w	r2, r4, #26
 80106c6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80106c8:	9306      	str	r3, [sp, #24]
 80106ca:	eba3 0309 	sub.w	r3, r3, r9
 80106ce:	455b      	cmp	r3, fp
 80106d0:	dc31      	bgt.n	8010736 <_printf_float+0x36e>
 80106d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80106d4:	459a      	cmp	sl, r3
 80106d6:	dc3a      	bgt.n	801074e <_printf_float+0x386>
 80106d8:	6823      	ldr	r3, [r4, #0]
 80106da:	07da      	lsls	r2, r3, #31
 80106dc:	d437      	bmi.n	801074e <_printf_float+0x386>
 80106de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80106e0:	ebaa 0903 	sub.w	r9, sl, r3
 80106e4:	9b06      	ldr	r3, [sp, #24]
 80106e6:	ebaa 0303 	sub.w	r3, sl, r3
 80106ea:	4599      	cmp	r9, r3
 80106ec:	bfa8      	it	ge
 80106ee:	4699      	movge	r9, r3
 80106f0:	f1b9 0f00 	cmp.w	r9, #0
 80106f4:	dc33      	bgt.n	801075e <_printf_float+0x396>
 80106f6:	f04f 0800 	mov.w	r8, #0
 80106fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80106fe:	f104 0b1a 	add.w	fp, r4, #26
 8010702:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010704:	ebaa 0303 	sub.w	r3, sl, r3
 8010708:	eba3 0309 	sub.w	r3, r3, r9
 801070c:	4543      	cmp	r3, r8
 801070e:	f77f af79 	ble.w	8010604 <_printf_float+0x23c>
 8010712:	2301      	movs	r3, #1
 8010714:	465a      	mov	r2, fp
 8010716:	4631      	mov	r1, r6
 8010718:	4628      	mov	r0, r5
 801071a:	47b8      	blx	r7
 801071c:	3001      	adds	r0, #1
 801071e:	f43f aeae 	beq.w	801047e <_printf_float+0xb6>
 8010722:	f108 0801 	add.w	r8, r8, #1
 8010726:	e7ec      	b.n	8010702 <_printf_float+0x33a>
 8010728:	4642      	mov	r2, r8
 801072a:	4631      	mov	r1, r6
 801072c:	4628      	mov	r0, r5
 801072e:	47b8      	blx	r7
 8010730:	3001      	adds	r0, #1
 8010732:	d1c2      	bne.n	80106ba <_printf_float+0x2f2>
 8010734:	e6a3      	b.n	801047e <_printf_float+0xb6>
 8010736:	2301      	movs	r3, #1
 8010738:	4631      	mov	r1, r6
 801073a:	4628      	mov	r0, r5
 801073c:	9206      	str	r2, [sp, #24]
 801073e:	47b8      	blx	r7
 8010740:	3001      	adds	r0, #1
 8010742:	f43f ae9c 	beq.w	801047e <_printf_float+0xb6>
 8010746:	9a06      	ldr	r2, [sp, #24]
 8010748:	f10b 0b01 	add.w	fp, fp, #1
 801074c:	e7bb      	b.n	80106c6 <_printf_float+0x2fe>
 801074e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010752:	4631      	mov	r1, r6
 8010754:	4628      	mov	r0, r5
 8010756:	47b8      	blx	r7
 8010758:	3001      	adds	r0, #1
 801075a:	d1c0      	bne.n	80106de <_printf_float+0x316>
 801075c:	e68f      	b.n	801047e <_printf_float+0xb6>
 801075e:	9a06      	ldr	r2, [sp, #24]
 8010760:	464b      	mov	r3, r9
 8010762:	4442      	add	r2, r8
 8010764:	4631      	mov	r1, r6
 8010766:	4628      	mov	r0, r5
 8010768:	47b8      	blx	r7
 801076a:	3001      	adds	r0, #1
 801076c:	d1c3      	bne.n	80106f6 <_printf_float+0x32e>
 801076e:	e686      	b.n	801047e <_printf_float+0xb6>
 8010770:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010774:	f1ba 0f01 	cmp.w	sl, #1
 8010778:	dc01      	bgt.n	801077e <_printf_float+0x3b6>
 801077a:	07db      	lsls	r3, r3, #31
 801077c:	d536      	bpl.n	80107ec <_printf_float+0x424>
 801077e:	2301      	movs	r3, #1
 8010780:	4642      	mov	r2, r8
 8010782:	4631      	mov	r1, r6
 8010784:	4628      	mov	r0, r5
 8010786:	47b8      	blx	r7
 8010788:	3001      	adds	r0, #1
 801078a:	f43f ae78 	beq.w	801047e <_printf_float+0xb6>
 801078e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010792:	4631      	mov	r1, r6
 8010794:	4628      	mov	r0, r5
 8010796:	47b8      	blx	r7
 8010798:	3001      	adds	r0, #1
 801079a:	f43f ae70 	beq.w	801047e <_printf_float+0xb6>
 801079e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80107a2:	2200      	movs	r2, #0
 80107a4:	2300      	movs	r3, #0
 80107a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80107aa:	f7f0 f9b5 	bl	8000b18 <__aeabi_dcmpeq>
 80107ae:	b9c0      	cbnz	r0, 80107e2 <_printf_float+0x41a>
 80107b0:	4653      	mov	r3, sl
 80107b2:	f108 0201 	add.w	r2, r8, #1
 80107b6:	4631      	mov	r1, r6
 80107b8:	4628      	mov	r0, r5
 80107ba:	47b8      	blx	r7
 80107bc:	3001      	adds	r0, #1
 80107be:	d10c      	bne.n	80107da <_printf_float+0x412>
 80107c0:	e65d      	b.n	801047e <_printf_float+0xb6>
 80107c2:	2301      	movs	r3, #1
 80107c4:	465a      	mov	r2, fp
 80107c6:	4631      	mov	r1, r6
 80107c8:	4628      	mov	r0, r5
 80107ca:	47b8      	blx	r7
 80107cc:	3001      	adds	r0, #1
 80107ce:	f43f ae56 	beq.w	801047e <_printf_float+0xb6>
 80107d2:	f108 0801 	add.w	r8, r8, #1
 80107d6:	45d0      	cmp	r8, sl
 80107d8:	dbf3      	blt.n	80107c2 <_printf_float+0x3fa>
 80107da:	464b      	mov	r3, r9
 80107dc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80107e0:	e6df      	b.n	80105a2 <_printf_float+0x1da>
 80107e2:	f04f 0800 	mov.w	r8, #0
 80107e6:	f104 0b1a 	add.w	fp, r4, #26
 80107ea:	e7f4      	b.n	80107d6 <_printf_float+0x40e>
 80107ec:	2301      	movs	r3, #1
 80107ee:	4642      	mov	r2, r8
 80107f0:	e7e1      	b.n	80107b6 <_printf_float+0x3ee>
 80107f2:	2301      	movs	r3, #1
 80107f4:	464a      	mov	r2, r9
 80107f6:	4631      	mov	r1, r6
 80107f8:	4628      	mov	r0, r5
 80107fa:	47b8      	blx	r7
 80107fc:	3001      	adds	r0, #1
 80107fe:	f43f ae3e 	beq.w	801047e <_printf_float+0xb6>
 8010802:	f108 0801 	add.w	r8, r8, #1
 8010806:	68e3      	ldr	r3, [r4, #12]
 8010808:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801080a:	1a5b      	subs	r3, r3, r1
 801080c:	4543      	cmp	r3, r8
 801080e:	dcf0      	bgt.n	80107f2 <_printf_float+0x42a>
 8010810:	e6fc      	b.n	801060c <_printf_float+0x244>
 8010812:	f04f 0800 	mov.w	r8, #0
 8010816:	f104 0919 	add.w	r9, r4, #25
 801081a:	e7f4      	b.n	8010806 <_printf_float+0x43e>

0801081c <_printf_common>:
 801081c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010820:	4616      	mov	r6, r2
 8010822:	4698      	mov	r8, r3
 8010824:	688a      	ldr	r2, [r1, #8]
 8010826:	690b      	ldr	r3, [r1, #16]
 8010828:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801082c:	4293      	cmp	r3, r2
 801082e:	bfb8      	it	lt
 8010830:	4613      	movlt	r3, r2
 8010832:	6033      	str	r3, [r6, #0]
 8010834:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010838:	4607      	mov	r7, r0
 801083a:	460c      	mov	r4, r1
 801083c:	b10a      	cbz	r2, 8010842 <_printf_common+0x26>
 801083e:	3301      	adds	r3, #1
 8010840:	6033      	str	r3, [r6, #0]
 8010842:	6823      	ldr	r3, [r4, #0]
 8010844:	0699      	lsls	r1, r3, #26
 8010846:	bf42      	ittt	mi
 8010848:	6833      	ldrmi	r3, [r6, #0]
 801084a:	3302      	addmi	r3, #2
 801084c:	6033      	strmi	r3, [r6, #0]
 801084e:	6825      	ldr	r5, [r4, #0]
 8010850:	f015 0506 	ands.w	r5, r5, #6
 8010854:	d106      	bne.n	8010864 <_printf_common+0x48>
 8010856:	f104 0a19 	add.w	sl, r4, #25
 801085a:	68e3      	ldr	r3, [r4, #12]
 801085c:	6832      	ldr	r2, [r6, #0]
 801085e:	1a9b      	subs	r3, r3, r2
 8010860:	42ab      	cmp	r3, r5
 8010862:	dc26      	bgt.n	80108b2 <_printf_common+0x96>
 8010864:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010868:	6822      	ldr	r2, [r4, #0]
 801086a:	3b00      	subs	r3, #0
 801086c:	bf18      	it	ne
 801086e:	2301      	movne	r3, #1
 8010870:	0692      	lsls	r2, r2, #26
 8010872:	d42b      	bmi.n	80108cc <_printf_common+0xb0>
 8010874:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010878:	4641      	mov	r1, r8
 801087a:	4638      	mov	r0, r7
 801087c:	47c8      	blx	r9
 801087e:	3001      	adds	r0, #1
 8010880:	d01e      	beq.n	80108c0 <_printf_common+0xa4>
 8010882:	6823      	ldr	r3, [r4, #0]
 8010884:	6922      	ldr	r2, [r4, #16]
 8010886:	f003 0306 	and.w	r3, r3, #6
 801088a:	2b04      	cmp	r3, #4
 801088c:	bf02      	ittt	eq
 801088e:	68e5      	ldreq	r5, [r4, #12]
 8010890:	6833      	ldreq	r3, [r6, #0]
 8010892:	1aed      	subeq	r5, r5, r3
 8010894:	68a3      	ldr	r3, [r4, #8]
 8010896:	bf0c      	ite	eq
 8010898:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801089c:	2500      	movne	r5, #0
 801089e:	4293      	cmp	r3, r2
 80108a0:	bfc4      	itt	gt
 80108a2:	1a9b      	subgt	r3, r3, r2
 80108a4:	18ed      	addgt	r5, r5, r3
 80108a6:	2600      	movs	r6, #0
 80108a8:	341a      	adds	r4, #26
 80108aa:	42b5      	cmp	r5, r6
 80108ac:	d11a      	bne.n	80108e4 <_printf_common+0xc8>
 80108ae:	2000      	movs	r0, #0
 80108b0:	e008      	b.n	80108c4 <_printf_common+0xa8>
 80108b2:	2301      	movs	r3, #1
 80108b4:	4652      	mov	r2, sl
 80108b6:	4641      	mov	r1, r8
 80108b8:	4638      	mov	r0, r7
 80108ba:	47c8      	blx	r9
 80108bc:	3001      	adds	r0, #1
 80108be:	d103      	bne.n	80108c8 <_printf_common+0xac>
 80108c0:	f04f 30ff 	mov.w	r0, #4294967295
 80108c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80108c8:	3501      	adds	r5, #1
 80108ca:	e7c6      	b.n	801085a <_printf_common+0x3e>
 80108cc:	18e1      	adds	r1, r4, r3
 80108ce:	1c5a      	adds	r2, r3, #1
 80108d0:	2030      	movs	r0, #48	@ 0x30
 80108d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80108d6:	4422      	add	r2, r4
 80108d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80108dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80108e0:	3302      	adds	r3, #2
 80108e2:	e7c7      	b.n	8010874 <_printf_common+0x58>
 80108e4:	2301      	movs	r3, #1
 80108e6:	4622      	mov	r2, r4
 80108e8:	4641      	mov	r1, r8
 80108ea:	4638      	mov	r0, r7
 80108ec:	47c8      	blx	r9
 80108ee:	3001      	adds	r0, #1
 80108f0:	d0e6      	beq.n	80108c0 <_printf_common+0xa4>
 80108f2:	3601      	adds	r6, #1
 80108f4:	e7d9      	b.n	80108aa <_printf_common+0x8e>
	...

080108f8 <_printf_i>:
 80108f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80108fc:	7e0f      	ldrb	r7, [r1, #24]
 80108fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010900:	2f78      	cmp	r7, #120	@ 0x78
 8010902:	4691      	mov	r9, r2
 8010904:	4680      	mov	r8, r0
 8010906:	460c      	mov	r4, r1
 8010908:	469a      	mov	sl, r3
 801090a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801090e:	d807      	bhi.n	8010920 <_printf_i+0x28>
 8010910:	2f62      	cmp	r7, #98	@ 0x62
 8010912:	d80a      	bhi.n	801092a <_printf_i+0x32>
 8010914:	2f00      	cmp	r7, #0
 8010916:	f000 80d1 	beq.w	8010abc <_printf_i+0x1c4>
 801091a:	2f58      	cmp	r7, #88	@ 0x58
 801091c:	f000 80b8 	beq.w	8010a90 <_printf_i+0x198>
 8010920:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010924:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010928:	e03a      	b.n	80109a0 <_printf_i+0xa8>
 801092a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801092e:	2b15      	cmp	r3, #21
 8010930:	d8f6      	bhi.n	8010920 <_printf_i+0x28>
 8010932:	a101      	add	r1, pc, #4	@ (adr r1, 8010938 <_printf_i+0x40>)
 8010934:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010938:	08010991 	.word	0x08010991
 801093c:	080109a5 	.word	0x080109a5
 8010940:	08010921 	.word	0x08010921
 8010944:	08010921 	.word	0x08010921
 8010948:	08010921 	.word	0x08010921
 801094c:	08010921 	.word	0x08010921
 8010950:	080109a5 	.word	0x080109a5
 8010954:	08010921 	.word	0x08010921
 8010958:	08010921 	.word	0x08010921
 801095c:	08010921 	.word	0x08010921
 8010960:	08010921 	.word	0x08010921
 8010964:	08010aa3 	.word	0x08010aa3
 8010968:	080109cf 	.word	0x080109cf
 801096c:	08010a5d 	.word	0x08010a5d
 8010970:	08010921 	.word	0x08010921
 8010974:	08010921 	.word	0x08010921
 8010978:	08010ac5 	.word	0x08010ac5
 801097c:	08010921 	.word	0x08010921
 8010980:	080109cf 	.word	0x080109cf
 8010984:	08010921 	.word	0x08010921
 8010988:	08010921 	.word	0x08010921
 801098c:	08010a65 	.word	0x08010a65
 8010990:	6833      	ldr	r3, [r6, #0]
 8010992:	1d1a      	adds	r2, r3, #4
 8010994:	681b      	ldr	r3, [r3, #0]
 8010996:	6032      	str	r2, [r6, #0]
 8010998:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801099c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80109a0:	2301      	movs	r3, #1
 80109a2:	e09c      	b.n	8010ade <_printf_i+0x1e6>
 80109a4:	6833      	ldr	r3, [r6, #0]
 80109a6:	6820      	ldr	r0, [r4, #0]
 80109a8:	1d19      	adds	r1, r3, #4
 80109aa:	6031      	str	r1, [r6, #0]
 80109ac:	0606      	lsls	r6, r0, #24
 80109ae:	d501      	bpl.n	80109b4 <_printf_i+0xbc>
 80109b0:	681d      	ldr	r5, [r3, #0]
 80109b2:	e003      	b.n	80109bc <_printf_i+0xc4>
 80109b4:	0645      	lsls	r5, r0, #25
 80109b6:	d5fb      	bpl.n	80109b0 <_printf_i+0xb8>
 80109b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80109bc:	2d00      	cmp	r5, #0
 80109be:	da03      	bge.n	80109c8 <_printf_i+0xd0>
 80109c0:	232d      	movs	r3, #45	@ 0x2d
 80109c2:	426d      	negs	r5, r5
 80109c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80109c8:	4858      	ldr	r0, [pc, #352]	@ (8010b2c <_printf_i+0x234>)
 80109ca:	230a      	movs	r3, #10
 80109cc:	e011      	b.n	80109f2 <_printf_i+0xfa>
 80109ce:	6821      	ldr	r1, [r4, #0]
 80109d0:	6833      	ldr	r3, [r6, #0]
 80109d2:	0608      	lsls	r0, r1, #24
 80109d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80109d8:	d402      	bmi.n	80109e0 <_printf_i+0xe8>
 80109da:	0649      	lsls	r1, r1, #25
 80109dc:	bf48      	it	mi
 80109de:	b2ad      	uxthmi	r5, r5
 80109e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80109e2:	4852      	ldr	r0, [pc, #328]	@ (8010b2c <_printf_i+0x234>)
 80109e4:	6033      	str	r3, [r6, #0]
 80109e6:	bf14      	ite	ne
 80109e8:	230a      	movne	r3, #10
 80109ea:	2308      	moveq	r3, #8
 80109ec:	2100      	movs	r1, #0
 80109ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80109f2:	6866      	ldr	r6, [r4, #4]
 80109f4:	60a6      	str	r6, [r4, #8]
 80109f6:	2e00      	cmp	r6, #0
 80109f8:	db05      	blt.n	8010a06 <_printf_i+0x10e>
 80109fa:	6821      	ldr	r1, [r4, #0]
 80109fc:	432e      	orrs	r6, r5
 80109fe:	f021 0104 	bic.w	r1, r1, #4
 8010a02:	6021      	str	r1, [r4, #0]
 8010a04:	d04b      	beq.n	8010a9e <_printf_i+0x1a6>
 8010a06:	4616      	mov	r6, r2
 8010a08:	fbb5 f1f3 	udiv	r1, r5, r3
 8010a0c:	fb03 5711 	mls	r7, r3, r1, r5
 8010a10:	5dc7      	ldrb	r7, [r0, r7]
 8010a12:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010a16:	462f      	mov	r7, r5
 8010a18:	42bb      	cmp	r3, r7
 8010a1a:	460d      	mov	r5, r1
 8010a1c:	d9f4      	bls.n	8010a08 <_printf_i+0x110>
 8010a1e:	2b08      	cmp	r3, #8
 8010a20:	d10b      	bne.n	8010a3a <_printf_i+0x142>
 8010a22:	6823      	ldr	r3, [r4, #0]
 8010a24:	07df      	lsls	r7, r3, #31
 8010a26:	d508      	bpl.n	8010a3a <_printf_i+0x142>
 8010a28:	6923      	ldr	r3, [r4, #16]
 8010a2a:	6861      	ldr	r1, [r4, #4]
 8010a2c:	4299      	cmp	r1, r3
 8010a2e:	bfde      	ittt	le
 8010a30:	2330      	movle	r3, #48	@ 0x30
 8010a32:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010a36:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010a3a:	1b92      	subs	r2, r2, r6
 8010a3c:	6122      	str	r2, [r4, #16]
 8010a3e:	f8cd a000 	str.w	sl, [sp]
 8010a42:	464b      	mov	r3, r9
 8010a44:	aa03      	add	r2, sp, #12
 8010a46:	4621      	mov	r1, r4
 8010a48:	4640      	mov	r0, r8
 8010a4a:	f7ff fee7 	bl	801081c <_printf_common>
 8010a4e:	3001      	adds	r0, #1
 8010a50:	d14a      	bne.n	8010ae8 <_printf_i+0x1f0>
 8010a52:	f04f 30ff 	mov.w	r0, #4294967295
 8010a56:	b004      	add	sp, #16
 8010a58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010a5c:	6823      	ldr	r3, [r4, #0]
 8010a5e:	f043 0320 	orr.w	r3, r3, #32
 8010a62:	6023      	str	r3, [r4, #0]
 8010a64:	4832      	ldr	r0, [pc, #200]	@ (8010b30 <_printf_i+0x238>)
 8010a66:	2778      	movs	r7, #120	@ 0x78
 8010a68:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010a6c:	6823      	ldr	r3, [r4, #0]
 8010a6e:	6831      	ldr	r1, [r6, #0]
 8010a70:	061f      	lsls	r7, r3, #24
 8010a72:	f851 5b04 	ldr.w	r5, [r1], #4
 8010a76:	d402      	bmi.n	8010a7e <_printf_i+0x186>
 8010a78:	065f      	lsls	r7, r3, #25
 8010a7a:	bf48      	it	mi
 8010a7c:	b2ad      	uxthmi	r5, r5
 8010a7e:	6031      	str	r1, [r6, #0]
 8010a80:	07d9      	lsls	r1, r3, #31
 8010a82:	bf44      	itt	mi
 8010a84:	f043 0320 	orrmi.w	r3, r3, #32
 8010a88:	6023      	strmi	r3, [r4, #0]
 8010a8a:	b11d      	cbz	r5, 8010a94 <_printf_i+0x19c>
 8010a8c:	2310      	movs	r3, #16
 8010a8e:	e7ad      	b.n	80109ec <_printf_i+0xf4>
 8010a90:	4826      	ldr	r0, [pc, #152]	@ (8010b2c <_printf_i+0x234>)
 8010a92:	e7e9      	b.n	8010a68 <_printf_i+0x170>
 8010a94:	6823      	ldr	r3, [r4, #0]
 8010a96:	f023 0320 	bic.w	r3, r3, #32
 8010a9a:	6023      	str	r3, [r4, #0]
 8010a9c:	e7f6      	b.n	8010a8c <_printf_i+0x194>
 8010a9e:	4616      	mov	r6, r2
 8010aa0:	e7bd      	b.n	8010a1e <_printf_i+0x126>
 8010aa2:	6833      	ldr	r3, [r6, #0]
 8010aa4:	6825      	ldr	r5, [r4, #0]
 8010aa6:	6961      	ldr	r1, [r4, #20]
 8010aa8:	1d18      	adds	r0, r3, #4
 8010aaa:	6030      	str	r0, [r6, #0]
 8010aac:	062e      	lsls	r6, r5, #24
 8010aae:	681b      	ldr	r3, [r3, #0]
 8010ab0:	d501      	bpl.n	8010ab6 <_printf_i+0x1be>
 8010ab2:	6019      	str	r1, [r3, #0]
 8010ab4:	e002      	b.n	8010abc <_printf_i+0x1c4>
 8010ab6:	0668      	lsls	r0, r5, #25
 8010ab8:	d5fb      	bpl.n	8010ab2 <_printf_i+0x1ba>
 8010aba:	8019      	strh	r1, [r3, #0]
 8010abc:	2300      	movs	r3, #0
 8010abe:	6123      	str	r3, [r4, #16]
 8010ac0:	4616      	mov	r6, r2
 8010ac2:	e7bc      	b.n	8010a3e <_printf_i+0x146>
 8010ac4:	6833      	ldr	r3, [r6, #0]
 8010ac6:	1d1a      	adds	r2, r3, #4
 8010ac8:	6032      	str	r2, [r6, #0]
 8010aca:	681e      	ldr	r6, [r3, #0]
 8010acc:	6862      	ldr	r2, [r4, #4]
 8010ace:	2100      	movs	r1, #0
 8010ad0:	4630      	mov	r0, r6
 8010ad2:	f7ef fba5 	bl	8000220 <memchr>
 8010ad6:	b108      	cbz	r0, 8010adc <_printf_i+0x1e4>
 8010ad8:	1b80      	subs	r0, r0, r6
 8010ada:	6060      	str	r0, [r4, #4]
 8010adc:	6863      	ldr	r3, [r4, #4]
 8010ade:	6123      	str	r3, [r4, #16]
 8010ae0:	2300      	movs	r3, #0
 8010ae2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010ae6:	e7aa      	b.n	8010a3e <_printf_i+0x146>
 8010ae8:	6923      	ldr	r3, [r4, #16]
 8010aea:	4632      	mov	r2, r6
 8010aec:	4649      	mov	r1, r9
 8010aee:	4640      	mov	r0, r8
 8010af0:	47d0      	blx	sl
 8010af2:	3001      	adds	r0, #1
 8010af4:	d0ad      	beq.n	8010a52 <_printf_i+0x15a>
 8010af6:	6823      	ldr	r3, [r4, #0]
 8010af8:	079b      	lsls	r3, r3, #30
 8010afa:	d413      	bmi.n	8010b24 <_printf_i+0x22c>
 8010afc:	68e0      	ldr	r0, [r4, #12]
 8010afe:	9b03      	ldr	r3, [sp, #12]
 8010b00:	4298      	cmp	r0, r3
 8010b02:	bfb8      	it	lt
 8010b04:	4618      	movlt	r0, r3
 8010b06:	e7a6      	b.n	8010a56 <_printf_i+0x15e>
 8010b08:	2301      	movs	r3, #1
 8010b0a:	4632      	mov	r2, r6
 8010b0c:	4649      	mov	r1, r9
 8010b0e:	4640      	mov	r0, r8
 8010b10:	47d0      	blx	sl
 8010b12:	3001      	adds	r0, #1
 8010b14:	d09d      	beq.n	8010a52 <_printf_i+0x15a>
 8010b16:	3501      	adds	r5, #1
 8010b18:	68e3      	ldr	r3, [r4, #12]
 8010b1a:	9903      	ldr	r1, [sp, #12]
 8010b1c:	1a5b      	subs	r3, r3, r1
 8010b1e:	42ab      	cmp	r3, r5
 8010b20:	dcf2      	bgt.n	8010b08 <_printf_i+0x210>
 8010b22:	e7eb      	b.n	8010afc <_printf_i+0x204>
 8010b24:	2500      	movs	r5, #0
 8010b26:	f104 0619 	add.w	r6, r4, #25
 8010b2a:	e7f5      	b.n	8010b18 <_printf_i+0x220>
 8010b2c:	08014c9a 	.word	0x08014c9a
 8010b30:	08014cab 	.word	0x08014cab

08010b34 <std>:
 8010b34:	2300      	movs	r3, #0
 8010b36:	b510      	push	{r4, lr}
 8010b38:	4604      	mov	r4, r0
 8010b3a:	e9c0 3300 	strd	r3, r3, [r0]
 8010b3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010b42:	6083      	str	r3, [r0, #8]
 8010b44:	8181      	strh	r1, [r0, #12]
 8010b46:	6643      	str	r3, [r0, #100]	@ 0x64
 8010b48:	81c2      	strh	r2, [r0, #14]
 8010b4a:	6183      	str	r3, [r0, #24]
 8010b4c:	4619      	mov	r1, r3
 8010b4e:	2208      	movs	r2, #8
 8010b50:	305c      	adds	r0, #92	@ 0x5c
 8010b52:	f000 f966 	bl	8010e22 <memset>
 8010b56:	4b0d      	ldr	r3, [pc, #52]	@ (8010b8c <std+0x58>)
 8010b58:	6263      	str	r3, [r4, #36]	@ 0x24
 8010b5a:	4b0d      	ldr	r3, [pc, #52]	@ (8010b90 <std+0x5c>)
 8010b5c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8010b5e:	4b0d      	ldr	r3, [pc, #52]	@ (8010b94 <std+0x60>)
 8010b60:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010b62:	4b0d      	ldr	r3, [pc, #52]	@ (8010b98 <std+0x64>)
 8010b64:	6323      	str	r3, [r4, #48]	@ 0x30
 8010b66:	4b0d      	ldr	r3, [pc, #52]	@ (8010b9c <std+0x68>)
 8010b68:	6224      	str	r4, [r4, #32]
 8010b6a:	429c      	cmp	r4, r3
 8010b6c:	d006      	beq.n	8010b7c <std+0x48>
 8010b6e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8010b72:	4294      	cmp	r4, r2
 8010b74:	d002      	beq.n	8010b7c <std+0x48>
 8010b76:	33d0      	adds	r3, #208	@ 0xd0
 8010b78:	429c      	cmp	r4, r3
 8010b7a:	d105      	bne.n	8010b88 <std+0x54>
 8010b7c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8010b80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010b84:	f000 b9ca 	b.w	8010f1c <__retarget_lock_init_recursive>
 8010b88:	bd10      	pop	{r4, pc}
 8010b8a:	bf00      	nop
 8010b8c:	08010d69 	.word	0x08010d69
 8010b90:	08010d8b 	.word	0x08010d8b
 8010b94:	08010dc3 	.word	0x08010dc3
 8010b98:	08010de7 	.word	0x08010de7
 8010b9c:	200039b8 	.word	0x200039b8

08010ba0 <stdio_exit_handler>:
 8010ba0:	4a02      	ldr	r2, [pc, #8]	@ (8010bac <stdio_exit_handler+0xc>)
 8010ba2:	4903      	ldr	r1, [pc, #12]	@ (8010bb0 <stdio_exit_handler+0x10>)
 8010ba4:	4803      	ldr	r0, [pc, #12]	@ (8010bb4 <stdio_exit_handler+0x14>)
 8010ba6:	f000 b869 	b.w	8010c7c <_fwalk_sglue>
 8010baa:	bf00      	nop
 8010bac:	200001a0 	.word	0x200001a0
 8010bb0:	0801289d 	.word	0x0801289d
 8010bb4:	200001b0 	.word	0x200001b0

08010bb8 <cleanup_stdio>:
 8010bb8:	6841      	ldr	r1, [r0, #4]
 8010bba:	4b0c      	ldr	r3, [pc, #48]	@ (8010bec <cleanup_stdio+0x34>)
 8010bbc:	4299      	cmp	r1, r3
 8010bbe:	b510      	push	{r4, lr}
 8010bc0:	4604      	mov	r4, r0
 8010bc2:	d001      	beq.n	8010bc8 <cleanup_stdio+0x10>
 8010bc4:	f001 fe6a 	bl	801289c <_fflush_r>
 8010bc8:	68a1      	ldr	r1, [r4, #8]
 8010bca:	4b09      	ldr	r3, [pc, #36]	@ (8010bf0 <cleanup_stdio+0x38>)
 8010bcc:	4299      	cmp	r1, r3
 8010bce:	d002      	beq.n	8010bd6 <cleanup_stdio+0x1e>
 8010bd0:	4620      	mov	r0, r4
 8010bd2:	f001 fe63 	bl	801289c <_fflush_r>
 8010bd6:	68e1      	ldr	r1, [r4, #12]
 8010bd8:	4b06      	ldr	r3, [pc, #24]	@ (8010bf4 <cleanup_stdio+0x3c>)
 8010bda:	4299      	cmp	r1, r3
 8010bdc:	d004      	beq.n	8010be8 <cleanup_stdio+0x30>
 8010bde:	4620      	mov	r0, r4
 8010be0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010be4:	f001 be5a 	b.w	801289c <_fflush_r>
 8010be8:	bd10      	pop	{r4, pc}
 8010bea:	bf00      	nop
 8010bec:	200039b8 	.word	0x200039b8
 8010bf0:	20003a20 	.word	0x20003a20
 8010bf4:	20003a88 	.word	0x20003a88

08010bf8 <global_stdio_init.part.0>:
 8010bf8:	b510      	push	{r4, lr}
 8010bfa:	4b0b      	ldr	r3, [pc, #44]	@ (8010c28 <global_stdio_init.part.0+0x30>)
 8010bfc:	4c0b      	ldr	r4, [pc, #44]	@ (8010c2c <global_stdio_init.part.0+0x34>)
 8010bfe:	4a0c      	ldr	r2, [pc, #48]	@ (8010c30 <global_stdio_init.part.0+0x38>)
 8010c00:	601a      	str	r2, [r3, #0]
 8010c02:	4620      	mov	r0, r4
 8010c04:	2200      	movs	r2, #0
 8010c06:	2104      	movs	r1, #4
 8010c08:	f7ff ff94 	bl	8010b34 <std>
 8010c0c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8010c10:	2201      	movs	r2, #1
 8010c12:	2109      	movs	r1, #9
 8010c14:	f7ff ff8e 	bl	8010b34 <std>
 8010c18:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8010c1c:	2202      	movs	r2, #2
 8010c1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010c22:	2112      	movs	r1, #18
 8010c24:	f7ff bf86 	b.w	8010b34 <std>
 8010c28:	20003af0 	.word	0x20003af0
 8010c2c:	200039b8 	.word	0x200039b8
 8010c30:	08010ba1 	.word	0x08010ba1

08010c34 <__sfp_lock_acquire>:
 8010c34:	4801      	ldr	r0, [pc, #4]	@ (8010c3c <__sfp_lock_acquire+0x8>)
 8010c36:	f000 b972 	b.w	8010f1e <__retarget_lock_acquire_recursive>
 8010c3a:	bf00      	nop
 8010c3c:	20003af9 	.word	0x20003af9

08010c40 <__sfp_lock_release>:
 8010c40:	4801      	ldr	r0, [pc, #4]	@ (8010c48 <__sfp_lock_release+0x8>)
 8010c42:	f000 b96d 	b.w	8010f20 <__retarget_lock_release_recursive>
 8010c46:	bf00      	nop
 8010c48:	20003af9 	.word	0x20003af9

08010c4c <__sinit>:
 8010c4c:	b510      	push	{r4, lr}
 8010c4e:	4604      	mov	r4, r0
 8010c50:	f7ff fff0 	bl	8010c34 <__sfp_lock_acquire>
 8010c54:	6a23      	ldr	r3, [r4, #32]
 8010c56:	b11b      	cbz	r3, 8010c60 <__sinit+0x14>
 8010c58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010c5c:	f7ff bff0 	b.w	8010c40 <__sfp_lock_release>
 8010c60:	4b04      	ldr	r3, [pc, #16]	@ (8010c74 <__sinit+0x28>)
 8010c62:	6223      	str	r3, [r4, #32]
 8010c64:	4b04      	ldr	r3, [pc, #16]	@ (8010c78 <__sinit+0x2c>)
 8010c66:	681b      	ldr	r3, [r3, #0]
 8010c68:	2b00      	cmp	r3, #0
 8010c6a:	d1f5      	bne.n	8010c58 <__sinit+0xc>
 8010c6c:	f7ff ffc4 	bl	8010bf8 <global_stdio_init.part.0>
 8010c70:	e7f2      	b.n	8010c58 <__sinit+0xc>
 8010c72:	bf00      	nop
 8010c74:	08010bb9 	.word	0x08010bb9
 8010c78:	20003af0 	.word	0x20003af0

08010c7c <_fwalk_sglue>:
 8010c7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010c80:	4607      	mov	r7, r0
 8010c82:	4688      	mov	r8, r1
 8010c84:	4614      	mov	r4, r2
 8010c86:	2600      	movs	r6, #0
 8010c88:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010c8c:	f1b9 0901 	subs.w	r9, r9, #1
 8010c90:	d505      	bpl.n	8010c9e <_fwalk_sglue+0x22>
 8010c92:	6824      	ldr	r4, [r4, #0]
 8010c94:	2c00      	cmp	r4, #0
 8010c96:	d1f7      	bne.n	8010c88 <_fwalk_sglue+0xc>
 8010c98:	4630      	mov	r0, r6
 8010c9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010c9e:	89ab      	ldrh	r3, [r5, #12]
 8010ca0:	2b01      	cmp	r3, #1
 8010ca2:	d907      	bls.n	8010cb4 <_fwalk_sglue+0x38>
 8010ca4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010ca8:	3301      	adds	r3, #1
 8010caa:	d003      	beq.n	8010cb4 <_fwalk_sglue+0x38>
 8010cac:	4629      	mov	r1, r5
 8010cae:	4638      	mov	r0, r7
 8010cb0:	47c0      	blx	r8
 8010cb2:	4306      	orrs	r6, r0
 8010cb4:	3568      	adds	r5, #104	@ 0x68
 8010cb6:	e7e9      	b.n	8010c8c <_fwalk_sglue+0x10>

08010cb8 <sniprintf>:
 8010cb8:	b40c      	push	{r2, r3}
 8010cba:	b530      	push	{r4, r5, lr}
 8010cbc:	4b18      	ldr	r3, [pc, #96]	@ (8010d20 <sniprintf+0x68>)
 8010cbe:	1e0c      	subs	r4, r1, #0
 8010cc0:	681d      	ldr	r5, [r3, #0]
 8010cc2:	b09d      	sub	sp, #116	@ 0x74
 8010cc4:	da08      	bge.n	8010cd8 <sniprintf+0x20>
 8010cc6:	238b      	movs	r3, #139	@ 0x8b
 8010cc8:	602b      	str	r3, [r5, #0]
 8010cca:	f04f 30ff 	mov.w	r0, #4294967295
 8010cce:	b01d      	add	sp, #116	@ 0x74
 8010cd0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010cd4:	b002      	add	sp, #8
 8010cd6:	4770      	bx	lr
 8010cd8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8010cdc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8010ce0:	f04f 0300 	mov.w	r3, #0
 8010ce4:	931b      	str	r3, [sp, #108]	@ 0x6c
 8010ce6:	bf14      	ite	ne
 8010ce8:	f104 33ff 	addne.w	r3, r4, #4294967295
 8010cec:	4623      	moveq	r3, r4
 8010cee:	9304      	str	r3, [sp, #16]
 8010cf0:	9307      	str	r3, [sp, #28]
 8010cf2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010cf6:	9002      	str	r0, [sp, #8]
 8010cf8:	9006      	str	r0, [sp, #24]
 8010cfa:	f8ad 3016 	strh.w	r3, [sp, #22]
 8010cfe:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8010d00:	ab21      	add	r3, sp, #132	@ 0x84
 8010d02:	a902      	add	r1, sp, #8
 8010d04:	4628      	mov	r0, r5
 8010d06:	9301      	str	r3, [sp, #4]
 8010d08:	f001 fc48 	bl	801259c <_svfiprintf_r>
 8010d0c:	1c43      	adds	r3, r0, #1
 8010d0e:	bfbc      	itt	lt
 8010d10:	238b      	movlt	r3, #139	@ 0x8b
 8010d12:	602b      	strlt	r3, [r5, #0]
 8010d14:	2c00      	cmp	r4, #0
 8010d16:	d0da      	beq.n	8010cce <sniprintf+0x16>
 8010d18:	9b02      	ldr	r3, [sp, #8]
 8010d1a:	2200      	movs	r2, #0
 8010d1c:	701a      	strb	r2, [r3, #0]
 8010d1e:	e7d6      	b.n	8010cce <sniprintf+0x16>
 8010d20:	200001ac 	.word	0x200001ac

08010d24 <siprintf>:
 8010d24:	b40e      	push	{r1, r2, r3}
 8010d26:	b510      	push	{r4, lr}
 8010d28:	b09d      	sub	sp, #116	@ 0x74
 8010d2a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8010d2c:	9002      	str	r0, [sp, #8]
 8010d2e:	9006      	str	r0, [sp, #24]
 8010d30:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8010d34:	480a      	ldr	r0, [pc, #40]	@ (8010d60 <siprintf+0x3c>)
 8010d36:	9107      	str	r1, [sp, #28]
 8010d38:	9104      	str	r1, [sp, #16]
 8010d3a:	490a      	ldr	r1, [pc, #40]	@ (8010d64 <siprintf+0x40>)
 8010d3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8010d40:	9105      	str	r1, [sp, #20]
 8010d42:	2400      	movs	r4, #0
 8010d44:	a902      	add	r1, sp, #8
 8010d46:	6800      	ldr	r0, [r0, #0]
 8010d48:	9301      	str	r3, [sp, #4]
 8010d4a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8010d4c:	f001 fc26 	bl	801259c <_svfiprintf_r>
 8010d50:	9b02      	ldr	r3, [sp, #8]
 8010d52:	701c      	strb	r4, [r3, #0]
 8010d54:	b01d      	add	sp, #116	@ 0x74
 8010d56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010d5a:	b003      	add	sp, #12
 8010d5c:	4770      	bx	lr
 8010d5e:	bf00      	nop
 8010d60:	200001ac 	.word	0x200001ac
 8010d64:	ffff0208 	.word	0xffff0208

08010d68 <__sread>:
 8010d68:	b510      	push	{r4, lr}
 8010d6a:	460c      	mov	r4, r1
 8010d6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010d70:	f000 f886 	bl	8010e80 <_read_r>
 8010d74:	2800      	cmp	r0, #0
 8010d76:	bfab      	itete	ge
 8010d78:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8010d7a:	89a3      	ldrhlt	r3, [r4, #12]
 8010d7c:	181b      	addge	r3, r3, r0
 8010d7e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8010d82:	bfac      	ite	ge
 8010d84:	6563      	strge	r3, [r4, #84]	@ 0x54
 8010d86:	81a3      	strhlt	r3, [r4, #12]
 8010d88:	bd10      	pop	{r4, pc}

08010d8a <__swrite>:
 8010d8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d8e:	461f      	mov	r7, r3
 8010d90:	898b      	ldrh	r3, [r1, #12]
 8010d92:	05db      	lsls	r3, r3, #23
 8010d94:	4605      	mov	r5, r0
 8010d96:	460c      	mov	r4, r1
 8010d98:	4616      	mov	r6, r2
 8010d9a:	d505      	bpl.n	8010da8 <__swrite+0x1e>
 8010d9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010da0:	2302      	movs	r3, #2
 8010da2:	2200      	movs	r2, #0
 8010da4:	f000 f85a 	bl	8010e5c <_lseek_r>
 8010da8:	89a3      	ldrh	r3, [r4, #12]
 8010daa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010dae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010db2:	81a3      	strh	r3, [r4, #12]
 8010db4:	4632      	mov	r2, r6
 8010db6:	463b      	mov	r3, r7
 8010db8:	4628      	mov	r0, r5
 8010dba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010dbe:	f000 b871 	b.w	8010ea4 <_write_r>

08010dc2 <__sseek>:
 8010dc2:	b510      	push	{r4, lr}
 8010dc4:	460c      	mov	r4, r1
 8010dc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010dca:	f000 f847 	bl	8010e5c <_lseek_r>
 8010dce:	1c43      	adds	r3, r0, #1
 8010dd0:	89a3      	ldrh	r3, [r4, #12]
 8010dd2:	bf15      	itete	ne
 8010dd4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8010dd6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8010dda:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8010dde:	81a3      	strheq	r3, [r4, #12]
 8010de0:	bf18      	it	ne
 8010de2:	81a3      	strhne	r3, [r4, #12]
 8010de4:	bd10      	pop	{r4, pc}

08010de6 <__sclose>:
 8010de6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010dea:	f000 b827 	b.w	8010e3c <_close_r>

08010dee <memmove>:
 8010dee:	4288      	cmp	r0, r1
 8010df0:	b510      	push	{r4, lr}
 8010df2:	eb01 0402 	add.w	r4, r1, r2
 8010df6:	d902      	bls.n	8010dfe <memmove+0x10>
 8010df8:	4284      	cmp	r4, r0
 8010dfa:	4623      	mov	r3, r4
 8010dfc:	d807      	bhi.n	8010e0e <memmove+0x20>
 8010dfe:	1e43      	subs	r3, r0, #1
 8010e00:	42a1      	cmp	r1, r4
 8010e02:	d008      	beq.n	8010e16 <memmove+0x28>
 8010e04:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010e08:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010e0c:	e7f8      	b.n	8010e00 <memmove+0x12>
 8010e0e:	4402      	add	r2, r0
 8010e10:	4601      	mov	r1, r0
 8010e12:	428a      	cmp	r2, r1
 8010e14:	d100      	bne.n	8010e18 <memmove+0x2a>
 8010e16:	bd10      	pop	{r4, pc}
 8010e18:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010e1c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010e20:	e7f7      	b.n	8010e12 <memmove+0x24>

08010e22 <memset>:
 8010e22:	4402      	add	r2, r0
 8010e24:	4603      	mov	r3, r0
 8010e26:	4293      	cmp	r3, r2
 8010e28:	d100      	bne.n	8010e2c <memset+0xa>
 8010e2a:	4770      	bx	lr
 8010e2c:	f803 1b01 	strb.w	r1, [r3], #1
 8010e30:	e7f9      	b.n	8010e26 <memset+0x4>
	...

08010e34 <_localeconv_r>:
 8010e34:	4800      	ldr	r0, [pc, #0]	@ (8010e38 <_localeconv_r+0x4>)
 8010e36:	4770      	bx	lr
 8010e38:	200002ec 	.word	0x200002ec

08010e3c <_close_r>:
 8010e3c:	b538      	push	{r3, r4, r5, lr}
 8010e3e:	4d06      	ldr	r5, [pc, #24]	@ (8010e58 <_close_r+0x1c>)
 8010e40:	2300      	movs	r3, #0
 8010e42:	4604      	mov	r4, r0
 8010e44:	4608      	mov	r0, r1
 8010e46:	602b      	str	r3, [r5, #0]
 8010e48:	f7f2 f8f6 	bl	8003038 <_close>
 8010e4c:	1c43      	adds	r3, r0, #1
 8010e4e:	d102      	bne.n	8010e56 <_close_r+0x1a>
 8010e50:	682b      	ldr	r3, [r5, #0]
 8010e52:	b103      	cbz	r3, 8010e56 <_close_r+0x1a>
 8010e54:	6023      	str	r3, [r4, #0]
 8010e56:	bd38      	pop	{r3, r4, r5, pc}
 8010e58:	20003af4 	.word	0x20003af4

08010e5c <_lseek_r>:
 8010e5c:	b538      	push	{r3, r4, r5, lr}
 8010e5e:	4d07      	ldr	r5, [pc, #28]	@ (8010e7c <_lseek_r+0x20>)
 8010e60:	4604      	mov	r4, r0
 8010e62:	4608      	mov	r0, r1
 8010e64:	4611      	mov	r1, r2
 8010e66:	2200      	movs	r2, #0
 8010e68:	602a      	str	r2, [r5, #0]
 8010e6a:	461a      	mov	r2, r3
 8010e6c:	f7f2 f90b 	bl	8003086 <_lseek>
 8010e70:	1c43      	adds	r3, r0, #1
 8010e72:	d102      	bne.n	8010e7a <_lseek_r+0x1e>
 8010e74:	682b      	ldr	r3, [r5, #0]
 8010e76:	b103      	cbz	r3, 8010e7a <_lseek_r+0x1e>
 8010e78:	6023      	str	r3, [r4, #0]
 8010e7a:	bd38      	pop	{r3, r4, r5, pc}
 8010e7c:	20003af4 	.word	0x20003af4

08010e80 <_read_r>:
 8010e80:	b538      	push	{r3, r4, r5, lr}
 8010e82:	4d07      	ldr	r5, [pc, #28]	@ (8010ea0 <_read_r+0x20>)
 8010e84:	4604      	mov	r4, r0
 8010e86:	4608      	mov	r0, r1
 8010e88:	4611      	mov	r1, r2
 8010e8a:	2200      	movs	r2, #0
 8010e8c:	602a      	str	r2, [r5, #0]
 8010e8e:	461a      	mov	r2, r3
 8010e90:	f7f2 f899 	bl	8002fc6 <_read>
 8010e94:	1c43      	adds	r3, r0, #1
 8010e96:	d102      	bne.n	8010e9e <_read_r+0x1e>
 8010e98:	682b      	ldr	r3, [r5, #0]
 8010e9a:	b103      	cbz	r3, 8010e9e <_read_r+0x1e>
 8010e9c:	6023      	str	r3, [r4, #0]
 8010e9e:	bd38      	pop	{r3, r4, r5, pc}
 8010ea0:	20003af4 	.word	0x20003af4

08010ea4 <_write_r>:
 8010ea4:	b538      	push	{r3, r4, r5, lr}
 8010ea6:	4d07      	ldr	r5, [pc, #28]	@ (8010ec4 <_write_r+0x20>)
 8010ea8:	4604      	mov	r4, r0
 8010eaa:	4608      	mov	r0, r1
 8010eac:	4611      	mov	r1, r2
 8010eae:	2200      	movs	r2, #0
 8010eb0:	602a      	str	r2, [r5, #0]
 8010eb2:	461a      	mov	r2, r3
 8010eb4:	f7f2 f8a4 	bl	8003000 <_write>
 8010eb8:	1c43      	adds	r3, r0, #1
 8010eba:	d102      	bne.n	8010ec2 <_write_r+0x1e>
 8010ebc:	682b      	ldr	r3, [r5, #0]
 8010ebe:	b103      	cbz	r3, 8010ec2 <_write_r+0x1e>
 8010ec0:	6023      	str	r3, [r4, #0]
 8010ec2:	bd38      	pop	{r3, r4, r5, pc}
 8010ec4:	20003af4 	.word	0x20003af4

08010ec8 <__errno>:
 8010ec8:	4b01      	ldr	r3, [pc, #4]	@ (8010ed0 <__errno+0x8>)
 8010eca:	6818      	ldr	r0, [r3, #0]
 8010ecc:	4770      	bx	lr
 8010ece:	bf00      	nop
 8010ed0:	200001ac 	.word	0x200001ac

08010ed4 <__libc_init_array>:
 8010ed4:	b570      	push	{r4, r5, r6, lr}
 8010ed6:	4d0d      	ldr	r5, [pc, #52]	@ (8010f0c <__libc_init_array+0x38>)
 8010ed8:	4c0d      	ldr	r4, [pc, #52]	@ (8010f10 <__libc_init_array+0x3c>)
 8010eda:	1b64      	subs	r4, r4, r5
 8010edc:	10a4      	asrs	r4, r4, #2
 8010ede:	2600      	movs	r6, #0
 8010ee0:	42a6      	cmp	r6, r4
 8010ee2:	d109      	bne.n	8010ef8 <__libc_init_array+0x24>
 8010ee4:	4d0b      	ldr	r5, [pc, #44]	@ (8010f14 <__libc_init_array+0x40>)
 8010ee6:	4c0c      	ldr	r4, [pc, #48]	@ (8010f18 <__libc_init_array+0x44>)
 8010ee8:	f002 f84e 	bl	8012f88 <_init>
 8010eec:	1b64      	subs	r4, r4, r5
 8010eee:	10a4      	asrs	r4, r4, #2
 8010ef0:	2600      	movs	r6, #0
 8010ef2:	42a6      	cmp	r6, r4
 8010ef4:	d105      	bne.n	8010f02 <__libc_init_array+0x2e>
 8010ef6:	bd70      	pop	{r4, r5, r6, pc}
 8010ef8:	f855 3b04 	ldr.w	r3, [r5], #4
 8010efc:	4798      	blx	r3
 8010efe:	3601      	adds	r6, #1
 8010f00:	e7ee      	b.n	8010ee0 <__libc_init_array+0xc>
 8010f02:	f855 3b04 	ldr.w	r3, [r5], #4
 8010f06:	4798      	blx	r3
 8010f08:	3601      	adds	r6, #1
 8010f0a:	e7f2      	b.n	8010ef2 <__libc_init_array+0x1e>
 8010f0c:	08015004 	.word	0x08015004
 8010f10:	08015004 	.word	0x08015004
 8010f14:	08015004 	.word	0x08015004
 8010f18:	08015008 	.word	0x08015008

08010f1c <__retarget_lock_init_recursive>:
 8010f1c:	4770      	bx	lr

08010f1e <__retarget_lock_acquire_recursive>:
 8010f1e:	4770      	bx	lr

08010f20 <__retarget_lock_release_recursive>:
 8010f20:	4770      	bx	lr

08010f22 <memcpy>:
 8010f22:	440a      	add	r2, r1
 8010f24:	4291      	cmp	r1, r2
 8010f26:	f100 33ff 	add.w	r3, r0, #4294967295
 8010f2a:	d100      	bne.n	8010f2e <memcpy+0xc>
 8010f2c:	4770      	bx	lr
 8010f2e:	b510      	push	{r4, lr}
 8010f30:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010f34:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010f38:	4291      	cmp	r1, r2
 8010f3a:	d1f9      	bne.n	8010f30 <memcpy+0xe>
 8010f3c:	bd10      	pop	{r4, pc}

08010f3e <quorem>:
 8010f3e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f42:	6903      	ldr	r3, [r0, #16]
 8010f44:	690c      	ldr	r4, [r1, #16]
 8010f46:	42a3      	cmp	r3, r4
 8010f48:	4607      	mov	r7, r0
 8010f4a:	db7e      	blt.n	801104a <quorem+0x10c>
 8010f4c:	3c01      	subs	r4, #1
 8010f4e:	f101 0814 	add.w	r8, r1, #20
 8010f52:	00a3      	lsls	r3, r4, #2
 8010f54:	f100 0514 	add.w	r5, r0, #20
 8010f58:	9300      	str	r3, [sp, #0]
 8010f5a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010f5e:	9301      	str	r3, [sp, #4]
 8010f60:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010f64:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010f68:	3301      	adds	r3, #1
 8010f6a:	429a      	cmp	r2, r3
 8010f6c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010f70:	fbb2 f6f3 	udiv	r6, r2, r3
 8010f74:	d32e      	bcc.n	8010fd4 <quorem+0x96>
 8010f76:	f04f 0a00 	mov.w	sl, #0
 8010f7a:	46c4      	mov	ip, r8
 8010f7c:	46ae      	mov	lr, r5
 8010f7e:	46d3      	mov	fp, sl
 8010f80:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010f84:	b298      	uxth	r0, r3
 8010f86:	fb06 a000 	mla	r0, r6, r0, sl
 8010f8a:	0c02      	lsrs	r2, r0, #16
 8010f8c:	0c1b      	lsrs	r3, r3, #16
 8010f8e:	fb06 2303 	mla	r3, r6, r3, r2
 8010f92:	f8de 2000 	ldr.w	r2, [lr]
 8010f96:	b280      	uxth	r0, r0
 8010f98:	b292      	uxth	r2, r2
 8010f9a:	1a12      	subs	r2, r2, r0
 8010f9c:	445a      	add	r2, fp
 8010f9e:	f8de 0000 	ldr.w	r0, [lr]
 8010fa2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010fa6:	b29b      	uxth	r3, r3
 8010fa8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8010fac:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8010fb0:	b292      	uxth	r2, r2
 8010fb2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8010fb6:	45e1      	cmp	r9, ip
 8010fb8:	f84e 2b04 	str.w	r2, [lr], #4
 8010fbc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8010fc0:	d2de      	bcs.n	8010f80 <quorem+0x42>
 8010fc2:	9b00      	ldr	r3, [sp, #0]
 8010fc4:	58eb      	ldr	r3, [r5, r3]
 8010fc6:	b92b      	cbnz	r3, 8010fd4 <quorem+0x96>
 8010fc8:	9b01      	ldr	r3, [sp, #4]
 8010fca:	3b04      	subs	r3, #4
 8010fcc:	429d      	cmp	r5, r3
 8010fce:	461a      	mov	r2, r3
 8010fd0:	d32f      	bcc.n	8011032 <quorem+0xf4>
 8010fd2:	613c      	str	r4, [r7, #16]
 8010fd4:	4638      	mov	r0, r7
 8010fd6:	f001 f97d 	bl	80122d4 <__mcmp>
 8010fda:	2800      	cmp	r0, #0
 8010fdc:	db25      	blt.n	801102a <quorem+0xec>
 8010fde:	4629      	mov	r1, r5
 8010fe0:	2000      	movs	r0, #0
 8010fe2:	f858 2b04 	ldr.w	r2, [r8], #4
 8010fe6:	f8d1 c000 	ldr.w	ip, [r1]
 8010fea:	fa1f fe82 	uxth.w	lr, r2
 8010fee:	fa1f f38c 	uxth.w	r3, ip
 8010ff2:	eba3 030e 	sub.w	r3, r3, lr
 8010ff6:	4403      	add	r3, r0
 8010ff8:	0c12      	lsrs	r2, r2, #16
 8010ffa:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8010ffe:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8011002:	b29b      	uxth	r3, r3
 8011004:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011008:	45c1      	cmp	r9, r8
 801100a:	f841 3b04 	str.w	r3, [r1], #4
 801100e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8011012:	d2e6      	bcs.n	8010fe2 <quorem+0xa4>
 8011014:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011018:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801101c:	b922      	cbnz	r2, 8011028 <quorem+0xea>
 801101e:	3b04      	subs	r3, #4
 8011020:	429d      	cmp	r5, r3
 8011022:	461a      	mov	r2, r3
 8011024:	d30b      	bcc.n	801103e <quorem+0x100>
 8011026:	613c      	str	r4, [r7, #16]
 8011028:	3601      	adds	r6, #1
 801102a:	4630      	mov	r0, r6
 801102c:	b003      	add	sp, #12
 801102e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011032:	6812      	ldr	r2, [r2, #0]
 8011034:	3b04      	subs	r3, #4
 8011036:	2a00      	cmp	r2, #0
 8011038:	d1cb      	bne.n	8010fd2 <quorem+0x94>
 801103a:	3c01      	subs	r4, #1
 801103c:	e7c6      	b.n	8010fcc <quorem+0x8e>
 801103e:	6812      	ldr	r2, [r2, #0]
 8011040:	3b04      	subs	r3, #4
 8011042:	2a00      	cmp	r2, #0
 8011044:	d1ef      	bne.n	8011026 <quorem+0xe8>
 8011046:	3c01      	subs	r4, #1
 8011048:	e7ea      	b.n	8011020 <quorem+0xe2>
 801104a:	2000      	movs	r0, #0
 801104c:	e7ee      	b.n	801102c <quorem+0xee>
	...

08011050 <_dtoa_r>:
 8011050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011054:	69c7      	ldr	r7, [r0, #28]
 8011056:	b097      	sub	sp, #92	@ 0x5c
 8011058:	ed8d 0b04 	vstr	d0, [sp, #16]
 801105c:	ec55 4b10 	vmov	r4, r5, d0
 8011060:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8011062:	9107      	str	r1, [sp, #28]
 8011064:	4681      	mov	r9, r0
 8011066:	920c      	str	r2, [sp, #48]	@ 0x30
 8011068:	9311      	str	r3, [sp, #68]	@ 0x44
 801106a:	b97f      	cbnz	r7, 801108c <_dtoa_r+0x3c>
 801106c:	2010      	movs	r0, #16
 801106e:	f000 fe09 	bl	8011c84 <malloc>
 8011072:	4602      	mov	r2, r0
 8011074:	f8c9 001c 	str.w	r0, [r9, #28]
 8011078:	b920      	cbnz	r0, 8011084 <_dtoa_r+0x34>
 801107a:	4ba9      	ldr	r3, [pc, #676]	@ (8011320 <_dtoa_r+0x2d0>)
 801107c:	21ef      	movs	r1, #239	@ 0xef
 801107e:	48a9      	ldr	r0, [pc, #676]	@ (8011324 <_dtoa_r+0x2d4>)
 8011080:	f001 fc44 	bl	801290c <__assert_func>
 8011084:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8011088:	6007      	str	r7, [r0, #0]
 801108a:	60c7      	str	r7, [r0, #12]
 801108c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011090:	6819      	ldr	r1, [r3, #0]
 8011092:	b159      	cbz	r1, 80110ac <_dtoa_r+0x5c>
 8011094:	685a      	ldr	r2, [r3, #4]
 8011096:	604a      	str	r2, [r1, #4]
 8011098:	2301      	movs	r3, #1
 801109a:	4093      	lsls	r3, r2
 801109c:	608b      	str	r3, [r1, #8]
 801109e:	4648      	mov	r0, r9
 80110a0:	f000 fee6 	bl	8011e70 <_Bfree>
 80110a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80110a8:	2200      	movs	r2, #0
 80110aa:	601a      	str	r2, [r3, #0]
 80110ac:	1e2b      	subs	r3, r5, #0
 80110ae:	bfb9      	ittee	lt
 80110b0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80110b4:	9305      	strlt	r3, [sp, #20]
 80110b6:	2300      	movge	r3, #0
 80110b8:	6033      	strge	r3, [r6, #0]
 80110ba:	9f05      	ldr	r7, [sp, #20]
 80110bc:	4b9a      	ldr	r3, [pc, #616]	@ (8011328 <_dtoa_r+0x2d8>)
 80110be:	bfbc      	itt	lt
 80110c0:	2201      	movlt	r2, #1
 80110c2:	6032      	strlt	r2, [r6, #0]
 80110c4:	43bb      	bics	r3, r7
 80110c6:	d112      	bne.n	80110ee <_dtoa_r+0x9e>
 80110c8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80110ca:	f242 730f 	movw	r3, #9999	@ 0x270f
 80110ce:	6013      	str	r3, [r2, #0]
 80110d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80110d4:	4323      	orrs	r3, r4
 80110d6:	f000 855a 	beq.w	8011b8e <_dtoa_r+0xb3e>
 80110da:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80110dc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 801133c <_dtoa_r+0x2ec>
 80110e0:	2b00      	cmp	r3, #0
 80110e2:	f000 855c 	beq.w	8011b9e <_dtoa_r+0xb4e>
 80110e6:	f10a 0303 	add.w	r3, sl, #3
 80110ea:	f000 bd56 	b.w	8011b9a <_dtoa_r+0xb4a>
 80110ee:	ed9d 7b04 	vldr	d7, [sp, #16]
 80110f2:	2200      	movs	r2, #0
 80110f4:	ec51 0b17 	vmov	r0, r1, d7
 80110f8:	2300      	movs	r3, #0
 80110fa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80110fe:	f7ef fd0b 	bl	8000b18 <__aeabi_dcmpeq>
 8011102:	4680      	mov	r8, r0
 8011104:	b158      	cbz	r0, 801111e <_dtoa_r+0xce>
 8011106:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011108:	2301      	movs	r3, #1
 801110a:	6013      	str	r3, [r2, #0]
 801110c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801110e:	b113      	cbz	r3, 8011116 <_dtoa_r+0xc6>
 8011110:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8011112:	4b86      	ldr	r3, [pc, #536]	@ (801132c <_dtoa_r+0x2dc>)
 8011114:	6013      	str	r3, [r2, #0]
 8011116:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8011340 <_dtoa_r+0x2f0>
 801111a:	f000 bd40 	b.w	8011b9e <_dtoa_r+0xb4e>
 801111e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8011122:	aa14      	add	r2, sp, #80	@ 0x50
 8011124:	a915      	add	r1, sp, #84	@ 0x54
 8011126:	4648      	mov	r0, r9
 8011128:	f001 f984 	bl	8012434 <__d2b>
 801112c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8011130:	9002      	str	r0, [sp, #8]
 8011132:	2e00      	cmp	r6, #0
 8011134:	d078      	beq.n	8011228 <_dtoa_r+0x1d8>
 8011136:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011138:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 801113c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011140:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011144:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8011148:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801114c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8011150:	4619      	mov	r1, r3
 8011152:	2200      	movs	r2, #0
 8011154:	4b76      	ldr	r3, [pc, #472]	@ (8011330 <_dtoa_r+0x2e0>)
 8011156:	f7ef f8bf 	bl	80002d8 <__aeabi_dsub>
 801115a:	a36b      	add	r3, pc, #428	@ (adr r3, 8011308 <_dtoa_r+0x2b8>)
 801115c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011160:	f7ef fa72 	bl	8000648 <__aeabi_dmul>
 8011164:	a36a      	add	r3, pc, #424	@ (adr r3, 8011310 <_dtoa_r+0x2c0>)
 8011166:	e9d3 2300 	ldrd	r2, r3, [r3]
 801116a:	f7ef f8b7 	bl	80002dc <__adddf3>
 801116e:	4604      	mov	r4, r0
 8011170:	4630      	mov	r0, r6
 8011172:	460d      	mov	r5, r1
 8011174:	f7ef f9fe 	bl	8000574 <__aeabi_i2d>
 8011178:	a367      	add	r3, pc, #412	@ (adr r3, 8011318 <_dtoa_r+0x2c8>)
 801117a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801117e:	f7ef fa63 	bl	8000648 <__aeabi_dmul>
 8011182:	4602      	mov	r2, r0
 8011184:	460b      	mov	r3, r1
 8011186:	4620      	mov	r0, r4
 8011188:	4629      	mov	r1, r5
 801118a:	f7ef f8a7 	bl	80002dc <__adddf3>
 801118e:	4604      	mov	r4, r0
 8011190:	460d      	mov	r5, r1
 8011192:	f7ef fd09 	bl	8000ba8 <__aeabi_d2iz>
 8011196:	2200      	movs	r2, #0
 8011198:	4607      	mov	r7, r0
 801119a:	2300      	movs	r3, #0
 801119c:	4620      	mov	r0, r4
 801119e:	4629      	mov	r1, r5
 80111a0:	f7ef fcc4 	bl	8000b2c <__aeabi_dcmplt>
 80111a4:	b140      	cbz	r0, 80111b8 <_dtoa_r+0x168>
 80111a6:	4638      	mov	r0, r7
 80111a8:	f7ef f9e4 	bl	8000574 <__aeabi_i2d>
 80111ac:	4622      	mov	r2, r4
 80111ae:	462b      	mov	r3, r5
 80111b0:	f7ef fcb2 	bl	8000b18 <__aeabi_dcmpeq>
 80111b4:	b900      	cbnz	r0, 80111b8 <_dtoa_r+0x168>
 80111b6:	3f01      	subs	r7, #1
 80111b8:	2f16      	cmp	r7, #22
 80111ba:	d852      	bhi.n	8011262 <_dtoa_r+0x212>
 80111bc:	4b5d      	ldr	r3, [pc, #372]	@ (8011334 <_dtoa_r+0x2e4>)
 80111be:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80111c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111c6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80111ca:	f7ef fcaf 	bl	8000b2c <__aeabi_dcmplt>
 80111ce:	2800      	cmp	r0, #0
 80111d0:	d049      	beq.n	8011266 <_dtoa_r+0x216>
 80111d2:	3f01      	subs	r7, #1
 80111d4:	2300      	movs	r3, #0
 80111d6:	9310      	str	r3, [sp, #64]	@ 0x40
 80111d8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80111da:	1b9b      	subs	r3, r3, r6
 80111dc:	1e5a      	subs	r2, r3, #1
 80111de:	bf45      	ittet	mi
 80111e0:	f1c3 0301 	rsbmi	r3, r3, #1
 80111e4:	9300      	strmi	r3, [sp, #0]
 80111e6:	2300      	movpl	r3, #0
 80111e8:	2300      	movmi	r3, #0
 80111ea:	9206      	str	r2, [sp, #24]
 80111ec:	bf54      	ite	pl
 80111ee:	9300      	strpl	r3, [sp, #0]
 80111f0:	9306      	strmi	r3, [sp, #24]
 80111f2:	2f00      	cmp	r7, #0
 80111f4:	db39      	blt.n	801126a <_dtoa_r+0x21a>
 80111f6:	9b06      	ldr	r3, [sp, #24]
 80111f8:	970d      	str	r7, [sp, #52]	@ 0x34
 80111fa:	443b      	add	r3, r7
 80111fc:	9306      	str	r3, [sp, #24]
 80111fe:	2300      	movs	r3, #0
 8011200:	9308      	str	r3, [sp, #32]
 8011202:	9b07      	ldr	r3, [sp, #28]
 8011204:	2b09      	cmp	r3, #9
 8011206:	d863      	bhi.n	80112d0 <_dtoa_r+0x280>
 8011208:	2b05      	cmp	r3, #5
 801120a:	bfc4      	itt	gt
 801120c:	3b04      	subgt	r3, #4
 801120e:	9307      	strgt	r3, [sp, #28]
 8011210:	9b07      	ldr	r3, [sp, #28]
 8011212:	f1a3 0302 	sub.w	r3, r3, #2
 8011216:	bfcc      	ite	gt
 8011218:	2400      	movgt	r4, #0
 801121a:	2401      	movle	r4, #1
 801121c:	2b03      	cmp	r3, #3
 801121e:	d863      	bhi.n	80112e8 <_dtoa_r+0x298>
 8011220:	e8df f003 	tbb	[pc, r3]
 8011224:	2b375452 	.word	0x2b375452
 8011228:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 801122c:	441e      	add	r6, r3
 801122e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8011232:	2b20      	cmp	r3, #32
 8011234:	bfc1      	itttt	gt
 8011236:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801123a:	409f      	lslgt	r7, r3
 801123c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8011240:	fa24 f303 	lsrgt.w	r3, r4, r3
 8011244:	bfd6      	itet	le
 8011246:	f1c3 0320 	rsble	r3, r3, #32
 801124a:	ea47 0003 	orrgt.w	r0, r7, r3
 801124e:	fa04 f003 	lslle.w	r0, r4, r3
 8011252:	f7ef f97f 	bl	8000554 <__aeabi_ui2d>
 8011256:	2201      	movs	r2, #1
 8011258:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801125c:	3e01      	subs	r6, #1
 801125e:	9212      	str	r2, [sp, #72]	@ 0x48
 8011260:	e776      	b.n	8011150 <_dtoa_r+0x100>
 8011262:	2301      	movs	r3, #1
 8011264:	e7b7      	b.n	80111d6 <_dtoa_r+0x186>
 8011266:	9010      	str	r0, [sp, #64]	@ 0x40
 8011268:	e7b6      	b.n	80111d8 <_dtoa_r+0x188>
 801126a:	9b00      	ldr	r3, [sp, #0]
 801126c:	1bdb      	subs	r3, r3, r7
 801126e:	9300      	str	r3, [sp, #0]
 8011270:	427b      	negs	r3, r7
 8011272:	9308      	str	r3, [sp, #32]
 8011274:	2300      	movs	r3, #0
 8011276:	930d      	str	r3, [sp, #52]	@ 0x34
 8011278:	e7c3      	b.n	8011202 <_dtoa_r+0x1b2>
 801127a:	2301      	movs	r3, #1
 801127c:	9309      	str	r3, [sp, #36]	@ 0x24
 801127e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011280:	eb07 0b03 	add.w	fp, r7, r3
 8011284:	f10b 0301 	add.w	r3, fp, #1
 8011288:	2b01      	cmp	r3, #1
 801128a:	9303      	str	r3, [sp, #12]
 801128c:	bfb8      	it	lt
 801128e:	2301      	movlt	r3, #1
 8011290:	e006      	b.n	80112a0 <_dtoa_r+0x250>
 8011292:	2301      	movs	r3, #1
 8011294:	9309      	str	r3, [sp, #36]	@ 0x24
 8011296:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011298:	2b00      	cmp	r3, #0
 801129a:	dd28      	ble.n	80112ee <_dtoa_r+0x29e>
 801129c:	469b      	mov	fp, r3
 801129e:	9303      	str	r3, [sp, #12]
 80112a0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80112a4:	2100      	movs	r1, #0
 80112a6:	2204      	movs	r2, #4
 80112a8:	f102 0514 	add.w	r5, r2, #20
 80112ac:	429d      	cmp	r5, r3
 80112ae:	d926      	bls.n	80112fe <_dtoa_r+0x2ae>
 80112b0:	6041      	str	r1, [r0, #4]
 80112b2:	4648      	mov	r0, r9
 80112b4:	f000 fd9c 	bl	8011df0 <_Balloc>
 80112b8:	4682      	mov	sl, r0
 80112ba:	2800      	cmp	r0, #0
 80112bc:	d142      	bne.n	8011344 <_dtoa_r+0x2f4>
 80112be:	4b1e      	ldr	r3, [pc, #120]	@ (8011338 <_dtoa_r+0x2e8>)
 80112c0:	4602      	mov	r2, r0
 80112c2:	f240 11af 	movw	r1, #431	@ 0x1af
 80112c6:	e6da      	b.n	801107e <_dtoa_r+0x2e>
 80112c8:	2300      	movs	r3, #0
 80112ca:	e7e3      	b.n	8011294 <_dtoa_r+0x244>
 80112cc:	2300      	movs	r3, #0
 80112ce:	e7d5      	b.n	801127c <_dtoa_r+0x22c>
 80112d0:	2401      	movs	r4, #1
 80112d2:	2300      	movs	r3, #0
 80112d4:	9307      	str	r3, [sp, #28]
 80112d6:	9409      	str	r4, [sp, #36]	@ 0x24
 80112d8:	f04f 3bff 	mov.w	fp, #4294967295
 80112dc:	2200      	movs	r2, #0
 80112de:	f8cd b00c 	str.w	fp, [sp, #12]
 80112e2:	2312      	movs	r3, #18
 80112e4:	920c      	str	r2, [sp, #48]	@ 0x30
 80112e6:	e7db      	b.n	80112a0 <_dtoa_r+0x250>
 80112e8:	2301      	movs	r3, #1
 80112ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80112ec:	e7f4      	b.n	80112d8 <_dtoa_r+0x288>
 80112ee:	f04f 0b01 	mov.w	fp, #1
 80112f2:	f8cd b00c 	str.w	fp, [sp, #12]
 80112f6:	465b      	mov	r3, fp
 80112f8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80112fc:	e7d0      	b.n	80112a0 <_dtoa_r+0x250>
 80112fe:	3101      	adds	r1, #1
 8011300:	0052      	lsls	r2, r2, #1
 8011302:	e7d1      	b.n	80112a8 <_dtoa_r+0x258>
 8011304:	f3af 8000 	nop.w
 8011308:	636f4361 	.word	0x636f4361
 801130c:	3fd287a7 	.word	0x3fd287a7
 8011310:	8b60c8b3 	.word	0x8b60c8b3
 8011314:	3fc68a28 	.word	0x3fc68a28
 8011318:	509f79fb 	.word	0x509f79fb
 801131c:	3fd34413 	.word	0x3fd34413
 8011320:	08014cc9 	.word	0x08014cc9
 8011324:	08014ce0 	.word	0x08014ce0
 8011328:	7ff00000 	.word	0x7ff00000
 801132c:	08014c99 	.word	0x08014c99
 8011330:	3ff80000 	.word	0x3ff80000
 8011334:	08014e30 	.word	0x08014e30
 8011338:	08014d38 	.word	0x08014d38
 801133c:	08014cc5 	.word	0x08014cc5
 8011340:	08014c98 	.word	0x08014c98
 8011344:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011348:	6018      	str	r0, [r3, #0]
 801134a:	9b03      	ldr	r3, [sp, #12]
 801134c:	2b0e      	cmp	r3, #14
 801134e:	f200 80a1 	bhi.w	8011494 <_dtoa_r+0x444>
 8011352:	2c00      	cmp	r4, #0
 8011354:	f000 809e 	beq.w	8011494 <_dtoa_r+0x444>
 8011358:	2f00      	cmp	r7, #0
 801135a:	dd33      	ble.n	80113c4 <_dtoa_r+0x374>
 801135c:	4b9c      	ldr	r3, [pc, #624]	@ (80115d0 <_dtoa_r+0x580>)
 801135e:	f007 020f 	and.w	r2, r7, #15
 8011362:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011366:	ed93 7b00 	vldr	d7, [r3]
 801136a:	05f8      	lsls	r0, r7, #23
 801136c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8011370:	ea4f 1427 	mov.w	r4, r7, asr #4
 8011374:	d516      	bpl.n	80113a4 <_dtoa_r+0x354>
 8011376:	4b97      	ldr	r3, [pc, #604]	@ (80115d4 <_dtoa_r+0x584>)
 8011378:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801137c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011380:	f7ef fa8c 	bl	800089c <__aeabi_ddiv>
 8011384:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011388:	f004 040f 	and.w	r4, r4, #15
 801138c:	2603      	movs	r6, #3
 801138e:	4d91      	ldr	r5, [pc, #580]	@ (80115d4 <_dtoa_r+0x584>)
 8011390:	b954      	cbnz	r4, 80113a8 <_dtoa_r+0x358>
 8011392:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011396:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801139a:	f7ef fa7f 	bl	800089c <__aeabi_ddiv>
 801139e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80113a2:	e028      	b.n	80113f6 <_dtoa_r+0x3a6>
 80113a4:	2602      	movs	r6, #2
 80113a6:	e7f2      	b.n	801138e <_dtoa_r+0x33e>
 80113a8:	07e1      	lsls	r1, r4, #31
 80113aa:	d508      	bpl.n	80113be <_dtoa_r+0x36e>
 80113ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80113b0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80113b4:	f7ef f948 	bl	8000648 <__aeabi_dmul>
 80113b8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80113bc:	3601      	adds	r6, #1
 80113be:	1064      	asrs	r4, r4, #1
 80113c0:	3508      	adds	r5, #8
 80113c2:	e7e5      	b.n	8011390 <_dtoa_r+0x340>
 80113c4:	f000 80af 	beq.w	8011526 <_dtoa_r+0x4d6>
 80113c8:	427c      	negs	r4, r7
 80113ca:	4b81      	ldr	r3, [pc, #516]	@ (80115d0 <_dtoa_r+0x580>)
 80113cc:	4d81      	ldr	r5, [pc, #516]	@ (80115d4 <_dtoa_r+0x584>)
 80113ce:	f004 020f 	and.w	r2, r4, #15
 80113d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80113d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80113de:	f7ef f933 	bl	8000648 <__aeabi_dmul>
 80113e2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80113e6:	1124      	asrs	r4, r4, #4
 80113e8:	2300      	movs	r3, #0
 80113ea:	2602      	movs	r6, #2
 80113ec:	2c00      	cmp	r4, #0
 80113ee:	f040 808f 	bne.w	8011510 <_dtoa_r+0x4c0>
 80113f2:	2b00      	cmp	r3, #0
 80113f4:	d1d3      	bne.n	801139e <_dtoa_r+0x34e>
 80113f6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80113f8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80113fc:	2b00      	cmp	r3, #0
 80113fe:	f000 8094 	beq.w	801152a <_dtoa_r+0x4da>
 8011402:	4b75      	ldr	r3, [pc, #468]	@ (80115d8 <_dtoa_r+0x588>)
 8011404:	2200      	movs	r2, #0
 8011406:	4620      	mov	r0, r4
 8011408:	4629      	mov	r1, r5
 801140a:	f7ef fb8f 	bl	8000b2c <__aeabi_dcmplt>
 801140e:	2800      	cmp	r0, #0
 8011410:	f000 808b 	beq.w	801152a <_dtoa_r+0x4da>
 8011414:	9b03      	ldr	r3, [sp, #12]
 8011416:	2b00      	cmp	r3, #0
 8011418:	f000 8087 	beq.w	801152a <_dtoa_r+0x4da>
 801141c:	f1bb 0f00 	cmp.w	fp, #0
 8011420:	dd34      	ble.n	801148c <_dtoa_r+0x43c>
 8011422:	4620      	mov	r0, r4
 8011424:	4b6d      	ldr	r3, [pc, #436]	@ (80115dc <_dtoa_r+0x58c>)
 8011426:	2200      	movs	r2, #0
 8011428:	4629      	mov	r1, r5
 801142a:	f7ef f90d 	bl	8000648 <__aeabi_dmul>
 801142e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011432:	f107 38ff 	add.w	r8, r7, #4294967295
 8011436:	3601      	adds	r6, #1
 8011438:	465c      	mov	r4, fp
 801143a:	4630      	mov	r0, r6
 801143c:	f7ef f89a 	bl	8000574 <__aeabi_i2d>
 8011440:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011444:	f7ef f900 	bl	8000648 <__aeabi_dmul>
 8011448:	4b65      	ldr	r3, [pc, #404]	@ (80115e0 <_dtoa_r+0x590>)
 801144a:	2200      	movs	r2, #0
 801144c:	f7ee ff46 	bl	80002dc <__adddf3>
 8011450:	4605      	mov	r5, r0
 8011452:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8011456:	2c00      	cmp	r4, #0
 8011458:	d16a      	bne.n	8011530 <_dtoa_r+0x4e0>
 801145a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801145e:	4b61      	ldr	r3, [pc, #388]	@ (80115e4 <_dtoa_r+0x594>)
 8011460:	2200      	movs	r2, #0
 8011462:	f7ee ff39 	bl	80002d8 <__aeabi_dsub>
 8011466:	4602      	mov	r2, r0
 8011468:	460b      	mov	r3, r1
 801146a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801146e:	462a      	mov	r2, r5
 8011470:	4633      	mov	r3, r6
 8011472:	f7ef fb79 	bl	8000b68 <__aeabi_dcmpgt>
 8011476:	2800      	cmp	r0, #0
 8011478:	f040 8298 	bne.w	80119ac <_dtoa_r+0x95c>
 801147c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011480:	462a      	mov	r2, r5
 8011482:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8011486:	f7ef fb51 	bl	8000b2c <__aeabi_dcmplt>
 801148a:	bb38      	cbnz	r0, 80114dc <_dtoa_r+0x48c>
 801148c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8011490:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8011494:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8011496:	2b00      	cmp	r3, #0
 8011498:	f2c0 8157 	blt.w	801174a <_dtoa_r+0x6fa>
 801149c:	2f0e      	cmp	r7, #14
 801149e:	f300 8154 	bgt.w	801174a <_dtoa_r+0x6fa>
 80114a2:	4b4b      	ldr	r3, [pc, #300]	@ (80115d0 <_dtoa_r+0x580>)
 80114a4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80114a8:	ed93 7b00 	vldr	d7, [r3]
 80114ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80114ae:	2b00      	cmp	r3, #0
 80114b0:	ed8d 7b00 	vstr	d7, [sp]
 80114b4:	f280 80e5 	bge.w	8011682 <_dtoa_r+0x632>
 80114b8:	9b03      	ldr	r3, [sp, #12]
 80114ba:	2b00      	cmp	r3, #0
 80114bc:	f300 80e1 	bgt.w	8011682 <_dtoa_r+0x632>
 80114c0:	d10c      	bne.n	80114dc <_dtoa_r+0x48c>
 80114c2:	4b48      	ldr	r3, [pc, #288]	@ (80115e4 <_dtoa_r+0x594>)
 80114c4:	2200      	movs	r2, #0
 80114c6:	ec51 0b17 	vmov	r0, r1, d7
 80114ca:	f7ef f8bd 	bl	8000648 <__aeabi_dmul>
 80114ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80114d2:	f7ef fb3f 	bl	8000b54 <__aeabi_dcmpge>
 80114d6:	2800      	cmp	r0, #0
 80114d8:	f000 8266 	beq.w	80119a8 <_dtoa_r+0x958>
 80114dc:	2400      	movs	r4, #0
 80114de:	4625      	mov	r5, r4
 80114e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80114e2:	4656      	mov	r6, sl
 80114e4:	ea6f 0803 	mvn.w	r8, r3
 80114e8:	2700      	movs	r7, #0
 80114ea:	4621      	mov	r1, r4
 80114ec:	4648      	mov	r0, r9
 80114ee:	f000 fcbf 	bl	8011e70 <_Bfree>
 80114f2:	2d00      	cmp	r5, #0
 80114f4:	f000 80bd 	beq.w	8011672 <_dtoa_r+0x622>
 80114f8:	b12f      	cbz	r7, 8011506 <_dtoa_r+0x4b6>
 80114fa:	42af      	cmp	r7, r5
 80114fc:	d003      	beq.n	8011506 <_dtoa_r+0x4b6>
 80114fe:	4639      	mov	r1, r7
 8011500:	4648      	mov	r0, r9
 8011502:	f000 fcb5 	bl	8011e70 <_Bfree>
 8011506:	4629      	mov	r1, r5
 8011508:	4648      	mov	r0, r9
 801150a:	f000 fcb1 	bl	8011e70 <_Bfree>
 801150e:	e0b0      	b.n	8011672 <_dtoa_r+0x622>
 8011510:	07e2      	lsls	r2, r4, #31
 8011512:	d505      	bpl.n	8011520 <_dtoa_r+0x4d0>
 8011514:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011518:	f7ef f896 	bl	8000648 <__aeabi_dmul>
 801151c:	3601      	adds	r6, #1
 801151e:	2301      	movs	r3, #1
 8011520:	1064      	asrs	r4, r4, #1
 8011522:	3508      	adds	r5, #8
 8011524:	e762      	b.n	80113ec <_dtoa_r+0x39c>
 8011526:	2602      	movs	r6, #2
 8011528:	e765      	b.n	80113f6 <_dtoa_r+0x3a6>
 801152a:	9c03      	ldr	r4, [sp, #12]
 801152c:	46b8      	mov	r8, r7
 801152e:	e784      	b.n	801143a <_dtoa_r+0x3ea>
 8011530:	4b27      	ldr	r3, [pc, #156]	@ (80115d0 <_dtoa_r+0x580>)
 8011532:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011534:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011538:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801153c:	4454      	add	r4, sl
 801153e:	2900      	cmp	r1, #0
 8011540:	d054      	beq.n	80115ec <_dtoa_r+0x59c>
 8011542:	4929      	ldr	r1, [pc, #164]	@ (80115e8 <_dtoa_r+0x598>)
 8011544:	2000      	movs	r0, #0
 8011546:	f7ef f9a9 	bl	800089c <__aeabi_ddiv>
 801154a:	4633      	mov	r3, r6
 801154c:	462a      	mov	r2, r5
 801154e:	f7ee fec3 	bl	80002d8 <__aeabi_dsub>
 8011552:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011556:	4656      	mov	r6, sl
 8011558:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801155c:	f7ef fb24 	bl	8000ba8 <__aeabi_d2iz>
 8011560:	4605      	mov	r5, r0
 8011562:	f7ef f807 	bl	8000574 <__aeabi_i2d>
 8011566:	4602      	mov	r2, r0
 8011568:	460b      	mov	r3, r1
 801156a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801156e:	f7ee feb3 	bl	80002d8 <__aeabi_dsub>
 8011572:	3530      	adds	r5, #48	@ 0x30
 8011574:	4602      	mov	r2, r0
 8011576:	460b      	mov	r3, r1
 8011578:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801157c:	f806 5b01 	strb.w	r5, [r6], #1
 8011580:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011584:	f7ef fad2 	bl	8000b2c <__aeabi_dcmplt>
 8011588:	2800      	cmp	r0, #0
 801158a:	d172      	bne.n	8011672 <_dtoa_r+0x622>
 801158c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011590:	4911      	ldr	r1, [pc, #68]	@ (80115d8 <_dtoa_r+0x588>)
 8011592:	2000      	movs	r0, #0
 8011594:	f7ee fea0 	bl	80002d8 <__aeabi_dsub>
 8011598:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801159c:	f7ef fac6 	bl	8000b2c <__aeabi_dcmplt>
 80115a0:	2800      	cmp	r0, #0
 80115a2:	f040 80b4 	bne.w	801170e <_dtoa_r+0x6be>
 80115a6:	42a6      	cmp	r6, r4
 80115a8:	f43f af70 	beq.w	801148c <_dtoa_r+0x43c>
 80115ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80115b0:	4b0a      	ldr	r3, [pc, #40]	@ (80115dc <_dtoa_r+0x58c>)
 80115b2:	2200      	movs	r2, #0
 80115b4:	f7ef f848 	bl	8000648 <__aeabi_dmul>
 80115b8:	4b08      	ldr	r3, [pc, #32]	@ (80115dc <_dtoa_r+0x58c>)
 80115ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80115be:	2200      	movs	r2, #0
 80115c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80115c4:	f7ef f840 	bl	8000648 <__aeabi_dmul>
 80115c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80115cc:	e7c4      	b.n	8011558 <_dtoa_r+0x508>
 80115ce:	bf00      	nop
 80115d0:	08014e30 	.word	0x08014e30
 80115d4:	08014e08 	.word	0x08014e08
 80115d8:	3ff00000 	.word	0x3ff00000
 80115dc:	40240000 	.word	0x40240000
 80115e0:	401c0000 	.word	0x401c0000
 80115e4:	40140000 	.word	0x40140000
 80115e8:	3fe00000 	.word	0x3fe00000
 80115ec:	4631      	mov	r1, r6
 80115ee:	4628      	mov	r0, r5
 80115f0:	f7ef f82a 	bl	8000648 <__aeabi_dmul>
 80115f4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80115f8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80115fa:	4656      	mov	r6, sl
 80115fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011600:	f7ef fad2 	bl	8000ba8 <__aeabi_d2iz>
 8011604:	4605      	mov	r5, r0
 8011606:	f7ee ffb5 	bl	8000574 <__aeabi_i2d>
 801160a:	4602      	mov	r2, r0
 801160c:	460b      	mov	r3, r1
 801160e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011612:	f7ee fe61 	bl	80002d8 <__aeabi_dsub>
 8011616:	3530      	adds	r5, #48	@ 0x30
 8011618:	f806 5b01 	strb.w	r5, [r6], #1
 801161c:	4602      	mov	r2, r0
 801161e:	460b      	mov	r3, r1
 8011620:	42a6      	cmp	r6, r4
 8011622:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011626:	f04f 0200 	mov.w	r2, #0
 801162a:	d124      	bne.n	8011676 <_dtoa_r+0x626>
 801162c:	4baf      	ldr	r3, [pc, #700]	@ (80118ec <_dtoa_r+0x89c>)
 801162e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011632:	f7ee fe53 	bl	80002dc <__adddf3>
 8011636:	4602      	mov	r2, r0
 8011638:	460b      	mov	r3, r1
 801163a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801163e:	f7ef fa93 	bl	8000b68 <__aeabi_dcmpgt>
 8011642:	2800      	cmp	r0, #0
 8011644:	d163      	bne.n	801170e <_dtoa_r+0x6be>
 8011646:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801164a:	49a8      	ldr	r1, [pc, #672]	@ (80118ec <_dtoa_r+0x89c>)
 801164c:	2000      	movs	r0, #0
 801164e:	f7ee fe43 	bl	80002d8 <__aeabi_dsub>
 8011652:	4602      	mov	r2, r0
 8011654:	460b      	mov	r3, r1
 8011656:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801165a:	f7ef fa67 	bl	8000b2c <__aeabi_dcmplt>
 801165e:	2800      	cmp	r0, #0
 8011660:	f43f af14 	beq.w	801148c <_dtoa_r+0x43c>
 8011664:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8011666:	1e73      	subs	r3, r6, #1
 8011668:	9313      	str	r3, [sp, #76]	@ 0x4c
 801166a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801166e:	2b30      	cmp	r3, #48	@ 0x30
 8011670:	d0f8      	beq.n	8011664 <_dtoa_r+0x614>
 8011672:	4647      	mov	r7, r8
 8011674:	e03b      	b.n	80116ee <_dtoa_r+0x69e>
 8011676:	4b9e      	ldr	r3, [pc, #632]	@ (80118f0 <_dtoa_r+0x8a0>)
 8011678:	f7ee ffe6 	bl	8000648 <__aeabi_dmul>
 801167c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011680:	e7bc      	b.n	80115fc <_dtoa_r+0x5ac>
 8011682:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8011686:	4656      	mov	r6, sl
 8011688:	e9dd 2300 	ldrd	r2, r3, [sp]
 801168c:	4620      	mov	r0, r4
 801168e:	4629      	mov	r1, r5
 8011690:	f7ef f904 	bl	800089c <__aeabi_ddiv>
 8011694:	f7ef fa88 	bl	8000ba8 <__aeabi_d2iz>
 8011698:	4680      	mov	r8, r0
 801169a:	f7ee ff6b 	bl	8000574 <__aeabi_i2d>
 801169e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80116a2:	f7ee ffd1 	bl	8000648 <__aeabi_dmul>
 80116a6:	4602      	mov	r2, r0
 80116a8:	460b      	mov	r3, r1
 80116aa:	4620      	mov	r0, r4
 80116ac:	4629      	mov	r1, r5
 80116ae:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80116b2:	f7ee fe11 	bl	80002d8 <__aeabi_dsub>
 80116b6:	f806 4b01 	strb.w	r4, [r6], #1
 80116ba:	9d03      	ldr	r5, [sp, #12]
 80116bc:	eba6 040a 	sub.w	r4, r6, sl
 80116c0:	42a5      	cmp	r5, r4
 80116c2:	4602      	mov	r2, r0
 80116c4:	460b      	mov	r3, r1
 80116c6:	d133      	bne.n	8011730 <_dtoa_r+0x6e0>
 80116c8:	f7ee fe08 	bl	80002dc <__adddf3>
 80116cc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80116d0:	4604      	mov	r4, r0
 80116d2:	460d      	mov	r5, r1
 80116d4:	f7ef fa48 	bl	8000b68 <__aeabi_dcmpgt>
 80116d8:	b9c0      	cbnz	r0, 801170c <_dtoa_r+0x6bc>
 80116da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80116de:	4620      	mov	r0, r4
 80116e0:	4629      	mov	r1, r5
 80116e2:	f7ef fa19 	bl	8000b18 <__aeabi_dcmpeq>
 80116e6:	b110      	cbz	r0, 80116ee <_dtoa_r+0x69e>
 80116e8:	f018 0f01 	tst.w	r8, #1
 80116ec:	d10e      	bne.n	801170c <_dtoa_r+0x6bc>
 80116ee:	9902      	ldr	r1, [sp, #8]
 80116f0:	4648      	mov	r0, r9
 80116f2:	f000 fbbd 	bl	8011e70 <_Bfree>
 80116f6:	2300      	movs	r3, #0
 80116f8:	7033      	strb	r3, [r6, #0]
 80116fa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80116fc:	3701      	adds	r7, #1
 80116fe:	601f      	str	r7, [r3, #0]
 8011700:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011702:	2b00      	cmp	r3, #0
 8011704:	f000 824b 	beq.w	8011b9e <_dtoa_r+0xb4e>
 8011708:	601e      	str	r6, [r3, #0]
 801170a:	e248      	b.n	8011b9e <_dtoa_r+0xb4e>
 801170c:	46b8      	mov	r8, r7
 801170e:	4633      	mov	r3, r6
 8011710:	461e      	mov	r6, r3
 8011712:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011716:	2a39      	cmp	r2, #57	@ 0x39
 8011718:	d106      	bne.n	8011728 <_dtoa_r+0x6d8>
 801171a:	459a      	cmp	sl, r3
 801171c:	d1f8      	bne.n	8011710 <_dtoa_r+0x6c0>
 801171e:	2230      	movs	r2, #48	@ 0x30
 8011720:	f108 0801 	add.w	r8, r8, #1
 8011724:	f88a 2000 	strb.w	r2, [sl]
 8011728:	781a      	ldrb	r2, [r3, #0]
 801172a:	3201      	adds	r2, #1
 801172c:	701a      	strb	r2, [r3, #0]
 801172e:	e7a0      	b.n	8011672 <_dtoa_r+0x622>
 8011730:	4b6f      	ldr	r3, [pc, #444]	@ (80118f0 <_dtoa_r+0x8a0>)
 8011732:	2200      	movs	r2, #0
 8011734:	f7ee ff88 	bl	8000648 <__aeabi_dmul>
 8011738:	2200      	movs	r2, #0
 801173a:	2300      	movs	r3, #0
 801173c:	4604      	mov	r4, r0
 801173e:	460d      	mov	r5, r1
 8011740:	f7ef f9ea 	bl	8000b18 <__aeabi_dcmpeq>
 8011744:	2800      	cmp	r0, #0
 8011746:	d09f      	beq.n	8011688 <_dtoa_r+0x638>
 8011748:	e7d1      	b.n	80116ee <_dtoa_r+0x69e>
 801174a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801174c:	2a00      	cmp	r2, #0
 801174e:	f000 80ea 	beq.w	8011926 <_dtoa_r+0x8d6>
 8011752:	9a07      	ldr	r2, [sp, #28]
 8011754:	2a01      	cmp	r2, #1
 8011756:	f300 80cd 	bgt.w	80118f4 <_dtoa_r+0x8a4>
 801175a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801175c:	2a00      	cmp	r2, #0
 801175e:	f000 80c1 	beq.w	80118e4 <_dtoa_r+0x894>
 8011762:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8011766:	9c08      	ldr	r4, [sp, #32]
 8011768:	9e00      	ldr	r6, [sp, #0]
 801176a:	9a00      	ldr	r2, [sp, #0]
 801176c:	441a      	add	r2, r3
 801176e:	9200      	str	r2, [sp, #0]
 8011770:	9a06      	ldr	r2, [sp, #24]
 8011772:	2101      	movs	r1, #1
 8011774:	441a      	add	r2, r3
 8011776:	4648      	mov	r0, r9
 8011778:	9206      	str	r2, [sp, #24]
 801177a:	f000 fc2d 	bl	8011fd8 <__i2b>
 801177e:	4605      	mov	r5, r0
 8011780:	b166      	cbz	r6, 801179c <_dtoa_r+0x74c>
 8011782:	9b06      	ldr	r3, [sp, #24]
 8011784:	2b00      	cmp	r3, #0
 8011786:	dd09      	ble.n	801179c <_dtoa_r+0x74c>
 8011788:	42b3      	cmp	r3, r6
 801178a:	9a00      	ldr	r2, [sp, #0]
 801178c:	bfa8      	it	ge
 801178e:	4633      	movge	r3, r6
 8011790:	1ad2      	subs	r2, r2, r3
 8011792:	9200      	str	r2, [sp, #0]
 8011794:	9a06      	ldr	r2, [sp, #24]
 8011796:	1af6      	subs	r6, r6, r3
 8011798:	1ad3      	subs	r3, r2, r3
 801179a:	9306      	str	r3, [sp, #24]
 801179c:	9b08      	ldr	r3, [sp, #32]
 801179e:	b30b      	cbz	r3, 80117e4 <_dtoa_r+0x794>
 80117a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80117a2:	2b00      	cmp	r3, #0
 80117a4:	f000 80c6 	beq.w	8011934 <_dtoa_r+0x8e4>
 80117a8:	2c00      	cmp	r4, #0
 80117aa:	f000 80c0 	beq.w	801192e <_dtoa_r+0x8de>
 80117ae:	4629      	mov	r1, r5
 80117b0:	4622      	mov	r2, r4
 80117b2:	4648      	mov	r0, r9
 80117b4:	f000 fcc8 	bl	8012148 <__pow5mult>
 80117b8:	9a02      	ldr	r2, [sp, #8]
 80117ba:	4601      	mov	r1, r0
 80117bc:	4605      	mov	r5, r0
 80117be:	4648      	mov	r0, r9
 80117c0:	f000 fc20 	bl	8012004 <__multiply>
 80117c4:	9902      	ldr	r1, [sp, #8]
 80117c6:	4680      	mov	r8, r0
 80117c8:	4648      	mov	r0, r9
 80117ca:	f000 fb51 	bl	8011e70 <_Bfree>
 80117ce:	9b08      	ldr	r3, [sp, #32]
 80117d0:	1b1b      	subs	r3, r3, r4
 80117d2:	9308      	str	r3, [sp, #32]
 80117d4:	f000 80b1 	beq.w	801193a <_dtoa_r+0x8ea>
 80117d8:	9a08      	ldr	r2, [sp, #32]
 80117da:	4641      	mov	r1, r8
 80117dc:	4648      	mov	r0, r9
 80117de:	f000 fcb3 	bl	8012148 <__pow5mult>
 80117e2:	9002      	str	r0, [sp, #8]
 80117e4:	2101      	movs	r1, #1
 80117e6:	4648      	mov	r0, r9
 80117e8:	f000 fbf6 	bl	8011fd8 <__i2b>
 80117ec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80117ee:	4604      	mov	r4, r0
 80117f0:	2b00      	cmp	r3, #0
 80117f2:	f000 81d8 	beq.w	8011ba6 <_dtoa_r+0xb56>
 80117f6:	461a      	mov	r2, r3
 80117f8:	4601      	mov	r1, r0
 80117fa:	4648      	mov	r0, r9
 80117fc:	f000 fca4 	bl	8012148 <__pow5mult>
 8011800:	9b07      	ldr	r3, [sp, #28]
 8011802:	2b01      	cmp	r3, #1
 8011804:	4604      	mov	r4, r0
 8011806:	f300 809f 	bgt.w	8011948 <_dtoa_r+0x8f8>
 801180a:	9b04      	ldr	r3, [sp, #16]
 801180c:	2b00      	cmp	r3, #0
 801180e:	f040 8097 	bne.w	8011940 <_dtoa_r+0x8f0>
 8011812:	9b05      	ldr	r3, [sp, #20]
 8011814:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011818:	2b00      	cmp	r3, #0
 801181a:	f040 8093 	bne.w	8011944 <_dtoa_r+0x8f4>
 801181e:	9b05      	ldr	r3, [sp, #20]
 8011820:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011824:	0d1b      	lsrs	r3, r3, #20
 8011826:	051b      	lsls	r3, r3, #20
 8011828:	b133      	cbz	r3, 8011838 <_dtoa_r+0x7e8>
 801182a:	9b00      	ldr	r3, [sp, #0]
 801182c:	3301      	adds	r3, #1
 801182e:	9300      	str	r3, [sp, #0]
 8011830:	9b06      	ldr	r3, [sp, #24]
 8011832:	3301      	adds	r3, #1
 8011834:	9306      	str	r3, [sp, #24]
 8011836:	2301      	movs	r3, #1
 8011838:	9308      	str	r3, [sp, #32]
 801183a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801183c:	2b00      	cmp	r3, #0
 801183e:	f000 81b8 	beq.w	8011bb2 <_dtoa_r+0xb62>
 8011842:	6923      	ldr	r3, [r4, #16]
 8011844:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011848:	6918      	ldr	r0, [r3, #16]
 801184a:	f000 fb79 	bl	8011f40 <__hi0bits>
 801184e:	f1c0 0020 	rsb	r0, r0, #32
 8011852:	9b06      	ldr	r3, [sp, #24]
 8011854:	4418      	add	r0, r3
 8011856:	f010 001f 	ands.w	r0, r0, #31
 801185a:	f000 8082 	beq.w	8011962 <_dtoa_r+0x912>
 801185e:	f1c0 0320 	rsb	r3, r0, #32
 8011862:	2b04      	cmp	r3, #4
 8011864:	dd73      	ble.n	801194e <_dtoa_r+0x8fe>
 8011866:	9b00      	ldr	r3, [sp, #0]
 8011868:	f1c0 001c 	rsb	r0, r0, #28
 801186c:	4403      	add	r3, r0
 801186e:	9300      	str	r3, [sp, #0]
 8011870:	9b06      	ldr	r3, [sp, #24]
 8011872:	4403      	add	r3, r0
 8011874:	4406      	add	r6, r0
 8011876:	9306      	str	r3, [sp, #24]
 8011878:	9b00      	ldr	r3, [sp, #0]
 801187a:	2b00      	cmp	r3, #0
 801187c:	dd05      	ble.n	801188a <_dtoa_r+0x83a>
 801187e:	9902      	ldr	r1, [sp, #8]
 8011880:	461a      	mov	r2, r3
 8011882:	4648      	mov	r0, r9
 8011884:	f000 fcba 	bl	80121fc <__lshift>
 8011888:	9002      	str	r0, [sp, #8]
 801188a:	9b06      	ldr	r3, [sp, #24]
 801188c:	2b00      	cmp	r3, #0
 801188e:	dd05      	ble.n	801189c <_dtoa_r+0x84c>
 8011890:	4621      	mov	r1, r4
 8011892:	461a      	mov	r2, r3
 8011894:	4648      	mov	r0, r9
 8011896:	f000 fcb1 	bl	80121fc <__lshift>
 801189a:	4604      	mov	r4, r0
 801189c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801189e:	2b00      	cmp	r3, #0
 80118a0:	d061      	beq.n	8011966 <_dtoa_r+0x916>
 80118a2:	9802      	ldr	r0, [sp, #8]
 80118a4:	4621      	mov	r1, r4
 80118a6:	f000 fd15 	bl	80122d4 <__mcmp>
 80118aa:	2800      	cmp	r0, #0
 80118ac:	da5b      	bge.n	8011966 <_dtoa_r+0x916>
 80118ae:	2300      	movs	r3, #0
 80118b0:	9902      	ldr	r1, [sp, #8]
 80118b2:	220a      	movs	r2, #10
 80118b4:	4648      	mov	r0, r9
 80118b6:	f000 fafd 	bl	8011eb4 <__multadd>
 80118ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80118bc:	9002      	str	r0, [sp, #8]
 80118be:	f107 38ff 	add.w	r8, r7, #4294967295
 80118c2:	2b00      	cmp	r3, #0
 80118c4:	f000 8177 	beq.w	8011bb6 <_dtoa_r+0xb66>
 80118c8:	4629      	mov	r1, r5
 80118ca:	2300      	movs	r3, #0
 80118cc:	220a      	movs	r2, #10
 80118ce:	4648      	mov	r0, r9
 80118d0:	f000 faf0 	bl	8011eb4 <__multadd>
 80118d4:	f1bb 0f00 	cmp.w	fp, #0
 80118d8:	4605      	mov	r5, r0
 80118da:	dc6f      	bgt.n	80119bc <_dtoa_r+0x96c>
 80118dc:	9b07      	ldr	r3, [sp, #28]
 80118de:	2b02      	cmp	r3, #2
 80118e0:	dc49      	bgt.n	8011976 <_dtoa_r+0x926>
 80118e2:	e06b      	b.n	80119bc <_dtoa_r+0x96c>
 80118e4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80118e6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80118ea:	e73c      	b.n	8011766 <_dtoa_r+0x716>
 80118ec:	3fe00000 	.word	0x3fe00000
 80118f0:	40240000 	.word	0x40240000
 80118f4:	9b03      	ldr	r3, [sp, #12]
 80118f6:	1e5c      	subs	r4, r3, #1
 80118f8:	9b08      	ldr	r3, [sp, #32]
 80118fa:	42a3      	cmp	r3, r4
 80118fc:	db09      	blt.n	8011912 <_dtoa_r+0x8c2>
 80118fe:	1b1c      	subs	r4, r3, r4
 8011900:	9b03      	ldr	r3, [sp, #12]
 8011902:	2b00      	cmp	r3, #0
 8011904:	f6bf af30 	bge.w	8011768 <_dtoa_r+0x718>
 8011908:	9b00      	ldr	r3, [sp, #0]
 801190a:	9a03      	ldr	r2, [sp, #12]
 801190c:	1a9e      	subs	r6, r3, r2
 801190e:	2300      	movs	r3, #0
 8011910:	e72b      	b.n	801176a <_dtoa_r+0x71a>
 8011912:	9b08      	ldr	r3, [sp, #32]
 8011914:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011916:	9408      	str	r4, [sp, #32]
 8011918:	1ae3      	subs	r3, r4, r3
 801191a:	441a      	add	r2, r3
 801191c:	9e00      	ldr	r6, [sp, #0]
 801191e:	9b03      	ldr	r3, [sp, #12]
 8011920:	920d      	str	r2, [sp, #52]	@ 0x34
 8011922:	2400      	movs	r4, #0
 8011924:	e721      	b.n	801176a <_dtoa_r+0x71a>
 8011926:	9c08      	ldr	r4, [sp, #32]
 8011928:	9e00      	ldr	r6, [sp, #0]
 801192a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801192c:	e728      	b.n	8011780 <_dtoa_r+0x730>
 801192e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8011932:	e751      	b.n	80117d8 <_dtoa_r+0x788>
 8011934:	9a08      	ldr	r2, [sp, #32]
 8011936:	9902      	ldr	r1, [sp, #8]
 8011938:	e750      	b.n	80117dc <_dtoa_r+0x78c>
 801193a:	f8cd 8008 	str.w	r8, [sp, #8]
 801193e:	e751      	b.n	80117e4 <_dtoa_r+0x794>
 8011940:	2300      	movs	r3, #0
 8011942:	e779      	b.n	8011838 <_dtoa_r+0x7e8>
 8011944:	9b04      	ldr	r3, [sp, #16]
 8011946:	e777      	b.n	8011838 <_dtoa_r+0x7e8>
 8011948:	2300      	movs	r3, #0
 801194a:	9308      	str	r3, [sp, #32]
 801194c:	e779      	b.n	8011842 <_dtoa_r+0x7f2>
 801194e:	d093      	beq.n	8011878 <_dtoa_r+0x828>
 8011950:	9a00      	ldr	r2, [sp, #0]
 8011952:	331c      	adds	r3, #28
 8011954:	441a      	add	r2, r3
 8011956:	9200      	str	r2, [sp, #0]
 8011958:	9a06      	ldr	r2, [sp, #24]
 801195a:	441a      	add	r2, r3
 801195c:	441e      	add	r6, r3
 801195e:	9206      	str	r2, [sp, #24]
 8011960:	e78a      	b.n	8011878 <_dtoa_r+0x828>
 8011962:	4603      	mov	r3, r0
 8011964:	e7f4      	b.n	8011950 <_dtoa_r+0x900>
 8011966:	9b03      	ldr	r3, [sp, #12]
 8011968:	2b00      	cmp	r3, #0
 801196a:	46b8      	mov	r8, r7
 801196c:	dc20      	bgt.n	80119b0 <_dtoa_r+0x960>
 801196e:	469b      	mov	fp, r3
 8011970:	9b07      	ldr	r3, [sp, #28]
 8011972:	2b02      	cmp	r3, #2
 8011974:	dd1e      	ble.n	80119b4 <_dtoa_r+0x964>
 8011976:	f1bb 0f00 	cmp.w	fp, #0
 801197a:	f47f adb1 	bne.w	80114e0 <_dtoa_r+0x490>
 801197e:	4621      	mov	r1, r4
 8011980:	465b      	mov	r3, fp
 8011982:	2205      	movs	r2, #5
 8011984:	4648      	mov	r0, r9
 8011986:	f000 fa95 	bl	8011eb4 <__multadd>
 801198a:	4601      	mov	r1, r0
 801198c:	4604      	mov	r4, r0
 801198e:	9802      	ldr	r0, [sp, #8]
 8011990:	f000 fca0 	bl	80122d4 <__mcmp>
 8011994:	2800      	cmp	r0, #0
 8011996:	f77f ada3 	ble.w	80114e0 <_dtoa_r+0x490>
 801199a:	4656      	mov	r6, sl
 801199c:	2331      	movs	r3, #49	@ 0x31
 801199e:	f806 3b01 	strb.w	r3, [r6], #1
 80119a2:	f108 0801 	add.w	r8, r8, #1
 80119a6:	e59f      	b.n	80114e8 <_dtoa_r+0x498>
 80119a8:	9c03      	ldr	r4, [sp, #12]
 80119aa:	46b8      	mov	r8, r7
 80119ac:	4625      	mov	r5, r4
 80119ae:	e7f4      	b.n	801199a <_dtoa_r+0x94a>
 80119b0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80119b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80119b6:	2b00      	cmp	r3, #0
 80119b8:	f000 8101 	beq.w	8011bbe <_dtoa_r+0xb6e>
 80119bc:	2e00      	cmp	r6, #0
 80119be:	dd05      	ble.n	80119cc <_dtoa_r+0x97c>
 80119c0:	4629      	mov	r1, r5
 80119c2:	4632      	mov	r2, r6
 80119c4:	4648      	mov	r0, r9
 80119c6:	f000 fc19 	bl	80121fc <__lshift>
 80119ca:	4605      	mov	r5, r0
 80119cc:	9b08      	ldr	r3, [sp, #32]
 80119ce:	2b00      	cmp	r3, #0
 80119d0:	d05c      	beq.n	8011a8c <_dtoa_r+0xa3c>
 80119d2:	6869      	ldr	r1, [r5, #4]
 80119d4:	4648      	mov	r0, r9
 80119d6:	f000 fa0b 	bl	8011df0 <_Balloc>
 80119da:	4606      	mov	r6, r0
 80119dc:	b928      	cbnz	r0, 80119ea <_dtoa_r+0x99a>
 80119de:	4b82      	ldr	r3, [pc, #520]	@ (8011be8 <_dtoa_r+0xb98>)
 80119e0:	4602      	mov	r2, r0
 80119e2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80119e6:	f7ff bb4a 	b.w	801107e <_dtoa_r+0x2e>
 80119ea:	692a      	ldr	r2, [r5, #16]
 80119ec:	3202      	adds	r2, #2
 80119ee:	0092      	lsls	r2, r2, #2
 80119f0:	f105 010c 	add.w	r1, r5, #12
 80119f4:	300c      	adds	r0, #12
 80119f6:	f7ff fa94 	bl	8010f22 <memcpy>
 80119fa:	2201      	movs	r2, #1
 80119fc:	4631      	mov	r1, r6
 80119fe:	4648      	mov	r0, r9
 8011a00:	f000 fbfc 	bl	80121fc <__lshift>
 8011a04:	f10a 0301 	add.w	r3, sl, #1
 8011a08:	9300      	str	r3, [sp, #0]
 8011a0a:	eb0a 030b 	add.w	r3, sl, fp
 8011a0e:	9308      	str	r3, [sp, #32]
 8011a10:	9b04      	ldr	r3, [sp, #16]
 8011a12:	f003 0301 	and.w	r3, r3, #1
 8011a16:	462f      	mov	r7, r5
 8011a18:	9306      	str	r3, [sp, #24]
 8011a1a:	4605      	mov	r5, r0
 8011a1c:	9b00      	ldr	r3, [sp, #0]
 8011a1e:	9802      	ldr	r0, [sp, #8]
 8011a20:	4621      	mov	r1, r4
 8011a22:	f103 3bff 	add.w	fp, r3, #4294967295
 8011a26:	f7ff fa8a 	bl	8010f3e <quorem>
 8011a2a:	4603      	mov	r3, r0
 8011a2c:	3330      	adds	r3, #48	@ 0x30
 8011a2e:	9003      	str	r0, [sp, #12]
 8011a30:	4639      	mov	r1, r7
 8011a32:	9802      	ldr	r0, [sp, #8]
 8011a34:	9309      	str	r3, [sp, #36]	@ 0x24
 8011a36:	f000 fc4d 	bl	80122d4 <__mcmp>
 8011a3a:	462a      	mov	r2, r5
 8011a3c:	9004      	str	r0, [sp, #16]
 8011a3e:	4621      	mov	r1, r4
 8011a40:	4648      	mov	r0, r9
 8011a42:	f000 fc63 	bl	801230c <__mdiff>
 8011a46:	68c2      	ldr	r2, [r0, #12]
 8011a48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011a4a:	4606      	mov	r6, r0
 8011a4c:	bb02      	cbnz	r2, 8011a90 <_dtoa_r+0xa40>
 8011a4e:	4601      	mov	r1, r0
 8011a50:	9802      	ldr	r0, [sp, #8]
 8011a52:	f000 fc3f 	bl	80122d4 <__mcmp>
 8011a56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011a58:	4602      	mov	r2, r0
 8011a5a:	4631      	mov	r1, r6
 8011a5c:	4648      	mov	r0, r9
 8011a5e:	920c      	str	r2, [sp, #48]	@ 0x30
 8011a60:	9309      	str	r3, [sp, #36]	@ 0x24
 8011a62:	f000 fa05 	bl	8011e70 <_Bfree>
 8011a66:	9b07      	ldr	r3, [sp, #28]
 8011a68:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8011a6a:	9e00      	ldr	r6, [sp, #0]
 8011a6c:	ea42 0103 	orr.w	r1, r2, r3
 8011a70:	9b06      	ldr	r3, [sp, #24]
 8011a72:	4319      	orrs	r1, r3
 8011a74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011a76:	d10d      	bne.n	8011a94 <_dtoa_r+0xa44>
 8011a78:	2b39      	cmp	r3, #57	@ 0x39
 8011a7a:	d027      	beq.n	8011acc <_dtoa_r+0xa7c>
 8011a7c:	9a04      	ldr	r2, [sp, #16]
 8011a7e:	2a00      	cmp	r2, #0
 8011a80:	dd01      	ble.n	8011a86 <_dtoa_r+0xa36>
 8011a82:	9b03      	ldr	r3, [sp, #12]
 8011a84:	3331      	adds	r3, #49	@ 0x31
 8011a86:	f88b 3000 	strb.w	r3, [fp]
 8011a8a:	e52e      	b.n	80114ea <_dtoa_r+0x49a>
 8011a8c:	4628      	mov	r0, r5
 8011a8e:	e7b9      	b.n	8011a04 <_dtoa_r+0x9b4>
 8011a90:	2201      	movs	r2, #1
 8011a92:	e7e2      	b.n	8011a5a <_dtoa_r+0xa0a>
 8011a94:	9904      	ldr	r1, [sp, #16]
 8011a96:	2900      	cmp	r1, #0
 8011a98:	db04      	blt.n	8011aa4 <_dtoa_r+0xa54>
 8011a9a:	9807      	ldr	r0, [sp, #28]
 8011a9c:	4301      	orrs	r1, r0
 8011a9e:	9806      	ldr	r0, [sp, #24]
 8011aa0:	4301      	orrs	r1, r0
 8011aa2:	d120      	bne.n	8011ae6 <_dtoa_r+0xa96>
 8011aa4:	2a00      	cmp	r2, #0
 8011aa6:	ddee      	ble.n	8011a86 <_dtoa_r+0xa36>
 8011aa8:	9902      	ldr	r1, [sp, #8]
 8011aaa:	9300      	str	r3, [sp, #0]
 8011aac:	2201      	movs	r2, #1
 8011aae:	4648      	mov	r0, r9
 8011ab0:	f000 fba4 	bl	80121fc <__lshift>
 8011ab4:	4621      	mov	r1, r4
 8011ab6:	9002      	str	r0, [sp, #8]
 8011ab8:	f000 fc0c 	bl	80122d4 <__mcmp>
 8011abc:	2800      	cmp	r0, #0
 8011abe:	9b00      	ldr	r3, [sp, #0]
 8011ac0:	dc02      	bgt.n	8011ac8 <_dtoa_r+0xa78>
 8011ac2:	d1e0      	bne.n	8011a86 <_dtoa_r+0xa36>
 8011ac4:	07da      	lsls	r2, r3, #31
 8011ac6:	d5de      	bpl.n	8011a86 <_dtoa_r+0xa36>
 8011ac8:	2b39      	cmp	r3, #57	@ 0x39
 8011aca:	d1da      	bne.n	8011a82 <_dtoa_r+0xa32>
 8011acc:	2339      	movs	r3, #57	@ 0x39
 8011ace:	f88b 3000 	strb.w	r3, [fp]
 8011ad2:	4633      	mov	r3, r6
 8011ad4:	461e      	mov	r6, r3
 8011ad6:	3b01      	subs	r3, #1
 8011ad8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8011adc:	2a39      	cmp	r2, #57	@ 0x39
 8011ade:	d04e      	beq.n	8011b7e <_dtoa_r+0xb2e>
 8011ae0:	3201      	adds	r2, #1
 8011ae2:	701a      	strb	r2, [r3, #0]
 8011ae4:	e501      	b.n	80114ea <_dtoa_r+0x49a>
 8011ae6:	2a00      	cmp	r2, #0
 8011ae8:	dd03      	ble.n	8011af2 <_dtoa_r+0xaa2>
 8011aea:	2b39      	cmp	r3, #57	@ 0x39
 8011aec:	d0ee      	beq.n	8011acc <_dtoa_r+0xa7c>
 8011aee:	3301      	adds	r3, #1
 8011af0:	e7c9      	b.n	8011a86 <_dtoa_r+0xa36>
 8011af2:	9a00      	ldr	r2, [sp, #0]
 8011af4:	9908      	ldr	r1, [sp, #32]
 8011af6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8011afa:	428a      	cmp	r2, r1
 8011afc:	d028      	beq.n	8011b50 <_dtoa_r+0xb00>
 8011afe:	9902      	ldr	r1, [sp, #8]
 8011b00:	2300      	movs	r3, #0
 8011b02:	220a      	movs	r2, #10
 8011b04:	4648      	mov	r0, r9
 8011b06:	f000 f9d5 	bl	8011eb4 <__multadd>
 8011b0a:	42af      	cmp	r7, r5
 8011b0c:	9002      	str	r0, [sp, #8]
 8011b0e:	f04f 0300 	mov.w	r3, #0
 8011b12:	f04f 020a 	mov.w	r2, #10
 8011b16:	4639      	mov	r1, r7
 8011b18:	4648      	mov	r0, r9
 8011b1a:	d107      	bne.n	8011b2c <_dtoa_r+0xadc>
 8011b1c:	f000 f9ca 	bl	8011eb4 <__multadd>
 8011b20:	4607      	mov	r7, r0
 8011b22:	4605      	mov	r5, r0
 8011b24:	9b00      	ldr	r3, [sp, #0]
 8011b26:	3301      	adds	r3, #1
 8011b28:	9300      	str	r3, [sp, #0]
 8011b2a:	e777      	b.n	8011a1c <_dtoa_r+0x9cc>
 8011b2c:	f000 f9c2 	bl	8011eb4 <__multadd>
 8011b30:	4629      	mov	r1, r5
 8011b32:	4607      	mov	r7, r0
 8011b34:	2300      	movs	r3, #0
 8011b36:	220a      	movs	r2, #10
 8011b38:	4648      	mov	r0, r9
 8011b3a:	f000 f9bb 	bl	8011eb4 <__multadd>
 8011b3e:	4605      	mov	r5, r0
 8011b40:	e7f0      	b.n	8011b24 <_dtoa_r+0xad4>
 8011b42:	f1bb 0f00 	cmp.w	fp, #0
 8011b46:	bfcc      	ite	gt
 8011b48:	465e      	movgt	r6, fp
 8011b4a:	2601      	movle	r6, #1
 8011b4c:	4456      	add	r6, sl
 8011b4e:	2700      	movs	r7, #0
 8011b50:	9902      	ldr	r1, [sp, #8]
 8011b52:	9300      	str	r3, [sp, #0]
 8011b54:	2201      	movs	r2, #1
 8011b56:	4648      	mov	r0, r9
 8011b58:	f000 fb50 	bl	80121fc <__lshift>
 8011b5c:	4621      	mov	r1, r4
 8011b5e:	9002      	str	r0, [sp, #8]
 8011b60:	f000 fbb8 	bl	80122d4 <__mcmp>
 8011b64:	2800      	cmp	r0, #0
 8011b66:	dcb4      	bgt.n	8011ad2 <_dtoa_r+0xa82>
 8011b68:	d102      	bne.n	8011b70 <_dtoa_r+0xb20>
 8011b6a:	9b00      	ldr	r3, [sp, #0]
 8011b6c:	07db      	lsls	r3, r3, #31
 8011b6e:	d4b0      	bmi.n	8011ad2 <_dtoa_r+0xa82>
 8011b70:	4633      	mov	r3, r6
 8011b72:	461e      	mov	r6, r3
 8011b74:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011b78:	2a30      	cmp	r2, #48	@ 0x30
 8011b7a:	d0fa      	beq.n	8011b72 <_dtoa_r+0xb22>
 8011b7c:	e4b5      	b.n	80114ea <_dtoa_r+0x49a>
 8011b7e:	459a      	cmp	sl, r3
 8011b80:	d1a8      	bne.n	8011ad4 <_dtoa_r+0xa84>
 8011b82:	2331      	movs	r3, #49	@ 0x31
 8011b84:	f108 0801 	add.w	r8, r8, #1
 8011b88:	f88a 3000 	strb.w	r3, [sl]
 8011b8c:	e4ad      	b.n	80114ea <_dtoa_r+0x49a>
 8011b8e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011b90:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8011bec <_dtoa_r+0xb9c>
 8011b94:	b11b      	cbz	r3, 8011b9e <_dtoa_r+0xb4e>
 8011b96:	f10a 0308 	add.w	r3, sl, #8
 8011b9a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8011b9c:	6013      	str	r3, [r2, #0]
 8011b9e:	4650      	mov	r0, sl
 8011ba0:	b017      	add	sp, #92	@ 0x5c
 8011ba2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ba6:	9b07      	ldr	r3, [sp, #28]
 8011ba8:	2b01      	cmp	r3, #1
 8011baa:	f77f ae2e 	ble.w	801180a <_dtoa_r+0x7ba>
 8011bae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011bb0:	9308      	str	r3, [sp, #32]
 8011bb2:	2001      	movs	r0, #1
 8011bb4:	e64d      	b.n	8011852 <_dtoa_r+0x802>
 8011bb6:	f1bb 0f00 	cmp.w	fp, #0
 8011bba:	f77f aed9 	ble.w	8011970 <_dtoa_r+0x920>
 8011bbe:	4656      	mov	r6, sl
 8011bc0:	9802      	ldr	r0, [sp, #8]
 8011bc2:	4621      	mov	r1, r4
 8011bc4:	f7ff f9bb 	bl	8010f3e <quorem>
 8011bc8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8011bcc:	f806 3b01 	strb.w	r3, [r6], #1
 8011bd0:	eba6 020a 	sub.w	r2, r6, sl
 8011bd4:	4593      	cmp	fp, r2
 8011bd6:	ddb4      	ble.n	8011b42 <_dtoa_r+0xaf2>
 8011bd8:	9902      	ldr	r1, [sp, #8]
 8011bda:	2300      	movs	r3, #0
 8011bdc:	220a      	movs	r2, #10
 8011bde:	4648      	mov	r0, r9
 8011be0:	f000 f968 	bl	8011eb4 <__multadd>
 8011be4:	9002      	str	r0, [sp, #8]
 8011be6:	e7eb      	b.n	8011bc0 <_dtoa_r+0xb70>
 8011be8:	08014d38 	.word	0x08014d38
 8011bec:	08014cbc 	.word	0x08014cbc

08011bf0 <_free_r>:
 8011bf0:	b538      	push	{r3, r4, r5, lr}
 8011bf2:	4605      	mov	r5, r0
 8011bf4:	2900      	cmp	r1, #0
 8011bf6:	d041      	beq.n	8011c7c <_free_r+0x8c>
 8011bf8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011bfc:	1f0c      	subs	r4, r1, #4
 8011bfe:	2b00      	cmp	r3, #0
 8011c00:	bfb8      	it	lt
 8011c02:	18e4      	addlt	r4, r4, r3
 8011c04:	f000 f8e8 	bl	8011dd8 <__malloc_lock>
 8011c08:	4a1d      	ldr	r2, [pc, #116]	@ (8011c80 <_free_r+0x90>)
 8011c0a:	6813      	ldr	r3, [r2, #0]
 8011c0c:	b933      	cbnz	r3, 8011c1c <_free_r+0x2c>
 8011c0e:	6063      	str	r3, [r4, #4]
 8011c10:	6014      	str	r4, [r2, #0]
 8011c12:	4628      	mov	r0, r5
 8011c14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011c18:	f000 b8e4 	b.w	8011de4 <__malloc_unlock>
 8011c1c:	42a3      	cmp	r3, r4
 8011c1e:	d908      	bls.n	8011c32 <_free_r+0x42>
 8011c20:	6820      	ldr	r0, [r4, #0]
 8011c22:	1821      	adds	r1, r4, r0
 8011c24:	428b      	cmp	r3, r1
 8011c26:	bf01      	itttt	eq
 8011c28:	6819      	ldreq	r1, [r3, #0]
 8011c2a:	685b      	ldreq	r3, [r3, #4]
 8011c2c:	1809      	addeq	r1, r1, r0
 8011c2e:	6021      	streq	r1, [r4, #0]
 8011c30:	e7ed      	b.n	8011c0e <_free_r+0x1e>
 8011c32:	461a      	mov	r2, r3
 8011c34:	685b      	ldr	r3, [r3, #4]
 8011c36:	b10b      	cbz	r3, 8011c3c <_free_r+0x4c>
 8011c38:	42a3      	cmp	r3, r4
 8011c3a:	d9fa      	bls.n	8011c32 <_free_r+0x42>
 8011c3c:	6811      	ldr	r1, [r2, #0]
 8011c3e:	1850      	adds	r0, r2, r1
 8011c40:	42a0      	cmp	r0, r4
 8011c42:	d10b      	bne.n	8011c5c <_free_r+0x6c>
 8011c44:	6820      	ldr	r0, [r4, #0]
 8011c46:	4401      	add	r1, r0
 8011c48:	1850      	adds	r0, r2, r1
 8011c4a:	4283      	cmp	r3, r0
 8011c4c:	6011      	str	r1, [r2, #0]
 8011c4e:	d1e0      	bne.n	8011c12 <_free_r+0x22>
 8011c50:	6818      	ldr	r0, [r3, #0]
 8011c52:	685b      	ldr	r3, [r3, #4]
 8011c54:	6053      	str	r3, [r2, #4]
 8011c56:	4408      	add	r0, r1
 8011c58:	6010      	str	r0, [r2, #0]
 8011c5a:	e7da      	b.n	8011c12 <_free_r+0x22>
 8011c5c:	d902      	bls.n	8011c64 <_free_r+0x74>
 8011c5e:	230c      	movs	r3, #12
 8011c60:	602b      	str	r3, [r5, #0]
 8011c62:	e7d6      	b.n	8011c12 <_free_r+0x22>
 8011c64:	6820      	ldr	r0, [r4, #0]
 8011c66:	1821      	adds	r1, r4, r0
 8011c68:	428b      	cmp	r3, r1
 8011c6a:	bf04      	itt	eq
 8011c6c:	6819      	ldreq	r1, [r3, #0]
 8011c6e:	685b      	ldreq	r3, [r3, #4]
 8011c70:	6063      	str	r3, [r4, #4]
 8011c72:	bf04      	itt	eq
 8011c74:	1809      	addeq	r1, r1, r0
 8011c76:	6021      	streq	r1, [r4, #0]
 8011c78:	6054      	str	r4, [r2, #4]
 8011c7a:	e7ca      	b.n	8011c12 <_free_r+0x22>
 8011c7c:	bd38      	pop	{r3, r4, r5, pc}
 8011c7e:	bf00      	nop
 8011c80:	20003b00 	.word	0x20003b00

08011c84 <malloc>:
 8011c84:	4b02      	ldr	r3, [pc, #8]	@ (8011c90 <malloc+0xc>)
 8011c86:	4601      	mov	r1, r0
 8011c88:	6818      	ldr	r0, [r3, #0]
 8011c8a:	f000 b825 	b.w	8011cd8 <_malloc_r>
 8011c8e:	bf00      	nop
 8011c90:	200001ac 	.word	0x200001ac

08011c94 <sbrk_aligned>:
 8011c94:	b570      	push	{r4, r5, r6, lr}
 8011c96:	4e0f      	ldr	r6, [pc, #60]	@ (8011cd4 <sbrk_aligned+0x40>)
 8011c98:	460c      	mov	r4, r1
 8011c9a:	6831      	ldr	r1, [r6, #0]
 8011c9c:	4605      	mov	r5, r0
 8011c9e:	b911      	cbnz	r1, 8011ca6 <sbrk_aligned+0x12>
 8011ca0:	f000 fe24 	bl	80128ec <_sbrk_r>
 8011ca4:	6030      	str	r0, [r6, #0]
 8011ca6:	4621      	mov	r1, r4
 8011ca8:	4628      	mov	r0, r5
 8011caa:	f000 fe1f 	bl	80128ec <_sbrk_r>
 8011cae:	1c43      	adds	r3, r0, #1
 8011cb0:	d103      	bne.n	8011cba <sbrk_aligned+0x26>
 8011cb2:	f04f 34ff 	mov.w	r4, #4294967295
 8011cb6:	4620      	mov	r0, r4
 8011cb8:	bd70      	pop	{r4, r5, r6, pc}
 8011cba:	1cc4      	adds	r4, r0, #3
 8011cbc:	f024 0403 	bic.w	r4, r4, #3
 8011cc0:	42a0      	cmp	r0, r4
 8011cc2:	d0f8      	beq.n	8011cb6 <sbrk_aligned+0x22>
 8011cc4:	1a21      	subs	r1, r4, r0
 8011cc6:	4628      	mov	r0, r5
 8011cc8:	f000 fe10 	bl	80128ec <_sbrk_r>
 8011ccc:	3001      	adds	r0, #1
 8011cce:	d1f2      	bne.n	8011cb6 <sbrk_aligned+0x22>
 8011cd0:	e7ef      	b.n	8011cb2 <sbrk_aligned+0x1e>
 8011cd2:	bf00      	nop
 8011cd4:	20003afc 	.word	0x20003afc

08011cd8 <_malloc_r>:
 8011cd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011cdc:	1ccd      	adds	r5, r1, #3
 8011cde:	f025 0503 	bic.w	r5, r5, #3
 8011ce2:	3508      	adds	r5, #8
 8011ce4:	2d0c      	cmp	r5, #12
 8011ce6:	bf38      	it	cc
 8011ce8:	250c      	movcc	r5, #12
 8011cea:	2d00      	cmp	r5, #0
 8011cec:	4606      	mov	r6, r0
 8011cee:	db01      	blt.n	8011cf4 <_malloc_r+0x1c>
 8011cf0:	42a9      	cmp	r1, r5
 8011cf2:	d904      	bls.n	8011cfe <_malloc_r+0x26>
 8011cf4:	230c      	movs	r3, #12
 8011cf6:	6033      	str	r3, [r6, #0]
 8011cf8:	2000      	movs	r0, #0
 8011cfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011cfe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011dd4 <_malloc_r+0xfc>
 8011d02:	f000 f869 	bl	8011dd8 <__malloc_lock>
 8011d06:	f8d8 3000 	ldr.w	r3, [r8]
 8011d0a:	461c      	mov	r4, r3
 8011d0c:	bb44      	cbnz	r4, 8011d60 <_malloc_r+0x88>
 8011d0e:	4629      	mov	r1, r5
 8011d10:	4630      	mov	r0, r6
 8011d12:	f7ff ffbf 	bl	8011c94 <sbrk_aligned>
 8011d16:	1c43      	adds	r3, r0, #1
 8011d18:	4604      	mov	r4, r0
 8011d1a:	d158      	bne.n	8011dce <_malloc_r+0xf6>
 8011d1c:	f8d8 4000 	ldr.w	r4, [r8]
 8011d20:	4627      	mov	r7, r4
 8011d22:	2f00      	cmp	r7, #0
 8011d24:	d143      	bne.n	8011dae <_malloc_r+0xd6>
 8011d26:	2c00      	cmp	r4, #0
 8011d28:	d04b      	beq.n	8011dc2 <_malloc_r+0xea>
 8011d2a:	6823      	ldr	r3, [r4, #0]
 8011d2c:	4639      	mov	r1, r7
 8011d2e:	4630      	mov	r0, r6
 8011d30:	eb04 0903 	add.w	r9, r4, r3
 8011d34:	f000 fdda 	bl	80128ec <_sbrk_r>
 8011d38:	4581      	cmp	r9, r0
 8011d3a:	d142      	bne.n	8011dc2 <_malloc_r+0xea>
 8011d3c:	6821      	ldr	r1, [r4, #0]
 8011d3e:	1a6d      	subs	r5, r5, r1
 8011d40:	4629      	mov	r1, r5
 8011d42:	4630      	mov	r0, r6
 8011d44:	f7ff ffa6 	bl	8011c94 <sbrk_aligned>
 8011d48:	3001      	adds	r0, #1
 8011d4a:	d03a      	beq.n	8011dc2 <_malloc_r+0xea>
 8011d4c:	6823      	ldr	r3, [r4, #0]
 8011d4e:	442b      	add	r3, r5
 8011d50:	6023      	str	r3, [r4, #0]
 8011d52:	f8d8 3000 	ldr.w	r3, [r8]
 8011d56:	685a      	ldr	r2, [r3, #4]
 8011d58:	bb62      	cbnz	r2, 8011db4 <_malloc_r+0xdc>
 8011d5a:	f8c8 7000 	str.w	r7, [r8]
 8011d5e:	e00f      	b.n	8011d80 <_malloc_r+0xa8>
 8011d60:	6822      	ldr	r2, [r4, #0]
 8011d62:	1b52      	subs	r2, r2, r5
 8011d64:	d420      	bmi.n	8011da8 <_malloc_r+0xd0>
 8011d66:	2a0b      	cmp	r2, #11
 8011d68:	d917      	bls.n	8011d9a <_malloc_r+0xc2>
 8011d6a:	1961      	adds	r1, r4, r5
 8011d6c:	42a3      	cmp	r3, r4
 8011d6e:	6025      	str	r5, [r4, #0]
 8011d70:	bf18      	it	ne
 8011d72:	6059      	strne	r1, [r3, #4]
 8011d74:	6863      	ldr	r3, [r4, #4]
 8011d76:	bf08      	it	eq
 8011d78:	f8c8 1000 	streq.w	r1, [r8]
 8011d7c:	5162      	str	r2, [r4, r5]
 8011d7e:	604b      	str	r3, [r1, #4]
 8011d80:	4630      	mov	r0, r6
 8011d82:	f000 f82f 	bl	8011de4 <__malloc_unlock>
 8011d86:	f104 000b 	add.w	r0, r4, #11
 8011d8a:	1d23      	adds	r3, r4, #4
 8011d8c:	f020 0007 	bic.w	r0, r0, #7
 8011d90:	1ac2      	subs	r2, r0, r3
 8011d92:	bf1c      	itt	ne
 8011d94:	1a1b      	subne	r3, r3, r0
 8011d96:	50a3      	strne	r3, [r4, r2]
 8011d98:	e7af      	b.n	8011cfa <_malloc_r+0x22>
 8011d9a:	6862      	ldr	r2, [r4, #4]
 8011d9c:	42a3      	cmp	r3, r4
 8011d9e:	bf0c      	ite	eq
 8011da0:	f8c8 2000 	streq.w	r2, [r8]
 8011da4:	605a      	strne	r2, [r3, #4]
 8011da6:	e7eb      	b.n	8011d80 <_malloc_r+0xa8>
 8011da8:	4623      	mov	r3, r4
 8011daa:	6864      	ldr	r4, [r4, #4]
 8011dac:	e7ae      	b.n	8011d0c <_malloc_r+0x34>
 8011dae:	463c      	mov	r4, r7
 8011db0:	687f      	ldr	r7, [r7, #4]
 8011db2:	e7b6      	b.n	8011d22 <_malloc_r+0x4a>
 8011db4:	461a      	mov	r2, r3
 8011db6:	685b      	ldr	r3, [r3, #4]
 8011db8:	42a3      	cmp	r3, r4
 8011dba:	d1fb      	bne.n	8011db4 <_malloc_r+0xdc>
 8011dbc:	2300      	movs	r3, #0
 8011dbe:	6053      	str	r3, [r2, #4]
 8011dc0:	e7de      	b.n	8011d80 <_malloc_r+0xa8>
 8011dc2:	230c      	movs	r3, #12
 8011dc4:	6033      	str	r3, [r6, #0]
 8011dc6:	4630      	mov	r0, r6
 8011dc8:	f000 f80c 	bl	8011de4 <__malloc_unlock>
 8011dcc:	e794      	b.n	8011cf8 <_malloc_r+0x20>
 8011dce:	6005      	str	r5, [r0, #0]
 8011dd0:	e7d6      	b.n	8011d80 <_malloc_r+0xa8>
 8011dd2:	bf00      	nop
 8011dd4:	20003b00 	.word	0x20003b00

08011dd8 <__malloc_lock>:
 8011dd8:	4801      	ldr	r0, [pc, #4]	@ (8011de0 <__malloc_lock+0x8>)
 8011dda:	f7ff b8a0 	b.w	8010f1e <__retarget_lock_acquire_recursive>
 8011dde:	bf00      	nop
 8011de0:	20003af8 	.word	0x20003af8

08011de4 <__malloc_unlock>:
 8011de4:	4801      	ldr	r0, [pc, #4]	@ (8011dec <__malloc_unlock+0x8>)
 8011de6:	f7ff b89b 	b.w	8010f20 <__retarget_lock_release_recursive>
 8011dea:	bf00      	nop
 8011dec:	20003af8 	.word	0x20003af8

08011df0 <_Balloc>:
 8011df0:	b570      	push	{r4, r5, r6, lr}
 8011df2:	69c6      	ldr	r6, [r0, #28]
 8011df4:	4604      	mov	r4, r0
 8011df6:	460d      	mov	r5, r1
 8011df8:	b976      	cbnz	r6, 8011e18 <_Balloc+0x28>
 8011dfa:	2010      	movs	r0, #16
 8011dfc:	f7ff ff42 	bl	8011c84 <malloc>
 8011e00:	4602      	mov	r2, r0
 8011e02:	61e0      	str	r0, [r4, #28]
 8011e04:	b920      	cbnz	r0, 8011e10 <_Balloc+0x20>
 8011e06:	4b18      	ldr	r3, [pc, #96]	@ (8011e68 <_Balloc+0x78>)
 8011e08:	4818      	ldr	r0, [pc, #96]	@ (8011e6c <_Balloc+0x7c>)
 8011e0a:	216b      	movs	r1, #107	@ 0x6b
 8011e0c:	f000 fd7e 	bl	801290c <__assert_func>
 8011e10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011e14:	6006      	str	r6, [r0, #0]
 8011e16:	60c6      	str	r6, [r0, #12]
 8011e18:	69e6      	ldr	r6, [r4, #28]
 8011e1a:	68f3      	ldr	r3, [r6, #12]
 8011e1c:	b183      	cbz	r3, 8011e40 <_Balloc+0x50>
 8011e1e:	69e3      	ldr	r3, [r4, #28]
 8011e20:	68db      	ldr	r3, [r3, #12]
 8011e22:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011e26:	b9b8      	cbnz	r0, 8011e58 <_Balloc+0x68>
 8011e28:	2101      	movs	r1, #1
 8011e2a:	fa01 f605 	lsl.w	r6, r1, r5
 8011e2e:	1d72      	adds	r2, r6, #5
 8011e30:	0092      	lsls	r2, r2, #2
 8011e32:	4620      	mov	r0, r4
 8011e34:	f000 fd88 	bl	8012948 <_calloc_r>
 8011e38:	b160      	cbz	r0, 8011e54 <_Balloc+0x64>
 8011e3a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011e3e:	e00e      	b.n	8011e5e <_Balloc+0x6e>
 8011e40:	2221      	movs	r2, #33	@ 0x21
 8011e42:	2104      	movs	r1, #4
 8011e44:	4620      	mov	r0, r4
 8011e46:	f000 fd7f 	bl	8012948 <_calloc_r>
 8011e4a:	69e3      	ldr	r3, [r4, #28]
 8011e4c:	60f0      	str	r0, [r6, #12]
 8011e4e:	68db      	ldr	r3, [r3, #12]
 8011e50:	2b00      	cmp	r3, #0
 8011e52:	d1e4      	bne.n	8011e1e <_Balloc+0x2e>
 8011e54:	2000      	movs	r0, #0
 8011e56:	bd70      	pop	{r4, r5, r6, pc}
 8011e58:	6802      	ldr	r2, [r0, #0]
 8011e5a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011e5e:	2300      	movs	r3, #0
 8011e60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011e64:	e7f7      	b.n	8011e56 <_Balloc+0x66>
 8011e66:	bf00      	nop
 8011e68:	08014cc9 	.word	0x08014cc9
 8011e6c:	08014d49 	.word	0x08014d49

08011e70 <_Bfree>:
 8011e70:	b570      	push	{r4, r5, r6, lr}
 8011e72:	69c6      	ldr	r6, [r0, #28]
 8011e74:	4605      	mov	r5, r0
 8011e76:	460c      	mov	r4, r1
 8011e78:	b976      	cbnz	r6, 8011e98 <_Bfree+0x28>
 8011e7a:	2010      	movs	r0, #16
 8011e7c:	f7ff ff02 	bl	8011c84 <malloc>
 8011e80:	4602      	mov	r2, r0
 8011e82:	61e8      	str	r0, [r5, #28]
 8011e84:	b920      	cbnz	r0, 8011e90 <_Bfree+0x20>
 8011e86:	4b09      	ldr	r3, [pc, #36]	@ (8011eac <_Bfree+0x3c>)
 8011e88:	4809      	ldr	r0, [pc, #36]	@ (8011eb0 <_Bfree+0x40>)
 8011e8a:	218f      	movs	r1, #143	@ 0x8f
 8011e8c:	f000 fd3e 	bl	801290c <__assert_func>
 8011e90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011e94:	6006      	str	r6, [r0, #0]
 8011e96:	60c6      	str	r6, [r0, #12]
 8011e98:	b13c      	cbz	r4, 8011eaa <_Bfree+0x3a>
 8011e9a:	69eb      	ldr	r3, [r5, #28]
 8011e9c:	6862      	ldr	r2, [r4, #4]
 8011e9e:	68db      	ldr	r3, [r3, #12]
 8011ea0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011ea4:	6021      	str	r1, [r4, #0]
 8011ea6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011eaa:	bd70      	pop	{r4, r5, r6, pc}
 8011eac:	08014cc9 	.word	0x08014cc9
 8011eb0:	08014d49 	.word	0x08014d49

08011eb4 <__multadd>:
 8011eb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011eb8:	690d      	ldr	r5, [r1, #16]
 8011eba:	4607      	mov	r7, r0
 8011ebc:	460c      	mov	r4, r1
 8011ebe:	461e      	mov	r6, r3
 8011ec0:	f101 0c14 	add.w	ip, r1, #20
 8011ec4:	2000      	movs	r0, #0
 8011ec6:	f8dc 3000 	ldr.w	r3, [ip]
 8011eca:	b299      	uxth	r1, r3
 8011ecc:	fb02 6101 	mla	r1, r2, r1, r6
 8011ed0:	0c1e      	lsrs	r6, r3, #16
 8011ed2:	0c0b      	lsrs	r3, r1, #16
 8011ed4:	fb02 3306 	mla	r3, r2, r6, r3
 8011ed8:	b289      	uxth	r1, r1
 8011eda:	3001      	adds	r0, #1
 8011edc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011ee0:	4285      	cmp	r5, r0
 8011ee2:	f84c 1b04 	str.w	r1, [ip], #4
 8011ee6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011eea:	dcec      	bgt.n	8011ec6 <__multadd+0x12>
 8011eec:	b30e      	cbz	r6, 8011f32 <__multadd+0x7e>
 8011eee:	68a3      	ldr	r3, [r4, #8]
 8011ef0:	42ab      	cmp	r3, r5
 8011ef2:	dc19      	bgt.n	8011f28 <__multadd+0x74>
 8011ef4:	6861      	ldr	r1, [r4, #4]
 8011ef6:	4638      	mov	r0, r7
 8011ef8:	3101      	adds	r1, #1
 8011efa:	f7ff ff79 	bl	8011df0 <_Balloc>
 8011efe:	4680      	mov	r8, r0
 8011f00:	b928      	cbnz	r0, 8011f0e <__multadd+0x5a>
 8011f02:	4602      	mov	r2, r0
 8011f04:	4b0c      	ldr	r3, [pc, #48]	@ (8011f38 <__multadd+0x84>)
 8011f06:	480d      	ldr	r0, [pc, #52]	@ (8011f3c <__multadd+0x88>)
 8011f08:	21ba      	movs	r1, #186	@ 0xba
 8011f0a:	f000 fcff 	bl	801290c <__assert_func>
 8011f0e:	6922      	ldr	r2, [r4, #16]
 8011f10:	3202      	adds	r2, #2
 8011f12:	f104 010c 	add.w	r1, r4, #12
 8011f16:	0092      	lsls	r2, r2, #2
 8011f18:	300c      	adds	r0, #12
 8011f1a:	f7ff f802 	bl	8010f22 <memcpy>
 8011f1e:	4621      	mov	r1, r4
 8011f20:	4638      	mov	r0, r7
 8011f22:	f7ff ffa5 	bl	8011e70 <_Bfree>
 8011f26:	4644      	mov	r4, r8
 8011f28:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011f2c:	3501      	adds	r5, #1
 8011f2e:	615e      	str	r6, [r3, #20]
 8011f30:	6125      	str	r5, [r4, #16]
 8011f32:	4620      	mov	r0, r4
 8011f34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011f38:	08014d38 	.word	0x08014d38
 8011f3c:	08014d49 	.word	0x08014d49

08011f40 <__hi0bits>:
 8011f40:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8011f44:	4603      	mov	r3, r0
 8011f46:	bf36      	itet	cc
 8011f48:	0403      	lslcc	r3, r0, #16
 8011f4a:	2000      	movcs	r0, #0
 8011f4c:	2010      	movcc	r0, #16
 8011f4e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011f52:	bf3c      	itt	cc
 8011f54:	021b      	lslcc	r3, r3, #8
 8011f56:	3008      	addcc	r0, #8
 8011f58:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011f5c:	bf3c      	itt	cc
 8011f5e:	011b      	lslcc	r3, r3, #4
 8011f60:	3004      	addcc	r0, #4
 8011f62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011f66:	bf3c      	itt	cc
 8011f68:	009b      	lslcc	r3, r3, #2
 8011f6a:	3002      	addcc	r0, #2
 8011f6c:	2b00      	cmp	r3, #0
 8011f6e:	db05      	blt.n	8011f7c <__hi0bits+0x3c>
 8011f70:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8011f74:	f100 0001 	add.w	r0, r0, #1
 8011f78:	bf08      	it	eq
 8011f7a:	2020      	moveq	r0, #32
 8011f7c:	4770      	bx	lr

08011f7e <__lo0bits>:
 8011f7e:	6803      	ldr	r3, [r0, #0]
 8011f80:	4602      	mov	r2, r0
 8011f82:	f013 0007 	ands.w	r0, r3, #7
 8011f86:	d00b      	beq.n	8011fa0 <__lo0bits+0x22>
 8011f88:	07d9      	lsls	r1, r3, #31
 8011f8a:	d421      	bmi.n	8011fd0 <__lo0bits+0x52>
 8011f8c:	0798      	lsls	r0, r3, #30
 8011f8e:	bf49      	itett	mi
 8011f90:	085b      	lsrmi	r3, r3, #1
 8011f92:	089b      	lsrpl	r3, r3, #2
 8011f94:	2001      	movmi	r0, #1
 8011f96:	6013      	strmi	r3, [r2, #0]
 8011f98:	bf5c      	itt	pl
 8011f9a:	6013      	strpl	r3, [r2, #0]
 8011f9c:	2002      	movpl	r0, #2
 8011f9e:	4770      	bx	lr
 8011fa0:	b299      	uxth	r1, r3
 8011fa2:	b909      	cbnz	r1, 8011fa8 <__lo0bits+0x2a>
 8011fa4:	0c1b      	lsrs	r3, r3, #16
 8011fa6:	2010      	movs	r0, #16
 8011fa8:	b2d9      	uxtb	r1, r3
 8011faa:	b909      	cbnz	r1, 8011fb0 <__lo0bits+0x32>
 8011fac:	3008      	adds	r0, #8
 8011fae:	0a1b      	lsrs	r3, r3, #8
 8011fb0:	0719      	lsls	r1, r3, #28
 8011fb2:	bf04      	itt	eq
 8011fb4:	091b      	lsreq	r3, r3, #4
 8011fb6:	3004      	addeq	r0, #4
 8011fb8:	0799      	lsls	r1, r3, #30
 8011fba:	bf04      	itt	eq
 8011fbc:	089b      	lsreq	r3, r3, #2
 8011fbe:	3002      	addeq	r0, #2
 8011fc0:	07d9      	lsls	r1, r3, #31
 8011fc2:	d403      	bmi.n	8011fcc <__lo0bits+0x4e>
 8011fc4:	085b      	lsrs	r3, r3, #1
 8011fc6:	f100 0001 	add.w	r0, r0, #1
 8011fca:	d003      	beq.n	8011fd4 <__lo0bits+0x56>
 8011fcc:	6013      	str	r3, [r2, #0]
 8011fce:	4770      	bx	lr
 8011fd0:	2000      	movs	r0, #0
 8011fd2:	4770      	bx	lr
 8011fd4:	2020      	movs	r0, #32
 8011fd6:	4770      	bx	lr

08011fd8 <__i2b>:
 8011fd8:	b510      	push	{r4, lr}
 8011fda:	460c      	mov	r4, r1
 8011fdc:	2101      	movs	r1, #1
 8011fde:	f7ff ff07 	bl	8011df0 <_Balloc>
 8011fe2:	4602      	mov	r2, r0
 8011fe4:	b928      	cbnz	r0, 8011ff2 <__i2b+0x1a>
 8011fe6:	4b05      	ldr	r3, [pc, #20]	@ (8011ffc <__i2b+0x24>)
 8011fe8:	4805      	ldr	r0, [pc, #20]	@ (8012000 <__i2b+0x28>)
 8011fea:	f240 1145 	movw	r1, #325	@ 0x145
 8011fee:	f000 fc8d 	bl	801290c <__assert_func>
 8011ff2:	2301      	movs	r3, #1
 8011ff4:	6144      	str	r4, [r0, #20]
 8011ff6:	6103      	str	r3, [r0, #16]
 8011ff8:	bd10      	pop	{r4, pc}
 8011ffa:	bf00      	nop
 8011ffc:	08014d38 	.word	0x08014d38
 8012000:	08014d49 	.word	0x08014d49

08012004 <__multiply>:
 8012004:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012008:	4617      	mov	r7, r2
 801200a:	690a      	ldr	r2, [r1, #16]
 801200c:	693b      	ldr	r3, [r7, #16]
 801200e:	429a      	cmp	r2, r3
 8012010:	bfa8      	it	ge
 8012012:	463b      	movge	r3, r7
 8012014:	4689      	mov	r9, r1
 8012016:	bfa4      	itt	ge
 8012018:	460f      	movge	r7, r1
 801201a:	4699      	movge	r9, r3
 801201c:	693d      	ldr	r5, [r7, #16]
 801201e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8012022:	68bb      	ldr	r3, [r7, #8]
 8012024:	6879      	ldr	r1, [r7, #4]
 8012026:	eb05 060a 	add.w	r6, r5, sl
 801202a:	42b3      	cmp	r3, r6
 801202c:	b085      	sub	sp, #20
 801202e:	bfb8      	it	lt
 8012030:	3101      	addlt	r1, #1
 8012032:	f7ff fedd 	bl	8011df0 <_Balloc>
 8012036:	b930      	cbnz	r0, 8012046 <__multiply+0x42>
 8012038:	4602      	mov	r2, r0
 801203a:	4b41      	ldr	r3, [pc, #260]	@ (8012140 <__multiply+0x13c>)
 801203c:	4841      	ldr	r0, [pc, #260]	@ (8012144 <__multiply+0x140>)
 801203e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8012042:	f000 fc63 	bl	801290c <__assert_func>
 8012046:	f100 0414 	add.w	r4, r0, #20
 801204a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801204e:	4623      	mov	r3, r4
 8012050:	2200      	movs	r2, #0
 8012052:	4573      	cmp	r3, lr
 8012054:	d320      	bcc.n	8012098 <__multiply+0x94>
 8012056:	f107 0814 	add.w	r8, r7, #20
 801205a:	f109 0114 	add.w	r1, r9, #20
 801205e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8012062:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8012066:	9302      	str	r3, [sp, #8]
 8012068:	1beb      	subs	r3, r5, r7
 801206a:	3b15      	subs	r3, #21
 801206c:	f023 0303 	bic.w	r3, r3, #3
 8012070:	3304      	adds	r3, #4
 8012072:	3715      	adds	r7, #21
 8012074:	42bd      	cmp	r5, r7
 8012076:	bf38      	it	cc
 8012078:	2304      	movcc	r3, #4
 801207a:	9301      	str	r3, [sp, #4]
 801207c:	9b02      	ldr	r3, [sp, #8]
 801207e:	9103      	str	r1, [sp, #12]
 8012080:	428b      	cmp	r3, r1
 8012082:	d80c      	bhi.n	801209e <__multiply+0x9a>
 8012084:	2e00      	cmp	r6, #0
 8012086:	dd03      	ble.n	8012090 <__multiply+0x8c>
 8012088:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801208c:	2b00      	cmp	r3, #0
 801208e:	d055      	beq.n	801213c <__multiply+0x138>
 8012090:	6106      	str	r6, [r0, #16]
 8012092:	b005      	add	sp, #20
 8012094:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012098:	f843 2b04 	str.w	r2, [r3], #4
 801209c:	e7d9      	b.n	8012052 <__multiply+0x4e>
 801209e:	f8b1 a000 	ldrh.w	sl, [r1]
 80120a2:	f1ba 0f00 	cmp.w	sl, #0
 80120a6:	d01f      	beq.n	80120e8 <__multiply+0xe4>
 80120a8:	46c4      	mov	ip, r8
 80120aa:	46a1      	mov	r9, r4
 80120ac:	2700      	movs	r7, #0
 80120ae:	f85c 2b04 	ldr.w	r2, [ip], #4
 80120b2:	f8d9 3000 	ldr.w	r3, [r9]
 80120b6:	fa1f fb82 	uxth.w	fp, r2
 80120ba:	b29b      	uxth	r3, r3
 80120bc:	fb0a 330b 	mla	r3, sl, fp, r3
 80120c0:	443b      	add	r3, r7
 80120c2:	f8d9 7000 	ldr.w	r7, [r9]
 80120c6:	0c12      	lsrs	r2, r2, #16
 80120c8:	0c3f      	lsrs	r7, r7, #16
 80120ca:	fb0a 7202 	mla	r2, sl, r2, r7
 80120ce:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80120d2:	b29b      	uxth	r3, r3
 80120d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80120d8:	4565      	cmp	r5, ip
 80120da:	f849 3b04 	str.w	r3, [r9], #4
 80120de:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80120e2:	d8e4      	bhi.n	80120ae <__multiply+0xaa>
 80120e4:	9b01      	ldr	r3, [sp, #4]
 80120e6:	50e7      	str	r7, [r4, r3]
 80120e8:	9b03      	ldr	r3, [sp, #12]
 80120ea:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80120ee:	3104      	adds	r1, #4
 80120f0:	f1b9 0f00 	cmp.w	r9, #0
 80120f4:	d020      	beq.n	8012138 <__multiply+0x134>
 80120f6:	6823      	ldr	r3, [r4, #0]
 80120f8:	4647      	mov	r7, r8
 80120fa:	46a4      	mov	ip, r4
 80120fc:	f04f 0a00 	mov.w	sl, #0
 8012100:	f8b7 b000 	ldrh.w	fp, [r7]
 8012104:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8012108:	fb09 220b 	mla	r2, r9, fp, r2
 801210c:	4452      	add	r2, sl
 801210e:	b29b      	uxth	r3, r3
 8012110:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012114:	f84c 3b04 	str.w	r3, [ip], #4
 8012118:	f857 3b04 	ldr.w	r3, [r7], #4
 801211c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012120:	f8bc 3000 	ldrh.w	r3, [ip]
 8012124:	fb09 330a 	mla	r3, r9, sl, r3
 8012128:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801212c:	42bd      	cmp	r5, r7
 801212e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012132:	d8e5      	bhi.n	8012100 <__multiply+0xfc>
 8012134:	9a01      	ldr	r2, [sp, #4]
 8012136:	50a3      	str	r3, [r4, r2]
 8012138:	3404      	adds	r4, #4
 801213a:	e79f      	b.n	801207c <__multiply+0x78>
 801213c:	3e01      	subs	r6, #1
 801213e:	e7a1      	b.n	8012084 <__multiply+0x80>
 8012140:	08014d38 	.word	0x08014d38
 8012144:	08014d49 	.word	0x08014d49

08012148 <__pow5mult>:
 8012148:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801214c:	4615      	mov	r5, r2
 801214e:	f012 0203 	ands.w	r2, r2, #3
 8012152:	4607      	mov	r7, r0
 8012154:	460e      	mov	r6, r1
 8012156:	d007      	beq.n	8012168 <__pow5mult+0x20>
 8012158:	4c25      	ldr	r4, [pc, #148]	@ (80121f0 <__pow5mult+0xa8>)
 801215a:	3a01      	subs	r2, #1
 801215c:	2300      	movs	r3, #0
 801215e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012162:	f7ff fea7 	bl	8011eb4 <__multadd>
 8012166:	4606      	mov	r6, r0
 8012168:	10ad      	asrs	r5, r5, #2
 801216a:	d03d      	beq.n	80121e8 <__pow5mult+0xa0>
 801216c:	69fc      	ldr	r4, [r7, #28]
 801216e:	b97c      	cbnz	r4, 8012190 <__pow5mult+0x48>
 8012170:	2010      	movs	r0, #16
 8012172:	f7ff fd87 	bl	8011c84 <malloc>
 8012176:	4602      	mov	r2, r0
 8012178:	61f8      	str	r0, [r7, #28]
 801217a:	b928      	cbnz	r0, 8012188 <__pow5mult+0x40>
 801217c:	4b1d      	ldr	r3, [pc, #116]	@ (80121f4 <__pow5mult+0xac>)
 801217e:	481e      	ldr	r0, [pc, #120]	@ (80121f8 <__pow5mult+0xb0>)
 8012180:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8012184:	f000 fbc2 	bl	801290c <__assert_func>
 8012188:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801218c:	6004      	str	r4, [r0, #0]
 801218e:	60c4      	str	r4, [r0, #12]
 8012190:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8012194:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012198:	b94c      	cbnz	r4, 80121ae <__pow5mult+0x66>
 801219a:	f240 2171 	movw	r1, #625	@ 0x271
 801219e:	4638      	mov	r0, r7
 80121a0:	f7ff ff1a 	bl	8011fd8 <__i2b>
 80121a4:	2300      	movs	r3, #0
 80121a6:	f8c8 0008 	str.w	r0, [r8, #8]
 80121aa:	4604      	mov	r4, r0
 80121ac:	6003      	str	r3, [r0, #0]
 80121ae:	f04f 0900 	mov.w	r9, #0
 80121b2:	07eb      	lsls	r3, r5, #31
 80121b4:	d50a      	bpl.n	80121cc <__pow5mult+0x84>
 80121b6:	4631      	mov	r1, r6
 80121b8:	4622      	mov	r2, r4
 80121ba:	4638      	mov	r0, r7
 80121bc:	f7ff ff22 	bl	8012004 <__multiply>
 80121c0:	4631      	mov	r1, r6
 80121c2:	4680      	mov	r8, r0
 80121c4:	4638      	mov	r0, r7
 80121c6:	f7ff fe53 	bl	8011e70 <_Bfree>
 80121ca:	4646      	mov	r6, r8
 80121cc:	106d      	asrs	r5, r5, #1
 80121ce:	d00b      	beq.n	80121e8 <__pow5mult+0xa0>
 80121d0:	6820      	ldr	r0, [r4, #0]
 80121d2:	b938      	cbnz	r0, 80121e4 <__pow5mult+0x9c>
 80121d4:	4622      	mov	r2, r4
 80121d6:	4621      	mov	r1, r4
 80121d8:	4638      	mov	r0, r7
 80121da:	f7ff ff13 	bl	8012004 <__multiply>
 80121de:	6020      	str	r0, [r4, #0]
 80121e0:	f8c0 9000 	str.w	r9, [r0]
 80121e4:	4604      	mov	r4, r0
 80121e6:	e7e4      	b.n	80121b2 <__pow5mult+0x6a>
 80121e8:	4630      	mov	r0, r6
 80121ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80121ee:	bf00      	nop
 80121f0:	08014dfc 	.word	0x08014dfc
 80121f4:	08014cc9 	.word	0x08014cc9
 80121f8:	08014d49 	.word	0x08014d49

080121fc <__lshift>:
 80121fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012200:	460c      	mov	r4, r1
 8012202:	6849      	ldr	r1, [r1, #4]
 8012204:	6923      	ldr	r3, [r4, #16]
 8012206:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801220a:	68a3      	ldr	r3, [r4, #8]
 801220c:	4607      	mov	r7, r0
 801220e:	4691      	mov	r9, r2
 8012210:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012214:	f108 0601 	add.w	r6, r8, #1
 8012218:	42b3      	cmp	r3, r6
 801221a:	db0b      	blt.n	8012234 <__lshift+0x38>
 801221c:	4638      	mov	r0, r7
 801221e:	f7ff fde7 	bl	8011df0 <_Balloc>
 8012222:	4605      	mov	r5, r0
 8012224:	b948      	cbnz	r0, 801223a <__lshift+0x3e>
 8012226:	4602      	mov	r2, r0
 8012228:	4b28      	ldr	r3, [pc, #160]	@ (80122cc <__lshift+0xd0>)
 801222a:	4829      	ldr	r0, [pc, #164]	@ (80122d0 <__lshift+0xd4>)
 801222c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8012230:	f000 fb6c 	bl	801290c <__assert_func>
 8012234:	3101      	adds	r1, #1
 8012236:	005b      	lsls	r3, r3, #1
 8012238:	e7ee      	b.n	8012218 <__lshift+0x1c>
 801223a:	2300      	movs	r3, #0
 801223c:	f100 0114 	add.w	r1, r0, #20
 8012240:	f100 0210 	add.w	r2, r0, #16
 8012244:	4618      	mov	r0, r3
 8012246:	4553      	cmp	r3, sl
 8012248:	db33      	blt.n	80122b2 <__lshift+0xb6>
 801224a:	6920      	ldr	r0, [r4, #16]
 801224c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012250:	f104 0314 	add.w	r3, r4, #20
 8012254:	f019 091f 	ands.w	r9, r9, #31
 8012258:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801225c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012260:	d02b      	beq.n	80122ba <__lshift+0xbe>
 8012262:	f1c9 0e20 	rsb	lr, r9, #32
 8012266:	468a      	mov	sl, r1
 8012268:	2200      	movs	r2, #0
 801226a:	6818      	ldr	r0, [r3, #0]
 801226c:	fa00 f009 	lsl.w	r0, r0, r9
 8012270:	4310      	orrs	r0, r2
 8012272:	f84a 0b04 	str.w	r0, [sl], #4
 8012276:	f853 2b04 	ldr.w	r2, [r3], #4
 801227a:	459c      	cmp	ip, r3
 801227c:	fa22 f20e 	lsr.w	r2, r2, lr
 8012280:	d8f3      	bhi.n	801226a <__lshift+0x6e>
 8012282:	ebac 0304 	sub.w	r3, ip, r4
 8012286:	3b15      	subs	r3, #21
 8012288:	f023 0303 	bic.w	r3, r3, #3
 801228c:	3304      	adds	r3, #4
 801228e:	f104 0015 	add.w	r0, r4, #21
 8012292:	4560      	cmp	r0, ip
 8012294:	bf88      	it	hi
 8012296:	2304      	movhi	r3, #4
 8012298:	50ca      	str	r2, [r1, r3]
 801229a:	b10a      	cbz	r2, 80122a0 <__lshift+0xa4>
 801229c:	f108 0602 	add.w	r6, r8, #2
 80122a0:	3e01      	subs	r6, #1
 80122a2:	4638      	mov	r0, r7
 80122a4:	612e      	str	r6, [r5, #16]
 80122a6:	4621      	mov	r1, r4
 80122a8:	f7ff fde2 	bl	8011e70 <_Bfree>
 80122ac:	4628      	mov	r0, r5
 80122ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80122b2:	f842 0f04 	str.w	r0, [r2, #4]!
 80122b6:	3301      	adds	r3, #1
 80122b8:	e7c5      	b.n	8012246 <__lshift+0x4a>
 80122ba:	3904      	subs	r1, #4
 80122bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80122c0:	f841 2f04 	str.w	r2, [r1, #4]!
 80122c4:	459c      	cmp	ip, r3
 80122c6:	d8f9      	bhi.n	80122bc <__lshift+0xc0>
 80122c8:	e7ea      	b.n	80122a0 <__lshift+0xa4>
 80122ca:	bf00      	nop
 80122cc:	08014d38 	.word	0x08014d38
 80122d0:	08014d49 	.word	0x08014d49

080122d4 <__mcmp>:
 80122d4:	690a      	ldr	r2, [r1, #16]
 80122d6:	4603      	mov	r3, r0
 80122d8:	6900      	ldr	r0, [r0, #16]
 80122da:	1a80      	subs	r0, r0, r2
 80122dc:	b530      	push	{r4, r5, lr}
 80122de:	d10e      	bne.n	80122fe <__mcmp+0x2a>
 80122e0:	3314      	adds	r3, #20
 80122e2:	3114      	adds	r1, #20
 80122e4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80122e8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80122ec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80122f0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80122f4:	4295      	cmp	r5, r2
 80122f6:	d003      	beq.n	8012300 <__mcmp+0x2c>
 80122f8:	d205      	bcs.n	8012306 <__mcmp+0x32>
 80122fa:	f04f 30ff 	mov.w	r0, #4294967295
 80122fe:	bd30      	pop	{r4, r5, pc}
 8012300:	42a3      	cmp	r3, r4
 8012302:	d3f3      	bcc.n	80122ec <__mcmp+0x18>
 8012304:	e7fb      	b.n	80122fe <__mcmp+0x2a>
 8012306:	2001      	movs	r0, #1
 8012308:	e7f9      	b.n	80122fe <__mcmp+0x2a>
	...

0801230c <__mdiff>:
 801230c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012310:	4689      	mov	r9, r1
 8012312:	4606      	mov	r6, r0
 8012314:	4611      	mov	r1, r2
 8012316:	4648      	mov	r0, r9
 8012318:	4614      	mov	r4, r2
 801231a:	f7ff ffdb 	bl	80122d4 <__mcmp>
 801231e:	1e05      	subs	r5, r0, #0
 8012320:	d112      	bne.n	8012348 <__mdiff+0x3c>
 8012322:	4629      	mov	r1, r5
 8012324:	4630      	mov	r0, r6
 8012326:	f7ff fd63 	bl	8011df0 <_Balloc>
 801232a:	4602      	mov	r2, r0
 801232c:	b928      	cbnz	r0, 801233a <__mdiff+0x2e>
 801232e:	4b3f      	ldr	r3, [pc, #252]	@ (801242c <__mdiff+0x120>)
 8012330:	f240 2137 	movw	r1, #567	@ 0x237
 8012334:	483e      	ldr	r0, [pc, #248]	@ (8012430 <__mdiff+0x124>)
 8012336:	f000 fae9 	bl	801290c <__assert_func>
 801233a:	2301      	movs	r3, #1
 801233c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012340:	4610      	mov	r0, r2
 8012342:	b003      	add	sp, #12
 8012344:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012348:	bfbc      	itt	lt
 801234a:	464b      	movlt	r3, r9
 801234c:	46a1      	movlt	r9, r4
 801234e:	4630      	mov	r0, r6
 8012350:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8012354:	bfba      	itte	lt
 8012356:	461c      	movlt	r4, r3
 8012358:	2501      	movlt	r5, #1
 801235a:	2500      	movge	r5, #0
 801235c:	f7ff fd48 	bl	8011df0 <_Balloc>
 8012360:	4602      	mov	r2, r0
 8012362:	b918      	cbnz	r0, 801236c <__mdiff+0x60>
 8012364:	4b31      	ldr	r3, [pc, #196]	@ (801242c <__mdiff+0x120>)
 8012366:	f240 2145 	movw	r1, #581	@ 0x245
 801236a:	e7e3      	b.n	8012334 <__mdiff+0x28>
 801236c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8012370:	6926      	ldr	r6, [r4, #16]
 8012372:	60c5      	str	r5, [r0, #12]
 8012374:	f109 0310 	add.w	r3, r9, #16
 8012378:	f109 0514 	add.w	r5, r9, #20
 801237c:	f104 0e14 	add.w	lr, r4, #20
 8012380:	f100 0b14 	add.w	fp, r0, #20
 8012384:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8012388:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801238c:	9301      	str	r3, [sp, #4]
 801238e:	46d9      	mov	r9, fp
 8012390:	f04f 0c00 	mov.w	ip, #0
 8012394:	9b01      	ldr	r3, [sp, #4]
 8012396:	f85e 0b04 	ldr.w	r0, [lr], #4
 801239a:	f853 af04 	ldr.w	sl, [r3, #4]!
 801239e:	9301      	str	r3, [sp, #4]
 80123a0:	fa1f f38a 	uxth.w	r3, sl
 80123a4:	4619      	mov	r1, r3
 80123a6:	b283      	uxth	r3, r0
 80123a8:	1acb      	subs	r3, r1, r3
 80123aa:	0c00      	lsrs	r0, r0, #16
 80123ac:	4463      	add	r3, ip
 80123ae:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80123b2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80123b6:	b29b      	uxth	r3, r3
 80123b8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80123bc:	4576      	cmp	r6, lr
 80123be:	f849 3b04 	str.w	r3, [r9], #4
 80123c2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80123c6:	d8e5      	bhi.n	8012394 <__mdiff+0x88>
 80123c8:	1b33      	subs	r3, r6, r4
 80123ca:	3b15      	subs	r3, #21
 80123cc:	f023 0303 	bic.w	r3, r3, #3
 80123d0:	3415      	adds	r4, #21
 80123d2:	3304      	adds	r3, #4
 80123d4:	42a6      	cmp	r6, r4
 80123d6:	bf38      	it	cc
 80123d8:	2304      	movcc	r3, #4
 80123da:	441d      	add	r5, r3
 80123dc:	445b      	add	r3, fp
 80123de:	461e      	mov	r6, r3
 80123e0:	462c      	mov	r4, r5
 80123e2:	4544      	cmp	r4, r8
 80123e4:	d30e      	bcc.n	8012404 <__mdiff+0xf8>
 80123e6:	f108 0103 	add.w	r1, r8, #3
 80123ea:	1b49      	subs	r1, r1, r5
 80123ec:	f021 0103 	bic.w	r1, r1, #3
 80123f0:	3d03      	subs	r5, #3
 80123f2:	45a8      	cmp	r8, r5
 80123f4:	bf38      	it	cc
 80123f6:	2100      	movcc	r1, #0
 80123f8:	440b      	add	r3, r1
 80123fa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80123fe:	b191      	cbz	r1, 8012426 <__mdiff+0x11a>
 8012400:	6117      	str	r7, [r2, #16]
 8012402:	e79d      	b.n	8012340 <__mdiff+0x34>
 8012404:	f854 1b04 	ldr.w	r1, [r4], #4
 8012408:	46e6      	mov	lr, ip
 801240a:	0c08      	lsrs	r0, r1, #16
 801240c:	fa1c fc81 	uxtah	ip, ip, r1
 8012410:	4471      	add	r1, lr
 8012412:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8012416:	b289      	uxth	r1, r1
 8012418:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801241c:	f846 1b04 	str.w	r1, [r6], #4
 8012420:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012424:	e7dd      	b.n	80123e2 <__mdiff+0xd6>
 8012426:	3f01      	subs	r7, #1
 8012428:	e7e7      	b.n	80123fa <__mdiff+0xee>
 801242a:	bf00      	nop
 801242c:	08014d38 	.word	0x08014d38
 8012430:	08014d49 	.word	0x08014d49

08012434 <__d2b>:
 8012434:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012438:	460f      	mov	r7, r1
 801243a:	2101      	movs	r1, #1
 801243c:	ec59 8b10 	vmov	r8, r9, d0
 8012440:	4616      	mov	r6, r2
 8012442:	f7ff fcd5 	bl	8011df0 <_Balloc>
 8012446:	4604      	mov	r4, r0
 8012448:	b930      	cbnz	r0, 8012458 <__d2b+0x24>
 801244a:	4602      	mov	r2, r0
 801244c:	4b23      	ldr	r3, [pc, #140]	@ (80124dc <__d2b+0xa8>)
 801244e:	4824      	ldr	r0, [pc, #144]	@ (80124e0 <__d2b+0xac>)
 8012450:	f240 310f 	movw	r1, #783	@ 0x30f
 8012454:	f000 fa5a 	bl	801290c <__assert_func>
 8012458:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801245c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012460:	b10d      	cbz	r5, 8012466 <__d2b+0x32>
 8012462:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8012466:	9301      	str	r3, [sp, #4]
 8012468:	f1b8 0300 	subs.w	r3, r8, #0
 801246c:	d023      	beq.n	80124b6 <__d2b+0x82>
 801246e:	4668      	mov	r0, sp
 8012470:	9300      	str	r3, [sp, #0]
 8012472:	f7ff fd84 	bl	8011f7e <__lo0bits>
 8012476:	e9dd 1200 	ldrd	r1, r2, [sp]
 801247a:	b1d0      	cbz	r0, 80124b2 <__d2b+0x7e>
 801247c:	f1c0 0320 	rsb	r3, r0, #32
 8012480:	fa02 f303 	lsl.w	r3, r2, r3
 8012484:	430b      	orrs	r3, r1
 8012486:	40c2      	lsrs	r2, r0
 8012488:	6163      	str	r3, [r4, #20]
 801248a:	9201      	str	r2, [sp, #4]
 801248c:	9b01      	ldr	r3, [sp, #4]
 801248e:	61a3      	str	r3, [r4, #24]
 8012490:	2b00      	cmp	r3, #0
 8012492:	bf0c      	ite	eq
 8012494:	2201      	moveq	r2, #1
 8012496:	2202      	movne	r2, #2
 8012498:	6122      	str	r2, [r4, #16]
 801249a:	b1a5      	cbz	r5, 80124c6 <__d2b+0x92>
 801249c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80124a0:	4405      	add	r5, r0
 80124a2:	603d      	str	r5, [r7, #0]
 80124a4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80124a8:	6030      	str	r0, [r6, #0]
 80124aa:	4620      	mov	r0, r4
 80124ac:	b003      	add	sp, #12
 80124ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80124b2:	6161      	str	r1, [r4, #20]
 80124b4:	e7ea      	b.n	801248c <__d2b+0x58>
 80124b6:	a801      	add	r0, sp, #4
 80124b8:	f7ff fd61 	bl	8011f7e <__lo0bits>
 80124bc:	9b01      	ldr	r3, [sp, #4]
 80124be:	6163      	str	r3, [r4, #20]
 80124c0:	3020      	adds	r0, #32
 80124c2:	2201      	movs	r2, #1
 80124c4:	e7e8      	b.n	8012498 <__d2b+0x64>
 80124c6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80124ca:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80124ce:	6038      	str	r0, [r7, #0]
 80124d0:	6918      	ldr	r0, [r3, #16]
 80124d2:	f7ff fd35 	bl	8011f40 <__hi0bits>
 80124d6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80124da:	e7e5      	b.n	80124a8 <__d2b+0x74>
 80124dc:	08014d38 	.word	0x08014d38
 80124e0:	08014d49 	.word	0x08014d49

080124e4 <__ssputs_r>:
 80124e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80124e8:	688e      	ldr	r6, [r1, #8]
 80124ea:	461f      	mov	r7, r3
 80124ec:	42be      	cmp	r6, r7
 80124ee:	680b      	ldr	r3, [r1, #0]
 80124f0:	4682      	mov	sl, r0
 80124f2:	460c      	mov	r4, r1
 80124f4:	4690      	mov	r8, r2
 80124f6:	d82d      	bhi.n	8012554 <__ssputs_r+0x70>
 80124f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80124fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012500:	d026      	beq.n	8012550 <__ssputs_r+0x6c>
 8012502:	6965      	ldr	r5, [r4, #20]
 8012504:	6909      	ldr	r1, [r1, #16]
 8012506:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801250a:	eba3 0901 	sub.w	r9, r3, r1
 801250e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012512:	1c7b      	adds	r3, r7, #1
 8012514:	444b      	add	r3, r9
 8012516:	106d      	asrs	r5, r5, #1
 8012518:	429d      	cmp	r5, r3
 801251a:	bf38      	it	cc
 801251c:	461d      	movcc	r5, r3
 801251e:	0553      	lsls	r3, r2, #21
 8012520:	d527      	bpl.n	8012572 <__ssputs_r+0x8e>
 8012522:	4629      	mov	r1, r5
 8012524:	f7ff fbd8 	bl	8011cd8 <_malloc_r>
 8012528:	4606      	mov	r6, r0
 801252a:	b360      	cbz	r0, 8012586 <__ssputs_r+0xa2>
 801252c:	6921      	ldr	r1, [r4, #16]
 801252e:	464a      	mov	r2, r9
 8012530:	f7fe fcf7 	bl	8010f22 <memcpy>
 8012534:	89a3      	ldrh	r3, [r4, #12]
 8012536:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801253a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801253e:	81a3      	strh	r3, [r4, #12]
 8012540:	6126      	str	r6, [r4, #16]
 8012542:	6165      	str	r5, [r4, #20]
 8012544:	444e      	add	r6, r9
 8012546:	eba5 0509 	sub.w	r5, r5, r9
 801254a:	6026      	str	r6, [r4, #0]
 801254c:	60a5      	str	r5, [r4, #8]
 801254e:	463e      	mov	r6, r7
 8012550:	42be      	cmp	r6, r7
 8012552:	d900      	bls.n	8012556 <__ssputs_r+0x72>
 8012554:	463e      	mov	r6, r7
 8012556:	6820      	ldr	r0, [r4, #0]
 8012558:	4632      	mov	r2, r6
 801255a:	4641      	mov	r1, r8
 801255c:	f7fe fc47 	bl	8010dee <memmove>
 8012560:	68a3      	ldr	r3, [r4, #8]
 8012562:	1b9b      	subs	r3, r3, r6
 8012564:	60a3      	str	r3, [r4, #8]
 8012566:	6823      	ldr	r3, [r4, #0]
 8012568:	4433      	add	r3, r6
 801256a:	6023      	str	r3, [r4, #0]
 801256c:	2000      	movs	r0, #0
 801256e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012572:	462a      	mov	r2, r5
 8012574:	f000 fa0e 	bl	8012994 <_realloc_r>
 8012578:	4606      	mov	r6, r0
 801257a:	2800      	cmp	r0, #0
 801257c:	d1e0      	bne.n	8012540 <__ssputs_r+0x5c>
 801257e:	6921      	ldr	r1, [r4, #16]
 8012580:	4650      	mov	r0, sl
 8012582:	f7ff fb35 	bl	8011bf0 <_free_r>
 8012586:	230c      	movs	r3, #12
 8012588:	f8ca 3000 	str.w	r3, [sl]
 801258c:	89a3      	ldrh	r3, [r4, #12]
 801258e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012592:	81a3      	strh	r3, [r4, #12]
 8012594:	f04f 30ff 	mov.w	r0, #4294967295
 8012598:	e7e9      	b.n	801256e <__ssputs_r+0x8a>
	...

0801259c <_svfiprintf_r>:
 801259c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125a0:	4698      	mov	r8, r3
 80125a2:	898b      	ldrh	r3, [r1, #12]
 80125a4:	061b      	lsls	r3, r3, #24
 80125a6:	b09d      	sub	sp, #116	@ 0x74
 80125a8:	4607      	mov	r7, r0
 80125aa:	460d      	mov	r5, r1
 80125ac:	4614      	mov	r4, r2
 80125ae:	d510      	bpl.n	80125d2 <_svfiprintf_r+0x36>
 80125b0:	690b      	ldr	r3, [r1, #16]
 80125b2:	b973      	cbnz	r3, 80125d2 <_svfiprintf_r+0x36>
 80125b4:	2140      	movs	r1, #64	@ 0x40
 80125b6:	f7ff fb8f 	bl	8011cd8 <_malloc_r>
 80125ba:	6028      	str	r0, [r5, #0]
 80125bc:	6128      	str	r0, [r5, #16]
 80125be:	b930      	cbnz	r0, 80125ce <_svfiprintf_r+0x32>
 80125c0:	230c      	movs	r3, #12
 80125c2:	603b      	str	r3, [r7, #0]
 80125c4:	f04f 30ff 	mov.w	r0, #4294967295
 80125c8:	b01d      	add	sp, #116	@ 0x74
 80125ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80125ce:	2340      	movs	r3, #64	@ 0x40
 80125d0:	616b      	str	r3, [r5, #20]
 80125d2:	2300      	movs	r3, #0
 80125d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80125d6:	2320      	movs	r3, #32
 80125d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80125dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80125e0:	2330      	movs	r3, #48	@ 0x30
 80125e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8012780 <_svfiprintf_r+0x1e4>
 80125e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80125ea:	f04f 0901 	mov.w	r9, #1
 80125ee:	4623      	mov	r3, r4
 80125f0:	469a      	mov	sl, r3
 80125f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80125f6:	b10a      	cbz	r2, 80125fc <_svfiprintf_r+0x60>
 80125f8:	2a25      	cmp	r2, #37	@ 0x25
 80125fa:	d1f9      	bne.n	80125f0 <_svfiprintf_r+0x54>
 80125fc:	ebba 0b04 	subs.w	fp, sl, r4
 8012600:	d00b      	beq.n	801261a <_svfiprintf_r+0x7e>
 8012602:	465b      	mov	r3, fp
 8012604:	4622      	mov	r2, r4
 8012606:	4629      	mov	r1, r5
 8012608:	4638      	mov	r0, r7
 801260a:	f7ff ff6b 	bl	80124e4 <__ssputs_r>
 801260e:	3001      	adds	r0, #1
 8012610:	f000 80a7 	beq.w	8012762 <_svfiprintf_r+0x1c6>
 8012614:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012616:	445a      	add	r2, fp
 8012618:	9209      	str	r2, [sp, #36]	@ 0x24
 801261a:	f89a 3000 	ldrb.w	r3, [sl]
 801261e:	2b00      	cmp	r3, #0
 8012620:	f000 809f 	beq.w	8012762 <_svfiprintf_r+0x1c6>
 8012624:	2300      	movs	r3, #0
 8012626:	f04f 32ff 	mov.w	r2, #4294967295
 801262a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801262e:	f10a 0a01 	add.w	sl, sl, #1
 8012632:	9304      	str	r3, [sp, #16]
 8012634:	9307      	str	r3, [sp, #28]
 8012636:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801263a:	931a      	str	r3, [sp, #104]	@ 0x68
 801263c:	4654      	mov	r4, sl
 801263e:	2205      	movs	r2, #5
 8012640:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012644:	484e      	ldr	r0, [pc, #312]	@ (8012780 <_svfiprintf_r+0x1e4>)
 8012646:	f7ed fdeb 	bl	8000220 <memchr>
 801264a:	9a04      	ldr	r2, [sp, #16]
 801264c:	b9d8      	cbnz	r0, 8012686 <_svfiprintf_r+0xea>
 801264e:	06d0      	lsls	r0, r2, #27
 8012650:	bf44      	itt	mi
 8012652:	2320      	movmi	r3, #32
 8012654:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012658:	0711      	lsls	r1, r2, #28
 801265a:	bf44      	itt	mi
 801265c:	232b      	movmi	r3, #43	@ 0x2b
 801265e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012662:	f89a 3000 	ldrb.w	r3, [sl]
 8012666:	2b2a      	cmp	r3, #42	@ 0x2a
 8012668:	d015      	beq.n	8012696 <_svfiprintf_r+0xfa>
 801266a:	9a07      	ldr	r2, [sp, #28]
 801266c:	4654      	mov	r4, sl
 801266e:	2000      	movs	r0, #0
 8012670:	f04f 0c0a 	mov.w	ip, #10
 8012674:	4621      	mov	r1, r4
 8012676:	f811 3b01 	ldrb.w	r3, [r1], #1
 801267a:	3b30      	subs	r3, #48	@ 0x30
 801267c:	2b09      	cmp	r3, #9
 801267e:	d94b      	bls.n	8012718 <_svfiprintf_r+0x17c>
 8012680:	b1b0      	cbz	r0, 80126b0 <_svfiprintf_r+0x114>
 8012682:	9207      	str	r2, [sp, #28]
 8012684:	e014      	b.n	80126b0 <_svfiprintf_r+0x114>
 8012686:	eba0 0308 	sub.w	r3, r0, r8
 801268a:	fa09 f303 	lsl.w	r3, r9, r3
 801268e:	4313      	orrs	r3, r2
 8012690:	9304      	str	r3, [sp, #16]
 8012692:	46a2      	mov	sl, r4
 8012694:	e7d2      	b.n	801263c <_svfiprintf_r+0xa0>
 8012696:	9b03      	ldr	r3, [sp, #12]
 8012698:	1d19      	adds	r1, r3, #4
 801269a:	681b      	ldr	r3, [r3, #0]
 801269c:	9103      	str	r1, [sp, #12]
 801269e:	2b00      	cmp	r3, #0
 80126a0:	bfbb      	ittet	lt
 80126a2:	425b      	neglt	r3, r3
 80126a4:	f042 0202 	orrlt.w	r2, r2, #2
 80126a8:	9307      	strge	r3, [sp, #28]
 80126aa:	9307      	strlt	r3, [sp, #28]
 80126ac:	bfb8      	it	lt
 80126ae:	9204      	strlt	r2, [sp, #16]
 80126b0:	7823      	ldrb	r3, [r4, #0]
 80126b2:	2b2e      	cmp	r3, #46	@ 0x2e
 80126b4:	d10a      	bne.n	80126cc <_svfiprintf_r+0x130>
 80126b6:	7863      	ldrb	r3, [r4, #1]
 80126b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80126ba:	d132      	bne.n	8012722 <_svfiprintf_r+0x186>
 80126bc:	9b03      	ldr	r3, [sp, #12]
 80126be:	1d1a      	adds	r2, r3, #4
 80126c0:	681b      	ldr	r3, [r3, #0]
 80126c2:	9203      	str	r2, [sp, #12]
 80126c4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80126c8:	3402      	adds	r4, #2
 80126ca:	9305      	str	r3, [sp, #20]
 80126cc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012790 <_svfiprintf_r+0x1f4>
 80126d0:	7821      	ldrb	r1, [r4, #0]
 80126d2:	2203      	movs	r2, #3
 80126d4:	4650      	mov	r0, sl
 80126d6:	f7ed fda3 	bl	8000220 <memchr>
 80126da:	b138      	cbz	r0, 80126ec <_svfiprintf_r+0x150>
 80126dc:	9b04      	ldr	r3, [sp, #16]
 80126de:	eba0 000a 	sub.w	r0, r0, sl
 80126e2:	2240      	movs	r2, #64	@ 0x40
 80126e4:	4082      	lsls	r2, r0
 80126e6:	4313      	orrs	r3, r2
 80126e8:	3401      	adds	r4, #1
 80126ea:	9304      	str	r3, [sp, #16]
 80126ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80126f0:	4824      	ldr	r0, [pc, #144]	@ (8012784 <_svfiprintf_r+0x1e8>)
 80126f2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80126f6:	2206      	movs	r2, #6
 80126f8:	f7ed fd92 	bl	8000220 <memchr>
 80126fc:	2800      	cmp	r0, #0
 80126fe:	d036      	beq.n	801276e <_svfiprintf_r+0x1d2>
 8012700:	4b21      	ldr	r3, [pc, #132]	@ (8012788 <_svfiprintf_r+0x1ec>)
 8012702:	bb1b      	cbnz	r3, 801274c <_svfiprintf_r+0x1b0>
 8012704:	9b03      	ldr	r3, [sp, #12]
 8012706:	3307      	adds	r3, #7
 8012708:	f023 0307 	bic.w	r3, r3, #7
 801270c:	3308      	adds	r3, #8
 801270e:	9303      	str	r3, [sp, #12]
 8012710:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012712:	4433      	add	r3, r6
 8012714:	9309      	str	r3, [sp, #36]	@ 0x24
 8012716:	e76a      	b.n	80125ee <_svfiprintf_r+0x52>
 8012718:	fb0c 3202 	mla	r2, ip, r2, r3
 801271c:	460c      	mov	r4, r1
 801271e:	2001      	movs	r0, #1
 8012720:	e7a8      	b.n	8012674 <_svfiprintf_r+0xd8>
 8012722:	2300      	movs	r3, #0
 8012724:	3401      	adds	r4, #1
 8012726:	9305      	str	r3, [sp, #20]
 8012728:	4619      	mov	r1, r3
 801272a:	f04f 0c0a 	mov.w	ip, #10
 801272e:	4620      	mov	r0, r4
 8012730:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012734:	3a30      	subs	r2, #48	@ 0x30
 8012736:	2a09      	cmp	r2, #9
 8012738:	d903      	bls.n	8012742 <_svfiprintf_r+0x1a6>
 801273a:	2b00      	cmp	r3, #0
 801273c:	d0c6      	beq.n	80126cc <_svfiprintf_r+0x130>
 801273e:	9105      	str	r1, [sp, #20]
 8012740:	e7c4      	b.n	80126cc <_svfiprintf_r+0x130>
 8012742:	fb0c 2101 	mla	r1, ip, r1, r2
 8012746:	4604      	mov	r4, r0
 8012748:	2301      	movs	r3, #1
 801274a:	e7f0      	b.n	801272e <_svfiprintf_r+0x192>
 801274c:	ab03      	add	r3, sp, #12
 801274e:	9300      	str	r3, [sp, #0]
 8012750:	462a      	mov	r2, r5
 8012752:	4b0e      	ldr	r3, [pc, #56]	@ (801278c <_svfiprintf_r+0x1f0>)
 8012754:	a904      	add	r1, sp, #16
 8012756:	4638      	mov	r0, r7
 8012758:	f7fd fe36 	bl	80103c8 <_printf_float>
 801275c:	1c42      	adds	r2, r0, #1
 801275e:	4606      	mov	r6, r0
 8012760:	d1d6      	bne.n	8012710 <_svfiprintf_r+0x174>
 8012762:	89ab      	ldrh	r3, [r5, #12]
 8012764:	065b      	lsls	r3, r3, #25
 8012766:	f53f af2d 	bmi.w	80125c4 <_svfiprintf_r+0x28>
 801276a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801276c:	e72c      	b.n	80125c8 <_svfiprintf_r+0x2c>
 801276e:	ab03      	add	r3, sp, #12
 8012770:	9300      	str	r3, [sp, #0]
 8012772:	462a      	mov	r2, r5
 8012774:	4b05      	ldr	r3, [pc, #20]	@ (801278c <_svfiprintf_r+0x1f0>)
 8012776:	a904      	add	r1, sp, #16
 8012778:	4638      	mov	r0, r7
 801277a:	f7fe f8bd 	bl	80108f8 <_printf_i>
 801277e:	e7ed      	b.n	801275c <_svfiprintf_r+0x1c0>
 8012780:	08014da2 	.word	0x08014da2
 8012784:	08014dac 	.word	0x08014dac
 8012788:	080103c9 	.word	0x080103c9
 801278c:	080124e5 	.word	0x080124e5
 8012790:	08014da8 	.word	0x08014da8

08012794 <__sflush_r>:
 8012794:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012798:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801279c:	0716      	lsls	r6, r2, #28
 801279e:	4605      	mov	r5, r0
 80127a0:	460c      	mov	r4, r1
 80127a2:	d454      	bmi.n	801284e <__sflush_r+0xba>
 80127a4:	684b      	ldr	r3, [r1, #4]
 80127a6:	2b00      	cmp	r3, #0
 80127a8:	dc02      	bgt.n	80127b0 <__sflush_r+0x1c>
 80127aa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80127ac:	2b00      	cmp	r3, #0
 80127ae:	dd48      	ble.n	8012842 <__sflush_r+0xae>
 80127b0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80127b2:	2e00      	cmp	r6, #0
 80127b4:	d045      	beq.n	8012842 <__sflush_r+0xae>
 80127b6:	2300      	movs	r3, #0
 80127b8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80127bc:	682f      	ldr	r7, [r5, #0]
 80127be:	6a21      	ldr	r1, [r4, #32]
 80127c0:	602b      	str	r3, [r5, #0]
 80127c2:	d030      	beq.n	8012826 <__sflush_r+0x92>
 80127c4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80127c6:	89a3      	ldrh	r3, [r4, #12]
 80127c8:	0759      	lsls	r1, r3, #29
 80127ca:	d505      	bpl.n	80127d8 <__sflush_r+0x44>
 80127cc:	6863      	ldr	r3, [r4, #4]
 80127ce:	1ad2      	subs	r2, r2, r3
 80127d0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80127d2:	b10b      	cbz	r3, 80127d8 <__sflush_r+0x44>
 80127d4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80127d6:	1ad2      	subs	r2, r2, r3
 80127d8:	2300      	movs	r3, #0
 80127da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80127dc:	6a21      	ldr	r1, [r4, #32]
 80127de:	4628      	mov	r0, r5
 80127e0:	47b0      	blx	r6
 80127e2:	1c43      	adds	r3, r0, #1
 80127e4:	89a3      	ldrh	r3, [r4, #12]
 80127e6:	d106      	bne.n	80127f6 <__sflush_r+0x62>
 80127e8:	6829      	ldr	r1, [r5, #0]
 80127ea:	291d      	cmp	r1, #29
 80127ec:	d82b      	bhi.n	8012846 <__sflush_r+0xb2>
 80127ee:	4a2a      	ldr	r2, [pc, #168]	@ (8012898 <__sflush_r+0x104>)
 80127f0:	40ca      	lsrs	r2, r1
 80127f2:	07d6      	lsls	r6, r2, #31
 80127f4:	d527      	bpl.n	8012846 <__sflush_r+0xb2>
 80127f6:	2200      	movs	r2, #0
 80127f8:	6062      	str	r2, [r4, #4]
 80127fa:	04d9      	lsls	r1, r3, #19
 80127fc:	6922      	ldr	r2, [r4, #16]
 80127fe:	6022      	str	r2, [r4, #0]
 8012800:	d504      	bpl.n	801280c <__sflush_r+0x78>
 8012802:	1c42      	adds	r2, r0, #1
 8012804:	d101      	bne.n	801280a <__sflush_r+0x76>
 8012806:	682b      	ldr	r3, [r5, #0]
 8012808:	b903      	cbnz	r3, 801280c <__sflush_r+0x78>
 801280a:	6560      	str	r0, [r4, #84]	@ 0x54
 801280c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801280e:	602f      	str	r7, [r5, #0]
 8012810:	b1b9      	cbz	r1, 8012842 <__sflush_r+0xae>
 8012812:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012816:	4299      	cmp	r1, r3
 8012818:	d002      	beq.n	8012820 <__sflush_r+0x8c>
 801281a:	4628      	mov	r0, r5
 801281c:	f7ff f9e8 	bl	8011bf0 <_free_r>
 8012820:	2300      	movs	r3, #0
 8012822:	6363      	str	r3, [r4, #52]	@ 0x34
 8012824:	e00d      	b.n	8012842 <__sflush_r+0xae>
 8012826:	2301      	movs	r3, #1
 8012828:	4628      	mov	r0, r5
 801282a:	47b0      	blx	r6
 801282c:	4602      	mov	r2, r0
 801282e:	1c50      	adds	r0, r2, #1
 8012830:	d1c9      	bne.n	80127c6 <__sflush_r+0x32>
 8012832:	682b      	ldr	r3, [r5, #0]
 8012834:	2b00      	cmp	r3, #0
 8012836:	d0c6      	beq.n	80127c6 <__sflush_r+0x32>
 8012838:	2b1d      	cmp	r3, #29
 801283a:	d001      	beq.n	8012840 <__sflush_r+0xac>
 801283c:	2b16      	cmp	r3, #22
 801283e:	d11e      	bne.n	801287e <__sflush_r+0xea>
 8012840:	602f      	str	r7, [r5, #0]
 8012842:	2000      	movs	r0, #0
 8012844:	e022      	b.n	801288c <__sflush_r+0xf8>
 8012846:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801284a:	b21b      	sxth	r3, r3
 801284c:	e01b      	b.n	8012886 <__sflush_r+0xf2>
 801284e:	690f      	ldr	r7, [r1, #16]
 8012850:	2f00      	cmp	r7, #0
 8012852:	d0f6      	beq.n	8012842 <__sflush_r+0xae>
 8012854:	0793      	lsls	r3, r2, #30
 8012856:	680e      	ldr	r6, [r1, #0]
 8012858:	bf08      	it	eq
 801285a:	694b      	ldreq	r3, [r1, #20]
 801285c:	600f      	str	r7, [r1, #0]
 801285e:	bf18      	it	ne
 8012860:	2300      	movne	r3, #0
 8012862:	eba6 0807 	sub.w	r8, r6, r7
 8012866:	608b      	str	r3, [r1, #8]
 8012868:	f1b8 0f00 	cmp.w	r8, #0
 801286c:	dde9      	ble.n	8012842 <__sflush_r+0xae>
 801286e:	6a21      	ldr	r1, [r4, #32]
 8012870:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012872:	4643      	mov	r3, r8
 8012874:	463a      	mov	r2, r7
 8012876:	4628      	mov	r0, r5
 8012878:	47b0      	blx	r6
 801287a:	2800      	cmp	r0, #0
 801287c:	dc08      	bgt.n	8012890 <__sflush_r+0xfc>
 801287e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012882:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012886:	81a3      	strh	r3, [r4, #12]
 8012888:	f04f 30ff 	mov.w	r0, #4294967295
 801288c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012890:	4407      	add	r7, r0
 8012892:	eba8 0800 	sub.w	r8, r8, r0
 8012896:	e7e7      	b.n	8012868 <__sflush_r+0xd4>
 8012898:	20400001 	.word	0x20400001

0801289c <_fflush_r>:
 801289c:	b538      	push	{r3, r4, r5, lr}
 801289e:	690b      	ldr	r3, [r1, #16]
 80128a0:	4605      	mov	r5, r0
 80128a2:	460c      	mov	r4, r1
 80128a4:	b913      	cbnz	r3, 80128ac <_fflush_r+0x10>
 80128a6:	2500      	movs	r5, #0
 80128a8:	4628      	mov	r0, r5
 80128aa:	bd38      	pop	{r3, r4, r5, pc}
 80128ac:	b118      	cbz	r0, 80128b6 <_fflush_r+0x1a>
 80128ae:	6a03      	ldr	r3, [r0, #32]
 80128b0:	b90b      	cbnz	r3, 80128b6 <_fflush_r+0x1a>
 80128b2:	f7fe f9cb 	bl	8010c4c <__sinit>
 80128b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80128ba:	2b00      	cmp	r3, #0
 80128bc:	d0f3      	beq.n	80128a6 <_fflush_r+0xa>
 80128be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80128c0:	07d0      	lsls	r0, r2, #31
 80128c2:	d404      	bmi.n	80128ce <_fflush_r+0x32>
 80128c4:	0599      	lsls	r1, r3, #22
 80128c6:	d402      	bmi.n	80128ce <_fflush_r+0x32>
 80128c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80128ca:	f7fe fb28 	bl	8010f1e <__retarget_lock_acquire_recursive>
 80128ce:	4628      	mov	r0, r5
 80128d0:	4621      	mov	r1, r4
 80128d2:	f7ff ff5f 	bl	8012794 <__sflush_r>
 80128d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80128d8:	07da      	lsls	r2, r3, #31
 80128da:	4605      	mov	r5, r0
 80128dc:	d4e4      	bmi.n	80128a8 <_fflush_r+0xc>
 80128de:	89a3      	ldrh	r3, [r4, #12]
 80128e0:	059b      	lsls	r3, r3, #22
 80128e2:	d4e1      	bmi.n	80128a8 <_fflush_r+0xc>
 80128e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80128e6:	f7fe fb1b 	bl	8010f20 <__retarget_lock_release_recursive>
 80128ea:	e7dd      	b.n	80128a8 <_fflush_r+0xc>

080128ec <_sbrk_r>:
 80128ec:	b538      	push	{r3, r4, r5, lr}
 80128ee:	4d06      	ldr	r5, [pc, #24]	@ (8012908 <_sbrk_r+0x1c>)
 80128f0:	2300      	movs	r3, #0
 80128f2:	4604      	mov	r4, r0
 80128f4:	4608      	mov	r0, r1
 80128f6:	602b      	str	r3, [r5, #0]
 80128f8:	f7f0 fbd2 	bl	80030a0 <_sbrk>
 80128fc:	1c43      	adds	r3, r0, #1
 80128fe:	d102      	bne.n	8012906 <_sbrk_r+0x1a>
 8012900:	682b      	ldr	r3, [r5, #0]
 8012902:	b103      	cbz	r3, 8012906 <_sbrk_r+0x1a>
 8012904:	6023      	str	r3, [r4, #0]
 8012906:	bd38      	pop	{r3, r4, r5, pc}
 8012908:	20003af4 	.word	0x20003af4

0801290c <__assert_func>:
 801290c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801290e:	4614      	mov	r4, r2
 8012910:	461a      	mov	r2, r3
 8012912:	4b09      	ldr	r3, [pc, #36]	@ (8012938 <__assert_func+0x2c>)
 8012914:	681b      	ldr	r3, [r3, #0]
 8012916:	4605      	mov	r5, r0
 8012918:	68d8      	ldr	r0, [r3, #12]
 801291a:	b14c      	cbz	r4, 8012930 <__assert_func+0x24>
 801291c:	4b07      	ldr	r3, [pc, #28]	@ (801293c <__assert_func+0x30>)
 801291e:	9100      	str	r1, [sp, #0]
 8012920:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012924:	4906      	ldr	r1, [pc, #24]	@ (8012940 <__assert_func+0x34>)
 8012926:	462b      	mov	r3, r5
 8012928:	f000 f870 	bl	8012a0c <fiprintf>
 801292c:	f000 f880 	bl	8012a30 <abort>
 8012930:	4b04      	ldr	r3, [pc, #16]	@ (8012944 <__assert_func+0x38>)
 8012932:	461c      	mov	r4, r3
 8012934:	e7f3      	b.n	801291e <__assert_func+0x12>
 8012936:	bf00      	nop
 8012938:	200001ac 	.word	0x200001ac
 801293c:	08014dbd 	.word	0x08014dbd
 8012940:	08014dca 	.word	0x08014dca
 8012944:	08014df8 	.word	0x08014df8

08012948 <_calloc_r>:
 8012948:	b570      	push	{r4, r5, r6, lr}
 801294a:	fba1 5402 	umull	r5, r4, r1, r2
 801294e:	b934      	cbnz	r4, 801295e <_calloc_r+0x16>
 8012950:	4629      	mov	r1, r5
 8012952:	f7ff f9c1 	bl	8011cd8 <_malloc_r>
 8012956:	4606      	mov	r6, r0
 8012958:	b928      	cbnz	r0, 8012966 <_calloc_r+0x1e>
 801295a:	4630      	mov	r0, r6
 801295c:	bd70      	pop	{r4, r5, r6, pc}
 801295e:	220c      	movs	r2, #12
 8012960:	6002      	str	r2, [r0, #0]
 8012962:	2600      	movs	r6, #0
 8012964:	e7f9      	b.n	801295a <_calloc_r+0x12>
 8012966:	462a      	mov	r2, r5
 8012968:	4621      	mov	r1, r4
 801296a:	f7fe fa5a 	bl	8010e22 <memset>
 801296e:	e7f4      	b.n	801295a <_calloc_r+0x12>

08012970 <__ascii_mbtowc>:
 8012970:	b082      	sub	sp, #8
 8012972:	b901      	cbnz	r1, 8012976 <__ascii_mbtowc+0x6>
 8012974:	a901      	add	r1, sp, #4
 8012976:	b142      	cbz	r2, 801298a <__ascii_mbtowc+0x1a>
 8012978:	b14b      	cbz	r3, 801298e <__ascii_mbtowc+0x1e>
 801297a:	7813      	ldrb	r3, [r2, #0]
 801297c:	600b      	str	r3, [r1, #0]
 801297e:	7812      	ldrb	r2, [r2, #0]
 8012980:	1e10      	subs	r0, r2, #0
 8012982:	bf18      	it	ne
 8012984:	2001      	movne	r0, #1
 8012986:	b002      	add	sp, #8
 8012988:	4770      	bx	lr
 801298a:	4610      	mov	r0, r2
 801298c:	e7fb      	b.n	8012986 <__ascii_mbtowc+0x16>
 801298e:	f06f 0001 	mvn.w	r0, #1
 8012992:	e7f8      	b.n	8012986 <__ascii_mbtowc+0x16>

08012994 <_realloc_r>:
 8012994:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012998:	4607      	mov	r7, r0
 801299a:	4614      	mov	r4, r2
 801299c:	460d      	mov	r5, r1
 801299e:	b921      	cbnz	r1, 80129aa <_realloc_r+0x16>
 80129a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80129a4:	4611      	mov	r1, r2
 80129a6:	f7ff b997 	b.w	8011cd8 <_malloc_r>
 80129aa:	b92a      	cbnz	r2, 80129b8 <_realloc_r+0x24>
 80129ac:	f7ff f920 	bl	8011bf0 <_free_r>
 80129b0:	4625      	mov	r5, r4
 80129b2:	4628      	mov	r0, r5
 80129b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80129b8:	f000 f841 	bl	8012a3e <_malloc_usable_size_r>
 80129bc:	4284      	cmp	r4, r0
 80129be:	4606      	mov	r6, r0
 80129c0:	d802      	bhi.n	80129c8 <_realloc_r+0x34>
 80129c2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80129c6:	d8f4      	bhi.n	80129b2 <_realloc_r+0x1e>
 80129c8:	4621      	mov	r1, r4
 80129ca:	4638      	mov	r0, r7
 80129cc:	f7ff f984 	bl	8011cd8 <_malloc_r>
 80129d0:	4680      	mov	r8, r0
 80129d2:	b908      	cbnz	r0, 80129d8 <_realloc_r+0x44>
 80129d4:	4645      	mov	r5, r8
 80129d6:	e7ec      	b.n	80129b2 <_realloc_r+0x1e>
 80129d8:	42b4      	cmp	r4, r6
 80129da:	4622      	mov	r2, r4
 80129dc:	4629      	mov	r1, r5
 80129de:	bf28      	it	cs
 80129e0:	4632      	movcs	r2, r6
 80129e2:	f7fe fa9e 	bl	8010f22 <memcpy>
 80129e6:	4629      	mov	r1, r5
 80129e8:	4638      	mov	r0, r7
 80129ea:	f7ff f901 	bl	8011bf0 <_free_r>
 80129ee:	e7f1      	b.n	80129d4 <_realloc_r+0x40>

080129f0 <__ascii_wctomb>:
 80129f0:	4603      	mov	r3, r0
 80129f2:	4608      	mov	r0, r1
 80129f4:	b141      	cbz	r1, 8012a08 <__ascii_wctomb+0x18>
 80129f6:	2aff      	cmp	r2, #255	@ 0xff
 80129f8:	d904      	bls.n	8012a04 <__ascii_wctomb+0x14>
 80129fa:	228a      	movs	r2, #138	@ 0x8a
 80129fc:	601a      	str	r2, [r3, #0]
 80129fe:	f04f 30ff 	mov.w	r0, #4294967295
 8012a02:	4770      	bx	lr
 8012a04:	700a      	strb	r2, [r1, #0]
 8012a06:	2001      	movs	r0, #1
 8012a08:	4770      	bx	lr
	...

08012a0c <fiprintf>:
 8012a0c:	b40e      	push	{r1, r2, r3}
 8012a0e:	b503      	push	{r0, r1, lr}
 8012a10:	4601      	mov	r1, r0
 8012a12:	ab03      	add	r3, sp, #12
 8012a14:	4805      	ldr	r0, [pc, #20]	@ (8012a2c <fiprintf+0x20>)
 8012a16:	f853 2b04 	ldr.w	r2, [r3], #4
 8012a1a:	6800      	ldr	r0, [r0, #0]
 8012a1c:	9301      	str	r3, [sp, #4]
 8012a1e:	f000 f83f 	bl	8012aa0 <_vfiprintf_r>
 8012a22:	b002      	add	sp, #8
 8012a24:	f85d eb04 	ldr.w	lr, [sp], #4
 8012a28:	b003      	add	sp, #12
 8012a2a:	4770      	bx	lr
 8012a2c:	200001ac 	.word	0x200001ac

08012a30 <abort>:
 8012a30:	b508      	push	{r3, lr}
 8012a32:	2006      	movs	r0, #6
 8012a34:	f000 fa08 	bl	8012e48 <raise>
 8012a38:	2001      	movs	r0, #1
 8012a3a:	f7f0 fab9 	bl	8002fb0 <_exit>

08012a3e <_malloc_usable_size_r>:
 8012a3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012a42:	1f18      	subs	r0, r3, #4
 8012a44:	2b00      	cmp	r3, #0
 8012a46:	bfbc      	itt	lt
 8012a48:	580b      	ldrlt	r3, [r1, r0]
 8012a4a:	18c0      	addlt	r0, r0, r3
 8012a4c:	4770      	bx	lr

08012a4e <__sfputc_r>:
 8012a4e:	6893      	ldr	r3, [r2, #8]
 8012a50:	3b01      	subs	r3, #1
 8012a52:	2b00      	cmp	r3, #0
 8012a54:	b410      	push	{r4}
 8012a56:	6093      	str	r3, [r2, #8]
 8012a58:	da08      	bge.n	8012a6c <__sfputc_r+0x1e>
 8012a5a:	6994      	ldr	r4, [r2, #24]
 8012a5c:	42a3      	cmp	r3, r4
 8012a5e:	db01      	blt.n	8012a64 <__sfputc_r+0x16>
 8012a60:	290a      	cmp	r1, #10
 8012a62:	d103      	bne.n	8012a6c <__sfputc_r+0x1e>
 8012a64:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012a68:	f000 b932 	b.w	8012cd0 <__swbuf_r>
 8012a6c:	6813      	ldr	r3, [r2, #0]
 8012a6e:	1c58      	adds	r0, r3, #1
 8012a70:	6010      	str	r0, [r2, #0]
 8012a72:	7019      	strb	r1, [r3, #0]
 8012a74:	4608      	mov	r0, r1
 8012a76:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012a7a:	4770      	bx	lr

08012a7c <__sfputs_r>:
 8012a7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012a7e:	4606      	mov	r6, r0
 8012a80:	460f      	mov	r7, r1
 8012a82:	4614      	mov	r4, r2
 8012a84:	18d5      	adds	r5, r2, r3
 8012a86:	42ac      	cmp	r4, r5
 8012a88:	d101      	bne.n	8012a8e <__sfputs_r+0x12>
 8012a8a:	2000      	movs	r0, #0
 8012a8c:	e007      	b.n	8012a9e <__sfputs_r+0x22>
 8012a8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012a92:	463a      	mov	r2, r7
 8012a94:	4630      	mov	r0, r6
 8012a96:	f7ff ffda 	bl	8012a4e <__sfputc_r>
 8012a9a:	1c43      	adds	r3, r0, #1
 8012a9c:	d1f3      	bne.n	8012a86 <__sfputs_r+0xa>
 8012a9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08012aa0 <_vfiprintf_r>:
 8012aa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012aa4:	460d      	mov	r5, r1
 8012aa6:	b09d      	sub	sp, #116	@ 0x74
 8012aa8:	4614      	mov	r4, r2
 8012aaa:	4698      	mov	r8, r3
 8012aac:	4606      	mov	r6, r0
 8012aae:	b118      	cbz	r0, 8012ab8 <_vfiprintf_r+0x18>
 8012ab0:	6a03      	ldr	r3, [r0, #32]
 8012ab2:	b90b      	cbnz	r3, 8012ab8 <_vfiprintf_r+0x18>
 8012ab4:	f7fe f8ca 	bl	8010c4c <__sinit>
 8012ab8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012aba:	07d9      	lsls	r1, r3, #31
 8012abc:	d405      	bmi.n	8012aca <_vfiprintf_r+0x2a>
 8012abe:	89ab      	ldrh	r3, [r5, #12]
 8012ac0:	059a      	lsls	r2, r3, #22
 8012ac2:	d402      	bmi.n	8012aca <_vfiprintf_r+0x2a>
 8012ac4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012ac6:	f7fe fa2a 	bl	8010f1e <__retarget_lock_acquire_recursive>
 8012aca:	89ab      	ldrh	r3, [r5, #12]
 8012acc:	071b      	lsls	r3, r3, #28
 8012ace:	d501      	bpl.n	8012ad4 <_vfiprintf_r+0x34>
 8012ad0:	692b      	ldr	r3, [r5, #16]
 8012ad2:	b99b      	cbnz	r3, 8012afc <_vfiprintf_r+0x5c>
 8012ad4:	4629      	mov	r1, r5
 8012ad6:	4630      	mov	r0, r6
 8012ad8:	f000 f938 	bl	8012d4c <__swsetup_r>
 8012adc:	b170      	cbz	r0, 8012afc <_vfiprintf_r+0x5c>
 8012ade:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012ae0:	07dc      	lsls	r4, r3, #31
 8012ae2:	d504      	bpl.n	8012aee <_vfiprintf_r+0x4e>
 8012ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8012ae8:	b01d      	add	sp, #116	@ 0x74
 8012aea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012aee:	89ab      	ldrh	r3, [r5, #12]
 8012af0:	0598      	lsls	r0, r3, #22
 8012af2:	d4f7      	bmi.n	8012ae4 <_vfiprintf_r+0x44>
 8012af4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012af6:	f7fe fa13 	bl	8010f20 <__retarget_lock_release_recursive>
 8012afa:	e7f3      	b.n	8012ae4 <_vfiprintf_r+0x44>
 8012afc:	2300      	movs	r3, #0
 8012afe:	9309      	str	r3, [sp, #36]	@ 0x24
 8012b00:	2320      	movs	r3, #32
 8012b02:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012b06:	f8cd 800c 	str.w	r8, [sp, #12]
 8012b0a:	2330      	movs	r3, #48	@ 0x30
 8012b0c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012cbc <_vfiprintf_r+0x21c>
 8012b10:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012b14:	f04f 0901 	mov.w	r9, #1
 8012b18:	4623      	mov	r3, r4
 8012b1a:	469a      	mov	sl, r3
 8012b1c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012b20:	b10a      	cbz	r2, 8012b26 <_vfiprintf_r+0x86>
 8012b22:	2a25      	cmp	r2, #37	@ 0x25
 8012b24:	d1f9      	bne.n	8012b1a <_vfiprintf_r+0x7a>
 8012b26:	ebba 0b04 	subs.w	fp, sl, r4
 8012b2a:	d00b      	beq.n	8012b44 <_vfiprintf_r+0xa4>
 8012b2c:	465b      	mov	r3, fp
 8012b2e:	4622      	mov	r2, r4
 8012b30:	4629      	mov	r1, r5
 8012b32:	4630      	mov	r0, r6
 8012b34:	f7ff ffa2 	bl	8012a7c <__sfputs_r>
 8012b38:	3001      	adds	r0, #1
 8012b3a:	f000 80a7 	beq.w	8012c8c <_vfiprintf_r+0x1ec>
 8012b3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012b40:	445a      	add	r2, fp
 8012b42:	9209      	str	r2, [sp, #36]	@ 0x24
 8012b44:	f89a 3000 	ldrb.w	r3, [sl]
 8012b48:	2b00      	cmp	r3, #0
 8012b4a:	f000 809f 	beq.w	8012c8c <_vfiprintf_r+0x1ec>
 8012b4e:	2300      	movs	r3, #0
 8012b50:	f04f 32ff 	mov.w	r2, #4294967295
 8012b54:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012b58:	f10a 0a01 	add.w	sl, sl, #1
 8012b5c:	9304      	str	r3, [sp, #16]
 8012b5e:	9307      	str	r3, [sp, #28]
 8012b60:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012b64:	931a      	str	r3, [sp, #104]	@ 0x68
 8012b66:	4654      	mov	r4, sl
 8012b68:	2205      	movs	r2, #5
 8012b6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012b6e:	4853      	ldr	r0, [pc, #332]	@ (8012cbc <_vfiprintf_r+0x21c>)
 8012b70:	f7ed fb56 	bl	8000220 <memchr>
 8012b74:	9a04      	ldr	r2, [sp, #16]
 8012b76:	b9d8      	cbnz	r0, 8012bb0 <_vfiprintf_r+0x110>
 8012b78:	06d1      	lsls	r1, r2, #27
 8012b7a:	bf44      	itt	mi
 8012b7c:	2320      	movmi	r3, #32
 8012b7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012b82:	0713      	lsls	r3, r2, #28
 8012b84:	bf44      	itt	mi
 8012b86:	232b      	movmi	r3, #43	@ 0x2b
 8012b88:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012b8c:	f89a 3000 	ldrb.w	r3, [sl]
 8012b90:	2b2a      	cmp	r3, #42	@ 0x2a
 8012b92:	d015      	beq.n	8012bc0 <_vfiprintf_r+0x120>
 8012b94:	9a07      	ldr	r2, [sp, #28]
 8012b96:	4654      	mov	r4, sl
 8012b98:	2000      	movs	r0, #0
 8012b9a:	f04f 0c0a 	mov.w	ip, #10
 8012b9e:	4621      	mov	r1, r4
 8012ba0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012ba4:	3b30      	subs	r3, #48	@ 0x30
 8012ba6:	2b09      	cmp	r3, #9
 8012ba8:	d94b      	bls.n	8012c42 <_vfiprintf_r+0x1a2>
 8012baa:	b1b0      	cbz	r0, 8012bda <_vfiprintf_r+0x13a>
 8012bac:	9207      	str	r2, [sp, #28]
 8012bae:	e014      	b.n	8012bda <_vfiprintf_r+0x13a>
 8012bb0:	eba0 0308 	sub.w	r3, r0, r8
 8012bb4:	fa09 f303 	lsl.w	r3, r9, r3
 8012bb8:	4313      	orrs	r3, r2
 8012bba:	9304      	str	r3, [sp, #16]
 8012bbc:	46a2      	mov	sl, r4
 8012bbe:	e7d2      	b.n	8012b66 <_vfiprintf_r+0xc6>
 8012bc0:	9b03      	ldr	r3, [sp, #12]
 8012bc2:	1d19      	adds	r1, r3, #4
 8012bc4:	681b      	ldr	r3, [r3, #0]
 8012bc6:	9103      	str	r1, [sp, #12]
 8012bc8:	2b00      	cmp	r3, #0
 8012bca:	bfbb      	ittet	lt
 8012bcc:	425b      	neglt	r3, r3
 8012bce:	f042 0202 	orrlt.w	r2, r2, #2
 8012bd2:	9307      	strge	r3, [sp, #28]
 8012bd4:	9307      	strlt	r3, [sp, #28]
 8012bd6:	bfb8      	it	lt
 8012bd8:	9204      	strlt	r2, [sp, #16]
 8012bda:	7823      	ldrb	r3, [r4, #0]
 8012bdc:	2b2e      	cmp	r3, #46	@ 0x2e
 8012bde:	d10a      	bne.n	8012bf6 <_vfiprintf_r+0x156>
 8012be0:	7863      	ldrb	r3, [r4, #1]
 8012be2:	2b2a      	cmp	r3, #42	@ 0x2a
 8012be4:	d132      	bne.n	8012c4c <_vfiprintf_r+0x1ac>
 8012be6:	9b03      	ldr	r3, [sp, #12]
 8012be8:	1d1a      	adds	r2, r3, #4
 8012bea:	681b      	ldr	r3, [r3, #0]
 8012bec:	9203      	str	r2, [sp, #12]
 8012bee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012bf2:	3402      	adds	r4, #2
 8012bf4:	9305      	str	r3, [sp, #20]
 8012bf6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012ccc <_vfiprintf_r+0x22c>
 8012bfa:	7821      	ldrb	r1, [r4, #0]
 8012bfc:	2203      	movs	r2, #3
 8012bfe:	4650      	mov	r0, sl
 8012c00:	f7ed fb0e 	bl	8000220 <memchr>
 8012c04:	b138      	cbz	r0, 8012c16 <_vfiprintf_r+0x176>
 8012c06:	9b04      	ldr	r3, [sp, #16]
 8012c08:	eba0 000a 	sub.w	r0, r0, sl
 8012c0c:	2240      	movs	r2, #64	@ 0x40
 8012c0e:	4082      	lsls	r2, r0
 8012c10:	4313      	orrs	r3, r2
 8012c12:	3401      	adds	r4, #1
 8012c14:	9304      	str	r3, [sp, #16]
 8012c16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012c1a:	4829      	ldr	r0, [pc, #164]	@ (8012cc0 <_vfiprintf_r+0x220>)
 8012c1c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012c20:	2206      	movs	r2, #6
 8012c22:	f7ed fafd 	bl	8000220 <memchr>
 8012c26:	2800      	cmp	r0, #0
 8012c28:	d03f      	beq.n	8012caa <_vfiprintf_r+0x20a>
 8012c2a:	4b26      	ldr	r3, [pc, #152]	@ (8012cc4 <_vfiprintf_r+0x224>)
 8012c2c:	bb1b      	cbnz	r3, 8012c76 <_vfiprintf_r+0x1d6>
 8012c2e:	9b03      	ldr	r3, [sp, #12]
 8012c30:	3307      	adds	r3, #7
 8012c32:	f023 0307 	bic.w	r3, r3, #7
 8012c36:	3308      	adds	r3, #8
 8012c38:	9303      	str	r3, [sp, #12]
 8012c3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012c3c:	443b      	add	r3, r7
 8012c3e:	9309      	str	r3, [sp, #36]	@ 0x24
 8012c40:	e76a      	b.n	8012b18 <_vfiprintf_r+0x78>
 8012c42:	fb0c 3202 	mla	r2, ip, r2, r3
 8012c46:	460c      	mov	r4, r1
 8012c48:	2001      	movs	r0, #1
 8012c4a:	e7a8      	b.n	8012b9e <_vfiprintf_r+0xfe>
 8012c4c:	2300      	movs	r3, #0
 8012c4e:	3401      	adds	r4, #1
 8012c50:	9305      	str	r3, [sp, #20]
 8012c52:	4619      	mov	r1, r3
 8012c54:	f04f 0c0a 	mov.w	ip, #10
 8012c58:	4620      	mov	r0, r4
 8012c5a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012c5e:	3a30      	subs	r2, #48	@ 0x30
 8012c60:	2a09      	cmp	r2, #9
 8012c62:	d903      	bls.n	8012c6c <_vfiprintf_r+0x1cc>
 8012c64:	2b00      	cmp	r3, #0
 8012c66:	d0c6      	beq.n	8012bf6 <_vfiprintf_r+0x156>
 8012c68:	9105      	str	r1, [sp, #20]
 8012c6a:	e7c4      	b.n	8012bf6 <_vfiprintf_r+0x156>
 8012c6c:	fb0c 2101 	mla	r1, ip, r1, r2
 8012c70:	4604      	mov	r4, r0
 8012c72:	2301      	movs	r3, #1
 8012c74:	e7f0      	b.n	8012c58 <_vfiprintf_r+0x1b8>
 8012c76:	ab03      	add	r3, sp, #12
 8012c78:	9300      	str	r3, [sp, #0]
 8012c7a:	462a      	mov	r2, r5
 8012c7c:	4b12      	ldr	r3, [pc, #72]	@ (8012cc8 <_vfiprintf_r+0x228>)
 8012c7e:	a904      	add	r1, sp, #16
 8012c80:	4630      	mov	r0, r6
 8012c82:	f7fd fba1 	bl	80103c8 <_printf_float>
 8012c86:	4607      	mov	r7, r0
 8012c88:	1c78      	adds	r0, r7, #1
 8012c8a:	d1d6      	bne.n	8012c3a <_vfiprintf_r+0x19a>
 8012c8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012c8e:	07d9      	lsls	r1, r3, #31
 8012c90:	d405      	bmi.n	8012c9e <_vfiprintf_r+0x1fe>
 8012c92:	89ab      	ldrh	r3, [r5, #12]
 8012c94:	059a      	lsls	r2, r3, #22
 8012c96:	d402      	bmi.n	8012c9e <_vfiprintf_r+0x1fe>
 8012c98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012c9a:	f7fe f941 	bl	8010f20 <__retarget_lock_release_recursive>
 8012c9e:	89ab      	ldrh	r3, [r5, #12]
 8012ca0:	065b      	lsls	r3, r3, #25
 8012ca2:	f53f af1f 	bmi.w	8012ae4 <_vfiprintf_r+0x44>
 8012ca6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012ca8:	e71e      	b.n	8012ae8 <_vfiprintf_r+0x48>
 8012caa:	ab03      	add	r3, sp, #12
 8012cac:	9300      	str	r3, [sp, #0]
 8012cae:	462a      	mov	r2, r5
 8012cb0:	4b05      	ldr	r3, [pc, #20]	@ (8012cc8 <_vfiprintf_r+0x228>)
 8012cb2:	a904      	add	r1, sp, #16
 8012cb4:	4630      	mov	r0, r6
 8012cb6:	f7fd fe1f 	bl	80108f8 <_printf_i>
 8012cba:	e7e4      	b.n	8012c86 <_vfiprintf_r+0x1e6>
 8012cbc:	08014da2 	.word	0x08014da2
 8012cc0:	08014dac 	.word	0x08014dac
 8012cc4:	080103c9 	.word	0x080103c9
 8012cc8:	08012a7d 	.word	0x08012a7d
 8012ccc:	08014da8 	.word	0x08014da8

08012cd0 <__swbuf_r>:
 8012cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012cd2:	460e      	mov	r6, r1
 8012cd4:	4614      	mov	r4, r2
 8012cd6:	4605      	mov	r5, r0
 8012cd8:	b118      	cbz	r0, 8012ce2 <__swbuf_r+0x12>
 8012cda:	6a03      	ldr	r3, [r0, #32]
 8012cdc:	b90b      	cbnz	r3, 8012ce2 <__swbuf_r+0x12>
 8012cde:	f7fd ffb5 	bl	8010c4c <__sinit>
 8012ce2:	69a3      	ldr	r3, [r4, #24]
 8012ce4:	60a3      	str	r3, [r4, #8]
 8012ce6:	89a3      	ldrh	r3, [r4, #12]
 8012ce8:	071a      	lsls	r2, r3, #28
 8012cea:	d501      	bpl.n	8012cf0 <__swbuf_r+0x20>
 8012cec:	6923      	ldr	r3, [r4, #16]
 8012cee:	b943      	cbnz	r3, 8012d02 <__swbuf_r+0x32>
 8012cf0:	4621      	mov	r1, r4
 8012cf2:	4628      	mov	r0, r5
 8012cf4:	f000 f82a 	bl	8012d4c <__swsetup_r>
 8012cf8:	b118      	cbz	r0, 8012d02 <__swbuf_r+0x32>
 8012cfa:	f04f 37ff 	mov.w	r7, #4294967295
 8012cfe:	4638      	mov	r0, r7
 8012d00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012d02:	6823      	ldr	r3, [r4, #0]
 8012d04:	6922      	ldr	r2, [r4, #16]
 8012d06:	1a98      	subs	r0, r3, r2
 8012d08:	6963      	ldr	r3, [r4, #20]
 8012d0a:	b2f6      	uxtb	r6, r6
 8012d0c:	4283      	cmp	r3, r0
 8012d0e:	4637      	mov	r7, r6
 8012d10:	dc05      	bgt.n	8012d1e <__swbuf_r+0x4e>
 8012d12:	4621      	mov	r1, r4
 8012d14:	4628      	mov	r0, r5
 8012d16:	f7ff fdc1 	bl	801289c <_fflush_r>
 8012d1a:	2800      	cmp	r0, #0
 8012d1c:	d1ed      	bne.n	8012cfa <__swbuf_r+0x2a>
 8012d1e:	68a3      	ldr	r3, [r4, #8]
 8012d20:	3b01      	subs	r3, #1
 8012d22:	60a3      	str	r3, [r4, #8]
 8012d24:	6823      	ldr	r3, [r4, #0]
 8012d26:	1c5a      	adds	r2, r3, #1
 8012d28:	6022      	str	r2, [r4, #0]
 8012d2a:	701e      	strb	r6, [r3, #0]
 8012d2c:	6962      	ldr	r2, [r4, #20]
 8012d2e:	1c43      	adds	r3, r0, #1
 8012d30:	429a      	cmp	r2, r3
 8012d32:	d004      	beq.n	8012d3e <__swbuf_r+0x6e>
 8012d34:	89a3      	ldrh	r3, [r4, #12]
 8012d36:	07db      	lsls	r3, r3, #31
 8012d38:	d5e1      	bpl.n	8012cfe <__swbuf_r+0x2e>
 8012d3a:	2e0a      	cmp	r6, #10
 8012d3c:	d1df      	bne.n	8012cfe <__swbuf_r+0x2e>
 8012d3e:	4621      	mov	r1, r4
 8012d40:	4628      	mov	r0, r5
 8012d42:	f7ff fdab 	bl	801289c <_fflush_r>
 8012d46:	2800      	cmp	r0, #0
 8012d48:	d0d9      	beq.n	8012cfe <__swbuf_r+0x2e>
 8012d4a:	e7d6      	b.n	8012cfa <__swbuf_r+0x2a>

08012d4c <__swsetup_r>:
 8012d4c:	b538      	push	{r3, r4, r5, lr}
 8012d4e:	4b29      	ldr	r3, [pc, #164]	@ (8012df4 <__swsetup_r+0xa8>)
 8012d50:	4605      	mov	r5, r0
 8012d52:	6818      	ldr	r0, [r3, #0]
 8012d54:	460c      	mov	r4, r1
 8012d56:	b118      	cbz	r0, 8012d60 <__swsetup_r+0x14>
 8012d58:	6a03      	ldr	r3, [r0, #32]
 8012d5a:	b90b      	cbnz	r3, 8012d60 <__swsetup_r+0x14>
 8012d5c:	f7fd ff76 	bl	8010c4c <__sinit>
 8012d60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012d64:	0719      	lsls	r1, r3, #28
 8012d66:	d422      	bmi.n	8012dae <__swsetup_r+0x62>
 8012d68:	06da      	lsls	r2, r3, #27
 8012d6a:	d407      	bmi.n	8012d7c <__swsetup_r+0x30>
 8012d6c:	2209      	movs	r2, #9
 8012d6e:	602a      	str	r2, [r5, #0]
 8012d70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012d74:	81a3      	strh	r3, [r4, #12]
 8012d76:	f04f 30ff 	mov.w	r0, #4294967295
 8012d7a:	e033      	b.n	8012de4 <__swsetup_r+0x98>
 8012d7c:	0758      	lsls	r0, r3, #29
 8012d7e:	d512      	bpl.n	8012da6 <__swsetup_r+0x5a>
 8012d80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012d82:	b141      	cbz	r1, 8012d96 <__swsetup_r+0x4a>
 8012d84:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012d88:	4299      	cmp	r1, r3
 8012d8a:	d002      	beq.n	8012d92 <__swsetup_r+0x46>
 8012d8c:	4628      	mov	r0, r5
 8012d8e:	f7fe ff2f 	bl	8011bf0 <_free_r>
 8012d92:	2300      	movs	r3, #0
 8012d94:	6363      	str	r3, [r4, #52]	@ 0x34
 8012d96:	89a3      	ldrh	r3, [r4, #12]
 8012d98:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012d9c:	81a3      	strh	r3, [r4, #12]
 8012d9e:	2300      	movs	r3, #0
 8012da0:	6063      	str	r3, [r4, #4]
 8012da2:	6923      	ldr	r3, [r4, #16]
 8012da4:	6023      	str	r3, [r4, #0]
 8012da6:	89a3      	ldrh	r3, [r4, #12]
 8012da8:	f043 0308 	orr.w	r3, r3, #8
 8012dac:	81a3      	strh	r3, [r4, #12]
 8012dae:	6923      	ldr	r3, [r4, #16]
 8012db0:	b94b      	cbnz	r3, 8012dc6 <__swsetup_r+0x7a>
 8012db2:	89a3      	ldrh	r3, [r4, #12]
 8012db4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012db8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012dbc:	d003      	beq.n	8012dc6 <__swsetup_r+0x7a>
 8012dbe:	4621      	mov	r1, r4
 8012dc0:	4628      	mov	r0, r5
 8012dc2:	f000 f883 	bl	8012ecc <__smakebuf_r>
 8012dc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012dca:	f013 0201 	ands.w	r2, r3, #1
 8012dce:	d00a      	beq.n	8012de6 <__swsetup_r+0x9a>
 8012dd0:	2200      	movs	r2, #0
 8012dd2:	60a2      	str	r2, [r4, #8]
 8012dd4:	6962      	ldr	r2, [r4, #20]
 8012dd6:	4252      	negs	r2, r2
 8012dd8:	61a2      	str	r2, [r4, #24]
 8012dda:	6922      	ldr	r2, [r4, #16]
 8012ddc:	b942      	cbnz	r2, 8012df0 <__swsetup_r+0xa4>
 8012dde:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012de2:	d1c5      	bne.n	8012d70 <__swsetup_r+0x24>
 8012de4:	bd38      	pop	{r3, r4, r5, pc}
 8012de6:	0799      	lsls	r1, r3, #30
 8012de8:	bf58      	it	pl
 8012dea:	6962      	ldrpl	r2, [r4, #20]
 8012dec:	60a2      	str	r2, [r4, #8]
 8012dee:	e7f4      	b.n	8012dda <__swsetup_r+0x8e>
 8012df0:	2000      	movs	r0, #0
 8012df2:	e7f7      	b.n	8012de4 <__swsetup_r+0x98>
 8012df4:	200001ac 	.word	0x200001ac

08012df8 <_raise_r>:
 8012df8:	291f      	cmp	r1, #31
 8012dfa:	b538      	push	{r3, r4, r5, lr}
 8012dfc:	4605      	mov	r5, r0
 8012dfe:	460c      	mov	r4, r1
 8012e00:	d904      	bls.n	8012e0c <_raise_r+0x14>
 8012e02:	2316      	movs	r3, #22
 8012e04:	6003      	str	r3, [r0, #0]
 8012e06:	f04f 30ff 	mov.w	r0, #4294967295
 8012e0a:	bd38      	pop	{r3, r4, r5, pc}
 8012e0c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8012e0e:	b112      	cbz	r2, 8012e16 <_raise_r+0x1e>
 8012e10:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012e14:	b94b      	cbnz	r3, 8012e2a <_raise_r+0x32>
 8012e16:	4628      	mov	r0, r5
 8012e18:	f000 f830 	bl	8012e7c <_getpid_r>
 8012e1c:	4622      	mov	r2, r4
 8012e1e:	4601      	mov	r1, r0
 8012e20:	4628      	mov	r0, r5
 8012e22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012e26:	f000 b817 	b.w	8012e58 <_kill_r>
 8012e2a:	2b01      	cmp	r3, #1
 8012e2c:	d00a      	beq.n	8012e44 <_raise_r+0x4c>
 8012e2e:	1c59      	adds	r1, r3, #1
 8012e30:	d103      	bne.n	8012e3a <_raise_r+0x42>
 8012e32:	2316      	movs	r3, #22
 8012e34:	6003      	str	r3, [r0, #0]
 8012e36:	2001      	movs	r0, #1
 8012e38:	e7e7      	b.n	8012e0a <_raise_r+0x12>
 8012e3a:	2100      	movs	r1, #0
 8012e3c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8012e40:	4620      	mov	r0, r4
 8012e42:	4798      	blx	r3
 8012e44:	2000      	movs	r0, #0
 8012e46:	e7e0      	b.n	8012e0a <_raise_r+0x12>

08012e48 <raise>:
 8012e48:	4b02      	ldr	r3, [pc, #8]	@ (8012e54 <raise+0xc>)
 8012e4a:	4601      	mov	r1, r0
 8012e4c:	6818      	ldr	r0, [r3, #0]
 8012e4e:	f7ff bfd3 	b.w	8012df8 <_raise_r>
 8012e52:	bf00      	nop
 8012e54:	200001ac 	.word	0x200001ac

08012e58 <_kill_r>:
 8012e58:	b538      	push	{r3, r4, r5, lr}
 8012e5a:	4d07      	ldr	r5, [pc, #28]	@ (8012e78 <_kill_r+0x20>)
 8012e5c:	2300      	movs	r3, #0
 8012e5e:	4604      	mov	r4, r0
 8012e60:	4608      	mov	r0, r1
 8012e62:	4611      	mov	r1, r2
 8012e64:	602b      	str	r3, [r5, #0]
 8012e66:	f7f0 f893 	bl	8002f90 <_kill>
 8012e6a:	1c43      	adds	r3, r0, #1
 8012e6c:	d102      	bne.n	8012e74 <_kill_r+0x1c>
 8012e6e:	682b      	ldr	r3, [r5, #0]
 8012e70:	b103      	cbz	r3, 8012e74 <_kill_r+0x1c>
 8012e72:	6023      	str	r3, [r4, #0]
 8012e74:	bd38      	pop	{r3, r4, r5, pc}
 8012e76:	bf00      	nop
 8012e78:	20003af4 	.word	0x20003af4

08012e7c <_getpid_r>:
 8012e7c:	f7f0 b880 	b.w	8002f80 <_getpid>

08012e80 <__swhatbuf_r>:
 8012e80:	b570      	push	{r4, r5, r6, lr}
 8012e82:	460c      	mov	r4, r1
 8012e84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012e88:	2900      	cmp	r1, #0
 8012e8a:	b096      	sub	sp, #88	@ 0x58
 8012e8c:	4615      	mov	r5, r2
 8012e8e:	461e      	mov	r6, r3
 8012e90:	da0d      	bge.n	8012eae <__swhatbuf_r+0x2e>
 8012e92:	89a3      	ldrh	r3, [r4, #12]
 8012e94:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012e98:	f04f 0100 	mov.w	r1, #0
 8012e9c:	bf14      	ite	ne
 8012e9e:	2340      	movne	r3, #64	@ 0x40
 8012ea0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012ea4:	2000      	movs	r0, #0
 8012ea6:	6031      	str	r1, [r6, #0]
 8012ea8:	602b      	str	r3, [r5, #0]
 8012eaa:	b016      	add	sp, #88	@ 0x58
 8012eac:	bd70      	pop	{r4, r5, r6, pc}
 8012eae:	466a      	mov	r2, sp
 8012eb0:	f000 f848 	bl	8012f44 <_fstat_r>
 8012eb4:	2800      	cmp	r0, #0
 8012eb6:	dbec      	blt.n	8012e92 <__swhatbuf_r+0x12>
 8012eb8:	9901      	ldr	r1, [sp, #4]
 8012eba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012ebe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012ec2:	4259      	negs	r1, r3
 8012ec4:	4159      	adcs	r1, r3
 8012ec6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012eca:	e7eb      	b.n	8012ea4 <__swhatbuf_r+0x24>

08012ecc <__smakebuf_r>:
 8012ecc:	898b      	ldrh	r3, [r1, #12]
 8012ece:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012ed0:	079d      	lsls	r5, r3, #30
 8012ed2:	4606      	mov	r6, r0
 8012ed4:	460c      	mov	r4, r1
 8012ed6:	d507      	bpl.n	8012ee8 <__smakebuf_r+0x1c>
 8012ed8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012edc:	6023      	str	r3, [r4, #0]
 8012ede:	6123      	str	r3, [r4, #16]
 8012ee0:	2301      	movs	r3, #1
 8012ee2:	6163      	str	r3, [r4, #20]
 8012ee4:	b003      	add	sp, #12
 8012ee6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012ee8:	ab01      	add	r3, sp, #4
 8012eea:	466a      	mov	r2, sp
 8012eec:	f7ff ffc8 	bl	8012e80 <__swhatbuf_r>
 8012ef0:	9f00      	ldr	r7, [sp, #0]
 8012ef2:	4605      	mov	r5, r0
 8012ef4:	4639      	mov	r1, r7
 8012ef6:	4630      	mov	r0, r6
 8012ef8:	f7fe feee 	bl	8011cd8 <_malloc_r>
 8012efc:	b948      	cbnz	r0, 8012f12 <__smakebuf_r+0x46>
 8012efe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012f02:	059a      	lsls	r2, r3, #22
 8012f04:	d4ee      	bmi.n	8012ee4 <__smakebuf_r+0x18>
 8012f06:	f023 0303 	bic.w	r3, r3, #3
 8012f0a:	f043 0302 	orr.w	r3, r3, #2
 8012f0e:	81a3      	strh	r3, [r4, #12]
 8012f10:	e7e2      	b.n	8012ed8 <__smakebuf_r+0xc>
 8012f12:	89a3      	ldrh	r3, [r4, #12]
 8012f14:	6020      	str	r0, [r4, #0]
 8012f16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012f1a:	81a3      	strh	r3, [r4, #12]
 8012f1c:	9b01      	ldr	r3, [sp, #4]
 8012f1e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012f22:	b15b      	cbz	r3, 8012f3c <__smakebuf_r+0x70>
 8012f24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012f28:	4630      	mov	r0, r6
 8012f2a:	f000 f81d 	bl	8012f68 <_isatty_r>
 8012f2e:	b128      	cbz	r0, 8012f3c <__smakebuf_r+0x70>
 8012f30:	89a3      	ldrh	r3, [r4, #12]
 8012f32:	f023 0303 	bic.w	r3, r3, #3
 8012f36:	f043 0301 	orr.w	r3, r3, #1
 8012f3a:	81a3      	strh	r3, [r4, #12]
 8012f3c:	89a3      	ldrh	r3, [r4, #12]
 8012f3e:	431d      	orrs	r5, r3
 8012f40:	81a5      	strh	r5, [r4, #12]
 8012f42:	e7cf      	b.n	8012ee4 <__smakebuf_r+0x18>

08012f44 <_fstat_r>:
 8012f44:	b538      	push	{r3, r4, r5, lr}
 8012f46:	4d07      	ldr	r5, [pc, #28]	@ (8012f64 <_fstat_r+0x20>)
 8012f48:	2300      	movs	r3, #0
 8012f4a:	4604      	mov	r4, r0
 8012f4c:	4608      	mov	r0, r1
 8012f4e:	4611      	mov	r1, r2
 8012f50:	602b      	str	r3, [r5, #0]
 8012f52:	f7f0 f87d 	bl	8003050 <_fstat>
 8012f56:	1c43      	adds	r3, r0, #1
 8012f58:	d102      	bne.n	8012f60 <_fstat_r+0x1c>
 8012f5a:	682b      	ldr	r3, [r5, #0]
 8012f5c:	b103      	cbz	r3, 8012f60 <_fstat_r+0x1c>
 8012f5e:	6023      	str	r3, [r4, #0]
 8012f60:	bd38      	pop	{r3, r4, r5, pc}
 8012f62:	bf00      	nop
 8012f64:	20003af4 	.word	0x20003af4

08012f68 <_isatty_r>:
 8012f68:	b538      	push	{r3, r4, r5, lr}
 8012f6a:	4d06      	ldr	r5, [pc, #24]	@ (8012f84 <_isatty_r+0x1c>)
 8012f6c:	2300      	movs	r3, #0
 8012f6e:	4604      	mov	r4, r0
 8012f70:	4608      	mov	r0, r1
 8012f72:	602b      	str	r3, [r5, #0]
 8012f74:	f7f0 f87c 	bl	8003070 <_isatty>
 8012f78:	1c43      	adds	r3, r0, #1
 8012f7a:	d102      	bne.n	8012f82 <_isatty_r+0x1a>
 8012f7c:	682b      	ldr	r3, [r5, #0]
 8012f7e:	b103      	cbz	r3, 8012f82 <_isatty_r+0x1a>
 8012f80:	6023      	str	r3, [r4, #0]
 8012f82:	bd38      	pop	{r3, r4, r5, pc}
 8012f84:	20003af4 	.word	0x20003af4

08012f88 <_init>:
 8012f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012f8a:	bf00      	nop
 8012f8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012f8e:	bc08      	pop	{r3}
 8012f90:	469e      	mov	lr, r3
 8012f92:	4770      	bx	lr

08012f94 <_fini>:
 8012f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012f96:	bf00      	nop
 8012f98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012f9a:	bc08      	pop	{r3}
 8012f9c:	469e      	mov	lr, r3
 8012f9e:	4770      	bx	lr
