<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BancoRegistro.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="BancoRegistro.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="BancoRegistro.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="BancoRegistro.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="BancoRegistro.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="BancoRegistro.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="BancoRegistro.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="BancoRegistro.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="BancoRegistro.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="BancoRegistro.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="BancoRegistro.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BancoRegistro.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="BancoRegistro.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="BancoRegistro.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="BancoRegistro.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="BancoRegistro.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="BancoRegistro.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="BancoRegistro.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="BancoRegistro.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="BancoRegistro.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BancoRegistro_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="BancoRegistro_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="BancoRegistro_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BancoRegistro_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="BancoRegistro_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="BancoRegistro_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="BancoRegistro_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="BancoRegistro_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="BancoRegistro_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BancoRegistro_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BancoRegistro_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="BancoRegistro_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="BancoRegistro_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BancoRegistro_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BancoRegistro_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="BancoRegistro_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="BancoRegistro_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="BancoRegistro_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BancoRegistro_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TestBench.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TestBench.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestBench.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TestBench.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TestBench.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TestBench_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestBench_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestBench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TestBench_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TestBench_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1589234262" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1589234262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589236592" xil_pn:in_ck="8479396564398370390" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1589236592">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BCDtoSSeg.v"/>
      <outfile xil_pn:name="BancoRegistro.v"/>
      <outfile xil_pn:name="TestBench.v"/>
      <outfile xil_pn:name="display.v"/>
    </transform>
    <transform xil_pn:end_ts="1589493470" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2893202862354607671" xil_pn:start_ts="1589493470">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589493470" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5812425415630275147" xil_pn:start_ts="1589493470">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589236193" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="553084445751746403" xil_pn:start_ts="1589236193">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589236597" xil_pn:in_ck="8479396564398370390" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1589236597">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BCDtoSSeg.v"/>
      <outfile xil_pn:name="BancoRegistro.v"/>
      <outfile xil_pn:name="TestBench.v"/>
      <outfile xil_pn:name="display.v"/>
    </transform>
    <transform xil_pn:end_ts="1589493473" xil_pn:in_ck="8479396564398370390" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8894690005499416589" xil_pn:start_ts="1589493470">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BancoRegistro_beh.prj"/>
      <outfile xil_pn:name="BancoRegistro_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1589493473" xil_pn:in_ck="-8677973705615526480" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-37000637379948906" xil_pn:start_ts="1589493473">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BancoRegistro_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1589235774" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1589235774">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589236080" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7541672666539852363" xil_pn:start_ts="1589236080">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589236080" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="553084445751746403" xil_pn:start_ts="1589236080">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589236080" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1589236080">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589236080" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2893202862354607671" xil_pn:start_ts="1589236080">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589236080" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="6080340526466663008" xil_pn:start_ts="1589236080">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589236080" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1962355467137197075" xil_pn:start_ts="1589236080">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589236747" xil_pn:in_ck="8479396564398370390" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-7845800284434228746" xil_pn:start_ts="1589236739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="BancoRegistro.lso"/>
      <outfile xil_pn:name="BancoRegistro.ngc"/>
      <outfile xil_pn:name="BancoRegistro.ngr"/>
      <outfile xil_pn:name="BancoRegistro.prj"/>
      <outfile xil_pn:name="BancoRegistro.stx"/>
      <outfile xil_pn:name="BancoRegistro.syr"/>
      <outfile xil_pn:name="BancoRegistro.xst"/>
      <outfile xil_pn:name="BancoRegistro_stx_beh.prj"/>
      <outfile xil_pn:name="BancoRegistro_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1589236104" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3887634152966354188" xil_pn:start_ts="1589236104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589236112" xil_pn:in_ck="-4663449081304820680" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6105907192322631750" xil_pn:start_ts="1589236104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="BancoRegistro.bld"/>
      <outfile xil_pn:name="BancoRegistro.ngd"/>
      <outfile xil_pn:name="BancoRegistro_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1589236121" xil_pn:in_ck="-4663449081304820679" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="6904161257216636093" xil_pn:start_ts="1589236112">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="BancoRegistro.pcf"/>
      <outfile xil_pn:name="BancoRegistro_map.map"/>
      <outfile xil_pn:name="BancoRegistro_map.mrp"/>
      <outfile xil_pn:name="BancoRegistro_map.ncd"/>
      <outfile xil_pn:name="BancoRegistro_map.ngm"/>
      <outfile xil_pn:name="BancoRegistro_map.xrpt"/>
      <outfile xil_pn:name="BancoRegistro_summary.xml"/>
      <outfile xil_pn:name="BancoRegistro_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1589236149" xil_pn:in_ck="-750697294200137774" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-1229177303592316936" xil_pn:start_ts="1589236121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="BancoRegistro.ncd"/>
      <outfile xil_pn:name="BancoRegistro.pad"/>
      <outfile xil_pn:name="BancoRegistro.par"/>
      <outfile xil_pn:name="BancoRegistro.ptwx"/>
      <outfile xil_pn:name="BancoRegistro.unroutes"/>
      <outfile xil_pn:name="BancoRegistro.xpi"/>
      <outfile xil_pn:name="BancoRegistro_pad.csv"/>
      <outfile xil_pn:name="BancoRegistro_pad.txt"/>
      <outfile xil_pn:name="BancoRegistro_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1589236149" xil_pn:in_ck="-4663449081304820811" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1589236144">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="BancoRegistro.twr"/>
      <outfile xil_pn:name="BancoRegistro.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
