<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TP3: muju/externals/base/soc/lpc43xx/lpc_chip_43xx/src/gpdma_18xx_43xx.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">TP3
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_67e79311aa0cacfaa5b2685e4afe64af.html">muju</a></li><li class="navelem"><a class="el" href="dir_05ce73a3381df79db5ec1287846eaba2.html">externals</a></li><li class="navelem"><a class="el" href="dir_e97c52e681601d0de72ddf50829b8425.html">base</a></li><li class="navelem"><a class="el" href="dir_0b841e36a59cee30c118b68737c2184b.html">soc</a></li><li class="navelem"><a class="el" href="dir_dfec0b345460144aed1519f795ee1f52.html">lpc43xx</a></li><li class="navelem"><a class="el" href="dir_b88a78d1581bf098e52b184247b64f14.html">lpc_chip_43xx</a></li><li class="navelem"><a class="el" href="dir_a8c8fec3840559dd44bd10c16e6b9246.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">gpdma_18xx_43xx.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="gpdma__18xx__43xx_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * @brief LPC18xx/43xx GPDMA driver</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * @note</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Copyright(C) NXP Semiconductors, 2012</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * @par</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * Software that is described herein is for illustrative purposes only</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * which provides customers with programming information regarding the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * LPC products.  This software is supplied &quot;AS IS&quot; without any warranties of</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * any kind, and NXP Semiconductors and its licensor disclaim any and</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * all warranties, express or implied, including all implied warranties of</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * merchantability, fitness for a particular purpose and non-infringement of</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * intellectual property rights.  NXP Semiconductors assumes no responsibility</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * or liability for the use of the software, conveys no license or rights under any</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * patent, copyright, mask work right, or any other intellectual property rights in</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * or to any products. NXP Semiconductors reserves the right to make changes</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * in the software without notification. NXP Semiconductors also makes no</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * representation or warranty that such application will be suitable for the</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * specified use without further testing or modification.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * @par</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * Permission to use, copy, modify, and distribute this software and its</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * documentation is hereby granted, under NXP Semiconductors&#39; and its</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * licensor&#39;s relevant copyrights in the software, without fee, provided that it</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * is used in conjunction with NXP Semiconductors microcontrollers.  This</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * copyright, permission, and disclaimer notice must appear in all copies of</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * this code.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="chip_8h.html">chip.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">/*****************************************************************************</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * Private types/enumerations/variables</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> ****************************************************************************/</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* Channel array to monitor free channel */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">static</span> <a class="code" href="struct_d_m_a___channel_handle__t.html">DMA_ChannelHandle_t</a> ChannelHandlerArray[<a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gaf7c43b3d13c91c30ddf67e479966d5cd">GPDMA_NUMBER_CHANNELS</a>];</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/* Optimized Peripheral Source and Destination burst size (18xx,43xx) */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t GPDMA_LUTPerBurst[] = {</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga768f1f0d1cf1a2611573362ed7b6a18d">GPDMA_BSIZE_4</a>,  <span class="comment">/* MEMORY             */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gafd44c148b998d28bc156b947794ad011">GPDMA_BSIZE_1</a>,  <span class="comment">/* MAT0.0             */</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gafd44c148b998d28bc156b947794ad011">GPDMA_BSIZE_1</a>,  <span class="comment">/* UART0 Tx           */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gafd44c148b998d28bc156b947794ad011">GPDMA_BSIZE_1</a>,  <span class="comment">/* MAT0.1             */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gafd44c148b998d28bc156b947794ad011">GPDMA_BSIZE_1</a>,  <span class="comment">/* UART0 Rx           */</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gafd44c148b998d28bc156b947794ad011">GPDMA_BSIZE_1</a>,  <span class="comment">/* MAT1.0             */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gafd44c148b998d28bc156b947794ad011">GPDMA_BSIZE_1</a>,  <span class="comment">/* UART1 Tx           */</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gafd44c148b998d28bc156b947794ad011">GPDMA_BSIZE_1</a>,  <span class="comment">/* MAT1.1             */</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gafd44c148b998d28bc156b947794ad011">GPDMA_BSIZE_1</a>,  <span class="comment">/* UART1 Rx           */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gafd44c148b998d28bc156b947794ad011">GPDMA_BSIZE_1</a>,  <span class="comment">/* MAT2.0             */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gafd44c148b998d28bc156b947794ad011">GPDMA_BSIZE_1</a>,  <span class="comment">/* UART2 Tx           */</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gafd44c148b998d28bc156b947794ad011">GPDMA_BSIZE_1</a>,  <span class="comment">/* MAT2.1             */</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gafd44c148b998d28bc156b947794ad011">GPDMA_BSIZE_1</a>,  <span class="comment">/* UART2 Rx           */</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gafd44c148b998d28bc156b947794ad011">GPDMA_BSIZE_1</a>,  <span class="comment">/* MAT3.0             */</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gafd44c148b998d28bc156b947794ad011">GPDMA_BSIZE_1</a>,  <span class="comment">/* UART3 Tx           */</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    0,              <span class="comment">/* SCT timer channel 0*/</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gafd44c148b998d28bc156b947794ad011">GPDMA_BSIZE_1</a>,  <span class="comment">/* MAT3.1             */</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gafd44c148b998d28bc156b947794ad011">GPDMA_BSIZE_1</a>,  <span class="comment">/* UART3 Rx           */</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    0,              <span class="comment">/* SCT timer channel 1*/</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga768f1f0d1cf1a2611573362ed7b6a18d">GPDMA_BSIZE_4</a>,  <span class="comment">/* SSP0 Rx            */</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga2ebaf7a771f5bf603ecfed0503a66c5c">GPDMA_BSIZE_32</a>, <span class="comment">/* I2S channel 0      */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga768f1f0d1cf1a2611573362ed7b6a18d">GPDMA_BSIZE_4</a>,  <span class="comment">/* SSP0 Tx            */</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga2ebaf7a771f5bf603ecfed0503a66c5c">GPDMA_BSIZE_32</a>, <span class="comment">/* I2S channel 1      */</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga768f1f0d1cf1a2611573362ed7b6a18d">GPDMA_BSIZE_4</a>,  <span class="comment">/* SSP1 Rx            */</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga768f1f0d1cf1a2611573362ed7b6a18d">GPDMA_BSIZE_4</a>,  <span class="comment">/* SSP1 Tx            */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga768f1f0d1cf1a2611573362ed7b6a18d">GPDMA_BSIZE_4</a>,  <span class="comment">/* ADC 0              */</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga768f1f0d1cf1a2611573362ed7b6a18d">GPDMA_BSIZE_4</a>,  <span class="comment">/* ADC 1              */</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gafd44c148b998d28bc156b947794ad011">GPDMA_BSIZE_1</a>,  <span class="comment">/* DAC                */</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga2ebaf7a771f5bf603ecfed0503a66c5c">GPDMA_BSIZE_32</a>, <span class="comment">/* I2S channel 0      */</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    GPDMA_BSIZE_32  <span class="comment">/* I2S channel 0      */</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;};</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* Optimized Peripheral Source and Destination transfer width (18xx,43xx) */</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t GPDMA_LUTPerWid[] = {</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gad611897f330a6ec01b0699b244b132bb">GPDMA_WIDTH_WORD</a>,   <span class="comment">/* MEMORY             */</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gad611897f330a6ec01b0699b244b132bb">GPDMA_WIDTH_WORD</a>,   <span class="comment">/* MAT0.0             */</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gacc6deb5ab0e06eded3cdd151754db8f0">GPDMA_WIDTH_BYTE</a>,   <span class="comment">/* UART0 Tx           */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gad611897f330a6ec01b0699b244b132bb">GPDMA_WIDTH_WORD</a>,   <span class="comment">/* MAT0.1             */</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gacc6deb5ab0e06eded3cdd151754db8f0">GPDMA_WIDTH_BYTE</a>,   <span class="comment">/* UART0 Rx           */</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gad611897f330a6ec01b0699b244b132bb">GPDMA_WIDTH_WORD</a>,   <span class="comment">/* MAT1.0             */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gacc6deb5ab0e06eded3cdd151754db8f0">GPDMA_WIDTH_BYTE</a>,   <span class="comment">/* UART1 Tx           */</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gad611897f330a6ec01b0699b244b132bb">GPDMA_WIDTH_WORD</a>,   <span class="comment">/* MAT1.1             */</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gacc6deb5ab0e06eded3cdd151754db8f0">GPDMA_WIDTH_BYTE</a>,   <span class="comment">/* UART1 Rx           */</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gad611897f330a6ec01b0699b244b132bb">GPDMA_WIDTH_WORD</a>,   <span class="comment">/* MAT2.0             */</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gacc6deb5ab0e06eded3cdd151754db8f0">GPDMA_WIDTH_BYTE</a>,   <span class="comment">/* UART2 Tx           */</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gad611897f330a6ec01b0699b244b132bb">GPDMA_WIDTH_WORD</a>,   <span class="comment">/* MAT2.1             */</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gacc6deb5ab0e06eded3cdd151754db8f0">GPDMA_WIDTH_BYTE</a>,   <span class="comment">/* UART2 Rx           */</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gad611897f330a6ec01b0699b244b132bb">GPDMA_WIDTH_WORD</a>,   <span class="comment">/* MAT3.0             */</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gacc6deb5ab0e06eded3cdd151754db8f0">GPDMA_WIDTH_BYTE</a>,   <span class="comment">/* UART3 Tx           */</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    0,                  <span class="comment">/* SCT timer channel 0*/</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gad611897f330a6ec01b0699b244b132bb">GPDMA_WIDTH_WORD</a>,   <span class="comment">/* MAT3.1             */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gacc6deb5ab0e06eded3cdd151754db8f0">GPDMA_WIDTH_BYTE</a>,   <span class="comment">/* UART3 Rx           */</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    0,                  <span class="comment">/* SCT timer channel 1*/</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gacc6deb5ab0e06eded3cdd151754db8f0">GPDMA_WIDTH_BYTE</a>,   <span class="comment">/* SSP0 Rx            */</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gad611897f330a6ec01b0699b244b132bb">GPDMA_WIDTH_WORD</a>,   <span class="comment">/* I2S channel 0      */</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gacc6deb5ab0e06eded3cdd151754db8f0">GPDMA_WIDTH_BYTE</a>,   <span class="comment">/* SSP0 Tx            */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gad611897f330a6ec01b0699b244b132bb">GPDMA_WIDTH_WORD</a>,   <span class="comment">/* I2S channel 1      */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gacc6deb5ab0e06eded3cdd151754db8f0">GPDMA_WIDTH_BYTE</a>,   <span class="comment">/* SSP1 Rx            */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gacc6deb5ab0e06eded3cdd151754db8f0">GPDMA_WIDTH_BYTE</a>,   <span class="comment">/* SSP1 Tx            */</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gad611897f330a6ec01b0699b244b132bb">GPDMA_WIDTH_WORD</a>,   <span class="comment">/* ADC 0              */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gad611897f330a6ec01b0699b244b132bb">GPDMA_WIDTH_WORD</a>,   <span class="comment">/* ADC 1              */</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gad611897f330a6ec01b0699b244b132bb">GPDMA_WIDTH_WORD</a>,   <span class="comment">/* DAC                */</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gad611897f330a6ec01b0699b244b132bb">GPDMA_WIDTH_WORD</a>,   <span class="comment">/* I2S channel 0      */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    GPDMA_WIDTH_WORD<span class="comment">/* I2S channel 0      */</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;};</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/* Lookup Table of Connection Type matched with (18xx,43xx) Peripheral Data (FIFO) register base address */</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="keyword">volatile</span> <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">void</span> *GPDMA_LUTPerAddr[] = {</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <a class="code" href="group___l_p_c___types___public___macros.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>,                           <span class="comment">/* MEMORY             */</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    (&amp;<a class="code" href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#ga800f32a8a38d9e9c8f3b6ab161f6f2d2">LPC_TIMER0</a>-&gt;MR),              <span class="comment">/* MAT0.0             */</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    (&amp;<a class="code" href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#ga3255c792adeee40643c8f5c32e852107">LPC_USART0</a>-&gt; <span class="comment">/*RBTHDLR.*/</span> THR),   <span class="comment">/* UART0 Tx           */</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    ((uint32_t *) &amp;<a class="code" href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#ga800f32a8a38d9e9c8f3b6ab161f6f2d2">LPC_TIMER0</a>-&gt;MR + 1), <span class="comment">/* MAT0.1             */</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    (&amp;<a class="code" href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#ga3255c792adeee40643c8f5c32e852107">LPC_USART0</a>-&gt; <span class="comment">/*RBTHDLR.*/</span> RBR),   <span class="comment">/* UART0 Rx           */</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    (&amp;<a class="code" href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#ga0d28200f11e877cece24025ebe7fe72a">LPC_TIMER1</a>-&gt;MR),              <span class="comment">/* MAT1.0             */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    (&amp;<a class="code" href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#ga83ea0dab4dcb7411c2e1de20050a4d2d">LPC_UART1</a>-&gt; <span class="comment">/*RBTHDLR.*/</span> THR),<span class="comment">/* UART1 Tx           */</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    ((uint32_t *) &amp;<a class="code" href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#ga0d28200f11e877cece24025ebe7fe72a">LPC_TIMER1</a>-&gt;MR + 1), <span class="comment">/* MAT1.1             */</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    (&amp;<a class="code" href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#ga83ea0dab4dcb7411c2e1de20050a4d2d">LPC_UART1</a>-&gt; <span class="comment">/*RBTHDLR.*/</span> RBR),<span class="comment">/* UART1 Rx           */</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    (&amp;<a class="code" href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#gae0a3c421e7e1ac3ffd7e740e33387dc5">LPC_TIMER2</a>-&gt;MR),              <span class="comment">/* MAT2.0             */</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    (&amp;<a class="code" href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#gae6539c90608a0da79ee287639201fc6c">LPC_USART2</a>-&gt; <span class="comment">/*RBTHDLR.*/</span> THR),   <span class="comment">/* UART2 Tx           */</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    ((uint32_t *) &amp;<a class="code" href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#gae0a3c421e7e1ac3ffd7e740e33387dc5">LPC_TIMER2</a>-&gt;MR + 1), <span class="comment">/* MAT2.1             */</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    (&amp;<a class="code" href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#gae6539c90608a0da79ee287639201fc6c">LPC_USART2</a>-&gt; <span class="comment">/*RBTHDLR.*/</span> RBR),   <span class="comment">/* UART2 Rx           */</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    (&amp;<a class="code" href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#gab34ae64ea250497b5148b7ffb61d04f5">LPC_TIMER3</a>-&gt;MR),              <span class="comment">/* MAT3.0             */</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    (&amp;<a class="code" href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#ga206737c2cfff0f9dcaac507068711310">LPC_USART3</a>-&gt; <span class="comment">/*RBTHDLR.*/</span> THR),   <span class="comment">/* UART3 Tx           */</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    0,                              <span class="comment">/* SCT timer channel 0*/</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    ((uint32_t *) &amp;<a class="code" href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#gab34ae64ea250497b5148b7ffb61d04f5">LPC_TIMER3</a>-&gt;MR + 1), <span class="comment">/* MAT3.1             */</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    (&amp;<a class="code" href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#ga206737c2cfff0f9dcaac507068711310">LPC_USART3</a>-&gt; <span class="comment">/*RBTHDLR.*/</span> RBR),   <span class="comment">/* UART3 Rx           */</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    0,                              <span class="comment">/* SCT timer channel 1*/</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    (&amp;<a class="code" href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#gac213e0325a8e8a972bd2e0dd6ccf353c">LPC_SSP0</a>-&gt;DR),                <span class="comment">/* SSP0 Rx            */</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    (&amp;<a class="code" href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#ga4887dae88a015542b54639daf8ec5f61">LPC_I2S0</a>-&gt;TXFIFO),            <span class="comment">/* I2S0 Tx on channel 0 */</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    (&amp;<a class="code" href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#gac213e0325a8e8a972bd2e0dd6ccf353c">LPC_SSP0</a>-&gt;DR),                <span class="comment">/* SSP0 Tx            */</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    (&amp;<a class="code" href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#ga4887dae88a015542b54639daf8ec5f61">LPC_I2S0</a>-&gt;RXFIFO),            <span class="comment">/* I2S0 Rx on channel 1  */</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    (&amp;<a class="code" href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#ga09c4610ada1d9aa18913963cbd1a6e52">LPC_SSP1</a>-&gt;DR),                <span class="comment">/* SSP1 Rx            */</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    (&amp;<a class="code" href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#ga09c4610ada1d9aa18913963cbd1a6e52">LPC_SSP1</a>-&gt;DR),                <span class="comment">/* SSP1 Tx            */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    (&amp;<a class="code" href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#gabbf7aa3d208a94071e0315856398a6cd">LPC_ADC0</a>-&gt;GDR),               <span class="comment">/* ADC 0              */</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    (&amp;<a class="code" href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#gab6013140dd1f4ffdd1575ce747f8bb2b">LPC_ADC1</a>-&gt;GDR),               <span class="comment">/* ADC 1              */</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    (&amp;<a class="code" href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#ga5b94918e9ea326d84ab862a5d377903b">LPC_DAC</a>-&gt;CR),                 <span class="comment">/* DAC                */</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    (&amp;<a class="code" href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#ga9bb3d01c98234fe6e7d12d171fe283b2">LPC_I2S1</a>-&gt;TXFIFO),            <span class="comment">/* I2S1 Tx on channel 0 */</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    (&amp;<a class="code" href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#ga9bb3d01c98234fe6e7d12d171fe283b2">LPC_I2S1</a>-&gt;RXFIFO)             <span class="comment">/* I2S1 Rx on channel 1 */</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;};</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/*****************************************************************************</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"> * Public types/enumerations/variables</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"> ****************************************************************************/</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/*****************************************************************************</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"> * Private functions</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"> ****************************************************************************/</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">/* Control which set of peripherals is connected to the DMA controller */</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="gpdma__18xx__43xx_8c.html#aa7e76ac50258d361a03b980c1043df49">  151</a></span>&#160;<a class="code" href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a> uint8_t <a class="code" href="gpdma__18xx__43xx_8c.html#aa7e76ac50258d361a03b980c1043df49">configDMAMux</a>(uint32_t gpdma_peripheral_connection_number)</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;{</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    uint8_t <span class="keyword">function</span>, channel;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="keywordflow">switch</span> (gpdma_peripheral_connection_number) {</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga4be28419e516ded6affb01c411790f42">GPDMA_CONN_MAT0_0</a>:</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        <span class="keyword">function</span> = 0;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        channel = 1;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gae2c7927807bbdd634bc1529dc9bce524">GPDMA_CONN_UART0_Tx</a>:</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        <span class="keyword">function</span> = 1;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        channel = 1;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga87aa4ae7b9b68cc2c145d0ae6986edf2">GPDMA_CONN_MAT0_1</a>:</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        <span class="keyword">function</span> = 0;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        channel = 2;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga2cb76be0ac39a2b019135810039376aa">GPDMA_CONN_UART0_Rx</a>:</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        <span class="keyword">function</span> = 1;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        channel = 2;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gac6c7b9c39c1a03eb71f1f869b995cb1c">GPDMA_CONN_MAT1_0</a>:</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        <span class="keyword">function</span> = 0;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        channel = 3;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gaea5294ba355bbe1efed07d65718c7e83">GPDMA_CONN_UART1_Tx</a>:</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        <span class="keyword">function</span> = 1;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        channel = 3;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga8e1d14364364a15c61d47d644f1abed5">GPDMA_CONN_I2S1_Tx_Channel_0</a>:</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        <span class="keyword">function</span> = 2;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        channel = 3;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gaf0a360f1cd012b454bd28d89893e2121">GPDMA_CONN_MAT1_1</a>:</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        <span class="keyword">function</span> = 0;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        channel = 4;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gaf0eea043e066244910dbe7608de732b5">GPDMA_CONN_UART1_Rx</a>:</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        <span class="keyword">function</span> = 1;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        channel = 4;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga2c29873cef9813b13d69080c783ffc21">GPDMA_CONN_I2S1_Rx_Channel_1</a>:</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        <span class="keyword">function</span> = 2;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        channel =  4;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga72ce3c7080bb473643f64f00ca6d0d37">GPDMA_CONN_MAT2_0</a>:</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        <span class="keyword">function</span> = 0;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        channel = 5;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga884e268ae363efcde9c3d5e791145cb1">GPDMA_CONN_UART2_Tx</a>:</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        <span class="keyword">function</span> = 1;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        channel = 5;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga1fc900a69aeaf2ddadd72214650acc04">GPDMA_CONN_MAT2_1</a>:</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        <span class="keyword">function</span> = 0;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        channel = 6;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gacdfdf222b40acd9c57260c7b493cc3b5">GPDMA_CONN_UART2_Rx</a>:</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        <span class="keyword">function</span> = 1;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        channel = 6;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga15edb7c54b8ea2d2c8b0c2f762cc0ba6">GPDMA_CONN_MAT3_0</a>:</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        <span class="keyword">function</span> = 0;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        channel = 7;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gab3d5bed081680418d665767b721bcc75">GPDMA_CONN_UART3_Tx</a>:</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        <span class="keyword">function</span> = 1;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        channel = 7;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga12c736f56f0c09fdef50a6d177692158">GPDMA_CONN_SCT_0</a>:</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        <span class="keyword">function</span> = 2;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        channel = 7;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga222eda98e258b4b4f8ff61d5aa777276">GPDMA_CONN_MAT3_1</a>:</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        <span class="keyword">function</span> = 0;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        channel = 8;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga4c209fa5df563dc3b97333e34b24335d">GPDMA_CONN_UART3_Rx</a>:</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        <span class="keyword">function</span> = 1;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        channel = 8;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gac4e95b61a35b40087e9c705a69abc873">GPDMA_CONN_SCT_1</a>:</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        <span class="keyword">function</span> = 2;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        channel = 8;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga35a189ac8738430fd2f0e83147483b39">GPDMA_CONN_SSP0_Rx</a>:</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        <span class="keyword">function</span> = 0;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        channel = 9;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga1b6b56c58670486e2ffe6a0a70c5abce">GPDMA_CONN_I2S_Tx_Channel_0</a>:</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        <span class="keyword">function</span> = 1;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        channel = 9;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gab7a01050fe30674fa02bd3e9c1976819">GPDMA_CONN_SSP0_Tx</a>:</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        <span class="keyword">function</span> = 0;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        channel = 10;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga0f3092d809bf78f82500d312ad0e349a">GPDMA_CONN_I2S_Rx_Channel_1</a>:</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        <span class="keyword">function</span> = 1;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        channel = 10;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga092169323edc65111c38376bded8ace4">GPDMA_CONN_SSP1_Rx</a>:</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        <span class="keyword">function</span> = 0;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        channel = 11;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga05070551cd6af4e9a24775acfb5aacb5">GPDMA_CONN_SSP1_Tx</a>:</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        <span class="keyword">function</span> = 0;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        channel = 12;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gaef5ce2dc7d43ce417fa2fb0540045eee">GPDMA_CONN_ADC_0</a>:</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        <span class="keyword">function</span> = 0;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        channel = 13;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gacf1e0929b5098b0c53d0b41d95c2d7e8">GPDMA_CONN_ADC_1</a>:</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        <span class="keyword">function</span> = 0;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        channel = 14;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga70d1a4fd7a27ad318e4f4d30a3e8e78d">GPDMA_CONN_DAC</a>:</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        <span class="keyword">function</span> = 0;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        channel = 15;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;        <span class="keyword">function</span> = 3;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        channel = 15;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    }</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="comment">/* Set select function to dmamux register */</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="keywordflow">if</span> (0 != gpdma_peripheral_connection_number) {</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        uint32_t temp;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        temp = <a class="code" href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#gae0cf72a5b1a46bb8d426837a1d38804a">LPC_CREG</a>-&gt;DMAMUX &amp; (~(0x03 &lt;&lt; (2 * channel)));</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        <a class="code" href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#gae0cf72a5b1a46bb8d426837a1d38804a">LPC_CREG</a>-&gt;DMAMUX = temp | (<span class="keyword">function</span> &lt;&lt; (2 * channel));</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    }</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="keywordflow">return</span> channel;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;}</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="gpdma__18xx__43xx_8c.html#ad96f6ffab0df64a5166a3854ef7170c3">  315</a></span>&#160;uint32_t <a class="code" href="gpdma__18xx__43xx_8c.html#ad96f6ffab0df64a5166a3854ef7170c3">makeCtrlWord</a>(<span class="keyword">const</span> <a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html">GPDMA_CH_CFG_T</a> *GPDMAChannelConfig,</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                      uint32_t GPDMA_LUTPerBurstSrcConn,</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                      uint32_t GPDMA_LUTPerBurstDstConn,</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                      uint32_t GPDMA_LUTPerWidSrcConn,</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                      uint32_t GPDMA_LUTPerWidDstConn)</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;{</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    uint32_t ctrl_word = 0;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="keywordflow">switch</span> (GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a6c21f3fe48e5e23443a324f9a42a3886">TransferType</a>) {</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="comment">/* Memory to memory */</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2cb59b641cd840f22780c44be1208133ae5ff87adb4451f2a695c9d21c3c52c59">GPDMA_TRANSFERTYPE_M2M_CONTROLLER_DMA</a>:</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        ctrl_word = <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga0e3ee35f724f4ef0cc8e91dfaec761e4">GPDMA_DMACCxControl_TransferSize</a>(GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a5666efb9edb055974b590443ea45ed7b">TransferSize</a>)</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;                    | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga1f5c9d534965c6a89ea22ca3fa48d859">GPDMA_DMACCxControl_SBSize</a>((4UL))             </div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;                    | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga18c40b7931f0b6cfe8b81f9a982c0641">GPDMA_DMACCxControl_DBSize</a>((4UL))             </div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;                    | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga2ee63289c5e248a07ea901e233e1dd00">GPDMA_DMACCxControl_SWidth</a>(GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a7aff974420b56393365cc335015ba8df">TransferWidth</a>)</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;                    | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga67bb6ed286afe6d4091c0fcd8799b451">GPDMA_DMACCxControl_DWidth</a>(GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a7aff974420b56393365cc335015ba8df">TransferWidth</a>)</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;                    | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gaa9b006e86536835dfe6f7034ee25d12a">GPDMA_DMACCxControl_SI</a></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;                    | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gaddcec41c911bbd0911391e6195c1c040">GPDMA_DMACCxControl_DI</a></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;                    | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga6ef0b54b0190c139796679d6db1e6e19">GPDMA_DMACCxControl_I</a>;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2cb59b641cd840f22780c44be1208133a331474560497f41cfe921b0e55ce8722">GPDMA_TRANSFERTYPE_M2P_CONTROLLER_DMA</a>:</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2cb59b641cd840f22780c44be1208133a640177df7a3c696a9ccab9a09dcdbc0c">GPDMA_TRANSFERTYPE_M2P_CONTROLLER_PERIPHERAL</a>:</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        ctrl_word = <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga0e3ee35f724f4ef0cc8e91dfaec761e4">GPDMA_DMACCxControl_TransferSize</a>((uint32_t) GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a5666efb9edb055974b590443ea45ed7b">TransferSize</a>)</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;                    | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga1f5c9d534965c6a89ea22ca3fa48d859">GPDMA_DMACCxControl_SBSize</a>(GPDMA_LUTPerBurstDstConn)</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                    | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga18c40b7931f0b6cfe8b81f9a982c0641">GPDMA_DMACCxControl_DBSize</a>(GPDMA_LUTPerBurstDstConn)</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;                    | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga2ee63289c5e248a07ea901e233e1dd00">GPDMA_DMACCxControl_SWidth</a>(GPDMA_LUTPerWidDstConn)</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;                    | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga67bb6ed286afe6d4091c0fcd8799b451">GPDMA_DMACCxControl_DWidth</a>(GPDMA_LUTPerWidDstConn)</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                    | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gacd71734a295849633110d6c64edda70c">GPDMA_DMACCxControl_DestTransUseAHBMaster1</a></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;                    | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gaa9b006e86536835dfe6f7034ee25d12a">GPDMA_DMACCxControl_SI</a></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                    | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga6ef0b54b0190c139796679d6db1e6e19">GPDMA_DMACCxControl_I</a>;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2cb59b641cd840f22780c44be1208133aa2ae587fb924cb679f51250470927e34">GPDMA_TRANSFERTYPE_P2M_CONTROLLER_DMA</a>:</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2cb59b641cd840f22780c44be1208133aaeaf72b20cee326722ee7650405e2e43">GPDMA_TRANSFERTYPE_P2M_CONTROLLER_PERIPHERAL</a>:</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        ctrl_word = <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga0e3ee35f724f4ef0cc8e91dfaec761e4">GPDMA_DMACCxControl_TransferSize</a>((uint32_t) GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a5666efb9edb055974b590443ea45ed7b">TransferSize</a>)</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                    | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga1f5c9d534965c6a89ea22ca3fa48d859">GPDMA_DMACCxControl_SBSize</a>(GPDMA_LUTPerBurstSrcConn)</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;                    | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga18c40b7931f0b6cfe8b81f9a982c0641">GPDMA_DMACCxControl_DBSize</a>(GPDMA_LUTPerBurstSrcConn)</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;                    | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga2ee63289c5e248a07ea901e233e1dd00">GPDMA_DMACCxControl_SWidth</a>(GPDMA_LUTPerWidSrcConn)</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                    | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga67bb6ed286afe6d4091c0fcd8799b451">GPDMA_DMACCxControl_DWidth</a>(GPDMA_LUTPerWidSrcConn)</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                    | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga90b29a1b2c82b32d6e586d74cdd727b7">GPDMA_DMACCxControl_SrcTransUseAHBMaster1</a></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                    | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gaddcec41c911bbd0911391e6195c1c040">GPDMA_DMACCxControl_DI</a></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                    | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga6ef0b54b0190c139796679d6db1e6e19">GPDMA_DMACCxControl_I</a>;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2cb59b641cd840f22780c44be1208133a29ec59e967f3a1841002ef740552c1d5">GPDMA_TRANSFERTYPE_P2P_CONTROLLER_DMA</a>:</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2cb59b641cd840f22780c44be1208133a176e307292918213de220bdae957ad6d">GPDMA_TRANSFERTYPE_P2P_CONTROLLER_DestPERIPHERAL</a>:</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2cb59b641cd840f22780c44be1208133a4615bdb6a415ddc02f8eab20a700a17d">GPDMA_TRANSFERTYPE_P2P_CONTROLLER_SrcPERIPHERAL</a>:</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        ctrl_word = <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga0e3ee35f724f4ef0cc8e91dfaec761e4">GPDMA_DMACCxControl_TransferSize</a>((uint32_t) GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a5666efb9edb055974b590443ea45ed7b">TransferSize</a>)</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                    | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga1f5c9d534965c6a89ea22ca3fa48d859">GPDMA_DMACCxControl_SBSize</a>(GPDMA_LUTPerBurstSrcConn)</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                    | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga18c40b7931f0b6cfe8b81f9a982c0641">GPDMA_DMACCxControl_DBSize</a>(GPDMA_LUTPerBurstDstConn)</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;                    | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga2ee63289c5e248a07ea901e233e1dd00">GPDMA_DMACCxControl_SWidth</a>(GPDMA_LUTPerWidSrcConn)</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;                    | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga67bb6ed286afe6d4091c0fcd8799b451">GPDMA_DMACCxControl_DWidth</a>(GPDMA_LUTPerWidDstConn)</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;                    | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga90b29a1b2c82b32d6e586d74cdd727b7">GPDMA_DMACCxControl_SrcTransUseAHBMaster1</a></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;                    | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gacd71734a295849633110d6c64edda70c">GPDMA_DMACCxControl_DestTransUseAHBMaster1</a></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;                    | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga6ef0b54b0190c139796679d6db1e6e19">GPDMA_DMACCxControl_I</a>;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <span class="comment">/* Do not support any more transfer type, return ERROR */</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group___l_p_c___types___public___types.html#gga67a0db04d321a74b7e7fcfd3f1a3f70ba2fd6f336d08340583bd620a7f5694c90">ERROR</a>;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    }</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <span class="keywordflow">return</span> ctrl_word;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;}</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">/* Set up the DPDMA according to the specification configuration details */</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="gpdma__18xx__43xx_8c.html#a5f10b7d78a26cbb352cf755906906755">  382</a></span>&#160;<a class="code" href="group___l_p_c___types___public___types.html#ga67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a> <a class="code" href="gpdma__18xx__43xx_8c.html#a5f10b7d78a26cbb352cf755906906755">setupChannel</a>(<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html">LPC_GPDMA_T</a> *pGPDMA,</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;                    <a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html">GPDMA_CH_CFG_T</a> *GPDMAChannelConfig,</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;                    uint32_t CtrlWord,</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;                    uint32_t LinkListItem,</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                    uint8_t SrcPeripheral,</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;                    uint8_t DstPeripheral)</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;{</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <a class="code" href="struct_g_p_d_m_a___c_h___t.html">GPDMA_CH_T</a> *pDMAch;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <span class="keywordflow">if</span> (pGPDMA-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html#aa35d28a63f29b0e098d8e40dc294049a">ENBLDCHNS</a> &amp; ((((1UL &lt;&lt; (GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a9a37cb463108848cc37e79d230f34602">ChannelNum</a>)) &amp; 0xFF)))) {</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        <span class="comment">/* This channel is enabled, return ERROR, need to release this channel first */</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group___l_p_c___types___public___types.html#gga67a0db04d321a74b7e7fcfd3f1a3f70ba2fd6f336d08340583bd620a7f5694c90">ERROR</a>;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    }</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="comment">/* Get Channel pointer */</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    pDMAch = (<a class="code" href="struct_g_p_d_m_a___c_h___t.html">GPDMA_CH_T</a> *) &amp;(pGPDMA-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html#ab6b2ec077df490e64b10e7cb2bfeee10">CH</a>[GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a9a37cb463108848cc37e79d230f34602">ChannelNum</a>]);</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <span class="comment">/* Reset the Interrupt status */</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    pGPDMA-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html#a85a79ad19b52d9017a2fd7b15349a168">INTTCCLEAR</a> = (((1UL &lt;&lt; (GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a9a37cb463108848cc37e79d230f34602">ChannelNum</a>)) &amp; 0xFF));</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    pGPDMA-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html#ae278f6d236ca389e9aa9a8bcd68ba063">INTERRCLR</a> = (((1UL &lt;&lt; (GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a9a37cb463108848cc37e79d230f34602">ChannelNum</a>)) &amp; 0xFF));</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="comment">/* Assign Linker List Item value */</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    pDMAch-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___t.html#a240936dbac9f3a949572b3dd196bd83f">LLI</a> = LinkListItem;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="comment">/* Enable DMA channels, little endian */</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    pGPDMA-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html#a059b4997225adef9a773dca681a4b676">CONFIG</a> = <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga253822f2712564a42379a76d9447cde4">GPDMA_DMACConfig_E</a>;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <span class="keywordflow">while</span> (!(pGPDMA-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html#a059b4997225adef9a773dca681a4b676">CONFIG</a> &amp; <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga253822f2712564a42379a76d9447cde4">GPDMA_DMACConfig_E</a>)) {}</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    pDMAch-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___t.html#a734e1803144cdaa3cfab1507fa4f05d9">SRCADDR</a> = GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a53adde93dea1ba4ce81af0fd4bd3e66e">SrcAddr</a>;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    pDMAch-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___t.html#ab61baba3fc08a7ba4b0502d043ed6ccd">DESTADDR</a> = GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a6e67f866c02d9a27662c798bac0554b8">DstAddr</a>;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    <span class="comment">/* Configure DMA Channel, enable Error Counter and Terminate counter */</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    pDMAch-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___t.html#a4f74d11c01d0d3203ceeebd9db2a50a8">CONFIG</a> = <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga0fb4c3e9768c0a757b6ff25f77b75a26">GPDMA_DMACCxConfig_IE</a></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;                     | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gac7c379cbf11a214f436620e4f7a7ee2a">GPDMA_DMACCxConfig_ITC</a>       <span class="comment">/*| GPDMA_DMACCxConfig_E*/</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;                     | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga63bace54233ed2446a1b442b46243833">GPDMA_DMACCxConfig_TransferType</a>((uint32_t) GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a6c21f3fe48e5e23443a324f9a42a3886">TransferType</a>)</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;                     | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gaccb73c66c5349ec79a3f332d77554f0c">GPDMA_DMACCxConfig_SrcPeripheral</a>(SrcPeripheral)</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;                     | <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga3b65fa1394d8c93789dd249c4e8a7568">GPDMA_DMACCxConfig_DestPeripheral</a>(DstPeripheral);</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    pDMAch-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___t.html#a7b2997d55e2bbe71c2f99d5879ca75c3">CONTROL</a> = CtrlWord;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group___l_p_c___types___public___types.html#gga67a0db04d321a74b7e7fcfd3f1a3f70bac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;}</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">/*****************************************************************************</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment"> * Public functions</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment"> ****************************************************************************/</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">/* Initialize the GPDMA */</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga21c99277e4579af4be9d9311a03b5542">  430</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga21c99277e4579af4be9d9311a03b5542">Chip_GPDMA_Init</a>(<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html">LPC_GPDMA_T</a> *pGPDMA)</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;{</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    uint8_t i;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#gadfa0a46d347a3174c7f67edbaf3a66f8">Chip_Clock_EnableOpts</a>(<a class="code" href="chip__clocks_8h.html#a500a6084ba2d6361fa16b75205a8a513a74e0fed5745feac0fe7d00def82d08dc">CLK_MX_DMA</a>, <span class="keyword">true</span>, <span class="keyword">true</span>, 1);</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    <span class="comment">/* Reset all channel configuration register */</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <span class="keywordflow">for</span> (i = 8; i &gt; 0; i--) {</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        pGPDMA-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html#ab6b2ec077df490e64b10e7cb2bfeee10">CH</a>[i - 1].<a class="code" href="struct_g_p_d_m_a___c_h___t.html#a4f74d11c01d0d3203ceeebd9db2a50a8">CONFIG</a> = 0;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    }</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    <span class="comment">/* Clear all DMA interrupt and error flag */</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    pGPDMA-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html#a85a79ad19b52d9017a2fd7b15349a168">INTTCCLEAR</a> = 0xFF;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    pGPDMA-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html#ae278f6d236ca389e9aa9a8bcd68ba063">INTERRCLR</a> = 0xFF;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <span class="comment">/* Reset all channels are free */</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <span class="keywordflow">for</span> (i = 0; i &lt; <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gaf7c43b3d13c91c30ddf67e479966d5cd">GPDMA_NUMBER_CHANNELS</a>; i++) {</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;        ChannelHandlerArray[i].<a class="code" href="struct_d_m_a___channel_handle__t.html#ae776f1fa849f377ff64ffe9b8522105f">ChannelStatus</a> = <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    }</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;}</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">/* Shutdown the GPDMA */</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga673cc6cab2ad87185f5f5d0ff8424075">  452</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga673cc6cab2ad87185f5f5d0ff8424075">Chip_GPDMA_DeInit</a>(<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html">LPC_GPDMA_T</a> *pGPDMA)</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;{</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <a class="code" href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga847e7bcd709e030752213380e78039ec">Chip_Clock_Disable</a>(<a class="code" href="chip__clocks_8h.html#a500a6084ba2d6361fa16b75205a8a513a74e0fed5745feac0fe7d00def82d08dc">CLK_MX_DMA</a>);</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;}</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">/* Stop a stream DMA transfer */</span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gafa887387f85205ecacc3220700b49d0d">  458</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gafa887387f85205ecacc3220700b49d0d">Chip_GPDMA_Stop</a>(<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html">LPC_GPDMA_T</a> *pGPDMA,</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;                     uint8_t ChannelNum)</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;{</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gae93a1b9cb8ee1a04176ce51a9a4ad073">Chip_GPDMA_ChannelCmd</a>(pGPDMA, (ChannelNum), <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga06fdae68a49436b9a02d42ad85782ff4">Chip_GPDMA_IntGetStatus</a>(pGPDMA, <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2f4aa97bd0ffa5046c8e2b17028d99ccac093908914ed40148e81169fc15df2f7">GPDMA_STAT_INTTC</a>, ChannelNum)) {</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        <span class="comment">/* Clear terminate counter Interrupt pending */</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga94c9bdb806ce700f0c04deeec0da142e">Chip_GPDMA_ClearIntPending</a>(pGPDMA, <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ggabbb281ef4b818f2e60167cf766f94fdba9a0c8256eb0f656d56f065914219c96c">GPDMA_STATCLR_INTTC</a>, ChannelNum);</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    }</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga06fdae68a49436b9a02d42ad85782ff4">Chip_GPDMA_IntGetStatus</a>(pGPDMA, <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2f4aa97bd0ffa5046c8e2b17028d99ccaee7927c433e007f270c365bcca865706">GPDMA_STAT_INTERR</a>, ChannelNum)) {</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;        <span class="comment">/* Clear terminate counter Interrupt pending */</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga94c9bdb806ce700f0c04deeec0da142e">Chip_GPDMA_ClearIntPending</a>(pGPDMA, <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ggabbb281ef4b818f2e60167cf766f94fdbaf6e975b9dfa7d659d18a377c7873b92a">GPDMA_STATCLR_INTERR</a>, ChannelNum);</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    }</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    ChannelHandlerArray[ChannelNum].<a class="code" href="struct_d_m_a___channel_handle__t.html#ae776f1fa849f377ff64ffe9b8522105f">ChannelStatus</a> = <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;}</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">/* The GPDMA stream interrupt status checking */</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga986bb4a0d10a05ff6284fff871fb86c6">  474</a></span>&#160;<a class="code" href="group___l_p_c___types___public___types.html#ga67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga986bb4a0d10a05ff6284fff871fb86c6">Chip_GPDMA_Interrupt</a>(<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html">LPC_GPDMA_T</a> *pGPDMA,</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;                            uint8_t ChannelNum)</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;{</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga06fdae68a49436b9a02d42ad85782ff4">Chip_GPDMA_IntGetStatus</a>(pGPDMA, <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2f4aa97bd0ffa5046c8e2b17028d99ccaf89b610470a940617af6bef4f4451aa9">GPDMA_STAT_INT</a>, ChannelNum)) {</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        <span class="comment">/* Check counter terminal status */</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga06fdae68a49436b9a02d42ad85782ff4">Chip_GPDMA_IntGetStatus</a>(pGPDMA, <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2f4aa97bd0ffa5046c8e2b17028d99ccac093908914ed40148e81169fc15df2f7">GPDMA_STAT_INTTC</a>, ChannelNum)) {</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;            <span class="comment">/* Clear terminate counter Interrupt pending */</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;            <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga94c9bdb806ce700f0c04deeec0da142e">Chip_GPDMA_ClearIntPending</a>(pGPDMA, <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ggabbb281ef4b818f2e60167cf766f94fdba9a0c8256eb0f656d56f065914219c96c">GPDMA_STATCLR_INTTC</a>, ChannelNum);</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="group___l_p_c___types___public___types.html#gga67a0db04d321a74b7e7fcfd3f1a3f70bac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;        }</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        <span class="comment">/* Check error terminal status */</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga06fdae68a49436b9a02d42ad85782ff4">Chip_GPDMA_IntGetStatus</a>(pGPDMA, <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2f4aa97bd0ffa5046c8e2b17028d99ccaee7927c433e007f270c365bcca865706">GPDMA_STAT_INTERR</a>, ChannelNum)) {</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;            <span class="comment">/* Clear error counter Interrupt pending */</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;            <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga94c9bdb806ce700f0c04deeec0da142e">Chip_GPDMA_ClearIntPending</a>(pGPDMA, <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ggabbb281ef4b818f2e60167cf766f94fdbaf6e975b9dfa7d659d18a377c7873b92a">GPDMA_STATCLR_INTERR</a>, ChannelNum);</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="group___l_p_c___types___public___types.html#gga67a0db04d321a74b7e7fcfd3f1a3f70ba2fd6f336d08340583bd620a7f5694c90">ERROR</a>;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;        }</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    }</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group___l_p_c___types___public___types.html#gga67a0db04d321a74b7e7fcfd3f1a3f70ba2fd6f336d08340583bd620a7f5694c90">ERROR</a>;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;}</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gac32ac477dbee2d3be93ca90b30db856c">  496</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gac32ac477dbee2d3be93ca90b30db856c">Chip_GPDMA_InitChannelCfg</a>(<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html">LPC_GPDMA_T</a> *pGPDMA,</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;                              <a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html">GPDMA_CH_CFG_T</a> *GPDMACfg,</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                              uint8_t  ChannelNum,</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;                              uint32_t src,</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                              uint32_t dst,</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                              uint32_t Size,</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                              <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga2cb59b641cd840f22780c44be1208133">GPDMA_FLOW_CONTROL_T</a> TransferType)</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;{</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <span class="keywordtype">int</span> rval = -1;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    GPDMACfg-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a9a37cb463108848cc37e79d230f34602">ChannelNum</a> = ChannelNum;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    GPDMACfg-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a6c21f3fe48e5e23443a324f9a42a3886">TransferType</a> = TransferType;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    GPDMACfg-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a5666efb9edb055974b590443ea45ed7b">TransferSize</a> = Size;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <span class="keywordflow">switch</span> (TransferType) {</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2cb59b641cd840f22780c44be1208133ae5ff87adb4451f2a695c9d21c3c52c59">GPDMA_TRANSFERTYPE_M2M_CONTROLLER_DMA</a>:</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;        GPDMACfg-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a53adde93dea1ba4ce81af0fd4bd3e66e">SrcAddr</a> = (uint32_t) src;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;        GPDMACfg-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a6e67f866c02d9a27662c798bac0554b8">DstAddr</a> = (uint32_t) dst;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;        rval = 3;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;        GPDMACfg-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a7aff974420b56393365cc335015ba8df">TransferWidth</a> = <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gad611897f330a6ec01b0699b244b132bb">GPDMA_WIDTH_WORD</a>;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;        GPDMACfg-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a5666efb9edb055974b590443ea45ed7b">TransferSize</a> = Size / 4;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2cb59b641cd840f22780c44be1208133a331474560497f41cfe921b0e55ce8722">GPDMA_TRANSFERTYPE_M2P_CONTROLLER_DMA</a>:</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2cb59b641cd840f22780c44be1208133a640177df7a3c696a9ccab9a09dcdbc0c">GPDMA_TRANSFERTYPE_M2P_CONTROLLER_PERIPHERAL</a>:</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;        GPDMACfg-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a53adde93dea1ba4ce81af0fd4bd3e66e">SrcAddr</a> = (uint32_t) src;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;        rval = 1;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;        GPDMACfg-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a6e67f866c02d9a27662c798bac0554b8">DstAddr</a> = (uint32_t) GPDMA_LUTPerAddr[dst];</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2cb59b641cd840f22780c44be1208133aa2ae587fb924cb679f51250470927e34">GPDMA_TRANSFERTYPE_P2M_CONTROLLER_DMA</a>:</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2cb59b641cd840f22780c44be1208133aaeaf72b20cee326722ee7650405e2e43">GPDMA_TRANSFERTYPE_P2M_CONTROLLER_PERIPHERAL</a>:</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;        GPDMACfg-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a53adde93dea1ba4ce81af0fd4bd3e66e">SrcAddr</a> = (uint32_t) GPDMA_LUTPerAddr[src];</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;        GPDMACfg-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a6e67f866c02d9a27662c798bac0554b8">DstAddr</a> = (uint32_t) dst;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;        rval = 2;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2cb59b641cd840f22780c44be1208133a29ec59e967f3a1841002ef740552c1d5">GPDMA_TRANSFERTYPE_P2P_CONTROLLER_DMA</a>:</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2cb59b641cd840f22780c44be1208133a176e307292918213de220bdae957ad6d">GPDMA_TRANSFERTYPE_P2P_CONTROLLER_DestPERIPHERAL</a>:</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2cb59b641cd840f22780c44be1208133a4615bdb6a415ddc02f8eab20a700a17d">GPDMA_TRANSFERTYPE_P2P_CONTROLLER_SrcPERIPHERAL</a>:</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;        GPDMACfg-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a53adde93dea1ba4ce81af0fd4bd3e66e">SrcAddr</a> = (uint32_t) GPDMA_LUTPerAddr[src];</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;        GPDMACfg-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a6e67f866c02d9a27662c798bac0554b8">DstAddr</a> = (uint32_t) GPDMA_LUTPerAddr[dst];</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;        rval = 0;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    }</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    <span class="keywordflow">return</span> rval;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;}</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">/* Read the status from different registers according to the type */</span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga06fdae68a49436b9a02d42ad85782ff4">  547</a></span>&#160;<a class="code" href="group___l_p_c___types___public___types.html#gab7d263072f745b4f3913fb0afc434c4e">IntStatus</a> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga06fdae68a49436b9a02d42ad85782ff4">Chip_GPDMA_IntGetStatus</a>(<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html">LPC_GPDMA_T</a> *pGPDMA, <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga2f4aa97bd0ffa5046c8e2b17028d99cc">GPDMA_STATUS_T</a> type, uint8_t channel)</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;{</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <span class="keywordflow">switch</span> (type) {</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2f4aa97bd0ffa5046c8e2b17028d99ccaf89b610470a940617af6bef4f4451aa9">GPDMA_STAT_INT</a>:<span class="comment">/* check status of DMA channel interrupts */</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="group___l_p_c___types___public___types.html#gab7d263072f745b4f3913fb0afc434c4e">IntStatus</a>) (pGPDMA-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html#a744123eb8ee989a3c80570160cd0b91b">INTSTAT</a> &amp; (((1UL &lt;&lt; channel) &amp; 0xFF)));</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2f4aa97bd0ffa5046c8e2b17028d99ccac093908914ed40148e81169fc15df2f7">GPDMA_STAT_INTTC</a>:  <span class="comment">/* check terminal count interrupt request status for DMA */</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="group___l_p_c___types___public___types.html#gab7d263072f745b4f3913fb0afc434c4e">IntStatus</a>) (pGPDMA-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html#a2ca8f15773342988a28ba333cf73c380">INTTCSTAT</a> &amp; (((1UL &lt;&lt; channel) &amp; 0xFF)));</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2f4aa97bd0ffa5046c8e2b17028d99ccaee7927c433e007f270c365bcca865706">GPDMA_STAT_INTERR</a>: <span class="comment">/* check interrupt status for DMA channels */</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="group___l_p_c___types___public___types.html#gab7d263072f745b4f3913fb0afc434c4e">IntStatus</a>) (pGPDMA-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html#a6d563f8fa43b98a42090d51698735727">INTERRSTAT</a> &amp; (((1UL &lt;&lt; channel) &amp; 0xFF)));</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2f4aa97bd0ffa5046c8e2b17028d99cca4a74b1bc907fbbdbf9dfb05222f0b513">GPDMA_STAT_RAWINTTC</a>:   <span class="comment">/* check status of the terminal count interrupt for DMA channels */</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="group___l_p_c___types___public___types.html#gab7d263072f745b4f3913fb0afc434c4e">IntStatus</a>) (pGPDMA-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html#a215d6f79819ceb03fd00ecae1324a7c8">RAWINTTCSTAT</a> &amp; (((1UL &lt;&lt; channel) &amp; 0xFF)));</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2f4aa97bd0ffa5046c8e2b17028d99ccad547775dc5510034932bf1597931e899">GPDMA_STAT_RAWINTERR</a>:  <span class="comment">/* check status of the error interrupt for DMA channels */</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="group___l_p_c___types___public___types.html#gab7d263072f745b4f3913fb0afc434c4e">IntStatus</a>) (pGPDMA-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html#ae4bf6971c867a0892da2cf449c341122">RAWINTERRSTAT</a> &amp; (((1UL &lt;&lt; channel) &amp; 0xFF)));</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    <span class="keywordflow">default</span>:<span class="comment">/* check enable status for DMA channels */</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;        <span class="keywordflow">return</span> (<a class="code" href="group___l_p_c___types___public___types.html#gab7d263072f745b4f3913fb0afc434c4e">IntStatus</a>) (pGPDMA-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html#aa35d28a63f29b0e098d8e40dc294049a">ENBLDCHNS</a> &amp; (((1UL &lt;&lt; channel) &amp; 0xFF)));</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    }</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;}</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">/* Clear the Interrupt Flag from different registers according to the type */</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga94c9bdb806ce700f0c04deeec0da142e">  574</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga94c9bdb806ce700f0c04deeec0da142e">Chip_GPDMA_ClearIntPending</a>(<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html">LPC_GPDMA_T</a> *pGPDMA, <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gabbb281ef4b818f2e60167cf766f94fdb">GPDMA_STATECLEAR_T</a> type, uint8_t channel)</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;{</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    <span class="keywordflow">if</span> (type == <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ggabbb281ef4b818f2e60167cf766f94fdba9a0c8256eb0f656d56f065914219c96c">GPDMA_STATCLR_INTTC</a>) {</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;        <span class="comment">/* clears the terminal count interrupt request on DMA channel */</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;        pGPDMA-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html#a85a79ad19b52d9017a2fd7b15349a168">INTTCCLEAR</a> = (((1UL &lt;&lt; (channel)) &amp; 0xFF));</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    }</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;        <span class="comment">/* clear the error interrupt request */</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;        pGPDMA-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html#ae278f6d236ca389e9aa9a8bcd68ba063">INTERRCLR</a> = (((1UL &lt;&lt; (channel)) &amp; 0xFF));</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    }</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;}</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">/* Enable or Disable the GPDMA Channel */</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gae93a1b9cb8ee1a04176ce51a9a4ad073">  587</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gae93a1b9cb8ee1a04176ce51a9a4ad073">Chip_GPDMA_ChannelCmd</a>(<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html">LPC_GPDMA_T</a> *pGPDMA, uint8_t channelNum, <a class="code" href="group___l_p_c___types___public___types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;{</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    <a class="code" href="struct_g_p_d_m_a___c_h___t.html">GPDMA_CH_T</a> *pDMAch;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    <span class="comment">/* Get Channel pointer */</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    pDMAch = (<a class="code" href="struct_g_p_d_m_a___c_h___t.html">GPDMA_CH_T</a> *) &amp;(pGPDMA-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html#ab6b2ec077df490e64b10e7cb2bfeee10">CH</a>[channelNum]);</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    <span class="keywordflow">if</span> (NewState == <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>) {</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;        pDMAch-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___t.html#a4f74d11c01d0d3203ceeebd9db2a50a8">CONFIG</a> |= <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga1c7608bb37d512277e42672ee4e785a5">GPDMA_DMACCxConfig_E</a>;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    }</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;        pDMAch-&gt;<a class="code" href="struct_g_p_d_m_a___c_h___t.html#a4f74d11c01d0d3203ceeebd9db2a50a8">CONFIG</a> &amp;= ~<a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga1c7608bb37d512277e42672ee4e785a5">GPDMA_DMACCxConfig_E</a>;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    }</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;}</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">/* Do a DMA transfer M2M, M2P,P2M or P2P */</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga53a4dbf10ce59c17b0dd2284fa635580">  603</a></span>&#160;<a class="code" href="group___l_p_c___types___public___types.html#ga67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga53a4dbf10ce59c17b0dd2284fa635580">Chip_GPDMA_Transfer</a>(<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html">LPC_GPDMA_T</a> *pGPDMA,</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;                           uint8_t ChannelNum,</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;                           uint32_t src,</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;                           uint32_t dst,</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;                           <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga2cb59b641cd840f22780c44be1208133">GPDMA_FLOW_CONTROL_T</a> TransferType,</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;                           uint32_t Size)</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;{</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    <a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html">GPDMA_CH_CFG_T</a> GPDMACfg;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    uint8_t SrcPeripheral = 0, DstPeripheral = 0;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    uint32_t cwrd;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <span class="keywordtype">int</span> ret;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    ret = <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gac32ac477dbee2d3be93ca90b30db856c">Chip_GPDMA_InitChannelCfg</a>(pGPDMA, &amp;GPDMACfg, ChannelNum, src, dst, Size, TransferType);</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <span class="keywordflow">if</span> (ret &lt; 0) {</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group___l_p_c___types___public___types.html#gga67a0db04d321a74b7e7fcfd3f1a3f70ba2fd6f336d08340583bd620a7f5694c90">ERROR</a>;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    }</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    <span class="comment">/* Adjust src/dst index if they are memory */</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    <span class="keywordflow">if</span> (ret &amp; 1) {</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;        src = 0;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    }</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;        SrcPeripheral = <a class="code" href="gpdma__18xx__43xx_8c.html#aa7e76ac50258d361a03b980c1043df49">configDMAMux</a>(src);</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    }</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    <span class="keywordflow">if</span> (ret &amp; 2) {</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;        dst = 0;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    }</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;        DstPeripheral = <a class="code" href="gpdma__18xx__43xx_8c.html#aa7e76ac50258d361a03b980c1043df49">configDMAMux</a>(dst);</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    }</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    cwrd = <a class="code" href="gpdma__18xx__43xx_8c.html#ad96f6ffab0df64a5166a3854ef7170c3">makeCtrlWord</a>(&amp;GPDMACfg,</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;                        (uint32_t) GPDMA_LUTPerBurst[src],</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;                        (uint32_t) GPDMA_LUTPerBurst[dst],</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;                        (uint32_t) GPDMA_LUTPerWid[src],</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;                        (uint32_t) GPDMA_LUTPerWid[dst]);</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="gpdma__18xx__43xx_8c.html#a5f10b7d78a26cbb352cf755906906755">setupChannel</a>(pGPDMA, &amp;GPDMACfg, cwrd, 0, SrcPeripheral, DstPeripheral) == <a class="code" href="group___l_p_c___types___public___types.html#gga67a0db04d321a74b7e7fcfd3f1a3f70ba2fd6f336d08340583bd620a7f5694c90">ERROR</a>) {</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group___l_p_c___types___public___types.html#gga67a0db04d321a74b7e7fcfd3f1a3f70ba2fd6f336d08340583bd620a7f5694c90">ERROR</a>;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    }</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    <span class="comment">/* Start the Channel */</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gae93a1b9cb8ee1a04176ce51a9a4ad073">Chip_GPDMA_ChannelCmd</a>(pGPDMA, ChannelNum, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group___l_p_c___types___public___types.html#gga67a0db04d321a74b7e7fcfd3f1a3f70bac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;}</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga8605c52de33b7a8977eadaa480f5807c">  649</a></span>&#160;<a class="code" href="group___l_p_c___types___public___types.html#ga67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga8605c52de33b7a8977eadaa480f5807c">Chip_GPDMA_PrepareDescriptor</a>(<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html">LPC_GPDMA_T</a> *pGPDMA,</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;                                    <a class="code" href="struct_d_m_a___transfer_descriptor.html">DMA_TransferDescriptor_t</a> *DMADescriptor,</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;                                    uint32_t src,</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;                                    uint32_t dst,</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;                                    uint32_t Size,</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;                                    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga2cb59b641cd840f22780c44be1208133">GPDMA_FLOW_CONTROL_T</a> TransferType,</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="struct_d_m_a___transfer_descriptor.html">DMA_TransferDescriptor_t</a> *NextDescriptor)</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;{</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    <span class="keywordtype">int</span> ret;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    <a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html">GPDMA_CH_CFG_T</a> GPDMACfg;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    ret = <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gac32ac477dbee2d3be93ca90b30db856c">Chip_GPDMA_InitChannelCfg</a>(pGPDMA, &amp;GPDMACfg, 0, src, dst, Size, TransferType);</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    <span class="keywordflow">if</span> (ret &lt; 0) {</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group___l_p_c___types___public___types.html#gga67a0db04d321a74b7e7fcfd3f1a3f70ba2fd6f336d08340583bd620a7f5694c90">ERROR</a>;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    }</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    <span class="comment">/* Adjust src/dst index if they are memory */</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    <span class="keywordflow">if</span> (ret &amp; 1) {</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;        src = 0;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    }</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    <span class="keywordflow">if</span> (ret &amp; 2) {</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;        dst = 0;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    }</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    DMADescriptor-&gt;<a class="code" href="struct_d_m_a___transfer_descriptor.html#a03862efce0e0845dce0cd47e51ed038f">src</a>  = GPDMACfg.<a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a53adde93dea1ba4ce81af0fd4bd3e66e">SrcAddr</a>;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    DMADescriptor-&gt;<a class="code" href="struct_d_m_a___transfer_descriptor.html#a661ff33fa31f405b89905f385299e271">dst</a>  = GPDMACfg.<a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a6e67f866c02d9a27662c798bac0554b8">DstAddr</a>;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    DMADescriptor-&gt;<a class="code" href="struct_d_m_a___transfer_descriptor.html#ad53035ccb28664c56800a73bb20a7c79">lli</a>  = (uint32_t) NextDescriptor;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    DMADescriptor-&gt;<a class="code" href="struct_d_m_a___transfer_descriptor.html#a6b9f6124eb0961c8ccea5c455d135e60">ctrl</a> = <a class="code" href="gpdma__18xx__43xx_8c.html#ad96f6ffab0df64a5166a3854ef7170c3">makeCtrlWord</a>(&amp;GPDMACfg,</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;                                       (uint32_t) GPDMA_LUTPerBurst[src],</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;                                       (uint32_t) GPDMA_LUTPerBurst[dst],</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;                                       (uint32_t) GPDMA_LUTPerWid[src],</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;                                       (uint32_t) GPDMA_LUTPerWid[dst]);</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    <span class="comment">/* By default set interrupt only for last transfer */</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    <span class="keywordflow">if</span> (NextDescriptor) {</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;        DMADescriptor-&gt;<a class="code" href="struct_d_m_a___transfer_descriptor.html#a6b9f6124eb0961c8ccea5c455d135e60">ctrl</a> &amp;= ~<a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga6ef0b54b0190c139796679d6db1e6e19">GPDMA_DMACCxControl_I</a>;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    }</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group___l_p_c___types___public___types.html#gga67a0db04d321a74b7e7fcfd3f1a3f70bac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;}</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">/* Do a DMA scatter-gather transfer M2M, M2P,P2M or P2P using DMA descriptors */</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga6a2f7c7238f4288cb73baec79c3e38a7">  692</a></span>&#160;<a class="code" href="group___l_p_c___types___public___types.html#ga67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a> <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga6a2f7c7238f4288cb73baec79c3e38a7">Chip_GPDMA_SGTransfer</a>(<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html">LPC_GPDMA_T</a> *pGPDMA,</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;                             uint8_t ChannelNum,</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;                             <span class="keyword">const</span> <a class="code" href="struct_d_m_a___transfer_descriptor.html">DMA_TransferDescriptor_t</a> *DMADescriptor,</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;                             <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga2cb59b641cd840f22780c44be1208133">GPDMA_FLOW_CONTROL_T</a> TransferType)</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;{</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    <span class="keyword">const</span> <a class="code" href="struct_d_m_a___transfer_descriptor.html">DMA_TransferDescriptor_t</a> *dsc = DMADescriptor;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    <a class="code" href="struct_g_p_d_m_a___c_h___c_f_g___t.html">GPDMA_CH_CFG_T</a> GPDMACfg;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    uint8_t SrcPeripheral = 0, DstPeripheral = 0;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    uint32_t src = DMADescriptor-&gt;<a class="code" href="struct_d_m_a___transfer_descriptor.html#a03862efce0e0845dce0cd47e51ed038f">src</a>, dst = DMADescriptor-&gt;<a class="code" href="struct_d_m_a___transfer_descriptor.html#a661ff33fa31f405b89905f385299e271">dst</a>;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    <span class="keywordtype">int</span> ret;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    ret = <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gac32ac477dbee2d3be93ca90b30db856c">Chip_GPDMA_InitChannelCfg</a>(pGPDMA, &amp;GPDMACfg, ChannelNum, src, dst, 0, TransferType);</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <span class="keywordflow">if</span> (ret &lt; 0) {</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group___l_p_c___types___public___types.html#gga67a0db04d321a74b7e7fcfd3f1a3f70ba2fd6f336d08340583bd620a7f5694c90">ERROR</a>;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    }</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    <span class="comment">/* Adjust src/dst index if they are memory */</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    <span class="keywordflow">if</span> (ret &amp; 1) {</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;        src = 0;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    }</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;        SrcPeripheral = <a class="code" href="gpdma__18xx__43xx_8c.html#aa7e76ac50258d361a03b980c1043df49">configDMAMux</a>(src);</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    }</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <span class="keywordflow">if</span> (ret &amp; 2) {</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;        dst = 0;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    }</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;        DstPeripheral = <a class="code" href="gpdma__18xx__43xx_8c.html#aa7e76ac50258d361a03b980c1043df49">configDMAMux</a>(dst);</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    }</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="gpdma__18xx__43xx_8c.html#a5f10b7d78a26cbb352cf755906906755">setupChannel</a>(pGPDMA, &amp;GPDMACfg, dsc-&gt;<a class="code" href="struct_d_m_a___transfer_descriptor.html#a6b9f6124eb0961c8ccea5c455d135e60">ctrl</a>, dsc-&gt;<a class="code" href="struct_d_m_a___transfer_descriptor.html#ad53035ccb28664c56800a73bb20a7c79">lli</a>, SrcPeripheral, DstPeripheral) == <a class="code" href="group___l_p_c___types___public___types.html#gga67a0db04d321a74b7e7fcfd3f1a3f70ba2fd6f336d08340583bd620a7f5694c90">ERROR</a>) {</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group___l_p_c___types___public___types.html#gga67a0db04d321a74b7e7fcfd3f1a3f70ba2fd6f336d08340583bd620a7f5694c90">ERROR</a>;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    }</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    <span class="comment">/* Start the Channel */</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gae93a1b9cb8ee1a04176ce51a9a4ad073">Chip_GPDMA_ChannelCmd</a>(pGPDMA, ChannelNum, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group___l_p_c___types___public___types.html#gga67a0db04d321a74b7e7fcfd3f1a3f70bac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;}</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment">/* Get a free GPDMA channel for one DMA connection */</span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga55ff3d61ec382dbec4775bed2db2cde2">  733</a></span>&#160;uint8_t <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga55ff3d61ec382dbec4775bed2db2cde2">Chip_GPDMA_GetFreeChannel</a>(<a class="code" href="struct_l_p_c___g_p_d_m_a___t.html">LPC_GPDMA_T</a> *pGPDMA,</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;                                  uint32_t PeripheralConnection_ID)</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;{</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    uint8_t temp = 0;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    <span class="keywordflow">for</span> (temp = 0; temp &lt; <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gaf7c43b3d13c91c30ddf67e479966d5cd">GPDMA_NUMBER_CHANNELS</a>; temp++) {</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga06fdae68a49436b9a02d42ad85782ff4">Chip_GPDMA_IntGetStatus</a>(pGPDMA, <a class="code" href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2f4aa97bd0ffa5046c8e2b17028d99cca711d88f645a203338f297a286b912767">GPDMA_STAT_ENABLED_CH</a>,</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;                                     temp) &amp;&amp; (ChannelHandlerArray[temp].ChannelStatus == <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)) {</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;            ChannelHandlerArray[temp].<a class="code" href="struct_d_m_a___channel_handle__t.html#ae776f1fa849f377ff64ffe9b8522105f">ChannelStatus</a> = <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;            <span class="keywordflow">return</span> temp;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;        }</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    }</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;}</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div><div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gga2cb59b641cd840f22780c44be1208133ae5ff87adb4451f2a695c9d21c3c52c59"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2cb59b641cd840f22780c44be1208133ae5ff87adb4451f2a695c9d21c3c52c59">GPDMA_TRANSFERTYPE_M2M_CONTROLLER_DMA</a></div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00144">gpdma_18xx_43xx.h:144</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gad611897f330a6ec01b0699b244b132bb"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gad611897f330a6ec01b0699b244b132bb">GPDMA_WIDTH_WORD</a></div><div class="ttdeci">#define GPDMA_WIDTH_WORD</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00228">gpdma_18xx_43xx.h:228</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gac7c379cbf11a214f436620e4f7a7ee2a"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gac7c379cbf11a214f436620e4f7a7ee2a">GPDMA_DMACCxConfig_ITC</a></div><div class="ttdeci">#define GPDMA_DMACCxConfig_ITC</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00115">gpdma_18xx_43xx.h:115</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gac32ac477dbee2d3be93ca90b30db856c"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gac32ac477dbee2d3be93ca90b30db856c">Chip_GPDMA_InitChannelCfg</a></div><div class="ttdeci">int Chip_GPDMA_InitChannelCfg(LPC_GPDMA_T *pGPDMA, GPDMA_CH_CFG_T *GPDMACfg, uint8_t ChannelNum, uint32_t src, uint32_t dst, uint32_t Size, GPDMA_FLOW_CONTROL_T TransferType)</div><div class="ttdoc">Initialize channel configuration strucutre. </div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8c_source.html#l00496">gpdma_18xx_43xx.c:496</a></div></div>
<div class="ttc" id="group___p_e_r_i_p_h__18_x_x___b_a_s_e_html_gab6013140dd1f4ffdd1575ce747f8bb2b"><div class="ttname"><a href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#gab6013140dd1f4ffdd1575ce747f8bb2b">LPC_ADC1</a></div><div class="ttdeci">#define LPC_ADC1</div><div class="ttdef"><b>Definition:</b> <a href="chip__lpc18xx_8h_source.html#l00155">chip_lpc18xx.h:155</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga253822f2712564a42379a76d9447cde4"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga253822f2712564a42379a76d9447cde4">GPDMA_DMACConfig_E</a></div><div class="ttdeci">#define GPDMA_DMACConfig_E</div><div class="ttdoc">Macro defines for DMA Configuration register. </div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00103">gpdma_18xx_43xx.h:103</a></div></div>
<div class="ttc" id="group___p_e_r_i_p_h__18_x_x___b_a_s_e_html_gab34ae64ea250497b5148b7ffb61d04f5"><div class="ttname"><a href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#gab34ae64ea250497b5148b7ffb61d04f5">LPC_TIMER3</a></div><div class="ttdeci">#define LPC_TIMER3</div><div class="ttdef"><b>Definition:</b> <a href="chip__lpc18xx_8h_source.html#l00139">chip_lpc18xx.h:139</a></div></div>
<div class="ttc" id="gpdma__18xx__43xx_8c_html_ad96f6ffab0df64a5166a3854ef7170c3"><div class="ttname"><a href="gpdma__18xx__43xx_8c.html#ad96f6ffab0df64a5166a3854ef7170c3">makeCtrlWord</a></div><div class="ttdeci">uint32_t makeCtrlWord(const GPDMA_CH_CFG_T *GPDMAChannelConfig, uint32_t GPDMA_LUTPerBurstSrcConn, uint32_t GPDMA_LUTPerBurstDstConn, uint32_t GPDMA_LUTPerWidSrcConn, uint32_t GPDMA_LUTPerWidDstConn)</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8c_source.html#l00315">gpdma_18xx_43xx.c:315</a></div></div>
<div class="ttc" id="struct_d_m_a___channel_handle__t_html_ae776f1fa849f377ff64ffe9b8522105f"><div class="ttname"><a href="struct_d_m_a___channel_handle__t.html#ae776f1fa849f377ff64ffe9b8522105f">DMA_ChannelHandle_t::ChannelStatus</a></div><div class="ttdeci">FunctionalState ChannelStatus</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00241">gpdma_18xx_43xx.h:241</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gaf0a360f1cd012b454bd28d89893e2121"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gaf0a360f1cd012b454bd28d89893e2121">GPDMA_CONN_MAT1_1</a></div><div class="ttdeci">#define GPDMA_CONN_MAT1_1</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00187">gpdma_18xx_43xx.h:187</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga0f3092d809bf78f82500d312ad0e349a"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga0f3092d809bf78f82500d312ad0e349a">GPDMA_CONN_I2S_Rx_Channel_1</a></div><div class="ttdeci">#define GPDMA_CONN_I2S_Rx_Channel_1</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00202">gpdma_18xx_43xx.h:202</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga63bace54233ed2446a1b442b46243833"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga63bace54233ed2446a1b442b46243833">GPDMA_DMACCxConfig_TransferType</a></div><div class="ttdeci">#define GPDMA_DMACCxConfig_TransferType(n)</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00113">gpdma_18xx_43xx.h:113</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga2cb76be0ac39a2b019135810039376aa"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga2cb76be0ac39a2b019135810039376aa">GPDMA_CONN_UART0_Rx</a></div><div class="ttdeci">#define GPDMA_CONN_UART0_Rx</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00184">gpdma_18xx_43xx.h:184</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga12c736f56f0c09fdef50a6d177692158"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga12c736f56f0c09fdef50a6d177692158">GPDMA_CONN_SCT_0</a></div><div class="ttdeci">#define GPDMA_CONN_SCT_0</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00195">gpdma_18xx_43xx.h:195</a></div></div>
<div class="ttc" id="gpdma__18xx__43xx_8c_html_a5f10b7d78a26cbb352cf755906906755"><div class="ttname"><a href="gpdma__18xx__43xx_8c.html#a5f10b7d78a26cbb352cf755906906755">setupChannel</a></div><div class="ttdeci">Status setupChannel(LPC_GPDMA_T *pGPDMA, GPDMA_CH_CFG_T *GPDMAChannelConfig, uint32_t CtrlWord, uint32_t LinkListItem, uint8_t SrcPeripheral, uint8_t DstPeripheral)</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8c_source.html#l00382">gpdma_18xx_43xx.c:382</a></div></div>
<div class="ttc" id="group___p_e_r_i_p_h__18_x_x___b_a_s_e_html_ga83ea0dab4dcb7411c2e1de20050a4d2d"><div class="ttname"><a href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#ga83ea0dab4dcb7411c2e1de20050a4d2d">LPC_UART1</a></div><div class="ttdeci">#define LPC_UART1</div><div class="ttdef"><b>Definition:</b> <a href="chip__lpc18xx_8h_source.html#l00133">chip_lpc18xx.h:133</a></div></div>
<div class="ttc" id="struct_g_p_d_m_a___c_h___c_f_g___t_html_a6e67f866c02d9a27662c798bac0554b8"><div class="ttname"><a href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a6e67f866c02d9a27662c798bac0554b8">GPDMA_CH_CFG_T::DstAddr</a></div><div class="ttdeci">uint32_t DstAddr</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00167">gpdma_18xx_43xx.h:167</a></div></div>
<div class="ttc" id="group___p_e_r_i_p_h__18_x_x___b_a_s_e_html_gae0a3c421e7e1ac3ffd7e740e33387dc5"><div class="ttname"><a href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#gae0a3c421e7e1ac3ffd7e740e33387dc5">LPC_TIMER2</a></div><div class="ttdeci">#define LPC_TIMER2</div><div class="ttdef"><b>Definition:</b> <a href="chip__lpc18xx_8h_source.html#l00138">chip_lpc18xx.h:138</a></div></div>
<div class="ttc" id="group___l_p_c___types___public___macros_html_ga070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="group___l_p_c___types___public___macros.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="lpc__types_8h_source.html#l00138">lpc_types.h:138</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gga2cb59b641cd840f22780c44be1208133a29ec59e967f3a1841002ef740552c1d5"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2cb59b641cd840f22780c44be1208133a29ec59e967f3a1841002ef740552c1d5">GPDMA_TRANSFERTYPE_P2P_CONTROLLER_DMA</a></div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00147">gpdma_18xx_43xx.h:147</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gga2f4aa97bd0ffa5046c8e2b17028d99cca711d88f645a203338f297a286b912767"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2f4aa97bd0ffa5046c8e2b17028d99cca711d88f645a203338f297a286b912767">GPDMA_STAT_ENABLED_CH</a></div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00137">gpdma_18xx_43xx.h:137</a></div></div>
<div class="ttc" id="struct_g_p_d_m_a___c_h___t_html_a4f74d11c01d0d3203ceeebd9db2a50a8"><div class="ttname"><a href="struct_g_p_d_m_a___c_h___t.html#a4f74d11c01d0d3203ceeebd9db2a50a8">GPDMA_CH_T::CONFIG</a></div><div class="ttdeci">__IO uint32_t CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00057">gpdma_18xx_43xx.h:57</a></div></div>
<div class="ttc" id="group___p_e_r_i_p_h__18_x_x___b_a_s_e_html_ga4887dae88a015542b54639daf8ec5f61"><div class="ttname"><a href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#ga4887dae88a015542b54639daf8ec5f61">LPC_I2S0</a></div><div class="ttdeci">#define LPC_I2S0</div><div class="ttdef"><b>Definition:</b> <a href="chip__lpc18xx_8h_source.html#l00146">chip_lpc18xx.h:146</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gaf0eea043e066244910dbe7608de732b5"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gaf0eea043e066244910dbe7608de732b5">GPDMA_CONN_UART1_Rx</a></div><div class="ttdeci">#define GPDMA_CONN_UART1_Rx</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00188">gpdma_18xx_43xx.h:188</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga05070551cd6af4e9a24775acfb5aacb5"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga05070551cd6af4e9a24775acfb5aacb5">GPDMA_CONN_SSP1_Tx</a></div><div class="ttdeci">#define GPDMA_CONN_SSP1_Tx</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00204">gpdma_18xx_43xx.h:204</a></div></div>
<div class="ttc" id="group___l_p_c___types___public___types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf"><div class="ttname"><a href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="lpc__types_8h_source.html#l00073">lpc_types.h:73</a></div></div>
<div class="ttc" id="struct_d_m_a___transfer_descriptor_html_a6b9f6124eb0961c8ccea5c455d135e60"><div class="ttname"><a href="struct_d_m_a___transfer_descriptor.html#a6b9f6124eb0961c8ccea5c455d135e60">DMA_TransferDescriptor::ctrl</a></div><div class="ttdeci">uint32_t ctrl</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00251">gpdma_18xx_43xx.h:251</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga884e268ae363efcde9c3d5e791145cb1"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga884e268ae363efcde9c3d5e791145cb1">GPDMA_CONN_UART2_Tx</a></div><div class="ttdeci">#define GPDMA_CONN_UART2_Tx</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00190">gpdma_18xx_43xx.h:190</a></div></div>
<div class="ttc" id="group___p_e_r_i_p_h__18_x_x___b_a_s_e_html_ga800f32a8a38d9e9c8f3b6ab161f6f2d2"><div class="ttname"><a href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#ga800f32a8a38d9e9c8f3b6ab161f6f2d2">LPC_TIMER0</a></div><div class="ttdeci">#define LPC_TIMER0</div><div class="ttdef"><b>Definition:</b> <a href="chip__lpc18xx_8h_source.html#l00136">chip_lpc18xx.h:136</a></div></div>
<div class="ttc" id="struct_l_p_c___g_p_d_m_a___t_html_ae4bf6971c867a0892da2cf449c341122"><div class="ttname"><a href="struct_l_p_c___g_p_d_m_a___t.html#ae4bf6971c867a0892da2cf449c341122">LPC_GPDMA_T::RAWINTERRSTAT</a></div><div class="ttdeci">__I uint32_t RAWINTERRSTAT</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00071">gpdma_18xx_43xx.h:71</a></div></div>
<div class="ttc" id="group___p_e_r_i_p_h__18_x_x___b_a_s_e_html_ga0d28200f11e877cece24025ebe7fe72a"><div class="ttname"><a href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#ga0d28200f11e877cece24025ebe7fe72a">LPC_TIMER1</a></div><div class="ttdeci">#define LPC_TIMER1</div><div class="ttdef"><b>Definition:</b> <a href="chip__lpc18xx_8h_source.html#l00137">chip_lpc18xx.h:137</a></div></div>
<div class="ttc" id="struct_g_p_d_m_a___c_h___c_f_g___t_html_a53adde93dea1ba4ce81af0fd4bd3e66e"><div class="ttname"><a href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a53adde93dea1ba4ce81af0fd4bd3e66e">GPDMA_CH_CFG_T::SrcAddr</a></div><div class="ttdeci">uint32_t SrcAddr</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00165">gpdma_18xx_43xx.h:165</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gga2cb59b641cd840f22780c44be1208133a331474560497f41cfe921b0e55ce8722"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2cb59b641cd840f22780c44be1208133a331474560497f41cfe921b0e55ce8722">GPDMA_TRANSFERTYPE_M2P_CONTROLLER_DMA</a></div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00145">gpdma_18xx_43xx.h:145</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gae93a1b9cb8ee1a04176ce51a9a4ad073"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gae93a1b9cb8ee1a04176ce51a9a4ad073">Chip_GPDMA_ChannelCmd</a></div><div class="ttdeci">void Chip_GPDMA_ChannelCmd(LPC_GPDMA_T *pGPDMA, uint8_t channelNum, FunctionalState NewState)</div><div class="ttdoc">Enable or Disable the GPDMA Channel. </div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8c_source.html#l00587">gpdma_18xx_43xx.c:587</a></div></div>
<div class="ttc" id="group___p_e_r_i_p_h__18_x_x___b_a_s_e_html_ga9bb3d01c98234fe6e7d12d171fe283b2"><div class="ttname"><a href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#ga9bb3d01c98234fe6e7d12d171fe283b2">LPC_I2S1</a></div><div class="ttdeci">#define LPC_I2S1</div><div class="ttdef"><b>Definition:</b> <a href="chip__lpc18xx_8h_source.html#l00147">chip_lpc18xx.h:147</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ggabbb281ef4b818f2e60167cf766f94fdba9a0c8256eb0f656d56f065914219c96c"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ggabbb281ef4b818f2e60167cf766f94fdba9a0c8256eb0f656d56f065914219c96c">GPDMA_STATCLR_INTTC</a></div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00124">gpdma_18xx_43xx.h:124</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gga2cb59b641cd840f22780c44be1208133aaeaf72b20cee326722ee7650405e2e43"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2cb59b641cd840f22780c44be1208133aaeaf72b20cee326722ee7650405e2e43">GPDMA_TRANSFERTYPE_P2M_CONTROLLER_PERIPHERAL</a></div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00150">gpdma_18xx_43xx.h:150</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga21c99277e4579af4be9d9311a03b5542"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga21c99277e4579af4be9d9311a03b5542">Chip_GPDMA_Init</a></div><div class="ttdeci">void Chip_GPDMA_Init(LPC_GPDMA_T *pGPDMA)</div><div class="ttdoc">Initialize the GPDMA. </div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8c_source.html#l00430">gpdma_18xx_43xx.c:430</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga6ef0b54b0190c139796679d6db1e6e19"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga6ef0b54b0190c139796679d6db1e6e19">GPDMA_DMACCxControl_I</a></div><div class="ttdeci">#define GPDMA_DMACCxControl_I</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00098">gpdma_18xx_43xx.h:98</a></div></div>
<div class="ttc" id="group___p_e_r_i_p_h__18_x_x___b_a_s_e_html_gabbf7aa3d208a94071e0315856398a6cd"><div class="ttname"><a href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#gabbf7aa3d208a94071e0315856398a6cd">LPC_ADC0</a></div><div class="ttdeci">#define LPC_ADC0</div><div class="ttdef"><b>Definition:</b> <a href="chip__lpc18xx_8h_source.html#l00154">chip_lpc18xx.h:154</a></div></div>
<div class="ttc" id="group___c_l_o_c_k__18_x_x__43_x_x_html_ga847e7bcd709e030752213380e78039ec"><div class="ttname"><a href="group___c_l_o_c_k__18_x_x__43_x_x.html#ga847e7bcd709e030752213380e78039ec">Chip_Clock_Disable</a></div><div class="ttdeci">void Chip_Clock_Disable(CHIP_CCU_CLK_T clk)</div><div class="ttdoc">Disables a peripheral clock. </div><div class="ttdef"><b>Definition:</b> <a href="clock__18xx__43xx_8c_source.html#l00700">clock_18xx_43xx.c:700</a></div></div>
<div class="ttc" id="group___p_e_r_i_p_h__18_x_x___b_a_s_e_html_gac213e0325a8e8a972bd2e0dd6ccf353c"><div class="ttname"><a href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#gac213e0325a8e8a972bd2e0dd6ccf353c">LPC_SSP0</a></div><div class="ttdeci">#define LPC_SSP0</div><div class="ttdef"><b>Definition:</b> <a href="chip__lpc18xx_8h_source.html#l00134">chip_lpc18xx.h:134</a></div></div>
<div class="ttc" id="group___l_p_c___types___public___types_html_gac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="group___l_p_c___types___public___types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdoc">Functional State Definition. </div><div class="ttdef"><b>Definition:</b> <a href="lpc__types_8h_source.html#l00073">lpc_types.h:73</a></div></div>
<div class="ttc" id="struct_l_p_c___g_p_d_m_a___t_html_ae278f6d236ca389e9aa9a8bcd68ba063"><div class="ttname"><a href="struct_l_p_c___g_p_d_m_a___t.html#ae278f6d236ca389e9aa9a8bcd68ba063">LPC_GPDMA_T::INTERRCLR</a></div><div class="ttdeci">__O uint32_t INTERRCLR</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00069">gpdma_18xx_43xx.h:69</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gacd71734a295849633110d6c64edda70c"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gacd71734a295849633110d6c64edda70c">GPDMA_DMACCxControl_DestTransUseAHBMaster1</a></div><div class="ttdeci">#define GPDMA_DMACCxControl_DestTransUseAHBMaster1</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00094">gpdma_18xx_43xx.h:94</a></div></div>
<div class="ttc" id="chip_8h_html"><div class="ttname"><a href="chip_8h.html">chip.h</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga222eda98e258b4b4f8ff61d5aa777276"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga222eda98e258b4b4f8ff61d5aa777276">GPDMA_CONN_MAT3_1</a></div><div class="ttdeci">#define GPDMA_CONN_MAT3_1</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00196">gpdma_18xx_43xx.h:196</a></div></div>
<div class="ttc" id="struct_g_p_d_m_a___c_h___c_f_g___t_html_a5666efb9edb055974b590443ea45ed7b"><div class="ttname"><a href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a5666efb9edb055974b590443ea45ed7b">GPDMA_CH_CFG_T::TransferSize</a></div><div class="ttdeci">uint32_t TransferSize</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00163">gpdma_18xx_43xx.h:163</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gga2cb59b641cd840f22780c44be1208133a176e307292918213de220bdae957ad6d"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2cb59b641cd840f22780c44be1208133a176e307292918213de220bdae957ad6d">GPDMA_TRANSFERTYPE_P2P_CONTROLLER_DestPERIPHERAL</a></div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00148">gpdma_18xx_43xx.h:148</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga1c7608bb37d512277e42672ee4e785a5"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga1c7608bb37d512277e42672ee4e785a5">GPDMA_DMACCxConfig_E</a></div><div class="ttdeci">#define GPDMA_DMACCxConfig_E</div><div class="ttdoc">Macro defines for DMA Channel Configuration registers. </div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00110">gpdma_18xx_43xx.h:110</a></div></div>
<div class="ttc" id="group___l_p_c___types___public___types_html_ga67a0db04d321a74b7e7fcfd3f1a3f70b"><div class="ttname"><a href="group___l_p_c___types___public___types.html#ga67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a></div><div class="ttdeci">Status</div><div class="ttdef"><b>Definition:</b> <a href="lpc__types_8h_source.html#l00079">lpc_types.h:79</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gafa887387f85205ecacc3220700b49d0d"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gafa887387f85205ecacc3220700b49d0d">Chip_GPDMA_Stop</a></div><div class="ttdeci">void Chip_GPDMA_Stop(LPC_GPDMA_T *pGPDMA, uint8_t ChannelNum)</div><div class="ttdoc">Stop a stream DMA transfer. </div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8c_source.html#l00458">gpdma_18xx_43xx.c:458</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gaccb73c66c5349ec79a3f332d77554f0c"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gaccb73c66c5349ec79a3f332d77554f0c">GPDMA_DMACCxConfig_SrcPeripheral</a></div><div class="ttdeci">#define GPDMA_DMACCxConfig_SrcPeripheral(n)</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00111">gpdma_18xx_43xx.h:111</a></div></div>
<div class="ttc" id="group___p_e_r_i_p_h__18_x_x___b_a_s_e_html_ga09c4610ada1d9aa18913963cbd1a6e52"><div class="ttname"><a href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#ga09c4610ada1d9aa18913963cbd1a6e52">LPC_SSP1</a></div><div class="ttdeci">#define LPC_SSP1</div><div class="ttdef"><b>Definition:</b> <a href="chip__lpc18xx_8h_source.html#l00135">chip_lpc18xx.h:135</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gab7a01050fe30674fa02bd3e9c1976819"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gab7a01050fe30674fa02bd3e9c1976819">GPDMA_CONN_SSP0_Tx</a></div><div class="ttdeci">#define GPDMA_CONN_SSP0_Tx</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00201">gpdma_18xx_43xx.h:201</a></div></div>
<div class="ttc" id="struct_l_p_c___g_p_d_m_a___t_html_a2ca8f15773342988a28ba333cf73c380"><div class="ttname"><a href="struct_l_p_c___g_p_d_m_a___t.html#a2ca8f15773342988a28ba333cf73c380">LPC_GPDMA_T::INTTCSTAT</a></div><div class="ttdeci">__I uint32_t INTTCSTAT</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00066">gpdma_18xx_43xx.h:66</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga1fc900a69aeaf2ddadd72214650acc04"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga1fc900a69aeaf2ddadd72214650acc04">GPDMA_CONN_MAT2_1</a></div><div class="ttdeci">#define GPDMA_CONN_MAT2_1</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00191">gpdma_18xx_43xx.h:191</a></div></div>
<div class="ttc" id="group___p_e_r_i_p_h__18_x_x___b_a_s_e_html_ga3255c792adeee40643c8f5c32e852107"><div class="ttname"><a href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#ga3255c792adeee40643c8f5c32e852107">LPC_USART0</a></div><div class="ttdeci">#define LPC_USART0</div><div class="ttdef"><b>Definition:</b> <a href="chip__lpc18xx_8h_source.html#l00130">chip_lpc18xx.h:130</a></div></div>
<div class="ttc" id="struct_l_p_c___g_p_d_m_a___t_html_a215d6f79819ceb03fd00ecae1324a7c8"><div class="ttname"><a href="struct_l_p_c___g_p_d_m_a___t.html#a215d6f79819ceb03fd00ecae1324a7c8">LPC_GPDMA_T::RAWINTTCSTAT</a></div><div class="ttdeci">__I uint32_t RAWINTTCSTAT</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00070">gpdma_18xx_43xx.h:70</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga1b6b56c58670486e2ffe6a0a70c5abce"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga1b6b56c58670486e2ffe6a0a70c5abce">GPDMA_CONN_I2S_Tx_Channel_0</a></div><div class="ttdeci">#define GPDMA_CONN_I2S_Tx_Channel_0</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00200">gpdma_18xx_43xx.h:200</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga092169323edc65111c38376bded8ace4"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga092169323edc65111c38376bded8ace4">GPDMA_CONN_SSP1_Rx</a></div><div class="ttdeci">#define GPDMA_CONN_SSP1_Rx</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00203">gpdma_18xx_43xx.h:203</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga6a2f7c7238f4288cb73baec79c3e38a7"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga6a2f7c7238f4288cb73baec79c3e38a7">Chip_GPDMA_SGTransfer</a></div><div class="ttdeci">Status Chip_GPDMA_SGTransfer(LPC_GPDMA_T *pGPDMA, uint8_t ChannelNum, const DMA_TransferDescriptor_t *DMADescriptor, GPDMA_FLOW_CONTROL_T TransferType)</div><div class="ttdoc">Do a DMA transfer using linked list of descriptors. </div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8c_source.html#l00692">gpdma_18xx_43xx.c:692</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga2cb59b641cd840f22780c44be1208133"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga2cb59b641cd840f22780c44be1208133">GPDMA_FLOW_CONTROL_T</a></div><div class="ttdeci">GPDMA_FLOW_CONTROL_T</div><div class="ttdoc">GPDMA Type of DMA controller. </div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00143">gpdma_18xx_43xx.h:143</a></div></div>
<div class="ttc" id="struct_l_p_c___g_p_d_m_a___t_html_ab6b2ec077df490e64b10e7cb2bfeee10"><div class="ttname"><a href="struct_l_p_c___g_p_d_m_a___t.html#ab6b2ec077df490e64b10e7cb2bfeee10">LPC_GPDMA_T::CH</a></div><div class="ttdeci">GPDMA_CH_T CH[GPDMA_NUMBER_CHANNELS]</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00080">gpdma_18xx_43xx.h:80</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gac6c7b9c39c1a03eb71f1f869b995cb1c"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gac6c7b9c39c1a03eb71f1f869b995cb1c">GPDMA_CONN_MAT1_0</a></div><div class="ttdeci">#define GPDMA_CONN_MAT1_0</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00185">gpdma_18xx_43xx.h:185</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ggabbb281ef4b818f2e60167cf766f94fdbaf6e975b9dfa7d659d18a377c7873b92a"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ggabbb281ef4b818f2e60167cf766f94fdbaf6e975b9dfa7d659d18a377c7873b92a">GPDMA_STATCLR_INTERR</a></div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00125">gpdma_18xx_43xx.h:125</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga67bb6ed286afe6d4091c0fcd8799b451"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga67bb6ed286afe6d4091c0fcd8799b451">GPDMA_DMACCxControl_DWidth</a></div><div class="ttdeci">#define GPDMA_DMACCxControl_DWidth(n)</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00090">gpdma_18xx_43xx.h:90</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gga2f4aa97bd0ffa5046c8e2b17028d99ccaee7927c433e007f270c365bcca865706"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2f4aa97bd0ffa5046c8e2b17028d99ccaee7927c433e007f270c365bcca865706">GPDMA_STAT_INTERR</a></div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00134">gpdma_18xx_43xx.h:134</a></div></div>
<div class="ttc" id="struct_d_m_a___transfer_descriptor_html"><div class="ttname"><a href="struct_d_m_a___transfer_descriptor.html">DMA_TransferDescriptor</a></div><div class="ttdoc">Transfer Descriptor structure typedef. </div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00247">gpdma_18xx_43xx.h:247</a></div></div>
<div class="ttc" id="struct_l_p_c___g_p_d_m_a___t_html_aa35d28a63f29b0e098d8e40dc294049a"><div class="ttname"><a href="struct_l_p_c___g_p_d_m_a___t.html#aa35d28a63f29b0e098d8e40dc294049a">LPC_GPDMA_T::ENBLDCHNS</a></div><div class="ttdeci">__I uint32_t ENBLDCHNS</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00072">gpdma_18xx_43xx.h:72</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga72ce3c7080bb473643f64f00ca6d0d37"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga72ce3c7080bb473643f64f00ca6d0d37">GPDMA_CONN_MAT2_0</a></div><div class="ttdeci">#define GPDMA_CONN_MAT2_0</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00189">gpdma_18xx_43xx.h:189</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gac4e95b61a35b40087e9c705a69abc873"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gac4e95b61a35b40087e9c705a69abc873">GPDMA_CONN_SCT_1</a></div><div class="ttdeci">#define GPDMA_CONN_SCT_1</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00198">gpdma_18xx_43xx.h:198</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga06fdae68a49436b9a02d42ad85782ff4"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga06fdae68a49436b9a02d42ad85782ff4">Chip_GPDMA_IntGetStatus</a></div><div class="ttdeci">IntStatus Chip_GPDMA_IntGetStatus(LPC_GPDMA_T *pGPDMA, GPDMA_STATUS_T type, uint8_t channel)</div><div class="ttdoc">Read the status from different registers according to the type. </div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8c_source.html#l00547">gpdma_18xx_43xx.c:547</a></div></div>
<div class="ttc" id="struct_g_p_d_m_a___c_h___c_f_g___t_html_a6c21f3fe48e5e23443a324f9a42a3886"><div class="ttname"><a href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a6c21f3fe48e5e23443a324f9a42a3886">GPDMA_CH_CFG_T::TransferType</a></div><div class="ttdeci">uint32_t TransferType</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00169">gpdma_18xx_43xx.h:169</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga768f1f0d1cf1a2611573362ed7b6a18d"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga768f1f0d1cf1a2611573362ed7b6a18d">GPDMA_BSIZE_4</a></div><div class="ttdeci">#define GPDMA_BSIZE_4</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00215">gpdma_18xx_43xx.h:215</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga8605c52de33b7a8977eadaa480f5807c"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga8605c52de33b7a8977eadaa480f5807c">Chip_GPDMA_PrepareDescriptor</a></div><div class="ttdeci">Status Chip_GPDMA_PrepareDescriptor(LPC_GPDMA_T *pGPDMA, DMA_TransferDescriptor_t *DMADescriptor, uint32_t src, uint32_t dst, uint32_t Size, GPDMA_FLOW_CONTROL_T TransferType, const DMA_TransferDescriptor_t *NextDescriptor)</div><div class="ttdoc">Prepare a single DMA descriptor. </div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8c_source.html#l00649">gpdma_18xx_43xx.c:649</a></div></div>
<div class="ttc" id="struct_l_p_c___g_p_d_m_a___t_html_a059b4997225adef9a773dca681a4b676"><div class="ttname"><a href="struct_l_p_c___g_p_d_m_a___t.html#a059b4997225adef9a773dca681a4b676">LPC_GPDMA_T::CONFIG</a></div><div class="ttdeci">__IO uint32_t CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00077">gpdma_18xx_43xx.h:77</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gaea5294ba355bbe1efed07d65718c7e83"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gaea5294ba355bbe1efed07d65718c7e83">GPDMA_CONN_UART1_Tx</a></div><div class="ttdeci">#define GPDMA_CONN_UART1_Tx</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00186">gpdma_18xx_43xx.h:186</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga15edb7c54b8ea2d2c8b0c2f762cc0ba6"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga15edb7c54b8ea2d2c8b0c2f762cc0ba6">GPDMA_CONN_MAT3_0</a></div><div class="ttdeci">#define GPDMA_CONN_MAT3_0</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00193">gpdma_18xx_43xx.h:193</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga1f5c9d534965c6a89ea22ca3fa48d859"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga1f5c9d534965c6a89ea22ca3fa48d859">GPDMA_DMACCxControl_SBSize</a></div><div class="ttdeci">#define GPDMA_DMACCxControl_SBSize(n)</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00087">gpdma_18xx_43xx.h:87</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gaf7c43b3d13c91c30ddf67e479966d5cd"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gaf7c43b3d13c91c30ddf67e479966d5cd">GPDMA_NUMBER_CHANNELS</a></div><div class="ttdeci">#define GPDMA_NUMBER_CHANNELS</div><div class="ttdoc">Number of channels on GPDMA. </div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00047">gpdma_18xx_43xx.h:47</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga2c29873cef9813b13d69080c783ffc21"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga2c29873cef9813b13d69080c783ffc21">GPDMA_CONN_I2S1_Rx_Channel_1</a></div><div class="ttdeci">#define GPDMA_CONN_I2S1_Rx_Channel_1</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00209">gpdma_18xx_43xx.h:209</a></div></div>
<div class="ttc" id="struct_g_p_d_m_a___c_h___t_html_a240936dbac9f3a949572b3dd196bd83f"><div class="ttname"><a href="struct_g_p_d_m_a___c_h___t.html#a240936dbac9f3a949572b3dd196bd83f">GPDMA_CH_T::LLI</a></div><div class="ttdeci">__IO uint32_t LLI</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00055">gpdma_18xx_43xx.h:55</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga94c9bdb806ce700f0c04deeec0da142e"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga94c9bdb806ce700f0c04deeec0da142e">Chip_GPDMA_ClearIntPending</a></div><div class="ttdeci">void Chip_GPDMA_ClearIntPending(LPC_GPDMA_T *pGPDMA, GPDMA_STATECLEAR_T type, uint8_t channel)</div><div class="ttdoc">Clear the Interrupt Flag from different registers according to the type. </div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8c_source.html#l00574">gpdma_18xx_43xx.c:574</a></div></div>
<div class="ttc" id="group___p_e_r_i_p_h__18_x_x___b_a_s_e_html_ga5b94918e9ea326d84ab862a5d377903b"><div class="ttname"><a href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#ga5b94918e9ea326d84ab862a5d377903b">LPC_DAC</a></div><div class="ttdeci">#define LPC_DAC</div><div class="ttdef"><b>Definition:</b> <a href="chip__lpc18xx_8h_source.html#l00152">chip_lpc18xx.h:152</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga53a4dbf10ce59c17b0dd2284fa635580"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga53a4dbf10ce59c17b0dd2284fa635580">Chip_GPDMA_Transfer</a></div><div class="ttdeci">Status Chip_GPDMA_Transfer(LPC_GPDMA_T *pGPDMA, uint8_t ChannelNum, uint32_t src, uint32_t dst, GPDMA_FLOW_CONTROL_T TransferType, uint32_t Size)</div><div class="ttdoc">Do a DMA transfer M2M, M2P,P2M or P2P. </div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8c_source.html#l00603">gpdma_18xx_43xx.c:603</a></div></div>
<div class="ttc" id="struct_d_m_a___transfer_descriptor_html_a661ff33fa31f405b89905f385299e271"><div class="ttname"><a href="struct_d_m_a___transfer_descriptor.html#a661ff33fa31f405b89905f385299e271">DMA_TransferDescriptor::dst</a></div><div class="ttdeci">uint32_t dst</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00249">gpdma_18xx_43xx.h:249</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga55ff3d61ec382dbec4775bed2db2cde2"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga55ff3d61ec382dbec4775bed2db2cde2">Chip_GPDMA_GetFreeChannel</a></div><div class="ttdeci">uint8_t Chip_GPDMA_GetFreeChannel(LPC_GPDMA_T *pGPDMA, uint32_t PeripheralConnection_ID)</div><div class="ttdoc">Get a free GPDMA channel for one DMA connection. </div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8c_source.html#l00733">gpdma_18xx_43xx.c:733</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gga2f4aa97bd0ffa5046c8e2b17028d99ccac093908914ed40148e81169fc15df2f7"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2f4aa97bd0ffa5046c8e2b17028d99ccac093908914ed40148e81169fc15df2f7">GPDMA_STAT_INTTC</a></div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00133">gpdma_18xx_43xx.h:133</a></div></div>
<div class="ttc" id="group___l_p_c___types___public___types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="lpc__types_8h_source.html#l00073">lpc_types.h:73</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gaef5ce2dc7d43ce417fa2fb0540045eee"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gaef5ce2dc7d43ce417fa2fb0540045eee">GPDMA_CONN_ADC_0</a></div><div class="ttdeci">#define GPDMA_CONN_ADC_0</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00205">gpdma_18xx_43xx.h:205</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga70d1a4fd7a27ad318e4f4d30a3e8e78d"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga70d1a4fd7a27ad318e4f4d30a3e8e78d">GPDMA_CONN_DAC</a></div><div class="ttdeci">#define GPDMA_CONN_DAC</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00207">gpdma_18xx_43xx.h:207</a></div></div>
<div class="ttc" id="chip__clocks_8h_html_a500a6084ba2d6361fa16b75205a8a513a74e0fed5745feac0fe7d00def82d08dc"><div class="ttname"><a href="chip__clocks_8h.html#a500a6084ba2d6361fa16b75205a8a513a74e0fed5745feac0fe7d00def82d08dc">CLK_MX_DMA</a></div><div class="ttdef"><b>Definition:</b> <a href="chip__clocks_8h_source.html#l00171">chip_clocks.h:171</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gga2f4aa97bd0ffa5046c8e2b17028d99ccad547775dc5510034932bf1597931e899"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2f4aa97bd0ffa5046c8e2b17028d99ccad547775dc5510034932bf1597931e899">GPDMA_STAT_RAWINTERR</a></div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00136">gpdma_18xx_43xx.h:136</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga35a189ac8738430fd2f0e83147483b39"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga35a189ac8738430fd2f0e83147483b39">GPDMA_CONN_SSP0_Rx</a></div><div class="ttdeci">#define GPDMA_CONN_SSP0_Rx</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00199">gpdma_18xx_43xx.h:199</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gga2cb59b641cd840f22780c44be1208133a640177df7a3c696a9ccab9a09dcdbc0c"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2cb59b641cd840f22780c44be1208133a640177df7a3c696a9ccab9a09dcdbc0c">GPDMA_TRANSFERTYPE_M2P_CONTROLLER_PERIPHERAL</a></div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00149">gpdma_18xx_43xx.h:149</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga8e1d14364364a15c61d47d644f1abed5"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga8e1d14364364a15c61d47d644f1abed5">GPDMA_CONN_I2S1_Tx_Channel_0</a></div><div class="ttdeci">#define GPDMA_CONN_I2S1_Tx_Channel_0</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00208">gpdma_18xx_43xx.h:208</a></div></div>
<div class="ttc" id="group___p_e_r_i_p_h__18_x_x___b_a_s_e_html_gae0cf72a5b1a46bb8d426837a1d38804a"><div class="ttname"><a href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#gae0cf72a5b1a46bb8d426837a1d38804a">LPC_CREG</a></div><div class="ttdeci">#define LPC_CREG</div><div class="ttdef"><b>Definition:</b> <a href="chip__lpc18xx_8h_source.html#l00127">chip_lpc18xx.h:127</a></div></div>
<div class="ttc" id="struct_g_p_d_m_a___c_h___c_f_g___t_html_a9a37cb463108848cc37e79d230f34602"><div class="ttname"><a href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a9a37cb463108848cc37e79d230f34602">GPDMA_CH_CFG_T::ChannelNum</a></div><div class="ttdeci">uint32_t ChannelNum</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00158">gpdma_18xx_43xx.h:158</a></div></div>
<div class="ttc" id="struct_l_p_c___g_p_d_m_a___t_html_a85a79ad19b52d9017a2fd7b15349a168"><div class="ttname"><a href="struct_l_p_c___g_p_d_m_a___t.html#a85a79ad19b52d9017a2fd7b15349a168">LPC_GPDMA_T::INTTCCLEAR</a></div><div class="ttdeci">__O uint32_t INTTCCLEAR</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00067">gpdma_18xx_43xx.h:67</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga4c209fa5df563dc3b97333e34b24335d"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga4c209fa5df563dc3b97333e34b24335d">GPDMA_CONN_UART3_Rx</a></div><div class="ttdeci">#define GPDMA_CONN_UART3_Rx</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00197">gpdma_18xx_43xx.h:197</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gae2c7927807bbdd634bc1529dc9bce524"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gae2c7927807bbdd634bc1529dc9bce524">GPDMA_CONN_UART0_Tx</a></div><div class="ttdeci">#define GPDMA_CONN_UART0_Tx</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00182">gpdma_18xx_43xx.h:182</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga0fb4c3e9768c0a757b6ff25f77b75a26"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga0fb4c3e9768c0a757b6ff25f77b75a26">GPDMA_DMACCxConfig_IE</a></div><div class="ttdeci">#define GPDMA_DMACCxConfig_IE</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00114">gpdma_18xx_43xx.h:114</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gabbb281ef4b818f2e60167cf766f94fdb"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gabbb281ef4b818f2e60167cf766f94fdb">GPDMA_STATECLEAR_T</a></div><div class="ttdeci">GPDMA_STATECLEAR_T</div><div class="ttdoc">GPDMA Interrupt Clear Status. </div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00123">gpdma_18xx_43xx.h:123</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga2ee63289c5e248a07ea901e233e1dd00"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga2ee63289c5e248a07ea901e233e1dd00">GPDMA_DMACCxControl_SWidth</a></div><div class="ttdeci">#define GPDMA_DMACCxControl_SWidth(n)</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00089">gpdma_18xx_43xx.h:89</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gga2cb59b641cd840f22780c44be1208133aa2ae587fb924cb679f51250470927e34"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2cb59b641cd840f22780c44be1208133aa2ae587fb924cb679f51250470927e34">GPDMA_TRANSFERTYPE_P2M_CONTROLLER_DMA</a></div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00146">gpdma_18xx_43xx.h:146</a></div></div>
<div class="ttc" id="group___p_e_r_i_p_h__18_x_x___b_a_s_e_html_gae6539c90608a0da79ee287639201fc6c"><div class="ttname"><a href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#gae6539c90608a0da79ee287639201fc6c">LPC_USART2</a></div><div class="ttdeci">#define LPC_USART2</div><div class="ttdef"><b>Definition:</b> <a href="chip__lpc18xx_8h_source.html#l00131">chip_lpc18xx.h:131</a></div></div>
<div class="ttc" id="struct_g_p_d_m_a___c_h___t_html_ab61baba3fc08a7ba4b0502d043ed6ccd"><div class="ttname"><a href="struct_g_p_d_m_a___c_h___t.html#ab61baba3fc08a7ba4b0502d043ed6ccd">GPDMA_CH_T::DESTADDR</a></div><div class="ttdeci">__IO uint32_t DESTADDR</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00054">gpdma_18xx_43xx.h:54</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga87aa4ae7b9b68cc2c145d0ae6986edf2"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga87aa4ae7b9b68cc2c145d0ae6986edf2">GPDMA_CONN_MAT0_1</a></div><div class="ttdeci">#define GPDMA_CONN_MAT0_1</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00183">gpdma_18xx_43xx.h:183</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga2ebaf7a771f5bf603ecfed0503a66c5c"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga2ebaf7a771f5bf603ecfed0503a66c5c">GPDMA_BSIZE_32</a></div><div class="ttdeci">#define GPDMA_BSIZE_32</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00218">gpdma_18xx_43xx.h:218</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga3b65fa1394d8c93789dd249c4e8a7568"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga3b65fa1394d8c93789dd249c4e8a7568">GPDMA_DMACCxConfig_DestPeripheral</a></div><div class="ttdeci">#define GPDMA_DMACCxConfig_DestPeripheral(n)</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00112">gpdma_18xx_43xx.h:112</a></div></div>
<div class="ttc" id="struct_l_p_c___g_p_d_m_a___t_html_a744123eb8ee989a3c80570160cd0b91b"><div class="ttname"><a href="struct_l_p_c___g_p_d_m_a___t.html#a744123eb8ee989a3c80570160cd0b91b">LPC_GPDMA_T::INTSTAT</a></div><div class="ttdeci">__I uint32_t INTSTAT</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00065">gpdma_18xx_43xx.h:65</a></div></div>
<div class="ttc" id="struct_l_p_c___g_p_d_m_a___t_html"><div class="ttname"><a href="struct_l_p_c___g_p_d_m_a___t.html">LPC_GPDMA_T</a></div><div class="ttdoc">GPDMA register block. </div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00064">gpdma_18xx_43xx.h:64</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga673cc6cab2ad87185f5f5d0ff8424075"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga673cc6cab2ad87185f5f5d0ff8424075">Chip_GPDMA_DeInit</a></div><div class="ttdeci">void Chip_GPDMA_DeInit(LPC_GPDMA_T *pGPDMA)</div><div class="ttdoc">Shutdown the GPDMA. </div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8c_source.html#l00452">gpdma_18xx_43xx.c:452</a></div></div>
<div class="ttc" id="group___p_e_r_i_p_h__18_x_x___b_a_s_e_html_ga206737c2cfff0f9dcaac507068711310"><div class="ttname"><a href="group___p_e_r_i_p_h__18_x_x___b_a_s_e.html#ga206737c2cfff0f9dcaac507068711310">LPC_USART3</a></div><div class="ttdeci">#define LPC_USART3</div><div class="ttdef"><b>Definition:</b> <a href="chip__lpc18xx_8h_source.html#l00132">chip_lpc18xx.h:132</a></div></div>
<div class="ttc" id="struct_g_p_d_m_a___c_h___c_f_g___t_html"><div class="ttname"><a href="struct_g_p_d_m_a___c_h___c_f_g___t.html">GPDMA_CH_CFG_T</a></div><div class="ttdoc">GPDMA structure using for DMA configuration. </div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00157">gpdma_18xx_43xx.h:157</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga90b29a1b2c82b32d6e586d74cdd727b7"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga90b29a1b2c82b32d6e586d74cdd727b7">GPDMA_DMACCxControl_SrcTransUseAHBMaster1</a></div><div class="ttdeci">#define GPDMA_DMACCxControl_SrcTransUseAHBMaster1</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00093">gpdma_18xx_43xx.h:93</a></div></div>
<div class="ttc" id="struct_d_m_a___transfer_descriptor_html_a03862efce0e0845dce0cd47e51ed038f"><div class="ttname"><a href="struct_d_m_a___transfer_descriptor.html#a03862efce0e0845dce0cd47e51ed038f">DMA_TransferDescriptor::src</a></div><div class="ttdeci">uint32_t src</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00248">gpdma_18xx_43xx.h:248</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gga2f4aa97bd0ffa5046c8e2b17028d99cca4a74b1bc907fbbdbf9dfb05222f0b513"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2f4aa97bd0ffa5046c8e2b17028d99cca4a74b1bc907fbbdbf9dfb05222f0b513">GPDMA_STAT_RAWINTTC</a></div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00135">gpdma_18xx_43xx.h:135</a></div></div>
<div class="ttc" id="struct_g_p_d_m_a___c_h___t_html_a734e1803144cdaa3cfab1507fa4f05d9"><div class="ttname"><a href="struct_g_p_d_m_a___c_h___t.html#a734e1803144cdaa3cfab1507fa4f05d9">GPDMA_CH_T::SRCADDR</a></div><div class="ttdeci">__IO uint32_t SRCADDR</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00053">gpdma_18xx_43xx.h:53</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga2f4aa97bd0ffa5046c8e2b17028d99cc"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga2f4aa97bd0ffa5046c8e2b17028d99cc">GPDMA_STATUS_T</a></div><div class="ttdeci">GPDMA_STATUS_T</div><div class="ttdoc">GPDMA Type of Interrupt Status. </div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00131">gpdma_18xx_43xx.h:131</a></div></div>
<div class="ttc" id="group___l_p_c___types___public___macros_html_ga10b2d890d871e1489bb02b7e70d9bdfb"><div class="ttname"><a href="group___l_p_c___types___public___macros.html#ga10b2d890d871e1489bb02b7e70d9bdfb">STATIC</a></div><div class="ttdeci">#define STATIC</div><div class="ttdef"><b>Definition:</b> <a href="lpc__types_8h_source.html#l00145">lpc_types.h:145</a></div></div>
<div class="ttc" id="struct_g_p_d_m_a___c_h___t_html"><div class="ttname"><a href="struct_g_p_d_m_a___c_h___t.html">GPDMA_CH_T</a></div><div class="ttdoc">GPDMA Channel register block structure. </div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00052">gpdma_18xx_43xx.h:52</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gaddcec41c911bbd0911391e6195c1c040"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gaddcec41c911bbd0911391e6195c1c040">GPDMA_DMACCxControl_DI</a></div><div class="ttdeci">#define GPDMA_DMACCxControl_DI</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00092">gpdma_18xx_43xx.h:92</a></div></div>
<div class="ttc" id="struct_l_p_c___g_p_d_m_a___t_html_a6d563f8fa43b98a42090d51698735727"><div class="ttname"><a href="struct_l_p_c___g_p_d_m_a___t.html#a6d563f8fa43b98a42090d51698735727">LPC_GPDMA_T::INTERRSTAT</a></div><div class="ttdeci">__I uint32_t INTERRSTAT</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00068">gpdma_18xx_43xx.h:68</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga0e3ee35f724f4ef0cc8e91dfaec761e4"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga0e3ee35f724f4ef0cc8e91dfaec761e4">GPDMA_DMACCxControl_TransferSize</a></div><div class="ttdeci">#define GPDMA_DMACCxControl_TransferSize(n)</div><div class="ttdoc">Macro defines for DMA channel control registers. </div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00086">gpdma_18xx_43xx.h:86</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga4be28419e516ded6affb01c411790f42"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga4be28419e516ded6affb01c411790f42">GPDMA_CONN_MAT0_0</a></div><div class="ttdeci">#define GPDMA_CONN_MAT0_0</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00181">gpdma_18xx_43xx.h:181</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga18c40b7931f0b6cfe8b81f9a982c0641"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga18c40b7931f0b6cfe8b81f9a982c0641">GPDMA_DMACCxControl_DBSize</a></div><div class="ttdeci">#define GPDMA_DMACCxControl_DBSize(n)</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00088">gpdma_18xx_43xx.h:88</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gafd44c148b998d28bc156b947794ad011"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gafd44c148b998d28bc156b947794ad011">GPDMA_BSIZE_1</a></div><div class="ttdeci">#define GPDMA_BSIZE_1</div><div class="ttdoc">GPDMA Burst size in Source and Destination definitions. </div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00214">gpdma_18xx_43xx.h:214</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gacc6deb5ab0e06eded3cdd151754db8f0"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gacc6deb5ab0e06eded3cdd151754db8f0">GPDMA_WIDTH_BYTE</a></div><div class="ttdeci">#define GPDMA_WIDTH_BYTE</div><div class="ttdoc">Width in Source transfer width and Destination transfer width definitions. </div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00226">gpdma_18xx_43xx.h:226</a></div></div>
<div class="ttc" id="gpdma__18xx__43xx_8c_html_aa7e76ac50258d361a03b980c1043df49"><div class="ttname"><a href="gpdma__18xx__43xx_8c.html#aa7e76ac50258d361a03b980c1043df49">configDMAMux</a></div><div class="ttdeci">STATIC uint8_t configDMAMux(uint32_t gpdma_peripheral_connection_number)</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8c_source.html#l00151">gpdma_18xx_43xx.c:151</a></div></div>
<div class="ttc" id="struct_d_m_a___channel_handle__t_html"><div class="ttname"><a href="struct_d_m_a___channel_handle__t.html">DMA_ChannelHandle_t</a></div><div class="ttdoc">DMA channel handle structure. </div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00240">gpdma_18xx_43xx.h:240</a></div></div>
<div class="ttc" id="group___l_p_c___types___public___types_html_gga67a0db04d321a74b7e7fcfd3f1a3f70ba2fd6f336d08340583bd620a7f5694c90"><div class="ttname"><a href="group___l_p_c___types___public___types.html#gga67a0db04d321a74b7e7fcfd3f1a3f70ba2fd6f336d08340583bd620a7f5694c90">ERROR</a></div><div class="ttdef"><b>Definition:</b> <a href="lpc__types_8h_source.html#l00079">lpc_types.h:79</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_ga986bb4a0d10a05ff6284fff871fb86c6"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#ga986bb4a0d10a05ff6284fff871fb86c6">Chip_GPDMA_Interrupt</a></div><div class="ttdeci">Status Chip_GPDMA_Interrupt(LPC_GPDMA_T *pGPDMA, uint8_t ChannelNum)</div><div class="ttdoc">The GPDMA stream interrupt status checking. </div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8c_source.html#l00474">gpdma_18xx_43xx.c:474</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gga2cb59b641cd840f22780c44be1208133a4615bdb6a415ddc02f8eab20a700a17d"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2cb59b641cd840f22780c44be1208133a4615bdb6a415ddc02f8eab20a700a17d">GPDMA_TRANSFERTYPE_P2P_CONTROLLER_SrcPERIPHERAL</a></div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00151">gpdma_18xx_43xx.h:151</a></div></div>
<div class="ttc" id="group___l_p_c___types___public___types_html_gab7d263072f745b4f3913fb0afc434c4e"><div class="ttname"><a href="group___l_p_c___types___public___types.html#gab7d263072f745b4f3913fb0afc434c4e">IntStatus</a></div><div class="ttdeci">enum FlagStatus IntStatus</div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gga2f4aa97bd0ffa5046c8e2b17028d99ccaf89b610470a940617af6bef4f4451aa9"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gga2f4aa97bd0ffa5046c8e2b17028d99ccaf89b610470a940617af6bef4f4451aa9">GPDMA_STAT_INT</a></div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00132">gpdma_18xx_43xx.h:132</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gaa9b006e86536835dfe6f7034ee25d12a"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gaa9b006e86536835dfe6f7034ee25d12a">GPDMA_DMACCxControl_SI</a></div><div class="ttdeci">#define GPDMA_DMACCxControl_SI</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00091">gpdma_18xx_43xx.h:91</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gacdfdf222b40acd9c57260c7b493cc3b5"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gacdfdf222b40acd9c57260c7b493cc3b5">GPDMA_CONN_UART2_Rx</a></div><div class="ttdeci">#define GPDMA_CONN_UART2_Rx</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00192">gpdma_18xx_43xx.h:192</a></div></div>
<div class="ttc" id="struct_g_p_d_m_a___c_h___t_html_a7b2997d55e2bbe71c2f99d5879ca75c3"><div class="ttname"><a href="struct_g_p_d_m_a___c_h___t.html#a7b2997d55e2bbe71c2f99d5879ca75c3">GPDMA_CH_T::CONTROL</a></div><div class="ttdeci">__IO uint32_t CONTROL</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00056">gpdma_18xx_43xx.h:56</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gab3d5bed081680418d665767b721bcc75"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gab3d5bed081680418d665767b721bcc75">GPDMA_CONN_UART3_Tx</a></div><div class="ttdeci">#define GPDMA_CONN_UART3_Tx</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00194">gpdma_18xx_43xx.h:194</a></div></div>
<div class="ttc" id="group___l_p_c___types___public___types_html_gga67a0db04d321a74b7e7fcfd3f1a3f70bac7f69f7c9e5aea9b8f54cf02870e2bf8"><div class="ttname"><a href="group___l_p_c___types___public___types.html#gga67a0db04d321a74b7e7fcfd3f1a3f70bac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a></div><div class="ttdef"><b>Definition:</b> <a href="lpc__types_8h_source.html#l00079">lpc_types.h:79</a></div></div>
<div class="ttc" id="struct_g_p_d_m_a___c_h___c_f_g___t_html_a7aff974420b56393365cc335015ba8df"><div class="ttname"><a href="struct_g_p_d_m_a___c_h___c_f_g___t.html#a7aff974420b56393365cc335015ba8df">GPDMA_CH_CFG_T::TransferWidth</a></div><div class="ttdeci">uint32_t TransferWidth</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00164">gpdma_18xx_43xx.h:164</a></div></div>
<div class="ttc" id="group___c_l_o_c_k__18_x_x__43_x_x_html_gadfa0a46d347a3174c7f67edbaf3a66f8"><div class="ttname"><a href="group___c_l_o_c_k__18_x_x__43_x_x.html#gadfa0a46d347a3174c7f67edbaf3a66f8">Chip_Clock_EnableOpts</a></div><div class="ttdeci">void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)</div><div class="ttdoc">Enables a peripheral clock and sets clock states. </div><div class="ttdef"><b>Definition:</b> <a href="clock__18xx__43xx_8c_source.html#l00654">clock_18xx_43xx.c:654</a></div></div>
<div class="ttc" id="group___g_p_d_m_a__18_x_x__43_x_x_html_gacf1e0929b5098b0c53d0b41d95c2d7e8"><div class="ttname"><a href="group___g_p_d_m_a__18_x_x__43_x_x.html#gacf1e0929b5098b0c53d0b41d95c2d7e8">GPDMA_CONN_ADC_1</a></div><div class="ttdeci">#define GPDMA_CONN_ADC_1</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00206">gpdma_18xx_43xx.h:206</a></div></div>
<div class="ttc" id="struct_d_m_a___transfer_descriptor_html_ad53035ccb28664c56800a73bb20a7c79"><div class="ttname"><a href="struct_d_m_a___transfer_descriptor.html#ad53035ccb28664c56800a73bb20a7c79">DMA_TransferDescriptor::lli</a></div><div class="ttdeci">uint32_t lli</div><div class="ttdef"><b>Definition:</b> <a href="gpdma__18xx__43xx_8h_source.html#l00250">gpdma_18xx_43xx.h:250</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
