

================================================================
== Synthesis Summary Report of 'cordiccart2pol'
================================================================
+ General Information: 
    * Date:           Sun Nov 13 22:57:28 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        cordic_HLS
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |                 Modules                | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |           |           |     |
    |                 & Loops                | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +----------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ cordiccart2pol                        |     -|  0.02|       17|  112.200|         -|       18|     -|        no|     -|   -|  185 (~0%)|   556 (1%)|    -|
    | + cordiccart2pol_Pipeline_cordic_loop  |     -|  0.02|       14|   92.400|         -|       14|     -|        no|     -|   -|  114 (~0%)|  337 (~0%)|    -|
    |  o cordic_loop                         |     -|  6.60|       12|   79.200|         3|        1|    11|       yes|     -|   -|          -|          -|    -|
    +----------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| r         | ap_none | 15       |
| theta     | ap_none | 15       |
| x         | ap_none | 15       |
| y         | ap_none | 15       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------+
| Argument | Direction | Datatype                             |
+----------+-----------+--------------------------------------+
| x        | in        | ap_fixed<15, 3, AP_RND, AP_WRAP, 0>  |
| y        | in        | ap_fixed<15, 3, AP_RND, AP_WRAP, 0>  |
| r        | out       | ap_fixed<15, 3, AP_RND, AP_WRAP, 0>* |
| theta    | out       | ap_fixed<15, 3, AP_RND, AP_WRAP, 0>* |
+----------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| x        | x            | port    |
| y        | y            | port    |
| r        | r            | port    |
| r        | r_ap_vld     | port    |
| theta    | theta        | port    |
| theta    | theta_ap_vld | port    |
+----------+--------------+---------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+---------------+-----+--------+---------+
| Name                                   | DSP | Pragma | Variable      | Op  | Impl   | Latency |
+----------------------------------------+-----+--------+---------------+-----+--------+---------+
| + cordiccart2pol                       | 0   |        |               |     |        |         |
|   x_cordic_V_fu_124_p2                 | -   |        | x_cordic_V    | sub | fabric | 0       |
|   y_cordic_V_fu_130_p2                 | -   |        | y_cordic_V    | sub | fabric | 0       |
|   add_ln859_fu_254_p2                  | -   |        | add_ln859     | add | fabric | 0       |
|   add_ln859_3_fu_266_p2                | -   |        | add_ln859_3   | add | fabric | 0       |
|   add_ln56_fu_297_p2                   | -   |        | add_ln56      | add | fabric | 0       |
|  + cordiccart2pol_Pipeline_cordic_loop | 0   |        |               |     |        |         |
|    add_ln36_fu_130_p2                  | -   |        | add_ln36      | add | fabric | 0       |
|    x_cordic_V_1_fu_175_p2              | -   |        | x_cordic_V_1  | add | fabric | 0       |
|    y_cordic_V_fu_181_p2                | -   |        | y_cordic_V    | sub | fabric | 0       |
|    theta_out_V_1_fu_221_p2             | -   |        | theta_out_V_1 | add | fabric | 0       |
|    x_cordic_V_2_fu_187_p2              | -   |        | x_cordic_V_2  | sub | fabric | 0       |
|    y_cordic_V_1_fu_193_p2              | -   |        | y_cordic_V_1  | add | fabric | 0       |
|    theta_out_V_2_fu_227_p2             | -   |        | theta_out_V_2 | sub | fabric | 0       |
+----------------------------------------+-----+--------+---------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------------------------------+------+------+--------+----------+---------+------+---------+
| Name                                   | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+----------------------------------------+------+------+--------+----------+---------+------+---------+
| + cordiccart2pol                       | 0    | 0    |        |          |         |      |         |
|  + cordiccart2pol_Pipeline_cordic_loop | 0    | 0    |        |          |         |      |         |
|    angles_V_U                          | -    | -    |        | angles_V | rom_1p  | auto | 1       |
+----------------------------------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

