- 来源：[Verilog-教程](https://www.runoob.com/w3cnote/verilog-tutorial.html)
- 1.1-Verilog-教程
- [1.2-Verilog-简介](http://www.runoob.com/w3cnote/verilog-intro.html)
- [1.3-Verilog-环境搭建](http://www.runoob.com/w3cnote/verilog-install.html)
- [1.4-Verilog-设计方法](http://www.runoob.com/w3cnote/verilog-design-method.html)
- [2.1-Verilog-基础语法](http://www.runoob.com/w3cnote/verilog-basic-syntax.html)
- [2.2-Verilog-数值表示](http://www.runoob.com/w3cnote/verilog-number.html)
- [2.3-Verilog-数据类型](http://www.runoob.com/w3cnote/verilog-data-type.html)
- [2.4-Verilog-表达式](http://www.runoob.com/w3cnote/verilog-expression.html)
- [2.5-Verilog-编译指令](http://www.runoob.com/w3cnote/verilog-compile-instruction.html)
- [3.1-Verilog-连续赋值](http://www.runoob.com/w3cnote/verilog-assign.html)
- [3.2-Verilog-时延](http://www.runoob.com/w3cnote/verilog-time-delay.html)
- [4.1-Verilog-过程结构](http://www.runoob.com/w3cnote/verilog-process-structure.html)
- [4.2-Verilog-过程赋值](http://www.runoob.com/w3cnote/verilog-process-assign.html)
- [4.3-Verilog-时序控制](http://www.runoob.com/w3cnote/verilog-timing-control.html)
- [4.4-Verilog-语句块](http://www.runoob.com/w3cnote/verilog-statements-block.html)
- [4.5-Verilog-条件语句](http://www.runoob.com/w3cnote/verilog-condition-statement.html)
- [4.6-Verilog-多路分支语句](http://www.runoob.com/w3cnote/verilog-case.html)
- [4.7-Verilog-循环语句](http://www.runoob.com/w3cnote/verilog-loop.html)
- [4.8-Verilog-过程连续赋值](http://www.runoob.com/w3cnote/verilog-deassign.html)
- [5.1-Verilog-模块与端口](http://www.runoob.com/w3cnote/verilog-module-port.html)
- [5.2-Verilog-模块例化](http://www.runoob.com/w3cnote/verilog-generate.html)
- [5.3-Verilog-带参数例化](http://www.runoob.com/w3cnote/verilog-defparam.html)
- [6.1-Verilog-函数](http://www.runoob.com/w3cnote/verilog-function.html)
- [6.2-Verilog-任务](http://www.runoob.com/w3cnote/verilog-task.html)
- [6.3-Verilog-状态机](http://www.runoob.com/w3cnote/verilog-fsm.html)
- [6.4-Verilog-竞争与冒险](http://www.runoob.com/w3cnote/verilog-competition-hazard.html)
- [6.5-Verilog-避免-Latch](http://www.runoob.com/w3cnote/verilog-latch.html)
- [6.6-Verilog-仿真激励](http://www.runoob.com/w3cnote/verilog-testbench.html)
- [6.7-Verilog-流水线](http://www.runoob.com/w3cnote/verilog-pipeline-design.html)
- [7.1-Verilog-除法器设计](http://www.runoob.com/w3cnote/verilog-dividend.html)
- [7.2-Verilog-并行-FIR-滤波器设计](http://www.runoob.com/w3cnote/verilog-fir.html)
- [7.3-Verilog-串行-FIR-滤波器设计](http://www.runoob.com/w3cnote/verilog-serial-fir.html)
- [7.4-Verilog-CIC-滤波器设计](http://www.runoob.com/w3cnote/verilog-cic.html)
- [7.5-Verilog-FFT-设计](http://www.runoob.com/w3cnote/verilog-fft.html)
- [7.6-Verilog-DDS-设计](http://www.runoob.com/w3cnote/verilog-dds.html)
- [8.1-Verilog-数值转换](http://www.runoob.com/w3cnote/verilog-numerical-conversion.html)
- [Verilog-教程高级篇](/w3cnote/verilog2-tutorial.html)
