# Cbè¨€èª - ä½ãƒ¬ã‚¤ãƒ¤ãƒ¼é–‹ç™ºã‚¢ãƒ—ãƒ­ãƒ¼ãƒ

## æ¦‚è¦

Cbè¨€èªã«ãŠã‘ã‚‹**ã‚·ã‚¹ãƒ†ãƒ ãƒ—ãƒ­ã‚°ãƒ©ãƒŸãƒ³ã‚°ãƒ»ãƒ™ã‚¢ãƒ¡ã‚¿ãƒ«é–‹ç™ºãƒ»OSé–‹ç™º**ã®ãŸã‚ã®æŠ€è¡“ã‚¢ãƒ—ãƒ­ãƒ¼ãƒã‚’è©³ç´°ã«å®šç¾©ã—ã¾ã™ã€‚C/C++/Rustã«åŒ¹æ•µã™ã‚‹ä½ãƒ¬ã‚¤ãƒ¤ãƒ¼åˆ¶å¾¡èƒ½åŠ›ã¨ã€ç¾ä»£çš„ãªå‹å®‰å…¨æ€§ãƒ»é–‹ç™ºä½“é¨“ã‚’ä¸¡ç«‹ã™ã‚‹ã“ã¨ã‚’ç›®æŒ‡ã—ã¾ã™ã€‚

## ğŸ¯ ä½ãƒ¬ã‚¤ãƒ¤ãƒ¼é–‹ç™ºã®ç›®æ¨™

### å¯¾è±¡é ˜åŸŸ
- **OS Kernel Development**: ãƒã‚¤ã‚¯ãƒ­ã‚«ãƒ¼ãƒãƒ«ãƒ»ãƒ¢ãƒãƒªã‚·ãƒƒã‚¯ã‚«ãƒ¼ãƒãƒ«
- **Device Driver Development**: ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢ãƒ‰ãƒ©ã‚¤ãƒãƒ¼
- **Embedded Systems**: IoTãƒ»çµ„ã¿è¾¼ã¿ã‚·ã‚¹ãƒ†ãƒ   
- **Bootloader Development**: UEFIãƒ»Legacy BIOSå¯¾å¿œ
- **Real-time Systems**: ãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ åˆ¶å¾¡ã‚·ã‚¹ãƒ†ãƒ 
- **High-Performance Computing**: æ•°å€¤è¨ˆç®—ãƒ»ç§‘å­¦æŠ€è¡“è¨ˆç®—

## ğŸ› ï¸ æŠ€è¡“å®Ÿè£…ä»•æ§˜

### ãƒ¡ãƒ¢ãƒªç®¡ç†ã‚¢ãƒ—ãƒ­ãƒ¼ãƒ

#### 1. Manual Memory Management
```cb
// ç›´æ¥ãƒ¡ãƒ¢ãƒªæ“ä½œ
unsafe fn allocate_pages(count: usize) -> *mut u8 {
    let addr = 0x100000 as *mut u8; // ç‰©ç†ã‚¢ãƒ‰ãƒ¬ã‚¹ç›´æ¥æŒ‡å®š
    let size = count * 4096;
    
    // ãƒšãƒ¼ã‚¸ãƒ†ãƒ¼ãƒ–ãƒ«æ“ä½œ
    for i in 0..count {
        let page_addr = addr.offset((i * 4096) as isize);
        map_physical_page(page_addr, PageFlags::WRITABLE | PageFlags::PRESENT);
    }
    
    addr
}

// ã‚¹ãƒãƒ¼ãƒˆãƒã‚¤ãƒ³ã‚¿ãƒ¼ï¼ˆã‚ªãƒ—ã‚·ãƒ§ãƒ³ï¼‰
fn safe_allocate<T>() -> Box<T> {
    Box::new_in(T::default(), KernelAllocator)
}
```

#### 2. Zero-Runtime-Cost Abstractions
```cb
// ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«æ™‚ã«æœ€é©åŒ–ã•ã‚Œã‚‹ã‚¤ãƒ†ãƒ¬ãƒ¼ã‚¿ãƒ¼
fn process_array(data: &[u32]) -> u32 {
    data.iter()
        .filter(|&x| x % 2 == 0)
        .map(|&x| x * 2)
        .fold(0, |acc, x| acc + x)
    // â†’ å˜ç´”ãªforãƒ«ãƒ¼ãƒ—ã«æœ€é©åŒ–ã•ã‚Œã‚‹
}
```

### ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢ã‚¢ã‚¯ã‚»ã‚¹

#### 1. Port I/O Operations
```cb
// x86 I/Oãƒãƒ¼ãƒˆæ“ä½œ
#[inline(always)]
unsafe fn outb(port: u16, value: u8) {
    asm!("out %al, %dx" :: "{al}"(value), "{dx}"(port) :: "volatile");
}

#[inline(always)]
unsafe fn inb(port: u16) -> u8 {
    let value: u8;
    asm!("in %dx, %al" : "={al}"(value) : "{dx}"(port) :: "volatile");
    value
}

// ä½¿ç”¨ä¾‹: ã‚­ãƒ¼ãƒœãƒ¼ãƒ‰åˆ¶å¾¡
fn read_keyboard() -> Option<u8> {
    let status = unsafe { inb(0x64) };
    if status & 1 != 0 {
        Some(unsafe { inb(0x60) })
    } else {
        None
    }
}
```

#### 2. Memory-Mapped I/O
```cb
// MMIOæ“ä½œ
struct MmioRegister<T> {
    addr: *mut T
}

impl<T> MmioRegister<T> {
    unsafe fn new(addr: usize) -> Self {
        Self { addr: addr as *mut T }
    }
    
    unsafe fn read(&self) -> T {
        core::ptr::read_volatile(self.addr)
    }
    
    unsafe fn write(&mut self, value: T) {
        core::ptr::write_volatile(self.addr, value);
    }
}

// ä½¿ç”¨ä¾‹: UARTåˆ¶å¾¡
struct Uart {
    data: MmioRegister<u8>,
    status: MmioRegister<u8>
}

impl Uart {
    fn new(base_addr: usize) -> Self {
        unsafe {
            Self {
                data: MmioRegister::new(base_addr),
                status: MmioRegister::new(base_addr + 4)
            }
        }
    }
    
    fn write_char(&mut self, c: u8) {
        // ãƒ“ã‚¸ãƒ¼å¾…ã¡
        while unsafe { self.status.read() } & 0x20 == 0 {}
        unsafe { self.data.write(c); }
    }
}
```

### å‰²ã‚Šè¾¼ã¿ãƒãƒ³ãƒ‰ãƒªãƒ³ã‚°

#### 1. Interrupt Service Routines
```cb
// å‰²ã‚Šè¾¼ã¿ãƒãƒ³ãƒ‰ãƒ©ãƒ¼å®šç¾©
#[interrupt]
fn timer_interrupt(frame: &mut InterruptFrame) {
    static mut TICK: u64 = 0;
    
    unsafe {
        TICK += 1;
        if TICK % 1000 == 0 {
            print!("Timer tick: {}\n", TICK);
        }
    }
    
    // EOIé€ä¿¡
    unsafe { outb(0x20, 0x20); }
}

#[interrupt]
fn page_fault(frame: &mut InterruptFrame, error_code: u64) {
    let fault_addr: usize;
    unsafe {
        asm!("mov %cr2, %rax" : "={rax}"(fault_addr) ::: "volatile");
    }
    
    panic!("Page fault at 0x{:x}, error: 0x{:x}", fault_addr, error_code);
}

// å‰²ã‚Šè¾¼ã¿ãƒ†ãƒ¼ãƒ–ãƒ«è¨­å®š
fn setup_interrupts() {
    let mut idt = InterruptDescriptorTable::new();
    idt[Interrupts::Timer] = timer_interrupt;
    idt[Interrupts::PageFault] = page_fault;
    idt.load();
}
```

### ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£å›ºæœ‰ã‚³ãƒ¼ãƒ‰

#### 1. x86_64 å®Ÿè£…
```cb
// CPUã‚³ãƒ³ãƒ†ã‚­ã‚¹ãƒˆåˆ‡ã‚Šæ›¿ãˆ
#[repr(C)]
struct Context {
    rsp: u64,
    r15: u64, r14: u64, r13: u64, r12: u64,
    rbx: u64, rbp: u64
}

impl Context {
    #[naked]
    unsafe extern "C" fn switch(old: *mut Context, new: *const Context) {
        asm!(
            "mov %rsp, 0(%rdi)
             mov %r15, 8(%rdi)
             mov %r14, 16(%rdi)
             mov %r13, 24(%rdi)
             mov %r12, 32(%rdi)
             mov %rbx, 40(%rdi)
             mov %rbp, 48(%rdi)
             
             mov 0(%rsi), %rsp
             mov 8(%rsi), %r15
             mov 16(%rsi), %r14
             mov 24(%rsi), %r13
             mov 32(%rsi), %r12
             mov 40(%rsi), %rbx
             mov 48(%rsi), %rbp
             ret"
            ::: "memory" : "volatile"
        );
    }
}
```

#### 2. ARM64 å®Ÿè£…
```cb
// ARM64 ã‚·ã‚¹ãƒ†ãƒ ãƒ¬ã‚¸ã‚¹ã‚¿ã‚¢ã‚¯ã‚»ã‚¹
fn get_current_el() -> u8 {
    let el: u64;
    unsafe {
        asm!("mrs {}, CurrentEL", out(reg) el);
    }
    ((el >> 2) & 0x3) as u8
}

fn enable_mmu() {
    unsafe {
        asm!("
            msr ttbr0_el1, {}
            msr mair_el1, {}
            msr tcr_el1, {}
            
            mrs x0, sctlr_el1
            orr x0, x0, #1
            msr sctlr_el1, x0
            isb
        ",
        in(reg) KERNEL_PAGE_TABLE,
        in(reg) MAIR_VALUE,
        in(reg) TCR_VALUE
        );
    }
}
```

## ğŸ”§ å®Ÿè¡Œæ™‚ã‚·ã‚¹ãƒ†ãƒ è¨­è¨ˆ

### ãƒ™ã‚¢ãƒ¡ã‚¿ãƒ«ãƒ©ãƒ³ã‚¿ã‚¤ãƒ 

#### 1. No-std Environment
```cb
#![no_std]
#![no_main]

// ãƒ‘ãƒ‹ãƒƒã‚¯ãƒãƒ³ãƒ‰ãƒ©ãƒ¼
#[panic_handler]
fn panic(info: &PanicInfo) -> ! {
    if let Some(location) = info.location() {
        println!("Panic at {}:{}", location.file(), location.line());
    }
    if let Some(message) = info.message() {
        println!("Message: {}", message);
    }
    
    loop {
        unsafe { asm!("hlt"); }
    }
}

// ãƒ¡ãƒ¢ãƒªã‚¢ãƒ­ã‚±ãƒ¼ã‚¿ãƒ¼
#[global_allocator]
static ALLOCATOR: BumpAllocator = BumpAllocator::new();

struct BumpAllocator {
    heap_start: usize,
    heap_size: usize,
    next: AtomicUsize,
}
```

#### 2. Boot Protocol
```cb
// ãƒãƒ«ãƒãƒ–ãƒ¼ãƒˆå¯¾å¿œ
#[repr(C)]
struct MultibootInfo {
    flags: u32,
    mem_lower: u32,
    mem_upper: u32,
    boot_device: u32,
    // ... ãã®ä»–ã®ãƒ•ã‚£ãƒ¼ãƒ«ãƒ‰
}

#[no_mangle]
pub extern "C" fn kernel_main(multiboot_info: *const MultibootInfo) -> ! {
    unsafe {
        // VGAå‡ºåŠ›åˆæœŸåŒ–
        vga::initialize();
        println!("Cb OS Kernel v1.0");
        
        // ãƒ¡ãƒ¢ãƒªãƒãƒƒãƒ—è§£æ
        let info = &*multiboot_info;
        let available_memory = (info.mem_upper as usize) * 1024;
        println!("Available memory: {} KB", available_memory / 1024);
        
        // å‰²ã‚Šè¾¼ã¿åˆæœŸåŒ–
        interrupts::init();
        
        // ãƒ¡ã‚¤ãƒ³ãƒ«ãƒ¼ãƒ—
        kernel_loop();
    }
}
```

### ãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ å¯¾å¿œ

#### 1. æ±ºå®šè«–çš„ã‚¹ã‚±ã‚¸ãƒ¥ãƒ¼ãƒªãƒ³ã‚°
```cb
struct RealTimeTask {
    priority: u8,
    period: Duration,
    deadline: Duration,
    wcet: Duration, // Worst Case Execution Time
    next_release: Instant
}

struct RTScheduler {
    tasks: Vec<RealTimeTask>,
    current_task: Option<TaskId>
}

impl RTScheduler {
    // Earliest Deadline First ã‚¢ãƒ«ã‚´ãƒªã‚ºãƒ 
    fn schedule(&mut self) -> Option<TaskId> {
        let now = Instant::now();
        
        self.tasks
            .iter()
            .enumerate()
            .filter(|(_, task)| task.next_release <= now)
            .min_by_key(|(_, task)| task.deadline)
            .map(|(id, _)| TaskId(id))
    }
}
```

#### 2. å‰²ã‚Šè¾¼ã¿é…å»¶æœ€å°åŒ–
```cb
// é«˜é€Ÿå‰²ã‚Šè¾¼ã¿å‡¦ç†
#[interrupt(priority = "highest")]
fn critical_interrupt() {
    // æœ€å°é™ã®å‡¦ç†ã®ã¿
    unsafe {
        CRITICAL_FLAG.store(true, Ordering::Release);
    }
    // è©³ç´°å‡¦ç†ã¯å¾Œã§ã‚¿ã‚¹ã‚¯ã§å®Ÿè¡Œ
    schedule_deferred_work(process_critical_data);
}

// å‰²ã‚Šè¾¼ã¿ç¦æ­¢åŒºé–“æœ€å°åŒ–
fn critical_section<T, F: FnOnce() -> T>(f: F) -> T {
    let flags = disable_interrupts();
    let result = f();
    restore_interrupts(flags);
    result
}
```

## ğŸ¯ æœ€é©åŒ–æˆ¦ç•¥

### 1. Zero-Cost Abstractions
- **ã‚³ãƒ³ãƒ‘ã‚¤ãƒ«æ™‚è¨ˆç®—**: `const fn` ã«ã‚ˆã‚‹å®šæ•°ç•³ã¿è¾¼ã¿
- **ã‚¤ãƒ³ãƒ©ã‚¤ãƒ³å±•é–‹**: `#[inline(always)]` ã«ã‚ˆã‚‹é–¢æ•°å‘¼ã³å‡ºã—å‰Šé™¤
- **LLVMæœ€é©åŒ–**: `-O3` ãƒ¬ãƒ™ãƒ«ã®ç©æ¥µçš„æœ€é©åŒ–

### 2. ãƒ¡ãƒ¢ãƒªåŠ¹ç‡
- **ã‚¹ã‚¿ãƒƒã‚¯ã‚¢ãƒ­ã‚±ãƒ¼ã‚·ãƒ§ãƒ³å„ªå…ˆ**: ãƒ’ãƒ¼ãƒ—ä½¿ç”¨é‡æœ€å°åŒ–
- **Copyå‹æœ€é©åŒ–**: å°ã•ãªæ§‹é€ ä½“ã®ã‚³ãƒ”ãƒ¼æ¸¡ã—
- **ãƒ¡ãƒ¢ãƒªãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆåˆ¶å¾¡**: `#[repr(C)]` ã«ã‚ˆã‚‹é…ç½®æŒ‡å®š

### 3. å®Ÿè¡Œæ™‚ã‚ªãƒ¼ãƒãƒ¼ãƒ˜ãƒƒãƒ‰å‰Šé™¤
- **å‹•çš„ãƒ‡ã‚£ã‚¹ãƒ‘ãƒƒãƒæ’é™¤**: é™çš„ãƒ‡ã‚£ã‚¹ãƒ‘ãƒƒãƒã®å„ªå…ˆ
- **ä¾‹å¤–å‡¦ç†æœ€é©åŒ–**: Resultå‹ã«ã‚ˆã‚‹ã‚¼ãƒ­ã‚³ã‚¹ãƒˆä¾‹å¤–
- **RAII**: ã‚¹ã‚³ãƒ¼ãƒ—ãƒ™ãƒ¼ã‚¹ã®ãƒªã‚½ãƒ¼ã‚¹ç®¡ç†

## ğŸ“Š ãƒ‘ãƒ•ã‚©ãƒ¼ãƒãƒ³ã‚¹ç›®æ¨™

### ãƒ™ãƒ³ãƒãƒãƒ¼ã‚¯æŒ‡æ¨™
- **C/C++æ¯”è¼ƒ**: 95-100% ã®æ€§èƒ½é”æˆ
- **Rustæ¯”è¼ƒ**: 98-102% ã®æ€§èƒ½ï¼ˆåŒç­‰ãƒ¬ãƒ™ãƒ«ï¼‰
- **ãƒ¡ãƒ¢ãƒªä½¿ç”¨é‡**: Cæ¯”è¼ƒã§105%ä»¥å†…
- **ãƒã‚¤ãƒŠãƒªã‚µã‚¤ã‚º**: æœ€é©åŒ–ã«ã‚ˆã‚Šæœ€å°åŒ–

### ãƒ¬ã‚¤ãƒ†ãƒ³ã‚·ãƒ¼è¦ä»¶
- **å‰²ã‚Šè¾¼ã¿å¿œç­”æ™‚é–“**: 10Î¼sä»¥å†…
- **ã‚³ãƒ³ãƒ†ã‚­ã‚¹ãƒˆã‚¹ã‚¤ãƒƒãƒ**: 1Î¼sä»¥å†…  
- **ã‚·ã‚¹ãƒ†ãƒ ã‚³ãƒ¼ãƒ«**: 100nsä»¥å†…
- **ãƒ¡ãƒ¢ãƒªã‚¢ãƒ­ã‚±ãƒ¼ã‚·ãƒ§ãƒ³**: O(1) æ™‚é–“è¨ˆç®—é‡

## ğŸ”§ é–‹ç™ºãƒ„ãƒ¼ãƒ«ã‚µãƒãƒ¼ãƒˆ

### ãƒ‡ãƒãƒƒã‚°æ©Ÿèƒ½
- **GDBçµ±åˆ**: DWARFå½¢å¼ãƒ‡ãƒãƒƒã‚°æƒ…å ±
- **QEMUçµ±åˆ**: ä»®æƒ³ç’°å¢ƒã§ã® kernel ãƒ‡ãƒãƒƒã‚°
- **ã‚·ãƒªã‚¢ãƒ«å‡ºåŠ›**: early-print æ©Ÿèƒ½
- **ãƒ¡ãƒ¢ãƒªãƒ€ãƒ³ãƒ—**: ã‚¯ãƒ©ãƒƒã‚·ãƒ¥æ™‚ã®è‡ªå‹•ãƒ€ãƒ³ãƒ—

### è§£æãƒ„ãƒ¼ãƒ«
- **é™çš„è§£æ**: æœªå®šç¾©å‹•ä½œã®æ¤œå‡º
- **å®Ÿè¡Œæ™‚ãƒã‚§ãƒƒã‚¯**: AddressSanitizerå¯¾å¿œ
- **ãƒ—ãƒ­ãƒ•ã‚¡ã‚¤ãƒªãƒ³ã‚°**: perf/valgrindé€£æº
- **Coverage**: ãƒ†ã‚¹ãƒˆã‚«ãƒãƒ¬ãƒƒã‚¸æ¸¬å®š

## ğŸ¯ å®Ÿè£…ãƒã‚¤ãƒ«ã‚¹ãƒˆãƒ¼ãƒ³

### Phase 8A: ãƒ™ã‚¢ãƒ¡ã‚¿ãƒ«åŸºç›¤ (3é€±é–“)
- [ ] no-stdç’°å¢ƒæ§‹ç¯‰
- [ ] ã‚¤ãƒ³ãƒ©ã‚¤ãƒ³ã‚¢ã‚»ãƒ³ãƒ–ãƒªå¯¾å¿œ
- [ ] ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢ã‚¢ã‚¯ã‚»ã‚¹ API
- [ ] åŸºæœ¬çš„ãªå‰²ã‚Šè¾¼ã¿å‡¦ç†

### Phase 8B: ã‚·ã‚¹ãƒ†ãƒ æ©Ÿèƒ½ (3é€±é–“)
- [ ] ãƒ¡ãƒ¢ãƒªç®¡ç†ï¼ˆç‰©ç†ãƒ»ä»®æƒ³ï¼‰
- [ ] ãƒ—ãƒ­ã‚»ã‚¹ãƒ»ã‚¿ã‚¹ã‚¯ç®¡ç†
- [ ] ãƒ•ã‚¡ã‚¤ãƒ«ã‚·ã‚¹ãƒ†ãƒ åŸºç›¤
- [ ] ãƒãƒƒãƒˆãƒ¯ãƒ¼ã‚¯ã‚¹ã‚¿ãƒƒã‚¯åŸºç›¤

### Phase 8C: æœ€é©åŒ–ãƒ»å®‰å®šåŒ– (2é€±é–“)
- [ ] æ€§èƒ½æœ€é©åŒ–
- [ ] å®‰å®šæ€§å‘ä¸Š
- [ ] ãƒ†ã‚¹ãƒˆç’°å¢ƒæ§‹ç¯‰
- [ ] ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆæ•´å‚™

---

**å¯¾è±¡èª­è€…**: ã‚·ã‚¹ãƒ†ãƒ ãƒ—ãƒ­ã‚°ãƒ©ãƒãƒ¼ã€OSé–‹ç™ºè€…ã€çµ„ã¿è¾¼ã¿é–‹ç™ºè€…  
**æ›´æ–°æ—¥**: 2025å¹´9æœˆ20æ—¥  
**é–¢é€£æ–‡æ›¸**: [future_roadmap.md](future_roadmap.md), [webframework_concept.md](webframework_concept.md)
