# 32-bit-Comparator-Design-and-Complete-SystemVerilog-Testbench-Architecture
![image](https://github.com/user-attachments/assets/afe1875e-1d13-4ca1-9d8c-dee6c5bc4440)
![image](https://github.com/user-attachments/assets/c87b3bad-1097-4013-b560-b82eb33861d2)

![image](https://github.com/user-attachments/assets/abbd7011-b1dc-4d8b-80d9-2ee5d2a83338)
