// Library - TOP, Cell - top, View - schematic
// LAST TIME SAVED: Feb 12 01:22:56 2024
// NETLIST TIME: Feb 12 01:30:42 2024
`timescale 1ns / 1ps 

`worklib TOP
`view schematic

(* cds_ams_schematic *) 
(* dfII_lib="TOP", dfII_cell="top", dfII_view="schematic", worklib_name="TOP", view_name="schematic", last_save_time="Feb 12 01:22:56 2024" *)

module top (CLK, ENABLE, GNDA, GNDD, GNDHV, GNDOHV, GNDOR, GNDORA, INL, 
    OUT0, OUT1, OUT2, OUTHV, OUTL, PSUB, RESET, VDDA, VDDD, VDDHV, 
    VDDOR, VDDORA);

inout  CLK, ENABLE, GNDA, GNDD, GNDHV, GNDOHV, GNDOR, GNDORA, INL, 
    OUT0, OUT1, OUT2, OUTHV, OUTL, PSUB, RESET, VDDA, VDDD, VDDHV, 
    VDDOR, VDDORA;

// Buses in the design

wire  [7:0]  out;

