--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 6.109 ns
From           : reset
To             : key_coding:key_coding_1|a_control_temp[2]
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 56.618 ns
From           : DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg9
To             : sin_data[0]
From Clock     : clk
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -1.411 ns
From           : reset
To             : key_coding:key_coding_1|set_waveform_temp[1]
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'clk'
Slack          : N/A
Required Time  : None
Actual Time    : 10.22 MHz ( period = 97.848 ns )
From           : key_coding:key_coding_1|a_control_temp[3]
To             : TLC5615:TLC5615_1|DIN_REG[0]
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Clock Hold: 'clk'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : key:key_2|key_out
To             : key_coding:key_coding_1|f_control_temp[20]
From Clock     : clk
To Clock       : clk
Failed Paths   : 23

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 23

--------------------------------------------------------------------------------------

