Warning: Can't read link_library file '/usr/local/cell_lib/CBDK_TSMC40_Arm_v0.5/CIC/SynopsysDC/db/sc9_base_lvt/sc9_cln40g_base_lvt_tt_typical_max_0p90v_25c.db'. (UID-3)
Error: Could not read the following target libraries:
sc9_cln40g_base_lvt_tt_typical_max_0p90v_25c.db 
 (UIO-3)
Warning: Can't read link_library file '/usr/local/cell_lib/CBDK_TSMC40_Arm_v0.5/CIC/SynopsysDC/db/sc9_base_lvt/sc9_cln40g_base_lvt_tt_typical_max_0p90v_25c.db'. (UID-3)
Warning: Can't read link_library file '/usr/local/cell_lib/CBDK_TSMC40_Arm_v0.5/CIC/SynopsysDC/db/sc9_base_lvt/sc9_cln40g_base_lvt_tt_typical_max_0p90v_25c.db'. (UID-3)
Warning: Can't read link_library file '/usr/local/cell_lib/CBDK_TSMC40_Arm_v0.5/CIC/SynopsysDC/db/sc9_base_lvt/sc9_cln40g_base_lvt_tt_typical_max_0p90v_25c.db'. (UID-3)
 
****************************************
Report : area
Design : acc
Version: J-2014.09-SP1
Date   : Fri Mar 23 15:15:06 2018
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    gtech (File: /usr/local/eda_tools/synthesis/cur/libraries/syn/gtech.db)

Number of ports:                           67
Number of nets:                           206
Number of cells:                           77
Number of combinational cells:              8
Number of sequential cells:                68
Number of macros/black boxes:               0
Number of buf/inv:                          5
Number of references:                       8

Combinational area:                  0.000000
Buf/Inv area:                        0.000000
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                     0.000000
Total area:                 undefined

Information: This design contains unmapped logic. (RPT-7)
1
