<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="four_bit_alu.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="four_bit_alu.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="four_bit_alu.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="four_bit_alu.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="four_bit_alu.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="four_bit_alu.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="four_bit_alu.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="four_bit_alu.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="four_bit_alu.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="four_bit_alu.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_alu.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="four_bit_alu.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="four_bit_alu.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="four_bit_alu.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="four_bit_alu.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="four_bit_alu.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="four_bit_alu.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="four_bit_alu.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="four_bit_alu.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="four_bit_alu_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="four_bit_alu_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="four_bit_alu_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="four_bit_alu_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="four_bit_alu_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="four_bit_alu_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="four_bit_alu_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="four_bit_alu_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="four_bit_alu_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="four_bit_alu_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="four_bit_alu_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="four_bit_alu_summary.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="four_bit_alu_tb_vhd_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_alu_tb_vhd_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="four_bit_alu_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_alu_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="four_bit_alu_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="four_bit_shifter.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="four_bit_shifter.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="four_bit_shifter.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="four_bit_shifter.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_shifter.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="four_bit_shifter.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="four_bit_shifter.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="four_bit_shifter.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="four_bit_shifter_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_shifter_tb_vhd_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="four_bit_shifter_tb_vhd_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="four_bit_shifter_tb_vhd_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_shifter_tb_vhd_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_shifter_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="four_bit_shifter_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1508950660" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1508950660">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1508950660" xil_pn:in_ck="4259073556802496920" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1508950660">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="four_bit_LAC.vhd"/>
      <outfile xil_pn:name="four_bit_adder.vhd"/>
      <outfile xil_pn:name="four_bit_adder_tb.vhd"/>
      <outfile xil_pn:name="four_bit_alu.vhd"/>
      <outfile xil_pn:name="four_bit_alu_tb.vhd"/>
      <outfile xil_pn:name="four_bit_arithmetic_unit.vhd"/>
      <outfile xil_pn:name="four_bit_arithmetic_unit_tb.vhd"/>
      <outfile xil_pn:name="four_bit_lac_adder.vhd"/>
      <outfile xil_pn:name="four_bit_lac_adder_tb.vhd"/>
      <outfile xil_pn:name="four_bit_lac_tb.vhd"/>
      <outfile xil_pn:name="four_bit_shifter.vhd"/>
      <outfile xil_pn:name="four_bit_shifter_tb.vhd"/>
      <outfile xil_pn:name="four_input_mux.vhd"/>
      <outfile xil_pn:name="four_input_mux_tb.vhd"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="half_adder.vhd"/>
      <outfile xil_pn:name="logic_slice.vhd"/>
      <outfile xil_pn:name="logic_slice_tb.vhd"/>
      <outfile xil_pn:name="nbit_adder.vhd"/>
      <outfile xil_pn:name="nbit_adder_tb.vhd"/>
      <outfile xil_pn:name="nbit_logic_unit.vhd"/>
      <outfile xil_pn:name="nbit_logic_unit_tb.vhd"/>
      <outfile xil_pn:name="nbit_two_input_mux.vhd"/>
      <outfile xil_pn:name="nbit_two_input_mux_tb.vhd"/>
      <outfile xil_pn:name="nbit_xor_control.vhd"/>
      <outfile xil_pn:name="nbit_xor_control_tb.vhd"/>
      <outfile xil_pn:name="not_gate.vhd"/>
      <outfile xil_pn:name="shift_control_logic.vhd"/>
      <outfile xil_pn:name="shift_control_logic_tb.vhd"/>
      <outfile xil_pn:name="shift_rotate.vhd"/>
      <outfile xil_pn:name="shift_rotate_tb.vhd"/>
      <outfile xil_pn:name="two_input_and.vhd"/>
      <outfile xil_pn:name="two_input_or.vhd"/>
      <outfile xil_pn:name="two_input_xor.vhd"/>
      <outfile xil_pn:name="two_to_one_mux.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1508950717" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6648860934830539130" xil_pn:start_ts="1508950717">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508950717" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3378816662563067396" xil_pn:start_ts="1508950717">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508950662" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7621793174340561755" xil_pn:start_ts="1508950662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1508950662" xil_pn:in_ck="4259073556802496920" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1508950662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="four_bit_LAC.vhd"/>
      <outfile xil_pn:name="four_bit_adder.vhd"/>
      <outfile xil_pn:name="four_bit_adder_tb.vhd"/>
      <outfile xil_pn:name="four_bit_alu.vhd"/>
      <outfile xil_pn:name="four_bit_alu_tb.vhd"/>
      <outfile xil_pn:name="four_bit_arithmetic_unit.vhd"/>
      <outfile xil_pn:name="four_bit_arithmetic_unit_tb.vhd"/>
      <outfile xil_pn:name="four_bit_lac_adder.vhd"/>
      <outfile xil_pn:name="four_bit_lac_adder_tb.vhd"/>
      <outfile xil_pn:name="four_bit_lac_tb.vhd"/>
      <outfile xil_pn:name="four_bit_shifter.vhd"/>
      <outfile xil_pn:name="four_bit_shifter_tb.vhd"/>
      <outfile xil_pn:name="four_input_mux.vhd"/>
      <outfile xil_pn:name="four_input_mux_tb.vhd"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="half_adder.vhd"/>
      <outfile xil_pn:name="logic_slice.vhd"/>
      <outfile xil_pn:name="logic_slice_tb.vhd"/>
      <outfile xil_pn:name="nbit_adder.vhd"/>
      <outfile xil_pn:name="nbit_adder_tb.vhd"/>
      <outfile xil_pn:name="nbit_logic_unit.vhd"/>
      <outfile xil_pn:name="nbit_logic_unit_tb.vhd"/>
      <outfile xil_pn:name="nbit_two_input_mux.vhd"/>
      <outfile xil_pn:name="nbit_two_input_mux_tb.vhd"/>
      <outfile xil_pn:name="nbit_xor_control.vhd"/>
      <outfile xil_pn:name="nbit_xor_control_tb.vhd"/>
      <outfile xil_pn:name="not_gate.vhd"/>
      <outfile xil_pn:name="shift_control_logic.vhd"/>
      <outfile xil_pn:name="shift_control_logic_tb.vhd"/>
      <outfile xil_pn:name="shift_rotate.vhd"/>
      <outfile xil_pn:name="shift_rotate_tb.vhd"/>
      <outfile xil_pn:name="two_input_and.vhd"/>
      <outfile xil_pn:name="two_input_or.vhd"/>
      <outfile xil_pn:name="two_input_xor.vhd"/>
      <outfile xil_pn:name="two_to_one_mux.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1508950721" xil_pn:in_ck="4259073556802496920" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1312426056871076054" xil_pn:start_ts="1508950717">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="four_bit_shifter_tb_vhd_beh.prj"/>
      <outfile xil_pn:name="four_bit_shifter_tb_vhd_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1508950721" xil_pn:in_ck="-81616861380840429" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4665965665008924867" xil_pn:start_ts="1508950721">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="four_bit_shifter_tb_vhd_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1508950868" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1508950868">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1508951264" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2125632091502455981" xil_pn:start_ts="1508951264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508951264" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7585316472262481010" xil_pn:start_ts="1508951264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508951264" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1508951264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508951264" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1981202127710302575" xil_pn:start_ts="1508951264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508951264" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297157603645" xil_pn:start_ts="1508951264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508951264" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2363735402796694552" xil_pn:start_ts="1508951264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508951270" xil_pn:in_ck="7316141081791153389" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3435816049916082111" xil_pn:start_ts="1508951264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="four_bit_shifter.lso"/>
      <outfile xil_pn:name="four_bit_shifter.ngc"/>
      <outfile xil_pn:name="four_bit_shifter.ngr"/>
      <outfile xil_pn:name="four_bit_shifter.prj"/>
      <outfile xil_pn:name="four_bit_shifter.stx"/>
      <outfile xil_pn:name="four_bit_shifter.syr"/>
      <outfile xil_pn:name="four_bit_shifter.xst"/>
      <outfile xil_pn:name="four_bit_shifter_tb_vhd_beh.prj"/>
      <outfile xil_pn:name="four_bit_shifter_tb_vhd_stx_beh.prj"/>
      <outfile xil_pn:name="four_bit_shifter_vhdl.prj"/>
      <outfile xil_pn:name="four_bit_shifter_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1508951167" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8103565196243592205" xil_pn:start_ts="1508951167">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
