set a(0-1354) {NAME asn(acc#8(0))#1 TYPE ASSIGN PAR 0-1353 XREFS 79105 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-1360 {}}} SUCCS {{258 0 0-1360 {}}} CYCLES {}}
set a(0-1355) {NAME asn(acc#8(1))#1 TYPE ASSIGN PAR 0-1353 XREFS 79106 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-1360 {}}} SUCCS {{258 0 0-1360 {}}} CYCLES {}}
set a(0-1356) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-1353 XREFS 79107 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-1360 {}}} SUCCS {{258 0 0-1360 {}}} CYCLES {}}
set a(0-1357) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-1353 XREFS 79108 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-1360 {}}} SUCCS {{258 0 0-1360 {}}} CYCLES {}}
set a(0-1358) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-1353 XREFS 79109 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-1360 {}}} SUCCS {{258 0 0-1360 {}}} CYCLES {}}
set a(0-1359) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-1353 XREFS 79110 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-1360 {}}} SUCCS {{259 0 0-1360 {}}} CYCLES {}}
set a(0-1361) {NAME aif#47:aif:aif:asn(aif#47:land.sva#1) TYPE ASSIGN PAR 0-1360 XREFS 79111 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {} SUCCS {{258 0 0-1676 {}}} CYCLES {}}
set a(0-1362) {NAME aif#45:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-1360 XREFS 79112 LOC {0 0.9999999250000037 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {} SUCCS {{258 0 0-1657 {}}} CYCLES {}}
set a(0-1363) {NAME aif#41:aif:aif:asn(aif#41:land.sva#1) TYPE ASSIGN PAR 0-1360 XREFS 79113 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {} SUCCS {{258 0 0-1681 {}}} CYCLES {}}
set a(0-1364) {NAME aif#39:aif:asn(land#12.sva#1) TYPE ASSIGN PAR 0-1360 XREFS 79114 LOC {0 0.9999999250000037 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {} SUCCS {{258 0 0-1630 {}}} CYCLES {}}
set a(0-1365) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-1360 XREFS 79115 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 3 0.40364405481779725} PREDS {} SUCCS {{258 0 0-1605 {}}} CYCLES {}}
set a(0-1366) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-1360 XREFS 79116 LOC {0 0.9999999250000037 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {} SUCCS {{258 0 0-1603 {}}} CYCLES {}}
set a(0-1367) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-1360 XREFS 79117 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 3 0.40364405481779725} PREDS {} SUCCS {{258 0 0-1570 {}}} CYCLES {}}
set a(0-1368) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-1360 XREFS 79118 LOC {0 0.9999999250000037 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {} SUCCS {{258 0 0-1568 {}}} CYCLES {}}
set a(0-1369) {NAME acc:asn(acc#8(1).sva#2) TYPE ASSIGN PAR 0-1360 XREFS 79119 LOC {0 0.9999999250000037 2 0.18912839054358047 2 0.18912839054358047 2 0.4470618526469074} PREDS {} SUCCS {{258 0 0-1535 {}}} CYCLES {}}
set a(0-1370) {NAME aif#17:aif#1:asn(land#4.sva#1) TYPE ASSIGN PAR 0-1360 XREFS 79120 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {} SUCCS {{258 0 0-1532 {}}} CYCLES {}}
set a(0-1371) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-1360 XREFS 79121 LOC {0 0.9999999250000037 1 0.8258971837051409 1 0.8258971837051409 2 0.11172921941353904} PREDS {} SUCCS {{258 0 0-1525 {}}} CYCLES {}}
set a(0-1372) {NAME acc:asn(acc#8(0).sva#2) TYPE ASSIGN PAR 0-1360 XREFS 79122 LOC {0 0.9999999250000037 2 0.18912839054358047 2 0.18912839054358047 2 0.4470618526469074} PREDS {} SUCCS {{258 0 0-1509 {}}} CYCLES {}}
set a(0-1373) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-1360 XREFS 79123 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {} SUCCS {{258 0 0-1506 {}}} CYCLES {}}
set a(0-1374) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-1360 XREFS 79124 LOC {0 0.9999999250000037 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{258 0 0-1476 {}}} CYCLES {}}
set a(0-1375) {NAME asn#191 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79125 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {} SUCCS {{259 0 0-1376 {}}} CYCLES {}}
set a(0-1376) {NAME slc(vga_xy#1)#13 TYPE READSLICE PAR 0-1360 XREFS 79126 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-1375 {}}} SUCCS {{259 0 0-1377 {}}} CYCLES {}}
set a(0-1377) {NAME if:conc#3 TYPE CONCATENATE PAR 0-1360 XREFS 79127 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-1376 {}}} SUCCS {{258 0 0-1388 {}}} CYCLES {}}
set a(0-1378) {NAME asn#192 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79128 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-1379 {}}} CYCLES {}}
set a(0-1379) {NAME slc(vga_xy#1)#14 TYPE READSLICE PAR 0-1360 XREFS 79129 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-1378 {}}} SUCCS {{259 0 0-1380 {}}} CYCLES {}}
set a(0-1380) {NAME if:conc#4 TYPE CONCATENATE PAR 0-1360 XREFS 79130 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-1379 {}}} SUCCS {{258 0 0-1386 {}}} CYCLES {}}
set a(0-1381) {NAME asn#193 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79131 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-1382 {}}} CYCLES {}}
set a(0-1382) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-1360 XREFS 79132 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-1381 {}}} SUCCS {{258 0 0-1385 {}}} CYCLES {}}
set a(0-1383) {NAME asn#194 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79133 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-1384 {}}} CYCLES {}}
set a(0-1384) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-1360 XREFS 79134 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-1383 {}}} SUCCS {{259 0 0-1385 {}}} CYCLES {}}
set a(0-1385) {NAME if:conc#5 TYPE CONCATENATE PAR 0-1360 XREFS 79135 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{258 0 0-1382 {}} {259 0 0-1384 {}}} SUCCS {{259 0 0-1386 {}}} CYCLES {}}
set a(0-1386) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-1360 XREFS 79136 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.19350672586151518 1 0.4039569403390045} PREDS {{258 0 0-1380 {}} {259 0 0-1385 {}}} SUCCS {{259 0 0-1387 {}}} CYCLES {}}
set a(0-1387) {NAME if:slc TYPE READSLICE PAR 0-1360 XREFS 79137 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-1386 {}}} SUCCS {{259 0 0-1388 {}}} CYCLES {}}
set a(0-1388) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1360 XREFS 79138 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-1377 {}} {259 0 0-1387 {}}} SUCCS {{258 0 0-1403 {}}} CYCLES {}}
set a(0-1389) {NAME asn#195 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79139 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-1390 {}}} CYCLES {}}
set a(0-1390) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-1360 XREFS 79140 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1389 {}}} SUCCS {{259 0 0-1391 {}}} CYCLES {}}
set a(0-1391) {NAME if:not#1 TYPE NOT PAR 0-1360 XREFS 79141 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1390 {}}} SUCCS {{259 0 0-1392 {}}} CYCLES {}}
set a(0-1392) {NAME if:conc#6 TYPE CONCATENATE PAR 0-1360 XREFS 79142 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1391 {}}} SUCCS {{259 0 0-1393 {}}} CYCLES {}}
set a(0-1393) {NAME if:conc TYPE CONCATENATE PAR 0-1360 XREFS 79143 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1392 {}}} SUCCS {{258 0 0-1401 {}}} CYCLES {}}
set a(0-1394) {NAME asn#196 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79144 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-1395 {}}} CYCLES {}}
set a(0-1395) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-1360 XREFS 79145 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1394 {}}} SUCCS {{259 0 0-1396 {}}} CYCLES {}}
set a(0-1396) {NAME if:not#2 TYPE NOT PAR 0-1360 XREFS 79146 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1395 {}}} SUCCS {{259 0 0-1397 {}}} CYCLES {}}
set a(0-1397) {NAME if:conc#1 TYPE CONCATENATE PAR 0-1360 XREFS 79147 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1396 {}}} SUCCS {{258 0 0-1400 {}}} CYCLES {}}
set a(0-1398) {NAME asn#197 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79148 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-1399 {}}} CYCLES {}}
set a(0-1399) {NAME slc(vga_xy#1)#12 TYPE READSLICE PAR 0-1360 XREFS 79149 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1398 {}}} SUCCS {{259 0 0-1400 {}}} CYCLES {}}
set a(0-1400) {NAME if:conc#7 TYPE CONCATENATE PAR 0-1360 XREFS 79150 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{258 0 0-1397 {}} {259 0 0-1399 {}}} SUCCS {{259 0 0-1401 {}}} CYCLES {}}
set a(0-1401) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-1360 XREFS 79151 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-1393 {}} {259 0 0-1400 {}}} SUCCS {{259 0 0-1402 {}}} CYCLES {}}
set a(0-1402) {NAME if:slc#1 TYPE READSLICE PAR 0-1360 XREFS 79152 LOC {1 0.17579924121003795 1 0.3388407580579621 1 0.3388407580579621 1 0.5492909725354513} PREDS {{259 0 0-1401 {}}} SUCCS {{259 0 0-1403 {}}} CYCLES {}}
set a(0-1403) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#9 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1360 XREFS 79153 LOC {1 0.3053750847312458 1 0.3388407580579621 1 0.3388407580579621 1 0.484174504282083 1 0.6946247187595722} PREDS {{258 0 0-1388 {}} {259 0 0-1402 {}}} SUCCS {{259 0 0-1404 {}} {258 0 0-1408 {}} {258 0 0-1409 {}} {258 0 0-1413 {}}} CYCLES {}}
set a(0-1404) {NAME if:slc(acc.imod)#3 TYPE READSLICE PAR 0-1360 XREFS 79154 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-1403 {}}} SUCCS {{259 0 0-1405 {}}} CYCLES {}}
set a(0-1405) {NAME if:not#3 TYPE NOT PAR 0-1360 XREFS 79155 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-1404 {}}} SUCCS {{259 0 0-1406 {}}} CYCLES {}}
set a(0-1406) {NAME if:conc#2 TYPE CONCATENATE PAR 0-1360 XREFS 79156 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-1405 {}}} SUCCS {{259 0 0-1407 {}}} CYCLES {}}
set a(0-1407) {NAME if:conc#9 TYPE CONCATENATE PAR 0-1360 XREFS 79157 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-1406 {}}} SUCCS {{258 0 0-1411 {}}} CYCLES {}}
set a(0-1408) {NAME if:slc(acc.imod)#1 TYPE READSLICE PAR 0-1360 XREFS 79158 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-1403 {}}} SUCCS {{258 0 0-1410 {}}} CYCLES {}}
set a(0-1409) {NAME if:slc(acc.imod) TYPE READSLICE PAR 0-1360 XREFS 79159 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-1403 {}}} SUCCS {{259 0 0-1410 {}}} CYCLES {}}
set a(0-1410) {NAME if:conc#10 TYPE CONCATENATE PAR 0-1360 XREFS 79160 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-1408 {}} {259 0 0-1409 {}}} SUCCS {{259 0 0-1411 {}}} CYCLES {}}
set a(0-1411) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1360 XREFS 79161 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.6295083720153896 1 0.8399585864928789} PREDS {{258 0 0-1407 {}} {259 0 0-1410 {}}} SUCCS {{259 0 0-1412 {}}} CYCLES {}}
set a(0-1412) {NAME if:slc#2 TYPE READSLICE PAR 0-1360 XREFS 79162 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-1411 {}}} SUCCS {{258 0 0-1415 {}}} CYCLES {}}
set a(0-1413) {NAME if:slc(acc.imod)#2 TYPE READSLICE PAR 0-1360 XREFS 79163 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.8399587080020646} PREDS {{258 0 0-1403 {}}} SUCCS {{259 0 0-1414 {}}} CYCLES {}}
set a(0-1414) {NAME if:conc#8 TYPE CONCATENATE PAR 0-1360 XREFS 79164 LOC {1 0.45070895246455245 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-1413 {}}} SUCCS {{259 0 0-1415 {}}} CYCLES {}}
set a(0-1415) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-1360 XREFS 79165 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.7895495460593742 1 0.9999997605368635} PREDS {{258 0 0-1412 {}} {259 0 0-1414 {}}} SUCCS {{259 0 0-1416 {}} {258 0 0-1419 {}}} CYCLES {}}
set a(0-1416) {NAME slc(exs.imod) TYPE READSLICE PAR 0-1360 XREFS 79166 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-1415 {}}} SUCCS {{259 0 0-1417 {}}} CYCLES {}}
set a(0-1417) {NAME if:not TYPE NOT PAR 0-1360 XREFS 79167 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-1416 {}}} SUCCS {{259 0 0-1418 {}}} CYCLES {}}
set a(0-1418) {NAME if:xor TYPE XOR PAR 0-1360 XREFS 79168 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-1417 {}}} SUCCS {{259 0 0-1419 {}}} CYCLES {}}
set a(0-1419) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-1360 XREFS 79169 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 1 0.9507794220478505 2 0.2366114577562487} PREDS {{258 0 0-1415 {}} {259 0 0-1418 {}}} SUCCS {{259 0 0-1420 {}} {258 0 0-1421 {}} {258 0 0-1422 {}} {258 0 0-1423 {}}} CYCLES {}}
set a(0-1420) {NAME slc(if:acc.svs) TYPE READSLICE PAR 0-1360 XREFS 79170 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{259 0 0-1419 {}}} SUCCS {{258 0 0-1424 {}}} CYCLES {}}
set a(0-1421) {NAME slc(if:acc.svs)#1 TYPE READSLICE PAR 0-1360 XREFS 79171 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-1419 {}}} SUCCS {{258 0 0-1424 {}}} CYCLES {}}
set a(0-1422) {NAME slc(if:acc.svs)#2 TYPE READSLICE PAR 0-1360 XREFS 79172 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-1419 {}}} SUCCS {{258 0 0-1424 {}}} CYCLES {}}
set a(0-1423) {NAME slc(if:acc.svs)#3 TYPE READSLICE PAR 0-1360 XREFS 79173 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-1419 {}}} SUCCS {{259 0 0-1424 {}}} CYCLES {}}
set a(0-1424) {NAME or TYPE OR PAR 0-1360 XREFS 79174 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-1422 {}} {258 0 0-1421 {}} {258 0 0-1420 {}} {259 0 0-1423 {}}} SUCCS {{258 0 0-1426 {}} {258 0 0-1429 {}}} CYCLES {}}
set a(0-1425) {NAME asn#198 TYPE ASSIGN PAR 0-1360 XREFS 79175 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{262 0 0-1686 {}}} SUCCS {{258 0 0-1427 {}} {256 0 0-1686 {}}} CYCLES {}}
set a(0-1426) {NAME exs TYPE SIGNEXTEND PAR 0-1360 XREFS 79176 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-1424 {}}} SUCCS {{259 0 0-1427 {}}} CYCLES {}}
set a(0-1427) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1360 XREFS 79177 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.28583182949997027} PREDS {{258 0 0-1425 {}} {259 0 0-1426 {}}} SUCCS {{258 0 0-1508 {}} {258 0 0-1509 {}}} CYCLES {}}
set a(0-1428) {NAME asn#199 TYPE ASSIGN PAR 0-1360 XREFS 79178 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{262 0 0-1687 {}}} SUCCS {{258 0 0-1430 {}} {256 0 0-1687 {}}} CYCLES {}}
set a(0-1429) {NAME exs#6 TYPE SIGNEXTEND PAR 0-1360 XREFS 79179 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-1424 {}}} SUCCS {{259 0 0-1430 {}}} CYCLES {}}
set a(0-1430) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and#1 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1360 XREFS 79180 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.28583182949997027} PREDS {{258 0 0-1428 {}} {259 0 0-1429 {}}} SUCCS {{258 0 0-1534 {}} {258 0 0-1535 {}}} CYCLES {}}
set a(0-1431) {NAME if#1:asn TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79181 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1432 {}}} CYCLES {}}
set a(0-1432) {NAME if#1:slc(vga_xy#1) TYPE READSLICE PAR 0-1360 XREFS 79182 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1431 {}}} SUCCS {{259 0 0-1433 {}}} CYCLES {}}
set a(0-1433) {NAME asel TYPE SELECT PAR 0-1360 XREFS 79183 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1432 {}}} SUCCS {{146 0 0-1434 {}} {146 0 0-1435 {}} {146 0 0-1436 {}} {146 0 0-1437 {}} {146 0 0-1438 {}} {146 0 0-1439 {}} {146 0 0-1440 {}} {146 0 0-1441 {}} {146 0 0-1442 {}} {146 0 0-1443 {}} {146 0 0-1444 {}} {146 0 0-1445 {}} {146 0 0-1446 {}} {146 0 0-1447 {}} {146 0 0-1448 {}} {146 0 0-1449 {}} {146 0 0-1450 {}} {146 0 0-1451 {}} {146 0 0-1452 {}} {146 0 0-1453 {}} {146 0 0-1454 {}}} CYCLES {}}
set a(0-1434) {NAME if#1:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79184 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1433 {}}} SUCCS {{259 0 0-1435 {}}} CYCLES {}}
set a(0-1435) {NAME if#1:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-1360 XREFS 79185 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1433 {}} {259 0 0-1434 {}}} SUCCS {{258 0 0-1454 {}}} CYCLES {}}
set a(0-1436) {NAME if#1:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79186 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1433 {}}} SUCCS {{259 0 0-1437 {}}} CYCLES {}}
set a(0-1437) {NAME if#1:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-1360 XREFS 79187 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1433 {}} {259 0 0-1436 {}}} SUCCS {{258 0 0-1454 {}}} CYCLES {}}
set a(0-1438) {NAME if#1:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79188 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1433 {}}} SUCCS {{259 0 0-1439 {}}} CYCLES {}}
set a(0-1439) {NAME if#1:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-1360 XREFS 79189 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1433 {}} {259 0 0-1438 {}}} SUCCS {{258 0 0-1454 {}}} CYCLES {}}
set a(0-1440) {NAME if#1:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79190 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1433 {}}} SUCCS {{259 0 0-1441 {}}} CYCLES {}}
set a(0-1441) {NAME if#1:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-1360 XREFS 79191 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1433 {}} {259 0 0-1440 {}}} SUCCS {{258 0 0-1454 {}}} CYCLES {}}
set a(0-1442) {NAME if#1:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79192 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1433 {}}} SUCCS {{259 0 0-1443 {}}} CYCLES {}}
set a(0-1443) {NAME if#1:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-1360 XREFS 79193 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1433 {}} {259 0 0-1442 {}}} SUCCS {{258 0 0-1454 {}}} CYCLES {}}
set a(0-1444) {NAME if#1:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79194 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1433 {}}} SUCCS {{259 0 0-1445 {}}} CYCLES {}}
set a(0-1445) {NAME if#1:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-1360 XREFS 79195 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1433 {}} {259 0 0-1444 {}}} SUCCS {{258 0 0-1454 {}}} CYCLES {}}
set a(0-1446) {NAME if#1:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79196 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1433 {}}} SUCCS {{259 0 0-1447 {}}} CYCLES {}}
set a(0-1447) {NAME if#1:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-1360 XREFS 79197 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1433 {}} {259 0 0-1446 {}}} SUCCS {{258 0 0-1454 {}}} CYCLES {}}
set a(0-1448) {NAME if#1:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79198 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1433 {}}} SUCCS {{259 0 0-1449 {}}} CYCLES {}}
set a(0-1449) {NAME if#1:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-1360 XREFS 79199 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1433 {}} {259 0 0-1448 {}}} SUCCS {{258 0 0-1454 {}}} CYCLES {}}
set a(0-1450) {NAME if#1:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79200 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1433 {}}} SUCCS {{259 0 0-1451 {}}} CYCLES {}}
set a(0-1451) {NAME if#1:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-1360 XREFS 79201 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1433 {}} {259 0 0-1450 {}}} SUCCS {{258 0 0-1454 {}}} CYCLES {}}
set a(0-1452) {NAME if#1:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79202 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1433 {}}} SUCCS {{259 0 0-1453 {}}} CYCLES {}}
set a(0-1453) {NAME if#1:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-1360 XREFS 79203 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1433 {}} {259 0 0-1452 {}}} SUCCS {{259 0 0-1454 {}}} CYCLES {}}
set a(0-1454) {NAME aif:nor TYPE NOR PAR 0-1360 XREFS 79204 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1433 {}} {258 0 0-1451 {}} {258 0 0-1449 {}} {258 0 0-1447 {}} {258 0 0-1445 {}} {258 0 0-1443 {}} {258 0 0-1441 {}} {258 0 0-1439 {}} {258 0 0-1437 {}} {258 0 0-1435 {}} {259 0 0-1453 {}}} SUCCS {{258 0 0-1476 {}}} CYCLES {}}
set a(0-1455) {NAME if#1:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79205 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1456 {}}} CYCLES {}}
set a(0-1456) {NAME if#1:slc(vga_xy#1)#20 TYPE READSLICE PAR 0-1360 XREFS 79206 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1455 {}}} SUCCS {{258 0 0-1475 {}}} CYCLES {}}
set a(0-1457) {NAME if#1:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79207 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1458 {}}} CYCLES {}}
set a(0-1458) {NAME if#1:slc(vga_xy#1)#21 TYPE READSLICE PAR 0-1360 XREFS 79208 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1457 {}}} SUCCS {{258 0 0-1475 {}}} CYCLES {}}
set a(0-1459) {NAME if#1:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79209 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1460 {}}} CYCLES {}}
set a(0-1460) {NAME if#1:slc(vga_xy#1)#22 TYPE READSLICE PAR 0-1360 XREFS 79210 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1459 {}}} SUCCS {{258 0 0-1475 {}}} CYCLES {}}
set a(0-1461) {NAME if#1:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79211 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1462 {}}} CYCLES {}}
set a(0-1462) {NAME if#1:slc(vga_xy#1)#23 TYPE READSLICE PAR 0-1360 XREFS 79212 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1461 {}}} SUCCS {{258 0 0-1475 {}}} CYCLES {}}
set a(0-1463) {NAME if#1:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79213 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1464 {}}} CYCLES {}}
set a(0-1464) {NAME if#1:slc(vga_xy#1)#24 TYPE READSLICE PAR 0-1360 XREFS 79214 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1463 {}}} SUCCS {{258 0 0-1475 {}}} CYCLES {}}
set a(0-1465) {NAME if#1:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79215 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1466 {}}} CYCLES {}}
set a(0-1466) {NAME if#1:slc(vga_xy#1)#25 TYPE READSLICE PAR 0-1360 XREFS 79216 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1465 {}}} SUCCS {{258 0 0-1475 {}}} CYCLES {}}
set a(0-1467) {NAME if#1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79217 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1468 {}}} CYCLES {}}
set a(0-1468) {NAME if#1:slc(vga_xy#1)#26 TYPE READSLICE PAR 0-1360 XREFS 79218 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1467 {}}} SUCCS {{258 0 0-1475 {}}} CYCLES {}}
set a(0-1469) {NAME if#1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79219 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1470 {}}} CYCLES {}}
set a(0-1470) {NAME if#1:slc(vga_xy#1)#27 TYPE READSLICE PAR 0-1360 XREFS 79220 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1469 {}}} SUCCS {{258 0 0-1475 {}}} CYCLES {}}
set a(0-1471) {NAME if#1:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79221 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1472 {}}} CYCLES {}}
set a(0-1472) {NAME if#1:slc(vga_xy#1)#28 TYPE READSLICE PAR 0-1360 XREFS 79222 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1471 {}}} SUCCS {{258 0 0-1475 {}}} CYCLES {}}
set a(0-1473) {NAME if#1:asn#20 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79223 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1474 {}}} CYCLES {}}
set a(0-1474) {NAME if#1:slc(vga_xy#1)#29 TYPE READSLICE PAR 0-1360 XREFS 79224 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1473 {}}} SUCCS {{259 0 0-1475 {}}} CYCLES {}}
set a(0-1475) {NAME if#1:nor TYPE NOR PAR 0-1360 XREFS 79225 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-1472 {}} {258 0 0-1470 {}} {258 0 0-1468 {}} {258 0 0-1466 {}} {258 0 0-1464 {}} {258 0 0-1462 {}} {258 0 0-1460 {}} {258 0 0-1458 {}} {258 0 0-1456 {}} {259 0 0-1474 {}}} SUCCS {{259 0 0-1476 {}}} CYCLES {}}
set a(0-1476) {NAME if#1:and TYPE AND PAR 0-1360 XREFS 79226 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-1454 {}} {258 0 0-1374 {}} {259 0 0-1475 {}}} SUCCS {{258 0 0-1478 {}} {258 0 0-1482 {}} {258 0 0-1486 {}} {258 0 0-1490 {}}} CYCLES {}}
set a(0-1477) {NAME asn#200 TYPE ASSIGN PAR 0-1360 XREFS 79227 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-1688 {}}} SUCCS {{258 0 0-1480 {}} {256 0 0-1688 {}}} CYCLES {}}
set a(0-1478) {NAME not#22 TYPE NOT PAR 0-1360 XREFS 79228 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-1476 {}}} SUCCS {{259 0 0-1479 {}}} CYCLES {}}
set a(0-1479) {NAME exs#7 TYPE SIGNEXTEND PAR 0-1360 XREFS 79229 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1478 {}}} SUCCS {{259 0 0-1480 {}}} CYCLES {}}
set a(0-1480) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1360 XREFS 79230 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-1477 {}} {259 0 0-1479 {}}} SUCCS {{258 0 0-1551 {}} {258 0 0-1552 {}} {258 0 0-1553 {}} {258 0 0-1554 {}} {258 0 0-1555 {}} {258 0 0-1556 {}} {258 0 0-1557 {}} {258 0 0-1558 {}} {258 0 0-1559 {}} {258 0 0-1560 {}} {258 0 0-1568 {}}} CYCLES {}}
set a(0-1481) {NAME asn#201 TYPE ASSIGN PAR 0-1360 XREFS 79231 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-1689 {}}} SUCCS {{258 0 0-1484 {}} {256 0 0-1689 {}}} CYCLES {}}
set a(0-1482) {NAME not#23 TYPE NOT PAR 0-1360 XREFS 79232 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-1476 {}}} SUCCS {{259 0 0-1483 {}}} CYCLES {}}
set a(0-1483) {NAME exs#8 TYPE SIGNEXTEND PAR 0-1360 XREFS 79233 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1482 {}}} SUCCS {{259 0 0-1484 {}}} CYCLES {}}
set a(0-1484) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1360 XREFS 79234 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-1481 {}} {259 0 0-1483 {}}} SUCCS {{258 0 0-1541 {}} {258 0 0-1542 {}} {258 0 0-1543 {}} {258 0 0-1544 {}} {258 0 0-1545 {}} {258 0 0-1546 {}} {258 0 0-1547 {}} {258 0 0-1548 {}} {258 0 0-1549 {}} {258 0 0-1550 {}} {258 0 0-1570 {}}} CYCLES {}}
set a(0-1485) {NAME asn#202 TYPE ASSIGN PAR 0-1360 XREFS 79235 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-1690 {}}} SUCCS {{258 0 0-1488 {}} {256 0 0-1690 {}}} CYCLES {}}
set a(0-1486) {NAME not#24 TYPE NOT PAR 0-1360 XREFS 79236 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-1476 {}}} SUCCS {{259 0 0-1487 {}}} CYCLES {}}
set a(0-1487) {NAME exs#9 TYPE SIGNEXTEND PAR 0-1360 XREFS 79237 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1486 {}}} SUCCS {{259 0 0-1488 {}}} CYCLES {}}
set a(0-1488) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#4 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1360 XREFS 79238 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-1485 {}} {259 0 0-1487 {}}} SUCCS {{258 0 0-1586 {}} {258 0 0-1587 {}} {258 0 0-1588 {}} {258 0 0-1589 {}} {258 0 0-1590 {}} {258 0 0-1591 {}} {258 0 0-1592 {}} {258 0 0-1593 {}} {258 0 0-1594 {}} {258 0 0-1595 {}} {258 0 0-1603 {}}} CYCLES {}}
set a(0-1489) {NAME asn#203 TYPE ASSIGN PAR 0-1360 XREFS 79239 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-1691 {}}} SUCCS {{258 0 0-1492 {}} {256 0 0-1691 {}}} CYCLES {}}
set a(0-1490) {NAME not TYPE NOT PAR 0-1360 XREFS 79240 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-1476 {}}} SUCCS {{259 0 0-1491 {}}} CYCLES {}}
set a(0-1491) {NAME exs#10 TYPE SIGNEXTEND PAR 0-1360 XREFS 79241 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1490 {}}} SUCCS {{259 0 0-1492 {}}} CYCLES {}}
set a(0-1492) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#5 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1360 XREFS 79242 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-1489 {}} {259 0 0-1491 {}}} SUCCS {{258 0 0-1576 {}} {258 0 0-1577 {}} {258 0 0-1578 {}} {258 0 0-1579 {}} {258 0 0-1580 {}} {258 0 0-1581 {}} {258 0 0-1582 {}} {258 0 0-1583 {}} {258 0 0-1584 {}} {258 0 0-1585 {}} {258 0 0-1605 {}}} CYCLES {}}
set a(0-1493) {NAME asn#204 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79243 LOC {1 0.0 1 0.594346620282669 1 0.594346620282669 1 0.8258971837051409} PREDS {} SUCCS {{259 0 0-1494 {}}} CYCLES {}}
set a(0-1494) {NAME slc(vin)#3 TYPE READSLICE PAR 0-1360 XREFS 79244 LOC {1 0.0 1 0.594346620282669 1 0.594346620282669 1 0.8258971837051409} PREDS {{259 0 0-1493 {}}} SUCCS {{259 0 0-1495 {}}} CYCLES {}}
set a(0-1495) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 2 NAME if#2:acc#2 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-1360 XREFS 79245 LOC {1 0.0 1 0.594346620282669 1 0.594346620282669 1 0.7684491753764451 1 0.9999997387989168} PREDS {{259 0 0-1494 {}}} SUCCS {{259 0 0-1496 {}}} CYCLES {}}
set a(0-1496) {NAME slc TYPE READSLICE PAR 0-1360 XREFS 79246 LOC {1 0.17410274129486294 1 0.768449361577532 1 0.768449361577532 2 0.05428139728593014} PREDS {{259 0 0-1495 {}}} SUCCS {{259 0 0-1497 {}} {258 0 0-1505 {}}} CYCLES {}}
set a(0-1497) {NAME asel#3 TYPE SELECT PAR 0-1360 XREFS 79247 LOC {1 0.17410274129486294 1 0.768449361577532 1 0.768449361577532 2 0.05428139728593014} PREDS {{259 0 0-1496 {}}} SUCCS {{146 0 0-1498 {}} {146 0 0-1499 {}} {146 0 0-1500 {}} {146 0 0-1501 {}} {146 0 0-1502 {}} {146 0 0-1503 {}} {146 0 0-1504 {}}} CYCLES {}}
set a(0-1498) {NAME asn#205 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79248 LOC {1 0.17410274129486294 1 0.768449361577532 1 0.768449361577532 2 0.05428139728593014} PREDS {{146 0 0-1497 {}}} SUCCS {{259 0 0-1499 {}}} CYCLES {}}
set a(0-1499) {NAME slc(vin)#4 TYPE READSLICE PAR 0-1360 XREFS 79249 LOC {1 0.17410274129486294 1 0.768449361577532 1 0.768449361577532 2 0.05428139728593014} PREDS {{146 0 0-1497 {}} {259 0 0-1498 {}}} SUCCS {{259 0 0-1500 {}}} CYCLES {}}
set a(0-1500) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-1360 XREFS 79250 LOC {1 0.17410274129486294 1 0.768449361577532 1 0.768449361577532 2 0.05428139728593014} PREDS {{146 0 0-1497 {}} {259 0 0-1499 {}}} SUCCS {{259 0 0-1501 {}}} CYCLES {}}
set a(0-1501) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-1360 XREFS 79251 LOC {1 0.17410274129486294 1 0.768449361577532 1 0.768449361577532 2 0.05428139728593014} PREDS {{146 0 0-1497 {}} {259 0 0-1500 {}}} SUCCS {{259 0 0-1502 {}}} CYCLES {}}
set a(0-1502) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 3 NAME aif#3:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-1360 XREFS 79252 LOC {1 0.17410274129486294 1 0.768449361577532 1 0.768449361577532 1 0.9999997955950702 2 0.2858318313034684} PREDS {{146 0 0-1497 {}} {259 0 0-1501 {}}} SUCCS {{259 0 0-1503 {}}} CYCLES {}}
set a(0-1503) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-1360 XREFS 79253 LOC {1 0.40565330471733474 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-1497 {}} {259 0 0-1502 {}}} SUCCS {{259 0 0-1504 {}}} CYCLES {}}
set a(0-1504) {NAME if#2:not#1 TYPE NOT PAR 0-1360 XREFS 79254 LOC {1 0.40565330471733474 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-1497 {}} {259 0 0-1503 {}}} SUCCS {{258 0 0-1506 {}}} CYCLES {}}
set a(0-1505) {NAME if#2:not TYPE NOT PAR 0-1360 XREFS 79255 LOC {1 0.17410274129486294 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{258 0 0-1496 {}}} SUCCS {{259 0 0-1506 {}}} CYCLES {}}
set a(0-1506) {NAME if#2:and TYPE AND PAR 0-1360 XREFS 79256 LOC {1 0.40565330471733474 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{258 0 0-1504 {}} {258 0 0-1373 {}} {259 0 0-1505 {}}} SUCCS {{259 0 0-1507 {}} {258 0 0-1509 {}}} CYCLES {}}
set a(0-1507) {NAME asel#7 TYPE SELECT PAR 0-1360 XREFS 79257 LOC {1 0.40565330471733474 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{259 0 0-1506 {}}} SUCCS {{146 0 0-1508 {}}} CYCLES {}}
set a(0-1508) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if#2:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-1360 XREFS 79258 LOC {2 0.0 2 0.027898498605075067 2 0.027898498605075067 2 0.1891282101304111 2 0.44706167223373805} PREDS {{146 0 0-1507 {}} {258 0 0-1427 {}}} SUCCS {{259 0 0-1509 {}}} CYCLES {}}
set a(0-1509) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 2 NAME if#2:mux#1 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1360 XREFS 79259 LOC {2 0.16122989193850543 2 0.18912839054358047 2 0.18912839054358047 2 0.2583100745844963 2 0.5162435366878232} PREDS {{258 0 0-1506 {}} {258 0 0-1427 {}} {258 0 0-1372 {}} {259 0 0-1508 {}}} SUCCS {{258 0 0-1536 {}} {258 0 0-1686 {}}} CYCLES {}}
set a(0-1510) {NAME asn#206 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79260 LOC {1 0.0 1 0.36279605686019717 1 0.36279605686019717 1 0.53689879815506} PREDS {} SUCCS {{259 0 0-1511 {}}} CYCLES {}}
set a(0-1511) {NAME slc(vin) TYPE READSLICE PAR 0-1360 XREFS 79261 LOC {1 0.0 1 0.36279605686019717 1 0.36279605686019717 1 0.53689879815506} PREDS {{259 0 0-1510 {}}} SUCCS {{259 0 0-1512 {}}} CYCLES {}}
set a(0-1512) {NAME aif#11:not#1 TYPE NOT PAR 0-1360 XREFS 79262 LOC {1 0.0 1 0.36279605686019717 1 0.36279605686019717 1 0.53689879815506} PREDS {{259 0 0-1511 {}}} SUCCS {{259 0 0-1513 {}}} CYCLES {}}
set a(0-1513) {NAME aif#11:conc TYPE CONCATENATE PAR 0-1360 XREFS 79263 LOC {1 0.0 1 0.36279605686019717 1 0.36279605686019717 1 0.53689879815506} PREDS {{259 0 0-1512 {}}} SUCCS {{259 0 0-1514 {}}} CYCLES {}}
set a(0-1514) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 3 NAME aif#11:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-1360 XREFS 79264 LOC {1 0.0 1 0.36279605686019717 1 0.36279605686019717 1 0.5943464908777354 1 0.7684492321725983} PREDS {{259 0 0-1513 {}}} SUCCS {{259 0 0-1515 {}}} CYCLES {}}
set a(0-1515) {NAME aif#11:slc TYPE READSLICE PAR 0-1360 XREFS 79265 LOC {1 0.23155056342247185 1 0.594346620282669 1 0.594346620282669 1 0.768449361577532} PREDS {{259 0 0-1514 {}}} SUCCS {{259 0 0-1516 {}} {258 0 0-1524 {}}} CYCLES {}}
set a(0-1516) {NAME asel#13 TYPE SELECT PAR 0-1360 XREFS 79266 LOC {1 0.23155056342247185 1 0.594346620282669 1 0.594346620282669 1 0.768449361577532} PREDS {{259 0 0-1515 {}}} SUCCS {{146 0 0-1517 {}} {146 0 0-1518 {}} {146 0 0-1519 {}} {146 0 0-1520 {}} {146 0 0-1521 {}} {146 0 0-1522 {}} {146 0 0-1523 {}}} CYCLES {}}
set a(0-1517) {NAME asn#207 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79267 LOC {1 0.23155056342247185 1 0.594346620282669 1 0.594346620282669 1 0.768449361577532} PREDS {{146 0 0-1516 {}}} SUCCS {{259 0 0-1518 {}}} CYCLES {}}
set a(0-1518) {NAME slc(vin)#1 TYPE READSLICE PAR 0-1360 XREFS 79268 LOC {1 0.23155056342247185 1 0.594346620282669 1 0.594346620282669 1 0.768449361577532} PREDS {{146 0 0-1516 {}} {259 0 0-1517 {}}} SUCCS {{259 0 0-1519 {}}} CYCLES {}}
set a(0-1519) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-1360 XREFS 79269 LOC {1 0.23155056342247185 1 0.594346620282669 1 0.594346620282669 1 0.768449361577532} PREDS {{146 0 0-1516 {}} {259 0 0-1518 {}}} SUCCS {{259 0 0-1520 {}}} CYCLES {}}
set a(0-1520) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-1360 XREFS 79270 LOC {1 0.23155056342247185 1 0.594346620282669 1 0.594346620282669 1 0.768449361577532} PREDS {{146 0 0-1516 {}} {259 0 0-1519 {}}} SUCCS {{259 0 0-1521 {}}} CYCLES {}}
set a(0-1521) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 3 NAME aif#13:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-1360 XREFS 79271 LOC {1 0.23155056342247185 1 0.594346620282669 1 0.594346620282669 1 0.8258970543002073 1 0.9999997955950702} PREDS {{146 0 0-1516 {}} {259 0 0-1520 {}}} SUCCS {{259 0 0-1522 {}}} CYCLES {}}
set a(0-1522) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-1360 XREFS 79272 LOC {1 0.4631011268449437 1 0.8258971837051409 1 0.8258971837051409 2 0.11172921941353904} PREDS {{146 0 0-1516 {}} {259 0 0-1521 {}}} SUCCS {{259 0 0-1523 {}}} CYCLES {}}
set a(0-1523) {NAME if#3:not#1 TYPE NOT PAR 0-1360 XREFS 79273 LOC {1 0.4631011268449437 1 0.8258971837051409 1 0.8258971837051409 2 0.11172921941353904} PREDS {{146 0 0-1516 {}} {259 0 0-1522 {}}} SUCCS {{258 0 0-1525 {}}} CYCLES {}}
set a(0-1524) {NAME if#3:not TYPE NOT PAR 0-1360 XREFS 79274 LOC {1 0.23155056342247185 1 0.8258971837051409 1 0.8258971837051409 2 0.11172921941353904} PREDS {{258 0 0-1515 {}}} SUCCS {{259 0 0-1525 {}}} CYCLES {}}
set a(0-1525) {NAME if#3:and TYPE AND PAR 0-1360 XREFS 79275 LOC {1 0.4631011268449437 1 0.8258971837051409 1 0.8258971837051409 2 0.11172921941353904} PREDS {{258 0 0-1523 {}} {258 0 0-1371 {}} {259 0 0-1524 {}}} SUCCS {{259 0 0-1526 {}} {258 0 0-1532 {}}} CYCLES {}}
set a(0-1526) {NAME asel#17 TYPE SELECT PAR 0-1360 XREFS 79276 LOC {1 0.4631011268449437 1 0.8258971837051409 1 0.8258971837051409 2 0.11172921941353904} PREDS {{259 0 0-1525 {}}} SUCCS {{146 0 0-1527 {}} {146 0 0-1528 {}} {146 0 0-1529 {}} {146 0 0-1530 {}} {146 0 0-1531 {}}} CYCLES {}}
set a(0-1527) {NAME asn#208 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79277 LOC {1 0.4631011268449437 1 0.8258971837051409 1 0.8258971837051409 2 0.11172921941353904} PREDS {{146 0 0-1526 {}}} SUCCS {{259 0 0-1528 {}}} CYCLES {}}
set a(0-1528) {NAME slc(vin)#2 TYPE READSLICE PAR 0-1360 XREFS 79278 LOC {1 0.4631011268449437 1 0.8258971837051409 1 0.8258971837051409 2 0.11172921941353904} PREDS {{146 0 0-1526 {}} {259 0 0-1527 {}}} SUCCS {{259 0 0-1529 {}}} CYCLES {}}
set a(0-1529) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 2 NAME if#3:acc#2 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-1360 XREFS 79279 LOC {1 0.4631011268449437 1 0.8258971837051409 1 0.8258971837051409 1 0.9999997387989168 2 0.285831774507315} PREDS {{146 0 0-1526 {}} {259 0 0-1528 {}}} SUCCS {{259 0 0-1530 {}}} CYCLES {}}
set a(0-1530) {NAME aif#17:slc TYPE READSLICE PAR 0-1360 XREFS 79280 LOC {1 0.6372038681398066 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-1526 {}} {259 0 0-1529 {}}} SUCCS {{259 0 0-1531 {}}} CYCLES {}}
set a(0-1531) {NAME if#3:not#2 TYPE NOT PAR 0-1360 XREFS 79281 LOC {1 0.6372038681398066 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-1526 {}} {259 0 0-1530 {}}} SUCCS {{259 0 0-1532 {}}} CYCLES {}}
set a(0-1532) {NAME if#3:and#1 TYPE AND PAR 0-1360 XREFS 79282 LOC {1 0.6372038681398066 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{258 0 0-1525 {}} {258 0 0-1370 {}} {259 0 0-1531 {}}} SUCCS {{259 0 0-1533 {}} {258 0 0-1535 {}}} CYCLES {}}
set a(0-1533) {NAME sel#3 TYPE SELECT PAR 0-1360 XREFS 79283 LOC {1 0.6372038681398066 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{259 0 0-1532 {}}} SUCCS {{146 0 0-1534 {}}} CYCLES {}}
set a(0-1534) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if#3:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-1360 XREFS 79284 LOC {2 0.0 2 0.027898498605075067 2 0.027898498605075067 2 0.1891282101304111 2 0.44706167223373805} PREDS {{146 0 0-1533 {}} {258 0 0-1430 {}}} SUCCS {{259 0 0-1535 {}}} CYCLES {}}
set a(0-1535) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 2 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1360 XREFS 79285 LOC {2 0.16122989193850543 2 0.18912839054358047 2 0.18912839054358047 2 0.2583100745844963 2 0.5162435366878232} PREDS {{258 0 0-1532 {}} {258 0 0-1430 {}} {258 0 0-1369 {}} {259 0 0-1534 {}}} SUCCS {{258 0 0-1571 {}} {258 0 0-1687 {}}} CYCLES {}}
set a(0-1536) {NAME not#2 TYPE NOT PAR 0-1360 XREFS 79286 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 2 0.5162436491878176} PREDS {{258 0 0-1509 {}}} SUCCS {{259 0 0-1537 {}}} CYCLES {}}
set a(0-1537) {NAME conc TYPE CONCATENATE PAR 0-1360 XREFS 79287 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 2 0.5162436491878176} PREDS {{259 0 0-1536 {}}} SUCCS {{259 0 0-1538 {}}} CYCLES {}}
set a(0-1538) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1360 XREFS 79288 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 2 0.40364393330861154 2 0.6615773954119385} PREDS {{259 0 0-1537 {}}} SUCCS {{259 0 0-1539 {}}} CYCLES {}}
set a(0-1539) {NAME slc#2 TYPE READSLICE PAR 0-1360 XREFS 79289 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{259 0 0-1538 {}}} SUCCS {{259 0 0-1540 {}} {258 0 0-1567 {}} {258 0 0-1569 {}}} CYCLES {}}
set a(0-1540) {NAME sel#4 TYPE SELECT PAR 0-1360 XREFS 79290 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{259 0 0-1539 {}}} SUCCS {{146 0 0-1541 {}} {146 0 0-1542 {}} {146 0 0-1543 {}} {146 0 0-1544 {}} {146 0 0-1545 {}} {146 0 0-1546 {}} {146 0 0-1547 {}} {146 0 0-1548 {}} {146 0 0-1549 {}} {146 0 0-1550 {}} {146 0 0-1551 {}} {146 0 0-1552 {}} {146 0 0-1553 {}} {146 0 0-1554 {}} {146 0 0-1555 {}} {146 0 0-1556 {}} {146 0 0-1557 {}} {146 0 0-1558 {}} {146 0 0-1559 {}} {146 0 0-1560 {}} {130 0 0-1561 {}} {130 0 0-1562 {}}} CYCLES {}}
set a(0-1541) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-1360 XREFS 79291 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1540 {}} {258 0 0-1484 {}}} SUCCS {{258 0 0-1561 {}}} CYCLES {}}
set a(0-1542) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-1360 XREFS 79292 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1540 {}} {258 0 0-1484 {}}} SUCCS {{258 0 0-1561 {}}} CYCLES {}}
set a(0-1543) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-1360 XREFS 79293 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1540 {}} {258 0 0-1484 {}}} SUCCS {{258 0 0-1561 {}}} CYCLES {}}
set a(0-1544) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-1360 XREFS 79294 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1540 {}} {258 0 0-1484 {}}} SUCCS {{258 0 0-1561 {}}} CYCLES {}}
set a(0-1545) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-1360 XREFS 79295 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1540 {}} {258 0 0-1484 {}}} SUCCS {{258 0 0-1561 {}}} CYCLES {}}
set a(0-1546) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-1360 XREFS 79296 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1540 {}} {258 0 0-1484 {}}} SUCCS {{258 0 0-1561 {}}} CYCLES {}}
set a(0-1547) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-1360 XREFS 79297 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1540 {}} {258 0 0-1484 {}}} SUCCS {{258 0 0-1561 {}}} CYCLES {}}
set a(0-1548) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-1360 XREFS 79298 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1540 {}} {258 0 0-1484 {}}} SUCCS {{258 0 0-1561 {}}} CYCLES {}}
set a(0-1549) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-1360 XREFS 79299 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1540 {}} {258 0 0-1484 {}}} SUCCS {{258 0 0-1561 {}}} CYCLES {}}
set a(0-1550) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-1360 XREFS 79300 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1540 {}} {258 0 0-1484 {}}} SUCCS {{258 0 0-1561 {}}} CYCLES {}}
set a(0-1551) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-1360 XREFS 79301 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1540 {}} {258 0 0-1480 {}}} SUCCS {{258 0 0-1561 {}}} CYCLES {}}
set a(0-1552) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-1360 XREFS 79302 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1540 {}} {258 0 0-1480 {}}} SUCCS {{258 0 0-1561 {}}} CYCLES {}}
set a(0-1553) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-1360 XREFS 79303 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1540 {}} {258 0 0-1480 {}}} SUCCS {{258 0 0-1561 {}}} CYCLES {}}
set a(0-1554) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-1360 XREFS 79304 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1540 {}} {258 0 0-1480 {}}} SUCCS {{258 0 0-1561 {}}} CYCLES {}}
set a(0-1555) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-1360 XREFS 79305 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1540 {}} {258 0 0-1480 {}}} SUCCS {{258 0 0-1561 {}}} CYCLES {}}
set a(0-1556) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-1360 XREFS 79306 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1540 {}} {258 0 0-1480 {}}} SUCCS {{258 0 0-1561 {}}} CYCLES {}}
set a(0-1557) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-1360 XREFS 79307 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1540 {}} {258 0 0-1480 {}}} SUCCS {{258 0 0-1561 {}}} CYCLES {}}
set a(0-1558) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-1360 XREFS 79308 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1540 {}} {258 0 0-1480 {}}} SUCCS {{258 0 0-1561 {}}} CYCLES {}}
set a(0-1559) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-1360 XREFS 79309 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1540 {}} {258 0 0-1480 {}}} SUCCS {{258 0 0-1561 {}}} CYCLES {}}
set a(0-1560) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-1360 XREFS 79310 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1540 {}} {258 0 0-1480 {}}} SUCCS {{259 0 0-1561 {}}} CYCLES {}}
set a(0-1561) {NAME if#4:if:nor TYPE NOR PAR 0-1360 XREFS 79311 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{130 0 0-1540 {}} {258 0 0-1559 {}} {258 0 0-1558 {}} {258 0 0-1557 {}} {258 0 0-1556 {}} {258 0 0-1555 {}} {258 0 0-1554 {}} {258 0 0-1553 {}} {258 0 0-1552 {}} {258 0 0-1551 {}} {258 0 0-1550 {}} {258 0 0-1549 {}} {258 0 0-1548 {}} {258 0 0-1547 {}} {258 0 0-1546 {}} {258 0 0-1545 {}} {258 0 0-1544 {}} {258 0 0-1543 {}} {258 0 0-1542 {}} {258 0 0-1541 {}} {259 0 0-1560 {}}} SUCCS {{259 0 0-1562 {}} {258 0 0-1567 {}} {258 0 0-1569 {}}} CYCLES {}}
set a(0-1562) {NAME if#4:sel TYPE SELECT PAR 0-1360 XREFS 79312 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{130 0 0-1540 {}} {259 0 0-1561 {}}} SUCCS {{146 0 0-1563 {}} {146 0 0-1564 {}} {146 0 0-1565 {}} {146 0 0-1566 {}}} CYCLES {}}
set a(0-1563) {NAME asn#209 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79313 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1562 {}}} SUCCS {{259 0 0-1564 {}}} CYCLES {}}
set a(0-1564) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-1360 XREFS 79314 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1562 {}} {259 0 0-1563 {}}} SUCCS {{258 0 0-1568 {}}} CYCLES {}}
set a(0-1565) {NAME asn#210 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79315 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.40364405481779725} PREDS {{146 0 0-1562 {}}} SUCCS {{259 0 0-1566 {}}} CYCLES {}}
set a(0-1566) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-1360 XREFS 79316 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.40364405481779725} PREDS {{146 0 0-1562 {}} {259 0 0-1565 {}}} SUCCS {{258 0 0-1570 {}}} CYCLES {}}
set a(0-1567) {NAME and#6 TYPE AND PAR 0-1360 XREFS 79317 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{258 0 0-1539 {}} {258 0 0-1561 {}}} SUCCS {{259 0 0-1568 {}}} CYCLES {}}
set a(0-1568) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1360 XREFS 79318 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.47282573885871304 2 0.7307592009620401} PREDS {{258 0 0-1480 {}} {258 0 0-1564 {}} {258 0 0-1368 {}} {259 0 0-1567 {}}} SUCCS {{258 0 0-1609 {}} {258 0 0-1688 {}}} CYCLES {}}
set a(0-1569) {NAME and#7 TYPE AND PAR 0-1360 XREFS 79319 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.40364405481779725} PREDS {{258 0 0-1539 {}} {258 0 0-1561 {}}} SUCCS {{259 0 0-1570 {}}} CYCLES {}}
set a(0-1570) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1360 XREFS 79320 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 3 0.47282573885871304} PREDS {{258 0 0-1484 {}} {258 0 0-1566 {}} {258 0 0-1367 {}} {259 0 0-1569 {}}} SUCCS {{258 0 0-1635 {}} {258 0 0-1689 {}}} CYCLES {}}
set a(0-1571) {NAME not#3 TYPE NOT PAR 0-1360 XREFS 79321 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 2 0.5162436491878176} PREDS {{258 0 0-1535 {}}} SUCCS {{259 0 0-1572 {}}} CYCLES {}}
set a(0-1572) {NAME conc#1 TYPE CONCATENATE PAR 0-1360 XREFS 79322 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 2 0.5162436491878176} PREDS {{259 0 0-1571 {}}} SUCCS {{259 0 0-1573 {}}} CYCLES {}}
set a(0-1573) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1360 XREFS 79323 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 2 0.40364393330861154 2 0.6615773954119385} PREDS {{259 0 0-1572 {}}} SUCCS {{259 0 0-1574 {}}} CYCLES {}}
set a(0-1574) {NAME slc#3 TYPE READSLICE PAR 0-1360 XREFS 79324 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{259 0 0-1573 {}}} SUCCS {{259 0 0-1575 {}} {258 0 0-1602 {}} {258 0 0-1604 {}}} CYCLES {}}
set a(0-1575) {NAME sel#6 TYPE SELECT PAR 0-1360 XREFS 79325 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{259 0 0-1574 {}}} SUCCS {{146 0 0-1576 {}} {146 0 0-1577 {}} {146 0 0-1578 {}} {146 0 0-1579 {}} {146 0 0-1580 {}} {146 0 0-1581 {}} {146 0 0-1582 {}} {146 0 0-1583 {}} {146 0 0-1584 {}} {146 0 0-1585 {}} {146 0 0-1586 {}} {146 0 0-1587 {}} {146 0 0-1588 {}} {146 0 0-1589 {}} {146 0 0-1590 {}} {146 0 0-1591 {}} {146 0 0-1592 {}} {146 0 0-1593 {}} {146 0 0-1594 {}} {146 0 0-1595 {}} {130 0 0-1596 {}} {130 0 0-1597 {}}} CYCLES {}}
set a(0-1576) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-1360 XREFS 79326 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1575 {}} {258 0 0-1492 {}}} SUCCS {{258 0 0-1596 {}}} CYCLES {}}
set a(0-1577) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-1360 XREFS 79327 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1575 {}} {258 0 0-1492 {}}} SUCCS {{258 0 0-1596 {}}} CYCLES {}}
set a(0-1578) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-1360 XREFS 79328 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1575 {}} {258 0 0-1492 {}}} SUCCS {{258 0 0-1596 {}}} CYCLES {}}
set a(0-1579) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-1360 XREFS 79329 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1575 {}} {258 0 0-1492 {}}} SUCCS {{258 0 0-1596 {}}} CYCLES {}}
set a(0-1580) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-1360 XREFS 79330 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1575 {}} {258 0 0-1492 {}}} SUCCS {{258 0 0-1596 {}}} CYCLES {}}
set a(0-1581) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-1360 XREFS 79331 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1575 {}} {258 0 0-1492 {}}} SUCCS {{258 0 0-1596 {}}} CYCLES {}}
set a(0-1582) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-1360 XREFS 79332 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1575 {}} {258 0 0-1492 {}}} SUCCS {{258 0 0-1596 {}}} CYCLES {}}
set a(0-1583) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-1360 XREFS 79333 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1575 {}} {258 0 0-1492 {}}} SUCCS {{258 0 0-1596 {}}} CYCLES {}}
set a(0-1584) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-1360 XREFS 79334 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1575 {}} {258 0 0-1492 {}}} SUCCS {{258 0 0-1596 {}}} CYCLES {}}
set a(0-1585) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-1360 XREFS 79335 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1575 {}} {258 0 0-1492 {}}} SUCCS {{258 0 0-1596 {}}} CYCLES {}}
set a(0-1586) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-1360 XREFS 79336 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1575 {}} {258 0 0-1488 {}}} SUCCS {{258 0 0-1596 {}}} CYCLES {}}
set a(0-1587) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-1360 XREFS 79337 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1575 {}} {258 0 0-1488 {}}} SUCCS {{258 0 0-1596 {}}} CYCLES {}}
set a(0-1588) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-1360 XREFS 79338 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1575 {}} {258 0 0-1488 {}}} SUCCS {{258 0 0-1596 {}}} CYCLES {}}
set a(0-1589) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-1360 XREFS 79339 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1575 {}} {258 0 0-1488 {}}} SUCCS {{258 0 0-1596 {}}} CYCLES {}}
set a(0-1590) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-1360 XREFS 79340 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1575 {}} {258 0 0-1488 {}}} SUCCS {{258 0 0-1596 {}}} CYCLES {}}
set a(0-1591) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-1360 XREFS 79341 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1575 {}} {258 0 0-1488 {}}} SUCCS {{258 0 0-1596 {}}} CYCLES {}}
set a(0-1592) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-1360 XREFS 79342 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1575 {}} {258 0 0-1488 {}}} SUCCS {{258 0 0-1596 {}}} CYCLES {}}
set a(0-1593) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-1360 XREFS 79343 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1575 {}} {258 0 0-1488 {}}} SUCCS {{258 0 0-1596 {}}} CYCLES {}}
set a(0-1594) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-1360 XREFS 79344 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1575 {}} {258 0 0-1488 {}}} SUCCS {{258 0 0-1596 {}}} CYCLES {}}
set a(0-1595) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-1360 XREFS 79345 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1575 {}} {258 0 0-1488 {}}} SUCCS {{259 0 0-1596 {}}} CYCLES {}}
set a(0-1596) {NAME if#6:if:nor TYPE NOR PAR 0-1360 XREFS 79346 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{130 0 0-1575 {}} {258 0 0-1594 {}} {258 0 0-1593 {}} {258 0 0-1592 {}} {258 0 0-1591 {}} {258 0 0-1590 {}} {258 0 0-1589 {}} {258 0 0-1588 {}} {258 0 0-1587 {}} {258 0 0-1586 {}} {258 0 0-1585 {}} {258 0 0-1584 {}} {258 0 0-1583 {}} {258 0 0-1582 {}} {258 0 0-1581 {}} {258 0 0-1580 {}} {258 0 0-1579 {}} {258 0 0-1578 {}} {258 0 0-1577 {}} {258 0 0-1576 {}} {259 0 0-1595 {}}} SUCCS {{259 0 0-1597 {}} {258 0 0-1602 {}} {258 0 0-1604 {}}} CYCLES {}}
set a(0-1597) {NAME if#6:sel TYPE SELECT PAR 0-1360 XREFS 79347 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{130 0 0-1575 {}} {259 0 0-1596 {}}} SUCCS {{146 0 0-1598 {}} {146 0 0-1599 {}} {146 0 0-1600 {}} {146 0 0-1601 {}}} CYCLES {}}
set a(0-1598) {NAME asn#211 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79348 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1597 {}}} SUCCS {{259 0 0-1599 {}}} CYCLES {}}
set a(0-1599) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-1360 XREFS 79349 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-1597 {}} {259 0 0-1598 {}}} SUCCS {{258 0 0-1603 {}}} CYCLES {}}
set a(0-1600) {NAME asn#212 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79350 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.40364405481779725} PREDS {{146 0 0-1597 {}}} SUCCS {{259 0 0-1601 {}}} CYCLES {}}
set a(0-1601) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-1360 XREFS 79351 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.40364405481779725} PREDS {{146 0 0-1597 {}} {259 0 0-1600 {}}} SUCCS {{258 0 0-1605 {}}} CYCLES {}}
set a(0-1602) {NAME and#8 TYPE AND PAR 0-1360 XREFS 79352 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{258 0 0-1574 {}} {258 0 0-1596 {}}} SUCCS {{259 0 0-1603 {}}} CYCLES {}}
set a(0-1603) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1360 XREFS 79353 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.47282573885871304 2 0.7307592009620401} PREDS {{258 0 0-1488 {}} {258 0 0-1599 {}} {258 0 0-1366 {}} {259 0 0-1602 {}}} SUCCS {{258 0 0-1616 {}} {258 0 0-1690 {}}} CYCLES {}}
set a(0-1604) {NAME and#9 TYPE AND PAR 0-1360 XREFS 79354 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.40364405481779725} PREDS {{258 0 0-1574 {}} {258 0 0-1596 {}}} SUCCS {{259 0 0-1605 {}}} CYCLES {}}
set a(0-1605) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1360 XREFS 79355 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 3 0.47282573885871304} PREDS {{258 0 0-1492 {}} {258 0 0-1601 {}} {258 0 0-1365 {}} {259 0 0-1604 {}}} SUCCS {{258 0 0-1662 {}} {258 0 0-1691 {}}} CYCLES {}}
set a(0-1606) {NAME asn#213 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79356 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {} SUCCS {{259 0 0-1607 {}}} CYCLES {}}
set a(0-1607) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-1360 XREFS 79357 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{259 0 0-1606 {}}} SUCCS {{259 0 0-1608 {}}} CYCLES {}}
set a(0-1608) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-1360 XREFS 79358 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{259 0 0-1607 {}}} SUCCS {{258 0 0-1611 {}}} CYCLES {}}
set a(0-1609) {NAME deltax_square_red:not TYPE NOT PAR 0-1360 XREFS 79359 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{258 0 0-1568 {}}} SUCCS {{259 0 0-1610 {}}} CYCLES {}}
set a(0-1610) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-1360 XREFS 79360 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{259 0 0-1609 {}}} SUCCS {{259 0 0-1611 {}}} CYCLES {}}
set a(0-1611) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 4 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-1360 XREFS 79361 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 2 0.742066332834389 2 0.999999794937716} PREDS {{258 0 0-1608 {}} {259 0 0-1610 {}}} SUCCS {{259 0 0-1612 {}}} CYCLES {}}
set a(0-1612) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-1360 XREFS 79362 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{259 0 0-1611 {}}} SUCCS {{258 0 0-1620 {}} {258 0 0-1622 {}} {258 0 0-1628 {}}} CYCLES {}}
set a(0-1613) {NAME asn#214 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79363 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {} SUCCS {{259 0 0-1614 {}}} CYCLES {}}
set a(0-1614) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-1360 XREFS 79364 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{259 0 0-1613 {}}} SUCCS {{259 0 0-1615 {}}} CYCLES {}}
set a(0-1615) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-1360 XREFS 79365 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{259 0 0-1614 {}}} SUCCS {{258 0 0-1618 {}}} CYCLES {}}
set a(0-1616) {NAME deltax_square_blue:not TYPE NOT PAR 0-1360 XREFS 79366 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{258 0 0-1603 {}}} SUCCS {{259 0 0-1617 {}}} CYCLES {}}
set a(0-1617) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-1360 XREFS 79367 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{259 0 0-1616 {}}} SUCCS {{259 0 0-1618 {}}} CYCLES {}}
set a(0-1618) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 4 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-1360 XREFS 79368 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 2 0.742066332834389 2 0.999999794937716} PREDS {{258 0 0-1615 {}} {259 0 0-1617 {}}} SUCCS {{259 0 0-1619 {}}} CYCLES {}}
set a(0-1619) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-1360 XREFS 79369 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{259 0 0-1618 {}}} SUCCS {{258 0 0-1647 {}} {258 0 0-1649 {}} {258 0 0-1655 {}}} CYCLES {}}
set a(0-1620) {NAME slc#8 TYPE READSLICE PAR 0-1360 XREFS 79370 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{258 0 0-1612 {}}} SUCCS {{259 0 0-1621 {}}} CYCLES {}}
set a(0-1621) {NAME asel#39 TYPE SELECT PAR 0-1360 XREFS 79371 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{259 0 0-1620 {}}} SUCCS {{146 0 0-1622 {}} {146 0 0-1623 {}} {146 0 0-1624 {}} {146 0 0-1625 {}} {146 0 0-1626 {}} {146 0 0-1627 {}}} CYCLES {}}
set a(0-1622) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-1360 XREFS 79372 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{146 0 0-1621 {}} {258 0 0-1612 {}}} SUCCS {{259 0 0-1623 {}}} CYCLES {}}
set a(0-1623) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-1360 XREFS 79373 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{146 0 0-1621 {}} {259 0 0-1622 {}}} SUCCS {{259 0 0-1624 {}}} CYCLES {}}
set a(0-1624) {NAME if#12:conc TYPE CONCATENATE PAR 0-1360 XREFS 79374 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{146 0 0-1621 {}} {259 0 0-1623 {}}} SUCCS {{259 0 0-1625 {}}} CYCLES {}}
set a(0-1625) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#39:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-1360 XREFS 79375 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 2 0.9999997853612504 3 0.47282571171995413} PREDS {{146 0 0-1621 {}} {259 0 0-1624 {}}} SUCCS {{259 0 0-1626 {}}} CYCLES {}}
set a(0-1626) {NAME aif#39:slc TYPE READSLICE PAR 0-1360 XREFS 79376 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{146 0 0-1621 {}} {259 0 0-1625 {}}} SUCCS {{259 0 0-1627 {}}} CYCLES {}}
set a(0-1627) {NAME if#12:not TYPE NOT PAR 0-1360 XREFS 79377 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{146 0 0-1621 {}} {259 0 0-1626 {}}} SUCCS {{258 0 0-1630 {}}} CYCLES {}}
set a(0-1628) {NAME slc#6 TYPE READSLICE PAR 0-1360 XREFS 79378 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.47282585135870747} PREDS {{258 0 0-1612 {}}} SUCCS {{259 0 0-1629 {}}} CYCLES {}}
set a(0-1629) {NAME if#12:not#2 TYPE NOT PAR 0-1360 XREFS 79379 LOC {2 0.7141679642916018 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{259 0 0-1628 {}}} SUCCS {{259 0 0-1630 {}}} CYCLES {}}
set a(0-1630) {NAME if#12:and TYPE AND PAR 0-1360 XREFS 79380 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{258 0 0-1627 {}} {258 0 0-1364 {}} {259 0 0-1629 {}}} SUCCS {{259 0 0-1631 {}} {258 0 0-1681 {}}} CYCLES {}}
set a(0-1631) {NAME asel#41 TYPE SELECT PAR 0-1360 XREFS 79381 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{259 0 0-1630 {}}} SUCCS {{146 0 0-1632 {}} {146 0 0-1633 {}} {146 0 0-1634 {}} {146 0 0-1635 {}} {146 0 0-1636 {}} {146 0 0-1637 {}} {130 0 0-1638 {}} {146 0 0-1639 {}} {130 0 0-1640 {}}} CYCLES {}}
set a(0-1632) {NAME asn#215 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79382 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-1631 {}}} SUCCS {{259 0 0-1633 {}}} CYCLES {}}
set a(0-1633) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-1360 XREFS 79383 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-1631 {}} {259 0 0-1632 {}}} SUCCS {{259 0 0-1634 {}}} CYCLES {}}
set a(0-1634) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-1360 XREFS 79384 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-1631 {}} {259 0 0-1633 {}}} SUCCS {{258 0 0-1637 {}}} CYCLES {}}
set a(0-1635) {NAME deltay_square_red:not TYPE NOT PAR 0-1360 XREFS 79385 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-1631 {}} {258 0 0-1570 {}}} SUCCS {{259 0 0-1636 {}}} CYCLES {}}
set a(0-1636) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-1360 XREFS 79386 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-1631 {}} {259 0 0-1635 {}}} SUCCS {{259 0 0-1637 {}}} CYCLES {}}
set a(0-1637) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 4 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-1360 XREFS 79387 LOC {3 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.742066332834389 3 0.742066332834389} PREDS {{146 0 0-1631 {}} {258 0 0-1634 {}} {259 0 0-1636 {}}} SUCCS {{259 0 0-1638 {}}} CYCLES {}}
set a(0-1638) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-1360 XREFS 79388 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{130 0 0-1631 {}} {259 0 0-1637 {}}} SUCCS {{259 0 0-1639 {}} {258 0 0-1641 {}} {258 0 0-1678 {}}} CYCLES {}}
set a(0-1639) {NAME aif#41:slc#1 TYPE READSLICE PAR 0-1360 XREFS 79389 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-1631 {}} {259 0 0-1638 {}}} SUCCS {{259 0 0-1640 {}}} CYCLES {}}
set a(0-1640) {NAME aif#41:asel TYPE SELECT PAR 0-1360 XREFS 79390 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{130 0 0-1631 {}} {259 0 0-1639 {}}} SUCCS {{146 0 0-1641 {}} {146 0 0-1642 {}} {146 0 0-1643 {}} {146 0 0-1644 {}} {146 0 0-1645 {}} {146 0 0-1646 {}}} CYCLES {}}
set a(0-1641) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-1360 XREFS 79391 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-1640 {}} {258 0 0-1638 {}}} SUCCS {{259 0 0-1642 {}}} CYCLES {}}
set a(0-1642) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-1360 XREFS 79392 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-1640 {}} {259 0 0-1641 {}}} SUCCS {{259 0 0-1643 {}}} CYCLES {}}
set a(0-1643) {NAME if#12:conc#1 TYPE CONCATENATE PAR 0-1360 XREFS 79393 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-1640 {}} {259 0 0-1642 {}}} SUCCS {{259 0 0-1644 {}}} CYCLES {}}
set a(0-1644) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#41:aif:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-1360 XREFS 79394 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.9999997853612504 3 0.9999997853612504} PREDS {{146 0 0-1640 {}} {259 0 0-1643 {}}} SUCCS {{259 0 0-1645 {}}} CYCLES {}}
set a(0-1645) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-1360 XREFS 79395 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-1640 {}} {259 0 0-1644 {}}} SUCCS {{259 0 0-1646 {}}} CYCLES {}}
set a(0-1646) {NAME if#12:not#1 TYPE NOT PAR 0-1360 XREFS 79396 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-1640 {}} {259 0 0-1645 {}}} SUCCS {{258 0 0-1681 {}}} CYCLES {}}
set a(0-1647) {NAME slc#9 TYPE READSLICE PAR 0-1360 XREFS 79397 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{258 0 0-1619 {}}} SUCCS {{259 0 0-1648 {}}} CYCLES {}}
set a(0-1648) {NAME asel#45 TYPE SELECT PAR 0-1360 XREFS 79398 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{259 0 0-1647 {}}} SUCCS {{146 0 0-1649 {}} {146 0 0-1650 {}} {146 0 0-1651 {}} {146 0 0-1652 {}} {146 0 0-1653 {}} {146 0 0-1654 {}}} CYCLES {}}
set a(0-1649) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-1360 XREFS 79399 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{146 0 0-1648 {}} {258 0 0-1619 {}}} SUCCS {{259 0 0-1650 {}}} CYCLES {}}
set a(0-1650) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-1360 XREFS 79400 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{146 0 0-1648 {}} {259 0 0-1649 {}}} SUCCS {{259 0 0-1651 {}}} CYCLES {}}
set a(0-1651) {NAME if#13:conc TYPE CONCATENATE PAR 0-1360 XREFS 79401 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{146 0 0-1648 {}} {259 0 0-1650 {}}} SUCCS {{259 0 0-1652 {}}} CYCLES {}}
set a(0-1652) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#45:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-1360 XREFS 79402 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 2 0.9999997853612504 3 0.47282571171995413} PREDS {{146 0 0-1648 {}} {259 0 0-1651 {}}} SUCCS {{259 0 0-1653 {}}} CYCLES {}}
set a(0-1653) {NAME aif#45:slc TYPE READSLICE PAR 0-1360 XREFS 79403 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{146 0 0-1648 {}} {259 0 0-1652 {}}} SUCCS {{259 0 0-1654 {}}} CYCLES {}}
set a(0-1654) {NAME if#13:not TYPE NOT PAR 0-1360 XREFS 79404 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{146 0 0-1648 {}} {259 0 0-1653 {}}} SUCCS {{258 0 0-1657 {}}} CYCLES {}}
set a(0-1655) {NAME slc#7 TYPE READSLICE PAR 0-1360 XREFS 79405 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.47282585135870747} PREDS {{258 0 0-1619 {}}} SUCCS {{259 0 0-1656 {}}} CYCLES {}}
set a(0-1656) {NAME if#13:not#2 TYPE NOT PAR 0-1360 XREFS 79406 LOC {2 0.7141679642916018 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{259 0 0-1655 {}}} SUCCS {{259 0 0-1657 {}}} CYCLES {}}
set a(0-1657) {NAME if#13:and TYPE AND PAR 0-1360 XREFS 79407 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{258 0 0-1654 {}} {258 0 0-1362 {}} {259 0 0-1656 {}}} SUCCS {{259 0 0-1658 {}} {258 0 0-1676 {}}} CYCLES {}}
set a(0-1658) {NAME asel#47 TYPE SELECT PAR 0-1360 XREFS 79408 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{259 0 0-1657 {}}} SUCCS {{146 0 0-1659 {}} {146 0 0-1660 {}} {146 0 0-1661 {}} {146 0 0-1662 {}} {146 0 0-1663 {}} {146 0 0-1664 {}} {130 0 0-1665 {}} {146 0 0-1666 {}} {130 0 0-1667 {}}} CYCLES {}}
set a(0-1659) {NAME asn#216 TYPE {I/O_READ SIGNAL} PAR 0-1360 XREFS 79409 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-1658 {}}} SUCCS {{259 0 0-1660 {}}} CYCLES {}}
set a(0-1660) {NAME slc(vga_xy#1)#1 TYPE READSLICE PAR 0-1360 XREFS 79410 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-1658 {}} {259 0 0-1659 {}}} SUCCS {{259 0 0-1661 {}}} CYCLES {}}
set a(0-1661) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-1360 XREFS 79411 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-1658 {}} {259 0 0-1660 {}}} SUCCS {{258 0 0-1664 {}}} CYCLES {}}
set a(0-1662) {NAME deltay_square_blue:not TYPE NOT PAR 0-1360 XREFS 79412 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-1658 {}} {258 0 0-1605 {}}} SUCCS {{259 0 0-1663 {}}} CYCLES {}}
set a(0-1663) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-1360 XREFS 79413 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-1658 {}} {259 0 0-1662 {}}} SUCCS {{259 0 0-1664 {}}} CYCLES {}}
set a(0-1664) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 4 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-1360 XREFS 79414 LOC {3 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.742066332834389 3 0.742066332834389} PREDS {{146 0 0-1658 {}} {258 0 0-1661 {}} {259 0 0-1663 {}}} SUCCS {{259 0 0-1665 {}}} CYCLES {}}
set a(0-1665) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-1360 XREFS 79415 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{130 0 0-1658 {}} {259 0 0-1664 {}}} SUCCS {{259 0 0-1666 {}} {258 0 0-1668 {}} {258 0 0-1674 {}}} CYCLES {}}
set a(0-1666) {NAME aif#47:slc#1 TYPE READSLICE PAR 0-1360 XREFS 79416 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-1658 {}} {259 0 0-1665 {}}} SUCCS {{259 0 0-1667 {}}} CYCLES {}}
set a(0-1667) {NAME aif#47:asel TYPE SELECT PAR 0-1360 XREFS 79417 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{130 0 0-1658 {}} {259 0 0-1666 {}}} SUCCS {{146 0 0-1668 {}} {146 0 0-1669 {}} {146 0 0-1670 {}} {146 0 0-1671 {}} {146 0 0-1672 {}} {146 0 0-1673 {}}} CYCLES {}}
set a(0-1668) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-1360 XREFS 79418 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-1667 {}} {258 0 0-1665 {}}} SUCCS {{259 0 0-1669 {}}} CYCLES {}}
set a(0-1669) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-1360 XREFS 79419 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-1667 {}} {259 0 0-1668 {}}} SUCCS {{259 0 0-1670 {}}} CYCLES {}}
set a(0-1670) {NAME if#13:conc#1 TYPE CONCATENATE PAR 0-1360 XREFS 79420 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-1667 {}} {259 0 0-1669 {}}} SUCCS {{259 0 0-1671 {}}} CYCLES {}}
set a(0-1671) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#47:aif:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-1360 XREFS 79421 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.9999997853612504 3 0.9999997853612504} PREDS {{146 0 0-1667 {}} {259 0 0-1670 {}}} SUCCS {{259 0 0-1672 {}}} CYCLES {}}
set a(0-1672) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-1360 XREFS 79422 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-1667 {}} {259 0 0-1671 {}}} SUCCS {{259 0 0-1673 {}}} CYCLES {}}
set a(0-1673) {NAME if#13:not#1 TYPE NOT PAR 0-1360 XREFS 79423 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-1667 {}} {259 0 0-1672 {}}} SUCCS {{258 0 0-1676 {}}} CYCLES {}}
set a(0-1674) {NAME aif#47:slc TYPE READSLICE PAR 0-1360 XREFS 79424 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.9999999250000037} PREDS {{258 0 0-1665 {}}} SUCCS {{259 0 0-1675 {}}} CYCLES {}}
set a(0-1675) {NAME if#13:not#3 TYPE NOT PAR 0-1360 XREFS 79425 LOC {3 0.2692406115379694 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-1674 {}}} SUCCS {{259 0 0-1676 {}}} CYCLES {}}
set a(0-1676) {NAME if#13:and#2 TYPE AND PAR 0-1360 XREFS 79426 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1657 {}} {258 0 0-1673 {}} {258 0 0-1361 {}} {259 0 0-1675 {}}} SUCCS {{258 0 0-1680 {}} {258 0 0-1683 {}}} CYCLES {}}
set a(0-1677) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,8) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-1360 XREFS 79427 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{260 0 0-1677 {}} {80 0 0-1685 {}}} SUCCS {{260 0 0-1677 {}} {80 0 0-1685 {}}} CYCLES {}}
set a(0-1678) {NAME aif#41:slc TYPE READSLICE PAR 0-1360 XREFS 79428 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.9999999250000037} PREDS {{258 0 0-1638 {}}} SUCCS {{259 0 0-1679 {}}} CYCLES {}}
set a(0-1679) {NAME if#12:not#3 TYPE NOT PAR 0-1360 XREFS 79429 LOC {3 0.2692406115379694 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-1678 {}}} SUCCS {{258 0 0-1681 {}}} CYCLES {}}
set a(0-1680) {NAME not#17 TYPE NOT PAR 0-1360 XREFS 79430 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1676 {}}} SUCCS {{259 0 0-1681 {}}} CYCLES {}}
set a(0-1681) {NAME and#10 TYPE AND PAR 0-1360 XREFS 79431 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1630 {}} {258 0 0-1679 {}} {258 0 0-1646 {}} {258 0 0-1363 {}} {259 0 0-1680 {}}} SUCCS {{259 0 0-1682 {}}} CYCLES {}}
set a(0-1682) {NAME exs#4 TYPE SIGNEXTEND PAR 0-1360 XREFS 79432 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-1681 {}}} SUCCS {{258 0 0-1684 {}}} CYCLES {}}
set a(0-1683) {NAME exs#2 TYPE SIGNEXTEND PAR 0-1360 XREFS 79433 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1676 {}}} SUCCS {{259 0 0-1684 {}}} CYCLES {}}
set a(0-1684) {NAME conc#18 TYPE CONCATENATE PAR 0-1360 XREFS 79434 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1682 {}} {259 0 0-1683 {}}} SUCCS {{259 0 0-1685 {}}} CYCLES {}}
set a(0-1685) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-1360 XREFS 79435 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{260 0 0-1685 {}} {80 0 0-1677 {}} {259 0 0-1684 {}}} SUCCS {{80 0 0-1677 {}} {260 0 0-1685 {}}} CYCLES {}}
set a(0-1686) {NAME vin:asn(acc#8(0).sva) TYPE ASSIGN PAR 0-1360 XREFS 79436 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 3 0.2366116381694181} PREDS {{260 0 0-1686 {}} {256 0 0-1425 {}} {258 0 0-1509 {}}} SUCCS {{262 0 0-1425 {}} {260 0 0-1686 {}}} CYCLES {}}
set a(0-1687) {NAME vin:asn(acc#8(1).sva) TYPE ASSIGN PAR 0-1360 XREFS 79437 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 3 0.2366116381694181} PREDS {{260 0 0-1687 {}} {256 0 0-1428 {}} {258 0 0-1535 {}}} SUCCS {{262 0 0-1428 {}} {260 0 0-1687 {}}} CYCLES {}}
set a(0-1688) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-1360 XREFS 79438 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 3 0.6123571943821403} PREDS {{260 0 0-1688 {}} {256 0 0-1477 {}} {258 0 0-1568 {}}} SUCCS {{262 0 0-1477 {}} {260 0 0-1688 {}}} CYCLES {}}
set a(0-1689) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-1360 XREFS 79439 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.6123571943821403} PREDS {{260 0 0-1689 {}} {256 0 0-1481 {}} {258 0 0-1570 {}}} SUCCS {{262 0 0-1481 {}} {260 0 0-1689 {}}} CYCLES {}}
set a(0-1690) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-1360 XREFS 79440 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 3 0.6123571943821403} PREDS {{260 0 0-1690 {}} {256 0 0-1485 {}} {258 0 0-1603 {}}} SUCCS {{262 0 0-1485 {}} {260 0 0-1690 {}}} CYCLES {}}
set a(0-1691) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-1360 XREFS 79441 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.6123571943821403} PREDS {{260 0 0-1691 {}} {256 0 0-1489 {}} {258 0 0-1605 {}}} SUCCS {{262 0 0-1489 {}} {260 0 0-1691 {}}} CYCLES {}}
set a(0-1360) {CHI {0-1361 0-1362 0-1363 0-1364 0-1365 0-1366 0-1367 0-1368 0-1369 0-1370 0-1371 0-1372 0-1373 0-1374 0-1375 0-1376 0-1377 0-1378 0-1379 0-1380 0-1381 0-1382 0-1383 0-1384 0-1385 0-1386 0-1387 0-1388 0-1389 0-1390 0-1391 0-1392 0-1393 0-1394 0-1395 0-1396 0-1397 0-1398 0-1399 0-1400 0-1401 0-1402 0-1403 0-1404 0-1405 0-1406 0-1407 0-1408 0-1409 0-1410 0-1411 0-1412 0-1413 0-1414 0-1415 0-1416 0-1417 0-1418 0-1419 0-1420 0-1421 0-1422 0-1423 0-1424 0-1425 0-1426 0-1427 0-1428 0-1429 0-1430 0-1431 0-1432 0-1433 0-1434 0-1435 0-1436 0-1437 0-1438 0-1439 0-1440 0-1441 0-1442 0-1443 0-1444 0-1445 0-1446 0-1447 0-1448 0-1449 0-1450 0-1451 0-1452 0-1453 0-1454 0-1455 0-1456 0-1457 0-1458 0-1459 0-1460 0-1461 0-1462 0-1463 0-1464 0-1465 0-1466 0-1467 0-1468 0-1469 0-1470 0-1471 0-1472 0-1473 0-1474 0-1475 0-1476 0-1477 0-1478 0-1479 0-1480 0-1481 0-1482 0-1483 0-1484 0-1485 0-1486 0-1487 0-1488 0-1489 0-1490 0-1491 0-1492 0-1493 0-1494 0-1495 0-1496 0-1497 0-1498 0-1499 0-1500 0-1501 0-1502 0-1503 0-1504 0-1505 0-1506 0-1507 0-1508 0-1509 0-1510 0-1511 0-1512 0-1513 0-1514 0-1515 0-1516 0-1517 0-1518 0-1519 0-1520 0-1521 0-1522 0-1523 0-1524 0-1525 0-1526 0-1527 0-1528 0-1529 0-1530 0-1531 0-1532 0-1533 0-1534 0-1535 0-1536 0-1537 0-1538 0-1539 0-1540 0-1541 0-1542 0-1543 0-1544 0-1545 0-1546 0-1547 0-1548 0-1549 0-1550 0-1551 0-1552 0-1553 0-1554 0-1555 0-1556 0-1557 0-1558 0-1559 0-1560 0-1561 0-1562 0-1563 0-1564 0-1565 0-1566 0-1567 0-1568 0-1569 0-1570 0-1571 0-1572 0-1573 0-1574 0-1575 0-1576 0-1577 0-1578 0-1579 0-1580 0-1581 0-1582 0-1583 0-1584 0-1585 0-1586 0-1587 0-1588 0-1589 0-1590 0-1591 0-1592 0-1593 0-1594 0-1595 0-1596 0-1597 0-1598 0-1599 0-1600 0-1601 0-1602 0-1603 0-1604 0-1605 0-1606 0-1607 0-1608 0-1609 0-1610 0-1611 0-1612 0-1613 0-1614 0-1615 0-1616 0-1617 0-1618 0-1619 0-1620 0-1621 0-1622 0-1623 0-1624 0-1625 0-1626 0-1627 0-1628 0-1629 0-1630 0-1631 0-1632 0-1633 0-1634 0-1635 0-1636 0-1637 0-1638 0-1639 0-1640 0-1641 0-1642 0-1643 0-1644 0-1645 0-1646 0-1647 0-1648 0-1649 0-1650 0-1651 0-1652 0-1653 0-1654 0-1655 0-1656 0-1657 0-1658 0-1659 0-1660 0-1661 0-1662 0-1663 0-1664 0-1665 0-1666 0-1667 0-1668 0-1669 0-1670 0-1671 0-1672 0-1673 0-1674 0-1675 0-1676 0-1677 0-1678 0-1679 0-1680 0-1681 0-1682 0-1683 0-1684 0-1685 0-1686 0-1687 0-1688 0-1689 0-1690 0-1691} ITERATIONS Infinite LATENCY 3 RESET_LATENCY 0 CSTEPS 4 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED Yes INITIATION 1 STAGES 4.0 CYCLES_IN 4 TOTAL_CYCLES_IN 4 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 4 NAME main TYPE LOOP DELAY {33.33 ns} PAR 0-1353 XREFS 79442 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-1360 {}} {258 0 0-1358 {}} {258 0 0-1357 {}} {258 0 0-1356 {}} {258 0 0-1355 {}} {258 0 0-1354 {}} {259 0 0-1359 {}}} SUCCS {{772 0 0-1354 {}} {772 0 0-1355 {}} {772 0 0-1356 {}} {772 0 0-1357 {}} {772 0 0-1358 {}} {772 0 0-1359 {}} {774 0 0-1360 {}}} CYCLES {}}
set a(0-1353) {CHI {0-1354 0-1355 0-1356 0-1357 0-1358 0-1359 0-1360} ITERATIONS Infinite LATENCY 3 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 4 TOTAL_CYCLES 4 NAME core:rlp TYPE LOOP DELAY {33.33 ns} PAR {} XREFS 79443 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-1353-TOTALCYCLES) {4}
set a(0-1353-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-1386 0-1415} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-1388 0-1403 0-1411 0-1538 0-1573} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-1401 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,2,1,4) {0-1419 0-1508 0-1534} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-1427 0-1430} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-1480 0-1484 0-1488 0-1492} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) {0-1495 0-1529} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,9) {0-1502 0-1514 0-1521} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-1509 0-1535} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-1568 0-1570 0-1603 0-1605} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12) {0-1611 0-1618 0-1637 0-1664} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,7,1,11) {0-1625 0-1644 0-1652 0-1671} mgc_ioport.mgc_out_stdreg(4,8) 0-1677 mgc_ioport.mgc_out_stdreg(2,30) 0-1685}
set a(0-1353-PROC_NAME) {core}
set a(0-1353-HIER_NAME) {/markers/core}
set a(TOP) {0-1353}

