#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001b1b9a12620 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001b1b9a91060_0 .net "PC", 31 0, v000001b1b9a89970_0;  1 drivers
v000001b1b9a911a0_0 .var "clk", 0 0;
v000001b1b9a912e0_0 .net "clkout", 0 0, L_000001b1b9a93ab0;  1 drivers
v000001b1b9a91420_0 .net "cycles_consumed", 31 0, v000001b1b9a91f60_0;  1 drivers
v000001b1b9a914c0_0 .var "rst", 0 0;
S_000001b1b99b4520 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001b1b9a12620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001b1b9a2f6e0 .param/l "RType" 0 4 2, C4<000000>;
P_000001b1b9a2f718 .param/l "add" 0 4 5, C4<100000>;
P_000001b1b9a2f750 .param/l "addi" 0 4 8, C4<001000>;
P_000001b1b9a2f788 .param/l "addu" 0 4 5, C4<100001>;
P_000001b1b9a2f7c0 .param/l "and_" 0 4 5, C4<100100>;
P_000001b1b9a2f7f8 .param/l "andi" 0 4 8, C4<001100>;
P_000001b1b9a2f830 .param/l "beq" 0 4 10, C4<000100>;
P_000001b1b9a2f868 .param/l "bne" 0 4 10, C4<000101>;
P_000001b1b9a2f8a0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b1b9a2f8d8 .param/l "j" 0 4 12, C4<000010>;
P_000001b1b9a2f910 .param/l "jal" 0 4 12, C4<000011>;
P_000001b1b9a2f948 .param/l "jr" 0 4 6, C4<001000>;
P_000001b1b9a2f980 .param/l "lw" 0 4 8, C4<100011>;
P_000001b1b9a2f9b8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b1b9a2f9f0 .param/l "or_" 0 4 5, C4<100101>;
P_000001b1b9a2fa28 .param/l "ori" 0 4 8, C4<001101>;
P_000001b1b9a2fa60 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b1b9a2fa98 .param/l "sll" 0 4 6, C4<000000>;
P_000001b1b9a2fad0 .param/l "slt" 0 4 5, C4<101010>;
P_000001b1b9a2fb08 .param/l "slti" 0 4 8, C4<101010>;
P_000001b1b9a2fb40 .param/l "srl" 0 4 6, C4<000010>;
P_000001b1b9a2fb78 .param/l "sub" 0 4 5, C4<100010>;
P_000001b1b9a2fbb0 .param/l "subu" 0 4 5, C4<100011>;
P_000001b1b9a2fbe8 .param/l "sw" 0 4 8, C4<101011>;
P_000001b1b9a2fc20 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b1b9a2fc58 .param/l "xori" 0 4 8, C4<001110>;
L_000001b1b9a932d0 .functor NOT 1, v000001b1b9a914c0_0, C4<0>, C4<0>, C4<0>;
L_000001b1b9a93570 .functor NOT 1, v000001b1b9a914c0_0, C4<0>, C4<0>, C4<0>;
L_000001b1b9a92fc0 .functor NOT 1, v000001b1b9a914c0_0, C4<0>, C4<0>, C4<0>;
L_000001b1b9a93b90 .functor NOT 1, v000001b1b9a914c0_0, C4<0>, C4<0>, C4<0>;
L_000001b1b9a93030 .functor NOT 1, v000001b1b9a914c0_0, C4<0>, C4<0>, C4<0>;
L_000001b1b9a93340 .functor NOT 1, v000001b1b9a914c0_0, C4<0>, C4<0>, C4<0>;
L_000001b1b9a93730 .functor NOT 1, v000001b1b9a914c0_0, C4<0>, C4<0>, C4<0>;
L_000001b1b9a937a0 .functor NOT 1, v000001b1b9a914c0_0, C4<0>, C4<0>, C4<0>;
L_000001b1b9a93ab0 .functor OR 1, v000001b1b9a911a0_0, v000001b1b9a1a290_0, C4<0>, C4<0>;
L_000001b1b9a93b20 .functor OR 1, L_000001b1b9adc9f0, L_000001b1b9add2b0, C4<0>, C4<0>;
L_000001b1b9a92cb0 .functor AND 1, L_000001b1b9adcdb0, L_000001b1b9adc810, C4<1>, C4<1>;
L_000001b1b9a93420 .functor NOT 1, v000001b1b9a914c0_0, C4<0>, C4<0>, C4<0>;
L_000001b1b9a93880 .functor OR 1, L_000001b1b9adda30, L_000001b1b9add0d0, C4<0>, C4<0>;
L_000001b1b9a936c0 .functor OR 1, L_000001b1b9a93880, L_000001b1b9adbf50, C4<0>, C4<0>;
L_000001b1b9a938f0 .functor OR 1, L_000001b1b9adc770, L_000001b1b9aee510, C4<0>, C4<0>;
L_000001b1b9a93960 .functor AND 1, L_000001b1b9adbff0, L_000001b1b9a938f0, C4<1>, C4<1>;
L_000001b1b9a93490 .functor OR 1, L_000001b1b9aef4b0, L_000001b1b9aef9b0, C4<0>, C4<0>;
L_000001b1b9a92d90 .functor AND 1, L_000001b1b9aef190, L_000001b1b9a93490, C4<1>, C4<1>;
L_000001b1b9a92e70 .functor NOT 1, L_000001b1b9a93ab0, C4<0>, C4<0>, C4<0>;
v000001b1b9a89ab0_0 .net "ALUOp", 3 0, v000001b1b9a1afb0_0;  1 drivers
v000001b1b9a89b50_0 .net "ALUResult", 31 0, v000001b1b9a88a70_0;  1 drivers
v000001b1b9a89bf0_0 .net "ALUSrc", 0 0, v000001b1b9a1b0f0_0;  1 drivers
v000001b1b9a4bf60_0 .net "ALUin2", 31 0, L_000001b1b9aee790;  1 drivers
v000001b1b9a4cd20_0 .net "MemReadEn", 0 0, v000001b1b9a1b190_0;  1 drivers
v000001b1b9a4d400_0 .net "MemWriteEn", 0 0, v000001b1b9a1b2d0_0;  1 drivers
v000001b1b9a4cc80_0 .net "MemtoReg", 0 0, v000001b1b9a1a970_0;  1 drivers
v000001b1b9a4c000_0 .net "PC", 31 0, v000001b1b9a89970_0;  alias, 1 drivers
v000001b1b9a4c780_0 .net "PCPlus1", 31 0, L_000001b1b9add7b0;  1 drivers
v000001b1b9a4d5e0_0 .net "PCsrc", 0 0, v000001b1b9a88b10_0;  1 drivers
v000001b1b9a4cdc0_0 .net "RegDst", 0 0, v000001b1b9a1b370_0;  1 drivers
v000001b1b9a4d680_0 .net "RegWriteEn", 0 0, v000001b1b9a1a1f0_0;  1 drivers
v000001b1b9a4c320_0 .net "WriteRegister", 4 0, L_000001b1b9adcef0;  1 drivers
v000001b1b9a4d0e0_0 .net *"_ivl_0", 0 0, L_000001b1b9a932d0;  1 drivers
L_000001b1b9a93cc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b1b9a4d360_0 .net/2u *"_ivl_10", 4 0, L_000001b1b9a93cc0;  1 drivers
L_000001b1b9a940b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b1b9a4c0a0_0 .net *"_ivl_101", 15 0, L_000001b1b9a940b0;  1 drivers
v000001b1b9a4c3c0_0 .net *"_ivl_102", 31 0, L_000001b1b9adc4f0;  1 drivers
L_000001b1b9a940f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b1b9a4d720_0 .net *"_ivl_105", 25 0, L_000001b1b9a940f8;  1 drivers
L_000001b1b9a94140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b1b9a4bec0_0 .net/2u *"_ivl_106", 31 0, L_000001b1b9a94140;  1 drivers
v000001b1b9a4bd80_0 .net *"_ivl_108", 0 0, L_000001b1b9adcdb0;  1 drivers
L_000001b1b9a94188 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001b1b9a4d7c0_0 .net/2u *"_ivl_110", 5 0, L_000001b1b9a94188;  1 drivers
v000001b1b9a4d4a0_0 .net *"_ivl_112", 0 0, L_000001b1b9adc810;  1 drivers
v000001b1b9a4c820_0 .net *"_ivl_115", 0 0, L_000001b1b9a92cb0;  1 drivers
v000001b1b9a4da40_0 .net *"_ivl_116", 47 0, L_000001b1b9adc1d0;  1 drivers
L_000001b1b9a941d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b1b9a4c280_0 .net *"_ivl_119", 15 0, L_000001b1b9a941d0;  1 drivers
L_000001b1b9a93d08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b1b9a4c460_0 .net/2u *"_ivl_12", 5 0, L_000001b1b9a93d08;  1 drivers
v000001b1b9a4c8c0_0 .net *"_ivl_120", 47 0, L_000001b1b9adc310;  1 drivers
L_000001b1b9a94218 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b1b9a4c140_0 .net *"_ivl_123", 15 0, L_000001b1b9a94218;  1 drivers
v000001b1b9a4c640_0 .net *"_ivl_125", 0 0, L_000001b1b9adca90;  1 drivers
v000001b1b9a4ce60_0 .net *"_ivl_126", 31 0, L_000001b1b9add210;  1 drivers
v000001b1b9a4d540_0 .net *"_ivl_128", 47 0, L_000001b1b9adcbd0;  1 drivers
v000001b1b9a4d180_0 .net *"_ivl_130", 47 0, L_000001b1b9add030;  1 drivers
v000001b1b9a4be20_0 .net *"_ivl_132", 47 0, L_000001b1b9adc8b0;  1 drivers
v000001b1b9a4d220_0 .net *"_ivl_134", 47 0, L_000001b1b9add490;  1 drivers
v000001b1b9a4c5a0_0 .net *"_ivl_14", 0 0, L_000001b1b9a919c0;  1 drivers
v000001b1b9a4d2c0_0 .net *"_ivl_140", 0 0, L_000001b1b9a93420;  1 drivers
L_000001b1b9a942a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b1b9a4c6e0_0 .net/2u *"_ivl_142", 31 0, L_000001b1b9a942a8;  1 drivers
L_000001b1b9a94380 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001b1b9a4c960_0 .net/2u *"_ivl_146", 5 0, L_000001b1b9a94380;  1 drivers
v000001b1b9a4d860_0 .net *"_ivl_148", 0 0, L_000001b1b9adda30;  1 drivers
L_000001b1b9a943c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001b1b9a4d900_0 .net/2u *"_ivl_150", 5 0, L_000001b1b9a943c8;  1 drivers
v000001b1b9a4dc20_0 .net *"_ivl_152", 0 0, L_000001b1b9add0d0;  1 drivers
v000001b1b9a4d9a0_0 .net *"_ivl_155", 0 0, L_000001b1b9a93880;  1 drivers
L_000001b1b9a94410 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001b1b9a4dae0_0 .net/2u *"_ivl_156", 5 0, L_000001b1b9a94410;  1 drivers
v000001b1b9a4c500_0 .net *"_ivl_158", 0 0, L_000001b1b9adbf50;  1 drivers
L_000001b1b9a93d50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001b1b9a4db80_0 .net/2u *"_ivl_16", 4 0, L_000001b1b9a93d50;  1 drivers
v000001b1b9a4c1e0_0 .net *"_ivl_161", 0 0, L_000001b1b9a936c0;  1 drivers
L_000001b1b9a94458 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b1b9a4ca00_0 .net/2u *"_ivl_162", 15 0, L_000001b1b9a94458;  1 drivers
v000001b1b9a4caa0_0 .net *"_ivl_164", 31 0, L_000001b1b9adc630;  1 drivers
v000001b1b9a4cb40_0 .net *"_ivl_167", 0 0, L_000001b1b9add670;  1 drivers
v000001b1b9a4cbe0_0 .net *"_ivl_168", 15 0, L_000001b1b9adbeb0;  1 drivers
v000001b1b9a4cf00_0 .net *"_ivl_170", 31 0, L_000001b1b9add990;  1 drivers
v000001b1b9a4d040_0 .net *"_ivl_174", 31 0, L_000001b1b9adbcd0;  1 drivers
L_000001b1b9a944a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b1b9a4cfa0_0 .net *"_ivl_177", 25 0, L_000001b1b9a944a0;  1 drivers
L_000001b1b9a944e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b1b9a8fcd0_0 .net/2u *"_ivl_178", 31 0, L_000001b1b9a944e8;  1 drivers
v000001b1b9a8feb0_0 .net *"_ivl_180", 0 0, L_000001b1b9adbff0;  1 drivers
L_000001b1b9a94530 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b1b9a8f190_0 .net/2u *"_ivl_182", 5 0, L_000001b1b9a94530;  1 drivers
v000001b1b9a8ff50_0 .net *"_ivl_184", 0 0, L_000001b1b9adc770;  1 drivers
L_000001b1b9a94578 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b1b9a8ed30_0 .net/2u *"_ivl_186", 5 0, L_000001b1b9a94578;  1 drivers
v000001b1b9a8f7d0_0 .net *"_ivl_188", 0 0, L_000001b1b9aee510;  1 drivers
v000001b1b9a8fd70_0 .net *"_ivl_19", 4 0, L_000001b1b9a91a60;  1 drivers
v000001b1b9a8fb90_0 .net *"_ivl_191", 0 0, L_000001b1b9a938f0;  1 drivers
v000001b1b9a8f230_0 .net *"_ivl_193", 0 0, L_000001b1b9a93960;  1 drivers
L_000001b1b9a945c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b1b9a8ec90_0 .net/2u *"_ivl_194", 5 0, L_000001b1b9a945c0;  1 drivers
v000001b1b9a8fc30_0 .net *"_ivl_196", 0 0, L_000001b1b9aef870;  1 drivers
L_000001b1b9a94608 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b1b9a90310_0 .net/2u *"_ivl_198", 31 0, L_000001b1b9a94608;  1 drivers
L_000001b1b9a93c78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b1b9a901d0_0 .net/2u *"_ivl_2", 5 0, L_000001b1b9a93c78;  1 drivers
v000001b1b9a8f690_0 .net *"_ivl_20", 4 0, L_000001b1b9a91b00;  1 drivers
v000001b1b9a8efb0_0 .net *"_ivl_200", 31 0, L_000001b1b9aef550;  1 drivers
v000001b1b9a8f870_0 .net *"_ivl_204", 31 0, L_000001b1b9aedd90;  1 drivers
L_000001b1b9a94650 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b1b9a8ee70_0 .net *"_ivl_207", 25 0, L_000001b1b9a94650;  1 drivers
L_000001b1b9a94698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b1b9a8f050_0 .net/2u *"_ivl_208", 31 0, L_000001b1b9a94698;  1 drivers
v000001b1b9a8f910_0 .net *"_ivl_210", 0 0, L_000001b1b9aef190;  1 drivers
L_000001b1b9a946e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b1b9a8f370_0 .net/2u *"_ivl_212", 5 0, L_000001b1b9a946e0;  1 drivers
v000001b1b9a8fe10_0 .net *"_ivl_214", 0 0, L_000001b1b9aef4b0;  1 drivers
L_000001b1b9a94728 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b1b9a90810_0 .net/2u *"_ivl_216", 5 0, L_000001b1b9a94728;  1 drivers
v000001b1b9a8f410_0 .net *"_ivl_218", 0 0, L_000001b1b9aef9b0;  1 drivers
v000001b1b9a8f2d0_0 .net *"_ivl_221", 0 0, L_000001b1b9a93490;  1 drivers
v000001b1b9a90270_0 .net *"_ivl_223", 0 0, L_000001b1b9a92d90;  1 drivers
L_000001b1b9a94770 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b1b9a903b0_0 .net/2u *"_ivl_224", 5 0, L_000001b1b9a94770;  1 drivers
v000001b1b9a8f0f0_0 .net *"_ivl_226", 0 0, L_000001b1b9aee470;  1 drivers
v000001b1b9a90450_0 .net *"_ivl_228", 31 0, L_000001b1b9aee5b0;  1 drivers
v000001b1b9a8f9b0_0 .net *"_ivl_24", 0 0, L_000001b1b9a92fc0;  1 drivers
L_000001b1b9a93d98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b1b9a908b0_0 .net/2u *"_ivl_26", 4 0, L_000001b1b9a93d98;  1 drivers
v000001b1b9a8fa50_0 .net *"_ivl_29", 4 0, L_000001b1b9a91ce0;  1 drivers
v000001b1b9a8faf0_0 .net *"_ivl_32", 0 0, L_000001b1b9a93b90;  1 drivers
L_000001b1b9a93de0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b1b9a904f0_0 .net/2u *"_ivl_34", 4 0, L_000001b1b9a93de0;  1 drivers
v000001b1b9a8fff0_0 .net *"_ivl_37", 4 0, L_000001b1b9a91e20;  1 drivers
v000001b1b9a8f4b0_0 .net *"_ivl_40", 0 0, L_000001b1b9a93030;  1 drivers
L_000001b1b9a93e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b1b9a90590_0 .net/2u *"_ivl_42", 15 0, L_000001b1b9a93e28;  1 drivers
v000001b1b9a8edd0_0 .net *"_ivl_45", 15 0, L_000001b1b9adcf90;  1 drivers
v000001b1b9a8f550_0 .net *"_ivl_48", 0 0, L_000001b1b9a93340;  1 drivers
v000001b1b9a8ef10_0 .net *"_ivl_5", 5 0, L_000001b1b9a91880;  1 drivers
L_000001b1b9a93e70 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b1b9a8f5f0_0 .net/2u *"_ivl_50", 36 0, L_000001b1b9a93e70;  1 drivers
L_000001b1b9a93eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b1b9a8f730_0 .net/2u *"_ivl_52", 31 0, L_000001b1b9a93eb8;  1 drivers
v000001b1b9a90090_0 .net *"_ivl_55", 4 0, L_000001b1b9adcc70;  1 drivers
v000001b1b9a90130_0 .net *"_ivl_56", 36 0, L_000001b1b9adbd70;  1 drivers
v000001b1b9a90950_0 .net *"_ivl_58", 36 0, L_000001b1b9adcd10;  1 drivers
v000001b1b9a90630_0 .net *"_ivl_62", 0 0, L_000001b1b9a93730;  1 drivers
L_000001b1b9a93f00 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b1b9a906d0_0 .net/2u *"_ivl_64", 5 0, L_000001b1b9a93f00;  1 drivers
v000001b1b9a90770_0 .net *"_ivl_67", 5 0, L_000001b1b9add710;  1 drivers
v000001b1b9a909f0_0 .net *"_ivl_70", 0 0, L_000001b1b9a937a0;  1 drivers
L_000001b1b9a93f48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b1b9a90a90_0 .net/2u *"_ivl_72", 57 0, L_000001b1b9a93f48;  1 drivers
L_000001b1b9a93f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b1b9a90b30_0 .net/2u *"_ivl_74", 31 0, L_000001b1b9a93f90;  1 drivers
v000001b1b9a92640_0 .net *"_ivl_77", 25 0, L_000001b1b9adc6d0;  1 drivers
v000001b1b9a92280_0 .net *"_ivl_78", 57 0, L_000001b1b9add530;  1 drivers
v000001b1b9a90d40_0 .net *"_ivl_8", 0 0, L_000001b1b9a93570;  1 drivers
v000001b1b9a91ec0_0 .net *"_ivl_80", 57 0, L_000001b1b9adc270;  1 drivers
L_000001b1b9a93fd8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b1b9a91c40_0 .net/2u *"_ivl_84", 31 0, L_000001b1b9a93fd8;  1 drivers
L_000001b1b9a94020 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b1b9a90de0_0 .net/2u *"_ivl_88", 5 0, L_000001b1b9a94020;  1 drivers
v000001b1b9a91240_0 .net *"_ivl_90", 0 0, L_000001b1b9adc9f0;  1 drivers
L_000001b1b9a94068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b1b9a92320_0 .net/2u *"_ivl_92", 5 0, L_000001b1b9a94068;  1 drivers
v000001b1b9a923c0_0 .net *"_ivl_94", 0 0, L_000001b1b9add2b0;  1 drivers
v000001b1b9a92460_0 .net *"_ivl_97", 0 0, L_000001b1b9a93b20;  1 drivers
v000001b1b9a926e0_0 .net *"_ivl_98", 47 0, L_000001b1b9adc090;  1 drivers
v000001b1b9a921e0_0 .net "adderResult", 31 0, L_000001b1b9adcb30;  1 drivers
v000001b1b9a925a0_0 .net "address", 31 0, L_000001b1b9add170;  1 drivers
v000001b1b9a92500_0 .net "clk", 0 0, L_000001b1b9a93ab0;  alias, 1 drivers
v000001b1b9a91f60_0 .var "cycles_consumed", 31 0;
v000001b1b9a92000_0 .net "extImm", 31 0, L_000001b1b9addb70;  1 drivers
v000001b1b9a92780_0 .net "funct", 5 0, L_000001b1b9add3f0;  1 drivers
v000001b1b9a92820_0 .net "hlt", 0 0, v000001b1b9a1a290_0;  1 drivers
v000001b1b9a92b40_0 .net "imm", 15 0, L_000001b1b9add850;  1 drivers
v000001b1b9a90e80_0 .net "immediate", 31 0, L_000001b1b9aeed30;  1 drivers
v000001b1b9a91100_0 .net "input_clk", 0 0, v000001b1b9a911a0_0;  1 drivers
v000001b1b9a91560_0 .net "instruction", 31 0, L_000001b1b9adc3b0;  1 drivers
v000001b1b9a92140_0 .net "memoryReadData", 31 0, v000001b1b9a88bb0_0;  1 drivers
v000001b1b9a91740_0 .net "nextPC", 31 0, L_000001b1b9add350;  1 drivers
v000001b1b9a928c0_0 .net "opcode", 5 0, L_000001b1b9a91920;  1 drivers
v000001b1b9a92960_0 .net "rd", 4 0, L_000001b1b9a91ba0;  1 drivers
v000001b1b9a92a00_0 .net "readData1", 31 0, L_000001b1b9a933b0;  1 drivers
v000001b1b9a917e0_0 .net "readData1_w", 31 0, L_000001b1b9aefb90;  1 drivers
v000001b1b9a920a0_0 .net "readData2", 31 0, L_000001b1b9a92d20;  1 drivers
v000001b1b9a90fc0_0 .net "rs", 4 0, L_000001b1b9a91d80;  1 drivers
v000001b1b9a92aa0_0 .net "rst", 0 0, v000001b1b9a914c0_0;  1 drivers
v000001b1b9a91600_0 .net "rt", 4 0, L_000001b1b9adc130;  1 drivers
v000001b1b9a90ca0_0 .net "shamt", 31 0, L_000001b1b9adbe10;  1 drivers
v000001b1b9a91380_0 .net "wire_instruction", 31 0, L_000001b1b9a931f0;  1 drivers
v000001b1b9a90f20_0 .net "writeData", 31 0, L_000001b1b9aef690;  1 drivers
v000001b1b9a916a0_0 .net "zero", 0 0, L_000001b1b9aee6f0;  1 drivers
L_000001b1b9a91880 .part L_000001b1b9adc3b0, 26, 6;
L_000001b1b9a91920 .functor MUXZ 6, L_000001b1b9a91880, L_000001b1b9a93c78, L_000001b1b9a932d0, C4<>;
L_000001b1b9a919c0 .cmp/eq 6, L_000001b1b9a91920, L_000001b1b9a93d08;
L_000001b1b9a91a60 .part L_000001b1b9adc3b0, 11, 5;
L_000001b1b9a91b00 .functor MUXZ 5, L_000001b1b9a91a60, L_000001b1b9a93d50, L_000001b1b9a919c0, C4<>;
L_000001b1b9a91ba0 .functor MUXZ 5, L_000001b1b9a91b00, L_000001b1b9a93cc0, L_000001b1b9a93570, C4<>;
L_000001b1b9a91ce0 .part L_000001b1b9adc3b0, 21, 5;
L_000001b1b9a91d80 .functor MUXZ 5, L_000001b1b9a91ce0, L_000001b1b9a93d98, L_000001b1b9a92fc0, C4<>;
L_000001b1b9a91e20 .part L_000001b1b9adc3b0, 16, 5;
L_000001b1b9adc130 .functor MUXZ 5, L_000001b1b9a91e20, L_000001b1b9a93de0, L_000001b1b9a93b90, C4<>;
L_000001b1b9adcf90 .part L_000001b1b9adc3b0, 0, 16;
L_000001b1b9add850 .functor MUXZ 16, L_000001b1b9adcf90, L_000001b1b9a93e28, L_000001b1b9a93030, C4<>;
L_000001b1b9adcc70 .part L_000001b1b9adc3b0, 6, 5;
L_000001b1b9adbd70 .concat [ 5 32 0 0], L_000001b1b9adcc70, L_000001b1b9a93eb8;
L_000001b1b9adcd10 .functor MUXZ 37, L_000001b1b9adbd70, L_000001b1b9a93e70, L_000001b1b9a93340, C4<>;
L_000001b1b9adbe10 .part L_000001b1b9adcd10, 0, 32;
L_000001b1b9add710 .part L_000001b1b9adc3b0, 0, 6;
L_000001b1b9add3f0 .functor MUXZ 6, L_000001b1b9add710, L_000001b1b9a93f00, L_000001b1b9a93730, C4<>;
L_000001b1b9adc6d0 .part L_000001b1b9adc3b0, 0, 26;
L_000001b1b9add530 .concat [ 26 32 0 0], L_000001b1b9adc6d0, L_000001b1b9a93f90;
L_000001b1b9adc270 .functor MUXZ 58, L_000001b1b9add530, L_000001b1b9a93f48, L_000001b1b9a937a0, C4<>;
L_000001b1b9add170 .part L_000001b1b9adc270, 0, 32;
L_000001b1b9add7b0 .arith/sum 32, v000001b1b9a89970_0, L_000001b1b9a93fd8;
L_000001b1b9adc9f0 .cmp/eq 6, L_000001b1b9a91920, L_000001b1b9a94020;
L_000001b1b9add2b0 .cmp/eq 6, L_000001b1b9a91920, L_000001b1b9a94068;
L_000001b1b9adc090 .concat [ 32 16 0 0], L_000001b1b9add170, L_000001b1b9a940b0;
L_000001b1b9adc4f0 .concat [ 6 26 0 0], L_000001b1b9a91920, L_000001b1b9a940f8;
L_000001b1b9adcdb0 .cmp/eq 32, L_000001b1b9adc4f0, L_000001b1b9a94140;
L_000001b1b9adc810 .cmp/eq 6, L_000001b1b9add3f0, L_000001b1b9a94188;
L_000001b1b9adc1d0 .concat [ 32 16 0 0], L_000001b1b9a933b0, L_000001b1b9a941d0;
L_000001b1b9adc310 .concat [ 32 16 0 0], v000001b1b9a89970_0, L_000001b1b9a94218;
L_000001b1b9adca90 .part L_000001b1b9add850, 15, 1;
LS_000001b1b9add210_0_0 .concat [ 1 1 1 1], L_000001b1b9adca90, L_000001b1b9adca90, L_000001b1b9adca90, L_000001b1b9adca90;
LS_000001b1b9add210_0_4 .concat [ 1 1 1 1], L_000001b1b9adca90, L_000001b1b9adca90, L_000001b1b9adca90, L_000001b1b9adca90;
LS_000001b1b9add210_0_8 .concat [ 1 1 1 1], L_000001b1b9adca90, L_000001b1b9adca90, L_000001b1b9adca90, L_000001b1b9adca90;
LS_000001b1b9add210_0_12 .concat [ 1 1 1 1], L_000001b1b9adca90, L_000001b1b9adca90, L_000001b1b9adca90, L_000001b1b9adca90;
LS_000001b1b9add210_0_16 .concat [ 1 1 1 1], L_000001b1b9adca90, L_000001b1b9adca90, L_000001b1b9adca90, L_000001b1b9adca90;
LS_000001b1b9add210_0_20 .concat [ 1 1 1 1], L_000001b1b9adca90, L_000001b1b9adca90, L_000001b1b9adca90, L_000001b1b9adca90;
LS_000001b1b9add210_0_24 .concat [ 1 1 1 1], L_000001b1b9adca90, L_000001b1b9adca90, L_000001b1b9adca90, L_000001b1b9adca90;
LS_000001b1b9add210_0_28 .concat [ 1 1 1 1], L_000001b1b9adca90, L_000001b1b9adca90, L_000001b1b9adca90, L_000001b1b9adca90;
LS_000001b1b9add210_1_0 .concat [ 4 4 4 4], LS_000001b1b9add210_0_0, LS_000001b1b9add210_0_4, LS_000001b1b9add210_0_8, LS_000001b1b9add210_0_12;
LS_000001b1b9add210_1_4 .concat [ 4 4 4 4], LS_000001b1b9add210_0_16, LS_000001b1b9add210_0_20, LS_000001b1b9add210_0_24, LS_000001b1b9add210_0_28;
L_000001b1b9add210 .concat [ 16 16 0 0], LS_000001b1b9add210_1_0, LS_000001b1b9add210_1_4;
L_000001b1b9adcbd0 .concat [ 16 32 0 0], L_000001b1b9add850, L_000001b1b9add210;
L_000001b1b9add030 .arith/sum 48, L_000001b1b9adc310, L_000001b1b9adcbd0;
L_000001b1b9adc8b0 .functor MUXZ 48, L_000001b1b9add030, L_000001b1b9adc1d0, L_000001b1b9a92cb0, C4<>;
L_000001b1b9add490 .functor MUXZ 48, L_000001b1b9adc8b0, L_000001b1b9adc090, L_000001b1b9a93b20, C4<>;
L_000001b1b9adcb30 .part L_000001b1b9add490, 0, 32;
L_000001b1b9add350 .functor MUXZ 32, L_000001b1b9add7b0, L_000001b1b9adcb30, v000001b1b9a88b10_0, C4<>;
L_000001b1b9adc3b0 .functor MUXZ 32, L_000001b1b9a931f0, L_000001b1b9a942a8, L_000001b1b9a93420, C4<>;
L_000001b1b9adda30 .cmp/eq 6, L_000001b1b9a91920, L_000001b1b9a94380;
L_000001b1b9add0d0 .cmp/eq 6, L_000001b1b9a91920, L_000001b1b9a943c8;
L_000001b1b9adbf50 .cmp/eq 6, L_000001b1b9a91920, L_000001b1b9a94410;
L_000001b1b9adc630 .concat [ 16 16 0 0], L_000001b1b9add850, L_000001b1b9a94458;
L_000001b1b9add670 .part L_000001b1b9add850, 15, 1;
LS_000001b1b9adbeb0_0_0 .concat [ 1 1 1 1], L_000001b1b9add670, L_000001b1b9add670, L_000001b1b9add670, L_000001b1b9add670;
LS_000001b1b9adbeb0_0_4 .concat [ 1 1 1 1], L_000001b1b9add670, L_000001b1b9add670, L_000001b1b9add670, L_000001b1b9add670;
LS_000001b1b9adbeb0_0_8 .concat [ 1 1 1 1], L_000001b1b9add670, L_000001b1b9add670, L_000001b1b9add670, L_000001b1b9add670;
LS_000001b1b9adbeb0_0_12 .concat [ 1 1 1 1], L_000001b1b9add670, L_000001b1b9add670, L_000001b1b9add670, L_000001b1b9add670;
L_000001b1b9adbeb0 .concat [ 4 4 4 4], LS_000001b1b9adbeb0_0_0, LS_000001b1b9adbeb0_0_4, LS_000001b1b9adbeb0_0_8, LS_000001b1b9adbeb0_0_12;
L_000001b1b9add990 .concat [ 16 16 0 0], L_000001b1b9add850, L_000001b1b9adbeb0;
L_000001b1b9addb70 .functor MUXZ 32, L_000001b1b9add990, L_000001b1b9adc630, L_000001b1b9a936c0, C4<>;
L_000001b1b9adbcd0 .concat [ 6 26 0 0], L_000001b1b9a91920, L_000001b1b9a944a0;
L_000001b1b9adbff0 .cmp/eq 32, L_000001b1b9adbcd0, L_000001b1b9a944e8;
L_000001b1b9adc770 .cmp/eq 6, L_000001b1b9add3f0, L_000001b1b9a94530;
L_000001b1b9aee510 .cmp/eq 6, L_000001b1b9add3f0, L_000001b1b9a94578;
L_000001b1b9aef870 .cmp/eq 6, L_000001b1b9a91920, L_000001b1b9a945c0;
L_000001b1b9aef550 .functor MUXZ 32, L_000001b1b9addb70, L_000001b1b9a94608, L_000001b1b9aef870, C4<>;
L_000001b1b9aeed30 .functor MUXZ 32, L_000001b1b9aef550, L_000001b1b9adbe10, L_000001b1b9a93960, C4<>;
L_000001b1b9aedd90 .concat [ 6 26 0 0], L_000001b1b9a91920, L_000001b1b9a94650;
L_000001b1b9aef190 .cmp/eq 32, L_000001b1b9aedd90, L_000001b1b9a94698;
L_000001b1b9aef4b0 .cmp/eq 6, L_000001b1b9add3f0, L_000001b1b9a946e0;
L_000001b1b9aef9b0 .cmp/eq 6, L_000001b1b9add3f0, L_000001b1b9a94728;
L_000001b1b9aee470 .cmp/eq 6, L_000001b1b9a91920, L_000001b1b9a94770;
L_000001b1b9aee5b0 .functor MUXZ 32, L_000001b1b9a933b0, v000001b1b9a89970_0, L_000001b1b9aee470, C4<>;
L_000001b1b9aefb90 .functor MUXZ 32, L_000001b1b9aee5b0, L_000001b1b9a92d20, L_000001b1b9a92d90, C4<>;
S_000001b1b99b46b0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001b1b99b4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001b1b9a23810 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001b1b9a939d0 .functor NOT 1, v000001b1b9a1b0f0_0, C4<0>, C4<0>, C4<0>;
v000001b1b9a1af10_0 .net *"_ivl_0", 0 0, L_000001b1b9a939d0;  1 drivers
v000001b1b9a1b4b0_0 .net "in1", 31 0, L_000001b1b9a92d20;  alias, 1 drivers
v000001b1b9a1a790_0 .net "in2", 31 0, L_000001b1b9aeed30;  alias, 1 drivers
v000001b1b9a19930_0 .net "out", 31 0, L_000001b1b9aee790;  alias, 1 drivers
v000001b1b9a19d90_0 .net "s", 0 0, v000001b1b9a1b0f0_0;  alias, 1 drivers
L_000001b1b9aee790 .functor MUXZ 32, L_000001b1b9aeed30, L_000001b1b9a92d20, L_000001b1b9a939d0, C4<>;
S_000001b1b98d69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001b1b99b4520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001b1b9a880a0 .param/l "RType" 0 4 2, C4<000000>;
P_000001b1b9a880d8 .param/l "add" 0 4 5, C4<100000>;
P_000001b1b9a88110 .param/l "addi" 0 4 8, C4<001000>;
P_000001b1b9a88148 .param/l "addu" 0 4 5, C4<100001>;
P_000001b1b9a88180 .param/l "and_" 0 4 5, C4<100100>;
P_000001b1b9a881b8 .param/l "andi" 0 4 8, C4<001100>;
P_000001b1b9a881f0 .param/l "beq" 0 4 10, C4<000100>;
P_000001b1b9a88228 .param/l "bne" 0 4 10, C4<000101>;
P_000001b1b9a88260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b1b9a88298 .param/l "j" 0 4 12, C4<000010>;
P_000001b1b9a882d0 .param/l "jal" 0 4 12, C4<000011>;
P_000001b1b9a88308 .param/l "jr" 0 4 6, C4<001000>;
P_000001b1b9a88340 .param/l "lw" 0 4 8, C4<100011>;
P_000001b1b9a88378 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b1b9a883b0 .param/l "or_" 0 4 5, C4<100101>;
P_000001b1b9a883e8 .param/l "ori" 0 4 8, C4<001101>;
P_000001b1b9a88420 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b1b9a88458 .param/l "sll" 0 4 6, C4<000000>;
P_000001b1b9a88490 .param/l "slt" 0 4 5, C4<101010>;
P_000001b1b9a884c8 .param/l "slti" 0 4 8, C4<101010>;
P_000001b1b9a88500 .param/l "srl" 0 4 6, C4<000010>;
P_000001b1b9a88538 .param/l "sub" 0 4 5, C4<100010>;
P_000001b1b9a88570 .param/l "subu" 0 4 5, C4<100011>;
P_000001b1b9a885a8 .param/l "sw" 0 4 8, C4<101011>;
P_000001b1b9a885e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b1b9a88618 .param/l "xori" 0 4 8, C4<001110>;
v000001b1b9a1afb0_0 .var "ALUOp", 3 0;
v000001b1b9a1b0f0_0 .var "ALUSrc", 0 0;
v000001b1b9a1b190_0 .var "MemReadEn", 0 0;
v000001b1b9a1b2d0_0 .var "MemWriteEn", 0 0;
v000001b1b9a1a970_0 .var "MemtoReg", 0 0;
v000001b1b9a1b370_0 .var "RegDst", 0 0;
v000001b1b9a1a1f0_0 .var "RegWriteEn", 0 0;
v000001b1b9a199d0_0 .net "funct", 5 0, L_000001b1b9add3f0;  alias, 1 drivers
v000001b1b9a1a290_0 .var "hlt", 0 0;
v000001b1b9a19750_0 .net "opcode", 5 0, L_000001b1b9a91920;  alias, 1 drivers
v000001b1b9a19f70_0 .net "rst", 0 0, v000001b1b9a914c0_0;  alias, 1 drivers
E_000001b1b9a24450 .event anyedge, v000001b1b9a19f70_0, v000001b1b9a19750_0, v000001b1b9a199d0_0;
S_000001b1b98d6b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001b1b99b4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001b1b9a23c50 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001b1b9a931f0 .functor BUFZ 32, L_000001b1b9adc450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b1b9a1a330_0 .net "Data_Out", 31 0, L_000001b1b9a931f0;  alias, 1 drivers
v000001b1b9a19cf0 .array "InstMem", 0 1023, 31 0;
v000001b1b9a1b550_0 .net *"_ivl_0", 31 0, L_000001b1b9adc450;  1 drivers
v000001b1b9a197f0_0 .net *"_ivl_3", 9 0, L_000001b1b9adce50;  1 drivers
v000001b1b9a1a510_0 .net *"_ivl_4", 11 0, L_000001b1b9add5d0;  1 drivers
L_000001b1b9a94260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b1b9a1a0b0_0 .net *"_ivl_7", 1 0, L_000001b1b9a94260;  1 drivers
v000001b1b9a19890_0 .net "addr", 31 0, v000001b1b9a89970_0;  alias, 1 drivers
v000001b1b9a1a830_0 .var/i "i", 31 0;
L_000001b1b9adc450 .array/port v000001b1b9a19cf0, L_000001b1b9add5d0;
L_000001b1b9adce50 .part v000001b1b9a89970_0, 0, 10;
L_000001b1b9add5d0 .concat [ 10 2 0 0], L_000001b1b9adce50, L_000001b1b9a94260;
S_000001b1b99b1bc0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001b1b99b4520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001b1b9a933b0 .functor BUFZ 32, L_000001b1b9addad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b1b9a92d20 .functor BUFZ 32, L_000001b1b9adc950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b1b9a1a150_0 .net *"_ivl_0", 31 0, L_000001b1b9addad0;  1 drivers
v000001b1b9a1a5b0_0 .net *"_ivl_10", 6 0, L_000001b1b9adc590;  1 drivers
L_000001b1b9a94338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b1b99f5d60_0 .net *"_ivl_13", 1 0, L_000001b1b9a94338;  1 drivers
v000001b1b99f6bc0_0 .net *"_ivl_2", 6 0, L_000001b1b9add8f0;  1 drivers
L_000001b1b9a942f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b1b9a89510_0 .net *"_ivl_5", 1 0, L_000001b1b9a942f0;  1 drivers
v000001b1b9a895b0_0 .net *"_ivl_8", 31 0, L_000001b1b9adc950;  1 drivers
v000001b1b9a8a0f0_0 .net "clk", 0 0, L_000001b1b9a93ab0;  alias, 1 drivers
v000001b1b9a89470_0 .var/i "i", 31 0;
v000001b1b9a88930_0 .net "readData1", 31 0, L_000001b1b9a933b0;  alias, 1 drivers
v000001b1b9a89d30_0 .net "readData2", 31 0, L_000001b1b9a92d20;  alias, 1 drivers
v000001b1b9a89150_0 .net "readRegister1", 4 0, L_000001b1b9a91d80;  alias, 1 drivers
v000001b1b9a886b0_0 .net "readRegister2", 4 0, L_000001b1b9adc130;  alias, 1 drivers
v000001b1b9a88cf0 .array "registers", 31 0, 31 0;
v000001b1b9a89fb0_0 .net "rst", 0 0, v000001b1b9a914c0_0;  alias, 1 drivers
v000001b1b9a89790_0 .net "we", 0 0, v000001b1b9a1a1f0_0;  alias, 1 drivers
v000001b1b9a8a050_0 .net "writeData", 31 0, L_000001b1b9aef690;  alias, 1 drivers
v000001b1b9a8a410_0 .net "writeRegister", 4 0, L_000001b1b9adcef0;  alias, 1 drivers
E_000001b1b9a24610/0 .event negedge, v000001b1b9a19f70_0;
E_000001b1b9a24610/1 .event posedge, v000001b1b9a8a0f0_0;
E_000001b1b9a24610 .event/or E_000001b1b9a24610/0, E_000001b1b9a24610/1;
L_000001b1b9addad0 .array/port v000001b1b9a88cf0, L_000001b1b9add8f0;
L_000001b1b9add8f0 .concat [ 5 2 0 0], L_000001b1b9a91d80, L_000001b1b9a942f0;
L_000001b1b9adc950 .array/port v000001b1b9a88cf0, L_000001b1b9adc590;
L_000001b1b9adc590 .concat [ 5 2 0 0], L_000001b1b9adc130, L_000001b1b9a94338;
S_000001b1b99b1d50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001b1b99b1bc0;
 .timescale 0 0;
v000001b1b9a1a8d0_0 .var/i "i", 31 0;
S_000001b1b999dd60 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001b1b99b4520;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001b1b9a24650 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001b1b9a93810 .functor NOT 1, v000001b1b9a1b370_0, C4<0>, C4<0>, C4<0>;
v000001b1b9a89650_0 .net *"_ivl_0", 0 0, L_000001b1b9a93810;  1 drivers
v000001b1b9a89dd0_0 .net "in1", 4 0, L_000001b1b9adc130;  alias, 1 drivers
v000001b1b9a8a370_0 .net "in2", 4 0, L_000001b1b9a91ba0;  alias, 1 drivers
v000001b1b9a89e70_0 .net "out", 4 0, L_000001b1b9adcef0;  alias, 1 drivers
v000001b1b9a88750_0 .net "s", 0 0, v000001b1b9a1b370_0;  alias, 1 drivers
L_000001b1b9adcef0 .functor MUXZ 5, L_000001b1b9a91ba0, L_000001b1b9adc130, L_000001b1b9a93810, C4<>;
S_000001b1b999def0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001b1b99b4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001b1b9a24790 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001b1b9a930a0 .functor NOT 1, v000001b1b9a1a970_0, C4<0>, C4<0>, C4<0>;
v000001b1b9a8a550_0 .net *"_ivl_0", 0 0, L_000001b1b9a930a0;  1 drivers
v000001b1b9a896f0_0 .net "in1", 31 0, v000001b1b9a88a70_0;  alias, 1 drivers
v000001b1b9a89830_0 .net "in2", 31 0, v000001b1b9a88bb0_0;  alias, 1 drivers
v000001b1b9a89f10_0 .net "out", 31 0, L_000001b1b9aef690;  alias, 1 drivers
v000001b1b9a8a190_0 .net "s", 0 0, v000001b1b9a1a970_0;  alias, 1 drivers
L_000001b1b9aef690 .functor MUXZ 32, v000001b1b9a88bb0_0, v000001b1b9a88a70_0, L_000001b1b9a930a0, C4<>;
S_000001b1b99e4a30 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001b1b99b4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001b1b99e4bc0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001b1b99e4bf8 .param/l "AND" 0 9 12, C4<0010>;
P_000001b1b99e4c30 .param/l "NOR" 0 9 12, C4<0101>;
P_000001b1b99e4c68 .param/l "OR" 0 9 12, C4<0011>;
P_000001b1b99e4ca0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001b1b99e4cd8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001b1b99e4d10 .param/l "SLT" 0 9 12, C4<0110>;
P_000001b1b99e4d48 .param/l "SRL" 0 9 12, C4<1001>;
P_000001b1b99e4d80 .param/l "SUB" 0 9 12, C4<0001>;
P_000001b1b99e4db8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001b1b99e4df0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001b1b99e4e28 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001b1b9a947b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b1b9a8a230_0 .net/2u *"_ivl_0", 31 0, L_000001b1b9a947b8;  1 drivers
v000001b1b9a89a10_0 .net "opSel", 3 0, v000001b1b9a1afb0_0;  alias, 1 drivers
v000001b1b9a89330_0 .net "operand1", 31 0, L_000001b1b9aefb90;  alias, 1 drivers
v000001b1b9a887f0_0 .net "operand2", 31 0, L_000001b1b9aee790;  alias, 1 drivers
v000001b1b9a88a70_0 .var "result", 31 0;
v000001b1b9a88f70_0 .net "zero", 0 0, L_000001b1b9aee6f0;  alias, 1 drivers
E_000001b1b9a237d0 .event anyedge, v000001b1b9a1afb0_0, v000001b1b9a89330_0, v000001b1b9a19930_0;
L_000001b1b9aee6f0 .cmp/eq 32, v000001b1b9a88a70_0, L_000001b1b9a947b8;
S_000001b1b99d0210 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001b1b99b4520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001b1b9a8a670 .param/l "RType" 0 4 2, C4<000000>;
P_000001b1b9a8a6a8 .param/l "add" 0 4 5, C4<100000>;
P_000001b1b9a8a6e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001b1b9a8a718 .param/l "addu" 0 4 5, C4<100001>;
P_000001b1b9a8a750 .param/l "and_" 0 4 5, C4<100100>;
P_000001b1b9a8a788 .param/l "andi" 0 4 8, C4<001100>;
P_000001b1b9a8a7c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001b1b9a8a7f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001b1b9a8a830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b1b9a8a868 .param/l "j" 0 4 12, C4<000010>;
P_000001b1b9a8a8a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001b1b9a8a8d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001b1b9a8a910 .param/l "lw" 0 4 8, C4<100011>;
P_000001b1b9a8a948 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b1b9a8a980 .param/l "or_" 0 4 5, C4<100101>;
P_000001b1b9a8a9b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001b1b9a8a9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b1b9a8aa28 .param/l "sll" 0 4 6, C4<000000>;
P_000001b1b9a8aa60 .param/l "slt" 0 4 5, C4<101010>;
P_000001b1b9a8aa98 .param/l "slti" 0 4 8, C4<101010>;
P_000001b1b9a8aad0 .param/l "srl" 0 4 6, C4<000010>;
P_000001b1b9a8ab08 .param/l "sub" 0 4 5, C4<100010>;
P_000001b1b9a8ab40 .param/l "subu" 0 4 5, C4<100011>;
P_000001b1b9a8ab78 .param/l "sw" 0 4 8, C4<101011>;
P_000001b1b9a8abb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b1b9a8abe8 .param/l "xori" 0 4 8, C4<001110>;
v000001b1b9a88b10_0 .var "PCsrc", 0 0;
v000001b1b9a88d90_0 .net "funct", 5 0, L_000001b1b9add3f0;  alias, 1 drivers
v000001b1b9a8a2d0_0 .net "opcode", 5 0, L_000001b1b9a91920;  alias, 1 drivers
v000001b1b9a893d0_0 .net "operand1", 31 0, L_000001b1b9a933b0;  alias, 1 drivers
v000001b1b9a8a4b0_0 .net "operand2", 31 0, L_000001b1b9aee790;  alias, 1 drivers
v000001b1b9a88c50_0 .net "rst", 0 0, v000001b1b9a914c0_0;  alias, 1 drivers
E_000001b1b9a23890/0 .event anyedge, v000001b1b9a19f70_0, v000001b1b9a19750_0, v000001b1b9a88930_0, v000001b1b9a19930_0;
E_000001b1b9a23890/1 .event anyedge, v000001b1b9a199d0_0;
E_000001b1b9a23890 .event/or E_000001b1b9a23890/0, E_000001b1b9a23890/1;
S_000001b1b99d03a0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001b1b99b4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001b1b9a898d0 .array "DataMem", 0 1023, 31 0;
v000001b1b9a88890_0 .net "address", 31 0, v000001b1b9a88a70_0;  alias, 1 drivers
v000001b1b9a889d0_0 .net "clock", 0 0, L_000001b1b9a92e70;  1 drivers
v000001b1b9a891f0_0 .net "data", 31 0, L_000001b1b9a92d20;  alias, 1 drivers
v000001b1b9a89c90_0 .var/i "i", 31 0;
v000001b1b9a88bb0_0 .var "q", 31 0;
v000001b1b9a88e30_0 .net "rden", 0 0, v000001b1b9a1b190_0;  alias, 1 drivers
v000001b1b9a88ed0_0 .net "wren", 0 0, v000001b1b9a1b2d0_0;  alias, 1 drivers
E_000001b1b9a23850 .event posedge, v000001b1b9a889d0_0;
S_000001b1b9996a80 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001b1b99b4520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001b1b9a23910 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001b1b9a89010_0 .net "PCin", 31 0, L_000001b1b9add350;  alias, 1 drivers
v000001b1b9a89970_0 .var "PCout", 31 0;
v000001b1b9a890b0_0 .net "clk", 0 0, L_000001b1b9a93ab0;  alias, 1 drivers
v000001b1b9a89290_0 .net "rst", 0 0, v000001b1b9a914c0_0;  alias, 1 drivers
    .scope S_000001b1b99d0210;
T_0 ;
    %wait E_000001b1b9a23890;
    %load/vec4 v000001b1b9a88c50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b1b9a88b10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b1b9a8a2d0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001b1b9a893d0_0;
    %load/vec4 v000001b1b9a8a4b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001b1b9a8a2d0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001b1b9a893d0_0;
    %load/vec4 v000001b1b9a8a4b0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001b1b9a8a2d0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001b1b9a8a2d0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001b1b9a8a2d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001b1b9a88d90_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001b1b9a88b10_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001b1b9996a80;
T_1 ;
    %wait E_000001b1b9a24610;
    %load/vec4 v000001b1b9a89290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b1b9a89970_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b1b9a89010_0;
    %assign/vec4 v000001b1b9a89970_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b1b98d6b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b1b9a1a830_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001b1b9a1a830_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b1b9a1a830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a19cf0, 0, 4;
    %load/vec4 v000001b1b9a1a830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b1b9a1a830_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537722900, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a19cf0, 0, 4;
    %pushi/vec4 22560, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a19cf0, 0, 4;
    %pushi/vec4 23111718, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a19cf0, 0, 4;
    %pushi/vec4 24608, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a19cf0, 0, 4;
    %pushi/vec4 25210918, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a19cf0, 0, 4;
    %pushi/vec4 2393374720, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a19cf0, 0, 4;
    %pushi/vec4 2395537408, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a19cf0, 0, 4;
    %pushi/vec4 17387562, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a19cf0, 0, 4;
    %pushi/vec4 289406982, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a19cf0, 0, 4;
    %pushi/vec4 16783392, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a19cf0, 0, 4;
    %pushi/vec4 18890784, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a19cf0, 0, 4;
    %pushi/vec4 6309920, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a19cf0, 0, 4;
    %pushi/vec4 2930245632, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a19cf0, 0, 4;
    %pushi/vec4 2932408320, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a19cf0, 0, 4;
    %pushi/vec4 562823169, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a19cf0, 0, 4;
    %pushi/vec4 26038314, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a19cf0, 0, 4;
    %pushi/vec4 356581364, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a19cf0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a19cf0, 0, 4;
    %pushi/vec4 23941162, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a19cf0, 0, 4;
    %pushi/vec4 356581359, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a19cf0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a19cf0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a19cf0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a19cf0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a19cf0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001b1b98d69c0;
T_3 ;
    %wait E_000001b1b9a24450;
    %load/vec4 v000001b1b9a19f70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001b1b9a1a290_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001b1b9a1afb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b1b9a1b0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b1b9a1a1f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b1b9a1b2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b1b9a1a970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b1b9a1b190_0, 0;
    %assign/vec4 v000001b1b9a1b370_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001b1b9a1a290_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001b1b9a1afb0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001b1b9a1b0f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b1b9a1a1f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b1b9a1b2d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b1b9a1a970_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b1b9a1b190_0, 0, 1;
    %store/vec4 v000001b1b9a1b370_0, 0, 1;
    %load/vec4 v000001b1b9a19750_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b1b9a1a290_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b1b9a1b370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b1b9a1a1f0_0, 0;
    %load/vec4 v000001b1b9a199d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b1b9a1afb0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b1b9a1afb0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b1b9a1afb0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b1b9a1afb0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b1b9a1afb0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b1b9a1afb0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b1b9a1afb0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001b1b9a1afb0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b1b9a1afb0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001b1b9a1afb0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b1b9a1b0f0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b1b9a1afb0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b1b9a1b0f0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001b1b9a1afb0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b1b9a1afb0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b1b9a1a1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b1b9a1b370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b1b9a1b0f0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b1b9a1a1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b1b9a1b370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b1b9a1b0f0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b1b9a1afb0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b1b9a1a1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b1b9a1b0f0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b1b9a1afb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b1b9a1a1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b1b9a1b0f0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b1b9a1afb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b1b9a1a1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b1b9a1b0f0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b1b9a1afb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b1b9a1a1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b1b9a1b0f0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b1b9a1b190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b1b9a1a1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b1b9a1b0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b1b9a1a970_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b1b9a1b2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b1b9a1b0f0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b1b9a1afb0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b1b9a1afb0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001b1b99b1bc0;
T_4 ;
    %wait E_000001b1b9a24610;
    %fork t_1, S_000001b1b99b1d50;
    %jmp t_0;
    .scope S_000001b1b99b1d50;
t_1 ;
    %load/vec4 v000001b1b9a89fb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b1b9a1a8d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001b1b9a1a8d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b1b9a1a8d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a88cf0, 0, 4;
    %load/vec4 v000001b1b9a1a8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b1b9a1a8d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b1b9a89790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001b1b9a8a050_0;
    %load/vec4 v000001b1b9a8a410_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a88cf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a88cf0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001b1b99b1bc0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b1b99b1bc0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b1b9a89470_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001b1b9a89470_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001b1b9a89470_0;
    %ix/getv/s 4, v000001b1b9a89470_0;
    %load/vec4a v000001b1b9a88cf0, 4;
    %ix/getv/s 4, v000001b1b9a89470_0;
    %load/vec4a v000001b1b9a88cf0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001b1b9a89470_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b1b9a89470_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001b1b99e4a30;
T_6 ;
    %wait E_000001b1b9a237d0;
    %load/vec4 v000001b1b9a89a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b1b9a88a70_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001b1b9a89330_0;
    %load/vec4 v000001b1b9a887f0_0;
    %add;
    %assign/vec4 v000001b1b9a88a70_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001b1b9a89330_0;
    %load/vec4 v000001b1b9a887f0_0;
    %sub;
    %assign/vec4 v000001b1b9a88a70_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001b1b9a89330_0;
    %load/vec4 v000001b1b9a887f0_0;
    %and;
    %assign/vec4 v000001b1b9a88a70_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001b1b9a89330_0;
    %load/vec4 v000001b1b9a887f0_0;
    %or;
    %assign/vec4 v000001b1b9a88a70_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001b1b9a89330_0;
    %load/vec4 v000001b1b9a887f0_0;
    %xor;
    %assign/vec4 v000001b1b9a88a70_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001b1b9a89330_0;
    %load/vec4 v000001b1b9a887f0_0;
    %or;
    %inv;
    %assign/vec4 v000001b1b9a88a70_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001b1b9a89330_0;
    %load/vec4 v000001b1b9a887f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001b1b9a88a70_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001b1b9a887f0_0;
    %load/vec4 v000001b1b9a89330_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001b1b9a88a70_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001b1b9a89330_0;
    %ix/getv 4, v000001b1b9a887f0_0;
    %shiftl 4;
    %assign/vec4 v000001b1b9a88a70_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001b1b9a89330_0;
    %ix/getv 4, v000001b1b9a887f0_0;
    %shiftr 4;
    %assign/vec4 v000001b1b9a88a70_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001b1b99d03a0;
T_7 ;
    %wait E_000001b1b9a23850;
    %load/vec4 v000001b1b9a88e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001b1b9a88890_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001b1b9a898d0, 4;
    %assign/vec4 v000001b1b9a88bb0_0, 0;
T_7.0 ;
    %load/vec4 v000001b1b9a88ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001b1b9a891f0_0;
    %ix/getv 3, v000001b1b9a88890_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a898d0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001b1b99d03a0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b1b9a89c90_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001b1b9a89c90_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b1b9a89c90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a898d0, 0, 4;
    %load/vec4 v000001b1b9a89c90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b1b9a89c90_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a898d0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a898d0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a898d0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a898d0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a898d0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a898d0, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a898d0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a898d0, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a898d0, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a898d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a898d0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a898d0, 0, 4;
    %pushi/vec4 171, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a898d0, 0, 4;
    %pushi/vec4 173, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a898d0, 0, 4;
    %pushi/vec4 153, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a898d0, 0, 4;
    %pushi/vec4 51, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a898d0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a898d0, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a898d0, 0, 4;
    %pushi/vec4 34, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a898d0, 0, 4;
    %pushi/vec4 121, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1b9a898d0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001b1b99d03a0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b1b9a89c90_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001b1b9a89c90_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001b1b9a89c90_0;
    %load/vec4a v000001b1b9a898d0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001b1b9a89c90_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001b1b9a89c90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b1b9a89c90_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001b1b99b4520;
T_10 ;
    %wait E_000001b1b9a24610;
    %load/vec4 v000001b1b9a92aa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b1b9a91f60_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001b1b9a91f60_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001b1b9a91f60_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001b1b9a12620;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b1b9a911a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b1b9a914c0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001b1b9a12620;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001b1b9a911a0_0;
    %inv;
    %assign/vec4 v000001b1b9a911a0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b1b9a12620;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SelectionSort/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b1b9a914c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b1b9a914c0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001b1b9a91420_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
