// Seed: 1967528890
module module_0;
  reg id_1;
  reg id_2;
  reg id_3;
  always @(negedge 1 or posedge id_2) begin
    $display(1);
  end
  always_comb @(posedge id_1) begin
    id_1 = 1;
  end
  id_4(
      .id_0(1), .id_1(id_2 != 1), .id_2(id_3)
  );
  always_ff @* begin
    id_2 <= id_1;
    id_3 <= 1'h0;
  end
  wire id_5;
endmodule
module module_0 (
    input tri id_0,
    input tri0 id_1,
    output wor id_2,
    input supply1 module_1
);
  module_0();
endmodule
