<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/private/realtime/FPGA/FrameProc/verilog/simmain_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="simmain" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="6" />
   <wvobject fp_name="group23" type="group">
      <obj_property name="label">app</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <wvobject fp_name="/simmain/main/app/reset" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">reset</obj_property>
         <obj_property name="ObjectShortName">reset</obj_property>
      </wvobject>
      <wvobject fp_name="/simmain/main/app/app_rdy" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">app_rdy</obj_property>
         <obj_property name="ObjectShortName">app_rdy</obj_property>
      </wvobject>
      <wvobject fp_name="/simmain/main/app/app_wdf_rdy" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">app_wdf_rdy</obj_property>
         <obj_property name="ObjectShortName">app_wdf_rdy</obj_property>
      </wvobject>
      <wvobject fp_name="/simmain/main/app/dramifc_state" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">dramifc_state[2:0]</obj_property>
         <obj_property name="ObjectShortName">dramifc_state[2:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/simmain/main/app/tmp_data" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">tmp_data[511:0]</obj_property>
         <obj_property name="ObjectShortName">tmp_data[511:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/simmain/main/app/tmp_data_offset" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">tmp_data_offset[8:0]</obj_property>
         <obj_property name="ObjectShortName">tmp_data_offset[8:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/simmain/main/app/app_wdf_data" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">app_wdf_data[255:0]</obj_property>
         <obj_property name="ObjectShortName">app_wdf_data[255:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/simmain/main/app/dram_data" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">dram_data[255:0]</obj_property>
         <obj_property name="ObjectShortName">dram_data[255:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/simmain/main/app/heartbeat" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">heartbeat</obj_property>
         <obj_property name="ObjectShortName">heartbeat</obj_property>
      </wvobject>
      <wvobject fp_name="/simmain/main/app/pc_msg_pending" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">pc_msg_pending</obj_property>
         <obj_property name="ObjectShortName">pc_msg_pending</obj_property>
      </wvobject>
      <wvobject fp_name="/simmain/main/pc_msg" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">pc_msg[31:0]</obj_property>
         <obj_property name="ObjectShortName">pc_msg[31:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/simmain/main/pc_msg_ack" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">pc_msg_ack</obj_property>
         <obj_property name="ObjectShortName">pc_msg_ack</obj_property>
      </wvobject>
      <wvobject fp_name="/simmain/main/app/fpga_msg_valid" type="logic" db_ref_id="1">
         <obj_property name="ElementShortName">fpga_msg_valid</obj_property>
         <obj_property name="ObjectShortName">fpga_msg_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/simmain/main/app/fpga_msg" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">fpga_msg[31:0]</obj_property>
         <obj_property name="ObjectShortName">fpga_msg[31:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/simmain/main/app/capture_state" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">capture_state[2:0]</obj_property>
         <obj_property name="ObjectShortName">capture_state[2:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group45" type="group">
      <obj_property name="label">row_reducer0</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="group300" type="group">
      <obj_property name="label">patch0</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/simmain/main/sys_rst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sys_rst</obj_property>
      <obj_property name="ObjectShortName">sys_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/simmain/main/\simulate_xb.initialized " type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">\simulate_xb.initialized </obj_property>
      <obj_property name="ObjectShortName">\simulate_xb.initialized </obj_property>
   </wvobject>
   <wvobject fp_name="/simmain/main/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
</wave_config>
