#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Oct  5 19:03:56 2023
# Process ID: 16520
# Current directory: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26048 D:\ADAM_LAB\IZ_Neuron_FPGA\FPGA_Implementation\DG_granule_model\DG_granule_model.xpr
# Log file: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/vivado.log
# Journal file: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model\vivado.jou
# Running On: LAPTOP-U9EM5UJ6, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 17007 MB
#-----------------------------------------------------------
Sourcing tcl script 'C:/Xilinx/Vivado/2021.2/scripts/Vivado_init.tcl'
start_gui
open_project D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1566.969 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivaset_property top led_spikes_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top led_spikes [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'led_spikes_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'led_spikes_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/v_initial.mem'
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/u_initial.mem'
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/led.mem'
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/i_tb_initial.mem'
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/i_tb_initial.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_spikes_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/led_spikes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_spikes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/led_spikes_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_spikes_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot led_spikes_tb_behav xil_defaultlib.led_spikes_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot led_spikes_tb_behav xil_defaultlib.led_spikes_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.led_spikes
Compiling module xil_defaultlib.led_spikes_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_spikes_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "led_spikes_tb_behav -key {Behavioral:sim_1:Functional:led_spikes_tb} -tclbatch {led_spikes_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source led_spikes_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 10 ns : File "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/led_spikes_tb.v" Line 58
INFO: [USF-XSim-96] XSim completed. Design snapshot 'led_spikes_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1601.766 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/led_spikes_tb/u_led_spikes/duty_cycle}} {{/led_spikes_tb/u_led_spikes/cycle_counter}} {{/led_spikes_tb/u_led_spikes/counter}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'led_spikes_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'led_spikes_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/v_initial.mem'
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/u_initial.mem'
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/led.mem'
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/i_tb_initial.mem'
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim/i_tb_initial.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_spikes_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/led_spikes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_spikes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/led_spikes_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_spikes_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'led_spikes_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot led_spikes_tb_behav xil_defaultlib.led_spikes_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot led_spikes_tb_behav xil_defaultlib.led_spikes_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.led_spikes
Compiling module xil_defaultlib.led_spikes_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_spikes_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 10 ns : File "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/led_spikes_tb.v" Line 58
run 300 ms
run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1606.176 ; gain = 1.051
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 16404 KB (Peak: 16404 KB), Simulation CPU Usage: 13811 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'led_spikes_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_spikes_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/led_spikes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_spikes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/led_spikes_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_spikes_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'led_spikes_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot led_spikes_tb_behav xil_defaultlib.led_spikes_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot led_spikes_tb_behav xil_defaultlib.led_spikes_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.led_spikes
Compiling module xil_defaultlib.led_spikes_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_spikes_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 12 ns : File "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/led_spikes_tb.v" Line 60
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1609.582 ; gain = 1.961
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'led_spikes_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_spikes_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/led_spikes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_spikes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/led_spikes_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_spikes_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'led_spikes_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot led_spikes_tb_behav xil_defaultlib.led_spikes_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot led_spikes_tb_behav xil_defaultlib.led_spikes_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.led_spikes
Compiling module xil_defaultlib.led_spikes_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_spikes_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 12 ns : File "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/led_spikes_tb.v" Line 60
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1610.316 ; gain = 0.000
run 300 ms
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1611.430 ; gain = 0.184
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'led_spikes_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_spikes_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/led_spikes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_spikes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/led_spikes_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_spikes_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'led_spikes_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot led_spikes_tb_behav xil_defaultlib.led_spikes_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot led_spikes_tb_behav xil_defaultlib.led_spikes_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.led_spikes
Compiling module xil_defaultlib.led_spikes_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_spikes_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 12 ns : File "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/led_spikes_tb.v" Line 55
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1611.926 ; gain = 0.000
run 300 ms
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1614.793 ; gain = 0.746
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1673.359 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1673.680 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 16432 KB (Peak: 16432 KB), Simulation CPU Usage: 27514 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'led_spikes_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_spikes_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/led_spikes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_spikes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/led_spikes_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_spikes_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'led_spikes_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot led_spikes_tb_behav xil_defaultlib.led_spikes_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot led_spikes_tb_behav xil_defaultlib.led_spikes_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.led_spikes
Compiling module xil_defaultlib.led_spikes_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_spikes_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 12 ns : File "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/led_spikes_tb.v" Line 55
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'led_spikes_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj led_spikes_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/led_spikes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_spikes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/led_spikes_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_spikes_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'led_spikes_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot led_spikes_tb_behav xil_defaultlib.led_spikes_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot led_spikes_tb_behav xil_defaultlib.led_spikes_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.led_spikes
Compiling module xil_defaultlib.led_spikes_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_spikes_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 12 ns : File "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/led_spikes_tb.v" Line 55
run 300 ms
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1674.418 ; gain = 0.180
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Oct  5 19:22:00 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
[Thu Oct  5 19:22:00 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/led_spikes.dcp
launch_runs impl_1 -jobs 16
[Thu Oct  5 19:23:10 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
[Thu Oct  5 19:23:10 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1971.668 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2662.660 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2662.660 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2807.520 ; gain = 1131.969
close_design
set_property top DG_granule_model [current_fileset]
set_property top DG_granule_model_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_single_cycle.v] -no_script -reset -force -quiet
remove_files  D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model_single_cycle.v
export_ip_user_files -of_objects  [get_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/led_spikes_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/led_spikes_tb.v
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/led_spikes.dcp
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
[Thu Oct  5 19:26:55 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
[Thu Oct  5 19:26:55 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.661 . Memory (MB): peak = 2830.113 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1648 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2851.602 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2851.602 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2851.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2935.121 ; gain = 105.008
open_report: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3011.266 ; gain = 45.262
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
[Thu Oct  5 19:31:20 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-17:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3074.543 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B04383A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
[Thu Oct  5 19:39:19 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3.dcp' for cell 'inst_clk_33_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/a_MUL_h'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/h_DIV_C'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/u_SUB_a_mul_h_mul_u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/v_GREATER_OR_EQUAL_Vpeak'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.752 . Memory (MB): peak = 4899.949 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1726 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3_board.xdc] for cell 'inst_clk_33_3/inst'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3_board.xdc] for cell 'inst_clk_33_3/inst'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3.xdc] for cell 'inst_clk_33_3/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3.xdc:57]
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3.xdc] for cell 'inst_clk_33_3/inst'
Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4909.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4909.516 ; gain = 9.566
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*led*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*duty*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*spikes*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*spike*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*cycle_counter*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*v_reg*" ]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 131072 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list inst_clk_33_3/inst/clk_out1 ]]
set_property port_width 64 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][0]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][1]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][2]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][3]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][4]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][5]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][6]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][7]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][8]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][9]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][10]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][11]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][12]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][13]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][14]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][15]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][16]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][17]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][18]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][19]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][20]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][21]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][22]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][23]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][24]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][25]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][26]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][27]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][28]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][29]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][30]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][31]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][32]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][33]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][34]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][35]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][36]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][37]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][38]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][39]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][40]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][41]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][42]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][43]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][44]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][45]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][46]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][47]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][48]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][49]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][50]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][51]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][52]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][53]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][54]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][55]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][56]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][57]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][58]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][59]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][60]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][61]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][62]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {u_led_spikes/duty_cycle_next[2][0]} {u_led_spikes/duty_cycle_next[2][1]} {u_led_spikes/duty_cycle_next[2][2]} {u_led_spikes/duty_cycle_next[2][3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {u_led_spikes/duty_cycle_next[3][0]} {u_led_spikes/duty_cycle_next[3][1]} {u_led_spikes/duty_cycle_next[3][2]} {u_led_spikes/duty_cycle_next[3][3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {u_led_spikes/duty_cycle_next[1][0]} {u_led_spikes/duty_cycle_next[1][1]} {u_led_spikes/duty_cycle_next[1][2]} {u_led_spikes/duty_cycle_next[1][3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {led_OBUF[0]} {led_OBUF[1]} {led_OBUF[2]} {led_OBUF[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {u_led_spikes/duty_cycle_next[0][0]} {u_led_spikes/duty_cycle_next[0][1]} {u_led_spikes/duty_cycle_next[0][2]} {u_led_spikes/duty_cycle_next[0][3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {u_Izhikevich_model_pipeline_multiple/spikes[0]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {u_Izhikevich_model_pipeline_multiple/spikes[1]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {u_Izhikevich_model_pipeline_multiple/spikes[2]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {u_Izhikevich_model_pipeline_multiple/spikes[3]_i_1_n_0} ]]
save_constraints
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
[Thu Oct  5 19:42:46 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3.dcp' for cell 'inst_clk_33_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/a_MUL_h'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/h_DIV_C'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/u_SUB_a_mul_h_mul_u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/v_GREATER_OR_EQUAL_Vpeak'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.755 . Memory (MB): peak = 4909.516 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1726 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3_board.xdc] for cell 'inst_clk_33_3/inst'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3_board.xdc] for cell 'inst_clk_33_3/inst'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3.xdc] for cell 'inst_clk_33_3/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3.xdc:57]
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3.xdc] for cell 'inst_clk_33_3/inst'
Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4914.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4914.758 ; gain = 5.242
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
[Thu Oct  5 19:47:34 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
[Thu Oct  5 19:48:26 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3.dcp' for cell 'inst_clk_33_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/a_MUL_h'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/h_DIV_C'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/u_SUB_a_mul_h_mul_u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/v_GREATER_OR_EQUAL_Vpeak'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.769 . Memory (MB): peak = 4914.758 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1726 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3_board.xdc] for cell 'inst_clk_33_3/inst'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3_board.xdc] for cell 'inst_clk_33_3/inst'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3.xdc] for cell 'inst_clk_33_3/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3.xdc:57]
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3.xdc] for cell 'inst_clk_33_3/inst'
Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4932.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4932.098 ; gain = 17.340
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*clk_33*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 131072 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list inst_clk_33_3/inst/clk_out1 ]]
set_property port_width 64 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][0]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][1]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][2]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][3]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][4]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][5]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][6]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][7]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][8]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][9]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][10]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][11]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][12]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][13]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][14]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][15]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][16]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][17]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][18]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][19]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][20]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][21]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][22]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][23]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][24]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][25]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][26]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][27]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][28]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][29]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][30]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][31]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][32]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][33]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][34]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][35]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][36]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][37]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][38]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][39]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][40]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][41]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][42]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][43]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][44]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][45]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][46]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][47]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][48]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][49]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][50]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][51]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][52]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][53]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][54]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][55]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][56]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][57]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][58]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][59]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][60]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][61]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][62]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {u_led_spikes/duty_cycle_next[3][0]} {u_led_spikes/duty_cycle_next[3][1]} {u_led_spikes/duty_cycle_next[3][2]} {u_led_spikes/duty_cycle_next[3][3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {u_led_spikes/duty_cycle_next[1][0]} {u_led_spikes/duty_cycle_next[1][1]} {u_led_spikes/duty_cycle_next[1][2]} {u_led_spikes/duty_cycle_next[1][3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {led_OBUF[0]} {led_OBUF[1]} {led_OBUF[2]} {led_OBUF[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {u_led_spikes/duty_cycle_next[2][0]} {u_led_spikes/duty_cycle_next[2][1]} {u_led_spikes/duty_cycle_next[2][2]} {u_led_spikes/duty_cycle_next[2][3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {u_led_spikes/duty_cycle_next[0][0]} {u_led_spikes/duty_cycle_next[0][1]} {u_led_spikes/duty_cycle_next[0][2]} {u_led_spikes/duty_cycle_next[0][3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {u_Izhikevich_model_pipeline_multiple/spikes[0]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {u_Izhikevich_model_pipeline_multiple/spikes[1]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {u_Izhikevich_model_pipeline_multiple/spikes[2]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {u_Izhikevich_model_pipeline_multiple/spikes[3]_i_1_n_0} ]]
save_constraints
close_design
reset_run impl_1
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
[Thu Oct  5 19:55:03 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3.dcp' for cell 'inst_clk_33_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/a_MUL_h'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/h_DIV_C'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/u_SUB_a_mul_h_mul_u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/v_GREATER_OR_EQUAL_Vpeak'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.760 . Memory (MB): peak = 4932.098 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1726 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3_board.xdc] for cell 'inst_clk_33_3/inst'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3_board.xdc] for cell 'inst_clk_33_3/inst'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3.xdc] for cell 'inst_clk_33_3/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3.xdc:57]
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3.xdc] for cell 'inst_clk_33_3/inst'
Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4968.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4968.383 ; gain = 36.285
delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints
close_design
create_run synth_2 -flow {Vivado Synthesis 2021}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a35tcpg236-1
create_run impl_2 -parent_run synth_2 -flow {Vivado Implementation 2021}
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constrs_1
Run is defaulting to parent run part: xc7a35tcpg236-1
launch_runs impl_2 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
[Thu Oct  5 20:01:50 2023] Launched synth_2...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_2/runme.log
[Thu Oct  5 20:01:50 2023] Launched impl_2...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
[Thu Oct  5 20:05:21 2023] Launched impl_2...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-17:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4968.383 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B04383A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
[Thu Oct  5 20:14:30 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
[Thu Oct  5 20:14:30 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
[Thu Oct  5 20:15:34 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
[Thu Oct  5 20:15:35 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
[Thu Oct  5 20:18:54 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-17:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4968.383 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B04383A
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation -mode post-implementation -type functional
Command: launch_simulation  -mode post-implementation -type functional
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/impl/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.670 . Memory (MB): peak = 4968.383 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1652 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4984.637 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4984.637 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4984.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 5028.332 ; gain = 59.949
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/impl/func/xsim/DG_granule_model_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/impl/func/xsim/DG_granule_model_tb_func_impl.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DG_granule_model_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/impl/func/xsim/v_initial.mem'
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/impl/func/xsim/u_initial.mem'
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/impl/func/xsim/led.mem'
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/impl/func/xsim/i_tb_initial.mem'
INFO: [SIM-utils-43] Exported 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/impl/func/xsim/i_tb_initial.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/impl/func/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/impl/func/xsim/DG_granule_model_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model
INFO: [VRFC 10-311] analyzing module Izhikevich_model_pipeline_multiple
INFO: [VRFC 10-311] analyzing module clk_33_3
INFO: [VRFC 10-311] analyzing module clk_33_3_clk_wiz
INFO: [VRFC 10-311] analyzing module double_add
INFO: [VRFC 10-311] analyzing module double_add_HD234
INFO: [VRFC 10-311] analyzing module double_add_HD273
INFO: [VRFC 10-311] analyzing module double_compare
INFO: [VRFC 10-311] analyzing module double_div
INFO: [VRFC 10-311] analyzing module double_mul
INFO: [VRFC 10-311] analyzing module double_mul_HD104
INFO: [VRFC 10-311] analyzing module double_mul_HD136
INFO: [VRFC 10-311] analyzing module double_mul_HD168
INFO: [VRFC 10-311] analyzing module double_mul_HD200
INFO: [VRFC 10-311] analyzing module double_mul_HD40
INFO: [VRFC 10-311] analyzing module double_mul_HD72
INFO: [VRFC 10-311] analyzing module double_mul_HD8
INFO: [VRFC 10-311] analyzing module double_sub
INFO: [VRFC 10-311] analyzing module double_sub_HD316
INFO: [VRFC 10-311] analyzing module double_sub_HD355
INFO: [VRFC 10-311] analyzing module double_sub_HD394
INFO: [VRFC 10-311] analyzing module double_sub_HD433
INFO: [VRFC 10-311] analyzing module led_spikes
INFO: [VRFC 10-311] analyzing module double_add_addsub
INFO: [VRFC 10-311] analyzing module double_add_addsub_HD244
INFO: [VRFC 10-311] analyzing module double_add_addsub_HD283
INFO: [VRFC 10-311] analyzing module double_add_addsub_logic
INFO: [VRFC 10-311] analyzing module double_add_addsub_logic_HD245
INFO: [VRFC 10-311] analyzing module double_add_addsub_logic_HD284
INFO: [VRFC 10-311] analyzing module double_add_align_add
INFO: [VRFC 10-311] analyzing module double_add_align_add_HD239
INFO: [VRFC 10-311] analyzing module double_add_align_add_HD278
INFO: [VRFC 10-311] analyzing module double_add_alignment
INFO: [VRFC 10-311] analyzing module double_add_alignment_HD240
INFO: [VRFC 10-311] analyzing module double_add_alignment_HD279
INFO: [VRFC 10-311] analyzing module double_add_carry_chain
INFO: [VRFC 10-311] analyzing module double_add_carry_chain_HD243
INFO: [VRFC 10-311] analyzing module double_add_carry_chain_HD282
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0_HD246
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0_HD285
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized10
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized10_HD260
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized10_HD299
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized11
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized11_HD255
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized11_HD294
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1_HD247
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1_HD286
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3_HD266
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3_HD305
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4_HD271
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4_HD310
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5_HD268
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5_HD307
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6_HD269
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6_HD308
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8_4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8_4_HD251
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8_4_HD290
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8_HD254
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8_HD293
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9_2
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9_2_HD258
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9_2_HD297
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9_HD262
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9_HD301
INFO: [VRFC 10-311] analyzing module double_add_compare
INFO: [VRFC 10-311] analyzing module double_add_compare_HD256
INFO: [VRFC 10-311] analyzing module double_add_compare_HD295
INFO: [VRFC 10-311] analyzing module double_add_compare_eq
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_HD259
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_HD298
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im_HD242
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im_HD281
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_3_HD250
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_3_HD289
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_HD253
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_HD292
INFO: [VRFC 10-311] analyzing module double_add_compare_gt
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_1
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_1_HD261
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_1_HD300
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_HD257
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_HD296
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_HD235
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_HD274
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv_HD236
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv_HD275
INFO: [VRFC 10-311] analyzing module double_add_flt_add
INFO: [VRFC 10-311] analyzing module double_add_flt_add_HD237
INFO: [VRFC 10-311] analyzing module double_add_flt_add_HD276
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp_HD248
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp_HD287
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic_HD238
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic_HD277
INFO: [VRFC 10-311] analyzing module double_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_add_flt_dec_op_HD272
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit_HD270
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit_HD309
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode_HD264
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode_HD303
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic_HD263
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic_HD302
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic_HD267
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic_HD306
INFO: [VRFC 10-311] analyzing module double_add_special_detect
INFO: [VRFC 10-311] analyzing module double_add_special_detect_0
INFO: [VRFC 10-311] analyzing module double_add_special_detect_0_HD252
INFO: [VRFC 10-311] analyzing module double_add_special_detect_0_HD291
INFO: [VRFC 10-311] analyzing module double_add_special_detect_HD249
INFO: [VRFC 10-311] analyzing module double_add_special_detect_HD288
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel_HD241
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel_HD280
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1_3
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_compare_gt
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_compare_fp_cmp
INFO: [VRFC 10-311] analyzing module double_div_carry_chain
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_100
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_101
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_102
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_103
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_104
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_105
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_106
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_107
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_54
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_55
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_56
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_57
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_59
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_60
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_61
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_62
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_63
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_64
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_65
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_66
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_67
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_68
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_69
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_70
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_71
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_72
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_73
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_74
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_75
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_76
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_77
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_78
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_79
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_80
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_81
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_82
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_83
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_84
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_85
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_86
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_87
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_88
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_89
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_90
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_91
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_92
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_93
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_94
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_95
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_96
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_97
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_98
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_99
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_div_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_div_flt_div
INFO: [VRFC 10-311] analyzing module double_div_flt_div_exp
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_0
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_1
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_10
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_11
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_12
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_13
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_14
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_15
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_16
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_17
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_18
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_19
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_2
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_20
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_21
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_22
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_23
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_24
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_25
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_26
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_27
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_28
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_29
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_3
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_30
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_31
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_32
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_33
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_34
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_35
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_36
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_37
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_38
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_39
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_4
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_40
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_41
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_42
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_43
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_44
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_45
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_46
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_47
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_49
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_5
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_50
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_51
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_52
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_53
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_6
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_7
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_8
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_9
INFO: [VRFC 10-311] analyzing module double_div_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_div_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain_HD115
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain_HD147
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain_HD179
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain_HD19
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain_HD211
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain_HD51
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain_HD83
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_4_HD111
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_4_HD143
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_4_HD15
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_4_HD175
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_4_HD207
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_4_HD47
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_4_HD79
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_HD114
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_HD146
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_HD178
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_HD18
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_HD210
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_HD50
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_HD82
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1_HD103
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1_HD135
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1_HD167
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1_HD199
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1_HD231
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1_HD39
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1_HD71
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2_0
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2_0_HD101
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2_0_HD133
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2_0_HD165
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2_0_HD197
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2_0_HD229
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2_0_HD37
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2_0_HD69
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2_HD100
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2_HD132
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2_HD164
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2_HD196
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2_HD228
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2_HD36
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2_HD68
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_3
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_3_HD110
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_3_HD14
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_3_HD142
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_3_HD174
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_3_HD206
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_3_HD46
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_3_HD78
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_HD113
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_HD145
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_HD17
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_HD177
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_HD209
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_HD49
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_HD81
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_1
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_1_HD120
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_1_HD152
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_1_HD184
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_1_HD216
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_1_HD24
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_1_HD56
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_1_HD88
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_HD118
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_HD150
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_HD182
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_HD214
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_HD22
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_HD54
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_HD86
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0_HD119
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0_HD151
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0_HD183
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0_HD215
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0_HD23
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0_HD55
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0_HD87
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1_HD121
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1_HD153
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1_HD185
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1_HD217
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1_HD25
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1_HD57
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1_HD89
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2_HD122
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2_HD154
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2_HD186
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2_HD218
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2_HD26
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2_HD58
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2_HD90
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3_HD123
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3_HD155
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3_HD187
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3_HD219
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3_HD27
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3_HD59
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3_HD91
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4_HD124
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4_HD156
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4_HD188
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4_HD220
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4_HD28
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4_HD60
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4_HD92
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5_HD125
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5_HD157
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5_HD189
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5_HD221
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5_HD29
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5_HD61
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5_HD93
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6_HD126
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6_HD158
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6_HD190
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6_HD222
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6_HD30
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6_HD62
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6_HD94
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7_HD127
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7_HD159
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7_HD191
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7_HD223
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7_HD31
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7_HD63
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7_HD95
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized8_HD131
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized8_HD163
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized8_HD195
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized8_HD227
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized8_HD35
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized8_HD67
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized8_HD99
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_HD116
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_HD148
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_HD180
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_HD20
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_HD212
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_HD52
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_HD84
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl_HD117
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl_HD149
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl_HD181
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl_HD21
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl_HD213
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl_HD53
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl_HD85
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_HD105
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_HD137
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_HD169
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_HD201
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_HD41
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_HD73
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_HD9
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv_HD10
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv_HD106
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv_HD138
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv_HD170
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv_HD202
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv_HD42
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv_HD74
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat_HD128
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat_HD160
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat_HD192
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat_HD224
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat_HD32
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat_HD64
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat_HD96
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_HD107
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_HD11
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_HD139
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_HD171
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_HD203
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_HD43
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_HD75
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp_HD108
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp_HD12
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp_HD140
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp_HD172
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp_HD204
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp_HD44
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp_HD76
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round_HD129
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round_HD161
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round_HD193
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round_HD225
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round_HD33
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round_HD65
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round_HD97
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit_HD102
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit_HD134
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit_HD166
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit_HD198
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit_HD230
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit_HD38
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit_HD70
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic_HD130
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic_HD162
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic_HD194
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic_HD226
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic_HD34
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic_HD66
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic_HD98
INFO: [VRFC 10-311] analyzing module double_mul_special_detect
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_2_HD112
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_2_HD144
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_2_HD16
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_2_HD176
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_2_HD208
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_2_HD48
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_2_HD80
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_HD109
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_HD13
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_HD141
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_HD173
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_HD205
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_HD45
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_HD77
INFO: [VRFC 10-311] analyzing module double_sub_addsub
INFO: [VRFC 10-311] analyzing module double_sub_addsub_HD326
INFO: [VRFC 10-311] analyzing module double_sub_addsub_HD365
INFO: [VRFC 10-311] analyzing module double_sub_addsub_HD404
INFO: [VRFC 10-311] analyzing module double_sub_addsub_HD443
INFO: [VRFC 10-311] analyzing module double_sub_addsub_logic
INFO: [VRFC 10-311] analyzing module double_sub_addsub_logic_HD327
INFO: [VRFC 10-311] analyzing module double_sub_addsub_logic_HD366
INFO: [VRFC 10-311] analyzing module double_sub_addsub_logic_HD405
INFO: [VRFC 10-311] analyzing module double_sub_addsub_logic_HD444
INFO: [VRFC 10-311] analyzing module double_sub_align_add
INFO: [VRFC 10-311] analyzing module double_sub_align_add_HD321
INFO: [VRFC 10-311] analyzing module double_sub_align_add_HD360
INFO: [VRFC 10-311] analyzing module double_sub_align_add_HD399
INFO: [VRFC 10-311] analyzing module double_sub_align_add_HD438
INFO: [VRFC 10-311] analyzing module double_sub_alignment
INFO: [VRFC 10-311] analyzing module double_sub_alignment_HD322
INFO: [VRFC 10-311] analyzing module double_sub_alignment_HD361
INFO: [VRFC 10-311] analyzing module double_sub_alignment_HD400
INFO: [VRFC 10-311] analyzing module double_sub_alignment_HD439
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain_HD325
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain_HD364
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain_HD403
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain_HD442
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0_HD328
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0_HD367
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0_HD406
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0_HD445
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized10
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized10_HD342
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized10_HD381
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized10_HD420
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized10_HD459
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized11
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized11_HD337
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized11_HD376
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized11_HD415
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized11_HD454
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1_HD329
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1_HD368
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1_HD407
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1_HD446
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3_HD348
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3_HD387
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3_HD426
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3_HD465
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4_HD353
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4_HD392
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4_HD431
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4_HD470
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5_HD350
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5_HD389
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5_HD428
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5_HD467
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6_HD351
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6_HD390
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6_HD429
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6_HD468
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8_4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8_4_HD333
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8_4_HD372
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8_4_HD411
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8_4_HD450
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8_HD336
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8_HD375
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8_HD414
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8_HD453
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9_2
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9_2_HD340
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9_2_HD379
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9_2_HD418
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9_2_HD457
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9_HD344
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9_HD383
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9_HD422
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9_HD461
INFO: [VRFC 10-311] analyzing module double_sub_compare
INFO: [VRFC 10-311] analyzing module double_sub_compare_HD338
INFO: [VRFC 10-311] analyzing module double_sub_compare_HD377
INFO: [VRFC 10-311] analyzing module double_sub_compare_HD416
INFO: [VRFC 10-311] analyzing module double_sub_compare_HD455
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_HD341
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_HD380
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_HD419
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_HD458
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im_HD324
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im_HD363
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im_HD402
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im_HD441
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_3_HD332
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_3_HD371
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_3_HD410
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_3_HD449
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_HD335
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_HD374
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_HD413
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_HD452
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_1
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_1_HD343
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_1_HD382
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_1_HD421
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_1_HD460
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_HD339
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_HD378
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_HD417
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_HD456
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_HD317
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_HD356
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_HD395
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_HD434
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv_HD318
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv_HD357
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv_HD396
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv_HD435
INFO: [VRFC 10-311] analyzing module double_sub_flt_add
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_HD319
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_HD358
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_HD397
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_HD436
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp_HD330
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp_HD369
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp_HD408
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp_HD447
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic_HD320
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic_HD359
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic_HD398
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic_HD437
INFO: [VRFC 10-311] analyzing module double_sub_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_sub_flt_dec_op_HD354
INFO: [VRFC 10-311] analyzing module double_sub_flt_dec_op_HD393
INFO: [VRFC 10-311] analyzing module double_sub_flt_dec_op_HD432
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit_HD352
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit_HD391
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit_HD430
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit_HD469
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode_HD346
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode_HD385
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode_HD424
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode_HD463
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic_HD345
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic_HD384
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic_HD423
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic_HD462
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic_HD349
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic_HD388
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic_HD427
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic_HD466
INFO: [VRFC 10-311] analyzing module double_sub_special_detect
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_0
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_0_HD334
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_0_HD373
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_0_HD412
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_0_HD451
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_HD331
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_HD370
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_HD409
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_HD448
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel_HD323
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel_HD362
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel_HD401
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel_HD440
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/DG_granule_model_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 5141.039 ; gain = 89.426
INFO: [USF-XSim-69] 'compile' step finished in '26' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/impl/func/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L secureip --snapshot DG_granule_model_tb_func_impl xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L secureip --snapshot DG_granule_model_tb_func_impl xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=41.62...
Compiling module xil_defaultlib.clk_33_3_clk_wiz
Compiling module xil_defaultlib.clk_33_3
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.double_mul
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.double_mul_HD8
Compiling module xil_defaultlib.double_mul_HD40
Compiling module xil_defaultlib.double_mul_HD72
Compiling module xil_defaultlib.double_div
Compiling module xil_defaultlib.double_mul_HD104
Compiling module xil_defaultlib.double_mul_HD136
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.double_add
Compiling module xil_defaultlib.double_add_HD234
Compiling module xil_defaultlib.double_sub
Compiling module xil_defaultlib.double_sub_HD316
Compiling module xil_defaultlib.double_add_HD273
Compiling module xil_defaultlib.double_compare
Compiling module xil_defaultlib.double_sub_HD355
Compiling module xil_defaultlib.double_sub_HD394
Compiling module xil_defaultlib.double_sub_HD433
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.double_mul_HD168
Compiling module xil_defaultlib.double_mul_HD200
Compiling module xil_defaultlib.Izhikevich_model_pipeline_multip...
Compiling module xil_defaultlib.led_spikes
Compiling module xil_defaultlib.DG_granule_model
Compiling module xil_defaultlib.DG_granule_model_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DG_granule_model_tb_func_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 5141.039 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DG_granule_model_tb_func_impl -key {Post-Implementation:sim_1:Functional:DG_granule_model_tb} -tclbatch {DG_granule_model_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source DG_granule_model_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DG_granule_model_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:53 . Memory (MB): peak = 5170.949 ; gain = 202.566
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/DG_granule_model_tb/DUT_DG_granule_model/u_Izhikevich_model_pipeline_multiple/\v_reg_reg[0] }} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/DG_granule_model_tb/DUT_DG_granule_model/u_Izhikevich_model_pipeline_multiple/\spikes[0]_i_1_n_0 }} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/DG_granule_model_tb/DUT_DG_granule_model/u_led_spikes/\duty_cycle_reg[0] }} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode post-implementation -type functional
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/impl/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/impl/func/xsim'
"xvlog --incr --relax -prj DG_granule_model_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/impl/func/xsim/DG_granule_model_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model
INFO: [VRFC 10-311] analyzing module Izhikevich_model_pipeline_multiple
INFO: [VRFC 10-311] analyzing module clk_33_3
INFO: [VRFC 10-311] analyzing module clk_33_3_clk_wiz
INFO: [VRFC 10-311] analyzing module double_add
INFO: [VRFC 10-311] analyzing module double_add_HD234
INFO: [VRFC 10-311] analyzing module double_add_HD273
INFO: [VRFC 10-311] analyzing module double_compare
INFO: [VRFC 10-311] analyzing module double_div
INFO: [VRFC 10-311] analyzing module double_mul
INFO: [VRFC 10-311] analyzing module double_mul_HD104
INFO: [VRFC 10-311] analyzing module double_mul_HD136
INFO: [VRFC 10-311] analyzing module double_mul_HD168
INFO: [VRFC 10-311] analyzing module double_mul_HD200
INFO: [VRFC 10-311] analyzing module double_mul_HD40
INFO: [VRFC 10-311] analyzing module double_mul_HD72
INFO: [VRFC 10-311] analyzing module double_mul_HD8
INFO: [VRFC 10-311] analyzing module double_sub
INFO: [VRFC 10-311] analyzing module double_sub_HD316
INFO: [VRFC 10-311] analyzing module double_sub_HD355
INFO: [VRFC 10-311] analyzing module double_sub_HD394
INFO: [VRFC 10-311] analyzing module double_sub_HD433
INFO: [VRFC 10-311] analyzing module led_spikes
INFO: [VRFC 10-311] analyzing module double_add_addsub
INFO: [VRFC 10-311] analyzing module double_add_addsub_HD244
INFO: [VRFC 10-311] analyzing module double_add_addsub_HD283
INFO: [VRFC 10-311] analyzing module double_add_addsub_logic
INFO: [VRFC 10-311] analyzing module double_add_addsub_logic_HD245
INFO: [VRFC 10-311] analyzing module double_add_addsub_logic_HD284
INFO: [VRFC 10-311] analyzing module double_add_align_add
INFO: [VRFC 10-311] analyzing module double_add_align_add_HD239
INFO: [VRFC 10-311] analyzing module double_add_align_add_HD278
INFO: [VRFC 10-311] analyzing module double_add_alignment
INFO: [VRFC 10-311] analyzing module double_add_alignment_HD240
INFO: [VRFC 10-311] analyzing module double_add_alignment_HD279
INFO: [VRFC 10-311] analyzing module double_add_carry_chain
INFO: [VRFC 10-311] analyzing module double_add_carry_chain_HD243
INFO: [VRFC 10-311] analyzing module double_add_carry_chain_HD282
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0_HD246
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0_HD285
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized10
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized10_HD260
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized10_HD299
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized11
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized11_HD255
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized11_HD294
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1_HD247
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1_HD286
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3_HD266
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3_HD305
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4_HD271
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4_HD310
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5_HD268
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5_HD307
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6_HD269
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6_HD308
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8_4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8_4_HD251
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8_4_HD290
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8_HD254
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8_HD293
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9_2
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9_2_HD258
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9_2_HD297
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9_HD262
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized9_HD301
INFO: [VRFC 10-311] analyzing module double_add_compare
INFO: [VRFC 10-311] analyzing module double_add_compare_HD256
INFO: [VRFC 10-311] analyzing module double_add_compare_HD295
INFO: [VRFC 10-311] analyzing module double_add_compare_eq
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_HD259
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_HD298
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im_HD242
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im_HD281
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_3_HD250
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_3_HD289
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_HD253
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_HD292
INFO: [VRFC 10-311] analyzing module double_add_compare_gt
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_1
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_1_HD261
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_1_HD300
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_HD257
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_HD296
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_HD235
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_HD274
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv_HD236
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv_HD275
INFO: [VRFC 10-311] analyzing module double_add_flt_add
INFO: [VRFC 10-311] analyzing module double_add_flt_add_HD237
INFO: [VRFC 10-311] analyzing module double_add_flt_add_HD276
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp_HD248
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp_HD287
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic_HD238
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic_HD277
INFO: [VRFC 10-311] analyzing module double_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_add_flt_dec_op_HD272
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit_HD270
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit_HD309
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode_HD264
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode_HD303
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic_HD263
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic_HD302
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic_HD267
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic_HD306
INFO: [VRFC 10-311] analyzing module double_add_special_detect
INFO: [VRFC 10-311] analyzing module double_add_special_detect_0
INFO: [VRFC 10-311] analyzing module double_add_special_detect_0_HD252
INFO: [VRFC 10-311] analyzing module double_add_special_detect_0_HD291
INFO: [VRFC 10-311] analyzing module double_add_special_detect_HD249
INFO: [VRFC 10-311] analyzing module double_add_special_detect_HD288
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel_HD241
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel_HD280
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1_3
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_compare_gt
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_compare_fp_cmp
INFO: [VRFC 10-311] analyzing module double_div_carry_chain
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_100
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_101
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_102
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_103
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_104
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_105
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_106
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_107
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_54
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_55
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_56
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_57
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_59
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_60
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_61
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_62
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_63
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_64
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_65
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_66
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_67
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_68
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_69
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_70
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_71
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_72
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_73
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_74
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_75
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_76
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_77
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_78
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_79
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_80
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_81
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_82
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_83
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_84
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_85
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_86
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_87
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_88
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_89
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_90
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_91
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_92
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_93
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_94
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_95
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_96
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_97
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_98
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_99
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_div_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_div_flt_div
INFO: [VRFC 10-311] analyzing module double_div_flt_div_exp
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_0
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_1
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_10
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_11
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_12
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_13
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_14
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_15
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_16
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_17
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_18
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_19
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_2
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_20
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_21
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_22
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_23
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_24
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_25
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_26
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_27
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_28
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_29
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_3
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_30
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_31
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_32
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_33
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_34
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_35
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_36
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_37
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_38
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_39
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_4
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_40
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_41
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_42
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_43
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_44
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_45
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_46
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_47
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_49
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_5
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_50
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_51
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_52
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_53
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_6
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_7
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_8
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_9
INFO: [VRFC 10-311] analyzing module double_div_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_div_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain_HD115
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain_HD147
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain_HD179
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain_HD19
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain_HD211
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain_HD51
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain_HD83
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_4_HD111
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_4_HD143
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_4_HD15
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_4_HD175
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_4_HD207
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_4_HD47
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_4_HD79
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_HD114
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_HD146
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_HD178
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_HD18
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_HD210
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_HD50
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_HD82
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1_HD103
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1_HD135
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1_HD167
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1_HD199
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1_HD231
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1_HD39
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1_HD71
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2_0
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2_0_HD101
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2_0_HD133
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2_0_HD165
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2_0_HD197
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2_0_HD229
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2_0_HD37
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2_0_HD69
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2_HD100
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2_HD132
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2_HD164
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2_HD196
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2_HD228
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2_HD36
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2_HD68
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_3
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_3_HD110
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_3_HD14
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_3_HD142
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_3_HD174
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_3_HD206
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_3_HD46
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_3_HD78
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_HD113
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_HD145
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_HD17
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_HD177
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_HD209
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_HD49
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_HD81
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_1
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_1_HD120
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_1_HD152
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_1_HD184
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_1_HD216
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_1_HD24
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_1_HD56
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_1_HD88
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_HD118
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_HD150
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_HD182
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_HD214
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_HD22
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_HD54
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_HD86
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0_HD119
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0_HD151
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0_HD183
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0_HD215
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0_HD23
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0_HD55
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0_HD87
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1_HD121
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1_HD153
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1_HD185
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1_HD217
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1_HD25
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1_HD57
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1_HD89
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2_HD122
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2_HD154
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2_HD186
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2_HD218
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2_HD26
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2_HD58
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2_HD90
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3_HD123
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3_HD155
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3_HD187
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3_HD219
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3_HD27
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3_HD59
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3_HD91
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4_HD124
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4_HD156
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4_HD188
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4_HD220
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4_HD28
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4_HD60
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4_HD92
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5_HD125
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5_HD157
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5_HD189
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5_HD221
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5_HD29
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5_HD61
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5_HD93
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6_HD126
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6_HD158
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6_HD190
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6_HD222
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6_HD30
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6_HD62
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6_HD94
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7_HD127
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7_HD159
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7_HD191
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7_HD223
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7_HD31
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7_HD63
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7_HD95
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized8_HD131
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized8_HD163
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized8_HD195
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized8_HD227
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized8_HD35
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized8_HD67
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized8_HD99
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_HD116
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_HD148
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_HD180
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_HD20
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_HD212
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_HD52
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_HD84
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl_HD117
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl_HD149
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl_HD181
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl_HD21
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl_HD213
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl_HD53
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl_HD85
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_HD105
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_HD137
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_HD169
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_HD201
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_HD41
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_HD73
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_HD9
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv_HD10
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv_HD106
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv_HD138
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv_HD170
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv_HD202
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv_HD42
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv_HD74
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat_HD128
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat_HD160
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat_HD192
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat_HD224
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat_HD32
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat_HD64
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat_HD96
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_HD107
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_HD11
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_HD139
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_HD171
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_HD203
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_HD43
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_HD75
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp_HD108
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp_HD12
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp_HD140
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp_HD172
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp_HD204
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp_HD44
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp_HD76
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round_HD129
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round_HD161
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round_HD193
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round_HD225
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round_HD33
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round_HD65
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round_HD97
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit_HD102
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit_HD134
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit_HD166
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit_HD198
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit_HD230
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit_HD38
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit_HD70
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic_HD130
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic_HD162
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic_HD194
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic_HD226
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic_HD34
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic_HD66
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic_HD98
INFO: [VRFC 10-311] analyzing module double_mul_special_detect
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_2_HD112
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_2_HD144
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_2_HD16
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_2_HD176
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_2_HD208
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_2_HD48
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_2_HD80
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_HD109
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_HD13
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_HD141
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_HD173
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_HD205
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_HD45
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_HD77
INFO: [VRFC 10-311] analyzing module double_sub_addsub
INFO: [VRFC 10-311] analyzing module double_sub_addsub_HD326
INFO: [VRFC 10-311] analyzing module double_sub_addsub_HD365
INFO: [VRFC 10-311] analyzing module double_sub_addsub_HD404
INFO: [VRFC 10-311] analyzing module double_sub_addsub_HD443
INFO: [VRFC 10-311] analyzing module double_sub_addsub_logic
INFO: [VRFC 10-311] analyzing module double_sub_addsub_logic_HD327
INFO: [VRFC 10-311] analyzing module double_sub_addsub_logic_HD366
INFO: [VRFC 10-311] analyzing module double_sub_addsub_logic_HD405
INFO: [VRFC 10-311] analyzing module double_sub_addsub_logic_HD444
INFO: [VRFC 10-311] analyzing module double_sub_align_add
INFO: [VRFC 10-311] analyzing module double_sub_align_add_HD321
INFO: [VRFC 10-311] analyzing module double_sub_align_add_HD360
INFO: [VRFC 10-311] analyzing module double_sub_align_add_HD399
INFO: [VRFC 10-311] analyzing module double_sub_align_add_HD438
INFO: [VRFC 10-311] analyzing module double_sub_alignment
INFO: [VRFC 10-311] analyzing module double_sub_alignment_HD322
INFO: [VRFC 10-311] analyzing module double_sub_alignment_HD361
INFO: [VRFC 10-311] analyzing module double_sub_alignment_HD400
INFO: [VRFC 10-311] analyzing module double_sub_alignment_HD439
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain_HD325
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain_HD364
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain_HD403
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain_HD442
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0_HD328
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0_HD367
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0_HD406
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0_HD445
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized10
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized10_HD342
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized10_HD381
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized10_HD420
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized10_HD459
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized11
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized11_HD337
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized11_HD376
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized11_HD415
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized11_HD454
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1_HD329
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1_HD368
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1_HD407
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1_HD446
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3_HD348
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3_HD387
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3_HD426
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3_HD465
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4_HD353
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4_HD392
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4_HD431
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4_HD470
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5_HD350
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5_HD389
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5_HD428
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5_HD467
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6_HD351
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6_HD390
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6_HD429
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6_HD468
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8_4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8_4_HD333
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8_4_HD372
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8_4_HD411
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8_4_HD450
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8_HD336
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8_HD375
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8_HD414
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8_HD453
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9_2
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9_2_HD340
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9_2_HD379
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9_2_HD418
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9_2_HD457
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9_HD344
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9_HD383
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9_HD422
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized9_HD461
INFO: [VRFC 10-311] analyzing module double_sub_compare
INFO: [VRFC 10-311] analyzing module double_sub_compare_HD338
INFO: [VRFC 10-311] analyzing module double_sub_compare_HD377
INFO: [VRFC 10-311] analyzing module double_sub_compare_HD416
INFO: [VRFC 10-311] analyzing module double_sub_compare_HD455
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_HD341
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_HD380
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_HD419
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_HD458
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im_HD324
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im_HD363
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im_HD402
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im_HD441
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_3_HD332
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_3_HD371
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_3_HD410
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_3_HD449
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_HD335
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_HD374
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_HD413
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_HD452
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_1
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_1_HD343
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_1_HD382
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_1_HD421
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_1_HD460
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_HD339
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_HD378
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_HD417
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_HD456
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_HD317
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_HD356
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_HD395
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_HD434
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv_HD318
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv_HD357
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv_HD396
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv_HD435
INFO: [VRFC 10-311] analyzing module double_sub_flt_add
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_HD319
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_HD358
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_HD397
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_HD436
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp_HD330
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp_HD369
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp_HD408
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp_HD447
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic_HD320
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic_HD359
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic_HD398
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic_HD437
INFO: [VRFC 10-311] analyzing module double_sub_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_sub_flt_dec_op_HD354
INFO: [VRFC 10-311] analyzing module double_sub_flt_dec_op_HD393
INFO: [VRFC 10-311] analyzing module double_sub_flt_dec_op_HD432
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit_HD352
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit_HD391
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit_HD430
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit_HD469
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode_HD346
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode_HD385
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode_HD424
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode_HD463
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic_HD345
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic_HD384
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic_HD423
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic_HD462
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic_HD349
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic_HD388
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic_HD427
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic_HD466
INFO: [VRFC 10-311] analyzing module double_sub_special_detect
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_0
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_0_HD334
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_0_HD373
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_0_HD412
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_0_HD451
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_HD331
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_HD370
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_HD409
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_HD448
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel_HD323
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel_HD362
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel_HD401
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel_HD440
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/DG_granule_model_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 5172.980 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '26' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 5172.980 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode post-implementation -type functional
INFO: [Vivado 12-12493] Simulation top is 'DG_granule_model_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/impl/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.sim/sim_1/impl/func/xsim'
"xelab --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L secureip --snapshot DG_granule_model_tb_func_impl xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 32 -L xil_defaultlib -L unisims_ver -L secureip --snapshot DG_granule_model_tb_func_impl xil_defaultlib.DG_granule_model_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=41.62...
Compiling module xil_defaultlib.clk_33_3_clk_wiz
Compiling module xil_defaultlib.clk_33_3
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module xil_defaultlib.double_mul
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.double_mul_HD8
Compiling module xil_defaultlib.double_mul_HD40
Compiling module xil_defaultlib.double_mul_HD72
Compiling module xil_defaultlib.double_div
Compiling module xil_defaultlib.double_mul_HD104
Compiling module xil_defaultlib.double_mul_HD136
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.double_add
Compiling module xil_defaultlib.double_add_HD234
Compiling module xil_defaultlib.double_sub
Compiling module xil_defaultlib.double_sub_HD316
Compiling module xil_defaultlib.double_add_HD273
Compiling module xil_defaultlib.double_compare
Compiling module xil_defaultlib.double_sub_HD355
Compiling module xil_defaultlib.double_sub_HD394
Compiling module xil_defaultlib.double_sub_HD433
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.double_mul_HD168
Compiling module xil_defaultlib.double_mul_HD200
Compiling module xil_defaultlib.Izhikevich_model_pipeline_multip...
Compiling module xil_defaultlib.led_spikes
Compiling module xil_defaultlib.DG_granule_model
Compiling module xil_defaultlib.DG_granule_model_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DG_granule_model_tb_func_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 5172.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 5172.980 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 5172.980 ; gain = 0.000
run 300 ms
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance DG_granule_model_tb.DUT_DG_granule_model.inst_clk_33_3.inst.mmcm_adv_inst 
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance DG_granule_model_tb.inst_clk_33_3.inst.mmcm_adv_inst 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:01:03 . Memory (MB): peak = 5176.180 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: xsimkernel Simulation Memory Usage: 83368 KB (Peak: 83368 KB), Simulation CPU Usage: 50578 ms
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
[Thu Oct  5 20:37:37 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
[Thu Oct  5 20:37:37 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
[Thu Oct  5 20:46:23 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
[Thu Oct  5 20:46:23 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-17:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5176.180 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B04383A
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
[Thu Oct  5 20:55:15 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
[Thu Oct  5 20:55:15 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-17:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 5176.180 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B04383A
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
[Thu Oct  5 21:29:24 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3.dcp' for cell 'inst_clk_33_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/a_MUL_h'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/h_DIV_C'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/u_SUB_a_mul_h_mul_u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/v_GREATER_OR_EQUAL_Vpeak'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.764 . Memory (MB): peak = 5176.180 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1730 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3_board.xdc] for cell 'inst_clk_33_3/inst'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3_board.xdc] for cell 'inst_clk_33_3/inst'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3.xdc] for cell 'inst_clk_33_3/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3.xdc:57]
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3.xdc] for cell 'inst_clk_33_3/inst'
Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 5176.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 5176.180 ; gain = 0.000
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
[Thu Oct  5 21:45:05 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
[Thu Oct  5 21:45:53 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3.dcp' for cell 'inst_clk_33_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/a_MUL_h'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/h_DIV_C'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/u_SUB_a_mul_h_mul_u'
INFO: [Project 1-454] Reading design checkpoint 'd:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare.dcp' for cell 'u_Izhikevich_model_pipeline_multiple/v_GREATER_OR_EQUAL_Vpeak'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.756 . Memory (MB): peak = 5176.180 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1730 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3_board.xdc] for cell 'inst_clk_33_3/inst'
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3_board.xdc] for cell 'inst_clk_33_3/inst'
Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3.xdc] for cell 'inst_clk_33_3/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3.xdc:57]
Finished Parsing XDC File [d:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/clk_33_3/clk_33_3.xdc] for cell 'inst_clk_33_3/inst'
Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/constrs_1/imports/FPGA/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 5187.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 5187.789 ; gain = 11.609
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*v_reg*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*spikes*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*led*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*duty*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*counter*" ]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 131072 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list inst_clk_33_3/inst/clk_out1 ]]
set_property port_width 24 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_led_spikes/counter[0]} {u_led_spikes/counter[1]} {u_led_spikes/counter[2]} {u_led_spikes/counter[3]} {u_led_spikes/counter[4]} {u_led_spikes/counter[5]} {u_led_spikes/counter[6]} {u_led_spikes/counter[7]} {u_led_spikes/counter[8]} {u_led_spikes/counter[9]} {u_led_spikes/counter[10]} {u_led_spikes/counter[11]} {u_led_spikes/counter[12]} {u_led_spikes/counter[13]} {u_led_spikes/counter[14]} {u_led_spikes/counter[15]} {u_led_spikes/counter[16]} {u_led_spikes/counter[17]} {u_led_spikes/counter[18]} {u_led_spikes/counter[19]} {u_led_spikes/counter[20]} {u_led_spikes/counter[21]} {u_led_spikes/counter[22]} {u_led_spikes/counter[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][0]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][1]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][2]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][3]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][4]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][5]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][6]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][7]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][8]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][9]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][10]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][11]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][12]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][13]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][14]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][15]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][16]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][17]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][18]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][19]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][20]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][21]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][22]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][23]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][24]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][25]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][26]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][27]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][28]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][29]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][30]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][31]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][32]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][33]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][34]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][35]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][36]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][37]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][38]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][39]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][40]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][41]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][42]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][43]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][44]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][45]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][46]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][47]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][48]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][49]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][50]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][51]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][52]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][53]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][54]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][55]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][56]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][57]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][58]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][59]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][60]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][61]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][62]} {u_Izhikevich_model_pipeline_multiple/v_reg_reg[0][63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {u_led_spikes/duty_cycle_reg[0][0]} {u_led_spikes/duty_cycle_reg[0][1]} {u_led_spikes/duty_cycle_reg[0][2]} {u_led_spikes/duty_cycle_reg[0][3]} {u_led_spikes/duty_cycle_reg[0][4]} {u_led_spikes/duty_cycle_reg[0][5]} {u_led_spikes/duty_cycle_reg[0][6]} {u_led_spikes/duty_cycle_reg[0][7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {spikes[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {led_OBUF[0]} ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 5187.789 ; gain = 0.000
[Thu Oct  5 21:49:24 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 5187.789 ; gain = 0.000
[Thu Oct  5 21:52:58 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-17:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5187.789 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B04383A
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  5 22:04:43 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
[Thu Oct  5 22:04:43 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_design
close [ open D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/led_test.v w ]
add_files D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/led_test.v
update_compile_order -fileset sources_1
set_property top led_test [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Oct  5 22:17:50 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
[Thu Oct  5 22:17:50 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-17:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5187.789 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B04383A
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5187.789 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 5187.789 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 5187.789 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5187.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-17:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5187.789 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B04383A
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_2/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/led_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/led_test.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Oct  5 22:25:38 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
[Thu Oct  5 22:25:38 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/led_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B04383A
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/led_test.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/led_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/led_test.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Oct  5 22:29:22 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
[Thu Oct  5 22:29:22 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
delete_runs "synth_2"
INFO: [Vivado 12-3261] Dependent run, 'impl_2', will be deleted with parent run, 'synth_2'.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-17:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5187.789 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B04383A
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/led_test.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/led_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/led_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/led_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/led_test.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Oct  5 22:34:09 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
[Thu Oct  5 22:34:09 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/led_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/led_test.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Oct  5 22:38:15 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
[Thu Oct  5 22:38:15 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/led_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/led_test.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Oct  5 22:40:29 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
[Thu Oct  5 22:40:29 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/led_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property top DG_granule_model [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/led_test.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
[Thu Oct  5 22:59:17 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
[Thu Oct  5 22:59:17 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-17:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5187.789 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B04383A
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
[Thu Oct  5 23:05:28 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
[Thu Oct  5 23:05:28 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-17:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5187.789 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B04383A
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
[Thu Oct  5 23:12:11 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
[Thu Oct  5 23:12:11 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
[Thu Oct  5 23:17:30 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
[Thu Oct  5 23:17:30 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-17:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5187.789 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B04383A
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
add_files -norecurse D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/i_tb_initial.mem
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
[Thu Oct  5 23:32:14 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
[Thu Oct  5 23:32:14 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
[Thu Oct  5 23:33:08 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
[Thu Oct  5 23:33:08 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
[Thu Oct  5 23:34:24 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
[Thu Oct  5 23:35:04 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
[Thu Oct  5 23:37:23 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-17:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5187.789 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B04383A
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/utils_1/imports/synth_1/DG_granule_model.dcp with file D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/DG_granule_model.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_add/double_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_sub/double_sub.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/ip/double_mul/double_mul.xci' is already up-to-date
[Thu Oct  5 23:41:49 2023] Launched synth_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/synth_1/runme.log
[Thu Oct  5 23:41:49 2023] Launched impl_1...
Run output will be captured here: D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-17:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5187.789 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B04383A
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/ADAM_LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.runs/impl_1/DG_granule_model.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct  6 00:58:08 2023...
