D:/Universita/Magistrale/ECT/ES/Verilog/sorgenti/es1.sv {1 {vlog -work work -sv -stats=none D:/Universita/Magistrale/ECT/ES/Verilog/sorgenti/es1.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_2_to_1

Top level modules:
	mux_2_to_1

} {} {}}
