;redcode
;assert 1
	SPL 0, #-12
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, #-12
	SPL 0, #-12
	SUB 0, @2
	SPL 0, #-12
	SPL 0, #-12
	ADD 1, @120
	SUB @121, 106
	SPL 0, #-12
	SUB @2, -1
	CMP 102, 20
	SUB #110, 9
	SUB @13, 0
	SPL <2, -1
	JMN <9, -1
	JMN <9, -1
	SUB -0, 600
	SLT #110, 9
	SUB #110, 9
	SUB @13, 0
	SUB @13, 0
	CMP 102, 20
	ADD 1, @120
	SPL 0, #-12
	SPL 0, #-12
	CMP @121, 106
	SPL 0, #-12
	SLT 102, 20
	SUB @127, 100
	SPL 0, #-12
	SPL 0, #-12
	SPL 0, #-12
	SPL 0, #-12
	ADD #17, 0
	SPL <1, #-12
	SPL 0, #-12
	SPL 0, #-12
	SUB -7, <-420
	SPL <1, #-12
	CMP -7, <-420
	SPL 0, #-12
	SUB @2, -1
	ADD 270, 1
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
	SPL 0, #-12
	MOV -1, <-20
	MOV -7, <-20
