Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Oct  9 21:48:35 2023
| Host         : PHUMIPAT-C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SevenSegmentTDM_timing_summary_routed.rpt -pb SevenSegmentTDM_timing_summary_routed.pb -rpx SevenSegmentTDM_timing_summary_routed.rpx -warn_on_violation
| Design       : SevenSegmentTDM
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (37)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (42)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (37)
-------------------------
 There are 37 register/latch pins with no clock driven by root clock pin: cd/cout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (42)
-------------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.658        0.000                      0                   20        0.147        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLOCK  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLOCK               7.658        0.000                      0                   20        0.147        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLOCK
  To Clock:  CLOCK

Setup :            0  Failing Endpoints,  Worst Slack        7.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.806ns (77.020%)  route 0.539ns (22.980%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.564     5.085    cd/clock
    SLICE_X36Y42         FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.080    cd/counter_reg_n_0_[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    cd/counter_reg[0]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    cd/counter_reg[4]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  cd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    cd/counter_reg[8]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  cd/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    cd/counter_reg[12]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.430 r  cd/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.430    cd/counter_reg[16]_i_1_n_6
    SLICE_X36Y46         FDRE                                         r  cd/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    cd/clock
    SLICE_X36Y46         FDRE                                         r  cd/counter_reg[17]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.088    cd/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                  7.658    

Slack (MET) :             7.753ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 1.711ns (76.049%)  route 0.539ns (23.951%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.564     5.085    cd/clock
    SLICE_X36Y42         FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.080    cd/counter_reg_n_0_[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    cd/counter_reg[0]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    cd/counter_reg[4]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  cd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    cd/counter_reg[8]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  cd/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    cd/counter_reg[12]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.335 r  cd/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.335    cd/counter_reg[16]_i_1_n_5
    SLICE_X36Y46         FDRE                                         r  cd/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    cd/clock
    SLICE_X36Y46         FDRE                                         r  cd/counter_reg[18]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.088    cd/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                  7.753    

Slack (MET) :             7.769ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.695ns (75.878%)  route 0.539ns (24.122%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.564     5.085    cd/clock
    SLICE_X36Y42         FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.080    cd/counter_reg_n_0_[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    cd/counter_reg[0]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    cd/counter_reg[4]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  cd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    cd/counter_reg[8]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  cd/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.096    cd/counter_reg[12]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.319 r  cd/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.319    cd/counter_reg[16]_i_1_n_7
    SLICE_X36Y46         FDRE                                         r  cd/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    cd/clock
    SLICE_X36Y46         FDRE                                         r  cd/counter_reg[16]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.088    cd/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                  7.769    

Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 1.692ns (75.845%)  route 0.539ns (24.155%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.564     5.085    cd/clock
    SLICE_X36Y42         FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.080    cd/counter_reg_n_0_[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    cd/counter_reg[0]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    cd/counter_reg[4]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  cd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    cd/counter_reg[8]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.316 r  cd/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.316    cd/counter_reg[12]_i_1_n_6
    SLICE_X36Y45         FDRE                                         r  cd/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    cd/clock
    SLICE_X36Y45         FDRE                                         r  cd/counter_reg[13]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    cd/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                  7.772    

Slack (MET) :             7.793ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 1.671ns (75.616%)  route 0.539ns (24.384%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.564     5.085    cd/clock
    SLICE_X36Y42         FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.080    cd/counter_reg_n_0_[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    cd/counter_reg[0]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    cd/counter_reg[4]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  cd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    cd/counter_reg[8]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.295 r  cd/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.295    cd/counter_reg[12]_i_1_n_4
    SLICE_X36Y45         FDRE                                         r  cd/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    cd/clock
    SLICE_X36Y45         FDRE                                         r  cd/counter_reg[15]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    cd/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  7.793    

Slack (MET) :             7.867ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 1.597ns (74.771%)  route 0.539ns (25.229%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.564     5.085    cd/clock
    SLICE_X36Y42         FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.080    cd/counter_reg_n_0_[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    cd/counter_reg[0]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    cd/counter_reg[4]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  cd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    cd/counter_reg[8]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.221 r  cd/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.221    cd/counter_reg[12]_i_1_n_5
    SLICE_X36Y45         FDRE                                         r  cd/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    cd/clock
    SLICE_X36Y45         FDRE                                         r  cd/counter_reg[14]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    cd/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                  7.867    

Slack (MET) :             7.883ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 1.581ns (74.581%)  route 0.539ns (25.419%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.564     5.085    cd/clock
    SLICE_X36Y42         FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.080    cd/counter_reg_n_0_[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    cd/counter_reg[0]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    cd/counter_reg[4]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.982 r  cd/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.982    cd/counter_reg[8]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.205 r  cd/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.205    cd/counter_reg[12]_i_1_n_7
    SLICE_X36Y45         FDRE                                         r  cd/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    cd/clock
    SLICE_X36Y45         FDRE                                         r  cd/counter_reg[12]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    cd/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                  7.883    

Slack (MET) :             7.886ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 1.578ns (74.545%)  route 0.539ns (25.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.564     5.085    cd/clock
    SLICE_X36Y42         FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.080    cd/counter_reg_n_0_[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    cd/counter_reg[0]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    cd/counter_reg[4]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.202 r  cd/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.202    cd/counter_reg[8]_i_1_n_6
    SLICE_X36Y44         FDRE                                         r  cd/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    cd/clock
    SLICE_X36Y44         FDRE                                         r  cd/counter_reg[9]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.062    15.088    cd/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.202    
  -------------------------------------------------------------------
                         slack                                  7.886    

Slack (MET) :             7.907ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 1.557ns (74.290%)  route 0.539ns (25.710%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.564     5.085    cd/clock
    SLICE_X36Y42         FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.080    cd/counter_reg_n_0_[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    cd/counter_reg[0]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    cd/counter_reg[4]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.181 r  cd/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.181    cd/counter_reg[8]_i_1_n_4
    SLICE_X36Y44         FDRE                                         r  cd/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    cd/clock
    SLICE_X36Y44         FDRE                                         r  cd/counter_reg[11]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.062    15.088    cd/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                  7.907    

Slack (MET) :             7.981ns  (required time - arrival time)
  Source:                 cd/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 1.483ns (73.349%)  route 0.539ns (26.651%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.564     5.085    cd/clock
    SLICE_X36Y42         FDRE                                         r  cd/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  cd/counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.080    cd/counter_reg_n_0_[1]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.754 r  cd/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.754    cd/counter_reg[0]_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.868 r  cd/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.868    cd/counter_reg[4]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.107 r  cd/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.107    cd/counter_reg[8]_i_1_n_5
    SLICE_X36Y44         FDRE                                         r  cd/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    cd/clock
    SLICE_X36Y44         FDRE                                         r  cd/counter_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.062    15.088    cd/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.107    
  -------------------------------------------------------------------
                         slack                                  7.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 cd/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cout_reg/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    cd/clock
    SLICE_X36Y46         FDRE                                         r  cd/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  cd/counter_reg[18]/Q
                         net (fo=2, routed)           0.065     1.652    cd/counter_reg[18]
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  cd/cout_i_1/O
                         net (fo=1, routed)           0.000     1.697    cd/cout_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  cd/cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    cd/clock
    SLICE_X37Y46         FDRE                                         r  cd/cout_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.550    cd/cout_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cd/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    cd/clock
    SLICE_X36Y44         FDRE                                         r  cd/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cd/counter_reg[10]/Q
                         net (fo=1, routed)           0.121     1.709    cd/counter_reg_n_0_[10]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  cd/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    cd/counter_reg[8]_i_1_n_5
    SLICE_X36Y44         FDRE                                         r  cd/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    cd/clock
    SLICE_X36Y44         FDRE                                         r  cd/counter_reg[10]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    cd/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cd/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    cd/clock
    SLICE_X36Y45         FDRE                                         r  cd/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cd/counter_reg[14]/Q
                         net (fo=1, routed)           0.121     1.709    cd/counter_reg_n_0_[14]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  cd/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    cd/counter_reg[12]_i_1_n_5
    SLICE_X36Y45         FDRE                                         r  cd/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    cd/clock
    SLICE_X36Y45         FDRE                                         r  cd/counter_reg[14]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    cd/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.445    cd/clock
    SLICE_X36Y42         FDRE                                         r  cd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  cd/counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.708    cd/counter_reg_n_0_[2]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  cd/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    cd/counter_reg[0]_i_1_n_5
    SLICE_X36Y42         FDRE                                         r  cd/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.831     1.958    cd/clock
    SLICE_X36Y42         FDRE                                         r  cd/counter_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    cd/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cd/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    cd/clock
    SLICE_X36Y43         FDRE                                         r  cd/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cd/counter_reg[6]/Q
                         net (fo=1, routed)           0.121     1.709    cd/counter_reg_n_0_[6]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  cd/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    cd/counter_reg[4]_i_1_n_5
    SLICE_X36Y43         FDRE                                         r  cd/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    cd/clock
    SLICE_X36Y43         FDRE                                         r  cd/counter_reg[6]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    cd/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cd/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    cd/clock
    SLICE_X36Y46         FDRE                                         r  cd/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cd/counter_reg[18]/Q
                         net (fo=2, routed)           0.133     1.720    cd/counter_reg[18]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  cd/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    cd/counter_reg[16]_i_1_n_5
    SLICE_X36Y46         FDRE                                         r  cd/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    cd/clock
    SLICE_X36Y46         FDRE                                         r  cd/counter_reg[18]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    cd/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 cd/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    cd/clock
    SLICE_X36Y44         FDRE                                         r  cd/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cd/counter_reg[10]/Q
                         net (fo=1, routed)           0.121     1.709    cd/counter_reg_n_0_[10]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.853 r  cd/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    cd/counter_reg[8]_i_1_n_4
    SLICE_X36Y44         FDRE                                         r  cd/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    cd/clock
    SLICE_X36Y44         FDRE                                         r  cd/counter_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    cd/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 cd/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    cd/clock
    SLICE_X36Y45         FDRE                                         r  cd/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cd/counter_reg[14]/Q
                         net (fo=1, routed)           0.121     1.709    cd/counter_reg_n_0_[14]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.853 r  cd/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    cd/counter_reg[12]_i_1_n_4
    SLICE_X36Y45         FDRE                                         r  cd/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    cd/clock
    SLICE_X36Y45         FDRE                                         r  cd/counter_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    cd/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 cd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.445    cd/clock
    SLICE_X36Y42         FDRE                                         r  cd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  cd/counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.708    cd/counter_reg_n_0_[2]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.852 r  cd/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    cd/counter_reg[0]_i_1_n_4
    SLICE_X36Y42         FDRE                                         r  cd/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.831     1.958    cd/clock
    SLICE_X36Y42         FDRE                                         r  cd/counter_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    cd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 cd/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    cd/clock
    SLICE_X36Y43         FDRE                                         r  cd/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cd/counter_reg[6]/Q
                         net (fo=1, routed)           0.121     1.709    cd/counter_reg_n_0_[6]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.853 r  cd/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    cd/counter_reg[4]_i_1_n_4
    SLICE_X36Y43         FDRE                                         r  cd/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    cd/clock
    SLICE_X36Y43         FDRE                                         r  cd/counter_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    cd/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLOCK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   cd/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   cd/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   cd/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   cd/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   cd/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   cd/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   cd/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   cd/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   cd/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   cd/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   cd/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   cd/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   cd/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   cd/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   cd/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   cd/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   cd/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   cd/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   cd/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   cd/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   cd/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   cd/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   cd/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   cd/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   cd/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   cd/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   cd/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   cd/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   cd/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HEX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.656ns  (logic 4.343ns (65.256%)  route 2.312ns (34.744%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE                         0.000     0.000 r  HEX_reg[1]/C
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  HEX_reg[1]/Q
                         net (fo=4, routed)           0.505     0.961    HEX_reg_n_0_[1]
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.150     1.111 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.807     2.918    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.737     6.656 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.656    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.561ns  (logic 4.091ns (62.345%)  route 2.471ns (37.655%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE                         0.000     0.000 r  HEX_reg[1]/C
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  HEX_reg[1]/Q
                         net (fo=4, routed)           0.505     0.961    HEX_reg_n_0_[1]
    SLICE_X65Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.085 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.965     3.051    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     6.561 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.561    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.496ns  (logic 4.312ns (66.390%)  route 2.183ns (33.610%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE                         0.000     0.000 r  HEX_reg[0]/C
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  HEX_reg[0]/Q
                         net (fo=3, routed)           0.505     0.961    ss/Q[0]
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.150     1.111 r  ss/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.678     2.789    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706     6.496 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.496    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.397ns  (logic 4.111ns (64.272%)  route 2.285ns (35.728%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE                         0.000     0.000 r  HEX_reg[1]/C
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  HEX_reg[1]/Q
                         net (fo=4, routed)           0.417     0.873    ss/Q[1]
    SLICE_X65Y18         LUT1 (Prop_lut1_I0_O)        0.124     0.997 r  ss/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.869     2.865    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     6.397 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.397    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HEX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.303ns  (logic 4.116ns (65.294%)  route 2.188ns (34.706%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE                         0.000     0.000 r  HEX_reg[1]/C
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  HEX_reg[1]/Q
                         net (fo=4, routed)           0.505     0.961    HEX_reg_n_0_[1]
    SLICE_X65Y20         LUT2 (Prop_lut2_I1_O)        0.124     1.085 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.682     2.768    seg_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.303 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.303    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.932ns  (logic 4.021ns (67.786%)  route 1.911ns (32.214%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE                         0.000     0.000 r  an_reg[0]/C
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  an_reg[0]/Q
                         net (fo=1, routed)           1.911     2.429    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     5.932 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.932    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.873ns  (logic 3.954ns (67.319%)  route 1.919ns (32.681%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDSE                         0.000     0.000 r  dp_reg/C
    SLICE_X65Y22         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  dp_reg/Q
                         net (fo=1, routed)           1.919     2.375    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498     5.873 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     5.873    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.852ns  (logic 3.955ns (67.582%)  route 1.897ns (32.418%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE                         0.000     0.000 r  an_reg[1]/C
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  an_reg[1]/Q
                         net (fo=1, routed)           1.897     2.353    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     5.852 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.852    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.790ns  (logic 4.041ns (69.788%)  route 1.749ns (30.212%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE                         0.000     0.000 r  an_reg[2]/C
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  an_reg[2]/Q
                         net (fo=1, routed)           1.749     2.267    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     5.790 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.790    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.661ns  (logic 3.966ns (70.058%)  route 1.695ns (29.942%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE                         0.000     0.000 r  an_reg[3]/C
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  an_reg[3]/Q
                         net (fo=1, routed)           1.695     2.151    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     5.661 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.661    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.164ns (50.837%)  route 0.159ns (49.163%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_reg[1]/Q
                         net (fo=7, routed)           0.159     0.323    counter[1]
    SLICE_X64Y24         FDSE                                         r  an_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.209ns (61.587%)  route 0.130ns (38.413%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  counter2_reg[26]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter2_reg[26]/Q
                         net (fo=4, routed)           0.130     0.294    counter2_reg[26]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.045     0.339 r  dp_i_1/O
                         net (fo=1, routed)           0.000     0.339    dp_i_1_n_0
    SLICE_X65Y22         FDSE                                         r  dp_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.164ns (42.835%)  route 0.219ns (57.165%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter_reg[1]/Q
                         net (fo=7, routed)           0.219     0.383    counter[1]
    SLICE_X65Y24         FDSE                                         r  an_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE                         0.000     0.000 r  counter2_reg[10]/C
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter2_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    counter2_reg_n_0_[10]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  counter2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    counter2_reg[8]_i_1_n_5
    SLICE_X64Y16         FDRE                                         r  counter2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE                         0.000     0.000 r  counter2_reg[14]/C
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter2_reg[14]/Q
                         net (fo=1, routed)           0.114     0.278    counter2_reg_n_0_[14]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  counter2_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    counter2_reg[12]_i_1_n_5
    SLICE_X64Y17         FDRE                                         r  counter2_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE                         0.000     0.000 r  counter2_reg[18]/C
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter2_reg[18]/Q
                         net (fo=1, routed)           0.114     0.278    counter2_reg_n_0_[18]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  counter2_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    counter2_reg[16]_i_1_n_5
    SLICE_X64Y18         FDRE                                         r  counter2_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE                         0.000     0.000 r  counter2_reg[22]/C
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter2_reg[22]/Q
                         net (fo=1, routed)           0.114     0.278    counter2_reg_n_0_[22]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  counter2_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    counter2_reg[20]_i_1_n_5
    SLICE_X64Y19         FDRE                                         r  counter2_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE                         0.000     0.000 r  counter2_reg[2]/C
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter2_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    counter2_reg_n_0_[2]
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  counter2_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    counter2_reg[0]_i_1_n_5
    SLICE_X64Y14         FDRE                                         r  counter2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE                         0.000     0.000 r  counter2_reg[6]/C
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter2_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    counter2_reg_n_0_[6]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  counter2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    counter2_reg[4]_i_1_n_5
    SLICE_X64Y15         FDRE                                         r  counter2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter2_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  counter2_reg[26]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter2_reg[26]/Q
                         net (fo=4, routed)           0.127     0.291    counter2_reg[26]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  counter2_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    counter2_reg[24]_i_1_n_5
    SLICE_X64Y20         FDRE                                         r  counter2_reg[26]/D
  -------------------------------------------------------------------    -------------------





