Library ieee;
use iee.std_logic_1164.all;

entity flipflopdescida is
port( D, Clock: in std_logic;
      Q       : out std_logic);
		
end flipflopdescida;

architecture behavior of flipflopdescida is
begin
	process (Clock)
		begin
			if Clock'event and Clock = '0' then
				Q<=D;
			end if;
		end process;
end behavior;