--------------------------------------------------------------------------------
Release 14.3 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml MainCPU.twx MainCPU.ncd -o MainCPU.twr MainCPU.pcf -ucf
CPU.ucf

Design file:              MainCPU.ncd
Physical constraint file: MainCPU.pcf
Device,package,speed:     xc3s500e,pq208,-4 (PRODUCTION 1.27 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock rst
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
dbus<0>     |   -0.984(R)|    3.321(R)|rst_IBUF          |   0.000|
dbus<1>     |   -1.049(R)|    3.448(R)|rst_IBUF          |   0.000|
dbus<2>     |   -0.145(R)|    3.430(R)|rst_IBUF          |   0.000|
dbus<3>     |   -0.197(R)|    3.272(R)|rst_IBUF          |   0.000|
dbus<4>     |   -0.746(R)|    3.404(R)|rst_IBUF          |   0.000|
dbus<5>     |   -0.494(R)|    3.316(R)|rst_IBUF          |   0.000|
dbus<6>     |    0.447(R)|    3.162(R)|rst_IBUF          |   0.000|
dbus<7>     |   -0.629(R)|    3.136(R)|rst_IBUF          |   0.000|
dbus<8>     |   -1.492(R)|    3.579(R)|rst_IBUF          |   0.000|
dbus<9>     |   -1.482(R)|    3.570(R)|rst_IBUF          |   0.000|
dbus<10>    |   -1.534(R)|    3.610(R)|rst_IBUF          |   0.000|
dbus<11>    |   -1.325(R)|    3.442(R)|rst_IBUF          |   0.000|
dbus<12>    |   -1.625(R)|    3.681(R)|rst_IBUF          |   0.000|
dbus<13>    |   -1.363(R)|    3.472(R)|rst_IBUF          |   0.000|
dbus<14>    |   -1.286(R)|    3.410(R)|rst_IBUF          |   0.000|
dbus<15>    |   -2.405(R)|    4.305(R)|rst_IBUF          |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
a<3>        |   14.369(R)|clk_BUFGP         |   0.000|
a<5>        |   14.914(R)|clk_BUFGP         |   0.000|
a<7>        |   13.555(R)|clk_BUFGP         |   0.000|
b<0>        |    9.359(R)|clk_BUFGP         |   0.000|
b<1>        |    9.975(R)|clk_BUFGP         |   0.000|
b<2>        |    9.702(R)|clk_BUFGP         |   0.000|
b<3>        |    8.916(R)|clk_BUFGP         |   0.000|
nble        |   13.396(R)|clk_BUFGP         |   0.000|
nmreq       |   14.755(R)|clk_BUFGP         |   0.000|
nrd         |   14.078(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock rst to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
a<0>        |   13.004(R)|rst_IBUF          |   0.000|
a<3>        |   18.197(R)|rst_IBUF          |   0.000|
a<4>        |   14.605(R)|rst_IBUF          |   0.000|
a<5>        |   18.637(R)|rst_IBUF          |   0.000|
a<7>        |   17.383(R)|rst_IBUF          |   0.000|
abus<0>     |   12.192(R)|rst_IBUF          |   0.000|
abus<1>     |   13.361(R)|rst_IBUF          |   0.000|
abus<2>     |   12.053(R)|rst_IBUF          |   0.000|
abus<3>     |   13.078(R)|rst_IBUF          |   0.000|
abus<4>     |   11.994(R)|rst_IBUF          |   0.000|
abus<5>     |   13.533(R)|rst_IBUF          |   0.000|
abus<6>     |   12.614(R)|rst_IBUF          |   0.000|
abus<7>     |   12.161(R)|rst_IBUF          |   0.000|
abus<8>     |   11.578(R)|rst_IBUF          |   0.000|
abus<9>     |   12.864(R)|rst_IBUF          |   0.000|
abus<10>    |   13.336(R)|rst_IBUF          |   0.000|
abus<11>    |   12.824(R)|rst_IBUF          |   0.000|
abus<12>    |   12.938(R)|rst_IBUF          |   0.000|
abus<13>    |   12.102(R)|rst_IBUF          |   0.000|
abus<14>    |   12.138(R)|rst_IBUF          |   0.000|
abus<15>    |   11.569(R)|rst_IBUF          |   0.000|
dbus<0>     |   12.212(R)|rst_IBUF          |   0.000|
dbus<1>     |   11.948(R)|rst_IBUF          |   0.000|
dbus<2>     |   11.800(R)|rst_IBUF          |   0.000|
dbus<3>     |   11.944(R)|rst_IBUF          |   0.000|
dbus<4>     |   11.845(R)|rst_IBUF          |   0.000|
dbus<5>     |   12.038(R)|rst_IBUF          |   0.000|
dbus<6>     |   11.821(R)|rst_IBUF          |   0.000|
dbus<7>     |   11.561(R)|rst_IBUF          |   0.000|
dbus<8>     |   10.458(R)|rst_IBUF          |   0.000|
dbus<9>     |   10.847(R)|rst_IBUF          |   0.000|
dbus<10>    |   10.464(R)|rst_IBUF          |   0.000|
dbus<11>    |   10.779(R)|rst_IBUF          |   0.000|
dbus<12>    |   10.780(R)|rst_IBUF          |   0.000|
dbus<13>    |   10.549(R)|rst_IBUF          |   0.000|
dbus<14>    |   10.778(R)|rst_IBUF          |   0.000|
dbus<15>    |   10.471(R)|rst_IBUF          |   0.000|
nbhe        |   14.383(R)|rst_IBUF          |   0.000|
nble        |   17.169(R)|rst_IBUF          |   0.000|
nmreq       |   18.528(R)|rst_IBUF          |   0.000|
nrd         |   17.801(R)|rst_IBUF          |   0.000|
s0<0>       |   12.735(R)|rst_IBUF          |   0.000|
s0<1>       |   13.196(R)|rst_IBUF          |   0.000|
s0<2>       |   12.400(R)|rst_IBUF          |   0.000|
s0<3>       |   12.065(R)|rst_IBUF          |   0.000|
s0<4>       |   12.058(R)|rst_IBUF          |   0.000|
s0<5>       |   12.081(R)|rst_IBUF          |   0.000|
s0<6>       |   11.602(R)|rst_IBUF          |   0.000|
s0<7>       |   12.469(R)|rst_IBUF          |   0.000|
s1<0>       |   13.931(R)|rst_IBUF          |   0.000|
s1<1>       |   13.586(R)|rst_IBUF          |   0.000|
s1<2>       |   12.532(R)|rst_IBUF          |   0.000|
s1<3>       |   12.841(R)|rst_IBUF          |   0.000|
s1<4>       |   12.456(R)|rst_IBUF          |   0.000|
s1<5>       |   12.568(R)|rst_IBUF          |   0.000|
s1<6>       |   12.810(R)|rst_IBUF          |   0.000|
s1<7>       |   12.759(R)|rst_IBUF          |   0.000|
s2<0>       |   17.636(R)|rst_IBUF          |   0.000|
s2<1>       |   17.627(R)|rst_IBUF          |   0.000|
s2<2>       |   16.849(R)|rst_IBUF          |   0.000|
s2<3>       |   18.602(R)|rst_IBUF          |   0.000|
s2<4>       |   17.193(R)|rst_IBUF          |   0.000|
s2<5>       |   17.742(R)|rst_IBUF          |   0.000|
s2<6>       |   17.369(R)|rst_IBUF          |   0.000|
s2<7>       |   18.052(R)|rst_IBUF          |   0.000|
s3<0>       |   16.550(R)|rst_IBUF          |   0.000|
s3<1>       |   17.269(R)|rst_IBUF          |   0.000|
s3<2>       |   15.894(R)|rst_IBUF          |   0.000|
s3<3>       |   15.726(R)|rst_IBUF          |   0.000|
s3<4>       |   16.631(R)|rst_IBUF          |   0.000|
s3<5>       |   16.973(R)|rst_IBUF          |   0.000|
s3<6>       |   16.757(R)|rst_IBUF          |   0.000|
s3<7>       |   17.723(R)|rst_IBUF          |   0.000|
s4<0>       |   14.845(R)|rst_IBUF          |   0.000|
s4<1>       |   15.017(R)|rst_IBUF          |   0.000|
s4<2>       |   14.176(R)|rst_IBUF          |   0.000|
s4<3>       |   14.656(R)|rst_IBUF          |   0.000|
s4<4>       |   14.015(R)|rst_IBUF          |   0.000|
s4<5>       |   14.843(R)|rst_IBUF          |   0.000|
s4<6>       |   14.288(R)|rst_IBUF          |   0.000|
s4<7>       |   14.929(R)|rst_IBUF          |   0.000|
s5<0>       |   13.933(R)|rst_IBUF          |   0.000|
s5<1>       |   13.447(R)|rst_IBUF          |   0.000|
s5<2>       |   14.171(R)|rst_IBUF          |   0.000|
s5<3>       |   14.243(R)|rst_IBUF          |   0.000|
s5<4>       |   15.733(R)|rst_IBUF          |   0.000|
s5<5>       |   14.879(R)|rst_IBUF          |   0.000|
s5<6>       |   15.840(R)|rst_IBUF          |   0.000|
s5<7>       |   15.516(R)|rst_IBUF          |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.959|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.794|         |    4.004|         |
rst            |    9.359|    8.422|    6.578|    1.542|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
dbus<0>        |s2<0>          |   10.802|
dbus<1>        |s2<1>          |   11.400|
dbus<2>        |s2<2>          |   11.306|
dbus<3>        |s2<3>          |   11.274|
dbus<4>        |s2<4>          |   11.126|
dbus<5>        |s2<5>          |   11.220|
dbus<6>        |s2<6>          |   10.779|
dbus<7>        |s2<7>          |   11.540|
dbus<8>        |s3<0>          |    8.725|
dbus<9>        |s3<1>          |    9.733|
dbus<10>       |s3<2>          |    9.308|
dbus<11>       |s3<3>          |   10.489|
dbus<12>       |s3<4>          |    9.629|
dbus<13>       |s3<5>          |    9.516|
dbus<14>       |s3<6>          |    9.612|
dbus<15>       |s3<7>          |   10.440|
k              |s2<0>          |    9.856|
k              |s2<1>          |   10.500|
k              |s2<2>          |   10.468|
k              |s2<3>          |   10.761|
k              |s2<4>          |   11.827|
k              |s2<5>          |   10.748|
k              |s2<6>          |   10.673|
k              |s2<7>          |   10.539|
k              |s3<0>          |    9.797|
k              |s3<1>          |   10.650|
k              |s3<2>          |   10.872|
k              |s3<3>          |   11.068|
k              |s3<4>          |   11.373|
k              |s3<5>          |   11.362|
k              |s3<6>          |   11.005|
k              |s3<7>          |   11.726|
k              |s4<0>          |   11.195|
k              |s4<1>          |   11.040|
k              |s4<2>          |   10.939|
k              |s4<3>          |   11.153|
k              |s4<4>          |   12.006|
k              |s4<5>          |   10.462|
k              |s4<6>          |   10.733|
k              |s4<7>          |   10.242|
k              |s5<0>          |   10.851|
k              |s5<1>          |   10.578|
k              |s5<2>          |   10.533|
k              |s5<3>          |   11.111|
k              |s5<4>          |   12.128|
k              |s5<5>          |   12.429|
k              |s5<6>          |   12.787|
k              |s5<7>          |   12.462|
rst            |a<3>           |   16.013|
rst            |a<4>           |    9.210|
rst            |a<5>           |   16.558|
rst            |a<7>           |   15.199|
rst            |nbhe           |   11.911|
rst            |nble           |   15.040|
rst            |nmreq          |   16.399|
rst            |nrd            |   15.722|
---------------+---------------+---------+


Analysis completed Fri Jul 31 16:17:50 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 105 MB



