# 16-Bit Processor Datapath Design (Logisim Project)

This project was developed as part of the **Computer Organization and Architecture** course. A simple 16-bit processor architecture capable of executing basic instructions was designed using classic Logisim software.

## ğŸ“Œ Project Overview

The processor supports the following instructions:

- `SUBI` â€“ Subtracts an immediate value from a register.
- `ORI` â€“ Performs a bitwise OR operation with a register and an immediate.
- `STR` â€“ Stores the content of a register into memory.
- `BNE` â€“ Branches to a new instruction if two registers are not equal.

The processor follows a classic 5-stage architecture:
1. Fetch  
2. Decode  
3. Execute  
4. Memory  
5. Write Back  

## âš™ï¸ Architectural Components

- **Program Counter (PC):** Holds the address of the current instruction.
- **Instruction Memory:** Stores the instruction set.
- **Instruction Decoder:** Splits instructions into opcode, registers, and immediate fields.
- **Register File:** Contains 8 general-purpose 16-bit registers.
- **ALU:** Performs operations like SUBI and ORI.
- **Data Memory:** Stores data using the STR instruction.
- **Control Unit:** Generates control signals such as ALUOp, RegWrite, MemWrite, Branch.
- **MUXes:** Used to select between register or immediate values for ALU and branching.

## ğŸ§  Instruction Formats

### Arithmetic/Logic Instructions
```

Opcode (5) | Rd (3) | Rs (3) | Immediate (5)

```
**SUBI Rd, Rs, #imm**  
**ORI  Rd, Rs, #imm**

### Memory Instruction
```

Opcode (5) | Rt (3) | Ra (3) | Offset (5)

```
**STR Rt, [Ra, #offset]**

### Branch Instruction
```

Opcode (5) | Rs (3) | Rt (3) | Label (5)

```
**BNE Rs, Rt, #label**

## ğŸ§ª Testing and Simulation

- Registers were manually initialized.
- Instructions were executed step-by-step using clock pulses.
- The proper execution of each instruction was verified.
- Branching was based on the zero flag result from the ALU.

## ğŸ“ Project Files

- `bit16.circ` â€“ Logisim circuit file  
- `README.md` â€“ This documentation file  
![Proje Genel HatlarÄ±](https://github.com/user-attachments/assets/6bbffc21-9163-492f-861f-42278a2293a0)


---


# 16-Bit Ä°ÅŸlemci Veri Yolu TasarÄ±mÄ± (Logisim Projesi)

Bu proje, **Bilgisayar Organizasyonu ve Mimarisi** dersi kapsamÄ±nda gerÃ§ekleÅŸtirilmiÅŸtir. Klasik Logisim yazÄ±lÄ±mÄ± kullanÄ±larak temel komutlarÄ± Ã§alÄ±ÅŸtÄ±rabilen, 16-bit geniÅŸliÄŸinde bir iÅŸlemci mimarisi tasarlanmÄ±ÅŸtÄ±r.

## ğŸ“Œ Proje Ã–zeti

Projede desteklenen komutlar ÅŸunlardÄ±r:

- `SUBI` â€“ Register ile immediate deÄŸeri Ã§Ä±kartÄ±r.
- `ORI` â€“ Register ile immediate deÄŸeri bit dÃ¼zeyinde VEYA (OR) iÅŸlemi yapar.
- `STR` â€“ Register'daki veriyi belleÄŸe yazar.
- `BNE` â€“ Ä°ki register eÅŸit deÄŸilse dallanma yapar.

Ä°ÅŸlemci mimarisi klasik 5 aÅŸamalÄ± yapÄ±dadÄ±r:
1. Fetch
2. Decode
3. Execute
4. Memory
5. Write Back

## âš™ï¸ Mimari BileÅŸenler

- **Program Counter (PC):** Komut adresini tutar.
- **Instruction Memory:** KomutlarÄ± barÄ±ndÄ±rÄ±r.
- **Instruction Decoder:** Komutu opcode ve alanlara ayÄ±rÄ±r.
- **Register File:** 8 adet 16-bit yazmaÃ§ iÃ§erir.
- **ALU:** SUBI, ORI iÅŸlemlerini gerÃ§ekleÅŸtirir.
- **Data Memory:** STR komutu ile veriyi yazar.
- **Control Unit:** Komutlara gÃ¶re kontrol sinyalleri Ã¼retir.
- **MUX'lar:** ALU ve dallanma kaynaklarÄ±nÄ± seÃ§mekte kullanÄ±lÄ±r.

## ğŸ§  Komut FormatlarÄ±

### Aritmetik/MantÄ±ksal Komutlar
```

Opcode (5) | Rd (3) | Rs (3) | Immediate (5)

```
**SUBI Rd, Rs, #imm**  
**ORI  Rd, Rs, #imm**

### Bellek Komutu
```

Opcode (5) | Rt (3) | Ra (3) | Offset (5)

```
**STR Rt, [Ra, #offset]**

### Dallanma Komutu
```

Opcode (5) | Rs (3) | Rt (3) | Label (5)

```
**BNE Rs, Rt, #label**

## ğŸ§ª Test ve SimÃ¼lasyon

- YazmaÃ§lara baÅŸlangÄ±Ã§ deÄŸerleri elle yÃ¼klendi.
- Clock darbesi ile komutlar adÄ±m adÄ±m Ã§alÄ±ÅŸtÄ±rÄ±ldÄ±.
- KomutlarÄ±n doÄŸru ÅŸekilde yÃ¼rÃ¼tÃ¼ldÃ¼ÄŸÃ¼ gÃ¶zlemlendi.
- Dallanma kontrolleri sÄ±fÄ±r bayraÄŸÄ±na gÃ¶re Ã§alÄ±ÅŸtÄ±rÄ±ldÄ±.

## ğŸ“ Proje DosyalarÄ±

- `bit16.circ` â€“ Logisim devre dosyasÄ±
- `README.md` â€“ Bu tanÄ±tÄ±m dosyasÄ±
![Proje Genel HatlarÄ±](https://github.com/user-attachments/assets/6bbffc21-9163-492f-861f-42278a2293a0)
