// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingFCLayer_Batch_3_Matrix_Vector_Activate_Stream_Batch_1152u_128u_32u_8u_Recast_XnorMul_Slice_ap_uint_1_1u_Identity_ap_uint_1_ap_uint_32_ap_uint_8_ThresholdsActivation_16u_8u_1u_ap_uint_11_ap_uint_1_0_less_equal_ap_uint_11_ap_resource_lut_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TDATA,
        in0_V_TVALID,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID,
        out_V_TREADY,
        weights_V_TDATA,
        weights_V_TVALID,
        weights_V_TREADY
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state4 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] in0_V_TDATA;
input   in0_V_TVALID;
output   in0_V_TREADY;
output  [7:0] out_V_TDATA;
output   out_V_TVALID;
input   out_V_TREADY;
input  [255:0] weights_V_TDATA;
input   weights_V_TVALID;
output   weights_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in0_V_TREADY;
reg out_V_TVALID;
reg weights_V_TREADY;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] threshs_m_thresholds_V_0_0_address0;
reg    threshs_m_thresholds_V_0_0_ce0;
wire   [9:0] threshs_m_thresholds_V_0_0_q0;
wire   [3:0] threshs_m_thresholds_V_1_0_address0;
reg    threshs_m_thresholds_V_1_0_ce0;
wire   [9:0] threshs_m_thresholds_V_1_0_q0;
wire   [3:0] threshs_m_thresholds_V_2_0_address0;
reg    threshs_m_thresholds_V_2_0_ce0;
wire   [9:0] threshs_m_thresholds_V_2_0_q0;
wire   [3:0] threshs_m_thresholds_V_3_0_address0;
reg    threshs_m_thresholds_V_3_0_ce0;
wire   [10:0] threshs_m_thresholds_V_3_0_q0;
wire   [3:0] threshs_m_thresholds_V_4_0_address0;
reg    threshs_m_thresholds_V_4_0_ce0;
wire   [9:0] threshs_m_thresholds_V_4_0_q0;
wire   [3:0] threshs_m_thresholds_V_5_0_address0;
reg    threshs_m_thresholds_V_5_0_ce0;
wire   [9:0] threshs_m_thresholds_V_5_0_q0;
wire   [3:0] threshs_m_thresholds_V_6_0_address0;
reg    threshs_m_thresholds_V_6_0_ce0;
wire   [9:0] threshs_m_thresholds_V_6_0_q0;
wire   [3:0] threshs_m_thresholds_V_7_0_address0;
reg    threshs_m_thresholds_V_7_0_ce0;
wire   [9:0] threshs_m_thresholds_V_7_0_q0;
reg    in0_V_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln248_fu_1097_p2;
wire   [0:0] icmp_ln252_fu_1106_p2;
reg    out_V_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] icmp_ln289_reg_10922;
reg    weights_V_TDATA_blk_n;
reg   [19:0] i_reg_955;
wire   [19:0] i_1_fu_1091_p2;
reg    ap_predicate_op107_read_state2;
reg    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
wire   [5:0] trunc_ln256_fu_1306_p1;
wire   [10:0] accu_V_0_0_fu_2897_p2;
reg   [10:0] accu_V_0_0_reg_10882;
wire   [10:0] accu_V_0_1_fu_3961_p2;
reg   [10:0] accu_V_0_1_reg_10887;
wire   [10:0] accu_V_0_2_fu_5025_p2;
reg   [10:0] accu_V_0_2_reg_10892;
wire   [10:0] accu_V_0_3_fu_6089_p2;
reg   [10:0] accu_V_0_3_reg_10897;
wire   [10:0] accu_V_0_4_fu_7153_p2;
reg   [10:0] accu_V_0_4_reg_10902;
wire   [10:0] accu_V_0_5_fu_8217_p2;
reg   [10:0] accu_V_0_5_reg_10907;
wire   [10:0] accu_V_0_6_fu_9281_p2;
reg   [10:0] accu_V_0_6_reg_10912;
wire   [10:0] accu_V_0_7_fu_10345_p2;
reg   [10:0] accu_V_0_7_reg_10917;
wire   [0:0] icmp_ln289_fu_10357_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg   [31:0] ap_phi_mux_inElem_phi_fu_969_p74;
wire   [31:0] ap_phi_reg_pp0_iter0_inElem_reg_966;
wire   [31:0] tmp_2_fu_1227_p38;
wire   [63:0] idxprom2_i_fu_10411_p1;
reg   [10:0] accu_V_0_0_1_fu_648;
reg   [10:0] accu_V_0_1_1_fu_652;
reg   [10:0] accu_V_0_2_1_fu_656;
reg   [10:0] accu_V_0_3_1_fu_660;
reg   [10:0] accu_V_0_4_1_fu_664;
reg   [10:0] accu_V_0_5_1_fu_668;
reg   [10:0] accu_V_0_6_1_fu_672;
reg   [10:0] accu_V_0_7_1_fu_676;
reg   [31:0] sf_fu_680;
wire   [31:0] sf_1_fu_10351_p2;
reg   [31:0] inputBuf_V_35_fu_684;
reg   [31:0] inputBuf_V_35_1_fu_688;
reg   [31:0] inputBuf_V_35_2_fu_692;
reg   [31:0] inputBuf_V_35_3_fu_696;
reg   [31:0] inputBuf_V_35_4_fu_700;
reg   [31:0] inputBuf_V_35_5_fu_704;
reg   [31:0] inputBuf_V_35_6_fu_708;
reg   [31:0] inputBuf_V_35_7_fu_712;
reg   [31:0] inputBuf_V_35_8_fu_716;
reg   [31:0] inputBuf_V_35_9_fu_720;
reg   [31:0] inputBuf_V_35_10_fu_724;
reg   [31:0] inputBuf_V_35_11_fu_728;
reg   [31:0] inputBuf_V_35_12_fu_732;
reg   [31:0] inputBuf_V_35_13_fu_736;
reg   [31:0] inputBuf_V_35_14_fu_740;
reg   [31:0] inputBuf_V_35_15_fu_744;
reg   [31:0] inputBuf_V_35_16_fu_748;
reg   [31:0] inputBuf_V_35_17_fu_752;
reg   [31:0] inputBuf_V_35_18_fu_756;
reg   [31:0] inputBuf_V_35_19_fu_760;
reg   [31:0] inputBuf_V_35_20_fu_764;
reg   [31:0] inputBuf_V_35_21_fu_768;
reg   [31:0] inputBuf_V_35_22_fu_772;
reg   [31:0] inputBuf_V_35_23_fu_776;
reg   [31:0] inputBuf_V_35_24_fu_780;
reg   [31:0] inputBuf_V_35_25_fu_784;
reg   [31:0] inputBuf_V_35_26_fu_788;
reg   [31:0] inputBuf_V_35_27_fu_792;
reg   [31:0] inputBuf_V_35_28_fu_796;
reg   [31:0] inputBuf_V_35_29_fu_800;
reg   [31:0] inputBuf_V_35_30_fu_804;
reg   [31:0] inputBuf_V_35_31_fu_808;
reg   [31:0] inputBuf_V_35_32_fu_812;
reg   [31:0] inputBuf_V_35_33_fu_816;
reg   [31:0] inputBuf_V_35_34_fu_820;
reg   [31:0] inputBuf_V_35_35_fu_824;
reg   [31:0] nf_2_fu_828;
wire   [31:0] select_ln301_fu_10435_p3;
reg    ap_block_pp0_stage0_01001;
wire   [5:0] tmp_2_fu_1227_p37;
wire   [0:0] icmp_ln271_fu_1517_p2;
wire   [0:0] p_Result_1_fu_1839_p3;
wire   [0:0] trunc_ln674_fu_1587_p1;
wire   [0:0] xor_ln870_fu_1847_p2;
wire   [0:0] xor_ln870_1_fu_1853_p2;
wire   [0:0] p_Result_0_1_fu_1863_p3;
wire   [0:0] tmp_fu_1591_p3;
wire   [0:0] xor_ln870_2_fu_1871_p2;
wire   [0:0] xor_ln870_3_fu_1877_p2;
wire   [0:0] p_Result_0_2_fu_1887_p3;
wire   [0:0] tmp_1_fu_1599_p3;
wire   [0:0] xor_ln870_4_fu_1895_p2;
wire   [0:0] xor_ln870_5_fu_1901_p2;
wire   [0:0] p_Result_0_3_fu_1911_p3;
wire   [0:0] tmp_3_fu_1607_p3;
wire   [0:0] xor_ln870_6_fu_1919_p2;
wire   [0:0] xor_ln870_7_fu_1925_p2;
wire   [0:0] p_Result_0_4_fu_1935_p3;
wire   [0:0] tmp_4_fu_1615_p3;
wire   [0:0] xor_ln870_8_fu_1943_p2;
wire   [0:0] xor_ln870_9_fu_1949_p2;
wire   [0:0] p_Result_0_5_fu_1959_p3;
wire   [0:0] tmp_5_fu_1623_p3;
wire   [0:0] xor_ln870_10_fu_1967_p2;
wire   [0:0] xor_ln870_11_fu_1973_p2;
wire   [0:0] p_Result_0_6_fu_1983_p3;
wire   [0:0] tmp_6_fu_1631_p3;
wire   [0:0] xor_ln870_12_fu_1991_p2;
wire   [0:0] xor_ln870_13_fu_1997_p2;
wire   [0:0] p_Result_0_7_fu_2007_p3;
wire   [0:0] tmp_7_fu_1639_p3;
wire   [0:0] xor_ln870_14_fu_2015_p2;
wire   [0:0] xor_ln870_15_fu_2021_p2;
wire   [0:0] p_Result_0_8_fu_2031_p3;
wire   [0:0] tmp_8_fu_1647_p3;
wire   [0:0] xor_ln870_16_fu_2039_p2;
wire   [0:0] xor_ln870_17_fu_2045_p2;
wire   [0:0] p_Result_0_9_fu_2055_p3;
wire   [0:0] tmp_9_fu_1655_p3;
wire   [0:0] xor_ln870_18_fu_2063_p2;
wire   [0:0] xor_ln870_19_fu_2069_p2;
wire   [0:0] p_Result_0_s_fu_2079_p3;
wire   [0:0] tmp_10_fu_1663_p3;
wire   [0:0] xor_ln870_20_fu_2087_p2;
wire   [0:0] xor_ln870_21_fu_2093_p2;
wire   [0:0] p_Result_0_10_fu_2103_p3;
wire   [0:0] tmp_11_fu_1671_p3;
wire   [0:0] xor_ln870_22_fu_2111_p2;
wire   [0:0] xor_ln870_23_fu_2117_p2;
wire   [0:0] p_Result_0_11_fu_2127_p3;
wire   [0:0] tmp_12_fu_1679_p3;
wire   [0:0] xor_ln870_24_fu_2135_p2;
wire   [0:0] xor_ln870_25_fu_2141_p2;
wire   [0:0] p_Result_0_12_fu_2151_p3;
wire   [0:0] tmp_13_fu_1687_p3;
wire   [0:0] xor_ln870_26_fu_2159_p2;
wire   [0:0] xor_ln870_27_fu_2165_p2;
wire   [0:0] p_Result_0_13_fu_2175_p3;
wire   [0:0] tmp_14_fu_1695_p3;
wire   [0:0] xor_ln870_28_fu_2183_p2;
wire   [0:0] xor_ln870_29_fu_2189_p2;
wire   [0:0] p_Result_0_14_fu_2199_p3;
wire   [0:0] tmp_15_fu_1703_p3;
wire   [0:0] xor_ln870_30_fu_2207_p2;
wire   [0:0] xor_ln870_31_fu_2213_p2;
wire   [0:0] p_Result_0_15_fu_2223_p3;
wire   [0:0] tmp_16_fu_1711_p3;
wire   [0:0] xor_ln870_32_fu_2231_p2;
wire   [0:0] xor_ln870_33_fu_2237_p2;
wire   [0:0] p_Result_0_16_fu_2247_p3;
wire   [0:0] tmp_17_fu_1719_p3;
wire   [0:0] xor_ln870_34_fu_2255_p2;
wire   [0:0] xor_ln870_35_fu_2261_p2;
wire   [0:0] p_Result_0_17_fu_2271_p3;
wire   [0:0] tmp_18_fu_1727_p3;
wire   [0:0] xor_ln870_36_fu_2279_p2;
wire   [0:0] xor_ln870_37_fu_2285_p2;
wire   [0:0] p_Result_0_18_fu_2295_p3;
wire   [0:0] tmp_19_fu_1735_p3;
wire   [0:0] xor_ln870_38_fu_2303_p2;
wire   [0:0] xor_ln870_39_fu_2309_p2;
wire   [0:0] p_Result_0_19_fu_2319_p3;
wire   [0:0] tmp_20_fu_1743_p3;
wire   [0:0] xor_ln870_40_fu_2327_p2;
wire   [0:0] xor_ln870_41_fu_2333_p2;
wire   [0:0] p_Result_0_20_fu_2343_p3;
wire   [0:0] tmp_21_fu_1751_p3;
wire   [0:0] xor_ln870_42_fu_2351_p2;
wire   [0:0] xor_ln870_43_fu_2357_p2;
wire   [0:0] p_Result_0_21_fu_2367_p3;
wire   [0:0] tmp_22_fu_1759_p3;
wire   [0:0] xor_ln870_44_fu_2375_p2;
wire   [0:0] xor_ln870_45_fu_2381_p2;
wire   [0:0] p_Result_0_22_fu_2391_p3;
wire   [0:0] tmp_23_fu_1767_p3;
wire   [0:0] xor_ln870_46_fu_2399_p2;
wire   [0:0] xor_ln870_47_fu_2405_p2;
wire   [0:0] p_Result_0_23_fu_2415_p3;
wire   [0:0] tmp_24_fu_1775_p3;
wire   [0:0] xor_ln870_48_fu_2423_p2;
wire   [0:0] xor_ln870_49_fu_2429_p2;
wire   [0:0] p_Result_0_24_fu_2439_p3;
wire   [0:0] tmp_25_fu_1783_p3;
wire   [0:0] xor_ln870_50_fu_2447_p2;
wire   [0:0] xor_ln870_51_fu_2453_p2;
wire   [0:0] p_Result_0_25_fu_2463_p3;
wire   [0:0] tmp_26_fu_1791_p3;
wire   [0:0] xor_ln870_52_fu_2471_p2;
wire   [0:0] xor_ln870_53_fu_2477_p2;
wire   [0:0] p_Result_0_26_fu_2487_p3;
wire   [0:0] tmp_27_fu_1799_p3;
wire   [0:0] xor_ln870_54_fu_2495_p2;
wire   [0:0] xor_ln870_55_fu_2501_p2;
wire   [0:0] p_Result_0_27_fu_2511_p3;
wire   [0:0] tmp_28_fu_1807_p3;
wire   [0:0] xor_ln870_56_fu_2519_p2;
wire   [0:0] xor_ln870_57_fu_2525_p2;
wire   [0:0] p_Result_0_28_fu_2535_p3;
wire   [0:0] tmp_29_fu_1815_p3;
wire   [0:0] xor_ln870_58_fu_2543_p2;
wire   [0:0] xor_ln870_59_fu_2549_p2;
wire   [0:0] p_Result_0_29_fu_2559_p3;
wire   [0:0] tmp_30_fu_1823_p3;
wire   [0:0] xor_ln870_60_fu_2567_p2;
wire   [0:0] xor_ln870_61_fu_2573_p2;
wire   [0:0] p_Result_0_30_fu_2583_p3;
wire   [0:0] tmp_31_fu_1831_p3;
wire   [0:0] xor_ln870_62_fu_2591_p2;
wire   [0:0] xor_ln870_63_fu_2597_p2;
wire   [10:0] select_ln271_7_fu_1579_p3;
wire   [10:0] zext_ln691_fu_2555_p1;
wire   [1:0] zext_ln820_29_fu_2579_p1;
wire   [1:0] zext_ln820_28_fu_2531_p1;
wire   [1:0] add_ln691_1_fu_2613_p2;
wire   [10:0] zext_ln691_2_fu_2619_p1;
wire   [10:0] add_ln691_fu_2607_p2;
wire   [1:0] zext_ln820_27_fu_2507_p1;
wire   [1:0] zext_ln820_24_fu_2435_p1;
wire   [1:0] add_ln691_3_fu_2629_p2;
wire   [1:0] zext_ln820_23_fu_2411_p1;
wire   [1:0] zext_ln820_26_fu_2483_p1;
wire   [1:0] add_ln691_4_fu_2639_p2;
wire   [2:0] zext_ln691_4_fu_2645_p1;
wire   [2:0] zext_ln691_3_fu_2635_p1;
wire   [2:0] add_ln691_5_fu_2649_p2;
wire   [10:0] zext_ln691_5_fu_2655_p1;
wire   [10:0] add_ln691_2_fu_2623_p2;
wire   [1:0] zext_ln820_25_fu_2459_p1;
wire   [1:0] zext_ln820_16_fu_2243_p1;
wire   [1:0] add_ln691_7_fu_2665_p2;
wire   [1:0] zext_ln820_15_fu_2219_p1;
wire   [1:0] zext_ln820_18_fu_2291_p1;
wire   [1:0] add_ln691_8_fu_2675_p2;
wire   [2:0] zext_ln691_7_fu_2681_p1;
wire   [2:0] zext_ln691_6_fu_2671_p1;
wire   [2:0] add_ln691_9_fu_2685_p2;
wire   [1:0] zext_ln820_17_fu_2267_p1;
wire   [1:0] zext_ln820_20_fu_2339_p1;
wire   [1:0] add_ln691_10_fu_2695_p2;
wire   [1:0] zext_ln820_19_fu_2315_p1;
wire   [1:0] zext_ln820_22_fu_2387_p1;
wire   [1:0] add_ln691_11_fu_2705_p2;
wire   [2:0] zext_ln691_10_fu_2711_p1;
wire   [2:0] zext_ln691_9_fu_2701_p1;
wire   [2:0] add_ln691_12_fu_2715_p2;
wire   [3:0] zext_ln691_11_fu_2721_p1;
wire   [3:0] zext_ln691_8_fu_2691_p1;
wire   [3:0] add_ln691_13_fu_2725_p2;
wire   [10:0] zext_ln691_12_fu_2731_p1;
wire   [10:0] add_ln691_6_fu_2659_p2;
wire   [1:0] zext_ln820_21_fu_2363_p1;
wire   [1:0] zext_ln820_fu_1859_p1;
wire   [1:0] add_ln691_15_fu_2741_p2;
wire   [1:0] zext_ln820_2_fu_1907_p1;
wire   [1:0] zext_ln820_1_fu_1883_p1;
wire   [1:0] add_ln691_16_fu_2751_p2;
wire   [2:0] zext_ln691_14_fu_2757_p1;
wire   [2:0] zext_ln691_13_fu_2747_p1;
wire   [2:0] add_ln691_17_fu_2761_p2;
wire   [1:0] zext_ln820_4_fu_1955_p1;
wire   [1:0] zext_ln820_3_fu_1931_p1;
wire   [1:0] add_ln691_18_fu_2771_p2;
wire   [1:0] zext_ln820_6_fu_2003_p1;
wire   [1:0] zext_ln820_5_fu_1979_p1;
wire   [1:0] add_ln691_19_fu_2781_p2;
wire   [2:0] zext_ln691_17_fu_2787_p1;
wire   [2:0] zext_ln691_16_fu_2777_p1;
wire   [2:0] add_ln691_20_fu_2791_p2;
wire   [3:0] zext_ln691_18_fu_2797_p1;
wire   [3:0] zext_ln691_15_fu_2767_p1;
wire   [3:0] add_ln691_21_fu_2801_p2;
wire   [1:0] zext_ln820_8_fu_2051_p1;
wire   [1:0] zext_ln820_7_fu_2027_p1;
wire   [1:0] add_ln691_22_fu_2811_p2;
wire   [1:0] zext_ln820_10_fu_2099_p1;
wire   [1:0] zext_ln820_9_fu_2075_p1;
wire   [1:0] add_ln691_23_fu_2821_p2;
wire   [2:0] zext_ln691_21_fu_2827_p1;
wire   [2:0] zext_ln691_20_fu_2817_p1;
wire   [2:0] add_ln691_24_fu_2831_p2;
wire   [1:0] zext_ln820_12_fu_2147_p1;
wire   [1:0] zext_ln820_11_fu_2123_p1;
wire   [1:0] add_ln691_25_fu_2841_p2;
wire   [1:0] zext_ln820_13_fu_2171_p1;
wire   [1:0] zext_ln691_1_fu_2603_p1;
wire   [1:0] add_ln691_26_fu_2851_p2;
wire   [1:0] zext_ln820_14_fu_2195_p1;
wire   [1:0] add_ln691_27_fu_2857_p2;
wire   [2:0] zext_ln691_24_fu_2863_p1;
wire   [2:0] zext_ln691_23_fu_2847_p1;
wire   [2:0] add_ln691_28_fu_2867_p2;
wire   [3:0] zext_ln691_25_fu_2873_p1;
wire   [3:0] zext_ln691_22_fu_2837_p1;
wire   [3:0] add_ln691_29_fu_2877_p2;
wire   [4:0] zext_ln691_26_fu_2883_p1;
wire   [4:0] zext_ln691_19_fu_2807_p1;
wire   [4:0] add_ln691_30_fu_2887_p2;
wire   [10:0] zext_ln691_27_fu_2893_p1;
wire   [10:0] add_ln691_14_fu_2735_p2;
wire   [0:0] tmp_32_fu_2903_p3;
wire   [0:0] xor_ln870_64_fu_3159_p2;
wire   [0:0] xor_ln870_65_fu_3165_p2;
wire   [0:0] tmp_33_fu_2911_p3;
wire   [0:0] xor_ln870_66_fu_3175_p2;
wire   [0:0] xor_ln870_67_fu_3181_p2;
wire   [0:0] tmp_34_fu_2919_p3;
wire   [0:0] xor_ln870_68_fu_3191_p2;
wire   [0:0] xor_ln870_69_fu_3197_p2;
wire   [0:0] tmp_35_fu_2927_p3;
wire   [0:0] xor_ln870_70_fu_3207_p2;
wire   [0:0] xor_ln870_71_fu_3213_p2;
wire   [0:0] tmp_36_fu_2935_p3;
wire   [0:0] xor_ln870_72_fu_3223_p2;
wire   [0:0] xor_ln870_73_fu_3229_p2;
wire   [0:0] tmp_37_fu_2943_p3;
wire   [0:0] xor_ln870_74_fu_3239_p2;
wire   [0:0] xor_ln870_75_fu_3245_p2;
wire   [0:0] tmp_38_fu_2951_p3;
wire   [0:0] xor_ln870_76_fu_3255_p2;
wire   [0:0] xor_ln870_77_fu_3261_p2;
wire   [0:0] tmp_39_fu_2959_p3;
wire   [0:0] xor_ln870_78_fu_3271_p2;
wire   [0:0] xor_ln870_79_fu_3277_p2;
wire   [0:0] tmp_40_fu_2967_p3;
wire   [0:0] xor_ln870_80_fu_3287_p2;
wire   [0:0] xor_ln870_81_fu_3293_p2;
wire   [0:0] tmp_41_fu_2975_p3;
wire   [0:0] xor_ln870_82_fu_3303_p2;
wire   [0:0] xor_ln870_83_fu_3309_p2;
wire   [0:0] tmp_42_fu_2983_p3;
wire   [0:0] xor_ln870_84_fu_3319_p2;
wire   [0:0] xor_ln870_85_fu_3325_p2;
wire   [0:0] tmp_43_fu_2991_p3;
wire   [0:0] xor_ln870_86_fu_3335_p2;
wire   [0:0] xor_ln870_87_fu_3341_p2;
wire   [0:0] tmp_44_fu_2999_p3;
wire   [0:0] xor_ln870_88_fu_3351_p2;
wire   [0:0] xor_ln870_89_fu_3357_p2;
wire   [0:0] tmp_45_fu_3007_p3;
wire   [0:0] xor_ln870_90_fu_3367_p2;
wire   [0:0] xor_ln870_91_fu_3373_p2;
wire   [0:0] tmp_46_fu_3015_p3;
wire   [0:0] xor_ln870_92_fu_3383_p2;
wire   [0:0] xor_ln870_93_fu_3389_p2;
wire   [0:0] tmp_47_fu_3023_p3;
wire   [0:0] xor_ln870_94_fu_3399_p2;
wire   [0:0] xor_ln870_95_fu_3405_p2;
wire   [0:0] tmp_48_fu_3031_p3;
wire   [0:0] xor_ln870_96_fu_3415_p2;
wire   [0:0] xor_ln870_97_fu_3421_p2;
wire   [0:0] tmp_49_fu_3039_p3;
wire   [0:0] xor_ln870_98_fu_3431_p2;
wire   [0:0] xor_ln870_99_fu_3437_p2;
wire   [0:0] tmp_50_fu_3047_p3;
wire   [0:0] xor_ln870_100_fu_3447_p2;
wire   [0:0] xor_ln870_101_fu_3453_p2;
wire   [0:0] tmp_51_fu_3055_p3;
wire   [0:0] xor_ln870_102_fu_3463_p2;
wire   [0:0] xor_ln870_103_fu_3469_p2;
wire   [0:0] tmp_52_fu_3063_p3;
wire   [0:0] xor_ln870_104_fu_3479_p2;
wire   [0:0] xor_ln870_105_fu_3485_p2;
wire   [0:0] tmp_53_fu_3071_p3;
wire   [0:0] xor_ln870_106_fu_3495_p2;
wire   [0:0] xor_ln870_107_fu_3501_p2;
wire   [0:0] tmp_54_fu_3079_p3;
wire   [0:0] xor_ln870_108_fu_3511_p2;
wire   [0:0] xor_ln870_109_fu_3517_p2;
wire   [0:0] tmp_55_fu_3087_p3;
wire   [0:0] xor_ln870_110_fu_3527_p2;
wire   [0:0] xor_ln870_111_fu_3533_p2;
wire   [0:0] tmp_56_fu_3095_p3;
wire   [0:0] xor_ln870_112_fu_3543_p2;
wire   [0:0] xor_ln870_113_fu_3549_p2;
wire   [0:0] tmp_57_fu_3103_p3;
wire   [0:0] xor_ln870_114_fu_3559_p2;
wire   [0:0] xor_ln870_115_fu_3565_p2;
wire   [0:0] tmp_58_fu_3111_p3;
wire   [0:0] xor_ln870_116_fu_3575_p2;
wire   [0:0] xor_ln870_117_fu_3581_p2;
wire   [0:0] tmp_59_fu_3119_p3;
wire   [0:0] xor_ln870_118_fu_3591_p2;
wire   [0:0] xor_ln870_119_fu_3597_p2;
wire   [0:0] tmp_60_fu_3127_p3;
wire   [0:0] xor_ln870_120_fu_3607_p2;
wire   [0:0] xor_ln870_121_fu_3613_p2;
wire   [0:0] tmp_61_fu_3135_p3;
wire   [0:0] xor_ln870_122_fu_3623_p2;
wire   [0:0] xor_ln870_123_fu_3629_p2;
wire   [0:0] tmp_62_fu_3143_p3;
wire   [0:0] xor_ln870_124_fu_3639_p2;
wire   [0:0] xor_ln870_125_fu_3645_p2;
wire   [0:0] tmp_63_fu_3151_p3;
wire   [0:0] xor_ln870_126_fu_3655_p2;
wire   [0:0] xor_ln870_127_fu_3661_p2;
wire   [10:0] select_ln271_6_fu_1571_p3;
wire   [10:0] zext_ln691_28_fu_3635_p1;
wire   [1:0] zext_ln870_29_fu_3651_p1;
wire   [1:0] zext_ln870_28_fu_3619_p1;
wire   [1:0] add_ln691_33_fu_3677_p2;
wire   [10:0] zext_ln691_30_fu_3683_p1;
wire   [10:0] add_ln691_32_fu_3671_p2;
wire   [1:0] zext_ln870_27_fu_3603_p1;
wire   [1:0] zext_ln870_24_fu_3555_p1;
wire   [1:0] add_ln691_35_fu_3693_p2;
wire   [1:0] zext_ln870_23_fu_3539_p1;
wire   [1:0] zext_ln870_26_fu_3587_p1;
wire   [1:0] add_ln691_36_fu_3703_p2;
wire   [2:0] zext_ln691_32_fu_3709_p1;
wire   [2:0] zext_ln691_31_fu_3699_p1;
wire   [2:0] add_ln691_37_fu_3713_p2;
wire   [10:0] zext_ln691_33_fu_3719_p1;
wire   [10:0] add_ln691_34_fu_3687_p2;
wire   [1:0] zext_ln870_25_fu_3571_p1;
wire   [1:0] zext_ln870_16_fu_3427_p1;
wire   [1:0] add_ln691_39_fu_3729_p2;
wire   [1:0] zext_ln870_15_fu_3411_p1;
wire   [1:0] zext_ln870_18_fu_3459_p1;
wire   [1:0] add_ln691_40_fu_3739_p2;
wire   [2:0] zext_ln691_35_fu_3745_p1;
wire   [2:0] zext_ln691_34_fu_3735_p1;
wire   [2:0] add_ln691_41_fu_3749_p2;
wire   [1:0] zext_ln870_17_fu_3443_p1;
wire   [1:0] zext_ln870_20_fu_3491_p1;
wire   [1:0] add_ln691_42_fu_3759_p2;
wire   [1:0] zext_ln870_19_fu_3475_p1;
wire   [1:0] zext_ln870_22_fu_3523_p1;
wire   [1:0] add_ln691_43_fu_3769_p2;
wire   [2:0] zext_ln691_38_fu_3775_p1;
wire   [2:0] zext_ln691_37_fu_3765_p1;
wire   [2:0] add_ln691_44_fu_3779_p2;
wire   [3:0] zext_ln691_39_fu_3785_p1;
wire   [3:0] zext_ln691_36_fu_3755_p1;
wire   [3:0] add_ln691_45_fu_3789_p2;
wire   [10:0] zext_ln691_40_fu_3795_p1;
wire   [10:0] add_ln691_38_fu_3723_p2;
wire   [1:0] zext_ln870_21_fu_3507_p1;
wire   [1:0] zext_ln870_fu_3171_p1;
wire   [1:0] add_ln691_47_fu_3805_p2;
wire   [1:0] zext_ln870_2_fu_3203_p1;
wire   [1:0] zext_ln870_1_fu_3187_p1;
wire   [1:0] add_ln691_48_fu_3815_p2;
wire   [2:0] zext_ln691_42_fu_3821_p1;
wire   [2:0] zext_ln691_41_fu_3811_p1;
wire   [2:0] add_ln691_49_fu_3825_p2;
wire   [1:0] zext_ln870_4_fu_3235_p1;
wire   [1:0] zext_ln870_3_fu_3219_p1;
wire   [1:0] add_ln691_50_fu_3835_p2;
wire   [1:0] zext_ln870_6_fu_3267_p1;
wire   [1:0] zext_ln870_5_fu_3251_p1;
wire   [1:0] add_ln691_51_fu_3845_p2;
wire   [2:0] zext_ln691_45_fu_3851_p1;
wire   [2:0] zext_ln691_44_fu_3841_p1;
wire   [2:0] add_ln691_52_fu_3855_p2;
wire   [3:0] zext_ln691_46_fu_3861_p1;
wire   [3:0] zext_ln691_43_fu_3831_p1;
wire   [3:0] add_ln691_53_fu_3865_p2;
wire   [1:0] zext_ln870_8_fu_3299_p1;
wire   [1:0] zext_ln870_7_fu_3283_p1;
wire   [1:0] add_ln691_54_fu_3875_p2;
wire   [1:0] zext_ln870_10_fu_3331_p1;
wire   [1:0] zext_ln870_9_fu_3315_p1;
wire   [1:0] add_ln691_55_fu_3885_p2;
wire   [2:0] zext_ln691_49_fu_3891_p1;
wire   [2:0] zext_ln691_48_fu_3881_p1;
wire   [2:0] add_ln691_56_fu_3895_p2;
wire   [1:0] zext_ln870_12_fu_3363_p1;
wire   [1:0] zext_ln870_11_fu_3347_p1;
wire   [1:0] add_ln691_57_fu_3905_p2;
wire   [1:0] zext_ln870_13_fu_3379_p1;
wire   [1:0] zext_ln691_29_fu_3667_p1;
wire   [1:0] add_ln691_58_fu_3915_p2;
wire   [1:0] zext_ln870_14_fu_3395_p1;
wire   [1:0] add_ln691_59_fu_3921_p2;
wire   [2:0] zext_ln691_52_fu_3927_p1;
wire   [2:0] zext_ln691_51_fu_3911_p1;
wire   [2:0] add_ln691_60_fu_3931_p2;
wire   [3:0] zext_ln691_53_fu_3937_p1;
wire   [3:0] zext_ln691_50_fu_3901_p1;
wire   [3:0] add_ln691_61_fu_3941_p2;
wire   [4:0] zext_ln691_54_fu_3947_p1;
wire   [4:0] zext_ln691_47_fu_3871_p1;
wire   [4:0] add_ln691_62_fu_3951_p2;
wire   [10:0] zext_ln691_55_fu_3957_p1;
wire   [10:0] add_ln691_46_fu_3799_p2;
wire   [0:0] tmp_64_fu_3967_p3;
wire   [0:0] xor_ln870_128_fu_4223_p2;
wire   [0:0] xor_ln870_129_fu_4229_p2;
wire   [0:0] tmp_65_fu_3975_p3;
wire   [0:0] xor_ln870_130_fu_4239_p2;
wire   [0:0] xor_ln870_131_fu_4245_p2;
wire   [0:0] tmp_66_fu_3983_p3;
wire   [0:0] xor_ln870_132_fu_4255_p2;
wire   [0:0] xor_ln870_133_fu_4261_p2;
wire   [0:0] tmp_67_fu_3991_p3;
wire   [0:0] xor_ln870_134_fu_4271_p2;
wire   [0:0] xor_ln870_135_fu_4277_p2;
wire   [0:0] tmp_68_fu_3999_p3;
wire   [0:0] xor_ln870_136_fu_4287_p2;
wire   [0:0] xor_ln870_137_fu_4293_p2;
wire   [0:0] tmp_69_fu_4007_p3;
wire   [0:0] xor_ln870_138_fu_4303_p2;
wire   [0:0] xor_ln870_139_fu_4309_p2;
wire   [0:0] tmp_70_fu_4015_p3;
wire   [0:0] xor_ln870_140_fu_4319_p2;
wire   [0:0] xor_ln870_141_fu_4325_p2;
wire   [0:0] tmp_71_fu_4023_p3;
wire   [0:0] xor_ln870_142_fu_4335_p2;
wire   [0:0] xor_ln870_143_fu_4341_p2;
wire   [0:0] tmp_72_fu_4031_p3;
wire   [0:0] xor_ln870_144_fu_4351_p2;
wire   [0:0] xor_ln870_145_fu_4357_p2;
wire   [0:0] tmp_73_fu_4039_p3;
wire   [0:0] xor_ln870_146_fu_4367_p2;
wire   [0:0] xor_ln870_147_fu_4373_p2;
wire   [0:0] tmp_74_fu_4047_p3;
wire   [0:0] xor_ln870_148_fu_4383_p2;
wire   [0:0] xor_ln870_149_fu_4389_p2;
wire   [0:0] tmp_75_fu_4055_p3;
wire   [0:0] xor_ln870_150_fu_4399_p2;
wire   [0:0] xor_ln870_151_fu_4405_p2;
wire   [0:0] tmp_76_fu_4063_p3;
wire   [0:0] xor_ln870_152_fu_4415_p2;
wire   [0:0] xor_ln870_153_fu_4421_p2;
wire   [0:0] tmp_77_fu_4071_p3;
wire   [0:0] xor_ln870_154_fu_4431_p2;
wire   [0:0] xor_ln870_155_fu_4437_p2;
wire   [0:0] tmp_78_fu_4079_p3;
wire   [0:0] xor_ln870_156_fu_4447_p2;
wire   [0:0] xor_ln870_157_fu_4453_p2;
wire   [0:0] tmp_79_fu_4087_p3;
wire   [0:0] xor_ln870_158_fu_4463_p2;
wire   [0:0] xor_ln870_159_fu_4469_p2;
wire   [0:0] tmp_80_fu_4095_p3;
wire   [0:0] xor_ln870_160_fu_4479_p2;
wire   [0:0] xor_ln870_161_fu_4485_p2;
wire   [0:0] tmp_81_fu_4103_p3;
wire   [0:0] xor_ln870_162_fu_4495_p2;
wire   [0:0] xor_ln870_163_fu_4501_p2;
wire   [0:0] tmp_82_fu_4111_p3;
wire   [0:0] xor_ln870_164_fu_4511_p2;
wire   [0:0] xor_ln870_165_fu_4517_p2;
wire   [0:0] tmp_83_fu_4119_p3;
wire   [0:0] xor_ln870_166_fu_4527_p2;
wire   [0:0] xor_ln870_167_fu_4533_p2;
wire   [0:0] tmp_84_fu_4127_p3;
wire   [0:0] xor_ln870_168_fu_4543_p2;
wire   [0:0] xor_ln870_169_fu_4549_p2;
wire   [0:0] tmp_85_fu_4135_p3;
wire   [0:0] xor_ln870_170_fu_4559_p2;
wire   [0:0] xor_ln870_171_fu_4565_p2;
wire   [0:0] tmp_86_fu_4143_p3;
wire   [0:0] xor_ln870_172_fu_4575_p2;
wire   [0:0] xor_ln870_173_fu_4581_p2;
wire   [0:0] tmp_87_fu_4151_p3;
wire   [0:0] xor_ln870_174_fu_4591_p2;
wire   [0:0] xor_ln870_175_fu_4597_p2;
wire   [0:0] tmp_88_fu_4159_p3;
wire   [0:0] xor_ln870_176_fu_4607_p2;
wire   [0:0] xor_ln870_177_fu_4613_p2;
wire   [0:0] tmp_89_fu_4167_p3;
wire   [0:0] xor_ln870_178_fu_4623_p2;
wire   [0:0] xor_ln870_179_fu_4629_p2;
wire   [0:0] tmp_90_fu_4175_p3;
wire   [0:0] xor_ln870_180_fu_4639_p2;
wire   [0:0] xor_ln870_181_fu_4645_p2;
wire   [0:0] tmp_91_fu_4183_p3;
wire   [0:0] xor_ln870_182_fu_4655_p2;
wire   [0:0] xor_ln870_183_fu_4661_p2;
wire   [0:0] tmp_92_fu_4191_p3;
wire   [0:0] xor_ln870_184_fu_4671_p2;
wire   [0:0] xor_ln870_185_fu_4677_p2;
wire   [0:0] tmp_93_fu_4199_p3;
wire   [0:0] xor_ln870_186_fu_4687_p2;
wire   [0:0] xor_ln870_187_fu_4693_p2;
wire   [0:0] tmp_94_fu_4207_p3;
wire   [0:0] xor_ln870_188_fu_4703_p2;
wire   [0:0] xor_ln870_189_fu_4709_p2;
wire   [0:0] tmp_95_fu_4215_p3;
wire   [0:0] xor_ln870_190_fu_4719_p2;
wire   [0:0] xor_ln870_191_fu_4725_p2;
wire   [10:0] select_ln271_5_fu_1563_p3;
wire   [10:0] zext_ln691_56_fu_4699_p1;
wire   [1:0] zext_ln870_59_fu_4715_p1;
wire   [1:0] zext_ln870_58_fu_4683_p1;
wire   [1:0] add_ln691_65_fu_4741_p2;
wire   [10:0] zext_ln691_58_fu_4747_p1;
wire   [10:0] add_ln691_64_fu_4735_p2;
wire   [1:0] zext_ln870_57_fu_4667_p1;
wire   [1:0] zext_ln870_54_fu_4619_p1;
wire   [1:0] add_ln691_67_fu_4757_p2;
wire   [1:0] zext_ln870_53_fu_4603_p1;
wire   [1:0] zext_ln870_56_fu_4651_p1;
wire   [1:0] add_ln691_68_fu_4767_p2;
wire   [2:0] zext_ln691_60_fu_4773_p1;
wire   [2:0] zext_ln691_59_fu_4763_p1;
wire   [2:0] add_ln691_69_fu_4777_p2;
wire   [10:0] zext_ln691_61_fu_4783_p1;
wire   [10:0] add_ln691_66_fu_4751_p2;
wire   [1:0] zext_ln870_55_fu_4635_p1;
wire   [1:0] zext_ln870_46_fu_4491_p1;
wire   [1:0] add_ln691_71_fu_4793_p2;
wire   [1:0] zext_ln870_45_fu_4475_p1;
wire   [1:0] zext_ln870_48_fu_4523_p1;
wire   [1:0] add_ln691_72_fu_4803_p2;
wire   [2:0] zext_ln691_63_fu_4809_p1;
wire   [2:0] zext_ln691_62_fu_4799_p1;
wire   [2:0] add_ln691_73_fu_4813_p2;
wire   [1:0] zext_ln870_47_fu_4507_p1;
wire   [1:0] zext_ln870_50_fu_4555_p1;
wire   [1:0] add_ln691_74_fu_4823_p2;
wire   [1:0] zext_ln870_49_fu_4539_p1;
wire   [1:0] zext_ln870_52_fu_4587_p1;
wire   [1:0] add_ln691_75_fu_4833_p2;
wire   [2:0] zext_ln691_66_fu_4839_p1;
wire   [2:0] zext_ln691_65_fu_4829_p1;
wire   [2:0] add_ln691_76_fu_4843_p2;
wire   [3:0] zext_ln691_67_fu_4849_p1;
wire   [3:0] zext_ln691_64_fu_4819_p1;
wire   [3:0] add_ln691_77_fu_4853_p2;
wire   [10:0] zext_ln691_68_fu_4859_p1;
wire   [10:0] add_ln691_70_fu_4787_p2;
wire   [1:0] zext_ln870_51_fu_4571_p1;
wire   [1:0] zext_ln870_30_fu_4235_p1;
wire   [1:0] add_ln691_79_fu_4869_p2;
wire   [1:0] zext_ln870_32_fu_4267_p1;
wire   [1:0] zext_ln870_31_fu_4251_p1;
wire   [1:0] add_ln691_80_fu_4879_p2;
wire   [2:0] zext_ln691_70_fu_4885_p1;
wire   [2:0] zext_ln691_69_fu_4875_p1;
wire   [2:0] add_ln691_81_fu_4889_p2;
wire   [1:0] zext_ln870_34_fu_4299_p1;
wire   [1:0] zext_ln870_33_fu_4283_p1;
wire   [1:0] add_ln691_82_fu_4899_p2;
wire   [1:0] zext_ln870_36_fu_4331_p1;
wire   [1:0] zext_ln870_35_fu_4315_p1;
wire   [1:0] add_ln691_83_fu_4909_p2;
wire   [2:0] zext_ln691_73_fu_4915_p1;
wire   [2:0] zext_ln691_72_fu_4905_p1;
wire   [2:0] add_ln691_84_fu_4919_p2;
wire   [3:0] zext_ln691_74_fu_4925_p1;
wire   [3:0] zext_ln691_71_fu_4895_p1;
wire   [3:0] add_ln691_85_fu_4929_p2;
wire   [1:0] zext_ln870_38_fu_4363_p1;
wire   [1:0] zext_ln870_37_fu_4347_p1;
wire   [1:0] add_ln691_86_fu_4939_p2;
wire   [1:0] zext_ln870_40_fu_4395_p1;
wire   [1:0] zext_ln870_39_fu_4379_p1;
wire   [1:0] add_ln691_87_fu_4949_p2;
wire   [2:0] zext_ln691_77_fu_4955_p1;
wire   [2:0] zext_ln691_76_fu_4945_p1;
wire   [2:0] add_ln691_88_fu_4959_p2;
wire   [1:0] zext_ln870_42_fu_4427_p1;
wire   [1:0] zext_ln870_41_fu_4411_p1;
wire   [1:0] add_ln691_89_fu_4969_p2;
wire   [1:0] zext_ln870_43_fu_4443_p1;
wire   [1:0] zext_ln691_57_fu_4731_p1;
wire   [1:0] add_ln691_90_fu_4979_p2;
wire   [1:0] zext_ln870_44_fu_4459_p1;
wire   [1:0] add_ln691_91_fu_4985_p2;
wire   [2:0] zext_ln691_80_fu_4991_p1;
wire   [2:0] zext_ln691_79_fu_4975_p1;
wire   [2:0] add_ln691_92_fu_4995_p2;
wire   [3:0] zext_ln691_81_fu_5001_p1;
wire   [3:0] zext_ln691_78_fu_4965_p1;
wire   [3:0] add_ln691_93_fu_5005_p2;
wire   [4:0] zext_ln691_82_fu_5011_p1;
wire   [4:0] zext_ln691_75_fu_4935_p1;
wire   [4:0] add_ln691_94_fu_5015_p2;
wire   [10:0] zext_ln691_83_fu_5021_p1;
wire   [10:0] add_ln691_78_fu_4863_p2;
wire   [0:0] tmp_96_fu_5031_p3;
wire   [0:0] xor_ln870_192_fu_5287_p2;
wire   [0:0] xor_ln870_193_fu_5293_p2;
wire   [0:0] tmp_97_fu_5039_p3;
wire   [0:0] xor_ln870_194_fu_5303_p2;
wire   [0:0] xor_ln870_195_fu_5309_p2;
wire   [0:0] tmp_98_fu_5047_p3;
wire   [0:0] xor_ln870_196_fu_5319_p2;
wire   [0:0] xor_ln870_197_fu_5325_p2;
wire   [0:0] tmp_99_fu_5055_p3;
wire   [0:0] xor_ln870_198_fu_5335_p2;
wire   [0:0] xor_ln870_199_fu_5341_p2;
wire   [0:0] tmp_100_fu_5063_p3;
wire   [0:0] xor_ln870_200_fu_5351_p2;
wire   [0:0] xor_ln870_201_fu_5357_p2;
wire   [0:0] tmp_101_fu_5071_p3;
wire   [0:0] xor_ln870_202_fu_5367_p2;
wire   [0:0] xor_ln870_203_fu_5373_p2;
wire   [0:0] tmp_102_fu_5079_p3;
wire   [0:0] xor_ln870_204_fu_5383_p2;
wire   [0:0] xor_ln870_205_fu_5389_p2;
wire   [0:0] tmp_103_fu_5087_p3;
wire   [0:0] xor_ln870_206_fu_5399_p2;
wire   [0:0] xor_ln870_207_fu_5405_p2;
wire   [0:0] tmp_104_fu_5095_p3;
wire   [0:0] xor_ln870_208_fu_5415_p2;
wire   [0:0] xor_ln870_209_fu_5421_p2;
wire   [0:0] tmp_105_fu_5103_p3;
wire   [0:0] xor_ln870_210_fu_5431_p2;
wire   [0:0] xor_ln870_211_fu_5437_p2;
wire   [0:0] tmp_106_fu_5111_p3;
wire   [0:0] xor_ln870_212_fu_5447_p2;
wire   [0:0] xor_ln870_213_fu_5453_p2;
wire   [0:0] tmp_107_fu_5119_p3;
wire   [0:0] xor_ln870_214_fu_5463_p2;
wire   [0:0] xor_ln870_215_fu_5469_p2;
wire   [0:0] tmp_108_fu_5127_p3;
wire   [0:0] xor_ln870_216_fu_5479_p2;
wire   [0:0] xor_ln870_217_fu_5485_p2;
wire   [0:0] tmp_109_fu_5135_p3;
wire   [0:0] xor_ln870_218_fu_5495_p2;
wire   [0:0] xor_ln870_219_fu_5501_p2;
wire   [0:0] tmp_110_fu_5143_p3;
wire   [0:0] xor_ln870_220_fu_5511_p2;
wire   [0:0] xor_ln870_221_fu_5517_p2;
wire   [0:0] tmp_111_fu_5151_p3;
wire   [0:0] xor_ln870_222_fu_5527_p2;
wire   [0:0] xor_ln870_223_fu_5533_p2;
wire   [0:0] tmp_112_fu_5159_p3;
wire   [0:0] xor_ln870_224_fu_5543_p2;
wire   [0:0] xor_ln870_225_fu_5549_p2;
wire   [0:0] tmp_113_fu_5167_p3;
wire   [0:0] xor_ln870_226_fu_5559_p2;
wire   [0:0] xor_ln870_227_fu_5565_p2;
wire   [0:0] tmp_114_fu_5175_p3;
wire   [0:0] xor_ln870_228_fu_5575_p2;
wire   [0:0] xor_ln870_229_fu_5581_p2;
wire   [0:0] tmp_115_fu_5183_p3;
wire   [0:0] xor_ln870_230_fu_5591_p2;
wire   [0:0] xor_ln870_231_fu_5597_p2;
wire   [0:0] tmp_116_fu_5191_p3;
wire   [0:0] xor_ln870_232_fu_5607_p2;
wire   [0:0] xor_ln870_233_fu_5613_p2;
wire   [0:0] tmp_117_fu_5199_p3;
wire   [0:0] xor_ln870_234_fu_5623_p2;
wire   [0:0] xor_ln870_235_fu_5629_p2;
wire   [0:0] tmp_118_fu_5207_p3;
wire   [0:0] xor_ln870_236_fu_5639_p2;
wire   [0:0] xor_ln870_237_fu_5645_p2;
wire   [0:0] tmp_119_fu_5215_p3;
wire   [0:0] xor_ln870_238_fu_5655_p2;
wire   [0:0] xor_ln870_239_fu_5661_p2;
wire   [0:0] tmp_120_fu_5223_p3;
wire   [0:0] xor_ln870_240_fu_5671_p2;
wire   [0:0] xor_ln870_241_fu_5677_p2;
wire   [0:0] tmp_121_fu_5231_p3;
wire   [0:0] xor_ln870_242_fu_5687_p2;
wire   [0:0] xor_ln870_243_fu_5693_p2;
wire   [0:0] tmp_122_fu_5239_p3;
wire   [0:0] xor_ln870_244_fu_5703_p2;
wire   [0:0] xor_ln870_245_fu_5709_p2;
wire   [0:0] tmp_123_fu_5247_p3;
wire   [0:0] xor_ln870_246_fu_5719_p2;
wire   [0:0] xor_ln870_247_fu_5725_p2;
wire   [0:0] tmp_124_fu_5255_p3;
wire   [0:0] xor_ln870_248_fu_5735_p2;
wire   [0:0] xor_ln870_249_fu_5741_p2;
wire   [0:0] tmp_125_fu_5263_p3;
wire   [0:0] xor_ln870_250_fu_5751_p2;
wire   [0:0] xor_ln870_251_fu_5757_p2;
wire   [0:0] tmp_126_fu_5271_p3;
wire   [0:0] xor_ln870_252_fu_5767_p2;
wire   [0:0] xor_ln870_253_fu_5773_p2;
wire   [0:0] tmp_127_fu_5279_p3;
wire   [0:0] xor_ln870_254_fu_5783_p2;
wire   [0:0] xor_ln870_255_fu_5789_p2;
wire   [10:0] select_ln271_4_fu_1555_p3;
wire   [10:0] zext_ln691_84_fu_5763_p1;
wire   [1:0] zext_ln870_89_fu_5779_p1;
wire   [1:0] zext_ln870_88_fu_5747_p1;
wire   [1:0] add_ln691_97_fu_5805_p2;
wire   [10:0] zext_ln691_86_fu_5811_p1;
wire   [10:0] add_ln691_96_fu_5799_p2;
wire   [1:0] zext_ln870_87_fu_5731_p1;
wire   [1:0] zext_ln870_84_fu_5683_p1;
wire   [1:0] add_ln691_99_fu_5821_p2;
wire   [1:0] zext_ln870_83_fu_5667_p1;
wire   [1:0] zext_ln870_86_fu_5715_p1;
wire   [1:0] add_ln691_100_fu_5831_p2;
wire   [2:0] zext_ln691_88_fu_5837_p1;
wire   [2:0] zext_ln691_87_fu_5827_p1;
wire   [2:0] add_ln691_101_fu_5841_p2;
wire   [10:0] zext_ln691_89_fu_5847_p1;
wire   [10:0] add_ln691_98_fu_5815_p2;
wire   [1:0] zext_ln870_85_fu_5699_p1;
wire   [1:0] zext_ln870_76_fu_5555_p1;
wire   [1:0] add_ln691_103_fu_5857_p2;
wire   [1:0] zext_ln870_75_fu_5539_p1;
wire   [1:0] zext_ln870_78_fu_5587_p1;
wire   [1:0] add_ln691_104_fu_5867_p2;
wire   [2:0] zext_ln691_91_fu_5873_p1;
wire   [2:0] zext_ln691_90_fu_5863_p1;
wire   [2:0] add_ln691_105_fu_5877_p2;
wire   [1:0] zext_ln870_77_fu_5571_p1;
wire   [1:0] zext_ln870_80_fu_5619_p1;
wire   [1:0] add_ln691_106_fu_5887_p2;
wire   [1:0] zext_ln870_79_fu_5603_p1;
wire   [1:0] zext_ln870_82_fu_5651_p1;
wire   [1:0] add_ln691_107_fu_5897_p2;
wire   [2:0] zext_ln691_94_fu_5903_p1;
wire   [2:0] zext_ln691_93_fu_5893_p1;
wire   [2:0] add_ln691_108_fu_5907_p2;
wire   [3:0] zext_ln691_95_fu_5913_p1;
wire   [3:0] zext_ln691_92_fu_5883_p1;
wire   [3:0] add_ln691_109_fu_5917_p2;
wire   [10:0] zext_ln691_96_fu_5923_p1;
wire   [10:0] add_ln691_102_fu_5851_p2;
wire   [1:0] zext_ln870_81_fu_5635_p1;
wire   [1:0] zext_ln870_60_fu_5299_p1;
wire   [1:0] add_ln691_111_fu_5933_p2;
wire   [1:0] zext_ln870_62_fu_5331_p1;
wire   [1:0] zext_ln870_61_fu_5315_p1;
wire   [1:0] add_ln691_112_fu_5943_p2;
wire   [2:0] zext_ln691_98_fu_5949_p1;
wire   [2:0] zext_ln691_97_fu_5939_p1;
wire   [2:0] add_ln691_113_fu_5953_p2;
wire   [1:0] zext_ln870_64_fu_5363_p1;
wire   [1:0] zext_ln870_63_fu_5347_p1;
wire   [1:0] add_ln691_114_fu_5963_p2;
wire   [1:0] zext_ln870_66_fu_5395_p1;
wire   [1:0] zext_ln870_65_fu_5379_p1;
wire   [1:0] add_ln691_115_fu_5973_p2;
wire   [2:0] zext_ln691_101_fu_5979_p1;
wire   [2:0] zext_ln691_100_fu_5969_p1;
wire   [2:0] add_ln691_116_fu_5983_p2;
wire   [3:0] zext_ln691_102_fu_5989_p1;
wire   [3:0] zext_ln691_99_fu_5959_p1;
wire   [3:0] add_ln691_117_fu_5993_p2;
wire   [1:0] zext_ln870_68_fu_5427_p1;
wire   [1:0] zext_ln870_67_fu_5411_p1;
wire   [1:0] add_ln691_118_fu_6003_p2;
wire   [1:0] zext_ln870_70_fu_5459_p1;
wire   [1:0] zext_ln870_69_fu_5443_p1;
wire   [1:0] add_ln691_119_fu_6013_p2;
wire   [2:0] zext_ln691_105_fu_6019_p1;
wire   [2:0] zext_ln691_104_fu_6009_p1;
wire   [2:0] add_ln691_120_fu_6023_p2;
wire   [1:0] zext_ln870_72_fu_5491_p1;
wire   [1:0] zext_ln870_71_fu_5475_p1;
wire   [1:0] add_ln691_121_fu_6033_p2;
wire   [1:0] zext_ln870_73_fu_5507_p1;
wire   [1:0] zext_ln691_85_fu_5795_p1;
wire   [1:0] add_ln691_122_fu_6043_p2;
wire   [1:0] zext_ln870_74_fu_5523_p1;
wire   [1:0] add_ln691_123_fu_6049_p2;
wire   [2:0] zext_ln691_108_fu_6055_p1;
wire   [2:0] zext_ln691_107_fu_6039_p1;
wire   [2:0] add_ln691_124_fu_6059_p2;
wire   [3:0] zext_ln691_109_fu_6065_p1;
wire   [3:0] zext_ln691_106_fu_6029_p1;
wire   [3:0] add_ln691_125_fu_6069_p2;
wire   [4:0] zext_ln691_110_fu_6075_p1;
wire   [4:0] zext_ln691_103_fu_5999_p1;
wire   [4:0] add_ln691_126_fu_6079_p2;
wire   [10:0] zext_ln691_111_fu_6085_p1;
wire   [10:0] add_ln691_110_fu_5927_p2;
wire   [0:0] tmp_128_fu_6095_p3;
wire   [0:0] xor_ln870_256_fu_6351_p2;
wire   [0:0] xor_ln870_257_fu_6357_p2;
wire   [0:0] tmp_129_fu_6103_p3;
wire   [0:0] xor_ln870_258_fu_6367_p2;
wire   [0:0] xor_ln870_259_fu_6373_p2;
wire   [0:0] tmp_130_fu_6111_p3;
wire   [0:0] xor_ln870_260_fu_6383_p2;
wire   [0:0] xor_ln870_261_fu_6389_p2;
wire   [0:0] tmp_131_fu_6119_p3;
wire   [0:0] xor_ln870_262_fu_6399_p2;
wire   [0:0] xor_ln870_263_fu_6405_p2;
wire   [0:0] tmp_132_fu_6127_p3;
wire   [0:0] xor_ln870_264_fu_6415_p2;
wire   [0:0] xor_ln870_265_fu_6421_p2;
wire   [0:0] tmp_133_fu_6135_p3;
wire   [0:0] xor_ln870_266_fu_6431_p2;
wire   [0:0] xor_ln870_267_fu_6437_p2;
wire   [0:0] tmp_134_fu_6143_p3;
wire   [0:0] xor_ln870_268_fu_6447_p2;
wire   [0:0] xor_ln870_269_fu_6453_p2;
wire   [0:0] tmp_135_fu_6151_p3;
wire   [0:0] xor_ln870_270_fu_6463_p2;
wire   [0:0] xor_ln870_271_fu_6469_p2;
wire   [0:0] tmp_136_fu_6159_p3;
wire   [0:0] xor_ln870_272_fu_6479_p2;
wire   [0:0] xor_ln870_273_fu_6485_p2;
wire   [0:0] tmp_137_fu_6167_p3;
wire   [0:0] xor_ln870_274_fu_6495_p2;
wire   [0:0] xor_ln870_275_fu_6501_p2;
wire   [0:0] tmp_138_fu_6175_p3;
wire   [0:0] xor_ln870_276_fu_6511_p2;
wire   [0:0] xor_ln870_277_fu_6517_p2;
wire   [0:0] tmp_139_fu_6183_p3;
wire   [0:0] xor_ln870_278_fu_6527_p2;
wire   [0:0] xor_ln870_279_fu_6533_p2;
wire   [0:0] tmp_140_fu_6191_p3;
wire   [0:0] xor_ln870_280_fu_6543_p2;
wire   [0:0] xor_ln870_281_fu_6549_p2;
wire   [0:0] tmp_141_fu_6199_p3;
wire   [0:0] xor_ln870_282_fu_6559_p2;
wire   [0:0] xor_ln870_283_fu_6565_p2;
wire   [0:0] tmp_142_fu_6207_p3;
wire   [0:0] xor_ln870_284_fu_6575_p2;
wire   [0:0] xor_ln870_285_fu_6581_p2;
wire   [0:0] tmp_143_fu_6215_p3;
wire   [0:0] xor_ln870_286_fu_6591_p2;
wire   [0:0] xor_ln870_287_fu_6597_p2;
wire   [0:0] tmp_144_fu_6223_p3;
wire   [0:0] xor_ln870_288_fu_6607_p2;
wire   [0:0] xor_ln870_289_fu_6613_p2;
wire   [0:0] tmp_145_fu_6231_p3;
wire   [0:0] xor_ln870_290_fu_6623_p2;
wire   [0:0] xor_ln870_291_fu_6629_p2;
wire   [0:0] tmp_146_fu_6239_p3;
wire   [0:0] xor_ln870_292_fu_6639_p2;
wire   [0:0] xor_ln870_293_fu_6645_p2;
wire   [0:0] tmp_147_fu_6247_p3;
wire   [0:0] xor_ln870_294_fu_6655_p2;
wire   [0:0] xor_ln870_295_fu_6661_p2;
wire   [0:0] tmp_148_fu_6255_p3;
wire   [0:0] xor_ln870_296_fu_6671_p2;
wire   [0:0] xor_ln870_297_fu_6677_p2;
wire   [0:0] tmp_149_fu_6263_p3;
wire   [0:0] xor_ln870_298_fu_6687_p2;
wire   [0:0] xor_ln870_299_fu_6693_p2;
wire   [0:0] tmp_150_fu_6271_p3;
wire   [0:0] xor_ln870_300_fu_6703_p2;
wire   [0:0] xor_ln870_301_fu_6709_p2;
wire   [0:0] tmp_151_fu_6279_p3;
wire   [0:0] xor_ln870_302_fu_6719_p2;
wire   [0:0] xor_ln870_303_fu_6725_p2;
wire   [0:0] tmp_152_fu_6287_p3;
wire   [0:0] xor_ln870_304_fu_6735_p2;
wire   [0:0] xor_ln870_305_fu_6741_p2;
wire   [0:0] tmp_153_fu_6295_p3;
wire   [0:0] xor_ln870_306_fu_6751_p2;
wire   [0:0] xor_ln870_307_fu_6757_p2;
wire   [0:0] tmp_154_fu_6303_p3;
wire   [0:0] xor_ln870_308_fu_6767_p2;
wire   [0:0] xor_ln870_309_fu_6773_p2;
wire   [0:0] tmp_155_fu_6311_p3;
wire   [0:0] xor_ln870_310_fu_6783_p2;
wire   [0:0] xor_ln870_311_fu_6789_p2;
wire   [0:0] tmp_156_fu_6319_p3;
wire   [0:0] xor_ln870_312_fu_6799_p2;
wire   [0:0] xor_ln870_313_fu_6805_p2;
wire   [0:0] tmp_157_fu_6327_p3;
wire   [0:0] xor_ln870_314_fu_6815_p2;
wire   [0:0] xor_ln870_315_fu_6821_p2;
wire   [0:0] tmp_158_fu_6335_p3;
wire   [0:0] xor_ln870_316_fu_6831_p2;
wire   [0:0] xor_ln870_317_fu_6837_p2;
wire   [0:0] tmp_159_fu_6343_p3;
wire   [0:0] xor_ln870_318_fu_6847_p2;
wire   [0:0] xor_ln870_319_fu_6853_p2;
wire   [10:0] select_ln271_3_fu_1547_p3;
wire   [10:0] zext_ln691_112_fu_6827_p1;
wire   [1:0] zext_ln870_119_fu_6843_p1;
wire   [1:0] zext_ln870_118_fu_6811_p1;
wire   [1:0] add_ln691_129_fu_6869_p2;
wire   [10:0] zext_ln691_114_fu_6875_p1;
wire   [10:0] add_ln691_128_fu_6863_p2;
wire   [1:0] zext_ln870_117_fu_6795_p1;
wire   [1:0] zext_ln870_114_fu_6747_p1;
wire   [1:0] add_ln691_131_fu_6885_p2;
wire   [1:0] zext_ln870_113_fu_6731_p1;
wire   [1:0] zext_ln870_116_fu_6779_p1;
wire   [1:0] add_ln691_132_fu_6895_p2;
wire   [2:0] zext_ln691_116_fu_6901_p1;
wire   [2:0] zext_ln691_115_fu_6891_p1;
wire   [2:0] add_ln691_133_fu_6905_p2;
wire   [10:0] zext_ln691_117_fu_6911_p1;
wire   [10:0] add_ln691_130_fu_6879_p2;
wire   [1:0] zext_ln870_115_fu_6763_p1;
wire   [1:0] zext_ln870_106_fu_6619_p1;
wire   [1:0] add_ln691_135_fu_6921_p2;
wire   [1:0] zext_ln870_105_fu_6603_p1;
wire   [1:0] zext_ln870_108_fu_6651_p1;
wire   [1:0] add_ln691_136_fu_6931_p2;
wire   [2:0] zext_ln691_119_fu_6937_p1;
wire   [2:0] zext_ln691_118_fu_6927_p1;
wire   [2:0] add_ln691_137_fu_6941_p2;
wire   [1:0] zext_ln870_107_fu_6635_p1;
wire   [1:0] zext_ln870_110_fu_6683_p1;
wire   [1:0] add_ln691_138_fu_6951_p2;
wire   [1:0] zext_ln870_109_fu_6667_p1;
wire   [1:0] zext_ln870_112_fu_6715_p1;
wire   [1:0] add_ln691_139_fu_6961_p2;
wire   [2:0] zext_ln691_122_fu_6967_p1;
wire   [2:0] zext_ln691_121_fu_6957_p1;
wire   [2:0] add_ln691_140_fu_6971_p2;
wire   [3:0] zext_ln691_123_fu_6977_p1;
wire   [3:0] zext_ln691_120_fu_6947_p1;
wire   [3:0] add_ln691_141_fu_6981_p2;
wire   [10:0] zext_ln691_124_fu_6987_p1;
wire   [10:0] add_ln691_134_fu_6915_p2;
wire   [1:0] zext_ln870_111_fu_6699_p1;
wire   [1:0] zext_ln870_90_fu_6363_p1;
wire   [1:0] add_ln691_143_fu_6997_p2;
wire   [1:0] zext_ln870_92_fu_6395_p1;
wire   [1:0] zext_ln870_91_fu_6379_p1;
wire   [1:0] add_ln691_144_fu_7007_p2;
wire   [2:0] zext_ln691_126_fu_7013_p1;
wire   [2:0] zext_ln691_125_fu_7003_p1;
wire   [2:0] add_ln691_145_fu_7017_p2;
wire   [1:0] zext_ln870_94_fu_6427_p1;
wire   [1:0] zext_ln870_93_fu_6411_p1;
wire   [1:0] add_ln691_146_fu_7027_p2;
wire   [1:0] zext_ln870_96_fu_6459_p1;
wire   [1:0] zext_ln870_95_fu_6443_p1;
wire   [1:0] add_ln691_147_fu_7037_p2;
wire   [2:0] zext_ln691_129_fu_7043_p1;
wire   [2:0] zext_ln691_128_fu_7033_p1;
wire   [2:0] add_ln691_148_fu_7047_p2;
wire   [3:0] zext_ln691_130_fu_7053_p1;
wire   [3:0] zext_ln691_127_fu_7023_p1;
wire   [3:0] add_ln691_149_fu_7057_p2;
wire   [1:0] zext_ln870_98_fu_6491_p1;
wire   [1:0] zext_ln870_97_fu_6475_p1;
wire   [1:0] add_ln691_150_fu_7067_p2;
wire   [1:0] zext_ln870_100_fu_6523_p1;
wire   [1:0] zext_ln870_99_fu_6507_p1;
wire   [1:0] add_ln691_151_fu_7077_p2;
wire   [2:0] zext_ln691_133_fu_7083_p1;
wire   [2:0] zext_ln691_132_fu_7073_p1;
wire   [2:0] add_ln691_152_fu_7087_p2;
wire   [1:0] zext_ln870_102_fu_6555_p1;
wire   [1:0] zext_ln870_101_fu_6539_p1;
wire   [1:0] add_ln691_153_fu_7097_p2;
wire   [1:0] zext_ln870_103_fu_6571_p1;
wire   [1:0] zext_ln691_113_fu_6859_p1;
wire   [1:0] add_ln691_154_fu_7107_p2;
wire   [1:0] zext_ln870_104_fu_6587_p1;
wire   [1:0] add_ln691_155_fu_7113_p2;
wire   [2:0] zext_ln691_136_fu_7119_p1;
wire   [2:0] zext_ln691_135_fu_7103_p1;
wire   [2:0] add_ln691_156_fu_7123_p2;
wire   [3:0] zext_ln691_137_fu_7129_p1;
wire   [3:0] zext_ln691_134_fu_7093_p1;
wire   [3:0] add_ln691_157_fu_7133_p2;
wire   [4:0] zext_ln691_138_fu_7139_p1;
wire   [4:0] zext_ln691_131_fu_7063_p1;
wire   [4:0] add_ln691_158_fu_7143_p2;
wire   [10:0] zext_ln691_139_fu_7149_p1;
wire   [10:0] add_ln691_142_fu_6991_p2;
wire   [0:0] tmp_160_fu_7159_p3;
wire   [0:0] xor_ln870_320_fu_7415_p2;
wire   [0:0] xor_ln870_321_fu_7421_p2;
wire   [0:0] tmp_161_fu_7167_p3;
wire   [0:0] xor_ln870_322_fu_7431_p2;
wire   [0:0] xor_ln870_323_fu_7437_p2;
wire   [0:0] tmp_162_fu_7175_p3;
wire   [0:0] xor_ln870_324_fu_7447_p2;
wire   [0:0] xor_ln870_325_fu_7453_p2;
wire   [0:0] tmp_163_fu_7183_p3;
wire   [0:0] xor_ln870_326_fu_7463_p2;
wire   [0:0] xor_ln870_327_fu_7469_p2;
wire   [0:0] tmp_164_fu_7191_p3;
wire   [0:0] xor_ln870_328_fu_7479_p2;
wire   [0:0] xor_ln870_329_fu_7485_p2;
wire   [0:0] tmp_165_fu_7199_p3;
wire   [0:0] xor_ln870_330_fu_7495_p2;
wire   [0:0] xor_ln870_331_fu_7501_p2;
wire   [0:0] tmp_166_fu_7207_p3;
wire   [0:0] xor_ln870_332_fu_7511_p2;
wire   [0:0] xor_ln870_333_fu_7517_p2;
wire   [0:0] tmp_167_fu_7215_p3;
wire   [0:0] xor_ln870_334_fu_7527_p2;
wire   [0:0] xor_ln870_335_fu_7533_p2;
wire   [0:0] tmp_168_fu_7223_p3;
wire   [0:0] xor_ln870_336_fu_7543_p2;
wire   [0:0] xor_ln870_337_fu_7549_p2;
wire   [0:0] tmp_169_fu_7231_p3;
wire   [0:0] xor_ln870_338_fu_7559_p2;
wire   [0:0] xor_ln870_339_fu_7565_p2;
wire   [0:0] tmp_170_fu_7239_p3;
wire   [0:0] xor_ln870_340_fu_7575_p2;
wire   [0:0] xor_ln870_341_fu_7581_p2;
wire   [0:0] tmp_171_fu_7247_p3;
wire   [0:0] xor_ln870_342_fu_7591_p2;
wire   [0:0] xor_ln870_343_fu_7597_p2;
wire   [0:0] tmp_172_fu_7255_p3;
wire   [0:0] xor_ln870_344_fu_7607_p2;
wire   [0:0] xor_ln870_345_fu_7613_p2;
wire   [0:0] tmp_173_fu_7263_p3;
wire   [0:0] xor_ln870_346_fu_7623_p2;
wire   [0:0] xor_ln870_347_fu_7629_p2;
wire   [0:0] tmp_174_fu_7271_p3;
wire   [0:0] xor_ln870_348_fu_7639_p2;
wire   [0:0] xor_ln870_349_fu_7645_p2;
wire   [0:0] tmp_175_fu_7279_p3;
wire   [0:0] xor_ln870_350_fu_7655_p2;
wire   [0:0] xor_ln870_351_fu_7661_p2;
wire   [0:0] tmp_176_fu_7287_p3;
wire   [0:0] xor_ln870_352_fu_7671_p2;
wire   [0:0] xor_ln870_353_fu_7677_p2;
wire   [0:0] tmp_177_fu_7295_p3;
wire   [0:0] xor_ln870_354_fu_7687_p2;
wire   [0:0] xor_ln870_355_fu_7693_p2;
wire   [0:0] tmp_178_fu_7303_p3;
wire   [0:0] xor_ln870_356_fu_7703_p2;
wire   [0:0] xor_ln870_357_fu_7709_p2;
wire   [0:0] tmp_179_fu_7311_p3;
wire   [0:0] xor_ln870_358_fu_7719_p2;
wire   [0:0] xor_ln870_359_fu_7725_p2;
wire   [0:0] tmp_180_fu_7319_p3;
wire   [0:0] xor_ln870_360_fu_7735_p2;
wire   [0:0] xor_ln870_361_fu_7741_p2;
wire   [0:0] tmp_181_fu_7327_p3;
wire   [0:0] xor_ln870_362_fu_7751_p2;
wire   [0:0] xor_ln870_363_fu_7757_p2;
wire   [0:0] tmp_182_fu_7335_p3;
wire   [0:0] xor_ln870_364_fu_7767_p2;
wire   [0:0] xor_ln870_365_fu_7773_p2;
wire   [0:0] tmp_183_fu_7343_p3;
wire   [0:0] xor_ln870_366_fu_7783_p2;
wire   [0:0] xor_ln870_367_fu_7789_p2;
wire   [0:0] tmp_184_fu_7351_p3;
wire   [0:0] xor_ln870_368_fu_7799_p2;
wire   [0:0] xor_ln870_369_fu_7805_p2;
wire   [0:0] tmp_185_fu_7359_p3;
wire   [0:0] xor_ln870_370_fu_7815_p2;
wire   [0:0] xor_ln870_371_fu_7821_p2;
wire   [0:0] tmp_186_fu_7367_p3;
wire   [0:0] xor_ln870_372_fu_7831_p2;
wire   [0:0] xor_ln870_373_fu_7837_p2;
wire   [0:0] tmp_187_fu_7375_p3;
wire   [0:0] xor_ln870_374_fu_7847_p2;
wire   [0:0] xor_ln870_375_fu_7853_p2;
wire   [0:0] tmp_188_fu_7383_p3;
wire   [0:0] xor_ln870_376_fu_7863_p2;
wire   [0:0] xor_ln870_377_fu_7869_p2;
wire   [0:0] tmp_189_fu_7391_p3;
wire   [0:0] xor_ln870_378_fu_7879_p2;
wire   [0:0] xor_ln870_379_fu_7885_p2;
wire   [0:0] tmp_190_fu_7399_p3;
wire   [0:0] xor_ln870_380_fu_7895_p2;
wire   [0:0] xor_ln870_381_fu_7901_p2;
wire   [0:0] tmp_191_fu_7407_p3;
wire   [0:0] xor_ln870_382_fu_7911_p2;
wire   [0:0] xor_ln870_383_fu_7917_p2;
wire   [10:0] select_ln271_2_fu_1539_p3;
wire   [10:0] zext_ln691_140_fu_7891_p1;
wire   [1:0] zext_ln870_149_fu_7907_p1;
wire   [1:0] zext_ln870_148_fu_7875_p1;
wire   [1:0] add_ln691_161_fu_7933_p2;
wire   [10:0] zext_ln691_142_fu_7939_p1;
wire   [10:0] add_ln691_160_fu_7927_p2;
wire   [1:0] zext_ln870_147_fu_7859_p1;
wire   [1:0] zext_ln870_144_fu_7811_p1;
wire   [1:0] add_ln691_163_fu_7949_p2;
wire   [1:0] zext_ln870_143_fu_7795_p1;
wire   [1:0] zext_ln870_146_fu_7843_p1;
wire   [1:0] add_ln691_164_fu_7959_p2;
wire   [2:0] zext_ln691_144_fu_7965_p1;
wire   [2:0] zext_ln691_143_fu_7955_p1;
wire   [2:0] add_ln691_165_fu_7969_p2;
wire   [10:0] zext_ln691_145_fu_7975_p1;
wire   [10:0] add_ln691_162_fu_7943_p2;
wire   [1:0] zext_ln870_145_fu_7827_p1;
wire   [1:0] zext_ln870_136_fu_7683_p1;
wire   [1:0] add_ln691_167_fu_7985_p2;
wire   [1:0] zext_ln870_135_fu_7667_p1;
wire   [1:0] zext_ln870_138_fu_7715_p1;
wire   [1:0] add_ln691_168_fu_7995_p2;
wire   [2:0] zext_ln691_147_fu_8001_p1;
wire   [2:0] zext_ln691_146_fu_7991_p1;
wire   [2:0] add_ln691_169_fu_8005_p2;
wire   [1:0] zext_ln870_137_fu_7699_p1;
wire   [1:0] zext_ln870_140_fu_7747_p1;
wire   [1:0] add_ln691_170_fu_8015_p2;
wire   [1:0] zext_ln870_139_fu_7731_p1;
wire   [1:0] zext_ln870_142_fu_7779_p1;
wire   [1:0] add_ln691_171_fu_8025_p2;
wire   [2:0] zext_ln691_150_fu_8031_p1;
wire   [2:0] zext_ln691_149_fu_8021_p1;
wire   [2:0] add_ln691_172_fu_8035_p2;
wire   [3:0] zext_ln691_151_fu_8041_p1;
wire   [3:0] zext_ln691_148_fu_8011_p1;
wire   [3:0] add_ln691_173_fu_8045_p2;
wire   [10:0] zext_ln691_152_fu_8051_p1;
wire   [10:0] add_ln691_166_fu_7979_p2;
wire   [1:0] zext_ln870_141_fu_7763_p1;
wire   [1:0] zext_ln870_120_fu_7427_p1;
wire   [1:0] add_ln691_175_fu_8061_p2;
wire   [1:0] zext_ln870_122_fu_7459_p1;
wire   [1:0] zext_ln870_121_fu_7443_p1;
wire   [1:0] add_ln691_176_fu_8071_p2;
wire   [2:0] zext_ln691_154_fu_8077_p1;
wire   [2:0] zext_ln691_153_fu_8067_p1;
wire   [2:0] add_ln691_177_fu_8081_p2;
wire   [1:0] zext_ln870_124_fu_7491_p1;
wire   [1:0] zext_ln870_123_fu_7475_p1;
wire   [1:0] add_ln691_178_fu_8091_p2;
wire   [1:0] zext_ln870_126_fu_7523_p1;
wire   [1:0] zext_ln870_125_fu_7507_p1;
wire   [1:0] add_ln691_179_fu_8101_p2;
wire   [2:0] zext_ln691_157_fu_8107_p1;
wire   [2:0] zext_ln691_156_fu_8097_p1;
wire   [2:0] add_ln691_180_fu_8111_p2;
wire   [3:0] zext_ln691_158_fu_8117_p1;
wire   [3:0] zext_ln691_155_fu_8087_p1;
wire   [3:0] add_ln691_181_fu_8121_p2;
wire   [1:0] zext_ln870_128_fu_7555_p1;
wire   [1:0] zext_ln870_127_fu_7539_p1;
wire   [1:0] add_ln691_182_fu_8131_p2;
wire   [1:0] zext_ln870_130_fu_7587_p1;
wire   [1:0] zext_ln870_129_fu_7571_p1;
wire   [1:0] add_ln691_183_fu_8141_p2;
wire   [2:0] zext_ln691_161_fu_8147_p1;
wire   [2:0] zext_ln691_160_fu_8137_p1;
wire   [2:0] add_ln691_184_fu_8151_p2;
wire   [1:0] zext_ln870_132_fu_7619_p1;
wire   [1:0] zext_ln870_131_fu_7603_p1;
wire   [1:0] add_ln691_185_fu_8161_p2;
wire   [1:0] zext_ln870_133_fu_7635_p1;
wire   [1:0] zext_ln691_141_fu_7923_p1;
wire   [1:0] add_ln691_186_fu_8171_p2;
wire   [1:0] zext_ln870_134_fu_7651_p1;
wire   [1:0] add_ln691_187_fu_8177_p2;
wire   [2:0] zext_ln691_164_fu_8183_p1;
wire   [2:0] zext_ln691_163_fu_8167_p1;
wire   [2:0] add_ln691_188_fu_8187_p2;
wire   [3:0] zext_ln691_165_fu_8193_p1;
wire   [3:0] zext_ln691_162_fu_8157_p1;
wire   [3:0] add_ln691_189_fu_8197_p2;
wire   [4:0] zext_ln691_166_fu_8203_p1;
wire   [4:0] zext_ln691_159_fu_8127_p1;
wire   [4:0] add_ln691_190_fu_8207_p2;
wire   [10:0] zext_ln691_167_fu_8213_p1;
wire   [10:0] add_ln691_174_fu_8055_p2;
wire   [0:0] tmp_192_fu_8223_p3;
wire   [0:0] xor_ln870_384_fu_8479_p2;
wire   [0:0] xor_ln870_385_fu_8485_p2;
wire   [0:0] tmp_193_fu_8231_p3;
wire   [0:0] xor_ln870_386_fu_8495_p2;
wire   [0:0] xor_ln870_387_fu_8501_p2;
wire   [0:0] tmp_194_fu_8239_p3;
wire   [0:0] xor_ln870_388_fu_8511_p2;
wire   [0:0] xor_ln870_389_fu_8517_p2;
wire   [0:0] tmp_195_fu_8247_p3;
wire   [0:0] xor_ln870_390_fu_8527_p2;
wire   [0:0] xor_ln870_391_fu_8533_p2;
wire   [0:0] tmp_196_fu_8255_p3;
wire   [0:0] xor_ln870_392_fu_8543_p2;
wire   [0:0] xor_ln870_393_fu_8549_p2;
wire   [0:0] tmp_197_fu_8263_p3;
wire   [0:0] xor_ln870_394_fu_8559_p2;
wire   [0:0] xor_ln870_395_fu_8565_p2;
wire   [0:0] tmp_198_fu_8271_p3;
wire   [0:0] xor_ln870_396_fu_8575_p2;
wire   [0:0] xor_ln870_397_fu_8581_p2;
wire   [0:0] tmp_199_fu_8279_p3;
wire   [0:0] xor_ln870_398_fu_8591_p2;
wire   [0:0] xor_ln870_399_fu_8597_p2;
wire   [0:0] tmp_200_fu_8287_p3;
wire   [0:0] xor_ln870_400_fu_8607_p2;
wire   [0:0] xor_ln870_401_fu_8613_p2;
wire   [0:0] tmp_201_fu_8295_p3;
wire   [0:0] xor_ln870_402_fu_8623_p2;
wire   [0:0] xor_ln870_403_fu_8629_p2;
wire   [0:0] tmp_202_fu_8303_p3;
wire   [0:0] xor_ln870_404_fu_8639_p2;
wire   [0:0] xor_ln870_405_fu_8645_p2;
wire   [0:0] tmp_203_fu_8311_p3;
wire   [0:0] xor_ln870_406_fu_8655_p2;
wire   [0:0] xor_ln870_407_fu_8661_p2;
wire   [0:0] tmp_204_fu_8319_p3;
wire   [0:0] xor_ln870_408_fu_8671_p2;
wire   [0:0] xor_ln870_409_fu_8677_p2;
wire   [0:0] tmp_205_fu_8327_p3;
wire   [0:0] xor_ln870_410_fu_8687_p2;
wire   [0:0] xor_ln870_411_fu_8693_p2;
wire   [0:0] tmp_206_fu_8335_p3;
wire   [0:0] xor_ln870_412_fu_8703_p2;
wire   [0:0] xor_ln870_413_fu_8709_p2;
wire   [0:0] tmp_207_fu_8343_p3;
wire   [0:0] xor_ln870_414_fu_8719_p2;
wire   [0:0] xor_ln870_415_fu_8725_p2;
wire   [0:0] tmp_208_fu_8351_p3;
wire   [0:0] xor_ln870_416_fu_8735_p2;
wire   [0:0] xor_ln870_417_fu_8741_p2;
wire   [0:0] tmp_209_fu_8359_p3;
wire   [0:0] xor_ln870_418_fu_8751_p2;
wire   [0:0] xor_ln870_419_fu_8757_p2;
wire   [0:0] tmp_210_fu_8367_p3;
wire   [0:0] xor_ln870_420_fu_8767_p2;
wire   [0:0] xor_ln870_421_fu_8773_p2;
wire   [0:0] tmp_211_fu_8375_p3;
wire   [0:0] xor_ln870_422_fu_8783_p2;
wire   [0:0] xor_ln870_423_fu_8789_p2;
wire   [0:0] tmp_212_fu_8383_p3;
wire   [0:0] xor_ln870_424_fu_8799_p2;
wire   [0:0] xor_ln870_425_fu_8805_p2;
wire   [0:0] tmp_213_fu_8391_p3;
wire   [0:0] xor_ln870_426_fu_8815_p2;
wire   [0:0] xor_ln870_427_fu_8821_p2;
wire   [0:0] tmp_214_fu_8399_p3;
wire   [0:0] xor_ln870_428_fu_8831_p2;
wire   [0:0] xor_ln870_429_fu_8837_p2;
wire   [0:0] tmp_215_fu_8407_p3;
wire   [0:0] xor_ln870_430_fu_8847_p2;
wire   [0:0] xor_ln870_431_fu_8853_p2;
wire   [0:0] tmp_216_fu_8415_p3;
wire   [0:0] xor_ln870_432_fu_8863_p2;
wire   [0:0] xor_ln870_433_fu_8869_p2;
wire   [0:0] tmp_217_fu_8423_p3;
wire   [0:0] xor_ln870_434_fu_8879_p2;
wire   [0:0] xor_ln870_435_fu_8885_p2;
wire   [0:0] tmp_218_fu_8431_p3;
wire   [0:0] xor_ln870_436_fu_8895_p2;
wire   [0:0] xor_ln870_437_fu_8901_p2;
wire   [0:0] tmp_219_fu_8439_p3;
wire   [0:0] xor_ln870_438_fu_8911_p2;
wire   [0:0] xor_ln870_439_fu_8917_p2;
wire   [0:0] tmp_220_fu_8447_p3;
wire   [0:0] xor_ln870_440_fu_8927_p2;
wire   [0:0] xor_ln870_441_fu_8933_p2;
wire   [0:0] tmp_221_fu_8455_p3;
wire   [0:0] xor_ln870_442_fu_8943_p2;
wire   [0:0] xor_ln870_443_fu_8949_p2;
wire   [0:0] tmp_222_fu_8463_p3;
wire   [0:0] xor_ln870_444_fu_8959_p2;
wire   [0:0] xor_ln870_445_fu_8965_p2;
wire   [0:0] tmp_223_fu_8471_p3;
wire   [0:0] xor_ln870_446_fu_8975_p2;
wire   [0:0] xor_ln870_447_fu_8981_p2;
wire   [10:0] select_ln271_1_fu_1531_p3;
wire   [10:0] zext_ln691_168_fu_8955_p1;
wire   [1:0] zext_ln870_179_fu_8971_p1;
wire   [1:0] zext_ln870_178_fu_8939_p1;
wire   [1:0] add_ln691_193_fu_8997_p2;
wire   [10:0] zext_ln691_170_fu_9003_p1;
wire   [10:0] add_ln691_192_fu_8991_p2;
wire   [1:0] zext_ln870_177_fu_8923_p1;
wire   [1:0] zext_ln870_174_fu_8875_p1;
wire   [1:0] add_ln691_195_fu_9013_p2;
wire   [1:0] zext_ln870_173_fu_8859_p1;
wire   [1:0] zext_ln870_176_fu_8907_p1;
wire   [1:0] add_ln691_196_fu_9023_p2;
wire   [2:0] zext_ln691_172_fu_9029_p1;
wire   [2:0] zext_ln691_171_fu_9019_p1;
wire   [2:0] add_ln691_197_fu_9033_p2;
wire   [10:0] zext_ln691_173_fu_9039_p1;
wire   [10:0] add_ln691_194_fu_9007_p2;
wire   [1:0] zext_ln870_175_fu_8891_p1;
wire   [1:0] zext_ln870_166_fu_8747_p1;
wire   [1:0] add_ln691_199_fu_9049_p2;
wire   [1:0] zext_ln870_165_fu_8731_p1;
wire   [1:0] zext_ln870_168_fu_8779_p1;
wire   [1:0] add_ln691_200_fu_9059_p2;
wire   [2:0] zext_ln691_175_fu_9065_p1;
wire   [2:0] zext_ln691_174_fu_9055_p1;
wire   [2:0] add_ln691_201_fu_9069_p2;
wire   [1:0] zext_ln870_167_fu_8763_p1;
wire   [1:0] zext_ln870_170_fu_8811_p1;
wire   [1:0] add_ln691_202_fu_9079_p2;
wire   [1:0] zext_ln870_169_fu_8795_p1;
wire   [1:0] zext_ln870_172_fu_8843_p1;
wire   [1:0] add_ln691_203_fu_9089_p2;
wire   [2:0] zext_ln691_178_fu_9095_p1;
wire   [2:0] zext_ln691_177_fu_9085_p1;
wire   [2:0] add_ln691_204_fu_9099_p2;
wire   [3:0] zext_ln691_179_fu_9105_p1;
wire   [3:0] zext_ln691_176_fu_9075_p1;
wire   [3:0] add_ln691_205_fu_9109_p2;
wire   [10:0] zext_ln691_180_fu_9115_p1;
wire   [10:0] add_ln691_198_fu_9043_p2;
wire   [1:0] zext_ln870_171_fu_8827_p1;
wire   [1:0] zext_ln870_150_fu_8491_p1;
wire   [1:0] add_ln691_207_fu_9125_p2;
wire   [1:0] zext_ln870_152_fu_8523_p1;
wire   [1:0] zext_ln870_151_fu_8507_p1;
wire   [1:0] add_ln691_208_fu_9135_p2;
wire   [2:0] zext_ln691_182_fu_9141_p1;
wire   [2:0] zext_ln691_181_fu_9131_p1;
wire   [2:0] add_ln691_209_fu_9145_p2;
wire   [1:0] zext_ln870_154_fu_8555_p1;
wire   [1:0] zext_ln870_153_fu_8539_p1;
wire   [1:0] add_ln691_210_fu_9155_p2;
wire   [1:0] zext_ln870_156_fu_8587_p1;
wire   [1:0] zext_ln870_155_fu_8571_p1;
wire   [1:0] add_ln691_211_fu_9165_p2;
wire   [2:0] zext_ln691_185_fu_9171_p1;
wire   [2:0] zext_ln691_184_fu_9161_p1;
wire   [2:0] add_ln691_212_fu_9175_p2;
wire   [3:0] zext_ln691_186_fu_9181_p1;
wire   [3:0] zext_ln691_183_fu_9151_p1;
wire   [3:0] add_ln691_213_fu_9185_p2;
wire   [1:0] zext_ln870_158_fu_8619_p1;
wire   [1:0] zext_ln870_157_fu_8603_p1;
wire   [1:0] add_ln691_214_fu_9195_p2;
wire   [1:0] zext_ln870_160_fu_8651_p1;
wire   [1:0] zext_ln870_159_fu_8635_p1;
wire   [1:0] add_ln691_215_fu_9205_p2;
wire   [2:0] zext_ln691_189_fu_9211_p1;
wire   [2:0] zext_ln691_188_fu_9201_p1;
wire   [2:0] add_ln691_216_fu_9215_p2;
wire   [1:0] zext_ln870_162_fu_8683_p1;
wire   [1:0] zext_ln870_161_fu_8667_p1;
wire   [1:0] add_ln691_217_fu_9225_p2;
wire   [1:0] zext_ln870_163_fu_8699_p1;
wire   [1:0] zext_ln691_169_fu_8987_p1;
wire   [1:0] add_ln691_218_fu_9235_p2;
wire   [1:0] zext_ln870_164_fu_8715_p1;
wire   [1:0] add_ln691_219_fu_9241_p2;
wire   [2:0] zext_ln691_192_fu_9247_p1;
wire   [2:0] zext_ln691_191_fu_9231_p1;
wire   [2:0] add_ln691_220_fu_9251_p2;
wire   [3:0] zext_ln691_193_fu_9257_p1;
wire   [3:0] zext_ln691_190_fu_9221_p1;
wire   [3:0] add_ln691_221_fu_9261_p2;
wire   [4:0] zext_ln691_194_fu_9267_p1;
wire   [4:0] zext_ln691_187_fu_9191_p1;
wire   [4:0] add_ln691_222_fu_9271_p2;
wire   [10:0] zext_ln691_195_fu_9277_p1;
wire   [10:0] add_ln691_206_fu_9119_p2;
wire   [0:0] tmp_224_fu_9287_p3;
wire   [0:0] xor_ln870_448_fu_9543_p2;
wire   [0:0] xor_ln870_449_fu_9549_p2;
wire   [0:0] tmp_225_fu_9295_p3;
wire   [0:0] xor_ln870_450_fu_9559_p2;
wire   [0:0] xor_ln870_451_fu_9565_p2;
wire   [0:0] tmp_226_fu_9303_p3;
wire   [0:0] xor_ln870_452_fu_9575_p2;
wire   [0:0] xor_ln870_453_fu_9581_p2;
wire   [0:0] tmp_227_fu_9311_p3;
wire   [0:0] xor_ln870_454_fu_9591_p2;
wire   [0:0] xor_ln870_455_fu_9597_p2;
wire   [0:0] tmp_228_fu_9319_p3;
wire   [0:0] xor_ln870_456_fu_9607_p2;
wire   [0:0] xor_ln870_457_fu_9613_p2;
wire   [0:0] tmp_229_fu_9327_p3;
wire   [0:0] xor_ln870_458_fu_9623_p2;
wire   [0:0] xor_ln870_459_fu_9629_p2;
wire   [0:0] tmp_230_fu_9335_p3;
wire   [0:0] xor_ln870_460_fu_9639_p2;
wire   [0:0] xor_ln870_461_fu_9645_p2;
wire   [0:0] tmp_231_fu_9343_p3;
wire   [0:0] xor_ln870_462_fu_9655_p2;
wire   [0:0] xor_ln870_463_fu_9661_p2;
wire   [0:0] tmp_232_fu_9351_p3;
wire   [0:0] xor_ln870_464_fu_9671_p2;
wire   [0:0] xor_ln870_465_fu_9677_p2;
wire   [0:0] tmp_233_fu_9359_p3;
wire   [0:0] xor_ln870_466_fu_9687_p2;
wire   [0:0] xor_ln870_467_fu_9693_p2;
wire   [0:0] tmp_234_fu_9367_p3;
wire   [0:0] xor_ln870_468_fu_9703_p2;
wire   [0:0] xor_ln870_469_fu_9709_p2;
wire   [0:0] tmp_235_fu_9375_p3;
wire   [0:0] xor_ln870_470_fu_9719_p2;
wire   [0:0] xor_ln870_471_fu_9725_p2;
wire   [0:0] tmp_236_fu_9383_p3;
wire   [0:0] xor_ln870_472_fu_9735_p2;
wire   [0:0] xor_ln870_473_fu_9741_p2;
wire   [0:0] tmp_237_fu_9391_p3;
wire   [0:0] xor_ln870_474_fu_9751_p2;
wire   [0:0] xor_ln870_475_fu_9757_p2;
wire   [0:0] tmp_238_fu_9399_p3;
wire   [0:0] xor_ln870_476_fu_9767_p2;
wire   [0:0] xor_ln870_477_fu_9773_p2;
wire   [0:0] tmp_239_fu_9407_p3;
wire   [0:0] xor_ln870_478_fu_9783_p2;
wire   [0:0] xor_ln870_479_fu_9789_p2;
wire   [0:0] tmp_240_fu_9415_p3;
wire   [0:0] xor_ln870_480_fu_9799_p2;
wire   [0:0] xor_ln870_481_fu_9805_p2;
wire   [0:0] tmp_241_fu_9423_p3;
wire   [0:0] xor_ln870_482_fu_9815_p2;
wire   [0:0] xor_ln870_483_fu_9821_p2;
wire   [0:0] tmp_242_fu_9431_p3;
wire   [0:0] xor_ln870_484_fu_9831_p2;
wire   [0:0] xor_ln870_485_fu_9837_p2;
wire   [0:0] tmp_243_fu_9439_p3;
wire   [0:0] xor_ln870_486_fu_9847_p2;
wire   [0:0] xor_ln870_487_fu_9853_p2;
wire   [0:0] tmp_244_fu_9447_p3;
wire   [0:0] xor_ln870_488_fu_9863_p2;
wire   [0:0] xor_ln870_489_fu_9869_p2;
wire   [0:0] tmp_245_fu_9455_p3;
wire   [0:0] xor_ln870_490_fu_9879_p2;
wire   [0:0] xor_ln870_491_fu_9885_p2;
wire   [0:0] tmp_246_fu_9463_p3;
wire   [0:0] xor_ln870_492_fu_9895_p2;
wire   [0:0] xor_ln870_493_fu_9901_p2;
wire   [0:0] tmp_247_fu_9471_p3;
wire   [0:0] xor_ln870_494_fu_9911_p2;
wire   [0:0] xor_ln870_495_fu_9917_p2;
wire   [0:0] tmp_248_fu_9479_p3;
wire   [0:0] xor_ln870_496_fu_9927_p2;
wire   [0:0] xor_ln870_497_fu_9933_p2;
wire   [0:0] tmp_249_fu_9487_p3;
wire   [0:0] xor_ln870_498_fu_9943_p2;
wire   [0:0] xor_ln870_499_fu_9949_p2;
wire   [0:0] tmp_250_fu_9495_p3;
wire   [0:0] xor_ln870_500_fu_9959_p2;
wire   [0:0] xor_ln870_501_fu_9965_p2;
wire   [0:0] tmp_251_fu_9503_p3;
wire   [0:0] xor_ln870_502_fu_9975_p2;
wire   [0:0] xor_ln870_503_fu_9981_p2;
wire   [0:0] tmp_252_fu_9511_p3;
wire   [0:0] xor_ln870_504_fu_9991_p2;
wire   [0:0] xor_ln870_505_fu_9997_p2;
wire   [0:0] tmp_253_fu_9519_p3;
wire   [0:0] xor_ln870_506_fu_10007_p2;
wire   [0:0] xor_ln870_507_fu_10013_p2;
wire   [0:0] tmp_254_fu_9527_p3;
wire   [0:0] xor_ln870_508_fu_10023_p2;
wire   [0:0] xor_ln870_509_fu_10029_p2;
wire   [0:0] tmp_255_fu_9535_p3;
wire   [0:0] xor_ln870_510_fu_10039_p2;
wire   [0:0] xor_ln870_511_fu_10045_p2;
wire   [10:0] select_ln271_fu_1523_p3;
wire   [10:0] zext_ln691_196_fu_10019_p1;
wire   [1:0] zext_ln870_209_fu_10035_p1;
wire   [1:0] zext_ln870_208_fu_10003_p1;
wire   [1:0] add_ln691_225_fu_10061_p2;
wire   [10:0] zext_ln691_198_fu_10067_p1;
wire   [10:0] add_ln691_224_fu_10055_p2;
wire   [1:0] zext_ln870_207_fu_9987_p1;
wire   [1:0] zext_ln870_204_fu_9939_p1;
wire   [1:0] add_ln691_227_fu_10077_p2;
wire   [1:0] zext_ln870_203_fu_9923_p1;
wire   [1:0] zext_ln870_206_fu_9971_p1;
wire   [1:0] add_ln691_228_fu_10087_p2;
wire   [2:0] zext_ln691_200_fu_10093_p1;
wire   [2:0] zext_ln691_199_fu_10083_p1;
wire   [2:0] add_ln691_229_fu_10097_p2;
wire   [10:0] zext_ln691_201_fu_10103_p1;
wire   [10:0] add_ln691_226_fu_10071_p2;
wire   [1:0] zext_ln870_205_fu_9955_p1;
wire   [1:0] zext_ln870_196_fu_9811_p1;
wire   [1:0] add_ln691_231_fu_10113_p2;
wire   [1:0] zext_ln870_195_fu_9795_p1;
wire   [1:0] zext_ln870_198_fu_9843_p1;
wire   [1:0] add_ln691_232_fu_10123_p2;
wire   [2:0] zext_ln691_203_fu_10129_p1;
wire   [2:0] zext_ln691_202_fu_10119_p1;
wire   [2:0] add_ln691_233_fu_10133_p2;
wire   [1:0] zext_ln870_197_fu_9827_p1;
wire   [1:0] zext_ln870_200_fu_9875_p1;
wire   [1:0] add_ln691_234_fu_10143_p2;
wire   [1:0] zext_ln870_199_fu_9859_p1;
wire   [1:0] zext_ln870_202_fu_9907_p1;
wire   [1:0] add_ln691_235_fu_10153_p2;
wire   [2:0] zext_ln691_206_fu_10159_p1;
wire   [2:0] zext_ln691_205_fu_10149_p1;
wire   [2:0] add_ln691_236_fu_10163_p2;
wire   [3:0] zext_ln691_207_fu_10169_p1;
wire   [3:0] zext_ln691_204_fu_10139_p1;
wire   [3:0] add_ln691_237_fu_10173_p2;
wire   [10:0] zext_ln691_208_fu_10179_p1;
wire   [10:0] add_ln691_230_fu_10107_p2;
wire   [1:0] zext_ln870_201_fu_9891_p1;
wire   [1:0] zext_ln870_180_fu_9555_p1;
wire   [1:0] add_ln691_239_fu_10189_p2;
wire   [1:0] zext_ln870_182_fu_9587_p1;
wire   [1:0] zext_ln870_181_fu_9571_p1;
wire   [1:0] add_ln691_240_fu_10199_p2;
wire   [2:0] zext_ln691_210_fu_10205_p1;
wire   [2:0] zext_ln691_209_fu_10195_p1;
wire   [2:0] add_ln691_241_fu_10209_p2;
wire   [1:0] zext_ln870_184_fu_9619_p1;
wire   [1:0] zext_ln870_183_fu_9603_p1;
wire   [1:0] add_ln691_242_fu_10219_p2;
wire   [1:0] zext_ln870_186_fu_9651_p1;
wire   [1:0] zext_ln870_185_fu_9635_p1;
wire   [1:0] add_ln691_243_fu_10229_p2;
wire   [2:0] zext_ln691_213_fu_10235_p1;
wire   [2:0] zext_ln691_212_fu_10225_p1;
wire   [2:0] add_ln691_244_fu_10239_p2;
wire   [3:0] zext_ln691_214_fu_10245_p1;
wire   [3:0] zext_ln691_211_fu_10215_p1;
wire   [3:0] add_ln691_245_fu_10249_p2;
wire   [1:0] zext_ln870_188_fu_9683_p1;
wire   [1:0] zext_ln870_187_fu_9667_p1;
wire   [1:0] add_ln691_246_fu_10259_p2;
wire   [1:0] zext_ln870_190_fu_9715_p1;
wire   [1:0] zext_ln870_189_fu_9699_p1;
wire   [1:0] add_ln691_247_fu_10269_p2;
wire   [2:0] zext_ln691_217_fu_10275_p1;
wire   [2:0] zext_ln691_216_fu_10265_p1;
wire   [2:0] add_ln691_248_fu_10279_p2;
wire   [1:0] zext_ln870_192_fu_9747_p1;
wire   [1:0] zext_ln870_191_fu_9731_p1;
wire   [1:0] add_ln691_249_fu_10289_p2;
wire   [1:0] zext_ln870_193_fu_9763_p1;
wire   [1:0] zext_ln691_197_fu_10051_p1;
wire   [1:0] add_ln691_250_fu_10299_p2;
wire   [1:0] zext_ln870_194_fu_9779_p1;
wire   [1:0] add_ln691_251_fu_10305_p2;
wire   [2:0] zext_ln691_220_fu_10311_p1;
wire   [2:0] zext_ln691_219_fu_10295_p1;
wire   [2:0] add_ln691_252_fu_10315_p2;
wire   [3:0] zext_ln691_221_fu_10321_p1;
wire   [3:0] zext_ln691_218_fu_10285_p1;
wire   [3:0] add_ln691_253_fu_10325_p2;
wire   [4:0] zext_ln691_222_fu_10331_p1;
wire   [4:0] zext_ln691_215_fu_10255_p1;
wire   [4:0] add_ln691_254_fu_10335_p2;
wire   [10:0] zext_ln691_223_fu_10341_p1;
wire   [10:0] add_ln691_238_fu_10183_p2;
wire   [31:0] nf_fu_10423_p2;
wire   [0:0] icmp_ln301_fu_10429_p2;
wire   [10:0] zext_ln890_fu_10448_p1;
wire   [0:0] icmp_ln890_fu_10452_p2;
wire   [10:0] zext_ln890_1_fu_10463_p1;
wire   [0:0] icmp_ln890_1_fu_10467_p2;
wire   [10:0] zext_ln890_2_fu_10478_p1;
wire   [0:0] icmp_ln890_2_fu_10482_p2;
wire   [0:0] icmp_ln890_3_fu_10493_p2;
wire   [10:0] zext_ln890_3_fu_10504_p1;
wire   [0:0] icmp_ln890_4_fu_10508_p2;
wire   [10:0] zext_ln890_4_fu_10519_p1;
wire   [0:0] icmp_ln890_5_fu_10523_p2;
wire   [10:0] zext_ln890_5_fu_10534_p1;
wire   [0:0] icmp_ln890_6_fu_10538_p2;
wire   [10:0] zext_ln890_6_fu_10549_p1;
wire   [0:0] icmp_ln890_7_fu_10553_p2;
wire   [0:0] result_V_7_fu_10558_p2;
wire   [0:0] result_V_6_fu_10543_p2;
wire   [0:0] result_V_5_fu_10528_p2;
wire   [0:0] result_V_4_fu_10513_p2;
wire   [0:0] result_V_3_fu_10498_p2;
wire   [0:0] result_V_2_fu_10487_p2;
wire   [0:0] result_V_1_fu_10472_p2;
wire   [0:0] result_V_fu_10457_p2;
wire    ap_CS_fsm_state4;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

StreamingFCLayer_Batch_3_Matrix_Vector_Activate_Stream_Batch_1152u_128u_32u_8u_Recast_XnorMul_Slice_apbkb #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_V_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_0_0_address0),
    .ce0(threshs_m_thresholds_V_0_0_ce0),
    .q0(threshs_m_thresholds_V_0_0_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Activate_Stream_Batch_1152u_128u_32u_8u_Recast_XnorMul_Slice_apcud #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_V_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_1_0_address0),
    .ce0(threshs_m_thresholds_V_1_0_ce0),
    .q0(threshs_m_thresholds_V_1_0_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Activate_Stream_Batch_1152u_128u_32u_8u_Recast_XnorMul_Slice_apdEe #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_V_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_2_0_address0),
    .ce0(threshs_m_thresholds_V_2_0_ce0),
    .q0(threshs_m_thresholds_V_2_0_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Activate_Stream_Batch_1152u_128u_32u_8u_Recast_XnorMul_Slice_apeOg #(
    .DataWidth( 11 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_V_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_3_0_address0),
    .ce0(threshs_m_thresholds_V_3_0_ce0),
    .q0(threshs_m_thresholds_V_3_0_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Activate_Stream_Batch_1152u_128u_32u_8u_Recast_XnorMul_Slice_apfYi #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_V_4_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_4_0_address0),
    .ce0(threshs_m_thresholds_V_4_0_ce0),
    .q0(threshs_m_thresholds_V_4_0_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Activate_Stream_Batch_1152u_128u_32u_8u_Recast_XnorMul_Slice_apg8j #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_V_5_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_5_0_address0),
    .ce0(threshs_m_thresholds_V_5_0_ce0),
    .q0(threshs_m_thresholds_V_5_0_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Activate_Stream_Batch_1152u_128u_32u_8u_Recast_XnorMul_Slice_aphbi #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_V_6_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_6_0_address0),
    .ce0(threshs_m_thresholds_V_6_0_ce0),
    .q0(threshs_m_thresholds_V_6_0_q0)
);

StreamingFCLayer_Batch_3_Matrix_Vector_Activate_Stream_Batch_1152u_128u_32u_8u_Recast_XnorMul_Slice_apibs #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
threshs_m_thresholds_V_7_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_V_7_0_address0),
    .ce0(threshs_m_thresholds_V_7_0_ce0),
    .q0(threshs_m_thresholds_V_7_0_q0)
);

StreamingFCLayer_Batch_3_mux_366_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mux_366_32_1_1_U1(
    .din0(inputBuf_V_35_fu_684),
    .din1(inputBuf_V_35_1_fu_688),
    .din2(inputBuf_V_35_2_fu_692),
    .din3(inputBuf_V_35_3_fu_696),
    .din4(inputBuf_V_35_4_fu_700),
    .din5(inputBuf_V_35_5_fu_704),
    .din6(inputBuf_V_35_6_fu_708),
    .din7(inputBuf_V_35_7_fu_712),
    .din8(inputBuf_V_35_8_fu_716),
    .din9(inputBuf_V_35_9_fu_720),
    .din10(inputBuf_V_35_10_fu_724),
    .din11(inputBuf_V_35_11_fu_728),
    .din12(inputBuf_V_35_12_fu_732),
    .din13(inputBuf_V_35_13_fu_736),
    .din14(inputBuf_V_35_14_fu_740),
    .din15(inputBuf_V_35_15_fu_744),
    .din16(inputBuf_V_35_16_fu_748),
    .din17(inputBuf_V_35_17_fu_752),
    .din18(inputBuf_V_35_18_fu_756),
    .din19(inputBuf_V_35_19_fu_760),
    .din20(inputBuf_V_35_20_fu_764),
    .din21(inputBuf_V_35_21_fu_768),
    .din22(inputBuf_V_35_22_fu_772),
    .din23(inputBuf_V_35_23_fu_776),
    .din24(inputBuf_V_35_24_fu_780),
    .din25(inputBuf_V_35_25_fu_784),
    .din26(inputBuf_V_35_26_fu_788),
    .din27(inputBuf_V_35_27_fu_792),
    .din28(inputBuf_V_35_28_fu_796),
    .din29(inputBuf_V_35_29_fu_800),
    .din30(inputBuf_V_35_30_fu_804),
    .din31(inputBuf_V_35_31_fu_808),
    .din32(inputBuf_V_35_32_fu_812),
    .din33(inputBuf_V_35_33_fu_816),
    .din34(inputBuf_V_35_34_fu_820),
    .din35(inputBuf_V_35_35_fu_824),
    .din36(tmp_2_fu_1227_p37),
    .dout(tmp_2_fu_1227_p38)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        i_reg_955 <= i_1_fu_1091_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_955 <= 20'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        nf_2_fu_828 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln289_fu_10357_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        nf_2_fu_828 <= select_ln301_fu_10435_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln289_fu_10357_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)))) begin
        sf_fu_680 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln289_fu_10357_p2 == 1'd0) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        sf_fu_680 <= sf_1_fu_10351_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        accu_V_0_0_1_fu_648 <= accu_V_0_0_fu_2897_p2;
        accu_V_0_1_1_fu_652 <= accu_V_0_1_fu_3961_p2;
        accu_V_0_2_1_fu_656 <= accu_V_0_2_fu_5025_p2;
        accu_V_0_3_1_fu_660 <= accu_V_0_3_fu_6089_p2;
        accu_V_0_4_1_fu_664 <= accu_V_0_4_fu_7153_p2;
        accu_V_0_5_1_fu_668 <= accu_V_0_5_fu_8217_p2;
        accu_V_0_6_1_fu_672 <= accu_V_0_6_fu_9281_p2;
        accu_V_0_7_1_fu_676 <= accu_V_0_7_fu_10345_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        accu_V_0_0_reg_10882 <= accu_V_0_0_fu_2897_p2;
        accu_V_0_1_reg_10887 <= accu_V_0_1_fu_3961_p2;
        accu_V_0_2_reg_10892 <= accu_V_0_2_fu_5025_p2;
        accu_V_0_3_reg_10897 <= accu_V_0_3_fu_6089_p2;
        accu_V_0_4_reg_10902 <= accu_V_0_4_fu_7153_p2;
        accu_V_0_5_reg_10907 <= accu_V_0_5_fu_8217_p2;
        accu_V_0_6_reg_10912 <= accu_V_0_6_fu_9281_p2;
        accu_V_0_7_reg_10917 <= accu_V_0_7_fu_10345_p2;
        icmp_ln289_reg_10922 <= icmp_ln289_fu_10357_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd10) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_10_fu_724 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd11) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_11_fu_728 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd12) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_12_fu_732 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd13) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_13_fu_736 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd14) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_14_fu_740 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd15) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_15_fu_744 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd16) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_16_fu_748 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd17) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_17_fu_752 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd18) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_18_fu_756 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd19) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_19_fu_760 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd1) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_1_fu_688 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd20) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_20_fu_764 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd21) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_21_fu_768 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd22) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_22_fu_772 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd23) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_23_fu_776 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd24) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_24_fu_780 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd25) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_25_fu_784 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd26) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_26_fu_788 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd27) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_27_fu_792 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd28) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_28_fu_796 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd29) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_29_fu_800 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd2) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_2_fu_692 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd30) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_30_fu_804 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd31) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_31_fu_808 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd32) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_32_fu_812 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd33) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_33_fu_816 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd34) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_34_fu_820 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln256_fu_1306_p1 == 6'd34) & ~(trunc_ln256_fu_1306_p1 == 6'd33) & ~(trunc_ln256_fu_1306_p1 == 6'd32) & ~(trunc_ln256_fu_1306_p1 == 6'd31) & ~(trunc_ln256_fu_1306_p1 == 6'd30) & ~(trunc_ln256_fu_1306_p1 == 6'd29) & ~(trunc_ln256_fu_1306_p1 == 6'd28) & ~(trunc_ln256_fu_1306_p1 == 6'd27) & ~(trunc_ln256_fu_1306_p1 == 6'd26) & ~(trunc_ln256_fu_1306_p1 == 6'd25) & ~(trunc_ln256_fu_1306_p1 == 6'd24) & ~(trunc_ln256_fu_1306_p1 == 6'd23) & ~(trunc_ln256_fu_1306_p1 == 6'd22) & ~(trunc_ln256_fu_1306_p1 == 6'd21) & ~(trunc_ln256_fu_1306_p1 == 6'd20) & ~(trunc_ln256_fu_1306_p1 == 6'd19) & ~(trunc_ln256_fu_1306_p1 == 6'd18) & ~(trunc_ln256_fu_1306_p1 == 6'd17) & ~(trunc_ln256_fu_1306_p1 == 6'd16) & ~(trunc_ln256_fu_1306_p1 == 6'd15) & ~(trunc_ln256_fu_1306_p1 == 6'd14) & ~(trunc_ln256_fu_1306_p1 == 6'd13) & ~(trunc_ln256_fu_1306_p1 == 6'd12) & ~(trunc_ln256_fu_1306_p1 == 6'd11) & ~(trunc_ln256_fu_1306_p1 == 6'd10) & ~(trunc_ln256_fu_1306_p1 == 6'd9) & ~(trunc_ln256_fu_1306_p1 == 6'd8) & ~(trunc_ln256_fu_1306_p1 == 6'd7) & ~(trunc_ln256_fu_1306_p1 == 6'd6) & ~(trunc_ln256_fu_1306_p1 == 6'd5) & ~(trunc_ln256_fu_1306_p1 == 6'd4) & ~(trunc_ln256_fu_1306_p1 == 6'd3) & ~(trunc_ln256_fu_1306_p1 == 6'd2) & ~(trunc_ln256_fu_1306_p1 == 6'd1) & ~(trunc_ln256_fu_1306_p1 == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_35_fu_824 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd3) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_3_fu_696 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd4) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_4_fu_700 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd5) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_5_fu_704 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd6) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_6_fu_708 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd7) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_7_fu_712 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd8) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_8_fu_716 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd9) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_9_fu_720 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln256_fu_1306_p1 == 6'd0) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        inputBuf_V_35_fu_684 <= in0_V_TDATA;
    end
end

always @ (*) begin
    if ((icmp_ln248_fu_1097_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln252_fu_1106_p2 == 1'd0) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        ap_phi_mux_inElem_phi_fu_969_p74 = tmp_2_fu_1227_p38;
    end else if (((~(trunc_ln256_fu_1306_p1 == 6'd34) & ~(trunc_ln256_fu_1306_p1 == 6'd33) & ~(trunc_ln256_fu_1306_p1 == 6'd32) & ~(trunc_ln256_fu_1306_p1 == 6'd31) & ~(trunc_ln256_fu_1306_p1 == 6'd30) & ~(trunc_ln256_fu_1306_p1 == 6'd29) & ~(trunc_ln256_fu_1306_p1 == 6'd28) & ~(trunc_ln256_fu_1306_p1 == 6'd27) & ~(trunc_ln256_fu_1306_p1 == 6'd26) & ~(trunc_ln256_fu_1306_p1 == 6'd25) & ~(trunc_ln256_fu_1306_p1 == 6'd24) & ~(trunc_ln256_fu_1306_p1 == 6'd23) & ~(trunc_ln256_fu_1306_p1 == 6'd22) & ~(trunc_ln256_fu_1306_p1 == 6'd21) & ~(trunc_ln256_fu_1306_p1 == 6'd20) & ~(trunc_ln256_fu_1306_p1 == 6'd19) & ~(trunc_ln256_fu_1306_p1 == 6'd18) & ~(trunc_ln256_fu_1306_p1 == 6'd17) & ~(trunc_ln256_fu_1306_p1 == 6'd16) & ~(trunc_ln256_fu_1306_p1 == 6'd15) & ~(trunc_ln256_fu_1306_p1 == 6'd14) & ~(trunc_ln256_fu_1306_p1 == 6'd13) & ~(trunc_ln256_fu_1306_p1 == 6'd12) & ~(trunc_ln256_fu_1306_p1 == 6'd11) & ~(trunc_ln256_fu_1306_p1 == 6'd10) & ~(trunc_ln256_fu_1306_p1 == 6'd9) & ~(trunc_ln256_fu_1306_p1 == 6'd8) & ~(trunc_ln256_fu_1306_p1 == 6'd7) & ~(trunc_ln256_fu_1306_p1 == 6'd6) & ~(trunc_ln256_fu_1306_p1 == 6'd5) & ~(trunc_ln256_fu_1306_p1 == 6'd4) & ~(trunc_ln256_fu_1306_p1 == 6'd3) & ~(trunc_ln256_fu_1306_p1 == 6'd2) & ~(trunc_ln256_fu_1306_p1 == 6'd1) & ~(trunc_ln256_fu_1306_p1 == 6'd0) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd34) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd33) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd32) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd31) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd30) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd29) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd28) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd27) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd26) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd25) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd24) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd23) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd22) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd21) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd20) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd19) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd18) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd17) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd16) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd15) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd14) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd13) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd12) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd11) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd10) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd9) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd8) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd7) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd6) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd5) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd4) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd3) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd2) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd1) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((trunc_ln256_fu_1306_p1 == 6'd0) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0)))) begin
        ap_phi_mux_inElem_phi_fu_969_p74 = in0_V_TDATA;
    end else begin
        ap_phi_mux_inElem_phi_fu_969_p74 = ap_phi_reg_pp0_iter0_inElem_reg_966;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op107_read_state2 == 1'b1))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln289_reg_10922 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln289_reg_10922 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_V_0_0_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_V_1_0_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_V_2_0_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_V_3_0_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_V_4_0_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_V_5_0_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_5_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_V_6_0_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_6_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_V_7_0_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_V_7_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        weights_V_TDATA_blk_n = weights_V_TVALID;
    end else begin
        weights_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln248_fu_1097_p2 == 1'd0))) begin
        weights_V_TREADY = 1'b1;
    end else begin
        weights_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln248_fu_1097_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln248_fu_1097_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accu_V_0_0_fu_2897_p2 = (zext_ln691_27_fu_2893_p1 + add_ln691_14_fu_2735_p2);

assign accu_V_0_1_fu_3961_p2 = (zext_ln691_55_fu_3957_p1 + add_ln691_46_fu_3799_p2);

assign accu_V_0_2_fu_5025_p2 = (zext_ln691_83_fu_5021_p1 + add_ln691_78_fu_4863_p2);

assign accu_V_0_3_fu_6089_p2 = (zext_ln691_111_fu_6085_p1 + add_ln691_110_fu_5927_p2);

assign accu_V_0_4_fu_7153_p2 = (zext_ln691_139_fu_7149_p1 + add_ln691_142_fu_6991_p2);

assign accu_V_0_5_fu_8217_p2 = (zext_ln691_167_fu_8213_p1 + add_ln691_174_fu_8055_p2);

assign accu_V_0_6_fu_9281_p2 = (zext_ln691_195_fu_9277_p1 + add_ln691_206_fu_9119_p2);

assign accu_V_0_7_fu_10345_p2 = (zext_ln691_223_fu_10341_p1 + add_ln691_238_fu_10183_p2);

assign add_ln691_100_fu_5831_p2 = (zext_ln870_83_fu_5667_p1 + zext_ln870_86_fu_5715_p1);

assign add_ln691_101_fu_5841_p2 = (zext_ln691_88_fu_5837_p1 + zext_ln691_87_fu_5827_p1);

assign add_ln691_102_fu_5851_p2 = (zext_ln691_89_fu_5847_p1 + add_ln691_98_fu_5815_p2);

assign add_ln691_103_fu_5857_p2 = (zext_ln870_85_fu_5699_p1 + zext_ln870_76_fu_5555_p1);

assign add_ln691_104_fu_5867_p2 = (zext_ln870_75_fu_5539_p1 + zext_ln870_78_fu_5587_p1);

assign add_ln691_105_fu_5877_p2 = (zext_ln691_91_fu_5873_p1 + zext_ln691_90_fu_5863_p1);

assign add_ln691_106_fu_5887_p2 = (zext_ln870_77_fu_5571_p1 + zext_ln870_80_fu_5619_p1);

assign add_ln691_107_fu_5897_p2 = (zext_ln870_79_fu_5603_p1 + zext_ln870_82_fu_5651_p1);

assign add_ln691_108_fu_5907_p2 = (zext_ln691_94_fu_5903_p1 + zext_ln691_93_fu_5893_p1);

assign add_ln691_109_fu_5917_p2 = (zext_ln691_95_fu_5913_p1 + zext_ln691_92_fu_5883_p1);

assign add_ln691_10_fu_2695_p2 = (zext_ln820_17_fu_2267_p1 + zext_ln820_20_fu_2339_p1);

assign add_ln691_110_fu_5927_p2 = (zext_ln691_96_fu_5923_p1 + add_ln691_102_fu_5851_p2);

assign add_ln691_111_fu_5933_p2 = (zext_ln870_81_fu_5635_p1 + zext_ln870_60_fu_5299_p1);

assign add_ln691_112_fu_5943_p2 = (zext_ln870_62_fu_5331_p1 + zext_ln870_61_fu_5315_p1);

assign add_ln691_113_fu_5953_p2 = (zext_ln691_98_fu_5949_p1 + zext_ln691_97_fu_5939_p1);

assign add_ln691_114_fu_5963_p2 = (zext_ln870_64_fu_5363_p1 + zext_ln870_63_fu_5347_p1);

assign add_ln691_115_fu_5973_p2 = (zext_ln870_66_fu_5395_p1 + zext_ln870_65_fu_5379_p1);

assign add_ln691_116_fu_5983_p2 = (zext_ln691_101_fu_5979_p1 + zext_ln691_100_fu_5969_p1);

assign add_ln691_117_fu_5993_p2 = (zext_ln691_102_fu_5989_p1 + zext_ln691_99_fu_5959_p1);

assign add_ln691_118_fu_6003_p2 = (zext_ln870_68_fu_5427_p1 + zext_ln870_67_fu_5411_p1);

assign add_ln691_119_fu_6013_p2 = (zext_ln870_70_fu_5459_p1 + zext_ln870_69_fu_5443_p1);

assign add_ln691_11_fu_2705_p2 = (zext_ln820_19_fu_2315_p1 + zext_ln820_22_fu_2387_p1);

assign add_ln691_120_fu_6023_p2 = (zext_ln691_105_fu_6019_p1 + zext_ln691_104_fu_6009_p1);

assign add_ln691_121_fu_6033_p2 = (zext_ln870_72_fu_5491_p1 + zext_ln870_71_fu_5475_p1);

assign add_ln691_122_fu_6043_p2 = (zext_ln870_73_fu_5507_p1 + zext_ln691_85_fu_5795_p1);

assign add_ln691_123_fu_6049_p2 = (add_ln691_122_fu_6043_p2 + zext_ln870_74_fu_5523_p1);

assign add_ln691_124_fu_6059_p2 = (zext_ln691_108_fu_6055_p1 + zext_ln691_107_fu_6039_p1);

assign add_ln691_125_fu_6069_p2 = (zext_ln691_109_fu_6065_p1 + zext_ln691_106_fu_6029_p1);

assign add_ln691_126_fu_6079_p2 = (zext_ln691_110_fu_6075_p1 + zext_ln691_103_fu_5999_p1);

assign add_ln691_128_fu_6863_p2 = (select_ln271_3_fu_1547_p3 + zext_ln691_112_fu_6827_p1);

assign add_ln691_129_fu_6869_p2 = (zext_ln870_119_fu_6843_p1 + zext_ln870_118_fu_6811_p1);

assign add_ln691_12_fu_2715_p2 = (zext_ln691_10_fu_2711_p1 + zext_ln691_9_fu_2701_p1);

assign add_ln691_130_fu_6879_p2 = (zext_ln691_114_fu_6875_p1 + add_ln691_128_fu_6863_p2);

assign add_ln691_131_fu_6885_p2 = (zext_ln870_117_fu_6795_p1 + zext_ln870_114_fu_6747_p1);

assign add_ln691_132_fu_6895_p2 = (zext_ln870_113_fu_6731_p1 + zext_ln870_116_fu_6779_p1);

assign add_ln691_133_fu_6905_p2 = (zext_ln691_116_fu_6901_p1 + zext_ln691_115_fu_6891_p1);

assign add_ln691_134_fu_6915_p2 = (zext_ln691_117_fu_6911_p1 + add_ln691_130_fu_6879_p2);

assign add_ln691_135_fu_6921_p2 = (zext_ln870_115_fu_6763_p1 + zext_ln870_106_fu_6619_p1);

assign add_ln691_136_fu_6931_p2 = (zext_ln870_105_fu_6603_p1 + zext_ln870_108_fu_6651_p1);

assign add_ln691_137_fu_6941_p2 = (zext_ln691_119_fu_6937_p1 + zext_ln691_118_fu_6927_p1);

assign add_ln691_138_fu_6951_p2 = (zext_ln870_107_fu_6635_p1 + zext_ln870_110_fu_6683_p1);

assign add_ln691_139_fu_6961_p2 = (zext_ln870_109_fu_6667_p1 + zext_ln870_112_fu_6715_p1);

assign add_ln691_13_fu_2725_p2 = (zext_ln691_11_fu_2721_p1 + zext_ln691_8_fu_2691_p1);

assign add_ln691_140_fu_6971_p2 = (zext_ln691_122_fu_6967_p1 + zext_ln691_121_fu_6957_p1);

assign add_ln691_141_fu_6981_p2 = (zext_ln691_123_fu_6977_p1 + zext_ln691_120_fu_6947_p1);

assign add_ln691_142_fu_6991_p2 = (zext_ln691_124_fu_6987_p1 + add_ln691_134_fu_6915_p2);

assign add_ln691_143_fu_6997_p2 = (zext_ln870_111_fu_6699_p1 + zext_ln870_90_fu_6363_p1);

assign add_ln691_144_fu_7007_p2 = (zext_ln870_92_fu_6395_p1 + zext_ln870_91_fu_6379_p1);

assign add_ln691_145_fu_7017_p2 = (zext_ln691_126_fu_7013_p1 + zext_ln691_125_fu_7003_p1);

assign add_ln691_146_fu_7027_p2 = (zext_ln870_94_fu_6427_p1 + zext_ln870_93_fu_6411_p1);

assign add_ln691_147_fu_7037_p2 = (zext_ln870_96_fu_6459_p1 + zext_ln870_95_fu_6443_p1);

assign add_ln691_148_fu_7047_p2 = (zext_ln691_129_fu_7043_p1 + zext_ln691_128_fu_7033_p1);

assign add_ln691_149_fu_7057_p2 = (zext_ln691_130_fu_7053_p1 + zext_ln691_127_fu_7023_p1);

assign add_ln691_14_fu_2735_p2 = (zext_ln691_12_fu_2731_p1 + add_ln691_6_fu_2659_p2);

assign add_ln691_150_fu_7067_p2 = (zext_ln870_98_fu_6491_p1 + zext_ln870_97_fu_6475_p1);

assign add_ln691_151_fu_7077_p2 = (zext_ln870_100_fu_6523_p1 + zext_ln870_99_fu_6507_p1);

assign add_ln691_152_fu_7087_p2 = (zext_ln691_133_fu_7083_p1 + zext_ln691_132_fu_7073_p1);

assign add_ln691_153_fu_7097_p2 = (zext_ln870_102_fu_6555_p1 + zext_ln870_101_fu_6539_p1);

assign add_ln691_154_fu_7107_p2 = (zext_ln870_103_fu_6571_p1 + zext_ln691_113_fu_6859_p1);

assign add_ln691_155_fu_7113_p2 = (add_ln691_154_fu_7107_p2 + zext_ln870_104_fu_6587_p1);

assign add_ln691_156_fu_7123_p2 = (zext_ln691_136_fu_7119_p1 + zext_ln691_135_fu_7103_p1);

assign add_ln691_157_fu_7133_p2 = (zext_ln691_137_fu_7129_p1 + zext_ln691_134_fu_7093_p1);

assign add_ln691_158_fu_7143_p2 = (zext_ln691_138_fu_7139_p1 + zext_ln691_131_fu_7063_p1);

assign add_ln691_15_fu_2741_p2 = (zext_ln820_21_fu_2363_p1 + zext_ln820_fu_1859_p1);

assign add_ln691_160_fu_7927_p2 = (select_ln271_2_fu_1539_p3 + zext_ln691_140_fu_7891_p1);

assign add_ln691_161_fu_7933_p2 = (zext_ln870_149_fu_7907_p1 + zext_ln870_148_fu_7875_p1);

assign add_ln691_162_fu_7943_p2 = (zext_ln691_142_fu_7939_p1 + add_ln691_160_fu_7927_p2);

assign add_ln691_163_fu_7949_p2 = (zext_ln870_147_fu_7859_p1 + zext_ln870_144_fu_7811_p1);

assign add_ln691_164_fu_7959_p2 = (zext_ln870_143_fu_7795_p1 + zext_ln870_146_fu_7843_p1);

assign add_ln691_165_fu_7969_p2 = (zext_ln691_144_fu_7965_p1 + zext_ln691_143_fu_7955_p1);

assign add_ln691_166_fu_7979_p2 = (zext_ln691_145_fu_7975_p1 + add_ln691_162_fu_7943_p2);

assign add_ln691_167_fu_7985_p2 = (zext_ln870_145_fu_7827_p1 + zext_ln870_136_fu_7683_p1);

assign add_ln691_168_fu_7995_p2 = (zext_ln870_135_fu_7667_p1 + zext_ln870_138_fu_7715_p1);

assign add_ln691_169_fu_8005_p2 = (zext_ln691_147_fu_8001_p1 + zext_ln691_146_fu_7991_p1);

assign add_ln691_16_fu_2751_p2 = (zext_ln820_2_fu_1907_p1 + zext_ln820_1_fu_1883_p1);

assign add_ln691_170_fu_8015_p2 = (zext_ln870_137_fu_7699_p1 + zext_ln870_140_fu_7747_p1);

assign add_ln691_171_fu_8025_p2 = (zext_ln870_139_fu_7731_p1 + zext_ln870_142_fu_7779_p1);

assign add_ln691_172_fu_8035_p2 = (zext_ln691_150_fu_8031_p1 + zext_ln691_149_fu_8021_p1);

assign add_ln691_173_fu_8045_p2 = (zext_ln691_151_fu_8041_p1 + zext_ln691_148_fu_8011_p1);

assign add_ln691_174_fu_8055_p2 = (zext_ln691_152_fu_8051_p1 + add_ln691_166_fu_7979_p2);

assign add_ln691_175_fu_8061_p2 = (zext_ln870_141_fu_7763_p1 + zext_ln870_120_fu_7427_p1);

assign add_ln691_176_fu_8071_p2 = (zext_ln870_122_fu_7459_p1 + zext_ln870_121_fu_7443_p1);

assign add_ln691_177_fu_8081_p2 = (zext_ln691_154_fu_8077_p1 + zext_ln691_153_fu_8067_p1);

assign add_ln691_178_fu_8091_p2 = (zext_ln870_124_fu_7491_p1 + zext_ln870_123_fu_7475_p1);

assign add_ln691_179_fu_8101_p2 = (zext_ln870_126_fu_7523_p1 + zext_ln870_125_fu_7507_p1);

assign add_ln691_17_fu_2761_p2 = (zext_ln691_14_fu_2757_p1 + zext_ln691_13_fu_2747_p1);

assign add_ln691_180_fu_8111_p2 = (zext_ln691_157_fu_8107_p1 + zext_ln691_156_fu_8097_p1);

assign add_ln691_181_fu_8121_p2 = (zext_ln691_158_fu_8117_p1 + zext_ln691_155_fu_8087_p1);

assign add_ln691_182_fu_8131_p2 = (zext_ln870_128_fu_7555_p1 + zext_ln870_127_fu_7539_p1);

assign add_ln691_183_fu_8141_p2 = (zext_ln870_130_fu_7587_p1 + zext_ln870_129_fu_7571_p1);

assign add_ln691_184_fu_8151_p2 = (zext_ln691_161_fu_8147_p1 + zext_ln691_160_fu_8137_p1);

assign add_ln691_185_fu_8161_p2 = (zext_ln870_132_fu_7619_p1 + zext_ln870_131_fu_7603_p1);

assign add_ln691_186_fu_8171_p2 = (zext_ln870_133_fu_7635_p1 + zext_ln691_141_fu_7923_p1);

assign add_ln691_187_fu_8177_p2 = (add_ln691_186_fu_8171_p2 + zext_ln870_134_fu_7651_p1);

assign add_ln691_188_fu_8187_p2 = (zext_ln691_164_fu_8183_p1 + zext_ln691_163_fu_8167_p1);

assign add_ln691_189_fu_8197_p2 = (zext_ln691_165_fu_8193_p1 + zext_ln691_162_fu_8157_p1);

assign add_ln691_18_fu_2771_p2 = (zext_ln820_4_fu_1955_p1 + zext_ln820_3_fu_1931_p1);

assign add_ln691_190_fu_8207_p2 = (zext_ln691_166_fu_8203_p1 + zext_ln691_159_fu_8127_p1);

assign add_ln691_192_fu_8991_p2 = (select_ln271_1_fu_1531_p3 + zext_ln691_168_fu_8955_p1);

assign add_ln691_193_fu_8997_p2 = (zext_ln870_179_fu_8971_p1 + zext_ln870_178_fu_8939_p1);

assign add_ln691_194_fu_9007_p2 = (zext_ln691_170_fu_9003_p1 + add_ln691_192_fu_8991_p2);

assign add_ln691_195_fu_9013_p2 = (zext_ln870_177_fu_8923_p1 + zext_ln870_174_fu_8875_p1);

assign add_ln691_196_fu_9023_p2 = (zext_ln870_173_fu_8859_p1 + zext_ln870_176_fu_8907_p1);

assign add_ln691_197_fu_9033_p2 = (zext_ln691_172_fu_9029_p1 + zext_ln691_171_fu_9019_p1);

assign add_ln691_198_fu_9043_p2 = (zext_ln691_173_fu_9039_p1 + add_ln691_194_fu_9007_p2);

assign add_ln691_199_fu_9049_p2 = (zext_ln870_175_fu_8891_p1 + zext_ln870_166_fu_8747_p1);

assign add_ln691_19_fu_2781_p2 = (zext_ln820_6_fu_2003_p1 + zext_ln820_5_fu_1979_p1);

assign add_ln691_1_fu_2613_p2 = (zext_ln820_29_fu_2579_p1 + zext_ln820_28_fu_2531_p1);

assign add_ln691_200_fu_9059_p2 = (zext_ln870_165_fu_8731_p1 + zext_ln870_168_fu_8779_p1);

assign add_ln691_201_fu_9069_p2 = (zext_ln691_175_fu_9065_p1 + zext_ln691_174_fu_9055_p1);

assign add_ln691_202_fu_9079_p2 = (zext_ln870_167_fu_8763_p1 + zext_ln870_170_fu_8811_p1);

assign add_ln691_203_fu_9089_p2 = (zext_ln870_169_fu_8795_p1 + zext_ln870_172_fu_8843_p1);

assign add_ln691_204_fu_9099_p2 = (zext_ln691_178_fu_9095_p1 + zext_ln691_177_fu_9085_p1);

assign add_ln691_205_fu_9109_p2 = (zext_ln691_179_fu_9105_p1 + zext_ln691_176_fu_9075_p1);

assign add_ln691_206_fu_9119_p2 = (zext_ln691_180_fu_9115_p1 + add_ln691_198_fu_9043_p2);

assign add_ln691_207_fu_9125_p2 = (zext_ln870_171_fu_8827_p1 + zext_ln870_150_fu_8491_p1);

assign add_ln691_208_fu_9135_p2 = (zext_ln870_152_fu_8523_p1 + zext_ln870_151_fu_8507_p1);

assign add_ln691_209_fu_9145_p2 = (zext_ln691_182_fu_9141_p1 + zext_ln691_181_fu_9131_p1);

assign add_ln691_20_fu_2791_p2 = (zext_ln691_17_fu_2787_p1 + zext_ln691_16_fu_2777_p1);

assign add_ln691_210_fu_9155_p2 = (zext_ln870_154_fu_8555_p1 + zext_ln870_153_fu_8539_p1);

assign add_ln691_211_fu_9165_p2 = (zext_ln870_156_fu_8587_p1 + zext_ln870_155_fu_8571_p1);

assign add_ln691_212_fu_9175_p2 = (zext_ln691_185_fu_9171_p1 + zext_ln691_184_fu_9161_p1);

assign add_ln691_213_fu_9185_p2 = (zext_ln691_186_fu_9181_p1 + zext_ln691_183_fu_9151_p1);

assign add_ln691_214_fu_9195_p2 = (zext_ln870_158_fu_8619_p1 + zext_ln870_157_fu_8603_p1);

assign add_ln691_215_fu_9205_p2 = (zext_ln870_160_fu_8651_p1 + zext_ln870_159_fu_8635_p1);

assign add_ln691_216_fu_9215_p2 = (zext_ln691_189_fu_9211_p1 + zext_ln691_188_fu_9201_p1);

assign add_ln691_217_fu_9225_p2 = (zext_ln870_162_fu_8683_p1 + zext_ln870_161_fu_8667_p1);

assign add_ln691_218_fu_9235_p2 = (zext_ln870_163_fu_8699_p1 + zext_ln691_169_fu_8987_p1);

assign add_ln691_219_fu_9241_p2 = (add_ln691_218_fu_9235_p2 + zext_ln870_164_fu_8715_p1);

assign add_ln691_21_fu_2801_p2 = (zext_ln691_18_fu_2797_p1 + zext_ln691_15_fu_2767_p1);

assign add_ln691_220_fu_9251_p2 = (zext_ln691_192_fu_9247_p1 + zext_ln691_191_fu_9231_p1);

assign add_ln691_221_fu_9261_p2 = (zext_ln691_193_fu_9257_p1 + zext_ln691_190_fu_9221_p1);

assign add_ln691_222_fu_9271_p2 = (zext_ln691_194_fu_9267_p1 + zext_ln691_187_fu_9191_p1);

assign add_ln691_224_fu_10055_p2 = (select_ln271_fu_1523_p3 + zext_ln691_196_fu_10019_p1);

assign add_ln691_225_fu_10061_p2 = (zext_ln870_209_fu_10035_p1 + zext_ln870_208_fu_10003_p1);

assign add_ln691_226_fu_10071_p2 = (zext_ln691_198_fu_10067_p1 + add_ln691_224_fu_10055_p2);

assign add_ln691_227_fu_10077_p2 = (zext_ln870_207_fu_9987_p1 + zext_ln870_204_fu_9939_p1);

assign add_ln691_228_fu_10087_p2 = (zext_ln870_203_fu_9923_p1 + zext_ln870_206_fu_9971_p1);

assign add_ln691_229_fu_10097_p2 = (zext_ln691_200_fu_10093_p1 + zext_ln691_199_fu_10083_p1);

assign add_ln691_22_fu_2811_p2 = (zext_ln820_8_fu_2051_p1 + zext_ln820_7_fu_2027_p1);

assign add_ln691_230_fu_10107_p2 = (zext_ln691_201_fu_10103_p1 + add_ln691_226_fu_10071_p2);

assign add_ln691_231_fu_10113_p2 = (zext_ln870_205_fu_9955_p1 + zext_ln870_196_fu_9811_p1);

assign add_ln691_232_fu_10123_p2 = (zext_ln870_195_fu_9795_p1 + zext_ln870_198_fu_9843_p1);

assign add_ln691_233_fu_10133_p2 = (zext_ln691_203_fu_10129_p1 + zext_ln691_202_fu_10119_p1);

assign add_ln691_234_fu_10143_p2 = (zext_ln870_197_fu_9827_p1 + zext_ln870_200_fu_9875_p1);

assign add_ln691_235_fu_10153_p2 = (zext_ln870_199_fu_9859_p1 + zext_ln870_202_fu_9907_p1);

assign add_ln691_236_fu_10163_p2 = (zext_ln691_206_fu_10159_p1 + zext_ln691_205_fu_10149_p1);

assign add_ln691_237_fu_10173_p2 = (zext_ln691_207_fu_10169_p1 + zext_ln691_204_fu_10139_p1);

assign add_ln691_238_fu_10183_p2 = (zext_ln691_208_fu_10179_p1 + add_ln691_230_fu_10107_p2);

assign add_ln691_239_fu_10189_p2 = (zext_ln870_201_fu_9891_p1 + zext_ln870_180_fu_9555_p1);

assign add_ln691_23_fu_2821_p2 = (zext_ln820_10_fu_2099_p1 + zext_ln820_9_fu_2075_p1);

assign add_ln691_240_fu_10199_p2 = (zext_ln870_182_fu_9587_p1 + zext_ln870_181_fu_9571_p1);

assign add_ln691_241_fu_10209_p2 = (zext_ln691_210_fu_10205_p1 + zext_ln691_209_fu_10195_p1);

assign add_ln691_242_fu_10219_p2 = (zext_ln870_184_fu_9619_p1 + zext_ln870_183_fu_9603_p1);

assign add_ln691_243_fu_10229_p2 = (zext_ln870_186_fu_9651_p1 + zext_ln870_185_fu_9635_p1);

assign add_ln691_244_fu_10239_p2 = (zext_ln691_213_fu_10235_p1 + zext_ln691_212_fu_10225_p1);

assign add_ln691_245_fu_10249_p2 = (zext_ln691_214_fu_10245_p1 + zext_ln691_211_fu_10215_p1);

assign add_ln691_246_fu_10259_p2 = (zext_ln870_188_fu_9683_p1 + zext_ln870_187_fu_9667_p1);

assign add_ln691_247_fu_10269_p2 = (zext_ln870_190_fu_9715_p1 + zext_ln870_189_fu_9699_p1);

assign add_ln691_248_fu_10279_p2 = (zext_ln691_217_fu_10275_p1 + zext_ln691_216_fu_10265_p1);

assign add_ln691_249_fu_10289_p2 = (zext_ln870_192_fu_9747_p1 + zext_ln870_191_fu_9731_p1);

assign add_ln691_24_fu_2831_p2 = (zext_ln691_21_fu_2827_p1 + zext_ln691_20_fu_2817_p1);

assign add_ln691_250_fu_10299_p2 = (zext_ln870_193_fu_9763_p1 + zext_ln691_197_fu_10051_p1);

assign add_ln691_251_fu_10305_p2 = (add_ln691_250_fu_10299_p2 + zext_ln870_194_fu_9779_p1);

assign add_ln691_252_fu_10315_p2 = (zext_ln691_220_fu_10311_p1 + zext_ln691_219_fu_10295_p1);

assign add_ln691_253_fu_10325_p2 = (zext_ln691_221_fu_10321_p1 + zext_ln691_218_fu_10285_p1);

assign add_ln691_254_fu_10335_p2 = (zext_ln691_222_fu_10331_p1 + zext_ln691_215_fu_10255_p1);

assign add_ln691_25_fu_2841_p2 = (zext_ln820_12_fu_2147_p1 + zext_ln820_11_fu_2123_p1);

assign add_ln691_26_fu_2851_p2 = (zext_ln820_13_fu_2171_p1 + zext_ln691_1_fu_2603_p1);

assign add_ln691_27_fu_2857_p2 = (add_ln691_26_fu_2851_p2 + zext_ln820_14_fu_2195_p1);

assign add_ln691_28_fu_2867_p2 = (zext_ln691_24_fu_2863_p1 + zext_ln691_23_fu_2847_p1);

assign add_ln691_29_fu_2877_p2 = (zext_ln691_25_fu_2873_p1 + zext_ln691_22_fu_2837_p1);

assign add_ln691_2_fu_2623_p2 = (zext_ln691_2_fu_2619_p1 + add_ln691_fu_2607_p2);

assign add_ln691_30_fu_2887_p2 = (zext_ln691_26_fu_2883_p1 + zext_ln691_19_fu_2807_p1);

assign add_ln691_32_fu_3671_p2 = (select_ln271_6_fu_1571_p3 + zext_ln691_28_fu_3635_p1);

assign add_ln691_33_fu_3677_p2 = (zext_ln870_29_fu_3651_p1 + zext_ln870_28_fu_3619_p1);

assign add_ln691_34_fu_3687_p2 = (zext_ln691_30_fu_3683_p1 + add_ln691_32_fu_3671_p2);

assign add_ln691_35_fu_3693_p2 = (zext_ln870_27_fu_3603_p1 + zext_ln870_24_fu_3555_p1);

assign add_ln691_36_fu_3703_p2 = (zext_ln870_23_fu_3539_p1 + zext_ln870_26_fu_3587_p1);

assign add_ln691_37_fu_3713_p2 = (zext_ln691_32_fu_3709_p1 + zext_ln691_31_fu_3699_p1);

assign add_ln691_38_fu_3723_p2 = (zext_ln691_33_fu_3719_p1 + add_ln691_34_fu_3687_p2);

assign add_ln691_39_fu_3729_p2 = (zext_ln870_25_fu_3571_p1 + zext_ln870_16_fu_3427_p1);

assign add_ln691_3_fu_2629_p2 = (zext_ln820_27_fu_2507_p1 + zext_ln820_24_fu_2435_p1);

assign add_ln691_40_fu_3739_p2 = (zext_ln870_15_fu_3411_p1 + zext_ln870_18_fu_3459_p1);

assign add_ln691_41_fu_3749_p2 = (zext_ln691_35_fu_3745_p1 + zext_ln691_34_fu_3735_p1);

assign add_ln691_42_fu_3759_p2 = (zext_ln870_17_fu_3443_p1 + zext_ln870_20_fu_3491_p1);

assign add_ln691_43_fu_3769_p2 = (zext_ln870_19_fu_3475_p1 + zext_ln870_22_fu_3523_p1);

assign add_ln691_44_fu_3779_p2 = (zext_ln691_38_fu_3775_p1 + zext_ln691_37_fu_3765_p1);

assign add_ln691_45_fu_3789_p2 = (zext_ln691_39_fu_3785_p1 + zext_ln691_36_fu_3755_p1);

assign add_ln691_46_fu_3799_p2 = (zext_ln691_40_fu_3795_p1 + add_ln691_38_fu_3723_p2);

assign add_ln691_47_fu_3805_p2 = (zext_ln870_21_fu_3507_p1 + zext_ln870_fu_3171_p1);

assign add_ln691_48_fu_3815_p2 = (zext_ln870_2_fu_3203_p1 + zext_ln870_1_fu_3187_p1);

assign add_ln691_49_fu_3825_p2 = (zext_ln691_42_fu_3821_p1 + zext_ln691_41_fu_3811_p1);

assign add_ln691_4_fu_2639_p2 = (zext_ln820_23_fu_2411_p1 + zext_ln820_26_fu_2483_p1);

assign add_ln691_50_fu_3835_p2 = (zext_ln870_4_fu_3235_p1 + zext_ln870_3_fu_3219_p1);

assign add_ln691_51_fu_3845_p2 = (zext_ln870_6_fu_3267_p1 + zext_ln870_5_fu_3251_p1);

assign add_ln691_52_fu_3855_p2 = (zext_ln691_45_fu_3851_p1 + zext_ln691_44_fu_3841_p1);

assign add_ln691_53_fu_3865_p2 = (zext_ln691_46_fu_3861_p1 + zext_ln691_43_fu_3831_p1);

assign add_ln691_54_fu_3875_p2 = (zext_ln870_8_fu_3299_p1 + zext_ln870_7_fu_3283_p1);

assign add_ln691_55_fu_3885_p2 = (zext_ln870_10_fu_3331_p1 + zext_ln870_9_fu_3315_p1);

assign add_ln691_56_fu_3895_p2 = (zext_ln691_49_fu_3891_p1 + zext_ln691_48_fu_3881_p1);

assign add_ln691_57_fu_3905_p2 = (zext_ln870_12_fu_3363_p1 + zext_ln870_11_fu_3347_p1);

assign add_ln691_58_fu_3915_p2 = (zext_ln870_13_fu_3379_p1 + zext_ln691_29_fu_3667_p1);

assign add_ln691_59_fu_3921_p2 = (add_ln691_58_fu_3915_p2 + zext_ln870_14_fu_3395_p1);

assign add_ln691_5_fu_2649_p2 = (zext_ln691_4_fu_2645_p1 + zext_ln691_3_fu_2635_p1);

assign add_ln691_60_fu_3931_p2 = (zext_ln691_52_fu_3927_p1 + zext_ln691_51_fu_3911_p1);

assign add_ln691_61_fu_3941_p2 = (zext_ln691_53_fu_3937_p1 + zext_ln691_50_fu_3901_p1);

assign add_ln691_62_fu_3951_p2 = (zext_ln691_54_fu_3947_p1 + zext_ln691_47_fu_3871_p1);

assign add_ln691_64_fu_4735_p2 = (select_ln271_5_fu_1563_p3 + zext_ln691_56_fu_4699_p1);

assign add_ln691_65_fu_4741_p2 = (zext_ln870_59_fu_4715_p1 + zext_ln870_58_fu_4683_p1);

assign add_ln691_66_fu_4751_p2 = (zext_ln691_58_fu_4747_p1 + add_ln691_64_fu_4735_p2);

assign add_ln691_67_fu_4757_p2 = (zext_ln870_57_fu_4667_p1 + zext_ln870_54_fu_4619_p1);

assign add_ln691_68_fu_4767_p2 = (zext_ln870_53_fu_4603_p1 + zext_ln870_56_fu_4651_p1);

assign add_ln691_69_fu_4777_p2 = (zext_ln691_60_fu_4773_p1 + zext_ln691_59_fu_4763_p1);

assign add_ln691_6_fu_2659_p2 = (zext_ln691_5_fu_2655_p1 + add_ln691_2_fu_2623_p2);

assign add_ln691_70_fu_4787_p2 = (zext_ln691_61_fu_4783_p1 + add_ln691_66_fu_4751_p2);

assign add_ln691_71_fu_4793_p2 = (zext_ln870_55_fu_4635_p1 + zext_ln870_46_fu_4491_p1);

assign add_ln691_72_fu_4803_p2 = (zext_ln870_45_fu_4475_p1 + zext_ln870_48_fu_4523_p1);

assign add_ln691_73_fu_4813_p2 = (zext_ln691_63_fu_4809_p1 + zext_ln691_62_fu_4799_p1);

assign add_ln691_74_fu_4823_p2 = (zext_ln870_47_fu_4507_p1 + zext_ln870_50_fu_4555_p1);

assign add_ln691_75_fu_4833_p2 = (zext_ln870_49_fu_4539_p1 + zext_ln870_52_fu_4587_p1);

assign add_ln691_76_fu_4843_p2 = (zext_ln691_66_fu_4839_p1 + zext_ln691_65_fu_4829_p1);

assign add_ln691_77_fu_4853_p2 = (zext_ln691_67_fu_4849_p1 + zext_ln691_64_fu_4819_p1);

assign add_ln691_78_fu_4863_p2 = (zext_ln691_68_fu_4859_p1 + add_ln691_70_fu_4787_p2);

assign add_ln691_79_fu_4869_p2 = (zext_ln870_51_fu_4571_p1 + zext_ln870_30_fu_4235_p1);

assign add_ln691_7_fu_2665_p2 = (zext_ln820_25_fu_2459_p1 + zext_ln820_16_fu_2243_p1);

assign add_ln691_80_fu_4879_p2 = (zext_ln870_32_fu_4267_p1 + zext_ln870_31_fu_4251_p1);

assign add_ln691_81_fu_4889_p2 = (zext_ln691_70_fu_4885_p1 + zext_ln691_69_fu_4875_p1);

assign add_ln691_82_fu_4899_p2 = (zext_ln870_34_fu_4299_p1 + zext_ln870_33_fu_4283_p1);

assign add_ln691_83_fu_4909_p2 = (zext_ln870_36_fu_4331_p1 + zext_ln870_35_fu_4315_p1);

assign add_ln691_84_fu_4919_p2 = (zext_ln691_73_fu_4915_p1 + zext_ln691_72_fu_4905_p1);

assign add_ln691_85_fu_4929_p2 = (zext_ln691_74_fu_4925_p1 + zext_ln691_71_fu_4895_p1);

assign add_ln691_86_fu_4939_p2 = (zext_ln870_38_fu_4363_p1 + zext_ln870_37_fu_4347_p1);

assign add_ln691_87_fu_4949_p2 = (zext_ln870_40_fu_4395_p1 + zext_ln870_39_fu_4379_p1);

assign add_ln691_88_fu_4959_p2 = (zext_ln691_77_fu_4955_p1 + zext_ln691_76_fu_4945_p1);

assign add_ln691_89_fu_4969_p2 = (zext_ln870_42_fu_4427_p1 + zext_ln870_41_fu_4411_p1);

assign add_ln691_8_fu_2675_p2 = (zext_ln820_15_fu_2219_p1 + zext_ln820_18_fu_2291_p1);

assign add_ln691_90_fu_4979_p2 = (zext_ln870_43_fu_4443_p1 + zext_ln691_57_fu_4731_p1);

assign add_ln691_91_fu_4985_p2 = (add_ln691_90_fu_4979_p2 + zext_ln870_44_fu_4459_p1);

assign add_ln691_92_fu_4995_p2 = (zext_ln691_80_fu_4991_p1 + zext_ln691_79_fu_4975_p1);

assign add_ln691_93_fu_5005_p2 = (zext_ln691_81_fu_5001_p1 + zext_ln691_78_fu_4965_p1);

assign add_ln691_94_fu_5015_p2 = (zext_ln691_82_fu_5011_p1 + zext_ln691_75_fu_4935_p1);

assign add_ln691_96_fu_5799_p2 = (select_ln271_4_fu_1555_p3 + zext_ln691_84_fu_5763_p1);

assign add_ln691_97_fu_5805_p2 = (zext_ln870_89_fu_5779_p1 + zext_ln870_88_fu_5747_p1);

assign add_ln691_98_fu_5815_p2 = (zext_ln691_86_fu_5811_p1 + add_ln691_96_fu_5799_p2);

assign add_ln691_99_fu_5821_p2 = (zext_ln870_87_fu_5731_p1 + zext_ln870_84_fu_5683_p1);

assign add_ln691_9_fu_2685_p2 = (zext_ln691_7_fu_2681_p1 + zext_ln691_6_fu_2671_p1);

assign add_ln691_fu_2607_p2 = (select_ln271_7_fu_1579_p3 + zext_ln691_fu_2555_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((in0_V_TVALID == 1'b0) & (ap_predicate_op107_read_state2 == 1'b1)))) | ((out_V_TREADY == 1'b0) & (icmp_ln289_reg_10922 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((in0_V_TVALID == 1'b0) & (ap_predicate_op107_read_state2 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((out_V_TREADY == 1'b0) & (icmp_ln289_reg_10922 == 1'd1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((in0_V_TVALID == 1'b0) & (ap_predicate_op107_read_state2 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((out_V_TREADY == 1'b0) & (icmp_ln289_reg_10922 == 1'd1)))));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = (((weights_V_TVALID == 1'b0) & (icmp_ln248_fu_1097_p2 == 1'd0)) | ((in0_V_TVALID == 1'b0) & (ap_predicate_op107_read_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_io = ((out_V_TREADY == 1'b0) & (icmp_ln289_reg_10922 == 1'd1));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((out_V_TREADY == 1'b0) & (icmp_ln289_reg_10922 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_inElem_reg_966 = 'bx;

always @ (*) begin
    ap_predicate_op107_read_state2 = ((icmp_ln252_fu_1106_p2 == 1'd1) & (icmp_ln248_fu_1097_p2 == 1'd0));
end

assign i_1_fu_1091_p2 = (i_reg_955 + 20'd1);

assign icmp_ln248_fu_1097_p2 = ((i_reg_955 == 20'd589824) ? 1'b1 : 1'b0);

assign icmp_ln252_fu_1106_p2 = ((nf_2_fu_828 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_1517_p2 = ((sf_fu_680 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_10357_p2 = ((sf_1_fu_10351_p2 == 32'd36) ? 1'b1 : 1'b0);

assign icmp_ln301_fu_10429_p2 = ((nf_fu_10423_p2 == 32'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1_fu_10467_p2 = ((accu_V_0_1_reg_10887 < zext_ln890_1_fu_10463_p1) ? 1'b1 : 1'b0);

assign icmp_ln890_2_fu_10482_p2 = ((accu_V_0_2_reg_10892 < zext_ln890_2_fu_10478_p1) ? 1'b1 : 1'b0);

assign icmp_ln890_3_fu_10493_p2 = ((accu_V_0_3_reg_10897 < threshs_m_thresholds_V_3_0_q0) ? 1'b1 : 1'b0);

assign icmp_ln890_4_fu_10508_p2 = ((accu_V_0_4_reg_10902 < zext_ln890_3_fu_10504_p1) ? 1'b1 : 1'b0);

assign icmp_ln890_5_fu_10523_p2 = ((accu_V_0_5_reg_10907 < zext_ln890_4_fu_10519_p1) ? 1'b1 : 1'b0);

assign icmp_ln890_6_fu_10538_p2 = ((accu_V_0_6_reg_10912 < zext_ln890_5_fu_10534_p1) ? 1'b1 : 1'b0);

assign icmp_ln890_7_fu_10553_p2 = ((accu_V_0_7_reg_10917 < zext_ln890_6_fu_10549_p1) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_10452_p2 = ((accu_V_0_0_reg_10882 < zext_ln890_fu_10448_p1) ? 1'b1 : 1'b0);

assign idxprom2_i_fu_10411_p1 = nf_2_fu_828;

assign nf_fu_10423_p2 = (nf_2_fu_828 + 32'd1);

assign out_V_TDATA = {{{{{{{{result_V_7_fu_10558_p2}, {result_V_6_fu_10543_p2}}, {result_V_5_fu_10528_p2}}, {result_V_4_fu_10513_p2}}, {result_V_3_fu_10498_p2}}, {result_V_2_fu_10487_p2}}, {result_V_1_fu_10472_p2}}, {result_V_fu_10457_p2}};

assign p_Result_0_10_fu_2103_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd11];

assign p_Result_0_11_fu_2127_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd12];

assign p_Result_0_12_fu_2151_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd13];

assign p_Result_0_13_fu_2175_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd14];

assign p_Result_0_14_fu_2199_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd15];

assign p_Result_0_15_fu_2223_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd16];

assign p_Result_0_16_fu_2247_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd17];

assign p_Result_0_17_fu_2271_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd18];

assign p_Result_0_18_fu_2295_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd19];

assign p_Result_0_19_fu_2319_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd20];

assign p_Result_0_1_fu_1863_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd1];

assign p_Result_0_20_fu_2343_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd21];

assign p_Result_0_21_fu_2367_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd22];

assign p_Result_0_22_fu_2391_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd23];

assign p_Result_0_23_fu_2415_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd24];

assign p_Result_0_24_fu_2439_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd25];

assign p_Result_0_25_fu_2463_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd26];

assign p_Result_0_26_fu_2487_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd27];

assign p_Result_0_27_fu_2511_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd28];

assign p_Result_0_28_fu_2535_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd29];

assign p_Result_0_29_fu_2559_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd30];

assign p_Result_0_2_fu_1887_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd2];

assign p_Result_0_30_fu_2583_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd31];

assign p_Result_0_3_fu_1911_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd3];

assign p_Result_0_4_fu_1935_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd4];

assign p_Result_0_5_fu_1959_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd5];

assign p_Result_0_6_fu_1983_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd6];

assign p_Result_0_7_fu_2007_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd7];

assign p_Result_0_8_fu_2031_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd8];

assign p_Result_0_9_fu_2055_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd9];

assign p_Result_0_s_fu_2079_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd10];

assign p_Result_1_fu_1839_p3 = ap_phi_mux_inElem_phi_fu_969_p74[32'd0];

assign result_V_1_fu_10472_p2 = (icmp_ln890_1_fu_10467_p2 ^ 1'd1);

assign result_V_2_fu_10487_p2 = (icmp_ln890_2_fu_10482_p2 ^ 1'd1);

assign result_V_3_fu_10498_p2 = (icmp_ln890_3_fu_10493_p2 ^ 1'd1);

assign result_V_4_fu_10513_p2 = (icmp_ln890_4_fu_10508_p2 ^ 1'd1);

assign result_V_5_fu_10528_p2 = (icmp_ln890_5_fu_10523_p2 ^ 1'd1);

assign result_V_6_fu_10543_p2 = (icmp_ln890_6_fu_10538_p2 ^ 1'd1);

assign result_V_7_fu_10558_p2 = (icmp_ln890_7_fu_10553_p2 ^ 1'd1);

assign result_V_fu_10457_p2 = (icmp_ln890_fu_10452_p2 ^ 1'd1);

assign select_ln271_1_fu_1531_p3 = ((icmp_ln271_fu_1517_p2[0:0] == 1'b1) ? 11'd0 : accu_V_0_6_1_fu_672);

assign select_ln271_2_fu_1539_p3 = ((icmp_ln271_fu_1517_p2[0:0] == 1'b1) ? 11'd0 : accu_V_0_5_1_fu_668);

assign select_ln271_3_fu_1547_p3 = ((icmp_ln271_fu_1517_p2[0:0] == 1'b1) ? 11'd0 : accu_V_0_4_1_fu_664);

assign select_ln271_4_fu_1555_p3 = ((icmp_ln271_fu_1517_p2[0:0] == 1'b1) ? 11'd0 : accu_V_0_3_1_fu_660);

assign select_ln271_5_fu_1563_p3 = ((icmp_ln271_fu_1517_p2[0:0] == 1'b1) ? 11'd0 : accu_V_0_2_1_fu_656);

assign select_ln271_6_fu_1571_p3 = ((icmp_ln271_fu_1517_p2[0:0] == 1'b1) ? 11'd0 : accu_V_0_1_1_fu_652);

assign select_ln271_7_fu_1579_p3 = ((icmp_ln271_fu_1517_p2[0:0] == 1'b1) ? 11'd0 : accu_V_0_0_1_fu_648);

assign select_ln271_fu_1523_p3 = ((icmp_ln271_fu_1517_p2[0:0] == 1'b1) ? 11'd0 : accu_V_0_7_1_fu_676);

assign select_ln301_fu_10435_p3 = ((icmp_ln301_fu_10429_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_10423_p2);

assign sf_1_fu_10351_p2 = (sf_fu_680 + 32'd1);

assign threshs_m_thresholds_V_0_0_address0 = idxprom2_i_fu_10411_p1;

assign threshs_m_thresholds_V_1_0_address0 = idxprom2_i_fu_10411_p1;

assign threshs_m_thresholds_V_2_0_address0 = idxprom2_i_fu_10411_p1;

assign threshs_m_thresholds_V_3_0_address0 = idxprom2_i_fu_10411_p1;

assign threshs_m_thresholds_V_4_0_address0 = idxprom2_i_fu_10411_p1;

assign threshs_m_thresholds_V_5_0_address0 = idxprom2_i_fu_10411_p1;

assign threshs_m_thresholds_V_6_0_address0 = idxprom2_i_fu_10411_p1;

assign threshs_m_thresholds_V_7_0_address0 = idxprom2_i_fu_10411_p1;

assign tmp_100_fu_5063_p3 = weights_V_TDATA[32'd100];

assign tmp_101_fu_5071_p3 = weights_V_TDATA[32'd101];

assign tmp_102_fu_5079_p3 = weights_V_TDATA[32'd102];

assign tmp_103_fu_5087_p3 = weights_V_TDATA[32'd103];

assign tmp_104_fu_5095_p3 = weights_V_TDATA[32'd104];

assign tmp_105_fu_5103_p3 = weights_V_TDATA[32'd105];

assign tmp_106_fu_5111_p3 = weights_V_TDATA[32'd106];

assign tmp_107_fu_5119_p3 = weights_V_TDATA[32'd107];

assign tmp_108_fu_5127_p3 = weights_V_TDATA[32'd108];

assign tmp_109_fu_5135_p3 = weights_V_TDATA[32'd109];

assign tmp_10_fu_1663_p3 = weights_V_TDATA[32'd10];

assign tmp_110_fu_5143_p3 = weights_V_TDATA[32'd110];

assign tmp_111_fu_5151_p3 = weights_V_TDATA[32'd111];

assign tmp_112_fu_5159_p3 = weights_V_TDATA[32'd112];

assign tmp_113_fu_5167_p3 = weights_V_TDATA[32'd113];

assign tmp_114_fu_5175_p3 = weights_V_TDATA[32'd114];

assign tmp_115_fu_5183_p3 = weights_V_TDATA[32'd115];

assign tmp_116_fu_5191_p3 = weights_V_TDATA[32'd116];

assign tmp_117_fu_5199_p3 = weights_V_TDATA[32'd117];

assign tmp_118_fu_5207_p3 = weights_V_TDATA[32'd118];

assign tmp_119_fu_5215_p3 = weights_V_TDATA[32'd119];

assign tmp_11_fu_1671_p3 = weights_V_TDATA[32'd11];

assign tmp_120_fu_5223_p3 = weights_V_TDATA[32'd120];

assign tmp_121_fu_5231_p3 = weights_V_TDATA[32'd121];

assign tmp_122_fu_5239_p3 = weights_V_TDATA[32'd122];

assign tmp_123_fu_5247_p3 = weights_V_TDATA[32'd123];

assign tmp_124_fu_5255_p3 = weights_V_TDATA[32'd124];

assign tmp_125_fu_5263_p3 = weights_V_TDATA[32'd125];

assign tmp_126_fu_5271_p3 = weights_V_TDATA[32'd126];

assign tmp_127_fu_5279_p3 = weights_V_TDATA[32'd127];

assign tmp_128_fu_6095_p3 = weights_V_TDATA[32'd128];

assign tmp_129_fu_6103_p3 = weights_V_TDATA[32'd129];

assign tmp_12_fu_1679_p3 = weights_V_TDATA[32'd12];

assign tmp_130_fu_6111_p3 = weights_V_TDATA[32'd130];

assign tmp_131_fu_6119_p3 = weights_V_TDATA[32'd131];

assign tmp_132_fu_6127_p3 = weights_V_TDATA[32'd132];

assign tmp_133_fu_6135_p3 = weights_V_TDATA[32'd133];

assign tmp_134_fu_6143_p3 = weights_V_TDATA[32'd134];

assign tmp_135_fu_6151_p3 = weights_V_TDATA[32'd135];

assign tmp_136_fu_6159_p3 = weights_V_TDATA[32'd136];

assign tmp_137_fu_6167_p3 = weights_V_TDATA[32'd137];

assign tmp_138_fu_6175_p3 = weights_V_TDATA[32'd138];

assign tmp_139_fu_6183_p3 = weights_V_TDATA[32'd139];

assign tmp_13_fu_1687_p3 = weights_V_TDATA[32'd13];

assign tmp_140_fu_6191_p3 = weights_V_TDATA[32'd140];

assign tmp_141_fu_6199_p3 = weights_V_TDATA[32'd141];

assign tmp_142_fu_6207_p3 = weights_V_TDATA[32'd142];

assign tmp_143_fu_6215_p3 = weights_V_TDATA[32'd143];

assign tmp_144_fu_6223_p3 = weights_V_TDATA[32'd144];

assign tmp_145_fu_6231_p3 = weights_V_TDATA[32'd145];

assign tmp_146_fu_6239_p3 = weights_V_TDATA[32'd146];

assign tmp_147_fu_6247_p3 = weights_V_TDATA[32'd147];

assign tmp_148_fu_6255_p3 = weights_V_TDATA[32'd148];

assign tmp_149_fu_6263_p3 = weights_V_TDATA[32'd149];

assign tmp_14_fu_1695_p3 = weights_V_TDATA[32'd14];

assign tmp_150_fu_6271_p3 = weights_V_TDATA[32'd150];

assign tmp_151_fu_6279_p3 = weights_V_TDATA[32'd151];

assign tmp_152_fu_6287_p3 = weights_V_TDATA[32'd152];

assign tmp_153_fu_6295_p3 = weights_V_TDATA[32'd153];

assign tmp_154_fu_6303_p3 = weights_V_TDATA[32'd154];

assign tmp_155_fu_6311_p3 = weights_V_TDATA[32'd155];

assign tmp_156_fu_6319_p3 = weights_V_TDATA[32'd156];

assign tmp_157_fu_6327_p3 = weights_V_TDATA[32'd157];

assign tmp_158_fu_6335_p3 = weights_V_TDATA[32'd158];

assign tmp_159_fu_6343_p3 = weights_V_TDATA[32'd159];

assign tmp_15_fu_1703_p3 = weights_V_TDATA[32'd15];

assign tmp_160_fu_7159_p3 = weights_V_TDATA[32'd160];

assign tmp_161_fu_7167_p3 = weights_V_TDATA[32'd161];

assign tmp_162_fu_7175_p3 = weights_V_TDATA[32'd162];

assign tmp_163_fu_7183_p3 = weights_V_TDATA[32'd163];

assign tmp_164_fu_7191_p3 = weights_V_TDATA[32'd164];

assign tmp_165_fu_7199_p3 = weights_V_TDATA[32'd165];

assign tmp_166_fu_7207_p3 = weights_V_TDATA[32'd166];

assign tmp_167_fu_7215_p3 = weights_V_TDATA[32'd167];

assign tmp_168_fu_7223_p3 = weights_V_TDATA[32'd168];

assign tmp_169_fu_7231_p3 = weights_V_TDATA[32'd169];

assign tmp_16_fu_1711_p3 = weights_V_TDATA[32'd16];

assign tmp_170_fu_7239_p3 = weights_V_TDATA[32'd170];

assign tmp_171_fu_7247_p3 = weights_V_TDATA[32'd171];

assign tmp_172_fu_7255_p3 = weights_V_TDATA[32'd172];

assign tmp_173_fu_7263_p3 = weights_V_TDATA[32'd173];

assign tmp_174_fu_7271_p3 = weights_V_TDATA[32'd174];

assign tmp_175_fu_7279_p3 = weights_V_TDATA[32'd175];

assign tmp_176_fu_7287_p3 = weights_V_TDATA[32'd176];

assign tmp_177_fu_7295_p3 = weights_V_TDATA[32'd177];

assign tmp_178_fu_7303_p3 = weights_V_TDATA[32'd178];

assign tmp_179_fu_7311_p3 = weights_V_TDATA[32'd179];

assign tmp_17_fu_1719_p3 = weights_V_TDATA[32'd17];

assign tmp_180_fu_7319_p3 = weights_V_TDATA[32'd180];

assign tmp_181_fu_7327_p3 = weights_V_TDATA[32'd181];

assign tmp_182_fu_7335_p3 = weights_V_TDATA[32'd182];

assign tmp_183_fu_7343_p3 = weights_V_TDATA[32'd183];

assign tmp_184_fu_7351_p3 = weights_V_TDATA[32'd184];

assign tmp_185_fu_7359_p3 = weights_V_TDATA[32'd185];

assign tmp_186_fu_7367_p3 = weights_V_TDATA[32'd186];

assign tmp_187_fu_7375_p3 = weights_V_TDATA[32'd187];

assign tmp_188_fu_7383_p3 = weights_V_TDATA[32'd188];

assign tmp_189_fu_7391_p3 = weights_V_TDATA[32'd189];

assign tmp_18_fu_1727_p3 = weights_V_TDATA[32'd18];

assign tmp_190_fu_7399_p3 = weights_V_TDATA[32'd190];

assign tmp_191_fu_7407_p3 = weights_V_TDATA[32'd191];

assign tmp_192_fu_8223_p3 = weights_V_TDATA[32'd192];

assign tmp_193_fu_8231_p3 = weights_V_TDATA[32'd193];

assign tmp_194_fu_8239_p3 = weights_V_TDATA[32'd194];

assign tmp_195_fu_8247_p3 = weights_V_TDATA[32'd195];

assign tmp_196_fu_8255_p3 = weights_V_TDATA[32'd196];

assign tmp_197_fu_8263_p3 = weights_V_TDATA[32'd197];

assign tmp_198_fu_8271_p3 = weights_V_TDATA[32'd198];

assign tmp_199_fu_8279_p3 = weights_V_TDATA[32'd199];

assign tmp_19_fu_1735_p3 = weights_V_TDATA[32'd19];

assign tmp_1_fu_1599_p3 = weights_V_TDATA[32'd2];

assign tmp_200_fu_8287_p3 = weights_V_TDATA[32'd200];

assign tmp_201_fu_8295_p3 = weights_V_TDATA[32'd201];

assign tmp_202_fu_8303_p3 = weights_V_TDATA[32'd202];

assign tmp_203_fu_8311_p3 = weights_V_TDATA[32'd203];

assign tmp_204_fu_8319_p3 = weights_V_TDATA[32'd204];

assign tmp_205_fu_8327_p3 = weights_V_TDATA[32'd205];

assign tmp_206_fu_8335_p3 = weights_V_TDATA[32'd206];

assign tmp_207_fu_8343_p3 = weights_V_TDATA[32'd207];

assign tmp_208_fu_8351_p3 = weights_V_TDATA[32'd208];

assign tmp_209_fu_8359_p3 = weights_V_TDATA[32'd209];

assign tmp_20_fu_1743_p3 = weights_V_TDATA[32'd20];

assign tmp_210_fu_8367_p3 = weights_V_TDATA[32'd210];

assign tmp_211_fu_8375_p3 = weights_V_TDATA[32'd211];

assign tmp_212_fu_8383_p3 = weights_V_TDATA[32'd212];

assign tmp_213_fu_8391_p3 = weights_V_TDATA[32'd213];

assign tmp_214_fu_8399_p3 = weights_V_TDATA[32'd214];

assign tmp_215_fu_8407_p3 = weights_V_TDATA[32'd215];

assign tmp_216_fu_8415_p3 = weights_V_TDATA[32'd216];

assign tmp_217_fu_8423_p3 = weights_V_TDATA[32'd217];

assign tmp_218_fu_8431_p3 = weights_V_TDATA[32'd218];

assign tmp_219_fu_8439_p3 = weights_V_TDATA[32'd219];

assign tmp_21_fu_1751_p3 = weights_V_TDATA[32'd21];

assign tmp_220_fu_8447_p3 = weights_V_TDATA[32'd220];

assign tmp_221_fu_8455_p3 = weights_V_TDATA[32'd221];

assign tmp_222_fu_8463_p3 = weights_V_TDATA[32'd222];

assign tmp_223_fu_8471_p3 = weights_V_TDATA[32'd223];

assign tmp_224_fu_9287_p3 = weights_V_TDATA[32'd224];

assign tmp_225_fu_9295_p3 = weights_V_TDATA[32'd225];

assign tmp_226_fu_9303_p3 = weights_V_TDATA[32'd226];

assign tmp_227_fu_9311_p3 = weights_V_TDATA[32'd227];

assign tmp_228_fu_9319_p3 = weights_V_TDATA[32'd228];

assign tmp_229_fu_9327_p3 = weights_V_TDATA[32'd229];

assign tmp_22_fu_1759_p3 = weights_V_TDATA[32'd22];

assign tmp_230_fu_9335_p3 = weights_V_TDATA[32'd230];

assign tmp_231_fu_9343_p3 = weights_V_TDATA[32'd231];

assign tmp_232_fu_9351_p3 = weights_V_TDATA[32'd232];

assign tmp_233_fu_9359_p3 = weights_V_TDATA[32'd233];

assign tmp_234_fu_9367_p3 = weights_V_TDATA[32'd234];

assign tmp_235_fu_9375_p3 = weights_V_TDATA[32'd235];

assign tmp_236_fu_9383_p3 = weights_V_TDATA[32'd236];

assign tmp_237_fu_9391_p3 = weights_V_TDATA[32'd237];

assign tmp_238_fu_9399_p3 = weights_V_TDATA[32'd238];

assign tmp_239_fu_9407_p3 = weights_V_TDATA[32'd239];

assign tmp_23_fu_1767_p3 = weights_V_TDATA[32'd23];

assign tmp_240_fu_9415_p3 = weights_V_TDATA[32'd240];

assign tmp_241_fu_9423_p3 = weights_V_TDATA[32'd241];

assign tmp_242_fu_9431_p3 = weights_V_TDATA[32'd242];

assign tmp_243_fu_9439_p3 = weights_V_TDATA[32'd243];

assign tmp_244_fu_9447_p3 = weights_V_TDATA[32'd244];

assign tmp_245_fu_9455_p3 = weights_V_TDATA[32'd245];

assign tmp_246_fu_9463_p3 = weights_V_TDATA[32'd246];

assign tmp_247_fu_9471_p3 = weights_V_TDATA[32'd247];

assign tmp_248_fu_9479_p3 = weights_V_TDATA[32'd248];

assign tmp_249_fu_9487_p3 = weights_V_TDATA[32'd249];

assign tmp_24_fu_1775_p3 = weights_V_TDATA[32'd24];

assign tmp_250_fu_9495_p3 = weights_V_TDATA[32'd250];

assign tmp_251_fu_9503_p3 = weights_V_TDATA[32'd251];

assign tmp_252_fu_9511_p3 = weights_V_TDATA[32'd252];

assign tmp_253_fu_9519_p3 = weights_V_TDATA[32'd253];

assign tmp_254_fu_9527_p3 = weights_V_TDATA[32'd254];

assign tmp_255_fu_9535_p3 = weights_V_TDATA[32'd255];

assign tmp_25_fu_1783_p3 = weights_V_TDATA[32'd25];

assign tmp_26_fu_1791_p3 = weights_V_TDATA[32'd26];

assign tmp_27_fu_1799_p3 = weights_V_TDATA[32'd27];

assign tmp_28_fu_1807_p3 = weights_V_TDATA[32'd28];

assign tmp_29_fu_1815_p3 = weights_V_TDATA[32'd29];

assign tmp_2_fu_1227_p37 = sf_fu_680[5:0];

assign tmp_30_fu_1823_p3 = weights_V_TDATA[32'd30];

assign tmp_31_fu_1831_p3 = weights_V_TDATA[32'd31];

assign tmp_32_fu_2903_p3 = weights_V_TDATA[32'd32];

assign tmp_33_fu_2911_p3 = weights_V_TDATA[32'd33];

assign tmp_34_fu_2919_p3 = weights_V_TDATA[32'd34];

assign tmp_35_fu_2927_p3 = weights_V_TDATA[32'd35];

assign tmp_36_fu_2935_p3 = weights_V_TDATA[32'd36];

assign tmp_37_fu_2943_p3 = weights_V_TDATA[32'd37];

assign tmp_38_fu_2951_p3 = weights_V_TDATA[32'd38];

assign tmp_39_fu_2959_p3 = weights_V_TDATA[32'd39];

assign tmp_3_fu_1607_p3 = weights_V_TDATA[32'd3];

assign tmp_40_fu_2967_p3 = weights_V_TDATA[32'd40];

assign tmp_41_fu_2975_p3 = weights_V_TDATA[32'd41];

assign tmp_42_fu_2983_p3 = weights_V_TDATA[32'd42];

assign tmp_43_fu_2991_p3 = weights_V_TDATA[32'd43];

assign tmp_44_fu_2999_p3 = weights_V_TDATA[32'd44];

assign tmp_45_fu_3007_p3 = weights_V_TDATA[32'd45];

assign tmp_46_fu_3015_p3 = weights_V_TDATA[32'd46];

assign tmp_47_fu_3023_p3 = weights_V_TDATA[32'd47];

assign tmp_48_fu_3031_p3 = weights_V_TDATA[32'd48];

assign tmp_49_fu_3039_p3 = weights_V_TDATA[32'd49];

assign tmp_4_fu_1615_p3 = weights_V_TDATA[32'd4];

assign tmp_50_fu_3047_p3 = weights_V_TDATA[32'd50];

assign tmp_51_fu_3055_p3 = weights_V_TDATA[32'd51];

assign tmp_52_fu_3063_p3 = weights_V_TDATA[32'd52];

assign tmp_53_fu_3071_p3 = weights_V_TDATA[32'd53];

assign tmp_54_fu_3079_p3 = weights_V_TDATA[32'd54];

assign tmp_55_fu_3087_p3 = weights_V_TDATA[32'd55];

assign tmp_56_fu_3095_p3 = weights_V_TDATA[32'd56];

assign tmp_57_fu_3103_p3 = weights_V_TDATA[32'd57];

assign tmp_58_fu_3111_p3 = weights_V_TDATA[32'd58];

assign tmp_59_fu_3119_p3 = weights_V_TDATA[32'd59];

assign tmp_5_fu_1623_p3 = weights_V_TDATA[32'd5];

assign tmp_60_fu_3127_p3 = weights_V_TDATA[32'd60];

assign tmp_61_fu_3135_p3 = weights_V_TDATA[32'd61];

assign tmp_62_fu_3143_p3 = weights_V_TDATA[32'd62];

assign tmp_63_fu_3151_p3 = weights_V_TDATA[32'd63];

assign tmp_64_fu_3967_p3 = weights_V_TDATA[32'd64];

assign tmp_65_fu_3975_p3 = weights_V_TDATA[32'd65];

assign tmp_66_fu_3983_p3 = weights_V_TDATA[32'd66];

assign tmp_67_fu_3991_p3 = weights_V_TDATA[32'd67];

assign tmp_68_fu_3999_p3 = weights_V_TDATA[32'd68];

assign tmp_69_fu_4007_p3 = weights_V_TDATA[32'd69];

assign tmp_6_fu_1631_p3 = weights_V_TDATA[32'd6];

assign tmp_70_fu_4015_p3 = weights_V_TDATA[32'd70];

assign tmp_71_fu_4023_p3 = weights_V_TDATA[32'd71];

assign tmp_72_fu_4031_p3 = weights_V_TDATA[32'd72];

assign tmp_73_fu_4039_p3 = weights_V_TDATA[32'd73];

assign tmp_74_fu_4047_p3 = weights_V_TDATA[32'd74];

assign tmp_75_fu_4055_p3 = weights_V_TDATA[32'd75];

assign tmp_76_fu_4063_p3 = weights_V_TDATA[32'd76];

assign tmp_77_fu_4071_p3 = weights_V_TDATA[32'd77];

assign tmp_78_fu_4079_p3 = weights_V_TDATA[32'd78];

assign tmp_79_fu_4087_p3 = weights_V_TDATA[32'd79];

assign tmp_7_fu_1639_p3 = weights_V_TDATA[32'd7];

assign tmp_80_fu_4095_p3 = weights_V_TDATA[32'd80];

assign tmp_81_fu_4103_p3 = weights_V_TDATA[32'd81];

assign tmp_82_fu_4111_p3 = weights_V_TDATA[32'd82];

assign tmp_83_fu_4119_p3 = weights_V_TDATA[32'd83];

assign tmp_84_fu_4127_p3 = weights_V_TDATA[32'd84];

assign tmp_85_fu_4135_p3 = weights_V_TDATA[32'd85];

assign tmp_86_fu_4143_p3 = weights_V_TDATA[32'd86];

assign tmp_87_fu_4151_p3 = weights_V_TDATA[32'd87];

assign tmp_88_fu_4159_p3 = weights_V_TDATA[32'd88];

assign tmp_89_fu_4167_p3 = weights_V_TDATA[32'd89];

assign tmp_8_fu_1647_p3 = weights_V_TDATA[32'd8];

assign tmp_90_fu_4175_p3 = weights_V_TDATA[32'd90];

assign tmp_91_fu_4183_p3 = weights_V_TDATA[32'd91];

assign tmp_92_fu_4191_p3 = weights_V_TDATA[32'd92];

assign tmp_93_fu_4199_p3 = weights_V_TDATA[32'd93];

assign tmp_94_fu_4207_p3 = weights_V_TDATA[32'd94];

assign tmp_95_fu_4215_p3 = weights_V_TDATA[32'd95];

assign tmp_96_fu_5031_p3 = weights_V_TDATA[32'd96];

assign tmp_97_fu_5039_p3 = weights_V_TDATA[32'd97];

assign tmp_98_fu_5047_p3 = weights_V_TDATA[32'd98];

assign tmp_99_fu_5055_p3 = weights_V_TDATA[32'd99];

assign tmp_9_fu_1655_p3 = weights_V_TDATA[32'd9];

assign tmp_fu_1591_p3 = weights_V_TDATA[32'd1];

assign trunc_ln256_fu_1306_p1 = sf_fu_680[5:0];

assign trunc_ln674_fu_1587_p1 = weights_V_TDATA[0:0];

assign xor_ln870_100_fu_3447_p2 = (tmp_50_fu_3047_p3 ^ p_Result_0_17_fu_2271_p3);

assign xor_ln870_101_fu_3453_p2 = (xor_ln870_100_fu_3447_p2 ^ 1'd1);

assign xor_ln870_102_fu_3463_p2 = (tmp_51_fu_3055_p3 ^ p_Result_0_18_fu_2295_p3);

assign xor_ln870_103_fu_3469_p2 = (xor_ln870_102_fu_3463_p2 ^ 1'd1);

assign xor_ln870_104_fu_3479_p2 = (tmp_52_fu_3063_p3 ^ p_Result_0_19_fu_2319_p3);

assign xor_ln870_105_fu_3485_p2 = (xor_ln870_104_fu_3479_p2 ^ 1'd1);

assign xor_ln870_106_fu_3495_p2 = (tmp_53_fu_3071_p3 ^ p_Result_0_20_fu_2343_p3);

assign xor_ln870_107_fu_3501_p2 = (xor_ln870_106_fu_3495_p2 ^ 1'd1);

assign xor_ln870_108_fu_3511_p2 = (tmp_54_fu_3079_p3 ^ p_Result_0_21_fu_2367_p3);

assign xor_ln870_109_fu_3517_p2 = (xor_ln870_108_fu_3511_p2 ^ 1'd1);

assign xor_ln870_10_fu_1967_p2 = (tmp_5_fu_1623_p3 ^ p_Result_0_5_fu_1959_p3);

assign xor_ln870_110_fu_3527_p2 = (tmp_55_fu_3087_p3 ^ p_Result_0_22_fu_2391_p3);

assign xor_ln870_111_fu_3533_p2 = (xor_ln870_110_fu_3527_p2 ^ 1'd1);

assign xor_ln870_112_fu_3543_p2 = (tmp_56_fu_3095_p3 ^ p_Result_0_23_fu_2415_p3);

assign xor_ln870_113_fu_3549_p2 = (xor_ln870_112_fu_3543_p2 ^ 1'd1);

assign xor_ln870_114_fu_3559_p2 = (tmp_57_fu_3103_p3 ^ p_Result_0_24_fu_2439_p3);

assign xor_ln870_115_fu_3565_p2 = (xor_ln870_114_fu_3559_p2 ^ 1'd1);

assign xor_ln870_116_fu_3575_p2 = (tmp_58_fu_3111_p3 ^ p_Result_0_25_fu_2463_p3);

assign xor_ln870_117_fu_3581_p2 = (xor_ln870_116_fu_3575_p2 ^ 1'd1);

assign xor_ln870_118_fu_3591_p2 = (tmp_59_fu_3119_p3 ^ p_Result_0_26_fu_2487_p3);

assign xor_ln870_119_fu_3597_p2 = (xor_ln870_118_fu_3591_p2 ^ 1'd1);

assign xor_ln870_11_fu_1973_p2 = (xor_ln870_10_fu_1967_p2 ^ 1'd1);

assign xor_ln870_120_fu_3607_p2 = (tmp_60_fu_3127_p3 ^ p_Result_0_27_fu_2511_p3);

assign xor_ln870_121_fu_3613_p2 = (xor_ln870_120_fu_3607_p2 ^ 1'd1);

assign xor_ln870_122_fu_3623_p2 = (tmp_61_fu_3135_p3 ^ p_Result_0_28_fu_2535_p3);

assign xor_ln870_123_fu_3629_p2 = (xor_ln870_122_fu_3623_p2 ^ 1'd1);

assign xor_ln870_124_fu_3639_p2 = (tmp_62_fu_3143_p3 ^ p_Result_0_29_fu_2559_p3);

assign xor_ln870_125_fu_3645_p2 = (xor_ln870_124_fu_3639_p2 ^ 1'd1);

assign xor_ln870_126_fu_3655_p2 = (tmp_63_fu_3151_p3 ^ p_Result_0_30_fu_2583_p3);

assign xor_ln870_127_fu_3661_p2 = (xor_ln870_126_fu_3655_p2 ^ 1'd1);

assign xor_ln870_128_fu_4223_p2 = (tmp_64_fu_3967_p3 ^ p_Result_1_fu_1839_p3);

assign xor_ln870_129_fu_4229_p2 = (xor_ln870_128_fu_4223_p2 ^ 1'd1);

assign xor_ln870_12_fu_1991_p2 = (tmp_6_fu_1631_p3 ^ p_Result_0_6_fu_1983_p3);

assign xor_ln870_130_fu_4239_p2 = (tmp_65_fu_3975_p3 ^ p_Result_0_1_fu_1863_p3);

assign xor_ln870_131_fu_4245_p2 = (xor_ln870_130_fu_4239_p2 ^ 1'd1);

assign xor_ln870_132_fu_4255_p2 = (tmp_66_fu_3983_p3 ^ p_Result_0_2_fu_1887_p3);

assign xor_ln870_133_fu_4261_p2 = (xor_ln870_132_fu_4255_p2 ^ 1'd1);

assign xor_ln870_134_fu_4271_p2 = (tmp_67_fu_3991_p3 ^ p_Result_0_3_fu_1911_p3);

assign xor_ln870_135_fu_4277_p2 = (xor_ln870_134_fu_4271_p2 ^ 1'd1);

assign xor_ln870_136_fu_4287_p2 = (tmp_68_fu_3999_p3 ^ p_Result_0_4_fu_1935_p3);

assign xor_ln870_137_fu_4293_p2 = (xor_ln870_136_fu_4287_p2 ^ 1'd1);

assign xor_ln870_138_fu_4303_p2 = (tmp_69_fu_4007_p3 ^ p_Result_0_5_fu_1959_p3);

assign xor_ln870_139_fu_4309_p2 = (xor_ln870_138_fu_4303_p2 ^ 1'd1);

assign xor_ln870_13_fu_1997_p2 = (xor_ln870_12_fu_1991_p2 ^ 1'd1);

assign xor_ln870_140_fu_4319_p2 = (tmp_70_fu_4015_p3 ^ p_Result_0_6_fu_1983_p3);

assign xor_ln870_141_fu_4325_p2 = (xor_ln870_140_fu_4319_p2 ^ 1'd1);

assign xor_ln870_142_fu_4335_p2 = (tmp_71_fu_4023_p3 ^ p_Result_0_7_fu_2007_p3);

assign xor_ln870_143_fu_4341_p2 = (xor_ln870_142_fu_4335_p2 ^ 1'd1);

assign xor_ln870_144_fu_4351_p2 = (tmp_72_fu_4031_p3 ^ p_Result_0_8_fu_2031_p3);

assign xor_ln870_145_fu_4357_p2 = (xor_ln870_144_fu_4351_p2 ^ 1'd1);

assign xor_ln870_146_fu_4367_p2 = (tmp_73_fu_4039_p3 ^ p_Result_0_9_fu_2055_p3);

assign xor_ln870_147_fu_4373_p2 = (xor_ln870_146_fu_4367_p2 ^ 1'd1);

assign xor_ln870_148_fu_4383_p2 = (tmp_74_fu_4047_p3 ^ p_Result_0_s_fu_2079_p3);

assign xor_ln870_149_fu_4389_p2 = (xor_ln870_148_fu_4383_p2 ^ 1'd1);

assign xor_ln870_14_fu_2015_p2 = (tmp_7_fu_1639_p3 ^ p_Result_0_7_fu_2007_p3);

assign xor_ln870_150_fu_4399_p2 = (tmp_75_fu_4055_p3 ^ p_Result_0_10_fu_2103_p3);

assign xor_ln870_151_fu_4405_p2 = (xor_ln870_150_fu_4399_p2 ^ 1'd1);

assign xor_ln870_152_fu_4415_p2 = (tmp_76_fu_4063_p3 ^ p_Result_0_11_fu_2127_p3);

assign xor_ln870_153_fu_4421_p2 = (xor_ln870_152_fu_4415_p2 ^ 1'd1);

assign xor_ln870_154_fu_4431_p2 = (tmp_77_fu_4071_p3 ^ p_Result_0_12_fu_2151_p3);

assign xor_ln870_155_fu_4437_p2 = (xor_ln870_154_fu_4431_p2 ^ 1'd1);

assign xor_ln870_156_fu_4447_p2 = (tmp_78_fu_4079_p3 ^ p_Result_0_13_fu_2175_p3);

assign xor_ln870_157_fu_4453_p2 = (xor_ln870_156_fu_4447_p2 ^ 1'd1);

assign xor_ln870_158_fu_4463_p2 = (tmp_79_fu_4087_p3 ^ p_Result_0_14_fu_2199_p3);

assign xor_ln870_159_fu_4469_p2 = (xor_ln870_158_fu_4463_p2 ^ 1'd1);

assign xor_ln870_15_fu_2021_p2 = (xor_ln870_14_fu_2015_p2 ^ 1'd1);

assign xor_ln870_160_fu_4479_p2 = (tmp_80_fu_4095_p3 ^ p_Result_0_15_fu_2223_p3);

assign xor_ln870_161_fu_4485_p2 = (xor_ln870_160_fu_4479_p2 ^ 1'd1);

assign xor_ln870_162_fu_4495_p2 = (tmp_81_fu_4103_p3 ^ p_Result_0_16_fu_2247_p3);

assign xor_ln870_163_fu_4501_p2 = (xor_ln870_162_fu_4495_p2 ^ 1'd1);

assign xor_ln870_164_fu_4511_p2 = (tmp_82_fu_4111_p3 ^ p_Result_0_17_fu_2271_p3);

assign xor_ln870_165_fu_4517_p2 = (xor_ln870_164_fu_4511_p2 ^ 1'd1);

assign xor_ln870_166_fu_4527_p2 = (tmp_83_fu_4119_p3 ^ p_Result_0_18_fu_2295_p3);

assign xor_ln870_167_fu_4533_p2 = (xor_ln870_166_fu_4527_p2 ^ 1'd1);

assign xor_ln870_168_fu_4543_p2 = (tmp_84_fu_4127_p3 ^ p_Result_0_19_fu_2319_p3);

assign xor_ln870_169_fu_4549_p2 = (xor_ln870_168_fu_4543_p2 ^ 1'd1);

assign xor_ln870_16_fu_2039_p2 = (tmp_8_fu_1647_p3 ^ p_Result_0_8_fu_2031_p3);

assign xor_ln870_170_fu_4559_p2 = (tmp_85_fu_4135_p3 ^ p_Result_0_20_fu_2343_p3);

assign xor_ln870_171_fu_4565_p2 = (xor_ln870_170_fu_4559_p2 ^ 1'd1);

assign xor_ln870_172_fu_4575_p2 = (tmp_86_fu_4143_p3 ^ p_Result_0_21_fu_2367_p3);

assign xor_ln870_173_fu_4581_p2 = (xor_ln870_172_fu_4575_p2 ^ 1'd1);

assign xor_ln870_174_fu_4591_p2 = (tmp_87_fu_4151_p3 ^ p_Result_0_22_fu_2391_p3);

assign xor_ln870_175_fu_4597_p2 = (xor_ln870_174_fu_4591_p2 ^ 1'd1);

assign xor_ln870_176_fu_4607_p2 = (tmp_88_fu_4159_p3 ^ p_Result_0_23_fu_2415_p3);

assign xor_ln870_177_fu_4613_p2 = (xor_ln870_176_fu_4607_p2 ^ 1'd1);

assign xor_ln870_178_fu_4623_p2 = (tmp_89_fu_4167_p3 ^ p_Result_0_24_fu_2439_p3);

assign xor_ln870_179_fu_4629_p2 = (xor_ln870_178_fu_4623_p2 ^ 1'd1);

assign xor_ln870_17_fu_2045_p2 = (xor_ln870_16_fu_2039_p2 ^ 1'd1);

assign xor_ln870_180_fu_4639_p2 = (tmp_90_fu_4175_p3 ^ p_Result_0_25_fu_2463_p3);

assign xor_ln870_181_fu_4645_p2 = (xor_ln870_180_fu_4639_p2 ^ 1'd1);

assign xor_ln870_182_fu_4655_p2 = (tmp_91_fu_4183_p3 ^ p_Result_0_26_fu_2487_p3);

assign xor_ln870_183_fu_4661_p2 = (xor_ln870_182_fu_4655_p2 ^ 1'd1);

assign xor_ln870_184_fu_4671_p2 = (tmp_92_fu_4191_p3 ^ p_Result_0_27_fu_2511_p3);

assign xor_ln870_185_fu_4677_p2 = (xor_ln870_184_fu_4671_p2 ^ 1'd1);

assign xor_ln870_186_fu_4687_p2 = (tmp_93_fu_4199_p3 ^ p_Result_0_28_fu_2535_p3);

assign xor_ln870_187_fu_4693_p2 = (xor_ln870_186_fu_4687_p2 ^ 1'd1);

assign xor_ln870_188_fu_4703_p2 = (tmp_94_fu_4207_p3 ^ p_Result_0_29_fu_2559_p3);

assign xor_ln870_189_fu_4709_p2 = (xor_ln870_188_fu_4703_p2 ^ 1'd1);

assign xor_ln870_18_fu_2063_p2 = (tmp_9_fu_1655_p3 ^ p_Result_0_9_fu_2055_p3);

assign xor_ln870_190_fu_4719_p2 = (tmp_95_fu_4215_p3 ^ p_Result_0_30_fu_2583_p3);

assign xor_ln870_191_fu_4725_p2 = (xor_ln870_190_fu_4719_p2 ^ 1'd1);

assign xor_ln870_192_fu_5287_p2 = (tmp_96_fu_5031_p3 ^ p_Result_1_fu_1839_p3);

assign xor_ln870_193_fu_5293_p2 = (xor_ln870_192_fu_5287_p2 ^ 1'd1);

assign xor_ln870_194_fu_5303_p2 = (tmp_97_fu_5039_p3 ^ p_Result_0_1_fu_1863_p3);

assign xor_ln870_195_fu_5309_p2 = (xor_ln870_194_fu_5303_p2 ^ 1'd1);

assign xor_ln870_196_fu_5319_p2 = (tmp_98_fu_5047_p3 ^ p_Result_0_2_fu_1887_p3);

assign xor_ln870_197_fu_5325_p2 = (xor_ln870_196_fu_5319_p2 ^ 1'd1);

assign xor_ln870_198_fu_5335_p2 = (tmp_99_fu_5055_p3 ^ p_Result_0_3_fu_1911_p3);

assign xor_ln870_199_fu_5341_p2 = (xor_ln870_198_fu_5335_p2 ^ 1'd1);

assign xor_ln870_19_fu_2069_p2 = (xor_ln870_18_fu_2063_p2 ^ 1'd1);

assign xor_ln870_1_fu_1853_p2 = (xor_ln870_fu_1847_p2 ^ 1'd1);

assign xor_ln870_200_fu_5351_p2 = (tmp_100_fu_5063_p3 ^ p_Result_0_4_fu_1935_p3);

assign xor_ln870_201_fu_5357_p2 = (xor_ln870_200_fu_5351_p2 ^ 1'd1);

assign xor_ln870_202_fu_5367_p2 = (tmp_101_fu_5071_p3 ^ p_Result_0_5_fu_1959_p3);

assign xor_ln870_203_fu_5373_p2 = (xor_ln870_202_fu_5367_p2 ^ 1'd1);

assign xor_ln870_204_fu_5383_p2 = (tmp_102_fu_5079_p3 ^ p_Result_0_6_fu_1983_p3);

assign xor_ln870_205_fu_5389_p2 = (xor_ln870_204_fu_5383_p2 ^ 1'd1);

assign xor_ln870_206_fu_5399_p2 = (tmp_103_fu_5087_p3 ^ p_Result_0_7_fu_2007_p3);

assign xor_ln870_207_fu_5405_p2 = (xor_ln870_206_fu_5399_p2 ^ 1'd1);

assign xor_ln870_208_fu_5415_p2 = (tmp_104_fu_5095_p3 ^ p_Result_0_8_fu_2031_p3);

assign xor_ln870_209_fu_5421_p2 = (xor_ln870_208_fu_5415_p2 ^ 1'd1);

assign xor_ln870_20_fu_2087_p2 = (tmp_10_fu_1663_p3 ^ p_Result_0_s_fu_2079_p3);

assign xor_ln870_210_fu_5431_p2 = (tmp_105_fu_5103_p3 ^ p_Result_0_9_fu_2055_p3);

assign xor_ln870_211_fu_5437_p2 = (xor_ln870_210_fu_5431_p2 ^ 1'd1);

assign xor_ln870_212_fu_5447_p2 = (tmp_106_fu_5111_p3 ^ p_Result_0_s_fu_2079_p3);

assign xor_ln870_213_fu_5453_p2 = (xor_ln870_212_fu_5447_p2 ^ 1'd1);

assign xor_ln870_214_fu_5463_p2 = (tmp_107_fu_5119_p3 ^ p_Result_0_10_fu_2103_p3);

assign xor_ln870_215_fu_5469_p2 = (xor_ln870_214_fu_5463_p2 ^ 1'd1);

assign xor_ln870_216_fu_5479_p2 = (tmp_108_fu_5127_p3 ^ p_Result_0_11_fu_2127_p3);

assign xor_ln870_217_fu_5485_p2 = (xor_ln870_216_fu_5479_p2 ^ 1'd1);

assign xor_ln870_218_fu_5495_p2 = (tmp_109_fu_5135_p3 ^ p_Result_0_12_fu_2151_p3);

assign xor_ln870_219_fu_5501_p2 = (xor_ln870_218_fu_5495_p2 ^ 1'd1);

assign xor_ln870_21_fu_2093_p2 = (xor_ln870_20_fu_2087_p2 ^ 1'd1);

assign xor_ln870_220_fu_5511_p2 = (tmp_110_fu_5143_p3 ^ p_Result_0_13_fu_2175_p3);

assign xor_ln870_221_fu_5517_p2 = (xor_ln870_220_fu_5511_p2 ^ 1'd1);

assign xor_ln870_222_fu_5527_p2 = (tmp_111_fu_5151_p3 ^ p_Result_0_14_fu_2199_p3);

assign xor_ln870_223_fu_5533_p2 = (xor_ln870_222_fu_5527_p2 ^ 1'd1);

assign xor_ln870_224_fu_5543_p2 = (tmp_112_fu_5159_p3 ^ p_Result_0_15_fu_2223_p3);

assign xor_ln870_225_fu_5549_p2 = (xor_ln870_224_fu_5543_p2 ^ 1'd1);

assign xor_ln870_226_fu_5559_p2 = (tmp_113_fu_5167_p3 ^ p_Result_0_16_fu_2247_p3);

assign xor_ln870_227_fu_5565_p2 = (xor_ln870_226_fu_5559_p2 ^ 1'd1);

assign xor_ln870_228_fu_5575_p2 = (tmp_114_fu_5175_p3 ^ p_Result_0_17_fu_2271_p3);

assign xor_ln870_229_fu_5581_p2 = (xor_ln870_228_fu_5575_p2 ^ 1'd1);

assign xor_ln870_22_fu_2111_p2 = (tmp_11_fu_1671_p3 ^ p_Result_0_10_fu_2103_p3);

assign xor_ln870_230_fu_5591_p2 = (tmp_115_fu_5183_p3 ^ p_Result_0_18_fu_2295_p3);

assign xor_ln870_231_fu_5597_p2 = (xor_ln870_230_fu_5591_p2 ^ 1'd1);

assign xor_ln870_232_fu_5607_p2 = (tmp_116_fu_5191_p3 ^ p_Result_0_19_fu_2319_p3);

assign xor_ln870_233_fu_5613_p2 = (xor_ln870_232_fu_5607_p2 ^ 1'd1);

assign xor_ln870_234_fu_5623_p2 = (tmp_117_fu_5199_p3 ^ p_Result_0_20_fu_2343_p3);

assign xor_ln870_235_fu_5629_p2 = (xor_ln870_234_fu_5623_p2 ^ 1'd1);

assign xor_ln870_236_fu_5639_p2 = (tmp_118_fu_5207_p3 ^ p_Result_0_21_fu_2367_p3);

assign xor_ln870_237_fu_5645_p2 = (xor_ln870_236_fu_5639_p2 ^ 1'd1);

assign xor_ln870_238_fu_5655_p2 = (tmp_119_fu_5215_p3 ^ p_Result_0_22_fu_2391_p3);

assign xor_ln870_239_fu_5661_p2 = (xor_ln870_238_fu_5655_p2 ^ 1'd1);

assign xor_ln870_23_fu_2117_p2 = (xor_ln870_22_fu_2111_p2 ^ 1'd1);

assign xor_ln870_240_fu_5671_p2 = (tmp_120_fu_5223_p3 ^ p_Result_0_23_fu_2415_p3);

assign xor_ln870_241_fu_5677_p2 = (xor_ln870_240_fu_5671_p2 ^ 1'd1);

assign xor_ln870_242_fu_5687_p2 = (tmp_121_fu_5231_p3 ^ p_Result_0_24_fu_2439_p3);

assign xor_ln870_243_fu_5693_p2 = (xor_ln870_242_fu_5687_p2 ^ 1'd1);

assign xor_ln870_244_fu_5703_p2 = (tmp_122_fu_5239_p3 ^ p_Result_0_25_fu_2463_p3);

assign xor_ln870_245_fu_5709_p2 = (xor_ln870_244_fu_5703_p2 ^ 1'd1);

assign xor_ln870_246_fu_5719_p2 = (tmp_123_fu_5247_p3 ^ p_Result_0_26_fu_2487_p3);

assign xor_ln870_247_fu_5725_p2 = (xor_ln870_246_fu_5719_p2 ^ 1'd1);

assign xor_ln870_248_fu_5735_p2 = (tmp_124_fu_5255_p3 ^ p_Result_0_27_fu_2511_p3);

assign xor_ln870_249_fu_5741_p2 = (xor_ln870_248_fu_5735_p2 ^ 1'd1);

assign xor_ln870_24_fu_2135_p2 = (tmp_12_fu_1679_p3 ^ p_Result_0_11_fu_2127_p3);

assign xor_ln870_250_fu_5751_p2 = (tmp_125_fu_5263_p3 ^ p_Result_0_28_fu_2535_p3);

assign xor_ln870_251_fu_5757_p2 = (xor_ln870_250_fu_5751_p2 ^ 1'd1);

assign xor_ln870_252_fu_5767_p2 = (tmp_126_fu_5271_p3 ^ p_Result_0_29_fu_2559_p3);

assign xor_ln870_253_fu_5773_p2 = (xor_ln870_252_fu_5767_p2 ^ 1'd1);

assign xor_ln870_254_fu_5783_p2 = (tmp_127_fu_5279_p3 ^ p_Result_0_30_fu_2583_p3);

assign xor_ln870_255_fu_5789_p2 = (xor_ln870_254_fu_5783_p2 ^ 1'd1);

assign xor_ln870_256_fu_6351_p2 = (tmp_128_fu_6095_p3 ^ p_Result_1_fu_1839_p3);

assign xor_ln870_257_fu_6357_p2 = (xor_ln870_256_fu_6351_p2 ^ 1'd1);

assign xor_ln870_258_fu_6367_p2 = (tmp_129_fu_6103_p3 ^ p_Result_0_1_fu_1863_p3);

assign xor_ln870_259_fu_6373_p2 = (xor_ln870_258_fu_6367_p2 ^ 1'd1);

assign xor_ln870_25_fu_2141_p2 = (xor_ln870_24_fu_2135_p2 ^ 1'd1);

assign xor_ln870_260_fu_6383_p2 = (tmp_130_fu_6111_p3 ^ p_Result_0_2_fu_1887_p3);

assign xor_ln870_261_fu_6389_p2 = (xor_ln870_260_fu_6383_p2 ^ 1'd1);

assign xor_ln870_262_fu_6399_p2 = (tmp_131_fu_6119_p3 ^ p_Result_0_3_fu_1911_p3);

assign xor_ln870_263_fu_6405_p2 = (xor_ln870_262_fu_6399_p2 ^ 1'd1);

assign xor_ln870_264_fu_6415_p2 = (tmp_132_fu_6127_p3 ^ p_Result_0_4_fu_1935_p3);

assign xor_ln870_265_fu_6421_p2 = (xor_ln870_264_fu_6415_p2 ^ 1'd1);

assign xor_ln870_266_fu_6431_p2 = (tmp_133_fu_6135_p3 ^ p_Result_0_5_fu_1959_p3);

assign xor_ln870_267_fu_6437_p2 = (xor_ln870_266_fu_6431_p2 ^ 1'd1);

assign xor_ln870_268_fu_6447_p2 = (tmp_134_fu_6143_p3 ^ p_Result_0_6_fu_1983_p3);

assign xor_ln870_269_fu_6453_p2 = (xor_ln870_268_fu_6447_p2 ^ 1'd1);

assign xor_ln870_26_fu_2159_p2 = (tmp_13_fu_1687_p3 ^ p_Result_0_12_fu_2151_p3);

assign xor_ln870_270_fu_6463_p2 = (tmp_135_fu_6151_p3 ^ p_Result_0_7_fu_2007_p3);

assign xor_ln870_271_fu_6469_p2 = (xor_ln870_270_fu_6463_p2 ^ 1'd1);

assign xor_ln870_272_fu_6479_p2 = (tmp_136_fu_6159_p3 ^ p_Result_0_8_fu_2031_p3);

assign xor_ln870_273_fu_6485_p2 = (xor_ln870_272_fu_6479_p2 ^ 1'd1);

assign xor_ln870_274_fu_6495_p2 = (tmp_137_fu_6167_p3 ^ p_Result_0_9_fu_2055_p3);

assign xor_ln870_275_fu_6501_p2 = (xor_ln870_274_fu_6495_p2 ^ 1'd1);

assign xor_ln870_276_fu_6511_p2 = (tmp_138_fu_6175_p3 ^ p_Result_0_s_fu_2079_p3);

assign xor_ln870_277_fu_6517_p2 = (xor_ln870_276_fu_6511_p2 ^ 1'd1);

assign xor_ln870_278_fu_6527_p2 = (tmp_139_fu_6183_p3 ^ p_Result_0_10_fu_2103_p3);

assign xor_ln870_279_fu_6533_p2 = (xor_ln870_278_fu_6527_p2 ^ 1'd1);

assign xor_ln870_27_fu_2165_p2 = (xor_ln870_26_fu_2159_p2 ^ 1'd1);

assign xor_ln870_280_fu_6543_p2 = (tmp_140_fu_6191_p3 ^ p_Result_0_11_fu_2127_p3);

assign xor_ln870_281_fu_6549_p2 = (xor_ln870_280_fu_6543_p2 ^ 1'd1);

assign xor_ln870_282_fu_6559_p2 = (tmp_141_fu_6199_p3 ^ p_Result_0_12_fu_2151_p3);

assign xor_ln870_283_fu_6565_p2 = (xor_ln870_282_fu_6559_p2 ^ 1'd1);

assign xor_ln870_284_fu_6575_p2 = (tmp_142_fu_6207_p3 ^ p_Result_0_13_fu_2175_p3);

assign xor_ln870_285_fu_6581_p2 = (xor_ln870_284_fu_6575_p2 ^ 1'd1);

assign xor_ln870_286_fu_6591_p2 = (tmp_143_fu_6215_p3 ^ p_Result_0_14_fu_2199_p3);

assign xor_ln870_287_fu_6597_p2 = (xor_ln870_286_fu_6591_p2 ^ 1'd1);

assign xor_ln870_288_fu_6607_p2 = (tmp_144_fu_6223_p3 ^ p_Result_0_15_fu_2223_p3);

assign xor_ln870_289_fu_6613_p2 = (xor_ln870_288_fu_6607_p2 ^ 1'd1);

assign xor_ln870_28_fu_2183_p2 = (tmp_14_fu_1695_p3 ^ p_Result_0_13_fu_2175_p3);

assign xor_ln870_290_fu_6623_p2 = (tmp_145_fu_6231_p3 ^ p_Result_0_16_fu_2247_p3);

assign xor_ln870_291_fu_6629_p2 = (xor_ln870_290_fu_6623_p2 ^ 1'd1);

assign xor_ln870_292_fu_6639_p2 = (tmp_146_fu_6239_p3 ^ p_Result_0_17_fu_2271_p3);

assign xor_ln870_293_fu_6645_p2 = (xor_ln870_292_fu_6639_p2 ^ 1'd1);

assign xor_ln870_294_fu_6655_p2 = (tmp_147_fu_6247_p3 ^ p_Result_0_18_fu_2295_p3);

assign xor_ln870_295_fu_6661_p2 = (xor_ln870_294_fu_6655_p2 ^ 1'd1);

assign xor_ln870_296_fu_6671_p2 = (tmp_148_fu_6255_p3 ^ p_Result_0_19_fu_2319_p3);

assign xor_ln870_297_fu_6677_p2 = (xor_ln870_296_fu_6671_p2 ^ 1'd1);

assign xor_ln870_298_fu_6687_p2 = (tmp_149_fu_6263_p3 ^ p_Result_0_20_fu_2343_p3);

assign xor_ln870_299_fu_6693_p2 = (xor_ln870_298_fu_6687_p2 ^ 1'd1);

assign xor_ln870_29_fu_2189_p2 = (xor_ln870_28_fu_2183_p2 ^ 1'd1);

assign xor_ln870_2_fu_1871_p2 = (tmp_fu_1591_p3 ^ p_Result_0_1_fu_1863_p3);

assign xor_ln870_300_fu_6703_p2 = (tmp_150_fu_6271_p3 ^ p_Result_0_21_fu_2367_p3);

assign xor_ln870_301_fu_6709_p2 = (xor_ln870_300_fu_6703_p2 ^ 1'd1);

assign xor_ln870_302_fu_6719_p2 = (tmp_151_fu_6279_p3 ^ p_Result_0_22_fu_2391_p3);

assign xor_ln870_303_fu_6725_p2 = (xor_ln870_302_fu_6719_p2 ^ 1'd1);

assign xor_ln870_304_fu_6735_p2 = (tmp_152_fu_6287_p3 ^ p_Result_0_23_fu_2415_p3);

assign xor_ln870_305_fu_6741_p2 = (xor_ln870_304_fu_6735_p2 ^ 1'd1);

assign xor_ln870_306_fu_6751_p2 = (tmp_153_fu_6295_p3 ^ p_Result_0_24_fu_2439_p3);

assign xor_ln870_307_fu_6757_p2 = (xor_ln870_306_fu_6751_p2 ^ 1'd1);

assign xor_ln870_308_fu_6767_p2 = (tmp_154_fu_6303_p3 ^ p_Result_0_25_fu_2463_p3);

assign xor_ln870_309_fu_6773_p2 = (xor_ln870_308_fu_6767_p2 ^ 1'd1);

assign xor_ln870_30_fu_2207_p2 = (tmp_15_fu_1703_p3 ^ p_Result_0_14_fu_2199_p3);

assign xor_ln870_310_fu_6783_p2 = (tmp_155_fu_6311_p3 ^ p_Result_0_26_fu_2487_p3);

assign xor_ln870_311_fu_6789_p2 = (xor_ln870_310_fu_6783_p2 ^ 1'd1);

assign xor_ln870_312_fu_6799_p2 = (tmp_156_fu_6319_p3 ^ p_Result_0_27_fu_2511_p3);

assign xor_ln870_313_fu_6805_p2 = (xor_ln870_312_fu_6799_p2 ^ 1'd1);

assign xor_ln870_314_fu_6815_p2 = (tmp_157_fu_6327_p3 ^ p_Result_0_28_fu_2535_p3);

assign xor_ln870_315_fu_6821_p2 = (xor_ln870_314_fu_6815_p2 ^ 1'd1);

assign xor_ln870_316_fu_6831_p2 = (tmp_158_fu_6335_p3 ^ p_Result_0_29_fu_2559_p3);

assign xor_ln870_317_fu_6837_p2 = (xor_ln870_316_fu_6831_p2 ^ 1'd1);

assign xor_ln870_318_fu_6847_p2 = (tmp_159_fu_6343_p3 ^ p_Result_0_30_fu_2583_p3);

assign xor_ln870_319_fu_6853_p2 = (xor_ln870_318_fu_6847_p2 ^ 1'd1);

assign xor_ln870_31_fu_2213_p2 = (xor_ln870_30_fu_2207_p2 ^ 1'd1);

assign xor_ln870_320_fu_7415_p2 = (tmp_160_fu_7159_p3 ^ p_Result_1_fu_1839_p3);

assign xor_ln870_321_fu_7421_p2 = (xor_ln870_320_fu_7415_p2 ^ 1'd1);

assign xor_ln870_322_fu_7431_p2 = (tmp_161_fu_7167_p3 ^ p_Result_0_1_fu_1863_p3);

assign xor_ln870_323_fu_7437_p2 = (xor_ln870_322_fu_7431_p2 ^ 1'd1);

assign xor_ln870_324_fu_7447_p2 = (tmp_162_fu_7175_p3 ^ p_Result_0_2_fu_1887_p3);

assign xor_ln870_325_fu_7453_p2 = (xor_ln870_324_fu_7447_p2 ^ 1'd1);

assign xor_ln870_326_fu_7463_p2 = (tmp_163_fu_7183_p3 ^ p_Result_0_3_fu_1911_p3);

assign xor_ln870_327_fu_7469_p2 = (xor_ln870_326_fu_7463_p2 ^ 1'd1);

assign xor_ln870_328_fu_7479_p2 = (tmp_164_fu_7191_p3 ^ p_Result_0_4_fu_1935_p3);

assign xor_ln870_329_fu_7485_p2 = (xor_ln870_328_fu_7479_p2 ^ 1'd1);

assign xor_ln870_32_fu_2231_p2 = (tmp_16_fu_1711_p3 ^ p_Result_0_15_fu_2223_p3);

assign xor_ln870_330_fu_7495_p2 = (tmp_165_fu_7199_p3 ^ p_Result_0_5_fu_1959_p3);

assign xor_ln870_331_fu_7501_p2 = (xor_ln870_330_fu_7495_p2 ^ 1'd1);

assign xor_ln870_332_fu_7511_p2 = (tmp_166_fu_7207_p3 ^ p_Result_0_6_fu_1983_p3);

assign xor_ln870_333_fu_7517_p2 = (xor_ln870_332_fu_7511_p2 ^ 1'd1);

assign xor_ln870_334_fu_7527_p2 = (tmp_167_fu_7215_p3 ^ p_Result_0_7_fu_2007_p3);

assign xor_ln870_335_fu_7533_p2 = (xor_ln870_334_fu_7527_p2 ^ 1'd1);

assign xor_ln870_336_fu_7543_p2 = (tmp_168_fu_7223_p3 ^ p_Result_0_8_fu_2031_p3);

assign xor_ln870_337_fu_7549_p2 = (xor_ln870_336_fu_7543_p2 ^ 1'd1);

assign xor_ln870_338_fu_7559_p2 = (tmp_169_fu_7231_p3 ^ p_Result_0_9_fu_2055_p3);

assign xor_ln870_339_fu_7565_p2 = (xor_ln870_338_fu_7559_p2 ^ 1'd1);

assign xor_ln870_33_fu_2237_p2 = (xor_ln870_32_fu_2231_p2 ^ 1'd1);

assign xor_ln870_340_fu_7575_p2 = (tmp_170_fu_7239_p3 ^ p_Result_0_s_fu_2079_p3);

assign xor_ln870_341_fu_7581_p2 = (xor_ln870_340_fu_7575_p2 ^ 1'd1);

assign xor_ln870_342_fu_7591_p2 = (tmp_171_fu_7247_p3 ^ p_Result_0_10_fu_2103_p3);

assign xor_ln870_343_fu_7597_p2 = (xor_ln870_342_fu_7591_p2 ^ 1'd1);

assign xor_ln870_344_fu_7607_p2 = (tmp_172_fu_7255_p3 ^ p_Result_0_11_fu_2127_p3);

assign xor_ln870_345_fu_7613_p2 = (xor_ln870_344_fu_7607_p2 ^ 1'd1);

assign xor_ln870_346_fu_7623_p2 = (tmp_173_fu_7263_p3 ^ p_Result_0_12_fu_2151_p3);

assign xor_ln870_347_fu_7629_p2 = (xor_ln870_346_fu_7623_p2 ^ 1'd1);

assign xor_ln870_348_fu_7639_p2 = (tmp_174_fu_7271_p3 ^ p_Result_0_13_fu_2175_p3);

assign xor_ln870_349_fu_7645_p2 = (xor_ln870_348_fu_7639_p2 ^ 1'd1);

assign xor_ln870_34_fu_2255_p2 = (tmp_17_fu_1719_p3 ^ p_Result_0_16_fu_2247_p3);

assign xor_ln870_350_fu_7655_p2 = (tmp_175_fu_7279_p3 ^ p_Result_0_14_fu_2199_p3);

assign xor_ln870_351_fu_7661_p2 = (xor_ln870_350_fu_7655_p2 ^ 1'd1);

assign xor_ln870_352_fu_7671_p2 = (tmp_176_fu_7287_p3 ^ p_Result_0_15_fu_2223_p3);

assign xor_ln870_353_fu_7677_p2 = (xor_ln870_352_fu_7671_p2 ^ 1'd1);

assign xor_ln870_354_fu_7687_p2 = (tmp_177_fu_7295_p3 ^ p_Result_0_16_fu_2247_p3);

assign xor_ln870_355_fu_7693_p2 = (xor_ln870_354_fu_7687_p2 ^ 1'd1);

assign xor_ln870_356_fu_7703_p2 = (tmp_178_fu_7303_p3 ^ p_Result_0_17_fu_2271_p3);

assign xor_ln870_357_fu_7709_p2 = (xor_ln870_356_fu_7703_p2 ^ 1'd1);

assign xor_ln870_358_fu_7719_p2 = (tmp_179_fu_7311_p3 ^ p_Result_0_18_fu_2295_p3);

assign xor_ln870_359_fu_7725_p2 = (xor_ln870_358_fu_7719_p2 ^ 1'd1);

assign xor_ln870_35_fu_2261_p2 = (xor_ln870_34_fu_2255_p2 ^ 1'd1);

assign xor_ln870_360_fu_7735_p2 = (tmp_180_fu_7319_p3 ^ p_Result_0_19_fu_2319_p3);

assign xor_ln870_361_fu_7741_p2 = (xor_ln870_360_fu_7735_p2 ^ 1'd1);

assign xor_ln870_362_fu_7751_p2 = (tmp_181_fu_7327_p3 ^ p_Result_0_20_fu_2343_p3);

assign xor_ln870_363_fu_7757_p2 = (xor_ln870_362_fu_7751_p2 ^ 1'd1);

assign xor_ln870_364_fu_7767_p2 = (tmp_182_fu_7335_p3 ^ p_Result_0_21_fu_2367_p3);

assign xor_ln870_365_fu_7773_p2 = (xor_ln870_364_fu_7767_p2 ^ 1'd1);

assign xor_ln870_366_fu_7783_p2 = (tmp_183_fu_7343_p3 ^ p_Result_0_22_fu_2391_p3);

assign xor_ln870_367_fu_7789_p2 = (xor_ln870_366_fu_7783_p2 ^ 1'd1);

assign xor_ln870_368_fu_7799_p2 = (tmp_184_fu_7351_p3 ^ p_Result_0_23_fu_2415_p3);

assign xor_ln870_369_fu_7805_p2 = (xor_ln870_368_fu_7799_p2 ^ 1'd1);

assign xor_ln870_36_fu_2279_p2 = (tmp_18_fu_1727_p3 ^ p_Result_0_17_fu_2271_p3);

assign xor_ln870_370_fu_7815_p2 = (tmp_185_fu_7359_p3 ^ p_Result_0_24_fu_2439_p3);

assign xor_ln870_371_fu_7821_p2 = (xor_ln870_370_fu_7815_p2 ^ 1'd1);

assign xor_ln870_372_fu_7831_p2 = (tmp_186_fu_7367_p3 ^ p_Result_0_25_fu_2463_p3);

assign xor_ln870_373_fu_7837_p2 = (xor_ln870_372_fu_7831_p2 ^ 1'd1);

assign xor_ln870_374_fu_7847_p2 = (tmp_187_fu_7375_p3 ^ p_Result_0_26_fu_2487_p3);

assign xor_ln870_375_fu_7853_p2 = (xor_ln870_374_fu_7847_p2 ^ 1'd1);

assign xor_ln870_376_fu_7863_p2 = (tmp_188_fu_7383_p3 ^ p_Result_0_27_fu_2511_p3);

assign xor_ln870_377_fu_7869_p2 = (xor_ln870_376_fu_7863_p2 ^ 1'd1);

assign xor_ln870_378_fu_7879_p2 = (tmp_189_fu_7391_p3 ^ p_Result_0_28_fu_2535_p3);

assign xor_ln870_379_fu_7885_p2 = (xor_ln870_378_fu_7879_p2 ^ 1'd1);

assign xor_ln870_37_fu_2285_p2 = (xor_ln870_36_fu_2279_p2 ^ 1'd1);

assign xor_ln870_380_fu_7895_p2 = (tmp_190_fu_7399_p3 ^ p_Result_0_29_fu_2559_p3);

assign xor_ln870_381_fu_7901_p2 = (xor_ln870_380_fu_7895_p2 ^ 1'd1);

assign xor_ln870_382_fu_7911_p2 = (tmp_191_fu_7407_p3 ^ p_Result_0_30_fu_2583_p3);

assign xor_ln870_383_fu_7917_p2 = (xor_ln870_382_fu_7911_p2 ^ 1'd1);

assign xor_ln870_384_fu_8479_p2 = (tmp_192_fu_8223_p3 ^ p_Result_1_fu_1839_p3);

assign xor_ln870_385_fu_8485_p2 = (xor_ln870_384_fu_8479_p2 ^ 1'd1);

assign xor_ln870_386_fu_8495_p2 = (tmp_193_fu_8231_p3 ^ p_Result_0_1_fu_1863_p3);

assign xor_ln870_387_fu_8501_p2 = (xor_ln870_386_fu_8495_p2 ^ 1'd1);

assign xor_ln870_388_fu_8511_p2 = (tmp_194_fu_8239_p3 ^ p_Result_0_2_fu_1887_p3);

assign xor_ln870_389_fu_8517_p2 = (xor_ln870_388_fu_8511_p2 ^ 1'd1);

assign xor_ln870_38_fu_2303_p2 = (tmp_19_fu_1735_p3 ^ p_Result_0_18_fu_2295_p3);

assign xor_ln870_390_fu_8527_p2 = (tmp_195_fu_8247_p3 ^ p_Result_0_3_fu_1911_p3);

assign xor_ln870_391_fu_8533_p2 = (xor_ln870_390_fu_8527_p2 ^ 1'd1);

assign xor_ln870_392_fu_8543_p2 = (tmp_196_fu_8255_p3 ^ p_Result_0_4_fu_1935_p3);

assign xor_ln870_393_fu_8549_p2 = (xor_ln870_392_fu_8543_p2 ^ 1'd1);

assign xor_ln870_394_fu_8559_p2 = (tmp_197_fu_8263_p3 ^ p_Result_0_5_fu_1959_p3);

assign xor_ln870_395_fu_8565_p2 = (xor_ln870_394_fu_8559_p2 ^ 1'd1);

assign xor_ln870_396_fu_8575_p2 = (tmp_198_fu_8271_p3 ^ p_Result_0_6_fu_1983_p3);

assign xor_ln870_397_fu_8581_p2 = (xor_ln870_396_fu_8575_p2 ^ 1'd1);

assign xor_ln870_398_fu_8591_p2 = (tmp_199_fu_8279_p3 ^ p_Result_0_7_fu_2007_p3);

assign xor_ln870_399_fu_8597_p2 = (xor_ln870_398_fu_8591_p2 ^ 1'd1);

assign xor_ln870_39_fu_2309_p2 = (xor_ln870_38_fu_2303_p2 ^ 1'd1);

assign xor_ln870_3_fu_1877_p2 = (xor_ln870_2_fu_1871_p2 ^ 1'd1);

assign xor_ln870_400_fu_8607_p2 = (tmp_200_fu_8287_p3 ^ p_Result_0_8_fu_2031_p3);

assign xor_ln870_401_fu_8613_p2 = (xor_ln870_400_fu_8607_p2 ^ 1'd1);

assign xor_ln870_402_fu_8623_p2 = (tmp_201_fu_8295_p3 ^ p_Result_0_9_fu_2055_p3);

assign xor_ln870_403_fu_8629_p2 = (xor_ln870_402_fu_8623_p2 ^ 1'd1);

assign xor_ln870_404_fu_8639_p2 = (tmp_202_fu_8303_p3 ^ p_Result_0_s_fu_2079_p3);

assign xor_ln870_405_fu_8645_p2 = (xor_ln870_404_fu_8639_p2 ^ 1'd1);

assign xor_ln870_406_fu_8655_p2 = (tmp_203_fu_8311_p3 ^ p_Result_0_10_fu_2103_p3);

assign xor_ln870_407_fu_8661_p2 = (xor_ln870_406_fu_8655_p2 ^ 1'd1);

assign xor_ln870_408_fu_8671_p2 = (tmp_204_fu_8319_p3 ^ p_Result_0_11_fu_2127_p3);

assign xor_ln870_409_fu_8677_p2 = (xor_ln870_408_fu_8671_p2 ^ 1'd1);

assign xor_ln870_40_fu_2327_p2 = (tmp_20_fu_1743_p3 ^ p_Result_0_19_fu_2319_p3);

assign xor_ln870_410_fu_8687_p2 = (tmp_205_fu_8327_p3 ^ p_Result_0_12_fu_2151_p3);

assign xor_ln870_411_fu_8693_p2 = (xor_ln870_410_fu_8687_p2 ^ 1'd1);

assign xor_ln870_412_fu_8703_p2 = (tmp_206_fu_8335_p3 ^ p_Result_0_13_fu_2175_p3);

assign xor_ln870_413_fu_8709_p2 = (xor_ln870_412_fu_8703_p2 ^ 1'd1);

assign xor_ln870_414_fu_8719_p2 = (tmp_207_fu_8343_p3 ^ p_Result_0_14_fu_2199_p3);

assign xor_ln870_415_fu_8725_p2 = (xor_ln870_414_fu_8719_p2 ^ 1'd1);

assign xor_ln870_416_fu_8735_p2 = (tmp_208_fu_8351_p3 ^ p_Result_0_15_fu_2223_p3);

assign xor_ln870_417_fu_8741_p2 = (xor_ln870_416_fu_8735_p2 ^ 1'd1);

assign xor_ln870_418_fu_8751_p2 = (tmp_209_fu_8359_p3 ^ p_Result_0_16_fu_2247_p3);

assign xor_ln870_419_fu_8757_p2 = (xor_ln870_418_fu_8751_p2 ^ 1'd1);

assign xor_ln870_41_fu_2333_p2 = (xor_ln870_40_fu_2327_p2 ^ 1'd1);

assign xor_ln870_420_fu_8767_p2 = (tmp_210_fu_8367_p3 ^ p_Result_0_17_fu_2271_p3);

assign xor_ln870_421_fu_8773_p2 = (xor_ln870_420_fu_8767_p2 ^ 1'd1);

assign xor_ln870_422_fu_8783_p2 = (tmp_211_fu_8375_p3 ^ p_Result_0_18_fu_2295_p3);

assign xor_ln870_423_fu_8789_p2 = (xor_ln870_422_fu_8783_p2 ^ 1'd1);

assign xor_ln870_424_fu_8799_p2 = (tmp_212_fu_8383_p3 ^ p_Result_0_19_fu_2319_p3);

assign xor_ln870_425_fu_8805_p2 = (xor_ln870_424_fu_8799_p2 ^ 1'd1);

assign xor_ln870_426_fu_8815_p2 = (tmp_213_fu_8391_p3 ^ p_Result_0_20_fu_2343_p3);

assign xor_ln870_427_fu_8821_p2 = (xor_ln870_426_fu_8815_p2 ^ 1'd1);

assign xor_ln870_428_fu_8831_p2 = (tmp_214_fu_8399_p3 ^ p_Result_0_21_fu_2367_p3);

assign xor_ln870_429_fu_8837_p2 = (xor_ln870_428_fu_8831_p2 ^ 1'd1);

assign xor_ln870_42_fu_2351_p2 = (tmp_21_fu_1751_p3 ^ p_Result_0_20_fu_2343_p3);

assign xor_ln870_430_fu_8847_p2 = (tmp_215_fu_8407_p3 ^ p_Result_0_22_fu_2391_p3);

assign xor_ln870_431_fu_8853_p2 = (xor_ln870_430_fu_8847_p2 ^ 1'd1);

assign xor_ln870_432_fu_8863_p2 = (tmp_216_fu_8415_p3 ^ p_Result_0_23_fu_2415_p3);

assign xor_ln870_433_fu_8869_p2 = (xor_ln870_432_fu_8863_p2 ^ 1'd1);

assign xor_ln870_434_fu_8879_p2 = (tmp_217_fu_8423_p3 ^ p_Result_0_24_fu_2439_p3);

assign xor_ln870_435_fu_8885_p2 = (xor_ln870_434_fu_8879_p2 ^ 1'd1);

assign xor_ln870_436_fu_8895_p2 = (tmp_218_fu_8431_p3 ^ p_Result_0_25_fu_2463_p3);

assign xor_ln870_437_fu_8901_p2 = (xor_ln870_436_fu_8895_p2 ^ 1'd1);

assign xor_ln870_438_fu_8911_p2 = (tmp_219_fu_8439_p3 ^ p_Result_0_26_fu_2487_p3);

assign xor_ln870_439_fu_8917_p2 = (xor_ln870_438_fu_8911_p2 ^ 1'd1);

assign xor_ln870_43_fu_2357_p2 = (xor_ln870_42_fu_2351_p2 ^ 1'd1);

assign xor_ln870_440_fu_8927_p2 = (tmp_220_fu_8447_p3 ^ p_Result_0_27_fu_2511_p3);

assign xor_ln870_441_fu_8933_p2 = (xor_ln870_440_fu_8927_p2 ^ 1'd1);

assign xor_ln870_442_fu_8943_p2 = (tmp_221_fu_8455_p3 ^ p_Result_0_28_fu_2535_p3);

assign xor_ln870_443_fu_8949_p2 = (xor_ln870_442_fu_8943_p2 ^ 1'd1);

assign xor_ln870_444_fu_8959_p2 = (tmp_222_fu_8463_p3 ^ p_Result_0_29_fu_2559_p3);

assign xor_ln870_445_fu_8965_p2 = (xor_ln870_444_fu_8959_p2 ^ 1'd1);

assign xor_ln870_446_fu_8975_p2 = (tmp_223_fu_8471_p3 ^ p_Result_0_30_fu_2583_p3);

assign xor_ln870_447_fu_8981_p2 = (xor_ln870_446_fu_8975_p2 ^ 1'd1);

assign xor_ln870_448_fu_9543_p2 = (tmp_224_fu_9287_p3 ^ p_Result_1_fu_1839_p3);

assign xor_ln870_449_fu_9549_p2 = (xor_ln870_448_fu_9543_p2 ^ 1'd1);

assign xor_ln870_44_fu_2375_p2 = (tmp_22_fu_1759_p3 ^ p_Result_0_21_fu_2367_p3);

assign xor_ln870_450_fu_9559_p2 = (tmp_225_fu_9295_p3 ^ p_Result_0_1_fu_1863_p3);

assign xor_ln870_451_fu_9565_p2 = (xor_ln870_450_fu_9559_p2 ^ 1'd1);

assign xor_ln870_452_fu_9575_p2 = (tmp_226_fu_9303_p3 ^ p_Result_0_2_fu_1887_p3);

assign xor_ln870_453_fu_9581_p2 = (xor_ln870_452_fu_9575_p2 ^ 1'd1);

assign xor_ln870_454_fu_9591_p2 = (tmp_227_fu_9311_p3 ^ p_Result_0_3_fu_1911_p3);

assign xor_ln870_455_fu_9597_p2 = (xor_ln870_454_fu_9591_p2 ^ 1'd1);

assign xor_ln870_456_fu_9607_p2 = (tmp_228_fu_9319_p3 ^ p_Result_0_4_fu_1935_p3);

assign xor_ln870_457_fu_9613_p2 = (xor_ln870_456_fu_9607_p2 ^ 1'd1);

assign xor_ln870_458_fu_9623_p2 = (tmp_229_fu_9327_p3 ^ p_Result_0_5_fu_1959_p3);

assign xor_ln870_459_fu_9629_p2 = (xor_ln870_458_fu_9623_p2 ^ 1'd1);

assign xor_ln870_45_fu_2381_p2 = (xor_ln870_44_fu_2375_p2 ^ 1'd1);

assign xor_ln870_460_fu_9639_p2 = (tmp_230_fu_9335_p3 ^ p_Result_0_6_fu_1983_p3);

assign xor_ln870_461_fu_9645_p2 = (xor_ln870_460_fu_9639_p2 ^ 1'd1);

assign xor_ln870_462_fu_9655_p2 = (tmp_231_fu_9343_p3 ^ p_Result_0_7_fu_2007_p3);

assign xor_ln870_463_fu_9661_p2 = (xor_ln870_462_fu_9655_p2 ^ 1'd1);

assign xor_ln870_464_fu_9671_p2 = (tmp_232_fu_9351_p3 ^ p_Result_0_8_fu_2031_p3);

assign xor_ln870_465_fu_9677_p2 = (xor_ln870_464_fu_9671_p2 ^ 1'd1);

assign xor_ln870_466_fu_9687_p2 = (tmp_233_fu_9359_p3 ^ p_Result_0_9_fu_2055_p3);

assign xor_ln870_467_fu_9693_p2 = (xor_ln870_466_fu_9687_p2 ^ 1'd1);

assign xor_ln870_468_fu_9703_p2 = (tmp_234_fu_9367_p3 ^ p_Result_0_s_fu_2079_p3);

assign xor_ln870_469_fu_9709_p2 = (xor_ln870_468_fu_9703_p2 ^ 1'd1);

assign xor_ln870_46_fu_2399_p2 = (tmp_23_fu_1767_p3 ^ p_Result_0_22_fu_2391_p3);

assign xor_ln870_470_fu_9719_p2 = (tmp_235_fu_9375_p3 ^ p_Result_0_10_fu_2103_p3);

assign xor_ln870_471_fu_9725_p2 = (xor_ln870_470_fu_9719_p2 ^ 1'd1);

assign xor_ln870_472_fu_9735_p2 = (tmp_236_fu_9383_p3 ^ p_Result_0_11_fu_2127_p3);

assign xor_ln870_473_fu_9741_p2 = (xor_ln870_472_fu_9735_p2 ^ 1'd1);

assign xor_ln870_474_fu_9751_p2 = (tmp_237_fu_9391_p3 ^ p_Result_0_12_fu_2151_p3);

assign xor_ln870_475_fu_9757_p2 = (xor_ln870_474_fu_9751_p2 ^ 1'd1);

assign xor_ln870_476_fu_9767_p2 = (tmp_238_fu_9399_p3 ^ p_Result_0_13_fu_2175_p3);

assign xor_ln870_477_fu_9773_p2 = (xor_ln870_476_fu_9767_p2 ^ 1'd1);

assign xor_ln870_478_fu_9783_p2 = (tmp_239_fu_9407_p3 ^ p_Result_0_14_fu_2199_p3);

assign xor_ln870_479_fu_9789_p2 = (xor_ln870_478_fu_9783_p2 ^ 1'd1);

assign xor_ln870_47_fu_2405_p2 = (xor_ln870_46_fu_2399_p2 ^ 1'd1);

assign xor_ln870_480_fu_9799_p2 = (tmp_240_fu_9415_p3 ^ p_Result_0_15_fu_2223_p3);

assign xor_ln870_481_fu_9805_p2 = (xor_ln870_480_fu_9799_p2 ^ 1'd1);

assign xor_ln870_482_fu_9815_p2 = (tmp_241_fu_9423_p3 ^ p_Result_0_16_fu_2247_p3);

assign xor_ln870_483_fu_9821_p2 = (xor_ln870_482_fu_9815_p2 ^ 1'd1);

assign xor_ln870_484_fu_9831_p2 = (tmp_242_fu_9431_p3 ^ p_Result_0_17_fu_2271_p3);

assign xor_ln870_485_fu_9837_p2 = (xor_ln870_484_fu_9831_p2 ^ 1'd1);

assign xor_ln870_486_fu_9847_p2 = (tmp_243_fu_9439_p3 ^ p_Result_0_18_fu_2295_p3);

assign xor_ln870_487_fu_9853_p2 = (xor_ln870_486_fu_9847_p2 ^ 1'd1);

assign xor_ln870_488_fu_9863_p2 = (tmp_244_fu_9447_p3 ^ p_Result_0_19_fu_2319_p3);

assign xor_ln870_489_fu_9869_p2 = (xor_ln870_488_fu_9863_p2 ^ 1'd1);

assign xor_ln870_48_fu_2423_p2 = (tmp_24_fu_1775_p3 ^ p_Result_0_23_fu_2415_p3);

assign xor_ln870_490_fu_9879_p2 = (tmp_245_fu_9455_p3 ^ p_Result_0_20_fu_2343_p3);

assign xor_ln870_491_fu_9885_p2 = (xor_ln870_490_fu_9879_p2 ^ 1'd1);

assign xor_ln870_492_fu_9895_p2 = (tmp_246_fu_9463_p3 ^ p_Result_0_21_fu_2367_p3);

assign xor_ln870_493_fu_9901_p2 = (xor_ln870_492_fu_9895_p2 ^ 1'd1);

assign xor_ln870_494_fu_9911_p2 = (tmp_247_fu_9471_p3 ^ p_Result_0_22_fu_2391_p3);

assign xor_ln870_495_fu_9917_p2 = (xor_ln870_494_fu_9911_p2 ^ 1'd1);

assign xor_ln870_496_fu_9927_p2 = (tmp_248_fu_9479_p3 ^ p_Result_0_23_fu_2415_p3);

assign xor_ln870_497_fu_9933_p2 = (xor_ln870_496_fu_9927_p2 ^ 1'd1);

assign xor_ln870_498_fu_9943_p2 = (tmp_249_fu_9487_p3 ^ p_Result_0_24_fu_2439_p3);

assign xor_ln870_499_fu_9949_p2 = (xor_ln870_498_fu_9943_p2 ^ 1'd1);

assign xor_ln870_49_fu_2429_p2 = (xor_ln870_48_fu_2423_p2 ^ 1'd1);

assign xor_ln870_4_fu_1895_p2 = (tmp_1_fu_1599_p3 ^ p_Result_0_2_fu_1887_p3);

assign xor_ln870_500_fu_9959_p2 = (tmp_250_fu_9495_p3 ^ p_Result_0_25_fu_2463_p3);

assign xor_ln870_501_fu_9965_p2 = (xor_ln870_500_fu_9959_p2 ^ 1'd1);

assign xor_ln870_502_fu_9975_p2 = (tmp_251_fu_9503_p3 ^ p_Result_0_26_fu_2487_p3);

assign xor_ln870_503_fu_9981_p2 = (xor_ln870_502_fu_9975_p2 ^ 1'd1);

assign xor_ln870_504_fu_9991_p2 = (tmp_252_fu_9511_p3 ^ p_Result_0_27_fu_2511_p3);

assign xor_ln870_505_fu_9997_p2 = (xor_ln870_504_fu_9991_p2 ^ 1'd1);

assign xor_ln870_506_fu_10007_p2 = (tmp_253_fu_9519_p3 ^ p_Result_0_28_fu_2535_p3);

assign xor_ln870_507_fu_10013_p2 = (xor_ln870_506_fu_10007_p2 ^ 1'd1);

assign xor_ln870_508_fu_10023_p2 = (tmp_254_fu_9527_p3 ^ p_Result_0_29_fu_2559_p3);

assign xor_ln870_509_fu_10029_p2 = (xor_ln870_508_fu_10023_p2 ^ 1'd1);

assign xor_ln870_50_fu_2447_p2 = (tmp_25_fu_1783_p3 ^ p_Result_0_24_fu_2439_p3);

assign xor_ln870_510_fu_10039_p2 = (tmp_255_fu_9535_p3 ^ p_Result_0_30_fu_2583_p3);

assign xor_ln870_511_fu_10045_p2 = (xor_ln870_510_fu_10039_p2 ^ 1'd1);

assign xor_ln870_51_fu_2453_p2 = (xor_ln870_50_fu_2447_p2 ^ 1'd1);

assign xor_ln870_52_fu_2471_p2 = (tmp_26_fu_1791_p3 ^ p_Result_0_25_fu_2463_p3);

assign xor_ln870_53_fu_2477_p2 = (xor_ln870_52_fu_2471_p2 ^ 1'd1);

assign xor_ln870_54_fu_2495_p2 = (tmp_27_fu_1799_p3 ^ p_Result_0_26_fu_2487_p3);

assign xor_ln870_55_fu_2501_p2 = (xor_ln870_54_fu_2495_p2 ^ 1'd1);

assign xor_ln870_56_fu_2519_p2 = (tmp_28_fu_1807_p3 ^ p_Result_0_27_fu_2511_p3);

assign xor_ln870_57_fu_2525_p2 = (xor_ln870_56_fu_2519_p2 ^ 1'd1);

assign xor_ln870_58_fu_2543_p2 = (tmp_29_fu_1815_p3 ^ p_Result_0_28_fu_2535_p3);

assign xor_ln870_59_fu_2549_p2 = (xor_ln870_58_fu_2543_p2 ^ 1'd1);

assign xor_ln870_5_fu_1901_p2 = (xor_ln870_4_fu_1895_p2 ^ 1'd1);

assign xor_ln870_60_fu_2567_p2 = (tmp_30_fu_1823_p3 ^ p_Result_0_29_fu_2559_p3);

assign xor_ln870_61_fu_2573_p2 = (xor_ln870_60_fu_2567_p2 ^ 1'd1);

assign xor_ln870_62_fu_2591_p2 = (tmp_31_fu_1831_p3 ^ p_Result_0_30_fu_2583_p3);

assign xor_ln870_63_fu_2597_p2 = (xor_ln870_62_fu_2591_p2 ^ 1'd1);

assign xor_ln870_64_fu_3159_p2 = (tmp_32_fu_2903_p3 ^ p_Result_1_fu_1839_p3);

assign xor_ln870_65_fu_3165_p2 = (xor_ln870_64_fu_3159_p2 ^ 1'd1);

assign xor_ln870_66_fu_3175_p2 = (tmp_33_fu_2911_p3 ^ p_Result_0_1_fu_1863_p3);

assign xor_ln870_67_fu_3181_p2 = (xor_ln870_66_fu_3175_p2 ^ 1'd1);

assign xor_ln870_68_fu_3191_p2 = (tmp_34_fu_2919_p3 ^ p_Result_0_2_fu_1887_p3);

assign xor_ln870_69_fu_3197_p2 = (xor_ln870_68_fu_3191_p2 ^ 1'd1);

assign xor_ln870_6_fu_1919_p2 = (tmp_3_fu_1607_p3 ^ p_Result_0_3_fu_1911_p3);

assign xor_ln870_70_fu_3207_p2 = (tmp_35_fu_2927_p3 ^ p_Result_0_3_fu_1911_p3);

assign xor_ln870_71_fu_3213_p2 = (xor_ln870_70_fu_3207_p2 ^ 1'd1);

assign xor_ln870_72_fu_3223_p2 = (tmp_36_fu_2935_p3 ^ p_Result_0_4_fu_1935_p3);

assign xor_ln870_73_fu_3229_p2 = (xor_ln870_72_fu_3223_p2 ^ 1'd1);

assign xor_ln870_74_fu_3239_p2 = (tmp_37_fu_2943_p3 ^ p_Result_0_5_fu_1959_p3);

assign xor_ln870_75_fu_3245_p2 = (xor_ln870_74_fu_3239_p2 ^ 1'd1);

assign xor_ln870_76_fu_3255_p2 = (tmp_38_fu_2951_p3 ^ p_Result_0_6_fu_1983_p3);

assign xor_ln870_77_fu_3261_p2 = (xor_ln870_76_fu_3255_p2 ^ 1'd1);

assign xor_ln870_78_fu_3271_p2 = (tmp_39_fu_2959_p3 ^ p_Result_0_7_fu_2007_p3);

assign xor_ln870_79_fu_3277_p2 = (xor_ln870_78_fu_3271_p2 ^ 1'd1);

assign xor_ln870_7_fu_1925_p2 = (xor_ln870_6_fu_1919_p2 ^ 1'd1);

assign xor_ln870_80_fu_3287_p2 = (tmp_40_fu_2967_p3 ^ p_Result_0_8_fu_2031_p3);

assign xor_ln870_81_fu_3293_p2 = (xor_ln870_80_fu_3287_p2 ^ 1'd1);

assign xor_ln870_82_fu_3303_p2 = (tmp_41_fu_2975_p3 ^ p_Result_0_9_fu_2055_p3);

assign xor_ln870_83_fu_3309_p2 = (xor_ln870_82_fu_3303_p2 ^ 1'd1);

assign xor_ln870_84_fu_3319_p2 = (tmp_42_fu_2983_p3 ^ p_Result_0_s_fu_2079_p3);

assign xor_ln870_85_fu_3325_p2 = (xor_ln870_84_fu_3319_p2 ^ 1'd1);

assign xor_ln870_86_fu_3335_p2 = (tmp_43_fu_2991_p3 ^ p_Result_0_10_fu_2103_p3);

assign xor_ln870_87_fu_3341_p2 = (xor_ln870_86_fu_3335_p2 ^ 1'd1);

assign xor_ln870_88_fu_3351_p2 = (tmp_44_fu_2999_p3 ^ p_Result_0_11_fu_2127_p3);

assign xor_ln870_89_fu_3357_p2 = (xor_ln870_88_fu_3351_p2 ^ 1'd1);

assign xor_ln870_8_fu_1943_p2 = (tmp_4_fu_1615_p3 ^ p_Result_0_4_fu_1935_p3);

assign xor_ln870_90_fu_3367_p2 = (tmp_45_fu_3007_p3 ^ p_Result_0_12_fu_2151_p3);

assign xor_ln870_91_fu_3373_p2 = (xor_ln870_90_fu_3367_p2 ^ 1'd1);

assign xor_ln870_92_fu_3383_p2 = (tmp_46_fu_3015_p3 ^ p_Result_0_13_fu_2175_p3);

assign xor_ln870_93_fu_3389_p2 = (xor_ln870_92_fu_3383_p2 ^ 1'd1);

assign xor_ln870_94_fu_3399_p2 = (tmp_47_fu_3023_p3 ^ p_Result_0_14_fu_2199_p3);

assign xor_ln870_95_fu_3405_p2 = (xor_ln870_94_fu_3399_p2 ^ 1'd1);

assign xor_ln870_96_fu_3415_p2 = (tmp_48_fu_3031_p3 ^ p_Result_0_15_fu_2223_p3);

assign xor_ln870_97_fu_3421_p2 = (xor_ln870_96_fu_3415_p2 ^ 1'd1);

assign xor_ln870_98_fu_3431_p2 = (tmp_49_fu_3039_p3 ^ p_Result_0_16_fu_2247_p3);

assign xor_ln870_99_fu_3437_p2 = (xor_ln870_98_fu_3431_p2 ^ 1'd1);

assign xor_ln870_9_fu_1949_p2 = (xor_ln870_8_fu_1943_p2 ^ 1'd1);

assign xor_ln870_fu_1847_p2 = (trunc_ln674_fu_1587_p1 ^ p_Result_1_fu_1839_p3);

assign zext_ln691_100_fu_5969_p1 = add_ln691_114_fu_5963_p2;

assign zext_ln691_101_fu_5979_p1 = add_ln691_115_fu_5973_p2;

assign zext_ln691_102_fu_5989_p1 = add_ln691_116_fu_5983_p2;

assign zext_ln691_103_fu_5999_p1 = add_ln691_117_fu_5993_p2;

assign zext_ln691_104_fu_6009_p1 = add_ln691_118_fu_6003_p2;

assign zext_ln691_105_fu_6019_p1 = add_ln691_119_fu_6013_p2;

assign zext_ln691_106_fu_6029_p1 = add_ln691_120_fu_6023_p2;

assign zext_ln691_107_fu_6039_p1 = add_ln691_121_fu_6033_p2;

assign zext_ln691_108_fu_6055_p1 = add_ln691_123_fu_6049_p2;

assign zext_ln691_109_fu_6065_p1 = add_ln691_124_fu_6059_p2;

assign zext_ln691_10_fu_2711_p1 = add_ln691_11_fu_2705_p2;

assign zext_ln691_110_fu_6075_p1 = add_ln691_125_fu_6069_p2;

assign zext_ln691_111_fu_6085_p1 = add_ln691_126_fu_6079_p2;

assign zext_ln691_112_fu_6827_p1 = xor_ln870_315_fu_6821_p2;

assign zext_ln691_113_fu_6859_p1 = xor_ln870_319_fu_6853_p2;

assign zext_ln691_114_fu_6875_p1 = add_ln691_129_fu_6869_p2;

assign zext_ln691_115_fu_6891_p1 = add_ln691_131_fu_6885_p2;

assign zext_ln691_116_fu_6901_p1 = add_ln691_132_fu_6895_p2;

assign zext_ln691_117_fu_6911_p1 = add_ln691_133_fu_6905_p2;

assign zext_ln691_118_fu_6927_p1 = add_ln691_135_fu_6921_p2;

assign zext_ln691_119_fu_6937_p1 = add_ln691_136_fu_6931_p2;

assign zext_ln691_11_fu_2721_p1 = add_ln691_12_fu_2715_p2;

assign zext_ln691_120_fu_6947_p1 = add_ln691_137_fu_6941_p2;

assign zext_ln691_121_fu_6957_p1 = add_ln691_138_fu_6951_p2;

assign zext_ln691_122_fu_6967_p1 = add_ln691_139_fu_6961_p2;

assign zext_ln691_123_fu_6977_p1 = add_ln691_140_fu_6971_p2;

assign zext_ln691_124_fu_6987_p1 = add_ln691_141_fu_6981_p2;

assign zext_ln691_125_fu_7003_p1 = add_ln691_143_fu_6997_p2;

assign zext_ln691_126_fu_7013_p1 = add_ln691_144_fu_7007_p2;

assign zext_ln691_127_fu_7023_p1 = add_ln691_145_fu_7017_p2;

assign zext_ln691_128_fu_7033_p1 = add_ln691_146_fu_7027_p2;

assign zext_ln691_129_fu_7043_p1 = add_ln691_147_fu_7037_p2;

assign zext_ln691_12_fu_2731_p1 = add_ln691_13_fu_2725_p2;

assign zext_ln691_130_fu_7053_p1 = add_ln691_148_fu_7047_p2;

assign zext_ln691_131_fu_7063_p1 = add_ln691_149_fu_7057_p2;

assign zext_ln691_132_fu_7073_p1 = add_ln691_150_fu_7067_p2;

assign zext_ln691_133_fu_7083_p1 = add_ln691_151_fu_7077_p2;

assign zext_ln691_134_fu_7093_p1 = add_ln691_152_fu_7087_p2;

assign zext_ln691_135_fu_7103_p1 = add_ln691_153_fu_7097_p2;

assign zext_ln691_136_fu_7119_p1 = add_ln691_155_fu_7113_p2;

assign zext_ln691_137_fu_7129_p1 = add_ln691_156_fu_7123_p2;

assign zext_ln691_138_fu_7139_p1 = add_ln691_157_fu_7133_p2;

assign zext_ln691_139_fu_7149_p1 = add_ln691_158_fu_7143_p2;

assign zext_ln691_13_fu_2747_p1 = add_ln691_15_fu_2741_p2;

assign zext_ln691_140_fu_7891_p1 = xor_ln870_379_fu_7885_p2;

assign zext_ln691_141_fu_7923_p1 = xor_ln870_383_fu_7917_p2;

assign zext_ln691_142_fu_7939_p1 = add_ln691_161_fu_7933_p2;

assign zext_ln691_143_fu_7955_p1 = add_ln691_163_fu_7949_p2;

assign zext_ln691_144_fu_7965_p1 = add_ln691_164_fu_7959_p2;

assign zext_ln691_145_fu_7975_p1 = add_ln691_165_fu_7969_p2;

assign zext_ln691_146_fu_7991_p1 = add_ln691_167_fu_7985_p2;

assign zext_ln691_147_fu_8001_p1 = add_ln691_168_fu_7995_p2;

assign zext_ln691_148_fu_8011_p1 = add_ln691_169_fu_8005_p2;

assign zext_ln691_149_fu_8021_p1 = add_ln691_170_fu_8015_p2;

assign zext_ln691_14_fu_2757_p1 = add_ln691_16_fu_2751_p2;

assign zext_ln691_150_fu_8031_p1 = add_ln691_171_fu_8025_p2;

assign zext_ln691_151_fu_8041_p1 = add_ln691_172_fu_8035_p2;

assign zext_ln691_152_fu_8051_p1 = add_ln691_173_fu_8045_p2;

assign zext_ln691_153_fu_8067_p1 = add_ln691_175_fu_8061_p2;

assign zext_ln691_154_fu_8077_p1 = add_ln691_176_fu_8071_p2;

assign zext_ln691_155_fu_8087_p1 = add_ln691_177_fu_8081_p2;

assign zext_ln691_156_fu_8097_p1 = add_ln691_178_fu_8091_p2;

assign zext_ln691_157_fu_8107_p1 = add_ln691_179_fu_8101_p2;

assign zext_ln691_158_fu_8117_p1 = add_ln691_180_fu_8111_p2;

assign zext_ln691_159_fu_8127_p1 = add_ln691_181_fu_8121_p2;

assign zext_ln691_15_fu_2767_p1 = add_ln691_17_fu_2761_p2;

assign zext_ln691_160_fu_8137_p1 = add_ln691_182_fu_8131_p2;

assign zext_ln691_161_fu_8147_p1 = add_ln691_183_fu_8141_p2;

assign zext_ln691_162_fu_8157_p1 = add_ln691_184_fu_8151_p2;

assign zext_ln691_163_fu_8167_p1 = add_ln691_185_fu_8161_p2;

assign zext_ln691_164_fu_8183_p1 = add_ln691_187_fu_8177_p2;

assign zext_ln691_165_fu_8193_p1 = add_ln691_188_fu_8187_p2;

assign zext_ln691_166_fu_8203_p1 = add_ln691_189_fu_8197_p2;

assign zext_ln691_167_fu_8213_p1 = add_ln691_190_fu_8207_p2;

assign zext_ln691_168_fu_8955_p1 = xor_ln870_443_fu_8949_p2;

assign zext_ln691_169_fu_8987_p1 = xor_ln870_447_fu_8981_p2;

assign zext_ln691_16_fu_2777_p1 = add_ln691_18_fu_2771_p2;

assign zext_ln691_170_fu_9003_p1 = add_ln691_193_fu_8997_p2;

assign zext_ln691_171_fu_9019_p1 = add_ln691_195_fu_9013_p2;

assign zext_ln691_172_fu_9029_p1 = add_ln691_196_fu_9023_p2;

assign zext_ln691_173_fu_9039_p1 = add_ln691_197_fu_9033_p2;

assign zext_ln691_174_fu_9055_p1 = add_ln691_199_fu_9049_p2;

assign zext_ln691_175_fu_9065_p1 = add_ln691_200_fu_9059_p2;

assign zext_ln691_176_fu_9075_p1 = add_ln691_201_fu_9069_p2;

assign zext_ln691_177_fu_9085_p1 = add_ln691_202_fu_9079_p2;

assign zext_ln691_178_fu_9095_p1 = add_ln691_203_fu_9089_p2;

assign zext_ln691_179_fu_9105_p1 = add_ln691_204_fu_9099_p2;

assign zext_ln691_17_fu_2787_p1 = add_ln691_19_fu_2781_p2;

assign zext_ln691_180_fu_9115_p1 = add_ln691_205_fu_9109_p2;

assign zext_ln691_181_fu_9131_p1 = add_ln691_207_fu_9125_p2;

assign zext_ln691_182_fu_9141_p1 = add_ln691_208_fu_9135_p2;

assign zext_ln691_183_fu_9151_p1 = add_ln691_209_fu_9145_p2;

assign zext_ln691_184_fu_9161_p1 = add_ln691_210_fu_9155_p2;

assign zext_ln691_185_fu_9171_p1 = add_ln691_211_fu_9165_p2;

assign zext_ln691_186_fu_9181_p1 = add_ln691_212_fu_9175_p2;

assign zext_ln691_187_fu_9191_p1 = add_ln691_213_fu_9185_p2;

assign zext_ln691_188_fu_9201_p1 = add_ln691_214_fu_9195_p2;

assign zext_ln691_189_fu_9211_p1 = add_ln691_215_fu_9205_p2;

assign zext_ln691_18_fu_2797_p1 = add_ln691_20_fu_2791_p2;

assign zext_ln691_190_fu_9221_p1 = add_ln691_216_fu_9215_p2;

assign zext_ln691_191_fu_9231_p1 = add_ln691_217_fu_9225_p2;

assign zext_ln691_192_fu_9247_p1 = add_ln691_219_fu_9241_p2;

assign zext_ln691_193_fu_9257_p1 = add_ln691_220_fu_9251_p2;

assign zext_ln691_194_fu_9267_p1 = add_ln691_221_fu_9261_p2;

assign zext_ln691_195_fu_9277_p1 = add_ln691_222_fu_9271_p2;

assign zext_ln691_196_fu_10019_p1 = xor_ln870_507_fu_10013_p2;

assign zext_ln691_197_fu_10051_p1 = xor_ln870_511_fu_10045_p2;

assign zext_ln691_198_fu_10067_p1 = add_ln691_225_fu_10061_p2;

assign zext_ln691_199_fu_10083_p1 = add_ln691_227_fu_10077_p2;

assign zext_ln691_19_fu_2807_p1 = add_ln691_21_fu_2801_p2;

assign zext_ln691_1_fu_2603_p1 = xor_ln870_63_fu_2597_p2;

assign zext_ln691_200_fu_10093_p1 = add_ln691_228_fu_10087_p2;

assign zext_ln691_201_fu_10103_p1 = add_ln691_229_fu_10097_p2;

assign zext_ln691_202_fu_10119_p1 = add_ln691_231_fu_10113_p2;

assign zext_ln691_203_fu_10129_p1 = add_ln691_232_fu_10123_p2;

assign zext_ln691_204_fu_10139_p1 = add_ln691_233_fu_10133_p2;

assign zext_ln691_205_fu_10149_p1 = add_ln691_234_fu_10143_p2;

assign zext_ln691_206_fu_10159_p1 = add_ln691_235_fu_10153_p2;

assign zext_ln691_207_fu_10169_p1 = add_ln691_236_fu_10163_p2;

assign zext_ln691_208_fu_10179_p1 = add_ln691_237_fu_10173_p2;

assign zext_ln691_209_fu_10195_p1 = add_ln691_239_fu_10189_p2;

assign zext_ln691_20_fu_2817_p1 = add_ln691_22_fu_2811_p2;

assign zext_ln691_210_fu_10205_p1 = add_ln691_240_fu_10199_p2;

assign zext_ln691_211_fu_10215_p1 = add_ln691_241_fu_10209_p2;

assign zext_ln691_212_fu_10225_p1 = add_ln691_242_fu_10219_p2;

assign zext_ln691_213_fu_10235_p1 = add_ln691_243_fu_10229_p2;

assign zext_ln691_214_fu_10245_p1 = add_ln691_244_fu_10239_p2;

assign zext_ln691_215_fu_10255_p1 = add_ln691_245_fu_10249_p2;

assign zext_ln691_216_fu_10265_p1 = add_ln691_246_fu_10259_p2;

assign zext_ln691_217_fu_10275_p1 = add_ln691_247_fu_10269_p2;

assign zext_ln691_218_fu_10285_p1 = add_ln691_248_fu_10279_p2;

assign zext_ln691_219_fu_10295_p1 = add_ln691_249_fu_10289_p2;

assign zext_ln691_21_fu_2827_p1 = add_ln691_23_fu_2821_p2;

assign zext_ln691_220_fu_10311_p1 = add_ln691_251_fu_10305_p2;

assign zext_ln691_221_fu_10321_p1 = add_ln691_252_fu_10315_p2;

assign zext_ln691_222_fu_10331_p1 = add_ln691_253_fu_10325_p2;

assign zext_ln691_223_fu_10341_p1 = add_ln691_254_fu_10335_p2;

assign zext_ln691_22_fu_2837_p1 = add_ln691_24_fu_2831_p2;

assign zext_ln691_23_fu_2847_p1 = add_ln691_25_fu_2841_p2;

assign zext_ln691_24_fu_2863_p1 = add_ln691_27_fu_2857_p2;

assign zext_ln691_25_fu_2873_p1 = add_ln691_28_fu_2867_p2;

assign zext_ln691_26_fu_2883_p1 = add_ln691_29_fu_2877_p2;

assign zext_ln691_27_fu_2893_p1 = add_ln691_30_fu_2887_p2;

assign zext_ln691_28_fu_3635_p1 = xor_ln870_123_fu_3629_p2;

assign zext_ln691_29_fu_3667_p1 = xor_ln870_127_fu_3661_p2;

assign zext_ln691_2_fu_2619_p1 = add_ln691_1_fu_2613_p2;

assign zext_ln691_30_fu_3683_p1 = add_ln691_33_fu_3677_p2;

assign zext_ln691_31_fu_3699_p1 = add_ln691_35_fu_3693_p2;

assign zext_ln691_32_fu_3709_p1 = add_ln691_36_fu_3703_p2;

assign zext_ln691_33_fu_3719_p1 = add_ln691_37_fu_3713_p2;

assign zext_ln691_34_fu_3735_p1 = add_ln691_39_fu_3729_p2;

assign zext_ln691_35_fu_3745_p1 = add_ln691_40_fu_3739_p2;

assign zext_ln691_36_fu_3755_p1 = add_ln691_41_fu_3749_p2;

assign zext_ln691_37_fu_3765_p1 = add_ln691_42_fu_3759_p2;

assign zext_ln691_38_fu_3775_p1 = add_ln691_43_fu_3769_p2;

assign zext_ln691_39_fu_3785_p1 = add_ln691_44_fu_3779_p2;

assign zext_ln691_3_fu_2635_p1 = add_ln691_3_fu_2629_p2;

assign zext_ln691_40_fu_3795_p1 = add_ln691_45_fu_3789_p2;

assign zext_ln691_41_fu_3811_p1 = add_ln691_47_fu_3805_p2;

assign zext_ln691_42_fu_3821_p1 = add_ln691_48_fu_3815_p2;

assign zext_ln691_43_fu_3831_p1 = add_ln691_49_fu_3825_p2;

assign zext_ln691_44_fu_3841_p1 = add_ln691_50_fu_3835_p2;

assign zext_ln691_45_fu_3851_p1 = add_ln691_51_fu_3845_p2;

assign zext_ln691_46_fu_3861_p1 = add_ln691_52_fu_3855_p2;

assign zext_ln691_47_fu_3871_p1 = add_ln691_53_fu_3865_p2;

assign zext_ln691_48_fu_3881_p1 = add_ln691_54_fu_3875_p2;

assign zext_ln691_49_fu_3891_p1 = add_ln691_55_fu_3885_p2;

assign zext_ln691_4_fu_2645_p1 = add_ln691_4_fu_2639_p2;

assign zext_ln691_50_fu_3901_p1 = add_ln691_56_fu_3895_p2;

assign zext_ln691_51_fu_3911_p1 = add_ln691_57_fu_3905_p2;

assign zext_ln691_52_fu_3927_p1 = add_ln691_59_fu_3921_p2;

assign zext_ln691_53_fu_3937_p1 = add_ln691_60_fu_3931_p2;

assign zext_ln691_54_fu_3947_p1 = add_ln691_61_fu_3941_p2;

assign zext_ln691_55_fu_3957_p1 = add_ln691_62_fu_3951_p2;

assign zext_ln691_56_fu_4699_p1 = xor_ln870_187_fu_4693_p2;

assign zext_ln691_57_fu_4731_p1 = xor_ln870_191_fu_4725_p2;

assign zext_ln691_58_fu_4747_p1 = add_ln691_65_fu_4741_p2;

assign zext_ln691_59_fu_4763_p1 = add_ln691_67_fu_4757_p2;

assign zext_ln691_5_fu_2655_p1 = add_ln691_5_fu_2649_p2;

assign zext_ln691_60_fu_4773_p1 = add_ln691_68_fu_4767_p2;

assign zext_ln691_61_fu_4783_p1 = add_ln691_69_fu_4777_p2;

assign zext_ln691_62_fu_4799_p1 = add_ln691_71_fu_4793_p2;

assign zext_ln691_63_fu_4809_p1 = add_ln691_72_fu_4803_p2;

assign zext_ln691_64_fu_4819_p1 = add_ln691_73_fu_4813_p2;

assign zext_ln691_65_fu_4829_p1 = add_ln691_74_fu_4823_p2;

assign zext_ln691_66_fu_4839_p1 = add_ln691_75_fu_4833_p2;

assign zext_ln691_67_fu_4849_p1 = add_ln691_76_fu_4843_p2;

assign zext_ln691_68_fu_4859_p1 = add_ln691_77_fu_4853_p2;

assign zext_ln691_69_fu_4875_p1 = add_ln691_79_fu_4869_p2;

assign zext_ln691_6_fu_2671_p1 = add_ln691_7_fu_2665_p2;

assign zext_ln691_70_fu_4885_p1 = add_ln691_80_fu_4879_p2;

assign zext_ln691_71_fu_4895_p1 = add_ln691_81_fu_4889_p2;

assign zext_ln691_72_fu_4905_p1 = add_ln691_82_fu_4899_p2;

assign zext_ln691_73_fu_4915_p1 = add_ln691_83_fu_4909_p2;

assign zext_ln691_74_fu_4925_p1 = add_ln691_84_fu_4919_p2;

assign zext_ln691_75_fu_4935_p1 = add_ln691_85_fu_4929_p2;

assign zext_ln691_76_fu_4945_p1 = add_ln691_86_fu_4939_p2;

assign zext_ln691_77_fu_4955_p1 = add_ln691_87_fu_4949_p2;

assign zext_ln691_78_fu_4965_p1 = add_ln691_88_fu_4959_p2;

assign zext_ln691_79_fu_4975_p1 = add_ln691_89_fu_4969_p2;

assign zext_ln691_7_fu_2681_p1 = add_ln691_8_fu_2675_p2;

assign zext_ln691_80_fu_4991_p1 = add_ln691_91_fu_4985_p2;

assign zext_ln691_81_fu_5001_p1 = add_ln691_92_fu_4995_p2;

assign zext_ln691_82_fu_5011_p1 = add_ln691_93_fu_5005_p2;

assign zext_ln691_83_fu_5021_p1 = add_ln691_94_fu_5015_p2;

assign zext_ln691_84_fu_5763_p1 = xor_ln870_251_fu_5757_p2;

assign zext_ln691_85_fu_5795_p1 = xor_ln870_255_fu_5789_p2;

assign zext_ln691_86_fu_5811_p1 = add_ln691_97_fu_5805_p2;

assign zext_ln691_87_fu_5827_p1 = add_ln691_99_fu_5821_p2;

assign zext_ln691_88_fu_5837_p1 = add_ln691_100_fu_5831_p2;

assign zext_ln691_89_fu_5847_p1 = add_ln691_101_fu_5841_p2;

assign zext_ln691_8_fu_2691_p1 = add_ln691_9_fu_2685_p2;

assign zext_ln691_90_fu_5863_p1 = add_ln691_103_fu_5857_p2;

assign zext_ln691_91_fu_5873_p1 = add_ln691_104_fu_5867_p2;

assign zext_ln691_92_fu_5883_p1 = add_ln691_105_fu_5877_p2;

assign zext_ln691_93_fu_5893_p1 = add_ln691_106_fu_5887_p2;

assign zext_ln691_94_fu_5903_p1 = add_ln691_107_fu_5897_p2;

assign zext_ln691_95_fu_5913_p1 = add_ln691_108_fu_5907_p2;

assign zext_ln691_96_fu_5923_p1 = add_ln691_109_fu_5917_p2;

assign zext_ln691_97_fu_5939_p1 = add_ln691_111_fu_5933_p2;

assign zext_ln691_98_fu_5949_p1 = add_ln691_112_fu_5943_p2;

assign zext_ln691_99_fu_5959_p1 = add_ln691_113_fu_5953_p2;

assign zext_ln691_9_fu_2701_p1 = add_ln691_10_fu_2695_p2;

assign zext_ln691_fu_2555_p1 = xor_ln870_59_fu_2549_p2;

assign zext_ln820_10_fu_2099_p1 = xor_ln870_21_fu_2093_p2;

assign zext_ln820_11_fu_2123_p1 = xor_ln870_23_fu_2117_p2;

assign zext_ln820_12_fu_2147_p1 = xor_ln870_25_fu_2141_p2;

assign zext_ln820_13_fu_2171_p1 = xor_ln870_27_fu_2165_p2;

assign zext_ln820_14_fu_2195_p1 = xor_ln870_29_fu_2189_p2;

assign zext_ln820_15_fu_2219_p1 = xor_ln870_31_fu_2213_p2;

assign zext_ln820_16_fu_2243_p1 = xor_ln870_33_fu_2237_p2;

assign zext_ln820_17_fu_2267_p1 = xor_ln870_35_fu_2261_p2;

assign zext_ln820_18_fu_2291_p1 = xor_ln870_37_fu_2285_p2;

assign zext_ln820_19_fu_2315_p1 = xor_ln870_39_fu_2309_p2;

assign zext_ln820_1_fu_1883_p1 = xor_ln870_3_fu_1877_p2;

assign zext_ln820_20_fu_2339_p1 = xor_ln870_41_fu_2333_p2;

assign zext_ln820_21_fu_2363_p1 = xor_ln870_43_fu_2357_p2;

assign zext_ln820_22_fu_2387_p1 = xor_ln870_45_fu_2381_p2;

assign zext_ln820_23_fu_2411_p1 = xor_ln870_47_fu_2405_p2;

assign zext_ln820_24_fu_2435_p1 = xor_ln870_49_fu_2429_p2;

assign zext_ln820_25_fu_2459_p1 = xor_ln870_51_fu_2453_p2;

assign zext_ln820_26_fu_2483_p1 = xor_ln870_53_fu_2477_p2;

assign zext_ln820_27_fu_2507_p1 = xor_ln870_55_fu_2501_p2;

assign zext_ln820_28_fu_2531_p1 = xor_ln870_57_fu_2525_p2;

assign zext_ln820_29_fu_2579_p1 = xor_ln870_61_fu_2573_p2;

assign zext_ln820_2_fu_1907_p1 = xor_ln870_5_fu_1901_p2;

assign zext_ln820_3_fu_1931_p1 = xor_ln870_7_fu_1925_p2;

assign zext_ln820_4_fu_1955_p1 = xor_ln870_9_fu_1949_p2;

assign zext_ln820_5_fu_1979_p1 = xor_ln870_11_fu_1973_p2;

assign zext_ln820_6_fu_2003_p1 = xor_ln870_13_fu_1997_p2;

assign zext_ln820_7_fu_2027_p1 = xor_ln870_15_fu_2021_p2;

assign zext_ln820_8_fu_2051_p1 = xor_ln870_17_fu_2045_p2;

assign zext_ln820_9_fu_2075_p1 = xor_ln870_19_fu_2069_p2;

assign zext_ln820_fu_1859_p1 = xor_ln870_1_fu_1853_p2;

assign zext_ln870_100_fu_6523_p1 = xor_ln870_277_fu_6517_p2;

assign zext_ln870_101_fu_6539_p1 = xor_ln870_279_fu_6533_p2;

assign zext_ln870_102_fu_6555_p1 = xor_ln870_281_fu_6549_p2;

assign zext_ln870_103_fu_6571_p1 = xor_ln870_283_fu_6565_p2;

assign zext_ln870_104_fu_6587_p1 = xor_ln870_285_fu_6581_p2;

assign zext_ln870_105_fu_6603_p1 = xor_ln870_287_fu_6597_p2;

assign zext_ln870_106_fu_6619_p1 = xor_ln870_289_fu_6613_p2;

assign zext_ln870_107_fu_6635_p1 = xor_ln870_291_fu_6629_p2;

assign zext_ln870_108_fu_6651_p1 = xor_ln870_293_fu_6645_p2;

assign zext_ln870_109_fu_6667_p1 = xor_ln870_295_fu_6661_p2;

assign zext_ln870_10_fu_3331_p1 = xor_ln870_85_fu_3325_p2;

assign zext_ln870_110_fu_6683_p1 = xor_ln870_297_fu_6677_p2;

assign zext_ln870_111_fu_6699_p1 = xor_ln870_299_fu_6693_p2;

assign zext_ln870_112_fu_6715_p1 = xor_ln870_301_fu_6709_p2;

assign zext_ln870_113_fu_6731_p1 = xor_ln870_303_fu_6725_p2;

assign zext_ln870_114_fu_6747_p1 = xor_ln870_305_fu_6741_p2;

assign zext_ln870_115_fu_6763_p1 = xor_ln870_307_fu_6757_p2;

assign zext_ln870_116_fu_6779_p1 = xor_ln870_309_fu_6773_p2;

assign zext_ln870_117_fu_6795_p1 = xor_ln870_311_fu_6789_p2;

assign zext_ln870_118_fu_6811_p1 = xor_ln870_313_fu_6805_p2;

assign zext_ln870_119_fu_6843_p1 = xor_ln870_317_fu_6837_p2;

assign zext_ln870_11_fu_3347_p1 = xor_ln870_87_fu_3341_p2;

assign zext_ln870_120_fu_7427_p1 = xor_ln870_321_fu_7421_p2;

assign zext_ln870_121_fu_7443_p1 = xor_ln870_323_fu_7437_p2;

assign zext_ln870_122_fu_7459_p1 = xor_ln870_325_fu_7453_p2;

assign zext_ln870_123_fu_7475_p1 = xor_ln870_327_fu_7469_p2;

assign zext_ln870_124_fu_7491_p1 = xor_ln870_329_fu_7485_p2;

assign zext_ln870_125_fu_7507_p1 = xor_ln870_331_fu_7501_p2;

assign zext_ln870_126_fu_7523_p1 = xor_ln870_333_fu_7517_p2;

assign zext_ln870_127_fu_7539_p1 = xor_ln870_335_fu_7533_p2;

assign zext_ln870_128_fu_7555_p1 = xor_ln870_337_fu_7549_p2;

assign zext_ln870_129_fu_7571_p1 = xor_ln870_339_fu_7565_p2;

assign zext_ln870_12_fu_3363_p1 = xor_ln870_89_fu_3357_p2;

assign zext_ln870_130_fu_7587_p1 = xor_ln870_341_fu_7581_p2;

assign zext_ln870_131_fu_7603_p1 = xor_ln870_343_fu_7597_p2;

assign zext_ln870_132_fu_7619_p1 = xor_ln870_345_fu_7613_p2;

assign zext_ln870_133_fu_7635_p1 = xor_ln870_347_fu_7629_p2;

assign zext_ln870_134_fu_7651_p1 = xor_ln870_349_fu_7645_p2;

assign zext_ln870_135_fu_7667_p1 = xor_ln870_351_fu_7661_p2;

assign zext_ln870_136_fu_7683_p1 = xor_ln870_353_fu_7677_p2;

assign zext_ln870_137_fu_7699_p1 = xor_ln870_355_fu_7693_p2;

assign zext_ln870_138_fu_7715_p1 = xor_ln870_357_fu_7709_p2;

assign zext_ln870_139_fu_7731_p1 = xor_ln870_359_fu_7725_p2;

assign zext_ln870_13_fu_3379_p1 = xor_ln870_91_fu_3373_p2;

assign zext_ln870_140_fu_7747_p1 = xor_ln870_361_fu_7741_p2;

assign zext_ln870_141_fu_7763_p1 = xor_ln870_363_fu_7757_p2;

assign zext_ln870_142_fu_7779_p1 = xor_ln870_365_fu_7773_p2;

assign zext_ln870_143_fu_7795_p1 = xor_ln870_367_fu_7789_p2;

assign zext_ln870_144_fu_7811_p1 = xor_ln870_369_fu_7805_p2;

assign zext_ln870_145_fu_7827_p1 = xor_ln870_371_fu_7821_p2;

assign zext_ln870_146_fu_7843_p1 = xor_ln870_373_fu_7837_p2;

assign zext_ln870_147_fu_7859_p1 = xor_ln870_375_fu_7853_p2;

assign zext_ln870_148_fu_7875_p1 = xor_ln870_377_fu_7869_p2;

assign zext_ln870_149_fu_7907_p1 = xor_ln870_381_fu_7901_p2;

assign zext_ln870_14_fu_3395_p1 = xor_ln870_93_fu_3389_p2;

assign zext_ln870_150_fu_8491_p1 = xor_ln870_385_fu_8485_p2;

assign zext_ln870_151_fu_8507_p1 = xor_ln870_387_fu_8501_p2;

assign zext_ln870_152_fu_8523_p1 = xor_ln870_389_fu_8517_p2;

assign zext_ln870_153_fu_8539_p1 = xor_ln870_391_fu_8533_p2;

assign zext_ln870_154_fu_8555_p1 = xor_ln870_393_fu_8549_p2;

assign zext_ln870_155_fu_8571_p1 = xor_ln870_395_fu_8565_p2;

assign zext_ln870_156_fu_8587_p1 = xor_ln870_397_fu_8581_p2;

assign zext_ln870_157_fu_8603_p1 = xor_ln870_399_fu_8597_p2;

assign zext_ln870_158_fu_8619_p1 = xor_ln870_401_fu_8613_p2;

assign zext_ln870_159_fu_8635_p1 = xor_ln870_403_fu_8629_p2;

assign zext_ln870_15_fu_3411_p1 = xor_ln870_95_fu_3405_p2;

assign zext_ln870_160_fu_8651_p1 = xor_ln870_405_fu_8645_p2;

assign zext_ln870_161_fu_8667_p1 = xor_ln870_407_fu_8661_p2;

assign zext_ln870_162_fu_8683_p1 = xor_ln870_409_fu_8677_p2;

assign zext_ln870_163_fu_8699_p1 = xor_ln870_411_fu_8693_p2;

assign zext_ln870_164_fu_8715_p1 = xor_ln870_413_fu_8709_p2;

assign zext_ln870_165_fu_8731_p1 = xor_ln870_415_fu_8725_p2;

assign zext_ln870_166_fu_8747_p1 = xor_ln870_417_fu_8741_p2;

assign zext_ln870_167_fu_8763_p1 = xor_ln870_419_fu_8757_p2;

assign zext_ln870_168_fu_8779_p1 = xor_ln870_421_fu_8773_p2;

assign zext_ln870_169_fu_8795_p1 = xor_ln870_423_fu_8789_p2;

assign zext_ln870_16_fu_3427_p1 = xor_ln870_97_fu_3421_p2;

assign zext_ln870_170_fu_8811_p1 = xor_ln870_425_fu_8805_p2;

assign zext_ln870_171_fu_8827_p1 = xor_ln870_427_fu_8821_p2;

assign zext_ln870_172_fu_8843_p1 = xor_ln870_429_fu_8837_p2;

assign zext_ln870_173_fu_8859_p1 = xor_ln870_431_fu_8853_p2;

assign zext_ln870_174_fu_8875_p1 = xor_ln870_433_fu_8869_p2;

assign zext_ln870_175_fu_8891_p1 = xor_ln870_435_fu_8885_p2;

assign zext_ln870_176_fu_8907_p1 = xor_ln870_437_fu_8901_p2;

assign zext_ln870_177_fu_8923_p1 = xor_ln870_439_fu_8917_p2;

assign zext_ln870_178_fu_8939_p1 = xor_ln870_441_fu_8933_p2;

assign zext_ln870_179_fu_8971_p1 = xor_ln870_445_fu_8965_p2;

assign zext_ln870_17_fu_3443_p1 = xor_ln870_99_fu_3437_p2;

assign zext_ln870_180_fu_9555_p1 = xor_ln870_449_fu_9549_p2;

assign zext_ln870_181_fu_9571_p1 = xor_ln870_451_fu_9565_p2;

assign zext_ln870_182_fu_9587_p1 = xor_ln870_453_fu_9581_p2;

assign zext_ln870_183_fu_9603_p1 = xor_ln870_455_fu_9597_p2;

assign zext_ln870_184_fu_9619_p1 = xor_ln870_457_fu_9613_p2;

assign zext_ln870_185_fu_9635_p1 = xor_ln870_459_fu_9629_p2;

assign zext_ln870_186_fu_9651_p1 = xor_ln870_461_fu_9645_p2;

assign zext_ln870_187_fu_9667_p1 = xor_ln870_463_fu_9661_p2;

assign zext_ln870_188_fu_9683_p1 = xor_ln870_465_fu_9677_p2;

assign zext_ln870_189_fu_9699_p1 = xor_ln870_467_fu_9693_p2;

assign zext_ln870_18_fu_3459_p1 = xor_ln870_101_fu_3453_p2;

assign zext_ln870_190_fu_9715_p1 = xor_ln870_469_fu_9709_p2;

assign zext_ln870_191_fu_9731_p1 = xor_ln870_471_fu_9725_p2;

assign zext_ln870_192_fu_9747_p1 = xor_ln870_473_fu_9741_p2;

assign zext_ln870_193_fu_9763_p1 = xor_ln870_475_fu_9757_p2;

assign zext_ln870_194_fu_9779_p1 = xor_ln870_477_fu_9773_p2;

assign zext_ln870_195_fu_9795_p1 = xor_ln870_479_fu_9789_p2;

assign zext_ln870_196_fu_9811_p1 = xor_ln870_481_fu_9805_p2;

assign zext_ln870_197_fu_9827_p1 = xor_ln870_483_fu_9821_p2;

assign zext_ln870_198_fu_9843_p1 = xor_ln870_485_fu_9837_p2;

assign zext_ln870_199_fu_9859_p1 = xor_ln870_487_fu_9853_p2;

assign zext_ln870_19_fu_3475_p1 = xor_ln870_103_fu_3469_p2;

assign zext_ln870_1_fu_3187_p1 = xor_ln870_67_fu_3181_p2;

assign zext_ln870_200_fu_9875_p1 = xor_ln870_489_fu_9869_p2;

assign zext_ln870_201_fu_9891_p1 = xor_ln870_491_fu_9885_p2;

assign zext_ln870_202_fu_9907_p1 = xor_ln870_493_fu_9901_p2;

assign zext_ln870_203_fu_9923_p1 = xor_ln870_495_fu_9917_p2;

assign zext_ln870_204_fu_9939_p1 = xor_ln870_497_fu_9933_p2;

assign zext_ln870_205_fu_9955_p1 = xor_ln870_499_fu_9949_p2;

assign zext_ln870_206_fu_9971_p1 = xor_ln870_501_fu_9965_p2;

assign zext_ln870_207_fu_9987_p1 = xor_ln870_503_fu_9981_p2;

assign zext_ln870_208_fu_10003_p1 = xor_ln870_505_fu_9997_p2;

assign zext_ln870_209_fu_10035_p1 = xor_ln870_509_fu_10029_p2;

assign zext_ln870_20_fu_3491_p1 = xor_ln870_105_fu_3485_p2;

assign zext_ln870_21_fu_3507_p1 = xor_ln870_107_fu_3501_p2;

assign zext_ln870_22_fu_3523_p1 = xor_ln870_109_fu_3517_p2;

assign zext_ln870_23_fu_3539_p1 = xor_ln870_111_fu_3533_p2;

assign zext_ln870_24_fu_3555_p1 = xor_ln870_113_fu_3549_p2;

assign zext_ln870_25_fu_3571_p1 = xor_ln870_115_fu_3565_p2;

assign zext_ln870_26_fu_3587_p1 = xor_ln870_117_fu_3581_p2;

assign zext_ln870_27_fu_3603_p1 = xor_ln870_119_fu_3597_p2;

assign zext_ln870_28_fu_3619_p1 = xor_ln870_121_fu_3613_p2;

assign zext_ln870_29_fu_3651_p1 = xor_ln870_125_fu_3645_p2;

assign zext_ln870_2_fu_3203_p1 = xor_ln870_69_fu_3197_p2;

assign zext_ln870_30_fu_4235_p1 = xor_ln870_129_fu_4229_p2;

assign zext_ln870_31_fu_4251_p1 = xor_ln870_131_fu_4245_p2;

assign zext_ln870_32_fu_4267_p1 = xor_ln870_133_fu_4261_p2;

assign zext_ln870_33_fu_4283_p1 = xor_ln870_135_fu_4277_p2;

assign zext_ln870_34_fu_4299_p1 = xor_ln870_137_fu_4293_p2;

assign zext_ln870_35_fu_4315_p1 = xor_ln870_139_fu_4309_p2;

assign zext_ln870_36_fu_4331_p1 = xor_ln870_141_fu_4325_p2;

assign zext_ln870_37_fu_4347_p1 = xor_ln870_143_fu_4341_p2;

assign zext_ln870_38_fu_4363_p1 = xor_ln870_145_fu_4357_p2;

assign zext_ln870_39_fu_4379_p1 = xor_ln870_147_fu_4373_p2;

assign zext_ln870_3_fu_3219_p1 = xor_ln870_71_fu_3213_p2;

assign zext_ln870_40_fu_4395_p1 = xor_ln870_149_fu_4389_p2;

assign zext_ln870_41_fu_4411_p1 = xor_ln870_151_fu_4405_p2;

assign zext_ln870_42_fu_4427_p1 = xor_ln870_153_fu_4421_p2;

assign zext_ln870_43_fu_4443_p1 = xor_ln870_155_fu_4437_p2;

assign zext_ln870_44_fu_4459_p1 = xor_ln870_157_fu_4453_p2;

assign zext_ln870_45_fu_4475_p1 = xor_ln870_159_fu_4469_p2;

assign zext_ln870_46_fu_4491_p1 = xor_ln870_161_fu_4485_p2;

assign zext_ln870_47_fu_4507_p1 = xor_ln870_163_fu_4501_p2;

assign zext_ln870_48_fu_4523_p1 = xor_ln870_165_fu_4517_p2;

assign zext_ln870_49_fu_4539_p1 = xor_ln870_167_fu_4533_p2;

assign zext_ln870_4_fu_3235_p1 = xor_ln870_73_fu_3229_p2;

assign zext_ln870_50_fu_4555_p1 = xor_ln870_169_fu_4549_p2;

assign zext_ln870_51_fu_4571_p1 = xor_ln870_171_fu_4565_p2;

assign zext_ln870_52_fu_4587_p1 = xor_ln870_173_fu_4581_p2;

assign zext_ln870_53_fu_4603_p1 = xor_ln870_175_fu_4597_p2;

assign zext_ln870_54_fu_4619_p1 = xor_ln870_177_fu_4613_p2;

assign zext_ln870_55_fu_4635_p1 = xor_ln870_179_fu_4629_p2;

assign zext_ln870_56_fu_4651_p1 = xor_ln870_181_fu_4645_p2;

assign zext_ln870_57_fu_4667_p1 = xor_ln870_183_fu_4661_p2;

assign zext_ln870_58_fu_4683_p1 = xor_ln870_185_fu_4677_p2;

assign zext_ln870_59_fu_4715_p1 = xor_ln870_189_fu_4709_p2;

assign zext_ln870_5_fu_3251_p1 = xor_ln870_75_fu_3245_p2;

assign zext_ln870_60_fu_5299_p1 = xor_ln870_193_fu_5293_p2;

assign zext_ln870_61_fu_5315_p1 = xor_ln870_195_fu_5309_p2;

assign zext_ln870_62_fu_5331_p1 = xor_ln870_197_fu_5325_p2;

assign zext_ln870_63_fu_5347_p1 = xor_ln870_199_fu_5341_p2;

assign zext_ln870_64_fu_5363_p1 = xor_ln870_201_fu_5357_p2;

assign zext_ln870_65_fu_5379_p1 = xor_ln870_203_fu_5373_p2;

assign zext_ln870_66_fu_5395_p1 = xor_ln870_205_fu_5389_p2;

assign zext_ln870_67_fu_5411_p1 = xor_ln870_207_fu_5405_p2;

assign zext_ln870_68_fu_5427_p1 = xor_ln870_209_fu_5421_p2;

assign zext_ln870_69_fu_5443_p1 = xor_ln870_211_fu_5437_p2;

assign zext_ln870_6_fu_3267_p1 = xor_ln870_77_fu_3261_p2;

assign zext_ln870_70_fu_5459_p1 = xor_ln870_213_fu_5453_p2;

assign zext_ln870_71_fu_5475_p1 = xor_ln870_215_fu_5469_p2;

assign zext_ln870_72_fu_5491_p1 = xor_ln870_217_fu_5485_p2;

assign zext_ln870_73_fu_5507_p1 = xor_ln870_219_fu_5501_p2;

assign zext_ln870_74_fu_5523_p1 = xor_ln870_221_fu_5517_p2;

assign zext_ln870_75_fu_5539_p1 = xor_ln870_223_fu_5533_p2;

assign zext_ln870_76_fu_5555_p1 = xor_ln870_225_fu_5549_p2;

assign zext_ln870_77_fu_5571_p1 = xor_ln870_227_fu_5565_p2;

assign zext_ln870_78_fu_5587_p1 = xor_ln870_229_fu_5581_p2;

assign zext_ln870_79_fu_5603_p1 = xor_ln870_231_fu_5597_p2;

assign zext_ln870_7_fu_3283_p1 = xor_ln870_79_fu_3277_p2;

assign zext_ln870_80_fu_5619_p1 = xor_ln870_233_fu_5613_p2;

assign zext_ln870_81_fu_5635_p1 = xor_ln870_235_fu_5629_p2;

assign zext_ln870_82_fu_5651_p1 = xor_ln870_237_fu_5645_p2;

assign zext_ln870_83_fu_5667_p1 = xor_ln870_239_fu_5661_p2;

assign zext_ln870_84_fu_5683_p1 = xor_ln870_241_fu_5677_p2;

assign zext_ln870_85_fu_5699_p1 = xor_ln870_243_fu_5693_p2;

assign zext_ln870_86_fu_5715_p1 = xor_ln870_245_fu_5709_p2;

assign zext_ln870_87_fu_5731_p1 = xor_ln870_247_fu_5725_p2;

assign zext_ln870_88_fu_5747_p1 = xor_ln870_249_fu_5741_p2;

assign zext_ln870_89_fu_5779_p1 = xor_ln870_253_fu_5773_p2;

assign zext_ln870_8_fu_3299_p1 = xor_ln870_81_fu_3293_p2;

assign zext_ln870_90_fu_6363_p1 = xor_ln870_257_fu_6357_p2;

assign zext_ln870_91_fu_6379_p1 = xor_ln870_259_fu_6373_p2;

assign zext_ln870_92_fu_6395_p1 = xor_ln870_261_fu_6389_p2;

assign zext_ln870_93_fu_6411_p1 = xor_ln870_263_fu_6405_p2;

assign zext_ln870_94_fu_6427_p1 = xor_ln870_265_fu_6421_p2;

assign zext_ln870_95_fu_6443_p1 = xor_ln870_267_fu_6437_p2;

assign zext_ln870_96_fu_6459_p1 = xor_ln870_269_fu_6453_p2;

assign zext_ln870_97_fu_6475_p1 = xor_ln870_271_fu_6469_p2;

assign zext_ln870_98_fu_6491_p1 = xor_ln870_273_fu_6485_p2;

assign zext_ln870_99_fu_6507_p1 = xor_ln870_275_fu_6501_p2;

assign zext_ln870_9_fu_3315_p1 = xor_ln870_83_fu_3309_p2;

assign zext_ln870_fu_3171_p1 = xor_ln870_65_fu_3165_p2;

assign zext_ln890_1_fu_10463_p1 = threshs_m_thresholds_V_1_0_q0;

assign zext_ln890_2_fu_10478_p1 = threshs_m_thresholds_V_2_0_q0;

assign zext_ln890_3_fu_10504_p1 = threshs_m_thresholds_V_4_0_q0;

assign zext_ln890_4_fu_10519_p1 = threshs_m_thresholds_V_5_0_q0;

assign zext_ln890_5_fu_10534_p1 = threshs_m_thresholds_V_6_0_q0;

assign zext_ln890_6_fu_10549_p1 = threshs_m_thresholds_V_7_0_q0;

assign zext_ln890_fu_10448_p1 = threshs_m_thresholds_V_0_0_q0;

endmodule //StreamingFCLayer_Batch_3_Matrix_Vector_Activate_Stream_Batch_1152u_128u_32u_8u_Recast_XnorMul_Slice_ap_uint_1_1u_Identity_ap_uint_1_ap_uint_32_ap_uint_8_ThresholdsActivation_16u_8u_1u_ap_uint_11_ap_uint_1_0_less_equal_ap_uint_11_ap_resource_lut_s
