# A simple RISC V CPU built with nMigen
This is a toy project for learning digital logic design via designing a CPU
implementing the RV32I ISA.
