
Medidor_temperatura.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006b28  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000098  20000000  00006b28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000794  20000098  00006bc0  00020098  2**2
                  ALLOC
  3 .stack        00002004  2000082c  00007354  00020098  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY
  6 .debug_info   00057bec  00000000  00000000  00020119  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00007586  00000000  00000000  00077d05  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000d774  00000000  00000000  0007f28b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000b38  00000000  00000000  0008c9ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001198  00000000  00000000  0008d537  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0002077d  00000000  00000000  0008e6cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00019bc5  00000000  00000000  000aee4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00090458  00000000  00000000  000c8a11  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002720  00000000  00000000  00158e6c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	30 28 00 20 bd 2d 00 00 b9 2d 00 00 b9 2d 00 00     0(. .-...-...-..
	...
      2c:	1b 2f 00 00 00 00 00 00 00 00 00 00 2d 2f 00 00     ./..........-/..
      3c:	71 2f 00 00 b9 2d 00 00 39 35 00 00 b9 2d 00 00     q/...-..95...-..
      4c:	b9 2d 00 00 95 08 00 00 b9 2d 00 00 b9 2d 00 00     .-.......-...-..
      5c:	b9 2d 00 00 b9 2d 00 00 c1 1c 00 00 d1 1c 00 00     .-...-..........
      6c:	e1 1c 00 00 f1 1c 00 00 01 1d 00 00 11 1d 00 00     ................
      7c:	b9 2d 00 00 b9 2d 00 00 b9 2d 00 00 b9 2d 00 00     .-...-...-...-..
      8c:	b9 2d 00 00 b9 2d 00 00 00 00 00 00 00 00 00 00     .-...-..........
      9c:	b9 2d 00 00 b9 2d 00 00 00 00 00 00 b9 2d 00 00     .-...-.......-..
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000098 	.word	0x20000098
      d4:	00000000 	.word	0x00000000
      d8:	00006b28 	.word	0x00006b28

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	2000009c 	.word	0x2000009c
     108:	00006b28 	.word	0x00006b28
     10c:	00006b28 	.word	0x00006b28
     110:	00000000 	.word	0x00000000

00000114 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     114:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     116:	2200      	movs	r2, #0
     118:	2300      	movs	r3, #0
     11a:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
     11c:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
     11e:	2100      	movs	r1, #0
     120:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     122:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     124:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     126:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
     128:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
     12a:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
     12c:	2406      	movs	r4, #6
     12e:	7304      	strb	r4, [r0, #12]
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
     130:	24c0      	movs	r4, #192	; 0xc0
     132:	0164      	lsls	r4, r4, #5
     134:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     136:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     138:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
     13a:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
     13c:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
     13e:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     140:	242a      	movs	r4, #42	; 0x2a
     142:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
     144:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
     146:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
     148:	3c06      	subs	r4, #6
     14a:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     14c:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     14e:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     150:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
     152:	232b      	movs	r3, #43	; 0x2b
     154:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
     156:	3301      	adds	r3, #1
     158:	54c1      	strb	r1, [r0, r3]
}
     15a:	bd10      	pop	{r4, pc}

0000015c <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     15c:	b5f0      	push	{r4, r5, r6, r7, lr}
     15e:	46d6      	mov	lr, sl
     160:	464f      	mov	r7, r9
     162:	4646      	mov	r6, r8
     164:	b5c0      	push	{r6, r7, lr}
     166:	b096      	sub	sp, #88	; 0x58
     168:	0007      	movs	r7, r0
     16a:	0016      	movs	r6, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     16c:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     16e:	4acb      	ldr	r2, [pc, #812]	; (49c <adc_init+0x340>)
     170:	6a10      	ldr	r0, [r2, #32]
     172:	2380      	movs	r3, #128	; 0x80
     174:	025b      	lsls	r3, r3, #9
     176:	4303      	orrs	r3, r0
     178:	6213      	str	r3, [r2, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     17a:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     17c:	2005      	movs	r0, #5
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     17e:	07db      	lsls	r3, r3, #31
     180:	d505      	bpl.n	18e <adc_init+0x32>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
     182:	b016      	add	sp, #88	; 0x58
     184:	bc1c      	pop	{r2, r3, r4}
     186:	4690      	mov	r8, r2
     188:	4699      	mov	r9, r3
     18a:	46a2      	mov	sl, r4
     18c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     18e:	780b      	ldrb	r3, [r1, #0]
		return STATUS_ERR_DENIED;
     190:	3017      	adds	r0, #23
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     192:	079b      	lsls	r3, r3, #30
     194:	d4f5      	bmi.n	182 <adc_init+0x26>
	module_inst->reference = config->reference;
     196:	7873      	ldrb	r3, [r6, #1]
     198:	713b      	strb	r3, [r7, #4]
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
     19a:	2b00      	cmp	r3, #0
     19c:	d104      	bne.n	1a8 <adc_init+0x4c>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
     19e:	4ac0      	ldr	r2, [pc, #768]	; (4a0 <adc_init+0x344>)
     1a0:	6c13      	ldr	r3, [r2, #64]	; 0x40
     1a2:	2104      	movs	r1, #4
     1a4:	430b      	orrs	r3, r1
     1a6:	6413      	str	r3, [r2, #64]	; 0x40
	Adc *const adc_module = module_inst->hw;
     1a8:	683b      	ldr	r3, [r7, #0]
     1aa:	4698      	mov	r8, r3
	gclk_chan_conf.source_generator = config->clock_source;
     1ac:	7833      	ldrb	r3, [r6, #0]
     1ae:	466a      	mov	r2, sp
     1b0:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     1b2:	4669      	mov	r1, sp
     1b4:	201e      	movs	r0, #30
     1b6:	4bbb      	ldr	r3, [pc, #748]	; (4a4 <adc_init+0x348>)
     1b8:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
     1ba:	201e      	movs	r0, #30
     1bc:	4bba      	ldr	r3, [pc, #744]	; (4a8 <adc_init+0x34c>)
     1be:	4798      	blx	r3
	if (config->pin_scan.inputs_to_scan != 0) {
     1c0:	232c      	movs	r3, #44	; 0x2c
     1c2:	5cf2      	ldrb	r2, [r6, r3]
     1c4:	2a00      	cmp	r2, #0
     1c6:	d054      	beq.n	272 <adc_init+0x116>
		uint8_t offset = config->pin_scan.offset_start_scan;
     1c8:	3b01      	subs	r3, #1
     1ca:	5cf5      	ldrb	r5, [r6, r3]
		uint8_t start_pin =
     1cc:	7b33      	ldrb	r3, [r6, #12]
     1ce:	18eb      	adds	r3, r5, r3
     1d0:	b2db      	uxtb	r3, r3
		uint8_t end_pin =
     1d2:	18d1      	adds	r1, r2, r3
		while (start_pin < end_pin) {
     1d4:	b2c9      	uxtb	r1, r1
     1d6:	428b      	cmp	r3, r1
     1d8:	d221      	bcs.n	21e <adc_init+0xc2>
     1da:	1952      	adds	r2, r2, r5
     1dc:	b2d3      	uxtb	r3, r2
     1de:	4699      	mov	r9, r3
	const uint32_t pinmapping[] = {
     1e0:	4bb2      	ldr	r3, [pc, #712]	; (4ac <adc_init+0x350>)
     1e2:	469a      	mov	sl, r3
     1e4:	e003      	b.n	1ee <adc_init+0x92>
			offset++;
     1e6:	3501      	adds	r5, #1
     1e8:	b2ed      	uxtb	r5, r5
		while (start_pin < end_pin) {
     1ea:	45a9      	cmp	r9, r5
     1ec:	d017      	beq.n	21e <adc_init+0xc2>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     1ee:	240f      	movs	r4, #15
     1f0:	402c      	ands	r4, r5
     1f2:	7b33      	ldrb	r3, [r6, #12]
     1f4:	18e4      	adds	r4, r4, r3
	const uint32_t pinmapping[] = {
     1f6:	2250      	movs	r2, #80	; 0x50
     1f8:	49ad      	ldr	r1, [pc, #692]	; (4b0 <adc_init+0x354>)
     1fa:	a802      	add	r0, sp, #8
     1fc:	47d0      	blx	sl
	if (pin <= ADC_EXTCHANNEL_MSB) {
     1fe:	2c13      	cmp	r4, #19
     200:	d8f1      	bhi.n	1e6 <adc_init+0x8a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     202:	00a4      	lsls	r4, r4, #2
     204:	ab02      	add	r3, sp, #8
     206:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     208:	a901      	add	r1, sp, #4
     20a:	2300      	movs	r3, #0
     20c:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     20e:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     210:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     212:	3301      	adds	r3, #1
     214:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     216:	b2c0      	uxtb	r0, r0
     218:	4ba6      	ldr	r3, [pc, #664]	; (4b4 <adc_init+0x358>)
     21a:	4798      	blx	r3
     21c:	e7e3      	b.n	1e6 <adc_init+0x8a>
		_adc_configure_ain_pin(config->negative_input);
     21e:	89f4      	ldrh	r4, [r6, #14]
	const uint32_t pinmapping[] = {
     220:	2250      	movs	r2, #80	; 0x50
     222:	49a3      	ldr	r1, [pc, #652]	; (4b0 <adc_init+0x354>)
     224:	a802      	add	r0, sp, #8
     226:	4ba1      	ldr	r3, [pc, #644]	; (4ac <adc_init+0x350>)
     228:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     22a:	2c13      	cmp	r4, #19
     22c:	d913      	bls.n	256 <adc_init+0xfa>
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
     22e:	7d73      	ldrb	r3, [r6, #21]
     230:	009b      	lsls	r3, r3, #2
     232:	b2db      	uxtb	r3, r3
     234:	4642      	mov	r2, r8
     236:	7013      	strb	r3, [r2, #0]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
     238:	7db3      	ldrb	r3, [r6, #22]
     23a:	01db      	lsls	r3, r3, #7
     23c:	7872      	ldrb	r2, [r6, #1]
     23e:	4313      	orrs	r3, r2
     240:	b2db      	uxtb	r3, r3
	adc_module->REFCTRL.reg =
     242:	4642      	mov	r2, r8
     244:	7053      	strb	r3, [r2, #1]
	switch (config->resolution) {
     246:	7933      	ldrb	r3, [r6, #4]
     248:	2b34      	cmp	r3, #52	; 0x34
     24a:	d900      	bls.n	24e <adc_init+0xf2>
     24c:	e178      	b.n	540 <adc_init+0x3e4>
     24e:	009b      	lsls	r3, r3, #2
     250:	4a99      	ldr	r2, [pc, #612]	; (4b8 <adc_init+0x35c>)
     252:	58d3      	ldr	r3, [r2, r3]
     254:	469f      	mov	pc, r3
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     256:	00a4      	lsls	r4, r4, #2
     258:	ab02      	add	r3, sp, #8
     25a:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     25c:	a901      	add	r1, sp, #4
     25e:	2300      	movs	r3, #0
     260:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     262:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     264:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     266:	3301      	adds	r3, #1
     268:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     26a:	b2c0      	uxtb	r0, r0
     26c:	4b91      	ldr	r3, [pc, #580]	; (4b4 <adc_init+0x358>)
     26e:	4798      	blx	r3
     270:	e7dd      	b.n	22e <adc_init+0xd2>
		_adc_configure_ain_pin(config->positive_input);
     272:	7b34      	ldrb	r4, [r6, #12]
	const uint32_t pinmapping[] = {
     274:	2250      	movs	r2, #80	; 0x50
     276:	498e      	ldr	r1, [pc, #568]	; (4b0 <adc_init+0x354>)
     278:	a802      	add	r0, sp, #8
     27a:	4b8c      	ldr	r3, [pc, #560]	; (4ac <adc_init+0x350>)
     27c:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     27e:	2c13      	cmp	r4, #19
     280:	d915      	bls.n	2ae <adc_init+0x152>
		_adc_configure_ain_pin(config->negative_input);
     282:	89f4      	ldrh	r4, [r6, #14]
	const uint32_t pinmapping[] = {
     284:	2250      	movs	r2, #80	; 0x50
     286:	498a      	ldr	r1, [pc, #552]	; (4b0 <adc_init+0x354>)
     288:	a802      	add	r0, sp, #8
     28a:	4b88      	ldr	r3, [pc, #544]	; (4ac <adc_init+0x350>)
     28c:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     28e:	2c13      	cmp	r4, #19
     290:	d8cd      	bhi.n	22e <adc_init+0xd2>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     292:	00a4      	lsls	r4, r4, #2
     294:	ab02      	add	r3, sp, #8
     296:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     298:	a901      	add	r1, sp, #4
     29a:	2300      	movs	r3, #0
     29c:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     29e:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     2a0:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     2a2:	3301      	adds	r3, #1
     2a4:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     2a6:	b2c0      	uxtb	r0, r0
     2a8:	4b82      	ldr	r3, [pc, #520]	; (4b4 <adc_init+0x358>)
     2aa:	4798      	blx	r3
     2ac:	e7bf      	b.n	22e <adc_init+0xd2>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     2ae:	00a4      	lsls	r4, r4, #2
     2b0:	ab02      	add	r3, sp, #8
     2b2:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     2b4:	a901      	add	r1, sp, #4
     2b6:	2300      	movs	r3, #0
     2b8:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     2ba:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     2bc:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     2be:	3301      	adds	r3, #1
     2c0:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     2c2:	b2c0      	uxtb	r0, r0
     2c4:	4b7b      	ldr	r3, [pc, #492]	; (4b4 <adc_init+0x358>)
     2c6:	4798      	blx	r3
     2c8:	e7db      	b.n	282 <adc_init+0x126>
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     2ca:	2304      	movs	r3, #4
		resolution = ADC_RESOLUTION_16BIT;
     2cc:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_4;
     2ce:	2102      	movs	r1, #2
     2d0:	e01a      	b.n	308 <adc_init+0x1ac>
		adjres = config->divide_result;
     2d2:	7c71      	ldrb	r1, [r6, #17]
		accumulate = config->accumulate_samples;
     2d4:	7c33      	ldrb	r3, [r6, #16]
		resolution = ADC_RESOLUTION_16BIT;
     2d6:	2410      	movs	r4, #16
     2d8:	e016      	b.n	308 <adc_init+0x1ac>
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     2da:	2306      	movs	r3, #6
		resolution = ADC_RESOLUTION_16BIT;
     2dc:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_2;
     2de:	2101      	movs	r1, #1
     2e0:	e012      	b.n	308 <adc_init+0x1ac>
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     2e2:	2308      	movs	r3, #8
		resolution = ADC_RESOLUTION_16BIT;
     2e4:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     2e6:	2100      	movs	r1, #0
     2e8:	e00e      	b.n	308 <adc_init+0x1ac>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     2ea:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_8BIT;
     2ec:	2430      	movs	r4, #48	; 0x30
	uint8_t adjres = 0;
     2ee:	2100      	movs	r1, #0
     2f0:	e00a      	b.n	308 <adc_init+0x1ac>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     2f2:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_10BIT;
     2f4:	2420      	movs	r4, #32
	uint8_t adjres = 0;
     2f6:	2100      	movs	r1, #0
     2f8:	e006      	b.n	308 <adc_init+0x1ac>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     2fa:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_12BIT;
     2fc:	2400      	movs	r4, #0
	uint8_t adjres = 0;
     2fe:	2100      	movs	r1, #0
     300:	e002      	b.n	308 <adc_init+0x1ac>
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     302:	2302      	movs	r3, #2
		resolution = ADC_RESOLUTION_16BIT;
     304:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_2;
     306:	2101      	movs	r1, #1
	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     308:	0109      	lsls	r1, r1, #4
     30a:	2270      	movs	r2, #112	; 0x70
     30c:	400a      	ands	r2, r1
     30e:	4313      	orrs	r3, r2
     310:	4642      	mov	r2, r8
     312:	7093      	strb	r3, [r2, #2]
	if (config->sample_length > 63) {
     314:	7df3      	ldrb	r3, [r6, #23]
		return STATUS_ERR_INVALID_ARG;
     316:	2017      	movs	r0, #23
	if (config->sample_length > 63) {
     318:	2b3f      	cmp	r3, #63	; 0x3f
     31a:	d900      	bls.n	31e <adc_init+0x1c2>
     31c:	e731      	b.n	182 <adc_init+0x26>
		adc_module->SAMPCTRL.reg =
     31e:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     320:	683a      	ldr	r2, [r7, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     322:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     324:	b25b      	sxtb	r3, r3
     326:	2b00      	cmp	r3, #0
     328:	dbfb      	blt.n	322 <adc_init+0x1c6>
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);
     32a:	7cf3      	ldrb	r3, [r6, #19]
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     32c:	8872      	ldrh	r2, [r6, #2]
     32e:	4313      	orrs	r3, r2
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
     330:	2224      	movs	r2, #36	; 0x24
     332:	5cb2      	ldrb	r2, [r6, r2]
     334:	00d2      	lsls	r2, r2, #3
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     336:	4313      	orrs	r3, r2
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
     338:	7d32      	ldrb	r2, [r6, #20]
     33a:	0092      	lsls	r2, r2, #2
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     33c:	4313      	orrs	r3, r2
     33e:	7cb2      	ldrb	r2, [r6, #18]
     340:	0052      	lsls	r2, r2, #1
     342:	4313      	orrs	r3, r2
     344:	4323      	orrs	r3, r4
	adc_module->CTRLB.reg =
     346:	4642      	mov	r2, r8
     348:	8093      	strh	r3, [r2, #4]
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     34a:	7e33      	ldrb	r3, [r6, #24]
     34c:	2b00      	cmp	r3, #0
     34e:	d020      	beq.n	392 <adc_init+0x236>
		switch (resolution) {
     350:	2c10      	cmp	r4, #16
     352:	d100      	bne.n	356 <adc_init+0x1fa>
     354:	e0d6      	b.n	504 <adc_init+0x3a8>
     356:	d800      	bhi.n	35a <adc_init+0x1fe>
     358:	e080      	b.n	45c <adc_init+0x300>
     35a:	2c20      	cmp	r4, #32
     35c:	d100      	bne.n	360 <adc_init+0x204>
     35e:	e0b3      	b.n	4c8 <adc_init+0x36c>
     360:	2c30      	cmp	r4, #48	; 0x30
     362:	d116      	bne.n	392 <adc_init+0x236>
			if (config->differential_mode &&
     364:	7cf2      	ldrb	r2, [r6, #19]
     366:	2a00      	cmp	r2, #0
     368:	d00a      	beq.n	380 <adc_init+0x224>
					(config->window.window_lower_value > 127 ||
     36a:	69f2      	ldr	r2, [r6, #28]
     36c:	3280      	adds	r2, #128	; 0x80
				return STATUS_ERR_INVALID_ARG;
     36e:	2017      	movs	r0, #23
			if (config->differential_mode &&
     370:	2aff      	cmp	r2, #255	; 0xff
     372:	d900      	bls.n	376 <adc_init+0x21a>
     374:	e705      	b.n	182 <adc_init+0x26>
					config->window.window_lower_value < -128 ||
     376:	6a32      	ldr	r2, [r6, #32]
     378:	3280      	adds	r2, #128	; 0x80
     37a:	2aff      	cmp	r2, #255	; 0xff
     37c:	d900      	bls.n	380 <adc_init+0x224>
     37e:	e700      	b.n	182 <adc_init+0x26>
				return STATUS_ERR_INVALID_ARG;
     380:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 255 ||
     382:	69f2      	ldr	r2, [r6, #28]
     384:	2aff      	cmp	r2, #255	; 0xff
     386:	dd00      	ble.n	38a <adc_init+0x22e>
     388:	e6fb      	b.n	182 <adc_init+0x26>
     38a:	6a32      	ldr	r2, [r6, #32]
     38c:	2aff      	cmp	r2, #255	; 0xff
     38e:	dd00      	ble.n	392 <adc_init+0x236>
     390:	e6f7      	b.n	182 <adc_init+0x26>
	Adc *const adc_module = module_inst->hw;
     392:	6839      	ldr	r1, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     394:	7e4a      	ldrb	r2, [r1, #25]
	while (adc_is_syncing(module_inst)) {
     396:	b252      	sxtb	r2, r2
     398:	2a00      	cmp	r2, #0
     39a:	dbfb      	blt.n	394 <adc_init+0x238>
	adc_module->WINCTRL.reg = config->window.window_mode;
     39c:	4642      	mov	r2, r8
     39e:	7213      	strb	r3, [r2, #8]
	Adc *const adc_module = module_inst->hw;
     3a0:	683a      	ldr	r2, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     3a2:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     3a4:	b25b      	sxtb	r3, r3
     3a6:	2b00      	cmp	r3, #0
     3a8:	dbfb      	blt.n	3a2 <adc_init+0x246>
	adc_module->WINLT.reg =
     3aa:	8bb3      	ldrh	r3, [r6, #28]
     3ac:	4642      	mov	r2, r8
     3ae:	8393      	strh	r3, [r2, #28]
	Adc *const adc_module = module_inst->hw;
     3b0:	683a      	ldr	r2, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     3b2:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     3b4:	b25b      	sxtb	r3, r3
     3b6:	2b00      	cmp	r3, #0
     3b8:	dbfb      	blt.n	3b2 <adc_init+0x256>
	adc_module->WINUT.reg = config->window.window_upper_value <<
     3ba:	8c33      	ldrh	r3, [r6, #32]
     3bc:	4642      	mov	r2, r8
     3be:	8413      	strh	r3, [r2, #32]
	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
     3c0:	232c      	movs	r3, #44	; 0x2c
     3c2:	5cf3      	ldrb	r3, [r6, r3]
	if (inputs_to_scan > 0) {
     3c4:	2b00      	cmp	r3, #0
     3c6:	d005      	beq.n	3d4 <adc_init+0x278>
		inputs_to_scan--;
     3c8:	3b01      	subs	r3, #1
     3ca:	b2db      	uxtb	r3, r3
		return STATUS_ERR_INVALID_ARG;
     3cc:	2017      	movs	r0, #23
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     3ce:	2b0f      	cmp	r3, #15
     3d0:	d900      	bls.n	3d4 <adc_init+0x278>
     3d2:	e6d6      	b.n	182 <adc_init+0x26>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
     3d4:	222b      	movs	r2, #43	; 0x2b
     3d6:	5cb1      	ldrb	r1, [r6, r2]
		return STATUS_ERR_INVALID_ARG;
     3d8:	2017      	movs	r0, #23
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     3da:	290f      	cmp	r1, #15
     3dc:	d900      	bls.n	3e0 <adc_init+0x284>
     3de:	e6d0      	b.n	182 <adc_init+0x26>
	Adc *const adc_module = module_inst->hw;
     3e0:	6838      	ldr	r0, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     3e2:	7e42      	ldrb	r2, [r0, #25]
	while (adc_is_syncing(module_inst)) {
     3e4:	b252      	sxtb	r2, r2
     3e6:	2a00      	cmp	r2, #0
     3e8:	dbfb      	blt.n	3e2 <adc_init+0x286>
			config->negative_input |
     3ea:	89f2      	ldrh	r2, [r6, #14]
			config->positive_input;
     3ec:	7b30      	ldrb	r0, [r6, #12]
			config->negative_input |
     3ee:	4302      	orrs	r2, r0
     3f0:	68b0      	ldr	r0, [r6, #8]
     3f2:	4302      	orrs	r2, r0
			(config->pin_scan.offset_start_scan <<
     3f4:	0509      	lsls	r1, r1, #20
			config->negative_input |
     3f6:	430a      	orrs	r2, r1
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
     3f8:	041b      	lsls	r3, r3, #16
			config->negative_input |
     3fa:	4313      	orrs	r3, r2
	adc_module->INPUTCTRL.reg =
     3fc:	4642      	mov	r2, r8
     3fe:	6113      	str	r3, [r2, #16]
	adc_module->EVCTRL.reg = config->event_action;
     400:	232a      	movs	r3, #42	; 0x2a
     402:	5cf3      	ldrb	r3, [r6, r3]
     404:	7513      	strb	r3, [r2, #20]
	adc_module->INTENCLR.reg =
     406:	230f      	movs	r3, #15
     408:	7593      	strb	r3, [r2, #22]
	if (config->correction.correction_enable){
     40a:	3315      	adds	r3, #21
     40c:	5cf3      	ldrb	r3, [r6, r3]
     40e:	2b00      	cmp	r3, #0
     410:	d012      	beq.n	438 <adc_init+0x2dc>
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     412:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
     414:	4a29      	ldr	r2, [pc, #164]	; (4bc <adc_init+0x360>)
			return STATUS_ERR_INVALID_ARG;
     416:	2017      	movs	r0, #23
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     418:	4293      	cmp	r3, r2
     41a:	d900      	bls.n	41e <adc_init+0x2c2>
     41c:	e6b1      	b.n	182 <adc_init+0x26>
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
     41e:	4642      	mov	r2, r8
     420:	8493      	strh	r3, [r2, #36]	; 0x24
		if (config->correction.offset_correction > 2047 ||
     422:	8d32      	ldrh	r2, [r6, #40]	; 0x28
     424:	2380      	movs	r3, #128	; 0x80
     426:	011b      	lsls	r3, r3, #4
     428:	18d3      	adds	r3, r2, r3
     42a:	4924      	ldr	r1, [pc, #144]	; (4bc <adc_init+0x360>)
     42c:	b29b      	uxth	r3, r3
     42e:	428b      	cmp	r3, r1
     430:	d900      	bls.n	434 <adc_init+0x2d8>
     432:	e6a6      	b.n	182 <adc_init+0x26>
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
     434:	4643      	mov	r3, r8
     436:	84da      	strh	r2, [r3, #38]	; 0x26
			ADC_CALIB_BIAS_CAL(
     438:	4b21      	ldr	r3, [pc, #132]	; (4c0 <adc_init+0x364>)
     43a:	681b      	ldr	r3, [r3, #0]
     43c:	015b      	lsls	r3, r3, #5
     43e:	22e0      	movs	r2, #224	; 0xe0
     440:	00d2      	lsls	r2, r2, #3
     442:	4013      	ands	r3, r2
			ADC_CALIB_LINEARITY_CAL(
     444:	4a1f      	ldr	r2, [pc, #124]	; (4c4 <adc_init+0x368>)
     446:	6851      	ldr	r1, [r2, #4]
     448:	0149      	lsls	r1, r1, #5
     44a:	6812      	ldr	r2, [r2, #0]
     44c:	0ed2      	lsrs	r2, r2, #27
     44e:	430a      	orrs	r2, r1
     450:	b2d2      	uxtb	r2, r2
			) |
     452:	4313      	orrs	r3, r2
	adc_module->CALIB.reg =
     454:	4642      	mov	r2, r8
     456:	8513      	strh	r3, [r2, #40]	; 0x28
	return STATUS_OK;
     458:	2000      	movs	r0, #0
     45a:	e692      	b.n	182 <adc_init+0x26>
		switch (resolution) {
     45c:	2c00      	cmp	r4, #0
     45e:	d198      	bne.n	392 <adc_init+0x236>
			if (config->differential_mode &&
     460:	7cf2      	ldrb	r2, [r6, #19]
     462:	2a00      	cmp	r2, #0
     464:	d00f      	beq.n	486 <adc_init+0x32a>
					(config->window.window_lower_value > 2047 ||
     466:	69f2      	ldr	r2, [r6, #28]
     468:	2180      	movs	r1, #128	; 0x80
     46a:	0109      	lsls	r1, r1, #4
     46c:	468c      	mov	ip, r1
     46e:	4462      	add	r2, ip
			if (config->differential_mode &&
     470:	4912      	ldr	r1, [pc, #72]	; (4bc <adc_init+0x360>)
				return STATUS_ERR_INVALID_ARG;
     472:	2017      	movs	r0, #23
			if (config->differential_mode &&
     474:	428a      	cmp	r2, r1
     476:	d900      	bls.n	47a <adc_init+0x31e>
     478:	e683      	b.n	182 <adc_init+0x26>
					config->window.window_lower_value < -2048 ||
     47a:	6a32      	ldr	r2, [r6, #32]
     47c:	4462      	add	r2, ip
     47e:	490f      	ldr	r1, [pc, #60]	; (4bc <adc_init+0x360>)
     480:	428a      	cmp	r2, r1
     482:	d900      	bls.n	486 <adc_init+0x32a>
     484:	e67d      	b.n	182 <adc_init+0x26>
			} else if (config->window.window_lower_value > 4095 ||
     486:	4a0d      	ldr	r2, [pc, #52]	; (4bc <adc_init+0x360>)
				return STATUS_ERR_INVALID_ARG;
     488:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 4095 ||
     48a:	69f1      	ldr	r1, [r6, #28]
     48c:	4291      	cmp	r1, r2
     48e:	dd00      	ble.n	492 <adc_init+0x336>
     490:	e677      	b.n	182 <adc_init+0x26>
     492:	6a31      	ldr	r1, [r6, #32]
     494:	4291      	cmp	r1, r2
     496:	dd00      	ble.n	49a <adc_init+0x33e>
     498:	e673      	b.n	182 <adc_init+0x26>
     49a:	e77a      	b.n	392 <adc_init+0x236>
     49c:	40000400 	.word	0x40000400
     4a0:	40000800 	.word	0x40000800
     4a4:	00002c61 	.word	0x00002c61
     4a8:	00002bd5 	.word	0x00002bd5
     4ac:	00005145 	.word	0x00005145
     4b0:	0000635c 	.word	0x0000635c
     4b4:	00002d59 	.word	0x00002d59
     4b8:	00006288 	.word	0x00006288
     4bc:	00000fff 	.word	0x00000fff
     4c0:	00806024 	.word	0x00806024
     4c4:	00806020 	.word	0x00806020
			if (config->differential_mode &&
     4c8:	7cf2      	ldrb	r2, [r6, #19]
     4ca:	2a00      	cmp	r2, #0
     4cc:	d00f      	beq.n	4ee <adc_init+0x392>
					(config->window.window_lower_value > 511 ||
     4ce:	69f2      	ldr	r2, [r6, #28]
     4d0:	2180      	movs	r1, #128	; 0x80
     4d2:	0089      	lsls	r1, r1, #2
     4d4:	468c      	mov	ip, r1
     4d6:	4462      	add	r2, ip
			if (config->differential_mode &&
     4d8:	491a      	ldr	r1, [pc, #104]	; (544 <adc_init+0x3e8>)
				return STATUS_ERR_INVALID_ARG;
     4da:	2017      	movs	r0, #23
			if (config->differential_mode &&
     4dc:	428a      	cmp	r2, r1
     4de:	d900      	bls.n	4e2 <adc_init+0x386>
     4e0:	e64f      	b.n	182 <adc_init+0x26>
					config->window.window_lower_value < -512 ||
     4e2:	6a32      	ldr	r2, [r6, #32]
     4e4:	4462      	add	r2, ip
     4e6:	4917      	ldr	r1, [pc, #92]	; (544 <adc_init+0x3e8>)
     4e8:	428a      	cmp	r2, r1
     4ea:	d900      	bls.n	4ee <adc_init+0x392>
     4ec:	e649      	b.n	182 <adc_init+0x26>
			} else if (config->window.window_lower_value > 1023 ||
     4ee:	4a15      	ldr	r2, [pc, #84]	; (544 <adc_init+0x3e8>)
				return STATUS_ERR_INVALID_ARG;
     4f0:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 1023 ||
     4f2:	69f1      	ldr	r1, [r6, #28]
     4f4:	4291      	cmp	r1, r2
     4f6:	dd00      	ble.n	4fa <adc_init+0x39e>
     4f8:	e643      	b.n	182 <adc_init+0x26>
     4fa:	6a31      	ldr	r1, [r6, #32]
     4fc:	4291      	cmp	r1, r2
     4fe:	dd00      	ble.n	502 <adc_init+0x3a6>
     500:	e63f      	b.n	182 <adc_init+0x26>
     502:	e746      	b.n	392 <adc_init+0x236>
			if (config->differential_mode &&
     504:	7cf2      	ldrb	r2, [r6, #19]
     506:	2a00      	cmp	r2, #0
     508:	d00f      	beq.n	52a <adc_init+0x3ce>
					(config->window.window_lower_value > 32767 ||
     50a:	69f2      	ldr	r2, [r6, #28]
     50c:	2180      	movs	r1, #128	; 0x80
     50e:	0209      	lsls	r1, r1, #8
     510:	468c      	mov	ip, r1
     512:	4462      	add	r2, ip
			if (config->differential_mode &&
     514:	490c      	ldr	r1, [pc, #48]	; (548 <adc_init+0x3ec>)
				return STATUS_ERR_INVALID_ARG;
     516:	2017      	movs	r0, #23
			if (config->differential_mode &&
     518:	428a      	cmp	r2, r1
     51a:	d900      	bls.n	51e <adc_init+0x3c2>
     51c:	e631      	b.n	182 <adc_init+0x26>
					config->window.window_lower_value < -32768 ||
     51e:	6a32      	ldr	r2, [r6, #32]
     520:	4462      	add	r2, ip
     522:	4909      	ldr	r1, [pc, #36]	; (548 <adc_init+0x3ec>)
     524:	428a      	cmp	r2, r1
     526:	d900      	bls.n	52a <adc_init+0x3ce>
     528:	e62b      	b.n	182 <adc_init+0x26>
			} else if (config->window.window_lower_value > 65535 ||
     52a:	4a07      	ldr	r2, [pc, #28]	; (548 <adc_init+0x3ec>)
				return STATUS_ERR_INVALID_ARG;
     52c:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 65535 ||
     52e:	69f1      	ldr	r1, [r6, #28]
     530:	4291      	cmp	r1, r2
     532:	dd00      	ble.n	536 <adc_init+0x3da>
     534:	e625      	b.n	182 <adc_init+0x26>
     536:	6a31      	ldr	r1, [r6, #32]
     538:	4291      	cmp	r1, r2
     53a:	dd00      	ble.n	53e <adc_init+0x3e2>
     53c:	e621      	b.n	182 <adc_init+0x26>
     53e:	e728      	b.n	392 <adc_init+0x236>
		return STATUS_ERR_INVALID_ARG;
     540:	2017      	movs	r0, #23
     542:	e61e      	b.n	182 <adc_init+0x26>
     544:	000003ff 	.word	0x000003ff
     548:	0000ffff 	.word	0x0000ffff

0000054c <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     54c:	4a04      	ldr	r2, [pc, #16]	; (560 <_extint_enable+0x14>)
     54e:	7813      	ldrb	r3, [r2, #0]
     550:	2102      	movs	r1, #2
     552:	430b      	orrs	r3, r1
     554:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     556:	7853      	ldrb	r3, [r2, #1]
     558:	b25b      	sxtb	r3, r3
     55a:	2b00      	cmp	r3, #0
     55c:	dbfb      	blt.n	556 <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     55e:	4770      	bx	lr
     560:	40001800 	.word	0x40001800

00000564 <_system_extint_init>:
{
     564:	b500      	push	{lr}
     566:	b083      	sub	sp, #12
			PM->APBAMASK.reg |= mask;
     568:	4a12      	ldr	r2, [pc, #72]	; (5b4 <_system_extint_init+0x50>)
     56a:	6993      	ldr	r3, [r2, #24]
     56c:	2140      	movs	r1, #64	; 0x40
     56e:	430b      	orrs	r3, r1
     570:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     572:	a901      	add	r1, sp, #4
     574:	2300      	movs	r3, #0
     576:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     578:	2005      	movs	r0, #5
     57a:	4b0f      	ldr	r3, [pc, #60]	; (5b8 <_system_extint_init+0x54>)
     57c:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
     57e:	2005      	movs	r0, #5
     580:	4b0e      	ldr	r3, [pc, #56]	; (5bc <_system_extint_init+0x58>)
     582:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     584:	4a0e      	ldr	r2, [pc, #56]	; (5c0 <_system_extint_init+0x5c>)
     586:	7813      	ldrb	r3, [r2, #0]
     588:	2101      	movs	r1, #1
     58a:	430b      	orrs	r3, r1
     58c:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     58e:	7853      	ldrb	r3, [r2, #1]
     590:	b25b      	sxtb	r3, r3
     592:	2b00      	cmp	r3, #0
     594:	dbfb      	blt.n	58e <_system_extint_init+0x2a>
     596:	4b0b      	ldr	r3, [pc, #44]	; (5c4 <_system_extint_init+0x60>)
     598:	0019      	movs	r1, r3
     59a:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
     59c:	2200      	movs	r2, #0
     59e:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     5a0:	4299      	cmp	r1, r3
     5a2:	d1fc      	bne.n	59e <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     5a4:	2210      	movs	r2, #16
     5a6:	4b08      	ldr	r3, [pc, #32]	; (5c8 <_system_extint_init+0x64>)
     5a8:	601a      	str	r2, [r3, #0]
	_extint_enable();
     5aa:	4b08      	ldr	r3, [pc, #32]	; (5cc <_system_extint_init+0x68>)
     5ac:	4798      	blx	r3
}
     5ae:	b003      	add	sp, #12
     5b0:	bd00      	pop	{pc}
     5b2:	46c0      	nop			; (mov r8, r8)
     5b4:	40000400 	.word	0x40000400
     5b8:	00002c61 	.word	0x00002c61
     5bc:	00002bd5 	.word	0x00002bd5
     5c0:	40001800 	.word	0x40001800
     5c4:	20000660 	.word	0x20000660
     5c8:	e000e100 	.word	0xe000e100
     5cc:	0000054d 	.word	0x0000054d

000005d0 <rtc_count_is_syncing>:
{
 	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     5d0:	6803      	ldr	r3, [r0, #0]

        if (rtc_module->MODE0.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     5d2:	7a98      	ldrb	r0, [r3, #10]
     5d4:	09c0      	lsrs	r0, r0, #7
                return true;
        }

        return false;
}
     5d6:	4770      	bx	lr

000005d8 <rtc_count_enable>:
 * module configuration parameters cannot be altered while the module is enabled.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_enable(struct rtc_module *const module)
{
     5d8:	b570      	push	{r4, r5, r6, lr}
     5da:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     5dc:	6806      	ldr	r6, [r0, #0]

#if RTC_COUNT_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     5de:	4d05      	ldr	r5, [pc, #20]	; (5f4 <rtc_count_enable+0x1c>)
     5e0:	0020      	movs	r0, r4
     5e2:	47a8      	blx	r5
     5e4:	2800      	cmp	r0, #0
     5e6:	d1fb      	bne.n	5e0 <rtc_count_enable+0x8>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_ENABLE;
     5e8:	8833      	ldrh	r3, [r6, #0]
     5ea:	2202      	movs	r2, #2
     5ec:	4313      	orrs	r3, r2
     5ee:	8033      	strh	r3, [r6, #0]
}
     5f0:	bd70      	pop	{r4, r5, r6, pc}
     5f2:	46c0      	nop			; (mov r8, r8)
     5f4:	000005d1 	.word	0x000005d1

000005f8 <rtc_count_disable>:
 * Disables the RTC module.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_disable(struct rtc_module *const module)
{
     5f8:	b570      	push	{r4, r5, r6, lr}
     5fa:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     5fc:	6806      	ldr	r6, [r0, #0]

#if RTC_COUNT_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     5fe:	4d06      	ldr	r5, [pc, #24]	; (618 <rtc_count_disable+0x20>)
     600:	0020      	movs	r0, r4
     602:	47a8      	blx	r5
     604:	2800      	cmp	r0, #0
     606:	d1fb      	bne.n	600 <rtc_count_disable+0x8>
		/* Wait for synchronization */
	}

	/* Disbale interrupt */
	rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTENCLR_MASK;
     608:	23c1      	movs	r3, #193	; 0xc1
     60a:	71b3      	strb	r3, [r6, #6]
	/* Clear interrupt flag */
	rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_MASK;
     60c:	7233      	strb	r3, [r6, #8]

	/* Disable RTC module. */
	rtc_module->MODE0.CTRL.reg &= ~RTC_MODE0_CTRL_ENABLE;
     60e:	8833      	ldrh	r3, [r6, #0]
     610:	2202      	movs	r2, #2
     612:	4393      	bics	r3, r2
     614:	8033      	strh	r3, [r6, #0]
}
     616:	bd70      	pop	{r4, r5, r6, pc}
     618:	000005d1 	.word	0x000005d1

0000061c <rtc_count_reset>:
 * Resets the RTC to hardware defaults.
 *
 * \param[in,out]  module  Pointer to the software instance struct
 */
void rtc_count_reset(struct rtc_module *const module)
{
     61c:	b570      	push	{r4, r5, r6, lr}
     61e:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     620:	6806      	ldr	r6, [r0, #0]

	/* Disable module before reset. */
	rtc_count_disable(module);
     622:	4b06      	ldr	r3, [pc, #24]	; (63c <rtc_count_reset+0x20>)
     624:	4798      	blx	r3
#if RTC_COUNT_ASYNC == true
	module->registered_callback = 0;
	module->enabled_callback    = 0;
#endif

	while (rtc_count_is_syncing(module)) {
     626:	4d06      	ldr	r5, [pc, #24]	; (640 <rtc_count_reset+0x24>)
     628:	0020      	movs	r0, r4
     62a:	47a8      	blx	r5
     62c:	2800      	cmp	r0, #0
     62e:	d1fb      	bne.n	628 <rtc_count_reset+0xc>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_SWRST;
     630:	8833      	ldrh	r3, [r6, #0]
     632:	2201      	movs	r2, #1
     634:	4313      	orrs	r3, r2
     636:	8033      	strh	r3, [r6, #0]
}
     638:	bd70      	pop	{r4, r5, r6, pc}
     63a:	46c0      	nop			; (mov r8, r8)
     63c:	000005f9 	.word	0x000005f9
     640:	000005d1 	.word	0x000005d1

00000644 <rtc_count_set_compare>:
 */
enum status_code rtc_count_set_compare(
		struct rtc_module *const module,
		const uint32_t comp_value,
		const enum rtc_count_compare comp_index)
{
     644:	b5f0      	push	{r4, r5, r6, r7, lr}
     646:	b083      	sub	sp, #12
     648:	0004      	movs	r4, r0
     64a:	9101      	str	r1, [sp, #4]
     64c:	0015      	movs	r5, r2
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     64e:	6806      	ldr	r6, [r0, #0]

	while (rtc_count_is_syncing(module)) {
     650:	4f11      	ldr	r7, [pc, #68]	; (698 <rtc_count_set_compare+0x54>)
     652:	0020      	movs	r0, r4
     654:	47b8      	blx	r7
     656:	2800      	cmp	r0, #0
     658:	d1fb      	bne.n	652 <rtc_count_set_compare+0xe>
		/* Wait for synchronization */
	}

	/* Set compare values based on operation mode. */
	switch (module->mode) {
     65a:	7923      	ldrb	r3, [r4, #4]
     65c:	2b00      	cmp	r3, #0
     65e:	d00a      	beq.n	676 <rtc_count_set_compare+0x32>
     660:	2b01      	cmp	r3, #1
     662:	d116      	bne.n	692 <rtc_count_set_compare+0x4e>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
				return STATUS_ERR_INVALID_ARG;
     664:	3017      	adds	r0, #23
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
     666:	2d01      	cmp	r5, #1
     668:	d814      	bhi.n	694 <rtc_count_set_compare+0x50>
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;
     66a:	3506      	adds	r5, #6
     66c:	00ad      	lsls	r5, r5, #2
     66e:	9b01      	ldr	r3, [sp, #4]
     670:	51ab      	str	r3, [r5, r6]
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
     672:	2000      	movs	r0, #0
			break;
     674:	e00e      	b.n	694 <rtc_count_set_compare+0x50>
				return STATUS_ERR_INVALID_ARG;
     676:	2017      	movs	r0, #23
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
     678:	2d02      	cmp	r5, #2
     67a:	d80b      	bhi.n	694 <rtc_count_set_compare+0x50>
			if (comp_value > 0xffff) {
     67c:	4b07      	ldr	r3, [pc, #28]	; (69c <rtc_count_set_compare+0x58>)
     67e:	9a01      	ldr	r2, [sp, #4]
     680:	429a      	cmp	r2, r3
     682:	d807      	bhi.n	694 <rtc_count_set_compare+0x50>
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;
     684:	466b      	mov	r3, sp
     686:	889b      	ldrh	r3, [r3, #4]
     688:	350c      	adds	r5, #12
     68a:	006d      	lsls	r5, r5, #1
     68c:	53ab      	strh	r3, [r5, r6]
	return STATUS_OK;
     68e:	2000      	movs	r0, #0
			break;
     690:	e000      	b.n	694 <rtc_count_set_compare+0x50>
			return STATUS_ERR_BAD_FORMAT;
     692:	201a      	movs	r0, #26
}
     694:	b003      	add	sp, #12
     696:	bdf0      	pop	{r4, r5, r6, r7, pc}
     698:	000005d1 	.word	0x000005d1
     69c:	0000ffff 	.word	0x0000ffff

000006a0 <rtc_count_init>:
{
     6a0:	b5f0      	push	{r4, r5, r6, r7, lr}
     6a2:	b083      	sub	sp, #12
     6a4:	0004      	movs	r4, r0
     6a6:	0016      	movs	r6, r2
	module->hw = hw;
     6a8:	6001      	str	r1, [r0, #0]
     6aa:	4a2e      	ldr	r2, [pc, #184]	; (764 <rtc_count_init+0xc4>)
     6ac:	6993      	ldr	r3, [r2, #24]
     6ae:	2120      	movs	r1, #32
     6b0:	430b      	orrs	r3, r1
     6b2:	6193      	str	r3, [r2, #24]
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
     6b4:	a901      	add	r1, sp, #4
     6b6:	2302      	movs	r3, #2
     6b8:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
     6ba:	2004      	movs	r0, #4
     6bc:	4b2a      	ldr	r3, [pc, #168]	; (768 <rtc_count_init+0xc8>)
     6be:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
     6c0:	2004      	movs	r0, #4
     6c2:	4b2a      	ldr	r3, [pc, #168]	; (76c <rtc_count_init+0xcc>)
     6c4:	4798      	blx	r3
	rtc_count_reset(module);
     6c6:	0020      	movs	r0, r4
     6c8:	4b29      	ldr	r3, [pc, #164]	; (770 <rtc_count_init+0xd0>)
     6ca:	4798      	blx	r3
	module->mode                = config->mode;
     6cc:	78b3      	ldrb	r3, [r6, #2]
     6ce:	7123      	strb	r3, [r4, #4]
	module->continuously_update = config->continuously_update;
     6d0:	7933      	ldrb	r3, [r6, #4]
     6d2:	7163      	strb	r3, [r4, #5]
	_rtc_instance[0] = module;
     6d4:	4b27      	ldr	r3, [pc, #156]	; (774 <rtc_count_init+0xd4>)
     6d6:	601c      	str	r4, [r3, #0]
	Rtc *const rtc_module = module->hw;
     6d8:	6827      	ldr	r7, [r4, #0]
	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;
     6da:	8833      	ldrh	r3, [r6, #0]
     6dc:	803b      	strh	r3, [r7, #0]
	switch (config->mode) {
     6de:	78b3      	ldrb	r3, [r6, #2]
     6e0:	2b00      	cmp	r3, #0
     6e2:	d021      	beq.n	728 <rtc_count_init+0x88>
			return STATUS_ERR_INVALID_ARG;
     6e4:	2017      	movs	r0, #23
	switch (config->mode) {
     6e6:	2b01      	cmp	r3, #1
     6e8:	d11c      	bne.n	724 <rtc_count_init+0x84>
			rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MODE(0);
     6ea:	883b      	ldrh	r3, [r7, #0]
     6ec:	b29b      	uxth	r3, r3
     6ee:	803b      	strh	r3, [r7, #0]
			if (config->clear_on_match) {
     6f0:	78f3      	ldrb	r3, [r6, #3]
     6f2:	2b00      	cmp	r3, #0
     6f4:	d003      	beq.n	6fe <rtc_count_init+0x5e>
				rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MATCHCLR;
     6f6:	883b      	ldrh	r3, [r7, #0]
     6f8:	2280      	movs	r2, #128	; 0x80
     6fa:	4313      	orrs	r3, r2
     6fc:	803b      	strh	r3, [r7, #0]
				while (rtc_count_is_syncing(module)) {
     6fe:	4d1e      	ldr	r5, [pc, #120]	; (778 <rtc_count_init+0xd8>)
     700:	0020      	movs	r0, r4
     702:	47a8      	blx	r5
     704:	2800      	cmp	r0, #0
     706:	d1fb      	bne.n	700 <rtc_count_init+0x60>
				rtc_count_set_compare(module, config->compare_values[i],
     708:	2200      	movs	r2, #0
     70a:	68b1      	ldr	r1, [r6, #8]
     70c:	0020      	movs	r0, r4
     70e:	4b1b      	ldr	r3, [pc, #108]	; (77c <rtc_count_init+0xdc>)
     710:	4798      	blx	r3
	if (config->continuously_update) {
     712:	7933      	ldrb	r3, [r6, #4]
	return STATUS_OK;
     714:	2000      	movs	r0, #0
	if (config->continuously_update) {
     716:	2b00      	cmp	r3, #0
     718:	d004      	beq.n	724 <rtc_count_init+0x84>
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
     71a:	887b      	ldrh	r3, [r7, #2]
     71c:	2280      	movs	r2, #128	; 0x80
     71e:	01d2      	lsls	r2, r2, #7
     720:	4313      	orrs	r3, r2
     722:	807b      	strh	r3, [r7, #2]
}
     724:	b003      	add	sp, #12
     726:	bdf0      	pop	{r4, r5, r6, r7, pc}
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);
     728:	883b      	ldrh	r3, [r7, #0]
     72a:	2204      	movs	r2, #4
     72c:	4313      	orrs	r3, r2
     72e:	803b      	strh	r3, [r7, #0]
			if (config->clear_on_match) {
     730:	78f3      	ldrb	r3, [r6, #3]
				return STATUS_ERR_INVALID_ARG;
     732:	2017      	movs	r0, #23
			if (config->clear_on_match) {
     734:	2b00      	cmp	r3, #0
     736:	d1f5      	bne.n	724 <rtc_count_init+0x84>
				while (rtc_count_is_syncing(module)) {
     738:	4d0f      	ldr	r5, [pc, #60]	; (778 <rtc_count_init+0xd8>)
     73a:	0020      	movs	r0, r4
     73c:	47a8      	blx	r5
     73e:	2800      	cmp	r0, #0
     740:	d1fb      	bne.n	73a <rtc_count_init+0x9a>
				rtc_count_set_compare(module, config->compare_values[i],
     742:	2200      	movs	r2, #0
     744:	68b1      	ldr	r1, [r6, #8]
     746:	0020      	movs	r0, r4
     748:	4b0c      	ldr	r3, [pc, #48]	; (77c <rtc_count_init+0xdc>)
     74a:	4798      	blx	r3
				while (rtc_count_is_syncing(module)) {
     74c:	4d0a      	ldr	r5, [pc, #40]	; (778 <rtc_count_init+0xd8>)
     74e:	0020      	movs	r0, r4
     750:	47a8      	blx	r5
     752:	2800      	cmp	r0, #0
     754:	d1fb      	bne.n	74e <rtc_count_init+0xae>
				rtc_count_set_compare(module, config->compare_values[i],
     756:	2201      	movs	r2, #1
     758:	68f1      	ldr	r1, [r6, #12]
     75a:	0020      	movs	r0, r4
     75c:	4b07      	ldr	r3, [pc, #28]	; (77c <rtc_count_init+0xdc>)
     75e:	4798      	blx	r3
     760:	e7d7      	b.n	712 <rtc_count_init+0x72>
     762:	46c0      	nop			; (mov r8, r8)
     764:	40000400 	.word	0x40000400
     768:	00002c61 	.word	0x00002c61
     76c:	00002bd5 	.word	0x00002bd5
     770:	0000061d 	.word	0x0000061d
     774:	200006a0 	.word	0x200006a0
     778:	000005d1 	.word	0x000005d1
     77c:	00000645 	.word	0x00000645

00000780 <rtc_count_set_period>:
 * \retval STATUS_ERR_UNSUPPORTED_DEV  If module is not operated in 16-bit mode
 */
enum status_code rtc_count_set_period(
		struct rtc_module *const module,
		const uint16_t period_value)
{
     780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     782:	0004      	movs	r4, r0
     784:	000e      	movs	r6, r1
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Check that correct mode is set. */
	if (module->mode != RTC_COUNT_MODE_16BIT) {
     786:	7903      	ldrb	r3, [r0, #4]
		return STATUS_ERR_UNSUPPORTED_DEV;
     788:	2015      	movs	r0, #21
	if (module->mode != RTC_COUNT_MODE_16BIT) {
     78a:	2b00      	cmp	r3, #0
     78c:	d000      	beq.n	790 <rtc_count_set_period+0x10>

	/* Write value to register. */
	rtc_module->MODE1.PER.reg = period_value;

	return STATUS_OK;
}
     78e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	Rtc *const rtc_module = module->hw;
     790:	6827      	ldr	r7, [r4, #0]
	while (rtc_count_is_syncing(module)) {
     792:	4d03      	ldr	r5, [pc, #12]	; (7a0 <rtc_count_set_period+0x20>)
     794:	0020      	movs	r0, r4
     796:	47a8      	blx	r5
     798:	2800      	cmp	r0, #0
     79a:	d1fb      	bne.n	794 <rtc_count_set_period+0x14>
	rtc_module->MODE1.PER.reg = period_value;
     79c:	82be      	strh	r6, [r7, #20]
	return STATUS_OK;
     79e:	e7f6      	b.n	78e <rtc_count_set_period+0xe>
     7a0:	000005d1 	.word	0x000005d1

000007a4 <rtc_count_is_compare_match>:
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Check sanity. */
	switch (module->mode) {
     7a4:	7903      	ldrb	r3, [r0, #4]
     7a6:	2b00      	cmp	r3, #0
     7a8:	d005      	beq.n	7b6 <rtc_count_is_compare_match+0x12>
     7aa:	2b01      	cmp	r3, #1
     7ac:	d10d      	bne.n	7ca <rtc_count_is_compare_match+0x26>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity for 32-bit mode. */
			if (comp_index > RTC_NUM_OF_COMP32) {
				return false;
     7ae:	2300      	movs	r3, #0
			if (comp_index > RTC_NUM_OF_COMP32) {
     7b0:	2901      	cmp	r1, #1
     7b2:	d80b      	bhi.n	7cc <rtc_count_is_compare_match+0x28>
     7b4:	e002      	b.n	7bc <rtc_count_is_compare_match+0x18>
			break;

		case RTC_COUNT_MODE_16BIT:
			/* Check sanity for 16-bit mode. */
			if (comp_index > RTC_NUM_OF_COMP16) {
				return false;
     7b6:	2300      	movs	r3, #0
			if (comp_index > RTC_NUM_OF_COMP16) {
     7b8:	2902      	cmp	r1, #2
     7ba:	d807      	bhi.n	7cc <rtc_count_is_compare_match+0x28>
	Rtc *const rtc_module = module->hw;
     7bc:	6803      	ldr	r3, [r0, #0]
			Assert(false);
			return false;
	}

	/* Set status of INTFLAG as return argument. */
	return (rtc_module->MODE0.INTFLAG.reg & (1 << comp_index)) ? true : false;
     7be:	7a18      	ldrb	r0, [r3, #8]
     7c0:	b2c0      	uxtb	r0, r0
     7c2:	4108      	asrs	r0, r1
     7c4:	2301      	movs	r3, #1
     7c6:	4003      	ands	r3, r0
     7c8:	e000      	b.n	7cc <rtc_count_is_compare_match+0x28>
			return false;
     7ca:	2300      	movs	r3, #0
}
     7cc:	0018      	movs	r0, r3
     7ce:	4770      	bx	lr

000007d0 <rtc_count_clear_compare_match>:
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Check sanity. */
	switch (module->mode){
     7d0:	7903      	ldrb	r3, [r0, #4]
     7d2:	2b00      	cmp	r3, #0
     7d4:	d005      	beq.n	7e2 <rtc_count_clear_compare_match+0x12>
     7d6:	2b01      	cmp	r3, #1
     7d8:	d10e      	bne.n	7f8 <rtc_count_clear_compare_match+0x28>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity for 32-bit mode. */
			if (comp_index > RTC_NUM_OF_COMP32) {
				return STATUS_ERR_INVALID_ARG;
     7da:	3316      	adds	r3, #22
			if (comp_index > RTC_NUM_OF_COMP32) {
     7dc:	2901      	cmp	r1, #1
     7de:	d80c      	bhi.n	7fa <rtc_count_clear_compare_match+0x2a>
     7e0:	e002      	b.n	7e8 <rtc_count_clear_compare_match+0x18>
			break;

		case RTC_COUNT_MODE_16BIT:
			/* Check sanity for 16-bit mode. */
			if (comp_index > RTC_NUM_OF_COMP16) {
				return STATUS_ERR_INVALID_ARG;
     7e2:	2317      	movs	r3, #23
			if (comp_index > RTC_NUM_OF_COMP16) {
     7e4:	2902      	cmp	r1, #2
     7e6:	d808      	bhi.n	7fa <rtc_count_clear_compare_match+0x2a>
	Rtc *const rtc_module = module->hw;
     7e8:	6800      	ldr	r0, [r0, #0]
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	/* Clear INTFLAG. */
	rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << comp_index);
     7ea:	2201      	movs	r2, #1
     7ec:	408a      	lsls	r2, r1
     7ee:	2303      	movs	r3, #3
     7f0:	4013      	ands	r3, r2
     7f2:	7203      	strb	r3, [r0, #8]

	return STATUS_OK;
     7f4:	2300      	movs	r3, #0
     7f6:	e000      	b.n	7fa <rtc_count_clear_compare_match+0x2a>
			return STATUS_ERR_BAD_FORMAT;
     7f8:	231a      	movs	r3, #26
}
     7fa:	0018      	movs	r0, r3
     7fc:	4770      	bx	lr
	...

00000800 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
     800:	b5f0      	push	{r4, r5, r6, r7, lr}
     802:	46c6      	mov	lr, r8
     804:	b500      	push	{lr}
     806:	000c      	movs	r4, r1
     808:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
     80a:	2800      	cmp	r0, #0
     80c:	d10f      	bne.n	82e <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
     80e:	2a00      	cmp	r2, #0
     810:	dd11      	ble.n	836 <_read+0x36>
     812:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
     814:	4e09      	ldr	r6, [pc, #36]	; (83c <_read+0x3c>)
     816:	4d0a      	ldr	r5, [pc, #40]	; (840 <_read+0x40>)
     818:	6830      	ldr	r0, [r6, #0]
     81a:	0021      	movs	r1, r4
     81c:	682b      	ldr	r3, [r5, #0]
     81e:	4798      	blx	r3
		ptr++;
     820:	3401      	adds	r4, #1
	for (; len > 0; --len) {
     822:	42bc      	cmp	r4, r7
     824:	d1f8      	bne.n	818 <_read+0x18>
		nChars++;
	}
	return nChars;
}
     826:	4640      	mov	r0, r8
     828:	bc04      	pop	{r2}
     82a:	4690      	mov	r8, r2
     82c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
     82e:	2301      	movs	r3, #1
     830:	425b      	negs	r3, r3
     832:	4698      	mov	r8, r3
     834:	e7f7      	b.n	826 <_read+0x26>
	for (; len > 0; --len) {
     836:	4680      	mov	r8, r0
     838:	e7f5      	b.n	826 <_read+0x26>
     83a:	46c0      	nop			; (mov r8, r8)
     83c:	200006ac 	.word	0x200006ac
     840:	200006a4 	.word	0x200006a4

00000844 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
     844:	b5f0      	push	{r4, r5, r6, r7, lr}
     846:	46c6      	mov	lr, r8
     848:	b500      	push	{lr}
     84a:	000e      	movs	r6, r1
     84c:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
     84e:	3801      	subs	r0, #1
     850:	2802      	cmp	r0, #2
     852:	d810      	bhi.n	876 <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
     854:	2a00      	cmp	r2, #0
     856:	d011      	beq.n	87c <_write+0x38>
     858:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
     85a:	4b0c      	ldr	r3, [pc, #48]	; (88c <_write+0x48>)
     85c:	4698      	mov	r8, r3
     85e:	4f0c      	ldr	r7, [pc, #48]	; (890 <_write+0x4c>)
     860:	4643      	mov	r3, r8
     862:	6818      	ldr	r0, [r3, #0]
     864:	5d31      	ldrb	r1, [r6, r4]
     866:	683b      	ldr	r3, [r7, #0]
     868:	4798      	blx	r3
     86a:	2800      	cmp	r0, #0
     86c:	db08      	blt.n	880 <_write+0x3c>
			return -1;
		}
		++nChars;
     86e:	3401      	adds	r4, #1
	for (; len != 0; --len) {
     870:	42a5      	cmp	r5, r4
     872:	d1f5      	bne.n	860 <_write+0x1c>
     874:	e006      	b.n	884 <_write+0x40>
		return -1;
     876:	2401      	movs	r4, #1
     878:	4264      	negs	r4, r4
     87a:	e003      	b.n	884 <_write+0x40>
	for (; len != 0; --len) {
     87c:	0014      	movs	r4, r2
     87e:	e001      	b.n	884 <_write+0x40>
			return -1;
     880:	2401      	movs	r4, #1
     882:	4264      	negs	r4, r4
	}
	return nChars;
}
     884:	0020      	movs	r0, r4
     886:	bc04      	pop	{r2}
     888:	4690      	mov	r8, r2
     88a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     88c:	200006ac 	.word	0x200006ac
     890:	200006a8 	.word	0x200006a8

00000894 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     894:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     896:	2200      	movs	r2, #0
     898:	4b10      	ldr	r3, [pc, #64]	; (8dc <EIC_Handler+0x48>)
     89a:	701a      	strb	r2, [r3, #0]
     89c:	2300      	movs	r3, #0

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     89e:	4910      	ldr	r1, [pc, #64]	; (8e0 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     8a0:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     8a2:	4e10      	ldr	r6, [pc, #64]	; (8e4 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     8a4:	4c0d      	ldr	r4, [pc, #52]	; (8dc <EIC_Handler+0x48>)
     8a6:	e00a      	b.n	8be <EIC_Handler+0x2a>
		return eics[eic_index];
     8a8:	490d      	ldr	r1, [pc, #52]	; (8e0 <EIC_Handler+0x4c>)
     8aa:	e008      	b.n	8be <EIC_Handler+0x2a>
     8ac:	7823      	ldrb	r3, [r4, #0]
     8ae:	3301      	adds	r3, #1
     8b0:	b2db      	uxtb	r3, r3
     8b2:	7023      	strb	r3, [r4, #0]
     8b4:	2b0f      	cmp	r3, #15
     8b6:	d810      	bhi.n	8da <EIC_Handler+0x46>
		return NULL;
     8b8:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     8ba:	2b1f      	cmp	r3, #31
     8bc:	d9f4      	bls.n	8a8 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
     8be:	0028      	movs	r0, r5
     8c0:	4018      	ands	r0, r3
     8c2:	2201      	movs	r2, #1
     8c4:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
     8c6:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     8c8:	4210      	tst	r0, r2
     8ca:	d0ef      	beq.n	8ac <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     8cc:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     8ce:	009b      	lsls	r3, r3, #2
     8d0:	599b      	ldr	r3, [r3, r6]
     8d2:	2b00      	cmp	r3, #0
     8d4:	d0ea      	beq.n	8ac <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     8d6:	4798      	blx	r3
     8d8:	e7e8      	b.n	8ac <EIC_Handler+0x18>
			}
		}
	}
}
     8da:	bd70      	pop	{r4, r5, r6, pc}
     8dc:	200006b0 	.word	0x200006b0
     8e0:	40001800 	.word	0x40001800
     8e4:	20000660 	.word	0x20000660

000008e8 <bod_set_config>:
 * \retval STATUS_ERR_INVALID_OPTION  The requested BOD level was outside the acceptable range
 */
enum status_code bod_set_config(
		const enum bod bod_id,
		struct bod_config *const conf)
{
     8e8:	b510      	push	{r4, lr}
	Assert(conf);

	uint32_t temp = 0;

	/* Check if module is enabled. */
	if (SYSCTRL->BOD33.reg & SYSCTRL_BOD33_ENABLE) {
     8ea:	4b1b      	ldr	r3, [pc, #108]	; (958 <bod_set_config+0x70>)
     8ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     8ee:	079b      	lsls	r3, r3, #30
     8f0:	d504      	bpl.n	8fc <bod_set_config+0x14>
		SYSCTRL->BOD33.reg &= ~SYSCTRL_BOD33_ENABLE;
     8f2:	4a19      	ldr	r2, [pc, #100]	; (958 <bod_set_config+0x70>)
     8f4:	6b53      	ldr	r3, [r2, #52]	; 0x34
     8f6:	2402      	movs	r4, #2
     8f8:	43a3      	bics	r3, r4
     8fa:	6353      	str	r3, [r2, #52]	; 0x34
	}

	/* Convert BOD prescaler, trigger action and mode to a bitmask */
	temp |= (uint32_t)conf->prescaler | (uint32_t)conf->action |
			(uint32_t)conf->mode;
     8fc:	884a      	ldrh	r2, [r1, #2]
	temp |= (uint32_t)conf->prescaler | (uint32_t)conf->action |
     8fe:	880b      	ldrh	r3, [r1, #0]
     900:	790c      	ldrb	r4, [r1, #4]
     902:	4323      	orrs	r3, r4
     904:	4313      	orrs	r3, r2

	if (conf->mode == BOD_MODE_SAMPLED) {
     906:	2480      	movs	r4, #128	; 0x80
     908:	0064      	lsls	r4, r4, #1
     90a:	42a2      	cmp	r2, r4
     90c:	d00d      	beq.n	92a <bod_set_config+0x42>
		/* Enable sampling clock if sampled mode */
		temp |= SYSCTRL_BOD33_CEN;
	}

	if (conf->hysteresis == true) {
     90e:	798a      	ldrb	r2, [r1, #6]
     910:	2a00      	cmp	r2, #0
     912:	d001      	beq.n	918 <bod_set_config+0x30>
		temp |= SYSCTRL_BOD33_HYST;
     914:	2204      	movs	r2, #4
     916:	4313      	orrs	r3, r2
	}

	if (conf->run_in_standby == true) {
     918:	79ca      	ldrb	r2, [r1, #7]
     91a:	2a00      	cmp	r2, #0
     91c:	d001      	beq.n	922 <bod_set_config+0x3a>
		temp |= SYSCTRL_BOD33_RUNSTDBY;
     91e:	2240      	movs	r2, #64	; 0x40
     920:	4313      	orrs	r3, r2
	}

	switch (bod_id) {
     922:	2800      	cmp	r0, #0
     924:	d005      	beq.n	932 <bod_set_config+0x4a>
			while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_B33SRDY)) {
				/* Wait for BOD33 register sync ready */
			}
			break;
		default:
			return STATUS_ERR_INVALID_ARG;
     926:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
     928:	bd10      	pop	{r4, pc}
		temp |= SYSCTRL_BOD33_CEN;
     92a:	2280      	movs	r2, #128	; 0x80
     92c:	0092      	lsls	r2, r2, #2
     92e:	4313      	orrs	r3, r2
     930:	e7ed      	b.n	90e <bod_set_config+0x26>
			if (conf->level > 0x3F) {
     932:	794a      	ldrb	r2, [r1, #5]
				return STATUS_ERR_INVALID_ARG;
     934:	3017      	adds	r0, #23
			if (conf->level > 0x3F) {
     936:	2a3f      	cmp	r2, #63	; 0x3f
     938:	d8f6      	bhi.n	928 <bod_set_config+0x40>
			SYSCTRL->BOD33.reg = SYSCTRL_BOD33_LEVEL(conf->level) | temp;
     93a:	0412      	lsls	r2, r2, #16
     93c:	21fc      	movs	r1, #252	; 0xfc
     93e:	0389      	lsls	r1, r1, #14
     940:	400a      	ands	r2, r1
     942:	4313      	orrs	r3, r2
     944:	4a04      	ldr	r2, [pc, #16]	; (958 <bod_set_config+0x70>)
     946:	6353      	str	r3, [r2, #52]	; 0x34
			while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_B33SRDY)) {
     948:	0011      	movs	r1, r2
     94a:	2280      	movs	r2, #128	; 0x80
     94c:	0112      	lsls	r2, r2, #4
     94e:	68cb      	ldr	r3, [r1, #12]
     950:	4213      	tst	r3, r2
     952:	d0fc      	beq.n	94e <bod_set_config+0x66>
	return STATUS_OK;
     954:	2000      	movs	r0, #0
     956:	e7e7      	b.n	928 <bod_set_config+0x40>
     958:	40000800 	.word	0x40000800

0000095c <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
     95c:	b510      	push	{r4, lr}
			PM->APBBMASK.reg |= mask;
     95e:	4a1e      	ldr	r2, [pc, #120]	; (9d8 <nvm_set_config+0x7c>)
     960:	69d3      	ldr	r3, [r2, #28]
     962:	2104      	movs	r1, #4
     964:	430b      	orrs	r3, r1
     966:	61d3      	str	r3, [r2, #28]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     968:	4b1c      	ldr	r3, [pc, #112]	; (9dc <nvm_set_config+0x80>)
     96a:	2220      	movs	r2, #32
     96c:	32ff      	adds	r2, #255	; 0xff
     96e:	831a      	strh	r2, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
     970:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
     972:	2305      	movs	r3, #5
	if (!nvm_is_ready()) {
     974:	07d2      	lsls	r2, r2, #31
     976:	d401      	bmi.n	97c <nvm_set_config+0x20>
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
		return STATUS_ERR_IO;
	}

	return STATUS_OK;
}
     978:	0018      	movs	r0, r3
     97a:	bd10      	pop	{r4, pc}
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
     97c:	7803      	ldrb	r3, [r0, #0]
     97e:	021b      	lsls	r3, r3, #8
     980:	22c0      	movs	r2, #192	; 0xc0
     982:	0092      	lsls	r2, r2, #2
     984:	4013      	ands	r3, r2
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
     986:	7841      	ldrb	r1, [r0, #1]
     988:	01c9      	lsls	r1, r1, #7
     98a:	22ff      	movs	r2, #255	; 0xff
     98c:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
     98e:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_RWS(config->wait_states) |
     990:	7881      	ldrb	r1, [r0, #2]
     992:	0049      	lsls	r1, r1, #1
     994:	221e      	movs	r2, #30
     996:	400a      	ands	r2, r1
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
     998:	4313      	orrs	r3, r2
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
     99a:	78c2      	ldrb	r2, [r0, #3]
     99c:	0492      	lsls	r2, r2, #18
     99e:	2180      	movs	r1, #128	; 0x80
     9a0:	02c9      	lsls	r1, r1, #11
     9a2:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_RWS(config->wait_states) |
     9a4:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
     9a6:	7902      	ldrb	r2, [r0, #4]
     9a8:	0412      	lsls	r2, r2, #16
     9aa:	21c0      	movs	r1, #192	; 0xc0
     9ac:	0289      	lsls	r1, r1, #10
     9ae:	400a      	ands	r2, r1
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
     9b0:	4313      	orrs	r3, r2
	nvm_module->CTRLB.reg =
     9b2:	4a0a      	ldr	r2, [pc, #40]	; (9dc <nvm_set_config+0x80>)
     9b4:	6053      	str	r3, [r2, #4]
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
     9b6:	6893      	ldr	r3, [r2, #8]
     9b8:	035b      	lsls	r3, r3, #13
     9ba:	0f5b      	lsrs	r3, r3, #29
     9bc:	4908      	ldr	r1, [pc, #32]	; (9e0 <nvm_set_config+0x84>)
     9be:	2408      	movs	r4, #8
     9c0:	409c      	lsls	r4, r3
     9c2:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
     9c4:	6893      	ldr	r3, [r2, #8]
     9c6:	804b      	strh	r3, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
     9c8:	7843      	ldrb	r3, [r0, #1]
     9ca:	710b      	strb	r3, [r1, #4]
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
     9cc:	8b13      	ldrh	r3, [r2, #24]
     9ce:	05db      	lsls	r3, r3, #23
	return STATUS_OK;
     9d0:	0fdb      	lsrs	r3, r3, #31
     9d2:	011b      	lsls	r3, r3, #4
     9d4:	e7d0      	b.n	978 <nvm_set_config+0x1c>
     9d6:	46c0      	nop			; (mov r8, r8)
     9d8:	40000400 	.word	0x40000400
     9dc:	41004000 	.word	0x41004000
     9e0:	200000b4 	.word	0x200000b4

000009e4 <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
     9e4:	b530      	push	{r4, r5, lr}
     9e6:	0004      	movs	r4, r0
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
     9e8:	4a22      	ldr	r2, [pc, #136]	; (a74 <nvm_execute_command+0x90>)
     9ea:	8810      	ldrh	r0, [r2, #0]
     9ec:	8853      	ldrh	r3, [r2, #2]
     9ee:	4343      	muls	r3, r0
     9f0:	428b      	cmp	r3, r1
     9f2:	d206      	bcs.n	a02 <nvm_execute_command+0x1e>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
     9f4:	2280      	movs	r2, #128	; 0x80
     9f6:	0192      	lsls	r2, r2, #6
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
#else
		return STATUS_ERR_BAD_ADDRESS;
     9f8:	2018      	movs	r0, #24
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
     9fa:	4b1f      	ldr	r3, [pc, #124]	; (a78 <nvm_execute_command+0x94>)
     9fc:	18cb      	adds	r3, r1, r3
     9fe:	4293      	cmp	r3, r2
     a00:	d80e      	bhi.n	a20 <nvm_execute_command+0x3c>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
     a02:	4b1e      	ldr	r3, [pc, #120]	; (a7c <nvm_execute_command+0x98>)
     a04:	685d      	ldr	r5, [r3, #4]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
     a06:	2280      	movs	r2, #128	; 0x80
     a08:	02d2      	lsls	r2, r2, #11
     a0a:	432a      	orrs	r2, r5
     a0c:	605a      	str	r2, [r3, #4]
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     a0e:	2220      	movs	r2, #32
     a10:	32ff      	adds	r2, #255	; 0xff
     a12:	831a      	strh	r2, [r3, #24]
     a14:	7d1b      	ldrb	r3, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
     a16:	07db      	lsls	r3, r3, #31
     a18:	d403      	bmi.n	a22 <nvm_execute_command+0x3e>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
     a1a:	4b18      	ldr	r3, [pc, #96]	; (a7c <nvm_execute_command+0x98>)
     a1c:	605d      	str	r5, [r3, #4]
		return STATUS_BUSY;
     a1e:	2005      	movs	r0, #5

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;

	return STATUS_OK;
}
     a20:	bd30      	pop	{r4, r5, pc}
	switch (command) {
     a22:	2c45      	cmp	r4, #69	; 0x45
     a24:	d822      	bhi.n	a6c <nvm_execute_command+0x88>
     a26:	00a3      	lsls	r3, r4, #2
     a28:	4a15      	ldr	r2, [pc, #84]	; (a80 <nvm_execute_command+0x9c>)
     a2a:	58d3      	ldr	r3, [r2, r3]
     a2c:	469f      	mov	pc, r3
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
     a2e:	4b13      	ldr	r3, [pc, #76]	; (a7c <nvm_execute_command+0x98>)
     a30:	8b1b      	ldrh	r3, [r3, #24]
     a32:	05db      	lsls	r3, r3, #23
     a34:	d503      	bpl.n	a3e <nvm_execute_command+0x5a>
				nvm_module->CTRLB.reg = ctrlb_bak;
     a36:	4b11      	ldr	r3, [pc, #68]	; (a7c <nvm_execute_command+0x98>)
     a38:	605d      	str	r5, [r3, #4]
				return STATUS_ERR_IO;
     a3a:	2010      	movs	r0, #16
     a3c:	e7f0      	b.n	a20 <nvm_execute_command+0x3c>
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
     a3e:	0889      	lsrs	r1, r1, #2
     a40:	0049      	lsls	r1, r1, #1
     a42:	4b0e      	ldr	r3, [pc, #56]	; (a7c <nvm_execute_command+0x98>)
     a44:	61d9      	str	r1, [r3, #28]
			break;
     a46:	e003      	b.n	a50 <nvm_execute_command+0x6c>
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
     a48:	0889      	lsrs	r1, r1, #2
     a4a:	0049      	lsls	r1, r1, #1
     a4c:	4b0b      	ldr	r3, [pc, #44]	; (a7c <nvm_execute_command+0x98>)
     a4e:	61d9      	str	r1, [r3, #28]
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
     a50:	20a5      	movs	r0, #165	; 0xa5
     a52:	0200      	lsls	r0, r0, #8
     a54:	4304      	orrs	r4, r0
     a56:	4b09      	ldr	r3, [pc, #36]	; (a7c <nvm_execute_command+0x98>)
     a58:	801c      	strh	r4, [r3, #0]
     a5a:	0019      	movs	r1, r3
	while (!nvm_is_ready()) {
     a5c:	2201      	movs	r2, #1
     a5e:	7d0b      	ldrb	r3, [r1, #20]
     a60:	4213      	tst	r3, r2
     a62:	d0fc      	beq.n	a5e <nvm_execute_command+0x7a>
	nvm_module->CTRLB.reg = ctrlb_bak;
     a64:	4b05      	ldr	r3, [pc, #20]	; (a7c <nvm_execute_command+0x98>)
     a66:	605d      	str	r5, [r3, #4]
	return STATUS_OK;
     a68:	2000      	movs	r0, #0
     a6a:	e7d9      	b.n	a20 <nvm_execute_command+0x3c>
			nvm_module->CTRLB.reg = ctrlb_bak;
     a6c:	4b03      	ldr	r3, [pc, #12]	; (a7c <nvm_execute_command+0x98>)
     a6e:	605d      	str	r5, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
     a70:	2017      	movs	r0, #23
     a72:	e7d5      	b.n	a20 <nvm_execute_command+0x3c>
     a74:	200000b4 	.word	0x200000b4
     a78:	ff7fc000 	.word	0xff7fc000
     a7c:	41004000 	.word	0x41004000
     a80:	000063ac 	.word	0x000063ac

00000a84 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
     a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
     a86:	4b25      	ldr	r3, [pc, #148]	; (b1c <nvm_write_buffer+0x98>)
     a88:	881d      	ldrh	r5, [r3, #0]
     a8a:	885b      	ldrh	r3, [r3, #2]
     a8c:	436b      	muls	r3, r5
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
#else
		return STATUS_ERR_BAD_ADDRESS;
     a8e:	2418      	movs	r4, #24
	if (destination_address >
     a90:	4283      	cmp	r3, r0
     a92:	d201      	bcs.n	a98 <nvm_write_buffer+0x14>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
}
     a94:	0020      	movs	r0, r4
     a96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (destination_address & (_nvm_dev.page_size - 1)) {
     a98:	1e6b      	subs	r3, r5, #1
     a9a:	4218      	tst	r0, r3
     a9c:	d1fa      	bne.n	a94 <nvm_write_buffer+0x10>
		return STATUS_ERR_INVALID_ARG;
     a9e:	3c01      	subs	r4, #1
	if (length > _nvm_dev.page_size) {
     aa0:	4295      	cmp	r5, r2
     aa2:	d3f7      	bcc.n	a94 <nvm_write_buffer+0x10>
     aa4:	4b1e      	ldr	r3, [pc, #120]	; (b20 <nvm_write_buffer+0x9c>)
     aa6:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
     aa8:	3c12      	subs	r4, #18
	if (!nvm_is_ready()) {
     aaa:	07db      	lsls	r3, r3, #31
     aac:	d5f2      	bpl.n	a94 <nvm_write_buffer+0x10>
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
     aae:	4c1d      	ldr	r4, [pc, #116]	; (b24 <nvm_write_buffer+0xa0>)
     ab0:	4b1b      	ldr	r3, [pc, #108]	; (b20 <nvm_write_buffer+0x9c>)
     ab2:	801c      	strh	r4, [r3, #0]
     ab4:	001d      	movs	r5, r3
	while (!nvm_is_ready()) {
     ab6:	2401      	movs	r4, #1
     ab8:	7d2b      	ldrb	r3, [r5, #20]
     aba:	4223      	tst	r3, r4
     abc:	d0fc      	beq.n	ab8 <nvm_write_buffer+0x34>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     abe:	2420      	movs	r4, #32
     ac0:	34ff      	adds	r4, #255	; 0xff
     ac2:	4b17      	ldr	r3, [pc, #92]	; (b20 <nvm_write_buffer+0x9c>)
     ac4:	831c      	strh	r4, [r3, #24]
	for (uint16_t i = 0; i < length; i += 2) {
     ac6:	2a00      	cmp	r2, #0
     ac8:	d022      	beq.n	b10 <nvm_write_buffer+0x8c>
     aca:	2301      	movs	r3, #1
     acc:	0005      	movs	r5, r0
     ace:	439d      	bics	r5, r3
     ad0:	2300      	movs	r3, #0
		if (i < (length - 1)) {
     ad2:	1e57      	subs	r7, r2, #1
     ad4:	e009      	b.n	aea <nvm_write_buffer+0x66>
			data |= (buffer[i + 1] << 8);
     ad6:	18ce      	adds	r6, r1, r3
     ad8:	7876      	ldrb	r6, [r6, #1]
     ada:	0236      	lsls	r6, r6, #8
     adc:	4334      	orrs	r4, r6
		NVM_MEMORY[nvm_address++] = data;
     ade:	802c      	strh	r4, [r5, #0]
	for (uint16_t i = 0; i < length; i += 2) {
     ae0:	3302      	adds	r3, #2
     ae2:	b29b      	uxth	r3, r3
     ae4:	3502      	adds	r5, #2
     ae6:	429a      	cmp	r2, r3
     ae8:	d904      	bls.n	af4 <nvm_write_buffer+0x70>
		data = buffer[i];
     aea:	5ccc      	ldrb	r4, [r1, r3]
		if (i < (length - 1)) {
     aec:	42bb      	cmp	r3, r7
     aee:	dbf2      	blt.n	ad6 <nvm_write_buffer+0x52>
		data = buffer[i];
     af0:	b2a4      	uxth	r4, r4
     af2:	e7f4      	b.n	ade <nvm_write_buffer+0x5a>
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     af4:	4b09      	ldr	r3, [pc, #36]	; (b1c <nvm_write_buffer+0x98>)
     af6:	791b      	ldrb	r3, [r3, #4]
	return STATUS_OK;
     af8:	2400      	movs	r4, #0
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     afa:	2b00      	cmp	r3, #0
     afc:	d1ca      	bne.n	a94 <nvm_write_buffer+0x10>
     afe:	2a3f      	cmp	r2, #63	; 0x3f
     b00:	d8c8      	bhi.n	a94 <nvm_write_buffer+0x10>
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
     b02:	2200      	movs	r2, #0
     b04:	0001      	movs	r1, r0
     b06:	2004      	movs	r0, #4
     b08:	4b07      	ldr	r3, [pc, #28]	; (b28 <nvm_write_buffer+0xa4>)
     b0a:	4798      	blx	r3
     b0c:	0004      	movs	r4, r0
     b0e:	e7c1      	b.n	a94 <nvm_write_buffer+0x10>
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     b10:	4b02      	ldr	r3, [pc, #8]	; (b1c <nvm_write_buffer+0x98>)
     b12:	791b      	ldrb	r3, [r3, #4]
	return STATUS_OK;
     b14:	2400      	movs	r4, #0
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     b16:	2b00      	cmp	r3, #0
     b18:	d0f3      	beq.n	b02 <nvm_write_buffer+0x7e>
     b1a:	e7bb      	b.n	a94 <nvm_write_buffer+0x10>
     b1c:	200000b4 	.word	0x200000b4
     b20:	41004000 	.word	0x41004000
     b24:	ffffa544 	.word	0xffffa544
     b28:	000009e5 	.word	0x000009e5

00000b2c <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
     b2c:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
     b2e:	4b18      	ldr	r3, [pc, #96]	; (b90 <nvm_read_buffer+0x64>)
     b30:	881d      	ldrh	r5, [r3, #0]
     b32:	885b      	ldrh	r3, [r3, #2]
     b34:	436b      	muls	r3, r5
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
#else
		return STATUS_ERR_BAD_ADDRESS;
     b36:	2418      	movs	r4, #24
	if (source_address >
     b38:	4283      	cmp	r3, r0
     b3a:	d201      	bcs.n	b40 <nvm_read_buffer+0x14>
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
}
     b3c:	0020      	movs	r0, r4
     b3e:	bd70      	pop	{r4, r5, r6, pc}
	if (source_address & (_nvm_dev.page_size - 1)) {
     b40:	1e6b      	subs	r3, r5, #1
     b42:	4218      	tst	r0, r3
     b44:	d1fa      	bne.n	b3c <nvm_read_buffer+0x10>
		return STATUS_ERR_INVALID_ARG;
     b46:	3c01      	subs	r4, #1
	if (length > _nvm_dev.page_size) {
     b48:	4295      	cmp	r5, r2
     b4a:	d3f7      	bcc.n	b3c <nvm_read_buffer+0x10>
     b4c:	4b11      	ldr	r3, [pc, #68]	; (b94 <nvm_read_buffer+0x68>)
     b4e:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
     b50:	3c12      	subs	r4, #18
	if (!nvm_is_ready()) {
     b52:	07db      	lsls	r3, r3, #31
     b54:	d5f2      	bpl.n	b3c <nvm_read_buffer+0x10>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     b56:	2420      	movs	r4, #32
     b58:	34ff      	adds	r4, #255	; 0xff
     b5a:	4b0e      	ldr	r3, [pc, #56]	; (b94 <nvm_read_buffer+0x68>)
     b5c:	831c      	strh	r4, [r3, #24]
	for (uint16_t i = 0; i < length; i += 2) {
     b5e:	2a00      	cmp	r2, #0
     b60:	d014      	beq.n	b8c <nvm_read_buffer+0x60>
     b62:	2301      	movs	r3, #1
     b64:	4398      	bics	r0, r3
     b66:	2300      	movs	r3, #0
		if (i < (length - 1)) {
     b68:	1e56      	subs	r6, r2, #1
     b6a:	e004      	b.n	b76 <nvm_read_buffer+0x4a>
	for (uint16_t i = 0; i < length; i += 2) {
     b6c:	3302      	adds	r3, #2
     b6e:	b29b      	uxth	r3, r3
     b70:	3002      	adds	r0, #2
     b72:	429a      	cmp	r2, r3
     b74:	d908      	bls.n	b88 <nvm_read_buffer+0x5c>
		uint16_t data = NVM_MEMORY[page_address++];
     b76:	8804      	ldrh	r4, [r0, #0]
     b78:	b2a4      	uxth	r4, r4
		buffer[i] = (data & 0xFF);
     b7a:	54cc      	strb	r4, [r1, r3]
		if (i < (length - 1)) {
     b7c:	42b3      	cmp	r3, r6
     b7e:	daf5      	bge.n	b6c <nvm_read_buffer+0x40>
			buffer[i + 1] = (data >> 8);
     b80:	18cd      	adds	r5, r1, r3
     b82:	0a24      	lsrs	r4, r4, #8
     b84:	706c      	strb	r4, [r5, #1]
     b86:	e7f1      	b.n	b6c <nvm_read_buffer+0x40>
	return STATUS_OK;
     b88:	2400      	movs	r4, #0
     b8a:	e7d7      	b.n	b3c <nvm_read_buffer+0x10>
     b8c:	2400      	movs	r4, #0
     b8e:	e7d5      	b.n	b3c <nvm_read_buffer+0x10>
     b90:	200000b4 	.word	0x200000b4
     b94:	41004000 	.word	0x41004000

00000b98 <nvm_erase_row>:
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
     b98:	4b13      	ldr	r3, [pc, #76]	; (be8 <nvm_erase_row+0x50>)
     b9a:	881a      	ldrh	r2, [r3, #0]
     b9c:	885b      	ldrh	r3, [r3, #2]
     b9e:	4353      	muls	r3, r2
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
#else
		return STATUS_ERR_BAD_ADDRESS;
     ba0:	2118      	movs	r1, #24
	if (row_address >
     ba2:	4283      	cmp	r3, r0
     ba4:	d201      	bcs.n	baa <nvm_erase_row+0x12>
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
		return STATUS_ABORTED;
	}

	return STATUS_OK;
}
     ba6:	0008      	movs	r0, r1
     ba8:	4770      	bx	lr
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
     baa:	0092      	lsls	r2, r2, #2
     bac:	3a01      	subs	r2, #1
     bae:	4210      	tst	r0, r2
     bb0:	d1f9      	bne.n	ba6 <nvm_erase_row+0xe>
     bb2:	4b0e      	ldr	r3, [pc, #56]	; (bec <nvm_erase_row+0x54>)
     bb4:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
     bb6:	3913      	subs	r1, #19
	if (!nvm_is_ready()) {
     bb8:	07db      	lsls	r3, r3, #31
     bba:	d5f4      	bpl.n	ba6 <nvm_erase_row+0xe>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     bbc:	4b0b      	ldr	r3, [pc, #44]	; (bec <nvm_erase_row+0x54>)
     bbe:	2220      	movs	r2, #32
     bc0:	32ff      	adds	r2, #255	; 0xff
     bc2:	831a      	strh	r2, [r3, #24]
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
     bc4:	0880      	lsrs	r0, r0, #2
     bc6:	0040      	lsls	r0, r0, #1
     bc8:	61d8      	str	r0, [r3, #28]
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
     bca:	4a09      	ldr	r2, [pc, #36]	; (bf0 <nvm_erase_row+0x58>)
     bcc:	801a      	strh	r2, [r3, #0]
     bce:	0019      	movs	r1, r3
	while (!nvm_is_ready()) {
     bd0:	2201      	movs	r2, #1
     bd2:	7d0b      	ldrb	r3, [r1, #20]
     bd4:	4213      	tst	r3, r2
     bd6:	d0fc      	beq.n	bd2 <nvm_erase_row+0x3a>
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
     bd8:	4b04      	ldr	r3, [pc, #16]	; (bec <nvm_erase_row+0x54>)
     bda:	8b19      	ldrh	r1, [r3, #24]
     bdc:	201c      	movs	r0, #28
     bde:	4001      	ands	r1, r0
	return STATUS_OK;
     be0:	1e48      	subs	r0, r1, #1
     be2:	4181      	sbcs	r1, r0
     be4:	0089      	lsls	r1, r1, #2
     be6:	e7de      	b.n	ba6 <nvm_erase_row+0xe>
     be8:	200000b4 	.word	0x200000b4
     bec:	41004000 	.word	0x41004000
     bf0:	ffffa502 	.word	0xffffa502

00000bf4 <nvm_get_parameters>:

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     bf4:	4b13      	ldr	r3, [pc, #76]	; (c44 <nvm_get_parameters+0x50>)
     bf6:	2220      	movs	r2, #32
     bf8:	32ff      	adds	r2, #255	; 0xff
     bfa:	831a      	strh	r2, [r3, #24]

	/* Read out from the PARAM register */
	uint32_t param_reg = nvm_module->PARAM.reg;
     bfc:	6899      	ldr	r1, [r3, #8]

	/* Mask out page size exponent and convert to a number of bytes */
	parameters->page_size =
			8 << ((param_reg & NVMCTRL_PARAM_PSZ_Msk) >> NVMCTRL_PARAM_PSZ_Pos);
     bfe:	034a      	lsls	r2, r1, #13
     c00:	0f52      	lsrs	r2, r2, #29
     c02:	2308      	movs	r3, #8
     c04:	4093      	lsls	r3, r2
	parameters->page_size =
     c06:	7003      	strb	r3, [r0, #0]

	/* Mask out number of pages count */
	parameters->nvm_number_of_pages =
     c08:	8041      	strh	r1, [r0, #2]
			(param_reg & NVMCTRL_PARAM_RWWEEP_Msk) >> NVMCTRL_PARAM_RWWEEP_Pos;
#endif

	/* Read the current EEPROM fuse value from the USER row */
	uint16_t eeprom_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_EEPROM_SIZE_Pos / 16] &
     c0a:	4b0f      	ldr	r3, [pc, #60]	; (c48 <nvm_get_parameters+0x54>)
     c0c:	881b      	ldrh	r3, [r3, #0]
	uint16_t eeprom_fuse_value =
     c0e:	065b      	lsls	r3, r3, #25
     c10:	0f5b      	lsrs	r3, r3, #29
			NVMCTRL_FUSES_EEPROM_SIZE_Msk) >> NVMCTRL_FUSES_EEPROM_SIZE_Pos;

	/* Translate the EEPROM fuse byte value to a number of NVM pages */
	if (eeprom_fuse_value == 7) {
     c12:	2b07      	cmp	r3, #7
     c14:	d010      	beq.n	c38 <nvm_get_parameters+0x44>
		parameters->eeprom_number_of_pages = 0;
	}
	else {
		parameters->eeprom_number_of_pages =
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
     c16:	2206      	movs	r2, #6
     c18:	1ad2      	subs	r2, r2, r3
     c1a:	2304      	movs	r3, #4
     c1c:	4093      	lsls	r3, r2
		parameters->eeprom_number_of_pages =
     c1e:	6043      	str	r3, [r0, #4]
	}

	/* Read the current BOOTSZ fuse value from the USER row */
	uint16_t boot_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_BOOTPROT_Pos / 16] &
     c20:	4b09      	ldr	r3, [pc, #36]	; (c48 <nvm_get_parameters+0x54>)
     c22:	881b      	ldrh	r3, [r3, #0]
	uint16_t boot_fuse_value =
     c24:	2207      	movs	r2, #7
     c26:	4013      	ands	r3, r2
			NVMCTRL_FUSES_BOOTPROT_Msk) >> NVMCTRL_FUSES_BOOTPROT_Pos;

	/* Translate the BOOTSZ fuse byte value to a number of NVM pages */
	if (boot_fuse_value == 7) {
     c28:	2b07      	cmp	r3, #7
     c2a:	d008      	beq.n	c3e <nvm_get_parameters+0x4a>
		parameters->bootloader_number_of_pages = 0;
	}
	else {
		parameters->bootloader_number_of_pages =
				NVMCTRL_ROW_PAGES << (7 - boot_fuse_value);
     c2c:	2207      	movs	r2, #7
     c2e:	1ad2      	subs	r2, r2, r3
     c30:	2304      	movs	r3, #4
     c32:	4093      	lsls	r3, r2
		parameters->bootloader_number_of_pages =
     c34:	6083      	str	r3, [r0, #8]
	}
}
     c36:	4770      	bx	lr
		parameters->eeprom_number_of_pages = 0;
     c38:	2300      	movs	r3, #0
     c3a:	6043      	str	r3, [r0, #4]
     c3c:	e7f0      	b.n	c20 <nvm_get_parameters+0x2c>
		parameters->bootloader_number_of_pages = 0;
     c3e:	2300      	movs	r3, #0
     c40:	6083      	str	r3, [r0, #8]
     c42:	e7f8      	b.n	c36 <nvm_get_parameters+0x42>
     c44:	41004000 	.word	0x41004000
     c48:	00804000 	.word	0x00804000

00000c4c <_eeprom_emulator_nvm_erase_row>:
 *
 *  \param[in] row  Physical row in EEPROM space to erase
 */
static void _eeprom_emulator_nvm_erase_row(
		const uint8_t row)
{
     c4c:	b570      	push	{r4, r5, r6, lr}
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_erase_row(
				(uint32_t)&_eeprom_instance.flash[row * NVMCTRL_ROW_PAGES]);
     c4e:	0204      	lsls	r4, r0, #8
     c50:	4e03      	ldr	r6, [pc, #12]	; (c60 <_eeprom_emulator_nvm_erase_row+0x14>)
		error_code = nvm_erase_row(
     c52:	4d04      	ldr	r5, [pc, #16]	; (c64 <_eeprom_emulator_nvm_erase_row+0x18>)
				(uint32_t)&_eeprom_instance.flash[row * NVMCTRL_ROW_PAGES]);
     c54:	6873      	ldr	r3, [r6, #4]
     c56:	1918      	adds	r0, r3, r4
		error_code = nvm_erase_row(
     c58:	47a8      	blx	r5
	} while (error_code == STATUS_BUSY);
     c5a:	2805      	cmp	r0, #5
     c5c:	d0fa      	beq.n	c54 <_eeprom_emulator_nvm_erase_row+0x8>
}
     c5e:	bd70      	pop	{r4, r5, r6, pc}
     c60:	200000bc 	.word	0x200000bc
     c64:	00000b99 	.word	0x00000b99

00000c68 <_eeprom_emulator_update_page_mapping>:

/**
 * \brief Creates a map in SRAM to translate logical EEPROM pages to physical FLASH pages.
 */
static void _eeprom_emulator_update_page_mapping(void)
{
     c68:	b5f0      	push	{r4, r5, r6, r7, lr}
     c6a:	46de      	mov	lr, fp
     c6c:	4657      	mov	r7, sl
     c6e:	464e      	mov	r6, r9
     c70:	4645      	mov	r5, r8
     c72:	b5e0      	push	{r5, r6, r7, lr}
     c74:	b083      	sub	sp, #12
	for (i = 0; i < _eeprom_instance.physical_pages; i=i+4) {
     c76:	4b4d      	ldr	r3, [pc, #308]	; (dac <_eeprom_emulator_update_page_mapping+0x144>)
     c78:	891b      	ldrh	r3, [r3, #8]
     c7a:	2b00      	cmp	r3, #0
     c7c:	d100      	bne.n	c80 <_eeprom_emulator_update_page_mapping+0x18>
     c7e:	e08f      	b.n	da0 <_eeprom_emulator_update_page_mapping+0x138>
     c80:	2500      	movs	r5, #0
		uint16_t pre_logical_page = _eeprom_instance.flash[i].header.logical_page;
     c82:	4b4a      	ldr	r3, [pc, #296]	; (dac <_eeprom_emulator_update_page_mapping+0x144>)
     c84:	469a      	mov	sl, r3
			uint16_t next_logical_page = _eeprom_instance.flash[j].header.logical_page;
     c86:	001f      	movs	r7, r3
     c88:	e027      	b.n	cda <_eeprom_emulator_update_page_mapping+0x72>
		 _eeprom_emulator_nvm_erase_row(pre_phy_page/4);
     c8a:	9801      	ldr	r0, [sp, #4]
     c8c:	4b48      	ldr	r3, [pc, #288]	; (db0 <_eeprom_emulator_update_page_mapping+0x148>)
     c8e:	4798      	blx	r3
		for (j = NVMCTRL_ROW_PAGES+i; j < _eeprom_instance.physical_pages; j=j+4) {
     c90:	3404      	adds	r4, #4
     c92:	b2a4      	uxth	r4, r4
     c94:	4b45      	ldr	r3, [pc, #276]	; (dac <_eeprom_emulator_update_page_mapping+0x144>)
     c96:	891b      	ldrh	r3, [r3, #8]
     c98:	42a3      	cmp	r3, r4
     c9a:	d918      	bls.n	cce <_eeprom_emulator_update_page_mapping+0x66>
			if (j == EEPROM_MASTER_PAGE_NUMBER) {
     c9c:	3b01      	subs	r3, #1
     c9e:	429c      	cmp	r4, r3
     ca0:	d0f6      	beq.n	c90 <_eeprom_emulator_update_page_mapping+0x28>
			uint16_t next_logical_page = _eeprom_instance.flash[j].header.logical_page;
     ca2:	687a      	ldr	r2, [r7, #4]
     ca4:	01a3      	lsls	r3, r4, #6
     ca6:	5cd3      	ldrb	r3, [r2, r3]
			if( next_logical_page == EEPROM_INVALID_PAGE_NUMBER) {
     ca8:	2bff      	cmp	r3, #255	; 0xff
     caa:	d0f1      	beq.n	c90 <_eeprom_emulator_update_page_mapping+0x28>
			if(pre_logical_page == next_logical_page) {
     cac:	429e      	cmp	r6, r3
     cae:	d1ef      	bne.n	c90 <_eeprom_emulator_update_page_mapping+0x28>
		== _eeprom_instance.flash[phy_page+2].header.logical_page)
     cb0:	464b      	mov	r3, r9
     cb2:	5cd3      	ldrb	r3, [r2, r3]
	if((_eeprom_instance.flash[phy_page].header.logical_page
     cb4:	4641      	mov	r1, r8
     cb6:	5c51      	ldrb	r1, [r2, r1]
     cb8:	4299      	cmp	r1, r3
     cba:	d0e6      	beq.n	c8a <_eeprom_emulator_update_page_mapping+0x22>
	if(_eeprom_emulator_is_full_row(pre_phy_page)) {
     cbc:	4659      	mov	r1, fp
     cbe:	5c52      	ldrb	r2, [r2, r1]
     cc0:	429a      	cmp	r2, r3
     cc2:	d0e2      	beq.n	c8a <_eeprom_emulator_update_page_mapping+0x22>
		_eeprom_emulator_nvm_erase_row(next_phy_page/4);
     cc4:	08a0      	lsrs	r0, r4, #2
     cc6:	b2c0      	uxtb	r0, r0
     cc8:	4b39      	ldr	r3, [pc, #228]	; (db0 <_eeprom_emulator_update_page_mapping+0x148>)
     cca:	4798      	blx	r3
     ccc:	e7e0      	b.n	c90 <_eeprom_emulator_update_page_mapping+0x28>
	for (i = 0; i < _eeprom_instance.physical_pages; i=i+4) {
     cce:	3504      	adds	r5, #4
     cd0:	b2ad      	uxth	r5, r5
     cd2:	4b36      	ldr	r3, [pc, #216]	; (dac <_eeprom_emulator_update_page_mapping+0x144>)
     cd4:	891b      	ldrh	r3, [r3, #8]
     cd6:	429d      	cmp	r5, r3
     cd8:	d217      	bcs.n	d0a <_eeprom_emulator_update_page_mapping+0xa2>
		uint16_t pre_logical_page = _eeprom_instance.flash[i].header.logical_page;
     cda:	01ab      	lsls	r3, r5, #6
     cdc:	4698      	mov	r8, r3
     cde:	4653      	mov	r3, sl
     ce0:	685b      	ldr	r3, [r3, #4]
     ce2:	4642      	mov	r2, r8
     ce4:	5c9e      	ldrb	r6, [r3, r2]
		if( pre_logical_page == EEPROM_INVALID_PAGE_NUMBER) {
     ce6:	2eff      	cmp	r6, #255	; 0xff
     ce8:	d0f1      	beq.n	cce <_eeprom_emulator_update_page_mapping+0x66>
		for (j = NVMCTRL_ROW_PAGES+i; j < _eeprom_instance.physical_pages; j=j+4) {
     cea:	1d2c      	adds	r4, r5, #4
     cec:	b2a4      	uxth	r4, r4
     cee:	4b2f      	ldr	r3, [pc, #188]	; (dac <_eeprom_emulator_update_page_mapping+0x144>)
     cf0:	891b      	ldrh	r3, [r3, #8]
     cf2:	429c      	cmp	r4, r3
     cf4:	d209      	bcs.n	d0a <_eeprom_emulator_update_page_mapping+0xa2>
		== _eeprom_instance.flash[phy_page+2].header.logical_page)
     cf6:	2280      	movs	r2, #128	; 0x80
     cf8:	4442      	add	r2, r8
     cfa:	4691      	mov	r9, r2
		|| (_eeprom_instance.flash[phy_page+1].header.logical_page
     cfc:	2240      	movs	r2, #64	; 0x40
     cfe:	4442      	add	r2, r8
     d00:	4693      	mov	fp, r2
		 _eeprom_emulator_nvm_erase_row(pre_phy_page/4);
     d02:	08aa      	lsrs	r2, r5, #2
     d04:	b2d2      	uxtb	r2, r2
     d06:	9201      	str	r2, [sp, #4]
     d08:	e7c8      	b.n	c9c <_eeprom_emulator_update_page_mapping+0x34>
	/* Check if exists invalid logical page */
	_eeprom_emulator_check_logical_page();

	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
     d0a:	2b00      	cmp	r3, #0
     d0c:	d043      	beq.n	d96 <_eeprom_emulator_update_page_mapping+0x12e>
		/* Read in the logical page stored in the current physical page */
		uint16_t logical_page = _eeprom_instance.flash[c].header.logical_page;

		/* If the logical page number is valid, add it to the mapping */
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
				(logical_page < _eeprom_instance.logical_pages)) {
     d0e:	4a27      	ldr	r2, [pc, #156]	; (dac <_eeprom_emulator_update_page_mapping+0x144>)
     d10:	7a97      	ldrb	r7, [r2, #10]
     d12:	6851      	ldr	r1, [r2, #4]
     d14:	2200      	movs	r2, #0
		if (c == EEPROM_MASTER_PAGE_NUMBER) {
     d16:	1e5e      	subs	r6, r3, #1
			_eeprom_instance.page_map[logical_page] = c;
     d18:	4d24      	ldr	r5, [pc, #144]	; (dac <_eeprom_emulator_update_page_mapping+0x144>)
     d1a:	e004      	b.n	d26 <_eeprom_emulator_update_page_mapping+0xbe>
     d1c:	3201      	adds	r2, #1
     d1e:	3140      	adds	r1, #64	; 0x40
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
     d20:	b290      	uxth	r0, r2
     d22:	4298      	cmp	r0, r3
     d24:	d20a      	bcs.n	d3c <_eeprom_emulator_update_page_mapping+0xd4>
		if (c == EEPROM_MASTER_PAGE_NUMBER) {
     d26:	4296      	cmp	r6, r2
     d28:	d0f8      	beq.n	d1c <_eeprom_emulator_update_page_mapping+0xb4>
		uint16_t logical_page = _eeprom_instance.flash[c].header.logical_page;
     d2a:	7808      	ldrb	r0, [r1, #0]
     d2c:	b284      	uxth	r4, r0
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
     d2e:	2cff      	cmp	r4, #255	; 0xff
     d30:	d0f4      	beq.n	d1c <_eeprom_emulator_update_page_mapping+0xb4>
     d32:	42bc      	cmp	r4, r7
     d34:	d2f2      	bcs.n	d1c <_eeprom_emulator_update_page_mapping+0xb4>
			_eeprom_instance.page_map[logical_page] = c;
     d36:	1828      	adds	r0, r5, r0
     d38:	72c2      	strb	r2, [r0, #11]
     d3a:	e7ef      	b.n	d1c <_eeprom_emulator_update_page_mapping+0xb4>
		}
	}

	/* Use an invalid page number as the spare row until a valid one has been
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;
     d3c:	203f      	movs	r0, #63	; 0x3f
     d3e:	2287      	movs	r2, #135	; 0x87
     d40:	491a      	ldr	r1, [pc, #104]	; (dac <_eeprom_emulator_update_page_mapping+0x144>)
     d42:	5488      	strb	r0, [r1, r2]

	/* Scan through all physical rows, to find an erased row to use as the
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
     d44:	089d      	lsrs	r5, r3, #2
     d46:	d01f      	beq.n	d88 <_eeprom_emulator_update_page_mapping+0x120>

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
     d48:	684c      	ldr	r4, [r1, #4]
     d4a:	2104      	movs	r1, #4
     d4c:	2700      	movs	r7, #0
			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
     d4e:	3b01      	subs	r3, #1
     d50:	e013      	b.n	d7a <_eeprom_emulator_update_page_mapping+0x112>
     d52:	3201      	adds	r2, #1
     d54:	b292      	uxth	r2, r2
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
     d56:	4291      	cmp	r1, r2
     d58:	d007      	beq.n	d6a <_eeprom_emulator_update_page_mapping+0x102>
			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
     d5a:	429a      	cmp	r2, r3
     d5c:	d0f9      	beq.n	d52 <_eeprom_emulator_update_page_mapping+0xea>
			if (_eeprom_instance.flash[physical_page].header.logical_page !=
     d5e:	0190      	lsls	r0, r2, #6
     d60:	5d00      	ldrb	r0, [r0, r4]
     d62:	28ff      	cmp	r0, #255	; 0xff
     d64:	d0f5      	beq.n	d52 <_eeprom_emulator_update_page_mapping+0xea>
					EEPROM_INVALID_PAGE_NUMBER) {
				spare_row_found = false;
     d66:	2600      	movs	r6, #0
     d68:	e7f3      	b.n	d52 <_eeprom_emulator_update_page_mapping+0xea>
			}
		}

		/* If we've now found the spare row, store it and abort the search */
		if (spare_row_found == true) {
     d6a:	2e00      	cmp	r6, #0
     d6c:	d109      	bne.n	d82 <_eeprom_emulator_update_page_mapping+0x11a>
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
     d6e:	3701      	adds	r7, #1
     d70:	b2bf      	uxth	r7, r7
     d72:	3104      	adds	r1, #4
     d74:	b289      	uxth	r1, r1
     d76:	42bd      	cmp	r5, r7
     d78:	d006      	beq.n	d88 <_eeprom_emulator_update_page_mapping+0x120>
			uint16_t physical_page = (c * NVMCTRL_ROW_PAGES) + c2;
     d7a:	1f0a      	subs	r2, r1, #4
     d7c:	b292      	uxth	r2, r2
     d7e:	2601      	movs	r6, #1
     d80:	e7eb      	b.n	d5a <_eeprom_emulator_update_page_mapping+0xf2>
			_eeprom_instance.spare_row = c;
     d82:	2387      	movs	r3, #135	; 0x87
     d84:	4a09      	ldr	r2, [pc, #36]	; (dac <_eeprom_emulator_update_page_mapping+0x144>)
     d86:	54d7      	strb	r7, [r2, r3]
			break;
		}
	}
}
     d88:	b003      	add	sp, #12
     d8a:	bc3c      	pop	{r2, r3, r4, r5}
     d8c:	4690      	mov	r8, r2
     d8e:	4699      	mov	r9, r3
     d90:	46a2      	mov	sl, r4
     d92:	46ab      	mov	fp, r5
     d94:	bdf0      	pop	{r4, r5, r6, r7, pc}
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;
     d96:	213f      	movs	r1, #63	; 0x3f
     d98:	2387      	movs	r3, #135	; 0x87
     d9a:	4a04      	ldr	r2, [pc, #16]	; (dac <_eeprom_emulator_update_page_mapping+0x144>)
     d9c:	54d1      	strb	r1, [r2, r3]
     d9e:	e7f3      	b.n	d88 <_eeprom_emulator_update_page_mapping+0x120>
     da0:	213f      	movs	r1, #63	; 0x3f
     da2:	2387      	movs	r3, #135	; 0x87
     da4:	4a01      	ldr	r2, [pc, #4]	; (dac <_eeprom_emulator_update_page_mapping+0x144>)
     da6:	54d1      	strb	r1, [r2, r3]
     da8:	e7ee      	b.n	d88 <_eeprom_emulator_update_page_mapping+0x120>
     daa:	46c0      	nop			; (mov r8, r8)
     dac:	200000bc 	.word	0x200000bc
     db0:	00000c4d 	.word	0x00000c4d

00000db4 <_eeprom_emulator_nvm_read_page>:
{
     db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     db6:	000d      	movs	r5, r1
				(uint32_t)&_eeprom_instance.flash[physical_page],
     db8:	0184      	lsls	r4, r0, #6
     dba:	4f05      	ldr	r7, [pc, #20]	; (dd0 <_eeprom_emulator_nvm_read_page+0x1c>)
		error_code = nvm_read_buffer(
     dbc:	4e05      	ldr	r6, [pc, #20]	; (dd4 <_eeprom_emulator_nvm_read_page+0x20>)
				(uint32_t)&_eeprom_instance.flash[physical_page],
     dbe:	687b      	ldr	r3, [r7, #4]
     dc0:	1918      	adds	r0, r3, r4
		error_code = nvm_read_buffer(
     dc2:	2240      	movs	r2, #64	; 0x40
     dc4:	0029      	movs	r1, r5
     dc6:	47b0      	blx	r6
	} while (error_code == STATUS_BUSY);
     dc8:	2805      	cmp	r0, #5
     dca:	d0f8      	beq.n	dbe <_eeprom_emulator_nvm_read_page+0xa>
}
     dcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     dce:	46c0      	nop			; (mov r8, r8)
     dd0:	200000bc 	.word	0x200000bc
     dd4:	00000b2d 	.word	0x00000b2d

00000dd8 <_eeprom_emulator_nvm_fill_cache>:
{
     dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     dda:	000d      	movs	r5, r1
				(uint32_t)&_eeprom_instance.flash[physical_page],
     ddc:	0184      	lsls	r4, r0, #6
     dde:	4f05      	ldr	r7, [pc, #20]	; (df4 <_eeprom_emulator_nvm_fill_cache+0x1c>)
		error_code = nvm_write_buffer(
     de0:	4e05      	ldr	r6, [pc, #20]	; (df8 <_eeprom_emulator_nvm_fill_cache+0x20>)
				(uint32_t)&_eeprom_instance.flash[physical_page],
     de2:	687b      	ldr	r3, [r7, #4]
     de4:	1918      	adds	r0, r3, r4
		error_code = nvm_write_buffer(
     de6:	2240      	movs	r2, #64	; 0x40
     de8:	0029      	movs	r1, r5
     dea:	47b0      	blx	r6
	} while (error_code == STATUS_BUSY);
     dec:	2805      	cmp	r0, #5
     dee:	d0f8      	beq.n	de2 <_eeprom_emulator_nvm_fill_cache+0xa>
}
     df0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     df2:	46c0      	nop			; (mov r8, r8)
     df4:	200000bc 	.word	0x200000bc
     df8:	00000a85 	.word	0x00000a85

00000dfc <_eeprom_emulator_nvm_commit_cache>:
{
     dfc:	b570      	push	{r4, r5, r6, lr}
				(uint32_t)&_eeprom_instance.flash[physical_page], 0);
     dfe:	0184      	lsls	r4, r0, #6
     e00:	4e04      	ldr	r6, [pc, #16]	; (e14 <_eeprom_emulator_nvm_commit_cache+0x18>)
		error_code = nvm_execute_command(
     e02:	4d05      	ldr	r5, [pc, #20]	; (e18 <_eeprom_emulator_nvm_commit_cache+0x1c>)
				(uint32_t)&_eeprom_instance.flash[physical_page], 0);
     e04:	6873      	ldr	r3, [r6, #4]
     e06:	1919      	adds	r1, r3, r4
		error_code = nvm_execute_command(
     e08:	2200      	movs	r2, #0
     e0a:	2004      	movs	r0, #4
     e0c:	47a8      	blx	r5
	} while (error_code == STATUS_BUSY);
     e0e:	2805      	cmp	r0, #5
     e10:	d0f8      	beq.n	e04 <_eeprom_emulator_nvm_commit_cache+0x8>
}
     e12:	bd70      	pop	{r4, r5, r6, pc}
     e14:	200000bc 	.word	0x200000bc
     e18:	000009e5 	.word	0x000009e5

00000e1c <eeprom_emulator_init>:
 *                                formatted
 * \retval STATUS_ERR_IO          EEPROM data is incompatible with this version
 *                                or scheme of the EEPROM emulator
 */
enum status_code eeprom_emulator_init(void)
{
     e1c:	b510      	push	{r4, lr}
     e1e:	b098      	sub	sp, #96	; 0x60
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
     e20:	ab16      	add	r3, sp, #88	; 0x58
     e22:	2100      	movs	r1, #0
     e24:	7019      	strb	r1, [r3, #0]
	config->manual_page_write = true;
     e26:	2201      	movs	r2, #1
     e28:	705a      	strb	r2, [r3, #1]
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
     e2a:	4a2e      	ldr	r2, [pc, #184]	; (ee4 <eeprom_emulator_init+0xc8>)
     e2c:	6852      	ldr	r2, [r2, #4]
     e2e:	06d2      	lsls	r2, r2, #27
     e30:	0f12      	lsrs	r2, r2, #28
     e32:	709a      	strb	r2, [r3, #2]
	config->disable_cache     = false;
     e34:	70d9      	strb	r1, [r3, #3]
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
     e36:	7119      	strb	r1, [r3, #4]
	nvm_get_config_defaults(&config);
	config.manual_page_write = true;

	/* Apply new NVM configuration */
	do {
		error_code = nvm_set_config(&config);
     e38:	4c2b      	ldr	r4, [pc, #172]	; (ee8 <eeprom_emulator_init+0xcc>)
     e3a:	a816      	add	r0, sp, #88	; 0x58
     e3c:	47a0      	blx	r4
	} while (error_code == STATUS_BUSY);
     e3e:	2805      	cmp	r0, #5
     e40:	d0fb      	beq.n	e3a <eeprom_emulator_init+0x1e>

	/* Get the NVM controller configuration parameters */
	nvm_get_parameters(&parameters);
     e42:	a813      	add	r0, sp, #76	; 0x4c
     e44:	4b29      	ldr	r3, [pc, #164]	; (eec <eeprom_emulator_init+0xd0>)
     e46:	4798      	blx	r3

	/* Ensure the device fuses are configured for at least one master page row,
	 * one user EEPROM data row and one spare row */
	if (parameters.eeprom_number_of_pages < (3 * NVMCTRL_ROW_PAGES)) {
     e48:	9b14      	ldr	r3, [sp, #80]	; 0x50
		return STATUS_ERR_NO_MEMORY;
     e4a:	2016      	movs	r0, #22
	if (parameters.eeprom_number_of_pages < (3 * NVMCTRL_ROW_PAGES)) {
     e4c:	2b0b      	cmp	r3, #11
     e4e:	d801      	bhi.n	e54 <eeprom_emulator_init+0x38>

	/* Mark initialization as complete */
	_eeprom_instance.initialized = true;

	return error_code;
}
     e50:	b018      	add	sp, #96	; 0x60
     e52:	bd10      	pop	{r4, pc}
	_eeprom_instance.physical_pages =
     e54:	4c26      	ldr	r4, [pc, #152]	; (ef0 <eeprom_emulator_init+0xd4>)
     e56:	8123      	strh	r3, [r4, #8]
			(parameters.eeprom_number_of_pages - (2 * NVMCTRL_ROW_PAGES)) / 2;
     e58:	001a      	movs	r2, r3
     e5a:	3a08      	subs	r2, #8
     e5c:	0852      	lsrs	r2, r2, #1
	_eeprom_instance.logical_pages  =
     e5e:	72a2      	strb	r2, [r4, #10]
			(void*)(FLASH_SIZE -
     e60:	041b      	lsls	r3, r3, #16
     e62:	0a9b      	lsrs	r3, r3, #10
     e64:	425b      	negs	r3, r3
     e66:	2280      	movs	r2, #128	; 0x80
     e68:	02d2      	lsls	r2, r2, #11
     e6a:	4694      	mov	ip, r2
     e6c:	4463      	add	r3, ip
	_eeprom_instance.flash =
     e6e:	6063      	str	r3, [r4, #4]
	_eeprom_instance.cache_active = false;
     e70:	2200      	movs	r2, #0
     e72:	23c8      	movs	r3, #200	; 0xc8
     e74:	54e2      	strb	r2, [r4, r3]
	_eeprom_emulator_update_page_mapping();
     e76:	4b1f      	ldr	r3, [pc, #124]	; (ef4 <eeprom_emulator_init+0xd8>)
     e78:	4798      	blx	r3
	if (_eeprom_instance.spare_row == EEPROM_INVALID_ROW_NUMBER) {
     e7a:	2387      	movs	r3, #135	; 0x87
     e7c:	5ce3      	ldrb	r3, [r4, r3]
		return STATUS_ERR_BAD_FORMAT;
     e7e:	201a      	movs	r0, #26
	if (_eeprom_instance.spare_row == EEPROM_INVALID_ROW_NUMBER) {
     e80:	2b3f      	cmp	r3, #63	; 0x3f
     e82:	d0e5      	beq.n	e50 <eeprom_emulator_init+0x34>
	const uint32_t magic_key[] = EEPROM_MAGIC_KEY;
     e84:	466a      	mov	r2, sp
     e86:	4b1c      	ldr	r3, [pc, #112]	; (ef8 <eeprom_emulator_init+0xdc>)
     e88:	cb13      	ldmia	r3!, {r0, r1, r4}
     e8a:	c213      	stmia	r2!, {r0, r1, r4}
	_eeprom_emulator_nvm_read_page(EEPROM_MASTER_PAGE_NUMBER, &master_page);
     e8c:	4b18      	ldr	r3, [pc, #96]	; (ef0 <eeprom_emulator_init+0xd4>)
     e8e:	8918      	ldrh	r0, [r3, #8]
     e90:	3801      	subs	r0, #1
     e92:	b280      	uxth	r0, r0
     e94:	0011      	movs	r1, r2
     e96:	4b19      	ldr	r3, [pc, #100]	; (efc <eeprom_emulator_init+0xe0>)
     e98:	4798      	blx	r3
		if (master_page.magic_key[c] != magic_key[c]) {
     e9a:	9b03      	ldr	r3, [sp, #12]
     e9c:	9a00      	ldr	r2, [sp, #0]
     e9e:	4293      	cmp	r3, r2
     ea0:	d119      	bne.n	ed6 <eeprom_emulator_init+0xba>
     ea2:	9b04      	ldr	r3, [sp, #16]
     ea4:	9a01      	ldr	r2, [sp, #4]
     ea6:	4293      	cmp	r3, r2
     ea8:	d117      	bne.n	eda <eeprom_emulator_init+0xbe>
     eaa:	9b05      	ldr	r3, [sp, #20]
     eac:	9a02      	ldr	r2, [sp, #8]
     eae:	4293      	cmp	r3, r2
     eb0:	d115      	bne.n	ede <eeprom_emulator_init+0xc2>
	if (master_page.emulator_id   != EEPROM_EMULATOR_ID) {
     eb2:	ab03      	add	r3, sp, #12
     eb4:	7bdb      	ldrb	r3, [r3, #15]
		return STATUS_ERR_IO;
     eb6:	2010      	movs	r0, #16
	if (master_page.emulator_id   != EEPROM_EMULATOR_ID) {
     eb8:	2b01      	cmp	r3, #1
     eba:	d1c9      	bne.n	e50 <eeprom_emulator_init+0x34>
	if (master_page.major_version != EEPROM_MAJOR_VERSION) {
     ebc:	ab03      	add	r3, sp, #12
     ebe:	7b1b      	ldrb	r3, [r3, #12]
     ec0:	2b01      	cmp	r3, #1
     ec2:	d1c5      	bne.n	e50 <eeprom_emulator_init+0x34>
	if (master_page.minor_version != EEPROM_MINOR_VERSION) {
     ec4:	ab03      	add	r3, sp, #12
     ec6:	7b5b      	ldrb	r3, [r3, #13]
     ec8:	2b00      	cmp	r3, #0
     eca:	d1c1      	bne.n	e50 <eeprom_emulator_init+0x34>
	_eeprom_instance.initialized = true;
     ecc:	2201      	movs	r2, #1
     ece:	4b08      	ldr	r3, [pc, #32]	; (ef0 <eeprom_emulator_init+0xd4>)
     ed0:	701a      	strb	r2, [r3, #0]
	return error_code;
     ed2:	2000      	movs	r0, #0
     ed4:	e7bc      	b.n	e50 <eeprom_emulator_init+0x34>
			return STATUS_ERR_BAD_FORMAT;
     ed6:	201a      	movs	r0, #26
     ed8:	e7ba      	b.n	e50 <eeprom_emulator_init+0x34>
     eda:	201a      	movs	r0, #26
     edc:	e7b8      	b.n	e50 <eeprom_emulator_init+0x34>
     ede:	201a      	movs	r0, #26
     ee0:	e7b6      	b.n	e50 <eeprom_emulator_init+0x34>
     ee2:	46c0      	nop			; (mov r8, r8)
     ee4:	41004000 	.word	0x41004000
     ee8:	0000095d 	.word	0x0000095d
     eec:	00000bf5 	.word	0x00000bf5
     ef0:	200000bc 	.word	0x200000bc
     ef4:	00000c69 	.word	0x00000c69
     ef8:	000064c4 	.word	0x000064c4
     efc:	00000db5 	.word	0x00000db5

00000f00 <eeprom_emulator_erase_memory>:
 *
 * Erases and re-initializes the emulated EEPROM memory space, destroying any
 * existing data.
 */
void eeprom_emulator_erase_memory(void)
{
     f00:	b570      	push	{r4, r5, r6, lr}
     f02:	b094      	sub	sp, #80	; 0x50
	_eeprom_instance.spare_row = 0;
     f04:	4c2f      	ldr	r4, [pc, #188]	; (fc4 <eeprom_emulator_erase_memory+0xc4>)
     f06:	2200      	movs	r2, #0
     f08:	2387      	movs	r3, #135	; 0x87
     f0a:	54e2      	strb	r2, [r4, r3]
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);
     f0c:	2000      	movs	r0, #0
     f0e:	4b2e      	ldr	r3, [pc, #184]	; (fc8 <eeprom_emulator_erase_memory+0xc8>)
     f10:	4798      	blx	r3
			physical_page < _eeprom_instance.physical_pages; physical_page++) {
     f12:	8925      	ldrh	r5, [r4, #8]
	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
     f14:	2d04      	cmp	r5, #4
     f16:	d925      	bls.n	f64 <eeprom_emulator_erase_memory+0x64>
     f18:	2600      	movs	r6, #0
     f1a:	2404      	movs	r4, #4
     f1c:	e019      	b.n	f52 <eeprom_emulator_erase_memory+0x52>
			_eeprom_emulator_nvm_erase_row(physical_page / NVMCTRL_ROW_PAGES);
     f1e:	08a0      	lsrs	r0, r4, #2
     f20:	b2c0      	uxtb	r0, r0
     f22:	4b29      	ldr	r3, [pc, #164]	; (fc8 <eeprom_emulator_erase_memory+0xc8>)
     f24:	4798      	blx	r3
			memset(&data, 0xFF, sizeof(data));
     f26:	ad04      	add	r5, sp, #16
     f28:	2240      	movs	r2, #64	; 0x40
     f2a:	21ff      	movs	r1, #255	; 0xff
     f2c:	0028      	movs	r0, r5
     f2e:	4b27      	ldr	r3, [pc, #156]	; (fcc <eeprom_emulator_erase_memory+0xcc>)
     f30:	4798      	blx	r3
			data.header.logical_page = logical_page;
     f32:	702e      	strb	r6, [r5, #0]
			_eeprom_emulator_nvm_fill_cache(physical_page, &data);
     f34:	0029      	movs	r1, r5
     f36:	0020      	movs	r0, r4
     f38:	4b25      	ldr	r3, [pc, #148]	; (fd0 <eeprom_emulator_erase_memory+0xd0>)
     f3a:	4798      	blx	r3
			_eeprom_emulator_nvm_commit_cache(physical_page);
     f3c:	0020      	movs	r0, r4
     f3e:	4b25      	ldr	r3, [pc, #148]	; (fd4 <eeprom_emulator_erase_memory+0xd4>)
     f40:	4798      	blx	r3
			logical_page++;
     f42:	3601      	adds	r6, #1
     f44:	b2b6      	uxth	r6, r6
			physical_page < _eeprom_instance.physical_pages; physical_page++) {
     f46:	3401      	adds	r4, #1
     f48:	b2a4      	uxth	r4, r4
     f4a:	4b1e      	ldr	r3, [pc, #120]	; (fc4 <eeprom_emulator_erase_memory+0xc4>)
     f4c:	891d      	ldrh	r5, [r3, #8]
	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
     f4e:	42a5      	cmp	r5, r4
     f50:	d908      	bls.n	f64 <eeprom_emulator_erase_memory+0x64>
		if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
     f52:	3d01      	subs	r5, #1
     f54:	42ac      	cmp	r4, r5
     f56:	d0f6      	beq.n	f46 <eeprom_emulator_erase_memory+0x46>
		if ((physical_page % NVMCTRL_ROW_PAGES) == 0) {
     f58:	2303      	movs	r3, #3
     f5a:	4023      	ands	r3, r4
     f5c:	d0df      	beq.n	f1e <eeprom_emulator_erase_memory+0x1e>
		if ((physical_page % NVMCTRL_ROW_PAGES) < 2) {
     f5e:	2b01      	cmp	r3, #1
     f60:	d8f1      	bhi.n	f46 <eeprom_emulator_erase_memory+0x46>
     f62:	e7e0      	b.n	f26 <eeprom_emulator_erase_memory+0x26>
	const uint32_t magic_key[] = EEPROM_MAGIC_KEY;
     f64:	ae01      	add	r6, sp, #4
     f66:	4b1c      	ldr	r3, [pc, #112]	; (fd8 <eeprom_emulator_erase_memory+0xd8>)
     f68:	0032      	movs	r2, r6
     f6a:	cb13      	ldmia	r3!, {r0, r1, r4}
     f6c:	c213      	stmia	r2!, {r0, r1, r4}
	memset(&master_page, 0xFF, sizeof(master_page));
     f6e:	ac04      	add	r4, sp, #16
     f70:	2240      	movs	r2, #64	; 0x40
     f72:	21ff      	movs	r1, #255	; 0xff
     f74:	0020      	movs	r0, r4
     f76:	4b15      	ldr	r3, [pc, #84]	; (fcc <eeprom_emulator_erase_memory+0xcc>)
     f78:	4798      	blx	r3
		master_page.magic_key[c] = magic_key[c];
     f7a:	9b01      	ldr	r3, [sp, #4]
     f7c:	9304      	str	r3, [sp, #16]
     f7e:	6873      	ldr	r3, [r6, #4]
     f80:	6063      	str	r3, [r4, #4]
     f82:	68b3      	ldr	r3, [r6, #8]
     f84:	60a3      	str	r3, [r4, #8]
	master_page.emulator_id   = EEPROM_EMULATOR_ID;
     f86:	2301      	movs	r3, #1
     f88:	73e3      	strb	r3, [r4, #15]
	master_page.major_version = EEPROM_MAJOR_VERSION;
     f8a:	7323      	strb	r3, [r4, #12]
	master_page.minor_version = EEPROM_MINOR_VERSION;
     f8c:	2300      	movs	r3, #0
     f8e:	7363      	strb	r3, [r4, #13]
	master_page.revision      = EEPROM_REVISION;
     f90:	73a3      	strb	r3, [r4, #14]
			EEPROM_MASTER_PAGE_NUMBER / NVMCTRL_ROW_PAGES);
     f92:	3d01      	subs	r5, #1
     f94:	17eb      	asrs	r3, r5, #31
     f96:	2003      	movs	r0, #3
     f98:	4018      	ands	r0, r3
     f9a:	1945      	adds	r5, r0, r5
     f9c:	10ad      	asrs	r5, r5, #2
	_eeprom_emulator_nvm_erase_row(
     f9e:	b2e8      	uxtb	r0, r5
     fa0:	4b09      	ldr	r3, [pc, #36]	; (fc8 <eeprom_emulator_erase_memory+0xc8>)
     fa2:	4798      	blx	r3
	_eeprom_emulator_nvm_fill_cache(EEPROM_MASTER_PAGE_NUMBER, &master_page);
     fa4:	4d07      	ldr	r5, [pc, #28]	; (fc4 <eeprom_emulator_erase_memory+0xc4>)
     fa6:	8928      	ldrh	r0, [r5, #8]
     fa8:	3801      	subs	r0, #1
     faa:	b280      	uxth	r0, r0
     fac:	0021      	movs	r1, r4
     fae:	4b08      	ldr	r3, [pc, #32]	; (fd0 <eeprom_emulator_erase_memory+0xd0>)
     fb0:	4798      	blx	r3
	_eeprom_emulator_nvm_commit_cache(EEPROM_MASTER_PAGE_NUMBER);
     fb2:	8928      	ldrh	r0, [r5, #8]
     fb4:	3801      	subs	r0, #1
     fb6:	b280      	uxth	r0, r0
     fb8:	4b06      	ldr	r3, [pc, #24]	; (fd4 <eeprom_emulator_erase_memory+0xd4>)
     fba:	4798      	blx	r3

	/* Write EEPROM emulation master block */
	_eeprom_emulator_create_master_page();

	/* Map the newly created EEPROM memory block */
	_eeprom_emulator_update_page_mapping();
     fbc:	4b07      	ldr	r3, [pc, #28]	; (fdc <eeprom_emulator_erase_memory+0xdc>)
     fbe:	4798      	blx	r3
}
     fc0:	b014      	add	sp, #80	; 0x50
     fc2:	bd70      	pop	{r4, r5, r6, pc}
     fc4:	200000bc 	.word	0x200000bc
     fc8:	00000c4d 	.word	0x00000c4d
     fcc:	00005157 	.word	0x00005157
     fd0:	00000dd9 	.word	0x00000dd9
     fd4:	00000dfd 	.word	0x00000dfd
     fd8:	000064c4 	.word	0x000064c4
     fdc:	00000c69 	.word	0x00000c69

00000fe0 <eeprom_emulator_read_page>:
 *                                      EEPROM memory space was supplied
 */
enum status_code eeprom_emulator_read_page(
		const uint8_t logical_page,
		uint8_t *const data)
{
     fe0:	b510      	push	{r4, lr}
     fe2:	b090      	sub	sp, #64	; 0x40
     fe4:	000c      	movs	r4, r1
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
     fe6:	4b15      	ldr	r3, [pc, #84]	; (103c <eeprom_emulator_read_page+0x5c>)
     fe8:	781a      	ldrb	r2, [r3, #0]
		return STATUS_ERR_NOT_INITIALIZED;
     fea:	231f      	movs	r3, #31
	if (_eeprom_instance.initialized == false) {
     fec:	2a00      	cmp	r2, #0
     fee:	d102      	bne.n	ff6 <eeprom_emulator_read_page+0x16>
		/* Copy the data portion of the read page to the user's buffer */
		memcpy(data, temp.data, EEPROM_PAGE_SIZE);
	}

	return STATUS_OK;
}
     ff0:	0018      	movs	r0, r3
     ff2:	b010      	add	sp, #64	; 0x40
     ff4:	bd10      	pop	{r4, pc}
	if (logical_page >= _eeprom_instance.logical_pages) {
     ff6:	4b11      	ldr	r3, [pc, #68]	; (103c <eeprom_emulator_read_page+0x5c>)
     ff8:	7a9a      	ldrb	r2, [r3, #10]
		return STATUS_ERR_BAD_ADDRESS;
     ffa:	2318      	movs	r3, #24
	if (logical_page >= _eeprom_instance.logical_pages) {
     ffc:	4282      	cmp	r2, r0
     ffe:	d9f7      	bls.n	ff0 <eeprom_emulator_read_page+0x10>
	if ((_eeprom_instance.cache_active == true) &&
    1000:	33b0      	adds	r3, #176	; 0xb0
    1002:	4a0e      	ldr	r2, [pc, #56]	; (103c <eeprom_emulator_read_page+0x5c>)
    1004:	5cd3      	ldrb	r3, [r2, r3]
    1006:	2b00      	cmp	r3, #0
    1008:	d003      	beq.n	1012 <eeprom_emulator_read_page+0x32>
		 (_eeprom_instance.cache.header.logical_page == logical_page)) {
    100a:	2388      	movs	r3, #136	; 0x88
	if ((_eeprom_instance.cache_active == true) &&
    100c:	5cd3      	ldrb	r3, [r2, r3]
    100e:	4283      	cmp	r3, r0
    1010:	d00c      	beq.n	102c <eeprom_emulator_read_page+0x4c>
				_eeprom_instance.page_map[logical_page], &temp);
    1012:	4b0a      	ldr	r3, [pc, #40]	; (103c <eeprom_emulator_read_page+0x5c>)
    1014:	1818      	adds	r0, r3, r0
		_eeprom_emulator_nvm_read_page(
    1016:	7ac0      	ldrb	r0, [r0, #11]
    1018:	4669      	mov	r1, sp
    101a:	4b09      	ldr	r3, [pc, #36]	; (1040 <eeprom_emulator_read_page+0x60>)
    101c:	4798      	blx	r3
		memcpy(data, temp.data, EEPROM_PAGE_SIZE);
    101e:	223c      	movs	r2, #60	; 0x3c
    1020:	a901      	add	r1, sp, #4
    1022:	0020      	movs	r0, r4
    1024:	4b07      	ldr	r3, [pc, #28]	; (1044 <eeprom_emulator_read_page+0x64>)
    1026:	4798      	blx	r3
	return STATUS_OK;
    1028:	2300      	movs	r3, #0
    102a:	e7e1      	b.n	ff0 <eeprom_emulator_read_page+0x10>
		memcpy(data, _eeprom_instance.cache.data, EEPROM_PAGE_SIZE);
    102c:	223c      	movs	r2, #60	; 0x3c
    102e:	4903      	ldr	r1, [pc, #12]	; (103c <eeprom_emulator_read_page+0x5c>)
    1030:	318c      	adds	r1, #140	; 0x8c
    1032:	0020      	movs	r0, r4
    1034:	4b03      	ldr	r3, [pc, #12]	; (1044 <eeprom_emulator_read_page+0x64>)
    1036:	4798      	blx	r3
	return STATUS_OK;
    1038:	2300      	movs	r3, #0
		memcpy(data, _eeprom_instance.cache.data, EEPROM_PAGE_SIZE);
    103a:	e7d9      	b.n	ff0 <eeprom_emulator_read_page+0x10>
    103c:	200000bc 	.word	0x200000bc
    1040:	00000db5 	.word	0x00000db5
    1044:	00005145 	.word	0x00005145

00001048 <eeprom_emulator_commit_page_buffer>:
 *       data loss.
 *
 * \return Status code indicating the status of the operation.
 */
enum status_code eeprom_emulator_commit_page_buffer(void)
{
    1048:	b510      	push	{r4, lr}
	enum status_code error_code = STATUS_OK;

	/* If cache is inactive, no need to commit anything to physical memory */
	if (_eeprom_instance.cache_active == false) {
    104a:	23c8      	movs	r3, #200	; 0xc8
    104c:	4a08      	ldr	r2, [pc, #32]	; (1070 <eeprom_emulator_commit_page_buffer+0x28>)
    104e:	5cd3      	ldrb	r3, [r2, r3]
    1050:	2b00      	cmp	r3, #0
    1052:	d101      	bne.n	1058 <eeprom_emulator_commit_page_buffer+0x10>

	barrier(); // Enforce ordering to prevent incorrect cache state
	_eeprom_instance.cache_active = false;

	return error_code;
}
    1054:	2000      	movs	r0, #0
    1056:	bd10      	pop	{r4, pc}
			_eeprom_instance.page_map[cached_logical_page]);
    1058:	0014      	movs	r4, r2
	uint8_t cached_logical_page = _eeprom_instance.cache.header.logical_page;
    105a:	2388      	movs	r3, #136	; 0x88
			_eeprom_instance.page_map[cached_logical_page]);
    105c:	5cd3      	ldrb	r3, [r2, r3]
    105e:	18d3      	adds	r3, r2, r3
	_eeprom_emulator_nvm_commit_cache(
    1060:	7ad8      	ldrb	r0, [r3, #11]
    1062:	4b04      	ldr	r3, [pc, #16]	; (1074 <eeprom_emulator_commit_page_buffer+0x2c>)
    1064:	4798      	blx	r3
	_eeprom_instance.cache_active = false;
    1066:	2200      	movs	r2, #0
    1068:	23c8      	movs	r3, #200	; 0xc8
    106a:	54e2      	strb	r2, [r4, r3]
	return error_code;
    106c:	e7f2      	b.n	1054 <eeprom_emulator_commit_page_buffer+0xc>
    106e:	46c0      	nop			; (mov r8, r8)
    1070:	200000bc 	.word	0x200000bc
    1074:	00000dfd 	.word	0x00000dfd

00001078 <eeprom_emulator_write_page>:
{
    1078:	b5f0      	push	{r4, r5, r6, r7, lr}
    107a:	46de      	mov	lr, fp
    107c:	4657      	mov	r7, sl
    107e:	464e      	mov	r6, r9
    1080:	4645      	mov	r5, r8
    1082:	b5e0      	push	{r5, r6, r7, lr}
    1084:	b087      	sub	sp, #28
    1086:	0004      	movs	r4, r0
    1088:	9100      	str	r1, [sp, #0]
	if (_eeprom_instance.initialized == false) {
    108a:	4b5a      	ldr	r3, [pc, #360]	; (11f4 <eeprom_emulator_write_page+0x17c>)
    108c:	781b      	ldrb	r3, [r3, #0]
		return STATUS_ERR_NOT_INITIALIZED;
    108e:	201f      	movs	r0, #31
	if (_eeprom_instance.initialized == false) {
    1090:	2b00      	cmp	r3, #0
    1092:	d106      	bne.n	10a2 <eeprom_emulator_write_page+0x2a>
}
    1094:	b007      	add	sp, #28
    1096:	bc3c      	pop	{r2, r3, r4, r5}
    1098:	4690      	mov	r8, r2
    109a:	4699      	mov	r9, r3
    109c:	46a2      	mov	sl, r4
    109e:	46ab      	mov	fp, r5
    10a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (logical_page >= _eeprom_instance.logical_pages) {
    10a2:	4b54      	ldr	r3, [pc, #336]	; (11f4 <eeprom_emulator_write_page+0x17c>)
    10a4:	7a9b      	ldrb	r3, [r3, #10]
		return STATUS_ERR_BAD_ADDRESS;
    10a6:	3807      	subs	r0, #7
	if (logical_page >= _eeprom_instance.logical_pages) {
    10a8:	42a3      	cmp	r3, r4
    10aa:	d9f3      	bls.n	1094 <eeprom_emulator_write_page+0x1c>
	if ((_eeprom_instance.cache_active == true) &&
    10ac:	23c8      	movs	r3, #200	; 0xc8
    10ae:	4a51      	ldr	r2, [pc, #324]	; (11f4 <eeprom_emulator_write_page+0x17c>)
    10b0:	5cd3      	ldrb	r3, [r2, r3]
    10b2:	2b00      	cmp	r3, #0
    10b4:	d005      	beq.n	10c2 <eeprom_emulator_write_page+0x4a>
			(_eeprom_instance.cache.header.logical_page != logical_page)) {
    10b6:	2388      	movs	r3, #136	; 0x88
	if ((_eeprom_instance.cache_active == true) &&
    10b8:	5cd3      	ldrb	r3, [r2, r3]
    10ba:	42a3      	cmp	r3, r4
    10bc:	d001      	beq.n	10c2 <eeprom_emulator_write_page+0x4a>
		eeprom_emulator_commit_page_buffer();
    10be:	4b4e      	ldr	r3, [pc, #312]	; (11f8 <eeprom_emulator_write_page+0x180>)
    10c0:	4798      	blx	r3
	bool page_spare  = _eeprom_emulator_is_page_free_on_row(
    10c2:	4b4c      	ldr	r3, [pc, #304]	; (11f4 <eeprom_emulator_write_page+0x17c>)
    10c4:	191b      	adds	r3, r3, r4
    10c6:	7ade      	ldrb	r6, [r3, #11]
		uint8_t page = (row * NVMCTRL_ROW_PAGES) + c;
    10c8:	2303      	movs	r3, #3
    10ca:	0031      	movs	r1, r6
    10cc:	4399      	bics	r1, r3
		if (_eeprom_instance.flash[page].header.logical_page ==
    10ce:	4b49      	ldr	r3, [pc, #292]	; (11f4 <eeprom_emulator_write_page+0x17c>)
    10d0:	6858      	ldr	r0, [r3, #4]
    10d2:	01b3      	lsls	r3, r6, #6
    10d4:	5c1b      	ldrb	r3, [r3, r0]
    10d6:	2bff      	cmp	r3, #255	; 0xff
    10d8:	d047      	beq.n	116a <eeprom_emulator_write_page+0xf2>
    10da:	1c75      	adds	r5, r6, #1
    10dc:	b2ed      	uxtb	r5, r5
    10de:	3104      	adds	r1, #4
    10e0:	b2c9      	uxtb	r1, r1
	for (uint8_t c = page_in_row; c < NVMCTRL_ROW_PAGES; c++) {
    10e2:	42a9      	cmp	r1, r5
    10e4:	d057      	beq.n	1196 <eeprom_emulator_write_page+0x11e>
    10e6:	1c6b      	adds	r3, r5, #1
    10e8:	b2db      	uxtb	r3, r3
		if (_eeprom_instance.flash[page].header.logical_page ==
    10ea:	01aa      	lsls	r2, r5, #6
    10ec:	5c12      	ldrb	r2, [r2, r0]
    10ee:	2aff      	cmp	r2, #255	; 0xff
    10f0:	d03c      	beq.n	116c <eeprom_emulator_write_page+0xf4>
    10f2:	001d      	movs	r5, r3
    10f4:	e7f5      	b.n	10e2 <eeprom_emulator_write_page+0x6a>
				page_trans[c].physical_page =
    10f6:	aa05      	add	r2, sp, #20
    10f8:	18d2      	adds	r2, r2, r3
    10fa:	7056      	strb	r6, [r2, #1]
    10fc:	e069      	b.n	11d2 <eeprom_emulator_write_page+0x15a>
    10fe:	af05      	add	r7, sp, #20
    1100:	18ff      	adds	r7, r7, r3
    1102:	707d      	strb	r5, [r7, #1]
    1104:	e063      	b.n	11ce <eeprom_emulator_write_page+0x156>
			_eeprom_emulator_nvm_read_page(
    1106:	7870      	ldrb	r0, [r6, #1]
    1108:	9902      	ldr	r1, [sp, #8]
    110a:	4b3c      	ldr	r3, [pc, #240]	; (11fc <eeprom_emulator_write_page+0x184>)
    110c:	4798      	blx	r3
		_eeprom_emulator_nvm_fill_cache(new_page, &_eeprom_instance.cache);
    110e:	4c39      	ldr	r4, [pc, #228]	; (11f4 <eeprom_emulator_write_page+0x17c>)
    1110:	0021      	movs	r1, r4
    1112:	3188      	adds	r1, #136	; 0x88
    1114:	b2a8      	uxth	r0, r5
    1116:	4b3a      	ldr	r3, [pc, #232]	; (1200 <eeprom_emulator_write_page+0x188>)
    1118:	4798      	blx	r3
		_eeprom_instance.page_map[page_trans[c].logical_page] = new_page;
    111a:	464b      	mov	r3, r9
    111c:	781b      	ldrb	r3, [r3, #0]
    111e:	18e3      	adds	r3, r4, r3
    1120:	72dd      	strb	r5, [r3, #11]
		_eeprom_instance.cache_active = true;
    1122:	2201      	movs	r2, #1
    1124:	23c8      	movs	r3, #200	; 0xc8
    1126:	54e2      	strb	r2, [r4, r3]
    1128:	3701      	adds	r7, #1
    112a:	3602      	adds	r6, #2
	for (uint8_t c = 0; c < 2; c++) {
    112c:	2f02      	cmp	r7, #2
    112e:	d013      	beq.n	1158 <eeprom_emulator_write_page+0xe0>
				((_eeprom_instance.spare_row * NVMCTRL_ROW_PAGES) + c);
    1130:	2387      	movs	r3, #135	; 0x87
    1132:	465a      	mov	r2, fp
    1134:	5cd5      	ldrb	r5, [r2, r3]
    1136:	00ad      	lsls	r5, r5, #2
    1138:	19ed      	adds	r5, r5, r7
		eeprom_emulator_commit_page_buffer();
    113a:	47d0      	blx	sl
    113c:	46b1      	mov	r9, r6
		if (logical_page == page_trans[c].logical_page) {
    113e:	7833      	ldrb	r3, [r6, #0]
    1140:	9901      	ldr	r1, [sp, #4]
    1142:	428b      	cmp	r3, r1
    1144:	d1df      	bne.n	1106 <eeprom_emulator_write_page+0x8e>
			_eeprom_instance.cache.header.logical_page = logical_page;
    1146:	2388      	movs	r3, #136	; 0x88
    1148:	4a2a      	ldr	r2, [pc, #168]	; (11f4 <eeprom_emulator_write_page+0x17c>)
    114a:	54d1      	strb	r1, [r2, r3]
			memcpy(_eeprom_instance.cache.data, data, EEPROM_PAGE_SIZE);
    114c:	223c      	movs	r2, #60	; 0x3c
    114e:	9900      	ldr	r1, [sp, #0]
    1150:	9803      	ldr	r0, [sp, #12]
    1152:	4b2c      	ldr	r3, [pc, #176]	; (1204 <eeprom_emulator_write_page+0x18c>)
    1154:	4798      	blx	r3
    1156:	e7da      	b.n	110e <eeprom_emulator_write_page+0x96>
	_eeprom_emulator_nvm_erase_row(row_number);
    1158:	4644      	mov	r4, r8
    115a:	4640      	mov	r0, r8
    115c:	4b2a      	ldr	r3, [pc, #168]	; (1208 <eeprom_emulator_write_page+0x190>)
    115e:	4798      	blx	r3
	_eeprom_instance.spare_row = row_number;
    1160:	2387      	movs	r3, #135	; 0x87
    1162:	4a24      	ldr	r2, [pc, #144]	; (11f4 <eeprom_emulator_write_page+0x17c>)
    1164:	54d4      	strb	r4, [r2, r3]
		return STATUS_OK;
    1166:	2000      	movs	r0, #0
    1168:	e794      	b.n	1094 <eeprom_emulator_write_page+0x1c>
		uint8_t page = (row * NVMCTRL_ROW_PAGES) + c;
    116a:	0035      	movs	r5, r6
	_eeprom_instance.cache.header.logical_page = logical_page;
    116c:	4e21      	ldr	r6, [pc, #132]	; (11f4 <eeprom_emulator_write_page+0x17c>)
    116e:	2388      	movs	r3, #136	; 0x88
    1170:	54f4      	strb	r4, [r6, r3]
	memcpy(&_eeprom_instance.cache.data,
    1172:	0030      	movs	r0, r6
    1174:	308c      	adds	r0, #140	; 0x8c
    1176:	223c      	movs	r2, #60	; 0x3c
    1178:	9900      	ldr	r1, [sp, #0]
    117a:	4b22      	ldr	r3, [pc, #136]	; (1204 <eeprom_emulator_write_page+0x18c>)
    117c:	4798      	blx	r3
	_eeprom_emulator_nvm_fill_cache(new_page, &_eeprom_instance.cache);
    117e:	0031      	movs	r1, r6
    1180:	3188      	adds	r1, #136	; 0x88
    1182:	b2a8      	uxth	r0, r5
    1184:	4b1e      	ldr	r3, [pc, #120]	; (1200 <eeprom_emulator_write_page+0x188>)
    1186:	4798      	blx	r3
	_eeprom_instance.page_map[logical_page] = new_page;
    1188:	1934      	adds	r4, r6, r4
    118a:	72e5      	strb	r5, [r4, #11]
	_eeprom_instance.cache_active           = true;
    118c:	2201      	movs	r2, #1
    118e:	23c8      	movs	r3, #200	; 0xc8
    1190:	54f2      	strb	r2, [r6, r3]
	return STATUS_OK;
    1192:	2000      	movs	r0, #0
    1194:	e77e      	b.n	1094 <eeprom_emulator_write_page+0x1c>
		_eeprom_emulator_move_data_to_spare(
    1196:	08b3      	lsrs	r3, r6, #2
    1198:	4698      	mov	r8, r3
			(struct _eeprom_page *)&_eeprom_instance.flash[row_number * NVMCTRL_ROW_PAGES];
    119a:	021b      	lsls	r3, r3, #8
	const struct _eeprom_page *row_data =
    119c:	4a15      	ldr	r2, [pc, #84]	; (11f4 <eeprom_emulator_write_page+0x17c>)
    119e:	6852      	ldr	r2, [r2, #4]
    11a0:	18d3      	adds	r3, r2, r3
	page_trans[0].logical_page  = row_data[0].header.logical_page;
    11a2:	aa05      	add	r2, sp, #20
    11a4:	7819      	ldrb	r1, [r3, #0]
    11a6:	7011      	strb	r1, [r2, #0]
	page_trans[0].physical_page = (row_number * NVMCTRL_ROW_PAGES);
    11a8:	2103      	movs	r1, #3
    11aa:	438e      	bics	r6, r1
    11ac:	7056      	strb	r6, [r2, #1]
	page_trans[1].logical_page  = row_data[1].header.logical_page;
    11ae:	313d      	adds	r1, #61	; 0x3d
    11b0:	5c59      	ldrb	r1, [r3, r1]
    11b2:	7091      	strb	r1, [r2, #2]
	page_trans[1].physical_page = (row_number * NVMCTRL_ROW_PAGES) + 1;
    11b4:	1c71      	adds	r1, r6, #1
    11b6:	70d1      	strb	r1, [r2, #3]
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
    11b8:	2280      	movs	r2, #128	; 0x80
    11ba:	5c98      	ldrb	r0, [r3, r2]
    11bc:	3240      	adds	r2, #64	; 0x40
    11be:	5c99      	ldrb	r1, [r3, r2]
    11c0:	2300      	movs	r3, #0
						(row_number * NVMCTRL_ROW_PAGES) + c2;
    11c2:	1cb5      	adds	r5, r6, #2
    11c4:	3603      	adds	r6, #3
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
    11c6:	aa05      	add	r2, sp, #20
    11c8:	5cd2      	ldrb	r2, [r2, r3]
    11ca:	4290      	cmp	r0, r2
    11cc:	d097      	beq.n	10fe <eeprom_emulator_write_page+0x86>
    11ce:	428a      	cmp	r2, r1
    11d0:	d091      	beq.n	10f6 <eeprom_emulator_write_page+0x7e>
    11d2:	3302      	adds	r3, #2
	for (uint8_t c = 0; c < 2; c++) {
    11d4:	2b04      	cmp	r3, #4
    11d6:	d1f6      	bne.n	11c6 <eeprom_emulator_write_page+0x14e>
    11d8:	ae05      	add	r6, sp, #20
    11da:	2700      	movs	r7, #0
				((_eeprom_instance.spare_row * NVMCTRL_ROW_PAGES) + c);
    11dc:	4b05      	ldr	r3, [pc, #20]	; (11f4 <eeprom_emulator_write_page+0x17c>)
    11de:	469b      	mov	fp, r3
		eeprom_emulator_commit_page_buffer();
    11e0:	4b05      	ldr	r3, [pc, #20]	; (11f8 <eeprom_emulator_write_page+0x180>)
    11e2:	469a      	mov	sl, r3
			_eeprom_emulator_nvm_read_page(
    11e4:	465b      	mov	r3, fp
    11e6:	3388      	adds	r3, #136	; 0x88
    11e8:	9302      	str	r3, [sp, #8]
			memcpy(_eeprom_instance.cache.data, data, EEPROM_PAGE_SIZE);
    11ea:	3304      	adds	r3, #4
    11ec:	9303      	str	r3, [sp, #12]
    11ee:	9401      	str	r4, [sp, #4]
    11f0:	e79e      	b.n	1130 <eeprom_emulator_write_page+0xb8>
    11f2:	46c0      	nop			; (mov r8, r8)
    11f4:	200000bc 	.word	0x200000bc
    11f8:	00001049 	.word	0x00001049
    11fc:	00000db5 	.word	0x00000db5
    1200:	00000dd9 	.word	0x00000dd9
    1204:	00005145 	.word	0x00005145
    1208:	00000c4d 	.word	0x00000c4d

0000120c <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
    120c:	b5f0      	push	{r4, r5, r6, r7, lr}
    120e:	b083      	sub	sp, #12
    1210:	466b      	mov	r3, sp
    1212:	1ddf      	adds	r7, r3, #7
    1214:	71d8      	strb	r0, [r3, #7]
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
    1216:	4e0b      	ldr	r6, [pc, #44]	; (1244 <ssd1306_write_command+0x38>)
    1218:	4c0b      	ldr	r4, [pc, #44]	; (1248 <ssd1306_write_command+0x3c>)
    121a:	2201      	movs	r2, #1
    121c:	0031      	movs	r1, r6
    121e:	0020      	movs	r0, r4
    1220:	4d0a      	ldr	r5, [pc, #40]	; (124c <ssd1306_write_command+0x40>)
    1222:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1224:	2280      	movs	r2, #128	; 0x80
    1226:	0192      	lsls	r2, r2, #6
    1228:	4b09      	ldr	r3, [pc, #36]	; (1250 <ssd1306_write_command+0x44>)
    122a:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(SSD1306_DC_PIN, false);
	spi_write_buffer_wait(&ssd1306_master, &command, 1);
    122c:	2201      	movs	r2, #1
    122e:	0039      	movs	r1, r7
    1230:	0020      	movs	r0, r4
    1232:	4b08      	ldr	r3, [pc, #32]	; (1254 <ssd1306_write_command+0x48>)
    1234:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
    1236:	2200      	movs	r2, #0
    1238:	0031      	movs	r1, r6
    123a:	0020      	movs	r0, r4
    123c:	47a8      	blx	r5
}
    123e:	b003      	add	sp, #12
    1240:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1242:	46c0      	nop			; (mov r8, r8)
    1244:	200006f0 	.word	0x200006f0
    1248:	200006b4 	.word	0x200006b4
    124c:	00001ef9 	.word	0x00001ef9
    1250:	41004400 	.word	0x41004400
    1254:	00001fed 	.word	0x00001fed

00001258 <ssd1306_init>:
{
    1258:	b5f0      	push	{r4, r5, r6, r7, lr}
    125a:	b091      	sub	sp, #68	; 0x44
	delay_init();
    125c:	4b60      	ldr	r3, [pc, #384]	; (13e0 <ssd1306_init+0x188>)
    125e:	4798      	blx	r3
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    1260:	4c60      	ldr	r4, [pc, #384]	; (13e4 <ssd1306_init+0x18c>)
    1262:	2323      	movs	r3, #35	; 0x23
    1264:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
    1266:	2300      	movs	r3, #0
    1268:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    126a:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
    126c:	a902      	add	r1, sp, #8
    126e:	2201      	movs	r2, #1
    1270:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    1272:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    1274:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    1276:	2023      	movs	r0, #35	; 0x23
    1278:	4b5b      	ldr	r3, [pc, #364]	; (13e8 <ssd1306_init+0x190>)
    127a:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    127c:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    127e:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1280:	2200      	movs	r2, #0
	if (port_index < PORT_INST_NUM) {
    1282:	2900      	cmp	r1, #0
    1284:	d104      	bne.n	1290 <ssd1306_init+0x38>
		return &(ports[port_index]->Group[group_index]);
    1286:	095a      	lsrs	r2, r3, #5
    1288:	01d2      	lsls	r2, r2, #7
    128a:	4958      	ldr	r1, [pc, #352]	; (13ec <ssd1306_init+0x194>)
    128c:	468c      	mov	ip, r1
    128e:	4462      	add	r2, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1290:	261f      	movs	r6, #31
    1292:	4033      	ands	r3, r6
    1294:	2501      	movs	r5, #1
    1296:	0029      	movs	r1, r5
    1298:	4099      	lsls	r1, r3
		port_base->OUTSET.reg = pin_mask;
    129a:	6191      	str	r1, [r2, #24]
	config->mode             = SPI_MODE_MASTER;
    129c:	ac02      	add	r4, sp, #8
    129e:	7025      	strb	r5, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    12a0:	2300      	movs	r3, #0
    12a2:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    12a4:	9304      	str	r3, [sp, #16]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    12a6:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    12a8:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    12aa:	74a5      	strb	r5, [r4, #18]
	config->select_slave_low_detect_enable= true;
    12ac:	74e5      	strb	r5, [r4, #19]
	config->master_slave_select_enable= false;
    12ae:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
    12b0:	2224      	movs	r2, #36	; 0x24
    12b2:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    12b4:	3a18      	subs	r2, #24
    12b6:	2100      	movs	r1, #0
    12b8:	a808      	add	r0, sp, #32
    12ba:	4b4d      	ldr	r3, [pc, #308]	; (13f0 <ssd1306_init+0x198>)
    12bc:	4798      	blx	r3
	config.mux_setting = SSD1306_SPI_PINMUX_SETTING;
    12be:	2380      	movs	r3, #128	; 0x80
    12c0:	025b      	lsls	r3, r3, #9
    12c2:	60e3      	str	r3, [r4, #12]
	config.pinmux_pad0 = SSD1306_SPI_PINMUX_PAD0;
    12c4:	4b4b      	ldr	r3, [pc, #300]	; (13f4 <ssd1306_init+0x19c>)
    12c6:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = SSD1306_SPI_PINMUX_PAD1;
    12c8:	2301      	movs	r3, #1
    12ca:	425b      	negs	r3, r3
    12cc:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = SSD1306_SPI_PINMUX_PAD2;
    12ce:	4b4a      	ldr	r3, [pc, #296]	; (13f8 <ssd1306_init+0x1a0>)
    12d0:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = SSD1306_SPI_PINMUX_PAD3;
    12d2:	4b4a      	ldr	r3, [pc, #296]	; (13fc <ssd1306_init+0x1a4>)
    12d4:	6363      	str	r3, [r4, #52]	; 0x34
	config.mode_specific.master.baudrate = SSD1306_CLOCK_SPEED;
    12d6:	4b4a      	ldr	r3, [pc, #296]	; (1400 <ssd1306_init+0x1a8>)
    12d8:	61a3      	str	r3, [r4, #24]
	spi_init(&ssd1306_master, SSD1306_SPI, &config);
    12da:	4f4a      	ldr	r7, [pc, #296]	; (1404 <ssd1306_init+0x1ac>)
    12dc:	0022      	movs	r2, r4
    12de:	494a      	ldr	r1, [pc, #296]	; (1408 <ssd1306_init+0x1b0>)
    12e0:	0038      	movs	r0, r7
    12e2:	4b4a      	ldr	r3, [pc, #296]	; (140c <ssd1306_init+0x1b4>)
    12e4:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    12e6:	683c      	ldr	r4, [r7, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    12e8:	0020      	movs	r0, r4
    12ea:	4b49      	ldr	r3, [pc, #292]	; (1410 <ssd1306_init+0x1b8>)
    12ec:	4798      	blx	r3
    12ee:	4006      	ands	r6, r0
    12f0:	40b5      	lsls	r5, r6
    12f2:	4b48      	ldr	r3, [pc, #288]	; (1414 <ssd1306_init+0x1bc>)
    12f4:	601d      	str	r5, [r3, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
    12f6:	683a      	ldr	r2, [r7, #0]
	return (spi_module->SYNCBUSY.reg);
    12f8:	69d3      	ldr	r3, [r2, #28]
#  endif

	while (spi_is_syncing(module)) {
    12fa:	2b00      	cmp	r3, #0
    12fc:	d1fc      	bne.n	12f8 <ssd1306_init+0xa0>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    12fe:	6823      	ldr	r3, [r4, #0]
    1300:	2202      	movs	r2, #2
    1302:	4313      	orrs	r3, r2
    1304:	6023      	str	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    1306:	ac01      	add	r4, sp, #4
    1308:	2301      	movs	r3, #1
    130a:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
    130c:	2200      	movs	r2, #0
    130e:	70a2      	strb	r2, [r4, #2]
	pin.direction = PORT_PIN_DIR_OUTPUT;
    1310:	7023      	strb	r3, [r4, #0]
	port_pin_set_config(SSD1306_DC_PIN, &pin);
    1312:	0021      	movs	r1, r4
    1314:	200d      	movs	r0, #13
    1316:	4d34      	ldr	r5, [pc, #208]	; (13e8 <ssd1306_init+0x190>)
    1318:	47a8      	blx	r5
	port_pin_set_config(SSD1306_RES_PIN, &pin);
    131a:	0021      	movs	r1, r4
    131c:	2017      	movs	r0, #23
    131e:	47a8      	blx	r5
 *
 * This functions will reset the OLED controller by setting the reset pin low.
 */
static inline void ssd1306_hard_reset(void)
{
	uint32_t delay_10us = 10 * (system_gclk_gen_get_hz(0)/1000000);
    1320:	2000      	movs	r0, #0
    1322:	4b3d      	ldr	r3, [pc, #244]	; (1418 <ssd1306_init+0x1c0>)
    1324:	4798      	blx	r3
    1326:	4936      	ldr	r1, [pc, #216]	; (1400 <ssd1306_init+0x1a8>)
    1328:	4b3c      	ldr	r3, [pc, #240]	; (141c <ssd1306_init+0x1c4>)
    132a:	4798      	blx	r3
    132c:	0083      	lsls	r3, r0, #2
    132e:	1818      	adds	r0, r3, r0
    1330:	0040      	lsls	r0, r0, #1
		port_base->OUTCLR.reg = pin_mask;
    1332:	2280      	movs	r2, #128	; 0x80
    1334:	0412      	lsls	r2, r2, #16
    1336:	4b2d      	ldr	r3, [pc, #180]	; (13ec <ssd1306_init+0x194>)
    1338:	615a      	str	r2, [r3, #20]
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    133a:	2800      	cmp	r0, #0
    133c:	d04a      	beq.n	13d4 <ssd1306_init+0x17c>
		SysTick->LOAD = n;
    133e:	4b38      	ldr	r3, [pc, #224]	; (1420 <ssd1306_init+0x1c8>)
    1340:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
    1342:	2200      	movs	r2, #0
    1344:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1346:	0019      	movs	r1, r3
    1348:	2280      	movs	r2, #128	; 0x80
    134a:	0252      	lsls	r2, r2, #9
    134c:	680b      	ldr	r3, [r1, #0]
    134e:	4213      	tst	r3, r2
    1350:	d0fc      	beq.n	134c <ssd1306_init+0xf4>
		port_base->OUTSET.reg = pin_mask;
    1352:	2280      	movs	r2, #128	; 0x80
    1354:	0412      	lsls	r2, r2, #16
    1356:	4b25      	ldr	r3, [pc, #148]	; (13ec <ssd1306_init+0x194>)
    1358:	619a      	str	r2, [r3, #24]
		SysTick->LOAD = n;
    135a:	4b31      	ldr	r3, [pc, #196]	; (1420 <ssd1306_init+0x1c8>)
    135c:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
    135e:	2200      	movs	r2, #0
    1360:	609a      	str	r2, [r3, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1362:	0019      	movs	r1, r3
    1364:	2280      	movs	r2, #128	; 0x80
    1366:	0252      	lsls	r2, r2, #9
    1368:	680b      	ldr	r3, [r1, #0]
    136a:	4213      	tst	r3, r2
    136c:	d0fc      	beq.n	1368 <ssd1306_init+0x110>
    136e:	2280      	movs	r2, #128	; 0x80
    1370:	0412      	lsls	r2, r2, #16
    1372:	4b1e      	ldr	r3, [pc, #120]	; (13ec <ssd1306_init+0x194>)
    1374:	619a      	str	r2, [r3, #24]
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
    1376:	20a8      	movs	r0, #168	; 0xa8
    1378:	4c2a      	ldr	r4, [pc, #168]	; (1424 <ssd1306_init+0x1cc>)
    137a:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
    137c:	201f      	movs	r0, #31
    137e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
    1380:	20d3      	movs	r0, #211	; 0xd3
    1382:	47a0      	blx	r4
	ssd1306_write_command(0x00);
    1384:	2000      	movs	r0, #0
    1386:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
    1388:	2040      	movs	r0, #64	; 0x40
    138a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
    138c:	20a1      	movs	r0, #161	; 0xa1
    138e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
    1390:	20c8      	movs	r0, #200	; 0xc8
    1392:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
    1394:	20da      	movs	r0, #218	; 0xda
    1396:	47a0      	blx	r4
	ssd1306_write_command(0x02);
    1398:	2002      	movs	r0, #2
    139a:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
    139c:	2081      	movs	r0, #129	; 0x81
    139e:	47a0      	blx	r4
	ssd1306_write_command(contrast);
    13a0:	208f      	movs	r0, #143	; 0x8f
    13a2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
    13a4:	20a4      	movs	r0, #164	; 0xa4
    13a6:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
    13a8:	20a6      	movs	r0, #166	; 0xa6
    13aa:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
    13ac:	20d5      	movs	r0, #213	; 0xd5
    13ae:	47a0      	blx	r4
	ssd1306_write_command(0x80);
    13b0:	2080      	movs	r0, #128	; 0x80
    13b2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
    13b4:	208d      	movs	r0, #141	; 0x8d
    13b6:	47a0      	blx	r4
	ssd1306_write_command(0x14);
    13b8:	2014      	movs	r0, #20
    13ba:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
    13bc:	20db      	movs	r0, #219	; 0xdb
    13be:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
    13c0:	2040      	movs	r0, #64	; 0x40
    13c2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
    13c4:	20d9      	movs	r0, #217	; 0xd9
    13c6:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
    13c8:	20f1      	movs	r0, #241	; 0xf1
    13ca:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
    13cc:	20af      	movs	r0, #175	; 0xaf
    13ce:	47a0      	blx	r4
}
    13d0:	b011      	add	sp, #68	; 0x44
    13d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    13d4:	2280      	movs	r2, #128	; 0x80
    13d6:	0412      	lsls	r2, r2, #16
    13d8:	4b04      	ldr	r3, [pc, #16]	; (13ec <ssd1306_init+0x194>)
    13da:	619a      	str	r2, [r3, #24]
    13dc:	e7c7      	b.n	136e <ssd1306_init+0x116>
    13de:	46c0      	nop			; (mov r8, r8)
    13e0:	00001475 	.word	0x00001475
    13e4:	200006f0 	.word	0x200006f0
    13e8:	000018b9 	.word	0x000018b9
    13ec:	41004400 	.word	0x41004400
    13f0:	00005157 	.word	0x00005157
    13f4:	00220003 	.word	0x00220003
    13f8:	00360003 	.word	0x00360003
    13fc:	00370003 	.word	0x00370003
    1400:	000f4240 	.word	0x000f4240
    1404:	200006b4 	.word	0x200006b4
    1408:	42001c00 	.word	0x42001c00
    140c:	00001d21 	.word	0x00001d21
    1410:	00001c91 	.word	0x00001c91
    1414:	e000e100 	.word	0xe000e100
    1418:	00002b49 	.word	0x00002b49
    141c:	00003939 	.word	0x00003939
    1420:	e000e010 	.word	0xe000e010
    1424:	0000120d 	.word	0x0000120d

00001428 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
    1428:	b5f0      	push	{r4, r5, r6, r7, lr}
    142a:	b083      	sub	sp, #12
    142c:	466b      	mov	r3, sp
    142e:	1ddf      	adds	r7, r3, #7
    1430:	71d8      	strb	r0, [r3, #7]
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
    1432:	4e0b      	ldr	r6, [pc, #44]	; (1460 <ssd1306_write_data+0x38>)
    1434:	4c0b      	ldr	r4, [pc, #44]	; (1464 <ssd1306_write_data+0x3c>)
    1436:	2201      	movs	r2, #1
    1438:	0031      	movs	r1, r6
    143a:	0020      	movs	r0, r4
    143c:	4d0a      	ldr	r5, [pc, #40]	; (1468 <ssd1306_write_data+0x40>)
    143e:	47a8      	blx	r5
    1440:	2280      	movs	r2, #128	; 0x80
    1442:	0192      	lsls	r2, r2, #6
    1444:	4b09      	ldr	r3, [pc, #36]	; (146c <ssd1306_write_data+0x44>)
    1446:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(SSD1306_DC_PIN, true);
	spi_write_buffer_wait(&ssd1306_master, &data, 1);
    1448:	2201      	movs	r2, #1
    144a:	0039      	movs	r1, r7
    144c:	0020      	movs	r0, r4
    144e:	4b08      	ldr	r3, [pc, #32]	; (1470 <ssd1306_write_data+0x48>)
    1450:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
    1452:	2200      	movs	r2, #0
    1454:	0031      	movs	r1, r6
    1456:	0020      	movs	r0, r4
    1458:	47a8      	blx	r5
}
    145a:	b003      	add	sp, #12
    145c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    145e:	46c0      	nop			; (mov r8, r8)
    1460:	200006f0 	.word	0x200006f0
    1464:	200006b4 	.word	0x200006b4
    1468:	00001ef9 	.word	0x00001ef9
    146c:	41004400 	.word	0x41004400
    1470:	00001fed 	.word	0x00001fed

00001474 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    1474:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    1476:	2000      	movs	r0, #0
    1478:	4b08      	ldr	r3, [pc, #32]	; (149c <delay_init+0x28>)
    147a:	4798      	blx	r3
    147c:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
    147e:	4c08      	ldr	r4, [pc, #32]	; (14a0 <delay_init+0x2c>)
    1480:	21fa      	movs	r1, #250	; 0xfa
    1482:	0089      	lsls	r1, r1, #2
    1484:	47a0      	blx	r4
    1486:	4b07      	ldr	r3, [pc, #28]	; (14a4 <delay_init+0x30>)
    1488:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    148a:	4907      	ldr	r1, [pc, #28]	; (14a8 <delay_init+0x34>)
    148c:	0028      	movs	r0, r5
    148e:	47a0      	blx	r4
    1490:	4b06      	ldr	r3, [pc, #24]	; (14ac <delay_init+0x38>)
    1492:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    1494:	2205      	movs	r2, #5
    1496:	4b06      	ldr	r3, [pc, #24]	; (14b0 <delay_init+0x3c>)
    1498:	601a      	str	r2, [r3, #0]
}
    149a:	bd70      	pop	{r4, r5, r6, pc}
    149c:	00002b49 	.word	0x00002b49
    14a0:	00003939 	.word	0x00003939
    14a4:	20000000 	.word	0x20000000
    14a8:	000f4240 	.word	0x000f4240
    14ac:	20000004 	.word	0x20000004
    14b0:	e000e010 	.word	0xe000e010

000014b4 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
    14b4:	4b01      	ldr	r3, [pc, #4]	; (14bc <gfx_mono_set_framebuffer+0x8>)
    14b6:	6018      	str	r0, [r3, #0]
}
    14b8:	4770      	bx	lr
    14ba:	46c0      	nop			; (mov r8, r8)
    14bc:	20000188 	.word	0x20000188

000014c0 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
    14c0:	4b02      	ldr	r3, [pc, #8]	; (14cc <gfx_mono_framebuffer_put_byte+0xc>)
    14c2:	681b      	ldr	r3, [r3, #0]
    14c4:	01c0      	lsls	r0, r0, #7
    14c6:	1818      	adds	r0, r3, r0
    14c8:	5442      	strb	r2, [r0, r1]
}
    14ca:	4770      	bx	lr
    14cc:	20000188 	.word	0x20000188

000014d0 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
    14d0:	4b02      	ldr	r3, [pc, #8]	; (14dc <gfx_mono_framebuffer_get_byte+0xc>)
    14d2:	681b      	ldr	r3, [r3, #0]
    14d4:	01c0      	lsls	r0, r0, #7
    14d6:	1818      	adds	r0, r3, r0
    14d8:	5c40      	ldrb	r0, [r0, r1]
}
    14da:	4770      	bx	lr
    14dc:	20000188 	.word	0x20000188

000014e0 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
    14e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    14e2:	46ce      	mov	lr, r9
    14e4:	4647      	mov	r7, r8
    14e6:	b580      	push	{r7, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
    14e8:	1884      	adds	r4, r0, r2
    14ea:	2c80      	cmp	r4, #128	; 0x80
    14ec:	dd03      	ble.n	14f6 <gfx_mono_generic_draw_horizontal_line+0x16>
		length = GFX_MONO_LCD_WIDTH - x;
    14ee:	2280      	movs	r2, #128	; 0x80
    14f0:	4252      	negs	r2, r2
    14f2:	1a12      	subs	r2, r2, r0
    14f4:	b2d2      	uxtb	r2, r2
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
    14f6:	2a00      	cmp	r2, #0
    14f8:	d037      	beq.n	156a <gfx_mono_generic_draw_horizontal_line+0x8a>
	page = y / 8;
    14fa:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
    14fc:	00ec      	lsls	r4, r5, #3
    14fe:	1b09      	subs	r1, r1, r4
    1500:	2701      	movs	r7, #1
    1502:	408f      	lsls	r7, r1
    1504:	0039      	movs	r1, r7
    1506:	b2ff      	uxtb	r7, r7
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
    1508:	2b01      	cmp	r3, #1
    150a:	d019      	beq.n	1540 <gfx_mono_generic_draw_horizontal_line+0x60>
    150c:	2b00      	cmp	r3, #0
    150e:	d030      	beq.n	1572 <gfx_mono_generic_draw_horizontal_line+0x92>
    1510:	2b02      	cmp	r3, #2
    1512:	d12a      	bne.n	156a <gfx_mono_generic_draw_horizontal_line+0x8a>
    1514:	3801      	subs	r0, #1
    1516:	b2c6      	uxtb	r6, r0
    1518:	1992      	adds	r2, r2, r6
    151a:	b2d4      	uxtb	r4, r2
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    151c:	4b20      	ldr	r3, [pc, #128]	; (15a0 <gfx_mono_generic_draw_horizontal_line+0xc0>)
    151e:	4699      	mov	r9, r3
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
    1520:	4b20      	ldr	r3, [pc, #128]	; (15a4 <gfx_mono_generic_draw_horizontal_line+0xc4>)
    1522:	4698      	mov	r8, r3
			temp = gfx_mono_get_byte(page, x + length);
    1524:	0021      	movs	r1, r4
    1526:	0028      	movs	r0, r5
    1528:	47c8      	blx	r9
			temp ^= pixelmask;
    152a:	4078      	eors	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
    152c:	b2c2      	uxtb	r2, r0
    152e:	2300      	movs	r3, #0
    1530:	0021      	movs	r1, r4
    1532:	0028      	movs	r0, r5
    1534:	47c0      	blx	r8
    1536:	3c01      	subs	r4, #1
    1538:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
    153a:	42b4      	cmp	r4, r6
    153c:	d1f2      	bne.n	1524 <gfx_mono_generic_draw_horizontal_line+0x44>
    153e:	e014      	b.n	156a <gfx_mono_generic_draw_horizontal_line+0x8a>
    1540:	3801      	subs	r0, #1
    1542:	b2c6      	uxtb	r6, r0
    1544:	1992      	adds	r2, r2, r6
    1546:	b2d4      	uxtb	r4, r2
			temp = gfx_mono_get_byte(page, x + length);
    1548:	4b15      	ldr	r3, [pc, #84]	; (15a0 <gfx_mono_generic_draw_horizontal_line+0xc0>)
    154a:	4699      	mov	r9, r3
			gfx_mono_put_byte(page, x + length, temp);
    154c:	4b15      	ldr	r3, [pc, #84]	; (15a4 <gfx_mono_generic_draw_horizontal_line+0xc4>)
    154e:	4698      	mov	r8, r3
			temp = gfx_mono_get_byte(page, x + length);
    1550:	0021      	movs	r1, r4
    1552:	0028      	movs	r0, r5
    1554:	47c8      	blx	r9
			temp |= pixelmask;
    1556:	4338      	orrs	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
    1558:	b2c2      	uxtb	r2, r0
    155a:	2300      	movs	r3, #0
    155c:	0021      	movs	r1, r4
    155e:	0028      	movs	r0, r5
    1560:	47c0      	blx	r8
    1562:	3c01      	subs	r4, #1
    1564:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
    1566:	42b4      	cmp	r4, r6
    1568:	d1f2      	bne.n	1550 <gfx_mono_generic_draw_horizontal_line+0x70>
		break;

	default:
		break;
	}
}
    156a:	bc0c      	pop	{r2, r3}
    156c:	4690      	mov	r8, r2
    156e:	4699      	mov	r9, r3
    1570:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1572:	3801      	subs	r0, #1
    1574:	b2c6      	uxtb	r6, r0
    1576:	1992      	adds	r2, r2, r6
    1578:	b2d4      	uxtb	r4, r2
			temp = gfx_mono_get_byte(page, x + length);
    157a:	4b09      	ldr	r3, [pc, #36]	; (15a0 <gfx_mono_generic_draw_horizontal_line+0xc0>)
    157c:	4699      	mov	r9, r3
			temp &= ~pixelmask;
    157e:	43cf      	mvns	r7, r1
			gfx_mono_put_byte(page, x + length, temp);
    1580:	4b08      	ldr	r3, [pc, #32]	; (15a4 <gfx_mono_generic_draw_horizontal_line+0xc4>)
    1582:	4698      	mov	r8, r3
			temp = gfx_mono_get_byte(page, x + length);
    1584:	0021      	movs	r1, r4
    1586:	0028      	movs	r0, r5
    1588:	47c8      	blx	r9
			temp &= ~pixelmask;
    158a:	4038      	ands	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
    158c:	b2c2      	uxtb	r2, r0
    158e:	2300      	movs	r3, #0
    1590:	0021      	movs	r1, r4
    1592:	0028      	movs	r0, r5
    1594:	47c0      	blx	r8
    1596:	3c01      	subs	r4, #1
    1598:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
    159a:	42b4      	cmp	r4, r6
    159c:	d1f2      	bne.n	1584 <gfx_mono_generic_draw_horizontal_line+0xa4>
    159e:	e7e4      	b.n	156a <gfx_mono_generic_draw_horizontal_line+0x8a>
    15a0:	00001805 	.word	0x00001805
    15a4:	000016fd 	.word	0x000016fd

000015a8 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
    15a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    15aa:	b083      	sub	sp, #12
    15ac:	9000      	str	r0, [sp, #0]
    15ae:	9201      	str	r2, [sp, #4]
    15b0:	aa08      	add	r2, sp, #32
    15b2:	7817      	ldrb	r7, [r2, #0]
	if (height == 0) {
    15b4:	2b00      	cmp	r3, #0
    15b6:	d00d      	beq.n	15d4 <gfx_mono_generic_draw_filled_rect+0x2c>
    15b8:	3901      	subs	r1, #1
    15ba:	b2ce      	uxtb	r6, r1
    15bc:	199b      	adds	r3, r3, r6
    15be:	b2dc      	uxtb	r4, r3
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
    15c0:	4d05      	ldr	r5, [pc, #20]	; (15d8 <gfx_mono_generic_draw_filled_rect+0x30>)
    15c2:	003b      	movs	r3, r7
    15c4:	9a01      	ldr	r2, [sp, #4]
    15c6:	0021      	movs	r1, r4
    15c8:	9800      	ldr	r0, [sp, #0]
    15ca:	47a8      	blx	r5
    15cc:	3c01      	subs	r4, #1
    15ce:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
    15d0:	42b4      	cmp	r4, r6
    15d2:	d1f6      	bne.n	15c2 <gfx_mono_generic_draw_filled_rect+0x1a>
	}
}
    15d4:	b003      	add	sp, #12
    15d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    15d8:	000014e1 	.word	0x000014e1

000015dc <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
    15dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    15de:	46de      	mov	lr, fp
    15e0:	4657      	mov	r7, sl
    15e2:	464e      	mov	r6, r9
    15e4:	4645      	mov	r5, r8
    15e6:	b5e0      	push	{r5, r6, r7, lr}
    15e8:	b085      	sub	sp, #20
    15ea:	0004      	movs	r4, r0
    15ec:	4688      	mov	r8, r1
    15ee:	0015      	movs	r5, r2
    15f0:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
    15f2:	7a5b      	ldrb	r3, [r3, #9]
    15f4:	465a      	mov	r2, fp
    15f6:	7a12      	ldrb	r2, [r2, #8]
    15f8:	2100      	movs	r1, #0
    15fa:	9100      	str	r1, [sp, #0]
    15fc:	0029      	movs	r1, r5
    15fe:	4640      	mov	r0, r8
    1600:	4e28      	ldr	r6, [pc, #160]	; (16a4 <gfx_mono_draw_char+0xc8>)
    1602:	47b0      	blx	r6
			GFX_PIXEL_CLR);

	switch (font->type) {
    1604:	465b      	mov	r3, fp
    1606:	781b      	ldrb	r3, [r3, #0]
    1608:	2b00      	cmp	r3, #0
    160a:	d006      	beq.n	161a <gfx_mono_draw_char+0x3e>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
    160c:	b005      	add	sp, #20
    160e:	bc3c      	pop	{r2, r3, r4, r5}
    1610:	4690      	mov	r8, r2
    1612:	4699      	mov	r9, r3
    1614:	46a2      	mov	sl, r4
    1616:	46ab      	mov	fp, r5
    1618:	bdf0      	pop	{r4, r5, r6, r7, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
    161a:	465b      	mov	r3, fp
    161c:	7a1a      	ldrb	r2, [r3, #8]
    161e:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
    1620:	0752      	lsls	r2, r2, #29
    1622:	d000      	beq.n	1626 <gfx_mono_draw_char+0x4a>
		char_row_size++;
    1624:	3301      	adds	r3, #1
	glyph_data_offset = char_row_size * font->height *
    1626:	465a      	mov	r2, fp
    1628:	7a52      	ldrb	r2, [r2, #9]
    162a:	4692      	mov	sl, r2
			((uint8_t)ch - font->first_char);
    162c:	465a      	mov	r2, fp
    162e:	7a97      	ldrb	r7, [r2, #10]
    1630:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
    1632:	4652      	mov	r2, sl
    1634:	4357      	muls	r7, r2
    1636:	435f      	muls	r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
    1638:	b2bf      	uxth	r7, r7
    163a:	465b      	mov	r3, fp
    163c:	685b      	ldr	r3, [r3, #4]
    163e:	469c      	mov	ip, r3
    1640:	4467      	add	r7, ip
	gfx_coord_t inc_y = y;
    1642:	9502      	str	r5, [sp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
    1644:	4643      	mov	r3, r8
    1646:	9303      	str	r3, [sp, #12]
    1648:	e020      	b.n	168c <gfx_mono_draw_char+0xb0>
			if ((glyph_byte & 0x80)) {
    164a:	b26b      	sxtb	r3, r5
    164c:	2b00      	cmp	r3, #0
    164e:	db0d      	blt.n	166c <gfx_mono_draw_char+0x90>
			inc_x += 1;
    1650:	3401      	adds	r4, #1
    1652:	b2e4      	uxtb	r4, r4
			glyph_byte <<= 1;
    1654:	006d      	lsls	r5, r5, #1
    1656:	b2ed      	uxtb	r5, r5
		for (i = 0; i < pixelsToDraw; i++) {
    1658:	42a6      	cmp	r6, r4
    165a:	d00d      	beq.n	1678 <gfx_mono_draw_char+0x9c>
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    165c:	4643      	mov	r3, r8
    165e:	1ae3      	subs	r3, r4, r3
    1660:	464a      	mov	r2, r9
    1662:	421a      	tst	r2, r3
    1664:	d1f1      	bne.n	164a <gfx_mono_draw_char+0x6e>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
    1666:	783d      	ldrb	r5, [r7, #0]
				glyph_data++;
    1668:	3701      	adds	r7, #1
    166a:	e7ee      	b.n	164a <gfx_mono_draw_char+0x6e>
				gfx_mono_draw_pixel(inc_x, inc_y,
    166c:	2201      	movs	r2, #1
    166e:	9902      	ldr	r1, [sp, #8]
    1670:	0020      	movs	r0, r4
    1672:	4b0d      	ldr	r3, [pc, #52]	; (16a8 <gfx_mono_draw_char+0xcc>)
    1674:	4798      	blx	r3
    1676:	e7eb      	b.n	1650 <gfx_mono_draw_char+0x74>
		inc_y += 1;
    1678:	9b02      	ldr	r3, [sp, #8]
    167a:	3301      	adds	r3, #1
    167c:	b2db      	uxtb	r3, r3
    167e:	9302      	str	r3, [sp, #8]
		rows_left--;
    1680:	4653      	mov	r3, sl
    1682:	3b01      	subs	r3, #1
    1684:	b2db      	uxtb	r3, r3
    1686:	469a      	mov	sl, r3
	} while (rows_left > 0);
    1688:	2b00      	cmp	r3, #0
    168a:	d0bf      	beq.n	160c <gfx_mono_draw_char+0x30>
		uint8_t pixelsToDraw = font->width;
    168c:	465b      	mov	r3, fp
    168e:	7a1e      	ldrb	r6, [r3, #8]
		for (i = 0; i < pixelsToDraw; i++) {
    1690:	2e00      	cmp	r6, #0
    1692:	d0f1      	beq.n	1678 <gfx_mono_draw_char+0x9c>
    1694:	4446      	add	r6, r8
    1696:	b2f6      	uxtb	r6, r6
    1698:	9c03      	ldr	r4, [sp, #12]
    169a:	2500      	movs	r5, #0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    169c:	2307      	movs	r3, #7
    169e:	4699      	mov	r9, r3
    16a0:	e7dc      	b.n	165c <gfx_mono_draw_char+0x80>
    16a2:	46c0      	nop			; (mov r8, r8)
    16a4:	000015a9 	.word	0x000015a9
    16a8:	0000179d 	.word	0x0000179d

000016ac <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
    16ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    16ae:	46c6      	mov	lr, r8
    16b0:	b500      	push	{lr}
    16b2:	b082      	sub	sp, #8
    16b4:	0004      	movs	r4, r0
    16b6:	4690      	mov	r8, r2
    16b8:	001f      	movs	r7, r3
    16ba:	000d      	movs	r5, r1

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
    16bc:	9101      	str	r1, [sp, #4]
    16be:	e009      	b.n	16d4 <gfx_mono_draw_string+0x28>
			y += font->height + 1;
    16c0:	7a7a      	ldrb	r2, [r7, #9]
    16c2:	3201      	adds	r2, #1
    16c4:	4442      	add	r2, r8
    16c6:	b2d3      	uxtb	r3, r2
    16c8:	4698      	mov	r8, r3
			x = start_of_string_position_x;
    16ca:	9d01      	ldr	r5, [sp, #4]
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
			x += font->width;
		}
	} while (*(++str));
    16cc:	3401      	adds	r4, #1
    16ce:	7823      	ldrb	r3, [r4, #0]
    16d0:	2b00      	cmp	r3, #0
    16d2:	d00d      	beq.n	16f0 <gfx_mono_draw_string+0x44>
		if (*str == '\n') {
    16d4:	7820      	ldrb	r0, [r4, #0]
    16d6:	280a      	cmp	r0, #10
    16d8:	d0f2      	beq.n	16c0 <gfx_mono_draw_string+0x14>
		} else if (*str == '\r') {
    16da:	280d      	cmp	r0, #13
    16dc:	d0f6      	beq.n	16cc <gfx_mono_draw_string+0x20>
			gfx_mono_draw_char(*str, x, y, font);
    16de:	003b      	movs	r3, r7
    16e0:	4642      	mov	r2, r8
    16e2:	0029      	movs	r1, r5
    16e4:	4e04      	ldr	r6, [pc, #16]	; (16f8 <gfx_mono_draw_string+0x4c>)
    16e6:	47b0      	blx	r6
			x += font->width;
    16e8:	7a3b      	ldrb	r3, [r7, #8]
    16ea:	18ed      	adds	r5, r5, r3
    16ec:	b2ed      	uxtb	r5, r5
    16ee:	e7ed      	b.n	16cc <gfx_mono_draw_string+0x20>
}
    16f0:	b002      	add	sp, #8
    16f2:	bc04      	pop	{r2}
    16f4:	4690      	mov	r8, r2
    16f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    16f8:	000015dd 	.word	0x000015dd

000016fc <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
    16fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    16fe:	0004      	movs	r4, r0
    1700:	000f      	movs	r7, r1
    1702:	0015      	movs	r5, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
    1704:	2b00      	cmp	r3, #0
    1706:	d103      	bne.n	1710 <gfx_mono_ssd1306_put_byte+0x14>
    1708:	4b0d      	ldr	r3, [pc, #52]	; (1740 <gfx_mono_ssd1306_put_byte+0x44>)
    170a:	4798      	blx	r3
    170c:	42a8      	cmp	r0, r5
    170e:	d015      	beq.n	173c <gfx_mono_ssd1306_put_byte+0x40>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
    1710:	002a      	movs	r2, r5
    1712:	0039      	movs	r1, r7
    1714:	0020      	movs	r0, r4
    1716:	4b0b      	ldr	r3, [pc, #44]	; (1744 <gfx_mono_ssd1306_put_byte+0x48>)
    1718:	4798      	blx	r3
	address &= 0x0F;
    171a:	260f      	movs	r6, #15
    171c:	4034      	ands	r4, r6
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
    171e:	20b0      	movs	r0, #176	; 0xb0
    1720:	4320      	orrs	r0, r4
    1722:	4c09      	ldr	r4, [pc, #36]	; (1748 <gfx_mono_ssd1306_put_byte+0x4c>)
    1724:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
    1726:	0678      	lsls	r0, r7, #25
    1728:	0f40      	lsrs	r0, r0, #29
    172a:	2310      	movs	r3, #16
    172c:	4318      	orrs	r0, r3
    172e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
    1730:	0030      	movs	r0, r6
    1732:	4038      	ands	r0, r7
    1734:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
    1736:	0028      	movs	r0, r5
    1738:	4b04      	ldr	r3, [pc, #16]	; (174c <gfx_mono_ssd1306_put_byte+0x50>)
    173a:	4798      	blx	r3
}
    173c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    173e:	46c0      	nop			; (mov r8, r8)
    1740:	000014d1 	.word	0x000014d1
    1744:	000014c1 	.word	0x000014c1
    1748:	0000120d 	.word	0x0000120d
    174c:	00001429 	.word	0x00001429

00001750 <gfx_mono_ssd1306_init>:
{
    1750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	gfx_mono_set_framebuffer(framebuffer);
    1752:	480d      	ldr	r0, [pc, #52]	; (1788 <gfx_mono_ssd1306_init+0x38>)
    1754:	4b0d      	ldr	r3, [pc, #52]	; (178c <gfx_mono_ssd1306_init+0x3c>)
    1756:	4798      	blx	r3
	ssd1306_init();
    1758:	4b0d      	ldr	r3, [pc, #52]	; (1790 <gfx_mono_ssd1306_init+0x40>)
    175a:	4798      	blx	r3
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
    175c:	2040      	movs	r0, #64	; 0x40
    175e:	4b0d      	ldr	r3, [pc, #52]	; (1794 <gfx_mono_ssd1306_init+0x44>)
    1760:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
    1762:	2500      	movs	r5, #0
{
    1764:	2600      	movs	r6, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
    1766:	4f0c      	ldr	r7, [pc, #48]	; (1798 <gfx_mono_ssd1306_init+0x48>)
{
    1768:	0034      	movs	r4, r6
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
    176a:	2301      	movs	r3, #1
    176c:	0032      	movs	r2, r6
    176e:	0021      	movs	r1, r4
    1770:	0028      	movs	r0, r5
    1772:	47b8      	blx	r7
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
    1774:	3401      	adds	r4, #1
    1776:	b2e4      	uxtb	r4, r4
    1778:	2c80      	cmp	r4, #128	; 0x80
    177a:	d1f6      	bne.n	176a <gfx_mono_ssd1306_init+0x1a>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
    177c:	3501      	adds	r5, #1
    177e:	b2ed      	uxtb	r5, r5
    1780:	2d08      	cmp	r5, #8
    1782:	d1f1      	bne.n	1768 <gfx_mono_ssd1306_init+0x18>
}
    1784:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1786:	46c0      	nop			; (mov r8, r8)
    1788:	2000018c 	.word	0x2000018c
    178c:	000014b5 	.word	0x000014b5
    1790:	00001259 	.word	0x00001259
    1794:	0000120d 	.word	0x0000120d
    1798:	000016fd 	.word	0x000016fd

0000179c <gfx_mono_ssd1306_draw_pixel>:
{
    179c:	b5f0      	push	{r4, r5, r6, r7, lr}
    179e:	46c6      	mov	lr, r8
    17a0:	b500      	push	{lr}
    17a2:	0004      	movs	r4, r0
    17a4:	0015      	movs	r5, r2
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
    17a6:	b243      	sxtb	r3, r0
    17a8:	2b00      	cmp	r3, #0
    17aa:	db01      	blt.n	17b0 <gfx_mono_ssd1306_draw_pixel+0x14>
    17ac:	293f      	cmp	r1, #63	; 0x3f
    17ae:	d902      	bls.n	17b6 <gfx_mono_ssd1306_draw_pixel+0x1a>
}
    17b0:	bc04      	pop	{r2}
    17b2:	4690      	mov	r8, r2
    17b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
    17b6:	08cf      	lsrs	r7, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
    17b8:	00fb      	lsls	r3, r7, #3
    17ba:	1ac9      	subs	r1, r1, r3
    17bc:	2601      	movs	r6, #1
    17be:	408e      	lsls	r6, r1
    17c0:	b2f3      	uxtb	r3, r6
    17c2:	4698      	mov	r8, r3
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
    17c4:	0001      	movs	r1, r0
    17c6:	0038      	movs	r0, r7
    17c8:	4b0c      	ldr	r3, [pc, #48]	; (17fc <gfx_mono_ssd1306_draw_pixel+0x60>)
    17ca:	4798      	blx	r3
    17cc:	0002      	movs	r2, r0
	switch (color) {
    17ce:	2d01      	cmp	r5, #1
    17d0:	d009      	beq.n	17e6 <gfx_mono_ssd1306_draw_pixel+0x4a>
    17d2:	2d00      	cmp	r5, #0
    17d4:	d00b      	beq.n	17ee <gfx_mono_ssd1306_draw_pixel+0x52>
    17d6:	2d02      	cmp	r5, #2
    17d8:	d00c      	beq.n	17f4 <gfx_mono_ssd1306_draw_pixel+0x58>
	gfx_mono_put_byte(page, x, pixel_value);
    17da:	2300      	movs	r3, #0
    17dc:	0021      	movs	r1, r4
    17de:	0038      	movs	r0, r7
    17e0:	4c07      	ldr	r4, [pc, #28]	; (1800 <gfx_mono_ssd1306_draw_pixel+0x64>)
    17e2:	47a0      	blx	r4
    17e4:	e7e4      	b.n	17b0 <gfx_mono_ssd1306_draw_pixel+0x14>
		pixel_value |= pixel_mask;
    17e6:	4643      	mov	r3, r8
    17e8:	4303      	orrs	r3, r0
    17ea:	b2da      	uxtb	r2, r3
		break;
    17ec:	e7f5      	b.n	17da <gfx_mono_ssd1306_draw_pixel+0x3e>
		pixel_value &= ~pixel_mask;
    17ee:	43b0      	bics	r0, r6
    17f0:	b2c2      	uxtb	r2, r0
		break;
    17f2:	e7f2      	b.n	17da <gfx_mono_ssd1306_draw_pixel+0x3e>
		pixel_value ^= pixel_mask;
    17f4:	4643      	mov	r3, r8
    17f6:	4043      	eors	r3, r0
    17f8:	b2da      	uxtb	r2, r3
		break;
    17fa:	e7ee      	b.n	17da <gfx_mono_ssd1306_draw_pixel+0x3e>
    17fc:	000014d1 	.word	0x000014d1
    1800:	000016fd 	.word	0x000016fd

00001804 <gfx_mono_ssd1306_get_byte>:
{
    1804:	b510      	push	{r4, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
    1806:	4b01      	ldr	r3, [pc, #4]	; (180c <gfx_mono_ssd1306_get_byte+0x8>)
    1808:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
    180a:	bd10      	pop	{r4, pc}
    180c:	000014d1 	.word	0x000014d1

00001810 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    1810:	4b0c      	ldr	r3, [pc, #48]	; (1844 <cpu_irq_enter_critical+0x34>)
    1812:	681b      	ldr	r3, [r3, #0]
    1814:	2b00      	cmp	r3, #0
    1816:	d106      	bne.n	1826 <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1818:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    181c:	2b00      	cmp	r3, #0
    181e:	d007      	beq.n	1830 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    1820:	2200      	movs	r2, #0
    1822:	4b09      	ldr	r3, [pc, #36]	; (1848 <cpu_irq_enter_critical+0x38>)
    1824:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    1826:	4a07      	ldr	r2, [pc, #28]	; (1844 <cpu_irq_enter_critical+0x34>)
    1828:	6813      	ldr	r3, [r2, #0]
    182a:	3301      	adds	r3, #1
    182c:	6013      	str	r3, [r2, #0]
}
    182e:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    1830:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    1832:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    1836:	2200      	movs	r2, #0
    1838:	4b04      	ldr	r3, [pc, #16]	; (184c <cpu_irq_enter_critical+0x3c>)
    183a:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    183c:	3201      	adds	r2, #1
    183e:	4b02      	ldr	r3, [pc, #8]	; (1848 <cpu_irq_enter_critical+0x38>)
    1840:	701a      	strb	r2, [r3, #0]
    1842:	e7f0      	b.n	1826 <cpu_irq_enter_critical+0x16>
    1844:	2000058c 	.word	0x2000058c
    1848:	20000590 	.word	0x20000590
    184c:	20000014 	.word	0x20000014

00001850 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    1850:	4b08      	ldr	r3, [pc, #32]	; (1874 <cpu_irq_leave_critical+0x24>)
    1852:	681a      	ldr	r2, [r3, #0]
    1854:	3a01      	subs	r2, #1
    1856:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    1858:	681b      	ldr	r3, [r3, #0]
    185a:	2b00      	cmp	r3, #0
    185c:	d109      	bne.n	1872 <cpu_irq_leave_critical+0x22>
    185e:	4b06      	ldr	r3, [pc, #24]	; (1878 <cpu_irq_leave_critical+0x28>)
    1860:	781b      	ldrb	r3, [r3, #0]
    1862:	2b00      	cmp	r3, #0
    1864:	d005      	beq.n	1872 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    1866:	2201      	movs	r2, #1
    1868:	4b04      	ldr	r3, [pc, #16]	; (187c <cpu_irq_leave_critical+0x2c>)
    186a:	701a      	strb	r2, [r3, #0]
    186c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    1870:	b662      	cpsie	i
	}
}
    1872:	4770      	bx	lr
    1874:	2000058c 	.word	0x2000058c
    1878:	20000590 	.word	0x20000590
    187c:	20000014 	.word	0x20000014

00001880 <system_board_init>:




void system_board_init(void)
{
    1880:	b5f0      	push	{r4, r5, r6, r7, lr}
    1882:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    1884:	ac01      	add	r4, sp, #4
    1886:	2501      	movs	r5, #1
    1888:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    188a:	2700      	movs	r7, #0
    188c:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    188e:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    1890:	0021      	movs	r1, r4
    1892:	2013      	movs	r0, #19
    1894:	4e06      	ldr	r6, [pc, #24]	; (18b0 <system_board_init+0x30>)
    1896:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
    1898:	2280      	movs	r2, #128	; 0x80
    189a:	0312      	lsls	r2, r2, #12
    189c:	4b05      	ldr	r3, [pc, #20]	; (18b4 <system_board_init+0x34>)
    189e:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    18a0:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    18a2:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    18a4:	0021      	movs	r1, r4
    18a6:	201c      	movs	r0, #28
    18a8:	47b0      	blx	r6
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
#endif

}
    18aa:	b003      	add	sp, #12
    18ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    18ae:	46c0      	nop			; (mov r8, r8)
    18b0:	000018b9 	.word	0x000018b9
    18b4:	41004400 	.word	0x41004400

000018b8 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    18b8:	b500      	push	{lr}
    18ba:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    18bc:	ab01      	add	r3, sp, #4
    18be:	2280      	movs	r2, #128	; 0x80
    18c0:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    18c2:	780a      	ldrb	r2, [r1, #0]
    18c4:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    18c6:	784a      	ldrb	r2, [r1, #1]
    18c8:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    18ca:	788a      	ldrb	r2, [r1, #2]
    18cc:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    18ce:	0019      	movs	r1, r3
    18d0:	4b01      	ldr	r3, [pc, #4]	; (18d8 <port_pin_set_config+0x20>)
    18d2:	4798      	blx	r3
}
    18d4:	b003      	add	sp, #12
    18d6:	bd00      	pop	{pc}
    18d8:	00002d59 	.word	0x00002d59

000018dc <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    18dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    18de:	46de      	mov	lr, fp
    18e0:	4657      	mov	r7, sl
    18e2:	464e      	mov	r6, r9
    18e4:	4645      	mov	r5, r8
    18e6:	b5e0      	push	{r5, r6, r7, lr}
    18e8:	b087      	sub	sp, #28
    18ea:	4680      	mov	r8, r0
    18ec:	9104      	str	r1, [sp, #16]
    18ee:	0016      	movs	r6, r2
    18f0:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    18f2:	2200      	movs	r2, #0
    18f4:	2300      	movs	r3, #0
    18f6:	2100      	movs	r1, #0
    18f8:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
    18fa:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    18fc:	2001      	movs	r0, #1
    18fe:	0021      	movs	r1, r4
    1900:	9600      	str	r6, [sp, #0]
    1902:	9701      	str	r7, [sp, #4]
    1904:	465c      	mov	r4, fp
    1906:	9403      	str	r4, [sp, #12]
    1908:	4644      	mov	r4, r8
    190a:	9405      	str	r4, [sp, #20]
    190c:	e013      	b.n	1936 <long_division+0x5a>
    190e:	2420      	movs	r4, #32
    1910:	1a64      	subs	r4, r4, r1
    1912:	0005      	movs	r5, r0
    1914:	40e5      	lsrs	r5, r4
    1916:	46a8      	mov	r8, r5
    1918:	e014      	b.n	1944 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
    191a:	9c00      	ldr	r4, [sp, #0]
    191c:	9d01      	ldr	r5, [sp, #4]
    191e:	1b12      	subs	r2, r2, r4
    1920:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    1922:	465c      	mov	r4, fp
    1924:	464d      	mov	r5, r9
    1926:	432c      	orrs	r4, r5
    1928:	46a3      	mov	fp, r4
    192a:	9c03      	ldr	r4, [sp, #12]
    192c:	4645      	mov	r5, r8
    192e:	432c      	orrs	r4, r5
    1930:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
    1932:	3901      	subs	r1, #1
    1934:	d325      	bcc.n	1982 <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
    1936:	2420      	movs	r4, #32
    1938:	4264      	negs	r4, r4
    193a:	190c      	adds	r4, r1, r4
    193c:	d4e7      	bmi.n	190e <long_division+0x32>
    193e:	0005      	movs	r5, r0
    1940:	40a5      	lsls	r5, r4
    1942:	46a8      	mov	r8, r5
    1944:	0004      	movs	r4, r0
    1946:	408c      	lsls	r4, r1
    1948:	46a1      	mov	r9, r4
		r = r << 1;
    194a:	1892      	adds	r2, r2, r2
    194c:	415b      	adcs	r3, r3
    194e:	0014      	movs	r4, r2
    1950:	001d      	movs	r5, r3
		if (n & bit_shift) {
    1952:	9e05      	ldr	r6, [sp, #20]
    1954:	464f      	mov	r7, r9
    1956:	403e      	ands	r6, r7
    1958:	46b4      	mov	ip, r6
    195a:	9e04      	ldr	r6, [sp, #16]
    195c:	4647      	mov	r7, r8
    195e:	403e      	ands	r6, r7
    1960:	46b2      	mov	sl, r6
    1962:	4666      	mov	r6, ip
    1964:	4657      	mov	r7, sl
    1966:	433e      	orrs	r6, r7
    1968:	d003      	beq.n	1972 <long_division+0x96>
			r |= 0x01;
    196a:	0006      	movs	r6, r0
    196c:	4326      	orrs	r6, r4
    196e:	0032      	movs	r2, r6
    1970:	002b      	movs	r3, r5
		if (r >= d) {
    1972:	9c00      	ldr	r4, [sp, #0]
    1974:	9d01      	ldr	r5, [sp, #4]
    1976:	429d      	cmp	r5, r3
    1978:	d8db      	bhi.n	1932 <long_division+0x56>
    197a:	d1ce      	bne.n	191a <long_division+0x3e>
    197c:	4294      	cmp	r4, r2
    197e:	d8d8      	bhi.n	1932 <long_division+0x56>
    1980:	e7cb      	b.n	191a <long_division+0x3e>
    1982:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
    1984:	4658      	mov	r0, fp
    1986:	0019      	movs	r1, r3
    1988:	b007      	add	sp, #28
    198a:	bc3c      	pop	{r2, r3, r4, r5}
    198c:	4690      	mov	r8, r2
    198e:	4699      	mov	r9, r3
    1990:	46a2      	mov	sl, r4
    1992:	46ab      	mov	fp, r5
    1994:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001996 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    1996:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1998:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    199a:	2340      	movs	r3, #64	; 0x40
    199c:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    199e:	4281      	cmp	r1, r0
    19a0:	d202      	bcs.n	19a8 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    19a2:	0018      	movs	r0, r3
    19a4:	bd10      	pop	{r4, pc}
		baud_calculated++;
    19a6:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    19a8:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    19aa:	1c63      	adds	r3, r4, #1
    19ac:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    19ae:	4288      	cmp	r0, r1
    19b0:	d9f9      	bls.n	19a6 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    19b2:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    19b4:	2cff      	cmp	r4, #255	; 0xff
    19b6:	d8f4      	bhi.n	19a2 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    19b8:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    19ba:	2300      	movs	r3, #0
    19bc:	e7f1      	b.n	19a2 <_sercom_get_sync_baud_val+0xc>
	...

000019c0 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    19c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    19c2:	b083      	sub	sp, #12
    19c4:	000f      	movs	r7, r1
    19c6:	0016      	movs	r6, r2
    19c8:	aa08      	add	r2, sp, #32
    19ca:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    19cc:	0004      	movs	r4, r0
    19ce:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    19d0:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    19d2:	42bc      	cmp	r4, r7
    19d4:	d902      	bls.n	19dc <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    19d6:	0010      	movs	r0, r2
    19d8:	b003      	add	sp, #12
    19da:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    19dc:	2b00      	cmp	r3, #0
    19de:	d114      	bne.n	1a0a <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    19e0:	0002      	movs	r2, r0
    19e2:	0008      	movs	r0, r1
    19e4:	2100      	movs	r1, #0
    19e6:	4c19      	ldr	r4, [pc, #100]	; (1a4c <_sercom_get_async_baud_val+0x8c>)
    19e8:	47a0      	blx	r4
    19ea:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
    19ec:	003a      	movs	r2, r7
    19ee:	2300      	movs	r3, #0
    19f0:	2000      	movs	r0, #0
    19f2:	4c17      	ldr	r4, [pc, #92]	; (1a50 <_sercom_get_async_baud_val+0x90>)
    19f4:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
    19f6:	2200      	movs	r2, #0
    19f8:	2301      	movs	r3, #1
    19fa:	1a12      	subs	r2, r2, r0
    19fc:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    19fe:	0c12      	lsrs	r2, r2, #16
    1a00:	041b      	lsls	r3, r3, #16
    1a02:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    1a04:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
    1a06:	2200      	movs	r2, #0
    1a08:	e7e5      	b.n	19d6 <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
    1a0a:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    1a0c:	2b01      	cmp	r3, #1
    1a0e:	d1f9      	bne.n	1a04 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
    1a10:	000a      	movs	r2, r1
    1a12:	2300      	movs	r3, #0
    1a14:	2100      	movs	r1, #0
    1a16:	4c0d      	ldr	r4, [pc, #52]	; (1a4c <_sercom_get_async_baud_val+0x8c>)
    1a18:	47a0      	blx	r4
    1a1a:	0002      	movs	r2, r0
    1a1c:	000b      	movs	r3, r1
    1a1e:	9200      	str	r2, [sp, #0]
    1a20:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
    1a22:	0038      	movs	r0, r7
    1a24:	2100      	movs	r1, #0
    1a26:	4c0a      	ldr	r4, [pc, #40]	; (1a50 <_sercom_get_async_baud_val+0x90>)
    1a28:	47a0      	blx	r4
    1a2a:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
    1a2c:	2380      	movs	r3, #128	; 0x80
    1a2e:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1a30:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
    1a32:	4298      	cmp	r0, r3
    1a34:	d8cf      	bhi.n	19d6 <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    1a36:	0f79      	lsrs	r1, r7, #29
    1a38:	00f8      	lsls	r0, r7, #3
    1a3a:	9a00      	ldr	r2, [sp, #0]
    1a3c:	9b01      	ldr	r3, [sp, #4]
    1a3e:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
    1a40:	00ea      	lsls	r2, r5, #3
    1a42:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
    1a44:	b2d2      	uxtb	r2, r2
    1a46:	0352      	lsls	r2, r2, #13
    1a48:	432a      	orrs	r2, r5
    1a4a:	e7db      	b.n	1a04 <_sercom_get_async_baud_val+0x44>
    1a4c:	00003a51 	.word	0x00003a51
    1a50:	000018dd 	.word	0x000018dd

00001a54 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1a54:	b510      	push	{r4, lr}
    1a56:	b082      	sub	sp, #8
    1a58:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    1a5a:	4b0e      	ldr	r3, [pc, #56]	; (1a94 <sercom_set_gclk_generator+0x40>)
    1a5c:	781b      	ldrb	r3, [r3, #0]
    1a5e:	2b00      	cmp	r3, #0
    1a60:	d007      	beq.n	1a72 <sercom_set_gclk_generator+0x1e>
    1a62:	2900      	cmp	r1, #0
    1a64:	d105      	bne.n	1a72 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    1a66:	4b0b      	ldr	r3, [pc, #44]	; (1a94 <sercom_set_gclk_generator+0x40>)
    1a68:	785b      	ldrb	r3, [r3, #1]
    1a6a:	4283      	cmp	r3, r0
    1a6c:	d010      	beq.n	1a90 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    1a6e:	201d      	movs	r0, #29
    1a70:	e00c      	b.n	1a8c <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    1a72:	a901      	add	r1, sp, #4
    1a74:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1a76:	2013      	movs	r0, #19
    1a78:	4b07      	ldr	r3, [pc, #28]	; (1a98 <sercom_set_gclk_generator+0x44>)
    1a7a:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1a7c:	2013      	movs	r0, #19
    1a7e:	4b07      	ldr	r3, [pc, #28]	; (1a9c <sercom_set_gclk_generator+0x48>)
    1a80:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    1a82:	4b04      	ldr	r3, [pc, #16]	; (1a94 <sercom_set_gclk_generator+0x40>)
    1a84:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1a86:	2201      	movs	r2, #1
    1a88:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    1a8a:	2000      	movs	r0, #0
}
    1a8c:	b002      	add	sp, #8
    1a8e:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    1a90:	2000      	movs	r0, #0
    1a92:	e7fb      	b.n	1a8c <sercom_set_gclk_generator+0x38>
    1a94:	20000594 	.word	0x20000594
    1a98:	00002c61 	.word	0x00002c61
    1a9c:	00002bd5 	.word	0x00002bd5

00001aa0 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1aa0:	4b40      	ldr	r3, [pc, #256]	; (1ba4 <_sercom_get_default_pad+0x104>)
    1aa2:	4298      	cmp	r0, r3
    1aa4:	d031      	beq.n	1b0a <_sercom_get_default_pad+0x6a>
    1aa6:	d90a      	bls.n	1abe <_sercom_get_default_pad+0x1e>
    1aa8:	4b3f      	ldr	r3, [pc, #252]	; (1ba8 <_sercom_get_default_pad+0x108>)
    1aaa:	4298      	cmp	r0, r3
    1aac:	d04d      	beq.n	1b4a <_sercom_get_default_pad+0xaa>
    1aae:	4b3f      	ldr	r3, [pc, #252]	; (1bac <_sercom_get_default_pad+0x10c>)
    1ab0:	4298      	cmp	r0, r3
    1ab2:	d05a      	beq.n	1b6a <_sercom_get_default_pad+0xca>
    1ab4:	4b3e      	ldr	r3, [pc, #248]	; (1bb0 <_sercom_get_default_pad+0x110>)
    1ab6:	4298      	cmp	r0, r3
    1ab8:	d037      	beq.n	1b2a <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    1aba:	2000      	movs	r0, #0
}
    1abc:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    1abe:	4b3d      	ldr	r3, [pc, #244]	; (1bb4 <_sercom_get_default_pad+0x114>)
    1ac0:	4298      	cmp	r0, r3
    1ac2:	d00c      	beq.n	1ade <_sercom_get_default_pad+0x3e>
    1ac4:	4b3c      	ldr	r3, [pc, #240]	; (1bb8 <_sercom_get_default_pad+0x118>)
    1ac6:	4298      	cmp	r0, r3
    1ac8:	d1f7      	bne.n	1aba <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1aca:	2901      	cmp	r1, #1
    1acc:	d017      	beq.n	1afe <_sercom_get_default_pad+0x5e>
    1ace:	2900      	cmp	r1, #0
    1ad0:	d05d      	beq.n	1b8e <_sercom_get_default_pad+0xee>
    1ad2:	2902      	cmp	r1, #2
    1ad4:	d015      	beq.n	1b02 <_sercom_get_default_pad+0x62>
    1ad6:	2903      	cmp	r1, #3
    1ad8:	d015      	beq.n	1b06 <_sercom_get_default_pad+0x66>
	return 0;
    1ada:	2000      	movs	r0, #0
    1adc:	e7ee      	b.n	1abc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1ade:	2901      	cmp	r1, #1
    1ae0:	d007      	beq.n	1af2 <_sercom_get_default_pad+0x52>
    1ae2:	2900      	cmp	r1, #0
    1ae4:	d051      	beq.n	1b8a <_sercom_get_default_pad+0xea>
    1ae6:	2902      	cmp	r1, #2
    1ae8:	d005      	beq.n	1af6 <_sercom_get_default_pad+0x56>
    1aea:	2903      	cmp	r1, #3
    1aec:	d005      	beq.n	1afa <_sercom_get_default_pad+0x5a>
	return 0;
    1aee:	2000      	movs	r0, #0
    1af0:	e7e4      	b.n	1abc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1af2:	4832      	ldr	r0, [pc, #200]	; (1bbc <_sercom_get_default_pad+0x11c>)
    1af4:	e7e2      	b.n	1abc <_sercom_get_default_pad+0x1c>
    1af6:	4832      	ldr	r0, [pc, #200]	; (1bc0 <_sercom_get_default_pad+0x120>)
    1af8:	e7e0      	b.n	1abc <_sercom_get_default_pad+0x1c>
    1afa:	4832      	ldr	r0, [pc, #200]	; (1bc4 <_sercom_get_default_pad+0x124>)
    1afc:	e7de      	b.n	1abc <_sercom_get_default_pad+0x1c>
    1afe:	4832      	ldr	r0, [pc, #200]	; (1bc8 <_sercom_get_default_pad+0x128>)
    1b00:	e7dc      	b.n	1abc <_sercom_get_default_pad+0x1c>
    1b02:	4832      	ldr	r0, [pc, #200]	; (1bcc <_sercom_get_default_pad+0x12c>)
    1b04:	e7da      	b.n	1abc <_sercom_get_default_pad+0x1c>
    1b06:	4832      	ldr	r0, [pc, #200]	; (1bd0 <_sercom_get_default_pad+0x130>)
    1b08:	e7d8      	b.n	1abc <_sercom_get_default_pad+0x1c>
    1b0a:	2901      	cmp	r1, #1
    1b0c:	d007      	beq.n	1b1e <_sercom_get_default_pad+0x7e>
    1b0e:	2900      	cmp	r1, #0
    1b10:	d03f      	beq.n	1b92 <_sercom_get_default_pad+0xf2>
    1b12:	2902      	cmp	r1, #2
    1b14:	d005      	beq.n	1b22 <_sercom_get_default_pad+0x82>
    1b16:	2903      	cmp	r1, #3
    1b18:	d005      	beq.n	1b26 <_sercom_get_default_pad+0x86>
	return 0;
    1b1a:	2000      	movs	r0, #0
    1b1c:	e7ce      	b.n	1abc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1b1e:	482d      	ldr	r0, [pc, #180]	; (1bd4 <_sercom_get_default_pad+0x134>)
    1b20:	e7cc      	b.n	1abc <_sercom_get_default_pad+0x1c>
    1b22:	482d      	ldr	r0, [pc, #180]	; (1bd8 <_sercom_get_default_pad+0x138>)
    1b24:	e7ca      	b.n	1abc <_sercom_get_default_pad+0x1c>
    1b26:	482d      	ldr	r0, [pc, #180]	; (1bdc <_sercom_get_default_pad+0x13c>)
    1b28:	e7c8      	b.n	1abc <_sercom_get_default_pad+0x1c>
    1b2a:	2901      	cmp	r1, #1
    1b2c:	d007      	beq.n	1b3e <_sercom_get_default_pad+0x9e>
    1b2e:	2900      	cmp	r1, #0
    1b30:	d031      	beq.n	1b96 <_sercom_get_default_pad+0xf6>
    1b32:	2902      	cmp	r1, #2
    1b34:	d005      	beq.n	1b42 <_sercom_get_default_pad+0xa2>
    1b36:	2903      	cmp	r1, #3
    1b38:	d005      	beq.n	1b46 <_sercom_get_default_pad+0xa6>
	return 0;
    1b3a:	2000      	movs	r0, #0
    1b3c:	e7be      	b.n	1abc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1b3e:	4828      	ldr	r0, [pc, #160]	; (1be0 <_sercom_get_default_pad+0x140>)
    1b40:	e7bc      	b.n	1abc <_sercom_get_default_pad+0x1c>
    1b42:	4828      	ldr	r0, [pc, #160]	; (1be4 <_sercom_get_default_pad+0x144>)
    1b44:	e7ba      	b.n	1abc <_sercom_get_default_pad+0x1c>
    1b46:	4828      	ldr	r0, [pc, #160]	; (1be8 <_sercom_get_default_pad+0x148>)
    1b48:	e7b8      	b.n	1abc <_sercom_get_default_pad+0x1c>
    1b4a:	2901      	cmp	r1, #1
    1b4c:	d007      	beq.n	1b5e <_sercom_get_default_pad+0xbe>
    1b4e:	2900      	cmp	r1, #0
    1b50:	d023      	beq.n	1b9a <_sercom_get_default_pad+0xfa>
    1b52:	2902      	cmp	r1, #2
    1b54:	d005      	beq.n	1b62 <_sercom_get_default_pad+0xc2>
    1b56:	2903      	cmp	r1, #3
    1b58:	d005      	beq.n	1b66 <_sercom_get_default_pad+0xc6>
	return 0;
    1b5a:	2000      	movs	r0, #0
    1b5c:	e7ae      	b.n	1abc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1b5e:	4823      	ldr	r0, [pc, #140]	; (1bec <_sercom_get_default_pad+0x14c>)
    1b60:	e7ac      	b.n	1abc <_sercom_get_default_pad+0x1c>
    1b62:	4823      	ldr	r0, [pc, #140]	; (1bf0 <_sercom_get_default_pad+0x150>)
    1b64:	e7aa      	b.n	1abc <_sercom_get_default_pad+0x1c>
    1b66:	4823      	ldr	r0, [pc, #140]	; (1bf4 <_sercom_get_default_pad+0x154>)
    1b68:	e7a8      	b.n	1abc <_sercom_get_default_pad+0x1c>
    1b6a:	2901      	cmp	r1, #1
    1b6c:	d007      	beq.n	1b7e <_sercom_get_default_pad+0xde>
    1b6e:	2900      	cmp	r1, #0
    1b70:	d015      	beq.n	1b9e <_sercom_get_default_pad+0xfe>
    1b72:	2902      	cmp	r1, #2
    1b74:	d005      	beq.n	1b82 <_sercom_get_default_pad+0xe2>
    1b76:	2903      	cmp	r1, #3
    1b78:	d005      	beq.n	1b86 <_sercom_get_default_pad+0xe6>
	return 0;
    1b7a:	2000      	movs	r0, #0
    1b7c:	e79e      	b.n	1abc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1b7e:	481e      	ldr	r0, [pc, #120]	; (1bf8 <_sercom_get_default_pad+0x158>)
    1b80:	e79c      	b.n	1abc <_sercom_get_default_pad+0x1c>
    1b82:	481e      	ldr	r0, [pc, #120]	; (1bfc <_sercom_get_default_pad+0x15c>)
    1b84:	e79a      	b.n	1abc <_sercom_get_default_pad+0x1c>
    1b86:	481e      	ldr	r0, [pc, #120]	; (1c00 <_sercom_get_default_pad+0x160>)
    1b88:	e798      	b.n	1abc <_sercom_get_default_pad+0x1c>
    1b8a:	481e      	ldr	r0, [pc, #120]	; (1c04 <_sercom_get_default_pad+0x164>)
    1b8c:	e796      	b.n	1abc <_sercom_get_default_pad+0x1c>
    1b8e:	2003      	movs	r0, #3
    1b90:	e794      	b.n	1abc <_sercom_get_default_pad+0x1c>
    1b92:	481d      	ldr	r0, [pc, #116]	; (1c08 <_sercom_get_default_pad+0x168>)
    1b94:	e792      	b.n	1abc <_sercom_get_default_pad+0x1c>
    1b96:	481d      	ldr	r0, [pc, #116]	; (1c0c <_sercom_get_default_pad+0x16c>)
    1b98:	e790      	b.n	1abc <_sercom_get_default_pad+0x1c>
    1b9a:	481d      	ldr	r0, [pc, #116]	; (1c10 <_sercom_get_default_pad+0x170>)
    1b9c:	e78e      	b.n	1abc <_sercom_get_default_pad+0x1c>
    1b9e:	481d      	ldr	r0, [pc, #116]	; (1c14 <_sercom_get_default_pad+0x174>)
    1ba0:	e78c      	b.n	1abc <_sercom_get_default_pad+0x1c>
    1ba2:	46c0      	nop			; (mov r8, r8)
    1ba4:	42001000 	.word	0x42001000
    1ba8:	42001800 	.word	0x42001800
    1bac:	42001c00 	.word	0x42001c00
    1bb0:	42001400 	.word	0x42001400
    1bb4:	42000800 	.word	0x42000800
    1bb8:	42000c00 	.word	0x42000c00
    1bbc:	00050003 	.word	0x00050003
    1bc0:	00060003 	.word	0x00060003
    1bc4:	00070003 	.word	0x00070003
    1bc8:	00010003 	.word	0x00010003
    1bcc:	001e0003 	.word	0x001e0003
    1bd0:	001f0003 	.word	0x001f0003
    1bd4:	000d0002 	.word	0x000d0002
    1bd8:	000e0002 	.word	0x000e0002
    1bdc:	000f0002 	.word	0x000f0002
    1be0:	00110003 	.word	0x00110003
    1be4:	00120003 	.word	0x00120003
    1be8:	00130003 	.word	0x00130003
    1bec:	003f0005 	.word	0x003f0005
    1bf0:	003e0005 	.word	0x003e0005
    1bf4:	00520005 	.word	0x00520005
    1bf8:	00170003 	.word	0x00170003
    1bfc:	00180003 	.word	0x00180003
    1c00:	00190003 	.word	0x00190003
    1c04:	00040003 	.word	0x00040003
    1c08:	000c0002 	.word	0x000c0002
    1c0c:	00100003 	.word	0x00100003
    1c10:	00530005 	.word	0x00530005
    1c14:	00160003 	.word	0x00160003

00001c18 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1c18:	b530      	push	{r4, r5, lr}
    1c1a:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1c1c:	4b0b      	ldr	r3, [pc, #44]	; (1c4c <_sercom_get_sercom_inst_index+0x34>)
    1c1e:	466a      	mov	r2, sp
    1c20:	cb32      	ldmia	r3!, {r1, r4, r5}
    1c22:	c232      	stmia	r2!, {r1, r4, r5}
    1c24:	cb32      	ldmia	r3!, {r1, r4, r5}
    1c26:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1c28:	9b00      	ldr	r3, [sp, #0]
    1c2a:	4283      	cmp	r3, r0
    1c2c:	d00b      	beq.n	1c46 <_sercom_get_sercom_inst_index+0x2e>
    1c2e:	2301      	movs	r3, #1
    1c30:	009a      	lsls	r2, r3, #2
    1c32:	4669      	mov	r1, sp
    1c34:	5852      	ldr	r2, [r2, r1]
    1c36:	4282      	cmp	r2, r0
    1c38:	d006      	beq.n	1c48 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1c3a:	3301      	adds	r3, #1
    1c3c:	2b06      	cmp	r3, #6
    1c3e:	d1f7      	bne.n	1c30 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1c40:	2000      	movs	r0, #0
}
    1c42:	b007      	add	sp, #28
    1c44:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1c46:	2300      	movs	r3, #0
			return i;
    1c48:	b2d8      	uxtb	r0, r3
    1c4a:	e7fa      	b.n	1c42 <_sercom_get_sercom_inst_index+0x2a>
    1c4c:	00006764 	.word	0x00006764

00001c50 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    1c50:	4770      	bx	lr
	...

00001c54 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1c54:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    1c56:	4b0a      	ldr	r3, [pc, #40]	; (1c80 <_sercom_set_handler+0x2c>)
    1c58:	781b      	ldrb	r3, [r3, #0]
    1c5a:	2b00      	cmp	r3, #0
    1c5c:	d10c      	bne.n	1c78 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1c5e:	4f09      	ldr	r7, [pc, #36]	; (1c84 <_sercom_set_handler+0x30>)
    1c60:	4e09      	ldr	r6, [pc, #36]	; (1c88 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    1c62:	4d0a      	ldr	r5, [pc, #40]	; (1c8c <_sercom_set_handler+0x38>)
    1c64:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1c66:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    1c68:	195a      	adds	r2, r3, r5
    1c6a:	6014      	str	r4, [r2, #0]
    1c6c:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1c6e:	2b18      	cmp	r3, #24
    1c70:	d1f9      	bne.n	1c66 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    1c72:	2201      	movs	r2, #1
    1c74:	4b02      	ldr	r3, [pc, #8]	; (1c80 <_sercom_set_handler+0x2c>)
    1c76:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1c78:	0080      	lsls	r0, r0, #2
    1c7a:	4b02      	ldr	r3, [pc, #8]	; (1c84 <_sercom_set_handler+0x30>)
    1c7c:	50c1      	str	r1, [r0, r3]
}
    1c7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1c80:	20000596 	.word	0x20000596
    1c84:	20000598 	.word	0x20000598
    1c88:	00001c51 	.word	0x00001c51
    1c8c:	200006f4 	.word	0x200006f4

00001c90 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    1c90:	b500      	push	{lr}
    1c92:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    1c94:	2309      	movs	r3, #9
    1c96:	466a      	mov	r2, sp
    1c98:	7013      	strb	r3, [r2, #0]
    1c9a:	3301      	adds	r3, #1
    1c9c:	7053      	strb	r3, [r2, #1]
    1c9e:	3301      	adds	r3, #1
    1ca0:	7093      	strb	r3, [r2, #2]
    1ca2:	3301      	adds	r3, #1
    1ca4:	70d3      	strb	r3, [r2, #3]
    1ca6:	3301      	adds	r3, #1
    1ca8:	7113      	strb	r3, [r2, #4]
    1caa:	3301      	adds	r3, #1
    1cac:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    1cae:	4b03      	ldr	r3, [pc, #12]	; (1cbc <_sercom_get_interrupt_vector+0x2c>)
    1cb0:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    1cb2:	466b      	mov	r3, sp
    1cb4:	5618      	ldrsb	r0, [r3, r0]
}
    1cb6:	b003      	add	sp, #12
    1cb8:	bd00      	pop	{pc}
    1cba:	46c0      	nop			; (mov r8, r8)
    1cbc:	00001c19 	.word	0x00001c19

00001cc0 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1cc0:	b510      	push	{r4, lr}
    1cc2:	4b02      	ldr	r3, [pc, #8]	; (1ccc <SERCOM0_Handler+0xc>)
    1cc4:	681b      	ldr	r3, [r3, #0]
    1cc6:	2000      	movs	r0, #0
    1cc8:	4798      	blx	r3
    1cca:	bd10      	pop	{r4, pc}
    1ccc:	20000598 	.word	0x20000598

00001cd0 <SERCOM1_Handler>:
    1cd0:	b510      	push	{r4, lr}
    1cd2:	4b02      	ldr	r3, [pc, #8]	; (1cdc <SERCOM1_Handler+0xc>)
    1cd4:	685b      	ldr	r3, [r3, #4]
    1cd6:	2001      	movs	r0, #1
    1cd8:	4798      	blx	r3
    1cda:	bd10      	pop	{r4, pc}
    1cdc:	20000598 	.word	0x20000598

00001ce0 <SERCOM2_Handler>:
    1ce0:	b510      	push	{r4, lr}
    1ce2:	4b02      	ldr	r3, [pc, #8]	; (1cec <SERCOM2_Handler+0xc>)
    1ce4:	689b      	ldr	r3, [r3, #8]
    1ce6:	2002      	movs	r0, #2
    1ce8:	4798      	blx	r3
    1cea:	bd10      	pop	{r4, pc}
    1cec:	20000598 	.word	0x20000598

00001cf0 <SERCOM3_Handler>:
    1cf0:	b510      	push	{r4, lr}
    1cf2:	4b02      	ldr	r3, [pc, #8]	; (1cfc <SERCOM3_Handler+0xc>)
    1cf4:	68db      	ldr	r3, [r3, #12]
    1cf6:	2003      	movs	r0, #3
    1cf8:	4798      	blx	r3
    1cfa:	bd10      	pop	{r4, pc}
    1cfc:	20000598 	.word	0x20000598

00001d00 <SERCOM4_Handler>:
    1d00:	b510      	push	{r4, lr}
    1d02:	4b02      	ldr	r3, [pc, #8]	; (1d0c <SERCOM4_Handler+0xc>)
    1d04:	691b      	ldr	r3, [r3, #16]
    1d06:	2004      	movs	r0, #4
    1d08:	4798      	blx	r3
    1d0a:	bd10      	pop	{r4, pc}
    1d0c:	20000598 	.word	0x20000598

00001d10 <SERCOM5_Handler>:
    1d10:	b510      	push	{r4, lr}
    1d12:	4b02      	ldr	r3, [pc, #8]	; (1d1c <SERCOM5_Handler+0xc>)
    1d14:	695b      	ldr	r3, [r3, #20]
    1d16:	2005      	movs	r0, #5
    1d18:	4798      	blx	r3
    1d1a:	bd10      	pop	{r4, pc}
    1d1c:	20000598 	.word	0x20000598

00001d20 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    1d20:	b5f0      	push	{r4, r5, r6, r7, lr}
    1d22:	b08b      	sub	sp, #44	; 0x2c
    1d24:	0005      	movs	r5, r0
    1d26:	000c      	movs	r4, r1
    1d28:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    1d2a:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    1d2c:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    1d2e:	201c      	movs	r0, #28
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    1d30:	079b      	lsls	r3, r3, #30
    1d32:	d501      	bpl.n	1d38 <spi_init+0x18>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    1d34:	b00b      	add	sp, #44	; 0x2c
    1d36:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    1d38:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    1d3a:	3817      	subs	r0, #23
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    1d3c:	07db      	lsls	r3, r3, #31
    1d3e:	d4f9      	bmi.n	1d34 <spi_init+0x14>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1d40:	0008      	movs	r0, r1
    1d42:	4b60      	ldr	r3, [pc, #384]	; (1ec4 <spi_init+0x1a4>)
    1d44:	4798      	blx	r3
			PM->APBCMASK.reg |= mask;
    1d46:	4a60      	ldr	r2, [pc, #384]	; (1ec8 <spi_init+0x1a8>)
    1d48:	6a11      	ldr	r1, [r2, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    1d4a:	1c87      	adds	r7, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    1d4c:	2301      	movs	r3, #1
    1d4e:	40bb      	lsls	r3, r7
    1d50:	430b      	orrs	r3, r1
    1d52:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    1d54:	a909      	add	r1, sp, #36	; 0x24
    1d56:	2724      	movs	r7, #36	; 0x24
    1d58:	5df3      	ldrb	r3, [r6, r7]
    1d5a:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1d5c:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1d5e:	b2c3      	uxtb	r3, r0
    1d60:	9301      	str	r3, [sp, #4]
    1d62:	0018      	movs	r0, r3
    1d64:	4b59      	ldr	r3, [pc, #356]	; (1ecc <spi_init+0x1ac>)
    1d66:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1d68:	9801      	ldr	r0, [sp, #4]
    1d6a:	4b59      	ldr	r3, [pc, #356]	; (1ed0 <spi_init+0x1b0>)
    1d6c:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1d6e:	5df0      	ldrb	r0, [r6, r7]
    1d70:	2100      	movs	r1, #0
    1d72:	4b58      	ldr	r3, [pc, #352]	; (1ed4 <spi_init+0x1b4>)
    1d74:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    1d76:	7833      	ldrb	r3, [r6, #0]
    1d78:	2b01      	cmp	r3, #1
    1d7a:	d038      	beq.n	1dee <spi_init+0xce>
    1d7c:	002b      	movs	r3, r5
    1d7e:	330c      	adds	r3, #12
    1d80:	0029      	movs	r1, r5
    1d82:	3128      	adds	r1, #40	; 0x28
		module->callback[i]        = NULL;
    1d84:	2200      	movs	r2, #0
    1d86:	c304      	stmia	r3!, {r2}
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    1d88:	428b      	cmp	r3, r1
    1d8a:	d1fc      	bne.n	1d86 <spi_init+0x66>
	module->tx_buffer_ptr              = NULL;
    1d8c:	2300      	movs	r3, #0
    1d8e:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    1d90:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    1d92:	2400      	movs	r4, #0
    1d94:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    1d96:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
    1d98:	3336      	adds	r3, #54	; 0x36
    1d9a:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
    1d9c:	3301      	adds	r3, #1
    1d9e:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
    1da0:	3301      	adds	r3, #1
    1da2:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
    1da4:	3b35      	subs	r3, #53	; 0x35
    1da6:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
    1da8:	712c      	strb	r4, [r5, #4]
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    1daa:	6828      	ldr	r0, [r5, #0]
    1dac:	4b45      	ldr	r3, [pc, #276]	; (1ec4 <spi_init+0x1a4>)
    1dae:	4798      	blx	r3
    1db0:	0007      	movs	r7, r0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    1db2:	4949      	ldr	r1, [pc, #292]	; (1ed8 <spi_init+0x1b8>)
    1db4:	4b49      	ldr	r3, [pc, #292]	; (1edc <spi_init+0x1bc>)
    1db6:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1db8:	00bf      	lsls	r7, r7, #2
    1dba:	4b49      	ldr	r3, [pc, #292]	; (1ee0 <spi_init+0x1c0>)
    1dbc:	50fd      	str	r5, [r7, r3]
	SercomSpi *const spi_module = &(module->hw->SPI);
    1dbe:	682f      	ldr	r7, [r5, #0]
    1dc0:	ab04      	add	r3, sp, #16
    1dc2:	2280      	movs	r2, #128	; 0x80
    1dc4:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1dc6:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1dc8:	3a7f      	subs	r2, #127	; 0x7f
    1dca:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    1dcc:	70dc      	strb	r4, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
    1dce:	7833      	ldrb	r3, [r6, #0]
    1dd0:	2b00      	cmp	r3, #0
    1dd2:	d102      	bne.n	1dda <spi_init+0xba>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1dd4:	2200      	movs	r2, #0
    1dd6:	ab04      	add	r3, sp, #16
    1dd8:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    1dda:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    1ddc:	9305      	str	r3, [sp, #20]
    1dde:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    1de0:	9306      	str	r3, [sp, #24]
    1de2:	6b33      	ldr	r3, [r6, #48]	; 0x30
    1de4:	9307      	str	r3, [sp, #28]
    1de6:	6b73      	ldr	r3, [r6, #52]	; 0x34
    1de8:	9308      	str	r3, [sp, #32]
    1dea:	2400      	movs	r4, #0
    1dec:	e00b      	b.n	1e06 <spi_init+0xe6>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    1dee:	6823      	ldr	r3, [r4, #0]
    1df0:	220c      	movs	r2, #12
    1df2:	4313      	orrs	r3, r2
    1df4:	6023      	str	r3, [r4, #0]
    1df6:	e7c1      	b.n	1d7c <spi_init+0x5c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1df8:	0038      	movs	r0, r7
    1dfa:	4b3a      	ldr	r3, [pc, #232]	; (1ee4 <spi_init+0x1c4>)
    1dfc:	4798      	blx	r3
    1dfe:	e00a      	b.n	1e16 <spi_init+0xf6>
    1e00:	3401      	adds	r4, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    1e02:	2c04      	cmp	r4, #4
    1e04:	d010      	beq.n	1e28 <spi_init+0x108>
    1e06:	b2e1      	uxtb	r1, r4
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1e08:	00a3      	lsls	r3, r4, #2
    1e0a:	aa02      	add	r2, sp, #8
    1e0c:	200c      	movs	r0, #12
    1e0e:	1812      	adds	r2, r2, r0
    1e10:	58d0      	ldr	r0, [r2, r3]
		if (current_pinmux == PINMUX_DEFAULT) {
    1e12:	2800      	cmp	r0, #0
    1e14:	d0f0      	beq.n	1df8 <spi_init+0xd8>
		if (current_pinmux != PINMUX_UNUSED) {
    1e16:	1c43      	adds	r3, r0, #1
    1e18:	d0f2      	beq.n	1e00 <spi_init+0xe0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1e1a:	a904      	add	r1, sp, #16
    1e1c:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1e1e:	0c00      	lsrs	r0, r0, #16
    1e20:	b2c0      	uxtb	r0, r0
    1e22:	4b31      	ldr	r3, [pc, #196]	; (1ee8 <spi_init+0x1c8>)
    1e24:	4798      	blx	r3
    1e26:	e7eb      	b.n	1e00 <spi_init+0xe0>
	module->mode             = config->mode;
    1e28:	7833      	ldrb	r3, [r6, #0]
    1e2a:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
    1e2c:	7c33      	ldrb	r3, [r6, #16]
    1e2e:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
    1e30:	7cb3      	ldrb	r3, [r6, #18]
    1e32:	71eb      	strb	r3, [r5, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
    1e34:	7d33      	ldrb	r3, [r6, #20]
    1e36:	722b      	strb	r3, [r5, #8]
	uint16_t baud = 0;
    1e38:	2200      	movs	r2, #0
    1e3a:	ab02      	add	r3, sp, #8
    1e3c:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
    1e3e:	7833      	ldrb	r3, [r6, #0]
    1e40:	2b01      	cmp	r3, #1
    1e42:	d028      	beq.n	1e96 <spi_init+0x176>
	ctrla |= config->transfer_mode;
    1e44:	6873      	ldr	r3, [r6, #4]
    1e46:	68b2      	ldr	r2, [r6, #8]
    1e48:	4313      	orrs	r3, r2
	ctrla |= config->mux_setting;
    1e4a:	68f2      	ldr	r2, [r6, #12]
    1e4c:	4313      	orrs	r3, r2
	ctrlb |= config->character_size;
    1e4e:	7c31      	ldrb	r1, [r6, #16]
	if (config->run_in_standby || system_is_debugger_present()) {
    1e50:	7c72      	ldrb	r2, [r6, #17]
    1e52:	2a00      	cmp	r2, #0
    1e54:	d103      	bne.n	1e5e <spi_init+0x13e>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    1e56:	4a25      	ldr	r2, [pc, #148]	; (1eec <spi_init+0x1cc>)
    1e58:	7892      	ldrb	r2, [r2, #2]
    1e5a:	0792      	lsls	r2, r2, #30
    1e5c:	d501      	bpl.n	1e62 <spi_init+0x142>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    1e5e:	2280      	movs	r2, #128	; 0x80
    1e60:	4313      	orrs	r3, r2
	if (config->receiver_enable) {
    1e62:	7cb2      	ldrb	r2, [r6, #18]
    1e64:	2a00      	cmp	r2, #0
    1e66:	d002      	beq.n	1e6e <spi_init+0x14e>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    1e68:	2280      	movs	r2, #128	; 0x80
    1e6a:	0292      	lsls	r2, r2, #10
    1e6c:	4311      	orrs	r1, r2
	if (config->select_slave_low_detect_enable) {
    1e6e:	7cf2      	ldrb	r2, [r6, #19]
    1e70:	2a00      	cmp	r2, #0
    1e72:	d002      	beq.n	1e7a <spi_init+0x15a>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    1e74:	2280      	movs	r2, #128	; 0x80
    1e76:	0092      	lsls	r2, r2, #2
    1e78:	4311      	orrs	r1, r2
	if (config->master_slave_select_enable) {
    1e7a:	7d32      	ldrb	r2, [r6, #20]
    1e7c:	2a00      	cmp	r2, #0
    1e7e:	d002      	beq.n	1e86 <spi_init+0x166>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    1e80:	2280      	movs	r2, #128	; 0x80
    1e82:	0192      	lsls	r2, r2, #6
    1e84:	4311      	orrs	r1, r2
	spi_module->CTRLA.reg |= ctrla;
    1e86:	683a      	ldr	r2, [r7, #0]
    1e88:	4313      	orrs	r3, r2
    1e8a:	603b      	str	r3, [r7, #0]
	spi_module->CTRLB.reg |= ctrlb;
    1e8c:	687b      	ldr	r3, [r7, #4]
    1e8e:	430b      	orrs	r3, r1
    1e90:	607b      	str	r3, [r7, #4]
	return STATUS_OK;
    1e92:	2000      	movs	r0, #0
    1e94:	e74e      	b.n	1d34 <spi_init+0x14>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1e96:	6828      	ldr	r0, [r5, #0]
    1e98:	4b0a      	ldr	r3, [pc, #40]	; (1ec4 <spi_init+0x1a4>)
    1e9a:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1e9c:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    1e9e:	b2c0      	uxtb	r0, r0
    1ea0:	4b13      	ldr	r3, [pc, #76]	; (1ef0 <spi_init+0x1d0>)
    1ea2:	4798      	blx	r3
    1ea4:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
    1ea6:	ab02      	add	r3, sp, #8
    1ea8:	1d9a      	adds	r2, r3, #6
    1eaa:	69b0      	ldr	r0, [r6, #24]
    1eac:	4b11      	ldr	r3, [pc, #68]	; (1ef4 <spi_init+0x1d4>)
    1eae:	4798      	blx	r3
    1eb0:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    1eb2:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    1eb4:	2b00      	cmp	r3, #0
    1eb6:	d000      	beq.n	1eba <spi_init+0x19a>
    1eb8:	e73c      	b.n	1d34 <spi_init+0x14>
		spi_module->BAUD.reg = (uint8_t)baud;
    1eba:	ab02      	add	r3, sp, #8
    1ebc:	3306      	adds	r3, #6
    1ebe:	781b      	ldrb	r3, [r3, #0]
    1ec0:	733b      	strb	r3, [r7, #12]
    1ec2:	e7bf      	b.n	1e44 <spi_init+0x124>
    1ec4:	00001c19 	.word	0x00001c19
    1ec8:	40000400 	.word	0x40000400
    1ecc:	00002c61 	.word	0x00002c61
    1ed0:	00002bd5 	.word	0x00002bd5
    1ed4:	00001a55 	.word	0x00001a55
    1ed8:	000020b9 	.word	0x000020b9
    1edc:	00001c55 	.word	0x00001c55
    1ee0:	200006f4 	.word	0x200006f4
    1ee4:	00001aa1 	.word	0x00001aa1
    1ee8:	00002d59 	.word	0x00002d59
    1eec:	41002000 	.word	0x41002000
    1ef0:	00002c7d 	.word	0x00002c7d
    1ef4:	00001997 	.word	0x00001997

00001ef8 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    1ef8:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    1efa:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    1efc:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
    1efe:	2c01      	cmp	r4, #1
    1f00:	d001      	beq.n	1f06 <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
    1f02:	0018      	movs	r0, r3
    1f04:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
    1f06:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
    1f08:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
    1f0a:	2c00      	cmp	r4, #0
    1f0c:	d1f9      	bne.n	1f02 <spi_select_slave+0xa>
		if (select) {
    1f0e:	2a00      	cmp	r2, #0
    1f10:	d058      	beq.n	1fc4 <spi_select_slave+0xcc>
			if (slave->address_enabled) {
    1f12:	784b      	ldrb	r3, [r1, #1]
    1f14:	2b00      	cmp	r3, #0
    1f16:	d044      	beq.n	1fa2 <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1f18:	6803      	ldr	r3, [r0, #0]
    1f1a:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
    1f1c:	07db      	lsls	r3, r3, #31
    1f1e:	d410      	bmi.n	1f42 <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
    1f20:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    1f22:	09d1      	lsrs	r1, r2, #7
		return NULL;
    1f24:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1f26:	2900      	cmp	r1, #0
    1f28:	d104      	bne.n	1f34 <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
    1f2a:	0953      	lsrs	r3, r2, #5
    1f2c:	01db      	lsls	r3, r3, #7
    1f2e:	492e      	ldr	r1, [pc, #184]	; (1fe8 <spi_select_slave+0xf0>)
    1f30:	468c      	mov	ip, r1
    1f32:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1f34:	211f      	movs	r1, #31
    1f36:	4011      	ands	r1, r2
    1f38:	2201      	movs	r2, #1
    1f3a:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    1f3c:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
    1f3e:	2305      	movs	r3, #5
    1f40:	e7df      	b.n	1f02 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    1f42:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    1f44:	09d4      	lsrs	r4, r2, #7
		return NULL;
    1f46:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1f48:	2c00      	cmp	r4, #0
    1f4a:	d104      	bne.n	1f56 <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    1f4c:	0953      	lsrs	r3, r2, #5
    1f4e:	01db      	lsls	r3, r3, #7
    1f50:	4c25      	ldr	r4, [pc, #148]	; (1fe8 <spi_select_slave+0xf0>)
    1f52:	46a4      	mov	ip, r4
    1f54:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1f56:	241f      	movs	r4, #31
    1f58:	4014      	ands	r4, r2
    1f5a:	2201      	movs	r2, #1
    1f5c:	40a2      	lsls	r2, r4
		port_base->OUTCLR.reg = pin_mask;
    1f5e:	615a      	str	r2, [r3, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1f60:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1f62:	7e1a      	ldrb	r2, [r3, #24]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    1f64:	07d2      	lsls	r2, r2, #31
    1f66:	d501      	bpl.n	1f6c <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    1f68:	788a      	ldrb	r2, [r1, #2]
    1f6a:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
    1f6c:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
    1f6e:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
    1f70:	2a00      	cmp	r2, #0
    1f72:	d1c6      	bne.n	1f02 <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
    1f74:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
    1f76:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1f78:	7e13      	ldrb	r3, [r2, #24]
    1f7a:	420b      	tst	r3, r1
    1f7c:	d0fc      	beq.n	1f78 <spi_select_slave+0x80>
    1f7e:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
    1f80:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    1f82:	0749      	lsls	r1, r1, #29
    1f84:	d5bd      	bpl.n	1f02 <spi_select_slave+0xa>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    1f86:	8b53      	ldrh	r3, [r2, #26]
    1f88:	075b      	lsls	r3, r3, #29
    1f8a:	d501      	bpl.n	1f90 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    1f8c:	2304      	movs	r3, #4
    1f8e:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1f90:	7983      	ldrb	r3, [r0, #6]
    1f92:	2b01      	cmp	r3, #1
    1f94:	d002      	beq.n	1f9c <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    1f96:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1f98:	2300      	movs	r3, #0
    1f9a:	e7b2      	b.n	1f02 <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    1f9c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1f9e:	2300      	movs	r3, #0
    1fa0:	e7af      	b.n	1f02 <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    1fa2:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    1fa4:	09d1      	lsrs	r1, r2, #7
		return NULL;
    1fa6:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1fa8:	2900      	cmp	r1, #0
    1faa:	d104      	bne.n	1fb6 <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
    1fac:	0953      	lsrs	r3, r2, #5
    1fae:	01db      	lsls	r3, r3, #7
    1fb0:	490d      	ldr	r1, [pc, #52]	; (1fe8 <spi_select_slave+0xf0>)
    1fb2:	468c      	mov	ip, r1
    1fb4:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1fb6:	211f      	movs	r1, #31
    1fb8:	4011      	ands	r1, r2
    1fba:	2201      	movs	r2, #1
    1fbc:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    1fbe:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
    1fc0:	2300      	movs	r3, #0
    1fc2:	e79e      	b.n	1f02 <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
    1fc4:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    1fc6:	09d1      	lsrs	r1, r2, #7
		return NULL;
    1fc8:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1fca:	2900      	cmp	r1, #0
    1fcc:	d104      	bne.n	1fd8 <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
    1fce:	0953      	lsrs	r3, r2, #5
    1fd0:	01db      	lsls	r3, r3, #7
    1fd2:	4905      	ldr	r1, [pc, #20]	; (1fe8 <spi_select_slave+0xf0>)
    1fd4:	468c      	mov	ip, r1
    1fd6:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1fd8:	211f      	movs	r1, #31
    1fda:	4011      	ands	r1, r2
    1fdc:	2201      	movs	r2, #1
    1fde:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    1fe0:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
    1fe2:	2300      	movs	r3, #0
    1fe4:	e78d      	b.n	1f02 <spi_select_slave+0xa>
    1fe6:	46c0      	nop			; (mov r8, r8)
    1fe8:	41004400 	.word	0x41004400

00001fec <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    1fec:	b5f0      	push	{r4, r5, r6, r7, lr}
    1fee:	46de      	mov	lr, fp
    1ff0:	4657      	mov	r7, sl
    1ff2:	464e      	mov	r6, r9
    1ff4:	4645      	mov	r5, r8
    1ff6:	b5e0      	push	{r5, r6, r7, lr}
    1ff8:	b083      	sub	sp, #12
    1ffa:	468a      	mov	sl, r1
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    1ffc:	2338      	movs	r3, #56	; 0x38
    1ffe:	5cc4      	ldrb	r4, [r0, r3]
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
    2000:	3b33      	subs	r3, #51	; 0x33
	if (module->status == STATUS_BUSY) {
    2002:	2c05      	cmp	r4, #5
    2004:	d002      	beq.n	200c <STACK_SIZE+0xc>
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    2006:	3312      	adds	r3, #18
	if (length == 0) {
    2008:	2a00      	cmp	r2, #0
    200a:	d14b      	bne.n	20a4 <STACK_SIZE+0xa4>
			}
		}
	}
#  endif
	return STATUS_OK;
}
    200c:	0018      	movs	r0, r3
    200e:	b003      	add	sp, #12
    2010:	bc3c      	pop	{r2, r3, r4, r5}
    2012:	4690      	mov	r8, r2
    2014:	4699      	mov	r9, r3
    2016:	46a2      	mov	sl, r4
    2018:	46ab      	mov	fp, r5
    201a:	bdf0      	pop	{r4, r5, r6, r7, pc}
			data_to_send |= (tx_data[tx_pos++] << 8);
    201c:	3702      	adds	r7, #2
    201e:	b2bf      	uxth	r7, r7
    2020:	4641      	mov	r1, r8
    2022:	4653      	mov	r3, sl
    2024:	5c59      	ldrb	r1, [r3, r1]
    2026:	0209      	lsls	r1, r1, #8
    2028:	465b      	mov	r3, fp
    202a:	430b      	orrs	r3, r1
    202c:	e018      	b.n	2060 <STACK_SIZE+0x60>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    202e:	7983      	ldrb	r3, [r0, #6]
    2030:	2b01      	cmp	r3, #1
    2032:	d02a      	beq.n	208a <STACK_SIZE+0x8a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    2034:	6a93      	ldr	r3, [r2, #40]	; 0x28
	while (length--) {
    2036:	3e01      	subs	r6, #1
    2038:	b2b6      	uxth	r6, r6
    203a:	4566      	cmp	r6, ip
    203c:	d027      	beq.n	208e <STACK_SIZE+0x8e>
	SercomSpi *const spi_module = &(module->hw->SPI);
    203e:	6802      	ldr	r2, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2040:	7e13      	ldrb	r3, [r2, #24]
		while (!spi_is_ready_to_write(module)) {
    2042:	4223      	tst	r3, r4
    2044:	d0fc      	beq.n	2040 <STACK_SIZE+0x40>
		uint16_t data_to_send = tx_data[tx_pos++];
    2046:	1c7b      	adds	r3, r7, #1
    2048:	b29b      	uxth	r3, r3
    204a:	4698      	mov	r8, r3
    204c:	4653      	mov	r3, sl
    204e:	5ddb      	ldrb	r3, [r3, r7]
    2050:	469b      	mov	fp, r3
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2052:	7981      	ldrb	r1, [r0, #6]
    2054:	2901      	cmp	r1, #1
    2056:	d0e1      	beq.n	201c <STACK_SIZE+0x1c>
		uint16_t data_to_send = tx_data[tx_pos++];
    2058:	4669      	mov	r1, sp
    205a:	80cb      	strh	r3, [r1, #6]
    205c:	88cb      	ldrh	r3, [r1, #6]
    205e:	4647      	mov	r7, r8
    2060:	7e11      	ldrb	r1, [r2, #24]
	if (!spi_is_ready_to_write(module)) {
    2062:	4221      	tst	r1, r4
    2064:	d002      	beq.n	206c <STACK_SIZE+0x6c>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    2066:	05db      	lsls	r3, r3, #23
    2068:	0ddb      	lsrs	r3, r3, #23
    206a:	6293      	str	r3, [r2, #40]	; 0x28
		if (module->receiver_enabled) {
    206c:	79c3      	ldrb	r3, [r0, #7]
    206e:	2b00      	cmp	r3, #0
    2070:	d0e1      	beq.n	2036 <STACK_SIZE+0x36>
	SercomSpi *const spi_module = &(module->hw->SPI);
    2072:	6802      	ldr	r2, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2074:	7e13      	ldrb	r3, [r2, #24]
			while (!spi_is_ready_to_read(module)) {
    2076:	422b      	tst	r3, r5
    2078:	d0fc      	beq.n	2074 <STACK_SIZE+0x74>
    207a:	7e13      	ldrb	r3, [r2, #24]
	if (!spi_is_ready_to_read(module)) {
    207c:	422b      	tst	r3, r5
    207e:	d0da      	beq.n	2036 <STACK_SIZE+0x36>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    2080:	8b53      	ldrh	r3, [r2, #26]
    2082:	422b      	tst	r3, r5
    2084:	d0d3      	beq.n	202e <STACK_SIZE+0x2e>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    2086:	8355      	strh	r5, [r2, #26]
    2088:	e7d1      	b.n	202e <STACK_SIZE+0x2e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    208a:	6a93      	ldr	r3, [r2, #40]	; 0x28
    208c:	e7d3      	b.n	2036 <STACK_SIZE+0x36>
	if (module->mode == SPI_MODE_MASTER) {
    208e:	7942      	ldrb	r2, [r0, #5]
	return STATUS_OK;
    2090:	2300      	movs	r3, #0
	if (module->mode == SPI_MODE_MASTER) {
    2092:	2a01      	cmp	r2, #1
    2094:	d1ba      	bne.n	200c <STACK_SIZE+0xc>
	SercomSpi *const spi_module = &(module->hw->SPI);
    2096:	6801      	ldr	r1, [r0, #0]
		while (!spi_is_write_complete(module)) {
    2098:	3201      	adds	r2, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    209a:	7e0b      	ldrb	r3, [r1, #24]
    209c:	4213      	tst	r3, r2
    209e:	d0fc      	beq.n	209a <STACK_SIZE+0x9a>
	return STATUS_OK;
    20a0:	2300      	movs	r3, #0
    20a2:	e7b3      	b.n	200c <STACK_SIZE+0xc>
	while (length--) {
    20a4:	3a01      	subs	r2, #1
    20a6:	b296      	uxth	r6, r2
    20a8:	2700      	movs	r7, #0
		while (!spi_is_ready_to_write(module)) {
    20aa:	2401      	movs	r4, #1
			while (!spi_is_ready_to_read(module)) {
    20ac:	2504      	movs	r5, #4
	while (length--) {
    20ae:	4b01      	ldr	r3, [pc, #4]	; (20b4 <STACK_SIZE+0xb4>)
    20b0:	469c      	mov	ip, r3
    20b2:	e7c4      	b.n	203e <STACK_SIZE+0x3e>
    20b4:	0000ffff 	.word	0x0000ffff

000020b8 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    20b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    20ba:	0080      	lsls	r0, r0, #2
    20bc:	4b70      	ldr	r3, [pc, #448]	; (2280 <_spi_interrupt_handler+0x1c8>)
    20be:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    20c0:	6826      	ldr	r6, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    20c2:	2337      	movs	r3, #55	; 0x37
	uint8_t callback_mask =
    20c4:	5ce7      	ldrb	r7, [r4, r3]
    20c6:	2236      	movs	r2, #54	; 0x36
    20c8:	5ca2      	ldrb	r2, [r4, r2]
    20ca:	4017      	ands	r7, r2

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    20cc:	7e33      	ldrb	r3, [r6, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
    20ce:	7db5      	ldrb	r5, [r6, #22]
    20d0:	401d      	ands	r5, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    20d2:	07eb      	lsls	r3, r5, #31
    20d4:	d502      	bpl.n	20dc <_spi_interrupt_handler+0x24>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    20d6:	7963      	ldrb	r3, [r4, #5]
    20d8:	2b01      	cmp	r3, #1
    20da:	d01e      	beq.n	211a <_spi_interrupt_handler+0x62>
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    20dc:	076b      	lsls	r3, r5, #29
    20de:	d511      	bpl.n	2104 <_spi_interrupt_handler+0x4c>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    20e0:	8b73      	ldrh	r3, [r6, #26]
    20e2:	075b      	lsls	r3, r3, #29
    20e4:	d55a      	bpl.n	219c <_spi_interrupt_handler+0xe4>
			if (module->dir != SPI_DIRECTION_WRITE) {
    20e6:	7a63      	ldrb	r3, [r4, #9]
    20e8:	2b01      	cmp	r3, #1
    20ea:	d008      	beq.n	20fe <_spi_interrupt_handler+0x46>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    20ec:	221e      	movs	r2, #30
    20ee:	2338      	movs	r3, #56	; 0x38
    20f0:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    20f2:	3b35      	subs	r3, #53	; 0x35
    20f4:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    20f6:	3302      	adds	r3, #2
    20f8:	7533      	strb	r3, [r6, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    20fa:	073b      	lsls	r3, r7, #28
    20fc:	d44a      	bmi.n	2194 <_spi_interrupt_handler+0xdc>
					(module->callback[SPI_CALLBACK_ERROR])(module);
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    20fe:	6ab3      	ldr	r3, [r6, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    2100:	2304      	movs	r3, #4
    2102:	8373      	strh	r3, [r6, #26]
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    2104:	07ab      	lsls	r3, r5, #30
    2106:	d503      	bpl.n	2110 <_spi_interrupt_handler+0x58>
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    2108:	7963      	ldrb	r3, [r4, #5]
    210a:	2b01      	cmp	r3, #1
    210c:	d100      	bne.n	2110 <_spi_interrupt_handler+0x58>
    210e:	e097      	b.n	2240 <_spi_interrupt_handler+0x188>
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    2110:	b26d      	sxtb	r5, r5
    2112:	2d00      	cmp	r5, #0
    2114:	da00      	bge.n	2118 <_spi_interrupt_handler+0x60>
    2116:	e0a9      	b.n	226c <_spi_interrupt_handler+0x1b4>
		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
		}
	}
#  endif
}
    2118:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(module->dir == SPI_DIRECTION_READ)) {
    211a:	7a63      	ldrb	r3, [r4, #9]
		if ((module->mode == SPI_MODE_MASTER) &&
    211c:	2b00      	cmp	r3, #0
    211e:	d022      	beq.n	2166 <_spi_interrupt_handler+0xae>
			(module->dir != SPI_DIRECTION_READ))
    2120:	7a63      	ldrb	r3, [r4, #9]
		|| ((module->mode == SPI_MODE_MASTER) &&
    2122:	2b00      	cmp	r3, #0
    2124:	d0da      	beq.n	20dc <_spi_interrupt_handler+0x24>
	SercomSpi *const spi_hw = &(module->hw->SPI);
    2126:	6821      	ldr	r1, [r4, #0]
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    2128:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    212a:	7813      	ldrb	r3, [r2, #0]
    212c:	b2db      	uxtb	r3, r3
	(module->tx_buffer_ptr)++;
    212e:	1c50      	adds	r0, r2, #1
    2130:	62e0      	str	r0, [r4, #44]	; 0x2c
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2132:	79a0      	ldrb	r0, [r4, #6]
    2134:	2801      	cmp	r0, #1
    2136:	d027      	beq.n	2188 <_spi_interrupt_handler+0xd0>
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    2138:	b29b      	uxth	r3, r3
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    213a:	05db      	lsls	r3, r3, #23
    213c:	0ddb      	lsrs	r3, r3, #23
    213e:	628b      	str	r3, [r1, #40]	; 0x28
	(module->remaining_tx_buffer_length)--;
    2140:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    2142:	3b01      	subs	r3, #1
    2144:	b29b      	uxth	r3, r3
    2146:	86a3      	strh	r3, [r4, #52]	; 0x34
			if (module->remaining_tx_buffer_length == 0) {
    2148:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    214a:	b29b      	uxth	r3, r3
    214c:	2b00      	cmp	r3, #0
    214e:	d1c5      	bne.n	20dc <_spi_interrupt_handler+0x24>
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    2150:	3301      	adds	r3, #1
    2152:	7533      	strb	r3, [r6, #20]
				if (module->dir == SPI_DIRECTION_WRITE &&
    2154:	7a63      	ldrb	r3, [r4, #9]
    2156:	2b01      	cmp	r3, #1
    2158:	d1c0      	bne.n	20dc <_spi_interrupt_handler+0x24>
    215a:	79e3      	ldrb	r3, [r4, #7]
    215c:	2b00      	cmp	r3, #0
    215e:	d1bd      	bne.n	20dc <_spi_interrupt_handler+0x24>
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2160:	3302      	adds	r3, #2
    2162:	75b3      	strb	r3, [r6, #22]
    2164:	e7ba      	b.n	20dc <_spi_interrupt_handler+0x24>
	spi_hw->DATA.reg = dummy_write;
    2166:	4b47      	ldr	r3, [pc, #284]	; (2284 <_spi_interrupt_handler+0x1cc>)
    2168:	881b      	ldrh	r3, [r3, #0]
    216a:	62b3      	str	r3, [r6, #40]	; 0x28
	module->remaining_dummy_buffer_length--;
    216c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    216e:	3b01      	subs	r3, #1
    2170:	b29b      	uxth	r3, r3
    2172:	8663      	strh	r3, [r4, #50]	; 0x32
			if (module->remaining_dummy_buffer_length == 0) {
    2174:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    2176:	b29b      	uxth	r3, r3
    2178:	2b00      	cmp	r3, #0
    217a:	d101      	bne.n	2180 <_spi_interrupt_handler+0xc8>
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    217c:	3301      	adds	r3, #1
    217e:	7533      	strb	r3, [r6, #20]
		if (0
    2180:	7963      	ldrb	r3, [r4, #5]
    2182:	2b01      	cmp	r3, #1
    2184:	d0cc      	beq.n	2120 <_spi_interrupt_handler+0x68>
    2186:	e7a9      	b.n	20dc <_spi_interrupt_handler+0x24>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    2188:	7850      	ldrb	r0, [r2, #1]
    218a:	0200      	lsls	r0, r0, #8
    218c:	4303      	orrs	r3, r0
		(module->tx_buffer_ptr)++;
    218e:	3202      	adds	r2, #2
    2190:	62e2      	str	r2, [r4, #44]	; 0x2c
    2192:	e7d2      	b.n	213a <_spi_interrupt_handler+0x82>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    2194:	0020      	movs	r0, r4
    2196:	69a3      	ldr	r3, [r4, #24]
    2198:	4798      	blx	r3
    219a:	e7b0      	b.n	20fe <_spi_interrupt_handler+0x46>
			if (module->dir == SPI_DIRECTION_WRITE) {
    219c:	7a63      	ldrb	r3, [r4, #9]
    219e:	2b01      	cmp	r3, #1
    21a0:	d028      	beq.n	21f4 <_spi_interrupt_handler+0x13c>
	SercomSpi *const spi_hw = &(module->hw->SPI);
    21a2:	6823      	ldr	r3, [r4, #0]
	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    21a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    21a6:	05db      	lsls	r3, r3, #23
    21a8:	0ddb      	lsrs	r3, r3, #23
	*(module->rx_buffer_ptr) = received_data;
    21aa:	b2da      	uxtb	r2, r3
    21ac:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    21ae:	700a      	strb	r2, [r1, #0]
	module->rx_buffer_ptr += 1;
    21b0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    21b2:	1c51      	adds	r1, r2, #1
    21b4:	62a1      	str	r1, [r4, #40]	; 0x28
	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    21b6:	79a1      	ldrb	r1, [r4, #6]
    21b8:	2901      	cmp	r1, #1
    21ba:	d034      	beq.n	2226 <_spi_interrupt_handler+0x16e>
	module->remaining_rx_buffer_length--;
    21bc:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    21be:	3b01      	subs	r3, #1
    21c0:	b29b      	uxth	r3, r3
    21c2:	8623      	strh	r3, [r4, #48]	; 0x30
				if (module->remaining_rx_buffer_length == 0) {
    21c4:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    21c6:	b29b      	uxth	r3, r3
    21c8:	2b00      	cmp	r3, #0
    21ca:	d000      	beq.n	21ce <_spi_interrupt_handler+0x116>
    21cc:	e79a      	b.n	2104 <_spi_interrupt_handler+0x4c>
					module->status = STATUS_OK;
    21ce:	2200      	movs	r2, #0
    21d0:	3338      	adds	r3, #56	; 0x38
    21d2:	54e2      	strb	r2, [r4, r3]
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    21d4:	3b34      	subs	r3, #52	; 0x34
    21d6:	7533      	strb	r3, [r6, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    21d8:	7a63      	ldrb	r3, [r4, #9]
    21da:	2b02      	cmp	r3, #2
    21dc:	d029      	beq.n	2232 <_spi_interrupt_handler+0x17a>
					} else if (module->dir == SPI_DIRECTION_READ) {
    21de:	7a63      	ldrb	r3, [r4, #9]
    21e0:	2b00      	cmp	r3, #0
    21e2:	d000      	beq.n	21e6 <_spi_interrupt_handler+0x12e>
    21e4:	e78e      	b.n	2104 <_spi_interrupt_handler+0x4c>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    21e6:	07bb      	lsls	r3, r7, #30
    21e8:	d400      	bmi.n	21ec <_spi_interrupt_handler+0x134>
    21ea:	e78b      	b.n	2104 <_spi_interrupt_handler+0x4c>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    21ec:	0020      	movs	r0, r4
    21ee:	6923      	ldr	r3, [r4, #16]
    21f0:	4798      	blx	r3
    21f2:	e787      	b.n	2104 <_spi_interrupt_handler+0x4c>
	SercomSpi *const spi_hw = &(module->hw->SPI);
    21f4:	6823      	ldr	r3, [r4, #0]
	flush = spi_hw->DATA.reg;
    21f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	module->remaining_dummy_buffer_length--;
    21f8:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    21fa:	3b01      	subs	r3, #1
    21fc:	b29b      	uxth	r3, r3
    21fe:	8663      	strh	r3, [r4, #50]	; 0x32
				if (module->remaining_dummy_buffer_length == 0) {
    2200:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    2202:	b29b      	uxth	r3, r3
    2204:	2b00      	cmp	r3, #0
    2206:	d000      	beq.n	220a <_spi_interrupt_handler+0x152>
    2208:	e77c      	b.n	2104 <_spi_interrupt_handler+0x4c>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    220a:	3304      	adds	r3, #4
    220c:	7533      	strb	r3, [r6, #20]
					module->status = STATUS_OK;
    220e:	2200      	movs	r2, #0
    2210:	3334      	adds	r3, #52	; 0x34
    2212:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    2214:	3b35      	subs	r3, #53	; 0x35
    2216:	7263      	strb	r3, [r4, #9]
					if (callback_mask &
    2218:	07fb      	lsls	r3, r7, #31
    221a:	d400      	bmi.n	221e <_spi_interrupt_handler+0x166>
    221c:	e772      	b.n	2104 <_spi_interrupt_handler+0x4c>
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    221e:	0020      	movs	r0, r4
    2220:	68e3      	ldr	r3, [r4, #12]
    2222:	4798      	blx	r3
    2224:	e76e      	b.n	2104 <_spi_interrupt_handler+0x4c>
		*(module->rx_buffer_ptr) = (received_data >> 8);
    2226:	0a1b      	lsrs	r3, r3, #8
    2228:	7053      	strb	r3, [r2, #1]
		module->rx_buffer_ptr += 1;
    222a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    222c:	3301      	adds	r3, #1
    222e:	62a3      	str	r3, [r4, #40]	; 0x28
    2230:	e7c4      	b.n	21bc <_spi_interrupt_handler+0x104>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    2232:	077b      	lsls	r3, r7, #29
    2234:	d400      	bmi.n	2238 <_spi_interrupt_handler+0x180>
    2236:	e765      	b.n	2104 <_spi_interrupt_handler+0x4c>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    2238:	0020      	movs	r0, r4
    223a:	6963      	ldr	r3, [r4, #20]
    223c:	4798      	blx	r3
    223e:	e761      	b.n	2104 <_spi_interrupt_handler+0x4c>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    2240:	7a63      	ldrb	r3, [r4, #9]
		if ((module->mode == SPI_MODE_MASTER) &&
    2242:	2b01      	cmp	r3, #1
    2244:	d000      	beq.n	2248 <_spi_interrupt_handler+0x190>
    2246:	e763      	b.n	2110 <_spi_interrupt_handler+0x58>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    2248:	79e3      	ldrb	r3, [r4, #7]
    224a:	2b00      	cmp	r3, #0
    224c:	d000      	beq.n	2250 <_spi_interrupt_handler+0x198>
    224e:	e75f      	b.n	2110 <_spi_interrupt_handler+0x58>
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2250:	3302      	adds	r3, #2
    2252:	7533      	strb	r3, [r6, #20]
			module->dir = SPI_DIRECTION_IDLE;
    2254:	3301      	adds	r3, #1
    2256:	7263      	strb	r3, [r4, #9]
			module->status = STATUS_OK;
    2258:	2200      	movs	r2, #0
    225a:	3335      	adds	r3, #53	; 0x35
    225c:	54e2      	strb	r2, [r4, r3]
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    225e:	07fb      	lsls	r3, r7, #31
    2260:	d400      	bmi.n	2264 <_spi_interrupt_handler+0x1ac>
    2262:	e755      	b.n	2110 <_spi_interrupt_handler+0x58>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
    2264:	0020      	movs	r0, r4
    2266:	68e3      	ldr	r3, [r4, #12]
    2268:	4798      	blx	r3
    226a:	e751      	b.n	2110 <_spi_interrupt_handler+0x58>
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    226c:	2380      	movs	r3, #128	; 0x80
    226e:	7533      	strb	r3, [r6, #20]
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    2270:	7633      	strb	r3, [r6, #24]
		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    2272:	067b      	lsls	r3, r7, #25
    2274:	d400      	bmi.n	2278 <_spi_interrupt_handler+0x1c0>
    2276:	e74f      	b.n	2118 <_spi_interrupt_handler+0x60>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    2278:	6a63      	ldr	r3, [r4, #36]	; 0x24
    227a:	0020      	movs	r0, r4
    227c:	4798      	blx	r3
}
    227e:	e74b      	b.n	2118 <_spi_interrupt_handler+0x60>
    2280:	200006f4 	.word	0x200006f4
    2284:	2000070c 	.word	0x2000070c

00002288 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    2288:	b5f0      	push	{r4, r5, r6, r7, lr}
    228a:	46de      	mov	lr, fp
    228c:	4657      	mov	r7, sl
    228e:	464e      	mov	r6, r9
    2290:	4645      	mov	r5, r8
    2292:	b5e0      	push	{r5, r6, r7, lr}
    2294:	b091      	sub	sp, #68	; 0x44
    2296:	0005      	movs	r5, r0
    2298:	000c      	movs	r4, r1
    229a:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    229c:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    229e:	0008      	movs	r0, r1
    22a0:	4bbc      	ldr	r3, [pc, #752]	; (2594 <usart_init+0x30c>)
    22a2:	4798      	blx	r3
    22a4:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    22a6:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    22a8:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    22aa:	07db      	lsls	r3, r3, #31
    22ac:	d506      	bpl.n	22bc <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    22ae:	b011      	add	sp, #68	; 0x44
    22b0:	bc3c      	pop	{r2, r3, r4, r5}
    22b2:	4690      	mov	r8, r2
    22b4:	4699      	mov	r9, r3
    22b6:	46a2      	mov	sl, r4
    22b8:	46ab      	mov	fp, r5
    22ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    22bc:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    22be:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    22c0:	079b      	lsls	r3, r3, #30
    22c2:	d4f4      	bmi.n	22ae <usart_init+0x26>
    22c4:	49b4      	ldr	r1, [pc, #720]	; (2598 <usart_init+0x310>)
    22c6:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    22c8:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    22ca:	2301      	movs	r3, #1
    22cc:	40bb      	lsls	r3, r7
    22ce:	4303      	orrs	r3, r0
    22d0:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    22d2:	a90f      	add	r1, sp, #60	; 0x3c
    22d4:	272d      	movs	r7, #45	; 0x2d
    22d6:	5df3      	ldrb	r3, [r6, r7]
    22d8:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    22da:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    22dc:	b2d3      	uxtb	r3, r2
    22de:	9302      	str	r3, [sp, #8]
    22e0:	0018      	movs	r0, r3
    22e2:	4bae      	ldr	r3, [pc, #696]	; (259c <usart_init+0x314>)
    22e4:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    22e6:	9802      	ldr	r0, [sp, #8]
    22e8:	4bad      	ldr	r3, [pc, #692]	; (25a0 <usart_init+0x318>)
    22ea:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    22ec:	5df0      	ldrb	r0, [r6, r7]
    22ee:	2100      	movs	r1, #0
    22f0:	4bac      	ldr	r3, [pc, #688]	; (25a4 <usart_init+0x31c>)
    22f2:	4798      	blx	r3
	module->character_size = config->character_size;
    22f4:	7af3      	ldrb	r3, [r6, #11]
    22f6:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    22f8:	2324      	movs	r3, #36	; 0x24
    22fa:	5cf3      	ldrb	r3, [r6, r3]
    22fc:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    22fe:	2325      	movs	r3, #37	; 0x25
    2300:	5cf3      	ldrb	r3, [r6, r3]
    2302:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    2304:	7ef3      	ldrb	r3, [r6, #27]
    2306:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    2308:	7f33      	ldrb	r3, [r6, #28]
    230a:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    230c:	682b      	ldr	r3, [r5, #0]
    230e:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2310:	0018      	movs	r0, r3
    2312:	4ba0      	ldr	r3, [pc, #640]	; (2594 <usart_init+0x30c>)
    2314:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2316:	3014      	adds	r0, #20
	uint16_t baud  = 0;
    2318:	2200      	movs	r2, #0
    231a:	230e      	movs	r3, #14
    231c:	a906      	add	r1, sp, #24
    231e:	468c      	mov	ip, r1
    2320:	4463      	add	r3, ip
    2322:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    2324:	8a32      	ldrh	r2, [r6, #16]
    2326:	9202      	str	r2, [sp, #8]
    2328:	2380      	movs	r3, #128	; 0x80
    232a:	01db      	lsls	r3, r3, #7
    232c:	429a      	cmp	r2, r3
    232e:	d100      	bne.n	2332 <usart_init+0xaa>
    2330:	e09e      	b.n	2470 <usart_init+0x1e8>
    2332:	d90f      	bls.n	2354 <usart_init+0xcc>
    2334:	23c0      	movs	r3, #192	; 0xc0
    2336:	01db      	lsls	r3, r3, #7
    2338:	9a02      	ldr	r2, [sp, #8]
    233a:	429a      	cmp	r2, r3
    233c:	d100      	bne.n	2340 <usart_init+0xb8>
    233e:	e092      	b.n	2466 <usart_init+0x1de>
    2340:	2380      	movs	r3, #128	; 0x80
    2342:	021b      	lsls	r3, r3, #8
    2344:	429a      	cmp	r2, r3
    2346:	d000      	beq.n	234a <usart_init+0xc2>
    2348:	e11f      	b.n	258a <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    234a:	2303      	movs	r3, #3
    234c:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    234e:	2300      	movs	r3, #0
    2350:	9307      	str	r3, [sp, #28]
    2352:	e008      	b.n	2366 <usart_init+0xde>
	switch (config->sample_rate) {
    2354:	2380      	movs	r3, #128	; 0x80
    2356:	019b      	lsls	r3, r3, #6
    2358:	429a      	cmp	r2, r3
    235a:	d000      	beq.n	235e <usart_init+0xd6>
    235c:	e115      	b.n	258a <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    235e:	2310      	movs	r3, #16
    2360:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    2362:	3b0f      	subs	r3, #15
    2364:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    2366:	6833      	ldr	r3, [r6, #0]
    2368:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    236a:	68f3      	ldr	r3, [r6, #12]
    236c:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    236e:	6973      	ldr	r3, [r6, #20]
    2370:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    2372:	7e33      	ldrb	r3, [r6, #24]
    2374:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    2376:	2326      	movs	r3, #38	; 0x26
    2378:	5cf3      	ldrb	r3, [r6, r3]
    237a:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    237c:	6873      	ldr	r3, [r6, #4]
    237e:	4699      	mov	r9, r3
	switch (transfer_mode)
    2380:	2b00      	cmp	r3, #0
    2382:	d100      	bne.n	2386 <usart_init+0xfe>
    2384:	e0a0      	b.n	24c8 <usart_init+0x240>
    2386:	2380      	movs	r3, #128	; 0x80
    2388:	055b      	lsls	r3, r3, #21
    238a:	4599      	cmp	r9, r3
    238c:	d100      	bne.n	2390 <usart_init+0x108>
    238e:	e084      	b.n	249a <usart_init+0x212>
	if(config->encoding_format_enable) {
    2390:	7e73      	ldrb	r3, [r6, #25]
    2392:	2b00      	cmp	r3, #0
    2394:	d002      	beq.n	239c <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    2396:	7eb3      	ldrb	r3, [r6, #26]
    2398:	4642      	mov	r2, r8
    239a:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    239c:	682a      	ldr	r2, [r5, #0]
    239e:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    23a0:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    23a2:	2b00      	cmp	r3, #0
    23a4:	d1fc      	bne.n	23a0 <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
    23a6:	330e      	adds	r3, #14
    23a8:	aa06      	add	r2, sp, #24
    23aa:	4694      	mov	ip, r2
    23ac:	4463      	add	r3, ip
    23ae:	881b      	ldrh	r3, [r3, #0]
    23b0:	4642      	mov	r2, r8
    23b2:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    23b4:	9b05      	ldr	r3, [sp, #20]
    23b6:	9a03      	ldr	r2, [sp, #12]
    23b8:	4313      	orrs	r3, r2
    23ba:	9a04      	ldr	r2, [sp, #16]
    23bc:	4313      	orrs	r3, r2
    23be:	464a      	mov	r2, r9
    23c0:	4313      	orrs	r3, r2
    23c2:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    23c4:	465b      	mov	r3, fp
    23c6:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    23c8:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    23ca:	4653      	mov	r3, sl
    23cc:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    23ce:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    23d0:	2327      	movs	r3, #39	; 0x27
    23d2:	5cf3      	ldrb	r3, [r6, r3]
    23d4:	2b00      	cmp	r3, #0
    23d6:	d101      	bne.n	23dc <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    23d8:	3304      	adds	r3, #4
    23da:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    23dc:	7e73      	ldrb	r3, [r6, #25]
    23de:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    23e0:	7f32      	ldrb	r2, [r6, #28]
    23e2:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    23e4:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    23e6:	7f72      	ldrb	r2, [r6, #29]
    23e8:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    23ea:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    23ec:	2224      	movs	r2, #36	; 0x24
    23ee:	5cb2      	ldrb	r2, [r6, r2]
    23f0:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    23f2:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    23f4:	2225      	movs	r2, #37	; 0x25
    23f6:	5cb2      	ldrb	r2, [r6, r2]
    23f8:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    23fa:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    23fc:	7ab1      	ldrb	r1, [r6, #10]
    23fe:	7af2      	ldrb	r2, [r6, #11]
    2400:	4311      	orrs	r1, r2
    2402:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    2404:	8933      	ldrh	r3, [r6, #8]
    2406:	2bff      	cmp	r3, #255	; 0xff
    2408:	d100      	bne.n	240c <usart_init+0x184>
    240a:	e081      	b.n	2510 <usart_init+0x288>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    240c:	2280      	movs	r2, #128	; 0x80
    240e:	0452      	lsls	r2, r2, #17
    2410:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    2412:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    2414:	232c      	movs	r3, #44	; 0x2c
    2416:	5cf3      	ldrb	r3, [r6, r3]
    2418:	2b00      	cmp	r3, #0
    241a:	d103      	bne.n	2424 <usart_init+0x19c>
    241c:	4b62      	ldr	r3, [pc, #392]	; (25a8 <usart_init+0x320>)
    241e:	789b      	ldrb	r3, [r3, #2]
    2420:	079b      	lsls	r3, r3, #30
    2422:	d501      	bpl.n	2428 <usart_init+0x1a0>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    2424:	2380      	movs	r3, #128	; 0x80
    2426:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    2428:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    242a:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    242c:	2b00      	cmp	r3, #0
    242e:	d1fc      	bne.n	242a <usart_init+0x1a2>
	usart_hw->CTRLB.reg = ctrlb;
    2430:	4643      	mov	r3, r8
    2432:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    2434:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    2436:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    2438:	2b00      	cmp	r3, #0
    243a:	d1fc      	bne.n	2436 <usart_init+0x1ae>
	usart_hw->CTRLA.reg = ctrla;
    243c:	4643      	mov	r3, r8
    243e:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2440:	ab0e      	add	r3, sp, #56	; 0x38
    2442:	2280      	movs	r2, #128	; 0x80
    2444:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2446:	2200      	movs	r2, #0
    2448:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    244a:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    244c:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    244e:	6b33      	ldr	r3, [r6, #48]	; 0x30
    2450:	930a      	str	r3, [sp, #40]	; 0x28
    2452:	6b73      	ldr	r3, [r6, #52]	; 0x34
    2454:	930b      	str	r3, [sp, #44]	; 0x2c
    2456:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    2458:	930c      	str	r3, [sp, #48]	; 0x30
    245a:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    245c:	9302      	str	r3, [sp, #8]
    245e:	930d      	str	r3, [sp, #52]	; 0x34
    2460:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    2462:	ae0a      	add	r6, sp, #40	; 0x28
    2464:	e063      	b.n	252e <usart_init+0x2a6>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    2466:	2308      	movs	r3, #8
    2468:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    246a:	3b07      	subs	r3, #7
    246c:	9307      	str	r3, [sp, #28]
    246e:	e77a      	b.n	2366 <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
    2470:	6833      	ldr	r3, [r6, #0]
    2472:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    2474:	68f3      	ldr	r3, [r6, #12]
    2476:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    2478:	6973      	ldr	r3, [r6, #20]
    247a:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    247c:	7e33      	ldrb	r3, [r6, #24]
    247e:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    2480:	2326      	movs	r3, #38	; 0x26
    2482:	5cf3      	ldrb	r3, [r6, r3]
    2484:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    2486:	6873      	ldr	r3, [r6, #4]
    2488:	4699      	mov	r9, r3
	switch (transfer_mode)
    248a:	2b00      	cmp	r3, #0
    248c:	d018      	beq.n	24c0 <usart_init+0x238>
    248e:	2380      	movs	r3, #128	; 0x80
    2490:	055b      	lsls	r3, r3, #21
    2492:	4599      	cmp	r9, r3
    2494:	d001      	beq.n	249a <usart_init+0x212>
	enum status_code status_code = STATUS_OK;
    2496:	2000      	movs	r0, #0
    2498:	e025      	b.n	24e6 <usart_init+0x25e>
			if (!config->use_external_clock) {
    249a:	2327      	movs	r3, #39	; 0x27
    249c:	5cf3      	ldrb	r3, [r6, r3]
    249e:	2b00      	cmp	r3, #0
    24a0:	d000      	beq.n	24a4 <usart_init+0x21c>
    24a2:	e775      	b.n	2390 <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    24a4:	6a33      	ldr	r3, [r6, #32]
    24a6:	001f      	movs	r7, r3
    24a8:	b2c0      	uxtb	r0, r0
    24aa:	4b40      	ldr	r3, [pc, #256]	; (25ac <usart_init+0x324>)
    24ac:	4798      	blx	r3
    24ae:	0001      	movs	r1, r0
    24b0:	220e      	movs	r2, #14
    24b2:	ab06      	add	r3, sp, #24
    24b4:	469c      	mov	ip, r3
    24b6:	4462      	add	r2, ip
    24b8:	0038      	movs	r0, r7
    24ba:	4b3d      	ldr	r3, [pc, #244]	; (25b0 <usart_init+0x328>)
    24bc:	4798      	blx	r3
    24be:	e012      	b.n	24e6 <usart_init+0x25e>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    24c0:	2308      	movs	r3, #8
    24c2:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    24c4:	2300      	movs	r3, #0
    24c6:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    24c8:	2327      	movs	r3, #39	; 0x27
    24ca:	5cf3      	ldrb	r3, [r6, r3]
    24cc:	2b00      	cmp	r3, #0
    24ce:	d00e      	beq.n	24ee <usart_init+0x266>
				status_code =
    24d0:	9b06      	ldr	r3, [sp, #24]
    24d2:	9300      	str	r3, [sp, #0]
    24d4:	9b07      	ldr	r3, [sp, #28]
    24d6:	220e      	movs	r2, #14
    24d8:	a906      	add	r1, sp, #24
    24da:	468c      	mov	ip, r1
    24dc:	4462      	add	r2, ip
    24de:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    24e0:	6a30      	ldr	r0, [r6, #32]
    24e2:	4f34      	ldr	r7, [pc, #208]	; (25b4 <usart_init+0x32c>)
    24e4:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    24e6:	2800      	cmp	r0, #0
    24e8:	d000      	beq.n	24ec <usart_init+0x264>
    24ea:	e6e0      	b.n	22ae <usart_init+0x26>
    24ec:	e750      	b.n	2390 <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
    24ee:	6a33      	ldr	r3, [r6, #32]
    24f0:	001f      	movs	r7, r3
    24f2:	b2c0      	uxtb	r0, r0
    24f4:	4b2d      	ldr	r3, [pc, #180]	; (25ac <usart_init+0x324>)
    24f6:	4798      	blx	r3
    24f8:	0001      	movs	r1, r0
				status_code =
    24fa:	9b06      	ldr	r3, [sp, #24]
    24fc:	9300      	str	r3, [sp, #0]
    24fe:	9b07      	ldr	r3, [sp, #28]
    2500:	220e      	movs	r2, #14
    2502:	a806      	add	r0, sp, #24
    2504:	4684      	mov	ip, r0
    2506:	4462      	add	r2, ip
    2508:	0038      	movs	r0, r7
    250a:	4f2a      	ldr	r7, [pc, #168]	; (25b4 <usart_init+0x32c>)
    250c:	47b8      	blx	r7
    250e:	e7ea      	b.n	24e6 <usart_init+0x25e>
		if(config->lin_slave_enable) {
    2510:	7ef3      	ldrb	r3, [r6, #27]
    2512:	2b00      	cmp	r3, #0
    2514:	d100      	bne.n	2518 <usart_init+0x290>
    2516:	e77d      	b.n	2414 <usart_init+0x18c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    2518:	2380      	movs	r3, #128	; 0x80
    251a:	04db      	lsls	r3, r3, #19
    251c:	431f      	orrs	r7, r3
    251e:	e779      	b.n	2414 <usart_init+0x18c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    2520:	0020      	movs	r0, r4
    2522:	4b25      	ldr	r3, [pc, #148]	; (25b8 <usart_init+0x330>)
    2524:	4798      	blx	r3
    2526:	e007      	b.n	2538 <usart_init+0x2b0>
    2528:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    252a:	2f04      	cmp	r7, #4
    252c:	d00d      	beq.n	254a <usart_init+0x2c2>
    252e:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    2530:	00bb      	lsls	r3, r7, #2
    2532:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    2534:	2800      	cmp	r0, #0
    2536:	d0f3      	beq.n	2520 <usart_init+0x298>
		if (current_pinmux != PINMUX_UNUSED) {
    2538:	1c43      	adds	r3, r0, #1
    253a:	d0f5      	beq.n	2528 <usart_init+0x2a0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    253c:	a90e      	add	r1, sp, #56	; 0x38
    253e:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    2540:	0c00      	lsrs	r0, r0, #16
    2542:	b2c0      	uxtb	r0, r0
    2544:	4b1d      	ldr	r3, [pc, #116]	; (25bc <usart_init+0x334>)
    2546:	4798      	blx	r3
    2548:	e7ee      	b.n	2528 <usart_init+0x2a0>
		module->callback[i]            = NULL;
    254a:	2300      	movs	r3, #0
    254c:	60eb      	str	r3, [r5, #12]
    254e:	612b      	str	r3, [r5, #16]
    2550:	616b      	str	r3, [r5, #20]
    2552:	61ab      	str	r3, [r5, #24]
    2554:	61eb      	str	r3, [r5, #28]
    2556:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    2558:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    255a:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    255c:	2200      	movs	r2, #0
    255e:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    2560:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    2562:	3330      	adds	r3, #48	; 0x30
    2564:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    2566:	3301      	adds	r3, #1
    2568:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    256a:	3301      	adds	r3, #1
    256c:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    256e:	3301      	adds	r3, #1
    2570:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    2572:	6828      	ldr	r0, [r5, #0]
    2574:	4b07      	ldr	r3, [pc, #28]	; (2594 <usart_init+0x30c>)
    2576:	4798      	blx	r3
    2578:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    257a:	4911      	ldr	r1, [pc, #68]	; (25c0 <usart_init+0x338>)
    257c:	4b11      	ldr	r3, [pc, #68]	; (25c4 <usart_init+0x33c>)
    257e:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    2580:	00a4      	lsls	r4, r4, #2
    2582:	4b11      	ldr	r3, [pc, #68]	; (25c8 <usart_init+0x340>)
    2584:	50e5      	str	r5, [r4, r3]
	return status_code;
    2586:	2000      	movs	r0, #0
    2588:	e691      	b.n	22ae <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    258a:	2310      	movs	r3, #16
    258c:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    258e:	2300      	movs	r3, #0
    2590:	9307      	str	r3, [sp, #28]
    2592:	e6e8      	b.n	2366 <usart_init+0xde>
    2594:	00001c19 	.word	0x00001c19
    2598:	40000400 	.word	0x40000400
    259c:	00002c61 	.word	0x00002c61
    25a0:	00002bd5 	.word	0x00002bd5
    25a4:	00001a55 	.word	0x00001a55
    25a8:	41002000 	.word	0x41002000
    25ac:	00002c7d 	.word	0x00002c7d
    25b0:	00001997 	.word	0x00001997
    25b4:	000019c1 	.word	0x000019c1
    25b8:	00001aa1 	.word	0x00001aa1
    25bc:	00002d59 	.word	0x00002d59
    25c0:	00002669 	.word	0x00002669
    25c4:	00001c55 	.word	0x00001c55
    25c8:	200006f4 	.word	0x200006f4

000025cc <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    25cc:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    25ce:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    25d0:	2a00      	cmp	r2, #0
    25d2:	d101      	bne.n	25d8 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    25d4:	0018      	movs	r0, r3
    25d6:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    25d8:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    25da:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    25dc:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    25de:	2a00      	cmp	r2, #0
    25e0:	d1f8      	bne.n	25d4 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    25e2:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
    25e4:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    25e6:	2a00      	cmp	r2, #0
    25e8:	d1fc      	bne.n	25e4 <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    25ea:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    25ec:	2102      	movs	r1, #2
    25ee:	7e1a      	ldrb	r2, [r3, #24]
    25f0:	420a      	tst	r2, r1
    25f2:	d0fc      	beq.n	25ee <usart_write_wait+0x22>
	return STATUS_OK;
    25f4:	2300      	movs	r3, #0
    25f6:	e7ed      	b.n	25d4 <usart_write_wait+0x8>

000025f8 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    25f8:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    25fa:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    25fc:	2a00      	cmp	r2, #0
    25fe:	d101      	bne.n	2604 <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    2600:	0018      	movs	r0, r3
    2602:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    2604:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    2606:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    2608:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    260a:	2a00      	cmp	r2, #0
    260c:	d1f8      	bne.n	2600 <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    260e:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    2610:	7e10      	ldrb	r0, [r2, #24]
    2612:	0740      	lsls	r0, r0, #29
    2614:	d5f4      	bpl.n	2600 <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
    2616:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    2618:	2b00      	cmp	r3, #0
    261a:	d1fc      	bne.n	2616 <usart_read_wait+0x1e>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    261c:	8b53      	ldrh	r3, [r2, #26]
    261e:	b2db      	uxtb	r3, r3
	if (error_code) {
    2620:	0698      	lsls	r0, r3, #26
    2622:	d01d      	beq.n	2660 <usart_read_wait+0x68>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    2624:	0798      	lsls	r0, r3, #30
    2626:	d503      	bpl.n	2630 <usart_read_wait+0x38>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    2628:	2302      	movs	r3, #2
    262a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    262c:	3318      	adds	r3, #24
    262e:	e7e7      	b.n	2600 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2630:	0758      	lsls	r0, r3, #29
    2632:	d503      	bpl.n	263c <usart_read_wait+0x44>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    2634:	2304      	movs	r3, #4
    2636:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    2638:	331a      	adds	r3, #26
    263a:	e7e1      	b.n	2600 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    263c:	07d8      	lsls	r0, r3, #31
    263e:	d503      	bpl.n	2648 <usart_read_wait+0x50>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    2640:	2301      	movs	r3, #1
    2642:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    2644:	3312      	adds	r3, #18
    2646:	e7db      	b.n	2600 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    2648:	06d8      	lsls	r0, r3, #27
    264a:	d503      	bpl.n	2654 <usart_read_wait+0x5c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    264c:	2310      	movs	r3, #16
    264e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    2650:	3332      	adds	r3, #50	; 0x32
    2652:	e7d5      	b.n	2600 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    2654:	069b      	lsls	r3, r3, #26
    2656:	d503      	bpl.n	2660 <usart_read_wait+0x68>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    2658:	2320      	movs	r3, #32
    265a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    265c:	3321      	adds	r3, #33	; 0x21
    265e:	e7cf      	b.n	2600 <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    2660:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    2662:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    2664:	2300      	movs	r3, #0
    2666:	e7cb      	b.n	2600 <usart_read_wait+0x8>

00002668 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    2668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    266a:	0080      	lsls	r0, r0, #2
    266c:	4b62      	ldr	r3, [pc, #392]	; (27f8 <_usart_interrupt_handler+0x190>)
    266e:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    2670:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    2672:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    2674:	2b00      	cmp	r3, #0
    2676:	d1fc      	bne.n	2672 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    2678:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    267a:	7da6      	ldrb	r6, [r4, #22]
    267c:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    267e:	2330      	movs	r3, #48	; 0x30
    2680:	5ceb      	ldrb	r3, [r5, r3]
    2682:	2231      	movs	r2, #49	; 0x31
    2684:	5caf      	ldrb	r7, [r5, r2]
    2686:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    2688:	07f3      	lsls	r3, r6, #31
    268a:	d522      	bpl.n	26d2 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    268c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    268e:	b29b      	uxth	r3, r3
    2690:	2b00      	cmp	r3, #0
    2692:	d01c      	beq.n	26ce <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    2694:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    2696:	7813      	ldrb	r3, [r2, #0]
    2698:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    269a:	1c51      	adds	r1, r2, #1
    269c:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    269e:	7969      	ldrb	r1, [r5, #5]
    26a0:	2901      	cmp	r1, #1
    26a2:	d00e      	beq.n	26c2 <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    26a4:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    26a6:	05db      	lsls	r3, r3, #23
    26a8:	0ddb      	lsrs	r3, r3, #23
    26aa:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    26ac:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    26ae:	3b01      	subs	r3, #1
    26b0:	b29b      	uxth	r3, r3
    26b2:	85eb      	strh	r3, [r5, #46]	; 0x2e
    26b4:	2b00      	cmp	r3, #0
    26b6:	d10c      	bne.n	26d2 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    26b8:	3301      	adds	r3, #1
    26ba:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    26bc:	3301      	adds	r3, #1
    26be:	75a3      	strb	r3, [r4, #22]
    26c0:	e007      	b.n	26d2 <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    26c2:	7851      	ldrb	r1, [r2, #1]
    26c4:	0209      	lsls	r1, r1, #8
    26c6:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    26c8:	3202      	adds	r2, #2
    26ca:	62aa      	str	r2, [r5, #40]	; 0x28
    26cc:	e7eb      	b.n	26a6 <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    26ce:	2301      	movs	r3, #1
    26d0:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    26d2:	07b3      	lsls	r3, r6, #30
    26d4:	d506      	bpl.n	26e4 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    26d6:	2302      	movs	r3, #2
    26d8:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    26da:	2200      	movs	r2, #0
    26dc:	3331      	adds	r3, #49	; 0x31
    26de:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    26e0:	07fb      	lsls	r3, r7, #31
    26e2:	d41a      	bmi.n	271a <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    26e4:	0773      	lsls	r3, r6, #29
    26e6:	d565      	bpl.n	27b4 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    26e8:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    26ea:	b29b      	uxth	r3, r3
    26ec:	2b00      	cmp	r3, #0
    26ee:	d05f      	beq.n	27b0 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    26f0:	8b63      	ldrh	r3, [r4, #26]
    26f2:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    26f4:	071a      	lsls	r2, r3, #28
    26f6:	d414      	bmi.n	2722 <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    26f8:	223f      	movs	r2, #63	; 0x3f
    26fa:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    26fc:	2b00      	cmp	r3, #0
    26fe:	d034      	beq.n	276a <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    2700:	079a      	lsls	r2, r3, #30
    2702:	d511      	bpl.n	2728 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    2704:	221a      	movs	r2, #26
    2706:	2332      	movs	r3, #50	; 0x32
    2708:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    270a:	3b30      	subs	r3, #48	; 0x30
    270c:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    270e:	077b      	lsls	r3, r7, #29
    2710:	d550      	bpl.n	27b4 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    2712:	0028      	movs	r0, r5
    2714:	696b      	ldr	r3, [r5, #20]
    2716:	4798      	blx	r3
    2718:	e04c      	b.n	27b4 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    271a:	0028      	movs	r0, r5
    271c:	68eb      	ldr	r3, [r5, #12]
    271e:	4798      	blx	r3
    2720:	e7e0      	b.n	26e4 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    2722:	2237      	movs	r2, #55	; 0x37
    2724:	4013      	ands	r3, r2
    2726:	e7e9      	b.n	26fc <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2728:	075a      	lsls	r2, r3, #29
    272a:	d505      	bpl.n	2738 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    272c:	221e      	movs	r2, #30
    272e:	2332      	movs	r3, #50	; 0x32
    2730:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    2732:	3b2e      	subs	r3, #46	; 0x2e
    2734:	8363      	strh	r3, [r4, #26]
    2736:	e7ea      	b.n	270e <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    2738:	07da      	lsls	r2, r3, #31
    273a:	d505      	bpl.n	2748 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    273c:	2213      	movs	r2, #19
    273e:	2332      	movs	r3, #50	; 0x32
    2740:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    2742:	3b31      	subs	r3, #49	; 0x31
    2744:	8363      	strh	r3, [r4, #26]
    2746:	e7e2      	b.n	270e <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    2748:	06da      	lsls	r2, r3, #27
    274a:	d505      	bpl.n	2758 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    274c:	2242      	movs	r2, #66	; 0x42
    274e:	2332      	movs	r3, #50	; 0x32
    2750:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    2752:	3b22      	subs	r3, #34	; 0x22
    2754:	8363      	strh	r3, [r4, #26]
    2756:	e7da      	b.n	270e <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    2758:	2220      	movs	r2, #32
    275a:	421a      	tst	r2, r3
    275c:	d0d7      	beq.n	270e <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    275e:	3221      	adds	r2, #33	; 0x21
    2760:	2332      	movs	r3, #50	; 0x32
    2762:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    2764:	3b12      	subs	r3, #18
    2766:	8363      	strh	r3, [r4, #26]
    2768:	e7d1      	b.n	270e <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    276a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    276c:	05db      	lsls	r3, r3, #23
    276e:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    2770:	b2da      	uxtb	r2, r3
    2772:	6a69      	ldr	r1, [r5, #36]	; 0x24
    2774:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    2776:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    2778:	1c51      	adds	r1, r2, #1
    277a:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    277c:	7969      	ldrb	r1, [r5, #5]
    277e:	2901      	cmp	r1, #1
    2780:	d010      	beq.n	27a4 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    2782:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    2784:	3b01      	subs	r3, #1
    2786:	b29b      	uxth	r3, r3
    2788:	85ab      	strh	r3, [r5, #44]	; 0x2c
    278a:	2b00      	cmp	r3, #0
    278c:	d112      	bne.n	27b4 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    278e:	3304      	adds	r3, #4
    2790:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    2792:	2200      	movs	r2, #0
    2794:	332e      	adds	r3, #46	; 0x2e
    2796:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    2798:	07bb      	lsls	r3, r7, #30
    279a:	d50b      	bpl.n	27b4 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    279c:	0028      	movs	r0, r5
    279e:	692b      	ldr	r3, [r5, #16]
    27a0:	4798      	blx	r3
    27a2:	e007      	b.n	27b4 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    27a4:	0a1b      	lsrs	r3, r3, #8
    27a6:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    27a8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    27aa:	3301      	adds	r3, #1
    27ac:	626b      	str	r3, [r5, #36]	; 0x24
    27ae:	e7e8      	b.n	2782 <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    27b0:	2304      	movs	r3, #4
    27b2:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    27b4:	06f3      	lsls	r3, r6, #27
    27b6:	d504      	bpl.n	27c2 <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    27b8:	2310      	movs	r3, #16
    27ba:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    27bc:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    27be:	06fb      	lsls	r3, r7, #27
    27c0:	d40e      	bmi.n	27e0 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    27c2:	06b3      	lsls	r3, r6, #26
    27c4:	d504      	bpl.n	27d0 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    27c6:	2320      	movs	r3, #32
    27c8:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    27ca:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    27cc:	073b      	lsls	r3, r7, #28
    27ce:	d40b      	bmi.n	27e8 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    27d0:	0733      	lsls	r3, r6, #28
    27d2:	d504      	bpl.n	27de <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    27d4:	2308      	movs	r3, #8
    27d6:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    27d8:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    27da:	06bb      	lsls	r3, r7, #26
    27dc:	d408      	bmi.n	27f0 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    27de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    27e0:	0028      	movs	r0, r5
    27e2:	69eb      	ldr	r3, [r5, #28]
    27e4:	4798      	blx	r3
    27e6:	e7ec      	b.n	27c2 <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    27e8:	0028      	movs	r0, r5
    27ea:	69ab      	ldr	r3, [r5, #24]
    27ec:	4798      	blx	r3
    27ee:	e7ef      	b.n	27d0 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    27f0:	6a2b      	ldr	r3, [r5, #32]
    27f2:	0028      	movs	r0, r5
    27f4:	4798      	blx	r3
}
    27f6:	e7f2      	b.n	27de <_usart_interrupt_handler+0x176>
    27f8:	200006f4 	.word	0x200006f4

000027fc <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    27fc:	b510      	push	{r4, lr}
	switch (clock_source) {
    27fe:	2808      	cmp	r0, #8
    2800:	d803      	bhi.n	280a <system_clock_source_get_hz+0xe>
    2802:	0080      	lsls	r0, r0, #2
    2804:	4b1b      	ldr	r3, [pc, #108]	; (2874 <system_clock_source_get_hz+0x78>)
    2806:	581b      	ldr	r3, [r3, r0]
    2808:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    280a:	2000      	movs	r0, #0
    280c:	e030      	b.n	2870 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc.frequency;
    280e:	4b1a      	ldr	r3, [pc, #104]	; (2878 <system_clock_source_get_hz+0x7c>)
    2810:	6918      	ldr	r0, [r3, #16]
    2812:	e02d      	b.n	2870 <system_clock_source_get_hz+0x74>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    2814:	4b19      	ldr	r3, [pc, #100]	; (287c <system_clock_source_get_hz+0x80>)
    2816:	6a1b      	ldr	r3, [r3, #32]
    2818:	059b      	lsls	r3, r3, #22
    281a:	0f9b      	lsrs	r3, r3, #30
    281c:	4818      	ldr	r0, [pc, #96]	; (2880 <system_clock_source_get_hz+0x84>)
    281e:	40d8      	lsrs	r0, r3
    2820:	e026      	b.n	2870 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc32k.frequency;
    2822:	4b15      	ldr	r3, [pc, #84]	; (2878 <system_clock_source_get_hz+0x7c>)
    2824:	6958      	ldr	r0, [r3, #20]
    2826:	e023      	b.n	2870 <system_clock_source_get_hz+0x74>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2828:	4b13      	ldr	r3, [pc, #76]	; (2878 <system_clock_source_get_hz+0x7c>)
    282a:	681b      	ldr	r3, [r3, #0]
			return 0;
    282c:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    282e:	079b      	lsls	r3, r3, #30
    2830:	d51e      	bpl.n	2870 <system_clock_source_get_hz+0x74>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2832:	4912      	ldr	r1, [pc, #72]	; (287c <system_clock_source_get_hz+0x80>)
    2834:	2210      	movs	r2, #16
    2836:	68cb      	ldr	r3, [r1, #12]
    2838:	421a      	tst	r2, r3
    283a:	d0fc      	beq.n	2836 <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    283c:	4b0e      	ldr	r3, [pc, #56]	; (2878 <system_clock_source_get_hz+0x7c>)
    283e:	681b      	ldr	r3, [r3, #0]
    2840:	075b      	lsls	r3, r3, #29
    2842:	d401      	bmi.n	2848 <system_clock_source_get_hz+0x4c>
		return 48000000UL;
    2844:	480f      	ldr	r0, [pc, #60]	; (2884 <system_clock_source_get_hz+0x88>)
    2846:	e013      	b.n	2870 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2848:	2000      	movs	r0, #0
    284a:	4b0f      	ldr	r3, [pc, #60]	; (2888 <system_clock_source_get_hz+0x8c>)
    284c:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    284e:	4b0a      	ldr	r3, [pc, #40]	; (2878 <system_clock_source_get_hz+0x7c>)
    2850:	689b      	ldr	r3, [r3, #8]
    2852:	041b      	lsls	r3, r3, #16
    2854:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2856:	4358      	muls	r0, r3
    2858:	e00a      	b.n	2870 <system_clock_source_get_hz+0x74>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    285a:	2350      	movs	r3, #80	; 0x50
    285c:	4a07      	ldr	r2, [pc, #28]	; (287c <system_clock_source_get_hz+0x80>)
    285e:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    2860:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2862:	075b      	lsls	r3, r3, #29
    2864:	d504      	bpl.n	2870 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.dpll.frequency;
    2866:	4b04      	ldr	r3, [pc, #16]	; (2878 <system_clock_source_get_hz+0x7c>)
    2868:	68d8      	ldr	r0, [r3, #12]
    286a:	e001      	b.n	2870 <system_clock_source_get_hz+0x74>
		return 32768UL;
    286c:	2080      	movs	r0, #128	; 0x80
    286e:	0200      	lsls	r0, r0, #8
	}
}
    2870:	bd10      	pop	{r4, pc}
    2872:	46c0      	nop			; (mov r8, r8)
    2874:	0000677c 	.word	0x0000677c
    2878:	200005b0 	.word	0x200005b0
    287c:	40000800 	.word	0x40000800
    2880:	007a1200 	.word	0x007a1200
    2884:	02dc6c00 	.word	0x02dc6c00
    2888:	00002c7d 	.word	0x00002c7d

0000288c <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    288c:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    288e:	490c      	ldr	r1, [pc, #48]	; (28c0 <system_clock_source_osc8m_set_config+0x34>)
    2890:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    2892:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2894:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    2896:	7840      	ldrb	r0, [r0, #1]
    2898:	2201      	movs	r2, #1
    289a:	4010      	ands	r0, r2
    289c:	0180      	lsls	r0, r0, #6
    289e:	2640      	movs	r6, #64	; 0x40
    28a0:	43b3      	bics	r3, r6
    28a2:	4303      	orrs	r3, r0
    28a4:	402a      	ands	r2, r5
    28a6:	01d2      	lsls	r2, r2, #7
    28a8:	2080      	movs	r0, #128	; 0x80
    28aa:	4383      	bics	r3, r0
    28ac:	4313      	orrs	r3, r2
    28ae:	2203      	movs	r2, #3
    28b0:	4022      	ands	r2, r4
    28b2:	0212      	lsls	r2, r2, #8
    28b4:	4803      	ldr	r0, [pc, #12]	; (28c4 <system_clock_source_osc8m_set_config+0x38>)
    28b6:	4003      	ands	r3, r0
    28b8:	4313      	orrs	r3, r2
    28ba:	620b      	str	r3, [r1, #32]
}
    28bc:	bd70      	pop	{r4, r5, r6, pc}
    28be:	46c0      	nop			; (mov r8, r8)
    28c0:	40000800 	.word	0x40000800
    28c4:	fffffcff 	.word	0xfffffcff

000028c8 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    28c8:	2808      	cmp	r0, #8
    28ca:	d803      	bhi.n	28d4 <system_clock_source_enable+0xc>
    28cc:	0080      	lsls	r0, r0, #2
    28ce:	4b25      	ldr	r3, [pc, #148]	; (2964 <system_clock_source_enable+0x9c>)
    28d0:	581b      	ldr	r3, [r3, r0]
    28d2:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    28d4:	2017      	movs	r0, #23
    28d6:	e044      	b.n	2962 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    28d8:	4a23      	ldr	r2, [pc, #140]	; (2968 <system_clock_source_enable+0xa0>)
    28da:	6a13      	ldr	r3, [r2, #32]
    28dc:	2102      	movs	r1, #2
    28de:	430b      	orrs	r3, r1
    28e0:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    28e2:	2000      	movs	r0, #0
    28e4:	e03d      	b.n	2962 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    28e6:	4a20      	ldr	r2, [pc, #128]	; (2968 <system_clock_source_enable+0xa0>)
    28e8:	6993      	ldr	r3, [r2, #24]
    28ea:	2102      	movs	r1, #2
    28ec:	430b      	orrs	r3, r1
    28ee:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    28f0:	2000      	movs	r0, #0
		break;
    28f2:	e036      	b.n	2962 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    28f4:	4a1c      	ldr	r2, [pc, #112]	; (2968 <system_clock_source_enable+0xa0>)
    28f6:	8a13      	ldrh	r3, [r2, #16]
    28f8:	2102      	movs	r1, #2
    28fa:	430b      	orrs	r3, r1
    28fc:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    28fe:	2000      	movs	r0, #0
		break;
    2900:	e02f      	b.n	2962 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    2902:	4a19      	ldr	r2, [pc, #100]	; (2968 <system_clock_source_enable+0xa0>)
    2904:	8a93      	ldrh	r3, [r2, #20]
    2906:	2102      	movs	r1, #2
    2908:	430b      	orrs	r3, r1
    290a:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    290c:	2000      	movs	r0, #0
		break;
    290e:	e028      	b.n	2962 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    2910:	4916      	ldr	r1, [pc, #88]	; (296c <system_clock_source_enable+0xa4>)
    2912:	680b      	ldr	r3, [r1, #0]
    2914:	2202      	movs	r2, #2
    2916:	4313      	orrs	r3, r2
    2918:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    291a:	4b13      	ldr	r3, [pc, #76]	; (2968 <system_clock_source_enable+0xa0>)
    291c:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    291e:	0019      	movs	r1, r3
    2920:	320e      	adds	r2, #14
    2922:	68cb      	ldr	r3, [r1, #12]
    2924:	421a      	tst	r2, r3
    2926:	d0fc      	beq.n	2922 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    2928:	4a10      	ldr	r2, [pc, #64]	; (296c <system_clock_source_enable+0xa4>)
    292a:	6891      	ldr	r1, [r2, #8]
    292c:	4b0e      	ldr	r3, [pc, #56]	; (2968 <system_clock_source_enable+0xa0>)
    292e:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    2930:	6852      	ldr	r2, [r2, #4]
    2932:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    2934:	2200      	movs	r2, #0
    2936:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2938:	0019      	movs	r1, r3
    293a:	3210      	adds	r2, #16
    293c:	68cb      	ldr	r3, [r1, #12]
    293e:	421a      	tst	r2, r3
    2940:	d0fc      	beq.n	293c <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    2942:	4b0a      	ldr	r3, [pc, #40]	; (296c <system_clock_source_enable+0xa4>)
    2944:	681b      	ldr	r3, [r3, #0]
    2946:	b29b      	uxth	r3, r3
    2948:	4a07      	ldr	r2, [pc, #28]	; (2968 <system_clock_source_enable+0xa0>)
    294a:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    294c:	2000      	movs	r0, #0
    294e:	e008      	b.n	2962 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    2950:	4905      	ldr	r1, [pc, #20]	; (2968 <system_clock_source_enable+0xa0>)
    2952:	2244      	movs	r2, #68	; 0x44
    2954:	5c8b      	ldrb	r3, [r1, r2]
    2956:	2002      	movs	r0, #2
    2958:	4303      	orrs	r3, r0
    295a:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    295c:	2000      	movs	r0, #0
		break;
    295e:	e000      	b.n	2962 <system_clock_source_enable+0x9a>
		return STATUS_OK;
    2960:	2000      	movs	r0, #0
}
    2962:	4770      	bx	lr
    2964:	000067a0 	.word	0x000067a0
    2968:	40000800 	.word	0x40000800
    296c:	200005b0 	.word	0x200005b0

00002970 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2970:	b5f0      	push	{r4, r5, r6, r7, lr}
    2972:	46c6      	mov	lr, r8
    2974:	b500      	push	{lr}
    2976:	b084      	sub	sp, #16
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    2978:	22c2      	movs	r2, #194	; 0xc2
    297a:	00d2      	lsls	r2, r2, #3
    297c:	4b21      	ldr	r3, [pc, #132]	; (2a04 <system_clock_init+0x94>)
    297e:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    2980:	4a21      	ldr	r2, [pc, #132]	; (2a08 <system_clock_init+0x98>)
    2982:	6853      	ldr	r3, [r2, #4]
    2984:	211e      	movs	r1, #30
    2986:	438b      	bics	r3, r1
    2988:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    298a:	2301      	movs	r3, #1
    298c:	466a      	mov	r2, sp
    298e:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2990:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    2992:	4d1e      	ldr	r5, [pc, #120]	; (2a0c <system_clock_init+0x9c>)
    2994:	b2e0      	uxtb	r0, r4
    2996:	4669      	mov	r1, sp
    2998:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    299a:	3401      	adds	r4, #1
    299c:	2c25      	cmp	r4, #37	; 0x25
    299e:	d1f9      	bne.n	2994 <system_clock_init+0x24>
	config->run_in_standby  = false;
    29a0:	a803      	add	r0, sp, #12
    29a2:	2400      	movs	r4, #0
    29a4:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    29a6:	2301      	movs	r3, #1
    29a8:	4698      	mov	r8, r3
    29aa:	7083      	strb	r3, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    29ac:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    29ae:	4b18      	ldr	r3, [pc, #96]	; (2a10 <system_clock_init+0xa0>)
    29b0:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    29b2:	2006      	movs	r0, #6
    29b4:	4b17      	ldr	r3, [pc, #92]	; (2a14 <system_clock_init+0xa4>)
    29b6:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    29b8:	4b17      	ldr	r3, [pc, #92]	; (2a18 <system_clock_init+0xa8>)
    29ba:	4798      	blx	r3
	config->high_when_disabled = false;
    29bc:	466b      	mov	r3, sp
    29be:	705c      	strb	r4, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    29c0:	2706      	movs	r7, #6
    29c2:	701f      	strb	r7, [r3, #0]
	config->run_in_standby     = false;
    29c4:	721c      	strb	r4, [r3, #8]
	config->output_enable      = false;
    29c6:	725c      	strb	r4, [r3, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    29c8:	2310      	movs	r3, #16
    29ca:	9301      	str	r3, [sp, #4]
    29cc:	4669      	mov	r1, sp
    29ce:	2003      	movs	r0, #3
    29d0:	4e12      	ldr	r6, [pc, #72]	; (2a1c <system_clock_init+0xac>)
    29d2:	47b0      	blx	r6
    29d4:	2003      	movs	r0, #3
    29d6:	4d12      	ldr	r5, [pc, #72]	; (2a20 <system_clock_init+0xb0>)
    29d8:	47a8      	blx	r5
	PM->CPUSEL.reg = (uint32_t)divider;
    29da:	4b12      	ldr	r3, [pc, #72]	; (2a24 <system_clock_init+0xb4>)
    29dc:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    29de:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    29e0:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    29e2:	72dc      	strb	r4, [r3, #11]
	config->division_factor    = 1;
    29e4:	4643      	mov	r3, r8
    29e6:	9301      	str	r3, [sp, #4]
	config->high_when_disabled = false;
    29e8:	466b      	mov	r3, sp
    29ea:	705c      	strb	r4, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    29ec:	701f      	strb	r7, [r3, #0]
	config->run_in_standby     = false;
    29ee:	721c      	strb	r4, [r3, #8]
	config->output_enable      = false;
    29f0:	725c      	strb	r4, [r3, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    29f2:	4669      	mov	r1, sp
    29f4:	2000      	movs	r0, #0
    29f6:	47b0      	blx	r6
    29f8:	2000      	movs	r0, #0
    29fa:	47a8      	blx	r5
#endif
}
    29fc:	b004      	add	sp, #16
    29fe:	bc04      	pop	{r2}
    2a00:	4690      	mov	r8, r2
    2a02:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2a04:	40000800 	.word	0x40000800
    2a08:	41004000 	.word	0x41004000
    2a0c:	00002c61 	.word	0x00002c61
    2a10:	0000288d 	.word	0x0000288d
    2a14:	000028c9 	.word	0x000028c9
    2a18:	00002a29 	.word	0x00002a29
    2a1c:	00002a4d 	.word	0x00002a4d
    2a20:	00002b05 	.word	0x00002b05
    2a24:	40000400 	.word	0x40000400

00002a28 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    2a28:	4a06      	ldr	r2, [pc, #24]	; (2a44 <system_gclk_init+0x1c>)
    2a2a:	6993      	ldr	r3, [r2, #24]
    2a2c:	2108      	movs	r1, #8
    2a2e:	430b      	orrs	r3, r1
    2a30:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    2a32:	2201      	movs	r2, #1
    2a34:	4b04      	ldr	r3, [pc, #16]	; (2a48 <system_gclk_init+0x20>)
    2a36:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2a38:	0019      	movs	r1, r3
    2a3a:	780b      	ldrb	r3, [r1, #0]
    2a3c:	4213      	tst	r3, r2
    2a3e:	d1fc      	bne.n	2a3a <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    2a40:	4770      	bx	lr
    2a42:	46c0      	nop			; (mov r8, r8)
    2a44:	40000400 	.word	0x40000400
    2a48:	40000c00 	.word	0x40000c00

00002a4c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2a4c:	b570      	push	{r4, r5, r6, lr}
    2a4e:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    2a50:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2a52:	780d      	ldrb	r5, [r1, #0]
    2a54:	022d      	lsls	r5, r5, #8
    2a56:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2a58:	784b      	ldrb	r3, [r1, #1]
    2a5a:	2b00      	cmp	r3, #0
    2a5c:	d002      	beq.n	2a64 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    2a5e:	2380      	movs	r3, #128	; 0x80
    2a60:	02db      	lsls	r3, r3, #11
    2a62:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2a64:	7a4b      	ldrb	r3, [r1, #9]
    2a66:	2b00      	cmp	r3, #0
    2a68:	d002      	beq.n	2a70 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2a6a:	2380      	movs	r3, #128	; 0x80
    2a6c:	031b      	lsls	r3, r3, #12
    2a6e:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2a70:	6848      	ldr	r0, [r1, #4]
    2a72:	2801      	cmp	r0, #1
    2a74:	d910      	bls.n	2a98 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2a76:	1e43      	subs	r3, r0, #1
    2a78:	4218      	tst	r0, r3
    2a7a:	d134      	bne.n	2ae6 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2a7c:	2802      	cmp	r0, #2
    2a7e:	d930      	bls.n	2ae2 <system_gclk_gen_set_config+0x96>
    2a80:	2302      	movs	r3, #2
    2a82:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2a84:	3201      	adds	r2, #1
						mask <<= 1) {
    2a86:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    2a88:	4298      	cmp	r0, r3
    2a8a:	d8fb      	bhi.n	2a84 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    2a8c:	0212      	lsls	r2, r2, #8
    2a8e:	4332      	orrs	r2, r6
    2a90:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2a92:	2380      	movs	r3, #128	; 0x80
    2a94:	035b      	lsls	r3, r3, #13
    2a96:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2a98:	7a0b      	ldrb	r3, [r1, #8]
    2a9a:	2b00      	cmp	r3, #0
    2a9c:	d002      	beq.n	2aa4 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2a9e:	2380      	movs	r3, #128	; 0x80
    2aa0:	039b      	lsls	r3, r3, #14
    2aa2:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2aa4:	4a13      	ldr	r2, [pc, #76]	; (2af4 <system_gclk_gen_set_config+0xa8>)
    2aa6:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    2aa8:	b25b      	sxtb	r3, r3
    2aaa:	2b00      	cmp	r3, #0
    2aac:	dbfb      	blt.n	2aa6 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    2aae:	4b12      	ldr	r3, [pc, #72]	; (2af8 <system_gclk_gen_set_config+0xac>)
    2ab0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2ab2:	4b12      	ldr	r3, [pc, #72]	; (2afc <system_gclk_gen_set_config+0xb0>)
    2ab4:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2ab6:	4a0f      	ldr	r2, [pc, #60]	; (2af4 <system_gclk_gen_set_config+0xa8>)
    2ab8:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    2aba:	b25b      	sxtb	r3, r3
    2abc:	2b00      	cmp	r3, #0
    2abe:	dbfb      	blt.n	2ab8 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    2ac0:	4b0c      	ldr	r3, [pc, #48]	; (2af4 <system_gclk_gen_set_config+0xa8>)
    2ac2:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2ac4:	001a      	movs	r2, r3
    2ac6:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    2ac8:	b25b      	sxtb	r3, r3
    2aca:	2b00      	cmp	r3, #0
    2acc:	dbfb      	blt.n	2ac6 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    2ace:	4a09      	ldr	r2, [pc, #36]	; (2af4 <system_gclk_gen_set_config+0xa8>)
    2ad0:	6853      	ldr	r3, [r2, #4]
    2ad2:	2180      	movs	r1, #128	; 0x80
    2ad4:	0249      	lsls	r1, r1, #9
    2ad6:	400b      	ands	r3, r1
    2ad8:	431d      	orrs	r5, r3
    2ada:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    2adc:	4b08      	ldr	r3, [pc, #32]	; (2b00 <system_gclk_gen_set_config+0xb4>)
    2ade:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2ae0:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    2ae2:	2200      	movs	r2, #0
    2ae4:	e7d2      	b.n	2a8c <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    2ae6:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    2ae8:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    2aea:	2380      	movs	r3, #128	; 0x80
    2aec:	029b      	lsls	r3, r3, #10
    2aee:	431d      	orrs	r5, r3
    2af0:	e7d2      	b.n	2a98 <system_gclk_gen_set_config+0x4c>
    2af2:	46c0      	nop			; (mov r8, r8)
    2af4:	40000c00 	.word	0x40000c00
    2af8:	00001811 	.word	0x00001811
    2afc:	40000c08 	.word	0x40000c08
    2b00:	00001851 	.word	0x00001851

00002b04 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2b04:	b510      	push	{r4, lr}
    2b06:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2b08:	4a0b      	ldr	r2, [pc, #44]	; (2b38 <system_gclk_gen_enable+0x34>)
    2b0a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2b0c:	b25b      	sxtb	r3, r3
    2b0e:	2b00      	cmp	r3, #0
    2b10:	dbfb      	blt.n	2b0a <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    2b12:	4b0a      	ldr	r3, [pc, #40]	; (2b3c <system_gclk_gen_enable+0x38>)
    2b14:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2b16:	4b0a      	ldr	r3, [pc, #40]	; (2b40 <system_gclk_gen_enable+0x3c>)
    2b18:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2b1a:	4a07      	ldr	r2, [pc, #28]	; (2b38 <system_gclk_gen_enable+0x34>)
    2b1c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2b1e:	b25b      	sxtb	r3, r3
    2b20:	2b00      	cmp	r3, #0
    2b22:	dbfb      	blt.n	2b1c <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2b24:	4a04      	ldr	r2, [pc, #16]	; (2b38 <system_gclk_gen_enable+0x34>)
    2b26:	6851      	ldr	r1, [r2, #4]
    2b28:	2380      	movs	r3, #128	; 0x80
    2b2a:	025b      	lsls	r3, r3, #9
    2b2c:	430b      	orrs	r3, r1
    2b2e:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    2b30:	4b04      	ldr	r3, [pc, #16]	; (2b44 <system_gclk_gen_enable+0x40>)
    2b32:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2b34:	bd10      	pop	{r4, pc}
    2b36:	46c0      	nop			; (mov r8, r8)
    2b38:	40000c00 	.word	0x40000c00
    2b3c:	00001811 	.word	0x00001811
    2b40:	40000c04 	.word	0x40000c04
    2b44:	00001851 	.word	0x00001851

00002b48 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2b48:	b570      	push	{r4, r5, r6, lr}
    2b4a:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2b4c:	4a1a      	ldr	r2, [pc, #104]	; (2bb8 <system_gclk_gen_get_hz+0x70>)
    2b4e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2b50:	b25b      	sxtb	r3, r3
    2b52:	2b00      	cmp	r3, #0
    2b54:	dbfb      	blt.n	2b4e <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    2b56:	4b19      	ldr	r3, [pc, #100]	; (2bbc <system_gclk_gen_get_hz+0x74>)
    2b58:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2b5a:	4b19      	ldr	r3, [pc, #100]	; (2bc0 <system_gclk_gen_get_hz+0x78>)
    2b5c:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2b5e:	4a16      	ldr	r2, [pc, #88]	; (2bb8 <system_gclk_gen_get_hz+0x70>)
    2b60:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2b62:	b25b      	sxtb	r3, r3
    2b64:	2b00      	cmp	r3, #0
    2b66:	dbfb      	blt.n	2b60 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2b68:	4e13      	ldr	r6, [pc, #76]	; (2bb8 <system_gclk_gen_get_hz+0x70>)
    2b6a:	6870      	ldr	r0, [r6, #4]
    2b6c:	04c0      	lsls	r0, r0, #19
    2b6e:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2b70:	4b14      	ldr	r3, [pc, #80]	; (2bc4 <system_gclk_gen_get_hz+0x7c>)
    2b72:	4798      	blx	r3
    2b74:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2b76:	4b12      	ldr	r3, [pc, #72]	; (2bc0 <system_gclk_gen_get_hz+0x78>)
    2b78:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2b7a:	6876      	ldr	r6, [r6, #4]
    2b7c:	02f6      	lsls	r6, r6, #11
    2b7e:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2b80:	4b11      	ldr	r3, [pc, #68]	; (2bc8 <system_gclk_gen_get_hz+0x80>)
    2b82:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2b84:	4a0c      	ldr	r2, [pc, #48]	; (2bb8 <system_gclk_gen_get_hz+0x70>)
    2b86:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2b88:	b25b      	sxtb	r3, r3
    2b8a:	2b00      	cmp	r3, #0
    2b8c:	dbfb      	blt.n	2b86 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    2b8e:	4b0a      	ldr	r3, [pc, #40]	; (2bb8 <system_gclk_gen_get_hz+0x70>)
    2b90:	689c      	ldr	r4, [r3, #8]
    2b92:	0224      	lsls	r4, r4, #8
    2b94:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    2b96:	4b0d      	ldr	r3, [pc, #52]	; (2bcc <system_gclk_gen_get_hz+0x84>)
    2b98:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    2b9a:	2e00      	cmp	r6, #0
    2b9c:	d107      	bne.n	2bae <system_gclk_gen_get_hz+0x66>
    2b9e:	2c01      	cmp	r4, #1
    2ba0:	d907      	bls.n	2bb2 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    2ba2:	0021      	movs	r1, r4
    2ba4:	0028      	movs	r0, r5
    2ba6:	4b0a      	ldr	r3, [pc, #40]	; (2bd0 <system_gclk_gen_get_hz+0x88>)
    2ba8:	4798      	blx	r3
    2baa:	0005      	movs	r5, r0
    2bac:	e001      	b.n	2bb2 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    2bae:	3401      	adds	r4, #1
    2bb0:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    2bb2:	0028      	movs	r0, r5
    2bb4:	bd70      	pop	{r4, r5, r6, pc}
    2bb6:	46c0      	nop			; (mov r8, r8)
    2bb8:	40000c00 	.word	0x40000c00
    2bbc:	00001811 	.word	0x00001811
    2bc0:	40000c04 	.word	0x40000c04
    2bc4:	000027fd 	.word	0x000027fd
    2bc8:	40000c08 	.word	0x40000c08
    2bcc:	00001851 	.word	0x00001851
    2bd0:	00003939 	.word	0x00003939

00002bd4 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    2bd4:	b510      	push	{r4, lr}
    2bd6:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2bd8:	4b06      	ldr	r3, [pc, #24]	; (2bf4 <system_gclk_chan_enable+0x20>)
    2bda:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2bdc:	4b06      	ldr	r3, [pc, #24]	; (2bf8 <system_gclk_chan_enable+0x24>)
    2bde:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    2be0:	4a06      	ldr	r2, [pc, #24]	; (2bfc <system_gclk_chan_enable+0x28>)
    2be2:	8853      	ldrh	r3, [r2, #2]
    2be4:	2180      	movs	r1, #128	; 0x80
    2be6:	01c9      	lsls	r1, r1, #7
    2be8:	430b      	orrs	r3, r1
    2bea:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    2bec:	4b04      	ldr	r3, [pc, #16]	; (2c00 <system_gclk_chan_enable+0x2c>)
    2bee:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2bf0:	bd10      	pop	{r4, pc}
    2bf2:	46c0      	nop			; (mov r8, r8)
    2bf4:	00001811 	.word	0x00001811
    2bf8:	40000c02 	.word	0x40000c02
    2bfc:	40000c00 	.word	0x40000c00
    2c00:	00001851 	.word	0x00001851

00002c04 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2c04:	b510      	push	{r4, lr}
    2c06:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2c08:	4b0f      	ldr	r3, [pc, #60]	; (2c48 <system_gclk_chan_disable+0x44>)
    2c0a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2c0c:	4b0f      	ldr	r3, [pc, #60]	; (2c4c <system_gclk_chan_disable+0x48>)
    2c0e:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2c10:	4a0f      	ldr	r2, [pc, #60]	; (2c50 <system_gclk_chan_disable+0x4c>)
    2c12:	8853      	ldrh	r3, [r2, #2]
    2c14:	051b      	lsls	r3, r3, #20
    2c16:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    2c18:	8853      	ldrh	r3, [r2, #2]
    2c1a:	490e      	ldr	r1, [pc, #56]	; (2c54 <system_gclk_chan_disable+0x50>)
    2c1c:	400b      	ands	r3, r1
    2c1e:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2c20:	8853      	ldrh	r3, [r2, #2]
    2c22:	490d      	ldr	r1, [pc, #52]	; (2c58 <system_gclk_chan_disable+0x54>)
    2c24:	400b      	ands	r3, r1
    2c26:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2c28:	0011      	movs	r1, r2
    2c2a:	2280      	movs	r2, #128	; 0x80
    2c2c:	01d2      	lsls	r2, r2, #7
    2c2e:	884b      	ldrh	r3, [r1, #2]
    2c30:	4213      	tst	r3, r2
    2c32:	d1fc      	bne.n	2c2e <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2c34:	4906      	ldr	r1, [pc, #24]	; (2c50 <system_gclk_chan_disable+0x4c>)
    2c36:	884a      	ldrh	r2, [r1, #2]
    2c38:	0203      	lsls	r3, r0, #8
    2c3a:	4806      	ldr	r0, [pc, #24]	; (2c54 <system_gclk_chan_disable+0x50>)
    2c3c:	4002      	ands	r2, r0
    2c3e:	4313      	orrs	r3, r2
    2c40:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    2c42:	4b06      	ldr	r3, [pc, #24]	; (2c5c <system_gclk_chan_disable+0x58>)
    2c44:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2c46:	bd10      	pop	{r4, pc}
    2c48:	00001811 	.word	0x00001811
    2c4c:	40000c02 	.word	0x40000c02
    2c50:	40000c00 	.word	0x40000c00
    2c54:	fffff0ff 	.word	0xfffff0ff
    2c58:	ffffbfff 	.word	0xffffbfff
    2c5c:	00001851 	.word	0x00001851

00002c60 <system_gclk_chan_set_config>:
{
    2c60:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    2c62:	780c      	ldrb	r4, [r1, #0]
    2c64:	0224      	lsls	r4, r4, #8
    2c66:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    2c68:	4b02      	ldr	r3, [pc, #8]	; (2c74 <system_gclk_chan_set_config+0x14>)
    2c6a:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2c6c:	b2a4      	uxth	r4, r4
    2c6e:	4b02      	ldr	r3, [pc, #8]	; (2c78 <system_gclk_chan_set_config+0x18>)
    2c70:	805c      	strh	r4, [r3, #2]
}
    2c72:	bd10      	pop	{r4, pc}
    2c74:	00002c05 	.word	0x00002c05
    2c78:	40000c00 	.word	0x40000c00

00002c7c <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2c7c:	b510      	push	{r4, lr}
    2c7e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2c80:	4b06      	ldr	r3, [pc, #24]	; (2c9c <system_gclk_chan_get_hz+0x20>)
    2c82:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2c84:	4b06      	ldr	r3, [pc, #24]	; (2ca0 <system_gclk_chan_get_hz+0x24>)
    2c86:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    2c88:	4b06      	ldr	r3, [pc, #24]	; (2ca4 <system_gclk_chan_get_hz+0x28>)
    2c8a:	885c      	ldrh	r4, [r3, #2]
    2c8c:	0524      	lsls	r4, r4, #20
    2c8e:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    2c90:	4b05      	ldr	r3, [pc, #20]	; (2ca8 <system_gclk_chan_get_hz+0x2c>)
    2c92:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    2c94:	0020      	movs	r0, r4
    2c96:	4b05      	ldr	r3, [pc, #20]	; (2cac <system_gclk_chan_get_hz+0x30>)
    2c98:	4798      	blx	r3
}
    2c9a:	bd10      	pop	{r4, pc}
    2c9c:	00001811 	.word	0x00001811
    2ca0:	40000c02 	.word	0x40000c02
    2ca4:	40000c00 	.word	0x40000c00
    2ca8:	00001851 	.word	0x00001851
    2cac:	00002b49 	.word	0x00002b49

00002cb0 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2cb0:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    2cb2:	78d3      	ldrb	r3, [r2, #3]
    2cb4:	2b00      	cmp	r3, #0
    2cb6:	d135      	bne.n	2d24 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2cb8:	7813      	ldrb	r3, [r2, #0]
    2cba:	2b80      	cmp	r3, #128	; 0x80
    2cbc:	d029      	beq.n	2d12 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    2cbe:	061b      	lsls	r3, r3, #24
    2cc0:	2480      	movs	r4, #128	; 0x80
    2cc2:	0264      	lsls	r4, r4, #9
    2cc4:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2cc6:	7854      	ldrb	r4, [r2, #1]
    2cc8:	2502      	movs	r5, #2
    2cca:	43ac      	bics	r4, r5
    2ccc:	d106      	bne.n	2cdc <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    2cce:	7894      	ldrb	r4, [r2, #2]
    2cd0:	2c00      	cmp	r4, #0
    2cd2:	d120      	bne.n	2d16 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    2cd4:	2480      	movs	r4, #128	; 0x80
    2cd6:	02a4      	lsls	r4, r4, #10
    2cd8:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    2cda:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2cdc:	7854      	ldrb	r4, [r2, #1]
    2cde:	3c01      	subs	r4, #1
    2ce0:	2c01      	cmp	r4, #1
    2ce2:	d91c      	bls.n	2d1e <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2ce4:	040d      	lsls	r5, r1, #16
    2ce6:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2ce8:	24a0      	movs	r4, #160	; 0xa0
    2cea:	05e4      	lsls	r4, r4, #23
    2cec:	432c      	orrs	r4, r5
    2cee:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2cf0:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2cf2:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2cf4:	24d0      	movs	r4, #208	; 0xd0
    2cf6:	0624      	lsls	r4, r4, #24
    2cf8:	432c      	orrs	r4, r5
    2cfa:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2cfc:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2cfe:	78d4      	ldrb	r4, [r2, #3]
    2d00:	2c00      	cmp	r4, #0
    2d02:	d122      	bne.n	2d4a <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2d04:	035b      	lsls	r3, r3, #13
    2d06:	d51c      	bpl.n	2d42 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2d08:	7893      	ldrb	r3, [r2, #2]
    2d0a:	2b01      	cmp	r3, #1
    2d0c:	d01e      	beq.n	2d4c <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    2d0e:	6141      	str	r1, [r0, #20]
    2d10:	e017      	b.n	2d42 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    2d12:	2300      	movs	r3, #0
    2d14:	e7d7      	b.n	2cc6 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    2d16:	24c0      	movs	r4, #192	; 0xc0
    2d18:	02e4      	lsls	r4, r4, #11
    2d1a:	4323      	orrs	r3, r4
    2d1c:	e7dd      	b.n	2cda <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    2d1e:	4c0d      	ldr	r4, [pc, #52]	; (2d54 <_system_pinmux_config+0xa4>)
    2d20:	4023      	ands	r3, r4
    2d22:	e7df      	b.n	2ce4 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    2d24:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2d26:	040c      	lsls	r4, r1, #16
    2d28:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2d2a:	23a0      	movs	r3, #160	; 0xa0
    2d2c:	05db      	lsls	r3, r3, #23
    2d2e:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2d30:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2d32:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2d34:	23d0      	movs	r3, #208	; 0xd0
    2d36:	061b      	lsls	r3, r3, #24
    2d38:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2d3a:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    2d3c:	78d3      	ldrb	r3, [r2, #3]
    2d3e:	2b00      	cmp	r3, #0
    2d40:	d103      	bne.n	2d4a <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2d42:	7853      	ldrb	r3, [r2, #1]
    2d44:	3b01      	subs	r3, #1
    2d46:	2b01      	cmp	r3, #1
    2d48:	d902      	bls.n	2d50 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    2d4a:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    2d4c:	6181      	str	r1, [r0, #24]
    2d4e:	e7f8      	b.n	2d42 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    2d50:	6081      	str	r1, [r0, #8]
}
    2d52:	e7fa      	b.n	2d4a <_system_pinmux_config+0x9a>
    2d54:	fffbffff 	.word	0xfffbffff

00002d58 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2d58:	b510      	push	{r4, lr}
    2d5a:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    2d5c:	09c1      	lsrs	r1, r0, #7
		return NULL;
    2d5e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    2d60:	2900      	cmp	r1, #0
    2d62:	d104      	bne.n	2d6e <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    2d64:	0943      	lsrs	r3, r0, #5
    2d66:	01db      	lsls	r3, r3, #7
    2d68:	4905      	ldr	r1, [pc, #20]	; (2d80 <system_pinmux_pin_set_config+0x28>)
    2d6a:	468c      	mov	ip, r1
    2d6c:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    2d6e:	241f      	movs	r4, #31
    2d70:	4020      	ands	r0, r4
    2d72:	2101      	movs	r1, #1
    2d74:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    2d76:	0018      	movs	r0, r3
    2d78:	4b02      	ldr	r3, [pc, #8]	; (2d84 <system_pinmux_pin_set_config+0x2c>)
    2d7a:	4798      	blx	r3
}
    2d7c:	bd10      	pop	{r4, pc}
    2d7e:	46c0      	nop			; (mov r8, r8)
    2d80:	41004400 	.word	0x41004400
    2d84:	00002cb1 	.word	0x00002cb1

00002d88 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    2d88:	4770      	bx	lr
	...

00002d8c <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2d8c:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    2d8e:	4b05      	ldr	r3, [pc, #20]	; (2da4 <system_init+0x18>)
    2d90:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    2d92:	4b05      	ldr	r3, [pc, #20]	; (2da8 <system_init+0x1c>)
    2d94:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    2d96:	4b05      	ldr	r3, [pc, #20]	; (2dac <system_init+0x20>)
    2d98:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    2d9a:	4b05      	ldr	r3, [pc, #20]	; (2db0 <system_init+0x24>)
    2d9c:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    2d9e:	4b05      	ldr	r3, [pc, #20]	; (2db4 <system_init+0x28>)
    2da0:	4798      	blx	r3
}
    2da2:	bd10      	pop	{r4, pc}
    2da4:	00002971 	.word	0x00002971
    2da8:	00001881 	.word	0x00001881
    2dac:	00002d89 	.word	0x00002d89
    2db0:	00000565 	.word	0x00000565
    2db4:	00002d89 	.word	0x00002d89

00002db8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    2db8:	e7fe      	b.n	2db8 <Dummy_Handler>
	...

00002dbc <Reset_Handler>:
{
    2dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    2dbe:	4a2a      	ldr	r2, [pc, #168]	; (2e68 <Reset_Handler+0xac>)
    2dc0:	4b2a      	ldr	r3, [pc, #168]	; (2e6c <Reset_Handler+0xb0>)
    2dc2:	429a      	cmp	r2, r3
    2dc4:	d011      	beq.n	2dea <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    2dc6:	001a      	movs	r2, r3
    2dc8:	4b29      	ldr	r3, [pc, #164]	; (2e70 <Reset_Handler+0xb4>)
    2dca:	429a      	cmp	r2, r3
    2dcc:	d20d      	bcs.n	2dea <Reset_Handler+0x2e>
    2dce:	4a29      	ldr	r2, [pc, #164]	; (2e74 <Reset_Handler+0xb8>)
    2dd0:	3303      	adds	r3, #3
    2dd2:	1a9b      	subs	r3, r3, r2
    2dd4:	089b      	lsrs	r3, r3, #2
    2dd6:	3301      	adds	r3, #1
    2dd8:	009b      	lsls	r3, r3, #2
    2dda:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    2ddc:	4823      	ldr	r0, [pc, #140]	; (2e6c <Reset_Handler+0xb0>)
    2dde:	4922      	ldr	r1, [pc, #136]	; (2e68 <Reset_Handler+0xac>)
    2de0:	588c      	ldr	r4, [r1, r2]
    2de2:	5084      	str	r4, [r0, r2]
    2de4:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    2de6:	429a      	cmp	r2, r3
    2de8:	d1fa      	bne.n	2de0 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    2dea:	4a23      	ldr	r2, [pc, #140]	; (2e78 <Reset_Handler+0xbc>)
    2dec:	4b23      	ldr	r3, [pc, #140]	; (2e7c <Reset_Handler+0xc0>)
    2dee:	429a      	cmp	r2, r3
    2df0:	d20a      	bcs.n	2e08 <Reset_Handler+0x4c>
    2df2:	43d3      	mvns	r3, r2
    2df4:	4921      	ldr	r1, [pc, #132]	; (2e7c <Reset_Handler+0xc0>)
    2df6:	185b      	adds	r3, r3, r1
    2df8:	2103      	movs	r1, #3
    2dfa:	438b      	bics	r3, r1
    2dfc:	3304      	adds	r3, #4
    2dfe:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    2e00:	2100      	movs	r1, #0
    2e02:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    2e04:	4293      	cmp	r3, r2
    2e06:	d1fc      	bne.n	2e02 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2e08:	4a1d      	ldr	r2, [pc, #116]	; (2e80 <Reset_Handler+0xc4>)
    2e0a:	21ff      	movs	r1, #255	; 0xff
    2e0c:	4b1d      	ldr	r3, [pc, #116]	; (2e84 <Reset_Handler+0xc8>)
    2e0e:	438b      	bics	r3, r1
    2e10:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    2e12:	39fd      	subs	r1, #253	; 0xfd
    2e14:	2390      	movs	r3, #144	; 0x90
    2e16:	005b      	lsls	r3, r3, #1
    2e18:	4a1b      	ldr	r2, [pc, #108]	; (2e88 <Reset_Handler+0xcc>)
    2e1a:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    2e1c:	4a1b      	ldr	r2, [pc, #108]	; (2e8c <Reset_Handler+0xd0>)
    2e1e:	78d3      	ldrb	r3, [r2, #3]
    2e20:	2503      	movs	r5, #3
    2e22:	43ab      	bics	r3, r5
    2e24:	2402      	movs	r4, #2
    2e26:	4323      	orrs	r3, r4
    2e28:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    2e2a:	78d3      	ldrb	r3, [r2, #3]
    2e2c:	270c      	movs	r7, #12
    2e2e:	43bb      	bics	r3, r7
    2e30:	2608      	movs	r6, #8
    2e32:	4333      	orrs	r3, r6
    2e34:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    2e36:	4b16      	ldr	r3, [pc, #88]	; (2e90 <Reset_Handler+0xd4>)
    2e38:	7b98      	ldrb	r0, [r3, #14]
    2e3a:	2230      	movs	r2, #48	; 0x30
    2e3c:	4390      	bics	r0, r2
    2e3e:	2220      	movs	r2, #32
    2e40:	4310      	orrs	r0, r2
    2e42:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2e44:	7b99      	ldrb	r1, [r3, #14]
    2e46:	43b9      	bics	r1, r7
    2e48:	4331      	orrs	r1, r6
    2e4a:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    2e4c:	7b9a      	ldrb	r2, [r3, #14]
    2e4e:	43aa      	bics	r2, r5
    2e50:	4322      	orrs	r2, r4
    2e52:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    2e54:	4a0f      	ldr	r2, [pc, #60]	; (2e94 <Reset_Handler+0xd8>)
    2e56:	6853      	ldr	r3, [r2, #4]
    2e58:	2180      	movs	r1, #128	; 0x80
    2e5a:	430b      	orrs	r3, r1
    2e5c:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    2e5e:	4b0e      	ldr	r3, [pc, #56]	; (2e98 <Reset_Handler+0xdc>)
    2e60:	4798      	blx	r3
        main();
    2e62:	4b0e      	ldr	r3, [pc, #56]	; (2e9c <Reset_Handler+0xe0>)
    2e64:	4798      	blx	r3
    2e66:	e7fe      	b.n	2e66 <Reset_Handler+0xaa>
    2e68:	00006b28 	.word	0x00006b28
    2e6c:	20000000 	.word	0x20000000
    2e70:	20000098 	.word	0x20000098
    2e74:	20000004 	.word	0x20000004
    2e78:	20000098 	.word	0x20000098
    2e7c:	2000082c 	.word	0x2000082c
    2e80:	e000ed00 	.word	0xe000ed00
    2e84:	00000000 	.word	0x00000000
    2e88:	41007000 	.word	0x41007000
    2e8c:	41005000 	.word	0x41005000
    2e90:	41004800 	.word	0x41004800
    2e94:	41004000 	.word	0x41004000
    2e98:	000050c5 	.word	0x000050c5
    2e9c:	000037fd 	.word	0x000037fd

00002ea0 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    2ea0:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    2ea2:	4a06      	ldr	r2, [pc, #24]	; (2ebc <_sbrk+0x1c>)
    2ea4:	6812      	ldr	r2, [r2, #0]
    2ea6:	2a00      	cmp	r2, #0
    2ea8:	d004      	beq.n	2eb4 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    2eaa:	4a04      	ldr	r2, [pc, #16]	; (2ebc <_sbrk+0x1c>)
    2eac:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    2eae:	18c3      	adds	r3, r0, r3
    2eb0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    2eb2:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    2eb4:	4902      	ldr	r1, [pc, #8]	; (2ec0 <_sbrk+0x20>)
    2eb6:	4a01      	ldr	r2, [pc, #4]	; (2ebc <_sbrk+0x1c>)
    2eb8:	6011      	str	r1, [r2, #0]
    2eba:	e7f6      	b.n	2eaa <_sbrk+0xa>
    2ebc:	200005c8 	.word	0x200005c8
    2ec0:	20002830 	.word	0x20002830

00002ec4 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    2ec4:	2001      	movs	r0, #1
    2ec6:	4240      	negs	r0, r0
    2ec8:	4770      	bx	lr

00002eca <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    2eca:	2380      	movs	r3, #128	; 0x80
    2ecc:	019b      	lsls	r3, r3, #6
    2ece:	604b      	str	r3, [r1, #4]

	return 0;
}
    2ed0:	2000      	movs	r0, #0
    2ed2:	4770      	bx	lr

00002ed4 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    2ed4:	2001      	movs	r0, #1
    2ed6:	4770      	bx	lr

00002ed8 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    2ed8:	2000      	movs	r0, #0
    2eda:	4770      	bx	lr

00002edc <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
    2edc:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    2ede:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    2ee0:	689a      	ldr	r2, [r3, #8]
    2ee2:	608a      	str	r2, [r1, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
    2ee4:	689a      	ldr	r2, [r3, #8]
    2ee6:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
    2ee8:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    2eea:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
    2eec:	6803      	ldr	r3, [r0, #0]
    2eee:	3301      	adds	r3, #1
    2ef0:	6003      	str	r3, [r0, #0]
}
    2ef2:	4770      	bx	lr

00002ef4 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    2ef4:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    2ef6:	6842      	ldr	r2, [r0, #4]
    2ef8:	6881      	ldr	r1, [r0, #8]
    2efa:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    2efc:	6882      	ldr	r2, [r0, #8]
    2efe:	6841      	ldr	r1, [r0, #4]
    2f00:	6051      	str	r1, [r2, #4]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    2f02:	685a      	ldr	r2, [r3, #4]
    2f04:	4290      	cmp	r0, r2
    2f06:	d005      	beq.n	2f14 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    2f08:	2200      	movs	r2, #0
    2f0a:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
    2f0c:	681a      	ldr	r2, [r3, #0]
    2f0e:	1e50      	subs	r0, r2, #1
    2f10:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
    2f12:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    2f14:	6882      	ldr	r2, [r0, #8]
    2f16:	605a      	str	r2, [r3, #4]
    2f18:	e7f6      	b.n	2f08 <uxListRemove+0x14>

00002f1a <SVC_Handler>:

void vPortSVCHandler( void )
{
	/* This function is no longer used, but retained for backward
	compatibility. */
}
    2f1a:	4770      	bx	lr

00002f1c <ulSetInterruptMaskFromISR>:
}
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
    2f1c:	f3ef 8010 	mrs	r0, PRIMASK
    2f20:	b672      	cpsid	i
    2f22:	4770      	bx	lr
					" bx lr				  "
				  );

	/* To avoid compiler warnings.  This line will never be reached. */
	return 0;
}
    2f24:	2000      	movs	r0, #0

00002f26 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( uint32_t ulMask )
{
	__asm volatile(
    2f26:	f380 8810 	msr	PRIMASK, r0
    2f2a:	4770      	bx	lr

00002f2c <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
    2f2c:	f3ef 8009 	mrs	r0, PSP
    2f30:	4b0e      	ldr	r3, [pc, #56]	; (2f6c <pxCurrentTCBConst>)
    2f32:	681a      	ldr	r2, [r3, #0]
    2f34:	3820      	subs	r0, #32
    2f36:	6010      	str	r0, [r2, #0]
    2f38:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
    2f3a:	4644      	mov	r4, r8
    2f3c:	464d      	mov	r5, r9
    2f3e:	4656      	mov	r6, sl
    2f40:	465f      	mov	r7, fp
    2f42:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
    2f44:	b508      	push	{r3, lr}
    2f46:	b672      	cpsid	i
    2f48:	f000 f8d2 	bl	30f0 <vTaskSwitchContext>
    2f4c:	b662      	cpsie	i
    2f4e:	bc0c      	pop	{r2, r3}
    2f50:	6811      	ldr	r1, [r2, #0]
    2f52:	6808      	ldr	r0, [r1, #0]
    2f54:	3010      	adds	r0, #16
    2f56:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
    2f58:	46a0      	mov	r8, r4
    2f5a:	46a9      	mov	r9, r5
    2f5c:	46b2      	mov	sl, r6
    2f5e:	46bb      	mov	fp, r7
    2f60:	f380 8809 	msr	PSP, r0
    2f64:	3820      	subs	r0, #32
    2f66:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
    2f68:	4718      	bx	r3
    2f6a:	46c0      	nop			; (mov r8, r8)

00002f6c <pxCurrentTCBConst>:
    2f6c:	200005cc 	.word	0x200005cc

00002f70 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
    2f70:	b510      	push	{r4, lr}
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
    2f72:	4b07      	ldr	r3, [pc, #28]	; (2f90 <SysTick_Handler+0x20>)
    2f74:	4798      	blx	r3
    2f76:	0004      	movs	r4, r0
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
    2f78:	4b06      	ldr	r3, [pc, #24]	; (2f94 <SysTick_Handler+0x24>)
    2f7a:	4798      	blx	r3
    2f7c:	2800      	cmp	r0, #0
    2f7e:	d003      	beq.n	2f88 <SysTick_Handler+0x18>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
    2f80:	2280      	movs	r2, #128	; 0x80
    2f82:	0552      	lsls	r2, r2, #21
    2f84:	4b04      	ldr	r3, [pc, #16]	; (2f98 <SysTick_Handler+0x28>)
    2f86:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
    2f88:	0020      	movs	r0, r4
    2f8a:	4b04      	ldr	r3, [pc, #16]	; (2f9c <SysTick_Handler+0x2c>)
    2f8c:	4798      	blx	r3
}
    2f8e:	bd10      	pop	{r4, pc}
    2f90:	00002f1d 	.word	0x00002f1d
    2f94:	00002fcd 	.word	0x00002fcd
    2f98:	e000ed04 	.word	0xe000ed04
    2f9c:	00002f27 	.word	0x00002f27

00002fa0 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    2fa0:	4b08      	ldr	r3, [pc, #32]	; (2fc4 <prvResetNextTaskUnblockTime+0x24>)
    2fa2:	681b      	ldr	r3, [r3, #0]
    2fa4:	681b      	ldr	r3, [r3, #0]
    2fa6:	2b00      	cmp	r3, #0
    2fa8:	d007      	beq.n	2fba <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    2faa:	4b06      	ldr	r3, [pc, #24]	; (2fc4 <prvResetNextTaskUnblockTime+0x24>)
    2fac:	681b      	ldr	r3, [r3, #0]
    2fae:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
    2fb0:	68db      	ldr	r3, [r3, #12]
    2fb2:	685a      	ldr	r2, [r3, #4]
    2fb4:	4b04      	ldr	r3, [pc, #16]	; (2fc8 <prvResetNextTaskUnblockTime+0x28>)
    2fb6:	601a      	str	r2, [r3, #0]
	}
}
    2fb8:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
    2fba:	2201      	movs	r2, #1
    2fbc:	4252      	negs	r2, r2
    2fbe:	4b02      	ldr	r3, [pc, #8]	; (2fc8 <prvResetNextTaskUnblockTime+0x28>)
    2fc0:	601a      	str	r2, [r3, #0]
    2fc2:	e7f9      	b.n	2fb8 <prvResetNextTaskUnblockTime+0x18>
    2fc4:	200005d0 	.word	0x200005d0
    2fc8:	20000018 	.word	0x20000018

00002fcc <xTaskIncrementTick>:
{
    2fcc:	b5f0      	push	{r4, r5, r6, r7, lr}
    2fce:	b083      	sub	sp, #12
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    2fd0:	4b39      	ldr	r3, [pc, #228]	; (30b8 <xTaskIncrementTick+0xec>)
    2fd2:	681b      	ldr	r3, [r3, #0]
    2fd4:	2b00      	cmp	r3, #0
    2fd6:	d161      	bne.n	309c <xTaskIncrementTick+0xd0>
		++xTickCount;
    2fd8:	4b38      	ldr	r3, [pc, #224]	; (30bc <xTaskIncrementTick+0xf0>)
    2fda:	681a      	ldr	r2, [r3, #0]
    2fdc:	3201      	adds	r2, #1
    2fde:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
    2fe0:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
    2fe2:	2e00      	cmp	r6, #0
    2fe4:	d112      	bne.n	300c <xTaskIncrementTick+0x40>
				taskSWITCH_DELAYED_LISTS();
    2fe6:	4b36      	ldr	r3, [pc, #216]	; (30c0 <xTaskIncrementTick+0xf4>)
    2fe8:	681b      	ldr	r3, [r3, #0]
    2fea:	681b      	ldr	r3, [r3, #0]
    2fec:	2b00      	cmp	r3, #0
    2fee:	d001      	beq.n	2ff4 <xTaskIncrementTick+0x28>
    2ff0:	b672      	cpsid	i
    2ff2:	e7fe      	b.n	2ff2 <xTaskIncrementTick+0x26>
    2ff4:	4a32      	ldr	r2, [pc, #200]	; (30c0 <xTaskIncrementTick+0xf4>)
    2ff6:	6811      	ldr	r1, [r2, #0]
    2ff8:	4b32      	ldr	r3, [pc, #200]	; (30c4 <xTaskIncrementTick+0xf8>)
    2ffa:	6818      	ldr	r0, [r3, #0]
    2ffc:	6010      	str	r0, [r2, #0]
    2ffe:	6019      	str	r1, [r3, #0]
    3000:	4a31      	ldr	r2, [pc, #196]	; (30c8 <xTaskIncrementTick+0xfc>)
    3002:	6813      	ldr	r3, [r2, #0]
    3004:	3301      	adds	r3, #1
    3006:	6013      	str	r3, [r2, #0]
    3008:	4b30      	ldr	r3, [pc, #192]	; (30cc <xTaskIncrementTick+0x100>)
    300a:	4798      	blx	r3
			if( xConstTickCount >= xNextTaskUnblockTime )
    300c:	4b30      	ldr	r3, [pc, #192]	; (30d0 <xTaskIncrementTick+0x104>)
    300e:	681b      	ldr	r3, [r3, #0]
BaseType_t xSwitchRequired = pdFALSE;
    3010:	2400      	movs	r4, #0
			if( xConstTickCount >= xNextTaskUnblockTime )
    3012:	429e      	cmp	r6, r3
    3014:	d333      	bcc.n	307e <xTaskIncrementTick+0xb2>
    3016:	2400      	movs	r4, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3018:	4f29      	ldr	r7, [pc, #164]	; (30c0 <xTaskIncrementTick+0xf4>)
    301a:	683b      	ldr	r3, [r7, #0]
    301c:	681b      	ldr	r3, [r3, #0]
    301e:	2b00      	cmp	r3, #0
    3020:	d029      	beq.n	3076 <xTaskIncrementTick+0xaa>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    3022:	4b27      	ldr	r3, [pc, #156]	; (30c0 <xTaskIncrementTick+0xf4>)
    3024:	681b      	ldr	r3, [r3, #0]
    3026:	68db      	ldr	r3, [r3, #12]
    3028:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    302a:	686b      	ldr	r3, [r5, #4]
						if( xConstTickCount < xItemValue )
    302c:	429e      	cmp	r6, r3
    302e:	d332      	bcc.n	3096 <xTaskIncrementTick+0xca>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3030:	1d2b      	adds	r3, r5, #4
    3032:	9301      	str	r3, [sp, #4]
    3034:	0018      	movs	r0, r3
    3036:	4b27      	ldr	r3, [pc, #156]	; (30d4 <xTaskIncrementTick+0x108>)
    3038:	4798      	blx	r3
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    303a:	6aab      	ldr	r3, [r5, #40]	; 0x28
    303c:	2b00      	cmp	r3, #0
    303e:	d003      	beq.n	3048 <xTaskIncrementTick+0x7c>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    3040:	0028      	movs	r0, r5
    3042:	3018      	adds	r0, #24
    3044:	4b23      	ldr	r3, [pc, #140]	; (30d4 <xTaskIncrementTick+0x108>)
    3046:	4798      	blx	r3
						prvAddTaskToReadyList( pxTCB );
    3048:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    304a:	4a23      	ldr	r2, [pc, #140]	; (30d8 <xTaskIncrementTick+0x10c>)
    304c:	6812      	ldr	r2, [r2, #0]
    304e:	4293      	cmp	r3, r2
    3050:	d901      	bls.n	3056 <xTaskIncrementTick+0x8a>
    3052:	4a21      	ldr	r2, [pc, #132]	; (30d8 <xTaskIncrementTick+0x10c>)
    3054:	6013      	str	r3, [r2, #0]
    3056:	0098      	lsls	r0, r3, #2
    3058:	18c0      	adds	r0, r0, r3
    305a:	0080      	lsls	r0, r0, #2
    305c:	4b1f      	ldr	r3, [pc, #124]	; (30dc <xTaskIncrementTick+0x110>)
    305e:	1818      	adds	r0, r3, r0
    3060:	9901      	ldr	r1, [sp, #4]
    3062:	4b1f      	ldr	r3, [pc, #124]	; (30e0 <xTaskIncrementTick+0x114>)
    3064:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3066:	4b1f      	ldr	r3, [pc, #124]	; (30e4 <xTaskIncrementTick+0x118>)
    3068:	681b      	ldr	r3, [r3, #0]
    306a:	6aea      	ldr	r2, [r5, #44]	; 0x2c
    306c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    306e:	429a      	cmp	r2, r3
    3070:	d3d3      	bcc.n	301a <xTaskIncrementTick+0x4e>
								xSwitchRequired = pdTRUE;
    3072:	2401      	movs	r4, #1
    3074:	e7d1      	b.n	301a <xTaskIncrementTick+0x4e>
						xNextTaskUnblockTime = portMAX_DELAY;
    3076:	2201      	movs	r2, #1
    3078:	4252      	negs	r2, r2
    307a:	4b15      	ldr	r3, [pc, #84]	; (30d0 <xTaskIncrementTick+0x104>)
    307c:	601a      	str	r2, [r3, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    307e:	4b19      	ldr	r3, [pc, #100]	; (30e4 <xTaskIncrementTick+0x118>)
    3080:	681b      	ldr	r3, [r3, #0]
    3082:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    3084:	0093      	lsls	r3, r2, #2
    3086:	189b      	adds	r3, r3, r2
    3088:	009b      	lsls	r3, r3, #2
    308a:	4a14      	ldr	r2, [pc, #80]	; (30dc <xTaskIncrementTick+0x110>)
    308c:	589b      	ldr	r3, [r3, r2]
    308e:	2b01      	cmp	r3, #1
    3090:	d909      	bls.n	30a6 <xTaskIncrementTick+0xda>
				xSwitchRequired = pdTRUE;
    3092:	2401      	movs	r4, #1
    3094:	e007      	b.n	30a6 <xTaskIncrementTick+0xda>
							xNextTaskUnblockTime = xItemValue;
    3096:	4a0e      	ldr	r2, [pc, #56]	; (30d0 <xTaskIncrementTick+0x104>)
    3098:	6013      	str	r3, [r2, #0]
							break;
    309a:	e7f0      	b.n	307e <xTaskIncrementTick+0xb2>
		++uxPendedTicks;
    309c:	4a12      	ldr	r2, [pc, #72]	; (30e8 <xTaskIncrementTick+0x11c>)
    309e:	6813      	ldr	r3, [r2, #0]
    30a0:	3301      	adds	r3, #1
    30a2:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
    30a4:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
    30a6:	4b11      	ldr	r3, [pc, #68]	; (30ec <xTaskIncrementTick+0x120>)
    30a8:	681b      	ldr	r3, [r3, #0]
    30aa:	2b00      	cmp	r3, #0
    30ac:	d000      	beq.n	30b0 <xTaskIncrementTick+0xe4>
			xSwitchRequired = pdTRUE;
    30ae:	2401      	movs	r4, #1
}
    30b0:	0020      	movs	r0, r4
    30b2:	b003      	add	sp, #12
    30b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    30b6:	46c0      	nop			; (mov r8, r8)
    30b8:	20000640 	.word	0x20000640
    30bc:	2000064c 	.word	0x2000064c
    30c0:	200005d0 	.word	0x200005d0
    30c4:	200005d4 	.word	0x200005d4
    30c8:	20000648 	.word	0x20000648
    30cc:	00002fa1 	.word	0x00002fa1
    30d0:	20000018 	.word	0x20000018
    30d4:	00002ef5 	.word	0x00002ef5
    30d8:	20000644 	.word	0x20000644
    30dc:	200005d8 	.word	0x200005d8
    30e0:	00002edd 	.word	0x00002edd
    30e4:	200005cc 	.word	0x200005cc
    30e8:	2000063c 	.word	0x2000063c
    30ec:	20000650 	.word	0x20000650

000030f0 <vTaskSwitchContext>:
{
    30f0:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    30f2:	4b26      	ldr	r3, [pc, #152]	; (318c <vTaskSwitchContext+0x9c>)
    30f4:	681b      	ldr	r3, [r3, #0]
    30f6:	2b00      	cmp	r3, #0
    30f8:	d121      	bne.n	313e <vTaskSwitchContext+0x4e>
		xYieldPending = pdFALSE;
    30fa:	2200      	movs	r2, #0
    30fc:	4b24      	ldr	r3, [pc, #144]	; (3190 <vTaskSwitchContext+0xa0>)
    30fe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
    3100:	4b24      	ldr	r3, [pc, #144]	; (3194 <vTaskSwitchContext+0xa4>)
    3102:	681a      	ldr	r2, [r3, #0]
    3104:	0093      	lsls	r3, r2, #2
    3106:	189b      	adds	r3, r3, r2
    3108:	009b      	lsls	r3, r3, #2
    310a:	4a23      	ldr	r2, [pc, #140]	; (3198 <vTaskSwitchContext+0xa8>)
    310c:	589b      	ldr	r3, [r3, r2]
    310e:	2b00      	cmp	r3, #0
    3110:	d119      	bne.n	3146 <vTaskSwitchContext+0x56>
    3112:	4b20      	ldr	r3, [pc, #128]	; (3194 <vTaskSwitchContext+0xa4>)
    3114:	681b      	ldr	r3, [r3, #0]
    3116:	2b00      	cmp	r3, #0
    3118:	d00f      	beq.n	313a <vTaskSwitchContext+0x4a>
    311a:	4a1e      	ldr	r2, [pc, #120]	; (3194 <vTaskSwitchContext+0xa4>)
    311c:	4c1e      	ldr	r4, [pc, #120]	; (3198 <vTaskSwitchContext+0xa8>)
    311e:	0010      	movs	r0, r2
    3120:	6813      	ldr	r3, [r2, #0]
    3122:	3b01      	subs	r3, #1
    3124:	6013      	str	r3, [r2, #0]
    3126:	6811      	ldr	r1, [r2, #0]
    3128:	008b      	lsls	r3, r1, #2
    312a:	185b      	adds	r3, r3, r1
    312c:	009b      	lsls	r3, r3, #2
    312e:	591b      	ldr	r3, [r3, r4]
    3130:	2b00      	cmp	r3, #0
    3132:	d108      	bne.n	3146 <vTaskSwitchContext+0x56>
    3134:	6803      	ldr	r3, [r0, #0]
    3136:	2b00      	cmp	r3, #0
    3138:	d1f2      	bne.n	3120 <vTaskSwitchContext+0x30>
    313a:	b672      	cpsid	i
    313c:	e7fe      	b.n	313c <vTaskSwitchContext+0x4c>
		xYieldPending = pdTRUE;
    313e:	2201      	movs	r2, #1
    3140:	4b13      	ldr	r3, [pc, #76]	; (3190 <vTaskSwitchContext+0xa0>)
    3142:	601a      	str	r2, [r3, #0]
}
    3144:	bd10      	pop	{r4, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK();
    3146:	4b13      	ldr	r3, [pc, #76]	; (3194 <vTaskSwitchContext+0xa4>)
    3148:	681a      	ldr	r2, [r3, #0]
    314a:	4813      	ldr	r0, [pc, #76]	; (3198 <vTaskSwitchContext+0xa8>)
    314c:	0093      	lsls	r3, r2, #2
    314e:	1899      	adds	r1, r3, r2
    3150:	0089      	lsls	r1, r1, #2
    3152:	1841      	adds	r1, r0, r1
    3154:	684c      	ldr	r4, [r1, #4]
    3156:	6864      	ldr	r4, [r4, #4]
    3158:	604c      	str	r4, [r1, #4]
    315a:	189b      	adds	r3, r3, r2
    315c:	009b      	lsls	r3, r3, #2
    315e:	3308      	adds	r3, #8
    3160:	18c3      	adds	r3, r0, r3
    3162:	429c      	cmp	r4, r3
    3164:	d009      	beq.n	317a <vTaskSwitchContext+0x8a>
    3166:	0093      	lsls	r3, r2, #2
    3168:	189a      	adds	r2, r3, r2
    316a:	0092      	lsls	r2, r2, #2
    316c:	4b0a      	ldr	r3, [pc, #40]	; (3198 <vTaskSwitchContext+0xa8>)
    316e:	189a      	adds	r2, r3, r2
    3170:	6853      	ldr	r3, [r2, #4]
    3172:	68da      	ldr	r2, [r3, #12]
    3174:	4b09      	ldr	r3, [pc, #36]	; (319c <vTaskSwitchContext+0xac>)
    3176:	601a      	str	r2, [r3, #0]
}
    3178:	e7e4      	b.n	3144 <vTaskSwitchContext+0x54>
		taskSELECT_HIGHEST_PRIORITY_TASK();
    317a:	6860      	ldr	r0, [r4, #4]
    317c:	0093      	lsls	r3, r2, #2
    317e:	189b      	adds	r3, r3, r2
    3180:	009b      	lsls	r3, r3, #2
    3182:	4905      	ldr	r1, [pc, #20]	; (3198 <vTaskSwitchContext+0xa8>)
    3184:	18cb      	adds	r3, r1, r3
    3186:	6058      	str	r0, [r3, #4]
    3188:	e7ed      	b.n	3166 <vTaskSwitchContext+0x76>
    318a:	46c0      	nop			; (mov r8, r8)
    318c:	20000640 	.word	0x20000640
    3190:	20000650 	.word	0x20000650
    3194:	20000644 	.word	0x20000644
    3198:	200005d8 	.word	0x200005d8
    319c:	200005cc 	.word	0x200005cc

000031a0 <le_sensor>:
	printf("Estou no Init!!\r\n"); //testes
	
	evento = PROXIMO_ESTADO;
}

void le_sensor(){
    31a0:	b570      	push	{r4, r5, r6, lr}
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    31a2:	2280      	movs	r2, #128	; 0x80
    31a4:	0312      	lsls	r2, r2, #12
    31a6:	4b2c      	ldr	r3, [pc, #176]	; (3258 <le_sensor+0xb8>)
    31a8:	61da      	str	r2, [r3, #28]
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    31aa:	4b2c      	ldr	r3, [pc, #176]	; (325c <le_sensor+0xbc>)
    31ac:	6818      	ldr	r0, [r3, #0]
    31ae:	7e43      	ldrb	r3, [r0, #25]

	while (adc_is_syncing(module_inst)) {
    31b0:	b25b      	sxtb	r3, r3
    31b2:	2b00      	cmp	r3, #0
    31b4:	dbfb      	blt.n	31ae <le_sensor+0xe>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    31b6:	7b03      	ldrb	r3, [r0, #12]
    31b8:	2202      	movs	r2, #2
    31ba:	4313      	orrs	r3, r2
    31bc:	7303      	strb	r3, [r0, #12]
    31be:	7e43      	ldrb	r3, [r0, #25]

	while (adc_is_syncing(module_inst)) {
    31c0:	b25b      	sxtb	r3, r3
    31c2:	2b00      	cmp	r3, #0
    31c4:	dbfb      	blt.n	31be <le_sensor+0x1e>
	if (int_flags & ADC_INTFLAG_RESRDY) {
    31c6:	2101      	movs	r1, #1
	if (int_flags & ADC_INTFLAG_WINMON) {
    31c8:	2504      	movs	r5, #4
		status_flags |= ADC_STATUS_WINDOW;
    31ca:	2402      	movs	r4, #2
    31cc:	e001      	b.n	31d2 <le_sensor+0x32>
{
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    31ce:	4211      	tst	r1, r2
    31d0:	d10a      	bne.n	31e8 <le_sensor+0x48>
	uint32_t int_flags = adc_module->INTFLAG.reg;
    31d2:	7e03      	ldrb	r3, [r0, #24]
    31d4:	b2db      	uxtb	r3, r3
	if (int_flags & ADC_INTFLAG_RESRDY) {
    31d6:	000a      	movs	r2, r1
    31d8:	401a      	ands	r2, r3
	if (int_flags & ADC_INTFLAG_WINMON) {
    31da:	421d      	tst	r5, r3
    31dc:	d000      	beq.n	31e0 <le_sensor+0x40>
		status_flags |= ADC_STATUS_WINDOW;
    31de:	4322      	orrs	r2, r4
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    31e0:	421c      	tst	r4, r3
    31e2:	d0f4      	beq.n	31ce <le_sensor+0x2e>
		status_flags |= ADC_STATUS_OVERRUN;
    31e4:	432a      	orrs	r2, r5
    31e6:	e7f2      	b.n	31ce <le_sensor+0x2e>
    31e8:	7e43      	ldrb	r3, [r0, #25]
	}

	Adc *const adc_module = module_inst->hw;

#if (SAMD) || (SAMHA1) || (SAMR21)
	while (adc_is_syncing(module_inst)) {
    31ea:	b25b      	sxtb	r3, r3
    31ec:	2b00      	cmp	r3, #0
    31ee:	dbfb      	blt.n	31e8 <le_sensor+0x48>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
    31f0:	8b41      	ldrh	r1, [r0, #26]
    31f2:	b289      	uxth	r1, r1
    31f4:	4b1a      	ldr	r3, [pc, #104]	; (3260 <le_sensor+0xc0>)
    31f6:	8019      	strh	r1, [r3, #0]
	adc_module->INTFLAG.reg = int_flags;
    31f8:	2301      	movs	r3, #1
    31fa:	7603      	strb	r3, [r0, #24]
	uint32_t int_flags = adc_module->INTFLAG.reg;
    31fc:	7e02      	ldrb	r2, [r0, #24]
    31fe:	b2d2      	uxtb	r2, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
    3200:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_WINMON) {
    3202:	0754      	lsls	r4, r2, #29
    3204:	d501      	bpl.n	320a <le_sensor+0x6a>
		status_flags |= ADC_STATUS_WINDOW;
    3206:	2402      	movs	r4, #2
    3208:	4323      	orrs	r3, r4
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    320a:	0792      	lsls	r2, r2, #30
    320c:	d501      	bpl.n	3212 <le_sensor+0x72>
		status_flags |= ADC_STATUS_OVERRUN;
    320e:	2204      	movs	r2, #4
    3210:	4313      	orrs	r3, r2

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    3212:	075b      	lsls	r3, r3, #29
    3214:	d501      	bpl.n	321a <le_sensor+0x7a>
	adc_module->INTFLAG.reg = int_flags;
    3216:	2302      	movs	r3, #2
    3218:	7603      	strb	r3, [r0, #24]
	adc_start_conversion(&adc_instance);
	
	do {
		/* Aguarda a conversao e guarda o resultado em temperatura_atual */
	} while (adc_read(&adc_instance, &conversao_temperatura) == STATUS_BUSY); 
	printf("CONVERSAO = %d\n", conversao_temperatura);
    321a:	4812      	ldr	r0, [pc, #72]	; (3264 <le_sensor+0xc4>)
    321c:	4b12      	ldr	r3, [pc, #72]	; (3268 <le_sensor+0xc8>)
    321e:	4798      	blx	r3
	temperatura_atual =  ((float)conversao_temperatura*3.3/(4096))/0.01;  // conversao se necessario
    3220:	4b0f      	ldr	r3, [pc, #60]	; (3260 <le_sensor+0xc0>)
    3222:	8818      	ldrh	r0, [r3, #0]
    3224:	4b11      	ldr	r3, [pc, #68]	; (326c <le_sensor+0xcc>)
    3226:	4798      	blx	r3
    3228:	4b11      	ldr	r3, [pc, #68]	; (3270 <le_sensor+0xd0>)
    322a:	4798      	blx	r3
    322c:	4c11      	ldr	r4, [pc, #68]	; (3274 <le_sensor+0xd4>)
    322e:	4a12      	ldr	r2, [pc, #72]	; (3278 <le_sensor+0xd8>)
    3230:	4b12      	ldr	r3, [pc, #72]	; (327c <le_sensor+0xdc>)
    3232:	47a0      	blx	r4
    3234:	2200      	movs	r2, #0
    3236:	4b12      	ldr	r3, [pc, #72]	; (3280 <le_sensor+0xe0>)
    3238:	47a0      	blx	r4
    323a:	4a12      	ldr	r2, [pc, #72]	; (3284 <le_sensor+0xe4>)
    323c:	4b12      	ldr	r3, [pc, #72]	; (3288 <le_sensor+0xe8>)
    323e:	4c13      	ldr	r4, [pc, #76]	; (328c <le_sensor+0xec>)
    3240:	47a0      	blx	r4
    3242:	4b13      	ldr	r3, [pc, #76]	; (3290 <le_sensor+0xf0>)
    3244:	4798      	blx	r3
    3246:	4b13      	ldr	r3, [pc, #76]	; (3294 <le_sensor+0xf4>)
    3248:	7018      	strb	r0, [r3, #0]
	printf("Lendo do sensor !!\r\n");
    324a:	4813      	ldr	r0, [pc, #76]	; (3298 <le_sensor+0xf8>)
    324c:	4b13      	ldr	r3, [pc, #76]	; (329c <le_sensor+0xfc>)
    324e:	4798      	blx	r3
	
	evento = PROXIMO_ESTADO;
    3250:	2201      	movs	r2, #1
    3252:	4b13      	ldr	r3, [pc, #76]	; (32a0 <le_sensor+0x100>)
    3254:	601a      	str	r2, [r3, #0]
}
    3256:	bd70      	pop	{r4, r5, r6, pc}
    3258:	41004400 	.word	0x41004400
    325c:	20000820 	.word	0x20000820
    3260:	2000081c 	.word	0x2000081c
    3264:	000068f0 	.word	0x000068f0
    3268:	00005169 	.word	0x00005169
    326c:	00003ae1 	.word	0x00003ae1
    3270:	00004d69 	.word	0x00004d69
    3274:	000041d5 	.word	0x000041d5
    3278:	66666666 	.word	0x66666666
    327c:	400a6666 	.word	0x400a6666
    3280:	3f300000 	.word	0x3f300000
    3284:	47ae147b 	.word	0x47ae147b
    3288:	3f847ae1 	.word	0x3f847ae1
    328c:	00003b6d 	.word	0x00003b6d
    3290:	00003aa5 	.word	0x00003aa5
    3294:	20000033 	.word	0x20000033
    3298:	00006900 	.word	0x00006900
    329c:	0000525d 	.word	0x0000525d
    32a0:	20000654 	.word	0x20000654

000032a4 <calcula_media>:

void calcula_media(){
    32a4:	b510      	push	{r4, lr}
	//calcula media, max, min e atual e grava na memoria
	printf("Calculando media e gravando na memoria !!\r\n");
    32a6:	4814      	ldr	r0, [pc, #80]	; (32f8 <calcula_media+0x54>)
    32a8:	4b14      	ldr	r3, [pc, #80]	; (32fc <calcula_media+0x58>)
    32aa:	4798      	blx	r3
	if (temperatura_atual > temp_max){
    32ac:	4b14      	ldr	r3, [pc, #80]	; (3300 <calcula_media+0x5c>)
    32ae:	781a      	ldrb	r2, [r3, #0]
    32b0:	4b14      	ldr	r3, [pc, #80]	; (3304 <calcula_media+0x60>)
    32b2:	781b      	ldrb	r3, [r3, #0]
    32b4:	4293      	cmp	r3, r2
    32b6:	d306      	bcc.n	32c6 <calcula_media+0x22>
		temp_max = temperatura_atual;
	}else if (temperatura_atual < temp_min){
    32b8:	4b13      	ldr	r3, [pc, #76]	; (3308 <calcula_media+0x64>)
    32ba:	781b      	ldrb	r3, [r3, #0]
    32bc:	4293      	cmp	r3, r2
    32be:	d904      	bls.n	32ca <calcula_media+0x26>
		temp_min = temperatura_atual;
    32c0:	4b11      	ldr	r3, [pc, #68]	; (3308 <calcula_media+0x64>)
    32c2:	701a      	strb	r2, [r3, #0]
    32c4:	e001      	b.n	32ca <calcula_media+0x26>
		temp_max = temperatura_atual;
    32c6:	4b0f      	ldr	r3, [pc, #60]	; (3304 <calcula_media+0x60>)
    32c8:	701a      	strb	r2, [r3, #0]
	}
	
	temp_media = (temp_media + temperatura_atual) / 2;
    32ca:	4910      	ldr	r1, [pc, #64]	; (330c <calcula_media+0x68>)
    32cc:	780b      	ldrb	r3, [r1, #0]
    32ce:	189b      	adds	r3, r3, r2
    32d0:	085b      	lsrs	r3, r3, #1
    32d2:	700b      	strb	r3, [r1, #0]
	
	// gravacao na memoria fisica
	page_data[0] = temperatura_atual;
    32d4:	490e      	ldr	r1, [pc, #56]	; (3310 <calcula_media+0x6c>)
    32d6:	700a      	strb	r2, [r1, #0]
	page_data[1] = temp_media;
    32d8:	704b      	strb	r3, [r1, #1]
	page_data[2] = temp_max;
    32da:	4b0a      	ldr	r3, [pc, #40]	; (3304 <calcula_media+0x60>)
    32dc:	781b      	ldrb	r3, [r3, #0]
    32de:	708b      	strb	r3, [r1, #2]
	page_data[3] = temp_min;
    32e0:	4b09      	ldr	r3, [pc, #36]	; (3308 <calcula_media+0x64>)
    32e2:	781b      	ldrb	r3, [r3, #0]
    32e4:	70cb      	strb	r3, [r1, #3]
	eeprom_emulator_write_page(0, page_data);
    32e6:	2000      	movs	r0, #0
    32e8:	4b0a      	ldr	r3, [pc, #40]	; (3314 <calcula_media+0x70>)
    32ea:	4798      	blx	r3
	eeprom_emulator_commit_page_buffer();
    32ec:	4b0a      	ldr	r3, [pc, #40]	; (3318 <calcula_media+0x74>)
    32ee:	4798      	blx	r3
	
	evento = PROXIMO_ESTADO;
    32f0:	2201      	movs	r2, #1
    32f2:	4b0a      	ldr	r3, [pc, #40]	; (331c <calcula_media+0x78>)
    32f4:	601a      	str	r2, [r3, #0]
}
    32f6:	bd10      	pop	{r4, pc}
    32f8:	00006884 	.word	0x00006884
    32fc:	0000525d 	.word	0x0000525d
    3300:	20000033 	.word	0x20000033
    3304:	20000030 	.word	0x20000030
    3308:	20000032 	.word	0x20000032
    330c:	20000031 	.word	0x20000031
    3310:	20000754 	.word	0x20000754
    3314:	00001079 	.word	0x00001079
    3318:	00001049 	.word	0x00001049
    331c:	20000654 	.word	0x20000654

00003320 <hard_reset>:
	}else{
		evento = MANTEM_ESTADO;
	}
}

void hard_reset(){
    3320:	b510      	push	{r4, lr}
	printf("HARD RESET DA APLICACAO\n");
    3322:	480d      	ldr	r0, [pc, #52]	; (3358 <hard_reset+0x38>)
    3324:	4b0d      	ldr	r3, [pc, #52]	; (335c <hard_reset+0x3c>)
    3326:	4798      	blx	r3
	
	temperatura_atual = 0;
    3328:	2300      	movs	r3, #0
    332a:	4a0d      	ldr	r2, [pc, #52]	; (3360 <hard_reset+0x40>)
    332c:	7013      	strb	r3, [r2, #0]
	temp_max = 0;
    332e:	4a0d      	ldr	r2, [pc, #52]	; (3364 <hard_reset+0x44>)
    3330:	7013      	strb	r3, [r2, #0]
	temp_min = 255;
    3332:	22ff      	movs	r2, #255	; 0xff
    3334:	490c      	ldr	r1, [pc, #48]	; (3368 <hard_reset+0x48>)
    3336:	700a      	strb	r2, [r1, #0]
	temp_media = 0;
    3338:	490c      	ldr	r1, [pc, #48]	; (336c <hard_reset+0x4c>)
    333a:	700b      	strb	r3, [r1, #0]
	
	// zera a memoria fisica utilizada
	page_data[0] = 0; // temperatura atual
    333c:	490c      	ldr	r1, [pc, #48]	; (3370 <hard_reset+0x50>)
    333e:	700b      	strb	r3, [r1, #0]
	page_data[1] = 0; // temperatura media
    3340:	704b      	strb	r3, [r1, #1]
	page_data[2] = 0; //temperatura maxima
    3342:	708b      	strb	r3, [r1, #2]
	page_data[3] = 255; // temperatura minima
    3344:	70ca      	strb	r2, [r1, #3]
	eeprom_emulator_write_page(0, page_data);
    3346:	2000      	movs	r0, #0
    3348:	4b0a      	ldr	r3, [pc, #40]	; (3374 <hard_reset+0x54>)
    334a:	4798      	blx	r3
	eeprom_emulator_commit_page_buffer();
    334c:	4b0a      	ldr	r3, [pc, #40]	; (3378 <hard_reset+0x58>)
    334e:	4798      	blx	r3
	evento = PROXIMO_ESTADO;
    3350:	2201      	movs	r2, #1
    3352:	4b0a      	ldr	r3, [pc, #40]	; (337c <hard_reset+0x5c>)
    3354:	601a      	str	r2, [r3, #0]
}
    3356:	bd10      	pop	{r4, pc}
    3358:	000068c4 	.word	0x000068c4
    335c:	0000525d 	.word	0x0000525d
    3360:	20000033 	.word	0x20000033
    3364:	20000030 	.word	0x20000030
    3368:	20000032 	.word	0x20000032
    336c:	20000031 	.word	0x20000031
    3370:	20000754 	.word	0x20000754
    3374:	00001079 	.word	0x00001079
    3378:	00001049 	.word	0x00001049
    337c:	20000654 	.word	0x20000654

00003380 <mostra_display>:
void mostra_display(){
    3380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	printf("Mostrando no display !!\r\n");
    3382:	4835      	ldr	r0, [pc, #212]	; (3458 <mostra_display+0xd8>)
    3384:	4b35      	ldr	r3, [pc, #212]	; (345c <mostra_display+0xdc>)
    3386:	4798      	blx	r3
	switch (estado){ // estados para as informaes mostradas no display
    3388:	4b35      	ldr	r3, [pc, #212]	; (3460 <mostra_display+0xe0>)
    338a:	781b      	ldrb	r3, [r3, #0]
    338c:	2b01      	cmp	r3, #1
    338e:	d033      	beq.n	33f8 <mostra_display+0x78>
    3390:	2b00      	cmp	r3, #0
    3392:	d021      	beq.n	33d8 <mostra_display+0x58>
    3394:	2b02      	cmp	r3, #2
    3396:	d03f      	beq.n	3418 <mostra_display+0x98>
    3398:	2b03      	cmp	r3, #3
    339a:	d04d      	beq.n	3438 <mostra_display+0xb8>
	x = 0;
    339c:	4e31      	ldr	r6, [pc, #196]	; (3464 <mostra_display+0xe4>)
    339e:	2300      	movs	r3, #0
    33a0:	6033      	str	r3, [r6, #0]
 	y = 0;
    33a2:	4f31      	ldr	r7, [pc, #196]	; (3468 <mostra_display+0xe8>)
    33a4:	603b      	str	r3, [r7, #0]
 	gfx_mono_draw_string(mensagem, x, y, &sysfont);
    33a6:	4d31      	ldr	r5, [pc, #196]	; (346c <mostra_display+0xec>)
    33a8:	002b      	movs	r3, r5
    33aa:	2200      	movs	r2, #0
    33ac:	2100      	movs	r1, #0
    33ae:	4830      	ldr	r0, [pc, #192]	; (3470 <mostra_display+0xf0>)
    33b0:	4c30      	ldr	r4, [pc, #192]	; (3474 <mostra_display+0xf4>)
    33b2:	47a0      	blx	r4
 	x = 54;
    33b4:	2336      	movs	r3, #54	; 0x36
    33b6:	6033      	str	r3, [r6, #0]
 	y = 10;
    33b8:	3b2c      	subs	r3, #44	; 0x2c
    33ba:	603b      	str	r3, [r7, #0]
	gfx_mono_draw_string(limpa_tela, x, y, &sysfont);
    33bc:	002b      	movs	r3, r5
    33be:	220a      	movs	r2, #10
    33c0:	2136      	movs	r1, #54	; 0x36
    33c2:	482d      	ldr	r0, [pc, #180]	; (3478 <mostra_display+0xf8>)
    33c4:	47a0      	blx	r4
 	gfx_mono_draw_string(c, x, y, &sysfont);
    33c6:	783a      	ldrb	r2, [r7, #0]
    33c8:	7831      	ldrb	r1, [r6, #0]
    33ca:	002b      	movs	r3, r5
    33cc:	482b      	ldr	r0, [pc, #172]	; (347c <mostra_display+0xfc>)
    33ce:	47a0      	blx	r4
	evento = PROXIMO_ESTADO;
    33d0:	2201      	movs	r2, #1
    33d2:	4b2b      	ldr	r3, [pc, #172]	; (3480 <mostra_display+0x100>)
    33d4:	601a      	str	r2, [r3, #0]
}
    33d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			strcpy(mensagem, "Temperatura  Atual:");
    33d8:	2214      	movs	r2, #20
    33da:	492a      	ldr	r1, [pc, #168]	; (3484 <mostra_display+0x104>)
    33dc:	4824      	ldr	r0, [pc, #144]	; (3470 <mostra_display+0xf0>)
    33de:	4b2a      	ldr	r3, [pc, #168]	; (3488 <mostra_display+0x108>)
    33e0:	4798      	blx	r3
			itoa ((int)temperatura_atual , c, 10);
    33e2:	4c2a      	ldr	r4, [pc, #168]	; (348c <mostra_display+0x10c>)
    33e4:	7820      	ldrb	r0, [r4, #0]
    33e6:	220a      	movs	r2, #10
    33e8:	4924      	ldr	r1, [pc, #144]	; (347c <mostra_display+0xfc>)
    33ea:	4b29      	ldr	r3, [pc, #164]	; (3490 <mostra_display+0x110>)
    33ec:	4798      	blx	r3
			printf ("temp atual %d\n", (int)temperatura_atual);						
    33ee:	7821      	ldrb	r1, [r4, #0]
    33f0:	4828      	ldr	r0, [pc, #160]	; (3494 <mostra_display+0x114>)
    33f2:	4b29      	ldr	r3, [pc, #164]	; (3498 <mostra_display+0x118>)
    33f4:	4798      	blx	r3
		break;
    33f6:	e7d1      	b.n	339c <mostra_display+0x1c>
			strcpy(mensagem, "Temperatura  Media:");
    33f8:	2214      	movs	r2, #20
    33fa:	4928      	ldr	r1, [pc, #160]	; (349c <mostra_display+0x11c>)
    33fc:	481c      	ldr	r0, [pc, #112]	; (3470 <mostra_display+0xf0>)
    33fe:	4b22      	ldr	r3, [pc, #136]	; (3488 <mostra_display+0x108>)
    3400:	4798      	blx	r3
			itoa ((int)temp_media, c, 10);
    3402:	4c27      	ldr	r4, [pc, #156]	; (34a0 <mostra_display+0x120>)
    3404:	7820      	ldrb	r0, [r4, #0]
    3406:	220a      	movs	r2, #10
    3408:	491c      	ldr	r1, [pc, #112]	; (347c <mostra_display+0xfc>)
    340a:	4b21      	ldr	r3, [pc, #132]	; (3490 <mostra_display+0x110>)
    340c:	4798      	blx	r3
			printf ("temp media %d\n", (int)temp_media);
    340e:	7821      	ldrb	r1, [r4, #0]
    3410:	4824      	ldr	r0, [pc, #144]	; (34a4 <mostra_display+0x124>)
    3412:	4b21      	ldr	r3, [pc, #132]	; (3498 <mostra_display+0x118>)
    3414:	4798      	blx	r3
		break;
    3416:	e7c1      	b.n	339c <mostra_display+0x1c>
			strcpy(mensagem, "Temperatura Maxima:");
    3418:	2214      	movs	r2, #20
    341a:	4923      	ldr	r1, [pc, #140]	; (34a8 <mostra_display+0x128>)
    341c:	4814      	ldr	r0, [pc, #80]	; (3470 <mostra_display+0xf0>)
    341e:	4b1a      	ldr	r3, [pc, #104]	; (3488 <mostra_display+0x108>)
    3420:	4798      	blx	r3
			itoa ((int)temp_max, c, 10);
    3422:	4c22      	ldr	r4, [pc, #136]	; (34ac <mostra_display+0x12c>)
    3424:	7820      	ldrb	r0, [r4, #0]
    3426:	220a      	movs	r2, #10
    3428:	4914      	ldr	r1, [pc, #80]	; (347c <mostra_display+0xfc>)
    342a:	4b19      	ldr	r3, [pc, #100]	; (3490 <mostra_display+0x110>)
    342c:	4798      	blx	r3
			printf ("temp max %d\n", (int)temp_max);
    342e:	7821      	ldrb	r1, [r4, #0]
    3430:	481f      	ldr	r0, [pc, #124]	; (34b0 <mostra_display+0x130>)
    3432:	4b19      	ldr	r3, [pc, #100]	; (3498 <mostra_display+0x118>)
    3434:	4798      	blx	r3
		break;
    3436:	e7b1      	b.n	339c <mostra_display+0x1c>
			strcpy(mensagem, "Temperatura Minima:");
    3438:	2214      	movs	r2, #20
    343a:	491e      	ldr	r1, [pc, #120]	; (34b4 <mostra_display+0x134>)
    343c:	480c      	ldr	r0, [pc, #48]	; (3470 <mostra_display+0xf0>)
    343e:	4b12      	ldr	r3, [pc, #72]	; (3488 <mostra_display+0x108>)
    3440:	4798      	blx	r3
			itoa ((int)temp_min, c, 10);
    3442:	4c1d      	ldr	r4, [pc, #116]	; (34b8 <mostra_display+0x138>)
    3444:	7820      	ldrb	r0, [r4, #0]
    3446:	220a      	movs	r2, #10
    3448:	490c      	ldr	r1, [pc, #48]	; (347c <mostra_display+0xfc>)
    344a:	4b11      	ldr	r3, [pc, #68]	; (3490 <mostra_display+0x110>)
    344c:	4798      	blx	r3
			printf ("temp min %d\n", (int)temp_min);
    344e:	7821      	ldrb	r1, [r4, #0]
    3450:	481a      	ldr	r0, [pc, #104]	; (34bc <mostra_display+0x13c>)
    3452:	4b11      	ldr	r3, [pc, #68]	; (3498 <mostra_display+0x118>)
    3454:	4798      	blx	r3
		break;
    3456:	e7a1      	b.n	339c <mostra_display+0x1c>
    3458:	0000691c 	.word	0x0000691c
    345c:	0000525d 	.word	0x0000525d
    3460:	20000750 	.word	0x20000750
    3464:	20000718 	.word	0x20000718
    3468:	20000818 	.word	0x20000818
    346c:	20000008 	.word	0x20000008
    3470:	20000790 	.word	0x20000790
    3474:	000016ad 	.word	0x000016ad
    3478:	2000001c 	.word	0x2000001c
    347c:	200007e4 	.word	0x200007e4
    3480:	20000654 	.word	0x20000654
    3484:	00006978 	.word	0x00006978
    3488:	00005145 	.word	0x00005145
    348c:	20000033 	.word	0x20000033
    3490:	0000513d 	.word	0x0000513d
    3494:	00006938 	.word	0x00006938
    3498:	00005169 	.word	0x00005169
    349c:	0000698c 	.word	0x0000698c
    34a0:	20000031 	.word	0x20000031
    34a4:	00006948 	.word	0x00006948
    34a8:	000069a0 	.word	0x000069a0
    34ac:	20000030 	.word	0x20000030
    34b0:	00006958 	.word	0x00006958
    34b4:	000069b4 	.word	0x000069b4
    34b8:	20000032 	.word	0x20000032
    34bc:	00006968 	.word	0x00006968

000034c0 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    34c0:	b570      	push	{r4, r5, r6, lr}
    34c2:	b082      	sub	sp, #8
    34c4:	0005      	movs	r5, r0
    34c6:	000e      	movs	r6, r1
	uint16_t temp = 0;
    34c8:	2200      	movs	r2, #0
    34ca:	466b      	mov	r3, sp
    34cc:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    34ce:	4c06      	ldr	r4, [pc, #24]	; (34e8 <usart_serial_getchar+0x28>)
    34d0:	466b      	mov	r3, sp
    34d2:	1d99      	adds	r1, r3, #6
    34d4:	0028      	movs	r0, r5
    34d6:	47a0      	blx	r4
    34d8:	2800      	cmp	r0, #0
    34da:	d1f9      	bne.n	34d0 <usart_serial_getchar+0x10>

	*c = temp;
    34dc:	466b      	mov	r3, sp
    34de:	3306      	adds	r3, #6
    34e0:	881b      	ldrh	r3, [r3, #0]
    34e2:	7033      	strb	r3, [r6, #0]
}
    34e4:	b002      	add	sp, #8
    34e6:	bd70      	pop	{r4, r5, r6, pc}
    34e8:	000025f9 	.word	0x000025f9

000034ec <usart_serial_putchar>:
{
    34ec:	b570      	push	{r4, r5, r6, lr}
    34ee:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    34f0:	b28c      	uxth	r4, r1
    34f2:	4e03      	ldr	r6, [pc, #12]	; (3500 <usart_serial_putchar+0x14>)
    34f4:	0021      	movs	r1, r4
    34f6:	0028      	movs	r0, r5
    34f8:	47b0      	blx	r6
    34fa:	2800      	cmp	r0, #0
    34fc:	d1fa      	bne.n	34f4 <usart_serial_putchar+0x8>
}
    34fe:	bd70      	pop	{r4, r5, r6, pc}
    3500:	000025cd 	.word	0x000025cd

00003504 <configure_eeprom>:
{
    3504:	b510      	push	{r4, lr}
	enum status_code error_code = eeprom_emulator_init();
    3506:	4b08      	ldr	r3, [pc, #32]	; (3528 <configure_eeprom+0x24>)
    3508:	4798      	blx	r3
	if (error_code == STATUS_ERR_NO_MEMORY) {
    350a:	2816      	cmp	r0, #22
    350c:	d002      	beq.n	3514 <configure_eeprom+0x10>
	else if (error_code != STATUS_OK) {
    350e:	2800      	cmp	r0, #0
    3510:	d101      	bne.n	3516 <configure_eeprom+0x12>
}
    3512:	bd10      	pop	{r4, pc}
    3514:	e7fe      	b.n	3514 <configure_eeprom+0x10>
		printf("Erro de memoria!!\n");
    3516:	4805      	ldr	r0, [pc, #20]	; (352c <configure_eeprom+0x28>)
    3518:	4b05      	ldr	r3, [pc, #20]	; (3530 <configure_eeprom+0x2c>)
    351a:	4798      	blx	r3
		eeprom_emulator_erase_memory();
    351c:	4b05      	ldr	r3, [pc, #20]	; (3534 <configure_eeprom+0x30>)
    351e:	4798      	blx	r3
		eeprom_emulator_init();
    3520:	4b01      	ldr	r3, [pc, #4]	; (3528 <configure_eeprom+0x24>)
    3522:	4798      	blx	r3
}
    3524:	e7f5      	b.n	3512 <configure_eeprom+0xe>
    3526:	46c0      	nop			; (mov r8, r8)
    3528:	00000e1d 	.word	0x00000e1d
    352c:	000068b0 	.word	0x000068b0
    3530:	0000525d 	.word	0x0000525d
    3534:	00000f01 	.word	0x00000f01

00003538 <SYSCTRL_Handler>:
{
    3538:	b510      	push	{r4, lr}
	if (SYSCTRL->INTFLAG.reg & SYSCTRL_INTFLAG_BOD33DET) {
    353a:	4b07      	ldr	r3, [pc, #28]	; (3558 <SYSCTRL_Handler+0x20>)
    353c:	689b      	ldr	r3, [r3, #8]
    353e:	055b      	lsls	r3, r3, #21
    3540:	d400      	bmi.n	3544 <SYSCTRL_Handler+0xc>
}
    3542:	bd10      	pop	{r4, pc}
		SYSCTRL->INTFLAG.reg |= SYSCTRL_INTFLAG_BOD33DET;
    3544:	4a04      	ldr	r2, [pc, #16]	; (3558 <SYSCTRL_Handler+0x20>)
    3546:	6891      	ldr	r1, [r2, #8]
    3548:	2380      	movs	r3, #128	; 0x80
    354a:	00db      	lsls	r3, r3, #3
    354c:	430b      	orrs	r3, r1
    354e:	6093      	str	r3, [r2, #8]
		eeprom_emulator_commit_page_buffer();
    3550:	4b02      	ldr	r3, [pc, #8]	; (355c <SYSCTRL_Handler+0x24>)
    3552:	4798      	blx	r3
}
    3554:	e7f5      	b.n	3542 <SYSCTRL_Handler+0xa>
    3556:	46c0      	nop			; (mov r8, r8)
    3558:	40000800 	.word	0x40000800
    355c:	00001049 	.word	0x00001049

00003560 <configure_rtc_count>:
{
    3560:	b510      	push	{r4, lr}
    3562:	b084      	sub	sp, #16
	Assert(config);

	/* Set default into configuration structure */
	config->prescaler           = RTC_COUNT_PRESCALER_DIV_1024;
	config->mode                = RTC_COUNT_MODE_32BIT;
	config->clear_on_match      = false;
    3564:	2300      	movs	r3, #0
    3566:	466a      	mov	r2, sp
    3568:	70d3      	strb	r3, [r2, #3]
#if (SAML21XXXB) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	config->enable_read_sync    = true;
#endif

	for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
		config->compare_values[i] = 0;
    356a:	9303      	str	r3, [sp, #12]
	config_rtc_count.prescaler           = RTC_COUNT_PRESCALER_DIV_32;
    356c:	22a0      	movs	r2, #160	; 0xa0
    356e:	00d2      	lsls	r2, r2, #3
    3570:	4669      	mov	r1, sp
    3572:	800a      	strh	r2, [r1, #0]
	config_rtc_count.mode                = RTC_COUNT_MODE_16BIT;
    3574:	466a      	mov	r2, sp
    3576:	708b      	strb	r3, [r1, #2]
	config_rtc_count.continuously_update = true;
    3578:	3301      	adds	r3, #1
    357a:	710b      	strb	r3, [r1, #4]
	config_rtc_count.compare_values[0]   = 1000;
    357c:	23fa      	movs	r3, #250	; 0xfa
    357e:	009b      	lsls	r3, r3, #2
    3580:	9302      	str	r3, [sp, #8]
	rtc_count_init(&rtc_instance, RTC, &config_rtc_count);
    3582:	4c05      	ldr	r4, [pc, #20]	; (3598 <configure_rtc_count+0x38>)
    3584:	4905      	ldr	r1, [pc, #20]	; (359c <configure_rtc_count+0x3c>)
    3586:	0020      	movs	r0, r4
    3588:	4b05      	ldr	r3, [pc, #20]	; (35a0 <configure_rtc_count+0x40>)
    358a:	4798      	blx	r3
	rtc_count_enable(&rtc_instance);
    358c:	0020      	movs	r0, r4
    358e:	4b05      	ldr	r3, [pc, #20]	; (35a4 <configure_rtc_count+0x44>)
    3590:	4798      	blx	r3
}
    3592:	b004      	add	sp, #16
    3594:	bd10      	pop	{r4, pc}
    3596:	46c0      	nop			; (mov r8, r8)
    3598:	20000710 	.word	0x20000710
    359c:	40001400 	.word	0x40001400
    35a0:	000006a1 	.word	0x000006a1
    35a4:	000005d9 	.word	0x000005d9

000035a8 <configure_adc>:
{
    35a8:	b510      	push	{r4, lr}
    35aa:	b08c      	sub	sp, #48	; 0x30
	adc_get_config_defaults(&config_adc);
    35ac:	4668      	mov	r0, sp
    35ae:	4b10      	ldr	r3, [pc, #64]	; (35f0 <configure_adc+0x48>)
    35b0:	4798      	blx	r3
	config_adc.resolution = ADC_RESOLUTION_12BIT; 
    35b2:	2300      	movs	r3, #0
    35b4:	466a      	mov	r2, sp
    35b6:	7113      	strb	r3, [r2, #4]
	config_adc.positive_input = ADC_POSITIVE_INPUT_TEMP;
    35b8:	3318      	adds	r3, #24
    35ba:	7313      	strb	r3, [r2, #12]
	adc_init(&adc_instance, ADC, &config_adc);
    35bc:	4c0d      	ldr	r4, [pc, #52]	; (35f4 <configure_adc+0x4c>)
    35be:	490e      	ldr	r1, [pc, #56]	; (35f8 <configure_adc+0x50>)
    35c0:	0020      	movs	r0, r4
    35c2:	4b0e      	ldr	r3, [pc, #56]	; (35fc <configure_adc+0x54>)
    35c4:	4798      	blx	r3
	Adc *const adc_module = module_inst->hw;
    35c6:	6822      	ldr	r2, [r4, #0]
    35c8:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
    35ca:	b25b      	sxtb	r3, r3
    35cc:	2b00      	cmp	r3, #0
    35ce:	dbfb      	blt.n	35c8 <configure_adc+0x20>
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
    35d0:	230f      	movs	r3, #15
    35d2:	7593      	strb	r3, [r2, #22]
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
    35d4:	7613      	strb	r3, [r2, #24]
	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    35d6:	7813      	ldrb	r3, [r2, #0]
    35d8:	2102      	movs	r1, #2
    35da:	430b      	orrs	r3, r1
    35dc:	7013      	strb	r3, [r2, #0]
	Adc *const adc_module = module_inst->hw;
    35de:	4b05      	ldr	r3, [pc, #20]	; (35f4 <configure_adc+0x4c>)
    35e0:	681a      	ldr	r2, [r3, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    35e2:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
    35e4:	b25b      	sxtb	r3, r3
    35e6:	2b00      	cmp	r3, #0
    35e8:	dbfb      	blt.n	35e2 <configure_adc+0x3a>
}
    35ea:	b00c      	add	sp, #48	; 0x30
    35ec:	bd10      	pop	{r4, pc}
    35ee:	46c0      	nop			; (mov r8, r8)
    35f0:	00000115 	.word	0x00000115
    35f4:	20000820 	.word	0x20000820
    35f8:	42004000 	.word	0x42004000
    35fc:	0000015d 	.word	0x0000015d

00003600 <init>:
void init(){
    3600:	b5f0      	push	{r4, r5, r6, r7, lr}
    3602:	b083      	sub	sp, #12
	configure_rtc_count();
    3604:	4b33      	ldr	r3, [pc, #204]	; (36d4 <init+0xd4>)
    3606:	4798      	blx	r3
	rtc_count_set_period(&rtc_instance, 2000);
    3608:	21fa      	movs	r1, #250	; 0xfa
    360a:	00c9      	lsls	r1, r1, #3
    360c:	4832      	ldr	r0, [pc, #200]	; (36d8 <init+0xd8>)
    360e:	4b33      	ldr	r3, [pc, #204]	; (36dc <init+0xdc>)
    3610:	4798      	blx	r3
	configure_adc();
    3612:	4b33      	ldr	r3, [pc, #204]	; (36e0 <init+0xe0>)
    3614:	4798      	blx	r3
	config->powersave  = false;
    3616:	2400      	movs	r4, #0
    3618:	466b      	mov	r3, sp
    361a:	709c      	strb	r4, [r3, #2]
		port_base->OUTSET.reg = pin_mask;
    361c:	4b31      	ldr	r3, [pc, #196]	; (36e4 <init+0xe4>)
    361e:	2280      	movs	r2, #128	; 0x80
    3620:	02d2      	lsls	r2, r2, #11
    3622:	619a      	str	r2, [r3, #24]
    3624:	2280      	movs	r2, #128	; 0x80
    3626:	0312      	lsls	r2, r2, #12
    3628:	619a      	str	r2, [r3, #24]
    362a:	2280      	movs	r2, #128	; 0x80
    362c:	0552      	lsls	r2, r2, #21
    362e:	619a      	str	r2, [r3, #24]

	port_pin_set_output_level(oled1->led0_pin, !OLED1_LED_ACTIVE);
	port_pin_set_output_level(oled1->led1_pin, !OLED1_LED_ACTIVE);
	port_pin_set_output_level(oled1->led2_pin, !OLED1_LED_ACTIVE);

	pin_conf.direction  = PORT_PIN_DIR_OUTPUT_WTH_READBACK;
    3630:	2702      	movs	r7, #2
    3632:	466b      	mov	r3, sp
    3634:	701f      	strb	r7, [r3, #0]
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
    3636:	705c      	strb	r4, [r3, #1]
	port_pin_set_config(oled1->led0_pin, &pin_conf);
    3638:	4669      	mov	r1, sp
    363a:	2012      	movs	r0, #18
    363c:	4d2a      	ldr	r5, [pc, #168]	; (36e8 <init+0xe8>)
    363e:	47a8      	blx	r5
	port_pin_set_config(oled1->led1_pin, &pin_conf);
    3640:	4669      	mov	r1, sp
    3642:	2013      	movs	r0, #19
    3644:	47a8      	blx	r5
	port_pin_set_config(oled1->led2_pin, &pin_conf);
    3646:	4669      	mov	r1, sp
    3648:	201c      	movs	r0, #28
    364a:	47a8      	blx	r5

	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    364c:	466b      	mov	r3, sp
    364e:	701c      	strb	r4, [r3, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    3650:	2601      	movs	r6, #1
    3652:	705e      	strb	r6, [r3, #1]
	port_pin_set_config(oled1->button0_pin, &pin_conf);
    3654:	4669      	mov	r1, sp
    3656:	2016      	movs	r0, #22
    3658:	47a8      	blx	r5
	port_pin_set_config(oled1->button1_pin, &pin_conf);
    365a:	4669      	mov	r1, sp
    365c:	2006      	movs	r0, #6
    365e:	47a8      	blx	r5
	port_pin_set_config(oled1->button2_pin, &pin_conf);
    3660:	4669      	mov	r1, sp
    3662:	2007      	movs	r0, #7
    3664:	47a8      	blx	r5
	gfx_mono_init();
    3666:	4b21      	ldr	r3, [pc, #132]	; (36ec <init+0xec>)
    3668:	4798      	blx	r3
	estado  = TEMP_ATUAL;
    366a:	4b21      	ldr	r3, [pc, #132]	; (36f0 <init+0xf0>)
    366c:	701c      	strb	r4, [r3, #0]
	configure_eeprom();
    366e:	4b21      	ldr	r3, [pc, #132]	; (36f4 <init+0xf4>)
    3670:	4798      	blx	r3
		struct bod_config *const conf)
{
	/* Sanity check arguments */
	Assert(conf);

	conf->prescaler      = BOD_PRESCALE_DIV_2;
    3672:	466b      	mov	r3, sp
    3674:	801c      	strh	r4, [r3, #0]
	conf->mode           = BOD_MODE_CONTINUOUS;
    3676:	805c      	strh	r4, [r3, #2]
	conf->action         = BOD_ACTION_RESET;
	conf->level          = 0x27;
	conf->hysteresis     = true;
    3678:	719e      	strb	r6, [r3, #6]
	conf->run_in_standby = true;
    367a:	71de      	strb	r6, [r3, #7]
	config_bod33.action = BOD_ACTION_INTERRUPT;
    367c:	2310      	movs	r3, #16
    367e:	466a      	mov	r2, sp
    3680:	7113      	strb	r3, [r2, #4]
	config_bod33.level = 48;
    3682:	3320      	adds	r3, #32
    3684:	7153      	strb	r3, [r2, #5]
	bod_set_config(BOD_BOD33, &config_bod33);
    3686:	4669      	mov	r1, sp
    3688:	2000      	movs	r0, #0
    368a:	4b1b      	ldr	r3, [pc, #108]	; (36f8 <init+0xf8>)
    368c:	4798      	blx	r3
static inline enum status_code bod_enable(
		const enum bod bod_id)
{
	switch (bod_id) {
		case BOD_BOD33:
			SYSCTRL->BOD33.reg |= SYSCTRL_BOD33_ENABLE;
    368e:	4b1b      	ldr	r3, [pc, #108]	; (36fc <init+0xfc>)
    3690:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    3692:	433a      	orrs	r2, r7
    3694:	635a      	str	r2, [r3, #52]	; 0x34
	SYSCTRL->INTENSET.reg |= SYSCTRL_INTENCLR_BOD33DET;
    3696:	6859      	ldr	r1, [r3, #4]
    3698:	2280      	movs	r2, #128	; 0x80
    369a:	00d2      	lsls	r2, r2, #3
    369c:	430a      	orrs	r2, r1
    369e:	605a      	str	r2, [r3, #4]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    36a0:	4b17      	ldr	r3, [pc, #92]	; (3700 <init+0x100>)
    36a2:	601f      	str	r7, [r3, #0]
	eeprom_emulator_read_page(0, page_data);
    36a4:	4c17      	ldr	r4, [pc, #92]	; (3704 <init+0x104>)
    36a6:	0021      	movs	r1, r4
    36a8:	2000      	movs	r0, #0
    36aa:	4b17      	ldr	r3, [pc, #92]	; (3708 <init+0x108>)
    36ac:	4798      	blx	r3
	temperatura_atual = page_data[0]; //a cada reset a temperatura  incrementada 10 unidades
    36ae:	7822      	ldrb	r2, [r4, #0]
    36b0:	4b16      	ldr	r3, [pc, #88]	; (370c <init+0x10c>)
    36b2:	701a      	strb	r2, [r3, #0]
	temp_media = page_data[1];
    36b4:	7862      	ldrb	r2, [r4, #1]
    36b6:	4b16      	ldr	r3, [pc, #88]	; (3710 <init+0x110>)
    36b8:	701a      	strb	r2, [r3, #0]
	temp_max = page_data[2];
    36ba:	78a2      	ldrb	r2, [r4, #2]
    36bc:	4b15      	ldr	r3, [pc, #84]	; (3714 <init+0x114>)
    36be:	701a      	strb	r2, [r3, #0]
	temp_min = page_data[3];
    36c0:	78e2      	ldrb	r2, [r4, #3]
    36c2:	4b15      	ldr	r3, [pc, #84]	; (3718 <init+0x118>)
    36c4:	701a      	strb	r2, [r3, #0]
	printf("Estou no Init!!\r\n"); //testes
    36c6:	4815      	ldr	r0, [pc, #84]	; (371c <init+0x11c>)
    36c8:	4b15      	ldr	r3, [pc, #84]	; (3720 <init+0x120>)
    36ca:	4798      	blx	r3
	evento = PROXIMO_ESTADO;
    36cc:	4b15      	ldr	r3, [pc, #84]	; (3724 <init+0x124>)
    36ce:	601e      	str	r6, [r3, #0]
}
    36d0:	b003      	add	sp, #12
    36d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    36d4:	00003561 	.word	0x00003561
    36d8:	20000710 	.word	0x20000710
    36dc:	00000781 	.word	0x00000781
    36e0:	000035a9 	.word	0x000035a9
    36e4:	41004400 	.word	0x41004400
    36e8:	000018b9 	.word	0x000018b9
    36ec:	00001751 	.word	0x00001751
    36f0:	20000750 	.word	0x20000750
    36f4:	00003505 	.word	0x00003505
    36f8:	000008e9 	.word	0x000008e9
    36fc:	40000800 	.word	0x40000800
    3700:	e000e100 	.word	0xe000e100
    3704:	20000754 	.word	0x20000754
    3708:	00000fe1 	.word	0x00000fe1
    370c:	20000033 	.word	0x20000033
    3710:	20000031 	.word	0x20000031
    3714:	20000030 	.word	0x20000030
    3718:	20000032 	.word	0x20000032
    371c:	000068dc 	.word	0x000068dc
    3720:	0000525d 	.word	0x0000525d
    3724:	20000654 	.word	0x20000654

00003728 <debounce>:
void debounce(){
    3728:	b082      	sub	sp, #8
	for(i = 0; i < 30000; i++);
    372a:	466b      	mov	r3, sp
    372c:	2200      	movs	r2, #0
    372e:	80da      	strh	r2, [r3, #6]
    3730:	3306      	adds	r3, #6
    3732:	881b      	ldrh	r3, [r3, #0]
    3734:	b29b      	uxth	r3, r3
    3736:	4a08      	ldr	r2, [pc, #32]	; (3758 <debounce+0x30>)
    3738:	4293      	cmp	r3, r2
    373a:	d80a      	bhi.n	3752 <debounce+0x2a>
    373c:	466b      	mov	r3, sp
    373e:	1d9a      	adds	r2, r3, #6
    3740:	4905      	ldr	r1, [pc, #20]	; (3758 <debounce+0x30>)
    3742:	8813      	ldrh	r3, [r2, #0]
    3744:	3301      	adds	r3, #1
    3746:	b29b      	uxth	r3, r3
    3748:	8013      	strh	r3, [r2, #0]
    374a:	8813      	ldrh	r3, [r2, #0]
    374c:	b29b      	uxth	r3, r3
    374e:	428b      	cmp	r3, r1
    3750:	d9f7      	bls.n	3742 <debounce+0x1a>
}
    3752:	b002      	add	sp, #8
    3754:	4770      	bx	lr
    3756:	46c0      	nop			; (mov r8, r8)
    3758:	0000752f 	.word	0x0000752f

0000375c <ocioso>:
void ocioso(){
    375c:	b510      	push	{r4, lr}
	if (rtc_count_is_compare_match(&rtc_instance, RTC_COUNT_COMPARE_0)) {
    375e:	2100      	movs	r1, #0
    3760:	481f      	ldr	r0, [pc, #124]	; (37e0 <ocioso+0x84>)
    3762:	4b20      	ldr	r3, [pc, #128]	; (37e4 <ocioso+0x88>)
    3764:	4798      	blx	r3
    3766:	2800      	cmp	r0, #0
    3768:	d10f      	bne.n	378a <ocioso+0x2e>
	return (port_base->IN.reg & pin_mask);
    376a:	4b1f      	ldr	r3, [pc, #124]	; (37e8 <ocioso+0x8c>)
    376c:	6a1b      	ldr	r3, [r3, #32]
	}else if(oled1_get_button_state(&oled1, OLED1_BUTTON1_ID)){
    376e:	025b      	lsls	r3, r3, #9
    3770:	d513      	bpl.n	379a <ocioso+0x3e>
    3772:	4b1d      	ldr	r3, [pc, #116]	; (37e8 <ocioso+0x8c>)
    3774:	6a1b      	ldr	r3, [r3, #32]
	}else if (oled1_get_button_state(&oled1, OLED1_BUTTON3_ID)){
    3776:	061b      	lsls	r3, r3, #24
    3778:	d51f      	bpl.n	37ba <ocioso+0x5e>
    377a:	4b1b      	ldr	r3, [pc, #108]	; (37e8 <ocioso+0x8c>)
    377c:	6a1b      	ldr	r3, [r3, #32]
	}else if (oled1_get_button_state(&oled1, OLED1_BUTTON2_ID)){
    377e:	065b      	lsls	r3, r3, #25
    3780:	d527      	bpl.n	37d2 <ocioso+0x76>
		evento = MANTEM_ESTADO;
    3782:	2200      	movs	r2, #0
    3784:	4b19      	ldr	r3, [pc, #100]	; (37ec <ocioso+0x90>)
    3786:	601a      	str	r2, [r3, #0]
}
    3788:	bd10      	pop	{r4, pc}
		rtc_count_clear_compare_match(&rtc_instance, RTC_COUNT_COMPARE_0);
    378a:	2100      	movs	r1, #0
    378c:	4814      	ldr	r0, [pc, #80]	; (37e0 <ocioso+0x84>)
    378e:	4b18      	ldr	r3, [pc, #96]	; (37f0 <ocioso+0x94>)
    3790:	4798      	blx	r3
		evento = PROXIMO_ESTADO;
    3792:	2201      	movs	r2, #1
    3794:	4b15      	ldr	r3, [pc, #84]	; (37ec <ocioso+0x90>)
    3796:	601a      	str	r2, [r3, #0]
    3798:	e7f6      	b.n	3788 <ocioso+0x2c>
		estado = (estado - 1) % 4;
    379a:	4816      	ldr	r0, [pc, #88]	; (37f4 <ocioso+0x98>)
    379c:	7803      	ldrb	r3, [r0, #0]
    379e:	3b01      	subs	r3, #1
    37a0:	17d9      	asrs	r1, r3, #31
    37a2:	0f89      	lsrs	r1, r1, #30
    37a4:	185b      	adds	r3, r3, r1
    37a6:	2203      	movs	r2, #3
    37a8:	4013      	ands	r3, r2
    37aa:	1a5b      	subs	r3, r3, r1
    37ac:	7003      	strb	r3, [r0, #0]
		evento = ESTADO_ANTERIOR;
    37ae:	3a01      	subs	r2, #1
    37b0:	4b0e      	ldr	r3, [pc, #56]	; (37ec <ocioso+0x90>)
    37b2:	601a      	str	r2, [r3, #0]
		debounce();
    37b4:	4b10      	ldr	r3, [pc, #64]	; (37f8 <ocioso+0x9c>)
    37b6:	4798      	blx	r3
    37b8:	e7e6      	b.n	3788 <ocioso+0x2c>
		estado = (estado + 1) % 4;
    37ba:	490e      	ldr	r1, [pc, #56]	; (37f4 <ocioso+0x98>)
    37bc:	780a      	ldrb	r2, [r1, #0]
    37be:	3201      	adds	r2, #1
    37c0:	2303      	movs	r3, #3
    37c2:	4013      	ands	r3, r2
    37c4:	700b      	strb	r3, [r1, #0]
		evento = ESTADO_ANTERIOR;
    37c6:	2202      	movs	r2, #2
    37c8:	4b08      	ldr	r3, [pc, #32]	; (37ec <ocioso+0x90>)
    37ca:	601a      	str	r2, [r3, #0]
		debounce();
    37cc:	4b0a      	ldr	r3, [pc, #40]	; (37f8 <ocioso+0x9c>)
    37ce:	4798      	blx	r3
    37d0:	e7da      	b.n	3788 <ocioso+0x2c>
		evento = HARD_RESET;
    37d2:	2203      	movs	r2, #3
    37d4:	4b05      	ldr	r3, [pc, #20]	; (37ec <ocioso+0x90>)
    37d6:	601a      	str	r2, [r3, #0]
		debounce();
    37d8:	4b07      	ldr	r3, [pc, #28]	; (37f8 <ocioso+0x9c>)
    37da:	4798      	blx	r3
    37dc:	e7d4      	b.n	3788 <ocioso+0x2c>
    37de:	46c0      	nop			; (mov r8, r8)
    37e0:	20000710 	.word	0x20000710
    37e4:	000007a5 	.word	0x000007a5
    37e8:	41004400 	.word	0x41004400
    37ec:	20000654 	.word	0x20000654
    37f0:	000007d1 	.word	0x000007d1
    37f4:	20000750 	.word	0x20000750
    37f8:	00003729 	.word	0x00003729

000037fc <main>:

int main (void){
    37fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int i;
	
	// Inicializacao do sistema
	system_init();
    37fe:	4b3a      	ldr	r3, [pc, #232]	; (38e8 <main+0xec>)
    3800:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    3802:	4a3a      	ldr	r2, [pc, #232]	; (38ec <main+0xf0>)
    3804:	2380      	movs	r3, #128	; 0x80
    3806:	05db      	lsls	r3, r3, #23
    3808:	6013      	str	r3, [r2, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    380a:	2300      	movs	r3, #0
    380c:	6053      	str	r3, [r2, #4]
	config->parity           = USART_PARITY_NONE;
    380e:	21ff      	movs	r1, #255	; 0xff
    3810:	8111      	strh	r1, [r2, #8]
	config->stopbits         = USART_STOPBITS_1;
    3812:	2100      	movs	r1, #0
    3814:	7293      	strb	r3, [r2, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    3816:	72d3      	strb	r3, [r2, #11]
	config->baudrate         = 9600;
    3818:	2096      	movs	r0, #150	; 0x96
    381a:	0180      	lsls	r0, r0, #6
    381c:	6210      	str	r0, [r2, #32]
	config->receiver_enable  = true;
    381e:	2401      	movs	r4, #1
    3820:	2024      	movs	r0, #36	; 0x24
    3822:	5414      	strb	r4, [r2, r0]
	config->transmitter_enable = true;
    3824:	3001      	adds	r0, #1
    3826:	5414      	strb	r4, [r2, r0]
	config->clock_polarity_inverted = false;
    3828:	3001      	adds	r0, #1
    382a:	5413      	strb	r3, [r2, r0]
	config->use_external_clock = false;
    382c:	3001      	adds	r0, #1
    382e:	5413      	strb	r3, [r2, r0]
	config->ext_clock_freq   = 0;
    3830:	6293      	str	r3, [r2, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    3832:	3005      	adds	r0, #5
    3834:	5413      	strb	r3, [r2, r0]
	config->generator_source = GCLK_GENERATOR_0;
    3836:	3001      	adds	r0, #1
    3838:	5413      	strb	r3, [r2, r0]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    383a:	6153      	str	r3, [r2, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    383c:	8213      	strh	r3, [r2, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    383e:	76d3      	strb	r3, [r2, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    3840:	7611      	strb	r1, [r2, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    3842:	7711      	strb	r1, [r2, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    3844:	7651      	strb	r1, [r2, #25]
	config->receive_pulse_length                    = 19;
    3846:	2313      	movs	r3, #19
    3848:	7693      	strb	r3, [r2, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    384a:	7751      	strb	r1, [r2, #29]

	// Temporario
	usart_get_config_defaults(&usart_conf);
	usart_conf.baudrate    = 9600;
	usart_conf.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
    384c:	2380      	movs	r3, #128	; 0x80
    384e:	035b      	lsls	r3, r3, #13
    3850:	60d3      	str	r3, [r2, #12]
	usart_conf.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
    3852:	4b27      	ldr	r3, [pc, #156]	; (38f0 <main+0xf4>)
    3854:	6313      	str	r3, [r2, #48]	; 0x30
	usart_conf.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
    3856:	4b27      	ldr	r3, [pc, #156]	; (38f4 <main+0xf8>)
    3858:	6353      	str	r3, [r2, #52]	; 0x34
	usart_conf.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
    385a:	2301      	movs	r3, #1
    385c:	425b      	negs	r3, r3
    385e:	6393      	str	r3, [r2, #56]	; 0x38
	usart_conf.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
    3860:	63d3      	str	r3, [r2, #60]	; 0x3c
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    3862:	4d25      	ldr	r5, [pc, #148]	; (38f8 <main+0xfc>)
    3864:	4b25      	ldr	r3, [pc, #148]	; (38fc <main+0x100>)
    3866:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    3868:	4925      	ldr	r1, [pc, #148]	; (3900 <main+0x104>)
    386a:	4b26      	ldr	r3, [pc, #152]	; (3904 <main+0x108>)
    386c:	6019      	str	r1, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    386e:	4926      	ldr	r1, [pc, #152]	; (3908 <main+0x10c>)
    3870:	4b26      	ldr	r3, [pc, #152]	; (390c <main+0x110>)
    3872:	6019      	str	r1, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
    3874:	4926      	ldr	r1, [pc, #152]	; (3910 <main+0x114>)
    3876:	0028      	movs	r0, r5
    3878:	4b26      	ldr	r3, [pc, #152]	; (3914 <main+0x118>)
    387a:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    387c:	4f26      	ldr	r7, [pc, #152]	; (3918 <main+0x11c>)
    387e:	683b      	ldr	r3, [r7, #0]
    3880:	6898      	ldr	r0, [r3, #8]
    3882:	2100      	movs	r1, #0
    3884:	4e25      	ldr	r6, [pc, #148]	; (391c <main+0x120>)
    3886:	47b0      	blx	r6
	setbuf(stdin, NULL);
    3888:	683b      	ldr	r3, [r7, #0]
    388a:	6858      	ldr	r0, [r3, #4]
    388c:	2100      	movs	r1, #0
    388e:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3890:	682e      	ldr	r6, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    3892:	0030      	movs	r0, r6
    3894:	4b22      	ldr	r3, [pc, #136]	; (3920 <main+0x124>)
    3896:	4798      	blx	r3
    3898:	231f      	movs	r3, #31
    389a:	4018      	ands	r0, r3
    389c:	4084      	lsls	r4, r0
    389e:	4b21      	ldr	r3, [pc, #132]	; (3924 <main+0x128>)
    38a0:	601c      	str	r4, [r3, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    38a2:	682b      	ldr	r3, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    38a4:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    38a6:	2a00      	cmp	r2, #0
    38a8:	d1fc      	bne.n	38a4 <main+0xa8>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    38aa:	6833      	ldr	r3, [r6, #0]
    38ac:	3202      	adds	r2, #2
    38ae:	4313      	orrs	r3, r2
    38b0:	6033      	str	r3, [r6, #0]
	stdio_serial_init(&usart_instance, EDBG_CDC_MODULE, &usart_conf);
	
	usart_enable(&usart_instance);
	
	printf("Oi !!\r\n");
    38b2:	481d      	ldr	r0, [pc, #116]	; (3928 <main+0x12c>)
    38b4:	4b1d      	ldr	r3, [pc, #116]	; (392c <main+0x130>)
    38b6:	4798      	blx	r3
	uint8_t currentState = INIT_SYSTEM;
    38b8:	2300      	movs	r3, #0
	while (1) {
		if (StateTable[currentState][evento].ptrFunc != NULL)
    38ba:	4f1d      	ldr	r7, [pc, #116]	; (3930 <main+0x134>)
    38bc:	4e1d      	ldr	r6, [pc, #116]	; (3934 <main+0x138>)
			StateTable[currentState][evento].ptrFunc();
	
		currentState = StateTable[currentState][evento].NextState;	
    38be:	003d      	movs	r5, r7
    38c0:	e006      	b.n	38d0 <main+0xd4>
    38c2:	00a4      	lsls	r4, r4, #2
    38c4:	4b1b      	ldr	r3, [pc, #108]	; (3934 <main+0x138>)
    38c6:	681b      	ldr	r3, [r3, #0]
    38c8:	18e4      	adds	r4, r4, r3
    38ca:	00e4      	lsls	r4, r4, #3
    38cc:	192c      	adds	r4, r5, r4
    38ce:	7923      	ldrb	r3, [r4, #4]
		if (StateTable[currentState][evento].ptrFunc != NULL)
    38d0:	001c      	movs	r4, r3
    38d2:	009b      	lsls	r3, r3, #2
    38d4:	6832      	ldr	r2, [r6, #0]
    38d6:	4694      	mov	ip, r2
    38d8:	4463      	add	r3, ip
    38da:	00db      	lsls	r3, r3, #3
    38dc:	59db      	ldr	r3, [r3, r7]
    38de:	2b00      	cmp	r3, #0
    38e0:	d0ef      	beq.n	38c2 <main+0xc6>
			StateTable[currentState][evento].ptrFunc();
    38e2:	4798      	blx	r3
    38e4:	e7ed      	b.n	38c2 <main+0xc6>
    38e6:	46c0      	nop			; (mov r8, r8)
    38e8:	00002d8d 	.word	0x00002d8d
    38ec:	200007a4 	.word	0x200007a4
    38f0:	00040003 	.word	0x00040003
    38f4:	00050003 	.word	0x00050003
    38f8:	2000071c 	.word	0x2000071c
    38fc:	200006ac 	.word	0x200006ac
    3900:	000034ed 	.word	0x000034ed
    3904:	200006a8 	.word	0x200006a8
    3908:	000034c1 	.word	0x000034c1
    390c:	200006a4 	.word	0x200006a4
    3910:	42000800 	.word	0x42000800
    3914:	00002289 	.word	0x00002289
    3918:	20000034 	.word	0x20000034
    391c:	00005271 	.word	0x00005271
    3920:	00001c91 	.word	0x00001c91
    3924:	e000e100 	.word	0xe000e100
    3928:	00006914 	.word	0x00006914
    392c:	0000525d 	.word	0x0000525d
    3930:	000067c4 	.word	0x000067c4
    3934:	20000654 	.word	0x20000654

00003938 <__udivsi3>:
    3938:	2200      	movs	r2, #0
    393a:	0843      	lsrs	r3, r0, #1
    393c:	428b      	cmp	r3, r1
    393e:	d374      	bcc.n	3a2a <__udivsi3+0xf2>
    3940:	0903      	lsrs	r3, r0, #4
    3942:	428b      	cmp	r3, r1
    3944:	d35f      	bcc.n	3a06 <__udivsi3+0xce>
    3946:	0a03      	lsrs	r3, r0, #8
    3948:	428b      	cmp	r3, r1
    394a:	d344      	bcc.n	39d6 <__udivsi3+0x9e>
    394c:	0b03      	lsrs	r3, r0, #12
    394e:	428b      	cmp	r3, r1
    3950:	d328      	bcc.n	39a4 <__udivsi3+0x6c>
    3952:	0c03      	lsrs	r3, r0, #16
    3954:	428b      	cmp	r3, r1
    3956:	d30d      	bcc.n	3974 <__udivsi3+0x3c>
    3958:	22ff      	movs	r2, #255	; 0xff
    395a:	0209      	lsls	r1, r1, #8
    395c:	ba12      	rev	r2, r2
    395e:	0c03      	lsrs	r3, r0, #16
    3960:	428b      	cmp	r3, r1
    3962:	d302      	bcc.n	396a <__udivsi3+0x32>
    3964:	1212      	asrs	r2, r2, #8
    3966:	0209      	lsls	r1, r1, #8
    3968:	d065      	beq.n	3a36 <__udivsi3+0xfe>
    396a:	0b03      	lsrs	r3, r0, #12
    396c:	428b      	cmp	r3, r1
    396e:	d319      	bcc.n	39a4 <__udivsi3+0x6c>
    3970:	e000      	b.n	3974 <__udivsi3+0x3c>
    3972:	0a09      	lsrs	r1, r1, #8
    3974:	0bc3      	lsrs	r3, r0, #15
    3976:	428b      	cmp	r3, r1
    3978:	d301      	bcc.n	397e <__udivsi3+0x46>
    397a:	03cb      	lsls	r3, r1, #15
    397c:	1ac0      	subs	r0, r0, r3
    397e:	4152      	adcs	r2, r2
    3980:	0b83      	lsrs	r3, r0, #14
    3982:	428b      	cmp	r3, r1
    3984:	d301      	bcc.n	398a <__udivsi3+0x52>
    3986:	038b      	lsls	r3, r1, #14
    3988:	1ac0      	subs	r0, r0, r3
    398a:	4152      	adcs	r2, r2
    398c:	0b43      	lsrs	r3, r0, #13
    398e:	428b      	cmp	r3, r1
    3990:	d301      	bcc.n	3996 <__udivsi3+0x5e>
    3992:	034b      	lsls	r3, r1, #13
    3994:	1ac0      	subs	r0, r0, r3
    3996:	4152      	adcs	r2, r2
    3998:	0b03      	lsrs	r3, r0, #12
    399a:	428b      	cmp	r3, r1
    399c:	d301      	bcc.n	39a2 <__udivsi3+0x6a>
    399e:	030b      	lsls	r3, r1, #12
    39a0:	1ac0      	subs	r0, r0, r3
    39a2:	4152      	adcs	r2, r2
    39a4:	0ac3      	lsrs	r3, r0, #11
    39a6:	428b      	cmp	r3, r1
    39a8:	d301      	bcc.n	39ae <__udivsi3+0x76>
    39aa:	02cb      	lsls	r3, r1, #11
    39ac:	1ac0      	subs	r0, r0, r3
    39ae:	4152      	adcs	r2, r2
    39b0:	0a83      	lsrs	r3, r0, #10
    39b2:	428b      	cmp	r3, r1
    39b4:	d301      	bcc.n	39ba <__udivsi3+0x82>
    39b6:	028b      	lsls	r3, r1, #10
    39b8:	1ac0      	subs	r0, r0, r3
    39ba:	4152      	adcs	r2, r2
    39bc:	0a43      	lsrs	r3, r0, #9
    39be:	428b      	cmp	r3, r1
    39c0:	d301      	bcc.n	39c6 <__udivsi3+0x8e>
    39c2:	024b      	lsls	r3, r1, #9
    39c4:	1ac0      	subs	r0, r0, r3
    39c6:	4152      	adcs	r2, r2
    39c8:	0a03      	lsrs	r3, r0, #8
    39ca:	428b      	cmp	r3, r1
    39cc:	d301      	bcc.n	39d2 <__udivsi3+0x9a>
    39ce:	020b      	lsls	r3, r1, #8
    39d0:	1ac0      	subs	r0, r0, r3
    39d2:	4152      	adcs	r2, r2
    39d4:	d2cd      	bcs.n	3972 <__udivsi3+0x3a>
    39d6:	09c3      	lsrs	r3, r0, #7
    39d8:	428b      	cmp	r3, r1
    39da:	d301      	bcc.n	39e0 <__udivsi3+0xa8>
    39dc:	01cb      	lsls	r3, r1, #7
    39de:	1ac0      	subs	r0, r0, r3
    39e0:	4152      	adcs	r2, r2
    39e2:	0983      	lsrs	r3, r0, #6
    39e4:	428b      	cmp	r3, r1
    39e6:	d301      	bcc.n	39ec <__udivsi3+0xb4>
    39e8:	018b      	lsls	r3, r1, #6
    39ea:	1ac0      	subs	r0, r0, r3
    39ec:	4152      	adcs	r2, r2
    39ee:	0943      	lsrs	r3, r0, #5
    39f0:	428b      	cmp	r3, r1
    39f2:	d301      	bcc.n	39f8 <__udivsi3+0xc0>
    39f4:	014b      	lsls	r3, r1, #5
    39f6:	1ac0      	subs	r0, r0, r3
    39f8:	4152      	adcs	r2, r2
    39fa:	0903      	lsrs	r3, r0, #4
    39fc:	428b      	cmp	r3, r1
    39fe:	d301      	bcc.n	3a04 <__udivsi3+0xcc>
    3a00:	010b      	lsls	r3, r1, #4
    3a02:	1ac0      	subs	r0, r0, r3
    3a04:	4152      	adcs	r2, r2
    3a06:	08c3      	lsrs	r3, r0, #3
    3a08:	428b      	cmp	r3, r1
    3a0a:	d301      	bcc.n	3a10 <__udivsi3+0xd8>
    3a0c:	00cb      	lsls	r3, r1, #3
    3a0e:	1ac0      	subs	r0, r0, r3
    3a10:	4152      	adcs	r2, r2
    3a12:	0883      	lsrs	r3, r0, #2
    3a14:	428b      	cmp	r3, r1
    3a16:	d301      	bcc.n	3a1c <__udivsi3+0xe4>
    3a18:	008b      	lsls	r3, r1, #2
    3a1a:	1ac0      	subs	r0, r0, r3
    3a1c:	4152      	adcs	r2, r2
    3a1e:	0843      	lsrs	r3, r0, #1
    3a20:	428b      	cmp	r3, r1
    3a22:	d301      	bcc.n	3a28 <__udivsi3+0xf0>
    3a24:	004b      	lsls	r3, r1, #1
    3a26:	1ac0      	subs	r0, r0, r3
    3a28:	4152      	adcs	r2, r2
    3a2a:	1a41      	subs	r1, r0, r1
    3a2c:	d200      	bcs.n	3a30 <__udivsi3+0xf8>
    3a2e:	4601      	mov	r1, r0
    3a30:	4152      	adcs	r2, r2
    3a32:	4610      	mov	r0, r2
    3a34:	4770      	bx	lr
    3a36:	e7ff      	b.n	3a38 <__udivsi3+0x100>
    3a38:	b501      	push	{r0, lr}
    3a3a:	2000      	movs	r0, #0
    3a3c:	f000 f806 	bl	3a4c <__aeabi_idiv0>
    3a40:	bd02      	pop	{r1, pc}
    3a42:	46c0      	nop			; (mov r8, r8)

00003a44 <__aeabi_uidivmod>:
    3a44:	2900      	cmp	r1, #0
    3a46:	d0f7      	beq.n	3a38 <__udivsi3+0x100>
    3a48:	e776      	b.n	3938 <__udivsi3>
    3a4a:	4770      	bx	lr

00003a4c <__aeabi_idiv0>:
    3a4c:	4770      	bx	lr
    3a4e:	46c0      	nop			; (mov r8, r8)

00003a50 <__aeabi_lmul>:
    3a50:	b5f0      	push	{r4, r5, r6, r7, lr}
    3a52:	46ce      	mov	lr, r9
    3a54:	4647      	mov	r7, r8
    3a56:	0415      	lsls	r5, r2, #16
    3a58:	0c2d      	lsrs	r5, r5, #16
    3a5a:	002e      	movs	r6, r5
    3a5c:	b580      	push	{r7, lr}
    3a5e:	0407      	lsls	r7, r0, #16
    3a60:	0c14      	lsrs	r4, r2, #16
    3a62:	0c3f      	lsrs	r7, r7, #16
    3a64:	4699      	mov	r9, r3
    3a66:	0c03      	lsrs	r3, r0, #16
    3a68:	437e      	muls	r6, r7
    3a6a:	435d      	muls	r5, r3
    3a6c:	4367      	muls	r7, r4
    3a6e:	4363      	muls	r3, r4
    3a70:	197f      	adds	r7, r7, r5
    3a72:	0c34      	lsrs	r4, r6, #16
    3a74:	19e4      	adds	r4, r4, r7
    3a76:	469c      	mov	ip, r3
    3a78:	42a5      	cmp	r5, r4
    3a7a:	d903      	bls.n	3a84 <__aeabi_lmul+0x34>
    3a7c:	2380      	movs	r3, #128	; 0x80
    3a7e:	025b      	lsls	r3, r3, #9
    3a80:	4698      	mov	r8, r3
    3a82:	44c4      	add	ip, r8
    3a84:	464b      	mov	r3, r9
    3a86:	4351      	muls	r1, r2
    3a88:	4343      	muls	r3, r0
    3a8a:	0436      	lsls	r6, r6, #16
    3a8c:	0c36      	lsrs	r6, r6, #16
    3a8e:	0c25      	lsrs	r5, r4, #16
    3a90:	0424      	lsls	r4, r4, #16
    3a92:	4465      	add	r5, ip
    3a94:	19a4      	adds	r4, r4, r6
    3a96:	1859      	adds	r1, r3, r1
    3a98:	1949      	adds	r1, r1, r5
    3a9a:	0020      	movs	r0, r4
    3a9c:	bc0c      	pop	{r2, r3}
    3a9e:	4690      	mov	r8, r2
    3aa0:	4699      	mov	r9, r3
    3aa2:	bdf0      	pop	{r4, r5, r6, r7, pc}

00003aa4 <__aeabi_d2uiz>:
    3aa4:	b570      	push	{r4, r5, r6, lr}
    3aa6:	2200      	movs	r2, #0
    3aa8:	4b0c      	ldr	r3, [pc, #48]	; (3adc <__aeabi_d2uiz+0x38>)
    3aaa:	0004      	movs	r4, r0
    3aac:	000d      	movs	r5, r1
    3aae:	f001 f9e1 	bl	4e74 <__aeabi_dcmpge>
    3ab2:	2800      	cmp	r0, #0
    3ab4:	d104      	bne.n	3ac0 <__aeabi_d2uiz+0x1c>
    3ab6:	0020      	movs	r0, r4
    3ab8:	0029      	movs	r1, r5
    3aba:	f001 f921 	bl	4d00 <__aeabi_d2iz>
    3abe:	bd70      	pop	{r4, r5, r6, pc}
    3ac0:	4b06      	ldr	r3, [pc, #24]	; (3adc <__aeabi_d2uiz+0x38>)
    3ac2:	2200      	movs	r2, #0
    3ac4:	0020      	movs	r0, r4
    3ac6:	0029      	movs	r1, r5
    3ac8:	f000 fe04 	bl	46d4 <__aeabi_dsub>
    3acc:	f001 f918 	bl	4d00 <__aeabi_d2iz>
    3ad0:	2380      	movs	r3, #128	; 0x80
    3ad2:	061b      	lsls	r3, r3, #24
    3ad4:	469c      	mov	ip, r3
    3ad6:	4460      	add	r0, ip
    3ad8:	e7f1      	b.n	3abe <__aeabi_d2uiz+0x1a>
    3ada:	46c0      	nop			; (mov r8, r8)
    3adc:	41e00000 	.word	0x41e00000

00003ae0 <__aeabi_ui2f>:
    3ae0:	b510      	push	{r4, lr}
    3ae2:	1e04      	subs	r4, r0, #0
    3ae4:	d027      	beq.n	3b36 <__aeabi_ui2f+0x56>
    3ae6:	f001 f9cf 	bl	4e88 <__clzsi2>
    3aea:	239e      	movs	r3, #158	; 0x9e
    3aec:	1a1b      	subs	r3, r3, r0
    3aee:	2b96      	cmp	r3, #150	; 0x96
    3af0:	dc0a      	bgt.n	3b08 <__aeabi_ui2f+0x28>
    3af2:	2296      	movs	r2, #150	; 0x96
    3af4:	1ad2      	subs	r2, r2, r3
    3af6:	4094      	lsls	r4, r2
    3af8:	0264      	lsls	r4, r4, #9
    3afa:	0a64      	lsrs	r4, r4, #9
    3afc:	b2db      	uxtb	r3, r3
    3afe:	0264      	lsls	r4, r4, #9
    3b00:	05db      	lsls	r3, r3, #23
    3b02:	0a60      	lsrs	r0, r4, #9
    3b04:	4318      	orrs	r0, r3
    3b06:	bd10      	pop	{r4, pc}
    3b08:	2b99      	cmp	r3, #153	; 0x99
    3b0a:	dc17      	bgt.n	3b3c <__aeabi_ui2f+0x5c>
    3b0c:	2299      	movs	r2, #153	; 0x99
    3b0e:	1ad2      	subs	r2, r2, r3
    3b10:	2a00      	cmp	r2, #0
    3b12:	dd27      	ble.n	3b64 <__aeabi_ui2f+0x84>
    3b14:	4094      	lsls	r4, r2
    3b16:	0022      	movs	r2, r4
    3b18:	4c13      	ldr	r4, [pc, #76]	; (3b68 <__aeabi_ui2f+0x88>)
    3b1a:	4014      	ands	r4, r2
    3b1c:	0751      	lsls	r1, r2, #29
    3b1e:	d004      	beq.n	3b2a <__aeabi_ui2f+0x4a>
    3b20:	210f      	movs	r1, #15
    3b22:	400a      	ands	r2, r1
    3b24:	2a04      	cmp	r2, #4
    3b26:	d000      	beq.n	3b2a <__aeabi_ui2f+0x4a>
    3b28:	3404      	adds	r4, #4
    3b2a:	0162      	lsls	r2, r4, #5
    3b2c:	d412      	bmi.n	3b54 <__aeabi_ui2f+0x74>
    3b2e:	01a4      	lsls	r4, r4, #6
    3b30:	0a64      	lsrs	r4, r4, #9
    3b32:	b2db      	uxtb	r3, r3
    3b34:	e7e3      	b.n	3afe <__aeabi_ui2f+0x1e>
    3b36:	2300      	movs	r3, #0
    3b38:	2400      	movs	r4, #0
    3b3a:	e7e0      	b.n	3afe <__aeabi_ui2f+0x1e>
    3b3c:	22b9      	movs	r2, #185	; 0xb9
    3b3e:	0021      	movs	r1, r4
    3b40:	1ad2      	subs	r2, r2, r3
    3b42:	4091      	lsls	r1, r2
    3b44:	000a      	movs	r2, r1
    3b46:	1e51      	subs	r1, r2, #1
    3b48:	418a      	sbcs	r2, r1
    3b4a:	2105      	movs	r1, #5
    3b4c:	1a09      	subs	r1, r1, r0
    3b4e:	40cc      	lsrs	r4, r1
    3b50:	4314      	orrs	r4, r2
    3b52:	e7db      	b.n	3b0c <__aeabi_ui2f+0x2c>
    3b54:	4b04      	ldr	r3, [pc, #16]	; (3b68 <__aeabi_ui2f+0x88>)
    3b56:	401c      	ands	r4, r3
    3b58:	239f      	movs	r3, #159	; 0x9f
    3b5a:	01a4      	lsls	r4, r4, #6
    3b5c:	1a1b      	subs	r3, r3, r0
    3b5e:	0a64      	lsrs	r4, r4, #9
    3b60:	b2db      	uxtb	r3, r3
    3b62:	e7cc      	b.n	3afe <__aeabi_ui2f+0x1e>
    3b64:	0022      	movs	r2, r4
    3b66:	e7d7      	b.n	3b18 <__aeabi_ui2f+0x38>
    3b68:	fbffffff 	.word	0xfbffffff

00003b6c <__aeabi_ddiv>:
    3b6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    3b6e:	4657      	mov	r7, sl
    3b70:	4645      	mov	r5, r8
    3b72:	46de      	mov	lr, fp
    3b74:	464e      	mov	r6, r9
    3b76:	b5e0      	push	{r5, r6, r7, lr}
    3b78:	004c      	lsls	r4, r1, #1
    3b7a:	030e      	lsls	r6, r1, #12
    3b7c:	b087      	sub	sp, #28
    3b7e:	4683      	mov	fp, r0
    3b80:	4692      	mov	sl, r2
    3b82:	001d      	movs	r5, r3
    3b84:	4680      	mov	r8, r0
    3b86:	0b36      	lsrs	r6, r6, #12
    3b88:	0d64      	lsrs	r4, r4, #21
    3b8a:	0fcf      	lsrs	r7, r1, #31
    3b8c:	2c00      	cmp	r4, #0
    3b8e:	d04f      	beq.n	3c30 <__aeabi_ddiv+0xc4>
    3b90:	4b6f      	ldr	r3, [pc, #444]	; (3d50 <__aeabi_ddiv+0x1e4>)
    3b92:	429c      	cmp	r4, r3
    3b94:	d035      	beq.n	3c02 <__aeabi_ddiv+0x96>
    3b96:	2380      	movs	r3, #128	; 0x80
    3b98:	0f42      	lsrs	r2, r0, #29
    3b9a:	041b      	lsls	r3, r3, #16
    3b9c:	00f6      	lsls	r6, r6, #3
    3b9e:	4313      	orrs	r3, r2
    3ba0:	4333      	orrs	r3, r6
    3ba2:	4699      	mov	r9, r3
    3ba4:	00c3      	lsls	r3, r0, #3
    3ba6:	4698      	mov	r8, r3
    3ba8:	4b6a      	ldr	r3, [pc, #424]	; (3d54 <__aeabi_ddiv+0x1e8>)
    3baa:	2600      	movs	r6, #0
    3bac:	469c      	mov	ip, r3
    3bae:	2300      	movs	r3, #0
    3bb0:	4464      	add	r4, ip
    3bb2:	9303      	str	r3, [sp, #12]
    3bb4:	032b      	lsls	r3, r5, #12
    3bb6:	0b1b      	lsrs	r3, r3, #12
    3bb8:	469b      	mov	fp, r3
    3bba:	006b      	lsls	r3, r5, #1
    3bbc:	0fed      	lsrs	r5, r5, #31
    3bbe:	4650      	mov	r0, sl
    3bc0:	0d5b      	lsrs	r3, r3, #21
    3bc2:	9501      	str	r5, [sp, #4]
    3bc4:	d05e      	beq.n	3c84 <__aeabi_ddiv+0x118>
    3bc6:	4a62      	ldr	r2, [pc, #392]	; (3d50 <__aeabi_ddiv+0x1e4>)
    3bc8:	4293      	cmp	r3, r2
    3bca:	d053      	beq.n	3c74 <__aeabi_ddiv+0x108>
    3bcc:	465a      	mov	r2, fp
    3bce:	00d1      	lsls	r1, r2, #3
    3bd0:	2280      	movs	r2, #128	; 0x80
    3bd2:	0f40      	lsrs	r0, r0, #29
    3bd4:	0412      	lsls	r2, r2, #16
    3bd6:	4302      	orrs	r2, r0
    3bd8:	430a      	orrs	r2, r1
    3bda:	4693      	mov	fp, r2
    3bdc:	4652      	mov	r2, sl
    3bde:	00d1      	lsls	r1, r2, #3
    3be0:	4a5c      	ldr	r2, [pc, #368]	; (3d54 <__aeabi_ddiv+0x1e8>)
    3be2:	4694      	mov	ip, r2
    3be4:	2200      	movs	r2, #0
    3be6:	4463      	add	r3, ip
    3be8:	0038      	movs	r0, r7
    3bea:	4068      	eors	r0, r5
    3bec:	4684      	mov	ip, r0
    3bee:	9002      	str	r0, [sp, #8]
    3bf0:	1ae4      	subs	r4, r4, r3
    3bf2:	4316      	orrs	r6, r2
    3bf4:	2e0f      	cmp	r6, #15
    3bf6:	d900      	bls.n	3bfa <__aeabi_ddiv+0x8e>
    3bf8:	e0b4      	b.n	3d64 <__aeabi_ddiv+0x1f8>
    3bfa:	4b57      	ldr	r3, [pc, #348]	; (3d58 <__aeabi_ddiv+0x1ec>)
    3bfc:	00b6      	lsls	r6, r6, #2
    3bfe:	599b      	ldr	r3, [r3, r6]
    3c00:	469f      	mov	pc, r3
    3c02:	0003      	movs	r3, r0
    3c04:	4333      	orrs	r3, r6
    3c06:	4699      	mov	r9, r3
    3c08:	d16c      	bne.n	3ce4 <__aeabi_ddiv+0x178>
    3c0a:	2300      	movs	r3, #0
    3c0c:	4698      	mov	r8, r3
    3c0e:	3302      	adds	r3, #2
    3c10:	2608      	movs	r6, #8
    3c12:	9303      	str	r3, [sp, #12]
    3c14:	e7ce      	b.n	3bb4 <__aeabi_ddiv+0x48>
    3c16:	46cb      	mov	fp, r9
    3c18:	4641      	mov	r1, r8
    3c1a:	9a03      	ldr	r2, [sp, #12]
    3c1c:	9701      	str	r7, [sp, #4]
    3c1e:	2a02      	cmp	r2, #2
    3c20:	d165      	bne.n	3cee <__aeabi_ddiv+0x182>
    3c22:	9b01      	ldr	r3, [sp, #4]
    3c24:	4c4a      	ldr	r4, [pc, #296]	; (3d50 <__aeabi_ddiv+0x1e4>)
    3c26:	469c      	mov	ip, r3
    3c28:	2300      	movs	r3, #0
    3c2a:	2200      	movs	r2, #0
    3c2c:	4698      	mov	r8, r3
    3c2e:	e06b      	b.n	3d08 <__aeabi_ddiv+0x19c>
    3c30:	0003      	movs	r3, r0
    3c32:	4333      	orrs	r3, r6
    3c34:	4699      	mov	r9, r3
    3c36:	d04e      	beq.n	3cd6 <__aeabi_ddiv+0x16a>
    3c38:	2e00      	cmp	r6, #0
    3c3a:	d100      	bne.n	3c3e <__aeabi_ddiv+0xd2>
    3c3c:	e1bc      	b.n	3fb8 <__aeabi_ddiv+0x44c>
    3c3e:	0030      	movs	r0, r6
    3c40:	f001 f922 	bl	4e88 <__clzsi2>
    3c44:	0003      	movs	r3, r0
    3c46:	3b0b      	subs	r3, #11
    3c48:	2b1c      	cmp	r3, #28
    3c4a:	dd00      	ble.n	3c4e <__aeabi_ddiv+0xe2>
    3c4c:	e1ac      	b.n	3fa8 <__aeabi_ddiv+0x43c>
    3c4e:	221d      	movs	r2, #29
    3c50:	1ad3      	subs	r3, r2, r3
    3c52:	465a      	mov	r2, fp
    3c54:	0001      	movs	r1, r0
    3c56:	40da      	lsrs	r2, r3
    3c58:	3908      	subs	r1, #8
    3c5a:	408e      	lsls	r6, r1
    3c5c:	0013      	movs	r3, r2
    3c5e:	4333      	orrs	r3, r6
    3c60:	4699      	mov	r9, r3
    3c62:	465b      	mov	r3, fp
    3c64:	408b      	lsls	r3, r1
    3c66:	4698      	mov	r8, r3
    3c68:	2300      	movs	r3, #0
    3c6a:	4c3c      	ldr	r4, [pc, #240]	; (3d5c <__aeabi_ddiv+0x1f0>)
    3c6c:	2600      	movs	r6, #0
    3c6e:	1a24      	subs	r4, r4, r0
    3c70:	9303      	str	r3, [sp, #12]
    3c72:	e79f      	b.n	3bb4 <__aeabi_ddiv+0x48>
    3c74:	4651      	mov	r1, sl
    3c76:	465a      	mov	r2, fp
    3c78:	4311      	orrs	r1, r2
    3c7a:	d129      	bne.n	3cd0 <__aeabi_ddiv+0x164>
    3c7c:	2200      	movs	r2, #0
    3c7e:	4693      	mov	fp, r2
    3c80:	3202      	adds	r2, #2
    3c82:	e7b1      	b.n	3be8 <__aeabi_ddiv+0x7c>
    3c84:	4659      	mov	r1, fp
    3c86:	4301      	orrs	r1, r0
    3c88:	d01e      	beq.n	3cc8 <__aeabi_ddiv+0x15c>
    3c8a:	465b      	mov	r3, fp
    3c8c:	2b00      	cmp	r3, #0
    3c8e:	d100      	bne.n	3c92 <__aeabi_ddiv+0x126>
    3c90:	e19e      	b.n	3fd0 <__aeabi_ddiv+0x464>
    3c92:	4658      	mov	r0, fp
    3c94:	f001 f8f8 	bl	4e88 <__clzsi2>
    3c98:	0003      	movs	r3, r0
    3c9a:	3b0b      	subs	r3, #11
    3c9c:	2b1c      	cmp	r3, #28
    3c9e:	dd00      	ble.n	3ca2 <__aeabi_ddiv+0x136>
    3ca0:	e18f      	b.n	3fc2 <__aeabi_ddiv+0x456>
    3ca2:	0002      	movs	r2, r0
    3ca4:	4659      	mov	r1, fp
    3ca6:	3a08      	subs	r2, #8
    3ca8:	4091      	lsls	r1, r2
    3caa:	468b      	mov	fp, r1
    3cac:	211d      	movs	r1, #29
    3cae:	1acb      	subs	r3, r1, r3
    3cb0:	4651      	mov	r1, sl
    3cb2:	40d9      	lsrs	r1, r3
    3cb4:	000b      	movs	r3, r1
    3cb6:	4659      	mov	r1, fp
    3cb8:	430b      	orrs	r3, r1
    3cba:	4651      	mov	r1, sl
    3cbc:	469b      	mov	fp, r3
    3cbe:	4091      	lsls	r1, r2
    3cc0:	4b26      	ldr	r3, [pc, #152]	; (3d5c <__aeabi_ddiv+0x1f0>)
    3cc2:	2200      	movs	r2, #0
    3cc4:	1a1b      	subs	r3, r3, r0
    3cc6:	e78f      	b.n	3be8 <__aeabi_ddiv+0x7c>
    3cc8:	2300      	movs	r3, #0
    3cca:	2201      	movs	r2, #1
    3ccc:	469b      	mov	fp, r3
    3cce:	e78b      	b.n	3be8 <__aeabi_ddiv+0x7c>
    3cd0:	4651      	mov	r1, sl
    3cd2:	2203      	movs	r2, #3
    3cd4:	e788      	b.n	3be8 <__aeabi_ddiv+0x7c>
    3cd6:	2300      	movs	r3, #0
    3cd8:	4698      	mov	r8, r3
    3cda:	3301      	adds	r3, #1
    3cdc:	2604      	movs	r6, #4
    3cde:	2400      	movs	r4, #0
    3ce0:	9303      	str	r3, [sp, #12]
    3ce2:	e767      	b.n	3bb4 <__aeabi_ddiv+0x48>
    3ce4:	2303      	movs	r3, #3
    3ce6:	46b1      	mov	r9, r6
    3ce8:	9303      	str	r3, [sp, #12]
    3cea:	260c      	movs	r6, #12
    3cec:	e762      	b.n	3bb4 <__aeabi_ddiv+0x48>
    3cee:	2a03      	cmp	r2, #3
    3cf0:	d100      	bne.n	3cf4 <__aeabi_ddiv+0x188>
    3cf2:	e25c      	b.n	41ae <__aeabi_ddiv+0x642>
    3cf4:	9b01      	ldr	r3, [sp, #4]
    3cf6:	2a01      	cmp	r2, #1
    3cf8:	d000      	beq.n	3cfc <__aeabi_ddiv+0x190>
    3cfa:	e1e4      	b.n	40c6 <__aeabi_ddiv+0x55a>
    3cfc:	4013      	ands	r3, r2
    3cfe:	469c      	mov	ip, r3
    3d00:	2300      	movs	r3, #0
    3d02:	2400      	movs	r4, #0
    3d04:	2200      	movs	r2, #0
    3d06:	4698      	mov	r8, r3
    3d08:	2100      	movs	r1, #0
    3d0a:	0312      	lsls	r2, r2, #12
    3d0c:	0b13      	lsrs	r3, r2, #12
    3d0e:	0d0a      	lsrs	r2, r1, #20
    3d10:	0512      	lsls	r2, r2, #20
    3d12:	431a      	orrs	r2, r3
    3d14:	0523      	lsls	r3, r4, #20
    3d16:	4c12      	ldr	r4, [pc, #72]	; (3d60 <__aeabi_ddiv+0x1f4>)
    3d18:	4640      	mov	r0, r8
    3d1a:	4022      	ands	r2, r4
    3d1c:	4313      	orrs	r3, r2
    3d1e:	4662      	mov	r2, ip
    3d20:	005b      	lsls	r3, r3, #1
    3d22:	07d2      	lsls	r2, r2, #31
    3d24:	085b      	lsrs	r3, r3, #1
    3d26:	4313      	orrs	r3, r2
    3d28:	0019      	movs	r1, r3
    3d2a:	b007      	add	sp, #28
    3d2c:	bc3c      	pop	{r2, r3, r4, r5}
    3d2e:	4690      	mov	r8, r2
    3d30:	4699      	mov	r9, r3
    3d32:	46a2      	mov	sl, r4
    3d34:	46ab      	mov	fp, r5
    3d36:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3d38:	2300      	movs	r3, #0
    3d3a:	2280      	movs	r2, #128	; 0x80
    3d3c:	469c      	mov	ip, r3
    3d3e:	0312      	lsls	r2, r2, #12
    3d40:	4698      	mov	r8, r3
    3d42:	4c03      	ldr	r4, [pc, #12]	; (3d50 <__aeabi_ddiv+0x1e4>)
    3d44:	e7e0      	b.n	3d08 <__aeabi_ddiv+0x19c>
    3d46:	2300      	movs	r3, #0
    3d48:	4c01      	ldr	r4, [pc, #4]	; (3d50 <__aeabi_ddiv+0x1e4>)
    3d4a:	2200      	movs	r2, #0
    3d4c:	4698      	mov	r8, r3
    3d4e:	e7db      	b.n	3d08 <__aeabi_ddiv+0x19c>
    3d50:	000007ff 	.word	0x000007ff
    3d54:	fffffc01 	.word	0xfffffc01
    3d58:	000069c8 	.word	0x000069c8
    3d5c:	fffffc0d 	.word	0xfffffc0d
    3d60:	800fffff 	.word	0x800fffff
    3d64:	45d9      	cmp	r9, fp
    3d66:	d900      	bls.n	3d6a <__aeabi_ddiv+0x1fe>
    3d68:	e139      	b.n	3fde <__aeabi_ddiv+0x472>
    3d6a:	d100      	bne.n	3d6e <__aeabi_ddiv+0x202>
    3d6c:	e134      	b.n	3fd8 <__aeabi_ddiv+0x46c>
    3d6e:	2300      	movs	r3, #0
    3d70:	4646      	mov	r6, r8
    3d72:	464d      	mov	r5, r9
    3d74:	469a      	mov	sl, r3
    3d76:	3c01      	subs	r4, #1
    3d78:	465b      	mov	r3, fp
    3d7a:	0e0a      	lsrs	r2, r1, #24
    3d7c:	021b      	lsls	r3, r3, #8
    3d7e:	431a      	orrs	r2, r3
    3d80:	020b      	lsls	r3, r1, #8
    3d82:	0c17      	lsrs	r7, r2, #16
    3d84:	9303      	str	r3, [sp, #12]
    3d86:	0413      	lsls	r3, r2, #16
    3d88:	0c1b      	lsrs	r3, r3, #16
    3d8a:	0039      	movs	r1, r7
    3d8c:	0028      	movs	r0, r5
    3d8e:	4690      	mov	r8, r2
    3d90:	9301      	str	r3, [sp, #4]
    3d92:	f7ff fdd1 	bl	3938 <__udivsi3>
    3d96:	0002      	movs	r2, r0
    3d98:	9b01      	ldr	r3, [sp, #4]
    3d9a:	4683      	mov	fp, r0
    3d9c:	435a      	muls	r2, r3
    3d9e:	0028      	movs	r0, r5
    3da0:	0039      	movs	r1, r7
    3da2:	4691      	mov	r9, r2
    3da4:	f7ff fe4e 	bl	3a44 <__aeabi_uidivmod>
    3da8:	0c35      	lsrs	r5, r6, #16
    3daa:	0409      	lsls	r1, r1, #16
    3dac:	430d      	orrs	r5, r1
    3dae:	45a9      	cmp	r9, r5
    3db0:	d90d      	bls.n	3dce <__aeabi_ddiv+0x262>
    3db2:	465b      	mov	r3, fp
    3db4:	4445      	add	r5, r8
    3db6:	3b01      	subs	r3, #1
    3db8:	45a8      	cmp	r8, r5
    3dba:	d900      	bls.n	3dbe <__aeabi_ddiv+0x252>
    3dbc:	e13a      	b.n	4034 <__aeabi_ddiv+0x4c8>
    3dbe:	45a9      	cmp	r9, r5
    3dc0:	d800      	bhi.n	3dc4 <__aeabi_ddiv+0x258>
    3dc2:	e137      	b.n	4034 <__aeabi_ddiv+0x4c8>
    3dc4:	2302      	movs	r3, #2
    3dc6:	425b      	negs	r3, r3
    3dc8:	469c      	mov	ip, r3
    3dca:	4445      	add	r5, r8
    3dcc:	44e3      	add	fp, ip
    3dce:	464b      	mov	r3, r9
    3dd0:	1aeb      	subs	r3, r5, r3
    3dd2:	0039      	movs	r1, r7
    3dd4:	0018      	movs	r0, r3
    3dd6:	9304      	str	r3, [sp, #16]
    3dd8:	f7ff fdae 	bl	3938 <__udivsi3>
    3ddc:	9b01      	ldr	r3, [sp, #4]
    3dde:	0005      	movs	r5, r0
    3de0:	4343      	muls	r3, r0
    3de2:	0039      	movs	r1, r7
    3de4:	9804      	ldr	r0, [sp, #16]
    3de6:	4699      	mov	r9, r3
    3de8:	f7ff fe2c 	bl	3a44 <__aeabi_uidivmod>
    3dec:	0433      	lsls	r3, r6, #16
    3dee:	0409      	lsls	r1, r1, #16
    3df0:	0c1b      	lsrs	r3, r3, #16
    3df2:	430b      	orrs	r3, r1
    3df4:	4599      	cmp	r9, r3
    3df6:	d909      	bls.n	3e0c <__aeabi_ddiv+0x2a0>
    3df8:	4443      	add	r3, r8
    3dfa:	1e6a      	subs	r2, r5, #1
    3dfc:	4598      	cmp	r8, r3
    3dfe:	d900      	bls.n	3e02 <__aeabi_ddiv+0x296>
    3e00:	e11a      	b.n	4038 <__aeabi_ddiv+0x4cc>
    3e02:	4599      	cmp	r9, r3
    3e04:	d800      	bhi.n	3e08 <__aeabi_ddiv+0x29c>
    3e06:	e117      	b.n	4038 <__aeabi_ddiv+0x4cc>
    3e08:	3d02      	subs	r5, #2
    3e0a:	4443      	add	r3, r8
    3e0c:	464a      	mov	r2, r9
    3e0e:	1a9b      	subs	r3, r3, r2
    3e10:	465a      	mov	r2, fp
    3e12:	0412      	lsls	r2, r2, #16
    3e14:	432a      	orrs	r2, r5
    3e16:	9903      	ldr	r1, [sp, #12]
    3e18:	4693      	mov	fp, r2
    3e1a:	0c10      	lsrs	r0, r2, #16
    3e1c:	0c0a      	lsrs	r2, r1, #16
    3e1e:	4691      	mov	r9, r2
    3e20:	0409      	lsls	r1, r1, #16
    3e22:	465a      	mov	r2, fp
    3e24:	0c09      	lsrs	r1, r1, #16
    3e26:	464e      	mov	r6, r9
    3e28:	000d      	movs	r5, r1
    3e2a:	0412      	lsls	r2, r2, #16
    3e2c:	0c12      	lsrs	r2, r2, #16
    3e2e:	4345      	muls	r5, r0
    3e30:	9105      	str	r1, [sp, #20]
    3e32:	4351      	muls	r1, r2
    3e34:	4372      	muls	r2, r6
    3e36:	4370      	muls	r0, r6
    3e38:	1952      	adds	r2, r2, r5
    3e3a:	0c0e      	lsrs	r6, r1, #16
    3e3c:	18b2      	adds	r2, r6, r2
    3e3e:	4295      	cmp	r5, r2
    3e40:	d903      	bls.n	3e4a <__aeabi_ddiv+0x2de>
    3e42:	2580      	movs	r5, #128	; 0x80
    3e44:	026d      	lsls	r5, r5, #9
    3e46:	46ac      	mov	ip, r5
    3e48:	4460      	add	r0, ip
    3e4a:	0c15      	lsrs	r5, r2, #16
    3e4c:	0409      	lsls	r1, r1, #16
    3e4e:	0412      	lsls	r2, r2, #16
    3e50:	0c09      	lsrs	r1, r1, #16
    3e52:	1828      	adds	r0, r5, r0
    3e54:	1852      	adds	r2, r2, r1
    3e56:	4283      	cmp	r3, r0
    3e58:	d200      	bcs.n	3e5c <__aeabi_ddiv+0x2f0>
    3e5a:	e0ce      	b.n	3ffa <__aeabi_ddiv+0x48e>
    3e5c:	d100      	bne.n	3e60 <__aeabi_ddiv+0x2f4>
    3e5e:	e0c8      	b.n	3ff2 <__aeabi_ddiv+0x486>
    3e60:	1a1d      	subs	r5, r3, r0
    3e62:	4653      	mov	r3, sl
    3e64:	1a9e      	subs	r6, r3, r2
    3e66:	45b2      	cmp	sl, r6
    3e68:	4192      	sbcs	r2, r2
    3e6a:	4252      	negs	r2, r2
    3e6c:	1aab      	subs	r3, r5, r2
    3e6e:	469a      	mov	sl, r3
    3e70:	4598      	cmp	r8, r3
    3e72:	d100      	bne.n	3e76 <__aeabi_ddiv+0x30a>
    3e74:	e117      	b.n	40a6 <__aeabi_ddiv+0x53a>
    3e76:	0039      	movs	r1, r7
    3e78:	0018      	movs	r0, r3
    3e7a:	f7ff fd5d 	bl	3938 <__udivsi3>
    3e7e:	9b01      	ldr	r3, [sp, #4]
    3e80:	0005      	movs	r5, r0
    3e82:	4343      	muls	r3, r0
    3e84:	0039      	movs	r1, r7
    3e86:	4650      	mov	r0, sl
    3e88:	9304      	str	r3, [sp, #16]
    3e8a:	f7ff fddb 	bl	3a44 <__aeabi_uidivmod>
    3e8e:	9804      	ldr	r0, [sp, #16]
    3e90:	040b      	lsls	r3, r1, #16
    3e92:	0c31      	lsrs	r1, r6, #16
    3e94:	4319      	orrs	r1, r3
    3e96:	4288      	cmp	r0, r1
    3e98:	d909      	bls.n	3eae <__aeabi_ddiv+0x342>
    3e9a:	4441      	add	r1, r8
    3e9c:	1e6b      	subs	r3, r5, #1
    3e9e:	4588      	cmp	r8, r1
    3ea0:	d900      	bls.n	3ea4 <__aeabi_ddiv+0x338>
    3ea2:	e107      	b.n	40b4 <__aeabi_ddiv+0x548>
    3ea4:	4288      	cmp	r0, r1
    3ea6:	d800      	bhi.n	3eaa <__aeabi_ddiv+0x33e>
    3ea8:	e104      	b.n	40b4 <__aeabi_ddiv+0x548>
    3eaa:	3d02      	subs	r5, #2
    3eac:	4441      	add	r1, r8
    3eae:	9b04      	ldr	r3, [sp, #16]
    3eb0:	1acb      	subs	r3, r1, r3
    3eb2:	0018      	movs	r0, r3
    3eb4:	0039      	movs	r1, r7
    3eb6:	9304      	str	r3, [sp, #16]
    3eb8:	f7ff fd3e 	bl	3938 <__udivsi3>
    3ebc:	9b01      	ldr	r3, [sp, #4]
    3ebe:	4682      	mov	sl, r0
    3ec0:	4343      	muls	r3, r0
    3ec2:	0039      	movs	r1, r7
    3ec4:	9804      	ldr	r0, [sp, #16]
    3ec6:	9301      	str	r3, [sp, #4]
    3ec8:	f7ff fdbc 	bl	3a44 <__aeabi_uidivmod>
    3ecc:	9801      	ldr	r0, [sp, #4]
    3ece:	040b      	lsls	r3, r1, #16
    3ed0:	0431      	lsls	r1, r6, #16
    3ed2:	0c09      	lsrs	r1, r1, #16
    3ed4:	4319      	orrs	r1, r3
    3ed6:	4288      	cmp	r0, r1
    3ed8:	d90d      	bls.n	3ef6 <__aeabi_ddiv+0x38a>
    3eda:	4653      	mov	r3, sl
    3edc:	4441      	add	r1, r8
    3ede:	3b01      	subs	r3, #1
    3ee0:	4588      	cmp	r8, r1
    3ee2:	d900      	bls.n	3ee6 <__aeabi_ddiv+0x37a>
    3ee4:	e0e8      	b.n	40b8 <__aeabi_ddiv+0x54c>
    3ee6:	4288      	cmp	r0, r1
    3ee8:	d800      	bhi.n	3eec <__aeabi_ddiv+0x380>
    3eea:	e0e5      	b.n	40b8 <__aeabi_ddiv+0x54c>
    3eec:	2302      	movs	r3, #2
    3eee:	425b      	negs	r3, r3
    3ef0:	469c      	mov	ip, r3
    3ef2:	4441      	add	r1, r8
    3ef4:	44e2      	add	sl, ip
    3ef6:	9b01      	ldr	r3, [sp, #4]
    3ef8:	042d      	lsls	r5, r5, #16
    3efa:	1ace      	subs	r6, r1, r3
    3efc:	4651      	mov	r1, sl
    3efe:	4329      	orrs	r1, r5
    3f00:	9d05      	ldr	r5, [sp, #20]
    3f02:	464f      	mov	r7, r9
    3f04:	002a      	movs	r2, r5
    3f06:	040b      	lsls	r3, r1, #16
    3f08:	0c08      	lsrs	r0, r1, #16
    3f0a:	0c1b      	lsrs	r3, r3, #16
    3f0c:	435a      	muls	r2, r3
    3f0e:	4345      	muls	r5, r0
    3f10:	437b      	muls	r3, r7
    3f12:	4378      	muls	r0, r7
    3f14:	195b      	adds	r3, r3, r5
    3f16:	0c17      	lsrs	r7, r2, #16
    3f18:	18fb      	adds	r3, r7, r3
    3f1a:	429d      	cmp	r5, r3
    3f1c:	d903      	bls.n	3f26 <__aeabi_ddiv+0x3ba>
    3f1e:	2580      	movs	r5, #128	; 0x80
    3f20:	026d      	lsls	r5, r5, #9
    3f22:	46ac      	mov	ip, r5
    3f24:	4460      	add	r0, ip
    3f26:	0c1d      	lsrs	r5, r3, #16
    3f28:	0412      	lsls	r2, r2, #16
    3f2a:	041b      	lsls	r3, r3, #16
    3f2c:	0c12      	lsrs	r2, r2, #16
    3f2e:	1828      	adds	r0, r5, r0
    3f30:	189b      	adds	r3, r3, r2
    3f32:	4286      	cmp	r6, r0
    3f34:	d200      	bcs.n	3f38 <__aeabi_ddiv+0x3cc>
    3f36:	e093      	b.n	4060 <__aeabi_ddiv+0x4f4>
    3f38:	d100      	bne.n	3f3c <__aeabi_ddiv+0x3d0>
    3f3a:	e08e      	b.n	405a <__aeabi_ddiv+0x4ee>
    3f3c:	2301      	movs	r3, #1
    3f3e:	4319      	orrs	r1, r3
    3f40:	4ba0      	ldr	r3, [pc, #640]	; (41c4 <__aeabi_ddiv+0x658>)
    3f42:	18e3      	adds	r3, r4, r3
    3f44:	2b00      	cmp	r3, #0
    3f46:	dc00      	bgt.n	3f4a <__aeabi_ddiv+0x3de>
    3f48:	e099      	b.n	407e <__aeabi_ddiv+0x512>
    3f4a:	074a      	lsls	r2, r1, #29
    3f4c:	d000      	beq.n	3f50 <__aeabi_ddiv+0x3e4>
    3f4e:	e09e      	b.n	408e <__aeabi_ddiv+0x522>
    3f50:	465a      	mov	r2, fp
    3f52:	01d2      	lsls	r2, r2, #7
    3f54:	d506      	bpl.n	3f64 <__aeabi_ddiv+0x3f8>
    3f56:	465a      	mov	r2, fp
    3f58:	4b9b      	ldr	r3, [pc, #620]	; (41c8 <__aeabi_ddiv+0x65c>)
    3f5a:	401a      	ands	r2, r3
    3f5c:	2380      	movs	r3, #128	; 0x80
    3f5e:	4693      	mov	fp, r2
    3f60:	00db      	lsls	r3, r3, #3
    3f62:	18e3      	adds	r3, r4, r3
    3f64:	4a99      	ldr	r2, [pc, #612]	; (41cc <__aeabi_ddiv+0x660>)
    3f66:	4293      	cmp	r3, r2
    3f68:	dd68      	ble.n	403c <__aeabi_ddiv+0x4d0>
    3f6a:	2301      	movs	r3, #1
    3f6c:	9a02      	ldr	r2, [sp, #8]
    3f6e:	4c98      	ldr	r4, [pc, #608]	; (41d0 <__aeabi_ddiv+0x664>)
    3f70:	401a      	ands	r2, r3
    3f72:	2300      	movs	r3, #0
    3f74:	4694      	mov	ip, r2
    3f76:	4698      	mov	r8, r3
    3f78:	2200      	movs	r2, #0
    3f7a:	e6c5      	b.n	3d08 <__aeabi_ddiv+0x19c>
    3f7c:	2280      	movs	r2, #128	; 0x80
    3f7e:	464b      	mov	r3, r9
    3f80:	0312      	lsls	r2, r2, #12
    3f82:	4213      	tst	r3, r2
    3f84:	d00a      	beq.n	3f9c <__aeabi_ddiv+0x430>
    3f86:	465b      	mov	r3, fp
    3f88:	4213      	tst	r3, r2
    3f8a:	d106      	bne.n	3f9a <__aeabi_ddiv+0x42e>
    3f8c:	431a      	orrs	r2, r3
    3f8e:	0312      	lsls	r2, r2, #12
    3f90:	0b12      	lsrs	r2, r2, #12
    3f92:	46ac      	mov	ip, r5
    3f94:	4688      	mov	r8, r1
    3f96:	4c8e      	ldr	r4, [pc, #568]	; (41d0 <__aeabi_ddiv+0x664>)
    3f98:	e6b6      	b.n	3d08 <__aeabi_ddiv+0x19c>
    3f9a:	464b      	mov	r3, r9
    3f9c:	431a      	orrs	r2, r3
    3f9e:	0312      	lsls	r2, r2, #12
    3fa0:	0b12      	lsrs	r2, r2, #12
    3fa2:	46bc      	mov	ip, r7
    3fa4:	4c8a      	ldr	r4, [pc, #552]	; (41d0 <__aeabi_ddiv+0x664>)
    3fa6:	e6af      	b.n	3d08 <__aeabi_ddiv+0x19c>
    3fa8:	0003      	movs	r3, r0
    3faa:	465a      	mov	r2, fp
    3fac:	3b28      	subs	r3, #40	; 0x28
    3fae:	409a      	lsls	r2, r3
    3fb0:	2300      	movs	r3, #0
    3fb2:	4691      	mov	r9, r2
    3fb4:	4698      	mov	r8, r3
    3fb6:	e657      	b.n	3c68 <__aeabi_ddiv+0xfc>
    3fb8:	4658      	mov	r0, fp
    3fba:	f000 ff65 	bl	4e88 <__clzsi2>
    3fbe:	3020      	adds	r0, #32
    3fc0:	e640      	b.n	3c44 <__aeabi_ddiv+0xd8>
    3fc2:	0003      	movs	r3, r0
    3fc4:	4652      	mov	r2, sl
    3fc6:	3b28      	subs	r3, #40	; 0x28
    3fc8:	409a      	lsls	r2, r3
    3fca:	2100      	movs	r1, #0
    3fcc:	4693      	mov	fp, r2
    3fce:	e677      	b.n	3cc0 <__aeabi_ddiv+0x154>
    3fd0:	f000 ff5a 	bl	4e88 <__clzsi2>
    3fd4:	3020      	adds	r0, #32
    3fd6:	e65f      	b.n	3c98 <__aeabi_ddiv+0x12c>
    3fd8:	4588      	cmp	r8, r1
    3fda:	d200      	bcs.n	3fde <__aeabi_ddiv+0x472>
    3fdc:	e6c7      	b.n	3d6e <__aeabi_ddiv+0x202>
    3fde:	464b      	mov	r3, r9
    3fe0:	07de      	lsls	r6, r3, #31
    3fe2:	085d      	lsrs	r5, r3, #1
    3fe4:	4643      	mov	r3, r8
    3fe6:	085b      	lsrs	r3, r3, #1
    3fe8:	431e      	orrs	r6, r3
    3fea:	4643      	mov	r3, r8
    3fec:	07db      	lsls	r3, r3, #31
    3fee:	469a      	mov	sl, r3
    3ff0:	e6c2      	b.n	3d78 <__aeabi_ddiv+0x20c>
    3ff2:	2500      	movs	r5, #0
    3ff4:	4592      	cmp	sl, r2
    3ff6:	d300      	bcc.n	3ffa <__aeabi_ddiv+0x48e>
    3ff8:	e733      	b.n	3e62 <__aeabi_ddiv+0x2f6>
    3ffa:	9e03      	ldr	r6, [sp, #12]
    3ffc:	4659      	mov	r1, fp
    3ffe:	46b4      	mov	ip, r6
    4000:	44e2      	add	sl, ip
    4002:	45b2      	cmp	sl, r6
    4004:	41ad      	sbcs	r5, r5
    4006:	426d      	negs	r5, r5
    4008:	4445      	add	r5, r8
    400a:	18eb      	adds	r3, r5, r3
    400c:	3901      	subs	r1, #1
    400e:	4598      	cmp	r8, r3
    4010:	d207      	bcs.n	4022 <__aeabi_ddiv+0x4b6>
    4012:	4298      	cmp	r0, r3
    4014:	d900      	bls.n	4018 <__aeabi_ddiv+0x4ac>
    4016:	e07f      	b.n	4118 <__aeabi_ddiv+0x5ac>
    4018:	d100      	bne.n	401c <__aeabi_ddiv+0x4b0>
    401a:	e0bc      	b.n	4196 <__aeabi_ddiv+0x62a>
    401c:	1a1d      	subs	r5, r3, r0
    401e:	468b      	mov	fp, r1
    4020:	e71f      	b.n	3e62 <__aeabi_ddiv+0x2f6>
    4022:	4598      	cmp	r8, r3
    4024:	d1fa      	bne.n	401c <__aeabi_ddiv+0x4b0>
    4026:	9d03      	ldr	r5, [sp, #12]
    4028:	4555      	cmp	r5, sl
    402a:	d9f2      	bls.n	4012 <__aeabi_ddiv+0x4a6>
    402c:	4643      	mov	r3, r8
    402e:	468b      	mov	fp, r1
    4030:	1a1d      	subs	r5, r3, r0
    4032:	e716      	b.n	3e62 <__aeabi_ddiv+0x2f6>
    4034:	469b      	mov	fp, r3
    4036:	e6ca      	b.n	3dce <__aeabi_ddiv+0x262>
    4038:	0015      	movs	r5, r2
    403a:	e6e7      	b.n	3e0c <__aeabi_ddiv+0x2a0>
    403c:	465a      	mov	r2, fp
    403e:	08c9      	lsrs	r1, r1, #3
    4040:	0752      	lsls	r2, r2, #29
    4042:	430a      	orrs	r2, r1
    4044:	055b      	lsls	r3, r3, #21
    4046:	4690      	mov	r8, r2
    4048:	0d5c      	lsrs	r4, r3, #21
    404a:	465a      	mov	r2, fp
    404c:	2301      	movs	r3, #1
    404e:	9902      	ldr	r1, [sp, #8]
    4050:	0252      	lsls	r2, r2, #9
    4052:	4019      	ands	r1, r3
    4054:	0b12      	lsrs	r2, r2, #12
    4056:	468c      	mov	ip, r1
    4058:	e656      	b.n	3d08 <__aeabi_ddiv+0x19c>
    405a:	2b00      	cmp	r3, #0
    405c:	d100      	bne.n	4060 <__aeabi_ddiv+0x4f4>
    405e:	e76f      	b.n	3f40 <__aeabi_ddiv+0x3d4>
    4060:	4446      	add	r6, r8
    4062:	1e4a      	subs	r2, r1, #1
    4064:	45b0      	cmp	r8, r6
    4066:	d929      	bls.n	40bc <__aeabi_ddiv+0x550>
    4068:	0011      	movs	r1, r2
    406a:	4286      	cmp	r6, r0
    406c:	d000      	beq.n	4070 <__aeabi_ddiv+0x504>
    406e:	e765      	b.n	3f3c <__aeabi_ddiv+0x3d0>
    4070:	9a03      	ldr	r2, [sp, #12]
    4072:	4293      	cmp	r3, r2
    4074:	d000      	beq.n	4078 <__aeabi_ddiv+0x50c>
    4076:	e761      	b.n	3f3c <__aeabi_ddiv+0x3d0>
    4078:	e762      	b.n	3f40 <__aeabi_ddiv+0x3d4>
    407a:	2101      	movs	r1, #1
    407c:	4249      	negs	r1, r1
    407e:	2001      	movs	r0, #1
    4080:	1ac2      	subs	r2, r0, r3
    4082:	2a38      	cmp	r2, #56	; 0x38
    4084:	dd21      	ble.n	40ca <__aeabi_ddiv+0x55e>
    4086:	9b02      	ldr	r3, [sp, #8]
    4088:	4003      	ands	r3, r0
    408a:	469c      	mov	ip, r3
    408c:	e638      	b.n	3d00 <__aeabi_ddiv+0x194>
    408e:	220f      	movs	r2, #15
    4090:	400a      	ands	r2, r1
    4092:	2a04      	cmp	r2, #4
    4094:	d100      	bne.n	4098 <__aeabi_ddiv+0x52c>
    4096:	e75b      	b.n	3f50 <__aeabi_ddiv+0x3e4>
    4098:	000a      	movs	r2, r1
    409a:	1d11      	adds	r1, r2, #4
    409c:	4291      	cmp	r1, r2
    409e:	4192      	sbcs	r2, r2
    40a0:	4252      	negs	r2, r2
    40a2:	4493      	add	fp, r2
    40a4:	e754      	b.n	3f50 <__aeabi_ddiv+0x3e4>
    40a6:	4b47      	ldr	r3, [pc, #284]	; (41c4 <__aeabi_ddiv+0x658>)
    40a8:	18e3      	adds	r3, r4, r3
    40aa:	2b00      	cmp	r3, #0
    40ac:	dde5      	ble.n	407a <__aeabi_ddiv+0x50e>
    40ae:	2201      	movs	r2, #1
    40b0:	4252      	negs	r2, r2
    40b2:	e7f2      	b.n	409a <__aeabi_ddiv+0x52e>
    40b4:	001d      	movs	r5, r3
    40b6:	e6fa      	b.n	3eae <__aeabi_ddiv+0x342>
    40b8:	469a      	mov	sl, r3
    40ba:	e71c      	b.n	3ef6 <__aeabi_ddiv+0x38a>
    40bc:	42b0      	cmp	r0, r6
    40be:	d839      	bhi.n	4134 <__aeabi_ddiv+0x5c8>
    40c0:	d06e      	beq.n	41a0 <__aeabi_ddiv+0x634>
    40c2:	0011      	movs	r1, r2
    40c4:	e73a      	b.n	3f3c <__aeabi_ddiv+0x3d0>
    40c6:	9302      	str	r3, [sp, #8]
    40c8:	e73a      	b.n	3f40 <__aeabi_ddiv+0x3d4>
    40ca:	2a1f      	cmp	r2, #31
    40cc:	dc3c      	bgt.n	4148 <__aeabi_ddiv+0x5dc>
    40ce:	2320      	movs	r3, #32
    40d0:	1a9b      	subs	r3, r3, r2
    40d2:	000c      	movs	r4, r1
    40d4:	4658      	mov	r0, fp
    40d6:	4099      	lsls	r1, r3
    40d8:	4098      	lsls	r0, r3
    40da:	1e4b      	subs	r3, r1, #1
    40dc:	4199      	sbcs	r1, r3
    40de:	465b      	mov	r3, fp
    40e0:	40d4      	lsrs	r4, r2
    40e2:	40d3      	lsrs	r3, r2
    40e4:	4320      	orrs	r0, r4
    40e6:	4308      	orrs	r0, r1
    40e8:	001a      	movs	r2, r3
    40ea:	0743      	lsls	r3, r0, #29
    40ec:	d009      	beq.n	4102 <__aeabi_ddiv+0x596>
    40ee:	230f      	movs	r3, #15
    40f0:	4003      	ands	r3, r0
    40f2:	2b04      	cmp	r3, #4
    40f4:	d005      	beq.n	4102 <__aeabi_ddiv+0x596>
    40f6:	0001      	movs	r1, r0
    40f8:	1d08      	adds	r0, r1, #4
    40fa:	4288      	cmp	r0, r1
    40fc:	419b      	sbcs	r3, r3
    40fe:	425b      	negs	r3, r3
    4100:	18d2      	adds	r2, r2, r3
    4102:	0213      	lsls	r3, r2, #8
    4104:	d53a      	bpl.n	417c <__aeabi_ddiv+0x610>
    4106:	2301      	movs	r3, #1
    4108:	9a02      	ldr	r2, [sp, #8]
    410a:	2401      	movs	r4, #1
    410c:	401a      	ands	r2, r3
    410e:	2300      	movs	r3, #0
    4110:	4694      	mov	ip, r2
    4112:	4698      	mov	r8, r3
    4114:	2200      	movs	r2, #0
    4116:	e5f7      	b.n	3d08 <__aeabi_ddiv+0x19c>
    4118:	2102      	movs	r1, #2
    411a:	4249      	negs	r1, r1
    411c:	468c      	mov	ip, r1
    411e:	9d03      	ldr	r5, [sp, #12]
    4120:	44e3      	add	fp, ip
    4122:	46ac      	mov	ip, r5
    4124:	44e2      	add	sl, ip
    4126:	45aa      	cmp	sl, r5
    4128:	41ad      	sbcs	r5, r5
    412a:	426d      	negs	r5, r5
    412c:	4445      	add	r5, r8
    412e:	18ed      	adds	r5, r5, r3
    4130:	1a2d      	subs	r5, r5, r0
    4132:	e696      	b.n	3e62 <__aeabi_ddiv+0x2f6>
    4134:	1e8a      	subs	r2, r1, #2
    4136:	9903      	ldr	r1, [sp, #12]
    4138:	004d      	lsls	r5, r1, #1
    413a:	428d      	cmp	r5, r1
    413c:	4189      	sbcs	r1, r1
    413e:	4249      	negs	r1, r1
    4140:	4441      	add	r1, r8
    4142:	1876      	adds	r6, r6, r1
    4144:	9503      	str	r5, [sp, #12]
    4146:	e78f      	b.n	4068 <__aeabi_ddiv+0x4fc>
    4148:	201f      	movs	r0, #31
    414a:	4240      	negs	r0, r0
    414c:	1ac3      	subs	r3, r0, r3
    414e:	4658      	mov	r0, fp
    4150:	40d8      	lsrs	r0, r3
    4152:	0003      	movs	r3, r0
    4154:	2a20      	cmp	r2, #32
    4156:	d028      	beq.n	41aa <__aeabi_ddiv+0x63e>
    4158:	2040      	movs	r0, #64	; 0x40
    415a:	465d      	mov	r5, fp
    415c:	1a82      	subs	r2, r0, r2
    415e:	4095      	lsls	r5, r2
    4160:	4329      	orrs	r1, r5
    4162:	1e4a      	subs	r2, r1, #1
    4164:	4191      	sbcs	r1, r2
    4166:	4319      	orrs	r1, r3
    4168:	2307      	movs	r3, #7
    416a:	2200      	movs	r2, #0
    416c:	400b      	ands	r3, r1
    416e:	d009      	beq.n	4184 <__aeabi_ddiv+0x618>
    4170:	230f      	movs	r3, #15
    4172:	2200      	movs	r2, #0
    4174:	400b      	ands	r3, r1
    4176:	0008      	movs	r0, r1
    4178:	2b04      	cmp	r3, #4
    417a:	d1bd      	bne.n	40f8 <__aeabi_ddiv+0x58c>
    417c:	0001      	movs	r1, r0
    417e:	0753      	lsls	r3, r2, #29
    4180:	0252      	lsls	r2, r2, #9
    4182:	0b12      	lsrs	r2, r2, #12
    4184:	08c9      	lsrs	r1, r1, #3
    4186:	4319      	orrs	r1, r3
    4188:	2301      	movs	r3, #1
    418a:	4688      	mov	r8, r1
    418c:	9902      	ldr	r1, [sp, #8]
    418e:	2400      	movs	r4, #0
    4190:	4019      	ands	r1, r3
    4192:	468c      	mov	ip, r1
    4194:	e5b8      	b.n	3d08 <__aeabi_ddiv+0x19c>
    4196:	4552      	cmp	r2, sl
    4198:	d8be      	bhi.n	4118 <__aeabi_ddiv+0x5ac>
    419a:	468b      	mov	fp, r1
    419c:	2500      	movs	r5, #0
    419e:	e660      	b.n	3e62 <__aeabi_ddiv+0x2f6>
    41a0:	9d03      	ldr	r5, [sp, #12]
    41a2:	429d      	cmp	r5, r3
    41a4:	d3c6      	bcc.n	4134 <__aeabi_ddiv+0x5c8>
    41a6:	0011      	movs	r1, r2
    41a8:	e762      	b.n	4070 <__aeabi_ddiv+0x504>
    41aa:	2500      	movs	r5, #0
    41ac:	e7d8      	b.n	4160 <__aeabi_ddiv+0x5f4>
    41ae:	2280      	movs	r2, #128	; 0x80
    41b0:	465b      	mov	r3, fp
    41b2:	0312      	lsls	r2, r2, #12
    41b4:	431a      	orrs	r2, r3
    41b6:	9b01      	ldr	r3, [sp, #4]
    41b8:	0312      	lsls	r2, r2, #12
    41ba:	0b12      	lsrs	r2, r2, #12
    41bc:	469c      	mov	ip, r3
    41be:	4688      	mov	r8, r1
    41c0:	4c03      	ldr	r4, [pc, #12]	; (41d0 <__aeabi_ddiv+0x664>)
    41c2:	e5a1      	b.n	3d08 <__aeabi_ddiv+0x19c>
    41c4:	000003ff 	.word	0x000003ff
    41c8:	feffffff 	.word	0xfeffffff
    41cc:	000007fe 	.word	0x000007fe
    41d0:	000007ff 	.word	0x000007ff

000041d4 <__aeabi_dmul>:
    41d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    41d6:	4657      	mov	r7, sl
    41d8:	4645      	mov	r5, r8
    41da:	46de      	mov	lr, fp
    41dc:	464e      	mov	r6, r9
    41de:	b5e0      	push	{r5, r6, r7, lr}
    41e0:	030c      	lsls	r4, r1, #12
    41e2:	4698      	mov	r8, r3
    41e4:	004e      	lsls	r6, r1, #1
    41e6:	0b23      	lsrs	r3, r4, #12
    41e8:	b087      	sub	sp, #28
    41ea:	0007      	movs	r7, r0
    41ec:	4692      	mov	sl, r2
    41ee:	469b      	mov	fp, r3
    41f0:	0d76      	lsrs	r6, r6, #21
    41f2:	0fcd      	lsrs	r5, r1, #31
    41f4:	2e00      	cmp	r6, #0
    41f6:	d06b      	beq.n	42d0 <__aeabi_dmul+0xfc>
    41f8:	4b6d      	ldr	r3, [pc, #436]	; (43b0 <__aeabi_dmul+0x1dc>)
    41fa:	429e      	cmp	r6, r3
    41fc:	d035      	beq.n	426a <__aeabi_dmul+0x96>
    41fe:	2480      	movs	r4, #128	; 0x80
    4200:	465b      	mov	r3, fp
    4202:	0f42      	lsrs	r2, r0, #29
    4204:	0424      	lsls	r4, r4, #16
    4206:	00db      	lsls	r3, r3, #3
    4208:	4314      	orrs	r4, r2
    420a:	431c      	orrs	r4, r3
    420c:	00c3      	lsls	r3, r0, #3
    420e:	4699      	mov	r9, r3
    4210:	4b68      	ldr	r3, [pc, #416]	; (43b4 <__aeabi_dmul+0x1e0>)
    4212:	46a3      	mov	fp, r4
    4214:	469c      	mov	ip, r3
    4216:	2300      	movs	r3, #0
    4218:	2700      	movs	r7, #0
    421a:	4466      	add	r6, ip
    421c:	9302      	str	r3, [sp, #8]
    421e:	4643      	mov	r3, r8
    4220:	031c      	lsls	r4, r3, #12
    4222:	005a      	lsls	r2, r3, #1
    4224:	0fdb      	lsrs	r3, r3, #31
    4226:	4650      	mov	r0, sl
    4228:	0b24      	lsrs	r4, r4, #12
    422a:	0d52      	lsrs	r2, r2, #21
    422c:	4698      	mov	r8, r3
    422e:	d100      	bne.n	4232 <__aeabi_dmul+0x5e>
    4230:	e076      	b.n	4320 <__aeabi_dmul+0x14c>
    4232:	4b5f      	ldr	r3, [pc, #380]	; (43b0 <__aeabi_dmul+0x1dc>)
    4234:	429a      	cmp	r2, r3
    4236:	d06d      	beq.n	4314 <__aeabi_dmul+0x140>
    4238:	2380      	movs	r3, #128	; 0x80
    423a:	0f41      	lsrs	r1, r0, #29
    423c:	041b      	lsls	r3, r3, #16
    423e:	430b      	orrs	r3, r1
    4240:	495c      	ldr	r1, [pc, #368]	; (43b4 <__aeabi_dmul+0x1e0>)
    4242:	00e4      	lsls	r4, r4, #3
    4244:	468c      	mov	ip, r1
    4246:	431c      	orrs	r4, r3
    4248:	00c3      	lsls	r3, r0, #3
    424a:	2000      	movs	r0, #0
    424c:	4462      	add	r2, ip
    424e:	4641      	mov	r1, r8
    4250:	18b6      	adds	r6, r6, r2
    4252:	4069      	eors	r1, r5
    4254:	1c72      	adds	r2, r6, #1
    4256:	9101      	str	r1, [sp, #4]
    4258:	4694      	mov	ip, r2
    425a:	4307      	orrs	r7, r0
    425c:	2f0f      	cmp	r7, #15
    425e:	d900      	bls.n	4262 <__aeabi_dmul+0x8e>
    4260:	e0b0      	b.n	43c4 <__aeabi_dmul+0x1f0>
    4262:	4a55      	ldr	r2, [pc, #340]	; (43b8 <__aeabi_dmul+0x1e4>)
    4264:	00bf      	lsls	r7, r7, #2
    4266:	59d2      	ldr	r2, [r2, r7]
    4268:	4697      	mov	pc, r2
    426a:	465b      	mov	r3, fp
    426c:	4303      	orrs	r3, r0
    426e:	4699      	mov	r9, r3
    4270:	d000      	beq.n	4274 <__aeabi_dmul+0xa0>
    4272:	e087      	b.n	4384 <__aeabi_dmul+0x1b0>
    4274:	2300      	movs	r3, #0
    4276:	469b      	mov	fp, r3
    4278:	3302      	adds	r3, #2
    427a:	2708      	movs	r7, #8
    427c:	9302      	str	r3, [sp, #8]
    427e:	e7ce      	b.n	421e <__aeabi_dmul+0x4a>
    4280:	4642      	mov	r2, r8
    4282:	9201      	str	r2, [sp, #4]
    4284:	2802      	cmp	r0, #2
    4286:	d067      	beq.n	4358 <__aeabi_dmul+0x184>
    4288:	2803      	cmp	r0, #3
    428a:	d100      	bne.n	428e <__aeabi_dmul+0xba>
    428c:	e20e      	b.n	46ac <__aeabi_dmul+0x4d8>
    428e:	2801      	cmp	r0, #1
    4290:	d000      	beq.n	4294 <__aeabi_dmul+0xc0>
    4292:	e162      	b.n	455a <__aeabi_dmul+0x386>
    4294:	2300      	movs	r3, #0
    4296:	2400      	movs	r4, #0
    4298:	2200      	movs	r2, #0
    429a:	4699      	mov	r9, r3
    429c:	9901      	ldr	r1, [sp, #4]
    429e:	4001      	ands	r1, r0
    42a0:	b2cd      	uxtb	r5, r1
    42a2:	2100      	movs	r1, #0
    42a4:	0312      	lsls	r2, r2, #12
    42a6:	0d0b      	lsrs	r3, r1, #20
    42a8:	0b12      	lsrs	r2, r2, #12
    42aa:	051b      	lsls	r3, r3, #20
    42ac:	4313      	orrs	r3, r2
    42ae:	4a43      	ldr	r2, [pc, #268]	; (43bc <__aeabi_dmul+0x1e8>)
    42b0:	0524      	lsls	r4, r4, #20
    42b2:	4013      	ands	r3, r2
    42b4:	431c      	orrs	r4, r3
    42b6:	0064      	lsls	r4, r4, #1
    42b8:	07ed      	lsls	r5, r5, #31
    42ba:	0864      	lsrs	r4, r4, #1
    42bc:	432c      	orrs	r4, r5
    42be:	4648      	mov	r0, r9
    42c0:	0021      	movs	r1, r4
    42c2:	b007      	add	sp, #28
    42c4:	bc3c      	pop	{r2, r3, r4, r5}
    42c6:	4690      	mov	r8, r2
    42c8:	4699      	mov	r9, r3
    42ca:	46a2      	mov	sl, r4
    42cc:	46ab      	mov	fp, r5
    42ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    42d0:	4303      	orrs	r3, r0
    42d2:	4699      	mov	r9, r3
    42d4:	d04f      	beq.n	4376 <__aeabi_dmul+0x1a2>
    42d6:	465b      	mov	r3, fp
    42d8:	2b00      	cmp	r3, #0
    42da:	d100      	bne.n	42de <__aeabi_dmul+0x10a>
    42dc:	e189      	b.n	45f2 <__aeabi_dmul+0x41e>
    42de:	4658      	mov	r0, fp
    42e0:	f000 fdd2 	bl	4e88 <__clzsi2>
    42e4:	0003      	movs	r3, r0
    42e6:	3b0b      	subs	r3, #11
    42e8:	2b1c      	cmp	r3, #28
    42ea:	dd00      	ble.n	42ee <__aeabi_dmul+0x11a>
    42ec:	e17a      	b.n	45e4 <__aeabi_dmul+0x410>
    42ee:	221d      	movs	r2, #29
    42f0:	1ad3      	subs	r3, r2, r3
    42f2:	003a      	movs	r2, r7
    42f4:	0001      	movs	r1, r0
    42f6:	465c      	mov	r4, fp
    42f8:	40da      	lsrs	r2, r3
    42fa:	3908      	subs	r1, #8
    42fc:	408c      	lsls	r4, r1
    42fe:	0013      	movs	r3, r2
    4300:	408f      	lsls	r7, r1
    4302:	4323      	orrs	r3, r4
    4304:	469b      	mov	fp, r3
    4306:	46b9      	mov	r9, r7
    4308:	2300      	movs	r3, #0
    430a:	4e2d      	ldr	r6, [pc, #180]	; (43c0 <__aeabi_dmul+0x1ec>)
    430c:	2700      	movs	r7, #0
    430e:	1a36      	subs	r6, r6, r0
    4310:	9302      	str	r3, [sp, #8]
    4312:	e784      	b.n	421e <__aeabi_dmul+0x4a>
    4314:	4653      	mov	r3, sl
    4316:	4323      	orrs	r3, r4
    4318:	d12a      	bne.n	4370 <__aeabi_dmul+0x19c>
    431a:	2400      	movs	r4, #0
    431c:	2002      	movs	r0, #2
    431e:	e796      	b.n	424e <__aeabi_dmul+0x7a>
    4320:	4653      	mov	r3, sl
    4322:	4323      	orrs	r3, r4
    4324:	d020      	beq.n	4368 <__aeabi_dmul+0x194>
    4326:	2c00      	cmp	r4, #0
    4328:	d100      	bne.n	432c <__aeabi_dmul+0x158>
    432a:	e157      	b.n	45dc <__aeabi_dmul+0x408>
    432c:	0020      	movs	r0, r4
    432e:	f000 fdab 	bl	4e88 <__clzsi2>
    4332:	0003      	movs	r3, r0
    4334:	3b0b      	subs	r3, #11
    4336:	2b1c      	cmp	r3, #28
    4338:	dd00      	ble.n	433c <__aeabi_dmul+0x168>
    433a:	e149      	b.n	45d0 <__aeabi_dmul+0x3fc>
    433c:	211d      	movs	r1, #29
    433e:	1acb      	subs	r3, r1, r3
    4340:	4651      	mov	r1, sl
    4342:	0002      	movs	r2, r0
    4344:	40d9      	lsrs	r1, r3
    4346:	4653      	mov	r3, sl
    4348:	3a08      	subs	r2, #8
    434a:	4094      	lsls	r4, r2
    434c:	4093      	lsls	r3, r2
    434e:	430c      	orrs	r4, r1
    4350:	4a1b      	ldr	r2, [pc, #108]	; (43c0 <__aeabi_dmul+0x1ec>)
    4352:	1a12      	subs	r2, r2, r0
    4354:	2000      	movs	r0, #0
    4356:	e77a      	b.n	424e <__aeabi_dmul+0x7a>
    4358:	2501      	movs	r5, #1
    435a:	9b01      	ldr	r3, [sp, #4]
    435c:	4c14      	ldr	r4, [pc, #80]	; (43b0 <__aeabi_dmul+0x1dc>)
    435e:	401d      	ands	r5, r3
    4360:	2300      	movs	r3, #0
    4362:	2200      	movs	r2, #0
    4364:	4699      	mov	r9, r3
    4366:	e79c      	b.n	42a2 <__aeabi_dmul+0xce>
    4368:	2400      	movs	r4, #0
    436a:	2200      	movs	r2, #0
    436c:	2001      	movs	r0, #1
    436e:	e76e      	b.n	424e <__aeabi_dmul+0x7a>
    4370:	4653      	mov	r3, sl
    4372:	2003      	movs	r0, #3
    4374:	e76b      	b.n	424e <__aeabi_dmul+0x7a>
    4376:	2300      	movs	r3, #0
    4378:	469b      	mov	fp, r3
    437a:	3301      	adds	r3, #1
    437c:	2704      	movs	r7, #4
    437e:	2600      	movs	r6, #0
    4380:	9302      	str	r3, [sp, #8]
    4382:	e74c      	b.n	421e <__aeabi_dmul+0x4a>
    4384:	2303      	movs	r3, #3
    4386:	4681      	mov	r9, r0
    4388:	270c      	movs	r7, #12
    438a:	9302      	str	r3, [sp, #8]
    438c:	e747      	b.n	421e <__aeabi_dmul+0x4a>
    438e:	2280      	movs	r2, #128	; 0x80
    4390:	2300      	movs	r3, #0
    4392:	2500      	movs	r5, #0
    4394:	0312      	lsls	r2, r2, #12
    4396:	4699      	mov	r9, r3
    4398:	4c05      	ldr	r4, [pc, #20]	; (43b0 <__aeabi_dmul+0x1dc>)
    439a:	e782      	b.n	42a2 <__aeabi_dmul+0xce>
    439c:	465c      	mov	r4, fp
    439e:	464b      	mov	r3, r9
    43a0:	9802      	ldr	r0, [sp, #8]
    43a2:	e76f      	b.n	4284 <__aeabi_dmul+0xb0>
    43a4:	465c      	mov	r4, fp
    43a6:	464b      	mov	r3, r9
    43a8:	9501      	str	r5, [sp, #4]
    43aa:	9802      	ldr	r0, [sp, #8]
    43ac:	e76a      	b.n	4284 <__aeabi_dmul+0xb0>
    43ae:	46c0      	nop			; (mov r8, r8)
    43b0:	000007ff 	.word	0x000007ff
    43b4:	fffffc01 	.word	0xfffffc01
    43b8:	00006a08 	.word	0x00006a08
    43bc:	800fffff 	.word	0x800fffff
    43c0:	fffffc0d 	.word	0xfffffc0d
    43c4:	464a      	mov	r2, r9
    43c6:	4649      	mov	r1, r9
    43c8:	0c17      	lsrs	r7, r2, #16
    43ca:	0c1a      	lsrs	r2, r3, #16
    43cc:	041b      	lsls	r3, r3, #16
    43ce:	0c1b      	lsrs	r3, r3, #16
    43d0:	0408      	lsls	r0, r1, #16
    43d2:	0019      	movs	r1, r3
    43d4:	0c00      	lsrs	r0, r0, #16
    43d6:	4341      	muls	r1, r0
    43d8:	0015      	movs	r5, r2
    43da:	4688      	mov	r8, r1
    43dc:	0019      	movs	r1, r3
    43de:	437d      	muls	r5, r7
    43e0:	4379      	muls	r1, r7
    43e2:	9503      	str	r5, [sp, #12]
    43e4:	4689      	mov	r9, r1
    43e6:	0029      	movs	r1, r5
    43e8:	0015      	movs	r5, r2
    43ea:	4345      	muls	r5, r0
    43ec:	444d      	add	r5, r9
    43ee:	9502      	str	r5, [sp, #8]
    43f0:	4645      	mov	r5, r8
    43f2:	0c2d      	lsrs	r5, r5, #16
    43f4:	46aa      	mov	sl, r5
    43f6:	9d02      	ldr	r5, [sp, #8]
    43f8:	4455      	add	r5, sl
    43fa:	45a9      	cmp	r9, r5
    43fc:	d906      	bls.n	440c <__aeabi_dmul+0x238>
    43fe:	468a      	mov	sl, r1
    4400:	2180      	movs	r1, #128	; 0x80
    4402:	0249      	lsls	r1, r1, #9
    4404:	4689      	mov	r9, r1
    4406:	44ca      	add	sl, r9
    4408:	4651      	mov	r1, sl
    440a:	9103      	str	r1, [sp, #12]
    440c:	0c29      	lsrs	r1, r5, #16
    440e:	9104      	str	r1, [sp, #16]
    4410:	4641      	mov	r1, r8
    4412:	0409      	lsls	r1, r1, #16
    4414:	042d      	lsls	r5, r5, #16
    4416:	0c09      	lsrs	r1, r1, #16
    4418:	4688      	mov	r8, r1
    441a:	0029      	movs	r1, r5
    441c:	0c25      	lsrs	r5, r4, #16
    441e:	0424      	lsls	r4, r4, #16
    4420:	4441      	add	r1, r8
    4422:	0c24      	lsrs	r4, r4, #16
    4424:	9105      	str	r1, [sp, #20]
    4426:	0021      	movs	r1, r4
    4428:	4341      	muls	r1, r0
    442a:	4688      	mov	r8, r1
    442c:	0021      	movs	r1, r4
    442e:	4379      	muls	r1, r7
    4430:	468a      	mov	sl, r1
    4432:	4368      	muls	r0, r5
    4434:	4641      	mov	r1, r8
    4436:	4450      	add	r0, sl
    4438:	4681      	mov	r9, r0
    443a:	0c08      	lsrs	r0, r1, #16
    443c:	4448      	add	r0, r9
    443e:	436f      	muls	r7, r5
    4440:	4582      	cmp	sl, r0
    4442:	d903      	bls.n	444c <__aeabi_dmul+0x278>
    4444:	2180      	movs	r1, #128	; 0x80
    4446:	0249      	lsls	r1, r1, #9
    4448:	4689      	mov	r9, r1
    444a:	444f      	add	r7, r9
    444c:	0c01      	lsrs	r1, r0, #16
    444e:	4689      	mov	r9, r1
    4450:	0039      	movs	r1, r7
    4452:	4449      	add	r1, r9
    4454:	9102      	str	r1, [sp, #8]
    4456:	4641      	mov	r1, r8
    4458:	040f      	lsls	r7, r1, #16
    445a:	9904      	ldr	r1, [sp, #16]
    445c:	0c3f      	lsrs	r7, r7, #16
    445e:	4688      	mov	r8, r1
    4460:	0400      	lsls	r0, r0, #16
    4462:	19c0      	adds	r0, r0, r7
    4464:	4480      	add	r8, r0
    4466:	4641      	mov	r1, r8
    4468:	9104      	str	r1, [sp, #16]
    446a:	4659      	mov	r1, fp
    446c:	0c0f      	lsrs	r7, r1, #16
    446e:	0409      	lsls	r1, r1, #16
    4470:	0c09      	lsrs	r1, r1, #16
    4472:	4688      	mov	r8, r1
    4474:	4359      	muls	r1, r3
    4476:	468a      	mov	sl, r1
    4478:	0039      	movs	r1, r7
    447a:	4351      	muls	r1, r2
    447c:	4689      	mov	r9, r1
    447e:	4641      	mov	r1, r8
    4480:	434a      	muls	r2, r1
    4482:	4651      	mov	r1, sl
    4484:	0c09      	lsrs	r1, r1, #16
    4486:	468b      	mov	fp, r1
    4488:	437b      	muls	r3, r7
    448a:	18d2      	adds	r2, r2, r3
    448c:	445a      	add	r2, fp
    448e:	4293      	cmp	r3, r2
    4490:	d903      	bls.n	449a <__aeabi_dmul+0x2c6>
    4492:	2380      	movs	r3, #128	; 0x80
    4494:	025b      	lsls	r3, r3, #9
    4496:	469b      	mov	fp, r3
    4498:	44d9      	add	r9, fp
    449a:	4651      	mov	r1, sl
    449c:	0409      	lsls	r1, r1, #16
    449e:	0c09      	lsrs	r1, r1, #16
    44a0:	468a      	mov	sl, r1
    44a2:	4641      	mov	r1, r8
    44a4:	4361      	muls	r1, r4
    44a6:	437c      	muls	r4, r7
    44a8:	0c13      	lsrs	r3, r2, #16
    44aa:	0412      	lsls	r2, r2, #16
    44ac:	444b      	add	r3, r9
    44ae:	4452      	add	r2, sl
    44b0:	46a1      	mov	r9, r4
    44b2:	468a      	mov	sl, r1
    44b4:	003c      	movs	r4, r7
    44b6:	4641      	mov	r1, r8
    44b8:	436c      	muls	r4, r5
    44ba:	434d      	muls	r5, r1
    44bc:	4651      	mov	r1, sl
    44be:	444d      	add	r5, r9
    44c0:	0c0f      	lsrs	r7, r1, #16
    44c2:	197d      	adds	r5, r7, r5
    44c4:	45a9      	cmp	r9, r5
    44c6:	d903      	bls.n	44d0 <__aeabi_dmul+0x2fc>
    44c8:	2180      	movs	r1, #128	; 0x80
    44ca:	0249      	lsls	r1, r1, #9
    44cc:	4688      	mov	r8, r1
    44ce:	4444      	add	r4, r8
    44d0:	9f04      	ldr	r7, [sp, #16]
    44d2:	9903      	ldr	r1, [sp, #12]
    44d4:	46b8      	mov	r8, r7
    44d6:	4441      	add	r1, r8
    44d8:	468b      	mov	fp, r1
    44da:	4583      	cmp	fp, r0
    44dc:	4180      	sbcs	r0, r0
    44de:	4241      	negs	r1, r0
    44e0:	4688      	mov	r8, r1
    44e2:	4651      	mov	r1, sl
    44e4:	0408      	lsls	r0, r1, #16
    44e6:	042f      	lsls	r7, r5, #16
    44e8:	0c00      	lsrs	r0, r0, #16
    44ea:	183f      	adds	r7, r7, r0
    44ec:	4658      	mov	r0, fp
    44ee:	9902      	ldr	r1, [sp, #8]
    44f0:	1810      	adds	r0, r2, r0
    44f2:	4689      	mov	r9, r1
    44f4:	4290      	cmp	r0, r2
    44f6:	4192      	sbcs	r2, r2
    44f8:	444f      	add	r7, r9
    44fa:	46ba      	mov	sl, r7
    44fc:	4252      	negs	r2, r2
    44fe:	4699      	mov	r9, r3
    4500:	4693      	mov	fp, r2
    4502:	44c2      	add	sl, r8
    4504:	44d1      	add	r9, sl
    4506:	44cb      	add	fp, r9
    4508:	428f      	cmp	r7, r1
    450a:	41bf      	sbcs	r7, r7
    450c:	45c2      	cmp	sl, r8
    450e:	4189      	sbcs	r1, r1
    4510:	4599      	cmp	r9, r3
    4512:	419b      	sbcs	r3, r3
    4514:	4593      	cmp	fp, r2
    4516:	4192      	sbcs	r2, r2
    4518:	427f      	negs	r7, r7
    451a:	4249      	negs	r1, r1
    451c:	0c2d      	lsrs	r5, r5, #16
    451e:	4252      	negs	r2, r2
    4520:	430f      	orrs	r7, r1
    4522:	425b      	negs	r3, r3
    4524:	4313      	orrs	r3, r2
    4526:	197f      	adds	r7, r7, r5
    4528:	18ff      	adds	r7, r7, r3
    452a:	465b      	mov	r3, fp
    452c:	193c      	adds	r4, r7, r4
    452e:	0ddb      	lsrs	r3, r3, #23
    4530:	9a05      	ldr	r2, [sp, #20]
    4532:	0264      	lsls	r4, r4, #9
    4534:	431c      	orrs	r4, r3
    4536:	0243      	lsls	r3, r0, #9
    4538:	4313      	orrs	r3, r2
    453a:	1e5d      	subs	r5, r3, #1
    453c:	41ab      	sbcs	r3, r5
    453e:	465a      	mov	r2, fp
    4540:	0dc0      	lsrs	r0, r0, #23
    4542:	4303      	orrs	r3, r0
    4544:	0252      	lsls	r2, r2, #9
    4546:	4313      	orrs	r3, r2
    4548:	01e2      	lsls	r2, r4, #7
    454a:	d556      	bpl.n	45fa <__aeabi_dmul+0x426>
    454c:	2001      	movs	r0, #1
    454e:	085a      	lsrs	r2, r3, #1
    4550:	4003      	ands	r3, r0
    4552:	4313      	orrs	r3, r2
    4554:	07e2      	lsls	r2, r4, #31
    4556:	4313      	orrs	r3, r2
    4558:	0864      	lsrs	r4, r4, #1
    455a:	485a      	ldr	r0, [pc, #360]	; (46c4 <__aeabi_dmul+0x4f0>)
    455c:	4460      	add	r0, ip
    455e:	2800      	cmp	r0, #0
    4560:	dd4d      	ble.n	45fe <__aeabi_dmul+0x42a>
    4562:	075a      	lsls	r2, r3, #29
    4564:	d009      	beq.n	457a <__aeabi_dmul+0x3a6>
    4566:	220f      	movs	r2, #15
    4568:	401a      	ands	r2, r3
    456a:	2a04      	cmp	r2, #4
    456c:	d005      	beq.n	457a <__aeabi_dmul+0x3a6>
    456e:	1d1a      	adds	r2, r3, #4
    4570:	429a      	cmp	r2, r3
    4572:	419b      	sbcs	r3, r3
    4574:	425b      	negs	r3, r3
    4576:	18e4      	adds	r4, r4, r3
    4578:	0013      	movs	r3, r2
    457a:	01e2      	lsls	r2, r4, #7
    457c:	d504      	bpl.n	4588 <__aeabi_dmul+0x3b4>
    457e:	2080      	movs	r0, #128	; 0x80
    4580:	4a51      	ldr	r2, [pc, #324]	; (46c8 <__aeabi_dmul+0x4f4>)
    4582:	00c0      	lsls	r0, r0, #3
    4584:	4014      	ands	r4, r2
    4586:	4460      	add	r0, ip
    4588:	4a50      	ldr	r2, [pc, #320]	; (46cc <__aeabi_dmul+0x4f8>)
    458a:	4290      	cmp	r0, r2
    458c:	dd00      	ble.n	4590 <__aeabi_dmul+0x3bc>
    458e:	e6e3      	b.n	4358 <__aeabi_dmul+0x184>
    4590:	2501      	movs	r5, #1
    4592:	08db      	lsrs	r3, r3, #3
    4594:	0762      	lsls	r2, r4, #29
    4596:	431a      	orrs	r2, r3
    4598:	0264      	lsls	r4, r4, #9
    459a:	9b01      	ldr	r3, [sp, #4]
    459c:	4691      	mov	r9, r2
    459e:	0b22      	lsrs	r2, r4, #12
    45a0:	0544      	lsls	r4, r0, #21
    45a2:	0d64      	lsrs	r4, r4, #21
    45a4:	401d      	ands	r5, r3
    45a6:	e67c      	b.n	42a2 <__aeabi_dmul+0xce>
    45a8:	2280      	movs	r2, #128	; 0x80
    45aa:	4659      	mov	r1, fp
    45ac:	0312      	lsls	r2, r2, #12
    45ae:	4211      	tst	r1, r2
    45b0:	d008      	beq.n	45c4 <__aeabi_dmul+0x3f0>
    45b2:	4214      	tst	r4, r2
    45b4:	d106      	bne.n	45c4 <__aeabi_dmul+0x3f0>
    45b6:	4322      	orrs	r2, r4
    45b8:	0312      	lsls	r2, r2, #12
    45ba:	0b12      	lsrs	r2, r2, #12
    45bc:	4645      	mov	r5, r8
    45be:	4699      	mov	r9, r3
    45c0:	4c43      	ldr	r4, [pc, #268]	; (46d0 <__aeabi_dmul+0x4fc>)
    45c2:	e66e      	b.n	42a2 <__aeabi_dmul+0xce>
    45c4:	465b      	mov	r3, fp
    45c6:	431a      	orrs	r2, r3
    45c8:	0312      	lsls	r2, r2, #12
    45ca:	0b12      	lsrs	r2, r2, #12
    45cc:	4c40      	ldr	r4, [pc, #256]	; (46d0 <__aeabi_dmul+0x4fc>)
    45ce:	e668      	b.n	42a2 <__aeabi_dmul+0xce>
    45d0:	0003      	movs	r3, r0
    45d2:	4654      	mov	r4, sl
    45d4:	3b28      	subs	r3, #40	; 0x28
    45d6:	409c      	lsls	r4, r3
    45d8:	2300      	movs	r3, #0
    45da:	e6b9      	b.n	4350 <__aeabi_dmul+0x17c>
    45dc:	f000 fc54 	bl	4e88 <__clzsi2>
    45e0:	3020      	adds	r0, #32
    45e2:	e6a6      	b.n	4332 <__aeabi_dmul+0x15e>
    45e4:	0003      	movs	r3, r0
    45e6:	3b28      	subs	r3, #40	; 0x28
    45e8:	409f      	lsls	r7, r3
    45ea:	2300      	movs	r3, #0
    45ec:	46bb      	mov	fp, r7
    45ee:	4699      	mov	r9, r3
    45f0:	e68a      	b.n	4308 <__aeabi_dmul+0x134>
    45f2:	f000 fc49 	bl	4e88 <__clzsi2>
    45f6:	3020      	adds	r0, #32
    45f8:	e674      	b.n	42e4 <__aeabi_dmul+0x110>
    45fa:	46b4      	mov	ip, r6
    45fc:	e7ad      	b.n	455a <__aeabi_dmul+0x386>
    45fe:	2501      	movs	r5, #1
    4600:	1a2a      	subs	r2, r5, r0
    4602:	2a38      	cmp	r2, #56	; 0x38
    4604:	dd06      	ble.n	4614 <__aeabi_dmul+0x440>
    4606:	9b01      	ldr	r3, [sp, #4]
    4608:	2400      	movs	r4, #0
    460a:	401d      	ands	r5, r3
    460c:	2300      	movs	r3, #0
    460e:	2200      	movs	r2, #0
    4610:	4699      	mov	r9, r3
    4612:	e646      	b.n	42a2 <__aeabi_dmul+0xce>
    4614:	2a1f      	cmp	r2, #31
    4616:	dc21      	bgt.n	465c <__aeabi_dmul+0x488>
    4618:	2520      	movs	r5, #32
    461a:	0020      	movs	r0, r4
    461c:	1aad      	subs	r5, r5, r2
    461e:	001e      	movs	r6, r3
    4620:	40ab      	lsls	r3, r5
    4622:	40a8      	lsls	r0, r5
    4624:	40d6      	lsrs	r6, r2
    4626:	1e5d      	subs	r5, r3, #1
    4628:	41ab      	sbcs	r3, r5
    462a:	4330      	orrs	r0, r6
    462c:	4318      	orrs	r0, r3
    462e:	40d4      	lsrs	r4, r2
    4630:	0743      	lsls	r3, r0, #29
    4632:	d009      	beq.n	4648 <__aeabi_dmul+0x474>
    4634:	230f      	movs	r3, #15
    4636:	4003      	ands	r3, r0
    4638:	2b04      	cmp	r3, #4
    463a:	d005      	beq.n	4648 <__aeabi_dmul+0x474>
    463c:	0003      	movs	r3, r0
    463e:	1d18      	adds	r0, r3, #4
    4640:	4298      	cmp	r0, r3
    4642:	419b      	sbcs	r3, r3
    4644:	425b      	negs	r3, r3
    4646:	18e4      	adds	r4, r4, r3
    4648:	0223      	lsls	r3, r4, #8
    464a:	d521      	bpl.n	4690 <__aeabi_dmul+0x4bc>
    464c:	2501      	movs	r5, #1
    464e:	9b01      	ldr	r3, [sp, #4]
    4650:	2401      	movs	r4, #1
    4652:	401d      	ands	r5, r3
    4654:	2300      	movs	r3, #0
    4656:	2200      	movs	r2, #0
    4658:	4699      	mov	r9, r3
    465a:	e622      	b.n	42a2 <__aeabi_dmul+0xce>
    465c:	251f      	movs	r5, #31
    465e:	0021      	movs	r1, r4
    4660:	426d      	negs	r5, r5
    4662:	1a28      	subs	r0, r5, r0
    4664:	40c1      	lsrs	r1, r0
    4666:	0008      	movs	r0, r1
    4668:	2a20      	cmp	r2, #32
    466a:	d01d      	beq.n	46a8 <__aeabi_dmul+0x4d4>
    466c:	355f      	adds	r5, #95	; 0x5f
    466e:	1aaa      	subs	r2, r5, r2
    4670:	4094      	lsls	r4, r2
    4672:	4323      	orrs	r3, r4
    4674:	1e5c      	subs	r4, r3, #1
    4676:	41a3      	sbcs	r3, r4
    4678:	2507      	movs	r5, #7
    467a:	4303      	orrs	r3, r0
    467c:	401d      	ands	r5, r3
    467e:	2200      	movs	r2, #0
    4680:	2d00      	cmp	r5, #0
    4682:	d009      	beq.n	4698 <__aeabi_dmul+0x4c4>
    4684:	220f      	movs	r2, #15
    4686:	2400      	movs	r4, #0
    4688:	401a      	ands	r2, r3
    468a:	0018      	movs	r0, r3
    468c:	2a04      	cmp	r2, #4
    468e:	d1d6      	bne.n	463e <__aeabi_dmul+0x46a>
    4690:	0003      	movs	r3, r0
    4692:	0765      	lsls	r5, r4, #29
    4694:	0264      	lsls	r4, r4, #9
    4696:	0b22      	lsrs	r2, r4, #12
    4698:	08db      	lsrs	r3, r3, #3
    469a:	432b      	orrs	r3, r5
    469c:	2501      	movs	r5, #1
    469e:	4699      	mov	r9, r3
    46a0:	9b01      	ldr	r3, [sp, #4]
    46a2:	2400      	movs	r4, #0
    46a4:	401d      	ands	r5, r3
    46a6:	e5fc      	b.n	42a2 <__aeabi_dmul+0xce>
    46a8:	2400      	movs	r4, #0
    46aa:	e7e2      	b.n	4672 <__aeabi_dmul+0x49e>
    46ac:	2280      	movs	r2, #128	; 0x80
    46ae:	2501      	movs	r5, #1
    46b0:	0312      	lsls	r2, r2, #12
    46b2:	4322      	orrs	r2, r4
    46b4:	9901      	ldr	r1, [sp, #4]
    46b6:	0312      	lsls	r2, r2, #12
    46b8:	0b12      	lsrs	r2, r2, #12
    46ba:	400d      	ands	r5, r1
    46bc:	4699      	mov	r9, r3
    46be:	4c04      	ldr	r4, [pc, #16]	; (46d0 <__aeabi_dmul+0x4fc>)
    46c0:	e5ef      	b.n	42a2 <__aeabi_dmul+0xce>
    46c2:	46c0      	nop			; (mov r8, r8)
    46c4:	000003ff 	.word	0x000003ff
    46c8:	feffffff 	.word	0xfeffffff
    46cc:	000007fe 	.word	0x000007fe
    46d0:	000007ff 	.word	0x000007ff

000046d4 <__aeabi_dsub>:
    46d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    46d6:	4646      	mov	r6, r8
    46d8:	46d6      	mov	lr, sl
    46da:	464f      	mov	r7, r9
    46dc:	030c      	lsls	r4, r1, #12
    46de:	b5c0      	push	{r6, r7, lr}
    46e0:	0fcd      	lsrs	r5, r1, #31
    46e2:	004e      	lsls	r6, r1, #1
    46e4:	0a61      	lsrs	r1, r4, #9
    46e6:	0f44      	lsrs	r4, r0, #29
    46e8:	430c      	orrs	r4, r1
    46ea:	00c1      	lsls	r1, r0, #3
    46ec:	0058      	lsls	r0, r3, #1
    46ee:	0d40      	lsrs	r0, r0, #21
    46f0:	4684      	mov	ip, r0
    46f2:	468a      	mov	sl, r1
    46f4:	000f      	movs	r7, r1
    46f6:	0319      	lsls	r1, r3, #12
    46f8:	0f50      	lsrs	r0, r2, #29
    46fa:	0a49      	lsrs	r1, r1, #9
    46fc:	4301      	orrs	r1, r0
    46fe:	48c6      	ldr	r0, [pc, #792]	; (4a18 <__aeabi_dsub+0x344>)
    4700:	0d76      	lsrs	r6, r6, #21
    4702:	46a8      	mov	r8, r5
    4704:	0fdb      	lsrs	r3, r3, #31
    4706:	00d2      	lsls	r2, r2, #3
    4708:	4584      	cmp	ip, r0
    470a:	d100      	bne.n	470e <__aeabi_dsub+0x3a>
    470c:	e0d8      	b.n	48c0 <__aeabi_dsub+0x1ec>
    470e:	2001      	movs	r0, #1
    4710:	4043      	eors	r3, r0
    4712:	42ab      	cmp	r3, r5
    4714:	d100      	bne.n	4718 <__aeabi_dsub+0x44>
    4716:	e0a6      	b.n	4866 <__aeabi_dsub+0x192>
    4718:	4660      	mov	r0, ip
    471a:	1a35      	subs	r5, r6, r0
    471c:	2d00      	cmp	r5, #0
    471e:	dc00      	bgt.n	4722 <__aeabi_dsub+0x4e>
    4720:	e105      	b.n	492e <__aeabi_dsub+0x25a>
    4722:	2800      	cmp	r0, #0
    4724:	d110      	bne.n	4748 <__aeabi_dsub+0x74>
    4726:	000b      	movs	r3, r1
    4728:	4313      	orrs	r3, r2
    472a:	d100      	bne.n	472e <__aeabi_dsub+0x5a>
    472c:	e0d7      	b.n	48de <__aeabi_dsub+0x20a>
    472e:	1e6b      	subs	r3, r5, #1
    4730:	2b00      	cmp	r3, #0
    4732:	d000      	beq.n	4736 <__aeabi_dsub+0x62>
    4734:	e14b      	b.n	49ce <__aeabi_dsub+0x2fa>
    4736:	4653      	mov	r3, sl
    4738:	1a9f      	subs	r7, r3, r2
    473a:	45ba      	cmp	sl, r7
    473c:	4180      	sbcs	r0, r0
    473e:	1a64      	subs	r4, r4, r1
    4740:	4240      	negs	r0, r0
    4742:	1a24      	subs	r4, r4, r0
    4744:	2601      	movs	r6, #1
    4746:	e01e      	b.n	4786 <__aeabi_dsub+0xb2>
    4748:	4bb3      	ldr	r3, [pc, #716]	; (4a18 <__aeabi_dsub+0x344>)
    474a:	429e      	cmp	r6, r3
    474c:	d048      	beq.n	47e0 <__aeabi_dsub+0x10c>
    474e:	2380      	movs	r3, #128	; 0x80
    4750:	041b      	lsls	r3, r3, #16
    4752:	4319      	orrs	r1, r3
    4754:	2d38      	cmp	r5, #56	; 0x38
    4756:	dd00      	ble.n	475a <__aeabi_dsub+0x86>
    4758:	e119      	b.n	498e <__aeabi_dsub+0x2ba>
    475a:	2d1f      	cmp	r5, #31
    475c:	dd00      	ble.n	4760 <__aeabi_dsub+0x8c>
    475e:	e14c      	b.n	49fa <__aeabi_dsub+0x326>
    4760:	2320      	movs	r3, #32
    4762:	000f      	movs	r7, r1
    4764:	1b5b      	subs	r3, r3, r5
    4766:	0010      	movs	r0, r2
    4768:	409a      	lsls	r2, r3
    476a:	409f      	lsls	r7, r3
    476c:	40e8      	lsrs	r0, r5
    476e:	1e53      	subs	r3, r2, #1
    4770:	419a      	sbcs	r2, r3
    4772:	40e9      	lsrs	r1, r5
    4774:	4307      	orrs	r7, r0
    4776:	4317      	orrs	r7, r2
    4778:	4653      	mov	r3, sl
    477a:	1bdf      	subs	r7, r3, r7
    477c:	1a61      	subs	r1, r4, r1
    477e:	45ba      	cmp	sl, r7
    4780:	41a4      	sbcs	r4, r4
    4782:	4264      	negs	r4, r4
    4784:	1b0c      	subs	r4, r1, r4
    4786:	0223      	lsls	r3, r4, #8
    4788:	d400      	bmi.n	478c <__aeabi_dsub+0xb8>
    478a:	e0c5      	b.n	4918 <__aeabi_dsub+0x244>
    478c:	0264      	lsls	r4, r4, #9
    478e:	0a65      	lsrs	r5, r4, #9
    4790:	2d00      	cmp	r5, #0
    4792:	d100      	bne.n	4796 <__aeabi_dsub+0xc2>
    4794:	e0f6      	b.n	4984 <__aeabi_dsub+0x2b0>
    4796:	0028      	movs	r0, r5
    4798:	f000 fb76 	bl	4e88 <__clzsi2>
    479c:	0003      	movs	r3, r0
    479e:	3b08      	subs	r3, #8
    47a0:	2b1f      	cmp	r3, #31
    47a2:	dd00      	ble.n	47a6 <__aeabi_dsub+0xd2>
    47a4:	e0e9      	b.n	497a <__aeabi_dsub+0x2a6>
    47a6:	2220      	movs	r2, #32
    47a8:	003c      	movs	r4, r7
    47aa:	1ad2      	subs	r2, r2, r3
    47ac:	409d      	lsls	r5, r3
    47ae:	40d4      	lsrs	r4, r2
    47b0:	409f      	lsls	r7, r3
    47b2:	4325      	orrs	r5, r4
    47b4:	429e      	cmp	r6, r3
    47b6:	dd00      	ble.n	47ba <__aeabi_dsub+0xe6>
    47b8:	e0db      	b.n	4972 <__aeabi_dsub+0x29e>
    47ba:	1b9e      	subs	r6, r3, r6
    47bc:	1c73      	adds	r3, r6, #1
    47be:	2b1f      	cmp	r3, #31
    47c0:	dd00      	ble.n	47c4 <__aeabi_dsub+0xf0>
    47c2:	e10a      	b.n	49da <__aeabi_dsub+0x306>
    47c4:	2220      	movs	r2, #32
    47c6:	0038      	movs	r0, r7
    47c8:	1ad2      	subs	r2, r2, r3
    47ca:	0029      	movs	r1, r5
    47cc:	4097      	lsls	r7, r2
    47ce:	002c      	movs	r4, r5
    47d0:	4091      	lsls	r1, r2
    47d2:	40d8      	lsrs	r0, r3
    47d4:	1e7a      	subs	r2, r7, #1
    47d6:	4197      	sbcs	r7, r2
    47d8:	40dc      	lsrs	r4, r3
    47da:	2600      	movs	r6, #0
    47dc:	4301      	orrs	r1, r0
    47de:	430f      	orrs	r7, r1
    47e0:	077b      	lsls	r3, r7, #29
    47e2:	d009      	beq.n	47f8 <__aeabi_dsub+0x124>
    47e4:	230f      	movs	r3, #15
    47e6:	403b      	ands	r3, r7
    47e8:	2b04      	cmp	r3, #4
    47ea:	d005      	beq.n	47f8 <__aeabi_dsub+0x124>
    47ec:	1d3b      	adds	r3, r7, #4
    47ee:	42bb      	cmp	r3, r7
    47f0:	41bf      	sbcs	r7, r7
    47f2:	427f      	negs	r7, r7
    47f4:	19e4      	adds	r4, r4, r7
    47f6:	001f      	movs	r7, r3
    47f8:	0223      	lsls	r3, r4, #8
    47fa:	d525      	bpl.n	4848 <__aeabi_dsub+0x174>
    47fc:	4b86      	ldr	r3, [pc, #536]	; (4a18 <__aeabi_dsub+0x344>)
    47fe:	3601      	adds	r6, #1
    4800:	429e      	cmp	r6, r3
    4802:	d100      	bne.n	4806 <__aeabi_dsub+0x132>
    4804:	e0af      	b.n	4966 <__aeabi_dsub+0x292>
    4806:	4b85      	ldr	r3, [pc, #532]	; (4a1c <__aeabi_dsub+0x348>)
    4808:	2501      	movs	r5, #1
    480a:	401c      	ands	r4, r3
    480c:	4643      	mov	r3, r8
    480e:	0762      	lsls	r2, r4, #29
    4810:	08ff      	lsrs	r7, r7, #3
    4812:	0264      	lsls	r4, r4, #9
    4814:	0576      	lsls	r6, r6, #21
    4816:	4317      	orrs	r7, r2
    4818:	0b24      	lsrs	r4, r4, #12
    481a:	0d76      	lsrs	r6, r6, #21
    481c:	401d      	ands	r5, r3
    481e:	2100      	movs	r1, #0
    4820:	0324      	lsls	r4, r4, #12
    4822:	0b23      	lsrs	r3, r4, #12
    4824:	0d0c      	lsrs	r4, r1, #20
    4826:	4a7e      	ldr	r2, [pc, #504]	; (4a20 <__aeabi_dsub+0x34c>)
    4828:	0524      	lsls	r4, r4, #20
    482a:	431c      	orrs	r4, r3
    482c:	4014      	ands	r4, r2
    482e:	0533      	lsls	r3, r6, #20
    4830:	4323      	orrs	r3, r4
    4832:	005b      	lsls	r3, r3, #1
    4834:	07ed      	lsls	r5, r5, #31
    4836:	085b      	lsrs	r3, r3, #1
    4838:	432b      	orrs	r3, r5
    483a:	0038      	movs	r0, r7
    483c:	0019      	movs	r1, r3
    483e:	bc1c      	pop	{r2, r3, r4}
    4840:	4690      	mov	r8, r2
    4842:	4699      	mov	r9, r3
    4844:	46a2      	mov	sl, r4
    4846:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4848:	2501      	movs	r5, #1
    484a:	4643      	mov	r3, r8
    484c:	0762      	lsls	r2, r4, #29
    484e:	08ff      	lsrs	r7, r7, #3
    4850:	4317      	orrs	r7, r2
    4852:	08e4      	lsrs	r4, r4, #3
    4854:	401d      	ands	r5, r3
    4856:	4b70      	ldr	r3, [pc, #448]	; (4a18 <__aeabi_dsub+0x344>)
    4858:	429e      	cmp	r6, r3
    485a:	d036      	beq.n	48ca <__aeabi_dsub+0x1f6>
    485c:	0324      	lsls	r4, r4, #12
    485e:	0576      	lsls	r6, r6, #21
    4860:	0b24      	lsrs	r4, r4, #12
    4862:	0d76      	lsrs	r6, r6, #21
    4864:	e7db      	b.n	481e <__aeabi_dsub+0x14a>
    4866:	4663      	mov	r3, ip
    4868:	1af3      	subs	r3, r6, r3
    486a:	2b00      	cmp	r3, #0
    486c:	dc00      	bgt.n	4870 <__aeabi_dsub+0x19c>
    486e:	e094      	b.n	499a <__aeabi_dsub+0x2c6>
    4870:	4660      	mov	r0, ip
    4872:	2800      	cmp	r0, #0
    4874:	d035      	beq.n	48e2 <__aeabi_dsub+0x20e>
    4876:	4868      	ldr	r0, [pc, #416]	; (4a18 <__aeabi_dsub+0x344>)
    4878:	4286      	cmp	r6, r0
    487a:	d0b1      	beq.n	47e0 <__aeabi_dsub+0x10c>
    487c:	2780      	movs	r7, #128	; 0x80
    487e:	043f      	lsls	r7, r7, #16
    4880:	4339      	orrs	r1, r7
    4882:	2b38      	cmp	r3, #56	; 0x38
    4884:	dc00      	bgt.n	4888 <__aeabi_dsub+0x1b4>
    4886:	e0fd      	b.n	4a84 <__aeabi_dsub+0x3b0>
    4888:	430a      	orrs	r2, r1
    488a:	0017      	movs	r7, r2
    488c:	2100      	movs	r1, #0
    488e:	1e7a      	subs	r2, r7, #1
    4890:	4197      	sbcs	r7, r2
    4892:	4457      	add	r7, sl
    4894:	4557      	cmp	r7, sl
    4896:	4180      	sbcs	r0, r0
    4898:	1909      	adds	r1, r1, r4
    489a:	4244      	negs	r4, r0
    489c:	190c      	adds	r4, r1, r4
    489e:	0223      	lsls	r3, r4, #8
    48a0:	d53a      	bpl.n	4918 <__aeabi_dsub+0x244>
    48a2:	4b5d      	ldr	r3, [pc, #372]	; (4a18 <__aeabi_dsub+0x344>)
    48a4:	3601      	adds	r6, #1
    48a6:	429e      	cmp	r6, r3
    48a8:	d100      	bne.n	48ac <__aeabi_dsub+0x1d8>
    48aa:	e14b      	b.n	4b44 <__aeabi_dsub+0x470>
    48ac:	2201      	movs	r2, #1
    48ae:	4b5b      	ldr	r3, [pc, #364]	; (4a1c <__aeabi_dsub+0x348>)
    48b0:	401c      	ands	r4, r3
    48b2:	087b      	lsrs	r3, r7, #1
    48b4:	4017      	ands	r7, r2
    48b6:	431f      	orrs	r7, r3
    48b8:	07e2      	lsls	r2, r4, #31
    48ba:	4317      	orrs	r7, r2
    48bc:	0864      	lsrs	r4, r4, #1
    48be:	e78f      	b.n	47e0 <__aeabi_dsub+0x10c>
    48c0:	0008      	movs	r0, r1
    48c2:	4310      	orrs	r0, r2
    48c4:	d000      	beq.n	48c8 <__aeabi_dsub+0x1f4>
    48c6:	e724      	b.n	4712 <__aeabi_dsub+0x3e>
    48c8:	e721      	b.n	470e <__aeabi_dsub+0x3a>
    48ca:	0023      	movs	r3, r4
    48cc:	433b      	orrs	r3, r7
    48ce:	d100      	bne.n	48d2 <__aeabi_dsub+0x1fe>
    48d0:	e1b9      	b.n	4c46 <__aeabi_dsub+0x572>
    48d2:	2280      	movs	r2, #128	; 0x80
    48d4:	0312      	lsls	r2, r2, #12
    48d6:	4314      	orrs	r4, r2
    48d8:	0324      	lsls	r4, r4, #12
    48da:	0b24      	lsrs	r4, r4, #12
    48dc:	e79f      	b.n	481e <__aeabi_dsub+0x14a>
    48de:	002e      	movs	r6, r5
    48e0:	e77e      	b.n	47e0 <__aeabi_dsub+0x10c>
    48e2:	0008      	movs	r0, r1
    48e4:	4310      	orrs	r0, r2
    48e6:	d100      	bne.n	48ea <__aeabi_dsub+0x216>
    48e8:	e0ca      	b.n	4a80 <__aeabi_dsub+0x3ac>
    48ea:	1e58      	subs	r0, r3, #1
    48ec:	4684      	mov	ip, r0
    48ee:	2800      	cmp	r0, #0
    48f0:	d000      	beq.n	48f4 <__aeabi_dsub+0x220>
    48f2:	e0e7      	b.n	4ac4 <__aeabi_dsub+0x3f0>
    48f4:	4452      	add	r2, sl
    48f6:	4552      	cmp	r2, sl
    48f8:	4180      	sbcs	r0, r0
    48fa:	1864      	adds	r4, r4, r1
    48fc:	4240      	negs	r0, r0
    48fe:	1824      	adds	r4, r4, r0
    4900:	0017      	movs	r7, r2
    4902:	2601      	movs	r6, #1
    4904:	0223      	lsls	r3, r4, #8
    4906:	d507      	bpl.n	4918 <__aeabi_dsub+0x244>
    4908:	2602      	movs	r6, #2
    490a:	e7cf      	b.n	48ac <__aeabi_dsub+0x1d8>
    490c:	4664      	mov	r4, ip
    490e:	432c      	orrs	r4, r5
    4910:	d100      	bne.n	4914 <__aeabi_dsub+0x240>
    4912:	e1b3      	b.n	4c7c <__aeabi_dsub+0x5a8>
    4914:	002c      	movs	r4, r5
    4916:	4667      	mov	r7, ip
    4918:	077b      	lsls	r3, r7, #29
    491a:	d000      	beq.n	491e <__aeabi_dsub+0x24a>
    491c:	e762      	b.n	47e4 <__aeabi_dsub+0x110>
    491e:	0763      	lsls	r3, r4, #29
    4920:	08ff      	lsrs	r7, r7, #3
    4922:	431f      	orrs	r7, r3
    4924:	2501      	movs	r5, #1
    4926:	4643      	mov	r3, r8
    4928:	08e4      	lsrs	r4, r4, #3
    492a:	401d      	ands	r5, r3
    492c:	e793      	b.n	4856 <__aeabi_dsub+0x182>
    492e:	2d00      	cmp	r5, #0
    4930:	d178      	bne.n	4a24 <__aeabi_dsub+0x350>
    4932:	1c75      	adds	r5, r6, #1
    4934:	056d      	lsls	r5, r5, #21
    4936:	0d6d      	lsrs	r5, r5, #21
    4938:	2d01      	cmp	r5, #1
    493a:	dc00      	bgt.n	493e <__aeabi_dsub+0x26a>
    493c:	e0f2      	b.n	4b24 <__aeabi_dsub+0x450>
    493e:	4650      	mov	r0, sl
    4940:	1a80      	subs	r0, r0, r2
    4942:	4582      	cmp	sl, r0
    4944:	41bf      	sbcs	r7, r7
    4946:	1a65      	subs	r5, r4, r1
    4948:	427f      	negs	r7, r7
    494a:	1bed      	subs	r5, r5, r7
    494c:	4684      	mov	ip, r0
    494e:	0228      	lsls	r0, r5, #8
    4950:	d400      	bmi.n	4954 <__aeabi_dsub+0x280>
    4952:	e08c      	b.n	4a6e <__aeabi_dsub+0x39a>
    4954:	4650      	mov	r0, sl
    4956:	1a17      	subs	r7, r2, r0
    4958:	42ba      	cmp	r2, r7
    495a:	4192      	sbcs	r2, r2
    495c:	1b0c      	subs	r4, r1, r4
    495e:	4255      	negs	r5, r2
    4960:	1b65      	subs	r5, r4, r5
    4962:	4698      	mov	r8, r3
    4964:	e714      	b.n	4790 <__aeabi_dsub+0xbc>
    4966:	2501      	movs	r5, #1
    4968:	4643      	mov	r3, r8
    496a:	2400      	movs	r4, #0
    496c:	401d      	ands	r5, r3
    496e:	2700      	movs	r7, #0
    4970:	e755      	b.n	481e <__aeabi_dsub+0x14a>
    4972:	4c2a      	ldr	r4, [pc, #168]	; (4a1c <__aeabi_dsub+0x348>)
    4974:	1af6      	subs	r6, r6, r3
    4976:	402c      	ands	r4, r5
    4978:	e732      	b.n	47e0 <__aeabi_dsub+0x10c>
    497a:	003d      	movs	r5, r7
    497c:	3828      	subs	r0, #40	; 0x28
    497e:	4085      	lsls	r5, r0
    4980:	2700      	movs	r7, #0
    4982:	e717      	b.n	47b4 <__aeabi_dsub+0xe0>
    4984:	0038      	movs	r0, r7
    4986:	f000 fa7f 	bl	4e88 <__clzsi2>
    498a:	3020      	adds	r0, #32
    498c:	e706      	b.n	479c <__aeabi_dsub+0xc8>
    498e:	430a      	orrs	r2, r1
    4990:	0017      	movs	r7, r2
    4992:	2100      	movs	r1, #0
    4994:	1e7a      	subs	r2, r7, #1
    4996:	4197      	sbcs	r7, r2
    4998:	e6ee      	b.n	4778 <__aeabi_dsub+0xa4>
    499a:	2b00      	cmp	r3, #0
    499c:	d000      	beq.n	49a0 <__aeabi_dsub+0x2cc>
    499e:	e0e5      	b.n	4b6c <__aeabi_dsub+0x498>
    49a0:	1c73      	adds	r3, r6, #1
    49a2:	469c      	mov	ip, r3
    49a4:	055b      	lsls	r3, r3, #21
    49a6:	0d5b      	lsrs	r3, r3, #21
    49a8:	2b01      	cmp	r3, #1
    49aa:	dc00      	bgt.n	49ae <__aeabi_dsub+0x2da>
    49ac:	e09f      	b.n	4aee <__aeabi_dsub+0x41a>
    49ae:	4b1a      	ldr	r3, [pc, #104]	; (4a18 <__aeabi_dsub+0x344>)
    49b0:	459c      	cmp	ip, r3
    49b2:	d100      	bne.n	49b6 <__aeabi_dsub+0x2e2>
    49b4:	e0c5      	b.n	4b42 <__aeabi_dsub+0x46e>
    49b6:	4452      	add	r2, sl
    49b8:	4552      	cmp	r2, sl
    49ba:	4180      	sbcs	r0, r0
    49bc:	1864      	adds	r4, r4, r1
    49be:	4240      	negs	r0, r0
    49c0:	1824      	adds	r4, r4, r0
    49c2:	07e7      	lsls	r7, r4, #31
    49c4:	0852      	lsrs	r2, r2, #1
    49c6:	4317      	orrs	r7, r2
    49c8:	0864      	lsrs	r4, r4, #1
    49ca:	4666      	mov	r6, ip
    49cc:	e708      	b.n	47e0 <__aeabi_dsub+0x10c>
    49ce:	4812      	ldr	r0, [pc, #72]	; (4a18 <__aeabi_dsub+0x344>)
    49d0:	4285      	cmp	r5, r0
    49d2:	d100      	bne.n	49d6 <__aeabi_dsub+0x302>
    49d4:	e085      	b.n	4ae2 <__aeabi_dsub+0x40e>
    49d6:	001d      	movs	r5, r3
    49d8:	e6bc      	b.n	4754 <__aeabi_dsub+0x80>
    49da:	0029      	movs	r1, r5
    49dc:	3e1f      	subs	r6, #31
    49de:	40f1      	lsrs	r1, r6
    49e0:	2b20      	cmp	r3, #32
    49e2:	d100      	bne.n	49e6 <__aeabi_dsub+0x312>
    49e4:	e07f      	b.n	4ae6 <__aeabi_dsub+0x412>
    49e6:	2240      	movs	r2, #64	; 0x40
    49e8:	1ad3      	subs	r3, r2, r3
    49ea:	409d      	lsls	r5, r3
    49ec:	432f      	orrs	r7, r5
    49ee:	1e7d      	subs	r5, r7, #1
    49f0:	41af      	sbcs	r7, r5
    49f2:	2400      	movs	r4, #0
    49f4:	430f      	orrs	r7, r1
    49f6:	2600      	movs	r6, #0
    49f8:	e78e      	b.n	4918 <__aeabi_dsub+0x244>
    49fa:	002b      	movs	r3, r5
    49fc:	000f      	movs	r7, r1
    49fe:	3b20      	subs	r3, #32
    4a00:	40df      	lsrs	r7, r3
    4a02:	2d20      	cmp	r5, #32
    4a04:	d071      	beq.n	4aea <__aeabi_dsub+0x416>
    4a06:	2340      	movs	r3, #64	; 0x40
    4a08:	1b5d      	subs	r5, r3, r5
    4a0a:	40a9      	lsls	r1, r5
    4a0c:	430a      	orrs	r2, r1
    4a0e:	1e51      	subs	r1, r2, #1
    4a10:	418a      	sbcs	r2, r1
    4a12:	2100      	movs	r1, #0
    4a14:	4317      	orrs	r7, r2
    4a16:	e6af      	b.n	4778 <__aeabi_dsub+0xa4>
    4a18:	000007ff 	.word	0x000007ff
    4a1c:	ff7fffff 	.word	0xff7fffff
    4a20:	800fffff 	.word	0x800fffff
    4a24:	2e00      	cmp	r6, #0
    4a26:	d03e      	beq.n	4aa6 <__aeabi_dsub+0x3d2>
    4a28:	4eb3      	ldr	r6, [pc, #716]	; (4cf8 <__aeabi_dsub+0x624>)
    4a2a:	45b4      	cmp	ip, r6
    4a2c:	d045      	beq.n	4aba <__aeabi_dsub+0x3e6>
    4a2e:	2680      	movs	r6, #128	; 0x80
    4a30:	0436      	lsls	r6, r6, #16
    4a32:	426d      	negs	r5, r5
    4a34:	4334      	orrs	r4, r6
    4a36:	2d38      	cmp	r5, #56	; 0x38
    4a38:	dd00      	ble.n	4a3c <__aeabi_dsub+0x368>
    4a3a:	e0a8      	b.n	4b8e <__aeabi_dsub+0x4ba>
    4a3c:	2d1f      	cmp	r5, #31
    4a3e:	dd00      	ble.n	4a42 <__aeabi_dsub+0x36e>
    4a40:	e11f      	b.n	4c82 <__aeabi_dsub+0x5ae>
    4a42:	2620      	movs	r6, #32
    4a44:	0027      	movs	r7, r4
    4a46:	4650      	mov	r0, sl
    4a48:	1b76      	subs	r6, r6, r5
    4a4a:	40b7      	lsls	r7, r6
    4a4c:	40e8      	lsrs	r0, r5
    4a4e:	4307      	orrs	r7, r0
    4a50:	4650      	mov	r0, sl
    4a52:	40b0      	lsls	r0, r6
    4a54:	1e46      	subs	r6, r0, #1
    4a56:	41b0      	sbcs	r0, r6
    4a58:	40ec      	lsrs	r4, r5
    4a5a:	4338      	orrs	r0, r7
    4a5c:	1a17      	subs	r7, r2, r0
    4a5e:	42ba      	cmp	r2, r7
    4a60:	4192      	sbcs	r2, r2
    4a62:	1b0c      	subs	r4, r1, r4
    4a64:	4252      	negs	r2, r2
    4a66:	1aa4      	subs	r4, r4, r2
    4a68:	4666      	mov	r6, ip
    4a6a:	4698      	mov	r8, r3
    4a6c:	e68b      	b.n	4786 <__aeabi_dsub+0xb2>
    4a6e:	4664      	mov	r4, ip
    4a70:	4667      	mov	r7, ip
    4a72:	432c      	orrs	r4, r5
    4a74:	d000      	beq.n	4a78 <__aeabi_dsub+0x3a4>
    4a76:	e68b      	b.n	4790 <__aeabi_dsub+0xbc>
    4a78:	2500      	movs	r5, #0
    4a7a:	2600      	movs	r6, #0
    4a7c:	2700      	movs	r7, #0
    4a7e:	e6ea      	b.n	4856 <__aeabi_dsub+0x182>
    4a80:	001e      	movs	r6, r3
    4a82:	e6ad      	b.n	47e0 <__aeabi_dsub+0x10c>
    4a84:	2b1f      	cmp	r3, #31
    4a86:	dc60      	bgt.n	4b4a <__aeabi_dsub+0x476>
    4a88:	2720      	movs	r7, #32
    4a8a:	1af8      	subs	r0, r7, r3
    4a8c:	000f      	movs	r7, r1
    4a8e:	4684      	mov	ip, r0
    4a90:	4087      	lsls	r7, r0
    4a92:	0010      	movs	r0, r2
    4a94:	40d8      	lsrs	r0, r3
    4a96:	4307      	orrs	r7, r0
    4a98:	4660      	mov	r0, ip
    4a9a:	4082      	lsls	r2, r0
    4a9c:	1e50      	subs	r0, r2, #1
    4a9e:	4182      	sbcs	r2, r0
    4aa0:	40d9      	lsrs	r1, r3
    4aa2:	4317      	orrs	r7, r2
    4aa4:	e6f5      	b.n	4892 <__aeabi_dsub+0x1be>
    4aa6:	0026      	movs	r6, r4
    4aa8:	4650      	mov	r0, sl
    4aaa:	4306      	orrs	r6, r0
    4aac:	d005      	beq.n	4aba <__aeabi_dsub+0x3e6>
    4aae:	43ed      	mvns	r5, r5
    4ab0:	2d00      	cmp	r5, #0
    4ab2:	d0d3      	beq.n	4a5c <__aeabi_dsub+0x388>
    4ab4:	4e90      	ldr	r6, [pc, #576]	; (4cf8 <__aeabi_dsub+0x624>)
    4ab6:	45b4      	cmp	ip, r6
    4ab8:	d1bd      	bne.n	4a36 <__aeabi_dsub+0x362>
    4aba:	000c      	movs	r4, r1
    4abc:	0017      	movs	r7, r2
    4abe:	4666      	mov	r6, ip
    4ac0:	4698      	mov	r8, r3
    4ac2:	e68d      	b.n	47e0 <__aeabi_dsub+0x10c>
    4ac4:	488c      	ldr	r0, [pc, #560]	; (4cf8 <__aeabi_dsub+0x624>)
    4ac6:	4283      	cmp	r3, r0
    4ac8:	d00b      	beq.n	4ae2 <__aeabi_dsub+0x40e>
    4aca:	4663      	mov	r3, ip
    4acc:	e6d9      	b.n	4882 <__aeabi_dsub+0x1ae>
    4ace:	2d00      	cmp	r5, #0
    4ad0:	d000      	beq.n	4ad4 <__aeabi_dsub+0x400>
    4ad2:	e096      	b.n	4c02 <__aeabi_dsub+0x52e>
    4ad4:	0008      	movs	r0, r1
    4ad6:	4310      	orrs	r0, r2
    4ad8:	d100      	bne.n	4adc <__aeabi_dsub+0x408>
    4ada:	e0e2      	b.n	4ca2 <__aeabi_dsub+0x5ce>
    4adc:	000c      	movs	r4, r1
    4ade:	0017      	movs	r7, r2
    4ae0:	4698      	mov	r8, r3
    4ae2:	4e85      	ldr	r6, [pc, #532]	; (4cf8 <__aeabi_dsub+0x624>)
    4ae4:	e67c      	b.n	47e0 <__aeabi_dsub+0x10c>
    4ae6:	2500      	movs	r5, #0
    4ae8:	e780      	b.n	49ec <__aeabi_dsub+0x318>
    4aea:	2100      	movs	r1, #0
    4aec:	e78e      	b.n	4a0c <__aeabi_dsub+0x338>
    4aee:	0023      	movs	r3, r4
    4af0:	4650      	mov	r0, sl
    4af2:	4303      	orrs	r3, r0
    4af4:	2e00      	cmp	r6, #0
    4af6:	d000      	beq.n	4afa <__aeabi_dsub+0x426>
    4af8:	e0a8      	b.n	4c4c <__aeabi_dsub+0x578>
    4afa:	2b00      	cmp	r3, #0
    4afc:	d100      	bne.n	4b00 <__aeabi_dsub+0x42c>
    4afe:	e0de      	b.n	4cbe <__aeabi_dsub+0x5ea>
    4b00:	000b      	movs	r3, r1
    4b02:	4313      	orrs	r3, r2
    4b04:	d100      	bne.n	4b08 <__aeabi_dsub+0x434>
    4b06:	e66b      	b.n	47e0 <__aeabi_dsub+0x10c>
    4b08:	4452      	add	r2, sl
    4b0a:	4552      	cmp	r2, sl
    4b0c:	4180      	sbcs	r0, r0
    4b0e:	1864      	adds	r4, r4, r1
    4b10:	4240      	negs	r0, r0
    4b12:	1824      	adds	r4, r4, r0
    4b14:	0017      	movs	r7, r2
    4b16:	0223      	lsls	r3, r4, #8
    4b18:	d400      	bmi.n	4b1c <__aeabi_dsub+0x448>
    4b1a:	e6fd      	b.n	4918 <__aeabi_dsub+0x244>
    4b1c:	4b77      	ldr	r3, [pc, #476]	; (4cfc <__aeabi_dsub+0x628>)
    4b1e:	4666      	mov	r6, ip
    4b20:	401c      	ands	r4, r3
    4b22:	e65d      	b.n	47e0 <__aeabi_dsub+0x10c>
    4b24:	0025      	movs	r5, r4
    4b26:	4650      	mov	r0, sl
    4b28:	4305      	orrs	r5, r0
    4b2a:	2e00      	cmp	r6, #0
    4b2c:	d1cf      	bne.n	4ace <__aeabi_dsub+0x3fa>
    4b2e:	2d00      	cmp	r5, #0
    4b30:	d14f      	bne.n	4bd2 <__aeabi_dsub+0x4fe>
    4b32:	000c      	movs	r4, r1
    4b34:	4314      	orrs	r4, r2
    4b36:	d100      	bne.n	4b3a <__aeabi_dsub+0x466>
    4b38:	e0a0      	b.n	4c7c <__aeabi_dsub+0x5a8>
    4b3a:	000c      	movs	r4, r1
    4b3c:	0017      	movs	r7, r2
    4b3e:	4698      	mov	r8, r3
    4b40:	e64e      	b.n	47e0 <__aeabi_dsub+0x10c>
    4b42:	4666      	mov	r6, ip
    4b44:	2400      	movs	r4, #0
    4b46:	2700      	movs	r7, #0
    4b48:	e685      	b.n	4856 <__aeabi_dsub+0x182>
    4b4a:	001f      	movs	r7, r3
    4b4c:	0008      	movs	r0, r1
    4b4e:	3f20      	subs	r7, #32
    4b50:	40f8      	lsrs	r0, r7
    4b52:	0007      	movs	r7, r0
    4b54:	2b20      	cmp	r3, #32
    4b56:	d100      	bne.n	4b5a <__aeabi_dsub+0x486>
    4b58:	e08e      	b.n	4c78 <__aeabi_dsub+0x5a4>
    4b5a:	2040      	movs	r0, #64	; 0x40
    4b5c:	1ac3      	subs	r3, r0, r3
    4b5e:	4099      	lsls	r1, r3
    4b60:	430a      	orrs	r2, r1
    4b62:	1e51      	subs	r1, r2, #1
    4b64:	418a      	sbcs	r2, r1
    4b66:	2100      	movs	r1, #0
    4b68:	4317      	orrs	r7, r2
    4b6a:	e692      	b.n	4892 <__aeabi_dsub+0x1be>
    4b6c:	2e00      	cmp	r6, #0
    4b6e:	d114      	bne.n	4b9a <__aeabi_dsub+0x4c6>
    4b70:	0026      	movs	r6, r4
    4b72:	4650      	mov	r0, sl
    4b74:	4306      	orrs	r6, r0
    4b76:	d062      	beq.n	4c3e <__aeabi_dsub+0x56a>
    4b78:	43db      	mvns	r3, r3
    4b7a:	2b00      	cmp	r3, #0
    4b7c:	d15c      	bne.n	4c38 <__aeabi_dsub+0x564>
    4b7e:	1887      	adds	r7, r0, r2
    4b80:	4297      	cmp	r7, r2
    4b82:	4192      	sbcs	r2, r2
    4b84:	1864      	adds	r4, r4, r1
    4b86:	4252      	negs	r2, r2
    4b88:	18a4      	adds	r4, r4, r2
    4b8a:	4666      	mov	r6, ip
    4b8c:	e687      	b.n	489e <__aeabi_dsub+0x1ca>
    4b8e:	4650      	mov	r0, sl
    4b90:	4320      	orrs	r0, r4
    4b92:	1e44      	subs	r4, r0, #1
    4b94:	41a0      	sbcs	r0, r4
    4b96:	2400      	movs	r4, #0
    4b98:	e760      	b.n	4a5c <__aeabi_dsub+0x388>
    4b9a:	4e57      	ldr	r6, [pc, #348]	; (4cf8 <__aeabi_dsub+0x624>)
    4b9c:	45b4      	cmp	ip, r6
    4b9e:	d04e      	beq.n	4c3e <__aeabi_dsub+0x56a>
    4ba0:	2680      	movs	r6, #128	; 0x80
    4ba2:	0436      	lsls	r6, r6, #16
    4ba4:	425b      	negs	r3, r3
    4ba6:	4334      	orrs	r4, r6
    4ba8:	2b38      	cmp	r3, #56	; 0x38
    4baa:	dd00      	ble.n	4bae <__aeabi_dsub+0x4da>
    4bac:	e07f      	b.n	4cae <__aeabi_dsub+0x5da>
    4bae:	2b1f      	cmp	r3, #31
    4bb0:	dd00      	ble.n	4bb4 <__aeabi_dsub+0x4e0>
    4bb2:	e08b      	b.n	4ccc <__aeabi_dsub+0x5f8>
    4bb4:	2620      	movs	r6, #32
    4bb6:	0027      	movs	r7, r4
    4bb8:	4650      	mov	r0, sl
    4bba:	1af6      	subs	r6, r6, r3
    4bbc:	40b7      	lsls	r7, r6
    4bbe:	40d8      	lsrs	r0, r3
    4bc0:	4307      	orrs	r7, r0
    4bc2:	4650      	mov	r0, sl
    4bc4:	40b0      	lsls	r0, r6
    4bc6:	1e46      	subs	r6, r0, #1
    4bc8:	41b0      	sbcs	r0, r6
    4bca:	4307      	orrs	r7, r0
    4bcc:	40dc      	lsrs	r4, r3
    4bce:	18bf      	adds	r7, r7, r2
    4bd0:	e7d6      	b.n	4b80 <__aeabi_dsub+0x4ac>
    4bd2:	000d      	movs	r5, r1
    4bd4:	4315      	orrs	r5, r2
    4bd6:	d100      	bne.n	4bda <__aeabi_dsub+0x506>
    4bd8:	e602      	b.n	47e0 <__aeabi_dsub+0x10c>
    4bda:	4650      	mov	r0, sl
    4bdc:	1a80      	subs	r0, r0, r2
    4bde:	4582      	cmp	sl, r0
    4be0:	41bf      	sbcs	r7, r7
    4be2:	1a65      	subs	r5, r4, r1
    4be4:	427f      	negs	r7, r7
    4be6:	1bed      	subs	r5, r5, r7
    4be8:	4684      	mov	ip, r0
    4bea:	0228      	lsls	r0, r5, #8
    4bec:	d400      	bmi.n	4bf0 <__aeabi_dsub+0x51c>
    4bee:	e68d      	b.n	490c <__aeabi_dsub+0x238>
    4bf0:	4650      	mov	r0, sl
    4bf2:	1a17      	subs	r7, r2, r0
    4bf4:	42ba      	cmp	r2, r7
    4bf6:	4192      	sbcs	r2, r2
    4bf8:	1b0c      	subs	r4, r1, r4
    4bfa:	4252      	negs	r2, r2
    4bfc:	1aa4      	subs	r4, r4, r2
    4bfe:	4698      	mov	r8, r3
    4c00:	e5ee      	b.n	47e0 <__aeabi_dsub+0x10c>
    4c02:	000d      	movs	r5, r1
    4c04:	4315      	orrs	r5, r2
    4c06:	d100      	bne.n	4c0a <__aeabi_dsub+0x536>
    4c08:	e76b      	b.n	4ae2 <__aeabi_dsub+0x40e>
    4c0a:	4650      	mov	r0, sl
    4c0c:	0767      	lsls	r7, r4, #29
    4c0e:	08c0      	lsrs	r0, r0, #3
    4c10:	4307      	orrs	r7, r0
    4c12:	2080      	movs	r0, #128	; 0x80
    4c14:	08e4      	lsrs	r4, r4, #3
    4c16:	0300      	lsls	r0, r0, #12
    4c18:	4204      	tst	r4, r0
    4c1a:	d007      	beq.n	4c2c <__aeabi_dsub+0x558>
    4c1c:	08cd      	lsrs	r5, r1, #3
    4c1e:	4205      	tst	r5, r0
    4c20:	d104      	bne.n	4c2c <__aeabi_dsub+0x558>
    4c22:	002c      	movs	r4, r5
    4c24:	4698      	mov	r8, r3
    4c26:	08d7      	lsrs	r7, r2, #3
    4c28:	0749      	lsls	r1, r1, #29
    4c2a:	430f      	orrs	r7, r1
    4c2c:	0f7b      	lsrs	r3, r7, #29
    4c2e:	00e4      	lsls	r4, r4, #3
    4c30:	431c      	orrs	r4, r3
    4c32:	00ff      	lsls	r7, r7, #3
    4c34:	4e30      	ldr	r6, [pc, #192]	; (4cf8 <__aeabi_dsub+0x624>)
    4c36:	e5d3      	b.n	47e0 <__aeabi_dsub+0x10c>
    4c38:	4e2f      	ldr	r6, [pc, #188]	; (4cf8 <__aeabi_dsub+0x624>)
    4c3a:	45b4      	cmp	ip, r6
    4c3c:	d1b4      	bne.n	4ba8 <__aeabi_dsub+0x4d4>
    4c3e:	000c      	movs	r4, r1
    4c40:	0017      	movs	r7, r2
    4c42:	4666      	mov	r6, ip
    4c44:	e5cc      	b.n	47e0 <__aeabi_dsub+0x10c>
    4c46:	2700      	movs	r7, #0
    4c48:	2400      	movs	r4, #0
    4c4a:	e5e8      	b.n	481e <__aeabi_dsub+0x14a>
    4c4c:	2b00      	cmp	r3, #0
    4c4e:	d039      	beq.n	4cc4 <__aeabi_dsub+0x5f0>
    4c50:	000b      	movs	r3, r1
    4c52:	4313      	orrs	r3, r2
    4c54:	d100      	bne.n	4c58 <__aeabi_dsub+0x584>
    4c56:	e744      	b.n	4ae2 <__aeabi_dsub+0x40e>
    4c58:	08c0      	lsrs	r0, r0, #3
    4c5a:	0767      	lsls	r7, r4, #29
    4c5c:	4307      	orrs	r7, r0
    4c5e:	2080      	movs	r0, #128	; 0x80
    4c60:	08e4      	lsrs	r4, r4, #3
    4c62:	0300      	lsls	r0, r0, #12
    4c64:	4204      	tst	r4, r0
    4c66:	d0e1      	beq.n	4c2c <__aeabi_dsub+0x558>
    4c68:	08cb      	lsrs	r3, r1, #3
    4c6a:	4203      	tst	r3, r0
    4c6c:	d1de      	bne.n	4c2c <__aeabi_dsub+0x558>
    4c6e:	08d7      	lsrs	r7, r2, #3
    4c70:	0749      	lsls	r1, r1, #29
    4c72:	430f      	orrs	r7, r1
    4c74:	001c      	movs	r4, r3
    4c76:	e7d9      	b.n	4c2c <__aeabi_dsub+0x558>
    4c78:	2100      	movs	r1, #0
    4c7a:	e771      	b.n	4b60 <__aeabi_dsub+0x48c>
    4c7c:	2500      	movs	r5, #0
    4c7e:	2700      	movs	r7, #0
    4c80:	e5e9      	b.n	4856 <__aeabi_dsub+0x182>
    4c82:	002e      	movs	r6, r5
    4c84:	0027      	movs	r7, r4
    4c86:	3e20      	subs	r6, #32
    4c88:	40f7      	lsrs	r7, r6
    4c8a:	2d20      	cmp	r5, #32
    4c8c:	d02f      	beq.n	4cee <__aeabi_dsub+0x61a>
    4c8e:	2640      	movs	r6, #64	; 0x40
    4c90:	1b75      	subs	r5, r6, r5
    4c92:	40ac      	lsls	r4, r5
    4c94:	4650      	mov	r0, sl
    4c96:	4320      	orrs	r0, r4
    4c98:	1e44      	subs	r4, r0, #1
    4c9a:	41a0      	sbcs	r0, r4
    4c9c:	2400      	movs	r4, #0
    4c9e:	4338      	orrs	r0, r7
    4ca0:	e6dc      	b.n	4a5c <__aeabi_dsub+0x388>
    4ca2:	2480      	movs	r4, #128	; 0x80
    4ca4:	2500      	movs	r5, #0
    4ca6:	0324      	lsls	r4, r4, #12
    4ca8:	4e13      	ldr	r6, [pc, #76]	; (4cf8 <__aeabi_dsub+0x624>)
    4caa:	2700      	movs	r7, #0
    4cac:	e5d3      	b.n	4856 <__aeabi_dsub+0x182>
    4cae:	4650      	mov	r0, sl
    4cb0:	4320      	orrs	r0, r4
    4cb2:	0007      	movs	r7, r0
    4cb4:	1e78      	subs	r0, r7, #1
    4cb6:	4187      	sbcs	r7, r0
    4cb8:	2400      	movs	r4, #0
    4cba:	18bf      	adds	r7, r7, r2
    4cbc:	e760      	b.n	4b80 <__aeabi_dsub+0x4ac>
    4cbe:	000c      	movs	r4, r1
    4cc0:	0017      	movs	r7, r2
    4cc2:	e58d      	b.n	47e0 <__aeabi_dsub+0x10c>
    4cc4:	000c      	movs	r4, r1
    4cc6:	0017      	movs	r7, r2
    4cc8:	4e0b      	ldr	r6, [pc, #44]	; (4cf8 <__aeabi_dsub+0x624>)
    4cca:	e589      	b.n	47e0 <__aeabi_dsub+0x10c>
    4ccc:	001e      	movs	r6, r3
    4cce:	0027      	movs	r7, r4
    4cd0:	3e20      	subs	r6, #32
    4cd2:	40f7      	lsrs	r7, r6
    4cd4:	2b20      	cmp	r3, #32
    4cd6:	d00c      	beq.n	4cf2 <__aeabi_dsub+0x61e>
    4cd8:	2640      	movs	r6, #64	; 0x40
    4cda:	1af3      	subs	r3, r6, r3
    4cdc:	409c      	lsls	r4, r3
    4cde:	4650      	mov	r0, sl
    4ce0:	4320      	orrs	r0, r4
    4ce2:	1e44      	subs	r4, r0, #1
    4ce4:	41a0      	sbcs	r0, r4
    4ce6:	4307      	orrs	r7, r0
    4ce8:	2400      	movs	r4, #0
    4cea:	18bf      	adds	r7, r7, r2
    4cec:	e748      	b.n	4b80 <__aeabi_dsub+0x4ac>
    4cee:	2400      	movs	r4, #0
    4cf0:	e7d0      	b.n	4c94 <__aeabi_dsub+0x5c0>
    4cf2:	2400      	movs	r4, #0
    4cf4:	e7f3      	b.n	4cde <__aeabi_dsub+0x60a>
    4cf6:	46c0      	nop			; (mov r8, r8)
    4cf8:	000007ff 	.word	0x000007ff
    4cfc:	ff7fffff 	.word	0xff7fffff

00004d00 <__aeabi_d2iz>:
    4d00:	b530      	push	{r4, r5, lr}
    4d02:	4d13      	ldr	r5, [pc, #76]	; (4d50 <__aeabi_d2iz+0x50>)
    4d04:	030a      	lsls	r2, r1, #12
    4d06:	004b      	lsls	r3, r1, #1
    4d08:	0b12      	lsrs	r2, r2, #12
    4d0a:	0d5b      	lsrs	r3, r3, #21
    4d0c:	0fc9      	lsrs	r1, r1, #31
    4d0e:	2400      	movs	r4, #0
    4d10:	42ab      	cmp	r3, r5
    4d12:	dd10      	ble.n	4d36 <__aeabi_d2iz+0x36>
    4d14:	4c0f      	ldr	r4, [pc, #60]	; (4d54 <__aeabi_d2iz+0x54>)
    4d16:	42a3      	cmp	r3, r4
    4d18:	dc0f      	bgt.n	4d3a <__aeabi_d2iz+0x3a>
    4d1a:	2480      	movs	r4, #128	; 0x80
    4d1c:	4d0e      	ldr	r5, [pc, #56]	; (4d58 <__aeabi_d2iz+0x58>)
    4d1e:	0364      	lsls	r4, r4, #13
    4d20:	4322      	orrs	r2, r4
    4d22:	1aed      	subs	r5, r5, r3
    4d24:	2d1f      	cmp	r5, #31
    4d26:	dd0b      	ble.n	4d40 <__aeabi_d2iz+0x40>
    4d28:	480c      	ldr	r0, [pc, #48]	; (4d5c <__aeabi_d2iz+0x5c>)
    4d2a:	1ac3      	subs	r3, r0, r3
    4d2c:	40da      	lsrs	r2, r3
    4d2e:	4254      	negs	r4, r2
    4d30:	2900      	cmp	r1, #0
    4d32:	d100      	bne.n	4d36 <__aeabi_d2iz+0x36>
    4d34:	0014      	movs	r4, r2
    4d36:	0020      	movs	r0, r4
    4d38:	bd30      	pop	{r4, r5, pc}
    4d3a:	4b09      	ldr	r3, [pc, #36]	; (4d60 <__aeabi_d2iz+0x60>)
    4d3c:	18cc      	adds	r4, r1, r3
    4d3e:	e7fa      	b.n	4d36 <__aeabi_d2iz+0x36>
    4d40:	4c08      	ldr	r4, [pc, #32]	; (4d64 <__aeabi_d2iz+0x64>)
    4d42:	40e8      	lsrs	r0, r5
    4d44:	46a4      	mov	ip, r4
    4d46:	4463      	add	r3, ip
    4d48:	409a      	lsls	r2, r3
    4d4a:	4302      	orrs	r2, r0
    4d4c:	e7ef      	b.n	4d2e <__aeabi_d2iz+0x2e>
    4d4e:	46c0      	nop			; (mov r8, r8)
    4d50:	000003fe 	.word	0x000003fe
    4d54:	0000041d 	.word	0x0000041d
    4d58:	00000433 	.word	0x00000433
    4d5c:	00000413 	.word	0x00000413
    4d60:	7fffffff 	.word	0x7fffffff
    4d64:	fffffbed 	.word	0xfffffbed

00004d68 <__aeabi_f2d>:
    4d68:	0041      	lsls	r1, r0, #1
    4d6a:	0e09      	lsrs	r1, r1, #24
    4d6c:	1c4b      	adds	r3, r1, #1
    4d6e:	b570      	push	{r4, r5, r6, lr}
    4d70:	b2db      	uxtb	r3, r3
    4d72:	0246      	lsls	r6, r0, #9
    4d74:	0a75      	lsrs	r5, r6, #9
    4d76:	0fc4      	lsrs	r4, r0, #31
    4d78:	2b01      	cmp	r3, #1
    4d7a:	dd14      	ble.n	4da6 <__aeabi_f2d+0x3e>
    4d7c:	23e0      	movs	r3, #224	; 0xe0
    4d7e:	009b      	lsls	r3, r3, #2
    4d80:	076d      	lsls	r5, r5, #29
    4d82:	0b36      	lsrs	r6, r6, #12
    4d84:	18cb      	adds	r3, r1, r3
    4d86:	2100      	movs	r1, #0
    4d88:	0d0a      	lsrs	r2, r1, #20
    4d8a:	0028      	movs	r0, r5
    4d8c:	0512      	lsls	r2, r2, #20
    4d8e:	4d1c      	ldr	r5, [pc, #112]	; (4e00 <__aeabi_f2d+0x98>)
    4d90:	4332      	orrs	r2, r6
    4d92:	055b      	lsls	r3, r3, #21
    4d94:	402a      	ands	r2, r5
    4d96:	085b      	lsrs	r3, r3, #1
    4d98:	4313      	orrs	r3, r2
    4d9a:	005b      	lsls	r3, r3, #1
    4d9c:	07e4      	lsls	r4, r4, #31
    4d9e:	085b      	lsrs	r3, r3, #1
    4da0:	4323      	orrs	r3, r4
    4da2:	0019      	movs	r1, r3
    4da4:	bd70      	pop	{r4, r5, r6, pc}
    4da6:	2900      	cmp	r1, #0
    4da8:	d114      	bne.n	4dd4 <__aeabi_f2d+0x6c>
    4daa:	2d00      	cmp	r5, #0
    4dac:	d01e      	beq.n	4dec <__aeabi_f2d+0x84>
    4dae:	0028      	movs	r0, r5
    4db0:	f000 f86a 	bl	4e88 <__clzsi2>
    4db4:	280a      	cmp	r0, #10
    4db6:	dc1c      	bgt.n	4df2 <__aeabi_f2d+0x8a>
    4db8:	230b      	movs	r3, #11
    4dba:	002a      	movs	r2, r5
    4dbc:	1a1b      	subs	r3, r3, r0
    4dbe:	40da      	lsrs	r2, r3
    4dc0:	0003      	movs	r3, r0
    4dc2:	3315      	adds	r3, #21
    4dc4:	409d      	lsls	r5, r3
    4dc6:	4b0f      	ldr	r3, [pc, #60]	; (4e04 <__aeabi_f2d+0x9c>)
    4dc8:	0312      	lsls	r2, r2, #12
    4dca:	1a1b      	subs	r3, r3, r0
    4dcc:	055b      	lsls	r3, r3, #21
    4dce:	0b16      	lsrs	r6, r2, #12
    4dd0:	0d5b      	lsrs	r3, r3, #21
    4dd2:	e7d8      	b.n	4d86 <__aeabi_f2d+0x1e>
    4dd4:	2d00      	cmp	r5, #0
    4dd6:	d006      	beq.n	4de6 <__aeabi_f2d+0x7e>
    4dd8:	0b32      	lsrs	r2, r6, #12
    4dda:	2680      	movs	r6, #128	; 0x80
    4ddc:	0336      	lsls	r6, r6, #12
    4dde:	076d      	lsls	r5, r5, #29
    4de0:	4316      	orrs	r6, r2
    4de2:	4b09      	ldr	r3, [pc, #36]	; (4e08 <__aeabi_f2d+0xa0>)
    4de4:	e7cf      	b.n	4d86 <__aeabi_f2d+0x1e>
    4de6:	4b08      	ldr	r3, [pc, #32]	; (4e08 <__aeabi_f2d+0xa0>)
    4de8:	2600      	movs	r6, #0
    4dea:	e7cc      	b.n	4d86 <__aeabi_f2d+0x1e>
    4dec:	2300      	movs	r3, #0
    4dee:	2600      	movs	r6, #0
    4df0:	e7c9      	b.n	4d86 <__aeabi_f2d+0x1e>
    4df2:	0003      	movs	r3, r0
    4df4:	002a      	movs	r2, r5
    4df6:	3b0b      	subs	r3, #11
    4df8:	409a      	lsls	r2, r3
    4dfa:	2500      	movs	r5, #0
    4dfc:	e7e3      	b.n	4dc6 <__aeabi_f2d+0x5e>
    4dfe:	46c0      	nop			; (mov r8, r8)
    4e00:	800fffff 	.word	0x800fffff
    4e04:	00000389 	.word	0x00000389
    4e08:	000007ff 	.word	0x000007ff

00004e0c <__aeabi_cdrcmple>:
    4e0c:	4684      	mov	ip, r0
    4e0e:	1c10      	adds	r0, r2, #0
    4e10:	4662      	mov	r2, ip
    4e12:	468c      	mov	ip, r1
    4e14:	1c19      	adds	r1, r3, #0
    4e16:	4663      	mov	r3, ip
    4e18:	e000      	b.n	4e1c <__aeabi_cdcmpeq>
    4e1a:	46c0      	nop			; (mov r8, r8)

00004e1c <__aeabi_cdcmpeq>:
    4e1c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    4e1e:	f000 f8ef 	bl	5000 <__ledf2>
    4e22:	2800      	cmp	r0, #0
    4e24:	d401      	bmi.n	4e2a <__aeabi_cdcmpeq+0xe>
    4e26:	2100      	movs	r1, #0
    4e28:	42c8      	cmn	r0, r1
    4e2a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00004e2c <__aeabi_dcmpeq>:
    4e2c:	b510      	push	{r4, lr}
    4e2e:	f000 f849 	bl	4ec4 <__eqdf2>
    4e32:	4240      	negs	r0, r0
    4e34:	3001      	adds	r0, #1
    4e36:	bd10      	pop	{r4, pc}

00004e38 <__aeabi_dcmplt>:
    4e38:	b510      	push	{r4, lr}
    4e3a:	f000 f8e1 	bl	5000 <__ledf2>
    4e3e:	2800      	cmp	r0, #0
    4e40:	db01      	blt.n	4e46 <__aeabi_dcmplt+0xe>
    4e42:	2000      	movs	r0, #0
    4e44:	bd10      	pop	{r4, pc}
    4e46:	2001      	movs	r0, #1
    4e48:	bd10      	pop	{r4, pc}
    4e4a:	46c0      	nop			; (mov r8, r8)

00004e4c <__aeabi_dcmple>:
    4e4c:	b510      	push	{r4, lr}
    4e4e:	f000 f8d7 	bl	5000 <__ledf2>
    4e52:	2800      	cmp	r0, #0
    4e54:	dd01      	ble.n	4e5a <__aeabi_dcmple+0xe>
    4e56:	2000      	movs	r0, #0
    4e58:	bd10      	pop	{r4, pc}
    4e5a:	2001      	movs	r0, #1
    4e5c:	bd10      	pop	{r4, pc}
    4e5e:	46c0      	nop			; (mov r8, r8)

00004e60 <__aeabi_dcmpgt>:
    4e60:	b510      	push	{r4, lr}
    4e62:	f000 f869 	bl	4f38 <__gedf2>
    4e66:	2800      	cmp	r0, #0
    4e68:	dc01      	bgt.n	4e6e <__aeabi_dcmpgt+0xe>
    4e6a:	2000      	movs	r0, #0
    4e6c:	bd10      	pop	{r4, pc}
    4e6e:	2001      	movs	r0, #1
    4e70:	bd10      	pop	{r4, pc}
    4e72:	46c0      	nop			; (mov r8, r8)

00004e74 <__aeabi_dcmpge>:
    4e74:	b510      	push	{r4, lr}
    4e76:	f000 f85f 	bl	4f38 <__gedf2>
    4e7a:	2800      	cmp	r0, #0
    4e7c:	da01      	bge.n	4e82 <__aeabi_dcmpge+0xe>
    4e7e:	2000      	movs	r0, #0
    4e80:	bd10      	pop	{r4, pc}
    4e82:	2001      	movs	r0, #1
    4e84:	bd10      	pop	{r4, pc}
    4e86:	46c0      	nop			; (mov r8, r8)

00004e88 <__clzsi2>:
    4e88:	211c      	movs	r1, #28
    4e8a:	2301      	movs	r3, #1
    4e8c:	041b      	lsls	r3, r3, #16
    4e8e:	4298      	cmp	r0, r3
    4e90:	d301      	bcc.n	4e96 <__clzsi2+0xe>
    4e92:	0c00      	lsrs	r0, r0, #16
    4e94:	3910      	subs	r1, #16
    4e96:	0a1b      	lsrs	r3, r3, #8
    4e98:	4298      	cmp	r0, r3
    4e9a:	d301      	bcc.n	4ea0 <__clzsi2+0x18>
    4e9c:	0a00      	lsrs	r0, r0, #8
    4e9e:	3908      	subs	r1, #8
    4ea0:	091b      	lsrs	r3, r3, #4
    4ea2:	4298      	cmp	r0, r3
    4ea4:	d301      	bcc.n	4eaa <__clzsi2+0x22>
    4ea6:	0900      	lsrs	r0, r0, #4
    4ea8:	3904      	subs	r1, #4
    4eaa:	a202      	add	r2, pc, #8	; (adr r2, 4eb4 <__clzsi2+0x2c>)
    4eac:	5c10      	ldrb	r0, [r2, r0]
    4eae:	1840      	adds	r0, r0, r1
    4eb0:	4770      	bx	lr
    4eb2:	46c0      	nop			; (mov r8, r8)
    4eb4:	02020304 	.word	0x02020304
    4eb8:	01010101 	.word	0x01010101
	...

00004ec4 <__eqdf2>:
    4ec4:	b5f0      	push	{r4, r5, r6, r7, lr}
    4ec6:	464f      	mov	r7, r9
    4ec8:	4646      	mov	r6, r8
    4eca:	46d6      	mov	lr, sl
    4ecc:	005c      	lsls	r4, r3, #1
    4ece:	b5c0      	push	{r6, r7, lr}
    4ed0:	031f      	lsls	r7, r3, #12
    4ed2:	0fdb      	lsrs	r3, r3, #31
    4ed4:	469a      	mov	sl, r3
    4ed6:	4b17      	ldr	r3, [pc, #92]	; (4f34 <__eqdf2+0x70>)
    4ed8:	030e      	lsls	r6, r1, #12
    4eda:	004d      	lsls	r5, r1, #1
    4edc:	4684      	mov	ip, r0
    4ede:	4680      	mov	r8, r0
    4ee0:	0b36      	lsrs	r6, r6, #12
    4ee2:	0d6d      	lsrs	r5, r5, #21
    4ee4:	0fc9      	lsrs	r1, r1, #31
    4ee6:	4691      	mov	r9, r2
    4ee8:	0b3f      	lsrs	r7, r7, #12
    4eea:	0d64      	lsrs	r4, r4, #21
    4eec:	2001      	movs	r0, #1
    4eee:	429d      	cmp	r5, r3
    4ef0:	d008      	beq.n	4f04 <__eqdf2+0x40>
    4ef2:	429c      	cmp	r4, r3
    4ef4:	d001      	beq.n	4efa <__eqdf2+0x36>
    4ef6:	42a5      	cmp	r5, r4
    4ef8:	d00b      	beq.n	4f12 <__eqdf2+0x4e>
    4efa:	bc1c      	pop	{r2, r3, r4}
    4efc:	4690      	mov	r8, r2
    4efe:	4699      	mov	r9, r3
    4f00:	46a2      	mov	sl, r4
    4f02:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4f04:	4663      	mov	r3, ip
    4f06:	4333      	orrs	r3, r6
    4f08:	d1f7      	bne.n	4efa <__eqdf2+0x36>
    4f0a:	42ac      	cmp	r4, r5
    4f0c:	d1f5      	bne.n	4efa <__eqdf2+0x36>
    4f0e:	433a      	orrs	r2, r7
    4f10:	d1f3      	bne.n	4efa <__eqdf2+0x36>
    4f12:	2001      	movs	r0, #1
    4f14:	42be      	cmp	r6, r7
    4f16:	d1f0      	bne.n	4efa <__eqdf2+0x36>
    4f18:	45c8      	cmp	r8, r9
    4f1a:	d1ee      	bne.n	4efa <__eqdf2+0x36>
    4f1c:	4551      	cmp	r1, sl
    4f1e:	d007      	beq.n	4f30 <__eqdf2+0x6c>
    4f20:	2d00      	cmp	r5, #0
    4f22:	d1ea      	bne.n	4efa <__eqdf2+0x36>
    4f24:	4663      	mov	r3, ip
    4f26:	431e      	orrs	r6, r3
    4f28:	0030      	movs	r0, r6
    4f2a:	1e46      	subs	r6, r0, #1
    4f2c:	41b0      	sbcs	r0, r6
    4f2e:	e7e4      	b.n	4efa <__eqdf2+0x36>
    4f30:	2000      	movs	r0, #0
    4f32:	e7e2      	b.n	4efa <__eqdf2+0x36>
    4f34:	000007ff 	.word	0x000007ff

00004f38 <__gedf2>:
    4f38:	b5f0      	push	{r4, r5, r6, r7, lr}
    4f3a:	4645      	mov	r5, r8
    4f3c:	46de      	mov	lr, fp
    4f3e:	4657      	mov	r7, sl
    4f40:	464e      	mov	r6, r9
    4f42:	b5e0      	push	{r5, r6, r7, lr}
    4f44:	031f      	lsls	r7, r3, #12
    4f46:	0b3d      	lsrs	r5, r7, #12
    4f48:	4f2c      	ldr	r7, [pc, #176]	; (4ffc <__gedf2+0xc4>)
    4f4a:	030e      	lsls	r6, r1, #12
    4f4c:	004c      	lsls	r4, r1, #1
    4f4e:	46ab      	mov	fp, r5
    4f50:	005d      	lsls	r5, r3, #1
    4f52:	4684      	mov	ip, r0
    4f54:	0b36      	lsrs	r6, r6, #12
    4f56:	0d64      	lsrs	r4, r4, #21
    4f58:	0fc9      	lsrs	r1, r1, #31
    4f5a:	4690      	mov	r8, r2
    4f5c:	0d6d      	lsrs	r5, r5, #21
    4f5e:	0fdb      	lsrs	r3, r3, #31
    4f60:	42bc      	cmp	r4, r7
    4f62:	d02a      	beq.n	4fba <__gedf2+0x82>
    4f64:	4f25      	ldr	r7, [pc, #148]	; (4ffc <__gedf2+0xc4>)
    4f66:	42bd      	cmp	r5, r7
    4f68:	d02d      	beq.n	4fc6 <__gedf2+0x8e>
    4f6a:	2c00      	cmp	r4, #0
    4f6c:	d10f      	bne.n	4f8e <__gedf2+0x56>
    4f6e:	4330      	orrs	r0, r6
    4f70:	0007      	movs	r7, r0
    4f72:	4681      	mov	r9, r0
    4f74:	4278      	negs	r0, r7
    4f76:	4178      	adcs	r0, r7
    4f78:	b2c0      	uxtb	r0, r0
    4f7a:	2d00      	cmp	r5, #0
    4f7c:	d117      	bne.n	4fae <__gedf2+0x76>
    4f7e:	465f      	mov	r7, fp
    4f80:	433a      	orrs	r2, r7
    4f82:	d114      	bne.n	4fae <__gedf2+0x76>
    4f84:	464b      	mov	r3, r9
    4f86:	2000      	movs	r0, #0
    4f88:	2b00      	cmp	r3, #0
    4f8a:	d00a      	beq.n	4fa2 <__gedf2+0x6a>
    4f8c:	e006      	b.n	4f9c <__gedf2+0x64>
    4f8e:	2d00      	cmp	r5, #0
    4f90:	d102      	bne.n	4f98 <__gedf2+0x60>
    4f92:	4658      	mov	r0, fp
    4f94:	4302      	orrs	r2, r0
    4f96:	d001      	beq.n	4f9c <__gedf2+0x64>
    4f98:	4299      	cmp	r1, r3
    4f9a:	d018      	beq.n	4fce <__gedf2+0x96>
    4f9c:	4248      	negs	r0, r1
    4f9e:	2101      	movs	r1, #1
    4fa0:	4308      	orrs	r0, r1
    4fa2:	bc3c      	pop	{r2, r3, r4, r5}
    4fa4:	4690      	mov	r8, r2
    4fa6:	4699      	mov	r9, r3
    4fa8:	46a2      	mov	sl, r4
    4faa:	46ab      	mov	fp, r5
    4fac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4fae:	2800      	cmp	r0, #0
    4fb0:	d0f2      	beq.n	4f98 <__gedf2+0x60>
    4fb2:	2001      	movs	r0, #1
    4fb4:	3b01      	subs	r3, #1
    4fb6:	4318      	orrs	r0, r3
    4fb8:	e7f3      	b.n	4fa2 <__gedf2+0x6a>
    4fba:	0037      	movs	r7, r6
    4fbc:	4307      	orrs	r7, r0
    4fbe:	d0d1      	beq.n	4f64 <__gedf2+0x2c>
    4fc0:	2002      	movs	r0, #2
    4fc2:	4240      	negs	r0, r0
    4fc4:	e7ed      	b.n	4fa2 <__gedf2+0x6a>
    4fc6:	465f      	mov	r7, fp
    4fc8:	4317      	orrs	r7, r2
    4fca:	d0ce      	beq.n	4f6a <__gedf2+0x32>
    4fcc:	e7f8      	b.n	4fc0 <__gedf2+0x88>
    4fce:	42ac      	cmp	r4, r5
    4fd0:	dce4      	bgt.n	4f9c <__gedf2+0x64>
    4fd2:	da03      	bge.n	4fdc <__gedf2+0xa4>
    4fd4:	1e48      	subs	r0, r1, #1
    4fd6:	2101      	movs	r1, #1
    4fd8:	4308      	orrs	r0, r1
    4fda:	e7e2      	b.n	4fa2 <__gedf2+0x6a>
    4fdc:	455e      	cmp	r6, fp
    4fde:	d8dd      	bhi.n	4f9c <__gedf2+0x64>
    4fe0:	d006      	beq.n	4ff0 <__gedf2+0xb8>
    4fe2:	2000      	movs	r0, #0
    4fe4:	455e      	cmp	r6, fp
    4fe6:	d2dc      	bcs.n	4fa2 <__gedf2+0x6a>
    4fe8:	2301      	movs	r3, #1
    4fea:	1e48      	subs	r0, r1, #1
    4fec:	4318      	orrs	r0, r3
    4fee:	e7d8      	b.n	4fa2 <__gedf2+0x6a>
    4ff0:	45c4      	cmp	ip, r8
    4ff2:	d8d3      	bhi.n	4f9c <__gedf2+0x64>
    4ff4:	2000      	movs	r0, #0
    4ff6:	45c4      	cmp	ip, r8
    4ff8:	d3f6      	bcc.n	4fe8 <__gedf2+0xb0>
    4ffa:	e7d2      	b.n	4fa2 <__gedf2+0x6a>
    4ffc:	000007ff 	.word	0x000007ff

00005000 <__ledf2>:
    5000:	b5f0      	push	{r4, r5, r6, r7, lr}
    5002:	464e      	mov	r6, r9
    5004:	4645      	mov	r5, r8
    5006:	46de      	mov	lr, fp
    5008:	4657      	mov	r7, sl
    500a:	005c      	lsls	r4, r3, #1
    500c:	b5e0      	push	{r5, r6, r7, lr}
    500e:	031f      	lsls	r7, r3, #12
    5010:	0fdb      	lsrs	r3, r3, #31
    5012:	4699      	mov	r9, r3
    5014:	4b2a      	ldr	r3, [pc, #168]	; (50c0 <__ledf2+0xc0>)
    5016:	030e      	lsls	r6, r1, #12
    5018:	004d      	lsls	r5, r1, #1
    501a:	0fc9      	lsrs	r1, r1, #31
    501c:	4684      	mov	ip, r0
    501e:	0b36      	lsrs	r6, r6, #12
    5020:	0d6d      	lsrs	r5, r5, #21
    5022:	468b      	mov	fp, r1
    5024:	4690      	mov	r8, r2
    5026:	0b3f      	lsrs	r7, r7, #12
    5028:	0d64      	lsrs	r4, r4, #21
    502a:	429d      	cmp	r5, r3
    502c:	d020      	beq.n	5070 <__ledf2+0x70>
    502e:	4b24      	ldr	r3, [pc, #144]	; (50c0 <__ledf2+0xc0>)
    5030:	429c      	cmp	r4, r3
    5032:	d022      	beq.n	507a <__ledf2+0x7a>
    5034:	2d00      	cmp	r5, #0
    5036:	d112      	bne.n	505e <__ledf2+0x5e>
    5038:	4330      	orrs	r0, r6
    503a:	4243      	negs	r3, r0
    503c:	4143      	adcs	r3, r0
    503e:	b2db      	uxtb	r3, r3
    5040:	2c00      	cmp	r4, #0
    5042:	d01f      	beq.n	5084 <__ledf2+0x84>
    5044:	2b00      	cmp	r3, #0
    5046:	d00c      	beq.n	5062 <__ledf2+0x62>
    5048:	464b      	mov	r3, r9
    504a:	2001      	movs	r0, #1
    504c:	3b01      	subs	r3, #1
    504e:	4303      	orrs	r3, r0
    5050:	0018      	movs	r0, r3
    5052:	bc3c      	pop	{r2, r3, r4, r5}
    5054:	4690      	mov	r8, r2
    5056:	4699      	mov	r9, r3
    5058:	46a2      	mov	sl, r4
    505a:	46ab      	mov	fp, r5
    505c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    505e:	2c00      	cmp	r4, #0
    5060:	d016      	beq.n	5090 <__ledf2+0x90>
    5062:	45cb      	cmp	fp, r9
    5064:	d017      	beq.n	5096 <__ledf2+0x96>
    5066:	465b      	mov	r3, fp
    5068:	4259      	negs	r1, r3
    506a:	2301      	movs	r3, #1
    506c:	430b      	orrs	r3, r1
    506e:	e7ef      	b.n	5050 <__ledf2+0x50>
    5070:	0031      	movs	r1, r6
    5072:	2302      	movs	r3, #2
    5074:	4301      	orrs	r1, r0
    5076:	d1eb      	bne.n	5050 <__ledf2+0x50>
    5078:	e7d9      	b.n	502e <__ledf2+0x2e>
    507a:	0039      	movs	r1, r7
    507c:	2302      	movs	r3, #2
    507e:	4311      	orrs	r1, r2
    5080:	d1e6      	bne.n	5050 <__ledf2+0x50>
    5082:	e7d7      	b.n	5034 <__ledf2+0x34>
    5084:	433a      	orrs	r2, r7
    5086:	d1dd      	bne.n	5044 <__ledf2+0x44>
    5088:	2300      	movs	r3, #0
    508a:	2800      	cmp	r0, #0
    508c:	d0e0      	beq.n	5050 <__ledf2+0x50>
    508e:	e7ea      	b.n	5066 <__ledf2+0x66>
    5090:	433a      	orrs	r2, r7
    5092:	d1e6      	bne.n	5062 <__ledf2+0x62>
    5094:	e7e7      	b.n	5066 <__ledf2+0x66>
    5096:	42a5      	cmp	r5, r4
    5098:	dce5      	bgt.n	5066 <__ledf2+0x66>
    509a:	db05      	blt.n	50a8 <__ledf2+0xa8>
    509c:	42be      	cmp	r6, r7
    509e:	d8e2      	bhi.n	5066 <__ledf2+0x66>
    50a0:	d007      	beq.n	50b2 <__ledf2+0xb2>
    50a2:	2300      	movs	r3, #0
    50a4:	42be      	cmp	r6, r7
    50a6:	d2d3      	bcs.n	5050 <__ledf2+0x50>
    50a8:	4659      	mov	r1, fp
    50aa:	2301      	movs	r3, #1
    50ac:	3901      	subs	r1, #1
    50ae:	430b      	orrs	r3, r1
    50b0:	e7ce      	b.n	5050 <__ledf2+0x50>
    50b2:	45c4      	cmp	ip, r8
    50b4:	d8d7      	bhi.n	5066 <__ledf2+0x66>
    50b6:	2300      	movs	r3, #0
    50b8:	45c4      	cmp	ip, r8
    50ba:	d3f5      	bcc.n	50a8 <__ledf2+0xa8>
    50bc:	e7c8      	b.n	5050 <__ledf2+0x50>
    50be:	46c0      	nop			; (mov r8, r8)
    50c0:	000007ff 	.word	0x000007ff

000050c4 <__libc_init_array>:
    50c4:	b570      	push	{r4, r5, r6, lr}
    50c6:	2600      	movs	r6, #0
    50c8:	4d0c      	ldr	r5, [pc, #48]	; (50fc <__libc_init_array+0x38>)
    50ca:	4c0d      	ldr	r4, [pc, #52]	; (5100 <__libc_init_array+0x3c>)
    50cc:	1b64      	subs	r4, r4, r5
    50ce:	10a4      	asrs	r4, r4, #2
    50d0:	42a6      	cmp	r6, r4
    50d2:	d109      	bne.n	50e8 <__libc_init_array+0x24>
    50d4:	2600      	movs	r6, #0
    50d6:	f001 fd17 	bl	6b08 <_init>
    50da:	4d0a      	ldr	r5, [pc, #40]	; (5104 <__libc_init_array+0x40>)
    50dc:	4c0a      	ldr	r4, [pc, #40]	; (5108 <__libc_init_array+0x44>)
    50de:	1b64      	subs	r4, r4, r5
    50e0:	10a4      	asrs	r4, r4, #2
    50e2:	42a6      	cmp	r6, r4
    50e4:	d105      	bne.n	50f2 <__libc_init_array+0x2e>
    50e6:	bd70      	pop	{r4, r5, r6, pc}
    50e8:	00b3      	lsls	r3, r6, #2
    50ea:	58eb      	ldr	r3, [r5, r3]
    50ec:	4798      	blx	r3
    50ee:	3601      	adds	r6, #1
    50f0:	e7ee      	b.n	50d0 <__libc_init_array+0xc>
    50f2:	00b3      	lsls	r3, r6, #2
    50f4:	58eb      	ldr	r3, [r5, r3]
    50f6:	4798      	blx	r3
    50f8:	3601      	adds	r6, #1
    50fa:	e7f2      	b.n	50e2 <__libc_init_array+0x1e>
    50fc:	00006b14 	.word	0x00006b14
    5100:	00006b14 	.word	0x00006b14
    5104:	00006b14 	.word	0x00006b14
    5108:	00006b18 	.word	0x00006b18

0000510c <__itoa>:
    510c:	1e93      	subs	r3, r2, #2
    510e:	b510      	push	{r4, lr}
    5110:	000c      	movs	r4, r1
    5112:	2b22      	cmp	r3, #34	; 0x22
    5114:	d904      	bls.n	5120 <__itoa+0x14>
    5116:	2300      	movs	r3, #0
    5118:	001c      	movs	r4, r3
    511a:	700b      	strb	r3, [r1, #0]
    511c:	0020      	movs	r0, r4
    511e:	bd10      	pop	{r4, pc}
    5120:	2a0a      	cmp	r2, #10
    5122:	d109      	bne.n	5138 <__itoa+0x2c>
    5124:	2800      	cmp	r0, #0
    5126:	da07      	bge.n	5138 <__itoa+0x2c>
    5128:	232d      	movs	r3, #45	; 0x2d
    512a:	700b      	strb	r3, [r1, #0]
    512c:	2101      	movs	r1, #1
    512e:	4240      	negs	r0, r0
    5130:	1861      	adds	r1, r4, r1
    5132:	f000 f953 	bl	53dc <__utoa>
    5136:	e7f1      	b.n	511c <__itoa+0x10>
    5138:	2100      	movs	r1, #0
    513a:	e7f9      	b.n	5130 <__itoa+0x24>

0000513c <itoa>:
    513c:	b510      	push	{r4, lr}
    513e:	f7ff ffe5 	bl	510c <__itoa>
    5142:	bd10      	pop	{r4, pc}

00005144 <memcpy>:
    5144:	2300      	movs	r3, #0
    5146:	b510      	push	{r4, lr}
    5148:	429a      	cmp	r2, r3
    514a:	d100      	bne.n	514e <memcpy+0xa>
    514c:	bd10      	pop	{r4, pc}
    514e:	5ccc      	ldrb	r4, [r1, r3]
    5150:	54c4      	strb	r4, [r0, r3]
    5152:	3301      	adds	r3, #1
    5154:	e7f8      	b.n	5148 <memcpy+0x4>

00005156 <memset>:
    5156:	0003      	movs	r3, r0
    5158:	1882      	adds	r2, r0, r2
    515a:	4293      	cmp	r3, r2
    515c:	d100      	bne.n	5160 <memset+0xa>
    515e:	4770      	bx	lr
    5160:	7019      	strb	r1, [r3, #0]
    5162:	3301      	adds	r3, #1
    5164:	e7f9      	b.n	515a <memset+0x4>
	...

00005168 <iprintf>:
    5168:	b40f      	push	{r0, r1, r2, r3}
    516a:	4b0b      	ldr	r3, [pc, #44]	; (5198 <iprintf+0x30>)
    516c:	b513      	push	{r0, r1, r4, lr}
    516e:	681c      	ldr	r4, [r3, #0]
    5170:	2c00      	cmp	r4, #0
    5172:	d005      	beq.n	5180 <iprintf+0x18>
    5174:	69a3      	ldr	r3, [r4, #24]
    5176:	2b00      	cmp	r3, #0
    5178:	d102      	bne.n	5180 <iprintf+0x18>
    517a:	0020      	movs	r0, r4
    517c:	f000 fb2c 	bl	57d8 <__sinit>
    5180:	ab05      	add	r3, sp, #20
    5182:	9a04      	ldr	r2, [sp, #16]
    5184:	68a1      	ldr	r1, [r4, #8]
    5186:	0020      	movs	r0, r4
    5188:	9301      	str	r3, [sp, #4]
    518a:	f000 fcfb 	bl	5b84 <_vfiprintf_r>
    518e:	bc16      	pop	{r1, r2, r4}
    5190:	bc08      	pop	{r3}
    5192:	b004      	add	sp, #16
    5194:	4718      	bx	r3
    5196:	46c0      	nop			; (mov r8, r8)
    5198:	20000034 	.word	0x20000034

0000519c <_puts_r>:
    519c:	b570      	push	{r4, r5, r6, lr}
    519e:	0005      	movs	r5, r0
    51a0:	000e      	movs	r6, r1
    51a2:	2800      	cmp	r0, #0
    51a4:	d004      	beq.n	51b0 <_puts_r+0x14>
    51a6:	6983      	ldr	r3, [r0, #24]
    51a8:	2b00      	cmp	r3, #0
    51aa:	d101      	bne.n	51b0 <_puts_r+0x14>
    51ac:	f000 fb14 	bl	57d8 <__sinit>
    51b0:	69ab      	ldr	r3, [r5, #24]
    51b2:	68ac      	ldr	r4, [r5, #8]
    51b4:	2b00      	cmp	r3, #0
    51b6:	d102      	bne.n	51be <_puts_r+0x22>
    51b8:	0028      	movs	r0, r5
    51ba:	f000 fb0d 	bl	57d8 <__sinit>
    51be:	4b24      	ldr	r3, [pc, #144]	; (5250 <_puts_r+0xb4>)
    51c0:	429c      	cmp	r4, r3
    51c2:	d10f      	bne.n	51e4 <_puts_r+0x48>
    51c4:	686c      	ldr	r4, [r5, #4]
    51c6:	89a3      	ldrh	r3, [r4, #12]
    51c8:	071b      	lsls	r3, r3, #28
    51ca:	d502      	bpl.n	51d2 <_puts_r+0x36>
    51cc:	6923      	ldr	r3, [r4, #16]
    51ce:	2b00      	cmp	r3, #0
    51d0:	d120      	bne.n	5214 <_puts_r+0x78>
    51d2:	0021      	movs	r1, r4
    51d4:	0028      	movs	r0, r5
    51d6:	f000 f991 	bl	54fc <__swsetup_r>
    51da:	2800      	cmp	r0, #0
    51dc:	d01a      	beq.n	5214 <_puts_r+0x78>
    51de:	2001      	movs	r0, #1
    51e0:	4240      	negs	r0, r0
    51e2:	bd70      	pop	{r4, r5, r6, pc}
    51e4:	4b1b      	ldr	r3, [pc, #108]	; (5254 <_puts_r+0xb8>)
    51e6:	429c      	cmp	r4, r3
    51e8:	d101      	bne.n	51ee <_puts_r+0x52>
    51ea:	68ac      	ldr	r4, [r5, #8]
    51ec:	e7eb      	b.n	51c6 <_puts_r+0x2a>
    51ee:	4b1a      	ldr	r3, [pc, #104]	; (5258 <_puts_r+0xbc>)
    51f0:	429c      	cmp	r4, r3
    51f2:	d1e8      	bne.n	51c6 <_puts_r+0x2a>
    51f4:	68ec      	ldr	r4, [r5, #12]
    51f6:	e7e6      	b.n	51c6 <_puts_r+0x2a>
    51f8:	3b01      	subs	r3, #1
    51fa:	3601      	adds	r6, #1
    51fc:	60a3      	str	r3, [r4, #8]
    51fe:	2b00      	cmp	r3, #0
    5200:	da04      	bge.n	520c <_puts_r+0x70>
    5202:	69a2      	ldr	r2, [r4, #24]
    5204:	4293      	cmp	r3, r2
    5206:	db16      	blt.n	5236 <_puts_r+0x9a>
    5208:	290a      	cmp	r1, #10
    520a:	d014      	beq.n	5236 <_puts_r+0x9a>
    520c:	6823      	ldr	r3, [r4, #0]
    520e:	1c5a      	adds	r2, r3, #1
    5210:	6022      	str	r2, [r4, #0]
    5212:	7019      	strb	r1, [r3, #0]
    5214:	7831      	ldrb	r1, [r6, #0]
    5216:	68a3      	ldr	r3, [r4, #8]
    5218:	2900      	cmp	r1, #0
    521a:	d1ed      	bne.n	51f8 <_puts_r+0x5c>
    521c:	3b01      	subs	r3, #1
    521e:	60a3      	str	r3, [r4, #8]
    5220:	2b00      	cmp	r3, #0
    5222:	da0f      	bge.n	5244 <_puts_r+0xa8>
    5224:	0022      	movs	r2, r4
    5226:	310a      	adds	r1, #10
    5228:	0028      	movs	r0, r5
    522a:	f000 f911 	bl	5450 <__swbuf_r>
    522e:	1c43      	adds	r3, r0, #1
    5230:	d0d5      	beq.n	51de <_puts_r+0x42>
    5232:	200a      	movs	r0, #10
    5234:	e7d5      	b.n	51e2 <_puts_r+0x46>
    5236:	0022      	movs	r2, r4
    5238:	0028      	movs	r0, r5
    523a:	f000 f909 	bl	5450 <__swbuf_r>
    523e:	1c43      	adds	r3, r0, #1
    5240:	d1e8      	bne.n	5214 <_puts_r+0x78>
    5242:	e7cc      	b.n	51de <_puts_r+0x42>
    5244:	200a      	movs	r0, #10
    5246:	6823      	ldr	r3, [r4, #0]
    5248:	1c5a      	adds	r2, r3, #1
    524a:	6022      	str	r2, [r4, #0]
    524c:	7018      	strb	r0, [r3, #0]
    524e:	e7c8      	b.n	51e2 <_puts_r+0x46>
    5250:	00006a94 	.word	0x00006a94
    5254:	00006ab4 	.word	0x00006ab4
    5258:	00006a74 	.word	0x00006a74

0000525c <puts>:
    525c:	b510      	push	{r4, lr}
    525e:	4b03      	ldr	r3, [pc, #12]	; (526c <puts+0x10>)
    5260:	0001      	movs	r1, r0
    5262:	6818      	ldr	r0, [r3, #0]
    5264:	f7ff ff9a 	bl	519c <_puts_r>
    5268:	bd10      	pop	{r4, pc}
    526a:	46c0      	nop			; (mov r8, r8)
    526c:	20000034 	.word	0x20000034

00005270 <setbuf>:
    5270:	424a      	negs	r2, r1
    5272:	414a      	adcs	r2, r1
    5274:	2380      	movs	r3, #128	; 0x80
    5276:	b510      	push	{r4, lr}
    5278:	0052      	lsls	r2, r2, #1
    527a:	00db      	lsls	r3, r3, #3
    527c:	f000 f802 	bl	5284 <setvbuf>
    5280:	bd10      	pop	{r4, pc}
	...

00005284 <setvbuf>:
    5284:	b5f0      	push	{r4, r5, r6, r7, lr}
    5286:	001d      	movs	r5, r3
    5288:	4b4f      	ldr	r3, [pc, #316]	; (53c8 <setvbuf+0x144>)
    528a:	b085      	sub	sp, #20
    528c:	681e      	ldr	r6, [r3, #0]
    528e:	0004      	movs	r4, r0
    5290:	000f      	movs	r7, r1
    5292:	9200      	str	r2, [sp, #0]
    5294:	2e00      	cmp	r6, #0
    5296:	d005      	beq.n	52a4 <setvbuf+0x20>
    5298:	69b3      	ldr	r3, [r6, #24]
    529a:	2b00      	cmp	r3, #0
    529c:	d102      	bne.n	52a4 <setvbuf+0x20>
    529e:	0030      	movs	r0, r6
    52a0:	f000 fa9a 	bl	57d8 <__sinit>
    52a4:	4b49      	ldr	r3, [pc, #292]	; (53cc <setvbuf+0x148>)
    52a6:	429c      	cmp	r4, r3
    52a8:	d150      	bne.n	534c <setvbuf+0xc8>
    52aa:	6874      	ldr	r4, [r6, #4]
    52ac:	9b00      	ldr	r3, [sp, #0]
    52ae:	2b02      	cmp	r3, #2
    52b0:	d005      	beq.n	52be <setvbuf+0x3a>
    52b2:	2b01      	cmp	r3, #1
    52b4:	d900      	bls.n	52b8 <setvbuf+0x34>
    52b6:	e084      	b.n	53c2 <setvbuf+0x13e>
    52b8:	2d00      	cmp	r5, #0
    52ba:	da00      	bge.n	52be <setvbuf+0x3a>
    52bc:	e081      	b.n	53c2 <setvbuf+0x13e>
    52be:	0021      	movs	r1, r4
    52c0:	0030      	movs	r0, r6
    52c2:	f000 fa1b 	bl	56fc <_fflush_r>
    52c6:	6b61      	ldr	r1, [r4, #52]	; 0x34
    52c8:	2900      	cmp	r1, #0
    52ca:	d008      	beq.n	52de <setvbuf+0x5a>
    52cc:	0023      	movs	r3, r4
    52ce:	3344      	adds	r3, #68	; 0x44
    52d0:	4299      	cmp	r1, r3
    52d2:	d002      	beq.n	52da <setvbuf+0x56>
    52d4:	0030      	movs	r0, r6
    52d6:	f000 fb85 	bl	59e4 <_free_r>
    52da:	2300      	movs	r3, #0
    52dc:	6363      	str	r3, [r4, #52]	; 0x34
    52de:	2300      	movs	r3, #0
    52e0:	61a3      	str	r3, [r4, #24]
    52e2:	6063      	str	r3, [r4, #4]
    52e4:	89a3      	ldrh	r3, [r4, #12]
    52e6:	061b      	lsls	r3, r3, #24
    52e8:	d503      	bpl.n	52f2 <setvbuf+0x6e>
    52ea:	6921      	ldr	r1, [r4, #16]
    52ec:	0030      	movs	r0, r6
    52ee:	f000 fb79 	bl	59e4 <_free_r>
    52f2:	89a3      	ldrh	r3, [r4, #12]
    52f4:	4a36      	ldr	r2, [pc, #216]	; (53d0 <setvbuf+0x14c>)
    52f6:	4013      	ands	r3, r2
    52f8:	81a3      	strh	r3, [r4, #12]
    52fa:	9b00      	ldr	r3, [sp, #0]
    52fc:	2b02      	cmp	r3, #2
    52fe:	d05a      	beq.n	53b6 <setvbuf+0x132>
    5300:	ab03      	add	r3, sp, #12
    5302:	aa02      	add	r2, sp, #8
    5304:	0021      	movs	r1, r4
    5306:	0030      	movs	r0, r6
    5308:	f000 fafc 	bl	5904 <__swhatbuf_r>
    530c:	89a3      	ldrh	r3, [r4, #12]
    530e:	4318      	orrs	r0, r3
    5310:	81a0      	strh	r0, [r4, #12]
    5312:	2d00      	cmp	r5, #0
    5314:	d124      	bne.n	5360 <setvbuf+0xdc>
    5316:	9d02      	ldr	r5, [sp, #8]
    5318:	0028      	movs	r0, r5
    531a:	f000 fb59 	bl	59d0 <malloc>
    531e:	9501      	str	r5, [sp, #4]
    5320:	1e07      	subs	r7, r0, #0
    5322:	d142      	bne.n	53aa <setvbuf+0x126>
    5324:	9b02      	ldr	r3, [sp, #8]
    5326:	9301      	str	r3, [sp, #4]
    5328:	42ab      	cmp	r3, r5
    532a:	d139      	bne.n	53a0 <setvbuf+0x11c>
    532c:	2001      	movs	r0, #1
    532e:	4240      	negs	r0, r0
    5330:	2302      	movs	r3, #2
    5332:	89a2      	ldrh	r2, [r4, #12]
    5334:	4313      	orrs	r3, r2
    5336:	81a3      	strh	r3, [r4, #12]
    5338:	2300      	movs	r3, #0
    533a:	60a3      	str	r3, [r4, #8]
    533c:	0023      	movs	r3, r4
    533e:	3347      	adds	r3, #71	; 0x47
    5340:	6023      	str	r3, [r4, #0]
    5342:	6123      	str	r3, [r4, #16]
    5344:	2301      	movs	r3, #1
    5346:	6163      	str	r3, [r4, #20]
    5348:	b005      	add	sp, #20
    534a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    534c:	4b21      	ldr	r3, [pc, #132]	; (53d4 <setvbuf+0x150>)
    534e:	429c      	cmp	r4, r3
    5350:	d101      	bne.n	5356 <setvbuf+0xd2>
    5352:	68b4      	ldr	r4, [r6, #8]
    5354:	e7aa      	b.n	52ac <setvbuf+0x28>
    5356:	4b20      	ldr	r3, [pc, #128]	; (53d8 <setvbuf+0x154>)
    5358:	429c      	cmp	r4, r3
    535a:	d1a7      	bne.n	52ac <setvbuf+0x28>
    535c:	68f4      	ldr	r4, [r6, #12]
    535e:	e7a5      	b.n	52ac <setvbuf+0x28>
    5360:	2f00      	cmp	r7, #0
    5362:	d0d9      	beq.n	5318 <setvbuf+0x94>
    5364:	69b3      	ldr	r3, [r6, #24]
    5366:	2b00      	cmp	r3, #0
    5368:	d102      	bne.n	5370 <setvbuf+0xec>
    536a:	0030      	movs	r0, r6
    536c:	f000 fa34 	bl	57d8 <__sinit>
    5370:	9b00      	ldr	r3, [sp, #0]
    5372:	2b01      	cmp	r3, #1
    5374:	d103      	bne.n	537e <setvbuf+0xfa>
    5376:	89a3      	ldrh	r3, [r4, #12]
    5378:	9a00      	ldr	r2, [sp, #0]
    537a:	431a      	orrs	r2, r3
    537c:	81a2      	strh	r2, [r4, #12]
    537e:	2008      	movs	r0, #8
    5380:	89a3      	ldrh	r3, [r4, #12]
    5382:	6027      	str	r7, [r4, #0]
    5384:	6127      	str	r7, [r4, #16]
    5386:	6165      	str	r5, [r4, #20]
    5388:	4018      	ands	r0, r3
    538a:	d018      	beq.n	53be <setvbuf+0x13a>
    538c:	2001      	movs	r0, #1
    538e:	4018      	ands	r0, r3
    5390:	2300      	movs	r3, #0
    5392:	4298      	cmp	r0, r3
    5394:	d011      	beq.n	53ba <setvbuf+0x136>
    5396:	426d      	negs	r5, r5
    5398:	60a3      	str	r3, [r4, #8]
    539a:	61a5      	str	r5, [r4, #24]
    539c:	0018      	movs	r0, r3
    539e:	e7d3      	b.n	5348 <setvbuf+0xc4>
    53a0:	9801      	ldr	r0, [sp, #4]
    53a2:	f000 fb15 	bl	59d0 <malloc>
    53a6:	1e07      	subs	r7, r0, #0
    53a8:	d0c0      	beq.n	532c <setvbuf+0xa8>
    53aa:	2380      	movs	r3, #128	; 0x80
    53ac:	89a2      	ldrh	r2, [r4, #12]
    53ae:	9d01      	ldr	r5, [sp, #4]
    53b0:	4313      	orrs	r3, r2
    53b2:	81a3      	strh	r3, [r4, #12]
    53b4:	e7d6      	b.n	5364 <setvbuf+0xe0>
    53b6:	2000      	movs	r0, #0
    53b8:	e7ba      	b.n	5330 <setvbuf+0xac>
    53ba:	60a5      	str	r5, [r4, #8]
    53bc:	e7c4      	b.n	5348 <setvbuf+0xc4>
    53be:	60a0      	str	r0, [r4, #8]
    53c0:	e7c2      	b.n	5348 <setvbuf+0xc4>
    53c2:	2001      	movs	r0, #1
    53c4:	4240      	negs	r0, r0
    53c6:	e7bf      	b.n	5348 <setvbuf+0xc4>
    53c8:	20000034 	.word	0x20000034
    53cc:	00006a94 	.word	0x00006a94
    53d0:	fffff35c 	.word	0xfffff35c
    53d4:	00006ab4 	.word	0x00006ab4
    53d8:	00006a74 	.word	0x00006a74

000053dc <__utoa>:
    53dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    53de:	0017      	movs	r7, r2
    53e0:	b08f      	sub	sp, #60	; 0x3c
    53e2:	2225      	movs	r2, #37	; 0x25
    53e4:	0006      	movs	r6, r0
    53e6:	000d      	movs	r5, r1
    53e8:	a804      	add	r0, sp, #16
    53ea:	4918      	ldr	r1, [pc, #96]	; (544c <__utoa+0x70>)
    53ec:	f7ff feaa 	bl	5144 <memcpy>
    53f0:	aa04      	add	r2, sp, #16
    53f2:	1ebb      	subs	r3, r7, #2
    53f4:	2400      	movs	r4, #0
    53f6:	9203      	str	r2, [sp, #12]
    53f8:	2b22      	cmp	r3, #34	; 0x22
    53fa:	d905      	bls.n	5408 <__utoa+0x2c>
    53fc:	702c      	strb	r4, [r5, #0]
    53fe:	0025      	movs	r5, r4
    5400:	0028      	movs	r0, r5
    5402:	b00f      	add	sp, #60	; 0x3c
    5404:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5406:	9c01      	ldr	r4, [sp, #4]
    5408:	1c63      	adds	r3, r4, #1
    540a:	9301      	str	r3, [sp, #4]
    540c:	18eb      	adds	r3, r5, r3
    540e:	9300      	str	r3, [sp, #0]
    5410:	0030      	movs	r0, r6
    5412:	3b01      	subs	r3, #1
    5414:	0039      	movs	r1, r7
    5416:	9302      	str	r3, [sp, #8]
    5418:	f7fe fb14 	bl	3a44 <__aeabi_uidivmod>
    541c:	9b03      	ldr	r3, [sp, #12]
    541e:	9a02      	ldr	r2, [sp, #8]
    5420:	5c5b      	ldrb	r3, [r3, r1]
    5422:	0030      	movs	r0, r6
    5424:	7013      	strb	r3, [r2, #0]
    5426:	0039      	movs	r1, r7
    5428:	f7fe fa86 	bl	3938 <__udivsi3>
    542c:	1e06      	subs	r6, r0, #0
    542e:	d1ea      	bne.n	5406 <__utoa+0x2a>
    5430:	9b00      	ldr	r3, [sp, #0]
    5432:	7018      	strb	r0, [r3, #0]
    5434:	002b      	movs	r3, r5
    5436:	1b5a      	subs	r2, r3, r5
    5438:	4294      	cmp	r4, r2
    543a:	dde1      	ble.n	5400 <__utoa+0x24>
    543c:	781a      	ldrb	r2, [r3, #0]
    543e:	5d29      	ldrb	r1, [r5, r4]
    5440:	7019      	strb	r1, [r3, #0]
    5442:	552a      	strb	r2, [r5, r4]
    5444:	3301      	adds	r3, #1
    5446:	3c01      	subs	r4, #1
    5448:	e7f5      	b.n	5436 <__utoa+0x5a>
    544a:	46c0      	nop			; (mov r8, r8)
    544c:	00006a4c 	.word	0x00006a4c

00005450 <__swbuf_r>:
    5450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5452:	0005      	movs	r5, r0
    5454:	000e      	movs	r6, r1
    5456:	0014      	movs	r4, r2
    5458:	2800      	cmp	r0, #0
    545a:	d004      	beq.n	5466 <__swbuf_r+0x16>
    545c:	6983      	ldr	r3, [r0, #24]
    545e:	2b00      	cmp	r3, #0
    5460:	d101      	bne.n	5466 <__swbuf_r+0x16>
    5462:	f000 f9b9 	bl	57d8 <__sinit>
    5466:	4b22      	ldr	r3, [pc, #136]	; (54f0 <__swbuf_r+0xa0>)
    5468:	429c      	cmp	r4, r3
    546a:	d12d      	bne.n	54c8 <__swbuf_r+0x78>
    546c:	686c      	ldr	r4, [r5, #4]
    546e:	69a3      	ldr	r3, [r4, #24]
    5470:	60a3      	str	r3, [r4, #8]
    5472:	89a3      	ldrh	r3, [r4, #12]
    5474:	071b      	lsls	r3, r3, #28
    5476:	d531      	bpl.n	54dc <__swbuf_r+0x8c>
    5478:	6923      	ldr	r3, [r4, #16]
    547a:	2b00      	cmp	r3, #0
    547c:	d02e      	beq.n	54dc <__swbuf_r+0x8c>
    547e:	6823      	ldr	r3, [r4, #0]
    5480:	6922      	ldr	r2, [r4, #16]
    5482:	b2f7      	uxtb	r7, r6
    5484:	1a98      	subs	r0, r3, r2
    5486:	6963      	ldr	r3, [r4, #20]
    5488:	b2f6      	uxtb	r6, r6
    548a:	4298      	cmp	r0, r3
    548c:	db05      	blt.n	549a <__swbuf_r+0x4a>
    548e:	0021      	movs	r1, r4
    5490:	0028      	movs	r0, r5
    5492:	f000 f933 	bl	56fc <_fflush_r>
    5496:	2800      	cmp	r0, #0
    5498:	d126      	bne.n	54e8 <__swbuf_r+0x98>
    549a:	68a3      	ldr	r3, [r4, #8]
    549c:	3001      	adds	r0, #1
    549e:	3b01      	subs	r3, #1
    54a0:	60a3      	str	r3, [r4, #8]
    54a2:	6823      	ldr	r3, [r4, #0]
    54a4:	1c5a      	adds	r2, r3, #1
    54a6:	6022      	str	r2, [r4, #0]
    54a8:	701f      	strb	r7, [r3, #0]
    54aa:	6963      	ldr	r3, [r4, #20]
    54ac:	4298      	cmp	r0, r3
    54ae:	d004      	beq.n	54ba <__swbuf_r+0x6a>
    54b0:	89a3      	ldrh	r3, [r4, #12]
    54b2:	07db      	lsls	r3, r3, #31
    54b4:	d51a      	bpl.n	54ec <__swbuf_r+0x9c>
    54b6:	2e0a      	cmp	r6, #10
    54b8:	d118      	bne.n	54ec <__swbuf_r+0x9c>
    54ba:	0021      	movs	r1, r4
    54bc:	0028      	movs	r0, r5
    54be:	f000 f91d 	bl	56fc <_fflush_r>
    54c2:	2800      	cmp	r0, #0
    54c4:	d012      	beq.n	54ec <__swbuf_r+0x9c>
    54c6:	e00f      	b.n	54e8 <__swbuf_r+0x98>
    54c8:	4b0a      	ldr	r3, [pc, #40]	; (54f4 <__swbuf_r+0xa4>)
    54ca:	429c      	cmp	r4, r3
    54cc:	d101      	bne.n	54d2 <__swbuf_r+0x82>
    54ce:	68ac      	ldr	r4, [r5, #8]
    54d0:	e7cd      	b.n	546e <__swbuf_r+0x1e>
    54d2:	4b09      	ldr	r3, [pc, #36]	; (54f8 <__swbuf_r+0xa8>)
    54d4:	429c      	cmp	r4, r3
    54d6:	d1ca      	bne.n	546e <__swbuf_r+0x1e>
    54d8:	68ec      	ldr	r4, [r5, #12]
    54da:	e7c8      	b.n	546e <__swbuf_r+0x1e>
    54dc:	0021      	movs	r1, r4
    54de:	0028      	movs	r0, r5
    54e0:	f000 f80c 	bl	54fc <__swsetup_r>
    54e4:	2800      	cmp	r0, #0
    54e6:	d0ca      	beq.n	547e <__swbuf_r+0x2e>
    54e8:	2601      	movs	r6, #1
    54ea:	4276      	negs	r6, r6
    54ec:	0030      	movs	r0, r6
    54ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    54f0:	00006a94 	.word	0x00006a94
    54f4:	00006ab4 	.word	0x00006ab4
    54f8:	00006a74 	.word	0x00006a74

000054fc <__swsetup_r>:
    54fc:	4b36      	ldr	r3, [pc, #216]	; (55d8 <__swsetup_r+0xdc>)
    54fe:	b570      	push	{r4, r5, r6, lr}
    5500:	681d      	ldr	r5, [r3, #0]
    5502:	0006      	movs	r6, r0
    5504:	000c      	movs	r4, r1
    5506:	2d00      	cmp	r5, #0
    5508:	d005      	beq.n	5516 <__swsetup_r+0x1a>
    550a:	69ab      	ldr	r3, [r5, #24]
    550c:	2b00      	cmp	r3, #0
    550e:	d102      	bne.n	5516 <__swsetup_r+0x1a>
    5510:	0028      	movs	r0, r5
    5512:	f000 f961 	bl	57d8 <__sinit>
    5516:	4b31      	ldr	r3, [pc, #196]	; (55dc <__swsetup_r+0xe0>)
    5518:	429c      	cmp	r4, r3
    551a:	d10f      	bne.n	553c <__swsetup_r+0x40>
    551c:	686c      	ldr	r4, [r5, #4]
    551e:	230c      	movs	r3, #12
    5520:	5ee2      	ldrsh	r2, [r4, r3]
    5522:	b293      	uxth	r3, r2
    5524:	0719      	lsls	r1, r3, #28
    5526:	d42d      	bmi.n	5584 <__swsetup_r+0x88>
    5528:	06d9      	lsls	r1, r3, #27
    552a:	d411      	bmi.n	5550 <__swsetup_r+0x54>
    552c:	2309      	movs	r3, #9
    552e:	2001      	movs	r0, #1
    5530:	6033      	str	r3, [r6, #0]
    5532:	3337      	adds	r3, #55	; 0x37
    5534:	4313      	orrs	r3, r2
    5536:	81a3      	strh	r3, [r4, #12]
    5538:	4240      	negs	r0, r0
    553a:	bd70      	pop	{r4, r5, r6, pc}
    553c:	4b28      	ldr	r3, [pc, #160]	; (55e0 <__swsetup_r+0xe4>)
    553e:	429c      	cmp	r4, r3
    5540:	d101      	bne.n	5546 <__swsetup_r+0x4a>
    5542:	68ac      	ldr	r4, [r5, #8]
    5544:	e7eb      	b.n	551e <__swsetup_r+0x22>
    5546:	4b27      	ldr	r3, [pc, #156]	; (55e4 <__swsetup_r+0xe8>)
    5548:	429c      	cmp	r4, r3
    554a:	d1e8      	bne.n	551e <__swsetup_r+0x22>
    554c:	68ec      	ldr	r4, [r5, #12]
    554e:	e7e6      	b.n	551e <__swsetup_r+0x22>
    5550:	075b      	lsls	r3, r3, #29
    5552:	d513      	bpl.n	557c <__swsetup_r+0x80>
    5554:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5556:	2900      	cmp	r1, #0
    5558:	d008      	beq.n	556c <__swsetup_r+0x70>
    555a:	0023      	movs	r3, r4
    555c:	3344      	adds	r3, #68	; 0x44
    555e:	4299      	cmp	r1, r3
    5560:	d002      	beq.n	5568 <__swsetup_r+0x6c>
    5562:	0030      	movs	r0, r6
    5564:	f000 fa3e 	bl	59e4 <_free_r>
    5568:	2300      	movs	r3, #0
    556a:	6363      	str	r3, [r4, #52]	; 0x34
    556c:	2224      	movs	r2, #36	; 0x24
    556e:	89a3      	ldrh	r3, [r4, #12]
    5570:	4393      	bics	r3, r2
    5572:	81a3      	strh	r3, [r4, #12]
    5574:	2300      	movs	r3, #0
    5576:	6063      	str	r3, [r4, #4]
    5578:	6923      	ldr	r3, [r4, #16]
    557a:	6023      	str	r3, [r4, #0]
    557c:	2308      	movs	r3, #8
    557e:	89a2      	ldrh	r2, [r4, #12]
    5580:	4313      	orrs	r3, r2
    5582:	81a3      	strh	r3, [r4, #12]
    5584:	6923      	ldr	r3, [r4, #16]
    5586:	2b00      	cmp	r3, #0
    5588:	d10b      	bne.n	55a2 <__swsetup_r+0xa6>
    558a:	21a0      	movs	r1, #160	; 0xa0
    558c:	2280      	movs	r2, #128	; 0x80
    558e:	89a3      	ldrh	r3, [r4, #12]
    5590:	0089      	lsls	r1, r1, #2
    5592:	0092      	lsls	r2, r2, #2
    5594:	400b      	ands	r3, r1
    5596:	4293      	cmp	r3, r2
    5598:	d003      	beq.n	55a2 <__swsetup_r+0xa6>
    559a:	0021      	movs	r1, r4
    559c:	0030      	movs	r0, r6
    559e:	f000 f9d9 	bl	5954 <__smakebuf_r>
    55a2:	2301      	movs	r3, #1
    55a4:	89a2      	ldrh	r2, [r4, #12]
    55a6:	4013      	ands	r3, r2
    55a8:	d011      	beq.n	55ce <__swsetup_r+0xd2>
    55aa:	2300      	movs	r3, #0
    55ac:	60a3      	str	r3, [r4, #8]
    55ae:	6963      	ldr	r3, [r4, #20]
    55b0:	425b      	negs	r3, r3
    55b2:	61a3      	str	r3, [r4, #24]
    55b4:	2000      	movs	r0, #0
    55b6:	6923      	ldr	r3, [r4, #16]
    55b8:	4283      	cmp	r3, r0
    55ba:	d1be      	bne.n	553a <__swsetup_r+0x3e>
    55bc:	230c      	movs	r3, #12
    55be:	5ee2      	ldrsh	r2, [r4, r3]
    55c0:	0613      	lsls	r3, r2, #24
    55c2:	d5ba      	bpl.n	553a <__swsetup_r+0x3e>
    55c4:	2340      	movs	r3, #64	; 0x40
    55c6:	4313      	orrs	r3, r2
    55c8:	81a3      	strh	r3, [r4, #12]
    55ca:	3801      	subs	r0, #1
    55cc:	e7b5      	b.n	553a <__swsetup_r+0x3e>
    55ce:	0792      	lsls	r2, r2, #30
    55d0:	d400      	bmi.n	55d4 <__swsetup_r+0xd8>
    55d2:	6963      	ldr	r3, [r4, #20]
    55d4:	60a3      	str	r3, [r4, #8]
    55d6:	e7ed      	b.n	55b4 <__swsetup_r+0xb8>
    55d8:	20000034 	.word	0x20000034
    55dc:	00006a94 	.word	0x00006a94
    55e0:	00006ab4 	.word	0x00006ab4
    55e4:	00006a74 	.word	0x00006a74

000055e8 <__sflush_r>:
    55e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    55ea:	898a      	ldrh	r2, [r1, #12]
    55ec:	0005      	movs	r5, r0
    55ee:	000c      	movs	r4, r1
    55f0:	0713      	lsls	r3, r2, #28
    55f2:	d460      	bmi.n	56b6 <__sflush_r+0xce>
    55f4:	684b      	ldr	r3, [r1, #4]
    55f6:	2b00      	cmp	r3, #0
    55f8:	dc04      	bgt.n	5604 <__sflush_r+0x1c>
    55fa:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    55fc:	2b00      	cmp	r3, #0
    55fe:	dc01      	bgt.n	5604 <__sflush_r+0x1c>
    5600:	2000      	movs	r0, #0
    5602:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    5604:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    5606:	2f00      	cmp	r7, #0
    5608:	d0fa      	beq.n	5600 <__sflush_r+0x18>
    560a:	2300      	movs	r3, #0
    560c:	682e      	ldr	r6, [r5, #0]
    560e:	602b      	str	r3, [r5, #0]
    5610:	2380      	movs	r3, #128	; 0x80
    5612:	015b      	lsls	r3, r3, #5
    5614:	401a      	ands	r2, r3
    5616:	d034      	beq.n	5682 <__sflush_r+0x9a>
    5618:	6d60      	ldr	r0, [r4, #84]	; 0x54
    561a:	89a3      	ldrh	r3, [r4, #12]
    561c:	075b      	lsls	r3, r3, #29
    561e:	d506      	bpl.n	562e <__sflush_r+0x46>
    5620:	6863      	ldr	r3, [r4, #4]
    5622:	1ac0      	subs	r0, r0, r3
    5624:	6b63      	ldr	r3, [r4, #52]	; 0x34
    5626:	2b00      	cmp	r3, #0
    5628:	d001      	beq.n	562e <__sflush_r+0x46>
    562a:	6c23      	ldr	r3, [r4, #64]	; 0x40
    562c:	1ac0      	subs	r0, r0, r3
    562e:	0002      	movs	r2, r0
    5630:	6a21      	ldr	r1, [r4, #32]
    5632:	2300      	movs	r3, #0
    5634:	0028      	movs	r0, r5
    5636:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    5638:	47b8      	blx	r7
    563a:	89a1      	ldrh	r1, [r4, #12]
    563c:	1c43      	adds	r3, r0, #1
    563e:	d106      	bne.n	564e <__sflush_r+0x66>
    5640:	682b      	ldr	r3, [r5, #0]
    5642:	2b1d      	cmp	r3, #29
    5644:	d831      	bhi.n	56aa <__sflush_r+0xc2>
    5646:	4a2c      	ldr	r2, [pc, #176]	; (56f8 <__sflush_r+0x110>)
    5648:	40da      	lsrs	r2, r3
    564a:	07d3      	lsls	r3, r2, #31
    564c:	d52d      	bpl.n	56aa <__sflush_r+0xc2>
    564e:	2300      	movs	r3, #0
    5650:	6063      	str	r3, [r4, #4]
    5652:	6923      	ldr	r3, [r4, #16]
    5654:	6023      	str	r3, [r4, #0]
    5656:	04cb      	lsls	r3, r1, #19
    5658:	d505      	bpl.n	5666 <__sflush_r+0x7e>
    565a:	1c43      	adds	r3, r0, #1
    565c:	d102      	bne.n	5664 <__sflush_r+0x7c>
    565e:	682b      	ldr	r3, [r5, #0]
    5660:	2b00      	cmp	r3, #0
    5662:	d100      	bne.n	5666 <__sflush_r+0x7e>
    5664:	6560      	str	r0, [r4, #84]	; 0x54
    5666:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5668:	602e      	str	r6, [r5, #0]
    566a:	2900      	cmp	r1, #0
    566c:	d0c8      	beq.n	5600 <__sflush_r+0x18>
    566e:	0023      	movs	r3, r4
    5670:	3344      	adds	r3, #68	; 0x44
    5672:	4299      	cmp	r1, r3
    5674:	d002      	beq.n	567c <__sflush_r+0x94>
    5676:	0028      	movs	r0, r5
    5678:	f000 f9b4 	bl	59e4 <_free_r>
    567c:	2000      	movs	r0, #0
    567e:	6360      	str	r0, [r4, #52]	; 0x34
    5680:	e7bf      	b.n	5602 <__sflush_r+0x1a>
    5682:	2301      	movs	r3, #1
    5684:	6a21      	ldr	r1, [r4, #32]
    5686:	0028      	movs	r0, r5
    5688:	47b8      	blx	r7
    568a:	1c43      	adds	r3, r0, #1
    568c:	d1c5      	bne.n	561a <__sflush_r+0x32>
    568e:	682b      	ldr	r3, [r5, #0]
    5690:	2b00      	cmp	r3, #0
    5692:	d0c2      	beq.n	561a <__sflush_r+0x32>
    5694:	2b1d      	cmp	r3, #29
    5696:	d001      	beq.n	569c <__sflush_r+0xb4>
    5698:	2b16      	cmp	r3, #22
    569a:	d101      	bne.n	56a0 <__sflush_r+0xb8>
    569c:	602e      	str	r6, [r5, #0]
    569e:	e7af      	b.n	5600 <__sflush_r+0x18>
    56a0:	2340      	movs	r3, #64	; 0x40
    56a2:	89a2      	ldrh	r2, [r4, #12]
    56a4:	4313      	orrs	r3, r2
    56a6:	81a3      	strh	r3, [r4, #12]
    56a8:	e7ab      	b.n	5602 <__sflush_r+0x1a>
    56aa:	2340      	movs	r3, #64	; 0x40
    56ac:	430b      	orrs	r3, r1
    56ae:	2001      	movs	r0, #1
    56b0:	81a3      	strh	r3, [r4, #12]
    56b2:	4240      	negs	r0, r0
    56b4:	e7a5      	b.n	5602 <__sflush_r+0x1a>
    56b6:	690f      	ldr	r7, [r1, #16]
    56b8:	2f00      	cmp	r7, #0
    56ba:	d0a1      	beq.n	5600 <__sflush_r+0x18>
    56bc:	680b      	ldr	r3, [r1, #0]
    56be:	600f      	str	r7, [r1, #0]
    56c0:	1bdb      	subs	r3, r3, r7
    56c2:	9301      	str	r3, [sp, #4]
    56c4:	2300      	movs	r3, #0
    56c6:	0792      	lsls	r2, r2, #30
    56c8:	d100      	bne.n	56cc <__sflush_r+0xe4>
    56ca:	694b      	ldr	r3, [r1, #20]
    56cc:	60a3      	str	r3, [r4, #8]
    56ce:	9b01      	ldr	r3, [sp, #4]
    56d0:	2b00      	cmp	r3, #0
    56d2:	dc00      	bgt.n	56d6 <__sflush_r+0xee>
    56d4:	e794      	b.n	5600 <__sflush_r+0x18>
    56d6:	9b01      	ldr	r3, [sp, #4]
    56d8:	003a      	movs	r2, r7
    56da:	6a21      	ldr	r1, [r4, #32]
    56dc:	0028      	movs	r0, r5
    56de:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    56e0:	47b0      	blx	r6
    56e2:	2800      	cmp	r0, #0
    56e4:	dc03      	bgt.n	56ee <__sflush_r+0x106>
    56e6:	2340      	movs	r3, #64	; 0x40
    56e8:	89a2      	ldrh	r2, [r4, #12]
    56ea:	4313      	orrs	r3, r2
    56ec:	e7df      	b.n	56ae <__sflush_r+0xc6>
    56ee:	9b01      	ldr	r3, [sp, #4]
    56f0:	183f      	adds	r7, r7, r0
    56f2:	1a1b      	subs	r3, r3, r0
    56f4:	9301      	str	r3, [sp, #4]
    56f6:	e7ea      	b.n	56ce <__sflush_r+0xe6>
    56f8:	20400001 	.word	0x20400001

000056fc <_fflush_r>:
    56fc:	690b      	ldr	r3, [r1, #16]
    56fe:	b570      	push	{r4, r5, r6, lr}
    5700:	0005      	movs	r5, r0
    5702:	000c      	movs	r4, r1
    5704:	2b00      	cmp	r3, #0
    5706:	d101      	bne.n	570c <_fflush_r+0x10>
    5708:	2000      	movs	r0, #0
    570a:	bd70      	pop	{r4, r5, r6, pc}
    570c:	2800      	cmp	r0, #0
    570e:	d004      	beq.n	571a <_fflush_r+0x1e>
    5710:	6983      	ldr	r3, [r0, #24]
    5712:	2b00      	cmp	r3, #0
    5714:	d101      	bne.n	571a <_fflush_r+0x1e>
    5716:	f000 f85f 	bl	57d8 <__sinit>
    571a:	4b0b      	ldr	r3, [pc, #44]	; (5748 <_fflush_r+0x4c>)
    571c:	429c      	cmp	r4, r3
    571e:	d109      	bne.n	5734 <_fflush_r+0x38>
    5720:	686c      	ldr	r4, [r5, #4]
    5722:	220c      	movs	r2, #12
    5724:	5ea3      	ldrsh	r3, [r4, r2]
    5726:	2b00      	cmp	r3, #0
    5728:	d0ee      	beq.n	5708 <_fflush_r+0xc>
    572a:	0021      	movs	r1, r4
    572c:	0028      	movs	r0, r5
    572e:	f7ff ff5b 	bl	55e8 <__sflush_r>
    5732:	e7ea      	b.n	570a <_fflush_r+0xe>
    5734:	4b05      	ldr	r3, [pc, #20]	; (574c <_fflush_r+0x50>)
    5736:	429c      	cmp	r4, r3
    5738:	d101      	bne.n	573e <_fflush_r+0x42>
    573a:	68ac      	ldr	r4, [r5, #8]
    573c:	e7f1      	b.n	5722 <_fflush_r+0x26>
    573e:	4b04      	ldr	r3, [pc, #16]	; (5750 <_fflush_r+0x54>)
    5740:	429c      	cmp	r4, r3
    5742:	d1ee      	bne.n	5722 <_fflush_r+0x26>
    5744:	68ec      	ldr	r4, [r5, #12]
    5746:	e7ec      	b.n	5722 <_fflush_r+0x26>
    5748:	00006a94 	.word	0x00006a94
    574c:	00006ab4 	.word	0x00006ab4
    5750:	00006a74 	.word	0x00006a74

00005754 <_cleanup_r>:
    5754:	b510      	push	{r4, lr}
    5756:	4902      	ldr	r1, [pc, #8]	; (5760 <_cleanup_r+0xc>)
    5758:	f000 f8b2 	bl	58c0 <_fwalk_reent>
    575c:	bd10      	pop	{r4, pc}
    575e:	46c0      	nop			; (mov r8, r8)
    5760:	000056fd 	.word	0x000056fd

00005764 <std.isra.0>:
    5764:	2300      	movs	r3, #0
    5766:	b510      	push	{r4, lr}
    5768:	0004      	movs	r4, r0
    576a:	6003      	str	r3, [r0, #0]
    576c:	6043      	str	r3, [r0, #4]
    576e:	6083      	str	r3, [r0, #8]
    5770:	8181      	strh	r1, [r0, #12]
    5772:	6643      	str	r3, [r0, #100]	; 0x64
    5774:	81c2      	strh	r2, [r0, #14]
    5776:	6103      	str	r3, [r0, #16]
    5778:	6143      	str	r3, [r0, #20]
    577a:	6183      	str	r3, [r0, #24]
    577c:	0019      	movs	r1, r3
    577e:	2208      	movs	r2, #8
    5780:	305c      	adds	r0, #92	; 0x5c
    5782:	f7ff fce8 	bl	5156 <memset>
    5786:	4b05      	ldr	r3, [pc, #20]	; (579c <std.isra.0+0x38>)
    5788:	6224      	str	r4, [r4, #32]
    578a:	6263      	str	r3, [r4, #36]	; 0x24
    578c:	4b04      	ldr	r3, [pc, #16]	; (57a0 <std.isra.0+0x3c>)
    578e:	62a3      	str	r3, [r4, #40]	; 0x28
    5790:	4b04      	ldr	r3, [pc, #16]	; (57a4 <std.isra.0+0x40>)
    5792:	62e3      	str	r3, [r4, #44]	; 0x2c
    5794:	4b04      	ldr	r3, [pc, #16]	; (57a8 <std.isra.0+0x44>)
    5796:	6323      	str	r3, [r4, #48]	; 0x30
    5798:	bd10      	pop	{r4, pc}
    579a:	46c0      	nop			; (mov r8, r8)
    579c:	000060f1 	.word	0x000060f1
    57a0:	00006119 	.word	0x00006119
    57a4:	00006151 	.word	0x00006151
    57a8:	0000617d 	.word	0x0000617d

000057ac <__sfmoreglue>:
    57ac:	b570      	push	{r4, r5, r6, lr}
    57ae:	2568      	movs	r5, #104	; 0x68
    57b0:	1e4a      	subs	r2, r1, #1
    57b2:	4355      	muls	r5, r2
    57b4:	000e      	movs	r6, r1
    57b6:	0029      	movs	r1, r5
    57b8:	3174      	adds	r1, #116	; 0x74
    57ba:	f000 f95d 	bl	5a78 <_malloc_r>
    57be:	1e04      	subs	r4, r0, #0
    57c0:	d008      	beq.n	57d4 <__sfmoreglue+0x28>
    57c2:	2100      	movs	r1, #0
    57c4:	002a      	movs	r2, r5
    57c6:	6001      	str	r1, [r0, #0]
    57c8:	6046      	str	r6, [r0, #4]
    57ca:	300c      	adds	r0, #12
    57cc:	60a0      	str	r0, [r4, #8]
    57ce:	3268      	adds	r2, #104	; 0x68
    57d0:	f7ff fcc1 	bl	5156 <memset>
    57d4:	0020      	movs	r0, r4
    57d6:	bd70      	pop	{r4, r5, r6, pc}

000057d8 <__sinit>:
    57d8:	6983      	ldr	r3, [r0, #24]
    57da:	b513      	push	{r0, r1, r4, lr}
    57dc:	0004      	movs	r4, r0
    57de:	2b00      	cmp	r3, #0
    57e0:	d128      	bne.n	5834 <__sinit+0x5c>
    57e2:	6483      	str	r3, [r0, #72]	; 0x48
    57e4:	64c3      	str	r3, [r0, #76]	; 0x4c
    57e6:	6503      	str	r3, [r0, #80]	; 0x50
    57e8:	4b13      	ldr	r3, [pc, #76]	; (5838 <__sinit+0x60>)
    57ea:	4a14      	ldr	r2, [pc, #80]	; (583c <__sinit+0x64>)
    57ec:	681b      	ldr	r3, [r3, #0]
    57ee:	6282      	str	r2, [r0, #40]	; 0x28
    57f0:	9301      	str	r3, [sp, #4]
    57f2:	4298      	cmp	r0, r3
    57f4:	d101      	bne.n	57fa <__sinit+0x22>
    57f6:	2301      	movs	r3, #1
    57f8:	6183      	str	r3, [r0, #24]
    57fa:	0020      	movs	r0, r4
    57fc:	f000 f820 	bl	5840 <__sfp>
    5800:	6060      	str	r0, [r4, #4]
    5802:	0020      	movs	r0, r4
    5804:	f000 f81c 	bl	5840 <__sfp>
    5808:	60a0      	str	r0, [r4, #8]
    580a:	0020      	movs	r0, r4
    580c:	f000 f818 	bl	5840 <__sfp>
    5810:	2200      	movs	r2, #0
    5812:	60e0      	str	r0, [r4, #12]
    5814:	2104      	movs	r1, #4
    5816:	6860      	ldr	r0, [r4, #4]
    5818:	f7ff ffa4 	bl	5764 <std.isra.0>
    581c:	2201      	movs	r2, #1
    581e:	2109      	movs	r1, #9
    5820:	68a0      	ldr	r0, [r4, #8]
    5822:	f7ff ff9f 	bl	5764 <std.isra.0>
    5826:	2202      	movs	r2, #2
    5828:	2112      	movs	r1, #18
    582a:	68e0      	ldr	r0, [r4, #12]
    582c:	f7ff ff9a 	bl	5764 <std.isra.0>
    5830:	2301      	movs	r3, #1
    5832:	61a3      	str	r3, [r4, #24]
    5834:	bd13      	pop	{r0, r1, r4, pc}
    5836:	46c0      	nop			; (mov r8, r8)
    5838:	00006a48 	.word	0x00006a48
    583c:	00005755 	.word	0x00005755

00005840 <__sfp>:
    5840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5842:	4b1e      	ldr	r3, [pc, #120]	; (58bc <__sfp+0x7c>)
    5844:	0007      	movs	r7, r0
    5846:	681e      	ldr	r6, [r3, #0]
    5848:	69b3      	ldr	r3, [r6, #24]
    584a:	2b00      	cmp	r3, #0
    584c:	d102      	bne.n	5854 <__sfp+0x14>
    584e:	0030      	movs	r0, r6
    5850:	f7ff ffc2 	bl	57d8 <__sinit>
    5854:	3648      	adds	r6, #72	; 0x48
    5856:	68b4      	ldr	r4, [r6, #8]
    5858:	6873      	ldr	r3, [r6, #4]
    585a:	3b01      	subs	r3, #1
    585c:	d504      	bpl.n	5868 <__sfp+0x28>
    585e:	6833      	ldr	r3, [r6, #0]
    5860:	2b00      	cmp	r3, #0
    5862:	d007      	beq.n	5874 <__sfp+0x34>
    5864:	6836      	ldr	r6, [r6, #0]
    5866:	e7f6      	b.n	5856 <__sfp+0x16>
    5868:	220c      	movs	r2, #12
    586a:	5ea5      	ldrsh	r5, [r4, r2]
    586c:	2d00      	cmp	r5, #0
    586e:	d00d      	beq.n	588c <__sfp+0x4c>
    5870:	3468      	adds	r4, #104	; 0x68
    5872:	e7f2      	b.n	585a <__sfp+0x1a>
    5874:	2104      	movs	r1, #4
    5876:	0038      	movs	r0, r7
    5878:	f7ff ff98 	bl	57ac <__sfmoreglue>
    587c:	6030      	str	r0, [r6, #0]
    587e:	2800      	cmp	r0, #0
    5880:	d1f0      	bne.n	5864 <__sfp+0x24>
    5882:	230c      	movs	r3, #12
    5884:	0004      	movs	r4, r0
    5886:	603b      	str	r3, [r7, #0]
    5888:	0020      	movs	r0, r4
    588a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    588c:	2301      	movs	r3, #1
    588e:	0020      	movs	r0, r4
    5890:	425b      	negs	r3, r3
    5892:	81e3      	strh	r3, [r4, #14]
    5894:	3302      	adds	r3, #2
    5896:	81a3      	strh	r3, [r4, #12]
    5898:	6665      	str	r5, [r4, #100]	; 0x64
    589a:	6025      	str	r5, [r4, #0]
    589c:	60a5      	str	r5, [r4, #8]
    589e:	6065      	str	r5, [r4, #4]
    58a0:	6125      	str	r5, [r4, #16]
    58a2:	6165      	str	r5, [r4, #20]
    58a4:	61a5      	str	r5, [r4, #24]
    58a6:	2208      	movs	r2, #8
    58a8:	0029      	movs	r1, r5
    58aa:	305c      	adds	r0, #92	; 0x5c
    58ac:	f7ff fc53 	bl	5156 <memset>
    58b0:	6365      	str	r5, [r4, #52]	; 0x34
    58b2:	63a5      	str	r5, [r4, #56]	; 0x38
    58b4:	64a5      	str	r5, [r4, #72]	; 0x48
    58b6:	64e5      	str	r5, [r4, #76]	; 0x4c
    58b8:	e7e6      	b.n	5888 <__sfp+0x48>
    58ba:	46c0      	nop			; (mov r8, r8)
    58bc:	00006a48 	.word	0x00006a48

000058c0 <_fwalk_reent>:
    58c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    58c2:	0004      	movs	r4, r0
    58c4:	0007      	movs	r7, r0
    58c6:	2600      	movs	r6, #0
    58c8:	9101      	str	r1, [sp, #4]
    58ca:	3448      	adds	r4, #72	; 0x48
    58cc:	2c00      	cmp	r4, #0
    58ce:	d101      	bne.n	58d4 <_fwalk_reent+0x14>
    58d0:	0030      	movs	r0, r6
    58d2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    58d4:	6863      	ldr	r3, [r4, #4]
    58d6:	68a5      	ldr	r5, [r4, #8]
    58d8:	9300      	str	r3, [sp, #0]
    58da:	9b00      	ldr	r3, [sp, #0]
    58dc:	3b01      	subs	r3, #1
    58de:	9300      	str	r3, [sp, #0]
    58e0:	d501      	bpl.n	58e6 <_fwalk_reent+0x26>
    58e2:	6824      	ldr	r4, [r4, #0]
    58e4:	e7f2      	b.n	58cc <_fwalk_reent+0xc>
    58e6:	89ab      	ldrh	r3, [r5, #12]
    58e8:	2b01      	cmp	r3, #1
    58ea:	d908      	bls.n	58fe <_fwalk_reent+0x3e>
    58ec:	220e      	movs	r2, #14
    58ee:	5eab      	ldrsh	r3, [r5, r2]
    58f0:	3301      	adds	r3, #1
    58f2:	d004      	beq.n	58fe <_fwalk_reent+0x3e>
    58f4:	0029      	movs	r1, r5
    58f6:	0038      	movs	r0, r7
    58f8:	9b01      	ldr	r3, [sp, #4]
    58fa:	4798      	blx	r3
    58fc:	4306      	orrs	r6, r0
    58fe:	3568      	adds	r5, #104	; 0x68
    5900:	e7eb      	b.n	58da <_fwalk_reent+0x1a>
	...

00005904 <__swhatbuf_r>:
    5904:	b570      	push	{r4, r5, r6, lr}
    5906:	000e      	movs	r6, r1
    5908:	001d      	movs	r5, r3
    590a:	230e      	movs	r3, #14
    590c:	5ec9      	ldrsh	r1, [r1, r3]
    590e:	b090      	sub	sp, #64	; 0x40
    5910:	0014      	movs	r4, r2
    5912:	2900      	cmp	r1, #0
    5914:	da07      	bge.n	5926 <__swhatbuf_r+0x22>
    5916:	2300      	movs	r3, #0
    5918:	602b      	str	r3, [r5, #0]
    591a:	89b3      	ldrh	r3, [r6, #12]
    591c:	061b      	lsls	r3, r3, #24
    591e:	d411      	bmi.n	5944 <__swhatbuf_r+0x40>
    5920:	2380      	movs	r3, #128	; 0x80
    5922:	00db      	lsls	r3, r3, #3
    5924:	e00f      	b.n	5946 <__swhatbuf_r+0x42>
    5926:	aa01      	add	r2, sp, #4
    5928:	f000 fc54 	bl	61d4 <_fstat_r>
    592c:	2800      	cmp	r0, #0
    592e:	dbf2      	blt.n	5916 <__swhatbuf_r+0x12>
    5930:	22f0      	movs	r2, #240	; 0xf0
    5932:	9b02      	ldr	r3, [sp, #8]
    5934:	0212      	lsls	r2, r2, #8
    5936:	4013      	ands	r3, r2
    5938:	4a05      	ldr	r2, [pc, #20]	; (5950 <__swhatbuf_r+0x4c>)
    593a:	189b      	adds	r3, r3, r2
    593c:	425a      	negs	r2, r3
    593e:	4153      	adcs	r3, r2
    5940:	602b      	str	r3, [r5, #0]
    5942:	e7ed      	b.n	5920 <__swhatbuf_r+0x1c>
    5944:	2340      	movs	r3, #64	; 0x40
    5946:	2000      	movs	r0, #0
    5948:	6023      	str	r3, [r4, #0]
    594a:	b010      	add	sp, #64	; 0x40
    594c:	bd70      	pop	{r4, r5, r6, pc}
    594e:	46c0      	nop			; (mov r8, r8)
    5950:	ffffe000 	.word	0xffffe000

00005954 <__smakebuf_r>:
    5954:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5956:	2602      	movs	r6, #2
    5958:	898b      	ldrh	r3, [r1, #12]
    595a:	0005      	movs	r5, r0
    595c:	000c      	movs	r4, r1
    595e:	4233      	tst	r3, r6
    5960:	d006      	beq.n	5970 <__smakebuf_r+0x1c>
    5962:	0023      	movs	r3, r4
    5964:	3347      	adds	r3, #71	; 0x47
    5966:	6023      	str	r3, [r4, #0]
    5968:	6123      	str	r3, [r4, #16]
    596a:	2301      	movs	r3, #1
    596c:	6163      	str	r3, [r4, #20]
    596e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    5970:	ab01      	add	r3, sp, #4
    5972:	466a      	mov	r2, sp
    5974:	f7ff ffc6 	bl	5904 <__swhatbuf_r>
    5978:	9900      	ldr	r1, [sp, #0]
    597a:	0007      	movs	r7, r0
    597c:	0028      	movs	r0, r5
    597e:	f000 f87b 	bl	5a78 <_malloc_r>
    5982:	2800      	cmp	r0, #0
    5984:	d106      	bne.n	5994 <__smakebuf_r+0x40>
    5986:	220c      	movs	r2, #12
    5988:	5ea3      	ldrsh	r3, [r4, r2]
    598a:	059a      	lsls	r2, r3, #22
    598c:	d4ef      	bmi.n	596e <__smakebuf_r+0x1a>
    598e:	431e      	orrs	r6, r3
    5990:	81a6      	strh	r6, [r4, #12]
    5992:	e7e6      	b.n	5962 <__smakebuf_r+0xe>
    5994:	4b0d      	ldr	r3, [pc, #52]	; (59cc <__smakebuf_r+0x78>)
    5996:	62ab      	str	r3, [r5, #40]	; 0x28
    5998:	2380      	movs	r3, #128	; 0x80
    599a:	89a2      	ldrh	r2, [r4, #12]
    599c:	6020      	str	r0, [r4, #0]
    599e:	4313      	orrs	r3, r2
    59a0:	81a3      	strh	r3, [r4, #12]
    59a2:	9b00      	ldr	r3, [sp, #0]
    59a4:	6120      	str	r0, [r4, #16]
    59a6:	6163      	str	r3, [r4, #20]
    59a8:	9b01      	ldr	r3, [sp, #4]
    59aa:	2b00      	cmp	r3, #0
    59ac:	d00a      	beq.n	59c4 <__smakebuf_r+0x70>
    59ae:	230e      	movs	r3, #14
    59b0:	5ee1      	ldrsh	r1, [r4, r3]
    59b2:	0028      	movs	r0, r5
    59b4:	f000 fc20 	bl	61f8 <_isatty_r>
    59b8:	2800      	cmp	r0, #0
    59ba:	d003      	beq.n	59c4 <__smakebuf_r+0x70>
    59bc:	2301      	movs	r3, #1
    59be:	89a2      	ldrh	r2, [r4, #12]
    59c0:	4313      	orrs	r3, r2
    59c2:	81a3      	strh	r3, [r4, #12]
    59c4:	89a0      	ldrh	r0, [r4, #12]
    59c6:	4338      	orrs	r0, r7
    59c8:	81a0      	strh	r0, [r4, #12]
    59ca:	e7d0      	b.n	596e <__smakebuf_r+0x1a>
    59cc:	00005755 	.word	0x00005755

000059d0 <malloc>:
    59d0:	b510      	push	{r4, lr}
    59d2:	4b03      	ldr	r3, [pc, #12]	; (59e0 <malloc+0x10>)
    59d4:	0001      	movs	r1, r0
    59d6:	6818      	ldr	r0, [r3, #0]
    59d8:	f000 f84e 	bl	5a78 <_malloc_r>
    59dc:	bd10      	pop	{r4, pc}
    59de:	46c0      	nop			; (mov r8, r8)
    59e0:	20000034 	.word	0x20000034

000059e4 <_free_r>:
    59e4:	b570      	push	{r4, r5, r6, lr}
    59e6:	0005      	movs	r5, r0
    59e8:	2900      	cmp	r1, #0
    59ea:	d010      	beq.n	5a0e <_free_r+0x2a>
    59ec:	1f0c      	subs	r4, r1, #4
    59ee:	6823      	ldr	r3, [r4, #0]
    59f0:	2b00      	cmp	r3, #0
    59f2:	da00      	bge.n	59f6 <_free_r+0x12>
    59f4:	18e4      	adds	r4, r4, r3
    59f6:	0028      	movs	r0, r5
    59f8:	f000 fc2f 	bl	625a <__malloc_lock>
    59fc:	4a1d      	ldr	r2, [pc, #116]	; (5a74 <_free_r+0x90>)
    59fe:	6813      	ldr	r3, [r2, #0]
    5a00:	2b00      	cmp	r3, #0
    5a02:	d105      	bne.n	5a10 <_free_r+0x2c>
    5a04:	6063      	str	r3, [r4, #4]
    5a06:	6014      	str	r4, [r2, #0]
    5a08:	0028      	movs	r0, r5
    5a0a:	f000 fc27 	bl	625c <__malloc_unlock>
    5a0e:	bd70      	pop	{r4, r5, r6, pc}
    5a10:	42a3      	cmp	r3, r4
    5a12:	d909      	bls.n	5a28 <_free_r+0x44>
    5a14:	6821      	ldr	r1, [r4, #0]
    5a16:	1860      	adds	r0, r4, r1
    5a18:	4283      	cmp	r3, r0
    5a1a:	d1f3      	bne.n	5a04 <_free_r+0x20>
    5a1c:	6818      	ldr	r0, [r3, #0]
    5a1e:	685b      	ldr	r3, [r3, #4]
    5a20:	1841      	adds	r1, r0, r1
    5a22:	6021      	str	r1, [r4, #0]
    5a24:	e7ee      	b.n	5a04 <_free_r+0x20>
    5a26:	0013      	movs	r3, r2
    5a28:	685a      	ldr	r2, [r3, #4]
    5a2a:	2a00      	cmp	r2, #0
    5a2c:	d001      	beq.n	5a32 <_free_r+0x4e>
    5a2e:	42a2      	cmp	r2, r4
    5a30:	d9f9      	bls.n	5a26 <_free_r+0x42>
    5a32:	6819      	ldr	r1, [r3, #0]
    5a34:	1858      	adds	r0, r3, r1
    5a36:	42a0      	cmp	r0, r4
    5a38:	d10b      	bne.n	5a52 <_free_r+0x6e>
    5a3a:	6820      	ldr	r0, [r4, #0]
    5a3c:	1809      	adds	r1, r1, r0
    5a3e:	1858      	adds	r0, r3, r1
    5a40:	6019      	str	r1, [r3, #0]
    5a42:	4282      	cmp	r2, r0
    5a44:	d1e0      	bne.n	5a08 <_free_r+0x24>
    5a46:	6810      	ldr	r0, [r2, #0]
    5a48:	6852      	ldr	r2, [r2, #4]
    5a4a:	1841      	adds	r1, r0, r1
    5a4c:	6019      	str	r1, [r3, #0]
    5a4e:	605a      	str	r2, [r3, #4]
    5a50:	e7da      	b.n	5a08 <_free_r+0x24>
    5a52:	42a0      	cmp	r0, r4
    5a54:	d902      	bls.n	5a5c <_free_r+0x78>
    5a56:	230c      	movs	r3, #12
    5a58:	602b      	str	r3, [r5, #0]
    5a5a:	e7d5      	b.n	5a08 <_free_r+0x24>
    5a5c:	6821      	ldr	r1, [r4, #0]
    5a5e:	1860      	adds	r0, r4, r1
    5a60:	4282      	cmp	r2, r0
    5a62:	d103      	bne.n	5a6c <_free_r+0x88>
    5a64:	6810      	ldr	r0, [r2, #0]
    5a66:	6852      	ldr	r2, [r2, #4]
    5a68:	1841      	adds	r1, r0, r1
    5a6a:	6021      	str	r1, [r4, #0]
    5a6c:	6062      	str	r2, [r4, #4]
    5a6e:	605c      	str	r4, [r3, #4]
    5a70:	e7ca      	b.n	5a08 <_free_r+0x24>
    5a72:	46c0      	nop			; (mov r8, r8)
    5a74:	20000658 	.word	0x20000658

00005a78 <_malloc_r>:
    5a78:	2303      	movs	r3, #3
    5a7a:	b570      	push	{r4, r5, r6, lr}
    5a7c:	1ccd      	adds	r5, r1, #3
    5a7e:	439d      	bics	r5, r3
    5a80:	3508      	adds	r5, #8
    5a82:	0006      	movs	r6, r0
    5a84:	2d0c      	cmp	r5, #12
    5a86:	d21e      	bcs.n	5ac6 <_malloc_r+0x4e>
    5a88:	250c      	movs	r5, #12
    5a8a:	42a9      	cmp	r1, r5
    5a8c:	d81d      	bhi.n	5aca <_malloc_r+0x52>
    5a8e:	0030      	movs	r0, r6
    5a90:	f000 fbe3 	bl	625a <__malloc_lock>
    5a94:	4a25      	ldr	r2, [pc, #148]	; (5b2c <_malloc_r+0xb4>)
    5a96:	6814      	ldr	r4, [r2, #0]
    5a98:	0021      	movs	r1, r4
    5a9a:	2900      	cmp	r1, #0
    5a9c:	d119      	bne.n	5ad2 <_malloc_r+0x5a>
    5a9e:	4c24      	ldr	r4, [pc, #144]	; (5b30 <_malloc_r+0xb8>)
    5aa0:	6823      	ldr	r3, [r4, #0]
    5aa2:	2b00      	cmp	r3, #0
    5aa4:	d103      	bne.n	5aae <_malloc_r+0x36>
    5aa6:	0030      	movs	r0, r6
    5aa8:	f000 fb10 	bl	60cc <_sbrk_r>
    5aac:	6020      	str	r0, [r4, #0]
    5aae:	0029      	movs	r1, r5
    5ab0:	0030      	movs	r0, r6
    5ab2:	f000 fb0b 	bl	60cc <_sbrk_r>
    5ab6:	1c43      	adds	r3, r0, #1
    5ab8:	d12c      	bne.n	5b14 <_malloc_r+0x9c>
    5aba:	230c      	movs	r3, #12
    5abc:	0030      	movs	r0, r6
    5abe:	6033      	str	r3, [r6, #0]
    5ac0:	f000 fbcc 	bl	625c <__malloc_unlock>
    5ac4:	e003      	b.n	5ace <_malloc_r+0x56>
    5ac6:	2d00      	cmp	r5, #0
    5ac8:	dadf      	bge.n	5a8a <_malloc_r+0x12>
    5aca:	230c      	movs	r3, #12
    5acc:	6033      	str	r3, [r6, #0]
    5ace:	2000      	movs	r0, #0
    5ad0:	bd70      	pop	{r4, r5, r6, pc}
    5ad2:	680b      	ldr	r3, [r1, #0]
    5ad4:	1b5b      	subs	r3, r3, r5
    5ad6:	d41a      	bmi.n	5b0e <_malloc_r+0x96>
    5ad8:	2b0b      	cmp	r3, #11
    5ada:	d903      	bls.n	5ae4 <_malloc_r+0x6c>
    5adc:	600b      	str	r3, [r1, #0]
    5ade:	18cc      	adds	r4, r1, r3
    5ae0:	6025      	str	r5, [r4, #0]
    5ae2:	e003      	b.n	5aec <_malloc_r+0x74>
    5ae4:	428c      	cmp	r4, r1
    5ae6:	d10e      	bne.n	5b06 <_malloc_r+0x8e>
    5ae8:	6863      	ldr	r3, [r4, #4]
    5aea:	6013      	str	r3, [r2, #0]
    5aec:	0030      	movs	r0, r6
    5aee:	f000 fbb5 	bl	625c <__malloc_unlock>
    5af2:	0020      	movs	r0, r4
    5af4:	2207      	movs	r2, #7
    5af6:	300b      	adds	r0, #11
    5af8:	1d23      	adds	r3, r4, #4
    5afa:	4390      	bics	r0, r2
    5afc:	1ac3      	subs	r3, r0, r3
    5afe:	d0e7      	beq.n	5ad0 <_malloc_r+0x58>
    5b00:	425a      	negs	r2, r3
    5b02:	50e2      	str	r2, [r4, r3]
    5b04:	e7e4      	b.n	5ad0 <_malloc_r+0x58>
    5b06:	684b      	ldr	r3, [r1, #4]
    5b08:	6063      	str	r3, [r4, #4]
    5b0a:	000c      	movs	r4, r1
    5b0c:	e7ee      	b.n	5aec <_malloc_r+0x74>
    5b0e:	000c      	movs	r4, r1
    5b10:	6849      	ldr	r1, [r1, #4]
    5b12:	e7c2      	b.n	5a9a <_malloc_r+0x22>
    5b14:	2303      	movs	r3, #3
    5b16:	1cc4      	adds	r4, r0, #3
    5b18:	439c      	bics	r4, r3
    5b1a:	42a0      	cmp	r0, r4
    5b1c:	d0e0      	beq.n	5ae0 <_malloc_r+0x68>
    5b1e:	1a21      	subs	r1, r4, r0
    5b20:	0030      	movs	r0, r6
    5b22:	f000 fad3 	bl	60cc <_sbrk_r>
    5b26:	1c43      	adds	r3, r0, #1
    5b28:	d1da      	bne.n	5ae0 <_malloc_r+0x68>
    5b2a:	e7c6      	b.n	5aba <_malloc_r+0x42>
    5b2c:	20000658 	.word	0x20000658
    5b30:	2000065c 	.word	0x2000065c

00005b34 <__sfputc_r>:
    5b34:	6893      	ldr	r3, [r2, #8]
    5b36:	b510      	push	{r4, lr}
    5b38:	3b01      	subs	r3, #1
    5b3a:	6093      	str	r3, [r2, #8]
    5b3c:	2b00      	cmp	r3, #0
    5b3e:	da05      	bge.n	5b4c <__sfputc_r+0x18>
    5b40:	6994      	ldr	r4, [r2, #24]
    5b42:	42a3      	cmp	r3, r4
    5b44:	db08      	blt.n	5b58 <__sfputc_r+0x24>
    5b46:	b2cb      	uxtb	r3, r1
    5b48:	2b0a      	cmp	r3, #10
    5b4a:	d005      	beq.n	5b58 <__sfputc_r+0x24>
    5b4c:	6813      	ldr	r3, [r2, #0]
    5b4e:	1c58      	adds	r0, r3, #1
    5b50:	6010      	str	r0, [r2, #0]
    5b52:	7019      	strb	r1, [r3, #0]
    5b54:	b2c8      	uxtb	r0, r1
    5b56:	bd10      	pop	{r4, pc}
    5b58:	f7ff fc7a 	bl	5450 <__swbuf_r>
    5b5c:	e7fb      	b.n	5b56 <__sfputc_r+0x22>

00005b5e <__sfputs_r>:
    5b5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5b60:	0006      	movs	r6, r0
    5b62:	000f      	movs	r7, r1
    5b64:	0014      	movs	r4, r2
    5b66:	18d5      	adds	r5, r2, r3
    5b68:	42ac      	cmp	r4, r5
    5b6a:	d101      	bne.n	5b70 <__sfputs_r+0x12>
    5b6c:	2000      	movs	r0, #0
    5b6e:	e007      	b.n	5b80 <__sfputs_r+0x22>
    5b70:	7821      	ldrb	r1, [r4, #0]
    5b72:	003a      	movs	r2, r7
    5b74:	0030      	movs	r0, r6
    5b76:	f7ff ffdd 	bl	5b34 <__sfputc_r>
    5b7a:	3401      	adds	r4, #1
    5b7c:	1c43      	adds	r3, r0, #1
    5b7e:	d1f3      	bne.n	5b68 <__sfputs_r+0xa>
    5b80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00005b84 <_vfiprintf_r>:
    5b84:	b5f0      	push	{r4, r5, r6, r7, lr}
    5b86:	b09f      	sub	sp, #124	; 0x7c
    5b88:	0006      	movs	r6, r0
    5b8a:	000f      	movs	r7, r1
    5b8c:	0014      	movs	r4, r2
    5b8e:	9305      	str	r3, [sp, #20]
    5b90:	2800      	cmp	r0, #0
    5b92:	d004      	beq.n	5b9e <_vfiprintf_r+0x1a>
    5b94:	6983      	ldr	r3, [r0, #24]
    5b96:	2b00      	cmp	r3, #0
    5b98:	d101      	bne.n	5b9e <_vfiprintf_r+0x1a>
    5b9a:	f7ff fe1d 	bl	57d8 <__sinit>
    5b9e:	4b7f      	ldr	r3, [pc, #508]	; (5d9c <_vfiprintf_r+0x218>)
    5ba0:	429f      	cmp	r7, r3
    5ba2:	d15c      	bne.n	5c5e <_vfiprintf_r+0xda>
    5ba4:	6877      	ldr	r7, [r6, #4]
    5ba6:	89bb      	ldrh	r3, [r7, #12]
    5ba8:	071b      	lsls	r3, r3, #28
    5baa:	d562      	bpl.n	5c72 <_vfiprintf_r+0xee>
    5bac:	693b      	ldr	r3, [r7, #16]
    5bae:	2b00      	cmp	r3, #0
    5bb0:	d05f      	beq.n	5c72 <_vfiprintf_r+0xee>
    5bb2:	2300      	movs	r3, #0
    5bb4:	ad06      	add	r5, sp, #24
    5bb6:	616b      	str	r3, [r5, #20]
    5bb8:	3320      	adds	r3, #32
    5bba:	766b      	strb	r3, [r5, #25]
    5bbc:	3310      	adds	r3, #16
    5bbe:	76ab      	strb	r3, [r5, #26]
    5bc0:	9402      	str	r4, [sp, #8]
    5bc2:	9c02      	ldr	r4, [sp, #8]
    5bc4:	7823      	ldrb	r3, [r4, #0]
    5bc6:	2b00      	cmp	r3, #0
    5bc8:	d15d      	bne.n	5c86 <_vfiprintf_r+0x102>
    5bca:	9b02      	ldr	r3, [sp, #8]
    5bcc:	1ae3      	subs	r3, r4, r3
    5bce:	9304      	str	r3, [sp, #16]
    5bd0:	d00d      	beq.n	5bee <_vfiprintf_r+0x6a>
    5bd2:	9b04      	ldr	r3, [sp, #16]
    5bd4:	9a02      	ldr	r2, [sp, #8]
    5bd6:	0039      	movs	r1, r7
    5bd8:	0030      	movs	r0, r6
    5bda:	f7ff ffc0 	bl	5b5e <__sfputs_r>
    5bde:	1c43      	adds	r3, r0, #1
    5be0:	d100      	bne.n	5be4 <_vfiprintf_r+0x60>
    5be2:	e0cc      	b.n	5d7e <_vfiprintf_r+0x1fa>
    5be4:	696a      	ldr	r2, [r5, #20]
    5be6:	9b04      	ldr	r3, [sp, #16]
    5be8:	4694      	mov	ip, r2
    5bea:	4463      	add	r3, ip
    5bec:	616b      	str	r3, [r5, #20]
    5bee:	7823      	ldrb	r3, [r4, #0]
    5bf0:	2b00      	cmp	r3, #0
    5bf2:	d100      	bne.n	5bf6 <_vfiprintf_r+0x72>
    5bf4:	e0c3      	b.n	5d7e <_vfiprintf_r+0x1fa>
    5bf6:	2201      	movs	r2, #1
    5bf8:	2300      	movs	r3, #0
    5bfa:	4252      	negs	r2, r2
    5bfc:	606a      	str	r2, [r5, #4]
    5bfe:	a902      	add	r1, sp, #8
    5c00:	3254      	adds	r2, #84	; 0x54
    5c02:	1852      	adds	r2, r2, r1
    5c04:	3401      	adds	r4, #1
    5c06:	602b      	str	r3, [r5, #0]
    5c08:	60eb      	str	r3, [r5, #12]
    5c0a:	60ab      	str	r3, [r5, #8]
    5c0c:	7013      	strb	r3, [r2, #0]
    5c0e:	65ab      	str	r3, [r5, #88]	; 0x58
    5c10:	7821      	ldrb	r1, [r4, #0]
    5c12:	2205      	movs	r2, #5
    5c14:	4862      	ldr	r0, [pc, #392]	; (5da0 <_vfiprintf_r+0x21c>)
    5c16:	f000 fb15 	bl	6244 <memchr>
    5c1a:	1c63      	adds	r3, r4, #1
    5c1c:	469c      	mov	ip, r3
    5c1e:	2800      	cmp	r0, #0
    5c20:	d135      	bne.n	5c8e <_vfiprintf_r+0x10a>
    5c22:	6829      	ldr	r1, [r5, #0]
    5c24:	06cb      	lsls	r3, r1, #27
    5c26:	d504      	bpl.n	5c32 <_vfiprintf_r+0xae>
    5c28:	2353      	movs	r3, #83	; 0x53
    5c2a:	aa02      	add	r2, sp, #8
    5c2c:	3020      	adds	r0, #32
    5c2e:	189b      	adds	r3, r3, r2
    5c30:	7018      	strb	r0, [r3, #0]
    5c32:	070b      	lsls	r3, r1, #28
    5c34:	d504      	bpl.n	5c40 <_vfiprintf_r+0xbc>
    5c36:	2353      	movs	r3, #83	; 0x53
    5c38:	202b      	movs	r0, #43	; 0x2b
    5c3a:	aa02      	add	r2, sp, #8
    5c3c:	189b      	adds	r3, r3, r2
    5c3e:	7018      	strb	r0, [r3, #0]
    5c40:	7823      	ldrb	r3, [r4, #0]
    5c42:	2b2a      	cmp	r3, #42	; 0x2a
    5c44:	d02c      	beq.n	5ca0 <_vfiprintf_r+0x11c>
    5c46:	2000      	movs	r0, #0
    5c48:	210a      	movs	r1, #10
    5c4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5c4c:	7822      	ldrb	r2, [r4, #0]
    5c4e:	3a30      	subs	r2, #48	; 0x30
    5c50:	2a09      	cmp	r2, #9
    5c52:	d800      	bhi.n	5c56 <_vfiprintf_r+0xd2>
    5c54:	e06b      	b.n	5d2e <_vfiprintf_r+0x1aa>
    5c56:	2800      	cmp	r0, #0
    5c58:	d02a      	beq.n	5cb0 <_vfiprintf_r+0x12c>
    5c5a:	9309      	str	r3, [sp, #36]	; 0x24
    5c5c:	e028      	b.n	5cb0 <_vfiprintf_r+0x12c>
    5c5e:	4b51      	ldr	r3, [pc, #324]	; (5da4 <_vfiprintf_r+0x220>)
    5c60:	429f      	cmp	r7, r3
    5c62:	d101      	bne.n	5c68 <_vfiprintf_r+0xe4>
    5c64:	68b7      	ldr	r7, [r6, #8]
    5c66:	e79e      	b.n	5ba6 <_vfiprintf_r+0x22>
    5c68:	4b4f      	ldr	r3, [pc, #316]	; (5da8 <_vfiprintf_r+0x224>)
    5c6a:	429f      	cmp	r7, r3
    5c6c:	d19b      	bne.n	5ba6 <_vfiprintf_r+0x22>
    5c6e:	68f7      	ldr	r7, [r6, #12]
    5c70:	e799      	b.n	5ba6 <_vfiprintf_r+0x22>
    5c72:	0039      	movs	r1, r7
    5c74:	0030      	movs	r0, r6
    5c76:	f7ff fc41 	bl	54fc <__swsetup_r>
    5c7a:	2800      	cmp	r0, #0
    5c7c:	d099      	beq.n	5bb2 <_vfiprintf_r+0x2e>
    5c7e:	2001      	movs	r0, #1
    5c80:	4240      	negs	r0, r0
    5c82:	b01f      	add	sp, #124	; 0x7c
    5c84:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5c86:	2b25      	cmp	r3, #37	; 0x25
    5c88:	d09f      	beq.n	5bca <_vfiprintf_r+0x46>
    5c8a:	3401      	adds	r4, #1
    5c8c:	e79a      	b.n	5bc4 <_vfiprintf_r+0x40>
    5c8e:	4b44      	ldr	r3, [pc, #272]	; (5da0 <_vfiprintf_r+0x21c>)
    5c90:	6829      	ldr	r1, [r5, #0]
    5c92:	1ac0      	subs	r0, r0, r3
    5c94:	2301      	movs	r3, #1
    5c96:	4083      	lsls	r3, r0
    5c98:	430b      	orrs	r3, r1
    5c9a:	602b      	str	r3, [r5, #0]
    5c9c:	4664      	mov	r4, ip
    5c9e:	e7b7      	b.n	5c10 <_vfiprintf_r+0x8c>
    5ca0:	9b05      	ldr	r3, [sp, #20]
    5ca2:	1d18      	adds	r0, r3, #4
    5ca4:	681b      	ldr	r3, [r3, #0]
    5ca6:	9005      	str	r0, [sp, #20]
    5ca8:	2b00      	cmp	r3, #0
    5caa:	db3a      	blt.n	5d22 <_vfiprintf_r+0x19e>
    5cac:	9309      	str	r3, [sp, #36]	; 0x24
    5cae:	4664      	mov	r4, ip
    5cb0:	7823      	ldrb	r3, [r4, #0]
    5cb2:	2b2e      	cmp	r3, #46	; 0x2e
    5cb4:	d10b      	bne.n	5cce <_vfiprintf_r+0x14a>
    5cb6:	7863      	ldrb	r3, [r4, #1]
    5cb8:	1c62      	adds	r2, r4, #1
    5cba:	2b2a      	cmp	r3, #42	; 0x2a
    5cbc:	d13f      	bne.n	5d3e <_vfiprintf_r+0x1ba>
    5cbe:	9b05      	ldr	r3, [sp, #20]
    5cc0:	3402      	adds	r4, #2
    5cc2:	1d1a      	adds	r2, r3, #4
    5cc4:	681b      	ldr	r3, [r3, #0]
    5cc6:	9205      	str	r2, [sp, #20]
    5cc8:	2b00      	cmp	r3, #0
    5cca:	db35      	blt.n	5d38 <_vfiprintf_r+0x1b4>
    5ccc:	9307      	str	r3, [sp, #28]
    5cce:	7821      	ldrb	r1, [r4, #0]
    5cd0:	2203      	movs	r2, #3
    5cd2:	4836      	ldr	r0, [pc, #216]	; (5dac <_vfiprintf_r+0x228>)
    5cd4:	f000 fab6 	bl	6244 <memchr>
    5cd8:	2800      	cmp	r0, #0
    5cda:	d007      	beq.n	5cec <_vfiprintf_r+0x168>
    5cdc:	4b33      	ldr	r3, [pc, #204]	; (5dac <_vfiprintf_r+0x228>)
    5cde:	682a      	ldr	r2, [r5, #0]
    5ce0:	1ac0      	subs	r0, r0, r3
    5ce2:	2340      	movs	r3, #64	; 0x40
    5ce4:	4083      	lsls	r3, r0
    5ce6:	4313      	orrs	r3, r2
    5ce8:	602b      	str	r3, [r5, #0]
    5cea:	3401      	adds	r4, #1
    5cec:	7821      	ldrb	r1, [r4, #0]
    5cee:	1c63      	adds	r3, r4, #1
    5cf0:	2206      	movs	r2, #6
    5cf2:	482f      	ldr	r0, [pc, #188]	; (5db0 <_vfiprintf_r+0x22c>)
    5cf4:	9302      	str	r3, [sp, #8]
    5cf6:	7629      	strb	r1, [r5, #24]
    5cf8:	f000 faa4 	bl	6244 <memchr>
    5cfc:	2800      	cmp	r0, #0
    5cfe:	d044      	beq.n	5d8a <_vfiprintf_r+0x206>
    5d00:	4b2c      	ldr	r3, [pc, #176]	; (5db4 <_vfiprintf_r+0x230>)
    5d02:	2b00      	cmp	r3, #0
    5d04:	d12f      	bne.n	5d66 <_vfiprintf_r+0x1e2>
    5d06:	6829      	ldr	r1, [r5, #0]
    5d08:	9b05      	ldr	r3, [sp, #20]
    5d0a:	2207      	movs	r2, #7
    5d0c:	05c9      	lsls	r1, r1, #23
    5d0e:	d528      	bpl.n	5d62 <_vfiprintf_r+0x1de>
    5d10:	189b      	adds	r3, r3, r2
    5d12:	4393      	bics	r3, r2
    5d14:	3308      	adds	r3, #8
    5d16:	9305      	str	r3, [sp, #20]
    5d18:	696b      	ldr	r3, [r5, #20]
    5d1a:	9a03      	ldr	r2, [sp, #12]
    5d1c:	189b      	adds	r3, r3, r2
    5d1e:	616b      	str	r3, [r5, #20]
    5d20:	e74f      	b.n	5bc2 <_vfiprintf_r+0x3e>
    5d22:	425b      	negs	r3, r3
    5d24:	60eb      	str	r3, [r5, #12]
    5d26:	2302      	movs	r3, #2
    5d28:	430b      	orrs	r3, r1
    5d2a:	602b      	str	r3, [r5, #0]
    5d2c:	e7bf      	b.n	5cae <_vfiprintf_r+0x12a>
    5d2e:	434b      	muls	r3, r1
    5d30:	3401      	adds	r4, #1
    5d32:	189b      	adds	r3, r3, r2
    5d34:	2001      	movs	r0, #1
    5d36:	e789      	b.n	5c4c <_vfiprintf_r+0xc8>
    5d38:	2301      	movs	r3, #1
    5d3a:	425b      	negs	r3, r3
    5d3c:	e7c6      	b.n	5ccc <_vfiprintf_r+0x148>
    5d3e:	2300      	movs	r3, #0
    5d40:	0014      	movs	r4, r2
    5d42:	200a      	movs	r0, #10
    5d44:	001a      	movs	r2, r3
    5d46:	606b      	str	r3, [r5, #4]
    5d48:	7821      	ldrb	r1, [r4, #0]
    5d4a:	3930      	subs	r1, #48	; 0x30
    5d4c:	2909      	cmp	r1, #9
    5d4e:	d903      	bls.n	5d58 <_vfiprintf_r+0x1d4>
    5d50:	2b00      	cmp	r3, #0
    5d52:	d0bc      	beq.n	5cce <_vfiprintf_r+0x14a>
    5d54:	9207      	str	r2, [sp, #28]
    5d56:	e7ba      	b.n	5cce <_vfiprintf_r+0x14a>
    5d58:	4342      	muls	r2, r0
    5d5a:	3401      	adds	r4, #1
    5d5c:	1852      	adds	r2, r2, r1
    5d5e:	2301      	movs	r3, #1
    5d60:	e7f2      	b.n	5d48 <_vfiprintf_r+0x1c4>
    5d62:	3307      	adds	r3, #7
    5d64:	e7d5      	b.n	5d12 <_vfiprintf_r+0x18e>
    5d66:	ab05      	add	r3, sp, #20
    5d68:	9300      	str	r3, [sp, #0]
    5d6a:	003a      	movs	r2, r7
    5d6c:	4b12      	ldr	r3, [pc, #72]	; (5db8 <_vfiprintf_r+0x234>)
    5d6e:	0029      	movs	r1, r5
    5d70:	0030      	movs	r0, r6
    5d72:	e000      	b.n	5d76 <_vfiprintf_r+0x1f2>
    5d74:	bf00      	nop
    5d76:	9003      	str	r0, [sp, #12]
    5d78:	9b03      	ldr	r3, [sp, #12]
    5d7a:	3301      	adds	r3, #1
    5d7c:	d1cc      	bne.n	5d18 <_vfiprintf_r+0x194>
    5d7e:	89bb      	ldrh	r3, [r7, #12]
    5d80:	065b      	lsls	r3, r3, #25
    5d82:	d500      	bpl.n	5d86 <_vfiprintf_r+0x202>
    5d84:	e77b      	b.n	5c7e <_vfiprintf_r+0xfa>
    5d86:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5d88:	e77b      	b.n	5c82 <_vfiprintf_r+0xfe>
    5d8a:	ab05      	add	r3, sp, #20
    5d8c:	9300      	str	r3, [sp, #0]
    5d8e:	003a      	movs	r2, r7
    5d90:	4b09      	ldr	r3, [pc, #36]	; (5db8 <_vfiprintf_r+0x234>)
    5d92:	0029      	movs	r1, r5
    5d94:	0030      	movs	r0, r6
    5d96:	f000 f87f 	bl	5e98 <_printf_i>
    5d9a:	e7ec      	b.n	5d76 <_vfiprintf_r+0x1f2>
    5d9c:	00006a94 	.word	0x00006a94
    5da0:	00006ad4 	.word	0x00006ad4
    5da4:	00006ab4 	.word	0x00006ab4
    5da8:	00006a74 	.word	0x00006a74
    5dac:	00006ada 	.word	0x00006ada
    5db0:	00006ade 	.word	0x00006ade
    5db4:	00000000 	.word	0x00000000
    5db8:	00005b5f 	.word	0x00005b5f

00005dbc <_printf_common>:
    5dbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5dbe:	0015      	movs	r5, r2
    5dc0:	9301      	str	r3, [sp, #4]
    5dc2:	688a      	ldr	r2, [r1, #8]
    5dc4:	690b      	ldr	r3, [r1, #16]
    5dc6:	9000      	str	r0, [sp, #0]
    5dc8:	000c      	movs	r4, r1
    5dca:	4293      	cmp	r3, r2
    5dcc:	da00      	bge.n	5dd0 <_printf_common+0x14>
    5dce:	0013      	movs	r3, r2
    5dd0:	0022      	movs	r2, r4
    5dd2:	602b      	str	r3, [r5, #0]
    5dd4:	3243      	adds	r2, #67	; 0x43
    5dd6:	7812      	ldrb	r2, [r2, #0]
    5dd8:	2a00      	cmp	r2, #0
    5dda:	d001      	beq.n	5de0 <_printf_common+0x24>
    5ddc:	3301      	adds	r3, #1
    5dde:	602b      	str	r3, [r5, #0]
    5de0:	6823      	ldr	r3, [r4, #0]
    5de2:	069b      	lsls	r3, r3, #26
    5de4:	d502      	bpl.n	5dec <_printf_common+0x30>
    5de6:	682b      	ldr	r3, [r5, #0]
    5de8:	3302      	adds	r3, #2
    5dea:	602b      	str	r3, [r5, #0]
    5dec:	2706      	movs	r7, #6
    5dee:	6823      	ldr	r3, [r4, #0]
    5df0:	401f      	ands	r7, r3
    5df2:	d027      	beq.n	5e44 <_printf_common+0x88>
    5df4:	0023      	movs	r3, r4
    5df6:	3343      	adds	r3, #67	; 0x43
    5df8:	781b      	ldrb	r3, [r3, #0]
    5dfa:	1e5a      	subs	r2, r3, #1
    5dfc:	4193      	sbcs	r3, r2
    5dfe:	6822      	ldr	r2, [r4, #0]
    5e00:	0692      	lsls	r2, r2, #26
    5e02:	d430      	bmi.n	5e66 <_printf_common+0xaa>
    5e04:	0022      	movs	r2, r4
    5e06:	9901      	ldr	r1, [sp, #4]
    5e08:	3243      	adds	r2, #67	; 0x43
    5e0a:	9800      	ldr	r0, [sp, #0]
    5e0c:	9e08      	ldr	r6, [sp, #32]
    5e0e:	47b0      	blx	r6
    5e10:	1c43      	adds	r3, r0, #1
    5e12:	d025      	beq.n	5e60 <_printf_common+0xa4>
    5e14:	2306      	movs	r3, #6
    5e16:	6820      	ldr	r0, [r4, #0]
    5e18:	682a      	ldr	r2, [r5, #0]
    5e1a:	68e1      	ldr	r1, [r4, #12]
    5e1c:	4003      	ands	r3, r0
    5e1e:	2500      	movs	r5, #0
    5e20:	2b04      	cmp	r3, #4
    5e22:	d103      	bne.n	5e2c <_printf_common+0x70>
    5e24:	1a8d      	subs	r5, r1, r2
    5e26:	43eb      	mvns	r3, r5
    5e28:	17db      	asrs	r3, r3, #31
    5e2a:	401d      	ands	r5, r3
    5e2c:	68a3      	ldr	r3, [r4, #8]
    5e2e:	6922      	ldr	r2, [r4, #16]
    5e30:	4293      	cmp	r3, r2
    5e32:	dd01      	ble.n	5e38 <_printf_common+0x7c>
    5e34:	1a9b      	subs	r3, r3, r2
    5e36:	18ed      	adds	r5, r5, r3
    5e38:	2700      	movs	r7, #0
    5e3a:	42bd      	cmp	r5, r7
    5e3c:	d120      	bne.n	5e80 <_printf_common+0xc4>
    5e3e:	2000      	movs	r0, #0
    5e40:	e010      	b.n	5e64 <_printf_common+0xa8>
    5e42:	3701      	adds	r7, #1
    5e44:	68e3      	ldr	r3, [r4, #12]
    5e46:	682a      	ldr	r2, [r5, #0]
    5e48:	1a9b      	subs	r3, r3, r2
    5e4a:	429f      	cmp	r7, r3
    5e4c:	dad2      	bge.n	5df4 <_printf_common+0x38>
    5e4e:	0022      	movs	r2, r4
    5e50:	2301      	movs	r3, #1
    5e52:	3219      	adds	r2, #25
    5e54:	9901      	ldr	r1, [sp, #4]
    5e56:	9800      	ldr	r0, [sp, #0]
    5e58:	9e08      	ldr	r6, [sp, #32]
    5e5a:	47b0      	blx	r6
    5e5c:	1c43      	adds	r3, r0, #1
    5e5e:	d1f0      	bne.n	5e42 <_printf_common+0x86>
    5e60:	2001      	movs	r0, #1
    5e62:	4240      	negs	r0, r0
    5e64:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    5e66:	2030      	movs	r0, #48	; 0x30
    5e68:	18e1      	adds	r1, r4, r3
    5e6a:	3143      	adds	r1, #67	; 0x43
    5e6c:	7008      	strb	r0, [r1, #0]
    5e6e:	0021      	movs	r1, r4
    5e70:	1c5a      	adds	r2, r3, #1
    5e72:	3145      	adds	r1, #69	; 0x45
    5e74:	7809      	ldrb	r1, [r1, #0]
    5e76:	18a2      	adds	r2, r4, r2
    5e78:	3243      	adds	r2, #67	; 0x43
    5e7a:	3302      	adds	r3, #2
    5e7c:	7011      	strb	r1, [r2, #0]
    5e7e:	e7c1      	b.n	5e04 <_printf_common+0x48>
    5e80:	0022      	movs	r2, r4
    5e82:	2301      	movs	r3, #1
    5e84:	321a      	adds	r2, #26
    5e86:	9901      	ldr	r1, [sp, #4]
    5e88:	9800      	ldr	r0, [sp, #0]
    5e8a:	9e08      	ldr	r6, [sp, #32]
    5e8c:	47b0      	blx	r6
    5e8e:	1c43      	adds	r3, r0, #1
    5e90:	d0e6      	beq.n	5e60 <_printf_common+0xa4>
    5e92:	3701      	adds	r7, #1
    5e94:	e7d1      	b.n	5e3a <_printf_common+0x7e>
	...

00005e98 <_printf_i>:
    5e98:	b5f0      	push	{r4, r5, r6, r7, lr}
    5e9a:	b08b      	sub	sp, #44	; 0x2c
    5e9c:	9206      	str	r2, [sp, #24]
    5e9e:	000a      	movs	r2, r1
    5ea0:	3243      	adds	r2, #67	; 0x43
    5ea2:	9307      	str	r3, [sp, #28]
    5ea4:	9005      	str	r0, [sp, #20]
    5ea6:	9204      	str	r2, [sp, #16]
    5ea8:	7e0a      	ldrb	r2, [r1, #24]
    5eaa:	000c      	movs	r4, r1
    5eac:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5eae:	2a6e      	cmp	r2, #110	; 0x6e
    5eb0:	d100      	bne.n	5eb4 <_printf_i+0x1c>
    5eb2:	e08f      	b.n	5fd4 <_printf_i+0x13c>
    5eb4:	d817      	bhi.n	5ee6 <_printf_i+0x4e>
    5eb6:	2a63      	cmp	r2, #99	; 0x63
    5eb8:	d02c      	beq.n	5f14 <_printf_i+0x7c>
    5eba:	d808      	bhi.n	5ece <_printf_i+0x36>
    5ebc:	2a00      	cmp	r2, #0
    5ebe:	d100      	bne.n	5ec2 <_printf_i+0x2a>
    5ec0:	e099      	b.n	5ff6 <_printf_i+0x15e>
    5ec2:	2a58      	cmp	r2, #88	; 0x58
    5ec4:	d054      	beq.n	5f70 <_printf_i+0xd8>
    5ec6:	0026      	movs	r6, r4
    5ec8:	3642      	adds	r6, #66	; 0x42
    5eca:	7032      	strb	r2, [r6, #0]
    5ecc:	e029      	b.n	5f22 <_printf_i+0x8a>
    5ece:	2a64      	cmp	r2, #100	; 0x64
    5ed0:	d001      	beq.n	5ed6 <_printf_i+0x3e>
    5ed2:	2a69      	cmp	r2, #105	; 0x69
    5ed4:	d1f7      	bne.n	5ec6 <_printf_i+0x2e>
    5ed6:	6821      	ldr	r1, [r4, #0]
    5ed8:	681a      	ldr	r2, [r3, #0]
    5eda:	0608      	lsls	r0, r1, #24
    5edc:	d523      	bpl.n	5f26 <_printf_i+0x8e>
    5ede:	1d11      	adds	r1, r2, #4
    5ee0:	6019      	str	r1, [r3, #0]
    5ee2:	6815      	ldr	r5, [r2, #0]
    5ee4:	e025      	b.n	5f32 <_printf_i+0x9a>
    5ee6:	2a73      	cmp	r2, #115	; 0x73
    5ee8:	d100      	bne.n	5eec <_printf_i+0x54>
    5eea:	e088      	b.n	5ffe <_printf_i+0x166>
    5eec:	d808      	bhi.n	5f00 <_printf_i+0x68>
    5eee:	2a6f      	cmp	r2, #111	; 0x6f
    5ef0:	d029      	beq.n	5f46 <_printf_i+0xae>
    5ef2:	2a70      	cmp	r2, #112	; 0x70
    5ef4:	d1e7      	bne.n	5ec6 <_printf_i+0x2e>
    5ef6:	2220      	movs	r2, #32
    5ef8:	6809      	ldr	r1, [r1, #0]
    5efa:	430a      	orrs	r2, r1
    5efc:	6022      	str	r2, [r4, #0]
    5efe:	e003      	b.n	5f08 <_printf_i+0x70>
    5f00:	2a75      	cmp	r2, #117	; 0x75
    5f02:	d020      	beq.n	5f46 <_printf_i+0xae>
    5f04:	2a78      	cmp	r2, #120	; 0x78
    5f06:	d1de      	bne.n	5ec6 <_printf_i+0x2e>
    5f08:	0022      	movs	r2, r4
    5f0a:	2178      	movs	r1, #120	; 0x78
    5f0c:	3245      	adds	r2, #69	; 0x45
    5f0e:	7011      	strb	r1, [r2, #0]
    5f10:	4a6c      	ldr	r2, [pc, #432]	; (60c4 <_printf_i+0x22c>)
    5f12:	e030      	b.n	5f76 <_printf_i+0xde>
    5f14:	000e      	movs	r6, r1
    5f16:	681a      	ldr	r2, [r3, #0]
    5f18:	3642      	adds	r6, #66	; 0x42
    5f1a:	1d11      	adds	r1, r2, #4
    5f1c:	6019      	str	r1, [r3, #0]
    5f1e:	6813      	ldr	r3, [r2, #0]
    5f20:	7033      	strb	r3, [r6, #0]
    5f22:	2301      	movs	r3, #1
    5f24:	e079      	b.n	601a <_printf_i+0x182>
    5f26:	0649      	lsls	r1, r1, #25
    5f28:	d5d9      	bpl.n	5ede <_printf_i+0x46>
    5f2a:	1d11      	adds	r1, r2, #4
    5f2c:	6019      	str	r1, [r3, #0]
    5f2e:	2300      	movs	r3, #0
    5f30:	5ed5      	ldrsh	r5, [r2, r3]
    5f32:	2d00      	cmp	r5, #0
    5f34:	da03      	bge.n	5f3e <_printf_i+0xa6>
    5f36:	232d      	movs	r3, #45	; 0x2d
    5f38:	9a04      	ldr	r2, [sp, #16]
    5f3a:	426d      	negs	r5, r5
    5f3c:	7013      	strb	r3, [r2, #0]
    5f3e:	4b62      	ldr	r3, [pc, #392]	; (60c8 <_printf_i+0x230>)
    5f40:	270a      	movs	r7, #10
    5f42:	9303      	str	r3, [sp, #12]
    5f44:	e02f      	b.n	5fa6 <_printf_i+0x10e>
    5f46:	6820      	ldr	r0, [r4, #0]
    5f48:	6819      	ldr	r1, [r3, #0]
    5f4a:	0605      	lsls	r5, r0, #24
    5f4c:	d503      	bpl.n	5f56 <_printf_i+0xbe>
    5f4e:	1d08      	adds	r0, r1, #4
    5f50:	6018      	str	r0, [r3, #0]
    5f52:	680d      	ldr	r5, [r1, #0]
    5f54:	e005      	b.n	5f62 <_printf_i+0xca>
    5f56:	0640      	lsls	r0, r0, #25
    5f58:	d5f9      	bpl.n	5f4e <_printf_i+0xb6>
    5f5a:	680d      	ldr	r5, [r1, #0]
    5f5c:	1d08      	adds	r0, r1, #4
    5f5e:	6018      	str	r0, [r3, #0]
    5f60:	b2ad      	uxth	r5, r5
    5f62:	4b59      	ldr	r3, [pc, #356]	; (60c8 <_printf_i+0x230>)
    5f64:	2708      	movs	r7, #8
    5f66:	9303      	str	r3, [sp, #12]
    5f68:	2a6f      	cmp	r2, #111	; 0x6f
    5f6a:	d018      	beq.n	5f9e <_printf_i+0x106>
    5f6c:	270a      	movs	r7, #10
    5f6e:	e016      	b.n	5f9e <_printf_i+0x106>
    5f70:	3145      	adds	r1, #69	; 0x45
    5f72:	700a      	strb	r2, [r1, #0]
    5f74:	4a54      	ldr	r2, [pc, #336]	; (60c8 <_printf_i+0x230>)
    5f76:	9203      	str	r2, [sp, #12]
    5f78:	681a      	ldr	r2, [r3, #0]
    5f7a:	6821      	ldr	r1, [r4, #0]
    5f7c:	1d10      	adds	r0, r2, #4
    5f7e:	6018      	str	r0, [r3, #0]
    5f80:	6815      	ldr	r5, [r2, #0]
    5f82:	0608      	lsls	r0, r1, #24
    5f84:	d522      	bpl.n	5fcc <_printf_i+0x134>
    5f86:	07cb      	lsls	r3, r1, #31
    5f88:	d502      	bpl.n	5f90 <_printf_i+0xf8>
    5f8a:	2320      	movs	r3, #32
    5f8c:	4319      	orrs	r1, r3
    5f8e:	6021      	str	r1, [r4, #0]
    5f90:	2710      	movs	r7, #16
    5f92:	2d00      	cmp	r5, #0
    5f94:	d103      	bne.n	5f9e <_printf_i+0x106>
    5f96:	2320      	movs	r3, #32
    5f98:	6822      	ldr	r2, [r4, #0]
    5f9a:	439a      	bics	r2, r3
    5f9c:	6022      	str	r2, [r4, #0]
    5f9e:	0023      	movs	r3, r4
    5fa0:	2200      	movs	r2, #0
    5fa2:	3343      	adds	r3, #67	; 0x43
    5fa4:	701a      	strb	r2, [r3, #0]
    5fa6:	6863      	ldr	r3, [r4, #4]
    5fa8:	60a3      	str	r3, [r4, #8]
    5faa:	2b00      	cmp	r3, #0
    5fac:	db5c      	blt.n	6068 <_printf_i+0x1d0>
    5fae:	2204      	movs	r2, #4
    5fb0:	6821      	ldr	r1, [r4, #0]
    5fb2:	4391      	bics	r1, r2
    5fb4:	6021      	str	r1, [r4, #0]
    5fb6:	2d00      	cmp	r5, #0
    5fb8:	d158      	bne.n	606c <_printf_i+0x1d4>
    5fba:	9e04      	ldr	r6, [sp, #16]
    5fbc:	2b00      	cmp	r3, #0
    5fbe:	d064      	beq.n	608a <_printf_i+0x1f2>
    5fc0:	0026      	movs	r6, r4
    5fc2:	9b03      	ldr	r3, [sp, #12]
    5fc4:	3642      	adds	r6, #66	; 0x42
    5fc6:	781b      	ldrb	r3, [r3, #0]
    5fc8:	7033      	strb	r3, [r6, #0]
    5fca:	e05e      	b.n	608a <_printf_i+0x1f2>
    5fcc:	0648      	lsls	r0, r1, #25
    5fce:	d5da      	bpl.n	5f86 <_printf_i+0xee>
    5fd0:	b2ad      	uxth	r5, r5
    5fd2:	e7d8      	b.n	5f86 <_printf_i+0xee>
    5fd4:	6809      	ldr	r1, [r1, #0]
    5fd6:	681a      	ldr	r2, [r3, #0]
    5fd8:	0608      	lsls	r0, r1, #24
    5fda:	d505      	bpl.n	5fe8 <_printf_i+0x150>
    5fdc:	1d11      	adds	r1, r2, #4
    5fde:	6019      	str	r1, [r3, #0]
    5fe0:	6813      	ldr	r3, [r2, #0]
    5fe2:	6962      	ldr	r2, [r4, #20]
    5fe4:	601a      	str	r2, [r3, #0]
    5fe6:	e006      	b.n	5ff6 <_printf_i+0x15e>
    5fe8:	0649      	lsls	r1, r1, #25
    5fea:	d5f7      	bpl.n	5fdc <_printf_i+0x144>
    5fec:	1d11      	adds	r1, r2, #4
    5fee:	6019      	str	r1, [r3, #0]
    5ff0:	6813      	ldr	r3, [r2, #0]
    5ff2:	8aa2      	ldrh	r2, [r4, #20]
    5ff4:	801a      	strh	r2, [r3, #0]
    5ff6:	2300      	movs	r3, #0
    5ff8:	9e04      	ldr	r6, [sp, #16]
    5ffa:	6123      	str	r3, [r4, #16]
    5ffc:	e054      	b.n	60a8 <_printf_i+0x210>
    5ffe:	681a      	ldr	r2, [r3, #0]
    6000:	1d11      	adds	r1, r2, #4
    6002:	6019      	str	r1, [r3, #0]
    6004:	6816      	ldr	r6, [r2, #0]
    6006:	2100      	movs	r1, #0
    6008:	6862      	ldr	r2, [r4, #4]
    600a:	0030      	movs	r0, r6
    600c:	f000 f91a 	bl	6244 <memchr>
    6010:	2800      	cmp	r0, #0
    6012:	d001      	beq.n	6018 <_printf_i+0x180>
    6014:	1b80      	subs	r0, r0, r6
    6016:	6060      	str	r0, [r4, #4]
    6018:	6863      	ldr	r3, [r4, #4]
    601a:	6123      	str	r3, [r4, #16]
    601c:	2300      	movs	r3, #0
    601e:	9a04      	ldr	r2, [sp, #16]
    6020:	7013      	strb	r3, [r2, #0]
    6022:	e041      	b.n	60a8 <_printf_i+0x210>
    6024:	6923      	ldr	r3, [r4, #16]
    6026:	0032      	movs	r2, r6
    6028:	9906      	ldr	r1, [sp, #24]
    602a:	9805      	ldr	r0, [sp, #20]
    602c:	9d07      	ldr	r5, [sp, #28]
    602e:	47a8      	blx	r5
    6030:	1c43      	adds	r3, r0, #1
    6032:	d043      	beq.n	60bc <_printf_i+0x224>
    6034:	6823      	ldr	r3, [r4, #0]
    6036:	2500      	movs	r5, #0
    6038:	079b      	lsls	r3, r3, #30
    603a:	d40f      	bmi.n	605c <_printf_i+0x1c4>
    603c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    603e:	68e0      	ldr	r0, [r4, #12]
    6040:	4298      	cmp	r0, r3
    6042:	da3d      	bge.n	60c0 <_printf_i+0x228>
    6044:	0018      	movs	r0, r3
    6046:	e03b      	b.n	60c0 <_printf_i+0x228>
    6048:	0022      	movs	r2, r4
    604a:	2301      	movs	r3, #1
    604c:	3219      	adds	r2, #25
    604e:	9906      	ldr	r1, [sp, #24]
    6050:	9805      	ldr	r0, [sp, #20]
    6052:	9e07      	ldr	r6, [sp, #28]
    6054:	47b0      	blx	r6
    6056:	1c43      	adds	r3, r0, #1
    6058:	d030      	beq.n	60bc <_printf_i+0x224>
    605a:	3501      	adds	r5, #1
    605c:	68e3      	ldr	r3, [r4, #12]
    605e:	9a09      	ldr	r2, [sp, #36]	; 0x24
    6060:	1a9b      	subs	r3, r3, r2
    6062:	429d      	cmp	r5, r3
    6064:	dbf0      	blt.n	6048 <_printf_i+0x1b0>
    6066:	e7e9      	b.n	603c <_printf_i+0x1a4>
    6068:	2d00      	cmp	r5, #0
    606a:	d0a9      	beq.n	5fc0 <_printf_i+0x128>
    606c:	9e04      	ldr	r6, [sp, #16]
    606e:	0028      	movs	r0, r5
    6070:	0039      	movs	r1, r7
    6072:	f7fd fce7 	bl	3a44 <__aeabi_uidivmod>
    6076:	9b03      	ldr	r3, [sp, #12]
    6078:	3e01      	subs	r6, #1
    607a:	5c5b      	ldrb	r3, [r3, r1]
    607c:	0028      	movs	r0, r5
    607e:	7033      	strb	r3, [r6, #0]
    6080:	0039      	movs	r1, r7
    6082:	f7fd fc59 	bl	3938 <__udivsi3>
    6086:	1e05      	subs	r5, r0, #0
    6088:	d1f1      	bne.n	606e <_printf_i+0x1d6>
    608a:	2f08      	cmp	r7, #8
    608c:	d109      	bne.n	60a2 <_printf_i+0x20a>
    608e:	6823      	ldr	r3, [r4, #0]
    6090:	07db      	lsls	r3, r3, #31
    6092:	d506      	bpl.n	60a2 <_printf_i+0x20a>
    6094:	6863      	ldr	r3, [r4, #4]
    6096:	6922      	ldr	r2, [r4, #16]
    6098:	4293      	cmp	r3, r2
    609a:	dc02      	bgt.n	60a2 <_printf_i+0x20a>
    609c:	2330      	movs	r3, #48	; 0x30
    609e:	3e01      	subs	r6, #1
    60a0:	7033      	strb	r3, [r6, #0]
    60a2:	9b04      	ldr	r3, [sp, #16]
    60a4:	1b9b      	subs	r3, r3, r6
    60a6:	6123      	str	r3, [r4, #16]
    60a8:	9b07      	ldr	r3, [sp, #28]
    60aa:	aa09      	add	r2, sp, #36	; 0x24
    60ac:	9300      	str	r3, [sp, #0]
    60ae:	0021      	movs	r1, r4
    60b0:	9b06      	ldr	r3, [sp, #24]
    60b2:	9805      	ldr	r0, [sp, #20]
    60b4:	f7ff fe82 	bl	5dbc <_printf_common>
    60b8:	1c43      	adds	r3, r0, #1
    60ba:	d1b3      	bne.n	6024 <_printf_i+0x18c>
    60bc:	2001      	movs	r0, #1
    60be:	4240      	negs	r0, r0
    60c0:	b00b      	add	sp, #44	; 0x2c
    60c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    60c4:	00006af6 	.word	0x00006af6
    60c8:	00006ae5 	.word	0x00006ae5

000060cc <_sbrk_r>:
    60cc:	2300      	movs	r3, #0
    60ce:	b570      	push	{r4, r5, r6, lr}
    60d0:	4c06      	ldr	r4, [pc, #24]	; (60ec <_sbrk_r+0x20>)
    60d2:	0005      	movs	r5, r0
    60d4:	0008      	movs	r0, r1
    60d6:	6023      	str	r3, [r4, #0]
    60d8:	f7fc fee2 	bl	2ea0 <_sbrk>
    60dc:	1c43      	adds	r3, r0, #1
    60de:	d103      	bne.n	60e8 <_sbrk_r+0x1c>
    60e0:	6823      	ldr	r3, [r4, #0]
    60e2:	2b00      	cmp	r3, #0
    60e4:	d000      	beq.n	60e8 <_sbrk_r+0x1c>
    60e6:	602b      	str	r3, [r5, #0]
    60e8:	bd70      	pop	{r4, r5, r6, pc}
    60ea:	46c0      	nop			; (mov r8, r8)
    60ec:	20000828 	.word	0x20000828

000060f0 <__sread>:
    60f0:	b570      	push	{r4, r5, r6, lr}
    60f2:	000c      	movs	r4, r1
    60f4:	250e      	movs	r5, #14
    60f6:	5f49      	ldrsh	r1, [r1, r5]
    60f8:	f000 f8b2 	bl	6260 <_read_r>
    60fc:	2800      	cmp	r0, #0
    60fe:	db03      	blt.n	6108 <__sread+0x18>
    6100:	6d63      	ldr	r3, [r4, #84]	; 0x54
    6102:	181b      	adds	r3, r3, r0
    6104:	6563      	str	r3, [r4, #84]	; 0x54
    6106:	bd70      	pop	{r4, r5, r6, pc}
    6108:	89a3      	ldrh	r3, [r4, #12]
    610a:	4a02      	ldr	r2, [pc, #8]	; (6114 <__sread+0x24>)
    610c:	4013      	ands	r3, r2
    610e:	81a3      	strh	r3, [r4, #12]
    6110:	e7f9      	b.n	6106 <__sread+0x16>
    6112:	46c0      	nop			; (mov r8, r8)
    6114:	ffffefff 	.word	0xffffefff

00006118 <__swrite>:
    6118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    611a:	001f      	movs	r7, r3
    611c:	898b      	ldrh	r3, [r1, #12]
    611e:	0005      	movs	r5, r0
    6120:	000c      	movs	r4, r1
    6122:	0016      	movs	r6, r2
    6124:	05db      	lsls	r3, r3, #23
    6126:	d505      	bpl.n	6134 <__swrite+0x1c>
    6128:	230e      	movs	r3, #14
    612a:	5ec9      	ldrsh	r1, [r1, r3]
    612c:	2200      	movs	r2, #0
    612e:	2302      	movs	r3, #2
    6130:	f000 f874 	bl	621c <_lseek_r>
    6134:	89a3      	ldrh	r3, [r4, #12]
    6136:	4a05      	ldr	r2, [pc, #20]	; (614c <__swrite+0x34>)
    6138:	0028      	movs	r0, r5
    613a:	4013      	ands	r3, r2
    613c:	81a3      	strh	r3, [r4, #12]
    613e:	0032      	movs	r2, r6
    6140:	230e      	movs	r3, #14
    6142:	5ee1      	ldrsh	r1, [r4, r3]
    6144:	003b      	movs	r3, r7
    6146:	f000 f81f 	bl	6188 <_write_r>
    614a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    614c:	ffffefff 	.word	0xffffefff

00006150 <__sseek>:
    6150:	b570      	push	{r4, r5, r6, lr}
    6152:	000c      	movs	r4, r1
    6154:	250e      	movs	r5, #14
    6156:	5f49      	ldrsh	r1, [r1, r5]
    6158:	f000 f860 	bl	621c <_lseek_r>
    615c:	89a3      	ldrh	r3, [r4, #12]
    615e:	1c42      	adds	r2, r0, #1
    6160:	d103      	bne.n	616a <__sseek+0x1a>
    6162:	4a05      	ldr	r2, [pc, #20]	; (6178 <__sseek+0x28>)
    6164:	4013      	ands	r3, r2
    6166:	81a3      	strh	r3, [r4, #12]
    6168:	bd70      	pop	{r4, r5, r6, pc}
    616a:	2280      	movs	r2, #128	; 0x80
    616c:	0152      	lsls	r2, r2, #5
    616e:	4313      	orrs	r3, r2
    6170:	81a3      	strh	r3, [r4, #12]
    6172:	6560      	str	r0, [r4, #84]	; 0x54
    6174:	e7f8      	b.n	6168 <__sseek+0x18>
    6176:	46c0      	nop			; (mov r8, r8)
    6178:	ffffefff 	.word	0xffffefff

0000617c <__sclose>:
    617c:	b510      	push	{r4, lr}
    617e:	230e      	movs	r3, #14
    6180:	5ec9      	ldrsh	r1, [r1, r3]
    6182:	f000 f815 	bl	61b0 <_close_r>
    6186:	bd10      	pop	{r4, pc}

00006188 <_write_r>:
    6188:	b570      	push	{r4, r5, r6, lr}
    618a:	0005      	movs	r5, r0
    618c:	0008      	movs	r0, r1
    618e:	0011      	movs	r1, r2
    6190:	2200      	movs	r2, #0
    6192:	4c06      	ldr	r4, [pc, #24]	; (61ac <_write_r+0x24>)
    6194:	6022      	str	r2, [r4, #0]
    6196:	001a      	movs	r2, r3
    6198:	f7fa fb54 	bl	844 <_write>
    619c:	1c43      	adds	r3, r0, #1
    619e:	d103      	bne.n	61a8 <_write_r+0x20>
    61a0:	6823      	ldr	r3, [r4, #0]
    61a2:	2b00      	cmp	r3, #0
    61a4:	d000      	beq.n	61a8 <_write_r+0x20>
    61a6:	602b      	str	r3, [r5, #0]
    61a8:	bd70      	pop	{r4, r5, r6, pc}
    61aa:	46c0      	nop			; (mov r8, r8)
    61ac:	20000828 	.word	0x20000828

000061b0 <_close_r>:
    61b0:	2300      	movs	r3, #0
    61b2:	b570      	push	{r4, r5, r6, lr}
    61b4:	4c06      	ldr	r4, [pc, #24]	; (61d0 <_close_r+0x20>)
    61b6:	0005      	movs	r5, r0
    61b8:	0008      	movs	r0, r1
    61ba:	6023      	str	r3, [r4, #0]
    61bc:	f7fc fe82 	bl	2ec4 <_close>
    61c0:	1c43      	adds	r3, r0, #1
    61c2:	d103      	bne.n	61cc <_close_r+0x1c>
    61c4:	6823      	ldr	r3, [r4, #0]
    61c6:	2b00      	cmp	r3, #0
    61c8:	d000      	beq.n	61cc <_close_r+0x1c>
    61ca:	602b      	str	r3, [r5, #0]
    61cc:	bd70      	pop	{r4, r5, r6, pc}
    61ce:	46c0      	nop			; (mov r8, r8)
    61d0:	20000828 	.word	0x20000828

000061d4 <_fstat_r>:
    61d4:	2300      	movs	r3, #0
    61d6:	b570      	push	{r4, r5, r6, lr}
    61d8:	4c06      	ldr	r4, [pc, #24]	; (61f4 <_fstat_r+0x20>)
    61da:	0005      	movs	r5, r0
    61dc:	0008      	movs	r0, r1
    61de:	0011      	movs	r1, r2
    61e0:	6023      	str	r3, [r4, #0]
    61e2:	f7fc fe72 	bl	2eca <_fstat>
    61e6:	1c43      	adds	r3, r0, #1
    61e8:	d103      	bne.n	61f2 <_fstat_r+0x1e>
    61ea:	6823      	ldr	r3, [r4, #0]
    61ec:	2b00      	cmp	r3, #0
    61ee:	d000      	beq.n	61f2 <_fstat_r+0x1e>
    61f0:	602b      	str	r3, [r5, #0]
    61f2:	bd70      	pop	{r4, r5, r6, pc}
    61f4:	20000828 	.word	0x20000828

000061f8 <_isatty_r>:
    61f8:	2300      	movs	r3, #0
    61fa:	b570      	push	{r4, r5, r6, lr}
    61fc:	4c06      	ldr	r4, [pc, #24]	; (6218 <_isatty_r+0x20>)
    61fe:	0005      	movs	r5, r0
    6200:	0008      	movs	r0, r1
    6202:	6023      	str	r3, [r4, #0]
    6204:	f7fc fe66 	bl	2ed4 <_isatty>
    6208:	1c43      	adds	r3, r0, #1
    620a:	d103      	bne.n	6214 <_isatty_r+0x1c>
    620c:	6823      	ldr	r3, [r4, #0]
    620e:	2b00      	cmp	r3, #0
    6210:	d000      	beq.n	6214 <_isatty_r+0x1c>
    6212:	602b      	str	r3, [r5, #0]
    6214:	bd70      	pop	{r4, r5, r6, pc}
    6216:	46c0      	nop			; (mov r8, r8)
    6218:	20000828 	.word	0x20000828

0000621c <_lseek_r>:
    621c:	b570      	push	{r4, r5, r6, lr}
    621e:	0005      	movs	r5, r0
    6220:	0008      	movs	r0, r1
    6222:	0011      	movs	r1, r2
    6224:	2200      	movs	r2, #0
    6226:	4c06      	ldr	r4, [pc, #24]	; (6240 <_lseek_r+0x24>)
    6228:	6022      	str	r2, [r4, #0]
    622a:	001a      	movs	r2, r3
    622c:	f7fc fe54 	bl	2ed8 <_lseek>
    6230:	1c43      	adds	r3, r0, #1
    6232:	d103      	bne.n	623c <_lseek_r+0x20>
    6234:	6823      	ldr	r3, [r4, #0]
    6236:	2b00      	cmp	r3, #0
    6238:	d000      	beq.n	623c <_lseek_r+0x20>
    623a:	602b      	str	r3, [r5, #0]
    623c:	bd70      	pop	{r4, r5, r6, pc}
    623e:	46c0      	nop			; (mov r8, r8)
    6240:	20000828 	.word	0x20000828

00006244 <memchr>:
    6244:	b2c9      	uxtb	r1, r1
    6246:	1882      	adds	r2, r0, r2
    6248:	4290      	cmp	r0, r2
    624a:	d101      	bne.n	6250 <memchr+0xc>
    624c:	2000      	movs	r0, #0
    624e:	4770      	bx	lr
    6250:	7803      	ldrb	r3, [r0, #0]
    6252:	428b      	cmp	r3, r1
    6254:	d0fb      	beq.n	624e <memchr+0xa>
    6256:	3001      	adds	r0, #1
    6258:	e7f6      	b.n	6248 <memchr+0x4>

0000625a <__malloc_lock>:
    625a:	4770      	bx	lr

0000625c <__malloc_unlock>:
    625c:	4770      	bx	lr
	...

00006260 <_read_r>:
    6260:	b570      	push	{r4, r5, r6, lr}
    6262:	0005      	movs	r5, r0
    6264:	0008      	movs	r0, r1
    6266:	0011      	movs	r1, r2
    6268:	2200      	movs	r2, #0
    626a:	4c06      	ldr	r4, [pc, #24]	; (6284 <_read_r+0x24>)
    626c:	6022      	str	r2, [r4, #0]
    626e:	001a      	movs	r2, r3
    6270:	f7fa fac6 	bl	800 <_read>
    6274:	1c43      	adds	r3, r0, #1
    6276:	d103      	bne.n	6280 <_read_r+0x20>
    6278:	6823      	ldr	r3, [r4, #0]
    627a:	2b00      	cmp	r3, #0
    627c:	d000      	beq.n	6280 <_read_r+0x20>
    627e:	602b      	str	r3, [r5, #0]
    6280:	bd70      	pop	{r4, r5, r6, pc}
    6282:	46c0      	nop			; (mov r8, r8)
    6284:	20000828 	.word	0x20000828
    6288:	000002fa 	.word	0x000002fa
    628c:	00000540 	.word	0x00000540
    6290:	00000540 	.word	0x00000540
    6294:	00000540 	.word	0x00000540
    6298:	00000540 	.word	0x00000540
    629c:	00000540 	.word	0x00000540
    62a0:	00000540 	.word	0x00000540
    62a4:	00000540 	.word	0x00000540
    62a8:	00000540 	.word	0x00000540
    62ac:	00000540 	.word	0x00000540
    62b0:	00000540 	.word	0x00000540
    62b4:	00000540 	.word	0x00000540
    62b8:	00000540 	.word	0x00000540
    62bc:	00000540 	.word	0x00000540
    62c0:	00000540 	.word	0x00000540
    62c4:	00000540 	.word	0x00000540
    62c8:	000002e2 	.word	0x000002e2
    62cc:	00000540 	.word	0x00000540
    62d0:	00000540 	.word	0x00000540
    62d4:	00000540 	.word	0x00000540
    62d8:	00000540 	.word	0x00000540
    62dc:	00000540 	.word	0x00000540
    62e0:	00000540 	.word	0x00000540
    62e4:	00000540 	.word	0x00000540
    62e8:	00000540 	.word	0x00000540
    62ec:	00000540 	.word	0x00000540
    62f0:	00000540 	.word	0x00000540
    62f4:	00000540 	.word	0x00000540
    62f8:	00000540 	.word	0x00000540
    62fc:	00000540 	.word	0x00000540
    6300:	00000540 	.word	0x00000540
    6304:	00000540 	.word	0x00000540
    6308:	000002f2 	.word	0x000002f2
    630c:	00000540 	.word	0x00000540
    6310:	00000540 	.word	0x00000540
    6314:	00000540 	.word	0x00000540
    6318:	00000540 	.word	0x00000540
    631c:	00000540 	.word	0x00000540
    6320:	00000540 	.word	0x00000540
    6324:	00000540 	.word	0x00000540
    6328:	00000540 	.word	0x00000540
    632c:	00000540 	.word	0x00000540
    6330:	00000540 	.word	0x00000540
    6334:	00000540 	.word	0x00000540
    6338:	00000540 	.word	0x00000540
    633c:	00000540 	.word	0x00000540
    6340:	00000540 	.word	0x00000540
    6344:	00000540 	.word	0x00000540
    6348:	000002ea 	.word	0x000002ea
    634c:	00000302 	.word	0x00000302
    6350:	000002ca 	.word	0x000002ca
    6354:	000002da 	.word	0x000002da
    6358:	000002d2 	.word	0x000002d2
    635c:	0000ffff 	.word	0x0000ffff
    6360:	0000ffff 	.word	0x0000ffff
    6364:	0000ffff 	.word	0x0000ffff
    6368:	0000ffff 	.word	0x0000ffff
    636c:	00000004 	.word	0x00000004
    6370:	00000005 	.word	0x00000005
    6374:	00000006 	.word	0x00000006
    6378:	00000007 	.word	0x00000007
    637c:	0000ffff 	.word	0x0000ffff
    6380:	0000ffff 	.word	0x0000ffff
    6384:	00000022 	.word	0x00000022
    6388:	00000023 	.word	0x00000023
    638c:	0000ffff 	.word	0x0000ffff
    6390:	0000ffff 	.word	0x0000ffff
    6394:	0000ffff 	.word	0x0000ffff
    6398:	0000ffff 	.word	0x0000ffff
    639c:	00000008 	.word	0x00000008
    63a0:	00000009 	.word	0x00000009
    63a4:	0000ffff 	.word	0x0000ffff
    63a8:	0000ffff 	.word	0x0000ffff
    63ac:	00000a6c 	.word	0x00000a6c
    63b0:	00000a6c 	.word	0x00000a6c
    63b4:	00000a48 	.word	0x00000a48
    63b8:	00000a6c 	.word	0x00000a6c
    63bc:	00000a48 	.word	0x00000a48
    63c0:	00000a2e 	.word	0x00000a2e
    63c4:	00000a2e 	.word	0x00000a2e
    63c8:	00000a6c 	.word	0x00000a6c
    63cc:	00000a6c 	.word	0x00000a6c
    63d0:	00000a6c 	.word	0x00000a6c
    63d4:	00000a6c 	.word	0x00000a6c
    63d8:	00000a6c 	.word	0x00000a6c
    63dc:	00000a6c 	.word	0x00000a6c
    63e0:	00000a6c 	.word	0x00000a6c
    63e4:	00000a6c 	.word	0x00000a6c
    63e8:	00000a6c 	.word	0x00000a6c
    63ec:	00000a6c 	.word	0x00000a6c
    63f0:	00000a6c 	.word	0x00000a6c
    63f4:	00000a6c 	.word	0x00000a6c
    63f8:	00000a6c 	.word	0x00000a6c
    63fc:	00000a6c 	.word	0x00000a6c
    6400:	00000a6c 	.word	0x00000a6c
    6404:	00000a6c 	.word	0x00000a6c
    6408:	00000a6c 	.word	0x00000a6c
    640c:	00000a6c 	.word	0x00000a6c
    6410:	00000a6c 	.word	0x00000a6c
    6414:	00000a6c 	.word	0x00000a6c
    6418:	00000a6c 	.word	0x00000a6c
    641c:	00000a6c 	.word	0x00000a6c
    6420:	00000a6c 	.word	0x00000a6c
    6424:	00000a6c 	.word	0x00000a6c
    6428:	00000a6c 	.word	0x00000a6c
    642c:	00000a6c 	.word	0x00000a6c
    6430:	00000a6c 	.word	0x00000a6c
    6434:	00000a6c 	.word	0x00000a6c
    6438:	00000a6c 	.word	0x00000a6c
    643c:	00000a6c 	.word	0x00000a6c
    6440:	00000a6c 	.word	0x00000a6c
    6444:	00000a6c 	.word	0x00000a6c
    6448:	00000a6c 	.word	0x00000a6c
    644c:	00000a6c 	.word	0x00000a6c
    6450:	00000a6c 	.word	0x00000a6c
    6454:	00000a6c 	.word	0x00000a6c
    6458:	00000a6c 	.word	0x00000a6c
    645c:	00000a6c 	.word	0x00000a6c
    6460:	00000a6c 	.word	0x00000a6c
    6464:	00000a6c 	.word	0x00000a6c
    6468:	00000a6c 	.word	0x00000a6c
    646c:	00000a6c 	.word	0x00000a6c
    6470:	00000a6c 	.word	0x00000a6c
    6474:	00000a6c 	.word	0x00000a6c
    6478:	00000a6c 	.word	0x00000a6c
    647c:	00000a6c 	.word	0x00000a6c
    6480:	00000a6c 	.word	0x00000a6c
    6484:	00000a6c 	.word	0x00000a6c
    6488:	00000a6c 	.word	0x00000a6c
    648c:	00000a6c 	.word	0x00000a6c
    6490:	00000a6c 	.word	0x00000a6c
    6494:	00000a6c 	.word	0x00000a6c
    6498:	00000a6c 	.word	0x00000a6c
    649c:	00000a6c 	.word	0x00000a6c
    64a0:	00000a6c 	.word	0x00000a6c
    64a4:	00000a6c 	.word	0x00000a6c
    64a8:	00000a6c 	.word	0x00000a6c
    64ac:	00000a48 	.word	0x00000a48
    64b0:	00000a48 	.word	0x00000a48
    64b4:	00000a50 	.word	0x00000a50
    64b8:	00000a50 	.word	0x00000a50
    64bc:	00000a50 	.word	0x00000a50
    64c0:	00000a50 	.word	0x00000a50
    64c4:	41744545 	.word	0x41744545
    64c8:	50524f4d 	.word	0x50524f4d
    64cc:	456d752e 	.word	0x456d752e

000064d0 <sysfont_glyphs>:
    64d0:	00000000 20000000 20202020 50502000     .......     . PP
    64e0:	00000050 f8505000 5050f850 70a07820     P....PP.P.PP x.p
    64f0:	c020f028 402010c8 90601898 90a840a0     (. ... @..`..@..
    6500:	40206068 00000000 40402010 40102040     h` @..... @@@ .@
    6510:	10101020 50004020 5020f820 20200000      ... @.P . P..  
    6520:	002020f8 00000000 00402060 00f80000     .  .....` @.....
    6530:	00000000 60000000 10080060 00804020     .......``... @..
    6540:	a8988870 207088c8 20202060 88707020     p.....p `    pp.
    6550:	40201008 2010f8f8 70880810 90503010     .. @... ...p.0P.
    6560:	f81010f8 0808f080 40307088 8888f080     .........p0@....
    6570:	1008f870 40404020 70888870 70708888     p... @@@p..p..pp
    6580:	08788888 60006010 60600060 60600000     ..x..`.``.``..``
    6590:	40206000 40201008 00081020 f800f800     .` @.. @ .......
    65a0:	40800000 40201020 08887080 20002010     ...@ . @.p... . 
    65b0:	68088870 7070a8a8 f8888888 88f08888     p..h..pp........
    65c0:	8888f088 808870f0 70888080 888890e0     .....p.....p....
    65d0:	f8e09088 80f08080 80f8f880 8080e080     ................
    65e0:	80887080 70889880 f8888888 70888888     .p.....p.......p
    65f0:	20202020 10387020 90101010 a0908860          p8.....`...
    6600:	8890a0c0 80808080 88f88080 8888a8d8     ................
    6610:	88888888 8898a8c8 88887088 70888888     .........p.....p
    6620:	f08888f0 70808080 a8888888 88f06890     .......p.....h..
    6630:	90a0f088 80807888 f0080870 202020f8     .....x..p....   
    6640:	88202020 88888888 88887088 50888888        ......p.....P
    6650:	88888820 88d8a8a8 20508888 88888850      .........P P...
    6660:	20205088 08f82020 80402010 202038f8     .P    ... @..8  
    6670:	38202020 20408000 e0000810 20202020        8..@ ....    
    6680:	5020e020 00000088 00000000 f8000000      . P............
    6690:	00102040 00000000 78087000 80807888     @ .......p.x.x..
    66a0:	8888c8b0 700000f0 70888080 98680808     .......p...p..h.
    66b0:	00788888 f8887000 48307080 4040e040     ..x..p...p0H@.@@
    66c0:	78000040 30087888 c8b08080 20888888     @..x.x.0....... 
    66d0:	20206000 00107020 90101030 48404060     .`   p..0...`@@H
    66e0:	48506050 20202060 00702020 a8a8d000     P`PH`     p.....
    66f0:	00008888 8888c8b0 70000088 70888888     ...........p...p
    6700:	88f00000 008080f0 78986800 00000808     .........h.x....
    6710:	8080c8b0 70000080 f0087080 40e04040     .......p.p..@@.@
    6720:	00304840 88888800 00006898 50888888     @H0......h.....P
    6730:	88000020 50a8a888 50880000 00885020      ......P...P P..
    6740:	78888800 00007008 402010f8 202010f8     ...x.p.... @..  
    6750:	10202040 20202020 40202020 20102020     @  .       @  . 
    6760:	00004020 42000800 42000c00 42001000      @.....B...B...B
    6770:	42001400 42001800 42001c00 0000280e     ...B...B...B.(..
    6780:	0000280a 0000280a 0000286c 0000286c     .(...(..l(..l(..
    6790:	00002822 00002814 00002828 0000285a     "(...(..((..Z(..
    67a0:	000028f4 000028d4 000028d4 00002960     .(...(...(..`)..
    67b0:	000028e6 00002902 000028d8 00002910     .(...)...(...)..
    67c0:	00002950                                P)..

000067c4 <StateTable>:
    67c4:	00003601 00000000 00003601 00000001     .6.......6......
    67d4:	00003601 00000001 00003601 00000005     .6.......6......
    67e4:	000031a1 00000001 000031a1 00000002     .1.......1......
    67f4:	000031a1 00000002 000031a1 00000005     .1.......1......
    6804:	000032a5 00000002 000032a5 00000003     .2.......2......
    6814:	000032a5 00000003 000032a5 00000005     .2.......2......
    6824:	00003381 00000003 00003381 00000004     .3.......3......
    6834:	00003381 00000004 00003381 00000005     .3.......3......
    6844:	0000375d 00000004 0000375d 00000001     ]7......]7......
    6854:	0000375d 00000003 0000375d 00000005     ]7......]7......
    6864:	00003321 00000000 00003321 00000000     !3......!3......
    6874:	00003321 00000000 00003321 00000005     !3......!3......
    6884:	636c6143 6e616c75 6d206f64 61696465     Calculando media
    6894:	67206520 61766172 206f646e 6d20616e      e gravando na m
    68a4:	726f6d65 21206169 00000d21 6f727245     emoria !!...Erro
    68b4:	20656420 6f6d656d 21616972 00000021      de memoria!!...
    68c4:	44524148 53455220 44205445 50412041     HARD RESET DA AP
    68d4:	4143494c 004f4143 6f747345 6f6e2075     LICACAO.Estou no
    68e4:	696e4920 0d212174 00000000 564e4f43      Init!!.....CONV
    68f4:	41535245 203d204f 000a6425 646e654c     ERSAO = %d..Lend
    6904:	6f64206f 6e657320 20726f73 000d2121     o do sensor !!..
    6914:	2120694f 00000d21 74736f4d 646e6172     Oi !!...Mostrand
    6924:	6f6e206f 73696420 79616c70 0d212120     o no display !!.
    6934:	00000000 706d6574 75746120 25206c61     ....temp atual %
    6944:	00000a64 706d6574 64656d20 25206169     d...temp media %
    6954:	00000a64 706d6574 78616d20 0a642520     d...temp max %d.
    6964:	00000000 706d6574 6e696d20 0a642520     ....temp min %d.
    6974:	00000000 706d6554 74617265 20617275     ....Temperatura 
    6984:	75744120 003a6c61 706d6554 74617265      Atual:.Temperat
    6994:	20617275 64654d20 003a6169 706d6554     ura  Media:.Temp
    69a4:	74617265 20617275 6978614d 003a616d     eratura Maxima:.
    69b4:	706d6554 74617265 20617275 696e694d     Temperatura Mini
    69c4:	003a616d 00003d64 00003d46 00003d00     ma:.d=..F=...=..
    69d4:	00003c1e 00003d00 00003d38 00003d00     .<...=..8=...=..
    69e4:	00003c1e 00003d46 00003d46 00003d38     .<..F=..F=..8=..
    69f4:	00003c1e 00003c16 00003c16 00003c16     .<...<...<...<..
    6a04:	00003f7c 000043c4 00004284 00004284     |?...C...B...B..
    6a14:	00004280 0000439c 0000439c 0000438e     .B...C...C...C..
    6a24:	00004280 0000439c 0000438e 0000439c     .B...C...C...C..
    6a34:	00004280 000043a4 000043a4 000043a4     .B...C...C...C..
    6a44:	000045a8                                .E..

00006a48 <_global_impure_ptr>:
    6a48:	20000038 33323130 37363534 62613938     8.. 0123456789ab
    6a58:	66656463 6a696867 6e6d6c6b 7271706f     cdefghijklmnopqr
    6a68:	76757473 7a797877 00000000              stuvwxyz....

00006a74 <__sf_fake_stderr>:
	...

00006a94 <__sf_fake_stdin>:
	...

00006ab4 <__sf_fake_stdout>:
	...
    6ad4:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    6ae4:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    6af4:	31300046 35343332 39383736 64636261     F.0123456789abcd
    6b04:	00006665                                ef..

00006b08 <_init>:
    6b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6b0a:	46c0      	nop			; (mov r8, r8)
    6b0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    6b0e:	bc08      	pop	{r3}
    6b10:	469e      	mov	lr, r3
    6b12:	4770      	bx	lr

00006b14 <__init_array_start>:
    6b14:	000000dd 	.word	0x000000dd

00006b18 <_fini>:
    6b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6b1a:	46c0      	nop			; (mov r8, r8)
    6b1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    6b1e:	bc08      	pop	{r3}
    6b20:	469e      	mov	lr, r3
    6b22:	4770      	bx	lr

00006b24 <__fini_array_start>:
    6b24:	000000b5 	.word	0x000000b5
