verilog work "Lab7_ctl7seg.v"
verilog work "Lab7_main.v"
