#-----------------------------------------------------------
# xsim v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Feb 10 22:29:59 2025
# Process ID: 20352
# Current directory: C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog
# Command line: xsim.exe -source {xsim.dir/DelayAndSum/xsim_script.tcl}
# Log file: C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/xsim.log
# Journal file: C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog\xsim.jou
# Running On        :Laptop-Matt
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i7-1185G7 @ 3.00GHz
# CPU Frequency     :2995 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16872 MB
# Swap memory       :19327 MB
# Total Virtual     :36199 MB
# Available Virtual :20050 MB
#-----------------------------------------------------------
start_gui
source xsim.dir/DelayAndSum/xsim_script.tcl
# set_param project.enableReportConfiguration 0
# load_feature core
# current_fileset
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
current_fileset: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1549.566 ; gain = 405.578
# xsim {DelayAndSum} -view {{DelayAndSum_dataflow_ana.wcfg}} -tclbatch {DelayAndSum.tcl} -protoinst {DelayAndSum.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file DelayAndSum.protoinst
Time resolution is 1 ps
open_wave_config DelayAndSum_dataflow_ana.wcfg
source DelayAndSum.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $coutputgroup]
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/out_imag_TLAST -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/out_imag_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/out_imag_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/out_imag_TDATA -into $return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/out_real_TLAST -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/out_real_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/out_real_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/out_real_TDATA -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $cinputgroup]
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in4_imag_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in4_imag_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in4_imag_TDATA -into $return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in4_real_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in4_real_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in4_real_TDATA -into $return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in3_imag_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in3_imag_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in3_imag_TDATA -into $return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in3_real_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in3_real_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in3_real_TDATA -into $return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in2_imag_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in2_imag_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in2_imag_TDATA -into $return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in2_real_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in2_real_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in2_real_TDATA -into $return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in1_imag_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in1_imag_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in1_imag_TDATA -into $return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in1_real_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in1_real_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in1_real_TDATA -into $return_group -radix hex
## set axis_packet_size__phi__fc__xpos1__xpos2__xpos3__xpos4_group [add_wave_group axis_packet_size__phi__fc__xpos1__xpos2__xpos3__xpos4(axi_slave) -into $cinputgroup]
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_BRESP -into $axis_packet_size__phi__fc__xpos1__xpos2__xpos3__xpos4_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_BREADY -into $axis_packet_size__phi__fc__xpos1__xpos2__xpos3__xpos4_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_BVALID -into $axis_packet_size__phi__fc__xpos1__xpos2__xpos3__xpos4_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_RRESP -into $axis_packet_size__phi__fc__xpos1__xpos2__xpos3__xpos4_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_RDATA -into $axis_packet_size__phi__fc__xpos1__xpos2__xpos3__xpos4_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_RREADY -into $axis_packet_size__phi__fc__xpos1__xpos2__xpos3__xpos4_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_RVALID -into $axis_packet_size__phi__fc__xpos1__xpos2__xpos3__xpos4_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_ARREADY -into $axis_packet_size__phi__fc__xpos1__xpos2__xpos3__xpos4_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_ARVALID -into $axis_packet_size__phi__fc__xpos1__xpos2__xpos3__xpos4_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_ARADDR -into $axis_packet_size__phi__fc__xpos1__xpos2__xpos3__xpos4_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_WSTRB -into $axis_packet_size__phi__fc__xpos1__xpos2__xpos3__xpos4_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_WDATA -into $axis_packet_size__phi__fc__xpos1__xpos2__xpos3__xpos4_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_WREADY -into $axis_packet_size__phi__fc__xpos1__xpos2__xpos3__xpos4_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_WVALID -into $axis_packet_size__phi__fc__xpos1__xpos2__xpos3__xpos4_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_AWREADY -into $axis_packet_size__phi__fc__xpos1__xpos2__xpos3__xpos4_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_AWVALID -into $axis_packet_size__phi__fc__xpos1__xpos2__xpos3__xpos4_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_AWADDR -into $axis_packet_size__phi__fc__xpos1__xpos2__xpos3__xpos4_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/ap_clk -into $clockgroup
## save_wave_config DelayAndSum.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 64 [0.00%] @ "113000"
// RTL Simulation : 1 / 64 [94.12%] @ "288000"
// RTL Simulation : 2 / 64 [94.12%] @ "293000"
// RTL Simulation : 3 / 64 [94.12%] @ "298000"
// RTL Simulation : 4 / 64 [94.12%] @ "303000"
// RTL Simulation : 5 / 64 [94.12%] @ "308000"
// RTL Simulation : 6 / 64 [94.12%] @ "313000"
// RTL Simulation : 7 / 64 [94.12%] @ "318000"
// RTL Simulation : 8 / 64 [94.12%] @ "323000"
// RTL Simulation : 9 / 64 [94.12%] @ "328000"
// RTL Simulation : 10 / 64 [94.12%] @ "333000"
// RTL Simulation : 11 / 64 [94.12%] @ "338000"
// RTL Simulation : 12 / 64 [94.12%] @ "343000"
// RTL Simulation : 13 / 64 [94.12%] @ "348000"
// RTL Simulation : 14 / 64 [94.12%] @ "353000"
// RTL Simulation : 15 / 64 [94.12%] @ "358000"
// RTL Simulation : 16 / 64 [94.12%] @ "363000"
// RTL Simulation : 17 / 64 [94.12%] @ "368000"
// RTL Simulation : 18 / 64 [94.12%] @ "373000"
// RTL Simulation : 19 / 64 [94.12%] @ "378000"
// RTL Simulation : 20 / 64 [94.12%] @ "383000"
// RTL Simulation : 21 / 64 [94.12%] @ "388000"
// RTL Simulation : 22 / 64 [94.12%] @ "393000"
// RTL Simulation : 23 / 64 [94.12%] @ "398000"
// RTL Simulation : 24 / 64 [94.12%] @ "403000"
// RTL Simulation : 25 / 64 [94.12%] @ "408000"
// RTL Simulation : 26 / 64 [94.12%] @ "413000"
// RTL Simulation : 27 / 64 [94.12%] @ "418000"
// RTL Simulation : 28 / 64 [94.12%] @ "423000"
// RTL Simulation : 29 / 64 [94.12%] @ "428000"
// RTL Simulation : 30 / 64 [94.12%] @ "433000"
// RTL Simulation : 31 / 64 [94.12%] @ "438000"
// RTL Simulation : 32 / 64 [94.12%] @ "443000"
// RTL Simulation : 33 / 64 [94.12%] @ "448000"
// RTL Simulation : 34 / 64 [94.12%] @ "453000"
// RTL Simulation : 35 / 64 [94.12%] @ "458000"
// RTL Simulation : 36 / 64 [94.12%] @ "463000"
// RTL Simulation : 37 / 64 [94.12%] @ "468000"
// RTL Simulation : 38 / 64 [94.12%] @ "473000"
// RTL Simulation : 39 / 64 [94.12%] @ "478000"
// RTL Simulation : 40 / 64 [94.12%] @ "483000"
// RTL Simulation : 41 / 64 [94.12%] @ "488000"
// RTL Simulation : 42 / 64 [94.12%] @ "493000"
// RTL Simulation : 43 / 64 [94.12%] @ "498000"
// RTL Simulation : 44 / 64 [94.12%] @ "503000"
// RTL Simulation : 45 / 64 [94.12%] @ "508000"
// RTL Simulation : 46 / 64 [94.12%] @ "513000"
// RTL Simulation : 47 / 64 [94.12%] @ "518000"
// RTL Simulation : 48 / 64 [94.12%] @ "523000"
// RTL Simulation : 49 / 64 [94.12%] @ "528000"
// RTL Simulation : 50 / 64 [94.12%] @ "533000"
// RTL Simulation : 51 / 64 [94.12%] @ "538000"
// RTL Simulation : 52 / 64 [94.12%] @ "543000"
// RTL Simulation : 53 / 64 [94.12%] @ "548000"
// RTL Simulation : 54 / 64 [94.12%] @ "553000"
// RTL Simulation : 55 / 64 [94.12%] @ "558000"
// RTL Simulation : 56 / 64 [94.12%] @ "563000"
// RTL Simulation : 57 / 64 [94.12%] @ "568000"
// RTL Simulation : 58 / 64 [94.12%] @ "573000"
// RTL Simulation : 59 / 64 [94.12%] @ "578000"
// RTL Simulation : 60 / 64 [94.12%] @ "583000"
// RTL Simulation : 61 / 64 [94.12%] @ "588000"
// RTL Simulation : 62 / 64 [94.12%] @ "593000"
// RTL Simulation : 63 / 64 [94.12%] @ "598000"
// RTL Simulation : 64 / 64 [100.00%] @ "603000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 632500 ps : File "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/DelayAndSum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum.autotb.v" Line 636
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1591.078 ; gain = 41.512
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting xsim at Mon Feb 10 22:36:57 2025...
