{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 15:25:37 2019 " "Info: Processing started: Mon Jun 03 15:25:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DDM -c DDM " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DDM -c DDM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 536 48 216 552 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|clk_state " "Info: Detected ripple clock \"divisor:inst\|clk_state\" as buffer" {  } { { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|clk_state" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register divisor:inst\|count\[5\] register divisor:inst\|count\[4\] 134.21 MHz 7.451 ns Internal " "Info: Clock \"clk\" has Internal fmax of 134.21 MHz between source register \"divisor:inst\|count\[5\]\" and destination register \"divisor:inst\|count\[4\]\" (period= 7.451 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.742 ns + Longest register register " "Info: + Longest register to register delay is 6.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns divisor:inst\|count\[5\] 1 REG LC_X2_Y3_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y3_N7; Fanout = 4; REG Node = 'divisor:inst\|count\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divisor:inst|count[5] } "NODE_NAME" } } { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.740 ns) 1.637 ns divisor:inst\|LessThan0~0 2 COMB LC_X2_Y3_N1 1 " "Info: 2: + IC(0.897 ns) + CELL(0.740 ns) = 1.637 ns; Loc. = LC_X2_Y3_N1; Fanout = 1; COMB Node = 'divisor:inst\|LessThan0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { divisor:inst|count[5] divisor:inst|LessThan0~0 } "NODE_NAME" } } { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.200 ns) 2.566 ns divisor:inst\|LessThan0~1 3 COMB LC_X2_Y3_N0 1 " "Info: 3: + IC(0.729 ns) + CELL(0.200 ns) = 2.566 ns; Loc. = LC_X2_Y3_N0; Fanout = 1; COMB Node = 'divisor:inst\|LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { divisor:inst|LessThan0~0 divisor:inst|LessThan0~1 } "NODE_NAME" } } { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(0.200 ns) 3.911 ns divisor:inst\|LessThan0~3 4 COMB LC_X3_Y3_N8 17 " "Info: 4: + IC(1.145 ns) + CELL(0.200 ns) = 3.911 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; COMB Node = 'divisor:inst\|LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { divisor:inst|LessThan0~1 divisor:inst|LessThan0~3 } "NODE_NAME" } } { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(1.760 ns) 6.742 ns divisor:inst\|count\[4\] 5 REG LC_X2_Y3_N6 4 " "Info: 5: + IC(1.071 ns) + CELL(1.760 ns) = 6.742 ns; Loc. = LC_X2_Y3_N6; Fanout = 4; REG Node = 'divisor:inst\|count\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { divisor:inst|LessThan0~3 divisor:inst|count[4] } "NODE_NAME" } } { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 43.01 % ) " "Info: Total cell delay = 2.900 ns ( 43.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.842 ns ( 56.99 % ) " "Info: Total interconnect delay = 3.842 ns ( 56.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.742 ns" { divisor:inst|count[5] divisor:inst|LessThan0~0 divisor:inst|LessThan0~1 divisor:inst|LessThan0~3 divisor:inst|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.742 ns" { divisor:inst|count[5] {} divisor:inst|LessThan0~0 {} divisor:inst|LessThan0~1 {} divisor:inst|LessThan0~3 {} divisor:inst|count[4] {} } { 0.000ns 0.897ns 0.729ns 1.145ns 1.071ns } { 0.000ns 0.740ns 0.200ns 0.200ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 536 48 216 552 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns divisor:inst\|count\[4\] 2 REG LC_X2_Y3_N6 4 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y3_N6; Fanout = 4; REG Node = 'divisor:inst\|count\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk divisor:inst|count[4] } "NODE_NAME" } } { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk divisor:inst|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} divisor:inst|count[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.348 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 536 48 216 552 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns divisor:inst\|count\[5\] 2 REG LC_X2_Y3_N7 4 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y3_N7; Fanout = 4; REG Node = 'divisor:inst\|count\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk divisor:inst|count[5] } "NODE_NAME" } } { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk divisor:inst|count[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} divisor:inst|count[5] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk divisor:inst|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} divisor:inst|count[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk divisor:inst|count[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} divisor:inst|count[5] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.742 ns" { divisor:inst|count[5] divisor:inst|LessThan0~0 divisor:inst|LessThan0~1 divisor:inst|LessThan0~3 divisor:inst|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.742 ns" { divisor:inst|count[5] {} divisor:inst|LessThan0~0 {} divisor:inst|LessThan0~1 {} divisor:inst|LessThan0~3 {} divisor:inst|count[4] {} } { 0.000ns 0.897ns 0.729ns 1.145ns 1.071ns } { 0.000ns 0.740ns 0.200ns 0.200ns 1.760ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk divisor:inst|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} divisor:inst|count[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk divisor:inst|count[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} divisor:inst|count[5] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "central4bits:inst2\|estado_pr.S1 fila\[1\] clk 1.441 ns register " "Info: tsu for register \"central4bits:inst2\|estado_pr.S1\" (data pin = \"fila\[1\]\", clock pin = \"clk\") is 1.441 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.063 ns + Longest pin register " "Info: + Longest pin to register delay is 9.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns fila\[1\] 1 PIN PIN_91 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_91; Fanout = 4; PIN Node = 'fila\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fila[1] } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 448 464 632 464 "fila\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(0.914 ns) 4.775 ns Teclado4bits:inst1\|Mux3~0 2 COMB LC_X6_Y1_N5 2 " "Info: 2: + IC(2.729 ns) + CELL(0.914 ns) = 4.775 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Teclado4bits:inst1\|Mux3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.643 ns" { fila[1] Teclado4bits:inst1|Mux3~0 } "NODE_NAME" } } { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.948 ns) + CELL(0.511 ns) 7.234 ns central4bits:inst2\|process_1~0 3 COMB LC_X7_Y4_N2 1 " "Info: 3: + IC(1.948 ns) + CELL(0.511 ns) = 7.234 ns; Loc. = LC_X7_Y4_N2; Fanout = 1; COMB Node = 'central4bits:inst2\|process_1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { Teclado4bits:inst1|Mux3~0 central4bits:inst2|process_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 7.739 ns central4bits:inst2\|process_1~1 4 COMB LC_X7_Y4_N3 2 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 7.739 ns; Loc. = LC_X7_Y4_N3; Fanout = 2; COMB Node = 'central4bits:inst2\|process_1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { central4bits:inst2|process_1~0 central4bits:inst2|process_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.591 ns) 9.063 ns central4bits:inst2\|estado_pr.S1 5 REG LC_X7_Y4_N6 3 " "Info: 5: + IC(0.733 ns) + CELL(0.591 ns) = 9.063 ns; Loc. = LC_X7_Y4_N6; Fanout = 3; REG Node = 'central4bits:inst2\|estado_pr.S1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { central4bits:inst2|process_1~1 central4bits:inst2|estado_pr.S1 } "NODE_NAME" } } { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.348 ns ( 36.94 % ) " "Info: Total cell delay = 3.348 ns ( 36.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.715 ns ( 63.06 % ) " "Info: Total interconnect delay = 5.715 ns ( 63.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.063 ns" { fila[1] Teclado4bits:inst1|Mux3~0 central4bits:inst2|process_1~0 central4bits:inst2|process_1~1 central4bits:inst2|estado_pr.S1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.063 ns" { fila[1] {} fila[1]~combout {} Teclado4bits:inst1|Mux3~0 {} central4bits:inst2|process_1~0 {} central4bits:inst2|process_1~1 {} central4bits:inst2|estado_pr.S1 {} } { 0.000ns 0.000ns 2.729ns 1.948ns 0.305ns 0.733ns } { 0.000ns 1.132ns 0.914ns 0.511ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.955 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 536 48 216 552 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns divisor:inst\|clk_state 2 REG LC_X5_Y3_N2 7 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X5_Y3_N2; Fanout = 7; REG Node = 'divisor:inst\|clk_state'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { clk divisor:inst|clk_state } "NODE_NAME" } } { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.313 ns) + CELL(0.918 ns) 7.955 ns central4bits:inst2\|estado_pr.S1 3 REG LC_X7_Y4_N6 3 " "Info: 3: + IC(3.313 ns) + CELL(0.918 ns) = 7.955 ns; Loc. = LC_X7_Y4_N6; Fanout = 3; REG Node = 'central4bits:inst2\|estado_pr.S1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.231 ns" { divisor:inst|clk_state central4bits:inst2|estado_pr.S1 } "NODE_NAME" } } { "Central4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Central4bits.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 42.43 % ) " "Info: Total cell delay = 3.375 ns ( 42.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.580 ns ( 57.57 % ) " "Info: Total interconnect delay = 4.580 ns ( 57.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.955 ns" { clk divisor:inst|clk_state central4bits:inst2|estado_pr.S1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.955 ns" { clk {} clk~combout {} divisor:inst|clk_state {} central4bits:inst2|estado_pr.S1 {} } { 0.000ns 0.000ns 1.267ns 3.313ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.063 ns" { fila[1] Teclado4bits:inst1|Mux3~0 central4bits:inst2|process_1~0 central4bits:inst2|process_1~1 central4bits:inst2|estado_pr.S1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.063 ns" { fila[1] {} fila[1]~combout {} Teclado4bits:inst1|Mux3~0 {} central4bits:inst2|process_1~0 {} central4bits:inst2|process_1~1 {} central4bits:inst2|estado_pr.S1 {} } { 0.000ns 0.000ns 2.729ns 1.948ns 0.305ns 0.733ns } { 0.000ns 1.132ns 0.914ns 0.511ns 0.200ns 0.591ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.955 ns" { clk divisor:inst|clk_state central4bits:inst2|estado_pr.S1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.955 ns" { clk {} clk~combout {} divisor:inst|clk_state {} central4bits:inst2|estado_pr.S1 {} } { 0.000ns 0.000ns 1.267ns 3.313ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data\[3\] Teclado4bits:inst1\|pr_state.s0 15.105 ns register " "Info: tco from clock \"clk\" to destination pin \"data\[3\]\" through register \"Teclado4bits:inst1\|pr_state.s0\" is 15.105 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.955 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 536 48 216 552 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns divisor:inst\|clk_state 2 REG LC_X5_Y3_N2 7 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X5_Y3_N2; Fanout = 7; REG Node = 'divisor:inst\|clk_state'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { clk divisor:inst|clk_state } "NODE_NAME" } } { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.313 ns) + CELL(0.918 ns) 7.955 ns Teclado4bits:inst1\|pr_state.s0 3 REG LC_X7_Y4_N9 10 " "Info: 3: + IC(3.313 ns) + CELL(0.918 ns) = 7.955 ns; Loc. = LC_X7_Y4_N9; Fanout = 10; REG Node = 'Teclado4bits:inst1\|pr_state.s0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.231 ns" { divisor:inst|clk_state Teclado4bits:inst1|pr_state.s0 } "NODE_NAME" } } { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 42.43 % ) " "Info: Total cell delay = 3.375 ns ( 42.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.580 ns ( 57.57 % ) " "Info: Total interconnect delay = 4.580 ns ( 57.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.955 ns" { clk divisor:inst|clk_state Teclado4bits:inst1|pr_state.s0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.955 ns" { clk {} clk~combout {} divisor:inst|clk_state {} Teclado4bits:inst1|pr_state.s0 {} } { 0.000ns 0.000ns 1.267ns 3.313ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.774 ns + Longest register pin " "Info: + Longest register to pin delay is 6.774 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Teclado4bits:inst1\|pr_state.s0 1 REG LC_X7_Y4_N9 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y4_N9; Fanout = 10; REG Node = 'Teclado4bits:inst1\|pr_state.s0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Teclado4bits:inst1|pr_state.s0 } "NODE_NAME" } } { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.019 ns) + CELL(0.740 ns) 2.759 ns Teclado4bits:inst1\|Selector4~0 2 COMB LC_X6_Y1_N0 2 " "Info: 2: + IC(2.019 ns) + CELL(0.740 ns) = 2.759 ns; Loc. = LC_X6_Y1_N0; Fanout = 2; COMB Node = 'Teclado4bits:inst1\|Selector4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { Teclado4bits:inst1|pr_state.s0 Teclado4bits:inst1|Selector4~0 } "NODE_NAME" } } { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.693 ns) + CELL(2.322 ns) 6.774 ns data\[3\] 3 PIN PIN_50 0 " "Info: 3: + IC(1.693 ns) + CELL(2.322 ns) = 6.774 ns; Loc. = PIN_50; Fanout = 0; PIN Node = 'data\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.015 ns" { Teclado4bits:inst1|Selector4~0 data[3] } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 368 824 1000 384 "data\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.062 ns ( 45.20 % ) " "Info: Total cell delay = 3.062 ns ( 45.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.712 ns ( 54.80 % ) " "Info: Total interconnect delay = 3.712 ns ( 54.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.774 ns" { Teclado4bits:inst1|pr_state.s0 Teclado4bits:inst1|Selector4~0 data[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.774 ns" { Teclado4bits:inst1|pr_state.s0 {} Teclado4bits:inst1|Selector4~0 {} data[3] {} } { 0.000ns 2.019ns 1.693ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.955 ns" { clk divisor:inst|clk_state Teclado4bits:inst1|pr_state.s0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.955 ns" { clk {} clk~combout {} divisor:inst|clk_state {} Teclado4bits:inst1|pr_state.s0 {} } { 0.000ns 0.000ns 1.267ns 3.313ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.774 ns" { Teclado4bits:inst1|pr_state.s0 Teclado4bits:inst1|Selector4~0 data[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.774 ns" { Teclado4bits:inst1|pr_state.s0 {} Teclado4bits:inst1|Selector4~0 {} data[3] {} } { 0.000ns 2.019ns 1.693ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "fila\[3\] data\[0\] 10.493 ns Longest " "Info: Longest tpd from source pin \"fila\[3\]\" to destination pin \"data\[0\]\" is 10.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns fila\[3\] 1 PIN PIN_97 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_97; Fanout = 4; PIN Node = 'fila\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fila[3] } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 448 464 632 464 "fila\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.540 ns) + CELL(0.914 ns) 4.586 ns Teclado4bits:inst1\|Mux5~0 2 COMB LC_X7_Y4_N7 10 " "Info: 2: + IC(2.540 ns) + CELL(0.914 ns) = 4.586 ns; Loc. = LC_X7_Y4_N7; Fanout = 10; COMB Node = 'Teclado4bits:inst1\|Mux5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.454 ns" { fila[3] Teclado4bits:inst1|Mux5~0 } "NODE_NAME" } } { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.740 ns) 6.051 ns Teclado4bits:inst1\|Selector7~0 3 COMB LC_X7_Y4_N5 1 " "Info: 3: + IC(0.725 ns) + CELL(0.740 ns) = 6.051 ns; Loc. = LC_X7_Y4_N5; Fanout = 1; COMB Node = 'Teclado4bits:inst1\|Selector7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { Teclado4bits:inst1|Mux5~0 Teclado4bits:inst1|Selector7~0 } "NODE_NAME" } } { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(2.322 ns) 10.493 ns data\[0\] 4 PIN PIN_53 0 " "Info: 4: + IC(2.120 ns) + CELL(2.322 ns) = 10.493 ns; Loc. = PIN_53; Fanout = 0; PIN Node = 'data\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.442 ns" { Teclado4bits:inst1|Selector7~0 data[0] } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 368 824 1000 384 "data\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.108 ns ( 48.68 % ) " "Info: Total cell delay = 5.108 ns ( 48.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.385 ns ( 51.32 % ) " "Info: Total interconnect delay = 5.385 ns ( 51.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.493 ns" { fila[3] Teclado4bits:inst1|Mux5~0 Teclado4bits:inst1|Selector7~0 data[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.493 ns" { fila[3] {} fila[3]~combout {} Teclado4bits:inst1|Mux5~0 {} Teclado4bits:inst1|Selector7~0 {} data[0] {} } { 0.000ns 0.000ns 2.540ns 0.725ns 2.120ns } { 0.000ns 1.132ns 0.914ns 0.740ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Teclado4bits:inst1\|pr_state.s0 fila\[1\] clk 2.217 ns register " "Info: th for register \"Teclado4bits:inst1\|pr_state.s0\" (data pin = \"fila\[1\]\", clock pin = \"clk\") is 2.217 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.955 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 536 48 216 552 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns divisor:inst\|clk_state 2 REG LC_X5_Y3_N2 7 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X5_Y3_N2; Fanout = 7; REG Node = 'divisor:inst\|clk_state'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { clk divisor:inst|clk_state } "NODE_NAME" } } { "Divisor.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/Divisor.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.313 ns) + CELL(0.918 ns) 7.955 ns Teclado4bits:inst1\|pr_state.s0 3 REG LC_X7_Y4_N9 10 " "Info: 3: + IC(3.313 ns) + CELL(0.918 ns) = 7.955 ns; Loc. = LC_X7_Y4_N9; Fanout = 10; REG Node = 'Teclado4bits:inst1\|pr_state.s0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.231 ns" { divisor:inst|clk_state Teclado4bits:inst1|pr_state.s0 } "NODE_NAME" } } { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 42.43 % ) " "Info: Total cell delay = 3.375 ns ( 42.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.580 ns ( 57.57 % ) " "Info: Total interconnect delay = 4.580 ns ( 57.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.955 ns" { clk divisor:inst|clk_state Teclado4bits:inst1|pr_state.s0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.955 ns" { clk {} clk~combout {} divisor:inst|clk_state {} Teclado4bits:inst1|pr_state.s0 {} } { 0.000ns 0.000ns 1.267ns 3.313ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.959 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.959 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns fila\[1\] 1 PIN PIN_91 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_91; Fanout = 4; PIN Node = 'fila\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fila[1] } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/ProyectoDDM-master/ProyectoAhoraSi2/DDM.bdf" { { 448 464 632 464 "fila\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.702 ns) + CELL(0.200 ns) 4.034 ns Teclado4bits:inst1\|Mux5~0 2 COMB LC_X7_Y4_N7 10 " "Info: 2: + IC(2.702 ns) + CELL(0.200 ns) = 4.034 ns; Loc. = LC_X7_Y4_N7; Fanout = 10; COMB Node = 'Teclado4bits:inst1\|Mux5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { fila[1] Teclado4bits:inst1|Mux5~0 } "NODE_NAME" } } { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(1.243 ns) 5.959 ns Teclado4bits:inst1\|pr_state.s0 3 REG LC_X7_Y4_N9 10 " "Info: 3: + IC(0.682 ns) + CELL(1.243 ns) = 5.959 ns; Loc. = LC_X7_Y4_N9; Fanout = 10; REG Node = 'Teclado4bits:inst1\|pr_state.s0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { Teclado4bits:inst1|Mux5~0 Teclado4bits:inst1|pr_state.s0 } "NODE_NAME" } } { "dec_tec4bits.vhd" "" { Text "E:/ProyectoDDM-master/ProyectoAhoraSi2/dec_tec4bits.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.575 ns ( 43.21 % ) " "Info: Total cell delay = 2.575 ns ( 43.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.384 ns ( 56.79 % ) " "Info: Total interconnect delay = 3.384 ns ( 56.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.959 ns" { fila[1] Teclado4bits:inst1|Mux5~0 Teclado4bits:inst1|pr_state.s0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.959 ns" { fila[1] {} fila[1]~combout {} Teclado4bits:inst1|Mux5~0 {} Teclado4bits:inst1|pr_state.s0 {} } { 0.000ns 0.000ns 2.702ns 0.682ns } { 0.000ns 1.132ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.955 ns" { clk divisor:inst|clk_state Teclado4bits:inst1|pr_state.s0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.955 ns" { clk {} clk~combout {} divisor:inst|clk_state {} Teclado4bits:inst1|pr_state.s0 {} } { 0.000ns 0.000ns 1.267ns 3.313ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.959 ns" { fila[1] Teclado4bits:inst1|Mux5~0 Teclado4bits:inst1|pr_state.s0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.959 ns" { fila[1] {} fila[1]~combout {} Teclado4bits:inst1|Mux5~0 {} Teclado4bits:inst1|pr_state.s0 {} } { 0.000ns 0.000ns 2.702ns 0.682ns } { 0.000ns 1.132ns 0.200ns 1.243ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Peak virtual memory: 144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 03 15:25:39 2019 " "Info: Processing ended: Mon Jun 03 15:25:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
