; NOTE: Assertions have been autogenerated by utils/intel_update_vplan_checks.py
; RUN: opt %s -S -vplan-vec -vplan-force-vf=4 -vplan-enable-all-liveouts \
; RUN: -vplan-print-after-vpentity-instrs -vplan-entities-dump -disable-vplan-codegen | FileCheck %s

define dso_local i64 @_Z3fooPlS_(i64* nocapture readonly %arr1, i64* nocapture readonly %arr2) local_unnamed_addr #0 {
; CHECK-LABEL:  VPlan after insertion of VPEntities instructions:
; CHECK-NEXT:  VPlan IR for: _Z3fooPlS_:omp.inner.for.body.#{{[0-9]+}}
; CHECK-NEXT:  Loop Entities of the loop with header [[BB0:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:  Induction list
; CHECK-NEXT:   IntInduction(+) Start: i64 0 Step: i64 1 StartVal: i64 0 EndVal: i64 100 BinOp: i64 [[VP_ADD5:%.*]] = add i64 [[VP__OMP_IV_LOCAL_015:%.*]] i64 [[VP__OMP_IV_LOCAL_015_IND_INIT_STEP:%.*]]
; CHECK-NEXT:    Linked values: i64 [[VP__OMP_IV_LOCAL_015]], i64 [[VP_ADD5]], i64 [[VP__OMP_IV_LOCAL_015_IND_INIT:%.*]], i64 [[VP__OMP_IV_LOCAL_015_IND_INIT_STEP]], i64 [[VP__OMP_IV_LOCAL_015_IND_FINAL:%.*]],
; CHECK:       Private list
; CHECK-EMPTY:
; CHECK-NEXT:    Exit instr: i64 [[VP_RET_LCSSA26:%.*]] = phi  [ i64 [[VP_RET_LCSSA25:%.*]], [[BB0]] ],  [ i64 [[VP_RET:%.*]], [[BB1:BB[0-9]+]] ]
; CHECK-NEXT:    Linked values: i64 [[VP_RET_LCSSA26]], i64* [[RET_LPRIV0:%.*]], i64 [[VP_RET_LCSSA25]], i64* [[VP_RET_LPRIV:%.*]], i64 [[VP_RET_LCSSA26_PRIV_FINAL:%.*]],
; CHECK-NEXT:   Memory: i64* [[RET_LPRIV0]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB2:BB[0-9]+]]: # preds:
; CHECK-NEXT:     br [[BB3:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB3]]: # preds: [[BB2]]
; CHECK-NEXT:     i64* [[VP_RET_LPRIV]] = allocate-priv i64*, OrigAlign = 8
; CHECK-NEXT:     i8* [[VP_RET_LPRIV_BCAST:%.*]] = bitcast i64* [[VP_RET_LPRIV]]
; CHECK-NEXT:     call i64 8 i8* [[VP_RET_LPRIV_BCAST]] void (i64, i8*)* @llvm.lifetime.start.p0i8
; CHECK-NEXT:     i64 [[VP__OMP_IV_LOCAL_015_IND_INIT]] = induction-init{add} i64 0 i64 1
; CHECK-NEXT:     i64 [[VP__OMP_IV_LOCAL_015_IND_INIT_STEP]] = induction-init-step{add} i64 1
; CHECK-NEXT:     br [[BB0]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB0]]: # preds: [[BB3]], [[BB4:BB[0-9]+]]
; CHECK-NEXT:     i64 [[VP_RET_LCSSA25]] = phi  [ i64 [[RET_LPRIV_PROMOTED0:%.*]], [[BB3]] ],  [ i64 [[VP_RET_LCSSA26]], [[BB4]] ]
; CHECK-NEXT:     i64 [[VP_PRIV_IDX_HDR:%.*]] = phi  [ i64 -1, [[BB3]] ],  [ i64 [[VP_PRIV_IDX_BB4:%.*]], [[BB4]] ]
; CHECK-NEXT:     i64 [[VP__OMP_IV_LOCAL_015]] = phi  [ i64 [[VP__OMP_IV_LOCAL_015_IND_INIT]], [[BB3]] ],  [ i64 [[VP_ADD5]], [[BB4]] ]
; CHECK-NEXT:     i64* [[VP_PTRIDX:%.*]] = getelementptr inbounds i64* [[ARR20:%.*]] i64 [[VP__OMP_IV_LOCAL_015]]
; CHECK-NEXT:     i64 [[VP0:%.*]] = load i64* [[VP_PTRIDX]]
; CHECK-NEXT:     i1 [[VP_CMP123:%.*]] = icmp sgt i64 [[VP0]] i64 0
; CHECK-NEXT:     br i1 [[VP_CMP123]], [[BB5:BB[0-9]+]], [[BB4]]
; CHECK-EMPTY:
; CHECK-NEXT:      [[BB5]]: # preds: [[BB0]]
; CHECK-NEXT:       br [[BB6:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:      [[BB6]]: # preds: [[BB5]], [[BB6]]
; CHECK-NEXT:       i64 [[VP_INNER_IV24:%.*]] = phi  [ i64 [[VP_INC:%.*]], [[BB6]] ],  [ i64 0, [[BB5]] ]
; CHECK-NEXT:       i64 [[VP_INC]] = add i64 [[VP_INNER_IV24]] i64 1
; CHECK-NEXT:       i1 [[VP_EXITCOND:%.*]] = icmp eq i64 [[VP_INC]] i64 [[VP0]]
; CHECK-NEXT:       br i1 [[VP_EXITCOND]], [[BB1]], [[BB6]]
; CHECK-EMPTY:
; CHECK-NEXT:      [[BB1]]: # preds: [[BB6]]
; CHECK-NEXT:       i64 [[VP_INNER_IV24_LCSSA:%.*]] = phi  [ i64 [[VP_INNER_IV24]], [[BB6]] ]
; CHECK-NEXT:       i64* [[VP_PTRIDX3:%.*]] = getelementptr inbounds i64* [[ARR10:%.*]] i64 [[VP_INNER_IV24_LCSSA]]
; CHECK-NEXT:       i64 [[VP_RET]] = add i64 [[VP0]] i64 [[VP_INNER_IV24_LCSSA]]
; CHECK-NEXT:       br [[BB4]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB4]]: # preds: [[BB0]], [[BB1]]
; CHECK-NEXT:     i64 [[VP_PRIV_IDX_BB4]] = phi  [ i64 [[VP_PRIV_IDX_HDR]], [[BB0]] ],  [ i64 [[VP__OMP_IV_LOCAL_015]], [[BB1]] ]
; CHECK-NEXT:     i64 [[VP_RET_LCSSA26]] = phi  [ i64 [[VP_RET_LCSSA25]], [[BB0]] ],  [ i64 [[VP_RET]], [[BB1]] ]
; CHECK-NEXT:     i64 [[VP_ADD5]] = add i64 [[VP__OMP_IV_LOCAL_015]] i64 [[VP__OMP_IV_LOCAL_015_IND_INIT_STEP]]
; CHECK-NEXT:     i1 [[VP_EXITCOND27:%.*]] = icmp eq i64 [[VP_ADD5]] i64 100
; CHECK-NEXT:     br i1 [[VP_EXITCOND27]], [[BB7:BB[0-9]+]], [[BB0]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB7]]: # preds: [[BB4]]
; CHECK-NEXT:     i64 [[VP__OMP_IV_LOCAL_015_IND_FINAL]] = induction-final{add} i64 0 i64 1
; CHECK-NEXT:     i64 [[VP_RET_LCSSA26_PRIV_FINAL]] = private-final-c i64 [[VP_RET_LCSSA26]] i64 [[VP_PRIV_IDX_BB4]] i64 [[RET_LPRIV_PROMOTED0]]
; CHECK-NEXT:     i8* [[VP_RET_LPRIV_BCAST1:%.*]] = bitcast i64* [[VP_RET_LPRIV]]
; CHECK-NEXT:     call i64 8 i8* [[VP_RET_LPRIV_BCAST1]] void (i64, i8*)* @llvm.lifetime.end.p0i8
; CHECK-NEXT:     br [[BB8:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB8]]: # preds: [[BB7]]
; CHECK-NEXT:     br <External Block>
; CHECK-EMPTY:
; CHECK-NEXT:  External Uses:
; CHECK-NEXT:  Id: 0     [[RET_LCSSA26_LCSSA0:%.*]] = phi i64 [ [[RET_LCSSA260:%.*]], [[FOR_COND_CLEANUP0:%.*]] ] i64 [[VP_RET_LCSSA26_PRIV_FINAL]] -> i64 [[RET_LCSSA260]]
;
omp.inner.for.body.lr.ph:
  %ret.lpriv = alloca i64, align 8
  %l1.linear.iv = alloca i64, align 8
  store i64 0, i64* %ret.lpriv, align 8
  br label %DIR.OMP.SIMD.1

DIR.OMP.SIMD.1:                                   ; preds = %omp.inner.for.body.lr.ph
  %0 = call token @llvm.directive.region.entry() [ "DIR.OMP.SIMD"(), "QUAL.OMP.LASTPRIVATE:CONDITIONAL"(i64* %ret.lpriv), "QUAL.OMP.LINEAR:IV"(i64* %l1.linear.iv, i32 1), "QUAL.OMP.NORMALIZED.IV"(i8* null), "QUAL.OMP.NORMALIZED.UB"(i8* null) ]
  br label %DIR.OMP.SIMD.2

DIR.OMP.SIMD.2:                                   ; preds = %DIR.OMP.SIMD.1
  %ret.lpriv.promoted = load i64, i64* %ret.lpriv, align 8
  br label %omp.inner.for.body

omp.inner.for.body:                               ; preds = %DIR.OMP.SIMD.2, %for.cond.cleanup
  %ret.lcssa25 = phi i64 [ %ret.lpriv.promoted, %DIR.OMP.SIMD.2 ], [ %ret.lcssa26, %for.cond.cleanup ]
  %.omp.iv.local.015 = phi i64 [ 0, %DIR.OMP.SIMD.2 ], [ %add5, %for.cond.cleanup ]
  %ptridx = getelementptr inbounds i64, i64* %arr2, i64 %.omp.iv.local.015
  %1 = load i64, i64* %ptridx, align 8
  %cmp123 = icmp sgt i64 %1, 0
  br i1 %cmp123, label %for.body.preheader, label %for.cond.cleanup

for.body.preheader:                               ; preds = %omp.inner.for.body
  br label %for.body

for.cond.cleanup.loopexit:                        ; preds = %for.body
  %inner.iv24.lcssa = phi i64 [ %inner.iv24, %for.body ]
  %ptridx3 = getelementptr inbounds i64, i64* %arr1, i64 %inner.iv24.lcssa
  %ret = add nsw i64 %1, %inner.iv24.lcssa
  br label %for.cond.cleanup

for.cond.cleanup:                                 ; preds = %for.cond.cleanup.loopexit, %omp.inner.for.body
  %ret.lcssa26 = phi i64 [ %ret.lcssa25, %omp.inner.for.body ], [ %ret, %for.cond.cleanup.loopexit ]
  %add5 = add nuw nsw i64 %.omp.iv.local.015, 1
  %exitcond27 = icmp eq i64 %add5, 100
  br i1 %exitcond27, label %DIR.OMP.END.SIMD.4, label %omp.inner.for.body

for.body:                                         ; preds = %for.body.preheader, %for.body
  %inner.iv24 = phi i64 [ %inc, %for.body ], [ 0, %for.body.preheader ]
  %inc = add nuw nsw i64 %inner.iv24, 1
  %exitcond = icmp eq i64 %inc, %1
  br i1 %exitcond, label %for.cond.cleanup.loopexit, label %for.body

DIR.OMP.END.SIMD.4:                               ; preds = %for.cond.cleanup
  %ret.lcssa26.lcssa = phi i64 [ %ret.lcssa26, %for.cond.cleanup ]
  br label %DIR.OMP.END.SIMD.3

DIR.OMP.END.SIMD.3:                               ; preds = %DIR.OMP.END.SIMD.4
  call void @llvm.directive.region.exit(token %0) [ "DIR.OMP.END.SIMD"() ]
  br label %DIR.OMP.END.SIMD.428

DIR.OMP.END.SIMD.428:                             ; preds = %DIR.OMP.END.SIMD.3
  ret i64 %ret.lcssa26.lcssa
}

declare token @llvm.directive.region.entry()
declare void @llvm.directive.region.exit(token)
