###############################################################
#  Generated by:      Cadence Innovus 20.12-s088_1
#  OS:                Linux x86_64(Host ID atlas)
#  Generated on:      Tue Nov 18 13:42:51 2025
#  Design:            MCU
#  Command:           report_ccopt_skew_groups -file rpt/MCU.report_ccopt_skew_groups.postcts
###############################################################

Skew Group Structure:
=====================

-----------------------------------------------------------------------------------------
Skew Group                            Sources    Constrained Sinks    Unconstrained Sinks
-----------------------------------------------------------------------------------------
clk_cpu/prelayout_constraint_mode        1             1749                    69
clk_hfxt/prelayout_constraint_mode       1              112                     8
clk_lfxt/prelayout_constraint_mode       1              112                     4
clk_sck0/prelayout_constraint_mode       1               71                     2
clk_sck1/prelayout_constraint_mode       1               71                     2
mclk/prelayout_constraint_mode           1             2055                   107
smclk/prelayout_constraint_mode          1              673                     6
-----------------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                   Skew Group                            ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early    clk_cpu/prelayout_constraint_mode         -        0.347     0.501     0.480        0.018       ignored                  -         0.154              -
                                clk_hfxt/prelayout_constraint_mode        -        0.590     0.787     0.772        0.045       ignored                  -         0.197              -
                                clk_lfxt/prelayout_constraint_mode        -        0.651     0.813     0.795        0.037       ignored                  -         0.161              -
                                clk_sck0/prelayout_constraint_mode        -        0.426     0.428     0.427        0.001       ignored                  -         0.002              -
                                clk_sck1/prelayout_constraint_mode        -        0.374     0.378     0.376        0.001       ignored                  -         0.004              -
                                mclk/prelayout_constraint_mode            -        0.718     0.871     0.840        0.021       ignored                  -         0.153              -
                                smclk/prelayout_constraint_mode           -        0.648     0.803     0.769        0.035       ignored                  -         0.155              -
max_delay_corner:setup.late     clk_cpu/prelayout_constraint_mode     none         0.347     0.501     0.480        0.018       auto computed        0.154         0.154    99.8% {0.355, 0.501}
                                clk_hfxt/prelayout_constraint_mode    none         0.591     0.789     0.775        0.045       auto computed       *0.154         0.198    94.6% {0.701, 0.789}
                                clk_lfxt/prelayout_constraint_mode    none         0.651     0.815     0.797        0.037       auto computed       *0.154         0.164    94.6% {0.722, 0.815}
                                clk_sck0/prelayout_constraint_mode    none         0.426     0.428     0.428        0.001       auto computed        0.154         0.002    100% {0.426, 0.428}
                                clk_sck1/prelayout_constraint_mode    none         0.376     0.381     0.378        0.001       auto computed        0.154         0.004    100% {0.376, 0.381}
                                mclk/prelayout_constraint_mode        none         0.731     0.885     0.853        0.021       auto computed       *0.154         0.154    100% {0.748, 0.885}
                                smclk/prelayout_constraint_mode       none         0.650     0.804     0.772        0.035       auto computed        0.154         0.154    99.9% {0.651, 0.804}
min_delay_corner:hold.early     clk_cpu/prelayout_constraint_mode         -        0.129     0.206     0.187        0.010       ignored                  -         0.077              -
                                clk_hfxt/prelayout_constraint_mode        -        0.227     0.297     0.291        0.016       ignored                  -         0.070              -
                                clk_lfxt/prelayout_constraint_mode        -        0.252     0.304     0.297        0.012       ignored                  -         0.052              -
                                clk_sck0/prelayout_constraint_mode        -        0.161     0.168     0.167        0.002       ignored                  -         0.006              -
                                clk_sck1/prelayout_constraint_mode        -        0.141     0.145     0.144        0.001       ignored                  -         0.005              -
                                mclk/prelayout_constraint_mode            -        0.269     0.344     0.327        0.010       ignored                  -         0.075              -
                                smclk/prelayout_constraint_mode           -        0.241     0.314     0.293        0.014       ignored                  -         0.072              -
min_delay_corner:hold.late      clk_cpu/prelayout_constraint_mode         -        0.129     0.206     0.187        0.010       ignored                  -         0.077              -
                                clk_hfxt/prelayout_constraint_mode        -        0.228     0.299     0.292        0.016       ignored                  -         0.071              -
                                clk_lfxt/prelayout_constraint_mode        -        0.252     0.305     0.297        0.012       ignored                  -         0.053              -
                                clk_sck0/prelayout_constraint_mode        -        0.163     0.169     0.168        0.002       ignored                  -         0.006              -
                                clk_sck1/prelayout_constraint_mode        -        0.142     0.146     0.145        0.001       ignored                  -         0.004              -
                                mclk/prelayout_constraint_mode            -        0.274     0.348     0.331        0.010       ignored                  -         0.074              -
                                smclk/prelayout_constraint_mode           -        0.243     0.315     0.295        0.014       ignored                  -         0.072              -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------------------
Timing Corner                   Skew Group                            Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early    clk_cpu/prelayout_constraint_mode     0.347        1      0.501        2
-    min adddec0/mem_sel_int_reg[2]/CK
-    max afe0/BIAS_TC_POT_int_reg[5]/CK
                                clk_hfxt/prelayout_constraint_mode    0.590        9      0.787       10
-    min timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-    max timer1/timer_value_reg[31]/CK
                                clk_lfxt/prelayout_constraint_mode    0.651       17      0.813       18
-    min timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-    max timer1/timer_value_reg[31]/CK
                                clk_sck0/prelayout_constraint_mode    0.426       25      0.428       26
-    min spi0/s_counter_reg[5]/CK
-    max spi0/s_tx_sreg_reg[31]/CK
                                clk_sck1/prelayout_constraint_mode    0.374       33      0.378       34
-    min spi1/s_tx_sreg_reg[30]/CK
-    max spi1/s_counter_reg[5]/CK
                                mclk/prelayout_constraint_mode        0.718       41      0.871       42
-    min core/cg_insret/CG1/CK
-    max core/datapath_inst/rf/registers_reg[16][28]/CK
                                smclk/prelayout_constraint_mode       0.648       49      0.803       50
-    min spi1/baud_counter_reg[0]/CK
-    max afe0/adc_fsm/fsm/state_reg[2]/CK
max_delay_corner:setup.late     clk_cpu/prelayout_constraint_mode     0.347        3      0.501        4
-    min adddec0/mem_sel_int_reg[2]/CK
-    max afe0/BIAS_TC_POT_int_reg[5]/CK
                                clk_hfxt/prelayout_constraint_mode    0.591       11      0.789       12
-    min timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-    max timer1/timer_value_reg[31]/CK
                                clk_lfxt/prelayout_constraint_mode    0.651       19      0.815       20
-    min timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-    max timer1/timer_value_reg[31]/CK
                                clk_sck0/prelayout_constraint_mode    0.426       27      0.428       28
-    min spi0/s_counter_reg[5]/CK
-    max spi0/s_tx_sreg_reg[31]/CK
                                clk_sck1/prelayout_constraint_mode    0.376       35      0.381       36
-    min spi1/s_tx_sreg_reg[30]/CK
-    max spi1/s_counter_reg[5]/CK
                                mclk/prelayout_constraint_mode        0.731       43      0.885       44
-    min core/cg_insret/CG1/CK
-    max timer1/timer_value_reg[31]/CK
                                smclk/prelayout_constraint_mode       0.650       51      0.804       52
-    min spi1/baud_counter_reg[0]/CK
-    max afe0/adc_fsm/fsm/state_reg[2]/CK
min_delay_corner:hold.early     clk_cpu/prelayout_constraint_mode     0.129        5      0.206        6
-    min adddec0/mem_sel_int_reg[2]/CK
-    max timer0/read_data_reg[31]/CK
                                clk_hfxt/prelayout_constraint_mode    0.227       13      0.297       14
-    min timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-    max timer1/timer_value_reg[31]/CK
                                clk_lfxt/prelayout_constraint_mode    0.252       21      0.304       22
-    min timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-    max timer1/timer_value_reg[31]/CK
                                clk_sck0/prelayout_constraint_mode    0.161       29      0.168       30
-    min spi0/s_counter_reg[5]/CK
-    max spi0/s_tx_sreg_reg[31]/CK
                                clk_sck1/prelayout_constraint_mode    0.141       37      0.145       38
-    min spi1/s_counter_reg[5]/CK
-    max spi1/s_rx_sreg_reg[20]/CKN
                                mclk/prelayout_constraint_mode        0.269       45      0.344       46
-    min core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-    max core/datapath_inst/mainalu/divider/R_unsigned_reg[17]/CK
                                smclk/prelayout_constraint_mode       0.241       53      0.314       54
-    min spi1/baud_counter_reg[0]/CK
-    max timer1/clk_mux/MuxGen[0].DefaultSlice.DLYDFF0/CK
min_delay_corner:hold.late      clk_cpu/prelayout_constraint_mode     0.129        7      0.206        8
-    min adddec0/mem_sel_int_reg[2]/CK
-    max timer0/read_data_reg[31]/CK
                                clk_hfxt/prelayout_constraint_mode    0.228       15      0.299       16
-    min timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-    max timer1/timer_value_reg[31]/CK
                                clk_lfxt/prelayout_constraint_mode    0.252       23      0.305       24
-    min timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-    max timer1/timer_value_reg[31]/CK
                                clk_sck0/prelayout_constraint_mode    0.163       31      0.169       32
-    min spi0/s_counter_reg[5]/CK
-    max spi0/s_tx_sreg_reg[31]/CK
                                clk_sck1/prelayout_constraint_mode    0.142       39      0.146       40
-    min spi1/s_counter_reg[5]/CK
-    max spi1/s_rx_sreg_reg[28]/CKN
                                mclk/prelayout_constraint_mode        0.274       47      0.348       48
-    min core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-    max core/datapath_inst/mainalu/divider/R_unsigned_reg[17]/CK
                                smclk/prelayout_constraint_mode       0.243       55      0.315       56
-    min spi1/baud_counter_reg[0]/CK
-    max timer1/clk_mux/MuxGen[0].DefaultSlice.DLYDFF0/CK
----------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 1
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_int_reg[2]/CK
Delay     : 0.347

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX9BA10TH    rise   -       0.000   0.055  0.038  (567.900,322.900)  -            3    
adddec0/CTS_cci_inv_00344/A
-     INVX4BA10TH       rise   0.001   0.001   0.055  -      (557.900,416.900)  104.000   -       
adddec0/CTS_cci_inv_00344/Y
-     INVX4BA10TH       rise   0.052   0.053   0.063  0.026  (558.700,416.900)    0.800      1    
adddec0/CTS_ccl_a_inv_00333/A
-     INVX16BA10TH      fall   0.000   0.053   0.052  -      (560.900,416.900)    2.200   -       
adddec0/CTS_ccl_a_inv_00333/Y
-     INVX16BA10TH      fall   0.103   0.156   0.145  0.304  (560.900,416.500)    0.400     22    
adddec0/RC_CG_HIER_INST0/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.013   0.169   0.175  -      (428.700,392.300)  156.400   -       
adddec0/RC_CG_HIER_INST0/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.178   0.347   0.100  0.004  (426.100,392.500)    2.800      3    
adddec0/mem_sel_int_reg[2]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.347   0.100  -      (426.300,387.100)    5.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 2
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : afe0/BIAS_TC_POT_int_reg[0]/CK
Delay     : 0.501

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX9BA10TH    rise   -       0.000   0.055  0.038  (567.900,322.900)  -            3    
adddec0/CTS_ccl_a_inv_00341/A
-     INVX2BA10TH       rise   0.001   0.001   0.055  -      (557.100,404.900)   92.800   -       
adddec0/CTS_ccl_a_inv_00341/Y
-     INVX2BA10TH       rise   0.042   0.043   0.043  0.008  (556.900,404.700)    0.400      1    
adddec0/CTS_ccl_a_inv_00337/A
-     INVX4BA10TH       fall   0.000   0.043   0.035  -      (551.100,403.100)    7.400   -       
adddec0/CTS_ccl_a_inv_00337/Y
-     INVX4BA10TH       fall   0.077   0.120   0.094  0.050  (550.300,403.100)    0.800      2    
adddec0/gen_cg_periph[12].cg_periph/CG1/CK
-     PREICGX16BA10TH   rise   0.000   0.121   0.114  -      (550.300,431.700)   28.600   -       
adddec0/gen_cg_periph[12].cg_periph/CG1/ECK
-     PREICGX16BA10TH   rise   0.151   0.272   0.125  0.207  (545.900,430.500)    5.600     29    
afe0/RC_CG_HIER_INST32/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.010   0.282   0.126  -      (969.100,432.300)  425.000   -       
afe0/RC_CG_HIER_INST32/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.219   0.501   0.198  0.010  (971.700,432.500)    2.800      6    
afe0/BIAS_TC_POT_int_reg[0]/CK
-     DFFRPQX1MA10TH    rise   0.000   0.501   0.198  -      (980.300,428.700)   12.400   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 3
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_int_reg[2]/CK
Delay     : 0.347

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX9BA10TH    rise   -       0.000   0.055  0.038  (567.900,322.900)  -            3    
adddec0/CTS_cci_inv_00344/A
-     INVX4BA10TH       rise   0.001   0.001   0.055  -      (557.900,416.900)  104.000   -       
adddec0/CTS_cci_inv_00344/Y
-     INVX4BA10TH       rise   0.052   0.053   0.063  0.026  (558.700,416.900)    0.800      1    
adddec0/CTS_ccl_a_inv_00333/A
-     INVX16BA10TH      fall   0.000   0.053   0.052  -      (560.900,416.900)    2.200   -       
adddec0/CTS_ccl_a_inv_00333/Y
-     INVX16BA10TH      fall   0.103   0.156   0.145  0.304  (560.900,416.500)    0.400     22    
adddec0/RC_CG_HIER_INST0/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.013   0.169   0.175  -      (428.700,392.300)  156.400   -       
adddec0/RC_CG_HIER_INST0/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.178   0.347   0.100  0.004  (426.100,392.500)    2.800      3    
adddec0/mem_sel_int_reg[2]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.347   0.100  -      (426.300,387.100)    5.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 4
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : afe0/BIAS_TC_POT_int_reg[0]/CK
Delay     : 0.501

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX9BA10TH    rise   -       0.000   0.055  0.038  (567.900,322.900)  -            3    
adddec0/CTS_ccl_a_inv_00341/A
-     INVX2BA10TH       rise   0.001   0.001   0.055  -      (557.100,404.900)   92.800   -       
adddec0/CTS_ccl_a_inv_00341/Y
-     INVX2BA10TH       rise   0.042   0.043   0.043  0.008  (556.900,404.700)    0.400      1    
adddec0/CTS_ccl_a_inv_00337/A
-     INVX4BA10TH       fall   0.000   0.043   0.035  -      (551.100,403.100)    7.400   -       
adddec0/CTS_ccl_a_inv_00337/Y
-     INVX4BA10TH       fall   0.077   0.120   0.094  0.050  (550.300,403.100)    0.800      2    
adddec0/gen_cg_periph[12].cg_periph/CG1/CK
-     PREICGX16BA10TH   rise   0.000   0.121   0.114  -      (550.300,431.700)   28.600   -       
adddec0/gen_cg_periph[12].cg_periph/CG1/ECK
-     PREICGX16BA10TH   rise   0.151   0.272   0.125  0.207  (545.900,430.500)    5.600     29    
afe0/RC_CG_HIER_INST32/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.010   0.282   0.126  -      (969.100,432.300)  425.000   -       
afe0/RC_CG_HIER_INST32/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.219   0.501   0.198  0.010  (971.700,432.500)    2.800      6    
afe0/BIAS_TC_POT_int_reg[0]/CK
-     DFFRPQX1MA10TH    rise   0.000   0.501   0.198  -      (980.300,428.700)   12.400   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 5
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_int_reg[2]/CK
Delay     : 0.129

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX9BA10TH    rise   -       0.000   0.026  0.039  (567.900,322.900)  -            3    
adddec0/CTS_cci_inv_00344/A
-     INVX4BA10TH       rise   0.001   0.001   0.026  -      (557.900,416.900)  104.000   -       
adddec0/CTS_cci_inv_00344/Y
-     INVX4BA10TH       rise   0.021   0.022   0.029  0.028  (558.700,416.900)    0.800      1    
adddec0/CTS_ccl_a_inv_00333/A
-     INVX16BA10TH      fall   0.000   0.022   0.025  -      (560.900,416.900)    2.200   -       
adddec0/CTS_ccl_a_inv_00333/Y
-     INVX16BA10TH      fall   0.037   0.059   0.059  0.288  (560.900,416.500)    0.400     22    
adddec0/RC_CG_HIER_INST0/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.012   0.072   0.080  -      (428.700,392.300)  156.400   -       
adddec0/RC_CG_HIER_INST0/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.057   0.129   0.043  0.005  (426.100,392.500)    2.800      3    
adddec0/mem_sel_int_reg[2]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.129   0.043  -      (426.300,387.100)    5.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 6
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : timer0/read_data_reg[24]/CK
Delay     : 0.206

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX9BA10TH   rise   -       0.000   0.026  0.039  (567.900,322.900)  -            3    
adddec0/CTS_cci_inv_00344/A
-     INVX4BA10TH      rise   0.001   0.001   0.026  -      (557.900,416.900)  104.000   -       
adddec0/CTS_cci_inv_00344/Y
-     INVX4BA10TH      rise   0.021   0.022   0.029  0.028  (558.700,416.900)    0.800      1    
adddec0/CTS_ccl_a_inv_00333/A
-     INVX16BA10TH     fall   0.000   0.022   0.025  -      (560.900,416.900)    2.200   -       
adddec0/CTS_ccl_a_inv_00333/Y
-     INVX16BA10TH     fall   0.037   0.059   0.059  0.288  (560.900,416.500)    0.400     22    
adddec0/gen_cg_periph[6].cg_periph/CG1/CK
-     PREICGX13BA10TH  rise   0.022   0.081   0.082  -      (289.500,324.300)  363.600   -       
adddec0/gen_cg_periph[6].cg_periph/CG1/ECK
-     PREICGX13BA10TH  rise   0.049   0.130   0.032  0.079  (293.300,325.100)    4.600     18    
timer0/CTS_cci_inv_00297/A
-     INVX1BA10TH      rise   0.001   0.131   0.032  -      (265.700,320.900)   31.800   -       
timer0/CTS_cci_inv_00297/Y
-     INVX1BA10TH      rise   0.020   0.151   0.026  0.005  (265.900,320.300)    0.800      1    
timer0/CTS_ccl_a_inv_00293/A
-     INVX3BA10TH      fall   0.000   0.151   0.022  -      (267.100,320.900)    1.800   -       
timer0/CTS_ccl_a_inv_00293/Y
-     INVX3BA10TH      fall   0.054   0.205   0.073  0.067  (267.100,320.500)    0.400     33    
timer0/read_data_reg[24]/CK
-     DFFQX0P5MA10TH   rise   0.001   0.206   0.089  -      (324.300,279.100)   98.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 7
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_int_reg[2]/CK
Delay     : 0.129

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX9BA10TH    rise   -       0.000   0.026  0.039  (567.900,322.900)  -            3    
adddec0/CTS_cci_inv_00344/A
-     INVX4BA10TH       rise   0.001   0.001   0.026  -      (557.900,416.900)  104.000   -       
adddec0/CTS_cci_inv_00344/Y
-     INVX4BA10TH       rise   0.021   0.022   0.029  0.028  (558.700,416.900)    0.800      1    
adddec0/CTS_ccl_a_inv_00333/A
-     INVX16BA10TH      fall   0.000   0.022   0.025  -      (560.900,416.900)    2.200   -       
adddec0/CTS_ccl_a_inv_00333/Y
-     INVX16BA10TH      fall   0.037   0.059   0.059  0.288  (560.900,416.500)    0.400     22    
adddec0/RC_CG_HIER_INST0/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.012   0.072   0.080  -      (428.700,392.300)  156.400   -       
adddec0/RC_CG_HIER_INST0/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.057   0.129   0.043  0.005  (426.100,392.500)    2.800      3    
adddec0/mem_sel_int_reg[2]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.129   0.043  -      (426.300,387.100)    5.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 8
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : timer0/read_data_reg[24]/CK
Delay     : 0.206

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX9BA10TH   rise   -       0.000   0.026  0.039  (567.900,322.900)  -            3    
adddec0/CTS_cci_inv_00344/A
-     INVX4BA10TH      rise   0.001   0.001   0.026  -      (557.900,416.900)  104.000   -       
adddec0/CTS_cci_inv_00344/Y
-     INVX4BA10TH      rise   0.021   0.022   0.029  0.028  (558.700,416.900)    0.800      1    
adddec0/CTS_ccl_a_inv_00333/A
-     INVX16BA10TH     fall   0.000   0.022   0.025  -      (560.900,416.900)    2.200   -       
adddec0/CTS_ccl_a_inv_00333/Y
-     INVX16BA10TH     fall   0.037   0.059   0.059  0.288  (560.900,416.500)    0.400     22    
adddec0/gen_cg_periph[6].cg_periph/CG1/CK
-     PREICGX13BA10TH  rise   0.022   0.081   0.082  -      (289.500,324.300)  363.600   -       
adddec0/gen_cg_periph[6].cg_periph/CG1/ECK
-     PREICGX13BA10TH  rise   0.049   0.130   0.032  0.079  (293.300,325.100)    4.600     18    
timer0/CTS_cci_inv_00297/A
-     INVX1BA10TH      rise   0.001   0.131   0.032  -      (265.700,320.900)   31.800   -       
timer0/CTS_cci_inv_00297/Y
-     INVX1BA10TH      rise   0.020   0.151   0.026  0.005  (265.900,320.300)    0.800      1    
timer0/CTS_ccl_a_inv_00293/A
-     INVX3BA10TH      fall   0.000   0.151   0.022  -      (267.100,320.900)    1.800   -       
timer0/CTS_ccl_a_inv_00293/Y
-     INVX3BA10TH      fall   0.054   0.205   0.073  0.067  (267.100,320.500)    0.400     33    
timer0/read_data_reg[24]/CK
-     DFFQX0P5MA10TH   rise   0.001   0.206   0.089  -      (324.300,279.100)   98.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 9
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
Delay     : 0.590

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.057  0.003  (312.900,415.700)  -           1     
system0/CTS_ccl_a_inv_00503/A
-     INVX1BA10TH     rise   0.000   0.000   0.057  -      (317.300,419.100)    7.800   -       
system0/CTS_ccl_a_inv_00503/Y
-     INVX1BA10TH     rise   0.058   0.058   0.077  0.007  (317.100,419.700)    0.800     1     
system0/CTS_ccl_a_inv_00499/A
-     INVX3BA10TH     fall   0.000   0.058   0.061  -      (317.300,408.900)   11.000   -       
system0/CTS_ccl_a_inv_00499/Y
-     INVX3BA10TH     fall   0.067   0.125   0.066  0.024  (317.300,408.500)    0.400     4     
CTS_ccl_a_inv_00483/A
-     INVX1BA10TH     rise   0.000   0.126   0.079  -      (332.500,391.100)   32.600   -       
CTS_ccl_a_inv_00483/Y
-     INVX1BA10TH     rise   0.134   0.259   0.229  0.024  (332.300,391.700)    0.800     1     
CTS_ccl_a_inv_00480/A
-     INVX1BA10TH     fall   0.001   0.260   0.181  -      (268.100,451.100)  123.600   -       
CTS_ccl_a_inv_00480/Y
-     INVX1BA10TH     fall   0.136   0.396   0.112  0.012  (268.300,451.700)    0.800     1     
CTS_cdb_inv_01074/A
-     INVX1BA10TH     rise   0.000   0.396   0.128  -      (313.500,432.900)   64.000   -       
CTS_cdb_inv_01074/Y
-     INVX1BA10TH     rise   0.087   0.483   0.086  0.008  (313.300,432.300)    0.800     1     
CTS_cdb_inv_01075/A
-     INVX1BA10TH     fall   0.000   0.483   0.070  -      (307.100,412.900)   25.600   -       
CTS_cdb_inv_01075/Y
-     INVX1BA10TH     fall   0.107   0.590   0.114  0.015  (306.900,412.300)    0.800     6     
timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.000   0.590   0.145  -      (303.900,395.300)   20.000   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 10
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/timer_value_reg[28]/CK
Delay     :  0.787

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.057  0.003  (312.900,415.700)  -            1    
system0/CTS_ccl_a_inv_00503/A
-     INVX1BA10TH      rise   0.000   0.000   0.057  -      (317.300,419.100)    7.800   -       
system0/CTS_ccl_a_inv_00503/Y
-     INVX1BA10TH      rise   0.058   0.058   0.077  0.007  (317.100,419.700)    0.800      1    
system0/CTS_ccl_a_inv_00499/A
-     INVX3BA10TH      fall   0.000   0.058   0.061  -      (317.300,408.900)   11.000   -       
system0/CTS_ccl_a_inv_00499/Y
-     INVX3BA10TH      fall   0.067   0.125   0.066  0.024  (317.300,408.500)    0.400      4    
timer1/clk_mux/MuxGen[3].CG1/CK
-     PREICGX9BA10TH   rise   0.000   0.126   0.079  -      (323.500,391.700)   23.000   -       
timer1/clk_mux/MuxGen[3].CG1/ECK
-     PREICGX9BA10TH   rise   0.101   0.226   0.051  0.033  (326.900,390.900)    4.200      1    
timer1/clk_mux/g130/B
-     OR4X0P7MA10TH    rise   0.001   0.228   0.051  -      (504.100,388.900)  179.200   -       
timer1/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.103   0.331   0.067  0.002  (505.100,388.500)    1.400      1    
timer1/CTS_cid_inv_00841/A
-     INVX1BA10TH      rise   0.000   0.331   0.067  -      (507.100,388.900)    2.400   -       
timer1/CTS_cid_inv_00841/Y
-     INVX1BA10TH      rise   0.056   0.387   0.064  0.006  (507.300,388.300)    0.800      1    
timer1/CTS_cid_inv_00840/A
-     INVX3BA10TH      fall   0.000   0.387   0.051  -      (507.100,384.900)    3.600   -       
timer1/CTS_cid_inv_00840/Y
-     INVX3BA10TH      fall   0.050   0.437   0.044  0.015  (507.100,384.500)    0.400      1    
timer1/CTS_ccl_a_inv_00107/A
-     INVX9BA10TH      rise   0.000   0.437   0.052  -      (505.300,384.900)    2.200   -       
timer1/CTS_ccl_a_inv_00107/Y
-     INVX9BA10TH      rise   0.054   0.491   0.072  0.066  (505.100,384.700)    0.400      1    
timer1/CTS_ccl_a_inv_00103/A
-     INVX9BA10TH      fall   0.005   0.496   0.061  -      (202.100,360.900)  326.800   -       
timer1/CTS_ccl_a_inv_00103/Y
-     INVX9BA10TH      fall   0.037   0.533   0.028  0.019  (202.300,360.700)    0.400      2    
timer1/clock_gate_timer/CG1/CK
-     PREICGX13BA10TH  rise   0.000   0.533   0.029  -      (197.300,336.300)   29.400   -       
timer1/clock_gate_timer/CG1/ECK
-     PREICGX13BA10TH  rise   0.068   0.601   0.031  0.015  (201.100,337.100)    4.600      1    
timer1/g11902/A0
-     AOI2XB1X8MA10TH  rise   0.000   0.601   0.031  -      (200.100,328.900)    9.200   -       
timer1/g11902/Y
-     AOI2XB1X8MA10TH  rise   0.040   0.641   0.053  0.013  (199.700,328.300)    1.000      1    
timer1/g11799/A1
-     OAI21X8MA10TH    fall   0.000   0.641   0.044  -      (198.900,332.900)    5.400   -       
timer1/g11799/Y
-     OAI21X8MA10TH    fall   0.144   0.785   0.125  0.074  (200.900,333.100)    2.200     38    
timer1/timer_value_reg[28]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.787   0.196  -      (245.700,356.900)   68.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 11
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
Delay     :  0.591

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.057  0.003  (312.900,415.700)  -           1     
system0/CTS_ccl_a_inv_00503/A
-     INVX1BA10TH     rise   0.000   0.000   0.057  -      (317.300,419.100)    7.800   -       
system0/CTS_ccl_a_inv_00503/Y
-     INVX1BA10TH     rise   0.058   0.058   0.077  0.007  (317.100,419.700)    0.800     1     
system0/CTS_ccl_a_inv_00499/A
-     INVX3BA10TH     fall   0.000   0.059   0.061  -      (317.300,408.900)   11.000   -       
system0/CTS_ccl_a_inv_00499/Y
-     INVX3BA10TH     fall   0.067   0.126   0.066  0.024  (317.300,408.500)    0.400     4     
CTS_ccl_a_inv_00483/A
-     INVX1BA10TH     rise   0.000   0.126   0.079  -      (332.500,391.100)   32.600   -       
CTS_ccl_a_inv_00483/Y
-     INVX1BA10TH     rise   0.134   0.259   0.229  0.024  (332.300,391.700)    0.800     1     
CTS_ccl_a_inv_00480/A
-     INVX1BA10TH     fall   0.001   0.261   0.181  -      (268.100,451.100)  123.600   -       
CTS_ccl_a_inv_00480/Y
-     INVX1BA10TH     fall   0.136   0.396   0.112  0.012  (268.300,451.700)    0.800     1     
CTS_cdb_inv_01074/A
-     INVX1BA10TH     rise   0.000   0.397   0.128  -      (313.500,432.900)   64.000   -       
CTS_cdb_inv_01074/Y
-     INVX1BA10TH     rise   0.087   0.484   0.086  0.008  (313.300,432.300)    0.800     1     
CTS_cdb_inv_01075/A
-     INVX1BA10TH     fall   0.000   0.484   0.070  -      (307.100,412.900)   25.600   -       
CTS_cdb_inv_01075/Y
-     INVX1BA10TH     fall   0.107   0.591   0.114  0.015  (306.900,412.300)    0.800     6     
timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.000   0.591   0.145  -      (303.900,395.300)   20.000   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 12
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/timer_value_reg[28]/CK
Delay     :  0.789

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.057  0.003  (312.900,415.700)  -            1    
system0/CTS_ccl_a_inv_00503/A
-     INVX1BA10TH      rise   0.000   0.000   0.057  -      (317.300,419.100)    7.800   -       
system0/CTS_ccl_a_inv_00503/Y
-     INVX1BA10TH      rise   0.058   0.058   0.077  0.007  (317.100,419.700)    0.800      1    
system0/CTS_ccl_a_inv_00499/A
-     INVX3BA10TH      fall   0.000   0.059   0.061  -      (317.300,408.900)   11.000   -       
system0/CTS_ccl_a_inv_00499/Y
-     INVX3BA10TH      fall   0.067   0.126   0.066  0.024  (317.300,408.500)    0.400      4    
timer1/clk_mux/MuxGen[3].CG1/CK
-     PREICGX9BA10TH   rise   0.000   0.126   0.079  -      (323.500,391.700)   23.000   -       
timer1/clk_mux/MuxGen[3].CG1/ECK
-     PREICGX9BA10TH   rise   0.101   0.227   0.051  0.033  (326.900,390.900)    4.200      1    
timer1/clk_mux/g130/B
-     OR4X0P7MA10TH    rise   0.001   0.228   0.051  -      (504.100,388.900)  179.200   -       
timer1/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.103   0.331   0.072  0.002  (505.100,388.500)    1.400      1    
timer1/CTS_cid_inv_00841/A
-     INVX1BA10TH      rise   0.000   0.331   0.072  -      (507.100,388.900)    2.400   -       
timer1/CTS_cid_inv_00841/Y
-     INVX1BA10TH      rise   0.058   0.389   0.064  0.006  (507.300,388.300)    0.800      1    
timer1/CTS_cid_inv_00840/A
-     INVX3BA10TH      fall   0.000   0.389   0.051  -      (507.100,384.900)    3.600   -       
timer1/CTS_cid_inv_00840/Y
-     INVX3BA10TH      fall   0.050   0.439   0.044  0.015  (507.100,384.500)    0.400      1    
timer1/CTS_ccl_a_inv_00107/A
-     INVX9BA10TH      rise   0.000   0.439   0.052  -      (505.300,384.900)    2.200   -       
timer1/CTS_ccl_a_inv_00107/Y
-     INVX9BA10TH      rise   0.054   0.493   0.072  0.066  (505.100,384.700)    0.400      1    
timer1/CTS_ccl_a_inv_00103/A
-     INVX9BA10TH      fall   0.005   0.498   0.061  -      (202.100,360.900)  326.800   -       
timer1/CTS_ccl_a_inv_00103/Y
-     INVX9BA10TH      fall   0.037   0.535   0.028  0.019  (202.300,360.700)    0.400      2    
timer1/clock_gate_timer/CG1/CK
-     PREICGX13BA10TH  rise   0.000   0.535   0.029  -      (197.300,336.300)   29.400   -       
timer1/clock_gate_timer/CG1/ECK
-     PREICGX13BA10TH  rise   0.068   0.603   0.031  0.015  (201.100,337.100)    4.600      1    
timer1/g11902/A0
-     AOI2XB1X8MA10TH  rise   0.000   0.603   0.031  -      (200.100,328.900)    9.200   -       
timer1/g11902/Y
-     AOI2XB1X8MA10TH  rise   0.040   0.644   0.053  0.013  (199.700,328.300)    1.000      1    
timer1/g11799/A1
-     OAI21X8MA10TH    fall   0.000   0.644   0.044  -      (198.900,332.900)    5.400   -       
timer1/g11799/Y
-     OAI21X8MA10TH    fall   0.144   0.788   0.125  0.074  (200.900,333.100)    2.200     38    
timer1/timer_value_reg[28]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.789   0.196  -      (245.700,356.900)   68.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 13
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
Delay     :  0.227

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.025  0.003  (312.900,415.700)  -           1     
system0/CTS_ccl_a_inv_00503/A
-     INVX1BA10TH     rise   0.000   0.000   0.025  -      (317.300,419.100)    7.800   -       
system0/CTS_ccl_a_inv_00503/Y
-     INVX1BA10TH     rise   0.022   0.022   0.035  0.008  (317.100,419.700)    0.800     1     
system0/CTS_ccl_a_inv_00499/A
-     INVX3BA10TH     fall   0.000   0.022   0.027  -      (317.300,408.900)   11.000   -       
system0/CTS_ccl_a_inv_00499/Y
-     INVX3BA10TH     fall   0.025   0.047   0.027  0.022  (317.300,408.500)    0.400     4     
CTS_ccl_a_inv_00483/A
-     INVX1BA10TH     rise   0.000   0.047   0.032  -      (332.500,391.100)   32.600   -       
CTS_ccl_a_inv_00483/Y
-     INVX1BA10TH     rise   0.052   0.100   0.100  0.024  (332.300,391.700)    0.800     1     
CTS_ccl_a_inv_00480/A
-     INVX1BA10TH     fall   0.001   0.100   0.077  -      (268.100,451.100)  123.600   -       
CTS_ccl_a_inv_00480/Y
-     INVX1BA10TH     fall   0.051   0.151   0.054  0.013  (268.300,451.700)    0.800     1     
CTS_cdb_inv_01074/A
-     INVX1BA10TH     rise   0.000   0.151   0.059  -      (313.500,432.900)   64.000   -       
CTS_cdb_inv_01074/Y
-     INVX1BA10TH     rise   0.031   0.182   0.041  0.008  (313.300,432.300)    0.800     1     
CTS_cdb_inv_01075/A
-     INVX1BA10TH     fall   0.000   0.182   0.035  -      (307.100,412.900)   25.600   -       
CTS_cdb_inv_01075/Y
-     INVX1BA10TH     fall   0.045   0.227   0.050  0.015  (306.900,412.300)    0.800     6     
timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.000   0.227   0.064  -      (303.900,395.300)   20.000   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 14
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/compare0_output_reg/CK
Delay     :  0.297

----------------------------------------------------------------------------------------------------------
Name  Lib cell            Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                                 (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ---------------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH      rise   -       0.000   0.025  0.003  (312.900,415.700)  -            1    
system0/CTS_ccl_a_inv_00503/A
-     INVX1BA10TH         rise   0.000   0.000   0.025  -      (317.300,419.100)    7.800   -       
system0/CTS_ccl_a_inv_00503/Y
-     INVX1BA10TH         rise   0.022   0.022   0.035  0.008  (317.100,419.700)    0.800      1    
system0/CTS_ccl_a_inv_00499/A
-     INVX3BA10TH         fall   0.000   0.022   0.027  -      (317.300,408.900)   11.000   -       
system0/CTS_ccl_a_inv_00499/Y
-     INVX3BA10TH         fall   0.025   0.047   0.027  0.022  (317.300,408.500)    0.400      4    
timer1/clk_mux/MuxGen[3].CG1/CK
-     PREICGX9BA10TH      rise   0.000   0.047   0.032  -      (323.500,391.700)   23.000   -       
timer1/clk_mux/MuxGen[3].CG1/ECK
-     PREICGX9BA10TH      rise   0.036   0.084   0.022  0.033  (326.900,390.900)    4.200      1    
timer1/clk_mux/g130/B
-     OR4X0P7MA10TH       rise   0.001   0.085   0.022  -      (504.100,388.900)  179.200   -       
timer1/clk_mux/g130/Y
-     OR4X0P7MA10TH       rise   0.036   0.121   0.028  0.002  (505.100,388.500)    1.400      1    
timer1/CTS_cid_inv_00841/A
-     INVX1BA10TH         rise   0.000   0.121   0.028  -      (507.100,388.900)    2.400   -       
timer1/CTS_cid_inv_00841/Y
-     INVX1BA10TH         rise   0.021   0.142   0.029  0.006  (507.300,388.300)    0.800      1    
timer1/CTS_cid_inv_00840/A
-     INVX3BA10TH         fall   0.000   0.142   0.023  -      (507.100,384.900)    3.600   -       
timer1/CTS_cid_inv_00840/Y
-     INVX3BA10TH         fall   0.020   0.162   0.021  0.016  (507.100,384.500)    0.400      1    
timer1/CTS_ccl_a_inv_00107/A
-     INVX9BA10TH         rise   0.000   0.162   0.025  -      (505.300,384.900)    2.200   -       
timer1/CTS_ccl_a_inv_00107/Y
-     INVX9BA10TH         rise   0.020   0.183   0.033  0.067  (505.100,384.700)    0.400      1    
timer1/CTS_ccl_a_inv_00103/A
-     INVX9BA10TH         fall   0.005   0.188   0.029  -      (202.100,360.900)  326.800   -       
timer1/CTS_ccl_a_inv_00103/Y
-     INVX9BA10TH         fall   0.013   0.200   0.014  0.016  (202.300,360.700)    0.400      2    
timer1/clock_gate_timer/CG1/CK
-     PREICGX13BA10TH     rise   0.000   0.200   0.014  -      (197.300,336.300)   29.400   -       
timer1/clock_gate_timer/CG1/ECK
-     PREICGX13BA10TH     rise   0.025   0.226   0.014  0.015  (201.100,337.100)    4.600      1    
timer1/g11902/A0
-     AOI2XB1X8MA10TH     rise   0.000   0.226   0.014  -      (200.100,328.900)    9.200   -       
timer1/g11902/Y
-     AOI2XB1X8MA10TH     rise   0.015   0.241   0.021  0.014  (199.700,328.300)    1.000      1    
timer1/g11799/A1
-     OAI21X8MA10TH       fall   0.000   0.241   0.018  -      (198.900,332.900)    5.400   -       
timer1/g11799/Y
-     OAI21X8MA10TH       fall   0.055   0.296   0.051  0.077  (200.900,333.100)    2.200     38    
timer1/compare0_output_reg/CK
-     SDFFSRPQX0P5MA10TH  rise   0.001   0.297   0.082  -      (242.500,351.100)   59.600   -       
----------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 15
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
Delay     :  0.228

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.025  0.003  (312.900,415.700)  -           1     
system0/CTS_ccl_a_inv_00503/A
-     INVX1BA10TH     rise   0.000   0.000   0.025  -      (317.300,419.100)    7.800   -       
system0/CTS_ccl_a_inv_00503/Y
-     INVX1BA10TH     rise   0.022   0.022   0.035  0.008  (317.100,419.700)    0.800     1     
system0/CTS_ccl_a_inv_00499/A
-     INVX3BA10TH     fall   0.000   0.022   0.027  -      (317.300,408.900)   11.000   -       
system0/CTS_ccl_a_inv_00499/Y
-     INVX3BA10TH     fall   0.025   0.048   0.027  0.022  (317.300,408.500)    0.400     4     
CTS_ccl_a_inv_00483/A
-     INVX1BA10TH     rise   0.000   0.048   0.032  -      (332.500,391.100)   32.600   -       
CTS_ccl_a_inv_00483/Y
-     INVX1BA10TH     rise   0.052   0.100   0.100  0.024  (332.300,391.700)    0.800     1     
CTS_ccl_a_inv_00480/A
-     INVX1BA10TH     fall   0.001   0.101   0.077  -      (268.100,451.100)  123.600   -       
CTS_ccl_a_inv_00480/Y
-     INVX1BA10TH     fall   0.051   0.151   0.054  0.013  (268.300,451.700)    0.800     1     
CTS_cdb_inv_01074/A
-     INVX1BA10TH     rise   0.000   0.152   0.059  -      (313.500,432.900)   64.000   -       
CTS_cdb_inv_01074/Y
-     INVX1BA10TH     rise   0.031   0.183   0.041  0.008  (313.300,432.300)    0.800     1     
CTS_cdb_inv_01075/A
-     INVX1BA10TH     fall   0.000   0.183   0.035  -      (307.100,412.900)   25.600   -       
CTS_cdb_inv_01075/Y
-     INVX1BA10TH     fall   0.045   0.228   0.050  0.015  (306.900,412.300)    0.800     6     
timer1/clk_mux/MuxGen[3].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.000   0.228   0.064  -      (303.900,395.300)   20.000   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 16
Path type : skew group clk_hfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_hfxt/CG1/ECK
End       : timer1/compare0_output_reg/CK
Delay     :  0.299

----------------------------------------------------------------------------------------------------------
Name  Lib cell            Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                                 (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ---------------------------------------------------------------------------------------
system0/cg_clk_hfxt/CG1/ECK
-     PREICGX1BA10TH      rise   -       0.000   0.025  0.003  (312.900,415.700)  -            1    
system0/CTS_ccl_a_inv_00503/A
-     INVX1BA10TH         rise   0.000   0.000   0.025  -      (317.300,419.100)    7.800   -       
system0/CTS_ccl_a_inv_00503/Y
-     INVX1BA10TH         rise   0.022   0.022   0.035  0.008  (317.100,419.700)    0.800      1    
system0/CTS_ccl_a_inv_00499/A
-     INVX3BA10TH         fall   0.000   0.022   0.027  -      (317.300,408.900)   11.000   -       
system0/CTS_ccl_a_inv_00499/Y
-     INVX3BA10TH         fall   0.025   0.048   0.027  0.022  (317.300,408.500)    0.400      4    
timer1/clk_mux/MuxGen[3].CG1/CK
-     PREICGX9BA10TH      rise   0.000   0.048   0.032  -      (323.500,391.700)   23.000   -       
timer1/clk_mux/MuxGen[3].CG1/ECK
-     PREICGX9BA10TH      rise   0.036   0.084   0.022  0.033  (326.900,390.900)    4.200      1    
timer1/clk_mux/g130/B
-     OR4X0P7MA10TH       rise   0.001   0.085   0.022  -      (504.100,388.900)  179.200   -       
timer1/clk_mux/g130/Y
-     OR4X0P7MA10TH       rise   0.036   0.121   0.030  0.002  (505.100,388.500)    1.400      1    
timer1/CTS_cid_inv_00841/A
-     INVX1BA10TH         rise   0.000   0.122   0.030  -      (507.100,388.900)    2.400   -       
timer1/CTS_cid_inv_00841/Y
-     INVX1BA10TH         rise   0.021   0.143   0.029  0.006  (507.300,388.300)    0.800      1    
timer1/CTS_cid_inv_00840/A
-     INVX3BA10TH         fall   0.000   0.143   0.024  -      (507.100,384.900)    3.600   -       
timer1/CTS_cid_inv_00840/Y
-     INVX3BA10TH         fall   0.020   0.163   0.021  0.016  (507.100,384.500)    0.400      1    
timer1/CTS_ccl_a_inv_00107/A
-     INVX9BA10TH         rise   0.000   0.164   0.025  -      (505.300,384.900)    2.200   -       
timer1/CTS_ccl_a_inv_00107/Y
-     INVX9BA10TH         rise   0.020   0.184   0.033  0.067  (505.100,384.700)    0.400      1    
timer1/CTS_ccl_a_inv_00103/A
-     INVX9BA10TH         fall   0.005   0.189   0.029  -      (202.100,360.900)  326.800   -       
timer1/CTS_ccl_a_inv_00103/Y
-     INVX9BA10TH         fall   0.013   0.201   0.014  0.016  (202.300,360.700)    0.400      2    
timer1/clock_gate_timer/CG1/CK
-     PREICGX13BA10TH     rise   0.000   0.202   0.014  -      (197.300,336.300)   29.400   -       
timer1/clock_gate_timer/CG1/ECK
-     PREICGX13BA10TH     rise   0.025   0.227   0.014  0.015  (201.100,337.100)    4.600      1    
timer1/g11902/A0
-     AOI2XB1X8MA10TH     rise   0.000   0.227   0.014  -      (200.100,328.900)    9.200   -       
timer1/g11902/Y
-     AOI2XB1X8MA10TH     rise   0.015   0.242   0.021  0.014  (199.700,328.300)    1.000      1    
timer1/g11799/A1
-     OAI21X8MA10TH       fall   0.000   0.242   0.018  -      (198.900,332.900)    5.400   -       
timer1/g11799/Y
-     OAI21X8MA10TH       fall   0.055   0.297   0.051  0.077  (200.900,333.100)    2.200     38    
timer1/compare0_output_reg/CK
-     SDFFSRPQX0P5MA10TH  rise   0.001   0.299   0.082  -      (242.500,351.100)   59.600   -       
----------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 17
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
Delay     :  0.651

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.074  0.005  (299.700,400.300)  -           2     
system0/CTS_ccl_a_inv_00464/A
-     INVX1BA10TH     rise   0.000   0.000   0.074  -      (294.300,399.100)    6.600   -       
system0/CTS_ccl_a_inv_00464/Y
-     INVX1BA10TH     rise   0.052   0.052   0.050  0.004  (294.500,399.700)    0.800     1     
system0/CTS_ccl_a_inv_00460/A
-     INVX2BA10TH     fall   0.000   0.052   0.041  -      (296.900,396.900)    5.200   -       
system0/CTS_ccl_a_inv_00460/Y
-     INVX2BA10TH     fall   0.090   0.142   0.106  0.028  (297.100,396.700)    0.400     3     
CTS_ccl_a_inv_00457/A
-     INVX1BA10TH     rise   0.000   0.142   0.133  -      (290.100,412.900)   23.200   -       
CTS_ccl_a_inv_00457/Y
-     INVX1BA10TH     rise   0.206   0.348   0.348  0.037  (290.300,412.300)    0.800     1     
CTS_ccl_a_inv_00454/A
-     INVX1BA10TH     fall   0.002   0.350   0.276  -      (383.100,304.900)  200.200   -       
CTS_ccl_a_inv_00454/Y
-     INVX1BA10TH     fall   0.300   0.650   0.293  0.039  (382.900,304.300)    0.800     6     
timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.001   0.651   0.368  -      (299.900,392.700)  171.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 18
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/timer_value_reg[28]/CK
Delay     :  0.813

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.074  0.005  (299.700,400.300)  -            2    
system0/CTS_ccl_a_inv_00464/A
-     INVX1BA10TH      rise   0.000   0.000   0.074  -      (294.300,399.100)    6.600   -       
system0/CTS_ccl_a_inv_00464/Y
-     INVX1BA10TH      rise   0.052   0.052   0.050  0.004  (294.500,399.700)    0.800      1    
system0/CTS_ccl_a_inv_00460/A
-     INVX2BA10TH      fall   0.000   0.052   0.041  -      (296.900,396.900)    5.200   -       
system0/CTS_ccl_a_inv_00460/Y
-     INVX2BA10TH      fall   0.090   0.142   0.106  0.028  (297.100,396.700)    0.400      3    
timer1/clk_mux/MuxGen[2].CG1/CK
-     PREICGX11BA10TH  rise   0.000   0.142   0.133  -      (319.700,383.700)   35.600   -       
timer1/clk_mux/MuxGen[2].CG1/ECK
-     PREICGX11BA10TH  rise   0.112   0.255   0.046  0.033  (316.100,383.700)    3.600      1    
timer1/clk_mux/g130/C
-     OR4X0P7MA10TH    rise   0.001   0.256   0.046  -      (505.700,388.900)  194.800   -       
timer1/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.101   0.357   0.067  0.002  (505.100,388.500)    1.000      1    
timer1/CTS_cid_inv_00841/A
-     INVX1BA10TH      rise   0.000   0.357   0.067  -      (507.100,388.900)    2.400   -       
timer1/CTS_cid_inv_00841/Y
-     INVX1BA10TH      rise   0.056   0.413   0.064  0.006  (507.300,388.300)    0.800      1    
timer1/CTS_cid_inv_00840/A
-     INVX3BA10TH      fall   0.000   0.413   0.051  -      (507.100,384.900)    3.600   -       
timer1/CTS_cid_inv_00840/Y
-     INVX3BA10TH      fall   0.050   0.463   0.044  0.015  (507.100,384.500)    0.400      1    
timer1/CTS_ccl_a_inv_00107/A
-     INVX9BA10TH      rise   0.000   0.463   0.052  -      (505.300,384.900)    2.200   -       
timer1/CTS_ccl_a_inv_00107/Y
-     INVX9BA10TH      rise   0.054   0.517   0.072  0.066  (505.100,384.700)    0.400      1    
timer1/CTS_ccl_a_inv_00103/A
-     INVX9BA10TH      fall   0.005   0.522   0.061  -      (202.100,360.900)  326.800   -       
timer1/CTS_ccl_a_inv_00103/Y
-     INVX9BA10TH      fall   0.037   0.559   0.028  0.019  (202.300,360.700)    0.400      2    
timer1/clock_gate_timer/CG1/CK
-     PREICGX13BA10TH  rise   0.000   0.559   0.029  -      (197.300,336.300)   29.400   -       
timer1/clock_gate_timer/CG1/ECK
-     PREICGX13BA10TH  rise   0.068   0.627   0.031  0.015  (201.100,337.100)    4.600      1    
timer1/g11902/A0
-     AOI2XB1X8MA10TH  rise   0.000   0.627   0.031  -      (200.100,328.900)    9.200   -       
timer1/g11902/Y
-     AOI2XB1X8MA10TH  rise   0.040   0.667   0.053  0.013  (199.700,328.300)    1.000      1    
timer1/g11799/A1
-     OAI21X8MA10TH    fall   0.000   0.667   0.044  -      (198.900,332.900)    5.400   -       
timer1/g11799/Y
-     OAI21X8MA10TH    fall   0.144   0.811   0.125  0.074  (200.900,333.100)    2.200     38    
timer1/timer_value_reg[28]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.813   0.196  -      (245.700,356.900)   68.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 19
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
Delay     :  0.651

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.074  0.005  (299.700,400.300)  -           2     
system0/CTS_ccl_a_inv_00464/A
-     INVX1BA10TH     rise   0.000   0.000   0.074  -      (294.300,399.100)    6.600   -       
system0/CTS_ccl_a_inv_00464/Y
-     INVX1BA10TH     rise   0.052   0.052   0.050  0.004  (294.500,399.700)    0.800     1     
system0/CTS_ccl_a_inv_00460/A
-     INVX2BA10TH     fall   0.000   0.052   0.041  -      (296.900,396.900)    5.200   -       
system0/CTS_ccl_a_inv_00460/Y
-     INVX2BA10TH     fall   0.090   0.142   0.106  0.028  (297.100,396.700)    0.400     3     
CTS_ccl_a_inv_00457/A
-     INVX1BA10TH     rise   0.000   0.142   0.133  -      (290.100,412.900)   23.200   -       
CTS_ccl_a_inv_00457/Y
-     INVX1BA10TH     rise   0.206   0.348   0.348  0.037  (290.300,412.300)    0.800     1     
CTS_ccl_a_inv_00454/A
-     INVX1BA10TH     fall   0.002   0.350   0.276  -      (383.100,304.900)  200.200   -       
CTS_ccl_a_inv_00454/Y
-     INVX1BA10TH     fall   0.300   0.650   0.293  0.039  (382.900,304.300)    0.800     6     
timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.001   0.651   0.368  -      (299.900,392.700)  171.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 20
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/timer_value_reg[28]/CK
Delay     :  0.815

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.074  0.005  (299.700,400.300)  -            2    
system0/CTS_ccl_a_inv_00464/A
-     INVX1BA10TH      rise   0.000   0.000   0.074  -      (294.300,399.100)    6.600   -       
system0/CTS_ccl_a_inv_00464/Y
-     INVX1BA10TH      rise   0.052   0.052   0.050  0.004  (294.500,399.700)    0.800      1    
system0/CTS_ccl_a_inv_00460/A
-     INVX2BA10TH      fall   0.000   0.052   0.041  -      (296.900,396.900)    5.200   -       
system0/CTS_ccl_a_inv_00460/Y
-     INVX2BA10TH      fall   0.090   0.142   0.106  0.028  (297.100,396.700)    0.400      3    
timer1/clk_mux/MuxGen[2].CG1/CK
-     PREICGX11BA10TH  rise   0.000   0.142   0.133  -      (319.700,383.700)   35.600   -       
timer1/clk_mux/MuxGen[2].CG1/ECK
-     PREICGX11BA10TH  rise   0.112   0.255   0.046  0.033  (316.100,383.700)    3.600      1    
timer1/clk_mux/g130/C
-     OR4X0P7MA10TH    rise   0.001   0.256   0.046  -      (505.700,388.900)  194.800   -       
timer1/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.101   0.357   0.072  0.002  (505.100,388.500)    1.000      1    
timer1/CTS_cid_inv_00841/A
-     INVX1BA10TH      rise   0.000   0.357   0.072  -      (507.100,388.900)    2.400   -       
timer1/CTS_cid_inv_00841/Y
-     INVX1BA10TH      rise   0.058   0.415   0.064  0.006  (507.300,388.300)    0.800      1    
timer1/CTS_cid_inv_00840/A
-     INVX3BA10TH      fall   0.000   0.415   0.051  -      (507.100,384.900)    3.600   -       
timer1/CTS_cid_inv_00840/Y
-     INVX3BA10TH      fall   0.050   0.465   0.044  0.015  (507.100,384.500)    0.400      1    
timer1/CTS_ccl_a_inv_00107/A
-     INVX9BA10TH      rise   0.000   0.465   0.052  -      (505.300,384.900)    2.200   -       
timer1/CTS_ccl_a_inv_00107/Y
-     INVX9BA10TH      rise   0.054   0.519   0.072  0.066  (505.100,384.700)    0.400      1    
timer1/CTS_ccl_a_inv_00103/A
-     INVX9BA10TH      fall   0.005   0.524   0.061  -      (202.100,360.900)  326.800   -       
timer1/CTS_ccl_a_inv_00103/Y
-     INVX9BA10TH      fall   0.037   0.561   0.028  0.019  (202.300,360.700)    0.400      2    
timer1/clock_gate_timer/CG1/CK
-     PREICGX13BA10TH  rise   0.000   0.561   0.029  -      (197.300,336.300)   29.400   -       
timer1/clock_gate_timer/CG1/ECK
-     PREICGX13BA10TH  rise   0.068   0.629   0.031  0.015  (201.100,337.100)    4.600      1    
timer1/g11902/A0
-     AOI2XB1X8MA10TH  rise   0.000   0.629   0.031  -      (200.100,328.900)    9.200   -       
timer1/g11902/Y
-     AOI2XB1X8MA10TH  rise   0.040   0.670   0.053  0.013  (199.700,328.300)    1.000      1    
timer1/g11799/A1
-     OAI21X8MA10TH    fall   0.000   0.670   0.044  -      (198.900,332.900)    5.400   -       
timer1/g11799/Y
-     OAI21X8MA10TH    fall   0.144   0.814   0.125  0.074  (200.900,333.100)    2.200     38    
timer1/timer_value_reg[28]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.815   0.196  -      (245.700,356.900)   68.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 21
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
Delay     :  0.252

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.033  0.006  (299.700,400.300)  -           2     
system0/CTS_ccl_a_inv_00464/A
-     INVX1BA10TH     rise   0.000   0.000   0.033  -      (294.300,399.100)    6.600   -       
system0/CTS_ccl_a_inv_00464/Y
-     INVX1BA10TH     rise   0.019   0.019   0.023  0.004  (294.500,399.700)    0.800     1     
system0/CTS_ccl_a_inv_00460/A
-     INVX2BA10TH     fall   0.000   0.019   0.020  -      (296.900,396.900)    5.200   -       
system0/CTS_ccl_a_inv_00460/Y
-     INVX2BA10TH     fall   0.034   0.052   0.040  0.024  (297.100,396.700)    0.400     3     
CTS_ccl_a_inv_00457/A
-     INVX1BA10TH     rise   0.000   0.053   0.051  -      (290.100,412.900)   23.200   -       
CTS_ccl_a_inv_00457/Y
-     INVX1BA10TH     rise   0.079   0.132   0.153  0.037  (290.300,412.300)    0.800     1     
CTS_ccl_a_inv_00454/A
-     INVX1BA10TH     fall   0.002   0.133   0.117  -      (383.100,304.900)  200.200   -       
CTS_ccl_a_inv_00454/Y
-     INVX1BA10TH     fall   0.117   0.250   0.130  0.040  (382.900,304.300)    0.800     6     
timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.002   0.252   0.163  -      (299.900,392.700)  171.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 22
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/compare0_output_reg/CK
Delay     :  0.304

----------------------------------------------------------------------------------------------------------
Name  Lib cell            Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                                 (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ---------------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH      rise   -       0.000   0.033  0.006  (299.700,400.300)  -            2    
system0/CTS_ccl_a_inv_00464/A
-     INVX1BA10TH         rise   0.000   0.000   0.033  -      (294.300,399.100)    6.600   -       
system0/CTS_ccl_a_inv_00464/Y
-     INVX1BA10TH         rise   0.019   0.019   0.023  0.004  (294.500,399.700)    0.800      1    
system0/CTS_ccl_a_inv_00460/A
-     INVX2BA10TH         fall   0.000   0.019   0.020  -      (296.900,396.900)    5.200   -       
system0/CTS_ccl_a_inv_00460/Y
-     INVX2BA10TH         fall   0.034   0.052   0.040  0.024  (297.100,396.700)    0.400      3    
timer1/clk_mux/MuxGen[2].CG1/CK
-     PREICGX11BA10TH     rise   0.000   0.053   0.051  -      (319.700,383.700)   35.600   -       
timer1/clk_mux/MuxGen[2].CG1/ECK
-     PREICGX11BA10TH     rise   0.038   0.091   0.021  0.033  (316.100,383.700)    3.600      1    
timer1/clk_mux/g130/C
-     OR4X0P7MA10TH       rise   0.001   0.092   0.021  -      (505.700,388.900)  194.800   -       
timer1/clk_mux/g130/Y
-     OR4X0P7MA10TH       rise   0.036   0.128   0.028  0.002  (505.100,388.500)    1.000      1    
timer1/CTS_cid_inv_00841/A
-     INVX1BA10TH         rise   0.000   0.128   0.028  -      (507.100,388.900)    2.400   -       
timer1/CTS_cid_inv_00841/Y
-     INVX1BA10TH         rise   0.021   0.148   0.029  0.006  (507.300,388.300)    0.800      1    
timer1/CTS_cid_inv_00840/A
-     INVX3BA10TH         fall   0.000   0.148   0.023  -      (507.100,384.900)    3.600   -       
timer1/CTS_cid_inv_00840/Y
-     INVX3BA10TH         fall   0.020   0.169   0.021  0.016  (507.100,384.500)    0.400      1    
timer1/CTS_ccl_a_inv_00107/A
-     INVX9BA10TH         rise   0.000   0.169   0.025  -      (505.300,384.900)    2.200   -       
timer1/CTS_ccl_a_inv_00107/Y
-     INVX9BA10TH         rise   0.020   0.189   0.033  0.067  (505.100,384.700)    0.400      1    
timer1/CTS_ccl_a_inv_00103/A
-     INVX9BA10TH         fall   0.005   0.194   0.029  -      (202.100,360.900)  326.800   -       
timer1/CTS_ccl_a_inv_00103/Y
-     INVX9BA10TH         fall   0.013   0.207   0.014  0.016  (202.300,360.700)    0.400      2    
timer1/clock_gate_timer/CG1/CK
-     PREICGX13BA10TH     rise   0.000   0.207   0.014  -      (197.300,336.300)   29.400   -       
timer1/clock_gate_timer/CG1/ECK
-     PREICGX13BA10TH     rise   0.025   0.232   0.014  0.015  (201.100,337.100)    4.600      1    
timer1/g11902/A0
-     AOI2XB1X8MA10TH     rise   0.000   0.232   0.014  -      (200.100,328.900)    9.200   -       
timer1/g11902/Y
-     AOI2XB1X8MA10TH     rise   0.015   0.247   0.021  0.014  (199.700,328.300)    1.000      1    
timer1/g11799/A1
-     OAI21X8MA10TH       fall   0.000   0.247   0.018  -      (198.900,332.900)    5.400   -       
timer1/g11799/Y
-     OAI21X8MA10TH       fall   0.055   0.303   0.051  0.077  (200.900,333.100)    2.200     38    
timer1/compare0_output_reg/CK
-     SDFFSRPQX0P5MA10TH  rise   0.001   0.304   0.082  -      (242.500,351.100)   59.600   -       
----------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 23
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
Delay     :  0.252

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.033  0.006  (299.700,400.300)  -           2     
system0/CTS_ccl_a_inv_00464/A
-     INVX1BA10TH     rise   0.000   0.000   0.033  -      (294.300,399.100)    6.600   -       
system0/CTS_ccl_a_inv_00464/Y
-     INVX1BA10TH     rise   0.019   0.019   0.023  0.004  (294.500,399.700)    0.800     1     
system0/CTS_ccl_a_inv_00460/A
-     INVX2BA10TH     fall   0.000   0.019   0.020  -      (296.900,396.900)    5.200   -       
system0/CTS_ccl_a_inv_00460/Y
-     INVX2BA10TH     fall   0.034   0.052   0.040  0.024  (297.100,396.700)    0.400     3     
CTS_ccl_a_inv_00457/A
-     INVX1BA10TH     rise   0.000   0.053   0.051  -      (290.100,412.900)   23.200   -       
CTS_ccl_a_inv_00457/Y
-     INVX1BA10TH     rise   0.079   0.132   0.153  0.037  (290.300,412.300)    0.800     1     
CTS_ccl_a_inv_00454/A
-     INVX1BA10TH     fall   0.002   0.133   0.117  -      (383.100,304.900)  200.200   -       
CTS_ccl_a_inv_00454/Y
-     INVX1BA10TH     fall   0.117   0.250   0.130  0.040  (382.900,304.300)    0.800     6     
timer1/clk_mux/MuxGen[2].OtherSlice.DLYDFF0/CK
-     DFFRPQX1MA10TH  rise   0.002   0.252   0.163  -      (299.900,392.700)  171.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 24
Path type : skew group clk_lfxt/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_clk_lfxt/CG1/ECK
End       : timer1/compare0_output_reg/CK
Delay     :  0.305

----------------------------------------------------------------------------------------------------------
Name  Lib cell            Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                                 (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ---------------------------------------------------------------------------------------
system0/cg_clk_lfxt/CG1/ECK
-     PREICGX1BA10TH      rise   -       0.000   0.033  0.006  (299.700,400.300)  -            2    
system0/CTS_ccl_a_inv_00464/A
-     INVX1BA10TH         rise   0.000   0.000   0.033  -      (294.300,399.100)    6.600   -       
system0/CTS_ccl_a_inv_00464/Y
-     INVX1BA10TH         rise   0.019   0.019   0.023  0.004  (294.500,399.700)    0.800      1    
system0/CTS_ccl_a_inv_00460/A
-     INVX2BA10TH         fall   0.000   0.019   0.020  -      (296.900,396.900)    5.200   -       
system0/CTS_ccl_a_inv_00460/Y
-     INVX2BA10TH         fall   0.034   0.052   0.040  0.024  (297.100,396.700)    0.400      3    
timer1/clk_mux/MuxGen[2].CG1/CK
-     PREICGX11BA10TH     rise   0.000   0.053   0.051  -      (319.700,383.700)   35.600   -       
timer1/clk_mux/MuxGen[2].CG1/ECK
-     PREICGX11BA10TH     rise   0.038   0.091   0.021  0.033  (316.100,383.700)    3.600      1    
timer1/clk_mux/g130/C
-     OR4X0P7MA10TH       rise   0.001   0.092   0.021  -      (505.700,388.900)  194.800   -       
timer1/clk_mux/g130/Y
-     OR4X0P7MA10TH       rise   0.036   0.128   0.030  0.002  (505.100,388.500)    1.000      1    
timer1/CTS_cid_inv_00841/A
-     INVX1BA10TH         rise   0.000   0.128   0.030  -      (507.100,388.900)    2.400   -       
timer1/CTS_cid_inv_00841/Y
-     INVX1BA10TH         rise   0.021   0.149   0.029  0.006  (507.300,388.300)    0.800      1    
timer1/CTS_cid_inv_00840/A
-     INVX3BA10TH         fall   0.000   0.149   0.024  -      (507.100,384.900)    3.600   -       
timer1/CTS_cid_inv_00840/Y
-     INVX3BA10TH         fall   0.020   0.170   0.021  0.016  (507.100,384.500)    0.400      1    
timer1/CTS_ccl_a_inv_00107/A
-     INVX9BA10TH         rise   0.000   0.170   0.025  -      (505.300,384.900)    2.200   -       
timer1/CTS_ccl_a_inv_00107/Y
-     INVX9BA10TH         rise   0.020   0.190   0.033  0.067  (505.100,384.700)    0.400      1    
timer1/CTS_ccl_a_inv_00103/A
-     INVX9BA10TH         fall   0.005   0.195   0.029  -      (202.100,360.900)  326.800   -       
timer1/CTS_ccl_a_inv_00103/Y
-     INVX9BA10TH         fall   0.013   0.208   0.014  0.016  (202.300,360.700)    0.400      2    
timer1/clock_gate_timer/CG1/CK
-     PREICGX13BA10TH     rise   0.000   0.208   0.014  -      (197.300,336.300)   29.400   -       
timer1/clock_gate_timer/CG1/ECK
-     PREICGX13BA10TH     rise   0.025   0.233   0.014  0.015  (201.100,337.100)    4.600      1    
timer1/g11902/A0
-     AOI2XB1X8MA10TH     rise   0.000   0.234   0.014  -      (200.100,328.900)    9.200   -       
timer1/g11902/Y
-     AOI2XB1X8MA10TH     rise   0.015   0.248   0.021  0.014  (199.700,328.300)    1.000      1    
timer1/g11799/A1
-     OAI21X8MA10TH       fall   0.000   0.249   0.018  -      (198.900,332.900)    5.400   -       
timer1/g11799/Y
-     OAI21X8MA10TH       fall   0.055   0.304   0.051  0.077  (200.900,333.100)    2.200     38    
timer1/compare0_output_reg/CK
-     SDFFSRPQX0P5MA10TH  rise   0.001   0.305   0.082  -      (242.500,351.100)   59.600   -       
----------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 25
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[5]/CK
Delay     :  0.426

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt1_in[3]
-     -               rise   -       0.000   0.120  0.012  (1186.000,397.615)  -           2     
CTS_ccl_inv_00438/A
-     INVX4BA10TH     rise   0.000   0.000   0.120  -      (1184.500,404.900)    8.785   -       
CTS_ccl_inv_00438/Y
-     INVX4BA10TH     rise   0.063   0.063   0.042  0.016  (1183.700,404.900)    0.800     1     
CTS_ccl_a_inv_00435/A
-     INVX6BA10TH     fall   0.000   0.063   0.047  -      (1180.700,447.100)   45.200   -       
CTS_ccl_a_inv_00435/Y
-     INVX6BA10TH     fall   0.101   0.164   0.140  0.108  (1180.500,447.300)    0.400     1     
spi0/g28376/A
-     XOR2X4MA10TH    rise   0.015   0.179   0.168  -      (505.300,452.900)   680.800   -       
spi0/g28376/Y
-     XOR2X4MA10TH    rise   0.100   0.280   0.094  0.010  (507.100,452.300)     2.400     1     
spi0/CTS_ccl_a_inv_00432/A
-     INVX4BA10TH     rise   0.000   0.280   0.094  -      (507.500,472.900)    21.000   -       
spi0/CTS_ccl_a_inv_00432/Y
-     INVX4BA10TH     rise   0.064   0.344   0.059  0.024  (508.300,472.900)     0.800     2     
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/CK
-     PREICGX5BA10TH  fall   0.000   0.344   0.053  -      (503.700,475.700)     7.400   -       
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/ECK
-     PREICGX5BA10TH  fall   0.082   0.426   0.032  0.008  (500.900,474.900)     3.600     5     
spi0/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.426   0.032  -      (495.100,483.300)    14.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 26
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_tx_sreg_reg[2]/CK
Delay     :  0.428

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.120  0.012  (1186.000,397.615)  -            2    
CTS_ccl_inv_00438/A
-     INVX4BA10TH      rise   0.000   0.000   0.120  -      (1184.500,404.900)    8.785   -       
CTS_ccl_inv_00438/Y
-     INVX4BA10TH      rise   0.063   0.063   0.042  0.016  (1183.700,404.900)    0.800      1    
CTS_ccl_a_inv_00435/A
-     INVX6BA10TH      fall   0.000   0.063   0.047  -      (1180.700,447.100)   45.200   -       
CTS_ccl_a_inv_00435/Y
-     INVX6BA10TH      fall   0.101   0.164   0.140  0.108  (1180.500,447.300)    0.400      1    
spi0/g28376/A
-     XOR2X4MA10TH     rise   0.015   0.179   0.168  -      (505.300,452.900)   680.800   -       
spi0/g28376/Y
-     XOR2X4MA10TH     rise   0.100   0.280   0.094  0.010  (507.100,452.300)     2.400      1    
spi0/CTS_ccl_a_inv_00432/A
-     INVX4BA10TH      rise   0.000   0.280   0.094  -      (507.500,472.900)    21.000   -       
spi0/CTS_ccl_a_inv_00432/Y
-     INVX4BA10TH      rise   0.064   0.344   0.059  0.024  (508.300,472.900)     0.800      2    
spi0/CTS_ccl_a_inv_00429/A
-     INVX11BA10TH     fall   0.000   0.344   0.053  -      (510.100,472.900)     1.800   -       
spi0/CTS_ccl_a_inv_00429/Y
-     INVX11BA10TH     fall   0.081   0.425   0.093  0.136  (510.100,472.500)     0.400     66    
spi0/s_tx_sreg_reg[2]/CK
-     DFFSRPQX1MA10TH  rise   0.003   0.428   0.110  -      (547.100,432.900)    76.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 27
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[5]/CK
Delay     :  0.426

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt1_in[3]
-     -               rise   -       0.000   0.120  0.012  (1186.000,397.615)  -           2     
CTS_ccl_inv_00438/A
-     INVX4BA10TH     rise   0.000   0.000   0.120  -      (1184.500,404.900)    8.785   -       
CTS_ccl_inv_00438/Y
-     INVX4BA10TH     rise   0.063   0.063   0.042  0.016  (1183.700,404.900)    0.800     1     
CTS_ccl_a_inv_00435/A
-     INVX6BA10TH     fall   0.000   0.063   0.047  -      (1180.700,447.100)   45.200   -       
CTS_ccl_a_inv_00435/Y
-     INVX6BA10TH     fall   0.101   0.164   0.140  0.108  (1180.500,447.300)    0.400     1     
spi0/g28376/A
-     XOR2X4MA10TH    rise   0.015   0.179   0.168  -      (505.300,452.900)   680.800   -       
spi0/g28376/Y
-     XOR2X4MA10TH    rise   0.100   0.280   0.095  0.010  (507.100,452.300)     2.400     1     
spi0/CTS_ccl_a_inv_00432/A
-     INVX4BA10TH     rise   0.000   0.280   0.095  -      (507.500,472.900)    21.000   -       
spi0/CTS_ccl_a_inv_00432/Y
-     INVX4BA10TH     rise   0.064   0.344   0.060  0.024  (508.300,472.900)     0.800     2     
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/CK
-     PREICGX5BA10TH  fall   0.000   0.344   0.053  -      (503.700,475.700)     7.400   -       
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/ECK
-     PREICGX5BA10TH  fall   0.082   0.426   0.032  0.008  (500.900,474.900)     3.600     5     
spi0/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.426   0.032  -      (495.100,483.300)    14.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 28
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_tx_sreg_reg[2]/CK
Delay     :  0.428

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.120  0.012  (1186.000,397.615)  -            2    
CTS_ccl_inv_00438/A
-     INVX4BA10TH      rise   0.000   0.000   0.120  -      (1184.500,404.900)    8.785   -       
CTS_ccl_inv_00438/Y
-     INVX4BA10TH      rise   0.063   0.063   0.042  0.016  (1183.700,404.900)    0.800      1    
CTS_ccl_a_inv_00435/A
-     INVX6BA10TH      fall   0.000   0.063   0.047  -      (1180.700,447.100)   45.200   -       
CTS_ccl_a_inv_00435/Y
-     INVX6BA10TH      fall   0.101   0.164   0.140  0.108  (1180.500,447.300)    0.400      1    
spi0/g28376/A
-     XOR2X4MA10TH     rise   0.015   0.179   0.168  -      (505.300,452.900)   680.800   -       
spi0/g28376/Y
-     XOR2X4MA10TH     rise   0.100   0.280   0.095  0.010  (507.100,452.300)     2.400      1    
spi0/CTS_ccl_a_inv_00432/A
-     INVX4BA10TH      rise   0.000   0.280   0.095  -      (507.500,472.900)    21.000   -       
spi0/CTS_ccl_a_inv_00432/Y
-     INVX4BA10TH      rise   0.064   0.344   0.060  0.024  (508.300,472.900)     0.800      2    
spi0/CTS_ccl_a_inv_00429/A
-     INVX11BA10TH     fall   0.000   0.344   0.053  -      (510.100,472.900)     1.800   -       
spi0/CTS_ccl_a_inv_00429/Y
-     INVX11BA10TH     fall   0.081   0.426   0.093  0.136  (510.100,472.500)     0.400     66    
spi0/s_tx_sreg_reg[2]/CK
-     DFFSRPQX1MA10TH  rise   0.003   0.428   0.110  -      (547.100,432.900)    76.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 29
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[5]/CK
Delay     :  0.161

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt1_in[3]
-     -               rise   -       0.000   0.055  0.012  (1186.000,397.615)  -           2     
CTS_ccl_inv_00438/A
-     INVX4BA10TH     rise   0.000   0.000   0.055  -      (1184.500,404.900)    8.785   -       
CTS_ccl_inv_00438/Y
-     INVX4BA10TH     rise   0.020   0.020   0.021  0.016  (1183.700,404.900)    0.800     1     
CTS_ccl_a_inv_00435/A
-     INVX6BA10TH     fall   0.000   0.020   0.025  -      (1180.700,447.100)   45.200   -       
CTS_ccl_a_inv_00435/Y
-     INVX6BA10TH     fall   0.040   0.060   0.062  0.109  (1180.500,447.300)    0.400     1     
spi0/g28376/A
-     XOR2X4MA10TH    rise   0.015   0.075   0.080  -      (505.300,452.900)   680.800   -       
spi0/g28376/Y
-     XOR2X4MA10TH    rise   0.033   0.108   0.038  0.011  (507.100,452.300)     2.400     1     
spi0/CTS_ccl_a_inv_00432/A
-     INVX4BA10TH     rise   0.000   0.108   0.038  -      (507.500,472.900)    21.000   -       
spi0/CTS_ccl_a_inv_00432/Y
-     INVX4BA10TH     rise   0.022   0.130   0.027  0.025  (508.300,472.900)     0.800     2     
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/CK
-     PREICGX5BA10TH  fall   0.000   0.130   0.025  -      (503.700,475.700)     7.400   -       
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/ECK
-     PREICGX5BA10TH  fall   0.031   0.161   0.014  0.009  (500.900,474.900)     3.600     5     
spi0/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.161   0.014  -      (495.100,483.300)    14.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 30
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_tx_sreg_reg[1]/CK
Delay     :  0.168

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.055  0.012  (1186.000,397.615)  -            2    
CTS_ccl_inv_00438/A
-     INVX4BA10TH      rise   0.000   0.000   0.055  -      (1184.500,404.900)    8.785   -       
CTS_ccl_inv_00438/Y
-     INVX4BA10TH      rise   0.020   0.020   0.021  0.016  (1183.700,404.900)    0.800      1    
CTS_ccl_a_inv_00435/A
-     INVX6BA10TH      fall   0.000   0.020   0.025  -      (1180.700,447.100)   45.200   -       
CTS_ccl_a_inv_00435/Y
-     INVX6BA10TH      fall   0.040   0.060   0.062  0.109  (1180.500,447.300)    0.400      1    
spi0/g28376/A
-     XOR2X4MA10TH     rise   0.015   0.075   0.080  -      (505.300,452.900)   680.800   -       
spi0/g28376/Y
-     XOR2X4MA10TH     rise   0.033   0.108   0.038  0.011  (507.100,452.300)     2.400      1    
spi0/CTS_ccl_a_inv_00432/A
-     INVX4BA10TH      rise   0.000   0.108   0.038  -      (507.500,472.900)    21.000   -       
spi0/CTS_ccl_a_inv_00432/Y
-     INVX4BA10TH      rise   0.022   0.130   0.027  0.025  (508.300,472.900)     0.800      2    
spi0/CTS_ccl_a_inv_00429/A
-     INVX11BA10TH     fall   0.000   0.130   0.025  -      (510.100,472.900)     1.800   -       
spi0/CTS_ccl_a_inv_00429/Y
-     INVX11BA10TH     fall   0.035   0.165   0.044  0.140  (510.100,472.500)     0.400     66    
spi0/s_tx_sreg_reg[1]/CK
-     DFFSRPQX1MA10TH  rise   0.003   0.168   0.053  -      (545.100,435.100)    72.400   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 31
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[5]/CK
Delay     :  0.163

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt1_in[3]
-     -               rise   -       0.000   0.055  0.012  (1186.000,397.615)  -           2     
CTS_ccl_inv_00438/A
-     INVX4BA10TH     rise   0.000   0.000   0.055  -      (1184.500,404.900)    8.785   -       
CTS_ccl_inv_00438/Y
-     INVX4BA10TH     rise   0.020   0.020   0.021  0.016  (1183.700,404.900)    0.800     1     
CTS_ccl_a_inv_00435/A
-     INVX6BA10TH     fall   0.000   0.021   0.025  -      (1180.700,447.100)   45.200   -       
CTS_ccl_a_inv_00435/Y
-     INVX6BA10TH     fall   0.040   0.060   0.062  0.109  (1180.500,447.300)    0.400     1     
spi0/g28376/A
-     XOR2X4MA10TH    rise   0.015   0.076   0.080  -      (505.300,452.900)   680.800   -       
spi0/g28376/Y
-     XOR2X4MA10TH    rise   0.033   0.108   0.041  0.011  (507.100,452.300)     2.400     1     
spi0/CTS_ccl_a_inv_00432/A
-     INVX4BA10TH     rise   0.000   0.108   0.041  -      (507.500,472.900)    21.000   -       
spi0/CTS_ccl_a_inv_00432/Y
-     INVX4BA10TH     rise   0.023   0.131   0.028  0.025  (508.300,472.900)     0.800     2     
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/CK
-     PREICGX5BA10TH  fall   0.000   0.131   0.026  -      (503.700,475.700)     7.400   -       
spi0/RC_CG_HIER_INST195/RC_CGIC_INST/ECK
-     PREICGX5BA10TH  fall   0.031   0.163   0.014  0.009  (500.900,474.900)     3.600     5     
spi0/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.163   0.014  -      (495.100,483.300)    14.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 32
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_tx_sreg_reg[3]/CK
Delay     :  0.169

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.055  0.012  (1186.000,397.615)  -            2    
CTS_ccl_inv_00438/A
-     INVX4BA10TH      rise   0.000   0.000   0.055  -      (1184.500,404.900)    8.785   -       
CTS_ccl_inv_00438/Y
-     INVX4BA10TH      rise   0.020   0.020   0.021  0.016  (1183.700,404.900)    0.800      1    
CTS_ccl_a_inv_00435/A
-     INVX6BA10TH      fall   0.000   0.021   0.025  -      (1180.700,447.100)   45.200   -       
CTS_ccl_a_inv_00435/Y
-     INVX6BA10TH      fall   0.040   0.060   0.062  0.109  (1180.500,447.300)    0.400      1    
spi0/g28376/A
-     XOR2X4MA10TH     rise   0.015   0.076   0.080  -      (505.300,452.900)   680.800   -       
spi0/g28376/Y
-     XOR2X4MA10TH     rise   0.033   0.108   0.041  0.011  (507.100,452.300)     2.400      1    
spi0/CTS_ccl_a_inv_00432/A
-     INVX4BA10TH      rise   0.000   0.108   0.041  -      (507.500,472.900)    21.000   -       
spi0/CTS_ccl_a_inv_00432/Y
-     INVX4BA10TH      rise   0.023   0.131   0.028  0.025  (508.300,472.900)     0.800      2    
spi0/CTS_ccl_a_inv_00429/A
-     INVX11BA10TH     fall   0.000   0.131   0.026  -      (510.100,472.900)     1.800   -       
spi0/CTS_ccl_a_inv_00429/Y
-     INVX11BA10TH     fall   0.035   0.166   0.044  0.140  (510.100,472.500)     0.400     66    
spi0/s_tx_sreg_reg[3]/CK
-     DFFSRPQX1MA10TH  rise   0.003   0.169   0.053  -      (541.300,423.100)    80.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 33
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[30]/CK
Delay     :  0.374

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.124  0.012  (646.215,0.000)    -            1    
CTS_cid_inv_00555/A
-     INVX7P5BA10TH    rise   0.000   0.000   0.124  -      (646.300,3.100)      3.185   -       
CTS_cid_inv_00555/Y
-     INVX7P5BA10TH    rise   0.057   0.057   0.036  0.023  (646.300,2.900)      0.200      1    
CTS_cid_inv_00554/A
-     INVX11BA10TH     fall   0.000   0.057   0.044  -      (612.500,7.100)     38.000   -       
CTS_cid_inv_00554/Y
-     INVX11BA10TH     fall   0.056   0.114   0.064  0.085  (612.500,7.500)      0.400      2    
spi1/g17065/A
-     XOR2X3MA10TH     rise   0.009   0.123   0.077  -      (321.900,314.900)  598.000   -       
spi1/g17065/Y
-     XOR2X3MA10TH     rise   0.081   0.204   0.117  0.012  (320.900,315.700)    1.800      1    
spi1/CTS_cid_inv_00665/A
-     INVX6BA10TH      rise   0.000   0.204   0.117  -      (312.500,319.100)   11.800   -       
spi1/CTS_cid_inv_00665/Y
-     INVX6BA10TH      rise   0.083   0.287   0.085  0.053  (312.300,319.300)    0.400      2    
spi1/CTS_ccl_a_inv_00405/A
-     INVX11BA10TH     fall   0.003   0.290   0.074  -      (178.300,388.900)  203.600   -       
spi1/CTS_ccl_a_inv_00405/Y
-     INVX11BA10TH     fall   0.084   0.374   0.087  0.126  (178.300,388.500)    0.400     66    
spi1/s_tx_sreg_reg[30]/CK
-     DFFSRPQX1MA10TH  rise   0.000   0.374   0.102  -      (176.100,391.100)    4.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 34
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[1]/CK
Delay     :  0.378

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.124  0.012  (646.215,0.000)    -           1     
CTS_cid_inv_00555/A
-     INVX7P5BA10TH    rise   0.000   0.000   0.124  -      (646.300,3.100)      3.185   -       
CTS_cid_inv_00555/Y
-     INVX7P5BA10TH    rise   0.057   0.057   0.036  0.023  (646.300,2.900)      0.200     1     
CTS_cid_inv_00554/A
-     INVX11BA10TH     fall   0.000   0.057   0.044  -      (612.500,7.100)     38.000   -       
CTS_cid_inv_00554/Y
-     INVX11BA10TH     fall   0.056   0.114   0.064  0.085  (612.500,7.500)      0.400     2     
spi1/g17065/A
-     XOR2X3MA10TH     rise   0.009   0.123   0.077  -      (321.900,314.900)  598.000   -       
spi1/g17065/Y
-     XOR2X3MA10TH     rise   0.081   0.204   0.117  0.012  (320.900,315.700)    1.800     1     
spi1/CTS_cid_inv_00665/A
-     INVX6BA10TH      rise   0.000   0.204   0.117  -      (312.500,319.100)   11.800   -       
spi1/CTS_cid_inv_00665/Y
-     INVX6BA10TH      rise   0.083   0.287   0.085  0.053  (312.300,319.300)    0.400     2     
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/CK
-     PREICGX6BA10TH   fall   0.003   0.290   0.074  -      (178.700,392.300)  206.600   -       
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/ECK
-     PREICGX6BA10TH   fall   0.088   0.378   0.033  0.011  (175.900,393.100)    3.600     5     
spi1/s_counter_reg[1]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.378   0.033  -      (164.900,396.900)   14.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 35
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[30]/CK
Delay     :  0.376

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.124  0.012  (646.215,0.000)    -            1    
CTS_cid_inv_00555/A
-     INVX7P5BA10TH    rise   0.000   0.000   0.124  -      (646.300,3.100)      3.185   -       
CTS_cid_inv_00555/Y
-     INVX7P5BA10TH    rise   0.057   0.057   0.036  0.023  (646.300,2.900)      0.200      1    
CTS_cid_inv_00554/A
-     INVX11BA10TH     fall   0.000   0.058   0.044  -      (612.500,7.100)     38.000   -       
CTS_cid_inv_00554/Y
-     INVX11BA10TH     fall   0.056   0.114   0.064  0.085  (612.500,7.500)      0.400      2    
spi1/g17065/A
-     XOR2X3MA10TH     rise   0.009   0.123   0.077  -      (321.900,314.900)  598.000   -       
spi1/g17065/Y
-     XOR2X3MA10TH     rise   0.081   0.204   0.122  0.012  (320.900,315.700)    1.800      1    
spi1/CTS_cid_inv_00665/A
-     INVX6BA10TH      rise   0.000   0.204   0.122  -      (312.500,319.100)   11.800   -       
spi1/CTS_cid_inv_00665/Y
-     INVX6BA10TH      rise   0.084   0.289   0.085  0.053  (312.300,319.300)    0.400      2    
spi1/CTS_ccl_a_inv_00405/A
-     INVX11BA10TH     fall   0.003   0.292   0.075  -      (178.300,388.900)  203.600   -       
spi1/CTS_ccl_a_inv_00405/Y
-     INVX11BA10TH     fall   0.085   0.376   0.087  0.126  (178.300,388.500)    0.400     66    
spi1/s_tx_sreg_reg[30]/CK
-     DFFSRPQX1MA10TH  rise   0.000   0.376   0.102  -      (176.100,391.100)    4.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 36
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[1]/CK
Delay     :  0.381

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.124  0.012  (646.215,0.000)    -           1     
CTS_cid_inv_00555/A
-     INVX7P5BA10TH    rise   0.000   0.000   0.124  -      (646.300,3.100)      3.185   -       
CTS_cid_inv_00555/Y
-     INVX7P5BA10TH    rise   0.057   0.057   0.036  0.023  (646.300,2.900)      0.200     1     
CTS_cid_inv_00554/A
-     INVX11BA10TH     fall   0.000   0.058   0.044  -      (612.500,7.100)     38.000   -       
CTS_cid_inv_00554/Y
-     INVX11BA10TH     fall   0.056   0.114   0.064  0.085  (612.500,7.500)      0.400     2     
spi1/g17065/A
-     XOR2X3MA10TH     rise   0.009   0.123   0.077  -      (321.900,314.900)  598.000   -       
spi1/g17065/Y
-     XOR2X3MA10TH     rise   0.081   0.204   0.122  0.012  (320.900,315.700)    1.800     1     
spi1/CTS_cid_inv_00665/A
-     INVX6BA10TH      rise   0.000   0.204   0.122  -      (312.500,319.100)   11.800   -       
spi1/CTS_cid_inv_00665/Y
-     INVX6BA10TH      rise   0.084   0.289   0.085  0.053  (312.300,319.300)    0.400     2     
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/CK
-     PREICGX6BA10TH   fall   0.003   0.292   0.075  -      (178.700,392.300)  206.600   -       
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/ECK
-     PREICGX6BA10TH   fall   0.089   0.380   0.033  0.011  (175.900,393.100)    3.600     5     
spi1/s_counter_reg[1]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.381   0.033  -      (164.900,396.900)   14.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 37
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[5]/CK
Delay     :  0.141

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt2_in[3]
-     -               rise   -       0.000   0.057  0.013  (646.215,0.000)    -           1     
CTS_cid_inv_00555/A
-     INVX7P5BA10TH   rise   0.000   0.000   0.057  -      (646.300,3.100)      3.185   -       
CTS_cid_inv_00555/Y
-     INVX7P5BA10TH   rise   0.018   0.018   0.018  0.024  (646.300,2.900)      0.200     1     
CTS_cid_inv_00554/A
-     INVX11BA10TH    fall   0.000   0.018   0.023  -      (612.500,7.100)     38.000   -       
CTS_cid_inv_00554/Y
-     INVX11BA10TH    fall   0.021   0.040   0.027  0.086  (612.500,7.500)      0.400     2     
spi1/g17065/A
-     XOR2X3MA10TH    rise   0.009   0.049   0.038  -      (321.900,314.900)  598.000   -       
spi1/g17065/Y
-     XOR2X3MA10TH    rise   0.028   0.077   0.044  0.012  (320.900,315.700)    1.800     1     
spi1/CTS_cid_inv_00665/A
-     INVX6BA10TH     rise   0.000   0.077   0.044  -      (312.500,319.100)   11.800   -       
spi1/CTS_cid_inv_00665/Y
-     INVX6BA10TH     rise   0.027   0.105   0.038  0.053  (312.300,319.300)    0.400     2     
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/CK
-     PREICGX6BA10TH  fall   0.003   0.107   0.034  -      (178.700,392.300)  206.600   -       
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/ECK
-     PREICGX6BA10TH  fall   0.033   0.141   0.015  0.011  (175.900,393.100)    3.600     5     
spi1/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.141   0.015  -      (164.500,403.300)   21.600   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 38
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_rx_sreg_reg[10]/CKN
Delay     :  0.145

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.057  0.013  (646.215,0.000)    -            1    
CTS_cid_inv_00555/A
-     INVX7P5BA10TH    rise   0.000   0.000   0.057  -      (646.300,3.100)      3.185   -       
CTS_cid_inv_00555/Y
-     INVX7P5BA10TH    rise   0.018   0.018   0.018  0.024  (646.300,2.900)      0.200      1    
CTS_cid_inv_00554/A
-     INVX11BA10TH     fall   0.000   0.018   0.023  -      (612.500,7.100)     38.000   -       
CTS_cid_inv_00554/Y
-     INVX11BA10TH     fall   0.021   0.040   0.027  0.086  (612.500,7.500)      0.400      2    
spi1/g17065/A
-     XOR2X3MA10TH     rise   0.009   0.049   0.038  -      (321.900,314.900)  598.000   -       
spi1/g17065/Y
-     XOR2X3MA10TH     rise   0.028   0.077   0.044  0.012  (320.900,315.700)    1.800      1    
spi1/CTS_cid_inv_00665/A
-     INVX6BA10TH      rise   0.000   0.077   0.044  -      (312.500,319.100)   11.800   -       
spi1/CTS_cid_inv_00665/Y
-     INVX6BA10TH      rise   0.027   0.105   0.038  0.053  (312.300,319.300)    0.400      2    
spi1/CTS_ccl_a_inv_00405/A
-     INVX11BA10TH     fall   0.003   0.107   0.034  -      (178.300,388.900)  203.600   -       
spi1/CTS_ccl_a_inv_00405/Y
-     INVX11BA10TH     fall   0.036   0.143   0.042  0.130  (178.300,388.500)    0.400     66    
spi1/s_rx_sreg_reg[10]/CKN
-     DFFNRPQX1MA10TH  rise   0.002   0.145   0.049  -      (180.700,463.100)   77.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 39
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[5]/CK
Delay     :  0.142

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
prt2_in[3]
-     -               rise   -       0.000   0.057  0.013  (646.215,0.000)    -           1     
CTS_cid_inv_00555/A
-     INVX7P5BA10TH   rise   0.000   0.000   0.057  -      (646.300,3.100)      3.185   -       
CTS_cid_inv_00555/Y
-     INVX7P5BA10TH   rise   0.018   0.018   0.018  0.024  (646.300,2.900)      0.200     1     
CTS_cid_inv_00554/A
-     INVX11BA10TH    fall   0.000   0.019   0.023  -      (612.500,7.100)     38.000   -       
CTS_cid_inv_00554/Y
-     INVX11BA10TH    fall   0.021   0.040   0.027  0.086  (612.500,7.500)      0.400     2     
spi1/g17065/A
-     XOR2X3MA10TH    rise   0.009   0.049   0.038  -      (321.900,314.900)  598.000   -       
spi1/g17065/Y
-     XOR2X3MA10TH    rise   0.028   0.077   0.047  0.012  (320.900,315.700)    1.800     1     
spi1/CTS_cid_inv_00665/A
-     INVX6BA10TH     rise   0.000   0.077   0.047  -      (312.500,319.100)   11.800   -       
spi1/CTS_cid_inv_00665/Y
-     INVX6BA10TH     rise   0.028   0.106   0.038  0.053  (312.300,319.300)    0.400     2     
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/CK
-     PREICGX6BA10TH  fall   0.003   0.108   0.035  -      (178.700,392.300)  206.600   -       
spi1/RC_CG_HIER_INST210/RC_CGIC_INST/ECK
-     PREICGX6BA10TH  fall   0.034   0.142   0.015  0.011  (175.900,393.100)    3.600     5     
spi1/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.142   0.015  -      (164.500,403.300)   21.600   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 40
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_rx_sreg_reg[2]/CKN
Delay     :  0.146

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.057  0.013  (646.215,0.000)    -            1    
CTS_cid_inv_00555/A
-     INVX7P5BA10TH    rise   0.000   0.000   0.057  -      (646.300,3.100)      3.185   -       
CTS_cid_inv_00555/Y
-     INVX7P5BA10TH    rise   0.018   0.018   0.018  0.024  (646.300,2.900)      0.200      1    
CTS_cid_inv_00554/A
-     INVX11BA10TH     fall   0.000   0.019   0.023  -      (612.500,7.100)     38.000   -       
CTS_cid_inv_00554/Y
-     INVX11BA10TH     fall   0.021   0.040   0.027  0.086  (612.500,7.500)      0.400      2    
spi1/g17065/A
-     XOR2X3MA10TH     rise   0.009   0.049   0.038  -      (321.900,314.900)  598.000   -       
spi1/g17065/Y
-     XOR2X3MA10TH     rise   0.028   0.077   0.047  0.012  (320.900,315.700)    1.800      1    
spi1/CTS_cid_inv_00665/A
-     INVX6BA10TH      rise   0.000   0.077   0.047  -      (312.500,319.100)   11.800   -       
spi1/CTS_cid_inv_00665/Y
-     INVX6BA10TH      rise   0.028   0.106   0.038  0.053  (312.300,319.300)    0.400      2    
spi1/CTS_ccl_a_inv_00405/A
-     INVX11BA10TH     fall   0.003   0.108   0.035  -      (178.300,388.900)  203.600   -       
spi1/CTS_ccl_a_inv_00405/Y
-     INVX11BA10TH     fall   0.036   0.144   0.042  0.130  (178.300,388.500)    0.400     66    
spi1/s_rx_sreg_reg[2]/CKN
-     DFFNRPQX1MA10TH  rise   0.002   0.146   0.049  -      (180.900,451.100)   65.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 41
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/cg_insret/CG1/CK
Delay     :  0.718

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.140  0.002  (327.100,417.300)  -            1    
system0/CTS_ccl_a_inv_00402/A
-     INVX1BA10TH      rise   0.000   0.000   0.140  -      (326.500,415.100)    2.800   -       
system0/CTS_ccl_a_inv_00402/Y
-     INVX1BA10TH      rise   0.094   0.094   0.093  0.009  (326.300,415.700)    0.800      1    
system0/CTS_ccl_a_inv_00398/A
-     INVX4BA10TH      fall   0.000   0.094   0.076  -      (325.900,404.900)   11.200   -       
system0/CTS_ccl_a_inv_00398/Y
-     INVX4BA10TH      fall   0.060   0.154   0.049  0.022  (326.700,404.900)    0.800      4    
CTS_ccl_inv_00382/A
-     INVX2BA10TH      rise   0.000   0.154   0.056  -      (327.700,404.900)    1.000   -       
CTS_ccl_inv_00382/Y
-     INVX2BA10TH      rise   0.044   0.198   0.047  0.009  (327.900,404.700)    0.400      1    
CTS_ccl_a_inv_00379/A
-     INVX4BA10TH      fall   0.000   0.198   0.038  -      (338.300,407.100)   12.800   -       
CTS_ccl_a_inv_00379/Y
-     INVX4BA10TH      fall   0.098   0.296   0.126  0.066  (339.100,407.100)    0.800      2    
core/cg_clk_cpu/CG1/CK
-     PREICGX9BA10TH   rise   0.004   0.300   0.153  -      (571.300,323.700)  315.600   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX9BA10TH   rise   0.124   0.424   0.055  0.038  (567.900,322.900)    4.200      3    
core/CTS_ccl_inv_00360/A
-     INVX6BA10TH      rise   0.001   0.425   0.055  -      (568.500,388.900)   66.600   -       
core/CTS_ccl_inv_00360/Y
-     INVX6BA10TH      rise   0.068   0.493   0.097  0.064  (568.700,388.700)    0.400      2    
core/CTS_ccl_a_inv_00354/A
-     INVX11BA10TH     fall   0.001   0.494   0.081  -      (578.300,396.900)   17.800   -       
core/CTS_ccl_a_inv_00354/Y
-     INVX11BA10TH     fall   0.093   0.587   0.096  0.135  (578.300,396.500)    0.400     24    
core/g19431/A
-     INVX1BA10TH      rise   0.003   0.590   0.113  -      (620.100,348.900)   89.400   -       
core/g19431/Y
-     INVX1BA10TH      rise   0.128   0.717   0.188  0.019  (620.300,348.300)    0.800      1    
core/cg_insret/CG1/CK
-     PREICGX1BA10TH   fall   0.000   0.718   0.149  -      (668.900,300.300)   96.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 42
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/rf/registers_reg[16][11]/CK
Delay     :  0.871

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.140  0.002  (327.100,417.300)  -            1    
system0/CTS_ccl_a_inv_00402/A
-     INVX1BA10TH      rise   0.000   0.000   0.140  -      (326.500,415.100)    2.800   -       
system0/CTS_ccl_a_inv_00402/Y
-     INVX1BA10TH      rise   0.094   0.094   0.093  0.009  (326.300,415.700)    0.800      1    
system0/CTS_ccl_a_inv_00398/A
-     INVX4BA10TH      fall   0.000   0.094   0.076  -      (325.900,404.900)   11.200   -       
system0/CTS_ccl_a_inv_00398/Y
-     INVX4BA10TH      fall   0.060   0.154   0.049  0.022  (326.700,404.900)    0.800      4    
CTS_ccl_inv_00382/A
-     INVX2BA10TH      rise   0.000   0.154   0.056  -      (327.700,404.900)    1.000   -       
CTS_ccl_inv_00382/Y
-     INVX2BA10TH      rise   0.044   0.198   0.047  0.009  (327.900,404.700)    0.400      1    
CTS_ccl_a_inv_00379/A
-     INVX4BA10TH      fall   0.000   0.198   0.038  -      (338.300,407.100)   12.800   -       
CTS_ccl_a_inv_00379/Y
-     INVX4BA10TH      fall   0.098   0.296   0.126  0.066  (339.100,407.100)    0.800      2    
core/cg_clk_cpu/CG1/CK
-     PREICGX9BA10TH   rise   0.004   0.300   0.153  -      (571.300,323.700)  315.600   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX9BA10TH   rise   0.124   0.424   0.055  0.038  (567.900,322.900)    4.200      3    
core/CTS_ccl_inv_00360/A
-     INVX6BA10TH      rise   0.001   0.425   0.055  -      (568.500,388.900)   66.600   -       
core/CTS_ccl_inv_00360/Y
-     INVX6BA10TH      rise   0.068   0.493   0.097  0.064  (568.700,388.700)    0.400      2    
core/CTS_ccl_a_inv_00354/A
-     INVX11BA10TH     fall   0.001   0.494   0.081  -      (578.300,396.900)   17.800   -       
core/CTS_ccl_a_inv_00354/Y
-     INVX11BA10TH     fall   0.093   0.587   0.096  0.135  (578.300,396.500)    0.400     24    
core/datapath_inst/rf/RC_CG_HIER_INST75/RC_CGIC_INST/CK
-     PREICGX2BA10TH   rise   0.002   0.588   0.113  -      (614.700,391.700)   41.200   -       
core/datapath_inst/rf/RC_CG_HIER_INST75/RC_CGIC_INST/ECK
-     PREICGX2BA10TH   rise   0.280   0.869   0.330  0.073  (611.900,390.900)    3.600     32    
core/datapath_inst/rf/registers_reg[16][11]/CK
-     DFFRPQX1MA10TH   rise   0.002   0.871   0.330  -      (613.100,483.300)   93.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 43
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/cg_insret/CG1/CK
Delay     :  0.731

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.171  0.002  (327.100,417.300)  -            1    
system0/CTS_ccl_a_inv_00402/A
-     INVX1BA10TH      rise   0.000   0.000   0.171  -      (326.500,415.100)    2.800   -       
system0/CTS_ccl_a_inv_00402/Y
-     INVX1BA10TH      rise   0.105   0.105   0.093  0.009  (326.300,415.700)    0.800      1    
system0/CTS_ccl_a_inv_00398/A
-     INVX4BA10TH      fall   0.000   0.105   0.081  -      (325.900,404.900)   11.200   -       
system0/CTS_ccl_a_inv_00398/Y
-     INVX4BA10TH      fall   0.061   0.166   0.049  0.022  (326.700,404.900)    0.800      4    
CTS_ccl_inv_00382/A
-     INVX2BA10TH      rise   0.000   0.166   0.057  -      (327.700,404.900)    1.000   -       
CTS_ccl_inv_00382/Y
-     INVX2BA10TH      rise   0.045   0.211   0.047  0.009  (327.900,404.700)    0.400      1    
CTS_ccl_a_inv_00379/A
-     INVX4BA10TH      fall   0.000   0.211   0.038  -      (338.300,407.100)   12.800   -       
CTS_ccl_a_inv_00379/Y
-     INVX4BA10TH      fall   0.098   0.309   0.126  0.066  (339.100,407.100)    0.800      2    
core/cg_clk_cpu/CG1/CK
-     PREICGX9BA10TH   rise   0.004   0.313   0.153  -      (571.300,323.700)  315.600   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX9BA10TH   rise   0.124   0.437   0.055  0.038  (567.900,322.900)    4.200      3    
core/CTS_ccl_inv_00360/A
-     INVX6BA10TH      rise   0.001   0.438   0.055  -      (568.500,388.900)   66.600   -       
core/CTS_ccl_inv_00360/Y
-     INVX6BA10TH      rise   0.068   0.506   0.097  0.064  (568.700,388.700)    0.400      2    
core/CTS_ccl_a_inv_00354/A
-     INVX11BA10TH     fall   0.001   0.507   0.081  -      (578.300,396.900)   17.800   -       
core/CTS_ccl_a_inv_00354/Y
-     INVX11BA10TH     fall   0.093   0.600   0.096  0.135  (578.300,396.500)    0.400     24    
core/g19431/A
-     INVX1BA10TH      rise   0.003   0.603   0.113  -      (620.100,348.900)   89.400   -       
core/g19431/Y
-     INVX1BA10TH      rise   0.128   0.730   0.188  0.019  (620.300,348.300)    0.800      1    
core/cg_insret/CG1/CK
-     PREICGX1BA10TH   fall   0.001   0.731   0.149  -      (668.900,300.300)   96.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 44
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : timer1/timer_value_reg[28]/CK
Delay     :  0.885

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.171  0.002  (327.100,417.300)  -            1    
system0/CTS_ccl_a_inv_00402/A
-     INVX1BA10TH      rise   0.000   0.000   0.171  -      (326.500,415.100)    2.800   -       
system0/CTS_ccl_a_inv_00402/Y
-     INVX1BA10TH      rise   0.105   0.105   0.093  0.009  (326.300,415.700)    0.800      1    
system0/CTS_ccl_a_inv_00398/A
-     INVX4BA10TH      fall   0.000   0.105   0.081  -      (325.900,404.900)   11.200   -       
system0/CTS_ccl_a_inv_00398/Y
-     INVX4BA10TH      fall   0.061   0.166   0.049  0.022  (326.700,404.900)    0.800      4    
timer1/clk_mux/MuxGen[1].CG1/CK
-     PREICGX3BA10TH   rise   0.000   0.166   0.057  -      (326.700,387.700)   17.200   -       
timer1/clk_mux/MuxGen[1].CG1/ECK
-     PREICGX3BA10TH   rise   0.139   0.305   0.112  0.033  (329.300,387.300)    3.000      1    
timer1/clk_mux/g130/A
-     OR4X0P7MA10TH    rise   0.001   0.307   0.112  -      (504.500,388.900)  176.800   -       
timer1/clk_mux/g130/Y
-     OR4X0P7MA10TH    rise   0.121   0.427   0.072  0.002  (505.100,388.500)    1.000      1    
timer1/CTS_cid_inv_00841/A
-     INVX1BA10TH      rise   0.000   0.427   0.072  -      (507.100,388.900)    2.400   -       
timer1/CTS_cid_inv_00841/Y
-     INVX1BA10TH      rise   0.058   0.485   0.064  0.006  (507.300,388.300)    0.800      1    
timer1/CTS_cid_inv_00840/A
-     INVX3BA10TH      fall   0.000   0.485   0.051  -      (507.100,384.900)    3.600   -       
timer1/CTS_cid_inv_00840/Y
-     INVX3BA10TH      fall   0.050   0.535   0.044  0.015  (507.100,384.500)    0.400      1    
timer1/CTS_ccl_a_inv_00107/A
-     INVX9BA10TH      rise   0.000   0.535   0.052  -      (505.300,384.900)    2.200   -       
timer1/CTS_ccl_a_inv_00107/Y
-     INVX9BA10TH      rise   0.054   0.589   0.072  0.066  (505.100,384.700)    0.400      1    
timer1/CTS_ccl_a_inv_00103/A
-     INVX9BA10TH      fall   0.005   0.594   0.061  -      (202.100,360.900)  326.800   -       
timer1/CTS_ccl_a_inv_00103/Y
-     INVX9BA10TH      fall   0.037   0.631   0.028  0.019  (202.300,360.700)    0.400      2    
timer1/clock_gate_timer/CG1/CK
-     PREICGX13BA10TH  rise   0.000   0.631   0.029  -      (197.300,336.300)   29.400   -       
timer1/clock_gate_timer/CG1/ECK
-     PREICGX13BA10TH  rise   0.068   0.700   0.031  0.015  (201.100,337.100)    4.600      1    
timer1/g11902/A0
-     AOI2XB1X8MA10TH  rise   0.000   0.700   0.031  -      (200.100,328.900)    9.200   -       
timer1/g11902/Y
-     AOI2XB1X8MA10TH  rise   0.040   0.740   0.053  0.013  (199.700,328.300)    1.000      1    
timer1/g11799/A1
-     OAI21X8MA10TH    fall   0.000   0.740   0.044  -      (198.900,332.900)    5.400   -       
timer1/g11799/Y
-     OAI21X8MA10TH    fall   0.144   0.884   0.125  0.074  (200.900,333.100)    2.200     38    
timer1/timer_value_reg[28]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.885   0.196  -      (245.700,356.900)   68.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 45
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
Delay     :  0.269

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH   rise   -       0.000   0.050  0.002  (327.100,417.300)  -            1    
system0/CTS_ccl_a_inv_00402/A
-     INVX1BA10TH       rise   0.000   0.000   0.050  -      (326.500,415.100)    2.800   -       
system0/CTS_ccl_a_inv_00402/Y
-     INVX1BA10TH       rise   0.031   0.031   0.043  0.009  (326.300,415.700)    0.800      1    
system0/CTS_ccl_a_inv_00398/A
-     INVX4BA10TH       fall   0.000   0.031   0.035  -      (325.900,404.900)   11.200   -       
system0/CTS_ccl_a_inv_00398/Y
-     INVX4BA10TH       fall   0.023   0.054   0.024  0.021  (326.700,404.900)    0.800      4    
CTS_ccl_inv_00382/A
-     INVX2BA10TH       rise   0.000   0.054   0.026  -      (327.700,404.900)    1.000   -       
CTS_ccl_inv_00382/Y
-     INVX2BA10TH       rise   0.017   0.071   0.022  0.009  (327.900,404.700)    0.400      1    
CTS_ccl_a_inv_00379/A
-     INVX4BA10TH       fall   0.000   0.071   0.018  -      (338.300,407.100)   12.800   -       
CTS_ccl_a_inv_00379/Y
-     INVX4BA10TH       fall   0.040   0.111   0.054  0.065  (339.100,407.100)    0.800      2    
CTS_ccl_inv_00376/A
-     INVX2BA10TH       rise   0.000   0.111   0.067  -      (337.700,420.900)   15.200   -       
CTS_ccl_inv_00376/Y
-     INVX2BA10TH       rise   0.036   0.147   0.046  0.021  (337.500,420.700)    0.400      1    
CTS_ccl_a_inv_00373/A
-     INVX7P5BA10TH     fall   0.000   0.147   0.041  -      (336.900,384.900)   36.400   -       
CTS_ccl_a_inv_00373/Y
-     INVX7P5BA10TH     fall   0.045   0.192   0.063  0.137  (336.900,385.100)    0.200     12    
core/irq_handler_inst/RC_CG_HIER_INST92/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.006   0.198   0.078  -      (392.300,292.300)  148.200   -       
core/irq_handler_inst/RC_CG_HIER_INST92/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.071   0.269   0.067  0.008  (394.900,292.500)    2.800      3    
core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-     DFFSQX1MA10TH     rise   0.000   0.269   0.067  -      (402.100,280.700)   19.000   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 46
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/mainalu/divider/R_unsigned_reg[14]/CK
Delay     :  0.344

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.050  0.002  (327.100,417.300)   -            1    
system0/CTS_ccl_a_inv_00402/A
-     INVX1BA10TH      rise   0.000   0.000   0.050  -      (326.500,415.100)     2.800   -       
system0/CTS_ccl_a_inv_00402/Y
-     INVX1BA10TH      rise   0.031   0.031   0.043  0.009  (326.300,415.700)     0.800      1    
system0/CTS_ccl_a_inv_00398/A
-     INVX4BA10TH      fall   0.000   0.031   0.035  -      (325.900,404.900)    11.200   -       
system0/CTS_ccl_a_inv_00398/Y
-     INVX4BA10TH      fall   0.023   0.054   0.024  0.021  (326.700,404.900)     0.800      4    
CTS_ccl_inv_00382/A
-     INVX2BA10TH      rise   0.000   0.054   0.026  -      (327.700,404.900)     1.000   -       
CTS_ccl_inv_00382/Y
-     INVX2BA10TH      rise   0.017   0.071   0.022  0.009  (327.900,404.700)     0.400      1    
CTS_ccl_a_inv_00379/A
-     INVX4BA10TH      fall   0.000   0.071   0.018  -      (338.300,407.100)    12.800   -       
CTS_ccl_a_inv_00379/Y
-     INVX4BA10TH      fall   0.040   0.111   0.054  0.065  (339.100,407.100)     0.800      2    
core/cg_clk_cpu/CG1/CK
-     PREICGX9BA10TH   rise   0.003   0.114   0.067  -      (571.300,323.700)   315.600   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX9BA10TH   rise   0.044   0.158   0.026  0.039  (567.900,322.900)     4.200      3    
core/CTS_ccl_inv_00360/A
-     INVX6BA10TH      rise   0.001   0.159   0.026  -      (568.500,388.900)    66.600   -       
core/CTS_ccl_inv_00360/Y
-     INVX6BA10TH      rise   0.029   0.188   0.046  0.067  (568.700,388.700)     0.400      2    
core/CTS_ccl_a_inv_00356/A
-     INVX13BA10TH     fall   0.002   0.190   0.038  -      (715.900,388.900)   147.400   -       
core/CTS_ccl_a_inv_00356/Y
-     INVX13BA10TH     fall   0.037   0.227   0.048  0.174  (715.900,388.500)     0.400     28    
core/datapath_inst/mainalu/divider/RC_CG_HIER_INST57/RC_CGIC_INST/CK
-     PREICGX2BA10TH   rise   0.008   0.235   0.057  -      (996.900,383.700)   285.800   -       
core/datapath_inst/mainalu/divider/RC_CG_HIER_INST57/RC_CGIC_INST/ECK
-     PREICGX2BA10TH   rise   0.108   0.343   0.136  0.066  (994.100,382.900)     3.600     32    
core/datapath_inst/mainalu/divider/R_unsigned_reg[14]/CK
-     DFFRPQX1MA10TH   rise   0.001   0.344   0.136  -      (1052.500,371.300)   70.000   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 47
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
Delay     :  0.274

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH   rise   -       0.000   0.064  0.002  (327.100,417.300)  -            1    
system0/CTS_ccl_a_inv_00402/A
-     INVX1BA10TH       rise   0.000   0.000   0.064  -      (326.500,415.100)    2.800   -       
system0/CTS_ccl_a_inv_00402/Y
-     INVX1BA10TH       rise   0.034   0.034   0.043  0.009  (326.300,415.700)    0.800      1    
system0/CTS_ccl_a_inv_00398/A
-     INVX4BA10TH       fall   0.000   0.034   0.038  -      (325.900,404.900)   11.200   -       
system0/CTS_ccl_a_inv_00398/Y
-     INVX4BA10TH       fall   0.023   0.057   0.024  0.021  (326.700,404.900)    0.800      4    
CTS_ccl_inv_00382/A
-     INVX2BA10TH       rise   0.000   0.058   0.027  -      (327.700,404.900)    1.000   -       
CTS_ccl_inv_00382/Y
-     INVX2BA10TH       rise   0.017   0.075   0.022  0.009  (327.900,404.700)    0.400      1    
CTS_ccl_a_inv_00379/A
-     INVX4BA10TH       fall   0.000   0.075   0.019  -      (338.300,407.100)   12.800   -       
CTS_ccl_a_inv_00379/Y
-     INVX4BA10TH       fall   0.041   0.115   0.054  0.065  (339.100,407.100)    0.800      2    
CTS_ccl_inv_00376/A
-     INVX2BA10TH       rise   0.000   0.115   0.067  -      (337.700,420.900)   15.200   -       
CTS_ccl_inv_00376/Y
-     INVX2BA10TH       rise   0.036   0.151   0.046  0.021  (337.500,420.700)    0.400      1    
CTS_ccl_a_inv_00373/A
-     INVX7P5BA10TH     fall   0.000   0.152   0.041  -      (336.900,384.900)   36.400   -       
CTS_ccl_a_inv_00373/Y
-     INVX7P5BA10TH     fall   0.045   0.196   0.063  0.137  (336.900,385.100)    0.200     12    
core/irq_handler_inst/RC_CG_HIER_INST92/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.006   0.202   0.078  -      (392.300,292.300)  148.200   -       
core/irq_handler_inst/RC_CG_HIER_INST92/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.071   0.274   0.067  0.008  (394.900,292.500)    2.800      3    
core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-     DFFSQX1MA10TH     rise   0.000   0.274   0.067  -      (402.100,280.700)   19.000   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 48
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/mainalu/divider/R_unsigned_reg[14]/CK
Delay     :  0.348

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.064  0.002  (327.100,417.300)   -            1    
system0/CTS_ccl_a_inv_00402/A
-     INVX1BA10TH      rise   0.000   0.000   0.064  -      (326.500,415.100)     2.800   -       
system0/CTS_ccl_a_inv_00402/Y
-     INVX1BA10TH      rise   0.034   0.034   0.043  0.009  (326.300,415.700)     0.800      1    
system0/CTS_ccl_a_inv_00398/A
-     INVX4BA10TH      fall   0.000   0.034   0.038  -      (325.900,404.900)    11.200   -       
system0/CTS_ccl_a_inv_00398/Y
-     INVX4BA10TH      fall   0.023   0.057   0.024  0.021  (326.700,404.900)     0.800      4    
CTS_ccl_inv_00382/A
-     INVX2BA10TH      rise   0.000   0.058   0.027  -      (327.700,404.900)     1.000   -       
CTS_ccl_inv_00382/Y
-     INVX2BA10TH      rise   0.017   0.075   0.022  0.009  (327.900,404.700)     0.400      1    
CTS_ccl_a_inv_00379/A
-     INVX4BA10TH      fall   0.000   0.075   0.019  -      (338.300,407.100)    12.800   -       
CTS_ccl_a_inv_00379/Y
-     INVX4BA10TH      fall   0.041   0.115   0.054  0.065  (339.100,407.100)     0.800      2    
core/cg_clk_cpu/CG1/CK
-     PREICGX9BA10TH   rise   0.003   0.119   0.067  -      (571.300,323.700)   315.600   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX9BA10TH   rise   0.044   0.163   0.026  0.039  (567.900,322.900)     4.200      3    
core/CTS_ccl_inv_00360/A
-     INVX6BA10TH      rise   0.001   0.164   0.026  -      (568.500,388.900)    66.600   -       
core/CTS_ccl_inv_00360/Y
-     INVX6BA10TH      rise   0.029   0.192   0.046  0.067  (568.700,388.700)     0.400      2    
core/CTS_ccl_a_inv_00356/A
-     INVX13BA10TH     fall   0.002   0.194   0.038  -      (715.900,388.900)   147.400   -       
core/CTS_ccl_a_inv_00356/Y
-     INVX13BA10TH     fall   0.037   0.232   0.048  0.174  (715.900,388.500)     0.400     28    
core/datapath_inst/mainalu/divider/RC_CG_HIER_INST57/RC_CGIC_INST/CK
-     PREICGX2BA10TH   rise   0.008   0.240   0.057  -      (996.900,383.700)   285.800   -       
core/datapath_inst/mainalu/divider/RC_CG_HIER_INST57/RC_CGIC_INST/ECK
-     PREICGX2BA10TH   rise   0.108   0.347   0.136  0.066  (994.100,382.900)     3.600     32    
core/datapath_inst/mainalu/divider/R_unsigned_reg[14]/CK
-     DFFRPQX1MA10TH   rise   0.001   0.348   0.136  -      (1052.500,371.300)   70.000   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 49
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : spi1/baud_counter_reg[0]/CK
Delay     :  0.648

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH    rise   -       0.000   0.060  0.004  (310.100,419.700)  -           1     
system0/CTS_ccl_a_inv_00249/A
-     INVX2BA10TH       rise   0.000   0.000   0.060  -      (310.300,416.900)    3.000   -       
system0/CTS_ccl_a_inv_00249/Y
-     INVX2BA10TH       rise   0.042   0.042   0.040  0.007  (310.500,416.700)    0.400     1     
system0/CTS_ccl_a_inv_00245/A
-     INVX4BA10TH       fall   0.000   0.042   0.033  -      (308.500,416.900)    2.200   -       
system0/CTS_ccl_a_inv_00245/Y
-     INVX4BA10TH       fall   0.045   0.087   0.046  0.023  (309.300,416.900)    0.800     4     
CTS_ccl_inv_00242/A
-     INVX2BA10TH       rise   0.000   0.087   0.056  -      (311.900,416.900)    2.600   -       
CTS_ccl_inv_00242/Y
-     INVX2BA10TH       rise   0.040   0.127   0.038  0.007  (311.700,416.700)    0.400     1     
CTS_ccl_a_inv_00239/A
-     INVX3BA10TH       fall   0.000   0.127   0.031  -      (306.300,420.900)    9.600   -       
CTS_ccl_a_inv_00239/Y
-     INVX3BA10TH       fall   0.035   0.163   0.033  0.011  (306.300,420.500)    0.400     1     
CTS_ccl_a_inv_00236/A
-     INVX6BA10TH       rise   0.000   0.163   0.040  -      (308.100,420.900)    2.200   -       
CTS_ccl_a_inv_00236/Y
-     INVX6BA10TH       rise   0.044   0.207   0.057  0.035  (308.300,420.700)    0.400     2     
CTS_ccl_a_inv_00228/A
-     INVX7P5BA10TH     fall   0.000   0.207   0.047  -      (308.100,443.100)   22.600   -       
CTS_ccl_a_inv_00228/Y
-     INVX7P5BA10TH     fall   0.064   0.271   0.068  0.064  (308.100,442.900)    0.200     4     
CTS_ccl_a_inv_00225/A
-     INVX4BA10TH       rise   0.000   0.271   0.081  -      (304.500,440.900)    5.600   -       
CTS_ccl_a_inv_00225/Y
-     INVX4BA10TH       rise   0.131   0.402   0.212  0.094  (305.300,440.900)    0.800     6     
spi1/cg_clk_baud_src/CG1/CK
-     PREICGX1BA10TH    fall   0.001   0.403   0.176  -      (233.300,396.300)  116.600   -       
spi1/cg_clk_baud_src/CG1/ECK
-     PREICGX1BA10TH    fall   0.164   0.568   0.074  0.007  (235.900,396.300)    2.600     2     
spi1/CTS_cci_inv_00006/A
-     INVX1BA10TH       fall   0.000   0.568   0.074  -      (230.700,400.900)    9.800   -       
spi1/CTS_cci_inv_00006/Y
-     INVX1BA10TH       fall   0.050   0.618   0.037  0.003  (230.500,400.300)    0.800     1     
spi1/CTS_ccl_a_inv_00003/A
-     INVX1BA10TH       rise   0.000   0.618   0.041  -      (230.100,404.900)    5.000   -       
spi1/CTS_ccl_a_inv_00003/Y
-     INVX1BA10TH       rise   0.030   0.648   0.029  0.002  (229.900,404.300)    0.800     1     
spi1/baud_counter_reg[0]/CK
-     SDFFRPQNX1MA10TH  fall   0.000   0.648   0.023  -      (228.500,403.100)    2.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 50
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : afe0/adc_fsm/fsm/state_reg[0]/CK
Delay     :  0.803

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH    rise   -       0.000   0.060  0.004  (310.100,419.700)  -           1     
system0/CTS_ccl_a_inv_00249/A
-     INVX2BA10TH       rise   0.000   0.000   0.060  -      (310.300,416.900)    3.000   -       
system0/CTS_ccl_a_inv_00249/Y
-     INVX2BA10TH       rise   0.042   0.042   0.040  0.007  (310.500,416.700)    0.400     1     
system0/CTS_ccl_a_inv_00245/A
-     INVX4BA10TH       fall   0.000   0.042   0.033  -      (308.500,416.900)    2.200   -       
system0/CTS_ccl_a_inv_00245/Y
-     INVX4BA10TH       fall   0.045   0.087   0.046  0.023  (309.300,416.900)    0.800     4     
CTS_ccl_inv_00242/A
-     INVX2BA10TH       rise   0.000   0.087   0.056  -      (311.900,416.900)    2.600   -       
CTS_ccl_inv_00242/Y
-     INVX2BA10TH       rise   0.040   0.127   0.038  0.007  (311.700,416.700)    0.400     1     
CTS_ccl_a_inv_00239/A
-     INVX3BA10TH       fall   0.000   0.127   0.031  -      (306.300,420.900)    9.600   -       
CTS_ccl_a_inv_00239/Y
-     INVX3BA10TH       fall   0.035   0.163   0.033  0.011  (306.300,420.500)    0.400     1     
CTS_ccl_a_inv_00236/A
-     INVX6BA10TH       rise   0.000   0.163   0.040  -      (308.100,420.900)    2.200   -       
CTS_ccl_a_inv_00236/Y
-     INVX6BA10TH       rise   0.044   0.207   0.057  0.035  (308.300,420.700)    0.400     2     
CTS_ccl_a_inv_00228/A
-     INVX7P5BA10TH     fall   0.000   0.207   0.047  -      (308.100,443.100)   22.600   -       
CTS_ccl_a_inv_00228/Y
-     INVX7P5BA10TH     fall   0.064   0.271   0.068  0.064  (308.100,442.900)    0.200     4     
afe0/cg_clk_afe/CG1/CK
-     PREICGX0P5BA10TH  rise   0.003   0.273   0.081  -      (556.100,472.300)  277.400   -       
afe0/cg_clk_afe/CG1/ECK
-     PREICGX0P5BA10TH  rise   0.157   0.431   0.113  0.005  (558.700,472.500)    2.800     1     
afe0/adc_fsm/cg_dsadc/CG1/CK
-     PREICGX2BA10TH    rise   0.000   0.431   0.113  -      (561.900,476.300)    7.000   -       
afe0/adc_fsm/cg_dsadc/CG1/ECK
-     PREICGX2BA10TH    rise   0.127   0.557   0.060  0.008  (564.700,477.100)    3.600     2     
CTS_cci_inv_00209/A
-     INVX2BA10TH       rise   0.000   0.557   0.060  -      (562.100,484.900)   10.400   -       
CTS_cci_inv_00209/Y
-     INVX2BA10TH       rise   0.047   0.604   0.049  0.009  (561.900,484.700)    0.400     2     
afe0/adc_fsm/CTS_ccl_a_inv_00204/A
-     INVX2BA10TH       fall   0.000   0.604   0.040  -      (557.700,488.900)    8.400   -       
afe0/adc_fsm/CTS_ccl_a_inv_00204/Y
-     INVX2BA10TH       fall   0.048   0.651   0.044  0.011  (557.900,488.700)    0.400     2     
afe0/adc_fsm/fsm/RC_CG_HIER_INST36/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.000   0.651   0.055  -      (570.300,488.300)   12.800   -       
afe0/adc_fsm/fsm/RC_CG_HIER_INST36/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.151   0.803   0.116  0.005  (572.900,488.500)    2.800     3     
afe0/adc_fsm/fsm/state_reg[0]/CK
-     DFFRPQX1MA10TH    rise   0.000   0.803   0.116  -      (575.300,491.300)    5.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 51
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : spi1/baud_counter_reg[0]/CK
Delay     :  0.650

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH    rise   -       0.000   0.060  0.004  (310.100,419.700)  -           1     
system0/CTS_ccl_a_inv_00249/A
-     INVX2BA10TH       rise   0.000   0.000   0.060  -      (310.300,416.900)    3.000   -       
system0/CTS_ccl_a_inv_00249/Y
-     INVX2BA10TH       rise   0.042   0.042   0.040  0.007  (310.500,416.700)    0.400     1     
system0/CTS_ccl_a_inv_00245/A
-     INVX4BA10TH       fall   0.000   0.042   0.033  -      (308.500,416.900)    2.200   -       
system0/CTS_ccl_a_inv_00245/Y
-     INVX4BA10TH       fall   0.045   0.088   0.046  0.023  (309.300,416.900)    0.800     4     
CTS_ccl_inv_00242/A
-     INVX2BA10TH       rise   0.000   0.088   0.056  -      (311.900,416.900)    2.600   -       
CTS_ccl_inv_00242/Y
-     INVX2BA10TH       rise   0.040   0.128   0.038  0.007  (311.700,416.700)    0.400     1     
CTS_ccl_a_inv_00239/A
-     INVX3BA10TH       fall   0.000   0.128   0.031  -      (306.300,420.900)    9.600   -       
CTS_ccl_a_inv_00239/Y
-     INVX3BA10TH       fall   0.035   0.163   0.033  0.011  (306.300,420.500)    0.400     1     
CTS_ccl_a_inv_00236/A
-     INVX6BA10TH       rise   0.000   0.163   0.040  -      (308.100,420.900)    2.200   -       
CTS_ccl_a_inv_00236/Y
-     INVX6BA10TH       rise   0.044   0.207   0.057  0.035  (308.300,420.700)    0.400     2     
CTS_ccl_a_inv_00228/A
-     INVX7P5BA10TH     fall   0.001   0.208   0.047  -      (308.100,443.100)   22.600   -       
CTS_ccl_a_inv_00228/Y
-     INVX7P5BA10TH     fall   0.064   0.272   0.068  0.064  (308.100,442.900)    0.200     4     
CTS_ccl_a_inv_00225/A
-     INVX4BA10TH       rise   0.000   0.272   0.081  -      (304.500,440.900)    5.600   -       
CTS_ccl_a_inv_00225/Y
-     INVX4BA10TH       rise   0.131   0.403   0.212  0.094  (305.300,440.900)    0.800     6     
spi1/cg_clk_baud_src/CG1/CK
-     PREICGX1BA10TH    fall   0.001   0.404   0.176  -      (233.300,396.300)  116.600   -       
spi1/cg_clk_baud_src/CG1/ECK
-     PREICGX1BA10TH    fall   0.164   0.569   0.076  0.007  (235.900,396.300)    2.600     2     
spi1/CTS_cci_inv_00006/A
-     INVX1BA10TH       fall   0.000   0.569   0.076  -      (230.700,400.900)    9.800   -       
spi1/CTS_cci_inv_00006/Y
-     INVX1BA10TH       fall   0.051   0.619   0.037  0.003  (230.500,400.300)    0.800     1     
spi1/CTS_ccl_a_inv_00003/A
-     INVX1BA10TH       rise   0.000   0.619   0.041  -      (230.100,404.900)    5.000   -       
spi1/CTS_ccl_a_inv_00003/Y
-     INVX1BA10TH       rise   0.030   0.650   0.029  0.002  (229.900,404.300)    0.800     1     
spi1/baud_counter_reg[0]/CK
-     SDFFRPQNX1MA10TH  fall   0.000   0.650   0.023  -      (228.500,403.100)    2.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 52
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : afe0/adc_fsm/fsm/state_reg[0]/CK
Delay     :  0.804

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH    rise   -       0.000   0.060  0.004  (310.100,419.700)  -           1     
system0/CTS_ccl_a_inv_00249/A
-     INVX2BA10TH       rise   0.000   0.000   0.060  -      (310.300,416.900)    3.000   -       
system0/CTS_ccl_a_inv_00249/Y
-     INVX2BA10TH       rise   0.042   0.042   0.040  0.007  (310.500,416.700)    0.400     1     
system0/CTS_ccl_a_inv_00245/A
-     INVX4BA10TH       fall   0.000   0.042   0.033  -      (308.500,416.900)    2.200   -       
system0/CTS_ccl_a_inv_00245/Y
-     INVX4BA10TH       fall   0.045   0.088   0.046  0.023  (309.300,416.900)    0.800     4     
CTS_ccl_inv_00242/A
-     INVX2BA10TH       rise   0.000   0.088   0.056  -      (311.900,416.900)    2.600   -       
CTS_ccl_inv_00242/Y
-     INVX2BA10TH       rise   0.040   0.128   0.038  0.007  (311.700,416.700)    0.400     1     
CTS_ccl_a_inv_00239/A
-     INVX3BA10TH       fall   0.000   0.128   0.031  -      (306.300,420.900)    9.600   -       
CTS_ccl_a_inv_00239/Y
-     INVX3BA10TH       fall   0.035   0.163   0.033  0.011  (306.300,420.500)    0.400     1     
CTS_ccl_a_inv_00236/A
-     INVX6BA10TH       rise   0.000   0.163   0.040  -      (308.100,420.900)    2.200   -       
CTS_ccl_a_inv_00236/Y
-     INVX6BA10TH       rise   0.044   0.207   0.057  0.035  (308.300,420.700)    0.400     2     
CTS_ccl_a_inv_00228/A
-     INVX7P5BA10TH     fall   0.001   0.208   0.047  -      (308.100,443.100)   22.600   -       
CTS_ccl_a_inv_00228/Y
-     INVX7P5BA10TH     fall   0.064   0.272   0.068  0.064  (308.100,442.900)    0.200     4     
afe0/cg_clk_afe/CG1/CK
-     PREICGX0P5BA10TH  rise   0.003   0.274   0.081  -      (556.100,472.300)  277.400   -       
afe0/cg_clk_afe/CG1/ECK
-     PREICGX0P5BA10TH  rise   0.157   0.432   0.113  0.005  (558.700,472.500)    2.800     1     
afe0/adc_fsm/cg_dsadc/CG1/CK
-     PREICGX2BA10TH    rise   0.000   0.432   0.113  -      (561.900,476.300)    7.000   -       
afe0/adc_fsm/cg_dsadc/CG1/ECK
-     PREICGX2BA10TH    rise   0.127   0.558   0.060  0.008  (564.700,477.100)    3.600     2     
CTS_cci_inv_00209/A
-     INVX2BA10TH       rise   0.000   0.558   0.060  -      (562.100,484.900)   10.400   -       
CTS_cci_inv_00209/Y
-     INVX2BA10TH       rise   0.047   0.605   0.049  0.009  (561.900,484.700)    0.400     2     
afe0/adc_fsm/CTS_ccl_a_inv_00204/A
-     INVX2BA10TH       fall   0.000   0.605   0.040  -      (557.700,488.900)    8.400   -       
afe0/adc_fsm/CTS_ccl_a_inv_00204/Y
-     INVX2BA10TH       fall   0.048   0.652   0.044  0.011  (557.900,488.700)    0.400     2     
afe0/adc_fsm/fsm/RC_CG_HIER_INST36/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.000   0.652   0.055  -      (570.300,488.300)   12.800   -       
afe0/adc_fsm/fsm/RC_CG_HIER_INST36/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.151   0.804   0.116  0.005  (572.900,488.500)    2.800     3     
afe0/adc_fsm/fsm/state_reg[0]/CK
-     DFFRPQX1MA10TH    rise   0.000   0.804   0.116  -      (575.300,491.300)    5.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 53
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : spi1/baud_counter_reg[0]/CK
Delay     :  0.241

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH    rise   -       0.000   0.027  0.004  (310.100,419.700)  -           1     
system0/CTS_ccl_a_inv_00249/A
-     INVX2BA10TH       rise   0.000   0.000   0.027  -      (310.300,416.900)    3.000   -       
system0/CTS_ccl_a_inv_00249/Y
-     INVX2BA10TH       rise   0.015   0.015   0.018  0.007  (310.500,416.700)    0.400     1     
system0/CTS_ccl_a_inv_00245/A
-     INVX4BA10TH       fall   0.000   0.015   0.016  -      (308.500,416.900)    2.200   -       
system0/CTS_ccl_a_inv_00245/Y
-     INVX4BA10TH       fall   0.018   0.034   0.019  0.022  (309.300,416.900)    0.800     4     
CTS_ccl_inv_00242/A
-     INVX2BA10TH       rise   0.000   0.034   0.023  -      (311.900,416.900)    2.600   -       
CTS_ccl_inv_00242/Y
-     INVX2BA10TH       rise   0.014   0.048   0.017  0.007  (311.700,416.700)    0.400     1     
CTS_ccl_a_inv_00239/A
-     INVX3BA10TH       fall   0.000   0.048   0.015  -      (306.300,420.900)    9.600   -       
CTS_ccl_a_inv_00239/Y
-     INVX3BA10TH       fall   0.015   0.062   0.015  0.011  (306.300,420.500)    0.400     1     
CTS_ccl_a_inv_00236/A
-     INVX6BA10TH       rise   0.000   0.062   0.018  -      (308.100,420.900)    2.200   -       
CTS_ccl_a_inv_00236/Y
-     INVX6BA10TH       rise   0.018   0.080   0.025  0.036  (308.300,420.700)    0.400     2     
CTS_ccl_a_inv_00228/A
-     INVX7P5BA10TH     fall   0.000   0.080   0.021  -      (308.100,443.100)   22.600   -       
CTS_ccl_a_inv_00228/Y
-     INVX7P5BA10TH     fall   0.025   0.106   0.030  0.063  (308.100,442.900)    0.200     4     
CTS_ccl_a_inv_00225/A
-     INVX4BA10TH       rise   0.000   0.106   0.036  -      (304.500,440.900)    5.600   -       
CTS_ccl_a_inv_00225/Y
-     INVX4BA10TH       rise   0.052   0.158   0.093  0.093  (305.300,440.900)    0.800     6     
spi1/cg_clk_baud_src/CG1/CK
-     PREICGX1BA10TH    fall   0.001   0.159   0.076  -      (233.300,396.300)  116.600   -       
spi1/cg_clk_baud_src/CG1/ECK
-     PREICGX1BA10TH    fall   0.053   0.212   0.031  0.007  (235.900,396.300)    2.600     2     
spi1/CTS_cci_inv_00006/A
-     INVX1BA10TH       fall   0.000   0.212   0.031  -      (230.700,400.900)    9.800   -       
spi1/CTS_cci_inv_00006/Y
-     INVX1BA10TH       fall   0.018   0.230   0.019  0.003  (230.500,400.300)    0.800     1     
spi1/CTS_ccl_a_inv_00003/A
-     INVX1BA10TH       rise   0.000   0.230   0.019  -      (230.100,404.900)    5.000   -       
spi1/CTS_ccl_a_inv_00003/Y
-     INVX1BA10TH       rise   0.011   0.241   0.013  0.002  (229.900,404.300)    0.800     1     
spi1/baud_counter_reg[0]/CK
-     SDFFRPQNX1MA10TH  fall   0.000   0.241   0.011  -      (228.500,403.100)    2.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 54
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/CK
Delay     :  0.314

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.027  0.004  (310.100,419.700)  -            1    
system0/CTS_ccl_a_inv_00249/A
-     INVX2BA10TH     rise   0.000   0.000   0.027  -      (310.300,416.900)    3.000   -       
system0/CTS_ccl_a_inv_00249/Y
-     INVX2BA10TH     rise   0.015   0.015   0.018  0.007  (310.500,416.700)    0.400      1    
system0/CTS_ccl_a_inv_00245/A
-     INVX4BA10TH     fall   0.000   0.015   0.016  -      (308.500,416.900)    2.200   -       
system0/CTS_ccl_a_inv_00245/Y
-     INVX4BA10TH     fall   0.018   0.034   0.019  0.022  (309.300,416.900)    0.800      4    
CTS_ccl_inv_00242/A
-     INVX2BA10TH     rise   0.000   0.034   0.023  -      (311.900,416.900)    2.600   -       
CTS_ccl_inv_00242/Y
-     INVX2BA10TH     rise   0.014   0.048   0.017  0.007  (311.700,416.700)    0.400      1    
CTS_ccl_a_inv_00239/A
-     INVX3BA10TH     fall   0.000   0.048   0.015  -      (306.300,420.900)    9.600   -       
CTS_ccl_a_inv_00239/Y
-     INVX3BA10TH     fall   0.015   0.062   0.015  0.011  (306.300,420.500)    0.400      1    
CTS_ccl_a_inv_00236/A
-     INVX6BA10TH     rise   0.000   0.062   0.018  -      (308.100,420.900)    2.200   -       
CTS_ccl_a_inv_00236/Y
-     INVX6BA10TH     rise   0.018   0.080   0.025  0.036  (308.300,420.700)    0.400      2    
CTS_ccl_a_inv_00228/A
-     INVX7P5BA10TH   fall   0.000   0.080   0.021  -      (308.100,443.100)   22.600   -       
CTS_ccl_a_inv_00228/Y
-     INVX7P5BA10TH   fall   0.025   0.106   0.030  0.063  (308.100,442.900)    0.200      4    
CTS_ccl_a_inv_00225/A
-     INVX4BA10TH     rise   0.000   0.106   0.036  -      (304.500,440.900)    5.600   -       
CTS_ccl_a_inv_00225/Y
-     INVX4BA10TH     rise   0.052   0.158   0.093  0.093  (305.300,440.900)    0.800      6    
CTS_ccl_a_inv_00221/A
-     INVX3BA10TH     fall   0.003   0.161   0.076  -      (565.900,440.900)  260.600   -       
CTS_ccl_a_inv_00221/Y
-     INVX3BA10TH     fall   0.035   0.196   0.041  0.020  (565.900,440.500)    0.400      3    
CTS_ccl_inv_00218/A
-     INVX1BA10TH     rise   0.000   0.196   0.041  -      (565.700,448.900)    8.600   -       
CTS_ccl_inv_00218/Y
-     INVX1BA10TH     rise   0.029   0.225   0.042  0.009  (565.900,448.300)    0.800      2    
CTS_ccl_a_inv_00216/A
-     INVX3BA10TH     fall   0.000   0.225   0.033  -      (565.900,452.900)    4.600   -       
CTS_ccl_a_inv_00216/Y
-     INVX3BA10TH     fall   0.082   0.307   0.115  0.105  (565.900,452.500)    0.400     18    
timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/CK
-     DFFSQX1MA10TH   rise   0.007   0.314   0.141  -      (308.300,407.300)  302.800   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 55
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : spi1/baud_counter_reg[0]/CK
Delay     :  0.243

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH    rise   -       0.000   0.027  0.004  (310.100,419.700)  -           1     
system0/CTS_ccl_a_inv_00249/A
-     INVX2BA10TH       rise   0.000   0.000   0.027  -      (310.300,416.900)    3.000   -       
system0/CTS_ccl_a_inv_00249/Y
-     INVX2BA10TH       rise   0.015   0.015   0.018  0.007  (310.500,416.700)    0.400     1     
system0/CTS_ccl_a_inv_00245/A
-     INVX4BA10TH       fall   0.000   0.015   0.016  -      (308.500,416.900)    2.200   -       
system0/CTS_ccl_a_inv_00245/Y
-     INVX4BA10TH       fall   0.018   0.034   0.019  0.022  (309.300,416.900)    0.800     4     
CTS_ccl_inv_00242/A
-     INVX2BA10TH       rise   0.000   0.034   0.023  -      (311.900,416.900)    2.600   -       
CTS_ccl_inv_00242/Y
-     INVX2BA10TH       rise   0.014   0.048   0.017  0.007  (311.700,416.700)    0.400     1     
CTS_ccl_a_inv_00239/A
-     INVX3BA10TH       fall   0.000   0.048   0.015  -      (306.300,420.900)    9.600   -       
CTS_ccl_a_inv_00239/Y
-     INVX3BA10TH       fall   0.015   0.063   0.015  0.011  (306.300,420.500)    0.400     1     
CTS_ccl_a_inv_00236/A
-     INVX6BA10TH       rise   0.000   0.063   0.018  -      (308.100,420.900)    2.200   -       
CTS_ccl_a_inv_00236/Y
-     INVX6BA10TH       rise   0.018   0.081   0.025  0.036  (308.300,420.700)    0.400     2     
CTS_ccl_a_inv_00228/A
-     INVX7P5BA10TH     fall   0.001   0.081   0.021  -      (308.100,443.100)   22.600   -       
CTS_ccl_a_inv_00228/Y
-     INVX7P5BA10TH     fall   0.025   0.107   0.030  0.063  (308.100,442.900)    0.200     4     
CTS_ccl_a_inv_00225/A
-     INVX4BA10TH       rise   0.000   0.107   0.036  -      (304.500,440.900)    5.600   -       
CTS_ccl_a_inv_00225/Y
-     INVX4BA10TH       rise   0.052   0.159   0.093  0.093  (305.300,440.900)    0.800     6     
spi1/cg_clk_baud_src/CG1/CK
-     PREICGX1BA10TH    fall   0.001   0.160   0.076  -      (233.300,396.300)  116.600   -       
spi1/cg_clk_baud_src/CG1/ECK
-     PREICGX1BA10TH    fall   0.053   0.213   0.032  0.007  (235.900,396.300)    2.600     2     
spi1/CTS_cci_inv_00006/A
-     INVX1BA10TH       fall   0.000   0.213   0.032  -      (230.700,400.900)    9.800   -       
spi1/CTS_cci_inv_00006/Y
-     INVX1BA10TH       fall   0.019   0.232   0.019  0.003  (230.500,400.300)    0.800     1     
spi1/CTS_ccl_a_inv_00003/A
-     INVX1BA10TH       rise   0.000   0.232   0.020  -      (230.100,404.900)    5.000   -       
spi1/CTS_ccl_a_inv_00003/Y
-     INVX1BA10TH       rise   0.011   0.243   0.013  0.002  (229.900,404.300)    0.800     1     
spi1/baud_counter_reg[0]/CK
-     SDFFRPQNX1MA10TH  fall   0.000   0.243   0.011  -      (228.500,403.100)    2.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 56
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/CK
Delay     :  0.315

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.027  0.004  (310.100,419.700)  -            1    
system0/CTS_ccl_a_inv_00249/A
-     INVX2BA10TH     rise   0.000   0.000   0.027  -      (310.300,416.900)    3.000   -       
system0/CTS_ccl_a_inv_00249/Y
-     INVX2BA10TH     rise   0.015   0.015   0.018  0.007  (310.500,416.700)    0.400      1    
system0/CTS_ccl_a_inv_00245/A
-     INVX4BA10TH     fall   0.000   0.015   0.016  -      (308.500,416.900)    2.200   -       
system0/CTS_ccl_a_inv_00245/Y
-     INVX4BA10TH     fall   0.018   0.034   0.019  0.022  (309.300,416.900)    0.800      4    
CTS_ccl_inv_00242/A
-     INVX2BA10TH     rise   0.000   0.034   0.023  -      (311.900,416.900)    2.600   -       
CTS_ccl_inv_00242/Y
-     INVX2BA10TH     rise   0.014   0.048   0.017  0.007  (311.700,416.700)    0.400      1    
CTS_ccl_a_inv_00239/A
-     INVX3BA10TH     fall   0.000   0.048   0.015  -      (306.300,420.900)    9.600   -       
CTS_ccl_a_inv_00239/Y
-     INVX3BA10TH     fall   0.015   0.063   0.015  0.011  (306.300,420.500)    0.400      1    
CTS_ccl_a_inv_00236/A
-     INVX6BA10TH     rise   0.000   0.063   0.018  -      (308.100,420.900)    2.200   -       
CTS_ccl_a_inv_00236/Y
-     INVX6BA10TH     rise   0.018   0.081   0.025  0.036  (308.300,420.700)    0.400      2    
CTS_ccl_a_inv_00228/A
-     INVX7P5BA10TH   fall   0.001   0.081   0.021  -      (308.100,443.100)   22.600   -       
CTS_ccl_a_inv_00228/Y
-     INVX7P5BA10TH   fall   0.025   0.107   0.030  0.063  (308.100,442.900)    0.200      4    
CTS_ccl_a_inv_00225/A
-     INVX4BA10TH     rise   0.000   0.107   0.036  -      (304.500,440.900)    5.600   -       
CTS_ccl_a_inv_00225/Y
-     INVX4BA10TH     rise   0.052   0.159   0.093  0.093  (305.300,440.900)    0.800      6    
CTS_ccl_a_inv_00221/A
-     INVX3BA10TH     fall   0.003   0.162   0.076  -      (565.900,440.900)  260.600   -       
CTS_ccl_a_inv_00221/Y
-     INVX3BA10TH     fall   0.035   0.197   0.041  0.020  (565.900,440.500)    0.400      3    
CTS_ccl_inv_00218/A
-     INVX1BA10TH     rise   0.000   0.198   0.041  -      (565.700,448.900)    8.600   -       
CTS_ccl_inv_00218/Y
-     INVX1BA10TH     rise   0.029   0.226   0.042  0.009  (565.900,448.300)    0.800      2    
CTS_ccl_a_inv_00216/A
-     INVX3BA10TH     fall   0.000   0.226   0.033  -      (565.900,452.900)    4.600   -       
CTS_ccl_a_inv_00216/Y
-     INVX3BA10TH     fall   0.082   0.308   0.115  0.105  (565.900,452.500)    0.400     18    
timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/CK
-     DFFSQX1MA10TH   rise   0.007   0.315   0.141  -      (308.300,407.300)  302.800   -       
------------------------------------------------------------------------------------------------------

