

================================================================
== Vitis HLS Report for 'node4'
================================================================
* Date:           Tue Oct  1 18:18:30 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmtree_unbalanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.762 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4119|     4119|  13.716 us|  13.716 us|  4119|  4119|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop22_loop23_loop24  |     4117|     4117|        23|          1|          1|  4096|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      373|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    40|     3688|     2208|    -|
|Memory               |        4|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|       90|    -|
|Register             |        -|     -|     2236|      480|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|    40|     5924|     3151|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U773  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U774  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U775  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U776  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U777  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U778  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U779  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U780  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U781   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U782   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U783   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U784   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U785   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U786   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U787   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U788   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  40| 3688| 2208|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v74_U    |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v74_1_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v74_2_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v74_3_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +---------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                          |        4|  0|   0|    0|  1024|  128|     4|        32768|
    +---------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln216_1_fu_486_p2               |         +|   0|  0|  20|          13|           1|
    |add_ln216_fu_501_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln217_1_fu_601_p2               |         +|   0|  0|  17|          10|           1|
    |add_ln217_fu_557_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln218_fu_595_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln225_fu_688_p2                 |         +|   0|  0|  15|           8|           8|
    |add_ln229_fu_700_p2                 |         +|   0|  0|  15|           8|           8|
    |empty_fu_657_p2                     |         +|   0|  0|  15|           8|           8|
    |and_ln216_fu_539_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state23_pp0_stage0_iter22  |       and|   0|  0|   2|           1|           1|
    |ap_condition_frp_pvb_no_bkwd_prs    |       and|   0|  0|   2|           1|           1|
    |ap_condition_frp_pvb_pf_start       |       and|   0|  0|   2|           1|           1|
    |pf_all_done                         |       and|   0|  0|   2|           1|           1|
    |pf_sync_continue                    |       and|   0|  0|   2|           1|           1|
    |cmp34_fu_675_p2                     |      icmp|   0|  0|  12|           5|           1|
    |cmp60_1_fu_680_p2                   |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln216_fu_480_p2                |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln217_fu_507_p2                |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln218_fu_533_p2                |      icmp|   0|  0|  13|           5|           6|
    |or_ln216_fu_521_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln217_1_fu_569_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln217_fu_563_p2                  |        or|   0|  0|   2|           1|           1|
    |add50464956_fu_840_p3               |    select|   0|  0|  32|           1|          32|
    |add50_1235154_fu_845_p3             |    select|   0|  0|  32|           1|          32|
    |add50_258_fu_835_p3                 |    select|   0|  0|  32|           1|          32|
    |select_ln216_1_fu_545_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln216_fu_513_p3              |    select|   0|  0|   5|           1|           1|
    |select_ln217_1_fu_583_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln217_2_fu_607_p3            |    select|   0|  0|  10|           1|           1|
    |select_ln217_fu_575_p3              |    select|   0|  0|   5|           1|           1|
    |v83_3_fu_828_p3                     |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln216_fu_527_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 373|         119|         184|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_sig_allocacmp_indvar_flatten36_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   10|         20|
    |ap_sig_allocacmp_v75_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v76_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v77_load               |   9|          2|    5|         10|
    |indvar_flatten36_fu_104                 |   9|          2|   13|         26|
    |indvar_flatten_fu_96                    |   9|          2|   10|         20|
    |v75_fu_100                              |   9|          2|    5|         10|
    |v76_fu_92                               |   9|          2|    5|         10|
    |v77_fu_88                               |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  90|         20|   76|        152|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add50464956_reg_1209                              |  32|   0|   32|          0|
    |add50_1235154_reg_1214                            |  32|   0|   32|          0|
    |add50_258_reg_1204                                |  32|   0|   32|          0|
    |add_ln229_reg_1041                                |   8|   0|    8|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |   1|   0|    1|          0|
    |cmp34_reg_1019                                    |   1|   0|    1|          0|
    |cmp60_1_reg_1027                                  |   1|   0|    1|          0|
    |icmp_ln216_reg_949                                |   1|   0|    1|          0|
    |indvar_flatten36_fu_104                           |  13|   0|   13|          0|
    |indvar_flatten_fu_96                              |  10|   0|   10|          0|
    |or_ln217_reg_965                                  |   1|   0|    1|          0|
    |pf_all_done                                       |   1|   0|    1|          0|
    |select_ln216_1_reg_953                            |   5|   0|    5|          0|
    |select_ln217_reg_969                              |   5|   0|    5|          0|
    |tmp_reg_1199                                      |  32|   0|   32|          0|
    |trunc_ln216_reg_974                               |   4|   0|    4|          0|
    |trunc_ln217_reg_959                               |   4|   0|    4|          0|
    |v144_0_0_load15_fu_136                            |  32|   0|   32|          0|
    |v144_0_1_addr_reg_984                             |   8|   0|    8|          0|
    |v144_0_1_load7_fu_120                             |  32|   0|   32|          0|
    |v144_1_0_load13_fu_132                            |  32|   0|   32|          0|
    |v144_1_1_addr_reg_994                             |   8|   0|    8|          0|
    |v144_1_1_load5_fu_116                             |  32|   0|   32|          0|
    |v144_2_0_load11_fu_128                            |  32|   0|   32|          0|
    |v144_2_1_addr_reg_1004                            |   8|   0|    8|          0|
    |v144_2_1_load3_fu_112                             |  32|   0|   32|          0|
    |v144_3_0_load9_fu_124                             |  32|   0|   32|          0|
    |v144_3_1_load1_fu_108                             |  32|   0|   32|          0|
    |v145_0_load_reg_1046                              |  32|   0|   32|          0|
    |v145_1_load_reg_1051                              |  32|   0|   32|          0|
    |v74_1_addr_reg_1103                               |   8|   0|    8|          0|
    |v74_2_addr_reg_1109                               |   8|   0|    8|          0|
    |v74_3_addr_reg_1115                               |   8|   0|    8|          0|
    |v74_addr_reg_1097                                 |   8|   0|    8|          0|
    |v75_fu_100                                        |   5|   0|    5|          0|
    |v76_fu_92                                         |   5|   0|    5|          0|
    |v77_fu_88                                         |   5|   0|    5|          0|
    |v82_1_reg_1089                                    |  32|   0|   32|          0|
    |v83_3_reg_1194                                    |  32|   0|   32|          0|
    |v83_7_reg_1144                                    |  32|   0|   32|          0|
    |v83_8_reg_1149                                    |  32|   0|   32|          0|
    |v83_reg_1139                                      |  32|   0|   32|          0|
    |v84_1_reg_1127                                    |  32|   0|   32|          0|
    |v84_2_reg_1133                                    |  32|   0|   32|          0|
    |v84_3_reg_1154                                    |  32|   0|   32|          0|
    |v84_4_reg_1219                                    |  32|   0|   32|          0|
    |v84_5_reg_1224                                    |  32|   0|   32|          0|
    |v84_6_reg_1229                                    |  32|   0|   32|          0|
    |v84_7_reg_1159                                    |  32|   0|   32|          0|
    |v84_reg_1121                                      |  32|   0|   32|          0|
    |v85_3_reg_1184                                    |  32|   0|   32|          0|
    |v85_4_reg_1189                                    |  32|   0|   32|          0|
    |v85_5_reg_1240                                    |  32|   0|   32|          0|
    |v85_6_reg_1246                                    |  32|   0|   32|          0|
    |v85_7_reg_1252                                    |  32|   0|   32|          0|
    |v85_8_reg_1234                                    |  32|   0|   32|          0|
    |v85_8_reg_1234_pp0_iter21_reg                     |  32|   0|   32|          0|
    |v85_reg_1179                                      |  32|   0|   32|          0|
    |add_ln229_reg_1041                                |  64|  32|    8|          0|
    |cmp34_reg_1019                                    |  64|  32|    1|          0|
    |cmp60_1_reg_1027                                  |  64|  32|    1|          0|
    |or_ln217_reg_965                                  |  64|  32|    1|          0|
    |v144_0_1_addr_reg_984                             |  64|  32|    8|          0|
    |v144_1_1_addr_reg_994                             |  64|  32|    8|          0|
    |v144_2_1_addr_reg_1004                            |  64|  32|    8|          0|
    |v74_1_addr_reg_1103                               |  64|  32|    8|          0|
    |v74_2_addr_reg_1109                               |  64|  32|    8|          0|
    |v74_3_addr_reg_1115                               |  64|  32|    8|          0|
    |v74_addr_reg_1097                                 |  64|  32|    8|          0|
    |v82_1_reg_1089                                    |  64|  32|   32|          0|
    |v84_1_reg_1127                                    |  64|  32|   32|          0|
    |v84_2_reg_1133                                    |  64|  32|   32|          0|
    |v84_reg_1121                                      |  64|  32|   32|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |2236| 480| 1471|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|         node4|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|         node4|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|         node4|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|         node4|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|         node4|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|         node4|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|         node4|  return value|
|v150_0_din             |  out|   32|     ap_fifo|        v150_0|       pointer|
|v150_0_num_data_valid  |   in|    9|     ap_fifo|        v150_0|       pointer|
|v150_0_fifo_cap        |   in|    9|     ap_fifo|        v150_0|       pointer|
|v150_0_full_n          |   in|    1|     ap_fifo|        v150_0|       pointer|
|v150_0_write           |  out|    1|     ap_fifo|        v150_0|       pointer|
|v150_1_din             |  out|   32|     ap_fifo|        v150_1|       pointer|
|v150_1_num_data_valid  |   in|    9|     ap_fifo|        v150_1|       pointer|
|v150_1_fifo_cap        |   in|    9|     ap_fifo|        v150_1|       pointer|
|v150_1_full_n          |   in|    1|     ap_fifo|        v150_1|       pointer|
|v150_1_write           |  out|    1|     ap_fifo|        v150_1|       pointer|
|v150_2_din             |  out|   32|     ap_fifo|        v150_2|       pointer|
|v150_2_num_data_valid  |   in|    9|     ap_fifo|        v150_2|       pointer|
|v150_2_fifo_cap        |   in|    9|     ap_fifo|        v150_2|       pointer|
|v150_2_full_n          |   in|    1|     ap_fifo|        v150_2|       pointer|
|v150_2_write           |  out|    1|     ap_fifo|        v150_2|       pointer|
|v150_3_din             |  out|   32|     ap_fifo|        v150_3|       pointer|
|v150_3_num_data_valid  |   in|    9|     ap_fifo|        v150_3|       pointer|
|v150_3_fifo_cap        |   in|    9|     ap_fifo|        v150_3|       pointer|
|v150_3_full_n          |   in|    1|     ap_fifo|        v150_3|       pointer|
|v150_3_write           |  out|    1|     ap_fifo|        v150_3|       pointer|
|v144_0_0_address0      |  out|    8|   ap_memory|      v144_0_0|         array|
|v144_0_0_ce0           |  out|    1|   ap_memory|      v144_0_0|         array|
|v144_0_0_q0            |   in|   32|   ap_memory|      v144_0_0|         array|
|v144_0_1_address0      |  out|    8|   ap_memory|      v144_0_1|         array|
|v144_0_1_ce0           |  out|    1|   ap_memory|      v144_0_1|         array|
|v144_0_1_q0            |   in|   32|   ap_memory|      v144_0_1|         array|
|v144_1_0_address0      |  out|    8|   ap_memory|      v144_1_0|         array|
|v144_1_0_ce0           |  out|    1|   ap_memory|      v144_1_0|         array|
|v144_1_0_q0            |   in|   32|   ap_memory|      v144_1_0|         array|
|v144_1_1_address0      |  out|    8|   ap_memory|      v144_1_1|         array|
|v144_1_1_ce0           |  out|    1|   ap_memory|      v144_1_1|         array|
|v144_1_1_q0            |   in|   32|   ap_memory|      v144_1_1|         array|
|v144_2_0_address0      |  out|    8|   ap_memory|      v144_2_0|         array|
|v144_2_0_ce0           |  out|    1|   ap_memory|      v144_2_0|         array|
|v144_2_0_q0            |   in|   32|   ap_memory|      v144_2_0|         array|
|v144_2_1_address0      |  out|    8|   ap_memory|      v144_2_1|         array|
|v144_2_1_ce0           |  out|    1|   ap_memory|      v144_2_1|         array|
|v144_2_1_q0            |   in|   32|   ap_memory|      v144_2_1|         array|
|v144_3_0_address0      |  out|    8|   ap_memory|      v144_3_0|         array|
|v144_3_0_ce0           |  out|    1|   ap_memory|      v144_3_0|         array|
|v144_3_0_q0            |   in|   32|   ap_memory|      v144_3_0|         array|
|v144_3_1_address0      |  out|    8|   ap_memory|      v144_3_1|         array|
|v144_3_1_ce0           |  out|    1|   ap_memory|      v144_3_1|         array|
|v144_3_1_q0            |   in|   32|   ap_memory|      v144_3_1|         array|
|v145_0_address0        |  out|    8|   ap_memory|        v145_0|         array|
|v145_0_ce0             |  out|    1|   ap_memory|        v145_0|         array|
|v145_0_q0              |   in|   32|   ap_memory|        v145_0|         array|
|v145_1_address0        |  out|    8|   ap_memory|        v145_1|         array|
|v145_1_ce0             |  out|    1|   ap_memory|        v145_1|         array|
|v145_1_q0              |   in|   32|   ap_memory|        v145_1|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

