<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta name="generator" content="Asciidoctor 2.0.26">
<meta name="description" content="A size-optimized, customizable and highly extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.">
<meta name="keywords" content="neorv32, risc-v, fpga, soft-core, microcontroller, cpu, soc, processor, asip">
<link rel="icon" type="image/png" href="../img/icon.png">
<title>[User Guide] The NEORV32 RISC-V Processor</title>
<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:300,300italic,400,400italic,600,600italic%7CNoto+Serif:400,400italic,700,700italic%7CDroid+Sans+Mono:400,700">
<style>
/*! Asciidoctor default stylesheet | MIT License | https://asciidoctor.org */
/* Uncomment the following line when using as a custom stylesheet */
/* @import "https://fonts.googleapis.com/css?family=Open+Sans:300,300italic,400,400italic,600,600italic%7CNoto+Serif:400,400italic,700,700italic%7CDroid+Sans+Mono:400,700"; */
html{font-family:sans-serif;-webkit-text-size-adjust:100%}
a{background:none}
a:focus{outline:thin dotted}
a:active,a:hover{outline:0}
h1{font-size:2em;margin:.67em 0}
b,strong{font-weight:bold}
abbr{font-size:.9em}
abbr[title]{cursor:help;border-bottom:1px dotted #dddddf;text-decoration:none}
dfn{font-style:italic}
hr{height:0}
mark{background:#ff0;color:#000}
code,kbd,pre,samp{font-family:monospace;font-size:1em}
pre{white-space:pre-wrap}
q{quotes:"\201C" "\201D" "\2018" "\2019"}
small{font-size:80%}
sub,sup{font-size:75%;line-height:0;position:relative;vertical-align:baseline}
sup{top:-.5em}
sub{bottom:-.25em}
img{border:0}
svg:not(:root){overflow:hidden}
figure{margin:0}
audio,video{display:inline-block}
audio:not([controls]){display:none;height:0}
fieldset{border:1px solid silver;margin:0 2px;padding:.35em .625em .75em}
legend{border:0;padding:0}
button,input,select,textarea{font-family:inherit;font-size:100%;margin:0}
button,input{line-height:normal}
button,select{text-transform:none}
button,html input[type=button],input[type=reset],input[type=submit]{-webkit-appearance:button;cursor:pointer}
button[disabled],html input[disabled]{cursor:default}
input[type=checkbox],input[type=radio]{padding:0}
button::-moz-focus-inner,input::-moz-focus-inner{border:0;padding:0}
textarea{overflow:auto;vertical-align:top}
table{border-collapse:collapse;border-spacing:0}
*,::before,::after{box-sizing:border-box}
html,body{font-size:100%}
body{background:#fff;color:rgba(0,0,0,.8);padding:0;margin:0;font-family:"Noto Serif","DejaVu Serif",serif;line-height:1;position:relative;cursor:auto;-moz-tab-size:4;-o-tab-size:4;tab-size:4;word-wrap:anywhere;-moz-osx-font-smoothing:grayscale;-webkit-font-smoothing:antialiased}
a:hover{cursor:pointer}
img,object,embed{max-width:100%;height:auto}
object,embed{height:100%}
img{-ms-interpolation-mode:bicubic}
.left{float:left!important}
.right{float:right!important}
.text-left{text-align:left!important}
.text-right{text-align:right!important}
.text-center{text-align:center!important}
.text-justify{text-align:justify!important}
.hide{display:none}
img,object,svg{display:inline-block;vertical-align:middle}
textarea{height:auto;min-height:50px}
select{width:100%}
.subheader,.admonitionblock td.content>.title,.audioblock>.title,.exampleblock>.title,.imageblock>.title,.listingblock>.title,.literalblock>.title,.stemblock>.title,.openblock>.title,.paragraph>.title,.quoteblock>.title,table.tableblock>.title,.verseblock>.title,.videoblock>.title,.dlist>.title,.olist>.title,.ulist>.title,.qlist>.title,.hdlist>.title{line-height:1.45;color:#7a2518;font-weight:400;margin-top:0;margin-bottom:.25em}
div,dl,dt,dd,ul,ol,li,h1,h2,h3,#toctitle,.sidebarblock>.content>.title,h4,h5,h6,pre,form,p,blockquote,th,td{margin:0;padding:0}
a{color:#2156a5;text-decoration:underline;line-height:inherit}
a:hover,a:focus{color:#1d4b8f}
a img{border:0}
p{line-height:1.6;margin-bottom:1.25em;text-rendering:optimizeLegibility}
p aside{font-size:.875em;line-height:1.35;font-style:italic}
h1,h2,h3,#toctitle,.sidebarblock>.content>.title,h4,h5,h6{font-family:"Open Sans","DejaVu Sans",sans-serif;font-weight:300;font-style:normal;color:#ba3925;text-rendering:optimizeLegibility;margin-top:1em;margin-bottom:.5em;line-height:1.0125em}
h1 small,h2 small,h3 small,#toctitle small,.sidebarblock>.content>.title small,h4 small,h5 small,h6 small{font-size:60%;color:#e99b8f;line-height:0}
h1{font-size:2.125em}
h2{font-size:1.6875em}
h3,#toctitle,.sidebarblock>.content>.title{font-size:1.375em}
h4,h5{font-size:1.125em}
h6{font-size:1em}
hr{border:solid #dddddf;border-width:1px 0 0;clear:both;margin:1.25em 0 1.1875em}
em,i{font-style:italic;line-height:inherit}
strong,b{font-weight:bold;line-height:inherit}
small{font-size:60%;line-height:inherit}
code{font-family:"Droid Sans Mono","DejaVu Sans Mono",monospace;font-weight:400;color:rgba(0,0,0,.9)}
ul,ol,dl{line-height:1.6;margin-bottom:1.25em;list-style-position:outside;font-family:inherit}
ul,ol{margin-left:1.5em}
ul li ul,ul li ol{margin-left:1.25em;margin-bottom:0}
ul.circle{list-style-type:circle}
ul.disc{list-style-type:disc}
ul.square{list-style-type:square}
ul.circle ul:not([class]),ul.disc ul:not([class]),ul.square ul:not([class]){list-style:inherit}
ol li ul,ol li ol{margin-left:1.25em;margin-bottom:0}
dl dt{margin-bottom:.3125em;font-weight:bold}
dl dd{margin-bottom:1.25em}
blockquote{margin:0 0 1.25em;padding:.5625em 1.25em 0 1.1875em;border-left:1px solid #ddd}
blockquote,blockquote p{line-height:1.6;color:rgba(0,0,0,.85)}
@media screen and (min-width:768px){h1,h2,h3,#toctitle,.sidebarblock>.content>.title,h4,h5,h6{line-height:1.2}
h1{font-size:2.75em}
h2{font-size:2.3125em}
h3,#toctitle,.sidebarblock>.content>.title{font-size:1.6875em}
h4{font-size:1.4375em}}
table{background:#fff;margin-bottom:1.25em;border:1px solid #dedede;word-wrap:normal}
table thead,table tfoot{background:#f7f8f7}
table thead tr th,table thead tr td,table tfoot tr th,table tfoot tr td{padding:.5em .625em .625em;font-size:inherit;color:rgba(0,0,0,.8);text-align:left}
table tr th,table tr td{padding:.5625em .625em;font-size:inherit;color:rgba(0,0,0,.8)}
table tr.even,table tr.alt{background:#f8f8f7}
table thead tr th,table tfoot tr th,table tbody tr td,table tr td,table tfoot tr td{line-height:1.6}
h1,h2,h3,#toctitle,.sidebarblock>.content>.title,h4,h5,h6{line-height:1.2;word-spacing:-.05em}
h1 strong,h2 strong,h3 strong,#toctitle strong,.sidebarblock>.content>.title strong,h4 strong,h5 strong,h6 strong{font-weight:400}
.center{margin-left:auto;margin-right:auto}
.stretch{width:100%}
.clearfix::before,.clearfix::after,.float-group::before,.float-group::after{content:" ";display:table}
.clearfix::after,.float-group::after{clear:both}
:not(pre).nobreak{word-wrap:normal}
:not(pre).nowrap{white-space:nowrap}
:not(pre).pre-wrap{white-space:pre-wrap}
:not(pre):not([class^=L])>code{font-size:.9375em;font-style:normal!important;letter-spacing:0;padding:.1em .5ex;word-spacing:-.15em;background:#f7f7f8;border-radius:4px;line-height:1.45;text-rendering:optimizeSpeed}
pre{color:rgba(0,0,0,.9);font-family:"Droid Sans Mono","DejaVu Sans Mono",monospace;line-height:1.45;text-rendering:optimizeSpeed}
pre code,pre pre{color:inherit;font-size:inherit;line-height:inherit}
pre.nowrap,pre.nowrap pre{white-space:pre;word-wrap:normal}
em em{font-style:normal}
strong strong{font-weight:400}
.keyseq{color:rgba(51,51,51,.8)}
kbd{font-family:"Droid Sans Mono","DejaVu Sans Mono",monospace;display:inline-block;color:rgba(0,0,0,.8);font-size:.65em;line-height:1.45;background:#f7f7f7;border:1px solid #ccc;border-radius:3px;box-shadow:0 1px 0 rgba(0,0,0,.2),inset 0 0 0 .1em #fff;margin:0 .15em;padding:.2em .5em;vertical-align:middle;position:relative;top:-.1em;white-space:nowrap}
.keyseq kbd:first-child{margin-left:0}
.keyseq kbd:last-child{margin-right:0}
.menuseq,.menuref{color:#000}
.menuseq b:not(.caret),.menuref{font-weight:inherit}
.menuseq{word-spacing:-.02em}
.menuseq b.caret{font-size:1.25em;line-height:.8}
.menuseq i.caret{font-weight:bold;text-align:center;width:.45em}
b.button::before,b.button::after{position:relative;top:-1px;font-weight:400}
b.button::before{content:"[";padding:0 3px 0 2px}
b.button::after{content:"]";padding:0 2px 0 3px}
p a>code:hover{color:rgba(0,0,0,.9)}
#header,#content,#footnotes,#footer{width:100%;margin:0 auto;max-width:62.5em;*zoom:1;position:relative;padding-left:.9375em;padding-right:.9375em}
#header::before,#header::after,#content::before,#content::after,#footnotes::before,#footnotes::after,#footer::before,#footer::after{content:" ";display:table}
#header::after,#content::after,#footnotes::after,#footer::after{clear:both}
#content{margin-top:1.25em}
#content::before{content:none}
#header>h1:first-child{color:rgba(0,0,0,.85);margin-top:2.25rem;margin-bottom:0}
#header>h1:first-child+#toc{margin-top:8px;border-top:1px solid #dddddf}
#header>h1:only-child{border-bottom:1px solid #dddddf;padding-bottom:8px}
#header .details{border-bottom:1px solid #dddddf;line-height:1.45;padding-top:.25em;padding-bottom:.25em;padding-left:.25em;color:rgba(0,0,0,.6);display:flex;flex-flow:row wrap}
#header .details span:first-child{margin-left:-.125em}
#header .details span.email a{color:rgba(0,0,0,.85)}
#header .details br{display:none}
#header .details br+span::before{content:"\00a0\2013\00a0"}
#header .details br+span.author::before{content:"\00a0\22c5\00a0";color:rgba(0,0,0,.85)}
#header .details br+span#revremark::before{content:"\00a0|\00a0"}
#header #revnumber{text-transform:capitalize}
#header #revnumber::after{content:"\00a0"}
#content>h1:first-child:not([class]){color:rgba(0,0,0,.85);border-bottom:1px solid #dddddf;padding-bottom:8px;margin-top:0;padding-top:1rem;margin-bottom:1.25rem}
#toc{border-bottom:1px solid #e7e7e9;padding-bottom:.5em}
#toc>ul{margin-left:.125em}
#toc ul.sectlevel0>li>a{font-style:italic}
#toc ul.sectlevel0 ul.sectlevel1{margin:.5em 0}
#toc ul{font-family:"Open Sans","DejaVu Sans",sans-serif;list-style-type:none}
#toc li{line-height:1.3334;margin-top:.3334em}
#toc a{text-decoration:none}
#toc a:active{text-decoration:underline}
#toctitle{color:#7a2518;font-size:1.2em}
@media screen and (min-width:768px){#toctitle{font-size:1.375em}
body.toc2{padding-left:15em;padding-right:0}
body.toc2 #header>h1:nth-last-child(2){border-bottom:1px solid #dddddf;padding-bottom:8px}
#toc.toc2{margin-top:0!important;background:#f8f8f7;position:fixed;width:15em;left:0;top:0;border-right:1px solid #e7e7e9;border-top-width:0!important;border-bottom-width:0!important;z-index:1000;padding:1.25em 1em;height:100%;overflow:auto}
#toc.toc2 #toctitle{margin-top:0;margin-bottom:.8rem;font-size:1.2em}
#toc.toc2>ul{font-size:.9em;margin-bottom:0}
#toc.toc2 ul ul{margin-left:0;padding-left:1em}
#toc.toc2 ul.sectlevel0 ul.sectlevel1{padding-left:0;margin-top:.5em;margin-bottom:.5em}
body.toc2.toc-right{padding-left:0;padding-right:15em}
body.toc2.toc-right #toc.toc2{border-right-width:0;border-left:1px solid #e7e7e9;left:auto;right:0}}
@media screen and (min-width:1280px){body.toc2{padding-left:20em;padding-right:0}
#toc.toc2{width:20em}
#toc.toc2 #toctitle{font-size:1.375em}
#toc.toc2>ul{font-size:.95em}
#toc.toc2 ul ul{padding-left:1.25em}
body.toc2.toc-right{padding-left:0;padding-right:20em}}
#content #toc{border:1px solid #e0e0dc;margin-bottom:1.25em;padding:1.25em;background:#f8f8f7;border-radius:4px}
#content #toc>:first-child{margin-top:0}
#content #toc>:last-child{margin-bottom:0}
#footer{max-width:none;background:rgba(0,0,0,.8);padding:1.25em}
#footer-text{color:hsla(0,0%,100%,.8);line-height:1.44}
#content{margin-bottom:.625em}
.sect1{padding-bottom:.625em}
@media screen and (min-width:768px){#content{margin-bottom:1.25em}
.sect1{padding-bottom:1.25em}}
.sect1:last-child{padding-bottom:0}
.sect1+.sect1{border-top:1px solid #e7e7e9}
#content h1>a.anchor,h2>a.anchor,h3>a.anchor,#toctitle>a.anchor,.sidebarblock>.content>.title>a.anchor,h4>a.anchor,h5>a.anchor,h6>a.anchor{position:absolute;z-index:1001;width:1.5ex;margin-left:-1.5ex;display:block;text-decoration:none!important;visibility:hidden;text-align:center;font-weight:400}
#content h1>a.anchor::before,h2>a.anchor::before,h3>a.anchor::before,#toctitle>a.anchor::before,.sidebarblock>.content>.title>a.anchor::before,h4>a.anchor::before,h5>a.anchor::before,h6>a.anchor::before{content:"\00A7";font-size:.85em;display:block;padding-top:.1em}
#content h1:hover>a.anchor,#content h1>a.anchor:hover,h2:hover>a.anchor,h2>a.anchor:hover,h3:hover>a.anchor,#toctitle:hover>a.anchor,.sidebarblock>.content>.title:hover>a.anchor,h3>a.anchor:hover,#toctitle>a.anchor:hover,.sidebarblock>.content>.title>a.anchor:hover,h4:hover>a.anchor,h4>a.anchor:hover,h5:hover>a.anchor,h5>a.anchor:hover,h6:hover>a.anchor,h6>a.anchor:hover{visibility:visible}
#content h1>a.link,h2>a.link,h3>a.link,#toctitle>a.link,.sidebarblock>.content>.title>a.link,h4>a.link,h5>a.link,h6>a.link{color:#ba3925;text-decoration:none}
#content h1>a.link:hover,h2>a.link:hover,h3>a.link:hover,#toctitle>a.link:hover,.sidebarblock>.content>.title>a.link:hover,h4>a.link:hover,h5>a.link:hover,h6>a.link:hover{color:#a53221}
details,.audioblock,.imageblock,.literalblock,.listingblock,.stemblock,.videoblock{margin-bottom:1.25em}
details{margin-left:1.25rem}
details>summary{cursor:pointer;display:block;position:relative;line-height:1.6;margin-bottom:.625rem;outline:none;-webkit-tap-highlight-color:transparent}
details>summary::-webkit-details-marker{display:none}
details>summary::before{content:"";border:solid transparent;border-left:solid;border-width:.3em 0 .3em .5em;position:absolute;top:.5em;left:-1.25rem;transform:translateX(15%)}
details[open]>summary::before{border:solid transparent;border-top:solid;border-width:.5em .3em 0;transform:translateY(15%)}
details>summary::after{content:"";width:1.25rem;height:1em;position:absolute;top:.3em;left:-1.25rem}
.admonitionblock td.content>.title,.audioblock>.title,.exampleblock>.title,.imageblock>.title,.listingblock>.title,.literalblock>.title,.stemblock>.title,.openblock>.title,.paragraph>.title,.quoteblock>.title,table.tableblock>.title,.verseblock>.title,.videoblock>.title,.dlist>.title,.olist>.title,.ulist>.title,.qlist>.title,.hdlist>.title{text-rendering:optimizeLegibility;text-align:left;font-family:"Noto Serif","DejaVu Serif",serif;font-size:1rem;font-style:italic}
table.tableblock.fit-content>caption.title{white-space:nowrap;width:0}
.paragraph.lead>p,#preamble>.sectionbody>[class=paragraph]:first-of-type p{font-size:1.21875em;line-height:1.6;color:rgba(0,0,0,.85)}
.admonitionblock>table{border-collapse:separate;border:0;background:none;width:100%}
.admonitionblock>table td.icon{text-align:center;width:80px}
.admonitionblock>table td.icon img{max-width:none}
.admonitionblock>table td.icon .title{font-weight:bold;font-family:"Open Sans","DejaVu Sans",sans-serif;text-transform:uppercase}
.admonitionblock>table td.content{padding-left:1.125em;padding-right:1.25em;border-left:1px solid #dddddf;color:rgba(0,0,0,.6);word-wrap:anywhere}
.admonitionblock>table td.content>:last-child>:last-child{margin-bottom:0}
.exampleblock>.content{border:1px solid #e6e6e6;margin-bottom:1.25em;padding:1.25em;background:#fff;border-radius:4px}
.sidebarblock{border:1px solid #dbdbd6;margin-bottom:1.25em;padding:1.25em;background:#f3f3f2;border-radius:4px}
.sidebarblock>.content>.title{color:#7a2518;margin-top:0;text-align:center}
.exampleblock>.content>:first-child,.sidebarblock>.content>:first-child{margin-top:0}
.exampleblock>.content>:last-child,.exampleblock>.content>:last-child>:last-child,.exampleblock>.content .olist>ol>li:last-child>:last-child,.exampleblock>.content .ulist>ul>li:last-child>:last-child,.exampleblock>.content .qlist>ol>li:last-child>:last-child,.sidebarblock>.content>:last-child,.sidebarblock>.content>:last-child>:last-child,.sidebarblock>.content .olist>ol>li:last-child>:last-child,.sidebarblock>.content .ulist>ul>li:last-child>:last-child,.sidebarblock>.content .qlist>ol>li:last-child>:last-child{margin-bottom:0}
.literalblock pre,.listingblock>.content>pre{border-radius:4px;overflow-x:auto;padding:1em;font-size:.8125em}
@media screen and (min-width:768px){.literalblock pre,.listingblock>.content>pre{font-size:.90625em}}
@media screen and (min-width:1280px){.literalblock pre,.listingblock>.content>pre{font-size:1em}}
.literalblock pre,.listingblock>.content>pre:not(.highlight),.listingblock>.content>pre[class=highlight],.listingblock>.content>pre[class^="highlight "]{background:#f7f7f8}
.literalblock.output pre{color:#f7f7f8;background:rgba(0,0,0,.9)}
.listingblock>.content{position:relative}
.listingblock pre>code{display:block}
.listingblock code[data-lang]::before{display:none;content:attr(data-lang);position:absolute;font-size:.75em;top:.425rem;right:.5rem;line-height:1;text-transform:uppercase;color:inherit;opacity:.5}
.listingblock:hover code[data-lang]::before{display:block}
.listingblock.terminal pre .command::before{content:attr(data-prompt);padding-right:.5em;color:inherit;opacity:.5}
.listingblock.terminal pre .command:not([data-prompt])::before{content:"$"}
.listingblock pre.highlightjs{padding:0}
.listingblock pre.highlightjs>code{padding:1em;border-radius:4px}
.listingblock pre.prettyprint{border-width:0}
.prettyprint{background:#f7f7f8}
pre.prettyprint .linenums{line-height:1.45;margin-left:2em}
pre.prettyprint li{background:none;list-style-type:inherit;padding-left:0}
pre.prettyprint li code[data-lang]::before{opacity:1}
pre.prettyprint li:not(:first-child) code[data-lang]::before{display:none}
table.linenotable{border-collapse:separate;border:0;margin-bottom:0;background:none}
table.linenotable td[class]{color:inherit;vertical-align:top;padding:0;line-height:inherit;white-space:normal}
table.linenotable td.code{padding-left:.75em}
table.linenotable td.linenos,pre.pygments .linenos{border-right:1px solid;opacity:.35;padding-right:.5em;-webkit-user-select:none;-moz-user-select:none;-ms-user-select:none;user-select:none}
pre.pygments span.linenos{display:inline-block;margin-right:.75em}
.quoteblock{margin:0 1em 1.25em 1.5em;display:table}
.quoteblock:not(.excerpt)>.title{margin-left:-1.5em;margin-bottom:.75em}
.quoteblock blockquote,.quoteblock p{color:rgba(0,0,0,.85);font-size:1.15rem;line-height:1.75;word-spacing:.1em;letter-spacing:0;font-style:italic;text-align:justify}
.quoteblock blockquote{margin:0;padding:0;border:0}
.quoteblock blockquote::before{content:"\201c";float:left;font-size:2.75em;font-weight:bold;line-height:.6em;margin-left:-.6em;color:#7a2518;text-shadow:0 1px 2px rgba(0,0,0,.1)}
.quoteblock blockquote>.paragraph:last-child p{margin-bottom:0}
.quoteblock .attribution{margin-top:.75em;margin-right:.5ex;text-align:right}
.verseblock{margin:0 1em 1.25em}
.verseblock pre{font-family:"Open Sans","DejaVu Sans",sans-serif;font-size:1.15rem;color:rgba(0,0,0,.85);font-weight:300;text-rendering:optimizeLegibility}
.verseblock pre strong{font-weight:400}
.verseblock .attribution{margin-top:1.25rem;margin-left:.5ex}
.quoteblock .attribution,.verseblock .attribution{font-size:.9375em;line-height:1.45;font-style:italic}
.quoteblock .attribution br,.verseblock .attribution br{display:none}
.quoteblock .attribution cite,.verseblock .attribution cite{display:block;letter-spacing:-.025em;color:rgba(0,0,0,.6)}
.quoteblock.abstract blockquote::before,.quoteblock.excerpt blockquote::before,.quoteblock .quoteblock blockquote::before{display:none}
.quoteblock.abstract blockquote,.quoteblock.abstract p,.quoteblock.excerpt blockquote,.quoteblock.excerpt p,.quoteblock .quoteblock blockquote,.quoteblock .quoteblock p{line-height:1.6;word-spacing:0}
.quoteblock.abstract{margin:0 1em 1.25em;display:block}
.quoteblock.abstract>.title{margin:0 0 .375em;font-size:1.15em;text-align:center}
.quoteblock.excerpt>blockquote,.quoteblock .quoteblock{padding:0 0 .25em 1em;border-left:.25em solid #dddddf}
.quoteblock.excerpt,.quoteblock .quoteblock{margin-left:0}
.quoteblock.excerpt blockquote,.quoteblock.excerpt p,.quoteblock .quoteblock blockquote,.quoteblock .quoteblock p{color:inherit;font-size:1.0625rem}
.quoteblock.excerpt .attribution,.quoteblock .quoteblock .attribution{color:inherit;font-size:.85rem;text-align:left;margin-right:0}
p.tableblock:last-child{margin-bottom:0}
td.tableblock>.content{margin-bottom:1.25em;word-wrap:anywhere}
td.tableblock>.content>:last-child{margin-bottom:-1.25em}
table.tableblock,th.tableblock,td.tableblock{border:0 solid #dedede}
table.grid-all>*>tr>*{border-width:1px}
table.grid-cols>*>tr>*{border-width:0 1px}
table.grid-rows>*>tr>*{border-width:1px 0}
table.frame-all{border-width:1px}
table.frame-ends{border-width:1px 0}
table.frame-sides{border-width:0 1px}
table.frame-none>colgroup+*>:first-child>*,table.frame-sides>colgroup+*>:first-child>*{border-top-width:0}
table.frame-none>:last-child>:last-child>*,table.frame-sides>:last-child>:last-child>*{border-bottom-width:0}
table.frame-none>*>tr>:first-child,table.frame-ends>*>tr>:first-child{border-left-width:0}
table.frame-none>*>tr>:last-child,table.frame-ends>*>tr>:last-child{border-right-width:0}
table.stripes-all>*>tr,table.stripes-odd>*>tr:nth-of-type(odd),table.stripes-even>*>tr:nth-of-type(even),table.stripes-hover>*>tr:hover{background:#f8f8f7}
th.halign-left,td.halign-left{text-align:left}
th.halign-right,td.halign-right{text-align:right}
th.halign-center,td.halign-center{text-align:center}
th.valign-top,td.valign-top{vertical-align:top}
th.valign-bottom,td.valign-bottom{vertical-align:bottom}
th.valign-middle,td.valign-middle{vertical-align:middle}
table thead th,table tfoot th{font-weight:bold}
tbody tr th{background:#f7f8f7}
tbody tr th,tbody tr th p,tfoot tr th,tfoot tr th p{color:rgba(0,0,0,.8);font-weight:bold}
p.tableblock>code:only-child{background:none;padding:0}
p.tableblock{font-size:1em}
ol{margin-left:1.75em}
ul li ol{margin-left:1.5em}
dl dd{margin-left:1.125em}
dl dd:last-child,dl dd:last-child>:last-child{margin-bottom:0}
li p,ul dd,ol dd,.olist .olist,.ulist .ulist,.ulist .olist,.olist .ulist{margin-bottom:.625em}
ul.checklist,ul.none,ol.none,ul.no-bullet,ol.no-bullet,ol.unnumbered,ul.unstyled,ol.unstyled{list-style-type:none}
ul.no-bullet,ol.no-bullet,ol.unnumbered{margin-left:.625em}
ul.unstyled,ol.unstyled{margin-left:0}
li>p:empty:only-child::before{content:"";display:inline-block}
ul.checklist>li>p:first-child{margin-left:-1em}
ul.checklist>li>p:first-child>.fa-square-o:first-child,ul.checklist>li>p:first-child>.fa-check-square-o:first-child{width:1.25em;font-size:.8em;position:relative;bottom:.125em}
ul.checklist>li>p:first-child>input[type=checkbox]:first-child{margin-right:.25em}
ul.inline{display:flex;flex-flow:row wrap;list-style:none;margin:0 0 .625em -1.25em}
ul.inline>li{margin-left:1.25em}
.unstyled dl dt{font-weight:400;font-style:normal}
ol.arabic{list-style-type:decimal}
ol.decimal{list-style-type:decimal-leading-zero}
ol.loweralpha{list-style-type:lower-alpha}
ol.upperalpha{list-style-type:upper-alpha}
ol.lowerroman{list-style-type:lower-roman}
ol.upperroman{list-style-type:upper-roman}
ol.lowergreek{list-style-type:lower-greek}
.hdlist>table,.colist>table{border:0;background:none}
.hdlist>table>tbody>tr,.colist>table>tbody>tr{background:none}
td.hdlist1,td.hdlist2{vertical-align:top;padding:0 .625em}
td.hdlist1{font-weight:bold;padding-bottom:1.25em}
td.hdlist2{word-wrap:anywhere}
.literalblock+.colist,.listingblock+.colist{margin-top:-.5em}
.colist td:not([class]):first-child{padding:.4em .75em 0;line-height:1;vertical-align:top}
.colist td:not([class]):first-child img{max-width:none}
.colist td:not([class]):last-child{padding:.25em 0}
.thumb,.th{line-height:0;display:inline-block;border:4px solid #fff;box-shadow:0 0 0 1px #ddd}
.imageblock.left{margin:.25em .625em 1.25em 0}
.imageblock.right{margin:.25em 0 1.25em .625em}
.imageblock>.title{margin-bottom:0}
.imageblock.thumb,.imageblock.th{border-width:6px}
.imageblock.thumb>.title,.imageblock.th>.title{padding:0 .125em}
.image.left,.image.right{margin-top:.25em;margin-bottom:.25em;display:inline-block;line-height:0}
.image.left{margin-right:.625em}
.image.right{margin-left:.625em}
a.image{text-decoration:none;display:inline-block}
a.image object{pointer-events:none}
sup.footnote,sup.footnoteref{font-size:.875em;position:static;vertical-align:super}
sup.footnote a,sup.footnoteref a{text-decoration:none}
sup.footnote a:active,sup.footnoteref a:active,#footnotes .footnote a:first-of-type:active{text-decoration:underline}
#footnotes{padding-top:.75em;padding-bottom:.75em;margin-bottom:.625em}
#footnotes hr{width:20%;min-width:6.25em;margin:-.25em 0 .75em;border-width:1px 0 0}
#footnotes .footnote{padding:0 .375em 0 .225em;line-height:1.3334;font-size:.875em;margin-left:1.2em;margin-bottom:.2em}
#footnotes .footnote a:first-of-type{font-weight:bold;text-decoration:none;margin-left:-1.05em}
#footnotes .footnote:last-of-type{margin-bottom:0}
#content #footnotes{margin-top:-.625em;margin-bottom:0;padding:.75em 0}
div.unbreakable{page-break-inside:avoid}
.big{font-size:larger}
.small{font-size:smaller}
.underline{text-decoration:underline}
.overline{text-decoration:overline}
.line-through{text-decoration:line-through}
.aqua{color:#00bfbf}
.aqua-background{background:#00fafa}
.black{color:#000}
.black-background{background:#000}
.blue{color:#0000bf}
.blue-background{background:#0000fa}
.fuchsia{color:#bf00bf}
.fuchsia-background{background:#fa00fa}
.gray{color:#606060}
.gray-background{background:#7d7d7d}
.green{color:#006000}
.green-background{background:#007d00}
.lime{color:#00bf00}
.lime-background{background:#00fa00}
.maroon{color:#600000}
.maroon-background{background:#7d0000}
.navy{color:#000060}
.navy-background{background:#00007d}
.olive{color:#606000}
.olive-background{background:#7d7d00}
.purple{color:#600060}
.purple-background{background:#7d007d}
.red{color:#bf0000}
.red-background{background:#fa0000}
.silver{color:#909090}
.silver-background{background:#bcbcbc}
.teal{color:#006060}
.teal-background{background:#007d7d}
.white{color:#bfbfbf}
.white-background{background:#fafafa}
.yellow{color:#bfbf00}
.yellow-background{background:#fafa00}
span.icon>.fa{cursor:default}
a span.icon>.fa{cursor:inherit}
.admonitionblock td.icon [class^="fa icon-"]{font-size:2.5em;text-shadow:1px 1px 2px rgba(0,0,0,.5);cursor:default}
.admonitionblock td.icon .icon-note::before{content:"\f05a";color:#19407c}
.admonitionblock td.icon .icon-tip::before{content:"\f0eb";text-shadow:1px 1px 2px rgba(155,155,0,.8);color:#111}
.admonitionblock td.icon .icon-warning::before{content:"\f071";color:#bf6900}
.admonitionblock td.icon .icon-caution::before{content:"\f06d";color:#bf3400}
.admonitionblock td.icon .icon-important::before{content:"\f06a";color:#bf0000}
.conum[data-value]{display:inline-block;color:#fff!important;background:rgba(0,0,0,.8);border-radius:50%;text-align:center;font-size:.75em;width:1.67em;height:1.67em;line-height:1.67em;font-family:"Open Sans","DejaVu Sans",sans-serif;font-style:normal;font-weight:bold}
.conum[data-value] *{color:#fff!important}
.conum[data-value]+b{display:none}
.conum[data-value]::after{content:attr(data-value)}
pre .conum[data-value]{position:relative;top:-.125em}
b.conum *{color:inherit!important}
.conum:not([data-value]):empty{display:none}
dt,th.tableblock,td.content,div.footnote{text-rendering:optimizeLegibility}
h1,h2,p,td.content,span.alt,summary{letter-spacing:-.01em}
p strong,td.content strong,div.footnote strong{letter-spacing:-.005em}
p,blockquote,dt,td.content,td.hdlist1,span.alt,summary{font-size:1.0625rem}
p{margin-bottom:1.25rem}
.sidebarblock p,.sidebarblock dt,.sidebarblock td.content,p.tableblock{font-size:1em}
.exampleblock>.content{background:#fffef7;border-color:#e0e0dc;box-shadow:0 1px 4px #e0e0dc}
.print-only{display:none!important}
@page{margin:1.25cm .75cm}
@media print{*{box-shadow:none!important;text-shadow:none!important}
html{font-size:80%}
a{color:inherit!important;text-decoration:underline!important}
a.bare,a[href^="#"],a[href^="mailto:"]{text-decoration:none!important}
a[href^="http:"]:not(.bare)::after,a[href^="https:"]:not(.bare)::after{content:"(" attr(href) ")";display:inline-block;font-size:.875em;padding-left:.25em}
abbr[title]{border-bottom:1px dotted}
abbr[title]::after{content:" (" attr(title) ")"}
pre,blockquote,tr,img,object,svg{page-break-inside:avoid}
thead{display:table-header-group}
svg{max-width:100%}
p,blockquote,dt,td.content{font-size:1em;orphans:3;widows:3}
h2,h3,#toctitle,.sidebarblock>.content>.title{page-break-after:avoid}
#header,#content,#footnotes,#footer{max-width:none}
#toc,.sidebarblock,.exampleblock>.content{background:none!important}
#toc{border-bottom:1px solid #dddddf!important;padding-bottom:0!important}
body.book #header{text-align:center}
body.book #header>h1:first-child{border:0!important;margin:2.5em 0 1em}
body.book #header .details{border:0!important;display:block;padding:0!important}
body.book #header .details span:first-child{margin-left:0!important}
body.book #header .details br{display:block}
body.book #header .details br+span::before{content:none!important}
body.book #toc{border:0!important;text-align:left!important;padding:0!important;margin:0!important}
body.book #toc,body.book #preamble,body.book h1.sect0,body.book .sect1>h2{page-break-before:always}
.listingblock code[data-lang]::before{display:block}
#footer{padding:0 .9375em}
.hide-on-print{display:none!important}
.print-only{display:block!important}
.hide-for-print{display:none!important}
.show-for-print{display:inherit!important}}
@media amzn-kf8,print{#header>h1:first-child{margin-top:1.25rem}
.sect1{padding:0!important}
.sect1+.sect1{border:0}
#footer{background:none}
#footer-text{color:rgba(0,0,0,.6);font-size:.9em}}
@media amzn-kf8{#header,#content,#footnotes,#footer{padding:0}}
</style>
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/4.7.0/css/font-awesome.min.css">
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.3/styles/github.min.css">
</head>
<body class="book toc2 toc-left">
<div id="header">
<h1>The NEORV32 RISC-V Processor - User Guide</h1>
<div class="details">
<span id="revnumber">version v1.12.8-r19-g31297d61</span>
</div>
<div id="toc" class="toc2">
<div id="toctitle">Table of Contents</div>
<ul class="sectlevel1">
<li><a href="#_software_toolchain_setup">1. Software Toolchain Setup</a></li>
<li><a href="#_general_hardware_setup">2. General Hardware Setup</a></li>
<li><a href="#_application_program_compilation">3. Application Program Compilation</a></li>
<li><a href="#_installing_an_executable_directly_into_memory">4. Installing an Executable Directly Into Memory</a></li>
<li><a href="#_adding_custom_hardware_modules">5. Adding Custom Hardware Modules</a>
<ul class="sectlevel2">
<li><a href="#_standard_external_interfaces">5.1. Standard (<em>External</em>) Interfaces</a></li>
<li><a href="#_external_bus_interface">5.2. External Bus Interface</a></li>
<li><a href="#_custom_functions_subsystem">5.3. Custom Functions Subsystem</a></li>
<li><a href="#_custom_functions_unit">5.4. Custom Functions Unit</a></li>
<li><a href="#_comparative_summary">5.5. Comparative Summary</a></li>
</ul>
</li>
<li><a href="#_packaging_the_processor_as_vivado_ip_block">6. Packaging the Processor as Vivado IP Block</a></li>
<li><a href="#_simulating_the_processor">7. Simulating the Processor</a>
<ul class="sectlevel2">
<li><a href="#_testbench">7.1. Testbench</a></li>
<li><a href="#_faster_simulation_console_output">7.2. Faster Simulation Console Output</a></li>
<li><a href="#_ghdl_simulation">7.3. GHDL Simulation</a></li>
<li><a href="#_simulation_using_application_makefiles">7.4. Simulation using Application Makefiles</a>
<ul class="sectlevel3">
<li><a href="#_hello_world">7.4.1. Hello World!</a></li>
</ul>
</li>
</ul>
</li>
<li><a href="#_building_the_documentation">8. Building the Documentation</a></li>
<li><a href="#_zephyr_rtos_support">9. Zephyr RTOS Support</a></li>
<li><a href="#_freertos_support">10. FreeRTOS Support</a></li>
<li><a href="#_litex_soc_builder_support">11. LiteX SoC Builder Support</a>
<ul class="sectlevel2">
<li><a href="#_litex_setup">11.1. LiteX Setup</a></li>
<li><a href="#_litex_simulation">11.2. LiteX Simulation</a></li>
</ul>
</li>
<li><a href="#_micropython_port">12. MicroPython Port</a></li>
<li><a href="#_rust_support">13. Rust Support</a></li>
<li><a href="#_using_the_on_chip_debugger">14. Using the On-Chip Debugger</a>
<ul class="sectlevel2">
<li><a href="#_hardware_requirements">14.1. Hardware Requirements</a></li>
<li><a href="#_openocd">14.2. OpenOCD</a></li>
<li><a href="#_debugging_with_gdb">14.3. Debugging with GDB</a></li>
<li><a href="#_segger_embedded_studio">14.4. Segger Embedded Studio</a></li>
</ul>
</li>
<li><a href="#_neorv32_in_verilog">15. NEORV32 in Verilog</a>
<ul class="sectlevel2">
<li><a href="#_verilog_simulation">15.1. Verilog Simulation</a></li>
</ul>
</li>
<li><a href="#_eclipse_ide">16. Eclipse IDE</a>
<ul class="sectlevel2">
<li><a href="#_eclipse_prerequisites">16.1. Eclipse Prerequisites</a></li>
<li><a href="#_import_the_provided_eclipse_example_project">16.2. Import The Provided Eclipse Example Project</a></li>
<li><a href="#_setup_a_new_eclipse_project_from_scratch">16.3. Setup a new Eclipse Project from Scratch</a>
<ul class="sectlevel3">
<li><a href="#_create_a_new_project">16.3.1. Create a new Project</a></li>
<li><a href="#_add_initial_files">16.3.2. Add Initial Files</a></li>
<li><a href="#_add_build_targets_optional">16.3.3. Add Build Targets (optional)</a></li>
<li><a href="#_configure_build_tools">16.3.4. Configure Build Tools</a></li>
<li><a href="#_adjust_default_build_configuration_optional">16.3.5. Adjust Default Build Configuration (optional)</a></li>
<li><a href="#_add_neorv32_software_framework">16.3.6. Add NEORV32 Software Framework</a></li>
<li><a href="#_setup_openocd">16.3.7. Setup OpenOCD</a></li>
<li><a href="#_setup_serial_terminal">16.3.8. Setup Serial Terminal</a></li>
</ul>
</li>
<li><a href="#_eclipse_setup_references">16.4. Eclipse Setup References</a></li>
</ul>
</li>
<li><a href="#_legal">17. Legal</a>
<ul class="sectlevel2">
<li><a href="#_about">About</a></li>
<li><a href="#_license">License</a></li>
<li><a href="#_proprietary_notice">Proprietary Notice</a></li>
<li><a href="#_disclaimer">Disclaimer</a></li>
<li><a href="#_limitation_of_liability_for_external_links">Limitation of Liability for External Links</a></li>
<li><a href="#_acknowledgments">Acknowledgments</a></li>
</ul>
</li>
</ul>
</div>
</div>
<div id="content">
<div id="preamble">
<div class="sectionbody">
<div class="imageblock text-center">
<div class="content">
<a class="image" href="https://github.com/stnolting/neorv32"><img src="../img/neorv32_logo_riscv.png" alt="neorv32 logo riscv"></a>
</div>
</div>
<div class="paragraph text-center">
<p><a href="https://github.com/stnolting/neorv32"><span class="image"><img src="https://img.shields.io/badge/GitHub-stnolting%2Fneorv32-ffbd00?style=flat&amp;logo=github&amp;" alt="GitHub stnolting%2Fneorv32 ffbd00?style=flat&amp;logo=github&amp;" title="homepage"></span></a>
<a href="https://github.com/stnolting/neorv32/releases/download/nightly_release/NEORV32-nightly.pdf"><span class="image"><img src="https://img.shields.io/badge/Data%20Sheet-PDF-ffbd00?longCache=true&amp;style=flat&amp;logo=asciidoctor" alt="Data%20Sheet PDF ffbd00?longCache=true&amp;style=flat&amp;logo=asciidoctor" title="Data Sheet (pdf)"></span></a>
<a href="https://stnolting.github.io/neorv32"><span class="image"><img src="https://img.shields.io/badge/-HTML-ffbd00?longCache=true&amp;style=flat" alt=" HTML ffbd00?longCache=true&amp;style=flat" title="Data Sheet (html)"></span></a>
<a href="https://github.com/stnolting/neorv32/releases/download/nightly_release/NEORV32_UserGuide-nightly.pdf"><span class="image"><img src="https://img.shields.io/badge/User%20Guide-PDF-ffbd00?longCache=true&amp;style=flat&amp;logo=asciidoctor" alt="User%20Guide PDF ffbd00?longCache=true&amp;style=flat&amp;logo=asciidoctor" title="User Guide (pdf)"></span></a>
<a href="https://stnolting.github.io/neorv32/sw/files.html"><span class="image"><img src="https://img.shields.io/badge/SW_API-HTML-ffbd00?longCache=true&amp;style=flat&amp;logo=Doxygen" alt="SW API HTML ffbd00?longCache=true&amp;style=flat&amp;logo=Doxygen" title="doxygen"></span></a><br>
<a href="https://github.com/stnolting/neorv32/blob/main/LICENSE"><span class="image"><img src="https://img.shields.io/github/license/stnolting/neorv32?longCache=true&amp;style=flat&amp;logo=bsd&amp;" alt="neorv32?longCache=true&amp;style=flat&amp;logo=bsd&amp;" title="license"></span></a>
<a href="https://github.com/stnolting/neorv32/releases"><span class="image"><img src="https://img.shields.io/github/v/release/stnolting/neorv32?longCache=true&amp;style=flat&amp;logo=GitHub" alt="neorv32?longCache=true&amp;style=flat&amp;logo=GitHub" title="release"></span></a>
<a href="https://github.com/stnolting/neorv32/releases"><span class="image"><img src="https://img.shields.io/github/commits-since/stnolting/neorv32/latest?longCache=true&amp;style=flat&amp;logo=GitHub" alt="latest?longCache=true&amp;style=flat&amp;logo=GitHub" title="release-commits"></span></a></p>
</div>
<div class="paragraph">
<p><strong>Quick Links</strong></p>
</div>
<div class="ulist">
<ul>
<li>
<p><a href="#_software_toolchain_setup">Software Toolchain Setup</a></p>
</li>
<li>
<p><a href="#_general_hardware_setup">General Hardware Setup</a></p>
</li>
<li>
<p><a href="#_application_program_compilation">Application Program Compilation</a></p>
</li>
<li>
<p><a href="#_installing_an_executable_directly_into_memory">Installing an Executable Directly Into Memory</a></p>
</li>
<li>
<p><a href="#_adding_custom_hardware_modules">Adding Custom Hardware Modules</a></p>
</li>
<li>
<p><a href="#_packaging_the_processor_as_vivado_ip_block">Packaging the Processor as Vivado IP Block</a></p>
</li>
<li>
<p><a href="#_simulating_the_processor">Simulating the Processor</a></p>
</li>
<li>
<p><a href="#_building_the_documentation">Building the Documentation</a></p>
</li>
<li>
<p><a href="#_zephyr_rtos_support">Zephyr RTOS Support</a></p>
</li>
<li>
<p><a href="#_freertos_support">FreeRTOS Support</a></p>
</li>
<li>
<p><a href="#_litex_soc_builder_support">LiteX SoC Builder Support</a></p>
</li>
<li>
<p><a href="#_micropython_port">MicroPython Port</a></p>
</li>
<li>
<p><a href="#_rust_support">Rust Support</a></p>
</li>
<li>
<p><a href="#_using_the_on_chip_debugger">Using the On-Chip Debugger</a></p>
</li>
<li>
<p><a href="#_neorv32_in_verilog">NEORV32 in Verilog</a></p>
</li>
<li>
<p><a href="#_eclipse_ide">Eclipse IDE</a></p>
</li>
</ul>
</div>
<div style="page-break-after: always;"></div>
</div>
</div>
<div class="sect1">
<h2 id="_software_toolchain_setup">1. Software Toolchain Setup</h2>
<div class="sectionbody">
<div class="paragraph">
<p>To compile (and debug) executables for the NEORV32 a RISC-V-compatible toolchain is required.
By default, the project&#8217;s software framework uses the GNU C Compiler RISC-V port "RISC-V GCC".
Basically, there are two options to obtain such a toolchain:</p>
</div>
<div class="olist arabic">
<ol class="arabic">
<li>
<p>Download and <em>build</em> the RISC-V GNU toolchain by yourself.</p>
</li>
<li>
<p>Download and <em>install</em> a <strong>prebuilt</strong> version of the toolchain.</p>
</li>
</ol>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="title">Default GCC Prefix</div>
The default toolchain prefix for this project is <code>riscv-none-elf-</code>.
This default prefix can be chanced by the <code>RISCV_PREFIX</code> variable in the NEORV32 application makefile(s).
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p><strong>Toolchain Requirements</strong></p>
</div>
<div class="admonitionblock important">
<table>
<tr>
<td class="icon">
<i class="fa icon-important" title="Important"></i>
</td>
<td class="content">
<div class="title">Library/ISA Considerations</div>
Note that a toolchain build with <code>--with-arch=rv32imc</code> provides library code (like the C standard library)
compiled entirely using compressed (<code>C</code>) and <code>mul</code>/<code>div</code> instructions (<code>M</code>). Hence, this pre-compiled library
code CANNOT be executed (without emulation) on an architecture that does not support these ISA extensions.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p><strong>Building the Toolchain from Scratch</strong></p>
</div>
<div class="paragraph">
<p>The official RISC-V GCC GitHub repository (<a href="https://github.com/riscv-collab/riscv-gnu-toolchain" class="bare">https://github.com/riscv-collab/riscv-gnu-toolchain</a>) provides instructions
for building the toolchain from scratch:</p>
</div>
<div class="listingblock">
<div class="title">Listing 1. Preparing GCC build for <code>rv32i</code> (minimal ISA only in this example)</div>
<div class="content">
<pre class="highlightjs highlight"><code class="language-bash hljs" data-lang="bash">$ git clone https://github.com/riscv/riscv-gnu-toolchain
$ cd riscv-gnu-toolchain
$ riscv-gnu-toolchain$ ./configure --prefix=/opt/riscv --with-arch=rv32i --with-abi=ilp32
$ riscv-gnu-toolchain$ make</code></pre>
</div>
</div>
<div class="paragraph">
<p>Note that this configuration will build a GCC toolchain with <code>riscv32-unknown-elf-</code> as prefix / GCC triplet.
Hence, you need to adjust the <code>RISCV_PREFIX</code> variable accordingly before running any NEORV32 makefiles.</p>
</div>
<div class="paragraph">
<p><strong>Downloading and Installing a Prebuilt Toolchain</strong></p>
</div>
<div class="paragraph">
<p>Alternatively, a prebuilt toolchain can be used. Some OS package managers provide embedded RISC-V GCC toolchain.
However, I can highly recommend the toolchain provided by the X-Pack project (MIT license):
<a href="https://github.com/xpack-dev-tools/riscv-none-elf-gcc-xpack" class="bare">https://github.com/xpack-dev-tools/riscv-none-elf-gcc-xpack</a></p>
</div>
<div class="paragraph">
<p><strong>Toolchain Installation</strong></p>
</div>
<div class="paragraph">
<p>To integrate the toolchain of choice into the NEORV32 software framework, the toolchain&#8217;s binaries need
to be added to the system path (e.g. <code>PATH</code> environment variable) so they can be used by a shell. Therefore,
the absolute path to the toolchain&#8217;s <code>bin</code> folder has to be appended to the <code>PATH</code> variable:</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlightjs highlight"><code class="language-bash hljs" data-lang="bash">$ export PATH=$PATH:/opt/riscv/bin</code></pre>
</div>
</div>
<div class="admonitionblock tip">
<table>
<tr>
<td class="icon">
<i class="fa icon-tip" title="Tip"></i>
</td>
<td class="content">
<div class="title">bashrc</div>
This command can be added to <code>.bashrc</code> (or similar) to automatically add the RISC-V
toolchain at every console start.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>To make sure everything works fine, navigate to an example project in the NEORV32 <code>sw/example</code> folder and
execute the following command:</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlightjs highlight"><code class="language-bash hljs" data-lang="bash">neorv32/sw/example/demo_blink_led$ make check</code></pre>
</div>
</div>
<div class="paragraph">
<p>This will test all the tools required for generating NEORV32 executables.
Everything is working fine if "Toolchain check OK" appears at the end of the log output.</p>
</div>
<div style="page-break-after: always;"></div>
</div>
</div>
<div class="sect1">
<h2 id="_general_hardware_setup">2. General Hardware Setup</h2>
<div class="sectionbody">
<div class="paragraph">
<p>This guide shows the basics of setting up a NEORV32 project for simulation or synthesis from scratch.
It uses a simple, exemplary test "SoC" setup of the processor to keep things simple at the beginning.
This simple setup is intended for a first test / evaluation of the processor.</p>
</div>
<div class="paragraph">
<p>The NEORV32 project features three minimalist pre-configured test setups in
<a href="https://github.com/stnolting/neorv32/blob/main/rtl/test_setups"><code>rtl/test_setups</code></a>.
These test setups only implement very basic processor and CPU features and mainly
differ in the actual boot configuration.</p>
</div>
<div class="imageblock text-center">
<div class="content">
<img src="../img/neorv32_test_setup.png" alt="neorv32 test setup">
</div>
<div class="title">Figure 1. NEORV32 "hello world" Test Setup (<code>rtl/test_setups/neorv32_test_setup_bootloader.vhd</code>)</div>
</div>
<div class="olist arabic">
<ol class="arabic" start="1">
<li>
<p>Create a new project with your FPGA/ASIC/simulator EDA tool of choice.</p>
</li>
<li>
<p>Add all VHDL files from the project&#8217;s <code>rtl/core</code> folder to your project.
Make sure to add all these rtl files to a new library called <code>neorv32</code>. If your toolchain does not
provide a field to enter the library name, check out the "properties" menu of the added rtl files.</p>
</li>
</ol>
</div>
<div class="admonitionblock tip">
<table>
<tr>
<td class="icon">
<i class="fa icon-tip" title="Tip"></i>
</td>
<td class="content">
<div class="title">Compile Order and File-List Files</div>
Some tools (like Lattice Radiant) might require a manual compile order of the VHDL source files to
identify the dependencies. The <code>rtl</code> folder features file-list files that list all required HDL files in
their recommended compilation order (see <a href="https://stnolting.github.io/neorv32/#_file_list_files" class="bare">https://stnolting.github.io/neorv32/#_file_list_files</a>).
</td>
</tr>
</table>
</div>
<div class="olist arabic">
<ol class="arabic" start="3">
<li>
<p>The <code>rtl/core/neorv32_top.vhd</code> VHDL file is the top entity of the NEORV32 processor, which can be
instantiated within a user project. However, in this tutorial we will use one of the pre-defined
test setups from <code>rtl/test_setups</code> as top entity.</p>
</li>
</ol>
</div>
<div class="admonitionblock important">
<table>
<tr>
<td class="icon">
<i class="fa icon-important" title="Important"></i>
</td>
<td class="content">
<div class="title">NEORV32 VHDL Package</div>
Make sure to include the <code>neorv32</code> package into your design when instantiating the processor: add
<code>library neorv32;</code> and <code>use neorv32.neorv32_package.all;</code> to your design unit.
</td>
</tr>
</table>
</div>
<div class="olist arabic">
<ol class="arabic" start="4">
<li>
<p>Add the pre-defined test setup of choice to the project, too, and select it as <strong>top entity</strong>.</p>
</li>
<li>
<p>The entity of the test setups provides a minimal set of configuration generics, that might have
to be adapted to match your FPGA and board:</p>
</li>
</ol>
</div>
<div class="listingblock">
<div class="title">Listing 2. Test setup entity - configuration generics</div>
<div class="content">
<pre class="highlightjs highlight"><code class="language-vhdl hljs" data-lang="vhdl">generic (
  -- adapt these for your setup --
  CLOCK_FREQUENCY : natural := 100000000; <i class="conum" data-value="1"></i><b>(1)</b>
  IMEM_SIZE       : natural := 16*1024;   <i class="conum" data-value="2"></i><b>(2)</b>
  DMEM_SIZE       : natural := 8*1024     <i class="conum" data-value="3"></i><b>(3)</b>
);</code></pre>
</div>
</div>
<div class="colist arabic">
<table>
<tr>
<td><i class="conum" data-value="1"></i><b>1</b></td>
<td>Clock frequency of <code>clk_i</code> signal in Hertz</td>
</tr>
<tr>
<td><i class="conum" data-value="2"></i><b>2</b></td>
<td>Default size of internal instruction memory: 16kB</td>
</tr>
<tr>
<td><i class="conum" data-value="3"></i><b>3</b></td>
<td>Default size of internal data memory: 8kB</td>
</tr>
</table>
</div>
<div class="olist arabic">
<ol class="arabic" start="6">
<li>
<p>If your FPGA does not provide sufficient resources you can modify the memory sizes (<code>IMEM_SIZE</code> and <code>DMEM_SIZE</code>).</p>
</li>
<li>
<p>The actual clock frequency (Hz) of the top&#8217;s clock input signal (<code>clk_i</code>) needs to be defined using the <code>CLOCK_FREQUENCY</code> generic.</p>
</li>
</ol>
</div>
<div class="olist arabic">
<ol class="arabic" start="8">
<li>
<p>Assign the signals of the test setup top entity to the according pins of your FPGA board.
All the signals can be found in the entity declaration of the corresponding test setup, e.g.:</p>
</li>
</ol>
</div>
<div class="listingblock">
<div class="title">Listing 3. Ports of <code>neorv32_test_setup_bootloader.vhd</code></div>
<div class="content">
<pre class="highlightjs highlight"><code class="language-vhdl hljs" data-lang="vhdl">port (
  -- Global control --
  clk_i       : in  std_ulogic; -- global clock, rising edge
  rstn_i      : in  std_ulogic; -- global reset, low-active, async
  -- GPIO --
  gpio_o      : out std_ulogic_vector(7 downto 0); -- parallel output
  -- UART0 --
  uart0_txd_o : out std_ulogic; -- UART0 send data
  uart0_rxd_i : in  std_ulogic  -- UART0 receive data
);</code></pre>
</div>
</div>
<div class="admonitionblock important">
<table>
<tr>
<td class="icon">
<i class="fa icon-important" title="Important"></i>
</td>
<td class="content">
<div class="title">Signal Polarity</div>
If your FPGA board has inverse polarity for certain input/output you need to add inverters. Example: The reset signal
<code>rstn_i</code> is low-active by default; the LEDs connected to <code>gpio_o</code> are high-active by default.
</td>
</tr>
</table>
</div>
<div class="olist arabic">
<ol class="arabic" start="9">
<li>
<p>Attach the clock input <code>clk_i</code> to your clock source and connect the reset line <code>rstn_i</code> to a button of
your FPGA board. Check whether it is low-active or high-active - the reset signal of the processor is
<strong>low-active</strong>, so maybe you need to invert the input signal.</p>
</li>
<li>
<p>If possible, connected at least bit <code>0</code> of the GPIO output port <code>gpio_o</code> to a LED (see "Signal Polarity" note above).</p>
</li>
<li>
<p>If your are using a UART-based test setup connect the UART communication signals <code>uart0_txd_o</code> and <code>uart0_rxd_i</code>
to the host interface (e.g. a USB-UART converter).</p>
</li>
<li>
<p>If you are using the on-chip debugger setup connect the processor&#8217;s JTAG signal <code>jtag_*</code> to a suitable JTAG adapter.</p>
</li>
<li>
<p>Perform the project HDL compilation (synthesis, mapping, placement, routing, bitstream generation).</p>
</li>
<li>
<p>Program the generated bitstream into your FPGA and press the button connected to the reset signal.</p>
</li>
<li>
<p>The LED(s) connected to <code>gpio_o</code> should be flashing now.</p>
</li>
</ol>
</div>
<div style="page-break-after: always;"></div>
</div>
</div>
<div class="sect1">
<h2 id="_application_program_compilation">3. Application Program Compilation</h2>
<div class="sectionbody">
<div class="paragraph">
<p>This guide shows how to compile a C-code application for the NEORV32 processor.</p>
</div>
<div class="olist arabic">
<ol class="arabic" start="1">
<li>
<p>Open a terminal console and navigate to one of the project&#8217;s example programs. For instance, navigate to the
simple <code>sw/example_demo_blink_led</code> example program. This program uses the GPIO controller to display
an 8-bit counter on the lowest eight bit of the <code>gpio_o</code> output port.</p>
</li>
<li>
<p>To compile the project and generate an executable simply execute:</p>
</li>
</ol>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlightjs highlight"><code class="language-bash hljs" data-lang="bash">neorv32/sw/example/demo_blink_led$ make clean_all exe</code></pre>
</div>
</div>
<div class="olist arabic">
<ol class="arabic" start="3">
<li>
<p>The <code>clean</code> target is used to ensure everything is re-build.</p>
</li>
<li>
<p>The <code>exe</code> target will compile and link the application sources together with all the included libraries.
At the end an ELF file (<code>main.elf</code>) is generated. The <em>NEORV32 image generator</em> (in <code>sw/image_gen</code>)
takes this file and creates the final executable (<code>neorv32_exe.bin</code>). The makefile will show the resulting
memory utilization and the executable size:</p>
</li>
</ol>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlightjs highlight"><code class="language-bash hljs" data-lang="bash">neorv32/sw/example/demo_blink_led$ make clean_all exe
Memory utilization:
   text    data     bss     dec     hex filename
   1004       0       0    1004     3ec main.elf
Compiling ../../../sw/image_gen/image_gen
Executable (neorv32_exe.bin) size in bytes:
1016</code></pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="title">Build Artifacts</div>
All <em>intermediate</em> build artifacts (like object files and binaries) will be places into a (new) project-local
folder named <code>build</code>. The main ELF and the actual executable will be placed in the root project folder.
</td>
</tr>
</table>
</div>
<div class="olist arabic">
<ol class="arabic" start="5">
<li>
<p>The <code>exe</code> target has created the actual executable <code>neorv32_exe.bin</code> in the current folder
that is ready to be uploaded to the processor using the build-in bootloader. Additionally, the <code>main.elf</code> file can
be uploaded using the on-chip debugger.</p>
</li>
</ol>
</div>
<div style="page-break-after: always;"></div>
</div>
</div>
<div class="sect1">
<h2 id="_installing_an_executable_directly_into_memory">4. Installing an Executable Directly Into Memory</h2>
<div class="sectionbody">
<div class="paragraph">
<p>An application can be installed as non-volatile image to the internal instruction memory (IMEM) so that it
gets executed right after reset. For this concept the IMEM gets implemented as pre-initialized ROM that
gets initialized during FPGA bitstream programming.</p>
</div>
<div class="olist arabic">
<ol class="arabic" start="1">
<li>
<p>Configure the processor boot mode <code>BOOT_MODE_SELECT</code> to "Boot IMEM Image" (select value 2). This boot mode requires the processor-internal
instruction memory (IMEM) so ensure is is enabled (<code>IMEM_EN</code>).</p>
</li>
</ol>
</div>
<div class="listingblock">
<div class="title">Listing 4. Processor top entity configuration - enable internal IMEM</div>
<div class="content">
<pre class="highlightjs highlight"><code class="language-vhdl hljs" data-lang="vhdl">BOOT_MODE_SELECT =&gt; 2,    -- boot from pre-initialized IMEM-ROM
IMEM_EN          =&gt; true, -- implement processor-internal instruction memory</code></pre>
</div>
</div>
<div class="olist arabic">
<ol class="arabic" start="2">
<li>
<p>Regenerate and re-install the default IMEM initialization file (<code>rtl/core/neorv32_imem_image.vhd</code>)
so that it contains the image of your actual application firmware.</p>
</li>
</ol>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlightjs highlight"><code class="language-bash hljs" data-lang="bash">neorv32/sw/example/demo_blink_led$ make clean_all image install
Memory utilization:
   text    data     bss     dec     hex filename
  22192    1352    4216   27760    6c70 main.elf
Compiling image generator...
Generating neorv32_imem_image.vhd
Installing application image to ../../../rtl/core/neorv32_imem_image.vhd</code></pre>
</div>
</div>
<div class="olist arabic">
<ol class="arabic" start="3">
<li>
<p>Rerun FPGA synthesis and upload the bitstream.
Your application code now resides non-volatile in the processor&#8217;s IMEM and is executed right after reset.</p>
</li>
</ol>
</div>
<div style="page-break-after: always;"></div>
</div>
</div>
<div class="sect1">
<h2 id="_adding_custom_hardware_modules">5. Adding Custom Hardware Modules</h2>
<div class="sectionbody">
<div class="paragraph">
<p>In resemblance to the RISC-V ISA, the NEORV32 processor was designed to ease customization and extensibility.
The processor provides several predefined options to add application-specific custom hardware modules and accelerators.
A coarse <a href="#_comparative_summary">Comparative Summary</a> is given at the end of this section.</p>
</div>
<div class="sect2">
<h3 id="_standard_external_interfaces">5.1. Standard (<em>External</em>) Interfaces</h3>
<div class="paragraph">
<p>The processor already provides a set of standard interfaces that are intended to connect <em>chip-external</em> devices.
However, these interfaces can also be used chip-internally. The most suitable interfaces are
GPIO, UART, SPI and TWI.</p>
</div>
<div class="paragraph">
<p>The SPI and especially the GPIO interfaces might be the most straightforward approaches since they
have a minimal protocol overhead. Beyond simplicity, these interface only provide a very limited bandwidth
and require more sophisticated software handling ("bit-banging" for the GPIO). Hence, it is not recommend
to use them for <em>chip-internal</em> communication.</p>
</div>
</div>
<div class="sect2">
<h3 id="_external_bus_interface">5.2. External Bus Interface</h3>
<div class="paragraph">
<p>The <a href="https://stnolting.github.io/neorv32/#_processor_external_bus_interface_xbus">External Bus Interface</a>
provides the classic approach for attaching custom IP. By default, the bus interface implements the widely adopted
Wishbone interface standard. This project also includes wrappers to convert to other protocol standards like ARM&#8217;s
AXI4 or Intel&#8217;s Avalon protocols. By using a full-featured bus protocol, complex SoC designs can be implemented
including several modules and even multi-core architectures. Many FPGA EDA tools provide graphical editors to build
and customize whole SoC architectures and even include pre-defined IP libraries.</p>
</div>
<div class="paragraph">
<p>Custom hardware modules attached to the processor&#8217;s bus interface have no limitations regarding their functionality.
User-defined interfaces (like DDR memory access) can be implemented and the according hardware module can operate
completely independent of the CPU.</p>
</div>
<div class="paragraph">
<p>The bus interface uses a memory-mapped approach. All data transfers are handled by simple load/store operations since the
external bus interface is mapped into the processor&#8217;s <a href="https://stnolting.github.io/neorv32/#_address_space">address space</a>.
This allows a very simple still high-bandwidth communications. However, high bus traffic may increase access latency.
In addition, the processor&#8217;s DMA controller can also used to/from transfer data to processor-external modules.</p>
</div>
<div class="admonitionblock tip">
<table>
<tr>
<td class="icon">
<i class="fa icon-tip" title="Tip"></i>
</td>
<td class="content">
<div class="title">Debugging/Testing Custom Hardware Modules</div>
Custom hardware IP modules connected via the external bus interface or integrated as CFU can be debugged "in-system" using the
"bus explorer" example program (<code>sw/example_bus_explorer</code>). This program provides an interactive console (via UART0)
that allows to perform arbitrary read and write access from/to any memory-mapped register.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_custom_functions_subsystem">5.3. Custom Functions Subsystem</h3>
<div class="paragraph">
<p>The <a href="https://stnolting.github.io/neorv32/#_custom_functions_subsystem_cfs">Custom Functions Subsystem (CFS)</a> is
an "empty" template for a memory-mapped, processor-internal module.</p>
</div>
<div class="paragraph">
<p>The basic idea of this subsystem is to provide a convenient, simple and flexible platform, where the user can
concentrate on implementing the actual design logic rather than taking care of the communication between the
CPU/software and the design logic. Note that the CFS does not have direct access to memory. All data (and control
instruction) have to be send by the CPU.</p>
</div>
<div class="paragraph">
<p>The use-cases for the CFS include medium-scale hardware accelerators that need to be tightly-coupled to the CPU.
Potential use cases could be DSP modules like CORDIC, cryptography accelerators or custom interfaces (like IIS).</p>
</div>
</div>
<div class="sect2">
<h3 id="_custom_functions_unit">5.4. Custom Functions Unit</h3>
<div class="paragraph">
<p>The <a href="https://stnolting.github.io/neorv32/#_custom_functions_unit_cfu">Custom Functions Unit (CFU)</a> is a functional
unit that is integrated right into the CPU&#8217;s pipeline. It allows to implement custom RISC-V instructions.
This extension option is intended for rather small logic that implements operations, which cannot be emulated
in pure software in an efficient way. Since the CFU has direct access to the core&#8217;s register file it can operate
with minimal data latency.</p>
</div>
</div>
<div class="sect2">
<h3 id="_comparative_summary">5.5. Comparative Summary</h3>
<div class="paragraph">
<p>The following table gives a comparative summary of the most important factors when choosing one of the
chip-internal extension options:</p>
</div>
<div class="ulist">
<ul>
<li>
<p><a href="https://stnolting.github.io/neorv32/#_custom_functions_unit_cfu">Custom Functions Unit (CFU)</a> for CPU-internal custom RISC-V instructions</p>
</li>
<li>
<p><a href="https://stnolting.github.io/neorv32/#_custom_functions_subsystem_cfs">Custom Functions Subsystem (CFS)</a> for tightly-coupled processor-internal co-processors</p>
</li>
<li>
<p><a href="https://stnolting.github.io/neorv32/#_processor_external_memory_interface_wishbone">External Bus Interface (WISHBONE)</a> for processor-external memory-mapped modules</p>
</li>
</ul>
</div>
<table class="tableblock frame-all grid-rows stretch">
<caption class="title">Table 1. Comparison of Predefined On-Chip Extension Options</caption>
<colgroup>
<col style="width: 25%;">
<col style="width: 25%;">
<col style="width: 25%;">
<col style="width: 25%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top"></th>
<th class="tableblock halign-center valign-top">Custom Functions Unit (CFU)</th>
<th class="tableblock halign-center valign-top">Custom Functions Subsystem (CFS)</th>
<th class="tableblock halign-center valign-top">External Bus Interface</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>RTL location</strong></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">CPU-internal</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">processor-internal</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">processor-external</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>HW complexity/size</strong></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">small</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">medium</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">large</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>CPU-independent operation</strong></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">no</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">yes</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">yes</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>CPU interface</strong></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">register file access</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">memory-mapped</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">memory-mapped</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>Low-level access mechanism</strong></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">custom instructions</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">load/store</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">load/store</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>Access latency</strong></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">low</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">medium</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">medium to high</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>External IO interfaces</strong></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">not supported</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">yes, but limited</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">yes, user-defined</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>Exception capability</strong></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">yes</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">no</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">no</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>Interrupt capability</strong></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">no</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">yes</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">user-defined</p></td>
</tr>
</tbody>
</table>
<div style="page-break-after: always;"></div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_packaging_the_processor_as_vivado_ip_block">6. Packaging the Processor as Vivado IP Block</h2>
<div class="sectionbody">
<div class="paragraph">
<p>Packaging the entire processor as IP module allows easy integration of the core (or even several cores)
into a block-design-based Vivado project. The NEORV32 repository provides a full-scale TCL script that
automatically packages the processor as Vivado IP block including an interactive configuration GUI.
For this, a specialized wrapper for the processor&#8217;s top entity is provided
(<code>rtl/system_integration/neorv32_vivado_ip.vhd</code>) that features AXI4-compatible (via XBUS)
and AXI4-Stream-compatible (via SLINK) interfaces.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="title">General AXI Wrapper</div>
The provided AXI4-bridge can also be used for custom (AXI) setups outside of Vivado and/or IP block designs.
</td>
</tr>
</table>
</div>
<div class="imageblock">
<div class="content">
<img src="../img/vivado_ip_soc.png" alt="vivado ip soc">
</div>
<div class="title">Figure 2. Example Vivado SoC using the NEORV32 IP Block</div>
</div>
<div class="paragraph">
<p>Besides packaging the HDL modules, the TCL script also generates an interactive customization GUI that allows an easy
and intuitive configuration of the processor. The rather complex VHDL configuration generics are abstracted and provided
with tool tips to make it easier to understand the different configuration options.</p>
</div>
<div class="imageblock">
<div class="content">
<img src="../img/vivado_ip_gui.png" alt="vivado ip gui">
</div>
<div class="title">Figure 3. NEORV32 IP Customization GUI</div>
</div>
<div class="paragraph">
<p>The following steps show how to package the processor using the provided TCL script
(<code>neorv32/rtl/system_integration/neorv32_vivado_ip.tcl</code>)
and how to import the generated IP block into the Vivado IP repository.</p>
</div>
<div class="paragraph">
<p><strong>Packaging from within a Vivado Project</strong> (recommended)</p>
</div>
<div class="olist arabic">
<ol class="arabic" start="1">
<li>
<p>Open your Vivado block design.</p>
</li>
<li>
<p>Open the TCL shell ("Window &#8594; Tcl Console") to manually invoke the script.</p>
</li>
<li>
<p>Use <code>cd</code> in the TCL console to navigate to the project&#8217;s <code>neorv32/rtl/system_integration</code> folder.</p>
</li>
<li>
<p>Execute <code>source neorv32_vivado_ip.tcl</code> in the TCL console.</p>
</li>
<li>
<p>A second Vivado instance will open automatically packaging the IP module. After this process is completed, the second Vivado instance will automatically close again.</p>
</li>
<li>
<p>A new folder <code>neorv32_vivado_ip_work</code> is created in <code>neorv32/rtl/system_integration</code> which contains the IP-packaging Vivado project.</p>
</li>
<li>
<p>The <code>packaged_ip</code> sub-folder provides the actual IP module which is automatically added to the project&#8217;s IP repository.</p>
</li>
<li>
<p>You will find the NEORV32 in the "User Repository" section of the Vivado IP catalog.</p>
</li>
</ol>
</div>
<div class="paragraph">
<p><strong>Stand-Alone Packaging</strong></p>
</div>
<div class="olist arabic">
<ol class="arabic" start="1">
<li>
<p>Start Vivado.</p>
</li>
<li>
<p>On the splash screen select "Tools &#8594; Run TCL Script".</p>
</li>
<li>
<p>Navigate to the <code>neorv32/rtl/system_integration</code> folder and select <code>neorv32_vivado_ip.tcl</code>.</p>
</li>
<li>
<p>A second Vivado instance will open automatically packaging the IP module. After this process is completed, the second Vivado instance will automatically close again.</p>
</li>
<li>
<p>A new folder <code>neorv32_vivado_ip_work</code> is created in <code>neorv32/rtl/system_integration</code> which contains the IP-packaging Vivado project.</p>
</li>
<li>
<p>The <code>packaged_ip</code> sub-folder provides the actual IP module.</p>
</li>
<li>
<p>Open your custom design where you want to integrate the NEORV32 IP module.</p>
</li>
<li>
<p>Click on "Settings" in the "Project Manager" on the left side.</p>
</li>
<li>
<p>Under "Project Settings" expand the "IP" section and click on "Repository".</p>
</li>
<li>
<p>Click the large plus button and select the previously generated IP folder (<code>path/to/neorv32/rtl/system_integration/neorv32_vivado_ip_work/packaged_ip</code>).</p>
</li>
<li>
<p>Click "Select" and close the Settings menu with "Apply" and "OK".</p>
</li>
<li>
<p>You will find the NEORV32 in the "User Repository" section of the Vivado IP catalog.</p>
</li>
</ol>
</div>
<div class="admonitionblock warning">
<table>
<tr>
<td class="icon">
<i class="fa icon-warning" title="Warning"></i>
</td>
<td class="content">
<div class="title">Combinatorial Loops DRC Errors</div>
If the TRNG is enabled it is recommended to add the following commands to the project&#8217;s constraints file in order
to prevent DRC errors during bitstream generation.
</td>
</tr>
</table>
</div>
<div class="listingblock">
<div class="title">Listing 5. Allow Combinatorial Loops</div>
<div class="content">
<pre class="highlightjs highlight"><code class="language-xdc hljs" data-lang="xdc">set_property SEVERITY {warning} [get_drc_checks LUTLP-1]
set_property IS_ENABLED FALSE [get_drc_checks LUTLP-1]
set_property ALLOW_COMBINATORIAL_LOOPS TRUE</code></pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="title">Re-Packaging the IP Core</div>
For every change that is made to the hardware RTL code (excluding configuration made via the customization GUI)
the NEORV32 IP module needs to be re-packaged by re-executing the packing script (<code>neorv32_vivado_ip.tcl</code>).<br>
<br>
This also applies if an executable installed right into the IMEM shall be updated. It is <strong>not</strong> possible to replace the IMEM image
(<code>neorv32_imem_image.vhd</code>) file in the packaged_ip folder. For the Vivado design suite, the new program to be executed must
be compiled and installed using the <code>install</code> makefile target. Next, the <code>neorv32_vivado_ip.tcl</code> script has to be executed again.
Finally, Vivado will prompt to upgrade the NEORV32 IP.
</td>
</tr>
</table>
</div>
<div class="admonitionblock important">
<table>
<tr>
<td class="icon">
<i class="fa icon-important" title="Important"></i>
</td>
<td class="content">
<div class="title">Out-of-Context Synthesis</div>
If NEORV32 configurations do not take effect, try using the out-of-context synthesis option.
</td>
</tr>
</table>
</div>
<div class="olist arabic">
<ol class="arabic">
<li>
<p>Incremental Compilation of Simulation Sources (ISIM)</p>
<div class="admonitionblock important">
<table>
<tr>
<td class="icon">
<i class="fa icon-important" title="Important"></i>
</td>
<td class="content">
When using AMD Vivado (ISIM for simulation) make sure to <strong>TURN OFF</strong> "incremental compilation" (<em>Project Setting</em>
&#8594; <em>Simulation</em> &#8594; <em>Advanced</em> &#8594; _Enable incremental compilation). This will slow down simulation relaunch but will
ensure that all application images (<code>*_image.vhd</code>) are reanalyzed when recompiling the NEORV32 application or bootloader.
</td>
</tr>
</table>
</div>
</li>
</ol>
</div>
<div style="page-break-after: always;"></div>
</div>
</div>
<div class="sect1">
<h2 id="_simulating_the_processor">7. Simulating the Processor</h2>
<div class="sectionbody">
<div class="paragraph">
<p>Due to the complexity of the NEORV32 processor and all the different configuration options,
there is a wide range of possible testing and verification strategies.</p>
</div>
<div class="paragraph">
<p>On the one hand, a simple smoke testbench allows ensuring that functionality is correct from a software point of view.
That is used for running the RISC-V architecture tests, in order to guarantee compliance with the ISA specification(s).
All required simulation sources are located in <code>sim</code>.</p>
</div>
<div class="paragraph">
<p>On the other hand, <a href="http://vunit.github.io/">VUnit</a> and <a href="http://vunit.github.io/verification_components/user_guide.html">Verification Components</a>
are used for verifying the functionality of the various peripherals from a hardware point of view.</p>
</div>
<div class="admonitionblock important">
<table>
<tr>
<td class="icon">
<i class="fa icon-important" title="Important"></i>
</td>
<td class="content">
<div class="title">AMD Vivado / ISIM - Incremental Compilation</div>
When using AMD Vivado (ISIM for simulation) make sure to <strong>TURN OFF</strong> "incremental compilation" (<em>Project Settings</em>
&#8594; <em>Simulation</em> &#8594; <em>Advanced</em> &#8594; _Enable incremental compilation). This will slow down simulation relaunch but will
ensure that all application images (<code>*_image.vhd</code>) are reanalyzed when recompiling the NEORV32 application or bootloader.
</td>
</tr>
</table>
</div>
<div class="sect2">
<h3 id="_testbench">7.1. Testbench</h3>
<div class="admonitionblock tip">
<table>
<tr>
<td class="icon">
<i class="fa icon-tip" title="Tip"></i>
</td>
<td class="content">
<div class="title">VUnit Testbench</div>
A more sophisticated testbench using <strong>VUnit</strong> is available in a separate repository:
<a href="https://github.com/stnolting/neorv32-vunit" class="bare">https://github.com/stnolting/neorv32-vunit</a>
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>A plain-VHDL testbench without any third-party libraries / dependencies (<code>sim/neorv32_tb.vhd</code>) can be used for simulating
and testing the processor and all its configurations. This testbench features clock and reset generators and enables all
optional peripheral and CPU extensions. The processor check program (<code>sw/example/processor_check</code>) is develop in close
relation to the default testbench in order to test all primary processor functions.</p>
</div>
<div class="paragraph">
<p>The simulation setup is configured via the "User Configuration" section located right at the beginning of
the testbench architecture. Each configuration generic provides a default value and a comments to explain the functionality.
Basically, these configuration generics represent most of the processor&#8217;s <strong>top generics</strong>.</p>
</div>
<div class="admonitionblock important">
<table>
<tr>
<td class="icon">
<i class="fa icon-important" title="Important"></i>
</td>
<td class="content">
<div class="title">UART output during simulation</div>
Data written to the NEORV32 UART0 / UART1 transmitter is send to a virtual UART receiver implemented as part of the default
testbench. The received chars are send to the simulator console and are also stored to a log file (<code>tb.uart0_rx.log</code>
for UART0, <code>tb.uart1_rx.log</code> for UART1) inside the simulator&#8217;s home folder. <strong>Please note that printing via the
native UART receiver takes a lot of time.</strong> For faster simulation console output see section <a href="#_faster_simulation_console_output">Faster Simulation Console Output</a>.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_faster_simulation_console_output">7.2. Faster Simulation Console Output</h3>
<div class="paragraph">
<p>When printing data via the physical UART the communication speed will always be based on the configured BAUD rate. For a
simulation this might take some time. To have faster output you can enable the <strong>simulation mode</strong> for UART0/UART1 (see
section <a href="https://stnolting.github.io/neorv32/#_primary_universal_asynchronous_receiver_and_transmitter_uart0" class="bare">https://stnolting.github.io/neorv32/#_primary_universal_asynchronous_receiver_and_transmitter_uart0</a>).
TX data sent to UART0 / UART1 will be immediately printed to the simulator console instead of being transmitted via the
physical UART TX line.</p>
</div>
<div class="admonitionblock tip">
<table>
<tr>
<td class="icon">
<i class="fa icon-tip" title="Tip"></i>
</td>
<td class="content">
<div class="title">Automatic Simulation Mode</div>
You can "automatically" enable the simulation mode of UART0/UART1 when compiling an application. In this case, the "real"
UART0/UART1 transmitter unit is permanently disabled by setting the UART&#8217;s "sim-mode" bit.
To enable the simulation mode just compile and install the application and add <code>-DUART0_SIM_MODE</code> <code>-DUART0_SIM_MODE</code> /
<code>-DUART1_SIM_MODE</code> to the compiler&#8217;s <code>USER_FLAGS</code> variable (do not forget the <code>-D</code> suffix flag):
</td>
</tr>
</table>
</div>
<div class="listingblock">
<div class="title">Listing 6. Auto-Enable UART0 Simulation-Mode while Compiling</div>
<div class="content">
<pre class="highlightjs highlight"><code class="language-bash hljs" data-lang="bash">sw/example/demo_blink_led$ make USER_FLAGS+=-DUART0_SIM_MODE clean_all all</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_ghdl_simulation">7.3. GHDL Simulation</h3>
<div class="paragraph">
<p>The default simulation setup that is also used by the project&#8217;s CI pipeline is based on the free and open-source VHDL
simulator <strong>GHDL</strong>. The <code>sim</code> folder also contains a simple script that evaluates and simulates all core files.
This script can be called right from the command. Optionally, additional GHDL flags can be passes.</p>
</div>
<div class="listingblock">
<div class="title">Listing 7. Invoking the default GHDL simulation script</div>
<div class="content">
<pre class="highlightjs highlight"><code class="language-bash hljs" data-lang="bash">neorv32/sim$ sh ghdl.sh --stop-time=20ms</code></pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_simulation_using_application_makefiles">7.4. Simulation using Application Makefiles</h3>
<div class="paragraph">
<p>The <a href="#_ghdl_simulation">GHDL Simulation</a> can also be started by the main application makefile (i.e. from each SW project folder).</p>
</div>
<div class="listingblock">
<div class="title">Listing 8. Starting the GHDL simulation from the application makefile</div>
<div class="content">
<pre class="highlightjs highlight"><code class="language-bash hljs" data-lang="bash">sw/example/demo_blink_led$ make USER_FLAGS+=-DUART0_SIM_MODE clean_all install sim
[...]
Blinking LED demo program</code></pre>
</div>
</div>
<div class="paragraph">
<p>Makefile targets:</p>
</div>
<div class="ulist">
<ul>
<li>
<p><code>clean_all</code>: delete all artifacts and rebuild everything</p>
</li>
<li>
<p><code>install</code>: install executable</p>
</li>
<li>
<p><code>sim</code>: run GHDL simulation</p>
</li>
</ul>
</div>
<div class="admonitionblock tip">
<table>
<tr>
<td class="icon">
<i class="fa icon-tip" title="Tip"></i>
</td>
<td class="content">
<div class="title">Adjusting the Testbench Configuration</div>
The testbench provides several generics for customization. These can be adjusted in-console using the
makefile&#8217;s <code>GHDL_RUN_FLAGS</code> variable. E.g.: <code>make GHDL_RUN_FLAGS+="-gBOOT_MODE_SELECT=1" sim</code>
</td>
</tr>
</table>
</div>
<div class="sect3">
<h4 id="_hello_world">7.4.1. Hello World!</h4>
<div class="paragraph">
<p>To do a quick test of the NEORV32 make and the required tools navigate to the project&#8217;s <code>sw/example/hello_world</code>
folder and run <code>make USER_FLAGS+=-DUART0_SIM_MODE clean install sim</code>:</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlightjs highlight"><code class="language-bash hljs" data-lang="bash">neorv32/sw/example/hello_world$ make USER_FLAGS+=-DUART0_SIM_MODE clean install sim
../../../sw/lib/source/neorv32_uart.c: In function 'neorv32_uart_setup':
../../../sw/lib/source/neorv32_uart.c:80:2: warning: #warning UART0_SIM_MODE (primary UART) enabled! Sending all UART0.TX data to text.io simulation output instead of real UART0 transmitter. Use this for simulation only! [-Wcpp] <i class="conum" data-value="1"></i><b>(1)</b>
   80 | #warning UART0_SIM_MODE (primary UART) enabled! \
      |  ^~~~~~~
Memory utilization:
   text    data     bss     dec     hex filename
   5596       0     116    5712    1650 main.elf <i class="conum" data-value="2"></i><b>(2)</b>
Compiling image generator...
Generating neorv32_imem_image.vhd
Installing application image to ../../../rtl/core/neorv32_imem_image.vhd <i class="conum" data-value="3"></i><b>(3)</b>
Simulating processor using default testbench...
GHDL simulation run parameters: --stop-time=10ms <i class="conum" data-value="4"></i><b>(4)</b>
../rtl/core/neorv32_top.vhd:329:5:@0ms:(assertion note): [NEORV32] The NEORV32 RISC-V Processor (v1.11.6.0), github.com/stnolting/neorv32
../rtl/core/neorv32_top.vhd:335:5:@0ms:(assertion note): [NEORV32] Processor Configuration: CPU (smp-dual-core) IMEM-ROM DMEM I-CACHE D-CACHE XBUS CLINT GPIO UART0 UART1 SPI SDI TWI TWD PWM WDT TRNG CFS NEOLED GPTMR ONEWIRE DMA SLINK SYSINFO OCD OCD-AUTH OCD-HWBP
../rtl/core/neorv32_top.vhd:388:5:@0ms:(assertion note): [NEORV32] BOOT_MODE_SELECT = 2: booting IMEM image
../rtl/core/neorv32_cpu.vhd:130:5:@0ms:(assertion note): [NEORV32] CPU ISA: rv32iabmux_zaamo_zalrsc_zba_zbb_zbkb_zbkc_zbkx_zbs_zicntr_zicond_zicsr_zifencei_zihpm_zfinx_zkn_zknd_zkne_zknh_zks_zksed_zksh_zkt_zmmul_sdext_sdtrig_smpmp_xcfu
../rtl/core/neorv32_cpu.vhd:168:5:@0ms:(assertion note): [NEORV32] CPU tuning options: fast_mul fast_shift
../rtl/core/neorv32_cpu.vhd:175:5:@0ms:(assertion warning): [NEORV32] Assuming this is a simulation.
../rtl/core/neorv32_imem.vhd:61:3:@0ms:(assertion note): [NEORV32] Implementing processor-internal IMEM as pre-initialized ROM.
../rtl/core/neorv32_trng.vhd:298:3:@0ms:(assertion note): [neoTRNG] The neoTRNG (v3.3) - A Tiny and Platform-Independent True Random Number Generator, https://github.com/stnolting/neoTRNG
../rtl/core/neorv32_trng.vhd:308:3:@0ms:(assertion warning): [neoTRNG] Simulation-mode enabled (NO TRUE/PHYSICAL RANDOM)!
../rtl/core/neorv32_debug_auth.vhd:44:3:@0ms:(assertion warning): [NEORV32] using DEFAULT on-chip debugger authenticator. Replace by custom module.
<i class="conum" data-value="5"></i><b>(5)</b>
                                                                                      ##        ##   ##   ##
 ##     ##   #########   ########    ########   ##      ##   ########    ########     ##      ################
####    ##  ##          ##      ##  ##      ##  ##      ##  ##      ##  ##      ##    ##    ####            ####
## ##   ##  ##          ##      ##  ##      ##  ##      ##          ##         ##     ##      ##   ######   ##
##  ##  ##  #########   ##      ##  #########   ##      ##      #####        ##       ##    ####   ######   ####
##   ## ##  ##          ##      ##  ##     ##    ##    ##           ##     ##         ##      ##   ######   ##
##    ####  ##          ##      ##  ##      ##    ##  ##    ##      ##   ##           ##    ####            ####
##     ##    #########   ########   ##       ##     ##       ########   ##########    ##      ################
                                                                                      ##        ##   ##   ##
Hello world! :)</code></pre>
</div>
</div>
<div class="colist arabic">
<table>
<tr>
<td><i class="conum" data-value="1"></i><b>1</b></td>
<td>Notifier that "simulation mode" of UART0 is enabled (by the <code>USER_FLAGS+=-DUART0_SIM_MODE</code> makefile flag). All UART0 output is send to the simulator console.</td>
</tr>
<tr>
<td><i class="conum" data-value="2"></i><b>2</b></td>
<td>Final executable size (<code>text</code>) and <em>static</em> data memory requirements (<code>data</code>, <code>bss</code>).</td>
</tr>
<tr>
<td><i class="conum" data-value="3"></i><b>3</b></td>
<td>The application code is <em>installed</em> as pre-initialized IMEM. This is the default approach for simulation.</td>
</tr>
<tr>
<td><i class="conum" data-value="4"></i><b>4</b></td>
<td>List of (default) arguments that were send to the simulator. Here: maximum simulation time (10ms).</td>
</tr>
<tr>
<td><i class="conum" data-value="5"></i><b>5</b></td>
<td>Execution of the actual program starts. UART0 TX data is printed right to the console.</td>
</tr>
</table>
</div>
<div style="page-break-after: always;"></div>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_building_the_documentation">8. Building the Documentation</h2>
<div class="sectionbody">
<div class="paragraph">
<p>The data sheet and user guide is written using <code>asciidoc</code>. The according source files
can be found in <code>docs</code>. The documentation of the software framework is written <em>in-code</em> using <code>doxygen</code>.
A makefiles in the project&#8217;s <code>docs</code> directory is provided to build all of the documentation as HTML pages
or as PDF documents.</p>
</div>
<div class="admonitionblock tip">
<table>
<tr>
<td class="icon">
<i class="fa icon-tip" title="Tip"></i>
</td>
<td class="content">
<div class="title">Pre-Built PDFs</div>
Pre-rendered PDFs are available online as nightly pre-releases: <a href="https://github.com/stnolting/neorv32/releases/tag/nightly_release" class="bare">https://github.com/stnolting/neorv32/releases/tag/nightly_release</a>
The HTML-based documentation is also available online at the project&#8217;s <a href="https://stnolting.github.io/neorv32/">GitHub Page</a>.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>The makefile provides a help target to show all available build options and their according outputs.</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlightjs highlight"><code class="language-bash hljs" data-lang="bash">neorv32/docs$ make help</code></pre>
</div>
</div>
<div class="listingblock">
<div class="title">Listing 9. Example: Generate HTML documentation (data sheet) using <code>asciidoctor</code></div>
<div class="content">
<pre class="highlightjs highlight"><code class="language-bash hljs" data-lang="bash">neorv32/docs$ make html</code></pre>
</div>
</div>
<div class="admonitionblock tip">
<table>
<tr>
<td class="icon">
<i class="fa icon-tip" title="Tip"></i>
</td>
<td class="content">
<div class="title">Using Containers for Building</div>
If you don&#8217;t have <code>asciidoctor</code> / <code>asciidoctor-pdf</code> installed, you can still generate all the documentation using
a <em>docker container</em> via <code>make container</code>.
</td>
</tr>
</table>
</div>
<div style="page-break-after: always;"></div>
</div>
</div>
<div class="sect1">
<h2 id="_zephyr_rtos_support">9. Zephyr RTOS Support</h2>
<div class="sectionbody">
<div class="paragraph">
<p>The NEORV32 processor is supported by upstream Zephyr RTOS: <a href="https://docs.zephyrproject.org/latest/boards/others/neorv32/doc/index.html" class="bare">https://docs.zephyrproject.org/latest/boards/others/neorv32/doc/index.html</a></p>
</div>
<div class="admonitionblock important">
<table>
<tr>
<td class="icon">
<i class="fa icon-important" title="Important"></i>
</td>
<td class="content">
The absolute path to the NEORV32 executable image generator binary (<code>&#8230;&#8203;/neorv32/sw/image_gen</code>) has to be added to the <code>PATH</code> variable
so the Zephyr build system can generate executables and memory-initialization images.
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
Zephyr OS port provided by GitHub user <a href="https://github.com/henrikbrixandersen">henrikbrixandersen</a>
(see <a href="https://github.com/stnolting/neorv32/discussions/172" class="bare">https://github.com/stnolting/neorv32/discussions/172</a>).
</td>
</tr>
</table>
</div>
<div style="page-break-after: always;"></div>
</div>
</div>
<div class="sect1">
<h2 id="_freertos_support">10. FreeRTOS Support</h2>
<div class="sectionbody">
<div class="paragraph">
<p>A NEORV32-specific port and a simple demo for FreeRTOS (<a href="https://github.com/FreeRTOS/FreeRTOS" class="bare">https://github.com/FreeRTOS/FreeRTOS</a>) are
available in a separate repository on GitHub: <a href="https://github.com/stnolting/neorv32-freertos" class="bare">https://github.com/stnolting/neorv32-freertos</a></p>
</div>
<div style="page-break-after: always;"></div>
</div>
</div>
<div class="sect1">
<h2 id="_litex_soc_builder_support">11. LiteX SoC Builder Support</h2>
<div class="sectionbody">
<div class="paragraph">
<p><a href="https://github.com/enjoy-digital/litex">LiteX</a> is a SoC builder framework by <a href="https://github.com/enjoy-digital">Enjoy-Digital</a>
that allows easy creation of complete system-on-chip designs - including sophisticated interfaces like Ethernet, serial ATA
and DDR memory controller. The NEORV32 has been ported to the LiteX framework to be used as central processing unit.</p>
</div>
<div class="paragraph">
<p>The default microcontroller-like NEORV32 processor is not directly supported as all the peripherals would provide some <em>redundancy</em>.
Instead, the LiteX port uses a <em>core complex wrapper</em> that only includes the actual NEORV32 CPU, the instruction cache (optional),
the RISC-V machine system timer (optional), the on-chip debugger (optional) and the internal bus infrastructure.
The specific implementation of optional modules as well as RISC-V ISA configuration and performance optimization options are
controlled by a single <em>CONFIGURATION</em> option wrapped in the LiteX build flow. The external bus interface is used to connect to
other LiteX SoC parts.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="title">Core Complex Wrapper</div>
The NEORV32 core complex wrapper used by LiteX for integration can be found in
<code>rtl/system_integration/neorv32_litex_core_complex.vhd</code>.
</td>
</tr>
</table>
</div>
<div class="admonitionblock tip">
<table>
<tr>
<td class="icon">
<i class="fa icon-tip" title="Tip"></i>
</td>
<td class="content">
<div class="title">LiteX Port Documentation</div>
More information can be found in the "NEORV32" section of the LiteX project wiki: <a href="https://github.com/enjoy-digital/litex/wiki/CPUs" class="bare">https://github.com/enjoy-digital/litex/wiki/CPUs</a>
</td>
</tr>
</table>
</div>
<div class="sect2">
<h3 id="_litex_setup">11.1. LiteX Setup</h3>
<div class="olist arabic">
<ol class="arabic" start="1">
<li>
<p>Install LiteX and the RISC-V compiler following the excellent quick start guide: <a href="https://github.com/enjoy-digital/litex/wiki#quick-start-guide" class="bare">https://github.com/enjoy-digital/litex/wiki#quick-start-guide</a></p>
</li>
<li>
<p>The NEORV32 port for LiteX uses GHDL and yosys for converting the VHDL files via the <a href="https://github.com/ghdl/ghdl-yosys-plugin">GHDL-yosys-plugin</a>.
You can download prebuilt packages for example from <a href="https://github.com/YosysHQ/fpga-toolchain" class="bare">https://github.com/YosysHQ/fpga-toolchain</a>, which is _no longer maintained. It is superdesed
by <a href="https://github.com/YosysHQ/fpga-toolchain" class="bare">https://github.com/YosysHQ/fpga-toolchain</a>.</p>
</li>
<li>
<p><em>EXPERIMENTAL:</em> GHDL provides a <a href="https://ghdl.github.io/ghdl/using/Synthesis.html">synthesis options</a>, which converts a VHDL setup into a plain-Verilog
module (not tested on LiteX yet). Check out <a href="https://github.com/stnolting/neorv32-verilog">neorv32-verilog</a> for more information.</p>
</li>
</ol>
</div>
<div class="admonitionblock warning">
<table>
<tr>
<td class="icon">
<i class="fa icon-warning" title="Warning"></i>
</td>
<td class="content">
<div class="title">GHDL-yosys Plugin</div>
If you would like to use the experimental GHDL Yosys plugin for VHDL on Linux or MacOS, you will need to set
the <code>GHDL_PREFIX</code> environment variable. e.g. <code>export GHDL_PREFIX=&lt;install_dir&gt;/fpga-toolchain/lib/ghdl</code>.
On Windows this is not necessary.<br>
<br>
If you are using an existing Makefile set up for ghdl-yosys-plugin and see ERROR: This version of yosys
is built without plugin support you probably need to remove <code>-m ghdl</code> from your yosys parameters. This is
because the plugin is typically loaded from a separate file but it is provided built into yosys in this
package.<br>
- from <a href="https://github.com/YosysHQ/fpga-toolchain" class="bare">https://github.com/YosysHQ/fpga-toolchain</a><br>
<br>
<strong>This means you might have to edit the call to yosys in <code>litex/soc/cores/cpu/neorv32/core.py</code>.</strong>
</td>
</tr>
</table>
</div>
<div class="olist arabic">
<ol class="arabic" start="3">
<li>
<p>Add the <code>bin</code> folder of the ghdl-yosys-plugin to your <code>PATH</code> environment variable. You can test your yosys installation
and check for the GHDL plugin:</p>
</li>
</ol>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlightjs highlight"><code class="language-bash hljs" data-lang="bash">$ yosys -H

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf &lt;claire@yosyshq.com&gt;         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (open-tool-forge build) (git sha1 356ec7bb, gcc 9.3.0-17ubuntu1~20.04 -Os)


-- Running command `help' --

    ... <i class="conum" data-value="1"></i><b>(1)</b>
    ghdl                 load VHDL designs using GHDL <i class="conum" data-value="2"></i><b>(2)</b>
    ...</code></pre>
</div>
</div>
<div class="colist arabic">
<table>
<tr>
<td><i class="conum" data-value="1"></i><b>1</b></td>
<td>A long list of plugins&#8230;&#8203;</td>
</tr>
<tr>
<td><i class="conum" data-value="2"></i><b>2</b></td>
<td>This is the plugin we need.</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_litex_simulation">11.2. LiteX Simulation</h3>
<div class="paragraph">
<p>Start a simulation right in your console using the NEORV32 as target CPU:</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlightjs highlight"><code class="language-bash hljs" data-lang="bash">$ litex_sim --cpu-type=neorv32</code></pre>
</div>
</div>
<div class="paragraph">
<p>LiteX will start running its BIOS:</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlightjs highlight"><code class="language-none hljs">        __   _ __      _  __
       / /  (_) /____ | |/_/
      / /__/ / __/ -_)&gt;  &lt;
     /____/_/\__/\__/_/|_|
   Build your hardware, easily!

 (c) Copyright 2012-2022 Enjoy-Digital
 (c) Copyright 2007-2015 M-Labs

 BIOS built on Jul 19 2022 12:21:36
 BIOS CRC passed (6f76f1e8)

 LiteX git sha1: 0654279a

--=============== SoC ==================--
CPU:            NEORV32-standard @ 1MHz
BUS:            WISHBONE 32-bit @ 4GiB
CSR:            32-bit data
ROM:            128KiB
SRAM:           8KiB


--============== Boot ==================--
Booting from serial...
Press Q or ESC to abort boot completely.
sL5DdSMmkekro
Timeout
No boot medium found

--============= Console ================--

litex&gt; help

LiteX BIOS, available commands:

flush_cpu_dcache         - Flush CPU data cache
crc                      - Compute CRC32 of a part of the address space
ident                    - Identifier of the system
help                     - Print this help

serialboot               - Boot from Serial (SFL)
reboot                   - Reboot
boot                     - Boot from Memory

mem_cmp                  - Compare memory content
mem_speed                - Test memory speed
mem_test                 - Test memory access
mem_copy                 - Copy address space
mem_write                - Write address space
mem_read                 - Read address space
mem_list                 - List available memory regions


litex&gt;</code></pre>
</div>
</div>
<div class="paragraph">
<p>You can use the provided console to execute LiteX commands.</p>
</div>
<div style="page-break-after: always;"></div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_micropython_port">12. MicroPython Port</h2>
<div class="sectionbody">
<div class="paragraph">
<p>A simple out-of-tree port of <a href="https://github.com/micropython/micropython">MicroPython</a>
for the NEORV32 RISC-V Processor can be found in a separate repository:
<a href="https://github.com/stnolting/neorv32-micropython" class="bare">https://github.com/stnolting/neorv32-micropython</a></p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="title">Work-In-Progress</div>
This port is still under development. Hence, it supports just some simple modules and
methods yet. However, it is already fully operational.
</td>
</tr>
</table>
</div>
<div class="listingblock">
<div class="title">Listing 10. MicroPython REPL Console</div>
<div class="content">
<pre class="highlightjs highlight"><code class="language-python hljs" data-lang="python">MicroPython v1.25.0 on 2025-04-20; neorv32-default with neorv32
Type "help()" for more information.
&gt;&gt;&gt; help("modules")
__main__          collections       machine           sys
array             gc                micropython       time
builtins          io                struct
Plus any modules on the filesystem</code></pre>
</div>
</div>
<div class="listingblock">
<div class="title">Listing 11. Basic build-in Modules</div>
<div class="content">
<pre class="highlightjs highlight"><code class="language-python hljs" data-lang="python">&gt;&gt;&gt; import machine
&gt;&gt;&gt; machine.info()
NEORV32 version 1.11.2.9
Clock: 150000000 Hz
MISA:  0x40901105
MXISA: 0x66006cd3
SoC:   0x480ba97b
&gt;&gt;&gt; import time
&gt;&gt;&gt; time.localtime()
(2025, 4, 20, 19, 52, 46, 6, 110)
&gt;&gt;&gt; import builtins
&gt;&gt;&gt; builtins.neorv32.help()
neorv32 - helper functions:
  gpio_pin_set(pin, level)       - Set GPIO.output [pin] to [level]
  gpio_pin_toggle(pin)           - Toggle GPIO.output [pin]
  systick_set_callback(callback) - Call [callback] from SysTICK IRQ
  help()                         - Show this text</code></pre>
</div>
</div>
<div style="page-break-after: always;"></div>
</div>
</div>
<div class="sect1">
<h2 id="_rust_support">13. Rust Support</h2>
<div class="sectionbody">
<div class="paragraph">
<p>The easiest way to get started writing Rust for the NEORV32 is via the
<a href="https://crates.io/crates/embassy-neorv32">embassy-neorv32</a> crate which provides RISC-V runtime
support and a safe, high-level hardware abstraction layer (HAL) for interacting with various
hardware peripherals. <a href="https://github.com/embassy-rs/embassy">Embassy</a> is a lightweight async
executor popular among the embedded Rust community; however, the HAL is designed to work with any
async executor. Additionally, the HAL provides blocking methods for interacting with most supported
peripherals, so not even an executor is needed. Check out the
<a href="https://github.com/kurtjd/neorv32-rs/tree/main/embassy-neorv32/examples">examples</a> to see how it can
be used!</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="title">Supported Peripherals</div>
Although the most common/important NEORV32 peripherals are supported by the HAL, not all of them are
yet. Please check the README for an up-to-date list of supported peripherals. If a peripheral that
you need is currently unsupported, please open an issue. Or better yet, PRs are highly welcome and
encouraged ;)
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>Rust HALs are typically designed to be safe and ergonomic to use, though at the cost of some
flexibility. When finer-grained control is needed, the peripheral access crate (PAC) provided by
<a href="https://crates.io/crates/neorv32-pac">neorv32-pac</a> can be used standalone or alongside the HAL. PACs
act as thin wrappers around raw peripheral register access, and thus offer no higher-level
abstractions or safety guarantees, but provide maximum flexibility in using the hardware.</p>
</div>
<div style="page-break-after: always;"></div>
</div>
</div>
<div class="sect1">
<h2 id="_using_the_on_chip_debugger">14. Using the On-Chip Debugger</h2>
<div class="sectionbody">
<div class="paragraph">
<p>The NEORV32 on-chip debugger ("OCD") allows online in-system debugging via an external JTAG access port.
The general flow is independent of the host machine&#8217;s operating system. However, this tutorial uses
Windows and Linux (Ubuntu on Windows / WSL) in parallel running the upstream version of OpenOCD and the
RISC-V GNU debugger <code>gdb</code>.</p>
</div>
<div class="admonitionblock tip">
<table>
<tr>
<td class="icon">
<i class="fa icon-tip" title="Tip"></i>
</td>
<td class="content">
<div class="title">TLDR</div>
You can start a pre-configured debug session (using default <code>main.elf</code> as executable and
<code>target extended-remote localhost:3333</code> as GDB connection configuration) by using the <strong>GDB</strong>
makefile target: <code>make gdb</code>
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="title">OCD CPU Requirements</div>
The on-chip debugger is only implemented if the <code>OCD_EN</code> generic is set <em>true</em>.
</td>
</tr>
</table>
</div>
<div class="sect2">
<h3 id="_hardware_requirements">14.1. Hardware Requirements</h3>
<div class="paragraph">
<p>Connect a JTAG adapter to the NEORV32 <code>jtag_*</code> interface signals. If you do not have a full-scale JTAG adapter, you can
also use a FTDI-based breakout adapter.</p>
</div>
<table class="tableblock frame-all grid-rows stretch">
<caption class="title">Table 2. JTAG pin mapping</caption>
<colgroup>
<col style="width: 42.8571%;">
<col style="width: 28.5714%;">
<col style="width: 28.5715%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-center valign-top">NEORV32 top signal</th>
<th class="tableblock halign-center valign-top">JTAG signal</th>
<th class="tableblock halign-center valign-top">Default FTDI port</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>jtag_tck_i</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">TCK</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">D0</p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>jtag_tdi_i</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">TDI</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">D1</p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>jtag_tdo_o</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">TDO</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">D2</p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock"><code>jtag_tms_i</code></p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">TMS</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">D3</p></td>
</tr>
</tbody>
</table>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="title">JTAG TAP Reset</div>
The NEORV32 JTAG TAP does not provide a dedicated reset signal ("TRST"). However, this
is not a problem since JTAG-level resets can be triggered using TMS signaling.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_openocd">14.2. OpenOCD</h3>
<div class="paragraph">
<p>The NEORV32 on-chip debugger can be accessed using the upstream version of OpenOCD.
A pre-configured OpenOCD configuration file is provided: <code>sw/openocd/openocd_neorv32.*.cfg</code></p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="title">Interface Configuration</div>
You might need to adapt the default interface configuration in <code>sw/openocd/interface.cfg</code>
according to your JTAG adapter and your operating system.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>To access the processor using OpenOCD, open a terminal and start OpenOCD with the pre-configured configuration file.</p>
</div>
<div class="listingblock">
<div class="title">Listing 12. Connecting via OpenOCD (on Windows) using the default <code>openocd_neorv32.cfg</code> script</div>
<div class="content">
<pre class="highlightjs highlight"><code class="language-bash hljs" data-lang="bash">neorv32\sw\openocd&gt;openocd.exe -f openocd_neorv32.cfg
xPack Open On-Chip Debugger 0.12.0+dev-01850-geb6f2745b-dirty (2025-02-07-10:08)
Licensed under GNU GPL v2
For bug reports, read
        http://openocd.org/doc/doxygen/bugs.html
*****************************************
NEORV32 single-core openOCD configuration
*****************************************
Error: libusb_open() failed with LIBUSB_ERROR_NOT_FOUND
Info : clock speed 2000 kHz
Info : JTAG tap: neorv32.cpu tap/device found: 0x00000001 (mfg: 0x000 (&lt;invalid&gt;), part: 0x0000, ver: 0x0)
Error: Debugger is not authenticated to target Debug Module. (dmstatus=0x3). Use `riscv authdata_read` and `riscv authdata_write` commands to authenticate.
Info : [neorv32.cpu] Examination succeed
Info : [neorv32.cpu] starting gdb server on 3333
Info : Listening on port 3333 for gdb connections
Info : authdata_write resulted in successful authentication
Info : datacount=1 progbufsize=2
Info : Disabling abstract command reads from CSRs.
Info : Examined RISC-V core; found 2 harts
Info :  hart 0: XLEN=32, misa=0x40901107
Authentication passed.
Info : JTAG tap: neorv32.cpu tap/device found: 0x00000001 (mfg: 0x000 (&lt;invalid&gt;), part: 0x0000, ver: 0x0)
Target RESET and HALTED. Ready for remote connections.
Info : Listening on port 6666 for tcl connections
Info : Listening on port 4444 for telnet connections</code></pre>
</div>
</div>
<div class="paragraph">
<p>Now the processor should be reset, halted and openOCD is waiting for connections.</p>
</div>
</div>
<div class="sect2">
<h3 id="_debugging_with_gdb">14.3. Debugging with GDB</h3>
<div class="admonitionblock tip">
<table>
<tr>
<td class="icon">
<i class="fa icon-tip" title="Tip"></i>
</td>
<td class="content">
<div class="title">System View Description (SVD)</div>
Together with a third-party plugin the processor&#8217;s SVD file can be imported right into GDB to allow comfortable
debugging of peripheral/IO devices (see <a href="https://github.com/stnolting/neorv32/discussions/656" class="bare">https://github.com/stnolting/neorv32/discussions/656</a>).
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>This guide uses the simple "blink example" from <code>sw/example/demo_blink_led</code> as test application to
show the basics of in-system debugging.</p>
</div>
<div class="paragraph">
<p>At first, the application needs to be compiled.
Navigate to <code>sw/example/demo_blink_led</code> and compile the application:</p>
</div>
<div class="listingblock">
<div class="title">Listing 13. Compile the test application</div>
<div class="content">
<pre class="highlightjs highlight"><code class="language-bash hljs" data-lang="bash">neorv32/sw/example/demo_blink_led$ make clean_all all</code></pre>
</div>
</div>
<div class="paragraph">
<p>Beyond others, this will generate an ELF file <code>main.elf</code> that contains all the symbols required for debugging.
Open another terminal in <code>sw/example/demo_blink_led</code> and start <code>gdb</code>.</p>
</div>
<div class="listingblock">
<div class="title">Listing 14. Starting GDB (on Linux (Ubuntu on Windows))</div>
<div class="content">
<pre class="highlightjs highlight"><code class="language-bash hljs" data-lang="bash">.../neorv32/sw/example/demo_blink_led$ riscv32-unknown-elf-gdb
GNU gdb (GDB) 10.1
Copyright (C) 2020 Free Software Foundation, Inc.
License GPLv3+: GNU GPL version 3 or later &lt;http://gnu.org/licenses/gpl.html&gt;
This is free software: you are free to change and redistribute it.
There is NO WARRANTY, to the extent permitted by law.
Type "show copying" and "show warranty" for details.
This GDB was configured as "--host=x86_64-pc-linux-gnu --target=riscv32-unknown-elf".
Type "show configuration" for configuration details.
For bug reporting instructions, please see:
&lt;https://www.gnu.org/software/gdb/bugs/&gt;.
Find the GDB manual and other documentation resources online at:
    &lt;http://www.gnu.org/software/gdb/documentation/&gt;.

For help, type "help".
Type "apropos word" to search for commands related to "word".
(gdb)</code></pre>
</div>
</div>
<div class="paragraph">
<p>Now connect to OpenOCD using the default port 3333 on your machine.
We will use the previously generated ELF file <code>main.elf</code> from the <code>demo_blink_led</code> example.
Finally, upload the program to the processor and start execution.</p>
</div>
<div class="listingblock">
<div class="title">Listing 15. Running GDB</div>
<div class="content">
<pre class="highlightjs highlight"><code class="language-bash hljs" data-lang="bash">(gdb) target extended-remote localhost:3333 <i class="conum" data-value="1"></i><b>(1)</b>
Remote debugging using localhost:3333
warning: No executable has been specified and target does not support
determining executable automatically.  Try using the "file" command.
0xffff0c94 in ?? () <i class="conum" data-value="2"></i><b>(2)</b>
(gdb) file main.elf <i class="conum" data-value="3"></i><b>(3)</b>
A program is being debugged already.
Are you sure you want to change the file? (y or n) y
Reading symbols from main.elf...
(gdb) load <i class="conum" data-value="4"></i><b>(4)</b>
Loading section .text, size 0xd0c lma 0x0
Loading section .rodata, size 0x39c lma 0xd0c
Start address 0x00000000, load size 4264
Transfer rate: 43 KB/sec, 2132 bytes/write.
(gdb) c <i class="conum" data-value="5"></i><b>(5)</b></code></pre>
</div>
</div>
<div class="colist arabic">
<table>
<tr>
<td><i class="conum" data-value="1"></i><b>1</b></td>
<td>Connect to OpenOCD</td>
</tr>
<tr>
<td><i class="conum" data-value="2"></i><b>2</b></td>
<td>The CPU was still executing code from the bootloader ROM - but that does not matter here</td>
</tr>
<tr>
<td><i class="conum" data-value="3"></i><b>3</b></td>
<td>Select <code>mail.elf</code> from the <code>demo_blink_led</code> example</td>
</tr>
<tr>
<td><i class="conum" data-value="4"></i><b>4</b></td>
<td>Upload the executable</td>
</tr>
<tr>
<td><i class="conum" data-value="5"></i><b>5</b></td>
<td>Start execution</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>You can halt execution at any time by <code>CTRL+c</code>. Then you can inspect the code, dump and alter variables,
set breakpoints, step through the code, etc.</p>
</div>
</div>
<div class="sect2">
<h3 id="_segger_embedded_studio">14.4. Segger Embedded Studio</h3>
<div class="paragraph">
<p>Software for the NEORV32 processor can also be developed and debugged <em>in-system</em> using Segger Embedded Studio
and a Segger J-Link probe. The following links provide further information as well as an excellent tutorial.</p>
</div>
<div class="ulist">
<ul>
<li>
<p>Segger Embedded Studio: <a href="https://www.segger.com/products/development-tools/embedded-studio" class="bare">https://www.segger.com/products/development-tools/embedded-studio</a></p>
</li>
<li>
<p>Segger notes regarding NEORV32: <a href="https://wiki.segger.com/J-Link_NEORV32" class="bare">https://wiki.segger.com/J-Link_NEORV32</a></p>
</li>
<li>
<p>Excellent tutorial: <a href="https://www.emb4fun.com/riscv/ses4rv/index.html" class="bare">https://www.emb4fun.com/riscv/ses4rv/index.html</a></p>
</li>
</ul>
</div>
<div style="page-break-after: always;"></div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_neorv32_in_verilog">15. NEORV32 in Verilog</h2>
<div class="sectionbody">
<div class="paragraph">
<p>If you are more of a Verilog fan or if your EDA toolchain does not support VHDL/mixed-language designs you can use
GHDL to convert an <strong>all-Verilog</strong> version of NEORV32. GHDL&#8217;s synthesis feature is used to convert a pre-configured
NEORV32 setup - including all peripherals, memories and memory images - into a single plain-Verilog module.</p>
</div>
<div class="admonitionblock tip">
<table>
<tr>
<td class="icon">
<i class="fa icon-tip" title="Tip"></i>
</td>
<td class="content">
<div class="title">GHDL Synthesis</div>
More information regarding GHDL&#8217;s synthesis option can be found at <a href="https://ghdl.github.io/ghdl/using/Synthesis.html" class="bare">https://ghdl.github.io/ghdl/using/Synthesis.html</a>.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>An intermediate VHDL wrapper is provided neorv32_verilog_wrapper.vhd that is used to configure the processor
(using VHDL generics) and to customize the interface ports. After conversion, a single Verilog file is generated
neorv32_verilog_wrapper.v`) that contains the whole NEORV32 processor. The original processor module hierarchy is
preserved as well as all module interface names, which allows inspection/debugging of simulation waveforms and
synthesis results.</p>
</div>
<div class="paragraph">
<p>The actual conversion is conducted by a single Makefile, which analyzes all the processor&#8217;s sources and
finally calls GHDL <code>synth</code> to create the final Verilog code. After conversion, the interface of the resulting
<code>neorv32_verilog_wrapper</code> Verilog module is shown in the console which can be used as instantiation template.</p>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlightjs highlight"><code class="language-bash hljs" data-lang="bash">neorv32/rtl/verilog$ make convert
Converting to Verilog: neorv32_verilog_wrapper.vhd -&gt; neorv32_verilog_wrapper.v

...

-----------------------------------------------
Verilog instantiation prototype
-----------------------------------------------
module neorv32_verilog_wrapper
  (input  clk_i,
   input  rstn_i,
   input  uart0_rxd_i,
   output uart0_txd_o);
-----------------------------------------------</code></pre>
</div>
</div>
<div class="paragraph">
<p><strong>Conversion Notes</strong></p>
</div>
<div class="ulist">
<ul>
<li>
<p>GHDL synthesis generates an un-optimized plain Verilog code without any (technology-specific) primitives.
However, optimizations will be performed by the technology-specific synthesis tool.</p>
</li>
<li>
<p>The output of the GHDL synthesis is a <em>post-elaboration</em> result. Therefore, all the processor&#8217;s configuration
options (i.e. VHDL generics) are resolved <strong>before</strong> the actual output is generated. Hence, the entity of the
conversion wrapper must not have any generic.</p>
</li>
<li>
<p>The interface of the resulting Verilog module lists all inputs first followed by all outputs.</p>
</li>
<li>
<p>The original module hierarchy is preserved as well as all module interface names and many internal signal names.</p>
</li>
<li>
<p>VHDL records are collapsed into linear arrays.</p>
</li>
</ul>
</div>
<div class="sect2">
<h3 id="_verilog_simulation">15.1. Verilog Simulation</h3>
<div class="paragraph">
<p>A simple Verilog testbench is provided (<code>neorv32/rtl/verilog/testbench.v</code>) to simulate the default conversion
output. The testbench includes a UART receiver connected to the processor&#8217;s UART0; received characters are send
to the simulator console. The simulation can be started right from the Makefile and it supports
[Icarus Verilog](<a href="https://github.com/steveicarus/iverilog" class="bare">https://github.com/steveicarus/iverilog</a>) and [Verilator](<a href="https://github.com/verilator/verilator" class="bare">https://github.com/verilator/verilator</a>)
as simulators:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>Icarus Verilog: <code>neorv32/rtl/verilog$ make SIMULATOR=iverilog sim</code></p>
</li>
<li>
<p>Verilator: <code>neorv32/rtl/verilog$ make SIMULATOR=verilator sim</code></p>
</li>
</ul>
</div>
<div class="paragraph">
<p>As the default VHDL wrapper enabled the build-in bootloader, the simulation UART receiver checks for the
the bootloader intro string (&#8220;NEORV32&#8221;). As soon as this string has been received <code>Simulation successful!</code>
is printed to the console.</p>
</div>
<div class="listingblock">
<div class="title">Listing 16. All-Verilog simulation with Icarus Verilog</div>
<div class="content">
<pre class="highlightjs highlight"><code class="language-bash hljs" data-lang="bash">Running simulation with Icarus Verilog

NEORV32 Verilog testbench




NEORV32
Simulation successful!
testbench.v:83: $finish called at 81865950 (100ps)</code></pre>
</div>
</div>
<div class="admonitionblock tip">
<table>
<tr>
<td class="icon">
<i class="fa icon-tip" title="Tip"></i>
</td>
<td class="content">
<div class="title">Generating Waveform Data</div>
The Verilog simulator will emit waveform data if the <code>DUMP_WAVE</code> variable is set to <code>1</code>. Example:
<code>neorv32-verilog$ make SIMULATOR=verilator DUMP_WAVE=1 sim</code>
Waveform data is stored as <code>wave.fst</code>.
</td>
</tr>
</table>
</div>
<div style="page-break-after: always;"></div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_eclipse_ide">16. Eclipse IDE</h2>
<div class="sectionbody">
<div class="paragraph">
<p>Eclipse (<a href="https://www.eclipse.org/" class="bare">https://www.eclipse.org/</a>) is a free and open-source interactive development environment that can be used
to develop, debug and profile application code for the NEORV32 RISC-V Processor. This chapter shows how to import
the provided <strong>example setup</strong> from the NEORV32 project repository. Additionally, all the required steps to create
a compatible project from scratch are illustrated in this chapter.</p>
</div>
<div class="admonitionblock important">
<table>
<tr>
<td class="icon">
<i class="fa icon-important" title="Important"></i>
</td>
<td class="content">
<div class="title">This is a Makefile-Based Eclipse Project!</div>
Note that the provided Eclipse example project (as well as the setup tutorial in this section) implements a
<strong>makefile-based project</strong>. Hence, the makefile in the example folder is used for building the application
instead of the Eclipse-managed build system. Therefore, <strong>all compiler options, include folder, source files,
etc. have to be defined within this makefile</strong>.
</td>
</tr>
</table>
</div>
<div class="imageblock text-center">
<div class="content">
<img src="../img/eclipse.png" alt="eclipse">
</div>
<div class="title">Figure 4. Developing and debugging code for the NEORV32 using the Eclipse IDE</div>
</div>
<div class="sect2">
<h3 id="_eclipse_prerequisites">16.1. Eclipse Prerequisites</h3>
<div class="paragraph">
<p>The following tools are required:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>Eclipse IDE (<strong>Eclipse IDE for Embedded C/C++ Developers</strong>): <a href="https://www.eclipse.org/downloads/" class="bare">https://www.eclipse.org/downloads/</a></p>
</li>
<li>
<p>Precompiled RISC-V GCC toolchain: e.g. <a href="https://github.com/xpack-dev-tools/riscv-none-elf-gcc-xpack" class="bare">https://github.com/xpack-dev-tools/riscv-none-elf-gcc-xpack</a></p>
</li>
<li>
<p>Precompiled OpenOCD binaries: e.g. <a href="https://github.com/xpack-dev-tools/openocd-xpack" class="bare">https://github.com/xpack-dev-tools/openocd-xpack</a></p>
</li>
<li>
<p>Build tools like <code>make</code> and busybox: e.g. <a href="https://github.com/xpack-dev-tools/windows-build-tools-xpack" class="bare">https://github.com/xpack-dev-tools/windows-build-tools-xpack</a></p>
</li>
</ul>
</div>
<div class="admonitionblock tip">
<table>
<tr>
<td class="icon">
<i class="fa icon-tip" title="Tip"></i>
</td>
<td class="content">
<div class="title">XPack Windows Build Tools</div>
Some NEORV32 makefile targets relies on the <code>basename</code> command which might not be part of the default
XPack Windows Build Tools. However, you can just open the according <code>bin</code> folder, copy <code>busybox.exe</code>
and rename that copy to <code>basename.exe</code>.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_import_the_provided_eclipse_example_project">16.2. Import The Provided Eclipse Example Project</h3>
<div class="paragraph">
<p>A preconfigured Eclipse project is available in <code>neorv32/sw/example/eclipse</code>.
To import it:</p>
</div>
<div class="olist arabic">
<ol class="arabic" start="1">
<li>
<p>Open Eclipse.</p>
</li>
<li>
<p>Click on <strong>File &gt; Import</strong>, expand <strong>General</strong> and select <strong>Projects from Folder or Archive</strong>.</p>
</li>
<li>
<p>Click <strong>Next</strong>.</p>
</li>
<li>
<p>Click on <strong>Directory</strong> and select the provided example project folder (see directory above).</p>
</li>
<li>
<p>Click <strong>Finish</strong>.</p>
</li>
</ol>
</div>
<div class="admonitionblock important">
<table>
<tr>
<td class="icon">
<i class="fa icon-important" title="Important"></i>
</td>
<td class="content">
<div class="title">NEORV32 Folder and File Paths</div>
The provided example project uses <strong>relative paths</strong> for including all the NEORV32-specific files and folders
(in the Eclipse configuration files). Note that these paths need to be adjusted when moving the example setup
to a different location.
</td>
</tr>
</table>
</div>
<div class="admonitionblock important">
<table>
<tr>
<td class="icon">
<i class="fa icon-important" title="Important"></i>
</td>
<td class="content">
<div class="title">Tool Configuration</div>
Make sure to adjust the binaries / installation folders of the RISC-V GCC toolchain, openOCD and Windows build tools
according to your installation. See the section <a href="#_configure_build_tools">Configure Build Tools</a> for more information.
</td>
</tr>
</table>
</div>
<div class="admonitionblock important">
<table>
<tr>
<td class="icon">
<i class="fa icon-important" title="Important"></i>
</td>
<td class="content">
<div class="title">Makefile Adjustment</div>
Make sure to adjust the variables inside the project&#8217;s makefile to match your processor
configuration (memory sizes, CPU ISA configuration, etc.):
<a href="https://stnolting.github.io/neorv32/#_application_makefile" class="bare">https://stnolting.github.io/neorv32/#_application_makefile</a>
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_setup_a_new_eclipse_project_from_scratch">16.3. Setup a new Eclipse Project from Scratch</h3>
<div class="paragraph">
<p>This chapter shows all the steps required to create an Eclipse project for the NEORV32 entirely from scratch.</p>
</div>
<div class="sect3">
<h4 id="_create_a_new_project">16.3.1. Create a new Project</h4>
<div class="olist arabic">
<ol class="arabic" start="1">
<li>
<p>Select <strong>File &gt; New &gt; Project</strong>.</p>
</li>
<li>
<p>Expand <strong>C/C** and select **C project</strong>.</p>
</li>
<li>
<p>In the <strong>C++ Project</strong> wizard:</p>
<div class="ulist">
<ul>
<li>
<p>Enter a <strong>Project name</strong>.</p>
</li>
<li>
<p>Uncheck the box next to <strong>Use default location</strong> and specify a location using <strong>Browse</strong> where you want to create the project.</p>
</li>
<li>
<p>From the <strong>Project type</strong> list expand <strong>Makefile project</strong> and select <strong>Empty Project</strong>.</p>
</li>
<li>
<p>Select <strong>RISC-V Cross GCC</strong> from the <strong>Toolchain</strong> list on the right side.</p>
</li>
<li>
<p>Click <strong>Next</strong>.</p>
</li>
<li>
<p>Skip the next page using the default configuration by clicking <strong>Next</strong>.</p>
</li>
</ul>
</div>
</li>
<li>
<p>In the <strong>GNU RISC-V Cross Toolchain</strong> wizard configure the <strong>Toolchain name</strong> and <strong>Toolchain path</strong> according to your RISC-V GCC installation.</p>
<div class="ulist">
<ul>
<li>
<p>Example: <code>Toolchain name: xPack GNU RISC-V Embedded GCC (riscv-none-elf-gcc)</code></p>
</li>
<li>
<p>Example: <code>Toolchain path: C:\Program Files (x86)\xpack-riscv-none-elf-gcc-13.2.0-2\bin</code></p>
</li>
</ul>
</div>
</li>
<li>
<p>Click <strong>Finish</strong>.</p>
</li>
</ol>
</div>
<div class="paragraph">
<p>If you need to reconfigure the RISC-V GCC binaries and/or paths:</p>
</div>
<div class="olist arabic">
<ol class="arabic" start="1">
<li>
<p>right-click on the project in the left view, select <strong>Properties</strong></p>
</li>
<li>
<p>expand <strong>MCU</strong> and select <strong>RISC-V Toolchain Paths</strong></p>
</li>
<li>
<p>adjust the <strong>Toolchain folder</strong> and the <strong>Toolchain name</strong> if required</p>
</li>
<li>
<p>Click <strong>Apply</strong>.</p>
</li>
</ol>
</div>
</div>
<div class="sect3">
<h4 id="_add_initial_files">16.3.2. Add Initial Files</h4>
<div class="paragraph">
<p>Start a simple project by adding two initial files. Further files can be added later. Only the makefile is really
relevant here.</p>
</div>
<div class="olist arabic">
<ol class="arabic" start="1">
<li>
<p>Add a new file by right-clicking on the project and select <strong>New &gt; File</strong> and enter <code>main.c</code> in the filename box.</p>
</li>
<li>
<p>Add another new file by right-clicking on the project and select <strong>New &gt; File</strong> and enter <code>makefile</code> in the filename</p>
</li>
<li>
<p>Copy the makefile of an existing NEORV32 example program and paste it to the new (empty) makefile.</p>
</li>
</ol>
</div>
</div>
<div class="sect3">
<h4 id="_add_build_targets_optional">16.3.3. Add Build Targets (optional)</h4>
<div class="paragraph">
<p>This step adds some of the targets of the NEORV32 makefile for easy access. This step is optional.</p>
</div>
<div class="olist arabic">
<ol class="arabic" start="1">
<li>
<p>In the project explorer right-click on the project and select <strong>Build Target &gt; Create&#8230;&#8203;</strong>.</p>
</li>
<li>
<p>Add &#8220;all&#8221; as <strong>Target name</strong> (keep all the default checked boxes).</p>
</li>
<li>
<p>Repeat these steps for all further targets that you wish to add (e..g <code>clean_all</code>, <code>exe</code>, <code>elf</code>).</p>
</li>
</ol>
</div>
<div class="admonitionblock tip">
<table>
<tr>
<td class="icon">
<i class="fa icon-tip" title="Tip"></i>
</td>
<td class="content">
<div class="title">Clean-All Target</div>
Adding the <code>clean_all</code> target is highly recommended. Executing this target once after importing the project ensures
that there are no (incompatible) artifacts left from previous builds.
</td>
</tr>
</table>
</div>
<div class="admonitionblock tip">
<table>
<tr>
<td class="icon">
<i class="fa icon-tip" title="Tip"></i>
</td>
<td class="content">
<div class="title">Available Target</div>
See the NEORV32 data sheet for a list and description of all available makefile targets:
<a href="https://stnolting.github.io/neorv32/#_makefile_targets" class="bare">https://stnolting.github.io/neorv32/#_makefile_targets</a>
</td>
</tr>
</table>
</div>
</div>
<div class="sect3">
<h4 id="_configure_build_tools">16.3.4. Configure Build Tools</h4>
<div class="paragraph">
<p>This step is only required if your system does not provide any build tools (like <code>make</code>) by default.</p>
</div>
<div class="olist arabic">
<ol class="arabic" start="1">
<li>
<p>In the project explorer right-click on the project and select <strong>Properties</strong>.</p>
</li>
<li>
<p>Expand <strong>MCU</strong> and click on <strong>Build Tools Path</strong>.</p>
</li>
<li>
<p>Configure the <strong>Build tools folder</strong>.</p>
<div class="ulist">
<ul>
<li>
<p>Example: <code>Build tools folder: C:/xpack/xpack-windows-build-tools-4.4.1-2/bin</code></p>
</li>
</ul>
</div>
</li>
<li>
<p>Click <strong>Apply and Close</strong>.</p>
</li>
</ol>
</div>
</div>
<div class="sect3">
<h4 id="_adjust_default_build_configuration_optional">16.3.5. Adjust Default Build Configuration (optional)</h4>
<div class="paragraph">
<p>This will simplify the auto-build by replacing the default <code>make all</code> command by <code>make elf</code>. Thus, only
the required <code>main.elf</code> file gets generated instead of <em>all</em> executable files (like HDL and memory image files).</p>
</div>
<div class="olist arabic">
<ol class="arabic" start="1">
<li>
<p>In the project explorer right-click on the project and select <strong>Properties</strong>.</p>
</li>
<li>
<p>Select <strong>C/C++ Build</strong> and click on the <strong>Behavior</strong> Tab.</p>
</li>
<li>
<p>Update the default targets in the <strong>Workbench Build Behavior</strong> box:</p>
<div class="ulist">
<ul>
<li>
<p><strong>Build on resource save:</strong> <code>elf</code> (only build the ELF file)</p>
</li>
<li>
<p><strong>Build (Incremental build):</strong> <code>elf</code> (only build the ELF file)</p>
</li>
<li>
<p><strong>Clean:</strong> <code>clean</code> (only remove project-local build artifacts)</p>
</li>
</ul>
</div>
</li>
<li>
<p>Click <strong>Apply and Close</strong>.</p>
</li>
</ol>
</div>
</div>
<div class="sect3">
<h4 id="_add_neorv32_software_framework">16.3.6. Add NEORV32 Software Framework</h4>
<div class="olist arabic">
<ol class="arabic" start="1">
<li>
<p>In the project explorer right-click on the project and select <strong>Properties</strong>.</p>
</li>
<li>
<p>Expand <strong>C/C++ General</strong>, click on <strong>Paths and Symbols</strong> and highlight <strong>Assembly</strong> under <strong>Languages</strong>.</p>
</li>
<li>
<p>In the <strong>Include</strong> tab click <strong>Add&#8230;&#8203;</strong></p>
<div class="ulist">
<ul>
<li>
<p>Check the box in front of <strong>Add to all languages</strong> and click on <strong>File System&#8230;&#8203;</strong> and select the NEORV32 library include folder (<code>path/to/neorv32/sw/lib/include</code>).</p>
</li>
<li>
<p>Click <strong>OK</strong>.</p>
</li>
</ul>
</div>
</li>
<li>
<p>In the <strong>Include</strong> tab click <strong>Add&#8230;&#8203;</strong>.</p>
<div class="ulist">
<ul>
<li>
<p>Check the box in front of <strong>Add to all languages</strong> and click on <strong>File System&#8230;&#8203;</strong> and select the NEORV32 commons folder (<code>path/to/neorv32/sw/common</code>).</p>
</li>
<li>
<p>Click <strong>OK</strong>.</p>
</li>
</ul>
</div>
</li>
<li>
<p>Click on the <strong>Source Location<strong> tab and click </strong>Link Folder&#8230;&#8203;</strong>*.</p>
<div class="ulist">
<ul>
<li>
<p>Check the box in front of <strong>Link to folder in the system</strong> and click the <strong>Browse</strong> button.</p>
</li>
<li>
<p>Select the source folder of the NEORV32 software framework (<code>path/to/neorv32/sw/lib/source</code>).</p>
</li>
<li>
<p>Click <strong>OK</strong>.</p>
</li>
</ul>
</div>
</li>
<li>
<p>Click <strong>Apply and Close</strong>.</p>
</li>
</ol>
</div>
</div>
<div class="sect3">
<h4 id="_setup_openocd">16.3.7. Setup OpenOCD</h4>
<div class="olist arabic">
<ol class="arabic" start="1">
<li>
<p>In the project explorer right-click on the project and select <strong>Properties</strong>.</p>
</li>
<li>
<p>Expand <strong>MCU</strong> and select <strong>OpenOCD Path</strong>.</p>
<div class="ulist">
<ul>
<li>
<p>Configure the <strong>Executable</strong> and <strong>Folder</strong> according to your openOCD installation.</p>
</li>
<li>
<p>Example: <code>Executable: openocd.exe</code></p>
</li>
<li>
<p>Example: <code>Folder: C:\OpenOCD\bin</code></p>
</li>
<li>
<p>Click <strong>Apply and Close</strong>.</p>
</li>
</ul>
</div>
</li>
<li>
<p>In the top bar of Eclipse click on the tiny arrow right next to the <strong>Debug</strong> bug icon and select <strong>Debug Configurations</strong>.</p>
</li>
<li>
<p>Double-click on <strong>GDB OpenOCD Debugging</strong>; several menu tabs will open on the right.</p>
<div class="ulist">
<ul>
<li>
<p>In the <strong>Main</strong> tab add <code>main.elf</code> to the <strong>C/C++ Application</strong> box.</p>
</li>
<li>
<p>In the <strong>Debugger</strong> tab add the NEORV32 OpenOCD script with a <code>-f</code> in front of it-</p>
</li>
<li>
<p>Example: <code>Config options: -f ../../openocd/openocd_neorv32.cfg</code></p>
</li>
<li>
<p>In the <strong>Startup</strong> tab uncheck he box in front of <strong>Initial Reset</strong> and add <code>monitor reset halt</code> to the box below.</p>
</li>
<li>
<p>In the "Common" tab mark <strong>Shared file</strong> to store the run-configuration right in the project folder instead of the workspace(optional).</p>
</li>
<li>
<p>In the <strong>SVD Path</strong> tab add the NEORV32 SVD file (<code>path/to/neorv32/sw/svd/neorv32.svd</code>).</p>
</li>
</ul>
</div>
</li>
<li>
<p>Click <strong>Apply</strong> and then <strong>Close</strong>.</p>
</li>
</ol>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="title">Default Debug Configuration</div>
When you start debugging the first time you might need to select the provided debug configuration:
<strong>GDB OpenOCD Debugging &gt; eclipse_example Default</strong>
</td>
</tr>
</table>
</div>
<div class="admonitionblock important">
<table>
<tr>
<td class="icon">
<i class="fa icon-important" title="Important"></i>
</td>
<td class="content">
<div class="title">Debug Symbols</div>
For debugging the ELF has to compiled to contain according debug symbols.
Debug symbols are enabled by the project&#8217;s local makefile: <code>USER_FLAGS += -ggdb -gdwarf-3</code>
(this configuration seems to work best for Eclipse - at least for me).
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>If you need to reconfigure OpenOCD binaries and/or paths:</p>
</div>
<div class="olist arabic">
<ol class="arabic" start="1">
<li>
<p>right-click on the project in the left view, select <strong>Properties</strong></p>
</li>
<li>
<p>expand <strong>MCU</strong> and select <strong>OpenOCD Path</strong></p>
</li>
<li>
<p>adjust the <strong>Folder</strong> and the <strong>Executable</strong> name if required</p>
</li>
<li>
<p>Click <strong>Apply</strong>.</p>
</li>
</ol>
</div>
</div>
<div class="sect3">
<h4 id="_setup_serial_terminal">16.3.8. Setup Serial Terminal</h4>
<div class="paragraph">
<p>A serial terminal can be added to Eclipse by installing it as a plugin.
I recommend "TM Terminal" which is already installed in some Eclipse bundles.</p>
</div>
<div class="paragraph">
<p>Open a TM Terminal serial console:</p>
</div>
<div class="olist arabic">
<ol class="arabic" start="1">
<li>
<p>Click on <strong>Window &gt; Show View &gt; Terminal</strong> to open the terminal.</p>
</li>
<li>
<p>A <strong>Terminal</strong> tab appears on the bottom. Click the tiny screen button on the right (or press Ctrl+Alt+Shift)
to open the terminal configuration.</p>
</li>
<li>
<p>Select <strong>Serial Terminal</strong> in <strong>Choose Terminal</strong> and configure the settings according to the processor&#8217;s
UART configuration.</p>
</li>
</ol>
</div>
<div class="paragraph">
<p>Installing TM Terminal from the Eclipse market place:</p>
</div>
<div class="olist arabic">
<ol class="arabic" start="1">
<li>
<p>Click on <strong>Help &gt; Eclipse Marketplace&#8230;&#8203;</strong>.</p>
</li>
<li>
<p>Enter "TM Terminal" to the <strong>Find</strong> line and hit enter.</p>
</li>
<li>
<p>Select <strong>TM Terminal</strong> from the list and install it.</p>
</li>
<li>
<p>After installation restart Eclipse.</p>
</li>
</ol>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_eclipse_setup_references">16.4. Eclipse Setup References</h3>
<div class="ulist">
<ul>
<li>
<p>Eclipse help: <a href="https://help.eclipse.org/latest/index.jsp" class="bare">https://help.eclipse.org/latest/index.jsp</a></p>
</li>
<li>
<p>Importing an existing project into Eclipse: <a href="https://help.eclipse.org/latest/index.jsp?topic=%2Forg.eclipse.cdt.doc.user%2Fgetting_started%2Fcdt_w_import.htm" class="bare">https://help.eclipse.org/latest/index.jsp?topic=%2Forg.eclipse.cdt.doc.user%2Fgetting_started%2Fcdt_w_import.htm</a></p>
</li>
<li>
<p>Eclipse OpenOCD Plug-In: <a href="https://eclipse-embed-cdt.github.io/debug/openocd/" class="bare">https://eclipse-embed-cdt.github.io/debug/openocd/</a></p>
</li>
</ul>
</div>
<div style="page-break-after: always;"></div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_legal">17. Legal</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="_about">About</h3>
<div class="exampleblock">
<div class="content">
<div class="paragraph">
<p><strong>The NEORV32 RISC-V Processor</strong><br>
<a href="https://github.com/stnolting/neorv32" class="bare">https://github.com/stnolting/neorv32</a><br>
Stephan Nolting, M.Sc.<br>
stnolting[t]gmail[dot]com<br>
<span class="image"><img src="https://img.shields.io/badge/European%20Union%20-Germany-000000.svg?longCache=true&amp;style=flat-square&amp;logo=europeanunion&amp;colorA=003399&amp;colorB=000000" alt="European%20Union%20 Germany 000000"></span></p>
</div>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="title">DOI</div>
This project provides a <em>digital object identifier</em> provided by <a href="https://zenodo.org">zenodo</a>:
<a href="https://doi.org/10.5281/zenodo.5018888"><span class="image"><img src="https://zenodo.org/badge/DOI/10.5281/zenodo.5018888.svg" alt="zenodo.5018888" title="zenodo"></span></a>
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_license">License</h3>
<div class="paragraph">
<p><strong>BSD 3-Clause License</strong></p>
</div>
<div class="paragraph">
<p>Copyright (c) NEORV32 contributors.<br>
Copyright (c) 2020 - 2026, Stephan Nolting. All rights reserved.</p>
</div>
<div class="paragraph">
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that
the following conditions are met:</p>
</div>
<div class="olist arabic">
<ol class="arabic">
<li>
<p>Redistributions of source code must retain the above copyright notice, this list of conditions and the
following disclaimer.</p>
</li>
<li>
<p>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and
the following disclaimer in the documentation and/or other materials provided with the distribution.</p>
</li>
<li>
<p>Neither the name of the copyright holder nor the names of its contributors may be used to endorse or
promote products derived from this software without specific prior written permission.</p>
</li>
</ol>
</div>
<div class="paragraph">
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED
WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED
TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
POSSIBILITY OF SUCH DAMAGE.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="title">SPDX Identifier</div>
<code>SPDX-License-Identifier: BSD-3-Clause</code>
</td>
</tr>
</table>
</div>
<div style="page-break-after: always;"></div>
</div>
<div class="sect2">
<h3 id="_proprietary_notice">Proprietary Notice</h3>
<div class="ulist">
<ul>
<li>
<p>"GitHub" is a subsidiary of Microsoft Corporation.</p>
</li>
<li>
<p>"Vivado" and "Artix" are trademarks of AMD Inc.</p>
</li>
<li>
<p>"ARM", "AMBA", "AXI", "AXI4", "AXI4-Lite" and "AXI4-Stream" are trademarks of Arm Holdings plc.</p>
</li>
<li>
<p>"ModelSim" is a trademark of Mentor Graphics  A Siemens Business.</p>
</li>
<li>
<p>"Quartus [Prime]" and "Cyclone" are trademarks of Intel Corporation.</p>
</li>
<li>
<p>"iCE40", "UltraPlus" and "Radiant" are trademarks of Lattice Semiconductor Corporation.</p>
</li>
<li>
<p>"GateMate" is a trademark of Cologne Chip AG.</p>
</li>
<li>
<p>"Windows" is a trademark of Microsoft Corporation.</p>
</li>
<li>
<p>"Tera Term" copyright by T. Teranishi.</p>
</li>
<li>
<p>"NeoPixel" is a trademark of Adafruit Industries.</p>
</li>
<li>
<p>"Segger Embedded Studio" and "J-Link" are trademarks of Segger Microcontroller Systems GmbH.</p>
</li>
<li>
<p>Images/figures made with <em>Microsoft Power Point</em>.</p>
</li>
<li>
<p>Diagrams made with <em>WaveDrom</em>.</p>
</li>
<li>
<p>Documentation made with <code>asciidoctor</code>.</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>All further/unreferenced projects/products/brands belong to their according copyright holders.
No copyright infringement intended.</p>
</div>
</div>
<div class="sect2">
<h3 id="_disclaimer">Disclaimer</h3>
<div class="paragraph">
<p>This project is released under the BSD 3-Clause license. NO COPYRIGHT INFRINGEMENT INTENDED.
Other implied or used projects/sources might have different licensing  see their according
documentation for more information.</p>
</div>
</div>
<div class="sect2">
<h3 id="_limitation_of_liability_for_external_links">Limitation of Liability for External Links</h3>
<div class="paragraph">
<p>This document contains links to the websites of third parties ("external links"). As the content of these websites
is not under our control, we cannot assume any liability for such external content. In all cases, the provider of
information of the linked websites is liable for the content and accuracy of the information provided. At the
point in time when the links were placed, no infringements of the law were recognizable to us. As soon as an
infringement of the law becomes known to us, we will immediately remove the link in question.</p>
</div>
</div>
<div class="sect2">
<h3 id="_acknowledgments">Acknowledgments</h3>
<div class="paragraph">
<p><strong>A big shout-out to the community and all the <a href="https://github.com/stnolting/neorv32/graphs/contributors">contributors</a>,
who helped improving this project! This project would not be where it is without them. </strong></p>
</div>
<div class="paragraph">
<p><a href="https://riscv.org">RISC-V</a> - instruction sets want to be free!</p>
</div>
<div class="paragraph">
<p>Continuous integration provided by <a href="https://github.com/features/actions">GitHub Actions</a>
and powered by <a href="https://github.com/ghdl/ghdl">GHDL</a>.</p>
</div>
</div>
</div>
</div>
</div>
<div id="footer">
<div id="footer-text">
Version v1.12.8-r19-g31297d61<br>
</div>
</div>
<script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.3/highlight.min.js"></script>
<script>
if (!hljs.initHighlighting.called) {
  hljs.initHighlighting.called = true
  ;[].slice.call(document.querySelectorAll('pre.highlight > code[data-lang]')).forEach(function (el) { hljs.highlightBlock(el) })
}
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  messageStyle: "none",
  tex2jax: {
    inlineMath: [["\\(", "\\)"]],
    displayMath: [["\\[", "\\]"]],
    ignoreClass: "nostem|nolatexmath"
  },
  asciimath2jax: {
    delimiters: [["\\$", "\\$"]],
    ignoreClass: "nostem|noasciimath"
  },
  TeX: { equationNumbers: { autoNumber: "none" } }
})
MathJax.Hub.Register.StartupHook("AsciiMath Jax Ready", function () {
  MathJax.InputJax.AsciiMath.postfilterHooks.Add(function (data, node) {
    if ((node = data.script.parentNode) && (node = node.parentNode) && node.classList.contains("stemblock")) {
      data.math.root.display = "block"
    }
    return data
  })
})
</script>
<script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.9/MathJax.js?config=TeX-MML-AM_CHTML"></script>
</body>
</html>