
---------- Begin Simulation Statistics ----------
final_tick                                  692078000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  45202                       # Simulator instruction rate (inst/s)
host_mem_usage                                2210528                       # Number of bytes of host memory used
host_op_rate                                   107452                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.87                       # Real time elapsed on the host
host_tick_rate                              240738291                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      129935                       # Number of instructions simulated
sim_ops                                        308899                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000692                       # Number of seconds simulated
sim_ticks                                   692078000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                     21560                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    15198                       # number of cc regfile writes
system.cpu.committedInsts                      129935                       # Number of Instructions Simulated
system.cpu.committedOps                        308899                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               5.326348                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.326348                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    535818                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   280203                       # number of floating regfile writes
system.cpu.idleCycles                          219022                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  934                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4583                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.515999                       # Inst execution rate
system.cpu.iew.exec_refs                        77759                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       2183                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1424                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 36068                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  2                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 1                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2512                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              321123                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 75576                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               324                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                357112                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2634                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    821                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2752                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          875                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             59                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    396115                       # num instructions consuming a value
system.cpu.iew.wb_count                        315885                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.590382                       # average fanout of values written-back
system.cpu.iew.wb_producers                    233859                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.456429                       # insts written-back per cycle
system.cpu.iew.wb_sent                         316078                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   190630                       # number of integer regfile reads
system.cpu.int_regfile_writes                   28375                       # number of integer regfile writes
system.cpu.ipc                               0.187746                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.187746                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               945      0.26%      0.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                137874     38.57%     38.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     38.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    21      0.01%     38.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 291      0.08%     38.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     38.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     38.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     38.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     38.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     38.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     38.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     38.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                41152     11.51%     50.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     50.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  318      0.09%     50.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     50.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   46      0.01%     50.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               98616     27.59%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                283      0.08%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 3779      1.06%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1626      0.45%     79.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           71912     20.12%     99.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            568      0.16%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 357436                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  328192                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              648193                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       280845                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             282037                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        8289                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.023190                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      53      0.64%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      0.11%      0.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  4096     49.41%     50.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     50.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     50.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     50.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     50.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     50.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     50.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     50.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     50.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     50.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     50.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     50.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     50.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     50.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     50.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     50.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     50.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     50.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     50.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     50.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     50.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     50.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     50.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     50.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     50.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     50.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     50.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     50.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     50.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     50.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     19      0.23%     50.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     6      0.07%     50.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              4099     49.45%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.08%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  36588                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             548084                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        35040                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             51317                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     321121                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    357436                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   2                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           12218                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                59                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        17778                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        473057                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.755588                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.381967                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              316341     66.87%     66.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               61973     13.10%     79.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               44937      9.50%     89.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               22181      4.69%     94.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               12979      2.74%     96.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                3340      0.71%     97.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                8852      1.87%     99.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2314      0.49%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 140      0.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          473057                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.516467                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads                 4                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                36068                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2512                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   87682                       # number of misc regfile reads
system.cpu.numCycles                           692079                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                           10158                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                    5633                       # Number of BP lookups
system.cpu.branchPred.condPredicted              4670                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               931                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 2990                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    2722                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             91.036789                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     270                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             188                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 22                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              166                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          104                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts           12197                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts               795                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples       471040                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.655781                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.800988                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          388507     82.48%     82.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1           23215      4.93%     87.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2           17623      3.74%     91.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3            3042      0.65%     91.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4            8884      1.89%     93.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5            6498      1.38%     95.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6            4310      0.91%     95.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7            4262      0.90%     96.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8           14699      3.12%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total       471040                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted               129935                       # Number of instructions committed
system.cpu.commit.opsCommitted                 308899                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                       36040                       # Number of memory references committed
system.cpu.commit.loads                         34383                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                       3969                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     280513                       # Number of committed floating point instructions.
system.cpu.commit.integer                       61464                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   147                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          412      0.13%      0.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu       132027     42.74%     42.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     42.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.01%     42.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          167      0.05%     42.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     42.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     42.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     42.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     42.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     42.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     42.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     42.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        41152     13.32%     56.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          222      0.07%     56.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     56.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.01%     56.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        98615     31.92%     88.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     88.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     88.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          192      0.06%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead         1525      0.49%     88.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1191      0.39%     89.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        32858     10.64%     99.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite          466      0.15%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total       308899                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples         14699                       # number cycles where commit BW limit reached
system.cpu.decode.idleCycles                   417880                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                  8444                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                     45696                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                   216                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                    821                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                 2900                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   222                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                 321493                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1104                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                       35756                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        2184                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            80                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            17                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    692078000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             417553                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                         137270                       # Number of instructions fetch has processed
system.cpu.fetch.branches                        5633                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               3014                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                         53760                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                    2086                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  115                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           584                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                     12790                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   803                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples             473057                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.683985                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.177371                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   427078     90.28%     90.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                     2280      0.48%     90.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                      304      0.06%     90.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                     2281      0.48%     91.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                     2404      0.51%     91.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                      255      0.05%     91.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                     2266      0.48%     92.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                      166      0.04%     92.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                    36023      7.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total               473057                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.008139                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.198344                       # Number of inst fetches per cycle
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       12901                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           155                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    692078000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                          69                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    1685                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  14                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                    855                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                  21298                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    692078000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                    821                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   418156                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                    4212                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            142                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                     45593                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                  4133                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                 321332                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     6                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    102                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   3931                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands              330120                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                      730928                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                   119049                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    536668                       # Number of floating rename lookups
system.cpu.rename.committedMaps                316899                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                    13215                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       6                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   6                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      1525                       # count of insts added to the skid buffer
system.cpu.rob.reads                           777281                       # The number of ROB reads
system.cpu.rob.writes                          644225                       # The number of ROB writes
system.cpu.thread_0.numInsts                   129935                       # Number of Instructions committed
system.cpu.thread_0.numOps                     308899                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.mem_ctrl.avgPriority_.cpu.inst::samples     12790.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     35359.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000101976250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            11                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            11                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                89420                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 171                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        48278                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        1658                       # Number of write requests accepted
system.mem_ctrl.readBursts                      48278                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      1658                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                     335                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                   1452                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        4.08                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       18.92                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                    347                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                     26                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                    467                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                  34648                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  12790                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                    28                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     7                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                   149                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                  1474                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     9877                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     5435                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                     5800                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                     3137                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                     4328                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                     4577                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                     4270                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                     5195                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                     3631                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                     1604                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                      31                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                      58                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      13                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      13                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      395.727273                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     353.021272                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-63               1      9.09%      9.09% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-191            4     36.36%     45.45% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-319            1      9.09%     54.55% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::320-383            1      9.09%     63.64% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::384-447            1      9.09%     72.73% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::576-639            1      9.09%     81.82% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1024-1087            2     18.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             11                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.545455                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.522306                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.934199                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 8     72.73%     72.73% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     27.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             11                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                    21440                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                  1097998                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 12426                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                    1586.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      17.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                      692071000                       # Total gap between requests
system.mem_ctrl.avgGap                       13859.16                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst       818560                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data       277202                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.cpu.data         1366                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 1182756856.886073350906                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 400535777.759154260159                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.cpu.data 1973765.962796100881                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst        12790                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data        35488                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.cpu.data         1658                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst    295405500                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data   1380251000                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.cpu.data   2402836500                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     23096.60                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     38893.46                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.cpu.data   1449237.94                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst       818432                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data       279438                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total        1097870                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst       818432                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total       818432                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.cpu.data        12426                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total        12426                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst        12788                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data        35488                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total           48276                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.cpu.data         1658                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total           1658                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst    1182571907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data     403766627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total        1586338534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst   1182571907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total   1182571907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.cpu.data     17954624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total         17954624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst   1182571907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data    421721251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total       1604293158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts                 47943                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts                  182                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0         10995                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1         30057                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2          4183                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3           131                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4           281                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5            34                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6           437                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7            95                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8            64                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9            61                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10           45                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11          317                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12          313                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13          158                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14          304                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15          468                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0            20                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2            48                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3             5                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4            59                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15           50                       # Per bank write bursts
system.mem_ctrl.dram.totQLat                776725250                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat              239715000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat          1675656500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                 16201.01                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            34951.01                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits                44483                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits                 169                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             92.78                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            92.86                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples         3461                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   888.344409                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   755.222662                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   304.914189                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127          162      4.68%      4.68% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255          203      5.87%     10.55% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383           97      2.80%     13.35% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511           28      0.81%     14.16% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639           29      0.84%     15.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767           50      1.44%     16.44% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895           43      1.24%     17.68% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023           40      1.16%     18.84% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151         2809     81.16%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total         3461                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead                3068352                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten               11648                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW              4433.534948                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW                16.830473                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                    34.77                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                34.64                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                0.13                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                92.78                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    692078000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy         22897980                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy         12144000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy       329960820                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy         689040                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 54088320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy    308953110                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy      5587200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy      734320470                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower   1061.037152                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE      8184000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF     22880000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    661014000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy          1899240                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy           990495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy        12352200                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy         261000                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 54088320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy     59397420                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy    215739360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy      344728035                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    498.105755                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    560319250                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF     22880000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    108878750                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    692078000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               48278                       # Transaction distribution
system.membus.trans_dist::ReadResp              48276                       # Transaction distribution
system.membus.trans_dist::WriteReq               1658                       # Transaction distribution
system.membus.trans_dist::WriteResp              1658                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrl.port        25578                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache_port::total        25578                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrl.port        74292                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total        74292                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  99870                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrl.port       818432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache_port::total       818432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrl.port       291864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       291864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1110296                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             49936                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   49936    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               49936                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    692078000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            51594000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.5                       # Layer utilization (%)
system.membus.respLayer0.occupancy           67784500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              9.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           88118750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
