Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Nov  1 15:15:57 2019
| Host         : e5-01-19 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dna_control_sets_placed.rpt
| Design       : dna
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      3 |            1 |
|      7 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------+-----------------------------+------------------+----------------+
|     Clock Signal    | Enable Signal |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+---------------------+---------------+-----------------------------+------------------+----------------+
|  led6_r_reg_i_1_n_0 |               |                             |                1 |              1 |
|  clk_IBUF_BUFG      |               |                             |                2 |              2 |
|  led_reg[2]_i_2_n_0 |               |                             |                1 |              3 |
|  divider/clk_out    |               |                             |                1 |              7 |
|  clk_IBUF_BUFG      |               | divider/count1_carry__2_n_6 |                8 |             32 |
+---------------------+---------------+-----------------------------+------------------+----------------+


