design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/hosni/caravel_openframe_project/openlane/picosoc,picosoc,23_08_16_12_23,flow completed,1h2m13s0ms,0h34m10s0ms,27418.18181818182,3.3,13709.09090909091,10.45,-1,7033.9,20584,0,0,0,0,0,0,2787658,23,22,0,-1,-1,2609208,384636,-80.38,-1,-1,-1,0.0,-58845.34,-1,-1,-1,0.0,1366623919.0,0.0,24.82,20.91,7.59,6.14,2.85,20186,39134,2935,21274,0,0,0,22619,911,8,686,784,3934,1246,276,5351,4732,4774,22,154002,37246,34982,65747,45240,337217,3232592.8127999995,-1,-1,-1,0.025,0.0201,3.9e-07,-1,-1,-1,3.62,25.0,40.0,25,1,50,40,40,0.18,1,16,0.28,1,sky130_fd_sc_hd,DELAY 0
