{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677598565086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677598565104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 10:36:04 2023 " "Processing started: Tue Feb 28 10:36:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677598565104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677598565104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677598565105 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677598566203 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677598566203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_mult " "Found entity 1: test_mult" {  } { { "test_mult.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/hw5/test_mult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677598590877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677598590877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "status.sv 2 2 " "Found 2 design units, including 2 entities, in source file status.sv" { { "Info" "ISGN_ENTITY_NAME" "1 status " "Found entity 1: status" {  } { { "status.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/hw5/status.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677598590879 ""} { "Info" "ISGN_ENTITY_NAME" "2 status_tb " "Found entity 2: status_tb" {  } { { "status.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/hw5/status.sv" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677598590879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677598590879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult16_tester_defs.sv 0 0 " "Found 0 design units, including 0 entities, in source file mult16_tester_defs.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677598590881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult16_tester.sv 3 3 " "Found 3 design units, including 3 entities, in source file mult16_tester.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC " "Found entity 1: DE1_SOC" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/hw5/mult16_tester.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677598590887 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult16_tester " "Found entity 2: mult16_tester" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/hw5/mult16_tester.sv" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677598590887 ""} { "Info" "ISGN_ENTITY_NAME" "3 mult16_tester_tb " "Found entity 3: mult16_tester_tb" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/hw5/mult16_tester.sv" 459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677598590887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677598590887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gold_mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file gold_mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gold_mult " "Found entity 1: gold_mult" {  } { { "gold_mult.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/hw5/gold_mult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677598590890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677598590890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/hw5/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677598590892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677598590892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.sv 2 2 " "Found 2 design units, including 2 entities, in source file compare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "compare.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/hw5/compare.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677598590895 ""} { "Info" "ISGN_ENTITY_NAME" "2 compare_tb " "Found entity 2: compare_tb" {  } { { "compare.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/hw5/compare.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677598590895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677598590895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.sv 4 4 " "Found 4 design units, including 4 entities, in source file button.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "button.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/hw5/button.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677598590899 ""} { "Info" "ISGN_ENTITY_NAME" "2 Debounce " "Found entity 2: Debounce" {  } { { "button.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/hw5/button.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677598590899 ""} { "Info" "ISGN_ENTITY_NAME" "3 Sync " "Found entity 3: Sync" {  } { { "button.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/hw5/button.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677598590899 ""} { "Info" "ISGN_ENTITY_NAME" "4 button_tb " "Found entity 4: button_tb" {  } { { "button.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/hw5/button.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677598590899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677598590899 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mult16_tester " "Elaborating entity \"mult16_tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677598590950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button button:start_debounce " "Elaborating entity \"button\" for hierarchy \"button:start_debounce\"" {  } { { "mult16_tester.sv" "start_debounce" { Text "C:/Users/sefun/Dev/digital_desgin_2/hw5/mult16_tester.sv" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677598590988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sync button:start_debounce\|Sync:Sync_Inst " "Elaborating entity \"Sync\" for hierarchy \"button:start_debounce\|Sync:Sync_Inst\"" {  } { { "button.sv" "Sync_Inst" { Text "C:/Users/sefun/Dev/digital_desgin_2/hw5/button.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677598590990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce button:start_debounce\|Debounce:Debounce_Inst " "Elaborating entity \"Debounce\" for hierarchy \"button:start_debounce\|Debounce:Debounce_Inst\"" {  } { { "button.sv" "Debounce_Inst" { Text "C:/Users/sefun/Dev/digital_desgin_2/hw5/button.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677598590991 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 button.sv(35) " "Verilog HDL assignment warning at button.sv(35): truncated value with size 32 to match size of target (2)" {  } { { "button.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/hw5/button.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677598590992 "|DE1_SOC|button:start_debounce|Debounce:Debounce_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "status status:status_inst " "Elaborating entity \"status\" for hierarchy \"status:status_inst\"" {  } { { "mult16_tester.sv" "status_inst" { Text "C:/Users/sefun/Dev/digital_desgin_2/hw5/mult16_tester.sv" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677598590994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter status:status_inst\|counter:counter_inst " "Elaborating entity \"counter\" for hierarchy \"status:status_inst\|counter:counter_inst\"" {  } { { "status.sv" "counter_inst" { Text "C:/Users/sefun/Dev/digital_desgin_2/hw5/status.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677598590996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_mult status:status_inst\|test_mult:test_mult_inst " "Elaborating entity \"test_mult\" for hierarchy \"status:status_inst\|test_mult:test_mult_inst\"" {  } { { "status.sv" "test_mult_inst" { Text "C:/Users/sefun/Dev/digital_desgin_2/hw5/status.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677598590998 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 test_mult.sv(40) " "Verilog HDL assignment warning at test_mult.sv(40): truncated value with size 32 to match size of target (17)" {  } { { "test_mult.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/hw5/test_mult.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677598591000 "|DE1_SOC|status:status_inst|test_mult:test_mult_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gold_mult status:status_inst\|gold_mult:gold_mult_inst " "Elaborating entity \"gold_mult\" for hierarchy \"status:status_inst\|gold_mult:gold_mult_inst\"" {  } { { "status.sv" "gold_mult_inst" { Text "C:/Users/sefun/Dev/digital_desgin_2/hw5/status.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677598591000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare status:status_inst\|compare:compare_inst " "Elaborating entity \"compare\" for hierarchy \"status:status_inst\|compare:compare_inst\"" {  } { { "status.sv" "compare_inst" { Text "C:/Users/sefun/Dev/digital_desgin_2/hw5/status.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677598591003 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/hw5/mult16_tester.sv" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677598592286 "|mult16_tester|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/hw5/mult16_tester.sv" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677598592286 "|mult16_tester|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/hw5/mult16_tester.sv" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677598592286 "|mult16_tester|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/hw5/mult16_tester.sv" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677598592286 "|mult16_tester|HEX4[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1677598592286 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677598592524 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677598593266 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677598593266 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "292 " "Implemented 292 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677598593519 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677598593519 ""} { "Info" "ICUT_CUT_TM_LCELLS" "245 " "Implemented 245 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677598593519 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1677598593519 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677598593519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677598593569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 28 10:36:33 2023 " "Processing ended: Tue Feb 28 10:36:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677598593569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677598593569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677598593569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677598593569 ""}
