{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79993,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79998,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 7.17269e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 8.2219e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 8.39963e-06,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 8.2219e-05,
	"finish__design__instance__count__class:buffer": 14,
	"finish__design__instance__area__class:buffer": 83.8304,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 45.0432,
	"finish__design__instance__count__class:timing_repair_buffer": 25,
	"finish__design__instance__area__class:timing_repair_buffer": 130.125,
	"finish__design__instance__count__class:sequential_cell": 9,
	"finish__design__instance__area__class:sequential_cell": 180.173,
	"finish__design__instance__count__class:multi_input_combinational_cell": 101,
	"finish__design__instance__area__class:multi_input_combinational_cell": 661.885,
	"finish__design__instance__count": 153,
	"finish__design__instance__area": 1101.06,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 2.95811,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.632042,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.66847,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000147488,
	"finish__power__switching__total": 5.42136e-05,
	"finish__power__leakage__total": 4.30842e-10,
	"finish__power__total": 0.000201702,
	"finish__design__io": 35,
	"finish__design__die__area": 6576.4,
	"finish__design__core__area": 5990.75,
	"finish__design__instance__count": 228,
	"finish__design__instance__area": 1194.9,
	"finish__design__instance__count__stdcell": 228,
	"finish__design__instance__area__stdcell": 1194.9,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.199457,
	"finish__design__instance__utilization__stdcell": 0.199457,
	"finish__design__rows": 28,
	"finish__design__rows:unithd": 28,
	"finish__design__sites": 4788,
	"finish__design__sites:unithd": 4788,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}