<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/standard.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package standard
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/std_1164.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package std_logic_1164
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body std_logic_1164
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/mgc_qsim.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package qsim_logic
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body qsim_logic
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/numeric_bit.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package numeric_bit
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body numeric_bit
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/numeric_std.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package numeric_std
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body numeric_std
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/textio.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package textio
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body textio
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/std_logic_textio.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package std_logic_textio
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body std_logic_textio
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_attr.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package attributes
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_misc.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package std_logic_misc
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body std_logic_misc
INFO - ./.__tmp_vxr_0_(56,9-56,18) (VHDL-1014) analyzing package math_real
INFO - ./.__tmp_vxr_0_(685,14-685,23) (VHDL-1013) analyzing package body math_real
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package vl_types
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body vl_types
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_arit.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package std_logic_arith
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body std_logic_arith
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_sign.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package std_logic_signed
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body std_logic_signed
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_unsi.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package std_logic_unsigned
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body std_logic_unsigned
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/synattr.vhd
INFO - C:/lscc/diamond/3.9_x64/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package attributes
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Agnus.v
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/akiko.v
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Amber.v
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Audio.v
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Beamcounter.v
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Bitplanes.v
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Blitter.v
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/BootRom.v
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/CIA8520.v
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Clock.v
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Copper.v
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Denise.v
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Floppy.v
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Gary.v
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Gayle.v
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Minimig1.v
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Paula.v
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/PS2Keyboard.v
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/twowaycache.v
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/Cache_DataRAM/Cache_DataRAM.v
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/Cache_BlockRAM/Cache_BlockRAM.v
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Sprites.v
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Userio.v
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/JBBoot/JBBoot.v
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.vhd
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/RTL/C64_Clock/C64_Clock.vhd
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/RTL/C64_Clock/C64_Clock.vhd(12,8-12,17) (VHDL-1012) analyzing entity c64_clock
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/RTL/C64_Clock/C64_Clock.vhd(22,14-22,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/RTL/DVI_PLL/DVI_PLL.vhd
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/RTL/DVI_PLL/DVI_PLL.vhd(12,8-12,15) (VHDL-1012) analyzing entity dvi_pll
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/RTL/DVI_PLL/DVI_PLL.vhd(20,14-20,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Debounce.vhd
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Debounce.vhd(6,8-6,16) (VHDL-1012) analyzing entity debounce
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Debounce.vhd(18,14-18,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/poweronreset.vhd
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/poweronreset.vhd(6,8-6,20) (VHDL-1012) analyzing entity poweronreset
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/poweronreset.vhd(14,14-14,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/TG68K.vhd
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/TG68K.vhd(30,8-30,13) (VHDL-1012) analyzing entity tg68k
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/TG68K.vhd(68,14-68,19) (VHDL-1010) analyzing architecture logic
WARNING - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/TG68K.vhd(241,23-241,33) (VHDL-1336) formal port data_write of mode out cannot be associated with actual port data_write of mode buffer
WARNING - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/TG68K.vhd(249,16-249,25) (VHDL-1336) formal port skipfetch of mode out cannot be associated with actual port skipfetch of mode buffer
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/RTL/sdram_cache.vhd
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/RTL/sdram_cache.vhd(27,8-27,13) (VHDL-1012) analyzing entity sdram
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/RTL/sdram_cache.vhd(75,14-75,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(12,8-12,20) (VHDL-1012) analyzing entity osdbootstrap
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(24,14-24,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/cfide.vhd
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/cfide.vhd(30,8-30,13) (VHDL-1012) analyzing entity cfide
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/cfide.vhd(62,14-62,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/TG68K_Pack.vhd
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/TG68K_Pack.vhd(25,9-25,19) (VHDL-1014) analyzing package tg68k_pack
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/TG68KdotC_Kernel.vhd
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/TG68KdotC_Kernel.vhd(64,8-64,24) (VHDL-1012) analyzing entity tg68kdotc_kernel
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/TG68KdotC_Kernel.vhd(93,14-93,19) (VHDL-1010) analyzing architecture logic
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Fampiga.vhd
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Fampiga.vhd(6,8-6,15) (VHDL-1012) analyzing entity fampiga
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Fampiga.vhd(75,14-75,17) (VHDL-1010) analyzing architecture rtl
WARNING - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Fampiga.vhd(385,9-385,15) (VHDL-1336) formal port ba of mode buffer cannot be associated with actual port sdr_ba of mode out
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/dvienc_defs.vhd
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/dvienc_defs.vhd(35,9-35,20) (VHDL-1014) analyzing package dvienc_defs
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/dvienc_defs.vhd(114,14-114,25) (VHDL-1013) analyzing package body dvienc_defs
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(12,8-12,15) (VHDL-1012) analyzing entity ddr_out
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(22,14-22,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/dvid.vhd
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/dvid.vhd(27,8-27,12) (VHDL-1012) analyzing entity dvid
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/dvid.vhd(70,14-70,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/RTL/FleaFPGA_Ohm_A5_minimig.vhd
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/RTL/FleaFPGA_Ohm_A5_minimig.vhd(6,8-6,23) (VHDL-1012) analyzing entity fleafpga_ohm_a5
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/RTL/FleaFPGA_Ohm_A5_minimig.vhd(101,14-101,18) (VHDL-1010) analyzing architecture arch
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/TG68K_ALU.vhd
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/TG68K_ALU.vhd(29,8-29,17) (VHDL-1012) analyzing entity tg68k_alu
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/TG68K_ALU.vhd(73,14-73,19) (VHDL-1010) analyzing architecture logic
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/aux_ecc1.vhd
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/aux_ecc1.vhd(34,8-34,16) (VHDL-1012) analyzing entity aux_ecc1
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/aux_ecc1.vhd(44,14-44,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/aux_ecc2.vhd
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/aux_ecc2.vhd(34,8-34,16) (VHDL-1012) analyzing entity aux_ecc2
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/aux_ecc2.vhd(44,14-44,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/aux_encoder.vhd
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/aux_encoder.vhd(35,8-35,19) (VHDL-1012) analyzing entity aux_encoder
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/aux_encoder.vhd(44,14-44,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/edvi_ucode.vhd
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/edvi_ucode.vhd(44,8-44,18) (VHDL-1012) analyzing entity edvi_ucode
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/edvi_ucode.vhd(61,14-61,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/infoframe_rom_800x600_60hz_40M_48k.vhd
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/infoframe_rom_800x600_60hz_40M_48k.vhd(38,8-38,21) (VHDL-1012) analyzing entity infoframe_rom
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/infoframe_rom_800x600_60hz_40M_48k.vhd(48,14-48,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/TMDS_encoder.vhd
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/TMDS_encoder.vhd(16,8-16,20) (VHDL-1012) analyzing entity tdms_encoder
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/TMDS_encoder.vhd(25,14-25,24) (VHDL-1010) analyzing architecture behavioral
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/akiko.v(26,8-26,13) (VERI-1018) compiling module akiko
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/akiko.v(26,1-74,10) (VERI-9000) elaborating module 'akiko'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/BootRom.v(39,8-39,15) (VERI-1018) compiling module bootrom
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/BootRom.v(39,1-1102,10) (VERI-9000) elaborating module 'bootrom'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/RTL/FleaFPGA_Ohm_A5_minimig.vhd(6,8-6,23) (VHDL-1067) elaborating FleaFPGA_Ohm_A5(arch)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/RTL/C64_Clock/C64_Clock.vhd(12,8-12,17) (VHDL-1067) elaborating C64_Clock_uniq_0(Structure)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/RTL/C64_Clock/C64_Clock.vhd(53,5-54,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,8-757,11) (VERI-1018) compiling module VHI_uniq_1
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/RTL/C64_Clock/C64_Clock.vhd(53,5-54,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/RTL/C64_Clock/C64_Clock.vhd(56,5-57,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,8-761,11) (VERI-1018) compiling module VLO_uniq_1
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/RTL/C64_Clock/C64_Clock.vhd(56,5-57,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/RTL/C64_Clock/C64_Clock.vhd(59,5-80,60) (VHDL-1399) going to verilog side to elaborate module EHXPLLL
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1696,8-1696,15) (VERI-1018) compiling module EHXPLLL_uniq_1
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1696,1-1738,10) (VERI-9000) elaborating module 'EHXPLLL_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/RTL/C64_Clock/C64_Clock.vhd(59,5-80,60) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/RTL/DVI_PLL/DVI_PLL.vhd(12,8-12,15) (VHDL-1067) elaborating DVI_PLL_uniq_0(Structure)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/RTL/DVI_PLL/DVI_PLL.vhd(49,5-50,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,8-757,11) (VERI-1018) compiling module VHI_uniq_2
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_2'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/RTL/DVI_PLL/DVI_PLL.vhd(49,5-50,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/RTL/DVI_PLL/DVI_PLL.vhd(52,5-53,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,8-761,11) (VERI-1018) compiling module VLO_uniq_2
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/RTL/DVI_PLL/DVI_PLL.vhd(52,5-53,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/RTL/DVI_PLL/DVI_PLL.vhd(55,5-76,45) (VHDL-1399) going to verilog side to elaborate module EHXPLLL
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1696,8-1696,15) (VERI-1018) compiling module EHXPLLL_uniq_2
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1696,1-1738,10) (VERI-9000) elaborating module 'EHXPLLL_uniq_2'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/RTL/DVI_PLL/DVI_PLL.vhd(55,5-76,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/poweronreset.vhd(6,8-6,20) (VHDL-1067) elaborating poweronreset_uniq_0(rtl)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Debounce.vhd(6,8-6,16) (VHDL-1067) elaborating debounce_uniq_0(RTL)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Fampiga.vhd(6,8-6,15) (VHDL-1067) elaborating Fampiga_uniq_0(RTL)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Fampiga.vhd(236,1-323,4) (VHDL-1399) going to verilog side to elaborate module Minimig1
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Minimig1.v(141,8-141,16) (VERI-1018) compiling module Minimig1_uniq_1
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Minimig1.v(141,1-1006,10) (VERI-9000) elaborating module 'Minimig1_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Agnus.v(152,1-575,10) (VERI-9000) elaborating module 'Agnus_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Paula.v(56,1-305,10) (VERI-9000) elaborating module 'Paula_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Userio.v(68,1-362,10) (VERI-9000) elaborating module 'userio_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Denise.v(59,1-355,10) (VERI-9000) elaborating module 'Denise_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Amber.v(45,1-265,10) (VERI-9000) elaborating module 'Amber_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/CIA8520.v(79,1-383,10) (VERI-9000) elaborating module 'ciaa_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/CIA8520.v(390,1-619,10) (VERI-9000) elaborating module 'ciab_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Minimig1.v(1316,1-1469,10) (VERI-9000) elaborating module 'm68k_bridge_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Minimig1.v(1078,1-1135,10) (VERI-9000) elaborating module 'bank_mapper_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Minimig1.v(1147,1-1282,10) (VERI-9000) elaborating module 'sram_bridge_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Gary.v(45,1-179,10) (VERI-9000) elaborating module 'gary_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Gayle.v(36,1-313,10) (VERI-9000) elaborating module 'gayle_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/JBBoot/JBBoot.v(8,1-135,10) (VERI-9000) elaborating module 'JBBoot_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Minimig1.v(1027,1-1071,10) (VERI-9000) elaborating module 'syscontrol_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Clock.v(29,1-82,10) (VERI-9000) elaborating module 'clock_generator_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Agnus.v(582,1-598,10) (VERI-9000) elaborating module 'refresh_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Agnus.v(1233,1-1301,10) (VERI-9000) elaborating module 'dskdma_engine_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Agnus.v(1319,1-1426,10) (VERI-9000) elaborating module 'auddma_engine_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Agnus.v(601,1-982,10) (VERI-9000) elaborating module 'bpldma_engine_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Agnus.v(1045,1-1223,10) (VERI-9000) elaborating module 'sprdma_engine_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Copper.v(58,1-520,10) (VERI-9000) elaborating module 'copper_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Blitter.v(79,1-861,10) (VERI-9000) elaborating module 'blitter_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Beamcounter.v(31,1-300,10) (VERI-9000) elaborating module 'beamcounter_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Paula.v(483,1-686,10) (VERI-9000) elaborating module 'uart_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Paula.v(312,1-472,10) (VERI-9000) elaborating module 'intcontroller_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Floppy.v(67,1-704,10) (VERI-9000) elaborating module 'floppy_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Audio.v(82,1-258,10) (VERI-9000) elaborating module 'audio_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Userio.v(743,1-989,10) (VERI-9000) elaborating module 'ps2mouse_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Userio.v(370,1-638,10) (VERI-9000) elaborating module 'osd_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Bitplanes.v(38,1-231,10) (VERI-9000) elaborating module 'bitplanes_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Bitplanes.v(242,1-319,10) (VERI-9000) elaborating module 'playfields_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Sprites.v(36,1-266,10) (VERI-9000) elaborating module 'sprites_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Denise.v(407,1-457,10) (VERI-9000) elaborating module 'sprpriority_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Denise.v(365,1-398,10) (VERI-9000) elaborating module 'colortable_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Denise.v(465,1-509,10) (VERI-9000) elaborating module 'hamgenerator_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Denise.v(515,1-594,10) (VERI-9000) elaborating module 'collision_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/PS2Keyboard.v(48,1-357,10) (VERI-9000) elaborating module 'ps2keyboard_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/CIA8520.v(627,1-689,10) (VERI-9000) elaborating module 'ciaint_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/CIA8520.v(627,1-689,10) (VERI-9000) elaborating module 'ciaint_uniq_2'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/CIA8520.v(695,1-791,10) (VERI-9000) elaborating module 'timera_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/CIA8520.v(695,1-791,10) (VERI-9000) elaborating module 'timera_uniq_2'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/CIA8520.v(793,1-884,10) (VERI-9000) elaborating module 'timerb_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/CIA8520.v(793,1-884,10) (VERI-9000) elaborating module 'timerb_uniq_2'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/CIA8520.v(892,1-1010,10) (VERI-9000) elaborating module 'timerd_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/CIA8520.v(892,1-1010,10) (VERI-9000) elaborating module 'timerd_uniq_2'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Gayle.v(315,1-373,10) (VERI-9000) elaborating module 'fifo4096x16_uniq_1'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_3'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_3'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(866,1-957,10) (VERI-9000) elaborating module 'DP16KD_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Blitter.v(869,1-937,10) (VERI-9000) elaborating module 'barrel_shifter_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Blitter.v(869,1-937,10) (VERI-9000) elaborating module 'barrel_shifter_uniq_2'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Blitter.v(947,1-986,10) (VERI-9000) elaborating module 'bltminterm_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Blitter.v(995,1-1028,10) (VERI-9000) elaborating module 'bltfill_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Blitter.v(1036,1-1150,10) (VERI-9000) elaborating module 'address_generator_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Floppy.v(708,1-764,10) (VERI-9000) elaborating module 'fifo_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Audio.v(505,1-939,10) (VERI-9000) elaborating module 'audiochannel_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Audio.v(505,1-939,10) (VERI-9000) elaborating module 'audiochannel_uniq_2'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Audio.v(505,1-939,10) (VERI-9000) elaborating module 'audiochannel_uniq_3'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Audio.v(505,1-939,10) (VERI-9000) elaborating module 'audiochannel_uniq_4'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Audio.v(270,1-342,10) (VERI-9000) elaborating module 'audiomixer_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Audio.v(349,1-472,10) (VERI-9000) elaborating module 'sigmadelta_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Userio.v(658,1-733,10) (VERI-9000) elaborating module 'spi8_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Bitplanes.v(325,1-390,10) (VERI-9000) elaborating module 'bitplane_shifter_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Bitplanes.v(325,1-390,10) (VERI-9000) elaborating module 'bitplane_shifter_uniq_2'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Bitplanes.v(325,1-390,10) (VERI-9000) elaborating module 'bitplane_shifter_uniq_3'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Bitplanes.v(325,1-390,10) (VERI-9000) elaborating module 'bitplane_shifter_uniq_4'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Bitplanes.v(325,1-390,10) (VERI-9000) elaborating module 'bitplane_shifter_uniq_5'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Bitplanes.v(325,1-390,10) (VERI-9000) elaborating module 'bitplane_shifter_uniq_6'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Sprites.v(277,1-367,10) (VERI-9000) elaborating module 'sprshift_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Sprites.v(277,1-367,10) (VERI-9000) elaborating module 'sprshift_uniq_2'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Sprites.v(277,1-367,10) (VERI-9000) elaborating module 'sprshift_uniq_3'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Sprites.v(277,1-367,10) (VERI-9000) elaborating module 'sprshift_uniq_4'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Sprites.v(277,1-367,10) (VERI-9000) elaborating module 'sprshift_uniq_5'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Sprites.v(277,1-367,10) (VERI-9000) elaborating module 'sprshift_uniq_6'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Sprites.v(277,1-367,10) (VERI-9000) elaborating module 'sprshift_uniq_7'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Sprites.v(277,1-367,10) (VERI-9000) elaborating module 'sprshift_uniq_8'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/PS2Keyboard.v(365,1-1118,10) (VERI-9000) elaborating module 'ps2keyboardmap_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Audio.v(481,1-498,10) (VERI-9000) elaborating module 'svmul_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Audio.v(481,1-498,10) (VERI-9000) elaborating module 'svmul_uniq_2'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Audio.v(481,1-498,10) (VERI-9000) elaborating module 'svmul_uniq_3'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Audio.v(481,1-498,10) (VERI-9000) elaborating module 'svmul_uniq_4'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Fampiga.vhd(236,1-323,4) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/TG68K.vhd(30,8-30,13) (VHDL-1067) elaborating TG68K_uniq_0(logic)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/TG68KdotC_Kernel.vhd(64,8-64,24) (VHDL-1067) elaborating TG68KdotC_Kernel_uniq_0(logic)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/TG68K_ALU.vhd(29,8-29,17) (VHDL-1067) elaborating TG68K_ALU_uniq_0(logic)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/RTL/sdram_cache.vhd(27,8-27,13) (VHDL-1067) elaborating sdram_uniq_0(rtl)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/RTL/sdram_cache.vhd(336,1-372,4) (VHDL-1399) going to verilog side to elaborate module twowaycache
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/twowaycache.v(31,8-31,19) (VERI-1018) compiling module twowaycache_uniq_1
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/twowaycache.v(31,1-427,10) (VERI-9000) elaborating module 'twowaycache_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/Cache_DataRAM/Cache_DataRAM.v(8,1-253,10) (VERI-9000) elaborating module 'Cache_DataRAM_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/Cache_BlockRAM/Cache_BlockRAM.v(8,1-146,10) (VERI-9000) elaborating module 'Cache_BlockRAM_uniq_1'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_4'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_5'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(866,1-957,10) (VERI-9000) elaborating module 'DP16KD_uniq_2'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(866,1-957,10) (VERI-9000) elaborating module 'DP16KD_uniq_3'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(866,1-957,10) (VERI-9000) elaborating module 'DP16KD_uniq_4'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_4'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_5'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/RTL/sdram_cache.vhd(336,1-372,4) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/cfide.vhd(30,8-30,13) (VHDL-1067) elaborating cfide_uniq_0(rtl)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(12,8-12,20) (VHDL-1067) elaborating OSDBootstrap_uniq_0(Structure)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(82,5-83,39) (VHDL-1399) going to verilog side to elaborate module INV
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(367,8-367,11) (VERI-1018) compiling module INV_uniq_1
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(367,1-370,10) (VERI-9000) elaborating module 'INV_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(82,5-83,39) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(85,5-86,59) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(25,8-25,12) (VERI-1018) compiling module AND2_uniq_1
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(25,1-29,10) (VERI-9000) elaborating module 'AND2_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(85,5-86,59) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(88,5-193,37) (VHDL-1399) going to verilog side to elaborate module DP16KD
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(866,8-866,14) (VERI-1018) compiling module DP16KD_uniq_5
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(866,1-957,10) (VERI-9000) elaborating module 'DP16KD_uniq_5'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(88,5-193,37) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(195,5-196,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,8-757,11) (VERI-1018) compiling module VHI_uniq_6
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_6'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(195,5-196,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(198,5-303,37) (VHDL-1399) going to verilog side to elaborate module DP16KD
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(866,8-866,14) (VERI-1018) compiling module DP16KD_uniq_6
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(866,1-957,10) (VERI-9000) elaborating module 'DP16KD_uniq_6'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(198,5-303,37) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(305,5-306,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,8-761,11) (VERI-1018) compiling module VLO_uniq_6
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_6'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(305,5-306,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(308,5-310,42) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(119,8-119,15) (VERI-1018) compiling module FD1P3DX_uniq_1
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(119,1-126,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(308,5-310,42) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(312,5-313,75) (VHDL-1399) going to verilog side to elaborate module MUX21
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,8-458,13) (VERI-1018) compiling module MUX21_uniq_1
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(312,5-313,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(315,5-316,75) (VHDL-1399) going to verilog side to elaborate module MUX21
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,8-458,13) (VERI-1018) compiling module MUX21_uniq_2
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_2'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(315,5-316,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(318,5-319,75) (VHDL-1399) going to verilog side to elaborate module MUX21
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,8-458,13) (VERI-1018) compiling module MUX21_uniq_3
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_3'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(318,5-319,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(321,5-322,75) (VHDL-1399) going to verilog side to elaborate module MUX21
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,8-458,13) (VERI-1018) compiling module MUX21_uniq_4
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_4'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(321,5-322,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(324,5-325,75) (VHDL-1399) going to verilog side to elaborate module MUX21
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,8-458,13) (VERI-1018) compiling module MUX21_uniq_5
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_5'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(324,5-325,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(327,5-328,75) (VHDL-1399) going to verilog side to elaborate module MUX21
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,8-458,13) (VERI-1018) compiling module MUX21_uniq_6
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_6'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(327,5-328,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(330,5-331,75) (VHDL-1399) going to verilog side to elaborate module MUX21
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,8-458,13) (VERI-1018) compiling module MUX21_uniq_7
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_7'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(330,5-331,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(333,5-334,75) (VHDL-1399) going to verilog side to elaborate module MUX21
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,8-458,13) (VERI-1018) compiling module MUX21_uniq_8
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_8'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(333,5-334,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(336,5-337,75) (VHDL-1399) going to verilog side to elaborate module MUX21
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,8-458,13) (VERI-1018) compiling module MUX21_uniq_9
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_9'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(336,5-337,75) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(339,5-341,22) (VHDL-1399) going to verilog side to elaborate module MUX21
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,8-458,13) (VERI-1018) compiling module MUX21_uniq_10
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_10'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(339,5-341,22) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(343,5-345,23) (VHDL-1399) going to verilog side to elaborate module MUX21
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,8-458,13) (VERI-1018) compiling module MUX21_uniq_11
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_11'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(343,5-345,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(347,5-349,23) (VHDL-1399) going to verilog side to elaborate module MUX21
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,8-458,13) (VERI-1018) compiling module MUX21_uniq_12
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_12'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(347,5-349,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(351,5-353,23) (VHDL-1399) going to verilog side to elaborate module MUX21
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,8-458,13) (VERI-1018) compiling module MUX21_uniq_13
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_13'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(351,5-353,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(355,5-357,23) (VHDL-1399) going to verilog side to elaborate module MUX21
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,8-458,13) (VERI-1018) compiling module MUX21_uniq_14
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_14'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(355,5-357,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(359,5-361,23) (VHDL-1399) going to verilog side to elaborate module MUX21
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,8-458,13) (VERI-1018) compiling module MUX21_uniq_15
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_15'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(359,5-361,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(363,5-365,23) (VHDL-1399) going to verilog side to elaborate module MUX21
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,8-458,13) (VERI-1018) compiling module MUX21_uniq_16
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_16'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/OSDBootstrap/OSDBootstrap.vhd(363,5-365,23) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/TG68KdotC_Kernel.vhd(64,8-64,24) (VHDL-1067) elaborating TG68KdotC_Kernel_uniq_1(logic)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/TG68K_ALU.vhd(29,8-29,17) (VHDL-1067) elaborating TG68K_ALU_uniq_1(logic)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/dvid.vhd(27,8-27,12) (VHDL-1067) elaborating dvid_uniq_0(Behavioral)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/edvi_ucode.vhd(44,8-44,18) (VHDL-1067) elaborating edvi_ucode_uniq_0(Behavioral)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/infoframe_rom_800x600_60hz_40M_48k.vhd(38,8-38,21) (VHDL-1067) elaborating infoframe_rom_uniq_0(Behavioral)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/TMDS_encoder.vhd(16,8-16,20) (VHDL-1067) elaborating TDMS_encoder_uniq_0(Behavioral)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/TMDS_encoder.vhd(16,8-16,20) (VHDL-1067) elaborating TDMS_encoder_uniq_1(Behavioral)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/TMDS_encoder.vhd(16,8-16,20) (VHDL-1067) elaborating TDMS_encoder_uniq_2(Behavioral)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/aux_encoder.vhd(35,8-35,19) (VHDL-1067) elaborating aux_encoder_uniq_0(Behavioral)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/aux_encoder.vhd(35,8-35,19) (VHDL-1067) elaborating aux_encoder_uniq_1(Behavioral)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/aux_encoder.vhd(35,8-35,19) (VHDL-1067) elaborating aux_encoder_uniq_2(Behavioral)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/aux_ecc1.vhd(34,8-34,16) (VHDL-1067) elaborating aux_ecc1_uniq_0(Behavioral)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/aux_ecc2.vhd(34,8-34,16) (VHDL-1067) elaborating aux_ecc2_uniq_0(Behavioral)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/aux_ecc2.vhd(34,8-34,16) (VHDL-1067) elaborating aux_ecc2_uniq_1(Behavioral)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/aux_ecc2.vhd(34,8-34,16) (VHDL-1067) elaborating aux_ecc2_uniq_2(Behavioral)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/HDMI/aux_ecc2.vhd(34,8-34,16) (VHDL-1067) elaborating aux_ecc2_uniq_3(Behavioral)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(12,8-12,15) (VHDL-1067) elaborating ddr_out_uniq_0(Structure)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(42,5-44,28) (VHDL-1399) going to verilog side to elaborate module ODDRX1F
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,8-1646,15) (VERI-1018) compiling module ODDRX1F_uniq_1
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(42,5-44,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(46,5-47,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,8-761,11) (VERI-1018) compiling module VLO_uniq_7
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_7'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(46,5-47,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(49,5-50,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,8-757,11) (VERI-1018) compiling module VHI_uniq_7
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_7'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(49,5-50,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(52,5-54,28) (VHDL-1399) going to verilog side to elaborate module ODDRX1F
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,8-1646,15) (VERI-1018) compiling module ODDRX1F_uniq_2
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_2'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(52,5-54,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(56,5-57,45) (VHDL-1399) going to verilog side to elaborate module OB
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,8-591,10) (VERI-1018) compiling module OB_uniq_1
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(56,5-57,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(59,5-60,46) (VHDL-1399) going to verilog side to elaborate module OB
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,8-591,10) (VERI-1018) compiling module OB_uniq_2
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_2'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(59,5-60,46) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(12,8-12,15) (VHDL-1067) elaborating ddr_out_uniq_1(Structure)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(42,5-44,28) (VHDL-1399) going to verilog side to elaborate module ODDRX1F
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,8-1646,15) (VERI-1018) compiling module ODDRX1F_uniq_3
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_3'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(42,5-44,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(46,5-47,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,8-761,11) (VERI-1018) compiling module VLO_uniq_8
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_8'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(46,5-47,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(49,5-50,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,8-757,11) (VERI-1018) compiling module VHI_uniq_8
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_8'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(49,5-50,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(52,5-54,28) (VHDL-1399) going to verilog side to elaborate module ODDRX1F
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,8-1646,15) (VERI-1018) compiling module ODDRX1F_uniq_4
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_4'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(52,5-54,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(56,5-57,45) (VHDL-1399) going to verilog side to elaborate module OB
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,8-591,10) (VERI-1018) compiling module OB_uniq_3
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_3'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(56,5-57,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(59,5-60,46) (VHDL-1399) going to verilog side to elaborate module OB
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,8-591,10) (VERI-1018) compiling module OB_uniq_4
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_4'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(59,5-60,46) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(12,8-12,15) (VHDL-1067) elaborating ddr_out_uniq_2(Structure)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(42,5-44,28) (VHDL-1399) going to verilog side to elaborate module ODDRX1F
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,8-1646,15) (VERI-1018) compiling module ODDRX1F_uniq_5
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_5'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(42,5-44,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(46,5-47,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,8-761,11) (VERI-1018) compiling module VLO_uniq_9
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_9'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(46,5-47,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(49,5-50,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,8-757,11) (VERI-1018) compiling module VHI_uniq_9
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_9'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(49,5-50,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(52,5-54,28) (VHDL-1399) going to verilog side to elaborate module ODDRX1F
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,8-1646,15) (VERI-1018) compiling module ODDRX1F_uniq_6
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_6'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(52,5-54,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(56,5-57,45) (VHDL-1399) going to verilog side to elaborate module OB
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,8-591,10) (VERI-1018) compiling module OB_uniq_5
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_5'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(56,5-57,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(59,5-60,46) (VHDL-1399) going to verilog side to elaborate module OB
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,8-591,10) (VERI-1018) compiling module OB_uniq_6
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_6'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(59,5-60,46) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(12,8-12,15) (VHDL-1067) elaborating ddr_out_uniq_3(Structure)
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(42,5-44,28) (VHDL-1399) going to verilog side to elaborate module ODDRX1F
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,8-1646,15) (VERI-1018) compiling module ODDRX1F_uniq_7
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_7'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(42,5-44,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(46,5-47,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,8-761,11) (VERI-1018) compiling module VLO_uniq_10
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_10'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(46,5-47,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(49,5-50,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,8-757,11) (VERI-1018) compiling module VHI_uniq_10
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_10'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(49,5-50,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(52,5-54,28) (VHDL-1399) going to verilog side to elaborate module ODDRX1F
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,8-1646,15) (VERI-1018) compiling module ODDRX1F_uniq_8
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_8'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(52,5-54,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(56,5-57,45) (VHDL-1399) going to verilog side to elaborate module OB
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,8-591,10) (VERI-1018) compiling module OB_uniq_7
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_7'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(56,5-57,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(59,5-60,46) (VHDL-1399) going to verilog side to elaborate module OB
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,8-591,10) (VERI-1018) compiling module OB_uniq_8
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_8'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/ddr_out/ddr_out.vhd(59,5-60,46) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1696,1-1738,10) (VERI-9000) elaborating module 'EHXPLLL_uniq_1'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_2'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1696,1-1738,10) (VERI-9000) elaborating module 'EHXPLLL_uniq_2'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Minimig1.v(141,1-1006,10) (VERI-9000) elaborating module 'Minimig1_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Agnus.v(152,1-575,10) (VERI-9000) elaborating module 'Agnus_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Paula.v(56,1-305,10) (VERI-9000) elaborating module 'Paula_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Userio.v(68,1-362,10) (VERI-9000) elaborating module 'userio_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Denise.v(59,1-355,10) (VERI-9000) elaborating module 'Denise_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Amber.v(45,1-265,10) (VERI-9000) elaborating module 'Amber_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/CIA8520.v(79,1-383,10) (VERI-9000) elaborating module 'ciaa_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/CIA8520.v(390,1-619,10) (VERI-9000) elaborating module 'ciab_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Minimig1.v(1316,1-1469,10) (VERI-9000) elaborating module 'm68k_bridge_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Minimig1.v(1078,1-1135,10) (VERI-9000) elaborating module 'bank_mapper_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Minimig1.v(1147,1-1282,10) (VERI-9000) elaborating module 'sram_bridge_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Gary.v(45,1-179,10) (VERI-9000) elaborating module 'gary_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Gayle.v(36,1-313,10) (VERI-9000) elaborating module 'gayle_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/JBBoot/JBBoot.v(8,1-135,10) (VERI-9000) elaborating module 'JBBoot_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Minimig1.v(1027,1-1071,10) (VERI-9000) elaborating module 'syscontrol_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Clock.v(29,1-82,10) (VERI-9000) elaborating module 'clock_generator_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/twowaycache.v(31,1-427,10) (VERI-9000) elaborating module 'twowaycache_uniq_1'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_1'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_7'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_7'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_2'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_1'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_2'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_3'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_8'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_8'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_4'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_3'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_4'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_5'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_9'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_9'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_6'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_5'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_6'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_7'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_10'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_10'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_8'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_7'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_8'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Agnus.v(582,1-598,10) (VERI-9000) elaborating module 'refresh_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Agnus.v(1233,1-1301,10) (VERI-9000) elaborating module 'dskdma_engine_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Agnus.v(1319,1-1426,10) (VERI-9000) elaborating module 'auddma_engine_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Agnus.v(601,1-982,10) (VERI-9000) elaborating module 'bpldma_engine_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Agnus.v(1045,1-1223,10) (VERI-9000) elaborating module 'sprdma_engine_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Copper.v(58,1-520,10) (VERI-9000) elaborating module 'copper_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Blitter.v(79,1-861,10) (VERI-9000) elaborating module 'blitter_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Beamcounter.v(31,1-300,10) (VERI-9000) elaborating module 'beamcounter_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Paula.v(483,1-686,10) (VERI-9000) elaborating module 'uart_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Paula.v(312,1-472,10) (VERI-9000) elaborating module 'intcontroller_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Floppy.v(67,1-704,10) (VERI-9000) elaborating module 'floppy_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Audio.v(82,1-258,10) (VERI-9000) elaborating module 'audio_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Userio.v(743,1-989,10) (VERI-9000) elaborating module 'ps2mouse_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Userio.v(370,1-638,10) (VERI-9000) elaborating module 'osd_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Bitplanes.v(38,1-231,10) (VERI-9000) elaborating module 'bitplanes_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Bitplanes.v(242,1-319,10) (VERI-9000) elaborating module 'playfields_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Sprites.v(36,1-266,10) (VERI-9000) elaborating module 'sprites_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Denise.v(407,1-457,10) (VERI-9000) elaborating module 'sprpriority_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Denise.v(365,1-398,10) (VERI-9000) elaborating module 'colortable_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Denise.v(465,1-509,10) (VERI-9000) elaborating module 'hamgenerator_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Denise.v(515,1-594,10) (VERI-9000) elaborating module 'collision_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/PS2Keyboard.v(48,1-357,10) (VERI-9000) elaborating module 'ps2keyboard_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/CIA8520.v(627,1-689,10) (VERI-9000) elaborating module 'ciaint_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/CIA8520.v(627,1-689,10) (VERI-9000) elaborating module 'ciaint_uniq_2'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/CIA8520.v(695,1-791,10) (VERI-9000) elaborating module 'timera_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/CIA8520.v(695,1-791,10) (VERI-9000) elaborating module 'timera_uniq_2'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/CIA8520.v(793,1-884,10) (VERI-9000) elaborating module 'timerb_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/CIA8520.v(793,1-884,10) (VERI-9000) elaborating module 'timerb_uniq_2'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/CIA8520.v(892,1-1010,10) (VERI-9000) elaborating module 'timerd_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/CIA8520.v(892,1-1010,10) (VERI-9000) elaborating module 'timerd_uniq_2'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Gayle.v(315,1-373,10) (VERI-9000) elaborating module 'fifo4096x16_uniq_1'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_3'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_3'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(866,1-957,10) (VERI-9000) elaborating module 'DP16KD_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/Cache_DataRAM/Cache_DataRAM.v(8,1-253,10) (VERI-9000) elaborating module 'Cache_DataRAM_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/Cache_BlockRAM/Cache_BlockRAM.v(8,1-146,10) (VERI-9000) elaborating module 'Cache_BlockRAM_uniq_1'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(367,1-370,10) (VERI-9000) elaborating module 'INV_uniq_1'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(25,1-29,10) (VERI-9000) elaborating module 'AND2_uniq_1'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(866,1-957,10) (VERI-9000) elaborating module 'DP16KD_uniq_5'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_6'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(866,1-957,10) (VERI-9000) elaborating module 'DP16KD_uniq_6'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_6'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(119,1-126,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_1'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_1'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_2'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_3'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_4'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_5'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_6'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_7'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_8'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_9'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_10'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_11'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_12'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_13'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_14'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_15'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(458,1-463,10) (VERI-9000) elaborating module 'MUX21_uniq_16'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Blitter.v(869,1-937,10) (VERI-9000) elaborating module 'barrel_shifter_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Blitter.v(869,1-937,10) (VERI-9000) elaborating module 'barrel_shifter_uniq_2'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Blitter.v(947,1-986,10) (VERI-9000) elaborating module 'bltminterm_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Blitter.v(995,1-1028,10) (VERI-9000) elaborating module 'bltfill_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Blitter.v(1036,1-1150,10) (VERI-9000) elaborating module 'address_generator_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Floppy.v(708,1-764,10) (VERI-9000) elaborating module 'fifo_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Audio.v(505,1-939,10) (VERI-9000) elaborating module 'audiochannel_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Audio.v(505,1-939,10) (VERI-9000) elaborating module 'audiochannel_uniq_2'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Audio.v(505,1-939,10) (VERI-9000) elaborating module 'audiochannel_uniq_3'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Audio.v(505,1-939,10) (VERI-9000) elaborating module 'audiochannel_uniq_4'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Audio.v(270,1-342,10) (VERI-9000) elaborating module 'audiomixer_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Audio.v(349,1-472,10) (VERI-9000) elaborating module 'sigmadelta_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Userio.v(658,1-733,10) (VERI-9000) elaborating module 'spi8_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Bitplanes.v(325,1-390,10) (VERI-9000) elaborating module 'bitplane_shifter_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Bitplanes.v(325,1-390,10) (VERI-9000) elaborating module 'bitplane_shifter_uniq_2'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Bitplanes.v(325,1-390,10) (VERI-9000) elaborating module 'bitplane_shifter_uniq_3'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Bitplanes.v(325,1-390,10) (VERI-9000) elaborating module 'bitplane_shifter_uniq_4'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Bitplanes.v(325,1-390,10) (VERI-9000) elaborating module 'bitplane_shifter_uniq_5'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Bitplanes.v(325,1-390,10) (VERI-9000) elaborating module 'bitplane_shifter_uniq_6'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Sprites.v(277,1-367,10) (VERI-9000) elaborating module 'sprshift_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Sprites.v(277,1-367,10) (VERI-9000) elaborating module 'sprshift_uniq_2'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Sprites.v(277,1-367,10) (VERI-9000) elaborating module 'sprshift_uniq_3'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Sprites.v(277,1-367,10) (VERI-9000) elaborating module 'sprshift_uniq_4'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Sprites.v(277,1-367,10) (VERI-9000) elaborating module 'sprshift_uniq_5'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Sprites.v(277,1-367,10) (VERI-9000) elaborating module 'sprshift_uniq_6'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Sprites.v(277,1-367,10) (VERI-9000) elaborating module 'sprshift_uniq_7'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Sprites.v(277,1-367,10) (VERI-9000) elaborating module 'sprshift_uniq_8'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/PS2Keyboard.v(365,1-1118,10) (VERI-9000) elaborating module 'ps2keyboardmap_uniq_1'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_4'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_5'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(866,1-957,10) (VERI-9000) elaborating module 'DP16KD_uniq_2'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(866,1-957,10) (VERI-9000) elaborating module 'DP16KD_uniq_3'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(866,1-957,10) (VERI-9000) elaborating module 'DP16KD_uniq_4'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_4'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_5'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Audio.v(481,1-498,10) (VERI-9000) elaborating module 'svmul_uniq_1'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Audio.v(481,1-498,10) (VERI-9000) elaborating module 'svmul_uniq_2'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Audio.v(481,1-498,10) (VERI-9000) elaborating module 'svmul_uniq_3'
INFO - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Audio.v(481,1-498,10) (VERI-9000) elaborating module 'svmul_uniq_4'
WARNING - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/Minimig1.v(829,1-865,3) (VERI-1927) port sel_rtc remains unconnected for this instance
WARNING - C:/lscc/diamond/3.3_x64/examples/Minimig_ECS/impl1/source/CIA8520.v(568,1-581,3) (VERI-1927) port spmode remains unconnected for this instance
Done: design load finished with (0) errors, and (5) warnings

</PRE></BODY></HTML>